-- Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, the Altera Quartus Prime License Agreement,
-- the Altera MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Altera and sold by Altera or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition"

-- DATE "11/14/2017 17:11:52"

-- 
-- Device: Altera EP4CE115F29C7 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	mips_single_cycle IS
    PORT (
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_31__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_30__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_29__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_28__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_27__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_26__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_25__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_24__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_23__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_22__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_21__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_20__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_19__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_18__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_17__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_16__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_15__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_14__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_13__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_12__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_11__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_10__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_9__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_8__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_7__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_6__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_5__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_4__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_3__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_2__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_1__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMdata_0__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFaddr_4__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFaddr_3__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFaddr_2__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFaddr_1__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFaddr_0__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_31__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_30__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_29__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_28__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_27__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_26__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_25__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_24__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_23__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_22__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_21__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_20__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_19__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_18__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_17__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_16__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_15__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_14__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_13__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_12__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_11__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_10__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_9__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_8__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_7__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_6__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_5__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_4__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_3__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_2__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_1__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_RFdata_0__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMaddr_5__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMaddr_5__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMaddr_4__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMaddr_4__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMaddr_3__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMaddr_3__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMaddr_2__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMaddr_2__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMaddr_1__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMaddr_1__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_DMaddr_0__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMaddr_0__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_31__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_31__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_30__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_30__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_29__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_29__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_28__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_28__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_27__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_27__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_26__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_26__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_25__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_25__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_24__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_24__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_23__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_23__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_22__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_22__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_21__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_21__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_20__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_20__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_19__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_19__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_18__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_18__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_17__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_17__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_16__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_16__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_15__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_15__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_14__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_14__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_13__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_13__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_12__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_12__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_11__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_11__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_10__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_10__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_9__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_9__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_8__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_8__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_7__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_7__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_6__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_6__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_5__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_5__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_4__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_4__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_3__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_3__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_2__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_2__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_1__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_1__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_IMdata_0__gl_output\ : OUT std_logic;
	\global.bp.work.DisplayUnit_pkg.DU_PC_0__gl_output\ : OUT std_logic;
	CLOCK_50 : IN std_logic;
	SW : IN std_logic_vector(7 DOWNTO 0);
	KEY : IN std_logic_vector(3 DOWNTO 0);
	HEX0 : OUT std_logic_vector(6 DOWNTO 0);
	HEX1 : OUT std_logic_vector(6 DOWNTO 0);
	HEX2 : OUT std_logic_vector(6 DOWNTO 0);
	HEX3 : OUT std_logic_vector(6 DOWNTO 0);
	HEX4 : OUT std_logic_vector(6 DOWNTO 0);
	HEX5 : OUT std_logic_vector(6 DOWNTO 0);
	HEX6 : OUT std_logic_vector(6 DOWNTO 0);
	HEX7 : OUT std_logic_vector(6 DOWNTO 0)
	);
END mips_single_cycle;

-- Design Ports Information
-- SW[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[0]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[1]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[2]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[3]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[4]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[5]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[6]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[0]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[1]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[2]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[3]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[4]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[5]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[6]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[0]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[1]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[2]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[3]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[4]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[5]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[6]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[0]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[1]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[2]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[3]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[4]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[5]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[6]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF mips_single_cycle IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_31__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_30__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_29__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_28__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_27__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_26__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_25__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_24__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_23__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_22__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_21__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_20__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_19__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_18__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_17__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_16__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_15__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_14__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_13__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_12__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_11__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_10__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_9__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_8__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_7__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_6__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_5__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_4__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_3__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_2__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_1__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_0__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFaddr_4__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFaddr_3__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFaddr_2__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFaddr_1__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFaddr_0__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_31__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_30__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_29__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_28__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_27__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_26__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_25__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_24__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_23__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_22__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_21__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_20__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_19__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_18__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_17__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_16__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_15__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_14__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_13__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_12__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_11__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_10__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_9__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_8__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_7__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_6__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_5__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_4__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_3__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_2__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_1__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_0__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMaddr_5__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMaddr_5__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMaddr_4__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMaddr_4__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMaddr_3__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMaddr_3__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMaddr_2__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMaddr_2__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMaddr_1__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMaddr_1__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_DMaddr_0__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMaddr_0__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_31__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_31__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_30__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_30__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_29__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_29__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_28__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_28__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_27__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_27__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_26__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_26__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_25__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_25__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_24__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_24__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_23__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_23__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_22__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_22__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_21__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_21__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_20__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_20__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_19__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_19__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_18__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_18__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_17__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_17__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_16__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_16__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_15__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_15__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_14__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_14__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_13__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_13__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_12__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_12__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_11__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_11__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_10__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_10__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_9__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_9__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_8__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_8__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_7__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_7__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_6__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_6__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_5__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_5__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_4__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_4__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_3__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_3__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_2__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_2__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_1__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_1__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_0__gl_output\ : std_logic;
SIGNAL \ww_global.bp.work.DisplayUnit_pkg.DU_PC_0__gl_output\ : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_SW : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_KEY : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_HEX0 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX3 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX4 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX5 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX6 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX7 : std_logic_vector(6 DOWNTO 0);
SIGNAL \CLOCK_50~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \debnc|s_pulsedOut~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \regFile|DU_mem|readData[0]~95_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \intMem|Mux26~5_wirecell_combout\ : std_logic;
SIGNAL \intMem|Mux26~7_wirecell_combout\ : std_logic;
SIGNAL \intMem|Mux26~8_wirecell_combout\ : std_logic;
SIGNAL \intMem|Mux32~0_wirecell_combout\ : std_logic;
SIGNAL \intMem|Mux33~0_wirecell_combout\ : std_logic;
SIGNAL \intMem|Mux37~0_wirecell_combout\ : std_logic;
SIGNAL \intMem|Mux38~1_wirecell_combout\ : std_logic;
SIGNAL \intMem|Mux39~0_wirecell_combout\ : std_logic;
SIGNAL \SW[5]~input_o\ : std_logic;
SIGNAL \HEX0[0]~output_o\ : std_logic;
SIGNAL \HEX0[1]~output_o\ : std_logic;
SIGNAL \HEX0[2]~output_o\ : std_logic;
SIGNAL \HEX0[3]~output_o\ : std_logic;
SIGNAL \HEX0[4]~output_o\ : std_logic;
SIGNAL \HEX0[5]~output_o\ : std_logic;
SIGNAL \HEX0[6]~output_o\ : std_logic;
SIGNAL \HEX1[0]~output_o\ : std_logic;
SIGNAL \HEX1[1]~output_o\ : std_logic;
SIGNAL \HEX1[2]~output_o\ : std_logic;
SIGNAL \HEX1[3]~output_o\ : std_logic;
SIGNAL \HEX1[4]~output_o\ : std_logic;
SIGNAL \HEX1[5]~output_o\ : std_logic;
SIGNAL \HEX1[6]~output_o\ : std_logic;
SIGNAL \HEX2[0]~output_o\ : std_logic;
SIGNAL \HEX2[1]~output_o\ : std_logic;
SIGNAL \HEX2[2]~output_o\ : std_logic;
SIGNAL \HEX2[3]~output_o\ : std_logic;
SIGNAL \HEX2[4]~output_o\ : std_logic;
SIGNAL \HEX2[5]~output_o\ : std_logic;
SIGNAL \HEX2[6]~output_o\ : std_logic;
SIGNAL \HEX3[0]~output_o\ : std_logic;
SIGNAL \HEX3[1]~output_o\ : std_logic;
SIGNAL \HEX3[2]~output_o\ : std_logic;
SIGNAL \HEX3[3]~output_o\ : std_logic;
SIGNAL \HEX3[4]~output_o\ : std_logic;
SIGNAL \HEX3[5]~output_o\ : std_logic;
SIGNAL \HEX3[6]~output_o\ : std_logic;
SIGNAL \HEX4[0]~output_o\ : std_logic;
SIGNAL \HEX4[1]~output_o\ : std_logic;
SIGNAL \HEX4[2]~output_o\ : std_logic;
SIGNAL \HEX4[3]~output_o\ : std_logic;
SIGNAL \HEX4[4]~output_o\ : std_logic;
SIGNAL \HEX4[5]~output_o\ : std_logic;
SIGNAL \HEX4[6]~output_o\ : std_logic;
SIGNAL \HEX5[0]~output_o\ : std_logic;
SIGNAL \HEX5[1]~output_o\ : std_logic;
SIGNAL \HEX5[2]~output_o\ : std_logic;
SIGNAL \HEX5[3]~output_o\ : std_logic;
SIGNAL \HEX5[4]~output_o\ : std_logic;
SIGNAL \HEX5[5]~output_o\ : std_logic;
SIGNAL \HEX5[6]~output_o\ : std_logic;
SIGNAL \HEX6[0]~output_o\ : std_logic;
SIGNAL \HEX6[1]~output_o\ : std_logic;
SIGNAL \HEX6[2]~output_o\ : std_logic;
SIGNAL \HEX6[3]~output_o\ : std_logic;
SIGNAL \HEX6[4]~output_o\ : std_logic;
SIGNAL \HEX6[5]~output_o\ : std_logic;
SIGNAL \HEX6[6]~output_o\ : std_logic;
SIGNAL \HEX7[0]~output_o\ : std_logic;
SIGNAL \HEX7[1]~output_o\ : std_logic;
SIGNAL \HEX7[2]~output_o\ : std_logic;
SIGNAL \HEX7[3]~output_o\ : std_logic;
SIGNAL \HEX7[4]~output_o\ : std_logic;
SIGNAL \HEX7[5]~output_o\ : std_logic;
SIGNAL \HEX7[6]~output_o\ : std_logic;
SIGNAL \CLOCK_50~input_o\ : std_logic;
SIGNAL \CLOCK_50~inputclkctrl_outclk\ : std_logic;
SIGNAL \SW[1]~input_o\ : std_logic;
SIGNAL \SW[0]~input_o\ : std_logic;
SIGNAL \KEY[3]~input_o\ : std_logic;
SIGNAL \KEY[2]~input_o\ : std_logic;
SIGNAL \displ|s_count[0]~31_combout\ : std_logic;
SIGNAL \displ|s_count[28]~33_combout\ : std_logic;
SIGNAL \displ|s_count[0]~32\ : std_logic;
SIGNAL \displ|s_count[1]~34_combout\ : std_logic;
SIGNAL \displ|s_count[1]~35\ : std_logic;
SIGNAL \displ|s_count[2]~36_combout\ : std_logic;
SIGNAL \displ|s_count[2]~37\ : std_logic;
SIGNAL \displ|s_count[3]~38_combout\ : std_logic;
SIGNAL \displ|s_count[3]~39\ : std_logic;
SIGNAL \displ|s_count[4]~40_combout\ : std_logic;
SIGNAL \displ|s_count[4]~41\ : std_logic;
SIGNAL \displ|s_count[5]~42_combout\ : std_logic;
SIGNAL \displ|s_count[5]~43\ : std_logic;
SIGNAL \displ|s_count[6]~44_combout\ : std_logic;
SIGNAL \displ|s_count[6]~45\ : std_logic;
SIGNAL \displ|s_count[7]~46_combout\ : std_logic;
SIGNAL \displ|s_count[7]~47\ : std_logic;
SIGNAL \displ|s_count[8]~48_combout\ : std_logic;
SIGNAL \displ|s_count[8]~49\ : std_logic;
SIGNAL \displ|s_count[9]~50_combout\ : std_logic;
SIGNAL \displ|s_count[9]~51\ : std_logic;
SIGNAL \displ|s_count[10]~52_combout\ : std_logic;
SIGNAL \displ|s_count[10]~53\ : std_logic;
SIGNAL \displ|s_count[11]~54_combout\ : std_logic;
SIGNAL \displ|s_count[11]~55\ : std_logic;
SIGNAL \displ|s_count[12]~56_combout\ : std_logic;
SIGNAL \displ|s_count[12]~57\ : std_logic;
SIGNAL \displ|s_count[13]~58_combout\ : std_logic;
SIGNAL \displ|s_count[13]~59\ : std_logic;
SIGNAL \displ|s_count[14]~60_combout\ : std_logic;
SIGNAL \displ|s_count[14]~61\ : std_logic;
SIGNAL \displ|s_count[15]~62_combout\ : std_logic;
SIGNAL \displ|s_count[15]~63\ : std_logic;
SIGNAL \displ|s_count[16]~64_combout\ : std_logic;
SIGNAL \displ|s_count[16]~65\ : std_logic;
SIGNAL \displ|s_count[17]~66_combout\ : std_logic;
SIGNAL \displ|s_count[17]~67\ : std_logic;
SIGNAL \displ|s_count[18]~68_combout\ : std_logic;
SIGNAL \displ|s_count[18]~69\ : std_logic;
SIGNAL \displ|s_count[19]~70_combout\ : std_logic;
SIGNAL \displ|Equal1~8_combout\ : std_logic;
SIGNAL \displ|Equal1~9_combout\ : std_logic;
SIGNAL \displ|s_repeatCount[0]~31_combout\ : std_logic;
SIGNAL \displ|s_repeatCount[0]~32\ : std_logic;
SIGNAL \displ|s_repeatCount[1]~33_combout\ : std_logic;
SIGNAL \displ|s_repeatCount[1]~34\ : std_logic;
SIGNAL \displ|s_repeatCount[2]~35_combout\ : std_logic;
SIGNAL \displ|s_repeatCount[2]~36\ : std_logic;
SIGNAL \displ|s_repeatCount[3]~37_combout\ : std_logic;
SIGNAL \displ|s_repeatCount[3]~38\ : std_logic;
SIGNAL \displ|s_repeatCount[4]~39_combout\ : std_logic;
SIGNAL \displ|s_repeatCount[4]~40\ : std_logic;
SIGNAL \displ|s_repeatCount[5]~41_combout\ : std_logic;
SIGNAL \displ|s_repeatCount[5]~42\ : std_logic;
SIGNAL \displ|s_repeatCount[6]~43_combout\ : std_logic;
SIGNAL \displ|s_repeatCount[6]~44\ : std_logic;
SIGNAL \displ|s_repeatCount[7]~45_combout\ : std_logic;
SIGNAL \displ|s_repeatCount[7]~46\ : std_logic;
SIGNAL \displ|s_repeatCount[8]~47_combout\ : std_logic;
SIGNAL \displ|s_repeatCount[8]~48\ : std_logic;
SIGNAL \displ|s_repeatCount[9]~49_combout\ : std_logic;
SIGNAL \displ|s_repeatCount[9]~50\ : std_logic;
SIGNAL \displ|s_repeatCount[10]~51_combout\ : std_logic;
SIGNAL \displ|s_repeatCount[10]~52\ : std_logic;
SIGNAL \displ|s_repeatCount[11]~53_combout\ : std_logic;
SIGNAL \displ|s_repeatCount[11]~54\ : std_logic;
SIGNAL \displ|s_repeatCount[12]~55_combout\ : std_logic;
SIGNAL \displ|s_repeatCount[12]~56\ : std_logic;
SIGNAL \displ|s_repeatCount[13]~57_combout\ : std_logic;
SIGNAL \displ|s_repeatCount[13]~58\ : std_logic;
SIGNAL \displ|s_repeatCount[14]~59_combout\ : std_logic;
SIGNAL \displ|s_repeatCount[14]~60\ : std_logic;
SIGNAL \displ|s_repeatCount[15]~61_combout\ : std_logic;
SIGNAL \displ|s_repeatCount[15]~62\ : std_logic;
SIGNAL \displ|s_repeatCount[16]~63_combout\ : std_logic;
SIGNAL \displ|s_repeatCount[16]~64\ : std_logic;
SIGNAL \displ|s_repeatCount[17]~65_combout\ : std_logic;
SIGNAL \displ|s_repeatCount[17]~66\ : std_logic;
SIGNAL \displ|s_repeatCount[18]~67_combout\ : std_logic;
SIGNAL \displ|s_repeatCount[18]~68\ : std_logic;
SIGNAL \displ|s_repeatCount[19]~69_combout\ : std_logic;
SIGNAL \displ|s_thd[24]~5_combout\ : std_logic;
SIGNAL \displ|s_repeatCount[19]~70\ : std_logic;
SIGNAL \displ|s_repeatCount[20]~71_combout\ : std_logic;
SIGNAL \displ|s_repeatCount[20]~72\ : std_logic;
SIGNAL \displ|s_repeatCount[21]~73_combout\ : std_logic;
SIGNAL \displ|s_repeatCount[21]~74\ : std_logic;
SIGNAL \displ|s_repeatCount[22]~75_combout\ : std_logic;
SIGNAL \displ|s_repeatCount[22]~76\ : std_logic;
SIGNAL \displ|s_repeatCount[23]~77_combout\ : std_logic;
SIGNAL \displ|s_thd[24]~6_combout\ : std_logic;
SIGNAL \displ|s_repeatCount[23]~78\ : std_logic;
SIGNAL \displ|s_repeatCount[24]~79_combout\ : std_logic;
SIGNAL \displ|s_repeatCount[24]~80\ : std_logic;
SIGNAL \displ|s_repeatCount[25]~81_combout\ : std_logic;
SIGNAL \displ|s_repeatCount[25]~82\ : std_logic;
SIGNAL \displ|s_repeatCount[26]~83_combout\ : std_logic;
SIGNAL \displ|s_repeatCount[26]~84\ : std_logic;
SIGNAL \displ|s_repeatCount[27]~85_combout\ : std_logic;
SIGNAL \displ|s_repeatCount[27]~86\ : std_logic;
SIGNAL \displ|s_repeatCount[28]~87_combout\ : std_logic;
SIGNAL \displ|s_repeatCount[28]~88\ : std_logic;
SIGNAL \displ|s_repeatCount[29]~89_combout\ : std_logic;
SIGNAL \displ|s_repeatCount[29]~90\ : std_logic;
SIGNAL \displ|s_repeatCount[30]~91_combout\ : std_logic;
SIGNAL \displ|s_thd[24]~7_combout\ : std_logic;
SIGNAL \displ|s_thd[24]~8_combout\ : std_logic;
SIGNAL \displ|s_thd[24]~0_combout\ : std_logic;
SIGNAL \displ|s_thd[24]~3_combout\ : std_logic;
SIGNAL \displ|s_thd[24]~2_combout\ : std_logic;
SIGNAL \displ|s_thd[24]~1_combout\ : std_logic;
SIGNAL \displ|s_thd[24]~4_combout\ : std_logic;
SIGNAL \displ|s_thd[24]~9_combout\ : std_logic;
SIGNAL \displ|Equal1~10_combout\ : std_logic;
SIGNAL \displ|s_count[19]~71\ : std_logic;
SIGNAL \displ|s_count[20]~72_combout\ : std_logic;
SIGNAL \displ|s_count[20]~73\ : std_logic;
SIGNAL \displ|s_count[21]~74_combout\ : std_logic;
SIGNAL \displ|s_count[21]~75\ : std_logic;
SIGNAL \displ|s_count[22]~76_combout\ : std_logic;
SIGNAL \displ|s_count[22]~77\ : std_logic;
SIGNAL \displ|s_count[23]~78_combout\ : std_logic;
SIGNAL \displ|s_count[23]~79\ : std_logic;
SIGNAL \displ|s_count[24]~80_combout\ : std_logic;
SIGNAL \displ|s_count[24]~81\ : std_logic;
SIGNAL \displ|s_count[25]~82_combout\ : std_logic;
SIGNAL \displ|s_count[25]~83\ : std_logic;
SIGNAL \displ|s_count[26]~84_combout\ : std_logic;
SIGNAL \displ|s_count[26]~85\ : std_logic;
SIGNAL \displ|s_count[27]~86_combout\ : std_logic;
SIGNAL \displ|s_count[27]~87\ : std_logic;
SIGNAL \displ|s_count[28]~88_combout\ : std_logic;
SIGNAL \displ|s_count[28]~89\ : std_logic;
SIGNAL \displ|s_count[29]~90_combout\ : std_logic;
SIGNAL \displ|s_count[29]~91\ : std_logic;
SIGNAL \displ|s_count[30]~92_combout\ : std_logic;
SIGNAL \displ|Equal1~3_combout\ : std_logic;
SIGNAL \displ|Equal1~0_combout\ : std_logic;
SIGNAL \displ|Equal1~1_combout\ : std_logic;
SIGNAL \displ|Equal1~2_combout\ : std_logic;
SIGNAL \displ|Equal1~4_combout\ : std_logic;
SIGNAL \displ|Equal1~5_combout\ : std_logic;
SIGNAL \displ|Equal1~6_combout\ : std_logic;
SIGNAL \displ|Equal1~7_combout\ : std_logic;
SIGNAL \displ|Equal1~11_combout\ : std_logic;
SIGNAL \displ|s_dec~0_combout\ : std_logic;
SIGNAL \displ|s_dec~q\ : std_logic;
SIGNAL \displ|s_inc~0_combout\ : std_logic;
SIGNAL \displ|s_inc~q\ : std_logic;
SIGNAL \displ|Decoder0~2_combout\ : std_logic;
SIGNAL \displ|Decoder0~4_combout\ : std_logic;
SIGNAL \displ|s_addrCounters[0][0]~q\ : std_logic;
SIGNAL \displ|Decoder0~3_combout\ : std_logic;
SIGNAL \displ|s_addrCounters~11_combout\ : std_logic;
SIGNAL \displ|s_addrCounters[3][0]~q\ : std_logic;
SIGNAL \displ|Decoder0~1_combout\ : std_logic;
SIGNAL \displ|s_addrCounters~4_combout\ : std_logic;
SIGNAL \displ|s_addrCounters[1][0]~q\ : std_logic;
SIGNAL \displ|Mux5~0_combout\ : std_logic;
SIGNAL \displ|Mux5~1_combout\ : std_logic;
SIGNAL \displ|Add0~0_combout\ : std_logic;
SIGNAL \displ|s_addrCounters~8_combout\ : std_logic;
SIGNAL \displ|s_addrCounters[2][0]~q\ : std_logic;
SIGNAL \displ|s_addrCounters[0][1]~q\ : std_logic;
SIGNAL \displ|s_addrCounters~12_combout\ : std_logic;
SIGNAL \displ|s_addrCounters[3][1]~q\ : std_logic;
SIGNAL \displ|s_addrCounters~2_combout\ : std_logic;
SIGNAL \displ|s_addrCounters[1][1]~q\ : std_logic;
SIGNAL \displ|Mux4~0_combout\ : std_logic;
SIGNAL \displ|Mux4~1_combout\ : std_logic;
SIGNAL \displ|Add0~1\ : std_logic;
SIGNAL \displ|Add0~2_combout\ : std_logic;
SIGNAL \displ|s_addrCounters~9_combout\ : std_logic;
SIGNAL \displ|s_addrCounters[2][1]~q\ : std_logic;
SIGNAL \displ|s_addrCounters[0][2]~q\ : std_logic;
SIGNAL \displ|s_addrCounters~3_combout\ : std_logic;
SIGNAL \displ|s_addrCounters[1][2]~q\ : std_logic;
SIGNAL \displ|s_addrCounters~13_combout\ : std_logic;
SIGNAL \displ|s_addrCounters[3][2]~q\ : std_logic;
SIGNAL \displ|Mux3~0_combout\ : std_logic;
SIGNAL \displ|Mux3~1_combout\ : std_logic;
SIGNAL \displ|Add0~3\ : std_logic;
SIGNAL \displ|Add0~4_combout\ : std_logic;
SIGNAL \displ|s_addrCounters~6_combout\ : std_logic;
SIGNAL \displ|s_addrCounters[2][2]~q\ : std_logic;
SIGNAL \displ|s_addrCounters[0][3]~q\ : std_logic;
SIGNAL \displ|Mux2~0_combout\ : std_logic;
SIGNAL \displ|s_addrCounters~14_combout\ : std_logic;
SIGNAL \displ|s_addrCounters[3][3]~q\ : std_logic;
SIGNAL \displ|s_addrCounters~5_combout\ : std_logic;
SIGNAL \displ|s_addrCounters[1][3]~q\ : std_logic;
SIGNAL \displ|Mux40~0_combout\ : std_logic;
SIGNAL \displ|Mux2~1_combout\ : std_logic;
SIGNAL \displ|Add0~5\ : std_logic;
SIGNAL \displ|Add0~6_combout\ : std_logic;
SIGNAL \displ|s_addrCounters~7_combout\ : std_logic;
SIGNAL \displ|s_addrCounters[2][3]~q\ : std_logic;
SIGNAL \regFile|DU_mem|Equal0~0_combout\ : std_logic;
SIGNAL \displ|s_addrCounters~0_combout\ : std_logic;
SIGNAL \displ|s_addrCounters[1][4]~q\ : std_logic;
SIGNAL \displ|s_addrCounters~15_combout\ : std_logic;
SIGNAL \displ|s_addrCounters[3][4]~q\ : std_logic;
SIGNAL \displ|Mux39~0_combout\ : std_logic;
SIGNAL \displ|s_addrCounters[0][4]~q\ : std_logic;
SIGNAL \displ|Mux1~0_combout\ : std_logic;
SIGNAL \displ|Mux1~1_combout\ : std_logic;
SIGNAL \displ|Add0~7\ : std_logic;
SIGNAL \displ|Add0~8_combout\ : std_logic;
SIGNAL \displ|s_addrCounters~10_combout\ : std_logic;
SIGNAL \displ|s_addrCounters[2][4]~q\ : std_logic;
SIGNAL \debnc|s_debounceCnt[0]~24_combout\ : std_logic;
SIGNAL \KEY[0]~input_o\ : std_logic;
SIGNAL \debnc|s_dirtyIn~0_combout\ : std_logic;
SIGNAL \debnc|s_dirtyIn~q\ : std_logic;
SIGNAL \debnc|s_debounceCnt[1]~32\ : std_logic;
SIGNAL \debnc|s_debounceCnt[2]~33_combout\ : std_logic;
SIGNAL \debnc|s_debounceCnt[2]~34\ : std_logic;
SIGNAL \debnc|s_debounceCnt[3]~35_combout\ : std_logic;
SIGNAL \debnc|s_debounceCnt[3]~36\ : std_logic;
SIGNAL \debnc|s_debounceCnt[4]~37_combout\ : std_logic;
SIGNAL \debnc|s_debounceCnt[4]~38\ : std_logic;
SIGNAL \debnc|s_debounceCnt[5]~39_combout\ : std_logic;
SIGNAL \debnc|s_debounceCnt[5]~40\ : std_logic;
SIGNAL \debnc|s_debounceCnt[6]~41_combout\ : std_logic;
SIGNAL \debnc|s_debounceCnt[6]~42\ : std_logic;
SIGNAL \debnc|s_debounceCnt[7]~43_combout\ : std_logic;
SIGNAL \debnc|s_debounceCnt[7]~44\ : std_logic;
SIGNAL \debnc|s_debounceCnt[8]~45_combout\ : std_logic;
SIGNAL \debnc|s_debounceCnt[8]~46\ : std_logic;
SIGNAL \debnc|s_debounceCnt[9]~47_combout\ : std_logic;
SIGNAL \debnc|s_debounceCnt[9]~48\ : std_logic;
SIGNAL \debnc|s_debounceCnt[10]~49_combout\ : std_logic;
SIGNAL \debnc|s_debounceCnt[10]~50\ : std_logic;
SIGNAL \debnc|s_debounceCnt[11]~51_combout\ : std_logic;
SIGNAL \debnc|s_debounceCnt[11]~52\ : std_logic;
SIGNAL \debnc|s_debounceCnt[12]~53_combout\ : std_logic;
SIGNAL \debnc|s_debounceCnt[12]~54\ : std_logic;
SIGNAL \debnc|s_debounceCnt[13]~55_combout\ : std_logic;
SIGNAL \debnc|s_debounceCnt[13]~56\ : std_logic;
SIGNAL \debnc|s_debounceCnt[14]~57_combout\ : std_logic;
SIGNAL \debnc|s_debounceCnt[14]~58\ : std_logic;
SIGNAL \debnc|s_debounceCnt[15]~59_combout\ : std_logic;
SIGNAL \debnc|s_debounceCnt[15]~60\ : std_logic;
SIGNAL \debnc|s_debounceCnt[16]~61_combout\ : std_logic;
SIGNAL \debnc|s_debounceCnt[16]~62\ : std_logic;
SIGNAL \debnc|s_debounceCnt[17]~63_combout\ : std_logic;
SIGNAL \debnc|s_debounceCnt[17]~64\ : std_logic;
SIGNAL \debnc|s_debounceCnt[18]~65_combout\ : std_logic;
SIGNAL \debnc|s_debounceCnt[18]~66\ : std_logic;
SIGNAL \debnc|s_debounceCnt[19]~67_combout\ : std_logic;
SIGNAL \debnc|s_debounceCnt[19]~68\ : std_logic;
SIGNAL \debnc|s_debounceCnt[20]~69_combout\ : std_logic;
SIGNAL \debnc|s_debounceCnt[20]~70\ : std_logic;
SIGNAL \debnc|s_debounceCnt[21]~71_combout\ : std_logic;
SIGNAL \debnc|s_debounceCnt[21]~72\ : std_logic;
SIGNAL \debnc|s_debounceCnt[22]~73_combout\ : std_logic;
SIGNAL \debnc|s_debounceCnt[22]~74\ : std_logic;
SIGNAL \debnc|s_debounceCnt[23]~75_combout\ : std_logic;
SIGNAL \debnc|s_debounceCnt[6]~26_combout\ : std_logic;
SIGNAL \debnc|Equal0~5_combout\ : std_logic;
SIGNAL \debnc|Equal0~4_combout\ : std_logic;
SIGNAL \debnc|Equal0~7_combout\ : std_logic;
SIGNAL \debnc|Equal0~3_combout\ : std_logic;
SIGNAL \debnc|Equal0~2_combout\ : std_logic;
SIGNAL \debnc|Equal0~1_combout\ : std_logic;
SIGNAL \debnc|s_debounceCnt[6]~27_combout\ : std_logic;
SIGNAL \debnc|s_debounceCnt[6]~28_combout\ : std_logic;
SIGNAL \debnc|s_debounceCnt[6]~29_combout\ : std_logic;
SIGNAL \debnc|s_debounceCnt[6]~30_combout\ : std_logic;
SIGNAL \debnc|s_debounceCnt[0]~25\ : std_logic;
SIGNAL \debnc|s_debounceCnt[1]~31_combout\ : std_logic;
SIGNAL \debnc|Equal0~0_combout\ : std_logic;
SIGNAL \debnc|Equal0~8_combout\ : std_logic;
SIGNAL \debnc|Equal0~9_combout\ : std_logic;
SIGNAL \debnc|Equal0~6_combout\ : std_logic;
SIGNAL \debnc|Equal0~10_combout\ : std_logic;
SIGNAL \debnc|s_pulsedOut~q\ : std_logic;
SIGNAL \debnc|s_pulsedOut~clkctrl_outclk\ : std_logic;
SIGNAL \pcUp|s_pc[2]~30_combout\ : std_logic;
SIGNAL \KEY[1]~input_o\ : std_logic;
SIGNAL \pcUp|s_pc[2]~31\ : std_logic;
SIGNAL \pcUp|s_pc[3]~32_combout\ : std_logic;
SIGNAL \pcUp|s_pc[3]~33\ : std_logic;
SIGNAL \pcUp|s_pc[4]~34_combout\ : std_logic;
SIGNAL \pcUp|s_pc[4]~35\ : std_logic;
SIGNAL \pcUp|s_pc[5]~36_combout\ : std_logic;
SIGNAL \pcUp|s_pc[5]~37\ : std_logic;
SIGNAL \pcUp|s_pc[6]~38_combout\ : std_logic;
SIGNAL \intMem|Mux20~3_combout\ : std_logic;
SIGNAL \pcUp|s_pc[6]~39\ : std_logic;
SIGNAL \pcUp|s_pc[7]~40_combout\ : std_logic;
SIGNAL \intMem|Mux20~7_combout\ : std_logic;
SIGNAL \SW[4]~input_o\ : std_logic;
SIGNAL \intMem|Mux20~6_combout\ : std_logic;
SIGNAL \intMem|Mux21~4_combout\ : std_logic;
SIGNAL \ALUCtrl|Mux3~0_combout\ : std_logic;
SIGNAL \intMem|Mux3~0_combout\ : std_logic;
SIGNAL \intMem|Mux4~0_combout\ : std_logic;
SIGNAL \intMem|Mux4~1_combout\ : std_logic;
SIGNAL \intMem|Mux25~0_combout\ : std_logic;
SIGNAL \intMem|Mux25~1_combout\ : std_logic;
SIGNAL \intMem|Mux4~3_combout\ : std_logic;
SIGNAL \intMem|Mux23~0_combout\ : std_logic;
SIGNAL \intMem|Mux24~3_combout\ : std_logic;
SIGNAL \intMem|Mux24~6_combout\ : std_logic;
SIGNAL \ALUCtrl|Mux0~0_combout\ : std_logic;
SIGNAL \SW[3]~input_o\ : std_logic;
SIGNAL \ALUCtrl|Mux3~1_combout\ : std_logic;
SIGNAL \ALUCtrl|Mux2~0_combout\ : std_logic;
SIGNAL \ALUCtrl|Mux5~0_combout\ : std_logic;
SIGNAL \ALUCtrl|Mux5~1_combout\ : std_logic;
SIGNAL \alu|Mux1~2_combout\ : std_logic;
SIGNAL \SW[6]~input_o\ : std_logic;
SIGNAL \intMem|Mux8~0_combout\ : std_logic;
SIGNAL \intMem|Mux5~0_combout\ : std_logic;
SIGNAL \intMem|Mux2~0_combout\ : std_logic;
SIGNAL \intMem|Mux2~1_combout\ : std_logic;
SIGNAL \intMem|Mux9~0_combout\ : std_logic;
SIGNAL \intMem|Mux9~1_combout\ : std_logic;
SIGNAL \regFile|rt_mem|Equal0~0_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1065_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1585_combout\ : std_logic;
SIGNAL \SW[7]~input_o\ : std_logic;
SIGNAL \intMem|Mux4~5_combout\ : std_logic;
SIGNAL \muxALU|muxOut[31]~51_combout\ : std_logic;
SIGNAL \muxALU|muxOut[31]~52_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1565_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~169_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1080_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1587_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1566_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~265_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~233feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1582_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1563_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~233_q\ : std_logic;
SIGNAL \intMem|Mux9~2_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1351_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1352_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1125_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1586_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1577_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~425_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~489feeder_combout\ : std_logic;
SIGNAL \intMem|Mux4~2_combout\ : std_logic;
SIGNAL \intMem|Mux11~0_combout\ : std_logic;
SIGNAL \muxTD|muxOut[3]~1_combout\ : std_logic;
SIGNAL \muxTD|muxOut[3]~5_combout\ : std_logic;
SIGNAL \intMem|Mux12~4_combout\ : std_logic;
SIGNAL \intMem|Mux12~2_combout\ : std_logic;
SIGNAL \muxTD|muxOut[2]~4_combout\ : std_logic;
SIGNAL \intMem|Mux14~3_combout\ : std_logic;
SIGNAL \intMem|Mux14~6_combout\ : std_logic;
SIGNAL \muxTD|muxOut[0]~2_combout\ : std_logic;
SIGNAL \muxTD|muxOut[1]~0_combout\ : std_logic;
SIGNAL \muxTD|muxOut[1]~3_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1552_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1575_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~489_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1230_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1590_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1578_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~521_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1358_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1359_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~329feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1580_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1567_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~329_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1588_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1570_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~393_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~297feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1584_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1569_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~297_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1581_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1568_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~361_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1353_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1354_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~73feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1545_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1571_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~73_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1215_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1589_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1574_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~137_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1556_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1573_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~41_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1583_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1572_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~105_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1355_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1356_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1357_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1360_combout\ : std_logic;
SIGNAL \muxALU|muxOut[3]~59_combout\ : std_logic;
SIGNAL \intMem|Mux4~4_combout\ : std_logic;
SIGNAL \intMem|Mux3~1_combout\ : std_logic;
SIGNAL \regFile|rs_mem|Equal0~0_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~361feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~361_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~297_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1520_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~489_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~393feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~393_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~425_q\ : std_logic;
SIGNAL \regFile|rs_mem|readData[3]~42_combout\ : std_logic;
SIGNAL \regFile|rs_mem|readData[3]~43_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~169feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~169_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~233_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~105feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~105_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~41_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1518_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1519_combout\ : std_logic;
SIGNAL \regFile|rs_mem|readData[3]~44_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~137feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~137_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~265_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~201feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1579_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1564_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~201_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~73_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1521_combout\ : std_logic;
SIGNAL \regFile|rs_mem|readData[3]~45_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~457feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1547_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1576_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~457_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~329_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1522_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~521_q\ : std_logic;
SIGNAL \regFile|rs_mem|readData[3]~46_combout\ : std_logic;
SIGNAL \regFile|rs_mem|readData[3]~47_combout\ : std_logic;
SIGNAL \regFile|rs_mem|readData[3]~48_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~392feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~392_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~328_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~456_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~520feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~520_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1530_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1531_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~136feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~136_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~264_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~200feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~200_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~72_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1523_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1524_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~424feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~424_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~360feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~360_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~296_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1525_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~488_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1526_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~168feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~168_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~232_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~104feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~104_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~40_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1527_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1528_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1529_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1532_combout\ : std_logic;
SIGNAL \regFile|rs_mem|readData[2]~49_combout\ : std_logic;
SIGNAL \alu|RESULT~39_combout\ : std_logic;
SIGNAL \ALUCtrl|Mux1~0_combout\ : std_logic;
SIGNAL \ALUCtrl|Mux4~0_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~423feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~423_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~487feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~487_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~519_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1378_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1379_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~327feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~327_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~391_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~295feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~295_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~359_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1373_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1374_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~71feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~71_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~135_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~39_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~103_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1375_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1376_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1377_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~167_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~231feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~231_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~263_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1371_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1372_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1380_combout\ : std_logic;
SIGNAL \muxALU|muxOut[1]~61_combout\ : std_logic;
SIGNAL \alu|RESULT~38_combout\ : std_logic;
SIGNAL \alu|Mux30~1_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~134_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~262_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~198feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~198_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~70_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1239_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1240_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~390feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~390_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~518_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~454feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~454_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~326_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1246_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1247_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~166feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~166_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~230_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~102feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~102_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~38_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1243_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1244_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~422feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~422_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~486_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~358feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~358_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~294_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1241_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1242_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1245_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1248_combout\ : std_logic;
SIGNAL \regFile|rs_mem|readData[0]~0_combout\ : std_logic;
SIGNAL \alu|s_diff[0]~0_combout\ : std_logic;
SIGNAL \alu|Mux31~0_combout\ : std_logic;
SIGNAL \alu|Mux31~1_combout\ : std_logic;
SIGNAL \alu|Mux31~3_combout\ : std_logic;
SIGNAL \alu|Add0~0_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~453_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~517_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1078_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~549_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~485feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~485_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1079_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~389_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~421_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~325feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~325_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1071_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1072_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~229_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~293_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~197feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~197_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~261_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1073_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1074_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~69feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~69_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1075_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~165_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~133feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~133_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1076_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1077_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1080_combout\ : std_logic;
SIGNAL \muxALU|muxOut[31]~62_combout\ : std_logic;
SIGNAL \alu|Mux0~0_combout\ : std_logic;
SIGNAL \alu|Mux0~1_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~420_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~388_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~324_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1081_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1082_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~452feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~452_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~516_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1088_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~548_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~484feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~484_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1089_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~132feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~132_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~68_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1085_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~164_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1086_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~228_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~292_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~196feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~196_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~260_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1083_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1084_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1087_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1090_combout\ : std_logic;
SIGNAL \muxALU|muxOut[30]~63_combout\ : std_logic;
SIGNAL \alu|Mux1~5_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~419feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~419_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~547_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~483feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~483_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~355_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1276_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1277_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~195feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~195_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~259_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~131feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~131_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~67_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1273_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1274_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~451feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~451_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~515_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~387feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~387_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~323_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1271_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1272_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1275_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~99feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~99_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~227feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~227_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1269_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~291_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~163feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~163_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1270_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1278_combout\ : std_logic;
SIGNAL \regFile|rs_mem|readData[29]~3_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~418feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~418_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~386_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~322_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1101_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1102_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~226feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~226_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~194feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~194_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~258_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1103_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~290_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1104_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~130feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~130_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~162_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~66_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1105_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1106_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1107_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~482feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~482_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~546_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~450feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~450_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~514_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1108_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1109_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1110_combout\ : std_logic;
SIGNAL \muxALU|muxOut[28]~65_combout\ : std_logic;
SIGNAL \alu|Mux3~2_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~225feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~225_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~193feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~193_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~257_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1113_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~289_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1114_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~129feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~129_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~161_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~65_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1115_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1116_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1117_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~481feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~481_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~545_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~449feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~449_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~513_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1118_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1119_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~385feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~385_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~417_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~321_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1111_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1112_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1120_combout\ : std_logic;
SIGNAL \muxALU|muxOut[27]~66_combout\ : std_logic;
SIGNAL \alu|Mux4~1_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~160feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~160_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~288_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~224feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~224_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~96_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1299_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1300_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~416feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~416_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~544_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~480feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~480_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~352_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1306_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1307_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~192feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~192_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~256_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~128feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~128_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~64_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1303_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1304_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~448feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~448_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~384feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~384_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~320feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~320_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1301_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~512_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1302_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1305_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1308_combout\ : std_logic;
SIGNAL \regFile|rs_mem|readData[26]~6_combout\ : std_logic;
SIGNAL \alu|Mux5~2_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~383feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~383_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~415feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~415_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~319_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1131_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1132_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~447feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~447_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~511_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1138_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~543_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~479feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~479_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1139_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~63feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~63_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1135_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~127feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~127_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~159_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1136_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~223feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~223_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~287_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~191feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~191_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~255_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1133_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1134_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1137_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1140_combout\ : std_logic;
SIGNAL \muxALU|muxOut[25]~68_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~414_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~542_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~350_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~478feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~478_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1326_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1327_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~158_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~286_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~222feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~222_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~94_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1319_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1320_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~190feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~190_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~254_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~62_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~126feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~126_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1323_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1324_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~446feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~446_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~510_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~382feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~382_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~318_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1321_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1322_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1325_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1328_combout\ : std_logic;
SIGNAL \regFile|rs_mem|readData[24]~8_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~157feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~157_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~285_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~221feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~221_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~93_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1329_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1330_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~413feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~413_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~541_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~477feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~477_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~349_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1336_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1337_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~189feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~189_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~253_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~61_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~125feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~125_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1333_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1334_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~445feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~445_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~509_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~381feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~381_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~317_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1331_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1332_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1335_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1338_combout\ : std_logic;
SIGNAL \regFile|rs_mem|readData[23]~9_combout\ : std_logic;
SIGNAL \alu|Mux8~1_combout\ : std_logic;
SIGNAL \alu|RESULT~56_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~220feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~220_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~188feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~188_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~252_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1163_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~284_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1164_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~124feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~124_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~156_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~60_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1165_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1166_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1167_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~476feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~476_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~540_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~444feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~444_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~508_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1168_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1169_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~316_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1161_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~412feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~412_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~380_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1162_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1170_combout\ : std_logic;
SIGNAL \muxALU|muxOut[22]~71_combout\ : std_logic;
SIGNAL \alu|Mux9~1_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~475feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~475_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~347_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1356_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~539_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~411_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1357_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~219feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~219_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~91_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1349_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~155feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~155_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~283_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1350_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~59_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~123feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~123_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1353_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~251_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~187feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~187_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1354_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~443feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~443_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~507_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~379feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~379_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~315_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1351_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1352_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1355_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1358_combout\ : std_logic;
SIGNAL \alu|RESULT~55_combout\ : std_logic;
SIGNAL \regFile|rs_mem|readData[21]~11_combout\ : std_logic;
SIGNAL \alu|Mux10~1_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~474feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~474_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~442feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~442_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~506_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1188_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~538_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1189_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~58_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1185_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~154_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~122feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~122_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1186_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~218feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~218_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~282_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~186feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~186_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~250_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1183_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1184_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1187_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~314_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1181_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~410feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~410_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~378_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1182_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1190_combout\ : std_logic;
SIGNAL \muxALU|muxOut[20]~73_combout\ : std_logic;
SIGNAL \alu|Mux11~9_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~185_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1191_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~249feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~249_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~281_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1192_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~505feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~505_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~537_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~441_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1198_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1199_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~89feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~89_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~153_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~57feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~57_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~121_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1195_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1196_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~345feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~345_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~409_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~313feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~313_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~377_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1193_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1194_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1197_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1200_combout\ : std_logic;
SIGNAL \muxALU|muxOut[19]~74_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~152feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~152_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~280_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~216feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~216_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~88_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1379_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1380_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~184feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~184_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~120feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~120_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~56_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1383_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~248_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1384_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~440feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~440_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~504_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~312_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~376feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~376_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1381_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1382_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1385_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~408_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~536_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~472feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~472_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~344_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1386_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1387_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1388_combout\ : std_logic;
SIGNAL \regFile|rs_mem|readData[18]~14_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~151_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~279_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~87_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~215feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~215_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1389_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1390_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~439feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~439_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~503_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~375feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~375_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~311_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1391_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1392_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~183feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~183_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~119feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~119_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~55_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1393_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~247_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1394_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1395_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~407feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~407_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~535_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~471feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~471_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~343_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1396_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1397_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1398_combout\ : std_logic;
SIGNAL \regFile|rs_mem|readData[17]~15_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~150feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~150_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~278_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~214feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~214_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~86_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1399_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1400_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~406_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~534_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~470feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~470_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~342_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1406_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1407_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~118feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~118_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~54_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1403_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~182feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~182_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~246_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1404_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~438_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~502_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~374feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~374_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~310_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1401_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1402_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1405_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1408_combout\ : std_logic;
SIGNAL \regFile|rs_mem|readData[16]~16_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~181feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~181_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1231_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~245feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~245_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~277_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1232_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~501feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~501_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~533_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~437_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1238_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1239_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~341feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~341_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~405_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~309feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~309_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~373_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1233_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1234_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~85feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~85_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~149_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~53_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~117_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1235_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1236_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1237_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1240_combout\ : std_logic;
SIGNAL \muxALU|muxOut[15]~78_combout\ : std_logic;
SIGNAL \alu|Mux16~1_combout\ : std_logic;
SIGNAL \muxALU|muxOut[14]~54_combout\ : std_logic;
SIGNAL \muxALU|muxOut[12]~55_combout\ : std_logic;
SIGNAL \muxALU|muxOut[0]~53_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~404feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~404_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~532_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~340_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~468feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~468_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1426_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1427_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~148feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~148_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~276_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~212feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~212_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~84_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1419_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1420_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~436feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~436_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~500_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~372feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~372_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~308_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1421_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1422_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~180feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~180_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~116feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~116_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~52_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1423_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~244_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1424_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1425_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1428_combout\ : std_logic;
SIGNAL \regFile|rs_mem|readData[14]~18_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~179feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~179_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~115feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~115_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~51_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1433_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~243_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1434_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~435feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~435_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~499_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~371feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~371_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~307_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1431_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1432_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1435_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~211feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~211_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~83_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1429_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~275_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~147feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~147_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1430_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~403_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~531_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~467feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~467_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~339_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1436_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1437_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1438_combout\ : std_logic;
SIGNAL \alu|RESULT~47_combout\ : std_logic;
SIGNAL \regFile|rs_mem|readData[13]~19_combout\ : std_logic;
SIGNAL \alu|Mux18~1_combout\ : std_logic;
SIGNAL \intMem|Mux12~3_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~402feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~402_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~370_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~306_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1261_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1262_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~466feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~466_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~530_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~434feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~434_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~498_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1268_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1269_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~50feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~50_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1265_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~146_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~114_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1266_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~210feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~210_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~274_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~178feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~178_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~242_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1263_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1264_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1267_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1270_combout\ : std_logic;
SIGNAL \muxALU|muxOut[12]~57_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~273feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~273_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~241_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~177_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1271_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1272_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~497feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~497_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~529_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~433_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1278_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1279_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~81feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~81_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~145_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~49feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~49_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~113_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1275_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1276_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~337feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~337_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~401_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~305feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~305_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~369_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1273_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1274_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1277_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1280_combout\ : std_logic;
SIGNAL \muxALU|muxOut[11]~80_combout\ : std_logic;
SIGNAL \alu|Mux20~1_combout\ : std_logic;
SIGNAL \alu|RESULT~45_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~464feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~464_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~528_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~432feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~432_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~496_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1288_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1289_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~400feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~400_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~368_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~304_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1281_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1282_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~208feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~208_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~272_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~176feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~176_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~240_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1283_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1284_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~112_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~144_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~48_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1285_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1286_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1287_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1290_combout\ : std_logic;
SIGNAL \muxALU|muxOut[10]~81_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~143feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~143_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~271_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~207feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~207_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~79_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1469_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1470_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~399feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~399_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~527_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~463feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~463_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~335_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1476_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1477_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~431feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~431_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~495_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~367feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~367_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~303_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1471_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1472_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~175feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~175_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~111feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~111_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~47_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1473_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~239_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1474_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1475_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1478_combout\ : std_logic;
SIGNAL \regFile|rs_mem|readData[9]~23_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~142feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~142_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~270_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~206feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~206_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~78_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1479_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1480_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~398feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~398_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~526_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~462feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~462_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~334_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1486_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1487_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~174feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~174_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~238_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~110feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~110_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~46_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1483_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1484_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~430feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~430_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~494_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~366feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~366_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~302_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1481_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1482_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1485_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1488_combout\ : std_logic;
SIGNAL \regFile|rs_mem|readData[8]~24_combout\ : std_logic;
SIGNAL \alu|RESULT~42_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~333feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~333_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~397_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~301_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~365_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1313_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1314_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~77feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~77_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~141_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~45feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~45_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~109_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1315_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1316_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1317_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~237feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~237_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~269_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~173_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1311_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1312_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~493feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~493_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~525_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~429_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1318_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1319_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1320_combout\ : std_logic;
SIGNAL \muxALU|muxOut[7]~84_combout\ : std_logic;
SIGNAL \alu|RESULT~41_combout\ : std_logic;
SIGNAL \alu|Mux24~1_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~396feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~396_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~364_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~300_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1321_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1322_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~460feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~460_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~524_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~428feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~428_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~492_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1328_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1329_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~204feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~204_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~268_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~236_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~172feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~172_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1323_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1324_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~44_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~108feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~108_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~140_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1325_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1326_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1327_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1330_combout\ : std_logic;
SIGNAL \muxALU|muxOut[6]~85_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~235_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~267_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1331_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~171_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1332_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~331feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~331_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~395_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~299feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~299_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~363_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1333_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1334_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~75feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~75_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~139_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~43feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~43_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~107_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1335_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1336_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1337_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~427_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~491feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~491_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~523_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1338_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1339_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1340_combout\ : std_logic;
SIGNAL \muxALU|muxOut[5]~86_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~458feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~458_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~522_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~426feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~426_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~490_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1348_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1349_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~298_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~362feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~362_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~394_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1341_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1342_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~42_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~106feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~106_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~138_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1345_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1346_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~202feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~202_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~266_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~170feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~170_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~234_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1343_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1344_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1347_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1350_combout\ : std_logic;
SIGNAL \muxALU|muxOut[4]~58_combout\ : std_logic;
SIGNAL \alu|s_diff[3]~7\ : std_logic;
SIGNAL \alu|s_diff[4]~8_combout\ : std_logic;
SIGNAL \alu|Mux27~0_combout\ : std_logic;
SIGNAL \alu|RESULT~40_combout\ : std_logic;
SIGNAL \alu|Add0~5\ : std_logic;
SIGNAL \alu|Add0~7\ : std_logic;
SIGNAL \alu|Add0~8_combout\ : std_logic;
SIGNAL \alu|Mux27~1_combout\ : std_logic;
SIGNAL \alu|Mux27~2_combout\ : std_logic;
SIGNAL \alu|Mux27~3_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~138feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~138_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~266_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~202feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~202_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~74_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1508_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1509_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~170feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~170_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~234_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~106feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~106_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~42_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1512_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1513_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~362feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~362_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~298_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1510_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~426_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~490_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1511_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1514_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~394feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~394_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~522_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~458feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~458_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~330_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1515_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1516_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1517_combout\ : std_logic;
SIGNAL \regFile|rs_mem|readData[4]~41_combout\ : std_logic;
SIGNAL \alu|s_diff[4]~9\ : std_logic;
SIGNAL \alu|s_diff[5]~10_combout\ : std_logic;
SIGNAL \alu|Mux26~0_combout\ : std_logic;
SIGNAL \alu|Add0~9\ : std_logic;
SIGNAL \alu|Add0~10_combout\ : std_logic;
SIGNAL \alu|Mux26~2_combout\ : std_logic;
SIGNAL \alu|Mux26~3_combout\ : std_logic;
SIGNAL \alu|Mux26~1_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~395feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~395_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~427_q\ : std_logic;
SIGNAL \regFile|rs_mem|readData[5]~34_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~523_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~459feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~459_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~331_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1505_combout\ : std_logic;
SIGNAL \regFile|rs_mem|readData[5]~35_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~139feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~139_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~267_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~203feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~203_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~75_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1504_combout\ : std_logic;
SIGNAL \regFile|rs_mem|readData[5]~33_combout\ : std_logic;
SIGNAL \regFile|rs_mem|readData[5]~36_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~171feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~171_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~107_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~43_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1506_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~235_q\ : std_logic;
SIGNAL \regFile|rs_mem|readData[5]~37_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~363feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~363_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~299_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1507_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~491_q\ : std_logic;
SIGNAL \regFile|rs_mem|readData[5]~38_combout\ : std_logic;
SIGNAL \regFile|rs_mem|readData[5]~39_combout\ : std_logic;
SIGNAL \regFile|rs_mem|readData[5]~40_combout\ : std_logic;
SIGNAL \alu|Add0~11\ : std_logic;
SIGNAL \alu|Add0~12_combout\ : std_logic;
SIGNAL \alu|Mux25~2_combout\ : std_logic;
SIGNAL \alu|Mux25~3_combout\ : std_logic;
SIGNAL \alu|s_diff[5]~11\ : std_logic;
SIGNAL \alu|s_diff[6]~12_combout\ : std_logic;
SIGNAL \alu|Mux25~0_combout\ : std_logic;
SIGNAL \alu|Mux25~1_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~396feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~396_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~524_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~460feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~460_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~332_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1501_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1502_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~204feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~204_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~76_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1503_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~268_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~140feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~140_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~172_q\ : std_logic;
SIGNAL \regFile|rs_mem|readData[6]~27_combout\ : std_logic;
SIGNAL \regFile|rs_mem|readData[6]~30_combout\ : std_logic;
SIGNAL \regFile|rs_mem|readData[6]~31_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~108feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~108_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~44_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1500_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~236_q\ : std_logic;
SIGNAL \regFile|rs_mem|readData[6]~28_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~492feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~492_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~428_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~364feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~364_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~300_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1499_combout\ : std_logic;
SIGNAL \regFile|rs_mem|readData[6]~26_combout\ : std_logic;
SIGNAL \regFile|rs_mem|readData[6]~29_combout\ : std_logic;
SIGNAL \regFile|rs_mem|readData[6]~32_combout\ : std_logic;
SIGNAL \alu|Add0~13\ : std_logic;
SIGNAL \alu|Add0~14_combout\ : std_logic;
SIGNAL \alu|Mux24~2_combout\ : std_logic;
SIGNAL \alu|s_diff[6]~13\ : std_logic;
SIGNAL \alu|s_diff[7]~14_combout\ : std_logic;
SIGNAL \alu|Mux24~0_combout\ : std_logic;
SIGNAL \alu|Mux24~3_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~141_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~269_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~205feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~205_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~77_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1489_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1490_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~397feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~397_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~525_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~461feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~461_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~333_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1496_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1497_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~173feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~173_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~237_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~45_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~109feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~109_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1493_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1494_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~429feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~429_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~493_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~365feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~365_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~301_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1491_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1492_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1495_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1498_combout\ : std_logic;
SIGNAL \regFile|rs_mem|readData[7]~25_combout\ : std_logic;
SIGNAL \alu|Add0~15\ : std_logic;
SIGNAL \alu|Add0~16_combout\ : std_logic;
SIGNAL \alu|Mux23~1_combout\ : std_logic;
SIGNAL \alu|Mux23~2_combout\ : std_logic;
SIGNAL \alu|s_diff[7]~15\ : std_logic;
SIGNAL \alu|s_diff[8]~16_combout\ : std_logic;
SIGNAL \alu|Mux23~0_combout\ : std_logic;
SIGNAL \alu|Mux23~3_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~398feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~398_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~366_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~302_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1301_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1302_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~110feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~110_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~142_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~46_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1305_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1306_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~206feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~206_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~270_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~174feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~174_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~238_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1303_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1304_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1307_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~462feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~462_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~526_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~430feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~430_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~494_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1308_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1309_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1310_combout\ : std_logic;
SIGNAL \muxALU|muxOut[8]~83_combout\ : std_logic;
SIGNAL \alu|s_diff[8]~17\ : std_logic;
SIGNAL \alu|s_diff[9]~18_combout\ : std_logic;
SIGNAL \alu|Mux22~0_combout\ : std_logic;
SIGNAL \alu|Mux22~1_combout\ : std_logic;
SIGNAL \alu|RESULT~43_combout\ : std_logic;
SIGNAL \alu|Add0~17\ : std_logic;
SIGNAL \alu|Add0~18_combout\ : std_logic;
SIGNAL \alu|Mux22~2_combout\ : std_logic;
SIGNAL \alu|Mux22~3_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~239feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~239_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~271_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~175feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~175_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1291_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1292_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~495feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~495_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~527_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~431feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~431_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1298_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1299_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~335feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~335_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~399_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~303_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~367_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1293_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1294_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~79feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~79_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~143_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~47feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~47_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~111_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1295_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1296_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1297_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1300_combout\ : std_logic;
SIGNAL \muxALU|muxOut[9]~82_combout\ : std_logic;
SIGNAL \alu|s_diff[9]~19\ : std_logic;
SIGNAL \alu|s_diff[10]~20_combout\ : std_logic;
SIGNAL \alu|Mux21~0_combout\ : std_logic;
SIGNAL \alu|RESULT~44_combout\ : std_logic;
SIGNAL \alu|Add0~19\ : std_logic;
SIGNAL \alu|Add0~20_combout\ : std_logic;
SIGNAL \alu|Mux21~1_combout\ : std_logic;
SIGNAL \alu|Mux21~2_combout\ : std_logic;
SIGNAL \alu|Mux21~3_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~144feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~144_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~272_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~208feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~208_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~80_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1459_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1460_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~400feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~400_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~528_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~464feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~464_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~336_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1466_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1467_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~176feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~176_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~240_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~48_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~112feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~112_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1463_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1464_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~432feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~432_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~496_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~368feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~368_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~304_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1461_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1462_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1465_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1468_combout\ : std_logic;
SIGNAL \regFile|rs_mem|readData[10]~22_combout\ : std_logic;
SIGNAL \alu|Add0~21\ : std_logic;
SIGNAL \alu|Add0~22_combout\ : std_logic;
SIGNAL \alu|Mux20~2_combout\ : std_logic;
SIGNAL \alu|s_diff[10]~21\ : std_logic;
SIGNAL \alu|s_diff[11]~22_combout\ : std_logic;
SIGNAL \alu|Mux20~0_combout\ : std_logic;
SIGNAL \alu|Mux20~3_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~145feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~145_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~273_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~209feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~209_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~81_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1449_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1450_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~401feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~401_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~529_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~465feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~465_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~337_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1456_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1457_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~369feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~369_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~305_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1451_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~433feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~433_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~497_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1452_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~177feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~177_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~241_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~113feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~113_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~49_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1453_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1454_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1455_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1458_combout\ : std_logic;
SIGNAL \regFile|rs_mem|readData[11]~21_combout\ : std_logic;
SIGNAL \alu|s_diff[11]~23\ : std_logic;
SIGNAL \alu|s_diff[12]~24_combout\ : std_logic;
SIGNAL \alu|Mux19~0_combout\ : std_logic;
SIGNAL \alu|RESULT~46_combout\ : std_logic;
SIGNAL \alu|Add0~23\ : std_logic;
SIGNAL \alu|Add0~24_combout\ : std_logic;
SIGNAL \alu|Mux19~1_combout\ : std_logic;
SIGNAL \alu|Mux19~2_combout\ : std_logic;
SIGNAL \alu|Mux19~3_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~146_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~274_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~210feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~210_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~82_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1439_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1440_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~402feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~402_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~530_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~466feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~466_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~338_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1446_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1447_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~178feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~178_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~242_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~114_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~50_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1443_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1444_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~434feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~434_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~498_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~370feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~370_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~306_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1441_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1442_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1445_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1448_combout\ : std_logic;
SIGNAL \regFile|rs_mem|readData[12]~20_combout\ : std_logic;
SIGNAL \alu|Add0~25\ : std_logic;
SIGNAL \alu|Add0~26_combout\ : std_logic;
SIGNAL \alu|Mux18~2_combout\ : std_logic;
SIGNAL \alu|s_diff[12]~25\ : std_logic;
SIGNAL \alu|s_diff[13]~26_combout\ : std_logic;
SIGNAL \alu|Mux18~0_combout\ : std_logic;
SIGNAL \alu|Mux18~3_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~275feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~275_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~243_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~179_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1251_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1252_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~339feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~339_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~403_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~307feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~307_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~371_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1253_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1254_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~83feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~83_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~147_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~51feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~51_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~115_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1255_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1256_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1257_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~499feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~499_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~531_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~435_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1258_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1259_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1260_combout\ : std_logic;
SIGNAL \muxALU|muxOut[13]~79_combout\ : std_logic;
SIGNAL \alu|s_diff[13]~27\ : std_logic;
SIGNAL \alu|s_diff[14]~28_combout\ : std_logic;
SIGNAL \alu|Mux17~0_combout\ : std_logic;
SIGNAL \alu|RESULT~48_combout\ : std_logic;
SIGNAL \alu|Add0~27\ : std_logic;
SIGNAL \alu|Add0~28_combout\ : std_logic;
SIGNAL \alu|Mux17~1_combout\ : std_logic;
SIGNAL \alu|Mux17~2_combout\ : std_logic;
SIGNAL \alu|Mux17~3_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~404_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~372_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~308_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1241_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1242_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~212feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~212_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~276_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~180feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~180_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~244_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1243_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1244_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~116feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~116_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~52_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1245_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~148_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1246_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1247_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~436feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~436_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~500_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1248_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~532_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~468feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~468_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1249_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1250_combout\ : std_logic;
SIGNAL \muxALU|muxOut[14]~56_combout\ : std_logic;
SIGNAL \alu|Add0~29\ : std_logic;
SIGNAL \alu|Add0~30_combout\ : std_logic;
SIGNAL \alu|RESULT~49_combout\ : std_logic;
SIGNAL \alu|Mux16~2_combout\ : std_logic;
SIGNAL \alu|s_diff[14]~29\ : std_logic;
SIGNAL \alu|s_diff[15]~30_combout\ : std_logic;
SIGNAL \alu|Mux16~0_combout\ : std_logic;
SIGNAL \alu|Mux16~3_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~437feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~437_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~501_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~373feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~373_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~309_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1411_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1412_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~181feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~181_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~117feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~117_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~53_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1413_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~245_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1414_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1415_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~405feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~405_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~533_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~341_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~469feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~469_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1416_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1417_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~277_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~149_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~85_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~213feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~213_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1409_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1410_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1418_combout\ : std_logic;
SIGNAL \regFile|rs_mem|readData[15]~17_combout\ : std_logic;
SIGNAL \alu|s_diff[15]~31\ : std_logic;
SIGNAL \alu|s_diff[16]~32_combout\ : std_logic;
SIGNAL \alu|Mux15~0_combout\ : std_logic;
SIGNAL \alu|Add0~31\ : std_logic;
SIGNAL \alu|Add0~32_combout\ : std_logic;
SIGNAL \alu|RESULT~50_combout\ : std_logic;
SIGNAL \alu|Mux15~1_combout\ : std_logic;
SIGNAL \alu|Mux15~2_combout\ : std_logic;
SIGNAL \alu|Mux15~3_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~406feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~406_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~374_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~310_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1221_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1222_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~470feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~470_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~534_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~438feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~438_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~502_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1228_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1229_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~118feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~118_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~150_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~54_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1225_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1226_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~182feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~182_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~246_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1223_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~214feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~214_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~278_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1224_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1227_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1230_combout\ : std_logic;
SIGNAL \muxALU|muxOut[16]~77_combout\ : std_logic;
SIGNAL \alu|s_diff[16]~33\ : std_logic;
SIGNAL \alu|s_diff[17]~34_combout\ : std_logic;
SIGNAL \alu|Mux14~0_combout\ : std_logic;
SIGNAL \alu|Mux14~1_combout\ : std_logic;
SIGNAL \alu|RESULT~51_combout\ : std_logic;
SIGNAL \alu|Add0~33\ : std_logic;
SIGNAL \alu|Add0~34_combout\ : std_logic;
SIGNAL \alu|Mux14~2_combout\ : std_logic;
SIGNAL \alu|Mux14~3_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~247feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~247_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~279_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~183_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1211_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1212_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~343feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~343_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~407_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~311feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~311_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~375_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1213_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1214_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~87feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~87_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~151_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~55feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~55_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~119_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1215_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1216_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1217_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~503feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~503_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~535_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~439_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1218_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1219_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1220_combout\ : std_logic;
SIGNAL \muxALU|muxOut[17]~76_combout\ : std_logic;
SIGNAL \alu|s_diff[17]~35\ : std_logic;
SIGNAL \alu|s_diff[18]~36_combout\ : std_logic;
SIGNAL \alu|Mux13~0_combout\ : std_logic;
SIGNAL \alu|RESULT~52_combout\ : std_logic;
SIGNAL \alu|Add0~35\ : std_logic;
SIGNAL \alu|Add0~36_combout\ : std_logic;
SIGNAL \alu|Mux13~1_combout\ : std_logic;
SIGNAL \alu|Mux13~2_combout\ : std_logic;
SIGNAL \alu|Mux13~3_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~408feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~408_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~376_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~312_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1201_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1202_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~472feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~472_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~536_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~440feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~440_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~504_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1208_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1209_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~152feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~152_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~120_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~56_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1205_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1206_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~216feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~216_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~184feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~184_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~248_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1203_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~280_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1204_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1207_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1210_combout\ : std_logic;
SIGNAL \muxALU|muxOut[18]~75_combout\ : std_logic;
SIGNAL \alu|s_diff[18]~37\ : std_logic;
SIGNAL \alu|s_diff[19]~38_combout\ : std_logic;
SIGNAL \alu|Mux12~0_combout\ : std_logic;
SIGNAL \alu|RESULT~53_combout\ : std_logic;
SIGNAL \alu|Mux12~1_combout\ : std_logic;
SIGNAL \alu|Add0~37\ : std_logic;
SIGNAL \alu|Add0~38_combout\ : std_logic;
SIGNAL \alu|Mux12~2_combout\ : std_logic;
SIGNAL \alu|Mux12~3_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~153_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~281_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~217feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~217_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~89_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1369_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1370_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~441feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~441_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~505_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~313_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~377feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~377_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1371_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1372_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~185feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~185_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~121feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~121_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~57_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1373_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~249_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1374_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1375_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~409_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~537_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~473feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~473_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~345_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1376_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1377_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1378_combout\ : std_logic;
SIGNAL \regFile|rs_mem|readData[19]~13_combout\ : std_logic;
SIGNAL \alu|s_diff[19]~39\ : std_logic;
SIGNAL \alu|s_diff[20]~40_combout\ : std_logic;
SIGNAL \alu|Mux11~6_combout\ : std_logic;
SIGNAL \alu|RESULT~54_combout\ : std_logic;
SIGNAL \alu|Add0~39\ : std_logic;
SIGNAL \alu|Add0~40_combout\ : std_logic;
SIGNAL \alu|Mux11~4_combout\ : std_logic;
SIGNAL \alu|Mux11~5_combout\ : std_logic;
SIGNAL \alu|Mux11~7_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~154feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~154_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~282_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~218feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~218_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~90_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1359_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1360_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~186feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~186_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~250_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~122_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~58_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1363_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1364_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~442_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~378feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~378_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~314_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1361_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~506_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1362_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1365_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~410feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~410_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~538_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~474feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~474_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~346_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1366_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1367_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1368_combout\ : std_logic;
SIGNAL \regFile|rs_mem|readData[20]~12_combout\ : std_logic;
SIGNAL \alu|Add0~41\ : std_logic;
SIGNAL \alu|Add0~42_combout\ : std_logic;
SIGNAL \alu|Mux10~2_combout\ : std_logic;
SIGNAL \alu|s_diff[20]~41\ : std_logic;
SIGNAL \alu|s_diff[21]~42_combout\ : std_logic;
SIGNAL \alu|Mux10~0_combout\ : std_logic;
SIGNAL \alu|Mux10~3_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~443feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~443_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~507_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1178_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~475feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~475_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~539_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1179_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~411feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~411_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~379_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~315_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1171_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1172_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~123_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~155_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~59_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1175_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1176_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~251feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~251_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~187feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~187_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1173_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~219feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~219_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~283_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1174_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1177_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1180_combout\ : std_logic;
SIGNAL \muxALU|muxOut[21]~72_combout\ : std_logic;
SIGNAL \alu|Add0~43\ : std_logic;
SIGNAL \alu|Add0~44_combout\ : std_logic;
SIGNAL \alu|Mux9~2_combout\ : std_logic;
SIGNAL \alu|s_diff[21]~43\ : std_logic;
SIGNAL \alu|s_diff[22]~44_combout\ : std_logic;
SIGNAL \alu|Mux9~0_combout\ : std_logic;
SIGNAL \alu|Mux9~3_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~252_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~188feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~188_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~60_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~124feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~124_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1343_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1344_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~444feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~444_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~508_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~380feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~380_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~316_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1341_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1342_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1345_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~412feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~412_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~540_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~476feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~476_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~348_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1346_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1347_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~156_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~284_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~220feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~220_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~92_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1339_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1340_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1348_combout\ : std_logic;
SIGNAL \regFile|rs_mem|readData[22]~10_combout\ : std_logic;
SIGNAL \alu|Add0~45\ : std_logic;
SIGNAL \alu|Add0~46_combout\ : std_logic;
SIGNAL \alu|Mux8~2_combout\ : std_logic;
SIGNAL \alu|s_diff[22]~45\ : std_logic;
SIGNAL \alu|s_diff[23]~46_combout\ : std_logic;
SIGNAL \alu|Mux8~0_combout\ : std_logic;
SIGNAL \alu|Mux8~3_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~413feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~413_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~381_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~317_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1151_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1152_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~477feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~477_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~541_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~445feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~445_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~509_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1158_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1159_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~61feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~61_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1155_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~125feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~125_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~157_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1156_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~221feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~221_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~285_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~189feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~189_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~253_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1153_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1154_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1157_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1160_combout\ : std_logic;
SIGNAL \muxALU|muxOut[23]~70_combout\ : std_logic;
SIGNAL \alu|Add0~47\ : std_logic;
SIGNAL \alu|Add0~48_combout\ : std_logic;
SIGNAL \alu|Mux7~1_combout\ : std_logic;
SIGNAL \alu|Mux7~2_combout\ : std_logic;
SIGNAL \alu|s_diff[23]~47\ : std_logic;
SIGNAL \alu|s_diff[24]~48_combout\ : std_logic;
SIGNAL \alu|Mux7~0_combout\ : std_logic;
SIGNAL \alu|Mux7~3_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~478feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~478_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~542_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~446feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~446_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~510_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1148_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1149_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~414feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~414_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~382_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~318_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1141_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1142_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~222feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~222_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~286_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~190feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~190_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~254_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1143_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1144_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~126feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~126_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~158_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~62_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1145_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1146_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1147_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1150_combout\ : std_logic;
SIGNAL \muxALU|muxOut[24]~69_combout\ : std_logic;
SIGNAL \alu|s_diff[24]~49\ : std_logic;
SIGNAL \alu|s_diff[25]~50_combout\ : std_logic;
SIGNAL \alu|Mux6~0_combout\ : std_logic;
SIGNAL \alu|Mux6~1_combout\ : std_logic;
SIGNAL \alu|Add0~49\ : std_logic;
SIGNAL \alu|Add0~50_combout\ : std_logic;
SIGNAL \alu|Mux6~2_combout\ : std_logic;
SIGNAL \alu|Mux6~3_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~415feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~415_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~543_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~479feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~479_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~351_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1316_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1317_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~191feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~191_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~255_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~63_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~127feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~127_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1313_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1314_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~447feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~447_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~511_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~383feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~383_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~319_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1311_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1312_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1315_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~223feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~223_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~95_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1309_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~159_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~287_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1310_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1318_combout\ : std_logic;
SIGNAL \regFile|rs_mem|readData[25]~7_combout\ : std_logic;
SIGNAL \alu|Add0~51\ : std_logic;
SIGNAL \alu|Add0~52_combout\ : std_logic;
SIGNAL \alu|Mux5~3_combout\ : std_logic;
SIGNAL \alu|Mux5~4_combout\ : std_logic;
SIGNAL \alu|s_diff[25]~51\ : std_logic;
SIGNAL \alu|s_diff[26]~52_combout\ : std_logic;
SIGNAL \alu|Mux5~5_combout\ : std_logic;
SIGNAL \alu|Mux5~6_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~416feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~416_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~384_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~320_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1121_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1122_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~192feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~192_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~256_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1123_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~288_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~224feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~224_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1124_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~128feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~128_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~160_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~64_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1125_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1126_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1127_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~480feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~480_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~544_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~448feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~448_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~512_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1128_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1129_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1130_combout\ : std_logic;
SIGNAL \muxALU|muxOut[26]~67_combout\ : std_logic;
SIGNAL \alu|Add0~53\ : std_logic;
SIGNAL \alu|Add0~54_combout\ : std_logic;
SIGNAL \alu|Mux4~2_combout\ : std_logic;
SIGNAL \alu|s_diff[26]~53\ : std_logic;
SIGNAL \alu|s_diff[27]~54_combout\ : std_logic;
SIGNAL \alu|Mux4~0_combout\ : std_logic;
SIGNAL \alu|Mux4~3_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~417feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~417_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~545_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~481feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~481_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~353_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1296_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1297_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~449feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~449_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~385feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~385_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~321_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1291_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~513_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1292_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~193feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~193_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~257_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~129feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~129_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~65_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1293_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1294_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1295_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~161feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~161_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~289_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~225feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~225_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~97_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1289_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1290_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1298_combout\ : std_logic;
SIGNAL \regFile|rs_mem|readData[27]~5_combout\ : std_logic;
SIGNAL \alu|Add0~55\ : std_logic;
SIGNAL \alu|Add0~56_combout\ : std_logic;
SIGNAL \alu|Mux3~3_combout\ : std_logic;
SIGNAL \alu|Mux3~4_combout\ : std_logic;
SIGNAL \alu|s_diff[27]~55\ : std_logic;
SIGNAL \alu|s_diff[28]~56_combout\ : std_logic;
SIGNAL \alu|Mux3~5_combout\ : std_logic;
SIGNAL \alu|Mux3~6_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~450feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~450_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~514_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~386feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~386_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~322_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1281_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1282_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~130feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~130_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~66_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1283_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~194feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~194_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~258_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1284_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1285_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~418feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~418_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~546_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~482feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~482_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~354_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1286_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1287_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~162feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~162_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~290_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~226feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~226_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~98_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1279_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1280_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1288_combout\ : std_logic;
SIGNAL \regFile|rs_mem|readData[28]~4_combout\ : std_logic;
SIGNAL \alu|s_diff[28]~57\ : std_logic;
SIGNAL \alu|s_diff[29]~58_combout\ : std_logic;
SIGNAL \alu|Mux2~0_combout\ : std_logic;
SIGNAL \alu|Add0~57\ : std_logic;
SIGNAL \alu|Add0~58_combout\ : std_logic;
SIGNAL \alu|Mux2~1_combout\ : std_logic;
SIGNAL \alu|Mux2~2_combout\ : std_logic;
SIGNAL \alu|Mux2~3_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~387feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~387_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~419_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~323_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1091_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1092_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~483feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~483_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~547_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~451feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~451_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~515_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1098_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1099_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~227feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~227_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~195feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~195_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~259_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1093_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~291_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1094_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~67_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1095_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~163feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~163_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~131feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~131_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1096_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1097_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1100_combout\ : std_logic;
SIGNAL \muxALU|muxOut[29]~64_combout\ : std_logic;
SIGNAL \alu|s_diff[29]~59\ : std_logic;
SIGNAL \alu|s_diff[30]~60_combout\ : std_logic;
SIGNAL \alu|Mux1~6_combout\ : std_logic;
SIGNAL \alu|Mux1~3_combout\ : std_logic;
SIGNAL \alu|Add0~59\ : std_logic;
SIGNAL \alu|Add0~60_combout\ : std_logic;
SIGNAL \alu|Mux1~4_combout\ : std_logic;
SIGNAL \alu|Mux1~7_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~420_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~548_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~484feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~484_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~356_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1266_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1267_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~452feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~452_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~516_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~388feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~388_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~324_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1259_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1260_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~164feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~164_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~292_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~228feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~228_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~100_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1261_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1262_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~68_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~132_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1263_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~260_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~196feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~196_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1264_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1265_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1268_combout\ : std_logic;
SIGNAL \regFile|rs_mem|readData[30]~2_combout\ : std_logic;
SIGNAL \alu|Add0~61\ : std_logic;
SIGNAL \alu|Add0~62_combout\ : std_logic;
SIGNAL \alu|Mux0~2_combout\ : std_logic;
SIGNAL \alu|Mux0~3_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~421_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~549_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~485feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~485_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~357_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1256_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1257_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~517feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~517_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~453_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~325feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~325_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~389_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1249_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1250_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~165feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~165_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~293_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~229feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~229_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~101_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1251_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1252_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~197feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~197_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~261_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~133_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~69_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1253_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1254_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1255_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1258_combout\ : std_logic;
SIGNAL \regFile|rs_mem|readData[31]~1_combout\ : std_logic;
SIGNAL \alu|s_diff[30]~61\ : std_logic;
SIGNAL \alu|s_diff[31]~62_combout\ : std_logic;
SIGNAL \alu|Mux31~2_combout\ : std_logic;
SIGNAL \alu|Mux31~4_combout\ : std_logic;
SIGNAL \alu|Mux31~5_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~454feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~454_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~518_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~486feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~486_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~422_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1064_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1065_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~198feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~198_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~262_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~166feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~166_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~230_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1062_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1063_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~38_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~294_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1068_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~102feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~102_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~134_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~358feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~358_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~390_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1066_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1067_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1069_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1070_combout\ : std_logic;
SIGNAL \muxALU|muxOut[0]~50_combout\ : std_logic;
SIGNAL \alu|Add0~1\ : std_logic;
SIGNAL \alu|Add0~2_combout\ : std_logic;
SIGNAL \alu|Mux30~2_combout\ : std_logic;
SIGNAL \alu|s_diff[0]~1\ : std_logic;
SIGNAL \alu|s_diff[1]~2_combout\ : std_logic;
SIGNAL \alu|Mux30~0_combout\ : std_logic;
SIGNAL \alu|Mux30~3_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~135feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~135_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~71_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~263_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~199_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1533_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1534_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~391feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~391_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~519_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~455feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~455_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~327_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1540_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1541_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~423_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~487_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~359feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~359_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~295_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1535_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1536_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~167feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~167_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~231_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~103feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~103_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~39_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1537_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1538_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1539_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1542_combout\ : std_logic;
SIGNAL \regFile|rs_mem|readData[1]~50_combout\ : std_logic;
SIGNAL \alu|Add0~3\ : std_logic;
SIGNAL \alu|Add0~4_combout\ : std_logic;
SIGNAL \alu|Mux29~1_combout\ : std_logic;
SIGNAL \alu|Mux29~2_combout\ : std_logic;
SIGNAL \alu|s_diff[1]~3\ : std_logic;
SIGNAL \alu|s_diff[2]~4_combout\ : std_logic;
SIGNAL \alu|Mux29~0_combout\ : std_logic;
SIGNAL \alu|Mux29~3_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~104feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~104_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~136_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1365_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~40_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1366_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~168feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~168_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~232_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1363_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~200feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~200_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~264_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1364_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1367_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~296_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~360feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~360_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~392_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1361_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1362_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~456feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~456_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~520_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~424feeder_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~424_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~488_q\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1368_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1369_combout\ : std_logic;
SIGNAL \regFile|rt_mem|s_memory~1370_combout\ : std_logic;
SIGNAL \muxALU|muxOut[2]~60_combout\ : std_logic;
SIGNAL \alu|s_diff[2]~5\ : std_logic;
SIGNAL \alu|s_diff[3]~6_combout\ : std_logic;
SIGNAL \alu|Mux28~0_combout\ : std_logic;
SIGNAL \alu|Add0~6_combout\ : std_logic;
SIGNAL \alu|Mux28~2_combout\ : std_logic;
SIGNAL \alu|Mux28~3_combout\ : std_logic;
SIGNAL \alu|Mux28~1_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~905feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1560_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~905_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1562_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1033_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1561_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~649_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~777feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1559_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~777_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1129_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1130_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~841feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1544_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~841_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1548_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~969_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~713feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1543_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~713_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1546_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~585_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1124_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1125_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~809feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1554_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~809_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1557_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~553_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1126_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1558_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~937_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~681feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1555_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~681_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1127_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1128_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~873feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1549_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~873_q\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1551_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~617_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1122_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1553_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1001_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~745feeder_combout\ : std_logic;
SIGNAL \regFile|rs_mem|s_memory~1550_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~745_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1123_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1131_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~361feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~361_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~393_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~329feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~329_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~297_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1132_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1133_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~521_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~457_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~489feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~489_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~425_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1139_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1140_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~169_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~233feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~233_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1134_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~265_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~201feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~201_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1135_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~41_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~73feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~73_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1136_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~137_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~105feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~105_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1137_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1138_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1141_combout\ : std_logic;
SIGNAL \regFile|DU_mem|readData[3]~66_combout\ : std_logic;
SIGNAL \displ|s_addrCounters~16_combout\ : std_logic;
SIGNAL \displ|s_addrCounters[3][5]~q\ : std_logic;
SIGNAL \displ|Mux38~0_combout\ : std_logic;
SIGNAL \displ|s_addrCounters[0][5]~q\ : std_logic;
SIGNAL \displ|s_addrCounters[2][5]~17_combout\ : std_logic;
SIGNAL \displ|s_addrCounters[2][5]~q\ : std_logic;
SIGNAL \displ|Mux0~0_combout\ : std_logic;
SIGNAL \displ|Mux0~1_combout\ : std_logic;
SIGNAL \displ|Add0~9\ : std_logic;
SIGNAL \displ|Add0~10_combout\ : std_logic;
SIGNAL \displ|s_addrCounters~1_combout\ : std_logic;
SIGNAL \displ|s_addrCounters[1][5]~q\ : std_logic;
SIGNAL \intMem|Mux29~0_combout\ : std_logic;
SIGNAL \displ|Mux34~0_combout\ : std_logic;
SIGNAL \displ|Mux34~1_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~839feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~839_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~967_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~583_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~711feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~711_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1084_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1085_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~551_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~807feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~807_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1086_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~935_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~679feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~679_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1087_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1088_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~647_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~775feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~775_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1089_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1031_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~903feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~903_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1090_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~743feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~743_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~999_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~615_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~871feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~871_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1082_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1083_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1091_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~167_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~231feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~231_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1094_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~263_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~199feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~199_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1095_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~103feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~103_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~71feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~71_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~39_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1096_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~135_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1097_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1098_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~519_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~455_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~487feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~487_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~423_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1099_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1100_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~327feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~327_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~295_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1092_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~391_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~359feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~359_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1093_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1101_combout\ : std_logic;
SIGNAL \regFile|DU_mem|readData[1]~64_combout\ : std_logic;
SIGNAL \intMem|Mux42~3_combout\ : std_logic;
SIGNAL \intMem|Mux42~6_combout\ : std_logic;
SIGNAL \displ|Mux36~0_combout\ : std_logic;
SIGNAL \displ|Mux36~1_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~168_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~200feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~200_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1112_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~232feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~232_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~264_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1113_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~104feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~104_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~40_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1116_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~136_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~72feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~72_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1117_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~296_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~360feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~360_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1114_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~392_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~328feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~328_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1115_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1118_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~520_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~456feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~456_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~424_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1119_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~488_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1120_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1121_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~680feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~680_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~552_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1106_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~808feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~808_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~936_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1107_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~616_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~744feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~744_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1104_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1000_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~872feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~872_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1105_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1108_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~584_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~840feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~840_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1102_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~968_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~712feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~712_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1103_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~648_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~904feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~904_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1109_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1032_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~776feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~776_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1110_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1111_combout\ : std_logic;
SIGNAL \regFile|DU_mem|readData[2]~65_combout\ : std_logic;
SIGNAL \displ|Mux35~0_combout\ : std_logic;
SIGNAL \intMem|Mux41~3_combout\ : std_logic;
SIGNAL \intMem|Mux41~6_combout\ : std_logic;
SIGNAL \displ|Mux35~1_combout\ : std_logic;
SIGNAL \intMem|Mux43~2_combout\ : std_logic;
SIGNAL \intMem|Mux43~3_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~102feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~102_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~38_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1076_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~134_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~70feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~70_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1077_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~326feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~326_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~390_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~358feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~358_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~294_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1074_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1075_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1078_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~166_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~198feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~198_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1072_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~230feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~230_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~262_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1073_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~454feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~454_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~422_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1079_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~518_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~486feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~486_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1080_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1081_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~582_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~838feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~838_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1062_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~966_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~710feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~710_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1063_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~646_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~902feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~902_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1069_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1030_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~774feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~774_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1070_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~614_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~742feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~742_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1064_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~998_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~870feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~870_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1065_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~678feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~678_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~550_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1066_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~934_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~806feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~806_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1067_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1068_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1071_combout\ : std_logic;
SIGNAL \displ|Mux37~1_combout\ : std_logic;
SIGNAL \displ|Mux37~2_combout\ : std_logic;
SIGNAL \displ|Mux37~0_combout\ : std_logic;
SIGNAL \displ|Mux52~0_combout\ : std_logic;
SIGNAL \displ|Mux51~0_combout\ : std_logic;
SIGNAL \displ|Mux50~0_combout\ : std_logic;
SIGNAL \displ|Mux49~0_combout\ : std_logic;
SIGNAL \displ|Mux48~0_combout\ : std_logic;
SIGNAL \displ|Mux47~0_combout\ : std_logic;
SIGNAL \displ|Mux46~0_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~460feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~460_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~428_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1199_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~524_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~492_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1200_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~172_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~204feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~204_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1192_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~236feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~236_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~268_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1193_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~332feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~332_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~396_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~364feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~364_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~300_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1194_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1195_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~108feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~108_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~44_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1196_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~140_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~76feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~76_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1197_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1198_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1201_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~716feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~716_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~844feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~844_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~588_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1182_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~972_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1183_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~620_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~748feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~748_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1184_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1004_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~876feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~876_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1185_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~684feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~684_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~556_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1186_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~812feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~812_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~940_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1187_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1188_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~652_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~908feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~908_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1189_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1036_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~780feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~780_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1190_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1191_combout\ : std_logic;
SIGNAL \regFile|DU_mem|readData[6]~69_combout\ : std_logic;
SIGNAL \displ|Mux31~0_combout\ : std_logic;
SIGNAL \intMem|Mux28~0_combout\ : std_logic;
SIGNAL \intMem|Mux26~9_combout\ : std_logic;
SIGNAL \intMem|Mux33~0_combout\ : std_logic;
SIGNAL \displ|Mux31~1_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~363feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~363_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~395_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~331feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~331_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~299_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1172_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1173_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~491feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~491_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~427_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1179_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~459_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~523_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1180_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~75feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~75_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~43_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1176_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~139_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~107feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~107_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1177_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~171_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~235feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~235_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1174_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~267_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~203feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~203_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1175_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1178_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1181_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~747feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~747_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~875feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~875_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~619_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1162_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1003_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1163_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~683feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~683_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~939_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~811feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~811_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~555_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1166_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1167_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~715feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~715_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~587_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1164_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~843feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~843_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~971_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1165_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1168_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~651_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~779feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~779_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1169_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1035_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~907feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~907_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1170_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1171_combout\ : std_logic;
SIGNAL \regFile|DU_mem|readData[5]~68_combout\ : std_logic;
SIGNAL \intMem|Mux26~4_combout\ : std_logic;
SIGNAL \intMem|Mux38~0_combout\ : std_logic;
SIGNAL \intMem|Mux38~1_combout\ : std_logic;
SIGNAL \displ|Mux32~0_combout\ : std_logic;
SIGNAL \displ|Mux32~1_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~525_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~461_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~493feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~493_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~429_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1219_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1220_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~365feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~365_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~397_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~333feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~333_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~301_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1212_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1213_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~109feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~109_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~141_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~45_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~77feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~77_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1216_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1217_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~173_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~237_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1214_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~269_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~205feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~205_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1215_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1218_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1221_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~845feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~845_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~973_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~717feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~717_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~589_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1204_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1205_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~685feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~685_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~557_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~813feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~813_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1206_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~941_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1207_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1208_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~621_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~877feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~877_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1202_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1005_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~749feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~749_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1203_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~909feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~909_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1037_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~653_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~781feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~781_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1209_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1210_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1211_combout\ : std_logic;
SIGNAL \regFile|DU_mem|readData[7]~70_combout\ : std_logic;
SIGNAL \displ|Mux30~0_combout\ : std_logic;
SIGNAL \displ|Mux30~1_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~522_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~490_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~458feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~458_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~426_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1159_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1160_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~234feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~234_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~170_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~202feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~202_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1152_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~266_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1153_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~330feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~330_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~394_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~298_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~362feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~362_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1154_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1155_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~74feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~74_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~138_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~42_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~106feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~106_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1156_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1157_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1158_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1161_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~586_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~842feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~842_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1142_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~970_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~714feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~714_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1143_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~682feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~682_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~554_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1146_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~810feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~810_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~938_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1147_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~746feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~746_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~618_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1144_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1002_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~874feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~874_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1145_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1148_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~778feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~778_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1034_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~650_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~906feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~906_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1149_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1150_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1151_combout\ : std_logic;
SIGNAL \regFile|DU_mem|readData[4]~67_combout\ : std_logic;
SIGNAL \displ|Mux33~0_combout\ : std_logic;
SIGNAL \intMem|Mux39~0_combout\ : std_logic;
SIGNAL \displ|Mux33~1_combout\ : std_logic;
SIGNAL \displ|Mux59~0_combout\ : std_logic;
SIGNAL \displ|Mux58~0_combout\ : std_logic;
SIGNAL \displ|Mux57~0_combout\ : std_logic;
SIGNAL \displ|Mux56~0_combout\ : std_logic;
SIGNAL \displ|Mux55~0_combout\ : std_logic;
SIGNAL \displ|Mux54~0_combout\ : std_logic;
SIGNAL \displ|Mux53~0_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~657_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~785feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~785_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1289_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1041_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~913feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~913_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1290_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~753feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~753_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1009_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~625_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~881feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~881_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1282_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1283_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~561_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~817feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~817_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1286_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~689feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~689_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~945_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1287_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~721feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~721_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~593_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1284_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~849feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~849_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~977_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1285_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1288_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1291_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~337feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~337_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~305_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1292_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~401_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~369feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~369_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1293_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~529_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~433_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~497feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~497_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1299_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~465_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1300_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~113feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~113_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~49_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~81feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~81_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1296_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~145_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1297_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~177_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~241feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~241_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1294_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~273_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~209feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~209_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1295_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1298_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1301_combout\ : std_logic;
SIGNAL \regFile|DU_mem|readData[11]~74_combout\ : std_logic;
SIGNAL \pcUp|s_pc[7]~41\ : std_logic;
SIGNAL \pcUp|s_pc[8]~42_combout\ : std_logic;
SIGNAL \pcUp|s_pc[8]~43\ : std_logic;
SIGNAL \pcUp|s_pc[9]~44_combout\ : std_logic;
SIGNAL \pcUp|s_pc[9]~45\ : std_logic;
SIGNAL \pcUp|s_pc[10]~46_combout\ : std_logic;
SIGNAL \pcUp|s_pc[10]~47\ : std_logic;
SIGNAL \pcUp|s_pc[11]~48_combout\ : std_logic;
SIGNAL \intMem|Mux26~5_combout\ : std_logic;
SIGNAL \intMem|Mux37~0_combout\ : std_logic;
SIGNAL \displ|Mux26~0_combout\ : std_logic;
SIGNAL \displ|Mux26~1_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~432_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~464feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~464_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1279_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~496_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~528_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1280_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~112_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~48_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1276_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~144_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~80feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~80_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1277_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~336feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~336_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~400_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~368_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~304_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1274_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1275_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1278_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~240_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~272_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~176_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~208feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~208_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1272_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1273_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1281_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~784feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~784_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1040_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~656_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~912feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~912_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1269_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1270_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~880feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~880_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1008_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~752feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~752_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~624_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1264_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1265_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~560_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~688feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~688_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1266_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~944_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~816feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~816_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1267_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1268_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~592_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~848feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~848_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1262_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~976_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~720feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~720_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1263_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1271_combout\ : std_logic;
SIGNAL \regFile|DU_mem|readData[10]~73_combout\ : std_logic;
SIGNAL \displ|Mux27~0_combout\ : std_logic;
SIGNAL \displ|Mux27~1_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~430_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~462feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~462_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1239_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~494_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~526_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1240_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~174_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~206feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~206_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1232_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~270_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~238feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~238_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1233_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~110feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~110_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~46_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1236_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~142_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~78feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~78_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1237_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~334feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~334_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~398_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~302_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~366_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1234_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1235_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1238_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1241_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~718feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~718_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~590_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~846feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~846_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1222_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~974_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1223_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~814feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~814_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~686feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~686_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~558_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1226_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~942_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1227_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~878feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~878_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1006_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~750feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~750_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~622_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1224_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1225_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1228_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~782feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~782_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1038_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~654_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~910feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~910_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1229_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1230_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1231_combout\ : std_logic;
SIGNAL \regFile|DU_mem|readData[8]~71_combout\ : std_logic;
SIGNAL \displ|Mux29~0_combout\ : std_logic;
SIGNAL \displ|Mux29~1_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~751feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~751_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1007_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~623_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~879feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~879_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1242_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1243_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~655_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~783feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~783_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1249_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1039_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~911feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~911_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1250_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~719feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~719_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~591_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1244_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~847feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~847_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~975_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1245_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~687feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~687_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~943_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~559_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~815feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~815_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1246_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1247_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1248_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1251_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~527_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~463_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~431_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~495feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~495_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1259_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1260_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~335feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~335_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~303_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1252_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~399_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~367feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~367_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1253_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~175_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~239feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~239_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1254_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~207feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~207_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~271_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1255_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~111feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~111_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~79feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~79_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~47_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1256_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~143_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1257_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1258_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1261_combout\ : std_logic;
SIGNAL \regFile|DU_mem|readData[9]~72_combout\ : std_logic;
SIGNAL \displ|Mux28~0_combout\ : std_logic;
SIGNAL \displ|Mux28~1_combout\ : std_logic;
SIGNAL \displ|Mux66~0_combout\ : std_logic;
SIGNAL \displ|Mux65~0_combout\ : std_logic;
SIGNAL \displ|Mux64~0_combout\ : std_logic;
SIGNAL \displ|Mux63~0_combout\ : std_logic;
SIGNAL \displ|Mux62~0_combout\ : std_logic;
SIGNAL \displ|Mux61~0_combout\ : std_logic;
SIGNAL \displ|Mux60~0_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~211feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~211_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~275_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~179_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~243feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~243_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1334_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1335_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~115feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~115_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~147_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~83feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~83_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~51_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1336_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1337_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1338_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~371_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~403_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~339feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~339_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~307_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1332_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1333_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~531_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~467_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~435_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~499feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~499_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1339_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1340_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1341_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~755feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~755_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~883feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~883_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~627_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1322_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1011_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1323_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~659_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~787feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~787_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1329_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1043_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~915feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~915_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1330_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~595_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~723feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~723_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1324_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~979_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~851feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~851_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1325_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~691feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~691_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~563_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~819feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~819_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1326_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~947_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1327_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1328_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1331_combout\ : std_logic;
SIGNAL \regFile|DU_mem|readData[13]~76_combout\ : std_logic;
SIGNAL \intMem|Mux35~3_combout\ : std_logic;
SIGNAL \intMem|Mux35~6_combout\ : std_logic;
SIGNAL \pcUp|s_pc[11]~49\ : std_logic;
SIGNAL \pcUp|s_pc[12]~50_combout\ : std_logic;
SIGNAL \pcUp|s_pc[12]~51\ : std_logic;
SIGNAL \pcUp|s_pc[13]~52_combout\ : std_logic;
SIGNAL \displ|Mux24~0_combout\ : std_logic;
SIGNAL \displ|Mux24~1_combout\ : std_logic;
SIGNAL \pcUp|s_pc[13]~53\ : std_logic;
SIGNAL \pcUp|s_pc[14]~54_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~852feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~852_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~596_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1342_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~980_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~724feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~724_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1343_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~788feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~788_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1044_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~916feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~916_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~660_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1349_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1350_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~820feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~820_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~564_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~692feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~692_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1346_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~948_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1347_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~756feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~756_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~628_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1344_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1012_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~884feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~884_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1345_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1348_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1351_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~244_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~276_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~180_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~212feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~212_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1352_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1353_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~84feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~84_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~148_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~116feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~116_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~52_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1356_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1357_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~372feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~372_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~308_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1354_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~404_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~340feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~340_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1355_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1358_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~532_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~500_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~436_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~468feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~468_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1359_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1360_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1361_combout\ : std_logic;
SIGNAL \regFile|DU_mem|readData[14]~77_combout\ : std_logic;
SIGNAL \displ|Mux23~0_combout\ : std_logic;
SIGNAL \intMem|Mux34~3_combout\ : std_logic;
SIGNAL \intMem|Mux34~6_combout\ : std_logic;
SIGNAL \displ|Mux23~1_combout\ : std_logic;
SIGNAL \intMem|Mux36~3_combout\ : std_logic;
SIGNAL \intMem|Mux36~6_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~370feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~370_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~306_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1314_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~402_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~338feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~338_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1315_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~82feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~82_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~50_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~114feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~114_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1316_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~146_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1317_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1318_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~530_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~498_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~434_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~466feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~466_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1319_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1320_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~242feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~242_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~274_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~178_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~210feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~210_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1312_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1313_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1321_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~594_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~850feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~850_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1302_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~978_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~722feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~722_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1303_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~786feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~786_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1042_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~658_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~914feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~914_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1309_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1310_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~818feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~818_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~946_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~562_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~690feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~690_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1306_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1307_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~882feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~882_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1010_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~754feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~754_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~626_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1304_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1305_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1308_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1311_combout\ : std_logic;
SIGNAL \regFile|DU_mem|readData[12]~75_combout\ : std_logic;
SIGNAL \displ|Mux25~0_combout\ : std_logic;
SIGNAL \displ|Mux25~1_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~533_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~469_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~501feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~501_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~437_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1379_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1380_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~85feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~85_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~53_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1376_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~149_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~117feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~117_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1377_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~181_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~245feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~245_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1374_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~277_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~213feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~213_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1375_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1378_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~373feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~373_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~341feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~341_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~309_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1372_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~405_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1373_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1381_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~565_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~821feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~821_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1366_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~949_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~693feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~693_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1367_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~853feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~853_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~981_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~597_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~725feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~725_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1364_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1365_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1368_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~917feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~917_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1045_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~661_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~789feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~789_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1369_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1370_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~757feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~757_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1013_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~885feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~885_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~629_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1362_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1363_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1371_combout\ : std_logic;
SIGNAL \regFile|DU_mem|readData[15]~78_combout\ : std_logic;
SIGNAL \pcUp|s_pc[14]~55\ : std_logic;
SIGNAL \pcUp|s_pc[15]~56_combout\ : std_logic;
SIGNAL \displ|Mux22~0_combout\ : std_logic;
SIGNAL \displ|Mux22~1_combout\ : std_logic;
SIGNAL \displ|Mux73~0_combout\ : std_logic;
SIGNAL \displ|Mux72~0_combout\ : std_logic;
SIGNAL \displ|Mux71~0_combout\ : std_logic;
SIGNAL \displ|Mux70~0_combout\ : std_logic;
SIGNAL \displ|Mux69~0_combout\ : std_logic;
SIGNAL \displ|Mux68~0_combout\ : std_logic;
SIGNAL \displ|Mux67~0_combout\ : std_logic;
SIGNAL \SW[2]~input_o\ : std_logic;
SIGNAL \displ|Decoder0~0_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~887feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~887_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~631_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1402_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1015_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~759feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~759_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1403_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~919feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~919_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1047_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~663_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~791feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~791_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1409_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1410_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~727feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~727_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~599_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1404_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~983_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~855feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~855_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1405_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~823feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~823_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~567_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1406_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~951_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~695feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~695_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1407_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1408_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1411_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~535_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~471_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~503feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~503_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~439_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1419_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1420_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~343feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~343_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~311_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1412_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~375feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~375_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~407_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1413_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~87feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~87_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~55_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1416_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~119feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~119_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~151_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1417_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~183_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~247feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~247_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1414_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~279_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~215feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~215_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1415_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1418_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1421_combout\ : std_logic;
SIGNAL \regFile|DU_mem|readData[17]~80_combout\ : std_logic;
SIGNAL \pcUp|s_pc[15]~57\ : std_logic;
SIGNAL \pcUp|s_pc[16]~58_combout\ : std_logic;
SIGNAL \pcUp|s_pc[16]~59\ : std_logic;
SIGNAL \pcUp|s_pc[17]~60_combout\ : std_logic;
SIGNAL \displ|Mux20~0_combout\ : std_logic;
SIGNAL \displ|Mux20~1_combout\ : std_logic;
SIGNAL \intMem|Mux26~6_combout\ : std_logic;
SIGNAL \intMem|Mux32~0_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~86feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~86_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~150_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~118feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~118_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~54_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1396_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1397_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~374feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~374_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~310_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1394_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~406_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~342feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~342_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1395_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1398_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~470feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~470_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~438_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1399_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~502_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~534_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1400_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~246_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~278_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~182_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~214feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~214_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1392_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1393_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1401_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~822feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~822_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~566_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~694feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~694_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1386_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~950_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1387_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~886feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~886_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1014_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~630_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~758feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~758_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1384_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1385_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1388_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~790feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~790_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1046_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~662_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~918feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~918_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1389_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1390_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~726feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~726_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~982_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~854feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~854_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~598_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1382_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1383_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1391_combout\ : std_logic;
SIGNAL \regFile|DU_mem|readData[16]~79_combout\ : std_logic;
SIGNAL \displ|Mux21~0_combout\ : std_logic;
SIGNAL \displ|Mux21~1_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~921feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~921_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1049_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~665_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~793feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~793_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1449_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1450_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~633_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~889feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~889_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1442_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~761feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~761_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1017_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1443_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~697feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~697_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~953_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~569_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~825feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~825_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1446_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1447_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~857feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~857_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~985_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~601_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~729feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~729_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1444_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1445_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1448_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1451_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~345feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~345_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~313_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1452_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~409_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~377feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~377_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1453_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~505feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~505_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~441_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1459_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~473_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~537_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1460_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~121feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~121_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~153_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~89feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~89_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~57_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1456_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1457_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~249feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~249_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~185_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1454_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~281_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~217feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~217_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1455_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1458_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1461_combout\ : std_logic;
SIGNAL \regFile|DU_mem|readData[19]~82_combout\ : std_logic;
SIGNAL \pcUp|s_pc[17]~61\ : std_logic;
SIGNAL \pcUp|s_pc[18]~62_combout\ : std_logic;
SIGNAL \pcUp|s_pc[18]~63\ : std_logic;
SIGNAL \pcUp|s_pc[19]~64_combout\ : std_logic;
SIGNAL \intMem|Mux27~0_combout\ : std_logic;
SIGNAL \displ|Mux18~0_combout\ : std_logic;
SIGNAL \displ|Mux18~1_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~184_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~216feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~216_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1432_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~280_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~248_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1433_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~472feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~472_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~440_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1439_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~504_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~536_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1440_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~120feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~120_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~56_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1436_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~152_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~88feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~88_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1437_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~344feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~344_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~408_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~376feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~376_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~312_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1434_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1435_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1438_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1441_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~664_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~920feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~920_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1429_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~792feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~792_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1048_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1430_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~728feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~728_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~984_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~856feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~856_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~600_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1422_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1423_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~888feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~888_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~632_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~760feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~760_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1424_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1016_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1425_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~824feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~824_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~568_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~696feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~696_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1426_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~952_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1427_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1428_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1431_combout\ : std_logic;
SIGNAL \regFile|DU_mem|readData[18]~81_combout\ : std_logic;
SIGNAL \displ|Mux19~0_combout\ : std_logic;
SIGNAL \intMem|Mux28~1_combout\ : std_logic;
SIGNAL \displ|Mux19~1_combout\ : std_logic;
SIGNAL \displ|Mux80~0_combout\ : std_logic;
SIGNAL \displ|Mux42~0_combout\ : std_logic;
SIGNAL \displ|Mux42~1_combout\ : std_logic;
SIGNAL \displ|Mux43~0_combout\ : std_logic;
SIGNAL \displ|Mux43~1_combout\ : std_logic;
SIGNAL \displ|Mux45~0_combout\ : std_logic;
SIGNAL \displ|Mux44~0_combout\ : std_logic;
SIGNAL \displ|Mux122~0_combout\ : std_logic;
SIGNAL \displ|disp4[0]~0_combout\ : std_logic;
SIGNAL \displ|Mux121~0_combout\ : std_logic;
SIGNAL \displ|Mux79~0_combout\ : std_logic;
SIGNAL \displ|disp4[1]~1_combout\ : std_logic;
SIGNAL \displ|Mux120~0_combout\ : std_logic;
SIGNAL \displ|Mux78~0_combout\ : std_logic;
SIGNAL \displ|disp4[2]~2_combout\ : std_logic;
SIGNAL \displ|Mux119~0_combout\ : std_logic;
SIGNAL \displ|Mux77~0_combout\ : std_logic;
SIGNAL \displ|disp4[3]~3_combout\ : std_logic;
SIGNAL \displ|Mux118~0_combout\ : std_logic;
SIGNAL \displ|Mux76~0_combout\ : std_logic;
SIGNAL \displ|disp4[4]~4_combout\ : std_logic;
SIGNAL \displ|Mux117~0_combout\ : std_logic;
SIGNAL \displ|Mux75~0_combout\ : std_logic;
SIGNAL \displ|disp4[5]~5_combout\ : std_logic;
SIGNAL \displ|Mux74~0_combout\ : std_logic;
SIGNAL \displ|Mux116~0_combout\ : std_logic;
SIGNAL \displ|disp4[6]~6_combout\ : std_logic;
SIGNAL \displ|Mux41~0_combout\ : std_logic;
SIGNAL \displ|Mux41~1_combout\ : std_logic;
SIGNAL \displ|Mux115~0_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~221feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~221_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~189_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~253feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~253_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1534_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~285_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1535_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~125feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~125_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~157_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~61_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~93feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~93_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1536_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1537_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1538_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~509_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~445_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1539_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~477_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~541_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1540_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~381feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~381_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~413_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~349feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~349_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~317_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1532_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1533_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1541_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~669_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~797feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~797_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1529_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1053_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~925feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~925_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1530_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~573_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~829feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~829_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1526_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~957_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~701feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~701_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1527_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~605_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~733feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~733_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1524_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~861feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~861_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~989_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1525_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1528_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~893feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~893_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~637_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1522_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~765feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~765_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1021_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1523_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1531_combout\ : std_logic;
SIGNAL \regFile|DU_mem|readData[23]~86_combout\ : std_logic;
SIGNAL \pcUp|s_pc[19]~65\ : std_logic;
SIGNAL \pcUp|s_pc[20]~66_combout\ : std_logic;
SIGNAL \pcUp|s_pc[20]~67\ : std_logic;
SIGNAL \pcUp|s_pc[21]~68_combout\ : std_logic;
SIGNAL \pcUp|s_pc[21]~69\ : std_logic;
SIGNAL \pcUp|s_pc[22]~70_combout\ : std_logic;
SIGNAL \pcUp|s_pc[22]~71\ : std_logic;
SIGNAL \pcUp|s_pc[23]~72_combout\ : std_logic;
SIGNAL \intMem|Mux29~1_combout\ : std_logic;
SIGNAL \displ|Mux14~0_combout\ : std_logic;
SIGNAL \displ|Mux14~1_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~250feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~250_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~282_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~186_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~218feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~218_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1472_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1473_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~474feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~474_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~442_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1479_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~506_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~538_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1480_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~378feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~378_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~314_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1474_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~410_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~346feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~346_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1475_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~90feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~90_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~154_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~122feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~122_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~58_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1476_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1477_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1478_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1481_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~602_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~858feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~858_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1462_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~986_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~730feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~730_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1463_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~698feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~698_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~570_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1466_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~826feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~826_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~954_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1467_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~890feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~890_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~762feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~762_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~634_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1464_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1018_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1465_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1468_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~794feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~794_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1050_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~666_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~922feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~922_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1469_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1470_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1471_combout\ : std_logic;
SIGNAL \regFile|DU_mem|readData[20]~83_combout\ : std_logic;
SIGNAL \displ|Mux17~0_combout\ : std_logic;
SIGNAL \alu|Mux11~8_combout\ : std_logic;
SIGNAL \displ|Mux17~1_combout\ : std_logic;
SIGNAL \intMem|Mux26~8_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~668_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~924feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~924_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1509_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1052_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~796feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~796_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1510_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~860feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~860_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~604_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1502_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~988_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~732feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~732_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1503_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~892feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~892_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1020_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~636_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~764feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~764_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1504_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1505_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~828feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~828_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~572_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~700feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~700_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1506_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~956_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1507_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1508_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1511_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~540_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~508_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~476feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~476_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~444_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1519_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1520_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~252feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~252_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~284_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~188_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~220feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~220_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1512_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1513_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~380feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~380_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~316_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1514_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~412_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~348feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~348_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1515_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~60_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~124_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1516_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~156_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~92feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~92_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1517_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1518_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1521_combout\ : std_logic;
SIGNAL \regFile|DU_mem|readData[22]~85_combout\ : std_logic;
SIGNAL \displ|Mux15~0_combout\ : std_logic;
SIGNAL \displ|Mux15~1_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~91feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~91_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~59_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1496_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~155_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~123feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~123_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1497_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~187_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~251feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~251_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1494_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~283_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~219feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~219_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1495_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1498_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~379feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~379_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~347feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~347_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~315_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1492_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~411_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1493_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~507feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~507_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~443_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1499_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~475_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~539_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1500_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1501_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~603_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~731feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~731_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1484_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~987_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~859feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~859_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1485_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~571_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~827feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~827_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1486_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~955_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~699feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~699_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1487_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1488_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~891feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~891_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~635_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1482_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1019_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~763feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~763_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1483_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~923feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~923_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1051_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~667_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~795feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~795_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1489_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1490_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1491_combout\ : std_logic;
SIGNAL \regFile|DU_mem|readData[21]~84_combout\ : std_logic;
SIGNAL \displ|Mux16~0_combout\ : std_logic;
SIGNAL \displ|Mux16~1_combout\ : std_logic;
SIGNAL \displ|Mux87~0_combout\ : std_logic;
SIGNAL \displ|disp5[0]~0_combout\ : std_logic;
SIGNAL \displ|Mux114~0_combout\ : std_logic;
SIGNAL \displ|Mux86~0_combout\ : std_logic;
SIGNAL \displ|disp5[1]~1_combout\ : std_logic;
SIGNAL \displ|Mux85~0_combout\ : std_logic;
SIGNAL \displ|Mux113~0_combout\ : std_logic;
SIGNAL \displ|disp5[2]~2_combout\ : std_logic;
SIGNAL \displ|Mux84~0_combout\ : std_logic;
SIGNAL \displ|Mux112~0_combout\ : std_logic;
SIGNAL \displ|disp5[3]~3_combout\ : std_logic;
SIGNAL \displ|Mux111~0_combout\ : std_logic;
SIGNAL \displ|Mux83~0_combout\ : std_logic;
SIGNAL \displ|disp5[4]~4_combout\ : std_logic;
SIGNAL \displ|Mux110~0_combout\ : std_logic;
SIGNAL \displ|Mux82~0_combout\ : std_logic;
SIGNAL \displ|disp5[5]~5_combout\ : std_logic;
SIGNAL \displ|Mux109~0_combout\ : std_logic;
SIGNAL \displ|Mux81~0_combout\ : std_logic;
SIGNAL \displ|disp5[6]~6_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~798feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~798_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~670_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~926feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~926_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1549_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1054_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1550_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~734feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~734_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~606_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~862_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1542_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~990_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1543_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~766feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~766_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~638_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1544_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~894feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~894_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1022_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1545_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~574_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~702feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~702_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1546_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~958_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~830feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~830_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1547_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1548_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1551_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~190_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~222feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~222_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1552_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~254feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~254_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~286_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1553_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~478feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~478_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~446_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1559_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~510_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~542feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~542_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1560_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~350feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~350_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~414_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~382feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~382_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~318_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1554_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1555_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~126feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~126_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~62_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1556_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~158_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~94feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~94_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1557_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1558_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1561_combout\ : std_logic;
SIGNAL \regFile|DU_mem|readData[24]~87_combout\ : std_logic;
SIGNAL \pcUp|s_pc[23]~73\ : std_logic;
SIGNAL \pcUp|s_pc[24]~74_combout\ : std_logic;
SIGNAL \displ|Mux13~0_combout\ : std_logic;
SIGNAL \displ|Mux13~1_combout\ : std_logic;
SIGNAL \alu|Mux5~7_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~192_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~224feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~224_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1592_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~288_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~256feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~256_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1593_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~96feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~96_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~160_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~64_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~128feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~128_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1596_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1597_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~384feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~384_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~320_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1594_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~416_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~352feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~352_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1595_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1598_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~544feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~544_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~512_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~448_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~480feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~480_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1599_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1600_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1601_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~704feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~704_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~576_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1586_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~832feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~832_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~960_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1587_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~896feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~896_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1024_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~768feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~768_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~640_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1584_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1585_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1588_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~736feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~736_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~992_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~864feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~864_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~608_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1582_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1583_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~928feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~928_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~672_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1589_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1056_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~800feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~800_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1590_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1591_combout\ : std_logic;
SIGNAL \regFile|DU_mem|readData[26]~89_combout\ : std_logic;
SIGNAL \pcUp|s_pc[24]~75\ : std_logic;
SIGNAL \pcUp|s_pc[25]~76_combout\ : std_logic;
SIGNAL \pcUp|s_pc[25]~77\ : std_logic;
SIGNAL \pcUp|s_pc[26]~78_combout\ : std_logic;
SIGNAL \displ|Mux11~0_combout\ : std_logic;
SIGNAL \displ|Mux11~1_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~383feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~383_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~351feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~351_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~319_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1572_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~415_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1573_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~127feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~127_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~159_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~95feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~95_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~63_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1576_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1577_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~223feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~223_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~191_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~255_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1574_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~287_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1575_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1578_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~543_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~511_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~447_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1579_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~479_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1580_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1581_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~767feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~767_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1023_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~895feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~895_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~639_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1562_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1563_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~703feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~703_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~575_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~831feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~831_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1566_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~959_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1567_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~607_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~735feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~735_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1564_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~863feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~863_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~991_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1565_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1568_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~927feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~927_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1055_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~799feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~799_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~671_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1569_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1570_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1571_combout\ : std_logic;
SIGNAL \regFile|DU_mem|readData[25]~88_combout\ : std_logic;
SIGNAL \displ|Mux12~0_combout\ : std_logic;
SIGNAL \displ|Mux12~1_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~225feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~225_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~289_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~257_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~193_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1614_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1615_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~65_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~97feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~97_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1616_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~129feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~129_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~161_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1617_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1618_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~449_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~513feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~513_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1619_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~481_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~545_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1620_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~353feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~353_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~321_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1612_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~385feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~385_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~417_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1613_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1621_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~769feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~769_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~897feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~897_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~641_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1602_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1025_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1603_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~865feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~865_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~993_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~737feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~737_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~609_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1604_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1605_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~705feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~705_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~961_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~577_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~833feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~833_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1606_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1607_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1608_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~929feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~929_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1057_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~801feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~801_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~673_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1609_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1610_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1611_combout\ : std_logic;
SIGNAL \regFile|DU_mem|readData[27]~90_combout\ : std_logic;
SIGNAL \pcUp|s_pc[26]~79\ : std_logic;
SIGNAL \pcUp|s_pc[27]~80_combout\ : std_logic;
SIGNAL \displ|Mux10~0_combout\ : std_logic;
SIGNAL \displ|Mux10~1_combout\ : std_logic;
SIGNAL \displ|Mux94~0_combout\ : std_logic;
SIGNAL \displ|disp6[0]~0_combout\ : std_logic;
SIGNAL \displ|Mux93~0_combout\ : std_logic;
SIGNAL \displ|disp6[1]~1_combout\ : std_logic;
SIGNAL \displ|Mux92~0_combout\ : std_logic;
SIGNAL \displ|disp6[2]~2_combout\ : std_logic;
SIGNAL \displ|Mux91~0_combout\ : std_logic;
SIGNAL \displ|disp6[3]~3_combout\ : std_logic;
SIGNAL \displ|Mux90~0_combout\ : std_logic;
SIGNAL \displ|disp6[4]~4_combout\ : std_logic;
SIGNAL \displ|Mux89~0_combout\ : std_logic;
SIGNAL \displ|disp6[5]~5_combout\ : std_logic;
SIGNAL \displ|Mux88~0_combout\ : std_logic;
SIGNAL \displ|disp6[6]~6_combout\ : std_logic;
SIGNAL \pcUp|s_pc[27]~81\ : std_logic;
SIGNAL \pcUp|s_pc[28]~82_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~386_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~322_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1634_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~418_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~354feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~354_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1635_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~98feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~98_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~162_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~130feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~130_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~66_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1636_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1637_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1638_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~226feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~226_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~194_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1632_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~258feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~258_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~290_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1633_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~546_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~514_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~450_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~482feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~482_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1639_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1640_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1641_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~898feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~898_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1026_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~770feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~770_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~642_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1624_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1625_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~578_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~706feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~706_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1626_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~834feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~834_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~962_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1627_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1628_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~866feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~866_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~610_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1622_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~994_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~738feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~738_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1623_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~802feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~802_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1058_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~930feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~930_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~674_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1629_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1630_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1631_combout\ : std_logic;
SIGNAL \regFile|DU_mem|readData[28]~91_combout\ : std_logic;
SIGNAL \displ|Mux9~0_combout\ : std_logic;
SIGNAL \alu|Mux3~7_combout\ : std_logic;
SIGNAL \displ|Mux9~1_combout\ : std_logic;
SIGNAL \alu|Mux1~8_combout\ : std_logic;
SIGNAL \pcUp|s_pc[28]~83\ : std_logic;
SIGNAL \pcUp|s_pc[29]~84_combout\ : std_logic;
SIGNAL \pcUp|s_pc[29]~85\ : std_logic;
SIGNAL \pcUp|s_pc[30]~86_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~388feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~388_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~324_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1674_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~420_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~356feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~356_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1675_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~132feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~132_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~68_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1676_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~164_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~100feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~100_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1677_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1678_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~452_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~484_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1679_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~548_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~516_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1680_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~260feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~260_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~196_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~228feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~228_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1672_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~292_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1673_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1681_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~676_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~932feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~932_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1669_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1060_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~804feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~804_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1670_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~996feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~996_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~740feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~740_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~612_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~868feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~868_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1662_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1663_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~836feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~836_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~580_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~708feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~708_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1666_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~964_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1667_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~900feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~900_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1028_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~772feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~772_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~644_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1664_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1665_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1668_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1671_combout\ : std_logic;
SIGNAL \regFile|DU_mem|readData[30]~93_combout\ : std_logic;
SIGNAL \displ|Mux7~0_combout\ : std_logic;
SIGNAL \displ|Mux7~1_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~773feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~773_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1029_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~645_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~901feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~901_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1682_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1683_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~677_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~805feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~805_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1689_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1061_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~933feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~933_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1690_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~741feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~741_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~613_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1684_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~997_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~869feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~869_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1685_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~581_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~837feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~837_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1686_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~709feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~709_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~965_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1687_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1688_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1691_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~549feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~549_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~485_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~453_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~517feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~517_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1699_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1700_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~69_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~101feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~101_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1696_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~133feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~133_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~165_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1697_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~261_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~197_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1694_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~293_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~229feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~229_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1695_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1698_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~389feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~389_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~421_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~357feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~357_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~325_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1692_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1693_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1701_combout\ : std_logic;
SIGNAL \regFile|DU_mem|readData[31]~94_combout\ : std_logic;
SIGNAL \pcUp|s_pc[30]~87\ : std_logic;
SIGNAL \pcUp|s_pc[31]~88_combout\ : std_logic;
SIGNAL \displ|Mux6~0_combout\ : std_logic;
SIGNAL \displ|Mux6~1_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~931feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~931_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1059_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~803feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~803_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~675_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1649_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1650_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~611_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~739feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~739_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1644_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~867feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~867_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~995_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1645_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~579_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~835feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~835_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1646_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~707feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~707_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~963_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1647_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1648_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~771feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~771_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~899feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~899_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~643_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1642_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1027_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1643_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1651_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~515feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~515_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~451_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1659_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~483_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~547_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1660_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~387feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~387_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~419_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~355feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~355_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~323_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1652_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1653_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~227feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~227_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~259feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~259_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~195_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1654_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~291_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1655_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~99feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~99_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~67_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1656_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~163_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~131feeder_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~131_q\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1657_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1658_combout\ : std_logic;
SIGNAL \regFile|DU_mem|s_memory~1661_combout\ : std_logic;
SIGNAL \regFile|DU_mem|readData[29]~92_combout\ : std_logic;
SIGNAL \intMem|Mux26~7_combout\ : std_logic;
SIGNAL \displ|Mux8~0_combout\ : std_logic;
SIGNAL \displ|Mux8~1_combout\ : std_logic;
SIGNAL \displ|Mux101~0_combout\ : std_logic;
SIGNAL \displ|disp7[0]~0_combout\ : std_logic;
SIGNAL \displ|Mux100~0_combout\ : std_logic;
SIGNAL \displ|disp7[1]~1_combout\ : std_logic;
SIGNAL \displ|Mux99~0_combout\ : std_logic;
SIGNAL \displ|disp7[2]~2_combout\ : std_logic;
SIGNAL \displ|Mux98~0_combout\ : std_logic;
SIGNAL \displ|disp7[3]~3_combout\ : std_logic;
SIGNAL \displ|Mux97~0_combout\ : std_logic;
SIGNAL \displ|disp7[4]~4_combout\ : std_logic;
SIGNAL \displ|Mux96~0_combout\ : std_logic;
SIGNAL \displ|disp7[5]~5_combout\ : std_logic;
SIGNAL \displ|Mux95~0_combout\ : std_logic;
SIGNAL \displ|disp7[6]~6_combout\ : std_logic;
SIGNAL \displ|s_count\ : std_logic_vector(30 DOWNTO 0);
SIGNAL \pcUp|s_pc\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \displ|s_repeatCount\ : std_logic_vector(30 DOWNTO 0);
SIGNAL \debnc|s_debounceCnt\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \displ|ALT_INV_Mux67~0_combout\ : std_logic;
SIGNAL \displ|ALT_INV_Mux46~0_combout\ : std_logic;
SIGNAL \displ|ALT_INV_Mux53~0_combout\ : std_logic;
SIGNAL \displ|ALT_INV_Mux60~0_combout\ : std_logic;
SIGNAL \displ|ALT_INV_disp7[6]~6_combout\ : std_logic;
SIGNAL \debnc|ALT_INV_s_dirtyIn~q\ : std_logic;
SIGNAL \ALT_INV_KEY[1]~input_o\ : std_logic;

BEGIN

\global.bp.work.DisplayUnit_pkg.DU_DMdata_31__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_31__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_30__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_30__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_29__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_29__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_28__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_28__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_27__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_27__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_26__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_26__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_25__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_25__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_24__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_24__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_23__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_23__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_22__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_22__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_21__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_21__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_20__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_20__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_19__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_19__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_18__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_18__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_17__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_17__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_16__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_16__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_15__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_15__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_14__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_14__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_13__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_13__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_12__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_12__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_11__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_11__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_10__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_10__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_9__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_9__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_8__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_8__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_7__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_7__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_6__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_6__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_5__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_5__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_4__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_4__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_3__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_3__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_2__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_2__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_1__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_1__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMdata_0__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_0__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFaddr_4__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFaddr_4__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFaddr_3__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFaddr_3__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFaddr_2__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFaddr_2__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFaddr_1__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFaddr_1__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFaddr_0__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFaddr_0__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_31__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_31__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_30__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_30__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_29__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_29__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_28__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_28__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_27__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_27__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_26__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_26__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_25__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_25__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_24__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_24__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_23__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_23__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_22__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_22__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_21__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_21__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_20__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_20__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_19__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_19__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_18__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_18__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_17__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_17__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_16__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_16__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_15__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_15__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_14__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_14__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_13__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_13__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_12__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_12__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_11__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_11__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_10__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_10__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_9__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_9__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_8__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_8__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_7__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_7__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_6__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_6__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_5__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_5__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_4__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_4__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_3__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_3__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_2__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_2__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_1__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_1__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_RFdata_0__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_0__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMaddr_5__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMaddr_5__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMaddr_5__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMaddr_5__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMaddr_4__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMaddr_4__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMaddr_4__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMaddr_4__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMaddr_3__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMaddr_3__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMaddr_3__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMaddr_3__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMaddr_2__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMaddr_2__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMaddr_2__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMaddr_2__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMaddr_1__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMaddr_1__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMaddr_1__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMaddr_1__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_DMaddr_0__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_DMaddr_0__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMaddr_0__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMaddr_0__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_31__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_31__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_31__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_31__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_30__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_30__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_30__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_30__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_29__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_29__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_29__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_29__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_28__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_28__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_28__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_28__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_27__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_27__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_27__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_27__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_26__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_26__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_26__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_26__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_25__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_25__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_25__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_25__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_24__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_24__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_24__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_24__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_23__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_23__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_23__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_23__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_22__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_22__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_22__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_22__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_21__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_21__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_21__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_21__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_20__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_20__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_20__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_20__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_19__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_19__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_19__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_19__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_18__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_18__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_18__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_18__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_17__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_17__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_17__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_17__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_16__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_16__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_16__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_16__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_15__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_15__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_15__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_15__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_14__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_14__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_14__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_14__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_13__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_13__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_13__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_13__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_12__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_12__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_12__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_12__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_11__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_11__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_11__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_11__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_10__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_10__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_10__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_10__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_9__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_9__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_9__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_9__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_8__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_8__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_8__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_8__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_7__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_7__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_7__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_7__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_6__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_6__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_6__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_6__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_5__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_5__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_5__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_5__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_4__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_4__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_4__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_4__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_3__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_3__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_3__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_3__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_2__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_2__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_2__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_2__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_1__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_1__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_1__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_1__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_IMdata_0__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_0__gl_output\;
\global.bp.work.DisplayUnit_pkg.DU_PC_0__gl_output\ <= \ww_global.bp.work.DisplayUnit_pkg.DU_PC_0__gl_output\;
ww_CLOCK_50 <= CLOCK_50;
ww_SW <= SW;
ww_KEY <= KEY;
HEX0 <= ww_HEX0;
HEX1 <= ww_HEX1;
HEX2 <= ww_HEX2;
HEX3 <= ww_HEX3;
HEX4 <= ww_HEX4;
HEX5 <= ww_HEX5;
HEX6 <= ww_HEX6;
HEX7 <= ww_HEX7;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\CLOCK_50~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \CLOCK_50~input_o\);

\debnc|s_pulsedOut~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \debnc|s_pulsedOut~q\);
\displ|ALT_INV_Mux67~0_combout\ <= NOT \displ|Mux67~0_combout\;
\displ|ALT_INV_Mux46~0_combout\ <= NOT \displ|Mux46~0_combout\;
\displ|ALT_INV_Mux53~0_combout\ <= NOT \displ|Mux53~0_combout\;
\displ|ALT_INV_Mux60~0_combout\ <= NOT \displ|Mux60~0_combout\;
\displ|ALT_INV_disp7[6]~6_combout\ <= NOT \displ|disp7[6]~6_combout\;
\debnc|ALT_INV_s_dirtyIn~q\ <= NOT \debnc|s_dirtyIn~q\;
\ALT_INV_KEY[1]~input_o\ <= NOT \KEY[1]~input_o\;

-- Location: IOOBUF_X69_Y73_N23
\HEX0[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|Mux52~0_combout\,
	devoe => ww_devoe,
	o => \HEX0[0]~output_o\);

-- Location: IOOBUF_X107_Y73_N23
\HEX0[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|Mux51~0_combout\,
	devoe => ww_devoe,
	o => \HEX0[1]~output_o\);

-- Location: IOOBUF_X67_Y73_N23
\HEX0[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|Mux50~0_combout\,
	devoe => ww_devoe,
	o => \HEX0[2]~output_o\);

-- Location: IOOBUF_X115_Y50_N2
\HEX0[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|Mux49~0_combout\,
	devoe => ww_devoe,
	o => \HEX0[3]~output_o\);

-- Location: IOOBUF_X115_Y54_N16
\HEX0[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|Mux48~0_combout\,
	devoe => ww_devoe,
	o => \HEX0[4]~output_o\);

-- Location: IOOBUF_X115_Y67_N16
\HEX0[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|Mux47~0_combout\,
	devoe => ww_devoe,
	o => \HEX0[5]~output_o\);

-- Location: IOOBUF_X115_Y69_N2
\HEX0[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|ALT_INV_Mux46~0_combout\,
	devoe => ww_devoe,
	o => \HEX0[6]~output_o\);

-- Location: IOOBUF_X115_Y41_N2
\HEX1[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|Mux59~0_combout\,
	devoe => ww_devoe,
	o => \HEX1[0]~output_o\);

-- Location: IOOBUF_X115_Y30_N9
\HEX1[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|Mux58~0_combout\,
	devoe => ww_devoe,
	o => \HEX1[1]~output_o\);

-- Location: IOOBUF_X115_Y25_N23
\HEX1[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|Mux57~0_combout\,
	devoe => ww_devoe,
	o => \HEX1[2]~output_o\);

-- Location: IOOBUF_X115_Y30_N2
\HEX1[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|Mux56~0_combout\,
	devoe => ww_devoe,
	o => \HEX1[3]~output_o\);

-- Location: IOOBUF_X115_Y20_N9
\HEX1[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|Mux55~0_combout\,
	devoe => ww_devoe,
	o => \HEX1[4]~output_o\);

-- Location: IOOBUF_X115_Y22_N2
\HEX1[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|Mux54~0_combout\,
	devoe => ww_devoe,
	o => \HEX1[5]~output_o\);

-- Location: IOOBUF_X115_Y28_N9
\HEX1[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|ALT_INV_Mux53~0_combout\,
	devoe => ww_devoe,
	o => \HEX1[6]~output_o\);

-- Location: IOOBUF_X115_Y17_N9
\HEX2[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|Mux66~0_combout\,
	devoe => ww_devoe,
	o => \HEX2[0]~output_o\);

-- Location: IOOBUF_X115_Y16_N2
\HEX2[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|Mux65~0_combout\,
	devoe => ww_devoe,
	o => \HEX2[1]~output_o\);

-- Location: IOOBUF_X115_Y19_N9
\HEX2[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|Mux64~0_combout\,
	devoe => ww_devoe,
	o => \HEX2[2]~output_o\);

-- Location: IOOBUF_X115_Y19_N2
\HEX2[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|Mux63~0_combout\,
	devoe => ww_devoe,
	o => \HEX2[3]~output_o\);

-- Location: IOOBUF_X115_Y18_N2
\HEX2[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|Mux62~0_combout\,
	devoe => ww_devoe,
	o => \HEX2[4]~output_o\);

-- Location: IOOBUF_X115_Y20_N2
\HEX2[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|Mux61~0_combout\,
	devoe => ww_devoe,
	o => \HEX2[5]~output_o\);

-- Location: IOOBUF_X115_Y21_N16
\HEX2[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|ALT_INV_Mux60~0_combout\,
	devoe => ww_devoe,
	o => \HEX2[6]~output_o\);

-- Location: IOOBUF_X115_Y25_N16
\HEX3[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|Mux73~0_combout\,
	devoe => ww_devoe,
	o => \HEX3[0]~output_o\);

-- Location: IOOBUF_X115_Y29_N2
\HEX3[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|Mux72~0_combout\,
	devoe => ww_devoe,
	o => \HEX3[1]~output_o\);

-- Location: IOOBUF_X100_Y0_N2
\HEX3[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|Mux71~0_combout\,
	devoe => ww_devoe,
	o => \HEX3[2]~output_o\);

-- Location: IOOBUF_X111_Y0_N2
\HEX3[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|Mux70~0_combout\,
	devoe => ww_devoe,
	o => \HEX3[3]~output_o\);

-- Location: IOOBUF_X105_Y0_N23
\HEX3[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|Mux69~0_combout\,
	devoe => ww_devoe,
	o => \HEX3[4]~output_o\);

-- Location: IOOBUF_X105_Y0_N9
\HEX3[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|Mux68~0_combout\,
	devoe => ww_devoe,
	o => \HEX3[5]~output_o\);

-- Location: IOOBUF_X105_Y0_N2
\HEX3[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|ALT_INV_Mux67~0_combout\,
	devoe => ww_devoe,
	o => \HEX3[6]~output_o\);

-- Location: IOOBUF_X98_Y0_N23
\HEX4[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|disp4[0]~0_combout\,
	devoe => ww_devoe,
	o => \HEX4[0]~output_o\);

-- Location: IOOBUF_X107_Y0_N9
\HEX4[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|disp4[1]~1_combout\,
	devoe => ww_devoe,
	o => \HEX4[1]~output_o\);

-- Location: IOOBUF_X74_Y0_N9
\HEX4[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|disp4[2]~2_combout\,
	devoe => ww_devoe,
	o => \HEX4[2]~output_o\);

-- Location: IOOBUF_X74_Y0_N2
\HEX4[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|disp4[3]~3_combout\,
	devoe => ww_devoe,
	o => \HEX4[3]~output_o\);

-- Location: IOOBUF_X83_Y0_N23
\HEX4[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|disp4[4]~4_combout\,
	devoe => ww_devoe,
	o => \HEX4[4]~output_o\);

-- Location: IOOBUF_X83_Y0_N16
\HEX4[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|disp4[5]~5_combout\,
	devoe => ww_devoe,
	o => \HEX4[5]~output_o\);

-- Location: IOOBUF_X79_Y0_N23
\HEX4[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|disp4[6]~6_combout\,
	devoe => ww_devoe,
	o => \HEX4[6]~output_o\);

-- Location: IOOBUF_X85_Y0_N9
\HEX5[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|disp5[0]~0_combout\,
	devoe => ww_devoe,
	o => \HEX5[0]~output_o\);

-- Location: IOOBUF_X87_Y0_N16
\HEX5[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|disp5[1]~1_combout\,
	devoe => ww_devoe,
	o => \HEX5[1]~output_o\);

-- Location: IOOBUF_X98_Y0_N16
\HEX5[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|disp5[2]~2_combout\,
	devoe => ww_devoe,
	o => \HEX5[2]~output_o\);

-- Location: IOOBUF_X72_Y0_N2
\HEX5[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|disp5[3]~3_combout\,
	devoe => ww_devoe,
	o => \HEX5[3]~output_o\);

-- Location: IOOBUF_X72_Y0_N9
\HEX5[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|disp5[4]~4_combout\,
	devoe => ww_devoe,
	o => \HEX5[4]~output_o\);

-- Location: IOOBUF_X79_Y0_N16
\HEX5[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|disp5[5]~5_combout\,
	devoe => ww_devoe,
	o => \HEX5[5]~output_o\);

-- Location: IOOBUF_X69_Y0_N2
\HEX5[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|disp5[6]~6_combout\,
	devoe => ww_devoe,
	o => \HEX5[6]~output_o\);

-- Location: IOOBUF_X89_Y0_N23
\HEX6[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|disp6[0]~0_combout\,
	devoe => ww_devoe,
	o => \HEX6[0]~output_o\);

-- Location: IOOBUF_X65_Y0_N2
\HEX6[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|disp6[1]~1_combout\,
	devoe => ww_devoe,
	o => \HEX6[1]~output_o\);

-- Location: IOOBUF_X65_Y0_N9
\HEX6[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|disp6[2]~2_combout\,
	devoe => ww_devoe,
	o => \HEX6[2]~output_o\);

-- Location: IOOBUF_X89_Y0_N16
\HEX6[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|disp6[3]~3_combout\,
	devoe => ww_devoe,
	o => \HEX6[3]~output_o\);

-- Location: IOOBUF_X67_Y0_N16
\HEX6[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|disp6[4]~4_combout\,
	devoe => ww_devoe,
	o => \HEX6[4]~output_o\);

-- Location: IOOBUF_X67_Y0_N23
\HEX6[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|disp6[5]~5_combout\,
	devoe => ww_devoe,
	o => \HEX6[5]~output_o\);

-- Location: IOOBUF_X74_Y0_N23
\HEX6[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|disp6[6]~6_combout\,
	devoe => ww_devoe,
	o => \HEX6[6]~output_o\);

-- Location: IOOBUF_X74_Y0_N16
\HEX7[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|disp7[0]~0_combout\,
	devoe => ww_devoe,
	o => \HEX7[0]~output_o\);

-- Location: IOOBUF_X67_Y0_N9
\HEX7[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|disp7[1]~1_combout\,
	devoe => ww_devoe,
	o => \HEX7[1]~output_o\);

-- Location: IOOBUF_X62_Y0_N23
\HEX7[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|disp7[2]~2_combout\,
	devoe => ww_devoe,
	o => \HEX7[2]~output_o\);

-- Location: IOOBUF_X62_Y0_N16
\HEX7[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|disp7[3]~3_combout\,
	devoe => ww_devoe,
	o => \HEX7[3]~output_o\);

-- Location: IOOBUF_X67_Y0_N2
\HEX7[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|disp7[4]~4_combout\,
	devoe => ww_devoe,
	o => \HEX7[4]~output_o\);

-- Location: IOOBUF_X69_Y0_N9
\HEX7[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|disp7[5]~5_combout\,
	devoe => ww_devoe,
	o => \HEX7[5]~output_o\);

-- Location: IOOBUF_X54_Y0_N23
\HEX7[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \displ|ALT_INV_disp7[6]~6_combout\,
	devoe => ww_devoe,
	o => \HEX7[6]~output_o\);

-- Location: IOIBUF_X0_Y36_N15
\CLOCK_50~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50,
	o => \CLOCK_50~input_o\);

-- Location: CLKCTRL_G4
\CLOCK_50~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK_50~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CLOCK_50~inputclkctrl_outclk\);

-- Location: IOIBUF_X115_Y14_N1
\SW[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(1),
	o => \SW[1]~input_o\);

-- Location: IOIBUF_X115_Y17_N1
\SW[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(0),
	o => \SW[0]~input_o\);

-- Location: IOIBUF_X115_Y35_N22
\KEY[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(3),
	o => \KEY[3]~input_o\);

-- Location: IOIBUF_X115_Y42_N15
\KEY[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(2),
	o => \KEY[2]~input_o\);

-- Location: LCCOMB_X98_Y21_N2
\displ|s_count[0]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_count[0]~31_combout\ = \displ|s_count\(0) $ (VCC)
-- \displ|s_count[0]~32\ = CARRY(\displ|s_count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \displ|s_count\(0),
	datad => VCC,
	combout => \displ|s_count[0]~31_combout\,
	cout => \displ|s_count[0]~32\);

-- Location: LCCOMB_X97_Y20_N10
\displ|s_count[28]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_count[28]~33_combout\ = (\KEY[3]~input_o\) # (\displ|Equal1~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[3]~input_o\,
	datad => \displ|Equal1~11_combout\,
	combout => \displ|s_count[28]~33_combout\);

-- Location: FF_X98_Y21_N3
\displ|s_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_count[0]~31_combout\,
	sclr => \displ|s_count[28]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_count\(0));

-- Location: LCCOMB_X98_Y21_N4
\displ|s_count[1]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_count[1]~34_combout\ = (\displ|s_count\(1) & (!\displ|s_count[0]~32\)) # (!\displ|s_count\(1) & ((\displ|s_count[0]~32\) # (GND)))
-- \displ|s_count[1]~35\ = CARRY((!\displ|s_count[0]~32\) # (!\displ|s_count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \displ|s_count\(1),
	datad => VCC,
	cin => \displ|s_count[0]~32\,
	combout => \displ|s_count[1]~34_combout\,
	cout => \displ|s_count[1]~35\);

-- Location: FF_X98_Y21_N5
\displ|s_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_count[1]~34_combout\,
	sclr => \displ|s_count[28]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_count\(1));

-- Location: LCCOMB_X98_Y21_N6
\displ|s_count[2]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_count[2]~36_combout\ = (\displ|s_count\(2) & (\displ|s_count[1]~35\ $ (GND))) # (!\displ|s_count\(2) & (!\displ|s_count[1]~35\ & VCC))
-- \displ|s_count[2]~37\ = CARRY((\displ|s_count\(2) & !\displ|s_count[1]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_count\(2),
	datad => VCC,
	cin => \displ|s_count[1]~35\,
	combout => \displ|s_count[2]~36_combout\,
	cout => \displ|s_count[2]~37\);

-- Location: FF_X98_Y21_N7
\displ|s_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_count[2]~36_combout\,
	sclr => \displ|s_count[28]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_count\(2));

-- Location: LCCOMB_X98_Y21_N8
\displ|s_count[3]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_count[3]~38_combout\ = (\displ|s_count\(3) & (!\displ|s_count[2]~37\)) # (!\displ|s_count\(3) & ((\displ|s_count[2]~37\) # (GND)))
-- \displ|s_count[3]~39\ = CARRY((!\displ|s_count[2]~37\) # (!\displ|s_count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \displ|s_count\(3),
	datad => VCC,
	cin => \displ|s_count[2]~37\,
	combout => \displ|s_count[3]~38_combout\,
	cout => \displ|s_count[3]~39\);

-- Location: FF_X98_Y21_N9
\displ|s_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_count[3]~38_combout\,
	sclr => \displ|s_count[28]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_count\(3));

-- Location: LCCOMB_X98_Y21_N10
\displ|s_count[4]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_count[4]~40_combout\ = (\displ|s_count\(4) & (\displ|s_count[3]~39\ $ (GND))) # (!\displ|s_count\(4) & (!\displ|s_count[3]~39\ & VCC))
-- \displ|s_count[4]~41\ = CARRY((\displ|s_count\(4) & !\displ|s_count[3]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \displ|s_count\(4),
	datad => VCC,
	cin => \displ|s_count[3]~39\,
	combout => \displ|s_count[4]~40_combout\,
	cout => \displ|s_count[4]~41\);

-- Location: FF_X97_Y21_N23
\displ|s_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \displ|s_count[4]~40_combout\,
	sclr => \displ|s_count[28]~33_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_count\(4));

-- Location: LCCOMB_X98_Y21_N12
\displ|s_count[5]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_count[5]~42_combout\ = (\displ|s_count\(5) & (!\displ|s_count[4]~41\)) # (!\displ|s_count\(5) & ((\displ|s_count[4]~41\) # (GND)))
-- \displ|s_count[5]~43\ = CARRY((!\displ|s_count[4]~41\) # (!\displ|s_count\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \displ|s_count\(5),
	datad => VCC,
	cin => \displ|s_count[4]~41\,
	combout => \displ|s_count[5]~42_combout\,
	cout => \displ|s_count[5]~43\);

-- Location: FF_X97_Y21_N29
\displ|s_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \displ|s_count[5]~42_combout\,
	sclr => \displ|s_count[28]~33_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_count\(5));

-- Location: LCCOMB_X98_Y21_N14
\displ|s_count[6]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_count[6]~44_combout\ = (\displ|s_count\(6) & (\displ|s_count[5]~43\ $ (GND))) # (!\displ|s_count\(6) & (!\displ|s_count[5]~43\ & VCC))
-- \displ|s_count[6]~45\ = CARRY((\displ|s_count\(6) & !\displ|s_count[5]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \displ|s_count\(6),
	datad => VCC,
	cin => \displ|s_count[5]~43\,
	combout => \displ|s_count[6]~44_combout\,
	cout => \displ|s_count[6]~45\);

-- Location: FF_X98_Y21_N15
\displ|s_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_count[6]~44_combout\,
	sclr => \displ|s_count[28]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_count\(6));

-- Location: LCCOMB_X98_Y21_N16
\displ|s_count[7]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_count[7]~46_combout\ = (\displ|s_count\(7) & (!\displ|s_count[6]~45\)) # (!\displ|s_count\(7) & ((\displ|s_count[6]~45\) # (GND)))
-- \displ|s_count[7]~47\ = CARRY((!\displ|s_count[6]~45\) # (!\displ|s_count\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_count\(7),
	datad => VCC,
	cin => \displ|s_count[6]~45\,
	combout => \displ|s_count[7]~46_combout\,
	cout => \displ|s_count[7]~47\);

-- Location: FF_X97_Y21_N27
\displ|s_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \displ|s_count[7]~46_combout\,
	sclr => \displ|s_count[28]~33_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_count\(7));

-- Location: LCCOMB_X98_Y21_N18
\displ|s_count[8]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_count[8]~48_combout\ = (\displ|s_count\(8) & (\displ|s_count[7]~47\ $ (GND))) # (!\displ|s_count\(8) & (!\displ|s_count[7]~47\ & VCC))
-- \displ|s_count[8]~49\ = CARRY((\displ|s_count\(8) & !\displ|s_count[7]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \displ|s_count\(8),
	datad => VCC,
	cin => \displ|s_count[7]~47\,
	combout => \displ|s_count[8]~48_combout\,
	cout => \displ|s_count[8]~49\);

-- Location: FF_X97_Y21_N21
\displ|s_count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \displ|s_count[8]~48_combout\,
	sclr => \displ|s_count[28]~33_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_count\(8));

-- Location: LCCOMB_X98_Y21_N20
\displ|s_count[9]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_count[9]~50_combout\ = (\displ|s_count\(9) & (!\displ|s_count[8]~49\)) # (!\displ|s_count\(9) & ((\displ|s_count[8]~49\) # (GND)))
-- \displ|s_count[9]~51\ = CARRY((!\displ|s_count[8]~49\) # (!\displ|s_count\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \displ|s_count\(9),
	datad => VCC,
	cin => \displ|s_count[8]~49\,
	combout => \displ|s_count[9]~50_combout\,
	cout => \displ|s_count[9]~51\);

-- Location: FF_X98_Y21_N21
\displ|s_count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_count[9]~50_combout\,
	sclr => \displ|s_count[28]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_count\(9));

-- Location: LCCOMB_X98_Y21_N22
\displ|s_count[10]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_count[10]~52_combout\ = (\displ|s_count\(10) & (\displ|s_count[9]~51\ $ (GND))) # (!\displ|s_count\(10) & (!\displ|s_count[9]~51\ & VCC))
-- \displ|s_count[10]~53\ = CARRY((\displ|s_count\(10) & !\displ|s_count[9]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_count\(10),
	datad => VCC,
	cin => \displ|s_count[9]~51\,
	combout => \displ|s_count[10]~52_combout\,
	cout => \displ|s_count[10]~53\);

-- Location: FF_X98_Y21_N23
\displ|s_count[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_count[10]~52_combout\,
	sclr => \displ|s_count[28]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_count\(10));

-- Location: LCCOMB_X98_Y21_N24
\displ|s_count[11]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_count[11]~54_combout\ = (\displ|s_count\(11) & (!\displ|s_count[10]~53\)) # (!\displ|s_count\(11) & ((\displ|s_count[10]~53\) # (GND)))
-- \displ|s_count[11]~55\ = CARRY((!\displ|s_count[10]~53\) # (!\displ|s_count\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \displ|s_count\(11),
	datad => VCC,
	cin => \displ|s_count[10]~53\,
	combout => \displ|s_count[11]~54_combout\,
	cout => \displ|s_count[11]~55\);

-- Location: FF_X99_Y20_N21
\displ|s_count[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \displ|s_count[11]~54_combout\,
	sclr => \displ|s_count[28]~33_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_count\(11));

-- Location: LCCOMB_X98_Y21_N26
\displ|s_count[12]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_count[12]~56_combout\ = (\displ|s_count\(12) & (\displ|s_count[11]~55\ $ (GND))) # (!\displ|s_count\(12) & (!\displ|s_count[11]~55\ & VCC))
-- \displ|s_count[12]~57\ = CARRY((\displ|s_count\(12) & !\displ|s_count[11]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_count\(12),
	datad => VCC,
	cin => \displ|s_count[11]~55\,
	combout => \displ|s_count[12]~56_combout\,
	cout => \displ|s_count[12]~57\);

-- Location: FF_X98_Y21_N27
\displ|s_count[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_count[12]~56_combout\,
	sclr => \displ|s_count[28]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_count\(12));

-- Location: LCCOMB_X98_Y21_N28
\displ|s_count[13]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_count[13]~58_combout\ = (\displ|s_count\(13) & (!\displ|s_count[12]~57\)) # (!\displ|s_count\(13) & ((\displ|s_count[12]~57\) # (GND)))
-- \displ|s_count[13]~59\ = CARRY((!\displ|s_count[12]~57\) # (!\displ|s_count\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \displ|s_count\(13),
	datad => VCC,
	cin => \displ|s_count[12]~57\,
	combout => \displ|s_count[13]~58_combout\,
	cout => \displ|s_count[13]~59\);

-- Location: FF_X98_Y21_N29
\displ|s_count[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_count[13]~58_combout\,
	sclr => \displ|s_count[28]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_count\(13));

-- Location: LCCOMB_X98_Y21_N30
\displ|s_count[14]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_count[14]~60_combout\ = (\displ|s_count\(14) & (\displ|s_count[13]~59\ $ (GND))) # (!\displ|s_count\(14) & (!\displ|s_count[13]~59\ & VCC))
-- \displ|s_count[14]~61\ = CARRY((\displ|s_count\(14) & !\displ|s_count[13]~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_count\(14),
	datad => VCC,
	cin => \displ|s_count[13]~59\,
	combout => \displ|s_count[14]~60_combout\,
	cout => \displ|s_count[14]~61\);

-- Location: FF_X98_Y21_N31
\displ|s_count[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_count[14]~60_combout\,
	sclr => \displ|s_count[28]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_count\(14));

-- Location: LCCOMB_X98_Y20_N0
\displ|s_count[15]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_count[15]~62_combout\ = (\displ|s_count\(15) & (!\displ|s_count[14]~61\)) # (!\displ|s_count\(15) & ((\displ|s_count[14]~61\) # (GND)))
-- \displ|s_count[15]~63\ = CARRY((!\displ|s_count[14]~61\) # (!\displ|s_count\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \displ|s_count\(15),
	datad => VCC,
	cin => \displ|s_count[14]~61\,
	combout => \displ|s_count[15]~62_combout\,
	cout => \displ|s_count[15]~63\);

-- Location: FF_X99_Y20_N11
\displ|s_count[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \displ|s_count[15]~62_combout\,
	sclr => \displ|s_count[28]~33_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_count\(15));

-- Location: LCCOMB_X98_Y20_N2
\displ|s_count[16]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_count[16]~64_combout\ = (\displ|s_count\(16) & (\displ|s_count[15]~63\ $ (GND))) # (!\displ|s_count\(16) & (!\displ|s_count[15]~63\ & VCC))
-- \displ|s_count[16]~65\ = CARRY((\displ|s_count\(16) & !\displ|s_count[15]~63\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \displ|s_count\(16),
	datad => VCC,
	cin => \displ|s_count[15]~63\,
	combout => \displ|s_count[16]~64_combout\,
	cout => \displ|s_count[16]~65\);

-- Location: FF_X98_Y20_N3
\displ|s_count[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_count[16]~64_combout\,
	sclr => \displ|s_count[28]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_count\(16));

-- Location: LCCOMB_X98_Y20_N4
\displ|s_count[17]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_count[17]~66_combout\ = (\displ|s_count\(17) & (!\displ|s_count[16]~65\)) # (!\displ|s_count\(17) & ((\displ|s_count[16]~65\) # (GND)))
-- \displ|s_count[17]~67\ = CARRY((!\displ|s_count[16]~65\) # (!\displ|s_count\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \displ|s_count\(17),
	datad => VCC,
	cin => \displ|s_count[16]~65\,
	combout => \displ|s_count[17]~66_combout\,
	cout => \displ|s_count[17]~67\);

-- Location: FF_X99_Y20_N29
\displ|s_count[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \displ|s_count[17]~66_combout\,
	sclr => \displ|s_count[28]~33_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_count\(17));

-- Location: LCCOMB_X98_Y20_N6
\displ|s_count[18]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_count[18]~68_combout\ = (\displ|s_count\(18) & (\displ|s_count[17]~67\ $ (GND))) # (!\displ|s_count\(18) & (!\displ|s_count[17]~67\ & VCC))
-- \displ|s_count[18]~69\ = CARRY((\displ|s_count\(18) & !\displ|s_count[17]~67\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_count\(18),
	datad => VCC,
	cin => \displ|s_count[17]~67\,
	combout => \displ|s_count[18]~68_combout\,
	cout => \displ|s_count[18]~69\);

-- Location: FF_X98_Y20_N7
\displ|s_count[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_count[18]~68_combout\,
	sclr => \displ|s_count[28]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_count\(18));

-- Location: LCCOMB_X98_Y20_N8
\displ|s_count[19]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_count[19]~70_combout\ = (\displ|s_count\(19) & (!\displ|s_count[18]~69\)) # (!\displ|s_count\(19) & ((\displ|s_count[18]~69\) # (GND)))
-- \displ|s_count[19]~71\ = CARRY((!\displ|s_count[18]~69\) # (!\displ|s_count\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \displ|s_count\(19),
	datad => VCC,
	cin => \displ|s_count[18]~69\,
	combout => \displ|s_count[19]~70_combout\,
	cout => \displ|s_count[19]~71\);

-- Location: FF_X98_Y20_N9
\displ|s_count[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_count[19]~70_combout\,
	sclr => \displ|s_count[28]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_count\(19));

-- Location: LCCOMB_X99_Y20_N22
\displ|Equal1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Equal1~8_combout\ = (\displ|s_count\(19) & (!\displ|s_count\(13) & !\displ|s_count\(10))) # (!\displ|s_count\(19) & (\displ|s_count\(13) & \displ|s_count\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_count\(19),
	datac => \displ|s_count\(13),
	datad => \displ|s_count\(10),
	combout => \displ|Equal1~8_combout\);

-- Location: LCCOMB_X97_Y20_N16
\displ|Equal1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Equal1~9_combout\ = (\displ|s_count\(9) & (\displ|s_count\(6) & (\displ|s_count\(14) & !\displ|s_count\(16)))) # (!\displ|s_count\(9) & (!\displ|s_count\(6) & (!\displ|s_count\(14) & \displ|s_count\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_count\(9),
	datab => \displ|s_count\(6),
	datac => \displ|s_count\(14),
	datad => \displ|s_count\(16),
	combout => \displ|Equal1~9_combout\);

-- Location: LCCOMB_X96_Y20_N2
\displ|s_repeatCount[0]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_repeatCount[0]~31_combout\ = \displ|s_repeatCount\(0) $ (VCC)
-- \displ|s_repeatCount[0]~32\ = CARRY(\displ|s_repeatCount\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \displ|s_repeatCount\(0),
	datad => VCC,
	combout => \displ|s_repeatCount[0]~31_combout\,
	cout => \displ|s_repeatCount[0]~32\);

-- Location: FF_X96_Y20_N3
\displ|s_repeatCount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_repeatCount[0]~31_combout\,
	sclr => \KEY[3]~input_o\,
	ena => \displ|s_count[28]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_repeatCount\(0));

-- Location: LCCOMB_X96_Y20_N4
\displ|s_repeatCount[1]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_repeatCount[1]~33_combout\ = (\displ|s_repeatCount\(1) & (!\displ|s_repeatCount[0]~32\)) # (!\displ|s_repeatCount\(1) & ((\displ|s_repeatCount[0]~32\) # (GND)))
-- \displ|s_repeatCount[1]~34\ = CARRY((!\displ|s_repeatCount[0]~32\) # (!\displ|s_repeatCount\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \displ|s_repeatCount\(1),
	datad => VCC,
	cin => \displ|s_repeatCount[0]~32\,
	combout => \displ|s_repeatCount[1]~33_combout\,
	cout => \displ|s_repeatCount[1]~34\);

-- Location: FF_X96_Y20_N5
\displ|s_repeatCount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_repeatCount[1]~33_combout\,
	sclr => \KEY[3]~input_o\,
	ena => \displ|s_count[28]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_repeatCount\(1));

-- Location: LCCOMB_X96_Y20_N6
\displ|s_repeatCount[2]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_repeatCount[2]~35_combout\ = (\displ|s_repeatCount\(2) & (\displ|s_repeatCount[1]~34\ $ (GND))) # (!\displ|s_repeatCount\(2) & (!\displ|s_repeatCount[1]~34\ & VCC))
-- \displ|s_repeatCount[2]~36\ = CARRY((\displ|s_repeatCount\(2) & !\displ|s_repeatCount[1]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_repeatCount\(2),
	datad => VCC,
	cin => \displ|s_repeatCount[1]~34\,
	combout => \displ|s_repeatCount[2]~35_combout\,
	cout => \displ|s_repeatCount[2]~36\);

-- Location: FF_X96_Y20_N7
\displ|s_repeatCount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_repeatCount[2]~35_combout\,
	sclr => \KEY[3]~input_o\,
	ena => \displ|s_count[28]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_repeatCount\(2));

-- Location: LCCOMB_X96_Y20_N8
\displ|s_repeatCount[3]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_repeatCount[3]~37_combout\ = (\displ|s_repeatCount\(3) & (!\displ|s_repeatCount[2]~36\)) # (!\displ|s_repeatCount\(3) & ((\displ|s_repeatCount[2]~36\) # (GND)))
-- \displ|s_repeatCount[3]~38\ = CARRY((!\displ|s_repeatCount[2]~36\) # (!\displ|s_repeatCount\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \displ|s_repeatCount\(3),
	datad => VCC,
	cin => \displ|s_repeatCount[2]~36\,
	combout => \displ|s_repeatCount[3]~37_combout\,
	cout => \displ|s_repeatCount[3]~38\);

-- Location: FF_X96_Y20_N9
\displ|s_repeatCount[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_repeatCount[3]~37_combout\,
	sclr => \KEY[3]~input_o\,
	ena => \displ|s_count[28]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_repeatCount\(3));

-- Location: LCCOMB_X96_Y20_N10
\displ|s_repeatCount[4]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_repeatCount[4]~39_combout\ = (\displ|s_repeatCount\(4) & (\displ|s_repeatCount[3]~38\ $ (GND))) # (!\displ|s_repeatCount\(4) & (!\displ|s_repeatCount[3]~38\ & VCC))
-- \displ|s_repeatCount[4]~40\ = CARRY((\displ|s_repeatCount\(4) & !\displ|s_repeatCount[3]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_repeatCount\(4),
	datad => VCC,
	cin => \displ|s_repeatCount[3]~38\,
	combout => \displ|s_repeatCount[4]~39_combout\,
	cout => \displ|s_repeatCount[4]~40\);

-- Location: FF_X96_Y20_N11
\displ|s_repeatCount[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_repeatCount[4]~39_combout\,
	sclr => \KEY[3]~input_o\,
	ena => \displ|s_count[28]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_repeatCount\(4));

-- Location: LCCOMB_X96_Y20_N12
\displ|s_repeatCount[5]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_repeatCount[5]~41_combout\ = (\displ|s_repeatCount\(5) & (!\displ|s_repeatCount[4]~40\)) # (!\displ|s_repeatCount\(5) & ((\displ|s_repeatCount[4]~40\) # (GND)))
-- \displ|s_repeatCount[5]~42\ = CARRY((!\displ|s_repeatCount[4]~40\) # (!\displ|s_repeatCount\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_repeatCount\(5),
	datad => VCC,
	cin => \displ|s_repeatCount[4]~40\,
	combout => \displ|s_repeatCount[5]~41_combout\,
	cout => \displ|s_repeatCount[5]~42\);

-- Location: FF_X95_Y20_N17
\displ|s_repeatCount[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \displ|s_repeatCount[5]~41_combout\,
	sclr => \KEY[3]~input_o\,
	sload => VCC,
	ena => \displ|s_count[28]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_repeatCount\(5));

-- Location: LCCOMB_X96_Y20_N14
\displ|s_repeatCount[6]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_repeatCount[6]~43_combout\ = (\displ|s_repeatCount\(6) & (\displ|s_repeatCount[5]~42\ $ (GND))) # (!\displ|s_repeatCount\(6) & (!\displ|s_repeatCount[5]~42\ & VCC))
-- \displ|s_repeatCount[6]~44\ = CARRY((\displ|s_repeatCount\(6) & !\displ|s_repeatCount[5]~42\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \displ|s_repeatCount\(6),
	datad => VCC,
	cin => \displ|s_repeatCount[5]~42\,
	combout => \displ|s_repeatCount[6]~43_combout\,
	cout => \displ|s_repeatCount[6]~44\);

-- Location: FF_X96_Y20_N15
\displ|s_repeatCount[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_repeatCount[6]~43_combout\,
	sclr => \KEY[3]~input_o\,
	ena => \displ|s_count[28]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_repeatCount\(6));

-- Location: LCCOMB_X96_Y20_N16
\displ|s_repeatCount[7]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_repeatCount[7]~45_combout\ = (\displ|s_repeatCount\(7) & (!\displ|s_repeatCount[6]~44\)) # (!\displ|s_repeatCount\(7) & ((\displ|s_repeatCount[6]~44\) # (GND)))
-- \displ|s_repeatCount[7]~46\ = CARRY((!\displ|s_repeatCount[6]~44\) # (!\displ|s_repeatCount\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \displ|s_repeatCount\(7),
	datad => VCC,
	cin => \displ|s_repeatCount[6]~44\,
	combout => \displ|s_repeatCount[7]~45_combout\,
	cout => \displ|s_repeatCount[7]~46\);

-- Location: FF_X95_Y20_N7
\displ|s_repeatCount[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \displ|s_repeatCount[7]~45_combout\,
	sclr => \KEY[3]~input_o\,
	sload => VCC,
	ena => \displ|s_count[28]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_repeatCount\(7));

-- Location: LCCOMB_X96_Y20_N18
\displ|s_repeatCount[8]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_repeatCount[8]~47_combout\ = (\displ|s_repeatCount\(8) & (\displ|s_repeatCount[7]~46\ $ (GND))) # (!\displ|s_repeatCount\(8) & (!\displ|s_repeatCount[7]~46\ & VCC))
-- \displ|s_repeatCount[8]~48\ = CARRY((\displ|s_repeatCount\(8) & !\displ|s_repeatCount[7]~46\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \displ|s_repeatCount\(8),
	datad => VCC,
	cin => \displ|s_repeatCount[7]~46\,
	combout => \displ|s_repeatCount[8]~47_combout\,
	cout => \displ|s_repeatCount[8]~48\);

-- Location: FF_X96_Y20_N19
\displ|s_repeatCount[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_repeatCount[8]~47_combout\,
	sclr => \KEY[3]~input_o\,
	ena => \displ|s_count[28]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_repeatCount\(8));

-- Location: LCCOMB_X96_Y20_N20
\displ|s_repeatCount[9]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_repeatCount[9]~49_combout\ = (\displ|s_repeatCount\(9) & (!\displ|s_repeatCount[8]~48\)) # (!\displ|s_repeatCount\(9) & ((\displ|s_repeatCount[8]~48\) # (GND)))
-- \displ|s_repeatCount[9]~50\ = CARRY((!\displ|s_repeatCount[8]~48\) # (!\displ|s_repeatCount\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \displ|s_repeatCount\(9),
	datad => VCC,
	cin => \displ|s_repeatCount[8]~48\,
	combout => \displ|s_repeatCount[9]~49_combout\,
	cout => \displ|s_repeatCount[9]~50\);

-- Location: FF_X96_Y20_N21
\displ|s_repeatCount[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_repeatCount[9]~49_combout\,
	sclr => \KEY[3]~input_o\,
	ena => \displ|s_count[28]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_repeatCount\(9));

-- Location: LCCOMB_X96_Y20_N22
\displ|s_repeatCount[10]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_repeatCount[10]~51_combout\ = (\displ|s_repeatCount\(10) & (\displ|s_repeatCount[9]~50\ $ (GND))) # (!\displ|s_repeatCount\(10) & (!\displ|s_repeatCount[9]~50\ & VCC))
-- \displ|s_repeatCount[10]~52\ = CARRY((\displ|s_repeatCount\(10) & !\displ|s_repeatCount[9]~50\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_repeatCount\(10),
	datad => VCC,
	cin => \displ|s_repeatCount[9]~50\,
	combout => \displ|s_repeatCount[10]~51_combout\,
	cout => \displ|s_repeatCount[10]~52\);

-- Location: FF_X96_Y20_N23
\displ|s_repeatCount[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_repeatCount[10]~51_combout\,
	sclr => \KEY[3]~input_o\,
	ena => \displ|s_count[28]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_repeatCount\(10));

-- Location: LCCOMB_X96_Y20_N24
\displ|s_repeatCount[11]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_repeatCount[11]~53_combout\ = (\displ|s_repeatCount\(11) & (!\displ|s_repeatCount[10]~52\)) # (!\displ|s_repeatCount\(11) & ((\displ|s_repeatCount[10]~52\) # (GND)))
-- \displ|s_repeatCount[11]~54\ = CARRY((!\displ|s_repeatCount[10]~52\) # (!\displ|s_repeatCount\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \displ|s_repeatCount\(11),
	datad => VCC,
	cin => \displ|s_repeatCount[10]~52\,
	combout => \displ|s_repeatCount[11]~53_combout\,
	cout => \displ|s_repeatCount[11]~54\);

-- Location: FF_X96_Y20_N25
\displ|s_repeatCount[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_repeatCount[11]~53_combout\,
	sclr => \KEY[3]~input_o\,
	ena => \displ|s_count[28]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_repeatCount\(11));

-- Location: LCCOMB_X96_Y20_N26
\displ|s_repeatCount[12]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_repeatCount[12]~55_combout\ = (\displ|s_repeatCount\(12) & (\displ|s_repeatCount[11]~54\ $ (GND))) # (!\displ|s_repeatCount\(12) & (!\displ|s_repeatCount[11]~54\ & VCC))
-- \displ|s_repeatCount[12]~56\ = CARRY((\displ|s_repeatCount\(12) & !\displ|s_repeatCount[11]~54\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_repeatCount\(12),
	datad => VCC,
	cin => \displ|s_repeatCount[11]~54\,
	combout => \displ|s_repeatCount[12]~55_combout\,
	cout => \displ|s_repeatCount[12]~56\);

-- Location: FF_X96_Y20_N27
\displ|s_repeatCount[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_repeatCount[12]~55_combout\,
	sclr => \KEY[3]~input_o\,
	ena => \displ|s_count[28]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_repeatCount\(12));

-- Location: LCCOMB_X96_Y20_N28
\displ|s_repeatCount[13]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_repeatCount[13]~57_combout\ = (\displ|s_repeatCount\(13) & (!\displ|s_repeatCount[12]~56\)) # (!\displ|s_repeatCount\(13) & ((\displ|s_repeatCount[12]~56\) # (GND)))
-- \displ|s_repeatCount[13]~58\ = CARRY((!\displ|s_repeatCount[12]~56\) # (!\displ|s_repeatCount\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \displ|s_repeatCount\(13),
	datad => VCC,
	cin => \displ|s_repeatCount[12]~56\,
	combout => \displ|s_repeatCount[13]~57_combout\,
	cout => \displ|s_repeatCount[13]~58\);

-- Location: FF_X96_Y20_N29
\displ|s_repeatCount[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_repeatCount[13]~57_combout\,
	sclr => \KEY[3]~input_o\,
	ena => \displ|s_count[28]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_repeatCount\(13));

-- Location: LCCOMB_X96_Y20_N30
\displ|s_repeatCount[14]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_repeatCount[14]~59_combout\ = (\displ|s_repeatCount\(14) & (\displ|s_repeatCount[13]~58\ $ (GND))) # (!\displ|s_repeatCount\(14) & (!\displ|s_repeatCount[13]~58\ & VCC))
-- \displ|s_repeatCount[14]~60\ = CARRY((\displ|s_repeatCount\(14) & !\displ|s_repeatCount[13]~58\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_repeatCount\(14),
	datad => VCC,
	cin => \displ|s_repeatCount[13]~58\,
	combout => \displ|s_repeatCount[14]~59_combout\,
	cout => \displ|s_repeatCount[14]~60\);

-- Location: FF_X96_Y20_N31
\displ|s_repeatCount[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_repeatCount[14]~59_combout\,
	sclr => \KEY[3]~input_o\,
	ena => \displ|s_count[28]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_repeatCount\(14));

-- Location: LCCOMB_X96_Y19_N0
\displ|s_repeatCount[15]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_repeatCount[15]~61_combout\ = (\displ|s_repeatCount\(15) & (!\displ|s_repeatCount[14]~60\)) # (!\displ|s_repeatCount\(15) & ((\displ|s_repeatCount[14]~60\) # (GND)))
-- \displ|s_repeatCount[15]~62\ = CARRY((!\displ|s_repeatCount[14]~60\) # (!\displ|s_repeatCount\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \displ|s_repeatCount\(15),
	datad => VCC,
	cin => \displ|s_repeatCount[14]~60\,
	combout => \displ|s_repeatCount[15]~61_combout\,
	cout => \displ|s_repeatCount[15]~62\);

-- Location: FF_X96_Y19_N1
\displ|s_repeatCount[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_repeatCount[15]~61_combout\,
	sclr => \KEY[3]~input_o\,
	ena => \displ|s_count[28]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_repeatCount\(15));

-- Location: LCCOMB_X96_Y19_N2
\displ|s_repeatCount[16]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_repeatCount[16]~63_combout\ = (\displ|s_repeatCount\(16) & (\displ|s_repeatCount[15]~62\ $ (GND))) # (!\displ|s_repeatCount\(16) & (!\displ|s_repeatCount[15]~62\ & VCC))
-- \displ|s_repeatCount[16]~64\ = CARRY((\displ|s_repeatCount\(16) & !\displ|s_repeatCount[15]~62\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \displ|s_repeatCount\(16),
	datad => VCC,
	cin => \displ|s_repeatCount[15]~62\,
	combout => \displ|s_repeatCount[16]~63_combout\,
	cout => \displ|s_repeatCount[16]~64\);

-- Location: FF_X97_Y19_N13
\displ|s_repeatCount[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \displ|s_repeatCount[16]~63_combout\,
	sclr => \KEY[3]~input_o\,
	sload => VCC,
	ena => \displ|s_count[28]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_repeatCount\(16));

-- Location: LCCOMB_X96_Y19_N4
\displ|s_repeatCount[17]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_repeatCount[17]~65_combout\ = (\displ|s_repeatCount\(17) & (!\displ|s_repeatCount[16]~64\)) # (!\displ|s_repeatCount\(17) & ((\displ|s_repeatCount[16]~64\) # (GND)))
-- \displ|s_repeatCount[17]~66\ = CARRY((!\displ|s_repeatCount[16]~64\) # (!\displ|s_repeatCount\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_repeatCount\(17),
	datad => VCC,
	cin => \displ|s_repeatCount[16]~64\,
	combout => \displ|s_repeatCount[17]~65_combout\,
	cout => \displ|s_repeatCount[17]~66\);

-- Location: FF_X97_Y19_N7
\displ|s_repeatCount[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \displ|s_repeatCount[17]~65_combout\,
	sclr => \KEY[3]~input_o\,
	sload => VCC,
	ena => \displ|s_count[28]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_repeatCount\(17));

-- Location: LCCOMB_X96_Y19_N6
\displ|s_repeatCount[18]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_repeatCount[18]~67_combout\ = (\displ|s_repeatCount\(18) & (\displ|s_repeatCount[17]~66\ $ (GND))) # (!\displ|s_repeatCount\(18) & (!\displ|s_repeatCount[17]~66\ & VCC))
-- \displ|s_repeatCount[18]~68\ = CARRY((\displ|s_repeatCount\(18) & !\displ|s_repeatCount[17]~66\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_repeatCount\(18),
	datad => VCC,
	cin => \displ|s_repeatCount[17]~66\,
	combout => \displ|s_repeatCount[18]~67_combout\,
	cout => \displ|s_repeatCount[18]~68\);

-- Location: FF_X97_Y19_N5
\displ|s_repeatCount[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \displ|s_repeatCount[18]~67_combout\,
	sclr => \KEY[3]~input_o\,
	sload => VCC,
	ena => \displ|s_count[28]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_repeatCount\(18));

-- Location: LCCOMB_X96_Y19_N8
\displ|s_repeatCount[19]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_repeatCount[19]~69_combout\ = (\displ|s_repeatCount\(19) & (!\displ|s_repeatCount[18]~68\)) # (!\displ|s_repeatCount\(19) & ((\displ|s_repeatCount[18]~68\) # (GND)))
-- \displ|s_repeatCount[19]~70\ = CARRY((!\displ|s_repeatCount[18]~68\) # (!\displ|s_repeatCount\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_repeatCount\(19),
	datad => VCC,
	cin => \displ|s_repeatCount[18]~68\,
	combout => \displ|s_repeatCount[19]~69_combout\,
	cout => \displ|s_repeatCount[19]~70\);

-- Location: FF_X97_Y19_N3
\displ|s_repeatCount[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \displ|s_repeatCount[19]~69_combout\,
	sclr => \KEY[3]~input_o\,
	sload => VCC,
	ena => \displ|s_count[28]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_repeatCount\(19));

-- Location: LCCOMB_X97_Y19_N0
\displ|s_thd[24]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_thd[24]~5_combout\ = (\displ|s_repeatCount\(17)) # ((\displ|s_repeatCount\(19)) # ((\displ|s_repeatCount\(18)) # (\displ|s_repeatCount\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_repeatCount\(17),
	datab => \displ|s_repeatCount\(19),
	datac => \displ|s_repeatCount\(18),
	datad => \displ|s_repeatCount\(16),
	combout => \displ|s_thd[24]~5_combout\);

-- Location: LCCOMB_X96_Y19_N10
\displ|s_repeatCount[20]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_repeatCount[20]~71_combout\ = (\displ|s_repeatCount\(20) & (\displ|s_repeatCount[19]~70\ $ (GND))) # (!\displ|s_repeatCount\(20) & (!\displ|s_repeatCount[19]~70\ & VCC))
-- \displ|s_repeatCount[20]~72\ = CARRY((\displ|s_repeatCount\(20) & !\displ|s_repeatCount[19]~70\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_repeatCount\(20),
	datad => VCC,
	cin => \displ|s_repeatCount[19]~70\,
	combout => \displ|s_repeatCount[20]~71_combout\,
	cout => \displ|s_repeatCount[20]~72\);

-- Location: FF_X96_Y19_N11
\displ|s_repeatCount[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_repeatCount[20]~71_combout\,
	sclr => \KEY[3]~input_o\,
	ena => \displ|s_count[28]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_repeatCount\(20));

-- Location: LCCOMB_X96_Y19_N12
\displ|s_repeatCount[21]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_repeatCount[21]~73_combout\ = (\displ|s_repeatCount\(21) & (!\displ|s_repeatCount[20]~72\)) # (!\displ|s_repeatCount\(21) & ((\displ|s_repeatCount[20]~72\) # (GND)))
-- \displ|s_repeatCount[21]~74\ = CARRY((!\displ|s_repeatCount[20]~72\) # (!\displ|s_repeatCount\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_repeatCount\(21),
	datad => VCC,
	cin => \displ|s_repeatCount[20]~72\,
	combout => \displ|s_repeatCount[21]~73_combout\,
	cout => \displ|s_repeatCount[21]~74\);

-- Location: FF_X95_Y20_N13
\displ|s_repeatCount[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \displ|s_repeatCount[21]~73_combout\,
	sclr => \KEY[3]~input_o\,
	sload => VCC,
	ena => \displ|s_count[28]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_repeatCount\(21));

-- Location: LCCOMB_X96_Y19_N14
\displ|s_repeatCount[22]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_repeatCount[22]~75_combout\ = (\displ|s_repeatCount\(22) & (\displ|s_repeatCount[21]~74\ $ (GND))) # (!\displ|s_repeatCount\(22) & (!\displ|s_repeatCount[21]~74\ & VCC))
-- \displ|s_repeatCount[22]~76\ = CARRY((\displ|s_repeatCount\(22) & !\displ|s_repeatCount[21]~74\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_repeatCount\(22),
	datad => VCC,
	cin => \displ|s_repeatCount[21]~74\,
	combout => \displ|s_repeatCount[22]~75_combout\,
	cout => \displ|s_repeatCount[22]~76\);

-- Location: FF_X95_Y20_N15
\displ|s_repeatCount[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \displ|s_repeatCount[22]~75_combout\,
	sclr => \KEY[3]~input_o\,
	sload => VCC,
	ena => \displ|s_count[28]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_repeatCount\(22));

-- Location: LCCOMB_X96_Y19_N16
\displ|s_repeatCount[23]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_repeatCount[23]~77_combout\ = (\displ|s_repeatCount\(23) & (!\displ|s_repeatCount[22]~76\)) # (!\displ|s_repeatCount\(23) & ((\displ|s_repeatCount[22]~76\) # (GND)))
-- \displ|s_repeatCount[23]~78\ = CARRY((!\displ|s_repeatCount[22]~76\) # (!\displ|s_repeatCount\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \displ|s_repeatCount\(23),
	datad => VCC,
	cin => \displ|s_repeatCount[22]~76\,
	combout => \displ|s_repeatCount[23]~77_combout\,
	cout => \displ|s_repeatCount[23]~78\);

-- Location: FF_X95_Y20_N9
\displ|s_repeatCount[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \displ|s_repeatCount[23]~77_combout\,
	sclr => \KEY[3]~input_o\,
	sload => VCC,
	ena => \displ|s_count[28]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_repeatCount\(23));

-- Location: LCCOMB_X95_Y20_N2
\displ|s_thd[24]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_thd[24]~6_combout\ = (\displ|s_repeatCount\(21)) # ((\displ|s_repeatCount\(22)) # ((\displ|s_repeatCount\(23)) # (\displ|s_repeatCount\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_repeatCount\(21),
	datab => \displ|s_repeatCount\(22),
	datac => \displ|s_repeatCount\(23),
	datad => \displ|s_repeatCount\(20),
	combout => \displ|s_thd[24]~6_combout\);

-- Location: LCCOMB_X96_Y19_N18
\displ|s_repeatCount[24]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_repeatCount[24]~79_combout\ = (\displ|s_repeatCount\(24) & (\displ|s_repeatCount[23]~78\ $ (GND))) # (!\displ|s_repeatCount\(24) & (!\displ|s_repeatCount[23]~78\ & VCC))
-- \displ|s_repeatCount[24]~80\ = CARRY((\displ|s_repeatCount\(24) & !\displ|s_repeatCount[23]~78\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \displ|s_repeatCount\(24),
	datad => VCC,
	cin => \displ|s_repeatCount[23]~78\,
	combout => \displ|s_repeatCount[24]~79_combout\,
	cout => \displ|s_repeatCount[24]~80\);

-- Location: FF_X96_Y19_N19
\displ|s_repeatCount[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_repeatCount[24]~79_combout\,
	sclr => \KEY[3]~input_o\,
	ena => \displ|s_count[28]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_repeatCount\(24));

-- Location: LCCOMB_X96_Y19_N20
\displ|s_repeatCount[25]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_repeatCount[25]~81_combout\ = (\displ|s_repeatCount\(25) & (!\displ|s_repeatCount[24]~80\)) # (!\displ|s_repeatCount\(25) & ((\displ|s_repeatCount[24]~80\) # (GND)))
-- \displ|s_repeatCount[25]~82\ = CARRY((!\displ|s_repeatCount[24]~80\) # (!\displ|s_repeatCount\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \displ|s_repeatCount\(25),
	datad => VCC,
	cin => \displ|s_repeatCount[24]~80\,
	combout => \displ|s_repeatCount[25]~81_combout\,
	cout => \displ|s_repeatCount[25]~82\);

-- Location: FF_X96_Y19_N21
\displ|s_repeatCount[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_repeatCount[25]~81_combout\,
	sclr => \KEY[3]~input_o\,
	ena => \displ|s_count[28]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_repeatCount\(25));

-- Location: LCCOMB_X96_Y19_N22
\displ|s_repeatCount[26]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_repeatCount[26]~83_combout\ = (\displ|s_repeatCount\(26) & (\displ|s_repeatCount[25]~82\ $ (GND))) # (!\displ|s_repeatCount\(26) & (!\displ|s_repeatCount[25]~82\ & VCC))
-- \displ|s_repeatCount[26]~84\ = CARRY((\displ|s_repeatCount\(26) & !\displ|s_repeatCount[25]~82\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_repeatCount\(26),
	datad => VCC,
	cin => \displ|s_repeatCount[25]~82\,
	combout => \displ|s_repeatCount[26]~83_combout\,
	cout => \displ|s_repeatCount[26]~84\);

-- Location: FF_X96_Y19_N23
\displ|s_repeatCount[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_repeatCount[26]~83_combout\,
	sclr => \KEY[3]~input_o\,
	ena => \displ|s_count[28]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_repeatCount\(26));

-- Location: LCCOMB_X96_Y19_N24
\displ|s_repeatCount[27]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_repeatCount[27]~85_combout\ = (\displ|s_repeatCount\(27) & (!\displ|s_repeatCount[26]~84\)) # (!\displ|s_repeatCount\(27) & ((\displ|s_repeatCount[26]~84\) # (GND)))
-- \displ|s_repeatCount[27]~86\ = CARRY((!\displ|s_repeatCount[26]~84\) # (!\displ|s_repeatCount\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \displ|s_repeatCount\(27),
	datad => VCC,
	cin => \displ|s_repeatCount[26]~84\,
	combout => \displ|s_repeatCount[27]~85_combout\,
	cout => \displ|s_repeatCount[27]~86\);

-- Location: FF_X96_Y19_N25
\displ|s_repeatCount[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_repeatCount[27]~85_combout\,
	sclr => \KEY[3]~input_o\,
	ena => \displ|s_count[28]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_repeatCount\(27));

-- Location: LCCOMB_X96_Y19_N26
\displ|s_repeatCount[28]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_repeatCount[28]~87_combout\ = (\displ|s_repeatCount\(28) & (\displ|s_repeatCount[27]~86\ $ (GND))) # (!\displ|s_repeatCount\(28) & (!\displ|s_repeatCount[27]~86\ & VCC))
-- \displ|s_repeatCount[28]~88\ = CARRY((\displ|s_repeatCount\(28) & !\displ|s_repeatCount[27]~86\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_repeatCount\(28),
	datad => VCC,
	cin => \displ|s_repeatCount[27]~86\,
	combout => \displ|s_repeatCount[28]~87_combout\,
	cout => \displ|s_repeatCount[28]~88\);

-- Location: FF_X96_Y19_N27
\displ|s_repeatCount[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_repeatCount[28]~87_combout\,
	sclr => \KEY[3]~input_o\,
	ena => \displ|s_count[28]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_repeatCount\(28));

-- Location: LCCOMB_X96_Y19_N28
\displ|s_repeatCount[29]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_repeatCount[29]~89_combout\ = (\displ|s_repeatCount\(29) & (!\displ|s_repeatCount[28]~88\)) # (!\displ|s_repeatCount\(29) & ((\displ|s_repeatCount[28]~88\) # (GND)))
-- \displ|s_repeatCount[29]~90\ = CARRY((!\displ|s_repeatCount[28]~88\) # (!\displ|s_repeatCount\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \displ|s_repeatCount\(29),
	datad => VCC,
	cin => \displ|s_repeatCount[28]~88\,
	combout => \displ|s_repeatCount[29]~89_combout\,
	cout => \displ|s_repeatCount[29]~90\);

-- Location: FF_X97_Y20_N5
\displ|s_repeatCount[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \displ|s_repeatCount[29]~89_combout\,
	sclr => \KEY[3]~input_o\,
	sload => VCC,
	ena => \displ|s_count[28]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_repeatCount\(29));

-- Location: LCCOMB_X96_Y19_N30
\displ|s_repeatCount[30]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_repeatCount[30]~91_combout\ = \displ|s_repeatCount\(30) $ (!\displ|s_repeatCount[29]~90\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \displ|s_repeatCount\(30),
	cin => \displ|s_repeatCount[29]~90\,
	combout => \displ|s_repeatCount[30]~91_combout\);

-- Location: FF_X97_Y20_N23
\displ|s_repeatCount[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \displ|s_repeatCount[30]~91_combout\,
	sclr => \KEY[3]~input_o\,
	sload => VCC,
	ena => \displ|s_count[28]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_repeatCount\(30));

-- Location: LCCOMB_X97_Y20_N28
\displ|s_thd[24]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_thd[24]~7_combout\ = (\displ|s_repeatCount\(25)) # ((\displ|s_repeatCount\(27)) # ((\displ|s_repeatCount\(26)) # (\displ|s_repeatCount\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_repeatCount\(25),
	datab => \displ|s_repeatCount\(27),
	datac => \displ|s_repeatCount\(26),
	datad => \displ|s_repeatCount\(24),
	combout => \displ|s_thd[24]~7_combout\);

-- Location: LCCOMB_X97_Y20_N4
\displ|s_thd[24]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_thd[24]~8_combout\ = (\displ|s_repeatCount\(30)) # ((\displ|s_repeatCount\(28)) # ((\displ|s_repeatCount\(29)) # (\displ|s_thd[24]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_repeatCount\(30),
	datab => \displ|s_repeatCount\(28),
	datac => \displ|s_repeatCount\(29),
	datad => \displ|s_thd[24]~7_combout\,
	combout => \displ|s_thd[24]~8_combout\);

-- Location: LCCOMB_X96_Y20_N0
\displ|s_thd[24]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_thd[24]~0_combout\ = (\displ|s_repeatCount\(3)) # (\displ|s_repeatCount\(2) $ (((!\displ|s_repeatCount\(1) & !\displ|s_repeatCount\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_repeatCount\(2),
	datab => \displ|s_repeatCount\(1),
	datac => \displ|s_repeatCount\(3),
	datad => \displ|s_repeatCount\(0),
	combout => \displ|s_thd[24]~0_combout\);

-- Location: LCCOMB_X97_Y20_N8
\displ|s_thd[24]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_thd[24]~3_combout\ = (\displ|s_repeatCount\(12)) # ((\displ|s_repeatCount\(14)) # ((\displ|s_repeatCount\(15)) # (\displ|s_repeatCount\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_repeatCount\(12),
	datab => \displ|s_repeatCount\(14),
	datac => \displ|s_repeatCount\(15),
	datad => \displ|s_repeatCount\(13),
	combout => \displ|s_thd[24]~3_combout\);

-- Location: LCCOMB_X95_Y20_N0
\displ|s_thd[24]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_thd[24]~2_combout\ = (\displ|s_repeatCount\(9)) # ((\displ|s_repeatCount\(8)) # ((\displ|s_repeatCount\(10)) # (\displ|s_repeatCount\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_repeatCount\(9),
	datab => \displ|s_repeatCount\(8),
	datac => \displ|s_repeatCount\(10),
	datad => \displ|s_repeatCount\(11),
	combout => \displ|s_thd[24]~2_combout\);

-- Location: LCCOMB_X95_Y20_N18
\displ|s_thd[24]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_thd[24]~1_combout\ = (\displ|s_repeatCount\(7)) # ((\displ|s_repeatCount\(5)) # ((\displ|s_repeatCount\(6)) # (\displ|s_repeatCount\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_repeatCount\(7),
	datab => \displ|s_repeatCount\(5),
	datac => \displ|s_repeatCount\(6),
	datad => \displ|s_repeatCount\(4),
	combout => \displ|s_thd[24]~1_combout\);

-- Location: LCCOMB_X97_Y20_N6
\displ|s_thd[24]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_thd[24]~4_combout\ = (\displ|s_thd[24]~0_combout\) # ((\displ|s_thd[24]~3_combout\) # ((\displ|s_thd[24]~2_combout\) # (\displ|s_thd[24]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_thd[24]~0_combout\,
	datab => \displ|s_thd[24]~3_combout\,
	datac => \displ|s_thd[24]~2_combout\,
	datad => \displ|s_thd[24]~1_combout\,
	combout => \displ|s_thd[24]~4_combout\);

-- Location: LCCOMB_X97_Y20_N30
\displ|s_thd[24]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_thd[24]~9_combout\ = (\displ|s_thd[24]~5_combout\) # ((\displ|s_thd[24]~6_combout\) # ((\displ|s_thd[24]~8_combout\) # (\displ|s_thd[24]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_thd[24]~5_combout\,
	datab => \displ|s_thd[24]~6_combout\,
	datac => \displ|s_thd[24]~8_combout\,
	datad => \displ|s_thd[24]~4_combout\,
	combout => \displ|s_thd[24]~9_combout\);

-- Location: LCCOMB_X97_Y20_N14
\displ|Equal1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Equal1~10_combout\ = (\displ|s_count\(18) & (!\displ|s_count\(10) & (\displ|s_thd[24]~9_combout\ & \displ|s_count\(6)))) # (!\displ|s_count\(18) & (\displ|s_count\(10) & (!\displ|s_thd[24]~9_combout\ & !\displ|s_count\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_count\(18),
	datab => \displ|s_count\(10),
	datac => \displ|s_thd[24]~9_combout\,
	datad => \displ|s_count\(6),
	combout => \displ|Equal1~10_combout\);

-- Location: LCCOMB_X98_Y20_N10
\displ|s_count[20]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_count[20]~72_combout\ = (\displ|s_count\(20) & (\displ|s_count[19]~71\ $ (GND))) # (!\displ|s_count\(20) & (!\displ|s_count[19]~71\ & VCC))
-- \displ|s_count[20]~73\ = CARRY((\displ|s_count\(20) & !\displ|s_count[19]~71\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_count\(20),
	datad => VCC,
	cin => \displ|s_count[19]~71\,
	combout => \displ|s_count[20]~72_combout\,
	cout => \displ|s_count[20]~73\);

-- Location: FF_X98_Y20_N11
\displ|s_count[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_count[20]~72_combout\,
	sclr => \displ|s_count[28]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_count\(20));

-- Location: LCCOMB_X98_Y20_N12
\displ|s_count[21]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_count[21]~74_combout\ = (\displ|s_count\(21) & (!\displ|s_count[20]~73\)) # (!\displ|s_count\(21) & ((\displ|s_count[20]~73\) # (GND)))
-- \displ|s_count[21]~75\ = CARRY((!\displ|s_count[20]~73\) # (!\displ|s_count\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_count\(21),
	datad => VCC,
	cin => \displ|s_count[20]~73\,
	combout => \displ|s_count[21]~74_combout\,
	cout => \displ|s_count[21]~75\);

-- Location: FF_X98_Y20_N13
\displ|s_count[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_count[21]~74_combout\,
	sclr => \displ|s_count[28]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_count\(21));

-- Location: LCCOMB_X98_Y20_N14
\displ|s_count[22]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_count[22]~76_combout\ = (\displ|s_count\(22) & (\displ|s_count[21]~75\ $ (GND))) # (!\displ|s_count\(22) & (!\displ|s_count[21]~75\ & VCC))
-- \displ|s_count[22]~77\ = CARRY((\displ|s_count\(22) & !\displ|s_count[21]~75\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \displ|s_count\(22),
	datad => VCC,
	cin => \displ|s_count[21]~75\,
	combout => \displ|s_count[22]~76_combout\,
	cout => \displ|s_count[22]~77\);

-- Location: FF_X98_Y20_N15
\displ|s_count[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_count[22]~76_combout\,
	sclr => \displ|s_count[28]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_count\(22));

-- Location: LCCOMB_X98_Y20_N16
\displ|s_count[23]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_count[23]~78_combout\ = (\displ|s_count\(23) & (!\displ|s_count[22]~77\)) # (!\displ|s_count\(23) & ((\displ|s_count[22]~77\) # (GND)))
-- \displ|s_count[23]~79\ = CARRY((!\displ|s_count[22]~77\) # (!\displ|s_count\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_count\(23),
	datad => VCC,
	cin => \displ|s_count[22]~77\,
	combout => \displ|s_count[23]~78_combout\,
	cout => \displ|s_count[23]~79\);

-- Location: FF_X99_Y20_N27
\displ|s_count[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \displ|s_count[23]~78_combout\,
	sclr => \displ|s_count[28]~33_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_count\(23));

-- Location: LCCOMB_X98_Y20_N18
\displ|s_count[24]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_count[24]~80_combout\ = (\displ|s_count\(24) & (\displ|s_count[23]~79\ $ (GND))) # (!\displ|s_count\(24) & (!\displ|s_count[23]~79\ & VCC))
-- \displ|s_count[24]~81\ = CARRY((\displ|s_count\(24) & !\displ|s_count[23]~79\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \displ|s_count\(24),
	datad => VCC,
	cin => \displ|s_count[23]~79\,
	combout => \displ|s_count[24]~80_combout\,
	cout => \displ|s_count[24]~81\);

-- Location: FF_X98_Y20_N19
\displ|s_count[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_count[24]~80_combout\,
	sclr => \displ|s_count[28]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_count\(24));

-- Location: LCCOMB_X98_Y20_N20
\displ|s_count[25]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_count[25]~82_combout\ = (\displ|s_count\(25) & (!\displ|s_count[24]~81\)) # (!\displ|s_count\(25) & ((\displ|s_count[24]~81\) # (GND)))
-- \displ|s_count[25]~83\ = CARRY((!\displ|s_count[24]~81\) # (!\displ|s_count\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \displ|s_count\(25),
	datad => VCC,
	cin => \displ|s_count[24]~81\,
	combout => \displ|s_count[25]~82_combout\,
	cout => \displ|s_count[25]~83\);

-- Location: FF_X99_Y20_N17
\displ|s_count[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \displ|s_count[25]~82_combout\,
	sclr => \displ|s_count[28]~33_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_count\(25));

-- Location: LCCOMB_X98_Y20_N22
\displ|s_count[26]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_count[26]~84_combout\ = (\displ|s_count\(26) & (\displ|s_count[25]~83\ $ (GND))) # (!\displ|s_count\(26) & (!\displ|s_count[25]~83\ & VCC))
-- \displ|s_count[26]~85\ = CARRY((\displ|s_count\(26) & !\displ|s_count[25]~83\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_count\(26),
	datad => VCC,
	cin => \displ|s_count[25]~83\,
	combout => \displ|s_count[26]~84_combout\,
	cout => \displ|s_count[26]~85\);

-- Location: FF_X99_Y20_N31
\displ|s_count[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \displ|s_count[26]~84_combout\,
	sclr => \displ|s_count[28]~33_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_count\(26));

-- Location: LCCOMB_X98_Y20_N24
\displ|s_count[27]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_count[27]~86_combout\ = (\displ|s_count\(27) & (!\displ|s_count[26]~85\)) # (!\displ|s_count\(27) & ((\displ|s_count[26]~85\) # (GND)))
-- \displ|s_count[27]~87\ = CARRY((!\displ|s_count[26]~85\) # (!\displ|s_count\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_count\(27),
	datad => VCC,
	cin => \displ|s_count[26]~85\,
	combout => \displ|s_count[27]~86_combout\,
	cout => \displ|s_count[27]~87\);

-- Location: FF_X99_Y20_N25
\displ|s_count[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \displ|s_count[27]~86_combout\,
	sclr => \displ|s_count[28]~33_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_count\(27));

-- Location: LCCOMB_X98_Y20_N26
\displ|s_count[28]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_count[28]~88_combout\ = (\displ|s_count\(28) & (\displ|s_count[27]~87\ $ (GND))) # (!\displ|s_count\(28) & (!\displ|s_count[27]~87\ & VCC))
-- \displ|s_count[28]~89\ = CARRY((\displ|s_count\(28) & !\displ|s_count[27]~87\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_count\(28),
	datad => VCC,
	cin => \displ|s_count[27]~87\,
	combout => \displ|s_count[28]~88_combout\,
	cout => \displ|s_count[28]~89\);

-- Location: FF_X98_Y20_N27
\displ|s_count[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_count[28]~88_combout\,
	sclr => \displ|s_count[28]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_count\(28));

-- Location: LCCOMB_X98_Y20_N28
\displ|s_count[29]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_count[29]~90_combout\ = (\displ|s_count\(29) & (!\displ|s_count[28]~89\)) # (!\displ|s_count\(29) & ((\displ|s_count[28]~89\) # (GND)))
-- \displ|s_count[29]~91\ = CARRY((!\displ|s_count[28]~89\) # (!\displ|s_count\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \displ|s_count\(29),
	datad => VCC,
	cin => \displ|s_count[28]~89\,
	combout => \displ|s_count[29]~90_combout\,
	cout => \displ|s_count[29]~91\);

-- Location: FF_X98_Y20_N29
\displ|s_count[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_count[29]~90_combout\,
	sclr => \displ|s_count[28]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_count\(29));

-- Location: LCCOMB_X98_Y20_N30
\displ|s_count[30]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_count[30]~92_combout\ = \displ|s_count\(30) $ (!\displ|s_count[29]~91\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_count\(30),
	cin => \displ|s_count[29]~91\,
	combout => \displ|s_count[30]~92_combout\);

-- Location: FF_X98_Y20_N31
\displ|s_count[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_count[30]~92_combout\,
	sclr => \displ|s_count[28]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_count\(30));

-- Location: LCCOMB_X99_Y20_N4
\displ|Equal1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Equal1~3_combout\ = (!\displ|s_count\(23) & (!\displ|s_count\(27) & (!\displ|s_count\(26) & !\displ|s_count\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_count\(23),
	datab => \displ|s_count\(27),
	datac => \displ|s_count\(26),
	datad => \displ|s_count\(25),
	combout => \displ|Equal1~3_combout\);

-- Location: LCCOMB_X98_Y21_N0
\displ|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Equal1~0_combout\ = (!\displ|s_count\(2) & (!\displ|s_count\(3) & (!\displ|s_count\(1) & !\displ|s_count\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_count\(2),
	datab => \displ|s_count\(3),
	datac => \displ|s_count\(1),
	datad => \displ|s_count\(0),
	combout => \displ|Equal1~0_combout\);

-- Location: LCCOMB_X97_Y21_N16
\displ|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Equal1~1_combout\ = (!\displ|s_count\(4) & (!\displ|s_count\(5) & (!\displ|s_count\(7) & \displ|s_count\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_count\(4),
	datab => \displ|s_count\(5),
	datac => \displ|s_count\(7),
	datad => \displ|s_count\(8),
	combout => \displ|Equal1~1_combout\);

-- Location: LCCOMB_X99_Y20_N2
\displ|Equal1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Equal1~2_combout\ = (!\displ|s_count\(15) & (!\displ|s_count\(17) & (!\displ|s_count\(12) & \displ|s_count\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_count\(15),
	datab => \displ|s_count\(17),
	datac => \displ|s_count\(12),
	datad => \displ|s_count\(11),
	combout => \displ|Equal1~2_combout\);

-- Location: LCCOMB_X97_Y20_N0
\displ|Equal1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Equal1~4_combout\ = (\displ|Equal1~3_combout\ & (\displ|Equal1~0_combout\ & (\displ|Equal1~1_combout\ & \displ|Equal1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Equal1~3_combout\,
	datab => \displ|Equal1~0_combout\,
	datac => \displ|Equal1~1_combout\,
	datad => \displ|Equal1~2_combout\,
	combout => \displ|Equal1~4_combout\);

-- Location: LCCOMB_X97_Y20_N2
\displ|Equal1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Equal1~5_combout\ = (!\displ|s_count\(30) & (!\displ|s_count\(28) & (!\displ|s_count\(29) & \displ|Equal1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_count\(30),
	datab => \displ|s_count\(28),
	datac => \displ|s_count\(29),
	datad => \displ|Equal1~4_combout\,
	combout => \displ|Equal1~5_combout\);

-- Location: LCCOMB_X97_Y20_N24
\displ|Equal1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Equal1~6_combout\ = (\displ|Equal1~5_combout\ & ((\displ|s_count\(24) & (!\displ|s_count\(22) & !\displ|s_thd[24]~9_combout\)) # (!\displ|s_count\(24) & (\displ|s_count\(22) & \displ|s_thd[24]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_count\(24),
	datab => \displ|s_count\(22),
	datac => \displ|s_thd[24]~9_combout\,
	datad => \displ|Equal1~5_combout\,
	combout => \displ|Equal1~6_combout\);

-- Location: LCCOMB_X97_Y20_N18
\displ|Equal1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Equal1~7_combout\ = (\displ|Equal1~6_combout\ & ((\displ|s_count\(21) & (\displ|s_count\(20) & !\displ|s_thd[24]~9_combout\)) # (!\displ|s_count\(21) & (!\displ|s_count\(20) & \displ|s_thd[24]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_count\(21),
	datab => \displ|s_count\(20),
	datac => \displ|s_thd[24]~9_combout\,
	datad => \displ|Equal1~6_combout\,
	combout => \displ|Equal1~7_combout\);

-- Location: LCCOMB_X97_Y20_N20
\displ|Equal1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Equal1~11_combout\ = (\displ|Equal1~8_combout\ & (\displ|Equal1~9_combout\ & (\displ|Equal1~10_combout\ & \displ|Equal1~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Equal1~8_combout\,
	datab => \displ|Equal1~9_combout\,
	datac => \displ|Equal1~10_combout\,
	datad => \displ|Equal1~7_combout\,
	combout => \displ|Equal1~11_combout\);

-- Location: LCCOMB_X97_Y20_N26
\displ|s_dec~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_dec~0_combout\ = (!\KEY[3]~input_o\ & (!\KEY[2]~input_o\ & \displ|Equal1~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[3]~input_o\,
	datac => \KEY[2]~input_o\,
	datad => \displ|Equal1~11_combout\,
	combout => \displ|s_dec~0_combout\);

-- Location: FF_X97_Y20_N27
\displ|s_dec\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_dec~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_dec~q\);

-- Location: LCCOMB_X97_Y20_N12
\displ|s_inc~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_inc~0_combout\ = (!\KEY[3]~input_o\ & (\KEY[2]~input_o\ & \displ|Equal1~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[3]~input_o\,
	datac => \KEY[2]~input_o\,
	datad => \displ|Equal1~11_combout\,
	combout => \displ|s_inc~0_combout\);

-- Location: FF_X97_Y20_N13
\displ|s_inc\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_inc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_inc~q\);

-- Location: LCCOMB_X79_Y19_N30
\displ|Decoder0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Decoder0~2_combout\ = (\SW[1]~input_o\ & (!\SW[0]~input_o\ & ((\displ|s_dec~q\) # (\displ|s_inc~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \SW[0]~input_o\,
	datac => \displ|s_dec~q\,
	datad => \displ|s_inc~q\,
	combout => \displ|Decoder0~2_combout\);

-- Location: LCCOMB_X79_Y19_N22
\displ|Decoder0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Decoder0~4_combout\ = (!\SW[1]~input_o\ & (!\SW[0]~input_o\ & ((\displ|s_dec~q\) # (\displ|s_inc~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \SW[0]~input_o\,
	datac => \displ|s_dec~q\,
	datad => \displ|s_inc~q\,
	combout => \displ|Decoder0~4_combout\);

-- Location: FF_X80_Y18_N29
\displ|s_addrCounters[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \displ|Add0~0_combout\,
	sload => VCC,
	ena => \displ|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_addrCounters[0][0]~q\);

-- Location: LCCOMB_X79_Y19_N0
\displ|Decoder0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Decoder0~3_combout\ = (\SW[1]~input_o\ & (\SW[0]~input_o\ & ((\displ|s_dec~q\) # (\displ|s_inc~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \SW[0]~input_o\,
	datac => \displ|s_dec~q\,
	datad => \displ|s_inc~q\,
	combout => \displ|Decoder0~3_combout\);

-- Location: LCCOMB_X79_Y18_N30
\displ|s_addrCounters~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_addrCounters~11_combout\ = (\displ|Decoder0~3_combout\ & (\displ|Add0~0_combout\)) # (!\displ|Decoder0~3_combout\ & ((\displ|s_addrCounters[3][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Decoder0~3_combout\,
	datab => \displ|Add0~0_combout\,
	datac => \displ|s_addrCounters[3][0]~q\,
	combout => \displ|s_addrCounters~11_combout\);

-- Location: FF_X79_Y18_N31
\displ|s_addrCounters[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_addrCounters~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_addrCounters[3][0]~q\);

-- Location: LCCOMB_X79_Y19_N24
\displ|Decoder0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Decoder0~1_combout\ = (!\SW[1]~input_o\ & (\SW[0]~input_o\ & ((\displ|s_dec~q\) # (\displ|s_inc~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \SW[0]~input_o\,
	datac => \displ|s_dec~q\,
	datad => \displ|s_inc~q\,
	combout => \displ|Decoder0~1_combout\);

-- Location: LCCOMB_X79_Y19_N28
\displ|s_addrCounters~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_addrCounters~4_combout\ = (\displ|Decoder0~1_combout\ & ((\displ|Add0~0_combout\))) # (!\displ|Decoder0~1_combout\ & (\displ|s_addrCounters[1][0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \displ|Decoder0~1_combout\,
	datac => \displ|s_addrCounters[1][0]~q\,
	datad => \displ|Add0~0_combout\,
	combout => \displ|s_addrCounters~4_combout\);

-- Location: FF_X79_Y19_N29
\displ|s_addrCounters[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_addrCounters~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_addrCounters[1][0]~q\);

-- Location: LCCOMB_X80_Y18_N6
\displ|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux5~0_combout\ = (\SW[0]~input_o\ & ((\SW[1]~input_o\ & (\displ|s_addrCounters[3][0]~q\)) # (!\SW[1]~input_o\ & ((\displ|s_addrCounters[1][0]~q\))))) # (!\SW[0]~input_o\ & (((\SW[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \displ|s_addrCounters[3][0]~q\,
	datac => \SW[1]~input_o\,
	datad => \displ|s_addrCounters[1][0]~q\,
	combout => \displ|Mux5~0_combout\);

-- Location: LCCOMB_X80_Y18_N28
\displ|Mux5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux5~1_combout\ = (\SW[0]~input_o\ & (((\displ|Mux5~0_combout\)))) # (!\SW[0]~input_o\ & ((\displ|Mux5~0_combout\ & (\displ|s_addrCounters[2][0]~q\)) # (!\displ|Mux5~0_combout\ & ((\displ|s_addrCounters[0][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \displ|s_addrCounters[0][0]~q\,
	datad => \displ|Mux5~0_combout\,
	combout => \displ|Mux5~1_combout\);

-- Location: LCCOMB_X80_Y18_N12
\displ|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Add0~0_combout\ = \displ|Mux5~1_combout\ $ (VCC)
-- \displ|Add0~1\ = CARRY(\displ|Mux5~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \displ|Mux5~1_combout\,
	datad => VCC,
	combout => \displ|Add0~0_combout\,
	cout => \displ|Add0~1\);

-- Location: LCCOMB_X79_Y19_N14
\displ|s_addrCounters~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_addrCounters~8_combout\ = (\displ|Decoder0~2_combout\ & ((\displ|Add0~0_combout\))) # (!\displ|Decoder0~2_combout\ & (\displ|s_addrCounters[2][0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Decoder0~2_combout\,
	datac => \displ|s_addrCounters[2][0]~q\,
	datad => \displ|Add0~0_combout\,
	combout => \displ|s_addrCounters~8_combout\);

-- Location: FF_X79_Y19_N15
\displ|s_addrCounters[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_addrCounters~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_addrCounters[2][0]~q\);

-- Location: FF_X80_Y18_N15
\displ|s_addrCounters[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|Add0~2_combout\,
	ena => \displ|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_addrCounters[0][1]~q\);

-- Location: LCCOMB_X79_Y18_N4
\displ|s_addrCounters~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_addrCounters~12_combout\ = (\displ|Decoder0~3_combout\ & ((\displ|Add0~2_combout\))) # (!\displ|Decoder0~3_combout\ & (\displ|s_addrCounters[3][1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Decoder0~3_combout\,
	datac => \displ|s_addrCounters[3][1]~q\,
	datad => \displ|Add0~2_combout\,
	combout => \displ|s_addrCounters~12_combout\);

-- Location: FF_X79_Y18_N5
\displ|s_addrCounters[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_addrCounters~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_addrCounters[3][1]~q\);

-- Location: LCCOMB_X80_Y18_N30
\displ|s_addrCounters~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_addrCounters~2_combout\ = (\displ|Decoder0~1_combout\ & (\displ|Add0~2_combout\)) # (!\displ|Decoder0~1_combout\ & ((\displ|s_addrCounters[1][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \displ|Add0~2_combout\,
	datac => \displ|s_addrCounters[1][1]~q\,
	datad => \displ|Decoder0~1_combout\,
	combout => \displ|s_addrCounters~2_combout\);

-- Location: FF_X80_Y18_N31
\displ|s_addrCounters[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_addrCounters~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_addrCounters[1][1]~q\);

-- Location: LCCOMB_X79_Y18_N20
\displ|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux4~0_combout\ = (\SW[1]~input_o\ & (((\displ|s_addrCounters[3][1]~q\)) # (!\SW[0]~input_o\))) # (!\SW[1]~input_o\ & (\SW[0]~input_o\ & ((\displ|s_addrCounters[1][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \SW[0]~input_o\,
	datac => \displ|s_addrCounters[3][1]~q\,
	datad => \displ|s_addrCounters[1][1]~q\,
	combout => \displ|Mux4~0_combout\);

-- Location: LCCOMB_X79_Y18_N26
\displ|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux4~1_combout\ = (\SW[0]~input_o\ & (((\displ|Mux4~0_combout\)))) # (!\SW[0]~input_o\ & ((\displ|Mux4~0_combout\ & (\displ|s_addrCounters[2][1]~q\)) # (!\displ|Mux4~0_combout\ & ((\displ|s_addrCounters[0][1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \SW[0]~input_o\,
	datac => \displ|s_addrCounters[0][1]~q\,
	datad => \displ|Mux4~0_combout\,
	combout => \displ|Mux4~1_combout\);

-- Location: LCCOMB_X80_Y18_N14
\displ|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Add0~2_combout\ = (\displ|s_inc~q\ & ((\displ|Mux4~1_combout\ & (!\displ|Add0~1\)) # (!\displ|Mux4~1_combout\ & ((\displ|Add0~1\) # (GND))))) # (!\displ|s_inc~q\ & ((\displ|Mux4~1_combout\ & (\displ|Add0~1\ & VCC)) # (!\displ|Mux4~1_combout\ & 
-- (!\displ|Add0~1\))))
-- \displ|Add0~3\ = CARRY((\displ|s_inc~q\ & ((!\displ|Add0~1\) # (!\displ|Mux4~1_combout\))) # (!\displ|s_inc~q\ & (!\displ|Mux4~1_combout\ & !\displ|Add0~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_inc~q\,
	datab => \displ|Mux4~1_combout\,
	datad => VCC,
	cin => \displ|Add0~1\,
	combout => \displ|Add0~2_combout\,
	cout => \displ|Add0~3\);

-- Location: LCCOMB_X79_Y18_N8
\displ|s_addrCounters~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_addrCounters~9_combout\ = (\displ|Decoder0~2_combout\ & ((\displ|Add0~2_combout\))) # (!\displ|Decoder0~2_combout\ & (\displ|s_addrCounters[2][1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Decoder0~2_combout\,
	datac => \displ|s_addrCounters[2][1]~q\,
	datad => \displ|Add0~2_combout\,
	combout => \displ|s_addrCounters~9_combout\);

-- Location: FF_X79_Y18_N9
\displ|s_addrCounters[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_addrCounters~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_addrCounters[2][1]~q\);

-- Location: FF_X80_Y18_N17
\displ|s_addrCounters[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|Add0~4_combout\,
	ena => \displ|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_addrCounters[0][2]~q\);

-- Location: LCCOMB_X77_Y18_N16
\displ|s_addrCounters~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_addrCounters~3_combout\ = (\displ|Decoder0~1_combout\ & ((\displ|Add0~4_combout\))) # (!\displ|Decoder0~1_combout\ & (\displ|s_addrCounters[1][2]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \displ|Decoder0~1_combout\,
	datac => \displ|s_addrCounters[1][2]~q\,
	datad => \displ|Add0~4_combout\,
	combout => \displ|s_addrCounters~3_combout\);

-- Location: FF_X77_Y18_N17
\displ|s_addrCounters[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_addrCounters~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_addrCounters[1][2]~q\);

-- Location: LCCOMB_X80_Y18_N24
\displ|s_addrCounters~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_addrCounters~13_combout\ = (\displ|Decoder0~3_combout\ & ((\displ|Add0~4_combout\))) # (!\displ|Decoder0~3_combout\ & (\displ|s_addrCounters[3][2]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \displ|Decoder0~3_combout\,
	datac => \displ|s_addrCounters[3][2]~q\,
	datad => \displ|Add0~4_combout\,
	combout => \displ|s_addrCounters~13_combout\);

-- Location: FF_X80_Y18_N25
\displ|s_addrCounters[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_addrCounters~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_addrCounters[3][2]~q\);

-- Location: LCCOMB_X81_Y18_N26
\displ|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux3~0_combout\ = (\SW[0]~input_o\ & ((\SW[1]~input_o\ & ((\displ|s_addrCounters[3][2]~q\))) # (!\SW[1]~input_o\ & (\displ|s_addrCounters[1][2]~q\)))) # (!\SW[0]~input_o\ & (((\SW[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[1][2]~q\,
	datab => \SW[0]~input_o\,
	datac => \SW[1]~input_o\,
	datad => \displ|s_addrCounters[3][2]~q\,
	combout => \displ|Mux3~0_combout\);

-- Location: LCCOMB_X80_Y18_N2
\displ|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux3~1_combout\ = (\SW[0]~input_o\ & (((\displ|Mux3~0_combout\)))) # (!\SW[0]~input_o\ & ((\displ|Mux3~0_combout\ & (\displ|s_addrCounters[2][2]~q\)) # (!\displ|Mux3~0_combout\ & ((\displ|s_addrCounters[0][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \displ|s_addrCounters[2][2]~q\,
	datac => \displ|s_addrCounters[0][2]~q\,
	datad => \displ|Mux3~0_combout\,
	combout => \displ|Mux3~1_combout\);

-- Location: LCCOMB_X80_Y18_N16
\displ|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Add0~4_combout\ = ((\displ|s_inc~q\ $ (\displ|Mux3~1_combout\ $ (\displ|Add0~3\)))) # (GND)
-- \displ|Add0~5\ = CARRY((\displ|s_inc~q\ & (\displ|Mux3~1_combout\ & !\displ|Add0~3\)) # (!\displ|s_inc~q\ & ((\displ|Mux3~1_combout\) # (!\displ|Add0~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_inc~q\,
	datab => \displ|Mux3~1_combout\,
	datad => VCC,
	cin => \displ|Add0~3\,
	combout => \displ|Add0~4_combout\,
	cout => \displ|Add0~5\);

-- Location: LCCOMB_X77_Y18_N10
\displ|s_addrCounters~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_addrCounters~6_combout\ = (\displ|Decoder0~2_combout\ & ((\displ|Add0~4_combout\))) # (!\displ|Decoder0~2_combout\ & (\displ|s_addrCounters[2][2]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \displ|Decoder0~2_combout\,
	datac => \displ|s_addrCounters[2][2]~q\,
	datad => \displ|Add0~4_combout\,
	combout => \displ|s_addrCounters~6_combout\);

-- Location: FF_X77_Y18_N11
\displ|s_addrCounters[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_addrCounters~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_addrCounters[2][2]~q\);

-- Location: FF_X80_Y18_N9
\displ|s_addrCounters[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \displ|Add0~6_combout\,
	sload => VCC,
	ena => \displ|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_addrCounters[0][3]~q\);

-- Location: LCCOMB_X81_Y18_N22
\displ|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux2~0_combout\ = (!\SW[0]~input_o\ & ((\SW[1]~input_o\ & ((\displ|s_addrCounters[2][3]~q\))) # (!\SW[1]~input_o\ & (\displ|s_addrCounters[0][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[0][3]~q\,
	datab => \SW[1]~input_o\,
	datac => \SW[0]~input_o\,
	datad => \displ|s_addrCounters[2][3]~q\,
	combout => \displ|Mux2~0_combout\);

-- Location: LCCOMB_X81_Y18_N6
\displ|s_addrCounters~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_addrCounters~14_combout\ = (\displ|Decoder0~3_combout\ & ((\displ|Add0~6_combout\))) # (!\displ|Decoder0~3_combout\ & (\displ|s_addrCounters[3][3]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \displ|Decoder0~3_combout\,
	datac => \displ|s_addrCounters[3][3]~q\,
	datad => \displ|Add0~6_combout\,
	combout => \displ|s_addrCounters~14_combout\);

-- Location: FF_X81_Y18_N7
\displ|s_addrCounters[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_addrCounters~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_addrCounters[3][3]~q\);

-- Location: LCCOMB_X81_Y18_N0
\displ|s_addrCounters~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_addrCounters~5_combout\ = (\displ|Decoder0~1_combout\ & ((\displ|Add0~6_combout\))) # (!\displ|Decoder0~1_combout\ & (\displ|s_addrCounters[1][3]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \displ|Decoder0~1_combout\,
	datac => \displ|s_addrCounters[1][3]~q\,
	datad => \displ|Add0~6_combout\,
	combout => \displ|s_addrCounters~5_combout\);

-- Location: FF_X81_Y18_N1
\displ|s_addrCounters[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_addrCounters~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_addrCounters[1][3]~q\);

-- Location: LCCOMB_X81_Y18_N20
\displ|Mux40~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux40~0_combout\ = (\SW[0]~input_o\ & ((\SW[1]~input_o\ & (\displ|s_addrCounters[3][3]~q\)) # (!\SW[1]~input_o\ & ((\displ|s_addrCounters[1][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[3][3]~q\,
	datab => \SW[0]~input_o\,
	datac => \SW[1]~input_o\,
	datad => \displ|s_addrCounters[1][3]~q\,
	combout => \displ|Mux40~0_combout\);

-- Location: LCCOMB_X81_Y18_N12
\displ|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux2~1_combout\ = (\displ|Mux2~0_combout\) # (\displ|Mux40~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \displ|Mux2~0_combout\,
	datad => \displ|Mux40~0_combout\,
	combout => \displ|Mux2~1_combout\);

-- Location: LCCOMB_X80_Y18_N18
\displ|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Add0~6_combout\ = (\displ|s_inc~q\ & ((\displ|Mux2~1_combout\ & (!\displ|Add0~5\)) # (!\displ|Mux2~1_combout\ & ((\displ|Add0~5\) # (GND))))) # (!\displ|s_inc~q\ & ((\displ|Mux2~1_combout\ & (\displ|Add0~5\ & VCC)) # (!\displ|Mux2~1_combout\ & 
-- (!\displ|Add0~5\))))
-- \displ|Add0~7\ = CARRY((\displ|s_inc~q\ & ((!\displ|Add0~5\) # (!\displ|Mux2~1_combout\))) # (!\displ|s_inc~q\ & (!\displ|Mux2~1_combout\ & !\displ|Add0~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_inc~q\,
	datab => \displ|Mux2~1_combout\,
	datad => VCC,
	cin => \displ|Add0~5\,
	combout => \displ|Add0~6_combout\,
	cout => \displ|Add0~7\);

-- Location: LCCOMB_X81_Y18_N18
\displ|s_addrCounters~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_addrCounters~7_combout\ = (\displ|Decoder0~2_combout\ & ((\displ|Add0~6_combout\))) # (!\displ|Decoder0~2_combout\ & (\displ|s_addrCounters[2][3]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Decoder0~2_combout\,
	datac => \displ|s_addrCounters[2][3]~q\,
	datad => \displ|Add0~6_combout\,
	combout => \displ|s_addrCounters~7_combout\);

-- Location: FF_X81_Y18_N19
\displ|s_addrCounters[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_addrCounters~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_addrCounters[2][3]~q\);

-- Location: LCCOMB_X60_Y26_N0
\regFile|DU_mem|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|Equal0~0_combout\ = (!\displ|s_addrCounters[2][0]~q\ & (!\displ|s_addrCounters[2][1]~q\ & (!\displ|s_addrCounters[2][2]~q\ & !\displ|s_addrCounters[2][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \displ|s_addrCounters[2][1]~q\,
	datac => \displ|s_addrCounters[2][2]~q\,
	datad => \displ|s_addrCounters[2][3]~q\,
	combout => \regFile|DU_mem|Equal0~0_combout\);

-- Location: LCCOMB_X80_Y22_N12
\displ|s_addrCounters~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_addrCounters~0_combout\ = (\displ|Decoder0~1_combout\ & ((\displ|Add0~8_combout\))) # (!\displ|Decoder0~1_combout\ & (\displ|s_addrCounters[1][4]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Decoder0~1_combout\,
	datac => \displ|s_addrCounters[1][4]~q\,
	datad => \displ|Add0~8_combout\,
	combout => \displ|s_addrCounters~0_combout\);

-- Location: FF_X80_Y22_N13
\displ|s_addrCounters[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_addrCounters~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_addrCounters[1][4]~q\);

-- Location: LCCOMB_X80_Y22_N10
\displ|s_addrCounters~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_addrCounters~15_combout\ = (\displ|Decoder0~3_combout\ & ((\displ|Add0~8_combout\))) # (!\displ|Decoder0~3_combout\ & (\displ|s_addrCounters[3][4]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Decoder0~3_combout\,
	datac => \displ|s_addrCounters[3][4]~q\,
	datad => \displ|Add0~8_combout\,
	combout => \displ|s_addrCounters~15_combout\);

-- Location: FF_X80_Y22_N11
\displ|s_addrCounters[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_addrCounters~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_addrCounters[3][4]~q\);

-- Location: LCCOMB_X80_Y22_N28
\displ|Mux39~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux39~0_combout\ = (\SW[0]~input_o\ & ((\SW[1]~input_o\ & ((\displ|s_addrCounters[3][4]~q\))) # (!\SW[1]~input_o\ & (\displ|s_addrCounters[1][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[1][4]~q\,
	datab => \SW[1]~input_o\,
	datac => \SW[0]~input_o\,
	datad => \displ|s_addrCounters[3][4]~q\,
	combout => \displ|Mux39~0_combout\);

-- Location: FF_X80_Y18_N21
\displ|s_addrCounters[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|Add0~8_combout\,
	ena => \displ|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_addrCounters[0][4]~q\);

-- Location: LCCOMB_X81_Y18_N16
\displ|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux1~0_combout\ = (!\SW[0]~input_o\ & ((\SW[1]~input_o\ & (\displ|s_addrCounters[2][4]~q\)) # (!\SW[1]~input_o\ & ((\displ|s_addrCounters[0][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][4]~q\,
	datab => \SW[1]~input_o\,
	datac => \SW[0]~input_o\,
	datad => \displ|s_addrCounters[0][4]~q\,
	combout => \displ|Mux1~0_combout\);

-- Location: LCCOMB_X80_Y18_N8
\displ|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux1~1_combout\ = (\displ|Mux39~0_combout\) # (\displ|Mux1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \displ|Mux39~0_combout\,
	datad => \displ|Mux1~0_combout\,
	combout => \displ|Mux1~1_combout\);

-- Location: LCCOMB_X80_Y18_N20
\displ|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Add0~8_combout\ = ((\displ|s_inc~q\ $ (\displ|Mux1~1_combout\ $ (\displ|Add0~7\)))) # (GND)
-- \displ|Add0~9\ = CARRY((\displ|s_inc~q\ & (\displ|Mux1~1_combout\ & !\displ|Add0~7\)) # (!\displ|s_inc~q\ & ((\displ|Mux1~1_combout\) # (!\displ|Add0~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_inc~q\,
	datab => \displ|Mux1~1_combout\,
	datad => VCC,
	cin => \displ|Add0~7\,
	combout => \displ|Add0~8_combout\,
	cout => \displ|Add0~9\);

-- Location: LCCOMB_X80_Y18_N0
\displ|s_addrCounters~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_addrCounters~10_combout\ = (\displ|Decoder0~2_combout\ & ((\displ|Add0~8_combout\))) # (!\displ|Decoder0~2_combout\ & (\displ|s_addrCounters[2][4]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \displ|Decoder0~2_combout\,
	datac => \displ|s_addrCounters[2][4]~q\,
	datad => \displ|Add0~8_combout\,
	combout => \displ|s_addrCounters~10_combout\);

-- Location: FF_X80_Y18_N1
\displ|s_addrCounters[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_addrCounters~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_addrCounters[2][4]~q\);

-- Location: LCCOMB_X102_Y34_N8
\debnc|s_debounceCnt[0]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \debnc|s_debounceCnt[0]~24_combout\ = \debnc|s_debounceCnt\(0) $ (VCC)
-- \debnc|s_debounceCnt[0]~25\ = CARRY(\debnc|s_debounceCnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debnc|s_debounceCnt\(0),
	datad => VCC,
	combout => \debnc|s_debounceCnt[0]~24_combout\,
	cout => \debnc|s_debounceCnt[0]~25\);

-- Location: IOIBUF_X115_Y40_N8
\KEY[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(0),
	o => \KEY[0]~input_o\);

-- Location: LCCOMB_X103_Y34_N18
\debnc|s_dirtyIn~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \debnc|s_dirtyIn~0_combout\ = !\KEY[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \KEY[0]~input_o\,
	combout => \debnc|s_dirtyIn~0_combout\);

-- Location: FF_X103_Y34_N19
\debnc|s_dirtyIn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debnc|s_dirtyIn~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debnc|s_dirtyIn~q\);

-- Location: LCCOMB_X102_Y34_N10
\debnc|s_debounceCnt[1]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \debnc|s_debounceCnt[1]~31_combout\ = (\debnc|s_debounceCnt\(1) & (!\debnc|s_debounceCnt[0]~25\)) # (!\debnc|s_debounceCnt\(1) & ((\debnc|s_debounceCnt[0]~25\) # (GND)))
-- \debnc|s_debounceCnt[1]~32\ = CARRY((!\debnc|s_debounceCnt[0]~25\) # (!\debnc|s_debounceCnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debnc|s_debounceCnt\(1),
	datad => VCC,
	cin => \debnc|s_debounceCnt[0]~25\,
	combout => \debnc|s_debounceCnt[1]~31_combout\,
	cout => \debnc|s_debounceCnt[1]~32\);

-- Location: LCCOMB_X102_Y34_N12
\debnc|s_debounceCnt[2]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \debnc|s_debounceCnt[2]~33_combout\ = (\debnc|s_debounceCnt\(2) & (\debnc|s_debounceCnt[1]~32\ $ (GND))) # (!\debnc|s_debounceCnt\(2) & (!\debnc|s_debounceCnt[1]~32\ & VCC))
-- \debnc|s_debounceCnt[2]~34\ = CARRY((\debnc|s_debounceCnt\(2) & !\debnc|s_debounceCnt[1]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debnc|s_debounceCnt\(2),
	datad => VCC,
	cin => \debnc|s_debounceCnt[1]~32\,
	combout => \debnc|s_debounceCnt[2]~33_combout\,
	cout => \debnc|s_debounceCnt[2]~34\);

-- Location: FF_X102_Y34_N13
\debnc|s_debounceCnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debnc|s_debounceCnt[2]~33_combout\,
	sclr => \debnc|ALT_INV_s_dirtyIn~q\,
	ena => \debnc|s_debounceCnt[6]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debnc|s_debounceCnt\(2));

-- Location: LCCOMB_X102_Y34_N14
\debnc|s_debounceCnt[3]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \debnc|s_debounceCnt[3]~35_combout\ = (\debnc|s_debounceCnt\(3) & (!\debnc|s_debounceCnt[2]~34\)) # (!\debnc|s_debounceCnt\(3) & ((\debnc|s_debounceCnt[2]~34\) # (GND)))
-- \debnc|s_debounceCnt[3]~36\ = CARRY((!\debnc|s_debounceCnt[2]~34\) # (!\debnc|s_debounceCnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debnc|s_debounceCnt\(3),
	datad => VCC,
	cin => \debnc|s_debounceCnt[2]~34\,
	combout => \debnc|s_debounceCnt[3]~35_combout\,
	cout => \debnc|s_debounceCnt[3]~36\);

-- Location: FF_X102_Y34_N15
\debnc|s_debounceCnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debnc|s_debounceCnt[3]~35_combout\,
	sclr => \debnc|ALT_INV_s_dirtyIn~q\,
	ena => \debnc|s_debounceCnt[6]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debnc|s_debounceCnt\(3));

-- Location: LCCOMB_X102_Y34_N16
\debnc|s_debounceCnt[4]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \debnc|s_debounceCnt[4]~37_combout\ = (\debnc|s_debounceCnt\(4) & (\debnc|s_debounceCnt[3]~36\ $ (GND))) # (!\debnc|s_debounceCnt\(4) & (!\debnc|s_debounceCnt[3]~36\ & VCC))
-- \debnc|s_debounceCnt[4]~38\ = CARRY((\debnc|s_debounceCnt\(4) & !\debnc|s_debounceCnt[3]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debnc|s_debounceCnt\(4),
	datad => VCC,
	cin => \debnc|s_debounceCnt[3]~36\,
	combout => \debnc|s_debounceCnt[4]~37_combout\,
	cout => \debnc|s_debounceCnt[4]~38\);

-- Location: FF_X102_Y34_N17
\debnc|s_debounceCnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debnc|s_debounceCnt[4]~37_combout\,
	sclr => \debnc|ALT_INV_s_dirtyIn~q\,
	ena => \debnc|s_debounceCnt[6]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debnc|s_debounceCnt\(4));

-- Location: LCCOMB_X102_Y34_N18
\debnc|s_debounceCnt[5]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \debnc|s_debounceCnt[5]~39_combout\ = (\debnc|s_debounceCnt\(5) & (!\debnc|s_debounceCnt[4]~38\)) # (!\debnc|s_debounceCnt\(5) & ((\debnc|s_debounceCnt[4]~38\) # (GND)))
-- \debnc|s_debounceCnt[5]~40\ = CARRY((!\debnc|s_debounceCnt[4]~38\) # (!\debnc|s_debounceCnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debnc|s_debounceCnt\(5),
	datad => VCC,
	cin => \debnc|s_debounceCnt[4]~38\,
	combout => \debnc|s_debounceCnt[5]~39_combout\,
	cout => \debnc|s_debounceCnt[5]~40\);

-- Location: FF_X102_Y34_N19
\debnc|s_debounceCnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debnc|s_debounceCnt[5]~39_combout\,
	sclr => \debnc|ALT_INV_s_dirtyIn~q\,
	ena => \debnc|s_debounceCnt[6]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debnc|s_debounceCnt\(5));

-- Location: LCCOMB_X102_Y34_N20
\debnc|s_debounceCnt[6]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \debnc|s_debounceCnt[6]~41_combout\ = (\debnc|s_debounceCnt\(6) & (\debnc|s_debounceCnt[5]~40\ $ (GND))) # (!\debnc|s_debounceCnt\(6) & (!\debnc|s_debounceCnt[5]~40\ & VCC))
-- \debnc|s_debounceCnt[6]~42\ = CARRY((\debnc|s_debounceCnt\(6) & !\debnc|s_debounceCnt[5]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debnc|s_debounceCnt\(6),
	datad => VCC,
	cin => \debnc|s_debounceCnt[5]~40\,
	combout => \debnc|s_debounceCnt[6]~41_combout\,
	cout => \debnc|s_debounceCnt[6]~42\);

-- Location: FF_X102_Y34_N21
\debnc|s_debounceCnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debnc|s_debounceCnt[6]~41_combout\,
	sclr => \debnc|ALT_INV_s_dirtyIn~q\,
	ena => \debnc|s_debounceCnt[6]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debnc|s_debounceCnt\(6));

-- Location: LCCOMB_X102_Y34_N22
\debnc|s_debounceCnt[7]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \debnc|s_debounceCnt[7]~43_combout\ = (\debnc|s_debounceCnt\(7) & (!\debnc|s_debounceCnt[6]~42\)) # (!\debnc|s_debounceCnt\(7) & ((\debnc|s_debounceCnt[6]~42\) # (GND)))
-- \debnc|s_debounceCnt[7]~44\ = CARRY((!\debnc|s_debounceCnt[6]~42\) # (!\debnc|s_debounceCnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debnc|s_debounceCnt\(7),
	datad => VCC,
	cin => \debnc|s_debounceCnt[6]~42\,
	combout => \debnc|s_debounceCnt[7]~43_combout\,
	cout => \debnc|s_debounceCnt[7]~44\);

-- Location: FF_X102_Y34_N23
\debnc|s_debounceCnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debnc|s_debounceCnt[7]~43_combout\,
	sclr => \debnc|ALT_INV_s_dirtyIn~q\,
	ena => \debnc|s_debounceCnt[6]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debnc|s_debounceCnt\(7));

-- Location: LCCOMB_X102_Y34_N24
\debnc|s_debounceCnt[8]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \debnc|s_debounceCnt[8]~45_combout\ = (\debnc|s_debounceCnt\(8) & (\debnc|s_debounceCnt[7]~44\ $ (GND))) # (!\debnc|s_debounceCnt\(8) & (!\debnc|s_debounceCnt[7]~44\ & VCC))
-- \debnc|s_debounceCnt[8]~46\ = CARRY((\debnc|s_debounceCnt\(8) & !\debnc|s_debounceCnt[7]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debnc|s_debounceCnt\(8),
	datad => VCC,
	cin => \debnc|s_debounceCnt[7]~44\,
	combout => \debnc|s_debounceCnt[8]~45_combout\,
	cout => \debnc|s_debounceCnt[8]~46\);

-- Location: FF_X102_Y34_N25
\debnc|s_debounceCnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debnc|s_debounceCnt[8]~45_combout\,
	sclr => \debnc|ALT_INV_s_dirtyIn~q\,
	ena => \debnc|s_debounceCnt[6]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debnc|s_debounceCnt\(8));

-- Location: LCCOMB_X102_Y34_N26
\debnc|s_debounceCnt[9]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \debnc|s_debounceCnt[9]~47_combout\ = (\debnc|s_debounceCnt\(9) & (!\debnc|s_debounceCnt[8]~46\)) # (!\debnc|s_debounceCnt\(9) & ((\debnc|s_debounceCnt[8]~46\) # (GND)))
-- \debnc|s_debounceCnt[9]~48\ = CARRY((!\debnc|s_debounceCnt[8]~46\) # (!\debnc|s_debounceCnt\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debnc|s_debounceCnt\(9),
	datad => VCC,
	cin => \debnc|s_debounceCnt[8]~46\,
	combout => \debnc|s_debounceCnt[9]~47_combout\,
	cout => \debnc|s_debounceCnt[9]~48\);

-- Location: FF_X102_Y34_N27
\debnc|s_debounceCnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debnc|s_debounceCnt[9]~47_combout\,
	sclr => \debnc|ALT_INV_s_dirtyIn~q\,
	ena => \debnc|s_debounceCnt[6]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debnc|s_debounceCnt\(9));

-- Location: LCCOMB_X102_Y34_N28
\debnc|s_debounceCnt[10]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \debnc|s_debounceCnt[10]~49_combout\ = (\debnc|s_debounceCnt\(10) & (\debnc|s_debounceCnt[9]~48\ $ (GND))) # (!\debnc|s_debounceCnt\(10) & (!\debnc|s_debounceCnt[9]~48\ & VCC))
-- \debnc|s_debounceCnt[10]~50\ = CARRY((\debnc|s_debounceCnt\(10) & !\debnc|s_debounceCnt[9]~48\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debnc|s_debounceCnt\(10),
	datad => VCC,
	cin => \debnc|s_debounceCnt[9]~48\,
	combout => \debnc|s_debounceCnt[10]~49_combout\,
	cout => \debnc|s_debounceCnt[10]~50\);

-- Location: FF_X102_Y34_N29
\debnc|s_debounceCnt[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debnc|s_debounceCnt[10]~49_combout\,
	sclr => \debnc|ALT_INV_s_dirtyIn~q\,
	ena => \debnc|s_debounceCnt[6]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debnc|s_debounceCnt\(10));

-- Location: LCCOMB_X102_Y34_N30
\debnc|s_debounceCnt[11]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \debnc|s_debounceCnt[11]~51_combout\ = (\debnc|s_debounceCnt\(11) & (!\debnc|s_debounceCnt[10]~50\)) # (!\debnc|s_debounceCnt\(11) & ((\debnc|s_debounceCnt[10]~50\) # (GND)))
-- \debnc|s_debounceCnt[11]~52\ = CARRY((!\debnc|s_debounceCnt[10]~50\) # (!\debnc|s_debounceCnt\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debnc|s_debounceCnt\(11),
	datad => VCC,
	cin => \debnc|s_debounceCnt[10]~50\,
	combout => \debnc|s_debounceCnt[11]~51_combout\,
	cout => \debnc|s_debounceCnt[11]~52\);

-- Location: FF_X102_Y34_N31
\debnc|s_debounceCnt[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debnc|s_debounceCnt[11]~51_combout\,
	sclr => \debnc|ALT_INV_s_dirtyIn~q\,
	ena => \debnc|s_debounceCnt[6]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debnc|s_debounceCnt\(11));

-- Location: LCCOMB_X102_Y33_N0
\debnc|s_debounceCnt[12]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \debnc|s_debounceCnt[12]~53_combout\ = (\debnc|s_debounceCnt\(12) & (\debnc|s_debounceCnt[11]~52\ $ (GND))) # (!\debnc|s_debounceCnt\(12) & (!\debnc|s_debounceCnt[11]~52\ & VCC))
-- \debnc|s_debounceCnt[12]~54\ = CARRY((\debnc|s_debounceCnt\(12) & !\debnc|s_debounceCnt[11]~52\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debnc|s_debounceCnt\(12),
	datad => VCC,
	cin => \debnc|s_debounceCnt[11]~52\,
	combout => \debnc|s_debounceCnt[12]~53_combout\,
	cout => \debnc|s_debounceCnt[12]~54\);

-- Location: FF_X102_Y33_N1
\debnc|s_debounceCnt[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debnc|s_debounceCnt[12]~53_combout\,
	sclr => \debnc|ALT_INV_s_dirtyIn~q\,
	ena => \debnc|s_debounceCnt[6]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debnc|s_debounceCnt\(12));

-- Location: LCCOMB_X102_Y33_N2
\debnc|s_debounceCnt[13]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \debnc|s_debounceCnt[13]~55_combout\ = (\debnc|s_debounceCnt\(13) & (!\debnc|s_debounceCnt[12]~54\)) # (!\debnc|s_debounceCnt\(13) & ((\debnc|s_debounceCnt[12]~54\) # (GND)))
-- \debnc|s_debounceCnt[13]~56\ = CARRY((!\debnc|s_debounceCnt[12]~54\) # (!\debnc|s_debounceCnt\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debnc|s_debounceCnt\(13),
	datad => VCC,
	cin => \debnc|s_debounceCnt[12]~54\,
	combout => \debnc|s_debounceCnt[13]~55_combout\,
	cout => \debnc|s_debounceCnt[13]~56\);

-- Location: FF_X102_Y33_N3
\debnc|s_debounceCnt[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debnc|s_debounceCnt[13]~55_combout\,
	sclr => \debnc|ALT_INV_s_dirtyIn~q\,
	ena => \debnc|s_debounceCnt[6]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debnc|s_debounceCnt\(13));

-- Location: LCCOMB_X102_Y33_N4
\debnc|s_debounceCnt[14]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \debnc|s_debounceCnt[14]~57_combout\ = (\debnc|s_debounceCnt\(14) & (\debnc|s_debounceCnt[13]~56\ $ (GND))) # (!\debnc|s_debounceCnt\(14) & (!\debnc|s_debounceCnt[13]~56\ & VCC))
-- \debnc|s_debounceCnt[14]~58\ = CARRY((\debnc|s_debounceCnt\(14) & !\debnc|s_debounceCnt[13]~56\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debnc|s_debounceCnt\(14),
	datad => VCC,
	cin => \debnc|s_debounceCnt[13]~56\,
	combout => \debnc|s_debounceCnt[14]~57_combout\,
	cout => \debnc|s_debounceCnt[14]~58\);

-- Location: FF_X102_Y33_N5
\debnc|s_debounceCnt[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debnc|s_debounceCnt[14]~57_combout\,
	sclr => \debnc|ALT_INV_s_dirtyIn~q\,
	ena => \debnc|s_debounceCnt[6]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debnc|s_debounceCnt\(14));

-- Location: LCCOMB_X102_Y33_N6
\debnc|s_debounceCnt[15]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \debnc|s_debounceCnt[15]~59_combout\ = (\debnc|s_debounceCnt\(15) & (!\debnc|s_debounceCnt[14]~58\)) # (!\debnc|s_debounceCnt\(15) & ((\debnc|s_debounceCnt[14]~58\) # (GND)))
-- \debnc|s_debounceCnt[15]~60\ = CARRY((!\debnc|s_debounceCnt[14]~58\) # (!\debnc|s_debounceCnt\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debnc|s_debounceCnt\(15),
	datad => VCC,
	cin => \debnc|s_debounceCnt[14]~58\,
	combout => \debnc|s_debounceCnt[15]~59_combout\,
	cout => \debnc|s_debounceCnt[15]~60\);

-- Location: FF_X102_Y33_N7
\debnc|s_debounceCnt[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debnc|s_debounceCnt[15]~59_combout\,
	sclr => \debnc|ALT_INV_s_dirtyIn~q\,
	ena => \debnc|s_debounceCnt[6]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debnc|s_debounceCnt\(15));

-- Location: LCCOMB_X102_Y33_N8
\debnc|s_debounceCnt[16]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \debnc|s_debounceCnt[16]~61_combout\ = (\debnc|s_debounceCnt\(16) & (\debnc|s_debounceCnt[15]~60\ $ (GND))) # (!\debnc|s_debounceCnt\(16) & (!\debnc|s_debounceCnt[15]~60\ & VCC))
-- \debnc|s_debounceCnt[16]~62\ = CARRY((\debnc|s_debounceCnt\(16) & !\debnc|s_debounceCnt[15]~60\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debnc|s_debounceCnt\(16),
	datad => VCC,
	cin => \debnc|s_debounceCnt[15]~60\,
	combout => \debnc|s_debounceCnt[16]~61_combout\,
	cout => \debnc|s_debounceCnt[16]~62\);

-- Location: FF_X102_Y33_N9
\debnc|s_debounceCnt[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debnc|s_debounceCnt[16]~61_combout\,
	sclr => \debnc|ALT_INV_s_dirtyIn~q\,
	ena => \debnc|s_debounceCnt[6]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debnc|s_debounceCnt\(16));

-- Location: LCCOMB_X102_Y33_N10
\debnc|s_debounceCnt[17]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \debnc|s_debounceCnt[17]~63_combout\ = (\debnc|s_debounceCnt\(17) & (!\debnc|s_debounceCnt[16]~62\)) # (!\debnc|s_debounceCnt\(17) & ((\debnc|s_debounceCnt[16]~62\) # (GND)))
-- \debnc|s_debounceCnt[17]~64\ = CARRY((!\debnc|s_debounceCnt[16]~62\) # (!\debnc|s_debounceCnt\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debnc|s_debounceCnt\(17),
	datad => VCC,
	cin => \debnc|s_debounceCnt[16]~62\,
	combout => \debnc|s_debounceCnt[17]~63_combout\,
	cout => \debnc|s_debounceCnt[17]~64\);

-- Location: FF_X102_Y33_N11
\debnc|s_debounceCnt[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debnc|s_debounceCnt[17]~63_combout\,
	sclr => \debnc|ALT_INV_s_dirtyIn~q\,
	ena => \debnc|s_debounceCnt[6]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debnc|s_debounceCnt\(17));

-- Location: LCCOMB_X102_Y33_N12
\debnc|s_debounceCnt[18]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \debnc|s_debounceCnt[18]~65_combout\ = (\debnc|s_debounceCnt\(18) & (\debnc|s_debounceCnt[17]~64\ $ (GND))) # (!\debnc|s_debounceCnt\(18) & (!\debnc|s_debounceCnt[17]~64\ & VCC))
-- \debnc|s_debounceCnt[18]~66\ = CARRY((\debnc|s_debounceCnt\(18) & !\debnc|s_debounceCnt[17]~64\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debnc|s_debounceCnt\(18),
	datad => VCC,
	cin => \debnc|s_debounceCnt[17]~64\,
	combout => \debnc|s_debounceCnt[18]~65_combout\,
	cout => \debnc|s_debounceCnt[18]~66\);

-- Location: FF_X102_Y33_N13
\debnc|s_debounceCnt[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debnc|s_debounceCnt[18]~65_combout\,
	sclr => \debnc|ALT_INV_s_dirtyIn~q\,
	ena => \debnc|s_debounceCnt[6]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debnc|s_debounceCnt\(18));

-- Location: LCCOMB_X102_Y33_N14
\debnc|s_debounceCnt[19]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \debnc|s_debounceCnt[19]~67_combout\ = (\debnc|s_debounceCnt\(19) & (!\debnc|s_debounceCnt[18]~66\)) # (!\debnc|s_debounceCnt\(19) & ((\debnc|s_debounceCnt[18]~66\) # (GND)))
-- \debnc|s_debounceCnt[19]~68\ = CARRY((!\debnc|s_debounceCnt[18]~66\) # (!\debnc|s_debounceCnt\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debnc|s_debounceCnt\(19),
	datad => VCC,
	cin => \debnc|s_debounceCnt[18]~66\,
	combout => \debnc|s_debounceCnt[19]~67_combout\,
	cout => \debnc|s_debounceCnt[19]~68\);

-- Location: FF_X102_Y33_N15
\debnc|s_debounceCnt[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debnc|s_debounceCnt[19]~67_combout\,
	sclr => \debnc|ALT_INV_s_dirtyIn~q\,
	ena => \debnc|s_debounceCnt[6]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debnc|s_debounceCnt\(19));

-- Location: LCCOMB_X102_Y33_N16
\debnc|s_debounceCnt[20]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \debnc|s_debounceCnt[20]~69_combout\ = (\debnc|s_debounceCnt\(20) & (\debnc|s_debounceCnt[19]~68\ $ (GND))) # (!\debnc|s_debounceCnt\(20) & (!\debnc|s_debounceCnt[19]~68\ & VCC))
-- \debnc|s_debounceCnt[20]~70\ = CARRY((\debnc|s_debounceCnt\(20) & !\debnc|s_debounceCnt[19]~68\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debnc|s_debounceCnt\(20),
	datad => VCC,
	cin => \debnc|s_debounceCnt[19]~68\,
	combout => \debnc|s_debounceCnt[20]~69_combout\,
	cout => \debnc|s_debounceCnt[20]~70\);

-- Location: FF_X102_Y33_N17
\debnc|s_debounceCnt[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debnc|s_debounceCnt[20]~69_combout\,
	sclr => \debnc|ALT_INV_s_dirtyIn~q\,
	ena => \debnc|s_debounceCnt[6]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debnc|s_debounceCnt\(20));

-- Location: LCCOMB_X102_Y33_N18
\debnc|s_debounceCnt[21]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \debnc|s_debounceCnt[21]~71_combout\ = (\debnc|s_debounceCnt\(21) & (!\debnc|s_debounceCnt[20]~70\)) # (!\debnc|s_debounceCnt\(21) & ((\debnc|s_debounceCnt[20]~70\) # (GND)))
-- \debnc|s_debounceCnt[21]~72\ = CARRY((!\debnc|s_debounceCnt[20]~70\) # (!\debnc|s_debounceCnt\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debnc|s_debounceCnt\(21),
	datad => VCC,
	cin => \debnc|s_debounceCnt[20]~70\,
	combout => \debnc|s_debounceCnt[21]~71_combout\,
	cout => \debnc|s_debounceCnt[21]~72\);

-- Location: FF_X102_Y33_N19
\debnc|s_debounceCnt[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debnc|s_debounceCnt[21]~71_combout\,
	sclr => \debnc|ALT_INV_s_dirtyIn~q\,
	ena => \debnc|s_debounceCnt[6]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debnc|s_debounceCnt\(21));

-- Location: LCCOMB_X102_Y33_N20
\debnc|s_debounceCnt[22]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \debnc|s_debounceCnt[22]~73_combout\ = (\debnc|s_debounceCnt\(22) & (\debnc|s_debounceCnt[21]~72\ $ (GND))) # (!\debnc|s_debounceCnt\(22) & (!\debnc|s_debounceCnt[21]~72\ & VCC))
-- \debnc|s_debounceCnt[22]~74\ = CARRY((\debnc|s_debounceCnt\(22) & !\debnc|s_debounceCnt[21]~72\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debnc|s_debounceCnt\(22),
	datad => VCC,
	cin => \debnc|s_debounceCnt[21]~72\,
	combout => \debnc|s_debounceCnt[22]~73_combout\,
	cout => \debnc|s_debounceCnt[22]~74\);

-- Location: FF_X102_Y33_N21
\debnc|s_debounceCnt[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debnc|s_debounceCnt[22]~73_combout\,
	sclr => \debnc|ALT_INV_s_dirtyIn~q\,
	ena => \debnc|s_debounceCnt[6]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debnc|s_debounceCnt\(22));

-- Location: LCCOMB_X102_Y33_N22
\debnc|s_debounceCnt[23]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \debnc|s_debounceCnt[23]~75_combout\ = \debnc|s_debounceCnt\(23) $ (\debnc|s_debounceCnt[22]~74\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debnc|s_debounceCnt\(23),
	cin => \debnc|s_debounceCnt[22]~74\,
	combout => \debnc|s_debounceCnt[23]~75_combout\);

-- Location: FF_X102_Y33_N23
\debnc|s_debounceCnt[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debnc|s_debounceCnt[23]~75_combout\,
	sclr => \debnc|ALT_INV_s_dirtyIn~q\,
	ena => \debnc|s_debounceCnt[6]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debnc|s_debounceCnt\(23));

-- Location: LCCOMB_X103_Y34_N22
\debnc|s_debounceCnt[6]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \debnc|s_debounceCnt[6]~26_combout\ = (\debnc|s_dirtyIn~q\ & \debnc|s_debounceCnt\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debnc|s_dirtyIn~q\,
	datad => \debnc|s_debounceCnt\(23),
	combout => \debnc|s_debounceCnt[6]~26_combout\);

-- Location: LCCOMB_X102_Y33_N24
\debnc|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \debnc|Equal0~5_combout\ = (!\debnc|s_debounceCnt\(22) & !\debnc|s_debounceCnt\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debnc|s_debounceCnt\(22),
	datad => \debnc|s_debounceCnt\(21),
	combout => \debnc|Equal0~5_combout\);

-- Location: LCCOMB_X102_Y33_N30
\debnc|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \debnc|Equal0~4_combout\ = (\debnc|s_debounceCnt\(19) & \debnc|s_debounceCnt\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debnc|s_debounceCnt\(19),
	datad => \debnc|s_debounceCnt\(20),
	combout => \debnc|Equal0~4_combout\);

-- Location: LCCOMB_X102_Y33_N26
\debnc|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \debnc|Equal0~7_combout\ = (!\debnc|s_debounceCnt\(18) & (!\debnc|s_debounceCnt\(16) & !\debnc|s_debounceCnt\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debnc|s_debounceCnt\(18),
	datac => \debnc|s_debounceCnt\(16),
	datad => \debnc|s_debounceCnt\(17),
	combout => \debnc|Equal0~7_combout\);

-- Location: LCCOMB_X102_Y33_N28
\debnc|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \debnc|Equal0~3_combout\ = (!\debnc|s_debounceCnt\(14) & !\debnc|s_debounceCnt\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debnc|s_debounceCnt\(14),
	datad => \debnc|s_debounceCnt\(13),
	combout => \debnc|Equal0~3_combout\);

-- Location: LCCOMB_X102_Y34_N4
\debnc|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \debnc|Equal0~2_combout\ = (\debnc|s_debounceCnt\(9) & \debnc|s_debounceCnt\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debnc|s_debounceCnt\(9),
	datad => \debnc|s_debounceCnt\(10),
	combout => \debnc|Equal0~2_combout\);

-- Location: LCCOMB_X102_Y34_N6
\debnc|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \debnc|Equal0~1_combout\ = (!\debnc|s_debounceCnt\(4) & (!\debnc|s_debounceCnt\(6) & !\debnc|s_debounceCnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debnc|s_debounceCnt\(4),
	datac => \debnc|s_debounceCnt\(6),
	datad => \debnc|s_debounceCnt\(5),
	combout => \debnc|Equal0~1_combout\);

-- Location: LCCOMB_X102_Y34_N2
\debnc|s_debounceCnt[6]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \debnc|s_debounceCnt[6]~27_combout\ = (\debnc|s_debounceCnt\(8)) # ((\debnc|s_debounceCnt\(7) & ((!\debnc|Equal0~0_combout\) # (!\debnc|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debnc|Equal0~1_combout\,
	datab => \debnc|s_debounceCnt\(8),
	datac => \debnc|s_debounceCnt\(7),
	datad => \debnc|Equal0~0_combout\,
	combout => \debnc|s_debounceCnt[6]~27_combout\);

-- Location: LCCOMB_X103_Y34_N0
\debnc|s_debounceCnt[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \debnc|s_debounceCnt[6]~28_combout\ = (\debnc|s_debounceCnt\(12) & ((\debnc|s_debounceCnt\(11)) # ((\debnc|Equal0~2_combout\ & \debnc|s_debounceCnt[6]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debnc|s_debounceCnt\(12),
	datab => \debnc|s_debounceCnt\(11),
	datac => \debnc|Equal0~2_combout\,
	datad => \debnc|s_debounceCnt[6]~27_combout\,
	combout => \debnc|s_debounceCnt[6]~28_combout\);

-- Location: LCCOMB_X103_Y34_N20
\debnc|s_debounceCnt[6]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \debnc|s_debounceCnt[6]~29_combout\ = ((\debnc|s_debounceCnt\(15) & ((\debnc|s_debounceCnt[6]~28_combout\) # (!\debnc|Equal0~3_combout\)))) # (!\debnc|Equal0~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debnc|s_debounceCnt\(15),
	datab => \debnc|Equal0~7_combout\,
	datac => \debnc|Equal0~3_combout\,
	datad => \debnc|s_debounceCnt[6]~28_combout\,
	combout => \debnc|s_debounceCnt[6]~29_combout\);

-- Location: LCCOMB_X103_Y34_N30
\debnc|s_debounceCnt[6]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \debnc|s_debounceCnt[6]~30_combout\ = ((\debnc|Equal0~5_combout\ & ((!\debnc|s_debounceCnt[6]~29_combout\) # (!\debnc|Equal0~4_combout\)))) # (!\debnc|s_debounceCnt[6]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debnc|s_debounceCnt[6]~26_combout\,
	datab => \debnc|Equal0~5_combout\,
	datac => \debnc|Equal0~4_combout\,
	datad => \debnc|s_debounceCnt[6]~29_combout\,
	combout => \debnc|s_debounceCnt[6]~30_combout\);

-- Location: FF_X102_Y34_N9
\debnc|s_debounceCnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debnc|s_debounceCnt[0]~24_combout\,
	sclr => \debnc|ALT_INV_s_dirtyIn~q\,
	ena => \debnc|s_debounceCnt[6]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debnc|s_debounceCnt\(0));

-- Location: FF_X102_Y34_N11
\debnc|s_debounceCnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debnc|s_debounceCnt[1]~31_combout\,
	sclr => \debnc|ALT_INV_s_dirtyIn~q\,
	ena => \debnc|s_debounceCnt[6]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debnc|s_debounceCnt\(1));

-- Location: LCCOMB_X102_Y34_N0
\debnc|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \debnc|Equal0~0_combout\ = (!\debnc|s_debounceCnt\(1) & (!\debnc|s_debounceCnt\(0) & (!\debnc|s_debounceCnt\(3) & !\debnc|s_debounceCnt\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debnc|s_debounceCnt\(1),
	datab => \debnc|s_debounceCnt\(0),
	datac => \debnc|s_debounceCnt\(3),
	datad => \debnc|s_debounceCnt\(2),
	combout => \debnc|Equal0~0_combout\);

-- Location: LCCOMB_X103_Y34_N28
\debnc|Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \debnc|Equal0~8_combout\ = (\debnc|s_debounceCnt\(12) & (!\debnc|s_debounceCnt\(8) & (\debnc|s_debounceCnt\(15) & !\debnc|s_debounceCnt\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debnc|s_debounceCnt\(12),
	datab => \debnc|s_debounceCnt\(8),
	datac => \debnc|s_debounceCnt\(15),
	datad => \debnc|s_debounceCnt\(11),
	combout => \debnc|Equal0~8_combout\);

-- Location: LCCOMB_X103_Y34_N26
\debnc|Equal0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \debnc|Equal0~9_combout\ = (\debnc|s_debounceCnt\(23) & (\debnc|Equal0~7_combout\ & (\debnc|s_debounceCnt\(7) & \debnc|Equal0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debnc|s_debounceCnt\(23),
	datab => \debnc|Equal0~7_combout\,
	datac => \debnc|s_debounceCnt\(7),
	datad => \debnc|Equal0~8_combout\,
	combout => \debnc|Equal0~9_combout\);

-- Location: LCCOMB_X103_Y34_N16
\debnc|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \debnc|Equal0~6_combout\ = (\debnc|Equal0~2_combout\ & (\debnc|Equal0~3_combout\ & (\debnc|Equal0~4_combout\ & \debnc|Equal0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debnc|Equal0~2_combout\,
	datab => \debnc|Equal0~3_combout\,
	datac => \debnc|Equal0~4_combout\,
	datad => \debnc|Equal0~5_combout\,
	combout => \debnc|Equal0~6_combout\);

-- Location: LCCOMB_X103_Y34_N14
\debnc|Equal0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \debnc|Equal0~10_combout\ = (\debnc|Equal0~0_combout\ & (\debnc|Equal0~1_combout\ & (\debnc|Equal0~9_combout\ & \debnc|Equal0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debnc|Equal0~0_combout\,
	datab => \debnc|Equal0~1_combout\,
	datac => \debnc|Equal0~9_combout\,
	datad => \debnc|Equal0~6_combout\,
	combout => \debnc|Equal0~10_combout\);

-- Location: FF_X103_Y34_N15
\debnc|s_pulsedOut\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \debnc|Equal0~10_combout\,
	sclr => \debnc|ALT_INV_s_dirtyIn~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \debnc|s_pulsedOut~q\);

-- Location: CLKCTRL_G8
\debnc|s_pulsedOut~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \debnc|s_pulsedOut~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \debnc|s_pulsedOut~clkctrl_outclk\);

-- Location: LCCOMB_X68_Y33_N2
\pcUp|s_pc[2]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \pcUp|s_pc[2]~30_combout\ = \pcUp|s_pc\(2) $ (VCC)
-- \pcUp|s_pc[2]~31\ = CARRY(\pcUp|s_pc\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pcUp|s_pc\(2),
	datad => VCC,
	combout => \pcUp|s_pc[2]~30_combout\,
	cout => \pcUp|s_pc[2]~31\);

-- Location: IOIBUF_X115_Y53_N15
\KEY[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(1),
	o => \KEY[1]~input_o\);

-- Location: FF_X68_Y33_N3
\pcUp|s_pc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \pcUp|s_pc[2]~30_combout\,
	sclr => \ALT_INV_KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcUp|s_pc\(2));

-- Location: LCCOMB_X68_Y33_N4
\pcUp|s_pc[3]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \pcUp|s_pc[3]~32_combout\ = (\pcUp|s_pc\(3) & (!\pcUp|s_pc[2]~31\)) # (!\pcUp|s_pc\(3) & ((\pcUp|s_pc[2]~31\) # (GND)))
-- \pcUp|s_pc[3]~33\ = CARRY((!\pcUp|s_pc[2]~31\) # (!\pcUp|s_pc\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pcUp|s_pc\(3),
	datad => VCC,
	cin => \pcUp|s_pc[2]~31\,
	combout => \pcUp|s_pc[3]~32_combout\,
	cout => \pcUp|s_pc[3]~33\);

-- Location: FF_X68_Y33_N5
\pcUp|s_pc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \pcUp|s_pc[3]~32_combout\,
	sclr => \ALT_INV_KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcUp|s_pc\(3));

-- Location: LCCOMB_X68_Y33_N6
\pcUp|s_pc[4]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \pcUp|s_pc[4]~34_combout\ = (\pcUp|s_pc\(4) & (\pcUp|s_pc[3]~33\ $ (GND))) # (!\pcUp|s_pc\(4) & (!\pcUp|s_pc[3]~33\ & VCC))
-- \pcUp|s_pc[4]~35\ = CARRY((\pcUp|s_pc\(4) & !\pcUp|s_pc[3]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pcUp|s_pc\(4),
	datad => VCC,
	cin => \pcUp|s_pc[3]~33\,
	combout => \pcUp|s_pc[4]~34_combout\,
	cout => \pcUp|s_pc[4]~35\);

-- Location: FF_X68_Y33_N7
\pcUp|s_pc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \pcUp|s_pc[4]~34_combout\,
	sclr => \ALT_INV_KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcUp|s_pc\(4));

-- Location: LCCOMB_X68_Y33_N8
\pcUp|s_pc[5]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \pcUp|s_pc[5]~36_combout\ = (\pcUp|s_pc\(5) & (!\pcUp|s_pc[4]~35\)) # (!\pcUp|s_pc\(5) & ((\pcUp|s_pc[4]~35\) # (GND)))
-- \pcUp|s_pc[5]~37\ = CARRY((!\pcUp|s_pc[4]~35\) # (!\pcUp|s_pc\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pcUp|s_pc\(5),
	datad => VCC,
	cin => \pcUp|s_pc[4]~35\,
	combout => \pcUp|s_pc[5]~36_combout\,
	cout => \pcUp|s_pc[5]~37\);

-- Location: FF_X68_Y33_N9
\pcUp|s_pc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \pcUp|s_pc[5]~36_combout\,
	sclr => \ALT_INV_KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcUp|s_pc\(5));

-- Location: LCCOMB_X68_Y33_N10
\pcUp|s_pc[6]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \pcUp|s_pc[6]~38_combout\ = (\pcUp|s_pc\(6) & (\pcUp|s_pc[5]~37\ $ (GND))) # (!\pcUp|s_pc\(6) & (!\pcUp|s_pc[5]~37\ & VCC))
-- \pcUp|s_pc[6]~39\ = CARRY((\pcUp|s_pc\(6) & !\pcUp|s_pc[5]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pcUp|s_pc\(6),
	datad => VCC,
	cin => \pcUp|s_pc[5]~37\,
	combout => \pcUp|s_pc[6]~38_combout\,
	cout => \pcUp|s_pc[6]~39\);

-- Location: FF_X68_Y33_N11
\pcUp|s_pc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \pcUp|s_pc[6]~38_combout\,
	sclr => \ALT_INV_KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcUp|s_pc\(6));

-- Location: LCCOMB_X69_Y35_N10
\intMem|Mux20~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \intMem|Mux20~3_combout\ = (\pcUp|s_pc\(5) & (!\pcUp|s_pc\(4) & ((!\pcUp|s_pc\(2)) # (!\pcUp|s_pc\(3))))) # (!\pcUp|s_pc\(5) & ((\pcUp|s_pc\(3)) # ((\pcUp|s_pc\(2)) # (\pcUp|s_pc\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcUp|s_pc\(5),
	datab => \pcUp|s_pc\(3),
	datac => \pcUp|s_pc\(2),
	datad => \pcUp|s_pc\(4),
	combout => \intMem|Mux20~3_combout\);

-- Location: LCCOMB_X68_Y33_N12
\pcUp|s_pc[7]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \pcUp|s_pc[7]~40_combout\ = (\pcUp|s_pc\(7) & (!\pcUp|s_pc[6]~39\)) # (!\pcUp|s_pc\(7) & ((\pcUp|s_pc[6]~39\) # (GND)))
-- \pcUp|s_pc[7]~41\ = CARRY((!\pcUp|s_pc[6]~39\) # (!\pcUp|s_pc\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pcUp|s_pc\(7),
	datad => VCC,
	cin => \pcUp|s_pc[6]~39\,
	combout => \pcUp|s_pc[7]~40_combout\,
	cout => \pcUp|s_pc[7]~41\);

-- Location: FF_X68_Y33_N13
\pcUp|s_pc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \pcUp|s_pc[7]~40_combout\,
	sclr => \ALT_INV_KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcUp|s_pc\(7));

-- Location: LCCOMB_X68_Y35_N22
\intMem|Mux20~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \intMem|Mux20~7_combout\ = (!\pcUp|s_pc\(6) & (\intMem|Mux20~3_combout\ & !\pcUp|s_pc\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcUp|s_pc\(6),
	datab => \intMem|Mux20~3_combout\,
	datad => \pcUp|s_pc\(7),
	combout => \intMem|Mux20~7_combout\);

-- Location: IOIBUF_X115_Y18_N8
\SW[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(4),
	o => \SW[4]~input_o\);

-- Location: LCCOMB_X67_Y35_N0
\intMem|Mux20~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \intMem|Mux20~6_combout\ = (!\pcUp|s_pc\(4) & ((\pcUp|s_pc\(2)) # (!\pcUp|s_pc\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcUp|s_pc\(2),
	datab => \pcUp|s_pc\(4),
	datad => \pcUp|s_pc\(5),
	combout => \intMem|Mux20~6_combout\);

-- Location: LCCOMB_X68_Y35_N2
\intMem|Mux21~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \intMem|Mux21~4_combout\ = (\pcUp|s_pc\(7)) # ((\pcUp|s_pc\(6)) # ((\pcUp|s_pc\(3)) # (!\intMem|Mux20~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcUp|s_pc\(7),
	datab => \pcUp|s_pc\(6),
	datac => \pcUp|s_pc\(3),
	datad => \intMem|Mux20~6_combout\,
	combout => \intMem|Mux21~4_combout\);

-- Location: LCCOMB_X69_Y33_N2
\ALUCtrl|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALUCtrl|Mux3~0_combout\ = (\intMem|Mux20~7_combout\ & (\SW[4]~input_o\ & \intMem|Mux21~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux20~7_combout\,
	datab => \SW[4]~input_o\,
	datad => \intMem|Mux21~4_combout\,
	combout => \ALUCtrl|Mux3~0_combout\);

-- Location: LCCOMB_X67_Y33_N0
\intMem|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \intMem|Mux3~0_combout\ = (!\pcUp|s_pc\(3) & (!\pcUp|s_pc\(6) & (!\pcUp|s_pc\(7) & !\pcUp|s_pc\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcUp|s_pc\(3),
	datab => \pcUp|s_pc\(6),
	datac => \pcUp|s_pc\(7),
	datad => \pcUp|s_pc\(4),
	combout => \intMem|Mux3~0_combout\);

-- Location: LCCOMB_X69_Y35_N24
\intMem|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \intMem|Mux4~0_combout\ = (\pcUp|s_pc\(6)) # ((\pcUp|s_pc\(7)) # (\pcUp|s_pc\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcUp|s_pc\(6),
	datac => \pcUp|s_pc\(7),
	datad => \pcUp|s_pc\(3),
	combout => \intMem|Mux4~0_combout\);

-- Location: LCCOMB_X68_Y33_N0
\intMem|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \intMem|Mux4~1_combout\ = (!\pcUp|s_pc\(6) & !\pcUp|s_pc\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcUp|s_pc\(6),
	datad => \pcUp|s_pc\(7),
	combout => \intMem|Mux4~1_combout\);

-- Location: LCCOMB_X69_Y35_N18
\intMem|Mux25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \intMem|Mux25~0_combout\ = (\pcUp|s_pc\(2) & (((\pcUp|s_pc\(5))))) # (!\pcUp|s_pc\(2) & ((\pcUp|s_pc\(4) $ (!\pcUp|s_pc\(5))) # (!\pcUp|s_pc\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcUp|s_pc\(2),
	datab => \pcUp|s_pc\(3),
	datac => \pcUp|s_pc\(4),
	datad => \pcUp|s_pc\(5),
	combout => \intMem|Mux25~0_combout\);

-- Location: LCCOMB_X69_Y35_N8
\intMem|Mux25~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \intMem|Mux25~1_combout\ = (\intMem|Mux25~0_combout\) # ((\pcUp|s_pc\(2) & (\intMem|Mux4~0_combout\)) # (!\pcUp|s_pc\(2) & ((!\intMem|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcUp|s_pc\(2),
	datab => \intMem|Mux4~0_combout\,
	datac => \intMem|Mux4~1_combout\,
	datad => \intMem|Mux25~0_combout\,
	combout => \intMem|Mux25~1_combout\);

-- Location: LCCOMB_X67_Y33_N24
\intMem|Mux4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \intMem|Mux4~3_combout\ = \pcUp|s_pc\(3) $ (\pcUp|s_pc\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcUp|s_pc\(3),
	datad => \pcUp|s_pc\(2),
	combout => \intMem|Mux4~3_combout\);

-- Location: LCCOMB_X67_Y33_N10
\intMem|Mux23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \intMem|Mux23~0_combout\ = ((\pcUp|s_pc\(4) & (\pcUp|s_pc\(5))) # (!\pcUp|s_pc\(4) & ((!\intMem|Mux4~3_combout\) # (!\pcUp|s_pc\(5))))) # (!\intMem|Mux4~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcUp|s_pc\(4),
	datab => \intMem|Mux4~1_combout\,
	datac => \pcUp|s_pc\(5),
	datad => \intMem|Mux4~3_combout\,
	combout => \intMem|Mux23~0_combout\);

-- Location: LCCOMB_X69_Y35_N6
\intMem|Mux24~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \intMem|Mux24~3_combout\ = (\pcUp|s_pc\(5) & (!\pcUp|s_pc\(4) & ((!\pcUp|s_pc\(2)) # (!\pcUp|s_pc\(3))))) # (!\pcUp|s_pc\(5) & (\pcUp|s_pc\(3) $ (((!\pcUp|s_pc\(2) & !\pcUp|s_pc\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcUp|s_pc\(5),
	datab => \pcUp|s_pc\(3),
	datac => \pcUp|s_pc\(2),
	datad => \pcUp|s_pc\(4),
	combout => \intMem|Mux24~3_combout\);

-- Location: LCCOMB_X69_Y35_N20
\intMem|Mux24~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \intMem|Mux24~6_combout\ = (!\pcUp|s_pc\(6) & (!\pcUp|s_pc\(7) & \intMem|Mux24~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcUp|s_pc\(6),
	datac => \pcUp|s_pc\(7),
	datad => \intMem|Mux24~3_combout\,
	combout => \intMem|Mux24~6_combout\);

-- Location: LCCOMB_X69_Y35_N26
\ALUCtrl|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALUCtrl|Mux0~0_combout\ = (\intMem|Mux24~6_combout\ & ((\intMem|Mux25~1_combout\ & ((\intMem|Mux23~0_combout\))) # (!\intMem|Mux25~1_combout\ & (!\intMem|Mux3~0_combout\ & !\intMem|Mux23~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux3~0_combout\,
	datab => \intMem|Mux25~1_combout\,
	datac => \intMem|Mux23~0_combout\,
	datad => \intMem|Mux24~6_combout\,
	combout => \ALUCtrl|Mux0~0_combout\);

-- Location: IOIBUF_X115_Y13_N8
\SW[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(3),
	o => \SW[3]~input_o\);

-- Location: LCCOMB_X62_Y29_N20
\ALUCtrl|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALUCtrl|Mux3~1_combout\ = (\SW[3]~input_o\) # ((\ALUCtrl|Mux3~0_combout\ & \ALUCtrl|Mux0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCtrl|Mux3~0_combout\,
	datac => \ALUCtrl|Mux0~0_combout\,
	datad => \SW[3]~input_o\,
	combout => \ALUCtrl|Mux3~1_combout\);

-- Location: LCCOMB_X63_Y32_N4
\ALUCtrl|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALUCtrl|Mux2~0_combout\ = (\intMem|Mux23~0_combout\ & (\intMem|Mux24~6_combout\ & (\intMem|Mux3~0_combout\ & \intMem|Mux25~1_combout\))) # (!\intMem|Mux23~0_combout\ & (!\intMem|Mux3~0_combout\ & (\intMem|Mux24~6_combout\ $ (!\intMem|Mux25~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux23~0_combout\,
	datab => \intMem|Mux24~6_combout\,
	datac => \intMem|Mux3~0_combout\,
	datad => \intMem|Mux25~1_combout\,
	combout => \ALUCtrl|Mux2~0_combout\);

-- Location: LCCOMB_X68_Y35_N20
\ALUCtrl|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALUCtrl|Mux5~0_combout\ = (\intMem|Mux20~7_combout\ & \intMem|Mux21~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux20~7_combout\,
	datad => \intMem|Mux21~4_combout\,
	combout => \ALUCtrl|Mux5~0_combout\);

-- Location: LCCOMB_X63_Y32_N22
\ALUCtrl|Mux5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALUCtrl|Mux5~1_combout\ = (\SW[4]~input_o\ & ((\SW[3]~input_o\) # ((\ALUCtrl|Mux2~0_combout\ & \ALUCtrl|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[4]~input_o\,
	datab => \ALUCtrl|Mux2~0_combout\,
	datac => \SW[3]~input_o\,
	datad => \ALUCtrl|Mux5~0_combout\,
	combout => \ALUCtrl|Mux5~1_combout\);

-- Location: LCCOMB_X69_Y29_N12
\alu|Mux1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux1~2_combout\ = (!\ALUCtrl|Mux5~1_combout\ & ((\SW[3]~input_o\) # ((\ALUCtrl|Mux3~0_combout\ & \ALUCtrl|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCtrl|Mux5~1_combout\,
	datab => \SW[3]~input_o\,
	datac => \ALUCtrl|Mux3~0_combout\,
	datad => \ALUCtrl|Mux0~0_combout\,
	combout => \alu|Mux1~2_combout\);

-- Location: IOIBUF_X115_Y10_N1
\SW[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(6),
	o => \SW[6]~input_o\);

-- Location: LCCOMB_X69_Y33_N6
\intMem|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \intMem|Mux8~0_combout\ = (\intMem|Mux4~1_combout\ & (((!\pcUp|s_pc\(4) & !\pcUp|s_pc\(3))) # (!\pcUp|s_pc\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux4~1_combout\,
	datab => \pcUp|s_pc\(4),
	datac => \pcUp|s_pc\(3),
	datad => \pcUp|s_pc\(5),
	combout => \intMem|Mux8~0_combout\);

-- Location: LCCOMB_X67_Y33_N12
\intMem|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \intMem|Mux5~0_combout\ = (\pcUp|s_pc\(4)) # (((!\intMem|Mux4~3_combout\) # (!\intMem|Mux4~1_combout\)) # (!\pcUp|s_pc\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcUp|s_pc\(4),
	datab => \pcUp|s_pc\(5),
	datac => \intMem|Mux4~1_combout\,
	datad => \intMem|Mux4~3_combout\,
	combout => \intMem|Mux5~0_combout\);

-- Location: LCCOMB_X67_Y33_N18
\intMem|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \intMem|Mux2~0_combout\ = (\pcUp|s_pc\(5) & \pcUp|s_pc\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pcUp|s_pc\(5),
	datad => \pcUp|s_pc\(3),
	combout => \intMem|Mux2~0_combout\);

-- Location: LCCOMB_X67_Y33_N8
\intMem|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \intMem|Mux2~1_combout\ = (!\pcUp|s_pc\(4) & (\intMem|Mux4~1_combout\ & (!\pcUp|s_pc\(2) & \intMem|Mux2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcUp|s_pc\(4),
	datab => \intMem|Mux4~1_combout\,
	datac => \pcUp|s_pc\(2),
	datad => \intMem|Mux2~0_combout\,
	combout => \intMem|Mux2~1_combout\);

-- Location: LCCOMB_X66_Y33_N16
\intMem|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \intMem|Mux9~0_combout\ = (\pcUp|s_pc\(3) & (((\pcUp|s_pc\(5))))) # (!\pcUp|s_pc\(3) & ((\pcUp|s_pc\(5) & ((\pcUp|s_pc\(4)))) # (!\pcUp|s_pc\(5) & (!\pcUp|s_pc\(2) & !\pcUp|s_pc\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcUp|s_pc\(3),
	datab => \pcUp|s_pc\(2),
	datac => \pcUp|s_pc\(5),
	datad => \pcUp|s_pc\(4),
	combout => \intMem|Mux9~0_combout\);

-- Location: LCCOMB_X66_Y33_N14
\intMem|Mux9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \intMem|Mux9~1_combout\ = (\pcUp|s_pc\(7)) # ((\pcUp|s_pc\(6)) # (\intMem|Mux9~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcUp|s_pc\(7),
	datac => \pcUp|s_pc\(6),
	datad => \intMem|Mux9~0_combout\,
	combout => \intMem|Mux9~1_combout\);

-- Location: LCCOMB_X66_Y33_N0
\regFile|rt_mem|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|Equal0~0_combout\ = (!\intMem|Mux8~0_combout\ & (\intMem|Mux5~0_combout\ & (!\intMem|Mux2~1_combout\ & \intMem|Mux9~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux8~0_combout\,
	datab => \intMem|Mux5~0_combout\,
	datac => \intMem|Mux2~1_combout\,
	datad => \intMem|Mux9~1_combout\,
	combout => \regFile|rt_mem|Equal0~0_combout\);

-- Location: LCCOMB_X74_Y30_N16
\regFile|rs_mem|s_memory~1065\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1065_combout\ = (\SW[6]~input_o\ & (!\pcUp|s_pc\(6) & (!\pcUp|s_pc\(7) & !\pcUp|s_pc\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[6]~input_o\,
	datab => \pcUp|s_pc\(6),
	datac => \pcUp|s_pc\(7),
	datad => \pcUp|s_pc\(4),
	combout => \regFile|rs_mem|s_memory~1065_combout\);

-- Location: LCCOMB_X74_Y30_N10
\regFile|rs_mem|s_memory~1585\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1585_combout\ = (!\pcUp|s_pc\(2) & (\pcUp|s_pc\(3) & (!\pcUp|s_pc\(5) & \regFile|rs_mem|s_memory~1065_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcUp|s_pc\(2),
	datab => \pcUp|s_pc\(3),
	datac => \pcUp|s_pc\(5),
	datad => \regFile|rs_mem|s_memory~1065_combout\,
	combout => \regFile|rs_mem|s_memory~1585_combout\);

-- Location: IOIBUF_X115_Y15_N1
\SW[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(7),
	o => \SW[7]~input_o\);

-- Location: LCCOMB_X69_Y35_N30
\intMem|Mux4~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \intMem|Mux4~5_combout\ = (\pcUp|s_pc\(6)) # ((\pcUp|s_pc\(7)) # (!\pcUp|s_pc\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcUp|s_pc\(6),
	datab => \pcUp|s_pc\(7),
	datad => \pcUp|s_pc\(3),
	combout => \intMem|Mux4~5_combout\);

-- Location: LCCOMB_X69_Y35_N0
\muxALU|muxOut[31]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxALU|muxOut[31]~51_combout\ = (\SW[6]~input_o\ & (!\pcUp|s_pc\(4) & ((!\pcUp|s_pc\(2)) # (!\intMem|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[6]~input_o\,
	datab => \intMem|Mux4~0_combout\,
	datac => \pcUp|s_pc\(2),
	datad => \pcUp|s_pc\(4),
	combout => \muxALU|muxOut[31]~51_combout\);

-- Location: LCCOMB_X69_Y35_N12
\muxALU|muxOut[31]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxALU|muxOut[31]~52_combout\ = (\muxALU|muxOut[31]~51_combout\ & ((\pcUp|s_pc\(2)) # ((\pcUp|s_pc\(5) & !\intMem|Mux4~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcUp|s_pc\(2),
	datab => \pcUp|s_pc\(5),
	datac => \intMem|Mux4~5_combout\,
	datad => \muxALU|muxOut[31]~51_combout\,
	combout => \muxALU|muxOut[31]~52_combout\);

-- Location: LCCOMB_X74_Y30_N18
\regFile|rs_mem|s_memory~1565\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1565_combout\ = (\regFile|rs_mem|s_memory~1585_combout\ & (\SW[7]~input_o\ & !\muxALU|muxOut[31]~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~1585_combout\,
	datab => \SW[7]~input_o\,
	datad => \muxALU|muxOut[31]~52_combout\,
	combout => \regFile|rs_mem|s_memory~1565_combout\);

-- Location: FF_X65_Y35_N31
\regFile|rt_mem|s_memory~169\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux28~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~169_q\);

-- Location: LCCOMB_X66_Y35_N10
\regFile|rs_mem|s_memory~1080\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1080_combout\ = (\pcUp|s_pc\(4) & (\SW[6]~input_o\ & (!\pcUp|s_pc\(6) & !\pcUp|s_pc\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcUp|s_pc\(4),
	datab => \SW[6]~input_o\,
	datac => \pcUp|s_pc\(6),
	datad => \pcUp|s_pc\(7),
	combout => \regFile|rs_mem|s_memory~1080_combout\);

-- Location: LCCOMB_X63_Y28_N18
\regFile|rs_mem|s_memory~1587\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1587_combout\ = (\regFile|rs_mem|s_memory~1080_combout\ & (!\pcUp|s_pc\(5) & (\pcUp|s_pc\(2) & !\pcUp|s_pc\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~1080_combout\,
	datab => \pcUp|s_pc\(5),
	datac => \pcUp|s_pc\(2),
	datad => \pcUp|s_pc\(3),
	combout => \regFile|rs_mem|s_memory~1587_combout\);

-- Location: LCCOMB_X63_Y28_N10
\regFile|rs_mem|s_memory~1566\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1566_combout\ = (\SW[7]~input_o\ & (!\muxALU|muxOut[31]~52_combout\ & \regFile|rs_mem|s_memory~1587_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[7]~input_o\,
	datac => \muxALU|muxOut[31]~52_combout\,
	datad => \regFile|rs_mem|s_memory~1587_combout\,
	combout => \regFile|rs_mem|s_memory~1566_combout\);

-- Location: FF_X69_Y35_N15
\regFile|rt_mem|s_memory~265\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux28~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~265_q\);

-- Location: LCCOMB_X74_Y35_N8
\regFile|rt_mem|s_memory~233feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~233feeder_combout\ = \alu|Mux28~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux28~1_combout\,
	combout => \regFile|rt_mem|s_memory~233feeder_combout\);

-- Location: LCCOMB_X63_Y28_N30
\regFile|rs_mem|s_memory~1582\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1582_combout\ = (!\pcUp|s_pc\(3) & (!\pcUp|s_pc\(5) & (!\pcUp|s_pc\(2) & \regFile|rs_mem|s_memory~1080_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcUp|s_pc\(3),
	datab => \pcUp|s_pc\(5),
	datac => \pcUp|s_pc\(2),
	datad => \regFile|rs_mem|s_memory~1080_combout\,
	combout => \regFile|rs_mem|s_memory~1582_combout\);

-- Location: LCCOMB_X63_Y28_N24
\regFile|rs_mem|s_memory~1563\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1563_combout\ = (!\muxALU|muxOut[31]~52_combout\ & (\SW[7]~input_o\ & \regFile|rs_mem|s_memory~1582_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxALU|muxOut[31]~52_combout\,
	datab => \SW[7]~input_o\,
	datac => \regFile|rs_mem|s_memory~1582_combout\,
	combout => \regFile|rs_mem|s_memory~1563_combout\);

-- Location: FF_X74_Y35_N9
\regFile|rt_mem|s_memory~233\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~233feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~233_q\);

-- Location: LCCOMB_X69_Y33_N16
\intMem|Mux9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \intMem|Mux9~2_combout\ = (!\pcUp|s_pc\(5) & (!\pcUp|s_pc\(4) & (!\pcUp|s_pc\(3) & !\pcUp|s_pc\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcUp|s_pc\(5),
	datab => \pcUp|s_pc\(4),
	datac => \pcUp|s_pc\(3),
	datad => \pcUp|s_pc\(2),
	combout => \intMem|Mux9~2_combout\);

-- Location: LCCOMB_X65_Y35_N10
\regFile|rt_mem|s_memory~1351\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1351_combout\ = (\intMem|Mux9~2_combout\ & ((\regFile|rt_mem|s_memory~233_q\))) # (!\intMem|Mux9~2_combout\ & (\regFile|rt_mem|s_memory~265_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~265_q\,
	datab => \regFile|rt_mem|s_memory~233_q\,
	datad => \intMem|Mux9~2_combout\,
	combout => \regFile|rt_mem|s_memory~1351_combout\);

-- Location: LCCOMB_X65_Y35_N30
\regFile|rt_mem|s_memory~1352\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1352_combout\ = (\intMem|Mux8~0_combout\ & ((\regFile|rt_mem|s_memory~1351_combout\))) # (!\intMem|Mux8~0_combout\ & (\regFile|rt_mem|s_memory~169_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \intMem|Mux8~0_combout\,
	datac => \regFile|rt_mem|s_memory~169_q\,
	datad => \regFile|rt_mem|s_memory~1351_combout\,
	combout => \regFile|rt_mem|s_memory~1352_combout\);

-- Location: LCCOMB_X74_Y30_N24
\regFile|rs_mem|s_memory~1125\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1125_combout\ = (!\SW[6]~input_o\ & (!\pcUp|s_pc\(6) & (!\pcUp|s_pc\(7) & !\pcUp|s_pc\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[6]~input_o\,
	datab => \pcUp|s_pc\(6),
	datac => \pcUp|s_pc\(7),
	datad => \pcUp|s_pc\(4),
	combout => \regFile|rs_mem|s_memory~1125_combout\);

-- Location: LCCOMB_X73_Y30_N6
\regFile|rs_mem|s_memory~1586\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1586_combout\ = (\regFile|rs_mem|s_memory~1125_combout\ & (\pcUp|s_pc\(5) & (\pcUp|s_pc\(3) & !\pcUp|s_pc\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~1125_combout\,
	datab => \pcUp|s_pc\(5),
	datac => \pcUp|s_pc\(3),
	datad => \pcUp|s_pc\(2),
	combout => \regFile|rs_mem|s_memory~1586_combout\);

-- Location: LCCOMB_X73_Y30_N26
\regFile|rs_mem|s_memory~1577\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1577_combout\ = (\regFile|rs_mem|s_memory~1586_combout\ & (\SW[7]~input_o\ & !\muxALU|muxOut[31]~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~1586_combout\,
	datac => \SW[7]~input_o\,
	datad => \muxALU|muxOut[31]~52_combout\,
	combout => \regFile|rs_mem|s_memory~1577_combout\);

-- Location: FF_X62_Y36_N9
\regFile|rt_mem|s_memory~425\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux28~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~425_q\);

-- Location: LCCOMB_X62_Y34_N16
\regFile|rt_mem|s_memory~489feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~489feeder_combout\ = \alu|Mux28~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux28~1_combout\,
	combout => \regFile|rt_mem|s_memory~489feeder_combout\);

-- Location: LCCOMB_X69_Y33_N4
\intMem|Mux4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \intMem|Mux4~2_combout\ = (\pcUp|s_pc\(6)) # ((\pcUp|s_pc\(7)) # ((\pcUp|s_pc\(5)) # (!\pcUp|s_pc\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcUp|s_pc\(6),
	datab => \pcUp|s_pc\(7),
	datac => \pcUp|s_pc\(3),
	datad => \pcUp|s_pc\(5),
	combout => \intMem|Mux4~2_combout\);

-- Location: LCCOMB_X69_Y33_N10
\intMem|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \intMem|Mux11~0_combout\ = ((\pcUp|s_pc\(2) & (\pcUp|s_pc\(3))) # (!\pcUp|s_pc\(2) & ((!\pcUp|s_pc\(5))))) # (!\intMem|Mux4~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcUp|s_pc\(2),
	datab => \pcUp|s_pc\(3),
	datac => \intMem|Mux4~1_combout\,
	datad => \pcUp|s_pc\(5),
	combout => \intMem|Mux11~0_combout\);

-- Location: LCCOMB_X69_Y33_N28
\muxTD|muxOut[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxTD|muxOut[3]~1_combout\ = (\SW[6]~input_o\ & ((\pcUp|s_pc\(4) & (\intMem|Mux4~2_combout\)) # (!\pcUp|s_pc\(4) & ((\intMem|Mux11~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[6]~input_o\,
	datab => \pcUp|s_pc\(4),
	datac => \intMem|Mux4~2_combout\,
	datad => \intMem|Mux11~0_combout\,
	combout => \muxTD|muxOut[3]~1_combout\);

-- Location: LCCOMB_X69_Y35_N14
\muxTD|muxOut[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxTD|muxOut[3]~5_combout\ = (\muxTD|muxOut[3]~1_combout\) # ((!\SW[6]~input_o\ & \intMem|Mux5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[6]~input_o\,
	datab => \intMem|Mux5~0_combout\,
	datad => \muxTD|muxOut[3]~1_combout\,
	combout => \muxTD|muxOut[3]~5_combout\);

-- Location: LCCOMB_X67_Y35_N14
\intMem|Mux12~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \intMem|Mux12~4_combout\ = ((\pcUp|s_pc\(2) & (\pcUp|s_pc\(5) & \pcUp|s_pc\(3))) # (!\pcUp|s_pc\(2) & ((!\pcUp|s_pc\(3))))) # (!\intMem|Mux4~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcUp|s_pc\(2),
	datab => \pcUp|s_pc\(5),
	datac => \pcUp|s_pc\(3),
	datad => \intMem|Mux4~1_combout\,
	combout => \intMem|Mux12~4_combout\);

-- Location: LCCOMB_X67_Y35_N22
\intMem|Mux12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \intMem|Mux12~2_combout\ = (\pcUp|s_pc\(4) & ((\intMem|Mux4~0_combout\) # ((\pcUp|s_pc\(5))))) # (!\pcUp|s_pc\(4) & (((\intMem|Mux12~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux4~0_combout\,
	datab => \pcUp|s_pc\(4),
	datac => \intMem|Mux12~4_combout\,
	datad => \pcUp|s_pc\(5),
	combout => \intMem|Mux12~2_combout\);

-- Location: LCCOMB_X67_Y35_N12
\muxTD|muxOut[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxTD|muxOut[2]~4_combout\ = (\SW[6]~input_o\ & (\intMem|Mux12~2_combout\)) # (!\SW[6]~input_o\ & ((!\intMem|Mux2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux12~2_combout\,
	datab => \SW[6]~input_o\,
	datad => \intMem|Mux2~1_combout\,
	combout => \muxTD|muxOut[2]~4_combout\);

-- Location: LCCOMB_X69_Y33_N14
\intMem|Mux14~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \intMem|Mux14~3_combout\ = (\pcUp|s_pc\(5) & (!\pcUp|s_pc\(4) & (\pcUp|s_pc\(2) $ (\pcUp|s_pc\(3))))) # (!\pcUp|s_pc\(5) & (\pcUp|s_pc\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcUp|s_pc\(2),
	datab => \pcUp|s_pc\(3),
	datac => \pcUp|s_pc\(4),
	datad => \pcUp|s_pc\(5),
	combout => \intMem|Mux14~3_combout\);

-- Location: LCCOMB_X69_Y33_N18
\intMem|Mux14~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \intMem|Mux14~6_combout\ = (!\pcUp|s_pc\(6) & (\intMem|Mux14~3_combout\ & !\pcUp|s_pc\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcUp|s_pc\(6),
	datab => \intMem|Mux14~3_combout\,
	datad => \pcUp|s_pc\(7),
	combout => \intMem|Mux14~6_combout\);

-- Location: LCCOMB_X63_Y35_N22
\muxTD|muxOut[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxTD|muxOut[0]~2_combout\ = (\SW[6]~input_o\ & (\intMem|Mux14~6_combout\)) # (!\SW[6]~input_o\ & ((!\intMem|Mux9~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[6]~input_o\,
	datab => \intMem|Mux14~6_combout\,
	datad => \intMem|Mux9~1_combout\,
	combout => \muxTD|muxOut[0]~2_combout\);

-- Location: LCCOMB_X69_Y35_N28
\muxTD|muxOut[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxTD|muxOut[1]~0_combout\ = (\pcUp|s_pc\(4) & ((\pcUp|s_pc\(5)) # ((\intMem|Mux4~0_combout\)))) # (!\pcUp|s_pc\(4) & (((\intMem|Mux11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcUp|s_pc\(5),
	datab => \intMem|Mux4~0_combout\,
	datac => \pcUp|s_pc\(4),
	datad => \intMem|Mux11~0_combout\,
	combout => \muxTD|muxOut[1]~0_combout\);

-- Location: LCCOMB_X70_Y35_N18
\muxTD|muxOut[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxTD|muxOut[1]~3_combout\ = (\SW[6]~input_o\ & ((\muxTD|muxOut[1]~0_combout\))) # (!\SW[6]~input_o\ & (!\intMem|Mux8~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[6]~input_o\,
	datab => \intMem|Mux8~0_combout\,
	datad => \muxTD|muxOut[1]~0_combout\,
	combout => \muxTD|muxOut[1]~3_combout\);

-- Location: LCCOMB_X63_Y35_N12
\regFile|rs_mem|s_memory~1552\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1552_combout\ = (!\muxTD|muxOut[3]~5_combout\ & (!\muxTD|muxOut[2]~4_combout\ & (!\muxTD|muxOut[0]~2_combout\ & !\muxTD|muxOut[1]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxTD|muxOut[3]~5_combout\,
	datab => \muxTD|muxOut[2]~4_combout\,
	datac => \muxTD|muxOut[0]~2_combout\,
	datad => \muxTD|muxOut[1]~3_combout\,
	combout => \regFile|rs_mem|s_memory~1552_combout\);

-- Location: LCCOMB_X63_Y28_N6
\regFile|rs_mem|s_memory~1575\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1575_combout\ = (!\muxALU|muxOut[31]~52_combout\ & (\regFile|rs_mem|s_memory~1552_combout\ & \SW[7]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxALU|muxOut[31]~52_combout\,
	datac => \regFile|rs_mem|s_memory~1552_combout\,
	datad => \SW[7]~input_o\,
	combout => \regFile|rs_mem|s_memory~1575_combout\);

-- Location: FF_X62_Y34_N17
\regFile|rt_mem|s_memory~489\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~489feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~489_q\);

-- Location: LCCOMB_X69_Y35_N22
\regFile|rs_mem|s_memory~1230\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1230_combout\ = (\SW[6]~input_o\ & ((\pcUp|s_pc\(3) & (!\pcUp|s_pc\(2) & \pcUp|s_pc\(5))) # (!\pcUp|s_pc\(3) & (\pcUp|s_pc\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcUp|s_pc\(3),
	datab => \SW[6]~input_o\,
	datac => \pcUp|s_pc\(2),
	datad => \pcUp|s_pc\(5),
	combout => \regFile|rs_mem|s_memory~1230_combout\);

-- Location: LCCOMB_X69_Y35_N4
\regFile|rs_mem|s_memory~1590\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1590_combout\ = (!\pcUp|s_pc\(6) & (!\pcUp|s_pc\(7) & (\regFile|rs_mem|s_memory~1230_combout\ & !\pcUp|s_pc\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcUp|s_pc\(6),
	datab => \pcUp|s_pc\(7),
	datac => \regFile|rs_mem|s_memory~1230_combout\,
	datad => \pcUp|s_pc\(4),
	combout => \regFile|rs_mem|s_memory~1590_combout\);

-- Location: LCCOMB_X68_Y36_N22
\regFile|rs_mem|s_memory~1578\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1578_combout\ = (\SW[7]~input_o\ & (!\muxALU|muxOut[31]~52_combout\ & \regFile|rs_mem|s_memory~1590_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[7]~input_o\,
	datac => \muxALU|muxOut[31]~52_combout\,
	datad => \regFile|rs_mem|s_memory~1590_combout\,
	combout => \regFile|rs_mem|s_memory~1578_combout\);

-- Location: FF_X62_Y36_N19
\regFile|rt_mem|s_memory~521\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux28~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~521_q\);

-- Location: LCCOMB_X62_Y36_N18
\regFile|rt_mem|s_memory~1358\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1358_combout\ = (\intMem|Mux9~2_combout\ & (\regFile|rt_mem|s_memory~489_q\)) # (!\intMem|Mux9~2_combout\ & ((\regFile|rt_mem|s_memory~521_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regFile|rt_mem|s_memory~489_q\,
	datac => \regFile|rt_mem|s_memory~521_q\,
	datad => \intMem|Mux9~2_combout\,
	combout => \regFile|rt_mem|s_memory~1358_combout\);

-- Location: LCCOMB_X62_Y36_N8
\regFile|rt_mem|s_memory~1359\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1359_combout\ = (\intMem|Mux8~0_combout\ & ((\regFile|rt_mem|s_memory~1358_combout\))) # (!\intMem|Mux8~0_combout\ & (\regFile|rt_mem|s_memory~425_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux8~0_combout\,
	datac => \regFile|rt_mem|s_memory~425_q\,
	datad => \regFile|rt_mem|s_memory~1358_combout\,
	combout => \regFile|rt_mem|s_memory~1359_combout\);

-- Location: LCCOMB_X74_Y34_N18
\regFile|rt_mem|s_memory~329feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~329feeder_combout\ = \alu|Mux28~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux28~1_combout\,
	combout => \regFile|rt_mem|s_memory~329feeder_combout\);

-- Location: LCCOMB_X63_Y28_N8
\regFile|rs_mem|s_memory~1580\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1580_combout\ = (\pcUp|s_pc\(3) & (!\pcUp|s_pc\(5) & (\pcUp|s_pc\(2) & \regFile|rs_mem|s_memory~1080_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcUp|s_pc\(3),
	datab => \pcUp|s_pc\(5),
	datac => \pcUp|s_pc\(2),
	datad => \regFile|rs_mem|s_memory~1080_combout\,
	combout => \regFile|rs_mem|s_memory~1580_combout\);

-- Location: LCCOMB_X63_Y28_N4
\regFile|rs_mem|s_memory~1567\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1567_combout\ = (!\muxALU|muxOut[31]~52_combout\ & (\SW[7]~input_o\ & \regFile|rs_mem|s_memory~1580_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxALU|muxOut[31]~52_combout\,
	datab => \SW[7]~input_o\,
	datac => \regFile|rs_mem|s_memory~1580_combout\,
	combout => \regFile|rs_mem|s_memory~1567_combout\);

-- Location: FF_X74_Y34_N19
\regFile|rt_mem|s_memory~329\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~329feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~329_q\);

-- Location: LCCOMB_X73_Y30_N16
\regFile|rs_mem|s_memory~1588\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1588_combout\ = (\regFile|rs_mem|s_memory~1125_combout\ & (\pcUp|s_pc\(5) & (!\pcUp|s_pc\(3) & \pcUp|s_pc\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~1125_combout\,
	datab => \pcUp|s_pc\(5),
	datac => \pcUp|s_pc\(3),
	datad => \pcUp|s_pc\(2),
	combout => \regFile|rs_mem|s_memory~1588_combout\);

-- Location: LCCOMB_X73_Y30_N0
\regFile|rs_mem|s_memory~1570\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1570_combout\ = (\regFile|rs_mem|s_memory~1588_combout\ & (\SW[7]~input_o\ & !\muxALU|muxOut[31]~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regFile|rs_mem|s_memory~1588_combout\,
	datac => \SW[7]~input_o\,
	datad => \muxALU|muxOut[31]~52_combout\,
	combout => \regFile|rs_mem|s_memory~1570_combout\);

-- Location: FF_X62_Y31_N13
\regFile|rt_mem|s_memory~393\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux28~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~393_q\);

-- Location: LCCOMB_X60_Y35_N14
\regFile|rt_mem|s_memory~297feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~297feeder_combout\ = \alu|Mux28~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux28~1_combout\,
	combout => \regFile|rt_mem|s_memory~297feeder_combout\);

-- Location: LCCOMB_X63_Y28_N12
\regFile|rs_mem|s_memory~1584\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1584_combout\ = (\regFile|rs_mem|s_memory~1080_combout\ & (!\pcUp|s_pc\(5) & (!\pcUp|s_pc\(2) & \pcUp|s_pc\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~1080_combout\,
	datab => \pcUp|s_pc\(5),
	datac => \pcUp|s_pc\(2),
	datad => \pcUp|s_pc\(3),
	combout => \regFile|rs_mem|s_memory~1584_combout\);

-- Location: LCCOMB_X63_Y30_N22
\regFile|rs_mem|s_memory~1569\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1569_combout\ = (\regFile|rs_mem|s_memory~1584_combout\ & (\SW[7]~input_o\ & !\muxALU|muxOut[31]~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~1584_combout\,
	datab => \SW[7]~input_o\,
	datad => \muxALU|muxOut[31]~52_combout\,
	combout => \regFile|rs_mem|s_memory~1569_combout\);

-- Location: FF_X60_Y35_N15
\regFile|rt_mem|s_memory~297\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~297feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~297_q\);

-- Location: LCCOMB_X74_Y30_N14
\regFile|rs_mem|s_memory~1581\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1581_combout\ = (!\pcUp|s_pc\(2) & (!\pcUp|s_pc\(3) & (\pcUp|s_pc\(5) & \regFile|rs_mem|s_memory~1065_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcUp|s_pc\(2),
	datab => \pcUp|s_pc\(3),
	datac => \pcUp|s_pc\(5),
	datad => \regFile|rs_mem|s_memory~1065_combout\,
	combout => \regFile|rs_mem|s_memory~1581_combout\);

-- Location: LCCOMB_X74_Y30_N12
\regFile|rs_mem|s_memory~1568\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1568_combout\ = (\SW[7]~input_o\ & (\regFile|rs_mem|s_memory~1581_combout\ & !\muxALU|muxOut[31]~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[7]~input_o\,
	datac => \regFile|rs_mem|s_memory~1581_combout\,
	datad => \muxALU|muxOut[31]~52_combout\,
	combout => \regFile|rs_mem|s_memory~1568_combout\);

-- Location: FF_X62_Y31_N19
\regFile|rt_mem|s_memory~361\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux28~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~361_q\);

-- Location: LCCOMB_X62_Y31_N18
\regFile|rt_mem|s_memory~1353\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1353_combout\ = (\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~361_q\)) # (!\intMem|Mux9~2_combout\))) # (!\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~297_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux9~2_combout\,
	datab => \regFile|rt_mem|s_memory~297_q\,
	datac => \regFile|rt_mem|s_memory~361_q\,
	datad => \intMem|Mux8~0_combout\,
	combout => \regFile|rt_mem|s_memory~1353_combout\);

-- Location: LCCOMB_X62_Y31_N12
\regFile|rt_mem|s_memory~1354\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1354_combout\ = (\intMem|Mux9~1_combout\ & (((\regFile|rt_mem|s_memory~1353_combout\)))) # (!\intMem|Mux9~1_combout\ & ((\regFile|rt_mem|s_memory~1353_combout\ & ((\regFile|rt_mem|s_memory~393_q\))) # 
-- (!\regFile|rt_mem|s_memory~1353_combout\ & (\regFile|rt_mem|s_memory~329_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux9~1_combout\,
	datab => \regFile|rt_mem|s_memory~329_q\,
	datac => \regFile|rt_mem|s_memory~393_q\,
	datad => \regFile|rt_mem|s_memory~1353_combout\,
	combout => \regFile|rt_mem|s_memory~1354_combout\);

-- Location: LCCOMB_X63_Y27_N8
\regFile|rt_mem|s_memory~73feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~73feeder_combout\ = \alu|Mux28~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux28~1_combout\,
	combout => \regFile|rt_mem|s_memory~73feeder_combout\);

-- Location: LCCOMB_X63_Y35_N20
\regFile|rs_mem|s_memory~1545\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1545_combout\ = (\muxTD|muxOut[3]~5_combout\ & (\muxTD|muxOut[2]~4_combout\ & (\muxTD|muxOut[0]~2_combout\ & \muxTD|muxOut[1]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxTD|muxOut[3]~5_combout\,
	datab => \muxTD|muxOut[2]~4_combout\,
	datac => \muxTD|muxOut[0]~2_combout\,
	datad => \muxTD|muxOut[1]~3_combout\,
	combout => \regFile|rs_mem|s_memory~1545_combout\);

-- Location: LCCOMB_X68_Y36_N0
\regFile|rs_mem|s_memory~1571\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1571_combout\ = (\SW[7]~input_o\ & (!\muxALU|muxOut[31]~52_combout\ & \regFile|rs_mem|s_memory~1545_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[7]~input_o\,
	datac => \muxALU|muxOut[31]~52_combout\,
	datad => \regFile|rs_mem|s_memory~1545_combout\,
	combout => \regFile|rs_mem|s_memory~1571_combout\);

-- Location: FF_X63_Y27_N9
\regFile|rt_mem|s_memory~73\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~73feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~73_q\);

-- Location: LCCOMB_X74_Y30_N2
\regFile|rs_mem|s_memory~1215\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1215_combout\ = \pcUp|s_pc\(5) $ (((\pcUp|s_pc\(2)) # ((\pcUp|s_pc\(3)) # (\pcUp|s_pc\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcUp|s_pc\(2),
	datab => \pcUp|s_pc\(3),
	datac => \pcUp|s_pc\(5),
	datad => \pcUp|s_pc\(4),
	combout => \regFile|rs_mem|s_memory~1215_combout\);

-- Location: LCCOMB_X74_Y30_N28
\regFile|rs_mem|s_memory~1589\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1589_combout\ = (!\SW[6]~input_o\ & (!\pcUp|s_pc\(6) & (!\pcUp|s_pc\(7) & \regFile|rs_mem|s_memory~1215_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[6]~input_o\,
	datab => \pcUp|s_pc\(6),
	datac => \pcUp|s_pc\(7),
	datad => \regFile|rs_mem|s_memory~1215_combout\,
	combout => \regFile|rs_mem|s_memory~1589_combout\);

-- Location: LCCOMB_X73_Y30_N12
\regFile|rs_mem|s_memory~1574\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1574_combout\ = (\regFile|rs_mem|s_memory~1589_combout\ & (\SW[7]~input_o\ & !\muxALU|muxOut[31]~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regFile|rs_mem|s_memory~1589_combout\,
	datac => \SW[7]~input_o\,
	datad => \muxALU|muxOut[31]~52_combout\,
	combout => \regFile|rs_mem|s_memory~1574_combout\);

-- Location: FF_X63_Y31_N15
\regFile|rt_mem|s_memory~137\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux28~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~137_q\);

-- Location: LCCOMB_X63_Y35_N6
\regFile|rs_mem|s_memory~1556\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1556_combout\ = (\muxTD|muxOut[3]~5_combout\ & (\muxTD|muxOut[2]~4_combout\ & (!\muxTD|muxOut[0]~2_combout\ & \muxTD|muxOut[1]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxTD|muxOut[3]~5_combout\,
	datab => \muxTD|muxOut[2]~4_combout\,
	datac => \muxTD|muxOut[0]~2_combout\,
	datad => \muxTD|muxOut[1]~3_combout\,
	combout => \regFile|rs_mem|s_memory~1556_combout\);

-- Location: LCCOMB_X63_Y35_N4
\regFile|rs_mem|s_memory~1573\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1573_combout\ = (\regFile|rs_mem|s_memory~1556_combout\ & (\SW[7]~input_o\ & !\muxALU|muxOut[31]~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~1556_combout\,
	datab => \SW[7]~input_o\,
	datad => \muxALU|muxOut[31]~52_combout\,
	combout => \regFile|rs_mem|s_memory~1573_combout\);

-- Location: FF_X63_Y35_N5
\regFile|rt_mem|s_memory~41\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux28~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~41_q\);

-- Location: LCCOMB_X73_Y30_N20
\regFile|rs_mem|s_memory~1583\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1583_combout\ = (\regFile|rs_mem|s_memory~1125_combout\ & (!\pcUp|s_pc\(5) & (!\pcUp|s_pc\(3) & !\pcUp|s_pc\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~1125_combout\,
	datab => \pcUp|s_pc\(5),
	datac => \pcUp|s_pc\(3),
	datad => \pcUp|s_pc\(2),
	combout => \regFile|rs_mem|s_memory~1583_combout\);

-- Location: LCCOMB_X73_Y30_N2
\regFile|rs_mem|s_memory~1572\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1572_combout\ = (\regFile|rs_mem|s_memory~1583_combout\ & (\SW[7]~input_o\ & !\muxALU|muxOut[31]~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regFile|rs_mem|s_memory~1583_combout\,
	datac => \SW[7]~input_o\,
	datad => \muxALU|muxOut[31]~52_combout\,
	combout => \regFile|rs_mem|s_memory~1572_combout\);

-- Location: FF_X63_Y31_N29
\regFile|rt_mem|s_memory~105\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux28~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~105_q\);

-- Location: LCCOMB_X63_Y31_N28
\regFile|rt_mem|s_memory~1355\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1355_combout\ = (\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~105_q\)) # (!\intMem|Mux9~2_combout\))) # (!\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~41_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux9~2_combout\,
	datab => \regFile|rt_mem|s_memory~41_q\,
	datac => \regFile|rt_mem|s_memory~105_q\,
	datad => \intMem|Mux8~0_combout\,
	combout => \regFile|rt_mem|s_memory~1355_combout\);

-- Location: LCCOMB_X63_Y31_N14
\regFile|rt_mem|s_memory~1356\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1356_combout\ = (\intMem|Mux9~1_combout\ & (((\regFile|rt_mem|s_memory~1355_combout\)))) # (!\intMem|Mux9~1_combout\ & ((\regFile|rt_mem|s_memory~1355_combout\ & ((\regFile|rt_mem|s_memory~137_q\))) # 
-- (!\regFile|rt_mem|s_memory~1355_combout\ & (\regFile|rt_mem|s_memory~73_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux9~1_combout\,
	datab => \regFile|rt_mem|s_memory~73_q\,
	datac => \regFile|rt_mem|s_memory~137_q\,
	datad => \regFile|rt_mem|s_memory~1355_combout\,
	combout => \regFile|rt_mem|s_memory~1356_combout\);

-- Location: LCCOMB_X63_Y32_N20
\regFile|rt_mem|s_memory~1357\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1357_combout\ = (\intMem|Mux5~0_combout\ & (!\intMem|Mux2~1_combout\ & ((\regFile|rt_mem|s_memory~1356_combout\)))) # (!\intMem|Mux5~0_combout\ & ((\intMem|Mux2~1_combout\) # ((\regFile|rt_mem|s_memory~1354_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux5~0_combout\,
	datab => \intMem|Mux2~1_combout\,
	datac => \regFile|rt_mem|s_memory~1354_combout\,
	datad => \regFile|rt_mem|s_memory~1356_combout\,
	combout => \regFile|rt_mem|s_memory~1357_combout\);

-- Location: LCCOMB_X63_Y32_N10
\regFile|rt_mem|s_memory~1360\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1360_combout\ = (\intMem|Mux2~1_combout\ & ((\regFile|rt_mem|s_memory~1357_combout\ & ((\regFile|rt_mem|s_memory~1359_combout\))) # (!\regFile|rt_mem|s_memory~1357_combout\ & (\regFile|rt_mem|s_memory~1352_combout\)))) # 
-- (!\intMem|Mux2~1_combout\ & (((\regFile|rt_mem|s_memory~1357_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~1352_combout\,
	datab => \intMem|Mux2~1_combout\,
	datac => \regFile|rt_mem|s_memory~1359_combout\,
	datad => \regFile|rt_mem|s_memory~1357_combout\,
	combout => \regFile|rt_mem|s_memory~1360_combout\);

-- Location: LCCOMB_X63_Y32_N28
\muxALU|muxOut[3]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxALU|muxOut[3]~59_combout\ = (\SW[6]~input_o\ & (\intMem|Mux3~0_combout\)) # (!\SW[6]~input_o\ & (((!\regFile|rt_mem|Equal0~0_combout\ & \regFile|rt_mem|s_memory~1360_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux3~0_combout\,
	datab => \SW[6]~input_o\,
	datac => \regFile|rt_mem|Equal0~0_combout\,
	datad => \regFile|rt_mem|s_memory~1360_combout\,
	combout => \muxALU|muxOut[3]~59_combout\);

-- Location: LCCOMB_X67_Y33_N22
\intMem|Mux4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \intMem|Mux4~4_combout\ = (\intMem|Mux4~1_combout\ & (\pcUp|s_pc\(5) $ (((\pcUp|s_pc\(3)) # (\pcUp|s_pc\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcUp|s_pc\(3),
	datab => \pcUp|s_pc\(5),
	datac => \intMem|Mux4~1_combout\,
	datad => \pcUp|s_pc\(4),
	combout => \intMem|Mux4~4_combout\);

-- Location: LCCOMB_X67_Y33_N16
\intMem|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \intMem|Mux3~1_combout\ = (\pcUp|s_pc\(2) & (\pcUp|s_pc\(5) & \intMem|Mux3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcUp|s_pc\(2),
	datab => \pcUp|s_pc\(5),
	datad => \intMem|Mux3~0_combout\,
	combout => \intMem|Mux3~1_combout\);

-- Location: LCCOMB_X67_Y33_N26
\regFile|rs_mem|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|Equal0~0_combout\ = (!\intMem|Mux4~4_combout\ & (!\intMem|Mux2~1_combout\ & (!\intMem|Mux3~1_combout\ & \intMem|Mux5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux4~4_combout\,
	datab => \intMem|Mux2~1_combout\,
	datac => \intMem|Mux3~1_combout\,
	datad => \intMem|Mux5~0_combout\,
	combout => \regFile|rs_mem|Equal0~0_combout\);

-- Location: LCCOMB_X59_Y32_N6
\regFile|rs_mem|s_memory~361feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~361feeder_combout\ = \alu|Mux28~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux28~1_combout\,
	combout => \regFile|rs_mem|s_memory~361feeder_combout\);

-- Location: FF_X59_Y32_N7
\regFile|rs_mem|s_memory~361\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~361feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~361_q\);

-- Location: FF_X65_Y33_N1
\regFile|rs_mem|s_memory~297\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux28~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~297_q\);

-- Location: LCCOMB_X65_Y33_N0
\regFile|rs_mem|s_memory~1520\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1520_combout\ = (\intMem|Mux3~1_combout\ & (((\intMem|Mux4~4_combout\)))) # (!\intMem|Mux3~1_combout\ & ((\intMem|Mux4~4_combout\ & (\regFile|rs_mem|s_memory~361_q\)) # (!\intMem|Mux4~4_combout\ & 
-- ((\regFile|rs_mem|s_memory~297_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux3~1_combout\,
	datab => \regFile|rs_mem|s_memory~361_q\,
	datac => \regFile|rs_mem|s_memory~297_q\,
	datad => \intMem|Mux4~4_combout\,
	combout => \regFile|rs_mem|s_memory~1520_combout\);

-- Location: FF_X65_Y33_N23
\regFile|rs_mem|s_memory~489\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux28~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~489_q\);

-- Location: LCCOMB_X61_Y32_N16
\regFile|rs_mem|s_memory~393feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~393feeder_combout\ = \alu|Mux28~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux28~1_combout\,
	combout => \regFile|rs_mem|s_memory~393feeder_combout\);

-- Location: FF_X61_Y32_N17
\regFile|rs_mem|s_memory~393\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~393feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~393_q\);

-- Location: FF_X65_Y35_N1
\regFile|rs_mem|s_memory~425\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux28~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~425_q\);

-- Location: LCCOMB_X65_Y35_N0
\regFile|rs_mem|readData[3]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|readData[3]~42_combout\ = (\intMem|Mux5~0_combout\ & ((\regFile|rs_mem|s_memory~425_q\))) # (!\intMem|Mux5~0_combout\ & (\regFile|rs_mem|s_memory~393_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~393_q\,
	datac => \regFile|rs_mem|s_memory~425_q\,
	datad => \intMem|Mux5~0_combout\,
	combout => \regFile|rs_mem|readData[3]~42_combout\);

-- Location: LCCOMB_X65_Y33_N22
\regFile|rs_mem|readData[3]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|readData[3]~43_combout\ = (\intMem|Mux3~1_combout\ & ((\regFile|rs_mem|s_memory~1520_combout\ & (\regFile|rs_mem|s_memory~489_q\)) # (!\regFile|rs_mem|s_memory~1520_combout\ & ((\regFile|rs_mem|readData[3]~42_combout\))))) # 
-- (!\intMem|Mux3~1_combout\ & (\regFile|rs_mem|s_memory~1520_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux3~1_combout\,
	datab => \regFile|rs_mem|s_memory~1520_combout\,
	datac => \regFile|rs_mem|s_memory~489_q\,
	datad => \regFile|rs_mem|readData[3]~42_combout\,
	combout => \regFile|rs_mem|readData[3]~43_combout\);

-- Location: LCCOMB_X65_Y35_N22
\regFile|rs_mem|s_memory~169feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~169feeder_combout\ = \alu|Mux28~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux28~1_combout\,
	combout => \regFile|rs_mem|s_memory~169feeder_combout\);

-- Location: FF_X65_Y35_N23
\regFile|rs_mem|s_memory~169\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~169feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~169_q\);

-- Location: FF_X63_Y35_N11
\regFile|rs_mem|s_memory~233\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux28~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~233_q\);

-- Location: LCCOMB_X63_Y37_N8
\regFile|rs_mem|s_memory~105feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~105feeder_combout\ = \alu|Mux28~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux28~1_combout\,
	combout => \regFile|rs_mem|s_memory~105feeder_combout\);

-- Location: FF_X63_Y37_N9
\regFile|rs_mem|s_memory~105\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~105feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~105_q\);

-- Location: FF_X63_Y35_N25
\regFile|rs_mem|s_memory~41\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux28~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~41_q\);

-- Location: LCCOMB_X63_Y35_N24
\regFile|rs_mem|s_memory~1518\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1518_combout\ = (\intMem|Mux3~1_combout\ & (((\intMem|Mux4~4_combout\)))) # (!\intMem|Mux3~1_combout\ & ((\intMem|Mux4~4_combout\ & (\regFile|rs_mem|s_memory~105_q\)) # (!\intMem|Mux4~4_combout\ & 
-- ((\regFile|rs_mem|s_memory~41_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~105_q\,
	datab => \intMem|Mux3~1_combout\,
	datac => \regFile|rs_mem|s_memory~41_q\,
	datad => \intMem|Mux4~4_combout\,
	combout => \regFile|rs_mem|s_memory~1518_combout\);

-- Location: LCCOMB_X63_Y35_N10
\regFile|rs_mem|s_memory~1519\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1519_combout\ = (\intMem|Mux3~1_combout\ & ((\regFile|rs_mem|s_memory~1518_combout\ & ((\regFile|rs_mem|s_memory~233_q\))) # (!\regFile|rs_mem|s_memory~1518_combout\ & (\regFile|rs_mem|s_memory~169_q\)))) # 
-- (!\intMem|Mux3~1_combout\ & (((\regFile|rs_mem|s_memory~1518_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux3~1_combout\,
	datab => \regFile|rs_mem|s_memory~169_q\,
	datac => \regFile|rs_mem|s_memory~233_q\,
	datad => \regFile|rs_mem|s_memory~1518_combout\,
	combout => \regFile|rs_mem|s_memory~1519_combout\);

-- Location: LCCOMB_X65_Y33_N4
\regFile|rs_mem|readData[3]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|readData[3]~44_combout\ = (\intMem|Mux2~1_combout\ & (\regFile|rs_mem|readData[3]~43_combout\)) # (!\intMem|Mux2~1_combout\ & ((\regFile|rs_mem|s_memory~1519_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \intMem|Mux2~1_combout\,
	datac => \regFile|rs_mem|readData[3]~43_combout\,
	datad => \regFile|rs_mem|s_memory~1519_combout\,
	combout => \regFile|rs_mem|readData[3]~44_combout\);

-- Location: LCCOMB_X60_Y33_N10
\regFile|rs_mem|s_memory~137feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~137feeder_combout\ = \alu|Mux28~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux28~1_combout\,
	combout => \regFile|rs_mem|s_memory~137feeder_combout\);

-- Location: FF_X60_Y33_N11
\regFile|rs_mem|s_memory~137\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~137feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~137_q\);

-- Location: FF_X60_Y33_N17
\regFile|rs_mem|s_memory~265\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux28~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~265_q\);

-- Location: LCCOMB_X63_Y36_N20
\regFile|rs_mem|s_memory~201feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~201feeder_combout\ = \alu|Mux28~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux28~1_combout\,
	combout => \regFile|rs_mem|s_memory~201feeder_combout\);

-- Location: LCCOMB_X74_Y30_N22
\regFile|rs_mem|s_memory~1579\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1579_combout\ = (\pcUp|s_pc\(2) & (\pcUp|s_pc\(3) & (!\pcUp|s_pc\(5) & \regFile|rs_mem|s_memory~1065_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcUp|s_pc\(2),
	datab => \pcUp|s_pc\(3),
	datac => \pcUp|s_pc\(5),
	datad => \regFile|rs_mem|s_memory~1065_combout\,
	combout => \regFile|rs_mem|s_memory~1579_combout\);

-- Location: LCCOMB_X74_Y30_N0
\regFile|rs_mem|s_memory~1564\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1564_combout\ = (\SW[7]~input_o\ & (\regFile|rs_mem|s_memory~1579_combout\ & !\muxALU|muxOut[31]~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[7]~input_o\,
	datac => \regFile|rs_mem|s_memory~1579_combout\,
	datad => \muxALU|muxOut[31]~52_combout\,
	combout => \regFile|rs_mem|s_memory~1564_combout\);

-- Location: FF_X63_Y36_N21
\regFile|rs_mem|s_memory~201\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~201feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~201_q\);

-- Location: FF_X61_Y33_N3
\regFile|rs_mem|s_memory~73\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux28~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~73_q\);

-- Location: LCCOMB_X61_Y33_N2
\regFile|rs_mem|s_memory~1521\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1521_combout\ = (\intMem|Mux3~1_combout\ & ((\regFile|rs_mem|s_memory~201_q\) # ((\intMem|Mux4~4_combout\)))) # (!\intMem|Mux3~1_combout\ & (((\regFile|rs_mem|s_memory~73_q\ & !\intMem|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux3~1_combout\,
	datab => \regFile|rs_mem|s_memory~201_q\,
	datac => \regFile|rs_mem|s_memory~73_q\,
	datad => \intMem|Mux4~4_combout\,
	combout => \regFile|rs_mem|s_memory~1521_combout\);

-- Location: LCCOMB_X60_Y33_N16
\regFile|rs_mem|readData[3]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|readData[3]~45_combout\ = (\intMem|Mux4~4_combout\ & ((\regFile|rs_mem|s_memory~1521_combout\ & ((\regFile|rs_mem|s_memory~265_q\))) # (!\regFile|rs_mem|s_memory~1521_combout\ & (\regFile|rs_mem|s_memory~137_q\)))) # 
-- (!\intMem|Mux4~4_combout\ & (((\regFile|rs_mem|s_memory~1521_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~137_q\,
	datab => \intMem|Mux4~4_combout\,
	datac => \regFile|rs_mem|s_memory~265_q\,
	datad => \regFile|rs_mem|s_memory~1521_combout\,
	combout => \regFile|rs_mem|readData[3]~45_combout\);

-- Location: LCCOMB_X66_Y36_N16
\regFile|rs_mem|s_memory~457feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~457feeder_combout\ = \alu|Mux28~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux28~1_combout\,
	combout => \regFile|rs_mem|s_memory~457feeder_combout\);

-- Location: LCCOMB_X63_Y35_N14
\regFile|rs_mem|s_memory~1547\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1547_combout\ = (!\muxTD|muxOut[3]~5_combout\ & (!\muxTD|muxOut[2]~4_combout\ & (\muxTD|muxOut[0]~2_combout\ & \muxTD|muxOut[1]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxTD|muxOut[3]~5_combout\,
	datab => \muxTD|muxOut[2]~4_combout\,
	datac => \muxTD|muxOut[0]~2_combout\,
	datad => \muxTD|muxOut[1]~3_combout\,
	combout => \regFile|rs_mem|s_memory~1547_combout\);

-- Location: LCCOMB_X63_Y35_N30
\regFile|rs_mem|s_memory~1576\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1576_combout\ = (\SW[7]~input_o\ & (\regFile|rs_mem|s_memory~1547_combout\ & !\muxALU|muxOut[31]~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[7]~input_o\,
	datab => \regFile|rs_mem|s_memory~1547_combout\,
	datad => \muxALU|muxOut[31]~52_combout\,
	combout => \regFile|rs_mem|s_memory~1576_combout\);

-- Location: FF_X66_Y36_N17
\regFile|rs_mem|s_memory~457\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~457feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~457_q\);

-- Location: FF_X66_Y36_N15
\regFile|rs_mem|s_memory~329\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux28~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~329_q\);

-- Location: LCCOMB_X66_Y36_N14
\regFile|rs_mem|s_memory~1522\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1522_combout\ = (\intMem|Mux4~4_combout\ & (((\intMem|Mux3~1_combout\)))) # (!\intMem|Mux4~4_combout\ & ((\intMem|Mux3~1_combout\ & (\regFile|rs_mem|s_memory~457_q\)) # (!\intMem|Mux3~1_combout\ & 
-- ((\regFile|rs_mem|s_memory~329_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~457_q\,
	datab => \intMem|Mux4~4_combout\,
	datac => \regFile|rs_mem|s_memory~329_q\,
	datad => \intMem|Mux3~1_combout\,
	combout => \regFile|rs_mem|s_memory~1522_combout\);

-- Location: FF_X62_Y32_N15
\regFile|rs_mem|s_memory~521\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux28~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~521_q\);

-- Location: LCCOMB_X62_Y32_N14
\regFile|rs_mem|readData[3]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|readData[3]~46_combout\ = (\intMem|Mux4~4_combout\ & ((\regFile|rs_mem|s_memory~1522_combout\ & (\regFile|rs_mem|s_memory~521_q\)) # (!\regFile|rs_mem|s_memory~1522_combout\ & ((\regFile|rs_mem|readData[3]~42_combout\))))) # 
-- (!\intMem|Mux4~4_combout\ & (\regFile|rs_mem|s_memory~1522_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux4~4_combout\,
	datab => \regFile|rs_mem|s_memory~1522_combout\,
	datac => \regFile|rs_mem|s_memory~521_q\,
	datad => \regFile|rs_mem|readData[3]~42_combout\,
	combout => \regFile|rs_mem|readData[3]~46_combout\);

-- Location: LCCOMB_X65_Y33_N18
\regFile|rs_mem|readData[3]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|readData[3]~47_combout\ = (\intMem|Mux2~1_combout\ & ((\regFile|rs_mem|readData[3]~46_combout\))) # (!\intMem|Mux2~1_combout\ & (\regFile|rs_mem|readData[3]~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|readData[3]~45_combout\,
	datab => \intMem|Mux2~1_combout\,
	datad => \regFile|rs_mem|readData[3]~46_combout\,
	combout => \regFile|rs_mem|readData[3]~47_combout\);

-- Location: LCCOMB_X65_Y33_N20
\regFile|rs_mem|readData[3]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|readData[3]~48_combout\ = (!\regFile|rs_mem|Equal0~0_combout\ & ((\intMem|Mux5~0_combout\ & (\regFile|rs_mem|readData[3]~44_combout\)) # (!\intMem|Mux5~0_combout\ & ((\regFile|rs_mem|readData[3]~47_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux5~0_combout\,
	datab => \regFile|rs_mem|Equal0~0_combout\,
	datac => \regFile|rs_mem|readData[3]~44_combout\,
	datad => \regFile|rs_mem|readData[3]~47_combout\,
	combout => \regFile|rs_mem|readData[3]~48_combout\);

-- Location: LCCOMB_X68_Y36_N26
\regFile|rs_mem|s_memory~392feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~392feeder_combout\ = \alu|Mux29~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux29~3_combout\,
	combout => \regFile|rs_mem|s_memory~392feeder_combout\);

-- Location: FF_X68_Y36_N27
\regFile|rs_mem|s_memory~392\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~392feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~392_q\);

-- Location: FF_X67_Y36_N9
\regFile|rs_mem|s_memory~328\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux29~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~328_q\);

-- Location: FF_X67_Y36_N11
\regFile|rs_mem|s_memory~456\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux29~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~456_q\);

-- Location: LCCOMB_X62_Y36_N20
\regFile|rs_mem|s_memory~520feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~520feeder_combout\ = \alu|Mux29~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux29~3_combout\,
	combout => \regFile|rs_mem|s_memory~520feeder_combout\);

-- Location: FF_X62_Y36_N21
\regFile|rs_mem|s_memory~520\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~520feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~520_q\);

-- Location: LCCOMB_X67_Y36_N10
\regFile|rs_mem|s_memory~1530\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1530_combout\ = (\intMem|Mux3~1_combout\ & ((\intMem|Mux4~4_combout\ & ((\regFile|rs_mem|s_memory~520_q\))) # (!\intMem|Mux4~4_combout\ & (\regFile|rs_mem|s_memory~456_q\)))) # (!\intMem|Mux3~1_combout\ & 
-- (\intMem|Mux4~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux3~1_combout\,
	datab => \intMem|Mux4~4_combout\,
	datac => \regFile|rs_mem|s_memory~456_q\,
	datad => \regFile|rs_mem|s_memory~520_q\,
	combout => \regFile|rs_mem|s_memory~1530_combout\);

-- Location: LCCOMB_X67_Y36_N8
\regFile|rs_mem|s_memory~1531\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1531_combout\ = (\intMem|Mux3~1_combout\ & (((\regFile|rs_mem|s_memory~1530_combout\)))) # (!\intMem|Mux3~1_combout\ & ((\regFile|rs_mem|s_memory~1530_combout\ & (\regFile|rs_mem|s_memory~392_q\)) # 
-- (!\regFile|rs_mem|s_memory~1530_combout\ & ((\regFile|rs_mem|s_memory~328_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux3~1_combout\,
	datab => \regFile|rs_mem|s_memory~392_q\,
	datac => \regFile|rs_mem|s_memory~328_q\,
	datad => \regFile|rs_mem|s_memory~1530_combout\,
	combout => \regFile|rs_mem|s_memory~1531_combout\);

-- Location: LCCOMB_X60_Y33_N2
\regFile|rs_mem|s_memory~136feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~136feeder_combout\ = \alu|Mux29~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux29~3_combout\,
	combout => \regFile|rs_mem|s_memory~136feeder_combout\);

-- Location: FF_X60_Y33_N3
\regFile|rs_mem|s_memory~136\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~136feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~136_q\);

-- Location: FF_X63_Y33_N11
\regFile|rs_mem|s_memory~264\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux29~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~264_q\);

-- Location: LCCOMB_X72_Y33_N18
\regFile|rs_mem|s_memory~200feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~200feeder_combout\ = \alu|Mux29~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux29~3_combout\,
	combout => \regFile|rs_mem|s_memory~200feeder_combout\);

-- Location: FF_X72_Y33_N19
\regFile|rs_mem|s_memory~200\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~200feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~200_q\);

-- Location: FF_X63_Y33_N17
\regFile|rs_mem|s_memory~72\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux29~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~72_q\);

-- Location: LCCOMB_X63_Y33_N16
\regFile|rs_mem|s_memory~1523\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1523_combout\ = (\intMem|Mux3~1_combout\ & ((\regFile|rs_mem|s_memory~200_q\) # ((\intMem|Mux4~4_combout\)))) # (!\intMem|Mux3~1_combout\ & (((\regFile|rs_mem|s_memory~72_q\ & !\intMem|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux3~1_combout\,
	datab => \regFile|rs_mem|s_memory~200_q\,
	datac => \regFile|rs_mem|s_memory~72_q\,
	datad => \intMem|Mux4~4_combout\,
	combout => \regFile|rs_mem|s_memory~1523_combout\);

-- Location: LCCOMB_X63_Y33_N10
\regFile|rs_mem|s_memory~1524\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1524_combout\ = (\intMem|Mux4~4_combout\ & ((\regFile|rs_mem|s_memory~1523_combout\ & ((\regFile|rs_mem|s_memory~264_q\))) # (!\regFile|rs_mem|s_memory~1523_combout\ & (\regFile|rs_mem|s_memory~136_q\)))) # 
-- (!\intMem|Mux4~4_combout\ & (((\regFile|rs_mem|s_memory~1523_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~136_q\,
	datab => \intMem|Mux4~4_combout\,
	datac => \regFile|rs_mem|s_memory~264_q\,
	datad => \regFile|rs_mem|s_memory~1523_combout\,
	combout => \regFile|rs_mem|s_memory~1524_combout\);

-- Location: LCCOMB_X72_Y37_N20
\regFile|rs_mem|s_memory~424feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~424feeder_combout\ = \alu|Mux29~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux29~3_combout\,
	combout => \regFile|rs_mem|s_memory~424feeder_combout\);

-- Location: FF_X72_Y37_N21
\regFile|rs_mem|s_memory~424\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~424feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~424_q\);

-- Location: LCCOMB_X69_Y37_N12
\regFile|rs_mem|s_memory~360feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~360feeder_combout\ = \alu|Mux29~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux29~3_combout\,
	combout => \regFile|rs_mem|s_memory~360feeder_combout\);

-- Location: FF_X69_Y37_N13
\regFile|rs_mem|s_memory~360\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~360feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~360_q\);

-- Location: FF_X68_Y37_N5
\regFile|rs_mem|s_memory~296\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux29~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~296_q\);

-- Location: LCCOMB_X68_Y37_N4
\regFile|rs_mem|s_memory~1525\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1525_combout\ = (\intMem|Mux3~1_combout\ & (((\intMem|Mux4~4_combout\)))) # (!\intMem|Mux3~1_combout\ & ((\intMem|Mux4~4_combout\ & (\regFile|rs_mem|s_memory~360_q\)) # (!\intMem|Mux4~4_combout\ & 
-- ((\regFile|rs_mem|s_memory~296_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux3~1_combout\,
	datab => \regFile|rs_mem|s_memory~360_q\,
	datac => \regFile|rs_mem|s_memory~296_q\,
	datad => \intMem|Mux4~4_combout\,
	combout => \regFile|rs_mem|s_memory~1525_combout\);

-- Location: FF_X68_Y37_N19
\regFile|rs_mem|s_memory~488\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux29~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~488_q\);

-- Location: LCCOMB_X68_Y37_N18
\regFile|rs_mem|s_memory~1526\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1526_combout\ = (\regFile|rs_mem|s_memory~1525_combout\ & (((\regFile|rs_mem|s_memory~488_q\) # (!\intMem|Mux3~1_combout\)))) # (!\regFile|rs_mem|s_memory~1525_combout\ & (\regFile|rs_mem|s_memory~424_q\ & 
-- ((\intMem|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~424_q\,
	datab => \regFile|rs_mem|s_memory~1525_combout\,
	datac => \regFile|rs_mem|s_memory~488_q\,
	datad => \intMem|Mux3~1_combout\,
	combout => \regFile|rs_mem|s_memory~1526_combout\);

-- Location: LCCOMB_X70_Y37_N22
\regFile|rs_mem|s_memory~168feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~168feeder_combout\ = \alu|Mux29~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux29~3_combout\,
	combout => \regFile|rs_mem|s_memory~168feeder_combout\);

-- Location: FF_X70_Y37_N23
\regFile|rs_mem|s_memory~168\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~168feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~168_q\);

-- Location: FF_X67_Y37_N27
\regFile|rs_mem|s_memory~232\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux29~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~232_q\);

-- Location: LCCOMB_X65_Y37_N26
\regFile|rs_mem|s_memory~104feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~104feeder_combout\ = \alu|Mux29~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux29~3_combout\,
	combout => \regFile|rs_mem|s_memory~104feeder_combout\);

-- Location: FF_X65_Y37_N27
\regFile|rs_mem|s_memory~104\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~104feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~104_q\);

-- Location: FF_X67_Y37_N13
\regFile|rs_mem|s_memory~40\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux29~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~40_q\);

-- Location: LCCOMB_X67_Y37_N12
\regFile|rs_mem|s_memory~1527\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1527_combout\ = (\intMem|Mux3~1_combout\ & (((\intMem|Mux4~4_combout\)))) # (!\intMem|Mux3~1_combout\ & ((\intMem|Mux4~4_combout\ & (\regFile|rs_mem|s_memory~104_q\)) # (!\intMem|Mux4~4_combout\ & 
-- ((\regFile|rs_mem|s_memory~40_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~104_q\,
	datab => \intMem|Mux3~1_combout\,
	datac => \regFile|rs_mem|s_memory~40_q\,
	datad => \intMem|Mux4~4_combout\,
	combout => \regFile|rs_mem|s_memory~1527_combout\);

-- Location: LCCOMB_X67_Y37_N26
\regFile|rs_mem|s_memory~1528\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1528_combout\ = (\intMem|Mux3~1_combout\ & ((\regFile|rs_mem|s_memory~1527_combout\ & ((\regFile|rs_mem|s_memory~232_q\))) # (!\regFile|rs_mem|s_memory~1527_combout\ & (\regFile|rs_mem|s_memory~168_q\)))) # 
-- (!\intMem|Mux3~1_combout\ & (((\regFile|rs_mem|s_memory~1527_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~168_q\,
	datab => \intMem|Mux3~1_combout\,
	datac => \regFile|rs_mem|s_memory~232_q\,
	datad => \regFile|rs_mem|s_memory~1527_combout\,
	combout => \regFile|rs_mem|s_memory~1528_combout\);

-- Location: LCCOMB_X67_Y37_N0
\regFile|rs_mem|s_memory~1529\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1529_combout\ = (\intMem|Mux2~1_combout\ & ((\regFile|rs_mem|s_memory~1526_combout\) # ((!\intMem|Mux5~0_combout\)))) # (!\intMem|Mux2~1_combout\ & (((\regFile|rs_mem|s_memory~1528_combout\ & \intMem|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux2~1_combout\,
	datab => \regFile|rs_mem|s_memory~1526_combout\,
	datac => \regFile|rs_mem|s_memory~1528_combout\,
	datad => \intMem|Mux5~0_combout\,
	combout => \regFile|rs_mem|s_memory~1529_combout\);

-- Location: LCCOMB_X67_Y37_N10
\regFile|rs_mem|s_memory~1532\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1532_combout\ = (\intMem|Mux5~0_combout\ & (((\regFile|rs_mem|s_memory~1529_combout\)))) # (!\intMem|Mux5~0_combout\ & ((\regFile|rs_mem|s_memory~1529_combout\ & (\regFile|rs_mem|s_memory~1531_combout\)) # 
-- (!\regFile|rs_mem|s_memory~1529_combout\ & ((\regFile|rs_mem|s_memory~1524_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux5~0_combout\,
	datab => \regFile|rs_mem|s_memory~1531_combout\,
	datac => \regFile|rs_mem|s_memory~1524_combout\,
	datad => \regFile|rs_mem|s_memory~1529_combout\,
	combout => \regFile|rs_mem|s_memory~1532_combout\);

-- Location: LCCOMB_X67_Y37_N20
\regFile|rs_mem|readData[2]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|readData[2]~49_combout\ = (!\regFile|rs_mem|Equal0~0_combout\ & \regFile|rs_mem|s_memory~1532_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regFile|rs_mem|Equal0~0_combout\,
	datad => \regFile|rs_mem|s_memory~1532_combout\,
	combout => \regFile|rs_mem|readData[2]~49_combout\);

-- Location: LCCOMB_X66_Y29_N6
\alu|RESULT~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|RESULT~39_combout\ = (!\regFile|rs_mem|Equal0~0_combout\ & (\regFile|rs_mem|s_memory~1532_combout\ & \muxALU|muxOut[2]~60_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|Equal0~0_combout\,
	datab => \regFile|rs_mem|s_memory~1532_combout\,
	datad => \muxALU|muxOut[2]~60_combout\,
	combout => \alu|RESULT~39_combout\);

-- Location: LCCOMB_X63_Y32_N12
\ALUCtrl|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALUCtrl|Mux1~0_combout\ = (!\intMem|Mux3~0_combout\ & (!\intMem|Mux23~0_combout\ & ((!\intMem|Mux25~1_combout\) # (!\intMem|Mux24~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux3~0_combout\,
	datab => \intMem|Mux24~6_combout\,
	datac => \intMem|Mux23~0_combout\,
	datad => \intMem|Mux25~1_combout\,
	combout => \ALUCtrl|Mux1~0_combout\);

-- Location: LCCOMB_X63_Y32_N14
\ALUCtrl|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ALUCtrl|Mux4~0_combout\ = (((\SW[3]~input_o\) # (!\ALUCtrl|Mux1~0_combout\)) # (!\ALUCtrl|Mux5~0_combout\)) # (!\SW[4]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[4]~input_o\,
	datab => \ALUCtrl|Mux5~0_combout\,
	datac => \SW[3]~input_o\,
	datad => \ALUCtrl|Mux1~0_combout\,
	combout => \ALUCtrl|Mux4~0_combout\);

-- Location: LCCOMB_X59_Y35_N6
\regFile|rt_mem|s_memory~423feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~423feeder_combout\ = \alu|Mux30~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux30~3_combout\,
	combout => \regFile|rt_mem|s_memory~423feeder_combout\);

-- Location: FF_X59_Y35_N7
\regFile|rt_mem|s_memory~423\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~423feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~423_q\);

-- Location: LCCOMB_X60_Y31_N12
\regFile|rt_mem|s_memory~487feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~487feeder_combout\ = \alu|Mux30~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux30~3_combout\,
	combout => \regFile|rt_mem|s_memory~487feeder_combout\);

-- Location: FF_X60_Y31_N13
\regFile|rt_mem|s_memory~487\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~487feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~487_q\);

-- Location: FF_X60_Y35_N19
\regFile|rt_mem|s_memory~519\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux30~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~519_q\);

-- Location: LCCOMB_X60_Y35_N18
\regFile|rt_mem|s_memory~1378\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1378_combout\ = (\intMem|Mux9~2_combout\ & (\regFile|rt_mem|s_memory~487_q\)) # (!\intMem|Mux9~2_combout\ & ((\regFile|rt_mem|s_memory~519_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regFile|rt_mem|s_memory~487_q\,
	datac => \regFile|rt_mem|s_memory~519_q\,
	datad => \intMem|Mux9~2_combout\,
	combout => \regFile|rt_mem|s_memory~1378_combout\);

-- Location: LCCOMB_X60_Y35_N12
\regFile|rt_mem|s_memory~1379\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1379_combout\ = (\intMem|Mux8~0_combout\ & ((\regFile|rt_mem|s_memory~1378_combout\))) # (!\intMem|Mux8~0_combout\ & (\regFile|rt_mem|s_memory~423_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regFile|rt_mem|s_memory~423_q\,
	datac => \intMem|Mux8~0_combout\,
	datad => \regFile|rt_mem|s_memory~1378_combout\,
	combout => \regFile|rt_mem|s_memory~1379_combout\);

-- Location: LCCOMB_X72_Y35_N16
\regFile|rt_mem|s_memory~327feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~327feeder_combout\ = \alu|Mux30~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux30~3_combout\,
	combout => \regFile|rt_mem|s_memory~327feeder_combout\);

-- Location: FF_X72_Y35_N17
\regFile|rt_mem|s_memory~327\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~327feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~327_q\);

-- Location: FF_X67_Y35_N5
\regFile|rt_mem|s_memory~391\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux30~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~391_q\);

-- Location: LCCOMB_X60_Y35_N20
\regFile|rt_mem|s_memory~295feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~295feeder_combout\ = \alu|Mux30~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux30~3_combout\,
	combout => \regFile|rt_mem|s_memory~295feeder_combout\);

-- Location: FF_X60_Y35_N21
\regFile|rt_mem|s_memory~295\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~295feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~295_q\);

-- Location: FF_X67_Y35_N3
\regFile|rt_mem|s_memory~359\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux30~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~359_q\);

-- Location: LCCOMB_X67_Y35_N2
\regFile|rt_mem|s_memory~1373\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1373_combout\ = (\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~359_q\) # (!\intMem|Mux9~2_combout\)))) # (!\intMem|Mux8~0_combout\ & (\regFile|rt_mem|s_memory~295_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~295_q\,
	datab => \intMem|Mux9~2_combout\,
	datac => \regFile|rt_mem|s_memory~359_q\,
	datad => \intMem|Mux8~0_combout\,
	combout => \regFile|rt_mem|s_memory~1373_combout\);

-- Location: LCCOMB_X67_Y35_N4
\regFile|rt_mem|s_memory~1374\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1374_combout\ = (\intMem|Mux9~1_combout\ & (((\regFile|rt_mem|s_memory~1373_combout\)))) # (!\intMem|Mux9~1_combout\ & ((\regFile|rt_mem|s_memory~1373_combout\ & ((\regFile|rt_mem|s_memory~391_q\))) # 
-- (!\regFile|rt_mem|s_memory~1373_combout\ & (\regFile|rt_mem|s_memory~327_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux9~1_combout\,
	datab => \regFile|rt_mem|s_memory~327_q\,
	datac => \regFile|rt_mem|s_memory~391_q\,
	datad => \regFile|rt_mem|s_memory~1373_combout\,
	combout => \regFile|rt_mem|s_memory~1374_combout\);

-- Location: LCCOMB_X59_Y34_N20
\regFile|rt_mem|s_memory~71feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~71feeder_combout\ = \alu|Mux30~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux30~3_combout\,
	combout => \regFile|rt_mem|s_memory~71feeder_combout\);

-- Location: FF_X59_Y34_N21
\regFile|rt_mem|s_memory~71\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~71feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~71_q\);

-- Location: FF_X65_Y34_N5
\regFile|rt_mem|s_memory~135\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux30~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~135_q\);

-- Location: FF_X63_Y35_N31
\regFile|rt_mem|s_memory~39\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux30~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~39_q\);

-- Location: FF_X65_Y34_N7
\regFile|rt_mem|s_memory~103\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux30~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~103_q\);

-- Location: LCCOMB_X65_Y34_N6
\regFile|rt_mem|s_memory~1375\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1375_combout\ = (\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~103_q\) # (!\intMem|Mux9~2_combout\)))) # (!\intMem|Mux8~0_combout\ & (\regFile|rt_mem|s_memory~39_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~39_q\,
	datab => \intMem|Mux9~2_combout\,
	datac => \regFile|rt_mem|s_memory~103_q\,
	datad => \intMem|Mux8~0_combout\,
	combout => \regFile|rt_mem|s_memory~1375_combout\);

-- Location: LCCOMB_X65_Y34_N4
\regFile|rt_mem|s_memory~1376\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1376_combout\ = (\intMem|Mux9~1_combout\ & (((\regFile|rt_mem|s_memory~1375_combout\)))) # (!\intMem|Mux9~1_combout\ & ((\regFile|rt_mem|s_memory~1375_combout\ & ((\regFile|rt_mem|s_memory~135_q\))) # 
-- (!\regFile|rt_mem|s_memory~1375_combout\ & (\regFile|rt_mem|s_memory~71_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~71_q\,
	datab => \intMem|Mux9~1_combout\,
	datac => \regFile|rt_mem|s_memory~135_q\,
	datad => \regFile|rt_mem|s_memory~1375_combout\,
	combout => \regFile|rt_mem|s_memory~1376_combout\);

-- Location: LCCOMB_X60_Y31_N14
\regFile|rt_mem|s_memory~1377\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1377_combout\ = (\intMem|Mux5~0_combout\ & (!\intMem|Mux2~1_combout\ & ((\regFile|rt_mem|s_memory~1376_combout\)))) # (!\intMem|Mux5~0_combout\ & ((\intMem|Mux2~1_combout\) # ((\regFile|rt_mem|s_memory~1374_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux5~0_combout\,
	datab => \intMem|Mux2~1_combout\,
	datac => \regFile|rt_mem|s_memory~1374_combout\,
	datad => \regFile|rt_mem|s_memory~1376_combout\,
	combout => \regFile|rt_mem|s_memory~1377_combout\);

-- Location: FF_X61_Y35_N29
\regFile|rt_mem|s_memory~167\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux30~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~167_q\);

-- Location: LCCOMB_X74_Y35_N18
\regFile|rt_mem|s_memory~231feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~231feeder_combout\ = \alu|Mux30~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux30~3_combout\,
	combout => \regFile|rt_mem|s_memory~231feeder_combout\);

-- Location: FF_X74_Y35_N19
\regFile|rt_mem|s_memory~231\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~231feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~231_q\);

-- Location: FF_X74_Y35_N17
\regFile|rt_mem|s_memory~263\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux30~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~263_q\);

-- Location: LCCOMB_X74_Y35_N16
\regFile|rt_mem|s_memory~1371\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1371_combout\ = (\intMem|Mux9~2_combout\ & (\regFile|rt_mem|s_memory~231_q\)) # (!\intMem|Mux9~2_combout\ & ((\regFile|rt_mem|s_memory~263_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regFile|rt_mem|s_memory~231_q\,
	datac => \regFile|rt_mem|s_memory~263_q\,
	datad => \intMem|Mux9~2_combout\,
	combout => \regFile|rt_mem|s_memory~1371_combout\);

-- Location: LCCOMB_X61_Y35_N28
\regFile|rt_mem|s_memory~1372\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1372_combout\ = (\intMem|Mux8~0_combout\ & ((\regFile|rt_mem|s_memory~1371_combout\))) # (!\intMem|Mux8~0_combout\ & (\regFile|rt_mem|s_memory~167_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \intMem|Mux8~0_combout\,
	datac => \regFile|rt_mem|s_memory~167_q\,
	datad => \regFile|rt_mem|s_memory~1371_combout\,
	combout => \regFile|rt_mem|s_memory~1372_combout\);

-- Location: LCCOMB_X60_Y31_N10
\regFile|rt_mem|s_memory~1380\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1380_combout\ = (\intMem|Mux2~1_combout\ & ((\regFile|rt_mem|s_memory~1377_combout\ & (\regFile|rt_mem|s_memory~1379_combout\)) # (!\regFile|rt_mem|s_memory~1377_combout\ & ((\regFile|rt_mem|s_memory~1372_combout\))))) # 
-- (!\intMem|Mux2~1_combout\ & (((\regFile|rt_mem|s_memory~1377_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux2~1_combout\,
	datab => \regFile|rt_mem|s_memory~1379_combout\,
	datac => \regFile|rt_mem|s_memory~1377_combout\,
	datad => \regFile|rt_mem|s_memory~1372_combout\,
	combout => \regFile|rt_mem|s_memory~1380_combout\);

-- Location: LCCOMB_X60_Y31_N0
\muxALU|muxOut[1]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxALU|muxOut[1]~61_combout\ = (\SW[6]~input_o\ & (\intMem|Mux24~6_combout\)) # (!\SW[6]~input_o\ & (((!\regFile|rt_mem|Equal0~0_combout\ & \regFile|rt_mem|s_memory~1380_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux24~6_combout\,
	datab => \SW[6]~input_o\,
	datac => \regFile|rt_mem|Equal0~0_combout\,
	datad => \regFile|rt_mem|s_memory~1380_combout\,
	combout => \muxALU|muxOut[1]~61_combout\);

-- Location: LCCOMB_X60_Y31_N26
\alu|RESULT~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|RESULT~38_combout\ = \muxALU|muxOut[1]~61_combout\ $ (((!\regFile|rs_mem|Equal0~0_combout\ & \regFile|rs_mem|s_memory~1542_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|Equal0~0_combout\,
	datab => \muxALU|muxOut[1]~61_combout\,
	datad => \regFile|rs_mem|s_memory~1542_combout\,
	combout => \alu|RESULT~38_combout\);

-- Location: LCCOMB_X60_Y31_N22
\alu|Mux30~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux30~1_combout\ = (\ALUCtrl|Mux5~1_combout\ & ((\muxALU|muxOut[1]~61_combout\) # ((\ALUCtrl|Mux4~0_combout\) # (\regFile|rs_mem|readData[1]~50_combout\)))) # (!\ALUCtrl|Mux5~1_combout\ & (\muxALU|muxOut[1]~61_combout\ & (!\ALUCtrl|Mux4~0_combout\ & 
-- \regFile|rs_mem|readData[1]~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCtrl|Mux5~1_combout\,
	datab => \muxALU|muxOut[1]~61_combout\,
	datac => \ALUCtrl|Mux4~0_combout\,
	datad => \regFile|rs_mem|readData[1]~50_combout\,
	combout => \alu|Mux30~1_combout\);

-- Location: FF_X67_Y33_N25
\regFile|rs_mem|s_memory~134\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux31~5_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~134_q\);

-- Location: FF_X67_Y33_N3
\regFile|rs_mem|s_memory~262\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux31~5_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~262_q\);

-- Location: LCCOMB_X61_Y33_N8
\regFile|rs_mem|s_memory~198feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~198feeder_combout\ = \alu|Mux31~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux31~5_combout\,
	combout => \regFile|rs_mem|s_memory~198feeder_combout\);

-- Location: FF_X61_Y33_N9
\regFile|rs_mem|s_memory~198\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~198feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~198_q\);

-- Location: FF_X61_Y33_N7
\regFile|rs_mem|s_memory~70\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux31~5_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~70_q\);

-- Location: LCCOMB_X61_Y33_N6
\regFile|rs_mem|s_memory~1239\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1239_combout\ = (\intMem|Mux3~1_combout\ & ((\regFile|rs_mem|s_memory~198_q\) # ((\intMem|Mux4~4_combout\)))) # (!\intMem|Mux3~1_combout\ & (((\regFile|rs_mem|s_memory~70_q\ & !\intMem|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux3~1_combout\,
	datab => \regFile|rs_mem|s_memory~198_q\,
	datac => \regFile|rs_mem|s_memory~70_q\,
	datad => \intMem|Mux4~4_combout\,
	combout => \regFile|rs_mem|s_memory~1239_combout\);

-- Location: LCCOMB_X67_Y33_N2
\regFile|rs_mem|s_memory~1240\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1240_combout\ = (\intMem|Mux4~4_combout\ & ((\regFile|rs_mem|s_memory~1239_combout\ & ((\regFile|rs_mem|s_memory~262_q\))) # (!\regFile|rs_mem|s_memory~1239_combout\ & (\regFile|rs_mem|s_memory~134_q\)))) # 
-- (!\intMem|Mux4~4_combout\ & (((\regFile|rs_mem|s_memory~1239_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~134_q\,
	datab => \intMem|Mux4~4_combout\,
	datac => \regFile|rs_mem|s_memory~262_q\,
	datad => \regFile|rs_mem|s_memory~1239_combout\,
	combout => \regFile|rs_mem|s_memory~1240_combout\);

-- Location: LCCOMB_X65_Y29_N0
\regFile|rs_mem|s_memory~390feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~390feeder_combout\ = \alu|Mux31~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux31~5_combout\,
	combout => \regFile|rs_mem|s_memory~390feeder_combout\);

-- Location: FF_X65_Y29_N1
\regFile|rs_mem|s_memory~390\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~390feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~390_q\);

-- Location: FF_X65_Y29_N19
\regFile|rs_mem|s_memory~518\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux31~5_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~518_q\);

-- Location: LCCOMB_X63_Y29_N28
\regFile|rs_mem|s_memory~454feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~454feeder_combout\ = \alu|Mux31~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux31~5_combout\,
	combout => \regFile|rs_mem|s_memory~454feeder_combout\);

-- Location: FF_X63_Y29_N29
\regFile|rs_mem|s_memory~454\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~454feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~454_q\);

-- Location: FF_X63_Y29_N31
\regFile|rs_mem|s_memory~326\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux31~5_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~326_q\);

-- Location: LCCOMB_X63_Y29_N30
\regFile|rs_mem|s_memory~1246\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1246_combout\ = (\intMem|Mux4~4_combout\ & (((\intMem|Mux3~1_combout\)))) # (!\intMem|Mux4~4_combout\ & ((\intMem|Mux3~1_combout\ & (\regFile|rs_mem|s_memory~454_q\)) # (!\intMem|Mux3~1_combout\ & 
-- ((\regFile|rs_mem|s_memory~326_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux4~4_combout\,
	datab => \regFile|rs_mem|s_memory~454_q\,
	datac => \regFile|rs_mem|s_memory~326_q\,
	datad => \intMem|Mux3~1_combout\,
	combout => \regFile|rs_mem|s_memory~1246_combout\);

-- Location: LCCOMB_X65_Y29_N18
\regFile|rs_mem|s_memory~1247\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1247_combout\ = (\intMem|Mux4~4_combout\ & ((\regFile|rs_mem|s_memory~1246_combout\ & ((\regFile|rs_mem|s_memory~518_q\))) # (!\regFile|rs_mem|s_memory~1246_combout\ & (\regFile|rs_mem|s_memory~390_q\)))) # 
-- (!\intMem|Mux4~4_combout\ & (((\regFile|rs_mem|s_memory~1246_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux4~4_combout\,
	datab => \regFile|rs_mem|s_memory~390_q\,
	datac => \regFile|rs_mem|s_memory~518_q\,
	datad => \regFile|rs_mem|s_memory~1246_combout\,
	combout => \regFile|rs_mem|s_memory~1247_combout\);

-- Location: LCCOMB_X60_Y27_N4
\regFile|rs_mem|s_memory~166feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~166feeder_combout\ = \alu|Mux31~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux31~5_combout\,
	combout => \regFile|rs_mem|s_memory~166feeder_combout\);

-- Location: FF_X60_Y27_N5
\regFile|rs_mem|s_memory~166\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~166feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~166_q\);

-- Location: FF_X66_Y29_N31
\regFile|rs_mem|s_memory~230\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux31~5_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~230_q\);

-- Location: LCCOMB_X66_Y29_N12
\regFile|rs_mem|s_memory~102feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~102feeder_combout\ = \alu|Mux31~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux31~5_combout\,
	combout => \regFile|rs_mem|s_memory~102feeder_combout\);

-- Location: FF_X66_Y29_N13
\regFile|rs_mem|s_memory~102\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~102feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~102_q\);

-- Location: FF_X63_Y30_N31
\regFile|rs_mem|s_memory~38\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux31~5_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~38_q\);

-- Location: LCCOMB_X63_Y30_N30
\regFile|rs_mem|s_memory~1243\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1243_combout\ = (\intMem|Mux4~4_combout\ & ((\regFile|rs_mem|s_memory~102_q\) # ((\intMem|Mux3~1_combout\)))) # (!\intMem|Mux4~4_combout\ & (((\regFile|rs_mem|s_memory~38_q\ & !\intMem|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux4~4_combout\,
	datab => \regFile|rs_mem|s_memory~102_q\,
	datac => \regFile|rs_mem|s_memory~38_q\,
	datad => \intMem|Mux3~1_combout\,
	combout => \regFile|rs_mem|s_memory~1243_combout\);

-- Location: LCCOMB_X66_Y29_N30
\regFile|rs_mem|s_memory~1244\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1244_combout\ = (\intMem|Mux3~1_combout\ & ((\regFile|rs_mem|s_memory~1243_combout\ & ((\regFile|rs_mem|s_memory~230_q\))) # (!\regFile|rs_mem|s_memory~1243_combout\ & (\regFile|rs_mem|s_memory~166_q\)))) # 
-- (!\intMem|Mux3~1_combout\ & (((\regFile|rs_mem|s_memory~1243_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~166_q\,
	datab => \intMem|Mux3~1_combout\,
	datac => \regFile|rs_mem|s_memory~230_q\,
	datad => \regFile|rs_mem|s_memory~1243_combout\,
	combout => \regFile|rs_mem|s_memory~1244_combout\);

-- Location: LCCOMB_X73_Y30_N24
\regFile|rs_mem|s_memory~422feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~422feeder_combout\ = \alu|Mux31~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux31~5_combout\,
	combout => \regFile|rs_mem|s_memory~422feeder_combout\);

-- Location: FF_X73_Y30_N25
\regFile|rs_mem|s_memory~422\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~422feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~422_q\);

-- Location: FF_X70_Y30_N29
\regFile|rs_mem|s_memory~486\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux31~5_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~486_q\);

-- Location: LCCOMB_X59_Y32_N28
\regFile|rs_mem|s_memory~358feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~358feeder_combout\ = \alu|Mux31~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux31~5_combout\,
	combout => \regFile|rs_mem|s_memory~358feeder_combout\);

-- Location: FF_X59_Y32_N29
\regFile|rs_mem|s_memory~358\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~358feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~358_q\);

-- Location: FF_X63_Y30_N21
\regFile|rs_mem|s_memory~294\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux31~5_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~294_q\);

-- Location: LCCOMB_X63_Y30_N20
\regFile|rs_mem|s_memory~1241\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1241_combout\ = (\intMem|Mux4~4_combout\ & ((\regFile|rs_mem|s_memory~358_q\) # ((\intMem|Mux3~1_combout\)))) # (!\intMem|Mux4~4_combout\ & (((\regFile|rs_mem|s_memory~294_q\ & !\intMem|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux4~4_combout\,
	datab => \regFile|rs_mem|s_memory~358_q\,
	datac => \regFile|rs_mem|s_memory~294_q\,
	datad => \intMem|Mux3~1_combout\,
	combout => \regFile|rs_mem|s_memory~1241_combout\);

-- Location: LCCOMB_X70_Y30_N28
\regFile|rs_mem|s_memory~1242\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1242_combout\ = (\intMem|Mux3~1_combout\ & ((\regFile|rs_mem|s_memory~1241_combout\ & ((\regFile|rs_mem|s_memory~486_q\))) # (!\regFile|rs_mem|s_memory~1241_combout\ & (\regFile|rs_mem|s_memory~422_q\)))) # 
-- (!\intMem|Mux3~1_combout\ & (((\regFile|rs_mem|s_memory~1241_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~422_q\,
	datab => \intMem|Mux3~1_combout\,
	datac => \regFile|rs_mem|s_memory~486_q\,
	datad => \regFile|rs_mem|s_memory~1241_combout\,
	combout => \regFile|rs_mem|s_memory~1242_combout\);

-- Location: LCCOMB_X67_Y33_N6
\regFile|rs_mem|s_memory~1245\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1245_combout\ = (\intMem|Mux5~0_combout\ & ((\intMem|Mux2~1_combout\ & ((\regFile|rs_mem|s_memory~1242_combout\))) # (!\intMem|Mux2~1_combout\ & (\regFile|rs_mem|s_memory~1244_combout\)))) # (!\intMem|Mux5~0_combout\ & 
-- (\intMem|Mux2~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux5~0_combout\,
	datab => \intMem|Mux2~1_combout\,
	datac => \regFile|rs_mem|s_memory~1244_combout\,
	datad => \regFile|rs_mem|s_memory~1242_combout\,
	combout => \regFile|rs_mem|s_memory~1245_combout\);

-- Location: LCCOMB_X67_Y33_N20
\regFile|rs_mem|s_memory~1248\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1248_combout\ = (\intMem|Mux5~0_combout\ & (((\regFile|rs_mem|s_memory~1245_combout\)))) # (!\intMem|Mux5~0_combout\ & ((\regFile|rs_mem|s_memory~1245_combout\ & ((\regFile|rs_mem|s_memory~1247_combout\))) # 
-- (!\regFile|rs_mem|s_memory~1245_combout\ & (\regFile|rs_mem|s_memory~1240_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux5~0_combout\,
	datab => \regFile|rs_mem|s_memory~1240_combout\,
	datac => \regFile|rs_mem|s_memory~1247_combout\,
	datad => \regFile|rs_mem|s_memory~1245_combout\,
	combout => \regFile|rs_mem|s_memory~1248_combout\);

-- Location: LCCOMB_X67_Y33_N4
\regFile|rs_mem|readData[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|readData[0]~0_combout\ = (!\regFile|rs_mem|Equal0~0_combout\ & \regFile|rs_mem|s_memory~1248_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regFile|rs_mem|Equal0~0_combout\,
	datad => \regFile|rs_mem|s_memory~1248_combout\,
	combout => \regFile|rs_mem|readData[0]~0_combout\);

-- Location: LCCOMB_X66_Y31_N0
\alu|s_diff[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|s_diff[0]~0_combout\ = (\muxALU|muxOut[0]~50_combout\ & (\regFile|rs_mem|readData[0]~0_combout\ $ (VCC))) # (!\muxALU|muxOut[0]~50_combout\ & ((\regFile|rs_mem|readData[0]~0_combout\) # (GND)))
-- \alu|s_diff[0]~1\ = CARRY((\regFile|rs_mem|readData[0]~0_combout\) # (!\muxALU|muxOut[0]~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxALU|muxOut[0]~50_combout\,
	datab => \regFile|rs_mem|readData[0]~0_combout\,
	datad => VCC,
	combout => \alu|s_diff[0]~0_combout\,
	cout => \alu|s_diff[0]~1\);

-- Location: LCCOMB_X63_Y30_N16
\alu|Mux31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux31~0_combout\ = (\ALUCtrl|Mux3~1_combout\ & ((\regFile|rs_mem|readData[0]~0_combout\) # ((\muxALU|muxOut[0]~50_combout\)))) # (!\ALUCtrl|Mux3~1_combout\ & (!\ALUCtrl|Mux5~1_combout\ & (\regFile|rs_mem|readData[0]~0_combout\ $ 
-- (\muxALU|muxOut[0]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCtrl|Mux3~1_combout\,
	datab => \regFile|rs_mem|readData[0]~0_combout\,
	datac => \muxALU|muxOut[0]~50_combout\,
	datad => \ALUCtrl|Mux5~1_combout\,
	combout => \alu|Mux31~0_combout\);

-- Location: LCCOMB_X63_Y30_N26
\alu|Mux31~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux31~1_combout\ = (\ALUCtrl|Mux4~0_combout\ & (\alu|s_diff[0]~0_combout\)) # (!\ALUCtrl|Mux4~0_combout\ & ((\alu|Mux31~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu|s_diff[0]~0_combout\,
	datac => \ALUCtrl|Mux4~0_combout\,
	datad => \alu|Mux31~0_combout\,
	combout => \alu|Mux31~1_combout\);

-- Location: LCCOMB_X63_Y30_N4
\alu|Mux31~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux31~3_combout\ = (\ALUCtrl|Mux3~1_combout\ & (((\ALUCtrl|Mux5~1_combout\)))) # (!\ALUCtrl|Mux3~1_combout\ & ((\regFile|rs_mem|readData[0]~0_combout\ & ((\muxALU|muxOut[0]~50_combout\) # (\ALUCtrl|Mux5~1_combout\))) # 
-- (!\regFile|rs_mem|readData[0]~0_combout\ & (\muxALU|muxOut[0]~50_combout\ & \ALUCtrl|Mux5~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCtrl|Mux3~1_combout\,
	datab => \regFile|rs_mem|readData[0]~0_combout\,
	datac => \muxALU|muxOut[0]~50_combout\,
	datad => \ALUCtrl|Mux5~1_combout\,
	combout => \alu|Mux31~3_combout\);

-- Location: LCCOMB_X67_Y31_N0
\alu|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0~0_combout\ = (\muxALU|muxOut[0]~50_combout\ & (\regFile|rs_mem|readData[0]~0_combout\ $ (VCC))) # (!\muxALU|muxOut[0]~50_combout\ & (\regFile|rs_mem|readData[0]~0_combout\ & VCC))
-- \alu|Add0~1\ = CARRY((\muxALU|muxOut[0]~50_combout\ & \regFile|rs_mem|readData[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxALU|muxOut[0]~50_combout\,
	datab => \regFile|rs_mem|readData[0]~0_combout\,
	datad => VCC,
	combout => \alu|Add0~0_combout\,
	cout => \alu|Add0~1\);

-- Location: FF_X65_Y35_N11
\regFile|rt_mem|s_memory~453\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux0~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~453_q\);

-- Location: FF_X70_Y29_N17
\regFile|rt_mem|s_memory~517\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux0~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~517_q\);

-- Location: LCCOMB_X70_Y29_N16
\regFile|rt_mem|s_memory~1078\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1078_combout\ = (\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~517_q\) # (!\intMem|Mux9~2_combout\)))) # (!\intMem|Mux8~0_combout\ & (\regFile|rt_mem|s_memory~453_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~453_q\,
	datab => \intMem|Mux8~0_combout\,
	datac => \regFile|rt_mem|s_memory~517_q\,
	datad => \intMem|Mux9~2_combout\,
	combout => \regFile|rt_mem|s_memory~1078_combout\);

-- Location: FF_X70_Y29_N27
\regFile|rt_mem|s_memory~549\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux0~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~549_q\);

-- Location: LCCOMB_X69_Y27_N8
\regFile|rt_mem|s_memory~485feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~485feeder_combout\ = \alu|Mux0~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux0~3_combout\,
	combout => \regFile|rt_mem|s_memory~485feeder_combout\);

-- Location: FF_X69_Y27_N9
\regFile|rt_mem|s_memory~485\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~485feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~485_q\);

-- Location: LCCOMB_X70_Y29_N26
\regFile|rt_mem|s_memory~1079\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1079_combout\ = (\intMem|Mux9~1_combout\ & (\regFile|rt_mem|s_memory~1078_combout\)) # (!\intMem|Mux9~1_combout\ & ((\regFile|rt_mem|s_memory~1078_combout\ & (\regFile|rt_mem|s_memory~549_q\)) # 
-- (!\regFile|rt_mem|s_memory~1078_combout\ & ((\regFile|rt_mem|s_memory~485_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux9~1_combout\,
	datab => \regFile|rt_mem|s_memory~1078_combout\,
	datac => \regFile|rt_mem|s_memory~549_q\,
	datad => \regFile|rt_mem|s_memory~485_q\,
	combout => \regFile|rt_mem|s_memory~1079_combout\);

-- Location: FF_X72_Y30_N29
\regFile|rt_mem|s_memory~389\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux0~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~389_q\);

-- Location: FF_X72_Y30_N31
\regFile|rt_mem|s_memory~421\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux0~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~421_q\);

-- Location: LCCOMB_X70_Y33_N16
\regFile|rt_mem|s_memory~325feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~325feeder_combout\ = \alu|Mux0~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux0~3_combout\,
	combout => \regFile|rt_mem|s_memory~325feeder_combout\);

-- Location: FF_X70_Y33_N17
\regFile|rt_mem|s_memory~325\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~325feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~325_q\);

-- Location: LCCOMB_X72_Y30_N28
\regFile|rt_mem|s_memory~1071\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1071_combout\ = (\intMem|Mux8~0_combout\ & (!\intMem|Mux9~2_combout\)) # (!\intMem|Mux8~0_combout\ & ((\regFile|rt_mem|s_memory~325_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux9~2_combout\,
	datab => \regFile|rt_mem|s_memory~325_q\,
	datad => \intMem|Mux8~0_combout\,
	combout => \regFile|rt_mem|s_memory~1071_combout\);

-- Location: LCCOMB_X72_Y30_N30
\regFile|rt_mem|s_memory~1072\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1072_combout\ = (\intMem|Mux8~0_combout\ & ((\regFile|rt_mem|s_memory~1071_combout\ & ((\regFile|rt_mem|s_memory~421_q\))) # (!\regFile|rt_mem|s_memory~1071_combout\ & (\regFile|rt_mem|s_memory~389_q\)))) # 
-- (!\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~1071_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux8~0_combout\,
	datab => \regFile|rt_mem|s_memory~389_q\,
	datac => \regFile|rt_mem|s_memory~421_q\,
	datad => \regFile|rt_mem|s_memory~1071_combout\,
	combout => \regFile|rt_mem|s_memory~1072_combout\);

-- Location: FF_X66_Y33_N23
\regFile|rt_mem|s_memory~229\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux0~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~229_q\);

-- Location: FF_X66_Y33_N29
\regFile|rt_mem|s_memory~293\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux0~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~293_q\);

-- Location: LCCOMB_X65_Y35_N28
\regFile|rt_mem|s_memory~197feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~197feeder_combout\ = \alu|Mux0~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux0~3_combout\,
	combout => \regFile|rt_mem|s_memory~197feeder_combout\);

-- Location: FF_X65_Y35_N29
\regFile|rt_mem|s_memory~197\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~197feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~197_q\);

-- Location: FF_X66_Y29_N17
\regFile|rt_mem|s_memory~261\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux0~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~261_q\);

-- Location: LCCOMB_X66_Y29_N16
\regFile|rt_mem|s_memory~1073\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1073_combout\ = (\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~261_q\)) # (!\intMem|Mux9~2_combout\))) # (!\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~197_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux9~2_combout\,
	datab => \regFile|rt_mem|s_memory~197_q\,
	datac => \regFile|rt_mem|s_memory~261_q\,
	datad => \intMem|Mux8~0_combout\,
	combout => \regFile|rt_mem|s_memory~1073_combout\);

-- Location: LCCOMB_X66_Y33_N28
\regFile|rt_mem|s_memory~1074\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1074_combout\ = (\intMem|Mux9~1_combout\ & (((\regFile|rt_mem|s_memory~1073_combout\)))) # (!\intMem|Mux9~1_combout\ & ((\regFile|rt_mem|s_memory~1073_combout\ & ((\regFile|rt_mem|s_memory~293_q\))) # 
-- (!\regFile|rt_mem|s_memory~1073_combout\ & (\regFile|rt_mem|s_memory~229_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~229_q\,
	datab => \intMem|Mux9~1_combout\,
	datac => \regFile|rt_mem|s_memory~293_q\,
	datad => \regFile|rt_mem|s_memory~1073_combout\,
	combout => \regFile|rt_mem|s_memory~1074_combout\);

-- Location: LCCOMB_X60_Y29_N28
\regFile|rt_mem|s_memory~69feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~69feeder_combout\ = \alu|Mux0~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux0~3_combout\,
	combout => \regFile|rt_mem|s_memory~69feeder_combout\);

-- Location: FF_X60_Y29_N29
\regFile|rt_mem|s_memory~69\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~69feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~69_q\);

-- Location: LCCOMB_X69_Y27_N20
\regFile|rt_mem|s_memory~1075\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1075_combout\ = (\intMem|Mux8~0_combout\ & (!\intMem|Mux9~2_combout\)) # (!\intMem|Mux8~0_combout\ & ((\regFile|rt_mem|s_memory~69_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux8~0_combout\,
	datab => \intMem|Mux9~2_combout\,
	datad => \regFile|rt_mem|s_memory~69_q\,
	combout => \regFile|rt_mem|s_memory~1075_combout\);

-- Location: FF_X69_Y27_N11
\regFile|rt_mem|s_memory~165\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux0~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~165_q\);

-- Location: LCCOMB_X72_Y31_N4
\regFile|rt_mem|s_memory~133feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~133feeder_combout\ = \alu|Mux0~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux0~3_combout\,
	combout => \regFile|rt_mem|s_memory~133feeder_combout\);

-- Location: FF_X72_Y31_N5
\regFile|rt_mem|s_memory~133\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~133feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~133_q\);

-- Location: LCCOMB_X69_Y27_N10
\regFile|rt_mem|s_memory~1076\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1076_combout\ = (\intMem|Mux8~0_combout\ & ((\regFile|rt_mem|s_memory~1075_combout\ & (\regFile|rt_mem|s_memory~165_q\)) # (!\regFile|rt_mem|s_memory~1075_combout\ & ((\regFile|rt_mem|s_memory~133_q\))))) # 
-- (!\intMem|Mux8~0_combout\ & (\regFile|rt_mem|s_memory~1075_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux8~0_combout\,
	datab => \regFile|rt_mem|s_memory~1075_combout\,
	datac => \regFile|rt_mem|s_memory~165_q\,
	datad => \regFile|rt_mem|s_memory~133_q\,
	combout => \regFile|rt_mem|s_memory~1076_combout\);

-- Location: LCCOMB_X66_Y29_N2
\regFile|rt_mem|s_memory~1077\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1077_combout\ = (\intMem|Mux2~1_combout\ & ((\regFile|rt_mem|s_memory~1074_combout\) # ((!\intMem|Mux5~0_combout\)))) # (!\intMem|Mux2~1_combout\ & (((\intMem|Mux5~0_combout\ & \regFile|rt_mem|s_memory~1076_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux2~1_combout\,
	datab => \regFile|rt_mem|s_memory~1074_combout\,
	datac => \intMem|Mux5~0_combout\,
	datad => \regFile|rt_mem|s_memory~1076_combout\,
	combout => \regFile|rt_mem|s_memory~1077_combout\);

-- Location: LCCOMB_X66_Y29_N8
\regFile|rt_mem|s_memory~1080\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1080_combout\ = (\intMem|Mux5~0_combout\ & (((\regFile|rt_mem|s_memory~1077_combout\)))) # (!\intMem|Mux5~0_combout\ & ((\regFile|rt_mem|s_memory~1077_combout\ & (\regFile|rt_mem|s_memory~1079_combout\)) # 
-- (!\regFile|rt_mem|s_memory~1077_combout\ & ((\regFile|rt_mem|s_memory~1072_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~1079_combout\,
	datab => \intMem|Mux5~0_combout\,
	datac => \regFile|rt_mem|s_memory~1072_combout\,
	datad => \regFile|rt_mem|s_memory~1077_combout\,
	combout => \regFile|rt_mem|s_memory~1080_combout\);

-- Location: LCCOMB_X66_Y29_N22
\muxALU|muxOut[31]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxALU|muxOut[31]~62_combout\ = (\muxALU|muxOut[31]~52_combout\) # ((!\regFile|rt_mem|Equal0~0_combout\ & (!\SW[6]~input_o\ & \regFile|rt_mem|s_memory~1080_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|Equal0~0_combout\,
	datab => \SW[6]~input_o\,
	datac => \regFile|rt_mem|s_memory~1080_combout\,
	datad => \muxALU|muxOut[31]~52_combout\,
	combout => \muxALU|muxOut[31]~62_combout\);

-- Location: LCCOMB_X65_Y29_N4
\alu|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux0~0_combout\ = (\ALUCtrl|Mux4~0_combout\ & (((\alu|s_diff[31]~62_combout\)))) # (!\ALUCtrl|Mux4~0_combout\ & (!\muxALU|muxOut[31]~62_combout\ & (!\regFile|rs_mem|readData[31]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCtrl|Mux4~0_combout\,
	datab => \muxALU|muxOut[31]~62_combout\,
	datac => \regFile|rs_mem|readData[31]~1_combout\,
	datad => \alu|s_diff[31]~62_combout\,
	combout => \alu|Mux0~0_combout\);

-- Location: LCCOMB_X66_Y29_N14
\alu|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux0~1_combout\ = (\ALUCtrl|Mux5~1_combout\ & ((\muxALU|muxOut[31]~62_combout\ & ((!\regFile|rs_mem|readData[31]~1_combout\) # (!\ALUCtrl|Mux4~0_combout\))) # (!\muxALU|muxOut[31]~62_combout\ & ((\regFile|rs_mem|readData[31]~1_combout\))))) # 
-- (!\ALUCtrl|Mux5~1_combout\ & ((\ALUCtrl|Mux4~0_combout\) # ((\muxALU|muxOut[31]~62_combout\ & \regFile|rs_mem|readData[31]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCtrl|Mux5~1_combout\,
	datab => \ALUCtrl|Mux4~0_combout\,
	datac => \muxALU|muxOut[31]~62_combout\,
	datad => \regFile|rs_mem|readData[31]~1_combout\,
	combout => \alu|Mux0~1_combout\);

-- Location: FF_X67_Y30_N21
\regFile|rt_mem|s_memory~420\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux1~7_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~420_q\);

-- Location: FF_X70_Y33_N11
\regFile|rt_mem|s_memory~388\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux1~7_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~388_q\);

-- Location: FF_X70_Y33_N21
\regFile|rt_mem|s_memory~324\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux1~7_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~324_q\);

-- Location: LCCOMB_X70_Y33_N20
\regFile|rt_mem|s_memory~1081\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1081_combout\ = (\intMem|Mux8~0_combout\ & (!\intMem|Mux9~2_combout\)) # (!\intMem|Mux8~0_combout\ & ((\regFile|rt_mem|s_memory~324_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux8~0_combout\,
	datab => \intMem|Mux9~2_combout\,
	datac => \regFile|rt_mem|s_memory~324_q\,
	combout => \regFile|rt_mem|s_memory~1081_combout\);

-- Location: LCCOMB_X70_Y33_N10
\regFile|rt_mem|s_memory~1082\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1082_combout\ = (\intMem|Mux8~0_combout\ & ((\regFile|rt_mem|s_memory~1081_combout\ & (\regFile|rt_mem|s_memory~420_q\)) # (!\regFile|rt_mem|s_memory~1081_combout\ & ((\regFile|rt_mem|s_memory~388_q\))))) # 
-- (!\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~1081_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux8~0_combout\,
	datab => \regFile|rt_mem|s_memory~420_q\,
	datac => \regFile|rt_mem|s_memory~388_q\,
	datad => \regFile|rt_mem|s_memory~1081_combout\,
	combout => \regFile|rt_mem|s_memory~1082_combout\);

-- Location: LCCOMB_X73_Y30_N28
\regFile|rt_mem|s_memory~452feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~452feeder_combout\ = \alu|Mux1~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux1~7_combout\,
	combout => \regFile|rt_mem|s_memory~452feeder_combout\);

-- Location: FF_X73_Y30_N29
\regFile|rt_mem|s_memory~452\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~452feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~452_q\);

-- Location: FF_X73_Y30_N15
\regFile|rt_mem|s_memory~516\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux1~7_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~516_q\);

-- Location: LCCOMB_X73_Y30_N14
\regFile|rt_mem|s_memory~1088\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1088_combout\ = (\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~516_q\) # (!\intMem|Mux9~2_combout\)))) # (!\intMem|Mux8~0_combout\ & (\regFile|rt_mem|s_memory~452_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~452_q\,
	datab => \intMem|Mux9~2_combout\,
	datac => \regFile|rt_mem|s_memory~516_q\,
	datad => \intMem|Mux8~0_combout\,
	combout => \regFile|rt_mem|s_memory~1088_combout\);

-- Location: FF_X70_Y30_N11
\regFile|rt_mem|s_memory~548\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux1~7_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~548_q\);

-- Location: LCCOMB_X69_Y27_N22
\regFile|rt_mem|s_memory~484feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~484feeder_combout\ = \alu|Mux1~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux1~7_combout\,
	combout => \regFile|rt_mem|s_memory~484feeder_combout\);

-- Location: FF_X69_Y27_N23
\regFile|rt_mem|s_memory~484\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~484feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~484_q\);

-- Location: LCCOMB_X70_Y30_N10
\regFile|rt_mem|s_memory~1089\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1089_combout\ = (\regFile|rt_mem|s_memory~1088_combout\ & ((\intMem|Mux9~1_combout\) # ((\regFile|rt_mem|s_memory~548_q\)))) # (!\regFile|rt_mem|s_memory~1088_combout\ & (!\intMem|Mux9~1_combout\ & 
-- ((\regFile|rt_mem|s_memory~484_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~1088_combout\,
	datab => \intMem|Mux9~1_combout\,
	datac => \regFile|rt_mem|s_memory~548_q\,
	datad => \regFile|rt_mem|s_memory~484_q\,
	combout => \regFile|rt_mem|s_memory~1089_combout\);

-- Location: LCCOMB_X70_Y27_N0
\regFile|rt_mem|s_memory~132feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~132feeder_combout\ = \alu|Mux1~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux1~7_combout\,
	combout => \regFile|rt_mem|s_memory~132feeder_combout\);

-- Location: FF_X70_Y27_N1
\regFile|rt_mem|s_memory~132\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~132feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~132_q\);

-- Location: FF_X70_Y32_N25
\regFile|rt_mem|s_memory~68\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux1~7_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~68_q\);

-- Location: LCCOMB_X70_Y32_N24
\regFile|rt_mem|s_memory~1085\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1085_combout\ = (\intMem|Mux8~0_combout\ & (!\intMem|Mux9~2_combout\)) # (!\intMem|Mux8~0_combout\ & ((\regFile|rt_mem|s_memory~68_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux9~2_combout\,
	datac => \regFile|rt_mem|s_memory~68_q\,
	datad => \intMem|Mux8~0_combout\,
	combout => \regFile|rt_mem|s_memory~1085_combout\);

-- Location: FF_X70_Y31_N1
\regFile|rt_mem|s_memory~164\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux1~7_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~164_q\);

-- Location: LCCOMB_X70_Y31_N0
\regFile|rt_mem|s_memory~1086\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1086_combout\ = (\regFile|rt_mem|s_memory~1085_combout\ & (((\regFile|rt_mem|s_memory~164_q\) # (!\intMem|Mux8~0_combout\)))) # (!\regFile|rt_mem|s_memory~1085_combout\ & (\regFile|rt_mem|s_memory~132_q\ & 
-- ((\intMem|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~132_q\,
	datab => \regFile|rt_mem|s_memory~1085_combout\,
	datac => \regFile|rt_mem|s_memory~164_q\,
	datad => \intMem|Mux8~0_combout\,
	combout => \regFile|rt_mem|s_memory~1086_combout\);

-- Location: FF_X66_Y33_N3
\regFile|rt_mem|s_memory~228\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux1~7_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~228_q\);

-- Location: FF_X66_Y33_N21
\regFile|rt_mem|s_memory~292\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux1~7_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~292_q\);

-- Location: LCCOMB_X68_Y29_N0
\regFile|rt_mem|s_memory~196feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~196feeder_combout\ = \alu|Mux1~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux1~7_combout\,
	combout => \regFile|rt_mem|s_memory~196feeder_combout\);

-- Location: FF_X68_Y29_N1
\regFile|rt_mem|s_memory~196\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~196feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~196_q\);

-- Location: FF_X67_Y29_N3
\regFile|rt_mem|s_memory~260\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux1~7_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~260_q\);

-- Location: LCCOMB_X67_Y29_N2
\regFile|rt_mem|s_memory~1083\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1083_combout\ = (\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~260_q\)) # (!\intMem|Mux9~2_combout\))) # (!\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~196_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux9~2_combout\,
	datab => \regFile|rt_mem|s_memory~196_q\,
	datac => \regFile|rt_mem|s_memory~260_q\,
	datad => \intMem|Mux8~0_combout\,
	combout => \regFile|rt_mem|s_memory~1083_combout\);

-- Location: LCCOMB_X66_Y33_N20
\regFile|rt_mem|s_memory~1084\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1084_combout\ = (\intMem|Mux9~1_combout\ & (((\regFile|rt_mem|s_memory~1083_combout\)))) # (!\intMem|Mux9~1_combout\ & ((\regFile|rt_mem|s_memory~1083_combout\ & ((\regFile|rt_mem|s_memory~292_q\))) # 
-- (!\regFile|rt_mem|s_memory~1083_combout\ & (\regFile|rt_mem|s_memory~228_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux9~1_combout\,
	datab => \regFile|rt_mem|s_memory~228_q\,
	datac => \regFile|rt_mem|s_memory~292_q\,
	datad => \regFile|rt_mem|s_memory~1083_combout\,
	combout => \regFile|rt_mem|s_memory~1084_combout\);

-- Location: LCCOMB_X66_Y33_N6
\regFile|rt_mem|s_memory~1087\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1087_combout\ = (\intMem|Mux2~1_combout\ & (((\regFile|rt_mem|s_memory~1084_combout\) # (!\intMem|Mux5~0_combout\)))) # (!\intMem|Mux2~1_combout\ & (\regFile|rt_mem|s_memory~1086_combout\ & (\intMem|Mux5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~1086_combout\,
	datab => \intMem|Mux2~1_combout\,
	datac => \intMem|Mux5~0_combout\,
	datad => \regFile|rt_mem|s_memory~1084_combout\,
	combout => \regFile|rt_mem|s_memory~1087_combout\);

-- Location: LCCOMB_X66_Y33_N4
\regFile|rt_mem|s_memory~1090\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1090_combout\ = (\intMem|Mux5~0_combout\ & (((\regFile|rt_mem|s_memory~1087_combout\)))) # (!\intMem|Mux5~0_combout\ & ((\regFile|rt_mem|s_memory~1087_combout\ & ((\regFile|rt_mem|s_memory~1089_combout\))) # 
-- (!\regFile|rt_mem|s_memory~1087_combout\ & (\regFile|rt_mem|s_memory~1082_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~1082_combout\,
	datab => \intMem|Mux5~0_combout\,
	datac => \regFile|rt_mem|s_memory~1089_combout\,
	datad => \regFile|rt_mem|s_memory~1087_combout\,
	combout => \regFile|rt_mem|s_memory~1090_combout\);

-- Location: LCCOMB_X66_Y33_N10
\muxALU|muxOut[30]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxALU|muxOut[30]~63_combout\ = (\muxALU|muxOut[31]~52_combout\) # ((!\SW[6]~input_o\ & (!\regFile|rt_mem|Equal0~0_combout\ & \regFile|rt_mem|s_memory~1090_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[6]~input_o\,
	datab => \regFile|rt_mem|Equal0~0_combout\,
	datac => \regFile|rt_mem|s_memory~1090_combout\,
	datad => \muxALU|muxOut[31]~52_combout\,
	combout => \muxALU|muxOut[30]~63_combout\);

-- Location: LCCOMB_X70_Y30_N2
\alu|Mux1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux1~5_combout\ = (!\regFile|rs_mem|readData[30]~2_combout\ & (\alu|Mux1~2_combout\ & (!\ALUCtrl|Mux4~0_combout\ & !\muxALU|muxOut[30]~63_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|readData[30]~2_combout\,
	datab => \alu|Mux1~2_combout\,
	datac => \ALUCtrl|Mux4~0_combout\,
	datad => \muxALU|muxOut[30]~63_combout\,
	combout => \alu|Mux1~5_combout\);

-- Location: LCCOMB_X72_Y32_N0
\regFile|rs_mem|s_memory~419feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~419feeder_combout\ = \alu|Mux2~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux2~3_combout\,
	combout => \regFile|rs_mem|s_memory~419feeder_combout\);

-- Location: FF_X72_Y32_N1
\regFile|rs_mem|s_memory~419\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~419feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~419_q\);

-- Location: FF_X68_Y29_N27
\regFile|rs_mem|s_memory~547\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux2~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~547_q\);

-- Location: LCCOMB_X63_Y29_N0
\regFile|rs_mem|s_memory~483feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~483feeder_combout\ = \alu|Mux2~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux2~3_combout\,
	combout => \regFile|rs_mem|s_memory~483feeder_combout\);

-- Location: FF_X63_Y29_N1
\regFile|rs_mem|s_memory~483\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~483feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~483_q\);

-- Location: FF_X63_Y29_N7
\regFile|rs_mem|s_memory~355\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux2~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~355_q\);

-- Location: LCCOMB_X63_Y29_N6
\regFile|rs_mem|s_memory~1276\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1276_combout\ = (\intMem|Mux3~1_combout\ & ((\regFile|rs_mem|s_memory~483_q\) # ((\intMem|Mux4~4_combout\)))) # (!\intMem|Mux3~1_combout\ & (((\regFile|rs_mem|s_memory~355_q\ & !\intMem|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux3~1_combout\,
	datab => \regFile|rs_mem|s_memory~483_q\,
	datac => \regFile|rs_mem|s_memory~355_q\,
	datad => \intMem|Mux4~4_combout\,
	combout => \regFile|rs_mem|s_memory~1276_combout\);

-- Location: LCCOMB_X68_Y29_N26
\regFile|rs_mem|s_memory~1277\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1277_combout\ = (\intMem|Mux4~4_combout\ & ((\regFile|rs_mem|s_memory~1276_combout\ & ((\regFile|rs_mem|s_memory~547_q\))) # (!\regFile|rs_mem|s_memory~1276_combout\ & (\regFile|rs_mem|s_memory~419_q\)))) # 
-- (!\intMem|Mux4~4_combout\ & (((\regFile|rs_mem|s_memory~1276_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~419_q\,
	datab => \intMem|Mux4~4_combout\,
	datac => \regFile|rs_mem|s_memory~547_q\,
	datad => \regFile|rs_mem|s_memory~1276_combout\,
	combout => \regFile|rs_mem|s_memory~1277_combout\);

-- Location: LCCOMB_X70_Y34_N4
\regFile|rs_mem|s_memory~195feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~195feeder_combout\ = \alu|Mux2~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux2~3_combout\,
	combout => \regFile|rs_mem|s_memory~195feeder_combout\);

-- Location: FF_X70_Y34_N5
\regFile|rs_mem|s_memory~195\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~195feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~195_q\);

-- Location: FF_X67_Y37_N23
\regFile|rs_mem|s_memory~259\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux2~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~259_q\);

-- Location: LCCOMB_X69_Y28_N8
\regFile|rs_mem|s_memory~131feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~131feeder_combout\ = \alu|Mux2~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux2~3_combout\,
	combout => \regFile|rs_mem|s_memory~131feeder_combout\);

-- Location: FF_X69_Y28_N9
\regFile|rs_mem|s_memory~131\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~131feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~131_q\);

-- Location: FF_X67_Y37_N29
\regFile|rs_mem|s_memory~67\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux2~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~67_q\);

-- Location: LCCOMB_X67_Y37_N28
\regFile|rs_mem|s_memory~1273\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1273_combout\ = (\intMem|Mux3~1_combout\ & (((\intMem|Mux4~4_combout\)))) # (!\intMem|Mux3~1_combout\ & ((\intMem|Mux4~4_combout\ & (\regFile|rs_mem|s_memory~131_q\)) # (!\intMem|Mux4~4_combout\ & 
-- ((\regFile|rs_mem|s_memory~67_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~131_q\,
	datab => \intMem|Mux3~1_combout\,
	datac => \regFile|rs_mem|s_memory~67_q\,
	datad => \intMem|Mux4~4_combout\,
	combout => \regFile|rs_mem|s_memory~1273_combout\);

-- Location: LCCOMB_X67_Y37_N22
\regFile|rs_mem|s_memory~1274\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1274_combout\ = (\intMem|Mux3~1_combout\ & ((\regFile|rs_mem|s_memory~1273_combout\ & ((\regFile|rs_mem|s_memory~259_q\))) # (!\regFile|rs_mem|s_memory~1273_combout\ & (\regFile|rs_mem|s_memory~195_q\)))) # 
-- (!\intMem|Mux3~1_combout\ & (((\regFile|rs_mem|s_memory~1273_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~195_q\,
	datab => \intMem|Mux3~1_combout\,
	datac => \regFile|rs_mem|s_memory~259_q\,
	datad => \regFile|rs_mem|s_memory~1273_combout\,
	combout => \regFile|rs_mem|s_memory~1274_combout\);

-- Location: LCCOMB_X69_Y37_N4
\regFile|rs_mem|s_memory~451feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~451feeder_combout\ = \alu|Mux2~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux2~3_combout\,
	combout => \regFile|rs_mem|s_memory~451feeder_combout\);

-- Location: FF_X69_Y37_N5
\regFile|rs_mem|s_memory~451\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~451feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~451_q\);

-- Location: FF_X65_Y33_N7
\regFile|rs_mem|s_memory~515\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux2~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~515_q\);

-- Location: LCCOMB_X70_Y33_N22
\regFile|rs_mem|s_memory~387feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~387feeder_combout\ = \alu|Mux2~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux2~3_combout\,
	combout => \regFile|rs_mem|s_memory~387feeder_combout\);

-- Location: FF_X70_Y33_N23
\regFile|rs_mem|s_memory~387\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~387feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~387_q\);

-- Location: FF_X65_Y33_N25
\regFile|rs_mem|s_memory~323\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux2~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~323_q\);

-- Location: LCCOMB_X65_Y33_N24
\regFile|rs_mem|s_memory~1271\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1271_combout\ = (\intMem|Mux3~1_combout\ & (((\intMem|Mux4~4_combout\)))) # (!\intMem|Mux3~1_combout\ & ((\intMem|Mux4~4_combout\ & (\regFile|rs_mem|s_memory~387_q\)) # (!\intMem|Mux4~4_combout\ & 
-- ((\regFile|rs_mem|s_memory~323_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux3~1_combout\,
	datab => \regFile|rs_mem|s_memory~387_q\,
	datac => \regFile|rs_mem|s_memory~323_q\,
	datad => \intMem|Mux4~4_combout\,
	combout => \regFile|rs_mem|s_memory~1271_combout\);

-- Location: LCCOMB_X65_Y33_N6
\regFile|rs_mem|s_memory~1272\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1272_combout\ = (\intMem|Mux3~1_combout\ & ((\regFile|rs_mem|s_memory~1271_combout\ & ((\regFile|rs_mem|s_memory~515_q\))) # (!\regFile|rs_mem|s_memory~1271_combout\ & (\regFile|rs_mem|s_memory~451_q\)))) # 
-- (!\intMem|Mux3~1_combout\ & (((\regFile|rs_mem|s_memory~1271_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux3~1_combout\,
	datab => \regFile|rs_mem|s_memory~451_q\,
	datac => \regFile|rs_mem|s_memory~515_q\,
	datad => \regFile|rs_mem|s_memory~1271_combout\,
	combout => \regFile|rs_mem|s_memory~1272_combout\);

-- Location: LCCOMB_X65_Y33_N8
\regFile|rs_mem|s_memory~1275\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1275_combout\ = (\intMem|Mux5~0_combout\ & ((\intMem|Mux2~1_combout\ & ((\regFile|rs_mem|s_memory~1272_combout\))) # (!\intMem|Mux2~1_combout\ & (\regFile|rs_mem|s_memory~1274_combout\)))) # (!\intMem|Mux5~0_combout\ & 
-- (((\intMem|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux5~0_combout\,
	datab => \regFile|rs_mem|s_memory~1274_combout\,
	datac => \intMem|Mux2~1_combout\,
	datad => \regFile|rs_mem|s_memory~1272_combout\,
	combout => \regFile|rs_mem|s_memory~1275_combout\);

-- Location: LCCOMB_X59_Y33_N6
\regFile|rs_mem|s_memory~99feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~99feeder_combout\ = \alu|Mux2~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux2~3_combout\,
	combout => \regFile|rs_mem|s_memory~99feeder_combout\);

-- Location: FF_X59_Y33_N7
\regFile|rs_mem|s_memory~99\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~99feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~99_q\);

-- Location: LCCOMB_X59_Y33_N24
\regFile|rs_mem|s_memory~227feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~227feeder_combout\ = \alu|Mux2~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux2~3_combout\,
	combout => \regFile|rs_mem|s_memory~227feeder_combout\);

-- Location: FF_X59_Y33_N25
\regFile|rs_mem|s_memory~227\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~227feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~227_q\);

-- Location: LCCOMB_X60_Y33_N26
\regFile|rs_mem|s_memory~1269\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1269_combout\ = (\intMem|Mux3~1_combout\ & (((\intMem|Mux4~4_combout\) # (\regFile|rs_mem|s_memory~227_q\)))) # (!\intMem|Mux3~1_combout\ & (\regFile|rs_mem|s_memory~99_q\ & (!\intMem|Mux4~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux3~1_combout\,
	datab => \regFile|rs_mem|s_memory~99_q\,
	datac => \intMem|Mux4~4_combout\,
	datad => \regFile|rs_mem|s_memory~227_q\,
	combout => \regFile|rs_mem|s_memory~1269_combout\);

-- Location: FF_X60_Y33_N13
\regFile|rs_mem|s_memory~291\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux2~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~291_q\);

-- Location: LCCOMB_X60_Y33_N24
\regFile|rs_mem|s_memory~163feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~163feeder_combout\ = \alu|Mux2~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux2~3_combout\,
	combout => \regFile|rs_mem|s_memory~163feeder_combout\);

-- Location: FF_X60_Y33_N25
\regFile|rs_mem|s_memory~163\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~163feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~163_q\);

-- Location: LCCOMB_X60_Y33_N12
\regFile|rs_mem|s_memory~1270\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1270_combout\ = (\regFile|rs_mem|s_memory~1269_combout\ & (((\regFile|rs_mem|s_memory~291_q\)) # (!\intMem|Mux4~4_combout\))) # (!\regFile|rs_mem|s_memory~1269_combout\ & (\intMem|Mux4~4_combout\ & 
-- ((\regFile|rs_mem|s_memory~163_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~1269_combout\,
	datab => \intMem|Mux4~4_combout\,
	datac => \regFile|rs_mem|s_memory~291_q\,
	datad => \regFile|rs_mem|s_memory~163_q\,
	combout => \regFile|rs_mem|s_memory~1270_combout\);

-- Location: LCCOMB_X65_Y33_N2
\regFile|rs_mem|s_memory~1278\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1278_combout\ = (\intMem|Mux5~0_combout\ & (((\regFile|rs_mem|s_memory~1275_combout\)))) # (!\intMem|Mux5~0_combout\ & ((\regFile|rs_mem|s_memory~1275_combout\ & (\regFile|rs_mem|s_memory~1277_combout\)) # 
-- (!\regFile|rs_mem|s_memory~1275_combout\ & ((\regFile|rs_mem|s_memory~1270_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux5~0_combout\,
	datab => \regFile|rs_mem|s_memory~1277_combout\,
	datac => \regFile|rs_mem|s_memory~1275_combout\,
	datad => \regFile|rs_mem|s_memory~1270_combout\,
	combout => \regFile|rs_mem|s_memory~1278_combout\);

-- Location: LCCOMB_X65_Y33_N16
\regFile|rs_mem|readData[29]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|readData[29]~3_combout\ = (!\regFile|rs_mem|Equal0~0_combout\ & \regFile|rs_mem|s_memory~1278_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regFile|rs_mem|Equal0~0_combout\,
	datad => \regFile|rs_mem|s_memory~1278_combout\,
	combout => \regFile|rs_mem|readData[29]~3_combout\);

-- Location: LCCOMB_X72_Y32_N30
\regFile|rt_mem|s_memory~418feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~418feeder_combout\ = \alu|Mux3~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux3~6_combout\,
	combout => \regFile|rt_mem|s_memory~418feeder_combout\);

-- Location: FF_X72_Y32_N31
\regFile|rt_mem|s_memory~418\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~418feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~418_q\);

-- Location: FF_X70_Y33_N31
\regFile|rt_mem|s_memory~386\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux3~6_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~386_q\);

-- Location: FF_X70_Y33_N29
\regFile|rt_mem|s_memory~322\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux3~6_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~322_q\);

-- Location: LCCOMB_X70_Y33_N28
\regFile|rt_mem|s_memory~1101\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1101_combout\ = (\intMem|Mux8~0_combout\ & (!\intMem|Mux9~2_combout\)) # (!\intMem|Mux8~0_combout\ & ((\regFile|rt_mem|s_memory~322_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux8~0_combout\,
	datab => \intMem|Mux9~2_combout\,
	datac => \regFile|rt_mem|s_memory~322_q\,
	combout => \regFile|rt_mem|s_memory~1101_combout\);

-- Location: LCCOMB_X70_Y33_N30
\regFile|rt_mem|s_memory~1102\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1102_combout\ = (\intMem|Mux8~0_combout\ & ((\regFile|rt_mem|s_memory~1101_combout\ & (\regFile|rt_mem|s_memory~418_q\)) # (!\regFile|rt_mem|s_memory~1101_combout\ & ((\regFile|rt_mem|s_memory~386_q\))))) # 
-- (!\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~1101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux8~0_combout\,
	datab => \regFile|rt_mem|s_memory~418_q\,
	datac => \regFile|rt_mem|s_memory~386_q\,
	datad => \regFile|rt_mem|s_memory~1101_combout\,
	combout => \regFile|rt_mem|s_memory~1102_combout\);

-- Location: LCCOMB_X72_Y32_N4
\regFile|rt_mem|s_memory~226feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~226feeder_combout\ = \alu|Mux3~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux3~6_combout\,
	combout => \regFile|rt_mem|s_memory~226feeder_combout\);

-- Location: FF_X72_Y32_N5
\regFile|rt_mem|s_memory~226\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~226feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~226_q\);

-- Location: LCCOMB_X61_Y29_N20
\regFile|rt_mem|s_memory~194feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~194feeder_combout\ = \alu|Mux3~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux3~6_combout\,
	combout => \regFile|rt_mem|s_memory~194feeder_combout\);

-- Location: FF_X61_Y29_N21
\regFile|rt_mem|s_memory~194\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~194feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~194_q\);

-- Location: FF_X67_Y29_N21
\regFile|rt_mem|s_memory~258\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux3~6_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~258_q\);

-- Location: LCCOMB_X67_Y29_N20
\regFile|rt_mem|s_memory~1103\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1103_combout\ = (\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~258_q\)) # (!\intMem|Mux9~2_combout\))) # (!\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~194_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux9~2_combout\,
	datab => \regFile|rt_mem|s_memory~194_q\,
	datac => \regFile|rt_mem|s_memory~258_q\,
	datad => \intMem|Mux8~0_combout\,
	combout => \regFile|rt_mem|s_memory~1103_combout\);

-- Location: FF_X67_Y29_N7
\regFile|rt_mem|s_memory~290\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux3~6_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~290_q\);

-- Location: LCCOMB_X67_Y29_N6
\regFile|rt_mem|s_memory~1104\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1104_combout\ = (\regFile|rt_mem|s_memory~1103_combout\ & (((\regFile|rt_mem|s_memory~290_q\) # (\intMem|Mux9~1_combout\)))) # (!\regFile|rt_mem|s_memory~1103_combout\ & (\regFile|rt_mem|s_memory~226_q\ & 
-- ((!\intMem|Mux9~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~226_q\,
	datab => \regFile|rt_mem|s_memory~1103_combout\,
	datac => \regFile|rt_mem|s_memory~290_q\,
	datad => \intMem|Mux9~1_combout\,
	combout => \regFile|rt_mem|s_memory~1104_combout\);

-- Location: LCCOMB_X70_Y27_N8
\regFile|rt_mem|s_memory~130feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~130feeder_combout\ = \alu|Mux3~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux3~6_combout\,
	combout => \regFile|rt_mem|s_memory~130feeder_combout\);

-- Location: FF_X70_Y27_N9
\regFile|rt_mem|s_memory~130\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~130feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~130_q\);

-- Location: FF_X69_Y27_N1
\regFile|rt_mem|s_memory~162\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux3~6_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~162_q\);

-- Location: FF_X70_Y32_N15
\regFile|rt_mem|s_memory~66\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux3~6_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~66_q\);

-- Location: LCCOMB_X70_Y32_N14
\regFile|rt_mem|s_memory~1105\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1105_combout\ = (\intMem|Mux8~0_combout\ & ((!\intMem|Mux9~2_combout\))) # (!\intMem|Mux8~0_combout\ & (\regFile|rt_mem|s_memory~66_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \intMem|Mux8~0_combout\,
	datac => \regFile|rt_mem|s_memory~66_q\,
	datad => \intMem|Mux9~2_combout\,
	combout => \regFile|rt_mem|s_memory~1105_combout\);

-- Location: LCCOMB_X69_Y27_N0
\regFile|rt_mem|s_memory~1106\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1106_combout\ = (\intMem|Mux8~0_combout\ & ((\regFile|rt_mem|s_memory~1105_combout\ & ((\regFile|rt_mem|s_memory~162_q\))) # (!\regFile|rt_mem|s_memory~1105_combout\ & (\regFile|rt_mem|s_memory~130_q\)))) # 
-- (!\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~1105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux8~0_combout\,
	datab => \regFile|rt_mem|s_memory~130_q\,
	datac => \regFile|rt_mem|s_memory~162_q\,
	datad => \regFile|rt_mem|s_memory~1105_combout\,
	combout => \regFile|rt_mem|s_memory~1106_combout\);

-- Location: LCCOMB_X69_Y29_N4
\regFile|rt_mem|s_memory~1107\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1107_combout\ = (\intMem|Mux5~0_combout\ & ((\intMem|Mux2~1_combout\ & (\regFile|rt_mem|s_memory~1104_combout\)) # (!\intMem|Mux2~1_combout\ & ((\regFile|rt_mem|s_memory~1106_combout\))))) # (!\intMem|Mux5~0_combout\ & 
-- (((\intMem|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~1104_combout\,
	datab => \intMem|Mux5~0_combout\,
	datac => \intMem|Mux2~1_combout\,
	datad => \regFile|rt_mem|s_memory~1106_combout\,
	combout => \regFile|rt_mem|s_memory~1107_combout\);

-- Location: LCCOMB_X70_Y25_N20
\regFile|rt_mem|s_memory~482feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~482feeder_combout\ = \alu|Mux3~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux3~6_combout\,
	combout => \regFile|rt_mem|s_memory~482feeder_combout\);

-- Location: FF_X70_Y25_N21
\regFile|rt_mem|s_memory~482\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~482feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~482_q\);

-- Location: FF_X70_Y29_N25
\regFile|rt_mem|s_memory~546\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux3~6_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~546_q\);

-- Location: LCCOMB_X73_Y29_N28
\regFile|rt_mem|s_memory~450feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~450feeder_combout\ = \alu|Mux3~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux3~6_combout\,
	combout => \regFile|rt_mem|s_memory~450feeder_combout\);

-- Location: FF_X73_Y29_N29
\regFile|rt_mem|s_memory~450\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~450feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~450_q\);

-- Location: FF_X73_Y29_N31
\regFile|rt_mem|s_memory~514\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux3~6_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~514_q\);

-- Location: LCCOMB_X73_Y29_N30
\regFile|rt_mem|s_memory~1108\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1108_combout\ = (\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~514_q\)) # (!\intMem|Mux9~2_combout\))) # (!\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~450_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux9~2_combout\,
	datab => \regFile|rt_mem|s_memory~450_q\,
	datac => \regFile|rt_mem|s_memory~514_q\,
	datad => \intMem|Mux8~0_combout\,
	combout => \regFile|rt_mem|s_memory~1108_combout\);

-- Location: LCCOMB_X70_Y29_N24
\regFile|rt_mem|s_memory~1109\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1109_combout\ = (\intMem|Mux9~1_combout\ & (((\regFile|rt_mem|s_memory~1108_combout\)))) # (!\intMem|Mux9~1_combout\ & ((\regFile|rt_mem|s_memory~1108_combout\ & ((\regFile|rt_mem|s_memory~546_q\))) # 
-- (!\regFile|rt_mem|s_memory~1108_combout\ & (\regFile|rt_mem|s_memory~482_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux9~1_combout\,
	datab => \regFile|rt_mem|s_memory~482_q\,
	datac => \regFile|rt_mem|s_memory~546_q\,
	datad => \regFile|rt_mem|s_memory~1108_combout\,
	combout => \regFile|rt_mem|s_memory~1109_combout\);

-- Location: LCCOMB_X69_Y29_N18
\regFile|rt_mem|s_memory~1110\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1110_combout\ = (\intMem|Mux5~0_combout\ & (((\regFile|rt_mem|s_memory~1107_combout\)))) # (!\intMem|Mux5~0_combout\ & ((\regFile|rt_mem|s_memory~1107_combout\ & ((\regFile|rt_mem|s_memory~1109_combout\))) # 
-- (!\regFile|rt_mem|s_memory~1107_combout\ & (\regFile|rt_mem|s_memory~1102_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~1102_combout\,
	datab => \intMem|Mux5~0_combout\,
	datac => \regFile|rt_mem|s_memory~1107_combout\,
	datad => \regFile|rt_mem|s_memory~1109_combout\,
	combout => \regFile|rt_mem|s_memory~1110_combout\);

-- Location: LCCOMB_X69_Y29_N0
\muxALU|muxOut[28]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxALU|muxOut[28]~65_combout\ = (\muxALU|muxOut[31]~52_combout\) # ((!\SW[6]~input_o\ & (!\regFile|rt_mem|Equal0~0_combout\ & \regFile|rt_mem|s_memory~1110_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[6]~input_o\,
	datab => \muxALU|muxOut[31]~52_combout\,
	datac => \regFile|rt_mem|Equal0~0_combout\,
	datad => \regFile|rt_mem|s_memory~1110_combout\,
	combout => \muxALU|muxOut[28]~65_combout\);

-- Location: LCCOMB_X69_Y29_N24
\alu|Mux3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux3~2_combout\ = (\ALUCtrl|Mux5~1_combout\ & ((\muxALU|muxOut[28]~65_combout\ & ((!\ALUCtrl|Mux4~0_combout\) # (!\regFile|rs_mem|readData[28]~4_combout\))) # (!\muxALU|muxOut[28]~65_combout\ & (\regFile|rs_mem|readData[28]~4_combout\)))) # 
-- (!\ALUCtrl|Mux5~1_combout\ & ((\ALUCtrl|Mux4~0_combout\) # ((\muxALU|muxOut[28]~65_combout\ & \regFile|rs_mem|readData[28]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110111101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCtrl|Mux5~1_combout\,
	datab => \muxALU|muxOut[28]~65_combout\,
	datac => \regFile|rs_mem|readData[28]~4_combout\,
	datad => \ALUCtrl|Mux4~0_combout\,
	combout => \alu|Mux3~2_combout\);

-- Location: LCCOMB_X69_Y28_N0
\regFile|rt_mem|s_memory~225feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~225feeder_combout\ = \alu|Mux4~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux4~3_combout\,
	combout => \regFile|rt_mem|s_memory~225feeder_combout\);

-- Location: FF_X69_Y28_N1
\regFile|rt_mem|s_memory~225\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~225feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~225_q\);

-- Location: LCCOMB_X68_Y29_N14
\regFile|rt_mem|s_memory~193feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~193feeder_combout\ = \alu|Mux4~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux4~3_combout\,
	combout => \regFile|rt_mem|s_memory~193feeder_combout\);

-- Location: FF_X68_Y29_N15
\regFile|rt_mem|s_memory~193\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~193feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~193_q\);

-- Location: FF_X67_Y29_N1
\regFile|rt_mem|s_memory~257\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux4~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~257_q\);

-- Location: LCCOMB_X67_Y29_N0
\regFile|rt_mem|s_memory~1113\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1113_combout\ = (\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~257_q\)) # (!\intMem|Mux9~2_combout\))) # (!\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~193_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux9~2_combout\,
	datab => \regFile|rt_mem|s_memory~193_q\,
	datac => \regFile|rt_mem|s_memory~257_q\,
	datad => \intMem|Mux8~0_combout\,
	combout => \regFile|rt_mem|s_memory~1113_combout\);

-- Location: FF_X67_Y29_N19
\regFile|rt_mem|s_memory~289\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux4~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~289_q\);

-- Location: LCCOMB_X67_Y29_N18
\regFile|rt_mem|s_memory~1114\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1114_combout\ = (\regFile|rt_mem|s_memory~1113_combout\ & (((\regFile|rt_mem|s_memory~289_q\) # (\intMem|Mux9~1_combout\)))) # (!\regFile|rt_mem|s_memory~1113_combout\ & (\regFile|rt_mem|s_memory~225_q\ & 
-- ((!\intMem|Mux9~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~225_q\,
	datab => \regFile|rt_mem|s_memory~1113_combout\,
	datac => \regFile|rt_mem|s_memory~289_q\,
	datad => \intMem|Mux9~1_combout\,
	combout => \regFile|rt_mem|s_memory~1114_combout\);

-- Location: LCCOMB_X69_Y28_N22
\regFile|rt_mem|s_memory~129feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~129feeder_combout\ = \alu|Mux4~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux4~3_combout\,
	combout => \regFile|rt_mem|s_memory~129feeder_combout\);

-- Location: FF_X69_Y28_N23
\regFile|rt_mem|s_memory~129\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~129feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~129_q\);

-- Location: FF_X69_Y33_N1
\regFile|rt_mem|s_memory~161\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux4~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~161_q\);

-- Location: FF_X74_Y33_N17
\regFile|rt_mem|s_memory~65\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux4~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~65_q\);

-- Location: LCCOMB_X74_Y33_N16
\regFile|rt_mem|s_memory~1115\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1115_combout\ = (\intMem|Mux8~0_combout\ & (!\intMem|Mux9~2_combout\)) # (!\intMem|Mux8~0_combout\ & ((\regFile|rt_mem|s_memory~65_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \intMem|Mux9~2_combout\,
	datac => \regFile|rt_mem|s_memory~65_q\,
	datad => \intMem|Mux8~0_combout\,
	combout => \regFile|rt_mem|s_memory~1115_combout\);

-- Location: LCCOMB_X69_Y33_N0
\regFile|rt_mem|s_memory~1116\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1116_combout\ = (\intMem|Mux8~0_combout\ & ((\regFile|rt_mem|s_memory~1115_combout\ & ((\regFile|rt_mem|s_memory~161_q\))) # (!\regFile|rt_mem|s_memory~1115_combout\ & (\regFile|rt_mem|s_memory~129_q\)))) # 
-- (!\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~1115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux8~0_combout\,
	datab => \regFile|rt_mem|s_memory~129_q\,
	datac => \regFile|rt_mem|s_memory~161_q\,
	datad => \regFile|rt_mem|s_memory~1115_combout\,
	combout => \regFile|rt_mem|s_memory~1116_combout\);

-- Location: LCCOMB_X67_Y29_N4
\regFile|rt_mem|s_memory~1117\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1117_combout\ = (\intMem|Mux5~0_combout\ & ((\intMem|Mux2~1_combout\ & (\regFile|rt_mem|s_memory~1114_combout\)) # (!\intMem|Mux2~1_combout\ & ((\regFile|rt_mem|s_memory~1116_combout\))))) # (!\intMem|Mux5~0_combout\ & 
-- (((\intMem|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux5~0_combout\,
	datab => \regFile|rt_mem|s_memory~1114_combout\,
	datac => \intMem|Mux2~1_combout\,
	datad => \regFile|rt_mem|s_memory~1116_combout\,
	combout => \regFile|rt_mem|s_memory~1117_combout\);

-- Location: LCCOMB_X69_Y27_N30
\regFile|rt_mem|s_memory~481feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~481feeder_combout\ = \alu|Mux4~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux4~3_combout\,
	combout => \regFile|rt_mem|s_memory~481feeder_combout\);

-- Location: FF_X69_Y27_N31
\regFile|rt_mem|s_memory~481\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~481feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~481_q\);

-- Location: FF_X68_Y29_N13
\regFile|rt_mem|s_memory~545\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux4~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~545_q\);

-- Location: LCCOMB_X73_Y29_N20
\regFile|rt_mem|s_memory~449feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~449feeder_combout\ = \alu|Mux4~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux4~3_combout\,
	combout => \regFile|rt_mem|s_memory~449feeder_combout\);

-- Location: FF_X73_Y29_N21
\regFile|rt_mem|s_memory~449\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~449feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~449_q\);

-- Location: FF_X73_Y29_N27
\regFile|rt_mem|s_memory~513\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux4~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~513_q\);

-- Location: LCCOMB_X73_Y29_N26
\regFile|rt_mem|s_memory~1118\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1118_combout\ = (\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~513_q\)) # (!\intMem|Mux9~2_combout\))) # (!\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~449_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux9~2_combout\,
	datab => \regFile|rt_mem|s_memory~449_q\,
	datac => \regFile|rt_mem|s_memory~513_q\,
	datad => \intMem|Mux8~0_combout\,
	combout => \regFile|rt_mem|s_memory~1118_combout\);

-- Location: LCCOMB_X68_Y29_N12
\regFile|rt_mem|s_memory~1119\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1119_combout\ = (\intMem|Mux9~1_combout\ & (((\regFile|rt_mem|s_memory~1118_combout\)))) # (!\intMem|Mux9~1_combout\ & ((\regFile|rt_mem|s_memory~1118_combout\ & ((\regFile|rt_mem|s_memory~545_q\))) # 
-- (!\regFile|rt_mem|s_memory~1118_combout\ & (\regFile|rt_mem|s_memory~481_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux9~1_combout\,
	datab => \regFile|rt_mem|s_memory~481_q\,
	datac => \regFile|rt_mem|s_memory~545_q\,
	datad => \regFile|rt_mem|s_memory~1118_combout\,
	combout => \regFile|rt_mem|s_memory~1119_combout\);

-- Location: LCCOMB_X73_Y36_N20
\regFile|rt_mem|s_memory~385feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~385feeder_combout\ = \alu|Mux4~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux4~3_combout\,
	combout => \regFile|rt_mem|s_memory~385feeder_combout\);

-- Location: FF_X73_Y36_N21
\regFile|rt_mem|s_memory~385\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~385feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~385_q\);

-- Location: FF_X72_Y36_N25
\regFile|rt_mem|s_memory~417\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux4~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~417_q\);

-- Location: FF_X73_Y36_N27
\regFile|rt_mem|s_memory~321\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux4~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~321_q\);

-- Location: LCCOMB_X73_Y36_N26
\regFile|rt_mem|s_memory~1111\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1111_combout\ = (\intMem|Mux8~0_combout\ & (!\intMem|Mux9~2_combout\)) # (!\intMem|Mux8~0_combout\ & ((\regFile|rt_mem|s_memory~321_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux9~2_combout\,
	datac => \regFile|rt_mem|s_memory~321_q\,
	datad => \intMem|Mux8~0_combout\,
	combout => \regFile|rt_mem|s_memory~1111_combout\);

-- Location: LCCOMB_X72_Y36_N24
\regFile|rt_mem|s_memory~1112\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1112_combout\ = (\intMem|Mux8~0_combout\ & ((\regFile|rt_mem|s_memory~1111_combout\ & ((\regFile|rt_mem|s_memory~417_q\))) # (!\regFile|rt_mem|s_memory~1111_combout\ & (\regFile|rt_mem|s_memory~385_q\)))) # 
-- (!\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~1111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~385_q\,
	datab => \intMem|Mux8~0_combout\,
	datac => \regFile|rt_mem|s_memory~417_q\,
	datad => \regFile|rt_mem|s_memory~1111_combout\,
	combout => \regFile|rt_mem|s_memory~1112_combout\);

-- Location: LCCOMB_X67_Y29_N10
\regFile|rt_mem|s_memory~1120\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1120_combout\ = (\intMem|Mux5~0_combout\ & (\regFile|rt_mem|s_memory~1117_combout\)) # (!\intMem|Mux5~0_combout\ & ((\regFile|rt_mem|s_memory~1117_combout\ & (\regFile|rt_mem|s_memory~1119_combout\)) # 
-- (!\regFile|rt_mem|s_memory~1117_combout\ & ((\regFile|rt_mem|s_memory~1112_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux5~0_combout\,
	datab => \regFile|rt_mem|s_memory~1117_combout\,
	datac => \regFile|rt_mem|s_memory~1119_combout\,
	datad => \regFile|rt_mem|s_memory~1112_combout\,
	combout => \regFile|rt_mem|s_memory~1120_combout\);

-- Location: LCCOMB_X67_Y29_N22
\muxALU|muxOut[27]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxALU|muxOut[27]~66_combout\ = (\muxALU|muxOut[31]~52_combout\) # ((!\SW[6]~input_o\ & (!\regFile|rt_mem|Equal0~0_combout\ & \regFile|rt_mem|s_memory~1120_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[6]~input_o\,
	datab => \regFile|rt_mem|Equal0~0_combout\,
	datac => \muxALU|muxOut[31]~52_combout\,
	datad => \regFile|rt_mem|s_memory~1120_combout\,
	combout => \muxALU|muxOut[27]~66_combout\);

-- Location: LCCOMB_X67_Y29_N14
\alu|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux4~1_combout\ = (\ALUCtrl|Mux5~1_combout\ & ((\regFile|rs_mem|readData[27]~5_combout\ & ((!\muxALU|muxOut[27]~66_combout\) # (!\ALUCtrl|Mux4~0_combout\))) # (!\regFile|rs_mem|readData[27]~5_combout\ & ((\muxALU|muxOut[27]~66_combout\))))) # 
-- (!\ALUCtrl|Mux5~1_combout\ & ((\ALUCtrl|Mux4~0_combout\) # ((\regFile|rs_mem|readData[27]~5_combout\ & \muxALU|muxOut[27]~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCtrl|Mux5~1_combout\,
	datab => \regFile|rs_mem|readData[27]~5_combout\,
	datac => \ALUCtrl|Mux4~0_combout\,
	datad => \muxALU|muxOut[27]~66_combout\,
	combout => \alu|Mux4~1_combout\);

-- Location: LCCOMB_X60_Y33_N18
\regFile|rs_mem|s_memory~160feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~160feeder_combout\ = \alu|Mux5~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux5~6_combout\,
	combout => \regFile|rs_mem|s_memory~160feeder_combout\);

-- Location: FF_X60_Y33_N19
\regFile|rs_mem|s_memory~160\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~160feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~160_q\);

-- Location: FF_X60_Y33_N5
\regFile|rs_mem|s_memory~288\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux5~6_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~288_q\);

-- Location: LCCOMB_X61_Y33_N14
\regFile|rs_mem|s_memory~224feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~224feeder_combout\ = \alu|Mux5~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux5~6_combout\,
	combout => \regFile|rs_mem|s_memory~224feeder_combout\);

-- Location: FF_X61_Y33_N15
\regFile|rs_mem|s_memory~224\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~224feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~224_q\);

-- Location: FF_X61_Y33_N29
\regFile|rs_mem|s_memory~96\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux5~6_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~96_q\);

-- Location: LCCOMB_X61_Y33_N28
\regFile|rs_mem|s_memory~1299\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1299_combout\ = (\intMem|Mux3~1_combout\ & ((\regFile|rs_mem|s_memory~224_q\) # ((\intMem|Mux4~4_combout\)))) # (!\intMem|Mux3~1_combout\ & (((\regFile|rs_mem|s_memory~96_q\ & !\intMem|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux3~1_combout\,
	datab => \regFile|rs_mem|s_memory~224_q\,
	datac => \regFile|rs_mem|s_memory~96_q\,
	datad => \intMem|Mux4~4_combout\,
	combout => \regFile|rs_mem|s_memory~1299_combout\);

-- Location: LCCOMB_X60_Y33_N4
\regFile|rs_mem|s_memory~1300\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1300_combout\ = (\intMem|Mux4~4_combout\ & ((\regFile|rs_mem|s_memory~1299_combout\ & ((\regFile|rs_mem|s_memory~288_q\))) # (!\regFile|rs_mem|s_memory~1299_combout\ & (\regFile|rs_mem|s_memory~160_q\)))) # 
-- (!\intMem|Mux4~4_combout\ & (((\regFile|rs_mem|s_memory~1299_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux4~4_combout\,
	datab => \regFile|rs_mem|s_memory~160_q\,
	datac => \regFile|rs_mem|s_memory~288_q\,
	datad => \regFile|rs_mem|s_memory~1299_combout\,
	combout => \regFile|rs_mem|s_memory~1300_combout\);

-- Location: LCCOMB_X62_Y29_N12
\regFile|rs_mem|s_memory~416feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~416feeder_combout\ = \alu|Mux5~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux5~6_combout\,
	combout => \regFile|rs_mem|s_memory~416feeder_combout\);

-- Location: FF_X62_Y29_N13
\regFile|rs_mem|s_memory~416\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~416feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~416_q\);

-- Location: FF_X62_Y29_N11
\regFile|rs_mem|s_memory~544\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux5~6_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~544_q\);

-- Location: LCCOMB_X63_Y29_N16
\regFile|rs_mem|s_memory~480feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~480feeder_combout\ = \alu|Mux5~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux5~6_combout\,
	combout => \regFile|rs_mem|s_memory~480feeder_combout\);

-- Location: FF_X63_Y29_N17
\regFile|rs_mem|s_memory~480\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~480feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~480_q\);

-- Location: FF_X63_Y29_N3
\regFile|rs_mem|s_memory~352\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux5~6_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~352_q\);

-- Location: LCCOMB_X63_Y29_N2
\regFile|rs_mem|s_memory~1306\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1306_combout\ = (\intMem|Mux4~4_combout\ & (((\intMem|Mux3~1_combout\)))) # (!\intMem|Mux4~4_combout\ & ((\intMem|Mux3~1_combout\ & (\regFile|rs_mem|s_memory~480_q\)) # (!\intMem|Mux3~1_combout\ & 
-- ((\regFile|rs_mem|s_memory~352_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux4~4_combout\,
	datab => \regFile|rs_mem|s_memory~480_q\,
	datac => \regFile|rs_mem|s_memory~352_q\,
	datad => \intMem|Mux3~1_combout\,
	combout => \regFile|rs_mem|s_memory~1306_combout\);

-- Location: LCCOMB_X62_Y29_N10
\regFile|rs_mem|s_memory~1307\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1307_combout\ = (\intMem|Mux4~4_combout\ & ((\regFile|rs_mem|s_memory~1306_combout\ & ((\regFile|rs_mem|s_memory~544_q\))) # (!\regFile|rs_mem|s_memory~1306_combout\ & (\regFile|rs_mem|s_memory~416_q\)))) # 
-- (!\intMem|Mux4~4_combout\ & (((\regFile|rs_mem|s_memory~1306_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~416_q\,
	datab => \intMem|Mux4~4_combout\,
	datac => \regFile|rs_mem|s_memory~544_q\,
	datad => \regFile|rs_mem|s_memory~1306_combout\,
	combout => \regFile|rs_mem|s_memory~1307_combout\);

-- Location: LCCOMB_X70_Y37_N8
\regFile|rs_mem|s_memory~192feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~192feeder_combout\ = \alu|Mux5~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux5~6_combout\,
	combout => \regFile|rs_mem|s_memory~192feeder_combout\);

-- Location: FF_X70_Y37_N9
\regFile|rs_mem|s_memory~192\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~192feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~192_q\);

-- Location: FF_X67_Y37_N5
\regFile|rs_mem|s_memory~256\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux5~6_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~256_q\);

-- Location: LCCOMB_X63_Y37_N16
\regFile|rs_mem|s_memory~128feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~128feeder_combout\ = \alu|Mux5~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux5~6_combout\,
	combout => \regFile|rs_mem|s_memory~128feeder_combout\);

-- Location: FF_X63_Y37_N17
\regFile|rs_mem|s_memory~128\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~128feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~128_q\);

-- Location: FF_X67_Y37_N3
\regFile|rs_mem|s_memory~64\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux5~6_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~64_q\);

-- Location: LCCOMB_X67_Y37_N2
\regFile|rs_mem|s_memory~1303\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1303_combout\ = (\intMem|Mux3~1_combout\ & (((\intMem|Mux4~4_combout\)))) # (!\intMem|Mux3~1_combout\ & ((\intMem|Mux4~4_combout\ & (\regFile|rs_mem|s_memory~128_q\)) # (!\intMem|Mux4~4_combout\ & 
-- ((\regFile|rs_mem|s_memory~64_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~128_q\,
	datab => \intMem|Mux3~1_combout\,
	datac => \regFile|rs_mem|s_memory~64_q\,
	datad => \intMem|Mux4~4_combout\,
	combout => \regFile|rs_mem|s_memory~1303_combout\);

-- Location: LCCOMB_X67_Y37_N4
\regFile|rs_mem|s_memory~1304\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1304_combout\ = (\intMem|Mux3~1_combout\ & ((\regFile|rs_mem|s_memory~1303_combout\ & ((\regFile|rs_mem|s_memory~256_q\))) # (!\regFile|rs_mem|s_memory~1303_combout\ & (\regFile|rs_mem|s_memory~192_q\)))) # 
-- (!\intMem|Mux3~1_combout\ & (((\regFile|rs_mem|s_memory~1303_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~192_q\,
	datab => \intMem|Mux3~1_combout\,
	datac => \regFile|rs_mem|s_memory~256_q\,
	datad => \regFile|rs_mem|s_memory~1303_combout\,
	combout => \regFile|rs_mem|s_memory~1304_combout\);

-- Location: LCCOMB_X61_Y34_N28
\regFile|rs_mem|s_memory~448feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~448feeder_combout\ = \alu|Mux5~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux5~6_combout\,
	combout => \regFile|rs_mem|s_memory~448feeder_combout\);

-- Location: FF_X61_Y34_N29
\regFile|rs_mem|s_memory~448\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~448feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~448_q\);

-- Location: LCCOMB_X62_Y33_N8
\regFile|rs_mem|s_memory~384feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~384feeder_combout\ = \alu|Mux5~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux5~6_combout\,
	combout => \regFile|rs_mem|s_memory~384feeder_combout\);

-- Location: FF_X62_Y33_N9
\regFile|rs_mem|s_memory~384\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~384feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~384_q\);

-- Location: LCCOMB_X62_Y33_N30
\regFile|rs_mem|s_memory~320feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~320feeder_combout\ = \alu|Mux5~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux5~6_combout\,
	combout => \regFile|rs_mem|s_memory~320feeder_combout\);

-- Location: FF_X62_Y33_N31
\regFile|rs_mem|s_memory~320\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~320feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~320_q\);

-- Location: LCCOMB_X62_Y32_N24
\regFile|rs_mem|s_memory~1301\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1301_combout\ = (\intMem|Mux3~1_combout\ & (((\intMem|Mux4~4_combout\)))) # (!\intMem|Mux3~1_combout\ & ((\intMem|Mux4~4_combout\ & (\regFile|rs_mem|s_memory~384_q\)) # (!\intMem|Mux4~4_combout\ & 
-- ((\regFile|rs_mem|s_memory~320_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux3~1_combout\,
	datab => \regFile|rs_mem|s_memory~384_q\,
	datac => \regFile|rs_mem|s_memory~320_q\,
	datad => \intMem|Mux4~4_combout\,
	combout => \regFile|rs_mem|s_memory~1301_combout\);

-- Location: FF_X62_Y32_N19
\regFile|rs_mem|s_memory~512\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux5~6_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~512_q\);

-- Location: LCCOMB_X62_Y32_N18
\regFile|rs_mem|s_memory~1302\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1302_combout\ = (\regFile|rs_mem|s_memory~1301_combout\ & (((\regFile|rs_mem|s_memory~512_q\) # (!\intMem|Mux3~1_combout\)))) # (!\regFile|rs_mem|s_memory~1301_combout\ & (\regFile|rs_mem|s_memory~448_q\ & 
-- ((\intMem|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~448_q\,
	datab => \regFile|rs_mem|s_memory~1301_combout\,
	datac => \regFile|rs_mem|s_memory~512_q\,
	datad => \intMem|Mux3~1_combout\,
	combout => \regFile|rs_mem|s_memory~1302_combout\);

-- Location: LCCOMB_X63_Y30_N0
\regFile|rs_mem|s_memory~1305\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1305_combout\ = (\intMem|Mux5~0_combout\ & ((\intMem|Mux2~1_combout\ & ((\regFile|rs_mem|s_memory~1302_combout\))) # (!\intMem|Mux2~1_combout\ & (\regFile|rs_mem|s_memory~1304_combout\)))) # (!\intMem|Mux5~0_combout\ & 
-- (((\intMem|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~1304_combout\,
	datab => \intMem|Mux5~0_combout\,
	datac => \regFile|rs_mem|s_memory~1302_combout\,
	datad => \intMem|Mux2~1_combout\,
	combout => \regFile|rs_mem|s_memory~1305_combout\);

-- Location: LCCOMB_X63_Y30_N14
\regFile|rs_mem|s_memory~1308\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1308_combout\ = (\intMem|Mux5~0_combout\ & (((\regFile|rs_mem|s_memory~1305_combout\)))) # (!\intMem|Mux5~0_combout\ & ((\regFile|rs_mem|s_memory~1305_combout\ & ((\regFile|rs_mem|s_memory~1307_combout\))) # 
-- (!\regFile|rs_mem|s_memory~1305_combout\ & (\regFile|rs_mem|s_memory~1300_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~1300_combout\,
	datab => \intMem|Mux5~0_combout\,
	datac => \regFile|rs_mem|s_memory~1307_combout\,
	datad => \regFile|rs_mem|s_memory~1305_combout\,
	combout => \regFile|rs_mem|s_memory~1308_combout\);

-- Location: LCCOMB_X63_Y30_N24
\regFile|rs_mem|readData[26]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|readData[26]~6_combout\ = (\regFile|rs_mem|s_memory~1308_combout\ & !\regFile|rs_mem|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regFile|rs_mem|s_memory~1308_combout\,
	datad => \regFile|rs_mem|Equal0~0_combout\,
	combout => \regFile|rs_mem|readData[26]~6_combout\);

-- Location: LCCOMB_X66_Y29_N26
\alu|Mux5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux5~2_combout\ = (\ALUCtrl|Mux5~1_combout\ & ((\regFile|rs_mem|readData[26]~6_combout\ & ((!\muxALU|muxOut[26]~67_combout\) # (!\ALUCtrl|Mux4~0_combout\))) # (!\regFile|rs_mem|readData[26]~6_combout\ & ((\muxALU|muxOut[26]~67_combout\))))) # 
-- (!\ALUCtrl|Mux5~1_combout\ & ((\ALUCtrl|Mux4~0_combout\) # ((\regFile|rs_mem|readData[26]~6_combout\ & \muxALU|muxOut[26]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCtrl|Mux4~0_combout\,
	datab => \regFile|rs_mem|readData[26]~6_combout\,
	datac => \muxALU|muxOut[26]~67_combout\,
	datad => \ALUCtrl|Mux5~1_combout\,
	combout => \alu|Mux5~2_combout\);

-- Location: LCCOMB_X72_Y29_N8
\regFile|rt_mem|s_memory~383feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~383feeder_combout\ = \alu|Mux6~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux6~3_combout\,
	combout => \regFile|rt_mem|s_memory~383feeder_combout\);

-- Location: FF_X72_Y29_N9
\regFile|rt_mem|s_memory~383\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~383feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~383_q\);

-- Location: LCCOMB_X72_Y36_N30
\regFile|rt_mem|s_memory~415feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~415feeder_combout\ = \alu|Mux6~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux6~3_combout\,
	combout => \regFile|rt_mem|s_memory~415feeder_combout\);

-- Location: FF_X72_Y36_N31
\regFile|rt_mem|s_memory~415\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~415feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~415_q\);

-- Location: FF_X70_Y33_N15
\regFile|rt_mem|s_memory~319\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux6~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~319_q\);

-- Location: LCCOMB_X70_Y33_N14
\regFile|rt_mem|s_memory~1131\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1131_combout\ = (\intMem|Mux8~0_combout\ & (!\intMem|Mux9~2_combout\)) # (!\intMem|Mux8~0_combout\ & ((\regFile|rt_mem|s_memory~319_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux8~0_combout\,
	datab => \intMem|Mux9~2_combout\,
	datac => \regFile|rt_mem|s_memory~319_q\,
	combout => \regFile|rt_mem|s_memory~1131_combout\);

-- Location: LCCOMB_X70_Y31_N22
\regFile|rt_mem|s_memory~1132\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1132_combout\ = (\intMem|Mux8~0_combout\ & ((\regFile|rt_mem|s_memory~1131_combout\ & ((\regFile|rt_mem|s_memory~415_q\))) # (!\regFile|rt_mem|s_memory~1131_combout\ & (\regFile|rt_mem|s_memory~383_q\)))) # 
-- (!\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~1131_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~383_q\,
	datab => \intMem|Mux8~0_combout\,
	datac => \regFile|rt_mem|s_memory~415_q\,
	datad => \regFile|rt_mem|s_memory~1131_combout\,
	combout => \regFile|rt_mem|s_memory~1132_combout\);

-- Location: LCCOMB_X65_Y28_N18
\regFile|rt_mem|s_memory~447feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~447feeder_combout\ = \alu|Mux6~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux6~3_combout\,
	combout => \regFile|rt_mem|s_memory~447feeder_combout\);

-- Location: FF_X65_Y28_N19
\regFile|rt_mem|s_memory~447\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~447feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~447_q\);

-- Location: FF_X70_Y29_N19
\regFile|rt_mem|s_memory~511\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux6~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~511_q\);

-- Location: LCCOMB_X70_Y29_N18
\regFile|rt_mem|s_memory~1138\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1138_combout\ = (\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~511_q\) # (!\intMem|Mux9~2_combout\)))) # (!\intMem|Mux8~0_combout\ & (\regFile|rt_mem|s_memory~447_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~447_q\,
	datab => \intMem|Mux8~0_combout\,
	datac => \regFile|rt_mem|s_memory~511_q\,
	datad => \intMem|Mux9~2_combout\,
	combout => \regFile|rt_mem|s_memory~1138_combout\);

-- Location: FF_X70_Y29_N9
\regFile|rt_mem|s_memory~543\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux6~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~543_q\);

-- Location: LCCOMB_X62_Y28_N6
\regFile|rt_mem|s_memory~479feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~479feeder_combout\ = \alu|Mux6~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux6~3_combout\,
	combout => \regFile|rt_mem|s_memory~479feeder_combout\);

-- Location: FF_X62_Y28_N7
\regFile|rt_mem|s_memory~479\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~479feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~479_q\);

-- Location: LCCOMB_X70_Y29_N8
\regFile|rt_mem|s_memory~1139\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1139_combout\ = (\intMem|Mux9~1_combout\ & (\regFile|rt_mem|s_memory~1138_combout\)) # (!\intMem|Mux9~1_combout\ & ((\regFile|rt_mem|s_memory~1138_combout\ & (\regFile|rt_mem|s_memory~543_q\)) # 
-- (!\regFile|rt_mem|s_memory~1138_combout\ & ((\regFile|rt_mem|s_memory~479_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux9~1_combout\,
	datab => \regFile|rt_mem|s_memory~1138_combout\,
	datac => \regFile|rt_mem|s_memory~543_q\,
	datad => \regFile|rt_mem|s_memory~479_q\,
	combout => \regFile|rt_mem|s_memory~1139_combout\);

-- Location: LCCOMB_X70_Y32_N12
\regFile|rt_mem|s_memory~63feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~63feeder_combout\ = \alu|Mux6~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux6~3_combout\,
	combout => \regFile|rt_mem|s_memory~63feeder_combout\);

-- Location: FF_X70_Y32_N13
\regFile|rt_mem|s_memory~63\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~63feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~63_q\);

-- Location: LCCOMB_X70_Y31_N12
\regFile|rt_mem|s_memory~1135\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1135_combout\ = (\intMem|Mux8~0_combout\ & ((!\intMem|Mux9~2_combout\))) # (!\intMem|Mux8~0_combout\ & (\regFile|rt_mem|s_memory~63_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \intMem|Mux8~0_combout\,
	datac => \regFile|rt_mem|s_memory~63_q\,
	datad => \intMem|Mux9~2_combout\,
	combout => \regFile|rt_mem|s_memory~1135_combout\);

-- Location: LCCOMB_X69_Y28_N28
\regFile|rt_mem|s_memory~127feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~127feeder_combout\ = \alu|Mux6~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux6~3_combout\,
	combout => \regFile|rt_mem|s_memory~127feeder_combout\);

-- Location: FF_X69_Y28_N29
\regFile|rt_mem|s_memory~127\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~127feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~127_q\);

-- Location: FF_X70_Y31_N27
\regFile|rt_mem|s_memory~159\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux6~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~159_q\);

-- Location: LCCOMB_X70_Y31_N26
\regFile|rt_mem|s_memory~1136\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1136_combout\ = (\regFile|rt_mem|s_memory~1135_combout\ & (((\regFile|rt_mem|s_memory~159_q\) # (!\intMem|Mux8~0_combout\)))) # (!\regFile|rt_mem|s_memory~1135_combout\ & (\regFile|rt_mem|s_memory~127_q\ & 
-- ((\intMem|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~1135_combout\,
	datab => \regFile|rt_mem|s_memory~127_q\,
	datac => \regFile|rt_mem|s_memory~159_q\,
	datad => \intMem|Mux8~0_combout\,
	combout => \regFile|rt_mem|s_memory~1136_combout\);

-- Location: LCCOMB_X69_Y28_N10
\regFile|rt_mem|s_memory~223feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~223feeder_combout\ = \alu|Mux6~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux6~3_combout\,
	combout => \regFile|rt_mem|s_memory~223feeder_combout\);

-- Location: FF_X69_Y28_N11
\regFile|rt_mem|s_memory~223\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~223feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~223_q\);

-- Location: FF_X69_Y31_N9
\regFile|rt_mem|s_memory~287\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux6~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~287_q\);

-- Location: LCCOMB_X73_Y33_N12
\regFile|rt_mem|s_memory~191feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~191feeder_combout\ = \alu|Mux6~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux6~3_combout\,
	combout => \regFile|rt_mem|s_memory~191feeder_combout\);

-- Location: FF_X73_Y33_N13
\regFile|rt_mem|s_memory~191\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~191feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~191_q\);

-- Location: FF_X73_Y33_N31
\regFile|rt_mem|s_memory~255\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux6~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~255_q\);

-- Location: LCCOMB_X73_Y33_N30
\regFile|rt_mem|s_memory~1133\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1133_combout\ = (\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~255_q\) # (!\intMem|Mux9~2_combout\)))) # (!\intMem|Mux8~0_combout\ & (\regFile|rt_mem|s_memory~191_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux8~0_combout\,
	datab => \regFile|rt_mem|s_memory~191_q\,
	datac => \regFile|rt_mem|s_memory~255_q\,
	datad => \intMem|Mux9~2_combout\,
	combout => \regFile|rt_mem|s_memory~1133_combout\);

-- Location: LCCOMB_X69_Y31_N8
\regFile|rt_mem|s_memory~1134\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1134_combout\ = (\intMem|Mux9~1_combout\ & (((\regFile|rt_mem|s_memory~1133_combout\)))) # (!\intMem|Mux9~1_combout\ & ((\regFile|rt_mem|s_memory~1133_combout\ & ((\regFile|rt_mem|s_memory~287_q\))) # 
-- (!\regFile|rt_mem|s_memory~1133_combout\ & (\regFile|rt_mem|s_memory~223_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux9~1_combout\,
	datab => \regFile|rt_mem|s_memory~223_q\,
	datac => \regFile|rt_mem|s_memory~287_q\,
	datad => \regFile|rt_mem|s_memory~1133_combout\,
	combout => \regFile|rt_mem|s_memory~1134_combout\);

-- Location: LCCOMB_X70_Y31_N28
\regFile|rt_mem|s_memory~1137\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1137_combout\ = (\intMem|Mux2~1_combout\ & (((\regFile|rt_mem|s_memory~1134_combout\) # (!\intMem|Mux5~0_combout\)))) # (!\intMem|Mux2~1_combout\ & (\regFile|rt_mem|s_memory~1136_combout\ & (\intMem|Mux5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~1136_combout\,
	datab => \intMem|Mux2~1_combout\,
	datac => \intMem|Mux5~0_combout\,
	datad => \regFile|rt_mem|s_memory~1134_combout\,
	combout => \regFile|rt_mem|s_memory~1137_combout\);

-- Location: LCCOMB_X70_Y31_N6
\regFile|rt_mem|s_memory~1140\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1140_combout\ = (\intMem|Mux5~0_combout\ & (((\regFile|rt_mem|s_memory~1137_combout\)))) # (!\intMem|Mux5~0_combout\ & ((\regFile|rt_mem|s_memory~1137_combout\ & ((\regFile|rt_mem|s_memory~1139_combout\))) # 
-- (!\regFile|rt_mem|s_memory~1137_combout\ & (\regFile|rt_mem|s_memory~1132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~1132_combout\,
	datab => \regFile|rt_mem|s_memory~1139_combout\,
	datac => \intMem|Mux5~0_combout\,
	datad => \regFile|rt_mem|s_memory~1137_combout\,
	combout => \regFile|rt_mem|s_memory~1140_combout\);

-- Location: LCCOMB_X70_Y31_N20
\muxALU|muxOut[25]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxALU|muxOut[25]~68_combout\ = (\muxALU|muxOut[31]~52_combout\) # ((!\regFile|rt_mem|Equal0~0_combout\ & (!\SW[6]~input_o\ & \regFile|rt_mem|s_memory~1140_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxALU|muxOut[31]~52_combout\,
	datab => \regFile|rt_mem|Equal0~0_combout\,
	datac => \SW[6]~input_o\,
	datad => \regFile|rt_mem|s_memory~1140_combout\,
	combout => \muxALU|muxOut[25]~68_combout\);

-- Location: FF_X67_Y35_N19
\regFile|rs_mem|s_memory~414\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux7~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~414_q\);

-- Location: FF_X68_Y31_N23
\regFile|rs_mem|s_memory~542\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux7~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~542_q\);

-- Location: FF_X68_Y28_N27
\regFile|rs_mem|s_memory~350\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux7~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~350_q\);

-- Location: LCCOMB_X68_Y28_N28
\regFile|rs_mem|s_memory~478feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~478feeder_combout\ = \alu|Mux7~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux7~3_combout\,
	combout => \regFile|rs_mem|s_memory~478feeder_combout\);

-- Location: FF_X68_Y28_N29
\regFile|rs_mem|s_memory~478\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~478feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~478_q\);

-- Location: LCCOMB_X68_Y28_N26
\regFile|rs_mem|s_memory~1326\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1326_combout\ = (\intMem|Mux3~1_combout\ & ((\intMem|Mux4~4_combout\) # ((\regFile|rs_mem|s_memory~478_q\)))) # (!\intMem|Mux3~1_combout\ & (!\intMem|Mux4~4_combout\ & (\regFile|rs_mem|s_memory~350_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux3~1_combout\,
	datab => \intMem|Mux4~4_combout\,
	datac => \regFile|rs_mem|s_memory~350_q\,
	datad => \regFile|rs_mem|s_memory~478_q\,
	combout => \regFile|rs_mem|s_memory~1326_combout\);

-- Location: LCCOMB_X68_Y31_N22
\regFile|rs_mem|s_memory~1327\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1327_combout\ = (\intMem|Mux4~4_combout\ & ((\regFile|rs_mem|s_memory~1326_combout\ & ((\regFile|rs_mem|s_memory~542_q\))) # (!\regFile|rs_mem|s_memory~1326_combout\ & (\regFile|rs_mem|s_memory~414_q\)))) # 
-- (!\intMem|Mux4~4_combout\ & (((\regFile|rs_mem|s_memory~1326_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux4~4_combout\,
	datab => \regFile|rs_mem|s_memory~414_q\,
	datac => \regFile|rs_mem|s_memory~542_q\,
	datad => \regFile|rs_mem|s_memory~1326_combout\,
	combout => \regFile|rs_mem|s_memory~1327_combout\);

-- Location: FF_X69_Y31_N3
\regFile|rs_mem|s_memory~158\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux7~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~158_q\);

-- Location: FF_X67_Y33_N15
\regFile|rs_mem|s_memory~286\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux7~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~286_q\);

-- Location: LCCOMB_X63_Y36_N8
\regFile|rs_mem|s_memory~222feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~222feeder_combout\ = \alu|Mux7~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux7~3_combout\,
	combout => \regFile|rs_mem|s_memory~222feeder_combout\);

-- Location: FF_X63_Y36_N9
\regFile|rs_mem|s_memory~222\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~222feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~222_q\);

-- Location: FF_X68_Y36_N19
\regFile|rs_mem|s_memory~94\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux7~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~94_q\);

-- Location: LCCOMB_X68_Y36_N18
\regFile|rs_mem|s_memory~1319\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1319_combout\ = (\intMem|Mux3~1_combout\ & ((\regFile|rs_mem|s_memory~222_q\) # ((\intMem|Mux4~4_combout\)))) # (!\intMem|Mux3~1_combout\ & (((\regFile|rs_mem|s_memory~94_q\ & !\intMem|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~222_q\,
	datab => \intMem|Mux3~1_combout\,
	datac => \regFile|rs_mem|s_memory~94_q\,
	datad => \intMem|Mux4~4_combout\,
	combout => \regFile|rs_mem|s_memory~1319_combout\);

-- Location: LCCOMB_X67_Y33_N14
\regFile|rs_mem|s_memory~1320\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1320_combout\ = (\intMem|Mux4~4_combout\ & ((\regFile|rs_mem|s_memory~1319_combout\ & ((\regFile|rs_mem|s_memory~286_q\))) # (!\regFile|rs_mem|s_memory~1319_combout\ & (\regFile|rs_mem|s_memory~158_q\)))) # 
-- (!\intMem|Mux4~4_combout\ & (((\regFile|rs_mem|s_memory~1319_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~158_q\,
	datab => \intMem|Mux4~4_combout\,
	datac => \regFile|rs_mem|s_memory~286_q\,
	datad => \regFile|rs_mem|s_memory~1319_combout\,
	combout => \regFile|rs_mem|s_memory~1320_combout\);

-- Location: LCCOMB_X68_Y24_N4
\regFile|rs_mem|s_memory~190feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~190feeder_combout\ = \alu|Mux7~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux7~3_combout\,
	combout => \regFile|rs_mem|s_memory~190feeder_combout\);

-- Location: FF_X68_Y24_N5
\regFile|rs_mem|s_memory~190\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~190feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~190_q\);

-- Location: FF_X67_Y27_N15
\regFile|rs_mem|s_memory~254\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux7~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~254_q\);

-- Location: FF_X67_Y27_N21
\regFile|rs_mem|s_memory~62\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux7~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~62_q\);

-- Location: LCCOMB_X59_Y27_N24
\regFile|rs_mem|s_memory~126feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~126feeder_combout\ = \alu|Mux7~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux7~3_combout\,
	combout => \regFile|rs_mem|s_memory~126feeder_combout\);

-- Location: FF_X59_Y27_N25
\regFile|rs_mem|s_memory~126\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~126feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~126_q\);

-- Location: LCCOMB_X67_Y27_N20
\regFile|rs_mem|s_memory~1323\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1323_combout\ = (\intMem|Mux4~4_combout\ & ((\intMem|Mux3~1_combout\) # ((\regFile|rs_mem|s_memory~126_q\)))) # (!\intMem|Mux4~4_combout\ & (!\intMem|Mux3~1_combout\ & (\regFile|rs_mem|s_memory~62_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux4~4_combout\,
	datab => \intMem|Mux3~1_combout\,
	datac => \regFile|rs_mem|s_memory~62_q\,
	datad => \regFile|rs_mem|s_memory~126_q\,
	combout => \regFile|rs_mem|s_memory~1323_combout\);

-- Location: LCCOMB_X67_Y27_N14
\regFile|rs_mem|s_memory~1324\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1324_combout\ = (\intMem|Mux3~1_combout\ & ((\regFile|rs_mem|s_memory~1323_combout\ & ((\regFile|rs_mem|s_memory~254_q\))) # (!\regFile|rs_mem|s_memory~1323_combout\ & (\regFile|rs_mem|s_memory~190_q\)))) # 
-- (!\intMem|Mux3~1_combout\ & (((\regFile|rs_mem|s_memory~1323_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~190_q\,
	datab => \intMem|Mux3~1_combout\,
	datac => \regFile|rs_mem|s_memory~254_q\,
	datad => \regFile|rs_mem|s_memory~1323_combout\,
	combout => \regFile|rs_mem|s_memory~1324_combout\);

-- Location: LCCOMB_X65_Y28_N20
\regFile|rs_mem|s_memory~446feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~446feeder_combout\ = \alu|Mux7~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux7~3_combout\,
	combout => \regFile|rs_mem|s_memory~446feeder_combout\);

-- Location: FF_X65_Y28_N21
\regFile|rs_mem|s_memory~446\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~446feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~446_q\);

-- Location: FF_X68_Y31_N5
\regFile|rs_mem|s_memory~510\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux7~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~510_q\);

-- Location: LCCOMB_X62_Y33_N20
\regFile|rs_mem|s_memory~382feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~382feeder_combout\ = \alu|Mux7~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux7~3_combout\,
	combout => \regFile|rs_mem|s_memory~382feeder_combout\);

-- Location: FF_X62_Y33_N21
\regFile|rs_mem|s_memory~382\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~382feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~382_q\);

-- Location: FF_X62_Y33_N3
\regFile|rs_mem|s_memory~318\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux7~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~318_q\);

-- Location: LCCOMB_X62_Y33_N2
\regFile|rs_mem|s_memory~1321\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1321_combout\ = (\intMem|Mux3~1_combout\ & (((\intMem|Mux4~4_combout\)))) # (!\intMem|Mux3~1_combout\ & ((\intMem|Mux4~4_combout\ & (\regFile|rs_mem|s_memory~382_q\)) # (!\intMem|Mux4~4_combout\ & 
-- ((\regFile|rs_mem|s_memory~318_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~382_q\,
	datab => \intMem|Mux3~1_combout\,
	datac => \regFile|rs_mem|s_memory~318_q\,
	datad => \intMem|Mux4~4_combout\,
	combout => \regFile|rs_mem|s_memory~1321_combout\);

-- Location: LCCOMB_X68_Y31_N4
\regFile|rs_mem|s_memory~1322\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1322_combout\ = (\intMem|Mux3~1_combout\ & ((\regFile|rs_mem|s_memory~1321_combout\ & ((\regFile|rs_mem|s_memory~510_q\))) # (!\regFile|rs_mem|s_memory~1321_combout\ & (\regFile|rs_mem|s_memory~446_q\)))) # 
-- (!\intMem|Mux3~1_combout\ & (((\regFile|rs_mem|s_memory~1321_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~446_q\,
	datab => \intMem|Mux3~1_combout\,
	datac => \regFile|rs_mem|s_memory~510_q\,
	datad => \regFile|rs_mem|s_memory~1321_combout\,
	combout => \regFile|rs_mem|s_memory~1322_combout\);

-- Location: LCCOMB_X67_Y27_N16
\regFile|rs_mem|s_memory~1325\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1325_combout\ = (\intMem|Mux2~1_combout\ & (((\regFile|rs_mem|s_memory~1322_combout\)) # (!\intMem|Mux5~0_combout\))) # (!\intMem|Mux2~1_combout\ & (\intMem|Mux5~0_combout\ & (\regFile|rs_mem|s_memory~1324_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux2~1_combout\,
	datab => \intMem|Mux5~0_combout\,
	datac => \regFile|rs_mem|s_memory~1324_combout\,
	datad => \regFile|rs_mem|s_memory~1322_combout\,
	combout => \regFile|rs_mem|s_memory~1325_combout\);

-- Location: LCCOMB_X67_Y27_N2
\regFile|rs_mem|s_memory~1328\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1328_combout\ = (\intMem|Mux5~0_combout\ & (((\regFile|rs_mem|s_memory~1325_combout\)))) # (!\intMem|Mux5~0_combout\ & ((\regFile|rs_mem|s_memory~1325_combout\ & (\regFile|rs_mem|s_memory~1327_combout\)) # 
-- (!\regFile|rs_mem|s_memory~1325_combout\ & ((\regFile|rs_mem|s_memory~1320_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux5~0_combout\,
	datab => \regFile|rs_mem|s_memory~1327_combout\,
	datac => \regFile|rs_mem|s_memory~1320_combout\,
	datad => \regFile|rs_mem|s_memory~1325_combout\,
	combout => \regFile|rs_mem|s_memory~1328_combout\);

-- Location: LCCOMB_X67_Y27_N4
\regFile|rs_mem|readData[24]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|readData[24]~8_combout\ = (!\regFile|rs_mem|Equal0~0_combout\ & \regFile|rs_mem|s_memory~1328_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regFile|rs_mem|Equal0~0_combout\,
	datad => \regFile|rs_mem|s_memory~1328_combout\,
	combout => \regFile|rs_mem|readData[24]~8_combout\);

-- Location: LCCOMB_X72_Y34_N4
\regFile|rs_mem|s_memory~157feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~157feeder_combout\ = \alu|Mux8~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux8~3_combout\,
	combout => \regFile|rs_mem|s_memory~157feeder_combout\);

-- Location: FF_X72_Y34_N5
\regFile|rs_mem|s_memory~157\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~157feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~157_q\);

-- Location: FF_X67_Y33_N29
\regFile|rs_mem|s_memory~285\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux8~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~285_q\);

-- Location: LCCOMB_X63_Y36_N22
\regFile|rs_mem|s_memory~221feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~221feeder_combout\ = \alu|Mux8~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux8~3_combout\,
	combout => \regFile|rs_mem|s_memory~221feeder_combout\);

-- Location: FF_X63_Y36_N23
\regFile|rs_mem|s_memory~221\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~221feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~221_q\);

-- Location: FF_X68_Y36_N25
\regFile|rs_mem|s_memory~93\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux8~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~93_q\);

-- Location: LCCOMB_X68_Y36_N24
\regFile|rs_mem|s_memory~1329\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1329_combout\ = (\intMem|Mux3~1_combout\ & ((\regFile|rs_mem|s_memory~221_q\) # ((\intMem|Mux4~4_combout\)))) # (!\intMem|Mux3~1_combout\ & (((\regFile|rs_mem|s_memory~93_q\ & !\intMem|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux3~1_combout\,
	datab => \regFile|rs_mem|s_memory~221_q\,
	datac => \regFile|rs_mem|s_memory~93_q\,
	datad => \intMem|Mux4~4_combout\,
	combout => \regFile|rs_mem|s_memory~1329_combout\);

-- Location: LCCOMB_X67_Y33_N28
\regFile|rs_mem|s_memory~1330\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1330_combout\ = (\intMem|Mux4~4_combout\ & ((\regFile|rs_mem|s_memory~1329_combout\ & ((\regFile|rs_mem|s_memory~285_q\))) # (!\regFile|rs_mem|s_memory~1329_combout\ & (\regFile|rs_mem|s_memory~157_q\)))) # 
-- (!\intMem|Mux4~4_combout\ & (((\regFile|rs_mem|s_memory~1329_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux4~4_combout\,
	datab => \regFile|rs_mem|s_memory~157_q\,
	datac => \regFile|rs_mem|s_memory~285_q\,
	datad => \regFile|rs_mem|s_memory~1329_combout\,
	combout => \regFile|rs_mem|s_memory~1330_combout\);

-- Location: LCCOMB_X72_Y30_N8
\regFile|rs_mem|s_memory~413feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~413feeder_combout\ = \alu|Mux8~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux8~3_combout\,
	combout => \regFile|rs_mem|s_memory~413feeder_combout\);

-- Location: FF_X72_Y30_N9
\regFile|rs_mem|s_memory~413\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~413feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~413_q\);

-- Location: FF_X65_Y30_N1
\regFile|rs_mem|s_memory~541\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux8~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~541_q\);

-- Location: LCCOMB_X68_Y28_N4
\regFile|rs_mem|s_memory~477feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~477feeder_combout\ = \alu|Mux8~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux8~3_combout\,
	combout => \regFile|rs_mem|s_memory~477feeder_combout\);

-- Location: FF_X68_Y28_N5
\regFile|rs_mem|s_memory~477\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~477feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~477_q\);

-- Location: FF_X68_Y28_N23
\regFile|rs_mem|s_memory~349\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux8~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~349_q\);

-- Location: LCCOMB_X68_Y28_N22
\regFile|rs_mem|s_memory~1336\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1336_combout\ = (\intMem|Mux4~4_combout\ & (((\intMem|Mux3~1_combout\)))) # (!\intMem|Mux4~4_combout\ & ((\intMem|Mux3~1_combout\ & (\regFile|rs_mem|s_memory~477_q\)) # (!\intMem|Mux3~1_combout\ & 
-- ((\regFile|rs_mem|s_memory~349_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~477_q\,
	datab => \intMem|Mux4~4_combout\,
	datac => \regFile|rs_mem|s_memory~349_q\,
	datad => \intMem|Mux3~1_combout\,
	combout => \regFile|rs_mem|s_memory~1336_combout\);

-- Location: LCCOMB_X65_Y30_N0
\regFile|rs_mem|s_memory~1337\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1337_combout\ = (\intMem|Mux4~4_combout\ & ((\regFile|rs_mem|s_memory~1336_combout\ & ((\regFile|rs_mem|s_memory~541_q\))) # (!\regFile|rs_mem|s_memory~1336_combout\ & (\regFile|rs_mem|s_memory~413_q\)))) # 
-- (!\intMem|Mux4~4_combout\ & (((\regFile|rs_mem|s_memory~1336_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~413_q\,
	datab => \intMem|Mux4~4_combout\,
	datac => \regFile|rs_mem|s_memory~541_q\,
	datad => \regFile|rs_mem|s_memory~1336_combout\,
	combout => \regFile|rs_mem|s_memory~1337_combout\);

-- Location: LCCOMB_X70_Y26_N0
\regFile|rs_mem|s_memory~189feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~189feeder_combout\ = \alu|Mux8~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux8~3_combout\,
	combout => \regFile|rs_mem|s_memory~189feeder_combout\);

-- Location: FF_X70_Y26_N1
\regFile|rs_mem|s_memory~189\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~189feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~189_q\);

-- Location: FF_X67_Y27_N9
\regFile|rs_mem|s_memory~253\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux8~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~253_q\);

-- Location: FF_X67_Y27_N19
\regFile|rs_mem|s_memory~61\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux8~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~61_q\);

-- Location: LCCOMB_X69_Y28_N4
\regFile|rs_mem|s_memory~125feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~125feeder_combout\ = \alu|Mux8~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux8~3_combout\,
	combout => \regFile|rs_mem|s_memory~125feeder_combout\);

-- Location: FF_X69_Y28_N5
\regFile|rs_mem|s_memory~125\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~125feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~125_q\);

-- Location: LCCOMB_X67_Y27_N18
\regFile|rs_mem|s_memory~1333\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1333_combout\ = (\intMem|Mux4~4_combout\ & ((\intMem|Mux3~1_combout\) # ((\regFile|rs_mem|s_memory~125_q\)))) # (!\intMem|Mux4~4_combout\ & (!\intMem|Mux3~1_combout\ & (\regFile|rs_mem|s_memory~61_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux4~4_combout\,
	datab => \intMem|Mux3~1_combout\,
	datac => \regFile|rs_mem|s_memory~61_q\,
	datad => \regFile|rs_mem|s_memory~125_q\,
	combout => \regFile|rs_mem|s_memory~1333_combout\);

-- Location: LCCOMB_X67_Y27_N8
\regFile|rs_mem|s_memory~1334\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1334_combout\ = (\intMem|Mux3~1_combout\ & ((\regFile|rs_mem|s_memory~1333_combout\ & ((\regFile|rs_mem|s_memory~253_q\))) # (!\regFile|rs_mem|s_memory~1333_combout\ & (\regFile|rs_mem|s_memory~189_q\)))) # 
-- (!\intMem|Mux3~1_combout\ & (((\regFile|rs_mem|s_memory~1333_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~189_q\,
	datab => \intMem|Mux3~1_combout\,
	datac => \regFile|rs_mem|s_memory~253_q\,
	datad => \regFile|rs_mem|s_memory~1333_combout\,
	combout => \regFile|rs_mem|s_memory~1334_combout\);

-- Location: LCCOMB_X61_Y34_N10
\regFile|rs_mem|s_memory~445feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~445feeder_combout\ = \alu|Mux8~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux8~3_combout\,
	combout => \regFile|rs_mem|s_memory~445feeder_combout\);

-- Location: FF_X61_Y34_N11
\regFile|rs_mem|s_memory~445\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~445feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~445_q\);

-- Location: FF_X65_Y30_N27
\regFile|rs_mem|s_memory~509\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux8~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~509_q\);

-- Location: LCCOMB_X62_Y33_N16
\regFile|rs_mem|s_memory~381feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~381feeder_combout\ = \alu|Mux8~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux8~3_combout\,
	combout => \regFile|rs_mem|s_memory~381feeder_combout\);

-- Location: FF_X62_Y33_N17
\regFile|rs_mem|s_memory~381\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~381feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~381_q\);

-- Location: FF_X62_Y33_N7
\regFile|rs_mem|s_memory~317\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux8~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~317_q\);

-- Location: LCCOMB_X62_Y33_N6
\regFile|rs_mem|s_memory~1331\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1331_combout\ = (\intMem|Mux3~1_combout\ & (((\intMem|Mux4~4_combout\)))) # (!\intMem|Mux3~1_combout\ & ((\intMem|Mux4~4_combout\ & (\regFile|rs_mem|s_memory~381_q\)) # (!\intMem|Mux4~4_combout\ & 
-- ((\regFile|rs_mem|s_memory~317_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~381_q\,
	datab => \intMem|Mux3~1_combout\,
	datac => \regFile|rs_mem|s_memory~317_q\,
	datad => \intMem|Mux4~4_combout\,
	combout => \regFile|rs_mem|s_memory~1331_combout\);

-- Location: LCCOMB_X65_Y30_N26
\regFile|rs_mem|s_memory~1332\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1332_combout\ = (\intMem|Mux3~1_combout\ & ((\regFile|rs_mem|s_memory~1331_combout\ & ((\regFile|rs_mem|s_memory~509_q\))) # (!\regFile|rs_mem|s_memory~1331_combout\ & (\regFile|rs_mem|s_memory~445_q\)))) # 
-- (!\intMem|Mux3~1_combout\ & (((\regFile|rs_mem|s_memory~1331_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux3~1_combout\,
	datab => \regFile|rs_mem|s_memory~445_q\,
	datac => \regFile|rs_mem|s_memory~509_q\,
	datad => \regFile|rs_mem|s_memory~1331_combout\,
	combout => \regFile|rs_mem|s_memory~1332_combout\);

-- Location: LCCOMB_X67_Y27_N10
\regFile|rs_mem|s_memory~1335\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1335_combout\ = (\intMem|Mux2~1_combout\ & (((\regFile|rs_mem|s_memory~1332_combout\)) # (!\intMem|Mux5~0_combout\))) # (!\intMem|Mux2~1_combout\ & (\intMem|Mux5~0_combout\ & (\regFile|rs_mem|s_memory~1334_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux2~1_combout\,
	datab => \intMem|Mux5~0_combout\,
	datac => \regFile|rs_mem|s_memory~1334_combout\,
	datad => \regFile|rs_mem|s_memory~1332_combout\,
	combout => \regFile|rs_mem|s_memory~1335_combout\);

-- Location: LCCOMB_X67_Y27_N0
\regFile|rs_mem|s_memory~1338\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1338_combout\ = (\intMem|Mux5~0_combout\ & (((\regFile|rs_mem|s_memory~1335_combout\)))) # (!\intMem|Mux5~0_combout\ & ((\regFile|rs_mem|s_memory~1335_combout\ & ((\regFile|rs_mem|s_memory~1337_combout\))) # 
-- (!\regFile|rs_mem|s_memory~1335_combout\ & (\regFile|rs_mem|s_memory~1330_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~1330_combout\,
	datab => \intMem|Mux5~0_combout\,
	datac => \regFile|rs_mem|s_memory~1337_combout\,
	datad => \regFile|rs_mem|s_memory~1335_combout\,
	combout => \regFile|rs_mem|s_memory~1338_combout\);

-- Location: LCCOMB_X67_Y27_N30
\regFile|rs_mem|readData[23]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|readData[23]~9_combout\ = (!\regFile|rs_mem|Equal0~0_combout\ & \regFile|rs_mem|s_memory~1338_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regFile|rs_mem|Equal0~0_combout\,
	datad => \regFile|rs_mem|s_memory~1338_combout\,
	combout => \regFile|rs_mem|readData[23]~9_combout\);

-- Location: LCCOMB_X65_Y30_N12
\alu|Mux8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux8~1_combout\ = (\ALUCtrl|Mux5~1_combout\ & ((\ALUCtrl|Mux4~0_combout\) # ((\regFile|rs_mem|readData[23]~9_combout\) # (\muxALU|muxOut[23]~70_combout\)))) # (!\ALUCtrl|Mux5~1_combout\ & (!\ALUCtrl|Mux4~0_combout\ & 
-- (\regFile|rs_mem|readData[23]~9_combout\ & \muxALU|muxOut[23]~70_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCtrl|Mux5~1_combout\,
	datab => \ALUCtrl|Mux4~0_combout\,
	datac => \regFile|rs_mem|readData[23]~9_combout\,
	datad => \muxALU|muxOut[23]~70_combout\,
	combout => \alu|Mux8~1_combout\);

-- Location: LCCOMB_X65_Y30_N22
\alu|RESULT~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|RESULT~56_combout\ = \muxALU|muxOut[23]~70_combout\ $ (((\regFile|rs_mem|s_memory~1338_combout\ & !\regFile|rs_mem|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~1338_combout\,
	datab => \regFile|rs_mem|Equal0~0_combout\,
	datad => \muxALU|muxOut[23]~70_combout\,
	combout => \alu|RESULT~56_combout\);

-- Location: LCCOMB_X72_Y33_N26
\regFile|rt_mem|s_memory~220feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~220feeder_combout\ = \alu|Mux9~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux9~3_combout\,
	combout => \regFile|rt_mem|s_memory~220feeder_combout\);

-- Location: FF_X72_Y33_N27
\regFile|rt_mem|s_memory~220\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~220feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~220_q\);

-- Location: LCCOMB_X73_Y33_N6
\regFile|rt_mem|s_memory~188feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~188feeder_combout\ = \alu|Mux9~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux9~3_combout\,
	combout => \regFile|rt_mem|s_memory~188feeder_combout\);

-- Location: FF_X73_Y33_N7
\regFile|rt_mem|s_memory~188\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~188feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~188_q\);

-- Location: FF_X73_Y33_N25
\regFile|rt_mem|s_memory~252\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux9~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~252_q\);

-- Location: LCCOMB_X73_Y33_N24
\regFile|rt_mem|s_memory~1163\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1163_combout\ = (\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~252_q\) # (!\intMem|Mux9~2_combout\)))) # (!\intMem|Mux8~0_combout\ & (\regFile|rt_mem|s_memory~188_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~188_q\,
	datab => \intMem|Mux9~2_combout\,
	datac => \regFile|rt_mem|s_memory~252_q\,
	datad => \intMem|Mux8~0_combout\,
	combout => \regFile|rt_mem|s_memory~1163_combout\);

-- Location: FF_X72_Y33_N21
\regFile|rt_mem|s_memory~284\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux9~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~284_q\);

-- Location: LCCOMB_X72_Y33_N20
\regFile|rt_mem|s_memory~1164\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1164_combout\ = (\regFile|rt_mem|s_memory~1163_combout\ & (((\regFile|rt_mem|s_memory~284_q\) # (\intMem|Mux9~1_combout\)))) # (!\regFile|rt_mem|s_memory~1163_combout\ & (\regFile|rt_mem|s_memory~220_q\ & 
-- ((!\intMem|Mux9~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~220_q\,
	datab => \regFile|rt_mem|s_memory~1163_combout\,
	datac => \regFile|rt_mem|s_memory~284_q\,
	datad => \intMem|Mux9~1_combout\,
	combout => \regFile|rt_mem|s_memory~1164_combout\);

-- Location: LCCOMB_X70_Y32_N22
\regFile|rt_mem|s_memory~124feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~124feeder_combout\ = \alu|Mux9~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux9~3_combout\,
	combout => \regFile|rt_mem|s_memory~124feeder_combout\);

-- Location: FF_X70_Y32_N23
\regFile|rt_mem|s_memory~124\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~124feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~124_q\);

-- Location: FF_X69_Y33_N27
\regFile|rt_mem|s_memory~156\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux9~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~156_q\);

-- Location: FF_X70_Y32_N1
\regFile|rt_mem|s_memory~60\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux9~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~60_q\);

-- Location: LCCOMB_X70_Y32_N0
\regFile|rt_mem|s_memory~1165\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1165_combout\ = (\intMem|Mux8~0_combout\ & (!\intMem|Mux9~2_combout\)) # (!\intMem|Mux8~0_combout\ & ((\regFile|rt_mem|s_memory~60_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux9~2_combout\,
	datac => \regFile|rt_mem|s_memory~60_q\,
	datad => \intMem|Mux8~0_combout\,
	combout => \regFile|rt_mem|s_memory~1165_combout\);

-- Location: LCCOMB_X69_Y33_N26
\regFile|rt_mem|s_memory~1166\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1166_combout\ = (\intMem|Mux8~0_combout\ & ((\regFile|rt_mem|s_memory~1165_combout\ & ((\regFile|rt_mem|s_memory~156_q\))) # (!\regFile|rt_mem|s_memory~1165_combout\ & (\regFile|rt_mem|s_memory~124_q\)))) # 
-- (!\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~1165_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux8~0_combout\,
	datab => \regFile|rt_mem|s_memory~124_q\,
	datac => \regFile|rt_mem|s_memory~156_q\,
	datad => \regFile|rt_mem|s_memory~1165_combout\,
	combout => \regFile|rt_mem|s_memory~1166_combout\);

-- Location: LCCOMB_X69_Y30_N12
\regFile|rt_mem|s_memory~1167\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1167_combout\ = (\intMem|Mux2~1_combout\ & (((\regFile|rt_mem|s_memory~1164_combout\)) # (!\intMem|Mux5~0_combout\))) # (!\intMem|Mux2~1_combout\ & (\intMem|Mux5~0_combout\ & ((\regFile|rt_mem|s_memory~1166_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux2~1_combout\,
	datab => \intMem|Mux5~0_combout\,
	datac => \regFile|rt_mem|s_memory~1164_combout\,
	datad => \regFile|rt_mem|s_memory~1166_combout\,
	combout => \regFile|rt_mem|s_memory~1167_combout\);

-- Location: LCCOMB_X70_Y25_N22
\regFile|rt_mem|s_memory~476feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~476feeder_combout\ = \alu|Mux9~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux9~3_combout\,
	combout => \regFile|rt_mem|s_memory~476feeder_combout\);

-- Location: FF_X70_Y25_N23
\regFile|rt_mem|s_memory~476\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~476feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~476_q\);

-- Location: FF_X70_Y29_N1
\regFile|rt_mem|s_memory~540\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux9~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~540_q\);

-- Location: LCCOMB_X65_Y28_N10
\regFile|rt_mem|s_memory~444feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~444feeder_combout\ = \alu|Mux9~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux9~3_combout\,
	combout => \regFile|rt_mem|s_memory~444feeder_combout\);

-- Location: FF_X65_Y28_N11
\regFile|rt_mem|s_memory~444\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~444feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~444_q\);

-- Location: FF_X70_Y29_N3
\regFile|rt_mem|s_memory~508\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux9~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~508_q\);

-- Location: LCCOMB_X70_Y29_N2
\regFile|rt_mem|s_memory~1168\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1168_combout\ = (\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~508_q\) # (!\intMem|Mux9~2_combout\)))) # (!\intMem|Mux8~0_combout\ & (\regFile|rt_mem|s_memory~444_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~444_q\,
	datab => \intMem|Mux8~0_combout\,
	datac => \regFile|rt_mem|s_memory~508_q\,
	datad => \intMem|Mux9~2_combout\,
	combout => \regFile|rt_mem|s_memory~1168_combout\);

-- Location: LCCOMB_X70_Y29_N0
\regFile|rt_mem|s_memory~1169\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1169_combout\ = (\intMem|Mux9~1_combout\ & (((\regFile|rt_mem|s_memory~1168_combout\)))) # (!\intMem|Mux9~1_combout\ & ((\regFile|rt_mem|s_memory~1168_combout\ & ((\regFile|rt_mem|s_memory~540_q\))) # 
-- (!\regFile|rt_mem|s_memory~1168_combout\ & (\regFile|rt_mem|s_memory~476_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux9~1_combout\,
	datab => \regFile|rt_mem|s_memory~476_q\,
	datac => \regFile|rt_mem|s_memory~540_q\,
	datad => \regFile|rt_mem|s_memory~1168_combout\,
	combout => \regFile|rt_mem|s_memory~1169_combout\);

-- Location: FF_X69_Y30_N11
\regFile|rt_mem|s_memory~316\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux9~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~316_q\);

-- Location: LCCOMB_X69_Y30_N10
\regFile|rt_mem|s_memory~1161\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1161_combout\ = (\intMem|Mux8~0_combout\ & (!\intMem|Mux9~2_combout\)) # (!\intMem|Mux8~0_combout\ & ((\regFile|rt_mem|s_memory~316_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \intMem|Mux9~2_combout\,
	datac => \regFile|rt_mem|s_memory~316_q\,
	datad => \intMem|Mux8~0_combout\,
	combout => \regFile|rt_mem|s_memory~1161_combout\);

-- Location: LCCOMB_X72_Y32_N8
\regFile|rt_mem|s_memory~412feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~412feeder_combout\ = \alu|Mux9~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux9~3_combout\,
	combout => \regFile|rt_mem|s_memory~412feeder_combout\);

-- Location: FF_X72_Y32_N9
\regFile|rt_mem|s_memory~412\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~412feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~412_q\);

-- Location: FF_X69_Y30_N29
\regFile|rt_mem|s_memory~380\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux9~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~380_q\);

-- Location: LCCOMB_X69_Y30_N28
\regFile|rt_mem|s_memory~1162\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1162_combout\ = (\regFile|rt_mem|s_memory~1161_combout\ & ((\regFile|rt_mem|s_memory~412_q\) # ((!\intMem|Mux8~0_combout\)))) # (!\regFile|rt_mem|s_memory~1161_combout\ & (((\regFile|rt_mem|s_memory~380_q\ & 
-- \intMem|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~1161_combout\,
	datab => \regFile|rt_mem|s_memory~412_q\,
	datac => \regFile|rt_mem|s_memory~380_q\,
	datad => \intMem|Mux8~0_combout\,
	combout => \regFile|rt_mem|s_memory~1162_combout\);

-- Location: LCCOMB_X69_Y30_N2
\regFile|rt_mem|s_memory~1170\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1170_combout\ = (\regFile|rt_mem|s_memory~1167_combout\ & ((\intMem|Mux5~0_combout\) # ((\regFile|rt_mem|s_memory~1169_combout\)))) # (!\regFile|rt_mem|s_memory~1167_combout\ & (!\intMem|Mux5~0_combout\ & 
-- ((\regFile|rt_mem|s_memory~1162_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~1167_combout\,
	datab => \intMem|Mux5~0_combout\,
	datac => \regFile|rt_mem|s_memory~1169_combout\,
	datad => \regFile|rt_mem|s_memory~1162_combout\,
	combout => \regFile|rt_mem|s_memory~1170_combout\);

-- Location: LCCOMB_X69_Y30_N18
\muxALU|muxOut[22]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxALU|muxOut[22]~71_combout\ = (\muxALU|muxOut[31]~52_combout\) # ((!\SW[6]~input_o\ & (\regFile|rt_mem|s_memory~1170_combout\ & !\regFile|rt_mem|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[6]~input_o\,
	datab => \regFile|rt_mem|s_memory~1170_combout\,
	datac => \regFile|rt_mem|Equal0~0_combout\,
	datad => \muxALU|muxOut[31]~52_combout\,
	combout => \muxALU|muxOut[22]~71_combout\);

-- Location: LCCOMB_X69_Y30_N8
\alu|Mux9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux9~1_combout\ = (\ALUCtrl|Mux5~1_combout\ & ((\muxALU|muxOut[22]~71_combout\ & ((!\ALUCtrl|Mux4~0_combout\) # (!\regFile|rs_mem|readData[22]~10_combout\))) # (!\muxALU|muxOut[22]~71_combout\ & (\regFile|rs_mem|readData[22]~10_combout\)))) # 
-- (!\ALUCtrl|Mux5~1_combout\ & ((\ALUCtrl|Mux4~0_combout\) # ((\muxALU|muxOut[22]~71_combout\ & \regFile|rs_mem|readData[22]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110111101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCtrl|Mux5~1_combout\,
	datab => \muxALU|muxOut[22]~71_combout\,
	datac => \regFile|rs_mem|readData[22]~10_combout\,
	datad => \ALUCtrl|Mux4~0_combout\,
	combout => \alu|Mux9~1_combout\);

-- Location: LCCOMB_X68_Y28_N24
\regFile|rs_mem|s_memory~475feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~475feeder_combout\ = \alu|Mux10~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux10~3_combout\,
	combout => \regFile|rs_mem|s_memory~475feeder_combout\);

-- Location: FF_X68_Y28_N25
\regFile|rs_mem|s_memory~475\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~475feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~475_q\);

-- Location: FF_X68_Y28_N11
\regFile|rs_mem|s_memory~347\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux10~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~347_q\);

-- Location: LCCOMB_X68_Y28_N10
\regFile|rs_mem|s_memory~1356\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1356_combout\ = (\intMem|Mux4~4_combout\ & (((\intMem|Mux3~1_combout\)))) # (!\intMem|Mux4~4_combout\ & ((\intMem|Mux3~1_combout\ & (\regFile|rs_mem|s_memory~475_q\)) # (!\intMem|Mux3~1_combout\ & 
-- ((\regFile|rs_mem|s_memory~347_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~475_q\,
	datab => \intMem|Mux4~4_combout\,
	datac => \regFile|rs_mem|s_memory~347_q\,
	datad => \intMem|Mux3~1_combout\,
	combout => \regFile|rs_mem|s_memory~1356_combout\);

-- Location: FF_X68_Y31_N7
\regFile|rs_mem|s_memory~539\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux10~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~539_q\);

-- Location: FF_X65_Y31_N31
\regFile|rs_mem|s_memory~411\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux10~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~411_q\);

-- Location: LCCOMB_X68_Y31_N6
\regFile|rs_mem|s_memory~1357\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1357_combout\ = (\intMem|Mux4~4_combout\ & ((\regFile|rs_mem|s_memory~1356_combout\ & (\regFile|rs_mem|s_memory~539_q\)) # (!\regFile|rs_mem|s_memory~1356_combout\ & ((\regFile|rs_mem|s_memory~411_q\))))) # 
-- (!\intMem|Mux4~4_combout\ & (\regFile|rs_mem|s_memory~1356_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux4~4_combout\,
	datab => \regFile|rs_mem|s_memory~1356_combout\,
	datac => \regFile|rs_mem|s_memory~539_q\,
	datad => \regFile|rs_mem|s_memory~411_q\,
	combout => \regFile|rs_mem|s_memory~1357_combout\);

-- Location: LCCOMB_X72_Y33_N6
\regFile|rs_mem|s_memory~219feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~219feeder_combout\ = \alu|Mux10~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux10~3_combout\,
	combout => \regFile|rs_mem|s_memory~219feeder_combout\);

-- Location: FF_X72_Y33_N7
\regFile|rs_mem|s_memory~219\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~219feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~219_q\);

-- Location: FF_X68_Y36_N5
\regFile|rs_mem|s_memory~91\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux10~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~91_q\);

-- Location: LCCOMB_X68_Y36_N4
\regFile|rs_mem|s_memory~1349\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1349_combout\ = (\intMem|Mux3~1_combout\ & ((\regFile|rs_mem|s_memory~219_q\) # ((\intMem|Mux4~4_combout\)))) # (!\intMem|Mux3~1_combout\ & (((\regFile|rs_mem|s_memory~91_q\ & !\intMem|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~219_q\,
	datab => \intMem|Mux3~1_combout\,
	datac => \regFile|rs_mem|s_memory~91_q\,
	datad => \intMem|Mux4~4_combout\,
	combout => \regFile|rs_mem|s_memory~1349_combout\);

-- Location: LCCOMB_X70_Y31_N24
\regFile|rs_mem|s_memory~155feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~155feeder_combout\ = \alu|Mux10~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux10~3_combout\,
	combout => \regFile|rs_mem|s_memory~155feeder_combout\);

-- Location: FF_X70_Y31_N25
\regFile|rs_mem|s_memory~155\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~155feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~155_q\);

-- Location: FF_X69_Y32_N19
\regFile|rs_mem|s_memory~283\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux10~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~283_q\);

-- Location: LCCOMB_X69_Y32_N18
\regFile|rs_mem|s_memory~1350\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1350_combout\ = (\regFile|rs_mem|s_memory~1349_combout\ & (((\regFile|rs_mem|s_memory~283_q\) # (!\intMem|Mux4~4_combout\)))) # (!\regFile|rs_mem|s_memory~1349_combout\ & (\regFile|rs_mem|s_memory~155_q\ & 
-- ((\intMem|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~1349_combout\,
	datab => \regFile|rs_mem|s_memory~155_q\,
	datac => \regFile|rs_mem|s_memory~283_q\,
	datad => \intMem|Mux4~4_combout\,
	combout => \regFile|rs_mem|s_memory~1350_combout\);

-- Location: FF_X68_Y30_N5
\regFile|rs_mem|s_memory~59\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux10~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~59_q\);

-- Location: LCCOMB_X72_Y31_N30
\regFile|rs_mem|s_memory~123feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~123feeder_combout\ = \alu|Mux10~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux10~3_combout\,
	combout => \regFile|rs_mem|s_memory~123feeder_combout\);

-- Location: FF_X72_Y31_N31
\regFile|rs_mem|s_memory~123\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~123feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~123_q\);

-- Location: LCCOMB_X68_Y30_N4
\regFile|rs_mem|s_memory~1353\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1353_combout\ = (\intMem|Mux3~1_combout\ & (\intMem|Mux4~4_combout\)) # (!\intMem|Mux3~1_combout\ & ((\intMem|Mux4~4_combout\ & ((\regFile|rs_mem|s_memory~123_q\))) # (!\intMem|Mux4~4_combout\ & (\regFile|rs_mem|s_memory~59_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux3~1_combout\,
	datab => \intMem|Mux4~4_combout\,
	datac => \regFile|rs_mem|s_memory~59_q\,
	datad => \regFile|rs_mem|s_memory~123_q\,
	combout => \regFile|rs_mem|s_memory~1353_combout\);

-- Location: FF_X68_Y30_N31
\regFile|rs_mem|s_memory~251\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux10~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~251_q\);

-- Location: LCCOMB_X72_Y34_N24
\regFile|rs_mem|s_memory~187feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~187feeder_combout\ = \alu|Mux10~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux10~3_combout\,
	combout => \regFile|rs_mem|s_memory~187feeder_combout\);

-- Location: FF_X72_Y34_N25
\regFile|rs_mem|s_memory~187\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~187feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~187_q\);

-- Location: LCCOMB_X68_Y30_N30
\regFile|rs_mem|s_memory~1354\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1354_combout\ = (\intMem|Mux3~1_combout\ & ((\regFile|rs_mem|s_memory~1353_combout\ & (\regFile|rs_mem|s_memory~251_q\)) # (!\regFile|rs_mem|s_memory~1353_combout\ & ((\regFile|rs_mem|s_memory~187_q\))))) # 
-- (!\intMem|Mux3~1_combout\ & (\regFile|rs_mem|s_memory~1353_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux3~1_combout\,
	datab => \regFile|rs_mem|s_memory~1353_combout\,
	datac => \regFile|rs_mem|s_memory~251_q\,
	datad => \regFile|rs_mem|s_memory~187_q\,
	combout => \regFile|rs_mem|s_memory~1354_combout\);

-- Location: LCCOMB_X65_Y28_N4
\regFile|rs_mem|s_memory~443feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~443feeder_combout\ = \alu|Mux10~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux10~3_combout\,
	combout => \regFile|rs_mem|s_memory~443feeder_combout\);

-- Location: FF_X65_Y28_N5
\regFile|rs_mem|s_memory~443\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~443feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~443_q\);

-- Location: FF_X68_Y31_N13
\regFile|rs_mem|s_memory~507\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux10~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~507_q\);

-- Location: LCCOMB_X62_Y33_N12
\regFile|rs_mem|s_memory~379feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~379feeder_combout\ = \alu|Mux10~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux10~3_combout\,
	combout => \regFile|rs_mem|s_memory~379feeder_combout\);

-- Location: FF_X62_Y33_N13
\regFile|rs_mem|s_memory~379\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~379feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~379_q\);

-- Location: FF_X62_Y33_N23
\regFile|rs_mem|s_memory~315\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux10~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~315_q\);

-- Location: LCCOMB_X62_Y33_N22
\regFile|rs_mem|s_memory~1351\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1351_combout\ = (\intMem|Mux3~1_combout\ & (((\intMem|Mux4~4_combout\)))) # (!\intMem|Mux3~1_combout\ & ((\intMem|Mux4~4_combout\ & (\regFile|rs_mem|s_memory~379_q\)) # (!\intMem|Mux4~4_combout\ & 
-- ((\regFile|rs_mem|s_memory~315_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~379_q\,
	datab => \intMem|Mux3~1_combout\,
	datac => \regFile|rs_mem|s_memory~315_q\,
	datad => \intMem|Mux4~4_combout\,
	combout => \regFile|rs_mem|s_memory~1351_combout\);

-- Location: LCCOMB_X68_Y31_N12
\regFile|rs_mem|s_memory~1352\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1352_combout\ = (\intMem|Mux3~1_combout\ & ((\regFile|rs_mem|s_memory~1351_combout\ & ((\regFile|rs_mem|s_memory~507_q\))) # (!\regFile|rs_mem|s_memory~1351_combout\ & (\regFile|rs_mem|s_memory~443_q\)))) # 
-- (!\intMem|Mux3~1_combout\ & (((\regFile|rs_mem|s_memory~1351_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~443_q\,
	datab => \intMem|Mux3~1_combout\,
	datac => \regFile|rs_mem|s_memory~507_q\,
	datad => \regFile|rs_mem|s_memory~1351_combout\,
	combout => \regFile|rs_mem|s_memory~1352_combout\);

-- Location: LCCOMB_X68_Y30_N12
\regFile|rs_mem|s_memory~1355\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1355_combout\ = (\intMem|Mux2~1_combout\ & (((\regFile|rs_mem|s_memory~1352_combout\) # (!\intMem|Mux5~0_combout\)))) # (!\intMem|Mux2~1_combout\ & (\regFile|rs_mem|s_memory~1354_combout\ & (\intMem|Mux5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~1354_combout\,
	datab => \intMem|Mux2~1_combout\,
	datac => \intMem|Mux5~0_combout\,
	datad => \regFile|rs_mem|s_memory~1352_combout\,
	combout => \regFile|rs_mem|s_memory~1355_combout\);

-- Location: LCCOMB_X68_Y30_N18
\regFile|rs_mem|s_memory~1358\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1358_combout\ = (\intMem|Mux5~0_combout\ & (((\regFile|rs_mem|s_memory~1355_combout\)))) # (!\intMem|Mux5~0_combout\ & ((\regFile|rs_mem|s_memory~1355_combout\ & (\regFile|rs_mem|s_memory~1357_combout\)) # 
-- (!\regFile|rs_mem|s_memory~1355_combout\ & ((\regFile|rs_mem|s_memory~1350_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~1357_combout\,
	datab => \intMem|Mux5~0_combout\,
	datac => \regFile|rs_mem|s_memory~1350_combout\,
	datad => \regFile|rs_mem|s_memory~1355_combout\,
	combout => \regFile|rs_mem|s_memory~1358_combout\);

-- Location: LCCOMB_X68_Y30_N26
\alu|RESULT~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|RESULT~55_combout\ = \muxALU|muxOut[21]~72_combout\ $ (((!\regFile|rs_mem|Equal0~0_combout\ & \regFile|rs_mem|s_memory~1358_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|Equal0~0_combout\,
	datab => \muxALU|muxOut[21]~72_combout\,
	datad => \regFile|rs_mem|s_memory~1358_combout\,
	combout => \alu|RESULT~55_combout\);

-- Location: LCCOMB_X68_Y30_N8
\regFile|rs_mem|readData[21]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|readData[21]~11_combout\ = (!\regFile|rs_mem|Equal0~0_combout\ & \regFile|rs_mem|s_memory~1358_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regFile|rs_mem|Equal0~0_combout\,
	datad => \regFile|rs_mem|s_memory~1358_combout\,
	combout => \regFile|rs_mem|readData[21]~11_combout\);

-- Location: LCCOMB_X68_Y30_N20
\alu|Mux10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux10~1_combout\ = (\ALUCtrl|Mux5~1_combout\ & ((\regFile|rs_mem|readData[21]~11_combout\) # ((\muxALU|muxOut[21]~72_combout\) # (\ALUCtrl|Mux4~0_combout\)))) # (!\ALUCtrl|Mux5~1_combout\ & (\regFile|rs_mem|readData[21]~11_combout\ & 
-- (\muxALU|muxOut[21]~72_combout\ & !\ALUCtrl|Mux4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCtrl|Mux5~1_combout\,
	datab => \regFile|rs_mem|readData[21]~11_combout\,
	datac => \muxALU|muxOut[21]~72_combout\,
	datad => \ALUCtrl|Mux4~0_combout\,
	combout => \alu|Mux10~1_combout\);

-- Location: LCCOMB_X69_Y32_N2
\regFile|rt_mem|s_memory~474feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~474feeder_combout\ = \alu|Mux11~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux11~7_combout\,
	combout => \regFile|rt_mem|s_memory~474feeder_combout\);

-- Location: FF_X69_Y32_N3
\regFile|rt_mem|s_memory~474\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~474feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~474_q\);

-- Location: LCCOMB_X60_Y28_N0
\regFile|rt_mem|s_memory~442feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~442feeder_combout\ = \alu|Mux11~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux11~7_combout\,
	combout => \regFile|rt_mem|s_memory~442feeder_combout\);

-- Location: FF_X60_Y28_N1
\regFile|rt_mem|s_memory~442\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~442feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~442_q\);

-- Location: FF_X70_Y29_N15
\regFile|rt_mem|s_memory~506\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux11~7_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~506_q\);

-- Location: LCCOMB_X70_Y29_N14
\regFile|rt_mem|s_memory~1188\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1188_combout\ = (\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~506_q\) # (!\intMem|Mux9~2_combout\)))) # (!\intMem|Mux8~0_combout\ & (\regFile|rt_mem|s_memory~442_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~442_q\,
	datab => \intMem|Mux8~0_combout\,
	datac => \regFile|rt_mem|s_memory~506_q\,
	datad => \intMem|Mux9~2_combout\,
	combout => \regFile|rt_mem|s_memory~1188_combout\);

-- Location: FF_X70_Y29_N29
\regFile|rt_mem|s_memory~538\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux11~7_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~538_q\);

-- Location: LCCOMB_X70_Y29_N28
\regFile|rt_mem|s_memory~1189\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1189_combout\ = (\regFile|rt_mem|s_memory~1188_combout\ & (((\regFile|rt_mem|s_memory~538_q\) # (\intMem|Mux9~1_combout\)))) # (!\regFile|rt_mem|s_memory~1188_combout\ & (\regFile|rt_mem|s_memory~474_q\ & 
-- ((!\intMem|Mux9~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~474_q\,
	datab => \regFile|rt_mem|s_memory~1188_combout\,
	datac => \regFile|rt_mem|s_memory~538_q\,
	datad => \intMem|Mux9~1_combout\,
	combout => \regFile|rt_mem|s_memory~1189_combout\);

-- Location: FF_X70_Y32_N31
\regFile|rt_mem|s_memory~58\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux11~7_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~58_q\);

-- Location: LCCOMB_X70_Y32_N30
\regFile|rt_mem|s_memory~1185\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1185_combout\ = (\intMem|Mux8~0_combout\ & ((!\intMem|Mux9~2_combout\))) # (!\intMem|Mux8~0_combout\ & (\regFile|rt_mem|s_memory~58_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \intMem|Mux8~0_combout\,
	datac => \regFile|rt_mem|s_memory~58_q\,
	datad => \intMem|Mux9~2_combout\,
	combout => \regFile|rt_mem|s_memory~1185_combout\);

-- Location: FF_X70_Y31_N9
\regFile|rt_mem|s_memory~154\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux11~7_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~154_q\);

-- Location: LCCOMB_X70_Y32_N28
\regFile|rt_mem|s_memory~122feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~122feeder_combout\ = \alu|Mux11~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux11~7_combout\,
	combout => \regFile|rt_mem|s_memory~122feeder_combout\);

-- Location: FF_X70_Y32_N29
\regFile|rt_mem|s_memory~122\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~122feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~122_q\);

-- Location: LCCOMB_X70_Y31_N8
\regFile|rt_mem|s_memory~1186\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1186_combout\ = (\regFile|rt_mem|s_memory~1185_combout\ & (((\regFile|rt_mem|s_memory~154_q\)) # (!\intMem|Mux8~0_combout\))) # (!\regFile|rt_mem|s_memory~1185_combout\ & (\intMem|Mux8~0_combout\ & 
-- ((\regFile|rt_mem|s_memory~122_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~1185_combout\,
	datab => \intMem|Mux8~0_combout\,
	datac => \regFile|rt_mem|s_memory~154_q\,
	datad => \regFile|rt_mem|s_memory~122_q\,
	combout => \regFile|rt_mem|s_memory~1186_combout\);

-- Location: LCCOMB_X72_Y32_N28
\regFile|rt_mem|s_memory~218feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~218feeder_combout\ = \alu|Mux11~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux11~7_combout\,
	combout => \regFile|rt_mem|s_memory~218feeder_combout\);

-- Location: FF_X72_Y32_N29
\regFile|rt_mem|s_memory~218\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~218feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~218_q\);

-- Location: FF_X69_Y32_N21
\regFile|rt_mem|s_memory~282\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux11~7_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~282_q\);

-- Location: LCCOMB_X73_Y33_N22
\regFile|rt_mem|s_memory~186feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~186feeder_combout\ = \alu|Mux11~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux11~7_combout\,
	combout => \regFile|rt_mem|s_memory~186feeder_combout\);

-- Location: FF_X73_Y33_N23
\regFile|rt_mem|s_memory~186\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~186feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~186_q\);

-- Location: FF_X73_Y33_N9
\regFile|rt_mem|s_memory~250\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux11~7_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~250_q\);

-- Location: LCCOMB_X73_Y33_N8
\regFile|rt_mem|s_memory~1183\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1183_combout\ = (\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~250_q\) # (!\intMem|Mux9~2_combout\)))) # (!\intMem|Mux8~0_combout\ & (\regFile|rt_mem|s_memory~186_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~186_q\,
	datab => \intMem|Mux9~2_combout\,
	datac => \regFile|rt_mem|s_memory~250_q\,
	datad => \intMem|Mux8~0_combout\,
	combout => \regFile|rt_mem|s_memory~1183_combout\);

-- Location: LCCOMB_X69_Y32_N20
\regFile|rt_mem|s_memory~1184\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1184_combout\ = (\intMem|Mux9~1_combout\ & (((\regFile|rt_mem|s_memory~1183_combout\)))) # (!\intMem|Mux9~1_combout\ & ((\regFile|rt_mem|s_memory~1183_combout\ & ((\regFile|rt_mem|s_memory~282_q\))) # 
-- (!\regFile|rt_mem|s_memory~1183_combout\ & (\regFile|rt_mem|s_memory~218_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~218_q\,
	datab => \intMem|Mux9~1_combout\,
	datac => \regFile|rt_mem|s_memory~282_q\,
	datad => \regFile|rt_mem|s_memory~1183_combout\,
	combout => \regFile|rt_mem|s_memory~1184_combout\);

-- Location: LCCOMB_X62_Y30_N18
\regFile|rt_mem|s_memory~1187\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1187_combout\ = (\intMem|Mux5~0_combout\ & ((\intMem|Mux2~1_combout\ & ((\regFile|rt_mem|s_memory~1184_combout\))) # (!\intMem|Mux2~1_combout\ & (\regFile|rt_mem|s_memory~1186_combout\)))) # (!\intMem|Mux5~0_combout\ & 
-- (\intMem|Mux2~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux5~0_combout\,
	datab => \intMem|Mux2~1_combout\,
	datac => \regFile|rt_mem|s_memory~1186_combout\,
	datad => \regFile|rt_mem|s_memory~1184_combout\,
	combout => \regFile|rt_mem|s_memory~1187_combout\);

-- Location: FF_X66_Y32_N13
\regFile|rt_mem|s_memory~314\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux11~7_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~314_q\);

-- Location: LCCOMB_X66_Y32_N12
\regFile|rt_mem|s_memory~1181\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1181_combout\ = (\intMem|Mux8~0_combout\ & (!\intMem|Mux9~2_combout\)) # (!\intMem|Mux8~0_combout\ & ((\regFile|rt_mem|s_memory~314_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \intMem|Mux9~2_combout\,
	datac => \regFile|rt_mem|s_memory~314_q\,
	datad => \intMem|Mux8~0_combout\,
	combout => \regFile|rt_mem|s_memory~1181_combout\);

-- Location: LCCOMB_X61_Y32_N10
\regFile|rt_mem|s_memory~410feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~410feeder_combout\ = \alu|Mux11~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux11~7_combout\,
	combout => \regFile|rt_mem|s_memory~410feeder_combout\);

-- Location: FF_X61_Y32_N11
\regFile|rt_mem|s_memory~410\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~410feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~410_q\);

-- Location: FF_X66_Y32_N19
\regFile|rt_mem|s_memory~378\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux11~7_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~378_q\);

-- Location: LCCOMB_X66_Y32_N18
\regFile|rt_mem|s_memory~1182\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1182_combout\ = (\regFile|rt_mem|s_memory~1181_combout\ & ((\regFile|rt_mem|s_memory~410_q\) # ((!\intMem|Mux8~0_combout\)))) # (!\regFile|rt_mem|s_memory~1181_combout\ & (((\regFile|rt_mem|s_memory~378_q\ & 
-- \intMem|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~1181_combout\,
	datab => \regFile|rt_mem|s_memory~410_q\,
	datac => \regFile|rt_mem|s_memory~378_q\,
	datad => \intMem|Mux8~0_combout\,
	combout => \regFile|rt_mem|s_memory~1182_combout\);

-- Location: LCCOMB_X62_Y30_N16
\regFile|rt_mem|s_memory~1190\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1190_combout\ = (\regFile|rt_mem|s_memory~1187_combout\ & ((\regFile|rt_mem|s_memory~1189_combout\) # ((\intMem|Mux5~0_combout\)))) # (!\regFile|rt_mem|s_memory~1187_combout\ & (((\regFile|rt_mem|s_memory~1182_combout\ & 
-- !\intMem|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~1189_combout\,
	datab => \regFile|rt_mem|s_memory~1187_combout\,
	datac => \regFile|rt_mem|s_memory~1182_combout\,
	datad => \intMem|Mux5~0_combout\,
	combout => \regFile|rt_mem|s_memory~1190_combout\);

-- Location: LCCOMB_X62_Y30_N24
\muxALU|muxOut[20]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxALU|muxOut[20]~73_combout\ = (\muxALU|muxOut[31]~52_combout\) # ((!\SW[6]~input_o\ & (!\regFile|rt_mem|Equal0~0_combout\ & \regFile|rt_mem|s_memory~1190_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[6]~input_o\,
	datab => \muxALU|muxOut[31]~52_combout\,
	datac => \regFile|rt_mem|Equal0~0_combout\,
	datad => \regFile|rt_mem|s_memory~1190_combout\,
	combout => \muxALU|muxOut[20]~73_combout\);

-- Location: LCCOMB_X62_Y30_N12
\alu|Mux11~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux11~9_combout\ = (!\muxALU|muxOut[20]~73_combout\ & (!\ALUCtrl|Mux4~0_combout\ & ((\regFile|rs_mem|Equal0~0_combout\) # (!\regFile|rs_mem|s_memory~1368_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~1368_combout\,
	datab => \muxALU|muxOut[20]~73_combout\,
	datac => \regFile|rs_mem|Equal0~0_combout\,
	datad => \ALUCtrl|Mux4~0_combout\,
	combout => \alu|Mux11~9_combout\);

-- Location: FF_X70_Y34_N21
\regFile|rt_mem|s_memory~185\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux12~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~185_q\);

-- Location: LCCOMB_X70_Y34_N20
\regFile|rt_mem|s_memory~1191\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1191_combout\ = (\intMem|Mux8~0_combout\ & ((!\intMem|Mux9~2_combout\))) # (!\intMem|Mux8~0_combout\ & (\regFile|rt_mem|s_memory~185_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux8~0_combout\,
	datac => \regFile|rt_mem|s_memory~185_q\,
	datad => \intMem|Mux9~2_combout\,
	combout => \regFile|rt_mem|s_memory~1191_combout\);

-- Location: LCCOMB_X72_Y31_N20
\regFile|rt_mem|s_memory~249feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~249feeder_combout\ = \alu|Mux12~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux12~3_combout\,
	combout => \regFile|rt_mem|s_memory~249feeder_combout\);

-- Location: FF_X72_Y31_N21
\regFile|rt_mem|s_memory~249\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~249feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~249_q\);

-- Location: FF_X69_Y34_N17
\regFile|rt_mem|s_memory~281\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux12~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~281_q\);

-- Location: LCCOMB_X69_Y34_N16
\regFile|rt_mem|s_memory~1192\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1192_combout\ = (\regFile|rt_mem|s_memory~1191_combout\ & (((\regFile|rt_mem|s_memory~281_q\) # (!\intMem|Mux8~0_combout\)))) # (!\regFile|rt_mem|s_memory~1191_combout\ & (\regFile|rt_mem|s_memory~249_q\ & 
-- ((\intMem|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~1191_combout\,
	datab => \regFile|rt_mem|s_memory~249_q\,
	datac => \regFile|rt_mem|s_memory~281_q\,
	datad => \intMem|Mux8~0_combout\,
	combout => \regFile|rt_mem|s_memory~1192_combout\);

-- Location: LCCOMB_X70_Y29_N10
\regFile|rt_mem|s_memory~505feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~505feeder_combout\ = \alu|Mux12~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux12~3_combout\,
	combout => \regFile|rt_mem|s_memory~505feeder_combout\);

-- Location: FF_X70_Y29_N11
\regFile|rt_mem|s_memory~505\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~505feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~505_q\);

-- Location: FF_X70_Y30_N21
\regFile|rt_mem|s_memory~537\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux12~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~537_q\);

-- Location: FF_X70_Y34_N19
\regFile|rt_mem|s_memory~441\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux12~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~441_q\);

-- Location: LCCOMB_X70_Y34_N18
\regFile|rt_mem|s_memory~1198\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1198_combout\ = (\intMem|Mux8~0_combout\ & ((!\intMem|Mux9~2_combout\))) # (!\intMem|Mux8~0_combout\ & (\regFile|rt_mem|s_memory~441_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux8~0_combout\,
	datac => \regFile|rt_mem|s_memory~441_q\,
	datad => \intMem|Mux9~2_combout\,
	combout => \regFile|rt_mem|s_memory~1198_combout\);

-- Location: LCCOMB_X70_Y30_N20
\regFile|rt_mem|s_memory~1199\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1199_combout\ = (\intMem|Mux8~0_combout\ & ((\regFile|rt_mem|s_memory~1198_combout\ & ((\regFile|rt_mem|s_memory~537_q\))) # (!\regFile|rt_mem|s_memory~1198_combout\ & (\regFile|rt_mem|s_memory~505_q\)))) # 
-- (!\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~1198_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux8~0_combout\,
	datab => \regFile|rt_mem|s_memory~505_q\,
	datac => \regFile|rt_mem|s_memory~537_q\,
	datad => \regFile|rt_mem|s_memory~1198_combout\,
	combout => \regFile|rt_mem|s_memory~1199_combout\);

-- Location: LCCOMB_X70_Y31_N10
\regFile|rt_mem|s_memory~89feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~89feeder_combout\ = \alu|Mux12~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux12~3_combout\,
	combout => \regFile|rt_mem|s_memory~89feeder_combout\);

-- Location: FF_X70_Y31_N11
\regFile|rt_mem|s_memory~89\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~89feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~89_q\);

-- Location: FF_X65_Y34_N19
\regFile|rt_mem|s_memory~153\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux12~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~153_q\);

-- Location: LCCOMB_X70_Y32_N20
\regFile|rt_mem|s_memory~57feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~57feeder_combout\ = \alu|Mux12~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux12~3_combout\,
	combout => \regFile|rt_mem|s_memory~57feeder_combout\);

-- Location: FF_X70_Y32_N21
\regFile|rt_mem|s_memory~57\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~57feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~57_q\);

-- Location: FF_X65_Y34_N13
\regFile|rt_mem|s_memory~121\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux12~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~121_q\);

-- Location: LCCOMB_X65_Y34_N12
\regFile|rt_mem|s_memory~1195\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1195_combout\ = (\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~121_q\) # (!\intMem|Mux9~2_combout\)))) # (!\intMem|Mux8~0_combout\ & (\regFile|rt_mem|s_memory~57_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~57_q\,
	datab => \intMem|Mux9~2_combout\,
	datac => \regFile|rt_mem|s_memory~121_q\,
	datad => \intMem|Mux8~0_combout\,
	combout => \regFile|rt_mem|s_memory~1195_combout\);

-- Location: LCCOMB_X65_Y34_N18
\regFile|rt_mem|s_memory~1196\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1196_combout\ = (\intMem|Mux9~1_combout\ & (((\regFile|rt_mem|s_memory~1195_combout\)))) # (!\intMem|Mux9~1_combout\ & ((\regFile|rt_mem|s_memory~1195_combout\ & ((\regFile|rt_mem|s_memory~153_q\))) # 
-- (!\regFile|rt_mem|s_memory~1195_combout\ & (\regFile|rt_mem|s_memory~89_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~89_q\,
	datab => \intMem|Mux9~1_combout\,
	datac => \regFile|rt_mem|s_memory~153_q\,
	datad => \regFile|rt_mem|s_memory~1195_combout\,
	combout => \regFile|rt_mem|s_memory~1196_combout\);

-- Location: LCCOMB_X72_Y29_N22
\regFile|rt_mem|s_memory~345feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~345feeder_combout\ = \alu|Mux12~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux12~3_combout\,
	combout => \regFile|rt_mem|s_memory~345feeder_combout\);

-- Location: FF_X72_Y29_N23
\regFile|rt_mem|s_memory~345\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~345feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~345_q\);

-- Location: FF_X72_Y30_N15
\regFile|rt_mem|s_memory~409\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux12~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~409_q\);

-- Location: LCCOMB_X69_Y36_N22
\regFile|rt_mem|s_memory~313feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~313feeder_combout\ = \alu|Mux12~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux12~3_combout\,
	combout => \regFile|rt_mem|s_memory~313feeder_combout\);

-- Location: FF_X69_Y36_N23
\regFile|rt_mem|s_memory~313\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~313feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~313_q\);

-- Location: FF_X72_Y30_N17
\regFile|rt_mem|s_memory~377\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux12~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~377_q\);

-- Location: LCCOMB_X72_Y30_N16
\regFile|rt_mem|s_memory~1193\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1193_combout\ = (\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~377_q\)) # (!\intMem|Mux9~2_combout\))) # (!\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~313_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux9~2_combout\,
	datab => \regFile|rt_mem|s_memory~313_q\,
	datac => \regFile|rt_mem|s_memory~377_q\,
	datad => \intMem|Mux8~0_combout\,
	combout => \regFile|rt_mem|s_memory~1193_combout\);

-- Location: LCCOMB_X72_Y30_N14
\regFile|rt_mem|s_memory~1194\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1194_combout\ = (\intMem|Mux9~1_combout\ & (((\regFile|rt_mem|s_memory~1193_combout\)))) # (!\intMem|Mux9~1_combout\ & ((\regFile|rt_mem|s_memory~1193_combout\ & ((\regFile|rt_mem|s_memory~409_q\))) # 
-- (!\regFile|rt_mem|s_memory~1193_combout\ & (\regFile|rt_mem|s_memory~345_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~345_q\,
	datab => \intMem|Mux9~1_combout\,
	datac => \regFile|rt_mem|s_memory~409_q\,
	datad => \regFile|rt_mem|s_memory~1193_combout\,
	combout => \regFile|rt_mem|s_memory~1194_combout\);

-- Location: LCCOMB_X72_Y30_N24
\regFile|rt_mem|s_memory~1197\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1197_combout\ = (\intMem|Mux2~1_combout\ & (((!\intMem|Mux5~0_combout\)))) # (!\intMem|Mux2~1_combout\ & ((\intMem|Mux5~0_combout\ & (\regFile|rt_mem|s_memory~1196_combout\)) # (!\intMem|Mux5~0_combout\ & 
-- ((\regFile|rt_mem|s_memory~1194_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~1196_combout\,
	datab => \intMem|Mux2~1_combout\,
	datac => \regFile|rt_mem|s_memory~1194_combout\,
	datad => \intMem|Mux5~0_combout\,
	combout => \regFile|rt_mem|s_memory~1197_combout\);

-- Location: LCCOMB_X72_Y30_N2
\regFile|rt_mem|s_memory~1200\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1200_combout\ = (\intMem|Mux2~1_combout\ & ((\regFile|rt_mem|s_memory~1197_combout\ & ((\regFile|rt_mem|s_memory~1199_combout\))) # (!\regFile|rt_mem|s_memory~1197_combout\ & (\regFile|rt_mem|s_memory~1192_combout\)))) # 
-- (!\intMem|Mux2~1_combout\ & (((\regFile|rt_mem|s_memory~1197_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~1192_combout\,
	datab => \intMem|Mux2~1_combout\,
	datac => \regFile|rt_mem|s_memory~1199_combout\,
	datad => \regFile|rt_mem|s_memory~1197_combout\,
	combout => \regFile|rt_mem|s_memory~1200_combout\);

-- Location: LCCOMB_X72_Y30_N12
\muxALU|muxOut[19]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxALU|muxOut[19]~74_combout\ = (\muxALU|muxOut[31]~52_combout\) # ((!\SW[6]~input_o\ & (!\regFile|rt_mem|Equal0~0_combout\ & \regFile|rt_mem|s_memory~1200_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxALU|muxOut[31]~52_combout\,
	datab => \SW[6]~input_o\,
	datac => \regFile|rt_mem|Equal0~0_combout\,
	datad => \regFile|rt_mem|s_memory~1200_combout\,
	combout => \muxALU|muxOut[19]~74_combout\);

-- Location: LCCOMB_X68_Y34_N20
\regFile|rs_mem|s_memory~152feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~152feeder_combout\ = \alu|Mux13~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux13~3_combout\,
	combout => \regFile|rs_mem|s_memory~152feeder_combout\);

-- Location: FF_X68_Y34_N21
\regFile|rs_mem|s_memory~152\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~152feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~152_q\);

-- Location: FF_X68_Y34_N31
\regFile|rs_mem|s_memory~280\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux13~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~280_q\);

-- Location: LCCOMB_X63_Y36_N24
\regFile|rs_mem|s_memory~216feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~216feeder_combout\ = \alu|Mux13~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux13~3_combout\,
	combout => \regFile|rs_mem|s_memory~216feeder_combout\);

-- Location: FF_X63_Y36_N25
\regFile|rs_mem|s_memory~216\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~216feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~216_q\);

-- Location: FF_X68_Y36_N9
\regFile|rs_mem|s_memory~88\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux13~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~88_q\);

-- Location: LCCOMB_X68_Y36_N8
\regFile|rs_mem|s_memory~1379\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1379_combout\ = (\intMem|Mux3~1_combout\ & ((\regFile|rs_mem|s_memory~216_q\) # ((\intMem|Mux4~4_combout\)))) # (!\intMem|Mux3~1_combout\ & (((\regFile|rs_mem|s_memory~88_q\ & !\intMem|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~216_q\,
	datab => \intMem|Mux3~1_combout\,
	datac => \regFile|rs_mem|s_memory~88_q\,
	datad => \intMem|Mux4~4_combout\,
	combout => \regFile|rs_mem|s_memory~1379_combout\);

-- Location: LCCOMB_X68_Y34_N30
\regFile|rs_mem|s_memory~1380\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1380_combout\ = (\intMem|Mux4~4_combout\ & ((\regFile|rs_mem|s_memory~1379_combout\ & ((\regFile|rs_mem|s_memory~280_q\))) # (!\regFile|rs_mem|s_memory~1379_combout\ & (\regFile|rs_mem|s_memory~152_q\)))) # 
-- (!\intMem|Mux4~4_combout\ & (((\regFile|rs_mem|s_memory~1379_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux4~4_combout\,
	datab => \regFile|rs_mem|s_memory~152_q\,
	datac => \regFile|rs_mem|s_memory~280_q\,
	datad => \regFile|rs_mem|s_memory~1379_combout\,
	combout => \regFile|rs_mem|s_memory~1380_combout\);

-- Location: LCCOMB_X70_Y34_N6
\regFile|rs_mem|s_memory~184feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~184feeder_combout\ = \alu|Mux13~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux13~3_combout\,
	combout => \regFile|rs_mem|s_memory~184feeder_combout\);

-- Location: FF_X70_Y34_N7
\regFile|rs_mem|s_memory~184\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~184feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~184_q\);

-- Location: LCCOMB_X65_Y37_N0
\regFile|rs_mem|s_memory~120feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~120feeder_combout\ = \alu|Mux13~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux13~3_combout\,
	combout => \regFile|rs_mem|s_memory~120feeder_combout\);

-- Location: FF_X65_Y37_N1
\regFile|rs_mem|s_memory~120\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~120feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~120_q\);

-- Location: FF_X66_Y37_N9
\regFile|rs_mem|s_memory~56\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux13~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~56_q\);

-- Location: LCCOMB_X66_Y37_N8
\regFile|rs_mem|s_memory~1383\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1383_combout\ = (\intMem|Mux3~1_combout\ & (((\intMem|Mux4~4_combout\)))) # (!\intMem|Mux3~1_combout\ & ((\intMem|Mux4~4_combout\ & (\regFile|rs_mem|s_memory~120_q\)) # (!\intMem|Mux4~4_combout\ & 
-- ((\regFile|rs_mem|s_memory~56_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~120_q\,
	datab => \intMem|Mux3~1_combout\,
	datac => \regFile|rs_mem|s_memory~56_q\,
	datad => \intMem|Mux4~4_combout\,
	combout => \regFile|rs_mem|s_memory~1383_combout\);

-- Location: FF_X66_Y37_N15
\regFile|rs_mem|s_memory~248\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux13~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~248_q\);

-- Location: LCCOMB_X66_Y37_N14
\regFile|rs_mem|s_memory~1384\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1384_combout\ = (\regFile|rs_mem|s_memory~1383_combout\ & (((\regFile|rs_mem|s_memory~248_q\) # (!\intMem|Mux3~1_combout\)))) # (!\regFile|rs_mem|s_memory~1383_combout\ & (\regFile|rs_mem|s_memory~184_q\ & 
-- ((\intMem|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~184_q\,
	datab => \regFile|rs_mem|s_memory~1383_combout\,
	datac => \regFile|rs_mem|s_memory~248_q\,
	datad => \intMem|Mux3~1_combout\,
	combout => \regFile|rs_mem|s_memory~1384_combout\);

-- Location: LCCOMB_X70_Y34_N12
\regFile|rs_mem|s_memory~440feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~440feeder_combout\ = \alu|Mux13~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux13~3_combout\,
	combout => \regFile|rs_mem|s_memory~440feeder_combout\);

-- Location: FF_X70_Y34_N13
\regFile|rs_mem|s_memory~440\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~440feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~440_q\);

-- Location: FF_X67_Y34_N1
\regFile|rs_mem|s_memory~504\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux13~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~504_q\);

-- Location: FF_X67_Y34_N3
\regFile|rs_mem|s_memory~312\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux13~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~312_q\);

-- Location: LCCOMB_X69_Y34_N2
\regFile|rs_mem|s_memory~376feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~376feeder_combout\ = \alu|Mux13~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux13~3_combout\,
	combout => \regFile|rs_mem|s_memory~376feeder_combout\);

-- Location: FF_X69_Y34_N3
\regFile|rs_mem|s_memory~376\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~376feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~376_q\);

-- Location: LCCOMB_X67_Y34_N2
\regFile|rs_mem|s_memory~1381\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1381_combout\ = (\intMem|Mux4~4_combout\ & ((\intMem|Mux3~1_combout\) # ((\regFile|rs_mem|s_memory~376_q\)))) # (!\intMem|Mux4~4_combout\ & (!\intMem|Mux3~1_combout\ & (\regFile|rs_mem|s_memory~312_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux4~4_combout\,
	datab => \intMem|Mux3~1_combout\,
	datac => \regFile|rs_mem|s_memory~312_q\,
	datad => \regFile|rs_mem|s_memory~376_q\,
	combout => \regFile|rs_mem|s_memory~1381_combout\);

-- Location: LCCOMB_X67_Y34_N0
\regFile|rs_mem|s_memory~1382\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1382_combout\ = (\intMem|Mux3~1_combout\ & ((\regFile|rs_mem|s_memory~1381_combout\ & ((\regFile|rs_mem|s_memory~504_q\))) # (!\regFile|rs_mem|s_memory~1381_combout\ & (\regFile|rs_mem|s_memory~440_q\)))) # 
-- (!\intMem|Mux3~1_combout\ & (((\regFile|rs_mem|s_memory~1381_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~440_q\,
	datab => \intMem|Mux3~1_combout\,
	datac => \regFile|rs_mem|s_memory~504_q\,
	datad => \regFile|rs_mem|s_memory~1381_combout\,
	combout => \regFile|rs_mem|s_memory~1382_combout\);

-- Location: LCCOMB_X67_Y34_N14
\regFile|rs_mem|s_memory~1385\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1385_combout\ = (\intMem|Mux2~1_combout\ & (((\regFile|rs_mem|s_memory~1382_combout\) # (!\intMem|Mux5~0_combout\)))) # (!\intMem|Mux2~1_combout\ & (\regFile|rs_mem|s_memory~1384_combout\ & (\intMem|Mux5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~1384_combout\,
	datab => \intMem|Mux2~1_combout\,
	datac => \intMem|Mux5~0_combout\,
	datad => \regFile|rs_mem|s_memory~1382_combout\,
	combout => \regFile|rs_mem|s_memory~1385_combout\);

-- Location: FF_X66_Y31_N21
\regFile|rs_mem|s_memory~408\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux13~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~408_q\);

-- Location: FF_X65_Y32_N21
\regFile|rs_mem|s_memory~536\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux13~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~536_q\);

-- Location: LCCOMB_X68_Y28_N16
\regFile|rs_mem|s_memory~472feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~472feeder_combout\ = \alu|Mux13~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux13~3_combout\,
	combout => \regFile|rs_mem|s_memory~472feeder_combout\);

-- Location: FF_X68_Y28_N17
\regFile|rs_mem|s_memory~472\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~472feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~472_q\);

-- Location: FF_X68_Y28_N3
\regFile|rs_mem|s_memory~344\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux13~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~344_q\);

-- Location: LCCOMB_X68_Y28_N2
\regFile|rs_mem|s_memory~1386\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1386_combout\ = (\intMem|Mux4~4_combout\ & (((\intMem|Mux3~1_combout\)))) # (!\intMem|Mux4~4_combout\ & ((\intMem|Mux3~1_combout\ & (\regFile|rs_mem|s_memory~472_q\)) # (!\intMem|Mux3~1_combout\ & 
-- ((\regFile|rs_mem|s_memory~344_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~472_q\,
	datab => \intMem|Mux4~4_combout\,
	datac => \regFile|rs_mem|s_memory~344_q\,
	datad => \intMem|Mux3~1_combout\,
	combout => \regFile|rs_mem|s_memory~1386_combout\);

-- Location: LCCOMB_X65_Y32_N20
\regFile|rs_mem|s_memory~1387\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1387_combout\ = (\intMem|Mux4~4_combout\ & ((\regFile|rs_mem|s_memory~1386_combout\ & ((\regFile|rs_mem|s_memory~536_q\))) # (!\regFile|rs_mem|s_memory~1386_combout\ & (\regFile|rs_mem|s_memory~408_q\)))) # 
-- (!\intMem|Mux4~4_combout\ & (((\regFile|rs_mem|s_memory~1386_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~408_q\,
	datab => \intMem|Mux4~4_combout\,
	datac => \regFile|rs_mem|s_memory~536_q\,
	datad => \regFile|rs_mem|s_memory~1386_combout\,
	combout => \regFile|rs_mem|s_memory~1387_combout\);

-- Location: LCCOMB_X67_Y34_N20
\regFile|rs_mem|s_memory~1388\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1388_combout\ = (\intMem|Mux5~0_combout\ & (((\regFile|rs_mem|s_memory~1385_combout\)))) # (!\intMem|Mux5~0_combout\ & ((\regFile|rs_mem|s_memory~1385_combout\ & ((\regFile|rs_mem|s_memory~1387_combout\))) # 
-- (!\regFile|rs_mem|s_memory~1385_combout\ & (\regFile|rs_mem|s_memory~1380_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~1380_combout\,
	datab => \intMem|Mux5~0_combout\,
	datac => \regFile|rs_mem|s_memory~1385_combout\,
	datad => \regFile|rs_mem|s_memory~1387_combout\,
	combout => \regFile|rs_mem|s_memory~1388_combout\);

-- Location: LCCOMB_X67_Y34_N10
\regFile|rs_mem|readData[18]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|readData[18]~14_combout\ = (!\regFile|rs_mem|Equal0~0_combout\ & \regFile|rs_mem|s_memory~1388_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regFile|rs_mem|Equal0~0_combout\,
	datad => \regFile|rs_mem|s_memory~1388_combout\,
	combout => \regFile|rs_mem|readData[18]~14_combout\);

-- Location: FF_X67_Y33_N17
\regFile|rs_mem|s_memory~151\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux14~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~151_q\);

-- Location: FF_X67_Y33_N31
\regFile|rs_mem|s_memory~279\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux14~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~279_q\);

-- Location: FF_X63_Y33_N27
\regFile|rs_mem|s_memory~87\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux14~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~87_q\);

-- Location: LCCOMB_X59_Y33_N22
\regFile|rs_mem|s_memory~215feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~215feeder_combout\ = \alu|Mux14~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux14~3_combout\,
	combout => \regFile|rs_mem|s_memory~215feeder_combout\);

-- Location: FF_X59_Y33_N23
\regFile|rs_mem|s_memory~215\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~215feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~215_q\);

-- Location: LCCOMB_X63_Y33_N26
\regFile|rs_mem|s_memory~1389\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1389_combout\ = (\intMem|Mux3~1_combout\ & ((\intMem|Mux4~4_combout\) # ((\regFile|rs_mem|s_memory~215_q\)))) # (!\intMem|Mux3~1_combout\ & (!\intMem|Mux4~4_combout\ & (\regFile|rs_mem|s_memory~87_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux3~1_combout\,
	datab => \intMem|Mux4~4_combout\,
	datac => \regFile|rs_mem|s_memory~87_q\,
	datad => \regFile|rs_mem|s_memory~215_q\,
	combout => \regFile|rs_mem|s_memory~1389_combout\);

-- Location: LCCOMB_X67_Y33_N30
\regFile|rs_mem|s_memory~1390\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1390_combout\ = (\intMem|Mux4~4_combout\ & ((\regFile|rs_mem|s_memory~1389_combout\ & ((\regFile|rs_mem|s_memory~279_q\))) # (!\regFile|rs_mem|s_memory~1389_combout\ & (\regFile|rs_mem|s_memory~151_q\)))) # 
-- (!\intMem|Mux4~4_combout\ & (((\regFile|rs_mem|s_memory~1389_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux4~4_combout\,
	datab => \regFile|rs_mem|s_memory~151_q\,
	datac => \regFile|rs_mem|s_memory~279_q\,
	datad => \regFile|rs_mem|s_memory~1389_combout\,
	combout => \regFile|rs_mem|s_memory~1390_combout\);

-- Location: LCCOMB_X60_Y28_N26
\regFile|rs_mem|s_memory~439feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~439feeder_combout\ = \alu|Mux14~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux14~3_combout\,
	combout => \regFile|rs_mem|s_memory~439feeder_combout\);

-- Location: FF_X60_Y28_N27
\regFile|rs_mem|s_memory~439\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~439feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~439_q\);

-- Location: FF_X67_Y32_N23
\regFile|rs_mem|s_memory~503\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux14~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~503_q\);

-- Location: LCCOMB_X70_Y33_N0
\regFile|rs_mem|s_memory~375feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~375feeder_combout\ = \alu|Mux14~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux14~3_combout\,
	combout => \regFile|rs_mem|s_memory~375feeder_combout\);

-- Location: FF_X70_Y33_N1
\regFile|rs_mem|s_memory~375\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~375feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~375_q\);

-- Location: FF_X66_Y32_N23
\regFile|rs_mem|s_memory~311\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux14~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~311_q\);

-- Location: LCCOMB_X66_Y32_N22
\regFile|rs_mem|s_memory~1391\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1391_combout\ = (\intMem|Mux4~4_combout\ & ((\regFile|rs_mem|s_memory~375_q\) # ((\intMem|Mux3~1_combout\)))) # (!\intMem|Mux4~4_combout\ & (((\regFile|rs_mem|s_memory~311_q\ & !\intMem|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux4~4_combout\,
	datab => \regFile|rs_mem|s_memory~375_q\,
	datac => \regFile|rs_mem|s_memory~311_q\,
	datad => \intMem|Mux3~1_combout\,
	combout => \regFile|rs_mem|s_memory~1391_combout\);

-- Location: LCCOMB_X67_Y32_N22
\regFile|rs_mem|s_memory~1392\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1392_combout\ = (\intMem|Mux3~1_combout\ & ((\regFile|rs_mem|s_memory~1391_combout\ & ((\regFile|rs_mem|s_memory~503_q\))) # (!\regFile|rs_mem|s_memory~1391_combout\ & (\regFile|rs_mem|s_memory~439_q\)))) # 
-- (!\intMem|Mux3~1_combout\ & (((\regFile|rs_mem|s_memory~1391_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux3~1_combout\,
	datab => \regFile|rs_mem|s_memory~439_q\,
	datac => \regFile|rs_mem|s_memory~503_q\,
	datad => \regFile|rs_mem|s_memory~1391_combout\,
	combout => \regFile|rs_mem|s_memory~1392_combout\);

-- Location: LCCOMB_X70_Y37_N4
\regFile|rs_mem|s_memory~183feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~183feeder_combout\ = \alu|Mux14~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux14~3_combout\,
	combout => \regFile|rs_mem|s_memory~183feeder_combout\);

-- Location: FF_X70_Y37_N5
\regFile|rs_mem|s_memory~183\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~183feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~183_q\);

-- Location: LCCOMB_X72_Y31_N14
\regFile|rs_mem|s_memory~119feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~119feeder_combout\ = \alu|Mux14~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux14~3_combout\,
	combout => \regFile|rs_mem|s_memory~119feeder_combout\);

-- Location: FF_X72_Y31_N15
\regFile|rs_mem|s_memory~119\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~119feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~119_q\);

-- Location: FF_X66_Y37_N17
\regFile|rs_mem|s_memory~55\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux14~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~55_q\);

-- Location: LCCOMB_X66_Y37_N16
\regFile|rs_mem|s_memory~1393\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1393_combout\ = (\intMem|Mux3~1_combout\ & (((\intMem|Mux4~4_combout\)))) # (!\intMem|Mux3~1_combout\ & ((\intMem|Mux4~4_combout\ & (\regFile|rs_mem|s_memory~119_q\)) # (!\intMem|Mux4~4_combout\ & 
-- ((\regFile|rs_mem|s_memory~55_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~119_q\,
	datab => \intMem|Mux3~1_combout\,
	datac => \regFile|rs_mem|s_memory~55_q\,
	datad => \intMem|Mux4~4_combout\,
	combout => \regFile|rs_mem|s_memory~1393_combout\);

-- Location: FF_X66_Y37_N23
\regFile|rs_mem|s_memory~247\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux14~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~247_q\);

-- Location: LCCOMB_X66_Y37_N22
\regFile|rs_mem|s_memory~1394\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1394_combout\ = (\regFile|rs_mem|s_memory~1393_combout\ & (((\regFile|rs_mem|s_memory~247_q\) # (!\intMem|Mux3~1_combout\)))) # (!\regFile|rs_mem|s_memory~1393_combout\ & (\regFile|rs_mem|s_memory~183_q\ & 
-- ((\intMem|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~183_q\,
	datab => \regFile|rs_mem|s_memory~1393_combout\,
	datac => \regFile|rs_mem|s_memory~247_q\,
	datad => \intMem|Mux3~1_combout\,
	combout => \regFile|rs_mem|s_memory~1394_combout\);

-- Location: LCCOMB_X67_Y32_N4
\regFile|rs_mem|s_memory~1395\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1395_combout\ = (\intMem|Mux2~1_combout\ & (((\regFile|rs_mem|s_memory~1392_combout\)) # (!\intMem|Mux5~0_combout\))) # (!\intMem|Mux2~1_combout\ & (\intMem|Mux5~0_combout\ & ((\regFile|rs_mem|s_memory~1394_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux2~1_combout\,
	datab => \intMem|Mux5~0_combout\,
	datac => \regFile|rs_mem|s_memory~1392_combout\,
	datad => \regFile|rs_mem|s_memory~1394_combout\,
	combout => \regFile|rs_mem|s_memory~1395_combout\);

-- Location: LCCOMB_X68_Y32_N30
\regFile|rs_mem|s_memory~407feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~407feeder_combout\ = \alu|Mux14~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux14~3_combout\,
	combout => \regFile|rs_mem|s_memory~407feeder_combout\);

-- Location: FF_X68_Y32_N31
\regFile|rs_mem|s_memory~407\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~407feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~407_q\);

-- Location: FF_X68_Y31_N3
\regFile|rs_mem|s_memory~535\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux14~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~535_q\);

-- Location: LCCOMB_X68_Y28_N8
\regFile|rs_mem|s_memory~471feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~471feeder_combout\ = \alu|Mux14~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux14~3_combout\,
	combout => \regFile|rs_mem|s_memory~471feeder_combout\);

-- Location: FF_X68_Y28_N9
\regFile|rs_mem|s_memory~471\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~471feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~471_q\);

-- Location: FF_X68_Y28_N15
\regFile|rs_mem|s_memory~343\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux14~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~343_q\);

-- Location: LCCOMB_X68_Y28_N14
\regFile|rs_mem|s_memory~1396\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1396_combout\ = (\intMem|Mux4~4_combout\ & (((\intMem|Mux3~1_combout\)))) # (!\intMem|Mux4~4_combout\ & ((\intMem|Mux3~1_combout\ & (\regFile|rs_mem|s_memory~471_q\)) # (!\intMem|Mux3~1_combout\ & 
-- ((\regFile|rs_mem|s_memory~343_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~471_q\,
	datab => \intMem|Mux4~4_combout\,
	datac => \regFile|rs_mem|s_memory~343_q\,
	datad => \intMem|Mux3~1_combout\,
	combout => \regFile|rs_mem|s_memory~1396_combout\);

-- Location: LCCOMB_X68_Y31_N2
\regFile|rs_mem|s_memory~1397\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1397_combout\ = (\intMem|Mux4~4_combout\ & ((\regFile|rs_mem|s_memory~1396_combout\ & ((\regFile|rs_mem|s_memory~535_q\))) # (!\regFile|rs_mem|s_memory~1396_combout\ & (\regFile|rs_mem|s_memory~407_q\)))) # 
-- (!\intMem|Mux4~4_combout\ & (((\regFile|rs_mem|s_memory~1396_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux4~4_combout\,
	datab => \regFile|rs_mem|s_memory~407_q\,
	datac => \regFile|rs_mem|s_memory~535_q\,
	datad => \regFile|rs_mem|s_memory~1396_combout\,
	combout => \regFile|rs_mem|s_memory~1397_combout\);

-- Location: LCCOMB_X67_Y32_N2
\regFile|rs_mem|s_memory~1398\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1398_combout\ = (\intMem|Mux5~0_combout\ & (((\regFile|rs_mem|s_memory~1395_combout\)))) # (!\intMem|Mux5~0_combout\ & ((\regFile|rs_mem|s_memory~1395_combout\ & ((\regFile|rs_mem|s_memory~1397_combout\))) # 
-- (!\regFile|rs_mem|s_memory~1395_combout\ & (\regFile|rs_mem|s_memory~1390_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~1390_combout\,
	datab => \intMem|Mux5~0_combout\,
	datac => \regFile|rs_mem|s_memory~1395_combout\,
	datad => \regFile|rs_mem|s_memory~1397_combout\,
	combout => \regFile|rs_mem|s_memory~1398_combout\);

-- Location: LCCOMB_X67_Y32_N16
\regFile|rs_mem|readData[17]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|readData[17]~15_combout\ = (!\regFile|rs_mem|Equal0~0_combout\ & \regFile|rs_mem|s_memory~1398_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regFile|rs_mem|Equal0~0_combout\,
	datad => \regFile|rs_mem|s_memory~1398_combout\,
	combout => \regFile|rs_mem|readData[17]~15_combout\);

-- Location: LCCOMB_X60_Y33_N6
\regFile|rs_mem|s_memory~150feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~150feeder_combout\ = \alu|Mux15~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux15~3_combout\,
	combout => \regFile|rs_mem|s_memory~150feeder_combout\);

-- Location: FF_X60_Y33_N7
\regFile|rs_mem|s_memory~150\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~150feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~150_q\);

-- Location: FF_X60_Y33_N21
\regFile|rs_mem|s_memory~278\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux15~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~278_q\);

-- Location: LCCOMB_X59_Y33_N28
\regFile|rs_mem|s_memory~214feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~214feeder_combout\ = \alu|Mux15~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux15~3_combout\,
	combout => \regFile|rs_mem|s_memory~214feeder_combout\);

-- Location: FF_X59_Y33_N29
\regFile|rs_mem|s_memory~214\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~214feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~214_q\);

-- Location: FF_X59_Y33_N19
\regFile|rs_mem|s_memory~86\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux15~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~86_q\);

-- Location: LCCOMB_X59_Y33_N18
\regFile|rs_mem|s_memory~1399\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1399_combout\ = (\intMem|Mux4~4_combout\ & (((\intMem|Mux3~1_combout\)))) # (!\intMem|Mux4~4_combout\ & ((\intMem|Mux3~1_combout\ & (\regFile|rs_mem|s_memory~214_q\)) # (!\intMem|Mux3~1_combout\ & 
-- ((\regFile|rs_mem|s_memory~86_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux4~4_combout\,
	datab => \regFile|rs_mem|s_memory~214_q\,
	datac => \regFile|rs_mem|s_memory~86_q\,
	datad => \intMem|Mux3~1_combout\,
	combout => \regFile|rs_mem|s_memory~1399_combout\);

-- Location: LCCOMB_X60_Y33_N20
\regFile|rs_mem|s_memory~1400\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1400_combout\ = (\intMem|Mux4~4_combout\ & ((\regFile|rs_mem|s_memory~1399_combout\ & ((\regFile|rs_mem|s_memory~278_q\))) # (!\regFile|rs_mem|s_memory~1399_combout\ & (\regFile|rs_mem|s_memory~150_q\)))) # 
-- (!\intMem|Mux4~4_combout\ & (((\regFile|rs_mem|s_memory~1399_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~150_q\,
	datab => \intMem|Mux4~4_combout\,
	datac => \regFile|rs_mem|s_memory~278_q\,
	datad => \regFile|rs_mem|s_memory~1399_combout\,
	combout => \regFile|rs_mem|s_memory~1400_combout\);

-- Location: FF_X67_Y35_N1
\regFile|rs_mem|s_memory~406\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux15~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~406_q\);

-- Location: FF_X68_Y31_N29
\regFile|rs_mem|s_memory~534\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux15~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~534_q\);

-- Location: LCCOMB_X67_Y36_N0
\regFile|rs_mem|s_memory~470feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~470feeder_combout\ = \alu|Mux15~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux15~3_combout\,
	combout => \regFile|rs_mem|s_memory~470feeder_combout\);

-- Location: FF_X67_Y36_N1
\regFile|rs_mem|s_memory~470\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~470feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~470_q\);

-- Location: FF_X67_Y36_N19
\regFile|rs_mem|s_memory~342\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux15~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~342_q\);

-- Location: LCCOMB_X67_Y36_N18
\regFile|rs_mem|s_memory~1406\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1406_combout\ = (\intMem|Mux3~1_combout\ & ((\regFile|rs_mem|s_memory~470_q\) # ((\intMem|Mux4~4_combout\)))) # (!\intMem|Mux3~1_combout\ & (((\regFile|rs_mem|s_memory~342_q\ & !\intMem|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux3~1_combout\,
	datab => \regFile|rs_mem|s_memory~470_q\,
	datac => \regFile|rs_mem|s_memory~342_q\,
	datad => \intMem|Mux4~4_combout\,
	combout => \regFile|rs_mem|s_memory~1406_combout\);

-- Location: LCCOMB_X68_Y31_N28
\regFile|rs_mem|s_memory~1407\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1407_combout\ = (\intMem|Mux4~4_combout\ & ((\regFile|rs_mem|s_memory~1406_combout\ & ((\regFile|rs_mem|s_memory~534_q\))) # (!\regFile|rs_mem|s_memory~1406_combout\ & (\regFile|rs_mem|s_memory~406_q\)))) # 
-- (!\intMem|Mux4~4_combout\ & (((\regFile|rs_mem|s_memory~1406_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux4~4_combout\,
	datab => \regFile|rs_mem|s_memory~406_q\,
	datac => \regFile|rs_mem|s_memory~534_q\,
	datad => \regFile|rs_mem|s_memory~1406_combout\,
	combout => \regFile|rs_mem|s_memory~1407_combout\);

-- Location: LCCOMB_X65_Y37_N10
\regFile|rs_mem|s_memory~118feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~118feeder_combout\ = \alu|Mux15~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux15~3_combout\,
	combout => \regFile|rs_mem|s_memory~118feeder_combout\);

-- Location: FF_X65_Y37_N11
\regFile|rs_mem|s_memory~118\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~118feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~118_q\);

-- Location: FF_X66_Y37_N13
\regFile|rs_mem|s_memory~54\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux15~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~54_q\);

-- Location: LCCOMB_X66_Y37_N12
\regFile|rs_mem|s_memory~1403\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1403_combout\ = (\intMem|Mux3~1_combout\ & (((\intMem|Mux4~4_combout\)))) # (!\intMem|Mux3~1_combout\ & ((\intMem|Mux4~4_combout\ & (\regFile|rs_mem|s_memory~118_q\)) # (!\intMem|Mux4~4_combout\ & 
-- ((\regFile|rs_mem|s_memory~54_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~118_q\,
	datab => \intMem|Mux3~1_combout\,
	datac => \regFile|rs_mem|s_memory~54_q\,
	datad => \intMem|Mux4~4_combout\,
	combout => \regFile|rs_mem|s_memory~1403_combout\);

-- Location: LCCOMB_X70_Y34_N30
\regFile|rs_mem|s_memory~182feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~182feeder_combout\ = \alu|Mux15~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux15~3_combout\,
	combout => \regFile|rs_mem|s_memory~182feeder_combout\);

-- Location: FF_X70_Y34_N31
\regFile|rs_mem|s_memory~182\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~182feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~182_q\);

-- Location: FF_X66_Y37_N7
\regFile|rs_mem|s_memory~246\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux15~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~246_q\);

-- Location: LCCOMB_X66_Y37_N6
\regFile|rs_mem|s_memory~1404\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1404_combout\ = (\regFile|rs_mem|s_memory~1403_combout\ & (((\regFile|rs_mem|s_memory~246_q\) # (!\intMem|Mux3~1_combout\)))) # (!\regFile|rs_mem|s_memory~1403_combout\ & (\regFile|rs_mem|s_memory~182_q\ & 
-- ((\intMem|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~1403_combout\,
	datab => \regFile|rs_mem|s_memory~182_q\,
	datac => \regFile|rs_mem|s_memory~246_q\,
	datad => \intMem|Mux3~1_combout\,
	combout => \regFile|rs_mem|s_memory~1404_combout\);

-- Location: FF_X63_Y28_N1
\regFile|rs_mem|s_memory~438\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux15~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~438_q\);

-- Location: FF_X67_Y32_N9
\regFile|rs_mem|s_memory~502\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux15~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~502_q\);

-- Location: LCCOMB_X61_Y34_N8
\regFile|rs_mem|s_memory~374feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~374feeder_combout\ = \alu|Mux15~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux15~3_combout\,
	combout => \regFile|rs_mem|s_memory~374feeder_combout\);

-- Location: FF_X61_Y34_N9
\regFile|rs_mem|s_memory~374\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~374feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~374_q\);

-- Location: FF_X67_Y32_N7
\regFile|rs_mem|s_memory~310\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux15~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~310_q\);

-- Location: LCCOMB_X67_Y32_N6
\regFile|rs_mem|s_memory~1401\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1401_combout\ = (\intMem|Mux3~1_combout\ & (((\intMem|Mux4~4_combout\)))) # (!\intMem|Mux3~1_combout\ & ((\intMem|Mux4~4_combout\ & (\regFile|rs_mem|s_memory~374_q\)) # (!\intMem|Mux4~4_combout\ & 
-- ((\regFile|rs_mem|s_memory~310_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux3~1_combout\,
	datab => \regFile|rs_mem|s_memory~374_q\,
	datac => \regFile|rs_mem|s_memory~310_q\,
	datad => \intMem|Mux4~4_combout\,
	combout => \regFile|rs_mem|s_memory~1401_combout\);

-- Location: LCCOMB_X67_Y32_N8
\regFile|rs_mem|s_memory~1402\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1402_combout\ = (\intMem|Mux3~1_combout\ & ((\regFile|rs_mem|s_memory~1401_combout\ & ((\regFile|rs_mem|s_memory~502_q\))) # (!\regFile|rs_mem|s_memory~1401_combout\ & (\regFile|rs_mem|s_memory~438_q\)))) # 
-- (!\intMem|Mux3~1_combout\ & (((\regFile|rs_mem|s_memory~1401_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux3~1_combout\,
	datab => \regFile|rs_mem|s_memory~438_q\,
	datac => \regFile|rs_mem|s_memory~502_q\,
	datad => \regFile|rs_mem|s_memory~1401_combout\,
	combout => \regFile|rs_mem|s_memory~1402_combout\);

-- Location: LCCOMB_X67_Y32_N10
\regFile|rs_mem|s_memory~1405\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1405_combout\ = (\intMem|Mux2~1_combout\ & (((\regFile|rs_mem|s_memory~1402_combout\) # (!\intMem|Mux5~0_combout\)))) # (!\intMem|Mux2~1_combout\ & (\regFile|rs_mem|s_memory~1404_combout\ & ((\intMem|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~1404_combout\,
	datab => \regFile|rs_mem|s_memory~1402_combout\,
	datac => \intMem|Mux2~1_combout\,
	datad => \intMem|Mux5~0_combout\,
	combout => \regFile|rs_mem|s_memory~1405_combout\);

-- Location: LCCOMB_X67_Y32_N28
\regFile|rs_mem|s_memory~1408\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1408_combout\ = (\intMem|Mux5~0_combout\ & (((\regFile|rs_mem|s_memory~1405_combout\)))) # (!\intMem|Mux5~0_combout\ & ((\regFile|rs_mem|s_memory~1405_combout\ & ((\regFile|rs_mem|s_memory~1407_combout\))) # 
-- (!\regFile|rs_mem|s_memory~1405_combout\ & (\regFile|rs_mem|s_memory~1400_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux5~0_combout\,
	datab => \regFile|rs_mem|s_memory~1400_combout\,
	datac => \regFile|rs_mem|s_memory~1407_combout\,
	datad => \regFile|rs_mem|s_memory~1405_combout\,
	combout => \regFile|rs_mem|s_memory~1408_combout\);

-- Location: LCCOMB_X67_Y32_N26
\regFile|rs_mem|readData[16]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|readData[16]~16_combout\ = (!\regFile|rs_mem|Equal0~0_combout\ & \regFile|rs_mem|s_memory~1408_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regFile|rs_mem|Equal0~0_combout\,
	datad => \regFile|rs_mem|s_memory~1408_combout\,
	combout => \regFile|rs_mem|readData[16]~16_combout\);

-- Location: LCCOMB_X70_Y34_N2
\regFile|rt_mem|s_memory~181feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~181feeder_combout\ = \alu|Mux16~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux16~3_combout\,
	combout => \regFile|rt_mem|s_memory~181feeder_combout\);

-- Location: FF_X70_Y34_N3
\regFile|rt_mem|s_memory~181\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~181feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~181_q\);

-- Location: LCCOMB_X69_Y34_N6
\regFile|rt_mem|s_memory~1231\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1231_combout\ = (\intMem|Mux8~0_combout\ & ((!\intMem|Mux9~2_combout\))) # (!\intMem|Mux8~0_combout\ & (\regFile|rt_mem|s_memory~181_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~181_q\,
	datab => \intMem|Mux9~2_combout\,
	datad => \intMem|Mux8~0_combout\,
	combout => \regFile|rt_mem|s_memory~1231_combout\);

-- Location: LCCOMB_X74_Y34_N20
\regFile|rt_mem|s_memory~245feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~245feeder_combout\ = \alu|Mux16~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux16~3_combout\,
	combout => \regFile|rt_mem|s_memory~245feeder_combout\);

-- Location: FF_X74_Y34_N21
\regFile|rt_mem|s_memory~245\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~245feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~245_q\);

-- Location: FF_X69_Y34_N21
\regFile|rt_mem|s_memory~277\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux16~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~277_q\);

-- Location: LCCOMB_X69_Y34_N20
\regFile|rt_mem|s_memory~1232\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1232_combout\ = (\regFile|rt_mem|s_memory~1231_combout\ & (((\regFile|rt_mem|s_memory~277_q\) # (!\intMem|Mux8~0_combout\)))) # (!\regFile|rt_mem|s_memory~1231_combout\ & (\regFile|rt_mem|s_memory~245_q\ & 
-- ((\intMem|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~1231_combout\,
	datab => \regFile|rt_mem|s_memory~245_q\,
	datac => \regFile|rt_mem|s_memory~277_q\,
	datad => \intMem|Mux8~0_combout\,
	combout => \regFile|rt_mem|s_memory~1232_combout\);

-- Location: LCCOMB_X62_Y34_N24
\regFile|rt_mem|s_memory~501feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~501feeder_combout\ = \alu|Mux16~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux16~3_combout\,
	combout => \regFile|rt_mem|s_memory~501feeder_combout\);

-- Location: FF_X62_Y34_N25
\regFile|rt_mem|s_memory~501\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~501feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~501_q\);

-- Location: FF_X62_Y34_N15
\regFile|rt_mem|s_memory~533\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux16~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~533_q\);

-- Location: FF_X61_Y34_N31
\regFile|rt_mem|s_memory~437\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux16~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~437_q\);

-- Location: LCCOMB_X61_Y34_N30
\regFile|rt_mem|s_memory~1238\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1238_combout\ = (\intMem|Mux8~0_combout\ & (!\intMem|Mux9~2_combout\)) # (!\intMem|Mux8~0_combout\ & ((\regFile|rt_mem|s_memory~437_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \intMem|Mux9~2_combout\,
	datac => \regFile|rt_mem|s_memory~437_q\,
	datad => \intMem|Mux8~0_combout\,
	combout => \regFile|rt_mem|s_memory~1238_combout\);

-- Location: LCCOMB_X62_Y34_N14
\regFile|rt_mem|s_memory~1239\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1239_combout\ = (\intMem|Mux8~0_combout\ & ((\regFile|rt_mem|s_memory~1238_combout\ & ((\regFile|rt_mem|s_memory~533_q\))) # (!\regFile|rt_mem|s_memory~1238_combout\ & (\regFile|rt_mem|s_memory~501_q\)))) # 
-- (!\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~1238_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux8~0_combout\,
	datab => \regFile|rt_mem|s_memory~501_q\,
	datac => \regFile|rt_mem|s_memory~533_q\,
	datad => \regFile|rt_mem|s_memory~1238_combout\,
	combout => \regFile|rt_mem|s_memory~1239_combout\);

-- Location: LCCOMB_X72_Y35_N14
\regFile|rt_mem|s_memory~341feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~341feeder_combout\ = \alu|Mux16~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux16~3_combout\,
	combout => \regFile|rt_mem|s_memory~341feeder_combout\);

-- Location: FF_X72_Y35_N15
\regFile|rt_mem|s_memory~341\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~341feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~341_q\);

-- Location: FF_X67_Y35_N31
\regFile|rt_mem|s_memory~405\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux16~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~405_q\);

-- Location: LCCOMB_X60_Y35_N8
\regFile|rt_mem|s_memory~309feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~309feeder_combout\ = \alu|Mux16~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux16~3_combout\,
	combout => \regFile|rt_mem|s_memory~309feeder_combout\);

-- Location: FF_X60_Y35_N9
\regFile|rt_mem|s_memory~309\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~309feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~309_q\);

-- Location: FF_X67_Y35_N21
\regFile|rt_mem|s_memory~373\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux16~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~373_q\);

-- Location: LCCOMB_X67_Y35_N20
\regFile|rt_mem|s_memory~1233\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1233_combout\ = (\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~373_q\) # (!\intMem|Mux9~2_combout\)))) # (!\intMem|Mux8~0_combout\ & (\regFile|rt_mem|s_memory~309_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~309_q\,
	datab => \intMem|Mux9~2_combout\,
	datac => \regFile|rt_mem|s_memory~373_q\,
	datad => \intMem|Mux8~0_combout\,
	combout => \regFile|rt_mem|s_memory~1233_combout\);

-- Location: LCCOMB_X67_Y35_N30
\regFile|rt_mem|s_memory~1234\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1234_combout\ = (\intMem|Mux9~1_combout\ & (((\regFile|rt_mem|s_memory~1233_combout\)))) # (!\intMem|Mux9~1_combout\ & ((\regFile|rt_mem|s_memory~1233_combout\ & ((\regFile|rt_mem|s_memory~405_q\))) # 
-- (!\regFile|rt_mem|s_memory~1233_combout\ & (\regFile|rt_mem|s_memory~341_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux9~1_combout\,
	datab => \regFile|rt_mem|s_memory~341_q\,
	datac => \regFile|rt_mem|s_memory~405_q\,
	datad => \regFile|rt_mem|s_memory~1233_combout\,
	combout => \regFile|rt_mem|s_memory~1234_combout\);

-- Location: LCCOMB_X59_Y34_N12
\regFile|rt_mem|s_memory~85feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~85feeder_combout\ = \alu|Mux16~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux16~3_combout\,
	combout => \regFile|rt_mem|s_memory~85feeder_combout\);

-- Location: FF_X59_Y34_N13
\regFile|rt_mem|s_memory~85\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~85feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~85_q\);

-- Location: FF_X65_Y34_N3
\regFile|rt_mem|s_memory~149\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux16~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~149_q\);

-- Location: FF_X68_Y35_N23
\regFile|rt_mem|s_memory~53\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux16~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~53_q\);

-- Location: FF_X65_Y34_N1
\regFile|rt_mem|s_memory~117\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux16~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~117_q\);

-- Location: LCCOMB_X65_Y34_N0
\regFile|rt_mem|s_memory~1235\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1235_combout\ = (\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~117_q\) # (!\intMem|Mux9~2_combout\)))) # (!\intMem|Mux8~0_combout\ & (\regFile|rt_mem|s_memory~53_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~53_q\,
	datab => \intMem|Mux9~2_combout\,
	datac => \regFile|rt_mem|s_memory~117_q\,
	datad => \intMem|Mux8~0_combout\,
	combout => \regFile|rt_mem|s_memory~1235_combout\);

-- Location: LCCOMB_X65_Y34_N2
\regFile|rt_mem|s_memory~1236\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1236_combout\ = (\intMem|Mux9~1_combout\ & (((\regFile|rt_mem|s_memory~1235_combout\)))) # (!\intMem|Mux9~1_combout\ & ((\regFile|rt_mem|s_memory~1235_combout\ & ((\regFile|rt_mem|s_memory~149_q\))) # 
-- (!\regFile|rt_mem|s_memory~1235_combout\ & (\regFile|rt_mem|s_memory~85_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~85_q\,
	datab => \intMem|Mux9~1_combout\,
	datac => \regFile|rt_mem|s_memory~149_q\,
	datad => \regFile|rt_mem|s_memory~1235_combout\,
	combout => \regFile|rt_mem|s_memory~1236_combout\);

-- Location: LCCOMB_X65_Y34_N24
\regFile|rt_mem|s_memory~1237\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1237_combout\ = (\intMem|Mux2~1_combout\ & (!\intMem|Mux5~0_combout\)) # (!\intMem|Mux2~1_combout\ & ((\intMem|Mux5~0_combout\ & ((\regFile|rt_mem|s_memory~1236_combout\))) # (!\intMem|Mux5~0_combout\ & 
-- (\regFile|rt_mem|s_memory~1234_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux2~1_combout\,
	datab => \intMem|Mux5~0_combout\,
	datac => \regFile|rt_mem|s_memory~1234_combout\,
	datad => \regFile|rt_mem|s_memory~1236_combout\,
	combout => \regFile|rt_mem|s_memory~1237_combout\);

-- Location: LCCOMB_X65_Y34_N10
\regFile|rt_mem|s_memory~1240\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1240_combout\ = (\intMem|Mux2~1_combout\ & ((\regFile|rt_mem|s_memory~1237_combout\ & ((\regFile|rt_mem|s_memory~1239_combout\))) # (!\regFile|rt_mem|s_memory~1237_combout\ & (\regFile|rt_mem|s_memory~1232_combout\)))) # 
-- (!\intMem|Mux2~1_combout\ & (((\regFile|rt_mem|s_memory~1237_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux2~1_combout\,
	datab => \regFile|rt_mem|s_memory~1232_combout\,
	datac => \regFile|rt_mem|s_memory~1239_combout\,
	datad => \regFile|rt_mem|s_memory~1237_combout\,
	combout => \regFile|rt_mem|s_memory~1240_combout\);

-- Location: LCCOMB_X65_Y34_N26
\muxALU|muxOut[15]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxALU|muxOut[15]~78_combout\ = (\muxALU|muxOut[31]~52_combout\) # ((!\SW[6]~input_o\ & (!\regFile|rt_mem|Equal0~0_combout\ & \regFile|rt_mem|s_memory~1240_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[6]~input_o\,
	datab => \regFile|rt_mem|Equal0~0_combout\,
	datac => \muxALU|muxOut[31]~52_combout\,
	datad => \regFile|rt_mem|s_memory~1240_combout\,
	combout => \muxALU|muxOut[15]~78_combout\);

-- Location: LCCOMB_X66_Y34_N12
\alu|Mux16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux16~1_combout\ = (\regFile|rs_mem|readData[15]~17_combout\ & ((\ALUCtrl|Mux5~1_combout\) # ((!\ALUCtrl|Mux4~0_combout\ & \muxALU|muxOut[15]~78_combout\)))) # (!\regFile|rs_mem|readData[15]~17_combout\ & (\ALUCtrl|Mux5~1_combout\ & 
-- ((\ALUCtrl|Mux4~0_combout\) # (\muxALU|muxOut[15]~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|readData[15]~17_combout\,
	datab => \ALUCtrl|Mux5~1_combout\,
	datac => \ALUCtrl|Mux4~0_combout\,
	datad => \muxALU|muxOut[15]~78_combout\,
	combout => \alu|Mux16~1_combout\);

-- Location: LCCOMB_X66_Y33_N2
\muxALU|muxOut[14]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxALU|muxOut[14]~54_combout\ = (!\pcUp|s_pc\(4)) # (!\intMem|Mux4~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \intMem|Mux4~2_combout\,
	datad => \pcUp|s_pc\(4),
	combout => \muxALU|muxOut[14]~54_combout\);

-- Location: LCCOMB_X69_Y33_N12
\muxALU|muxOut[12]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxALU|muxOut[12]~55_combout\ = (\SW[6]~input_o\ & ((\pcUp|s_pc\(4)) # (!\intMem|Mux11~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[6]~input_o\,
	datab => \pcUp|s_pc\(4),
	datad => \intMem|Mux11~0_combout\,
	combout => \muxALU|muxOut[12]~55_combout\);

-- Location: LCCOMB_X66_Y33_N22
\muxALU|muxOut[0]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxALU|muxOut[0]~53_combout\ = (!\SW[6]~input_o\ & !\regFile|rt_mem|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[6]~input_o\,
	datad => \regFile|rt_mem|Equal0~0_combout\,
	combout => \muxALU|muxOut[0]~53_combout\);

-- Location: LCCOMB_X65_Y37_N12
\regFile|rs_mem|s_memory~404feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~404feeder_combout\ = \alu|Mux17~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux17~3_combout\,
	combout => \regFile|rs_mem|s_memory~404feeder_combout\);

-- Location: FF_X65_Y37_N13
\regFile|rs_mem|s_memory~404\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~404feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~404_q\);

-- Location: FF_X66_Y34_N23
\regFile|rs_mem|s_memory~532\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux17~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~532_q\);

-- Location: FF_X67_Y36_N15
\regFile|rs_mem|s_memory~340\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux17~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~340_q\);

-- Location: LCCOMB_X67_Y36_N12
\regFile|rs_mem|s_memory~468feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~468feeder_combout\ = \alu|Mux17~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux17~3_combout\,
	combout => \regFile|rs_mem|s_memory~468feeder_combout\);

-- Location: FF_X67_Y36_N13
\regFile|rs_mem|s_memory~468\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~468feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~468_q\);

-- Location: LCCOMB_X67_Y36_N14
\regFile|rs_mem|s_memory~1426\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1426_combout\ = (\intMem|Mux3~1_combout\ & ((\intMem|Mux4~4_combout\) # ((\regFile|rs_mem|s_memory~468_q\)))) # (!\intMem|Mux3~1_combout\ & (!\intMem|Mux4~4_combout\ & (\regFile|rs_mem|s_memory~340_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux3~1_combout\,
	datab => \intMem|Mux4~4_combout\,
	datac => \regFile|rs_mem|s_memory~340_q\,
	datad => \regFile|rs_mem|s_memory~468_q\,
	combout => \regFile|rs_mem|s_memory~1426_combout\);

-- Location: LCCOMB_X66_Y34_N22
\regFile|rs_mem|s_memory~1427\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1427_combout\ = (\intMem|Mux4~4_combout\ & ((\regFile|rs_mem|s_memory~1426_combout\ & ((\regFile|rs_mem|s_memory~532_q\))) # (!\regFile|rs_mem|s_memory~1426_combout\ & (\regFile|rs_mem|s_memory~404_q\)))) # 
-- (!\intMem|Mux4~4_combout\ & (((\regFile|rs_mem|s_memory~1426_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~404_q\,
	datab => \intMem|Mux4~4_combout\,
	datac => \regFile|rs_mem|s_memory~532_q\,
	datad => \regFile|rs_mem|s_memory~1426_combout\,
	combout => \regFile|rs_mem|s_memory~1427_combout\);

-- Location: LCCOMB_X69_Y33_N24
\regFile|rs_mem|s_memory~148feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~148feeder_combout\ = \alu|Mux17~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux17~3_combout\,
	combout => \regFile|rs_mem|s_memory~148feeder_combout\);

-- Location: FF_X69_Y33_N25
\regFile|rs_mem|s_memory~148\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~148feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~148_q\);

-- Location: FF_X66_Y34_N21
\regFile|rs_mem|s_memory~276\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux17~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~276_q\);

-- Location: LCCOMB_X63_Y36_N10
\regFile|rs_mem|s_memory~212feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~212feeder_combout\ = \alu|Mux17~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux17~3_combout\,
	combout => \regFile|rs_mem|s_memory~212feeder_combout\);

-- Location: FF_X63_Y36_N11
\regFile|rs_mem|s_memory~212\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~212feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~212_q\);

-- Location: FF_X68_Y36_N7
\regFile|rs_mem|s_memory~84\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux17~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~84_q\);

-- Location: LCCOMB_X68_Y36_N6
\regFile|rs_mem|s_memory~1419\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1419_combout\ = (\intMem|Mux4~4_combout\ & (((\intMem|Mux3~1_combout\)))) # (!\intMem|Mux4~4_combout\ & ((\intMem|Mux3~1_combout\ & (\regFile|rs_mem|s_memory~212_q\)) # (!\intMem|Mux3~1_combout\ & 
-- ((\regFile|rs_mem|s_memory~84_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~212_q\,
	datab => \intMem|Mux4~4_combout\,
	datac => \regFile|rs_mem|s_memory~84_q\,
	datad => \intMem|Mux3~1_combout\,
	combout => \regFile|rs_mem|s_memory~1419_combout\);

-- Location: LCCOMB_X66_Y34_N20
\regFile|rs_mem|s_memory~1420\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1420_combout\ = (\intMem|Mux4~4_combout\ & ((\regFile|rs_mem|s_memory~1419_combout\ & ((\regFile|rs_mem|s_memory~276_q\))) # (!\regFile|rs_mem|s_memory~1419_combout\ & (\regFile|rs_mem|s_memory~148_q\)))) # 
-- (!\intMem|Mux4~4_combout\ & (((\regFile|rs_mem|s_memory~1419_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~148_q\,
	datab => \intMem|Mux4~4_combout\,
	datac => \regFile|rs_mem|s_memory~276_q\,
	datad => \regFile|rs_mem|s_memory~1419_combout\,
	combout => \regFile|rs_mem|s_memory~1420_combout\);

-- Location: LCCOMB_X61_Y34_N12
\regFile|rs_mem|s_memory~436feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~436feeder_combout\ = \alu|Mux17~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux17~3_combout\,
	combout => \regFile|rs_mem|s_memory~436feeder_combout\);

-- Location: FF_X61_Y34_N13
\regFile|rs_mem|s_memory~436\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~436feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~436_q\);

-- Location: FF_X63_Y34_N23
\regFile|rs_mem|s_memory~500\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux17~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~500_q\);

-- Location: LCCOMB_X69_Y34_N10
\regFile|rs_mem|s_memory~372feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~372feeder_combout\ = \alu|Mux17~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux17~3_combout\,
	combout => \regFile|rs_mem|s_memory~372feeder_combout\);

-- Location: FF_X69_Y34_N11
\regFile|rs_mem|s_memory~372\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~372feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~372_q\);

-- Location: FF_X63_Y34_N1
\regFile|rs_mem|s_memory~308\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux17~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~308_q\);

-- Location: LCCOMB_X63_Y34_N0
\regFile|rs_mem|s_memory~1421\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1421_combout\ = (\intMem|Mux4~4_combout\ & ((\regFile|rs_mem|s_memory~372_q\) # ((\intMem|Mux3~1_combout\)))) # (!\intMem|Mux4~4_combout\ & (((\regFile|rs_mem|s_memory~308_q\ & !\intMem|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~372_q\,
	datab => \intMem|Mux4~4_combout\,
	datac => \regFile|rs_mem|s_memory~308_q\,
	datad => \intMem|Mux3~1_combout\,
	combout => \regFile|rs_mem|s_memory~1421_combout\);

-- Location: LCCOMB_X63_Y34_N22
\regFile|rs_mem|s_memory~1422\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1422_combout\ = (\intMem|Mux3~1_combout\ & ((\regFile|rs_mem|s_memory~1421_combout\ & ((\regFile|rs_mem|s_memory~500_q\))) # (!\regFile|rs_mem|s_memory~1421_combout\ & (\regFile|rs_mem|s_memory~436_q\)))) # 
-- (!\intMem|Mux3~1_combout\ & (((\regFile|rs_mem|s_memory~1421_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux3~1_combout\,
	datab => \regFile|rs_mem|s_memory~436_q\,
	datac => \regFile|rs_mem|s_memory~500_q\,
	datad => \regFile|rs_mem|s_memory~1421_combout\,
	combout => \regFile|rs_mem|s_memory~1422_combout\);

-- Location: LCCOMB_X70_Y37_N6
\regFile|rs_mem|s_memory~180feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~180feeder_combout\ = \alu|Mux17~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux17~3_combout\,
	combout => \regFile|rs_mem|s_memory~180feeder_combout\);

-- Location: FF_X70_Y37_N7
\regFile|rs_mem|s_memory~180\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~180feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~180_q\);

-- Location: LCCOMB_X65_Y37_N14
\regFile|rs_mem|s_memory~116feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~116feeder_combout\ = \alu|Mux17~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux17~3_combout\,
	combout => \regFile|rs_mem|s_memory~116feeder_combout\);

-- Location: FF_X65_Y37_N15
\regFile|rs_mem|s_memory~116\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~116feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~116_q\);

-- Location: FF_X66_Y37_N25
\regFile|rs_mem|s_memory~52\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux17~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~52_q\);

-- Location: LCCOMB_X66_Y37_N24
\regFile|rs_mem|s_memory~1423\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1423_combout\ = (\intMem|Mux3~1_combout\ & (((\intMem|Mux4~4_combout\)))) # (!\intMem|Mux3~1_combout\ & ((\intMem|Mux4~4_combout\ & (\regFile|rs_mem|s_memory~116_q\)) # (!\intMem|Mux4~4_combout\ & 
-- ((\regFile|rs_mem|s_memory~52_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~116_q\,
	datab => \intMem|Mux3~1_combout\,
	datac => \regFile|rs_mem|s_memory~52_q\,
	datad => \intMem|Mux4~4_combout\,
	combout => \regFile|rs_mem|s_memory~1423_combout\);

-- Location: FF_X66_Y37_N11
\regFile|rs_mem|s_memory~244\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux17~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~244_q\);

-- Location: LCCOMB_X66_Y37_N10
\regFile|rs_mem|s_memory~1424\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1424_combout\ = (\regFile|rs_mem|s_memory~1423_combout\ & (((\regFile|rs_mem|s_memory~244_q\) # (!\intMem|Mux3~1_combout\)))) # (!\regFile|rs_mem|s_memory~1423_combout\ & (\regFile|rs_mem|s_memory~180_q\ & 
-- ((\intMem|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~180_q\,
	datab => \regFile|rs_mem|s_memory~1423_combout\,
	datac => \regFile|rs_mem|s_memory~244_q\,
	datad => \intMem|Mux3~1_combout\,
	combout => \regFile|rs_mem|s_memory~1424_combout\);

-- Location: LCCOMB_X63_Y34_N28
\regFile|rs_mem|s_memory~1425\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1425_combout\ = (\intMem|Mux5~0_combout\ & ((\intMem|Mux2~1_combout\ & (\regFile|rs_mem|s_memory~1422_combout\)) # (!\intMem|Mux2~1_combout\ & ((\regFile|rs_mem|s_memory~1424_combout\))))) # (!\intMem|Mux5~0_combout\ & 
-- (\intMem|Mux2~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux5~0_combout\,
	datab => \intMem|Mux2~1_combout\,
	datac => \regFile|rs_mem|s_memory~1422_combout\,
	datad => \regFile|rs_mem|s_memory~1424_combout\,
	combout => \regFile|rs_mem|s_memory~1425_combout\);

-- Location: LCCOMB_X63_Y34_N2
\regFile|rs_mem|s_memory~1428\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1428_combout\ = (\intMem|Mux5~0_combout\ & (((\regFile|rs_mem|s_memory~1425_combout\)))) # (!\intMem|Mux5~0_combout\ & ((\regFile|rs_mem|s_memory~1425_combout\ & (\regFile|rs_mem|s_memory~1427_combout\)) # 
-- (!\regFile|rs_mem|s_memory~1425_combout\ & ((\regFile|rs_mem|s_memory~1420_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux5~0_combout\,
	datab => \regFile|rs_mem|s_memory~1427_combout\,
	datac => \regFile|rs_mem|s_memory~1420_combout\,
	datad => \regFile|rs_mem|s_memory~1425_combout\,
	combout => \regFile|rs_mem|s_memory~1428_combout\);

-- Location: LCCOMB_X63_Y34_N12
\regFile|rs_mem|readData[14]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|readData[14]~18_combout\ = (!\regFile|rs_mem|Equal0~0_combout\ & \regFile|rs_mem|s_memory~1428_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regFile|rs_mem|Equal0~0_combout\,
	datad => \regFile|rs_mem|s_memory~1428_combout\,
	combout => \regFile|rs_mem|readData[14]~18_combout\);

-- Location: LCCOMB_X70_Y37_N30
\regFile|rs_mem|s_memory~179feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~179feeder_combout\ = \alu|Mux18~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux18~3_combout\,
	combout => \regFile|rs_mem|s_memory~179feeder_combout\);

-- Location: FF_X70_Y37_N31
\regFile|rs_mem|s_memory~179\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~179feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~179_q\);

-- Location: LCCOMB_X65_Y37_N8
\regFile|rs_mem|s_memory~115feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~115feeder_combout\ = \alu|Mux18~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux18~3_combout\,
	combout => \regFile|rs_mem|s_memory~115feeder_combout\);

-- Location: FF_X65_Y37_N9
\regFile|rs_mem|s_memory~115\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~115feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~115_q\);

-- Location: FF_X66_Y37_N21
\regFile|rs_mem|s_memory~51\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux18~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~51_q\);

-- Location: LCCOMB_X66_Y37_N20
\regFile|rs_mem|s_memory~1433\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1433_combout\ = (\intMem|Mux3~1_combout\ & (((\intMem|Mux4~4_combout\)))) # (!\intMem|Mux3~1_combout\ & ((\intMem|Mux4~4_combout\ & (\regFile|rs_mem|s_memory~115_q\)) # (!\intMem|Mux4~4_combout\ & 
-- ((\regFile|rs_mem|s_memory~51_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~115_q\,
	datab => \intMem|Mux3~1_combout\,
	datac => \regFile|rs_mem|s_memory~51_q\,
	datad => \intMem|Mux4~4_combout\,
	combout => \regFile|rs_mem|s_memory~1433_combout\);

-- Location: FF_X66_Y37_N19
\regFile|rs_mem|s_memory~243\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux18~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~243_q\);

-- Location: LCCOMB_X66_Y37_N18
\regFile|rs_mem|s_memory~1434\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1434_combout\ = (\regFile|rs_mem|s_memory~1433_combout\ & (((\regFile|rs_mem|s_memory~243_q\) # (!\intMem|Mux3~1_combout\)))) # (!\regFile|rs_mem|s_memory~1433_combout\ & (\regFile|rs_mem|s_memory~179_q\ & 
-- ((\intMem|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~179_q\,
	datab => \regFile|rs_mem|s_memory~1433_combout\,
	datac => \regFile|rs_mem|s_memory~243_q\,
	datad => \intMem|Mux3~1_combout\,
	combout => \regFile|rs_mem|s_memory~1434_combout\);

-- Location: LCCOMB_X70_Y34_N0
\regFile|rs_mem|s_memory~435feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~435feeder_combout\ = \alu|Mux18~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux18~3_combout\,
	combout => \regFile|rs_mem|s_memory~435feeder_combout\);

-- Location: FF_X70_Y34_N1
\regFile|rs_mem|s_memory~435\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~435feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~435_q\);

-- Location: FF_X63_Y34_N5
\regFile|rs_mem|s_memory~499\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux18~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~499_q\);

-- Location: LCCOMB_X70_Y37_N24
\regFile|rs_mem|s_memory~371feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~371feeder_combout\ = \alu|Mux18~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux18~3_combout\,
	combout => \regFile|rs_mem|s_memory~371feeder_combout\);

-- Location: FF_X70_Y37_N25
\regFile|rs_mem|s_memory~371\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~371feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~371_q\);

-- Location: FF_X63_Y34_N11
\regFile|rs_mem|s_memory~307\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux18~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~307_q\);

-- Location: LCCOMB_X63_Y34_N10
\regFile|rs_mem|s_memory~1431\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1431_combout\ = (\intMem|Mux3~1_combout\ & (((\intMem|Mux4~4_combout\)))) # (!\intMem|Mux3~1_combout\ & ((\intMem|Mux4~4_combout\ & (\regFile|rs_mem|s_memory~371_q\)) # (!\intMem|Mux4~4_combout\ & 
-- ((\regFile|rs_mem|s_memory~307_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~371_q\,
	datab => \intMem|Mux3~1_combout\,
	datac => \regFile|rs_mem|s_memory~307_q\,
	datad => \intMem|Mux4~4_combout\,
	combout => \regFile|rs_mem|s_memory~1431_combout\);

-- Location: LCCOMB_X63_Y34_N4
\regFile|rs_mem|s_memory~1432\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1432_combout\ = (\intMem|Mux3~1_combout\ & ((\regFile|rs_mem|s_memory~1431_combout\ & ((\regFile|rs_mem|s_memory~499_q\))) # (!\regFile|rs_mem|s_memory~1431_combout\ & (\regFile|rs_mem|s_memory~435_q\)))) # 
-- (!\intMem|Mux3~1_combout\ & (((\regFile|rs_mem|s_memory~1431_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~435_q\,
	datab => \intMem|Mux3~1_combout\,
	datac => \regFile|rs_mem|s_memory~499_q\,
	datad => \regFile|rs_mem|s_memory~1431_combout\,
	combout => \regFile|rs_mem|s_memory~1432_combout\);

-- Location: LCCOMB_X66_Y34_N30
\regFile|rs_mem|s_memory~1435\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1435_combout\ = (\intMem|Mux2~1_combout\ & (((\regFile|rs_mem|s_memory~1432_combout\) # (!\intMem|Mux5~0_combout\)))) # (!\intMem|Mux2~1_combout\ & (\regFile|rs_mem|s_memory~1434_combout\ & ((\intMem|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~1434_combout\,
	datab => \intMem|Mux2~1_combout\,
	datac => \regFile|rs_mem|s_memory~1432_combout\,
	datad => \intMem|Mux5~0_combout\,
	combout => \regFile|rs_mem|s_memory~1435_combout\);

-- Location: LCCOMB_X63_Y36_N0
\regFile|rs_mem|s_memory~211feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~211feeder_combout\ = \alu|Mux18~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux18~3_combout\,
	combout => \regFile|rs_mem|s_memory~211feeder_combout\);

-- Location: FF_X63_Y36_N1
\regFile|rs_mem|s_memory~211\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~211feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~211_q\);

-- Location: FF_X63_Y33_N1
\regFile|rs_mem|s_memory~83\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux18~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~83_q\);

-- Location: LCCOMB_X63_Y33_N0
\regFile|rs_mem|s_memory~1429\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1429_combout\ = (\intMem|Mux3~1_combout\ & ((\regFile|rs_mem|s_memory~211_q\) # ((\intMem|Mux4~4_combout\)))) # (!\intMem|Mux3~1_combout\ & (((\regFile|rs_mem|s_memory~83_q\ & !\intMem|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux3~1_combout\,
	datab => \regFile|rs_mem|s_memory~211_q\,
	datac => \regFile|rs_mem|s_memory~83_q\,
	datad => \intMem|Mux4~4_combout\,
	combout => \regFile|rs_mem|s_memory~1429_combout\);

-- Location: FF_X66_Y34_N5
\regFile|rs_mem|s_memory~275\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux18~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~275_q\);

-- Location: LCCOMB_X66_Y23_N12
\regFile|rs_mem|s_memory~147feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~147feeder_combout\ = \alu|Mux18~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux18~3_combout\,
	combout => \regFile|rs_mem|s_memory~147feeder_combout\);

-- Location: FF_X66_Y23_N13
\regFile|rs_mem|s_memory~147\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~147feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~147_q\);

-- Location: LCCOMB_X66_Y34_N4
\regFile|rs_mem|s_memory~1430\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1430_combout\ = (\regFile|rs_mem|s_memory~1429_combout\ & (((\regFile|rs_mem|s_memory~275_q\)) # (!\intMem|Mux4~4_combout\))) # (!\regFile|rs_mem|s_memory~1429_combout\ & (\intMem|Mux4~4_combout\ & 
-- ((\regFile|rs_mem|s_memory~147_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~1429_combout\,
	datab => \intMem|Mux4~4_combout\,
	datac => \regFile|rs_mem|s_memory~275_q\,
	datad => \regFile|rs_mem|s_memory~147_q\,
	combout => \regFile|rs_mem|s_memory~1430_combout\);

-- Location: FF_X67_Y35_N13
\regFile|rs_mem|s_memory~403\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux18~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~403_q\);

-- Location: FF_X66_Y34_N1
\regFile|rs_mem|s_memory~531\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux18~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~531_q\);

-- Location: LCCOMB_X67_Y36_N16
\regFile|rs_mem|s_memory~467feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~467feeder_combout\ = \alu|Mux18~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux18~3_combout\,
	combout => \regFile|rs_mem|s_memory~467feeder_combout\);

-- Location: FF_X67_Y36_N17
\regFile|rs_mem|s_memory~467\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~467feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~467_q\);

-- Location: FF_X67_Y36_N23
\regFile|rs_mem|s_memory~339\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux18~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~339_q\);

-- Location: LCCOMB_X67_Y36_N22
\regFile|rs_mem|s_memory~1436\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1436_combout\ = (\intMem|Mux3~1_combout\ & ((\regFile|rs_mem|s_memory~467_q\) # ((\intMem|Mux4~4_combout\)))) # (!\intMem|Mux3~1_combout\ & (((\regFile|rs_mem|s_memory~339_q\ & !\intMem|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux3~1_combout\,
	datab => \regFile|rs_mem|s_memory~467_q\,
	datac => \regFile|rs_mem|s_memory~339_q\,
	datad => \intMem|Mux4~4_combout\,
	combout => \regFile|rs_mem|s_memory~1436_combout\);

-- Location: LCCOMB_X66_Y34_N0
\regFile|rs_mem|s_memory~1437\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1437_combout\ = (\intMem|Mux4~4_combout\ & ((\regFile|rs_mem|s_memory~1436_combout\ & ((\regFile|rs_mem|s_memory~531_q\))) # (!\regFile|rs_mem|s_memory~1436_combout\ & (\regFile|rs_mem|s_memory~403_q\)))) # 
-- (!\intMem|Mux4~4_combout\ & (((\regFile|rs_mem|s_memory~1436_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~403_q\,
	datab => \intMem|Mux4~4_combout\,
	datac => \regFile|rs_mem|s_memory~531_q\,
	datad => \regFile|rs_mem|s_memory~1436_combout\,
	combout => \regFile|rs_mem|s_memory~1437_combout\);

-- Location: LCCOMB_X66_Y34_N2
\regFile|rs_mem|s_memory~1438\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1438_combout\ = (\regFile|rs_mem|s_memory~1435_combout\ & ((\intMem|Mux5~0_combout\) # ((\regFile|rs_mem|s_memory~1437_combout\)))) # (!\regFile|rs_mem|s_memory~1435_combout\ & (!\intMem|Mux5~0_combout\ & 
-- (\regFile|rs_mem|s_memory~1430_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~1435_combout\,
	datab => \intMem|Mux5~0_combout\,
	datac => \regFile|rs_mem|s_memory~1430_combout\,
	datad => \regFile|rs_mem|s_memory~1437_combout\,
	combout => \regFile|rs_mem|s_memory~1438_combout\);

-- Location: LCCOMB_X67_Y35_N6
\alu|RESULT~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|RESULT~47_combout\ = \muxALU|muxOut[13]~79_combout\ $ (((!\regFile|rs_mem|Equal0~0_combout\ & \regFile|rs_mem|s_memory~1438_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|Equal0~0_combout\,
	datab => \muxALU|muxOut[13]~79_combout\,
	datad => \regFile|rs_mem|s_memory~1438_combout\,
	combout => \alu|RESULT~47_combout\);

-- Location: LCCOMB_X67_Y35_N18
\regFile|rs_mem|readData[13]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|readData[13]~19_combout\ = (!\regFile|rs_mem|Equal0~0_combout\ & \regFile|rs_mem|s_memory~1438_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|Equal0~0_combout\,
	datad => \regFile|rs_mem|s_memory~1438_combout\,
	combout => \regFile|rs_mem|readData[13]~19_combout\);

-- Location: LCCOMB_X66_Y35_N4
\alu|Mux18~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux18~1_combout\ = (\ALUCtrl|Mux5~1_combout\ & ((\muxALU|muxOut[13]~79_combout\) # ((\ALUCtrl|Mux4~0_combout\) # (\regFile|rs_mem|readData[13]~19_combout\)))) # (!\ALUCtrl|Mux5~1_combout\ & (\muxALU|muxOut[13]~79_combout\ & (!\ALUCtrl|Mux4~0_combout\ 
-- & \regFile|rs_mem|readData[13]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCtrl|Mux5~1_combout\,
	datab => \muxALU|muxOut[13]~79_combout\,
	datac => \ALUCtrl|Mux4~0_combout\,
	datad => \regFile|rs_mem|readData[13]~19_combout\,
	combout => \alu|Mux18~1_combout\);

-- Location: LCCOMB_X61_Y31_N30
\intMem|Mux12~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \intMem|Mux12~3_combout\ = (\pcUp|s_pc\(4) & ((\pcUp|s_pc\(5)) # (\intMem|Mux4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcUp|s_pc\(4),
	datac => \pcUp|s_pc\(5),
	datad => \intMem|Mux4~0_combout\,
	combout => \intMem|Mux12~3_combout\);

-- Location: LCCOMB_X66_Y28_N6
\regFile|rt_mem|s_memory~402feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~402feeder_combout\ = \alu|Mux19~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux19~3_combout\,
	combout => \regFile|rt_mem|s_memory~402feeder_combout\);

-- Location: FF_X66_Y28_N7
\regFile|rt_mem|s_memory~402\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~402feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~402_q\);

-- Location: FF_X61_Y34_N17
\regFile|rt_mem|s_memory~370\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux19~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~370_q\);

-- Location: FF_X69_Y36_N13
\regFile|rt_mem|s_memory~306\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux19~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~306_q\);

-- Location: LCCOMB_X69_Y36_N12
\regFile|rt_mem|s_memory~1261\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1261_combout\ = (\intMem|Mux8~0_combout\ & (!\intMem|Mux9~2_combout\)) # (!\intMem|Mux8~0_combout\ & ((\regFile|rt_mem|s_memory~306_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \intMem|Mux9~2_combout\,
	datac => \regFile|rt_mem|s_memory~306_q\,
	datad => \intMem|Mux8~0_combout\,
	combout => \regFile|rt_mem|s_memory~1261_combout\);

-- Location: LCCOMB_X61_Y34_N16
\regFile|rt_mem|s_memory~1262\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1262_combout\ = (\intMem|Mux8~0_combout\ & ((\regFile|rt_mem|s_memory~1261_combout\ & (\regFile|rt_mem|s_memory~402_q\)) # (!\regFile|rt_mem|s_memory~1261_combout\ & ((\regFile|rt_mem|s_memory~370_q\))))) # 
-- (!\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~1261_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~402_q\,
	datab => \intMem|Mux8~0_combout\,
	datac => \regFile|rt_mem|s_memory~370_q\,
	datad => \regFile|rt_mem|s_memory~1261_combout\,
	combout => \regFile|rt_mem|s_memory~1262_combout\);

-- Location: LCCOMB_X62_Y28_N0
\regFile|rt_mem|s_memory~466feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~466feeder_combout\ = \alu|Mux19~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux19~3_combout\,
	combout => \regFile|rt_mem|s_memory~466feeder_combout\);

-- Location: FF_X62_Y28_N1
\regFile|rt_mem|s_memory~466\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~466feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~466_q\);

-- Location: FF_X65_Y36_N7
\regFile|rt_mem|s_memory~530\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux19~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~530_q\);

-- Location: LCCOMB_X62_Y36_N28
\regFile|rt_mem|s_memory~434feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~434feeder_combout\ = \alu|Mux19~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux19~3_combout\,
	combout => \regFile|rt_mem|s_memory~434feeder_combout\);

-- Location: FF_X62_Y36_N29
\regFile|rt_mem|s_memory~434\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~434feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~434_q\);

-- Location: FF_X65_Y36_N21
\regFile|rt_mem|s_memory~498\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux19~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~498_q\);

-- Location: LCCOMB_X65_Y36_N20
\regFile|rt_mem|s_memory~1268\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1268_combout\ = (\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~498_q\)) # (!\intMem|Mux9~2_combout\))) # (!\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~434_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux9~2_combout\,
	datab => \regFile|rt_mem|s_memory~434_q\,
	datac => \regFile|rt_mem|s_memory~498_q\,
	datad => \intMem|Mux8~0_combout\,
	combout => \regFile|rt_mem|s_memory~1268_combout\);

-- Location: LCCOMB_X65_Y36_N6
\regFile|rt_mem|s_memory~1269\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1269_combout\ = (\intMem|Mux9~1_combout\ & (((\regFile|rt_mem|s_memory~1268_combout\)))) # (!\intMem|Mux9~1_combout\ & ((\regFile|rt_mem|s_memory~1268_combout\ & ((\regFile|rt_mem|s_memory~530_q\))) # 
-- (!\regFile|rt_mem|s_memory~1268_combout\ & (\regFile|rt_mem|s_memory~466_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~466_q\,
	datab => \intMem|Mux9~1_combout\,
	datac => \regFile|rt_mem|s_memory~530_q\,
	datad => \regFile|rt_mem|s_memory~1268_combout\,
	combout => \regFile|rt_mem|s_memory~1269_combout\);

-- Location: LCCOMB_X60_Y29_N22
\regFile|rt_mem|s_memory~50feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~50feeder_combout\ = \alu|Mux19~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux19~3_combout\,
	combout => \regFile|rt_mem|s_memory~50feeder_combout\);

-- Location: FF_X60_Y29_N23
\regFile|rt_mem|s_memory~50\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~50feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~50_q\);

-- Location: LCCOMB_X61_Y31_N26
\regFile|rt_mem|s_memory~1265\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1265_combout\ = (\intMem|Mux8~0_combout\ & (!\intMem|Mux9~2_combout\)) # (!\intMem|Mux8~0_combout\ & ((\regFile|rt_mem|s_memory~50_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux9~2_combout\,
	datac => \intMem|Mux8~0_combout\,
	datad => \regFile|rt_mem|s_memory~50_q\,
	combout => \regFile|rt_mem|s_memory~1265_combout\);

-- Location: FF_X61_Y31_N5
\regFile|rt_mem|s_memory~146\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux19~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~146_q\);

-- Location: FF_X67_Y31_N15
\regFile|rt_mem|s_memory~114\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux19~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~114_q\);

-- Location: LCCOMB_X61_Y31_N4
\regFile|rt_mem|s_memory~1266\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1266_combout\ = (\regFile|rt_mem|s_memory~1265_combout\ & (((\regFile|rt_mem|s_memory~146_q\)) # (!\intMem|Mux8~0_combout\))) # (!\regFile|rt_mem|s_memory~1265_combout\ & (\intMem|Mux8~0_combout\ & 
-- ((\regFile|rt_mem|s_memory~114_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~1265_combout\,
	datab => \intMem|Mux8~0_combout\,
	datac => \regFile|rt_mem|s_memory~146_q\,
	datad => \regFile|rt_mem|s_memory~114_q\,
	combout => \regFile|rt_mem|s_memory~1266_combout\);

-- Location: LCCOMB_X59_Y33_N30
\regFile|rt_mem|s_memory~210feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~210feeder_combout\ = \alu|Mux19~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux19~3_combout\,
	combout => \regFile|rt_mem|s_memory~210feeder_combout\);

-- Location: FF_X59_Y33_N31
\regFile|rt_mem|s_memory~210\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~210feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~210_q\);

-- Location: FF_X61_Y31_N29
\regFile|rt_mem|s_memory~274\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux19~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~274_q\);

-- Location: LCCOMB_X65_Y35_N16
\regFile|rt_mem|s_memory~178feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~178feeder_combout\ = \alu|Mux19~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux19~3_combout\,
	combout => \regFile|rt_mem|s_memory~178feeder_combout\);

-- Location: FF_X65_Y35_N17
\regFile|rt_mem|s_memory~178\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~178feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~178_q\);

-- Location: FF_X70_Y35_N5
\regFile|rt_mem|s_memory~242\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux19~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~242_q\);

-- Location: LCCOMB_X70_Y35_N4
\regFile|rt_mem|s_memory~1263\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1263_combout\ = (\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~242_q\)) # (!\intMem|Mux9~2_combout\))) # (!\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~178_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux9~2_combout\,
	datab => \regFile|rt_mem|s_memory~178_q\,
	datac => \regFile|rt_mem|s_memory~242_q\,
	datad => \intMem|Mux8~0_combout\,
	combout => \regFile|rt_mem|s_memory~1263_combout\);

-- Location: LCCOMB_X61_Y31_N28
\regFile|rt_mem|s_memory~1264\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1264_combout\ = (\intMem|Mux9~1_combout\ & (((\regFile|rt_mem|s_memory~1263_combout\)))) # (!\intMem|Mux9~1_combout\ & ((\regFile|rt_mem|s_memory~1263_combout\ & ((\regFile|rt_mem|s_memory~274_q\))) # 
-- (!\regFile|rt_mem|s_memory~1263_combout\ & (\regFile|rt_mem|s_memory~210_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux9~1_combout\,
	datab => \regFile|rt_mem|s_memory~210_q\,
	datac => \regFile|rt_mem|s_memory~274_q\,
	datad => \regFile|rt_mem|s_memory~1263_combout\,
	combout => \regFile|rt_mem|s_memory~1264_combout\);

-- Location: LCCOMB_X61_Y31_N2
\regFile|rt_mem|s_memory~1267\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1267_combout\ = (\intMem|Mux2~1_combout\ & (((\regFile|rt_mem|s_memory~1264_combout\)) # (!\intMem|Mux5~0_combout\))) # (!\intMem|Mux2~1_combout\ & (\intMem|Mux5~0_combout\ & (\regFile|rt_mem|s_memory~1266_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux2~1_combout\,
	datab => \intMem|Mux5~0_combout\,
	datac => \regFile|rt_mem|s_memory~1266_combout\,
	datad => \regFile|rt_mem|s_memory~1264_combout\,
	combout => \regFile|rt_mem|s_memory~1267_combout\);

-- Location: LCCOMB_X61_Y31_N16
\regFile|rt_mem|s_memory~1270\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1270_combout\ = (\intMem|Mux5~0_combout\ & (((\regFile|rt_mem|s_memory~1267_combout\)))) # (!\intMem|Mux5~0_combout\ & ((\regFile|rt_mem|s_memory~1267_combout\ & ((\regFile|rt_mem|s_memory~1269_combout\))) # 
-- (!\regFile|rt_mem|s_memory~1267_combout\ & (\regFile|rt_mem|s_memory~1262_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux5~0_combout\,
	datab => \regFile|rt_mem|s_memory~1262_combout\,
	datac => \regFile|rt_mem|s_memory~1269_combout\,
	datad => \regFile|rt_mem|s_memory~1267_combout\,
	combout => \regFile|rt_mem|s_memory~1270_combout\);

-- Location: LCCOMB_X61_Y31_N8
\muxALU|muxOut[12]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxALU|muxOut[12]~57_combout\ = (\muxALU|muxOut[12]~55_combout\ & (((\muxALU|muxOut[0]~53_combout\ & \regFile|rt_mem|s_memory~1270_combout\)) # (!\intMem|Mux12~3_combout\))) # (!\muxALU|muxOut[12]~55_combout\ & (\muxALU|muxOut[0]~53_combout\ & 
-- ((\regFile|rt_mem|s_memory~1270_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxALU|muxOut[12]~55_combout\,
	datab => \muxALU|muxOut[0]~53_combout\,
	datac => \intMem|Mux12~3_combout\,
	datad => \regFile|rt_mem|s_memory~1270_combout\,
	combout => \muxALU|muxOut[12]~57_combout\);

-- Location: LCCOMB_X69_Y32_N14
\regFile|rt_mem|s_memory~273feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~273feeder_combout\ = \alu|Mux20~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux20~3_combout\,
	combout => \regFile|rt_mem|s_memory~273feeder_combout\);

-- Location: FF_X69_Y32_N15
\regFile|rt_mem|s_memory~273\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~273feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~273_q\);

-- Location: FF_X70_Y35_N3
\regFile|rt_mem|s_memory~241\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux20~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~241_q\);

-- Location: FF_X70_Y35_N13
\regFile|rt_mem|s_memory~177\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux20~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~177_q\);

-- Location: LCCOMB_X70_Y35_N12
\regFile|rt_mem|s_memory~1271\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1271_combout\ = (\intMem|Mux8~0_combout\ & (!\intMem|Mux9~2_combout\)) # (!\intMem|Mux8~0_combout\ & ((\regFile|rt_mem|s_memory~177_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux9~2_combout\,
	datac => \regFile|rt_mem|s_memory~177_q\,
	datad => \intMem|Mux8~0_combout\,
	combout => \regFile|rt_mem|s_memory~1271_combout\);

-- Location: LCCOMB_X70_Y35_N2
\regFile|rt_mem|s_memory~1272\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1272_combout\ = (\intMem|Mux8~0_combout\ & ((\regFile|rt_mem|s_memory~1271_combout\ & (\regFile|rt_mem|s_memory~273_q\)) # (!\regFile|rt_mem|s_memory~1271_combout\ & ((\regFile|rt_mem|s_memory~241_q\))))) # 
-- (!\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~1271_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~273_q\,
	datab => \intMem|Mux8~0_combout\,
	datac => \regFile|rt_mem|s_memory~241_q\,
	datad => \regFile|rt_mem|s_memory~1271_combout\,
	combout => \regFile|rt_mem|s_memory~1272_combout\);

-- Location: LCCOMB_X62_Y34_N0
\regFile|rt_mem|s_memory~497feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~497feeder_combout\ = \alu|Mux20~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux20~3_combout\,
	combout => \regFile|rt_mem|s_memory~497feeder_combout\);

-- Location: FF_X62_Y34_N1
\regFile|rt_mem|s_memory~497\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~497feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~497_q\);

-- Location: FF_X62_Y34_N7
\regFile|rt_mem|s_memory~529\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux20~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~529_q\);

-- Location: FF_X61_Y34_N21
\regFile|rt_mem|s_memory~433\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux20~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~433_q\);

-- Location: LCCOMB_X61_Y34_N20
\regFile|rt_mem|s_memory~1278\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1278_combout\ = (\intMem|Mux8~0_combout\ & (!\intMem|Mux9~2_combout\)) # (!\intMem|Mux8~0_combout\ & ((\regFile|rt_mem|s_memory~433_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \intMem|Mux9~2_combout\,
	datac => \regFile|rt_mem|s_memory~433_q\,
	datad => \intMem|Mux8~0_combout\,
	combout => \regFile|rt_mem|s_memory~1278_combout\);

-- Location: LCCOMB_X62_Y34_N6
\regFile|rt_mem|s_memory~1279\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1279_combout\ = (\intMem|Mux8~0_combout\ & ((\regFile|rt_mem|s_memory~1278_combout\ & ((\regFile|rt_mem|s_memory~529_q\))) # (!\regFile|rt_mem|s_memory~1278_combout\ & (\regFile|rt_mem|s_memory~497_q\)))) # 
-- (!\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~1278_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux8~0_combout\,
	datab => \regFile|rt_mem|s_memory~497_q\,
	datac => \regFile|rt_mem|s_memory~529_q\,
	datad => \regFile|rt_mem|s_memory~1278_combout\,
	combout => \regFile|rt_mem|s_memory~1279_combout\);

-- Location: LCCOMB_X60_Y30_N26
\regFile|rt_mem|s_memory~81feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~81feeder_combout\ = \alu|Mux20~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux20~3_combout\,
	combout => \regFile|rt_mem|s_memory~81feeder_combout\);

-- Location: FF_X60_Y30_N27
\regFile|rt_mem|s_memory~81\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~81feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~81_q\);

-- Location: FF_X63_Y31_N9
\regFile|rt_mem|s_memory~145\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux20~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~145_q\);

-- Location: LCCOMB_X63_Y27_N22
\regFile|rt_mem|s_memory~49feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~49feeder_combout\ = \alu|Mux20~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux20~3_combout\,
	combout => \regFile|rt_mem|s_memory~49feeder_combout\);

-- Location: FF_X63_Y27_N23
\regFile|rt_mem|s_memory~49\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~49feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~49_q\);

-- Location: FF_X63_Y31_N11
\regFile|rt_mem|s_memory~113\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux20~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~113_q\);

-- Location: LCCOMB_X63_Y31_N10
\regFile|rt_mem|s_memory~1275\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1275_combout\ = (\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~113_q\)) # (!\intMem|Mux9~2_combout\))) # (!\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~49_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux9~2_combout\,
	datab => \regFile|rt_mem|s_memory~49_q\,
	datac => \regFile|rt_mem|s_memory~113_q\,
	datad => \intMem|Mux8~0_combout\,
	combout => \regFile|rt_mem|s_memory~1275_combout\);

-- Location: LCCOMB_X63_Y31_N8
\regFile|rt_mem|s_memory~1276\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1276_combout\ = (\intMem|Mux9~1_combout\ & (((\regFile|rt_mem|s_memory~1275_combout\)))) # (!\intMem|Mux9~1_combout\ & ((\regFile|rt_mem|s_memory~1275_combout\ & ((\regFile|rt_mem|s_memory~145_q\))) # 
-- (!\regFile|rt_mem|s_memory~1275_combout\ & (\regFile|rt_mem|s_memory~81_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux9~1_combout\,
	datab => \regFile|rt_mem|s_memory~81_q\,
	datac => \regFile|rt_mem|s_memory~145_q\,
	datad => \regFile|rt_mem|s_memory~1275_combout\,
	combout => \regFile|rt_mem|s_memory~1276_combout\);

-- Location: LCCOMB_X60_Y34_N14
\regFile|rt_mem|s_memory~337feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~337feeder_combout\ = \alu|Mux20~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux20~3_combout\,
	combout => \regFile|rt_mem|s_memory~337feeder_combout\);

-- Location: FF_X60_Y34_N15
\regFile|rt_mem|s_memory~337\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~337feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~337_q\);

-- Location: FF_X62_Y31_N15
\regFile|rt_mem|s_memory~401\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux20~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~401_q\);

-- Location: LCCOMB_X61_Y29_N24
\regFile|rt_mem|s_memory~305feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~305feeder_combout\ = \alu|Mux20~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux20~3_combout\,
	combout => \regFile|rt_mem|s_memory~305feeder_combout\);

-- Location: FF_X61_Y29_N25
\regFile|rt_mem|s_memory~305\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~305feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~305_q\);

-- Location: FF_X62_Y31_N29
\regFile|rt_mem|s_memory~369\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux20~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~369_q\);

-- Location: LCCOMB_X62_Y31_N28
\regFile|rt_mem|s_memory~1273\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1273_combout\ = (\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~369_q\)) # (!\intMem|Mux9~2_combout\))) # (!\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~305_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux9~2_combout\,
	datab => \regFile|rt_mem|s_memory~305_q\,
	datac => \regFile|rt_mem|s_memory~369_q\,
	datad => \intMem|Mux8~0_combout\,
	combout => \regFile|rt_mem|s_memory~1273_combout\);

-- Location: LCCOMB_X62_Y31_N14
\regFile|rt_mem|s_memory~1274\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1274_combout\ = (\intMem|Mux9~1_combout\ & (((\regFile|rt_mem|s_memory~1273_combout\)))) # (!\intMem|Mux9~1_combout\ & ((\regFile|rt_mem|s_memory~1273_combout\ & ((\regFile|rt_mem|s_memory~401_q\))) # 
-- (!\regFile|rt_mem|s_memory~1273_combout\ & (\regFile|rt_mem|s_memory~337_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux9~1_combout\,
	datab => \regFile|rt_mem|s_memory~337_q\,
	datac => \regFile|rt_mem|s_memory~401_q\,
	datad => \regFile|rt_mem|s_memory~1273_combout\,
	combout => \regFile|rt_mem|s_memory~1274_combout\);

-- Location: LCCOMB_X63_Y31_N18
\regFile|rt_mem|s_memory~1277\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1277_combout\ = (\intMem|Mux5~0_combout\ & (!\intMem|Mux2~1_combout\ & (\regFile|rt_mem|s_memory~1276_combout\))) # (!\intMem|Mux5~0_combout\ & ((\intMem|Mux2~1_combout\) # ((\regFile|rt_mem|s_memory~1274_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux5~0_combout\,
	datab => \intMem|Mux2~1_combout\,
	datac => \regFile|rt_mem|s_memory~1276_combout\,
	datad => \regFile|rt_mem|s_memory~1274_combout\,
	combout => \regFile|rt_mem|s_memory~1277_combout\);

-- Location: LCCOMB_X63_Y31_N12
\regFile|rt_mem|s_memory~1280\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1280_combout\ = (\intMem|Mux2~1_combout\ & ((\regFile|rt_mem|s_memory~1277_combout\ & ((\regFile|rt_mem|s_memory~1279_combout\))) # (!\regFile|rt_mem|s_memory~1277_combout\ & (\regFile|rt_mem|s_memory~1272_combout\)))) # 
-- (!\intMem|Mux2~1_combout\ & (((\regFile|rt_mem|s_memory~1277_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~1272_combout\,
	datab => \intMem|Mux2~1_combout\,
	datac => \regFile|rt_mem|s_memory~1279_combout\,
	datad => \regFile|rt_mem|s_memory~1277_combout\,
	combout => \regFile|rt_mem|s_memory~1280_combout\);

-- Location: LCCOMB_X63_Y31_N6
\muxALU|muxOut[11]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxALU|muxOut[11]~80_combout\ = (\SW[6]~input_o\ & (((\intMem|Mux14~6_combout\)))) # (!\SW[6]~input_o\ & (!\regFile|rt_mem|Equal0~0_combout\ & ((\regFile|rt_mem|s_memory~1280_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|Equal0~0_combout\,
	datab => \intMem|Mux14~6_combout\,
	datac => \SW[6]~input_o\,
	datad => \regFile|rt_mem|s_memory~1280_combout\,
	combout => \muxALU|muxOut[11]~80_combout\);

-- Location: LCCOMB_X63_Y31_N22
\alu|Mux20~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux20~1_combout\ = (\muxALU|muxOut[11]~80_combout\ & ((\ALUCtrl|Mux5~1_combout\) # ((!\ALUCtrl|Mux4~0_combout\ & \regFile|rs_mem|readData[11]~21_combout\)))) # (!\muxALU|muxOut[11]~80_combout\ & (\ALUCtrl|Mux5~1_combout\ & ((\ALUCtrl|Mux4~0_combout\) 
-- # (\regFile|rs_mem|readData[11]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxALU|muxOut[11]~80_combout\,
	datab => \ALUCtrl|Mux4~0_combout\,
	datac => \ALUCtrl|Mux5~1_combout\,
	datad => \regFile|rs_mem|readData[11]~21_combout\,
	combout => \alu|Mux20~1_combout\);

-- Location: LCCOMB_X63_Y31_N26
\alu|RESULT~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|RESULT~45_combout\ = \muxALU|muxOut[11]~80_combout\ $ (((!\regFile|rs_mem|Equal0~0_combout\ & \regFile|rs_mem|s_memory~1458_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxALU|muxOut[11]~80_combout\,
	datab => \regFile|rs_mem|Equal0~0_combout\,
	datad => \regFile|rs_mem|s_memory~1458_combout\,
	combout => \alu|RESULT~45_combout\);

-- Location: LCCOMB_X62_Y28_N10
\regFile|rt_mem|s_memory~464feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~464feeder_combout\ = \alu|Mux21~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux21~3_combout\,
	combout => \regFile|rt_mem|s_memory~464feeder_combout\);

-- Location: FF_X62_Y28_N11
\regFile|rt_mem|s_memory~464\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~464feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~464_q\);

-- Location: FF_X65_Y36_N23
\regFile|rt_mem|s_memory~528\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux21~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~528_q\);

-- Location: LCCOMB_X65_Y35_N24
\regFile|rt_mem|s_memory~432feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~432feeder_combout\ = \alu|Mux21~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux21~3_combout\,
	combout => \regFile|rt_mem|s_memory~432feeder_combout\);

-- Location: FF_X65_Y35_N25
\regFile|rt_mem|s_memory~432\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~432feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~432_q\);

-- Location: FF_X65_Y36_N25
\regFile|rt_mem|s_memory~496\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux21~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~496_q\);

-- Location: LCCOMB_X65_Y36_N24
\regFile|rt_mem|s_memory~1288\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1288_combout\ = (\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~496_q\) # (!\intMem|Mux9~2_combout\)))) # (!\intMem|Mux8~0_combout\ & (\regFile|rt_mem|s_memory~432_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux8~0_combout\,
	datab => \regFile|rt_mem|s_memory~432_q\,
	datac => \regFile|rt_mem|s_memory~496_q\,
	datad => \intMem|Mux9~2_combout\,
	combout => \regFile|rt_mem|s_memory~1288_combout\);

-- Location: LCCOMB_X65_Y36_N22
\regFile|rt_mem|s_memory~1289\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1289_combout\ = (\intMem|Mux9~1_combout\ & (((\regFile|rt_mem|s_memory~1288_combout\)))) # (!\intMem|Mux9~1_combout\ & ((\regFile|rt_mem|s_memory~1288_combout\ & ((\regFile|rt_mem|s_memory~528_q\))) # 
-- (!\regFile|rt_mem|s_memory~1288_combout\ & (\regFile|rt_mem|s_memory~464_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~464_q\,
	datab => \intMem|Mux9~1_combout\,
	datac => \regFile|rt_mem|s_memory~528_q\,
	datad => \regFile|rt_mem|s_memory~1288_combout\,
	combout => \regFile|rt_mem|s_memory~1289_combout\);

-- Location: LCCOMB_X66_Y28_N18
\regFile|rt_mem|s_memory~400feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~400feeder_combout\ = \alu|Mux21~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux21~3_combout\,
	combout => \regFile|rt_mem|s_memory~400feeder_combout\);

-- Location: FF_X66_Y28_N19
\regFile|rt_mem|s_memory~400\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~400feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~400_q\);

-- Location: FF_X69_Y34_N15
\regFile|rt_mem|s_memory~368\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux21~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~368_q\);

-- Location: FF_X69_Y36_N19
\regFile|rt_mem|s_memory~304\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux21~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~304_q\);

-- Location: LCCOMB_X69_Y36_N18
\regFile|rt_mem|s_memory~1281\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1281_combout\ = (\intMem|Mux8~0_combout\ & (!\intMem|Mux9~2_combout\)) # (!\intMem|Mux8~0_combout\ & ((\regFile|rt_mem|s_memory~304_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \intMem|Mux9~2_combout\,
	datac => \regFile|rt_mem|s_memory~304_q\,
	datad => \intMem|Mux8~0_combout\,
	combout => \regFile|rt_mem|s_memory~1281_combout\);

-- Location: LCCOMB_X69_Y34_N14
\regFile|rt_mem|s_memory~1282\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1282_combout\ = (\intMem|Mux8~0_combout\ & ((\regFile|rt_mem|s_memory~1281_combout\ & (\regFile|rt_mem|s_memory~400_q\)) # (!\regFile|rt_mem|s_memory~1281_combout\ & ((\regFile|rt_mem|s_memory~368_q\))))) # 
-- (!\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~1281_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~400_q\,
	datab => \intMem|Mux8~0_combout\,
	datac => \regFile|rt_mem|s_memory~368_q\,
	datad => \regFile|rt_mem|s_memory~1281_combout\,
	combout => \regFile|rt_mem|s_memory~1282_combout\);

-- Location: LCCOMB_X59_Y34_N6
\regFile|rt_mem|s_memory~208feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~208feeder_combout\ = \alu|Mux21~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux21~3_combout\,
	combout => \regFile|rt_mem|s_memory~208feeder_combout\);

-- Location: FF_X59_Y34_N7
\regFile|rt_mem|s_memory~208\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~208feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~208_q\);

-- Location: FF_X68_Y34_N15
\regFile|rt_mem|s_memory~272\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux21~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~272_q\);

-- Location: LCCOMB_X70_Y35_N14
\regFile|rt_mem|s_memory~176feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~176feeder_combout\ = \alu|Mux21~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux21~3_combout\,
	combout => \regFile|rt_mem|s_memory~176feeder_combout\);

-- Location: FF_X70_Y35_N15
\regFile|rt_mem|s_memory~176\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~176feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~176_q\);

-- Location: FF_X70_Y35_N29
\regFile|rt_mem|s_memory~240\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux21~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~240_q\);

-- Location: LCCOMB_X70_Y35_N28
\regFile|rt_mem|s_memory~1283\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1283_combout\ = (\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~240_q\)) # (!\intMem|Mux9~2_combout\))) # (!\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~176_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux9~2_combout\,
	datab => \regFile|rt_mem|s_memory~176_q\,
	datac => \regFile|rt_mem|s_memory~240_q\,
	datad => \intMem|Mux8~0_combout\,
	combout => \regFile|rt_mem|s_memory~1283_combout\);

-- Location: LCCOMB_X68_Y34_N14
\regFile|rt_mem|s_memory~1284\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1284_combout\ = (\intMem|Mux9~1_combout\ & (((\regFile|rt_mem|s_memory~1283_combout\)))) # (!\intMem|Mux9~1_combout\ & ((\regFile|rt_mem|s_memory~1283_combout\ & ((\regFile|rt_mem|s_memory~272_q\))) # 
-- (!\regFile|rt_mem|s_memory~1283_combout\ & (\regFile|rt_mem|s_memory~208_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~208_q\,
	datab => \intMem|Mux9~1_combout\,
	datac => \regFile|rt_mem|s_memory~272_q\,
	datad => \regFile|rt_mem|s_memory~1283_combout\,
	combout => \regFile|rt_mem|s_memory~1284_combout\);

-- Location: FF_X67_Y30_N5
\regFile|rt_mem|s_memory~112\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux21~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~112_q\);

-- Location: FF_X68_Y34_N17
\regFile|rt_mem|s_memory~144\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux21~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~144_q\);

-- Location: FF_X70_Y36_N23
\regFile|rt_mem|s_memory~48\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux21~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~48_q\);

-- Location: LCCOMB_X70_Y36_N22
\regFile|rt_mem|s_memory~1285\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1285_combout\ = (\intMem|Mux8~0_combout\ & ((!\intMem|Mux9~2_combout\))) # (!\intMem|Mux8~0_combout\ & (\regFile|rt_mem|s_memory~48_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \intMem|Mux8~0_combout\,
	datac => \regFile|rt_mem|s_memory~48_q\,
	datad => \intMem|Mux9~2_combout\,
	combout => \regFile|rt_mem|s_memory~1285_combout\);

-- Location: LCCOMB_X68_Y34_N16
\regFile|rt_mem|s_memory~1286\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1286_combout\ = (\intMem|Mux8~0_combout\ & ((\regFile|rt_mem|s_memory~1285_combout\ & ((\regFile|rt_mem|s_memory~144_q\))) # (!\regFile|rt_mem|s_memory~1285_combout\ & (\regFile|rt_mem|s_memory~112_q\)))) # 
-- (!\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~1285_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~112_q\,
	datab => \intMem|Mux8~0_combout\,
	datac => \regFile|rt_mem|s_memory~144_q\,
	datad => \regFile|rt_mem|s_memory~1285_combout\,
	combout => \regFile|rt_mem|s_memory~1286_combout\);

-- Location: LCCOMB_X68_Y34_N18
\regFile|rt_mem|s_memory~1287\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1287_combout\ = (\intMem|Mux2~1_combout\ & (((\regFile|rt_mem|s_memory~1284_combout\)) # (!\intMem|Mux5~0_combout\))) # (!\intMem|Mux2~1_combout\ & (\intMem|Mux5~0_combout\ & ((\regFile|rt_mem|s_memory~1286_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux2~1_combout\,
	datab => \intMem|Mux5~0_combout\,
	datac => \regFile|rt_mem|s_memory~1284_combout\,
	datad => \regFile|rt_mem|s_memory~1286_combout\,
	combout => \regFile|rt_mem|s_memory~1287_combout\);

-- Location: LCCOMB_X68_Y34_N24
\regFile|rt_mem|s_memory~1290\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1290_combout\ = (\intMem|Mux5~0_combout\ & (((\regFile|rt_mem|s_memory~1287_combout\)))) # (!\intMem|Mux5~0_combout\ & ((\regFile|rt_mem|s_memory~1287_combout\ & (\regFile|rt_mem|s_memory~1289_combout\)) # 
-- (!\regFile|rt_mem|s_memory~1287_combout\ & ((\regFile|rt_mem|s_memory~1282_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~1289_combout\,
	datab => \intMem|Mux5~0_combout\,
	datac => \regFile|rt_mem|s_memory~1282_combout\,
	datad => \regFile|rt_mem|s_memory~1287_combout\,
	combout => \regFile|rt_mem|s_memory~1290_combout\);

-- Location: LCCOMB_X68_Y34_N10
\muxALU|muxOut[10]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxALU|muxOut[10]~81_combout\ = (\muxALU|muxOut[31]~52_combout\) # ((!\SW[6]~input_o\ & (!\regFile|rt_mem|Equal0~0_combout\ & \regFile|rt_mem|s_memory~1290_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[6]~input_o\,
	datab => \regFile|rt_mem|Equal0~0_combout\,
	datac => \muxALU|muxOut[31]~52_combout\,
	datad => \regFile|rt_mem|s_memory~1290_combout\,
	combout => \muxALU|muxOut[10]~81_combout\);

-- Location: LCCOMB_X63_Y37_N6
\regFile|rs_mem|s_memory~143feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~143feeder_combout\ = \alu|Mux22~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux22~3_combout\,
	combout => \regFile|rs_mem|s_memory~143feeder_combout\);

-- Location: FF_X63_Y37_N7
\regFile|rs_mem|s_memory~143\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~143feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~143_q\);

-- Location: FF_X63_Y33_N9
\regFile|rs_mem|s_memory~271\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux22~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~271_q\);

-- Location: LCCOMB_X63_Y36_N30
\regFile|rs_mem|s_memory~207feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~207feeder_combout\ = \alu|Mux22~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux22~3_combout\,
	combout => \regFile|rs_mem|s_memory~207feeder_combout\);

-- Location: FF_X63_Y36_N31
\regFile|rs_mem|s_memory~207\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~207feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~207_q\);

-- Location: FF_X63_Y33_N19
\regFile|rs_mem|s_memory~79\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux22~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~79_q\);

-- Location: LCCOMB_X63_Y33_N18
\regFile|rs_mem|s_memory~1469\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1469_combout\ = (\intMem|Mux3~1_combout\ & ((\regFile|rs_mem|s_memory~207_q\) # ((\intMem|Mux4~4_combout\)))) # (!\intMem|Mux3~1_combout\ & (((\regFile|rs_mem|s_memory~79_q\ & !\intMem|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux3~1_combout\,
	datab => \regFile|rs_mem|s_memory~207_q\,
	datac => \regFile|rs_mem|s_memory~79_q\,
	datad => \intMem|Mux4~4_combout\,
	combout => \regFile|rs_mem|s_memory~1469_combout\);

-- Location: LCCOMB_X63_Y33_N8
\regFile|rs_mem|s_memory~1470\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1470_combout\ = (\intMem|Mux4~4_combout\ & ((\regFile|rs_mem|s_memory~1469_combout\ & ((\regFile|rs_mem|s_memory~271_q\))) # (!\regFile|rs_mem|s_memory~1469_combout\ & (\regFile|rs_mem|s_memory~143_q\)))) # 
-- (!\intMem|Mux4~4_combout\ & (((\regFile|rs_mem|s_memory~1469_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~143_q\,
	datab => \intMem|Mux4~4_combout\,
	datac => \regFile|rs_mem|s_memory~271_q\,
	datad => \regFile|rs_mem|s_memory~1469_combout\,
	combout => \regFile|rs_mem|s_memory~1470_combout\);

-- Location: LCCOMB_X62_Y35_N4
\regFile|rs_mem|s_memory~399feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~399feeder_combout\ = \alu|Mux22~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux22~3_combout\,
	combout => \regFile|rs_mem|s_memory~399feeder_combout\);

-- Location: FF_X62_Y35_N5
\regFile|rs_mem|s_memory~399\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~399feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~399_q\);

-- Location: FF_X62_Y35_N3
\regFile|rs_mem|s_memory~527\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux22~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~527_q\);

-- Location: LCCOMB_X66_Y36_N28
\regFile|rs_mem|s_memory~463feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~463feeder_combout\ = \alu|Mux22~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux22~3_combout\,
	combout => \regFile|rs_mem|s_memory~463feeder_combout\);

-- Location: FF_X66_Y36_N29
\regFile|rs_mem|s_memory~463\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~463feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~463_q\);

-- Location: FF_X66_Y36_N11
\regFile|rs_mem|s_memory~335\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux22~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~335_q\);

-- Location: LCCOMB_X66_Y36_N10
\regFile|rs_mem|s_memory~1476\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1476_combout\ = (\intMem|Mux4~4_combout\ & (((\intMem|Mux3~1_combout\)))) # (!\intMem|Mux4~4_combout\ & ((\intMem|Mux3~1_combout\ & (\regFile|rs_mem|s_memory~463_q\)) # (!\intMem|Mux3~1_combout\ & 
-- ((\regFile|rs_mem|s_memory~335_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~463_q\,
	datab => \intMem|Mux4~4_combout\,
	datac => \regFile|rs_mem|s_memory~335_q\,
	datad => \intMem|Mux3~1_combout\,
	combout => \regFile|rs_mem|s_memory~1476_combout\);

-- Location: LCCOMB_X62_Y35_N2
\regFile|rs_mem|s_memory~1477\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1477_combout\ = (\intMem|Mux4~4_combout\ & ((\regFile|rs_mem|s_memory~1476_combout\ & ((\regFile|rs_mem|s_memory~527_q\))) # (!\regFile|rs_mem|s_memory~1476_combout\ & (\regFile|rs_mem|s_memory~399_q\)))) # 
-- (!\intMem|Mux4~4_combout\ & (((\regFile|rs_mem|s_memory~1476_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux4~4_combout\,
	datab => \regFile|rs_mem|s_memory~399_q\,
	datac => \regFile|rs_mem|s_memory~527_q\,
	datad => \regFile|rs_mem|s_memory~1476_combout\,
	combout => \regFile|rs_mem|s_memory~1477_combout\);

-- Location: LCCOMB_X69_Y37_N10
\regFile|rs_mem|s_memory~431feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~431feeder_combout\ = \alu|Mux22~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux22~3_combout\,
	combout => \regFile|rs_mem|s_memory~431feeder_combout\);

-- Location: FF_X69_Y37_N11
\regFile|rs_mem|s_memory~431\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~431feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~431_q\);

-- Location: FF_X68_Y37_N31
\regFile|rs_mem|s_memory~495\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux22~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~495_q\);

-- Location: LCCOMB_X69_Y37_N24
\regFile|rs_mem|s_memory~367feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~367feeder_combout\ = \alu|Mux22~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux22~3_combout\,
	combout => \regFile|rs_mem|s_memory~367feeder_combout\);

-- Location: FF_X69_Y37_N25
\regFile|rs_mem|s_memory~367\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~367feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~367_q\);

-- Location: FF_X68_Y37_N25
\regFile|rs_mem|s_memory~303\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux22~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~303_q\);

-- Location: LCCOMB_X68_Y37_N24
\regFile|rs_mem|s_memory~1471\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1471_combout\ = (\intMem|Mux3~1_combout\ & (((\intMem|Mux4~4_combout\)))) # (!\intMem|Mux3~1_combout\ & ((\intMem|Mux4~4_combout\ & (\regFile|rs_mem|s_memory~367_q\)) # (!\intMem|Mux4~4_combout\ & 
-- ((\regFile|rs_mem|s_memory~303_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux3~1_combout\,
	datab => \regFile|rs_mem|s_memory~367_q\,
	datac => \regFile|rs_mem|s_memory~303_q\,
	datad => \intMem|Mux4~4_combout\,
	combout => \regFile|rs_mem|s_memory~1471_combout\);

-- Location: LCCOMB_X68_Y37_N30
\regFile|rs_mem|s_memory~1472\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1472_combout\ = (\intMem|Mux3~1_combout\ & ((\regFile|rs_mem|s_memory~1471_combout\ & ((\regFile|rs_mem|s_memory~495_q\))) # (!\regFile|rs_mem|s_memory~1471_combout\ & (\regFile|rs_mem|s_memory~431_q\)))) # 
-- (!\intMem|Mux3~1_combout\ & (((\regFile|rs_mem|s_memory~1471_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux3~1_combout\,
	datab => \regFile|rs_mem|s_memory~431_q\,
	datac => \regFile|rs_mem|s_memory~495_q\,
	datad => \regFile|rs_mem|s_memory~1471_combout\,
	combout => \regFile|rs_mem|s_memory~1472_combout\);

-- Location: LCCOMB_X61_Y29_N22
\regFile|rs_mem|s_memory~175feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~175feeder_combout\ = \alu|Mux22~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux22~3_combout\,
	combout => \regFile|rs_mem|s_memory~175feeder_combout\);

-- Location: FF_X61_Y29_N23
\regFile|rs_mem|s_memory~175\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~175feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~175_q\);

-- Location: LCCOMB_X61_Y36_N4
\regFile|rs_mem|s_memory~111feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~111feeder_combout\ = \alu|Mux22~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux22~3_combout\,
	combout => \regFile|rs_mem|s_memory~111feeder_combout\);

-- Location: FF_X61_Y36_N5
\regFile|rs_mem|s_memory~111\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~111feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~111_q\);

-- Location: FF_X62_Y30_N15
\regFile|rs_mem|s_memory~47\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux22~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~47_q\);

-- Location: LCCOMB_X62_Y30_N14
\regFile|rs_mem|s_memory~1473\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1473_combout\ = (\intMem|Mux4~4_combout\ & ((\regFile|rs_mem|s_memory~111_q\) # ((\intMem|Mux3~1_combout\)))) # (!\intMem|Mux4~4_combout\ & (((\regFile|rs_mem|s_memory~47_q\ & !\intMem|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~111_q\,
	datab => \intMem|Mux4~4_combout\,
	datac => \regFile|rs_mem|s_memory~47_q\,
	datad => \intMem|Mux3~1_combout\,
	combout => \regFile|rs_mem|s_memory~1473_combout\);

-- Location: FF_X62_Y30_N1
\regFile|rs_mem|s_memory~239\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux22~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~239_q\);

-- Location: LCCOMB_X62_Y30_N0
\regFile|rs_mem|s_memory~1474\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1474_combout\ = (\regFile|rs_mem|s_memory~1473_combout\ & (((\regFile|rs_mem|s_memory~239_q\) # (!\intMem|Mux3~1_combout\)))) # (!\regFile|rs_mem|s_memory~1473_combout\ & (\regFile|rs_mem|s_memory~175_q\ & 
-- ((\intMem|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~175_q\,
	datab => \regFile|rs_mem|s_memory~1473_combout\,
	datac => \regFile|rs_mem|s_memory~239_q\,
	datad => \intMem|Mux3~1_combout\,
	combout => \regFile|rs_mem|s_memory~1474_combout\);

-- Location: LCCOMB_X62_Y31_N20
\regFile|rs_mem|s_memory~1475\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1475_combout\ = (\intMem|Mux5~0_combout\ & ((\intMem|Mux2~1_combout\ & (\regFile|rs_mem|s_memory~1472_combout\)) # (!\intMem|Mux2~1_combout\ & ((\regFile|rs_mem|s_memory~1474_combout\))))) # (!\intMem|Mux5~0_combout\ & 
-- (\intMem|Mux2~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux5~0_combout\,
	datab => \intMem|Mux2~1_combout\,
	datac => \regFile|rs_mem|s_memory~1472_combout\,
	datad => \regFile|rs_mem|s_memory~1474_combout\,
	combout => \regFile|rs_mem|s_memory~1475_combout\);

-- Location: LCCOMB_X62_Y31_N30
\regFile|rs_mem|s_memory~1478\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1478_combout\ = (\intMem|Mux5~0_combout\ & (((\regFile|rs_mem|s_memory~1475_combout\)))) # (!\intMem|Mux5~0_combout\ & ((\regFile|rs_mem|s_memory~1475_combout\ & ((\regFile|rs_mem|s_memory~1477_combout\))) # 
-- (!\regFile|rs_mem|s_memory~1475_combout\ & (\regFile|rs_mem|s_memory~1470_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux5~0_combout\,
	datab => \regFile|rs_mem|s_memory~1470_combout\,
	datac => \regFile|rs_mem|s_memory~1477_combout\,
	datad => \regFile|rs_mem|s_memory~1475_combout\,
	combout => \regFile|rs_mem|s_memory~1478_combout\);

-- Location: LCCOMB_X62_Y31_N8
\regFile|rs_mem|readData[9]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|readData[9]~23_combout\ = (!\regFile|rs_mem|Equal0~0_combout\ & \regFile|rs_mem|s_memory~1478_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|Equal0~0_combout\,
	datac => \regFile|rs_mem|s_memory~1478_combout\,
	combout => \regFile|rs_mem|readData[9]~23_combout\);

-- Location: LCCOMB_X65_Y32_N26
\regFile|rs_mem|s_memory~142feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~142feeder_combout\ = \alu|Mux23~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux23~3_combout\,
	combout => \regFile|rs_mem|s_memory~142feeder_combout\);

-- Location: FF_X65_Y32_N27
\regFile|rs_mem|s_memory~142\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~142feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~142_q\);

-- Location: FF_X69_Y31_N31
\regFile|rs_mem|s_memory~270\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux23~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~270_q\);

-- Location: LCCOMB_X59_Y33_N20
\regFile|rs_mem|s_memory~206feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~206feeder_combout\ = \alu|Mux23~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux23~3_combout\,
	combout => \regFile|rs_mem|s_memory~206feeder_combout\);

-- Location: FF_X59_Y33_N21
\regFile|rs_mem|s_memory~206\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~206feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~206_q\);

-- Location: FF_X63_Y33_N31
\regFile|rs_mem|s_memory~78\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux23~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~78_q\);

-- Location: LCCOMB_X63_Y33_N30
\regFile|rs_mem|s_memory~1479\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1479_combout\ = (\intMem|Mux4~4_combout\ & (((\intMem|Mux3~1_combout\)))) # (!\intMem|Mux4~4_combout\ & ((\intMem|Mux3~1_combout\ & (\regFile|rs_mem|s_memory~206_q\)) # (!\intMem|Mux3~1_combout\ & 
-- ((\regFile|rs_mem|s_memory~78_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~206_q\,
	datab => \intMem|Mux4~4_combout\,
	datac => \regFile|rs_mem|s_memory~78_q\,
	datad => \intMem|Mux3~1_combout\,
	combout => \regFile|rs_mem|s_memory~1479_combout\);

-- Location: LCCOMB_X69_Y31_N30
\regFile|rs_mem|s_memory~1480\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1480_combout\ = (\intMem|Mux4~4_combout\ & ((\regFile|rs_mem|s_memory~1479_combout\ & ((\regFile|rs_mem|s_memory~270_q\))) # (!\regFile|rs_mem|s_memory~1479_combout\ & (\regFile|rs_mem|s_memory~142_q\)))) # 
-- (!\intMem|Mux4~4_combout\ & (((\regFile|rs_mem|s_memory~1479_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux4~4_combout\,
	datab => \regFile|rs_mem|s_memory~142_q\,
	datac => \regFile|rs_mem|s_memory~270_q\,
	datad => \regFile|rs_mem|s_memory~1479_combout\,
	combout => \regFile|rs_mem|s_memory~1480_combout\);

-- Location: LCCOMB_X72_Y32_N16
\regFile|rs_mem|s_memory~398feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~398feeder_combout\ = \alu|Mux23~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux23~3_combout\,
	combout => \regFile|rs_mem|s_memory~398feeder_combout\);

-- Location: FF_X72_Y32_N17
\regFile|rs_mem|s_memory~398\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~398feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~398_q\);

-- Location: FF_X65_Y32_N5
\regFile|rs_mem|s_memory~526\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux23~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~526_q\);

-- Location: LCCOMB_X66_Y36_N4
\regFile|rs_mem|s_memory~462feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~462feeder_combout\ = \alu|Mux23~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux23~3_combout\,
	combout => \regFile|rs_mem|s_memory~462feeder_combout\);

-- Location: FF_X66_Y36_N5
\regFile|rs_mem|s_memory~462\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~462feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~462_q\);

-- Location: FF_X66_Y36_N23
\regFile|rs_mem|s_memory~334\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux23~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~334_q\);

-- Location: LCCOMB_X66_Y36_N22
\regFile|rs_mem|s_memory~1486\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1486_combout\ = (\intMem|Mux4~4_combout\ & (((\intMem|Mux3~1_combout\)))) # (!\intMem|Mux4~4_combout\ & ((\intMem|Mux3~1_combout\ & (\regFile|rs_mem|s_memory~462_q\)) # (!\intMem|Mux3~1_combout\ & 
-- ((\regFile|rs_mem|s_memory~334_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~462_q\,
	datab => \intMem|Mux4~4_combout\,
	datac => \regFile|rs_mem|s_memory~334_q\,
	datad => \intMem|Mux3~1_combout\,
	combout => \regFile|rs_mem|s_memory~1486_combout\);

-- Location: LCCOMB_X65_Y32_N4
\regFile|rs_mem|s_memory~1487\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1487_combout\ = (\intMem|Mux4~4_combout\ & ((\regFile|rs_mem|s_memory~1486_combout\ & ((\regFile|rs_mem|s_memory~526_q\))) # (!\regFile|rs_mem|s_memory~1486_combout\ & (\regFile|rs_mem|s_memory~398_q\)))) # 
-- (!\intMem|Mux4~4_combout\ & (((\regFile|rs_mem|s_memory~1486_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~398_q\,
	datab => \intMem|Mux4~4_combout\,
	datac => \regFile|rs_mem|s_memory~526_q\,
	datad => \regFile|rs_mem|s_memory~1486_combout\,
	combout => \regFile|rs_mem|s_memory~1487_combout\);

-- Location: LCCOMB_X65_Y35_N6
\regFile|rs_mem|s_memory~174feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~174feeder_combout\ = \alu|Mux23~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux23~3_combout\,
	combout => \regFile|rs_mem|s_memory~174feeder_combout\);

-- Location: FF_X65_Y35_N7
\regFile|rs_mem|s_memory~174\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~174feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~174_q\);

-- Location: FF_X68_Y35_N25
\regFile|rs_mem|s_memory~238\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux23~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~238_q\);

-- Location: LCCOMB_X65_Y37_N2
\regFile|rs_mem|s_memory~110feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~110feeder_combout\ = \alu|Mux23~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux23~3_combout\,
	combout => \regFile|rs_mem|s_memory~110feeder_combout\);

-- Location: FF_X65_Y37_N3
\regFile|rs_mem|s_memory~110\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~110feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~110_q\);

-- Location: FF_X67_Y37_N31
\regFile|rs_mem|s_memory~46\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux23~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~46_q\);

-- Location: LCCOMB_X67_Y37_N30
\regFile|rs_mem|s_memory~1483\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1483_combout\ = (\intMem|Mux3~1_combout\ & (((\intMem|Mux4~4_combout\)))) # (!\intMem|Mux3~1_combout\ & ((\intMem|Mux4~4_combout\ & (\regFile|rs_mem|s_memory~110_q\)) # (!\intMem|Mux4~4_combout\ & 
-- ((\regFile|rs_mem|s_memory~46_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~110_q\,
	datab => \intMem|Mux3~1_combout\,
	datac => \regFile|rs_mem|s_memory~46_q\,
	datad => \intMem|Mux4~4_combout\,
	combout => \regFile|rs_mem|s_memory~1483_combout\);

-- Location: LCCOMB_X68_Y35_N24
\regFile|rs_mem|s_memory~1484\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1484_combout\ = (\intMem|Mux3~1_combout\ & ((\regFile|rs_mem|s_memory~1483_combout\ & ((\regFile|rs_mem|s_memory~238_q\))) # (!\regFile|rs_mem|s_memory~1483_combout\ & (\regFile|rs_mem|s_memory~174_q\)))) # 
-- (!\intMem|Mux3~1_combout\ & (((\regFile|rs_mem|s_memory~1483_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux3~1_combout\,
	datab => \regFile|rs_mem|s_memory~174_q\,
	datac => \regFile|rs_mem|s_memory~238_q\,
	datad => \regFile|rs_mem|s_memory~1483_combout\,
	combout => \regFile|rs_mem|s_memory~1484_combout\);

-- Location: LCCOMB_X70_Y34_N16
\regFile|rs_mem|s_memory~430feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~430feeder_combout\ = \alu|Mux23~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux23~3_combout\,
	combout => \regFile|rs_mem|s_memory~430feeder_combout\);

-- Location: FF_X70_Y34_N17
\regFile|rs_mem|s_memory~430\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~430feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~430_q\);

-- Location: FF_X67_Y32_N31
\regFile|rs_mem|s_memory~494\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux23~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~494_q\);

-- Location: LCCOMB_X73_Y36_N8
\regFile|rs_mem|s_memory~366feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~366feeder_combout\ = \alu|Mux23~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux23~3_combout\,
	combout => \regFile|rs_mem|s_memory~366feeder_combout\);

-- Location: FF_X73_Y36_N9
\regFile|rs_mem|s_memory~366\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~366feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~366_q\);

-- Location: FF_X67_Y32_N13
\regFile|rs_mem|s_memory~302\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux23~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~302_q\);

-- Location: LCCOMB_X67_Y32_N12
\regFile|rs_mem|s_memory~1481\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1481_combout\ = (\intMem|Mux3~1_combout\ & (((\intMem|Mux4~4_combout\)))) # (!\intMem|Mux3~1_combout\ & ((\intMem|Mux4~4_combout\ & (\regFile|rs_mem|s_memory~366_q\)) # (!\intMem|Mux4~4_combout\ & 
-- ((\regFile|rs_mem|s_memory~302_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux3~1_combout\,
	datab => \regFile|rs_mem|s_memory~366_q\,
	datac => \regFile|rs_mem|s_memory~302_q\,
	datad => \intMem|Mux4~4_combout\,
	combout => \regFile|rs_mem|s_memory~1481_combout\);

-- Location: LCCOMB_X67_Y32_N30
\regFile|rs_mem|s_memory~1482\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1482_combout\ = (\intMem|Mux3~1_combout\ & ((\regFile|rs_mem|s_memory~1481_combout\ & ((\regFile|rs_mem|s_memory~494_q\))) # (!\regFile|rs_mem|s_memory~1481_combout\ & (\regFile|rs_mem|s_memory~430_q\)))) # 
-- (!\intMem|Mux3~1_combout\ & (((\regFile|rs_mem|s_memory~1481_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux3~1_combout\,
	datab => \regFile|rs_mem|s_memory~430_q\,
	datac => \regFile|rs_mem|s_memory~494_q\,
	datad => \regFile|rs_mem|s_memory~1481_combout\,
	combout => \regFile|rs_mem|s_memory~1482_combout\);

-- Location: LCCOMB_X69_Y31_N12
\regFile|rs_mem|s_memory~1485\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1485_combout\ = (\intMem|Mux2~1_combout\ & (((\regFile|rs_mem|s_memory~1482_combout\)) # (!\intMem|Mux5~0_combout\))) # (!\intMem|Mux2~1_combout\ & (\intMem|Mux5~0_combout\ & (\regFile|rs_mem|s_memory~1484_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux2~1_combout\,
	datab => \intMem|Mux5~0_combout\,
	datac => \regFile|rs_mem|s_memory~1484_combout\,
	datad => \regFile|rs_mem|s_memory~1482_combout\,
	combout => \regFile|rs_mem|s_memory~1485_combout\);

-- Location: LCCOMB_X69_Y31_N18
\regFile|rs_mem|s_memory~1488\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1488_combout\ = (\intMem|Mux5~0_combout\ & (((\regFile|rs_mem|s_memory~1485_combout\)))) # (!\intMem|Mux5~0_combout\ & ((\regFile|rs_mem|s_memory~1485_combout\ & ((\regFile|rs_mem|s_memory~1487_combout\))) # 
-- (!\regFile|rs_mem|s_memory~1485_combout\ & (\regFile|rs_mem|s_memory~1480_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~1480_combout\,
	datab => \intMem|Mux5~0_combout\,
	datac => \regFile|rs_mem|s_memory~1487_combout\,
	datad => \regFile|rs_mem|s_memory~1485_combout\,
	combout => \regFile|rs_mem|s_memory~1488_combout\);

-- Location: LCCOMB_X69_Y31_N28
\regFile|rs_mem|readData[8]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|readData[8]~24_combout\ = (!\regFile|rs_mem|Equal0~0_combout\ & \regFile|rs_mem|s_memory~1488_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|Equal0~0_combout\,
	datad => \regFile|rs_mem|s_memory~1488_combout\,
	combout => \regFile|rs_mem|readData[8]~24_combout\);

-- Location: LCCOMB_X69_Y31_N22
\alu|RESULT~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|RESULT~42_combout\ = (!\regFile|rs_mem|Equal0~0_combout\ & (\regFile|rs_mem|s_memory~1488_combout\ & \muxALU|muxOut[8]~83_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|Equal0~0_combout\,
	datab => \regFile|rs_mem|s_memory~1488_combout\,
	datad => \muxALU|muxOut[8]~83_combout\,
	combout => \alu|RESULT~42_combout\);

-- Location: LCCOMB_X72_Y35_N12
\regFile|rt_mem|s_memory~333feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~333feeder_combout\ = \alu|Mux24~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux24~3_combout\,
	combout => \regFile|rt_mem|s_memory~333feeder_combout\);

-- Location: FF_X72_Y35_N13
\regFile|rt_mem|s_memory~333\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~333feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~333_q\);

-- Location: FF_X65_Y31_N15
\regFile|rt_mem|s_memory~397\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux24~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~397_q\);

-- Location: FF_X69_Y30_N27
\regFile|rt_mem|s_memory~301\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux24~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~301_q\);

-- Location: FF_X69_Y30_N21
\regFile|rt_mem|s_memory~365\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux24~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~365_q\);

-- Location: LCCOMB_X69_Y30_N20
\regFile|rt_mem|s_memory~1313\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1313_combout\ = (\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~365_q\) # (!\intMem|Mux9~2_combout\)))) # (!\intMem|Mux8~0_combout\ & (\regFile|rt_mem|s_memory~301_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux8~0_combout\,
	datab => \regFile|rt_mem|s_memory~301_q\,
	datac => \regFile|rt_mem|s_memory~365_q\,
	datad => \intMem|Mux9~2_combout\,
	combout => \regFile|rt_mem|s_memory~1313_combout\);

-- Location: LCCOMB_X65_Y31_N14
\regFile|rt_mem|s_memory~1314\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1314_combout\ = (\intMem|Mux9~1_combout\ & (((\regFile|rt_mem|s_memory~1313_combout\)))) # (!\intMem|Mux9~1_combout\ & ((\regFile|rt_mem|s_memory~1313_combout\ & ((\regFile|rt_mem|s_memory~397_q\))) # 
-- (!\regFile|rt_mem|s_memory~1313_combout\ & (\regFile|rt_mem|s_memory~333_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~333_q\,
	datab => \intMem|Mux9~1_combout\,
	datac => \regFile|rt_mem|s_memory~397_q\,
	datad => \regFile|rt_mem|s_memory~1313_combout\,
	combout => \regFile|rt_mem|s_memory~1314_combout\);

-- Location: LCCOMB_X58_Y31_N16
\regFile|rt_mem|s_memory~77feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~77feeder_combout\ = \alu|Mux24~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux24~3_combout\,
	combout => \regFile|rt_mem|s_memory~77feeder_combout\);

-- Location: FF_X58_Y31_N17
\regFile|rt_mem|s_memory~77\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~77feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~77_q\);

-- Location: FF_X65_Y31_N17
\regFile|rt_mem|s_memory~141\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux24~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~141_q\);

-- Location: LCCOMB_X70_Y32_N2
\regFile|rt_mem|s_memory~45feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~45feeder_combout\ = \alu|Mux24~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux24~3_combout\,
	combout => \regFile|rt_mem|s_memory~45feeder_combout\);

-- Location: FF_X70_Y32_N3
\regFile|rt_mem|s_memory~45\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~45feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~45_q\);

-- Location: FF_X70_Y32_N5
\regFile|rt_mem|s_memory~109\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux24~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~109_q\);

-- Location: LCCOMB_X70_Y32_N4
\regFile|rt_mem|s_memory~1315\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1315_combout\ = (\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~109_q\) # (!\intMem|Mux9~2_combout\)))) # (!\intMem|Mux8~0_combout\ & (\regFile|rt_mem|s_memory~45_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~45_q\,
	datab => \intMem|Mux8~0_combout\,
	datac => \regFile|rt_mem|s_memory~109_q\,
	datad => \intMem|Mux9~2_combout\,
	combout => \regFile|rt_mem|s_memory~1315_combout\);

-- Location: LCCOMB_X65_Y31_N16
\regFile|rt_mem|s_memory~1316\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1316_combout\ = (\intMem|Mux9~1_combout\ & (((\regFile|rt_mem|s_memory~1315_combout\)))) # (!\intMem|Mux9~1_combout\ & ((\regFile|rt_mem|s_memory~1315_combout\ & ((\regFile|rt_mem|s_memory~141_q\))) # 
-- (!\regFile|rt_mem|s_memory~1315_combout\ & (\regFile|rt_mem|s_memory~77_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~77_q\,
	datab => \intMem|Mux9~1_combout\,
	datac => \regFile|rt_mem|s_memory~141_q\,
	datad => \regFile|rt_mem|s_memory~1315_combout\,
	combout => \regFile|rt_mem|s_memory~1316_combout\);

-- Location: LCCOMB_X65_Y31_N26
\regFile|rt_mem|s_memory~1317\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1317_combout\ = (\intMem|Mux5~0_combout\ & (!\intMem|Mux2~1_combout\ & ((\regFile|rt_mem|s_memory~1316_combout\)))) # (!\intMem|Mux5~0_combout\ & ((\intMem|Mux2~1_combout\) # ((\regFile|rt_mem|s_memory~1314_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux5~0_combout\,
	datab => \intMem|Mux2~1_combout\,
	datac => \regFile|rt_mem|s_memory~1314_combout\,
	datad => \regFile|rt_mem|s_memory~1316_combout\,
	combout => \regFile|rt_mem|s_memory~1317_combout\);

-- Location: LCCOMB_X72_Y31_N10
\regFile|rt_mem|s_memory~237feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~237feeder_combout\ = \alu|Mux24~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux24~3_combout\,
	combout => \regFile|rt_mem|s_memory~237feeder_combout\);

-- Location: FF_X72_Y31_N11
\regFile|rt_mem|s_memory~237\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~237feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~237_q\);

-- Location: FF_X69_Y33_N21
\regFile|rt_mem|s_memory~269\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux24~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~269_q\);

-- Location: FF_X70_Y35_N17
\regFile|rt_mem|s_memory~173\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux24~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~173_q\);

-- Location: LCCOMB_X70_Y35_N16
\regFile|rt_mem|s_memory~1311\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1311_combout\ = (\intMem|Mux8~0_combout\ & (!\intMem|Mux9~2_combout\)) # (!\intMem|Mux8~0_combout\ & ((\regFile|rt_mem|s_memory~173_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux9~2_combout\,
	datac => \regFile|rt_mem|s_memory~173_q\,
	datad => \intMem|Mux8~0_combout\,
	combout => \regFile|rt_mem|s_memory~1311_combout\);

-- Location: LCCOMB_X69_Y33_N20
\regFile|rt_mem|s_memory~1312\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1312_combout\ = (\intMem|Mux8~0_combout\ & ((\regFile|rt_mem|s_memory~1311_combout\ & ((\regFile|rt_mem|s_memory~269_q\))) # (!\regFile|rt_mem|s_memory~1311_combout\ & (\regFile|rt_mem|s_memory~237_q\)))) # 
-- (!\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~1311_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux8~0_combout\,
	datab => \regFile|rt_mem|s_memory~237_q\,
	datac => \regFile|rt_mem|s_memory~269_q\,
	datad => \regFile|rt_mem|s_memory~1311_combout\,
	combout => \regFile|rt_mem|s_memory~1312_combout\);

-- Location: LCCOMB_X62_Y34_N18
\regFile|rt_mem|s_memory~493feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~493feeder_combout\ = \alu|Mux24~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux24~3_combout\,
	combout => \regFile|rt_mem|s_memory~493feeder_combout\);

-- Location: FF_X62_Y34_N19
\regFile|rt_mem|s_memory~493\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~493feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~493_q\);

-- Location: FF_X62_Y34_N9
\regFile|rt_mem|s_memory~525\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux24~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~525_q\);

-- Location: FF_X61_Y34_N25
\regFile|rt_mem|s_memory~429\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux24~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~429_q\);

-- Location: LCCOMB_X61_Y34_N24
\regFile|rt_mem|s_memory~1318\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1318_combout\ = (\intMem|Mux8~0_combout\ & (!\intMem|Mux9~2_combout\)) # (!\intMem|Mux8~0_combout\ & ((\regFile|rt_mem|s_memory~429_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \intMem|Mux9~2_combout\,
	datac => \regFile|rt_mem|s_memory~429_q\,
	datad => \intMem|Mux8~0_combout\,
	combout => \regFile|rt_mem|s_memory~1318_combout\);

-- Location: LCCOMB_X62_Y34_N8
\regFile|rt_mem|s_memory~1319\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1319_combout\ = (\intMem|Mux8~0_combout\ & ((\regFile|rt_mem|s_memory~1318_combout\ & ((\regFile|rt_mem|s_memory~525_q\))) # (!\regFile|rt_mem|s_memory~1318_combout\ & (\regFile|rt_mem|s_memory~493_q\)))) # 
-- (!\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~1318_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux8~0_combout\,
	datab => \regFile|rt_mem|s_memory~493_q\,
	datac => \regFile|rt_mem|s_memory~525_q\,
	datad => \regFile|rt_mem|s_memory~1318_combout\,
	combout => \regFile|rt_mem|s_memory~1319_combout\);

-- Location: LCCOMB_X65_Y31_N20
\regFile|rt_mem|s_memory~1320\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1320_combout\ = (\regFile|rt_mem|s_memory~1317_combout\ & (((\regFile|rt_mem|s_memory~1319_combout\)) # (!\intMem|Mux2~1_combout\))) # (!\regFile|rt_mem|s_memory~1317_combout\ & (\intMem|Mux2~1_combout\ & 
-- (\regFile|rt_mem|s_memory~1312_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~1317_combout\,
	datab => \intMem|Mux2~1_combout\,
	datac => \regFile|rt_mem|s_memory~1312_combout\,
	datad => \regFile|rt_mem|s_memory~1319_combout\,
	combout => \regFile|rt_mem|s_memory~1320_combout\);

-- Location: LCCOMB_X65_Y31_N22
\muxALU|muxOut[7]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxALU|muxOut[7]~84_combout\ = (\muxALU|muxOut[31]~52_combout\) # ((!\SW[6]~input_o\ & (!\regFile|rt_mem|Equal0~0_combout\ & \regFile|rt_mem|s_memory~1320_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[6]~input_o\,
	datab => \regFile|rt_mem|Equal0~0_combout\,
	datac => \muxALU|muxOut[31]~52_combout\,
	datad => \regFile|rt_mem|s_memory~1320_combout\,
	combout => \muxALU|muxOut[7]~84_combout\);

-- Location: LCCOMB_X65_Y31_N30
\alu|RESULT~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|RESULT~41_combout\ = \muxALU|muxOut[7]~84_combout\ $ (((!\regFile|rs_mem|Equal0~0_combout\ & \regFile|rs_mem|s_memory~1498_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxALU|muxOut[7]~84_combout\,
	datab => \regFile|rs_mem|Equal0~0_combout\,
	datad => \regFile|rs_mem|s_memory~1498_combout\,
	combout => \alu|RESULT~41_combout\);

-- Location: LCCOMB_X65_Y31_N8
\alu|Mux24~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux24~1_combout\ = (\ALUCtrl|Mux5~1_combout\ & ((\ALUCtrl|Mux4~0_combout\) # ((\muxALU|muxOut[7]~84_combout\) # (\regFile|rs_mem|readData[7]~25_combout\)))) # (!\ALUCtrl|Mux5~1_combout\ & (!\ALUCtrl|Mux4~0_combout\ & (\muxALU|muxOut[7]~84_combout\ & 
-- \regFile|rs_mem|readData[7]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCtrl|Mux5~1_combout\,
	datab => \ALUCtrl|Mux4~0_combout\,
	datac => \muxALU|muxOut[7]~84_combout\,
	datad => \regFile|rs_mem|readData[7]~25_combout\,
	combout => \alu|Mux24~1_combout\);

-- Location: LCCOMB_X72_Y36_N10
\regFile|rt_mem|s_memory~396feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~396feeder_combout\ = \alu|Mux25~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux25~1_combout\,
	combout => \regFile|rt_mem|s_memory~396feeder_combout\);

-- Location: FF_X72_Y36_N11
\regFile|rt_mem|s_memory~396\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~396feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~396_q\);

-- Location: FF_X69_Y34_N27
\regFile|rt_mem|s_memory~364\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux25~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~364_q\);

-- Location: FF_X69_Y36_N7
\regFile|rt_mem|s_memory~300\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux25~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~300_q\);

-- Location: LCCOMB_X69_Y36_N6
\regFile|rt_mem|s_memory~1321\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1321_combout\ = (\intMem|Mux8~0_combout\ & (!\intMem|Mux9~2_combout\)) # (!\intMem|Mux8~0_combout\ & ((\regFile|rt_mem|s_memory~300_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \intMem|Mux9~2_combout\,
	datac => \regFile|rt_mem|s_memory~300_q\,
	datad => \intMem|Mux8~0_combout\,
	combout => \regFile|rt_mem|s_memory~1321_combout\);

-- Location: LCCOMB_X69_Y34_N26
\regFile|rt_mem|s_memory~1322\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1322_combout\ = (\intMem|Mux8~0_combout\ & ((\regFile|rt_mem|s_memory~1321_combout\ & (\regFile|rt_mem|s_memory~396_q\)) # (!\regFile|rt_mem|s_memory~1321_combout\ & ((\regFile|rt_mem|s_memory~364_q\))))) # 
-- (!\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~1321_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~396_q\,
	datab => \intMem|Mux8~0_combout\,
	datac => \regFile|rt_mem|s_memory~364_q\,
	datad => \regFile|rt_mem|s_memory~1321_combout\,
	combout => \regFile|rt_mem|s_memory~1322_combout\);

-- Location: LCCOMB_X61_Y36_N12
\regFile|rt_mem|s_memory~460feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~460feeder_combout\ = \alu|Mux25~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux25~1_combout\,
	combout => \regFile|rt_mem|s_memory~460feeder_combout\);

-- Location: FF_X61_Y36_N13
\regFile|rt_mem|s_memory~460\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~460feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~460_q\);

-- Location: FF_X65_Y36_N19
\regFile|rt_mem|s_memory~524\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux25~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~524_q\);

-- Location: LCCOMB_X63_Y36_N2
\regFile|rt_mem|s_memory~428feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~428feeder_combout\ = \alu|Mux25~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux25~1_combout\,
	combout => \regFile|rt_mem|s_memory~428feeder_combout\);

-- Location: FF_X63_Y36_N3
\regFile|rt_mem|s_memory~428\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~428feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~428_q\);

-- Location: FF_X65_Y36_N13
\regFile|rt_mem|s_memory~492\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux25~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~492_q\);

-- Location: LCCOMB_X65_Y36_N12
\regFile|rt_mem|s_memory~1328\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1328_combout\ = (\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~492_q\)) # (!\intMem|Mux9~2_combout\))) # (!\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~428_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux9~2_combout\,
	datab => \regFile|rt_mem|s_memory~428_q\,
	datac => \regFile|rt_mem|s_memory~492_q\,
	datad => \intMem|Mux8~0_combout\,
	combout => \regFile|rt_mem|s_memory~1328_combout\);

-- Location: LCCOMB_X65_Y36_N18
\regFile|rt_mem|s_memory~1329\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1329_combout\ = (\intMem|Mux9~1_combout\ & (((\regFile|rt_mem|s_memory~1328_combout\)))) # (!\intMem|Mux9~1_combout\ & ((\regFile|rt_mem|s_memory~1328_combout\ & ((\regFile|rt_mem|s_memory~524_q\))) # 
-- (!\regFile|rt_mem|s_memory~1328_combout\ & (\regFile|rt_mem|s_memory~460_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~460_q\,
	datab => \intMem|Mux9~1_combout\,
	datac => \regFile|rt_mem|s_memory~524_q\,
	datad => \regFile|rt_mem|s_memory~1328_combout\,
	combout => \regFile|rt_mem|s_memory~1329_combout\);

-- Location: LCCOMB_X72_Y32_N20
\regFile|rt_mem|s_memory~204feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~204feeder_combout\ = \alu|Mux25~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux25~1_combout\,
	combout => \regFile|rt_mem|s_memory~204feeder_combout\);

-- Location: FF_X72_Y32_N21
\regFile|rt_mem|s_memory~204\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~204feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~204_q\);

-- Location: FF_X66_Y27_N27
\regFile|rt_mem|s_memory~268\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux25~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~268_q\);

-- Location: FF_X66_Y27_N1
\regFile|rt_mem|s_memory~236\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux25~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~236_q\);

-- Location: LCCOMB_X65_Y35_N12
\regFile|rt_mem|s_memory~172feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~172feeder_combout\ = \alu|Mux25~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux25~1_combout\,
	combout => \regFile|rt_mem|s_memory~172feeder_combout\);

-- Location: FF_X65_Y35_N13
\regFile|rt_mem|s_memory~172\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~172feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~172_q\);

-- Location: LCCOMB_X66_Y27_N0
\regFile|rt_mem|s_memory~1323\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1323_combout\ = (\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~236_q\)) # (!\intMem|Mux9~2_combout\))) # (!\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~172_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux9~2_combout\,
	datab => \intMem|Mux8~0_combout\,
	datac => \regFile|rt_mem|s_memory~236_q\,
	datad => \regFile|rt_mem|s_memory~172_q\,
	combout => \regFile|rt_mem|s_memory~1323_combout\);

-- Location: LCCOMB_X66_Y27_N26
\regFile|rt_mem|s_memory~1324\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1324_combout\ = (\intMem|Mux9~1_combout\ & (((\regFile|rt_mem|s_memory~1323_combout\)))) # (!\intMem|Mux9~1_combout\ & ((\regFile|rt_mem|s_memory~1323_combout\ & ((\regFile|rt_mem|s_memory~268_q\))) # 
-- (!\regFile|rt_mem|s_memory~1323_combout\ & (\regFile|rt_mem|s_memory~204_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux9~1_combout\,
	datab => \regFile|rt_mem|s_memory~204_q\,
	datac => \regFile|rt_mem|s_memory~268_q\,
	datad => \regFile|rt_mem|s_memory~1323_combout\,
	combout => \regFile|rt_mem|s_memory~1324_combout\);

-- Location: FF_X70_Y32_N27
\regFile|rt_mem|s_memory~44\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux25~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~44_q\);

-- Location: LCCOMB_X70_Y36_N18
\regFile|rt_mem|s_memory~108feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~108feeder_combout\ = \alu|Mux25~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux25~1_combout\,
	combout => \regFile|rt_mem|s_memory~108feeder_combout\);

-- Location: FF_X70_Y36_N19
\regFile|rt_mem|s_memory~108\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~108feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~108_q\);

-- Location: FF_X69_Y36_N17
\regFile|rt_mem|s_memory~140\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux25~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~140_q\);

-- Location: LCCOMB_X69_Y36_N16
\regFile|rt_mem|s_memory~1325\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1325_combout\ = (\intMem|Mux9~2_combout\ & (\regFile|rt_mem|s_memory~108_q\)) # (!\intMem|Mux9~2_combout\ & ((\regFile|rt_mem|s_memory~140_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regFile|rt_mem|s_memory~108_q\,
	datac => \regFile|rt_mem|s_memory~140_q\,
	datad => \intMem|Mux9~2_combout\,
	combout => \regFile|rt_mem|s_memory~1325_combout\);

-- Location: LCCOMB_X70_Y32_N26
\regFile|rt_mem|s_memory~1326\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1326_combout\ = (\intMem|Mux8~0_combout\ & ((\regFile|rt_mem|s_memory~1325_combout\))) # (!\intMem|Mux8~0_combout\ & (\regFile|rt_mem|s_memory~44_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \intMem|Mux8~0_combout\,
	datac => \regFile|rt_mem|s_memory~44_q\,
	datad => \regFile|rt_mem|s_memory~1325_combout\,
	combout => \regFile|rt_mem|s_memory~1326_combout\);

-- Location: LCCOMB_X66_Y27_N20
\regFile|rt_mem|s_memory~1327\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1327_combout\ = (\intMem|Mux2~1_combout\ & (((\regFile|rt_mem|s_memory~1324_combout\)) # (!\intMem|Mux5~0_combout\))) # (!\intMem|Mux2~1_combout\ & (\intMem|Mux5~0_combout\ & ((\regFile|rt_mem|s_memory~1326_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux2~1_combout\,
	datab => \intMem|Mux5~0_combout\,
	datac => \regFile|rt_mem|s_memory~1324_combout\,
	datad => \regFile|rt_mem|s_memory~1326_combout\,
	combout => \regFile|rt_mem|s_memory~1327_combout\);

-- Location: LCCOMB_X66_Y27_N10
\regFile|rt_mem|s_memory~1330\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1330_combout\ = (\intMem|Mux5~0_combout\ & (((\regFile|rt_mem|s_memory~1327_combout\)))) # (!\intMem|Mux5~0_combout\ & ((\regFile|rt_mem|s_memory~1327_combout\ & ((\regFile|rt_mem|s_memory~1329_combout\))) # 
-- (!\regFile|rt_mem|s_memory~1327_combout\ & (\regFile|rt_mem|s_memory~1322_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~1322_combout\,
	datab => \intMem|Mux5~0_combout\,
	datac => \regFile|rt_mem|s_memory~1329_combout\,
	datad => \regFile|rt_mem|s_memory~1327_combout\,
	combout => \regFile|rt_mem|s_memory~1330_combout\);

-- Location: LCCOMB_X66_Y27_N18
\muxALU|muxOut[6]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxALU|muxOut[6]~85_combout\ = (\muxALU|muxOut[31]~52_combout\) # ((!\regFile|rt_mem|Equal0~0_combout\ & (!\SW[6]~input_o\ & \regFile|rt_mem|s_memory~1330_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|Equal0~0_combout\,
	datab => \SW[6]~input_o\,
	datac => \muxALU|muxOut[31]~52_combout\,
	datad => \regFile|rt_mem|s_memory~1330_combout\,
	combout => \muxALU|muxOut[6]~85_combout\);

-- Location: FF_X68_Y35_N31
\regFile|rt_mem|s_memory~235\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux26~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~235_q\);

-- Location: FF_X69_Y35_N17
\regFile|rt_mem|s_memory~267\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux26~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~267_q\);

-- Location: LCCOMB_X69_Y35_N16
\regFile|rt_mem|s_memory~1331\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1331_combout\ = (\intMem|Mux9~2_combout\ & (\regFile|rt_mem|s_memory~235_q\)) # (!\intMem|Mux9~2_combout\ & ((\regFile|rt_mem|s_memory~267_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regFile|rt_mem|s_memory~235_q\,
	datac => \regFile|rt_mem|s_memory~267_q\,
	datad => \intMem|Mux9~2_combout\,
	combout => \regFile|rt_mem|s_memory~1331_combout\);

-- Location: FF_X65_Y35_N15
\regFile|rt_mem|s_memory~171\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux26~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~171_q\);

-- Location: LCCOMB_X65_Y35_N14
\regFile|rt_mem|s_memory~1332\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1332_combout\ = (\intMem|Mux8~0_combout\ & (\regFile|rt_mem|s_memory~1331_combout\)) # (!\intMem|Mux8~0_combout\ & ((\regFile|rt_mem|s_memory~171_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~1331_combout\,
	datac => \regFile|rt_mem|s_memory~171_q\,
	datad => \intMem|Mux8~0_combout\,
	combout => \regFile|rt_mem|s_memory~1332_combout\);

-- Location: LCCOMB_X72_Y35_N26
\regFile|rt_mem|s_memory~331feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~331feeder_combout\ = \alu|Mux26~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux26~1_combout\,
	combout => \regFile|rt_mem|s_memory~331feeder_combout\);

-- Location: FF_X72_Y35_N27
\regFile|rt_mem|s_memory~331\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~331feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~331_q\);

-- Location: FF_X66_Y35_N13
\regFile|rt_mem|s_memory~395\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux26~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~395_q\);

-- Location: LCCOMB_X70_Y33_N4
\regFile|rt_mem|s_memory~299feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~299feeder_combout\ = \alu|Mux26~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux26~1_combout\,
	combout => \regFile|rt_mem|s_memory~299feeder_combout\);

-- Location: FF_X70_Y33_N5
\regFile|rt_mem|s_memory~299\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~299feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~299_q\);

-- Location: FF_X67_Y35_N25
\regFile|rt_mem|s_memory~363\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux26~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~363_q\);

-- Location: LCCOMB_X67_Y35_N24
\regFile|rt_mem|s_memory~1333\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1333_combout\ = (\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~363_q\) # (!\intMem|Mux9~2_combout\)))) # (!\intMem|Mux8~0_combout\ & (\regFile|rt_mem|s_memory~299_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~299_q\,
	datab => \intMem|Mux9~2_combout\,
	datac => \regFile|rt_mem|s_memory~363_q\,
	datad => \intMem|Mux8~0_combout\,
	combout => \regFile|rt_mem|s_memory~1333_combout\);

-- Location: LCCOMB_X66_Y35_N12
\regFile|rt_mem|s_memory~1334\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1334_combout\ = (\intMem|Mux9~1_combout\ & (((\regFile|rt_mem|s_memory~1333_combout\)))) # (!\intMem|Mux9~1_combout\ & ((\regFile|rt_mem|s_memory~1333_combout\ & ((\regFile|rt_mem|s_memory~395_q\))) # 
-- (!\regFile|rt_mem|s_memory~1333_combout\ & (\regFile|rt_mem|s_memory~331_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux9~1_combout\,
	datab => \regFile|rt_mem|s_memory~331_q\,
	datac => \regFile|rt_mem|s_memory~395_q\,
	datad => \regFile|rt_mem|s_memory~1333_combout\,
	combout => \regFile|rt_mem|s_memory~1334_combout\);

-- Location: LCCOMB_X59_Y35_N16
\regFile|rt_mem|s_memory~75feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~75feeder_combout\ = \alu|Mux26~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux26~1_combout\,
	combout => \regFile|rt_mem|s_memory~75feeder_combout\);

-- Location: FF_X59_Y35_N17
\regFile|rt_mem|s_memory~75\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~75feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~75_q\);

-- Location: FF_X66_Y35_N7
\regFile|rt_mem|s_memory~139\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux26~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~139_q\);

-- Location: LCCOMB_X74_Y33_N6
\regFile|rt_mem|s_memory~43feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~43feeder_combout\ = \alu|Mux26~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux26~1_combout\,
	combout => \regFile|rt_mem|s_memory~43feeder_combout\);

-- Location: FF_X74_Y33_N7
\regFile|rt_mem|s_memory~43\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~43feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~43_q\);

-- Location: FF_X74_Y33_N25
\regFile|rt_mem|s_memory~107\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux26~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~107_q\);

-- Location: LCCOMB_X74_Y33_N24
\regFile|rt_mem|s_memory~1335\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1335_combout\ = (\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~107_q\) # (!\intMem|Mux9~2_combout\)))) # (!\intMem|Mux8~0_combout\ & (\regFile|rt_mem|s_memory~43_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~43_q\,
	datab => \intMem|Mux9~2_combout\,
	datac => \regFile|rt_mem|s_memory~107_q\,
	datad => \intMem|Mux8~0_combout\,
	combout => \regFile|rt_mem|s_memory~1335_combout\);

-- Location: LCCOMB_X66_Y35_N6
\regFile|rt_mem|s_memory~1336\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1336_combout\ = (\intMem|Mux9~1_combout\ & (((\regFile|rt_mem|s_memory~1335_combout\)))) # (!\intMem|Mux9~1_combout\ & ((\regFile|rt_mem|s_memory~1335_combout\ & ((\regFile|rt_mem|s_memory~139_q\))) # 
-- (!\regFile|rt_mem|s_memory~1335_combout\ & (\regFile|rt_mem|s_memory~75_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux9~1_combout\,
	datab => \regFile|rt_mem|s_memory~75_q\,
	datac => \regFile|rt_mem|s_memory~139_q\,
	datad => \regFile|rt_mem|s_memory~1335_combout\,
	combout => \regFile|rt_mem|s_memory~1336_combout\);

-- Location: LCCOMB_X66_Y35_N8
\regFile|rt_mem|s_memory~1337\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1337_combout\ = (\intMem|Mux5~0_combout\ & (((!\intMem|Mux2~1_combout\ & \regFile|rt_mem|s_memory~1336_combout\)))) # (!\intMem|Mux5~0_combout\ & ((\regFile|rt_mem|s_memory~1334_combout\) # ((\intMem|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~1334_combout\,
	datab => \intMem|Mux5~0_combout\,
	datac => \intMem|Mux2~1_combout\,
	datad => \regFile|rt_mem|s_memory~1336_combout\,
	combout => \regFile|rt_mem|s_memory~1337_combout\);

-- Location: FF_X65_Y35_N21
\regFile|rt_mem|s_memory~427\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux26~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~427_q\);

-- Location: LCCOMB_X62_Y34_N26
\regFile|rt_mem|s_memory~491feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~491feeder_combout\ = \alu|Mux26~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux26~1_combout\,
	combout => \regFile|rt_mem|s_memory~491feeder_combout\);

-- Location: FF_X62_Y34_N27
\regFile|rt_mem|s_memory~491\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~491feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~491_q\);

-- Location: FF_X62_Y35_N19
\regFile|rt_mem|s_memory~523\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux26~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~523_q\);

-- Location: LCCOMB_X62_Y35_N18
\regFile|rt_mem|s_memory~1338\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1338_combout\ = (\intMem|Mux9~2_combout\ & (\regFile|rt_mem|s_memory~491_q\)) # (!\intMem|Mux9~2_combout\ & ((\regFile|rt_mem|s_memory~523_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~491_q\,
	datab => \intMem|Mux9~2_combout\,
	datac => \regFile|rt_mem|s_memory~523_q\,
	combout => \regFile|rt_mem|s_memory~1338_combout\);

-- Location: LCCOMB_X65_Y35_N20
\regFile|rt_mem|s_memory~1339\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1339_combout\ = (\intMem|Mux8~0_combout\ & ((\regFile|rt_mem|s_memory~1338_combout\))) # (!\intMem|Mux8~0_combout\ & (\regFile|rt_mem|s_memory~427_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \intMem|Mux8~0_combout\,
	datac => \regFile|rt_mem|s_memory~427_q\,
	datad => \regFile|rt_mem|s_memory~1338_combout\,
	combout => \regFile|rt_mem|s_memory~1339_combout\);

-- Location: LCCOMB_X66_Y35_N18
\regFile|rt_mem|s_memory~1340\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1340_combout\ = (\intMem|Mux2~1_combout\ & ((\regFile|rt_mem|s_memory~1337_combout\ & ((\regFile|rt_mem|s_memory~1339_combout\))) # (!\regFile|rt_mem|s_memory~1337_combout\ & (\regFile|rt_mem|s_memory~1332_combout\)))) # 
-- (!\intMem|Mux2~1_combout\ & (((\regFile|rt_mem|s_memory~1337_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~1332_combout\,
	datab => \intMem|Mux2~1_combout\,
	datac => \regFile|rt_mem|s_memory~1337_combout\,
	datad => \regFile|rt_mem|s_memory~1339_combout\,
	combout => \regFile|rt_mem|s_memory~1340_combout\);

-- Location: LCCOMB_X66_Y35_N28
\muxALU|muxOut[5]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxALU|muxOut[5]~86_combout\ = (\SW[6]~input_o\ & (((\intMem|Mux20~7_combout\)))) # (!\SW[6]~input_o\ & (!\regFile|rt_mem|Equal0~0_combout\ & ((\regFile|rt_mem|s_memory~1340_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|Equal0~0_combout\,
	datab => \SW[6]~input_o\,
	datac => \intMem|Mux20~7_combout\,
	datad => \regFile|rt_mem|s_memory~1340_combout\,
	combout => \muxALU|muxOut[5]~86_combout\);

-- Location: LCCOMB_X61_Y36_N6
\regFile|rt_mem|s_memory~458feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~458feeder_combout\ = \alu|Mux27~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux27~3_combout\,
	combout => \regFile|rt_mem|s_memory~458feeder_combout\);

-- Location: FF_X61_Y36_N7
\regFile|rt_mem|s_memory~458\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~458feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~458_q\);

-- Location: FF_X65_Y36_N31
\regFile|rt_mem|s_memory~522\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux27~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~522_q\);

-- Location: LCCOMB_X63_Y36_N6
\regFile|rt_mem|s_memory~426feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~426feeder_combout\ = \alu|Mux27~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux27~3_combout\,
	combout => \regFile|rt_mem|s_memory~426feeder_combout\);

-- Location: FF_X63_Y36_N7
\regFile|rt_mem|s_memory~426\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~426feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~426_q\);

-- Location: FF_X65_Y36_N17
\regFile|rt_mem|s_memory~490\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux27~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~490_q\);

-- Location: LCCOMB_X65_Y36_N16
\regFile|rt_mem|s_memory~1348\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1348_combout\ = (\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~490_q\)) # (!\intMem|Mux9~2_combout\))) # (!\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~426_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux9~2_combout\,
	datab => \regFile|rt_mem|s_memory~426_q\,
	datac => \regFile|rt_mem|s_memory~490_q\,
	datad => \intMem|Mux8~0_combout\,
	combout => \regFile|rt_mem|s_memory~1348_combout\);

-- Location: LCCOMB_X65_Y36_N30
\regFile|rt_mem|s_memory~1349\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1349_combout\ = (\intMem|Mux9~1_combout\ & (((\regFile|rt_mem|s_memory~1348_combout\)))) # (!\intMem|Mux9~1_combout\ & ((\regFile|rt_mem|s_memory~1348_combout\ & ((\regFile|rt_mem|s_memory~522_q\))) # 
-- (!\regFile|rt_mem|s_memory~1348_combout\ & (\regFile|rt_mem|s_memory~458_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~458_q\,
	datab => \intMem|Mux9~1_combout\,
	datac => \regFile|rt_mem|s_memory~522_q\,
	datad => \regFile|rt_mem|s_memory~1348_combout\,
	combout => \regFile|rt_mem|s_memory~1349_combout\);

-- Location: FF_X69_Y36_N27
\regFile|rt_mem|s_memory~298\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux27~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~298_q\);

-- Location: LCCOMB_X69_Y34_N24
\regFile|rt_mem|s_memory~362feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~362feeder_combout\ = \alu|Mux27~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux27~3_combout\,
	combout => \regFile|rt_mem|s_memory~362feeder_combout\);

-- Location: FF_X69_Y34_N25
\regFile|rt_mem|s_memory~362\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~362feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~362_q\);

-- Location: FF_X68_Y36_N29
\regFile|rt_mem|s_memory~394\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux27~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~394_q\);

-- Location: LCCOMB_X68_Y36_N28
\regFile|rt_mem|s_memory~1341\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1341_combout\ = (\intMem|Mux9~2_combout\ & (\regFile|rt_mem|s_memory~362_q\)) # (!\intMem|Mux9~2_combout\ & ((\regFile|rt_mem|s_memory~394_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regFile|rt_mem|s_memory~362_q\,
	datac => \regFile|rt_mem|s_memory~394_q\,
	datad => \intMem|Mux9~2_combout\,
	combout => \regFile|rt_mem|s_memory~1341_combout\);

-- Location: LCCOMB_X69_Y36_N26
\regFile|rt_mem|s_memory~1342\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1342_combout\ = (\intMem|Mux8~0_combout\ & ((\regFile|rt_mem|s_memory~1341_combout\))) # (!\intMem|Mux8~0_combout\ & (\regFile|rt_mem|s_memory~298_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux8~0_combout\,
	datac => \regFile|rt_mem|s_memory~298_q\,
	datad => \regFile|rt_mem|s_memory~1341_combout\,
	combout => \regFile|rt_mem|s_memory~1342_combout\);

-- Location: FF_X68_Y35_N15
\regFile|rt_mem|s_memory~42\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux27~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~42_q\);

-- Location: LCCOMB_X65_Y37_N16
\regFile|rt_mem|s_memory~106feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~106feeder_combout\ = \alu|Mux27~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux27~3_combout\,
	combout => \regFile|rt_mem|s_memory~106feeder_combout\);

-- Location: FF_X65_Y37_N17
\regFile|rt_mem|s_memory~106\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~106feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~106_q\);

-- Location: FF_X69_Y36_N29
\regFile|rt_mem|s_memory~138\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux27~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~138_q\);

-- Location: LCCOMB_X69_Y36_N28
\regFile|rt_mem|s_memory~1345\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1345_combout\ = (\intMem|Mux9~2_combout\ & (\regFile|rt_mem|s_memory~106_q\)) # (!\intMem|Mux9~2_combout\ & ((\regFile|rt_mem|s_memory~138_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regFile|rt_mem|s_memory~106_q\,
	datac => \regFile|rt_mem|s_memory~138_q\,
	datad => \intMem|Mux9~2_combout\,
	combout => \regFile|rt_mem|s_memory~1345_combout\);

-- Location: LCCOMB_X68_Y35_N14
\regFile|rt_mem|s_memory~1346\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1346_combout\ = (\intMem|Mux8~0_combout\ & ((\regFile|rt_mem|s_memory~1345_combout\))) # (!\intMem|Mux8~0_combout\ & (\regFile|rt_mem|s_memory~42_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \intMem|Mux8~0_combout\,
	datac => \regFile|rt_mem|s_memory~42_q\,
	datad => \regFile|rt_mem|s_memory~1345_combout\,
	combout => \regFile|rt_mem|s_memory~1346_combout\);

-- Location: LCCOMB_X65_Y25_N28
\regFile|rt_mem|s_memory~202feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~202feeder_combout\ = \alu|Mux27~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux27~3_combout\,
	combout => \regFile|rt_mem|s_memory~202feeder_combout\);

-- Location: FF_X65_Y25_N29
\regFile|rt_mem|s_memory~202\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~202feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~202_q\);

-- Location: FF_X67_Y29_N27
\regFile|rt_mem|s_memory~266\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux27~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~266_q\);

-- Location: LCCOMB_X75_Y29_N28
\regFile|rt_mem|s_memory~170feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~170feeder_combout\ = \alu|Mux27~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux27~3_combout\,
	combout => \regFile|rt_mem|s_memory~170feeder_combout\);

-- Location: FF_X75_Y29_N29
\regFile|rt_mem|s_memory~170\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~170feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~170_q\);

-- Location: FF_X67_Y29_N13
\regFile|rt_mem|s_memory~234\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux27~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~234_q\);

-- Location: LCCOMB_X67_Y29_N12
\regFile|rt_mem|s_memory~1343\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1343_combout\ = (\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~234_q\)) # (!\intMem|Mux9~2_combout\))) # (!\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~170_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux9~2_combout\,
	datab => \regFile|rt_mem|s_memory~170_q\,
	datac => \regFile|rt_mem|s_memory~234_q\,
	datad => \intMem|Mux8~0_combout\,
	combout => \regFile|rt_mem|s_memory~1343_combout\);

-- Location: LCCOMB_X67_Y29_N26
\regFile|rt_mem|s_memory~1344\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1344_combout\ = (\intMem|Mux9~1_combout\ & (((\regFile|rt_mem|s_memory~1343_combout\)))) # (!\intMem|Mux9~1_combout\ & ((\regFile|rt_mem|s_memory~1343_combout\ & ((\regFile|rt_mem|s_memory~266_q\))) # 
-- (!\regFile|rt_mem|s_memory~1343_combout\ & (\regFile|rt_mem|s_memory~202_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux9~1_combout\,
	datab => \regFile|rt_mem|s_memory~202_q\,
	datac => \regFile|rt_mem|s_memory~266_q\,
	datad => \regFile|rt_mem|s_memory~1343_combout\,
	combout => \regFile|rt_mem|s_memory~1344_combout\);

-- Location: LCCOMB_X68_Y35_N16
\regFile|rt_mem|s_memory~1347\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1347_combout\ = (\intMem|Mux2~1_combout\ & (((\regFile|rt_mem|s_memory~1344_combout\) # (!\intMem|Mux5~0_combout\)))) # (!\intMem|Mux2~1_combout\ & (\regFile|rt_mem|s_memory~1346_combout\ & (\intMem|Mux5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux2~1_combout\,
	datab => \regFile|rt_mem|s_memory~1346_combout\,
	datac => \intMem|Mux5~0_combout\,
	datad => \regFile|rt_mem|s_memory~1344_combout\,
	combout => \regFile|rt_mem|s_memory~1347_combout\);

-- Location: LCCOMB_X68_Y35_N10
\regFile|rt_mem|s_memory~1350\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1350_combout\ = (\intMem|Mux5~0_combout\ & (((\regFile|rt_mem|s_memory~1347_combout\)))) # (!\intMem|Mux5~0_combout\ & ((\regFile|rt_mem|s_memory~1347_combout\ & (\regFile|rt_mem|s_memory~1349_combout\)) # 
-- (!\regFile|rt_mem|s_memory~1347_combout\ & ((\regFile|rt_mem|s_memory~1342_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~1349_combout\,
	datab => \regFile|rt_mem|s_memory~1342_combout\,
	datac => \intMem|Mux5~0_combout\,
	datad => \regFile|rt_mem|s_memory~1347_combout\,
	combout => \regFile|rt_mem|s_memory~1350_combout\);

-- Location: LCCOMB_X68_Y35_N12
\muxALU|muxOut[4]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxALU|muxOut[4]~58_combout\ = (\SW[6]~input_o\ & (!\intMem|Mux21~4_combout\)) # (!\SW[6]~input_o\ & (((!\regFile|rt_mem|Equal0~0_combout\ & \regFile|rt_mem|s_memory~1350_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[6]~input_o\,
	datab => \intMem|Mux21~4_combout\,
	datac => \regFile|rt_mem|Equal0~0_combout\,
	datad => \regFile|rt_mem|s_memory~1350_combout\,
	combout => \muxALU|muxOut[4]~58_combout\);

-- Location: LCCOMB_X66_Y31_N6
\alu|s_diff[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|s_diff[3]~6_combout\ = (\regFile|rs_mem|readData[3]~48_combout\ & ((\muxALU|muxOut[3]~59_combout\ & (!\alu|s_diff[2]~5\)) # (!\muxALU|muxOut[3]~59_combout\ & (\alu|s_diff[2]~5\ & VCC)))) # (!\regFile|rs_mem|readData[3]~48_combout\ & 
-- ((\muxALU|muxOut[3]~59_combout\ & ((\alu|s_diff[2]~5\) # (GND))) # (!\muxALU|muxOut[3]~59_combout\ & (!\alu|s_diff[2]~5\))))
-- \alu|s_diff[3]~7\ = CARRY((\regFile|rs_mem|readData[3]~48_combout\ & (\muxALU|muxOut[3]~59_combout\ & !\alu|s_diff[2]~5\)) # (!\regFile|rs_mem|readData[3]~48_combout\ & ((\muxALU|muxOut[3]~59_combout\) # (!\alu|s_diff[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|readData[3]~48_combout\,
	datab => \muxALU|muxOut[3]~59_combout\,
	datad => VCC,
	cin => \alu|s_diff[2]~5\,
	combout => \alu|s_diff[3]~6_combout\,
	cout => \alu|s_diff[3]~7\);

-- Location: LCCOMB_X66_Y31_N8
\alu|s_diff[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|s_diff[4]~8_combout\ = ((\regFile|rs_mem|readData[4]~41_combout\ $ (\muxALU|muxOut[4]~58_combout\ $ (\alu|s_diff[3]~7\)))) # (GND)
-- \alu|s_diff[4]~9\ = CARRY((\regFile|rs_mem|readData[4]~41_combout\ & ((!\alu|s_diff[3]~7\) # (!\muxALU|muxOut[4]~58_combout\))) # (!\regFile|rs_mem|readData[4]~41_combout\ & (!\muxALU|muxOut[4]~58_combout\ & !\alu|s_diff[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|readData[4]~41_combout\,
	datab => \muxALU|muxOut[4]~58_combout\,
	datad => VCC,
	cin => \alu|s_diff[3]~7\,
	combout => \alu|s_diff[4]~8_combout\,
	cout => \alu|s_diff[4]~9\);

-- Location: LCCOMB_X66_Y35_N0
\alu|Mux27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux27~0_combout\ = (\ALUCtrl|Mux4~0_combout\ & (((\alu|s_diff[4]~8_combout\)))) # (!\ALUCtrl|Mux4~0_combout\ & (!\regFile|rs_mem|readData[4]~41_combout\ & (!\muxALU|muxOut[4]~58_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|readData[4]~41_combout\,
	datab => \ALUCtrl|Mux4~0_combout\,
	datac => \muxALU|muxOut[4]~58_combout\,
	datad => \alu|s_diff[4]~8_combout\,
	combout => \alu|Mux27~0_combout\);

-- Location: LCCOMB_X68_Y35_N30
\alu|RESULT~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|RESULT~40_combout\ = (\muxALU|muxOut[4]~58_combout\ & (!\regFile|rs_mem|Equal0~0_combout\ & \regFile|rs_mem|s_memory~1517_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxALU|muxOut[4]~58_combout\,
	datab => \regFile|rs_mem|Equal0~0_combout\,
	datad => \regFile|rs_mem|s_memory~1517_combout\,
	combout => \alu|RESULT~40_combout\);

-- Location: LCCOMB_X67_Y31_N4
\alu|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0~4_combout\ = ((\muxALU|muxOut[2]~60_combout\ $ (\regFile|rs_mem|readData[2]~49_combout\ $ (!\alu|Add0~3\)))) # (GND)
-- \alu|Add0~5\ = CARRY((\muxALU|muxOut[2]~60_combout\ & ((\regFile|rs_mem|readData[2]~49_combout\) # (!\alu|Add0~3\))) # (!\muxALU|muxOut[2]~60_combout\ & (\regFile|rs_mem|readData[2]~49_combout\ & !\alu|Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \muxALU|muxOut[2]~60_combout\,
	datab => \regFile|rs_mem|readData[2]~49_combout\,
	datad => VCC,
	cin => \alu|Add0~3\,
	combout => \alu|Add0~4_combout\,
	cout => \alu|Add0~5\);

-- Location: LCCOMB_X67_Y31_N6
\alu|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0~6_combout\ = (\muxALU|muxOut[3]~59_combout\ & ((\regFile|rs_mem|readData[3]~48_combout\ & (\alu|Add0~5\ & VCC)) # (!\regFile|rs_mem|readData[3]~48_combout\ & (!\alu|Add0~5\)))) # (!\muxALU|muxOut[3]~59_combout\ & 
-- ((\regFile|rs_mem|readData[3]~48_combout\ & (!\alu|Add0~5\)) # (!\regFile|rs_mem|readData[3]~48_combout\ & ((\alu|Add0~5\) # (GND)))))
-- \alu|Add0~7\ = CARRY((\muxALU|muxOut[3]~59_combout\ & (!\regFile|rs_mem|readData[3]~48_combout\ & !\alu|Add0~5\)) # (!\muxALU|muxOut[3]~59_combout\ & ((!\alu|Add0~5\) # (!\regFile|rs_mem|readData[3]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \muxALU|muxOut[3]~59_combout\,
	datab => \regFile|rs_mem|readData[3]~48_combout\,
	datad => VCC,
	cin => \alu|Add0~5\,
	combout => \alu|Add0~6_combout\,
	cout => \alu|Add0~7\);

-- Location: LCCOMB_X67_Y31_N8
\alu|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0~8_combout\ = ((\regFile|rs_mem|readData[4]~41_combout\ $ (\muxALU|muxOut[4]~58_combout\ $ (!\alu|Add0~7\)))) # (GND)
-- \alu|Add0~9\ = CARRY((\regFile|rs_mem|readData[4]~41_combout\ & ((\muxALU|muxOut[4]~58_combout\) # (!\alu|Add0~7\))) # (!\regFile|rs_mem|readData[4]~41_combout\ & (\muxALU|muxOut[4]~58_combout\ & !\alu|Add0~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|readData[4]~41_combout\,
	datab => \muxALU|muxOut[4]~58_combout\,
	datad => VCC,
	cin => \alu|Add0~7\,
	combout => \alu|Add0~8_combout\,
	cout => \alu|Add0~9\);

-- Location: LCCOMB_X68_Y35_N6
\alu|Mux27~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux27~1_combout\ = (\ALUCtrl|Mux4~0_combout\ & (((\ALUCtrl|Mux5~1_combout\) # (\alu|Add0~8_combout\)))) # (!\ALUCtrl|Mux4~0_combout\ & (\alu|RESULT~40_combout\ & (!\ALUCtrl|Mux5~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|RESULT~40_combout\,
	datab => \ALUCtrl|Mux4~0_combout\,
	datac => \ALUCtrl|Mux5~1_combout\,
	datad => \alu|Add0~8_combout\,
	combout => \alu|Mux27~1_combout\);

-- Location: LCCOMB_X68_Y35_N0
\alu|Mux27~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux27~2_combout\ = (\ALUCtrl|Mux5~1_combout\ & ((\muxALU|muxOut[4]~58_combout\ & ((!\alu|Mux27~1_combout\) # (!\regFile|rs_mem|readData[4]~41_combout\))) # (!\muxALU|muxOut[4]~58_combout\ & (\regFile|rs_mem|readData[4]~41_combout\)))) # 
-- (!\ALUCtrl|Mux5~1_combout\ & (((\alu|Mux27~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxALU|muxOut[4]~58_combout\,
	datab => \regFile|rs_mem|readData[4]~41_combout\,
	datac => \ALUCtrl|Mux5~1_combout\,
	datad => \alu|Mux27~1_combout\,
	combout => \alu|Mux27~2_combout\);

-- Location: LCCOMB_X65_Y32_N24
\alu|Mux27~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux27~3_combout\ = (\alu|Mux1~2_combout\ & ((\alu|Mux27~0_combout\) # ((!\ALUCtrl|Mux3~1_combout\ & \alu|Mux27~2_combout\)))) # (!\alu|Mux1~2_combout\ & (!\ALUCtrl|Mux3~1_combout\ & ((\alu|Mux27~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux1~2_combout\,
	datab => \ALUCtrl|Mux3~1_combout\,
	datac => \alu|Mux27~0_combout\,
	datad => \alu|Mux27~2_combout\,
	combout => \alu|Mux27~3_combout\);

-- Location: LCCOMB_X65_Y32_N6
\regFile|rs_mem|s_memory~138feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~138feeder_combout\ = \alu|Mux27~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux27~3_combout\,
	combout => \regFile|rs_mem|s_memory~138feeder_combout\);

-- Location: FF_X65_Y32_N7
\regFile|rs_mem|s_memory~138\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~138feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~138_q\);

-- Location: FF_X63_Y33_N3
\regFile|rs_mem|s_memory~266\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux27~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~266_q\);

-- Location: LCCOMB_X63_Y36_N4
\regFile|rs_mem|s_memory~202feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~202feeder_combout\ = \alu|Mux27~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux27~3_combout\,
	combout => \regFile|rs_mem|s_memory~202feeder_combout\);

-- Location: FF_X63_Y36_N5
\regFile|rs_mem|s_memory~202\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~202feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~202_q\);

-- Location: FF_X63_Y33_N29
\regFile|rs_mem|s_memory~74\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux27~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~74_q\);

-- Location: LCCOMB_X63_Y33_N28
\regFile|rs_mem|s_memory~1508\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1508_combout\ = (\intMem|Mux3~1_combout\ & ((\regFile|rs_mem|s_memory~202_q\) # ((\intMem|Mux4~4_combout\)))) # (!\intMem|Mux3~1_combout\ & (((\regFile|rs_mem|s_memory~74_q\ & !\intMem|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux3~1_combout\,
	datab => \regFile|rs_mem|s_memory~202_q\,
	datac => \regFile|rs_mem|s_memory~74_q\,
	datad => \intMem|Mux4~4_combout\,
	combout => \regFile|rs_mem|s_memory~1508_combout\);

-- Location: LCCOMB_X63_Y33_N2
\regFile|rs_mem|s_memory~1509\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1509_combout\ = (\intMem|Mux4~4_combout\ & ((\regFile|rs_mem|s_memory~1508_combout\ & ((\regFile|rs_mem|s_memory~266_q\))) # (!\regFile|rs_mem|s_memory~1508_combout\ & (\regFile|rs_mem|s_memory~138_q\)))) # 
-- (!\intMem|Mux4~4_combout\ & (((\regFile|rs_mem|s_memory~1508_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~138_q\,
	datab => \intMem|Mux4~4_combout\,
	datac => \regFile|rs_mem|s_memory~266_q\,
	datad => \regFile|rs_mem|s_memory~1508_combout\,
	combout => \regFile|rs_mem|s_memory~1509_combout\);

-- Location: LCCOMB_X70_Y35_N22
\regFile|rs_mem|s_memory~170feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~170feeder_combout\ = \alu|Mux27~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux27~3_combout\,
	combout => \regFile|rs_mem|s_memory~170feeder_combout\);

-- Location: FF_X70_Y35_N23
\regFile|rs_mem|s_memory~170\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~170feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~170_q\);

-- Location: FF_X68_Y35_N27
\regFile|rs_mem|s_memory~234\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux27~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~234_q\);

-- Location: LCCOMB_X70_Y32_N8
\regFile|rs_mem|s_memory~106feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~106feeder_combout\ = \alu|Mux27~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux27~3_combout\,
	combout => \regFile|rs_mem|s_memory~106feeder_combout\);

-- Location: FF_X70_Y32_N9
\regFile|rs_mem|s_memory~106\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~106feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~106_q\);

-- Location: FF_X68_Y35_N29
\regFile|rs_mem|s_memory~42\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux27~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~42_q\);

-- Location: LCCOMB_X68_Y35_N28
\regFile|rs_mem|s_memory~1512\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1512_combout\ = (\intMem|Mux4~4_combout\ & ((\regFile|rs_mem|s_memory~106_q\) # ((\intMem|Mux3~1_combout\)))) # (!\intMem|Mux4~4_combout\ & (((\regFile|rs_mem|s_memory~42_q\ & !\intMem|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~106_q\,
	datab => \intMem|Mux4~4_combout\,
	datac => \regFile|rs_mem|s_memory~42_q\,
	datad => \intMem|Mux3~1_combout\,
	combout => \regFile|rs_mem|s_memory~1512_combout\);

-- Location: LCCOMB_X68_Y35_N26
\regFile|rs_mem|s_memory~1513\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1513_combout\ = (\intMem|Mux3~1_combout\ & ((\regFile|rs_mem|s_memory~1512_combout\ & ((\regFile|rs_mem|s_memory~234_q\))) # (!\regFile|rs_mem|s_memory~1512_combout\ & (\regFile|rs_mem|s_memory~170_q\)))) # 
-- (!\intMem|Mux3~1_combout\ & (((\regFile|rs_mem|s_memory~1512_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux3~1_combout\,
	datab => \regFile|rs_mem|s_memory~170_q\,
	datac => \regFile|rs_mem|s_memory~234_q\,
	datad => \regFile|rs_mem|s_memory~1512_combout\,
	combout => \regFile|rs_mem|s_memory~1513_combout\);

-- Location: LCCOMB_X69_Y34_N18
\regFile|rs_mem|s_memory~362feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~362feeder_combout\ = \alu|Mux27~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux27~3_combout\,
	combout => \regFile|rs_mem|s_memory~362feeder_combout\);

-- Location: FF_X69_Y34_N19
\regFile|rs_mem|s_memory~362\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~362feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~362_q\);

-- Location: FF_X67_Y34_N13
\regFile|rs_mem|s_memory~298\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux27~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~298_q\);

-- Location: LCCOMB_X67_Y34_N12
\regFile|rs_mem|s_memory~1510\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1510_combout\ = (\intMem|Mux4~4_combout\ & ((\regFile|rs_mem|s_memory~362_q\) # ((\intMem|Mux3~1_combout\)))) # (!\intMem|Mux4~4_combout\ & (((\regFile|rs_mem|s_memory~298_q\ & !\intMem|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux4~4_combout\,
	datab => \regFile|rs_mem|s_memory~362_q\,
	datac => \regFile|rs_mem|s_memory~298_q\,
	datad => \intMem|Mux3~1_combout\,
	combout => \regFile|rs_mem|s_memory~1510_combout\);

-- Location: FF_X69_Y35_N31
\regFile|rs_mem|s_memory~426\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux27~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~426_q\);

-- Location: FF_X67_Y34_N23
\regFile|rs_mem|s_memory~490\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux27~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~490_q\);

-- Location: LCCOMB_X67_Y34_N22
\regFile|rs_mem|s_memory~1511\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1511_combout\ = (\regFile|rs_mem|s_memory~1510_combout\ & (((\regFile|rs_mem|s_memory~490_q\) # (!\intMem|Mux3~1_combout\)))) # (!\regFile|rs_mem|s_memory~1510_combout\ & (\regFile|rs_mem|s_memory~426_q\ & 
-- ((\intMem|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~1510_combout\,
	datab => \regFile|rs_mem|s_memory~426_q\,
	datac => \regFile|rs_mem|s_memory~490_q\,
	datad => \intMem|Mux3~1_combout\,
	combout => \regFile|rs_mem|s_memory~1511_combout\);

-- Location: LCCOMB_X68_Y35_N8
\regFile|rs_mem|s_memory~1514\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1514_combout\ = (\intMem|Mux2~1_combout\ & (((\regFile|rs_mem|s_memory~1511_combout\)) # (!\intMem|Mux5~0_combout\))) # (!\intMem|Mux2~1_combout\ & (\intMem|Mux5~0_combout\ & (\regFile|rs_mem|s_memory~1513_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux2~1_combout\,
	datab => \intMem|Mux5~0_combout\,
	datac => \regFile|rs_mem|s_memory~1513_combout\,
	datad => \regFile|rs_mem|s_memory~1511_combout\,
	combout => \regFile|rs_mem|s_memory~1514_combout\);

-- Location: LCCOMB_X62_Y35_N0
\regFile|rs_mem|s_memory~394feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~394feeder_combout\ = \alu|Mux27~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux27~3_combout\,
	combout => \regFile|rs_mem|s_memory~394feeder_combout\);

-- Location: FF_X62_Y35_N1
\regFile|rs_mem|s_memory~394\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~394feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~394_q\);

-- Location: FF_X62_Y35_N23
\regFile|rs_mem|s_memory~522\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux27~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~522_q\);

-- Location: LCCOMB_X66_Y36_N0
\regFile|rs_mem|s_memory~458feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~458feeder_combout\ = \alu|Mux27~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux27~3_combout\,
	combout => \regFile|rs_mem|s_memory~458feeder_combout\);

-- Location: FF_X66_Y36_N1
\regFile|rs_mem|s_memory~458\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~458feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~458_q\);

-- Location: FF_X66_Y36_N31
\regFile|rs_mem|s_memory~330\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux27~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~330_q\);

-- Location: LCCOMB_X66_Y36_N30
\regFile|rs_mem|s_memory~1515\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1515_combout\ = (\intMem|Mux4~4_combout\ & (((\intMem|Mux3~1_combout\)))) # (!\intMem|Mux4~4_combout\ & ((\intMem|Mux3~1_combout\ & (\regFile|rs_mem|s_memory~458_q\)) # (!\intMem|Mux3~1_combout\ & 
-- ((\regFile|rs_mem|s_memory~330_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~458_q\,
	datab => \intMem|Mux4~4_combout\,
	datac => \regFile|rs_mem|s_memory~330_q\,
	datad => \intMem|Mux3~1_combout\,
	combout => \regFile|rs_mem|s_memory~1515_combout\);

-- Location: LCCOMB_X62_Y35_N22
\regFile|rs_mem|s_memory~1516\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1516_combout\ = (\intMem|Mux4~4_combout\ & ((\regFile|rs_mem|s_memory~1515_combout\ & ((\regFile|rs_mem|s_memory~522_q\))) # (!\regFile|rs_mem|s_memory~1515_combout\ & (\regFile|rs_mem|s_memory~394_q\)))) # 
-- (!\intMem|Mux4~4_combout\ & (((\regFile|rs_mem|s_memory~1515_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux4~4_combout\,
	datab => \regFile|rs_mem|s_memory~394_q\,
	datac => \regFile|rs_mem|s_memory~522_q\,
	datad => \regFile|rs_mem|s_memory~1515_combout\,
	combout => \regFile|rs_mem|s_memory~1516_combout\);

-- Location: LCCOMB_X68_Y35_N18
\regFile|rs_mem|s_memory~1517\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1517_combout\ = (\intMem|Mux5~0_combout\ & (((\regFile|rs_mem|s_memory~1514_combout\)))) # (!\intMem|Mux5~0_combout\ & ((\regFile|rs_mem|s_memory~1514_combout\ & ((\regFile|rs_mem|s_memory~1516_combout\))) # 
-- (!\regFile|rs_mem|s_memory~1514_combout\ & (\regFile|rs_mem|s_memory~1509_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~1509_combout\,
	datab => \intMem|Mux5~0_combout\,
	datac => \regFile|rs_mem|s_memory~1514_combout\,
	datad => \regFile|rs_mem|s_memory~1516_combout\,
	combout => \regFile|rs_mem|s_memory~1517_combout\);

-- Location: LCCOMB_X68_Y35_N4
\regFile|rs_mem|readData[4]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|readData[4]~41_combout\ = (!\regFile|rs_mem|Equal0~0_combout\ & \regFile|rs_mem|s_memory~1517_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regFile|rs_mem|Equal0~0_combout\,
	datad => \regFile|rs_mem|s_memory~1517_combout\,
	combout => \regFile|rs_mem|readData[4]~41_combout\);

-- Location: LCCOMB_X66_Y31_N10
\alu|s_diff[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|s_diff[5]~10_combout\ = (\muxALU|muxOut[5]~86_combout\ & ((\regFile|rs_mem|readData[5]~40_combout\ & (!\alu|s_diff[4]~9\)) # (!\regFile|rs_mem|readData[5]~40_combout\ & ((\alu|s_diff[4]~9\) # (GND))))) # (!\muxALU|muxOut[5]~86_combout\ & 
-- ((\regFile|rs_mem|readData[5]~40_combout\ & (\alu|s_diff[4]~9\ & VCC)) # (!\regFile|rs_mem|readData[5]~40_combout\ & (!\alu|s_diff[4]~9\))))
-- \alu|s_diff[5]~11\ = CARRY((\muxALU|muxOut[5]~86_combout\ & ((!\alu|s_diff[4]~9\) # (!\regFile|rs_mem|readData[5]~40_combout\))) # (!\muxALU|muxOut[5]~86_combout\ & (!\regFile|rs_mem|readData[5]~40_combout\ & !\alu|s_diff[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \muxALU|muxOut[5]~86_combout\,
	datab => \regFile|rs_mem|readData[5]~40_combout\,
	datad => VCC,
	cin => \alu|s_diff[4]~9\,
	combout => \alu|s_diff[5]~10_combout\,
	cout => \alu|s_diff[5]~11\);

-- Location: LCCOMB_X66_Y35_N22
\alu|Mux26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux26~0_combout\ = (\ALUCtrl|Mux4~0_combout\ & (((\alu|s_diff[5]~10_combout\)))) # (!\ALUCtrl|Mux4~0_combout\ & (!\regFile|rs_mem|readData[5]~40_combout\ & (!\muxALU|muxOut[5]~86_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|readData[5]~40_combout\,
	datab => \muxALU|muxOut[5]~86_combout\,
	datac => \ALUCtrl|Mux4~0_combout\,
	datad => \alu|s_diff[5]~10_combout\,
	combout => \alu|Mux26~0_combout\);

-- Location: LCCOMB_X67_Y31_N10
\alu|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0~10_combout\ = (\regFile|rs_mem|readData[5]~40_combout\ & ((\muxALU|muxOut[5]~86_combout\ & (\alu|Add0~9\ & VCC)) # (!\muxALU|muxOut[5]~86_combout\ & (!\alu|Add0~9\)))) # (!\regFile|rs_mem|readData[5]~40_combout\ & ((\muxALU|muxOut[5]~86_combout\ 
-- & (!\alu|Add0~9\)) # (!\muxALU|muxOut[5]~86_combout\ & ((\alu|Add0~9\) # (GND)))))
-- \alu|Add0~11\ = CARRY((\regFile|rs_mem|readData[5]~40_combout\ & (!\muxALU|muxOut[5]~86_combout\ & !\alu|Add0~9\)) # (!\regFile|rs_mem|readData[5]~40_combout\ & ((!\alu|Add0~9\) # (!\muxALU|muxOut[5]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|readData[5]~40_combout\,
	datab => \muxALU|muxOut[5]~86_combout\,
	datad => VCC,
	cin => \alu|Add0~9\,
	combout => \alu|Add0~10_combout\,
	cout => \alu|Add0~11\);

-- Location: LCCOMB_X66_Y35_N20
\alu|Mux26~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux26~2_combout\ = (\ALUCtrl|Mux5~1_combout\ & (((\regFile|rs_mem|readData[5]~40_combout\)))) # (!\ALUCtrl|Mux5~1_combout\ & ((\ALUCtrl|Mux4~0_combout\ & (\alu|Add0~10_combout\)) # (!\ALUCtrl|Mux4~0_combout\ & 
-- ((\regFile|rs_mem|readData[5]~40_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCtrl|Mux5~1_combout\,
	datab => \ALUCtrl|Mux4~0_combout\,
	datac => \alu|Add0~10_combout\,
	datad => \regFile|rs_mem|readData[5]~40_combout\,
	combout => \alu|Mux26~2_combout\);

-- Location: LCCOMB_X66_Y35_N26
\alu|Mux26~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux26~3_combout\ = (\ALUCtrl|Mux5~1_combout\ & ((\muxALU|muxOut[5]~86_combout\ & ((!\alu|Mux26~2_combout\) # (!\ALUCtrl|Mux4~0_combout\))) # (!\muxALU|muxOut[5]~86_combout\ & ((\alu|Mux26~2_combout\))))) # (!\ALUCtrl|Mux5~1_combout\ & 
-- (\alu|Mux26~2_combout\ & ((\muxALU|muxOut[5]~86_combout\) # (\ALUCtrl|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCtrl|Mux5~1_combout\,
	datab => \muxALU|muxOut[5]~86_combout\,
	datac => \ALUCtrl|Mux4~0_combout\,
	datad => \alu|Mux26~2_combout\,
	combout => \alu|Mux26~3_combout\);

-- Location: LCCOMB_X65_Y32_N2
\alu|Mux26~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux26~1_combout\ = (\alu|Mux1~2_combout\ & ((\alu|Mux26~0_combout\) # ((!\ALUCtrl|Mux3~1_combout\ & \alu|Mux26~3_combout\)))) # (!\alu|Mux1~2_combout\ & (!\ALUCtrl|Mux3~1_combout\ & ((\alu|Mux26~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux1~2_combout\,
	datab => \ALUCtrl|Mux3~1_combout\,
	datac => \alu|Mux26~0_combout\,
	datad => \alu|Mux26~3_combout\,
	combout => \alu|Mux26~1_combout\);

-- Location: LCCOMB_X62_Y35_N20
\regFile|rs_mem|s_memory~395feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~395feeder_combout\ = \alu|Mux26~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux26~1_combout\,
	combout => \regFile|rs_mem|s_memory~395feeder_combout\);

-- Location: FF_X62_Y35_N21
\regFile|rs_mem|s_memory~395\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~395feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~395_q\);

-- Location: FF_X65_Y35_N3
\regFile|rs_mem|s_memory~427\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux26~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~427_q\);

-- Location: LCCOMB_X65_Y35_N2
\regFile|rs_mem|readData[5]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|readData[5]~34_combout\ = (\intMem|Mux5~0_combout\ & ((\regFile|rs_mem|s_memory~427_q\))) # (!\intMem|Mux5~0_combout\ & (\regFile|rs_mem|s_memory~395_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~395_q\,
	datac => \regFile|rs_mem|s_memory~427_q\,
	datad => \intMem|Mux5~0_combout\,
	combout => \regFile|rs_mem|readData[5]~34_combout\);

-- Location: FF_X65_Y32_N17
\regFile|rs_mem|s_memory~523\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux26~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~523_q\);

-- Location: LCCOMB_X66_Y36_N8
\regFile|rs_mem|s_memory~459feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~459feeder_combout\ = \alu|Mux26~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux26~1_combout\,
	combout => \regFile|rs_mem|s_memory~459feeder_combout\);

-- Location: FF_X66_Y36_N9
\regFile|rs_mem|s_memory~459\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~459feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~459_q\);

-- Location: FF_X66_Y36_N3
\regFile|rs_mem|s_memory~331\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux26~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~331_q\);

-- Location: LCCOMB_X66_Y36_N2
\regFile|rs_mem|s_memory~1505\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1505_combout\ = (\intMem|Mux4~4_combout\ & (((\intMem|Mux3~1_combout\)))) # (!\intMem|Mux4~4_combout\ & ((\intMem|Mux3~1_combout\ & (\regFile|rs_mem|s_memory~459_q\)) # (!\intMem|Mux3~1_combout\ & 
-- ((\regFile|rs_mem|s_memory~331_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~459_q\,
	datab => \intMem|Mux4~4_combout\,
	datac => \regFile|rs_mem|s_memory~331_q\,
	datad => \intMem|Mux3~1_combout\,
	combout => \regFile|rs_mem|s_memory~1505_combout\);

-- Location: LCCOMB_X65_Y32_N16
\regFile|rs_mem|readData[5]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|readData[5]~35_combout\ = (\intMem|Mux4~4_combout\ & ((\regFile|rs_mem|s_memory~1505_combout\ & ((\regFile|rs_mem|s_memory~523_q\))) # (!\regFile|rs_mem|s_memory~1505_combout\ & (\regFile|rs_mem|readData[5]~34_combout\)))) # 
-- (!\intMem|Mux4~4_combout\ & (((\regFile|rs_mem|s_memory~1505_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux4~4_combout\,
	datab => \regFile|rs_mem|readData[5]~34_combout\,
	datac => \regFile|rs_mem|s_memory~523_q\,
	datad => \regFile|rs_mem|s_memory~1505_combout\,
	combout => \regFile|rs_mem|readData[5]~35_combout\);

-- Location: LCCOMB_X65_Y32_N14
\regFile|rs_mem|s_memory~139feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~139feeder_combout\ = \alu|Mux26~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux26~1_combout\,
	combout => \regFile|rs_mem|s_memory~139feeder_combout\);

-- Location: FF_X65_Y32_N15
\regFile|rs_mem|s_memory~139\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~139feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~139_q\);

-- Location: FF_X63_Y33_N23
\regFile|rs_mem|s_memory~267\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux26~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~267_q\);

-- Location: LCCOMB_X61_Y33_N20
\regFile|rs_mem|s_memory~203feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~203feeder_combout\ = \alu|Mux26~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux26~1_combout\,
	combout => \regFile|rs_mem|s_memory~203feeder_combout\);

-- Location: FF_X61_Y33_N21
\regFile|rs_mem|s_memory~203\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~203feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~203_q\);

-- Location: FF_X63_Y33_N25
\regFile|rs_mem|s_memory~75\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux26~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~75_q\);

-- Location: LCCOMB_X63_Y33_N24
\regFile|rs_mem|s_memory~1504\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1504_combout\ = (\intMem|Mux3~1_combout\ & ((\regFile|rs_mem|s_memory~203_q\) # ((\intMem|Mux4~4_combout\)))) # (!\intMem|Mux3~1_combout\ & (((\regFile|rs_mem|s_memory~75_q\ & !\intMem|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux3~1_combout\,
	datab => \regFile|rs_mem|s_memory~203_q\,
	datac => \regFile|rs_mem|s_memory~75_q\,
	datad => \intMem|Mux4~4_combout\,
	combout => \regFile|rs_mem|s_memory~1504_combout\);

-- Location: LCCOMB_X63_Y33_N22
\regFile|rs_mem|readData[5]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|readData[5]~33_combout\ = (\intMem|Mux4~4_combout\ & ((\regFile|rs_mem|s_memory~1504_combout\ & ((\regFile|rs_mem|s_memory~267_q\))) # (!\regFile|rs_mem|s_memory~1504_combout\ & (\regFile|rs_mem|s_memory~139_q\)))) # 
-- (!\intMem|Mux4~4_combout\ & (((\regFile|rs_mem|s_memory~1504_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~139_q\,
	datab => \intMem|Mux4~4_combout\,
	datac => \regFile|rs_mem|s_memory~267_q\,
	datad => \regFile|rs_mem|s_memory~1504_combout\,
	combout => \regFile|rs_mem|readData[5]~33_combout\);

-- Location: LCCOMB_X66_Y35_N14
\regFile|rs_mem|readData[5]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|readData[5]~36_combout\ = (\intMem|Mux2~1_combout\ & (\regFile|rs_mem|readData[5]~35_combout\)) # (!\intMem|Mux2~1_combout\ & ((\regFile|rs_mem|readData[5]~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \intMem|Mux2~1_combout\,
	datac => \regFile|rs_mem|readData[5]~35_combout\,
	datad => \regFile|rs_mem|readData[5]~33_combout\,
	combout => \regFile|rs_mem|readData[5]~36_combout\);

-- Location: LCCOMB_X65_Y35_N4
\regFile|rs_mem|s_memory~171feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~171feeder_combout\ = \alu|Mux26~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux26~1_combout\,
	combout => \regFile|rs_mem|s_memory~171feeder_combout\);

-- Location: FF_X65_Y35_N5
\regFile|rs_mem|s_memory~171\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~171feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~171_q\);

-- Location: FF_X63_Y31_N27
\regFile|rs_mem|s_memory~107\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux26~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~107_q\);

-- Location: FF_X63_Y35_N29
\regFile|rs_mem|s_memory~43\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux26~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~43_q\);

-- Location: LCCOMB_X63_Y35_N28
\regFile|rs_mem|s_memory~1506\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1506_combout\ = (\intMem|Mux4~4_combout\ & ((\regFile|rs_mem|s_memory~107_q\) # ((\intMem|Mux3~1_combout\)))) # (!\intMem|Mux4~4_combout\ & (((\regFile|rs_mem|s_memory~43_q\ & !\intMem|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux4~4_combout\,
	datab => \regFile|rs_mem|s_memory~107_q\,
	datac => \regFile|rs_mem|s_memory~43_q\,
	datad => \intMem|Mux3~1_combout\,
	combout => \regFile|rs_mem|s_memory~1506_combout\);

-- Location: FF_X63_Y35_N27
\regFile|rs_mem|s_memory~235\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux26~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~235_q\);

-- Location: LCCOMB_X63_Y35_N26
\regFile|rs_mem|readData[5]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|readData[5]~37_combout\ = (\regFile|rs_mem|s_memory~1506_combout\ & (((\regFile|rs_mem|s_memory~235_q\) # (!\intMem|Mux3~1_combout\)))) # (!\regFile|rs_mem|s_memory~1506_combout\ & (\regFile|rs_mem|s_memory~171_q\ & 
-- ((\intMem|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~171_q\,
	datab => \regFile|rs_mem|s_memory~1506_combout\,
	datac => \regFile|rs_mem|s_memory~235_q\,
	datad => \intMem|Mux3~1_combout\,
	combout => \regFile|rs_mem|readData[5]~37_combout\);

-- Location: LCCOMB_X69_Y34_N4
\regFile|rs_mem|s_memory~363feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~363feeder_combout\ = \alu|Mux26~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux26~1_combout\,
	combout => \regFile|rs_mem|s_memory~363feeder_combout\);

-- Location: FF_X69_Y34_N5
\regFile|rs_mem|s_memory~363\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~363feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~363_q\);

-- Location: FF_X68_Y37_N13
\regFile|rs_mem|s_memory~299\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux26~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~299_q\);

-- Location: LCCOMB_X68_Y37_N12
\regFile|rs_mem|s_memory~1507\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1507_combout\ = (\intMem|Mux3~1_combout\ & (((\intMem|Mux4~4_combout\)))) # (!\intMem|Mux3~1_combout\ & ((\intMem|Mux4~4_combout\ & (\regFile|rs_mem|s_memory~363_q\)) # (!\intMem|Mux4~4_combout\ & 
-- ((\regFile|rs_mem|s_memory~299_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~363_q\,
	datab => \intMem|Mux3~1_combout\,
	datac => \regFile|rs_mem|s_memory~299_q\,
	datad => \intMem|Mux4~4_combout\,
	combout => \regFile|rs_mem|s_memory~1507_combout\);

-- Location: FF_X68_Y37_N7
\regFile|rs_mem|s_memory~491\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux26~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~491_q\);

-- Location: LCCOMB_X68_Y37_N6
\regFile|rs_mem|readData[5]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|readData[5]~38_combout\ = (\regFile|rs_mem|s_memory~1507_combout\ & (((\regFile|rs_mem|s_memory~491_q\)) # (!\intMem|Mux3~1_combout\))) # (!\regFile|rs_mem|s_memory~1507_combout\ & (\intMem|Mux3~1_combout\ & 
-- ((\regFile|rs_mem|readData[5]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~1507_combout\,
	datab => \intMem|Mux3~1_combout\,
	datac => \regFile|rs_mem|s_memory~491_q\,
	datad => \regFile|rs_mem|readData[5]~34_combout\,
	combout => \regFile|rs_mem|readData[5]~38_combout\);

-- Location: LCCOMB_X66_Y35_N16
\regFile|rs_mem|readData[5]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|readData[5]~39_combout\ = (\intMem|Mux2~1_combout\ & ((\regFile|rs_mem|readData[5]~38_combout\))) # (!\intMem|Mux2~1_combout\ & (\regFile|rs_mem|readData[5]~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \intMem|Mux2~1_combout\,
	datac => \regFile|rs_mem|readData[5]~37_combout\,
	datad => \regFile|rs_mem|readData[5]~38_combout\,
	combout => \regFile|rs_mem|readData[5]~39_combout\);

-- Location: LCCOMB_X66_Y35_N2
\regFile|rs_mem|readData[5]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|readData[5]~40_combout\ = (!\regFile|rs_mem|Equal0~0_combout\ & ((\intMem|Mux5~0_combout\ & ((\regFile|rs_mem|readData[5]~39_combout\))) # (!\intMem|Mux5~0_combout\ & (\regFile|rs_mem|readData[5]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|Equal0~0_combout\,
	datab => \intMem|Mux5~0_combout\,
	datac => \regFile|rs_mem|readData[5]~36_combout\,
	datad => \regFile|rs_mem|readData[5]~39_combout\,
	combout => \regFile|rs_mem|readData[5]~40_combout\);

-- Location: LCCOMB_X67_Y31_N12
\alu|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0~12_combout\ = ((\regFile|rs_mem|readData[6]~32_combout\ $ (\muxALU|muxOut[6]~85_combout\ $ (!\alu|Add0~11\)))) # (GND)
-- \alu|Add0~13\ = CARRY((\regFile|rs_mem|readData[6]~32_combout\ & ((\muxALU|muxOut[6]~85_combout\) # (!\alu|Add0~11\))) # (!\regFile|rs_mem|readData[6]~32_combout\ & (\muxALU|muxOut[6]~85_combout\ & !\alu|Add0~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|readData[6]~32_combout\,
	datab => \muxALU|muxOut[6]~85_combout\,
	datad => VCC,
	cin => \alu|Add0~11\,
	combout => \alu|Add0~12_combout\,
	cout => \alu|Add0~13\);

-- Location: LCCOMB_X66_Y27_N16
\alu|Mux25~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux25~2_combout\ = (\ALUCtrl|Mux5~1_combout\ & ((\muxALU|muxOut[6]~85_combout\ & ((!\regFile|rs_mem|readData[6]~32_combout\) # (!\ALUCtrl|Mux4~0_combout\))) # (!\muxALU|muxOut[6]~85_combout\ & ((\regFile|rs_mem|readData[6]~32_combout\))))) # 
-- (!\ALUCtrl|Mux5~1_combout\ & ((\ALUCtrl|Mux4~0_combout\) # ((\muxALU|muxOut[6]~85_combout\ & \regFile|rs_mem|readData[6]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCtrl|Mux4~0_combout\,
	datab => \muxALU|muxOut[6]~85_combout\,
	datac => \ALUCtrl|Mux5~1_combout\,
	datad => \regFile|rs_mem|readData[6]~32_combout\,
	combout => \alu|Mux25~2_combout\);

-- Location: LCCOMB_X66_Y27_N22
\alu|Mux25~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux25~3_combout\ = (\alu|Mux25~2_combout\ & (((\ALUCtrl|Mux5~1_combout\) # (\alu|Add0~12_combout\)) # (!\ALUCtrl|Mux4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCtrl|Mux4~0_combout\,
	datab => \ALUCtrl|Mux5~1_combout\,
	datac => \alu|Add0~12_combout\,
	datad => \alu|Mux25~2_combout\,
	combout => \alu|Mux25~3_combout\);

-- Location: LCCOMB_X66_Y31_N12
\alu|s_diff[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|s_diff[6]~12_combout\ = ((\regFile|rs_mem|readData[6]~32_combout\ $ (\muxALU|muxOut[6]~85_combout\ $ (\alu|s_diff[5]~11\)))) # (GND)
-- \alu|s_diff[6]~13\ = CARRY((\regFile|rs_mem|readData[6]~32_combout\ & ((!\alu|s_diff[5]~11\) # (!\muxALU|muxOut[6]~85_combout\))) # (!\regFile|rs_mem|readData[6]~32_combout\ & (!\muxALU|muxOut[6]~85_combout\ & !\alu|s_diff[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|readData[6]~32_combout\,
	datab => \muxALU|muxOut[6]~85_combout\,
	datad => VCC,
	cin => \alu|s_diff[5]~11\,
	combout => \alu|s_diff[6]~12_combout\,
	cout => \alu|s_diff[6]~13\);

-- Location: LCCOMB_X65_Y32_N10
\alu|Mux25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux25~0_combout\ = (\ALUCtrl|Mux4~0_combout\ & (((\alu|s_diff[6]~12_combout\)))) # (!\ALUCtrl|Mux4~0_combout\ & (!\regFile|rs_mem|readData[6]~32_combout\ & ((!\muxALU|muxOut[6]~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|readData[6]~32_combout\,
	datab => \ALUCtrl|Mux4~0_combout\,
	datac => \alu|s_diff[6]~12_combout\,
	datad => \muxALU|muxOut[6]~85_combout\,
	combout => \alu|Mux25~0_combout\);

-- Location: LCCOMB_X65_Y32_N12
\alu|Mux25~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux25~1_combout\ = (\alu|Mux1~2_combout\ & ((\alu|Mux25~0_combout\) # ((!\ALUCtrl|Mux3~1_combout\ & \alu|Mux25~3_combout\)))) # (!\alu|Mux1~2_combout\ & (!\ALUCtrl|Mux3~1_combout\ & (\alu|Mux25~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux1~2_combout\,
	datab => \ALUCtrl|Mux3~1_combout\,
	datac => \alu|Mux25~3_combout\,
	datad => \alu|Mux25~0_combout\,
	combout => \alu|Mux25~1_combout\);

-- Location: LCCOMB_X59_Y29_N20
\regFile|rs_mem|s_memory~396feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~396feeder_combout\ = \alu|Mux25~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux25~1_combout\,
	combout => \regFile|rs_mem|s_memory~396feeder_combout\);

-- Location: FF_X59_Y29_N21
\regFile|rs_mem|s_memory~396\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~396feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~396_q\);

-- Location: FF_X65_Y32_N29
\regFile|rs_mem|s_memory~524\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux25~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~524_q\);

-- Location: LCCOMB_X66_Y36_N12
\regFile|rs_mem|s_memory~460feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~460feeder_combout\ = \alu|Mux25~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux25~1_combout\,
	combout => \regFile|rs_mem|s_memory~460feeder_combout\);

-- Location: FF_X66_Y36_N13
\regFile|rs_mem|s_memory~460\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~460feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~460_q\);

-- Location: FF_X66_Y36_N7
\regFile|rs_mem|s_memory~332\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux25~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~332_q\);

-- Location: LCCOMB_X66_Y36_N6
\regFile|rs_mem|s_memory~1501\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1501_combout\ = (\intMem|Mux4~4_combout\ & (((\intMem|Mux3~1_combout\)))) # (!\intMem|Mux4~4_combout\ & ((\intMem|Mux3~1_combout\ & (\regFile|rs_mem|s_memory~460_q\)) # (!\intMem|Mux3~1_combout\ & 
-- ((\regFile|rs_mem|s_memory~332_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~460_q\,
	datab => \intMem|Mux4~4_combout\,
	datac => \regFile|rs_mem|s_memory~332_q\,
	datad => \intMem|Mux3~1_combout\,
	combout => \regFile|rs_mem|s_memory~1501_combout\);

-- Location: LCCOMB_X65_Y32_N28
\regFile|rs_mem|s_memory~1502\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1502_combout\ = (\intMem|Mux4~4_combout\ & ((\regFile|rs_mem|s_memory~1501_combout\ & ((\regFile|rs_mem|s_memory~524_q\))) # (!\regFile|rs_mem|s_memory~1501_combout\ & (\regFile|rs_mem|s_memory~396_q\)))) # 
-- (!\intMem|Mux4~4_combout\ & (((\regFile|rs_mem|s_memory~1501_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~396_q\,
	datab => \intMem|Mux4~4_combout\,
	datac => \regFile|rs_mem|s_memory~524_q\,
	datad => \regFile|rs_mem|s_memory~1501_combout\,
	combout => \regFile|rs_mem|s_memory~1502_combout\);

-- Location: LCCOMB_X61_Y33_N4
\regFile|rs_mem|s_memory~204feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~204feeder_combout\ = \alu|Mux25~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux25~1_combout\,
	combout => \regFile|rs_mem|s_memory~204feeder_combout\);

-- Location: FF_X61_Y33_N5
\regFile|rs_mem|s_memory~204\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~204feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~204_q\);

-- Location: FF_X61_Y33_N31
\regFile|rs_mem|s_memory~76\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux25~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~76_q\);

-- Location: LCCOMB_X61_Y33_N30
\regFile|rs_mem|s_memory~1503\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1503_combout\ = (\intMem|Mux3~1_combout\ & ((\regFile|rs_mem|s_memory~204_q\) # ((\intMem|Mux4~4_combout\)))) # (!\intMem|Mux3~1_combout\ & (((\regFile|rs_mem|s_memory~76_q\ & !\intMem|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux3~1_combout\,
	datab => \regFile|rs_mem|s_memory~204_q\,
	datac => \regFile|rs_mem|s_memory~76_q\,
	datad => \intMem|Mux4~4_combout\,
	combout => \regFile|rs_mem|s_memory~1503_combout\);

-- Location: FF_X61_Y31_N13
\regFile|rs_mem|s_memory~268\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux25~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~268_q\);

-- Location: LCCOMB_X66_Y35_N24
\regFile|rs_mem|s_memory~140feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~140feeder_combout\ = \alu|Mux25~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux25~1_combout\,
	combout => \regFile|rs_mem|s_memory~140feeder_combout\);

-- Location: FF_X66_Y35_N25
\regFile|rs_mem|s_memory~140\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~140feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~140_q\);

-- Location: FF_X65_Y35_N19
\regFile|rs_mem|s_memory~172\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux25~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~172_q\);

-- Location: LCCOMB_X65_Y35_N18
\regFile|rs_mem|readData[6]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|readData[6]~27_combout\ = (\intMem|Mux5~0_combout\ & ((\regFile|rs_mem|s_memory~172_q\))) # (!\intMem|Mux5~0_combout\ & (\regFile|rs_mem|s_memory~140_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regFile|rs_mem|s_memory~140_q\,
	datac => \regFile|rs_mem|s_memory~172_q\,
	datad => \intMem|Mux5~0_combout\,
	combout => \regFile|rs_mem|readData[6]~27_combout\);

-- Location: LCCOMB_X61_Y31_N12
\regFile|rs_mem|readData[6]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|readData[6]~30_combout\ = (\intMem|Mux4~4_combout\ & ((\regFile|rs_mem|s_memory~1503_combout\ & (\regFile|rs_mem|s_memory~268_q\)) # (!\regFile|rs_mem|s_memory~1503_combout\ & ((\regFile|rs_mem|readData[6]~27_combout\))))) # 
-- (!\intMem|Mux4~4_combout\ & (\regFile|rs_mem|s_memory~1503_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux4~4_combout\,
	datab => \regFile|rs_mem|s_memory~1503_combout\,
	datac => \regFile|rs_mem|s_memory~268_q\,
	datad => \regFile|rs_mem|readData[6]~27_combout\,
	combout => \regFile|rs_mem|readData[6]~30_combout\);

-- Location: LCCOMB_X61_Y31_N22
\regFile|rs_mem|readData[6]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|readData[6]~31_combout\ = (\intMem|Mux2~1_combout\ & (\regFile|rs_mem|s_memory~1502_combout\)) # (!\intMem|Mux2~1_combout\ & ((\regFile|rs_mem|readData[6]~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux2~1_combout\,
	datac => \regFile|rs_mem|s_memory~1502_combout\,
	datad => \regFile|rs_mem|readData[6]~30_combout\,
	combout => \regFile|rs_mem|readData[6]~31_combout\);

-- Location: LCCOMB_X61_Y35_N24
\regFile|rs_mem|s_memory~108feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~108feeder_combout\ = \alu|Mux25~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux25~1_combout\,
	combout => \regFile|rs_mem|s_memory~108feeder_combout\);

-- Location: FF_X61_Y35_N25
\regFile|rs_mem|s_memory~108\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~108feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~108_q\);

-- Location: FF_X63_Y35_N9
\regFile|rs_mem|s_memory~44\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux25~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~44_q\);

-- Location: LCCOMB_X63_Y35_N8
\regFile|rs_mem|s_memory~1500\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1500_combout\ = (\intMem|Mux4~4_combout\ & ((\regFile|rs_mem|s_memory~108_q\) # ((\intMem|Mux3~1_combout\)))) # (!\intMem|Mux4~4_combout\ & (((\regFile|rs_mem|s_memory~44_q\ & !\intMem|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux4~4_combout\,
	datab => \regFile|rs_mem|s_memory~108_q\,
	datac => \regFile|rs_mem|s_memory~44_q\,
	datad => \intMem|Mux3~1_combout\,
	combout => \regFile|rs_mem|s_memory~1500_combout\);

-- Location: FF_X63_Y35_N3
\regFile|rs_mem|s_memory~236\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux25~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~236_q\);

-- Location: LCCOMB_X63_Y35_N2
\regFile|rs_mem|readData[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|readData[6]~28_combout\ = (\intMem|Mux3~1_combout\ & ((\regFile|rs_mem|s_memory~1500_combout\ & (\regFile|rs_mem|s_memory~236_q\)) # (!\regFile|rs_mem|s_memory~1500_combout\ & ((\regFile|rs_mem|readData[6]~27_combout\))))) # 
-- (!\intMem|Mux3~1_combout\ & (\regFile|rs_mem|s_memory~1500_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux3~1_combout\,
	datab => \regFile|rs_mem|s_memory~1500_combout\,
	datac => \regFile|rs_mem|s_memory~236_q\,
	datad => \regFile|rs_mem|readData[6]~27_combout\,
	combout => \regFile|rs_mem|readData[6]~28_combout\);

-- Location: LCCOMB_X65_Y33_N26
\regFile|rs_mem|s_memory~492feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~492feeder_combout\ = \alu|Mux25~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux25~1_combout\,
	combout => \regFile|rs_mem|s_memory~492feeder_combout\);

-- Location: FF_X65_Y33_N27
\regFile|rs_mem|s_memory~492\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~492feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~492_q\);

-- Location: FF_X65_Y35_N9
\regFile|rs_mem|s_memory~428\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux25~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~428_q\);

-- Location: LCCOMB_X69_Y37_N6
\regFile|rs_mem|s_memory~364feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~364feeder_combout\ = \alu|Mux25~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux25~1_combout\,
	combout => \regFile|rs_mem|s_memory~364feeder_combout\);

-- Location: FF_X69_Y37_N7
\regFile|rs_mem|s_memory~364\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~364feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~364_q\);

-- Location: FF_X65_Y33_N13
\regFile|rs_mem|s_memory~300\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux25~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~300_q\);

-- Location: LCCOMB_X65_Y33_N12
\regFile|rs_mem|s_memory~1499\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1499_combout\ = (\intMem|Mux3~1_combout\ & (((\intMem|Mux4~4_combout\)))) # (!\intMem|Mux3~1_combout\ & ((\intMem|Mux4~4_combout\ & (\regFile|rs_mem|s_memory~364_q\)) # (!\intMem|Mux4~4_combout\ & 
-- ((\regFile|rs_mem|s_memory~300_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux3~1_combout\,
	datab => \regFile|rs_mem|s_memory~364_q\,
	datac => \regFile|rs_mem|s_memory~300_q\,
	datad => \intMem|Mux4~4_combout\,
	combout => \regFile|rs_mem|s_memory~1499_combout\);

-- Location: LCCOMB_X65_Y35_N8
\regFile|rs_mem|readData[6]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|readData[6]~26_combout\ = (\intMem|Mux3~1_combout\ & ((\regFile|rs_mem|s_memory~1499_combout\ & (\regFile|rs_mem|s_memory~492_q\)) # (!\regFile|rs_mem|s_memory~1499_combout\ & ((\regFile|rs_mem|s_memory~428_q\))))) # 
-- (!\intMem|Mux3~1_combout\ & (((\regFile|rs_mem|s_memory~1499_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux3~1_combout\,
	datab => \regFile|rs_mem|s_memory~492_q\,
	datac => \regFile|rs_mem|s_memory~428_q\,
	datad => \regFile|rs_mem|s_memory~1499_combout\,
	combout => \regFile|rs_mem|readData[6]~26_combout\);

-- Location: LCCOMB_X61_Y31_N10
\regFile|rs_mem|readData[6]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|readData[6]~29_combout\ = (\intMem|Mux2~1_combout\ & ((\regFile|rs_mem|readData[6]~26_combout\))) # (!\intMem|Mux2~1_combout\ & (\regFile|rs_mem|readData[6]~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux2~1_combout\,
	datac => \regFile|rs_mem|readData[6]~28_combout\,
	datad => \regFile|rs_mem|readData[6]~26_combout\,
	combout => \regFile|rs_mem|readData[6]~29_combout\);

-- Location: LCCOMB_X61_Y31_N24
\regFile|rs_mem|readData[6]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|readData[6]~32_combout\ = (!\regFile|rs_mem|Equal0~0_combout\ & ((\intMem|Mux5~0_combout\ & ((\regFile|rs_mem|readData[6]~29_combout\))) # (!\intMem|Mux5~0_combout\ & (\regFile|rs_mem|readData[6]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux5~0_combout\,
	datab => \regFile|rs_mem|Equal0~0_combout\,
	datac => \regFile|rs_mem|readData[6]~31_combout\,
	datad => \regFile|rs_mem|readData[6]~29_combout\,
	combout => \regFile|rs_mem|readData[6]~32_combout\);

-- Location: LCCOMB_X67_Y31_N14
\alu|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0~14_combout\ = (\regFile|rs_mem|readData[7]~25_combout\ & ((\muxALU|muxOut[7]~84_combout\ & (\alu|Add0~13\ & VCC)) # (!\muxALU|muxOut[7]~84_combout\ & (!\alu|Add0~13\)))) # (!\regFile|rs_mem|readData[7]~25_combout\ & 
-- ((\muxALU|muxOut[7]~84_combout\ & (!\alu|Add0~13\)) # (!\muxALU|muxOut[7]~84_combout\ & ((\alu|Add0~13\) # (GND)))))
-- \alu|Add0~15\ = CARRY((\regFile|rs_mem|readData[7]~25_combout\ & (!\muxALU|muxOut[7]~84_combout\ & !\alu|Add0~13\)) # (!\regFile|rs_mem|readData[7]~25_combout\ & ((!\alu|Add0~13\) # (!\muxALU|muxOut[7]~84_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|readData[7]~25_combout\,
	datab => \muxALU|muxOut[7]~84_combout\,
	datad => VCC,
	cin => \alu|Add0~13\,
	combout => \alu|Add0~14_combout\,
	cout => \alu|Add0~15\);

-- Location: LCCOMB_X65_Y31_N6
\alu|Mux24~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux24~2_combout\ = (\ALUCtrl|Mux4~0_combout\ & ((\alu|Mux24~1_combout\ & (\alu|RESULT~41_combout\)) # (!\alu|Mux24~1_combout\ & ((\alu|Add0~14_combout\))))) # (!\ALUCtrl|Mux4~0_combout\ & (((\alu|Mux24~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|RESULT~41_combout\,
	datab => \ALUCtrl|Mux4~0_combout\,
	datac => \alu|Mux24~1_combout\,
	datad => \alu|Add0~14_combout\,
	combout => \alu|Mux24~2_combout\);

-- Location: LCCOMB_X66_Y31_N14
\alu|s_diff[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|s_diff[7]~14_combout\ = (\regFile|rs_mem|readData[7]~25_combout\ & ((\muxALU|muxOut[7]~84_combout\ & (!\alu|s_diff[6]~13\)) # (!\muxALU|muxOut[7]~84_combout\ & (\alu|s_diff[6]~13\ & VCC)))) # (!\regFile|rs_mem|readData[7]~25_combout\ & 
-- ((\muxALU|muxOut[7]~84_combout\ & ((\alu|s_diff[6]~13\) # (GND))) # (!\muxALU|muxOut[7]~84_combout\ & (!\alu|s_diff[6]~13\))))
-- \alu|s_diff[7]~15\ = CARRY((\regFile|rs_mem|readData[7]~25_combout\ & (\muxALU|muxOut[7]~84_combout\ & !\alu|s_diff[6]~13\)) # (!\regFile|rs_mem|readData[7]~25_combout\ & ((\muxALU|muxOut[7]~84_combout\) # (!\alu|s_diff[6]~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|readData[7]~25_combout\,
	datab => \muxALU|muxOut[7]~84_combout\,
	datad => VCC,
	cin => \alu|s_diff[6]~13\,
	combout => \alu|s_diff[7]~14_combout\,
	cout => \alu|s_diff[7]~15\);

-- Location: LCCOMB_X65_Y31_N10
\alu|Mux24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux24~0_combout\ = (\ALUCtrl|Mux4~0_combout\ & (((\alu|s_diff[7]~14_combout\)))) # (!\ALUCtrl|Mux4~0_combout\ & (!\muxALU|muxOut[7]~84_combout\ & ((!\regFile|rs_mem|readData[7]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxALU|muxOut[7]~84_combout\,
	datab => \ALUCtrl|Mux4~0_combout\,
	datac => \alu|s_diff[7]~14_combout\,
	datad => \regFile|rs_mem|readData[7]~25_combout\,
	combout => \alu|Mux24~0_combout\);

-- Location: LCCOMB_X65_Y32_N8
\alu|Mux24~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux24~3_combout\ = (\alu|Mux1~2_combout\ & ((\alu|Mux24~0_combout\) # ((!\ALUCtrl|Mux3~1_combout\ & \alu|Mux24~2_combout\)))) # (!\alu|Mux1~2_combout\ & (!\ALUCtrl|Mux3~1_combout\ & (\alu|Mux24~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux1~2_combout\,
	datab => \ALUCtrl|Mux3~1_combout\,
	datac => \alu|Mux24~2_combout\,
	datad => \alu|Mux24~0_combout\,
	combout => \alu|Mux24~3_combout\);

-- Location: FF_X69_Y33_N13
\regFile|rs_mem|s_memory~141\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux24~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~141_q\);

-- Location: FF_X63_Y33_N15
\regFile|rs_mem|s_memory~269\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux24~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~269_q\);

-- Location: LCCOMB_X61_Y33_N18
\regFile|rs_mem|s_memory~205feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~205feeder_combout\ = \alu|Mux24~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux24~3_combout\,
	combout => \regFile|rs_mem|s_memory~205feeder_combout\);

-- Location: FF_X61_Y33_N19
\regFile|rs_mem|s_memory~205\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~205feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~205_q\);

-- Location: FF_X63_Y33_N13
\regFile|rs_mem|s_memory~77\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux24~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~77_q\);

-- Location: LCCOMB_X63_Y33_N12
\regFile|rs_mem|s_memory~1489\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1489_combout\ = (\intMem|Mux3~1_combout\ & ((\regFile|rs_mem|s_memory~205_q\) # ((\intMem|Mux4~4_combout\)))) # (!\intMem|Mux3~1_combout\ & (((\regFile|rs_mem|s_memory~77_q\ & !\intMem|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux3~1_combout\,
	datab => \regFile|rs_mem|s_memory~205_q\,
	datac => \regFile|rs_mem|s_memory~77_q\,
	datad => \intMem|Mux4~4_combout\,
	combout => \regFile|rs_mem|s_memory~1489_combout\);

-- Location: LCCOMB_X63_Y33_N14
\regFile|rs_mem|s_memory~1490\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1490_combout\ = (\intMem|Mux4~4_combout\ & ((\regFile|rs_mem|s_memory~1489_combout\ & ((\regFile|rs_mem|s_memory~269_q\))) # (!\regFile|rs_mem|s_memory~1489_combout\ & (\regFile|rs_mem|s_memory~141_q\)))) # 
-- (!\intMem|Mux4~4_combout\ & (((\regFile|rs_mem|s_memory~1489_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~141_q\,
	datab => \intMem|Mux4~4_combout\,
	datac => \regFile|rs_mem|s_memory~269_q\,
	datad => \regFile|rs_mem|s_memory~1489_combout\,
	combout => \regFile|rs_mem|s_memory~1490_combout\);

-- Location: LCCOMB_X61_Y32_N14
\regFile|rs_mem|s_memory~397feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~397feeder_combout\ = \alu|Mux24~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux24~3_combout\,
	combout => \regFile|rs_mem|s_memory~397feeder_combout\);

-- Location: FF_X61_Y32_N15
\regFile|rs_mem|s_memory~397\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~397feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~397_q\);

-- Location: FF_X65_Y32_N31
\regFile|rs_mem|s_memory~525\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux24~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~525_q\);

-- Location: LCCOMB_X66_Y36_N24
\regFile|rs_mem|s_memory~461feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~461feeder_combout\ = \alu|Mux24~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux24~3_combout\,
	combout => \regFile|rs_mem|s_memory~461feeder_combout\);

-- Location: FF_X66_Y36_N25
\regFile|rs_mem|s_memory~461\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~461feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~461_q\);

-- Location: FF_X66_Y36_N19
\regFile|rs_mem|s_memory~333\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux24~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~333_q\);

-- Location: LCCOMB_X66_Y36_N18
\regFile|rs_mem|s_memory~1496\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1496_combout\ = (\intMem|Mux4~4_combout\ & (((\intMem|Mux3~1_combout\)))) # (!\intMem|Mux4~4_combout\ & ((\intMem|Mux3~1_combout\ & (\regFile|rs_mem|s_memory~461_q\)) # (!\intMem|Mux3~1_combout\ & 
-- ((\regFile|rs_mem|s_memory~333_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~461_q\,
	datab => \intMem|Mux4~4_combout\,
	datac => \regFile|rs_mem|s_memory~333_q\,
	datad => \intMem|Mux3~1_combout\,
	combout => \regFile|rs_mem|s_memory~1496_combout\);

-- Location: LCCOMB_X65_Y32_N30
\regFile|rs_mem|s_memory~1497\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1497_combout\ = (\intMem|Mux4~4_combout\ & ((\regFile|rs_mem|s_memory~1496_combout\ & ((\regFile|rs_mem|s_memory~525_q\))) # (!\regFile|rs_mem|s_memory~1496_combout\ & (\regFile|rs_mem|s_memory~397_q\)))) # 
-- (!\intMem|Mux4~4_combout\ & (((\regFile|rs_mem|s_memory~1496_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux4~4_combout\,
	datab => \regFile|rs_mem|s_memory~397_q\,
	datac => \regFile|rs_mem|s_memory~525_q\,
	datad => \regFile|rs_mem|s_memory~1496_combout\,
	combout => \regFile|rs_mem|s_memory~1497_combout\);

-- Location: LCCOMB_X60_Y27_N26
\regFile|rs_mem|s_memory~173feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~173feeder_combout\ = \alu|Mux24~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux24~3_combout\,
	combout => \regFile|rs_mem|s_memory~173feeder_combout\);

-- Location: FF_X60_Y27_N27
\regFile|rs_mem|s_memory~173\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~173feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~173_q\);

-- Location: FF_X66_Y27_N15
\regFile|rs_mem|s_memory~237\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux24~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~237_q\);

-- Location: FF_X67_Y27_N25
\regFile|rs_mem|s_memory~45\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux24~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~45_q\);

-- Location: LCCOMB_X70_Y32_N16
\regFile|rs_mem|s_memory~109feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~109feeder_combout\ = \alu|Mux24~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux24~3_combout\,
	combout => \regFile|rs_mem|s_memory~109feeder_combout\);

-- Location: FF_X70_Y32_N17
\regFile|rs_mem|s_memory~109\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~109feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~109_q\);

-- Location: LCCOMB_X67_Y27_N24
\regFile|rs_mem|s_memory~1493\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1493_combout\ = (\intMem|Mux4~4_combout\ & ((\intMem|Mux3~1_combout\) # ((\regFile|rs_mem|s_memory~109_q\)))) # (!\intMem|Mux4~4_combout\ & (!\intMem|Mux3~1_combout\ & (\regFile|rs_mem|s_memory~45_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux4~4_combout\,
	datab => \intMem|Mux3~1_combout\,
	datac => \regFile|rs_mem|s_memory~45_q\,
	datad => \regFile|rs_mem|s_memory~109_q\,
	combout => \regFile|rs_mem|s_memory~1493_combout\);

-- Location: LCCOMB_X66_Y27_N14
\regFile|rs_mem|s_memory~1494\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1494_combout\ = (\intMem|Mux3~1_combout\ & ((\regFile|rs_mem|s_memory~1493_combout\ & ((\regFile|rs_mem|s_memory~237_q\))) # (!\regFile|rs_mem|s_memory~1493_combout\ & (\regFile|rs_mem|s_memory~173_q\)))) # 
-- (!\intMem|Mux3~1_combout\ & (((\regFile|rs_mem|s_memory~1493_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux3~1_combout\,
	datab => \regFile|rs_mem|s_memory~173_q\,
	datac => \regFile|rs_mem|s_memory~237_q\,
	datad => \regFile|rs_mem|s_memory~1493_combout\,
	combout => \regFile|rs_mem|s_memory~1494_combout\);

-- Location: LCCOMB_X62_Y36_N14
\regFile|rs_mem|s_memory~429feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~429feeder_combout\ = \alu|Mux24~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux24~3_combout\,
	combout => \regFile|rs_mem|s_memory~429feeder_combout\);

-- Location: FF_X62_Y36_N15
\regFile|rs_mem|s_memory~429\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~429feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~429_q\);

-- Location: FF_X63_Y34_N17
\regFile|rs_mem|s_memory~493\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux24~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~493_q\);

-- Location: LCCOMB_X69_Y30_N22
\regFile|rs_mem|s_memory~365feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~365feeder_combout\ = \alu|Mux24~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux24~3_combout\,
	combout => \regFile|rs_mem|s_memory~365feeder_combout\);

-- Location: FF_X69_Y30_N23
\regFile|rs_mem|s_memory~365\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~365feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~365_q\);

-- Location: FF_X63_Y34_N7
\regFile|rs_mem|s_memory~301\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux24~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~301_q\);

-- Location: LCCOMB_X63_Y34_N6
\regFile|rs_mem|s_memory~1491\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1491_combout\ = (\intMem|Mux3~1_combout\ & (((\intMem|Mux4~4_combout\)))) # (!\intMem|Mux3~1_combout\ & ((\intMem|Mux4~4_combout\ & (\regFile|rs_mem|s_memory~365_q\)) # (!\intMem|Mux4~4_combout\ & 
-- ((\regFile|rs_mem|s_memory~301_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~365_q\,
	datab => \intMem|Mux3~1_combout\,
	datac => \regFile|rs_mem|s_memory~301_q\,
	datad => \intMem|Mux4~4_combout\,
	combout => \regFile|rs_mem|s_memory~1491_combout\);

-- Location: LCCOMB_X63_Y34_N16
\regFile|rs_mem|s_memory~1492\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1492_combout\ = (\intMem|Mux3~1_combout\ & ((\regFile|rs_mem|s_memory~1491_combout\ & ((\regFile|rs_mem|s_memory~493_q\))) # (!\regFile|rs_mem|s_memory~1491_combout\ & (\regFile|rs_mem|s_memory~429_q\)))) # 
-- (!\intMem|Mux3~1_combout\ & (((\regFile|rs_mem|s_memory~1491_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~429_q\,
	datab => \intMem|Mux3~1_combout\,
	datac => \regFile|rs_mem|s_memory~493_q\,
	datad => \regFile|rs_mem|s_memory~1491_combout\,
	combout => \regFile|rs_mem|s_memory~1492_combout\);

-- Location: LCCOMB_X65_Y31_N28
\regFile|rs_mem|s_memory~1495\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1495_combout\ = (\intMem|Mux5~0_combout\ & ((\intMem|Mux2~1_combout\ & ((\regFile|rs_mem|s_memory~1492_combout\))) # (!\intMem|Mux2~1_combout\ & (\regFile|rs_mem|s_memory~1494_combout\)))) # (!\intMem|Mux5~0_combout\ & 
-- (\intMem|Mux2~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux5~0_combout\,
	datab => \intMem|Mux2~1_combout\,
	datac => \regFile|rs_mem|s_memory~1494_combout\,
	datad => \regFile|rs_mem|s_memory~1492_combout\,
	combout => \regFile|rs_mem|s_memory~1495_combout\);

-- Location: LCCOMB_X65_Y31_N2
\regFile|rs_mem|s_memory~1498\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1498_combout\ = (\intMem|Mux5~0_combout\ & (((\regFile|rs_mem|s_memory~1495_combout\)))) # (!\intMem|Mux5~0_combout\ & ((\regFile|rs_mem|s_memory~1495_combout\ & ((\regFile|rs_mem|s_memory~1497_combout\))) # 
-- (!\regFile|rs_mem|s_memory~1495_combout\ & (\regFile|rs_mem|s_memory~1490_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~1490_combout\,
	datab => \intMem|Mux5~0_combout\,
	datac => \regFile|rs_mem|s_memory~1497_combout\,
	datad => \regFile|rs_mem|s_memory~1495_combout\,
	combout => \regFile|rs_mem|s_memory~1498_combout\);

-- Location: LCCOMB_X65_Y31_N24
\regFile|rs_mem|readData[7]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|readData[7]~25_combout\ = (!\regFile|rs_mem|Equal0~0_combout\ & \regFile|rs_mem|s_memory~1498_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regFile|rs_mem|Equal0~0_combout\,
	datad => \regFile|rs_mem|s_memory~1498_combout\,
	combout => \regFile|rs_mem|readData[7]~25_combout\);

-- Location: LCCOMB_X67_Y31_N16
\alu|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0~16_combout\ = ((\regFile|rs_mem|readData[8]~24_combout\ $ (\muxALU|muxOut[8]~83_combout\ $ (!\alu|Add0~15\)))) # (GND)
-- \alu|Add0~17\ = CARRY((\regFile|rs_mem|readData[8]~24_combout\ & ((\muxALU|muxOut[8]~83_combout\) # (!\alu|Add0~15\))) # (!\regFile|rs_mem|readData[8]~24_combout\ & (\muxALU|muxOut[8]~83_combout\ & !\alu|Add0~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|readData[8]~24_combout\,
	datab => \muxALU|muxOut[8]~83_combout\,
	datad => VCC,
	cin => \alu|Add0~15\,
	combout => \alu|Add0~16_combout\,
	cout => \alu|Add0~17\);

-- Location: LCCOMB_X69_Y31_N6
\alu|Mux23~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux23~1_combout\ = (\ALUCtrl|Mux4~0_combout\ & ((\ALUCtrl|Mux5~1_combout\) # ((\alu|Add0~16_combout\)))) # (!\ALUCtrl|Mux4~0_combout\ & (!\ALUCtrl|Mux5~1_combout\ & (\alu|RESULT~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCtrl|Mux4~0_combout\,
	datab => \ALUCtrl|Mux5~1_combout\,
	datac => \alu|RESULT~42_combout\,
	datad => \alu|Add0~16_combout\,
	combout => \alu|Mux23~1_combout\);

-- Location: LCCOMB_X69_Y31_N24
\alu|Mux23~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux23~2_combout\ = (\ALUCtrl|Mux5~1_combout\ & ((\muxALU|muxOut[8]~83_combout\ & ((!\alu|Mux23~1_combout\) # (!\regFile|rs_mem|readData[8]~24_combout\))) # (!\muxALU|muxOut[8]~83_combout\ & (\regFile|rs_mem|readData[8]~24_combout\)))) # 
-- (!\ALUCtrl|Mux5~1_combout\ & (((\alu|Mux23~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxALU|muxOut[8]~83_combout\,
	datab => \regFile|rs_mem|readData[8]~24_combout\,
	datac => \ALUCtrl|Mux5~1_combout\,
	datad => \alu|Mux23~1_combout\,
	combout => \alu|Mux23~2_combout\);

-- Location: LCCOMB_X66_Y31_N16
\alu|s_diff[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|s_diff[8]~16_combout\ = ((\muxALU|muxOut[8]~83_combout\ $ (\regFile|rs_mem|readData[8]~24_combout\ $ (\alu|s_diff[7]~15\)))) # (GND)
-- \alu|s_diff[8]~17\ = CARRY((\muxALU|muxOut[8]~83_combout\ & (\regFile|rs_mem|readData[8]~24_combout\ & !\alu|s_diff[7]~15\)) # (!\muxALU|muxOut[8]~83_combout\ & ((\regFile|rs_mem|readData[8]~24_combout\) # (!\alu|s_diff[7]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \muxALU|muxOut[8]~83_combout\,
	datab => \regFile|rs_mem|readData[8]~24_combout\,
	datad => VCC,
	cin => \alu|s_diff[7]~15\,
	combout => \alu|s_diff[8]~16_combout\,
	cout => \alu|s_diff[8]~17\);

-- Location: LCCOMB_X65_Y32_N0
\alu|Mux23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux23~0_combout\ = (\ALUCtrl|Mux4~0_combout\ & (\alu|s_diff[8]~16_combout\)) # (!\ALUCtrl|Mux4~0_combout\ & (((!\regFile|rs_mem|readData[8]~24_combout\ & !\muxALU|muxOut[8]~83_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|s_diff[8]~16_combout\,
	datab => \regFile|rs_mem|readData[8]~24_combout\,
	datac => \muxALU|muxOut[8]~83_combout\,
	datad => \ALUCtrl|Mux4~0_combout\,
	combout => \alu|Mux23~0_combout\);

-- Location: LCCOMB_X65_Y32_N22
\alu|Mux23~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux23~3_combout\ = (\alu|Mux1~2_combout\ & ((\alu|Mux23~0_combout\) # ((!\ALUCtrl|Mux3~1_combout\ & \alu|Mux23~2_combout\)))) # (!\alu|Mux1~2_combout\ & (!\ALUCtrl|Mux3~1_combout\ & (\alu|Mux23~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux1~2_combout\,
	datab => \ALUCtrl|Mux3~1_combout\,
	datac => \alu|Mux23~2_combout\,
	datad => \alu|Mux23~0_combout\,
	combout => \alu|Mux23~3_combout\);

-- Location: LCCOMB_X72_Y36_N28
\regFile|rt_mem|s_memory~398feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~398feeder_combout\ = \alu|Mux23~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux23~3_combout\,
	combout => \regFile|rt_mem|s_memory~398feeder_combout\);

-- Location: FF_X72_Y36_N29
\regFile|rt_mem|s_memory~398\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~398feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~398_q\);

-- Location: FF_X69_Y34_N9
\regFile|rt_mem|s_memory~366\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux23~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~366_q\);

-- Location: FF_X69_Y36_N5
\regFile|rt_mem|s_memory~302\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux23~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~302_q\);

-- Location: LCCOMB_X69_Y36_N4
\regFile|rt_mem|s_memory~1301\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1301_combout\ = (\intMem|Mux8~0_combout\ & (!\intMem|Mux9~2_combout\)) # (!\intMem|Mux8~0_combout\ & ((\regFile|rt_mem|s_memory~302_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \intMem|Mux9~2_combout\,
	datac => \regFile|rt_mem|s_memory~302_q\,
	datad => \intMem|Mux8~0_combout\,
	combout => \regFile|rt_mem|s_memory~1301_combout\);

-- Location: LCCOMB_X69_Y34_N8
\regFile|rt_mem|s_memory~1302\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1302_combout\ = (\intMem|Mux8~0_combout\ & ((\regFile|rt_mem|s_memory~1301_combout\ & (\regFile|rt_mem|s_memory~398_q\)) # (!\regFile|rt_mem|s_memory~1301_combout\ & ((\regFile|rt_mem|s_memory~366_q\))))) # 
-- (!\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~1301_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~398_q\,
	datab => \intMem|Mux8~0_combout\,
	datac => \regFile|rt_mem|s_memory~366_q\,
	datad => \regFile|rt_mem|s_memory~1301_combout\,
	combout => \regFile|rt_mem|s_memory~1302_combout\);

-- Location: LCCOMB_X69_Y28_N20
\regFile|rt_mem|s_memory~110feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~110feeder_combout\ = \alu|Mux23~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux23~3_combout\,
	combout => \regFile|rt_mem|s_memory~110feeder_combout\);

-- Location: FF_X69_Y28_N21
\regFile|rt_mem|s_memory~110\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~110feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~110_q\);

-- Location: FF_X69_Y31_N5
\regFile|rt_mem|s_memory~142\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux23~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~142_q\);

-- Location: FF_X70_Y36_N17
\regFile|rt_mem|s_memory~46\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux23~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~46_q\);

-- Location: LCCOMB_X70_Y36_N16
\regFile|rt_mem|s_memory~1305\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1305_combout\ = (\intMem|Mux8~0_combout\ & ((!\intMem|Mux9~2_combout\))) # (!\intMem|Mux8~0_combout\ & (\regFile|rt_mem|s_memory~46_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \intMem|Mux8~0_combout\,
	datac => \regFile|rt_mem|s_memory~46_q\,
	datad => \intMem|Mux9~2_combout\,
	combout => \regFile|rt_mem|s_memory~1305_combout\);

-- Location: LCCOMB_X69_Y31_N4
\regFile|rt_mem|s_memory~1306\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1306_combout\ = (\intMem|Mux8~0_combout\ & ((\regFile|rt_mem|s_memory~1305_combout\ & ((\regFile|rt_mem|s_memory~142_q\))) # (!\regFile|rt_mem|s_memory~1305_combout\ & (\regFile|rt_mem|s_memory~110_q\)))) # 
-- (!\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~1305_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux8~0_combout\,
	datab => \regFile|rt_mem|s_memory~110_q\,
	datac => \regFile|rt_mem|s_memory~142_q\,
	datad => \regFile|rt_mem|s_memory~1305_combout\,
	combout => \regFile|rt_mem|s_memory~1306_combout\);

-- Location: LCCOMB_X72_Y32_N6
\regFile|rt_mem|s_memory~206feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~206feeder_combout\ = \alu|Mux23~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux23~3_combout\,
	combout => \regFile|rt_mem|s_memory~206feeder_combout\);

-- Location: FF_X72_Y32_N7
\regFile|rt_mem|s_memory~206\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~206feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~206_q\);

-- Location: FF_X69_Y31_N11
\regFile|rt_mem|s_memory~270\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux23~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~270_q\);

-- Location: LCCOMB_X73_Y33_N26
\regFile|rt_mem|s_memory~174feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~174feeder_combout\ = \alu|Mux23~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux23~3_combout\,
	combout => \regFile|rt_mem|s_memory~174feeder_combout\);

-- Location: FF_X73_Y33_N27
\regFile|rt_mem|s_memory~174\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~174feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~174_q\);

-- Location: FF_X73_Y33_N21
\regFile|rt_mem|s_memory~238\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux23~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~238_q\);

-- Location: LCCOMB_X73_Y33_N20
\regFile|rt_mem|s_memory~1303\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1303_combout\ = (\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~238_q\) # (!\intMem|Mux9~2_combout\)))) # (!\intMem|Mux8~0_combout\ & (\regFile|rt_mem|s_memory~174_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~174_q\,
	datab => \intMem|Mux9~2_combout\,
	datac => \regFile|rt_mem|s_memory~238_q\,
	datad => \intMem|Mux8~0_combout\,
	combout => \regFile|rt_mem|s_memory~1303_combout\);

-- Location: LCCOMB_X69_Y31_N10
\regFile|rt_mem|s_memory~1304\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1304_combout\ = (\intMem|Mux9~1_combout\ & (((\regFile|rt_mem|s_memory~1303_combout\)))) # (!\intMem|Mux9~1_combout\ & ((\regFile|rt_mem|s_memory~1303_combout\ & ((\regFile|rt_mem|s_memory~270_q\))) # 
-- (!\regFile|rt_mem|s_memory~1303_combout\ & (\regFile|rt_mem|s_memory~206_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux9~1_combout\,
	datab => \regFile|rt_mem|s_memory~206_q\,
	datac => \regFile|rt_mem|s_memory~270_q\,
	datad => \regFile|rt_mem|s_memory~1303_combout\,
	combout => \regFile|rt_mem|s_memory~1304_combout\);

-- Location: LCCOMB_X69_Y31_N14
\regFile|rt_mem|s_memory~1307\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1307_combout\ = (\intMem|Mux2~1_combout\ & (((\regFile|rt_mem|s_memory~1304_combout\)) # (!\intMem|Mux5~0_combout\))) # (!\intMem|Mux2~1_combout\ & (\intMem|Mux5~0_combout\ & (\regFile|rt_mem|s_memory~1306_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux2~1_combout\,
	datab => \intMem|Mux5~0_combout\,
	datac => \regFile|rt_mem|s_memory~1306_combout\,
	datad => \regFile|rt_mem|s_memory~1304_combout\,
	combout => \regFile|rt_mem|s_memory~1307_combout\);

-- Location: LCCOMB_X61_Y36_N14
\regFile|rt_mem|s_memory~462feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~462feeder_combout\ = \alu|Mux23~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux23~3_combout\,
	combout => \regFile|rt_mem|s_memory~462feeder_combout\);

-- Location: FF_X61_Y36_N15
\regFile|rt_mem|s_memory~462\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~462feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~462_q\);

-- Location: FF_X65_Y36_N11
\regFile|rt_mem|s_memory~526\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux23~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~526_q\);

-- Location: LCCOMB_X63_Y36_N28
\regFile|rt_mem|s_memory~430feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~430feeder_combout\ = \alu|Mux23~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux23~3_combout\,
	combout => \regFile|rt_mem|s_memory~430feeder_combout\);

-- Location: FF_X63_Y36_N29
\regFile|rt_mem|s_memory~430\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~430feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~430_q\);

-- Location: FF_X65_Y36_N1
\regFile|rt_mem|s_memory~494\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux23~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~494_q\);

-- Location: LCCOMB_X65_Y36_N0
\regFile|rt_mem|s_memory~1308\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1308_combout\ = (\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~494_q\) # (!\intMem|Mux9~2_combout\)))) # (!\intMem|Mux8~0_combout\ & (\regFile|rt_mem|s_memory~430_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux8~0_combout\,
	datab => \regFile|rt_mem|s_memory~430_q\,
	datac => \regFile|rt_mem|s_memory~494_q\,
	datad => \intMem|Mux9~2_combout\,
	combout => \regFile|rt_mem|s_memory~1308_combout\);

-- Location: LCCOMB_X65_Y36_N10
\regFile|rt_mem|s_memory~1309\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1309_combout\ = (\intMem|Mux9~1_combout\ & (((\regFile|rt_mem|s_memory~1308_combout\)))) # (!\intMem|Mux9~1_combout\ & ((\regFile|rt_mem|s_memory~1308_combout\ & ((\regFile|rt_mem|s_memory~526_q\))) # 
-- (!\regFile|rt_mem|s_memory~1308_combout\ & (\regFile|rt_mem|s_memory~462_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~462_q\,
	datab => \intMem|Mux9~1_combout\,
	datac => \regFile|rt_mem|s_memory~526_q\,
	datad => \regFile|rt_mem|s_memory~1308_combout\,
	combout => \regFile|rt_mem|s_memory~1309_combout\);

-- Location: LCCOMB_X69_Y31_N20
\regFile|rt_mem|s_memory~1310\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1310_combout\ = (\intMem|Mux5~0_combout\ & (((\regFile|rt_mem|s_memory~1307_combout\)))) # (!\intMem|Mux5~0_combout\ & ((\regFile|rt_mem|s_memory~1307_combout\ & ((\regFile|rt_mem|s_memory~1309_combout\))) # 
-- (!\regFile|rt_mem|s_memory~1307_combout\ & (\regFile|rt_mem|s_memory~1302_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~1302_combout\,
	datab => \intMem|Mux5~0_combout\,
	datac => \regFile|rt_mem|s_memory~1307_combout\,
	datad => \regFile|rt_mem|s_memory~1309_combout\,
	combout => \regFile|rt_mem|s_memory~1310_combout\);

-- Location: LCCOMB_X69_Y31_N16
\muxALU|muxOut[8]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxALU|muxOut[8]~83_combout\ = (\muxALU|muxOut[31]~52_combout\) # ((!\SW[6]~input_o\ & (!\regFile|rt_mem|Equal0~0_combout\ & \regFile|rt_mem|s_memory~1310_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[6]~input_o\,
	datab => \regFile|rt_mem|Equal0~0_combout\,
	datac => \muxALU|muxOut[31]~52_combout\,
	datad => \regFile|rt_mem|s_memory~1310_combout\,
	combout => \muxALU|muxOut[8]~83_combout\);

-- Location: LCCOMB_X66_Y31_N18
\alu|s_diff[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|s_diff[9]~18_combout\ = (\muxALU|muxOut[9]~82_combout\ & ((\regFile|rs_mem|readData[9]~23_combout\ & (!\alu|s_diff[8]~17\)) # (!\regFile|rs_mem|readData[9]~23_combout\ & ((\alu|s_diff[8]~17\) # (GND))))) # (!\muxALU|muxOut[9]~82_combout\ & 
-- ((\regFile|rs_mem|readData[9]~23_combout\ & (\alu|s_diff[8]~17\ & VCC)) # (!\regFile|rs_mem|readData[9]~23_combout\ & (!\alu|s_diff[8]~17\))))
-- \alu|s_diff[9]~19\ = CARRY((\muxALU|muxOut[9]~82_combout\ & ((!\alu|s_diff[8]~17\) # (!\regFile|rs_mem|readData[9]~23_combout\))) # (!\muxALU|muxOut[9]~82_combout\ & (!\regFile|rs_mem|readData[9]~23_combout\ & !\alu|s_diff[8]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \muxALU|muxOut[9]~82_combout\,
	datab => \regFile|rs_mem|readData[9]~23_combout\,
	datad => VCC,
	cin => \alu|s_diff[8]~17\,
	combout => \alu|s_diff[9]~18_combout\,
	cout => \alu|s_diff[9]~19\);

-- Location: LCCOMB_X62_Y31_N10
\alu|Mux22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux22~0_combout\ = (\ALUCtrl|Mux4~0_combout\ & (((\alu|s_diff[9]~18_combout\)))) # (!\ALUCtrl|Mux4~0_combout\ & (!\muxALU|muxOut[9]~82_combout\ & (!\regFile|rs_mem|readData[9]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCtrl|Mux4~0_combout\,
	datab => \muxALU|muxOut[9]~82_combout\,
	datac => \regFile|rs_mem|readData[9]~23_combout\,
	datad => \alu|s_diff[9]~18_combout\,
	combout => \alu|Mux22~0_combout\);

-- Location: LCCOMB_X62_Y31_N0
\alu|Mux22~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux22~1_combout\ = (\ALUCtrl|Mux4~0_combout\ & (((\ALUCtrl|Mux5~1_combout\)))) # (!\ALUCtrl|Mux4~0_combout\ & ((\muxALU|muxOut[9]~82_combout\ & ((\regFile|rs_mem|readData[9]~23_combout\) # (\ALUCtrl|Mux5~1_combout\))) # 
-- (!\muxALU|muxOut[9]~82_combout\ & (\regFile|rs_mem|readData[9]~23_combout\ & \ALUCtrl|Mux5~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCtrl|Mux4~0_combout\,
	datab => \muxALU|muxOut[9]~82_combout\,
	datac => \regFile|rs_mem|readData[9]~23_combout\,
	datad => \ALUCtrl|Mux5~1_combout\,
	combout => \alu|Mux22~1_combout\);

-- Location: LCCOMB_X62_Y31_N26
\alu|RESULT~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|RESULT~43_combout\ = \muxALU|muxOut[9]~82_combout\ $ (((!\regFile|rs_mem|Equal0~0_combout\ & \regFile|rs_mem|s_memory~1478_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|Equal0~0_combout\,
	datac => \regFile|rs_mem|s_memory~1478_combout\,
	datad => \muxALU|muxOut[9]~82_combout\,
	combout => \alu|RESULT~43_combout\);

-- Location: LCCOMB_X67_Y31_N18
\alu|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0~18_combout\ = (\muxALU|muxOut[9]~82_combout\ & ((\regFile|rs_mem|readData[9]~23_combout\ & (\alu|Add0~17\ & VCC)) # (!\regFile|rs_mem|readData[9]~23_combout\ & (!\alu|Add0~17\)))) # (!\muxALU|muxOut[9]~82_combout\ & 
-- ((\regFile|rs_mem|readData[9]~23_combout\ & (!\alu|Add0~17\)) # (!\regFile|rs_mem|readData[9]~23_combout\ & ((\alu|Add0~17\) # (GND)))))
-- \alu|Add0~19\ = CARRY((\muxALU|muxOut[9]~82_combout\ & (!\regFile|rs_mem|readData[9]~23_combout\ & !\alu|Add0~17\)) # (!\muxALU|muxOut[9]~82_combout\ & ((!\alu|Add0~17\) # (!\regFile|rs_mem|readData[9]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \muxALU|muxOut[9]~82_combout\,
	datab => \regFile|rs_mem|readData[9]~23_combout\,
	datad => VCC,
	cin => \alu|Add0~17\,
	combout => \alu|Add0~18_combout\,
	cout => \alu|Add0~19\);

-- Location: LCCOMB_X62_Y31_N22
\alu|Mux22~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux22~2_combout\ = (\ALUCtrl|Mux4~0_combout\ & ((\alu|Mux22~1_combout\ & (\alu|RESULT~43_combout\)) # (!\alu|Mux22~1_combout\ & ((\alu|Add0~18_combout\))))) # (!\ALUCtrl|Mux4~0_combout\ & (\alu|Mux22~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCtrl|Mux4~0_combout\,
	datab => \alu|Mux22~1_combout\,
	datac => \alu|RESULT~43_combout\,
	datad => \alu|Add0~18_combout\,
	combout => \alu|Mux22~2_combout\);

-- Location: LCCOMB_X62_Y34_N28
\alu|Mux22~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux22~3_combout\ = (\ALUCtrl|Mux3~1_combout\ & (\alu|Mux1~2_combout\ & (\alu|Mux22~0_combout\))) # (!\ALUCtrl|Mux3~1_combout\ & ((\alu|Mux22~2_combout\) # ((\alu|Mux1~2_combout\ & \alu|Mux22~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCtrl|Mux3~1_combout\,
	datab => \alu|Mux1~2_combout\,
	datac => \alu|Mux22~0_combout\,
	datad => \alu|Mux22~2_combout\,
	combout => \alu|Mux22~3_combout\);

-- Location: LCCOMB_X70_Y35_N30
\regFile|rt_mem|s_memory~239feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~239feeder_combout\ = \alu|Mux22~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux22~3_combout\,
	combout => \regFile|rt_mem|s_memory~239feeder_combout\);

-- Location: FF_X70_Y35_N31
\regFile|rt_mem|s_memory~239\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~239feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~239_q\);

-- Location: FF_X69_Y34_N23
\regFile|rt_mem|s_memory~271\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux22~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~271_q\);

-- Location: LCCOMB_X70_Y34_N10
\regFile|rt_mem|s_memory~175feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~175feeder_combout\ = \alu|Mux22~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux22~3_combout\,
	combout => \regFile|rt_mem|s_memory~175feeder_combout\);

-- Location: FF_X70_Y34_N11
\regFile|rt_mem|s_memory~175\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~175feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~175_q\);

-- Location: LCCOMB_X69_Y34_N28
\regFile|rt_mem|s_memory~1291\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1291_combout\ = (\intMem|Mux8~0_combout\ & ((!\intMem|Mux9~2_combout\))) # (!\intMem|Mux8~0_combout\ & (\regFile|rt_mem|s_memory~175_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~175_q\,
	datab => \intMem|Mux9~2_combout\,
	datad => \intMem|Mux8~0_combout\,
	combout => \regFile|rt_mem|s_memory~1291_combout\);

-- Location: LCCOMB_X69_Y34_N22
\regFile|rt_mem|s_memory~1292\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1292_combout\ = (\intMem|Mux8~0_combout\ & ((\regFile|rt_mem|s_memory~1291_combout\ & ((\regFile|rt_mem|s_memory~271_q\))) # (!\regFile|rt_mem|s_memory~1291_combout\ & (\regFile|rt_mem|s_memory~239_q\)))) # 
-- (!\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~1291_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~239_q\,
	datab => \intMem|Mux8~0_combout\,
	datac => \regFile|rt_mem|s_memory~271_q\,
	datad => \regFile|rt_mem|s_memory~1291_combout\,
	combout => \regFile|rt_mem|s_memory~1292_combout\);

-- Location: LCCOMB_X62_Y34_N12
\regFile|rt_mem|s_memory~495feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~495feeder_combout\ = \alu|Mux22~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux22~3_combout\,
	combout => \regFile|rt_mem|s_memory~495feeder_combout\);

-- Location: FF_X62_Y34_N13
\regFile|rt_mem|s_memory~495\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~495feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~495_q\);

-- Location: FF_X62_Y34_N5
\regFile|rt_mem|s_memory~527\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux22~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~527_q\);

-- Location: LCCOMB_X61_Y34_N6
\regFile|rt_mem|s_memory~431feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~431feeder_combout\ = \alu|Mux22~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux22~3_combout\,
	combout => \regFile|rt_mem|s_memory~431feeder_combout\);

-- Location: FF_X61_Y34_N7
\regFile|rt_mem|s_memory~431\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~431feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~431_q\);

-- Location: LCCOMB_X62_Y34_N2
\regFile|rt_mem|s_memory~1298\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1298_combout\ = (\intMem|Mux8~0_combout\ & ((!\intMem|Mux9~2_combout\))) # (!\intMem|Mux8~0_combout\ & (\regFile|rt_mem|s_memory~431_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regFile|rt_mem|s_memory~431_q\,
	datac => \intMem|Mux8~0_combout\,
	datad => \intMem|Mux9~2_combout\,
	combout => \regFile|rt_mem|s_memory~1298_combout\);

-- Location: LCCOMB_X62_Y34_N4
\regFile|rt_mem|s_memory~1299\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1299_combout\ = (\intMem|Mux8~0_combout\ & ((\regFile|rt_mem|s_memory~1298_combout\ & ((\regFile|rt_mem|s_memory~527_q\))) # (!\regFile|rt_mem|s_memory~1298_combout\ & (\regFile|rt_mem|s_memory~495_q\)))) # 
-- (!\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~1298_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~495_q\,
	datab => \intMem|Mux8~0_combout\,
	datac => \regFile|rt_mem|s_memory~527_q\,
	datad => \regFile|rt_mem|s_memory~1298_combout\,
	combout => \regFile|rt_mem|s_memory~1299_combout\);

-- Location: LCCOMB_X61_Y32_N8
\regFile|rt_mem|s_memory~335feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~335feeder_combout\ = \alu|Mux22~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux22~3_combout\,
	combout => \regFile|rt_mem|s_memory~335feeder_combout\);

-- Location: FF_X61_Y32_N9
\regFile|rt_mem|s_memory~335\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~335feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~335_q\);

-- Location: FF_X62_Y31_N5
\regFile|rt_mem|s_memory~399\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux22~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~399_q\);

-- Location: FF_X63_Y34_N9
\regFile|rt_mem|s_memory~303\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux22~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~303_q\);

-- Location: FF_X62_Y31_N7
\regFile|rt_mem|s_memory~367\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux22~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~367_q\);

-- Location: LCCOMB_X62_Y31_N6
\regFile|rt_mem|s_memory~1293\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1293_combout\ = (\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~367_q\)) # (!\intMem|Mux9~2_combout\))) # (!\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~303_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux9~2_combout\,
	datab => \regFile|rt_mem|s_memory~303_q\,
	datac => \regFile|rt_mem|s_memory~367_q\,
	datad => \intMem|Mux8~0_combout\,
	combout => \regFile|rt_mem|s_memory~1293_combout\);

-- Location: LCCOMB_X62_Y31_N4
\regFile|rt_mem|s_memory~1294\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1294_combout\ = (\intMem|Mux9~1_combout\ & (((\regFile|rt_mem|s_memory~1293_combout\)))) # (!\intMem|Mux9~1_combout\ & ((\regFile|rt_mem|s_memory~1293_combout\ & ((\regFile|rt_mem|s_memory~399_q\))) # 
-- (!\regFile|rt_mem|s_memory~1293_combout\ & (\regFile|rt_mem|s_memory~335_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux9~1_combout\,
	datab => \regFile|rt_mem|s_memory~335_q\,
	datac => \regFile|rt_mem|s_memory~399_q\,
	datad => \regFile|rt_mem|s_memory~1293_combout\,
	combout => \regFile|rt_mem|s_memory~1294_combout\);

-- Location: LCCOMB_X70_Y31_N4
\regFile|rt_mem|s_memory~79feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~79feeder_combout\ = \alu|Mux22~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux22~3_combout\,
	combout => \regFile|rt_mem|s_memory~79feeder_combout\);

-- Location: FF_X70_Y31_N5
\regFile|rt_mem|s_memory~79\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~79feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~79_q\);

-- Location: FF_X70_Y31_N15
\regFile|rt_mem|s_memory~143\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux22~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~143_q\);

-- Location: LCCOMB_X74_Y33_N26
\regFile|rt_mem|s_memory~47feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~47feeder_combout\ = \alu|Mux22~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux22~3_combout\,
	combout => \regFile|rt_mem|s_memory~47feeder_combout\);

-- Location: FF_X74_Y33_N27
\regFile|rt_mem|s_memory~47\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~47feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~47_q\);

-- Location: FF_X74_Y33_N13
\regFile|rt_mem|s_memory~111\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux22~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~111_q\);

-- Location: LCCOMB_X74_Y33_N12
\regFile|rt_mem|s_memory~1295\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1295_combout\ = (\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~111_q\) # (!\intMem|Mux9~2_combout\)))) # (!\intMem|Mux8~0_combout\ & (\regFile|rt_mem|s_memory~47_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~47_q\,
	datab => \intMem|Mux9~2_combout\,
	datac => \regFile|rt_mem|s_memory~111_q\,
	datad => \intMem|Mux8~0_combout\,
	combout => \regFile|rt_mem|s_memory~1295_combout\);

-- Location: LCCOMB_X70_Y31_N14
\regFile|rt_mem|s_memory~1296\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1296_combout\ = (\intMem|Mux9~1_combout\ & (((\regFile|rt_mem|s_memory~1295_combout\)))) # (!\intMem|Mux9~1_combout\ & ((\regFile|rt_mem|s_memory~1295_combout\ & ((\regFile|rt_mem|s_memory~143_q\))) # 
-- (!\regFile|rt_mem|s_memory~1295_combout\ & (\regFile|rt_mem|s_memory~79_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux9~1_combout\,
	datab => \regFile|rt_mem|s_memory~79_q\,
	datac => \regFile|rt_mem|s_memory~143_q\,
	datad => \regFile|rt_mem|s_memory~1295_combout\,
	combout => \regFile|rt_mem|s_memory~1296_combout\);

-- Location: LCCOMB_X62_Y31_N2
\regFile|rt_mem|s_memory~1297\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1297_combout\ = (\intMem|Mux5~0_combout\ & (!\intMem|Mux2~1_combout\ & ((\regFile|rt_mem|s_memory~1296_combout\)))) # (!\intMem|Mux5~0_combout\ & ((\intMem|Mux2~1_combout\) # ((\regFile|rt_mem|s_memory~1294_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux5~0_combout\,
	datab => \intMem|Mux2~1_combout\,
	datac => \regFile|rt_mem|s_memory~1294_combout\,
	datad => \regFile|rt_mem|s_memory~1296_combout\,
	combout => \regFile|rt_mem|s_memory~1297_combout\);

-- Location: LCCOMB_X62_Y31_N24
\regFile|rt_mem|s_memory~1300\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1300_combout\ = (\intMem|Mux2~1_combout\ & ((\regFile|rt_mem|s_memory~1297_combout\ & ((\regFile|rt_mem|s_memory~1299_combout\))) # (!\regFile|rt_mem|s_memory~1297_combout\ & (\regFile|rt_mem|s_memory~1292_combout\)))) # 
-- (!\intMem|Mux2~1_combout\ & (((\regFile|rt_mem|s_memory~1297_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~1292_combout\,
	datab => \intMem|Mux2~1_combout\,
	datac => \regFile|rt_mem|s_memory~1299_combout\,
	datad => \regFile|rt_mem|s_memory~1297_combout\,
	combout => \regFile|rt_mem|s_memory~1300_combout\);

-- Location: LCCOMB_X62_Y31_N16
\muxALU|muxOut[9]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxALU|muxOut[9]~82_combout\ = (\muxALU|muxOut[31]~52_combout\) # ((!\SW[6]~input_o\ & (!\regFile|rt_mem|Equal0~0_combout\ & \regFile|rt_mem|s_memory~1300_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[6]~input_o\,
	datab => \muxALU|muxOut[31]~52_combout\,
	datac => \regFile|rt_mem|Equal0~0_combout\,
	datad => \regFile|rt_mem|s_memory~1300_combout\,
	combout => \muxALU|muxOut[9]~82_combout\);

-- Location: LCCOMB_X66_Y31_N20
\alu|s_diff[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|s_diff[10]~20_combout\ = ((\muxALU|muxOut[10]~81_combout\ $ (\regFile|rs_mem|readData[10]~22_combout\ $ (\alu|s_diff[9]~19\)))) # (GND)
-- \alu|s_diff[10]~21\ = CARRY((\muxALU|muxOut[10]~81_combout\ & (\regFile|rs_mem|readData[10]~22_combout\ & !\alu|s_diff[9]~19\)) # (!\muxALU|muxOut[10]~81_combout\ & ((\regFile|rs_mem|readData[10]~22_combout\) # (!\alu|s_diff[9]~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \muxALU|muxOut[10]~81_combout\,
	datab => \regFile|rs_mem|readData[10]~22_combout\,
	datad => VCC,
	cin => \alu|s_diff[9]~19\,
	combout => \alu|s_diff[10]~20_combout\,
	cout => \alu|s_diff[10]~21\);

-- Location: LCCOMB_X69_Y31_N26
\alu|Mux21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux21~0_combout\ = (\ALUCtrl|Mux4~0_combout\ & (\alu|s_diff[10]~20_combout\)) # (!\ALUCtrl|Mux4~0_combout\ & (((!\regFile|rs_mem|readData[10]~22_combout\ & !\muxALU|muxOut[10]~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCtrl|Mux4~0_combout\,
	datab => \alu|s_diff[10]~20_combout\,
	datac => \regFile|rs_mem|readData[10]~22_combout\,
	datad => \muxALU|muxOut[10]~81_combout\,
	combout => \alu|Mux21~0_combout\);

-- Location: LCCOMB_X69_Y31_N2
\alu|RESULT~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|RESULT~44_combout\ = (!\regFile|rs_mem|Equal0~0_combout\ & (\regFile|rs_mem|s_memory~1468_combout\ & \muxALU|muxOut[10]~81_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|Equal0~0_combout\,
	datab => \regFile|rs_mem|s_memory~1468_combout\,
	datad => \muxALU|muxOut[10]~81_combout\,
	combout => \alu|RESULT~44_combout\);

-- Location: LCCOMB_X67_Y31_N20
\alu|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0~20_combout\ = ((\regFile|rs_mem|readData[10]~22_combout\ $ (\muxALU|muxOut[10]~81_combout\ $ (!\alu|Add0~19\)))) # (GND)
-- \alu|Add0~21\ = CARRY((\regFile|rs_mem|readData[10]~22_combout\ & ((\muxALU|muxOut[10]~81_combout\) # (!\alu|Add0~19\))) # (!\regFile|rs_mem|readData[10]~22_combout\ & (\muxALU|muxOut[10]~81_combout\ & !\alu|Add0~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|readData[10]~22_combout\,
	datab => \muxALU|muxOut[10]~81_combout\,
	datad => VCC,
	cin => \alu|Add0~19\,
	combout => \alu|Add0~20_combout\,
	cout => \alu|Add0~21\);

-- Location: LCCOMB_X70_Y31_N16
\alu|Mux21~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux21~1_combout\ = (\ALUCtrl|Mux5~1_combout\ & (((\ALUCtrl|Mux4~0_combout\)))) # (!\ALUCtrl|Mux5~1_combout\ & ((\ALUCtrl|Mux4~0_combout\ & ((\alu|Add0~20_combout\))) # (!\ALUCtrl|Mux4~0_combout\ & (\alu|RESULT~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|RESULT~44_combout\,
	datab => \ALUCtrl|Mux5~1_combout\,
	datac => \ALUCtrl|Mux4~0_combout\,
	datad => \alu|Add0~20_combout\,
	combout => \alu|Mux21~1_combout\);

-- Location: LCCOMB_X70_Y31_N2
\alu|Mux21~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux21~2_combout\ = (\ALUCtrl|Mux5~1_combout\ & ((\muxALU|muxOut[10]~81_combout\ & ((!\alu|Mux21~1_combout\) # (!\regFile|rs_mem|readData[10]~22_combout\))) # (!\muxALU|muxOut[10]~81_combout\ & (\regFile|rs_mem|readData[10]~22_combout\)))) # 
-- (!\ALUCtrl|Mux5~1_combout\ & (((\alu|Mux21~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxALU|muxOut[10]~81_combout\,
	datab => \ALUCtrl|Mux5~1_combout\,
	datac => \regFile|rs_mem|readData[10]~22_combout\,
	datad => \alu|Mux21~1_combout\,
	combout => \alu|Mux21~2_combout\);

-- Location: LCCOMB_X66_Y28_N30
\alu|Mux21~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux21~3_combout\ = (\ALUCtrl|Mux3~1_combout\ & (\alu|Mux1~2_combout\ & (\alu|Mux21~0_combout\))) # (!\ALUCtrl|Mux3~1_combout\ & ((\alu|Mux21~2_combout\) # ((\alu|Mux1~2_combout\ & \alu|Mux21~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCtrl|Mux3~1_combout\,
	datab => \alu|Mux1~2_combout\,
	datac => \alu|Mux21~0_combout\,
	datad => \alu|Mux21~2_combout\,
	combout => \alu|Mux21~3_combout\);

-- Location: LCCOMB_X68_Y34_N8
\regFile|rs_mem|s_memory~144feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~144feeder_combout\ = \alu|Mux21~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux21~3_combout\,
	combout => \regFile|rs_mem|s_memory~144feeder_combout\);

-- Location: FF_X68_Y34_N9
\regFile|rs_mem|s_memory~144\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~144feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~144_q\);

-- Location: FF_X69_Y32_N13
\regFile|rs_mem|s_memory~272\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux21~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~272_q\);

-- Location: LCCOMB_X63_Y36_N12
\regFile|rs_mem|s_memory~208feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~208feeder_combout\ = \alu|Mux21~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux21~3_combout\,
	combout => \regFile|rs_mem|s_memory~208feeder_combout\);

-- Location: FF_X63_Y36_N13
\regFile|rs_mem|s_memory~208\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~208feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~208_q\);

-- Location: FF_X68_Y36_N15
\regFile|rs_mem|s_memory~80\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux21~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~80_q\);

-- Location: LCCOMB_X68_Y36_N14
\regFile|rs_mem|s_memory~1459\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1459_combout\ = (\intMem|Mux3~1_combout\ & ((\regFile|rs_mem|s_memory~208_q\) # ((\intMem|Mux4~4_combout\)))) # (!\intMem|Mux3~1_combout\ & (((\regFile|rs_mem|s_memory~80_q\ & !\intMem|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux3~1_combout\,
	datab => \regFile|rs_mem|s_memory~208_q\,
	datac => \regFile|rs_mem|s_memory~80_q\,
	datad => \intMem|Mux4~4_combout\,
	combout => \regFile|rs_mem|s_memory~1459_combout\);

-- Location: LCCOMB_X69_Y32_N12
\regFile|rs_mem|s_memory~1460\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1460_combout\ = (\intMem|Mux4~4_combout\ & ((\regFile|rs_mem|s_memory~1459_combout\ & ((\regFile|rs_mem|s_memory~272_q\))) # (!\regFile|rs_mem|s_memory~1459_combout\ & (\regFile|rs_mem|s_memory~144_q\)))) # 
-- (!\intMem|Mux4~4_combout\ & (((\regFile|rs_mem|s_memory~1459_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux4~4_combout\,
	datab => \regFile|rs_mem|s_memory~144_q\,
	datac => \regFile|rs_mem|s_memory~272_q\,
	datad => \regFile|rs_mem|s_memory~1459_combout\,
	combout => \regFile|rs_mem|s_memory~1460_combout\);

-- Location: LCCOMB_X66_Y28_N16
\regFile|rs_mem|s_memory~400feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~400feeder_combout\ = \alu|Mux21~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux21~3_combout\,
	combout => \regFile|rs_mem|s_memory~400feeder_combout\);

-- Location: FF_X66_Y28_N17
\regFile|rs_mem|s_memory~400\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~400feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~400_q\);

-- Location: FF_X70_Y30_N23
\regFile|rs_mem|s_memory~528\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux21~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~528_q\);

-- Location: LCCOMB_X67_Y36_N4
\regFile|rs_mem|s_memory~464feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~464feeder_combout\ = \alu|Mux21~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux21~3_combout\,
	combout => \regFile|rs_mem|s_memory~464feeder_combout\);

-- Location: FF_X67_Y36_N5
\regFile|rs_mem|s_memory~464\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~464feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~464_q\);

-- Location: FF_X67_Y36_N27
\regFile|rs_mem|s_memory~336\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux21~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~336_q\);

-- Location: LCCOMB_X67_Y36_N26
\regFile|rs_mem|s_memory~1466\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1466_combout\ = (\intMem|Mux3~1_combout\ & ((\regFile|rs_mem|s_memory~464_q\) # ((\intMem|Mux4~4_combout\)))) # (!\intMem|Mux3~1_combout\ & (((\regFile|rs_mem|s_memory~336_q\ & !\intMem|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux3~1_combout\,
	datab => \regFile|rs_mem|s_memory~464_q\,
	datac => \regFile|rs_mem|s_memory~336_q\,
	datad => \intMem|Mux4~4_combout\,
	combout => \regFile|rs_mem|s_memory~1466_combout\);

-- Location: LCCOMB_X70_Y30_N22
\regFile|rs_mem|s_memory~1467\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1467_combout\ = (\intMem|Mux4~4_combout\ & ((\regFile|rs_mem|s_memory~1466_combout\ & ((\regFile|rs_mem|s_memory~528_q\))) # (!\regFile|rs_mem|s_memory~1466_combout\ & (\regFile|rs_mem|s_memory~400_q\)))) # 
-- (!\intMem|Mux4~4_combout\ & (((\regFile|rs_mem|s_memory~1466_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~400_q\,
	datab => \intMem|Mux4~4_combout\,
	datac => \regFile|rs_mem|s_memory~528_q\,
	datad => \regFile|rs_mem|s_memory~1466_combout\,
	combout => \regFile|rs_mem|s_memory~1467_combout\);

-- Location: LCCOMB_X74_Y30_N6
\regFile|rs_mem|s_memory~176feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~176feeder_combout\ = \alu|Mux21~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux21~3_combout\,
	combout => \regFile|rs_mem|s_memory~176feeder_combout\);

-- Location: FF_X74_Y30_N7
\regFile|rs_mem|s_memory~176\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~176feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~176_q\);

-- Location: FF_X68_Y30_N17
\regFile|rs_mem|s_memory~240\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux21~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~240_q\);

-- Location: FF_X68_Y30_N7
\regFile|rs_mem|s_memory~48\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux21~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~48_q\);

-- Location: LCCOMB_X65_Y34_N8
\regFile|rs_mem|s_memory~112feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~112feeder_combout\ = \alu|Mux21~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux21~3_combout\,
	combout => \regFile|rs_mem|s_memory~112feeder_combout\);

-- Location: FF_X65_Y34_N9
\regFile|rs_mem|s_memory~112\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~112feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~112_q\);

-- Location: LCCOMB_X68_Y30_N6
\regFile|rs_mem|s_memory~1463\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1463_combout\ = (\intMem|Mux3~1_combout\ & (\intMem|Mux4~4_combout\)) # (!\intMem|Mux3~1_combout\ & ((\intMem|Mux4~4_combout\ & ((\regFile|rs_mem|s_memory~112_q\))) # (!\intMem|Mux4~4_combout\ & (\regFile|rs_mem|s_memory~48_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux3~1_combout\,
	datab => \intMem|Mux4~4_combout\,
	datac => \regFile|rs_mem|s_memory~48_q\,
	datad => \regFile|rs_mem|s_memory~112_q\,
	combout => \regFile|rs_mem|s_memory~1463_combout\);

-- Location: LCCOMB_X68_Y30_N16
\regFile|rs_mem|s_memory~1464\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1464_combout\ = (\intMem|Mux3~1_combout\ & ((\regFile|rs_mem|s_memory~1463_combout\ & ((\regFile|rs_mem|s_memory~240_q\))) # (!\regFile|rs_mem|s_memory~1463_combout\ & (\regFile|rs_mem|s_memory~176_q\)))) # 
-- (!\intMem|Mux3~1_combout\ & (((\regFile|rs_mem|s_memory~1463_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux3~1_combout\,
	datab => \regFile|rs_mem|s_memory~176_q\,
	datac => \regFile|rs_mem|s_memory~240_q\,
	datad => \regFile|rs_mem|s_memory~1463_combout\,
	combout => \regFile|rs_mem|s_memory~1464_combout\);

-- Location: LCCOMB_X65_Y35_N26
\regFile|rs_mem|s_memory~432feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~432feeder_combout\ = \alu|Mux21~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux21~3_combout\,
	combout => \regFile|rs_mem|s_memory~432feeder_combout\);

-- Location: FF_X65_Y35_N27
\regFile|rs_mem|s_memory~432\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~432feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~432_q\);

-- Location: FF_X65_Y33_N15
\regFile|rs_mem|s_memory~496\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux21~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~496_q\);

-- Location: LCCOMB_X69_Y30_N24
\regFile|rs_mem|s_memory~368feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~368feeder_combout\ = \alu|Mux21~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux21~3_combout\,
	combout => \regFile|rs_mem|s_memory~368feeder_combout\);

-- Location: FF_X69_Y30_N25
\regFile|rs_mem|s_memory~368\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~368feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~368_q\);

-- Location: FF_X65_Y33_N29
\regFile|rs_mem|s_memory~304\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux21~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~304_q\);

-- Location: LCCOMB_X65_Y33_N28
\regFile|rs_mem|s_memory~1461\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1461_combout\ = (\intMem|Mux3~1_combout\ & (((\intMem|Mux4~4_combout\)))) # (!\intMem|Mux3~1_combout\ & ((\intMem|Mux4~4_combout\ & (\regFile|rs_mem|s_memory~368_q\)) # (!\intMem|Mux4~4_combout\ & 
-- ((\regFile|rs_mem|s_memory~304_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux3~1_combout\,
	datab => \regFile|rs_mem|s_memory~368_q\,
	datac => \regFile|rs_mem|s_memory~304_q\,
	datad => \intMem|Mux4~4_combout\,
	combout => \regFile|rs_mem|s_memory~1461_combout\);

-- Location: LCCOMB_X65_Y33_N14
\regFile|rs_mem|s_memory~1462\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1462_combout\ = (\intMem|Mux3~1_combout\ & ((\regFile|rs_mem|s_memory~1461_combout\ & ((\regFile|rs_mem|s_memory~496_q\))) # (!\regFile|rs_mem|s_memory~1461_combout\ & (\regFile|rs_mem|s_memory~432_q\)))) # 
-- (!\intMem|Mux3~1_combout\ & (((\regFile|rs_mem|s_memory~1461_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux3~1_combout\,
	datab => \regFile|rs_mem|s_memory~432_q\,
	datac => \regFile|rs_mem|s_memory~496_q\,
	datad => \regFile|rs_mem|s_memory~1461_combout\,
	combout => \regFile|rs_mem|s_memory~1462_combout\);

-- Location: LCCOMB_X69_Y32_N10
\regFile|rs_mem|s_memory~1465\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1465_combout\ = (\intMem|Mux2~1_combout\ & (((\regFile|rs_mem|s_memory~1462_combout\) # (!\intMem|Mux5~0_combout\)))) # (!\intMem|Mux2~1_combout\ & (\regFile|rs_mem|s_memory~1464_combout\ & ((\intMem|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux2~1_combout\,
	datab => \regFile|rs_mem|s_memory~1464_combout\,
	datac => \regFile|rs_mem|s_memory~1462_combout\,
	datad => \intMem|Mux5~0_combout\,
	combout => \regFile|rs_mem|s_memory~1465_combout\);

-- Location: LCCOMB_X69_Y32_N24
\regFile|rs_mem|s_memory~1468\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1468_combout\ = (\intMem|Mux5~0_combout\ & (((\regFile|rs_mem|s_memory~1465_combout\)))) # (!\intMem|Mux5~0_combout\ & ((\regFile|rs_mem|s_memory~1465_combout\ & ((\regFile|rs_mem|s_memory~1467_combout\))) # 
-- (!\regFile|rs_mem|s_memory~1465_combout\ & (\regFile|rs_mem|s_memory~1460_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~1460_combout\,
	datab => \intMem|Mux5~0_combout\,
	datac => \regFile|rs_mem|s_memory~1467_combout\,
	datad => \regFile|rs_mem|s_memory~1465_combout\,
	combout => \regFile|rs_mem|s_memory~1468_combout\);

-- Location: LCCOMB_X69_Y32_N30
\regFile|rs_mem|readData[10]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|readData[10]~22_combout\ = (!\regFile|rs_mem|Equal0~0_combout\ & \regFile|rs_mem|s_memory~1468_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regFile|rs_mem|Equal0~0_combout\,
	datad => \regFile|rs_mem|s_memory~1468_combout\,
	combout => \regFile|rs_mem|readData[10]~22_combout\);

-- Location: LCCOMB_X67_Y31_N22
\alu|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0~22_combout\ = (\muxALU|muxOut[11]~80_combout\ & ((\regFile|rs_mem|readData[11]~21_combout\ & (\alu|Add0~21\ & VCC)) # (!\regFile|rs_mem|readData[11]~21_combout\ & (!\alu|Add0~21\)))) # (!\muxALU|muxOut[11]~80_combout\ & 
-- ((\regFile|rs_mem|readData[11]~21_combout\ & (!\alu|Add0~21\)) # (!\regFile|rs_mem|readData[11]~21_combout\ & ((\alu|Add0~21\) # (GND)))))
-- \alu|Add0~23\ = CARRY((\muxALU|muxOut[11]~80_combout\ & (!\regFile|rs_mem|readData[11]~21_combout\ & !\alu|Add0~21\)) # (!\muxALU|muxOut[11]~80_combout\ & ((!\alu|Add0~21\) # (!\regFile|rs_mem|readData[11]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \muxALU|muxOut[11]~80_combout\,
	datab => \regFile|rs_mem|readData[11]~21_combout\,
	datad => VCC,
	cin => \alu|Add0~21\,
	combout => \alu|Add0~22_combout\,
	cout => \alu|Add0~23\);

-- Location: LCCOMB_X63_Y31_N20
\alu|Mux20~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux20~2_combout\ = (\alu|Mux20~1_combout\ & (((\alu|RESULT~45_combout\)) # (!\ALUCtrl|Mux4~0_combout\))) # (!\alu|Mux20~1_combout\ & (\ALUCtrl|Mux4~0_combout\ & ((\alu|Add0~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux20~1_combout\,
	datab => \ALUCtrl|Mux4~0_combout\,
	datac => \alu|RESULT~45_combout\,
	datad => \alu|Add0~22_combout\,
	combout => \alu|Mux20~2_combout\);

-- Location: LCCOMB_X66_Y31_N22
\alu|s_diff[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|s_diff[11]~22_combout\ = (\regFile|rs_mem|readData[11]~21_combout\ & ((\muxALU|muxOut[11]~80_combout\ & (!\alu|s_diff[10]~21\)) # (!\muxALU|muxOut[11]~80_combout\ & (\alu|s_diff[10]~21\ & VCC)))) # (!\regFile|rs_mem|readData[11]~21_combout\ & 
-- ((\muxALU|muxOut[11]~80_combout\ & ((\alu|s_diff[10]~21\) # (GND))) # (!\muxALU|muxOut[11]~80_combout\ & (!\alu|s_diff[10]~21\))))
-- \alu|s_diff[11]~23\ = CARRY((\regFile|rs_mem|readData[11]~21_combout\ & (\muxALU|muxOut[11]~80_combout\ & !\alu|s_diff[10]~21\)) # (!\regFile|rs_mem|readData[11]~21_combout\ & ((\muxALU|muxOut[11]~80_combout\) # (!\alu|s_diff[10]~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|readData[11]~21_combout\,
	datab => \muxALU|muxOut[11]~80_combout\,
	datad => VCC,
	cin => \alu|s_diff[10]~21\,
	combout => \alu|s_diff[11]~22_combout\,
	cout => \alu|s_diff[11]~23\);

-- Location: LCCOMB_X63_Y31_N0
\alu|Mux20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux20~0_combout\ = (\ALUCtrl|Mux4~0_combout\ & (((\alu|s_diff[11]~22_combout\)))) # (!\ALUCtrl|Mux4~0_combout\ & (!\muxALU|muxOut[11]~80_combout\ & ((!\regFile|rs_mem|readData[11]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxALU|muxOut[11]~80_combout\,
	datab => \ALUCtrl|Mux4~0_combout\,
	datac => \alu|s_diff[11]~22_combout\,
	datad => \regFile|rs_mem|readData[11]~21_combout\,
	combout => \alu|Mux20~0_combout\);

-- Location: LCCOMB_X62_Y32_N2
\alu|Mux20~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux20~3_combout\ = (\ALUCtrl|Mux3~1_combout\ & (\alu|Mux1~2_combout\ & ((\alu|Mux20~0_combout\)))) # (!\ALUCtrl|Mux3~1_combout\ & ((\alu|Mux20~2_combout\) # ((\alu|Mux1~2_combout\ & \alu|Mux20~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCtrl|Mux3~1_combout\,
	datab => \alu|Mux1~2_combout\,
	datac => \alu|Mux20~2_combout\,
	datad => \alu|Mux20~0_combout\,
	combout => \alu|Mux20~3_combout\);

-- Location: LCCOMB_X60_Y30_N16
\regFile|rs_mem|s_memory~145feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~145feeder_combout\ = \alu|Mux20~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux20~3_combout\,
	combout => \regFile|rs_mem|s_memory~145feeder_combout\);

-- Location: FF_X60_Y30_N17
\regFile|rs_mem|s_memory~145\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~145feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~145_q\);

-- Location: FF_X63_Y33_N5
\regFile|rs_mem|s_memory~273\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux20~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~273_q\);

-- Location: LCCOMB_X63_Y36_N26
\regFile|rs_mem|s_memory~209feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~209feeder_combout\ = \alu|Mux20~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux20~3_combout\,
	combout => \regFile|rs_mem|s_memory~209feeder_combout\);

-- Location: FF_X63_Y36_N27
\regFile|rs_mem|s_memory~209\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~209feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~209_q\);

-- Location: FF_X63_Y33_N7
\regFile|rs_mem|s_memory~81\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux20~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~81_q\);

-- Location: LCCOMB_X63_Y33_N6
\regFile|rs_mem|s_memory~1449\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1449_combout\ = (\intMem|Mux3~1_combout\ & ((\regFile|rs_mem|s_memory~209_q\) # ((\intMem|Mux4~4_combout\)))) # (!\intMem|Mux3~1_combout\ & (((\regFile|rs_mem|s_memory~81_q\ & !\intMem|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux3~1_combout\,
	datab => \regFile|rs_mem|s_memory~209_q\,
	datac => \regFile|rs_mem|s_memory~81_q\,
	datad => \intMem|Mux4~4_combout\,
	combout => \regFile|rs_mem|s_memory~1449_combout\);

-- Location: LCCOMB_X63_Y33_N4
\regFile|rs_mem|s_memory~1450\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1450_combout\ = (\intMem|Mux4~4_combout\ & ((\regFile|rs_mem|s_memory~1449_combout\ & ((\regFile|rs_mem|s_memory~273_q\))) # (!\regFile|rs_mem|s_memory~1449_combout\ & (\regFile|rs_mem|s_memory~145_q\)))) # 
-- (!\intMem|Mux4~4_combout\ & (((\regFile|rs_mem|s_memory~1449_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~145_q\,
	datab => \intMem|Mux4~4_combout\,
	datac => \regFile|rs_mem|s_memory~273_q\,
	datad => \regFile|rs_mem|s_memory~1449_combout\,
	combout => \regFile|rs_mem|s_memory~1450_combout\);

-- Location: LCCOMB_X62_Y35_N28
\regFile|rs_mem|s_memory~401feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~401feeder_combout\ = \alu|Mux20~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux20~3_combout\,
	combout => \regFile|rs_mem|s_memory~401feeder_combout\);

-- Location: FF_X62_Y35_N29
\regFile|rs_mem|s_memory~401\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~401feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~401_q\);

-- Location: FF_X62_Y35_N11
\regFile|rs_mem|s_memory~529\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux20~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~529_q\);

-- Location: LCCOMB_X67_Y36_N6
\regFile|rs_mem|s_memory~465feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~465feeder_combout\ = \alu|Mux20~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux20~3_combout\,
	combout => \regFile|rs_mem|s_memory~465feeder_combout\);

-- Location: FF_X67_Y36_N7
\regFile|rs_mem|s_memory~465\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~465feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~465_q\);

-- Location: FF_X66_Y36_N27
\regFile|rs_mem|s_memory~337\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux20~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~337_q\);

-- Location: LCCOMB_X66_Y36_N26
\regFile|rs_mem|s_memory~1456\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1456_combout\ = (\intMem|Mux4~4_combout\ & (((\intMem|Mux3~1_combout\)))) # (!\intMem|Mux4~4_combout\ & ((\intMem|Mux3~1_combout\ & (\regFile|rs_mem|s_memory~465_q\)) # (!\intMem|Mux3~1_combout\ & 
-- ((\regFile|rs_mem|s_memory~337_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~465_q\,
	datab => \intMem|Mux4~4_combout\,
	datac => \regFile|rs_mem|s_memory~337_q\,
	datad => \intMem|Mux3~1_combout\,
	combout => \regFile|rs_mem|s_memory~1456_combout\);

-- Location: LCCOMB_X62_Y35_N10
\regFile|rs_mem|s_memory~1457\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1457_combout\ = (\intMem|Mux4~4_combout\ & ((\regFile|rs_mem|s_memory~1456_combout\ & ((\regFile|rs_mem|s_memory~529_q\))) # (!\regFile|rs_mem|s_memory~1456_combout\ & (\regFile|rs_mem|s_memory~401_q\)))) # 
-- (!\intMem|Mux4~4_combout\ & (((\regFile|rs_mem|s_memory~1456_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux4~4_combout\,
	datab => \regFile|rs_mem|s_memory~401_q\,
	datac => \regFile|rs_mem|s_memory~529_q\,
	datad => \regFile|rs_mem|s_memory~1456_combout\,
	combout => \regFile|rs_mem|s_memory~1457_combout\);

-- Location: LCCOMB_X61_Y37_N6
\regFile|rs_mem|s_memory~369feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~369feeder_combout\ = \alu|Mux20~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux20~3_combout\,
	combout => \regFile|rs_mem|s_memory~369feeder_combout\);

-- Location: FF_X61_Y37_N7
\regFile|rs_mem|s_memory~369\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~369feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~369_q\);

-- Location: FF_X65_Y33_N31
\regFile|rs_mem|s_memory~305\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux20~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~305_q\);

-- Location: LCCOMB_X65_Y33_N30
\regFile|rs_mem|s_memory~1451\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1451_combout\ = (\intMem|Mux3~1_combout\ & (((\intMem|Mux4~4_combout\)))) # (!\intMem|Mux3~1_combout\ & ((\intMem|Mux4~4_combout\ & (\regFile|rs_mem|s_memory~369_q\)) # (!\intMem|Mux4~4_combout\ & 
-- ((\regFile|rs_mem|s_memory~305_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux3~1_combout\,
	datab => \regFile|rs_mem|s_memory~369_q\,
	datac => \regFile|rs_mem|s_memory~305_q\,
	datad => \intMem|Mux4~4_combout\,
	combout => \regFile|rs_mem|s_memory~1451_combout\);

-- Location: LCCOMB_X61_Y34_N18
\regFile|rs_mem|s_memory~433feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~433feeder_combout\ = \alu|Mux20~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux20~3_combout\,
	combout => \regFile|rs_mem|s_memory~433feeder_combout\);

-- Location: FF_X61_Y34_N19
\regFile|rs_mem|s_memory~433\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~433feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~433_q\);

-- Location: FF_X62_Y32_N29
\regFile|rs_mem|s_memory~497\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux20~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~497_q\);

-- Location: LCCOMB_X62_Y32_N28
\regFile|rs_mem|s_memory~1452\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1452_combout\ = (\regFile|rs_mem|s_memory~1451_combout\ & (((\regFile|rs_mem|s_memory~497_q\) # (!\intMem|Mux3~1_combout\)))) # (!\regFile|rs_mem|s_memory~1451_combout\ & (\regFile|rs_mem|s_memory~433_q\ & 
-- ((\intMem|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~1451_combout\,
	datab => \regFile|rs_mem|s_memory~433_q\,
	datac => \regFile|rs_mem|s_memory~497_q\,
	datad => \intMem|Mux3~1_combout\,
	combout => \regFile|rs_mem|s_memory~1452_combout\);

-- Location: LCCOMB_X61_Y35_N8
\regFile|rs_mem|s_memory~177feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~177feeder_combout\ = \alu|Mux20~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux20~3_combout\,
	combout => \regFile|rs_mem|s_memory~177feeder_combout\);

-- Location: FF_X61_Y35_N9
\regFile|rs_mem|s_memory~177\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~177feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~177_q\);

-- Location: FF_X63_Y35_N19
\regFile|rs_mem|s_memory~241\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux20~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~241_q\);

-- Location: LCCOMB_X61_Y35_N14
\regFile|rs_mem|s_memory~113feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~113feeder_combout\ = \alu|Mux20~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux20~3_combout\,
	combout => \regFile|rs_mem|s_memory~113feeder_combout\);

-- Location: FF_X61_Y35_N15
\regFile|rs_mem|s_memory~113\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~113feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~113_q\);

-- Location: FF_X63_Y35_N1
\regFile|rs_mem|s_memory~49\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux20~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~49_q\);

-- Location: LCCOMB_X63_Y35_N0
\regFile|rs_mem|s_memory~1453\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1453_combout\ = (\intMem|Mux4~4_combout\ & ((\regFile|rs_mem|s_memory~113_q\) # ((\intMem|Mux3~1_combout\)))) # (!\intMem|Mux4~4_combout\ & (((\regFile|rs_mem|s_memory~49_q\ & !\intMem|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux4~4_combout\,
	datab => \regFile|rs_mem|s_memory~113_q\,
	datac => \regFile|rs_mem|s_memory~49_q\,
	datad => \intMem|Mux3~1_combout\,
	combout => \regFile|rs_mem|s_memory~1453_combout\);

-- Location: LCCOMB_X63_Y35_N18
\regFile|rs_mem|s_memory~1454\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1454_combout\ = (\intMem|Mux3~1_combout\ & ((\regFile|rs_mem|s_memory~1453_combout\ & ((\regFile|rs_mem|s_memory~241_q\))) # (!\regFile|rs_mem|s_memory~1453_combout\ & (\regFile|rs_mem|s_memory~177_q\)))) # 
-- (!\intMem|Mux3~1_combout\ & (((\regFile|rs_mem|s_memory~1453_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux3~1_combout\,
	datab => \regFile|rs_mem|s_memory~177_q\,
	datac => \regFile|rs_mem|s_memory~241_q\,
	datad => \regFile|rs_mem|s_memory~1453_combout\,
	combout => \regFile|rs_mem|s_memory~1454_combout\);

-- Location: LCCOMB_X63_Y31_N24
\regFile|rs_mem|s_memory~1455\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1455_combout\ = (\intMem|Mux5~0_combout\ & ((\intMem|Mux2~1_combout\ & (\regFile|rs_mem|s_memory~1452_combout\)) # (!\intMem|Mux2~1_combout\ & ((\regFile|rs_mem|s_memory~1454_combout\))))) # (!\intMem|Mux5~0_combout\ & 
-- (\intMem|Mux2~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux5~0_combout\,
	datab => \intMem|Mux2~1_combout\,
	datac => \regFile|rs_mem|s_memory~1452_combout\,
	datad => \regFile|rs_mem|s_memory~1454_combout\,
	combout => \regFile|rs_mem|s_memory~1455_combout\);

-- Location: LCCOMB_X63_Y31_N2
\regFile|rs_mem|s_memory~1458\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1458_combout\ = (\intMem|Mux5~0_combout\ & (((\regFile|rs_mem|s_memory~1455_combout\)))) # (!\intMem|Mux5~0_combout\ & ((\regFile|rs_mem|s_memory~1455_combout\ & ((\regFile|rs_mem|s_memory~1457_combout\))) # 
-- (!\regFile|rs_mem|s_memory~1455_combout\ & (\regFile|rs_mem|s_memory~1450_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux5~0_combout\,
	datab => \regFile|rs_mem|s_memory~1450_combout\,
	datac => \regFile|rs_mem|s_memory~1457_combout\,
	datad => \regFile|rs_mem|s_memory~1455_combout\,
	combout => \regFile|rs_mem|s_memory~1458_combout\);

-- Location: LCCOMB_X63_Y31_N16
\regFile|rs_mem|readData[11]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|readData[11]~21_combout\ = (!\regFile|rs_mem|Equal0~0_combout\ & \regFile|rs_mem|s_memory~1458_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regFile|rs_mem|Equal0~0_combout\,
	datad => \regFile|rs_mem|s_memory~1458_combout\,
	combout => \regFile|rs_mem|readData[11]~21_combout\);

-- Location: LCCOMB_X66_Y31_N24
\alu|s_diff[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|s_diff[12]~24_combout\ = ((\regFile|rs_mem|readData[12]~20_combout\ $ (\muxALU|muxOut[12]~57_combout\ $ (\alu|s_diff[11]~23\)))) # (GND)
-- \alu|s_diff[12]~25\ = CARRY((\regFile|rs_mem|readData[12]~20_combout\ & ((!\alu|s_diff[11]~23\) # (!\muxALU|muxOut[12]~57_combout\))) # (!\regFile|rs_mem|readData[12]~20_combout\ & (!\muxALU|muxOut[12]~57_combout\ & !\alu|s_diff[11]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|readData[12]~20_combout\,
	datab => \muxALU|muxOut[12]~57_combout\,
	datad => VCC,
	cin => \alu|s_diff[11]~23\,
	combout => \alu|s_diff[12]~24_combout\,
	cout => \alu|s_diff[12]~25\);

-- Location: LCCOMB_X66_Y28_N26
\alu|Mux19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux19~0_combout\ = (\ALUCtrl|Mux4~0_combout\ & (((\alu|s_diff[12]~24_combout\)))) # (!\ALUCtrl|Mux4~0_combout\ & (!\muxALU|muxOut[12]~57_combout\ & (!\regFile|rs_mem|readData[12]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxALU|muxOut[12]~57_combout\,
	datab => \regFile|rs_mem|readData[12]~20_combout\,
	datac => \ALUCtrl|Mux4~0_combout\,
	datad => \alu|s_diff[12]~24_combout\,
	combout => \alu|Mux19~0_combout\);

-- Location: LCCOMB_X65_Y28_N16
\alu|RESULT~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|RESULT~46_combout\ = (\muxALU|muxOut[12]~57_combout\ & (!\regFile|rs_mem|Equal0~0_combout\ & \regFile|rs_mem|s_memory~1448_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxALU|muxOut[12]~57_combout\,
	datab => \regFile|rs_mem|Equal0~0_combout\,
	datad => \regFile|rs_mem|s_memory~1448_combout\,
	combout => \alu|RESULT~46_combout\);

-- Location: LCCOMB_X67_Y31_N24
\alu|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0~24_combout\ = ((\regFile|rs_mem|readData[12]~20_combout\ $ (\muxALU|muxOut[12]~57_combout\ $ (!\alu|Add0~23\)))) # (GND)
-- \alu|Add0~25\ = CARRY((\regFile|rs_mem|readData[12]~20_combout\ & ((\muxALU|muxOut[12]~57_combout\) # (!\alu|Add0~23\))) # (!\regFile|rs_mem|readData[12]~20_combout\ & (\muxALU|muxOut[12]~57_combout\ & !\alu|Add0~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|readData[12]~20_combout\,
	datab => \muxALU|muxOut[12]~57_combout\,
	datad => VCC,
	cin => \alu|Add0~23\,
	combout => \alu|Add0~24_combout\,
	cout => \alu|Add0~25\);

-- Location: LCCOMB_X66_Y28_N0
\alu|Mux19~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux19~1_combout\ = (\ALUCtrl|Mux5~1_combout\ & (((\ALUCtrl|Mux4~0_combout\)))) # (!\ALUCtrl|Mux5~1_combout\ & ((\ALUCtrl|Mux4~0_combout\ & ((\alu|Add0~24_combout\))) # (!\ALUCtrl|Mux4~0_combout\ & (\alu|RESULT~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|RESULT~46_combout\,
	datab => \ALUCtrl|Mux5~1_combout\,
	datac => \ALUCtrl|Mux4~0_combout\,
	datad => \alu|Add0~24_combout\,
	combout => \alu|Mux19~1_combout\);

-- Location: LCCOMB_X66_Y28_N2
\alu|Mux19~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux19~2_combout\ = (\ALUCtrl|Mux5~1_combout\ & ((\muxALU|muxOut[12]~57_combout\ & ((!\alu|Mux19~1_combout\) # (!\regFile|rs_mem|readData[12]~20_combout\))) # (!\muxALU|muxOut[12]~57_combout\ & (\regFile|rs_mem|readData[12]~20_combout\)))) # 
-- (!\ALUCtrl|Mux5~1_combout\ & (((\alu|Mux19~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxALU|muxOut[12]~57_combout\,
	datab => \ALUCtrl|Mux5~1_combout\,
	datac => \regFile|rs_mem|readData[12]~20_combout\,
	datad => \alu|Mux19~1_combout\,
	combout => \alu|Mux19~2_combout\);

-- Location: LCCOMB_X66_Y28_N20
\alu|Mux19~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux19~3_combout\ = (\ALUCtrl|Mux3~1_combout\ & (\alu|Mux1~2_combout\ & (\alu|Mux19~0_combout\))) # (!\ALUCtrl|Mux3~1_combout\ & ((\alu|Mux19~2_combout\) # ((\alu|Mux1~2_combout\ & \alu|Mux19~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCtrl|Mux3~1_combout\,
	datab => \alu|Mux1~2_combout\,
	datac => \alu|Mux19~0_combout\,
	datad => \alu|Mux19~2_combout\,
	combout => \alu|Mux19~3_combout\);

-- Location: FF_X61_Y31_N21
\regFile|rs_mem|s_memory~146\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux19~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~146_q\);

-- Location: FF_X61_Y31_N19
\regFile|rs_mem|s_memory~274\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux19~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~274_q\);

-- Location: LCCOMB_X59_Y33_N8
\regFile|rs_mem|s_memory~210feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~210feeder_combout\ = \alu|Mux19~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux19~3_combout\,
	combout => \regFile|rs_mem|s_memory~210feeder_combout\);

-- Location: FF_X59_Y33_N9
\regFile|rs_mem|s_memory~210\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~210feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~210_q\);

-- Location: FF_X61_Y33_N13
\regFile|rs_mem|s_memory~82\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux19~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~82_q\);

-- Location: LCCOMB_X61_Y33_N12
\regFile|rs_mem|s_memory~1439\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1439_combout\ = (\intMem|Mux3~1_combout\ & ((\regFile|rs_mem|s_memory~210_q\) # ((\intMem|Mux4~4_combout\)))) # (!\intMem|Mux3~1_combout\ & (((\regFile|rs_mem|s_memory~82_q\ & !\intMem|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux3~1_combout\,
	datab => \regFile|rs_mem|s_memory~210_q\,
	datac => \regFile|rs_mem|s_memory~82_q\,
	datad => \intMem|Mux4~4_combout\,
	combout => \regFile|rs_mem|s_memory~1439_combout\);

-- Location: LCCOMB_X61_Y31_N18
\regFile|rs_mem|s_memory~1440\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1440_combout\ = (\intMem|Mux4~4_combout\ & ((\regFile|rs_mem|s_memory~1439_combout\ & ((\regFile|rs_mem|s_memory~274_q\))) # (!\regFile|rs_mem|s_memory~1439_combout\ & (\regFile|rs_mem|s_memory~146_q\)))) # 
-- (!\intMem|Mux4~4_combout\ & (((\regFile|rs_mem|s_memory~1439_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux4~4_combout\,
	datab => \regFile|rs_mem|s_memory~146_q\,
	datac => \regFile|rs_mem|s_memory~274_q\,
	datad => \regFile|rs_mem|s_memory~1439_combout\,
	combout => \regFile|rs_mem|s_memory~1440_combout\);

-- Location: LCCOMB_X66_Y28_N24
\regFile|rs_mem|s_memory~402feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~402feeder_combout\ = \alu|Mux19~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux19~3_combout\,
	combout => \regFile|rs_mem|s_memory~402feeder_combout\);

-- Location: FF_X66_Y28_N25
\regFile|rs_mem|s_memory~402\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~402feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~402_q\);

-- Location: FF_X62_Y35_N31
\regFile|rs_mem|s_memory~530\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux19~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~530_q\);

-- Location: LCCOMB_X67_Y36_N20
\regFile|rs_mem|s_memory~466feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~466feeder_combout\ = \alu|Mux19~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux19~3_combout\,
	combout => \regFile|rs_mem|s_memory~466feeder_combout\);

-- Location: FF_X67_Y36_N21
\regFile|rs_mem|s_memory~466\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~466feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~466_q\);

-- Location: FF_X66_Y36_N21
\regFile|rs_mem|s_memory~338\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux19~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~338_q\);

-- Location: LCCOMB_X66_Y36_N20
\regFile|rs_mem|s_memory~1446\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1446_combout\ = (\intMem|Mux4~4_combout\ & (((\intMem|Mux3~1_combout\)))) # (!\intMem|Mux4~4_combout\ & ((\intMem|Mux3~1_combout\ & (\regFile|rs_mem|s_memory~466_q\)) # (!\intMem|Mux3~1_combout\ & 
-- ((\regFile|rs_mem|s_memory~338_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~466_q\,
	datab => \intMem|Mux4~4_combout\,
	datac => \regFile|rs_mem|s_memory~338_q\,
	datad => \intMem|Mux3~1_combout\,
	combout => \regFile|rs_mem|s_memory~1446_combout\);

-- Location: LCCOMB_X62_Y35_N30
\regFile|rs_mem|s_memory~1447\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1447_combout\ = (\intMem|Mux4~4_combout\ & ((\regFile|rs_mem|s_memory~1446_combout\ & ((\regFile|rs_mem|s_memory~530_q\))) # (!\regFile|rs_mem|s_memory~1446_combout\ & (\regFile|rs_mem|s_memory~402_q\)))) # 
-- (!\intMem|Mux4~4_combout\ & (((\regFile|rs_mem|s_memory~1446_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~402_q\,
	datab => \intMem|Mux4~4_combout\,
	datac => \regFile|rs_mem|s_memory~530_q\,
	datad => \regFile|rs_mem|s_memory~1446_combout\,
	combout => \regFile|rs_mem|s_memory~1447_combout\);

-- Location: LCCOMB_X70_Y37_N12
\regFile|rs_mem|s_memory~178feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~178feeder_combout\ = \alu|Mux19~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux19~3_combout\,
	combout => \regFile|rs_mem|s_memory~178feeder_combout\);

-- Location: FF_X70_Y37_N13
\regFile|rs_mem|s_memory~178\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~178feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~178_q\);

-- Location: FF_X66_Y37_N3
\regFile|rs_mem|s_memory~242\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux19~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~242_q\);

-- Location: FF_X65_Y34_N15
\regFile|rs_mem|s_memory~114\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux19~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~114_q\);

-- Location: FF_X66_Y37_N29
\regFile|rs_mem|s_memory~50\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux19~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~50_q\);

-- Location: LCCOMB_X66_Y37_N28
\regFile|rs_mem|s_memory~1443\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1443_combout\ = (\intMem|Mux3~1_combout\ & (((\intMem|Mux4~4_combout\)))) # (!\intMem|Mux3~1_combout\ & ((\intMem|Mux4~4_combout\ & (\regFile|rs_mem|s_memory~114_q\)) # (!\intMem|Mux4~4_combout\ & 
-- ((\regFile|rs_mem|s_memory~50_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~114_q\,
	datab => \intMem|Mux3~1_combout\,
	datac => \regFile|rs_mem|s_memory~50_q\,
	datad => \intMem|Mux4~4_combout\,
	combout => \regFile|rs_mem|s_memory~1443_combout\);

-- Location: LCCOMB_X66_Y37_N2
\regFile|rs_mem|s_memory~1444\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1444_combout\ = (\intMem|Mux3~1_combout\ & ((\regFile|rs_mem|s_memory~1443_combout\ & ((\regFile|rs_mem|s_memory~242_q\))) # (!\regFile|rs_mem|s_memory~1443_combout\ & (\regFile|rs_mem|s_memory~178_q\)))) # 
-- (!\intMem|Mux3~1_combout\ & (((\regFile|rs_mem|s_memory~1443_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~178_q\,
	datab => \intMem|Mux3~1_combout\,
	datac => \regFile|rs_mem|s_memory~242_q\,
	datad => \regFile|rs_mem|s_memory~1443_combout\,
	combout => \regFile|rs_mem|s_memory~1444_combout\);

-- Location: LCCOMB_X62_Y36_N6
\regFile|rs_mem|s_memory~434feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~434feeder_combout\ = \alu|Mux19~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux19~3_combout\,
	combout => \regFile|rs_mem|s_memory~434feeder_combout\);

-- Location: FF_X62_Y36_N7
\regFile|rs_mem|s_memory~434\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~434feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~434_q\);

-- Location: FF_X68_Y37_N3
\regFile|rs_mem|s_memory~498\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux19~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~498_q\);

-- Location: LCCOMB_X69_Y37_N0
\regFile|rs_mem|s_memory~370feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~370feeder_combout\ = \alu|Mux19~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux19~3_combout\,
	combout => \regFile|rs_mem|s_memory~370feeder_combout\);

-- Location: FF_X69_Y37_N1
\regFile|rs_mem|s_memory~370\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~370feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~370_q\);

-- Location: FF_X68_Y37_N21
\regFile|rs_mem|s_memory~306\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux19~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~306_q\);

-- Location: LCCOMB_X68_Y37_N20
\regFile|rs_mem|s_memory~1441\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1441_combout\ = (\intMem|Mux3~1_combout\ & (((\intMem|Mux4~4_combout\)))) # (!\intMem|Mux3~1_combout\ & ((\intMem|Mux4~4_combout\ & (\regFile|rs_mem|s_memory~370_q\)) # (!\intMem|Mux4~4_combout\ & 
-- ((\regFile|rs_mem|s_memory~306_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux3~1_combout\,
	datab => \regFile|rs_mem|s_memory~370_q\,
	datac => \regFile|rs_mem|s_memory~306_q\,
	datad => \intMem|Mux4~4_combout\,
	combout => \regFile|rs_mem|s_memory~1441_combout\);

-- Location: LCCOMB_X68_Y37_N2
\regFile|rs_mem|s_memory~1442\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1442_combout\ = (\intMem|Mux3~1_combout\ & ((\regFile|rs_mem|s_memory~1441_combout\ & ((\regFile|rs_mem|s_memory~498_q\))) # (!\regFile|rs_mem|s_memory~1441_combout\ & (\regFile|rs_mem|s_memory~434_q\)))) # 
-- (!\intMem|Mux3~1_combout\ & (((\regFile|rs_mem|s_memory~1441_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux3~1_combout\,
	datab => \regFile|rs_mem|s_memory~434_q\,
	datac => \regFile|rs_mem|s_memory~498_q\,
	datad => \regFile|rs_mem|s_memory~1441_combout\,
	combout => \regFile|rs_mem|s_memory~1442_combout\);

-- Location: LCCOMB_X61_Y31_N0
\regFile|rs_mem|s_memory~1445\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1445_combout\ = (\intMem|Mux2~1_combout\ & (((\regFile|rs_mem|s_memory~1442_combout\)) # (!\intMem|Mux5~0_combout\))) # (!\intMem|Mux2~1_combout\ & (\intMem|Mux5~0_combout\ & (\regFile|rs_mem|s_memory~1444_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux2~1_combout\,
	datab => \intMem|Mux5~0_combout\,
	datac => \regFile|rs_mem|s_memory~1444_combout\,
	datad => \regFile|rs_mem|s_memory~1442_combout\,
	combout => \regFile|rs_mem|s_memory~1445_combout\);

-- Location: LCCOMB_X61_Y31_N6
\regFile|rs_mem|s_memory~1448\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1448_combout\ = (\intMem|Mux5~0_combout\ & (((\regFile|rs_mem|s_memory~1445_combout\)))) # (!\intMem|Mux5~0_combout\ & ((\regFile|rs_mem|s_memory~1445_combout\ & ((\regFile|rs_mem|s_memory~1447_combout\))) # 
-- (!\regFile|rs_mem|s_memory~1445_combout\ & (\regFile|rs_mem|s_memory~1440_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux5~0_combout\,
	datab => \regFile|rs_mem|s_memory~1440_combout\,
	datac => \regFile|rs_mem|s_memory~1447_combout\,
	datad => \regFile|rs_mem|s_memory~1445_combout\,
	combout => \regFile|rs_mem|s_memory~1448_combout\);

-- Location: LCCOMB_X61_Y31_N20
\regFile|rs_mem|readData[12]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|readData[12]~20_combout\ = (!\regFile|rs_mem|Equal0~0_combout\ & \regFile|rs_mem|s_memory~1448_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regFile|rs_mem|Equal0~0_combout\,
	datad => \regFile|rs_mem|s_memory~1448_combout\,
	combout => \regFile|rs_mem|readData[12]~20_combout\);

-- Location: LCCOMB_X67_Y31_N26
\alu|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0~26_combout\ = (\regFile|rs_mem|readData[13]~19_combout\ & ((\muxALU|muxOut[13]~79_combout\ & (\alu|Add0~25\ & VCC)) # (!\muxALU|muxOut[13]~79_combout\ & (!\alu|Add0~25\)))) # (!\regFile|rs_mem|readData[13]~19_combout\ & 
-- ((\muxALU|muxOut[13]~79_combout\ & (!\alu|Add0~25\)) # (!\muxALU|muxOut[13]~79_combout\ & ((\alu|Add0~25\) # (GND)))))
-- \alu|Add0~27\ = CARRY((\regFile|rs_mem|readData[13]~19_combout\ & (!\muxALU|muxOut[13]~79_combout\ & !\alu|Add0~25\)) # (!\regFile|rs_mem|readData[13]~19_combout\ & ((!\alu|Add0~25\) # (!\muxALU|muxOut[13]~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|readData[13]~19_combout\,
	datab => \muxALU|muxOut[13]~79_combout\,
	datad => VCC,
	cin => \alu|Add0~25\,
	combout => \alu|Add0~26_combout\,
	cout => \alu|Add0~27\);

-- Location: LCCOMB_X66_Y35_N30
\alu|Mux18~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux18~2_combout\ = (\ALUCtrl|Mux4~0_combout\ & ((\alu|Mux18~1_combout\ & (\alu|RESULT~47_combout\)) # (!\alu|Mux18~1_combout\ & ((\alu|Add0~26_combout\))))) # (!\ALUCtrl|Mux4~0_combout\ & (((\alu|Mux18~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|RESULT~47_combout\,
	datab => \ALUCtrl|Mux4~0_combout\,
	datac => \alu|Mux18~1_combout\,
	datad => \alu|Add0~26_combout\,
	combout => \alu|Mux18~2_combout\);

-- Location: LCCOMB_X66_Y31_N26
\alu|s_diff[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|s_diff[13]~26_combout\ = (\muxALU|muxOut[13]~79_combout\ & ((\regFile|rs_mem|readData[13]~19_combout\ & (!\alu|s_diff[12]~25\)) # (!\regFile|rs_mem|readData[13]~19_combout\ & ((\alu|s_diff[12]~25\) # (GND))))) # (!\muxALU|muxOut[13]~79_combout\ & 
-- ((\regFile|rs_mem|readData[13]~19_combout\ & (\alu|s_diff[12]~25\ & VCC)) # (!\regFile|rs_mem|readData[13]~19_combout\ & (!\alu|s_diff[12]~25\))))
-- \alu|s_diff[13]~27\ = CARRY((\muxALU|muxOut[13]~79_combout\ & ((!\alu|s_diff[12]~25\) # (!\regFile|rs_mem|readData[13]~19_combout\))) # (!\muxALU|muxOut[13]~79_combout\ & (!\regFile|rs_mem|readData[13]~19_combout\ & !\alu|s_diff[12]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \muxALU|muxOut[13]~79_combout\,
	datab => \regFile|rs_mem|readData[13]~19_combout\,
	datad => VCC,
	cin => \alu|s_diff[12]~25\,
	combout => \alu|s_diff[13]~26_combout\,
	cout => \alu|s_diff[13]~27\);

-- Location: LCCOMB_X66_Y34_N18
\alu|Mux18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux18~0_combout\ = (\ALUCtrl|Mux4~0_combout\ & (((\alu|s_diff[13]~26_combout\)))) # (!\ALUCtrl|Mux4~0_combout\ & (!\muxALU|muxOut[13]~79_combout\ & (!\regFile|rs_mem|readData[13]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxALU|muxOut[13]~79_combout\,
	datab => \regFile|rs_mem|readData[13]~19_combout\,
	datac => \ALUCtrl|Mux4~0_combout\,
	datad => \alu|s_diff[13]~26_combout\,
	combout => \alu|Mux18~0_combout\);

-- Location: LCCOMB_X66_Y34_N16
\alu|Mux18~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux18~3_combout\ = (\ALUCtrl|Mux3~1_combout\ & (\alu|Mux1~2_combout\ & ((\alu|Mux18~0_combout\)))) # (!\ALUCtrl|Mux3~1_combout\ & ((\alu|Mux18~2_combout\) # ((\alu|Mux1~2_combout\ & \alu|Mux18~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCtrl|Mux3~1_combout\,
	datab => \alu|Mux1~2_combout\,
	datac => \alu|Mux18~2_combout\,
	datad => \alu|Mux18~0_combout\,
	combout => \alu|Mux18~3_combout\);

-- Location: LCCOMB_X69_Y32_N16
\regFile|rt_mem|s_memory~275feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~275feeder_combout\ = \alu|Mux18~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux18~3_combout\,
	combout => \regFile|rt_mem|s_memory~275feeder_combout\);

-- Location: FF_X69_Y32_N17
\regFile|rt_mem|s_memory~275\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~275feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~275_q\);

-- Location: FF_X70_Y35_N1
\regFile|rt_mem|s_memory~243\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux18~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~243_q\);

-- Location: FF_X70_Y35_N11
\regFile|rt_mem|s_memory~179\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux18~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~179_q\);

-- Location: LCCOMB_X70_Y35_N10
\regFile|rt_mem|s_memory~1251\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1251_combout\ = (\intMem|Mux8~0_combout\ & (!\intMem|Mux9~2_combout\)) # (!\intMem|Mux8~0_combout\ & ((\regFile|rt_mem|s_memory~179_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux9~2_combout\,
	datac => \regFile|rt_mem|s_memory~179_q\,
	datad => \intMem|Mux8~0_combout\,
	combout => \regFile|rt_mem|s_memory~1251_combout\);

-- Location: LCCOMB_X70_Y35_N0
\regFile|rt_mem|s_memory~1252\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1252_combout\ = (\intMem|Mux8~0_combout\ & ((\regFile|rt_mem|s_memory~1251_combout\ & (\regFile|rt_mem|s_memory~275_q\)) # (!\regFile|rt_mem|s_memory~1251_combout\ & ((\regFile|rt_mem|s_memory~243_q\))))) # 
-- (!\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~1251_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~275_q\,
	datab => \intMem|Mux8~0_combout\,
	datac => \regFile|rt_mem|s_memory~243_q\,
	datad => \regFile|rt_mem|s_memory~1251_combout\,
	combout => \regFile|rt_mem|s_memory~1252_combout\);

-- Location: LCCOMB_X60_Y34_N0
\regFile|rt_mem|s_memory~339feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~339feeder_combout\ = \alu|Mux18~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux18~3_combout\,
	combout => \regFile|rt_mem|s_memory~339feeder_combout\);

-- Location: FF_X60_Y34_N1
\regFile|rt_mem|s_memory~339\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~339feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~339_q\);

-- Location: FF_X67_Y35_N9
\regFile|rt_mem|s_memory~403\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux18~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~403_q\);

-- Location: LCCOMB_X69_Y36_N30
\regFile|rt_mem|s_memory~307feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~307feeder_combout\ = \alu|Mux18~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux18~3_combout\,
	combout => \regFile|rt_mem|s_memory~307feeder_combout\);

-- Location: FF_X69_Y36_N31
\regFile|rt_mem|s_memory~307\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~307feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~307_q\);

-- Location: FF_X67_Y35_N11
\regFile|rt_mem|s_memory~371\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux18~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~371_q\);

-- Location: LCCOMB_X67_Y35_N10
\regFile|rt_mem|s_memory~1253\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1253_combout\ = (\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~371_q\) # (!\intMem|Mux9~2_combout\)))) # (!\intMem|Mux8~0_combout\ & (\regFile|rt_mem|s_memory~307_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~307_q\,
	datab => \intMem|Mux9~2_combout\,
	datac => \regFile|rt_mem|s_memory~371_q\,
	datad => \intMem|Mux8~0_combout\,
	combout => \regFile|rt_mem|s_memory~1253_combout\);

-- Location: LCCOMB_X67_Y35_N8
\regFile|rt_mem|s_memory~1254\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1254_combout\ = (\intMem|Mux9~1_combout\ & (((\regFile|rt_mem|s_memory~1253_combout\)))) # (!\intMem|Mux9~1_combout\ & ((\regFile|rt_mem|s_memory~1253_combout\ & ((\regFile|rt_mem|s_memory~403_q\))) # 
-- (!\regFile|rt_mem|s_memory~1253_combout\ & (\regFile|rt_mem|s_memory~339_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux9~1_combout\,
	datab => \regFile|rt_mem|s_memory~339_q\,
	datac => \regFile|rt_mem|s_memory~403_q\,
	datad => \regFile|rt_mem|s_memory~1253_combout\,
	combout => \regFile|rt_mem|s_memory~1254_combout\);

-- Location: LCCOMB_X63_Y27_N2
\regFile|rt_mem|s_memory~83feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~83feeder_combout\ = \alu|Mux18~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux18~3_combout\,
	combout => \regFile|rt_mem|s_memory~83feeder_combout\);

-- Location: FF_X63_Y27_N3
\regFile|rt_mem|s_memory~83\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~83feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~83_q\);

-- Location: FF_X63_Y31_N31
\regFile|rt_mem|s_memory~147\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux18~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~147_q\);

-- Location: LCCOMB_X63_Y27_N4
\regFile|rt_mem|s_memory~51feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~51feeder_combout\ = \alu|Mux18~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux18~3_combout\,
	combout => \regFile|rt_mem|s_memory~51feeder_combout\);

-- Location: FF_X63_Y27_N5
\regFile|rt_mem|s_memory~51\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~51feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~51_q\);

-- Location: FF_X63_Y31_N5
\regFile|rt_mem|s_memory~115\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux18~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~115_q\);

-- Location: LCCOMB_X63_Y31_N4
\regFile|rt_mem|s_memory~1255\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1255_combout\ = (\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~115_q\)) # (!\intMem|Mux9~2_combout\))) # (!\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~51_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux9~2_combout\,
	datab => \regFile|rt_mem|s_memory~51_q\,
	datac => \regFile|rt_mem|s_memory~115_q\,
	datad => \intMem|Mux8~0_combout\,
	combout => \regFile|rt_mem|s_memory~1255_combout\);

-- Location: LCCOMB_X63_Y31_N30
\regFile|rt_mem|s_memory~1256\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1256_combout\ = (\intMem|Mux9~1_combout\ & (((\regFile|rt_mem|s_memory~1255_combout\)))) # (!\intMem|Mux9~1_combout\ & ((\regFile|rt_mem|s_memory~1255_combout\ & ((\regFile|rt_mem|s_memory~147_q\))) # 
-- (!\regFile|rt_mem|s_memory~1255_combout\ & (\regFile|rt_mem|s_memory~83_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~83_q\,
	datab => \intMem|Mux9~1_combout\,
	datac => \regFile|rt_mem|s_memory~147_q\,
	datad => \regFile|rt_mem|s_memory~1255_combout\,
	combout => \regFile|rt_mem|s_memory~1256_combout\);

-- Location: LCCOMB_X67_Y35_N26
\regFile|rt_mem|s_memory~1257\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1257_combout\ = (\intMem|Mux5~0_combout\ & (!\intMem|Mux2~1_combout\ & ((\regFile|rt_mem|s_memory~1256_combout\)))) # (!\intMem|Mux5~0_combout\ & ((\intMem|Mux2~1_combout\) # ((\regFile|rt_mem|s_memory~1254_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux5~0_combout\,
	datab => \intMem|Mux2~1_combout\,
	datac => \regFile|rt_mem|s_memory~1254_combout\,
	datad => \regFile|rt_mem|s_memory~1256_combout\,
	combout => \regFile|rt_mem|s_memory~1257_combout\);

-- Location: LCCOMB_X63_Y34_N14
\regFile|rt_mem|s_memory~499feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~499feeder_combout\ = \alu|Mux18~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux18~3_combout\,
	combout => \regFile|rt_mem|s_memory~499feeder_combout\);

-- Location: FF_X63_Y34_N15
\regFile|rt_mem|s_memory~499\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~499feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~499_q\);

-- Location: FF_X62_Y35_N17
\regFile|rt_mem|s_memory~531\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux18~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~531_q\);

-- Location: FF_X61_Y34_N27
\regFile|rt_mem|s_memory~435\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux18~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~435_q\);

-- Location: LCCOMB_X61_Y34_N26
\regFile|rt_mem|s_memory~1258\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1258_combout\ = (\intMem|Mux8~0_combout\ & (!\intMem|Mux9~2_combout\)) # (!\intMem|Mux8~0_combout\ & ((\regFile|rt_mem|s_memory~435_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \intMem|Mux9~2_combout\,
	datac => \regFile|rt_mem|s_memory~435_q\,
	datad => \intMem|Mux8~0_combout\,
	combout => \regFile|rt_mem|s_memory~1258_combout\);

-- Location: LCCOMB_X62_Y35_N16
\regFile|rt_mem|s_memory~1259\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1259_combout\ = (\intMem|Mux8~0_combout\ & ((\regFile|rt_mem|s_memory~1258_combout\ & ((\regFile|rt_mem|s_memory~531_q\))) # (!\regFile|rt_mem|s_memory~1258_combout\ & (\regFile|rt_mem|s_memory~499_q\)))) # 
-- (!\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~1258_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux8~0_combout\,
	datab => \regFile|rt_mem|s_memory~499_q\,
	datac => \regFile|rt_mem|s_memory~531_q\,
	datad => \regFile|rt_mem|s_memory~1258_combout\,
	combout => \regFile|rt_mem|s_memory~1259_combout\);

-- Location: LCCOMB_X67_Y35_N16
\regFile|rt_mem|s_memory~1260\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1260_combout\ = (\intMem|Mux2~1_combout\ & ((\regFile|rt_mem|s_memory~1257_combout\ & ((\regFile|rt_mem|s_memory~1259_combout\))) # (!\regFile|rt_mem|s_memory~1257_combout\ & (\regFile|rt_mem|s_memory~1252_combout\)))) # 
-- (!\intMem|Mux2~1_combout\ & (((\regFile|rt_mem|s_memory~1257_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~1252_combout\,
	datab => \intMem|Mux2~1_combout\,
	datac => \regFile|rt_mem|s_memory~1257_combout\,
	datad => \regFile|rt_mem|s_memory~1259_combout\,
	combout => \regFile|rt_mem|s_memory~1260_combout\);

-- Location: LCCOMB_X67_Y35_N28
\muxALU|muxOut[13]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxALU|muxOut[13]~79_combout\ = (\SW[6]~input_o\ & (!\intMem|Mux12~2_combout\)) # (!\SW[6]~input_o\ & (((!\regFile|rt_mem|Equal0~0_combout\ & \regFile|rt_mem|s_memory~1260_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux12~2_combout\,
	datab => \SW[6]~input_o\,
	datac => \regFile|rt_mem|Equal0~0_combout\,
	datad => \regFile|rt_mem|s_memory~1260_combout\,
	combout => \muxALU|muxOut[13]~79_combout\);

-- Location: LCCOMB_X66_Y31_N28
\alu|s_diff[14]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|s_diff[14]~28_combout\ = ((\muxALU|muxOut[14]~56_combout\ $ (\regFile|rs_mem|readData[14]~18_combout\ $ (\alu|s_diff[13]~27\)))) # (GND)
-- \alu|s_diff[14]~29\ = CARRY((\muxALU|muxOut[14]~56_combout\ & (\regFile|rs_mem|readData[14]~18_combout\ & !\alu|s_diff[13]~27\)) # (!\muxALU|muxOut[14]~56_combout\ & ((\regFile|rs_mem|readData[14]~18_combout\) # (!\alu|s_diff[13]~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \muxALU|muxOut[14]~56_combout\,
	datab => \regFile|rs_mem|readData[14]~18_combout\,
	datad => VCC,
	cin => \alu|s_diff[13]~27\,
	combout => \alu|s_diff[14]~28_combout\,
	cout => \alu|s_diff[14]~29\);

-- Location: LCCOMB_X66_Y34_N14
\alu|Mux17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux17~0_combout\ = (\ALUCtrl|Mux4~0_combout\ & (((\alu|s_diff[14]~28_combout\)))) # (!\ALUCtrl|Mux4~0_combout\ & (!\muxALU|muxOut[14]~56_combout\ & (!\regFile|rs_mem|readData[14]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxALU|muxOut[14]~56_combout\,
	datab => \ALUCtrl|Mux4~0_combout\,
	datac => \regFile|rs_mem|readData[14]~18_combout\,
	datad => \alu|s_diff[14]~28_combout\,
	combout => \alu|Mux17~0_combout\);

-- Location: LCCOMB_X63_Y34_N8
\alu|RESULT~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|RESULT~48_combout\ = (!\regFile|rs_mem|Equal0~0_combout\ & (\regFile|rs_mem|s_memory~1428_combout\ & \muxALU|muxOut[14]~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|Equal0~0_combout\,
	datab => \regFile|rs_mem|s_memory~1428_combout\,
	datad => \muxALU|muxOut[14]~56_combout\,
	combout => \alu|RESULT~48_combout\);

-- Location: LCCOMB_X67_Y31_N28
\alu|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0~28_combout\ = ((\muxALU|muxOut[14]~56_combout\ $ (\regFile|rs_mem|readData[14]~18_combout\ $ (!\alu|Add0~27\)))) # (GND)
-- \alu|Add0~29\ = CARRY((\muxALU|muxOut[14]~56_combout\ & ((\regFile|rs_mem|readData[14]~18_combout\) # (!\alu|Add0~27\))) # (!\muxALU|muxOut[14]~56_combout\ & (\regFile|rs_mem|readData[14]~18_combout\ & !\alu|Add0~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \muxALU|muxOut[14]~56_combout\,
	datab => \regFile|rs_mem|readData[14]~18_combout\,
	datad => VCC,
	cin => \alu|Add0~27\,
	combout => \alu|Add0~28_combout\,
	cout => \alu|Add0~29\);

-- Location: LCCOMB_X63_Y34_N18
\alu|Mux17~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux17~1_combout\ = (\ALUCtrl|Mux5~1_combout\ & (\ALUCtrl|Mux4~0_combout\)) # (!\ALUCtrl|Mux5~1_combout\ & ((\ALUCtrl|Mux4~0_combout\ & ((\alu|Add0~28_combout\))) # (!\ALUCtrl|Mux4~0_combout\ & (\alu|RESULT~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCtrl|Mux5~1_combout\,
	datab => \ALUCtrl|Mux4~0_combout\,
	datac => \alu|RESULT~48_combout\,
	datad => \alu|Add0~28_combout\,
	combout => \alu|Mux17~1_combout\);

-- Location: LCCOMB_X63_Y34_N24
\alu|Mux17~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux17~2_combout\ = (\ALUCtrl|Mux5~1_combout\ & ((\regFile|rs_mem|readData[14]~18_combout\ & ((!\alu|Mux17~1_combout\) # (!\muxALU|muxOut[14]~56_combout\))) # (!\regFile|rs_mem|readData[14]~18_combout\ & (\muxALU|muxOut[14]~56_combout\)))) # 
-- (!\ALUCtrl|Mux5~1_combout\ & (((\alu|Mux17~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|readData[14]~18_combout\,
	datab => \muxALU|muxOut[14]~56_combout\,
	datac => \ALUCtrl|Mux5~1_combout\,
	datad => \alu|Mux17~1_combout\,
	combout => \alu|Mux17~2_combout\);

-- Location: LCCOMB_X66_Y34_N28
\alu|Mux17~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux17~3_combout\ = (\ALUCtrl|Mux3~1_combout\ & (\alu|Mux1~2_combout\ & (\alu|Mux17~0_combout\))) # (!\ALUCtrl|Mux3~1_combout\ & ((\alu|Mux17~2_combout\) # ((\alu|Mux1~2_combout\ & \alu|Mux17~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCtrl|Mux3~1_combout\,
	datab => \alu|Mux1~2_combout\,
	datac => \alu|Mux17~0_combout\,
	datad => \alu|Mux17~2_combout\,
	combout => \alu|Mux17~3_combout\);

-- Location: FF_X68_Y36_N17
\regFile|rt_mem|s_memory~404\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux17~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~404_q\);

-- Location: FF_X69_Y34_N1
\regFile|rt_mem|s_memory~372\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux17~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~372_q\);

-- Location: FF_X69_Y36_N9
\regFile|rt_mem|s_memory~308\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux17~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~308_q\);

-- Location: LCCOMB_X69_Y36_N8
\regFile|rt_mem|s_memory~1241\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1241_combout\ = (\intMem|Mux8~0_combout\ & (!\intMem|Mux9~2_combout\)) # (!\intMem|Mux8~0_combout\ & ((\regFile|rt_mem|s_memory~308_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \intMem|Mux9~2_combout\,
	datac => \regFile|rt_mem|s_memory~308_q\,
	datad => \intMem|Mux8~0_combout\,
	combout => \regFile|rt_mem|s_memory~1241_combout\);

-- Location: LCCOMB_X69_Y34_N0
\regFile|rt_mem|s_memory~1242\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1242_combout\ = (\intMem|Mux8~0_combout\ & ((\regFile|rt_mem|s_memory~1241_combout\ & (\regFile|rt_mem|s_memory~404_q\)) # (!\regFile|rt_mem|s_memory~1241_combout\ & ((\regFile|rt_mem|s_memory~372_q\))))) # 
-- (!\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~1241_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~404_q\,
	datab => \intMem|Mux8~0_combout\,
	datac => \regFile|rt_mem|s_memory~372_q\,
	datad => \regFile|rt_mem|s_memory~1241_combout\,
	combout => \regFile|rt_mem|s_memory~1242_combout\);

-- Location: LCCOMB_X72_Y33_N24
\regFile|rt_mem|s_memory~212feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~212feeder_combout\ = \alu|Mux17~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux17~3_combout\,
	combout => \regFile|rt_mem|s_memory~212feeder_combout\);

-- Location: FF_X72_Y33_N25
\regFile|rt_mem|s_memory~212\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~212feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~212_q\);

-- Location: FF_X69_Y35_N3
\regFile|rt_mem|s_memory~276\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux17~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~276_q\);

-- Location: LCCOMB_X70_Y35_N24
\regFile|rt_mem|s_memory~180feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~180feeder_combout\ = \alu|Mux17~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux17~3_combout\,
	combout => \regFile|rt_mem|s_memory~180feeder_combout\);

-- Location: FF_X70_Y35_N25
\regFile|rt_mem|s_memory~180\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~180feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~180_q\);

-- Location: FF_X70_Y35_N27
\regFile|rt_mem|s_memory~244\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux17~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~244_q\);

-- Location: LCCOMB_X70_Y35_N26
\regFile|rt_mem|s_memory~1243\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1243_combout\ = (\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~244_q\)) # (!\intMem|Mux9~2_combout\))) # (!\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~180_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux9~2_combout\,
	datab => \regFile|rt_mem|s_memory~180_q\,
	datac => \regFile|rt_mem|s_memory~244_q\,
	datad => \intMem|Mux8~0_combout\,
	combout => \regFile|rt_mem|s_memory~1243_combout\);

-- Location: LCCOMB_X69_Y35_N2
\regFile|rt_mem|s_memory~1244\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1244_combout\ = (\intMem|Mux9~1_combout\ & (((\regFile|rt_mem|s_memory~1243_combout\)))) # (!\intMem|Mux9~1_combout\ & ((\regFile|rt_mem|s_memory~1243_combout\ & ((\regFile|rt_mem|s_memory~276_q\))) # 
-- (!\regFile|rt_mem|s_memory~1243_combout\ & (\regFile|rt_mem|s_memory~212_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux9~1_combout\,
	datab => \regFile|rt_mem|s_memory~212_q\,
	datac => \regFile|rt_mem|s_memory~276_q\,
	datad => \regFile|rt_mem|s_memory~1243_combout\,
	combout => \regFile|rt_mem|s_memory~1244_combout\);

-- Location: LCCOMB_X65_Y37_N6
\regFile|rt_mem|s_memory~116feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~116feeder_combout\ = \alu|Mux17~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux17~3_combout\,
	combout => \regFile|rt_mem|s_memory~116feeder_combout\);

-- Location: FF_X65_Y37_N7
\regFile|rt_mem|s_memory~116\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~116feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~116_q\);

-- Location: FF_X70_Y32_N19
\regFile|rt_mem|s_memory~52\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux17~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~52_q\);

-- Location: LCCOMB_X70_Y32_N18
\regFile|rt_mem|s_memory~1245\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1245_combout\ = (\intMem|Mux8~0_combout\ & ((!\intMem|Mux9~2_combout\))) # (!\intMem|Mux8~0_combout\ & (\regFile|rt_mem|s_memory~52_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \intMem|Mux8~0_combout\,
	datac => \regFile|rt_mem|s_memory~52_q\,
	datad => \intMem|Mux9~2_combout\,
	combout => \regFile|rt_mem|s_memory~1245_combout\);

-- Location: FF_X69_Y33_N23
\regFile|rt_mem|s_memory~148\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux17~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~148_q\);

-- Location: LCCOMB_X69_Y33_N22
\regFile|rt_mem|s_memory~1246\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1246_combout\ = (\regFile|rt_mem|s_memory~1245_combout\ & (((\regFile|rt_mem|s_memory~148_q\) # (!\intMem|Mux8~0_combout\)))) # (!\regFile|rt_mem|s_memory~1245_combout\ & (\regFile|rt_mem|s_memory~116_q\ & 
-- ((\intMem|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~116_q\,
	datab => \regFile|rt_mem|s_memory~1245_combout\,
	datac => \regFile|rt_mem|s_memory~148_q\,
	datad => \intMem|Mux8~0_combout\,
	combout => \regFile|rt_mem|s_memory~1246_combout\);

-- Location: LCCOMB_X66_Y33_N8
\regFile|rt_mem|s_memory~1247\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1247_combout\ = (\intMem|Mux2~1_combout\ & ((\regFile|rt_mem|s_memory~1244_combout\) # ((!\intMem|Mux5~0_combout\)))) # (!\intMem|Mux2~1_combout\ & (((\intMem|Mux5~0_combout\ & \regFile|rt_mem|s_memory~1246_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~1244_combout\,
	datab => \intMem|Mux2~1_combout\,
	datac => \intMem|Mux5~0_combout\,
	datad => \regFile|rt_mem|s_memory~1246_combout\,
	combout => \regFile|rt_mem|s_memory~1247_combout\);

-- Location: LCCOMB_X62_Y36_N16
\regFile|rt_mem|s_memory~436feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~436feeder_combout\ = \alu|Mux17~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux17~3_combout\,
	combout => \regFile|rt_mem|s_memory~436feeder_combout\);

-- Location: FF_X62_Y36_N17
\regFile|rt_mem|s_memory~436\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~436feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~436_q\);

-- Location: FF_X65_Y36_N5
\regFile|rt_mem|s_memory~500\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux17~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~500_q\);

-- Location: LCCOMB_X65_Y36_N4
\regFile|rt_mem|s_memory~1248\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1248_combout\ = (\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~500_q\) # (!\intMem|Mux9~2_combout\)))) # (!\intMem|Mux8~0_combout\ & (\regFile|rt_mem|s_memory~436_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~436_q\,
	datab => \intMem|Mux9~2_combout\,
	datac => \regFile|rt_mem|s_memory~500_q\,
	datad => \intMem|Mux8~0_combout\,
	combout => \regFile|rt_mem|s_memory~1248_combout\);

-- Location: FF_X65_Y36_N27
\regFile|rt_mem|s_memory~532\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux17~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~532_q\);

-- Location: LCCOMB_X69_Y32_N22
\regFile|rt_mem|s_memory~468feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~468feeder_combout\ = \alu|Mux17~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux17~3_combout\,
	combout => \regFile|rt_mem|s_memory~468feeder_combout\);

-- Location: FF_X69_Y32_N23
\regFile|rt_mem|s_memory~468\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~468feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~468_q\);

-- Location: LCCOMB_X65_Y36_N26
\regFile|rt_mem|s_memory~1249\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1249_combout\ = (\regFile|rt_mem|s_memory~1248_combout\ & ((\intMem|Mux9~1_combout\) # ((\regFile|rt_mem|s_memory~532_q\)))) # (!\regFile|rt_mem|s_memory~1248_combout\ & (!\intMem|Mux9~1_combout\ & 
-- ((\regFile|rt_mem|s_memory~468_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~1248_combout\,
	datab => \intMem|Mux9~1_combout\,
	datac => \regFile|rt_mem|s_memory~532_q\,
	datad => \regFile|rt_mem|s_memory~468_q\,
	combout => \regFile|rt_mem|s_memory~1249_combout\);

-- Location: LCCOMB_X66_Y33_N18
\regFile|rt_mem|s_memory~1250\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1250_combout\ = (\intMem|Mux5~0_combout\ & (((\regFile|rt_mem|s_memory~1247_combout\)))) # (!\intMem|Mux5~0_combout\ & ((\regFile|rt_mem|s_memory~1247_combout\ & ((\regFile|rt_mem|s_memory~1249_combout\))) # 
-- (!\regFile|rt_mem|s_memory~1247_combout\ & (\regFile|rt_mem|s_memory~1242_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~1242_combout\,
	datab => \intMem|Mux5~0_combout\,
	datac => \regFile|rt_mem|s_memory~1247_combout\,
	datad => \regFile|rt_mem|s_memory~1249_combout\,
	combout => \regFile|rt_mem|s_memory~1250_combout\);

-- Location: LCCOMB_X66_Y33_N24
\muxALU|muxOut[14]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxALU|muxOut[14]~56_combout\ = (\muxALU|muxOut[14]~54_combout\ & ((\muxALU|muxOut[12]~55_combout\) # ((\muxALU|muxOut[0]~53_combout\ & \regFile|rt_mem|s_memory~1250_combout\)))) # (!\muxALU|muxOut[14]~54_combout\ & (((\muxALU|muxOut[0]~53_combout\ & 
-- \regFile|rt_mem|s_memory~1250_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxALU|muxOut[14]~54_combout\,
	datab => \muxALU|muxOut[12]~55_combout\,
	datac => \muxALU|muxOut[0]~53_combout\,
	datad => \regFile|rt_mem|s_memory~1250_combout\,
	combout => \muxALU|muxOut[14]~56_combout\);

-- Location: LCCOMB_X67_Y31_N30
\alu|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0~30_combout\ = (\regFile|rs_mem|readData[15]~17_combout\ & ((\muxALU|muxOut[15]~78_combout\ & (\alu|Add0~29\ & VCC)) # (!\muxALU|muxOut[15]~78_combout\ & (!\alu|Add0~29\)))) # (!\regFile|rs_mem|readData[15]~17_combout\ & 
-- ((\muxALU|muxOut[15]~78_combout\ & (!\alu|Add0~29\)) # (!\muxALU|muxOut[15]~78_combout\ & ((\alu|Add0~29\) # (GND)))))
-- \alu|Add0~31\ = CARRY((\regFile|rs_mem|readData[15]~17_combout\ & (!\muxALU|muxOut[15]~78_combout\ & !\alu|Add0~29\)) # (!\regFile|rs_mem|readData[15]~17_combout\ & ((!\alu|Add0~29\) # (!\muxALU|muxOut[15]~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|readData[15]~17_combout\,
	datab => \muxALU|muxOut[15]~78_combout\,
	datad => VCC,
	cin => \alu|Add0~29\,
	combout => \alu|Add0~30_combout\,
	cout => \alu|Add0~31\);

-- Location: LCCOMB_X66_Y34_N24
\alu|RESULT~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|RESULT~49_combout\ = \muxALU|muxOut[15]~78_combout\ $ (((!\regFile|rs_mem|Equal0~0_combout\ & \regFile|rs_mem|s_memory~1418_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|Equal0~0_combout\,
	datab => \regFile|rs_mem|s_memory~1418_combout\,
	datad => \muxALU|muxOut[15]~78_combout\,
	combout => \alu|RESULT~49_combout\);

-- Location: LCCOMB_X66_Y34_N26
\alu|Mux16~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux16~2_combout\ = (\alu|Mux16~1_combout\ & (((\alu|RESULT~49_combout\)) # (!\ALUCtrl|Mux4~0_combout\))) # (!\alu|Mux16~1_combout\ & (\ALUCtrl|Mux4~0_combout\ & (\alu|Add0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux16~1_combout\,
	datab => \ALUCtrl|Mux4~0_combout\,
	datac => \alu|Add0~30_combout\,
	datad => \alu|RESULT~49_combout\,
	combout => \alu|Mux16~2_combout\);

-- Location: LCCOMB_X66_Y31_N30
\alu|s_diff[15]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|s_diff[15]~30_combout\ = (\regFile|rs_mem|readData[15]~17_combout\ & ((\muxALU|muxOut[15]~78_combout\ & (!\alu|s_diff[14]~29\)) # (!\muxALU|muxOut[15]~78_combout\ & (\alu|s_diff[14]~29\ & VCC)))) # (!\regFile|rs_mem|readData[15]~17_combout\ & 
-- ((\muxALU|muxOut[15]~78_combout\ & ((\alu|s_diff[14]~29\) # (GND))) # (!\muxALU|muxOut[15]~78_combout\ & (!\alu|s_diff[14]~29\))))
-- \alu|s_diff[15]~31\ = CARRY((\regFile|rs_mem|readData[15]~17_combout\ & (\muxALU|muxOut[15]~78_combout\ & !\alu|s_diff[14]~29\)) # (!\regFile|rs_mem|readData[15]~17_combout\ & ((\muxALU|muxOut[15]~78_combout\) # (!\alu|s_diff[14]~29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|readData[15]~17_combout\,
	datab => \muxALU|muxOut[15]~78_combout\,
	datad => VCC,
	cin => \alu|s_diff[14]~29\,
	combout => \alu|s_diff[15]~30_combout\,
	cout => \alu|s_diff[15]~31\);

-- Location: LCCOMB_X66_Y34_N6
\alu|Mux16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux16~0_combout\ = (\ALUCtrl|Mux4~0_combout\ & (((\alu|s_diff[15]~30_combout\)))) # (!\ALUCtrl|Mux4~0_combout\ & (!\regFile|rs_mem|readData[15]~17_combout\ & (!\muxALU|muxOut[15]~78_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|readData[15]~17_combout\,
	datab => \muxALU|muxOut[15]~78_combout\,
	datac => \ALUCtrl|Mux4~0_combout\,
	datad => \alu|s_diff[15]~30_combout\,
	combout => \alu|Mux16~0_combout\);

-- Location: LCCOMB_X66_Y34_N8
\alu|Mux16~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux16~3_combout\ = (\ALUCtrl|Mux3~1_combout\ & (\alu|Mux1~2_combout\ & ((\alu|Mux16~0_combout\)))) # (!\ALUCtrl|Mux3~1_combout\ & ((\alu|Mux16~2_combout\) # ((\alu|Mux1~2_combout\ & \alu|Mux16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCtrl|Mux3~1_combout\,
	datab => \alu|Mux1~2_combout\,
	datac => \alu|Mux16~2_combout\,
	datad => \alu|Mux16~0_combout\,
	combout => \alu|Mux16~3_combout\);

-- Location: LCCOMB_X61_Y34_N22
\regFile|rs_mem|s_memory~437feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~437feeder_combout\ = \alu|Mux16~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux16~3_combout\,
	combout => \regFile|rs_mem|s_memory~437feeder_combout\);

-- Location: FF_X61_Y34_N23
\regFile|rs_mem|s_memory~437\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~437feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~437_q\);

-- Location: FF_X63_Y34_N27
\regFile|rs_mem|s_memory~501\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux16~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~501_q\);

-- Location: LCCOMB_X61_Y34_N4
\regFile|rs_mem|s_memory~373feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~373feeder_combout\ = \alu|Mux16~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux16~3_combout\,
	combout => \regFile|rs_mem|s_memory~373feeder_combout\);

-- Location: FF_X61_Y34_N5
\regFile|rs_mem|s_memory~373\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~373feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~373_q\);

-- Location: FF_X63_Y34_N21
\regFile|rs_mem|s_memory~309\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux16~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~309_q\);

-- Location: LCCOMB_X63_Y34_N20
\regFile|rs_mem|s_memory~1411\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1411_combout\ = (\intMem|Mux3~1_combout\ & (((\intMem|Mux4~4_combout\)))) # (!\intMem|Mux3~1_combout\ & ((\intMem|Mux4~4_combout\ & (\regFile|rs_mem|s_memory~373_q\)) # (!\intMem|Mux4~4_combout\ & 
-- ((\regFile|rs_mem|s_memory~309_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~373_q\,
	datab => \intMem|Mux3~1_combout\,
	datac => \regFile|rs_mem|s_memory~309_q\,
	datad => \intMem|Mux4~4_combout\,
	combout => \regFile|rs_mem|s_memory~1411_combout\);

-- Location: LCCOMB_X63_Y34_N26
\regFile|rs_mem|s_memory~1412\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1412_combout\ = (\intMem|Mux3~1_combout\ & ((\regFile|rs_mem|s_memory~1411_combout\ & ((\regFile|rs_mem|s_memory~501_q\))) # (!\regFile|rs_mem|s_memory~1411_combout\ & (\regFile|rs_mem|s_memory~437_q\)))) # 
-- (!\intMem|Mux3~1_combout\ & (((\regFile|rs_mem|s_memory~1411_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~437_q\,
	datab => \intMem|Mux3~1_combout\,
	datac => \regFile|rs_mem|s_memory~501_q\,
	datad => \regFile|rs_mem|s_memory~1411_combout\,
	combout => \regFile|rs_mem|s_memory~1412_combout\);

-- Location: LCCOMB_X70_Y34_N8
\regFile|rs_mem|s_memory~181feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~181feeder_combout\ = \alu|Mux16~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux16~3_combout\,
	combout => \regFile|rs_mem|s_memory~181feeder_combout\);

-- Location: FF_X70_Y34_N9
\regFile|rs_mem|s_memory~181\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~181feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~181_q\);

-- Location: LCCOMB_X65_Y37_N30
\regFile|rs_mem|s_memory~117feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~117feeder_combout\ = \alu|Mux16~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux16~3_combout\,
	combout => \regFile|rs_mem|s_memory~117feeder_combout\);

-- Location: FF_X65_Y37_N31
\regFile|rs_mem|s_memory~117\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~117feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~117_q\);

-- Location: FF_X66_Y37_N1
\regFile|rs_mem|s_memory~53\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux16~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~53_q\);

-- Location: LCCOMB_X66_Y37_N0
\regFile|rs_mem|s_memory~1413\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1413_combout\ = (\intMem|Mux3~1_combout\ & (((\intMem|Mux4~4_combout\)))) # (!\intMem|Mux3~1_combout\ & ((\intMem|Mux4~4_combout\ & (\regFile|rs_mem|s_memory~117_q\)) # (!\intMem|Mux4~4_combout\ & 
-- ((\regFile|rs_mem|s_memory~53_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~117_q\,
	datab => \intMem|Mux3~1_combout\,
	datac => \regFile|rs_mem|s_memory~53_q\,
	datad => \intMem|Mux4~4_combout\,
	combout => \regFile|rs_mem|s_memory~1413_combout\);

-- Location: FF_X66_Y37_N27
\regFile|rs_mem|s_memory~245\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux16~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~245_q\);

-- Location: LCCOMB_X66_Y37_N26
\regFile|rs_mem|s_memory~1414\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1414_combout\ = (\regFile|rs_mem|s_memory~1413_combout\ & (((\regFile|rs_mem|s_memory~245_q\) # (!\intMem|Mux3~1_combout\)))) # (!\regFile|rs_mem|s_memory~1413_combout\ & (\regFile|rs_mem|s_memory~181_q\ & 
-- ((\intMem|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~181_q\,
	datab => \regFile|rs_mem|s_memory~1413_combout\,
	datac => \regFile|rs_mem|s_memory~245_q\,
	datad => \intMem|Mux3~1_combout\,
	combout => \regFile|rs_mem|s_memory~1414_combout\);

-- Location: LCCOMB_X65_Y34_N22
\regFile|rs_mem|s_memory~1415\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1415_combout\ = (\intMem|Mux2~1_combout\ & (((\regFile|rs_mem|s_memory~1412_combout\)) # (!\intMem|Mux5~0_combout\))) # (!\intMem|Mux2~1_combout\ & (\intMem|Mux5~0_combout\ & ((\regFile|rs_mem|s_memory~1414_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux2~1_combout\,
	datab => \intMem|Mux5~0_combout\,
	datac => \regFile|rs_mem|s_memory~1412_combout\,
	datad => \regFile|rs_mem|s_memory~1414_combout\,
	combout => \regFile|rs_mem|s_memory~1415_combout\);

-- Location: LCCOMB_X65_Y37_N4
\regFile|rs_mem|s_memory~405feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~405feeder_combout\ = \alu|Mux16~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux16~3_combout\,
	combout => \regFile|rs_mem|s_memory~405feeder_combout\);

-- Location: FF_X65_Y37_N5
\regFile|rs_mem|s_memory~405\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~405feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~405_q\);

-- Location: FF_X66_Y34_N11
\regFile|rs_mem|s_memory~533\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux16~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~533_q\);

-- Location: FF_X67_Y36_N3
\regFile|rs_mem|s_memory~341\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux16~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~341_q\);

-- Location: LCCOMB_X67_Y36_N24
\regFile|rs_mem|s_memory~469feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~469feeder_combout\ = \alu|Mux16~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux16~3_combout\,
	combout => \regFile|rs_mem|s_memory~469feeder_combout\);

-- Location: FF_X67_Y36_N25
\regFile|rs_mem|s_memory~469\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~469feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~469_q\);

-- Location: LCCOMB_X67_Y36_N2
\regFile|rs_mem|s_memory~1416\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1416_combout\ = (\intMem|Mux3~1_combout\ & ((\intMem|Mux4~4_combout\) # ((\regFile|rs_mem|s_memory~469_q\)))) # (!\intMem|Mux3~1_combout\ & (!\intMem|Mux4~4_combout\ & (\regFile|rs_mem|s_memory~341_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux3~1_combout\,
	datab => \intMem|Mux4~4_combout\,
	datac => \regFile|rs_mem|s_memory~341_q\,
	datad => \regFile|rs_mem|s_memory~469_q\,
	combout => \regFile|rs_mem|s_memory~1416_combout\);

-- Location: LCCOMB_X66_Y34_N10
\regFile|rs_mem|s_memory~1417\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1417_combout\ = (\intMem|Mux4~4_combout\ & ((\regFile|rs_mem|s_memory~1416_combout\ & ((\regFile|rs_mem|s_memory~533_q\))) # (!\regFile|rs_mem|s_memory~1416_combout\ & (\regFile|rs_mem|s_memory~405_q\)))) # 
-- (!\intMem|Mux4~4_combout\ & (((\regFile|rs_mem|s_memory~1416_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~405_q\,
	datab => \intMem|Mux4~4_combout\,
	datac => \regFile|rs_mem|s_memory~533_q\,
	datad => \regFile|rs_mem|s_memory~1416_combout\,
	combout => \regFile|rs_mem|s_memory~1417_combout\);

-- Location: FF_X66_Y34_N25
\regFile|rs_mem|s_memory~277\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux16~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~277_q\);

-- Location: FF_X65_Y34_N17
\regFile|rs_mem|s_memory~149\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux16~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~149_q\);

-- Location: FF_X59_Y34_N27
\regFile|rs_mem|s_memory~85\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux16~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~85_q\);

-- Location: LCCOMB_X59_Y34_N28
\regFile|rs_mem|s_memory~213feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~213feeder_combout\ = \alu|Mux16~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux16~3_combout\,
	combout => \regFile|rs_mem|s_memory~213feeder_combout\);

-- Location: FF_X59_Y34_N29
\regFile|rs_mem|s_memory~213\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~213feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~213_q\);

-- Location: LCCOMB_X59_Y34_N26
\regFile|rs_mem|s_memory~1409\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1409_combout\ = (\intMem|Mux3~1_combout\ & ((\intMem|Mux4~4_combout\) # ((\regFile|rs_mem|s_memory~213_q\)))) # (!\intMem|Mux3~1_combout\ & (!\intMem|Mux4~4_combout\ & (\regFile|rs_mem|s_memory~85_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux3~1_combout\,
	datab => \intMem|Mux4~4_combout\,
	datac => \regFile|rs_mem|s_memory~85_q\,
	datad => \regFile|rs_mem|s_memory~213_q\,
	combout => \regFile|rs_mem|s_memory~1409_combout\);

-- Location: LCCOMB_X65_Y34_N16
\regFile|rs_mem|s_memory~1410\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1410_combout\ = (\intMem|Mux4~4_combout\ & ((\regFile|rs_mem|s_memory~1409_combout\ & (\regFile|rs_mem|s_memory~277_q\)) # (!\regFile|rs_mem|s_memory~1409_combout\ & ((\regFile|rs_mem|s_memory~149_q\))))) # 
-- (!\intMem|Mux4~4_combout\ & (((\regFile|rs_mem|s_memory~1409_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux4~4_combout\,
	datab => \regFile|rs_mem|s_memory~277_q\,
	datac => \regFile|rs_mem|s_memory~149_q\,
	datad => \regFile|rs_mem|s_memory~1409_combout\,
	combout => \regFile|rs_mem|s_memory~1410_combout\);

-- Location: LCCOMB_X65_Y34_N28
\regFile|rs_mem|s_memory~1418\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1418_combout\ = (\regFile|rs_mem|s_memory~1415_combout\ & ((\intMem|Mux5~0_combout\) # ((\regFile|rs_mem|s_memory~1417_combout\)))) # (!\regFile|rs_mem|s_memory~1415_combout\ & (!\intMem|Mux5~0_combout\ & 
-- ((\regFile|rs_mem|s_memory~1410_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~1415_combout\,
	datab => \intMem|Mux5~0_combout\,
	datac => \regFile|rs_mem|s_memory~1417_combout\,
	datad => \regFile|rs_mem|s_memory~1410_combout\,
	combout => \regFile|rs_mem|s_memory~1418_combout\);

-- Location: LCCOMB_X65_Y34_N14
\regFile|rs_mem|readData[15]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|readData[15]~17_combout\ = (!\regFile|rs_mem|Equal0~0_combout\ & \regFile|rs_mem|s_memory~1418_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regFile|rs_mem|Equal0~0_combout\,
	datad => \regFile|rs_mem|s_memory~1418_combout\,
	combout => \regFile|rs_mem|readData[15]~17_combout\);

-- Location: LCCOMB_X66_Y30_N0
\alu|s_diff[16]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|s_diff[16]~32_combout\ = ((\muxALU|muxOut[16]~77_combout\ $ (\regFile|rs_mem|readData[16]~16_combout\ $ (\alu|s_diff[15]~31\)))) # (GND)
-- \alu|s_diff[16]~33\ = CARRY((\muxALU|muxOut[16]~77_combout\ & (\regFile|rs_mem|readData[16]~16_combout\ & !\alu|s_diff[15]~31\)) # (!\muxALU|muxOut[16]~77_combout\ & ((\regFile|rs_mem|readData[16]~16_combout\) # (!\alu|s_diff[15]~31\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \muxALU|muxOut[16]~77_combout\,
	datab => \regFile|rs_mem|readData[16]~16_combout\,
	datad => VCC,
	cin => \alu|s_diff[15]~31\,
	combout => \alu|s_diff[16]~32_combout\,
	cout => \alu|s_diff[16]~33\);

-- Location: LCCOMB_X65_Y30_N4
\alu|Mux15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux15~0_combout\ = (\ALUCtrl|Mux4~0_combout\ & (((\alu|s_diff[16]~32_combout\)))) # (!\ALUCtrl|Mux4~0_combout\ & (!\muxALU|muxOut[16]~77_combout\ & (!\regFile|rs_mem|readData[16]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxALU|muxOut[16]~77_combout\,
	datab => \regFile|rs_mem|readData[16]~16_combout\,
	datac => \alu|s_diff[16]~32_combout\,
	datad => \ALUCtrl|Mux4~0_combout\,
	combout => \alu|Mux15~0_combout\);

-- Location: LCCOMB_X67_Y30_N0
\alu|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0~32_combout\ = ((\regFile|rs_mem|readData[16]~16_combout\ $ (\muxALU|muxOut[16]~77_combout\ $ (!\alu|Add0~31\)))) # (GND)
-- \alu|Add0~33\ = CARRY((\regFile|rs_mem|readData[16]~16_combout\ & ((\muxALU|muxOut[16]~77_combout\) # (!\alu|Add0~31\))) # (!\regFile|rs_mem|readData[16]~16_combout\ & (\muxALU|muxOut[16]~77_combout\ & !\alu|Add0~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|readData[16]~16_combout\,
	datab => \muxALU|muxOut[16]~77_combout\,
	datad => VCC,
	cin => \alu|Add0~31\,
	combout => \alu|Add0~32_combout\,
	cout => \alu|Add0~33\);

-- Location: LCCOMB_X65_Y30_N18
\alu|RESULT~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|RESULT~50_combout\ = (\regFile|rs_mem|s_memory~1408_combout\ & (\muxALU|muxOut[16]~77_combout\ & !\regFile|rs_mem|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regFile|rs_mem|s_memory~1408_combout\,
	datac => \muxALU|muxOut[16]~77_combout\,
	datad => \regFile|rs_mem|Equal0~0_combout\,
	combout => \alu|RESULT~50_combout\);

-- Location: LCCOMB_X65_Y30_N6
\alu|Mux15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux15~1_combout\ = (\ALUCtrl|Mux5~1_combout\ & (\ALUCtrl|Mux4~0_combout\)) # (!\ALUCtrl|Mux5~1_combout\ & ((\ALUCtrl|Mux4~0_combout\ & (\alu|Add0~32_combout\)) # (!\ALUCtrl|Mux4~0_combout\ & ((\alu|RESULT~50_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCtrl|Mux5~1_combout\,
	datab => \ALUCtrl|Mux4~0_combout\,
	datac => \alu|Add0~32_combout\,
	datad => \alu|RESULT~50_combout\,
	combout => \alu|Mux15~1_combout\);

-- Location: LCCOMB_X65_Y30_N16
\alu|Mux15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux15~2_combout\ = (\ALUCtrl|Mux5~1_combout\ & ((\regFile|rs_mem|readData[16]~16_combout\ & ((!\alu|Mux15~1_combout\) # (!\muxALU|muxOut[16]~77_combout\))) # (!\regFile|rs_mem|readData[16]~16_combout\ & (\muxALU|muxOut[16]~77_combout\)))) # 
-- (!\ALUCtrl|Mux5~1_combout\ & (((\alu|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCtrl|Mux5~1_combout\,
	datab => \regFile|rs_mem|readData[16]~16_combout\,
	datac => \muxALU|muxOut[16]~77_combout\,
	datad => \alu|Mux15~1_combout\,
	combout => \alu|Mux15~2_combout\);

-- Location: LCCOMB_X65_Y30_N30
\alu|Mux15~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux15~3_combout\ = (\ALUCtrl|Mux3~1_combout\ & (\alu|Mux1~2_combout\ & (\alu|Mux15~0_combout\))) # (!\ALUCtrl|Mux3~1_combout\ & ((\alu|Mux15~2_combout\) # ((\alu|Mux1~2_combout\ & \alu|Mux15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCtrl|Mux3~1_combout\,
	datab => \alu|Mux1~2_combout\,
	datac => \alu|Mux15~0_combout\,
	datad => \alu|Mux15~2_combout\,
	combout => \alu|Mux15~3_combout\);

-- Location: LCCOMB_X66_Y28_N10
\regFile|rt_mem|s_memory~406feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~406feeder_combout\ = \alu|Mux15~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux15~3_combout\,
	combout => \regFile|rt_mem|s_memory~406feeder_combout\);

-- Location: FF_X66_Y28_N11
\regFile|rt_mem|s_memory~406\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~406feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~406_q\);

-- Location: FF_X66_Y32_N25
\regFile|rt_mem|s_memory~374\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux15~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~374_q\);

-- Location: FF_X66_Y32_N3
\regFile|rt_mem|s_memory~310\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux15~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~310_q\);

-- Location: LCCOMB_X66_Y32_N2
\regFile|rt_mem|s_memory~1221\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1221_combout\ = (\intMem|Mux8~0_combout\ & (!\intMem|Mux9~2_combout\)) # (!\intMem|Mux8~0_combout\ & ((\regFile|rt_mem|s_memory~310_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \intMem|Mux9~2_combout\,
	datac => \regFile|rt_mem|s_memory~310_q\,
	datad => \intMem|Mux8~0_combout\,
	combout => \regFile|rt_mem|s_memory~1221_combout\);

-- Location: LCCOMB_X66_Y32_N24
\regFile|rt_mem|s_memory~1222\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1222_combout\ = (\intMem|Mux8~0_combout\ & ((\regFile|rt_mem|s_memory~1221_combout\ & (\regFile|rt_mem|s_memory~406_q\)) # (!\regFile|rt_mem|s_memory~1221_combout\ & ((\regFile|rt_mem|s_memory~374_q\))))) # 
-- (!\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~1221_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux8~0_combout\,
	datab => \regFile|rt_mem|s_memory~406_q\,
	datac => \regFile|rt_mem|s_memory~374_q\,
	datad => \regFile|rt_mem|s_memory~1221_combout\,
	combout => \regFile|rt_mem|s_memory~1222_combout\);

-- Location: LCCOMB_X69_Y32_N4
\regFile|rt_mem|s_memory~470feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~470feeder_combout\ = \alu|Mux15~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux15~3_combout\,
	combout => \regFile|rt_mem|s_memory~470feeder_combout\);

-- Location: FF_X69_Y32_N5
\regFile|rt_mem|s_memory~470\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~470feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~470_q\);

-- Location: FF_X65_Y36_N3
\regFile|rt_mem|s_memory~534\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux15~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~534_q\);

-- Location: LCCOMB_X72_Y36_N14
\regFile|rt_mem|s_memory~438feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~438feeder_combout\ = \alu|Mux15~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux15~3_combout\,
	combout => \regFile|rt_mem|s_memory~438feeder_combout\);

-- Location: FF_X72_Y36_N15
\regFile|rt_mem|s_memory~438\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~438feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~438_q\);

-- Location: FF_X65_Y36_N9
\regFile|rt_mem|s_memory~502\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux15~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~502_q\);

-- Location: LCCOMB_X65_Y36_N8
\regFile|rt_mem|s_memory~1228\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1228_combout\ = (\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~502_q\) # (!\intMem|Mux9~2_combout\)))) # (!\intMem|Mux8~0_combout\ & (\regFile|rt_mem|s_memory~438_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~438_q\,
	datab => \intMem|Mux9~2_combout\,
	datac => \regFile|rt_mem|s_memory~502_q\,
	datad => \intMem|Mux8~0_combout\,
	combout => \regFile|rt_mem|s_memory~1228_combout\);

-- Location: LCCOMB_X65_Y36_N2
\regFile|rt_mem|s_memory~1229\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1229_combout\ = (\intMem|Mux9~1_combout\ & (((\regFile|rt_mem|s_memory~1228_combout\)))) # (!\intMem|Mux9~1_combout\ & ((\regFile|rt_mem|s_memory~1228_combout\ & ((\regFile|rt_mem|s_memory~534_q\))) # 
-- (!\regFile|rt_mem|s_memory~1228_combout\ & (\regFile|rt_mem|s_memory~470_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~470_q\,
	datab => \intMem|Mux9~1_combout\,
	datac => \regFile|rt_mem|s_memory~534_q\,
	datad => \regFile|rt_mem|s_memory~1228_combout\,
	combout => \regFile|rt_mem|s_memory~1229_combout\);

-- Location: LCCOMB_X65_Y37_N24
\regFile|rt_mem|s_memory~118feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~118feeder_combout\ = \alu|Mux15~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux15~3_combout\,
	combout => \regFile|rt_mem|s_memory~118feeder_combout\);

-- Location: FF_X65_Y37_N25
\regFile|rt_mem|s_memory~118\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~118feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~118_q\);

-- Location: FF_X69_Y36_N3
\regFile|rt_mem|s_memory~150\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux15~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~150_q\);

-- Location: FF_X70_Y36_N29
\regFile|rt_mem|s_memory~54\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux15~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~54_q\);

-- Location: LCCOMB_X70_Y36_N28
\regFile|rt_mem|s_memory~1225\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1225_combout\ = (\intMem|Mux8~0_combout\ & ((!\intMem|Mux9~2_combout\))) # (!\intMem|Mux8~0_combout\ & (\regFile|rt_mem|s_memory~54_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \intMem|Mux8~0_combout\,
	datac => \regFile|rt_mem|s_memory~54_q\,
	datad => \intMem|Mux9~2_combout\,
	combout => \regFile|rt_mem|s_memory~1225_combout\);

-- Location: LCCOMB_X69_Y36_N2
\regFile|rt_mem|s_memory~1226\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1226_combout\ = (\intMem|Mux8~0_combout\ & ((\regFile|rt_mem|s_memory~1225_combout\ & ((\regFile|rt_mem|s_memory~150_q\))) # (!\regFile|rt_mem|s_memory~1225_combout\ & (\regFile|rt_mem|s_memory~118_q\)))) # 
-- (!\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~1225_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~118_q\,
	datab => \intMem|Mux8~0_combout\,
	datac => \regFile|rt_mem|s_memory~150_q\,
	datad => \regFile|rt_mem|s_memory~1225_combout\,
	combout => \regFile|rt_mem|s_memory~1226_combout\);

-- Location: LCCOMB_X70_Y35_N8
\regFile|rt_mem|s_memory~182feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~182feeder_combout\ = \alu|Mux15~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux15~3_combout\,
	combout => \regFile|rt_mem|s_memory~182feeder_combout\);

-- Location: FF_X70_Y35_N9
\regFile|rt_mem|s_memory~182\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~182feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~182_q\);

-- Location: FF_X70_Y35_N7
\regFile|rt_mem|s_memory~246\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux15~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~246_q\);

-- Location: LCCOMB_X70_Y35_N6
\regFile|rt_mem|s_memory~1223\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1223_combout\ = (\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~246_q\)) # (!\intMem|Mux9~2_combout\))) # (!\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~182_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux9~2_combout\,
	datab => \regFile|rt_mem|s_memory~182_q\,
	datac => \regFile|rt_mem|s_memory~246_q\,
	datad => \intMem|Mux8~0_combout\,
	combout => \regFile|rt_mem|s_memory~1223_combout\);

-- Location: LCCOMB_X69_Y28_N14
\regFile|rt_mem|s_memory~214feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~214feeder_combout\ = \alu|Mux15~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux15~3_combout\,
	combout => \regFile|rt_mem|s_memory~214feeder_combout\);

-- Location: FF_X69_Y28_N15
\regFile|rt_mem|s_memory~214\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~214feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~214_q\);

-- Location: FF_X69_Y32_N1
\regFile|rt_mem|s_memory~278\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux15~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~278_q\);

-- Location: LCCOMB_X69_Y32_N0
\regFile|rt_mem|s_memory~1224\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1224_combout\ = (\regFile|rt_mem|s_memory~1223_combout\ & (((\regFile|rt_mem|s_memory~278_q\) # (\intMem|Mux9~1_combout\)))) # (!\regFile|rt_mem|s_memory~1223_combout\ & (\regFile|rt_mem|s_memory~214_q\ & 
-- ((!\intMem|Mux9~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~1223_combout\,
	datab => \regFile|rt_mem|s_memory~214_q\,
	datac => \regFile|rt_mem|s_memory~278_q\,
	datad => \intMem|Mux9~1_combout\,
	combout => \regFile|rt_mem|s_memory~1224_combout\);

-- Location: LCCOMB_X69_Y32_N26
\regFile|rt_mem|s_memory~1227\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1227_combout\ = (\intMem|Mux2~1_combout\ & (((\regFile|rt_mem|s_memory~1224_combout\)) # (!\intMem|Mux5~0_combout\))) # (!\intMem|Mux2~1_combout\ & (\intMem|Mux5~0_combout\ & (\regFile|rt_mem|s_memory~1226_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux2~1_combout\,
	datab => \intMem|Mux5~0_combout\,
	datac => \regFile|rt_mem|s_memory~1226_combout\,
	datad => \regFile|rt_mem|s_memory~1224_combout\,
	combout => \regFile|rt_mem|s_memory~1227_combout\);

-- Location: LCCOMB_X65_Y30_N28
\regFile|rt_mem|s_memory~1230\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1230_combout\ = (\intMem|Mux5~0_combout\ & (((\regFile|rt_mem|s_memory~1227_combout\)))) # (!\intMem|Mux5~0_combout\ & ((\regFile|rt_mem|s_memory~1227_combout\ & ((\regFile|rt_mem|s_memory~1229_combout\))) # 
-- (!\regFile|rt_mem|s_memory~1227_combout\ & (\regFile|rt_mem|s_memory~1222_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~1222_combout\,
	datab => \intMem|Mux5~0_combout\,
	datac => \regFile|rt_mem|s_memory~1229_combout\,
	datad => \regFile|rt_mem|s_memory~1227_combout\,
	combout => \regFile|rt_mem|s_memory~1230_combout\);

-- Location: LCCOMB_X65_Y30_N8
\muxALU|muxOut[16]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxALU|muxOut[16]~77_combout\ = (\muxALU|muxOut[31]~52_combout\) # ((!\SW[6]~input_o\ & (!\regFile|rt_mem|Equal0~0_combout\ & \regFile|rt_mem|s_memory~1230_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxALU|muxOut[31]~52_combout\,
	datab => \SW[6]~input_o\,
	datac => \regFile|rt_mem|Equal0~0_combout\,
	datad => \regFile|rt_mem|s_memory~1230_combout\,
	combout => \muxALU|muxOut[16]~77_combout\);

-- Location: LCCOMB_X66_Y30_N2
\alu|s_diff[17]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|s_diff[17]~34_combout\ = (\muxALU|muxOut[17]~76_combout\ & ((\regFile|rs_mem|readData[17]~15_combout\ & (!\alu|s_diff[16]~33\)) # (!\regFile|rs_mem|readData[17]~15_combout\ & ((\alu|s_diff[16]~33\) # (GND))))) # (!\muxALU|muxOut[17]~76_combout\ & 
-- ((\regFile|rs_mem|readData[17]~15_combout\ & (\alu|s_diff[16]~33\ & VCC)) # (!\regFile|rs_mem|readData[17]~15_combout\ & (!\alu|s_diff[16]~33\))))
-- \alu|s_diff[17]~35\ = CARRY((\muxALU|muxOut[17]~76_combout\ & ((!\alu|s_diff[16]~33\) # (!\regFile|rs_mem|readData[17]~15_combout\))) # (!\muxALU|muxOut[17]~76_combout\ & (!\regFile|rs_mem|readData[17]~15_combout\ & !\alu|s_diff[16]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \muxALU|muxOut[17]~76_combout\,
	datab => \regFile|rs_mem|readData[17]~15_combout\,
	datad => VCC,
	cin => \alu|s_diff[16]~33\,
	combout => \alu|s_diff[17]~34_combout\,
	cout => \alu|s_diff[17]~35\);

-- Location: LCCOMB_X67_Y32_N0
\alu|Mux14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux14~0_combout\ = (\ALUCtrl|Mux4~0_combout\ & (((\alu|s_diff[17]~34_combout\)))) # (!\ALUCtrl|Mux4~0_combout\ & (!\regFile|rs_mem|readData[17]~15_combout\ & (!\muxALU|muxOut[17]~76_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCtrl|Mux4~0_combout\,
	datab => \regFile|rs_mem|readData[17]~15_combout\,
	datac => \muxALU|muxOut[17]~76_combout\,
	datad => \alu|s_diff[17]~34_combout\,
	combout => \alu|Mux14~0_combout\);

-- Location: LCCOMB_X67_Y32_N18
\alu|Mux14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux14~1_combout\ = (\ALUCtrl|Mux5~1_combout\ & ((\regFile|rs_mem|readData[17]~15_combout\) # ((\muxALU|muxOut[17]~76_combout\) # (\ALUCtrl|Mux4~0_combout\)))) # (!\ALUCtrl|Mux5~1_combout\ & (\regFile|rs_mem|readData[17]~15_combout\ & 
-- (\muxALU|muxOut[17]~76_combout\ & !\ALUCtrl|Mux4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCtrl|Mux5~1_combout\,
	datab => \regFile|rs_mem|readData[17]~15_combout\,
	datac => \muxALU|muxOut[17]~76_combout\,
	datad => \ALUCtrl|Mux4~0_combout\,
	combout => \alu|Mux14~1_combout\);

-- Location: LCCOMB_X67_Y32_N14
\alu|RESULT~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|RESULT~51_combout\ = \muxALU|muxOut[17]~76_combout\ $ (((!\regFile|rs_mem|Equal0~0_combout\ & \regFile|rs_mem|s_memory~1398_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regFile|rs_mem|Equal0~0_combout\,
	datac => \muxALU|muxOut[17]~76_combout\,
	datad => \regFile|rs_mem|s_memory~1398_combout\,
	combout => \alu|RESULT~51_combout\);

-- Location: LCCOMB_X67_Y30_N2
\alu|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0~34_combout\ = (\regFile|rs_mem|readData[17]~15_combout\ & ((\muxALU|muxOut[17]~76_combout\ & (\alu|Add0~33\ & VCC)) # (!\muxALU|muxOut[17]~76_combout\ & (!\alu|Add0~33\)))) # (!\regFile|rs_mem|readData[17]~15_combout\ & 
-- ((\muxALU|muxOut[17]~76_combout\ & (!\alu|Add0~33\)) # (!\muxALU|muxOut[17]~76_combout\ & ((\alu|Add0~33\) # (GND)))))
-- \alu|Add0~35\ = CARRY((\regFile|rs_mem|readData[17]~15_combout\ & (!\muxALU|muxOut[17]~76_combout\ & !\alu|Add0~33\)) # (!\regFile|rs_mem|readData[17]~15_combout\ & ((!\alu|Add0~33\) # (!\muxALU|muxOut[17]~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|readData[17]~15_combout\,
	datab => \muxALU|muxOut[17]~76_combout\,
	datad => VCC,
	cin => \alu|Add0~33\,
	combout => \alu|Add0~34_combout\,
	cout => \alu|Add0~35\);

-- Location: LCCOMB_X67_Y32_N20
\alu|Mux14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux14~2_combout\ = (\ALUCtrl|Mux4~0_combout\ & ((\alu|Mux14~1_combout\ & (\alu|RESULT~51_combout\)) # (!\alu|Mux14~1_combout\ & ((\alu|Add0~34_combout\))))) # (!\ALUCtrl|Mux4~0_combout\ & (\alu|Mux14~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCtrl|Mux4~0_combout\,
	datab => \alu|Mux14~1_combout\,
	datac => \alu|RESULT~51_combout\,
	datad => \alu|Add0~34_combout\,
	combout => \alu|Mux14~2_combout\);

-- Location: LCCOMB_X68_Y31_N26
\alu|Mux14~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux14~3_combout\ = (\alu|Mux1~2_combout\ & ((\alu|Mux14~0_combout\) # ((!\ALUCtrl|Mux3~1_combout\ & \alu|Mux14~2_combout\)))) # (!\alu|Mux1~2_combout\ & (!\ALUCtrl|Mux3~1_combout\ & ((\alu|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux1~2_combout\,
	datab => \ALUCtrl|Mux3~1_combout\,
	datac => \alu|Mux14~0_combout\,
	datad => \alu|Mux14~2_combout\,
	combout => \alu|Mux14~3_combout\);

-- Location: LCCOMB_X72_Y31_N16
\regFile|rt_mem|s_memory~247feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~247feeder_combout\ = \alu|Mux14~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux14~3_combout\,
	combout => \regFile|rt_mem|s_memory~247feeder_combout\);

-- Location: FF_X72_Y31_N17
\regFile|rt_mem|s_memory~247\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~247feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~247_q\);

-- Location: FF_X69_Y34_N13
\regFile|rt_mem|s_memory~279\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux14~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~279_q\);

-- Location: FF_X70_Y34_N29
\regFile|rt_mem|s_memory~183\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux14~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~183_q\);

-- Location: LCCOMB_X70_Y34_N28
\regFile|rt_mem|s_memory~1211\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1211_combout\ = (\intMem|Mux8~0_combout\ & ((!\intMem|Mux9~2_combout\))) # (!\intMem|Mux8~0_combout\ & (\regFile|rt_mem|s_memory~183_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux8~0_combout\,
	datac => \regFile|rt_mem|s_memory~183_q\,
	datad => \intMem|Mux9~2_combout\,
	combout => \regFile|rt_mem|s_memory~1211_combout\);

-- Location: LCCOMB_X69_Y34_N12
\regFile|rt_mem|s_memory~1212\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1212_combout\ = (\intMem|Mux8~0_combout\ & ((\regFile|rt_mem|s_memory~1211_combout\ & ((\regFile|rt_mem|s_memory~279_q\))) # (!\regFile|rt_mem|s_memory~1211_combout\ & (\regFile|rt_mem|s_memory~247_q\)))) # 
-- (!\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~1211_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~247_q\,
	datab => \intMem|Mux8~0_combout\,
	datac => \regFile|rt_mem|s_memory~279_q\,
	datad => \regFile|rt_mem|s_memory~1211_combout\,
	combout => \regFile|rt_mem|s_memory~1212_combout\);

-- Location: LCCOMB_X72_Y35_N4
\regFile|rt_mem|s_memory~343feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~343feeder_combout\ = \alu|Mux14~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux14~3_combout\,
	combout => \regFile|rt_mem|s_memory~343feeder_combout\);

-- Location: FF_X72_Y35_N5
\regFile|rt_mem|s_memory~343\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~343feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~343_q\);

-- Location: FF_X72_Y30_N23
\regFile|rt_mem|s_memory~407\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux14~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~407_q\);

-- Location: LCCOMB_X70_Y33_N6
\regFile|rt_mem|s_memory~311feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~311feeder_combout\ = \alu|Mux14~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux14~3_combout\,
	combout => \regFile|rt_mem|s_memory~311feeder_combout\);

-- Location: FF_X70_Y33_N7
\regFile|rt_mem|s_memory~311\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~311feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~311_q\);

-- Location: FF_X72_Y30_N21
\regFile|rt_mem|s_memory~375\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux14~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~375_q\);

-- Location: LCCOMB_X72_Y30_N20
\regFile|rt_mem|s_memory~1213\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1213_combout\ = (\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~375_q\)) # (!\intMem|Mux9~2_combout\))) # (!\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~311_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux9~2_combout\,
	datab => \regFile|rt_mem|s_memory~311_q\,
	datac => \regFile|rt_mem|s_memory~375_q\,
	datad => \intMem|Mux8~0_combout\,
	combout => \regFile|rt_mem|s_memory~1213_combout\);

-- Location: LCCOMB_X72_Y30_N22
\regFile|rt_mem|s_memory~1214\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1214_combout\ = (\intMem|Mux9~1_combout\ & (((\regFile|rt_mem|s_memory~1213_combout\)))) # (!\intMem|Mux9~1_combout\ & ((\regFile|rt_mem|s_memory~1213_combout\ & ((\regFile|rt_mem|s_memory~407_q\))) # 
-- (!\regFile|rt_mem|s_memory~1213_combout\ & (\regFile|rt_mem|s_memory~343_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~343_q\,
	datab => \intMem|Mux9~1_combout\,
	datac => \regFile|rt_mem|s_memory~407_q\,
	datad => \regFile|rt_mem|s_memory~1213_combout\,
	combout => \regFile|rt_mem|s_memory~1214_combout\);

-- Location: LCCOMB_X61_Y30_N24
\regFile|rt_mem|s_memory~87feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~87feeder_combout\ = \alu|Mux14~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux14~3_combout\,
	combout => \regFile|rt_mem|s_memory~87feeder_combout\);

-- Location: FF_X61_Y30_N25
\regFile|rt_mem|s_memory~87\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~87feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~87_q\);

-- Location: FF_X65_Y34_N31
\regFile|rt_mem|s_memory~151\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux14~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~151_q\);

-- Location: LCCOMB_X70_Y36_N6
\regFile|rt_mem|s_memory~55feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~55feeder_combout\ = \alu|Mux14~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux14~3_combout\,
	combout => \regFile|rt_mem|s_memory~55feeder_combout\);

-- Location: FF_X70_Y36_N7
\regFile|rt_mem|s_memory~55\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~55feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~55_q\);

-- Location: FF_X65_Y34_N21
\regFile|rt_mem|s_memory~119\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux14~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~119_q\);

-- Location: LCCOMB_X65_Y34_N20
\regFile|rt_mem|s_memory~1215\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1215_combout\ = (\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~119_q\) # (!\intMem|Mux9~2_combout\)))) # (!\intMem|Mux8~0_combout\ & (\regFile|rt_mem|s_memory~55_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~55_q\,
	datab => \intMem|Mux9~2_combout\,
	datac => \regFile|rt_mem|s_memory~119_q\,
	datad => \intMem|Mux8~0_combout\,
	combout => \regFile|rt_mem|s_memory~1215_combout\);

-- Location: LCCOMB_X65_Y34_N30
\regFile|rt_mem|s_memory~1216\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1216_combout\ = (\intMem|Mux9~1_combout\ & (((\regFile|rt_mem|s_memory~1215_combout\)))) # (!\intMem|Mux9~1_combout\ & ((\regFile|rt_mem|s_memory~1215_combout\ & ((\regFile|rt_mem|s_memory~151_q\))) # 
-- (!\regFile|rt_mem|s_memory~1215_combout\ & (\regFile|rt_mem|s_memory~87_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~87_q\,
	datab => \intMem|Mux9~1_combout\,
	datac => \regFile|rt_mem|s_memory~151_q\,
	datad => \regFile|rt_mem|s_memory~1215_combout\,
	combout => \regFile|rt_mem|s_memory~1216_combout\);

-- Location: LCCOMB_X72_Y30_N4
\regFile|rt_mem|s_memory~1217\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1217_combout\ = (\intMem|Mux5~0_combout\ & (!\intMem|Mux2~1_combout\ & ((\regFile|rt_mem|s_memory~1216_combout\)))) # (!\intMem|Mux5~0_combout\ & ((\intMem|Mux2~1_combout\) # ((\regFile|rt_mem|s_memory~1214_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux5~0_combout\,
	datab => \intMem|Mux2~1_combout\,
	datac => \regFile|rt_mem|s_memory~1214_combout\,
	datad => \regFile|rt_mem|s_memory~1216_combout\,
	combout => \regFile|rt_mem|s_memory~1217_combout\);

-- Location: LCCOMB_X62_Y34_N20
\regFile|rt_mem|s_memory~503feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~503feeder_combout\ = \alu|Mux14~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux14~3_combout\,
	combout => \regFile|rt_mem|s_memory~503feeder_combout\);

-- Location: FF_X62_Y34_N21
\regFile|rt_mem|s_memory~503\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~503feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~503_q\);

-- Location: FF_X62_Y34_N11
\regFile|rt_mem|s_memory~535\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux14~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~535_q\);

-- Location: FF_X61_Y34_N15
\regFile|rt_mem|s_memory~439\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux14~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~439_q\);

-- Location: LCCOMB_X61_Y34_N14
\regFile|rt_mem|s_memory~1218\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1218_combout\ = (\intMem|Mux8~0_combout\ & (!\intMem|Mux9~2_combout\)) # (!\intMem|Mux8~0_combout\ & ((\regFile|rt_mem|s_memory~439_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \intMem|Mux9~2_combout\,
	datac => \regFile|rt_mem|s_memory~439_q\,
	datad => \intMem|Mux8~0_combout\,
	combout => \regFile|rt_mem|s_memory~1218_combout\);

-- Location: LCCOMB_X62_Y34_N10
\regFile|rt_mem|s_memory~1219\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1219_combout\ = (\intMem|Mux8~0_combout\ & ((\regFile|rt_mem|s_memory~1218_combout\ & ((\regFile|rt_mem|s_memory~535_q\))) # (!\regFile|rt_mem|s_memory~1218_combout\ & (\regFile|rt_mem|s_memory~503_q\)))) # 
-- (!\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~1218_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux8~0_combout\,
	datab => \regFile|rt_mem|s_memory~503_q\,
	datac => \regFile|rt_mem|s_memory~535_q\,
	datad => \regFile|rt_mem|s_memory~1218_combout\,
	combout => \regFile|rt_mem|s_memory~1219_combout\);

-- Location: LCCOMB_X72_Y30_N18
\regFile|rt_mem|s_memory~1220\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1220_combout\ = (\intMem|Mux2~1_combout\ & ((\regFile|rt_mem|s_memory~1217_combout\ & ((\regFile|rt_mem|s_memory~1219_combout\))) # (!\regFile|rt_mem|s_memory~1217_combout\ & (\regFile|rt_mem|s_memory~1212_combout\)))) # 
-- (!\intMem|Mux2~1_combout\ & (((\regFile|rt_mem|s_memory~1217_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~1212_combout\,
	datab => \intMem|Mux2~1_combout\,
	datac => \regFile|rt_mem|s_memory~1217_combout\,
	datad => \regFile|rt_mem|s_memory~1219_combout\,
	combout => \regFile|rt_mem|s_memory~1220_combout\);

-- Location: LCCOMB_X72_Y30_N6
\muxALU|muxOut[17]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxALU|muxOut[17]~76_combout\ = (\muxALU|muxOut[31]~52_combout\) # ((!\SW[6]~input_o\ & (!\regFile|rt_mem|Equal0~0_combout\ & \regFile|rt_mem|s_memory~1220_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxALU|muxOut[31]~52_combout\,
	datab => \SW[6]~input_o\,
	datac => \regFile|rt_mem|Equal0~0_combout\,
	datad => \regFile|rt_mem|s_memory~1220_combout\,
	combout => \muxALU|muxOut[17]~76_combout\);

-- Location: LCCOMB_X66_Y30_N4
\alu|s_diff[18]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|s_diff[18]~36_combout\ = ((\muxALU|muxOut[18]~75_combout\ $ (\regFile|rs_mem|readData[18]~14_combout\ $ (\alu|s_diff[17]~35\)))) # (GND)
-- \alu|s_diff[18]~37\ = CARRY((\muxALU|muxOut[18]~75_combout\ & (\regFile|rs_mem|readData[18]~14_combout\ & !\alu|s_diff[17]~35\)) # (!\muxALU|muxOut[18]~75_combout\ & ((\regFile|rs_mem|readData[18]~14_combout\) # (!\alu|s_diff[17]~35\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \muxALU|muxOut[18]~75_combout\,
	datab => \regFile|rs_mem|readData[18]~14_combout\,
	datad => VCC,
	cin => \alu|s_diff[17]~35\,
	combout => \alu|s_diff[18]~36_combout\,
	cout => \alu|s_diff[18]~37\);

-- Location: LCCOMB_X66_Y32_N14
\alu|Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux13~0_combout\ = (\ALUCtrl|Mux4~0_combout\ & (((\alu|s_diff[18]~36_combout\)))) # (!\ALUCtrl|Mux4~0_combout\ & (!\regFile|rs_mem|readData[18]~14_combout\ & ((!\muxALU|muxOut[18]~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCtrl|Mux4~0_combout\,
	datab => \regFile|rs_mem|readData[18]~14_combout\,
	datac => \alu|s_diff[18]~36_combout\,
	datad => \muxALU|muxOut[18]~75_combout\,
	combout => \alu|Mux13~0_combout\);

-- Location: LCCOMB_X66_Y32_N8
\alu|RESULT~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|RESULT~52_combout\ = (\regFile|rs_mem|s_memory~1388_combout\ & (!\regFile|rs_mem|Equal0~0_combout\ & \muxALU|muxOut[18]~75_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~1388_combout\,
	datab => \regFile|rs_mem|Equal0~0_combout\,
	datad => \muxALU|muxOut[18]~75_combout\,
	combout => \alu|RESULT~52_combout\);

-- Location: LCCOMB_X67_Y30_N4
\alu|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0~36_combout\ = ((\regFile|rs_mem|readData[18]~14_combout\ $ (\muxALU|muxOut[18]~75_combout\ $ (!\alu|Add0~35\)))) # (GND)
-- \alu|Add0~37\ = CARRY((\regFile|rs_mem|readData[18]~14_combout\ & ((\muxALU|muxOut[18]~75_combout\) # (!\alu|Add0~35\))) # (!\regFile|rs_mem|readData[18]~14_combout\ & (\muxALU|muxOut[18]~75_combout\ & !\alu|Add0~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|readData[18]~14_combout\,
	datab => \muxALU|muxOut[18]~75_combout\,
	datad => VCC,
	cin => \alu|Add0~35\,
	combout => \alu|Add0~36_combout\,
	cout => \alu|Add0~37\);

-- Location: LCCOMB_X66_Y32_N16
\alu|Mux13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux13~1_combout\ = (\ALUCtrl|Mux4~0_combout\ & ((\ALUCtrl|Mux5~1_combout\) # ((\alu|Add0~36_combout\)))) # (!\ALUCtrl|Mux4~0_combout\ & (!\ALUCtrl|Mux5~1_combout\ & (\alu|RESULT~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCtrl|Mux4~0_combout\,
	datab => \ALUCtrl|Mux5~1_combout\,
	datac => \alu|RESULT~52_combout\,
	datad => \alu|Add0~36_combout\,
	combout => \alu|Mux13~1_combout\);

-- Location: LCCOMB_X66_Y32_N26
\alu|Mux13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux13~2_combout\ = (\ALUCtrl|Mux5~1_combout\ & ((\muxALU|muxOut[18]~75_combout\ & ((!\alu|Mux13~1_combout\) # (!\regFile|rs_mem|readData[18]~14_combout\))) # (!\muxALU|muxOut[18]~75_combout\ & (\regFile|rs_mem|readData[18]~14_combout\)))) # 
-- (!\ALUCtrl|Mux5~1_combout\ & (((\alu|Mux13~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxALU|muxOut[18]~75_combout\,
	datab => \ALUCtrl|Mux5~1_combout\,
	datac => \regFile|rs_mem|readData[18]~14_combout\,
	datad => \alu|Mux13~1_combout\,
	combout => \alu|Mux13~2_combout\);

-- Location: LCCOMB_X65_Y32_N18
\alu|Mux13~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux13~3_combout\ = (\alu|Mux1~2_combout\ & ((\alu|Mux13~0_combout\) # ((!\ALUCtrl|Mux3~1_combout\ & \alu|Mux13~2_combout\)))) # (!\alu|Mux1~2_combout\ & (!\ALUCtrl|Mux3~1_combout\ & ((\alu|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux1~2_combout\,
	datab => \ALUCtrl|Mux3~1_combout\,
	datac => \alu|Mux13~0_combout\,
	datad => \alu|Mux13~2_combout\,
	combout => \alu|Mux13~3_combout\);

-- Location: LCCOMB_X72_Y32_N2
\regFile|rt_mem|s_memory~408feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~408feeder_combout\ = \alu|Mux13~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux13~3_combout\,
	combout => \regFile|rt_mem|s_memory~408feeder_combout\);

-- Location: FF_X72_Y32_N3
\regFile|rt_mem|s_memory~408\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~408feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~408_q\);

-- Location: FF_X66_Y32_N31
\regFile|rt_mem|s_memory~376\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux13~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~376_q\);

-- Location: FF_X66_Y32_N29
\regFile|rt_mem|s_memory~312\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux13~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~312_q\);

-- Location: LCCOMB_X66_Y32_N28
\regFile|rt_mem|s_memory~1201\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1201_combout\ = (\intMem|Mux8~0_combout\ & (!\intMem|Mux9~2_combout\)) # (!\intMem|Mux8~0_combout\ & ((\regFile|rt_mem|s_memory~312_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \intMem|Mux9~2_combout\,
	datac => \regFile|rt_mem|s_memory~312_q\,
	datad => \intMem|Mux8~0_combout\,
	combout => \regFile|rt_mem|s_memory~1201_combout\);

-- Location: LCCOMB_X66_Y32_N30
\regFile|rt_mem|s_memory~1202\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1202_combout\ = (\intMem|Mux8~0_combout\ & ((\regFile|rt_mem|s_memory~1201_combout\ & (\regFile|rt_mem|s_memory~408_q\)) # (!\regFile|rt_mem|s_memory~1201_combout\ & ((\regFile|rt_mem|s_memory~376_q\))))) # 
-- (!\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~1201_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux8~0_combout\,
	datab => \regFile|rt_mem|s_memory~408_q\,
	datac => \regFile|rt_mem|s_memory~376_q\,
	datad => \regFile|rt_mem|s_memory~1201_combout\,
	combout => \regFile|rt_mem|s_memory~1202_combout\);

-- Location: LCCOMB_X69_Y32_N6
\regFile|rt_mem|s_memory~472feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~472feeder_combout\ = \alu|Mux13~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux13~3_combout\,
	combout => \regFile|rt_mem|s_memory~472feeder_combout\);

-- Location: FF_X69_Y32_N7
\regFile|rt_mem|s_memory~472\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~472feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~472_q\);

-- Location: FF_X70_Y29_N23
\regFile|rt_mem|s_memory~536\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux13~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~536_q\);

-- Location: LCCOMB_X73_Y29_N22
\regFile|rt_mem|s_memory~440feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~440feeder_combout\ = \alu|Mux13~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux13~3_combout\,
	combout => \regFile|rt_mem|s_memory~440feeder_combout\);

-- Location: FF_X73_Y29_N23
\regFile|rt_mem|s_memory~440\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~440feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~440_q\);

-- Location: FF_X70_Y29_N13
\regFile|rt_mem|s_memory~504\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux13~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~504_q\);

-- Location: LCCOMB_X70_Y29_N12
\regFile|rt_mem|s_memory~1208\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1208_combout\ = (\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~504_q\) # (!\intMem|Mux9~2_combout\)))) # (!\intMem|Mux8~0_combout\ & (\regFile|rt_mem|s_memory~440_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~440_q\,
	datab => \intMem|Mux8~0_combout\,
	datac => \regFile|rt_mem|s_memory~504_q\,
	datad => \intMem|Mux9~2_combout\,
	combout => \regFile|rt_mem|s_memory~1208_combout\);

-- Location: LCCOMB_X70_Y29_N22
\regFile|rt_mem|s_memory~1209\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1209_combout\ = (\intMem|Mux9~1_combout\ & (((\regFile|rt_mem|s_memory~1208_combout\)))) # (!\intMem|Mux9~1_combout\ & ((\regFile|rt_mem|s_memory~1208_combout\ & ((\regFile|rt_mem|s_memory~536_q\))) # 
-- (!\regFile|rt_mem|s_memory~1208_combout\ & (\regFile|rt_mem|s_memory~472_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux9~1_combout\,
	datab => \regFile|rt_mem|s_memory~472_q\,
	datac => \regFile|rt_mem|s_memory~536_q\,
	datad => \regFile|rt_mem|s_memory~1208_combout\,
	combout => \regFile|rt_mem|s_memory~1209_combout\);

-- Location: LCCOMB_X69_Y36_N0
\regFile|rt_mem|s_memory~152feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~152feeder_combout\ = \alu|Mux13~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux13~3_combout\,
	combout => \regFile|rt_mem|s_memory~152feeder_combout\);

-- Location: FF_X69_Y36_N1
\regFile|rt_mem|s_memory~152\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~152feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~152_q\);

-- Location: FF_X70_Y36_N15
\regFile|rt_mem|s_memory~120\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux13~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~120_q\);

-- Location: FF_X70_Y36_N1
\regFile|rt_mem|s_memory~56\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux13~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~56_q\);

-- Location: LCCOMB_X70_Y36_N0
\regFile|rt_mem|s_memory~1205\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1205_combout\ = (\intMem|Mux8~0_combout\ & ((!\intMem|Mux9~2_combout\))) # (!\intMem|Mux8~0_combout\ & (\regFile|rt_mem|s_memory~56_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \intMem|Mux8~0_combout\,
	datac => \regFile|rt_mem|s_memory~56_q\,
	datad => \intMem|Mux9~2_combout\,
	combout => \regFile|rt_mem|s_memory~1205_combout\);

-- Location: LCCOMB_X70_Y36_N14
\regFile|rt_mem|s_memory~1206\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1206_combout\ = (\intMem|Mux8~0_combout\ & ((\regFile|rt_mem|s_memory~1205_combout\ & (\regFile|rt_mem|s_memory~152_q\)) # (!\regFile|rt_mem|s_memory~1205_combout\ & ((\regFile|rt_mem|s_memory~120_q\))))) # 
-- (!\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~1205_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~152_q\,
	datab => \intMem|Mux8~0_combout\,
	datac => \regFile|rt_mem|s_memory~120_q\,
	datad => \regFile|rt_mem|s_memory~1205_combout\,
	combout => \regFile|rt_mem|s_memory~1206_combout\);

-- Location: LCCOMB_X66_Y33_N30
\regFile|rt_mem|s_memory~216feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~216feeder_combout\ = \alu|Mux13~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux13~3_combout\,
	combout => \regFile|rt_mem|s_memory~216feeder_combout\);

-- Location: FF_X66_Y33_N31
\regFile|rt_mem|s_memory~216\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~216feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~216_q\);

-- Location: LCCOMB_X73_Y33_N10
\regFile|rt_mem|s_memory~184feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~184feeder_combout\ = \alu|Mux13~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux13~3_combout\,
	combout => \regFile|rt_mem|s_memory~184feeder_combout\);

-- Location: FF_X73_Y33_N11
\regFile|rt_mem|s_memory~184\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~184feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~184_q\);

-- Location: FF_X73_Y33_N29
\regFile|rt_mem|s_memory~248\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux13~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~248_q\);

-- Location: LCCOMB_X73_Y33_N28
\regFile|rt_mem|s_memory~1203\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1203_combout\ = (\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~248_q\) # (!\intMem|Mux9~2_combout\)))) # (!\intMem|Mux8~0_combout\ & (\regFile|rt_mem|s_memory~184_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~184_q\,
	datab => \intMem|Mux9~2_combout\,
	datac => \regFile|rt_mem|s_memory~248_q\,
	datad => \intMem|Mux8~0_combout\,
	combout => \regFile|rt_mem|s_memory~1203_combout\);

-- Location: FF_X69_Y32_N9
\regFile|rt_mem|s_memory~280\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux13~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~280_q\);

-- Location: LCCOMB_X69_Y32_N8
\regFile|rt_mem|s_memory~1204\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1204_combout\ = (\regFile|rt_mem|s_memory~1203_combout\ & (((\regFile|rt_mem|s_memory~280_q\) # (\intMem|Mux9~1_combout\)))) # (!\regFile|rt_mem|s_memory~1203_combout\ & (\regFile|rt_mem|s_memory~216_q\ & 
-- ((!\intMem|Mux9~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~216_q\,
	datab => \regFile|rt_mem|s_memory~1203_combout\,
	datac => \regFile|rt_mem|s_memory~280_q\,
	datad => \intMem|Mux9~1_combout\,
	combout => \regFile|rt_mem|s_memory~1204_combout\);

-- Location: LCCOMB_X66_Y32_N10
\regFile|rt_mem|s_memory~1207\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1207_combout\ = (\intMem|Mux2~1_combout\ & (((\regFile|rt_mem|s_memory~1204_combout\) # (!\intMem|Mux5~0_combout\)))) # (!\intMem|Mux2~1_combout\ & (\regFile|rt_mem|s_memory~1206_combout\ & (\intMem|Mux5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~1206_combout\,
	datab => \intMem|Mux2~1_combout\,
	datac => \intMem|Mux5~0_combout\,
	datad => \regFile|rt_mem|s_memory~1204_combout\,
	combout => \regFile|rt_mem|s_memory~1207_combout\);

-- Location: LCCOMB_X66_Y32_N0
\regFile|rt_mem|s_memory~1210\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1210_combout\ = (\intMem|Mux5~0_combout\ & (((\regFile|rt_mem|s_memory~1207_combout\)))) # (!\intMem|Mux5~0_combout\ & ((\regFile|rt_mem|s_memory~1207_combout\ & ((\regFile|rt_mem|s_memory~1209_combout\))) # 
-- (!\regFile|rt_mem|s_memory~1207_combout\ & (\regFile|rt_mem|s_memory~1202_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~1202_combout\,
	datab => \intMem|Mux5~0_combout\,
	datac => \regFile|rt_mem|s_memory~1209_combout\,
	datad => \regFile|rt_mem|s_memory~1207_combout\,
	combout => \regFile|rt_mem|s_memory~1210_combout\);

-- Location: LCCOMB_X66_Y32_N6
\muxALU|muxOut[18]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxALU|muxOut[18]~75_combout\ = (\muxALU|muxOut[31]~52_combout\) # ((!\SW[6]~input_o\ & (!\regFile|rt_mem|Equal0~0_combout\ & \regFile|rt_mem|s_memory~1210_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxALU|muxOut[31]~52_combout\,
	datab => \SW[6]~input_o\,
	datac => \regFile|rt_mem|Equal0~0_combout\,
	datad => \regFile|rt_mem|s_memory~1210_combout\,
	combout => \muxALU|muxOut[18]~75_combout\);

-- Location: LCCOMB_X66_Y30_N6
\alu|s_diff[19]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|s_diff[19]~38_combout\ = (\regFile|rs_mem|readData[19]~13_combout\ & ((\muxALU|muxOut[19]~74_combout\ & (!\alu|s_diff[18]~37\)) # (!\muxALU|muxOut[19]~74_combout\ & (\alu|s_diff[18]~37\ & VCC)))) # (!\regFile|rs_mem|readData[19]~13_combout\ & 
-- ((\muxALU|muxOut[19]~74_combout\ & ((\alu|s_diff[18]~37\) # (GND))) # (!\muxALU|muxOut[19]~74_combout\ & (!\alu|s_diff[18]~37\))))
-- \alu|s_diff[19]~39\ = CARRY((\regFile|rs_mem|readData[19]~13_combout\ & (\muxALU|muxOut[19]~74_combout\ & !\alu|s_diff[18]~37\)) # (!\regFile|rs_mem|readData[19]~13_combout\ & ((\muxALU|muxOut[19]~74_combout\) # (!\alu|s_diff[18]~37\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|readData[19]~13_combout\,
	datab => \muxALU|muxOut[19]~74_combout\,
	datad => VCC,
	cin => \alu|s_diff[18]~37\,
	combout => \alu|s_diff[19]~38_combout\,
	cout => \alu|s_diff[19]~39\);

-- Location: LCCOMB_X67_Y34_N24
\alu|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux12~0_combout\ = (\ALUCtrl|Mux4~0_combout\ & (((\alu|s_diff[19]~38_combout\)))) # (!\ALUCtrl|Mux4~0_combout\ & (!\muxALU|muxOut[19]~74_combout\ & ((!\regFile|rs_mem|readData[19]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxALU|muxOut[19]~74_combout\,
	datab => \ALUCtrl|Mux4~0_combout\,
	datac => \alu|s_diff[19]~38_combout\,
	datad => \regFile|rs_mem|readData[19]~13_combout\,
	combout => \alu|Mux12~0_combout\);

-- Location: LCCOMB_X67_Y34_N26
\alu|RESULT~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|RESULT~53_combout\ = \muxALU|muxOut[19]~74_combout\ $ (((!\regFile|rs_mem|Equal0~0_combout\ & \regFile|rs_mem|s_memory~1378_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxALU|muxOut[19]~74_combout\,
	datab => \regFile|rs_mem|Equal0~0_combout\,
	datad => \regFile|rs_mem|s_memory~1378_combout\,
	combout => \alu|RESULT~53_combout\);

-- Location: LCCOMB_X67_Y34_N30
\alu|Mux12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux12~1_combout\ = (\ALUCtrl|Mux5~1_combout\ & ((\regFile|rs_mem|readData[19]~13_combout\) # ((\ALUCtrl|Mux4~0_combout\) # (\muxALU|muxOut[19]~74_combout\)))) # (!\ALUCtrl|Mux5~1_combout\ & (\regFile|rs_mem|readData[19]~13_combout\ & 
-- (!\ALUCtrl|Mux4~0_combout\ & \muxALU|muxOut[19]~74_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCtrl|Mux5~1_combout\,
	datab => \regFile|rs_mem|readData[19]~13_combout\,
	datac => \ALUCtrl|Mux4~0_combout\,
	datad => \muxALU|muxOut[19]~74_combout\,
	combout => \alu|Mux12~1_combout\);

-- Location: LCCOMB_X67_Y30_N6
\alu|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0~38_combout\ = (\muxALU|muxOut[19]~74_combout\ & ((\regFile|rs_mem|readData[19]~13_combout\ & (\alu|Add0~37\ & VCC)) # (!\regFile|rs_mem|readData[19]~13_combout\ & (!\alu|Add0~37\)))) # (!\muxALU|muxOut[19]~74_combout\ & 
-- ((\regFile|rs_mem|readData[19]~13_combout\ & (!\alu|Add0~37\)) # (!\regFile|rs_mem|readData[19]~13_combout\ & ((\alu|Add0~37\) # (GND)))))
-- \alu|Add0~39\ = CARRY((\muxALU|muxOut[19]~74_combout\ & (!\regFile|rs_mem|readData[19]~13_combout\ & !\alu|Add0~37\)) # (!\muxALU|muxOut[19]~74_combout\ & ((!\alu|Add0~37\) # (!\regFile|rs_mem|readData[19]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \muxALU|muxOut[19]~74_combout\,
	datab => \regFile|rs_mem|readData[19]~13_combout\,
	datad => VCC,
	cin => \alu|Add0~37\,
	combout => \alu|Add0~38_combout\,
	cout => \alu|Add0~39\);

-- Location: LCCOMB_X67_Y34_N8
\alu|Mux12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux12~2_combout\ = (\ALUCtrl|Mux4~0_combout\ & ((\alu|Mux12~1_combout\ & (\alu|RESULT~53_combout\)) # (!\alu|Mux12~1_combout\ & ((\alu|Add0~38_combout\))))) # (!\ALUCtrl|Mux4~0_combout\ & (((\alu|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|RESULT~53_combout\,
	datab => \ALUCtrl|Mux4~0_combout\,
	datac => \alu|Mux12~1_combout\,
	datad => \alu|Add0~38_combout\,
	combout => \alu|Mux12~2_combout\);

-- Location: LCCOMB_X68_Y31_N14
\alu|Mux12~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux12~3_combout\ = (\alu|Mux1~2_combout\ & ((\alu|Mux12~0_combout\) # ((!\ALUCtrl|Mux3~1_combout\ & \alu|Mux12~2_combout\)))) # (!\alu|Mux1~2_combout\ & (!\ALUCtrl|Mux3~1_combout\ & ((\alu|Mux12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux1~2_combout\,
	datab => \ALUCtrl|Mux3~1_combout\,
	datac => \alu|Mux12~0_combout\,
	datad => \alu|Mux12~2_combout\,
	combout => \alu|Mux12~3_combout\);

-- Location: FF_X68_Y34_N23
\regFile|rs_mem|s_memory~153\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux12~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~153_q\);

-- Location: FF_X68_Y34_N7
\regFile|rs_mem|s_memory~281\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux12~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~281_q\);

-- Location: LCCOMB_X72_Y33_N2
\regFile|rs_mem|s_memory~217feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~217feeder_combout\ = \alu|Mux12~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux12~3_combout\,
	combout => \regFile|rs_mem|s_memory~217feeder_combout\);

-- Location: FF_X72_Y33_N3
\regFile|rs_mem|s_memory~217\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~217feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~217_q\);

-- Location: FF_X68_Y36_N3
\regFile|rs_mem|s_memory~89\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux12~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~89_q\);

-- Location: LCCOMB_X68_Y36_N2
\regFile|rs_mem|s_memory~1369\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1369_combout\ = (\intMem|Mux4~4_combout\ & (((\intMem|Mux3~1_combout\)))) # (!\intMem|Mux4~4_combout\ & ((\intMem|Mux3~1_combout\ & (\regFile|rs_mem|s_memory~217_q\)) # (!\intMem|Mux3~1_combout\ & 
-- ((\regFile|rs_mem|s_memory~89_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~217_q\,
	datab => \intMem|Mux4~4_combout\,
	datac => \regFile|rs_mem|s_memory~89_q\,
	datad => \intMem|Mux3~1_combout\,
	combout => \regFile|rs_mem|s_memory~1369_combout\);

-- Location: LCCOMB_X68_Y34_N6
\regFile|rs_mem|s_memory~1370\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1370_combout\ = (\intMem|Mux4~4_combout\ & ((\regFile|rs_mem|s_memory~1369_combout\ & ((\regFile|rs_mem|s_memory~281_q\))) # (!\regFile|rs_mem|s_memory~1369_combout\ & (\regFile|rs_mem|s_memory~153_q\)))) # 
-- (!\intMem|Mux4~4_combout\ & (((\regFile|rs_mem|s_memory~1369_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux4~4_combout\,
	datab => \regFile|rs_mem|s_memory~153_q\,
	datac => \regFile|rs_mem|s_memory~281_q\,
	datad => \regFile|rs_mem|s_memory~1369_combout\,
	combout => \regFile|rs_mem|s_memory~1370_combout\);

-- Location: LCCOMB_X70_Y34_N26
\regFile|rs_mem|s_memory~441feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~441feeder_combout\ = \alu|Mux12~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux12~3_combout\,
	combout => \regFile|rs_mem|s_memory~441feeder_combout\);

-- Location: FF_X70_Y34_N27
\regFile|rs_mem|s_memory~441\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~441feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~441_q\);

-- Location: FF_X67_Y34_N7
\regFile|rs_mem|s_memory~505\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux12~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~505_q\);

-- Location: FF_X67_Y34_N29
\regFile|rs_mem|s_memory~313\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux12~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~313_q\);

-- Location: LCCOMB_X61_Y34_N0
\regFile|rs_mem|s_memory~377feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~377feeder_combout\ = \alu|Mux12~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux12~3_combout\,
	combout => \regFile|rs_mem|s_memory~377feeder_combout\);

-- Location: FF_X61_Y34_N1
\regFile|rs_mem|s_memory~377\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~377feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~377_q\);

-- Location: LCCOMB_X67_Y34_N28
\regFile|rs_mem|s_memory~1371\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1371_combout\ = (\intMem|Mux4~4_combout\ & ((\intMem|Mux3~1_combout\) # ((\regFile|rs_mem|s_memory~377_q\)))) # (!\intMem|Mux4~4_combout\ & (!\intMem|Mux3~1_combout\ & (\regFile|rs_mem|s_memory~313_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux4~4_combout\,
	datab => \intMem|Mux3~1_combout\,
	datac => \regFile|rs_mem|s_memory~313_q\,
	datad => \regFile|rs_mem|s_memory~377_q\,
	combout => \regFile|rs_mem|s_memory~1371_combout\);

-- Location: LCCOMB_X67_Y34_N6
\regFile|rs_mem|s_memory~1372\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1372_combout\ = (\intMem|Mux3~1_combout\ & ((\regFile|rs_mem|s_memory~1371_combout\ & ((\regFile|rs_mem|s_memory~505_q\))) # (!\regFile|rs_mem|s_memory~1371_combout\ & (\regFile|rs_mem|s_memory~441_q\)))) # 
-- (!\intMem|Mux3~1_combout\ & (((\regFile|rs_mem|s_memory~1371_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~441_q\,
	datab => \intMem|Mux3~1_combout\,
	datac => \regFile|rs_mem|s_memory~505_q\,
	datad => \regFile|rs_mem|s_memory~1371_combout\,
	combout => \regFile|rs_mem|s_memory~1372_combout\);

-- Location: LCCOMB_X70_Y37_N18
\regFile|rs_mem|s_memory~185feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~185feeder_combout\ = \alu|Mux12~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux12~3_combout\,
	combout => \regFile|rs_mem|s_memory~185feeder_combout\);

-- Location: FF_X70_Y37_N19
\regFile|rs_mem|s_memory~185\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~185feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~185_q\);

-- Location: LCCOMB_X65_Y37_N22
\regFile|rs_mem|s_memory~121feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~121feeder_combout\ = \alu|Mux12~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux12~3_combout\,
	combout => \regFile|rs_mem|s_memory~121feeder_combout\);

-- Location: FF_X65_Y37_N23
\regFile|rs_mem|s_memory~121\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~121feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~121_q\);

-- Location: FF_X66_Y37_N5
\regFile|rs_mem|s_memory~57\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux12~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~57_q\);

-- Location: LCCOMB_X66_Y37_N4
\regFile|rs_mem|s_memory~1373\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1373_combout\ = (\intMem|Mux3~1_combout\ & (((\intMem|Mux4~4_combout\)))) # (!\intMem|Mux3~1_combout\ & ((\intMem|Mux4~4_combout\ & (\regFile|rs_mem|s_memory~121_q\)) # (!\intMem|Mux4~4_combout\ & 
-- ((\regFile|rs_mem|s_memory~57_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~121_q\,
	datab => \intMem|Mux3~1_combout\,
	datac => \regFile|rs_mem|s_memory~57_q\,
	datad => \intMem|Mux4~4_combout\,
	combout => \regFile|rs_mem|s_memory~1373_combout\);

-- Location: FF_X66_Y37_N31
\regFile|rs_mem|s_memory~249\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux12~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~249_q\);

-- Location: LCCOMB_X66_Y37_N30
\regFile|rs_mem|s_memory~1374\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1374_combout\ = (\regFile|rs_mem|s_memory~1373_combout\ & (((\regFile|rs_mem|s_memory~249_q\) # (!\intMem|Mux3~1_combout\)))) # (!\regFile|rs_mem|s_memory~1373_combout\ & (\regFile|rs_mem|s_memory~185_q\ & 
-- ((\intMem|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~185_q\,
	datab => \regFile|rs_mem|s_memory~1373_combout\,
	datac => \regFile|rs_mem|s_memory~249_q\,
	datad => \intMem|Mux3~1_combout\,
	combout => \regFile|rs_mem|s_memory~1374_combout\);

-- Location: LCCOMB_X67_Y34_N4
\regFile|rs_mem|s_memory~1375\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1375_combout\ = (\intMem|Mux2~1_combout\ & ((\regFile|rs_mem|s_memory~1372_combout\) # ((!\intMem|Mux5~0_combout\)))) # (!\intMem|Mux2~1_combout\ & (((\intMem|Mux5~0_combout\ & \regFile|rs_mem|s_memory~1374_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~1372_combout\,
	datab => \intMem|Mux2~1_combout\,
	datac => \intMem|Mux5~0_combout\,
	datad => \regFile|rs_mem|s_memory~1374_combout\,
	combout => \regFile|rs_mem|s_memory~1375_combout\);

-- Location: FF_X66_Y31_N29
\regFile|rs_mem|s_memory~409\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux12~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~409_q\);

-- Location: FF_X68_Y31_N21
\regFile|rs_mem|s_memory~537\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux12~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~537_q\);

-- Location: LCCOMB_X68_Y28_N12
\regFile|rs_mem|s_memory~473feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~473feeder_combout\ = \alu|Mux12~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux12~3_combout\,
	combout => \regFile|rs_mem|s_memory~473feeder_combout\);

-- Location: FF_X68_Y28_N13
\regFile|rs_mem|s_memory~473\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~473feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~473_q\);

-- Location: FF_X68_Y28_N31
\regFile|rs_mem|s_memory~345\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux12~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~345_q\);

-- Location: LCCOMB_X68_Y28_N30
\regFile|rs_mem|s_memory~1376\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1376_combout\ = (\intMem|Mux4~4_combout\ & (((\intMem|Mux3~1_combout\)))) # (!\intMem|Mux4~4_combout\ & ((\intMem|Mux3~1_combout\ & (\regFile|rs_mem|s_memory~473_q\)) # (!\intMem|Mux3~1_combout\ & 
-- ((\regFile|rs_mem|s_memory~345_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~473_q\,
	datab => \intMem|Mux4~4_combout\,
	datac => \regFile|rs_mem|s_memory~345_q\,
	datad => \intMem|Mux3~1_combout\,
	combout => \regFile|rs_mem|s_memory~1376_combout\);

-- Location: LCCOMB_X68_Y31_N20
\regFile|rs_mem|s_memory~1377\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1377_combout\ = (\intMem|Mux4~4_combout\ & ((\regFile|rs_mem|s_memory~1376_combout\ & ((\regFile|rs_mem|s_memory~537_q\))) # (!\regFile|rs_mem|s_memory~1376_combout\ & (\regFile|rs_mem|s_memory~409_q\)))) # 
-- (!\intMem|Mux4~4_combout\ & (((\regFile|rs_mem|s_memory~1376_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux4~4_combout\,
	datab => \regFile|rs_mem|s_memory~409_q\,
	datac => \regFile|rs_mem|s_memory~537_q\,
	datad => \regFile|rs_mem|s_memory~1376_combout\,
	combout => \regFile|rs_mem|s_memory~1377_combout\);

-- Location: LCCOMB_X67_Y34_N18
\regFile|rs_mem|s_memory~1378\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1378_combout\ = (\intMem|Mux5~0_combout\ & (((\regFile|rs_mem|s_memory~1375_combout\)))) # (!\intMem|Mux5~0_combout\ & ((\regFile|rs_mem|s_memory~1375_combout\ & ((\regFile|rs_mem|s_memory~1377_combout\))) # 
-- (!\regFile|rs_mem|s_memory~1375_combout\ & (\regFile|rs_mem|s_memory~1370_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~1370_combout\,
	datab => \intMem|Mux5~0_combout\,
	datac => \regFile|rs_mem|s_memory~1375_combout\,
	datad => \regFile|rs_mem|s_memory~1377_combout\,
	combout => \regFile|rs_mem|s_memory~1378_combout\);

-- Location: LCCOMB_X67_Y34_N16
\regFile|rs_mem|readData[19]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|readData[19]~13_combout\ = (!\regFile|rs_mem|Equal0~0_combout\ & \regFile|rs_mem|s_memory~1378_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regFile|rs_mem|Equal0~0_combout\,
	datad => \regFile|rs_mem|s_memory~1378_combout\,
	combout => \regFile|rs_mem|readData[19]~13_combout\);

-- Location: LCCOMB_X66_Y30_N8
\alu|s_diff[20]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|s_diff[20]~40_combout\ = ((\regFile|rs_mem|readData[20]~12_combout\ $ (\muxALU|muxOut[20]~73_combout\ $ (\alu|s_diff[19]~39\)))) # (GND)
-- \alu|s_diff[20]~41\ = CARRY((\regFile|rs_mem|readData[20]~12_combout\ & ((!\alu|s_diff[19]~39\) # (!\muxALU|muxOut[20]~73_combout\))) # (!\regFile|rs_mem|readData[20]~12_combout\ & (!\muxALU|muxOut[20]~73_combout\ & !\alu|s_diff[19]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|readData[20]~12_combout\,
	datab => \muxALU|muxOut[20]~73_combout\,
	datad => VCC,
	cin => \alu|s_diff[19]~39\,
	combout => \alu|s_diff[20]~40_combout\,
	cout => \alu|s_diff[20]~41\);

-- Location: LCCOMB_X62_Y32_N4
\alu|Mux11~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux11~6_combout\ = (\alu|Mux1~2_combout\ & ((\alu|Mux11~9_combout\) # ((\ALUCtrl|Mux4~0_combout\ & \alu|s_diff[20]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux11~9_combout\,
	datab => \alu|Mux1~2_combout\,
	datac => \ALUCtrl|Mux4~0_combout\,
	datad => \alu|s_diff[20]~40_combout\,
	combout => \alu|Mux11~6_combout\);

-- Location: LCCOMB_X62_Y30_N30
\alu|RESULT~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|RESULT~54_combout\ = (!\regFile|rs_mem|Equal0~0_combout\ & (\regFile|rs_mem|s_memory~1368_combout\ & \muxALU|muxOut[20]~73_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regFile|rs_mem|Equal0~0_combout\,
	datac => \regFile|rs_mem|s_memory~1368_combout\,
	datad => \muxALU|muxOut[20]~73_combout\,
	combout => \alu|RESULT~54_combout\);

-- Location: LCCOMB_X67_Y30_N8
\alu|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0~40_combout\ = ((\regFile|rs_mem|readData[20]~12_combout\ $ (\muxALU|muxOut[20]~73_combout\ $ (!\alu|Add0~39\)))) # (GND)
-- \alu|Add0~41\ = CARRY((\regFile|rs_mem|readData[20]~12_combout\ & ((\muxALU|muxOut[20]~73_combout\) # (!\alu|Add0~39\))) # (!\regFile|rs_mem|readData[20]~12_combout\ & (\muxALU|muxOut[20]~73_combout\ & !\alu|Add0~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|readData[20]~12_combout\,
	datab => \muxALU|muxOut[20]~73_combout\,
	datad => VCC,
	cin => \alu|Add0~39\,
	combout => \alu|Add0~40_combout\,
	cout => \alu|Add0~41\);

-- Location: LCCOMB_X62_Y30_N10
\alu|Mux11~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux11~4_combout\ = (\ALUCtrl|Mux4~0_combout\ & (((\alu|Add0~40_combout\) # (\ALUCtrl|Mux5~1_combout\)))) # (!\ALUCtrl|Mux4~0_combout\ & (\alu|RESULT~54_combout\ & ((!\ALUCtrl|Mux5~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|RESULT~54_combout\,
	datab => \ALUCtrl|Mux4~0_combout\,
	datac => \alu|Add0~40_combout\,
	datad => \ALUCtrl|Mux5~1_combout\,
	combout => \alu|Mux11~4_combout\);

-- Location: LCCOMB_X62_Y30_N4
\alu|Mux11~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux11~5_combout\ = (\ALUCtrl|Mux5~1_combout\ & ((\muxALU|muxOut[20]~73_combout\ & ((!\alu|Mux11~4_combout\) # (!\regFile|rs_mem|readData[20]~12_combout\))) # (!\muxALU|muxOut[20]~73_combout\ & (\regFile|rs_mem|readData[20]~12_combout\)))) # 
-- (!\ALUCtrl|Mux5~1_combout\ & (((\alu|Mux11~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCtrl|Mux5~1_combout\,
	datab => \muxALU|muxOut[20]~73_combout\,
	datac => \regFile|rs_mem|readData[20]~12_combout\,
	datad => \alu|Mux11~4_combout\,
	combout => \alu|Mux11~5_combout\);

-- Location: LCCOMB_X62_Y32_N0
\alu|Mux11~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux11~7_combout\ = (\alu|Mux11~6_combout\) # ((!\ALUCtrl|Mux3~1_combout\ & \alu|Mux11~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCtrl|Mux3~1_combout\,
	datac => \alu|Mux11~6_combout\,
	datad => \alu|Mux11~5_combout\,
	combout => \alu|Mux11~7_combout\);

-- Location: LCCOMB_X72_Y34_N30
\regFile|rs_mem|s_memory~154feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~154feeder_combout\ = \alu|Mux11~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux11~7_combout\,
	combout => \regFile|rs_mem|s_memory~154feeder_combout\);

-- Location: FF_X72_Y34_N31
\regFile|rs_mem|s_memory~154\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~154feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~154_q\);

-- Location: FF_X63_Y28_N17
\regFile|rs_mem|s_memory~282\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux11~7_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~282_q\);

-- Location: LCCOMB_X61_Y33_N10
\regFile|rs_mem|s_memory~218feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~218feeder_combout\ = \alu|Mux11~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux11~7_combout\,
	combout => \regFile|rs_mem|s_memory~218feeder_combout\);

-- Location: FF_X61_Y33_N11
\regFile|rs_mem|s_memory~218\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~218feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~218_q\);

-- Location: FF_X63_Y33_N21
\regFile|rs_mem|s_memory~90\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux11~7_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~90_q\);

-- Location: LCCOMB_X63_Y33_N20
\regFile|rs_mem|s_memory~1359\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1359_combout\ = (\intMem|Mux3~1_combout\ & ((\regFile|rs_mem|s_memory~218_q\) # ((\intMem|Mux4~4_combout\)))) # (!\intMem|Mux3~1_combout\ & (((\regFile|rs_mem|s_memory~90_q\ & !\intMem|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux3~1_combout\,
	datab => \regFile|rs_mem|s_memory~218_q\,
	datac => \regFile|rs_mem|s_memory~90_q\,
	datad => \intMem|Mux4~4_combout\,
	combout => \regFile|rs_mem|s_memory~1359_combout\);

-- Location: LCCOMB_X63_Y28_N16
\regFile|rs_mem|s_memory~1360\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1360_combout\ = (\intMem|Mux4~4_combout\ & ((\regFile|rs_mem|s_memory~1359_combout\ & ((\regFile|rs_mem|s_memory~282_q\))) # (!\regFile|rs_mem|s_memory~1359_combout\ & (\regFile|rs_mem|s_memory~154_q\)))) # 
-- (!\intMem|Mux4~4_combout\ & (((\regFile|rs_mem|s_memory~1359_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux4~4_combout\,
	datab => \regFile|rs_mem|s_memory~154_q\,
	datac => \regFile|rs_mem|s_memory~282_q\,
	datad => \regFile|rs_mem|s_memory~1359_combout\,
	combout => \regFile|rs_mem|s_memory~1360_combout\);

-- Location: LCCOMB_X70_Y34_N24
\regFile|rs_mem|s_memory~186feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~186feeder_combout\ = \alu|Mux11~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux11~7_combout\,
	combout => \regFile|rs_mem|s_memory~186feeder_combout\);

-- Location: FF_X70_Y34_N25
\regFile|rs_mem|s_memory~186\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~186feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~186_q\);

-- Location: FF_X62_Y30_N27
\regFile|rs_mem|s_memory~250\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux11~7_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~250_q\);

-- Location: FF_X66_Y30_N31
\regFile|rs_mem|s_memory~122\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux11~7_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~122_q\);

-- Location: FF_X62_Y30_N29
\regFile|rs_mem|s_memory~58\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux11~7_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~58_q\);

-- Location: LCCOMB_X62_Y30_N28
\regFile|rs_mem|s_memory~1363\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1363_combout\ = (\intMem|Mux4~4_combout\ & ((\regFile|rs_mem|s_memory~122_q\) # ((\intMem|Mux3~1_combout\)))) # (!\intMem|Mux4~4_combout\ & (((\regFile|rs_mem|s_memory~58_q\ & !\intMem|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~122_q\,
	datab => \intMem|Mux4~4_combout\,
	datac => \regFile|rs_mem|s_memory~58_q\,
	datad => \intMem|Mux3~1_combout\,
	combout => \regFile|rs_mem|s_memory~1363_combout\);

-- Location: LCCOMB_X62_Y30_N26
\regFile|rs_mem|s_memory~1364\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1364_combout\ = (\intMem|Mux3~1_combout\ & ((\regFile|rs_mem|s_memory~1363_combout\ & ((\regFile|rs_mem|s_memory~250_q\))) # (!\regFile|rs_mem|s_memory~1363_combout\ & (\regFile|rs_mem|s_memory~186_q\)))) # 
-- (!\intMem|Mux3~1_combout\ & (((\regFile|rs_mem|s_memory~1363_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux3~1_combout\,
	datab => \regFile|rs_mem|s_memory~186_q\,
	datac => \regFile|rs_mem|s_memory~250_q\,
	datad => \regFile|rs_mem|s_memory~1363_combout\,
	combout => \regFile|rs_mem|s_memory~1364_combout\);

-- Location: FF_X63_Y28_N27
\regFile|rs_mem|s_memory~442\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux11~7_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~442_q\);

-- Location: LCCOMB_X62_Y33_N24
\regFile|rs_mem|s_memory~378feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~378feeder_combout\ = \alu|Mux11~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux11~7_combout\,
	combout => \regFile|rs_mem|s_memory~378feeder_combout\);

-- Location: FF_X62_Y33_N25
\regFile|rs_mem|s_memory~378\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~378feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~378_q\);

-- Location: FF_X62_Y33_N19
\regFile|rs_mem|s_memory~314\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux11~7_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~314_q\);

-- Location: LCCOMB_X62_Y33_N18
\regFile|rs_mem|s_memory~1361\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1361_combout\ = (\intMem|Mux3~1_combout\ & (((\intMem|Mux4~4_combout\)))) # (!\intMem|Mux3~1_combout\ & ((\intMem|Mux4~4_combout\ & (\regFile|rs_mem|s_memory~378_q\)) # (!\intMem|Mux4~4_combout\ & 
-- ((\regFile|rs_mem|s_memory~314_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux3~1_combout\,
	datab => \regFile|rs_mem|s_memory~378_q\,
	datac => \regFile|rs_mem|s_memory~314_q\,
	datad => \intMem|Mux4~4_combout\,
	combout => \regFile|rs_mem|s_memory~1361_combout\);

-- Location: FF_X62_Y32_N21
\regFile|rs_mem|s_memory~506\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux11~7_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~506_q\);

-- Location: LCCOMB_X62_Y32_N20
\regFile|rs_mem|s_memory~1362\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1362_combout\ = (\regFile|rs_mem|s_memory~1361_combout\ & (((\regFile|rs_mem|s_memory~506_q\) # (!\intMem|Mux3~1_combout\)))) # (!\regFile|rs_mem|s_memory~1361_combout\ & (\regFile|rs_mem|s_memory~442_q\ & 
-- ((\intMem|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~442_q\,
	datab => \regFile|rs_mem|s_memory~1361_combout\,
	datac => \regFile|rs_mem|s_memory~506_q\,
	datad => \intMem|Mux3~1_combout\,
	combout => \regFile|rs_mem|s_memory~1362_combout\);

-- Location: LCCOMB_X62_Y30_N8
\regFile|rs_mem|s_memory~1365\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1365_combout\ = (\intMem|Mux5~0_combout\ & ((\intMem|Mux2~1_combout\ & ((\regFile|rs_mem|s_memory~1362_combout\))) # (!\intMem|Mux2~1_combout\ & (\regFile|rs_mem|s_memory~1364_combout\)))) # (!\intMem|Mux5~0_combout\ & 
-- (\intMem|Mux2~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux5~0_combout\,
	datab => \intMem|Mux2~1_combout\,
	datac => \regFile|rs_mem|s_memory~1364_combout\,
	datad => \regFile|rs_mem|s_memory~1362_combout\,
	combout => \regFile|rs_mem|s_memory~1365_combout\);

-- Location: LCCOMB_X61_Y32_N24
\regFile|rs_mem|s_memory~410feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~410feeder_combout\ = \alu|Mux11~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux11~7_combout\,
	combout => \regFile|rs_mem|s_memory~410feeder_combout\);

-- Location: FF_X61_Y32_N25
\regFile|rs_mem|s_memory~410\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~410feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~410_q\);

-- Location: FF_X62_Y32_N7
\regFile|rs_mem|s_memory~538\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux11~7_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~538_q\);

-- Location: LCCOMB_X68_Y28_N20
\regFile|rs_mem|s_memory~474feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~474feeder_combout\ = \alu|Mux11~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux11~7_combout\,
	combout => \regFile|rs_mem|s_memory~474feeder_combout\);

-- Location: FF_X68_Y28_N21
\regFile|rs_mem|s_memory~474\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~474feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~474_q\);

-- Location: FF_X68_Y28_N7
\regFile|rs_mem|s_memory~346\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux11~7_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~346_q\);

-- Location: LCCOMB_X68_Y28_N6
\regFile|rs_mem|s_memory~1366\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1366_combout\ = (\intMem|Mux4~4_combout\ & (((\intMem|Mux3~1_combout\)))) # (!\intMem|Mux4~4_combout\ & ((\intMem|Mux3~1_combout\ & (\regFile|rs_mem|s_memory~474_q\)) # (!\intMem|Mux3~1_combout\ & 
-- ((\regFile|rs_mem|s_memory~346_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~474_q\,
	datab => \intMem|Mux4~4_combout\,
	datac => \regFile|rs_mem|s_memory~346_q\,
	datad => \intMem|Mux3~1_combout\,
	combout => \regFile|rs_mem|s_memory~1366_combout\);

-- Location: LCCOMB_X62_Y32_N6
\regFile|rs_mem|s_memory~1367\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1367_combout\ = (\intMem|Mux4~4_combout\ & ((\regFile|rs_mem|s_memory~1366_combout\ & ((\regFile|rs_mem|s_memory~538_q\))) # (!\regFile|rs_mem|s_memory~1366_combout\ & (\regFile|rs_mem|s_memory~410_q\)))) # 
-- (!\intMem|Mux4~4_combout\ & (((\regFile|rs_mem|s_memory~1366_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux4~4_combout\,
	datab => \regFile|rs_mem|s_memory~410_q\,
	datac => \regFile|rs_mem|s_memory~538_q\,
	datad => \regFile|rs_mem|s_memory~1366_combout\,
	combout => \regFile|rs_mem|s_memory~1367_combout\);

-- Location: LCCOMB_X62_Y30_N2
\regFile|rs_mem|s_memory~1368\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1368_combout\ = (\intMem|Mux5~0_combout\ & (((\regFile|rs_mem|s_memory~1365_combout\)))) # (!\intMem|Mux5~0_combout\ & ((\regFile|rs_mem|s_memory~1365_combout\ & ((\regFile|rs_mem|s_memory~1367_combout\))) # 
-- (!\regFile|rs_mem|s_memory~1365_combout\ & (\regFile|rs_mem|s_memory~1360_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux5~0_combout\,
	datab => \regFile|rs_mem|s_memory~1360_combout\,
	datac => \regFile|rs_mem|s_memory~1365_combout\,
	datad => \regFile|rs_mem|s_memory~1367_combout\,
	combout => \regFile|rs_mem|s_memory~1368_combout\);

-- Location: LCCOMB_X62_Y30_N20
\regFile|rs_mem|readData[20]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|readData[20]~12_combout\ = (!\regFile|rs_mem|Equal0~0_combout\ & \regFile|rs_mem|s_memory~1368_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regFile|rs_mem|Equal0~0_combout\,
	datad => \regFile|rs_mem|s_memory~1368_combout\,
	combout => \regFile|rs_mem|readData[20]~12_combout\);

-- Location: LCCOMB_X67_Y30_N10
\alu|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0~42_combout\ = (\muxALU|muxOut[21]~72_combout\ & ((\regFile|rs_mem|readData[21]~11_combout\ & (\alu|Add0~41\ & VCC)) # (!\regFile|rs_mem|readData[21]~11_combout\ & (!\alu|Add0~41\)))) # (!\muxALU|muxOut[21]~72_combout\ & 
-- ((\regFile|rs_mem|readData[21]~11_combout\ & (!\alu|Add0~41\)) # (!\regFile|rs_mem|readData[21]~11_combout\ & ((\alu|Add0~41\) # (GND)))))
-- \alu|Add0~43\ = CARRY((\muxALU|muxOut[21]~72_combout\ & (!\regFile|rs_mem|readData[21]~11_combout\ & !\alu|Add0~41\)) # (!\muxALU|muxOut[21]~72_combout\ & ((!\alu|Add0~41\) # (!\regFile|rs_mem|readData[21]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \muxALU|muxOut[21]~72_combout\,
	datab => \regFile|rs_mem|readData[21]~11_combout\,
	datad => VCC,
	cin => \alu|Add0~41\,
	combout => \alu|Add0~42_combout\,
	cout => \alu|Add0~43\);

-- Location: LCCOMB_X68_Y30_N10
\alu|Mux10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux10~2_combout\ = (\ALUCtrl|Mux4~0_combout\ & ((\alu|Mux10~1_combout\ & (\alu|RESULT~55_combout\)) # (!\alu|Mux10~1_combout\ & ((\alu|Add0~42_combout\))))) # (!\ALUCtrl|Mux4~0_combout\ & (((\alu|Mux10~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|RESULT~55_combout\,
	datab => \ALUCtrl|Mux4~0_combout\,
	datac => \alu|Mux10~1_combout\,
	datad => \alu|Add0~42_combout\,
	combout => \alu|Mux10~2_combout\);

-- Location: LCCOMB_X66_Y30_N10
\alu|s_diff[21]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|s_diff[21]~42_combout\ = (\muxALU|muxOut[21]~72_combout\ & ((\regFile|rs_mem|readData[21]~11_combout\ & (!\alu|s_diff[20]~41\)) # (!\regFile|rs_mem|readData[21]~11_combout\ & ((\alu|s_diff[20]~41\) # (GND))))) # (!\muxALU|muxOut[21]~72_combout\ & 
-- ((\regFile|rs_mem|readData[21]~11_combout\ & (\alu|s_diff[20]~41\ & VCC)) # (!\regFile|rs_mem|readData[21]~11_combout\ & (!\alu|s_diff[20]~41\))))
-- \alu|s_diff[21]~43\ = CARRY((\muxALU|muxOut[21]~72_combout\ & ((!\alu|s_diff[20]~41\) # (!\regFile|rs_mem|readData[21]~11_combout\))) # (!\muxALU|muxOut[21]~72_combout\ & (!\regFile|rs_mem|readData[21]~11_combout\ & !\alu|s_diff[20]~41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \muxALU|muxOut[21]~72_combout\,
	datab => \regFile|rs_mem|readData[21]~11_combout\,
	datad => VCC,
	cin => \alu|s_diff[20]~41\,
	combout => \alu|s_diff[21]~42_combout\,
	cout => \alu|s_diff[21]~43\);

-- Location: LCCOMB_X68_Y30_N22
\alu|Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux10~0_combout\ = (\ALUCtrl|Mux4~0_combout\ & (((\alu|s_diff[21]~42_combout\)))) # (!\ALUCtrl|Mux4~0_combout\ & (!\regFile|rs_mem|readData[21]~11_combout\ & (!\muxALU|muxOut[21]~72_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|readData[21]~11_combout\,
	datab => \ALUCtrl|Mux4~0_combout\,
	datac => \muxALU|muxOut[21]~72_combout\,
	datad => \alu|s_diff[21]~42_combout\,
	combout => \alu|Mux10~0_combout\);

-- Location: LCCOMB_X68_Y31_N0
\alu|Mux10~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux10~3_combout\ = (\alu|Mux1~2_combout\ & ((\alu|Mux10~0_combout\) # ((\alu|Mux10~2_combout\ & !\ALUCtrl|Mux3~1_combout\)))) # (!\alu|Mux1~2_combout\ & (\alu|Mux10~2_combout\ & (!\ALUCtrl|Mux3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux1~2_combout\,
	datab => \alu|Mux10~2_combout\,
	datac => \ALUCtrl|Mux3~1_combout\,
	datad => \alu|Mux10~0_combout\,
	combout => \alu|Mux10~3_combout\);

-- Location: LCCOMB_X73_Y30_N4
\regFile|rt_mem|s_memory~443feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~443feeder_combout\ = \alu|Mux10~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux10~3_combout\,
	combout => \regFile|rt_mem|s_memory~443feeder_combout\);

-- Location: FF_X73_Y30_N5
\regFile|rt_mem|s_memory~443\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~443feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~443_q\);

-- Location: FF_X70_Y29_N31
\regFile|rt_mem|s_memory~507\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux10~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~507_q\);

-- Location: LCCOMB_X70_Y29_N30
\regFile|rt_mem|s_memory~1178\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1178_combout\ = (\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~507_q\) # (!\intMem|Mux9~2_combout\)))) # (!\intMem|Mux8~0_combout\ & (\regFile|rt_mem|s_memory~443_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~443_q\,
	datab => \intMem|Mux8~0_combout\,
	datac => \regFile|rt_mem|s_memory~507_q\,
	datad => \intMem|Mux9~2_combout\,
	combout => \regFile|rt_mem|s_memory~1178_combout\);

-- Location: LCCOMB_X70_Y25_N24
\regFile|rt_mem|s_memory~475feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~475feeder_combout\ = \alu|Mux10~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux10~3_combout\,
	combout => \regFile|rt_mem|s_memory~475feeder_combout\);

-- Location: FF_X70_Y25_N25
\regFile|rt_mem|s_memory~475\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~475feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~475_q\);

-- Location: FF_X70_Y29_N5
\regFile|rt_mem|s_memory~539\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux10~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~539_q\);

-- Location: LCCOMB_X70_Y29_N4
\regFile|rt_mem|s_memory~1179\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1179_combout\ = (\regFile|rt_mem|s_memory~1178_combout\ & (((\regFile|rt_mem|s_memory~539_q\) # (\intMem|Mux9~1_combout\)))) # (!\regFile|rt_mem|s_memory~1178_combout\ & (\regFile|rt_mem|s_memory~475_q\ & 
-- ((!\intMem|Mux9~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~1178_combout\,
	datab => \regFile|rt_mem|s_memory~475_q\,
	datac => \regFile|rt_mem|s_memory~539_q\,
	datad => \intMem|Mux9~1_combout\,
	combout => \regFile|rt_mem|s_memory~1179_combout\);

-- Location: LCCOMB_X72_Y32_N18
\regFile|rt_mem|s_memory~411feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~411feeder_combout\ = \alu|Mux10~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux10~3_combout\,
	combout => \regFile|rt_mem|s_memory~411feeder_combout\);

-- Location: FF_X72_Y32_N19
\regFile|rt_mem|s_memory~411\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~411feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~411_q\);

-- Location: FF_X66_Y32_N5
\regFile|rt_mem|s_memory~379\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux10~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~379_q\);

-- Location: FF_X67_Y32_N25
\regFile|rt_mem|s_memory~315\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux10~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~315_q\);

-- Location: LCCOMB_X67_Y32_N24
\regFile|rt_mem|s_memory~1171\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1171_combout\ = (\intMem|Mux8~0_combout\ & (!\intMem|Mux9~2_combout\)) # (!\intMem|Mux8~0_combout\ & ((\regFile|rt_mem|s_memory~315_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux9~2_combout\,
	datac => \regFile|rt_mem|s_memory~315_q\,
	datad => \intMem|Mux8~0_combout\,
	combout => \regFile|rt_mem|s_memory~1171_combout\);

-- Location: LCCOMB_X66_Y32_N4
\regFile|rt_mem|s_memory~1172\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1172_combout\ = (\intMem|Mux8~0_combout\ & ((\regFile|rt_mem|s_memory~1171_combout\ & (\regFile|rt_mem|s_memory~411_q\)) # (!\regFile|rt_mem|s_memory~1171_combout\ & ((\regFile|rt_mem|s_memory~379_q\))))) # 
-- (!\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~1171_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux8~0_combout\,
	datab => \regFile|rt_mem|s_memory~411_q\,
	datac => \regFile|rt_mem|s_memory~379_q\,
	datad => \regFile|rt_mem|s_memory~1171_combout\,
	combout => \regFile|rt_mem|s_memory~1172_combout\);

-- Location: FF_X70_Y27_N23
\regFile|rt_mem|s_memory~123\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux10~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~123_q\);

-- Location: FF_X70_Y31_N19
\regFile|rt_mem|s_memory~155\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux10~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~155_q\);

-- Location: FF_X70_Y32_N7
\regFile|rt_mem|s_memory~59\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux10~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~59_q\);

-- Location: LCCOMB_X70_Y32_N6
\regFile|rt_mem|s_memory~1175\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1175_combout\ = (\intMem|Mux8~0_combout\ & ((!\intMem|Mux9~2_combout\))) # (!\intMem|Mux8~0_combout\ & (\regFile|rt_mem|s_memory~59_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \intMem|Mux8~0_combout\,
	datac => \regFile|rt_mem|s_memory~59_q\,
	datad => \intMem|Mux9~2_combout\,
	combout => \regFile|rt_mem|s_memory~1175_combout\);

-- Location: LCCOMB_X70_Y31_N18
\regFile|rt_mem|s_memory~1176\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1176_combout\ = (\intMem|Mux8~0_combout\ & ((\regFile|rt_mem|s_memory~1175_combout\ & ((\regFile|rt_mem|s_memory~155_q\))) # (!\regFile|rt_mem|s_memory~1175_combout\ & (\regFile|rt_mem|s_memory~123_q\)))) # 
-- (!\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~1175_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~123_q\,
	datab => \intMem|Mux8~0_combout\,
	datac => \regFile|rt_mem|s_memory~155_q\,
	datad => \regFile|rt_mem|s_memory~1175_combout\,
	combout => \regFile|rt_mem|s_memory~1176_combout\);

-- Location: LCCOMB_X73_Y33_N4
\regFile|rt_mem|s_memory~251feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~251feeder_combout\ = \alu|Mux10~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux10~3_combout\,
	combout => \regFile|rt_mem|s_memory~251feeder_combout\);

-- Location: FF_X73_Y33_N5
\regFile|rt_mem|s_memory~251\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~251feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~251_q\);

-- Location: LCCOMB_X73_Y33_N18
\regFile|rt_mem|s_memory~187feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~187feeder_combout\ = \alu|Mux10~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux10~3_combout\,
	combout => \regFile|rt_mem|s_memory~187feeder_combout\);

-- Location: FF_X73_Y33_N19
\regFile|rt_mem|s_memory~187\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~187feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~187_q\);

-- Location: LCCOMB_X72_Y33_N30
\regFile|rt_mem|s_memory~1173\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1173_combout\ = (\intMem|Mux8~0_combout\ & ((\regFile|rt_mem|s_memory~251_q\) # ((!\intMem|Mux9~2_combout\)))) # (!\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~187_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~251_q\,
	datab => \regFile|rt_mem|s_memory~187_q\,
	datac => \intMem|Mux9~2_combout\,
	datad => \intMem|Mux8~0_combout\,
	combout => \regFile|rt_mem|s_memory~1173_combout\);

-- Location: LCCOMB_X72_Y33_N28
\regFile|rt_mem|s_memory~219feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~219feeder_combout\ = \alu|Mux10~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux10~3_combout\,
	combout => \regFile|rt_mem|s_memory~219feeder_combout\);

-- Location: FF_X72_Y33_N29
\regFile|rt_mem|s_memory~219\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~219feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~219_q\);

-- Location: FF_X72_Y33_N17
\regFile|rt_mem|s_memory~283\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux10~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~283_q\);

-- Location: LCCOMB_X72_Y33_N16
\regFile|rt_mem|s_memory~1174\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1174_combout\ = (\regFile|rt_mem|s_memory~1173_combout\ & (((\regFile|rt_mem|s_memory~283_q\) # (\intMem|Mux9~1_combout\)))) # (!\regFile|rt_mem|s_memory~1173_combout\ & (\regFile|rt_mem|s_memory~219_q\ & 
-- ((!\intMem|Mux9~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~1173_combout\,
	datab => \regFile|rt_mem|s_memory~219_q\,
	datac => \regFile|rt_mem|s_memory~283_q\,
	datad => \intMem|Mux9~1_combout\,
	combout => \regFile|rt_mem|s_memory~1174_combout\);

-- Location: LCCOMB_X68_Y30_N2
\regFile|rt_mem|s_memory~1177\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1177_combout\ = (\intMem|Mux2~1_combout\ & (((\regFile|rt_mem|s_memory~1174_combout\) # (!\intMem|Mux5~0_combout\)))) # (!\intMem|Mux2~1_combout\ & (\regFile|rt_mem|s_memory~1176_combout\ & (\intMem|Mux5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~1176_combout\,
	datab => \intMem|Mux2~1_combout\,
	datac => \intMem|Mux5~0_combout\,
	datad => \regFile|rt_mem|s_memory~1174_combout\,
	combout => \regFile|rt_mem|s_memory~1177_combout\);

-- Location: LCCOMB_X68_Y30_N28
\regFile|rt_mem|s_memory~1180\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1180_combout\ = (\intMem|Mux5~0_combout\ & (((\regFile|rt_mem|s_memory~1177_combout\)))) # (!\intMem|Mux5~0_combout\ & ((\regFile|rt_mem|s_memory~1177_combout\ & (\regFile|rt_mem|s_memory~1179_combout\)) # 
-- (!\regFile|rt_mem|s_memory~1177_combout\ & ((\regFile|rt_mem|s_memory~1172_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~1179_combout\,
	datab => \regFile|rt_mem|s_memory~1172_combout\,
	datac => \intMem|Mux5~0_combout\,
	datad => \regFile|rt_mem|s_memory~1177_combout\,
	combout => \regFile|rt_mem|s_memory~1180_combout\);

-- Location: LCCOMB_X68_Y30_N14
\muxALU|muxOut[21]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxALU|muxOut[21]~72_combout\ = (\muxALU|muxOut[31]~52_combout\) # ((!\regFile|rt_mem|Equal0~0_combout\ & (!\SW[6]~input_o\ & \regFile|rt_mem|s_memory~1180_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|Equal0~0_combout\,
	datab => \muxALU|muxOut[31]~52_combout\,
	datac => \SW[6]~input_o\,
	datad => \regFile|rt_mem|s_memory~1180_combout\,
	combout => \muxALU|muxOut[21]~72_combout\);

-- Location: LCCOMB_X67_Y30_N12
\alu|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0~44_combout\ = ((\regFile|rs_mem|readData[22]~10_combout\ $ (\muxALU|muxOut[22]~71_combout\ $ (!\alu|Add0~43\)))) # (GND)
-- \alu|Add0~45\ = CARRY((\regFile|rs_mem|readData[22]~10_combout\ & ((\muxALU|muxOut[22]~71_combout\) # (!\alu|Add0~43\))) # (!\regFile|rs_mem|readData[22]~10_combout\ & (\muxALU|muxOut[22]~71_combout\ & !\alu|Add0~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|readData[22]~10_combout\,
	datab => \muxALU|muxOut[22]~71_combout\,
	datad => VCC,
	cin => \alu|Add0~43\,
	combout => \alu|Add0~44_combout\,
	cout => \alu|Add0~45\);

-- Location: LCCOMB_X68_Y30_N0
\alu|Mux9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux9~2_combout\ = (\alu|Mux9~1_combout\ & ((\ALUCtrl|Mux5~1_combout\) # ((\alu|Add0~44_combout\) # (!\ALUCtrl|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCtrl|Mux5~1_combout\,
	datab => \ALUCtrl|Mux4~0_combout\,
	datac => \alu|Mux9~1_combout\,
	datad => \alu|Add0~44_combout\,
	combout => \alu|Mux9~2_combout\);

-- Location: LCCOMB_X66_Y30_N12
\alu|s_diff[22]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|s_diff[22]~44_combout\ = ((\regFile|rs_mem|readData[22]~10_combout\ $ (\muxALU|muxOut[22]~71_combout\ $ (\alu|s_diff[21]~43\)))) # (GND)
-- \alu|s_diff[22]~45\ = CARRY((\regFile|rs_mem|readData[22]~10_combout\ & ((!\alu|s_diff[21]~43\) # (!\muxALU|muxOut[22]~71_combout\))) # (!\regFile|rs_mem|readData[22]~10_combout\ & (!\muxALU|muxOut[22]~71_combout\ & !\alu|s_diff[21]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|readData[22]~10_combout\,
	datab => \muxALU|muxOut[22]~71_combout\,
	datad => VCC,
	cin => \alu|s_diff[21]~43\,
	combout => \alu|s_diff[22]~44_combout\,
	cout => \alu|s_diff[22]~45\);

-- Location: LCCOMB_X69_Y30_N14
\alu|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux9~0_combout\ = (\ALUCtrl|Mux4~0_combout\ & (((\alu|s_diff[22]~44_combout\)))) # (!\ALUCtrl|Mux4~0_combout\ & (!\regFile|rs_mem|readData[22]~10_combout\ & (!\muxALU|muxOut[22]~71_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|readData[22]~10_combout\,
	datab => \muxALU|muxOut[22]~71_combout\,
	datac => \alu|s_diff[22]~44_combout\,
	datad => \ALUCtrl|Mux4~0_combout\,
	combout => \alu|Mux9~0_combout\);

-- Location: LCCOMB_X68_Y31_N30
\alu|Mux9~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux9~3_combout\ = (\alu|Mux1~2_combout\ & ((\alu|Mux9~0_combout\) # ((\alu|Mux9~2_combout\ & !\ALUCtrl|Mux3~1_combout\)))) # (!\alu|Mux1~2_combout\ & (\alu|Mux9~2_combout\ & (!\ALUCtrl|Mux3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux1~2_combout\,
	datab => \alu|Mux9~2_combout\,
	datac => \ALUCtrl|Mux3~1_combout\,
	datad => \alu|Mux9~0_combout\,
	combout => \alu|Mux9~3_combout\);

-- Location: FF_X68_Y30_N27
\regFile|rs_mem|s_memory~252\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux9~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~252_q\);

-- Location: LCCOMB_X72_Y34_N6
\regFile|rs_mem|s_memory~188feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~188feeder_combout\ = \alu|Mux9~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux9~3_combout\,
	combout => \regFile|rs_mem|s_memory~188feeder_combout\);

-- Location: FF_X72_Y34_N7
\regFile|rs_mem|s_memory~188\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~188feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~188_q\);

-- Location: FF_X68_Y30_N25
\regFile|rs_mem|s_memory~60\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux9~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~60_q\);

-- Location: LCCOMB_X69_Y28_N12
\regFile|rs_mem|s_memory~124feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~124feeder_combout\ = \alu|Mux9~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux9~3_combout\,
	combout => \regFile|rs_mem|s_memory~124feeder_combout\);

-- Location: FF_X69_Y28_N13
\regFile|rs_mem|s_memory~124\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~124feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~124_q\);

-- Location: LCCOMB_X68_Y30_N24
\regFile|rs_mem|s_memory~1343\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1343_combout\ = (\intMem|Mux3~1_combout\ & (\intMem|Mux4~4_combout\)) # (!\intMem|Mux3~1_combout\ & ((\intMem|Mux4~4_combout\ & ((\regFile|rs_mem|s_memory~124_q\))) # (!\intMem|Mux4~4_combout\ & (\regFile|rs_mem|s_memory~60_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux3~1_combout\,
	datab => \intMem|Mux4~4_combout\,
	datac => \regFile|rs_mem|s_memory~60_q\,
	datad => \regFile|rs_mem|s_memory~124_q\,
	combout => \regFile|rs_mem|s_memory~1343_combout\);

-- Location: LCCOMB_X69_Y30_N0
\regFile|rs_mem|s_memory~1344\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1344_combout\ = (\intMem|Mux3~1_combout\ & ((\regFile|rs_mem|s_memory~1343_combout\ & (\regFile|rs_mem|s_memory~252_q\)) # (!\regFile|rs_mem|s_memory~1343_combout\ & ((\regFile|rs_mem|s_memory~188_q\))))) # 
-- (!\intMem|Mux3~1_combout\ & (((\regFile|rs_mem|s_memory~1343_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~252_q\,
	datab => \intMem|Mux3~1_combout\,
	datac => \regFile|rs_mem|s_memory~188_q\,
	datad => \regFile|rs_mem|s_memory~1343_combout\,
	combout => \regFile|rs_mem|s_memory~1344_combout\);

-- Location: LCCOMB_X69_Y37_N18
\regFile|rs_mem|s_memory~444feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~444feeder_combout\ = \alu|Mux9~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux9~3_combout\,
	combout => \regFile|rs_mem|s_memory~444feeder_combout\);

-- Location: FF_X69_Y37_N19
\regFile|rs_mem|s_memory~444\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~444feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~444_q\);

-- Location: FF_X68_Y31_N17
\regFile|rs_mem|s_memory~508\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux9~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~508_q\);

-- Location: LCCOMB_X62_Y33_N0
\regFile|rs_mem|s_memory~380feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~380feeder_combout\ = \alu|Mux9~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux9~3_combout\,
	combout => \regFile|rs_mem|s_memory~380feeder_combout\);

-- Location: FF_X62_Y33_N1
\regFile|rs_mem|s_memory~380\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~380feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~380_q\);

-- Location: FF_X62_Y33_N15
\regFile|rs_mem|s_memory~316\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux9~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~316_q\);

-- Location: LCCOMB_X62_Y33_N14
\regFile|rs_mem|s_memory~1341\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1341_combout\ = (\intMem|Mux3~1_combout\ & (((\intMem|Mux4~4_combout\)))) # (!\intMem|Mux3~1_combout\ & ((\intMem|Mux4~4_combout\ & (\regFile|rs_mem|s_memory~380_q\)) # (!\intMem|Mux4~4_combout\ & 
-- ((\regFile|rs_mem|s_memory~316_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~380_q\,
	datab => \intMem|Mux3~1_combout\,
	datac => \regFile|rs_mem|s_memory~316_q\,
	datad => \intMem|Mux4~4_combout\,
	combout => \regFile|rs_mem|s_memory~1341_combout\);

-- Location: LCCOMB_X68_Y31_N16
\regFile|rs_mem|s_memory~1342\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1342_combout\ = (\intMem|Mux3~1_combout\ & ((\regFile|rs_mem|s_memory~1341_combout\ & ((\regFile|rs_mem|s_memory~508_q\))) # (!\regFile|rs_mem|s_memory~1341_combout\ & (\regFile|rs_mem|s_memory~444_q\)))) # 
-- (!\intMem|Mux3~1_combout\ & (((\regFile|rs_mem|s_memory~1341_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~444_q\,
	datab => \intMem|Mux3~1_combout\,
	datac => \regFile|rs_mem|s_memory~508_q\,
	datad => \regFile|rs_mem|s_memory~1341_combout\,
	combout => \regFile|rs_mem|s_memory~1342_combout\);

-- Location: LCCOMB_X69_Y30_N30
\regFile|rs_mem|s_memory~1345\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1345_combout\ = (\intMem|Mux2~1_combout\ & (((\regFile|rs_mem|s_memory~1342_combout\) # (!\intMem|Mux5~0_combout\)))) # (!\intMem|Mux2~1_combout\ & (\regFile|rs_mem|s_memory~1344_combout\ & (\intMem|Mux5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux2~1_combout\,
	datab => \regFile|rs_mem|s_memory~1344_combout\,
	datac => \intMem|Mux5~0_combout\,
	datad => \regFile|rs_mem|s_memory~1342_combout\,
	combout => \regFile|rs_mem|s_memory~1345_combout\);

-- Location: LCCOMB_X66_Y28_N12
\regFile|rs_mem|s_memory~412feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~412feeder_combout\ = \alu|Mux9~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux9~3_combout\,
	combout => \regFile|rs_mem|s_memory~412feeder_combout\);

-- Location: FF_X66_Y28_N13
\regFile|rs_mem|s_memory~412\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~412feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~412_q\);

-- Location: FF_X68_Y31_N19
\regFile|rs_mem|s_memory~540\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux9~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~540_q\);

-- Location: LCCOMB_X68_Y28_N0
\regFile|rs_mem|s_memory~476feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~476feeder_combout\ = \alu|Mux9~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux9~3_combout\,
	combout => \regFile|rs_mem|s_memory~476feeder_combout\);

-- Location: FF_X68_Y28_N1
\regFile|rs_mem|s_memory~476\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~476feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~476_q\);

-- Location: FF_X68_Y28_N19
\regFile|rs_mem|s_memory~348\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux9~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~348_q\);

-- Location: LCCOMB_X68_Y28_N18
\regFile|rs_mem|s_memory~1346\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1346_combout\ = (\intMem|Mux4~4_combout\ & (((\intMem|Mux3~1_combout\)))) # (!\intMem|Mux4~4_combout\ & ((\intMem|Mux3~1_combout\ & (\regFile|rs_mem|s_memory~476_q\)) # (!\intMem|Mux3~1_combout\ & 
-- ((\regFile|rs_mem|s_memory~348_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~476_q\,
	datab => \intMem|Mux4~4_combout\,
	datac => \regFile|rs_mem|s_memory~348_q\,
	datad => \intMem|Mux3~1_combout\,
	combout => \regFile|rs_mem|s_memory~1346_combout\);

-- Location: LCCOMB_X68_Y31_N18
\regFile|rs_mem|s_memory~1347\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1347_combout\ = (\intMem|Mux4~4_combout\ & ((\regFile|rs_mem|s_memory~1346_combout\ & ((\regFile|rs_mem|s_memory~540_q\))) # (!\regFile|rs_mem|s_memory~1346_combout\ & (\regFile|rs_mem|s_memory~412_q\)))) # 
-- (!\intMem|Mux4~4_combout\ & (((\regFile|rs_mem|s_memory~1346_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux4~4_combout\,
	datab => \regFile|rs_mem|s_memory~412_q\,
	datac => \regFile|rs_mem|s_memory~540_q\,
	datad => \regFile|rs_mem|s_memory~1346_combout\,
	combout => \regFile|rs_mem|s_memory~1347_combout\);

-- Location: FF_X69_Y33_N3
\regFile|rs_mem|s_memory~156\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux9~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~156_q\);

-- Location: FF_X69_Y33_N9
\regFile|rs_mem|s_memory~284\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux9~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~284_q\);

-- Location: LCCOMB_X72_Y33_N8
\regFile|rs_mem|s_memory~220feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~220feeder_combout\ = \alu|Mux9~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux9~3_combout\,
	combout => \regFile|rs_mem|s_memory~220feeder_combout\);

-- Location: FF_X72_Y33_N9
\regFile|rs_mem|s_memory~220\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~220feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~220_q\);

-- Location: FF_X68_Y36_N31
\regFile|rs_mem|s_memory~92\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux9~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~92_q\);

-- Location: LCCOMB_X68_Y36_N30
\regFile|rs_mem|s_memory~1339\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1339_combout\ = (\intMem|Mux3~1_combout\ & ((\regFile|rs_mem|s_memory~220_q\) # ((\intMem|Mux4~4_combout\)))) # (!\intMem|Mux3~1_combout\ & (((\regFile|rs_mem|s_memory~92_q\ & !\intMem|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~220_q\,
	datab => \intMem|Mux3~1_combout\,
	datac => \regFile|rs_mem|s_memory~92_q\,
	datad => \intMem|Mux4~4_combout\,
	combout => \regFile|rs_mem|s_memory~1339_combout\);

-- Location: LCCOMB_X69_Y33_N8
\regFile|rs_mem|s_memory~1340\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1340_combout\ = (\intMem|Mux4~4_combout\ & ((\regFile|rs_mem|s_memory~1339_combout\ & ((\regFile|rs_mem|s_memory~284_q\))) # (!\regFile|rs_mem|s_memory~1339_combout\ & (\regFile|rs_mem|s_memory~156_q\)))) # 
-- (!\intMem|Mux4~4_combout\ & (((\regFile|rs_mem|s_memory~1339_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux4~4_combout\,
	datab => \regFile|rs_mem|s_memory~156_q\,
	datac => \regFile|rs_mem|s_memory~284_q\,
	datad => \regFile|rs_mem|s_memory~1339_combout\,
	combout => \regFile|rs_mem|s_memory~1340_combout\);

-- Location: LCCOMB_X69_Y30_N16
\regFile|rs_mem|s_memory~1348\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1348_combout\ = (\regFile|rs_mem|s_memory~1345_combout\ & ((\intMem|Mux5~0_combout\) # ((\regFile|rs_mem|s_memory~1347_combout\)))) # (!\regFile|rs_mem|s_memory~1345_combout\ & (!\intMem|Mux5~0_combout\ & 
-- ((\regFile|rs_mem|s_memory~1340_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~1345_combout\,
	datab => \intMem|Mux5~0_combout\,
	datac => \regFile|rs_mem|s_memory~1347_combout\,
	datad => \regFile|rs_mem|s_memory~1340_combout\,
	combout => \regFile|rs_mem|s_memory~1348_combout\);

-- Location: LCCOMB_X69_Y30_N26
\regFile|rs_mem|readData[22]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|readData[22]~10_combout\ = (!\regFile|rs_mem|Equal0~0_combout\ & \regFile|rs_mem|s_memory~1348_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regFile|rs_mem|Equal0~0_combout\,
	datad => \regFile|rs_mem|s_memory~1348_combout\,
	combout => \regFile|rs_mem|readData[22]~10_combout\);

-- Location: LCCOMB_X67_Y30_N14
\alu|Add0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0~46_combout\ = (\muxALU|muxOut[23]~70_combout\ & ((\regFile|rs_mem|readData[23]~9_combout\ & (\alu|Add0~45\ & VCC)) # (!\regFile|rs_mem|readData[23]~9_combout\ & (!\alu|Add0~45\)))) # (!\muxALU|muxOut[23]~70_combout\ & 
-- ((\regFile|rs_mem|readData[23]~9_combout\ & (!\alu|Add0~45\)) # (!\regFile|rs_mem|readData[23]~9_combout\ & ((\alu|Add0~45\) # (GND)))))
-- \alu|Add0~47\ = CARRY((\muxALU|muxOut[23]~70_combout\ & (!\regFile|rs_mem|readData[23]~9_combout\ & !\alu|Add0~45\)) # (!\muxALU|muxOut[23]~70_combout\ & ((!\alu|Add0~45\) # (!\regFile|rs_mem|readData[23]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \muxALU|muxOut[23]~70_combout\,
	datab => \regFile|rs_mem|readData[23]~9_combout\,
	datad => VCC,
	cin => \alu|Add0~45\,
	combout => \alu|Add0~46_combout\,
	cout => \alu|Add0~47\);

-- Location: LCCOMB_X65_Y30_N14
\alu|Mux8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux8~2_combout\ = (\alu|Mux8~1_combout\ & (((\alu|RESULT~56_combout\)) # (!\ALUCtrl|Mux4~0_combout\))) # (!\alu|Mux8~1_combout\ & (\ALUCtrl|Mux4~0_combout\ & ((\alu|Add0~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux8~1_combout\,
	datab => \ALUCtrl|Mux4~0_combout\,
	datac => \alu|RESULT~56_combout\,
	datad => \alu|Add0~46_combout\,
	combout => \alu|Mux8~2_combout\);

-- Location: LCCOMB_X66_Y30_N14
\alu|s_diff[23]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|s_diff[23]~46_combout\ = (\regFile|rs_mem|readData[23]~9_combout\ & ((\muxALU|muxOut[23]~70_combout\ & (!\alu|s_diff[22]~45\)) # (!\muxALU|muxOut[23]~70_combout\ & (\alu|s_diff[22]~45\ & VCC)))) # (!\regFile|rs_mem|readData[23]~9_combout\ & 
-- ((\muxALU|muxOut[23]~70_combout\ & ((\alu|s_diff[22]~45\) # (GND))) # (!\muxALU|muxOut[23]~70_combout\ & (!\alu|s_diff[22]~45\))))
-- \alu|s_diff[23]~47\ = CARRY((\regFile|rs_mem|readData[23]~9_combout\ & (\muxALU|muxOut[23]~70_combout\ & !\alu|s_diff[22]~45\)) # (!\regFile|rs_mem|readData[23]~9_combout\ & ((\muxALU|muxOut[23]~70_combout\) # (!\alu|s_diff[22]~45\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|readData[23]~9_combout\,
	datab => \muxALU|muxOut[23]~70_combout\,
	datad => VCC,
	cin => \alu|s_diff[22]~45\,
	combout => \alu|s_diff[23]~46_combout\,
	cout => \alu|s_diff[23]~47\);

-- Location: LCCOMB_X65_Y30_N2
\alu|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux8~0_combout\ = (\ALUCtrl|Mux4~0_combout\ & (((\alu|s_diff[23]~46_combout\)))) # (!\ALUCtrl|Mux4~0_combout\ & (!\muxALU|muxOut[23]~70_combout\ & ((!\regFile|rs_mem|readData[23]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxALU|muxOut[23]~70_combout\,
	datab => \alu|s_diff[23]~46_combout\,
	datac => \regFile|rs_mem|readData[23]~9_combout\,
	datad => \ALUCtrl|Mux4~0_combout\,
	combout => \alu|Mux8~0_combout\);

-- Location: LCCOMB_X65_Y30_N24
\alu|Mux8~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux8~3_combout\ = (\ALUCtrl|Mux3~1_combout\ & (\alu|Mux1~2_combout\ & ((\alu|Mux8~0_combout\)))) # (!\ALUCtrl|Mux3~1_combout\ & ((\alu|Mux8~2_combout\) # ((\alu|Mux1~2_combout\ & \alu|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCtrl|Mux3~1_combout\,
	datab => \alu|Mux1~2_combout\,
	datac => \alu|Mux8~2_combout\,
	datad => \alu|Mux8~0_combout\,
	combout => \alu|Mux8~3_combout\);

-- Location: LCCOMB_X72_Y30_N26
\regFile|rt_mem|s_memory~413feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~413feeder_combout\ = \alu|Mux8~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux8~3_combout\,
	combout => \regFile|rt_mem|s_memory~413feeder_combout\);

-- Location: FF_X72_Y30_N27
\regFile|rt_mem|s_memory~413\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~413feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~413_q\);

-- Location: FF_X69_Y30_N5
\regFile|rt_mem|s_memory~381\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux8~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~381_q\);

-- Location: FF_X69_Y30_N7
\regFile|rt_mem|s_memory~317\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux8~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~317_q\);

-- Location: LCCOMB_X69_Y30_N6
\regFile|rt_mem|s_memory~1151\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1151_combout\ = (\intMem|Mux8~0_combout\ & (!\intMem|Mux9~2_combout\)) # (!\intMem|Mux8~0_combout\ & ((\regFile|rt_mem|s_memory~317_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \intMem|Mux9~2_combout\,
	datac => \regFile|rt_mem|s_memory~317_q\,
	datad => \intMem|Mux8~0_combout\,
	combout => \regFile|rt_mem|s_memory~1151_combout\);

-- Location: LCCOMB_X69_Y30_N4
\regFile|rt_mem|s_memory~1152\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1152_combout\ = (\intMem|Mux8~0_combout\ & ((\regFile|rt_mem|s_memory~1151_combout\ & (\regFile|rt_mem|s_memory~413_q\)) # (!\regFile|rt_mem|s_memory~1151_combout\ & ((\regFile|rt_mem|s_memory~381_q\))))) # 
-- (!\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~1151_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux8~0_combout\,
	datab => \regFile|rt_mem|s_memory~413_q\,
	datac => \regFile|rt_mem|s_memory~381_q\,
	datad => \regFile|rt_mem|s_memory~1151_combout\,
	combout => \regFile|rt_mem|s_memory~1152_combout\);

-- Location: LCCOMB_X69_Y27_N12
\regFile|rt_mem|s_memory~477feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~477feeder_combout\ = \alu|Mux8~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux8~3_combout\,
	combout => \regFile|rt_mem|s_memory~477feeder_combout\);

-- Location: FF_X69_Y27_N13
\regFile|rt_mem|s_memory~477\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~477feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~477_q\);

-- Location: FF_X65_Y30_N11
\regFile|rt_mem|s_memory~541\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux8~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~541_q\);

-- Location: LCCOMB_X65_Y28_N30
\regFile|rt_mem|s_memory~445feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~445feeder_combout\ = \alu|Mux8~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux8~3_combout\,
	combout => \regFile|rt_mem|s_memory~445feeder_combout\);

-- Location: FF_X65_Y28_N31
\regFile|rt_mem|s_memory~445\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~445feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~445_q\);

-- Location: FF_X65_Y28_N13
\regFile|rt_mem|s_memory~509\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux8~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~509_q\);

-- Location: LCCOMB_X65_Y28_N12
\regFile|rt_mem|s_memory~1158\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1158_combout\ = (\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~509_q\) # (!\intMem|Mux9~2_combout\)))) # (!\intMem|Mux8~0_combout\ & (\regFile|rt_mem|s_memory~445_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~445_q\,
	datab => \intMem|Mux9~2_combout\,
	datac => \regFile|rt_mem|s_memory~509_q\,
	datad => \intMem|Mux8~0_combout\,
	combout => \regFile|rt_mem|s_memory~1158_combout\);

-- Location: LCCOMB_X65_Y30_N10
\regFile|rt_mem|s_memory~1159\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1159_combout\ = (\intMem|Mux9~1_combout\ & (((\regFile|rt_mem|s_memory~1158_combout\)))) # (!\intMem|Mux9~1_combout\ & ((\regFile|rt_mem|s_memory~1158_combout\ & ((\regFile|rt_mem|s_memory~541_q\))) # 
-- (!\regFile|rt_mem|s_memory~1158_combout\ & (\regFile|rt_mem|s_memory~477_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~477_q\,
	datab => \intMem|Mux9~1_combout\,
	datac => \regFile|rt_mem|s_memory~541_q\,
	datad => \regFile|rt_mem|s_memory~1158_combout\,
	combout => \regFile|rt_mem|s_memory~1159_combout\);

-- Location: LCCOMB_X70_Y36_N8
\regFile|rt_mem|s_memory~61feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~61feeder_combout\ = \alu|Mux8~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux8~3_combout\,
	combout => \regFile|rt_mem|s_memory~61feeder_combout\);

-- Location: FF_X70_Y36_N9
\regFile|rt_mem|s_memory~61\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~61feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~61_q\);

-- Location: LCCOMB_X68_Y34_N22
\regFile|rt_mem|s_memory~1155\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1155_combout\ = (\intMem|Mux8~0_combout\ & ((!\intMem|Mux9~2_combout\))) # (!\intMem|Mux8~0_combout\ & (\regFile|rt_mem|s_memory~61_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~61_q\,
	datab => \intMem|Mux8~0_combout\,
	datad => \intMem|Mux9~2_combout\,
	combout => \regFile|rt_mem|s_memory~1155_combout\);

-- Location: LCCOMB_X69_Y28_N18
\regFile|rt_mem|s_memory~125feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~125feeder_combout\ = \alu|Mux8~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux8~3_combout\,
	combout => \regFile|rt_mem|s_memory~125feeder_combout\);

-- Location: FF_X69_Y28_N19
\regFile|rt_mem|s_memory~125\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~125feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~125_q\);

-- Location: FF_X68_Y34_N13
\regFile|rt_mem|s_memory~157\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux8~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~157_q\);

-- Location: LCCOMB_X68_Y34_N12
\regFile|rt_mem|s_memory~1156\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1156_combout\ = (\regFile|rt_mem|s_memory~1155_combout\ & (((\regFile|rt_mem|s_memory~157_q\) # (!\intMem|Mux8~0_combout\)))) # (!\regFile|rt_mem|s_memory~1155_combout\ & (\regFile|rt_mem|s_memory~125_q\ & 
-- ((\intMem|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~1155_combout\,
	datab => \regFile|rt_mem|s_memory~125_q\,
	datac => \regFile|rt_mem|s_memory~157_q\,
	datad => \intMem|Mux8~0_combout\,
	combout => \regFile|rt_mem|s_memory~1156_combout\);

-- Location: LCCOMB_X69_Y26_N4
\regFile|rt_mem|s_memory~221feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~221feeder_combout\ = \alu|Mux8~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux8~3_combout\,
	combout => \regFile|rt_mem|s_memory~221feeder_combout\);

-- Location: FF_X69_Y26_N5
\regFile|rt_mem|s_memory~221\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~221feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~221_q\);

-- Location: FF_X68_Y34_N29
\regFile|rt_mem|s_memory~285\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux8~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~285_q\);

-- Location: LCCOMB_X73_Y33_N0
\regFile|rt_mem|s_memory~189feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~189feeder_combout\ = \alu|Mux8~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux8~3_combout\,
	combout => \regFile|rt_mem|s_memory~189feeder_combout\);

-- Location: FF_X73_Y33_N1
\regFile|rt_mem|s_memory~189\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~189feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~189_q\);

-- Location: FF_X73_Y34_N25
\regFile|rt_mem|s_memory~253\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux8~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~253_q\);

-- Location: LCCOMB_X73_Y34_N24
\regFile|rt_mem|s_memory~1153\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1153_combout\ = (\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~253_q\)) # (!\intMem|Mux9~2_combout\))) # (!\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~189_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux9~2_combout\,
	datab => \regFile|rt_mem|s_memory~189_q\,
	datac => \regFile|rt_mem|s_memory~253_q\,
	datad => \intMem|Mux8~0_combout\,
	combout => \regFile|rt_mem|s_memory~1153_combout\);

-- Location: LCCOMB_X68_Y34_N28
\regFile|rt_mem|s_memory~1154\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1154_combout\ = (\intMem|Mux9~1_combout\ & (((\regFile|rt_mem|s_memory~1153_combout\)))) # (!\intMem|Mux9~1_combout\ & ((\regFile|rt_mem|s_memory~1153_combout\ & ((\regFile|rt_mem|s_memory~285_q\))) # 
-- (!\regFile|rt_mem|s_memory~1153_combout\ & (\regFile|rt_mem|s_memory~221_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~221_q\,
	datab => \intMem|Mux9~1_combout\,
	datac => \regFile|rt_mem|s_memory~285_q\,
	datad => \regFile|rt_mem|s_memory~1153_combout\,
	combout => \regFile|rt_mem|s_memory~1154_combout\);

-- Location: LCCOMB_X68_Y34_N2
\regFile|rt_mem|s_memory~1157\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1157_combout\ = (\intMem|Mux2~1_combout\ & (((\regFile|rt_mem|s_memory~1154_combout\) # (!\intMem|Mux5~0_combout\)))) # (!\intMem|Mux2~1_combout\ & (\regFile|rt_mem|s_memory~1156_combout\ & (\intMem|Mux5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~1156_combout\,
	datab => \intMem|Mux2~1_combout\,
	datac => \intMem|Mux5~0_combout\,
	datad => \regFile|rt_mem|s_memory~1154_combout\,
	combout => \regFile|rt_mem|s_memory~1157_combout\);

-- Location: LCCOMB_X68_Y34_N0
\regFile|rt_mem|s_memory~1160\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1160_combout\ = (\intMem|Mux5~0_combout\ & (((\regFile|rt_mem|s_memory~1157_combout\)))) # (!\intMem|Mux5~0_combout\ & ((\regFile|rt_mem|s_memory~1157_combout\ & ((\regFile|rt_mem|s_memory~1159_combout\))) # 
-- (!\regFile|rt_mem|s_memory~1157_combout\ & (\regFile|rt_mem|s_memory~1152_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~1152_combout\,
	datab => \intMem|Mux5~0_combout\,
	datac => \regFile|rt_mem|s_memory~1159_combout\,
	datad => \regFile|rt_mem|s_memory~1157_combout\,
	combout => \regFile|rt_mem|s_memory~1160_combout\);

-- Location: LCCOMB_X68_Y34_N4
\muxALU|muxOut[23]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxALU|muxOut[23]~70_combout\ = (\muxALU|muxOut[31]~52_combout\) # ((!\SW[6]~input_o\ & (!\regFile|rt_mem|Equal0~0_combout\ & \regFile|rt_mem|s_memory~1160_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[6]~input_o\,
	datab => \regFile|rt_mem|Equal0~0_combout\,
	datac => \muxALU|muxOut[31]~52_combout\,
	datad => \regFile|rt_mem|s_memory~1160_combout\,
	combout => \muxALU|muxOut[23]~70_combout\);

-- Location: LCCOMB_X67_Y30_N16
\alu|Add0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0~48_combout\ = ((\regFile|rs_mem|readData[24]~8_combout\ $ (\muxALU|muxOut[24]~69_combout\ $ (!\alu|Add0~47\)))) # (GND)
-- \alu|Add0~49\ = CARRY((\regFile|rs_mem|readData[24]~8_combout\ & ((\muxALU|muxOut[24]~69_combout\) # (!\alu|Add0~47\))) # (!\regFile|rs_mem|readData[24]~8_combout\ & (\muxALU|muxOut[24]~69_combout\ & !\alu|Add0~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|readData[24]~8_combout\,
	datab => \muxALU|muxOut[24]~69_combout\,
	datad => VCC,
	cin => \alu|Add0~47\,
	combout => \alu|Add0~48_combout\,
	cout => \alu|Add0~49\);

-- Location: LCCOMB_X67_Y27_N22
\alu|Mux7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux7~1_combout\ = (\ALUCtrl|Mux5~1_combout\ & ((\regFile|rs_mem|readData[24]~8_combout\ & ((!\muxALU|muxOut[24]~69_combout\) # (!\ALUCtrl|Mux4~0_combout\))) # (!\regFile|rs_mem|readData[24]~8_combout\ & ((\muxALU|muxOut[24]~69_combout\))))) # 
-- (!\ALUCtrl|Mux5~1_combout\ & ((\ALUCtrl|Mux4~0_combout\) # ((\regFile|rs_mem|readData[24]~8_combout\ & \muxALU|muxOut[24]~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCtrl|Mux4~0_combout\,
	datab => \regFile|rs_mem|readData[24]~8_combout\,
	datac => \muxALU|muxOut[24]~69_combout\,
	datad => \ALUCtrl|Mux5~1_combout\,
	combout => \alu|Mux7~1_combout\);

-- Location: LCCOMB_X68_Y27_N14
\alu|Mux7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux7~2_combout\ = (\alu|Mux7~1_combout\ & ((\ALUCtrl|Mux5~1_combout\) # ((\alu|Add0~48_combout\) # (!\ALUCtrl|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCtrl|Mux5~1_combout\,
	datab => \ALUCtrl|Mux4~0_combout\,
	datac => \alu|Add0~48_combout\,
	datad => \alu|Mux7~1_combout\,
	combout => \alu|Mux7~2_combout\);

-- Location: LCCOMB_X66_Y30_N16
\alu|s_diff[24]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|s_diff[24]~48_combout\ = ((\muxALU|muxOut[24]~69_combout\ $ (\regFile|rs_mem|readData[24]~8_combout\ $ (\alu|s_diff[23]~47\)))) # (GND)
-- \alu|s_diff[24]~49\ = CARRY((\muxALU|muxOut[24]~69_combout\ & (\regFile|rs_mem|readData[24]~8_combout\ & !\alu|s_diff[23]~47\)) # (!\muxALU|muxOut[24]~69_combout\ & ((\regFile|rs_mem|readData[24]~8_combout\) # (!\alu|s_diff[23]~47\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \muxALU|muxOut[24]~69_combout\,
	datab => \regFile|rs_mem|readData[24]~8_combout\,
	datad => VCC,
	cin => \alu|s_diff[23]~47\,
	combout => \alu|s_diff[24]~48_combout\,
	cout => \alu|s_diff[24]~49\);

-- Location: LCCOMB_X67_Y27_N28
\alu|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux7~0_combout\ = (\ALUCtrl|Mux4~0_combout\ & (((\alu|s_diff[24]~48_combout\)))) # (!\ALUCtrl|Mux4~0_combout\ & (!\regFile|rs_mem|readData[24]~8_combout\ & ((!\muxALU|muxOut[24]~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCtrl|Mux4~0_combout\,
	datab => \regFile|rs_mem|readData[24]~8_combout\,
	datac => \alu|s_diff[24]~48_combout\,
	datad => \muxALU|muxOut[24]~69_combout\,
	combout => \alu|Mux7~0_combout\);

-- Location: LCCOMB_X68_Y27_N0
\alu|Mux7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux7~3_combout\ = (\alu|Mux1~2_combout\ & ((\alu|Mux7~0_combout\) # ((!\ALUCtrl|Mux3~1_combout\ & \alu|Mux7~2_combout\)))) # (!\alu|Mux1~2_combout\ & (!\ALUCtrl|Mux3~1_combout\ & (\alu|Mux7~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux1~2_combout\,
	datab => \ALUCtrl|Mux3~1_combout\,
	datac => \alu|Mux7~2_combout\,
	datad => \alu|Mux7~0_combout\,
	combout => \alu|Mux7~3_combout\);

-- Location: LCCOMB_X70_Y25_N16
\regFile|rt_mem|s_memory~478feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~478feeder_combout\ = \alu|Mux7~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux7~3_combout\,
	combout => \regFile|rt_mem|s_memory~478feeder_combout\);

-- Location: FF_X70_Y25_N17
\regFile|rt_mem|s_memory~478\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~478feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~478_q\);

-- Location: FF_X68_Y29_N19
\regFile|rt_mem|s_memory~542\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux7~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~542_q\);

-- Location: LCCOMB_X73_Y29_N18
\regFile|rt_mem|s_memory~446feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~446feeder_combout\ = \alu|Mux7~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux7~3_combout\,
	combout => \regFile|rt_mem|s_memory~446feeder_combout\);

-- Location: FF_X73_Y29_N19
\regFile|rt_mem|s_memory~446\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~446feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~446_q\);

-- Location: FF_X73_Y29_N13
\regFile|rt_mem|s_memory~510\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux7~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~510_q\);

-- Location: LCCOMB_X73_Y29_N12
\regFile|rt_mem|s_memory~1148\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1148_combout\ = (\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~510_q\)) # (!\intMem|Mux9~2_combout\))) # (!\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~446_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux9~2_combout\,
	datab => \regFile|rt_mem|s_memory~446_q\,
	datac => \regFile|rt_mem|s_memory~510_q\,
	datad => \intMem|Mux8~0_combout\,
	combout => \regFile|rt_mem|s_memory~1148_combout\);

-- Location: LCCOMB_X68_Y29_N18
\regFile|rt_mem|s_memory~1149\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1149_combout\ = (\intMem|Mux9~1_combout\ & (((\regFile|rt_mem|s_memory~1148_combout\)))) # (!\intMem|Mux9~1_combout\ & ((\regFile|rt_mem|s_memory~1148_combout\ & ((\regFile|rt_mem|s_memory~542_q\))) # 
-- (!\regFile|rt_mem|s_memory~1148_combout\ & (\regFile|rt_mem|s_memory~478_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux9~1_combout\,
	datab => \regFile|rt_mem|s_memory~478_q\,
	datac => \regFile|rt_mem|s_memory~542_q\,
	datad => \regFile|rt_mem|s_memory~1148_combout\,
	combout => \regFile|rt_mem|s_memory~1149_combout\);

-- Location: LCCOMB_X72_Y36_N20
\regFile|rt_mem|s_memory~414feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~414feeder_combout\ = \alu|Mux7~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux7~3_combout\,
	combout => \regFile|rt_mem|s_memory~414feeder_combout\);

-- Location: FF_X72_Y36_N21
\regFile|rt_mem|s_memory~414\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~414feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~414_q\);

-- Location: FF_X70_Y33_N9
\regFile|rt_mem|s_memory~382\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux7~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~382_q\);

-- Location: FF_X70_Y33_N19
\regFile|rt_mem|s_memory~318\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux7~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~318_q\);

-- Location: LCCOMB_X70_Y33_N18
\regFile|rt_mem|s_memory~1141\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1141_combout\ = (\intMem|Mux8~0_combout\ & ((!\intMem|Mux9~2_combout\))) # (!\intMem|Mux8~0_combout\ & (\regFile|rt_mem|s_memory~318_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \intMem|Mux8~0_combout\,
	datac => \regFile|rt_mem|s_memory~318_q\,
	datad => \intMem|Mux9~2_combout\,
	combout => \regFile|rt_mem|s_memory~1141_combout\);

-- Location: LCCOMB_X70_Y33_N8
\regFile|rt_mem|s_memory~1142\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1142_combout\ = (\intMem|Mux8~0_combout\ & ((\regFile|rt_mem|s_memory~1141_combout\ & (\regFile|rt_mem|s_memory~414_q\)) # (!\regFile|rt_mem|s_memory~1141_combout\ & ((\regFile|rt_mem|s_memory~382_q\))))) # 
-- (!\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~1141_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~414_q\,
	datab => \intMem|Mux8~0_combout\,
	datac => \regFile|rt_mem|s_memory~382_q\,
	datad => \regFile|rt_mem|s_memory~1141_combout\,
	combout => \regFile|rt_mem|s_memory~1142_combout\);

-- Location: LCCOMB_X69_Y26_N14
\regFile|rt_mem|s_memory~222feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~222feeder_combout\ = \alu|Mux7~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux7~3_combout\,
	combout => \regFile|rt_mem|s_memory~222feeder_combout\);

-- Location: FF_X69_Y26_N15
\regFile|rt_mem|s_memory~222\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~222feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~222_q\);

-- Location: FF_X69_Y31_N1
\regFile|rt_mem|s_memory~286\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux7~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~286_q\);

-- Location: LCCOMB_X73_Y33_N16
\regFile|rt_mem|s_memory~190feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~190feeder_combout\ = \alu|Mux7~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux7~3_combout\,
	combout => \regFile|rt_mem|s_memory~190feeder_combout\);

-- Location: FF_X73_Y33_N17
\regFile|rt_mem|s_memory~190\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~190feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~190_q\);

-- Location: FF_X73_Y33_N3
\regFile|rt_mem|s_memory~254\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux7~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~254_q\);

-- Location: LCCOMB_X73_Y33_N2
\regFile|rt_mem|s_memory~1143\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1143_combout\ = (\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~254_q\) # (!\intMem|Mux9~2_combout\)))) # (!\intMem|Mux8~0_combout\ & (\regFile|rt_mem|s_memory~190_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux8~0_combout\,
	datab => \regFile|rt_mem|s_memory~190_q\,
	datac => \regFile|rt_mem|s_memory~254_q\,
	datad => \intMem|Mux9~2_combout\,
	combout => \regFile|rt_mem|s_memory~1143_combout\);

-- Location: LCCOMB_X69_Y31_N0
\regFile|rt_mem|s_memory~1144\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1144_combout\ = (\intMem|Mux9~1_combout\ & (((\regFile|rt_mem|s_memory~1143_combout\)))) # (!\intMem|Mux9~1_combout\ & ((\regFile|rt_mem|s_memory~1143_combout\ & ((\regFile|rt_mem|s_memory~286_q\))) # 
-- (!\regFile|rt_mem|s_memory~1143_combout\ & (\regFile|rt_mem|s_memory~222_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux9~1_combout\,
	datab => \regFile|rt_mem|s_memory~222_q\,
	datac => \regFile|rt_mem|s_memory~286_q\,
	datad => \regFile|rt_mem|s_memory~1143_combout\,
	combout => \regFile|rt_mem|s_memory~1144_combout\);

-- Location: LCCOMB_X69_Y28_N6
\regFile|rt_mem|s_memory~126feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~126feeder_combout\ = \alu|Mux7~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux7~3_combout\,
	combout => \regFile|rt_mem|s_memory~126feeder_combout\);

-- Location: FF_X69_Y28_N7
\regFile|rt_mem|s_memory~126\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~126feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~126_q\);

-- Location: FF_X65_Y31_N13
\regFile|rt_mem|s_memory~158\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux7~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~158_q\);

-- Location: FF_X63_Y27_N29
\regFile|rt_mem|s_memory~62\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux7~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~62_q\);

-- Location: LCCOMB_X63_Y27_N28
\regFile|rt_mem|s_memory~1145\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1145_combout\ = (\intMem|Mux8~0_combout\ & (!\intMem|Mux9~2_combout\)) # (!\intMem|Mux8~0_combout\ & ((\regFile|rt_mem|s_memory~62_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \intMem|Mux9~2_combout\,
	datac => \regFile|rt_mem|s_memory~62_q\,
	datad => \intMem|Mux8~0_combout\,
	combout => \regFile|rt_mem|s_memory~1145_combout\);

-- Location: LCCOMB_X65_Y31_N12
\regFile|rt_mem|s_memory~1146\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1146_combout\ = (\intMem|Mux8~0_combout\ & ((\regFile|rt_mem|s_memory~1145_combout\ & ((\regFile|rt_mem|s_memory~158_q\))) # (!\regFile|rt_mem|s_memory~1145_combout\ & (\regFile|rt_mem|s_memory~126_q\)))) # 
-- (!\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~1145_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~126_q\,
	datab => \intMem|Mux8~0_combout\,
	datac => \regFile|rt_mem|s_memory~158_q\,
	datad => \regFile|rt_mem|s_memory~1145_combout\,
	combout => \regFile|rt_mem|s_memory~1146_combout\);

-- Location: LCCOMB_X65_Y31_N18
\regFile|rt_mem|s_memory~1147\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1147_combout\ = (\intMem|Mux5~0_combout\ & ((\intMem|Mux2~1_combout\ & (\regFile|rt_mem|s_memory~1144_combout\)) # (!\intMem|Mux2~1_combout\ & ((\regFile|rt_mem|s_memory~1146_combout\))))) # (!\intMem|Mux5~0_combout\ & 
-- (\intMem|Mux2~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux5~0_combout\,
	datab => \intMem|Mux2~1_combout\,
	datac => \regFile|rt_mem|s_memory~1144_combout\,
	datad => \regFile|rt_mem|s_memory~1146_combout\,
	combout => \regFile|rt_mem|s_memory~1147_combout\);

-- Location: LCCOMB_X65_Y31_N4
\regFile|rt_mem|s_memory~1150\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1150_combout\ = (\intMem|Mux5~0_combout\ & (((\regFile|rt_mem|s_memory~1147_combout\)))) # (!\intMem|Mux5~0_combout\ & ((\regFile|rt_mem|s_memory~1147_combout\ & (\regFile|rt_mem|s_memory~1149_combout\)) # 
-- (!\regFile|rt_mem|s_memory~1147_combout\ & ((\regFile|rt_mem|s_memory~1142_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux5~0_combout\,
	datab => \regFile|rt_mem|s_memory~1149_combout\,
	datac => \regFile|rt_mem|s_memory~1142_combout\,
	datad => \regFile|rt_mem|s_memory~1147_combout\,
	combout => \regFile|rt_mem|s_memory~1150_combout\);

-- Location: LCCOMB_X65_Y31_N0
\muxALU|muxOut[24]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxALU|muxOut[24]~69_combout\ = (\muxALU|muxOut[31]~52_combout\) # ((!\SW[6]~input_o\ & (!\regFile|rt_mem|Equal0~0_combout\ & \regFile|rt_mem|s_memory~1150_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[6]~input_o\,
	datab => \regFile|rt_mem|Equal0~0_combout\,
	datac => \regFile|rt_mem|s_memory~1150_combout\,
	datad => \muxALU|muxOut[31]~52_combout\,
	combout => \muxALU|muxOut[24]~69_combout\);

-- Location: LCCOMB_X66_Y30_N18
\alu|s_diff[25]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|s_diff[25]~50_combout\ = (\muxALU|muxOut[25]~68_combout\ & ((\regFile|rs_mem|readData[25]~7_combout\ & (!\alu|s_diff[24]~49\)) # (!\regFile|rs_mem|readData[25]~7_combout\ & ((\alu|s_diff[24]~49\) # (GND))))) # (!\muxALU|muxOut[25]~68_combout\ & 
-- ((\regFile|rs_mem|readData[25]~7_combout\ & (\alu|s_diff[24]~49\ & VCC)) # (!\regFile|rs_mem|readData[25]~7_combout\ & (!\alu|s_diff[24]~49\))))
-- \alu|s_diff[25]~51\ = CARRY((\muxALU|muxOut[25]~68_combout\ & ((!\alu|s_diff[24]~49\) # (!\regFile|rs_mem|readData[25]~7_combout\))) # (!\muxALU|muxOut[25]~68_combout\ & (!\regFile|rs_mem|readData[25]~7_combout\ & !\alu|s_diff[24]~49\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \muxALU|muxOut[25]~68_combout\,
	datab => \regFile|rs_mem|readData[25]~7_combout\,
	datad => VCC,
	cin => \alu|s_diff[24]~49\,
	combout => \alu|s_diff[25]~50_combout\,
	cout => \alu|s_diff[25]~51\);

-- Location: LCCOMB_X66_Y28_N22
\alu|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux6~0_combout\ = (\ALUCtrl|Mux4~0_combout\ & (((\alu|s_diff[25]~50_combout\)))) # (!\ALUCtrl|Mux4~0_combout\ & (!\regFile|rs_mem|readData[25]~7_combout\ & ((!\muxALU|muxOut[25]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|readData[25]~7_combout\,
	datab => \ALUCtrl|Mux4~0_combout\,
	datac => \alu|s_diff[25]~50_combout\,
	datad => \muxALU|muxOut[25]~68_combout\,
	combout => \alu|Mux6~0_combout\);

-- Location: LCCOMB_X67_Y28_N30
\alu|Mux6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux6~1_combout\ = (\ALUCtrl|Mux5~1_combout\ & ((\regFile|rs_mem|readData[25]~7_combout\ & ((!\muxALU|muxOut[25]~68_combout\) # (!\ALUCtrl|Mux4~0_combout\))) # (!\regFile|rs_mem|readData[25]~7_combout\ & ((\muxALU|muxOut[25]~68_combout\))))) # 
-- (!\ALUCtrl|Mux5~1_combout\ & ((\ALUCtrl|Mux4~0_combout\) # ((\regFile|rs_mem|readData[25]~7_combout\ & \muxALU|muxOut[25]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCtrl|Mux4~0_combout\,
	datab => \regFile|rs_mem|readData[25]~7_combout\,
	datac => \ALUCtrl|Mux5~1_combout\,
	datad => \muxALU|muxOut[25]~68_combout\,
	combout => \alu|Mux6~1_combout\);

-- Location: LCCOMB_X67_Y30_N18
\alu|Add0~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0~50_combout\ = (\regFile|rs_mem|readData[25]~7_combout\ & ((\muxALU|muxOut[25]~68_combout\ & (\alu|Add0~49\ & VCC)) # (!\muxALU|muxOut[25]~68_combout\ & (!\alu|Add0~49\)))) # (!\regFile|rs_mem|readData[25]~7_combout\ & 
-- ((\muxALU|muxOut[25]~68_combout\ & (!\alu|Add0~49\)) # (!\muxALU|muxOut[25]~68_combout\ & ((\alu|Add0~49\) # (GND)))))
-- \alu|Add0~51\ = CARRY((\regFile|rs_mem|readData[25]~7_combout\ & (!\muxALU|muxOut[25]~68_combout\ & !\alu|Add0~49\)) # (!\regFile|rs_mem|readData[25]~7_combout\ & ((!\alu|Add0~49\) # (!\muxALU|muxOut[25]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|readData[25]~7_combout\,
	datab => \muxALU|muxOut[25]~68_combout\,
	datad => VCC,
	cin => \alu|Add0~49\,
	combout => \alu|Add0~50_combout\,
	cout => \alu|Add0~51\);

-- Location: LCCOMB_X67_Y28_N28
\alu|Mux6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux6~2_combout\ = (\alu|Mux6~1_combout\ & (((\ALUCtrl|Mux5~1_combout\) # (\alu|Add0~50_combout\)) # (!\ALUCtrl|Mux4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCtrl|Mux4~0_combout\,
	datab => \ALUCtrl|Mux5~1_combout\,
	datac => \alu|Mux6~1_combout\,
	datad => \alu|Add0~50_combout\,
	combout => \alu|Mux6~2_combout\);

-- Location: LCCOMB_X66_Y28_N8
\alu|Mux6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux6~3_combout\ = (\ALUCtrl|Mux3~1_combout\ & (\alu|Mux1~2_combout\ & (\alu|Mux6~0_combout\))) # (!\ALUCtrl|Mux3~1_combout\ & ((\alu|Mux6~2_combout\) # ((\alu|Mux1~2_combout\ & \alu|Mux6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCtrl|Mux3~1_combout\,
	datab => \alu|Mux1~2_combout\,
	datac => \alu|Mux6~0_combout\,
	datad => \alu|Mux6~2_combout\,
	combout => \alu|Mux6~3_combout\);

-- Location: LCCOMB_X66_Y28_N4
\regFile|rs_mem|s_memory~415feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~415feeder_combout\ = \alu|Mux6~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux6~3_combout\,
	combout => \regFile|rs_mem|s_memory~415feeder_combout\);

-- Location: FF_X66_Y28_N5
\regFile|rs_mem|s_memory~415\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~415feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~415_q\);

-- Location: FF_X66_Y28_N15
\regFile|rs_mem|s_memory~543\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux6~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~543_q\);

-- Location: LCCOMB_X62_Y28_N20
\regFile|rs_mem|s_memory~479feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~479feeder_combout\ = \alu|Mux6~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux6~3_combout\,
	combout => \regFile|rs_mem|s_memory~479feeder_combout\);

-- Location: FF_X62_Y28_N21
\regFile|rs_mem|s_memory~479\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~479feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~479_q\);

-- Location: FF_X66_Y30_N5
\regFile|rs_mem|s_memory~351\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux6~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~351_q\);

-- Location: LCCOMB_X65_Y28_N24
\regFile|rs_mem|s_memory~1316\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1316_combout\ = (\intMem|Mux3~1_combout\ & ((\regFile|rs_mem|s_memory~479_q\) # ((\intMem|Mux4~4_combout\)))) # (!\intMem|Mux3~1_combout\ & (((\regFile|rs_mem|s_memory~351_q\ & !\intMem|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~479_q\,
	datab => \regFile|rs_mem|s_memory~351_q\,
	datac => \intMem|Mux3~1_combout\,
	datad => \intMem|Mux4~4_combout\,
	combout => \regFile|rs_mem|s_memory~1316_combout\);

-- Location: LCCOMB_X66_Y28_N14
\regFile|rs_mem|s_memory~1317\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1317_combout\ = (\intMem|Mux4~4_combout\ & ((\regFile|rs_mem|s_memory~1316_combout\ & ((\regFile|rs_mem|s_memory~543_q\))) # (!\regFile|rs_mem|s_memory~1316_combout\ & (\regFile|rs_mem|s_memory~415_q\)))) # 
-- (!\intMem|Mux4~4_combout\ & (((\regFile|rs_mem|s_memory~1316_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux4~4_combout\,
	datab => \regFile|rs_mem|s_memory~415_q\,
	datac => \regFile|rs_mem|s_memory~543_q\,
	datad => \regFile|rs_mem|s_memory~1316_combout\,
	combout => \regFile|rs_mem|s_memory~1317_combout\);

-- Location: LCCOMB_X70_Y24_N8
\regFile|rs_mem|s_memory~191feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~191feeder_combout\ = \alu|Mux6~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux6~3_combout\,
	combout => \regFile|rs_mem|s_memory~191feeder_combout\);

-- Location: FF_X70_Y24_N9
\regFile|rs_mem|s_memory~191\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~191feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~191_q\);

-- Location: FF_X67_Y28_N27
\regFile|rs_mem|s_memory~255\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux6~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~255_q\);

-- Location: FF_X67_Y28_N13
\regFile|rs_mem|s_memory~63\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux6~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~63_q\);

-- Location: LCCOMB_X69_Y28_N24
\regFile|rs_mem|s_memory~127feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~127feeder_combout\ = \alu|Mux6~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux6~3_combout\,
	combout => \regFile|rs_mem|s_memory~127feeder_combout\);

-- Location: FF_X69_Y28_N25
\regFile|rs_mem|s_memory~127\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~127feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~127_q\);

-- Location: LCCOMB_X67_Y28_N12
\regFile|rs_mem|s_memory~1313\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1313_combout\ = (\intMem|Mux4~4_combout\ & ((\intMem|Mux3~1_combout\) # ((\regFile|rs_mem|s_memory~127_q\)))) # (!\intMem|Mux4~4_combout\ & (!\intMem|Mux3~1_combout\ & (\regFile|rs_mem|s_memory~63_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux4~4_combout\,
	datab => \intMem|Mux3~1_combout\,
	datac => \regFile|rs_mem|s_memory~63_q\,
	datad => \regFile|rs_mem|s_memory~127_q\,
	combout => \regFile|rs_mem|s_memory~1313_combout\);

-- Location: LCCOMB_X67_Y28_N26
\regFile|rs_mem|s_memory~1314\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1314_combout\ = (\intMem|Mux3~1_combout\ & ((\regFile|rs_mem|s_memory~1313_combout\ & ((\regFile|rs_mem|s_memory~255_q\))) # (!\regFile|rs_mem|s_memory~1313_combout\ & (\regFile|rs_mem|s_memory~191_q\)))) # 
-- (!\intMem|Mux3~1_combout\ & (((\regFile|rs_mem|s_memory~1313_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~191_q\,
	datab => \intMem|Mux3~1_combout\,
	datac => \regFile|rs_mem|s_memory~255_q\,
	datad => \regFile|rs_mem|s_memory~1313_combout\,
	combout => \regFile|rs_mem|s_memory~1314_combout\);

-- Location: LCCOMB_X59_Y30_N4
\regFile|rs_mem|s_memory~447feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~447feeder_combout\ = \alu|Mux6~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux6~3_combout\,
	combout => \regFile|rs_mem|s_memory~447feeder_combout\);

-- Location: FF_X59_Y30_N5
\regFile|rs_mem|s_memory~447\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~447feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~447_q\);

-- Location: FF_X65_Y30_N21
\regFile|rs_mem|s_memory~511\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux6~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~511_q\);

-- Location: LCCOMB_X62_Y33_N28
\regFile|rs_mem|s_memory~383feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~383feeder_combout\ = \alu|Mux6~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux6~3_combout\,
	combout => \regFile|rs_mem|s_memory~383feeder_combout\);

-- Location: FF_X62_Y33_N29
\regFile|rs_mem|s_memory~383\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~383feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~383_q\);

-- Location: FF_X62_Y33_N11
\regFile|rs_mem|s_memory~319\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux6~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~319_q\);

-- Location: LCCOMB_X62_Y33_N10
\regFile|rs_mem|s_memory~1311\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1311_combout\ = (\intMem|Mux3~1_combout\ & (((\intMem|Mux4~4_combout\)))) # (!\intMem|Mux3~1_combout\ & ((\intMem|Mux4~4_combout\ & (\regFile|rs_mem|s_memory~383_q\)) # (!\intMem|Mux4~4_combout\ & 
-- ((\regFile|rs_mem|s_memory~319_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~383_q\,
	datab => \intMem|Mux3~1_combout\,
	datac => \regFile|rs_mem|s_memory~319_q\,
	datad => \intMem|Mux4~4_combout\,
	combout => \regFile|rs_mem|s_memory~1311_combout\);

-- Location: LCCOMB_X65_Y30_N20
\regFile|rs_mem|s_memory~1312\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1312_combout\ = (\intMem|Mux3~1_combout\ & ((\regFile|rs_mem|s_memory~1311_combout\ & ((\regFile|rs_mem|s_memory~511_q\))) # (!\regFile|rs_mem|s_memory~1311_combout\ & (\regFile|rs_mem|s_memory~447_q\)))) # 
-- (!\intMem|Mux3~1_combout\ & (((\regFile|rs_mem|s_memory~1311_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux3~1_combout\,
	datab => \regFile|rs_mem|s_memory~447_q\,
	datac => \regFile|rs_mem|s_memory~511_q\,
	datad => \regFile|rs_mem|s_memory~1311_combout\,
	combout => \regFile|rs_mem|s_memory~1312_combout\);

-- Location: LCCOMB_X67_Y28_N4
\regFile|rs_mem|s_memory~1315\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1315_combout\ = (\intMem|Mux5~0_combout\ & ((\intMem|Mux2~1_combout\ & ((\regFile|rs_mem|s_memory~1312_combout\))) # (!\intMem|Mux2~1_combout\ & (\regFile|rs_mem|s_memory~1314_combout\)))) # (!\intMem|Mux5~0_combout\ & 
-- (((\intMem|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~1314_combout\,
	datab => \intMem|Mux5~0_combout\,
	datac => \intMem|Mux2~1_combout\,
	datad => \regFile|rs_mem|s_memory~1312_combout\,
	combout => \regFile|rs_mem|s_memory~1315_combout\);

-- Location: LCCOMB_X72_Y32_N22
\regFile|rs_mem|s_memory~223feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~223feeder_combout\ = \alu|Mux6~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux6~3_combout\,
	combout => \regFile|rs_mem|s_memory~223feeder_combout\);

-- Location: FF_X72_Y32_N23
\regFile|rs_mem|s_memory~223\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~223feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~223_q\);

-- Location: FF_X68_Y36_N13
\regFile|rs_mem|s_memory~95\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux6~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~95_q\);

-- Location: LCCOMB_X68_Y36_N12
\regFile|rs_mem|s_memory~1309\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1309_combout\ = (\intMem|Mux4~4_combout\ & (((\intMem|Mux3~1_combout\)))) # (!\intMem|Mux4~4_combout\ & ((\intMem|Mux3~1_combout\ & (\regFile|rs_mem|s_memory~223_q\)) # (!\intMem|Mux3~1_combout\ & 
-- ((\regFile|rs_mem|s_memory~95_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~223_q\,
	datab => \intMem|Mux4~4_combout\,
	datac => \regFile|rs_mem|s_memory~95_q\,
	datad => \intMem|Mux3~1_combout\,
	combout => \regFile|rs_mem|s_memory~1309_combout\);

-- Location: FF_X69_Y33_N19
\regFile|rs_mem|s_memory~159\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux6~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~159_q\);

-- Location: FF_X69_Y32_N29
\regFile|rs_mem|s_memory~287\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux6~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~287_q\);

-- Location: LCCOMB_X69_Y32_N28
\regFile|rs_mem|s_memory~1310\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1310_combout\ = (\regFile|rs_mem|s_memory~1309_combout\ & (((\regFile|rs_mem|s_memory~287_q\) # (!\intMem|Mux4~4_combout\)))) # (!\regFile|rs_mem|s_memory~1309_combout\ & (\regFile|rs_mem|s_memory~159_q\ & 
-- ((\intMem|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~1309_combout\,
	datab => \regFile|rs_mem|s_memory~159_q\,
	datac => \regFile|rs_mem|s_memory~287_q\,
	datad => \intMem|Mux4~4_combout\,
	combout => \regFile|rs_mem|s_memory~1310_combout\);

-- Location: LCCOMB_X67_Y28_N6
\regFile|rs_mem|s_memory~1318\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1318_combout\ = (\intMem|Mux5~0_combout\ & (((\regFile|rs_mem|s_memory~1315_combout\)))) # (!\intMem|Mux5~0_combout\ & ((\regFile|rs_mem|s_memory~1315_combout\ & (\regFile|rs_mem|s_memory~1317_combout\)) # 
-- (!\regFile|rs_mem|s_memory~1315_combout\ & ((\regFile|rs_mem|s_memory~1310_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~1317_combout\,
	datab => \intMem|Mux5~0_combout\,
	datac => \regFile|rs_mem|s_memory~1315_combout\,
	datad => \regFile|rs_mem|s_memory~1310_combout\,
	combout => \regFile|rs_mem|s_memory~1318_combout\);

-- Location: LCCOMB_X67_Y28_N24
\regFile|rs_mem|readData[25]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|readData[25]~7_combout\ = (!\regFile|rs_mem|Equal0~0_combout\ & \regFile|rs_mem|s_memory~1318_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|Equal0~0_combout\,
	datad => \regFile|rs_mem|s_memory~1318_combout\,
	combout => \regFile|rs_mem|readData[25]~7_combout\);

-- Location: LCCOMB_X67_Y30_N20
\alu|Add0~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0~52_combout\ = ((\muxALU|muxOut[26]~67_combout\ $ (\regFile|rs_mem|readData[26]~6_combout\ $ (!\alu|Add0~51\)))) # (GND)
-- \alu|Add0~53\ = CARRY((\muxALU|muxOut[26]~67_combout\ & ((\regFile|rs_mem|readData[26]~6_combout\) # (!\alu|Add0~51\))) # (!\muxALU|muxOut[26]~67_combout\ & (\regFile|rs_mem|readData[26]~6_combout\ & !\alu|Add0~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \muxALU|muxOut[26]~67_combout\,
	datab => \regFile|rs_mem|readData[26]~6_combout\,
	datad => VCC,
	cin => \alu|Add0~51\,
	combout => \alu|Add0~52_combout\,
	cout => \alu|Add0~53\);

-- Location: LCCOMB_X66_Y29_N4
\alu|Mux5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux5~3_combout\ = (\alu|Mux5~2_combout\ & ((\ALUCtrl|Mux5~1_combout\) # ((\alu|Add0~52_combout\) # (!\ALUCtrl|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCtrl|Mux5~1_combout\,
	datab => \ALUCtrl|Mux4~0_combout\,
	datac => \alu|Mux5~2_combout\,
	datad => \alu|Add0~52_combout\,
	combout => \alu|Mux5~3_combout\);

-- Location: LCCOMB_X63_Y30_N28
\alu|Mux5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux5~4_combout\ = (!\muxALU|muxOut[26]~67_combout\ & (!\ALUCtrl|Mux4~0_combout\ & (\alu|Mux1~2_combout\ & !\regFile|rs_mem|readData[26]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxALU|muxOut[26]~67_combout\,
	datab => \ALUCtrl|Mux4~0_combout\,
	datac => \alu|Mux1~2_combout\,
	datad => \regFile|rs_mem|readData[26]~6_combout\,
	combout => \alu|Mux5~4_combout\);

-- Location: LCCOMB_X66_Y30_N20
\alu|s_diff[26]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|s_diff[26]~52_combout\ = ((\muxALU|muxOut[26]~67_combout\ $ (\regFile|rs_mem|readData[26]~6_combout\ $ (\alu|s_diff[25]~51\)))) # (GND)
-- \alu|s_diff[26]~53\ = CARRY((\muxALU|muxOut[26]~67_combout\ & (\regFile|rs_mem|readData[26]~6_combout\ & !\alu|s_diff[25]~51\)) # (!\muxALU|muxOut[26]~67_combout\ & ((\regFile|rs_mem|readData[26]~6_combout\) # (!\alu|s_diff[25]~51\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \muxALU|muxOut[26]~67_combout\,
	datab => \regFile|rs_mem|readData[26]~6_combout\,
	datad => VCC,
	cin => \alu|s_diff[25]~51\,
	combout => \alu|s_diff[26]~52_combout\,
	cout => \alu|s_diff[26]~53\);

-- Location: LCCOMB_X63_Y30_N18
\alu|Mux5~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux5~5_combout\ = (\alu|Mux5~4_combout\) # ((\ALUCtrl|Mux4~0_combout\ & (\alu|Mux1~2_combout\ & \alu|s_diff[26]~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux5~4_combout\,
	datab => \ALUCtrl|Mux4~0_combout\,
	datac => \alu|Mux1~2_combout\,
	datad => \alu|s_diff[26]~52_combout\,
	combout => \alu|Mux5~5_combout\);

-- Location: LCCOMB_X62_Y29_N2
\alu|Mux5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux5~6_combout\ = (\alu|Mux5~5_combout\) # ((!\ALUCtrl|Mux3~1_combout\ & \alu|Mux5~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALUCtrl|Mux3~1_combout\,
	datac => \alu|Mux5~3_combout\,
	datad => \alu|Mux5~5_combout\,
	combout => \alu|Mux5~6_combout\);

-- Location: LCCOMB_X62_Y29_N24
\regFile|rt_mem|s_memory~416feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~416feeder_combout\ = \alu|Mux5~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux5~6_combout\,
	combout => \regFile|rt_mem|s_memory~416feeder_combout\);

-- Location: FF_X62_Y29_N25
\regFile|rt_mem|s_memory~416\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~416feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~416_q\);

-- Location: FF_X70_Y33_N3
\regFile|rt_mem|s_memory~384\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux5~6_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~384_q\);

-- Location: FF_X70_Y33_N13
\regFile|rt_mem|s_memory~320\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux5~6_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~320_q\);

-- Location: LCCOMB_X70_Y33_N12
\regFile|rt_mem|s_memory~1121\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1121_combout\ = (\intMem|Mux8~0_combout\ & ((!\intMem|Mux9~2_combout\))) # (!\intMem|Mux8~0_combout\ & (\regFile|rt_mem|s_memory~320_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \intMem|Mux8~0_combout\,
	datac => \regFile|rt_mem|s_memory~320_q\,
	datad => \intMem|Mux9~2_combout\,
	combout => \regFile|rt_mem|s_memory~1121_combout\);

-- Location: LCCOMB_X70_Y33_N2
\regFile|rt_mem|s_memory~1122\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1122_combout\ = (\intMem|Mux8~0_combout\ & ((\regFile|rt_mem|s_memory~1121_combout\ & (\regFile|rt_mem|s_memory~416_q\)) # (!\regFile|rt_mem|s_memory~1121_combout\ & ((\regFile|rt_mem|s_memory~384_q\))))) # 
-- (!\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~1121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux8~0_combout\,
	datab => \regFile|rt_mem|s_memory~416_q\,
	datac => \regFile|rt_mem|s_memory~384_q\,
	datad => \regFile|rt_mem|s_memory~1121_combout\,
	combout => \regFile|rt_mem|s_memory~1122_combout\);

-- Location: LCCOMB_X61_Y29_N18
\regFile|rt_mem|s_memory~192feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~192feeder_combout\ = \alu|Mux5~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux5~6_combout\,
	combout => \regFile|rt_mem|s_memory~192feeder_combout\);

-- Location: FF_X61_Y29_N19
\regFile|rt_mem|s_memory~192\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~192feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~192_q\);

-- Location: FF_X66_Y27_N3
\regFile|rt_mem|s_memory~256\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux5~6_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~256_q\);

-- Location: LCCOMB_X66_Y27_N2
\regFile|rt_mem|s_memory~1123\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1123_combout\ = (\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~256_q\)) # (!\intMem|Mux9~2_combout\))) # (!\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~192_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux9~2_combout\,
	datab => \regFile|rt_mem|s_memory~192_q\,
	datac => \regFile|rt_mem|s_memory~256_q\,
	datad => \intMem|Mux8~0_combout\,
	combout => \regFile|rt_mem|s_memory~1123_combout\);

-- Location: FF_X66_Y27_N29
\regFile|rt_mem|s_memory~288\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux5~6_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~288_q\);

-- Location: LCCOMB_X69_Y26_N8
\regFile|rt_mem|s_memory~224feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~224feeder_combout\ = \alu|Mux5~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux5~6_combout\,
	combout => \regFile|rt_mem|s_memory~224feeder_combout\);

-- Location: FF_X69_Y26_N9
\regFile|rt_mem|s_memory~224\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~224feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~224_q\);

-- Location: LCCOMB_X66_Y27_N28
\regFile|rt_mem|s_memory~1124\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1124_combout\ = (\intMem|Mux9~1_combout\ & (\regFile|rt_mem|s_memory~1123_combout\)) # (!\intMem|Mux9~1_combout\ & ((\regFile|rt_mem|s_memory~1123_combout\ & (\regFile|rt_mem|s_memory~288_q\)) # 
-- (!\regFile|rt_mem|s_memory~1123_combout\ & ((\regFile|rt_mem|s_memory~224_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux9~1_combout\,
	datab => \regFile|rt_mem|s_memory~1123_combout\,
	datac => \regFile|rt_mem|s_memory~288_q\,
	datad => \regFile|rt_mem|s_memory~224_q\,
	combout => \regFile|rt_mem|s_memory~1124_combout\);

-- Location: LCCOMB_X70_Y36_N24
\regFile|rt_mem|s_memory~128feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~128feeder_combout\ = \alu|Mux5~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux5~6_combout\,
	combout => \regFile|rt_mem|s_memory~128feeder_combout\);

-- Location: FF_X70_Y36_N25
\regFile|rt_mem|s_memory~128\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~128feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~128_q\);

-- Location: FF_X69_Y36_N25
\regFile|rt_mem|s_memory~160\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux5~6_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~160_q\);

-- Location: FF_X70_Y36_N3
\regFile|rt_mem|s_memory~64\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux5~6_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~64_q\);

-- Location: LCCOMB_X70_Y36_N2
\regFile|rt_mem|s_memory~1125\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1125_combout\ = (\intMem|Mux8~0_combout\ & ((!\intMem|Mux9~2_combout\))) # (!\intMem|Mux8~0_combout\ & (\regFile|rt_mem|s_memory~64_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \intMem|Mux8~0_combout\,
	datac => \regFile|rt_mem|s_memory~64_q\,
	datad => \intMem|Mux9~2_combout\,
	combout => \regFile|rt_mem|s_memory~1125_combout\);

-- Location: LCCOMB_X69_Y36_N24
\regFile|rt_mem|s_memory~1126\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1126_combout\ = (\intMem|Mux8~0_combout\ & ((\regFile|rt_mem|s_memory~1125_combout\ & ((\regFile|rt_mem|s_memory~160_q\))) # (!\regFile|rt_mem|s_memory~1125_combout\ & (\regFile|rt_mem|s_memory~128_q\)))) # 
-- (!\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~1125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux8~0_combout\,
	datab => \regFile|rt_mem|s_memory~128_q\,
	datac => \regFile|rt_mem|s_memory~160_q\,
	datad => \regFile|rt_mem|s_memory~1125_combout\,
	combout => \regFile|rt_mem|s_memory~1126_combout\);

-- Location: LCCOMB_X66_Y27_N30
\regFile|rt_mem|s_memory~1127\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1127_combout\ = (\intMem|Mux2~1_combout\ & ((\regFile|rt_mem|s_memory~1124_combout\) # ((!\intMem|Mux5~0_combout\)))) # (!\intMem|Mux2~1_combout\ & (((\intMem|Mux5~0_combout\ & \regFile|rt_mem|s_memory~1126_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux2~1_combout\,
	datab => \regFile|rt_mem|s_memory~1124_combout\,
	datac => \intMem|Mux5~0_combout\,
	datad => \regFile|rt_mem|s_memory~1126_combout\,
	combout => \regFile|rt_mem|s_memory~1127_combout\);

-- Location: LCCOMB_X70_Y25_N10
\regFile|rt_mem|s_memory~480feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~480feeder_combout\ = \alu|Mux5~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux5~6_combout\,
	combout => \regFile|rt_mem|s_memory~480feeder_combout\);

-- Location: FF_X70_Y25_N11
\regFile|rt_mem|s_memory~480\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~480feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~480_q\);

-- Location: FF_X70_Y29_N21
\regFile|rt_mem|s_memory~544\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux5~6_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~544_q\);

-- Location: LCCOMB_X73_Y29_N8
\regFile|rt_mem|s_memory~448feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~448feeder_combout\ = \alu|Mux5~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux5~6_combout\,
	combout => \regFile|rt_mem|s_memory~448feeder_combout\);

-- Location: FF_X73_Y29_N9
\regFile|rt_mem|s_memory~448\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~448feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~448_q\);

-- Location: FF_X70_Y29_N7
\regFile|rt_mem|s_memory~512\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux5~6_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~512_q\);

-- Location: LCCOMB_X70_Y29_N6
\regFile|rt_mem|s_memory~1128\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1128_combout\ = (\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~512_q\) # (!\intMem|Mux9~2_combout\)))) # (!\intMem|Mux8~0_combout\ & (\regFile|rt_mem|s_memory~448_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~448_q\,
	datab => \intMem|Mux8~0_combout\,
	datac => \regFile|rt_mem|s_memory~512_q\,
	datad => \intMem|Mux9~2_combout\,
	combout => \regFile|rt_mem|s_memory~1128_combout\);

-- Location: LCCOMB_X70_Y29_N20
\regFile|rt_mem|s_memory~1129\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1129_combout\ = (\intMem|Mux9~1_combout\ & (((\regFile|rt_mem|s_memory~1128_combout\)))) # (!\intMem|Mux9~1_combout\ & ((\regFile|rt_mem|s_memory~1128_combout\ & ((\regFile|rt_mem|s_memory~544_q\))) # 
-- (!\regFile|rt_mem|s_memory~1128_combout\ & (\regFile|rt_mem|s_memory~480_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux9~1_combout\,
	datab => \regFile|rt_mem|s_memory~480_q\,
	datac => \regFile|rt_mem|s_memory~544_q\,
	datad => \regFile|rt_mem|s_memory~1128_combout\,
	combout => \regFile|rt_mem|s_memory~1129_combout\);

-- Location: LCCOMB_X66_Y27_N24
\regFile|rt_mem|s_memory~1130\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1130_combout\ = (\intMem|Mux5~0_combout\ & (((\regFile|rt_mem|s_memory~1127_combout\)))) # (!\intMem|Mux5~0_combout\ & ((\regFile|rt_mem|s_memory~1127_combout\ & ((\regFile|rt_mem|s_memory~1129_combout\))) # 
-- (!\regFile|rt_mem|s_memory~1127_combout\ & (\regFile|rt_mem|s_memory~1122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~1122_combout\,
	datab => \intMem|Mux5~0_combout\,
	datac => \regFile|rt_mem|s_memory~1127_combout\,
	datad => \regFile|rt_mem|s_memory~1129_combout\,
	combout => \regFile|rt_mem|s_memory~1130_combout\);

-- Location: LCCOMB_X66_Y27_N4
\muxALU|muxOut[26]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxALU|muxOut[26]~67_combout\ = (\muxALU|muxOut[31]~52_combout\) # ((!\regFile|rt_mem|Equal0~0_combout\ & (!\SW[6]~input_o\ & \regFile|rt_mem|s_memory~1130_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|Equal0~0_combout\,
	datab => \SW[6]~input_o\,
	datac => \muxALU|muxOut[31]~52_combout\,
	datad => \regFile|rt_mem|s_memory~1130_combout\,
	combout => \muxALU|muxOut[26]~67_combout\);

-- Location: LCCOMB_X67_Y30_N22
\alu|Add0~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0~54_combout\ = (\regFile|rs_mem|readData[27]~5_combout\ & ((\muxALU|muxOut[27]~66_combout\ & (\alu|Add0~53\ & VCC)) # (!\muxALU|muxOut[27]~66_combout\ & (!\alu|Add0~53\)))) # (!\regFile|rs_mem|readData[27]~5_combout\ & 
-- ((\muxALU|muxOut[27]~66_combout\ & (!\alu|Add0~53\)) # (!\muxALU|muxOut[27]~66_combout\ & ((\alu|Add0~53\) # (GND)))))
-- \alu|Add0~55\ = CARRY((\regFile|rs_mem|readData[27]~5_combout\ & (!\muxALU|muxOut[27]~66_combout\ & !\alu|Add0~53\)) # (!\regFile|rs_mem|readData[27]~5_combout\ & ((!\alu|Add0~53\) # (!\muxALU|muxOut[27]~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|readData[27]~5_combout\,
	datab => \muxALU|muxOut[27]~66_combout\,
	datad => VCC,
	cin => \alu|Add0~53\,
	combout => \alu|Add0~54_combout\,
	cout => \alu|Add0~55\);

-- Location: LCCOMB_X67_Y29_N16
\alu|Mux4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux4~2_combout\ = (\alu|Mux4~1_combout\ & ((\ALUCtrl|Mux5~1_combout\) # ((\alu|Add0~54_combout\) # (!\ALUCtrl|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCtrl|Mux5~1_combout\,
	datab => \alu|Mux4~1_combout\,
	datac => \ALUCtrl|Mux4~0_combout\,
	datad => \alu|Add0~54_combout\,
	combout => \alu|Mux4~2_combout\);

-- Location: LCCOMB_X66_Y30_N22
\alu|s_diff[27]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|s_diff[27]~54_combout\ = (\muxALU|muxOut[27]~66_combout\ & ((\regFile|rs_mem|readData[27]~5_combout\ & (!\alu|s_diff[26]~53\)) # (!\regFile|rs_mem|readData[27]~5_combout\ & ((\alu|s_diff[26]~53\) # (GND))))) # (!\muxALU|muxOut[27]~66_combout\ & 
-- ((\regFile|rs_mem|readData[27]~5_combout\ & (\alu|s_diff[26]~53\ & VCC)) # (!\regFile|rs_mem|readData[27]~5_combout\ & (!\alu|s_diff[26]~53\))))
-- \alu|s_diff[27]~55\ = CARRY((\muxALU|muxOut[27]~66_combout\ & ((!\alu|s_diff[26]~53\) # (!\regFile|rs_mem|readData[27]~5_combout\))) # (!\muxALU|muxOut[27]~66_combout\ & (!\regFile|rs_mem|readData[27]~5_combout\ & !\alu|s_diff[26]~53\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \muxALU|muxOut[27]~66_combout\,
	datab => \regFile|rs_mem|readData[27]~5_combout\,
	datad => VCC,
	cin => \alu|s_diff[26]~53\,
	combout => \alu|s_diff[27]~54_combout\,
	cout => \alu|s_diff[27]~55\);

-- Location: LCCOMB_X67_Y29_N8
\alu|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux4~0_combout\ = (\ALUCtrl|Mux4~0_combout\ & (((\alu|s_diff[27]~54_combout\)))) # (!\ALUCtrl|Mux4~0_combout\ & (!\regFile|rs_mem|readData[27]~5_combout\ & ((!\muxALU|muxOut[27]~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCtrl|Mux4~0_combout\,
	datab => \regFile|rs_mem|readData[27]~5_combout\,
	datac => \alu|s_diff[27]~54_combout\,
	datad => \muxALU|muxOut[27]~66_combout\,
	combout => \alu|Mux4~0_combout\);

-- Location: LCCOMB_X68_Y29_N22
\alu|Mux4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux4~3_combout\ = (\ALUCtrl|Mux3~1_combout\ & (\alu|Mux1~2_combout\ & ((\alu|Mux4~0_combout\)))) # (!\ALUCtrl|Mux3~1_combout\ & ((\alu|Mux4~2_combout\) # ((\alu|Mux1~2_combout\ & \alu|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCtrl|Mux3~1_combout\,
	datab => \alu|Mux1~2_combout\,
	datac => \alu|Mux4~2_combout\,
	datad => \alu|Mux4~0_combout\,
	combout => \alu|Mux4~3_combout\);

-- Location: LCCOMB_X62_Y29_N6
\regFile|rs_mem|s_memory~417feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~417feeder_combout\ = \alu|Mux4~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux4~3_combout\,
	combout => \regFile|rs_mem|s_memory~417feeder_combout\);

-- Location: FF_X62_Y29_N7
\regFile|rs_mem|s_memory~417\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~417feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~417_q\);

-- Location: FF_X68_Y29_N9
\regFile|rs_mem|s_memory~545\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux4~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~545_q\);

-- Location: LCCOMB_X63_Y29_N20
\regFile|rs_mem|s_memory~481feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~481feeder_combout\ = \alu|Mux4~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux4~3_combout\,
	combout => \regFile|rs_mem|s_memory~481feeder_combout\);

-- Location: FF_X63_Y29_N21
\regFile|rs_mem|s_memory~481\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~481feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~481_q\);

-- Location: FF_X63_Y29_N23
\regFile|rs_mem|s_memory~353\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux4~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~353_q\);

-- Location: LCCOMB_X63_Y29_N22
\regFile|rs_mem|s_memory~1296\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1296_combout\ = (\intMem|Mux4~4_combout\ & (((\intMem|Mux3~1_combout\)))) # (!\intMem|Mux4~4_combout\ & ((\intMem|Mux3~1_combout\ & (\regFile|rs_mem|s_memory~481_q\)) # (!\intMem|Mux3~1_combout\ & 
-- ((\regFile|rs_mem|s_memory~353_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~481_q\,
	datab => \intMem|Mux4~4_combout\,
	datac => \regFile|rs_mem|s_memory~353_q\,
	datad => \intMem|Mux3~1_combout\,
	combout => \regFile|rs_mem|s_memory~1296_combout\);

-- Location: LCCOMB_X68_Y29_N8
\regFile|rs_mem|s_memory~1297\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1297_combout\ = (\intMem|Mux4~4_combout\ & ((\regFile|rs_mem|s_memory~1296_combout\ & ((\regFile|rs_mem|s_memory~545_q\))) # (!\regFile|rs_mem|s_memory~1296_combout\ & (\regFile|rs_mem|s_memory~417_q\)))) # 
-- (!\intMem|Mux4~4_combout\ & (((\regFile|rs_mem|s_memory~1296_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~417_q\,
	datab => \intMem|Mux4~4_combout\,
	datac => \regFile|rs_mem|s_memory~545_q\,
	datad => \regFile|rs_mem|s_memory~1296_combout\,
	combout => \regFile|rs_mem|s_memory~1297_combout\);

-- Location: LCCOMB_X69_Y37_N30
\regFile|rs_mem|s_memory~449feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~449feeder_combout\ = \alu|Mux4~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux4~3_combout\,
	combout => \regFile|rs_mem|s_memory~449feeder_combout\);

-- Location: FF_X69_Y37_N31
\regFile|rs_mem|s_memory~449\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~449feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~449_q\);

-- Location: LCCOMB_X69_Y37_N28
\regFile|rs_mem|s_memory~385feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~385feeder_combout\ = \alu|Mux4~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux4~3_combout\,
	combout => \regFile|rs_mem|s_memory~385feeder_combout\);

-- Location: FF_X69_Y37_N29
\regFile|rs_mem|s_memory~385\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~385feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~385_q\);

-- Location: FF_X68_Y37_N9
\regFile|rs_mem|s_memory~321\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux4~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~321_q\);

-- Location: LCCOMB_X68_Y37_N8
\regFile|rs_mem|s_memory~1291\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1291_combout\ = (\intMem|Mux3~1_combout\ & (((\intMem|Mux4~4_combout\)))) # (!\intMem|Mux3~1_combout\ & ((\intMem|Mux4~4_combout\ & (\regFile|rs_mem|s_memory~385_q\)) # (!\intMem|Mux4~4_combout\ & 
-- ((\regFile|rs_mem|s_memory~321_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux3~1_combout\,
	datab => \regFile|rs_mem|s_memory~385_q\,
	datac => \regFile|rs_mem|s_memory~321_q\,
	datad => \intMem|Mux4~4_combout\,
	combout => \regFile|rs_mem|s_memory~1291_combout\);

-- Location: FF_X68_Y37_N15
\regFile|rs_mem|s_memory~513\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux4~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~513_q\);

-- Location: LCCOMB_X68_Y37_N14
\regFile|rs_mem|s_memory~1292\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1292_combout\ = (\regFile|rs_mem|s_memory~1291_combout\ & (((\regFile|rs_mem|s_memory~513_q\) # (!\intMem|Mux3~1_combout\)))) # (!\regFile|rs_mem|s_memory~1291_combout\ & (\regFile|rs_mem|s_memory~449_q\ & 
-- ((\intMem|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~449_q\,
	datab => \regFile|rs_mem|s_memory~1291_combout\,
	datac => \regFile|rs_mem|s_memory~513_q\,
	datad => \intMem|Mux3~1_combout\,
	combout => \regFile|rs_mem|s_memory~1292_combout\);

-- Location: LCCOMB_X68_Y29_N6
\regFile|rs_mem|s_memory~193feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~193feeder_combout\ = \alu|Mux4~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux4~3_combout\,
	combout => \regFile|rs_mem|s_memory~193feeder_combout\);

-- Location: FF_X68_Y29_N7
\regFile|rs_mem|s_memory~193\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~193feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~193_q\);

-- Location: FF_X67_Y37_N19
\regFile|rs_mem|s_memory~257\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux4~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~257_q\);

-- Location: LCCOMB_X65_Y37_N20
\regFile|rs_mem|s_memory~129feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~129feeder_combout\ = \alu|Mux4~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux4~3_combout\,
	combout => \regFile|rs_mem|s_memory~129feeder_combout\);

-- Location: FF_X65_Y37_N21
\regFile|rs_mem|s_memory~129\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~129feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~129_q\);

-- Location: FF_X67_Y37_N25
\regFile|rs_mem|s_memory~65\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux4~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~65_q\);

-- Location: LCCOMB_X67_Y37_N24
\regFile|rs_mem|s_memory~1293\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1293_combout\ = (\intMem|Mux4~4_combout\ & ((\regFile|rs_mem|s_memory~129_q\) # ((\intMem|Mux3~1_combout\)))) # (!\intMem|Mux4~4_combout\ & (((\regFile|rs_mem|s_memory~65_q\ & !\intMem|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~129_q\,
	datab => \intMem|Mux4~4_combout\,
	datac => \regFile|rs_mem|s_memory~65_q\,
	datad => \intMem|Mux3~1_combout\,
	combout => \regFile|rs_mem|s_memory~1293_combout\);

-- Location: LCCOMB_X67_Y37_N18
\regFile|rs_mem|s_memory~1294\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1294_combout\ = (\intMem|Mux3~1_combout\ & ((\regFile|rs_mem|s_memory~1293_combout\ & ((\regFile|rs_mem|s_memory~257_q\))) # (!\regFile|rs_mem|s_memory~1293_combout\ & (\regFile|rs_mem|s_memory~193_q\)))) # 
-- (!\intMem|Mux3~1_combout\ & (((\regFile|rs_mem|s_memory~1293_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~193_q\,
	datab => \intMem|Mux3~1_combout\,
	datac => \regFile|rs_mem|s_memory~257_q\,
	datad => \regFile|rs_mem|s_memory~1293_combout\,
	combout => \regFile|rs_mem|s_memory~1294_combout\);

-- Location: LCCOMB_X67_Y37_N8
\regFile|rs_mem|s_memory~1295\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1295_combout\ = (\intMem|Mux2~1_combout\ & (((\regFile|rs_mem|s_memory~1292_combout\)) # (!\intMem|Mux5~0_combout\))) # (!\intMem|Mux2~1_combout\ & (\intMem|Mux5~0_combout\ & ((\regFile|rs_mem|s_memory~1294_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux2~1_combout\,
	datab => \intMem|Mux5~0_combout\,
	datac => \regFile|rs_mem|s_memory~1292_combout\,
	datad => \regFile|rs_mem|s_memory~1294_combout\,
	combout => \regFile|rs_mem|s_memory~1295_combout\);

-- Location: LCCOMB_X62_Y37_N28
\regFile|rs_mem|s_memory~161feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~161feeder_combout\ = \alu|Mux4~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux4~3_combout\,
	combout => \regFile|rs_mem|s_memory~161feeder_combout\);

-- Location: FF_X62_Y37_N29
\regFile|rs_mem|s_memory~161\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~161feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~161_q\);

-- Location: FF_X62_Y37_N15
\regFile|rs_mem|s_memory~289\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux4~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~289_q\);

-- Location: LCCOMB_X60_Y37_N16
\regFile|rs_mem|s_memory~225feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~225feeder_combout\ = \alu|Mux4~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux4~3_combout\,
	combout => \regFile|rs_mem|s_memory~225feeder_combout\);

-- Location: FF_X60_Y37_N17
\regFile|rs_mem|s_memory~225\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~225feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~225_q\);

-- Location: FF_X61_Y37_N25
\regFile|rs_mem|s_memory~97\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux4~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~97_q\);

-- Location: LCCOMB_X61_Y37_N24
\regFile|rs_mem|s_memory~1289\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1289_combout\ = (\intMem|Mux4~4_combout\ & (((\intMem|Mux3~1_combout\)))) # (!\intMem|Mux4~4_combout\ & ((\intMem|Mux3~1_combout\ & (\regFile|rs_mem|s_memory~225_q\)) # (!\intMem|Mux3~1_combout\ & 
-- ((\regFile|rs_mem|s_memory~97_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~225_q\,
	datab => \intMem|Mux4~4_combout\,
	datac => \regFile|rs_mem|s_memory~97_q\,
	datad => \intMem|Mux3~1_combout\,
	combout => \regFile|rs_mem|s_memory~1289_combout\);

-- Location: LCCOMB_X62_Y37_N14
\regFile|rs_mem|s_memory~1290\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1290_combout\ = (\intMem|Mux4~4_combout\ & ((\regFile|rs_mem|s_memory~1289_combout\ & ((\regFile|rs_mem|s_memory~289_q\))) # (!\regFile|rs_mem|s_memory~1289_combout\ & (\regFile|rs_mem|s_memory~161_q\)))) # 
-- (!\intMem|Mux4~4_combout\ & (((\regFile|rs_mem|s_memory~1289_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux4~4_combout\,
	datab => \regFile|rs_mem|s_memory~161_q\,
	datac => \regFile|rs_mem|s_memory~289_q\,
	datad => \regFile|rs_mem|s_memory~1289_combout\,
	combout => \regFile|rs_mem|s_memory~1290_combout\);

-- Location: LCCOMB_X67_Y37_N6
\regFile|rs_mem|s_memory~1298\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1298_combout\ = (\intMem|Mux5~0_combout\ & (((\regFile|rs_mem|s_memory~1295_combout\)))) # (!\intMem|Mux5~0_combout\ & ((\regFile|rs_mem|s_memory~1295_combout\ & (\regFile|rs_mem|s_memory~1297_combout\)) # 
-- (!\regFile|rs_mem|s_memory~1295_combout\ & ((\regFile|rs_mem|s_memory~1290_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux5~0_combout\,
	datab => \regFile|rs_mem|s_memory~1297_combout\,
	datac => \regFile|rs_mem|s_memory~1295_combout\,
	datad => \regFile|rs_mem|s_memory~1290_combout\,
	combout => \regFile|rs_mem|s_memory~1298_combout\);

-- Location: LCCOMB_X67_Y37_N16
\regFile|rs_mem|readData[27]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|readData[27]~5_combout\ = (!\regFile|rs_mem|Equal0~0_combout\ & \regFile|rs_mem|s_memory~1298_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regFile|rs_mem|Equal0~0_combout\,
	datad => \regFile|rs_mem|s_memory~1298_combout\,
	combout => \regFile|rs_mem|readData[27]~5_combout\);

-- Location: LCCOMB_X67_Y30_N24
\alu|Add0~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0~56_combout\ = ((\regFile|rs_mem|readData[28]~4_combout\ $ (\muxALU|muxOut[28]~65_combout\ $ (!\alu|Add0~55\)))) # (GND)
-- \alu|Add0~57\ = CARRY((\regFile|rs_mem|readData[28]~4_combout\ & ((\muxALU|muxOut[28]~65_combout\) # (!\alu|Add0~55\))) # (!\regFile|rs_mem|readData[28]~4_combout\ & (\muxALU|muxOut[28]~65_combout\ & !\alu|Add0~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|readData[28]~4_combout\,
	datab => \muxALU|muxOut[28]~65_combout\,
	datad => VCC,
	cin => \alu|Add0~55\,
	combout => \alu|Add0~56_combout\,
	cout => \alu|Add0~57\);

-- Location: LCCOMB_X69_Y29_N14
\alu|Mux3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux3~3_combout\ = (\alu|Mux3~2_combout\ & (((\ALUCtrl|Mux5~1_combout\) # (\alu|Add0~56_combout\)) # (!\ALUCtrl|Mux4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCtrl|Mux4~0_combout\,
	datab => \alu|Mux3~2_combout\,
	datac => \ALUCtrl|Mux5~1_combout\,
	datad => \alu|Add0~56_combout\,
	combout => \alu|Mux3~3_combout\);

-- Location: LCCOMB_X69_Y29_N8
\alu|Mux3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux3~4_combout\ = (\alu|Mux1~2_combout\ & (!\muxALU|muxOut[28]~65_combout\ & (!\ALUCtrl|Mux4~0_combout\ & !\regFile|rs_mem|readData[28]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux1~2_combout\,
	datab => \muxALU|muxOut[28]~65_combout\,
	datac => \ALUCtrl|Mux4~0_combout\,
	datad => \regFile|rs_mem|readData[28]~4_combout\,
	combout => \alu|Mux3~4_combout\);

-- Location: LCCOMB_X66_Y30_N24
\alu|s_diff[28]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|s_diff[28]~56_combout\ = ((\regFile|rs_mem|readData[28]~4_combout\ $ (\muxALU|muxOut[28]~65_combout\ $ (\alu|s_diff[27]~55\)))) # (GND)
-- \alu|s_diff[28]~57\ = CARRY((\regFile|rs_mem|readData[28]~4_combout\ & ((!\alu|s_diff[27]~55\) # (!\muxALU|muxOut[28]~65_combout\))) # (!\regFile|rs_mem|readData[28]~4_combout\ & (!\muxALU|muxOut[28]~65_combout\ & !\alu|s_diff[27]~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|readData[28]~4_combout\,
	datab => \muxALU|muxOut[28]~65_combout\,
	datad => VCC,
	cin => \alu|s_diff[27]~55\,
	combout => \alu|s_diff[28]~56_combout\,
	cout => \alu|s_diff[28]~57\);

-- Location: LCCOMB_X69_Y29_N26
\alu|Mux3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux3~5_combout\ = (\alu|Mux3~4_combout\) # ((\alu|Mux1~2_combout\ & (\ALUCtrl|Mux4~0_combout\ & \alu|s_diff[28]~56_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux1~2_combout\,
	datab => \alu|Mux3~4_combout\,
	datac => \ALUCtrl|Mux4~0_combout\,
	datad => \alu|s_diff[28]~56_combout\,
	combout => \alu|Mux3~5_combout\);

-- Location: LCCOMB_X68_Y29_N10
\alu|Mux3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux3~6_combout\ = (\alu|Mux3~5_combout\) # ((!\ALUCtrl|Mux3~1_combout\ & \alu|Mux3~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCtrl|Mux3~1_combout\,
	datac => \alu|Mux3~3_combout\,
	datad => \alu|Mux3~5_combout\,
	combout => \alu|Mux3~6_combout\);

-- Location: LCCOMB_X69_Y37_N14
\regFile|rs_mem|s_memory~450feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~450feeder_combout\ = \alu|Mux3~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux3~6_combout\,
	combout => \regFile|rs_mem|s_memory~450feeder_combout\);

-- Location: FF_X69_Y37_N15
\regFile|rs_mem|s_memory~450\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~450feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~450_q\);

-- Location: FF_X68_Y37_N23
\regFile|rs_mem|s_memory~514\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux3~6_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~514_q\);

-- Location: LCCOMB_X69_Y37_N8
\regFile|rs_mem|s_memory~386feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~386feeder_combout\ = \alu|Mux3~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux3~6_combout\,
	combout => \regFile|rs_mem|s_memory~386feeder_combout\);

-- Location: FF_X69_Y37_N9
\regFile|rs_mem|s_memory~386\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~386feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~386_q\);

-- Location: FF_X68_Y37_N17
\regFile|rs_mem|s_memory~322\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux3~6_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~322_q\);

-- Location: LCCOMB_X68_Y37_N16
\regFile|rs_mem|s_memory~1281\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1281_combout\ = (\intMem|Mux3~1_combout\ & (((\intMem|Mux4~4_combout\)))) # (!\intMem|Mux3~1_combout\ & ((\intMem|Mux4~4_combout\ & (\regFile|rs_mem|s_memory~386_q\)) # (!\intMem|Mux4~4_combout\ & 
-- ((\regFile|rs_mem|s_memory~322_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~386_q\,
	datab => \intMem|Mux3~1_combout\,
	datac => \regFile|rs_mem|s_memory~322_q\,
	datad => \intMem|Mux4~4_combout\,
	combout => \regFile|rs_mem|s_memory~1281_combout\);

-- Location: LCCOMB_X68_Y37_N22
\regFile|rs_mem|s_memory~1282\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1282_combout\ = (\intMem|Mux3~1_combout\ & ((\regFile|rs_mem|s_memory~1281_combout\ & ((\regFile|rs_mem|s_memory~514_q\))) # (!\regFile|rs_mem|s_memory~1281_combout\ & (\regFile|rs_mem|s_memory~450_q\)))) # 
-- (!\intMem|Mux3~1_combout\ & (((\regFile|rs_mem|s_memory~1281_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~450_q\,
	datab => \intMem|Mux3~1_combout\,
	datac => \regFile|rs_mem|s_memory~514_q\,
	datad => \regFile|rs_mem|s_memory~1281_combout\,
	combout => \regFile|rs_mem|s_memory~1282_combout\);

-- Location: LCCOMB_X69_Y28_N2
\regFile|rs_mem|s_memory~130feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~130feeder_combout\ = \alu|Mux3~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux3~6_combout\,
	combout => \regFile|rs_mem|s_memory~130feeder_combout\);

-- Location: FF_X69_Y28_N3
\regFile|rs_mem|s_memory~130\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~130feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~130_q\);

-- Location: FF_X69_Y29_N11
\regFile|rs_mem|s_memory~66\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux3~6_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~66_q\);

-- Location: LCCOMB_X69_Y29_N10
\regFile|rs_mem|s_memory~1283\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1283_combout\ = (\intMem|Mux3~1_combout\ & (((\intMem|Mux4~4_combout\)))) # (!\intMem|Mux3~1_combout\ & ((\intMem|Mux4~4_combout\ & (\regFile|rs_mem|s_memory~130_q\)) # (!\intMem|Mux4~4_combout\ & 
-- ((\regFile|rs_mem|s_memory~66_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux3~1_combout\,
	datab => \regFile|rs_mem|s_memory~130_q\,
	datac => \regFile|rs_mem|s_memory~66_q\,
	datad => \intMem|Mux4~4_combout\,
	combout => \regFile|rs_mem|s_memory~1283_combout\);

-- Location: LCCOMB_X61_Y29_N26
\regFile|rs_mem|s_memory~194feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~194feeder_combout\ = \alu|Mux3~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux3~6_combout\,
	combout => \regFile|rs_mem|s_memory~194feeder_combout\);

-- Location: FF_X61_Y29_N27
\regFile|rs_mem|s_memory~194\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~194feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~194_q\);

-- Location: FF_X69_Y29_N21
\regFile|rs_mem|s_memory~258\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux3~6_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~258_q\);

-- Location: LCCOMB_X69_Y29_N20
\regFile|rs_mem|s_memory~1284\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1284_combout\ = (\regFile|rs_mem|s_memory~1283_combout\ & (((\regFile|rs_mem|s_memory~258_q\) # (!\intMem|Mux3~1_combout\)))) # (!\regFile|rs_mem|s_memory~1283_combout\ & (\regFile|rs_mem|s_memory~194_q\ & 
-- ((\intMem|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~1283_combout\,
	datab => \regFile|rs_mem|s_memory~194_q\,
	datac => \regFile|rs_mem|s_memory~258_q\,
	datad => \intMem|Mux3~1_combout\,
	combout => \regFile|rs_mem|s_memory~1284_combout\);

-- Location: LCCOMB_X69_Y29_N22
\regFile|rs_mem|s_memory~1285\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1285_combout\ = (\intMem|Mux2~1_combout\ & ((\regFile|rs_mem|s_memory~1282_combout\) # ((!\intMem|Mux5~0_combout\)))) # (!\intMem|Mux2~1_combout\ & (((\intMem|Mux5~0_combout\ & \regFile|rs_mem|s_memory~1284_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~1282_combout\,
	datab => \intMem|Mux2~1_combout\,
	datac => \intMem|Mux5~0_combout\,
	datad => \regFile|rs_mem|s_memory~1284_combout\,
	combout => \regFile|rs_mem|s_memory~1285_combout\);

-- Location: LCCOMB_X65_Y29_N20
\regFile|rs_mem|s_memory~418feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~418feeder_combout\ = \alu|Mux3~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux3~6_combout\,
	combout => \regFile|rs_mem|s_memory~418feeder_combout\);

-- Location: FF_X65_Y29_N21
\regFile|rs_mem|s_memory~418\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~418feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~418_q\);

-- Location: FF_X68_Y29_N17
\regFile|rs_mem|s_memory~546\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux3~6_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~546_q\);

-- Location: LCCOMB_X63_Y29_N12
\regFile|rs_mem|s_memory~482feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~482feeder_combout\ = \alu|Mux3~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux3~6_combout\,
	combout => \regFile|rs_mem|s_memory~482feeder_combout\);

-- Location: FF_X63_Y29_N13
\regFile|rs_mem|s_memory~482\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~482feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~482_q\);

-- Location: FF_X63_Y29_N19
\regFile|rs_mem|s_memory~354\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux3~6_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~354_q\);

-- Location: LCCOMB_X63_Y29_N18
\regFile|rs_mem|s_memory~1286\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1286_combout\ = (\intMem|Mux3~1_combout\ & ((\regFile|rs_mem|s_memory~482_q\) # ((\intMem|Mux4~4_combout\)))) # (!\intMem|Mux3~1_combout\ & (((\regFile|rs_mem|s_memory~354_q\ & !\intMem|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux3~1_combout\,
	datab => \regFile|rs_mem|s_memory~482_q\,
	datac => \regFile|rs_mem|s_memory~354_q\,
	datad => \intMem|Mux4~4_combout\,
	combout => \regFile|rs_mem|s_memory~1286_combout\);

-- Location: LCCOMB_X68_Y29_N16
\regFile|rs_mem|s_memory~1287\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1287_combout\ = (\intMem|Mux4~4_combout\ & ((\regFile|rs_mem|s_memory~1286_combout\ & ((\regFile|rs_mem|s_memory~546_q\))) # (!\regFile|rs_mem|s_memory~1286_combout\ & (\regFile|rs_mem|s_memory~418_q\)))) # 
-- (!\intMem|Mux4~4_combout\ & (((\regFile|rs_mem|s_memory~1286_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~418_q\,
	datab => \intMem|Mux4~4_combout\,
	datac => \regFile|rs_mem|s_memory~546_q\,
	datad => \regFile|rs_mem|s_memory~1286_combout\,
	combout => \regFile|rs_mem|s_memory~1287_combout\);

-- Location: LCCOMB_X60_Y33_N22
\regFile|rs_mem|s_memory~162feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~162feeder_combout\ = \alu|Mux3~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux3~6_combout\,
	combout => \regFile|rs_mem|s_memory~162feeder_combout\);

-- Location: FF_X60_Y33_N23
\regFile|rs_mem|s_memory~162\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~162feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~162_q\);

-- Location: FF_X60_Y33_N29
\regFile|rs_mem|s_memory~290\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux3~6_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~290_q\);

-- Location: LCCOMB_X61_Y33_N16
\regFile|rs_mem|s_memory~226feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~226feeder_combout\ = \alu|Mux3~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux3~6_combout\,
	combout => \regFile|rs_mem|s_memory~226feeder_combout\);

-- Location: FF_X61_Y33_N17
\regFile|rs_mem|s_memory~226\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~226feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~226_q\);

-- Location: FF_X59_Y33_N13
\regFile|rs_mem|s_memory~98\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux3~6_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~98_q\);

-- Location: LCCOMB_X59_Y33_N12
\regFile|rs_mem|s_memory~1279\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1279_combout\ = (\intMem|Mux3~1_combout\ & ((\regFile|rs_mem|s_memory~226_q\) # ((\intMem|Mux4~4_combout\)))) # (!\intMem|Mux3~1_combout\ & (((\regFile|rs_mem|s_memory~98_q\ & !\intMem|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux3~1_combout\,
	datab => \regFile|rs_mem|s_memory~226_q\,
	datac => \regFile|rs_mem|s_memory~98_q\,
	datad => \intMem|Mux4~4_combout\,
	combout => \regFile|rs_mem|s_memory~1279_combout\);

-- Location: LCCOMB_X60_Y33_N28
\regFile|rs_mem|s_memory~1280\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1280_combout\ = (\intMem|Mux4~4_combout\ & ((\regFile|rs_mem|s_memory~1279_combout\ & ((\regFile|rs_mem|s_memory~290_q\))) # (!\regFile|rs_mem|s_memory~1279_combout\ & (\regFile|rs_mem|s_memory~162_q\)))) # 
-- (!\intMem|Mux4~4_combout\ & (((\regFile|rs_mem|s_memory~1279_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~162_q\,
	datab => \intMem|Mux4~4_combout\,
	datac => \regFile|rs_mem|s_memory~290_q\,
	datad => \regFile|rs_mem|s_memory~1279_combout\,
	combout => \regFile|rs_mem|s_memory~1280_combout\);

-- Location: LCCOMB_X69_Y29_N16
\regFile|rs_mem|s_memory~1288\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1288_combout\ = (\regFile|rs_mem|s_memory~1285_combout\ & ((\intMem|Mux5~0_combout\) # ((\regFile|rs_mem|s_memory~1287_combout\)))) # (!\regFile|rs_mem|s_memory~1285_combout\ & (!\intMem|Mux5~0_combout\ & 
-- ((\regFile|rs_mem|s_memory~1280_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~1285_combout\,
	datab => \intMem|Mux5~0_combout\,
	datac => \regFile|rs_mem|s_memory~1287_combout\,
	datad => \regFile|rs_mem|s_memory~1280_combout\,
	combout => \regFile|rs_mem|s_memory~1288_combout\);

-- Location: LCCOMB_X69_Y29_N2
\regFile|rs_mem|readData[28]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|readData[28]~4_combout\ = (!\regFile|rs_mem|Equal0~0_combout\ & \regFile|rs_mem|s_memory~1288_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|Equal0~0_combout\,
	datad => \regFile|rs_mem|s_memory~1288_combout\,
	combout => \regFile|rs_mem|readData[28]~4_combout\);

-- Location: LCCOMB_X66_Y30_N26
\alu|s_diff[29]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|s_diff[29]~58_combout\ = (\muxALU|muxOut[29]~64_combout\ & ((\regFile|rs_mem|readData[29]~3_combout\ & (!\alu|s_diff[28]~57\)) # (!\regFile|rs_mem|readData[29]~3_combout\ & ((\alu|s_diff[28]~57\) # (GND))))) # (!\muxALU|muxOut[29]~64_combout\ & 
-- ((\regFile|rs_mem|readData[29]~3_combout\ & (\alu|s_diff[28]~57\ & VCC)) # (!\regFile|rs_mem|readData[29]~3_combout\ & (!\alu|s_diff[28]~57\))))
-- \alu|s_diff[29]~59\ = CARRY((\muxALU|muxOut[29]~64_combout\ & ((!\alu|s_diff[28]~57\) # (!\regFile|rs_mem|readData[29]~3_combout\))) # (!\muxALU|muxOut[29]~64_combout\ & (!\regFile|rs_mem|readData[29]~3_combout\ & !\alu|s_diff[28]~57\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \muxALU|muxOut[29]~64_combout\,
	datab => \regFile|rs_mem|readData[29]~3_combout\,
	datad => VCC,
	cin => \alu|s_diff[28]~57\,
	combout => \alu|s_diff[29]~58_combout\,
	cout => \alu|s_diff[29]~59\);

-- Location: LCCOMB_X70_Y30_N14
\alu|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux2~0_combout\ = (\ALUCtrl|Mux4~0_combout\ & (((\alu|s_diff[29]~58_combout\)))) # (!\ALUCtrl|Mux4~0_combout\ & (!\regFile|rs_mem|readData[29]~3_combout\ & ((!\muxALU|muxOut[29]~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCtrl|Mux4~0_combout\,
	datab => \regFile|rs_mem|readData[29]~3_combout\,
	datac => \alu|s_diff[29]~58_combout\,
	datad => \muxALU|muxOut[29]~64_combout\,
	combout => \alu|Mux2~0_combout\);

-- Location: LCCOMB_X67_Y30_N26
\alu|Add0~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0~58_combout\ = (\muxALU|muxOut[29]~64_combout\ & ((\regFile|rs_mem|readData[29]~3_combout\ & (\alu|Add0~57\ & VCC)) # (!\regFile|rs_mem|readData[29]~3_combout\ & (!\alu|Add0~57\)))) # (!\muxALU|muxOut[29]~64_combout\ & 
-- ((\regFile|rs_mem|readData[29]~3_combout\ & (!\alu|Add0~57\)) # (!\regFile|rs_mem|readData[29]~3_combout\ & ((\alu|Add0~57\) # (GND)))))
-- \alu|Add0~59\ = CARRY((\muxALU|muxOut[29]~64_combout\ & (!\regFile|rs_mem|readData[29]~3_combout\ & !\alu|Add0~57\)) # (!\muxALU|muxOut[29]~64_combout\ & ((!\alu|Add0~57\) # (!\regFile|rs_mem|readData[29]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \muxALU|muxOut[29]~64_combout\,
	datab => \regFile|rs_mem|readData[29]~3_combout\,
	datad => VCC,
	cin => \alu|Add0~57\,
	combout => \alu|Add0~58_combout\,
	cout => \alu|Add0~59\);

-- Location: LCCOMB_X65_Y33_N10
\alu|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux2~1_combout\ = (\ALUCtrl|Mux5~1_combout\ & ((\muxALU|muxOut[29]~64_combout\ & ((!\regFile|rs_mem|readData[29]~3_combout\) # (!\ALUCtrl|Mux4~0_combout\))) # (!\muxALU|muxOut[29]~64_combout\ & ((\regFile|rs_mem|readData[29]~3_combout\))))) # 
-- (!\ALUCtrl|Mux5~1_combout\ & ((\ALUCtrl|Mux4~0_combout\) # ((\muxALU|muxOut[29]~64_combout\ & \regFile|rs_mem|readData[29]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCtrl|Mux4~0_combout\,
	datab => \ALUCtrl|Mux5~1_combout\,
	datac => \muxALU|muxOut[29]~64_combout\,
	datad => \regFile|rs_mem|readData[29]~3_combout\,
	combout => \alu|Mux2~1_combout\);

-- Location: LCCOMB_X70_Y30_N16
\alu|Mux2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux2~2_combout\ = (\alu|Mux2~1_combout\ & (((\ALUCtrl|Mux5~1_combout\) # (\alu|Add0~58_combout\)) # (!\ALUCtrl|Mux4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCtrl|Mux4~0_combout\,
	datab => \ALUCtrl|Mux5~1_combout\,
	datac => \alu|Add0~58_combout\,
	datad => \alu|Mux2~1_combout\,
	combout => \alu|Mux2~2_combout\);

-- Location: LCCOMB_X70_Y30_N12
\alu|Mux2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux2~3_combout\ = (\ALUCtrl|Mux3~1_combout\ & (\alu|Mux1~2_combout\ & (\alu|Mux2~0_combout\))) # (!\ALUCtrl|Mux3~1_combout\ & ((\alu|Mux2~2_combout\) # ((\alu|Mux1~2_combout\ & \alu|Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCtrl|Mux3~1_combout\,
	datab => \alu|Mux1~2_combout\,
	datac => \alu|Mux2~0_combout\,
	datad => \alu|Mux2~2_combout\,
	combout => \alu|Mux2~3_combout\);

-- Location: LCCOMB_X74_Y30_N30
\regFile|rt_mem|s_memory~387feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~387feeder_combout\ = \alu|Mux2~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux2~3_combout\,
	combout => \regFile|rt_mem|s_memory~387feeder_combout\);

-- Location: FF_X74_Y30_N31
\regFile|rt_mem|s_memory~387\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~387feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~387_q\);

-- Location: FF_X72_Y32_N27
\regFile|rt_mem|s_memory~419\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux2~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~419_q\);

-- Location: FF_X70_Y33_N25
\regFile|rt_mem|s_memory~323\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux2~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~323_q\);

-- Location: LCCOMB_X70_Y33_N24
\regFile|rt_mem|s_memory~1091\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1091_combout\ = (\intMem|Mux8~0_combout\ & ((!\intMem|Mux9~2_combout\))) # (!\intMem|Mux8~0_combout\ & (\regFile|rt_mem|s_memory~323_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \intMem|Mux8~0_combout\,
	datac => \regFile|rt_mem|s_memory~323_q\,
	datad => \intMem|Mux9~2_combout\,
	combout => \regFile|rt_mem|s_memory~1091_combout\);

-- Location: LCCOMB_X72_Y32_N26
\regFile|rt_mem|s_memory~1092\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1092_combout\ = (\intMem|Mux8~0_combout\ & ((\regFile|rt_mem|s_memory~1091_combout\ & ((\regFile|rt_mem|s_memory~419_q\))) # (!\regFile|rt_mem|s_memory~1091_combout\ & (\regFile|rt_mem|s_memory~387_q\)))) # 
-- (!\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~1091_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux8~0_combout\,
	datab => \regFile|rt_mem|s_memory~387_q\,
	datac => \regFile|rt_mem|s_memory~419_q\,
	datad => \regFile|rt_mem|s_memory~1091_combout\,
	combout => \regFile|rt_mem|s_memory~1092_combout\);

-- Location: LCCOMB_X69_Y27_N26
\regFile|rt_mem|s_memory~483feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~483feeder_combout\ = \alu|Mux2~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux2~3_combout\,
	combout => \regFile|rt_mem|s_memory~483feeder_combout\);

-- Location: FF_X69_Y27_N27
\regFile|rt_mem|s_memory~483\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~483feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~483_q\);

-- Location: FF_X70_Y30_N19
\regFile|rt_mem|s_memory~547\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux2~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~547_q\);

-- Location: LCCOMB_X70_Y34_N14
\regFile|rt_mem|s_memory~451feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~451feeder_combout\ = \alu|Mux2~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux2~3_combout\,
	combout => \regFile|rt_mem|s_memory~451feeder_combout\);

-- Location: FF_X70_Y34_N15
\regFile|rt_mem|s_memory~451\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~451feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~451_q\);

-- Location: FF_X70_Y30_N1
\regFile|rt_mem|s_memory~515\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux2~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~515_q\);

-- Location: LCCOMB_X70_Y30_N0
\regFile|rt_mem|s_memory~1098\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1098_combout\ = (\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~515_q\)) # (!\intMem|Mux9~2_combout\))) # (!\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~451_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux9~2_combout\,
	datab => \regFile|rt_mem|s_memory~451_q\,
	datac => \regFile|rt_mem|s_memory~515_q\,
	datad => \intMem|Mux8~0_combout\,
	combout => \regFile|rt_mem|s_memory~1098_combout\);

-- Location: LCCOMB_X70_Y30_N18
\regFile|rt_mem|s_memory~1099\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1099_combout\ = (\intMem|Mux9~1_combout\ & (((\regFile|rt_mem|s_memory~1098_combout\)))) # (!\intMem|Mux9~1_combout\ & ((\regFile|rt_mem|s_memory~1098_combout\ & ((\regFile|rt_mem|s_memory~547_q\))) # 
-- (!\regFile|rt_mem|s_memory~1098_combout\ & (\regFile|rt_mem|s_memory~483_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~483_q\,
	datab => \intMem|Mux9~1_combout\,
	datac => \regFile|rt_mem|s_memory~547_q\,
	datad => \regFile|rt_mem|s_memory~1098_combout\,
	combout => \regFile|rt_mem|s_memory~1099_combout\);

-- Location: LCCOMB_X72_Y32_N24
\regFile|rt_mem|s_memory~227feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~227feeder_combout\ = \alu|Mux2~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux2~3_combout\,
	combout => \regFile|rt_mem|s_memory~227feeder_combout\);

-- Location: FF_X72_Y32_N25
\regFile|rt_mem|s_memory~227\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~227feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~227_q\);

-- Location: LCCOMB_X74_Y30_N8
\regFile|rt_mem|s_memory~195feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~195feeder_combout\ = \alu|Mux2~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux2~3_combout\,
	combout => \regFile|rt_mem|s_memory~195feeder_combout\);

-- Location: FF_X74_Y30_N9
\regFile|rt_mem|s_memory~195\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~195feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~195_q\);

-- Location: FF_X67_Y29_N29
\regFile|rt_mem|s_memory~259\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux2~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~259_q\);

-- Location: LCCOMB_X67_Y29_N28
\regFile|rt_mem|s_memory~1093\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1093_combout\ = (\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~259_q\)) # (!\intMem|Mux9~2_combout\))) # (!\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~195_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux9~2_combout\,
	datab => \regFile|rt_mem|s_memory~195_q\,
	datac => \regFile|rt_mem|s_memory~259_q\,
	datad => \intMem|Mux8~0_combout\,
	combout => \regFile|rt_mem|s_memory~1093_combout\);

-- Location: FF_X67_Y29_N31
\regFile|rt_mem|s_memory~291\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux2~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~291_q\);

-- Location: LCCOMB_X67_Y29_N30
\regFile|rt_mem|s_memory~1094\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1094_combout\ = (\regFile|rt_mem|s_memory~1093_combout\ & (((\regFile|rt_mem|s_memory~291_q\) # (\intMem|Mux9~1_combout\)))) # (!\regFile|rt_mem|s_memory~1093_combout\ & (\regFile|rt_mem|s_memory~227_q\ & 
-- ((!\intMem|Mux9~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~227_q\,
	datab => \regFile|rt_mem|s_memory~1093_combout\,
	datac => \regFile|rt_mem|s_memory~291_q\,
	datad => \intMem|Mux9~1_combout\,
	combout => \regFile|rt_mem|s_memory~1094_combout\);

-- Location: FF_X67_Y27_N13
\regFile|rt_mem|s_memory~67\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux2~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~67_q\);

-- Location: LCCOMB_X67_Y27_N12
\regFile|rt_mem|s_memory~1095\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1095_combout\ = (\intMem|Mux8~0_combout\ & (!\intMem|Mux9~2_combout\)) # (!\intMem|Mux8~0_combout\ & ((\regFile|rt_mem|s_memory~67_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \intMem|Mux9~2_combout\,
	datac => \regFile|rt_mem|s_memory~67_q\,
	datad => \intMem|Mux8~0_combout\,
	combout => \regFile|rt_mem|s_memory~1095_combout\);

-- Location: LCCOMB_X69_Y27_N28
\regFile|rt_mem|s_memory~163feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~163feeder_combout\ = \alu|Mux2~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux2~3_combout\,
	combout => \regFile|rt_mem|s_memory~163feeder_combout\);

-- Location: FF_X69_Y27_N29
\regFile|rt_mem|s_memory~163\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~163feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~163_q\);

-- Location: LCCOMB_X70_Y27_N10
\regFile|rt_mem|s_memory~131feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~131feeder_combout\ = \alu|Mux2~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux2~3_combout\,
	combout => \regFile|rt_mem|s_memory~131feeder_combout\);

-- Location: FF_X70_Y27_N11
\regFile|rt_mem|s_memory~131\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~131feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~131_q\);

-- Location: LCCOMB_X67_Y27_N6
\regFile|rt_mem|s_memory~1096\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1096_combout\ = (\regFile|rt_mem|s_memory~1095_combout\ & ((\regFile|rt_mem|s_memory~163_q\) # ((!\intMem|Mux8~0_combout\)))) # (!\regFile|rt_mem|s_memory~1095_combout\ & (((\regFile|rt_mem|s_memory~131_q\ & 
-- \intMem|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~1095_combout\,
	datab => \regFile|rt_mem|s_memory~163_q\,
	datac => \regFile|rt_mem|s_memory~131_q\,
	datad => \intMem|Mux8~0_combout\,
	combout => \regFile|rt_mem|s_memory~1096_combout\);

-- Location: LCCOMB_X67_Y28_N16
\regFile|rt_mem|s_memory~1097\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1097_combout\ = (\intMem|Mux2~1_combout\ & (((\regFile|rt_mem|s_memory~1094_combout\)) # (!\intMem|Mux5~0_combout\))) # (!\intMem|Mux2~1_combout\ & (\intMem|Mux5~0_combout\ & ((\regFile|rt_mem|s_memory~1096_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux2~1_combout\,
	datab => \intMem|Mux5~0_combout\,
	datac => \regFile|rt_mem|s_memory~1094_combout\,
	datad => \regFile|rt_mem|s_memory~1096_combout\,
	combout => \regFile|rt_mem|s_memory~1097_combout\);

-- Location: LCCOMB_X67_Y28_N18
\regFile|rt_mem|s_memory~1100\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1100_combout\ = (\intMem|Mux5~0_combout\ & (((\regFile|rt_mem|s_memory~1097_combout\)))) # (!\intMem|Mux5~0_combout\ & ((\regFile|rt_mem|s_memory~1097_combout\ & ((\regFile|rt_mem|s_memory~1099_combout\))) # 
-- (!\regFile|rt_mem|s_memory~1097_combout\ & (\regFile|rt_mem|s_memory~1092_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~1092_combout\,
	datab => \regFile|rt_mem|s_memory~1099_combout\,
	datac => \intMem|Mux5~0_combout\,
	datad => \regFile|rt_mem|s_memory~1097_combout\,
	combout => \regFile|rt_mem|s_memory~1100_combout\);

-- Location: LCCOMB_X67_Y28_N14
\muxALU|muxOut[29]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxALU|muxOut[29]~64_combout\ = (\muxALU|muxOut[31]~52_combout\) # ((!\SW[6]~input_o\ & (!\regFile|rt_mem|Equal0~0_combout\ & \regFile|rt_mem|s_memory~1100_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[6]~input_o\,
	datab => \muxALU|muxOut[31]~52_combout\,
	datac => \regFile|rt_mem|Equal0~0_combout\,
	datad => \regFile|rt_mem|s_memory~1100_combout\,
	combout => \muxALU|muxOut[29]~64_combout\);

-- Location: LCCOMB_X66_Y30_N28
\alu|s_diff[30]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|s_diff[30]~60_combout\ = ((\muxALU|muxOut[30]~63_combout\ $ (\regFile|rs_mem|readData[30]~2_combout\ $ (\alu|s_diff[29]~59\)))) # (GND)
-- \alu|s_diff[30]~61\ = CARRY((\muxALU|muxOut[30]~63_combout\ & (\regFile|rs_mem|readData[30]~2_combout\ & !\alu|s_diff[29]~59\)) # (!\muxALU|muxOut[30]~63_combout\ & ((\regFile|rs_mem|readData[30]~2_combout\) # (!\alu|s_diff[29]~59\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \muxALU|muxOut[30]~63_combout\,
	datab => \regFile|rs_mem|readData[30]~2_combout\,
	datad => VCC,
	cin => \alu|s_diff[29]~59\,
	combout => \alu|s_diff[30]~60_combout\,
	cout => \alu|s_diff[30]~61\);

-- Location: LCCOMB_X70_Y30_N8
\alu|Mux1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux1~6_combout\ = (\alu|Mux1~5_combout\) # ((\ALUCtrl|Mux4~0_combout\ & (\alu|Mux1~2_combout\ & \alu|s_diff[30]~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCtrl|Mux4~0_combout\,
	datab => \alu|Mux1~5_combout\,
	datac => \alu|Mux1~2_combout\,
	datad => \alu|s_diff[30]~60_combout\,
	combout => \alu|Mux1~6_combout\);

-- Location: LCCOMB_X70_Y30_N6
\alu|Mux1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux1~3_combout\ = (\ALUCtrl|Mux5~1_combout\ & ((\regFile|rs_mem|readData[30]~2_combout\ & ((!\muxALU|muxOut[30]~63_combout\) # (!\ALUCtrl|Mux4~0_combout\))) # (!\regFile|rs_mem|readData[30]~2_combout\ & ((\muxALU|muxOut[30]~63_combout\))))) # 
-- (!\ALUCtrl|Mux5~1_combout\ & ((\ALUCtrl|Mux4~0_combout\) # ((\regFile|rs_mem|readData[30]~2_combout\ & \muxALU|muxOut[30]~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|readData[30]~2_combout\,
	datab => \ALUCtrl|Mux5~1_combout\,
	datac => \ALUCtrl|Mux4~0_combout\,
	datad => \muxALU|muxOut[30]~63_combout\,
	combout => \alu|Mux1~3_combout\);

-- Location: LCCOMB_X67_Y30_N28
\alu|Add0~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0~60_combout\ = ((\regFile|rs_mem|readData[30]~2_combout\ $ (\muxALU|muxOut[30]~63_combout\ $ (!\alu|Add0~59\)))) # (GND)
-- \alu|Add0~61\ = CARRY((\regFile|rs_mem|readData[30]~2_combout\ & ((\muxALU|muxOut[30]~63_combout\) # (!\alu|Add0~59\))) # (!\regFile|rs_mem|readData[30]~2_combout\ & (\muxALU|muxOut[30]~63_combout\ & !\alu|Add0~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|readData[30]~2_combout\,
	datab => \muxALU|muxOut[30]~63_combout\,
	datad => VCC,
	cin => \alu|Add0~59\,
	combout => \alu|Add0~60_combout\,
	cout => \alu|Add0~61\);

-- Location: LCCOMB_X70_Y30_N24
\alu|Mux1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux1~4_combout\ = (\alu|Mux1~3_combout\ & ((\ALUCtrl|Mux5~1_combout\) # ((\alu|Add0~60_combout\) # (!\ALUCtrl|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux1~3_combout\,
	datab => \ALUCtrl|Mux5~1_combout\,
	datac => \ALUCtrl|Mux4~0_combout\,
	datad => \alu|Add0~60_combout\,
	combout => \alu|Mux1~4_combout\);

-- Location: LCCOMB_X70_Y30_N30
\alu|Mux1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux1~7_combout\ = (\alu|Mux1~6_combout\) # ((!\ALUCtrl|Mux3~1_combout\ & \alu|Mux1~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCtrl|Mux3~1_combout\,
	datac => \alu|Mux1~6_combout\,
	datad => \alu|Mux1~4_combout\,
	combout => \alu|Mux1~7_combout\);

-- Location: FF_X67_Y30_N29
\regFile|rs_mem|s_memory~420\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux1~7_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~420_q\);

-- Location: FF_X68_Y29_N31
\regFile|rs_mem|s_memory~548\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux1~7_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~548_q\);

-- Location: LCCOMB_X63_Y29_N4
\regFile|rs_mem|s_memory~484feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~484feeder_combout\ = \alu|Mux1~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux1~7_combout\,
	combout => \regFile|rs_mem|s_memory~484feeder_combout\);

-- Location: FF_X63_Y29_N5
\regFile|rs_mem|s_memory~484\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~484feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~484_q\);

-- Location: FF_X63_Y29_N15
\regFile|rs_mem|s_memory~356\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux1~7_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~356_q\);

-- Location: LCCOMB_X63_Y29_N14
\regFile|rs_mem|s_memory~1266\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1266_combout\ = (\intMem|Mux4~4_combout\ & (((\intMem|Mux3~1_combout\)))) # (!\intMem|Mux4~4_combout\ & ((\intMem|Mux3~1_combout\ & (\regFile|rs_mem|s_memory~484_q\)) # (!\intMem|Mux3~1_combout\ & 
-- ((\regFile|rs_mem|s_memory~356_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux4~4_combout\,
	datab => \regFile|rs_mem|s_memory~484_q\,
	datac => \regFile|rs_mem|s_memory~356_q\,
	datad => \intMem|Mux3~1_combout\,
	combout => \regFile|rs_mem|s_memory~1266_combout\);

-- Location: LCCOMB_X68_Y29_N30
\regFile|rs_mem|s_memory~1267\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1267_combout\ = (\intMem|Mux4~4_combout\ & ((\regFile|rs_mem|s_memory~1266_combout\ & ((\regFile|rs_mem|s_memory~548_q\))) # (!\regFile|rs_mem|s_memory~1266_combout\ & (\regFile|rs_mem|s_memory~420_q\)))) # 
-- (!\intMem|Mux4~4_combout\ & (((\regFile|rs_mem|s_memory~1266_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~420_q\,
	datab => \intMem|Mux4~4_combout\,
	datac => \regFile|rs_mem|s_memory~548_q\,
	datad => \regFile|rs_mem|s_memory~1266_combout\,
	combout => \regFile|rs_mem|s_memory~1267_combout\);

-- Location: LCCOMB_X69_Y37_N16
\regFile|rs_mem|s_memory~452feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~452feeder_combout\ = \alu|Mux1~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux1~7_combout\,
	combout => \regFile|rs_mem|s_memory~452feeder_combout\);

-- Location: FF_X69_Y37_N17
\regFile|rs_mem|s_memory~452\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~452feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~452_q\);

-- Location: FF_X68_Y37_N11
\regFile|rs_mem|s_memory~516\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux1~7_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~516_q\);

-- Location: LCCOMB_X69_Y37_N22
\regFile|rs_mem|s_memory~388feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~388feeder_combout\ = \alu|Mux1~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux1~7_combout\,
	combout => \regFile|rs_mem|s_memory~388feeder_combout\);

-- Location: FF_X69_Y37_N23
\regFile|rs_mem|s_memory~388\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~388feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~388_q\);

-- Location: FF_X68_Y37_N1
\regFile|rs_mem|s_memory~324\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux1~7_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~324_q\);

-- Location: LCCOMB_X68_Y37_N0
\regFile|rs_mem|s_memory~1259\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1259_combout\ = (\intMem|Mux3~1_combout\ & (((\intMem|Mux4~4_combout\)))) # (!\intMem|Mux3~1_combout\ & ((\intMem|Mux4~4_combout\ & (\regFile|rs_mem|s_memory~388_q\)) # (!\intMem|Mux4~4_combout\ & 
-- ((\regFile|rs_mem|s_memory~324_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux3~1_combout\,
	datab => \regFile|rs_mem|s_memory~388_q\,
	datac => \regFile|rs_mem|s_memory~324_q\,
	datad => \intMem|Mux4~4_combout\,
	combout => \regFile|rs_mem|s_memory~1259_combout\);

-- Location: LCCOMB_X68_Y37_N10
\regFile|rs_mem|s_memory~1260\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1260_combout\ = (\intMem|Mux3~1_combout\ & ((\regFile|rs_mem|s_memory~1259_combout\ & ((\regFile|rs_mem|s_memory~516_q\))) # (!\regFile|rs_mem|s_memory~1259_combout\ & (\regFile|rs_mem|s_memory~452_q\)))) # 
-- (!\intMem|Mux3~1_combout\ & (((\regFile|rs_mem|s_memory~1259_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux3~1_combout\,
	datab => \regFile|rs_mem|s_memory~452_q\,
	datac => \regFile|rs_mem|s_memory~516_q\,
	datad => \regFile|rs_mem|s_memory~1259_combout\,
	combout => \regFile|rs_mem|s_memory~1260_combout\);

-- Location: LCCOMB_X60_Y33_N8
\regFile|rs_mem|s_memory~164feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~164feeder_combout\ = \alu|Mux1~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux1~7_combout\,
	combout => \regFile|rs_mem|s_memory~164feeder_combout\);

-- Location: FF_X60_Y33_N9
\regFile|rs_mem|s_memory~164\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~164feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~164_q\);

-- Location: FF_X60_Y33_N31
\regFile|rs_mem|s_memory~292\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux1~7_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~292_q\);

-- Location: LCCOMB_X61_Y33_N0
\regFile|rs_mem|s_memory~228feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~228feeder_combout\ = \alu|Mux1~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux1~7_combout\,
	combout => \regFile|rs_mem|s_memory~228feeder_combout\);

-- Location: FF_X61_Y33_N1
\regFile|rs_mem|s_memory~228\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~228feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~228_q\);

-- Location: FF_X61_Y33_N23
\regFile|rs_mem|s_memory~100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux1~7_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~100_q\);

-- Location: LCCOMB_X61_Y33_N22
\regFile|rs_mem|s_memory~1261\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1261_combout\ = (\intMem|Mux3~1_combout\ & ((\regFile|rs_mem|s_memory~228_q\) # ((\intMem|Mux4~4_combout\)))) # (!\intMem|Mux3~1_combout\ & (((\regFile|rs_mem|s_memory~100_q\ & !\intMem|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux3~1_combout\,
	datab => \regFile|rs_mem|s_memory~228_q\,
	datac => \regFile|rs_mem|s_memory~100_q\,
	datad => \intMem|Mux4~4_combout\,
	combout => \regFile|rs_mem|s_memory~1261_combout\);

-- Location: LCCOMB_X60_Y33_N30
\regFile|rs_mem|s_memory~1262\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1262_combout\ = (\intMem|Mux4~4_combout\ & ((\regFile|rs_mem|s_memory~1261_combout\ & ((\regFile|rs_mem|s_memory~292_q\))) # (!\regFile|rs_mem|s_memory~1261_combout\ & (\regFile|rs_mem|s_memory~164_q\)))) # 
-- (!\intMem|Mux4~4_combout\ & (((\regFile|rs_mem|s_memory~1261_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~164_q\,
	datab => \intMem|Mux4~4_combout\,
	datac => \regFile|rs_mem|s_memory~292_q\,
	datad => \regFile|rs_mem|s_memory~1261_combout\,
	combout => \regFile|rs_mem|s_memory~1262_combout\);

-- Location: FF_X67_Y28_N23
\regFile|rs_mem|s_memory~68\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux1~7_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~68_q\);

-- Location: FF_X67_Y30_N17
\regFile|rs_mem|s_memory~132\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux1~7_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~132_q\);

-- Location: LCCOMB_X67_Y28_N22
\regFile|rs_mem|s_memory~1263\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1263_combout\ = (\intMem|Mux4~4_combout\ & ((\intMem|Mux3~1_combout\) # ((\regFile|rs_mem|s_memory~132_q\)))) # (!\intMem|Mux4~4_combout\ & (!\intMem|Mux3~1_combout\ & (\regFile|rs_mem|s_memory~68_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux4~4_combout\,
	datab => \intMem|Mux3~1_combout\,
	datac => \regFile|rs_mem|s_memory~68_q\,
	datad => \regFile|rs_mem|s_memory~132_q\,
	combout => \regFile|rs_mem|s_memory~1263_combout\);

-- Location: FF_X67_Y28_N9
\regFile|rs_mem|s_memory~260\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux1~7_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~260_q\);

-- Location: LCCOMB_X68_Y29_N24
\regFile|rs_mem|s_memory~196feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~196feeder_combout\ = \alu|Mux1~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux1~7_combout\,
	combout => \regFile|rs_mem|s_memory~196feeder_combout\);

-- Location: FF_X68_Y29_N25
\regFile|rs_mem|s_memory~196\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~196feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~196_q\);

-- Location: LCCOMB_X67_Y28_N8
\regFile|rs_mem|s_memory~1264\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1264_combout\ = (\regFile|rs_mem|s_memory~1263_combout\ & (((\regFile|rs_mem|s_memory~260_q\)) # (!\intMem|Mux3~1_combout\))) # (!\regFile|rs_mem|s_memory~1263_combout\ & (\intMem|Mux3~1_combout\ & 
-- ((\regFile|rs_mem|s_memory~196_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~1263_combout\,
	datab => \intMem|Mux3~1_combout\,
	datac => \regFile|rs_mem|s_memory~260_q\,
	datad => \regFile|rs_mem|s_memory~196_q\,
	combout => \regFile|rs_mem|s_memory~1264_combout\);

-- Location: LCCOMB_X67_Y28_N2
\regFile|rs_mem|s_memory~1265\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1265_combout\ = (\intMem|Mux2~1_combout\ & (((!\intMem|Mux5~0_combout\)))) # (!\intMem|Mux2~1_combout\ & ((\intMem|Mux5~0_combout\ & ((\regFile|rs_mem|s_memory~1264_combout\))) # (!\intMem|Mux5~0_combout\ & 
-- (\regFile|rs_mem|s_memory~1262_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~1262_combout\,
	datab => \regFile|rs_mem|s_memory~1264_combout\,
	datac => \intMem|Mux2~1_combout\,
	datad => \intMem|Mux5~0_combout\,
	combout => \regFile|rs_mem|s_memory~1265_combout\);

-- Location: LCCOMB_X67_Y28_N20
\regFile|rs_mem|s_memory~1268\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1268_combout\ = (\intMem|Mux2~1_combout\ & ((\regFile|rs_mem|s_memory~1265_combout\ & (\regFile|rs_mem|s_memory~1267_combout\)) # (!\regFile|rs_mem|s_memory~1265_combout\ & ((\regFile|rs_mem|s_memory~1260_combout\))))) # 
-- (!\intMem|Mux2~1_combout\ & (((\regFile|rs_mem|s_memory~1265_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux2~1_combout\,
	datab => \regFile|rs_mem|s_memory~1267_combout\,
	datac => \regFile|rs_mem|s_memory~1260_combout\,
	datad => \regFile|rs_mem|s_memory~1265_combout\,
	combout => \regFile|rs_mem|s_memory~1268_combout\);

-- Location: LCCOMB_X67_Y28_N10
\regFile|rs_mem|readData[30]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|readData[30]~2_combout\ = (!\regFile|rs_mem|Equal0~0_combout\ & \regFile|rs_mem|s_memory~1268_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|Equal0~0_combout\,
	datad => \regFile|rs_mem|s_memory~1268_combout\,
	combout => \regFile|rs_mem|readData[30]~2_combout\);

-- Location: LCCOMB_X67_Y30_N30
\alu|Add0~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0~62_combout\ = \muxALU|muxOut[31]~62_combout\ $ (\alu|Add0~61\ $ (\regFile|rs_mem|readData[31]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \muxALU|muxOut[31]~62_combout\,
	datad => \regFile|rs_mem|readData[31]~1_combout\,
	cin => \alu|Add0~61\,
	combout => \alu|Add0~62_combout\);

-- Location: LCCOMB_X66_Y29_N24
\alu|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux0~2_combout\ = (\alu|Mux0~1_combout\ & ((\ALUCtrl|Mux5~1_combout\) # ((\alu|Add0~62_combout\) # (!\ALUCtrl|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCtrl|Mux5~1_combout\,
	datab => \ALUCtrl|Mux4~0_combout\,
	datac => \alu|Mux0~1_combout\,
	datad => \alu|Add0~62_combout\,
	combout => \alu|Mux0~2_combout\);

-- Location: LCCOMB_X65_Y29_N12
\alu|Mux0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux0~3_combout\ = (\alu|Mux1~2_combout\ & ((\alu|Mux0~0_combout\) # ((!\ALUCtrl|Mux3~1_combout\ & \alu|Mux0~2_combout\)))) # (!\alu|Mux1~2_combout\ & (!\ALUCtrl|Mux3~1_combout\ & ((\alu|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux1~2_combout\,
	datab => \ALUCtrl|Mux3~1_combout\,
	datac => \alu|Mux0~0_combout\,
	datad => \alu|Mux0~2_combout\,
	combout => \alu|Mux0~3_combout\);

-- Location: FF_X65_Y29_N13
\regFile|rs_mem|s_memory~421\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \alu|Mux0~3_combout\,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~421_q\);

-- Location: FF_X65_Y29_N27
\regFile|rs_mem|s_memory~549\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux0~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~549_q\);

-- Location: LCCOMB_X63_Y29_N8
\regFile|rs_mem|s_memory~485feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~485feeder_combout\ = \alu|Mux0~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux0~3_combout\,
	combout => \regFile|rs_mem|s_memory~485feeder_combout\);

-- Location: FF_X63_Y29_N9
\regFile|rs_mem|s_memory~485\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~485feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~485_q\);

-- Location: FF_X63_Y29_N11
\regFile|rs_mem|s_memory~357\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux0~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~357_q\);

-- Location: LCCOMB_X63_Y29_N10
\regFile|rs_mem|s_memory~1256\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1256_combout\ = (\intMem|Mux4~4_combout\ & (((\intMem|Mux3~1_combout\)))) # (!\intMem|Mux4~4_combout\ & ((\intMem|Mux3~1_combout\ & (\regFile|rs_mem|s_memory~485_q\)) # (!\intMem|Mux3~1_combout\ & 
-- ((\regFile|rs_mem|s_memory~357_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux4~4_combout\,
	datab => \regFile|rs_mem|s_memory~485_q\,
	datac => \regFile|rs_mem|s_memory~357_q\,
	datad => \intMem|Mux3~1_combout\,
	combout => \regFile|rs_mem|s_memory~1256_combout\);

-- Location: LCCOMB_X65_Y29_N26
\regFile|rs_mem|s_memory~1257\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1257_combout\ = (\intMem|Mux4~4_combout\ & ((\regFile|rs_mem|s_memory~1256_combout\ & ((\regFile|rs_mem|s_memory~549_q\))) # (!\regFile|rs_mem|s_memory~1256_combout\ & (\regFile|rs_mem|s_memory~421_q\)))) # 
-- (!\intMem|Mux4~4_combout\ & (((\regFile|rs_mem|s_memory~1256_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~421_q\,
	datab => \intMem|Mux4~4_combout\,
	datac => \regFile|rs_mem|s_memory~549_q\,
	datad => \regFile|rs_mem|s_memory~1256_combout\,
	combout => \regFile|rs_mem|s_memory~1257_combout\);

-- Location: LCCOMB_X68_Y37_N26
\regFile|rs_mem|s_memory~517feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~517feeder_combout\ = \alu|Mux0~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux0~3_combout\,
	combout => \regFile|rs_mem|s_memory~517feeder_combout\);

-- Location: FF_X68_Y37_N27
\regFile|rs_mem|s_memory~517\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~517feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~517_q\);

-- Location: FF_X69_Y37_N21
\regFile|rs_mem|s_memory~453\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux0~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~453_q\);

-- Location: LCCOMB_X68_Y37_N28
\regFile|rs_mem|s_memory~325feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~325feeder_combout\ = \alu|Mux0~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux0~3_combout\,
	combout => \regFile|rs_mem|s_memory~325feeder_combout\);

-- Location: FF_X68_Y37_N29
\regFile|rs_mem|s_memory~325\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~325feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~325_q\);

-- Location: FF_X69_Y37_N3
\regFile|rs_mem|s_memory~389\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux0~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~389_q\);

-- Location: LCCOMB_X69_Y37_N2
\regFile|rs_mem|s_memory~1249\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1249_combout\ = (\intMem|Mux4~4_combout\ & (((\regFile|rs_mem|s_memory~389_q\) # (\intMem|Mux3~1_combout\)))) # (!\intMem|Mux4~4_combout\ & (\regFile|rs_mem|s_memory~325_q\ & ((!\intMem|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux4~4_combout\,
	datab => \regFile|rs_mem|s_memory~325_q\,
	datac => \regFile|rs_mem|s_memory~389_q\,
	datad => \intMem|Mux3~1_combout\,
	combout => \regFile|rs_mem|s_memory~1249_combout\);

-- Location: LCCOMB_X69_Y37_N20
\regFile|rs_mem|s_memory~1250\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1250_combout\ = (\intMem|Mux3~1_combout\ & ((\regFile|rs_mem|s_memory~1249_combout\ & (\regFile|rs_mem|s_memory~517_q\)) # (!\regFile|rs_mem|s_memory~1249_combout\ & ((\regFile|rs_mem|s_memory~453_q\))))) # 
-- (!\intMem|Mux3~1_combout\ & (((\regFile|rs_mem|s_memory~1249_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~517_q\,
	datab => \intMem|Mux3~1_combout\,
	datac => \regFile|rs_mem|s_memory~453_q\,
	datad => \regFile|rs_mem|s_memory~1249_combout\,
	combout => \regFile|rs_mem|s_memory~1250_combout\);

-- Location: LCCOMB_X60_Y33_N0
\regFile|rs_mem|s_memory~165feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~165feeder_combout\ = \alu|Mux0~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux0~3_combout\,
	combout => \regFile|rs_mem|s_memory~165feeder_combout\);

-- Location: FF_X60_Y33_N1
\regFile|rs_mem|s_memory~165\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~165feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~165_q\);

-- Location: FF_X60_Y33_N15
\regFile|rs_mem|s_memory~293\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux0~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~293_q\);

-- Location: LCCOMB_X61_Y33_N24
\regFile|rs_mem|s_memory~229feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~229feeder_combout\ = \alu|Mux0~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux0~3_combout\,
	combout => \regFile|rs_mem|s_memory~229feeder_combout\);

-- Location: FF_X61_Y33_N25
\regFile|rs_mem|s_memory~229\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~229feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~229_q\);

-- Location: FF_X61_Y33_N27
\regFile|rs_mem|s_memory~101\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux0~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~101_q\);

-- Location: LCCOMB_X61_Y33_N26
\regFile|rs_mem|s_memory~1251\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1251_combout\ = (\intMem|Mux3~1_combout\ & ((\regFile|rs_mem|s_memory~229_q\) # ((\intMem|Mux4~4_combout\)))) # (!\intMem|Mux3~1_combout\ & (((\regFile|rs_mem|s_memory~101_q\ & !\intMem|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux3~1_combout\,
	datab => \regFile|rs_mem|s_memory~229_q\,
	datac => \regFile|rs_mem|s_memory~101_q\,
	datad => \intMem|Mux4~4_combout\,
	combout => \regFile|rs_mem|s_memory~1251_combout\);

-- Location: LCCOMB_X60_Y33_N14
\regFile|rs_mem|s_memory~1252\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1252_combout\ = (\intMem|Mux4~4_combout\ & ((\regFile|rs_mem|s_memory~1251_combout\ & ((\regFile|rs_mem|s_memory~293_q\))) # (!\regFile|rs_mem|s_memory~1251_combout\ & (\regFile|rs_mem|s_memory~165_q\)))) # 
-- (!\intMem|Mux4~4_combout\ & (((\regFile|rs_mem|s_memory~1251_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux4~4_combout\,
	datab => \regFile|rs_mem|s_memory~165_q\,
	datac => \regFile|rs_mem|s_memory~293_q\,
	datad => \regFile|rs_mem|s_memory~1251_combout\,
	combout => \regFile|rs_mem|s_memory~1252_combout\);

-- Location: LCCOMB_X61_Y29_N4
\regFile|rs_mem|s_memory~197feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~197feeder_combout\ = \alu|Mux0~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux0~3_combout\,
	combout => \regFile|rs_mem|s_memory~197feeder_combout\);

-- Location: FF_X61_Y29_N5
\regFile|rs_mem|s_memory~197\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~197feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~197_q\);

-- Location: FF_X66_Y29_N29
\regFile|rs_mem|s_memory~261\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux0~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~261_q\);

-- Location: FF_X66_Y29_N7
\regFile|rs_mem|s_memory~133\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux0~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~133_q\);

-- Location: FF_X67_Y28_N1
\regFile|rs_mem|s_memory~69\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux0~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~69_q\);

-- Location: LCCOMB_X67_Y28_N0
\regFile|rs_mem|s_memory~1253\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1253_combout\ = (\intMem|Mux3~1_combout\ & (((\intMem|Mux4~4_combout\)))) # (!\intMem|Mux3~1_combout\ & ((\intMem|Mux4~4_combout\ & (\regFile|rs_mem|s_memory~133_q\)) # (!\intMem|Mux4~4_combout\ & 
-- ((\regFile|rs_mem|s_memory~69_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~133_q\,
	datab => \intMem|Mux3~1_combout\,
	datac => \regFile|rs_mem|s_memory~69_q\,
	datad => \intMem|Mux4~4_combout\,
	combout => \regFile|rs_mem|s_memory~1253_combout\);

-- Location: LCCOMB_X66_Y29_N28
\regFile|rs_mem|s_memory~1254\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1254_combout\ = (\intMem|Mux3~1_combout\ & ((\regFile|rs_mem|s_memory~1253_combout\ & ((\regFile|rs_mem|s_memory~261_q\))) # (!\regFile|rs_mem|s_memory~1253_combout\ & (\regFile|rs_mem|s_memory~197_q\)))) # 
-- (!\intMem|Mux3~1_combout\ & (((\regFile|rs_mem|s_memory~1253_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~197_q\,
	datab => \intMem|Mux3~1_combout\,
	datac => \regFile|rs_mem|s_memory~261_q\,
	datad => \regFile|rs_mem|s_memory~1253_combout\,
	combout => \regFile|rs_mem|s_memory~1254_combout\);

-- Location: LCCOMB_X66_Y29_N18
\regFile|rs_mem|s_memory~1255\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1255_combout\ = (\intMem|Mux2~1_combout\ & (((!\intMem|Mux5~0_combout\)))) # (!\intMem|Mux2~1_combout\ & ((\intMem|Mux5~0_combout\ & ((\regFile|rs_mem|s_memory~1254_combout\))) # (!\intMem|Mux5~0_combout\ & 
-- (\regFile|rs_mem|s_memory~1252_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux2~1_combout\,
	datab => \regFile|rs_mem|s_memory~1252_combout\,
	datac => \intMem|Mux5~0_combout\,
	datad => \regFile|rs_mem|s_memory~1254_combout\,
	combout => \regFile|rs_mem|s_memory~1255_combout\);

-- Location: LCCOMB_X66_Y29_N20
\regFile|rs_mem|s_memory~1258\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1258_combout\ = (\intMem|Mux2~1_combout\ & ((\regFile|rs_mem|s_memory~1255_combout\ & (\regFile|rs_mem|s_memory~1257_combout\)) # (!\regFile|rs_mem|s_memory~1255_combout\ & ((\regFile|rs_mem|s_memory~1250_combout\))))) # 
-- (!\intMem|Mux2~1_combout\ & (((\regFile|rs_mem|s_memory~1255_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~1257_combout\,
	datab => \regFile|rs_mem|s_memory~1250_combout\,
	datac => \intMem|Mux2~1_combout\,
	datad => \regFile|rs_mem|s_memory~1255_combout\,
	combout => \regFile|rs_mem|s_memory~1258_combout\);

-- Location: LCCOMB_X66_Y29_N10
\regFile|rs_mem|readData[31]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|readData[31]~1_combout\ = (!\regFile|rs_mem|Equal0~0_combout\ & \regFile|rs_mem|s_memory~1258_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regFile|rs_mem|Equal0~0_combout\,
	datad => \regFile|rs_mem|s_memory~1258_combout\,
	combout => \regFile|rs_mem|readData[31]~1_combout\);

-- Location: LCCOMB_X66_Y30_N30
\alu|s_diff[31]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|s_diff[31]~62_combout\ = \regFile|rs_mem|readData[31]~1_combout\ $ (\alu|s_diff[30]~61\ $ (!\muxALU|muxOut[31]~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \regFile|rs_mem|readData[31]~1_combout\,
	datad => \muxALU|muxOut[31]~62_combout\,
	cin => \alu|s_diff[30]~61\,
	combout => \alu|s_diff[31]~62_combout\);

-- Location: LCCOMB_X63_Y30_N2
\alu|Mux31~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux31~2_combout\ = (\ALUCtrl|Mux3~1_combout\ & ((\alu|s_diff[31]~62_combout\))) # (!\ALUCtrl|Mux3~1_combout\ & (\alu|Add0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu|Add0~0_combout\,
	datac => \ALUCtrl|Mux3~1_combout\,
	datad => \alu|s_diff[31]~62_combout\,
	combout => \alu|Mux31~2_combout\);

-- Location: LCCOMB_X63_Y30_N10
\alu|Mux31~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux31~4_combout\ = (\ALUCtrl|Mux4~0_combout\ & (\alu|Mux31~2_combout\ & ((\alu|Mux31~3_combout\) # (!\ALUCtrl|Mux3~1_combout\)))) # (!\ALUCtrl|Mux4~0_combout\ & (!\ALUCtrl|Mux3~1_combout\ & (\alu|Mux31~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCtrl|Mux3~1_combout\,
	datab => \ALUCtrl|Mux4~0_combout\,
	datac => \alu|Mux31~3_combout\,
	datad => \alu|Mux31~2_combout\,
	combout => \alu|Mux31~4_combout\);

-- Location: LCCOMB_X63_Y30_N12
\alu|Mux31~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux31~5_combout\ = (\alu|Mux1~2_combout\ & ((\alu|Mux31~4_combout\) # (\alu|Mux31~1_combout\ $ (!\ALUCtrl|Mux4~0_combout\)))) # (!\alu|Mux1~2_combout\ & (\alu|Mux31~4_combout\ & ((\ALUCtrl|Mux4~0_combout\) # (!\alu|Mux31~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux31~1_combout\,
	datab => \ALUCtrl|Mux4~0_combout\,
	datac => \alu|Mux1~2_combout\,
	datad => \alu|Mux31~4_combout\,
	combout => \alu|Mux31~5_combout\);

-- Location: LCCOMB_X69_Y27_N16
\regFile|rt_mem|s_memory~454feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~454feeder_combout\ = \alu|Mux31~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux31~5_combout\,
	combout => \regFile|rt_mem|s_memory~454feeder_combout\);

-- Location: FF_X69_Y27_N17
\regFile|rt_mem|s_memory~454\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~454feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~454_q\);

-- Location: FF_X70_Y30_N5
\regFile|rt_mem|s_memory~518\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux31~5_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~518_q\);

-- Location: LCCOMB_X70_Y30_N26
\regFile|rt_mem|s_memory~486feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~486feeder_combout\ = \alu|Mux31~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux31~5_combout\,
	combout => \regFile|rt_mem|s_memory~486feeder_combout\);

-- Location: FF_X70_Y30_N27
\regFile|rt_mem|s_memory~486\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~486feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~486_q\);

-- Location: FF_X73_Y30_N23
\regFile|rt_mem|s_memory~422\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux31~5_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~422_q\);

-- Location: LCCOMB_X73_Y30_N22
\regFile|rt_mem|s_memory~1064\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1064_combout\ = (\intMem|Mux8~0_combout\ & ((\regFile|rt_mem|s_memory~486_q\) # ((!\intMem|Mux9~2_combout\)))) # (!\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~422_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~486_q\,
	datab => \intMem|Mux9~2_combout\,
	datac => \regFile|rt_mem|s_memory~422_q\,
	datad => \intMem|Mux8~0_combout\,
	combout => \regFile|rt_mem|s_memory~1064_combout\);

-- Location: LCCOMB_X70_Y30_N4
\regFile|rt_mem|s_memory~1065\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1065_combout\ = (\intMem|Mux9~1_combout\ & (((\regFile|rt_mem|s_memory~1064_combout\)))) # (!\intMem|Mux9~1_combout\ & ((\regFile|rt_mem|s_memory~1064_combout\ & ((\regFile|rt_mem|s_memory~518_q\))) # 
-- (!\regFile|rt_mem|s_memory~1064_combout\ & (\regFile|rt_mem|s_memory~454_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~454_q\,
	datab => \intMem|Mux9~1_combout\,
	datac => \regFile|rt_mem|s_memory~518_q\,
	datad => \regFile|rt_mem|s_memory~1064_combout\,
	combout => \regFile|rt_mem|s_memory~1065_combout\);

-- Location: LCCOMB_X66_Y33_N12
\regFile|rt_mem|s_memory~198feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~198feeder_combout\ = \alu|Mux31~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux31~5_combout\,
	combout => \regFile|rt_mem|s_memory~198feeder_combout\);

-- Location: FF_X66_Y33_N13
\regFile|rt_mem|s_memory~198\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~198feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~198_q\);

-- Location: FF_X66_Y33_N27
\regFile|rt_mem|s_memory~262\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux31~5_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~262_q\);

-- Location: LCCOMB_X74_Y30_N4
\regFile|rt_mem|s_memory~166feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~166feeder_combout\ = \alu|Mux31~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux31~5_combout\,
	combout => \regFile|rt_mem|s_memory~166feeder_combout\);

-- Location: FF_X74_Y30_N5
\regFile|rt_mem|s_memory~166\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~166feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~166_q\);

-- Location: FF_X67_Y29_N25
\regFile|rt_mem|s_memory~230\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux31~5_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~230_q\);

-- Location: LCCOMB_X67_Y29_N24
\regFile|rt_mem|s_memory~1062\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1062_combout\ = (\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~230_q\)) # (!\intMem|Mux9~2_combout\))) # (!\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~166_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux9~2_combout\,
	datab => \regFile|rt_mem|s_memory~166_q\,
	datac => \regFile|rt_mem|s_memory~230_q\,
	datad => \intMem|Mux8~0_combout\,
	combout => \regFile|rt_mem|s_memory~1062_combout\);

-- Location: LCCOMB_X66_Y33_N26
\regFile|rt_mem|s_memory~1063\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1063_combout\ = (\intMem|Mux9~1_combout\ & (((\regFile|rt_mem|s_memory~1062_combout\)))) # (!\intMem|Mux9~1_combout\ & ((\regFile|rt_mem|s_memory~1062_combout\ & ((\regFile|rt_mem|s_memory~262_q\))) # 
-- (!\regFile|rt_mem|s_memory~1062_combout\ & (\regFile|rt_mem|s_memory~198_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~198_q\,
	datab => \intMem|Mux9~1_combout\,
	datac => \regFile|rt_mem|s_memory~262_q\,
	datad => \regFile|rt_mem|s_memory~1062_combout\,
	combout => \regFile|rt_mem|s_memory~1063_combout\);

-- Location: FF_X63_Y30_N23
\regFile|rt_mem|s_memory~38\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux31~5_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~38_q\);

-- Location: FF_X63_Y30_N9
\regFile|rt_mem|s_memory~294\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux31~5_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~294_q\);

-- Location: LCCOMB_X63_Y30_N8
\regFile|rt_mem|s_memory~1068\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1068_combout\ = (\intMem|Mux5~0_combout\ & ((\regFile|rt_mem|s_memory~38_q\) # ((\intMem|Mux2~1_combout\)))) # (!\intMem|Mux5~0_combout\ & (((\regFile|rt_mem|s_memory~294_q\ & !\intMem|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~38_q\,
	datab => \intMem|Mux5~0_combout\,
	datac => \regFile|rt_mem|s_memory~294_q\,
	datad => \intMem|Mux2~1_combout\,
	combout => \regFile|rt_mem|s_memory~1068_combout\);

-- Location: LCCOMB_X66_Y29_N0
\regFile|rt_mem|s_memory~102feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~102feeder_combout\ = \alu|Mux31~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux31~5_combout\,
	combout => \regFile|rt_mem|s_memory~102feeder_combout\);

-- Location: FF_X66_Y29_N1
\regFile|rt_mem|s_memory~102\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~102feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~102_q\);

-- Location: FF_X69_Y27_N19
\regFile|rt_mem|s_memory~134\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux31~5_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~134_q\);

-- Location: LCCOMB_X72_Y30_N0
\regFile|rt_mem|s_memory~358feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~358feeder_combout\ = \alu|Mux31~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux31~5_combout\,
	combout => \regFile|rt_mem|s_memory~358feeder_combout\);

-- Location: FF_X72_Y30_N1
\regFile|rt_mem|s_memory~358\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~358feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~358_q\);

-- Location: FF_X72_Y30_N11
\regFile|rt_mem|s_memory~390\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux31~5_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~390_q\);

-- Location: LCCOMB_X72_Y30_N10
\regFile|rt_mem|s_memory~1066\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1066_combout\ = (\intMem|Mux9~2_combout\ & ((\regFile|rt_mem|s_memory~358_q\) # ((\intMem|Mux5~0_combout\)))) # (!\intMem|Mux9~2_combout\ & (((\regFile|rt_mem|s_memory~390_q\ & !\intMem|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux9~2_combout\,
	datab => \regFile|rt_mem|s_memory~358_q\,
	datac => \regFile|rt_mem|s_memory~390_q\,
	datad => \intMem|Mux5~0_combout\,
	combout => \regFile|rt_mem|s_memory~1066_combout\);

-- Location: LCCOMB_X69_Y27_N18
\regFile|rt_mem|s_memory~1067\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1067_combout\ = (\intMem|Mux5~0_combout\ & ((\regFile|rt_mem|s_memory~1066_combout\ & (\regFile|rt_mem|s_memory~102_q\)) # (!\regFile|rt_mem|s_memory~1066_combout\ & ((\regFile|rt_mem|s_memory~134_q\))))) # 
-- (!\intMem|Mux5~0_combout\ & (((\regFile|rt_mem|s_memory~1066_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~102_q\,
	datab => \intMem|Mux5~0_combout\,
	datac => \regFile|rt_mem|s_memory~134_q\,
	datad => \regFile|rt_mem|s_memory~1066_combout\,
	combout => \regFile|rt_mem|s_memory~1067_combout\);

-- Location: LCCOMB_X66_Y27_N12
\regFile|rt_mem|s_memory~1069\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1069_combout\ = (\intMem|Mux2~1_combout\ & (((!\regFile|rt_mem|s_memory~1068_combout\)))) # (!\intMem|Mux2~1_combout\ & ((\intMem|Mux8~0_combout\ & ((\regFile|rt_mem|s_memory~1067_combout\))) # (!\intMem|Mux8~0_combout\ & 
-- (\regFile|rt_mem|s_memory~1068_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111000011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux2~1_combout\,
	datab => \intMem|Mux8~0_combout\,
	datac => \regFile|rt_mem|s_memory~1068_combout\,
	datad => \regFile|rt_mem|s_memory~1067_combout\,
	combout => \regFile|rt_mem|s_memory~1069_combout\);

-- Location: LCCOMB_X66_Y27_N6
\regFile|rt_mem|s_memory~1070\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1070_combout\ = (\intMem|Mux2~1_combout\ & ((\regFile|rt_mem|s_memory~1069_combout\ & (\regFile|rt_mem|s_memory~1065_combout\)) # (!\regFile|rt_mem|s_memory~1069_combout\ & ((\regFile|rt_mem|s_memory~1063_combout\))))) # 
-- (!\intMem|Mux2~1_combout\ & (((\regFile|rt_mem|s_memory~1069_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux2~1_combout\,
	datab => \regFile|rt_mem|s_memory~1065_combout\,
	datac => \regFile|rt_mem|s_memory~1063_combout\,
	datad => \regFile|rt_mem|s_memory~1069_combout\,
	combout => \regFile|rt_mem|s_memory~1070_combout\);

-- Location: LCCOMB_X66_Y27_N8
\muxALU|muxOut[0]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxALU|muxOut[0]~50_combout\ = (\SW[6]~input_o\ & (((!\intMem|Mux25~1_combout\)))) # (!\SW[6]~input_o\ & (!\regFile|rt_mem|Equal0~0_combout\ & ((\regFile|rt_mem|s_memory~1070_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|Equal0~0_combout\,
	datab => \SW[6]~input_o\,
	datac => \intMem|Mux25~1_combout\,
	datad => \regFile|rt_mem|s_memory~1070_combout\,
	combout => \muxALU|muxOut[0]~50_combout\);

-- Location: LCCOMB_X67_Y31_N2
\alu|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Add0~2_combout\ = (\regFile|rs_mem|readData[1]~50_combout\ & ((\muxALU|muxOut[1]~61_combout\ & (\alu|Add0~1\ & VCC)) # (!\muxALU|muxOut[1]~61_combout\ & (!\alu|Add0~1\)))) # (!\regFile|rs_mem|readData[1]~50_combout\ & ((\muxALU|muxOut[1]~61_combout\ 
-- & (!\alu|Add0~1\)) # (!\muxALU|muxOut[1]~61_combout\ & ((\alu|Add0~1\) # (GND)))))
-- \alu|Add0~3\ = CARRY((\regFile|rs_mem|readData[1]~50_combout\ & (!\muxALU|muxOut[1]~61_combout\ & !\alu|Add0~1\)) # (!\regFile|rs_mem|readData[1]~50_combout\ & ((!\alu|Add0~1\) # (!\muxALU|muxOut[1]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|readData[1]~50_combout\,
	datab => \muxALU|muxOut[1]~61_combout\,
	datad => VCC,
	cin => \alu|Add0~1\,
	combout => \alu|Add0~2_combout\,
	cout => \alu|Add0~3\);

-- Location: LCCOMB_X60_Y31_N24
\alu|Mux30~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux30~2_combout\ = (\ALUCtrl|Mux4~0_combout\ & ((\alu|Mux30~1_combout\ & (\alu|RESULT~38_combout\)) # (!\alu|Mux30~1_combout\ & ((\alu|Add0~2_combout\))))) # (!\ALUCtrl|Mux4~0_combout\ & (((\alu|Mux30~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|RESULT~38_combout\,
	datab => \ALUCtrl|Mux4~0_combout\,
	datac => \alu|Mux30~1_combout\,
	datad => \alu|Add0~2_combout\,
	combout => \alu|Mux30~2_combout\);

-- Location: LCCOMB_X66_Y31_N2
\alu|s_diff[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|s_diff[1]~2_combout\ = (\regFile|rs_mem|readData[1]~50_combout\ & ((\muxALU|muxOut[1]~61_combout\ & (!\alu|s_diff[0]~1\)) # (!\muxALU|muxOut[1]~61_combout\ & (\alu|s_diff[0]~1\ & VCC)))) # (!\regFile|rs_mem|readData[1]~50_combout\ & 
-- ((\muxALU|muxOut[1]~61_combout\ & ((\alu|s_diff[0]~1\) # (GND))) # (!\muxALU|muxOut[1]~61_combout\ & (!\alu|s_diff[0]~1\))))
-- \alu|s_diff[1]~3\ = CARRY((\regFile|rs_mem|readData[1]~50_combout\ & (\muxALU|muxOut[1]~61_combout\ & !\alu|s_diff[0]~1\)) # (!\regFile|rs_mem|readData[1]~50_combout\ & ((\muxALU|muxOut[1]~61_combout\) # (!\alu|s_diff[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|readData[1]~50_combout\,
	datab => \muxALU|muxOut[1]~61_combout\,
	datad => VCC,
	cin => \alu|s_diff[0]~1\,
	combout => \alu|s_diff[1]~2_combout\,
	cout => \alu|s_diff[1]~3\);

-- Location: LCCOMB_X60_Y31_N20
\alu|Mux30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux30~0_combout\ = (\ALUCtrl|Mux4~0_combout\ & (((\alu|s_diff[1]~2_combout\)))) # (!\ALUCtrl|Mux4~0_combout\ & (!\muxALU|muxOut[1]~61_combout\ & ((!\regFile|rs_mem|readData[1]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCtrl|Mux4~0_combout\,
	datab => \muxALU|muxOut[1]~61_combout\,
	datac => \alu|s_diff[1]~2_combout\,
	datad => \regFile|rs_mem|readData[1]~50_combout\,
	combout => \alu|Mux30~0_combout\);

-- Location: LCCOMB_X60_Y31_N30
\alu|Mux30~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux30~3_combout\ = (\ALUCtrl|Mux3~1_combout\ & (((\alu|Mux1~2_combout\ & \alu|Mux30~0_combout\)))) # (!\ALUCtrl|Mux3~1_combout\ & ((\alu|Mux30~2_combout\) # ((\alu|Mux1~2_combout\ & \alu|Mux30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCtrl|Mux3~1_combout\,
	datab => \alu|Mux30~2_combout\,
	datac => \alu|Mux1~2_combout\,
	datad => \alu|Mux30~0_combout\,
	combout => \alu|Mux30~3_combout\);

-- Location: LCCOMB_X58_Y33_N24
\regFile|rs_mem|s_memory~135feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~135feeder_combout\ = \alu|Mux30~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux30~3_combout\,
	combout => \regFile|rs_mem|s_memory~135feeder_combout\);

-- Location: FF_X58_Y33_N25
\regFile|rs_mem|s_memory~135\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~135feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~135_q\);

-- Location: FF_X59_Y33_N15
\regFile|rs_mem|s_memory~71\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux30~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~71_q\);

-- Location: FF_X67_Y33_N19
\regFile|rs_mem|s_memory~263\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux30~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~263_q\);

-- Location: FF_X59_Y33_N17
\regFile|rs_mem|s_memory~199\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux30~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~199_q\);

-- Location: LCCOMB_X59_Y33_N16
\regFile|rs_mem|s_memory~1533\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1533_combout\ = (\intMem|Mux4~4_combout\ & ((\regFile|rs_mem|s_memory~263_q\) # ((!\intMem|Mux3~1_combout\)))) # (!\intMem|Mux4~4_combout\ & (((\regFile|rs_mem|s_memory~199_q\ & \intMem|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux4~4_combout\,
	datab => \regFile|rs_mem|s_memory~263_q\,
	datac => \regFile|rs_mem|s_memory~199_q\,
	datad => \intMem|Mux3~1_combout\,
	combout => \regFile|rs_mem|s_memory~1533_combout\);

-- Location: LCCOMB_X59_Y33_N14
\regFile|rs_mem|s_memory~1534\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1534_combout\ = (\intMem|Mux3~1_combout\ & (((\regFile|rs_mem|s_memory~1533_combout\)))) # (!\intMem|Mux3~1_combout\ & ((\regFile|rs_mem|s_memory~1533_combout\ & (\regFile|rs_mem|s_memory~135_q\)) # 
-- (!\regFile|rs_mem|s_memory~1533_combout\ & ((\regFile|rs_mem|s_memory~71_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux3~1_combout\,
	datab => \regFile|rs_mem|s_memory~135_q\,
	datac => \regFile|rs_mem|s_memory~71_q\,
	datad => \regFile|rs_mem|s_memory~1533_combout\,
	combout => \regFile|rs_mem|s_memory~1534_combout\);

-- Location: LCCOMB_X61_Y32_N6
\regFile|rs_mem|s_memory~391feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~391feeder_combout\ = \alu|Mux30~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux30~3_combout\,
	combout => \regFile|rs_mem|s_memory~391feeder_combout\);

-- Location: FF_X61_Y32_N7
\regFile|rs_mem|s_memory~391\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~391feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~391_q\);

-- Location: FF_X60_Y31_N9
\regFile|rs_mem|s_memory~519\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux30~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~519_q\);

-- Location: LCCOMB_X67_Y36_N28
\regFile|rs_mem|s_memory~455feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~455feeder_combout\ = \alu|Mux30~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux30~3_combout\,
	combout => \regFile|rs_mem|s_memory~455feeder_combout\);

-- Location: FF_X67_Y36_N29
\regFile|rs_mem|s_memory~455\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~455feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~455_q\);

-- Location: FF_X67_Y36_N31
\regFile|rs_mem|s_memory~327\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux30~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~327_q\);

-- Location: LCCOMB_X67_Y36_N30
\regFile|rs_mem|s_memory~1540\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1540_combout\ = (\intMem|Mux3~1_combout\ & ((\regFile|rs_mem|s_memory~455_q\) # ((\intMem|Mux4~4_combout\)))) # (!\intMem|Mux3~1_combout\ & (((\regFile|rs_mem|s_memory~327_q\ & !\intMem|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux3~1_combout\,
	datab => \regFile|rs_mem|s_memory~455_q\,
	datac => \regFile|rs_mem|s_memory~327_q\,
	datad => \intMem|Mux4~4_combout\,
	combout => \regFile|rs_mem|s_memory~1540_combout\);

-- Location: LCCOMB_X60_Y31_N8
\regFile|rs_mem|s_memory~1541\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1541_combout\ = (\intMem|Mux4~4_combout\ & ((\regFile|rs_mem|s_memory~1540_combout\ & ((\regFile|rs_mem|s_memory~519_q\))) # (!\regFile|rs_mem|s_memory~1540_combout\ & (\regFile|rs_mem|s_memory~391_q\)))) # 
-- (!\intMem|Mux4~4_combout\ & (((\regFile|rs_mem|s_memory~1540_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux4~4_combout\,
	datab => \regFile|rs_mem|s_memory~391_q\,
	datac => \regFile|rs_mem|s_memory~519_q\,
	datad => \regFile|rs_mem|s_memory~1540_combout\,
	combout => \regFile|rs_mem|s_memory~1541_combout\);

-- Location: FF_X63_Y28_N15
\regFile|rs_mem|s_memory~423\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux30~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~423_q\);

-- Location: FF_X60_Y31_N5
\regFile|rs_mem|s_memory~487\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux30~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~487_q\);

-- Location: LCCOMB_X62_Y33_N4
\regFile|rs_mem|s_memory~359feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~359feeder_combout\ = \alu|Mux30~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux30~3_combout\,
	combout => \regFile|rs_mem|s_memory~359feeder_combout\);

-- Location: FF_X62_Y33_N5
\regFile|rs_mem|s_memory~359\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~359feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~359_q\);

-- Location: FF_X62_Y33_N27
\regFile|rs_mem|s_memory~295\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux30~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~295_q\);

-- Location: LCCOMB_X62_Y33_N26
\regFile|rs_mem|s_memory~1535\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1535_combout\ = (\intMem|Mux3~1_combout\ & (((\intMem|Mux4~4_combout\)))) # (!\intMem|Mux3~1_combout\ & ((\intMem|Mux4~4_combout\ & (\regFile|rs_mem|s_memory~359_q\)) # (!\intMem|Mux4~4_combout\ & 
-- ((\regFile|rs_mem|s_memory~295_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~359_q\,
	datab => \intMem|Mux3~1_combout\,
	datac => \regFile|rs_mem|s_memory~295_q\,
	datad => \intMem|Mux4~4_combout\,
	combout => \regFile|rs_mem|s_memory~1535_combout\);

-- Location: LCCOMB_X60_Y31_N4
\regFile|rs_mem|s_memory~1536\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1536_combout\ = (\intMem|Mux3~1_combout\ & ((\regFile|rs_mem|s_memory~1535_combout\ & ((\regFile|rs_mem|s_memory~487_q\))) # (!\regFile|rs_mem|s_memory~1535_combout\ & (\regFile|rs_mem|s_memory~423_q\)))) # 
-- (!\intMem|Mux3~1_combout\ & (((\regFile|rs_mem|s_memory~1535_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~423_q\,
	datab => \intMem|Mux3~1_combout\,
	datac => \regFile|rs_mem|s_memory~487_q\,
	datad => \regFile|rs_mem|s_memory~1535_combout\,
	combout => \regFile|rs_mem|s_memory~1536_combout\);

-- Location: LCCOMB_X61_Y29_N16
\regFile|rs_mem|s_memory~167feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~167feeder_combout\ = \alu|Mux30~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux30~3_combout\,
	combout => \regFile|rs_mem|s_memory~167feeder_combout\);

-- Location: FF_X61_Y29_N17
\regFile|rs_mem|s_memory~167\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~167feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~167_q\);

-- Location: FF_X69_Y29_N31
\regFile|rs_mem|s_memory~231\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux30~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~231_q\);

-- Location: LCCOMB_X59_Y27_N30
\regFile|rs_mem|s_memory~103feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~103feeder_combout\ = \alu|Mux30~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux30~3_combout\,
	combout => \regFile|rs_mem|s_memory~103feeder_combout\);

-- Location: FF_X59_Y27_N31
\regFile|rs_mem|s_memory~103\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rs_mem|s_memory~103feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~103_q\);

-- Location: FF_X69_Y29_N29
\regFile|rs_mem|s_memory~39\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux30~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rs_mem|s_memory~39_q\);

-- Location: LCCOMB_X69_Y29_N28
\regFile|rs_mem|s_memory~1537\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1537_combout\ = (\intMem|Mux4~4_combout\ & ((\regFile|rs_mem|s_memory~103_q\) # ((\intMem|Mux3~1_combout\)))) # (!\intMem|Mux4~4_combout\ & (((\regFile|rs_mem|s_memory~39_q\ & !\intMem|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~103_q\,
	datab => \intMem|Mux4~4_combout\,
	datac => \regFile|rs_mem|s_memory~39_q\,
	datad => \intMem|Mux3~1_combout\,
	combout => \regFile|rs_mem|s_memory~1537_combout\);

-- Location: LCCOMB_X69_Y29_N30
\regFile|rs_mem|s_memory~1538\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1538_combout\ = (\intMem|Mux3~1_combout\ & ((\regFile|rs_mem|s_memory~1537_combout\ & ((\regFile|rs_mem|s_memory~231_q\))) # (!\regFile|rs_mem|s_memory~1537_combout\ & (\regFile|rs_mem|s_memory~167_q\)))) # 
-- (!\intMem|Mux3~1_combout\ & (((\regFile|rs_mem|s_memory~1537_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux3~1_combout\,
	datab => \regFile|rs_mem|s_memory~167_q\,
	datac => \regFile|rs_mem|s_memory~231_q\,
	datad => \regFile|rs_mem|s_memory~1537_combout\,
	combout => \regFile|rs_mem|s_memory~1538_combout\);

-- Location: LCCOMB_X60_Y31_N18
\regFile|rs_mem|s_memory~1539\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1539_combout\ = (\intMem|Mux5~0_combout\ & ((\intMem|Mux2~1_combout\ & (\regFile|rs_mem|s_memory~1536_combout\)) # (!\intMem|Mux2~1_combout\ & ((\regFile|rs_mem|s_memory~1538_combout\))))) # (!\intMem|Mux5~0_combout\ & 
-- (\intMem|Mux2~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux5~0_combout\,
	datab => \intMem|Mux2~1_combout\,
	datac => \regFile|rs_mem|s_memory~1536_combout\,
	datad => \regFile|rs_mem|s_memory~1538_combout\,
	combout => \regFile|rs_mem|s_memory~1539_combout\);

-- Location: LCCOMB_X60_Y31_N6
\regFile|rs_mem|s_memory~1542\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1542_combout\ = (\intMem|Mux5~0_combout\ & (((\regFile|rs_mem|s_memory~1539_combout\)))) # (!\intMem|Mux5~0_combout\ & ((\regFile|rs_mem|s_memory~1539_combout\ & ((\regFile|rs_mem|s_memory~1541_combout\))) # 
-- (!\regFile|rs_mem|s_memory~1539_combout\ & (\regFile|rs_mem|s_memory~1534_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~1534_combout\,
	datab => \intMem|Mux5~0_combout\,
	datac => \regFile|rs_mem|s_memory~1541_combout\,
	datad => \regFile|rs_mem|s_memory~1539_combout\,
	combout => \regFile|rs_mem|s_memory~1542_combout\);

-- Location: LCCOMB_X60_Y31_N16
\regFile|rs_mem|readData[1]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|readData[1]~50_combout\ = (!\regFile|rs_mem|Equal0~0_combout\ & \regFile|rs_mem|s_memory~1542_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regFile|rs_mem|Equal0~0_combout\,
	datad => \regFile|rs_mem|s_memory~1542_combout\,
	combout => \regFile|rs_mem|readData[1]~50_combout\);

-- Location: LCCOMB_X65_Y29_N2
\alu|Mux29~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux29~1_combout\ = (\ALUCtrl|Mux4~0_combout\ & (((\ALUCtrl|Mux5~1_combout\) # (\alu|Add0~4_combout\)))) # (!\ALUCtrl|Mux4~0_combout\ & (\alu|RESULT~39_combout\ & (!\ALUCtrl|Mux5~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|RESULT~39_combout\,
	datab => \ALUCtrl|Mux4~0_combout\,
	datac => \ALUCtrl|Mux5~1_combout\,
	datad => \alu|Add0~4_combout\,
	combout => \alu|Mux29~1_combout\);

-- Location: LCCOMB_X65_Y29_N8
\alu|Mux29~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux29~2_combout\ = (\ALUCtrl|Mux5~1_combout\ & ((\muxALU|muxOut[2]~60_combout\ & ((!\alu|Mux29~1_combout\) # (!\regFile|rs_mem|readData[2]~49_combout\))) # (!\muxALU|muxOut[2]~60_combout\ & (\regFile|rs_mem|readData[2]~49_combout\)))) # 
-- (!\ALUCtrl|Mux5~1_combout\ & (((\alu|Mux29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxALU|muxOut[2]~60_combout\,
	datab => \regFile|rs_mem|readData[2]~49_combout\,
	datac => \ALUCtrl|Mux5~1_combout\,
	datad => \alu|Mux29~1_combout\,
	combout => \alu|Mux29~2_combout\);

-- Location: LCCOMB_X66_Y31_N4
\alu|s_diff[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|s_diff[2]~4_combout\ = ((\muxALU|muxOut[2]~60_combout\ $ (\regFile|rs_mem|readData[2]~49_combout\ $ (\alu|s_diff[1]~3\)))) # (GND)
-- \alu|s_diff[2]~5\ = CARRY((\muxALU|muxOut[2]~60_combout\ & (\regFile|rs_mem|readData[2]~49_combout\ & !\alu|s_diff[1]~3\)) # (!\muxALU|muxOut[2]~60_combout\ & ((\regFile|rs_mem|readData[2]~49_combout\) # (!\alu|s_diff[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \muxALU|muxOut[2]~60_combout\,
	datab => \regFile|rs_mem|readData[2]~49_combout\,
	datad => VCC,
	cin => \alu|s_diff[1]~3\,
	combout => \alu|s_diff[2]~4_combout\,
	cout => \alu|s_diff[2]~5\);

-- Location: LCCOMB_X65_Y29_N28
\alu|Mux29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux29~0_combout\ = (\ALUCtrl|Mux4~0_combout\ & (((\alu|s_diff[2]~4_combout\)))) # (!\ALUCtrl|Mux4~0_combout\ & (!\muxALU|muxOut[2]~60_combout\ & (!\regFile|rs_mem|readData[2]~49_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxALU|muxOut[2]~60_combout\,
	datab => \regFile|rs_mem|readData[2]~49_combout\,
	datac => \alu|s_diff[2]~4_combout\,
	datad => \ALUCtrl|Mux4~0_combout\,
	combout => \alu|Mux29~0_combout\);

-- Location: LCCOMB_X65_Y29_N30
\alu|Mux29~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux29~3_combout\ = (\alu|Mux1~2_combout\ & ((\alu|Mux29~0_combout\) # ((!\ALUCtrl|Mux3~1_combout\ & \alu|Mux29~2_combout\)))) # (!\alu|Mux1~2_combout\ & (!\ALUCtrl|Mux3~1_combout\ & (\alu|Mux29~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux1~2_combout\,
	datab => \ALUCtrl|Mux3~1_combout\,
	datac => \alu|Mux29~2_combout\,
	datad => \alu|Mux29~0_combout\,
	combout => \alu|Mux29~3_combout\);

-- Location: LCCOMB_X74_Y33_N10
\regFile|rt_mem|s_memory~104feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~104feeder_combout\ = \alu|Mux29~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux29~3_combout\,
	combout => \regFile|rt_mem|s_memory~104feeder_combout\);

-- Location: FF_X74_Y33_N11
\regFile|rt_mem|s_memory~104\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~104feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~104_q\);

-- Location: FF_X69_Y33_N31
\regFile|rt_mem|s_memory~136\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux29~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~136_q\);

-- Location: LCCOMB_X69_Y33_N30
\regFile|rt_mem|s_memory~1365\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1365_combout\ = (\intMem|Mux9~2_combout\ & (\regFile|rt_mem|s_memory~104_q\)) # (!\intMem|Mux9~2_combout\ & ((\regFile|rt_mem|s_memory~136_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regFile|rt_mem|s_memory~104_q\,
	datac => \regFile|rt_mem|s_memory~136_q\,
	datad => \intMem|Mux9~2_combout\,
	combout => \regFile|rt_mem|s_memory~1365_combout\);

-- Location: FF_X70_Y32_N11
\regFile|rt_mem|s_memory~40\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux29~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~40_q\);

-- Location: LCCOMB_X70_Y32_N10
\regFile|rt_mem|s_memory~1366\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1366_combout\ = (\intMem|Mux8~0_combout\ & (\regFile|rt_mem|s_memory~1365_combout\)) # (!\intMem|Mux8~0_combout\ & ((\regFile|rt_mem|s_memory~40_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~1365_combout\,
	datac => \regFile|rt_mem|s_memory~40_q\,
	datad => \intMem|Mux8~0_combout\,
	combout => \regFile|rt_mem|s_memory~1366_combout\);

-- Location: LCCOMB_X61_Y35_N30
\regFile|rt_mem|s_memory~168feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~168feeder_combout\ = \alu|Mux29~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux29~3_combout\,
	combout => \regFile|rt_mem|s_memory~168feeder_combout\);

-- Location: FF_X61_Y35_N31
\regFile|rt_mem|s_memory~168\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~168feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~168_q\);

-- Location: FF_X63_Y32_N27
\regFile|rt_mem|s_memory~232\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux29~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~232_q\);

-- Location: LCCOMB_X63_Y32_N26
\regFile|rt_mem|s_memory~1363\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1363_combout\ = (\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~232_q\)) # (!\intMem|Mux9~2_combout\))) # (!\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~168_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux9~2_combout\,
	datab => \regFile|rt_mem|s_memory~168_q\,
	datac => \regFile|rt_mem|s_memory~232_q\,
	datad => \intMem|Mux8~0_combout\,
	combout => \regFile|rt_mem|s_memory~1363_combout\);

-- Location: LCCOMB_X63_Y36_N18
\regFile|rt_mem|s_memory~200feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~200feeder_combout\ = \alu|Mux29~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux29~3_combout\,
	combout => \regFile|rt_mem|s_memory~200feeder_combout\);

-- Location: FF_X63_Y36_N19
\regFile|rt_mem|s_memory~200\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~200feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~200_q\);

-- Location: FF_X63_Y32_N17
\regFile|rt_mem|s_memory~264\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux29~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~264_q\);

-- Location: LCCOMB_X63_Y32_N16
\regFile|rt_mem|s_memory~1364\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1364_combout\ = (\regFile|rt_mem|s_memory~1363_combout\ & (((\regFile|rt_mem|s_memory~264_q\) # (\intMem|Mux9~1_combout\)))) # (!\regFile|rt_mem|s_memory~1363_combout\ & (\regFile|rt_mem|s_memory~200_q\ & 
-- ((!\intMem|Mux9~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~1363_combout\,
	datab => \regFile|rt_mem|s_memory~200_q\,
	datac => \regFile|rt_mem|s_memory~264_q\,
	datad => \intMem|Mux9~1_combout\,
	combout => \regFile|rt_mem|s_memory~1364_combout\);

-- Location: LCCOMB_X63_Y32_N18
\regFile|rt_mem|s_memory~1367\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1367_combout\ = (\intMem|Mux5~0_combout\ & ((\intMem|Mux2~1_combout\ & ((\regFile|rt_mem|s_memory~1364_combout\))) # (!\intMem|Mux2~1_combout\ & (\regFile|rt_mem|s_memory~1366_combout\)))) # (!\intMem|Mux5~0_combout\ & 
-- (\intMem|Mux2~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux5~0_combout\,
	datab => \intMem|Mux2~1_combout\,
	datac => \regFile|rt_mem|s_memory~1366_combout\,
	datad => \regFile|rt_mem|s_memory~1364_combout\,
	combout => \regFile|rt_mem|s_memory~1367_combout\);

-- Location: FF_X69_Y36_N15
\regFile|rt_mem|s_memory~296\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux29~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~296_q\);

-- Location: LCCOMB_X69_Y37_N26
\regFile|rt_mem|s_memory~360feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~360feeder_combout\ = \alu|Mux29~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux29~3_combout\,
	combout => \regFile|rt_mem|s_memory~360feeder_combout\);

-- Location: FF_X69_Y37_N27
\regFile|rt_mem|s_memory~360\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~360feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~360_q\);

-- Location: FF_X68_Y36_N21
\regFile|rt_mem|s_memory~392\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux29~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~392_q\);

-- Location: LCCOMB_X68_Y36_N20
\regFile|rt_mem|s_memory~1361\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1361_combout\ = (\intMem|Mux9~2_combout\ & (\regFile|rt_mem|s_memory~360_q\)) # (!\intMem|Mux9~2_combout\ & ((\regFile|rt_mem|s_memory~392_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regFile|rt_mem|s_memory~360_q\,
	datac => \regFile|rt_mem|s_memory~392_q\,
	datad => \intMem|Mux9~2_combout\,
	combout => \regFile|rt_mem|s_memory~1361_combout\);

-- Location: LCCOMB_X69_Y36_N14
\regFile|rt_mem|s_memory~1362\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1362_combout\ = (\intMem|Mux8~0_combout\ & ((\regFile|rt_mem|s_memory~1361_combout\))) # (!\intMem|Mux8~0_combout\ & (\regFile|rt_mem|s_memory~296_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux8~0_combout\,
	datac => \regFile|rt_mem|s_memory~296_q\,
	datad => \regFile|rt_mem|s_memory~1361_combout\,
	combout => \regFile|rt_mem|s_memory~1362_combout\);

-- Location: LCCOMB_X61_Y36_N16
\regFile|rt_mem|s_memory~456feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~456feeder_combout\ = \alu|Mux29~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux29~3_combout\,
	combout => \regFile|rt_mem|s_memory~456feeder_combout\);

-- Location: FF_X61_Y36_N17
\regFile|rt_mem|s_memory~456\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~456feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~456_q\);

-- Location: FF_X65_Y36_N15
\regFile|rt_mem|s_memory~520\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux29~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~520_q\);

-- Location: LCCOMB_X63_Y36_N16
\regFile|rt_mem|s_memory~424feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~424feeder_combout\ = \alu|Mux29~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux29~3_combout\,
	combout => \regFile|rt_mem|s_memory~424feeder_combout\);

-- Location: FF_X63_Y36_N17
\regFile|rt_mem|s_memory~424\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|rt_mem|s_memory~424feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~424_q\);

-- Location: FF_X65_Y36_N29
\regFile|rt_mem|s_memory~488\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux29~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|rt_mem|s_memory~488_q\);

-- Location: LCCOMB_X65_Y36_N28
\regFile|rt_mem|s_memory~1368\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1368_combout\ = (\intMem|Mux8~0_combout\ & (((\regFile|rt_mem|s_memory~488_q\) # (!\intMem|Mux9~2_combout\)))) # (!\intMem|Mux8~0_combout\ & (\regFile|rt_mem|s_memory~424_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~424_q\,
	datab => \intMem|Mux9~2_combout\,
	datac => \regFile|rt_mem|s_memory~488_q\,
	datad => \intMem|Mux8~0_combout\,
	combout => \regFile|rt_mem|s_memory~1368_combout\);

-- Location: LCCOMB_X65_Y36_N14
\regFile|rt_mem|s_memory~1369\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1369_combout\ = (\intMem|Mux9~1_combout\ & (((\regFile|rt_mem|s_memory~1368_combout\)))) # (!\intMem|Mux9~1_combout\ & ((\regFile|rt_mem|s_memory~1368_combout\ & ((\regFile|rt_mem|s_memory~520_q\))) # 
-- (!\regFile|rt_mem|s_memory~1368_combout\ & (\regFile|rt_mem|s_memory~456_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rt_mem|s_memory~456_q\,
	datab => \intMem|Mux9~1_combout\,
	datac => \regFile|rt_mem|s_memory~520_q\,
	datad => \regFile|rt_mem|s_memory~1368_combout\,
	combout => \regFile|rt_mem|s_memory~1369_combout\);

-- Location: LCCOMB_X63_Y32_N0
\regFile|rt_mem|s_memory~1370\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rt_mem|s_memory~1370_combout\ = (\intMem|Mux5~0_combout\ & (\regFile|rt_mem|s_memory~1367_combout\)) # (!\intMem|Mux5~0_combout\ & ((\regFile|rt_mem|s_memory~1367_combout\ & ((\regFile|rt_mem|s_memory~1369_combout\))) # 
-- (!\regFile|rt_mem|s_memory~1367_combout\ & (\regFile|rt_mem|s_memory~1362_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux5~0_combout\,
	datab => \regFile|rt_mem|s_memory~1367_combout\,
	datac => \regFile|rt_mem|s_memory~1362_combout\,
	datad => \regFile|rt_mem|s_memory~1369_combout\,
	combout => \regFile|rt_mem|s_memory~1370_combout\);

-- Location: LCCOMB_X63_Y32_N30
\muxALU|muxOut[2]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \muxALU|muxOut[2]~60_combout\ = (\SW[6]~input_o\ & (!\intMem|Mux23~0_combout\)) # (!\SW[6]~input_o\ & (((!\regFile|rt_mem|Equal0~0_combout\ & \regFile|rt_mem|s_memory~1370_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux23~0_combout\,
	datab => \SW[6]~input_o\,
	datac => \regFile|rt_mem|Equal0~0_combout\,
	datad => \regFile|rt_mem|s_memory~1370_combout\,
	combout => \muxALU|muxOut[2]~60_combout\);

-- Location: LCCOMB_X62_Y32_N8
\alu|Mux28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux28~0_combout\ = (\ALUCtrl|Mux4~0_combout\ & (((\alu|s_diff[3]~6_combout\)))) # (!\ALUCtrl|Mux4~0_combout\ & (!\muxALU|muxOut[3]~59_combout\ & ((!\regFile|rs_mem|readData[3]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxALU|muxOut[3]~59_combout\,
	datab => \alu|s_diff[3]~6_combout\,
	datac => \ALUCtrl|Mux4~0_combout\,
	datad => \regFile|rs_mem|readData[3]~48_combout\,
	combout => \alu|Mux28~0_combout\);

-- Location: LCCOMB_X63_Y32_N6
\alu|Mux28~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux28~2_combout\ = (\ALUCtrl|Mux5~1_combout\ & (((\regFile|rs_mem|readData[3]~48_combout\)))) # (!\ALUCtrl|Mux5~1_combout\ & ((\ALUCtrl|Mux4~0_combout\ & ((\alu|Add0~6_combout\))) # (!\ALUCtrl|Mux4~0_combout\ & 
-- (\regFile|rs_mem|readData[3]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCtrl|Mux5~1_combout\,
	datab => \ALUCtrl|Mux4~0_combout\,
	datac => \regFile|rs_mem|readData[3]~48_combout\,
	datad => \alu|Add0~6_combout\,
	combout => \alu|Mux28~2_combout\);

-- Location: LCCOMB_X63_Y32_N24
\alu|Mux28~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux28~3_combout\ = (\ALUCtrl|Mux5~1_combout\ & ((\muxALU|muxOut[3]~59_combout\ & ((!\alu|Mux28~2_combout\) # (!\ALUCtrl|Mux4~0_combout\))) # (!\muxALU|muxOut[3]~59_combout\ & ((\alu|Mux28~2_combout\))))) # (!\ALUCtrl|Mux5~1_combout\ & 
-- (\alu|Mux28~2_combout\ & ((\muxALU|muxOut[3]~59_combout\) # (\ALUCtrl|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCtrl|Mux5~1_combout\,
	datab => \muxALU|muxOut[3]~59_combout\,
	datac => \ALUCtrl|Mux4~0_combout\,
	datad => \alu|Mux28~2_combout\,
	combout => \alu|Mux28~3_combout\);

-- Location: LCCOMB_X62_Y32_N10
\alu|Mux28~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux28~1_combout\ = (\ALUCtrl|Mux3~1_combout\ & (\alu|Mux1~2_combout\ & (\alu|Mux28~0_combout\))) # (!\ALUCtrl|Mux3~1_combout\ & ((\alu|Mux28~3_combout\) # ((\alu|Mux1~2_combout\ & \alu|Mux28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCtrl|Mux3~1_combout\,
	datab => \alu|Mux1~2_combout\,
	datac => \alu|Mux28~0_combout\,
	datad => \alu|Mux28~3_combout\,
	combout => \alu|Mux28~1_combout\);

-- Location: LCCOMB_X76_Y32_N28
\regFile|DU_mem|s_memory~905feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~905feeder_combout\ = \alu|Mux28~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux28~1_combout\,
	combout => \regFile|DU_mem|s_memory~905feeder_combout\);

-- Location: LCCOMB_X73_Y30_N10
\regFile|rs_mem|s_memory~1560\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1560_combout\ = (\regFile|rs_mem|s_memory~1588_combout\ & (\SW[7]~input_o\ & \muxALU|muxOut[31]~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regFile|rs_mem|s_memory~1588_combout\,
	datac => \SW[7]~input_o\,
	datad => \muxALU|muxOut[31]~52_combout\,
	combout => \regFile|rs_mem|s_memory~1560_combout\);

-- Location: FF_X76_Y32_N29
\regFile|DU_mem|s_memory~905\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~905feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1560_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~905_q\);

-- Location: LCCOMB_X68_Y36_N16
\regFile|rs_mem|s_memory~1562\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1562_combout\ = (\muxALU|muxOut[31]~52_combout\ & (\SW[7]~input_o\ & \regFile|rs_mem|s_memory~1590_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxALU|muxOut[31]~52_combout\,
	datab => \SW[7]~input_o\,
	datad => \regFile|rs_mem|s_memory~1590_combout\,
	combout => \regFile|rs_mem|s_memory~1562_combout\);

-- Location: FF_X75_Y32_N11
\regFile|DU_mem|s_memory~1033\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux28~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1562_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~1033_q\);

-- Location: LCCOMB_X74_Y30_N26
\regFile|rs_mem|s_memory~1561\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1561_combout\ = (\muxALU|muxOut[31]~52_combout\ & (\SW[7]~input_o\ & \regFile|rs_mem|s_memory~1589_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxALU|muxOut[31]~52_combout\,
	datab => \SW[7]~input_o\,
	datad => \regFile|rs_mem|s_memory~1589_combout\,
	combout => \regFile|rs_mem|s_memory~1561_combout\);

-- Location: FF_X76_Y32_N7
\regFile|DU_mem|s_memory~649\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux28~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1561_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~649_q\);

-- Location: LCCOMB_X75_Y32_N24
\regFile|DU_mem|s_memory~777feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~777feeder_combout\ = \alu|Mux28~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux28~1_combout\,
	combout => \regFile|DU_mem|s_memory~777feeder_combout\);

-- Location: LCCOMB_X63_Y28_N2
\regFile|rs_mem|s_memory~1559\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1559_combout\ = (\SW[7]~input_o\ & (\muxALU|muxOut[31]~52_combout\ & \regFile|rs_mem|s_memory~1587_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[7]~input_o\,
	datac => \muxALU|muxOut[31]~52_combout\,
	datad => \regFile|rs_mem|s_memory~1587_combout\,
	combout => \regFile|rs_mem|s_memory~1559_combout\);

-- Location: FF_X75_Y32_N25
\regFile|DU_mem|s_memory~777\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~777feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1559_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~777_q\);

-- Location: LCCOMB_X76_Y32_N6
\regFile|DU_mem|s_memory~1129\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1129_combout\ = (\displ|s_addrCounters[2][3]~q\ & (\displ|s_addrCounters[2][2]~q\)) # (!\displ|s_addrCounters[2][3]~q\ & ((\displ|s_addrCounters[2][2]~q\ & ((\regFile|DU_mem|s_memory~777_q\))) # (!\displ|s_addrCounters[2][2]~q\ & 
-- (\regFile|DU_mem|s_memory~649_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \displ|s_addrCounters[2][2]~q\,
	datac => \regFile|DU_mem|s_memory~649_q\,
	datad => \regFile|DU_mem|s_memory~777_q\,
	combout => \regFile|DU_mem|s_memory~1129_combout\);

-- Location: LCCOMB_X75_Y32_N10
\regFile|DU_mem|s_memory~1130\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1130_combout\ = (\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~1129_combout\ & ((\regFile|DU_mem|s_memory~1033_q\))) # (!\regFile|DU_mem|s_memory~1129_combout\ & (\regFile|DU_mem|s_memory~905_q\)))) # 
-- (!\displ|s_addrCounters[2][3]~q\ & (((\regFile|DU_mem|s_memory~1129_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \regFile|DU_mem|s_memory~905_q\,
	datac => \regFile|DU_mem|s_memory~1033_q\,
	datad => \regFile|DU_mem|s_memory~1129_combout\,
	combout => \regFile|DU_mem|s_memory~1130_combout\);

-- Location: LCCOMB_X61_Y25_N12
\regFile|DU_mem|s_memory~841feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~841feeder_combout\ = \alu|Mux28~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux28~1_combout\,
	combout => \regFile|DU_mem|s_memory~841feeder_combout\);

-- Location: LCCOMB_X63_Y28_N0
\regFile|rs_mem|s_memory~1544\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1544_combout\ = (\muxALU|muxOut[31]~52_combout\ & (\regFile|rs_mem|s_memory~1580_combout\ & \SW[7]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxALU|muxOut[31]~52_combout\,
	datab => \regFile|rs_mem|s_memory~1580_combout\,
	datad => \SW[7]~input_o\,
	combout => \regFile|rs_mem|s_memory~1544_combout\);

-- Location: FF_X61_Y25_N13
\regFile|DU_mem|s_memory~841\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~841feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1544_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~841_q\);

-- Location: LCCOMB_X63_Y28_N22
\regFile|rs_mem|s_memory~1548\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1548_combout\ = (\muxALU|muxOut[31]~52_combout\ & (\regFile|rs_mem|s_memory~1547_combout\ & \SW[7]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxALU|muxOut[31]~52_combout\,
	datac => \regFile|rs_mem|s_memory~1547_combout\,
	datad => \SW[7]~input_o\,
	combout => \regFile|rs_mem|s_memory~1548_combout\);

-- Location: FF_X61_Y25_N31
\regFile|DU_mem|s_memory~969\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux28~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1548_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~969_q\);

-- Location: LCCOMB_X62_Y25_N0
\regFile|DU_mem|s_memory~713feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~713feeder_combout\ = \alu|Mux28~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux28~1_combout\,
	combout => \regFile|DU_mem|s_memory~713feeder_combout\);

-- Location: LCCOMB_X70_Y27_N26
\regFile|rs_mem|s_memory~1543\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1543_combout\ = (\muxALU|muxOut[31]~52_combout\ & (\SW[7]~input_o\ & \regFile|rs_mem|s_memory~1579_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxALU|muxOut[31]~52_combout\,
	datab => \SW[7]~input_o\,
	datad => \regFile|rs_mem|s_memory~1579_combout\,
	combout => \regFile|rs_mem|s_memory~1543_combout\);

-- Location: FF_X62_Y25_N1
\regFile|DU_mem|s_memory~713\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~713feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1543_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~713_q\);

-- Location: LCCOMB_X70_Y27_N4
\regFile|rs_mem|s_memory~1546\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1546_combout\ = (\muxALU|muxOut[31]~52_combout\ & (\SW[7]~input_o\ & \regFile|rs_mem|s_memory~1545_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxALU|muxOut[31]~52_combout\,
	datab => \SW[7]~input_o\,
	datad => \regFile|rs_mem|s_memory~1545_combout\,
	combout => \regFile|rs_mem|s_memory~1546_combout\);

-- Location: FF_X62_Y25_N19
\regFile|DU_mem|s_memory~585\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux28~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1546_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~585_q\);

-- Location: LCCOMB_X62_Y25_N18
\regFile|DU_mem|s_memory~1124\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1124_combout\ = (\displ|s_addrCounters[2][3]~q\ & (((\displ|s_addrCounters[2][2]~q\)))) # (!\displ|s_addrCounters[2][3]~q\ & ((\displ|s_addrCounters[2][2]~q\ & (\regFile|DU_mem|s_memory~713_q\)) # (!\displ|s_addrCounters[2][2]~q\ 
-- & ((\regFile|DU_mem|s_memory~585_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~713_q\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \regFile|DU_mem|s_memory~585_q\,
	datad => \displ|s_addrCounters[2][2]~q\,
	combout => \regFile|DU_mem|s_memory~1124_combout\);

-- Location: LCCOMB_X61_Y25_N30
\regFile|DU_mem|s_memory~1125\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1125_combout\ = (\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~1124_combout\ & ((\regFile|DU_mem|s_memory~969_q\))) # (!\regFile|DU_mem|s_memory~1124_combout\ & (\regFile|DU_mem|s_memory~841_q\)))) # 
-- (!\displ|s_addrCounters[2][3]~q\ & (((\regFile|DU_mem|s_memory~1124_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~841_q\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \regFile|DU_mem|s_memory~969_q\,
	datad => \regFile|DU_mem|s_memory~1124_combout\,
	combout => \regFile|DU_mem|s_memory~1125_combout\);

-- Location: LCCOMB_X74_Y32_N8
\regFile|DU_mem|s_memory~809feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~809feeder_combout\ = \alu|Mux28~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux28~1_combout\,
	combout => \regFile|DU_mem|s_memory~809feeder_combout\);

-- Location: LCCOMB_X63_Y28_N26
\regFile|rs_mem|s_memory~1554\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1554_combout\ = (\muxALU|muxOut[31]~52_combout\ & (\SW[7]~input_o\ & \regFile|rs_mem|s_memory~1584_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxALU|muxOut[31]~52_combout\,
	datab => \SW[7]~input_o\,
	datad => \regFile|rs_mem|s_memory~1584_combout\,
	combout => \regFile|rs_mem|s_memory~1554_combout\);

-- Location: FF_X74_Y32_N9
\regFile|DU_mem|s_memory~809\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~809feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1554_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~809_q\);

-- Location: LCCOMB_X63_Y35_N16
\regFile|rs_mem|s_memory~1557\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1557_combout\ = (\regFile|rs_mem|s_memory~1556_combout\ & (\muxALU|muxOut[31]~52_combout\ & \SW[7]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~1556_combout\,
	datab => \muxALU|muxOut[31]~52_combout\,
	datac => \SW[7]~input_o\,
	combout => \regFile|rs_mem|s_memory~1557_combout\);

-- Location: FF_X74_Y28_N13
\regFile|DU_mem|s_memory~553\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux28~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1557_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~553_q\);

-- Location: LCCOMB_X74_Y28_N12
\regFile|DU_mem|s_memory~1126\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1126_combout\ = (\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~809_q\) # ((\displ|s_addrCounters[2][2]~q\)))) # (!\displ|s_addrCounters[2][3]~q\ & (((\regFile|DU_mem|s_memory~553_q\ & 
-- !\displ|s_addrCounters[2][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \regFile|DU_mem|s_memory~809_q\,
	datac => \regFile|DU_mem|s_memory~553_q\,
	datad => \displ|s_addrCounters[2][2]~q\,
	combout => \regFile|DU_mem|s_memory~1126_combout\);

-- Location: LCCOMB_X73_Y30_N8
\regFile|rs_mem|s_memory~1558\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1558_combout\ = (\regFile|rs_mem|s_memory~1586_combout\ & (\SW[7]~input_o\ & \muxALU|muxOut[31]~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~1586_combout\,
	datac => \SW[7]~input_o\,
	datad => \muxALU|muxOut[31]~52_combout\,
	combout => \regFile|rs_mem|s_memory~1558_combout\);

-- Location: FF_X67_Y24_N15
\regFile|DU_mem|s_memory~937\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux28~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1558_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~937_q\);

-- Location: LCCOMB_X67_Y24_N28
\regFile|DU_mem|s_memory~681feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~681feeder_combout\ = \alu|Mux28~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux28~1_combout\,
	combout => \regFile|DU_mem|s_memory~681feeder_combout\);

-- Location: LCCOMB_X74_Y30_N20
\regFile|rs_mem|s_memory~1555\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1555_combout\ = (\regFile|rs_mem|s_memory~1585_combout\ & (\SW[7]~input_o\ & \muxALU|muxOut[31]~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|rs_mem|s_memory~1585_combout\,
	datab => \SW[7]~input_o\,
	datad => \muxALU|muxOut[31]~52_combout\,
	combout => \regFile|rs_mem|s_memory~1555_combout\);

-- Location: FF_X67_Y24_N29
\regFile|DU_mem|s_memory~681\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~681feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1555_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~681_q\);

-- Location: LCCOMB_X67_Y24_N14
\regFile|DU_mem|s_memory~1127\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1127_combout\ = (\regFile|DU_mem|s_memory~1126_combout\ & (((\regFile|DU_mem|s_memory~937_q\)) # (!\displ|s_addrCounters[2][2]~q\))) # (!\regFile|DU_mem|s_memory~1126_combout\ & (\displ|s_addrCounters[2][2]~q\ & 
-- ((\regFile|DU_mem|s_memory~681_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1126_combout\,
	datab => \displ|s_addrCounters[2][2]~q\,
	datac => \regFile|DU_mem|s_memory~937_q\,
	datad => \regFile|DU_mem|s_memory~681_q\,
	combout => \regFile|DU_mem|s_memory~1127_combout\);

-- Location: LCCOMB_X65_Y24_N26
\regFile|DU_mem|s_memory~1128\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1128_combout\ = (\displ|s_addrCounters[2][1]~q\ & (((\displ|s_addrCounters[2][0]~q\)))) # (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & (\regFile|DU_mem|s_memory~1125_combout\)) # 
-- (!\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~1127_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1125_combout\,
	datab => \displ|s_addrCounters[2][1]~q\,
	datac => \regFile|DU_mem|s_memory~1127_combout\,
	datad => \displ|s_addrCounters[2][0]~q\,
	combout => \regFile|DU_mem|s_memory~1128_combout\);

-- Location: LCCOMB_X65_Y24_N28
\regFile|DU_mem|s_memory~873feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~873feeder_combout\ = \alu|Mux28~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux28~1_combout\,
	combout => \regFile|DU_mem|s_memory~873feeder_combout\);

-- Location: LCCOMB_X70_Y27_N22
\regFile|rs_mem|s_memory~1549\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1549_combout\ = (\muxALU|muxOut[31]~52_combout\ & (\SW[7]~input_o\ & \regFile|rs_mem|s_memory~1581_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxALU|muxOut[31]~52_combout\,
	datab => \SW[7]~input_o\,
	datad => \regFile|rs_mem|s_memory~1581_combout\,
	combout => \regFile|rs_mem|s_memory~1549_combout\);

-- Location: FF_X65_Y24_N29
\regFile|DU_mem|s_memory~873\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~873feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1549_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~873_q\);

-- Location: LCCOMB_X73_Y30_N18
\regFile|rs_mem|s_memory~1551\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1551_combout\ = (\regFile|rs_mem|s_memory~1583_combout\ & (\SW[7]~input_o\ & \muxALU|muxOut[31]~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regFile|rs_mem|s_memory~1583_combout\,
	datac => \SW[7]~input_o\,
	datad => \muxALU|muxOut[31]~52_combout\,
	combout => \regFile|rs_mem|s_memory~1551_combout\);

-- Location: FF_X63_Y24_N7
\regFile|DU_mem|s_memory~617\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux28~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1551_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~617_q\);

-- Location: LCCOMB_X63_Y24_N6
\regFile|DU_mem|s_memory~1122\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1122_combout\ = (\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~873_q\) # ((\displ|s_addrCounters[2][2]~q\)))) # (!\displ|s_addrCounters[2][3]~q\ & (((\regFile|DU_mem|s_memory~617_q\ & 
-- !\displ|s_addrCounters[2][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~873_q\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \regFile|DU_mem|s_memory~617_q\,
	datad => \displ|s_addrCounters[2][2]~q\,
	combout => \regFile|DU_mem|s_memory~1122_combout\);

-- Location: LCCOMB_X63_Y28_N20
\regFile|rs_mem|s_memory~1553\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1553_combout\ = (\muxALU|muxOut[31]~52_combout\ & (\regFile|rs_mem|s_memory~1552_combout\ & \SW[7]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxALU|muxOut[31]~52_combout\,
	datac => \regFile|rs_mem|s_memory~1552_combout\,
	datad => \SW[7]~input_o\,
	combout => \regFile|rs_mem|s_memory~1553_combout\);

-- Location: FF_X62_Y24_N25
\regFile|DU_mem|s_memory~1001\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux28~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1553_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~1001_q\);

-- Location: LCCOMB_X63_Y24_N24
\regFile|DU_mem|s_memory~745feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~745feeder_combout\ = \alu|Mux28~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux28~1_combout\,
	combout => \regFile|DU_mem|s_memory~745feeder_combout\);

-- Location: LCCOMB_X63_Y28_N14
\regFile|rs_mem|s_memory~1550\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|rs_mem|s_memory~1550_combout\ = (\muxALU|muxOut[31]~52_combout\ & (\SW[7]~input_o\ & \regFile|rs_mem|s_memory~1582_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \muxALU|muxOut[31]~52_combout\,
	datab => \SW[7]~input_o\,
	datad => \regFile|rs_mem|s_memory~1582_combout\,
	combout => \regFile|rs_mem|s_memory~1550_combout\);

-- Location: FF_X63_Y24_N25
\regFile|DU_mem|s_memory~745\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~745feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1550_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~745_q\);

-- Location: LCCOMB_X62_Y24_N24
\regFile|DU_mem|s_memory~1123\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1123_combout\ = (\regFile|DU_mem|s_memory~1122_combout\ & (((\regFile|DU_mem|s_memory~1001_q\)) # (!\displ|s_addrCounters[2][2]~q\))) # (!\regFile|DU_mem|s_memory~1122_combout\ & (\displ|s_addrCounters[2][2]~q\ & 
-- ((\regFile|DU_mem|s_memory~745_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1122_combout\,
	datab => \displ|s_addrCounters[2][2]~q\,
	datac => \regFile|DU_mem|s_memory~1001_q\,
	datad => \regFile|DU_mem|s_memory~745_q\,
	combout => \regFile|DU_mem|s_memory~1123_combout\);

-- Location: LCCOMB_X65_Y24_N4
\regFile|DU_mem|s_memory~1131\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1131_combout\ = (\displ|s_addrCounters[2][1]~q\ & ((\regFile|DU_mem|s_memory~1128_combout\ & (\regFile|DU_mem|s_memory~1130_combout\)) # (!\regFile|DU_mem|s_memory~1128_combout\ & ((\regFile|DU_mem|s_memory~1123_combout\))))) # 
-- (!\displ|s_addrCounters[2][1]~q\ & (((\regFile|DU_mem|s_memory~1128_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1130_combout\,
	datab => \displ|s_addrCounters[2][1]~q\,
	datac => \regFile|DU_mem|s_memory~1128_combout\,
	datad => \regFile|DU_mem|s_memory~1123_combout\,
	combout => \regFile|DU_mem|s_memory~1131_combout\);

-- Location: LCCOMB_X60_Y32_N24
\regFile|DU_mem|s_memory~361feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~361feeder_combout\ = \alu|Mux28~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux28~1_combout\,
	combout => \regFile|DU_mem|s_memory~361feeder_combout\);

-- Location: FF_X60_Y32_N25
\regFile|DU_mem|s_memory~361\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~361feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~361_q\);

-- Location: FF_X61_Y32_N5
\regFile|DU_mem|s_memory~393\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux28~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~393_q\);

-- Location: LCCOMB_X61_Y32_N18
\regFile|DU_mem|s_memory~329feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~329feeder_combout\ = \alu|Mux28~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux28~1_combout\,
	combout => \regFile|DU_mem|s_memory~329feeder_combout\);

-- Location: FF_X61_Y32_N19
\regFile|DU_mem|s_memory~329\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~329feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~329_q\);

-- Location: FF_X60_Y32_N15
\regFile|DU_mem|s_memory~297\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux28~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~297_q\);

-- Location: LCCOMB_X60_Y32_N14
\regFile|DU_mem|s_memory~1132\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1132_combout\ = (\displ|s_addrCounters[2][1]~q\ & (((\displ|s_addrCounters[2][0]~q\)))) # (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & (\regFile|DU_mem|s_memory~329_q\)) # (!\displ|s_addrCounters[2][0]~q\ 
-- & ((\regFile|DU_mem|s_memory~297_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \regFile|DU_mem|s_memory~329_q\,
	datac => \regFile|DU_mem|s_memory~297_q\,
	datad => \displ|s_addrCounters[2][0]~q\,
	combout => \regFile|DU_mem|s_memory~1132_combout\);

-- Location: LCCOMB_X61_Y32_N4
\regFile|DU_mem|s_memory~1133\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1133_combout\ = (\displ|s_addrCounters[2][1]~q\ & ((\regFile|DU_mem|s_memory~1132_combout\ & ((\regFile|DU_mem|s_memory~393_q\))) # (!\regFile|DU_mem|s_memory~1132_combout\ & (\regFile|DU_mem|s_memory~361_q\)))) # 
-- (!\displ|s_addrCounters[2][1]~q\ & (((\regFile|DU_mem|s_memory~1132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \regFile|DU_mem|s_memory~361_q\,
	datac => \regFile|DU_mem|s_memory~393_q\,
	datad => \regFile|DU_mem|s_memory~1132_combout\,
	combout => \regFile|DU_mem|s_memory~1133_combout\);

-- Location: FF_X62_Y32_N11
\regFile|DU_mem|s_memory~521\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \alu|Mux28~1_combout\,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~521_q\);

-- Location: FF_X59_Y28_N13
\regFile|DU_mem|s_memory~457\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux28~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~457_q\);

-- Location: LCCOMB_X62_Y32_N16
\regFile|DU_mem|s_memory~489feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~489feeder_combout\ = \alu|Mux28~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux28~1_combout\,
	combout => \regFile|DU_mem|s_memory~489feeder_combout\);

-- Location: FF_X62_Y32_N17
\regFile|DU_mem|s_memory~489\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~489feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~489_q\);

-- Location: FF_X59_Y28_N11
\regFile|DU_mem|s_memory~425\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux28~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~425_q\);

-- Location: LCCOMB_X59_Y28_N10
\regFile|DU_mem|s_memory~1139\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1139_combout\ = (\displ|s_addrCounters[2][1]~q\ & ((\regFile|DU_mem|s_memory~489_q\) # ((\displ|s_addrCounters[2][0]~q\)))) # (!\displ|s_addrCounters[2][1]~q\ & (((\regFile|DU_mem|s_memory~425_q\ & 
-- !\displ|s_addrCounters[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \regFile|DU_mem|s_memory~489_q\,
	datac => \regFile|DU_mem|s_memory~425_q\,
	datad => \displ|s_addrCounters[2][0]~q\,
	combout => \regFile|DU_mem|s_memory~1139_combout\);

-- Location: LCCOMB_X59_Y28_N12
\regFile|DU_mem|s_memory~1140\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1140_combout\ = (\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~1139_combout\ & (\regFile|DU_mem|s_memory~521_q\)) # (!\regFile|DU_mem|s_memory~1139_combout\ & ((\regFile|DU_mem|s_memory~457_q\))))) # 
-- (!\displ|s_addrCounters[2][0]~q\ & (((\regFile|DU_mem|s_memory~1139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \regFile|DU_mem|s_memory~521_q\,
	datac => \regFile|DU_mem|s_memory~457_q\,
	datad => \regFile|DU_mem|s_memory~1139_combout\,
	combout => \regFile|DU_mem|s_memory~1140_combout\);

-- Location: FF_X76_Y28_N29
\regFile|DU_mem|s_memory~169\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux28~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~169_q\);

-- Location: LCCOMB_X75_Y28_N28
\regFile|DU_mem|s_memory~233feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~233feeder_combout\ = \alu|Mux28~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux28~1_combout\,
	combout => \regFile|DU_mem|s_memory~233feeder_combout\);

-- Location: FF_X75_Y28_N29
\regFile|DU_mem|s_memory~233\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~233feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~233_q\);

-- Location: LCCOMB_X76_Y28_N28
\regFile|DU_mem|s_memory~1134\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1134_combout\ = (\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\) # ((\regFile|DU_mem|s_memory~233_q\)))) # (!\displ|s_addrCounters[2][1]~q\ & (!\displ|s_addrCounters[2][0]~q\ & 
-- (\regFile|DU_mem|s_memory~169_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \regFile|DU_mem|s_memory~169_q\,
	datad => \regFile|DU_mem|s_memory~233_q\,
	combout => \regFile|DU_mem|s_memory~1134_combout\);

-- Location: FF_X75_Y28_N23
\regFile|DU_mem|s_memory~265\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux28~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~265_q\);

-- Location: LCCOMB_X76_Y28_N18
\regFile|DU_mem|s_memory~201feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~201feeder_combout\ = \alu|Mux28~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux28~1_combout\,
	combout => \regFile|DU_mem|s_memory~201feeder_combout\);

-- Location: FF_X76_Y28_N19
\regFile|DU_mem|s_memory~201\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~201feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~201_q\);

-- Location: LCCOMB_X75_Y28_N22
\regFile|DU_mem|s_memory~1135\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1135_combout\ = (\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~1134_combout\ & (\regFile|DU_mem|s_memory~265_q\)) # (!\regFile|DU_mem|s_memory~1134_combout\ & ((\regFile|DU_mem|s_memory~201_q\))))) # 
-- (!\displ|s_addrCounters[2][0]~q\ & (\regFile|DU_mem|s_memory~1134_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \regFile|DU_mem|s_memory~1134_combout\,
	datac => \regFile|DU_mem|s_memory~265_q\,
	datad => \regFile|DU_mem|s_memory~201_q\,
	combout => \regFile|DU_mem|s_memory~1135_combout\);

-- Location: FF_X60_Y29_N27
\regFile|DU_mem|s_memory~41\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux28~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~41_q\);

-- Location: LCCOMB_X60_Y29_N12
\regFile|DU_mem|s_memory~73feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~73feeder_combout\ = \alu|Mux28~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux28~1_combout\,
	combout => \regFile|DU_mem|s_memory~73feeder_combout\);

-- Location: FF_X60_Y29_N13
\regFile|DU_mem|s_memory~73\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~73feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~73_q\);

-- Location: LCCOMB_X60_Y29_N26
\regFile|DU_mem|s_memory~1136\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1136_combout\ = (\displ|s_addrCounters[2][0]~q\ & ((\displ|s_addrCounters[2][1]~q\) # ((\regFile|DU_mem|s_memory~73_q\)))) # (!\displ|s_addrCounters[2][0]~q\ & (!\displ|s_addrCounters[2][1]~q\ & (\regFile|DU_mem|s_memory~41_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \displ|s_addrCounters[2][1]~q\,
	datac => \regFile|DU_mem|s_memory~41_q\,
	datad => \regFile|DU_mem|s_memory~73_q\,
	combout => \regFile|DU_mem|s_memory~1136_combout\);

-- Location: FF_X58_Y28_N15
\regFile|DU_mem|s_memory~137\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux28~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~137_q\);

-- Location: LCCOMB_X58_Y28_N28
\regFile|DU_mem|s_memory~105feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~105feeder_combout\ = \alu|Mux28~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux28~1_combout\,
	combout => \regFile|DU_mem|s_memory~105feeder_combout\);

-- Location: FF_X58_Y28_N29
\regFile|DU_mem|s_memory~105\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~105feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~105_q\);

-- Location: LCCOMB_X58_Y28_N14
\regFile|DU_mem|s_memory~1137\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1137_combout\ = (\regFile|DU_mem|s_memory~1136_combout\ & (((\regFile|DU_mem|s_memory~137_q\)) # (!\displ|s_addrCounters[2][1]~q\))) # (!\regFile|DU_mem|s_memory~1136_combout\ & (\displ|s_addrCounters[2][1]~q\ & 
-- ((\regFile|DU_mem|s_memory~105_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1136_combout\,
	datab => \displ|s_addrCounters[2][1]~q\,
	datac => \regFile|DU_mem|s_memory~137_q\,
	datad => \regFile|DU_mem|s_memory~105_q\,
	combout => \regFile|DU_mem|s_memory~1137_combout\);

-- Location: LCCOMB_X65_Y24_N30
\regFile|DU_mem|s_memory~1138\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1138_combout\ = (\displ|s_addrCounters[2][2]~q\ & ((\regFile|DU_mem|s_memory~1135_combout\) # ((\displ|s_addrCounters[2][3]~q\)))) # (!\displ|s_addrCounters[2][2]~q\ & (((\regFile|DU_mem|s_memory~1137_combout\ & 
-- !\displ|s_addrCounters[2][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1135_combout\,
	datab => \displ|s_addrCounters[2][2]~q\,
	datac => \regFile|DU_mem|s_memory~1137_combout\,
	datad => \displ|s_addrCounters[2][3]~q\,
	combout => \regFile|DU_mem|s_memory~1138_combout\);

-- Location: LCCOMB_X65_Y24_N0
\regFile|DU_mem|s_memory~1141\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1141_combout\ = (\regFile|DU_mem|s_memory~1138_combout\ & (((\regFile|DU_mem|s_memory~1140_combout\) # (!\displ|s_addrCounters[2][3]~q\)))) # (!\regFile|DU_mem|s_memory~1138_combout\ & (\regFile|DU_mem|s_memory~1133_combout\ & 
-- ((\displ|s_addrCounters[2][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1133_combout\,
	datab => \regFile|DU_mem|s_memory~1140_combout\,
	datac => \regFile|DU_mem|s_memory~1138_combout\,
	datad => \displ|s_addrCounters[2][3]~q\,
	combout => \regFile|DU_mem|s_memory~1141_combout\);

-- Location: LCCOMB_X65_Y24_N12
\regFile|DU_mem|readData[3]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|readData[3]~66_combout\ = (\displ|s_addrCounters[2][4]~q\ & (((\regFile|DU_mem|s_memory~1131_combout\)))) # (!\displ|s_addrCounters[2][4]~q\ & (!\regFile|DU_mem|Equal0~0_combout\ & ((\regFile|DU_mem|s_memory~1141_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|Equal0~0_combout\,
	datab => \displ|s_addrCounters[2][4]~q\,
	datac => \regFile|DU_mem|s_memory~1131_combout\,
	datad => \regFile|DU_mem|s_memory~1141_combout\,
	combout => \regFile|DU_mem|readData[3]~66_combout\);

-- Location: LCCOMB_X80_Y18_N10
\displ|s_addrCounters~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_addrCounters~16_combout\ = (\displ|Decoder0~3_combout\ & (\displ|Add0~10_combout\)) # (!\displ|Decoder0~3_combout\ & ((\displ|s_addrCounters[3][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Add0~10_combout\,
	datac => \displ|s_addrCounters[3][5]~q\,
	datad => \displ|Decoder0~3_combout\,
	combout => \displ|s_addrCounters~16_combout\);

-- Location: FF_X80_Y18_N11
\displ|s_addrCounters[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_addrCounters~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_addrCounters[3][5]~q\);

-- Location: LCCOMB_X80_Y22_N6
\displ|Mux38~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux38~0_combout\ = (\SW[0]~input_o\ & ((\SW[1]~input_o\ & (\displ|s_addrCounters[3][5]~q\)) # (!\SW[1]~input_o\ & ((\displ|s_addrCounters[1][5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \SW[1]~input_o\,
	datac => \displ|s_addrCounters[3][5]~q\,
	datad => \displ|s_addrCounters[1][5]~q\,
	combout => \displ|Mux38~0_combout\);

-- Location: FF_X80_Y18_N23
\displ|s_addrCounters[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|Add0~10_combout\,
	ena => \displ|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_addrCounters[0][5]~q\);

-- Location: LCCOMB_X81_Y18_N24
\displ|s_addrCounters[2][5]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_addrCounters[2][5]~17_combout\ = (\displ|Decoder0~2_combout\ & ((\displ|Add0~10_combout\))) # (!\displ|Decoder0~2_combout\ & (\displ|s_addrCounters[2][5]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Decoder0~2_combout\,
	datac => \displ|s_addrCounters[2][5]~q\,
	datad => \displ|Add0~10_combout\,
	combout => \displ|s_addrCounters[2][5]~17_combout\);

-- Location: FF_X81_Y18_N25
\displ|s_addrCounters[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_addrCounters[2][5]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_addrCounters[2][5]~q\);

-- Location: LCCOMB_X81_Y18_N10
\displ|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux0~0_combout\ = (!\SW[0]~input_o\ & ((\SW[1]~input_o\ & ((\displ|s_addrCounters[2][5]~q\))) # (!\SW[1]~input_o\ & (\displ|s_addrCounters[0][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[0][5]~q\,
	datab => \SW[0]~input_o\,
	datac => \SW[1]~input_o\,
	datad => \displ|s_addrCounters[2][5]~q\,
	combout => \displ|Mux0~0_combout\);

-- Location: LCCOMB_X81_Y18_N4
\displ|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux0~1_combout\ = (\displ|Mux38~0_combout\) # (\displ|Mux0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \displ|Mux38~0_combout\,
	datad => \displ|Mux0~0_combout\,
	combout => \displ|Mux0~1_combout\);

-- Location: LCCOMB_X80_Y18_N22
\displ|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Add0~10_combout\ = \displ|s_inc~q\ $ (\displ|Add0~9\ $ (!\displ|Mux0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_inc~q\,
	datad => \displ|Mux0~1_combout\,
	cin => \displ|Add0~9\,
	combout => \displ|Add0~10_combout\);

-- Location: LCCOMB_X80_Y18_N4
\displ|s_addrCounters~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|s_addrCounters~1_combout\ = (\displ|Decoder0~1_combout\ & (\displ|Add0~10_combout\)) # (!\displ|Decoder0~1_combout\ & ((\displ|s_addrCounters[1][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Add0~10_combout\,
	datac => \displ|s_addrCounters[1][5]~q\,
	datad => \displ|Decoder0~1_combout\,
	combout => \displ|s_addrCounters~1_combout\);

-- Location: FF_X80_Y18_N5
\displ|s_addrCounters[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \displ|s_addrCounters~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \displ|s_addrCounters[1][5]~q\);

-- Location: LCCOMB_X80_Y22_N22
\intMem|Mux29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \intMem|Mux29~0_combout\ = (!\displ|s_addrCounters[1][4]~q\ & (!\displ|s_addrCounters[1][1]~q\ & (!\displ|s_addrCounters[1][2]~q\ & !\displ|s_addrCounters[1][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[1][4]~q\,
	datab => \displ|s_addrCounters[1][1]~q\,
	datac => \displ|s_addrCounters[1][2]~q\,
	datad => \displ|s_addrCounters[1][5]~q\,
	combout => \intMem|Mux29~0_combout\);

-- Location: LCCOMB_X81_Y26_N6
\displ|Mux34~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux34~0_combout\ = (\SW[0]~input_o\ & (((\SW[1]~input_o\) # (\intMem|Mux29~0_combout\)))) # (!\SW[0]~input_o\ & (\pcUp|s_pc\(3) & (!\SW[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \pcUp|s_pc\(3),
	datac => \SW[1]~input_o\,
	datad => \intMem|Mux29~0_combout\,
	combout => \displ|Mux34~0_combout\);

-- Location: LCCOMB_X81_Y26_N12
\displ|Mux34~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux34~1_combout\ = (\SW[1]~input_o\ & ((\displ|Mux34~0_combout\ & ((\alu|Mux28~1_combout\))) # (!\displ|Mux34~0_combout\ & (\regFile|DU_mem|readData[3]~66_combout\)))) # (!\SW[1]~input_o\ & (((\displ|Mux34~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|readData[3]~66_combout\,
	datab => \alu|Mux28~1_combout\,
	datac => \SW[1]~input_o\,
	datad => \displ|Mux34~0_combout\,
	combout => \displ|Mux34~1_combout\);

-- Location: LCCOMB_X61_Y27_N28
\regFile|DU_mem|s_memory~839feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~839feeder_combout\ = \alu|Mux30~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux30~3_combout\,
	combout => \regFile|DU_mem|s_memory~839feeder_combout\);

-- Location: FF_X61_Y27_N29
\regFile|DU_mem|s_memory~839\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~839feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1544_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~839_q\);

-- Location: FF_X65_Y26_N17
\regFile|DU_mem|s_memory~967\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux30~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1548_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~967_q\);

-- Location: FF_X61_Y27_N23
\regFile|DU_mem|s_memory~583\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux30~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1546_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~583_q\);

-- Location: LCCOMB_X60_Y26_N26
\regFile|DU_mem|s_memory~711feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~711feeder_combout\ = \alu|Mux30~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux30~3_combout\,
	combout => \regFile|DU_mem|s_memory~711feeder_combout\);

-- Location: FF_X60_Y26_N27
\regFile|DU_mem|s_memory~711\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~711feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1543_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~711_q\);

-- Location: LCCOMB_X61_Y27_N22
\regFile|DU_mem|s_memory~1084\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1084_combout\ = (\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\) # ((\regFile|DU_mem|s_memory~711_q\)))) # (!\displ|s_addrCounters[2][2]~q\ & (!\displ|s_addrCounters[2][3]~q\ & 
-- (\regFile|DU_mem|s_memory~583_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \regFile|DU_mem|s_memory~583_q\,
	datad => \regFile|DU_mem|s_memory~711_q\,
	combout => \regFile|DU_mem|s_memory~1084_combout\);

-- Location: LCCOMB_X65_Y26_N16
\regFile|DU_mem|s_memory~1085\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1085_combout\ = (\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~1084_combout\ & ((\regFile|DU_mem|s_memory~967_q\))) # (!\regFile|DU_mem|s_memory~1084_combout\ & (\regFile|DU_mem|s_memory~839_q\)))) # 
-- (!\displ|s_addrCounters[2][3]~q\ & (((\regFile|DU_mem|s_memory~1084_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~839_q\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \regFile|DU_mem|s_memory~967_q\,
	datad => \regFile|DU_mem|s_memory~1084_combout\,
	combout => \regFile|DU_mem|s_memory~1085_combout\);

-- Location: FF_X73_Y32_N31
\regFile|DU_mem|s_memory~551\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux30~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1557_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~551_q\);

-- Location: LCCOMB_X74_Y32_N24
\regFile|DU_mem|s_memory~807feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~807feeder_combout\ = \alu|Mux30~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux30~3_combout\,
	combout => \regFile|DU_mem|s_memory~807feeder_combout\);

-- Location: FF_X74_Y32_N25
\regFile|DU_mem|s_memory~807\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~807feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1554_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~807_q\);

-- Location: LCCOMB_X73_Y32_N30
\regFile|DU_mem|s_memory~1086\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1086_combout\ = (\displ|s_addrCounters[2][2]~q\ & (\displ|s_addrCounters[2][3]~q\)) # (!\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~807_q\))) # (!\displ|s_addrCounters[2][3]~q\ & 
-- (\regFile|DU_mem|s_memory~551_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \regFile|DU_mem|s_memory~551_q\,
	datad => \regFile|DU_mem|s_memory~807_q\,
	combout => \regFile|DU_mem|s_memory~1086_combout\);

-- Location: FF_X74_Y32_N31
\regFile|DU_mem|s_memory~935\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux30~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1558_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~935_q\);

-- Location: LCCOMB_X73_Y32_N20
\regFile|DU_mem|s_memory~679feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~679feeder_combout\ = \alu|Mux30~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux30~3_combout\,
	combout => \regFile|DU_mem|s_memory~679feeder_combout\);

-- Location: FF_X73_Y32_N21
\regFile|DU_mem|s_memory~679\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~679feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1555_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~679_q\);

-- Location: LCCOMB_X74_Y32_N30
\regFile|DU_mem|s_memory~1087\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1087_combout\ = (\displ|s_addrCounters[2][2]~q\ & ((\regFile|DU_mem|s_memory~1086_combout\ & (\regFile|DU_mem|s_memory~935_q\)) # (!\regFile|DU_mem|s_memory~1086_combout\ & ((\regFile|DU_mem|s_memory~679_q\))))) # 
-- (!\displ|s_addrCounters[2][2]~q\ & (\regFile|DU_mem|s_memory~1086_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \regFile|DU_mem|s_memory~1086_combout\,
	datac => \regFile|DU_mem|s_memory~935_q\,
	datad => \regFile|DU_mem|s_memory~679_q\,
	combout => \regFile|DU_mem|s_memory~1087_combout\);

-- Location: LCCOMB_X77_Y31_N12
\regFile|DU_mem|s_memory~1088\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1088_combout\ = (\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~1085_combout\) # ((\displ|s_addrCounters[2][1]~q\)))) # (!\displ|s_addrCounters[2][0]~q\ & (((\regFile|DU_mem|s_memory~1087_combout\ & 
-- !\displ|s_addrCounters[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1085_combout\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \regFile|DU_mem|s_memory~1087_combout\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \regFile|DU_mem|s_memory~1088_combout\);

-- Location: FF_X76_Y31_N3
\regFile|DU_mem|s_memory~647\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux30~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1561_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~647_q\);

-- Location: LCCOMB_X77_Y31_N2
\regFile|DU_mem|s_memory~775feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~775feeder_combout\ = \alu|Mux30~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux30~3_combout\,
	combout => \regFile|DU_mem|s_memory~775feeder_combout\);

-- Location: FF_X77_Y31_N3
\regFile|DU_mem|s_memory~775\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~775feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1559_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~775_q\);

-- Location: LCCOMB_X76_Y31_N2
\regFile|DU_mem|s_memory~1089\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1089_combout\ = (\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\) # ((\regFile|DU_mem|s_memory~775_q\)))) # (!\displ|s_addrCounters[2][2]~q\ & (!\displ|s_addrCounters[2][3]~q\ & 
-- (\regFile|DU_mem|s_memory~647_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \regFile|DU_mem|s_memory~647_q\,
	datad => \regFile|DU_mem|s_memory~775_q\,
	combout => \regFile|DU_mem|s_memory~1089_combout\);

-- Location: FF_X77_Y31_N17
\regFile|DU_mem|s_memory~1031\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux30~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1562_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~1031_q\);

-- Location: LCCOMB_X76_Y31_N24
\regFile|DU_mem|s_memory~903feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~903feeder_combout\ = \alu|Mux30~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux30~3_combout\,
	combout => \regFile|DU_mem|s_memory~903feeder_combout\);

-- Location: FF_X76_Y31_N25
\regFile|DU_mem|s_memory~903\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~903feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1560_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~903_q\);

-- Location: LCCOMB_X77_Y31_N16
\regFile|DU_mem|s_memory~1090\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1090_combout\ = (\regFile|DU_mem|s_memory~1089_combout\ & (((\regFile|DU_mem|s_memory~1031_q\)) # (!\displ|s_addrCounters[2][3]~q\))) # (!\regFile|DU_mem|s_memory~1089_combout\ & (\displ|s_addrCounters[2][3]~q\ & 
-- ((\regFile|DU_mem|s_memory~903_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1089_combout\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \regFile|DU_mem|s_memory~1031_q\,
	datad => \regFile|DU_mem|s_memory~903_q\,
	combout => \regFile|DU_mem|s_memory~1090_combout\);

-- Location: LCCOMB_X66_Y26_N4
\regFile|DU_mem|s_memory~743feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~743feeder_combout\ = \alu|Mux30~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux30~3_combout\,
	combout => \regFile|DU_mem|s_memory~743feeder_combout\);

-- Location: FF_X66_Y26_N5
\regFile|DU_mem|s_memory~743\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~743feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1550_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~743_q\);

-- Location: FF_X67_Y26_N1
\regFile|DU_mem|s_memory~999\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux30~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1553_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~999_q\);

-- Location: FF_X62_Y27_N31
\regFile|DU_mem|s_memory~615\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux30~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1551_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~615_q\);

-- Location: LCCOMB_X62_Y27_N0
\regFile|DU_mem|s_memory~871feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~871feeder_combout\ = \alu|Mux30~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux30~3_combout\,
	combout => \regFile|DU_mem|s_memory~871feeder_combout\);

-- Location: FF_X62_Y27_N1
\regFile|DU_mem|s_memory~871\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~871feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1549_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~871_q\);

-- Location: LCCOMB_X62_Y27_N30
\regFile|DU_mem|s_memory~1082\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1082_combout\ = (\displ|s_addrCounters[2][2]~q\ & (\displ|s_addrCounters[2][3]~q\)) # (!\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~871_q\))) # (!\displ|s_addrCounters[2][3]~q\ & 
-- (\regFile|DU_mem|s_memory~615_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \regFile|DU_mem|s_memory~615_q\,
	datad => \regFile|DU_mem|s_memory~871_q\,
	combout => \regFile|DU_mem|s_memory~1082_combout\);

-- Location: LCCOMB_X67_Y26_N0
\regFile|DU_mem|s_memory~1083\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1083_combout\ = (\displ|s_addrCounters[2][2]~q\ & ((\regFile|DU_mem|s_memory~1082_combout\ & ((\regFile|DU_mem|s_memory~999_q\))) # (!\regFile|DU_mem|s_memory~1082_combout\ & (\regFile|DU_mem|s_memory~743_q\)))) # 
-- (!\displ|s_addrCounters[2][2]~q\ & (((\regFile|DU_mem|s_memory~1082_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \regFile|DU_mem|s_memory~743_q\,
	datac => \regFile|DU_mem|s_memory~999_q\,
	datad => \regFile|DU_mem|s_memory~1082_combout\,
	combout => \regFile|DU_mem|s_memory~1083_combout\);

-- Location: LCCOMB_X77_Y31_N18
\regFile|DU_mem|s_memory~1091\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1091_combout\ = (\regFile|DU_mem|s_memory~1088_combout\ & ((\regFile|DU_mem|s_memory~1090_combout\) # ((!\displ|s_addrCounters[2][1]~q\)))) # (!\regFile|DU_mem|s_memory~1088_combout\ & (((\regFile|DU_mem|s_memory~1083_combout\ & 
-- \displ|s_addrCounters[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1088_combout\,
	datab => \regFile|DU_mem|s_memory~1090_combout\,
	datac => \regFile|DU_mem|s_memory~1083_combout\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \regFile|DU_mem|s_memory~1091_combout\);

-- Location: FF_X76_Y28_N13
\regFile|DU_mem|s_memory~167\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux30~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~167_q\);

-- Location: LCCOMB_X75_Y28_N8
\regFile|DU_mem|s_memory~231feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~231feeder_combout\ = \alu|Mux30~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux30~3_combout\,
	combout => \regFile|DU_mem|s_memory~231feeder_combout\);

-- Location: FF_X75_Y28_N9
\regFile|DU_mem|s_memory~231\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~231feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~231_q\);

-- Location: LCCOMB_X76_Y28_N12
\regFile|DU_mem|s_memory~1094\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1094_combout\ = (\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\) # ((\regFile|DU_mem|s_memory~231_q\)))) # (!\displ|s_addrCounters[2][1]~q\ & (!\displ|s_addrCounters[2][0]~q\ & 
-- (\regFile|DU_mem|s_memory~167_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \regFile|DU_mem|s_memory~167_q\,
	datad => \regFile|DU_mem|s_memory~231_q\,
	combout => \regFile|DU_mem|s_memory~1094_combout\);

-- Location: FF_X75_Y28_N31
\regFile|DU_mem|s_memory~263\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux30~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~263_q\);

-- Location: LCCOMB_X76_Y28_N26
\regFile|DU_mem|s_memory~199feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~199feeder_combout\ = \alu|Mux30~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux30~3_combout\,
	combout => \regFile|DU_mem|s_memory~199feeder_combout\);

-- Location: FF_X76_Y28_N27
\regFile|DU_mem|s_memory~199\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~199feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~199_q\);

-- Location: LCCOMB_X75_Y28_N30
\regFile|DU_mem|s_memory~1095\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1095_combout\ = (\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~1094_combout\ & (\regFile|DU_mem|s_memory~263_q\)) # (!\regFile|DU_mem|s_memory~1094_combout\ & ((\regFile|DU_mem|s_memory~199_q\))))) # 
-- (!\displ|s_addrCounters[2][0]~q\ & (\regFile|DU_mem|s_memory~1094_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \regFile|DU_mem|s_memory~1094_combout\,
	datac => \regFile|DU_mem|s_memory~263_q\,
	datad => \regFile|DU_mem|s_memory~199_q\,
	combout => \regFile|DU_mem|s_memory~1095_combout\);

-- Location: LCCOMB_X59_Y27_N4
\regFile|DU_mem|s_memory~103feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~103feeder_combout\ = \alu|Mux30~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux30~3_combout\,
	combout => \regFile|DU_mem|s_memory~103feeder_combout\);

-- Location: FF_X59_Y27_N5
\regFile|DU_mem|s_memory~103\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~103feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~103_q\);

-- Location: LCCOMB_X60_Y27_N28
\regFile|DU_mem|s_memory~71feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~71feeder_combout\ = \alu|Mux30~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux30~3_combout\,
	combout => \regFile|DU_mem|s_memory~71feeder_combout\);

-- Location: FF_X60_Y27_N29
\regFile|DU_mem|s_memory~71\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~71feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~71_q\);

-- Location: FF_X59_Y27_N27
\regFile|DU_mem|s_memory~39\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux30~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~39_q\);

-- Location: LCCOMB_X59_Y27_N26
\regFile|DU_mem|s_memory~1096\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1096_combout\ = (\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~71_q\) # ((\displ|s_addrCounters[2][1]~q\)))) # (!\displ|s_addrCounters[2][0]~q\ & (((\regFile|DU_mem|s_memory~39_q\ & 
-- !\displ|s_addrCounters[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \regFile|DU_mem|s_memory~71_q\,
	datac => \regFile|DU_mem|s_memory~39_q\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \regFile|DU_mem|s_memory~1096_combout\);

-- Location: FF_X58_Y27_N5
\regFile|DU_mem|s_memory~135\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux30~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~135_q\);

-- Location: LCCOMB_X58_Y27_N4
\regFile|DU_mem|s_memory~1097\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1097_combout\ = (\regFile|DU_mem|s_memory~1096_combout\ & (((\regFile|DU_mem|s_memory~135_q\) # (!\displ|s_addrCounters[2][1]~q\)))) # (!\regFile|DU_mem|s_memory~1096_combout\ & (\regFile|DU_mem|s_memory~103_q\ & 
-- ((\displ|s_addrCounters[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~103_q\,
	datab => \regFile|DU_mem|s_memory~1096_combout\,
	datac => \regFile|DU_mem|s_memory~135_q\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \regFile|DU_mem|s_memory~1097_combout\);

-- Location: LCCOMB_X67_Y23_N20
\regFile|DU_mem|s_memory~1098\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1098_combout\ = (\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\) # ((\regFile|DU_mem|s_memory~1095_combout\)))) # (!\displ|s_addrCounters[2][2]~q\ & (!\displ|s_addrCounters[2][3]~q\ & 
-- ((\regFile|DU_mem|s_memory~1097_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \regFile|DU_mem|s_memory~1095_combout\,
	datad => \regFile|DU_mem|s_memory~1097_combout\,
	combout => \regFile|DU_mem|s_memory~1098_combout\);

-- Location: FF_X60_Y31_N31
\regFile|DU_mem|s_memory~519\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \alu|Mux30~3_combout\,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~519_q\);

-- Location: FF_X59_Y28_N1
\regFile|DU_mem|s_memory~455\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux30~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~455_q\);

-- Location: LCCOMB_X58_Y27_N2
\regFile|DU_mem|s_memory~487feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~487feeder_combout\ = \alu|Mux30~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux30~3_combout\,
	combout => \regFile|DU_mem|s_memory~487feeder_combout\);

-- Location: FF_X58_Y27_N3
\regFile|DU_mem|s_memory~487\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~487feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~487_q\);

-- Location: FF_X59_Y28_N19
\regFile|DU_mem|s_memory~423\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux30~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~423_q\);

-- Location: LCCOMB_X59_Y28_N18
\regFile|DU_mem|s_memory~1099\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1099_combout\ = (\displ|s_addrCounters[2][0]~q\ & (((\displ|s_addrCounters[2][1]~q\)))) # (!\displ|s_addrCounters[2][0]~q\ & ((\displ|s_addrCounters[2][1]~q\ & (\regFile|DU_mem|s_memory~487_q\)) # (!\displ|s_addrCounters[2][1]~q\ 
-- & ((\regFile|DU_mem|s_memory~423_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \regFile|DU_mem|s_memory~487_q\,
	datac => \regFile|DU_mem|s_memory~423_q\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \regFile|DU_mem|s_memory~1099_combout\);

-- Location: LCCOMB_X59_Y28_N0
\regFile|DU_mem|s_memory~1100\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1100_combout\ = (\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~1099_combout\ & (\regFile|DU_mem|s_memory~519_q\)) # (!\regFile|DU_mem|s_memory~1099_combout\ & ((\regFile|DU_mem|s_memory~455_q\))))) # 
-- (!\displ|s_addrCounters[2][0]~q\ & (((\regFile|DU_mem|s_memory~1099_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \regFile|DU_mem|s_memory~519_q\,
	datac => \regFile|DU_mem|s_memory~455_q\,
	datad => \regFile|DU_mem|s_memory~1099_combout\,
	combout => \regFile|DU_mem|s_memory~1100_combout\);

-- Location: LCCOMB_X61_Y32_N12
\regFile|DU_mem|s_memory~327feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~327feeder_combout\ = \alu|Mux30~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux30~3_combout\,
	combout => \regFile|DU_mem|s_memory~327feeder_combout\);

-- Location: FF_X61_Y32_N13
\regFile|DU_mem|s_memory~327\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~327feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~327_q\);

-- Location: FF_X59_Y32_N27
\regFile|DU_mem|s_memory~295\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux30~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~295_q\);

-- Location: LCCOMB_X59_Y32_N26
\regFile|DU_mem|s_memory~1092\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1092_combout\ = (\displ|s_addrCounters[2][1]~q\ & (((\displ|s_addrCounters[2][0]~q\)))) # (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & (\regFile|DU_mem|s_memory~327_q\)) # (!\displ|s_addrCounters[2][0]~q\ 
-- & ((\regFile|DU_mem|s_memory~295_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \regFile|DU_mem|s_memory~327_q\,
	datac => \regFile|DU_mem|s_memory~295_q\,
	datad => \displ|s_addrCounters[2][0]~q\,
	combout => \regFile|DU_mem|s_memory~1092_combout\);

-- Location: FF_X59_Y29_N27
\regFile|DU_mem|s_memory~391\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux30~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~391_q\);

-- Location: LCCOMB_X59_Y32_N16
\regFile|DU_mem|s_memory~359feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~359feeder_combout\ = \alu|Mux30~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux30~3_combout\,
	combout => \regFile|DU_mem|s_memory~359feeder_combout\);

-- Location: FF_X59_Y32_N17
\regFile|DU_mem|s_memory~359\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~359feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~359_q\);

-- Location: LCCOMB_X59_Y29_N26
\regFile|DU_mem|s_memory~1093\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1093_combout\ = (\displ|s_addrCounters[2][1]~q\ & ((\regFile|DU_mem|s_memory~1092_combout\ & (\regFile|DU_mem|s_memory~391_q\)) # (!\regFile|DU_mem|s_memory~1092_combout\ & ((\regFile|DU_mem|s_memory~359_q\))))) # 
-- (!\displ|s_addrCounters[2][1]~q\ & (\regFile|DU_mem|s_memory~1092_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \regFile|DU_mem|s_memory~1092_combout\,
	datac => \regFile|DU_mem|s_memory~391_q\,
	datad => \regFile|DU_mem|s_memory~359_q\,
	combout => \regFile|DU_mem|s_memory~1093_combout\);

-- Location: LCCOMB_X67_Y23_N2
\regFile|DU_mem|s_memory~1101\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1101_combout\ = (\regFile|DU_mem|s_memory~1098_combout\ & ((\regFile|DU_mem|s_memory~1100_combout\) # ((!\displ|s_addrCounters[2][3]~q\)))) # (!\regFile|DU_mem|s_memory~1098_combout\ & (((\regFile|DU_mem|s_memory~1093_combout\ & 
-- \displ|s_addrCounters[2][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1098_combout\,
	datab => \regFile|DU_mem|s_memory~1100_combout\,
	datac => \regFile|DU_mem|s_memory~1093_combout\,
	datad => \displ|s_addrCounters[2][3]~q\,
	combout => \regFile|DU_mem|s_memory~1101_combout\);

-- Location: LCCOMB_X77_Y31_N30
\regFile|DU_mem|readData[1]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|readData[1]~64_combout\ = (\displ|s_addrCounters[2][4]~q\ & (\regFile|DU_mem|s_memory~1091_combout\)) # (!\displ|s_addrCounters[2][4]~q\ & (((\regFile|DU_mem|s_memory~1101_combout\ & !\regFile|DU_mem|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][4]~q\,
	datab => \regFile|DU_mem|s_memory~1091_combout\,
	datac => \regFile|DU_mem|s_memory~1101_combout\,
	datad => \regFile|DU_mem|Equal0~0_combout\,
	combout => \regFile|DU_mem|readData[1]~64_combout\);

-- Location: LCCOMB_X80_Y22_N18
\intMem|Mux42~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \intMem|Mux42~3_combout\ = (\displ|s_addrCounters[1][1]~q\ & (\displ|s_addrCounters[1][3]~q\ $ (((\displ|s_addrCounters[1][0]~q\) # (\displ|s_addrCounters[1][2]~q\))))) # (!\displ|s_addrCounters[1][1]~q\ & (!\displ|s_addrCounters[1][2]~q\ & 
-- ((\displ|s_addrCounters[1][3]~q\) # (!\displ|s_addrCounters[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[1][0]~q\,
	datab => \displ|s_addrCounters[1][1]~q\,
	datac => \displ|s_addrCounters[1][3]~q\,
	datad => \displ|s_addrCounters[1][2]~q\,
	combout => \intMem|Mux42~3_combout\);

-- Location: LCCOMB_X80_Y22_N16
\intMem|Mux42~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \intMem|Mux42~6_combout\ = (!\displ|s_addrCounters[1][5]~q\ & (\intMem|Mux42~3_combout\ & !\displ|s_addrCounters[1][4]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[1][5]~q\,
	datab => \intMem|Mux42~3_combout\,
	datad => \displ|s_addrCounters[1][4]~q\,
	combout => \intMem|Mux42~6_combout\);

-- Location: LCCOMB_X81_Y26_N18
\displ|Mux36~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux36~0_combout\ = (\SW[0]~input_o\ & ((\SW[1]~input_o\) # (\intMem|Mux42~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[1]~input_o\,
	datac => \intMem|Mux42~6_combout\,
	datad => \SW[0]~input_o\,
	combout => \displ|Mux36~0_combout\);

-- Location: LCCOMB_X81_Y26_N4
\displ|Mux36~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux36~1_combout\ = (\SW[1]~input_o\ & ((\displ|Mux36~0_combout\ & (\alu|Mux30~3_combout\)) # (!\displ|Mux36~0_combout\ & ((\regFile|DU_mem|readData[1]~64_combout\))))) # (!\SW[1]~input_o\ & (((\displ|Mux36~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux30~3_combout\,
	datab => \SW[1]~input_o\,
	datac => \regFile|DU_mem|readData[1]~64_combout\,
	datad => \displ|Mux36~0_combout\,
	combout => \displ|Mux36~1_combout\);

-- Location: FF_X76_Y28_N21
\regFile|DU_mem|s_memory~168\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux29~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~168_q\);

-- Location: LCCOMB_X76_Y28_N10
\regFile|DU_mem|s_memory~200feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~200feeder_combout\ = \alu|Mux29~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux29~3_combout\,
	combout => \regFile|DU_mem|s_memory~200feeder_combout\);

-- Location: FF_X76_Y28_N11
\regFile|DU_mem|s_memory~200\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~200feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~200_q\);

-- Location: LCCOMB_X76_Y28_N20
\regFile|DU_mem|s_memory~1112\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1112_combout\ = (\displ|s_addrCounters[2][1]~q\ & (\displ|s_addrCounters[2][0]~q\)) # (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~200_q\))) # (!\displ|s_addrCounters[2][0]~q\ & 
-- (\regFile|DU_mem|s_memory~168_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \regFile|DU_mem|s_memory~168_q\,
	datad => \regFile|DU_mem|s_memory~200_q\,
	combout => \regFile|DU_mem|s_memory~1112_combout\);

-- Location: LCCOMB_X75_Y28_N16
\regFile|DU_mem|s_memory~232feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~232feeder_combout\ = \alu|Mux29~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux29~3_combout\,
	combout => \regFile|DU_mem|s_memory~232feeder_combout\);

-- Location: FF_X75_Y28_N17
\regFile|DU_mem|s_memory~232\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~232feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~232_q\);

-- Location: FF_X75_Y28_N15
\regFile|DU_mem|s_memory~264\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux29~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~264_q\);

-- Location: LCCOMB_X75_Y28_N14
\regFile|DU_mem|s_memory~1113\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1113_combout\ = (\regFile|DU_mem|s_memory~1112_combout\ & (((\regFile|DU_mem|s_memory~264_q\) # (!\displ|s_addrCounters[2][1]~q\)))) # (!\regFile|DU_mem|s_memory~1112_combout\ & (\regFile|DU_mem|s_memory~232_q\ & 
-- ((\displ|s_addrCounters[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1112_combout\,
	datab => \regFile|DU_mem|s_memory~232_q\,
	datac => \regFile|DU_mem|s_memory~264_q\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \regFile|DU_mem|s_memory~1113_combout\);

-- Location: LCCOMB_X59_Y27_N16
\regFile|DU_mem|s_memory~104feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~104feeder_combout\ = \alu|Mux29~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux29~3_combout\,
	combout => \regFile|DU_mem|s_memory~104feeder_combout\);

-- Location: FF_X59_Y27_N17
\regFile|DU_mem|s_memory~104\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~104feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~104_q\);

-- Location: FF_X59_Y27_N23
\regFile|DU_mem|s_memory~40\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux29~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~40_q\);

-- Location: LCCOMB_X59_Y27_N22
\regFile|DU_mem|s_memory~1116\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1116_combout\ = (\displ|s_addrCounters[2][0]~q\ & (((\displ|s_addrCounters[2][1]~q\)))) # (!\displ|s_addrCounters[2][0]~q\ & ((\displ|s_addrCounters[2][1]~q\ & (\regFile|DU_mem|s_memory~104_q\)) # (!\displ|s_addrCounters[2][1]~q\ 
-- & ((\regFile|DU_mem|s_memory~40_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \regFile|DU_mem|s_memory~104_q\,
	datac => \regFile|DU_mem|s_memory~40_q\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \regFile|DU_mem|s_memory~1116_combout\);

-- Location: FF_X61_Y30_N9
\regFile|DU_mem|s_memory~136\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux29~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~136_q\);

-- Location: LCCOMB_X61_Y30_N30
\regFile|DU_mem|s_memory~72feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~72feeder_combout\ = \alu|Mux29~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux29~3_combout\,
	combout => \regFile|DU_mem|s_memory~72feeder_combout\);

-- Location: FF_X61_Y30_N31
\regFile|DU_mem|s_memory~72\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~72feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~72_q\);

-- Location: LCCOMB_X61_Y30_N8
\regFile|DU_mem|s_memory~1117\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1117_combout\ = (\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~1116_combout\ & (\regFile|DU_mem|s_memory~136_q\)) # (!\regFile|DU_mem|s_memory~1116_combout\ & ((\regFile|DU_mem|s_memory~72_q\))))) # 
-- (!\displ|s_addrCounters[2][0]~q\ & (\regFile|DU_mem|s_memory~1116_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \regFile|DU_mem|s_memory~1116_combout\,
	datac => \regFile|DU_mem|s_memory~136_q\,
	datad => \regFile|DU_mem|s_memory~72_q\,
	combout => \regFile|DU_mem|s_memory~1117_combout\);

-- Location: FF_X59_Y32_N11
\regFile|DU_mem|s_memory~296\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux29~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~296_q\);

-- Location: LCCOMB_X59_Y32_N12
\regFile|DU_mem|s_memory~360feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~360feeder_combout\ = \alu|Mux29~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux29~3_combout\,
	combout => \regFile|DU_mem|s_memory~360feeder_combout\);

-- Location: FF_X59_Y32_N13
\regFile|DU_mem|s_memory~360\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~360feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~360_q\);

-- Location: LCCOMB_X59_Y32_N10
\regFile|DU_mem|s_memory~1114\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1114_combout\ = (\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\) # ((\regFile|DU_mem|s_memory~360_q\)))) # (!\displ|s_addrCounters[2][1]~q\ & (!\displ|s_addrCounters[2][0]~q\ & 
-- (\regFile|DU_mem|s_memory~296_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \regFile|DU_mem|s_memory~296_q\,
	datad => \regFile|DU_mem|s_memory~360_q\,
	combout => \regFile|DU_mem|s_memory~1114_combout\);

-- Location: FF_X59_Y29_N23
\regFile|DU_mem|s_memory~392\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux29~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~392_q\);

-- Location: LCCOMB_X59_Y29_N28
\regFile|DU_mem|s_memory~328feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~328feeder_combout\ = \alu|Mux29~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux29~3_combout\,
	combout => \regFile|DU_mem|s_memory~328feeder_combout\);

-- Location: FF_X59_Y29_N29
\regFile|DU_mem|s_memory~328\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~328feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~328_q\);

-- Location: LCCOMB_X59_Y29_N22
\regFile|DU_mem|s_memory~1115\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1115_combout\ = (\regFile|DU_mem|s_memory~1114_combout\ & (((\regFile|DU_mem|s_memory~392_q\)) # (!\displ|s_addrCounters[2][0]~q\))) # (!\regFile|DU_mem|s_memory~1114_combout\ & (\displ|s_addrCounters[2][0]~q\ & 
-- ((\regFile|DU_mem|s_memory~328_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1114_combout\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \regFile|DU_mem|s_memory~392_q\,
	datad => \regFile|DU_mem|s_memory~328_q\,
	combout => \regFile|DU_mem|s_memory~1115_combout\);

-- Location: LCCOMB_X60_Y26_N4
\regFile|DU_mem|s_memory~1118\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1118_combout\ = (\displ|s_addrCounters[2][3]~q\ & (((\displ|s_addrCounters[2][2]~q\) # (\regFile|DU_mem|s_memory~1115_combout\)))) # (!\displ|s_addrCounters[2][3]~q\ & (\regFile|DU_mem|s_memory~1117_combout\ & 
-- (!\displ|s_addrCounters[2][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \regFile|DU_mem|s_memory~1117_combout\,
	datac => \displ|s_addrCounters[2][2]~q\,
	datad => \regFile|DU_mem|s_memory~1115_combout\,
	combout => \regFile|DU_mem|s_memory~1118_combout\);

-- Location: FF_X65_Y29_N31
\regFile|DU_mem|s_memory~520\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \alu|Mux29~3_combout\,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~520_q\);

-- Location: LCCOMB_X59_Y28_N8
\regFile|DU_mem|s_memory~456feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~456feeder_combout\ = \alu|Mux29~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux29~3_combout\,
	combout => \regFile|DU_mem|s_memory~456feeder_combout\);

-- Location: FF_X59_Y28_N9
\regFile|DU_mem|s_memory~456\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~456feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~456_q\);

-- Location: FF_X59_Y28_N23
\regFile|DU_mem|s_memory~424\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux29~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~424_q\);

-- Location: LCCOMB_X59_Y28_N22
\regFile|DU_mem|s_memory~1119\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1119_combout\ = (\displ|s_addrCounters[2][1]~q\ & (((\displ|s_addrCounters[2][0]~q\)))) # (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & (\regFile|DU_mem|s_memory~456_q\)) # (!\displ|s_addrCounters[2][0]~q\ 
-- & ((\regFile|DU_mem|s_memory~424_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \regFile|DU_mem|s_memory~456_q\,
	datac => \regFile|DU_mem|s_memory~424_q\,
	datad => \displ|s_addrCounters[2][0]~q\,
	combout => \regFile|DU_mem|s_memory~1119_combout\);

-- Location: FF_X58_Y27_N25
\regFile|DU_mem|s_memory~488\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux29~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~488_q\);

-- Location: LCCOMB_X58_Y27_N24
\regFile|DU_mem|s_memory~1120\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1120_combout\ = (\regFile|DU_mem|s_memory~1119_combout\ & ((\regFile|DU_mem|s_memory~520_q\) # ((!\displ|s_addrCounters[2][1]~q\)))) # (!\regFile|DU_mem|s_memory~1119_combout\ & (((\regFile|DU_mem|s_memory~488_q\ & 
-- \displ|s_addrCounters[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~520_q\,
	datab => \regFile|DU_mem|s_memory~1119_combout\,
	datac => \regFile|DU_mem|s_memory~488_q\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \regFile|DU_mem|s_memory~1120_combout\);

-- Location: LCCOMB_X60_Y26_N22
\regFile|DU_mem|s_memory~1121\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1121_combout\ = (\regFile|DU_mem|s_memory~1118_combout\ & (((\regFile|DU_mem|s_memory~1120_combout\) # (!\displ|s_addrCounters[2][2]~q\)))) # (!\regFile|DU_mem|s_memory~1118_combout\ & (\regFile|DU_mem|s_memory~1113_combout\ & 
-- (\displ|s_addrCounters[2][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1113_combout\,
	datab => \regFile|DU_mem|s_memory~1118_combout\,
	datac => \displ|s_addrCounters[2][2]~q\,
	datad => \regFile|DU_mem|s_memory~1120_combout\,
	combout => \regFile|DU_mem|s_memory~1121_combout\);

-- Location: LCCOMB_X74_Y28_N16
\regFile|DU_mem|s_memory~680feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~680feeder_combout\ = \alu|Mux29~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux29~3_combout\,
	combout => \regFile|DU_mem|s_memory~680feeder_combout\);

-- Location: FF_X74_Y28_N17
\regFile|DU_mem|s_memory~680\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~680feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1555_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~680_q\);

-- Location: FF_X74_Y28_N11
\regFile|DU_mem|s_memory~552\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux29~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1557_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~552_q\);

-- Location: LCCOMB_X74_Y28_N10
\regFile|DU_mem|s_memory~1106\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1106_combout\ = (\displ|s_addrCounters[2][3]~q\ & (((\displ|s_addrCounters[2][2]~q\)))) # (!\displ|s_addrCounters[2][3]~q\ & ((\displ|s_addrCounters[2][2]~q\ & (\regFile|DU_mem|s_memory~680_q\)) # (!\displ|s_addrCounters[2][2]~q\ 
-- & ((\regFile|DU_mem|s_memory~552_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \regFile|DU_mem|s_memory~680_q\,
	datac => \regFile|DU_mem|s_memory~552_q\,
	datad => \displ|s_addrCounters[2][2]~q\,
	combout => \regFile|DU_mem|s_memory~1106_combout\);

-- Location: LCCOMB_X72_Y28_N28
\regFile|DU_mem|s_memory~808feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~808feeder_combout\ = \alu|Mux29~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux29~3_combout\,
	combout => \regFile|DU_mem|s_memory~808feeder_combout\);

-- Location: FF_X72_Y28_N29
\regFile|DU_mem|s_memory~808\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~808feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1554_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~808_q\);

-- Location: FF_X72_Y28_N31
\regFile|DU_mem|s_memory~936\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux29~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1558_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~936_q\);

-- Location: LCCOMB_X72_Y28_N30
\regFile|DU_mem|s_memory~1107\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1107_combout\ = (\regFile|DU_mem|s_memory~1106_combout\ & (((\regFile|DU_mem|s_memory~936_q\) # (!\displ|s_addrCounters[2][3]~q\)))) # (!\regFile|DU_mem|s_memory~1106_combout\ & (\regFile|DU_mem|s_memory~808_q\ & 
-- ((\displ|s_addrCounters[2][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1106_combout\,
	datab => \regFile|DU_mem|s_memory~808_q\,
	datac => \regFile|DU_mem|s_memory~936_q\,
	datad => \displ|s_addrCounters[2][3]~q\,
	combout => \regFile|DU_mem|s_memory~1107_combout\);

-- Location: FF_X63_Y24_N19
\regFile|DU_mem|s_memory~616\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux29~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1551_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~616_q\);

-- Location: LCCOMB_X63_Y24_N16
\regFile|DU_mem|s_memory~744feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~744feeder_combout\ = \alu|Mux29~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux29~3_combout\,
	combout => \regFile|DU_mem|s_memory~744feeder_combout\);

-- Location: FF_X63_Y24_N17
\regFile|DU_mem|s_memory~744\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~744feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1550_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~744_q\);

-- Location: LCCOMB_X63_Y24_N18
\regFile|DU_mem|s_memory~1104\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1104_combout\ = (\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\) # ((\regFile|DU_mem|s_memory~744_q\)))) # (!\displ|s_addrCounters[2][2]~q\ & (!\displ|s_addrCounters[2][3]~q\ & 
-- (\regFile|DU_mem|s_memory~616_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \regFile|DU_mem|s_memory~616_q\,
	datad => \regFile|DU_mem|s_memory~744_q\,
	combout => \regFile|DU_mem|s_memory~1104_combout\);

-- Location: FF_X63_Y26_N23
\regFile|DU_mem|s_memory~1000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux29~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1553_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~1000_q\);

-- Location: LCCOMB_X63_Y26_N24
\regFile|DU_mem|s_memory~872feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~872feeder_combout\ = \alu|Mux29~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux29~3_combout\,
	combout => \regFile|DU_mem|s_memory~872feeder_combout\);

-- Location: FF_X63_Y26_N25
\regFile|DU_mem|s_memory~872\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~872feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1549_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~872_q\);

-- Location: LCCOMB_X63_Y26_N22
\regFile|DU_mem|s_memory~1105\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1105_combout\ = (\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~1104_combout\ & (\regFile|DU_mem|s_memory~1000_q\)) # (!\regFile|DU_mem|s_memory~1104_combout\ & ((\regFile|DU_mem|s_memory~872_q\))))) # 
-- (!\displ|s_addrCounters[2][3]~q\ & (\regFile|DU_mem|s_memory~1104_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \regFile|DU_mem|s_memory~1104_combout\,
	datac => \regFile|DU_mem|s_memory~1000_q\,
	datad => \regFile|DU_mem|s_memory~872_q\,
	combout => \regFile|DU_mem|s_memory~1105_combout\);

-- Location: LCCOMB_X60_Y26_N16
\regFile|DU_mem|s_memory~1108\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1108_combout\ = (\displ|s_addrCounters[2][1]~q\ & (((\regFile|DU_mem|s_memory~1105_combout\) # (\displ|s_addrCounters[2][0]~q\)))) # (!\displ|s_addrCounters[2][1]~q\ & (\regFile|DU_mem|s_memory~1107_combout\ & 
-- ((!\displ|s_addrCounters[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1107_combout\,
	datab => \displ|s_addrCounters[2][1]~q\,
	datac => \regFile|DU_mem|s_memory~1105_combout\,
	datad => \displ|s_addrCounters[2][0]~q\,
	combout => \regFile|DU_mem|s_memory~1108_combout\);

-- Location: FF_X62_Y26_N15
\regFile|DU_mem|s_memory~584\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux29~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1546_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~584_q\);

-- Location: LCCOMB_X62_Y26_N20
\regFile|DU_mem|s_memory~840feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~840feeder_combout\ = \alu|Mux29~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux29~3_combout\,
	combout => \regFile|DU_mem|s_memory~840feeder_combout\);

-- Location: FF_X62_Y26_N21
\regFile|DU_mem|s_memory~840\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~840feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1544_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~840_q\);

-- Location: LCCOMB_X62_Y26_N14
\regFile|DU_mem|s_memory~1102\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1102_combout\ = (\displ|s_addrCounters[2][2]~q\ & (\displ|s_addrCounters[2][3]~q\)) # (!\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~840_q\))) # (!\displ|s_addrCounters[2][3]~q\ & 
-- (\regFile|DU_mem|s_memory~584_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \regFile|DU_mem|s_memory~584_q\,
	datad => \regFile|DU_mem|s_memory~840_q\,
	combout => \regFile|DU_mem|s_memory~1102_combout\);

-- Location: FF_X59_Y26_N15
\regFile|DU_mem|s_memory~968\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux29~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1548_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~968_q\);

-- Location: LCCOMB_X59_Y26_N24
\regFile|DU_mem|s_memory~712feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~712feeder_combout\ = \alu|Mux29~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux29~3_combout\,
	combout => \regFile|DU_mem|s_memory~712feeder_combout\);

-- Location: FF_X59_Y26_N25
\regFile|DU_mem|s_memory~712\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~712feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1543_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~712_q\);

-- Location: LCCOMB_X59_Y26_N14
\regFile|DU_mem|s_memory~1103\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1103_combout\ = (\regFile|DU_mem|s_memory~1102_combout\ & (((\regFile|DU_mem|s_memory~968_q\)) # (!\displ|s_addrCounters[2][2]~q\))) # (!\regFile|DU_mem|s_memory~1102_combout\ & (\displ|s_addrCounters[2][2]~q\ & 
-- ((\regFile|DU_mem|s_memory~712_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1102_combout\,
	datab => \displ|s_addrCounters[2][2]~q\,
	datac => \regFile|DU_mem|s_memory~968_q\,
	datad => \regFile|DU_mem|s_memory~712_q\,
	combout => \regFile|DU_mem|s_memory~1103_combout\);

-- Location: FF_X76_Y32_N15
\regFile|DU_mem|s_memory~648\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux29~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1561_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~648_q\);

-- Location: LCCOMB_X76_Y32_N12
\regFile|DU_mem|s_memory~904feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~904feeder_combout\ = \alu|Mux29~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux29~3_combout\,
	combout => \regFile|DU_mem|s_memory~904feeder_combout\);

-- Location: FF_X76_Y32_N13
\regFile|DU_mem|s_memory~904\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~904feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1560_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~904_q\);

-- Location: LCCOMB_X76_Y32_N14
\regFile|DU_mem|s_memory~1109\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1109_combout\ = (\displ|s_addrCounters[2][3]~q\ & ((\displ|s_addrCounters[2][2]~q\) # ((\regFile|DU_mem|s_memory~904_q\)))) # (!\displ|s_addrCounters[2][3]~q\ & (!\displ|s_addrCounters[2][2]~q\ & 
-- (\regFile|DU_mem|s_memory~648_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \displ|s_addrCounters[2][2]~q\,
	datac => \regFile|DU_mem|s_memory~648_q\,
	datad => \regFile|DU_mem|s_memory~904_q\,
	combout => \regFile|DU_mem|s_memory~1109_combout\);

-- Location: FF_X70_Y28_N29
\regFile|DU_mem|s_memory~1032\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux29~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1562_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~1032_q\);

-- Location: LCCOMB_X66_Y25_N20
\regFile|DU_mem|s_memory~776feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~776feeder_combout\ = \alu|Mux29~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux29~3_combout\,
	combout => \regFile|DU_mem|s_memory~776feeder_combout\);

-- Location: FF_X66_Y25_N21
\regFile|DU_mem|s_memory~776\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~776feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1559_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~776_q\);

-- Location: LCCOMB_X70_Y28_N28
\regFile|DU_mem|s_memory~1110\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1110_combout\ = (\regFile|DU_mem|s_memory~1109_combout\ & (((\regFile|DU_mem|s_memory~1032_q\)) # (!\displ|s_addrCounters[2][2]~q\))) # (!\regFile|DU_mem|s_memory~1109_combout\ & (\displ|s_addrCounters[2][2]~q\ & 
-- ((\regFile|DU_mem|s_memory~776_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1109_combout\,
	datab => \displ|s_addrCounters[2][2]~q\,
	datac => \regFile|DU_mem|s_memory~1032_q\,
	datad => \regFile|DU_mem|s_memory~776_q\,
	combout => \regFile|DU_mem|s_memory~1110_combout\);

-- Location: LCCOMB_X60_Y26_N18
\regFile|DU_mem|s_memory~1111\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1111_combout\ = (\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~1108_combout\ & ((\regFile|DU_mem|s_memory~1110_combout\))) # (!\regFile|DU_mem|s_memory~1108_combout\ & (\regFile|DU_mem|s_memory~1103_combout\)))) # 
-- (!\displ|s_addrCounters[2][0]~q\ & (\regFile|DU_mem|s_memory~1108_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \regFile|DU_mem|s_memory~1108_combout\,
	datac => \regFile|DU_mem|s_memory~1103_combout\,
	datad => \regFile|DU_mem|s_memory~1110_combout\,
	combout => \regFile|DU_mem|s_memory~1111_combout\);

-- Location: LCCOMB_X60_Y26_N30
\regFile|DU_mem|readData[2]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|readData[2]~65_combout\ = (\displ|s_addrCounters[2][4]~q\ & (((\regFile|DU_mem|s_memory~1111_combout\)))) # (!\displ|s_addrCounters[2][4]~q\ & (!\regFile|DU_mem|Equal0~0_combout\ & (\regFile|DU_mem|s_memory~1121_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|Equal0~0_combout\,
	datab => \displ|s_addrCounters[2][4]~q\,
	datac => \regFile|DU_mem|s_memory~1121_combout\,
	datad => \regFile|DU_mem|s_memory~1111_combout\,
	combout => \regFile|DU_mem|readData[2]~65_combout\);

-- Location: LCCOMB_X74_Y26_N8
\displ|Mux35~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux35~0_combout\ = (\SW[0]~input_o\ & (((\SW[1]~input_o\)))) # (!\SW[0]~input_o\ & ((\SW[1]~input_o\ & ((\regFile|DU_mem|readData[2]~65_combout\))) # (!\SW[1]~input_o\ & (\pcUp|s_pc\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcUp|s_pc\(2),
	datab => \SW[0]~input_o\,
	datac => \SW[1]~input_o\,
	datad => \regFile|DU_mem|readData[2]~65_combout\,
	combout => \displ|Mux35~0_combout\);

-- Location: LCCOMB_X77_Y22_N14
\intMem|Mux41~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \intMem|Mux41~3_combout\ = (\displ|s_addrCounters[1][2]~q\ & (((!\displ|s_addrCounters[1][3]~q\)))) # (!\displ|s_addrCounters[1][2]~q\ & (\displ|s_addrCounters[1][3]~q\ & (\displ|s_addrCounters[1][1]~q\ $ (\displ|s_addrCounters[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[1][1]~q\,
	datab => \displ|s_addrCounters[1][2]~q\,
	datac => \displ|s_addrCounters[1][0]~q\,
	datad => \displ|s_addrCounters[1][3]~q\,
	combout => \intMem|Mux41~3_combout\);

-- Location: LCCOMB_X74_Y25_N10
\intMem|Mux41~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \intMem|Mux41~6_combout\ = (!\displ|s_addrCounters[1][5]~q\ & (\intMem|Mux41~3_combout\ & !\displ|s_addrCounters[1][4]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \displ|s_addrCounters[1][5]~q\,
	datac => \intMem|Mux41~3_combout\,
	datad => \displ|s_addrCounters[1][4]~q\,
	combout => \intMem|Mux41~6_combout\);

-- Location: LCCOMB_X74_Y26_N30
\displ|Mux35~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux35~1_combout\ = (\SW[0]~input_o\ & ((\displ|Mux35~0_combout\ & (\alu|Mux29~3_combout\)) # (!\displ|Mux35~0_combout\ & ((\intMem|Mux41~6_combout\))))) # (!\SW[0]~input_o\ & (((\displ|Mux35~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux29~3_combout\,
	datab => \SW[0]~input_o\,
	datac => \displ|Mux35~0_combout\,
	datad => \intMem|Mux41~6_combout\,
	combout => \displ|Mux35~1_combout\);

-- Location: LCCOMB_X77_Y22_N26
\intMem|Mux43~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \intMem|Mux43~2_combout\ = (\displ|s_addrCounters[1][1]~q\ & (!\displ|s_addrCounters[1][0]~q\ & (\displ|s_addrCounters[1][2]~q\ $ (\displ|s_addrCounters[1][3]~q\)))) # (!\displ|s_addrCounters[1][1]~q\ & (((\displ|s_addrCounters[1][0]~q\ & 
-- !\displ|s_addrCounters[1][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[1][1]~q\,
	datab => \displ|s_addrCounters[1][2]~q\,
	datac => \displ|s_addrCounters[1][0]~q\,
	datad => \displ|s_addrCounters[1][3]~q\,
	combout => \intMem|Mux43~2_combout\);

-- Location: LCCOMB_X80_Y22_N24
\intMem|Mux43~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \intMem|Mux43~3_combout\ = (!\displ|s_addrCounters[1][5]~q\ & (\intMem|Mux43~2_combout\ & !\displ|s_addrCounters[1][4]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[1][5]~q\,
	datac => \intMem|Mux43~2_combout\,
	datad => \displ|s_addrCounters[1][4]~q\,
	combout => \intMem|Mux43~3_combout\);

-- Location: LCCOMB_X59_Y27_N28
\regFile|DU_mem|s_memory~102feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~102feeder_combout\ = \alu|Mux31~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux31~5_combout\,
	combout => \regFile|DU_mem|s_memory~102feeder_combout\);

-- Location: FF_X59_Y27_N29
\regFile|DU_mem|s_memory~102\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~102feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~102_q\);

-- Location: FF_X59_Y27_N11
\regFile|DU_mem|s_memory~38\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux31~5_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~38_q\);

-- Location: LCCOMB_X59_Y27_N10
\regFile|DU_mem|s_memory~1076\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1076_combout\ = (\displ|s_addrCounters[2][0]~q\ & (((\displ|s_addrCounters[2][1]~q\)))) # (!\displ|s_addrCounters[2][0]~q\ & ((\displ|s_addrCounters[2][1]~q\ & (\regFile|DU_mem|s_memory~102_q\)) # (!\displ|s_addrCounters[2][1]~q\ 
-- & ((\regFile|DU_mem|s_memory~38_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \regFile|DU_mem|s_memory~102_q\,
	datac => \regFile|DU_mem|s_memory~38_q\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \regFile|DU_mem|s_memory~1076_combout\);

-- Location: FF_X60_Y30_N23
\regFile|DU_mem|s_memory~134\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux31~5_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~134_q\);

-- Location: LCCOMB_X60_Y30_N20
\regFile|DU_mem|s_memory~70feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~70feeder_combout\ = \alu|Mux31~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux31~5_combout\,
	combout => \regFile|DU_mem|s_memory~70feeder_combout\);

-- Location: FF_X60_Y30_N21
\regFile|DU_mem|s_memory~70\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~70feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~70_q\);

-- Location: LCCOMB_X60_Y30_N22
\regFile|DU_mem|s_memory~1077\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1077_combout\ = (\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~1076_combout\ & (\regFile|DU_mem|s_memory~134_q\)) # (!\regFile|DU_mem|s_memory~1076_combout\ & ((\regFile|DU_mem|s_memory~70_q\))))) # 
-- (!\displ|s_addrCounters[2][0]~q\ & (\regFile|DU_mem|s_memory~1076_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \regFile|DU_mem|s_memory~1076_combout\,
	datac => \regFile|DU_mem|s_memory~134_q\,
	datad => \regFile|DU_mem|s_memory~70_q\,
	combout => \regFile|DU_mem|s_memory~1077_combout\);

-- Location: LCCOMB_X59_Y29_N8
\regFile|DU_mem|s_memory~326feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~326feeder_combout\ = \alu|Mux31~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux31~5_combout\,
	combout => \regFile|DU_mem|s_memory~326feeder_combout\);

-- Location: FF_X59_Y29_N9
\regFile|DU_mem|s_memory~326\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~326feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~326_q\);

-- Location: FF_X59_Y29_N19
\regFile|DU_mem|s_memory~390\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux31~5_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~390_q\);

-- Location: LCCOMB_X59_Y32_N4
\regFile|DU_mem|s_memory~358feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~358feeder_combout\ = \alu|Mux31~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux31~5_combout\,
	combout => \regFile|DU_mem|s_memory~358feeder_combout\);

-- Location: FF_X59_Y32_N5
\regFile|DU_mem|s_memory~358\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~358feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~358_q\);

-- Location: FF_X59_Y32_N23
\regFile|DU_mem|s_memory~294\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux31~5_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~294_q\);

-- Location: LCCOMB_X59_Y32_N22
\regFile|DU_mem|s_memory~1074\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1074_combout\ = (\displ|s_addrCounters[2][1]~q\ & ((\regFile|DU_mem|s_memory~358_q\) # ((\displ|s_addrCounters[2][0]~q\)))) # (!\displ|s_addrCounters[2][1]~q\ & (((\regFile|DU_mem|s_memory~294_q\ & 
-- !\displ|s_addrCounters[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \regFile|DU_mem|s_memory~358_q\,
	datac => \regFile|DU_mem|s_memory~294_q\,
	datad => \displ|s_addrCounters[2][0]~q\,
	combout => \regFile|DU_mem|s_memory~1074_combout\);

-- Location: LCCOMB_X59_Y29_N18
\regFile|DU_mem|s_memory~1075\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1075_combout\ = (\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~1074_combout\ & ((\regFile|DU_mem|s_memory~390_q\))) # (!\regFile|DU_mem|s_memory~1074_combout\ & (\regFile|DU_mem|s_memory~326_q\)))) # 
-- (!\displ|s_addrCounters[2][0]~q\ & (((\regFile|DU_mem|s_memory~1074_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~326_q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \regFile|DU_mem|s_memory~390_q\,
	datad => \regFile|DU_mem|s_memory~1074_combout\,
	combout => \regFile|DU_mem|s_memory~1075_combout\);

-- Location: LCCOMB_X60_Y26_N24
\regFile|DU_mem|s_memory~1078\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1078_combout\ = (\displ|s_addrCounters[2][3]~q\ & (((\displ|s_addrCounters[2][2]~q\) # (\regFile|DU_mem|s_memory~1075_combout\)))) # (!\displ|s_addrCounters[2][3]~q\ & (\regFile|DU_mem|s_memory~1077_combout\ & 
-- (!\displ|s_addrCounters[2][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \regFile|DU_mem|s_memory~1077_combout\,
	datac => \displ|s_addrCounters[2][2]~q\,
	datad => \regFile|DU_mem|s_memory~1075_combout\,
	combout => \regFile|DU_mem|s_memory~1078_combout\);

-- Location: FF_X75_Y30_N29
\regFile|DU_mem|s_memory~166\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux31~5_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~166_q\);

-- Location: LCCOMB_X76_Y28_N4
\regFile|DU_mem|s_memory~198feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~198feeder_combout\ = \alu|Mux31~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux31~5_combout\,
	combout => \regFile|DU_mem|s_memory~198feeder_combout\);

-- Location: FF_X76_Y28_N5
\regFile|DU_mem|s_memory~198\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~198feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~198_q\);

-- Location: LCCOMB_X75_Y30_N28
\regFile|DU_mem|s_memory~1072\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1072_combout\ = (\displ|s_addrCounters[2][1]~q\ & (\displ|s_addrCounters[2][0]~q\)) # (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~198_q\))) # (!\displ|s_addrCounters[2][0]~q\ & 
-- (\regFile|DU_mem|s_memory~166_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \regFile|DU_mem|s_memory~166_q\,
	datad => \regFile|DU_mem|s_memory~198_q\,
	combout => \regFile|DU_mem|s_memory~1072_combout\);

-- Location: LCCOMB_X75_Y28_N20
\regFile|DU_mem|s_memory~230feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~230feeder_combout\ = \alu|Mux31~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux31~5_combout\,
	combout => \regFile|DU_mem|s_memory~230feeder_combout\);

-- Location: FF_X75_Y28_N21
\regFile|DU_mem|s_memory~230\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~230feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~230_q\);

-- Location: FF_X75_Y28_N3
\regFile|DU_mem|s_memory~262\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux31~5_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~262_q\);

-- Location: LCCOMB_X75_Y28_N2
\regFile|DU_mem|s_memory~1073\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1073_combout\ = (\regFile|DU_mem|s_memory~1072_combout\ & (((\regFile|DU_mem|s_memory~262_q\) # (!\displ|s_addrCounters[2][1]~q\)))) # (!\regFile|DU_mem|s_memory~1072_combout\ & (\regFile|DU_mem|s_memory~230_q\ & 
-- ((\displ|s_addrCounters[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1072_combout\,
	datab => \regFile|DU_mem|s_memory~230_q\,
	datac => \regFile|DU_mem|s_memory~262_q\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \regFile|DU_mem|s_memory~1073_combout\);

-- Location: LCCOMB_X59_Y28_N28
\regFile|DU_mem|s_memory~454feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~454feeder_combout\ = \alu|Mux31~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux31~5_combout\,
	combout => \regFile|DU_mem|s_memory~454feeder_combout\);

-- Location: FF_X59_Y28_N29
\regFile|DU_mem|s_memory~454\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~454feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~454_q\);

-- Location: FF_X59_Y28_N15
\regFile|DU_mem|s_memory~422\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux31~5_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~422_q\);

-- Location: LCCOMB_X59_Y28_N14
\regFile|DU_mem|s_memory~1079\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1079_combout\ = (\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~454_q\) # ((\displ|s_addrCounters[2][1]~q\)))) # (!\displ|s_addrCounters[2][0]~q\ & (((\regFile|DU_mem|s_memory~422_q\ & 
-- !\displ|s_addrCounters[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \regFile|DU_mem|s_memory~454_q\,
	datac => \regFile|DU_mem|s_memory~422_q\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \regFile|DU_mem|s_memory~1079_combout\);

-- Location: FF_X60_Y31_N3
\regFile|DU_mem|s_memory~518\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux31~5_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~518_q\);

-- Location: LCCOMB_X60_Y31_N28
\regFile|DU_mem|s_memory~486feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~486feeder_combout\ = \alu|Mux31~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux31~5_combout\,
	combout => \regFile|DU_mem|s_memory~486feeder_combout\);

-- Location: FF_X60_Y31_N29
\regFile|DU_mem|s_memory~486\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~486feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~486_q\);

-- Location: LCCOMB_X60_Y31_N2
\regFile|DU_mem|s_memory~1080\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1080_combout\ = (\regFile|DU_mem|s_memory~1079_combout\ & (((\regFile|DU_mem|s_memory~518_q\)) # (!\displ|s_addrCounters[2][1]~q\))) # (!\regFile|DU_mem|s_memory~1079_combout\ & (\displ|s_addrCounters[2][1]~q\ & 
-- ((\regFile|DU_mem|s_memory~486_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1079_combout\,
	datab => \displ|s_addrCounters[2][1]~q\,
	datac => \regFile|DU_mem|s_memory~518_q\,
	datad => \regFile|DU_mem|s_memory~486_q\,
	combout => \regFile|DU_mem|s_memory~1080_combout\);

-- Location: LCCOMB_X60_Y26_N10
\regFile|DU_mem|s_memory~1081\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1081_combout\ = (\displ|s_addrCounters[2][2]~q\ & ((\regFile|DU_mem|s_memory~1078_combout\ & ((\regFile|DU_mem|s_memory~1080_combout\))) # (!\regFile|DU_mem|s_memory~1078_combout\ & (\regFile|DU_mem|s_memory~1073_combout\)))) # 
-- (!\displ|s_addrCounters[2][2]~q\ & (\regFile|DU_mem|s_memory~1078_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \regFile|DU_mem|s_memory~1078_combout\,
	datac => \regFile|DU_mem|s_memory~1073_combout\,
	datad => \regFile|DU_mem|s_memory~1080_combout\,
	combout => \regFile|DU_mem|s_memory~1081_combout\);

-- Location: FF_X62_Y26_N31
\regFile|DU_mem|s_memory~582\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux31~5_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1546_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~582_q\);

-- Location: LCCOMB_X62_Y26_N12
\regFile|DU_mem|s_memory~838feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~838feeder_combout\ = \alu|Mux31~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux31~5_combout\,
	combout => \regFile|DU_mem|s_memory~838feeder_combout\);

-- Location: FF_X62_Y26_N13
\regFile|DU_mem|s_memory~838\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~838feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1544_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~838_q\);

-- Location: LCCOMB_X62_Y26_N30
\regFile|DU_mem|s_memory~1062\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1062_combout\ = (\displ|s_addrCounters[2][2]~q\ & (\displ|s_addrCounters[2][3]~q\)) # (!\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~838_q\))) # (!\displ|s_addrCounters[2][3]~q\ & 
-- (\regFile|DU_mem|s_memory~582_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \regFile|DU_mem|s_memory~582_q\,
	datad => \regFile|DU_mem|s_memory~838_q\,
	combout => \regFile|DU_mem|s_memory~1062_combout\);

-- Location: FF_X60_Y26_N3
\regFile|DU_mem|s_memory~966\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux31~5_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1548_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~966_q\);

-- Location: LCCOMB_X60_Y26_N20
\regFile|DU_mem|s_memory~710feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~710feeder_combout\ = \alu|Mux31~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux31~5_combout\,
	combout => \regFile|DU_mem|s_memory~710feeder_combout\);

-- Location: FF_X60_Y26_N21
\regFile|DU_mem|s_memory~710\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~710feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1543_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~710_q\);

-- Location: LCCOMB_X60_Y26_N2
\regFile|DU_mem|s_memory~1063\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1063_combout\ = (\displ|s_addrCounters[2][2]~q\ & ((\regFile|DU_mem|s_memory~1062_combout\ & (\regFile|DU_mem|s_memory~966_q\)) # (!\regFile|DU_mem|s_memory~1062_combout\ & ((\regFile|DU_mem|s_memory~710_q\))))) # 
-- (!\displ|s_addrCounters[2][2]~q\ & (\regFile|DU_mem|s_memory~1062_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \regFile|DU_mem|s_memory~1062_combout\,
	datac => \regFile|DU_mem|s_memory~966_q\,
	datad => \regFile|DU_mem|s_memory~710_q\,
	combout => \regFile|DU_mem|s_memory~1063_combout\);

-- Location: FF_X76_Y30_N11
\regFile|DU_mem|s_memory~646\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux31~5_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1561_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~646_q\);

-- Location: LCCOMB_X76_Y30_N28
\regFile|DU_mem|s_memory~902feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~902feeder_combout\ = \alu|Mux31~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux31~5_combout\,
	combout => \regFile|DU_mem|s_memory~902feeder_combout\);

-- Location: FF_X76_Y30_N29
\regFile|DU_mem|s_memory~902\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~902feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1560_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~902_q\);

-- Location: LCCOMB_X76_Y30_N10
\regFile|DU_mem|s_memory~1069\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1069_combout\ = (\displ|s_addrCounters[2][3]~q\ & ((\displ|s_addrCounters[2][2]~q\) # ((\regFile|DU_mem|s_memory~902_q\)))) # (!\displ|s_addrCounters[2][3]~q\ & (!\displ|s_addrCounters[2][2]~q\ & 
-- (\regFile|DU_mem|s_memory~646_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \displ|s_addrCounters[2][2]~q\,
	datac => \regFile|DU_mem|s_memory~646_q\,
	datad => \regFile|DU_mem|s_memory~902_q\,
	combout => \regFile|DU_mem|s_memory~1069_combout\);

-- Location: FF_X70_Y28_N23
\regFile|DU_mem|s_memory~1030\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux31~5_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1562_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~1030_q\);

-- Location: LCCOMB_X70_Y28_N16
\regFile|DU_mem|s_memory~774feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~774feeder_combout\ = \alu|Mux31~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux31~5_combout\,
	combout => \regFile|DU_mem|s_memory~774feeder_combout\);

-- Location: FF_X70_Y28_N17
\regFile|DU_mem|s_memory~774\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~774feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1559_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~774_q\);

-- Location: LCCOMB_X70_Y28_N22
\regFile|DU_mem|s_memory~1070\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1070_combout\ = (\regFile|DU_mem|s_memory~1069_combout\ & (((\regFile|DU_mem|s_memory~1030_q\)) # (!\displ|s_addrCounters[2][2]~q\))) # (!\regFile|DU_mem|s_memory~1069_combout\ & (\displ|s_addrCounters[2][2]~q\ & 
-- ((\regFile|DU_mem|s_memory~774_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1069_combout\,
	datab => \displ|s_addrCounters[2][2]~q\,
	datac => \regFile|DU_mem|s_memory~1030_q\,
	datad => \regFile|DU_mem|s_memory~774_q\,
	combout => \regFile|DU_mem|s_memory~1070_combout\);

-- Location: FF_X63_Y24_N23
\regFile|DU_mem|s_memory~614\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux31~5_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1551_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~614_q\);

-- Location: LCCOMB_X63_Y24_N0
\regFile|DU_mem|s_memory~742feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~742feeder_combout\ = \alu|Mux31~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux31~5_combout\,
	combout => \regFile|DU_mem|s_memory~742feeder_combout\);

-- Location: FF_X63_Y24_N1
\regFile|DU_mem|s_memory~742\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~742feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1550_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~742_q\);

-- Location: LCCOMB_X63_Y24_N22
\regFile|DU_mem|s_memory~1064\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1064_combout\ = (\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\) # ((\regFile|DU_mem|s_memory~742_q\)))) # (!\displ|s_addrCounters[2][2]~q\ & (!\displ|s_addrCounters[2][3]~q\ & 
-- (\regFile|DU_mem|s_memory~614_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \regFile|DU_mem|s_memory~614_q\,
	datad => \regFile|DU_mem|s_memory~742_q\,
	combout => \regFile|DU_mem|s_memory~1064_combout\);

-- Location: FF_X63_Y26_N11
\regFile|DU_mem|s_memory~998\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux31~5_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1553_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~998_q\);

-- Location: LCCOMB_X63_Y26_N16
\regFile|DU_mem|s_memory~870feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~870feeder_combout\ = \alu|Mux31~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux31~5_combout\,
	combout => \regFile|DU_mem|s_memory~870feeder_combout\);

-- Location: FF_X63_Y26_N17
\regFile|DU_mem|s_memory~870\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~870feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1549_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~870_q\);

-- Location: LCCOMB_X63_Y26_N10
\regFile|DU_mem|s_memory~1065\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1065_combout\ = (\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~1064_combout\ & (\regFile|DU_mem|s_memory~998_q\)) # (!\regFile|DU_mem|s_memory~1064_combout\ & ((\regFile|DU_mem|s_memory~870_q\))))) # 
-- (!\displ|s_addrCounters[2][3]~q\ & (\regFile|DU_mem|s_memory~1064_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \regFile|DU_mem|s_memory~1064_combout\,
	datac => \regFile|DU_mem|s_memory~998_q\,
	datad => \regFile|DU_mem|s_memory~870_q\,
	combout => \regFile|DU_mem|s_memory~1065_combout\);

-- Location: LCCOMB_X74_Y28_N20
\regFile|DU_mem|s_memory~678feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~678feeder_combout\ = \alu|Mux31~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux31~5_combout\,
	combout => \regFile|DU_mem|s_memory~678feeder_combout\);

-- Location: FF_X74_Y28_N21
\regFile|DU_mem|s_memory~678\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~678feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1555_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~678_q\);

-- Location: FF_X74_Y28_N23
\regFile|DU_mem|s_memory~550\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux31~5_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1557_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~550_q\);

-- Location: LCCOMB_X74_Y28_N22
\regFile|DU_mem|s_memory~1066\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1066_combout\ = (\displ|s_addrCounters[2][3]~q\ & (((\displ|s_addrCounters[2][2]~q\)))) # (!\displ|s_addrCounters[2][3]~q\ & ((\displ|s_addrCounters[2][2]~q\ & (\regFile|DU_mem|s_memory~678_q\)) # (!\displ|s_addrCounters[2][2]~q\ 
-- & ((\regFile|DU_mem|s_memory~550_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \regFile|DU_mem|s_memory~678_q\,
	datac => \regFile|DU_mem|s_memory~550_q\,
	datad => \displ|s_addrCounters[2][2]~q\,
	combout => \regFile|DU_mem|s_memory~1066_combout\);

-- Location: FF_X74_Y32_N15
\regFile|DU_mem|s_memory~934\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux31~5_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1558_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~934_q\);

-- Location: LCCOMB_X74_Y32_N12
\regFile|DU_mem|s_memory~806feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~806feeder_combout\ = \alu|Mux31~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux31~5_combout\,
	combout => \regFile|DU_mem|s_memory~806feeder_combout\);

-- Location: FF_X74_Y32_N13
\regFile|DU_mem|s_memory~806\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~806feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1554_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~806_q\);

-- Location: LCCOMB_X74_Y32_N14
\regFile|DU_mem|s_memory~1067\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1067_combout\ = (\regFile|DU_mem|s_memory~1066_combout\ & (((\regFile|DU_mem|s_memory~934_q\)) # (!\displ|s_addrCounters[2][3]~q\))) # (!\regFile|DU_mem|s_memory~1066_combout\ & (\displ|s_addrCounters[2][3]~q\ & 
-- ((\regFile|DU_mem|s_memory~806_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1066_combout\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \regFile|DU_mem|s_memory~934_q\,
	datad => \regFile|DU_mem|s_memory~806_q\,
	combout => \regFile|DU_mem|s_memory~1067_combout\);

-- Location: LCCOMB_X60_Y26_N12
\regFile|DU_mem|s_memory~1068\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1068_combout\ = (\displ|s_addrCounters[2][0]~q\ & (\displ|s_addrCounters[2][1]~q\)) # (!\displ|s_addrCounters[2][0]~q\ & ((\displ|s_addrCounters[2][1]~q\ & (\regFile|DU_mem|s_memory~1065_combout\)) # 
-- (!\displ|s_addrCounters[2][1]~q\ & ((\regFile|DU_mem|s_memory~1067_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \displ|s_addrCounters[2][1]~q\,
	datac => \regFile|DU_mem|s_memory~1065_combout\,
	datad => \regFile|DU_mem|s_memory~1067_combout\,
	combout => \regFile|DU_mem|s_memory~1068_combout\);

-- Location: LCCOMB_X60_Y26_N6
\regFile|DU_mem|s_memory~1071\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1071_combout\ = (\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~1068_combout\ & ((\regFile|DU_mem|s_memory~1070_combout\))) # (!\regFile|DU_mem|s_memory~1068_combout\ & (\regFile|DU_mem|s_memory~1063_combout\)))) # 
-- (!\displ|s_addrCounters[2][0]~q\ & (((\regFile|DU_mem|s_memory~1068_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \regFile|DU_mem|s_memory~1063_combout\,
	datac => \regFile|DU_mem|s_memory~1070_combout\,
	datad => \regFile|DU_mem|s_memory~1068_combout\,
	combout => \regFile|DU_mem|s_memory~1071_combout\);

-- Location: LCCOMB_X63_Y26_N6
\displ|Mux37~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux37~1_combout\ = (\displ|s_addrCounters[2][4]~q\ & (((\regFile|DU_mem|s_memory~1071_combout\)))) # (!\displ|s_addrCounters[2][4]~q\ & (!\regFile|DU_mem|Equal0~0_combout\ & (\regFile|DU_mem|s_memory~1081_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][4]~q\,
	datab => \regFile|DU_mem|Equal0~0_combout\,
	datac => \regFile|DU_mem|s_memory~1081_combout\,
	datad => \regFile|DU_mem|s_memory~1071_combout\,
	combout => \displ|Mux37~1_combout\);

-- Location: LCCOMB_X81_Y26_N20
\displ|Mux37~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux37~2_combout\ = (\SW[1]~input_o\ & ((\displ|Mux37~1_combout\) # (\SW[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[1]~input_o\,
	datac => \displ|Mux37~1_combout\,
	datad => \SW[0]~input_o\,
	combout => \displ|Mux37~2_combout\);

-- Location: LCCOMB_X81_Y26_N28
\displ|Mux37~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux37~0_combout\ = (\displ|Mux37~2_combout\ & (((\alu|Mux31~5_combout\) # (!\SW[0]~input_o\)))) # (!\displ|Mux37~2_combout\ & (\intMem|Mux43~3_combout\ & ((\SW[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux43~3_combout\,
	datab => \displ|Mux37~2_combout\,
	datac => \alu|Mux31~5_combout\,
	datad => \SW[0]~input_o\,
	combout => \displ|Mux37~0_combout\);

-- Location: LCCOMB_X81_Y26_N22
\displ|Mux52~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux52~0_combout\ = (\displ|Mux34~1_combout\ & (\displ|Mux37~0_combout\ & (\displ|Mux36~1_combout\ $ (\displ|Mux35~1_combout\)))) # (!\displ|Mux34~1_combout\ & (!\displ|Mux36~1_combout\ & (\displ|Mux35~1_combout\ $ (\displ|Mux37~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux34~1_combout\,
	datab => \displ|Mux36~1_combout\,
	datac => \displ|Mux35~1_combout\,
	datad => \displ|Mux37~0_combout\,
	combout => \displ|Mux52~0_combout\);

-- Location: LCCOMB_X81_Y26_N8
\displ|Mux51~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux51~0_combout\ = (\displ|Mux34~1_combout\ & ((\displ|Mux37~0_combout\ & (\displ|Mux36~1_combout\)) # (!\displ|Mux37~0_combout\ & ((\displ|Mux35~1_combout\))))) # (!\displ|Mux34~1_combout\ & (\displ|Mux35~1_combout\ & (\displ|Mux36~1_combout\ $ 
-- (\displ|Mux37~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux34~1_combout\,
	datab => \displ|Mux36~1_combout\,
	datac => \displ|Mux35~1_combout\,
	datad => \displ|Mux37~0_combout\,
	combout => \displ|Mux51~0_combout\);

-- Location: LCCOMB_X81_Y26_N10
\displ|Mux50~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux50~0_combout\ = (\displ|Mux34~1_combout\ & (\displ|Mux35~1_combout\ & ((\displ|Mux36~1_combout\) # (!\displ|Mux37~0_combout\)))) # (!\displ|Mux34~1_combout\ & (\displ|Mux36~1_combout\ & (!\displ|Mux35~1_combout\ & !\displ|Mux37~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux34~1_combout\,
	datab => \displ|Mux36~1_combout\,
	datac => \displ|Mux35~1_combout\,
	datad => \displ|Mux37~0_combout\,
	combout => \displ|Mux50~0_combout\);

-- Location: LCCOMB_X81_Y26_N24
\displ|Mux49~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux49~0_combout\ = (\displ|Mux36~1_combout\ & ((\displ|Mux35~1_combout\ & ((\displ|Mux37~0_combout\))) # (!\displ|Mux35~1_combout\ & (\displ|Mux34~1_combout\ & !\displ|Mux37~0_combout\)))) # (!\displ|Mux36~1_combout\ & (!\displ|Mux34~1_combout\ & 
-- (\displ|Mux35~1_combout\ $ (\displ|Mux37~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000100011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux34~1_combout\,
	datab => \displ|Mux36~1_combout\,
	datac => \displ|Mux35~1_combout\,
	datad => \displ|Mux37~0_combout\,
	combout => \displ|Mux49~0_combout\);

-- Location: LCCOMB_X81_Y26_N26
\displ|Mux48~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux48~0_combout\ = (\displ|Mux36~1_combout\ & (!\displ|Mux34~1_combout\ & ((\displ|Mux37~0_combout\)))) # (!\displ|Mux36~1_combout\ & ((\displ|Mux35~1_combout\ & (!\displ|Mux34~1_combout\)) # (!\displ|Mux35~1_combout\ & 
-- ((\displ|Mux37~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux34~1_combout\,
	datab => \displ|Mux36~1_combout\,
	datac => \displ|Mux35~1_combout\,
	datad => \displ|Mux37~0_combout\,
	combout => \displ|Mux48~0_combout\);

-- Location: LCCOMB_X81_Y26_N0
\displ|Mux47~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux47~0_combout\ = (\displ|Mux36~1_combout\ & (!\displ|Mux34~1_combout\ & ((\displ|Mux37~0_combout\) # (!\displ|Mux35~1_combout\)))) # (!\displ|Mux36~1_combout\ & (\displ|Mux37~0_combout\ & (\displ|Mux34~1_combout\ $ (!\displ|Mux35~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux34~1_combout\,
	datab => \displ|Mux36~1_combout\,
	datac => \displ|Mux35~1_combout\,
	datad => \displ|Mux37~0_combout\,
	combout => \displ|Mux47~0_combout\);

-- Location: LCCOMB_X81_Y26_N30
\displ|Mux46~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux46~0_combout\ = (\displ|Mux37~0_combout\ & ((\displ|Mux34~1_combout\) # (\displ|Mux36~1_combout\ $ (\displ|Mux35~1_combout\)))) # (!\displ|Mux37~0_combout\ & ((\displ|Mux36~1_combout\) # (\displ|Mux34~1_combout\ $ (\displ|Mux35~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111011011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux34~1_combout\,
	datab => \displ|Mux36~1_combout\,
	datac => \displ|Mux35~1_combout\,
	datad => \displ|Mux37~0_combout\,
	combout => \displ|Mux46~0_combout\);

-- Location: LCCOMB_X59_Y28_N20
\regFile|DU_mem|s_memory~460feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~460feeder_combout\ = \alu|Mux25~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux25~1_combout\,
	combout => \regFile|DU_mem|s_memory~460feeder_combout\);

-- Location: FF_X59_Y28_N21
\regFile|DU_mem|s_memory~460\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~460feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~460_q\);

-- Location: FF_X59_Y28_N31
\regFile|DU_mem|s_memory~428\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux25~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~428_q\);

-- Location: LCCOMB_X59_Y28_N30
\regFile|DU_mem|s_memory~1199\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1199_combout\ = (\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~460_q\) # ((\displ|s_addrCounters[2][1]~q\)))) # (!\displ|s_addrCounters[2][0]~q\ & (((\regFile|DU_mem|s_memory~428_q\ & 
-- !\displ|s_addrCounters[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \regFile|DU_mem|s_memory~460_q\,
	datac => \regFile|DU_mem|s_memory~428_q\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \regFile|DU_mem|s_memory~1199_combout\);

-- Location: FF_X65_Y32_N13
\regFile|DU_mem|s_memory~524\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \alu|Mux25~1_combout\,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~524_q\);

-- Location: FF_X65_Y28_N3
\regFile|DU_mem|s_memory~492\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux25~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~492_q\);

-- Location: LCCOMB_X65_Y28_N2
\regFile|DU_mem|s_memory~1200\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1200_combout\ = (\regFile|DU_mem|s_memory~1199_combout\ & ((\regFile|DU_mem|s_memory~524_q\) # ((!\displ|s_addrCounters[2][1]~q\)))) # (!\regFile|DU_mem|s_memory~1199_combout\ & (((\regFile|DU_mem|s_memory~492_q\ & 
-- \displ|s_addrCounters[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1199_combout\,
	datab => \regFile|DU_mem|s_memory~524_q\,
	datac => \regFile|DU_mem|s_memory~492_q\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \regFile|DU_mem|s_memory~1200_combout\);

-- Location: FF_X68_Y24_N9
\regFile|DU_mem|s_memory~172\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux25~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~172_q\);

-- Location: LCCOMB_X68_Y24_N6
\regFile|DU_mem|s_memory~204feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~204feeder_combout\ = \alu|Mux25~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux25~1_combout\,
	combout => \regFile|DU_mem|s_memory~204feeder_combout\);

-- Location: FF_X68_Y24_N7
\regFile|DU_mem|s_memory~204\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~204feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~204_q\);

-- Location: LCCOMB_X68_Y24_N8
\regFile|DU_mem|s_memory~1192\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1192_combout\ = (\displ|s_addrCounters[2][1]~q\ & (\displ|s_addrCounters[2][0]~q\)) # (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~204_q\))) # (!\displ|s_addrCounters[2][0]~q\ & 
-- (\regFile|DU_mem|s_memory~172_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \regFile|DU_mem|s_memory~172_q\,
	datad => \regFile|DU_mem|s_memory~204_q\,
	combout => \regFile|DU_mem|s_memory~1192_combout\);

-- Location: LCCOMB_X75_Y28_N18
\regFile|DU_mem|s_memory~236feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~236feeder_combout\ = \alu|Mux25~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux25~1_combout\,
	combout => \regFile|DU_mem|s_memory~236feeder_combout\);

-- Location: FF_X75_Y28_N19
\regFile|DU_mem|s_memory~236\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~236feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~236_q\);

-- Location: FF_X75_Y28_N1
\regFile|DU_mem|s_memory~268\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux25~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~268_q\);

-- Location: LCCOMB_X75_Y28_N0
\regFile|DU_mem|s_memory~1193\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1193_combout\ = (\regFile|DU_mem|s_memory~1192_combout\ & (((\regFile|DU_mem|s_memory~268_q\) # (!\displ|s_addrCounters[2][1]~q\)))) # (!\regFile|DU_mem|s_memory~1192_combout\ & (\regFile|DU_mem|s_memory~236_q\ & 
-- ((\displ|s_addrCounters[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1192_combout\,
	datab => \regFile|DU_mem|s_memory~236_q\,
	datac => \regFile|DU_mem|s_memory~268_q\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \regFile|DU_mem|s_memory~1193_combout\);

-- Location: LCCOMB_X59_Y29_N6
\regFile|DU_mem|s_memory~332feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~332feeder_combout\ = \alu|Mux25~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux25~1_combout\,
	combout => \regFile|DU_mem|s_memory~332feeder_combout\);

-- Location: FF_X59_Y29_N7
\regFile|DU_mem|s_memory~332\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~332feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~332_q\);

-- Location: FF_X59_Y29_N17
\regFile|DU_mem|s_memory~396\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux25~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~396_q\);

-- Location: LCCOMB_X59_Y32_N24
\regFile|DU_mem|s_memory~364feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~364feeder_combout\ = \alu|Mux25~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux25~1_combout\,
	combout => \regFile|DU_mem|s_memory~364feeder_combout\);

-- Location: FF_X59_Y32_N25
\regFile|DU_mem|s_memory~364\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~364feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~364_q\);

-- Location: FF_X59_Y32_N31
\regFile|DU_mem|s_memory~300\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux25~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~300_q\);

-- Location: LCCOMB_X59_Y32_N30
\regFile|DU_mem|s_memory~1194\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1194_combout\ = (\displ|s_addrCounters[2][1]~q\ & ((\regFile|DU_mem|s_memory~364_q\) # ((\displ|s_addrCounters[2][0]~q\)))) # (!\displ|s_addrCounters[2][1]~q\ & (((\regFile|DU_mem|s_memory~300_q\ & 
-- !\displ|s_addrCounters[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \regFile|DU_mem|s_memory~364_q\,
	datac => \regFile|DU_mem|s_memory~300_q\,
	datad => \displ|s_addrCounters[2][0]~q\,
	combout => \regFile|DU_mem|s_memory~1194_combout\);

-- Location: LCCOMB_X59_Y29_N16
\regFile|DU_mem|s_memory~1195\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1195_combout\ = (\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~1194_combout\ & ((\regFile|DU_mem|s_memory~396_q\))) # (!\regFile|DU_mem|s_memory~1194_combout\ & (\regFile|DU_mem|s_memory~332_q\)))) # 
-- (!\displ|s_addrCounters[2][0]~q\ & (((\regFile|DU_mem|s_memory~1194_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~332_q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \regFile|DU_mem|s_memory~396_q\,
	datad => \regFile|DU_mem|s_memory~1194_combout\,
	combout => \regFile|DU_mem|s_memory~1195_combout\);

-- Location: LCCOMB_X59_Y27_N20
\regFile|DU_mem|s_memory~108feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~108feeder_combout\ = \alu|Mux25~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux25~1_combout\,
	combout => \regFile|DU_mem|s_memory~108feeder_combout\);

-- Location: FF_X59_Y27_N21
\regFile|DU_mem|s_memory~108\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~108feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~108_q\);

-- Location: FF_X59_Y27_N19
\regFile|DU_mem|s_memory~44\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux25~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~44_q\);

-- Location: LCCOMB_X59_Y27_N18
\regFile|DU_mem|s_memory~1196\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1196_combout\ = (\displ|s_addrCounters[2][0]~q\ & (((\displ|s_addrCounters[2][1]~q\)))) # (!\displ|s_addrCounters[2][0]~q\ & ((\displ|s_addrCounters[2][1]~q\ & (\regFile|DU_mem|s_memory~108_q\)) # (!\displ|s_addrCounters[2][1]~q\ 
-- & ((\regFile|DU_mem|s_memory~44_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \regFile|DU_mem|s_memory~108_q\,
	datac => \regFile|DU_mem|s_memory~44_q\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \regFile|DU_mem|s_memory~1196_combout\);

-- Location: FF_X61_Y30_N17
\regFile|DU_mem|s_memory~140\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux25~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~140_q\);

-- Location: LCCOMB_X61_Y30_N10
\regFile|DU_mem|s_memory~76feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~76feeder_combout\ = \alu|Mux25~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux25~1_combout\,
	combout => \regFile|DU_mem|s_memory~76feeder_combout\);

-- Location: FF_X61_Y30_N11
\regFile|DU_mem|s_memory~76\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~76feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~76_q\);

-- Location: LCCOMB_X61_Y30_N16
\regFile|DU_mem|s_memory~1197\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1197_combout\ = (\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~1196_combout\ & (\regFile|DU_mem|s_memory~140_q\)) # (!\regFile|DU_mem|s_memory~1196_combout\ & ((\regFile|DU_mem|s_memory~76_q\))))) # 
-- (!\displ|s_addrCounters[2][0]~q\ & (\regFile|DU_mem|s_memory~1196_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \regFile|DU_mem|s_memory~1196_combout\,
	datac => \regFile|DU_mem|s_memory~140_q\,
	datad => \regFile|DU_mem|s_memory~76_q\,
	combout => \regFile|DU_mem|s_memory~1197_combout\);

-- Location: LCCOMB_X59_Y29_N2
\regFile|DU_mem|s_memory~1198\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1198_combout\ = (\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~1195_combout\) # ((\displ|s_addrCounters[2][2]~q\)))) # (!\displ|s_addrCounters[2][3]~q\ & (((!\displ|s_addrCounters[2][2]~q\ & 
-- \regFile|DU_mem|s_memory~1197_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \regFile|DU_mem|s_memory~1195_combout\,
	datac => \displ|s_addrCounters[2][2]~q\,
	datad => \regFile|DU_mem|s_memory~1197_combout\,
	combout => \regFile|DU_mem|s_memory~1198_combout\);

-- Location: LCCOMB_X73_Y26_N0
\regFile|DU_mem|s_memory~1201\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1201_combout\ = (\displ|s_addrCounters[2][2]~q\ & ((\regFile|DU_mem|s_memory~1198_combout\ & (\regFile|DU_mem|s_memory~1200_combout\)) # (!\regFile|DU_mem|s_memory~1198_combout\ & ((\regFile|DU_mem|s_memory~1193_combout\))))) # 
-- (!\displ|s_addrCounters[2][2]~q\ & (((\regFile|DU_mem|s_memory~1198_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1200_combout\,
	datab => \regFile|DU_mem|s_memory~1193_combout\,
	datac => \displ|s_addrCounters[2][2]~q\,
	datad => \regFile|DU_mem|s_memory~1198_combout\,
	combout => \regFile|DU_mem|s_memory~1201_combout\);

-- Location: LCCOMB_X62_Y25_N14
\regFile|DU_mem|s_memory~716feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~716feeder_combout\ = \alu|Mux25~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux25~1_combout\,
	combout => \regFile|DU_mem|s_memory~716feeder_combout\);

-- Location: FF_X62_Y25_N15
\regFile|DU_mem|s_memory~716\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~716feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1543_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~716_q\);

-- Location: LCCOMB_X62_Y26_N16
\regFile|DU_mem|s_memory~844feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~844feeder_combout\ = \alu|Mux25~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux25~1_combout\,
	combout => \regFile|DU_mem|s_memory~844feeder_combout\);

-- Location: FF_X62_Y26_N17
\regFile|DU_mem|s_memory~844\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~844feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1544_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~844_q\);

-- Location: FF_X62_Y25_N29
\regFile|DU_mem|s_memory~588\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux25~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1546_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~588_q\);

-- Location: LCCOMB_X62_Y25_N28
\regFile|DU_mem|s_memory~1182\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1182_combout\ = (\displ|s_addrCounters[2][2]~q\ & (((\displ|s_addrCounters[2][3]~q\)))) # (!\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\ & (\regFile|DU_mem|s_memory~844_q\)) # (!\displ|s_addrCounters[2][3]~q\ 
-- & ((\regFile|DU_mem|s_memory~588_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~844_q\,
	datab => \displ|s_addrCounters[2][2]~q\,
	datac => \regFile|DU_mem|s_memory~588_q\,
	datad => \displ|s_addrCounters[2][3]~q\,
	combout => \regFile|DU_mem|s_memory~1182_combout\);

-- Location: FF_X61_Y25_N17
\regFile|DU_mem|s_memory~972\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux25~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1548_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~972_q\);

-- Location: LCCOMB_X61_Y25_N16
\regFile|DU_mem|s_memory~1183\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1183_combout\ = (\regFile|DU_mem|s_memory~1182_combout\ & (((\regFile|DU_mem|s_memory~972_q\) # (!\displ|s_addrCounters[2][2]~q\)))) # (!\regFile|DU_mem|s_memory~1182_combout\ & (\regFile|DU_mem|s_memory~716_q\ & 
-- ((\displ|s_addrCounters[2][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~716_q\,
	datab => \regFile|DU_mem|s_memory~1182_combout\,
	datac => \regFile|DU_mem|s_memory~972_q\,
	datad => \displ|s_addrCounters[2][2]~q\,
	combout => \regFile|DU_mem|s_memory~1183_combout\);

-- Location: FF_X63_Y24_N3
\regFile|DU_mem|s_memory~620\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux25~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1551_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~620_q\);

-- Location: LCCOMB_X63_Y24_N20
\regFile|DU_mem|s_memory~748feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~748feeder_combout\ = \alu|Mux25~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux25~1_combout\,
	combout => \regFile|DU_mem|s_memory~748feeder_combout\);

-- Location: FF_X63_Y24_N21
\regFile|DU_mem|s_memory~748\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~748feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1550_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~748_q\);

-- Location: LCCOMB_X63_Y24_N2
\regFile|DU_mem|s_memory~1184\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1184_combout\ = (\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\) # ((\regFile|DU_mem|s_memory~748_q\)))) # (!\displ|s_addrCounters[2][2]~q\ & (!\displ|s_addrCounters[2][3]~q\ & 
-- (\regFile|DU_mem|s_memory~620_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \regFile|DU_mem|s_memory~620_q\,
	datad => \regFile|DU_mem|s_memory~748_q\,
	combout => \regFile|DU_mem|s_memory~1184_combout\);

-- Location: FF_X63_Y26_N31
\regFile|DU_mem|s_memory~1004\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux25~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1553_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~1004_q\);

-- Location: LCCOMB_X63_Y26_N12
\regFile|DU_mem|s_memory~876feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~876feeder_combout\ = \alu|Mux25~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux25~1_combout\,
	combout => \regFile|DU_mem|s_memory~876feeder_combout\);

-- Location: FF_X63_Y26_N13
\regFile|DU_mem|s_memory~876\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~876feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1549_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~876_q\);

-- Location: LCCOMB_X63_Y26_N30
\regFile|DU_mem|s_memory~1185\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1185_combout\ = (\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~1184_combout\ & (\regFile|DU_mem|s_memory~1004_q\)) # (!\regFile|DU_mem|s_memory~1184_combout\ & ((\regFile|DU_mem|s_memory~876_q\))))) # 
-- (!\displ|s_addrCounters[2][3]~q\ & (\regFile|DU_mem|s_memory~1184_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \regFile|DU_mem|s_memory~1184_combout\,
	datac => \regFile|DU_mem|s_memory~1004_q\,
	datad => \regFile|DU_mem|s_memory~876_q\,
	combout => \regFile|DU_mem|s_memory~1185_combout\);

-- Location: LCCOMB_X74_Y28_N6
\regFile|DU_mem|s_memory~684feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~684feeder_combout\ = \alu|Mux25~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux25~1_combout\,
	combout => \regFile|DU_mem|s_memory~684feeder_combout\);

-- Location: FF_X74_Y28_N7
\regFile|DU_mem|s_memory~684\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~684feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1555_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~684_q\);

-- Location: FF_X74_Y28_N29
\regFile|DU_mem|s_memory~556\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux25~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1557_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~556_q\);

-- Location: LCCOMB_X74_Y28_N28
\regFile|DU_mem|s_memory~1186\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1186_combout\ = (\displ|s_addrCounters[2][3]~q\ & (((\displ|s_addrCounters[2][2]~q\)))) # (!\displ|s_addrCounters[2][3]~q\ & ((\displ|s_addrCounters[2][2]~q\ & (\regFile|DU_mem|s_memory~684_q\)) # (!\displ|s_addrCounters[2][2]~q\ 
-- & ((\regFile|DU_mem|s_memory~556_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~684_q\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \regFile|DU_mem|s_memory~556_q\,
	datad => \displ|s_addrCounters[2][2]~q\,
	combout => \regFile|DU_mem|s_memory~1186_combout\);

-- Location: LCCOMB_X63_Y25_N20
\regFile|DU_mem|s_memory~812feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~812feeder_combout\ = \alu|Mux25~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux25~1_combout\,
	combout => \regFile|DU_mem|s_memory~812feeder_combout\);

-- Location: FF_X63_Y25_N21
\regFile|DU_mem|s_memory~812\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~812feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1554_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~812_q\);

-- Location: FF_X63_Y25_N15
\regFile|DU_mem|s_memory~940\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux25~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1558_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~940_q\);

-- Location: LCCOMB_X63_Y25_N14
\regFile|DU_mem|s_memory~1187\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1187_combout\ = (\regFile|DU_mem|s_memory~1186_combout\ & (((\regFile|DU_mem|s_memory~940_q\) # (!\displ|s_addrCounters[2][3]~q\)))) # (!\regFile|DU_mem|s_memory~1186_combout\ & (\regFile|DU_mem|s_memory~812_q\ & 
-- ((\displ|s_addrCounters[2][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1186_combout\,
	datab => \regFile|DU_mem|s_memory~812_q\,
	datac => \regFile|DU_mem|s_memory~940_q\,
	datad => \displ|s_addrCounters[2][3]~q\,
	combout => \regFile|DU_mem|s_memory~1187_combout\);

-- Location: LCCOMB_X63_Y25_N24
\regFile|DU_mem|s_memory~1188\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1188_combout\ = (\displ|s_addrCounters[2][1]~q\ & ((\regFile|DU_mem|s_memory~1185_combout\) # ((\displ|s_addrCounters[2][0]~q\)))) # (!\displ|s_addrCounters[2][1]~q\ & (((\regFile|DU_mem|s_memory~1187_combout\ & 
-- !\displ|s_addrCounters[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1185_combout\,
	datab => \displ|s_addrCounters[2][1]~q\,
	datac => \regFile|DU_mem|s_memory~1187_combout\,
	datad => \displ|s_addrCounters[2][0]~q\,
	combout => \regFile|DU_mem|s_memory~1188_combout\);

-- Location: FF_X76_Y32_N31
\regFile|DU_mem|s_memory~652\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux25~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1561_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~652_q\);

-- Location: LCCOMB_X76_Y32_N16
\regFile|DU_mem|s_memory~908feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~908feeder_combout\ = \alu|Mux25~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux25~1_combout\,
	combout => \regFile|DU_mem|s_memory~908feeder_combout\);

-- Location: FF_X76_Y32_N17
\regFile|DU_mem|s_memory~908\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~908feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1560_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~908_q\);

-- Location: LCCOMB_X76_Y32_N30
\regFile|DU_mem|s_memory~1189\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1189_combout\ = (\displ|s_addrCounters[2][3]~q\ & ((\displ|s_addrCounters[2][2]~q\) # ((\regFile|DU_mem|s_memory~908_q\)))) # (!\displ|s_addrCounters[2][3]~q\ & (!\displ|s_addrCounters[2][2]~q\ & 
-- (\regFile|DU_mem|s_memory~652_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \displ|s_addrCounters[2][2]~q\,
	datac => \regFile|DU_mem|s_memory~652_q\,
	datad => \regFile|DU_mem|s_memory~908_q\,
	combout => \regFile|DU_mem|s_memory~1189_combout\);

-- Location: FF_X70_Y28_N25
\regFile|DU_mem|s_memory~1036\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux25~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1562_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~1036_q\);

-- Location: LCCOMB_X70_Y28_N18
\regFile|DU_mem|s_memory~780feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~780feeder_combout\ = \alu|Mux25~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux25~1_combout\,
	combout => \regFile|DU_mem|s_memory~780feeder_combout\);

-- Location: FF_X70_Y28_N19
\regFile|DU_mem|s_memory~780\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~780feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1559_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~780_q\);

-- Location: LCCOMB_X70_Y28_N24
\regFile|DU_mem|s_memory~1190\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1190_combout\ = (\regFile|DU_mem|s_memory~1189_combout\ & (((\regFile|DU_mem|s_memory~1036_q\)) # (!\displ|s_addrCounters[2][2]~q\))) # (!\regFile|DU_mem|s_memory~1189_combout\ & (\displ|s_addrCounters[2][2]~q\ & 
-- ((\regFile|DU_mem|s_memory~780_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1189_combout\,
	datab => \displ|s_addrCounters[2][2]~q\,
	datac => \regFile|DU_mem|s_memory~1036_q\,
	datad => \regFile|DU_mem|s_memory~780_q\,
	combout => \regFile|DU_mem|s_memory~1190_combout\);

-- Location: LCCOMB_X65_Y25_N6
\regFile|DU_mem|s_memory~1191\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1191_combout\ = (\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~1188_combout\ & ((\regFile|DU_mem|s_memory~1190_combout\))) # (!\regFile|DU_mem|s_memory~1188_combout\ & (\regFile|DU_mem|s_memory~1183_combout\)))) # 
-- (!\displ|s_addrCounters[2][0]~q\ & (((\regFile|DU_mem|s_memory~1188_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1183_combout\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \regFile|DU_mem|s_memory~1188_combout\,
	datad => \regFile|DU_mem|s_memory~1190_combout\,
	combout => \regFile|DU_mem|s_memory~1191_combout\);

-- Location: LCCOMB_X73_Y26_N22
\regFile|DU_mem|readData[6]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|readData[6]~69_combout\ = (\displ|s_addrCounters[2][4]~q\ & (((\regFile|DU_mem|s_memory~1191_combout\)))) # (!\displ|s_addrCounters[2][4]~q\ & (\regFile|DU_mem|s_memory~1201_combout\ & ((!\regFile|DU_mem|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][4]~q\,
	datab => \regFile|DU_mem|s_memory~1201_combout\,
	datac => \regFile|DU_mem|s_memory~1191_combout\,
	datad => \regFile|DU_mem|Equal0~0_combout\,
	combout => \regFile|DU_mem|readData[6]~69_combout\);

-- Location: LCCOMB_X81_Y28_N20
\displ|Mux31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux31~0_combout\ = (\SW[0]~input_o\ & (\SW[1]~input_o\)) # (!\SW[0]~input_o\ & ((\SW[1]~input_o\ & (\regFile|DU_mem|readData[6]~69_combout\)) # (!\SW[1]~input_o\ & ((\pcUp|s_pc\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \SW[1]~input_o\,
	datac => \regFile|DU_mem|readData[6]~69_combout\,
	datad => \pcUp|s_pc\(6),
	combout => \displ|Mux31~0_combout\);

-- Location: LCCOMB_X77_Y22_N0
\intMem|Mux28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \intMem|Mux28~0_combout\ = (!\displ|s_addrCounters[1][4]~q\ & (!\displ|s_addrCounters[1][5]~q\ & !\displ|s_addrCounters[1][2]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[1][4]~q\,
	datab => \displ|s_addrCounters[1][5]~q\,
	datad => \displ|s_addrCounters[1][2]~q\,
	combout => \intMem|Mux28~0_combout\);

-- Location: LCCOMB_X80_Y22_N4
\intMem|Mux26~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \intMem|Mux26~9_combout\ = (!\displ|s_addrCounters[1][4]~q\ & (\displ|s_addrCounters[1][3]~q\ & (!\displ|s_addrCounters[1][2]~q\ & !\displ|s_addrCounters[1][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[1][4]~q\,
	datab => \displ|s_addrCounters[1][3]~q\,
	datac => \displ|s_addrCounters[1][2]~q\,
	datad => \displ|s_addrCounters[1][5]~q\,
	combout => \intMem|Mux26~9_combout\);

-- Location: LCCOMB_X80_Y22_N14
\intMem|Mux33~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \intMem|Mux33~0_combout\ = (\displ|s_addrCounters[1][0]~q\ & (((\displ|s_addrCounters[1][1]~q\)) # (!\intMem|Mux28~0_combout\))) # (!\displ|s_addrCounters[1][0]~q\ & (((!\displ|s_addrCounters[1][1]~q\) # (!\intMem|Mux26~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[1][0]~q\,
	datab => \intMem|Mux28~0_combout\,
	datac => \intMem|Mux26~9_combout\,
	datad => \displ|s_addrCounters[1][1]~q\,
	combout => \intMem|Mux33~0_combout\);

-- Location: LCCOMB_X81_Y28_N10
\displ|Mux31~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux31~1_combout\ = (\displ|Mux31~0_combout\ & ((\alu|Mux25~1_combout\) # ((!\SW[0]~input_o\)))) # (!\displ|Mux31~0_combout\ & (((!\intMem|Mux33~0_combout\ & \SW[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux25~1_combout\,
	datab => \displ|Mux31~0_combout\,
	datac => \intMem|Mux33~0_combout\,
	datad => \SW[0]~input_o\,
	combout => \displ|Mux31~1_combout\);

-- Location: LCCOMB_X60_Y32_N0
\regFile|DU_mem|s_memory~363feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~363feeder_combout\ = \alu|Mux26~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux26~1_combout\,
	combout => \regFile|DU_mem|s_memory~363feeder_combout\);

-- Location: FF_X60_Y32_N1
\regFile|DU_mem|s_memory~363\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~363feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~363_q\);

-- Location: FF_X62_Y35_N25
\regFile|DU_mem|s_memory~395\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux26~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~395_q\);

-- Location: LCCOMB_X61_Y32_N22
\regFile|DU_mem|s_memory~331feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~331feeder_combout\ = \alu|Mux26~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux26~1_combout\,
	combout => \regFile|DU_mem|s_memory~331feeder_combout\);

-- Location: FF_X61_Y32_N23
\regFile|DU_mem|s_memory~331\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~331feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~331_q\);

-- Location: FF_X60_Y32_N31
\regFile|DU_mem|s_memory~299\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux26~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~299_q\);

-- Location: LCCOMB_X60_Y32_N30
\regFile|DU_mem|s_memory~1172\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1172_combout\ = (\displ|s_addrCounters[2][1]~q\ & (((\displ|s_addrCounters[2][0]~q\)))) # (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & (\regFile|DU_mem|s_memory~331_q\)) # (!\displ|s_addrCounters[2][0]~q\ 
-- & ((\regFile|DU_mem|s_memory~299_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \regFile|DU_mem|s_memory~331_q\,
	datac => \regFile|DU_mem|s_memory~299_q\,
	datad => \displ|s_addrCounters[2][0]~q\,
	combout => \regFile|DU_mem|s_memory~1172_combout\);

-- Location: LCCOMB_X62_Y35_N24
\regFile|DU_mem|s_memory~1173\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1173_combout\ = (\displ|s_addrCounters[2][1]~q\ & ((\regFile|DU_mem|s_memory~1172_combout\ & ((\regFile|DU_mem|s_memory~395_q\))) # (!\regFile|DU_mem|s_memory~1172_combout\ & (\regFile|DU_mem|s_memory~363_q\)))) # 
-- (!\displ|s_addrCounters[2][1]~q\ & (((\regFile|DU_mem|s_memory~1172_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \regFile|DU_mem|s_memory~363_q\,
	datac => \regFile|DU_mem|s_memory~395_q\,
	datad => \regFile|DU_mem|s_memory~1172_combout\,
	combout => \regFile|DU_mem|s_memory~1173_combout\);

-- Location: LCCOMB_X58_Y32_N20
\regFile|DU_mem|s_memory~491feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~491feeder_combout\ = \alu|Mux26~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux26~1_combout\,
	combout => \regFile|DU_mem|s_memory~491feeder_combout\);

-- Location: FF_X58_Y32_N21
\regFile|DU_mem|s_memory~491\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~491feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~491_q\);

-- Location: FF_X59_Y28_N3
\regFile|DU_mem|s_memory~427\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux26~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~427_q\);

-- Location: LCCOMB_X59_Y28_N2
\regFile|DU_mem|s_memory~1179\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1179_combout\ = (\displ|s_addrCounters[2][1]~q\ & ((\regFile|DU_mem|s_memory~491_q\) # ((\displ|s_addrCounters[2][0]~q\)))) # (!\displ|s_addrCounters[2][1]~q\ & (((\regFile|DU_mem|s_memory~427_q\ & 
-- !\displ|s_addrCounters[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \regFile|DU_mem|s_memory~491_q\,
	datac => \regFile|DU_mem|s_memory~427_q\,
	datad => \displ|s_addrCounters[2][0]~q\,
	combout => \regFile|DU_mem|s_memory~1179_combout\);

-- Location: FF_X59_Y28_N17
\regFile|DU_mem|s_memory~459\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux26~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~459_q\);

-- Location: FF_X65_Y32_N3
\regFile|DU_mem|s_memory~523\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \alu|Mux26~1_combout\,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~523_q\);

-- Location: LCCOMB_X59_Y28_N16
\regFile|DU_mem|s_memory~1180\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1180_combout\ = (\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~1179_combout\ & ((\regFile|DU_mem|s_memory~523_q\))) # (!\regFile|DU_mem|s_memory~1179_combout\ & (\regFile|DU_mem|s_memory~459_q\)))) # 
-- (!\displ|s_addrCounters[2][0]~q\ & (\regFile|DU_mem|s_memory~1179_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \regFile|DU_mem|s_memory~1179_combout\,
	datac => \regFile|DU_mem|s_memory~459_q\,
	datad => \regFile|DU_mem|s_memory~523_q\,
	combout => \regFile|DU_mem|s_memory~1180_combout\);

-- Location: LCCOMB_X60_Y36_N28
\regFile|DU_mem|s_memory~75feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~75feeder_combout\ = \alu|Mux26~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux26~1_combout\,
	combout => \regFile|DU_mem|s_memory~75feeder_combout\);

-- Location: FF_X60_Y36_N29
\regFile|DU_mem|s_memory~75\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~75feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~75_q\);

-- Location: FF_X70_Y36_N21
\regFile|DU_mem|s_memory~43\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux26~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~43_q\);

-- Location: LCCOMB_X70_Y36_N20
\regFile|DU_mem|s_memory~1176\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1176_combout\ = (\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~75_q\) # ((\displ|s_addrCounters[2][1]~q\)))) # (!\displ|s_addrCounters[2][0]~q\ & (((\regFile|DU_mem|s_memory~43_q\ & 
-- !\displ|s_addrCounters[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \regFile|DU_mem|s_memory~75_q\,
	datac => \regFile|DU_mem|s_memory~43_q\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \regFile|DU_mem|s_memory~1176_combout\);

-- Location: FF_X62_Y28_N5
\regFile|DU_mem|s_memory~139\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux26~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~139_q\);

-- Location: LCCOMB_X61_Y35_N10
\regFile|DU_mem|s_memory~107feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~107feeder_combout\ = \alu|Mux26~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux26~1_combout\,
	combout => \regFile|DU_mem|s_memory~107feeder_combout\);

-- Location: FF_X61_Y35_N11
\regFile|DU_mem|s_memory~107\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~107feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~107_q\);

-- Location: LCCOMB_X62_Y28_N4
\regFile|DU_mem|s_memory~1177\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1177_combout\ = (\regFile|DU_mem|s_memory~1176_combout\ & (((\regFile|DU_mem|s_memory~139_q\)) # (!\displ|s_addrCounters[2][1]~q\))) # (!\regFile|DU_mem|s_memory~1176_combout\ & (\displ|s_addrCounters[2][1]~q\ & 
-- ((\regFile|DU_mem|s_memory~107_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1176_combout\,
	datab => \displ|s_addrCounters[2][1]~q\,
	datac => \regFile|DU_mem|s_memory~139_q\,
	datad => \regFile|DU_mem|s_memory~107_q\,
	combout => \regFile|DU_mem|s_memory~1177_combout\);

-- Location: FF_X76_Y28_N23
\regFile|DU_mem|s_memory~171\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux26~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~171_q\);

-- Location: LCCOMB_X72_Y31_N8
\regFile|DU_mem|s_memory~235feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~235feeder_combout\ = \alu|Mux26~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux26~1_combout\,
	combout => \regFile|DU_mem|s_memory~235feeder_combout\);

-- Location: FF_X72_Y31_N9
\regFile|DU_mem|s_memory~235\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~235feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~235_q\);

-- Location: LCCOMB_X76_Y28_N22
\regFile|DU_mem|s_memory~1174\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1174_combout\ = (\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\) # ((\regFile|DU_mem|s_memory~235_q\)))) # (!\displ|s_addrCounters[2][1]~q\ & (!\displ|s_addrCounters[2][0]~q\ & 
-- (\regFile|DU_mem|s_memory~171_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \regFile|DU_mem|s_memory~171_q\,
	datad => \regFile|DU_mem|s_memory~235_q\,
	combout => \regFile|DU_mem|s_memory~1174_combout\);

-- Location: FF_X75_Y28_N5
\regFile|DU_mem|s_memory~267\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux26~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~267_q\);

-- Location: LCCOMB_X72_Y32_N10
\regFile|DU_mem|s_memory~203feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~203feeder_combout\ = \alu|Mux26~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux26~1_combout\,
	combout => \regFile|DU_mem|s_memory~203feeder_combout\);

-- Location: FF_X72_Y32_N11
\regFile|DU_mem|s_memory~203\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~203feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~203_q\);

-- Location: LCCOMB_X75_Y28_N4
\regFile|DU_mem|s_memory~1175\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1175_combout\ = (\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~1174_combout\ & (\regFile|DU_mem|s_memory~267_q\)) # (!\regFile|DU_mem|s_memory~1174_combout\ & ((\regFile|DU_mem|s_memory~203_q\))))) # 
-- (!\displ|s_addrCounters[2][0]~q\ & (\regFile|DU_mem|s_memory~1174_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \regFile|DU_mem|s_memory~1174_combout\,
	datac => \regFile|DU_mem|s_memory~267_q\,
	datad => \regFile|DU_mem|s_memory~203_q\,
	combout => \regFile|DU_mem|s_memory~1175_combout\);

-- Location: LCCOMB_X76_Y28_N0
\regFile|DU_mem|s_memory~1178\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1178_combout\ = (\displ|s_addrCounters[2][2]~q\ & (((\regFile|DU_mem|s_memory~1175_combout\) # (\displ|s_addrCounters[2][3]~q\)))) # (!\displ|s_addrCounters[2][2]~q\ & (\regFile|DU_mem|s_memory~1177_combout\ & 
-- ((!\displ|s_addrCounters[2][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1177_combout\,
	datab => \displ|s_addrCounters[2][2]~q\,
	datac => \regFile|DU_mem|s_memory~1175_combout\,
	datad => \displ|s_addrCounters[2][3]~q\,
	combout => \regFile|DU_mem|s_memory~1178_combout\);

-- Location: LCCOMB_X76_Y28_N30
\regFile|DU_mem|s_memory~1181\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1181_combout\ = (\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~1178_combout\ & ((\regFile|DU_mem|s_memory~1180_combout\))) # (!\regFile|DU_mem|s_memory~1178_combout\ & (\regFile|DU_mem|s_memory~1173_combout\)))) # 
-- (!\displ|s_addrCounters[2][3]~q\ & (((\regFile|DU_mem|s_memory~1178_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1173_combout\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \regFile|DU_mem|s_memory~1180_combout\,
	datad => \regFile|DU_mem|s_memory~1178_combout\,
	combout => \regFile|DU_mem|s_memory~1181_combout\);

-- Location: LCCOMB_X63_Y24_N4
\regFile|DU_mem|s_memory~747feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~747feeder_combout\ = \alu|Mux26~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux26~1_combout\,
	combout => \regFile|DU_mem|s_memory~747feeder_combout\);

-- Location: FF_X63_Y24_N5
\regFile|DU_mem|s_memory~747\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~747feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1550_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~747_q\);

-- Location: LCCOMB_X62_Y24_N14
\regFile|DU_mem|s_memory~875feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~875feeder_combout\ = \alu|Mux26~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux26~1_combout\,
	combout => \regFile|DU_mem|s_memory~875feeder_combout\);

-- Location: FF_X62_Y24_N15
\regFile|DU_mem|s_memory~875\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~875feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1549_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~875_q\);

-- Location: FF_X63_Y24_N31
\regFile|DU_mem|s_memory~619\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux26~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1551_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~619_q\);

-- Location: LCCOMB_X63_Y24_N30
\regFile|DU_mem|s_memory~1162\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1162_combout\ = (\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~875_q\) # ((\displ|s_addrCounters[2][2]~q\)))) # (!\displ|s_addrCounters[2][3]~q\ & (((\regFile|DU_mem|s_memory~619_q\ & 
-- !\displ|s_addrCounters[2][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~875_q\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \regFile|DU_mem|s_memory~619_q\,
	datad => \displ|s_addrCounters[2][2]~q\,
	combout => \regFile|DU_mem|s_memory~1162_combout\);

-- Location: FF_X69_Y24_N9
\regFile|DU_mem|s_memory~1003\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux26~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1553_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~1003_q\);

-- Location: LCCOMB_X69_Y24_N8
\regFile|DU_mem|s_memory~1163\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1163_combout\ = (\regFile|DU_mem|s_memory~1162_combout\ & (((\regFile|DU_mem|s_memory~1003_q\) # (!\displ|s_addrCounters[2][2]~q\)))) # (!\regFile|DU_mem|s_memory~1162_combout\ & (\regFile|DU_mem|s_memory~747_q\ & 
-- ((\displ|s_addrCounters[2][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~747_q\,
	datab => \regFile|DU_mem|s_memory~1162_combout\,
	datac => \regFile|DU_mem|s_memory~1003_q\,
	datad => \displ|s_addrCounters[2][2]~q\,
	combout => \regFile|DU_mem|s_memory~1163_combout\);

-- Location: LCCOMB_X74_Y28_N26
\regFile|DU_mem|s_memory~683feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~683feeder_combout\ = \alu|Mux26~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux26~1_combout\,
	combout => \regFile|DU_mem|s_memory~683feeder_combout\);

-- Location: FF_X74_Y28_N27
\regFile|DU_mem|s_memory~683\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~683feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1555_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~683_q\);

-- Location: FF_X74_Y32_N19
\regFile|DU_mem|s_memory~939\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux26~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1558_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~939_q\);

-- Location: LCCOMB_X66_Y24_N12
\regFile|DU_mem|s_memory~811feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~811feeder_combout\ = \alu|Mux26~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux26~1_combout\,
	combout => \regFile|DU_mem|s_memory~811feeder_combout\);

-- Location: FF_X66_Y24_N13
\regFile|DU_mem|s_memory~811\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~811feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1554_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~811_q\);

-- Location: FF_X74_Y28_N5
\regFile|DU_mem|s_memory~555\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux26~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1557_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~555_q\);

-- Location: LCCOMB_X74_Y28_N4
\regFile|DU_mem|s_memory~1166\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1166_combout\ = (\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~811_q\) # ((\displ|s_addrCounters[2][2]~q\)))) # (!\displ|s_addrCounters[2][3]~q\ & (((\regFile|DU_mem|s_memory~555_q\ & 
-- !\displ|s_addrCounters[2][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \regFile|DU_mem|s_memory~811_q\,
	datac => \regFile|DU_mem|s_memory~555_q\,
	datad => \displ|s_addrCounters[2][2]~q\,
	combout => \regFile|DU_mem|s_memory~1166_combout\);

-- Location: LCCOMB_X74_Y32_N18
\regFile|DU_mem|s_memory~1167\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1167_combout\ = (\displ|s_addrCounters[2][2]~q\ & ((\regFile|DU_mem|s_memory~1166_combout\ & ((\regFile|DU_mem|s_memory~939_q\))) # (!\regFile|DU_mem|s_memory~1166_combout\ & (\regFile|DU_mem|s_memory~683_q\)))) # 
-- (!\displ|s_addrCounters[2][2]~q\ & (((\regFile|DU_mem|s_memory~1166_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \regFile|DU_mem|s_memory~683_q\,
	datac => \regFile|DU_mem|s_memory~939_q\,
	datad => \regFile|DU_mem|s_memory~1166_combout\,
	combout => \regFile|DU_mem|s_memory~1167_combout\);

-- Location: LCCOMB_X62_Y25_N30
\regFile|DU_mem|s_memory~715feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~715feeder_combout\ = \alu|Mux26~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux26~1_combout\,
	combout => \regFile|DU_mem|s_memory~715feeder_combout\);

-- Location: FF_X62_Y25_N31
\regFile|DU_mem|s_memory~715\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~715feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1543_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~715_q\);

-- Location: FF_X62_Y25_N21
\regFile|DU_mem|s_memory~587\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux26~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1546_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~587_q\);

-- Location: LCCOMB_X62_Y25_N20
\regFile|DU_mem|s_memory~1164\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1164_combout\ = (\displ|s_addrCounters[2][2]~q\ & ((\regFile|DU_mem|s_memory~715_q\) # ((\displ|s_addrCounters[2][3]~q\)))) # (!\displ|s_addrCounters[2][2]~q\ & (((\regFile|DU_mem|s_memory~587_q\ & 
-- !\displ|s_addrCounters[2][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~715_q\,
	datab => \displ|s_addrCounters[2][2]~q\,
	datac => \regFile|DU_mem|s_memory~587_q\,
	datad => \displ|s_addrCounters[2][3]~q\,
	combout => \regFile|DU_mem|s_memory~1164_combout\);

-- Location: LCCOMB_X61_Y25_N24
\regFile|DU_mem|s_memory~843feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~843feeder_combout\ = \alu|Mux26~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux26~1_combout\,
	combout => \regFile|DU_mem|s_memory~843feeder_combout\);

-- Location: FF_X61_Y25_N25
\regFile|DU_mem|s_memory~843\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~843feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1544_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~843_q\);

-- Location: FF_X61_Y25_N15
\regFile|DU_mem|s_memory~971\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux26~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1548_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~971_q\);

-- Location: LCCOMB_X61_Y25_N14
\regFile|DU_mem|s_memory~1165\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1165_combout\ = (\regFile|DU_mem|s_memory~1164_combout\ & (((\regFile|DU_mem|s_memory~971_q\) # (!\displ|s_addrCounters[2][3]~q\)))) # (!\regFile|DU_mem|s_memory~1164_combout\ & (\regFile|DU_mem|s_memory~843_q\ & 
-- ((\displ|s_addrCounters[2][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1164_combout\,
	datab => \regFile|DU_mem|s_memory~843_q\,
	datac => \regFile|DU_mem|s_memory~971_q\,
	datad => \displ|s_addrCounters[2][3]~q\,
	combout => \regFile|DU_mem|s_memory~1165_combout\);

-- Location: LCCOMB_X76_Y28_N14
\regFile|DU_mem|s_memory~1168\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1168_combout\ = (\displ|s_addrCounters[2][0]~q\ & (((\regFile|DU_mem|s_memory~1165_combout\) # (\displ|s_addrCounters[2][1]~q\)))) # (!\displ|s_addrCounters[2][0]~q\ & (\regFile|DU_mem|s_memory~1167_combout\ & 
-- ((!\displ|s_addrCounters[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1167_combout\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \regFile|DU_mem|s_memory~1165_combout\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \regFile|DU_mem|s_memory~1168_combout\);

-- Location: FF_X76_Y32_N19
\regFile|DU_mem|s_memory~651\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux26~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1561_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~651_q\);

-- Location: LCCOMB_X77_Y32_N24
\regFile|DU_mem|s_memory~779feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~779feeder_combout\ = \alu|Mux26~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux26~1_combout\,
	combout => \regFile|DU_mem|s_memory~779feeder_combout\);

-- Location: FF_X77_Y32_N25
\regFile|DU_mem|s_memory~779\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~779feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1559_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~779_q\);

-- Location: LCCOMB_X76_Y32_N18
\regFile|DU_mem|s_memory~1169\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1169_combout\ = (\displ|s_addrCounters[2][3]~q\ & (\displ|s_addrCounters[2][2]~q\)) # (!\displ|s_addrCounters[2][3]~q\ & ((\displ|s_addrCounters[2][2]~q\ & ((\regFile|DU_mem|s_memory~779_q\))) # (!\displ|s_addrCounters[2][2]~q\ & 
-- (\regFile|DU_mem|s_memory~651_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \displ|s_addrCounters[2][2]~q\,
	datac => \regFile|DU_mem|s_memory~651_q\,
	datad => \regFile|DU_mem|s_memory~779_q\,
	combout => \regFile|DU_mem|s_memory~1169_combout\);

-- Location: FF_X77_Y32_N19
\regFile|DU_mem|s_memory~1035\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux26~1_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1562_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~1035_q\);

-- Location: LCCOMB_X76_Y32_N24
\regFile|DU_mem|s_memory~907feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~907feeder_combout\ = \alu|Mux26~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux26~1_combout\,
	combout => \regFile|DU_mem|s_memory~907feeder_combout\);

-- Location: FF_X76_Y32_N25
\regFile|DU_mem|s_memory~907\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~907feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1560_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~907_q\);

-- Location: LCCOMB_X77_Y32_N18
\regFile|DU_mem|s_memory~1170\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1170_combout\ = (\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~1169_combout\ & (\regFile|DU_mem|s_memory~1035_q\)) # (!\regFile|DU_mem|s_memory~1169_combout\ & ((\regFile|DU_mem|s_memory~907_q\))))) # 
-- (!\displ|s_addrCounters[2][3]~q\ & (\regFile|DU_mem|s_memory~1169_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \regFile|DU_mem|s_memory~1169_combout\,
	datac => \regFile|DU_mem|s_memory~1035_q\,
	datad => \regFile|DU_mem|s_memory~907_q\,
	combout => \regFile|DU_mem|s_memory~1170_combout\);

-- Location: LCCOMB_X76_Y28_N24
\regFile|DU_mem|s_memory~1171\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1171_combout\ = (\regFile|DU_mem|s_memory~1168_combout\ & (((\regFile|DU_mem|s_memory~1170_combout\) # (!\displ|s_addrCounters[2][1]~q\)))) # (!\regFile|DU_mem|s_memory~1168_combout\ & (\regFile|DU_mem|s_memory~1163_combout\ & 
-- ((\displ|s_addrCounters[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1163_combout\,
	datab => \regFile|DU_mem|s_memory~1168_combout\,
	datac => \regFile|DU_mem|s_memory~1170_combout\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \regFile|DU_mem|s_memory~1171_combout\);

-- Location: LCCOMB_X76_Y28_N16
\regFile|DU_mem|readData[5]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|readData[5]~68_combout\ = (\displ|s_addrCounters[2][4]~q\ & (((\regFile|DU_mem|s_memory~1171_combout\)))) # (!\displ|s_addrCounters[2][4]~q\ & (\regFile|DU_mem|s_memory~1181_combout\ & (!\regFile|DU_mem|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1181_combout\,
	datab => \displ|s_addrCounters[2][4]~q\,
	datac => \regFile|DU_mem|Equal0~0_combout\,
	datad => \regFile|DU_mem|s_memory~1171_combout\,
	combout => \regFile|DU_mem|readData[5]~68_combout\);

-- Location: LCCOMB_X77_Y22_N8
\intMem|Mux26~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \intMem|Mux26~4_combout\ = (!\displ|s_addrCounters[1][5]~q\ & !\displ|s_addrCounters[1][4]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \displ|s_addrCounters[1][5]~q\,
	datad => \displ|s_addrCounters[1][4]~q\,
	combout => \intMem|Mux26~4_combout\);

-- Location: LCCOMB_X77_Y22_N22
\intMem|Mux38~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \intMem|Mux38~0_combout\ = (\displ|s_addrCounters[1][1]~q\ & ((\displ|s_addrCounters[1][0]~q\) # (!\displ|s_addrCounters[1][3]~q\))) # (!\displ|s_addrCounters[1][1]~q\ & (\displ|s_addrCounters[1][0]~q\ & !\displ|s_addrCounters[1][3]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[1][1]~q\,
	datac => \displ|s_addrCounters[1][0]~q\,
	datad => \displ|s_addrCounters[1][3]~q\,
	combout => \intMem|Mux38~0_combout\);

-- Location: LCCOMB_X77_Y22_N12
\intMem|Mux38~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \intMem|Mux38~1_combout\ = (\displ|s_addrCounters[1][3]~q\ $ (((!\displ|s_addrCounters[1][2]~q\ & !\intMem|Mux38~0_combout\)))) # (!\intMem|Mux26~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[1][3]~q\,
	datab => \displ|s_addrCounters[1][2]~q\,
	datac => \intMem|Mux26~4_combout\,
	datad => \intMem|Mux38~0_combout\,
	combout => \intMem|Mux38~1_combout\);

-- Location: LCCOMB_X81_Y28_N24
\displ|Mux32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux32~0_combout\ = (\SW[0]~input_o\ & ((\SW[1]~input_o\) # ((!\intMem|Mux38~1_combout\)))) # (!\SW[0]~input_o\ & (!\SW[1]~input_o\ & ((\pcUp|s_pc\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \SW[1]~input_o\,
	datac => \intMem|Mux38~1_combout\,
	datad => \pcUp|s_pc\(5),
	combout => \displ|Mux32~0_combout\);

-- Location: LCCOMB_X81_Y28_N2
\displ|Mux32~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux32~1_combout\ = (\SW[1]~input_o\ & ((\displ|Mux32~0_combout\ & ((\alu|Mux26~1_combout\))) # (!\displ|Mux32~0_combout\ & (\regFile|DU_mem|readData[5]~68_combout\)))) # (!\SW[1]~input_o\ & (((\displ|Mux32~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|readData[5]~68_combout\,
	datab => \SW[1]~input_o\,
	datac => \alu|Mux26~1_combout\,
	datad => \displ|Mux32~0_combout\,
	combout => \displ|Mux32~1_combout\);

-- Location: FF_X65_Y32_N9
\regFile|DU_mem|s_memory~525\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \alu|Mux24~3_combout\,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~525_q\);

-- Location: FF_X59_Y28_N25
\regFile|DU_mem|s_memory~461\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux24~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~461_q\);

-- Location: LCCOMB_X62_Y34_N30
\regFile|DU_mem|s_memory~493feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~493feeder_combout\ = \alu|Mux24~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux24~3_combout\,
	combout => \regFile|DU_mem|s_memory~493feeder_combout\);

-- Location: FF_X62_Y34_N31
\regFile|DU_mem|s_memory~493\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~493feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~493_q\);

-- Location: FF_X59_Y28_N7
\regFile|DU_mem|s_memory~429\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux24~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~429_q\);

-- Location: LCCOMB_X59_Y28_N6
\regFile|DU_mem|s_memory~1219\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1219_combout\ = (\displ|s_addrCounters[2][1]~q\ & ((\regFile|DU_mem|s_memory~493_q\) # ((\displ|s_addrCounters[2][0]~q\)))) # (!\displ|s_addrCounters[2][1]~q\ & (((\regFile|DU_mem|s_memory~429_q\ & 
-- !\displ|s_addrCounters[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \regFile|DU_mem|s_memory~493_q\,
	datac => \regFile|DU_mem|s_memory~429_q\,
	datad => \displ|s_addrCounters[2][0]~q\,
	combout => \regFile|DU_mem|s_memory~1219_combout\);

-- Location: LCCOMB_X59_Y28_N24
\regFile|DU_mem|s_memory~1220\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1220_combout\ = (\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~1219_combout\ & (\regFile|DU_mem|s_memory~525_q\)) # (!\regFile|DU_mem|s_memory~1219_combout\ & ((\regFile|DU_mem|s_memory~461_q\))))) # 
-- (!\displ|s_addrCounters[2][0]~q\ & (((\regFile|DU_mem|s_memory~1219_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \regFile|DU_mem|s_memory~525_q\,
	datac => \regFile|DU_mem|s_memory~461_q\,
	datad => \regFile|DU_mem|s_memory~1219_combout\,
	combout => \regFile|DU_mem|s_memory~1220_combout\);

-- Location: LCCOMB_X73_Y35_N20
\regFile|DU_mem|s_memory~365feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~365feeder_combout\ = \alu|Mux24~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux24~3_combout\,
	combout => \regFile|DU_mem|s_memory~365feeder_combout\);

-- Location: FF_X73_Y35_N21
\regFile|DU_mem|s_memory~365\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~365feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~365_q\);

-- Location: FF_X62_Y35_N15
\regFile|DU_mem|s_memory~397\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux24~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~397_q\);

-- Location: LCCOMB_X61_Y32_N28
\regFile|DU_mem|s_memory~333feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~333feeder_combout\ = \alu|Mux24~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux24~3_combout\,
	combout => \regFile|DU_mem|s_memory~333feeder_combout\);

-- Location: FF_X61_Y32_N29
\regFile|DU_mem|s_memory~333\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~333feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~333_q\);

-- Location: FF_X60_Y32_N9
\regFile|DU_mem|s_memory~301\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux24~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~301_q\);

-- Location: LCCOMB_X60_Y32_N8
\regFile|DU_mem|s_memory~1212\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1212_combout\ = (\displ|s_addrCounters[2][1]~q\ & (((\displ|s_addrCounters[2][0]~q\)))) # (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & (\regFile|DU_mem|s_memory~333_q\)) # (!\displ|s_addrCounters[2][0]~q\ 
-- & ((\regFile|DU_mem|s_memory~301_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \regFile|DU_mem|s_memory~333_q\,
	datac => \regFile|DU_mem|s_memory~301_q\,
	datad => \displ|s_addrCounters[2][0]~q\,
	combout => \regFile|DU_mem|s_memory~1212_combout\);

-- Location: LCCOMB_X62_Y35_N14
\regFile|DU_mem|s_memory~1213\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1213_combout\ = (\displ|s_addrCounters[2][1]~q\ & ((\regFile|DU_mem|s_memory~1212_combout\ & ((\regFile|DU_mem|s_memory~397_q\))) # (!\regFile|DU_mem|s_memory~1212_combout\ & (\regFile|DU_mem|s_memory~365_q\)))) # 
-- (!\displ|s_addrCounters[2][1]~q\ & (((\regFile|DU_mem|s_memory~1212_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \regFile|DU_mem|s_memory~365_q\,
	datac => \regFile|DU_mem|s_memory~397_q\,
	datad => \regFile|DU_mem|s_memory~1212_combout\,
	combout => \regFile|DU_mem|s_memory~1213_combout\);

-- Location: LCCOMB_X58_Y28_N12
\regFile|DU_mem|s_memory~109feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~109feeder_combout\ = \alu|Mux24~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux24~3_combout\,
	combout => \regFile|DU_mem|s_memory~109feeder_combout\);

-- Location: FF_X58_Y28_N13
\regFile|DU_mem|s_memory~109\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~109feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~109_q\);

-- Location: FF_X62_Y28_N31
\regFile|DU_mem|s_memory~141\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux24~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~141_q\);

-- Location: FF_X60_Y29_N5
\regFile|DU_mem|s_memory~45\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux24~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~45_q\);

-- Location: LCCOMB_X60_Y29_N2
\regFile|DU_mem|s_memory~77feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~77feeder_combout\ = \alu|Mux24~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux24~3_combout\,
	combout => \regFile|DU_mem|s_memory~77feeder_combout\);

-- Location: FF_X60_Y29_N3
\regFile|DU_mem|s_memory~77\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~77feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~77_q\);

-- Location: LCCOMB_X60_Y29_N4
\regFile|DU_mem|s_memory~1216\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1216_combout\ = (\displ|s_addrCounters[2][0]~q\ & ((\displ|s_addrCounters[2][1]~q\) # ((\regFile|DU_mem|s_memory~77_q\)))) # (!\displ|s_addrCounters[2][0]~q\ & (!\displ|s_addrCounters[2][1]~q\ & (\regFile|DU_mem|s_memory~45_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \displ|s_addrCounters[2][1]~q\,
	datac => \regFile|DU_mem|s_memory~45_q\,
	datad => \regFile|DU_mem|s_memory~77_q\,
	combout => \regFile|DU_mem|s_memory~1216_combout\);

-- Location: LCCOMB_X62_Y28_N30
\regFile|DU_mem|s_memory~1217\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1217_combout\ = (\displ|s_addrCounters[2][1]~q\ & ((\regFile|DU_mem|s_memory~1216_combout\ & ((\regFile|DU_mem|s_memory~141_q\))) # (!\regFile|DU_mem|s_memory~1216_combout\ & (\regFile|DU_mem|s_memory~109_q\)))) # 
-- (!\displ|s_addrCounters[2][1]~q\ & (((\regFile|DU_mem|s_memory~1216_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~109_q\,
	datab => \displ|s_addrCounters[2][1]~q\,
	datac => \regFile|DU_mem|s_memory~141_q\,
	datad => \regFile|DU_mem|s_memory~1216_combout\,
	combout => \regFile|DU_mem|s_memory~1217_combout\);

-- Location: FF_X61_Y29_N7
\regFile|DU_mem|s_memory~173\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux24~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~173_q\);

-- Location: FF_X62_Y30_N21
\regFile|DU_mem|s_memory~237\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux24~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~237_q\);

-- Location: LCCOMB_X61_Y29_N6
\regFile|DU_mem|s_memory~1214\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1214_combout\ = (\displ|s_addrCounters[2][0]~q\ & (\displ|s_addrCounters[2][1]~q\)) # (!\displ|s_addrCounters[2][0]~q\ & ((\displ|s_addrCounters[2][1]~q\ & ((\regFile|DU_mem|s_memory~237_q\))) # (!\displ|s_addrCounters[2][1]~q\ & 
-- (\regFile|DU_mem|s_memory~173_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \displ|s_addrCounters[2][1]~q\,
	datac => \regFile|DU_mem|s_memory~173_q\,
	datad => \regFile|DU_mem|s_memory~237_q\,
	combout => \regFile|DU_mem|s_memory~1214_combout\);

-- Location: FF_X65_Y25_N27
\regFile|DU_mem|s_memory~269\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux24~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~269_q\);

-- Location: LCCOMB_X65_Y25_N24
\regFile|DU_mem|s_memory~205feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~205feeder_combout\ = \alu|Mux24~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux24~3_combout\,
	combout => \regFile|DU_mem|s_memory~205feeder_combout\);

-- Location: FF_X65_Y25_N25
\regFile|DU_mem|s_memory~205\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~205feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~205_q\);

-- Location: LCCOMB_X65_Y25_N26
\regFile|DU_mem|s_memory~1215\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1215_combout\ = (\regFile|DU_mem|s_memory~1214_combout\ & (((\regFile|DU_mem|s_memory~269_q\)) # (!\displ|s_addrCounters[2][0]~q\))) # (!\regFile|DU_mem|s_memory~1214_combout\ & (\displ|s_addrCounters[2][0]~q\ & 
-- ((\regFile|DU_mem|s_memory~205_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1214_combout\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \regFile|DU_mem|s_memory~269_q\,
	datad => \regFile|DU_mem|s_memory~205_q\,
	combout => \regFile|DU_mem|s_memory~1215_combout\);

-- Location: LCCOMB_X62_Y27_N28
\regFile|DU_mem|s_memory~1218\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1218_combout\ = (\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\) # ((\regFile|DU_mem|s_memory~1215_combout\)))) # (!\displ|s_addrCounters[2][2]~q\ & (!\displ|s_addrCounters[2][3]~q\ & 
-- (\regFile|DU_mem|s_memory~1217_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \regFile|DU_mem|s_memory~1217_combout\,
	datad => \regFile|DU_mem|s_memory~1215_combout\,
	combout => \regFile|DU_mem|s_memory~1218_combout\);

-- Location: LCCOMB_X62_Y27_N6
\regFile|DU_mem|s_memory~1221\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1221_combout\ = (\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~1218_combout\ & (\regFile|DU_mem|s_memory~1220_combout\)) # (!\regFile|DU_mem|s_memory~1218_combout\ & ((\regFile|DU_mem|s_memory~1213_combout\))))) # 
-- (!\displ|s_addrCounters[2][3]~q\ & (((\regFile|DU_mem|s_memory~1218_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1220_combout\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \regFile|DU_mem|s_memory~1213_combout\,
	datad => \regFile|DU_mem|s_memory~1218_combout\,
	combout => \regFile|DU_mem|s_memory~1221_combout\);

-- Location: LCCOMB_X61_Y25_N6
\regFile|DU_mem|s_memory~845feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~845feeder_combout\ = \alu|Mux24~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux24~3_combout\,
	combout => \regFile|DU_mem|s_memory~845feeder_combout\);

-- Location: FF_X61_Y25_N7
\regFile|DU_mem|s_memory~845\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~845feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1544_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~845_q\);

-- Location: FF_X61_Y25_N9
\regFile|DU_mem|s_memory~973\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux24~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1548_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~973_q\);

-- Location: LCCOMB_X62_Y25_N10
\regFile|DU_mem|s_memory~717feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~717feeder_combout\ = \alu|Mux24~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux24~3_combout\,
	combout => \regFile|DU_mem|s_memory~717feeder_combout\);

-- Location: FF_X62_Y25_N11
\regFile|DU_mem|s_memory~717\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~717feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1543_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~717_q\);

-- Location: FF_X62_Y25_N5
\regFile|DU_mem|s_memory~589\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux24~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1546_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~589_q\);

-- Location: LCCOMB_X62_Y25_N4
\regFile|DU_mem|s_memory~1204\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1204_combout\ = (\displ|s_addrCounters[2][3]~q\ & (((\displ|s_addrCounters[2][2]~q\)))) # (!\displ|s_addrCounters[2][3]~q\ & ((\displ|s_addrCounters[2][2]~q\ & (\regFile|DU_mem|s_memory~717_q\)) # (!\displ|s_addrCounters[2][2]~q\ 
-- & ((\regFile|DU_mem|s_memory~589_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~717_q\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \regFile|DU_mem|s_memory~589_q\,
	datad => \displ|s_addrCounters[2][2]~q\,
	combout => \regFile|DU_mem|s_memory~1204_combout\);

-- Location: LCCOMB_X61_Y25_N8
\regFile|DU_mem|s_memory~1205\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1205_combout\ = (\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~1204_combout\ & ((\regFile|DU_mem|s_memory~973_q\))) # (!\regFile|DU_mem|s_memory~1204_combout\ & (\regFile|DU_mem|s_memory~845_q\)))) # 
-- (!\displ|s_addrCounters[2][3]~q\ & (((\regFile|DU_mem|s_memory~1204_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~845_q\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \regFile|DU_mem|s_memory~973_q\,
	datad => \regFile|DU_mem|s_memory~1204_combout\,
	combout => \regFile|DU_mem|s_memory~1205_combout\);

-- Location: LCCOMB_X73_Y32_N4
\regFile|DU_mem|s_memory~685feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~685feeder_combout\ = \alu|Mux24~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux24~3_combout\,
	combout => \regFile|DU_mem|s_memory~685feeder_combout\);

-- Location: FF_X73_Y32_N5
\regFile|DU_mem|s_memory~685\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~685feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1555_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~685_q\);

-- Location: FF_X66_Y24_N5
\regFile|DU_mem|s_memory~557\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux24~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1557_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~557_q\);

-- Location: LCCOMB_X66_Y24_N2
\regFile|DU_mem|s_memory~813feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~813feeder_combout\ = \alu|Mux24~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux24~3_combout\,
	combout => \regFile|DU_mem|s_memory~813feeder_combout\);

-- Location: FF_X66_Y24_N3
\regFile|DU_mem|s_memory~813\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~813feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1554_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~813_q\);

-- Location: LCCOMB_X66_Y24_N4
\regFile|DU_mem|s_memory~1206\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1206_combout\ = (\displ|s_addrCounters[2][3]~q\ & ((\displ|s_addrCounters[2][2]~q\) # ((\regFile|DU_mem|s_memory~813_q\)))) # (!\displ|s_addrCounters[2][3]~q\ & (!\displ|s_addrCounters[2][2]~q\ & 
-- (\regFile|DU_mem|s_memory~557_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \displ|s_addrCounters[2][2]~q\,
	datac => \regFile|DU_mem|s_memory~557_q\,
	datad => \regFile|DU_mem|s_memory~813_q\,
	combout => \regFile|DU_mem|s_memory~1206_combout\);

-- Location: FF_X73_Y28_N1
\regFile|DU_mem|s_memory~941\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux24~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1558_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~941_q\);

-- Location: LCCOMB_X73_Y28_N0
\regFile|DU_mem|s_memory~1207\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1207_combout\ = (\regFile|DU_mem|s_memory~1206_combout\ & (((\regFile|DU_mem|s_memory~941_q\) # (!\displ|s_addrCounters[2][2]~q\)))) # (!\regFile|DU_mem|s_memory~1206_combout\ & (\regFile|DU_mem|s_memory~685_q\ & 
-- ((\displ|s_addrCounters[2][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~685_q\,
	datab => \regFile|DU_mem|s_memory~1206_combout\,
	datac => \regFile|DU_mem|s_memory~941_q\,
	datad => \displ|s_addrCounters[2][2]~q\,
	combout => \regFile|DU_mem|s_memory~1207_combout\);

-- Location: LCCOMB_X73_Y28_N14
\regFile|DU_mem|s_memory~1208\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1208_combout\ = (\displ|s_addrCounters[2][0]~q\ & ((\displ|s_addrCounters[2][1]~q\) # ((\regFile|DU_mem|s_memory~1205_combout\)))) # (!\displ|s_addrCounters[2][0]~q\ & (!\displ|s_addrCounters[2][1]~q\ & 
-- ((\regFile|DU_mem|s_memory~1207_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \displ|s_addrCounters[2][1]~q\,
	datac => \regFile|DU_mem|s_memory~1205_combout\,
	datad => \regFile|DU_mem|s_memory~1207_combout\,
	combout => \regFile|DU_mem|s_memory~1208_combout\);

-- Location: FF_X62_Y27_N23
\regFile|DU_mem|s_memory~621\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux24~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1551_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~621_q\);

-- Location: LCCOMB_X62_Y27_N16
\regFile|DU_mem|s_memory~877feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~877feeder_combout\ = \alu|Mux24~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux24~3_combout\,
	combout => \regFile|DU_mem|s_memory~877feeder_combout\);

-- Location: FF_X62_Y27_N17
\regFile|DU_mem|s_memory~877\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~877feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1549_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~877_q\);

-- Location: LCCOMB_X62_Y27_N22
\regFile|DU_mem|s_memory~1202\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1202_combout\ = (\displ|s_addrCounters[2][2]~q\ & (\displ|s_addrCounters[2][3]~q\)) # (!\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~877_q\))) # (!\displ|s_addrCounters[2][3]~q\ & 
-- (\regFile|DU_mem|s_memory~621_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \regFile|DU_mem|s_memory~621_q\,
	datad => \regFile|DU_mem|s_memory~877_q\,
	combout => \regFile|DU_mem|s_memory~1202_combout\);

-- Location: FF_X65_Y24_N25
\regFile|DU_mem|s_memory~1005\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux24~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1553_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~1005_q\);

-- Location: LCCOMB_X63_Y24_N8
\regFile|DU_mem|s_memory~749feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~749feeder_combout\ = \alu|Mux24~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux24~3_combout\,
	combout => \regFile|DU_mem|s_memory~749feeder_combout\);

-- Location: FF_X63_Y24_N9
\regFile|DU_mem|s_memory~749\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~749feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1550_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~749_q\);

-- Location: LCCOMB_X65_Y24_N24
\regFile|DU_mem|s_memory~1203\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1203_combout\ = (\regFile|DU_mem|s_memory~1202_combout\ & (((\regFile|DU_mem|s_memory~1005_q\)) # (!\displ|s_addrCounters[2][2]~q\))) # (!\regFile|DU_mem|s_memory~1202_combout\ & (\displ|s_addrCounters[2][2]~q\ & 
-- ((\regFile|DU_mem|s_memory~749_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1202_combout\,
	datab => \displ|s_addrCounters[2][2]~q\,
	datac => \regFile|DU_mem|s_memory~1005_q\,
	datad => \regFile|DU_mem|s_memory~749_q\,
	combout => \regFile|DU_mem|s_memory~1203_combout\);

-- Location: LCCOMB_X76_Y32_N4
\regFile|DU_mem|s_memory~909feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~909feeder_combout\ = \alu|Mux24~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux24~3_combout\,
	combout => \regFile|DU_mem|s_memory~909feeder_combout\);

-- Location: FF_X76_Y32_N5
\regFile|DU_mem|s_memory~909\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~909feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1560_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~909_q\);

-- Location: FF_X77_Y32_N31
\regFile|DU_mem|s_memory~1037\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux24~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1562_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~1037_q\);

-- Location: FF_X76_Y32_N23
\regFile|DU_mem|s_memory~653\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux24~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1561_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~653_q\);

-- Location: LCCOMB_X77_Y32_N4
\regFile|DU_mem|s_memory~781feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~781feeder_combout\ = \alu|Mux24~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux24~3_combout\,
	combout => \regFile|DU_mem|s_memory~781feeder_combout\);

-- Location: FF_X77_Y32_N5
\regFile|DU_mem|s_memory~781\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~781feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1559_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~781_q\);

-- Location: LCCOMB_X76_Y32_N22
\regFile|DU_mem|s_memory~1209\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1209_combout\ = (\displ|s_addrCounters[2][3]~q\ & (\displ|s_addrCounters[2][2]~q\)) # (!\displ|s_addrCounters[2][3]~q\ & ((\displ|s_addrCounters[2][2]~q\ & ((\regFile|DU_mem|s_memory~781_q\))) # (!\displ|s_addrCounters[2][2]~q\ & 
-- (\regFile|DU_mem|s_memory~653_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \displ|s_addrCounters[2][2]~q\,
	datac => \regFile|DU_mem|s_memory~653_q\,
	datad => \regFile|DU_mem|s_memory~781_q\,
	combout => \regFile|DU_mem|s_memory~1209_combout\);

-- Location: LCCOMB_X77_Y32_N30
\regFile|DU_mem|s_memory~1210\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1210_combout\ = (\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~1209_combout\ & ((\regFile|DU_mem|s_memory~1037_q\))) # (!\regFile|DU_mem|s_memory~1209_combout\ & (\regFile|DU_mem|s_memory~909_q\)))) # 
-- (!\displ|s_addrCounters[2][3]~q\ & (((\regFile|DU_mem|s_memory~1209_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \regFile|DU_mem|s_memory~909_q\,
	datac => \regFile|DU_mem|s_memory~1037_q\,
	datad => \regFile|DU_mem|s_memory~1209_combout\,
	combout => \regFile|DU_mem|s_memory~1210_combout\);

-- Location: LCCOMB_X77_Y31_N4
\regFile|DU_mem|s_memory~1211\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1211_combout\ = (\regFile|DU_mem|s_memory~1208_combout\ & (((\regFile|DU_mem|s_memory~1210_combout\) # (!\displ|s_addrCounters[2][1]~q\)))) # (!\regFile|DU_mem|s_memory~1208_combout\ & (\regFile|DU_mem|s_memory~1203_combout\ & 
-- ((\displ|s_addrCounters[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1208_combout\,
	datab => \regFile|DU_mem|s_memory~1203_combout\,
	datac => \regFile|DU_mem|s_memory~1210_combout\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \regFile|DU_mem|s_memory~1211_combout\);

-- Location: LCCOMB_X77_Y31_N0
\regFile|DU_mem|readData[7]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|readData[7]~70_combout\ = (\displ|s_addrCounters[2][4]~q\ & (((\regFile|DU_mem|s_memory~1211_combout\)))) # (!\displ|s_addrCounters[2][4]~q\ & (\regFile|DU_mem|s_memory~1221_combout\ & ((!\regFile|DU_mem|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][4]~q\,
	datab => \regFile|DU_mem|s_memory~1221_combout\,
	datac => \regFile|DU_mem|s_memory~1211_combout\,
	datad => \regFile|DU_mem|Equal0~0_combout\,
	combout => \regFile|DU_mem|readData[7]~70_combout\);

-- Location: LCCOMB_X81_Y28_N12
\displ|Mux30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux30~0_combout\ = (\SW[1]~input_o\ & (((\SW[0]~input_o\)))) # (!\SW[1]~input_o\ & ((\SW[0]~input_o\ & (!\intMem|Mux33~0_combout\)) # (!\SW[0]~input_o\ & ((\pcUp|s_pc\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux33~0_combout\,
	datab => \SW[1]~input_o\,
	datac => \pcUp|s_pc\(7),
	datad => \SW[0]~input_o\,
	combout => \displ|Mux30~0_combout\);

-- Location: LCCOMB_X81_Y28_N22
\displ|Mux30~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux30~1_combout\ = (\SW[1]~input_o\ & ((\displ|Mux30~0_combout\ & (\alu|Mux24~3_combout\)) # (!\displ|Mux30~0_combout\ & ((\regFile|DU_mem|readData[7]~70_combout\))))) # (!\SW[1]~input_o\ & (((\displ|Mux30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux24~3_combout\,
	datab => \SW[1]~input_o\,
	datac => \regFile|DU_mem|readData[7]~70_combout\,
	datad => \displ|Mux30~0_combout\,
	combout => \displ|Mux30~1_combout\);

-- Location: FF_X65_Y32_N25
\regFile|DU_mem|s_memory~522\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \alu|Mux27~3_combout\,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~522_q\);

-- Location: FF_X58_Y26_N9
\regFile|DU_mem|s_memory~490\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux27~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~490_q\);

-- Location: LCCOMB_X59_Y28_N4
\regFile|DU_mem|s_memory~458feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~458feeder_combout\ = \alu|Mux27~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux27~3_combout\,
	combout => \regFile|DU_mem|s_memory~458feeder_combout\);

-- Location: FF_X59_Y28_N5
\regFile|DU_mem|s_memory~458\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~458feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~458_q\);

-- Location: FF_X59_Y28_N27
\regFile|DU_mem|s_memory~426\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux27~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~426_q\);

-- Location: LCCOMB_X59_Y28_N26
\regFile|DU_mem|s_memory~1159\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1159_combout\ = (\displ|s_addrCounters[2][1]~q\ & (((\displ|s_addrCounters[2][0]~q\)))) # (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & (\regFile|DU_mem|s_memory~458_q\)) # (!\displ|s_addrCounters[2][0]~q\ 
-- & ((\regFile|DU_mem|s_memory~426_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \regFile|DU_mem|s_memory~458_q\,
	datac => \regFile|DU_mem|s_memory~426_q\,
	datad => \displ|s_addrCounters[2][0]~q\,
	combout => \regFile|DU_mem|s_memory~1159_combout\);

-- Location: LCCOMB_X58_Y26_N8
\regFile|DU_mem|s_memory~1160\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1160_combout\ = (\displ|s_addrCounters[2][1]~q\ & ((\regFile|DU_mem|s_memory~1159_combout\ & (\regFile|DU_mem|s_memory~522_q\)) # (!\regFile|DU_mem|s_memory~1159_combout\ & ((\regFile|DU_mem|s_memory~490_q\))))) # 
-- (!\displ|s_addrCounters[2][1]~q\ & (((\regFile|DU_mem|s_memory~1159_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~522_q\,
	datab => \displ|s_addrCounters[2][1]~q\,
	datac => \regFile|DU_mem|s_memory~490_q\,
	datad => \regFile|DU_mem|s_memory~1159_combout\,
	combout => \regFile|DU_mem|s_memory~1160_combout\);

-- Location: LCCOMB_X75_Y28_N12
\regFile|DU_mem|s_memory~234feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~234feeder_combout\ = \alu|Mux27~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux27~3_combout\,
	combout => \regFile|DU_mem|s_memory~234feeder_combout\);

-- Location: FF_X75_Y28_N13
\regFile|DU_mem|s_memory~234\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~234feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~234_q\);

-- Location: FF_X76_Y28_N9
\regFile|DU_mem|s_memory~170\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux27~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~170_q\);

-- Location: LCCOMB_X76_Y28_N6
\regFile|DU_mem|s_memory~202feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~202feeder_combout\ = \alu|Mux27~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux27~3_combout\,
	combout => \regFile|DU_mem|s_memory~202feeder_combout\);

-- Location: FF_X76_Y28_N7
\regFile|DU_mem|s_memory~202\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~202feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~202_q\);

-- Location: LCCOMB_X76_Y28_N8
\regFile|DU_mem|s_memory~1152\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1152_combout\ = (\displ|s_addrCounters[2][1]~q\ & (\displ|s_addrCounters[2][0]~q\)) # (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~202_q\))) # (!\displ|s_addrCounters[2][0]~q\ & 
-- (\regFile|DU_mem|s_memory~170_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \regFile|DU_mem|s_memory~170_q\,
	datad => \regFile|DU_mem|s_memory~202_q\,
	combout => \regFile|DU_mem|s_memory~1152_combout\);

-- Location: FF_X75_Y28_N27
\regFile|DU_mem|s_memory~266\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux27~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~266_q\);

-- Location: LCCOMB_X75_Y28_N26
\regFile|DU_mem|s_memory~1153\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1153_combout\ = (\regFile|DU_mem|s_memory~1152_combout\ & (((\regFile|DU_mem|s_memory~266_q\) # (!\displ|s_addrCounters[2][1]~q\)))) # (!\regFile|DU_mem|s_memory~1152_combout\ & (\regFile|DU_mem|s_memory~234_q\ & 
-- ((\displ|s_addrCounters[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~234_q\,
	datab => \regFile|DU_mem|s_memory~1152_combout\,
	datac => \regFile|DU_mem|s_memory~266_q\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \regFile|DU_mem|s_memory~1153_combout\);

-- Location: LCCOMB_X59_Y29_N12
\regFile|DU_mem|s_memory~330feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~330feeder_combout\ = \alu|Mux27~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux27~3_combout\,
	combout => \regFile|DU_mem|s_memory~330feeder_combout\);

-- Location: FF_X59_Y29_N13
\regFile|DU_mem|s_memory~330\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~330feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~330_q\);

-- Location: FF_X59_Y29_N31
\regFile|DU_mem|s_memory~394\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux27~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~394_q\);

-- Location: FF_X59_Y32_N15
\regFile|DU_mem|s_memory~298\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux27~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~298_q\);

-- Location: LCCOMB_X59_Y32_N0
\regFile|DU_mem|s_memory~362feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~362feeder_combout\ = \alu|Mux27~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux27~3_combout\,
	combout => \regFile|DU_mem|s_memory~362feeder_combout\);

-- Location: FF_X59_Y32_N1
\regFile|DU_mem|s_memory~362\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~362feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~362_q\);

-- Location: LCCOMB_X59_Y32_N14
\regFile|DU_mem|s_memory~1154\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1154_combout\ = (\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\) # ((\regFile|DU_mem|s_memory~362_q\)))) # (!\displ|s_addrCounters[2][1]~q\ & (!\displ|s_addrCounters[2][0]~q\ & 
-- (\regFile|DU_mem|s_memory~298_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \regFile|DU_mem|s_memory~298_q\,
	datad => \regFile|DU_mem|s_memory~362_q\,
	combout => \regFile|DU_mem|s_memory~1154_combout\);

-- Location: LCCOMB_X59_Y29_N30
\regFile|DU_mem|s_memory~1155\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1155_combout\ = (\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~1154_combout\ & ((\regFile|DU_mem|s_memory~394_q\))) # (!\regFile|DU_mem|s_memory~1154_combout\ & (\regFile|DU_mem|s_memory~330_q\)))) # 
-- (!\displ|s_addrCounters[2][0]~q\ & (((\regFile|DU_mem|s_memory~1154_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~330_q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \regFile|DU_mem|s_memory~394_q\,
	datad => \regFile|DU_mem|s_memory~1154_combout\,
	combout => \regFile|DU_mem|s_memory~1155_combout\);

-- Location: LCCOMB_X61_Y30_N2
\regFile|DU_mem|s_memory~74feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~74feeder_combout\ = \alu|Mux27~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux27~3_combout\,
	combout => \regFile|DU_mem|s_memory~74feeder_combout\);

-- Location: FF_X61_Y30_N3
\regFile|DU_mem|s_memory~74\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~74feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~74_q\);

-- Location: FF_X61_Y30_N1
\regFile|DU_mem|s_memory~138\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux27~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~138_q\);

-- Location: FF_X60_Y29_N1
\regFile|DU_mem|s_memory~42\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux27~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~42_q\);

-- Location: LCCOMB_X58_Y29_N4
\regFile|DU_mem|s_memory~106feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~106feeder_combout\ = \alu|Mux27~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux27~3_combout\,
	combout => \regFile|DU_mem|s_memory~106feeder_combout\);

-- Location: FF_X58_Y29_N5
\regFile|DU_mem|s_memory~106\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~106feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~106_q\);

-- Location: LCCOMB_X60_Y29_N0
\regFile|DU_mem|s_memory~1156\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1156_combout\ = (\displ|s_addrCounters[2][0]~q\ & (\displ|s_addrCounters[2][1]~q\)) # (!\displ|s_addrCounters[2][0]~q\ & ((\displ|s_addrCounters[2][1]~q\ & ((\regFile|DU_mem|s_memory~106_q\))) # (!\displ|s_addrCounters[2][1]~q\ & 
-- (\regFile|DU_mem|s_memory~42_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \displ|s_addrCounters[2][1]~q\,
	datac => \regFile|DU_mem|s_memory~42_q\,
	datad => \regFile|DU_mem|s_memory~106_q\,
	combout => \regFile|DU_mem|s_memory~1156_combout\);

-- Location: LCCOMB_X61_Y30_N0
\regFile|DU_mem|s_memory~1157\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1157_combout\ = (\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~1156_combout\ & ((\regFile|DU_mem|s_memory~138_q\))) # (!\regFile|DU_mem|s_memory~1156_combout\ & (\regFile|DU_mem|s_memory~74_q\)))) # 
-- (!\displ|s_addrCounters[2][0]~q\ & (((\regFile|DU_mem|s_memory~1156_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \regFile|DU_mem|s_memory~74_q\,
	datac => \regFile|DU_mem|s_memory~138_q\,
	datad => \regFile|DU_mem|s_memory~1156_combout\,
	combout => \regFile|DU_mem|s_memory~1157_combout\);

-- Location: LCCOMB_X59_Y29_N4
\regFile|DU_mem|s_memory~1158\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1158_combout\ = (\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~1155_combout\) # ((\displ|s_addrCounters[2][2]~q\)))) # (!\displ|s_addrCounters[2][3]~q\ & (((!\displ|s_addrCounters[2][2]~q\ & 
-- \regFile|DU_mem|s_memory~1157_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1155_combout\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \displ|s_addrCounters[2][2]~q\,
	datad => \regFile|DU_mem|s_memory~1157_combout\,
	combout => \regFile|DU_mem|s_memory~1158_combout\);

-- Location: LCCOMB_X62_Y25_N8
\regFile|DU_mem|s_memory~1161\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1161_combout\ = (\regFile|DU_mem|s_memory~1158_combout\ & ((\regFile|DU_mem|s_memory~1160_combout\) # ((!\displ|s_addrCounters[2][2]~q\)))) # (!\regFile|DU_mem|s_memory~1158_combout\ & (((\regFile|DU_mem|s_memory~1153_combout\ & 
-- \displ|s_addrCounters[2][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1160_combout\,
	datab => \regFile|DU_mem|s_memory~1153_combout\,
	datac => \regFile|DU_mem|s_memory~1158_combout\,
	datad => \displ|s_addrCounters[2][2]~q\,
	combout => \regFile|DU_mem|s_memory~1161_combout\);

-- Location: FF_X62_Y26_N7
\regFile|DU_mem|s_memory~586\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux27~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1546_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~586_q\);

-- Location: LCCOMB_X62_Y26_N0
\regFile|DU_mem|s_memory~842feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~842feeder_combout\ = \alu|Mux27~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux27~3_combout\,
	combout => \regFile|DU_mem|s_memory~842feeder_combout\);

-- Location: FF_X62_Y26_N1
\regFile|DU_mem|s_memory~842\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~842feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1544_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~842_q\);

-- Location: LCCOMB_X62_Y26_N6
\regFile|DU_mem|s_memory~1142\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1142_combout\ = (\displ|s_addrCounters[2][2]~q\ & (\displ|s_addrCounters[2][3]~q\)) # (!\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~842_q\))) # (!\displ|s_addrCounters[2][3]~q\ & 
-- (\regFile|DU_mem|s_memory~586_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \regFile|DU_mem|s_memory~586_q\,
	datad => \regFile|DU_mem|s_memory~842_q\,
	combout => \regFile|DU_mem|s_memory~1142_combout\);

-- Location: FF_X65_Y26_N29
\regFile|DU_mem|s_memory~970\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux27~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1548_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~970_q\);

-- Location: LCCOMB_X65_Y26_N18
\regFile|DU_mem|s_memory~714feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~714feeder_combout\ = \alu|Mux27~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux27~3_combout\,
	combout => \regFile|DU_mem|s_memory~714feeder_combout\);

-- Location: FF_X65_Y26_N19
\regFile|DU_mem|s_memory~714\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~714feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1543_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~714_q\);

-- Location: LCCOMB_X65_Y26_N28
\regFile|DU_mem|s_memory~1143\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1143_combout\ = (\regFile|DU_mem|s_memory~1142_combout\ & (((\regFile|DU_mem|s_memory~970_q\)) # (!\displ|s_addrCounters[2][2]~q\))) # (!\regFile|DU_mem|s_memory~1142_combout\ & (\displ|s_addrCounters[2][2]~q\ & 
-- ((\regFile|DU_mem|s_memory~714_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1142_combout\,
	datab => \displ|s_addrCounters[2][2]~q\,
	datac => \regFile|DU_mem|s_memory~970_q\,
	datad => \regFile|DU_mem|s_memory~714_q\,
	combout => \regFile|DU_mem|s_memory~1143_combout\);

-- Location: LCCOMB_X74_Y28_N18
\regFile|DU_mem|s_memory~682feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~682feeder_combout\ = \alu|Mux27~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux27~3_combout\,
	combout => \regFile|DU_mem|s_memory~682feeder_combout\);

-- Location: FF_X74_Y28_N19
\regFile|DU_mem|s_memory~682\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~682feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1555_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~682_q\);

-- Location: FF_X74_Y28_N1
\regFile|DU_mem|s_memory~554\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux27~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1557_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~554_q\);

-- Location: LCCOMB_X74_Y28_N0
\regFile|DU_mem|s_memory~1146\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1146_combout\ = (\displ|s_addrCounters[2][3]~q\ & (((\displ|s_addrCounters[2][2]~q\)))) # (!\displ|s_addrCounters[2][3]~q\ & ((\displ|s_addrCounters[2][2]~q\ & (\regFile|DU_mem|s_memory~682_q\)) # (!\displ|s_addrCounters[2][2]~q\ 
-- & ((\regFile|DU_mem|s_memory~554_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \regFile|DU_mem|s_memory~682_q\,
	datac => \regFile|DU_mem|s_memory~554_q\,
	datad => \displ|s_addrCounters[2][2]~q\,
	combout => \regFile|DU_mem|s_memory~1146_combout\);

-- Location: LCCOMB_X74_Y32_N2
\regFile|DU_mem|s_memory~810feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~810feeder_combout\ = \alu|Mux27~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux27~3_combout\,
	combout => \regFile|DU_mem|s_memory~810feeder_combout\);

-- Location: FF_X74_Y32_N3
\regFile|DU_mem|s_memory~810\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~810feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1554_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~810_q\);

-- Location: FF_X74_Y32_N5
\regFile|DU_mem|s_memory~938\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux27~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1558_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~938_q\);

-- Location: LCCOMB_X74_Y32_N4
\regFile|DU_mem|s_memory~1147\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1147_combout\ = (\regFile|DU_mem|s_memory~1146_combout\ & (((\regFile|DU_mem|s_memory~938_q\) # (!\displ|s_addrCounters[2][3]~q\)))) # (!\regFile|DU_mem|s_memory~1146_combout\ & (\regFile|DU_mem|s_memory~810_q\ & 
-- ((\displ|s_addrCounters[2][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1146_combout\,
	datab => \regFile|DU_mem|s_memory~810_q\,
	datac => \regFile|DU_mem|s_memory~938_q\,
	datad => \displ|s_addrCounters[2][3]~q\,
	combout => \regFile|DU_mem|s_memory~1147_combout\);

-- Location: LCCOMB_X63_Y24_N12
\regFile|DU_mem|s_memory~746feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~746feeder_combout\ = \alu|Mux27~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux27~3_combout\,
	combout => \regFile|DU_mem|s_memory~746feeder_combout\);

-- Location: FF_X63_Y24_N13
\regFile|DU_mem|s_memory~746\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~746feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1550_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~746_q\);

-- Location: FF_X63_Y24_N15
\regFile|DU_mem|s_memory~618\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux27~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1551_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~618_q\);

-- Location: LCCOMB_X63_Y24_N14
\regFile|DU_mem|s_memory~1144\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1144_combout\ = (\displ|s_addrCounters[2][3]~q\ & (((\displ|s_addrCounters[2][2]~q\)))) # (!\displ|s_addrCounters[2][3]~q\ & ((\displ|s_addrCounters[2][2]~q\ & (\regFile|DU_mem|s_memory~746_q\)) # (!\displ|s_addrCounters[2][2]~q\ 
-- & ((\regFile|DU_mem|s_memory~618_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~746_q\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \regFile|DU_mem|s_memory~618_q\,
	datad => \displ|s_addrCounters[2][2]~q\,
	combout => \regFile|DU_mem|s_memory~1144_combout\);

-- Location: FF_X65_Y24_N9
\regFile|DU_mem|s_memory~1002\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux27~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1553_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~1002_q\);

-- Location: LCCOMB_X65_Y24_N10
\regFile|DU_mem|s_memory~874feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~874feeder_combout\ = \alu|Mux27~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux27~3_combout\,
	combout => \regFile|DU_mem|s_memory~874feeder_combout\);

-- Location: FF_X65_Y24_N11
\regFile|DU_mem|s_memory~874\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~874feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1549_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~874_q\);

-- Location: LCCOMB_X65_Y24_N8
\regFile|DU_mem|s_memory~1145\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1145_combout\ = (\regFile|DU_mem|s_memory~1144_combout\ & (((\regFile|DU_mem|s_memory~1002_q\)) # (!\displ|s_addrCounters[2][3]~q\))) # (!\regFile|DU_mem|s_memory~1144_combout\ & (\displ|s_addrCounters[2][3]~q\ & 
-- ((\regFile|DU_mem|s_memory~874_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1144_combout\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \regFile|DU_mem|s_memory~1002_q\,
	datad => \regFile|DU_mem|s_memory~874_q\,
	combout => \regFile|DU_mem|s_memory~1145_combout\);

-- Location: LCCOMB_X65_Y24_N14
\regFile|DU_mem|s_memory~1148\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1148_combout\ = (\displ|s_addrCounters[2][1]~q\ & (((\regFile|DU_mem|s_memory~1145_combout\) # (\displ|s_addrCounters[2][0]~q\)))) # (!\displ|s_addrCounters[2][1]~q\ & (\regFile|DU_mem|s_memory~1147_combout\ & 
-- ((!\displ|s_addrCounters[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1147_combout\,
	datab => \displ|s_addrCounters[2][1]~q\,
	datac => \regFile|DU_mem|s_memory~1145_combout\,
	datad => \displ|s_addrCounters[2][0]~q\,
	combout => \regFile|DU_mem|s_memory~1148_combout\);

-- Location: LCCOMB_X77_Y32_N28
\regFile|DU_mem|s_memory~778feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~778feeder_combout\ = \alu|Mux27~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux27~3_combout\,
	combout => \regFile|DU_mem|s_memory~778feeder_combout\);

-- Location: FF_X77_Y32_N29
\regFile|DU_mem|s_memory~778\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~778feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1559_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~778_q\);

-- Location: FF_X77_Y32_N3
\regFile|DU_mem|s_memory~1034\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux27~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1562_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~1034_q\);

-- Location: FF_X76_Y32_N3
\regFile|DU_mem|s_memory~650\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux27~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1561_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~650_q\);

-- Location: LCCOMB_X76_Y32_N0
\regFile|DU_mem|s_memory~906feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~906feeder_combout\ = \alu|Mux27~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux27~3_combout\,
	combout => \regFile|DU_mem|s_memory~906feeder_combout\);

-- Location: FF_X76_Y32_N1
\regFile|DU_mem|s_memory~906\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~906feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1560_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~906_q\);

-- Location: LCCOMB_X76_Y32_N2
\regFile|DU_mem|s_memory~1149\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1149_combout\ = (\displ|s_addrCounters[2][3]~q\ & ((\displ|s_addrCounters[2][2]~q\) # ((\regFile|DU_mem|s_memory~906_q\)))) # (!\displ|s_addrCounters[2][3]~q\ & (!\displ|s_addrCounters[2][2]~q\ & 
-- (\regFile|DU_mem|s_memory~650_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \displ|s_addrCounters[2][2]~q\,
	datac => \regFile|DU_mem|s_memory~650_q\,
	datad => \regFile|DU_mem|s_memory~906_q\,
	combout => \regFile|DU_mem|s_memory~1149_combout\);

-- Location: LCCOMB_X77_Y32_N2
\regFile|DU_mem|s_memory~1150\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1150_combout\ = (\displ|s_addrCounters[2][2]~q\ & ((\regFile|DU_mem|s_memory~1149_combout\ & ((\regFile|DU_mem|s_memory~1034_q\))) # (!\regFile|DU_mem|s_memory~1149_combout\ & (\regFile|DU_mem|s_memory~778_q\)))) # 
-- (!\displ|s_addrCounters[2][2]~q\ & (((\regFile|DU_mem|s_memory~1149_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \regFile|DU_mem|s_memory~778_q\,
	datac => \regFile|DU_mem|s_memory~1034_q\,
	datad => \regFile|DU_mem|s_memory~1149_combout\,
	combout => \regFile|DU_mem|s_memory~1150_combout\);

-- Location: LCCOMB_X75_Y29_N18
\regFile|DU_mem|s_memory~1151\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1151_combout\ = (\regFile|DU_mem|s_memory~1148_combout\ & (((\regFile|DU_mem|s_memory~1150_combout\) # (!\displ|s_addrCounters[2][0]~q\)))) # (!\regFile|DU_mem|s_memory~1148_combout\ & (\regFile|DU_mem|s_memory~1143_combout\ & 
-- (\displ|s_addrCounters[2][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1143_combout\,
	datab => \regFile|DU_mem|s_memory~1148_combout\,
	datac => \displ|s_addrCounters[2][0]~q\,
	datad => \regFile|DU_mem|s_memory~1150_combout\,
	combout => \regFile|DU_mem|s_memory~1151_combout\);

-- Location: LCCOMB_X75_Y29_N30
\regFile|DU_mem|readData[4]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|readData[4]~67_combout\ = (\displ|s_addrCounters[2][4]~q\ & (((\regFile|DU_mem|s_memory~1151_combout\)))) # (!\displ|s_addrCounters[2][4]~q\ & (!\regFile|DU_mem|Equal0~0_combout\ & (\regFile|DU_mem|s_memory~1161_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][4]~q\,
	datab => \regFile|DU_mem|Equal0~0_combout\,
	datac => \regFile|DU_mem|s_memory~1161_combout\,
	datad => \regFile|DU_mem|s_memory~1151_combout\,
	combout => \regFile|DU_mem|readData[4]~67_combout\);

-- Location: LCCOMB_X81_Y28_N28
\displ|Mux33~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux33~0_combout\ = (\SW[1]~input_o\ & (((\regFile|DU_mem|readData[4]~67_combout\) # (\SW[0]~input_o\)))) # (!\SW[1]~input_o\ & (\pcUp|s_pc\(4) & ((!\SW[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcUp|s_pc\(4),
	datab => \SW[1]~input_o\,
	datac => \regFile|DU_mem|readData[4]~67_combout\,
	datad => \SW[0]~input_o\,
	combout => \displ|Mux33~0_combout\);

-- Location: LCCOMB_X80_Y22_N20
\intMem|Mux39~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \intMem|Mux39~0_combout\ = ((!\displ|s_addrCounters[1][0]~q\ & \displ|s_addrCounters[1][3]~q\)) # (!\intMem|Mux29~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[1][0]~q\,
	datab => \displ|s_addrCounters[1][3]~q\,
	datac => \intMem|Mux29~0_combout\,
	combout => \intMem|Mux39~0_combout\);

-- Location: LCCOMB_X81_Y28_N18
\displ|Mux33~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux33~1_combout\ = (\displ|Mux33~0_combout\ & ((\alu|Mux27~3_combout\) # ((!\SW[0]~input_o\)))) # (!\displ|Mux33~0_combout\ & (((!\intMem|Mux39~0_combout\ & \SW[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux27~3_combout\,
	datab => \displ|Mux33~0_combout\,
	datac => \intMem|Mux39~0_combout\,
	datad => \SW[0]~input_o\,
	combout => \displ|Mux33~1_combout\);

-- Location: LCCOMB_X81_Y28_N0
\displ|Mux59~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux59~0_combout\ = (\displ|Mux31~1_combout\ & (!\displ|Mux32~1_combout\ & (\displ|Mux30~1_combout\ $ (!\displ|Mux33~1_combout\)))) # (!\displ|Mux31~1_combout\ & (\displ|Mux33~1_combout\ & (\displ|Mux32~1_combout\ $ (!\displ|Mux30~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux31~1_combout\,
	datab => \displ|Mux32~1_combout\,
	datac => \displ|Mux30~1_combout\,
	datad => \displ|Mux33~1_combout\,
	combout => \displ|Mux59~0_combout\);

-- Location: LCCOMB_X81_Y28_N6
\displ|Mux58~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux58~0_combout\ = (\displ|Mux32~1_combout\ & ((\displ|Mux33~1_combout\ & ((\displ|Mux30~1_combout\))) # (!\displ|Mux33~1_combout\ & (\displ|Mux31~1_combout\)))) # (!\displ|Mux32~1_combout\ & (\displ|Mux31~1_combout\ & (\displ|Mux30~1_combout\ $ 
-- (\displ|Mux33~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux31~1_combout\,
	datab => \displ|Mux32~1_combout\,
	datac => \displ|Mux30~1_combout\,
	datad => \displ|Mux33~1_combout\,
	combout => \displ|Mux58~0_combout\);

-- Location: LCCOMB_X81_Y28_N16
\displ|Mux57~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux57~0_combout\ = (\displ|Mux31~1_combout\ & (\displ|Mux30~1_combout\ & ((\displ|Mux32~1_combout\) # (!\displ|Mux33~1_combout\)))) # (!\displ|Mux31~1_combout\ & (\displ|Mux32~1_combout\ & (!\displ|Mux30~1_combout\ & !\displ|Mux33~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux31~1_combout\,
	datab => \displ|Mux32~1_combout\,
	datac => \displ|Mux30~1_combout\,
	datad => \displ|Mux33~1_combout\,
	combout => \displ|Mux57~0_combout\);

-- Location: LCCOMB_X81_Y28_N14
\displ|Mux56~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux56~0_combout\ = (\displ|Mux32~1_combout\ & ((\displ|Mux31~1_combout\ & ((\displ|Mux33~1_combout\))) # (!\displ|Mux31~1_combout\ & (\displ|Mux30~1_combout\ & !\displ|Mux33~1_combout\)))) # (!\displ|Mux32~1_combout\ & (!\displ|Mux30~1_combout\ & 
-- (\displ|Mux31~1_combout\ $ (\displ|Mux33~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100101000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux31~1_combout\,
	datab => \displ|Mux32~1_combout\,
	datac => \displ|Mux30~1_combout\,
	datad => \displ|Mux33~1_combout\,
	combout => \displ|Mux56~0_combout\);

-- Location: LCCOMB_X81_Y28_N8
\displ|Mux55~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux55~0_combout\ = (\displ|Mux32~1_combout\ & (((!\displ|Mux30~1_combout\ & \displ|Mux33~1_combout\)))) # (!\displ|Mux32~1_combout\ & ((\displ|Mux31~1_combout\ & (!\displ|Mux30~1_combout\)) # (!\displ|Mux31~1_combout\ & 
-- ((\displ|Mux33~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux31~1_combout\,
	datab => \displ|Mux32~1_combout\,
	datac => \displ|Mux30~1_combout\,
	datad => \displ|Mux33~1_combout\,
	combout => \displ|Mux55~0_combout\);

-- Location: LCCOMB_X81_Y28_N30
\displ|Mux54~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux54~0_combout\ = (\displ|Mux31~1_combout\ & (\displ|Mux33~1_combout\ & (\displ|Mux32~1_combout\ $ (\displ|Mux30~1_combout\)))) # (!\displ|Mux31~1_combout\ & (!\displ|Mux30~1_combout\ & ((\displ|Mux32~1_combout\) # (\displ|Mux33~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux31~1_combout\,
	datab => \displ|Mux32~1_combout\,
	datac => \displ|Mux30~1_combout\,
	datad => \displ|Mux33~1_combout\,
	combout => \displ|Mux54~0_combout\);

-- Location: LCCOMB_X81_Y28_N4
\displ|Mux53~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux53~0_combout\ = (\displ|Mux33~1_combout\ & ((\displ|Mux30~1_combout\) # (\displ|Mux31~1_combout\ $ (\displ|Mux32~1_combout\)))) # (!\displ|Mux33~1_combout\ & ((\displ|Mux32~1_combout\) # (\displ|Mux31~1_combout\ $ (\displ|Mux30~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011011011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux31~1_combout\,
	datab => \displ|Mux32~1_combout\,
	datac => \displ|Mux30~1_combout\,
	datad => \displ|Mux33~1_combout\,
	combout => \displ|Mux53~0_combout\);

-- Location: FF_X66_Y25_N1
\regFile|DU_mem|s_memory~657\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux20~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1561_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~657_q\);

-- Location: LCCOMB_X66_Y25_N2
\regFile|DU_mem|s_memory~785feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~785feeder_combout\ = \alu|Mux20~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux20~3_combout\,
	combout => \regFile|DU_mem|s_memory~785feeder_combout\);

-- Location: FF_X66_Y25_N3
\regFile|DU_mem|s_memory~785\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~785feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1559_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~785_q\);

-- Location: LCCOMB_X66_Y25_N0
\regFile|DU_mem|s_memory~1289\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1289_combout\ = (\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\) # ((\regFile|DU_mem|s_memory~785_q\)))) # (!\displ|s_addrCounters[2][2]~q\ & (!\displ|s_addrCounters[2][3]~q\ & 
-- (\regFile|DU_mem|s_memory~657_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \regFile|DU_mem|s_memory~657_q\,
	datad => \regFile|DU_mem|s_memory~785_q\,
	combout => \regFile|DU_mem|s_memory~1289_combout\);

-- Location: FF_X67_Y25_N25
\regFile|DU_mem|s_memory~1041\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux20~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1562_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~1041_q\);

-- Location: LCCOMB_X67_Y25_N2
\regFile|DU_mem|s_memory~913feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~913feeder_combout\ = \alu|Mux20~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux20~3_combout\,
	combout => \regFile|DU_mem|s_memory~913feeder_combout\);

-- Location: FF_X67_Y25_N3
\regFile|DU_mem|s_memory~913\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~913feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1560_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~913_q\);

-- Location: LCCOMB_X67_Y25_N24
\regFile|DU_mem|s_memory~1290\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1290_combout\ = (\regFile|DU_mem|s_memory~1289_combout\ & (((\regFile|DU_mem|s_memory~1041_q\)) # (!\displ|s_addrCounters[2][3]~q\))) # (!\regFile|DU_mem|s_memory~1289_combout\ & (\displ|s_addrCounters[2][3]~q\ & 
-- ((\regFile|DU_mem|s_memory~913_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1289_combout\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \regFile|DU_mem|s_memory~1041_q\,
	datad => \regFile|DU_mem|s_memory~913_q\,
	combout => \regFile|DU_mem|s_memory~1290_combout\);

-- Location: LCCOMB_X61_Y26_N4
\regFile|DU_mem|s_memory~753feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~753feeder_combout\ = \alu|Mux20~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux20~3_combout\,
	combout => \regFile|DU_mem|s_memory~753feeder_combout\);

-- Location: FF_X61_Y26_N5
\regFile|DU_mem|s_memory~753\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~753feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1550_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~753_q\);

-- Location: FF_X61_Y26_N31
\regFile|DU_mem|s_memory~1009\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux20~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1553_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~1009_q\);

-- Location: FF_X62_Y27_N25
\regFile|DU_mem|s_memory~625\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux20~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1551_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~625_q\);

-- Location: LCCOMB_X62_Y27_N2
\regFile|DU_mem|s_memory~881feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~881feeder_combout\ = \alu|Mux20~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux20~3_combout\,
	combout => \regFile|DU_mem|s_memory~881feeder_combout\);

-- Location: FF_X62_Y27_N3
\regFile|DU_mem|s_memory~881\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~881feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1549_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~881_q\);

-- Location: LCCOMB_X62_Y27_N24
\regFile|DU_mem|s_memory~1282\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1282_combout\ = (\displ|s_addrCounters[2][2]~q\ & (\displ|s_addrCounters[2][3]~q\)) # (!\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~881_q\))) # (!\displ|s_addrCounters[2][3]~q\ & 
-- (\regFile|DU_mem|s_memory~625_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \regFile|DU_mem|s_memory~625_q\,
	datad => \regFile|DU_mem|s_memory~881_q\,
	combout => \regFile|DU_mem|s_memory~1282_combout\);

-- Location: LCCOMB_X61_Y26_N30
\regFile|DU_mem|s_memory~1283\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1283_combout\ = (\displ|s_addrCounters[2][2]~q\ & ((\regFile|DU_mem|s_memory~1282_combout\ & ((\regFile|DU_mem|s_memory~1009_q\))) # (!\regFile|DU_mem|s_memory~1282_combout\ & (\regFile|DU_mem|s_memory~753_q\)))) # 
-- (!\displ|s_addrCounters[2][2]~q\ & (((\regFile|DU_mem|s_memory~1282_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \regFile|DU_mem|s_memory~753_q\,
	datac => \regFile|DU_mem|s_memory~1009_q\,
	datad => \regFile|DU_mem|s_memory~1282_combout\,
	combout => \regFile|DU_mem|s_memory~1283_combout\);

-- Location: FF_X66_Y24_N31
\regFile|DU_mem|s_memory~561\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux20~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1557_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~561_q\);

-- Location: LCCOMB_X66_Y24_N28
\regFile|DU_mem|s_memory~817feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~817feeder_combout\ = \alu|Mux20~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux20~3_combout\,
	combout => \regFile|DU_mem|s_memory~817feeder_combout\);

-- Location: FF_X66_Y24_N29
\regFile|DU_mem|s_memory~817\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~817feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1554_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~817_q\);

-- Location: LCCOMB_X66_Y24_N30
\regFile|DU_mem|s_memory~1286\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1286_combout\ = (\displ|s_addrCounters[2][3]~q\ & ((\displ|s_addrCounters[2][2]~q\) # ((\regFile|DU_mem|s_memory~817_q\)))) # (!\displ|s_addrCounters[2][3]~q\ & (!\displ|s_addrCounters[2][2]~q\ & 
-- (\regFile|DU_mem|s_memory~561_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \displ|s_addrCounters[2][2]~q\,
	datac => \regFile|DU_mem|s_memory~561_q\,
	datad => \regFile|DU_mem|s_memory~817_q\,
	combout => \regFile|DU_mem|s_memory~1286_combout\);

-- Location: LCCOMB_X73_Y28_N2
\regFile|DU_mem|s_memory~689feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~689feeder_combout\ = \alu|Mux20~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux20~3_combout\,
	combout => \regFile|DU_mem|s_memory~689feeder_combout\);

-- Location: FF_X73_Y28_N3
\regFile|DU_mem|s_memory~689\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~689feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1555_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~689_q\);

-- Location: FF_X72_Y28_N11
\regFile|DU_mem|s_memory~945\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux20~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1558_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~945_q\);

-- Location: LCCOMB_X72_Y28_N10
\regFile|DU_mem|s_memory~1287\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1287_combout\ = (\regFile|DU_mem|s_memory~1286_combout\ & (((\regFile|DU_mem|s_memory~945_q\) # (!\displ|s_addrCounters[2][2]~q\)))) # (!\regFile|DU_mem|s_memory~1286_combout\ & (\regFile|DU_mem|s_memory~689_q\ & 
-- ((\displ|s_addrCounters[2][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1286_combout\,
	datab => \regFile|DU_mem|s_memory~689_q\,
	datac => \regFile|DU_mem|s_memory~945_q\,
	datad => \displ|s_addrCounters[2][2]~q\,
	combout => \regFile|DU_mem|s_memory~1287_combout\);

-- Location: LCCOMB_X62_Y25_N16
\regFile|DU_mem|s_memory~721feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~721feeder_combout\ = \alu|Mux20~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux20~3_combout\,
	combout => \regFile|DU_mem|s_memory~721feeder_combout\);

-- Location: FF_X62_Y25_N17
\regFile|DU_mem|s_memory~721\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~721feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1543_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~721_q\);

-- Location: FF_X62_Y25_N23
\regFile|DU_mem|s_memory~593\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux20~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1546_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~593_q\);

-- Location: LCCOMB_X62_Y25_N22
\regFile|DU_mem|s_memory~1284\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1284_combout\ = (\displ|s_addrCounters[2][3]~q\ & (((\displ|s_addrCounters[2][2]~q\)))) # (!\displ|s_addrCounters[2][3]~q\ & ((\displ|s_addrCounters[2][2]~q\ & (\regFile|DU_mem|s_memory~721_q\)) # (!\displ|s_addrCounters[2][2]~q\ 
-- & ((\regFile|DU_mem|s_memory~593_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~721_q\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \regFile|DU_mem|s_memory~593_q\,
	datad => \displ|s_addrCounters[2][2]~q\,
	combout => \regFile|DU_mem|s_memory~1284_combout\);

-- Location: LCCOMB_X61_Y25_N4
\regFile|DU_mem|s_memory~849feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~849feeder_combout\ = \alu|Mux20~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux20~3_combout\,
	combout => \regFile|DU_mem|s_memory~849feeder_combout\);

-- Location: FF_X61_Y25_N5
\regFile|DU_mem|s_memory~849\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~849feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1544_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~849_q\);

-- Location: FF_X61_Y25_N27
\regFile|DU_mem|s_memory~977\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux20~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1548_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~977_q\);

-- Location: LCCOMB_X61_Y25_N26
\regFile|DU_mem|s_memory~1285\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1285_combout\ = (\regFile|DU_mem|s_memory~1284_combout\ & (((\regFile|DU_mem|s_memory~977_q\) # (!\displ|s_addrCounters[2][3]~q\)))) # (!\regFile|DU_mem|s_memory~1284_combout\ & (\regFile|DU_mem|s_memory~849_q\ & 
-- ((\displ|s_addrCounters[2][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1284_combout\,
	datab => \regFile|DU_mem|s_memory~849_q\,
	datac => \regFile|DU_mem|s_memory~977_q\,
	datad => \displ|s_addrCounters[2][3]~q\,
	combout => \regFile|DU_mem|s_memory~1285_combout\);

-- Location: LCCOMB_X61_Y25_N28
\regFile|DU_mem|s_memory~1288\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1288_combout\ = (\displ|s_addrCounters[2][1]~q\ & (((\displ|s_addrCounters[2][0]~q\)))) # (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~1285_combout\))) # 
-- (!\displ|s_addrCounters[2][0]~q\ & (\regFile|DU_mem|s_memory~1287_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \regFile|DU_mem|s_memory~1287_combout\,
	datac => \regFile|DU_mem|s_memory~1285_combout\,
	datad => \displ|s_addrCounters[2][0]~q\,
	combout => \regFile|DU_mem|s_memory~1288_combout\);

-- Location: LCCOMB_X61_Y25_N18
\regFile|DU_mem|s_memory~1291\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1291_combout\ = (\displ|s_addrCounters[2][1]~q\ & ((\regFile|DU_mem|s_memory~1288_combout\ & (\regFile|DU_mem|s_memory~1290_combout\)) # (!\regFile|DU_mem|s_memory~1288_combout\ & ((\regFile|DU_mem|s_memory~1283_combout\))))) # 
-- (!\displ|s_addrCounters[2][1]~q\ & (((\regFile|DU_mem|s_memory~1288_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \regFile|DU_mem|s_memory~1290_combout\,
	datac => \regFile|DU_mem|s_memory~1283_combout\,
	datad => \regFile|DU_mem|s_memory~1288_combout\,
	combout => \regFile|DU_mem|s_memory~1291_combout\);

-- Location: LCCOMB_X60_Y34_N8
\regFile|DU_mem|s_memory~337feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~337feeder_combout\ = \alu|Mux20~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux20~3_combout\,
	combout => \regFile|DU_mem|s_memory~337feeder_combout\);

-- Location: FF_X60_Y34_N9
\regFile|DU_mem|s_memory~337\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~337feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~337_q\);

-- Location: FF_X60_Y32_N21
\regFile|DU_mem|s_memory~305\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux20~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~305_q\);

-- Location: LCCOMB_X60_Y32_N20
\regFile|DU_mem|s_memory~1292\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1292_combout\ = (\displ|s_addrCounters[2][1]~q\ & (((\displ|s_addrCounters[2][0]~q\)))) # (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & (\regFile|DU_mem|s_memory~337_q\)) # (!\displ|s_addrCounters[2][0]~q\ 
-- & ((\regFile|DU_mem|s_memory~305_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \regFile|DU_mem|s_memory~337_q\,
	datac => \regFile|DU_mem|s_memory~305_q\,
	datad => \displ|s_addrCounters[2][0]~q\,
	combout => \regFile|DU_mem|s_memory~1292_combout\);

-- Location: FF_X72_Y32_N13
\regFile|DU_mem|s_memory~401\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux20~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~401_q\);

-- Location: LCCOMB_X73_Y36_N28
\regFile|DU_mem|s_memory~369feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~369feeder_combout\ = \alu|Mux20~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux20~3_combout\,
	combout => \regFile|DU_mem|s_memory~369feeder_combout\);

-- Location: FF_X73_Y36_N29
\regFile|DU_mem|s_memory~369\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~369feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~369_q\);

-- Location: LCCOMB_X72_Y32_N12
\regFile|DU_mem|s_memory~1293\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1293_combout\ = (\regFile|DU_mem|s_memory~1292_combout\ & (((\regFile|DU_mem|s_memory~401_q\)) # (!\displ|s_addrCounters[2][1]~q\))) # (!\regFile|DU_mem|s_memory~1292_combout\ & (\displ|s_addrCounters[2][1]~q\ & 
-- ((\regFile|DU_mem|s_memory~369_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1292_combout\,
	datab => \displ|s_addrCounters[2][1]~q\,
	datac => \regFile|DU_mem|s_memory~401_q\,
	datad => \regFile|DU_mem|s_memory~369_q\,
	combout => \regFile|DU_mem|s_memory~1293_combout\);

-- Location: FF_X62_Y32_N3
\regFile|DU_mem|s_memory~529\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \alu|Mux20~3_combout\,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~529_q\);

-- Location: FF_X61_Y28_N31
\regFile|DU_mem|s_memory~433\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux20~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~433_q\);

-- Location: LCCOMB_X61_Y28_N20
\regFile|DU_mem|s_memory~497feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~497feeder_combout\ = \alu|Mux20~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux20~3_combout\,
	combout => \regFile|DU_mem|s_memory~497feeder_combout\);

-- Location: FF_X61_Y28_N21
\regFile|DU_mem|s_memory~497\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~497feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~497_q\);

-- Location: LCCOMB_X61_Y28_N30
\regFile|DU_mem|s_memory~1299\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1299_combout\ = (\displ|s_addrCounters[2][0]~q\ & (\displ|s_addrCounters[2][1]~q\)) # (!\displ|s_addrCounters[2][0]~q\ & ((\displ|s_addrCounters[2][1]~q\ & ((\regFile|DU_mem|s_memory~497_q\))) # (!\displ|s_addrCounters[2][1]~q\ & 
-- (\regFile|DU_mem|s_memory~433_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \displ|s_addrCounters[2][1]~q\,
	datac => \regFile|DU_mem|s_memory~433_q\,
	datad => \regFile|DU_mem|s_memory~497_q\,
	combout => \regFile|DU_mem|s_memory~1299_combout\);

-- Location: FF_X62_Y28_N17
\regFile|DU_mem|s_memory~465\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux20~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~465_q\);

-- Location: LCCOMB_X62_Y28_N16
\regFile|DU_mem|s_memory~1300\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1300_combout\ = (\regFile|DU_mem|s_memory~1299_combout\ & ((\regFile|DU_mem|s_memory~529_q\) # ((!\displ|s_addrCounters[2][0]~q\)))) # (!\regFile|DU_mem|s_memory~1299_combout\ & (((\regFile|DU_mem|s_memory~465_q\ & 
-- \displ|s_addrCounters[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~529_q\,
	datab => \regFile|DU_mem|s_memory~1299_combout\,
	datac => \regFile|DU_mem|s_memory~465_q\,
	datad => \displ|s_addrCounters[2][0]~q\,
	combout => \regFile|DU_mem|s_memory~1300_combout\);

-- Location: LCCOMB_X61_Y35_N20
\regFile|DU_mem|s_memory~113feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~113feeder_combout\ = \alu|Mux20~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux20~3_combout\,
	combout => \regFile|DU_mem|s_memory~113feeder_combout\);

-- Location: FF_X61_Y35_N21
\regFile|DU_mem|s_memory~113\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~113feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~113_q\);

-- Location: FF_X60_Y29_N31
\regFile|DU_mem|s_memory~49\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux20~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~49_q\);

-- Location: LCCOMB_X60_Y29_N20
\regFile|DU_mem|s_memory~81feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~81feeder_combout\ = \alu|Mux20~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux20~3_combout\,
	combout => \regFile|DU_mem|s_memory~81feeder_combout\);

-- Location: FF_X60_Y29_N21
\regFile|DU_mem|s_memory~81\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~81feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~81_q\);

-- Location: LCCOMB_X60_Y29_N30
\regFile|DU_mem|s_memory~1296\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1296_combout\ = (\displ|s_addrCounters[2][0]~q\ & ((\displ|s_addrCounters[2][1]~q\) # ((\regFile|DU_mem|s_memory~81_q\)))) # (!\displ|s_addrCounters[2][0]~q\ & (!\displ|s_addrCounters[2][1]~q\ & (\regFile|DU_mem|s_memory~49_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \displ|s_addrCounters[2][1]~q\,
	datac => \regFile|DU_mem|s_memory~49_q\,
	datad => \regFile|DU_mem|s_memory~81_q\,
	combout => \regFile|DU_mem|s_memory~1296_combout\);

-- Location: FF_X62_Y28_N27
\regFile|DU_mem|s_memory~145\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux20~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~145_q\);

-- Location: LCCOMB_X62_Y28_N26
\regFile|DU_mem|s_memory~1297\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1297_combout\ = (\regFile|DU_mem|s_memory~1296_combout\ & (((\regFile|DU_mem|s_memory~145_q\) # (!\displ|s_addrCounters[2][1]~q\)))) # (!\regFile|DU_mem|s_memory~1296_combout\ & (\regFile|DU_mem|s_memory~113_q\ & 
-- ((\displ|s_addrCounters[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~113_q\,
	datab => \regFile|DU_mem|s_memory~1296_combout\,
	datac => \regFile|DU_mem|s_memory~145_q\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \regFile|DU_mem|s_memory~1297_combout\);

-- Location: FF_X61_Y29_N3
\regFile|DU_mem|s_memory~177\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux20~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~177_q\);

-- Location: LCCOMB_X63_Y32_N8
\regFile|DU_mem|s_memory~241feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~241feeder_combout\ = \alu|Mux20~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux20~3_combout\,
	combout => \regFile|DU_mem|s_memory~241feeder_combout\);

-- Location: FF_X63_Y32_N9
\regFile|DU_mem|s_memory~241\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~241feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~241_q\);

-- Location: LCCOMB_X61_Y29_N2
\regFile|DU_mem|s_memory~1294\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1294_combout\ = (\displ|s_addrCounters[2][0]~q\ & (\displ|s_addrCounters[2][1]~q\)) # (!\displ|s_addrCounters[2][0]~q\ & ((\displ|s_addrCounters[2][1]~q\ & ((\regFile|DU_mem|s_memory~241_q\))) # (!\displ|s_addrCounters[2][1]~q\ & 
-- (\regFile|DU_mem|s_memory~177_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \displ|s_addrCounters[2][1]~q\,
	datac => \regFile|DU_mem|s_memory~177_q\,
	datad => \regFile|DU_mem|s_memory~241_q\,
	combout => \regFile|DU_mem|s_memory~1294_combout\);

-- Location: FF_X65_Y25_N31
\regFile|DU_mem|s_memory~273\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux20~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~273_q\);

-- Location: LCCOMB_X65_Y25_N16
\regFile|DU_mem|s_memory~209feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~209feeder_combout\ = \alu|Mux20~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux20~3_combout\,
	combout => \regFile|DU_mem|s_memory~209feeder_combout\);

-- Location: FF_X65_Y25_N17
\regFile|DU_mem|s_memory~209\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~209feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~209_q\);

-- Location: LCCOMB_X65_Y25_N30
\regFile|DU_mem|s_memory~1295\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1295_combout\ = (\regFile|DU_mem|s_memory~1294_combout\ & (((\regFile|DU_mem|s_memory~273_q\)) # (!\displ|s_addrCounters[2][0]~q\))) # (!\regFile|DU_mem|s_memory~1294_combout\ & (\displ|s_addrCounters[2][0]~q\ & 
-- ((\regFile|DU_mem|s_memory~209_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1294_combout\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \regFile|DU_mem|s_memory~273_q\,
	datad => \regFile|DU_mem|s_memory~209_q\,
	combout => \regFile|DU_mem|s_memory~1295_combout\);

-- Location: LCCOMB_X65_Y25_N0
\regFile|DU_mem|s_memory~1298\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1298_combout\ = (\displ|s_addrCounters[2][2]~q\ & (((\regFile|DU_mem|s_memory~1295_combout\) # (\displ|s_addrCounters[2][3]~q\)))) # (!\displ|s_addrCounters[2][2]~q\ & (\regFile|DU_mem|s_memory~1297_combout\ & 
-- ((!\displ|s_addrCounters[2][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1297_combout\,
	datab => \displ|s_addrCounters[2][2]~q\,
	datac => \regFile|DU_mem|s_memory~1295_combout\,
	datad => \displ|s_addrCounters[2][3]~q\,
	combout => \regFile|DU_mem|s_memory~1298_combout\);

-- Location: LCCOMB_X72_Y28_N0
\regFile|DU_mem|s_memory~1301\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1301_combout\ = (\regFile|DU_mem|s_memory~1298_combout\ & (((\regFile|DU_mem|s_memory~1300_combout\) # (!\displ|s_addrCounters[2][3]~q\)))) # (!\regFile|DU_mem|s_memory~1298_combout\ & (\regFile|DU_mem|s_memory~1293_combout\ & 
-- ((\displ|s_addrCounters[2][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1293_combout\,
	datab => \regFile|DU_mem|s_memory~1300_combout\,
	datac => \regFile|DU_mem|s_memory~1298_combout\,
	datad => \displ|s_addrCounters[2][3]~q\,
	combout => \regFile|DU_mem|s_memory~1301_combout\);

-- Location: LCCOMB_X72_Y26_N16
\regFile|DU_mem|readData[11]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|readData[11]~74_combout\ = (\displ|s_addrCounters[2][4]~q\ & (\regFile|DU_mem|s_memory~1291_combout\)) # (!\displ|s_addrCounters[2][4]~q\ & (((\regFile|DU_mem|s_memory~1301_combout\ & !\regFile|DU_mem|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1291_combout\,
	datab => \regFile|DU_mem|s_memory~1301_combout\,
	datac => \regFile|DU_mem|Equal0~0_combout\,
	datad => \displ|s_addrCounters[2][4]~q\,
	combout => \regFile|DU_mem|readData[11]~74_combout\);

-- Location: LCCOMB_X68_Y33_N14
\pcUp|s_pc[8]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \pcUp|s_pc[8]~42_combout\ = (\pcUp|s_pc\(8) & (\pcUp|s_pc[7]~41\ $ (GND))) # (!\pcUp|s_pc\(8) & (!\pcUp|s_pc[7]~41\ & VCC))
-- \pcUp|s_pc[8]~43\ = CARRY((\pcUp|s_pc\(8) & !\pcUp|s_pc[7]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pcUp|s_pc\(8),
	datad => VCC,
	cin => \pcUp|s_pc[7]~41\,
	combout => \pcUp|s_pc[8]~42_combout\,
	cout => \pcUp|s_pc[8]~43\);

-- Location: FF_X68_Y33_N15
\pcUp|s_pc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \pcUp|s_pc[8]~42_combout\,
	sclr => \ALT_INV_KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcUp|s_pc\(8));

-- Location: LCCOMB_X68_Y33_N16
\pcUp|s_pc[9]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \pcUp|s_pc[9]~44_combout\ = (\pcUp|s_pc\(9) & (!\pcUp|s_pc[8]~43\)) # (!\pcUp|s_pc\(9) & ((\pcUp|s_pc[8]~43\) # (GND)))
-- \pcUp|s_pc[9]~45\ = CARRY((!\pcUp|s_pc[8]~43\) # (!\pcUp|s_pc\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pcUp|s_pc\(9),
	datad => VCC,
	cin => \pcUp|s_pc[8]~43\,
	combout => \pcUp|s_pc[9]~44_combout\,
	cout => \pcUp|s_pc[9]~45\);

-- Location: FF_X68_Y33_N17
\pcUp|s_pc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \pcUp|s_pc[9]~44_combout\,
	sclr => \ALT_INV_KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcUp|s_pc\(9));

-- Location: LCCOMB_X68_Y33_N18
\pcUp|s_pc[10]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \pcUp|s_pc[10]~46_combout\ = (\pcUp|s_pc\(10) & (\pcUp|s_pc[9]~45\ $ (GND))) # (!\pcUp|s_pc\(10) & (!\pcUp|s_pc[9]~45\ & VCC))
-- \pcUp|s_pc[10]~47\ = CARRY((\pcUp|s_pc\(10) & !\pcUp|s_pc[9]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pcUp|s_pc\(10),
	datad => VCC,
	cin => \pcUp|s_pc[9]~45\,
	combout => \pcUp|s_pc[10]~46_combout\,
	cout => \pcUp|s_pc[10]~47\);

-- Location: FF_X68_Y33_N19
\pcUp|s_pc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \pcUp|s_pc[10]~46_combout\,
	sclr => \ALT_INV_KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcUp|s_pc\(10));

-- Location: LCCOMB_X68_Y33_N20
\pcUp|s_pc[11]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \pcUp|s_pc[11]~48_combout\ = (\pcUp|s_pc\(11) & (!\pcUp|s_pc[10]~47\)) # (!\pcUp|s_pc\(11) & ((\pcUp|s_pc[10]~47\) # (GND)))
-- \pcUp|s_pc[11]~49\ = CARRY((!\pcUp|s_pc[10]~47\) # (!\pcUp|s_pc\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pcUp|s_pc\(11),
	datad => VCC,
	cin => \pcUp|s_pc[10]~47\,
	combout => \pcUp|s_pc[11]~48_combout\,
	cout => \pcUp|s_pc[11]~49\);

-- Location: FF_X68_Y33_N21
\pcUp|s_pc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \pcUp|s_pc[11]~48_combout\,
	sclr => \ALT_INV_KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcUp|s_pc\(11));

-- Location: LCCOMB_X77_Y22_N10
\intMem|Mux26~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \intMem|Mux26~5_combout\ = ((\displ|s_addrCounters[1][3]~q\ & ((\displ|s_addrCounters[1][1]~q\) # (\displ|s_addrCounters[1][2]~q\)))) # (!\intMem|Mux26~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[1][3]~q\,
	datab => \intMem|Mux26~4_combout\,
	datac => \displ|s_addrCounters[1][1]~q\,
	datad => \displ|s_addrCounters[1][2]~q\,
	combout => \intMem|Mux26~5_combout\);

-- Location: LCCOMB_X80_Y22_N8
\intMem|Mux37~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \intMem|Mux37~0_combout\ = (\displ|s_addrCounters[1][0]~q\ & (\intMem|Mux26~5_combout\)) # (!\displ|s_addrCounters[1][0]~q\ & (((!\displ|s_addrCounters[1][1]~q\) # (!\intMem|Mux26~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[1][0]~q\,
	datab => \intMem|Mux26~5_combout\,
	datac => \intMem|Mux26~9_combout\,
	datad => \displ|s_addrCounters[1][1]~q\,
	combout => \intMem|Mux37~0_combout\);

-- Location: LCCOMB_X92_Y19_N16
\displ|Mux26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux26~0_combout\ = (\SW[0]~input_o\ & ((\SW[1]~input_o\) # ((!\intMem|Mux37~0_combout\)))) # (!\SW[0]~input_o\ & (!\SW[1]~input_o\ & (\pcUp|s_pc\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \SW[1]~input_o\,
	datac => \pcUp|s_pc\(11),
	datad => \intMem|Mux37~0_combout\,
	combout => \displ|Mux26~0_combout\);

-- Location: LCCOMB_X92_Y19_N10
\displ|Mux26~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux26~1_combout\ = (\SW[1]~input_o\ & ((\displ|Mux26~0_combout\ & (\alu|Mux20~3_combout\)) # (!\displ|Mux26~0_combout\ & ((\regFile|DU_mem|readData[11]~74_combout\))))) # (!\SW[1]~input_o\ & (((\displ|Mux26~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux20~3_combout\,
	datab => \SW[1]~input_o\,
	datac => \regFile|DU_mem|readData[11]~74_combout\,
	datad => \displ|Mux26~0_combout\,
	combout => \displ|Mux26~1_combout\);

-- Location: FF_X61_Y28_N15
\regFile|DU_mem|s_memory~432\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux21~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~432_q\);

-- Location: LCCOMB_X62_Y28_N12
\regFile|DU_mem|s_memory~464feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~464feeder_combout\ = \alu|Mux21~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux21~3_combout\,
	combout => \regFile|DU_mem|s_memory~464feeder_combout\);

-- Location: FF_X62_Y28_N13
\regFile|DU_mem|s_memory~464\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~464feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~464_q\);

-- Location: LCCOMB_X61_Y28_N14
\regFile|DU_mem|s_memory~1279\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1279_combout\ = (\displ|s_addrCounters[2][0]~q\ & ((\displ|s_addrCounters[2][1]~q\) # ((\regFile|DU_mem|s_memory~464_q\)))) # (!\displ|s_addrCounters[2][0]~q\ & (!\displ|s_addrCounters[2][1]~q\ & 
-- (\regFile|DU_mem|s_memory~432_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \displ|s_addrCounters[2][1]~q\,
	datac => \regFile|DU_mem|s_memory~432_q\,
	datad => \regFile|DU_mem|s_memory~464_q\,
	combout => \regFile|DU_mem|s_memory~1279_combout\);

-- Location: FF_X61_Y28_N9
\regFile|DU_mem|s_memory~496\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux21~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~496_q\);

-- Location: FF_X66_Y28_N31
\regFile|DU_mem|s_memory~528\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \alu|Mux21~3_combout\,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~528_q\);

-- Location: LCCOMB_X61_Y28_N8
\regFile|DU_mem|s_memory~1280\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1280_combout\ = (\regFile|DU_mem|s_memory~1279_combout\ & (((\regFile|DU_mem|s_memory~528_q\)) # (!\displ|s_addrCounters[2][1]~q\))) # (!\regFile|DU_mem|s_memory~1279_combout\ & (\displ|s_addrCounters[2][1]~q\ & 
-- (\regFile|DU_mem|s_memory~496_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1279_combout\,
	datab => \displ|s_addrCounters[2][1]~q\,
	datac => \regFile|DU_mem|s_memory~496_q\,
	datad => \regFile|DU_mem|s_memory~528_q\,
	combout => \regFile|DU_mem|s_memory~1280_combout\);

-- Location: FF_X67_Y30_N31
\regFile|DU_mem|s_memory~112\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux21~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~112_q\);

-- Location: FF_X60_Y29_N19
\regFile|DU_mem|s_memory~48\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux21~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~48_q\);

-- Location: LCCOMB_X60_Y29_N18
\regFile|DU_mem|s_memory~1276\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1276_combout\ = (\displ|s_addrCounters[2][1]~q\ & ((\regFile|DU_mem|s_memory~112_q\) # ((\displ|s_addrCounters[2][0]~q\)))) # (!\displ|s_addrCounters[2][1]~q\ & (((\regFile|DU_mem|s_memory~48_q\ & 
-- !\displ|s_addrCounters[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~112_q\,
	datab => \displ|s_addrCounters[2][1]~q\,
	datac => \regFile|DU_mem|s_memory~48_q\,
	datad => \displ|s_addrCounters[2][0]~q\,
	combout => \regFile|DU_mem|s_memory~1276_combout\);

-- Location: FF_X62_Y28_N3
\regFile|DU_mem|s_memory~144\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux21~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~144_q\);

-- Location: LCCOMB_X60_Y27_N30
\regFile|DU_mem|s_memory~80feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~80feeder_combout\ = \alu|Mux21~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux21~3_combout\,
	combout => \regFile|DU_mem|s_memory~80feeder_combout\);

-- Location: FF_X60_Y27_N31
\regFile|DU_mem|s_memory~80\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~80feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~80_q\);

-- Location: LCCOMB_X62_Y28_N2
\regFile|DU_mem|s_memory~1277\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1277_combout\ = (\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~1276_combout\ & (\regFile|DU_mem|s_memory~144_q\)) # (!\regFile|DU_mem|s_memory~1276_combout\ & ((\regFile|DU_mem|s_memory~80_q\))))) # 
-- (!\displ|s_addrCounters[2][0]~q\ & (\regFile|DU_mem|s_memory~1276_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \regFile|DU_mem|s_memory~1276_combout\,
	datac => \regFile|DU_mem|s_memory~144_q\,
	datad => \regFile|DU_mem|s_memory~80_q\,
	combout => \regFile|DU_mem|s_memory~1277_combout\);

-- Location: LCCOMB_X74_Y34_N0
\regFile|DU_mem|s_memory~336feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~336feeder_combout\ = \alu|Mux21~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux21~3_combout\,
	combout => \regFile|DU_mem|s_memory~336feeder_combout\);

-- Location: FF_X74_Y34_N1
\regFile|DU_mem|s_memory~336\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~336feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~336_q\);

-- Location: FF_X66_Y28_N29
\regFile|DU_mem|s_memory~400\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux21~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~400_q\);

-- Location: FF_X69_Y34_N7
\regFile|DU_mem|s_memory~368\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux21~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~368_q\);

-- Location: FF_X63_Y30_N7
\regFile|DU_mem|s_memory~304\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux21~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~304_q\);

-- Location: LCCOMB_X63_Y30_N6
\regFile|DU_mem|s_memory~1274\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1274_combout\ = (\displ|s_addrCounters[2][0]~q\ & (((\displ|s_addrCounters[2][1]~q\)))) # (!\displ|s_addrCounters[2][0]~q\ & ((\displ|s_addrCounters[2][1]~q\ & (\regFile|DU_mem|s_memory~368_q\)) # (!\displ|s_addrCounters[2][1]~q\ 
-- & ((\regFile|DU_mem|s_memory~304_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \regFile|DU_mem|s_memory~368_q\,
	datac => \regFile|DU_mem|s_memory~304_q\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \regFile|DU_mem|s_memory~1274_combout\);

-- Location: LCCOMB_X66_Y28_N28
\regFile|DU_mem|s_memory~1275\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1275_combout\ = (\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~1274_combout\ & ((\regFile|DU_mem|s_memory~400_q\))) # (!\regFile|DU_mem|s_memory~1274_combout\ & (\regFile|DU_mem|s_memory~336_q\)))) # 
-- (!\displ|s_addrCounters[2][0]~q\ & (((\regFile|DU_mem|s_memory~1274_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \regFile|DU_mem|s_memory~336_q\,
	datac => \regFile|DU_mem|s_memory~400_q\,
	datad => \regFile|DU_mem|s_memory~1274_combout\,
	combout => \regFile|DU_mem|s_memory~1275_combout\);

-- Location: LCCOMB_X67_Y24_N22
\regFile|DU_mem|s_memory~1278\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1278_combout\ = (\displ|s_addrCounters[2][3]~q\ & (((\regFile|DU_mem|s_memory~1275_combout\) # (\displ|s_addrCounters[2][2]~q\)))) # (!\displ|s_addrCounters[2][3]~q\ & (\regFile|DU_mem|s_memory~1277_combout\ & 
-- ((!\displ|s_addrCounters[2][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1277_combout\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \regFile|DU_mem|s_memory~1275_combout\,
	datad => \displ|s_addrCounters[2][2]~q\,
	combout => \regFile|DU_mem|s_memory~1278_combout\);

-- Location: FF_X70_Y27_N5
\regFile|DU_mem|s_memory~240\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux21~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~240_q\);

-- Location: FF_X65_Y27_N9
\regFile|DU_mem|s_memory~272\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux21~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~272_q\);

-- Location: FF_X68_Y24_N21
\regFile|DU_mem|s_memory~176\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux21~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~176_q\);

-- Location: LCCOMB_X68_Y24_N10
\regFile|DU_mem|s_memory~208feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~208feeder_combout\ = \alu|Mux21~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux21~3_combout\,
	combout => \regFile|DU_mem|s_memory~208feeder_combout\);

-- Location: FF_X68_Y24_N11
\regFile|DU_mem|s_memory~208\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~208feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~208_q\);

-- Location: LCCOMB_X68_Y24_N20
\regFile|DU_mem|s_memory~1272\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1272_combout\ = (\displ|s_addrCounters[2][1]~q\ & (\displ|s_addrCounters[2][0]~q\)) # (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~208_q\))) # (!\displ|s_addrCounters[2][0]~q\ & 
-- (\regFile|DU_mem|s_memory~176_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \regFile|DU_mem|s_memory~176_q\,
	datad => \regFile|DU_mem|s_memory~208_q\,
	combout => \regFile|DU_mem|s_memory~1272_combout\);

-- Location: LCCOMB_X65_Y27_N8
\regFile|DU_mem|s_memory~1273\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1273_combout\ = (\displ|s_addrCounters[2][1]~q\ & ((\regFile|DU_mem|s_memory~1272_combout\ & ((\regFile|DU_mem|s_memory~272_q\))) # (!\regFile|DU_mem|s_memory~1272_combout\ & (\regFile|DU_mem|s_memory~240_q\)))) # 
-- (!\displ|s_addrCounters[2][1]~q\ & (((\regFile|DU_mem|s_memory~1272_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~240_q\,
	datab => \displ|s_addrCounters[2][1]~q\,
	datac => \regFile|DU_mem|s_memory~272_q\,
	datad => \regFile|DU_mem|s_memory~1272_combout\,
	combout => \regFile|DU_mem|s_memory~1273_combout\);

-- Location: LCCOMB_X67_Y24_N4
\regFile|DU_mem|s_memory~1281\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1281_combout\ = (\displ|s_addrCounters[2][2]~q\ & ((\regFile|DU_mem|s_memory~1278_combout\ & (\regFile|DU_mem|s_memory~1280_combout\)) # (!\regFile|DU_mem|s_memory~1278_combout\ & ((\regFile|DU_mem|s_memory~1273_combout\))))) # 
-- (!\displ|s_addrCounters[2][2]~q\ & (((\regFile|DU_mem|s_memory~1278_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1280_combout\,
	datab => \displ|s_addrCounters[2][2]~q\,
	datac => \regFile|DU_mem|s_memory~1278_combout\,
	datad => \regFile|DU_mem|s_memory~1273_combout\,
	combout => \regFile|DU_mem|s_memory~1281_combout\);

-- Location: LCCOMB_X66_Y25_N22
\regFile|DU_mem|s_memory~784feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~784feeder_combout\ = \alu|Mux21~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux21~3_combout\,
	combout => \regFile|DU_mem|s_memory~784feeder_combout\);

-- Location: FF_X66_Y25_N23
\regFile|DU_mem|s_memory~784\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~784feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1559_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~784_q\);

-- Location: FF_X67_Y25_N29
\regFile|DU_mem|s_memory~1040\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux21~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1562_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~1040_q\);

-- Location: FF_X66_Y25_N29
\regFile|DU_mem|s_memory~656\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux21~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1561_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~656_q\);

-- Location: LCCOMB_X67_Y25_N26
\regFile|DU_mem|s_memory~912feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~912feeder_combout\ = \alu|Mux21~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux21~3_combout\,
	combout => \regFile|DU_mem|s_memory~912feeder_combout\);

-- Location: FF_X67_Y25_N27
\regFile|DU_mem|s_memory~912\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~912feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1560_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~912_q\);

-- Location: LCCOMB_X66_Y25_N28
\regFile|DU_mem|s_memory~1269\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1269_combout\ = (\displ|s_addrCounters[2][2]~q\ & (\displ|s_addrCounters[2][3]~q\)) # (!\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~912_q\))) # (!\displ|s_addrCounters[2][3]~q\ & 
-- (\regFile|DU_mem|s_memory~656_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \regFile|DU_mem|s_memory~656_q\,
	datad => \regFile|DU_mem|s_memory~912_q\,
	combout => \regFile|DU_mem|s_memory~1269_combout\);

-- Location: LCCOMB_X67_Y25_N28
\regFile|DU_mem|s_memory~1270\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1270_combout\ = (\displ|s_addrCounters[2][2]~q\ & ((\regFile|DU_mem|s_memory~1269_combout\ & ((\regFile|DU_mem|s_memory~1040_q\))) # (!\regFile|DU_mem|s_memory~1269_combout\ & (\regFile|DU_mem|s_memory~784_q\)))) # 
-- (!\displ|s_addrCounters[2][2]~q\ & (((\regFile|DU_mem|s_memory~1269_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \regFile|DU_mem|s_memory~784_q\,
	datac => \regFile|DU_mem|s_memory~1040_q\,
	datad => \regFile|DU_mem|s_memory~1269_combout\,
	combout => \regFile|DU_mem|s_memory~1270_combout\);

-- Location: LCCOMB_X63_Y26_N20
\regFile|DU_mem|s_memory~880feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~880feeder_combout\ = \alu|Mux21~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux21~3_combout\,
	combout => \regFile|DU_mem|s_memory~880feeder_combout\);

-- Location: FF_X63_Y26_N21
\regFile|DU_mem|s_memory~880\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~880feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1549_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~880_q\);

-- Location: FF_X63_Y26_N3
\regFile|DU_mem|s_memory~1008\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux21~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1553_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~1008_q\);

-- Location: LCCOMB_X66_Y26_N18
\regFile|DU_mem|s_memory~752feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~752feeder_combout\ = \alu|Mux21~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux21~3_combout\,
	combout => \regFile|DU_mem|s_memory~752feeder_combout\);

-- Location: FF_X66_Y26_N19
\regFile|DU_mem|s_memory~752\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~752feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1550_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~752_q\);

-- Location: FF_X66_Y26_N1
\regFile|DU_mem|s_memory~624\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux21~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1551_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~624_q\);

-- Location: LCCOMB_X66_Y26_N0
\regFile|DU_mem|s_memory~1264\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1264_combout\ = (\displ|s_addrCounters[2][2]~q\ & ((\regFile|DU_mem|s_memory~752_q\) # ((\displ|s_addrCounters[2][3]~q\)))) # (!\displ|s_addrCounters[2][2]~q\ & (((\regFile|DU_mem|s_memory~624_q\ & 
-- !\displ|s_addrCounters[2][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \regFile|DU_mem|s_memory~752_q\,
	datac => \regFile|DU_mem|s_memory~624_q\,
	datad => \displ|s_addrCounters[2][3]~q\,
	combout => \regFile|DU_mem|s_memory~1264_combout\);

-- Location: LCCOMB_X63_Y26_N2
\regFile|DU_mem|s_memory~1265\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1265_combout\ = (\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~1264_combout\ & ((\regFile|DU_mem|s_memory~1008_q\))) # (!\regFile|DU_mem|s_memory~1264_combout\ & (\regFile|DU_mem|s_memory~880_q\)))) # 
-- (!\displ|s_addrCounters[2][3]~q\ & (((\regFile|DU_mem|s_memory~1264_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \regFile|DU_mem|s_memory~880_q\,
	datac => \regFile|DU_mem|s_memory~1008_q\,
	datad => \regFile|DU_mem|s_memory~1264_combout\,
	combout => \regFile|DU_mem|s_memory~1265_combout\);

-- Location: FF_X66_Y24_N27
\regFile|DU_mem|s_memory~560\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux21~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1557_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~560_q\);

-- Location: LCCOMB_X67_Y24_N26
\regFile|DU_mem|s_memory~688feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~688feeder_combout\ = \alu|Mux21~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux21~3_combout\,
	combout => \regFile|DU_mem|s_memory~688feeder_combout\);

-- Location: FF_X67_Y24_N27
\regFile|DU_mem|s_memory~688\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~688feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1555_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~688_q\);

-- Location: LCCOMB_X66_Y24_N26
\regFile|DU_mem|s_memory~1266\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1266_combout\ = (\displ|s_addrCounters[2][3]~q\ & (\displ|s_addrCounters[2][2]~q\)) # (!\displ|s_addrCounters[2][3]~q\ & ((\displ|s_addrCounters[2][2]~q\ & ((\regFile|DU_mem|s_memory~688_q\))) # (!\displ|s_addrCounters[2][2]~q\ & 
-- (\regFile|DU_mem|s_memory~560_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \displ|s_addrCounters[2][2]~q\,
	datac => \regFile|DU_mem|s_memory~560_q\,
	datad => \regFile|DU_mem|s_memory~688_q\,
	combout => \regFile|DU_mem|s_memory~1266_combout\);

-- Location: FF_X67_Y24_N21
\regFile|DU_mem|s_memory~944\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux21~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1558_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~944_q\);

-- Location: LCCOMB_X66_Y24_N24
\regFile|DU_mem|s_memory~816feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~816feeder_combout\ = \alu|Mux21~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux21~3_combout\,
	combout => \regFile|DU_mem|s_memory~816feeder_combout\);

-- Location: FF_X66_Y24_N25
\regFile|DU_mem|s_memory~816\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~816feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1554_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~816_q\);

-- Location: LCCOMB_X67_Y24_N20
\regFile|DU_mem|s_memory~1267\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1267_combout\ = (\regFile|DU_mem|s_memory~1266_combout\ & (((\regFile|DU_mem|s_memory~944_q\)) # (!\displ|s_addrCounters[2][3]~q\))) # (!\regFile|DU_mem|s_memory~1266_combout\ & (\displ|s_addrCounters[2][3]~q\ & 
-- ((\regFile|DU_mem|s_memory~816_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1266_combout\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \regFile|DU_mem|s_memory~944_q\,
	datad => \regFile|DU_mem|s_memory~816_q\,
	combout => \regFile|DU_mem|s_memory~1267_combout\);

-- Location: LCCOMB_X67_Y24_N18
\regFile|DU_mem|s_memory~1268\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1268_combout\ = (\displ|s_addrCounters[2][0]~q\ & (\displ|s_addrCounters[2][1]~q\)) # (!\displ|s_addrCounters[2][0]~q\ & ((\displ|s_addrCounters[2][1]~q\ & (\regFile|DU_mem|s_memory~1265_combout\)) # 
-- (!\displ|s_addrCounters[2][1]~q\ & ((\regFile|DU_mem|s_memory~1267_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \displ|s_addrCounters[2][1]~q\,
	datac => \regFile|DU_mem|s_memory~1265_combout\,
	datad => \regFile|DU_mem|s_memory~1267_combout\,
	combout => \regFile|DU_mem|s_memory~1268_combout\);

-- Location: FF_X61_Y27_N27
\regFile|DU_mem|s_memory~592\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux21~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1546_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~592_q\);

-- Location: LCCOMB_X61_Y27_N24
\regFile|DU_mem|s_memory~848feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~848feeder_combout\ = \alu|Mux21~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux21~3_combout\,
	combout => \regFile|DU_mem|s_memory~848feeder_combout\);

-- Location: FF_X61_Y27_N25
\regFile|DU_mem|s_memory~848\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~848feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1544_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~848_q\);

-- Location: LCCOMB_X61_Y27_N26
\regFile|DU_mem|s_memory~1262\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1262_combout\ = (\displ|s_addrCounters[2][2]~q\ & (\displ|s_addrCounters[2][3]~q\)) # (!\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~848_q\))) # (!\displ|s_addrCounters[2][3]~q\ & 
-- (\regFile|DU_mem|s_memory~592_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \regFile|DU_mem|s_memory~592_q\,
	datad => \regFile|DU_mem|s_memory~848_q\,
	combout => \regFile|DU_mem|s_memory~1262_combout\);

-- Location: FF_X59_Y26_N23
\regFile|DU_mem|s_memory~976\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux21~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1548_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~976_q\);

-- Location: LCCOMB_X59_Y26_N16
\regFile|DU_mem|s_memory~720feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~720feeder_combout\ = \alu|Mux21~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux21~3_combout\,
	combout => \regFile|DU_mem|s_memory~720feeder_combout\);

-- Location: FF_X59_Y26_N17
\regFile|DU_mem|s_memory~720\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~720feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1543_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~720_q\);

-- Location: LCCOMB_X59_Y26_N22
\regFile|DU_mem|s_memory~1263\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1263_combout\ = (\regFile|DU_mem|s_memory~1262_combout\ & (((\regFile|DU_mem|s_memory~976_q\)) # (!\displ|s_addrCounters[2][2]~q\))) # (!\regFile|DU_mem|s_memory~1262_combout\ & (\displ|s_addrCounters[2][2]~q\ & 
-- ((\regFile|DU_mem|s_memory~720_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1262_combout\,
	datab => \displ|s_addrCounters[2][2]~q\,
	datac => \regFile|DU_mem|s_memory~976_q\,
	datad => \regFile|DU_mem|s_memory~720_q\,
	combout => \regFile|DU_mem|s_memory~1263_combout\);

-- Location: LCCOMB_X67_Y24_N0
\regFile|DU_mem|s_memory~1271\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1271_combout\ = (\regFile|DU_mem|s_memory~1268_combout\ & ((\regFile|DU_mem|s_memory~1270_combout\) # ((!\displ|s_addrCounters[2][0]~q\)))) # (!\regFile|DU_mem|s_memory~1268_combout\ & (((\regFile|DU_mem|s_memory~1263_combout\ & 
-- \displ|s_addrCounters[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1270_combout\,
	datab => \regFile|DU_mem|s_memory~1268_combout\,
	datac => \regFile|DU_mem|s_memory~1263_combout\,
	datad => \displ|s_addrCounters[2][0]~q\,
	combout => \regFile|DU_mem|s_memory~1271_combout\);

-- Location: LCCOMB_X67_Y24_N30
\regFile|DU_mem|readData[10]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|readData[10]~73_combout\ = (\displ|s_addrCounters[2][4]~q\ & (((\regFile|DU_mem|s_memory~1271_combout\)))) # (!\displ|s_addrCounters[2][4]~q\ & (!\regFile|DU_mem|Equal0~0_combout\ & (\regFile|DU_mem|s_memory~1281_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|Equal0~0_combout\,
	datab => \displ|s_addrCounters[2][4]~q\,
	datac => \regFile|DU_mem|s_memory~1281_combout\,
	datad => \regFile|DU_mem|s_memory~1271_combout\,
	combout => \regFile|DU_mem|readData[10]~73_combout\);

-- Location: LCCOMB_X92_Y19_N24
\displ|Mux27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux27~0_combout\ = (\SW[1]~input_o\ & (((\SW[0]~input_o\) # (\regFile|DU_mem|readData[10]~73_combout\)))) # (!\SW[1]~input_o\ & (\pcUp|s_pc\(10) & (!\SW[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcUp|s_pc\(10),
	datab => \SW[1]~input_o\,
	datac => \SW[0]~input_o\,
	datad => \regFile|DU_mem|readData[10]~73_combout\,
	combout => \displ|Mux27~0_combout\);

-- Location: LCCOMB_X92_Y19_N2
\displ|Mux27~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux27~1_combout\ = (\displ|Mux27~0_combout\ & (((\alu|Mux21~3_combout\) # (!\SW[0]~input_o\)))) # (!\displ|Mux27~0_combout\ & (!\intMem|Mux33~0_combout\ & (\SW[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux33~0_combout\,
	datab => \displ|Mux27~0_combout\,
	datac => \SW[0]~input_o\,
	datad => \alu|Mux21~3_combout\,
	combout => \displ|Mux27~1_combout\);

-- Location: FF_X61_Y28_N19
\regFile|DU_mem|s_memory~430\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux23~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~430_q\);

-- Location: LCCOMB_X61_Y24_N24
\regFile|DU_mem|s_memory~462feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~462feeder_combout\ = \alu|Mux23~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux23~3_combout\,
	combout => \regFile|DU_mem|s_memory~462feeder_combout\);

-- Location: FF_X61_Y24_N25
\regFile|DU_mem|s_memory~462\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~462feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~462_q\);

-- Location: LCCOMB_X61_Y28_N18
\regFile|DU_mem|s_memory~1239\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1239_combout\ = (\displ|s_addrCounters[2][0]~q\ & ((\displ|s_addrCounters[2][1]~q\) # ((\regFile|DU_mem|s_memory~462_q\)))) # (!\displ|s_addrCounters[2][0]~q\ & (!\displ|s_addrCounters[2][1]~q\ & 
-- (\regFile|DU_mem|s_memory~430_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \displ|s_addrCounters[2][1]~q\,
	datac => \regFile|DU_mem|s_memory~430_q\,
	datad => \regFile|DU_mem|s_memory~462_q\,
	combout => \regFile|DU_mem|s_memory~1239_combout\);

-- Location: FF_X61_Y28_N1
\regFile|DU_mem|s_memory~494\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux23~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~494_q\);

-- Location: FF_X65_Y32_N23
\regFile|DU_mem|s_memory~526\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \alu|Mux23~3_combout\,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~526_q\);

-- Location: LCCOMB_X61_Y28_N0
\regFile|DU_mem|s_memory~1240\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1240_combout\ = (\regFile|DU_mem|s_memory~1239_combout\ & (((\regFile|DU_mem|s_memory~526_q\)) # (!\displ|s_addrCounters[2][1]~q\))) # (!\regFile|DU_mem|s_memory~1239_combout\ & (\displ|s_addrCounters[2][1]~q\ & 
-- (\regFile|DU_mem|s_memory~494_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1239_combout\,
	datab => \displ|s_addrCounters[2][1]~q\,
	datac => \regFile|DU_mem|s_memory~494_q\,
	datad => \regFile|DU_mem|s_memory~526_q\,
	combout => \regFile|DU_mem|s_memory~1240_combout\);

-- Location: FF_X68_Y24_N1
\regFile|DU_mem|s_memory~174\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux23~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~174_q\);

-- Location: LCCOMB_X68_Y24_N2
\regFile|DU_mem|s_memory~206feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~206feeder_combout\ = \alu|Mux23~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux23~3_combout\,
	combout => \regFile|DU_mem|s_memory~206feeder_combout\);

-- Location: FF_X68_Y24_N3
\regFile|DU_mem|s_memory~206\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~206feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~206_q\);

-- Location: LCCOMB_X68_Y24_N0
\regFile|DU_mem|s_memory~1232\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1232_combout\ = (\displ|s_addrCounters[2][1]~q\ & (\displ|s_addrCounters[2][0]~q\)) # (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~206_q\))) # (!\displ|s_addrCounters[2][0]~q\ & 
-- (\regFile|DU_mem|s_memory~174_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \regFile|DU_mem|s_memory~174_q\,
	datad => \regFile|DU_mem|s_memory~206_q\,
	combout => \regFile|DU_mem|s_memory~1232_combout\);

-- Location: FF_X74_Y26_N27
\regFile|DU_mem|s_memory~270\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux23~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~270_q\);

-- Location: LCCOMB_X74_Y26_N28
\regFile|DU_mem|s_memory~238feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~238feeder_combout\ = \alu|Mux23~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux23~3_combout\,
	combout => \regFile|DU_mem|s_memory~238feeder_combout\);

-- Location: FF_X74_Y26_N29
\regFile|DU_mem|s_memory~238\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~238feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~238_q\);

-- Location: LCCOMB_X74_Y26_N26
\regFile|DU_mem|s_memory~1233\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1233_combout\ = (\displ|s_addrCounters[2][1]~q\ & ((\regFile|DU_mem|s_memory~1232_combout\ & (\regFile|DU_mem|s_memory~270_q\)) # (!\regFile|DU_mem|s_memory~1232_combout\ & ((\regFile|DU_mem|s_memory~238_q\))))) # 
-- (!\displ|s_addrCounters[2][1]~q\ & (\regFile|DU_mem|s_memory~1232_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \regFile|DU_mem|s_memory~1232_combout\,
	datac => \regFile|DU_mem|s_memory~270_q\,
	datad => \regFile|DU_mem|s_memory~238_q\,
	combout => \regFile|DU_mem|s_memory~1233_combout\);

-- Location: LCCOMB_X59_Y27_N12
\regFile|DU_mem|s_memory~110feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~110feeder_combout\ = \alu|Mux23~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux23~3_combout\,
	combout => \regFile|DU_mem|s_memory~110feeder_combout\);

-- Location: FF_X59_Y27_N13
\regFile|DU_mem|s_memory~110\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~110feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~110_q\);

-- Location: FF_X59_Y27_N3
\regFile|DU_mem|s_memory~46\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux23~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~46_q\);

-- Location: LCCOMB_X59_Y27_N2
\regFile|DU_mem|s_memory~1236\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1236_combout\ = (\displ|s_addrCounters[2][0]~q\ & (((\displ|s_addrCounters[2][1]~q\)))) # (!\displ|s_addrCounters[2][0]~q\ & ((\displ|s_addrCounters[2][1]~q\ & (\regFile|DU_mem|s_memory~110_q\)) # (!\displ|s_addrCounters[2][1]~q\ 
-- & ((\regFile|DU_mem|s_memory~46_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \regFile|DU_mem|s_memory~110_q\,
	datac => \regFile|DU_mem|s_memory~46_q\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \regFile|DU_mem|s_memory~1236_combout\);

-- Location: FF_X58_Y31_N9
\regFile|DU_mem|s_memory~142\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux23~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~142_q\);

-- Location: LCCOMB_X58_Y31_N2
\regFile|DU_mem|s_memory~78feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~78feeder_combout\ = \alu|Mux23~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux23~3_combout\,
	combout => \regFile|DU_mem|s_memory~78feeder_combout\);

-- Location: FF_X58_Y31_N3
\regFile|DU_mem|s_memory~78\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~78feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~78_q\);

-- Location: LCCOMB_X58_Y31_N8
\regFile|DU_mem|s_memory~1237\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1237_combout\ = (\regFile|DU_mem|s_memory~1236_combout\ & (((\regFile|DU_mem|s_memory~142_q\)) # (!\displ|s_addrCounters[2][0]~q\))) # (!\regFile|DU_mem|s_memory~1236_combout\ & (\displ|s_addrCounters[2][0]~q\ & 
-- ((\regFile|DU_mem|s_memory~78_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1236_combout\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \regFile|DU_mem|s_memory~142_q\,
	datad => \regFile|DU_mem|s_memory~78_q\,
	combout => \regFile|DU_mem|s_memory~1237_combout\);

-- Location: LCCOMB_X72_Y35_N18
\regFile|DU_mem|s_memory~334feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~334feeder_combout\ = \alu|Mux23~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux23~3_combout\,
	combout => \regFile|DU_mem|s_memory~334feeder_combout\);

-- Location: FF_X72_Y35_N19
\regFile|DU_mem|s_memory~334\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~334feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~334_q\);

-- Location: FF_X59_Y29_N1
\regFile|DU_mem|s_memory~398\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux23~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~398_q\);

-- Location: FF_X61_Y29_N13
\regFile|DU_mem|s_memory~302\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux23~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~302_q\);

-- Location: FF_X66_Y32_N9
\regFile|DU_mem|s_memory~366\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux23~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~366_q\);

-- Location: LCCOMB_X61_Y29_N12
\regFile|DU_mem|s_memory~1234\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1234_combout\ = (\displ|s_addrCounters[2][0]~q\ & (\displ|s_addrCounters[2][1]~q\)) # (!\displ|s_addrCounters[2][0]~q\ & ((\displ|s_addrCounters[2][1]~q\ & ((\regFile|DU_mem|s_memory~366_q\))) # (!\displ|s_addrCounters[2][1]~q\ & 
-- (\regFile|DU_mem|s_memory~302_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \displ|s_addrCounters[2][1]~q\,
	datac => \regFile|DU_mem|s_memory~302_q\,
	datad => \regFile|DU_mem|s_memory~366_q\,
	combout => \regFile|DU_mem|s_memory~1234_combout\);

-- Location: LCCOMB_X59_Y29_N0
\regFile|DU_mem|s_memory~1235\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1235_combout\ = (\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~1234_combout\ & ((\regFile|DU_mem|s_memory~398_q\))) # (!\regFile|DU_mem|s_memory~1234_combout\ & (\regFile|DU_mem|s_memory~334_q\)))) # 
-- (!\displ|s_addrCounters[2][0]~q\ & (((\regFile|DU_mem|s_memory~1234_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~334_q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \regFile|DU_mem|s_memory~398_q\,
	datad => \regFile|DU_mem|s_memory~1234_combout\,
	combout => \regFile|DU_mem|s_memory~1235_combout\);

-- Location: LCCOMB_X59_Y29_N10
\regFile|DU_mem|s_memory~1238\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1238_combout\ = (\displ|s_addrCounters[2][3]~q\ & (((\displ|s_addrCounters[2][2]~q\) # (\regFile|DU_mem|s_memory~1235_combout\)))) # (!\displ|s_addrCounters[2][3]~q\ & (\regFile|DU_mem|s_memory~1237_combout\ & 
-- (!\displ|s_addrCounters[2][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1237_combout\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \displ|s_addrCounters[2][2]~q\,
	datad => \regFile|DU_mem|s_memory~1235_combout\,
	combout => \regFile|DU_mem|s_memory~1238_combout\);

-- Location: LCCOMB_X61_Y26_N26
\regFile|DU_mem|s_memory~1241\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1241_combout\ = (\displ|s_addrCounters[2][2]~q\ & ((\regFile|DU_mem|s_memory~1238_combout\ & (\regFile|DU_mem|s_memory~1240_combout\)) # (!\regFile|DU_mem|s_memory~1238_combout\ & ((\regFile|DU_mem|s_memory~1233_combout\))))) # 
-- (!\displ|s_addrCounters[2][2]~q\ & (((\regFile|DU_mem|s_memory~1238_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \regFile|DU_mem|s_memory~1240_combout\,
	datac => \regFile|DU_mem|s_memory~1233_combout\,
	datad => \regFile|DU_mem|s_memory~1238_combout\,
	combout => \regFile|DU_mem|s_memory~1241_combout\);

-- Location: LCCOMB_X62_Y25_N6
\regFile|DU_mem|s_memory~718feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~718feeder_combout\ = \alu|Mux23~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux23~3_combout\,
	combout => \regFile|DU_mem|s_memory~718feeder_combout\);

-- Location: FF_X62_Y25_N7
\regFile|DU_mem|s_memory~718\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~718feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1543_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~718_q\);

-- Location: FF_X62_Y26_N29
\regFile|DU_mem|s_memory~590\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux23~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1546_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~590_q\);

-- Location: LCCOMB_X62_Y26_N18
\regFile|DU_mem|s_memory~846feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~846feeder_combout\ = \alu|Mux23~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux23~3_combout\,
	combout => \regFile|DU_mem|s_memory~846feeder_combout\);

-- Location: FF_X62_Y26_N19
\regFile|DU_mem|s_memory~846\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~846feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1544_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~846_q\);

-- Location: LCCOMB_X62_Y26_N28
\regFile|DU_mem|s_memory~1222\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1222_combout\ = (\displ|s_addrCounters[2][2]~q\ & (\displ|s_addrCounters[2][3]~q\)) # (!\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~846_q\))) # (!\displ|s_addrCounters[2][3]~q\ & 
-- (\regFile|DU_mem|s_memory~590_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \regFile|DU_mem|s_memory~590_q\,
	datad => \regFile|DU_mem|s_memory~846_q\,
	combout => \regFile|DU_mem|s_memory~1222_combout\);

-- Location: FF_X61_Y25_N3
\regFile|DU_mem|s_memory~974\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux23~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1548_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~974_q\);

-- Location: LCCOMB_X61_Y25_N2
\regFile|DU_mem|s_memory~1223\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1223_combout\ = (\regFile|DU_mem|s_memory~1222_combout\ & (((\regFile|DU_mem|s_memory~974_q\) # (!\displ|s_addrCounters[2][2]~q\)))) # (!\regFile|DU_mem|s_memory~1222_combout\ & (\regFile|DU_mem|s_memory~718_q\ & 
-- ((\displ|s_addrCounters[2][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~718_q\,
	datab => \regFile|DU_mem|s_memory~1222_combout\,
	datac => \regFile|DU_mem|s_memory~974_q\,
	datad => \displ|s_addrCounters[2][2]~q\,
	combout => \regFile|DU_mem|s_memory~1223_combout\);

-- Location: LCCOMB_X66_Y24_N22
\regFile|DU_mem|s_memory~814feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~814feeder_combout\ = \alu|Mux23~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux23~3_combout\,
	combout => \regFile|DU_mem|s_memory~814feeder_combout\);

-- Location: FF_X66_Y24_N23
\regFile|DU_mem|s_memory~814\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~814feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1554_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~814_q\);

-- Location: LCCOMB_X74_Y28_N2
\regFile|DU_mem|s_memory~686feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~686feeder_combout\ = \alu|Mux23~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux23~3_combout\,
	combout => \regFile|DU_mem|s_memory~686feeder_combout\);

-- Location: FF_X74_Y28_N3
\regFile|DU_mem|s_memory~686\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~686feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1555_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~686_q\);

-- Location: FF_X74_Y28_N25
\regFile|DU_mem|s_memory~558\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux23~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1557_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~558_q\);

-- Location: LCCOMB_X74_Y28_N24
\regFile|DU_mem|s_memory~1226\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1226_combout\ = (\displ|s_addrCounters[2][3]~q\ & (((\displ|s_addrCounters[2][2]~q\)))) # (!\displ|s_addrCounters[2][3]~q\ & ((\displ|s_addrCounters[2][2]~q\ & (\regFile|DU_mem|s_memory~686_q\)) # (!\displ|s_addrCounters[2][2]~q\ 
-- & ((\regFile|DU_mem|s_memory~558_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \regFile|DU_mem|s_memory~686_q\,
	datac => \regFile|DU_mem|s_memory~558_q\,
	datad => \displ|s_addrCounters[2][2]~q\,
	combout => \regFile|DU_mem|s_memory~1226_combout\);

-- Location: FF_X72_Y28_N5
\regFile|DU_mem|s_memory~942\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux23~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1558_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~942_q\);

-- Location: LCCOMB_X72_Y28_N4
\regFile|DU_mem|s_memory~1227\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1227_combout\ = (\regFile|DU_mem|s_memory~1226_combout\ & (((\regFile|DU_mem|s_memory~942_q\) # (!\displ|s_addrCounters[2][3]~q\)))) # (!\regFile|DU_mem|s_memory~1226_combout\ & (\regFile|DU_mem|s_memory~814_q\ & 
-- ((\displ|s_addrCounters[2][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~814_q\,
	datab => \regFile|DU_mem|s_memory~1226_combout\,
	datac => \regFile|DU_mem|s_memory~942_q\,
	datad => \displ|s_addrCounters[2][3]~q\,
	combout => \regFile|DU_mem|s_memory~1227_combout\);

-- Location: LCCOMB_X62_Y27_N8
\regFile|DU_mem|s_memory~878feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~878feeder_combout\ = \alu|Mux23~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux23~3_combout\,
	combout => \regFile|DU_mem|s_memory~878feeder_combout\);

-- Location: FF_X62_Y27_N9
\regFile|DU_mem|s_memory~878\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~878feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1549_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~878_q\);

-- Location: FF_X61_Y26_N21
\regFile|DU_mem|s_memory~1006\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux23~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1553_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~1006_q\);

-- Location: LCCOMB_X63_Y24_N10
\regFile|DU_mem|s_memory~750feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~750feeder_combout\ = \alu|Mux23~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux23~3_combout\,
	combout => \regFile|DU_mem|s_memory~750feeder_combout\);

-- Location: FF_X63_Y24_N11
\regFile|DU_mem|s_memory~750\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~750feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1550_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~750_q\);

-- Location: FF_X63_Y24_N29
\regFile|DU_mem|s_memory~622\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux23~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1551_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~622_q\);

-- Location: LCCOMB_X63_Y24_N28
\regFile|DU_mem|s_memory~1224\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1224_combout\ = (\displ|s_addrCounters[2][3]~q\ & (((\displ|s_addrCounters[2][2]~q\)))) # (!\displ|s_addrCounters[2][3]~q\ & ((\displ|s_addrCounters[2][2]~q\ & (\regFile|DU_mem|s_memory~750_q\)) # (!\displ|s_addrCounters[2][2]~q\ 
-- & ((\regFile|DU_mem|s_memory~622_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~750_q\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \regFile|DU_mem|s_memory~622_q\,
	datad => \displ|s_addrCounters[2][2]~q\,
	combout => \regFile|DU_mem|s_memory~1224_combout\);

-- Location: LCCOMB_X61_Y26_N20
\regFile|DU_mem|s_memory~1225\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1225_combout\ = (\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~1224_combout\ & ((\regFile|DU_mem|s_memory~1006_q\))) # (!\regFile|DU_mem|s_memory~1224_combout\ & (\regFile|DU_mem|s_memory~878_q\)))) # 
-- (!\displ|s_addrCounters[2][3]~q\ & (((\regFile|DU_mem|s_memory~1224_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~878_q\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \regFile|DU_mem|s_memory~1006_q\,
	datad => \regFile|DU_mem|s_memory~1224_combout\,
	combout => \regFile|DU_mem|s_memory~1225_combout\);

-- Location: LCCOMB_X61_Y26_N14
\regFile|DU_mem|s_memory~1228\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1228_combout\ = (\displ|s_addrCounters[2][1]~q\ & (((\regFile|DU_mem|s_memory~1225_combout\) # (\displ|s_addrCounters[2][0]~q\)))) # (!\displ|s_addrCounters[2][1]~q\ & (\regFile|DU_mem|s_memory~1227_combout\ & 
-- ((!\displ|s_addrCounters[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1227_combout\,
	datab => \regFile|DU_mem|s_memory~1225_combout\,
	datac => \displ|s_addrCounters[2][1]~q\,
	datad => \displ|s_addrCounters[2][0]~q\,
	combout => \regFile|DU_mem|s_memory~1228_combout\);

-- Location: LCCOMB_X66_Y25_N10
\regFile|DU_mem|s_memory~782feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~782feeder_combout\ = \alu|Mux23~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux23~3_combout\,
	combout => \regFile|DU_mem|s_memory~782feeder_combout\);

-- Location: FF_X66_Y25_N11
\regFile|DU_mem|s_memory~782\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~782feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1559_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~782_q\);

-- Location: FF_X67_Y25_N9
\regFile|DU_mem|s_memory~1038\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux23~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1562_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~1038_q\);

-- Location: FF_X66_Y25_N25
\regFile|DU_mem|s_memory~654\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux23~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1561_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~654_q\);

-- Location: LCCOMB_X72_Y26_N0
\regFile|DU_mem|s_memory~910feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~910feeder_combout\ = \alu|Mux23~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux23~3_combout\,
	combout => \regFile|DU_mem|s_memory~910feeder_combout\);

-- Location: FF_X72_Y26_N1
\regFile|DU_mem|s_memory~910\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~910feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1560_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~910_q\);

-- Location: LCCOMB_X66_Y25_N24
\regFile|DU_mem|s_memory~1229\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1229_combout\ = (\displ|s_addrCounters[2][2]~q\ & (\displ|s_addrCounters[2][3]~q\)) # (!\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~910_q\))) # (!\displ|s_addrCounters[2][3]~q\ & 
-- (\regFile|DU_mem|s_memory~654_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \regFile|DU_mem|s_memory~654_q\,
	datad => \regFile|DU_mem|s_memory~910_q\,
	combout => \regFile|DU_mem|s_memory~1229_combout\);

-- Location: LCCOMB_X67_Y25_N8
\regFile|DU_mem|s_memory~1230\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1230_combout\ = (\displ|s_addrCounters[2][2]~q\ & ((\regFile|DU_mem|s_memory~1229_combout\ & ((\regFile|DU_mem|s_memory~1038_q\))) # (!\regFile|DU_mem|s_memory~1229_combout\ & (\regFile|DU_mem|s_memory~782_q\)))) # 
-- (!\displ|s_addrCounters[2][2]~q\ & (((\regFile|DU_mem|s_memory~1229_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~782_q\,
	datab => \displ|s_addrCounters[2][2]~q\,
	datac => \regFile|DU_mem|s_memory~1038_q\,
	datad => \regFile|DU_mem|s_memory~1229_combout\,
	combout => \regFile|DU_mem|s_memory~1230_combout\);

-- Location: LCCOMB_X61_Y26_N12
\regFile|DU_mem|s_memory~1231\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1231_combout\ = (\regFile|DU_mem|s_memory~1228_combout\ & (((\regFile|DU_mem|s_memory~1230_combout\) # (!\displ|s_addrCounters[2][0]~q\)))) # (!\regFile|DU_mem|s_memory~1228_combout\ & (\regFile|DU_mem|s_memory~1223_combout\ & 
-- ((\displ|s_addrCounters[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1223_combout\,
	datab => \regFile|DU_mem|s_memory~1228_combout\,
	datac => \regFile|DU_mem|s_memory~1230_combout\,
	datad => \displ|s_addrCounters[2][0]~q\,
	combout => \regFile|DU_mem|s_memory~1231_combout\);

-- Location: LCCOMB_X61_Y26_N0
\regFile|DU_mem|readData[8]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|readData[8]~71_combout\ = (\displ|s_addrCounters[2][4]~q\ & (((\regFile|DU_mem|s_memory~1231_combout\)))) # (!\displ|s_addrCounters[2][4]~q\ & (\regFile|DU_mem|s_memory~1241_combout\ & (!\regFile|DU_mem|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1241_combout\,
	datab => \displ|s_addrCounters[2][4]~q\,
	datac => \regFile|DU_mem|Equal0~0_combout\,
	datad => \regFile|DU_mem|s_memory~1231_combout\,
	combout => \regFile|DU_mem|readData[8]~71_combout\);

-- Location: LCCOMB_X92_Y19_N0
\displ|Mux29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux29~0_combout\ = (\SW[0]~input_o\ & (((\SW[1]~input_o\)))) # (!\SW[0]~input_o\ & ((\SW[1]~input_o\ & (\regFile|DU_mem|readData[8]~71_combout\)) # (!\SW[1]~input_o\ & ((\pcUp|s_pc\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \regFile|DU_mem|readData[8]~71_combout\,
	datac => \pcUp|s_pc\(8),
	datad => \SW[1]~input_o\,
	combout => \displ|Mux29~0_combout\);

-- Location: LCCOMB_X92_Y19_N26
\displ|Mux29~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux29~1_combout\ = (\SW[0]~input_o\ & ((\displ|Mux29~0_combout\ & ((\alu|Mux23~3_combout\))) # (!\displ|Mux29~0_combout\ & (!\intMem|Mux33~0_combout\)))) # (!\SW[0]~input_o\ & (((\displ|Mux29~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux33~0_combout\,
	datab => \alu|Mux23~3_combout\,
	datac => \SW[0]~input_o\,
	datad => \displ|Mux29~0_combout\,
	combout => \displ|Mux29~1_combout\);

-- Location: LCCOMB_X61_Y26_N8
\regFile|DU_mem|s_memory~751feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~751feeder_combout\ = \alu|Mux22~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux22~3_combout\,
	combout => \regFile|DU_mem|s_memory~751feeder_combout\);

-- Location: FF_X61_Y26_N9
\regFile|DU_mem|s_memory~751\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~751feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1550_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~751_q\);

-- Location: FF_X61_Y26_N11
\regFile|DU_mem|s_memory~1007\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux22~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1553_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~1007_q\);

-- Location: FF_X62_Y27_N21
\regFile|DU_mem|s_memory~623\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux22~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1551_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~623_q\);

-- Location: LCCOMB_X62_Y27_N18
\regFile|DU_mem|s_memory~879feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~879feeder_combout\ = \alu|Mux22~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux22~3_combout\,
	combout => \regFile|DU_mem|s_memory~879feeder_combout\);

-- Location: FF_X62_Y27_N19
\regFile|DU_mem|s_memory~879\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~879feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1549_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~879_q\);

-- Location: LCCOMB_X62_Y27_N20
\regFile|DU_mem|s_memory~1242\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1242_combout\ = (\displ|s_addrCounters[2][2]~q\ & (\displ|s_addrCounters[2][3]~q\)) # (!\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~879_q\))) # (!\displ|s_addrCounters[2][3]~q\ & 
-- (\regFile|DU_mem|s_memory~623_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \regFile|DU_mem|s_memory~623_q\,
	datad => \regFile|DU_mem|s_memory~879_q\,
	combout => \regFile|DU_mem|s_memory~1242_combout\);

-- Location: LCCOMB_X61_Y26_N10
\regFile|DU_mem|s_memory~1243\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1243_combout\ = (\displ|s_addrCounters[2][2]~q\ & ((\regFile|DU_mem|s_memory~1242_combout\ & ((\regFile|DU_mem|s_memory~1007_q\))) # (!\regFile|DU_mem|s_memory~1242_combout\ & (\regFile|DU_mem|s_memory~751_q\)))) # 
-- (!\displ|s_addrCounters[2][2]~q\ & (((\regFile|DU_mem|s_memory~1242_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \regFile|DU_mem|s_memory~751_q\,
	datac => \regFile|DU_mem|s_memory~1007_q\,
	datad => \regFile|DU_mem|s_memory~1242_combout\,
	combout => \regFile|DU_mem|s_memory~1243_combout\);

-- Location: FF_X66_Y25_N5
\regFile|DU_mem|s_memory~655\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux22~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1561_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~655_q\);

-- Location: LCCOMB_X66_Y25_N18
\regFile|DU_mem|s_memory~783feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~783feeder_combout\ = \alu|Mux22~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux22~3_combout\,
	combout => \regFile|DU_mem|s_memory~783feeder_combout\);

-- Location: FF_X66_Y25_N19
\regFile|DU_mem|s_memory~783\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~783feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1559_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~783_q\);

-- Location: LCCOMB_X66_Y25_N4
\regFile|DU_mem|s_memory~1249\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1249_combout\ = (\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\) # ((\regFile|DU_mem|s_memory~783_q\)))) # (!\displ|s_addrCounters[2][2]~q\ & (!\displ|s_addrCounters[2][3]~q\ & 
-- (\regFile|DU_mem|s_memory~655_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \regFile|DU_mem|s_memory~655_q\,
	datad => \regFile|DU_mem|s_memory~783_q\,
	combout => \regFile|DU_mem|s_memory~1249_combout\);

-- Location: FF_X73_Y26_N13
\regFile|DU_mem|s_memory~1039\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux22~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1562_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~1039_q\);

-- Location: LCCOMB_X73_Y26_N18
\regFile|DU_mem|s_memory~911feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~911feeder_combout\ = \alu|Mux22~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux22~3_combout\,
	combout => \regFile|DU_mem|s_memory~911feeder_combout\);

-- Location: FF_X73_Y26_N19
\regFile|DU_mem|s_memory~911\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~911feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1560_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~911_q\);

-- Location: LCCOMB_X73_Y26_N12
\regFile|DU_mem|s_memory~1250\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1250_combout\ = (\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~1249_combout\ & (\regFile|DU_mem|s_memory~1039_q\)) # (!\regFile|DU_mem|s_memory~1249_combout\ & ((\regFile|DU_mem|s_memory~911_q\))))) # 
-- (!\displ|s_addrCounters[2][3]~q\ & (\regFile|DU_mem|s_memory~1249_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \regFile|DU_mem|s_memory~1249_combout\,
	datac => \regFile|DU_mem|s_memory~1039_q\,
	datad => \regFile|DU_mem|s_memory~911_q\,
	combout => \regFile|DU_mem|s_memory~1250_combout\);

-- Location: LCCOMB_X62_Y25_N24
\regFile|DU_mem|s_memory~719feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~719feeder_combout\ = \alu|Mux22~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux22~3_combout\,
	combout => \regFile|DU_mem|s_memory~719feeder_combout\);

-- Location: FF_X62_Y25_N25
\regFile|DU_mem|s_memory~719\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~719feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1543_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~719_q\);

-- Location: FF_X62_Y25_N27
\regFile|DU_mem|s_memory~591\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux22~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1546_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~591_q\);

-- Location: LCCOMB_X62_Y25_N26
\regFile|DU_mem|s_memory~1244\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1244_combout\ = (\displ|s_addrCounters[2][3]~q\ & (((\displ|s_addrCounters[2][2]~q\)))) # (!\displ|s_addrCounters[2][3]~q\ & ((\displ|s_addrCounters[2][2]~q\ & (\regFile|DU_mem|s_memory~719_q\)) # (!\displ|s_addrCounters[2][2]~q\ 
-- & ((\regFile|DU_mem|s_memory~591_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~719_q\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \regFile|DU_mem|s_memory~591_q\,
	datad => \displ|s_addrCounters[2][2]~q\,
	combout => \regFile|DU_mem|s_memory~1244_combout\);

-- Location: LCCOMB_X61_Y25_N20
\regFile|DU_mem|s_memory~847feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~847feeder_combout\ = \alu|Mux22~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux22~3_combout\,
	combout => \regFile|DU_mem|s_memory~847feeder_combout\);

-- Location: FF_X61_Y25_N21
\regFile|DU_mem|s_memory~847\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~847feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1544_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~847_q\);

-- Location: FF_X61_Y25_N23
\regFile|DU_mem|s_memory~975\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux22~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1548_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~975_q\);

-- Location: LCCOMB_X61_Y25_N22
\regFile|DU_mem|s_memory~1245\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1245_combout\ = (\regFile|DU_mem|s_memory~1244_combout\ & (((\regFile|DU_mem|s_memory~975_q\) # (!\displ|s_addrCounters[2][3]~q\)))) # (!\regFile|DU_mem|s_memory~1244_combout\ & (\regFile|DU_mem|s_memory~847_q\ & 
-- ((\displ|s_addrCounters[2][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1244_combout\,
	datab => \regFile|DU_mem|s_memory~847_q\,
	datac => \regFile|DU_mem|s_memory~975_q\,
	datad => \displ|s_addrCounters[2][3]~q\,
	combout => \regFile|DU_mem|s_memory~1245_combout\);

-- Location: LCCOMB_X73_Y28_N20
\regFile|DU_mem|s_memory~687feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~687feeder_combout\ = \alu|Mux22~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux22~3_combout\,
	combout => \regFile|DU_mem|s_memory~687feeder_combout\);

-- Location: FF_X73_Y28_N21
\regFile|DU_mem|s_memory~687\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~687feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1555_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~687_q\);

-- Location: FF_X67_Y24_N9
\regFile|DU_mem|s_memory~943\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux22~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1558_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~943_q\);

-- Location: FF_X66_Y24_N19
\regFile|DU_mem|s_memory~559\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux22~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1557_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~559_q\);

-- Location: LCCOMB_X66_Y24_N20
\regFile|DU_mem|s_memory~815feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~815feeder_combout\ = \alu|Mux22~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux22~3_combout\,
	combout => \regFile|DU_mem|s_memory~815feeder_combout\);

-- Location: FF_X66_Y24_N21
\regFile|DU_mem|s_memory~815\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~815feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1554_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~815_q\);

-- Location: LCCOMB_X66_Y24_N18
\regFile|DU_mem|s_memory~1246\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1246_combout\ = (\displ|s_addrCounters[2][3]~q\ & ((\displ|s_addrCounters[2][2]~q\) # ((\regFile|DU_mem|s_memory~815_q\)))) # (!\displ|s_addrCounters[2][3]~q\ & (!\displ|s_addrCounters[2][2]~q\ & 
-- (\regFile|DU_mem|s_memory~559_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \displ|s_addrCounters[2][2]~q\,
	datac => \regFile|DU_mem|s_memory~559_q\,
	datad => \regFile|DU_mem|s_memory~815_q\,
	combout => \regFile|DU_mem|s_memory~1246_combout\);

-- Location: LCCOMB_X67_Y24_N8
\regFile|DU_mem|s_memory~1247\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1247_combout\ = (\displ|s_addrCounters[2][2]~q\ & ((\regFile|DU_mem|s_memory~1246_combout\ & ((\regFile|DU_mem|s_memory~943_q\))) # (!\regFile|DU_mem|s_memory~1246_combout\ & (\regFile|DU_mem|s_memory~687_q\)))) # 
-- (!\displ|s_addrCounters[2][2]~q\ & (((\regFile|DU_mem|s_memory~1246_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~687_q\,
	datab => \displ|s_addrCounters[2][2]~q\,
	datac => \regFile|DU_mem|s_memory~943_q\,
	datad => \regFile|DU_mem|s_memory~1246_combout\,
	combout => \regFile|DU_mem|s_memory~1247_combout\);

-- Location: LCCOMB_X61_Y26_N24
\regFile|DU_mem|s_memory~1248\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1248_combout\ = (\displ|s_addrCounters[2][0]~q\ & ((\displ|s_addrCounters[2][1]~q\) # ((\regFile|DU_mem|s_memory~1245_combout\)))) # (!\displ|s_addrCounters[2][0]~q\ & (!\displ|s_addrCounters[2][1]~q\ & 
-- ((\regFile|DU_mem|s_memory~1247_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \displ|s_addrCounters[2][1]~q\,
	datac => \regFile|DU_mem|s_memory~1245_combout\,
	datad => \regFile|DU_mem|s_memory~1247_combout\,
	combout => \regFile|DU_mem|s_memory~1248_combout\);

-- Location: LCCOMB_X61_Y26_N22
\regFile|DU_mem|s_memory~1251\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1251_combout\ = (\displ|s_addrCounters[2][1]~q\ & ((\regFile|DU_mem|s_memory~1248_combout\ & ((\regFile|DU_mem|s_memory~1250_combout\))) # (!\regFile|DU_mem|s_memory~1248_combout\ & (\regFile|DU_mem|s_memory~1243_combout\)))) # 
-- (!\displ|s_addrCounters[2][1]~q\ & (((\regFile|DU_mem|s_memory~1248_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1243_combout\,
	datab => \regFile|DU_mem|s_memory~1250_combout\,
	datac => \displ|s_addrCounters[2][1]~q\,
	datad => \regFile|DU_mem|s_memory~1248_combout\,
	combout => \regFile|DU_mem|s_memory~1251_combout\);

-- Location: FF_X62_Y34_N29
\regFile|DU_mem|s_memory~527\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \alu|Mux22~3_combout\,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~527_q\);

-- Location: FF_X62_Y28_N29
\regFile|DU_mem|s_memory~463\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux22~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~463_q\);

-- Location: FF_X61_Y28_N11
\regFile|DU_mem|s_memory~431\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux22~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~431_q\);

-- Location: LCCOMB_X61_Y28_N4
\regFile|DU_mem|s_memory~495feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~495feeder_combout\ = \alu|Mux22~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux22~3_combout\,
	combout => \regFile|DU_mem|s_memory~495feeder_combout\);

-- Location: FF_X61_Y28_N5
\regFile|DU_mem|s_memory~495\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~495feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~495_q\);

-- Location: LCCOMB_X61_Y28_N10
\regFile|DU_mem|s_memory~1259\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1259_combout\ = (\displ|s_addrCounters[2][0]~q\ & (\displ|s_addrCounters[2][1]~q\)) # (!\displ|s_addrCounters[2][0]~q\ & ((\displ|s_addrCounters[2][1]~q\ & ((\regFile|DU_mem|s_memory~495_q\))) # (!\displ|s_addrCounters[2][1]~q\ & 
-- (\regFile|DU_mem|s_memory~431_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \displ|s_addrCounters[2][1]~q\,
	datac => \regFile|DU_mem|s_memory~431_q\,
	datad => \regFile|DU_mem|s_memory~495_q\,
	combout => \regFile|DU_mem|s_memory~1259_combout\);

-- Location: LCCOMB_X62_Y28_N28
\regFile|DU_mem|s_memory~1260\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1260_combout\ = (\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~1259_combout\ & (\regFile|DU_mem|s_memory~527_q\)) # (!\regFile|DU_mem|s_memory~1259_combout\ & ((\regFile|DU_mem|s_memory~463_q\))))) # 
-- (!\displ|s_addrCounters[2][0]~q\ & (((\regFile|DU_mem|s_memory~1259_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \regFile|DU_mem|s_memory~527_q\,
	datac => \regFile|DU_mem|s_memory~463_q\,
	datad => \regFile|DU_mem|s_memory~1259_combout\,
	combout => \regFile|DU_mem|s_memory~1260_combout\);

-- Location: LCCOMB_X61_Y32_N26
\regFile|DU_mem|s_memory~335feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~335feeder_combout\ = \alu|Mux22~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux22~3_combout\,
	combout => \regFile|DU_mem|s_memory~335feeder_combout\);

-- Location: FF_X61_Y32_N27
\regFile|DU_mem|s_memory~335\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~335feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~335_q\);

-- Location: FF_X60_Y32_N23
\regFile|DU_mem|s_memory~303\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux22~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~303_q\);

-- Location: LCCOMB_X60_Y32_N22
\regFile|DU_mem|s_memory~1252\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1252_combout\ = (\displ|s_addrCounters[2][1]~q\ & (((\displ|s_addrCounters[2][0]~q\)))) # (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & (\regFile|DU_mem|s_memory~335_q\)) # (!\displ|s_addrCounters[2][0]~q\ 
-- & ((\regFile|DU_mem|s_memory~303_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \regFile|DU_mem|s_memory~335_q\,
	datac => \regFile|DU_mem|s_memory~303_q\,
	datad => \displ|s_addrCounters[2][0]~q\,
	combout => \regFile|DU_mem|s_memory~1252_combout\);

-- Location: FF_X61_Y32_N21
\regFile|DU_mem|s_memory~399\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux22~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~399_q\);

-- Location: LCCOMB_X73_Y36_N18
\regFile|DU_mem|s_memory~367feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~367feeder_combout\ = \alu|Mux22~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux22~3_combout\,
	combout => \regFile|DU_mem|s_memory~367feeder_combout\);

-- Location: FF_X73_Y36_N19
\regFile|DU_mem|s_memory~367\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~367feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~367_q\);

-- Location: LCCOMB_X61_Y32_N20
\regFile|DU_mem|s_memory~1253\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1253_combout\ = (\displ|s_addrCounters[2][1]~q\ & ((\regFile|DU_mem|s_memory~1252_combout\ & (\regFile|DU_mem|s_memory~399_q\)) # (!\regFile|DU_mem|s_memory~1252_combout\ & ((\regFile|DU_mem|s_memory~367_q\))))) # 
-- (!\displ|s_addrCounters[2][1]~q\ & (\regFile|DU_mem|s_memory~1252_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \regFile|DU_mem|s_memory~1252_combout\,
	datac => \regFile|DU_mem|s_memory~399_q\,
	datad => \regFile|DU_mem|s_memory~367_q\,
	combout => \regFile|DU_mem|s_memory~1253_combout\);

-- Location: FF_X70_Y34_N23
\regFile|DU_mem|s_memory~175\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux22~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~175_q\);

-- Location: LCCOMB_X67_Y37_N14
\regFile|DU_mem|s_memory~239feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~239feeder_combout\ = \alu|Mux22~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux22~3_combout\,
	combout => \regFile|DU_mem|s_memory~239feeder_combout\);

-- Location: FF_X67_Y37_N15
\regFile|DU_mem|s_memory~239\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~239feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~239_q\);

-- Location: LCCOMB_X70_Y34_N22
\regFile|DU_mem|s_memory~1254\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1254_combout\ = (\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\) # ((\regFile|DU_mem|s_memory~239_q\)))) # (!\displ|s_addrCounters[2][1]~q\ & (!\displ|s_addrCounters[2][0]~q\ & 
-- (\regFile|DU_mem|s_memory~175_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \regFile|DU_mem|s_memory~175_q\,
	datad => \regFile|DU_mem|s_memory~239_q\,
	combout => \regFile|DU_mem|s_memory~1254_combout\);

-- Location: LCCOMB_X69_Y26_N18
\regFile|DU_mem|s_memory~207feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~207feeder_combout\ = \alu|Mux22~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux22~3_combout\,
	combout => \regFile|DU_mem|s_memory~207feeder_combout\);

-- Location: FF_X69_Y26_N19
\regFile|DU_mem|s_memory~207\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~207feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~207_q\);

-- Location: FF_X69_Y26_N25
\regFile|DU_mem|s_memory~271\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux22~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~271_q\);

-- Location: LCCOMB_X69_Y26_N24
\regFile|DU_mem|s_memory~1255\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1255_combout\ = (\regFile|DU_mem|s_memory~1254_combout\ & (((\regFile|DU_mem|s_memory~271_q\) # (!\displ|s_addrCounters[2][0]~q\)))) # (!\regFile|DU_mem|s_memory~1254_combout\ & (\regFile|DU_mem|s_memory~207_q\ & 
-- ((\displ|s_addrCounters[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1254_combout\,
	datab => \regFile|DU_mem|s_memory~207_q\,
	datac => \regFile|DU_mem|s_memory~271_q\,
	datad => \displ|s_addrCounters[2][0]~q\,
	combout => \regFile|DU_mem|s_memory~1255_combout\);

-- Location: LCCOMB_X61_Y36_N22
\regFile|DU_mem|s_memory~111feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~111feeder_combout\ = \alu|Mux22~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux22~3_combout\,
	combout => \regFile|DU_mem|s_memory~111feeder_combout\);

-- Location: FF_X61_Y36_N23
\regFile|DU_mem|s_memory~111\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~111feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~111_q\);

-- Location: LCCOMB_X63_Y27_N6
\regFile|DU_mem|s_memory~79feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~79feeder_combout\ = \alu|Mux22~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux22~3_combout\,
	combout => \regFile|DU_mem|s_memory~79feeder_combout\);

-- Location: FF_X63_Y27_N7
\regFile|DU_mem|s_memory~79\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~79feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~79_q\);

-- Location: FF_X63_Y27_N25
\regFile|DU_mem|s_memory~47\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux22~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~47_q\);

-- Location: LCCOMB_X63_Y27_N24
\regFile|DU_mem|s_memory~1256\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1256_combout\ = (\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~79_q\) # ((\displ|s_addrCounters[2][1]~q\)))) # (!\displ|s_addrCounters[2][0]~q\ & (((\regFile|DU_mem|s_memory~47_q\ & 
-- !\displ|s_addrCounters[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~79_q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \regFile|DU_mem|s_memory~47_q\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \regFile|DU_mem|s_memory~1256_combout\);

-- Location: FF_X61_Y30_N19
\regFile|DU_mem|s_memory~143\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux22~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~143_q\);

-- Location: LCCOMB_X61_Y30_N18
\regFile|DU_mem|s_memory~1257\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1257_combout\ = (\regFile|DU_mem|s_memory~1256_combout\ & (((\regFile|DU_mem|s_memory~143_q\) # (!\displ|s_addrCounters[2][1]~q\)))) # (!\regFile|DU_mem|s_memory~1256_combout\ & (\regFile|DU_mem|s_memory~111_q\ & 
-- ((\displ|s_addrCounters[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~111_q\,
	datab => \regFile|DU_mem|s_memory~1256_combout\,
	datac => \regFile|DU_mem|s_memory~143_q\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \regFile|DU_mem|s_memory~1257_combout\);

-- Location: LCCOMB_X61_Y26_N28
\regFile|DU_mem|s_memory~1258\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1258_combout\ = (\displ|s_addrCounters[2][2]~q\ & ((\regFile|DU_mem|s_memory~1255_combout\) # ((\displ|s_addrCounters[2][3]~q\)))) # (!\displ|s_addrCounters[2][2]~q\ & (((!\displ|s_addrCounters[2][3]~q\ & 
-- \regFile|DU_mem|s_memory~1257_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \regFile|DU_mem|s_memory~1255_combout\,
	datac => \displ|s_addrCounters[2][3]~q\,
	datad => \regFile|DU_mem|s_memory~1257_combout\,
	combout => \regFile|DU_mem|s_memory~1258_combout\);

-- Location: LCCOMB_X61_Y26_N18
\regFile|DU_mem|s_memory~1261\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1261_combout\ = (\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~1258_combout\ & (\regFile|DU_mem|s_memory~1260_combout\)) # (!\regFile|DU_mem|s_memory~1258_combout\ & ((\regFile|DU_mem|s_memory~1253_combout\))))) # 
-- (!\displ|s_addrCounters[2][3]~q\ & (((\regFile|DU_mem|s_memory~1258_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1260_combout\,
	datab => \regFile|DU_mem|s_memory~1253_combout\,
	datac => \displ|s_addrCounters[2][3]~q\,
	datad => \regFile|DU_mem|s_memory~1258_combout\,
	combout => \regFile|DU_mem|s_memory~1261_combout\);

-- Location: LCCOMB_X61_Y26_N6
\regFile|DU_mem|readData[9]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|readData[9]~72_combout\ = (\displ|s_addrCounters[2][4]~q\ & (\regFile|DU_mem|s_memory~1251_combout\)) # (!\displ|s_addrCounters[2][4]~q\ & (((!\regFile|DU_mem|Equal0~0_combout\ & \regFile|DU_mem|s_memory~1261_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1251_combout\,
	datab => \displ|s_addrCounters[2][4]~q\,
	datac => \regFile|DU_mem|Equal0~0_combout\,
	datad => \regFile|DU_mem|s_memory~1261_combout\,
	combout => \regFile|DU_mem|readData[9]~72_combout\);

-- Location: LCCOMB_X92_Y19_N20
\displ|Mux28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux28~0_combout\ = (\SW[0]~input_o\ & (((\SW[1]~input_o\)) # (!\intMem|Mux33~0_combout\))) # (!\SW[0]~input_o\ & (((\pcUp|s_pc\(9) & !\SW[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux33~0_combout\,
	datab => \pcUp|s_pc\(9),
	datac => \SW[0]~input_o\,
	datad => \SW[1]~input_o\,
	combout => \displ|Mux28~0_combout\);

-- Location: LCCOMB_X92_Y19_N6
\displ|Mux28~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux28~1_combout\ = (\SW[1]~input_o\ & ((\displ|Mux28~0_combout\ & (\alu|Mux22~3_combout\)) # (!\displ|Mux28~0_combout\ & ((\regFile|DU_mem|readData[9]~72_combout\))))) # (!\SW[1]~input_o\ & (((\displ|Mux28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux22~3_combout\,
	datab => \SW[1]~input_o\,
	datac => \regFile|DU_mem|readData[9]~72_combout\,
	datad => \displ|Mux28~0_combout\,
	combout => \displ|Mux28~1_combout\);

-- Location: LCCOMB_X92_Y19_N12
\displ|Mux66~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux66~0_combout\ = (\displ|Mux26~1_combout\ & (\displ|Mux29~1_combout\ & (\displ|Mux27~1_combout\ $ (\displ|Mux28~1_combout\)))) # (!\displ|Mux26~1_combout\ & (!\displ|Mux28~1_combout\ & (\displ|Mux27~1_combout\ $ (\displ|Mux29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux26~1_combout\,
	datab => \displ|Mux27~1_combout\,
	datac => \displ|Mux29~1_combout\,
	datad => \displ|Mux28~1_combout\,
	combout => \displ|Mux66~0_combout\);

-- Location: LCCOMB_X92_Y19_N30
\displ|Mux65~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux65~0_combout\ = (\displ|Mux26~1_combout\ & ((\displ|Mux29~1_combout\ & ((\displ|Mux28~1_combout\))) # (!\displ|Mux29~1_combout\ & (\displ|Mux27~1_combout\)))) # (!\displ|Mux26~1_combout\ & (\displ|Mux27~1_combout\ & (\displ|Mux29~1_combout\ $ 
-- (\displ|Mux28~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux26~1_combout\,
	datab => \displ|Mux27~1_combout\,
	datac => \displ|Mux29~1_combout\,
	datad => \displ|Mux28~1_combout\,
	combout => \displ|Mux65~0_combout\);

-- Location: LCCOMB_X92_Y19_N28
\displ|Mux64~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux64~0_combout\ = (\displ|Mux26~1_combout\ & (\displ|Mux27~1_combout\ & ((\displ|Mux28~1_combout\) # (!\displ|Mux29~1_combout\)))) # (!\displ|Mux26~1_combout\ & (!\displ|Mux27~1_combout\ & (!\displ|Mux29~1_combout\ & \displ|Mux28~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux26~1_combout\,
	datab => \displ|Mux27~1_combout\,
	datac => \displ|Mux29~1_combout\,
	datad => \displ|Mux28~1_combout\,
	combout => \displ|Mux64~0_combout\);

-- Location: LCCOMB_X92_Y19_N22
\displ|Mux63~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux63~0_combout\ = (\displ|Mux28~1_combout\ & ((\displ|Mux27~1_combout\ & ((\displ|Mux29~1_combout\))) # (!\displ|Mux27~1_combout\ & (\displ|Mux26~1_combout\ & !\displ|Mux29~1_combout\)))) # (!\displ|Mux28~1_combout\ & (!\displ|Mux26~1_combout\ & 
-- (\displ|Mux27~1_combout\ $ (\displ|Mux29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux26~1_combout\,
	datab => \displ|Mux27~1_combout\,
	datac => \displ|Mux29~1_combout\,
	datad => \displ|Mux28~1_combout\,
	combout => \displ|Mux63~0_combout\);

-- Location: LCCOMB_X92_Y19_N8
\displ|Mux62~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux62~0_combout\ = (\displ|Mux28~1_combout\ & (!\displ|Mux26~1_combout\ & ((\displ|Mux29~1_combout\)))) # (!\displ|Mux28~1_combout\ & ((\displ|Mux27~1_combout\ & (!\displ|Mux26~1_combout\)) # (!\displ|Mux27~1_combout\ & 
-- ((\displ|Mux29~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux26~1_combout\,
	datab => \displ|Mux27~1_combout\,
	datac => \displ|Mux29~1_combout\,
	datad => \displ|Mux28~1_combout\,
	combout => \displ|Mux62~0_combout\);

-- Location: LCCOMB_X92_Y19_N14
\displ|Mux61~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux61~0_combout\ = (\displ|Mux27~1_combout\ & (\displ|Mux29~1_combout\ & (\displ|Mux26~1_combout\ $ (\displ|Mux28~1_combout\)))) # (!\displ|Mux27~1_combout\ & (!\displ|Mux26~1_combout\ & ((\displ|Mux29~1_combout\) # (\displ|Mux28~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux26~1_combout\,
	datab => \displ|Mux27~1_combout\,
	datac => \displ|Mux29~1_combout\,
	datad => \displ|Mux28~1_combout\,
	combout => \displ|Mux61~0_combout\);

-- Location: LCCOMB_X92_Y19_N4
\displ|Mux60~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux60~0_combout\ = (\displ|Mux29~1_combout\ & ((\displ|Mux26~1_combout\) # (\displ|Mux27~1_combout\ $ (\displ|Mux28~1_combout\)))) # (!\displ|Mux29~1_combout\ & ((\displ|Mux28~1_combout\) # (\displ|Mux26~1_combout\ $ (\displ|Mux27~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux26~1_combout\,
	datab => \displ|Mux27~1_combout\,
	datac => \displ|Mux29~1_combout\,
	datad => \displ|Mux28~1_combout\,
	combout => \displ|Mux60~0_combout\);

-- Location: LCCOMB_X65_Y25_N14
\regFile|DU_mem|s_memory~211feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~211feeder_combout\ = \alu|Mux18~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux18~3_combout\,
	combout => \regFile|DU_mem|s_memory~211feeder_combout\);

-- Location: FF_X65_Y25_N15
\regFile|DU_mem|s_memory~211\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~211feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~211_q\);

-- Location: FF_X65_Y27_N21
\regFile|DU_mem|s_memory~275\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux18~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~275_q\);

-- Location: FF_X73_Y31_N9
\regFile|DU_mem|s_memory~179\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux18~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~179_q\);

-- Location: LCCOMB_X70_Y35_N20
\regFile|DU_mem|s_memory~243feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~243feeder_combout\ = \alu|Mux18~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux18~3_combout\,
	combout => \regFile|DU_mem|s_memory~243feeder_combout\);

-- Location: FF_X70_Y35_N21
\regFile|DU_mem|s_memory~243\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~243feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~243_q\);

-- Location: LCCOMB_X73_Y31_N8
\regFile|DU_mem|s_memory~1334\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1334_combout\ = (\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\) # ((\regFile|DU_mem|s_memory~243_q\)))) # (!\displ|s_addrCounters[2][1]~q\ & (!\displ|s_addrCounters[2][0]~q\ & 
-- (\regFile|DU_mem|s_memory~179_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \regFile|DU_mem|s_memory~179_q\,
	datad => \regFile|DU_mem|s_memory~243_q\,
	combout => \regFile|DU_mem|s_memory~1334_combout\);

-- Location: LCCOMB_X65_Y27_N20
\regFile|DU_mem|s_memory~1335\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1335_combout\ = (\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~1334_combout\ & ((\regFile|DU_mem|s_memory~275_q\))) # (!\regFile|DU_mem|s_memory~1334_combout\ & (\regFile|DU_mem|s_memory~211_q\)))) # 
-- (!\displ|s_addrCounters[2][0]~q\ & (((\regFile|DU_mem|s_memory~1334_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~211_q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \regFile|DU_mem|s_memory~275_q\,
	datad => \regFile|DU_mem|s_memory~1334_combout\,
	combout => \regFile|DU_mem|s_memory~1335_combout\);

-- Location: LCCOMB_X65_Y37_N28
\regFile|DU_mem|s_memory~115feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~115feeder_combout\ = \alu|Mux18~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux18~3_combout\,
	combout => \regFile|DU_mem|s_memory~115feeder_combout\);

-- Location: FF_X65_Y37_N29
\regFile|DU_mem|s_memory~115\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~115feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~115_q\);

-- Location: FF_X72_Y34_N29
\regFile|DU_mem|s_memory~147\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux18~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~147_q\);

-- Location: LCCOMB_X63_Y27_N26
\regFile|DU_mem|s_memory~83feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~83feeder_combout\ = \alu|Mux18~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux18~3_combout\,
	combout => \regFile|DU_mem|s_memory~83feeder_combout\);

-- Location: FF_X63_Y27_N27
\regFile|DU_mem|s_memory~83\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~83feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~83_q\);

-- Location: FF_X63_Y27_N21
\regFile|DU_mem|s_memory~51\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux18~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~51_q\);

-- Location: LCCOMB_X63_Y27_N20
\regFile|DU_mem|s_memory~1336\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1336_combout\ = (\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~83_q\) # ((\displ|s_addrCounters[2][1]~q\)))) # (!\displ|s_addrCounters[2][0]~q\ & (((\regFile|DU_mem|s_memory~51_q\ & 
-- !\displ|s_addrCounters[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~83_q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \regFile|DU_mem|s_memory~51_q\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \regFile|DU_mem|s_memory~1336_combout\);

-- Location: LCCOMB_X72_Y34_N28
\regFile|DU_mem|s_memory~1337\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1337_combout\ = (\displ|s_addrCounters[2][1]~q\ & ((\regFile|DU_mem|s_memory~1336_combout\ & ((\regFile|DU_mem|s_memory~147_q\))) # (!\regFile|DU_mem|s_memory~1336_combout\ & (\regFile|DU_mem|s_memory~115_q\)))) # 
-- (!\displ|s_addrCounters[2][1]~q\ & (((\regFile|DU_mem|s_memory~1336_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~115_q\,
	datab => \displ|s_addrCounters[2][1]~q\,
	datac => \regFile|DU_mem|s_memory~147_q\,
	datad => \regFile|DU_mem|s_memory~1336_combout\,
	combout => \regFile|DU_mem|s_memory~1337_combout\);

-- Location: LCCOMB_X72_Y27_N20
\regFile|DU_mem|s_memory~1338\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1338_combout\ = (\displ|s_addrCounters[2][3]~q\ & (((\displ|s_addrCounters[2][2]~q\)))) # (!\displ|s_addrCounters[2][3]~q\ & ((\displ|s_addrCounters[2][2]~q\ & (\regFile|DU_mem|s_memory~1335_combout\)) # 
-- (!\displ|s_addrCounters[2][2]~q\ & ((\regFile|DU_mem|s_memory~1337_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \regFile|DU_mem|s_memory~1335_combout\,
	datac => \displ|s_addrCounters[2][2]~q\,
	datad => \regFile|DU_mem|s_memory~1337_combout\,
	combout => \regFile|DU_mem|s_memory~1338_combout\);

-- Location: FF_X69_Y34_N29
\regFile|DU_mem|s_memory~371\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux18~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~371_q\);

-- Location: FF_X60_Y34_N13
\regFile|DU_mem|s_memory~403\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux18~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~403_q\);

-- Location: LCCOMB_X60_Y34_N10
\regFile|DU_mem|s_memory~339feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~339feeder_combout\ = \alu|Mux18~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux18~3_combout\,
	combout => \regFile|DU_mem|s_memory~339feeder_combout\);

-- Location: FF_X60_Y34_N11
\regFile|DU_mem|s_memory~339\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~339feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~339_q\);

-- Location: FF_X60_Y32_N11
\regFile|DU_mem|s_memory~307\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux18~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~307_q\);

-- Location: LCCOMB_X60_Y32_N10
\regFile|DU_mem|s_memory~1332\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1332_combout\ = (\displ|s_addrCounters[2][1]~q\ & (((\displ|s_addrCounters[2][0]~q\)))) # (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & (\regFile|DU_mem|s_memory~339_q\)) # (!\displ|s_addrCounters[2][0]~q\ 
-- & ((\regFile|DU_mem|s_memory~307_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \regFile|DU_mem|s_memory~339_q\,
	datac => \regFile|DU_mem|s_memory~307_q\,
	datad => \displ|s_addrCounters[2][0]~q\,
	combout => \regFile|DU_mem|s_memory~1332_combout\);

-- Location: LCCOMB_X60_Y34_N12
\regFile|DU_mem|s_memory~1333\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1333_combout\ = (\displ|s_addrCounters[2][1]~q\ & ((\regFile|DU_mem|s_memory~1332_combout\ & ((\regFile|DU_mem|s_memory~403_q\))) # (!\regFile|DU_mem|s_memory~1332_combout\ & (\regFile|DU_mem|s_memory~371_q\)))) # 
-- (!\displ|s_addrCounters[2][1]~q\ & (((\regFile|DU_mem|s_memory~1332_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~371_q\,
	datab => \displ|s_addrCounters[2][1]~q\,
	datac => \regFile|DU_mem|s_memory~403_q\,
	datad => \regFile|DU_mem|s_memory~1332_combout\,
	combout => \regFile|DU_mem|s_memory~1333_combout\);

-- Location: FF_X66_Y34_N17
\regFile|DU_mem|s_memory~531\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \alu|Mux18~3_combout\,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~531_q\);

-- Location: FF_X62_Y28_N23
\regFile|DU_mem|s_memory~467\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux18~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~467_q\);

-- Location: FF_X61_Y28_N23
\regFile|DU_mem|s_memory~435\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux18~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~435_q\);

-- Location: LCCOMB_X61_Y28_N24
\regFile|DU_mem|s_memory~499feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~499feeder_combout\ = \alu|Mux18~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux18~3_combout\,
	combout => \regFile|DU_mem|s_memory~499feeder_combout\);

-- Location: FF_X61_Y28_N25
\regFile|DU_mem|s_memory~499\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~499feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~499_q\);

-- Location: LCCOMB_X61_Y28_N22
\regFile|DU_mem|s_memory~1339\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1339_combout\ = (\displ|s_addrCounters[2][0]~q\ & (\displ|s_addrCounters[2][1]~q\)) # (!\displ|s_addrCounters[2][0]~q\ & ((\displ|s_addrCounters[2][1]~q\ & ((\regFile|DU_mem|s_memory~499_q\))) # (!\displ|s_addrCounters[2][1]~q\ & 
-- (\regFile|DU_mem|s_memory~435_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \displ|s_addrCounters[2][1]~q\,
	datac => \regFile|DU_mem|s_memory~435_q\,
	datad => \regFile|DU_mem|s_memory~499_q\,
	combout => \regFile|DU_mem|s_memory~1339_combout\);

-- Location: LCCOMB_X62_Y28_N22
\regFile|DU_mem|s_memory~1340\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1340_combout\ = (\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~1339_combout\ & (\regFile|DU_mem|s_memory~531_q\)) # (!\regFile|DU_mem|s_memory~1339_combout\ & ((\regFile|DU_mem|s_memory~467_q\))))) # 
-- (!\displ|s_addrCounters[2][0]~q\ & (((\regFile|DU_mem|s_memory~1339_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \regFile|DU_mem|s_memory~531_q\,
	datac => \regFile|DU_mem|s_memory~467_q\,
	datad => \regFile|DU_mem|s_memory~1339_combout\,
	combout => \regFile|DU_mem|s_memory~1340_combout\);

-- Location: LCCOMB_X72_Y27_N30
\regFile|DU_mem|s_memory~1341\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1341_combout\ = (\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~1338_combout\ & ((\regFile|DU_mem|s_memory~1340_combout\))) # (!\regFile|DU_mem|s_memory~1338_combout\ & (\regFile|DU_mem|s_memory~1333_combout\)))) # 
-- (!\displ|s_addrCounters[2][3]~q\ & (\regFile|DU_mem|s_memory~1338_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \regFile|DU_mem|s_memory~1338_combout\,
	datac => \regFile|DU_mem|s_memory~1333_combout\,
	datad => \regFile|DU_mem|s_memory~1340_combout\,
	combout => \regFile|DU_mem|s_memory~1341_combout\);

-- Location: LCCOMB_X66_Y26_N14
\regFile|DU_mem|s_memory~755feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~755feeder_combout\ = \alu|Mux18~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux18~3_combout\,
	combout => \regFile|DU_mem|s_memory~755feeder_combout\);

-- Location: FF_X66_Y26_N15
\regFile|DU_mem|s_memory~755\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~755feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1550_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~755_q\);

-- Location: LCCOMB_X67_Y26_N30
\regFile|DU_mem|s_memory~883feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~883feeder_combout\ = \alu|Mux18~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux18~3_combout\,
	combout => \regFile|DU_mem|s_memory~883feeder_combout\);

-- Location: FF_X67_Y26_N31
\regFile|DU_mem|s_memory~883\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~883feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1549_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~883_q\);

-- Location: FF_X66_Y26_N21
\regFile|DU_mem|s_memory~627\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux18~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1551_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~627_q\);

-- Location: LCCOMB_X66_Y26_N20
\regFile|DU_mem|s_memory~1322\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1322_combout\ = (\displ|s_addrCounters[2][2]~q\ & (((\displ|s_addrCounters[2][3]~q\)))) # (!\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\ & (\regFile|DU_mem|s_memory~883_q\)) # (!\displ|s_addrCounters[2][3]~q\ 
-- & ((\regFile|DU_mem|s_memory~627_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \regFile|DU_mem|s_memory~883_q\,
	datac => \regFile|DU_mem|s_memory~627_q\,
	datad => \displ|s_addrCounters[2][3]~q\,
	combout => \regFile|DU_mem|s_memory~1322_combout\);

-- Location: FF_X67_Y26_N13
\regFile|DU_mem|s_memory~1011\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux18~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1553_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~1011_q\);

-- Location: LCCOMB_X67_Y26_N12
\regFile|DU_mem|s_memory~1323\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1323_combout\ = (\regFile|DU_mem|s_memory~1322_combout\ & (((\regFile|DU_mem|s_memory~1011_q\) # (!\displ|s_addrCounters[2][2]~q\)))) # (!\regFile|DU_mem|s_memory~1322_combout\ & (\regFile|DU_mem|s_memory~755_q\ & 
-- ((\displ|s_addrCounters[2][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~755_q\,
	datab => \regFile|DU_mem|s_memory~1322_combout\,
	datac => \regFile|DU_mem|s_memory~1011_q\,
	datad => \displ|s_addrCounters[2][2]~q\,
	combout => \regFile|DU_mem|s_memory~1323_combout\);

-- Location: FF_X66_Y25_N9
\regFile|DU_mem|s_memory~659\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux18~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1561_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~659_q\);

-- Location: LCCOMB_X66_Y25_N6
\regFile|DU_mem|s_memory~787feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~787feeder_combout\ = \alu|Mux18~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux18~3_combout\,
	combout => \regFile|DU_mem|s_memory~787feeder_combout\);

-- Location: FF_X66_Y25_N7
\regFile|DU_mem|s_memory~787\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~787feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1559_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~787_q\);

-- Location: LCCOMB_X66_Y25_N8
\regFile|DU_mem|s_memory~1329\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1329_combout\ = (\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\) # ((\regFile|DU_mem|s_memory~787_q\)))) # (!\displ|s_addrCounters[2][2]~q\ & (!\displ|s_addrCounters[2][3]~q\ & 
-- (\regFile|DU_mem|s_memory~659_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \regFile|DU_mem|s_memory~659_q\,
	datad => \regFile|DU_mem|s_memory~787_q\,
	combout => \regFile|DU_mem|s_memory~1329_combout\);

-- Location: FF_X72_Y26_N19
\regFile|DU_mem|s_memory~1043\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux18~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1562_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~1043_q\);

-- Location: LCCOMB_X72_Y26_N28
\regFile|DU_mem|s_memory~915feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~915feeder_combout\ = \alu|Mux18~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux18~3_combout\,
	combout => \regFile|DU_mem|s_memory~915feeder_combout\);

-- Location: FF_X72_Y26_N29
\regFile|DU_mem|s_memory~915\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~915feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1560_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~915_q\);

-- Location: LCCOMB_X72_Y26_N18
\regFile|DU_mem|s_memory~1330\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1330_combout\ = (\regFile|DU_mem|s_memory~1329_combout\ & (((\regFile|DU_mem|s_memory~1043_q\)) # (!\displ|s_addrCounters[2][3]~q\))) # (!\regFile|DU_mem|s_memory~1329_combout\ & (\displ|s_addrCounters[2][3]~q\ & 
-- ((\regFile|DU_mem|s_memory~915_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1329_combout\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \regFile|DU_mem|s_memory~1043_q\,
	datad => \regFile|DU_mem|s_memory~915_q\,
	combout => \regFile|DU_mem|s_memory~1330_combout\);

-- Location: FF_X62_Y26_N9
\regFile|DU_mem|s_memory~595\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux18~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1546_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~595_q\);

-- Location: LCCOMB_X65_Y26_N22
\regFile|DU_mem|s_memory~723feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~723feeder_combout\ = \alu|Mux18~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux18~3_combout\,
	combout => \regFile|DU_mem|s_memory~723feeder_combout\);

-- Location: FF_X65_Y26_N23
\regFile|DU_mem|s_memory~723\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~723feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1543_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~723_q\);

-- Location: LCCOMB_X62_Y26_N8
\regFile|DU_mem|s_memory~1324\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1324_combout\ = (\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\) # ((\regFile|DU_mem|s_memory~723_q\)))) # (!\displ|s_addrCounters[2][2]~q\ & (!\displ|s_addrCounters[2][3]~q\ & 
-- (\regFile|DU_mem|s_memory~595_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \regFile|DU_mem|s_memory~595_q\,
	datad => \regFile|DU_mem|s_memory~723_q\,
	combout => \regFile|DU_mem|s_memory~1324_combout\);

-- Location: FF_X65_Y26_N1
\regFile|DU_mem|s_memory~979\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux18~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1548_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~979_q\);

-- Location: LCCOMB_X62_Y26_N22
\regFile|DU_mem|s_memory~851feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~851feeder_combout\ = \alu|Mux18~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux18~3_combout\,
	combout => \regFile|DU_mem|s_memory~851feeder_combout\);

-- Location: FF_X62_Y26_N23
\regFile|DU_mem|s_memory~851\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~851feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1544_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~851_q\);

-- Location: LCCOMB_X65_Y26_N0
\regFile|DU_mem|s_memory~1325\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1325_combout\ = (\regFile|DU_mem|s_memory~1324_combout\ & (((\regFile|DU_mem|s_memory~979_q\)) # (!\displ|s_addrCounters[2][3]~q\))) # (!\regFile|DU_mem|s_memory~1324_combout\ & (\displ|s_addrCounters[2][3]~q\ & 
-- ((\regFile|DU_mem|s_memory~851_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1324_combout\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \regFile|DU_mem|s_memory~979_q\,
	datad => \regFile|DU_mem|s_memory~851_q\,
	combout => \regFile|DU_mem|s_memory~1325_combout\);

-- Location: LCCOMB_X73_Y28_N4
\regFile|DU_mem|s_memory~691feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~691feeder_combout\ = \alu|Mux18~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux18~3_combout\,
	combout => \regFile|DU_mem|s_memory~691feeder_combout\);

-- Location: FF_X73_Y28_N5
\regFile|DU_mem|s_memory~691\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~691feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1555_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~691_q\);

-- Location: FF_X66_Y24_N9
\regFile|DU_mem|s_memory~563\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux18~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1557_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~563_q\);

-- Location: LCCOMB_X66_Y24_N6
\regFile|DU_mem|s_memory~819feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~819feeder_combout\ = \alu|Mux18~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux18~3_combout\,
	combout => \regFile|DU_mem|s_memory~819feeder_combout\);

-- Location: FF_X66_Y24_N7
\regFile|DU_mem|s_memory~819\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~819feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1554_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~819_q\);

-- Location: LCCOMB_X66_Y24_N8
\regFile|DU_mem|s_memory~1326\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1326_combout\ = (\displ|s_addrCounters[2][3]~q\ & ((\displ|s_addrCounters[2][2]~q\) # ((\regFile|DU_mem|s_memory~819_q\)))) # (!\displ|s_addrCounters[2][3]~q\ & (!\displ|s_addrCounters[2][2]~q\ & 
-- (\regFile|DU_mem|s_memory~563_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \displ|s_addrCounters[2][2]~q\,
	datac => \regFile|DU_mem|s_memory~563_q\,
	datad => \regFile|DU_mem|s_memory~819_q\,
	combout => \regFile|DU_mem|s_memory~1326_combout\);

-- Location: FF_X72_Y28_N3
\regFile|DU_mem|s_memory~947\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux18~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1558_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~947_q\);

-- Location: LCCOMB_X72_Y28_N2
\regFile|DU_mem|s_memory~1327\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1327_combout\ = (\regFile|DU_mem|s_memory~1326_combout\ & (((\regFile|DU_mem|s_memory~947_q\) # (!\displ|s_addrCounters[2][2]~q\)))) # (!\regFile|DU_mem|s_memory~1326_combout\ & (\regFile|DU_mem|s_memory~691_q\ & 
-- ((\displ|s_addrCounters[2][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~691_q\,
	datab => \regFile|DU_mem|s_memory~1326_combout\,
	datac => \regFile|DU_mem|s_memory~947_q\,
	datad => \displ|s_addrCounters[2][2]~q\,
	combout => \regFile|DU_mem|s_memory~1327_combout\);

-- Location: LCCOMB_X72_Y26_N10
\regFile|DU_mem|s_memory~1328\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1328_combout\ = (\displ|s_addrCounters[2][1]~q\ & (\displ|s_addrCounters[2][0]~q\)) # (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & (\regFile|DU_mem|s_memory~1325_combout\)) # 
-- (!\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~1327_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \regFile|DU_mem|s_memory~1325_combout\,
	datad => \regFile|DU_mem|s_memory~1327_combout\,
	combout => \regFile|DU_mem|s_memory~1328_combout\);

-- Location: LCCOMB_X72_Y26_N12
\regFile|DU_mem|s_memory~1331\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1331_combout\ = (\displ|s_addrCounters[2][1]~q\ & ((\regFile|DU_mem|s_memory~1328_combout\ & ((\regFile|DU_mem|s_memory~1330_combout\))) # (!\regFile|DU_mem|s_memory~1328_combout\ & (\regFile|DU_mem|s_memory~1323_combout\)))) # 
-- (!\displ|s_addrCounters[2][1]~q\ & (((\regFile|DU_mem|s_memory~1328_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1323_combout\,
	datab => \regFile|DU_mem|s_memory~1330_combout\,
	datac => \displ|s_addrCounters[2][1]~q\,
	datad => \regFile|DU_mem|s_memory~1328_combout\,
	combout => \regFile|DU_mem|s_memory~1331_combout\);

-- Location: LCCOMB_X72_Y26_N14
\regFile|DU_mem|readData[13]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|readData[13]~76_combout\ = (\displ|s_addrCounters[2][4]~q\ & (((\regFile|DU_mem|s_memory~1331_combout\)))) # (!\displ|s_addrCounters[2][4]~q\ & (!\regFile|DU_mem|Equal0~0_combout\ & (\regFile|DU_mem|s_memory~1341_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][4]~q\,
	datab => \regFile|DU_mem|Equal0~0_combout\,
	datac => \regFile|DU_mem|s_memory~1341_combout\,
	datad => \regFile|DU_mem|s_memory~1331_combout\,
	combout => \regFile|DU_mem|readData[13]~76_combout\);

-- Location: LCCOMB_X77_Y22_N6
\intMem|Mux35~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \intMem|Mux35~3_combout\ = (\displ|s_addrCounters[1][1]~q\ & (!\displ|s_addrCounters[1][2]~q\ & ((!\displ|s_addrCounters[1][3]~q\) # (!\displ|s_addrCounters[1][0]~q\)))) # (!\displ|s_addrCounters[1][1]~q\ & ((\displ|s_addrCounters[1][2]~q\ & 
-- ((!\displ|s_addrCounters[1][3]~q\))) # (!\displ|s_addrCounters[1][2]~q\ & (\displ|s_addrCounters[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001001110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[1][1]~q\,
	datab => \displ|s_addrCounters[1][2]~q\,
	datac => \displ|s_addrCounters[1][0]~q\,
	datad => \displ|s_addrCounters[1][3]~q\,
	combout => \intMem|Mux35~3_combout\);

-- Location: LCCOMB_X80_Y22_N2
\intMem|Mux35~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \intMem|Mux35~6_combout\ = (!\displ|s_addrCounters[1][5]~q\ & (\intMem|Mux35~3_combout\ & !\displ|s_addrCounters[1][4]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[1][5]~q\,
	datac => \intMem|Mux35~3_combout\,
	datad => \displ|s_addrCounters[1][4]~q\,
	combout => \intMem|Mux35~6_combout\);

-- Location: LCCOMB_X68_Y33_N22
\pcUp|s_pc[12]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \pcUp|s_pc[12]~50_combout\ = (\pcUp|s_pc\(12) & (\pcUp|s_pc[11]~49\ $ (GND))) # (!\pcUp|s_pc\(12) & (!\pcUp|s_pc[11]~49\ & VCC))
-- \pcUp|s_pc[12]~51\ = CARRY((\pcUp|s_pc\(12) & !\pcUp|s_pc[11]~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pcUp|s_pc\(12),
	datad => VCC,
	cin => \pcUp|s_pc[11]~49\,
	combout => \pcUp|s_pc[12]~50_combout\,
	cout => \pcUp|s_pc[12]~51\);

-- Location: FF_X68_Y33_N23
\pcUp|s_pc[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \pcUp|s_pc[12]~50_combout\,
	sclr => \ALT_INV_KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcUp|s_pc\(12));

-- Location: LCCOMB_X68_Y33_N24
\pcUp|s_pc[13]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \pcUp|s_pc[13]~52_combout\ = (\pcUp|s_pc\(13) & (!\pcUp|s_pc[12]~51\)) # (!\pcUp|s_pc\(13) & ((\pcUp|s_pc[12]~51\) # (GND)))
-- \pcUp|s_pc[13]~53\ = CARRY((!\pcUp|s_pc[12]~51\) # (!\pcUp|s_pc\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pcUp|s_pc\(13),
	datad => VCC,
	cin => \pcUp|s_pc[12]~51\,
	combout => \pcUp|s_pc[13]~52_combout\,
	cout => \pcUp|s_pc[13]~53\);

-- Location: FF_X68_Y33_N25
\pcUp|s_pc[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \pcUp|s_pc[13]~52_combout\,
	sclr => \ALT_INV_KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcUp|s_pc\(13));

-- Location: LCCOMB_X83_Y23_N12
\displ|Mux24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux24~0_combout\ = (\SW[1]~input_o\ & (((\SW[0]~input_o\)))) # (!\SW[1]~input_o\ & ((\SW[0]~input_o\ & (\intMem|Mux35~6_combout\)) # (!\SW[0]~input_o\ & ((\pcUp|s_pc\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \intMem|Mux35~6_combout\,
	datac => \SW[0]~input_o\,
	datad => \pcUp|s_pc\(13),
	combout => \displ|Mux24~0_combout\);

-- Location: LCCOMB_X83_Y23_N26
\displ|Mux24~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux24~1_combout\ = (\SW[1]~input_o\ & ((\displ|Mux24~0_combout\ & ((\alu|Mux18~3_combout\))) # (!\displ|Mux24~0_combout\ & (\regFile|DU_mem|readData[13]~76_combout\)))) # (!\SW[1]~input_o\ & (((\displ|Mux24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \regFile|DU_mem|readData[13]~76_combout\,
	datac => \alu|Mux18~3_combout\,
	datad => \displ|Mux24~0_combout\,
	combout => \displ|Mux24~1_combout\);

-- Location: LCCOMB_X68_Y33_N26
\pcUp|s_pc[14]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \pcUp|s_pc[14]~54_combout\ = (\pcUp|s_pc\(14) & (\pcUp|s_pc[13]~53\ $ (GND))) # (!\pcUp|s_pc\(14) & (!\pcUp|s_pc[13]~53\ & VCC))
-- \pcUp|s_pc[14]~55\ = CARRY((\pcUp|s_pc\(14) & !\pcUp|s_pc[13]~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pcUp|s_pc\(14),
	datad => VCC,
	cin => \pcUp|s_pc[13]~53\,
	combout => \pcUp|s_pc[14]~54_combout\,
	cout => \pcUp|s_pc[14]~55\);

-- Location: FF_X68_Y33_N27
\pcUp|s_pc[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \pcUp|s_pc[14]~54_combout\,
	sclr => \ALT_INV_KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcUp|s_pc\(14));

-- Location: LCCOMB_X61_Y27_N4
\regFile|DU_mem|s_memory~852feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~852feeder_combout\ = \alu|Mux17~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux17~3_combout\,
	combout => \regFile|DU_mem|s_memory~852feeder_combout\);

-- Location: FF_X61_Y27_N5
\regFile|DU_mem|s_memory~852\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~852feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1544_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~852_q\);

-- Location: FF_X61_Y27_N15
\regFile|DU_mem|s_memory~596\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux17~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1546_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~596_q\);

-- Location: LCCOMB_X61_Y27_N14
\regFile|DU_mem|s_memory~1342\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1342_combout\ = (\displ|s_addrCounters[2][2]~q\ & (((\displ|s_addrCounters[2][3]~q\)))) # (!\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\ & (\regFile|DU_mem|s_memory~852_q\)) # (!\displ|s_addrCounters[2][3]~q\ 
-- & ((\regFile|DU_mem|s_memory~596_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \regFile|DU_mem|s_memory~852_q\,
	datac => \regFile|DU_mem|s_memory~596_q\,
	datad => \displ|s_addrCounters[2][3]~q\,
	combout => \regFile|DU_mem|s_memory~1342_combout\);

-- Location: FF_X59_Y26_N11
\regFile|DU_mem|s_memory~980\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux17~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1548_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~980_q\);

-- Location: LCCOMB_X59_Y26_N20
\regFile|DU_mem|s_memory~724feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~724feeder_combout\ = \alu|Mux17~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux17~3_combout\,
	combout => \regFile|DU_mem|s_memory~724feeder_combout\);

-- Location: FF_X59_Y26_N21
\regFile|DU_mem|s_memory~724\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~724feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1543_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~724_q\);

-- Location: LCCOMB_X59_Y26_N10
\regFile|DU_mem|s_memory~1343\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1343_combout\ = (\regFile|DU_mem|s_memory~1342_combout\ & (((\regFile|DU_mem|s_memory~980_q\)) # (!\displ|s_addrCounters[2][2]~q\))) # (!\regFile|DU_mem|s_memory~1342_combout\ & (\displ|s_addrCounters[2][2]~q\ & 
-- ((\regFile|DU_mem|s_memory~724_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1342_combout\,
	datab => \displ|s_addrCounters[2][2]~q\,
	datac => \regFile|DU_mem|s_memory~980_q\,
	datad => \regFile|DU_mem|s_memory~724_q\,
	combout => \regFile|DU_mem|s_memory~1343_combout\);

-- Location: LCCOMB_X70_Y28_N6
\regFile|DU_mem|s_memory~788feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~788feeder_combout\ = \alu|Mux17~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux17~3_combout\,
	combout => \regFile|DU_mem|s_memory~788feeder_combout\);

-- Location: FF_X70_Y28_N7
\regFile|DU_mem|s_memory~788\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~788feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1559_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~788_q\);

-- Location: FF_X70_Y28_N13
\regFile|DU_mem|s_memory~1044\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux17~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1562_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~1044_q\);

-- Location: LCCOMB_X72_Y26_N22
\regFile|DU_mem|s_memory~916feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~916feeder_combout\ = \alu|Mux17~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux17~3_combout\,
	combout => \regFile|DU_mem|s_memory~916feeder_combout\);

-- Location: FF_X72_Y26_N23
\regFile|DU_mem|s_memory~916\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~916feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1560_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~916_q\);

-- Location: FF_X68_Y25_N29
\regFile|DU_mem|s_memory~660\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux17~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1561_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~660_q\);

-- Location: LCCOMB_X68_Y25_N28
\regFile|DU_mem|s_memory~1349\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1349_combout\ = (\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~916_q\) # ((\displ|s_addrCounters[2][2]~q\)))) # (!\displ|s_addrCounters[2][3]~q\ & (((\regFile|DU_mem|s_memory~660_q\ & 
-- !\displ|s_addrCounters[2][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \regFile|DU_mem|s_memory~916_q\,
	datac => \regFile|DU_mem|s_memory~660_q\,
	datad => \displ|s_addrCounters[2][2]~q\,
	combout => \regFile|DU_mem|s_memory~1349_combout\);

-- Location: LCCOMB_X70_Y28_N12
\regFile|DU_mem|s_memory~1350\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1350_combout\ = (\displ|s_addrCounters[2][2]~q\ & ((\regFile|DU_mem|s_memory~1349_combout\ & ((\regFile|DU_mem|s_memory~1044_q\))) # (!\regFile|DU_mem|s_memory~1349_combout\ & (\regFile|DU_mem|s_memory~788_q\)))) # 
-- (!\displ|s_addrCounters[2][2]~q\ & (((\regFile|DU_mem|s_memory~1349_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~788_q\,
	datab => \displ|s_addrCounters[2][2]~q\,
	datac => \regFile|DU_mem|s_memory~1044_q\,
	datad => \regFile|DU_mem|s_memory~1349_combout\,
	combout => \regFile|DU_mem|s_memory~1350_combout\);

-- Location: LCCOMB_X63_Y25_N10
\regFile|DU_mem|s_memory~820feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~820feeder_combout\ = \alu|Mux17~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux17~3_combout\,
	combout => \regFile|DU_mem|s_memory~820feeder_combout\);

-- Location: FF_X63_Y25_N11
\regFile|DU_mem|s_memory~820\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~820feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1554_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~820_q\);

-- Location: FF_X73_Y32_N9
\regFile|DU_mem|s_memory~564\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux17~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1557_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~564_q\);

-- Location: LCCOMB_X73_Y32_N2
\regFile|DU_mem|s_memory~692feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~692feeder_combout\ = \alu|Mux17~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux17~3_combout\,
	combout => \regFile|DU_mem|s_memory~692feeder_combout\);

-- Location: FF_X73_Y32_N3
\regFile|DU_mem|s_memory~692\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~692feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1555_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~692_q\);

-- Location: LCCOMB_X73_Y32_N8
\regFile|DU_mem|s_memory~1346\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1346_combout\ = (\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\) # ((\regFile|DU_mem|s_memory~692_q\)))) # (!\displ|s_addrCounters[2][2]~q\ & (!\displ|s_addrCounters[2][3]~q\ & 
-- (\regFile|DU_mem|s_memory~564_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \regFile|DU_mem|s_memory~564_q\,
	datad => \regFile|DU_mem|s_memory~692_q\,
	combout => \regFile|DU_mem|s_memory~1346_combout\);

-- Location: FF_X63_Y25_N13
\regFile|DU_mem|s_memory~948\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux17~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1558_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~948_q\);

-- Location: LCCOMB_X63_Y25_N12
\regFile|DU_mem|s_memory~1347\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1347_combout\ = (\regFile|DU_mem|s_memory~1346_combout\ & (((\regFile|DU_mem|s_memory~948_q\) # (!\displ|s_addrCounters[2][3]~q\)))) # (!\regFile|DU_mem|s_memory~1346_combout\ & (\regFile|DU_mem|s_memory~820_q\ & 
-- ((\displ|s_addrCounters[2][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~820_q\,
	datab => \regFile|DU_mem|s_memory~1346_combout\,
	datac => \regFile|DU_mem|s_memory~948_q\,
	datad => \displ|s_addrCounters[2][3]~q\,
	combout => \regFile|DU_mem|s_memory~1347_combout\);

-- Location: LCCOMB_X66_Y26_N2
\regFile|DU_mem|s_memory~756feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~756feeder_combout\ = \alu|Mux17~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux17~3_combout\,
	combout => \regFile|DU_mem|s_memory~756feeder_combout\);

-- Location: FF_X66_Y26_N3
\regFile|DU_mem|s_memory~756\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~756feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1550_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~756_q\);

-- Location: FF_X66_Y26_N29
\regFile|DU_mem|s_memory~628\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux17~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1551_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~628_q\);

-- Location: LCCOMB_X66_Y26_N28
\regFile|DU_mem|s_memory~1344\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1344_combout\ = (\displ|s_addrCounters[2][2]~q\ & ((\regFile|DU_mem|s_memory~756_q\) # ((\displ|s_addrCounters[2][3]~q\)))) # (!\displ|s_addrCounters[2][2]~q\ & (((\regFile|DU_mem|s_memory~628_q\ & 
-- !\displ|s_addrCounters[2][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \regFile|DU_mem|s_memory~756_q\,
	datac => \regFile|DU_mem|s_memory~628_q\,
	datad => \displ|s_addrCounters[2][3]~q\,
	combout => \regFile|DU_mem|s_memory~1344_combout\);

-- Location: FF_X63_Y26_N1
\regFile|DU_mem|s_memory~1012\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux17~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1553_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~1012_q\);

-- Location: LCCOMB_X67_Y26_N6
\regFile|DU_mem|s_memory~884feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~884feeder_combout\ = \alu|Mux17~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux17~3_combout\,
	combout => \regFile|DU_mem|s_memory~884feeder_combout\);

-- Location: FF_X67_Y26_N7
\regFile|DU_mem|s_memory~884\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~884feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1549_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~884_q\);

-- Location: LCCOMB_X63_Y26_N0
\regFile|DU_mem|s_memory~1345\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1345_combout\ = (\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~1344_combout\ & (\regFile|DU_mem|s_memory~1012_q\)) # (!\regFile|DU_mem|s_memory~1344_combout\ & ((\regFile|DU_mem|s_memory~884_q\))))) # 
-- (!\displ|s_addrCounters[2][3]~q\ & (\regFile|DU_mem|s_memory~1344_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \regFile|DU_mem|s_memory~1344_combout\,
	datac => \regFile|DU_mem|s_memory~1012_q\,
	datad => \regFile|DU_mem|s_memory~884_q\,
	combout => \regFile|DU_mem|s_memory~1345_combout\);

-- Location: LCCOMB_X60_Y27_N0
\regFile|DU_mem|s_memory~1348\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1348_combout\ = (\displ|s_addrCounters[2][0]~q\ & (((\displ|s_addrCounters[2][1]~q\)))) # (!\displ|s_addrCounters[2][0]~q\ & ((\displ|s_addrCounters[2][1]~q\ & ((\regFile|DU_mem|s_memory~1345_combout\))) # 
-- (!\displ|s_addrCounters[2][1]~q\ & (\regFile|DU_mem|s_memory~1347_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \regFile|DU_mem|s_memory~1347_combout\,
	datac => \regFile|DU_mem|s_memory~1345_combout\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \regFile|DU_mem|s_memory~1348_combout\);

-- Location: LCCOMB_X60_Y27_N18
\regFile|DU_mem|s_memory~1351\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1351_combout\ = (\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~1348_combout\ & ((\regFile|DU_mem|s_memory~1350_combout\))) # (!\regFile|DU_mem|s_memory~1348_combout\ & (\regFile|DU_mem|s_memory~1343_combout\)))) # 
-- (!\displ|s_addrCounters[2][0]~q\ & (((\regFile|DU_mem|s_memory~1348_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \regFile|DU_mem|s_memory~1343_combout\,
	datac => \regFile|DU_mem|s_memory~1350_combout\,
	datad => \regFile|DU_mem|s_memory~1348_combout\,
	combout => \regFile|DU_mem|s_memory~1351_combout\);

-- Location: FF_X68_Y35_N21
\regFile|DU_mem|s_memory~244\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux17~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~244_q\);

-- Location: FF_X68_Y34_N27
\regFile|DU_mem|s_memory~276\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux17~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~276_q\);

-- Location: FF_X73_Y31_N25
\regFile|DU_mem|s_memory~180\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux17~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~180_q\);

-- Location: LCCOMB_X73_Y31_N10
\regFile|DU_mem|s_memory~212feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~212feeder_combout\ = \alu|Mux17~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux17~3_combout\,
	combout => \regFile|DU_mem|s_memory~212feeder_combout\);

-- Location: FF_X73_Y31_N11
\regFile|DU_mem|s_memory~212\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~212feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~212_q\);

-- Location: LCCOMB_X73_Y31_N24
\regFile|DU_mem|s_memory~1352\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1352_combout\ = (\displ|s_addrCounters[2][1]~q\ & (\displ|s_addrCounters[2][0]~q\)) # (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~212_q\))) # (!\displ|s_addrCounters[2][0]~q\ & 
-- (\regFile|DU_mem|s_memory~180_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \regFile|DU_mem|s_memory~180_q\,
	datad => \regFile|DU_mem|s_memory~212_q\,
	combout => \regFile|DU_mem|s_memory~1352_combout\);

-- Location: LCCOMB_X68_Y34_N26
\regFile|DU_mem|s_memory~1353\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1353_combout\ = (\displ|s_addrCounters[2][1]~q\ & ((\regFile|DU_mem|s_memory~1352_combout\ & ((\regFile|DU_mem|s_memory~276_q\))) # (!\regFile|DU_mem|s_memory~1352_combout\ & (\regFile|DU_mem|s_memory~244_q\)))) # 
-- (!\displ|s_addrCounters[2][1]~q\ & (((\regFile|DU_mem|s_memory~1352_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~244_q\,
	datab => \displ|s_addrCounters[2][1]~q\,
	datac => \regFile|DU_mem|s_memory~276_q\,
	datad => \regFile|DU_mem|s_memory~1352_combout\,
	combout => \regFile|DU_mem|s_memory~1353_combout\);

-- Location: LCCOMB_X58_Y31_N30
\regFile|DU_mem|s_memory~84feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~84feeder_combout\ = \alu|Mux17~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux17~3_combout\,
	combout => \regFile|DU_mem|s_memory~84feeder_combout\);

-- Location: FF_X58_Y31_N31
\regFile|DU_mem|s_memory~84\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~84feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~84_q\);

-- Location: FF_X58_Y31_N21
\regFile|DU_mem|s_memory~148\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux17~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~148_q\);

-- Location: LCCOMB_X59_Y31_N24
\regFile|DU_mem|s_memory~116feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~116feeder_combout\ = \alu|Mux17~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux17~3_combout\,
	combout => \regFile|DU_mem|s_memory~116feeder_combout\);

-- Location: FF_X59_Y31_N25
\regFile|DU_mem|s_memory~116\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~116feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~116_q\);

-- Location: FF_X59_Y31_N27
\regFile|DU_mem|s_memory~52\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux17~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~52_q\);

-- Location: LCCOMB_X59_Y31_N26
\regFile|DU_mem|s_memory~1356\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1356_combout\ = (\displ|s_addrCounters[2][0]~q\ & (((\displ|s_addrCounters[2][1]~q\)))) # (!\displ|s_addrCounters[2][0]~q\ & ((\displ|s_addrCounters[2][1]~q\ & (\regFile|DU_mem|s_memory~116_q\)) # (!\displ|s_addrCounters[2][1]~q\ 
-- & ((\regFile|DU_mem|s_memory~52_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \regFile|DU_mem|s_memory~116_q\,
	datac => \regFile|DU_mem|s_memory~52_q\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \regFile|DU_mem|s_memory~1356_combout\);

-- Location: LCCOMB_X58_Y31_N20
\regFile|DU_mem|s_memory~1357\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1357_combout\ = (\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~1356_combout\ & ((\regFile|DU_mem|s_memory~148_q\))) # (!\regFile|DU_mem|s_memory~1356_combout\ & (\regFile|DU_mem|s_memory~84_q\)))) # 
-- (!\displ|s_addrCounters[2][0]~q\ & (((\regFile|DU_mem|s_memory~1356_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~84_q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \regFile|DU_mem|s_memory~148_q\,
	datad => \regFile|DU_mem|s_memory~1356_combout\,
	combout => \regFile|DU_mem|s_memory~1357_combout\);

-- Location: LCCOMB_X61_Y34_N2
\regFile|DU_mem|s_memory~372feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~372feeder_combout\ = \alu|Mux17~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux17~3_combout\,
	combout => \regFile|DU_mem|s_memory~372feeder_combout\);

-- Location: FF_X61_Y34_N3
\regFile|DU_mem|s_memory~372\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~372feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~372_q\);

-- Location: FF_X60_Y32_N17
\regFile|DU_mem|s_memory~308\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux17~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~308_q\);

-- Location: LCCOMB_X60_Y32_N16
\regFile|DU_mem|s_memory~1354\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1354_combout\ = (\displ|s_addrCounters[2][1]~q\ & ((\regFile|DU_mem|s_memory~372_q\) # ((\displ|s_addrCounters[2][0]~q\)))) # (!\displ|s_addrCounters[2][1]~q\ & (((\regFile|DU_mem|s_memory~308_q\ & 
-- !\displ|s_addrCounters[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \regFile|DU_mem|s_memory~372_q\,
	datac => \regFile|DU_mem|s_memory~308_q\,
	datad => \displ|s_addrCounters[2][0]~q\,
	combout => \regFile|DU_mem|s_memory~1354_combout\);

-- Location: FF_X60_Y34_N29
\regFile|DU_mem|s_memory~404\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux17~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~404_q\);

-- Location: LCCOMB_X60_Y34_N2
\regFile|DU_mem|s_memory~340feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~340feeder_combout\ = \alu|Mux17~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux17~3_combout\,
	combout => \regFile|DU_mem|s_memory~340feeder_combout\);

-- Location: FF_X60_Y34_N3
\regFile|DU_mem|s_memory~340\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~340feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~340_q\);

-- Location: LCCOMB_X60_Y34_N28
\regFile|DU_mem|s_memory~1355\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1355_combout\ = (\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~1354_combout\ & (\regFile|DU_mem|s_memory~404_q\)) # (!\regFile|DU_mem|s_memory~1354_combout\ & ((\regFile|DU_mem|s_memory~340_q\))))) # 
-- (!\displ|s_addrCounters[2][0]~q\ & (\regFile|DU_mem|s_memory~1354_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \regFile|DU_mem|s_memory~1354_combout\,
	datac => \regFile|DU_mem|s_memory~404_q\,
	datad => \regFile|DU_mem|s_memory~340_q\,
	combout => \regFile|DU_mem|s_memory~1355_combout\);

-- Location: LCCOMB_X61_Y27_N16
\regFile|DU_mem|s_memory~1358\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1358_combout\ = (\displ|s_addrCounters[2][2]~q\ & (\displ|s_addrCounters[2][3]~q\)) # (!\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~1355_combout\))) # 
-- (!\displ|s_addrCounters[2][3]~q\ & (\regFile|DU_mem|s_memory~1357_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \regFile|DU_mem|s_memory~1357_combout\,
	datad => \regFile|DU_mem|s_memory~1355_combout\,
	combout => \regFile|DU_mem|s_memory~1358_combout\);

-- Location: FF_X66_Y34_N29
\regFile|DU_mem|s_memory~532\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \alu|Mux17~3_combout\,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~532_q\);

-- Location: FF_X61_Y28_N29
\regFile|DU_mem|s_memory~500\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux17~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~500_q\);

-- Location: FF_X61_Y28_N3
\regFile|DU_mem|s_memory~436\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux17~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~436_q\);

-- Location: LCCOMB_X61_Y24_N6
\regFile|DU_mem|s_memory~468feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~468feeder_combout\ = \alu|Mux17~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux17~3_combout\,
	combout => \regFile|DU_mem|s_memory~468feeder_combout\);

-- Location: FF_X61_Y24_N7
\regFile|DU_mem|s_memory~468\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~468feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~468_q\);

-- Location: LCCOMB_X61_Y28_N2
\regFile|DU_mem|s_memory~1359\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1359_combout\ = (\displ|s_addrCounters[2][0]~q\ & ((\displ|s_addrCounters[2][1]~q\) # ((\regFile|DU_mem|s_memory~468_q\)))) # (!\displ|s_addrCounters[2][0]~q\ & (!\displ|s_addrCounters[2][1]~q\ & 
-- (\regFile|DU_mem|s_memory~436_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \displ|s_addrCounters[2][1]~q\,
	datac => \regFile|DU_mem|s_memory~436_q\,
	datad => \regFile|DU_mem|s_memory~468_q\,
	combout => \regFile|DU_mem|s_memory~1359_combout\);

-- Location: LCCOMB_X61_Y28_N28
\regFile|DU_mem|s_memory~1360\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1360_combout\ = (\displ|s_addrCounters[2][1]~q\ & ((\regFile|DU_mem|s_memory~1359_combout\ & (\regFile|DU_mem|s_memory~532_q\)) # (!\regFile|DU_mem|s_memory~1359_combout\ & ((\regFile|DU_mem|s_memory~500_q\))))) # 
-- (!\displ|s_addrCounters[2][1]~q\ & (((\regFile|DU_mem|s_memory~1359_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~532_q\,
	datab => \displ|s_addrCounters[2][1]~q\,
	datac => \regFile|DU_mem|s_memory~500_q\,
	datad => \regFile|DU_mem|s_memory~1359_combout\,
	combout => \regFile|DU_mem|s_memory~1360_combout\);

-- Location: LCCOMB_X61_Y27_N18
\regFile|DU_mem|s_memory~1361\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1361_combout\ = (\displ|s_addrCounters[2][2]~q\ & ((\regFile|DU_mem|s_memory~1358_combout\ & ((\regFile|DU_mem|s_memory~1360_combout\))) # (!\regFile|DU_mem|s_memory~1358_combout\ & (\regFile|DU_mem|s_memory~1353_combout\)))) # 
-- (!\displ|s_addrCounters[2][2]~q\ & (((\regFile|DU_mem|s_memory~1358_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \regFile|DU_mem|s_memory~1353_combout\,
	datac => \regFile|DU_mem|s_memory~1358_combout\,
	datad => \regFile|DU_mem|s_memory~1360_combout\,
	combout => \regFile|DU_mem|s_memory~1361_combout\);

-- Location: LCCOMB_X60_Y27_N12
\regFile|DU_mem|readData[14]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|readData[14]~77_combout\ = (\displ|s_addrCounters[2][4]~q\ & (\regFile|DU_mem|s_memory~1351_combout\)) # (!\displ|s_addrCounters[2][4]~q\ & (((!\regFile|DU_mem|Equal0~0_combout\ & \regFile|DU_mem|s_memory~1361_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][4]~q\,
	datab => \regFile|DU_mem|s_memory~1351_combout\,
	datac => \regFile|DU_mem|Equal0~0_combout\,
	datad => \regFile|DU_mem|s_memory~1361_combout\,
	combout => \regFile|DU_mem|readData[14]~77_combout\);

-- Location: LCCOMB_X74_Y25_N16
\displ|Mux23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux23~0_combout\ = (\SW[1]~input_o\ & (((\regFile|DU_mem|readData[14]~77_combout\) # (\SW[0]~input_o\)))) # (!\SW[1]~input_o\ & (\pcUp|s_pc\(14) & ((!\SW[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcUp|s_pc\(14),
	datab => \SW[1]~input_o\,
	datac => \regFile|DU_mem|readData[14]~77_combout\,
	datad => \SW[0]~input_o\,
	combout => \displ|Mux23~0_combout\);

-- Location: LCCOMB_X77_Y22_N20
\intMem|Mux34~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \intMem|Mux34~3_combout\ = (\displ|s_addrCounters[1][2]~q\ & (\displ|s_addrCounters[1][1]~q\ & ((!\displ|s_addrCounters[1][3]~q\)))) # (!\displ|s_addrCounters[1][2]~q\ & ((\displ|s_addrCounters[1][0]~q\ & (!\displ|s_addrCounters[1][1]~q\)) # 
-- (!\displ|s_addrCounters[1][0]~q\ & ((\displ|s_addrCounters[1][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001110011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[1][1]~q\,
	datab => \displ|s_addrCounters[1][2]~q\,
	datac => \displ|s_addrCounters[1][0]~q\,
	datad => \displ|s_addrCounters[1][3]~q\,
	combout => \intMem|Mux34~3_combout\);

-- Location: LCCOMB_X74_Y25_N28
\intMem|Mux34~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \intMem|Mux34~6_combout\ = (\intMem|Mux34~3_combout\ & (!\displ|s_addrCounters[1][5]~q\ & !\displ|s_addrCounters[1][4]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \intMem|Mux34~3_combout\,
	datac => \displ|s_addrCounters[1][5]~q\,
	datad => \displ|s_addrCounters[1][4]~q\,
	combout => \intMem|Mux34~6_combout\);

-- Location: LCCOMB_X74_Y25_N2
\displ|Mux23~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux23~1_combout\ = (\SW[0]~input_o\ & ((\displ|Mux23~0_combout\ & (\alu|Mux17~3_combout\)) # (!\displ|Mux23~0_combout\ & ((\intMem|Mux34~6_combout\))))) # (!\SW[0]~input_o\ & (\displ|Mux23~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \displ|Mux23~0_combout\,
	datac => \alu|Mux17~3_combout\,
	datad => \intMem|Mux34~6_combout\,
	combout => \displ|Mux23~1_combout\);

-- Location: LCCOMB_X80_Y22_N30
\intMem|Mux36~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \intMem|Mux36~3_combout\ = (\displ|s_addrCounters[1][2]~q\ & (((!\displ|s_addrCounters[1][1]~q\ & !\displ|s_addrCounters[1][3]~q\)))) # (!\displ|s_addrCounters[1][2]~q\ & ((\displ|s_addrCounters[1][0]~q\ & (!\displ|s_addrCounters[1][1]~q\)) # 
-- (!\displ|s_addrCounters[1][0]~q\ & ((\displ|s_addrCounters[1][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001101110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[1][0]~q\,
	datab => \displ|s_addrCounters[1][1]~q\,
	datac => \displ|s_addrCounters[1][3]~q\,
	datad => \displ|s_addrCounters[1][2]~q\,
	combout => \intMem|Mux36~3_combout\);

-- Location: LCCOMB_X80_Y22_N0
\intMem|Mux36~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \intMem|Mux36~6_combout\ = (!\displ|s_addrCounters[1][5]~q\ & (\intMem|Mux36~3_combout\ & !\displ|s_addrCounters[1][4]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[1][5]~q\,
	datac => \intMem|Mux36~3_combout\,
	datad => \displ|s_addrCounters[1][4]~q\,
	combout => \intMem|Mux36~6_combout\);

-- Location: LCCOMB_X59_Y32_N8
\regFile|DU_mem|s_memory~370feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~370feeder_combout\ = \alu|Mux19~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux19~3_combout\,
	combout => \regFile|DU_mem|s_memory~370feeder_combout\);

-- Location: FF_X59_Y32_N9
\regFile|DU_mem|s_memory~370\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~370feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~370_q\);

-- Location: FF_X59_Y32_N3
\regFile|DU_mem|s_memory~306\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux19~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~306_q\);

-- Location: LCCOMB_X59_Y32_N2
\regFile|DU_mem|s_memory~1314\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1314_combout\ = (\displ|s_addrCounters[2][1]~q\ & ((\regFile|DU_mem|s_memory~370_q\) # ((\displ|s_addrCounters[2][0]~q\)))) # (!\displ|s_addrCounters[2][1]~q\ & (((\regFile|DU_mem|s_memory~306_q\ & 
-- !\displ|s_addrCounters[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \regFile|DU_mem|s_memory~370_q\,
	datac => \regFile|DU_mem|s_memory~306_q\,
	datad => \displ|s_addrCounters[2][0]~q\,
	combout => \regFile|DU_mem|s_memory~1314_combout\);

-- Location: FF_X60_Y34_N17
\regFile|DU_mem|s_memory~402\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux19~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~402_q\);

-- Location: LCCOMB_X60_Y34_N6
\regFile|DU_mem|s_memory~338feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~338feeder_combout\ = \alu|Mux19~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux19~3_combout\,
	combout => \regFile|DU_mem|s_memory~338feeder_combout\);

-- Location: FF_X60_Y34_N7
\regFile|DU_mem|s_memory~338\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~338feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~338_q\);

-- Location: LCCOMB_X60_Y34_N16
\regFile|DU_mem|s_memory~1315\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1315_combout\ = (\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~1314_combout\ & (\regFile|DU_mem|s_memory~402_q\)) # (!\regFile|DU_mem|s_memory~1314_combout\ & ((\regFile|DU_mem|s_memory~338_q\))))) # 
-- (!\displ|s_addrCounters[2][0]~q\ & (\regFile|DU_mem|s_memory~1314_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \regFile|DU_mem|s_memory~1314_combout\,
	datac => \regFile|DU_mem|s_memory~402_q\,
	datad => \regFile|DU_mem|s_memory~338_q\,
	combout => \regFile|DU_mem|s_memory~1315_combout\);

-- Location: LCCOMB_X60_Y29_N8
\regFile|DU_mem|s_memory~82feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~82feeder_combout\ = \alu|Mux19~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux19~3_combout\,
	combout => \regFile|DU_mem|s_memory~82feeder_combout\);

-- Location: FF_X60_Y29_N9
\regFile|DU_mem|s_memory~82\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~82feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~82_q\);

-- Location: FF_X74_Y33_N19
\regFile|DU_mem|s_memory~50\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux19~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~50_q\);

-- Location: LCCOMB_X74_Y33_N28
\regFile|DU_mem|s_memory~114feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~114feeder_combout\ = \alu|Mux19~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux19~3_combout\,
	combout => \regFile|DU_mem|s_memory~114feeder_combout\);

-- Location: FF_X74_Y33_N29
\regFile|DU_mem|s_memory~114\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~114feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~114_q\);

-- Location: LCCOMB_X74_Y33_N18
\regFile|DU_mem|s_memory~1316\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1316_combout\ = (\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\) # ((\regFile|DU_mem|s_memory~114_q\)))) # (!\displ|s_addrCounters[2][1]~q\ & (!\displ|s_addrCounters[2][0]~q\ & (\regFile|DU_mem|s_memory~50_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \regFile|DU_mem|s_memory~50_q\,
	datad => \regFile|DU_mem|s_memory~114_q\,
	combout => \regFile|DU_mem|s_memory~1316_combout\);

-- Location: FF_X62_Y28_N15
\regFile|DU_mem|s_memory~146\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux19~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~146_q\);

-- Location: LCCOMB_X62_Y28_N14
\regFile|DU_mem|s_memory~1317\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1317_combout\ = (\regFile|DU_mem|s_memory~1316_combout\ & (((\regFile|DU_mem|s_memory~146_q\) # (!\displ|s_addrCounters[2][0]~q\)))) # (!\regFile|DU_mem|s_memory~1316_combout\ & (\regFile|DU_mem|s_memory~82_q\ & 
-- ((\displ|s_addrCounters[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~82_q\,
	datab => \regFile|DU_mem|s_memory~1316_combout\,
	datac => \regFile|DU_mem|s_memory~146_q\,
	datad => \displ|s_addrCounters[2][0]~q\,
	combout => \regFile|DU_mem|s_memory~1317_combout\);

-- Location: LCCOMB_X61_Y27_N8
\regFile|DU_mem|s_memory~1318\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1318_combout\ = (\displ|s_addrCounters[2][2]~q\ & (\displ|s_addrCounters[2][3]~q\)) # (!\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\ & (\regFile|DU_mem|s_memory~1315_combout\)) # 
-- (!\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~1317_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \regFile|DU_mem|s_memory~1315_combout\,
	datad => \regFile|DU_mem|s_memory~1317_combout\,
	combout => \regFile|DU_mem|s_memory~1318_combout\);

-- Location: FF_X66_Y28_N21
\regFile|DU_mem|s_memory~530\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \alu|Mux19~3_combout\,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~530_q\);

-- Location: FF_X61_Y28_N17
\regFile|DU_mem|s_memory~498\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux19~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~498_q\);

-- Location: FF_X61_Y28_N27
\regFile|DU_mem|s_memory~434\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux19~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~434_q\);

-- Location: LCCOMB_X62_Y28_N24
\regFile|DU_mem|s_memory~466feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~466feeder_combout\ = \alu|Mux19~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux19~3_combout\,
	combout => \regFile|DU_mem|s_memory~466feeder_combout\);

-- Location: FF_X62_Y28_N25
\regFile|DU_mem|s_memory~466\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~466feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~466_q\);

-- Location: LCCOMB_X61_Y28_N26
\regFile|DU_mem|s_memory~1319\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1319_combout\ = (\displ|s_addrCounters[2][0]~q\ & ((\displ|s_addrCounters[2][1]~q\) # ((\regFile|DU_mem|s_memory~466_q\)))) # (!\displ|s_addrCounters[2][0]~q\ & (!\displ|s_addrCounters[2][1]~q\ & 
-- (\regFile|DU_mem|s_memory~434_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \displ|s_addrCounters[2][1]~q\,
	datac => \regFile|DU_mem|s_memory~434_q\,
	datad => \regFile|DU_mem|s_memory~466_q\,
	combout => \regFile|DU_mem|s_memory~1319_combout\);

-- Location: LCCOMB_X61_Y28_N16
\regFile|DU_mem|s_memory~1320\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1320_combout\ = (\displ|s_addrCounters[2][1]~q\ & ((\regFile|DU_mem|s_memory~1319_combout\ & (\regFile|DU_mem|s_memory~530_q\)) # (!\regFile|DU_mem|s_memory~1319_combout\ & ((\regFile|DU_mem|s_memory~498_q\))))) # 
-- (!\displ|s_addrCounters[2][1]~q\ & (((\regFile|DU_mem|s_memory~1319_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~530_q\,
	datab => \displ|s_addrCounters[2][1]~q\,
	datac => \regFile|DU_mem|s_memory~498_q\,
	datad => \regFile|DU_mem|s_memory~1319_combout\,
	combout => \regFile|DU_mem|s_memory~1320_combout\);

-- Location: LCCOMB_X67_Y27_N26
\regFile|DU_mem|s_memory~242feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~242feeder_combout\ = \alu|Mux19~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux19~3_combout\,
	combout => \regFile|DU_mem|s_memory~242feeder_combout\);

-- Location: FF_X67_Y27_N27
\regFile|DU_mem|s_memory~242\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~242feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~242_q\);

-- Location: FF_X65_Y27_N27
\regFile|DU_mem|s_memory~274\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux19~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~274_q\);

-- Location: FF_X73_Y31_N23
\regFile|DU_mem|s_memory~178\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux19~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~178_q\);

-- Location: LCCOMB_X73_Y31_N16
\regFile|DU_mem|s_memory~210feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~210feeder_combout\ = \alu|Mux19~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux19~3_combout\,
	combout => \regFile|DU_mem|s_memory~210feeder_combout\);

-- Location: FF_X73_Y31_N17
\regFile|DU_mem|s_memory~210\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~210feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~210_q\);

-- Location: LCCOMB_X73_Y31_N22
\regFile|DU_mem|s_memory~1312\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1312_combout\ = (\displ|s_addrCounters[2][1]~q\ & (\displ|s_addrCounters[2][0]~q\)) # (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~210_q\))) # (!\displ|s_addrCounters[2][0]~q\ & 
-- (\regFile|DU_mem|s_memory~178_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \regFile|DU_mem|s_memory~178_q\,
	datad => \regFile|DU_mem|s_memory~210_q\,
	combout => \regFile|DU_mem|s_memory~1312_combout\);

-- Location: LCCOMB_X65_Y27_N26
\regFile|DU_mem|s_memory~1313\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1313_combout\ = (\displ|s_addrCounters[2][1]~q\ & ((\regFile|DU_mem|s_memory~1312_combout\ & ((\regFile|DU_mem|s_memory~274_q\))) # (!\regFile|DU_mem|s_memory~1312_combout\ & (\regFile|DU_mem|s_memory~242_q\)))) # 
-- (!\displ|s_addrCounters[2][1]~q\ & (((\regFile|DU_mem|s_memory~1312_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~242_q\,
	datab => \displ|s_addrCounters[2][1]~q\,
	datac => \regFile|DU_mem|s_memory~274_q\,
	datad => \regFile|DU_mem|s_memory~1312_combout\,
	combout => \regFile|DU_mem|s_memory~1313_combout\);

-- Location: LCCOMB_X61_Y27_N6
\regFile|DU_mem|s_memory~1321\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1321_combout\ = (\displ|s_addrCounters[2][2]~q\ & ((\regFile|DU_mem|s_memory~1318_combout\ & (\regFile|DU_mem|s_memory~1320_combout\)) # (!\regFile|DU_mem|s_memory~1318_combout\ & ((\regFile|DU_mem|s_memory~1313_combout\))))) # 
-- (!\displ|s_addrCounters[2][2]~q\ & (\regFile|DU_mem|s_memory~1318_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \regFile|DU_mem|s_memory~1318_combout\,
	datac => \regFile|DU_mem|s_memory~1320_combout\,
	datad => \regFile|DU_mem|s_memory~1313_combout\,
	combout => \regFile|DU_mem|s_memory~1321_combout\);

-- Location: FF_X62_Y26_N25
\regFile|DU_mem|s_memory~594\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux19~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1546_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~594_q\);

-- Location: LCCOMB_X62_Y26_N2
\regFile|DU_mem|s_memory~850feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~850feeder_combout\ = \alu|Mux19~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux19~3_combout\,
	combout => \regFile|DU_mem|s_memory~850feeder_combout\);

-- Location: FF_X62_Y26_N3
\regFile|DU_mem|s_memory~850\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~850feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1544_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~850_q\);

-- Location: LCCOMB_X62_Y26_N24
\regFile|DU_mem|s_memory~1302\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1302_combout\ = (\displ|s_addrCounters[2][2]~q\ & (\displ|s_addrCounters[2][3]~q\)) # (!\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~850_q\))) # (!\displ|s_addrCounters[2][3]~q\ & 
-- (\regFile|DU_mem|s_memory~594_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \regFile|DU_mem|s_memory~594_q\,
	datad => \regFile|DU_mem|s_memory~850_q\,
	combout => \regFile|DU_mem|s_memory~1302_combout\);

-- Location: FF_X65_Y26_N21
\regFile|DU_mem|s_memory~978\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux19~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1548_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~978_q\);

-- Location: LCCOMB_X65_Y26_N2
\regFile|DU_mem|s_memory~722feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~722feeder_combout\ = \alu|Mux19~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux19~3_combout\,
	combout => \regFile|DU_mem|s_memory~722feeder_combout\);

-- Location: FF_X65_Y26_N3
\regFile|DU_mem|s_memory~722\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~722feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1543_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~722_q\);

-- Location: LCCOMB_X65_Y26_N20
\regFile|DU_mem|s_memory~1303\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1303_combout\ = (\regFile|DU_mem|s_memory~1302_combout\ & (((\regFile|DU_mem|s_memory~978_q\)) # (!\displ|s_addrCounters[2][2]~q\))) # (!\regFile|DU_mem|s_memory~1302_combout\ & (\displ|s_addrCounters[2][2]~q\ & 
-- ((\regFile|DU_mem|s_memory~722_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1302_combout\,
	datab => \displ|s_addrCounters[2][2]~q\,
	datac => \regFile|DU_mem|s_memory~978_q\,
	datad => \regFile|DU_mem|s_memory~722_q\,
	combout => \regFile|DU_mem|s_memory~1303_combout\);

-- Location: LCCOMB_X66_Y25_N26
\regFile|DU_mem|s_memory~786feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~786feeder_combout\ = \alu|Mux19~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux19~3_combout\,
	combout => \regFile|DU_mem|s_memory~786feeder_combout\);

-- Location: FF_X66_Y25_N27
\regFile|DU_mem|s_memory~786\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~786feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1559_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~786_q\);

-- Location: FF_X67_Y25_N21
\regFile|DU_mem|s_memory~1042\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux19~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1562_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~1042_q\);

-- Location: FF_X66_Y25_N13
\regFile|DU_mem|s_memory~658\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux19~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1561_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~658_q\);

-- Location: LCCOMB_X67_Y25_N6
\regFile|DU_mem|s_memory~914feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~914feeder_combout\ = \alu|Mux19~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux19~3_combout\,
	combout => \regFile|DU_mem|s_memory~914feeder_combout\);

-- Location: FF_X67_Y25_N7
\regFile|DU_mem|s_memory~914\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~914feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1560_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~914_q\);

-- Location: LCCOMB_X66_Y25_N12
\regFile|DU_mem|s_memory~1309\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1309_combout\ = (\displ|s_addrCounters[2][2]~q\ & (\displ|s_addrCounters[2][3]~q\)) # (!\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~914_q\))) # (!\displ|s_addrCounters[2][3]~q\ & 
-- (\regFile|DU_mem|s_memory~658_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \regFile|DU_mem|s_memory~658_q\,
	datad => \regFile|DU_mem|s_memory~914_q\,
	combout => \regFile|DU_mem|s_memory~1309_combout\);

-- Location: LCCOMB_X67_Y25_N20
\regFile|DU_mem|s_memory~1310\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1310_combout\ = (\displ|s_addrCounters[2][2]~q\ & ((\regFile|DU_mem|s_memory~1309_combout\ & ((\regFile|DU_mem|s_memory~1042_q\))) # (!\regFile|DU_mem|s_memory~1309_combout\ & (\regFile|DU_mem|s_memory~786_q\)))) # 
-- (!\displ|s_addrCounters[2][2]~q\ & (((\regFile|DU_mem|s_memory~1309_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~786_q\,
	datab => \displ|s_addrCounters[2][2]~q\,
	datac => \regFile|DU_mem|s_memory~1042_q\,
	datad => \regFile|DU_mem|s_memory~1309_combout\,
	combout => \regFile|DU_mem|s_memory~1310_combout\);

-- Location: LCCOMB_X63_Y25_N26
\regFile|DU_mem|s_memory~818feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~818feeder_combout\ = \alu|Mux19~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux19~3_combout\,
	combout => \regFile|DU_mem|s_memory~818feeder_combout\);

-- Location: FF_X63_Y25_N27
\regFile|DU_mem|s_memory~818\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~818feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1554_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~818_q\);

-- Location: FF_X63_Y25_N9
\regFile|DU_mem|s_memory~946\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux19~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1558_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~946_q\);

-- Location: FF_X66_Y24_N1
\regFile|DU_mem|s_memory~562\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux19~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1557_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~562_q\);

-- Location: LCCOMB_X74_Y28_N14
\regFile|DU_mem|s_memory~690feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~690feeder_combout\ = \alu|Mux19~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux19~3_combout\,
	combout => \regFile|DU_mem|s_memory~690feeder_combout\);

-- Location: FF_X74_Y28_N15
\regFile|DU_mem|s_memory~690\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~690feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1555_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~690_q\);

-- Location: LCCOMB_X66_Y24_N0
\regFile|DU_mem|s_memory~1306\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1306_combout\ = (\displ|s_addrCounters[2][3]~q\ & (\displ|s_addrCounters[2][2]~q\)) # (!\displ|s_addrCounters[2][3]~q\ & ((\displ|s_addrCounters[2][2]~q\ & ((\regFile|DU_mem|s_memory~690_q\))) # (!\displ|s_addrCounters[2][2]~q\ & 
-- (\regFile|DU_mem|s_memory~562_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \displ|s_addrCounters[2][2]~q\,
	datac => \regFile|DU_mem|s_memory~562_q\,
	datad => \regFile|DU_mem|s_memory~690_q\,
	combout => \regFile|DU_mem|s_memory~1306_combout\);

-- Location: LCCOMB_X63_Y25_N8
\regFile|DU_mem|s_memory~1307\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1307_combout\ = (\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~1306_combout\ & ((\regFile|DU_mem|s_memory~946_q\))) # (!\regFile|DU_mem|s_memory~1306_combout\ & (\regFile|DU_mem|s_memory~818_q\)))) # 
-- (!\displ|s_addrCounters[2][3]~q\ & (((\regFile|DU_mem|s_memory~1306_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~818_q\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \regFile|DU_mem|s_memory~946_q\,
	datad => \regFile|DU_mem|s_memory~1306_combout\,
	combout => \regFile|DU_mem|s_memory~1307_combout\);

-- Location: LCCOMB_X67_Y26_N2
\regFile|DU_mem|s_memory~882feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~882feeder_combout\ = \alu|Mux19~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux19~3_combout\,
	combout => \regFile|DU_mem|s_memory~882feeder_combout\);

-- Location: FF_X67_Y26_N3
\regFile|DU_mem|s_memory~882\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~882feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1549_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~882_q\);

-- Location: FF_X67_Y26_N5
\regFile|DU_mem|s_memory~1010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux19~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1553_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~1010_q\);

-- Location: LCCOMB_X66_Y26_N22
\regFile|DU_mem|s_memory~754feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~754feeder_combout\ = \alu|Mux19~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux19~3_combout\,
	combout => \regFile|DU_mem|s_memory~754feeder_combout\);

-- Location: FF_X66_Y26_N23
\regFile|DU_mem|s_memory~754\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~754feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1550_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~754_q\);

-- Location: FF_X66_Y26_N13
\regFile|DU_mem|s_memory~626\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux19~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1551_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~626_q\);

-- Location: LCCOMB_X66_Y26_N12
\regFile|DU_mem|s_memory~1304\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1304_combout\ = (\displ|s_addrCounters[2][2]~q\ & ((\regFile|DU_mem|s_memory~754_q\) # ((\displ|s_addrCounters[2][3]~q\)))) # (!\displ|s_addrCounters[2][2]~q\ & (((\regFile|DU_mem|s_memory~626_q\ & 
-- !\displ|s_addrCounters[2][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~754_q\,
	datab => \displ|s_addrCounters[2][2]~q\,
	datac => \regFile|DU_mem|s_memory~626_q\,
	datad => \displ|s_addrCounters[2][3]~q\,
	combout => \regFile|DU_mem|s_memory~1304_combout\);

-- Location: LCCOMB_X67_Y26_N4
\regFile|DU_mem|s_memory~1305\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1305_combout\ = (\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~1304_combout\ & ((\regFile|DU_mem|s_memory~1010_q\))) # (!\regFile|DU_mem|s_memory~1304_combout\ & (\regFile|DU_mem|s_memory~882_q\)))) # 
-- (!\displ|s_addrCounters[2][3]~q\ & (((\regFile|DU_mem|s_memory~1304_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \regFile|DU_mem|s_memory~882_q\,
	datac => \regFile|DU_mem|s_memory~1010_q\,
	datad => \regFile|DU_mem|s_memory~1304_combout\,
	combout => \regFile|DU_mem|s_memory~1305_combout\);

-- Location: LCCOMB_X68_Y24_N18
\regFile|DU_mem|s_memory~1308\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1308_combout\ = (\displ|s_addrCounters[2][0]~q\ & (((\displ|s_addrCounters[2][1]~q\)))) # (!\displ|s_addrCounters[2][0]~q\ & ((\displ|s_addrCounters[2][1]~q\ & ((\regFile|DU_mem|s_memory~1305_combout\))) # 
-- (!\displ|s_addrCounters[2][1]~q\ & (\regFile|DU_mem|s_memory~1307_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1307_combout\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \regFile|DU_mem|s_memory~1305_combout\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \regFile|DU_mem|s_memory~1308_combout\);

-- Location: LCCOMB_X68_Y24_N24
\regFile|DU_mem|s_memory~1311\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1311_combout\ = (\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~1308_combout\ & ((\regFile|DU_mem|s_memory~1310_combout\))) # (!\regFile|DU_mem|s_memory~1308_combout\ & (\regFile|DU_mem|s_memory~1303_combout\)))) # 
-- (!\displ|s_addrCounters[2][0]~q\ & (((\regFile|DU_mem|s_memory~1308_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1303_combout\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \regFile|DU_mem|s_memory~1310_combout\,
	datad => \regFile|DU_mem|s_memory~1308_combout\,
	combout => \regFile|DU_mem|s_memory~1311_combout\);

-- Location: LCCOMB_X67_Y24_N16
\regFile|DU_mem|readData[12]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|readData[12]~75_combout\ = (\displ|s_addrCounters[2][4]~q\ & (((\regFile|DU_mem|s_memory~1311_combout\)))) # (!\displ|s_addrCounters[2][4]~q\ & (\regFile|DU_mem|s_memory~1321_combout\ & (!\regFile|DU_mem|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1321_combout\,
	datab => \regFile|DU_mem|Equal0~0_combout\,
	datac => \displ|s_addrCounters[2][4]~q\,
	datad => \regFile|DU_mem|s_memory~1311_combout\,
	combout => \regFile|DU_mem|readData[12]~75_combout\);

-- Location: LCCOMB_X83_Y23_N16
\displ|Mux25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux25~0_combout\ = (\SW[1]~input_o\ & ((\regFile|DU_mem|readData[12]~75_combout\) # ((\SW[0]~input_o\)))) # (!\SW[1]~input_o\ & (((!\SW[0]~input_o\ & \pcUp|s_pc\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \regFile|DU_mem|readData[12]~75_combout\,
	datac => \SW[0]~input_o\,
	datad => \pcUp|s_pc\(12),
	combout => \displ|Mux25~0_combout\);

-- Location: LCCOMB_X83_Y23_N14
\displ|Mux25~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux25~1_combout\ = (\SW[0]~input_o\ & ((\displ|Mux25~0_combout\ & ((\alu|Mux19~3_combout\))) # (!\displ|Mux25~0_combout\ & (\intMem|Mux36~6_combout\)))) # (!\SW[0]~input_o\ & (((\displ|Mux25~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \intMem|Mux36~6_combout\,
	datac => \alu|Mux19~3_combout\,
	datad => \displ|Mux25~0_combout\,
	combout => \displ|Mux25~1_combout\);

-- Location: FF_X66_Y34_N9
\regFile|DU_mem|s_memory~533\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \alu|Mux16~3_combout\,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~533_q\);

-- Location: FF_X66_Y23_N25
\regFile|DU_mem|s_memory~469\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux16~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~469_q\);

-- Location: LCCOMB_X65_Y28_N8
\regFile|DU_mem|s_memory~501feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~501feeder_combout\ = \alu|Mux16~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux16~3_combout\,
	combout => \regFile|DU_mem|s_memory~501feeder_combout\);

-- Location: FF_X65_Y28_N9
\regFile|DU_mem|s_memory~501\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~501feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~501_q\);

-- Location: FF_X63_Y28_N29
\regFile|DU_mem|s_memory~437\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux16~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~437_q\);

-- Location: LCCOMB_X63_Y28_N28
\regFile|DU_mem|s_memory~1379\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1379_combout\ = (\displ|s_addrCounters[2][0]~q\ & (((\displ|s_addrCounters[2][1]~q\)))) # (!\displ|s_addrCounters[2][0]~q\ & ((\displ|s_addrCounters[2][1]~q\ & (\regFile|DU_mem|s_memory~501_q\)) # (!\displ|s_addrCounters[2][1]~q\ 
-- & ((\regFile|DU_mem|s_memory~437_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~501_q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \regFile|DU_mem|s_memory~437_q\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \regFile|DU_mem|s_memory~1379_combout\);

-- Location: LCCOMB_X66_Y23_N24
\regFile|DU_mem|s_memory~1380\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1380_combout\ = (\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~1379_combout\ & (\regFile|DU_mem|s_memory~533_q\)) # (!\regFile|DU_mem|s_memory~1379_combout\ & ((\regFile|DU_mem|s_memory~469_q\))))) # 
-- (!\displ|s_addrCounters[2][0]~q\ & (((\regFile|DU_mem|s_memory~1379_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~533_q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \regFile|DU_mem|s_memory~469_q\,
	datad => \regFile|DU_mem|s_memory~1379_combout\,
	combout => \regFile|DU_mem|s_memory~1380_combout\);

-- Location: LCCOMB_X59_Y34_N16
\regFile|DU_mem|s_memory~85feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~85feeder_combout\ = \alu|Mux16~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux16~3_combout\,
	combout => \regFile|DU_mem|s_memory~85feeder_combout\);

-- Location: FF_X59_Y34_N17
\regFile|DU_mem|s_memory~85\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~85feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~85_q\);

-- Location: FF_X59_Y31_N7
\regFile|DU_mem|s_memory~53\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux16~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~53_q\);

-- Location: LCCOMB_X59_Y31_N6
\regFile|DU_mem|s_memory~1376\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1376_combout\ = (\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~85_q\) # ((\displ|s_addrCounters[2][1]~q\)))) # (!\displ|s_addrCounters[2][0]~q\ & (((\regFile|DU_mem|s_memory~53_q\ & 
-- !\displ|s_addrCounters[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~85_q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \regFile|DU_mem|s_memory~53_q\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \regFile|DU_mem|s_memory~1376_combout\);

-- Location: FF_X58_Y31_N23
\regFile|DU_mem|s_memory~149\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux16~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~149_q\);

-- Location: LCCOMB_X59_Y31_N28
\regFile|DU_mem|s_memory~117feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~117feeder_combout\ = \alu|Mux16~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux16~3_combout\,
	combout => \regFile|DU_mem|s_memory~117feeder_combout\);

-- Location: FF_X59_Y31_N29
\regFile|DU_mem|s_memory~117\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~117feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~117_q\);

-- Location: LCCOMB_X58_Y31_N22
\regFile|DU_mem|s_memory~1377\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1377_combout\ = (\regFile|DU_mem|s_memory~1376_combout\ & (((\regFile|DU_mem|s_memory~149_q\)) # (!\displ|s_addrCounters[2][1]~q\))) # (!\regFile|DU_mem|s_memory~1376_combout\ & (\displ|s_addrCounters[2][1]~q\ & 
-- ((\regFile|DU_mem|s_memory~117_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1376_combout\,
	datab => \displ|s_addrCounters[2][1]~q\,
	datac => \regFile|DU_mem|s_memory~149_q\,
	datad => \regFile|DU_mem|s_memory~117_q\,
	combout => \regFile|DU_mem|s_memory~1377_combout\);

-- Location: FF_X73_Y31_N15
\regFile|DU_mem|s_memory~181\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux16~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~181_q\);

-- Location: LCCOMB_X74_Y34_N30
\regFile|DU_mem|s_memory~245feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~245feeder_combout\ = \alu|Mux16~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux16~3_combout\,
	combout => \regFile|DU_mem|s_memory~245feeder_combout\);

-- Location: FF_X74_Y34_N31
\regFile|DU_mem|s_memory~245\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~245feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~245_q\);

-- Location: LCCOMB_X73_Y31_N14
\regFile|DU_mem|s_memory~1374\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1374_combout\ = (\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\) # ((\regFile|DU_mem|s_memory~245_q\)))) # (!\displ|s_addrCounters[2][1]~q\ & (!\displ|s_addrCounters[2][0]~q\ & 
-- (\regFile|DU_mem|s_memory~181_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \regFile|DU_mem|s_memory~181_q\,
	datad => \regFile|DU_mem|s_memory~245_q\,
	combout => \regFile|DU_mem|s_memory~1374_combout\);

-- Location: FF_X65_Y27_N31
\regFile|DU_mem|s_memory~277\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux16~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~277_q\);

-- Location: LCCOMB_X59_Y34_N10
\regFile|DU_mem|s_memory~213feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~213feeder_combout\ = \alu|Mux16~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux16~3_combout\,
	combout => \regFile|DU_mem|s_memory~213feeder_combout\);

-- Location: FF_X59_Y34_N11
\regFile|DU_mem|s_memory~213\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~213feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~213_q\);

-- Location: LCCOMB_X65_Y27_N30
\regFile|DU_mem|s_memory~1375\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1375_combout\ = (\regFile|DU_mem|s_memory~1374_combout\ & (((\regFile|DU_mem|s_memory~277_q\)) # (!\displ|s_addrCounters[2][0]~q\))) # (!\regFile|DU_mem|s_memory~1374_combout\ & (\displ|s_addrCounters[2][0]~q\ & 
-- ((\regFile|DU_mem|s_memory~213_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1374_combout\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \regFile|DU_mem|s_memory~277_q\,
	datad => \regFile|DU_mem|s_memory~213_q\,
	combout => \regFile|DU_mem|s_memory~1375_combout\);

-- Location: LCCOMB_X66_Y23_N22
\regFile|DU_mem|s_memory~1378\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1378_combout\ = (\displ|s_addrCounters[2][2]~q\ & (((\displ|s_addrCounters[2][3]~q\) # (\regFile|DU_mem|s_memory~1375_combout\)))) # (!\displ|s_addrCounters[2][2]~q\ & (\regFile|DU_mem|s_memory~1377_combout\ & 
-- (!\displ|s_addrCounters[2][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1377_combout\,
	datab => \displ|s_addrCounters[2][2]~q\,
	datac => \displ|s_addrCounters[2][3]~q\,
	datad => \regFile|DU_mem|s_memory~1375_combout\,
	combout => \regFile|DU_mem|s_memory~1378_combout\);

-- Location: LCCOMB_X59_Y32_N20
\regFile|DU_mem|s_memory~373feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~373feeder_combout\ = \alu|Mux16~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux16~3_combout\,
	combout => \regFile|DU_mem|s_memory~373feeder_combout\);

-- Location: FF_X59_Y32_N21
\regFile|DU_mem|s_memory~373\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~373feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~373_q\);

-- Location: LCCOMB_X72_Y35_N24
\regFile|DU_mem|s_memory~341feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~341feeder_combout\ = \alu|Mux16~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux16~3_combout\,
	combout => \regFile|DU_mem|s_memory~341feeder_combout\);

-- Location: FF_X72_Y35_N25
\regFile|DU_mem|s_memory~341\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~341feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~341_q\);

-- Location: FF_X60_Y35_N27
\regFile|DU_mem|s_memory~309\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux16~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~309_q\);

-- Location: LCCOMB_X60_Y35_N26
\regFile|DU_mem|s_memory~1372\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1372_combout\ = (\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~341_q\) # ((\displ|s_addrCounters[2][1]~q\)))) # (!\displ|s_addrCounters[2][0]~q\ & (((\regFile|DU_mem|s_memory~309_q\ & 
-- !\displ|s_addrCounters[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~341_q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \regFile|DU_mem|s_memory~309_q\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \regFile|DU_mem|s_memory~1372_combout\);

-- Location: FF_X62_Y35_N9
\regFile|DU_mem|s_memory~405\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux16~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~405_q\);

-- Location: LCCOMB_X62_Y35_N8
\regFile|DU_mem|s_memory~1373\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1373_combout\ = (\regFile|DU_mem|s_memory~1372_combout\ & (((\regFile|DU_mem|s_memory~405_q\) # (!\displ|s_addrCounters[2][1]~q\)))) # (!\regFile|DU_mem|s_memory~1372_combout\ & (\regFile|DU_mem|s_memory~373_q\ & 
-- ((\displ|s_addrCounters[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~373_q\,
	datab => \regFile|DU_mem|s_memory~1372_combout\,
	datac => \regFile|DU_mem|s_memory~405_q\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \regFile|DU_mem|s_memory~1373_combout\);

-- Location: LCCOMB_X66_Y23_N10
\regFile|DU_mem|s_memory~1381\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1381_combout\ = (\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~1378_combout\ & (\regFile|DU_mem|s_memory~1380_combout\)) # (!\regFile|DU_mem|s_memory~1378_combout\ & ((\regFile|DU_mem|s_memory~1373_combout\))))) # 
-- (!\displ|s_addrCounters[2][3]~q\ & (((\regFile|DU_mem|s_memory~1378_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \regFile|DU_mem|s_memory~1380_combout\,
	datac => \regFile|DU_mem|s_memory~1378_combout\,
	datad => \regFile|DU_mem|s_memory~1373_combout\,
	combout => \regFile|DU_mem|s_memory~1381_combout\);

-- Location: FF_X73_Y32_N1
\regFile|DU_mem|s_memory~565\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux16~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1557_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~565_q\);

-- Location: LCCOMB_X74_Y32_N16
\regFile|DU_mem|s_memory~821feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~821feeder_combout\ = \alu|Mux16~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux16~3_combout\,
	combout => \regFile|DU_mem|s_memory~821feeder_combout\);

-- Location: FF_X74_Y32_N17
\regFile|DU_mem|s_memory~821\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~821feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1554_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~821_q\);

-- Location: LCCOMB_X73_Y32_N0
\regFile|DU_mem|s_memory~1366\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1366_combout\ = (\displ|s_addrCounters[2][2]~q\ & (\displ|s_addrCounters[2][3]~q\)) # (!\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~821_q\))) # (!\displ|s_addrCounters[2][3]~q\ & 
-- (\regFile|DU_mem|s_memory~565_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \regFile|DU_mem|s_memory~565_q\,
	datad => \regFile|DU_mem|s_memory~821_q\,
	combout => \regFile|DU_mem|s_memory~1366_combout\);

-- Location: FF_X74_Y32_N11
\regFile|DU_mem|s_memory~949\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux16~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1558_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~949_q\);

-- Location: LCCOMB_X73_Y32_N10
\regFile|DU_mem|s_memory~693feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~693feeder_combout\ = \alu|Mux16~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux16~3_combout\,
	combout => \regFile|DU_mem|s_memory~693feeder_combout\);

-- Location: FF_X73_Y32_N11
\regFile|DU_mem|s_memory~693\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~693feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1555_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~693_q\);

-- Location: LCCOMB_X74_Y32_N10
\regFile|DU_mem|s_memory~1367\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1367_combout\ = (\displ|s_addrCounters[2][2]~q\ & ((\regFile|DU_mem|s_memory~1366_combout\ & (\regFile|DU_mem|s_memory~949_q\)) # (!\regFile|DU_mem|s_memory~1366_combout\ & ((\regFile|DU_mem|s_memory~693_q\))))) # 
-- (!\displ|s_addrCounters[2][2]~q\ & (\regFile|DU_mem|s_memory~1366_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \regFile|DU_mem|s_memory~1366_combout\,
	datac => \regFile|DU_mem|s_memory~949_q\,
	datad => \regFile|DU_mem|s_memory~693_q\,
	combout => \regFile|DU_mem|s_memory~1367_combout\);

-- Location: LCCOMB_X67_Y23_N4
\regFile|DU_mem|s_memory~853feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~853feeder_combout\ = \alu|Mux16~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux16~3_combout\,
	combout => \regFile|DU_mem|s_memory~853feeder_combout\);

-- Location: FF_X67_Y23_N5
\regFile|DU_mem|s_memory~853\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~853feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1544_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~853_q\);

-- Location: FF_X65_Y26_N9
\regFile|DU_mem|s_memory~981\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux16~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1548_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~981_q\);

-- Location: FF_X65_Y23_N25
\regFile|DU_mem|s_memory~597\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux16~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1546_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~597_q\);

-- Location: LCCOMB_X65_Y26_N26
\regFile|DU_mem|s_memory~725feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~725feeder_combout\ = \alu|Mux16~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux16~3_combout\,
	combout => \regFile|DU_mem|s_memory~725feeder_combout\);

-- Location: FF_X65_Y26_N27
\regFile|DU_mem|s_memory~725\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~725feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1543_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~725_q\);

-- Location: LCCOMB_X65_Y23_N24
\regFile|DU_mem|s_memory~1364\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1364_combout\ = (\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\) # ((\regFile|DU_mem|s_memory~725_q\)))) # (!\displ|s_addrCounters[2][2]~q\ & (!\displ|s_addrCounters[2][3]~q\ & 
-- (\regFile|DU_mem|s_memory~597_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \regFile|DU_mem|s_memory~597_q\,
	datad => \regFile|DU_mem|s_memory~725_q\,
	combout => \regFile|DU_mem|s_memory~1364_combout\);

-- Location: LCCOMB_X65_Y26_N8
\regFile|DU_mem|s_memory~1365\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1365_combout\ = (\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~1364_combout\ & ((\regFile|DU_mem|s_memory~981_q\))) # (!\regFile|DU_mem|s_memory~1364_combout\ & (\regFile|DU_mem|s_memory~853_q\)))) # 
-- (!\displ|s_addrCounters[2][3]~q\ & (((\regFile|DU_mem|s_memory~1364_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~853_q\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \regFile|DU_mem|s_memory~981_q\,
	datad => \regFile|DU_mem|s_memory~1364_combout\,
	combout => \regFile|DU_mem|s_memory~1365_combout\);

-- Location: LCCOMB_X66_Y23_N18
\regFile|DU_mem|s_memory~1368\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1368_combout\ = (\displ|s_addrCounters[2][1]~q\ & (\displ|s_addrCounters[2][0]~q\)) # (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~1365_combout\))) # 
-- (!\displ|s_addrCounters[2][0]~q\ & (\regFile|DU_mem|s_memory~1367_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \regFile|DU_mem|s_memory~1367_combout\,
	datad => \regFile|DU_mem|s_memory~1365_combout\,
	combout => \regFile|DU_mem|s_memory~1368_combout\);

-- Location: LCCOMB_X76_Y31_N28
\regFile|DU_mem|s_memory~917feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~917feeder_combout\ = \alu|Mux16~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux16~3_combout\,
	combout => \regFile|DU_mem|s_memory~917feeder_combout\);

-- Location: FF_X76_Y31_N29
\regFile|DU_mem|s_memory~917\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~917feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1560_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~917_q\);

-- Location: FF_X74_Y31_N7
\regFile|DU_mem|s_memory~1045\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux16~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1562_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~1045_q\);

-- Location: FF_X76_Y31_N27
\regFile|DU_mem|s_memory~661\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux16~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1561_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~661_q\);

-- Location: LCCOMB_X74_Y31_N28
\regFile|DU_mem|s_memory~789feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~789feeder_combout\ = \alu|Mux16~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux16~3_combout\,
	combout => \regFile|DU_mem|s_memory~789feeder_combout\);

-- Location: FF_X74_Y31_N29
\regFile|DU_mem|s_memory~789\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~789feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1559_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~789_q\);

-- Location: LCCOMB_X76_Y31_N26
\regFile|DU_mem|s_memory~1369\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1369_combout\ = (\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\) # ((\regFile|DU_mem|s_memory~789_q\)))) # (!\displ|s_addrCounters[2][2]~q\ & (!\displ|s_addrCounters[2][3]~q\ & 
-- (\regFile|DU_mem|s_memory~661_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \regFile|DU_mem|s_memory~661_q\,
	datad => \regFile|DU_mem|s_memory~789_q\,
	combout => \regFile|DU_mem|s_memory~1369_combout\);

-- Location: LCCOMB_X74_Y31_N6
\regFile|DU_mem|s_memory~1370\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1370_combout\ = (\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~1369_combout\ & ((\regFile|DU_mem|s_memory~1045_q\))) # (!\regFile|DU_mem|s_memory~1369_combout\ & (\regFile|DU_mem|s_memory~917_q\)))) # 
-- (!\displ|s_addrCounters[2][3]~q\ & (((\regFile|DU_mem|s_memory~1369_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \regFile|DU_mem|s_memory~917_q\,
	datac => \regFile|DU_mem|s_memory~1045_q\,
	datad => \regFile|DU_mem|s_memory~1369_combout\,
	combout => \regFile|DU_mem|s_memory~1370_combout\);

-- Location: LCCOMB_X66_Y26_N30
\regFile|DU_mem|s_memory~757feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~757feeder_combout\ = \alu|Mux16~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux16~3_combout\,
	combout => \regFile|DU_mem|s_memory~757feeder_combout\);

-- Location: FF_X66_Y26_N31
\regFile|DU_mem|s_memory~757\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~757feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1550_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~757_q\);

-- Location: FF_X67_Y26_N19
\regFile|DU_mem|s_memory~1013\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux16~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1553_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~1013_q\);

-- Location: LCCOMB_X67_Y26_N28
\regFile|DU_mem|s_memory~885feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~885feeder_combout\ = \alu|Mux16~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux16~3_combout\,
	combout => \regFile|DU_mem|s_memory~885feeder_combout\);

-- Location: FF_X67_Y26_N29
\regFile|DU_mem|s_memory~885\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~885feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1549_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~885_q\);

-- Location: FF_X66_Y26_N25
\regFile|DU_mem|s_memory~629\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux16~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1551_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~629_q\);

-- Location: LCCOMB_X66_Y26_N24
\regFile|DU_mem|s_memory~1362\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1362_combout\ = (\displ|s_addrCounters[2][2]~q\ & (((\displ|s_addrCounters[2][3]~q\)))) # (!\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\ & (\regFile|DU_mem|s_memory~885_q\)) # (!\displ|s_addrCounters[2][3]~q\ 
-- & ((\regFile|DU_mem|s_memory~629_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \regFile|DU_mem|s_memory~885_q\,
	datac => \regFile|DU_mem|s_memory~629_q\,
	datad => \displ|s_addrCounters[2][3]~q\,
	combout => \regFile|DU_mem|s_memory~1362_combout\);

-- Location: LCCOMB_X67_Y26_N18
\regFile|DU_mem|s_memory~1363\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1363_combout\ = (\displ|s_addrCounters[2][2]~q\ & ((\regFile|DU_mem|s_memory~1362_combout\ & ((\regFile|DU_mem|s_memory~1013_q\))) # (!\regFile|DU_mem|s_memory~1362_combout\ & (\regFile|DU_mem|s_memory~757_q\)))) # 
-- (!\displ|s_addrCounters[2][2]~q\ & (((\regFile|DU_mem|s_memory~1362_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \regFile|DU_mem|s_memory~757_q\,
	datac => \regFile|DU_mem|s_memory~1013_q\,
	datad => \regFile|DU_mem|s_memory~1362_combout\,
	combout => \regFile|DU_mem|s_memory~1363_combout\);

-- Location: LCCOMB_X66_Y23_N28
\regFile|DU_mem|s_memory~1371\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1371_combout\ = (\displ|s_addrCounters[2][1]~q\ & ((\regFile|DU_mem|s_memory~1368_combout\ & (\regFile|DU_mem|s_memory~1370_combout\)) # (!\regFile|DU_mem|s_memory~1368_combout\ & ((\regFile|DU_mem|s_memory~1363_combout\))))) # 
-- (!\displ|s_addrCounters[2][1]~q\ & (\regFile|DU_mem|s_memory~1368_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \regFile|DU_mem|s_memory~1368_combout\,
	datac => \regFile|DU_mem|s_memory~1370_combout\,
	datad => \regFile|DU_mem|s_memory~1363_combout\,
	combout => \regFile|DU_mem|s_memory~1371_combout\);

-- Location: LCCOMB_X66_Y23_N30
\regFile|DU_mem|readData[15]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|readData[15]~78_combout\ = (\displ|s_addrCounters[2][4]~q\ & (((\regFile|DU_mem|s_memory~1371_combout\)))) # (!\displ|s_addrCounters[2][4]~q\ & (\regFile|DU_mem|s_memory~1381_combout\ & ((!\regFile|DU_mem|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1381_combout\,
	datab => \displ|s_addrCounters[2][4]~q\,
	datac => \regFile|DU_mem|s_memory~1371_combout\,
	datad => \regFile|DU_mem|Equal0~0_combout\,
	combout => \regFile|DU_mem|readData[15]~78_combout\);

-- Location: LCCOMB_X68_Y33_N28
\pcUp|s_pc[15]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \pcUp|s_pc[15]~56_combout\ = (\pcUp|s_pc\(15) & (!\pcUp|s_pc[14]~55\)) # (!\pcUp|s_pc\(15) & ((\pcUp|s_pc[14]~55\) # (GND)))
-- \pcUp|s_pc[15]~57\ = CARRY((!\pcUp|s_pc[14]~55\) # (!\pcUp|s_pc\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pcUp|s_pc\(15),
	datad => VCC,
	cin => \pcUp|s_pc[14]~55\,
	combout => \pcUp|s_pc[15]~56_combout\,
	cout => \pcUp|s_pc[15]~57\);

-- Location: FF_X68_Y33_N29
\pcUp|s_pc[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \pcUp|s_pc[15]~56_combout\,
	sclr => \ALT_INV_KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcUp|s_pc\(15));

-- Location: LCCOMB_X83_Y23_N24
\displ|Mux22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux22~0_combout\ = (\SW[1]~input_o\ & (((\SW[0]~input_o\)))) # (!\SW[1]~input_o\ & ((\SW[0]~input_o\ & (!\intMem|Mux33~0_combout\)) # (!\SW[0]~input_o\ & ((\pcUp|s_pc\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \intMem|Mux33~0_combout\,
	datac => \SW[0]~input_o\,
	datad => \pcUp|s_pc\(15),
	combout => \displ|Mux22~0_combout\);

-- Location: LCCOMB_X83_Y23_N18
\displ|Mux22~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux22~1_combout\ = (\displ|Mux22~0_combout\ & (((\alu|Mux16~3_combout\) # (!\SW[1]~input_o\)))) # (!\displ|Mux22~0_combout\ & (\regFile|DU_mem|readData[15]~78_combout\ & ((\SW[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|readData[15]~78_combout\,
	datab => \displ|Mux22~0_combout\,
	datac => \alu|Mux16~3_combout\,
	datad => \SW[1]~input_o\,
	combout => \displ|Mux22~1_combout\);

-- Location: LCCOMB_X83_Y23_N4
\displ|Mux73~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux73~0_combout\ = (\displ|Mux23~1_combout\ & (!\displ|Mux24~1_combout\ & (\displ|Mux25~1_combout\ $ (!\displ|Mux22~1_combout\)))) # (!\displ|Mux23~1_combout\ & (\displ|Mux25~1_combout\ & (\displ|Mux24~1_combout\ $ (!\displ|Mux22~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux24~1_combout\,
	datab => \displ|Mux23~1_combout\,
	datac => \displ|Mux25~1_combout\,
	datad => \displ|Mux22~1_combout\,
	combout => \displ|Mux73~0_combout\);

-- Location: LCCOMB_X83_Y23_N22
\displ|Mux72~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux72~0_combout\ = (\displ|Mux24~1_combout\ & ((\displ|Mux25~1_combout\ & ((\displ|Mux22~1_combout\))) # (!\displ|Mux25~1_combout\ & (\displ|Mux23~1_combout\)))) # (!\displ|Mux24~1_combout\ & (\displ|Mux23~1_combout\ & (\displ|Mux25~1_combout\ $ 
-- (\displ|Mux22~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux24~1_combout\,
	datab => \displ|Mux23~1_combout\,
	datac => \displ|Mux25~1_combout\,
	datad => \displ|Mux22~1_combout\,
	combout => \displ|Mux72~0_combout\);

-- Location: LCCOMB_X83_Y23_N8
\displ|Mux71~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux71~0_combout\ = (\displ|Mux23~1_combout\ & (\displ|Mux22~1_combout\ & ((\displ|Mux24~1_combout\) # (!\displ|Mux25~1_combout\)))) # (!\displ|Mux23~1_combout\ & (\displ|Mux24~1_combout\ & (!\displ|Mux25~1_combout\ & !\displ|Mux22~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux24~1_combout\,
	datab => \displ|Mux23~1_combout\,
	datac => \displ|Mux25~1_combout\,
	datad => \displ|Mux22~1_combout\,
	combout => \displ|Mux71~0_combout\);

-- Location: LCCOMB_X83_Y23_N10
\displ|Mux70~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux70~0_combout\ = (\displ|Mux24~1_combout\ & ((\displ|Mux23~1_combout\ & (\displ|Mux25~1_combout\)) # (!\displ|Mux23~1_combout\ & (!\displ|Mux25~1_combout\ & \displ|Mux22~1_combout\)))) # (!\displ|Mux24~1_combout\ & (!\displ|Mux22~1_combout\ & 
-- (\displ|Mux23~1_combout\ $ (\displ|Mux25~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001010010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux24~1_combout\,
	datab => \displ|Mux23~1_combout\,
	datac => \displ|Mux25~1_combout\,
	datad => \displ|Mux22~1_combout\,
	combout => \displ|Mux70~0_combout\);

-- Location: LCCOMB_X83_Y23_N20
\displ|Mux69~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux69~0_combout\ = (\displ|Mux24~1_combout\ & (((\displ|Mux25~1_combout\ & !\displ|Mux22~1_combout\)))) # (!\displ|Mux24~1_combout\ & ((\displ|Mux23~1_combout\ & ((!\displ|Mux22~1_combout\))) # (!\displ|Mux23~1_combout\ & 
-- (\displ|Mux25~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux24~1_combout\,
	datab => \displ|Mux23~1_combout\,
	datac => \displ|Mux25~1_combout\,
	datad => \displ|Mux22~1_combout\,
	combout => \displ|Mux69~0_combout\);

-- Location: LCCOMB_X83_Y23_N6
\displ|Mux68~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux68~0_combout\ = (\displ|Mux24~1_combout\ & (!\displ|Mux22~1_combout\ & ((\displ|Mux25~1_combout\) # (!\displ|Mux23~1_combout\)))) # (!\displ|Mux24~1_combout\ & (\displ|Mux25~1_combout\ & (\displ|Mux23~1_combout\ $ (!\displ|Mux22~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000010110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux24~1_combout\,
	datab => \displ|Mux23~1_combout\,
	datac => \displ|Mux25~1_combout\,
	datad => \displ|Mux22~1_combout\,
	combout => \displ|Mux68~0_combout\);

-- Location: LCCOMB_X83_Y23_N28
\displ|Mux67~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux67~0_combout\ = (\displ|Mux25~1_combout\ & ((\displ|Mux22~1_combout\) # (\displ|Mux24~1_combout\ $ (\displ|Mux23~1_combout\)))) # (!\displ|Mux25~1_combout\ & ((\displ|Mux24~1_combout\) # (\displ|Mux23~1_combout\ $ (\displ|Mux22~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux24~1_combout\,
	datab => \displ|Mux23~1_combout\,
	datac => \displ|Mux25~1_combout\,
	datad => \displ|Mux22~1_combout\,
	combout => \displ|Mux67~0_combout\);

-- Location: IOIBUF_X115_Y15_N8
\SW[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(2),
	o => \SW[2]~input_o\);

-- Location: LCCOMB_X83_Y23_N30
\displ|Decoder0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Decoder0~0_combout\ = (!\SW[1]~input_o\ & !\SW[0]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datac => \SW[0]~input_o\,
	combout => \displ|Decoder0~0_combout\);

-- Location: LCCOMB_X69_Y25_N4
\regFile|DU_mem|s_memory~887feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~887feeder_combout\ = \alu|Mux14~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux14~3_combout\,
	combout => \regFile|DU_mem|s_memory~887feeder_combout\);

-- Location: FF_X69_Y25_N5
\regFile|DU_mem|s_memory~887\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~887feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1549_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~887_q\);

-- Location: FF_X68_Y26_N23
\regFile|DU_mem|s_memory~631\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux14~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1551_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~631_q\);

-- Location: LCCOMB_X68_Y26_N22
\regFile|DU_mem|s_memory~1402\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1402_combout\ = (\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~887_q\) # ((\displ|s_addrCounters[2][2]~q\)))) # (!\displ|s_addrCounters[2][3]~q\ & (((\regFile|DU_mem|s_memory~631_q\ & 
-- !\displ|s_addrCounters[2][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \regFile|DU_mem|s_memory~887_q\,
	datac => \regFile|DU_mem|s_memory~631_q\,
	datad => \displ|s_addrCounters[2][2]~q\,
	combout => \regFile|DU_mem|s_memory~1402_combout\);

-- Location: FF_X67_Y26_N21
\regFile|DU_mem|s_memory~1015\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux14~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1553_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~1015_q\);

-- Location: LCCOMB_X68_Y26_N24
\regFile|DU_mem|s_memory~759feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~759feeder_combout\ = \alu|Mux14~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux14~3_combout\,
	combout => \regFile|DU_mem|s_memory~759feeder_combout\);

-- Location: FF_X68_Y26_N25
\regFile|DU_mem|s_memory~759\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~759feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1550_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~759_q\);

-- Location: LCCOMB_X67_Y26_N20
\regFile|DU_mem|s_memory~1403\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1403_combout\ = (\displ|s_addrCounters[2][2]~q\ & ((\regFile|DU_mem|s_memory~1402_combout\ & (\regFile|DU_mem|s_memory~1015_q\)) # (!\regFile|DU_mem|s_memory~1402_combout\ & ((\regFile|DU_mem|s_memory~759_q\))))) # 
-- (!\displ|s_addrCounters[2][2]~q\ & (\regFile|DU_mem|s_memory~1402_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \regFile|DU_mem|s_memory~1402_combout\,
	datac => \regFile|DU_mem|s_memory~1015_q\,
	datad => \regFile|DU_mem|s_memory~759_q\,
	combout => \regFile|DU_mem|s_memory~1403_combout\);

-- Location: LCCOMB_X76_Y31_N20
\regFile|DU_mem|s_memory~919feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~919feeder_combout\ = \alu|Mux14~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux14~3_combout\,
	combout => \regFile|DU_mem|s_memory~919feeder_combout\);

-- Location: FF_X76_Y31_N21
\regFile|DU_mem|s_memory~919\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~919feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1560_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~919_q\);

-- Location: FF_X74_Y31_N17
\regFile|DU_mem|s_memory~1047\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux14~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1562_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~1047_q\);

-- Location: FF_X76_Y31_N7
\regFile|DU_mem|s_memory~663\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux14~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1561_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~663_q\);

-- Location: LCCOMB_X74_Y31_N14
\regFile|DU_mem|s_memory~791feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~791feeder_combout\ = \alu|Mux14~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux14~3_combout\,
	combout => \regFile|DU_mem|s_memory~791feeder_combout\);

-- Location: FF_X74_Y31_N15
\regFile|DU_mem|s_memory~791\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~791feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1559_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~791_q\);

-- Location: LCCOMB_X76_Y31_N6
\regFile|DU_mem|s_memory~1409\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1409_combout\ = (\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\) # ((\regFile|DU_mem|s_memory~791_q\)))) # (!\displ|s_addrCounters[2][2]~q\ & (!\displ|s_addrCounters[2][3]~q\ & 
-- (\regFile|DU_mem|s_memory~663_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \regFile|DU_mem|s_memory~663_q\,
	datad => \regFile|DU_mem|s_memory~791_q\,
	combout => \regFile|DU_mem|s_memory~1409_combout\);

-- Location: LCCOMB_X74_Y31_N16
\regFile|DU_mem|s_memory~1410\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1410_combout\ = (\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~1409_combout\ & ((\regFile|DU_mem|s_memory~1047_q\))) # (!\regFile|DU_mem|s_memory~1409_combout\ & (\regFile|DU_mem|s_memory~919_q\)))) # 
-- (!\displ|s_addrCounters[2][3]~q\ & (((\regFile|DU_mem|s_memory~1409_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \regFile|DU_mem|s_memory~919_q\,
	datac => \regFile|DU_mem|s_memory~1047_q\,
	datad => \regFile|DU_mem|s_memory~1409_combout\,
	combout => \regFile|DU_mem|s_memory~1410_combout\);

-- Location: LCCOMB_X68_Y23_N24
\regFile|DU_mem|s_memory~727feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~727feeder_combout\ = \alu|Mux14~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux14~3_combout\,
	combout => \regFile|DU_mem|s_memory~727feeder_combout\);

-- Location: FF_X68_Y23_N25
\regFile|DU_mem|s_memory~727\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~727feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1543_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~727_q\);

-- Location: FF_X67_Y23_N7
\regFile|DU_mem|s_memory~599\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux14~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1546_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~599_q\);

-- Location: LCCOMB_X67_Y23_N6
\regFile|DU_mem|s_memory~1404\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1404_combout\ = (\displ|s_addrCounters[2][2]~q\ & ((\regFile|DU_mem|s_memory~727_q\) # ((\displ|s_addrCounters[2][3]~q\)))) # (!\displ|s_addrCounters[2][2]~q\ & (((\regFile|DU_mem|s_memory~599_q\ & 
-- !\displ|s_addrCounters[2][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \regFile|DU_mem|s_memory~727_q\,
	datac => \regFile|DU_mem|s_memory~599_q\,
	datad => \displ|s_addrCounters[2][3]~q\,
	combout => \regFile|DU_mem|s_memory~1404_combout\);

-- Location: FF_X68_Y27_N19
\regFile|DU_mem|s_memory~983\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux14~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1548_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~983_q\);

-- Location: LCCOMB_X68_Y27_N12
\regFile|DU_mem|s_memory~855feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~855feeder_combout\ = \alu|Mux14~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux14~3_combout\,
	combout => \regFile|DU_mem|s_memory~855feeder_combout\);

-- Location: FF_X68_Y27_N13
\regFile|DU_mem|s_memory~855\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~855feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1544_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~855_q\);

-- Location: LCCOMB_X68_Y27_N18
\regFile|DU_mem|s_memory~1405\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1405_combout\ = (\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~1404_combout\ & (\regFile|DU_mem|s_memory~983_q\)) # (!\regFile|DU_mem|s_memory~1404_combout\ & ((\regFile|DU_mem|s_memory~855_q\))))) # 
-- (!\displ|s_addrCounters[2][3]~q\ & (\regFile|DU_mem|s_memory~1404_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \regFile|DU_mem|s_memory~1404_combout\,
	datac => \regFile|DU_mem|s_memory~983_q\,
	datad => \regFile|DU_mem|s_memory~855_q\,
	combout => \regFile|DU_mem|s_memory~1405_combout\);

-- Location: LCCOMB_X74_Y32_N0
\regFile|DU_mem|s_memory~823feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~823feeder_combout\ = \alu|Mux14~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux14~3_combout\,
	combout => \regFile|DU_mem|s_memory~823feeder_combout\);

-- Location: FF_X74_Y32_N1
\regFile|DU_mem|s_memory~823\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~823feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1554_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~823_q\);

-- Location: FF_X73_Y32_N29
\regFile|DU_mem|s_memory~567\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux14~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1557_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~567_q\);

-- Location: LCCOMB_X73_Y32_N28
\regFile|DU_mem|s_memory~1406\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1406_combout\ = (\displ|s_addrCounters[2][2]~q\ & (((\displ|s_addrCounters[2][3]~q\)))) # (!\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\ & (\regFile|DU_mem|s_memory~823_q\)) # (!\displ|s_addrCounters[2][3]~q\ 
-- & ((\regFile|DU_mem|s_memory~567_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \regFile|DU_mem|s_memory~823_q\,
	datac => \regFile|DU_mem|s_memory~567_q\,
	datad => \displ|s_addrCounters[2][3]~q\,
	combout => \regFile|DU_mem|s_memory~1406_combout\);

-- Location: FF_X74_Y32_N27
\regFile|DU_mem|s_memory~951\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux14~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1558_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~951_q\);

-- Location: LCCOMB_X73_Y32_N18
\regFile|DU_mem|s_memory~695feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~695feeder_combout\ = \alu|Mux14~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux14~3_combout\,
	combout => \regFile|DU_mem|s_memory~695feeder_combout\);

-- Location: FF_X73_Y32_N19
\regFile|DU_mem|s_memory~695\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~695feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1555_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~695_q\);

-- Location: LCCOMB_X74_Y32_N26
\regFile|DU_mem|s_memory~1407\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1407_combout\ = (\displ|s_addrCounters[2][2]~q\ & ((\regFile|DU_mem|s_memory~1406_combout\ & (\regFile|DU_mem|s_memory~951_q\)) # (!\regFile|DU_mem|s_memory~1406_combout\ & ((\regFile|DU_mem|s_memory~695_q\))))) # 
-- (!\displ|s_addrCounters[2][2]~q\ & (\regFile|DU_mem|s_memory~1406_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \regFile|DU_mem|s_memory~1406_combout\,
	datac => \regFile|DU_mem|s_memory~951_q\,
	datad => \regFile|DU_mem|s_memory~695_q\,
	combout => \regFile|DU_mem|s_memory~1407_combout\);

-- Location: LCCOMB_X74_Y31_N12
\regFile|DU_mem|s_memory~1408\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1408_combout\ = (\displ|s_addrCounters[2][1]~q\ & (((\displ|s_addrCounters[2][0]~q\)))) # (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & (\regFile|DU_mem|s_memory~1405_combout\)) # 
-- (!\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~1407_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1405_combout\,
	datab => \displ|s_addrCounters[2][1]~q\,
	datac => \displ|s_addrCounters[2][0]~q\,
	datad => \regFile|DU_mem|s_memory~1407_combout\,
	combout => \regFile|DU_mem|s_memory~1408_combout\);

-- Location: LCCOMB_X74_Y31_N22
\regFile|DU_mem|s_memory~1411\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1411_combout\ = (\displ|s_addrCounters[2][1]~q\ & ((\regFile|DU_mem|s_memory~1408_combout\ & ((\regFile|DU_mem|s_memory~1410_combout\))) # (!\regFile|DU_mem|s_memory~1408_combout\ & (\regFile|DU_mem|s_memory~1403_combout\)))) # 
-- (!\displ|s_addrCounters[2][1]~q\ & (((\regFile|DU_mem|s_memory~1408_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1403_combout\,
	datab => \regFile|DU_mem|s_memory~1410_combout\,
	datac => \displ|s_addrCounters[2][1]~q\,
	datad => \regFile|DU_mem|s_memory~1408_combout\,
	combout => \regFile|DU_mem|s_memory~1411_combout\);

-- Location: FF_X68_Y31_N27
\regFile|DU_mem|s_memory~535\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \alu|Mux14~3_combout\,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~535_q\);

-- Location: FF_X60_Y28_N25
\regFile|DU_mem|s_memory~471\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux14~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~471_q\);

-- Location: LCCOMB_X65_Y27_N6
\regFile|DU_mem|s_memory~503feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~503feeder_combout\ = \alu|Mux14~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux14~3_combout\,
	combout => \regFile|DU_mem|s_memory~503feeder_combout\);

-- Location: FF_X65_Y27_N7
\regFile|DU_mem|s_memory~503\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~503feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~503_q\);

-- Location: FF_X60_Y28_N19
\regFile|DU_mem|s_memory~439\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux14~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~439_q\);

-- Location: LCCOMB_X60_Y28_N18
\regFile|DU_mem|s_memory~1419\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1419_combout\ = (\displ|s_addrCounters[2][1]~q\ & ((\regFile|DU_mem|s_memory~503_q\) # ((\displ|s_addrCounters[2][0]~q\)))) # (!\displ|s_addrCounters[2][1]~q\ & (((\regFile|DU_mem|s_memory~439_q\ & 
-- !\displ|s_addrCounters[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \regFile|DU_mem|s_memory~503_q\,
	datac => \regFile|DU_mem|s_memory~439_q\,
	datad => \displ|s_addrCounters[2][0]~q\,
	combout => \regFile|DU_mem|s_memory~1419_combout\);

-- Location: LCCOMB_X60_Y28_N24
\regFile|DU_mem|s_memory~1420\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1420_combout\ = (\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~1419_combout\ & (\regFile|DU_mem|s_memory~535_q\)) # (!\regFile|DU_mem|s_memory~1419_combout\ & ((\regFile|DU_mem|s_memory~471_q\))))) # 
-- (!\displ|s_addrCounters[2][0]~q\ & (((\regFile|DU_mem|s_memory~1419_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \regFile|DU_mem|s_memory~535_q\,
	datac => \regFile|DU_mem|s_memory~471_q\,
	datad => \regFile|DU_mem|s_memory~1419_combout\,
	combout => \regFile|DU_mem|s_memory~1420_combout\);

-- Location: LCCOMB_X72_Y35_N30
\regFile|DU_mem|s_memory~343feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~343feeder_combout\ = \alu|Mux14~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux14~3_combout\,
	combout => \regFile|DU_mem|s_memory~343feeder_combout\);

-- Location: FF_X72_Y35_N31
\regFile|DU_mem|s_memory~343\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~343feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~343_q\);

-- Location: FF_X63_Y34_N31
\regFile|DU_mem|s_memory~311\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux14~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~311_q\);

-- Location: LCCOMB_X63_Y34_N30
\regFile|DU_mem|s_memory~1412\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1412_combout\ = (\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~343_q\) # ((\displ|s_addrCounters[2][1]~q\)))) # (!\displ|s_addrCounters[2][0]~q\ & (((\regFile|DU_mem|s_memory~311_q\ & 
-- !\displ|s_addrCounters[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~343_q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \regFile|DU_mem|s_memory~311_q\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \regFile|DU_mem|s_memory~1412_combout\);

-- Location: LCCOMB_X69_Y34_N30
\regFile|DU_mem|s_memory~375feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~375feeder_combout\ = \alu|Mux14~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux14~3_combout\,
	combout => \regFile|DU_mem|s_memory~375feeder_combout\);

-- Location: FF_X69_Y34_N31
\regFile|DU_mem|s_memory~375\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~375feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~375_q\);

-- Location: FF_X68_Y36_N11
\regFile|DU_mem|s_memory~407\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux14~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~407_q\);

-- Location: LCCOMB_X68_Y36_N10
\regFile|DU_mem|s_memory~1413\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1413_combout\ = (\regFile|DU_mem|s_memory~1412_combout\ & (((\regFile|DU_mem|s_memory~407_q\) # (!\displ|s_addrCounters[2][1]~q\)))) # (!\regFile|DU_mem|s_memory~1412_combout\ & (\regFile|DU_mem|s_memory~375_q\ & 
-- ((\displ|s_addrCounters[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1412_combout\,
	datab => \regFile|DU_mem|s_memory~375_q\,
	datac => \regFile|DU_mem|s_memory~407_q\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \regFile|DU_mem|s_memory~1413_combout\);

-- Location: LCCOMB_X60_Y30_N0
\regFile|DU_mem|s_memory~87feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~87feeder_combout\ = \alu|Mux14~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux14~3_combout\,
	combout => \regFile|DU_mem|s_memory~87feeder_combout\);

-- Location: FF_X60_Y30_N1
\regFile|DU_mem|s_memory~87\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~87feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~87_q\);

-- Location: FF_X59_Y31_N15
\regFile|DU_mem|s_memory~55\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux14~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~55_q\);

-- Location: LCCOMB_X59_Y31_N14
\regFile|DU_mem|s_memory~1416\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1416_combout\ = (\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~87_q\) # ((\displ|s_addrCounters[2][1]~q\)))) # (!\displ|s_addrCounters[2][0]~q\ & (((\regFile|DU_mem|s_memory~55_q\ & 
-- !\displ|s_addrCounters[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \regFile|DU_mem|s_memory~87_q\,
	datac => \regFile|DU_mem|s_memory~55_q\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \regFile|DU_mem|s_memory~1416_combout\);

-- Location: LCCOMB_X59_Y31_N16
\regFile|DU_mem|s_memory~119feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~119feeder_combout\ = \alu|Mux14~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux14~3_combout\,
	combout => \regFile|DU_mem|s_memory~119feeder_combout\);

-- Location: FF_X59_Y31_N17
\regFile|DU_mem|s_memory~119\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~119feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~119_q\);

-- Location: FF_X61_Y31_N15
\regFile|DU_mem|s_memory~151\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux14~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~151_q\);

-- Location: LCCOMB_X61_Y31_N14
\regFile|DU_mem|s_memory~1417\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1417_combout\ = (\regFile|DU_mem|s_memory~1416_combout\ & (((\regFile|DU_mem|s_memory~151_q\) # (!\displ|s_addrCounters[2][1]~q\)))) # (!\regFile|DU_mem|s_memory~1416_combout\ & (\regFile|DU_mem|s_memory~119_q\ & 
-- ((\displ|s_addrCounters[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1416_combout\,
	datab => \regFile|DU_mem|s_memory~119_q\,
	datac => \regFile|DU_mem|s_memory~151_q\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \regFile|DU_mem|s_memory~1417_combout\);

-- Location: FF_X73_Y31_N3
\regFile|DU_mem|s_memory~183\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux14~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~183_q\);

-- Location: LCCOMB_X72_Y31_N2
\regFile|DU_mem|s_memory~247feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~247feeder_combout\ = \alu|Mux14~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux14~3_combout\,
	combout => \regFile|DU_mem|s_memory~247feeder_combout\);

-- Location: FF_X72_Y31_N3
\regFile|DU_mem|s_memory~247\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~247feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~247_q\);

-- Location: LCCOMB_X73_Y31_N2
\regFile|DU_mem|s_memory~1414\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1414_combout\ = (\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\) # ((\regFile|DU_mem|s_memory~247_q\)))) # (!\displ|s_addrCounters[2][1]~q\ & (!\displ|s_addrCounters[2][0]~q\ & 
-- (\regFile|DU_mem|s_memory~183_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \regFile|DU_mem|s_memory~183_q\,
	datad => \regFile|DU_mem|s_memory~247_q\,
	combout => \regFile|DU_mem|s_memory~1414_combout\);

-- Location: FF_X72_Y35_N29
\regFile|DU_mem|s_memory~279\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux14~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~279_q\);

-- Location: LCCOMB_X73_Y31_N4
\regFile|DU_mem|s_memory~215feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~215feeder_combout\ = \alu|Mux14~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux14~3_combout\,
	combout => \regFile|DU_mem|s_memory~215feeder_combout\);

-- Location: FF_X73_Y31_N5
\regFile|DU_mem|s_memory~215\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~215feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~215_q\);

-- Location: LCCOMB_X72_Y35_N28
\regFile|DU_mem|s_memory~1415\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1415_combout\ = (\regFile|DU_mem|s_memory~1414_combout\ & (((\regFile|DU_mem|s_memory~279_q\)) # (!\displ|s_addrCounters[2][0]~q\))) # (!\regFile|DU_mem|s_memory~1414_combout\ & (\displ|s_addrCounters[2][0]~q\ & 
-- ((\regFile|DU_mem|s_memory~215_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1414_combout\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \regFile|DU_mem|s_memory~279_q\,
	datad => \regFile|DU_mem|s_memory~215_q\,
	combout => \regFile|DU_mem|s_memory~1415_combout\);

-- Location: LCCOMB_X75_Y31_N20
\regFile|DU_mem|s_memory~1418\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1418_combout\ = (\displ|s_addrCounters[2][2]~q\ & (((\regFile|DU_mem|s_memory~1415_combout\) # (\displ|s_addrCounters[2][3]~q\)))) # (!\displ|s_addrCounters[2][2]~q\ & (\regFile|DU_mem|s_memory~1417_combout\ & 
-- ((!\displ|s_addrCounters[2][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \regFile|DU_mem|s_memory~1417_combout\,
	datac => \regFile|DU_mem|s_memory~1415_combout\,
	datad => \displ|s_addrCounters[2][3]~q\,
	combout => \regFile|DU_mem|s_memory~1418_combout\);

-- Location: LCCOMB_X75_Y31_N10
\regFile|DU_mem|s_memory~1421\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1421_combout\ = (\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~1418_combout\ & (\regFile|DU_mem|s_memory~1420_combout\)) # (!\regFile|DU_mem|s_memory~1418_combout\ & ((\regFile|DU_mem|s_memory~1413_combout\))))) # 
-- (!\displ|s_addrCounters[2][3]~q\ & (((\regFile|DU_mem|s_memory~1418_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1420_combout\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \regFile|DU_mem|s_memory~1413_combout\,
	datad => \regFile|DU_mem|s_memory~1418_combout\,
	combout => \regFile|DU_mem|s_memory~1421_combout\);

-- Location: LCCOMB_X75_Y31_N8
\regFile|DU_mem|readData[17]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|readData[17]~80_combout\ = (\displ|s_addrCounters[2][4]~q\ & (((\regFile|DU_mem|s_memory~1411_combout\)))) # (!\displ|s_addrCounters[2][4]~q\ & (!\regFile|DU_mem|Equal0~0_combout\ & ((\regFile|DU_mem|s_memory~1421_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|Equal0~0_combout\,
	datab => \regFile|DU_mem|s_memory~1411_combout\,
	datac => \displ|s_addrCounters[2][4]~q\,
	datad => \regFile|DU_mem|s_memory~1421_combout\,
	combout => \regFile|DU_mem|readData[17]~80_combout\);

-- Location: LCCOMB_X68_Y33_N30
\pcUp|s_pc[16]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \pcUp|s_pc[16]~58_combout\ = (\pcUp|s_pc\(16) & (\pcUp|s_pc[15]~57\ $ (GND))) # (!\pcUp|s_pc\(16) & (!\pcUp|s_pc[15]~57\ & VCC))
-- \pcUp|s_pc[16]~59\ = CARRY((\pcUp|s_pc\(16) & !\pcUp|s_pc[15]~57\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pcUp|s_pc\(16),
	datad => VCC,
	cin => \pcUp|s_pc[15]~57\,
	combout => \pcUp|s_pc[16]~58_combout\,
	cout => \pcUp|s_pc[16]~59\);

-- Location: FF_X68_Y33_N31
\pcUp|s_pc[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \pcUp|s_pc[16]~58_combout\,
	sclr => \ALT_INV_KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcUp|s_pc\(16));

-- Location: LCCOMB_X68_Y32_N0
\pcUp|s_pc[17]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \pcUp|s_pc[17]~60_combout\ = (\pcUp|s_pc\(17) & (!\pcUp|s_pc[16]~59\)) # (!\pcUp|s_pc\(17) & ((\pcUp|s_pc[16]~59\) # (GND)))
-- \pcUp|s_pc[17]~61\ = CARRY((!\pcUp|s_pc[16]~59\) # (!\pcUp|s_pc\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pcUp|s_pc\(17),
	datad => VCC,
	cin => \pcUp|s_pc[16]~59\,
	combout => \pcUp|s_pc[17]~60_combout\,
	cout => \pcUp|s_pc[17]~61\);

-- Location: FF_X68_Y32_N1
\pcUp|s_pc[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \pcUp|s_pc[17]~60_combout\,
	sclr => \ALT_INV_KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcUp|s_pc\(17));

-- Location: LCCOMB_X76_Y22_N4
\displ|Mux20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux20~0_combout\ = (\SW[0]~input_o\ & ((\SW[1]~input_o\) # ((!\intMem|Mux26~5_combout\)))) # (!\SW[0]~input_o\ & (!\SW[1]~input_o\ & ((\pcUp|s_pc\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \SW[1]~input_o\,
	datac => \intMem|Mux26~5_combout\,
	datad => \pcUp|s_pc\(17),
	combout => \displ|Mux20~0_combout\);

-- Location: LCCOMB_X76_Y22_N22
\displ|Mux20~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux20~1_combout\ = (\SW[1]~input_o\ & ((\displ|Mux20~0_combout\ & ((\alu|Mux14~3_combout\))) # (!\displ|Mux20~0_combout\ & (\regFile|DU_mem|readData[17]~80_combout\)))) # (!\SW[1]~input_o\ & (((\displ|Mux20~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|readData[17]~80_combout\,
	datab => \SW[1]~input_o\,
	datac => \displ|Mux20~0_combout\,
	datad => \alu|Mux14~3_combout\,
	combout => \displ|Mux20~1_combout\);

-- Location: LCCOMB_X77_Y22_N4
\intMem|Mux26~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \intMem|Mux26~6_combout\ = (\displ|s_addrCounters[1][2]~q\) # (\displ|s_addrCounters[1][1]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \displ|s_addrCounters[1][2]~q\,
	datac => \displ|s_addrCounters[1][1]~q\,
	combout => \intMem|Mux26~6_combout\);

-- Location: LCCOMB_X77_Y22_N2
\intMem|Mux32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \intMem|Mux32~0_combout\ = ((\intMem|Mux26~6_combout\ & ((\displ|s_addrCounters[1][3]~q\))) # (!\intMem|Mux26~6_combout\ & (!\displ|s_addrCounters[1][0]~q\ & !\displ|s_addrCounters[1][3]~q\))) # (!\intMem|Mux26~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[1][0]~q\,
	datab => \intMem|Mux26~4_combout\,
	datac => \intMem|Mux26~6_combout\,
	datad => \displ|s_addrCounters[1][3]~q\,
	combout => \intMem|Mux32~0_combout\);

-- Location: LCCOMB_X58_Y31_N12
\regFile|DU_mem|s_memory~86feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~86feeder_combout\ = \alu|Mux15~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux15~3_combout\,
	combout => \regFile|DU_mem|s_memory~86feeder_combout\);

-- Location: FF_X58_Y31_N13
\regFile|DU_mem|s_memory~86\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~86feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~86_q\);

-- Location: FF_X58_Y31_N15
\regFile|DU_mem|s_memory~150\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux15~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~150_q\);

-- Location: LCCOMB_X59_Y31_N20
\regFile|DU_mem|s_memory~118feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~118feeder_combout\ = \alu|Mux15~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux15~3_combout\,
	combout => \regFile|DU_mem|s_memory~118feeder_combout\);

-- Location: FF_X59_Y31_N21
\regFile|DU_mem|s_memory~118\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~118feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~118_q\);

-- Location: FF_X59_Y31_N23
\regFile|DU_mem|s_memory~54\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux15~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~54_q\);

-- Location: LCCOMB_X59_Y31_N22
\regFile|DU_mem|s_memory~1396\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1396_combout\ = (\displ|s_addrCounters[2][0]~q\ & (((\displ|s_addrCounters[2][1]~q\)))) # (!\displ|s_addrCounters[2][0]~q\ & ((\displ|s_addrCounters[2][1]~q\ & (\regFile|DU_mem|s_memory~118_q\)) # (!\displ|s_addrCounters[2][1]~q\ 
-- & ((\regFile|DU_mem|s_memory~54_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \regFile|DU_mem|s_memory~118_q\,
	datac => \regFile|DU_mem|s_memory~54_q\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \regFile|DU_mem|s_memory~1396_combout\);

-- Location: LCCOMB_X58_Y31_N14
\regFile|DU_mem|s_memory~1397\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1397_combout\ = (\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~1396_combout\ & ((\regFile|DU_mem|s_memory~150_q\))) # (!\regFile|DU_mem|s_memory~1396_combout\ & (\regFile|DU_mem|s_memory~86_q\)))) # 
-- (!\displ|s_addrCounters[2][0]~q\ & (((\regFile|DU_mem|s_memory~1396_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~86_q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \regFile|DU_mem|s_memory~150_q\,
	datad => \regFile|DU_mem|s_memory~1396_combout\,
	combout => \regFile|DU_mem|s_memory~1397_combout\);

-- Location: LCCOMB_X59_Y32_N18
\regFile|DU_mem|s_memory~374feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~374feeder_combout\ = \alu|Mux15~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux15~3_combout\,
	combout => \regFile|DU_mem|s_memory~374feeder_combout\);

-- Location: FF_X59_Y32_N19
\regFile|DU_mem|s_memory~374\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~374feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~374_q\);

-- Location: FF_X60_Y32_N19
\regFile|DU_mem|s_memory~310\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux15~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~310_q\);

-- Location: LCCOMB_X60_Y32_N18
\regFile|DU_mem|s_memory~1394\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1394_combout\ = (\displ|s_addrCounters[2][1]~q\ & ((\regFile|DU_mem|s_memory~374_q\) # ((\displ|s_addrCounters[2][0]~q\)))) # (!\displ|s_addrCounters[2][1]~q\ & (((\regFile|DU_mem|s_memory~310_q\ & 
-- !\displ|s_addrCounters[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \regFile|DU_mem|s_memory~374_q\,
	datac => \regFile|DU_mem|s_memory~310_q\,
	datad => \displ|s_addrCounters[2][0]~q\,
	combout => \regFile|DU_mem|s_memory~1394_combout\);

-- Location: FF_X60_Y34_N5
\regFile|DU_mem|s_memory~406\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux15~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~406_q\);

-- Location: LCCOMB_X60_Y34_N26
\regFile|DU_mem|s_memory~342feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~342feeder_combout\ = \alu|Mux15~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux15~3_combout\,
	combout => \regFile|DU_mem|s_memory~342feeder_combout\);

-- Location: FF_X60_Y34_N27
\regFile|DU_mem|s_memory~342\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~342feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~342_q\);

-- Location: LCCOMB_X60_Y34_N4
\regFile|DU_mem|s_memory~1395\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1395_combout\ = (\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~1394_combout\ & (\regFile|DU_mem|s_memory~406_q\)) # (!\regFile|DU_mem|s_memory~1394_combout\ & ((\regFile|DU_mem|s_memory~342_q\))))) # 
-- (!\displ|s_addrCounters[2][0]~q\ & (\regFile|DU_mem|s_memory~1394_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \regFile|DU_mem|s_memory~1394_combout\,
	datac => \regFile|DU_mem|s_memory~406_q\,
	datad => \regFile|DU_mem|s_memory~342_q\,
	combout => \regFile|DU_mem|s_memory~1395_combout\);

-- Location: LCCOMB_X62_Y27_N10
\regFile|DU_mem|s_memory~1398\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1398_combout\ = (\displ|s_addrCounters[2][2]~q\ & (\displ|s_addrCounters[2][3]~q\)) # (!\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~1395_combout\))) # 
-- (!\displ|s_addrCounters[2][3]~q\ & (\regFile|DU_mem|s_memory~1397_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \regFile|DU_mem|s_memory~1397_combout\,
	datad => \regFile|DU_mem|s_memory~1395_combout\,
	combout => \regFile|DU_mem|s_memory~1398_combout\);

-- Location: LCCOMB_X60_Y28_N28
\regFile|DU_mem|s_memory~470feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~470feeder_combout\ = \alu|Mux15~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux15~3_combout\,
	combout => \regFile|DU_mem|s_memory~470feeder_combout\);

-- Location: FF_X60_Y28_N29
\regFile|DU_mem|s_memory~470\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~470feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~470_q\);

-- Location: FF_X60_Y28_N31
\regFile|DU_mem|s_memory~438\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux15~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~438_q\);

-- Location: LCCOMB_X60_Y28_N30
\regFile|DU_mem|s_memory~1399\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1399_combout\ = (\displ|s_addrCounters[2][1]~q\ & (((\displ|s_addrCounters[2][0]~q\)))) # (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & (\regFile|DU_mem|s_memory~470_q\)) # (!\displ|s_addrCounters[2][0]~q\ 
-- & ((\regFile|DU_mem|s_memory~438_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \regFile|DU_mem|s_memory~470_q\,
	datac => \regFile|DU_mem|s_memory~438_q\,
	datad => \displ|s_addrCounters[2][0]~q\,
	combout => \regFile|DU_mem|s_memory~1399_combout\);

-- Location: FF_X65_Y27_N19
\regFile|DU_mem|s_memory~502\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux15~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~502_q\);

-- Location: FF_X65_Y30_N31
\regFile|DU_mem|s_memory~534\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \alu|Mux15~3_combout\,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~534_q\);

-- Location: LCCOMB_X65_Y27_N18
\regFile|DU_mem|s_memory~1400\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1400_combout\ = (\regFile|DU_mem|s_memory~1399_combout\ & (((\regFile|DU_mem|s_memory~534_q\)) # (!\displ|s_addrCounters[2][1]~q\))) # (!\regFile|DU_mem|s_memory~1399_combout\ & (\displ|s_addrCounters[2][1]~q\ & 
-- (\regFile|DU_mem|s_memory~502_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1399_combout\,
	datab => \displ|s_addrCounters[2][1]~q\,
	datac => \regFile|DU_mem|s_memory~502_q\,
	datad => \regFile|DU_mem|s_memory~534_q\,
	combout => \regFile|DU_mem|s_memory~1400_combout\);

-- Location: FF_X70_Y27_N27
\regFile|DU_mem|s_memory~246\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux15~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~246_q\);

-- Location: FF_X65_Y27_N17
\regFile|DU_mem|s_memory~278\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux15~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~278_q\);

-- Location: FF_X73_Y31_N27
\regFile|DU_mem|s_memory~182\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux15~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~182_q\);

-- Location: LCCOMB_X73_Y31_N28
\regFile|DU_mem|s_memory~214feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~214feeder_combout\ = \alu|Mux15~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux15~3_combout\,
	combout => \regFile|DU_mem|s_memory~214feeder_combout\);

-- Location: FF_X73_Y31_N29
\regFile|DU_mem|s_memory~214\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~214feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~214_q\);

-- Location: LCCOMB_X73_Y31_N26
\regFile|DU_mem|s_memory~1392\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1392_combout\ = (\displ|s_addrCounters[2][1]~q\ & (\displ|s_addrCounters[2][0]~q\)) # (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~214_q\))) # (!\displ|s_addrCounters[2][0]~q\ & 
-- (\regFile|DU_mem|s_memory~182_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \regFile|DU_mem|s_memory~182_q\,
	datad => \regFile|DU_mem|s_memory~214_q\,
	combout => \regFile|DU_mem|s_memory~1392_combout\);

-- Location: LCCOMB_X65_Y27_N16
\regFile|DU_mem|s_memory~1393\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1393_combout\ = (\displ|s_addrCounters[2][1]~q\ & ((\regFile|DU_mem|s_memory~1392_combout\ & ((\regFile|DU_mem|s_memory~278_q\))) # (!\regFile|DU_mem|s_memory~1392_combout\ & (\regFile|DU_mem|s_memory~246_q\)))) # 
-- (!\displ|s_addrCounters[2][1]~q\ & (((\regFile|DU_mem|s_memory~1392_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~246_q\,
	datab => \displ|s_addrCounters[2][1]~q\,
	datac => \regFile|DU_mem|s_memory~278_q\,
	datad => \regFile|DU_mem|s_memory~1392_combout\,
	combout => \regFile|DU_mem|s_memory~1393_combout\);

-- Location: LCCOMB_X65_Y27_N4
\regFile|DU_mem|s_memory~1401\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1401_combout\ = (\regFile|DU_mem|s_memory~1398_combout\ & ((\regFile|DU_mem|s_memory~1400_combout\) # ((!\displ|s_addrCounters[2][2]~q\)))) # (!\regFile|DU_mem|s_memory~1398_combout\ & (((\displ|s_addrCounters[2][2]~q\ & 
-- \regFile|DU_mem|s_memory~1393_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1398_combout\,
	datab => \regFile|DU_mem|s_memory~1400_combout\,
	datac => \displ|s_addrCounters[2][2]~q\,
	datad => \regFile|DU_mem|s_memory~1393_combout\,
	combout => \regFile|DU_mem|s_memory~1401_combout\);

-- Location: LCCOMB_X63_Y25_N6
\regFile|DU_mem|s_memory~822feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~822feeder_combout\ = \alu|Mux15~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux15~3_combout\,
	combout => \regFile|DU_mem|s_memory~822feeder_combout\);

-- Location: FF_X63_Y25_N7
\regFile|DU_mem|s_memory~822\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~822feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1554_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~822_q\);

-- Location: FF_X73_Y27_N17
\regFile|DU_mem|s_memory~566\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux15~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1557_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~566_q\);

-- Location: LCCOMB_X73_Y28_N30
\regFile|DU_mem|s_memory~694feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~694feeder_combout\ = \alu|Mux15~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux15~3_combout\,
	combout => \regFile|DU_mem|s_memory~694feeder_combout\);

-- Location: FF_X73_Y28_N31
\regFile|DU_mem|s_memory~694\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~694feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1555_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~694_q\);

-- Location: LCCOMB_X73_Y27_N16
\regFile|DU_mem|s_memory~1386\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1386_combout\ = (\displ|s_addrCounters[2][3]~q\ & (\displ|s_addrCounters[2][2]~q\)) # (!\displ|s_addrCounters[2][3]~q\ & ((\displ|s_addrCounters[2][2]~q\ & ((\regFile|DU_mem|s_memory~694_q\))) # (!\displ|s_addrCounters[2][2]~q\ & 
-- (\regFile|DU_mem|s_memory~566_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \displ|s_addrCounters[2][2]~q\,
	datac => \regFile|DU_mem|s_memory~566_q\,
	datad => \regFile|DU_mem|s_memory~694_q\,
	combout => \regFile|DU_mem|s_memory~1386_combout\);

-- Location: FF_X63_Y25_N5
\regFile|DU_mem|s_memory~950\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux15~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1558_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~950_q\);

-- Location: LCCOMB_X63_Y25_N4
\regFile|DU_mem|s_memory~1387\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1387_combout\ = (\regFile|DU_mem|s_memory~1386_combout\ & (((\regFile|DU_mem|s_memory~950_q\) # (!\displ|s_addrCounters[2][3]~q\)))) # (!\regFile|DU_mem|s_memory~1386_combout\ & (\regFile|DU_mem|s_memory~822_q\ & 
-- ((\displ|s_addrCounters[2][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~822_q\,
	datab => \regFile|DU_mem|s_memory~1386_combout\,
	datac => \regFile|DU_mem|s_memory~950_q\,
	datad => \displ|s_addrCounters[2][3]~q\,
	combout => \regFile|DU_mem|s_memory~1387_combout\);

-- Location: LCCOMB_X63_Y26_N18
\regFile|DU_mem|s_memory~886feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~886feeder_combout\ = \alu|Mux15~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux15~3_combout\,
	combout => \regFile|DU_mem|s_memory~886feeder_combout\);

-- Location: FF_X63_Y26_N19
\regFile|DU_mem|s_memory~886\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~886feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1549_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~886_q\);

-- Location: FF_X63_Y26_N29
\regFile|DU_mem|s_memory~1014\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux15~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1553_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~1014_q\);

-- Location: FF_X66_Y26_N9
\regFile|DU_mem|s_memory~630\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux15~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1551_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~630_q\);

-- Location: LCCOMB_X66_Y26_N10
\regFile|DU_mem|s_memory~758feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~758feeder_combout\ = \alu|Mux15~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux15~3_combout\,
	combout => \regFile|DU_mem|s_memory~758feeder_combout\);

-- Location: FF_X66_Y26_N11
\regFile|DU_mem|s_memory~758\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~758feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1550_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~758_q\);

-- Location: LCCOMB_X66_Y26_N8
\regFile|DU_mem|s_memory~1384\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1384_combout\ = (\displ|s_addrCounters[2][3]~q\ & (\displ|s_addrCounters[2][2]~q\)) # (!\displ|s_addrCounters[2][3]~q\ & ((\displ|s_addrCounters[2][2]~q\ & ((\regFile|DU_mem|s_memory~758_q\))) # (!\displ|s_addrCounters[2][2]~q\ & 
-- (\regFile|DU_mem|s_memory~630_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \displ|s_addrCounters[2][2]~q\,
	datac => \regFile|DU_mem|s_memory~630_q\,
	datad => \regFile|DU_mem|s_memory~758_q\,
	combout => \regFile|DU_mem|s_memory~1384_combout\);

-- Location: LCCOMB_X63_Y26_N28
\regFile|DU_mem|s_memory~1385\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1385_combout\ = (\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~1384_combout\ & ((\regFile|DU_mem|s_memory~1014_q\))) # (!\regFile|DU_mem|s_memory~1384_combout\ & (\regFile|DU_mem|s_memory~886_q\)))) # 
-- (!\displ|s_addrCounters[2][3]~q\ & (((\regFile|DU_mem|s_memory~1384_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \regFile|DU_mem|s_memory~886_q\,
	datac => \regFile|DU_mem|s_memory~1014_q\,
	datad => \regFile|DU_mem|s_memory~1384_combout\,
	combout => \regFile|DU_mem|s_memory~1385_combout\);

-- Location: LCCOMB_X63_Y23_N24
\regFile|DU_mem|s_memory~1388\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1388_combout\ = (\displ|s_addrCounters[2][0]~q\ & (((\displ|s_addrCounters[2][1]~q\)))) # (!\displ|s_addrCounters[2][0]~q\ & ((\displ|s_addrCounters[2][1]~q\ & ((\regFile|DU_mem|s_memory~1385_combout\))) # 
-- (!\displ|s_addrCounters[2][1]~q\ & (\regFile|DU_mem|s_memory~1387_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \regFile|DU_mem|s_memory~1387_combout\,
	datac => \displ|s_addrCounters[2][1]~q\,
	datad => \regFile|DU_mem|s_memory~1385_combout\,
	combout => \regFile|DU_mem|s_memory~1388_combout\);

-- Location: LCCOMB_X66_Y25_N30
\regFile|DU_mem|s_memory~790feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~790feeder_combout\ = \alu|Mux15~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux15~3_combout\,
	combout => \regFile|DU_mem|s_memory~790feeder_combout\);

-- Location: FF_X66_Y25_N31
\regFile|DU_mem|s_memory~790\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~790feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1559_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~790_q\);

-- Location: FF_X70_Y28_N31
\regFile|DU_mem|s_memory~1046\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux15~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1562_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~1046_q\);

-- Location: FF_X76_Y31_N23
\regFile|DU_mem|s_memory~662\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux15~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1561_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~662_q\);

-- Location: LCCOMB_X76_Y31_N0
\regFile|DU_mem|s_memory~918feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~918feeder_combout\ = \alu|Mux15~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux15~3_combout\,
	combout => \regFile|DU_mem|s_memory~918feeder_combout\);

-- Location: FF_X76_Y31_N1
\regFile|DU_mem|s_memory~918\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~918feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1560_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~918_q\);

-- Location: LCCOMB_X76_Y31_N22
\regFile|DU_mem|s_memory~1389\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1389_combout\ = (\displ|s_addrCounters[2][2]~q\ & (\displ|s_addrCounters[2][3]~q\)) # (!\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~918_q\))) # (!\displ|s_addrCounters[2][3]~q\ & 
-- (\regFile|DU_mem|s_memory~662_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \regFile|DU_mem|s_memory~662_q\,
	datad => \regFile|DU_mem|s_memory~918_q\,
	combout => \regFile|DU_mem|s_memory~1389_combout\);

-- Location: LCCOMB_X70_Y28_N30
\regFile|DU_mem|s_memory~1390\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1390_combout\ = (\displ|s_addrCounters[2][2]~q\ & ((\regFile|DU_mem|s_memory~1389_combout\ & ((\regFile|DU_mem|s_memory~1046_q\))) # (!\regFile|DU_mem|s_memory~1389_combout\ & (\regFile|DU_mem|s_memory~790_q\)))) # 
-- (!\displ|s_addrCounters[2][2]~q\ & (((\regFile|DU_mem|s_memory~1389_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~790_q\,
	datab => \displ|s_addrCounters[2][2]~q\,
	datac => \regFile|DU_mem|s_memory~1046_q\,
	datad => \regFile|DU_mem|s_memory~1389_combout\,
	combout => \regFile|DU_mem|s_memory~1390_combout\);

-- Location: LCCOMB_X65_Y26_N6
\regFile|DU_mem|s_memory~726feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~726feeder_combout\ = \alu|Mux15~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux15~3_combout\,
	combout => \regFile|DU_mem|s_memory~726feeder_combout\);

-- Location: FF_X65_Y26_N7
\regFile|DU_mem|s_memory~726\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~726feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1543_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~726_q\);

-- Location: FF_X65_Y26_N13
\regFile|DU_mem|s_memory~982\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux15~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1548_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~982_q\);

-- Location: LCCOMB_X67_Y23_N26
\regFile|DU_mem|s_memory~854feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~854feeder_combout\ = \alu|Mux15~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux15~3_combout\,
	combout => \regFile|DU_mem|s_memory~854feeder_combout\);

-- Location: FF_X67_Y23_N27
\regFile|DU_mem|s_memory~854\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~854feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1544_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~854_q\);

-- Location: FF_X67_Y23_N13
\regFile|DU_mem|s_memory~598\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux15~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1546_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~598_q\);

-- Location: LCCOMB_X67_Y23_N12
\regFile|DU_mem|s_memory~1382\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1382_combout\ = (\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~854_q\) # ((\displ|s_addrCounters[2][2]~q\)))) # (!\displ|s_addrCounters[2][3]~q\ & (((\regFile|DU_mem|s_memory~598_q\ & 
-- !\displ|s_addrCounters[2][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~854_q\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \regFile|DU_mem|s_memory~598_q\,
	datad => \displ|s_addrCounters[2][2]~q\,
	combout => \regFile|DU_mem|s_memory~1382_combout\);

-- Location: LCCOMB_X65_Y26_N12
\regFile|DU_mem|s_memory~1383\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1383_combout\ = (\displ|s_addrCounters[2][2]~q\ & ((\regFile|DU_mem|s_memory~1382_combout\ & ((\regFile|DU_mem|s_memory~982_q\))) # (!\regFile|DU_mem|s_memory~1382_combout\ & (\regFile|DU_mem|s_memory~726_q\)))) # 
-- (!\displ|s_addrCounters[2][2]~q\ & (((\regFile|DU_mem|s_memory~1382_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~726_q\,
	datab => \displ|s_addrCounters[2][2]~q\,
	datac => \regFile|DU_mem|s_memory~982_q\,
	datad => \regFile|DU_mem|s_memory~1382_combout\,
	combout => \regFile|DU_mem|s_memory~1383_combout\);

-- Location: LCCOMB_X66_Y23_N4
\regFile|DU_mem|s_memory~1391\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1391_combout\ = (\regFile|DU_mem|s_memory~1388_combout\ & (((\regFile|DU_mem|s_memory~1390_combout\)) # (!\displ|s_addrCounters[2][0]~q\))) # (!\regFile|DU_mem|s_memory~1388_combout\ & (\displ|s_addrCounters[2][0]~q\ & 
-- ((\regFile|DU_mem|s_memory~1383_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1388_combout\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \regFile|DU_mem|s_memory~1390_combout\,
	datad => \regFile|DU_mem|s_memory~1383_combout\,
	combout => \regFile|DU_mem|s_memory~1391_combout\);

-- Location: LCCOMB_X66_Y23_N16
\regFile|DU_mem|readData[16]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|readData[16]~79_combout\ = (\displ|s_addrCounters[2][4]~q\ & (((\regFile|DU_mem|s_memory~1391_combout\)))) # (!\displ|s_addrCounters[2][4]~q\ & (\regFile|DU_mem|s_memory~1401_combout\ & ((!\regFile|DU_mem|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1401_combout\,
	datab => \displ|s_addrCounters[2][4]~q\,
	datac => \regFile|DU_mem|s_memory~1391_combout\,
	datad => \regFile|DU_mem|Equal0~0_combout\,
	combout => \regFile|DU_mem|readData[16]~79_combout\);

-- Location: LCCOMB_X74_Y26_N16
\displ|Mux21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux21~0_combout\ = (\SW[1]~input_o\ & ((\regFile|DU_mem|readData[16]~79_combout\) # ((\SW[0]~input_o\)))) # (!\SW[1]~input_o\ & (((\pcUp|s_pc\(16) & !\SW[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|readData[16]~79_combout\,
	datab => \SW[1]~input_o\,
	datac => \pcUp|s_pc\(16),
	datad => \SW[0]~input_o\,
	combout => \displ|Mux21~0_combout\);

-- Location: LCCOMB_X74_Y26_N6
\displ|Mux21~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux21~1_combout\ = (\SW[0]~input_o\ & ((\displ|Mux21~0_combout\ & ((\alu|Mux15~3_combout\))) # (!\displ|Mux21~0_combout\ & (!\intMem|Mux32~0_combout\)))) # (!\SW[0]~input_o\ & (((\displ|Mux21~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \intMem|Mux32~0_combout\,
	datab => \SW[0]~input_o\,
	datac => \alu|Mux15~3_combout\,
	datad => \displ|Mux21~0_combout\,
	combout => \displ|Mux21~1_combout\);

-- Location: LCCOMB_X76_Y31_N8
\regFile|DU_mem|s_memory~921feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~921feeder_combout\ = \alu|Mux12~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux12~3_combout\,
	combout => \regFile|DU_mem|s_memory~921feeder_combout\);

-- Location: FF_X76_Y31_N9
\regFile|DU_mem|s_memory~921\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~921feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1560_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~921_q\);

-- Location: FF_X77_Y31_N29
\regFile|DU_mem|s_memory~1049\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux12~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1562_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~1049_q\);

-- Location: FF_X76_Y31_N15
\regFile|DU_mem|s_memory~665\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux12~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1561_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~665_q\);

-- Location: LCCOMB_X77_Y31_N22
\regFile|DU_mem|s_memory~793feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~793feeder_combout\ = \alu|Mux12~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux12~3_combout\,
	combout => \regFile|DU_mem|s_memory~793feeder_combout\);

-- Location: FF_X77_Y31_N23
\regFile|DU_mem|s_memory~793\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~793feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1559_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~793_q\);

-- Location: LCCOMB_X76_Y31_N14
\regFile|DU_mem|s_memory~1449\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1449_combout\ = (\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\) # ((\regFile|DU_mem|s_memory~793_q\)))) # (!\displ|s_addrCounters[2][2]~q\ & (!\displ|s_addrCounters[2][3]~q\ & 
-- (\regFile|DU_mem|s_memory~665_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \regFile|DU_mem|s_memory~665_q\,
	datad => \regFile|DU_mem|s_memory~793_q\,
	combout => \regFile|DU_mem|s_memory~1449_combout\);

-- Location: LCCOMB_X77_Y31_N28
\regFile|DU_mem|s_memory~1450\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1450_combout\ = (\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~1449_combout\ & ((\regFile|DU_mem|s_memory~1049_q\))) # (!\regFile|DU_mem|s_memory~1449_combout\ & (\regFile|DU_mem|s_memory~921_q\)))) # 
-- (!\displ|s_addrCounters[2][3]~q\ & (((\regFile|DU_mem|s_memory~1449_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~921_q\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \regFile|DU_mem|s_memory~1049_q\,
	datad => \regFile|DU_mem|s_memory~1449_combout\,
	combout => \regFile|DU_mem|s_memory~1450_combout\);

-- Location: FF_X69_Y25_N19
\regFile|DU_mem|s_memory~633\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux12~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1551_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~633_q\);

-- Location: LCCOMB_X69_Y25_N24
\regFile|DU_mem|s_memory~889feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~889feeder_combout\ = \alu|Mux12~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux12~3_combout\,
	combout => \regFile|DU_mem|s_memory~889feeder_combout\);

-- Location: FF_X69_Y25_N25
\regFile|DU_mem|s_memory~889\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~889feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1549_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~889_q\);

-- Location: LCCOMB_X69_Y25_N18
\regFile|DU_mem|s_memory~1442\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1442_combout\ = (\displ|s_addrCounters[2][2]~q\ & (\displ|s_addrCounters[2][3]~q\)) # (!\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~889_q\))) # (!\displ|s_addrCounters[2][3]~q\ & 
-- (\regFile|DU_mem|s_memory~633_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \regFile|DU_mem|s_memory~633_q\,
	datad => \regFile|DU_mem|s_memory~889_q\,
	combout => \regFile|DU_mem|s_memory~1442_combout\);

-- Location: LCCOMB_X69_Y24_N28
\regFile|DU_mem|s_memory~761feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~761feeder_combout\ = \alu|Mux12~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux12~3_combout\,
	combout => \regFile|DU_mem|s_memory~761feeder_combout\);

-- Location: FF_X69_Y24_N29
\regFile|DU_mem|s_memory~761\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~761feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1550_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~761_q\);

-- Location: FF_X69_Y24_N15
\regFile|DU_mem|s_memory~1017\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux12~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1553_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~1017_q\);

-- Location: LCCOMB_X69_Y24_N14
\regFile|DU_mem|s_memory~1443\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1443_combout\ = (\regFile|DU_mem|s_memory~1442_combout\ & (((\regFile|DU_mem|s_memory~1017_q\) # (!\displ|s_addrCounters[2][2]~q\)))) # (!\regFile|DU_mem|s_memory~1442_combout\ & (\regFile|DU_mem|s_memory~761_q\ & 
-- ((\displ|s_addrCounters[2][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1442_combout\,
	datab => \regFile|DU_mem|s_memory~761_q\,
	datac => \regFile|DU_mem|s_memory~1017_q\,
	datad => \displ|s_addrCounters[2][2]~q\,
	combout => \regFile|DU_mem|s_memory~1443_combout\);

-- Location: LCCOMB_X73_Y32_N22
\regFile|DU_mem|s_memory~697feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~697feeder_combout\ = \alu|Mux12~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux12~3_combout\,
	combout => \regFile|DU_mem|s_memory~697feeder_combout\);

-- Location: FF_X73_Y32_N23
\regFile|DU_mem|s_memory~697\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~697feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1555_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~697_q\);

-- Location: FF_X74_Y32_N7
\regFile|DU_mem|s_memory~953\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux12~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1558_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~953_q\);

-- Location: FF_X73_Y32_N13
\regFile|DU_mem|s_memory~569\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux12~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1557_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~569_q\);

-- Location: LCCOMB_X74_Y32_N28
\regFile|DU_mem|s_memory~825feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~825feeder_combout\ = \alu|Mux12~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux12~3_combout\,
	combout => \regFile|DU_mem|s_memory~825feeder_combout\);

-- Location: FF_X74_Y32_N29
\regFile|DU_mem|s_memory~825\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~825feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1554_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~825_q\);

-- Location: LCCOMB_X73_Y32_N12
\regFile|DU_mem|s_memory~1446\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1446_combout\ = (\displ|s_addrCounters[2][2]~q\ & (\displ|s_addrCounters[2][3]~q\)) # (!\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~825_q\))) # (!\displ|s_addrCounters[2][3]~q\ & 
-- (\regFile|DU_mem|s_memory~569_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \regFile|DU_mem|s_memory~569_q\,
	datad => \regFile|DU_mem|s_memory~825_q\,
	combout => \regFile|DU_mem|s_memory~1446_combout\);

-- Location: LCCOMB_X74_Y32_N6
\regFile|DU_mem|s_memory~1447\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1447_combout\ = (\displ|s_addrCounters[2][2]~q\ & ((\regFile|DU_mem|s_memory~1446_combout\ & ((\regFile|DU_mem|s_memory~953_q\))) # (!\regFile|DU_mem|s_memory~1446_combout\ & (\regFile|DU_mem|s_memory~697_q\)))) # 
-- (!\displ|s_addrCounters[2][2]~q\ & (((\regFile|DU_mem|s_memory~1446_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \regFile|DU_mem|s_memory~697_q\,
	datac => \regFile|DU_mem|s_memory~953_q\,
	datad => \regFile|DU_mem|s_memory~1446_combout\,
	combout => \regFile|DU_mem|s_memory~1447_combout\);

-- Location: LCCOMB_X68_Y27_N4
\regFile|DU_mem|s_memory~857feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~857feeder_combout\ = \alu|Mux12~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux12~3_combout\,
	combout => \regFile|DU_mem|s_memory~857feeder_combout\);

-- Location: FF_X68_Y27_N5
\regFile|DU_mem|s_memory~857\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~857feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1544_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~857_q\);

-- Location: FF_X68_Y27_N11
\regFile|DU_mem|s_memory~985\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux12~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1548_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~985_q\);

-- Location: FF_X72_Y27_N27
\regFile|DU_mem|s_memory~601\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux12~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1546_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~601_q\);

-- Location: LCCOMB_X72_Y27_N28
\regFile|DU_mem|s_memory~729feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~729feeder_combout\ = \alu|Mux12~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux12~3_combout\,
	combout => \regFile|DU_mem|s_memory~729feeder_combout\);

-- Location: FF_X72_Y27_N29
\regFile|DU_mem|s_memory~729\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~729feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1543_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~729_q\);

-- Location: LCCOMB_X72_Y27_N26
\regFile|DU_mem|s_memory~1444\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1444_combout\ = (\displ|s_addrCounters[2][3]~q\ & (\displ|s_addrCounters[2][2]~q\)) # (!\displ|s_addrCounters[2][3]~q\ & ((\displ|s_addrCounters[2][2]~q\ & ((\regFile|DU_mem|s_memory~729_q\))) # (!\displ|s_addrCounters[2][2]~q\ & 
-- (\regFile|DU_mem|s_memory~601_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \displ|s_addrCounters[2][2]~q\,
	datac => \regFile|DU_mem|s_memory~601_q\,
	datad => \regFile|DU_mem|s_memory~729_q\,
	combout => \regFile|DU_mem|s_memory~1444_combout\);

-- Location: LCCOMB_X68_Y27_N10
\regFile|DU_mem|s_memory~1445\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1445_combout\ = (\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~1444_combout\ & ((\regFile|DU_mem|s_memory~985_q\))) # (!\regFile|DU_mem|s_memory~1444_combout\ & (\regFile|DU_mem|s_memory~857_q\)))) # 
-- (!\displ|s_addrCounters[2][3]~q\ & (((\regFile|DU_mem|s_memory~1444_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \regFile|DU_mem|s_memory~857_q\,
	datac => \regFile|DU_mem|s_memory~985_q\,
	datad => \regFile|DU_mem|s_memory~1444_combout\,
	combout => \regFile|DU_mem|s_memory~1445_combout\);

-- Location: LCCOMB_X75_Y31_N16
\regFile|DU_mem|s_memory~1448\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1448_combout\ = (\displ|s_addrCounters[2][0]~q\ & (((\displ|s_addrCounters[2][1]~q\) # (\regFile|DU_mem|s_memory~1445_combout\)))) # (!\displ|s_addrCounters[2][0]~q\ & (\regFile|DU_mem|s_memory~1447_combout\ & 
-- (!\displ|s_addrCounters[2][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1447_combout\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \displ|s_addrCounters[2][1]~q\,
	datad => \regFile|DU_mem|s_memory~1445_combout\,
	combout => \regFile|DU_mem|s_memory~1448_combout\);

-- Location: LCCOMB_X75_Y31_N18
\regFile|DU_mem|s_memory~1451\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1451_combout\ = (\displ|s_addrCounters[2][1]~q\ & ((\regFile|DU_mem|s_memory~1448_combout\ & (\regFile|DU_mem|s_memory~1450_combout\)) # (!\regFile|DU_mem|s_memory~1448_combout\ & ((\regFile|DU_mem|s_memory~1443_combout\))))) # 
-- (!\displ|s_addrCounters[2][1]~q\ & (((\regFile|DU_mem|s_memory~1448_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1450_combout\,
	datab => \regFile|DU_mem|s_memory~1443_combout\,
	datac => \displ|s_addrCounters[2][1]~q\,
	datad => \regFile|DU_mem|s_memory~1448_combout\,
	combout => \regFile|DU_mem|s_memory~1451_combout\);

-- Location: LCCOMB_X60_Y34_N30
\regFile|DU_mem|s_memory~345feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~345feeder_combout\ = \alu|Mux12~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux12~3_combout\,
	combout => \regFile|DU_mem|s_memory~345feeder_combout\);

-- Location: FF_X60_Y34_N31
\regFile|DU_mem|s_memory~345\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~345feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~345_q\);

-- Location: FF_X60_Y32_N3
\regFile|DU_mem|s_memory~313\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux12~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~313_q\);

-- Location: LCCOMB_X60_Y32_N2
\regFile|DU_mem|s_memory~1452\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1452_combout\ = (\displ|s_addrCounters[2][1]~q\ & (((\displ|s_addrCounters[2][0]~q\)))) # (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & (\regFile|DU_mem|s_memory~345_q\)) # (!\displ|s_addrCounters[2][0]~q\ 
-- & ((\regFile|DU_mem|s_memory~313_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \regFile|DU_mem|s_memory~345_q\,
	datac => \regFile|DU_mem|s_memory~313_q\,
	datad => \displ|s_addrCounters[2][0]~q\,
	combout => \regFile|DU_mem|s_memory~1452_combout\);

-- Location: FF_X61_Y32_N3
\regFile|DU_mem|s_memory~409\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux12~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~409_q\);

-- Location: LCCOMB_X60_Y32_N12
\regFile|DU_mem|s_memory~377feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~377feeder_combout\ = \alu|Mux12~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux12~3_combout\,
	combout => \regFile|DU_mem|s_memory~377feeder_combout\);

-- Location: FF_X60_Y32_N13
\regFile|DU_mem|s_memory~377\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~377feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~377_q\);

-- Location: LCCOMB_X61_Y32_N2
\regFile|DU_mem|s_memory~1453\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1453_combout\ = (\displ|s_addrCounters[2][1]~q\ & ((\regFile|DU_mem|s_memory~1452_combout\ & (\regFile|DU_mem|s_memory~409_q\)) # (!\regFile|DU_mem|s_memory~1452_combout\ & ((\regFile|DU_mem|s_memory~377_q\))))) # 
-- (!\displ|s_addrCounters[2][1]~q\ & (\regFile|DU_mem|s_memory~1452_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \regFile|DU_mem|s_memory~1452_combout\,
	datac => \regFile|DU_mem|s_memory~409_q\,
	datad => \regFile|DU_mem|s_memory~377_q\,
	combout => \regFile|DU_mem|s_memory~1453_combout\);

-- Location: LCCOMB_X68_Y31_N24
\regFile|DU_mem|s_memory~505feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~505feeder_combout\ = \alu|Mux12~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux12~3_combout\,
	combout => \regFile|DU_mem|s_memory~505feeder_combout\);

-- Location: FF_X68_Y31_N25
\regFile|DU_mem|s_memory~505\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~505feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~505_q\);

-- Location: FF_X60_Y28_N3
\regFile|DU_mem|s_memory~441\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux12~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~441_q\);

-- Location: LCCOMB_X60_Y28_N2
\regFile|DU_mem|s_memory~1459\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1459_combout\ = (\displ|s_addrCounters[2][1]~q\ & ((\regFile|DU_mem|s_memory~505_q\) # ((\displ|s_addrCounters[2][0]~q\)))) # (!\displ|s_addrCounters[2][1]~q\ & (((\regFile|DU_mem|s_memory~441_q\ & 
-- !\displ|s_addrCounters[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \regFile|DU_mem|s_memory~505_q\,
	datac => \regFile|DU_mem|s_memory~441_q\,
	datad => \displ|s_addrCounters[2][0]~q\,
	combout => \regFile|DU_mem|s_memory~1459_combout\);

-- Location: FF_X60_Y28_N13
\regFile|DU_mem|s_memory~473\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux12~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~473_q\);

-- Location: FF_X68_Y31_N15
\regFile|DU_mem|s_memory~537\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \alu|Mux12~3_combout\,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~537_q\);

-- Location: LCCOMB_X60_Y28_N12
\regFile|DU_mem|s_memory~1460\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1460_combout\ = (\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~1459_combout\ & ((\regFile|DU_mem|s_memory~537_q\))) # (!\regFile|DU_mem|s_memory~1459_combout\ & (\regFile|DU_mem|s_memory~473_q\)))) # 
-- (!\displ|s_addrCounters[2][0]~q\ & (\regFile|DU_mem|s_memory~1459_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \regFile|DU_mem|s_memory~1459_combout\,
	datac => \regFile|DU_mem|s_memory~473_q\,
	datad => \regFile|DU_mem|s_memory~537_q\,
	combout => \regFile|DU_mem|s_memory~1460_combout\);

-- Location: LCCOMB_X59_Y31_N12
\regFile|DU_mem|s_memory~121feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~121feeder_combout\ = \alu|Mux12~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux12~3_combout\,
	combout => \regFile|DU_mem|s_memory~121feeder_combout\);

-- Location: FF_X59_Y31_N13
\regFile|DU_mem|s_memory~121\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~121feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~121_q\);

-- Location: FF_X58_Y31_N5
\regFile|DU_mem|s_memory~153\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux12~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~153_q\);

-- Location: LCCOMB_X60_Y30_N6
\regFile|DU_mem|s_memory~89feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~89feeder_combout\ = \alu|Mux12~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux12~3_combout\,
	combout => \regFile|DU_mem|s_memory~89feeder_combout\);

-- Location: FF_X60_Y30_N7
\regFile|DU_mem|s_memory~89\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~89feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~89_q\);

-- Location: FF_X59_Y31_N19
\regFile|DU_mem|s_memory~57\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux12~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~57_q\);

-- Location: LCCOMB_X59_Y31_N18
\regFile|DU_mem|s_memory~1456\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1456_combout\ = (\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~89_q\) # ((\displ|s_addrCounters[2][1]~q\)))) # (!\displ|s_addrCounters[2][0]~q\ & (((\regFile|DU_mem|s_memory~57_q\ & 
-- !\displ|s_addrCounters[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \regFile|DU_mem|s_memory~89_q\,
	datac => \regFile|DU_mem|s_memory~57_q\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \regFile|DU_mem|s_memory~1456_combout\);

-- Location: LCCOMB_X58_Y31_N4
\regFile|DU_mem|s_memory~1457\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1457_combout\ = (\displ|s_addrCounters[2][1]~q\ & ((\regFile|DU_mem|s_memory~1456_combout\ & ((\regFile|DU_mem|s_memory~153_q\))) # (!\regFile|DU_mem|s_memory~1456_combout\ & (\regFile|DU_mem|s_memory~121_q\)))) # 
-- (!\displ|s_addrCounters[2][1]~q\ & (((\regFile|DU_mem|s_memory~1456_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~121_q\,
	datab => \displ|s_addrCounters[2][1]~q\,
	datac => \regFile|DU_mem|s_memory~153_q\,
	datad => \regFile|DU_mem|s_memory~1456_combout\,
	combout => \regFile|DU_mem|s_memory~1457_combout\);

-- Location: LCCOMB_X72_Y31_N0
\regFile|DU_mem|s_memory~249feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~249feeder_combout\ = \alu|Mux12~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux12~3_combout\,
	combout => \regFile|DU_mem|s_memory~249feeder_combout\);

-- Location: FF_X72_Y31_N1
\regFile|DU_mem|s_memory~249\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~249feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~249_q\);

-- Location: FF_X73_Y31_N19
\regFile|DU_mem|s_memory~185\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux12~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~185_q\);

-- Location: LCCOMB_X73_Y31_N18
\regFile|DU_mem|s_memory~1454\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1454_combout\ = (\displ|s_addrCounters[2][0]~q\ & (((\displ|s_addrCounters[2][1]~q\)))) # (!\displ|s_addrCounters[2][0]~q\ & ((\displ|s_addrCounters[2][1]~q\ & (\regFile|DU_mem|s_memory~249_q\)) # (!\displ|s_addrCounters[2][1]~q\ 
-- & ((\regFile|DU_mem|s_memory~185_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~249_q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \regFile|DU_mem|s_memory~185_q\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \regFile|DU_mem|s_memory~1454_combout\);

-- Location: FF_X75_Y31_N29
\regFile|DU_mem|s_memory~281\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux12~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~281_q\);

-- Location: LCCOMB_X73_Y31_N20
\regFile|DU_mem|s_memory~217feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~217feeder_combout\ = \alu|Mux12~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux12~3_combout\,
	combout => \regFile|DU_mem|s_memory~217feeder_combout\);

-- Location: FF_X73_Y31_N21
\regFile|DU_mem|s_memory~217\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~217feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~217_q\);

-- Location: LCCOMB_X75_Y31_N28
\regFile|DU_mem|s_memory~1455\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1455_combout\ = (\regFile|DU_mem|s_memory~1454_combout\ & (((\regFile|DU_mem|s_memory~281_q\)) # (!\displ|s_addrCounters[2][0]~q\))) # (!\regFile|DU_mem|s_memory~1454_combout\ & (\displ|s_addrCounters[2][0]~q\ & 
-- ((\regFile|DU_mem|s_memory~217_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1454_combout\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \regFile|DU_mem|s_memory~281_q\,
	datad => \regFile|DU_mem|s_memory~217_q\,
	combout => \regFile|DU_mem|s_memory~1455_combout\);

-- Location: LCCOMB_X75_Y31_N6
\regFile|DU_mem|s_memory~1458\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1458_combout\ = (\displ|s_addrCounters[2][3]~q\ & (((\displ|s_addrCounters[2][2]~q\)))) # (!\displ|s_addrCounters[2][3]~q\ & ((\displ|s_addrCounters[2][2]~q\ & ((\regFile|DU_mem|s_memory~1455_combout\))) # 
-- (!\displ|s_addrCounters[2][2]~q\ & (\regFile|DU_mem|s_memory~1457_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1457_combout\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \displ|s_addrCounters[2][2]~q\,
	datad => \regFile|DU_mem|s_memory~1455_combout\,
	combout => \regFile|DU_mem|s_memory~1458_combout\);

-- Location: LCCOMB_X75_Y32_N28
\regFile|DU_mem|s_memory~1461\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1461_combout\ = (\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~1458_combout\ & ((\regFile|DU_mem|s_memory~1460_combout\))) # (!\regFile|DU_mem|s_memory~1458_combout\ & (\regFile|DU_mem|s_memory~1453_combout\)))) # 
-- (!\displ|s_addrCounters[2][3]~q\ & (((\regFile|DU_mem|s_memory~1458_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \regFile|DU_mem|s_memory~1453_combout\,
	datac => \regFile|DU_mem|s_memory~1460_combout\,
	datad => \regFile|DU_mem|s_memory~1458_combout\,
	combout => \regFile|DU_mem|s_memory~1461_combout\);

-- Location: LCCOMB_X75_Y31_N22
\regFile|DU_mem|readData[19]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|readData[19]~82_combout\ = (\displ|s_addrCounters[2][4]~q\ & (((\regFile|DU_mem|s_memory~1451_combout\)))) # (!\displ|s_addrCounters[2][4]~q\ & (!\regFile|DU_mem|Equal0~0_combout\ & ((\regFile|DU_mem|s_memory~1461_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|Equal0~0_combout\,
	datab => \regFile|DU_mem|s_memory~1451_combout\,
	datac => \displ|s_addrCounters[2][4]~q\,
	datad => \regFile|DU_mem|s_memory~1461_combout\,
	combout => \regFile|DU_mem|readData[19]~82_combout\);

-- Location: LCCOMB_X68_Y32_N2
\pcUp|s_pc[18]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \pcUp|s_pc[18]~62_combout\ = (\pcUp|s_pc\(18) & (\pcUp|s_pc[17]~61\ $ (GND))) # (!\pcUp|s_pc\(18) & (!\pcUp|s_pc[17]~61\ & VCC))
-- \pcUp|s_pc[18]~63\ = CARRY((\pcUp|s_pc\(18) & !\pcUp|s_pc[17]~61\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pcUp|s_pc\(18),
	datad => VCC,
	cin => \pcUp|s_pc[17]~61\,
	combout => \pcUp|s_pc[18]~62_combout\,
	cout => \pcUp|s_pc[18]~63\);

-- Location: FF_X68_Y32_N3
\pcUp|s_pc[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \pcUp|s_pc[18]~62_combout\,
	sclr => \ALT_INV_KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcUp|s_pc\(18));

-- Location: LCCOMB_X68_Y32_N4
\pcUp|s_pc[19]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \pcUp|s_pc[19]~64_combout\ = (\pcUp|s_pc\(19) & (!\pcUp|s_pc[18]~63\)) # (!\pcUp|s_pc\(19) & ((\pcUp|s_pc[18]~63\) # (GND)))
-- \pcUp|s_pc[19]~65\ = CARRY((!\pcUp|s_pc[18]~63\) # (!\pcUp|s_pc\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pcUp|s_pc\(19),
	datad => VCC,
	cin => \pcUp|s_pc[18]~63\,
	combout => \pcUp|s_pc[19]~64_combout\,
	cout => \pcUp|s_pc[19]~65\);

-- Location: FF_X68_Y32_N5
\pcUp|s_pc[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \pcUp|s_pc[19]~64_combout\,
	sclr => \ALT_INV_KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcUp|s_pc\(19));

-- Location: LCCOMB_X77_Y22_N18
\intMem|Mux27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \intMem|Mux27~0_combout\ = (\intMem|Mux28~0_combout\ & (\displ|s_addrCounters[1][3]~q\ & (\displ|s_addrCounters[1][1]~q\ $ (\displ|s_addrCounters[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[1][1]~q\,
	datab => \intMem|Mux28~0_combout\,
	datac => \displ|s_addrCounters[1][0]~q\,
	datad => \displ|s_addrCounters[1][3]~q\,
	combout => \intMem|Mux27~0_combout\);

-- Location: LCCOMB_X76_Y22_N20
\displ|Mux18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux18~0_combout\ = (\SW[0]~input_o\ & ((\SW[1]~input_o\) # ((\intMem|Mux27~0_combout\)))) # (!\SW[0]~input_o\ & (!\SW[1]~input_o\ & (\pcUp|s_pc\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \SW[1]~input_o\,
	datac => \pcUp|s_pc\(19),
	datad => \intMem|Mux27~0_combout\,
	combout => \displ|Mux18~0_combout\);

-- Location: LCCOMB_X76_Y22_N26
\displ|Mux18~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux18~1_combout\ = (\SW[1]~input_o\ & ((\displ|Mux18~0_combout\ & (\alu|Mux12~3_combout\)) # (!\displ|Mux18~0_combout\ & ((\regFile|DU_mem|readData[19]~82_combout\))))) # (!\SW[1]~input_o\ & (((\displ|Mux18~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux12~3_combout\,
	datab => \SW[1]~input_o\,
	datac => \regFile|DU_mem|readData[19]~82_combout\,
	datad => \displ|Mux18~0_combout\,
	combout => \displ|Mux18~1_combout\);

-- Location: FF_X73_Y31_N7
\regFile|DU_mem|s_memory~184\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux13~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~184_q\);

-- Location: LCCOMB_X73_Y31_N0
\regFile|DU_mem|s_memory~216feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~216feeder_combout\ = \alu|Mux13~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux13~3_combout\,
	combout => \regFile|DU_mem|s_memory~216feeder_combout\);

-- Location: FF_X73_Y31_N1
\regFile|DU_mem|s_memory~216\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~216feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~216_q\);

-- Location: LCCOMB_X73_Y31_N6
\regFile|DU_mem|s_memory~1432\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1432_combout\ = (\displ|s_addrCounters[2][1]~q\ & (\displ|s_addrCounters[2][0]~q\)) # (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~216_q\))) # (!\displ|s_addrCounters[2][0]~q\ & 
-- (\regFile|DU_mem|s_memory~184_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \regFile|DU_mem|s_memory~184_q\,
	datad => \regFile|DU_mem|s_memory~216_q\,
	combout => \regFile|DU_mem|s_memory~1432_combout\);

-- Location: FF_X65_Y27_N29
\regFile|DU_mem|s_memory~280\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux13~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~280_q\);

-- Location: FF_X66_Y31_N23
\regFile|DU_mem|s_memory~248\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux13~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~248_q\);

-- Location: LCCOMB_X65_Y27_N28
\regFile|DU_mem|s_memory~1433\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1433_combout\ = (\regFile|DU_mem|s_memory~1432_combout\ & (((\regFile|DU_mem|s_memory~280_q\)) # (!\displ|s_addrCounters[2][1]~q\))) # (!\regFile|DU_mem|s_memory~1432_combout\ & (\displ|s_addrCounters[2][1]~q\ & 
-- ((\regFile|DU_mem|s_memory~248_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1432_combout\,
	datab => \displ|s_addrCounters[2][1]~q\,
	datac => \regFile|DU_mem|s_memory~280_q\,
	datad => \regFile|DU_mem|s_memory~248_q\,
	combout => \regFile|DU_mem|s_memory~1433_combout\);

-- Location: LCCOMB_X60_Y28_N16
\regFile|DU_mem|s_memory~472feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~472feeder_combout\ = \alu|Mux13~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux13~3_combout\,
	combout => \regFile|DU_mem|s_memory~472feeder_combout\);

-- Location: FF_X60_Y28_N17
\regFile|DU_mem|s_memory~472\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~472feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~472_q\);

-- Location: FF_X60_Y28_N15
\regFile|DU_mem|s_memory~440\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux13~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~440_q\);

-- Location: LCCOMB_X60_Y28_N14
\regFile|DU_mem|s_memory~1439\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1439_combout\ = (\displ|s_addrCounters[2][1]~q\ & (((\displ|s_addrCounters[2][0]~q\)))) # (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & (\regFile|DU_mem|s_memory~472_q\)) # (!\displ|s_addrCounters[2][0]~q\ 
-- & ((\regFile|DU_mem|s_memory~440_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \regFile|DU_mem|s_memory~472_q\,
	datac => \regFile|DU_mem|s_memory~440_q\,
	datad => \displ|s_addrCounters[2][0]~q\,
	combout => \regFile|DU_mem|s_memory~1439_combout\);

-- Location: FF_X65_Y28_N23
\regFile|DU_mem|s_memory~504\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux13~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~504_q\);

-- Location: FF_X65_Y32_N19
\regFile|DU_mem|s_memory~536\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \alu|Mux13~3_combout\,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~536_q\);

-- Location: LCCOMB_X65_Y28_N22
\regFile|DU_mem|s_memory~1440\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1440_combout\ = (\regFile|DU_mem|s_memory~1439_combout\ & (((\regFile|DU_mem|s_memory~536_q\)) # (!\displ|s_addrCounters[2][1]~q\))) # (!\regFile|DU_mem|s_memory~1439_combout\ & (\displ|s_addrCounters[2][1]~q\ & 
-- (\regFile|DU_mem|s_memory~504_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1439_combout\,
	datab => \displ|s_addrCounters[2][1]~q\,
	datac => \regFile|DU_mem|s_memory~504_q\,
	datad => \regFile|DU_mem|s_memory~536_q\,
	combout => \regFile|DU_mem|s_memory~1440_combout\);

-- Location: LCCOMB_X59_Y31_N0
\regFile|DU_mem|s_memory~120feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~120feeder_combout\ = \alu|Mux13~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux13~3_combout\,
	combout => \regFile|DU_mem|s_memory~120feeder_combout\);

-- Location: FF_X59_Y31_N1
\regFile|DU_mem|s_memory~120\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~120feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~120_q\);

-- Location: FF_X59_Y31_N31
\regFile|DU_mem|s_memory~56\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux13~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~56_q\);

-- Location: LCCOMB_X59_Y31_N30
\regFile|DU_mem|s_memory~1436\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1436_combout\ = (\displ|s_addrCounters[2][0]~q\ & (((\displ|s_addrCounters[2][1]~q\)))) # (!\displ|s_addrCounters[2][0]~q\ & ((\displ|s_addrCounters[2][1]~q\ & (\regFile|DU_mem|s_memory~120_q\)) # (!\displ|s_addrCounters[2][1]~q\ 
-- & ((\regFile|DU_mem|s_memory~56_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \regFile|DU_mem|s_memory~120_q\,
	datac => \regFile|DU_mem|s_memory~56_q\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \regFile|DU_mem|s_memory~1436_combout\);

-- Location: FF_X58_Y31_N7
\regFile|DU_mem|s_memory~152\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux13~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~152_q\);

-- Location: LCCOMB_X58_Y31_N28
\regFile|DU_mem|s_memory~88feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~88feeder_combout\ = \alu|Mux13~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux13~3_combout\,
	combout => \regFile|DU_mem|s_memory~88feeder_combout\);

-- Location: FF_X58_Y31_N29
\regFile|DU_mem|s_memory~88\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~88feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~88_q\);

-- Location: LCCOMB_X58_Y31_N6
\regFile|DU_mem|s_memory~1437\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1437_combout\ = (\regFile|DU_mem|s_memory~1436_combout\ & (((\regFile|DU_mem|s_memory~152_q\)) # (!\displ|s_addrCounters[2][0]~q\))) # (!\regFile|DU_mem|s_memory~1436_combout\ & (\displ|s_addrCounters[2][0]~q\ & 
-- ((\regFile|DU_mem|s_memory~88_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1436_combout\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \regFile|DU_mem|s_memory~152_q\,
	datad => \regFile|DU_mem|s_memory~88_q\,
	combout => \regFile|DU_mem|s_memory~1437_combout\);

-- Location: LCCOMB_X60_Y34_N18
\regFile|DU_mem|s_memory~344feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~344feeder_combout\ = \alu|Mux13~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux13~3_combout\,
	combout => \regFile|DU_mem|s_memory~344feeder_combout\);

-- Location: FF_X60_Y34_N19
\regFile|DU_mem|s_memory~344\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~344feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~344_q\);

-- Location: FF_X60_Y34_N21
\regFile|DU_mem|s_memory~408\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux13~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~408_q\);

-- Location: LCCOMB_X60_Y32_N4
\regFile|DU_mem|s_memory~376feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~376feeder_combout\ = \alu|Mux13~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux13~3_combout\,
	combout => \regFile|DU_mem|s_memory~376feeder_combout\);

-- Location: FF_X60_Y32_N5
\regFile|DU_mem|s_memory~376\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~376feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~376_q\);

-- Location: FF_X60_Y32_N7
\regFile|DU_mem|s_memory~312\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux13~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~312_q\);

-- Location: LCCOMB_X60_Y32_N6
\regFile|DU_mem|s_memory~1434\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1434_combout\ = (\displ|s_addrCounters[2][1]~q\ & ((\regFile|DU_mem|s_memory~376_q\) # ((\displ|s_addrCounters[2][0]~q\)))) # (!\displ|s_addrCounters[2][1]~q\ & (((\regFile|DU_mem|s_memory~312_q\ & 
-- !\displ|s_addrCounters[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \regFile|DU_mem|s_memory~376_q\,
	datac => \regFile|DU_mem|s_memory~312_q\,
	datad => \displ|s_addrCounters[2][0]~q\,
	combout => \regFile|DU_mem|s_memory~1434_combout\);

-- Location: LCCOMB_X60_Y34_N20
\regFile|DU_mem|s_memory~1435\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1435_combout\ = (\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~1434_combout\ & ((\regFile|DU_mem|s_memory~408_q\))) # (!\regFile|DU_mem|s_memory~1434_combout\ & (\regFile|DU_mem|s_memory~344_q\)))) # 
-- (!\displ|s_addrCounters[2][0]~q\ & (((\regFile|DU_mem|s_memory~1434_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \regFile|DU_mem|s_memory~344_q\,
	datac => \regFile|DU_mem|s_memory~408_q\,
	datad => \regFile|DU_mem|s_memory~1434_combout\,
	combout => \regFile|DU_mem|s_memory~1435_combout\);

-- Location: LCCOMB_X61_Y27_N12
\regFile|DU_mem|s_memory~1438\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1438_combout\ = (\displ|s_addrCounters[2][2]~q\ & (((\displ|s_addrCounters[2][3]~q\)))) # (!\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~1435_combout\))) # 
-- (!\displ|s_addrCounters[2][3]~q\ & (\regFile|DU_mem|s_memory~1437_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \regFile|DU_mem|s_memory~1437_combout\,
	datac => \displ|s_addrCounters[2][3]~q\,
	datad => \regFile|DU_mem|s_memory~1435_combout\,
	combout => \regFile|DU_mem|s_memory~1438_combout\);

-- Location: LCCOMB_X62_Y24_N16
\regFile|DU_mem|s_memory~1441\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1441_combout\ = (\displ|s_addrCounters[2][2]~q\ & ((\regFile|DU_mem|s_memory~1438_combout\ & ((\regFile|DU_mem|s_memory~1440_combout\))) # (!\regFile|DU_mem|s_memory~1438_combout\ & (\regFile|DU_mem|s_memory~1433_combout\)))) # 
-- (!\displ|s_addrCounters[2][2]~q\ & (((\regFile|DU_mem|s_memory~1438_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1433_combout\,
	datab => \displ|s_addrCounters[2][2]~q\,
	datac => \regFile|DU_mem|s_memory~1440_combout\,
	datad => \regFile|DU_mem|s_memory~1438_combout\,
	combout => \regFile|DU_mem|s_memory~1441_combout\);

-- Location: FF_X76_Y32_N27
\regFile|DU_mem|s_memory~664\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux13~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1561_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~664_q\);

-- Location: LCCOMB_X76_Y32_N20
\regFile|DU_mem|s_memory~920feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~920feeder_combout\ = \alu|Mux13~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux13~3_combout\,
	combout => \regFile|DU_mem|s_memory~920feeder_combout\);

-- Location: FF_X76_Y32_N21
\regFile|DU_mem|s_memory~920\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~920feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1560_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~920_q\);

-- Location: LCCOMB_X76_Y32_N26
\regFile|DU_mem|s_memory~1429\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1429_combout\ = (\displ|s_addrCounters[2][3]~q\ & ((\displ|s_addrCounters[2][2]~q\) # ((\regFile|DU_mem|s_memory~920_q\)))) # (!\displ|s_addrCounters[2][3]~q\ & (!\displ|s_addrCounters[2][2]~q\ & 
-- (\regFile|DU_mem|s_memory~664_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \displ|s_addrCounters[2][2]~q\,
	datac => \regFile|DU_mem|s_memory~664_q\,
	datad => \regFile|DU_mem|s_memory~920_q\,
	combout => \regFile|DU_mem|s_memory~1429_combout\);

-- Location: LCCOMB_X70_Y28_N4
\regFile|DU_mem|s_memory~792feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~792feeder_combout\ = \alu|Mux13~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux13~3_combout\,
	combout => \regFile|DU_mem|s_memory~792feeder_combout\);

-- Location: FF_X70_Y28_N5
\regFile|DU_mem|s_memory~792\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~792feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1559_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~792_q\);

-- Location: FF_X70_Y28_N3
\regFile|DU_mem|s_memory~1048\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux13~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1562_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~1048_q\);

-- Location: LCCOMB_X70_Y28_N2
\regFile|DU_mem|s_memory~1430\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1430_combout\ = (\regFile|DU_mem|s_memory~1429_combout\ & (((\regFile|DU_mem|s_memory~1048_q\) # (!\displ|s_addrCounters[2][2]~q\)))) # (!\regFile|DU_mem|s_memory~1429_combout\ & (\regFile|DU_mem|s_memory~792_q\ & 
-- ((\displ|s_addrCounters[2][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1429_combout\,
	datab => \regFile|DU_mem|s_memory~792_q\,
	datac => \regFile|DU_mem|s_memory~1048_q\,
	datad => \displ|s_addrCounters[2][2]~q\,
	combout => \regFile|DU_mem|s_memory~1430_combout\);

-- Location: LCCOMB_X65_Y26_N30
\regFile|DU_mem|s_memory~728feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~728feeder_combout\ = \alu|Mux13~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux13~3_combout\,
	combout => \regFile|DU_mem|s_memory~728feeder_combout\);

-- Location: FF_X65_Y26_N31
\regFile|DU_mem|s_memory~728\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~728feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1543_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~728_q\);

-- Location: FF_X65_Y26_N5
\regFile|DU_mem|s_memory~984\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux13~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1548_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~984_q\);

-- Location: LCCOMB_X67_Y23_N28
\regFile|DU_mem|s_memory~856feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~856feeder_combout\ = \alu|Mux13~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux13~3_combout\,
	combout => \regFile|DU_mem|s_memory~856feeder_combout\);

-- Location: FF_X67_Y23_N29
\regFile|DU_mem|s_memory~856\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~856feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1544_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~856_q\);

-- Location: FF_X67_Y23_N11
\regFile|DU_mem|s_memory~600\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux13~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1546_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~600_q\);

-- Location: LCCOMB_X67_Y23_N10
\regFile|DU_mem|s_memory~1422\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1422_combout\ = (\displ|s_addrCounters[2][2]~q\ & (((\displ|s_addrCounters[2][3]~q\)))) # (!\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\ & (\regFile|DU_mem|s_memory~856_q\)) # (!\displ|s_addrCounters[2][3]~q\ 
-- & ((\regFile|DU_mem|s_memory~600_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \regFile|DU_mem|s_memory~856_q\,
	datac => \regFile|DU_mem|s_memory~600_q\,
	datad => \displ|s_addrCounters[2][3]~q\,
	combout => \regFile|DU_mem|s_memory~1422_combout\);

-- Location: LCCOMB_X65_Y26_N4
\regFile|DU_mem|s_memory~1423\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1423_combout\ = (\displ|s_addrCounters[2][2]~q\ & ((\regFile|DU_mem|s_memory~1422_combout\ & ((\regFile|DU_mem|s_memory~984_q\))) # (!\regFile|DU_mem|s_memory~1422_combout\ & (\regFile|DU_mem|s_memory~728_q\)))) # 
-- (!\displ|s_addrCounters[2][2]~q\ & (((\regFile|DU_mem|s_memory~1422_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~728_q\,
	datab => \displ|s_addrCounters[2][2]~q\,
	datac => \regFile|DU_mem|s_memory~984_q\,
	datad => \regFile|DU_mem|s_memory~1422_combout\,
	combout => \regFile|DU_mem|s_memory~1423_combout\);

-- Location: LCCOMB_X65_Y24_N22
\regFile|DU_mem|s_memory~888feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~888feeder_combout\ = \alu|Mux13~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux13~3_combout\,
	combout => \regFile|DU_mem|s_memory~888feeder_combout\);

-- Location: FF_X65_Y24_N23
\regFile|DU_mem|s_memory~888\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~888feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1549_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~888_q\);

-- Location: FF_X69_Y25_N31
\regFile|DU_mem|s_memory~632\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux13~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1551_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~632_q\);

-- Location: LCCOMB_X69_Y24_N26
\regFile|DU_mem|s_memory~760feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~760feeder_combout\ = \alu|Mux13~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux13~3_combout\,
	combout => \regFile|DU_mem|s_memory~760feeder_combout\);

-- Location: FF_X69_Y24_N27
\regFile|DU_mem|s_memory~760\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~760feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1550_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~760_q\);

-- Location: LCCOMB_X69_Y25_N30
\regFile|DU_mem|s_memory~1424\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1424_combout\ = (\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\) # ((\regFile|DU_mem|s_memory~760_q\)))) # (!\displ|s_addrCounters[2][2]~q\ & (!\displ|s_addrCounters[2][3]~q\ & 
-- (\regFile|DU_mem|s_memory~632_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \regFile|DU_mem|s_memory~632_q\,
	datad => \regFile|DU_mem|s_memory~760_q\,
	combout => \regFile|DU_mem|s_memory~1424_combout\);

-- Location: FF_X65_Y24_N21
\regFile|DU_mem|s_memory~1016\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux13~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1553_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~1016_q\);

-- Location: LCCOMB_X65_Y24_N20
\regFile|DU_mem|s_memory~1425\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1425_combout\ = (\regFile|DU_mem|s_memory~1424_combout\ & (((\regFile|DU_mem|s_memory~1016_q\) # (!\displ|s_addrCounters[2][3]~q\)))) # (!\regFile|DU_mem|s_memory~1424_combout\ & (\regFile|DU_mem|s_memory~888_q\ & 
-- ((\displ|s_addrCounters[2][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~888_q\,
	datab => \regFile|DU_mem|s_memory~1424_combout\,
	datac => \regFile|DU_mem|s_memory~1016_q\,
	datad => \displ|s_addrCounters[2][3]~q\,
	combout => \regFile|DU_mem|s_memory~1425_combout\);

-- Location: LCCOMB_X72_Y28_N8
\regFile|DU_mem|s_memory~824feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~824feeder_combout\ = \alu|Mux13~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux13~3_combout\,
	combout => \regFile|DU_mem|s_memory~824feeder_combout\);

-- Location: FF_X72_Y28_N9
\regFile|DU_mem|s_memory~824\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~824feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1554_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~824_q\);

-- Location: FF_X73_Y32_N17
\regFile|DU_mem|s_memory~568\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux13~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1557_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~568_q\);

-- Location: LCCOMB_X73_Y32_N6
\regFile|DU_mem|s_memory~696feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~696feeder_combout\ = \alu|Mux13~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux13~3_combout\,
	combout => \regFile|DU_mem|s_memory~696feeder_combout\);

-- Location: FF_X73_Y32_N7
\regFile|DU_mem|s_memory~696\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~696feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1555_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~696_q\);

-- Location: LCCOMB_X73_Y32_N16
\regFile|DU_mem|s_memory~1426\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1426_combout\ = (\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\) # ((\regFile|DU_mem|s_memory~696_q\)))) # (!\displ|s_addrCounters[2][2]~q\ & (!\displ|s_addrCounters[2][3]~q\ & 
-- (\regFile|DU_mem|s_memory~568_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \regFile|DU_mem|s_memory~568_q\,
	datad => \regFile|DU_mem|s_memory~696_q\,
	combout => \regFile|DU_mem|s_memory~1426_combout\);

-- Location: FF_X72_Y28_N15
\regFile|DU_mem|s_memory~952\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux13~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1558_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~952_q\);

-- Location: LCCOMB_X72_Y28_N14
\regFile|DU_mem|s_memory~1427\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1427_combout\ = (\regFile|DU_mem|s_memory~1426_combout\ & (((\regFile|DU_mem|s_memory~952_q\) # (!\displ|s_addrCounters[2][3]~q\)))) # (!\regFile|DU_mem|s_memory~1426_combout\ & (\regFile|DU_mem|s_memory~824_q\ & 
-- ((\displ|s_addrCounters[2][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~824_q\,
	datab => \regFile|DU_mem|s_memory~1426_combout\,
	datac => \regFile|DU_mem|s_memory~952_q\,
	datad => \displ|s_addrCounters[2][3]~q\,
	combout => \regFile|DU_mem|s_memory~1427_combout\);

-- Location: LCCOMB_X73_Y28_N8
\regFile|DU_mem|s_memory~1428\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1428_combout\ = (\displ|s_addrCounters[2][0]~q\ & (((\displ|s_addrCounters[2][1]~q\)))) # (!\displ|s_addrCounters[2][0]~q\ & ((\displ|s_addrCounters[2][1]~q\ & (\regFile|DU_mem|s_memory~1425_combout\)) # 
-- (!\displ|s_addrCounters[2][1]~q\ & ((\regFile|DU_mem|s_memory~1427_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \regFile|DU_mem|s_memory~1425_combout\,
	datac => \displ|s_addrCounters[2][1]~q\,
	datad => \regFile|DU_mem|s_memory~1427_combout\,
	combout => \regFile|DU_mem|s_memory~1428_combout\);

-- Location: LCCOMB_X73_Y26_N10
\regFile|DU_mem|s_memory~1431\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1431_combout\ = (\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~1428_combout\ & (\regFile|DU_mem|s_memory~1430_combout\)) # (!\regFile|DU_mem|s_memory~1428_combout\ & ((\regFile|DU_mem|s_memory~1423_combout\))))) # 
-- (!\displ|s_addrCounters[2][0]~q\ & (((\regFile|DU_mem|s_memory~1428_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \regFile|DU_mem|s_memory~1430_combout\,
	datac => \regFile|DU_mem|s_memory~1423_combout\,
	datad => \regFile|DU_mem|s_memory~1428_combout\,
	combout => \regFile|DU_mem|s_memory~1431_combout\);

-- Location: LCCOMB_X73_Y26_N20
\regFile|DU_mem|readData[18]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|readData[18]~81_combout\ = (\displ|s_addrCounters[2][4]~q\ & (((\regFile|DU_mem|s_memory~1431_combout\)))) # (!\displ|s_addrCounters[2][4]~q\ & (!\regFile|DU_mem|Equal0~0_combout\ & (\regFile|DU_mem|s_memory~1441_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][4]~q\,
	datab => \regFile|DU_mem|Equal0~0_combout\,
	datac => \regFile|DU_mem|s_memory~1441_combout\,
	datad => \regFile|DU_mem|s_memory~1431_combout\,
	combout => \regFile|DU_mem|readData[18]~81_combout\);

-- Location: LCCOMB_X76_Y22_N16
\displ|Mux19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux19~0_combout\ = (\SW[1]~input_o\ & ((\regFile|DU_mem|readData[18]~81_combout\) # ((\SW[0]~input_o\)))) # (!\SW[1]~input_o\ & (((\pcUp|s_pc\(18) & !\SW[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|readData[18]~81_combout\,
	datab => \SW[1]~input_o\,
	datac => \pcUp|s_pc\(18),
	datad => \SW[0]~input_o\,
	combout => \displ|Mux19~0_combout\);

-- Location: LCCOMB_X77_Y22_N24
\intMem|Mux28~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \intMem|Mux28~1_combout\ = (\displ|s_addrCounters[1][1]~q\ & (\intMem|Mux28~0_combout\ & (!\displ|s_addrCounters[1][0]~q\ & \displ|s_addrCounters[1][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[1][1]~q\,
	datab => \intMem|Mux28~0_combout\,
	datac => \displ|s_addrCounters[1][0]~q\,
	datad => \displ|s_addrCounters[1][3]~q\,
	combout => \intMem|Mux28~1_combout\);

-- Location: LCCOMB_X76_Y22_N6
\displ|Mux19~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux19~1_combout\ = (\SW[0]~input_o\ & ((\displ|Mux19~0_combout\ & (\alu|Mux13~3_combout\)) # (!\displ|Mux19~0_combout\ & ((\intMem|Mux28~1_combout\))))) # (!\SW[0]~input_o\ & (\displ|Mux19~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \displ|Mux19~0_combout\,
	datac => \alu|Mux13~3_combout\,
	datad => \intMem|Mux28~1_combout\,
	combout => \displ|Mux19~1_combout\);

-- Location: LCCOMB_X80_Y15_N8
\displ|Mux80~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux80~0_combout\ = (\displ|Mux18~1_combout\ & (\displ|Mux21~1_combout\ & (\displ|Mux20~1_combout\ $ (\displ|Mux19~1_combout\)))) # (!\displ|Mux18~1_combout\ & (!\displ|Mux20~1_combout\ & (\displ|Mux21~1_combout\ $ (\displ|Mux19~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux20~1_combout\,
	datab => \displ|Mux21~1_combout\,
	datac => \displ|Mux18~1_combout\,
	datad => \displ|Mux19~1_combout\,
	combout => \displ|Mux80~0_combout\);

-- Location: LCCOMB_X81_Y18_N8
\displ|Mux42~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux42~0_combout\ = (\SW[1]~input_o\ & ((\SW[0]~input_o\ & (\displ|s_addrCounters[3][1]~q\)) # (!\SW[0]~input_o\ & ((\displ|s_addrCounters[2][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[3][1]~q\,
	datab => \SW[1]~input_o\,
	datac => \SW[0]~input_o\,
	datad => \displ|s_addrCounters[2][3]~q\,
	combout => \displ|Mux42~0_combout\);

-- Location: LCCOMB_X79_Y18_N10
\displ|Mux42~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux42~1_combout\ = (\displ|Mux42~0_combout\) # ((\SW[0]~input_o\ & (!\SW[1]~input_o\ & \displ|s_addrCounters[1][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux42~0_combout\,
	datab => \SW[0]~input_o\,
	datac => \SW[1]~input_o\,
	datad => \displ|s_addrCounters[1][1]~q\,
	combout => \displ|Mux42~1_combout\);

-- Location: LCCOMB_X79_Y18_N0
\displ|Mux43~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux43~0_combout\ = (\SW[1]~input_o\ & ((\SW[0]~input_o\ & (\displ|s_addrCounters[3][0]~q\)) # (!\SW[0]~input_o\ & ((\displ|s_addrCounters[2][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[3][0]~q\,
	datab => \SW[1]~input_o\,
	datac => \SW[0]~input_o\,
	datad => \displ|s_addrCounters[2][2]~q\,
	combout => \displ|Mux43~0_combout\);

-- Location: LCCOMB_X79_Y18_N18
\displ|Mux43~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux43~1_combout\ = (\displ|Mux43~0_combout\) # ((\displ|s_addrCounters[1][0]~q\ & (\SW[0]~input_o\ & !\SW[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[1][0]~q\,
	datab => \SW[0]~input_o\,
	datac => \SW[1]~input_o\,
	datad => \displ|Mux43~0_combout\,
	combout => \displ|Mux43~1_combout\);

-- Location: LCCOMB_X79_Y18_N14
\displ|Mux45~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux45~0_combout\ = (\SW[1]~input_o\ & (!\SW[0]~input_o\ & \displ|s_addrCounters[2][0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[1]~input_o\,
	datac => \SW[0]~input_o\,
	datad => \displ|s_addrCounters[2][0]~q\,
	combout => \displ|Mux45~0_combout\);

-- Location: LCCOMB_X79_Y18_N24
\displ|Mux44~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux44~0_combout\ = (!\SW[0]~input_o\ & (\SW[1]~input_o\ & \displ|s_addrCounters[2][1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[0]~input_o\,
	datac => \SW[1]~input_o\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \displ|Mux44~0_combout\);

-- Location: LCCOMB_X79_Y18_N28
\displ|Mux122~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux122~0_combout\ = (\displ|Mux42~1_combout\ & (\displ|Mux45~0_combout\ & (\displ|Mux43~1_combout\ $ (\displ|Mux44~0_combout\)))) # (!\displ|Mux42~1_combout\ & (!\displ|Mux44~0_combout\ & (\displ|Mux43~1_combout\ $ (\displ|Mux45~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux42~1_combout\,
	datab => \displ|Mux43~1_combout\,
	datac => \displ|Mux45~0_combout\,
	datad => \displ|Mux44~0_combout\,
	combout => \displ|Mux122~0_combout\);

-- Location: LCCOMB_X80_Y15_N2
\displ|disp4[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|disp4[0]~0_combout\ = (\SW[2]~input_o\ & ((\displ|Decoder0~0_combout\) # ((\displ|Mux122~0_combout\)))) # (!\SW[2]~input_o\ & (((\displ|Mux80~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[2]~input_o\,
	datab => \displ|Decoder0~0_combout\,
	datac => \displ|Mux80~0_combout\,
	datad => \displ|Mux122~0_combout\,
	combout => \displ|disp4[0]~0_combout\);

-- Location: LCCOMB_X80_Y18_N26
\displ|Mux121~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux121~0_combout\ = (\displ|Mux42~1_combout\ & ((\displ|Mux45~0_combout\ & (\displ|Mux44~0_combout\)) # (!\displ|Mux45~0_combout\ & ((\displ|Mux43~1_combout\))))) # (!\displ|Mux42~1_combout\ & (\displ|Mux43~1_combout\ & (\displ|Mux44~0_combout\ $ 
-- (\displ|Mux45~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux42~1_combout\,
	datab => \displ|Mux44~0_combout\,
	datac => \displ|Mux43~1_combout\,
	datad => \displ|Mux45~0_combout\,
	combout => \displ|Mux121~0_combout\);

-- Location: LCCOMB_X80_Y15_N28
\displ|Mux79~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux79~0_combout\ = (\displ|Mux20~1_combout\ & ((\displ|Mux21~1_combout\ & (\displ|Mux18~1_combout\)) # (!\displ|Mux21~1_combout\ & ((\displ|Mux19~1_combout\))))) # (!\displ|Mux20~1_combout\ & (\displ|Mux19~1_combout\ & (\displ|Mux21~1_combout\ $ 
-- (\displ|Mux18~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux20~1_combout\,
	datab => \displ|Mux21~1_combout\,
	datac => \displ|Mux18~1_combout\,
	datad => \displ|Mux19~1_combout\,
	combout => \displ|Mux79~0_combout\);

-- Location: LCCOMB_X80_Y15_N26
\displ|disp4[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|disp4[1]~1_combout\ = (\SW[2]~input_o\ & ((\displ|Mux121~0_combout\) # ((\displ|Decoder0~0_combout\)))) # (!\SW[2]~input_o\ & (((\displ|Mux79~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux121~0_combout\,
	datab => \displ|Mux79~0_combout\,
	datac => \displ|Decoder0~0_combout\,
	datad => \SW[2]~input_o\,
	combout => \displ|disp4[1]~1_combout\);

-- Location: LCCOMB_X79_Y18_N6
\displ|Mux120~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux120~0_combout\ = (\displ|Mux42~1_combout\ & (\displ|Mux43~1_combout\ & ((\displ|Mux44~0_combout\) # (!\displ|Mux45~0_combout\)))) # (!\displ|Mux42~1_combout\ & (!\displ|Mux43~1_combout\ & (!\displ|Mux45~0_combout\ & \displ|Mux44~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux42~1_combout\,
	datab => \displ|Mux43~1_combout\,
	datac => \displ|Mux45~0_combout\,
	datad => \displ|Mux44~0_combout\,
	combout => \displ|Mux120~0_combout\);

-- Location: LCCOMB_X80_Y15_N24
\displ|Mux78~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux78~0_combout\ = (\displ|Mux18~1_combout\ & (\displ|Mux19~1_combout\ & ((\displ|Mux20~1_combout\) # (!\displ|Mux21~1_combout\)))) # (!\displ|Mux18~1_combout\ & (\displ|Mux20~1_combout\ & (!\displ|Mux21~1_combout\ & !\displ|Mux19~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux20~1_combout\,
	datab => \displ|Mux21~1_combout\,
	datac => \displ|Mux18~1_combout\,
	datad => \displ|Mux19~1_combout\,
	combout => \displ|Mux78~0_combout\);

-- Location: LCCOMB_X80_Y15_N6
\displ|disp4[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|disp4[2]~2_combout\ = (\SW[2]~input_o\ & ((\displ|Decoder0~0_combout\) # ((\displ|Mux120~0_combout\)))) # (!\SW[2]~input_o\ & (((\displ|Mux78~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[2]~input_o\,
	datab => \displ|Decoder0~0_combout\,
	datac => \displ|Mux120~0_combout\,
	datad => \displ|Mux78~0_combout\,
	combout => \displ|disp4[2]~2_combout\);

-- Location: LCCOMB_X79_Y18_N12
\displ|Mux119~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux119~0_combout\ = (\displ|Mux44~0_combout\ & ((\displ|Mux43~1_combout\ & ((\displ|Mux45~0_combout\))) # (!\displ|Mux43~1_combout\ & (\displ|Mux42~1_combout\ & !\displ|Mux45~0_combout\)))) # (!\displ|Mux44~0_combout\ & (!\displ|Mux42~1_combout\ & 
-- (\displ|Mux43~1_combout\ $ (\displ|Mux45~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux42~1_combout\,
	datab => \displ|Mux43~1_combout\,
	datac => \displ|Mux45~0_combout\,
	datad => \displ|Mux44~0_combout\,
	combout => \displ|Mux119~0_combout\);

-- Location: LCCOMB_X80_Y15_N20
\displ|Mux77~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux77~0_combout\ = (\displ|Mux20~1_combout\ & ((\displ|Mux21~1_combout\ & ((\displ|Mux19~1_combout\))) # (!\displ|Mux21~1_combout\ & (\displ|Mux18~1_combout\ & !\displ|Mux19~1_combout\)))) # (!\displ|Mux20~1_combout\ & (!\displ|Mux18~1_combout\ & 
-- (\displ|Mux21~1_combout\ $ (\displ|Mux19~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100100100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux20~1_combout\,
	datab => \displ|Mux21~1_combout\,
	datac => \displ|Mux18~1_combout\,
	datad => \displ|Mux19~1_combout\,
	combout => \displ|Mux77~0_combout\);

-- Location: LCCOMB_X80_Y15_N18
\displ|disp4[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|disp4[3]~3_combout\ = (\SW[2]~input_o\ & ((\displ|Decoder0~0_combout\) # ((\displ|Mux119~0_combout\)))) # (!\SW[2]~input_o\ & (((\displ|Mux77~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[2]~input_o\,
	datab => \displ|Decoder0~0_combout\,
	datac => \displ|Mux119~0_combout\,
	datad => \displ|Mux77~0_combout\,
	combout => \displ|disp4[3]~3_combout\);

-- Location: LCCOMB_X79_Y18_N2
\displ|Mux118~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux118~0_combout\ = (\displ|Mux44~0_combout\ & (!\displ|Mux42~1_combout\ & ((\displ|Mux45~0_combout\)))) # (!\displ|Mux44~0_combout\ & ((\displ|Mux43~1_combout\ & (!\displ|Mux42~1_combout\)) # (!\displ|Mux43~1_combout\ & 
-- ((\displ|Mux45~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux42~1_combout\,
	datab => \displ|Mux43~1_combout\,
	datac => \displ|Mux45~0_combout\,
	datad => \displ|Mux44~0_combout\,
	combout => \displ|Mux118~0_combout\);

-- Location: LCCOMB_X80_Y15_N16
\displ|Mux76~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux76~0_combout\ = (\displ|Mux20~1_combout\ & (\displ|Mux21~1_combout\ & (!\displ|Mux18~1_combout\))) # (!\displ|Mux20~1_combout\ & ((\displ|Mux19~1_combout\ & ((!\displ|Mux18~1_combout\))) # (!\displ|Mux19~1_combout\ & (\displ|Mux21~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110101001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux20~1_combout\,
	datab => \displ|Mux21~1_combout\,
	datac => \displ|Mux18~1_combout\,
	datad => \displ|Mux19~1_combout\,
	combout => \displ|Mux76~0_combout\);

-- Location: LCCOMB_X80_Y15_N10
\displ|disp4[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|disp4[4]~4_combout\ = (\SW[2]~input_o\ & ((\displ|Mux118~0_combout\) # ((\displ|Decoder0~0_combout\)))) # (!\SW[2]~input_o\ & (((\displ|Mux76~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux118~0_combout\,
	datab => \displ|Mux76~0_combout\,
	datac => \displ|Decoder0~0_combout\,
	datad => \SW[2]~input_o\,
	combout => \displ|disp4[4]~4_combout\);

-- Location: LCCOMB_X79_Y18_N16
\displ|Mux117~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux117~0_combout\ = (\displ|Mux43~1_combout\ & (\displ|Mux45~0_combout\ & (\displ|Mux42~1_combout\ $ (\displ|Mux44~0_combout\)))) # (!\displ|Mux43~1_combout\ & (!\displ|Mux42~1_combout\ & ((\displ|Mux45~0_combout\) # (\displ|Mux44~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux42~1_combout\,
	datab => \displ|Mux43~1_combout\,
	datac => \displ|Mux45~0_combout\,
	datad => \displ|Mux44~0_combout\,
	combout => \displ|Mux117~0_combout\);

-- Location: LCCOMB_X80_Y15_N4
\displ|Mux75~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux75~0_combout\ = (\displ|Mux20~1_combout\ & (!\displ|Mux18~1_combout\ & ((\displ|Mux21~1_combout\) # (!\displ|Mux19~1_combout\)))) # (!\displ|Mux20~1_combout\ & (\displ|Mux21~1_combout\ & (\displ|Mux18~1_combout\ $ (!\displ|Mux19~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux20~1_combout\,
	datab => \displ|Mux21~1_combout\,
	datac => \displ|Mux18~1_combout\,
	datad => \displ|Mux19~1_combout\,
	combout => \displ|Mux75~0_combout\);

-- Location: LCCOMB_X80_Y15_N14
\displ|disp4[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|disp4[5]~5_combout\ = (\SW[2]~input_o\ & ((\displ|Mux117~0_combout\) # ((\displ|Decoder0~0_combout\)))) # (!\SW[2]~input_o\ & (((\displ|Mux75~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux117~0_combout\,
	datab => \displ|Decoder0~0_combout\,
	datac => \displ|Mux75~0_combout\,
	datad => \SW[2]~input_o\,
	combout => \displ|disp4[5]~5_combout\);

-- Location: LCCOMB_X80_Y15_N12
\displ|Mux74~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux74~0_combout\ = (\displ|Mux21~1_combout\ & ((\displ|Mux18~1_combout\) # (\displ|Mux20~1_combout\ $ (\displ|Mux19~1_combout\)))) # (!\displ|Mux21~1_combout\ & ((\displ|Mux20~1_combout\) # (\displ|Mux18~1_combout\ $ (\displ|Mux19~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux20~1_combout\,
	datab => \displ|Mux21~1_combout\,
	datac => \displ|Mux18~1_combout\,
	datad => \displ|Mux19~1_combout\,
	combout => \displ|Mux74~0_combout\);

-- Location: LCCOMB_X79_Y18_N22
\displ|Mux116~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux116~0_combout\ = (\displ|Mux45~0_combout\ & ((\displ|Mux42~1_combout\) # (\displ|Mux43~1_combout\ $ (\displ|Mux44~0_combout\)))) # (!\displ|Mux45~0_combout\ & ((\displ|Mux44~0_combout\) # (\displ|Mux42~1_combout\ $ (\displ|Mux43~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux42~1_combout\,
	datab => \displ|Mux43~1_combout\,
	datac => \displ|Mux45~0_combout\,
	datad => \displ|Mux44~0_combout\,
	combout => \displ|Mux116~0_combout\);

-- Location: LCCOMB_X80_Y15_N30
\displ|disp4[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|disp4[6]~6_combout\ = (\SW[2]~input_o\ & (((!\displ|Decoder0~0_combout\ & !\displ|Mux116~0_combout\)))) # (!\SW[2]~input_o\ & (!\displ|Mux74~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux74~0_combout\,
	datab => \displ|Decoder0~0_combout\,
	datac => \displ|Mux116~0_combout\,
	datad => \SW[2]~input_o\,
	combout => \displ|disp4[6]~6_combout\);

-- Location: LCCOMB_X81_Y18_N2
\displ|Mux41~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux41~0_combout\ = (\SW[1]~input_o\ & ((\SW[0]~input_o\ & ((\displ|s_addrCounters[3][2]~q\))) # (!\SW[0]~input_o\ & (\displ|s_addrCounters[2][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][4]~q\,
	datab => \SW[1]~input_o\,
	datac => \SW[0]~input_o\,
	datad => \displ|s_addrCounters[3][2]~q\,
	combout => \displ|Mux41~0_combout\);

-- Location: LCCOMB_X81_Y18_N28
\displ|Mux41~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux41~1_combout\ = (\displ|Mux41~0_combout\) # ((\displ|s_addrCounters[1][2]~q\ & (\SW[0]~input_o\ & !\SW[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[1][2]~q\,
	datab => \SW[0]~input_o\,
	datac => \SW[1]~input_o\,
	datad => \displ|Mux41~0_combout\,
	combout => \displ|Mux41~1_combout\);

-- Location: LCCOMB_X81_Y18_N30
\displ|Mux115~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux115~0_combout\ = (\displ|Mux39~0_combout\ & (!\displ|Mux40~0_combout\ & (\displ|Mux41~1_combout\ $ (!\displ|Mux38~0_combout\)))) # (!\displ|Mux39~0_combout\ & (\displ|Mux41~1_combout\ & (\displ|Mux38~0_combout\ $ (!\displ|Mux40~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux41~1_combout\,
	datab => \displ|Mux39~0_combout\,
	datac => \displ|Mux38~0_combout\,
	datad => \displ|Mux40~0_combout\,
	combout => \displ|Mux115~0_combout\);

-- Location: LCCOMB_X69_Y26_N10
\regFile|DU_mem|s_memory~221feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~221feeder_combout\ = \alu|Mux8~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux8~3_combout\,
	combout => \regFile|DU_mem|s_memory~221feeder_combout\);

-- Location: FF_X69_Y26_N11
\regFile|DU_mem|s_memory~221\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~221feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~221_q\);

-- Location: FF_X61_Y29_N29
\regFile|DU_mem|s_memory~189\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux8~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~189_q\);

-- Location: LCCOMB_X75_Y28_N10
\regFile|DU_mem|s_memory~253feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~253feeder_combout\ = \alu|Mux8~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux8~3_combout\,
	combout => \regFile|DU_mem|s_memory~253feeder_combout\);

-- Location: FF_X75_Y28_N11
\regFile|DU_mem|s_memory~253\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~253feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~253_q\);

-- Location: LCCOMB_X61_Y29_N28
\regFile|DU_mem|s_memory~1534\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1534_combout\ = (\displ|s_addrCounters[2][0]~q\ & (\displ|s_addrCounters[2][1]~q\)) # (!\displ|s_addrCounters[2][0]~q\ & ((\displ|s_addrCounters[2][1]~q\ & ((\regFile|DU_mem|s_memory~253_q\))) # (!\displ|s_addrCounters[2][1]~q\ & 
-- (\regFile|DU_mem|s_memory~189_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \displ|s_addrCounters[2][1]~q\,
	datac => \regFile|DU_mem|s_memory~189_q\,
	datad => \regFile|DU_mem|s_memory~253_q\,
	combout => \regFile|DU_mem|s_memory~1534_combout\);

-- Location: FF_X69_Y26_N1
\regFile|DU_mem|s_memory~285\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux8~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~285_q\);

-- Location: LCCOMB_X69_Y26_N0
\regFile|DU_mem|s_memory~1535\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1535_combout\ = (\regFile|DU_mem|s_memory~1534_combout\ & (((\regFile|DU_mem|s_memory~285_q\) # (!\displ|s_addrCounters[2][0]~q\)))) # (!\regFile|DU_mem|s_memory~1534_combout\ & (\regFile|DU_mem|s_memory~221_q\ & 
-- ((\displ|s_addrCounters[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~221_q\,
	datab => \regFile|DU_mem|s_memory~1534_combout\,
	datac => \regFile|DU_mem|s_memory~285_q\,
	datad => \displ|s_addrCounters[2][0]~q\,
	combout => \regFile|DU_mem|s_memory~1535_combout\);

-- Location: LCCOMB_X69_Y28_N26
\regFile|DU_mem|s_memory~125feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~125feeder_combout\ = \alu|Mux8~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux8~3_combout\,
	combout => \regFile|DU_mem|s_memory~125feeder_combout\);

-- Location: FF_X69_Y28_N27
\regFile|DU_mem|s_memory~125\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~125feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~125_q\);

-- Location: FF_X61_Y30_N15
\regFile|DU_mem|s_memory~157\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux8~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~157_q\);

-- Location: FF_X62_Y30_N23
\regFile|DU_mem|s_memory~61\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux8~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~61_q\);

-- Location: LCCOMB_X61_Y30_N20
\regFile|DU_mem|s_memory~93feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~93feeder_combout\ = \alu|Mux8~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux8~3_combout\,
	combout => \regFile|DU_mem|s_memory~93feeder_combout\);

-- Location: FF_X61_Y30_N21
\regFile|DU_mem|s_memory~93\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~93feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~93_q\);

-- Location: LCCOMB_X62_Y30_N22
\regFile|DU_mem|s_memory~1536\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1536_combout\ = (\displ|s_addrCounters[2][1]~q\ & (\displ|s_addrCounters[2][0]~q\)) # (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~93_q\))) # (!\displ|s_addrCounters[2][0]~q\ & 
-- (\regFile|DU_mem|s_memory~61_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \regFile|DU_mem|s_memory~61_q\,
	datad => \regFile|DU_mem|s_memory~93_q\,
	combout => \regFile|DU_mem|s_memory~1536_combout\);

-- Location: LCCOMB_X61_Y30_N14
\regFile|DU_mem|s_memory~1537\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1537_combout\ = (\displ|s_addrCounters[2][1]~q\ & ((\regFile|DU_mem|s_memory~1536_combout\ & ((\regFile|DU_mem|s_memory~157_q\))) # (!\regFile|DU_mem|s_memory~1536_combout\ & (\regFile|DU_mem|s_memory~125_q\)))) # 
-- (!\displ|s_addrCounters[2][1]~q\ & (((\regFile|DU_mem|s_memory~1536_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \regFile|DU_mem|s_memory~125_q\,
	datac => \regFile|DU_mem|s_memory~157_q\,
	datad => \regFile|DU_mem|s_memory~1536_combout\,
	combout => \regFile|DU_mem|s_memory~1537_combout\);

-- Location: LCCOMB_X69_Y26_N30
\regFile|DU_mem|s_memory~1538\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1538_combout\ = (\displ|s_addrCounters[2][3]~q\ & (((\displ|s_addrCounters[2][2]~q\)))) # (!\displ|s_addrCounters[2][3]~q\ & ((\displ|s_addrCounters[2][2]~q\ & (\regFile|DU_mem|s_memory~1535_combout\)) # 
-- (!\displ|s_addrCounters[2][2]~q\ & ((\regFile|DU_mem|s_memory~1537_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \regFile|DU_mem|s_memory~1535_combout\,
	datac => \displ|s_addrCounters[2][2]~q\,
	datad => \regFile|DU_mem|s_memory~1537_combout\,
	combout => \regFile|DU_mem|s_memory~1538_combout\);

-- Location: FF_X65_Y30_N23
\regFile|DU_mem|s_memory~509\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux8~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~509_q\);

-- Location: FF_X65_Y28_N15
\regFile|DU_mem|s_memory~445\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux8~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~445_q\);

-- Location: LCCOMB_X65_Y28_N14
\regFile|DU_mem|s_memory~1539\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1539_combout\ = (\displ|s_addrCounters[2][0]~q\ & (((\displ|s_addrCounters[2][1]~q\)))) # (!\displ|s_addrCounters[2][0]~q\ & ((\displ|s_addrCounters[2][1]~q\ & (\regFile|DU_mem|s_memory~509_q\)) # (!\displ|s_addrCounters[2][1]~q\ 
-- & ((\regFile|DU_mem|s_memory~445_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \regFile|DU_mem|s_memory~509_q\,
	datac => \regFile|DU_mem|s_memory~445_q\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \regFile|DU_mem|s_memory~1539_combout\);

-- Location: FF_X69_Y27_N15
\regFile|DU_mem|s_memory~477\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux8~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~477_q\);

-- Location: FF_X65_Y30_N25
\regFile|DU_mem|s_memory~541\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \alu|Mux8~3_combout\,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~541_q\);

-- Location: LCCOMB_X69_Y27_N14
\regFile|DU_mem|s_memory~1540\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1540_combout\ = (\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~1539_combout\ & ((\regFile|DU_mem|s_memory~541_q\))) # (!\regFile|DU_mem|s_memory~1539_combout\ & (\regFile|DU_mem|s_memory~477_q\)))) # 
-- (!\displ|s_addrCounters[2][0]~q\ & (\regFile|DU_mem|s_memory~1539_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \regFile|DU_mem|s_memory~1539_combout\,
	datac => \regFile|DU_mem|s_memory~477_q\,
	datad => \regFile|DU_mem|s_memory~541_q\,
	combout => \regFile|DU_mem|s_memory~1540_combout\);

-- Location: LCCOMB_X72_Y29_N16
\regFile|DU_mem|s_memory~381feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~381feeder_combout\ = \alu|Mux8~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux8~3_combout\,
	combout => \regFile|DU_mem|s_memory~381feeder_combout\);

-- Location: FF_X72_Y29_N17
\regFile|DU_mem|s_memory~381\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~381feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~381_q\);

-- Location: FF_X74_Y29_N3
\regFile|DU_mem|s_memory~413\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux8~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~413_q\);

-- Location: LCCOMB_X72_Y29_N18
\regFile|DU_mem|s_memory~349feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~349feeder_combout\ = \alu|Mux8~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux8~3_combout\,
	combout => \regFile|DU_mem|s_memory~349feeder_combout\);

-- Location: FF_X72_Y29_N19
\regFile|DU_mem|s_memory~349\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~349feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~349_q\);

-- Location: FF_X74_Y29_N17
\regFile|DU_mem|s_memory~317\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux8~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~317_q\);

-- Location: LCCOMB_X74_Y29_N16
\regFile|DU_mem|s_memory~1532\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1532_combout\ = (\displ|s_addrCounters[2][1]~q\ & (((\displ|s_addrCounters[2][0]~q\)))) # (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & (\regFile|DU_mem|s_memory~349_q\)) # (!\displ|s_addrCounters[2][0]~q\ 
-- & ((\regFile|DU_mem|s_memory~317_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~349_q\,
	datab => \displ|s_addrCounters[2][1]~q\,
	datac => \regFile|DU_mem|s_memory~317_q\,
	datad => \displ|s_addrCounters[2][0]~q\,
	combout => \regFile|DU_mem|s_memory~1532_combout\);

-- Location: LCCOMB_X74_Y29_N2
\regFile|DU_mem|s_memory~1533\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1533_combout\ = (\displ|s_addrCounters[2][1]~q\ & ((\regFile|DU_mem|s_memory~1532_combout\ & ((\regFile|DU_mem|s_memory~413_q\))) # (!\regFile|DU_mem|s_memory~1532_combout\ & (\regFile|DU_mem|s_memory~381_q\)))) # 
-- (!\displ|s_addrCounters[2][1]~q\ & (((\regFile|DU_mem|s_memory~1532_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~381_q\,
	datab => \displ|s_addrCounters[2][1]~q\,
	datac => \regFile|DU_mem|s_memory~413_q\,
	datad => \regFile|DU_mem|s_memory~1532_combout\,
	combout => \regFile|DU_mem|s_memory~1533_combout\);

-- Location: LCCOMB_X73_Y26_N2
\regFile|DU_mem|s_memory~1541\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1541_combout\ = (\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~1538_combout\ & (\regFile|DU_mem|s_memory~1540_combout\)) # (!\regFile|DU_mem|s_memory~1538_combout\ & ((\regFile|DU_mem|s_memory~1533_combout\))))) # 
-- (!\displ|s_addrCounters[2][3]~q\ & (\regFile|DU_mem|s_memory~1538_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \regFile|DU_mem|s_memory~1538_combout\,
	datac => \regFile|DU_mem|s_memory~1540_combout\,
	datad => \regFile|DU_mem|s_memory~1533_combout\,
	combout => \regFile|DU_mem|s_memory~1541_combout\);

-- Location: FF_X68_Y25_N1
\regFile|DU_mem|s_memory~669\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux8~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1561_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~669_q\);

-- Location: LCCOMB_X68_Y25_N10
\regFile|DU_mem|s_memory~797feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~797feeder_combout\ = \alu|Mux8~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux8~3_combout\,
	combout => \regFile|DU_mem|s_memory~797feeder_combout\);

-- Location: FF_X68_Y25_N11
\regFile|DU_mem|s_memory~797\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~797feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1559_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~797_q\);

-- Location: LCCOMB_X68_Y25_N0
\regFile|DU_mem|s_memory~1529\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1529_combout\ = (\displ|s_addrCounters[2][3]~q\ & (\displ|s_addrCounters[2][2]~q\)) # (!\displ|s_addrCounters[2][3]~q\ & ((\displ|s_addrCounters[2][2]~q\ & ((\regFile|DU_mem|s_memory~797_q\))) # (!\displ|s_addrCounters[2][2]~q\ & 
-- (\regFile|DU_mem|s_memory~669_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \displ|s_addrCounters[2][2]~q\,
	datac => \regFile|DU_mem|s_memory~669_q\,
	datad => \regFile|DU_mem|s_memory~797_q\,
	combout => \regFile|DU_mem|s_memory~1529_combout\);

-- Location: FF_X73_Y26_N7
\regFile|DU_mem|s_memory~1053\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux8~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1562_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~1053_q\);

-- Location: LCCOMB_X73_Y26_N16
\regFile|DU_mem|s_memory~925feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~925feeder_combout\ = \alu|Mux8~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux8~3_combout\,
	combout => \regFile|DU_mem|s_memory~925feeder_combout\);

-- Location: FF_X73_Y26_N17
\regFile|DU_mem|s_memory~925\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~925feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1560_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~925_q\);

-- Location: LCCOMB_X73_Y26_N6
\regFile|DU_mem|s_memory~1530\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1530_combout\ = (\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~1529_combout\ & (\regFile|DU_mem|s_memory~1053_q\)) # (!\regFile|DU_mem|s_memory~1529_combout\ & ((\regFile|DU_mem|s_memory~925_q\))))) # 
-- (!\displ|s_addrCounters[2][3]~q\ & (\regFile|DU_mem|s_memory~1529_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \regFile|DU_mem|s_memory~1529_combout\,
	datac => \regFile|DU_mem|s_memory~1053_q\,
	datad => \regFile|DU_mem|s_memory~925_q\,
	combout => \regFile|DU_mem|s_memory~1530_combout\);

-- Location: FF_X73_Y27_N1
\regFile|DU_mem|s_memory~573\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux8~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1557_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~573_q\);

-- Location: LCCOMB_X73_Y27_N2
\regFile|DU_mem|s_memory~829feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~829feeder_combout\ = \alu|Mux8~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux8~3_combout\,
	combout => \regFile|DU_mem|s_memory~829feeder_combout\);

-- Location: FF_X73_Y27_N3
\regFile|DU_mem|s_memory~829\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~829feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1554_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~829_q\);

-- Location: LCCOMB_X73_Y27_N0
\regFile|DU_mem|s_memory~1526\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1526_combout\ = (\displ|s_addrCounters[2][3]~q\ & ((\displ|s_addrCounters[2][2]~q\) # ((\regFile|DU_mem|s_memory~829_q\)))) # (!\displ|s_addrCounters[2][3]~q\ & (!\displ|s_addrCounters[2][2]~q\ & 
-- (\regFile|DU_mem|s_memory~573_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \displ|s_addrCounters[2][2]~q\,
	datac => \regFile|DU_mem|s_memory~573_q\,
	datad => \regFile|DU_mem|s_memory~829_q\,
	combout => \regFile|DU_mem|s_memory~1526_combout\);

-- Location: FF_X73_Y28_N13
\regFile|DU_mem|s_memory~957\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux8~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1558_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~957_q\);

-- Location: LCCOMB_X73_Y28_N18
\regFile|DU_mem|s_memory~701feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~701feeder_combout\ = \alu|Mux8~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux8~3_combout\,
	combout => \regFile|DU_mem|s_memory~701feeder_combout\);

-- Location: FF_X73_Y28_N19
\regFile|DU_mem|s_memory~701\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~701feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1555_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~701_q\);

-- Location: LCCOMB_X73_Y28_N12
\regFile|DU_mem|s_memory~1527\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1527_combout\ = (\displ|s_addrCounters[2][2]~q\ & ((\regFile|DU_mem|s_memory~1526_combout\ & (\regFile|DU_mem|s_memory~957_q\)) # (!\regFile|DU_mem|s_memory~1526_combout\ & ((\regFile|DU_mem|s_memory~701_q\))))) # 
-- (!\displ|s_addrCounters[2][2]~q\ & (\regFile|DU_mem|s_memory~1526_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \regFile|DU_mem|s_memory~1526_combout\,
	datac => \regFile|DU_mem|s_memory~957_q\,
	datad => \regFile|DU_mem|s_memory~701_q\,
	combout => \regFile|DU_mem|s_memory~1527_combout\);

-- Location: FF_X72_Y27_N23
\regFile|DU_mem|s_memory~605\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux8~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1546_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~605_q\);

-- Location: LCCOMB_X72_Y27_N16
\regFile|DU_mem|s_memory~733feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~733feeder_combout\ = \alu|Mux8~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux8~3_combout\,
	combout => \regFile|DU_mem|s_memory~733feeder_combout\);

-- Location: FF_X72_Y27_N17
\regFile|DU_mem|s_memory~733\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~733feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1543_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~733_q\);

-- Location: LCCOMB_X72_Y27_N22
\regFile|DU_mem|s_memory~1524\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1524_combout\ = (\displ|s_addrCounters[2][3]~q\ & (\displ|s_addrCounters[2][2]~q\)) # (!\displ|s_addrCounters[2][3]~q\ & ((\displ|s_addrCounters[2][2]~q\ & ((\regFile|DU_mem|s_memory~733_q\))) # (!\displ|s_addrCounters[2][2]~q\ & 
-- (\regFile|DU_mem|s_memory~605_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \displ|s_addrCounters[2][2]~q\,
	datac => \regFile|DU_mem|s_memory~605_q\,
	datad => \regFile|DU_mem|s_memory~733_q\,
	combout => \regFile|DU_mem|s_memory~1524_combout\);

-- Location: LCCOMB_X68_Y27_N24
\regFile|DU_mem|s_memory~861feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~861feeder_combout\ = \alu|Mux8~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux8~3_combout\,
	combout => \regFile|DU_mem|s_memory~861feeder_combout\);

-- Location: FF_X68_Y27_N25
\regFile|DU_mem|s_memory~861\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~861feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1544_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~861_q\);

-- Location: FF_X68_Y27_N7
\regFile|DU_mem|s_memory~989\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux8~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1548_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~989_q\);

-- Location: LCCOMB_X68_Y27_N6
\regFile|DU_mem|s_memory~1525\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1525_combout\ = (\regFile|DU_mem|s_memory~1524_combout\ & (((\regFile|DU_mem|s_memory~989_q\) # (!\displ|s_addrCounters[2][3]~q\)))) # (!\regFile|DU_mem|s_memory~1524_combout\ & (\regFile|DU_mem|s_memory~861_q\ & 
-- ((\displ|s_addrCounters[2][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1524_combout\,
	datab => \regFile|DU_mem|s_memory~861_q\,
	datac => \regFile|DU_mem|s_memory~989_q\,
	datad => \displ|s_addrCounters[2][3]~q\,
	combout => \regFile|DU_mem|s_memory~1525_combout\);

-- Location: LCCOMB_X69_Y24_N4
\regFile|DU_mem|s_memory~1528\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1528_combout\ = (\displ|s_addrCounters[2][1]~q\ & (\displ|s_addrCounters[2][0]~q\)) # (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~1525_combout\))) # 
-- (!\displ|s_addrCounters[2][0]~q\ & (\regFile|DU_mem|s_memory~1527_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \regFile|DU_mem|s_memory~1527_combout\,
	datad => \regFile|DU_mem|s_memory~1525_combout\,
	combout => \regFile|DU_mem|s_memory~1528_combout\);

-- Location: LCCOMB_X69_Y25_N22
\regFile|DU_mem|s_memory~893feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~893feeder_combout\ = \alu|Mux8~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux8~3_combout\,
	combout => \regFile|DU_mem|s_memory~893feeder_combout\);

-- Location: FF_X69_Y25_N23
\regFile|DU_mem|s_memory~893\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~893feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1549_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~893_q\);

-- Location: FF_X69_Y25_N17
\regFile|DU_mem|s_memory~637\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux8~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1551_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~637_q\);

-- Location: LCCOMB_X69_Y25_N16
\regFile|DU_mem|s_memory~1522\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1522_combout\ = (\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~893_q\) # ((\displ|s_addrCounters[2][2]~q\)))) # (!\displ|s_addrCounters[2][3]~q\ & (((\regFile|DU_mem|s_memory~637_q\ & 
-- !\displ|s_addrCounters[2][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~893_q\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \regFile|DU_mem|s_memory~637_q\,
	datad => \displ|s_addrCounters[2][2]~q\,
	combout => \regFile|DU_mem|s_memory~1522_combout\);

-- Location: LCCOMB_X69_Y24_N16
\regFile|DU_mem|s_memory~765feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~765feeder_combout\ = \alu|Mux8~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux8~3_combout\,
	combout => \regFile|DU_mem|s_memory~765feeder_combout\);

-- Location: FF_X69_Y24_N17
\regFile|DU_mem|s_memory~765\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~765feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1550_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~765_q\);

-- Location: FF_X69_Y24_N7
\regFile|DU_mem|s_memory~1021\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux8~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1553_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~1021_q\);

-- Location: LCCOMB_X69_Y24_N6
\regFile|DU_mem|s_memory~1523\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1523_combout\ = (\regFile|DU_mem|s_memory~1522_combout\ & (((\regFile|DU_mem|s_memory~1021_q\) # (!\displ|s_addrCounters[2][2]~q\)))) # (!\regFile|DU_mem|s_memory~1522_combout\ & (\regFile|DU_mem|s_memory~765_q\ & 
-- ((\displ|s_addrCounters[2][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1522_combout\,
	datab => \regFile|DU_mem|s_memory~765_q\,
	datac => \regFile|DU_mem|s_memory~1021_q\,
	datad => \displ|s_addrCounters[2][2]~q\,
	combout => \regFile|DU_mem|s_memory~1523_combout\);

-- Location: LCCOMB_X73_Y26_N8
\regFile|DU_mem|s_memory~1531\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1531_combout\ = (\regFile|DU_mem|s_memory~1528_combout\ & ((\regFile|DU_mem|s_memory~1530_combout\) # ((!\displ|s_addrCounters[2][1]~q\)))) # (!\regFile|DU_mem|s_memory~1528_combout\ & (((\displ|s_addrCounters[2][1]~q\ & 
-- \regFile|DU_mem|s_memory~1523_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1530_combout\,
	datab => \regFile|DU_mem|s_memory~1528_combout\,
	datac => \displ|s_addrCounters[2][1]~q\,
	datad => \regFile|DU_mem|s_memory~1523_combout\,
	combout => \regFile|DU_mem|s_memory~1531_combout\);

-- Location: LCCOMB_X73_Y26_N28
\regFile|DU_mem|readData[23]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|readData[23]~86_combout\ = (\displ|s_addrCounters[2][4]~q\ & (((\regFile|DU_mem|s_memory~1531_combout\)))) # (!\displ|s_addrCounters[2][4]~q\ & (\regFile|DU_mem|s_memory~1541_combout\ & ((!\regFile|DU_mem|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][4]~q\,
	datab => \regFile|DU_mem|s_memory~1541_combout\,
	datac => \regFile|DU_mem|s_memory~1531_combout\,
	datad => \regFile|DU_mem|Equal0~0_combout\,
	combout => \regFile|DU_mem|readData[23]~86_combout\);

-- Location: LCCOMB_X68_Y32_N6
\pcUp|s_pc[20]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \pcUp|s_pc[20]~66_combout\ = (\pcUp|s_pc\(20) & (\pcUp|s_pc[19]~65\ $ (GND))) # (!\pcUp|s_pc\(20) & (!\pcUp|s_pc[19]~65\ & VCC))
-- \pcUp|s_pc[20]~67\ = CARRY((\pcUp|s_pc\(20) & !\pcUp|s_pc[19]~65\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pcUp|s_pc\(20),
	datad => VCC,
	cin => \pcUp|s_pc[19]~65\,
	combout => \pcUp|s_pc[20]~66_combout\,
	cout => \pcUp|s_pc[20]~67\);

-- Location: FF_X68_Y32_N7
\pcUp|s_pc[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \pcUp|s_pc[20]~66_combout\,
	sclr => \ALT_INV_KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcUp|s_pc\(20));

-- Location: LCCOMB_X68_Y32_N8
\pcUp|s_pc[21]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \pcUp|s_pc[21]~68_combout\ = (\pcUp|s_pc\(21) & (!\pcUp|s_pc[20]~67\)) # (!\pcUp|s_pc\(21) & ((\pcUp|s_pc[20]~67\) # (GND)))
-- \pcUp|s_pc[21]~69\ = CARRY((!\pcUp|s_pc[20]~67\) # (!\pcUp|s_pc\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pcUp|s_pc\(21),
	datad => VCC,
	cin => \pcUp|s_pc[20]~67\,
	combout => \pcUp|s_pc[21]~68_combout\,
	cout => \pcUp|s_pc[21]~69\);

-- Location: FF_X68_Y32_N9
\pcUp|s_pc[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \pcUp|s_pc[21]~68_combout\,
	sclr => \ALT_INV_KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcUp|s_pc\(21));

-- Location: LCCOMB_X68_Y32_N10
\pcUp|s_pc[22]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \pcUp|s_pc[22]~70_combout\ = (\pcUp|s_pc\(22) & (\pcUp|s_pc[21]~69\ $ (GND))) # (!\pcUp|s_pc\(22) & (!\pcUp|s_pc[21]~69\ & VCC))
-- \pcUp|s_pc[22]~71\ = CARRY((\pcUp|s_pc\(22) & !\pcUp|s_pc[21]~69\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pcUp|s_pc\(22),
	datad => VCC,
	cin => \pcUp|s_pc[21]~69\,
	combout => \pcUp|s_pc[22]~70_combout\,
	cout => \pcUp|s_pc[22]~71\);

-- Location: FF_X68_Y32_N11
\pcUp|s_pc[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \pcUp|s_pc[22]~70_combout\,
	sclr => \ALT_INV_KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcUp|s_pc\(22));

-- Location: LCCOMB_X68_Y32_N12
\pcUp|s_pc[23]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \pcUp|s_pc[23]~72_combout\ = (\pcUp|s_pc\(23) & (!\pcUp|s_pc[22]~71\)) # (!\pcUp|s_pc\(23) & ((\pcUp|s_pc[22]~71\) # (GND)))
-- \pcUp|s_pc[23]~73\ = CARRY((!\pcUp|s_pc[22]~71\) # (!\pcUp|s_pc\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pcUp|s_pc\(23),
	datad => VCC,
	cin => \pcUp|s_pc[22]~71\,
	combout => \pcUp|s_pc[23]~72_combout\,
	cout => \pcUp|s_pc[23]~73\);

-- Location: FF_X68_Y32_N13
\pcUp|s_pc[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \pcUp|s_pc[23]~72_combout\,
	sclr => \ALT_INV_KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcUp|s_pc\(23));

-- Location: LCCOMB_X77_Y22_N28
\intMem|Mux29~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \intMem|Mux29~1_combout\ = (!\displ|s_addrCounters[1][1]~q\ & (\intMem|Mux28~0_combout\ & (\displ|s_addrCounters[1][0]~q\ & \displ|s_addrCounters[1][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[1][1]~q\,
	datab => \intMem|Mux28~0_combout\,
	datac => \displ|s_addrCounters[1][0]~q\,
	datad => \displ|s_addrCounters[1][3]~q\,
	combout => \intMem|Mux29~1_combout\);

-- Location: LCCOMB_X74_Y25_N4
\displ|Mux14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux14~0_combout\ = (\SW[1]~input_o\ & (((\SW[0]~input_o\)))) # (!\SW[1]~input_o\ & ((\SW[0]~input_o\ & ((\intMem|Mux29~1_combout\))) # (!\SW[0]~input_o\ & (\pcUp|s_pc\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcUp|s_pc\(23),
	datab => \SW[1]~input_o\,
	datac => \intMem|Mux29~1_combout\,
	datad => \SW[0]~input_o\,
	combout => \displ|Mux14~0_combout\);

-- Location: LCCOMB_X74_Y25_N30
\displ|Mux14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux14~1_combout\ = (\SW[1]~input_o\ & ((\displ|Mux14~0_combout\ & ((\alu|Mux8~3_combout\))) # (!\displ|Mux14~0_combout\ & (\regFile|DU_mem|readData[23]~86_combout\)))) # (!\SW[1]~input_o\ & (((\displ|Mux14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|readData[23]~86_combout\,
	datab => \SW[1]~input_o\,
	datac => \displ|Mux14~0_combout\,
	datad => \alu|Mux8~3_combout\,
	combout => \displ|Mux14~1_combout\);

-- Location: LCCOMB_X75_Y31_N0
\regFile|DU_mem|s_memory~250feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~250feeder_combout\ = \alu|Mux11~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux11~7_combout\,
	combout => \regFile|DU_mem|s_memory~250feeder_combout\);

-- Location: FF_X75_Y31_N1
\regFile|DU_mem|s_memory~250\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~250feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~250_q\);

-- Location: FF_X75_Y31_N3
\regFile|DU_mem|s_memory~282\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux11~7_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~282_q\);

-- Location: FF_X73_Y31_N31
\regFile|DU_mem|s_memory~186\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux11~7_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~186_q\);

-- Location: LCCOMB_X73_Y31_N12
\regFile|DU_mem|s_memory~218feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~218feeder_combout\ = \alu|Mux11~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux11~7_combout\,
	combout => \regFile|DU_mem|s_memory~218feeder_combout\);

-- Location: FF_X73_Y31_N13
\regFile|DU_mem|s_memory~218\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~218feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~218_q\);

-- Location: LCCOMB_X73_Y31_N30
\regFile|DU_mem|s_memory~1472\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1472_combout\ = (\displ|s_addrCounters[2][1]~q\ & (\displ|s_addrCounters[2][0]~q\)) # (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~218_q\))) # (!\displ|s_addrCounters[2][0]~q\ & 
-- (\regFile|DU_mem|s_memory~186_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \regFile|DU_mem|s_memory~186_q\,
	datad => \regFile|DU_mem|s_memory~218_q\,
	combout => \regFile|DU_mem|s_memory~1472_combout\);

-- Location: LCCOMB_X75_Y31_N2
\regFile|DU_mem|s_memory~1473\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1473_combout\ = (\displ|s_addrCounters[2][1]~q\ & ((\regFile|DU_mem|s_memory~1472_combout\ & ((\regFile|DU_mem|s_memory~282_q\))) # (!\regFile|DU_mem|s_memory~1472_combout\ & (\regFile|DU_mem|s_memory~250_q\)))) # 
-- (!\displ|s_addrCounters[2][1]~q\ & (((\regFile|DU_mem|s_memory~1472_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \regFile|DU_mem|s_memory~250_q\,
	datac => \regFile|DU_mem|s_memory~282_q\,
	datad => \regFile|DU_mem|s_memory~1472_combout\,
	combout => \regFile|DU_mem|s_memory~1473_combout\);

-- Location: LCCOMB_X60_Y28_N20
\regFile|DU_mem|s_memory~474feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~474feeder_combout\ = \alu|Mux11~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux11~7_combout\,
	combout => \regFile|DU_mem|s_memory~474feeder_combout\);

-- Location: FF_X60_Y28_N21
\regFile|DU_mem|s_memory~474\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~474feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~474_q\);

-- Location: FF_X60_Y28_N11
\regFile|DU_mem|s_memory~442\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux11~7_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~442_q\);

-- Location: LCCOMB_X60_Y28_N10
\regFile|DU_mem|s_memory~1479\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1479_combout\ = (\displ|s_addrCounters[2][1]~q\ & (((\displ|s_addrCounters[2][0]~q\)))) # (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & (\regFile|DU_mem|s_memory~474_q\)) # (!\displ|s_addrCounters[2][0]~q\ 
-- & ((\regFile|DU_mem|s_memory~442_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \regFile|DU_mem|s_memory~474_q\,
	datac => \regFile|DU_mem|s_memory~442_q\,
	datad => \displ|s_addrCounters[2][0]~q\,
	combout => \regFile|DU_mem|s_memory~1479_combout\);

-- Location: FF_X62_Y32_N27
\regFile|DU_mem|s_memory~506\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux11~7_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~506_q\);

-- Location: FF_X62_Y32_N1
\regFile|DU_mem|s_memory~538\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \alu|Mux11~7_combout\,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~538_q\);

-- Location: LCCOMB_X62_Y32_N26
\regFile|DU_mem|s_memory~1480\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1480_combout\ = (\displ|s_addrCounters[2][1]~q\ & ((\regFile|DU_mem|s_memory~1479_combout\ & ((\regFile|DU_mem|s_memory~538_q\))) # (!\regFile|DU_mem|s_memory~1479_combout\ & (\regFile|DU_mem|s_memory~506_q\)))) # 
-- (!\displ|s_addrCounters[2][1]~q\ & (\regFile|DU_mem|s_memory~1479_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \regFile|DU_mem|s_memory~1479_combout\,
	datac => \regFile|DU_mem|s_memory~506_q\,
	datad => \regFile|DU_mem|s_memory~538_q\,
	combout => \regFile|DU_mem|s_memory~1480_combout\);

-- Location: LCCOMB_X60_Y32_N28
\regFile|DU_mem|s_memory~378feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~378feeder_combout\ = \alu|Mux11~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux11~7_combout\,
	combout => \regFile|DU_mem|s_memory~378feeder_combout\);

-- Location: FF_X60_Y32_N29
\regFile|DU_mem|s_memory~378\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~378feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~378_q\);

-- Location: FF_X60_Y32_N27
\regFile|DU_mem|s_memory~314\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux11~7_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~314_q\);

-- Location: LCCOMB_X60_Y32_N26
\regFile|DU_mem|s_memory~1474\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1474_combout\ = (\displ|s_addrCounters[2][1]~q\ & ((\regFile|DU_mem|s_memory~378_q\) # ((\displ|s_addrCounters[2][0]~q\)))) # (!\displ|s_addrCounters[2][1]~q\ & (((\regFile|DU_mem|s_memory~314_q\ & 
-- !\displ|s_addrCounters[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \regFile|DU_mem|s_memory~378_q\,
	datac => \regFile|DU_mem|s_memory~314_q\,
	datad => \displ|s_addrCounters[2][0]~q\,
	combout => \regFile|DU_mem|s_memory~1474_combout\);

-- Location: FF_X60_Y34_N23
\regFile|DU_mem|s_memory~410\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux11~7_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~410_q\);

-- Location: LCCOMB_X60_Y34_N24
\regFile|DU_mem|s_memory~346feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~346feeder_combout\ = \alu|Mux11~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux11~7_combout\,
	combout => \regFile|DU_mem|s_memory~346feeder_combout\);

-- Location: FF_X60_Y34_N25
\regFile|DU_mem|s_memory~346\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~346feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~346_q\);

-- Location: LCCOMB_X60_Y34_N22
\regFile|DU_mem|s_memory~1475\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1475_combout\ = (\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~1474_combout\ & (\regFile|DU_mem|s_memory~410_q\)) # (!\regFile|DU_mem|s_memory~1474_combout\ & ((\regFile|DU_mem|s_memory~346_q\))))) # 
-- (!\displ|s_addrCounters[2][0]~q\ & (\regFile|DU_mem|s_memory~1474_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \regFile|DU_mem|s_memory~1474_combout\,
	datac => \regFile|DU_mem|s_memory~410_q\,
	datad => \regFile|DU_mem|s_memory~346_q\,
	combout => \regFile|DU_mem|s_memory~1475_combout\);

-- Location: LCCOMB_X61_Y30_N28
\regFile|DU_mem|s_memory~90feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~90feeder_combout\ = \alu|Mux11~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux11~7_combout\,
	combout => \regFile|DU_mem|s_memory~90feeder_combout\);

-- Location: FF_X61_Y30_N29
\regFile|DU_mem|s_memory~90\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~90feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~90_q\);

-- Location: FF_X61_Y30_N23
\regFile|DU_mem|s_memory~154\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux11~7_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~154_q\);

-- Location: LCCOMB_X59_Y31_N8
\regFile|DU_mem|s_memory~122feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~122feeder_combout\ = \alu|Mux11~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux11~7_combout\,
	combout => \regFile|DU_mem|s_memory~122feeder_combout\);

-- Location: FF_X59_Y31_N9
\regFile|DU_mem|s_memory~122\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~122feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~122_q\);

-- Location: FF_X59_Y31_N11
\regFile|DU_mem|s_memory~58\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux11~7_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~58_q\);

-- Location: LCCOMB_X59_Y31_N10
\regFile|DU_mem|s_memory~1476\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1476_combout\ = (\displ|s_addrCounters[2][0]~q\ & (((\displ|s_addrCounters[2][1]~q\)))) # (!\displ|s_addrCounters[2][0]~q\ & ((\displ|s_addrCounters[2][1]~q\ & (\regFile|DU_mem|s_memory~122_q\)) # (!\displ|s_addrCounters[2][1]~q\ 
-- & ((\regFile|DU_mem|s_memory~58_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \regFile|DU_mem|s_memory~122_q\,
	datac => \regFile|DU_mem|s_memory~58_q\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \regFile|DU_mem|s_memory~1476_combout\);

-- Location: LCCOMB_X61_Y30_N22
\regFile|DU_mem|s_memory~1477\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1477_combout\ = (\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~1476_combout\ & ((\regFile|DU_mem|s_memory~154_q\))) # (!\regFile|DU_mem|s_memory~1476_combout\ & (\regFile|DU_mem|s_memory~90_q\)))) # 
-- (!\displ|s_addrCounters[2][0]~q\ & (((\regFile|DU_mem|s_memory~1476_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \regFile|DU_mem|s_memory~90_q\,
	datac => \regFile|DU_mem|s_memory~154_q\,
	datad => \regFile|DU_mem|s_memory~1476_combout\,
	combout => \regFile|DU_mem|s_memory~1477_combout\);

-- Location: LCCOMB_X59_Y30_N18
\regFile|DU_mem|s_memory~1478\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1478_combout\ = (\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~1475_combout\) # ((\displ|s_addrCounters[2][2]~q\)))) # (!\displ|s_addrCounters[2][3]~q\ & (((!\displ|s_addrCounters[2][2]~q\ & 
-- \regFile|DU_mem|s_memory~1477_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \regFile|DU_mem|s_memory~1475_combout\,
	datac => \displ|s_addrCounters[2][2]~q\,
	datad => \regFile|DU_mem|s_memory~1477_combout\,
	combout => \regFile|DU_mem|s_memory~1478_combout\);

-- Location: LCCOMB_X59_Y30_N24
\regFile|DU_mem|s_memory~1481\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1481_combout\ = (\displ|s_addrCounters[2][2]~q\ & ((\regFile|DU_mem|s_memory~1478_combout\ & ((\regFile|DU_mem|s_memory~1480_combout\))) # (!\regFile|DU_mem|s_memory~1478_combout\ & (\regFile|DU_mem|s_memory~1473_combout\)))) # 
-- (!\displ|s_addrCounters[2][2]~q\ & (((\regFile|DU_mem|s_memory~1478_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1473_combout\,
	datab => \regFile|DU_mem|s_memory~1480_combout\,
	datac => \displ|s_addrCounters[2][2]~q\,
	datad => \regFile|DU_mem|s_memory~1478_combout\,
	combout => \regFile|DU_mem|s_memory~1481_combout\);

-- Location: FF_X61_Y27_N21
\regFile|DU_mem|s_memory~602\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux11~7_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1546_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~602_q\);

-- Location: LCCOMB_X61_Y27_N10
\regFile|DU_mem|s_memory~858feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~858feeder_combout\ = \alu|Mux11~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux11~7_combout\,
	combout => \regFile|DU_mem|s_memory~858feeder_combout\);

-- Location: FF_X61_Y27_N11
\regFile|DU_mem|s_memory~858\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~858feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1544_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~858_q\);

-- Location: LCCOMB_X61_Y27_N20
\regFile|DU_mem|s_memory~1462\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1462_combout\ = (\displ|s_addrCounters[2][2]~q\ & (\displ|s_addrCounters[2][3]~q\)) # (!\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~858_q\))) # (!\displ|s_addrCounters[2][3]~q\ & 
-- (\regFile|DU_mem|s_memory~602_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \regFile|DU_mem|s_memory~602_q\,
	datad => \regFile|DU_mem|s_memory~858_q\,
	combout => \regFile|DU_mem|s_memory~1462_combout\);

-- Location: FF_X59_Y26_N7
\regFile|DU_mem|s_memory~986\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux11~7_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1548_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~986_q\);

-- Location: LCCOMB_X59_Y26_N28
\regFile|DU_mem|s_memory~730feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~730feeder_combout\ = \alu|Mux11~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux11~7_combout\,
	combout => \regFile|DU_mem|s_memory~730feeder_combout\);

-- Location: FF_X59_Y26_N29
\regFile|DU_mem|s_memory~730\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~730feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1543_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~730_q\);

-- Location: LCCOMB_X59_Y26_N6
\regFile|DU_mem|s_memory~1463\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1463_combout\ = (\regFile|DU_mem|s_memory~1462_combout\ & (((\regFile|DU_mem|s_memory~986_q\)) # (!\displ|s_addrCounters[2][2]~q\))) # (!\regFile|DU_mem|s_memory~1462_combout\ & (\displ|s_addrCounters[2][2]~q\ & 
-- ((\regFile|DU_mem|s_memory~730_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1462_combout\,
	datab => \displ|s_addrCounters[2][2]~q\,
	datac => \regFile|DU_mem|s_memory~986_q\,
	datad => \regFile|DU_mem|s_memory~730_q\,
	combout => \regFile|DU_mem|s_memory~1463_combout\);

-- Location: LCCOMB_X73_Y32_N26
\regFile|DU_mem|s_memory~698feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~698feeder_combout\ = \alu|Mux11~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux11~7_combout\,
	combout => \regFile|DU_mem|s_memory~698feeder_combout\);

-- Location: FF_X73_Y32_N27
\regFile|DU_mem|s_memory~698\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~698feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1555_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~698_q\);

-- Location: FF_X73_Y32_N25
\regFile|DU_mem|s_memory~570\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux11~7_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1557_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~570_q\);

-- Location: LCCOMB_X73_Y32_N24
\regFile|DU_mem|s_memory~1466\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1466_combout\ = (\displ|s_addrCounters[2][3]~q\ & (((\displ|s_addrCounters[2][2]~q\)))) # (!\displ|s_addrCounters[2][3]~q\ & ((\displ|s_addrCounters[2][2]~q\ & (\regFile|DU_mem|s_memory~698_q\)) # (!\displ|s_addrCounters[2][2]~q\ 
-- & ((\regFile|DU_mem|s_memory~570_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~698_q\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \regFile|DU_mem|s_memory~570_q\,
	datad => \displ|s_addrCounters[2][2]~q\,
	combout => \regFile|DU_mem|s_memory~1466_combout\);

-- Location: LCCOMB_X74_Y32_N20
\regFile|DU_mem|s_memory~826feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~826feeder_combout\ = \alu|Mux11~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux11~7_combout\,
	combout => \regFile|DU_mem|s_memory~826feeder_combout\);

-- Location: FF_X74_Y32_N21
\regFile|DU_mem|s_memory~826\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~826feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1554_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~826_q\);

-- Location: FF_X74_Y32_N23
\regFile|DU_mem|s_memory~954\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux11~7_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1558_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~954_q\);

-- Location: LCCOMB_X74_Y32_N22
\regFile|DU_mem|s_memory~1467\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1467_combout\ = (\regFile|DU_mem|s_memory~1466_combout\ & (((\regFile|DU_mem|s_memory~954_q\) # (!\displ|s_addrCounters[2][3]~q\)))) # (!\regFile|DU_mem|s_memory~1466_combout\ & (\regFile|DU_mem|s_memory~826_q\ & 
-- ((\displ|s_addrCounters[2][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1466_combout\,
	datab => \regFile|DU_mem|s_memory~826_q\,
	datac => \regFile|DU_mem|s_memory~954_q\,
	datad => \displ|s_addrCounters[2][3]~q\,
	combout => \regFile|DU_mem|s_memory~1467_combout\);

-- Location: LCCOMB_X63_Y26_N26
\regFile|DU_mem|s_memory~890feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~890feeder_combout\ = \alu|Mux11~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux11~7_combout\,
	combout => \regFile|DU_mem|s_memory~890feeder_combout\);

-- Location: FF_X63_Y26_N27
\regFile|DU_mem|s_memory~890\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~890feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1549_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~890_q\);

-- Location: LCCOMB_X66_Y26_N26
\regFile|DU_mem|s_memory~762feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~762feeder_combout\ = \alu|Mux11~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux11~7_combout\,
	combout => \regFile|DU_mem|s_memory~762feeder_combout\);

-- Location: FF_X66_Y26_N27
\regFile|DU_mem|s_memory~762\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~762feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1550_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~762_q\);

-- Location: FF_X66_Y26_N17
\regFile|DU_mem|s_memory~634\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux11~7_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1551_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~634_q\);

-- Location: LCCOMB_X66_Y26_N16
\regFile|DU_mem|s_memory~1464\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1464_combout\ = (\displ|s_addrCounters[2][2]~q\ & ((\regFile|DU_mem|s_memory~762_q\) # ((\displ|s_addrCounters[2][3]~q\)))) # (!\displ|s_addrCounters[2][2]~q\ & (((\regFile|DU_mem|s_memory~634_q\ & 
-- !\displ|s_addrCounters[2][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~762_q\,
	datab => \displ|s_addrCounters[2][2]~q\,
	datac => \regFile|DU_mem|s_memory~634_q\,
	datad => \displ|s_addrCounters[2][3]~q\,
	combout => \regFile|DU_mem|s_memory~1464_combout\);

-- Location: FF_X63_Y26_N9
\regFile|DU_mem|s_memory~1018\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux11~7_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1553_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~1018_q\);

-- Location: LCCOMB_X63_Y26_N8
\regFile|DU_mem|s_memory~1465\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1465_combout\ = (\regFile|DU_mem|s_memory~1464_combout\ & (((\regFile|DU_mem|s_memory~1018_q\) # (!\displ|s_addrCounters[2][3]~q\)))) # (!\regFile|DU_mem|s_memory~1464_combout\ & (\regFile|DU_mem|s_memory~890_q\ & 
-- ((\displ|s_addrCounters[2][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~890_q\,
	datab => \regFile|DU_mem|s_memory~1464_combout\,
	datac => \regFile|DU_mem|s_memory~1018_q\,
	datad => \displ|s_addrCounters[2][3]~q\,
	combout => \regFile|DU_mem|s_memory~1465_combout\);

-- Location: LCCOMB_X62_Y32_N22
\regFile|DU_mem|s_memory~1468\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1468_combout\ = (\displ|s_addrCounters[2][0]~q\ & (((\displ|s_addrCounters[2][1]~q\)))) # (!\displ|s_addrCounters[2][0]~q\ & ((\displ|s_addrCounters[2][1]~q\ & ((\regFile|DU_mem|s_memory~1465_combout\))) # 
-- (!\displ|s_addrCounters[2][1]~q\ & (\regFile|DU_mem|s_memory~1467_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \regFile|DU_mem|s_memory~1467_combout\,
	datac => \displ|s_addrCounters[2][1]~q\,
	datad => \regFile|DU_mem|s_memory~1465_combout\,
	combout => \regFile|DU_mem|s_memory~1468_combout\);

-- Location: LCCOMB_X74_Y31_N4
\regFile|DU_mem|s_memory~794feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~794feeder_combout\ = \alu|Mux11~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux11~7_combout\,
	combout => \regFile|DU_mem|s_memory~794feeder_combout\);

-- Location: FF_X74_Y31_N5
\regFile|DU_mem|s_memory~794\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~794feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1559_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~794_q\);

-- Location: FF_X74_Y31_N31
\regFile|DU_mem|s_memory~1050\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux11~7_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1562_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~1050_q\);

-- Location: FF_X76_Y31_N11
\regFile|DU_mem|s_memory~666\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux11~7_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1561_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~666_q\);

-- Location: LCCOMB_X76_Y31_N16
\regFile|DU_mem|s_memory~922feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~922feeder_combout\ = \alu|Mux11~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux11~7_combout\,
	combout => \regFile|DU_mem|s_memory~922feeder_combout\);

-- Location: FF_X76_Y31_N17
\regFile|DU_mem|s_memory~922\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~922feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1560_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~922_q\);

-- Location: LCCOMB_X76_Y31_N10
\regFile|DU_mem|s_memory~1469\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1469_combout\ = (\displ|s_addrCounters[2][2]~q\ & (\displ|s_addrCounters[2][3]~q\)) # (!\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~922_q\))) # (!\displ|s_addrCounters[2][3]~q\ & 
-- (\regFile|DU_mem|s_memory~666_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \regFile|DU_mem|s_memory~666_q\,
	datad => \regFile|DU_mem|s_memory~922_q\,
	combout => \regFile|DU_mem|s_memory~1469_combout\);

-- Location: LCCOMB_X74_Y31_N30
\regFile|DU_mem|s_memory~1470\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1470_combout\ = (\displ|s_addrCounters[2][2]~q\ & ((\regFile|DU_mem|s_memory~1469_combout\ & ((\regFile|DU_mem|s_memory~1050_q\))) # (!\regFile|DU_mem|s_memory~1469_combout\ & (\regFile|DU_mem|s_memory~794_q\)))) # 
-- (!\displ|s_addrCounters[2][2]~q\ & (((\regFile|DU_mem|s_memory~1469_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \regFile|DU_mem|s_memory~794_q\,
	datac => \regFile|DU_mem|s_memory~1050_q\,
	datad => \regFile|DU_mem|s_memory~1469_combout\,
	combout => \regFile|DU_mem|s_memory~1470_combout\);

-- Location: LCCOMB_X62_Y32_N12
\regFile|DU_mem|s_memory~1471\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1471_combout\ = (\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~1468_combout\ & ((\regFile|DU_mem|s_memory~1470_combout\))) # (!\regFile|DU_mem|s_memory~1468_combout\ & (\regFile|DU_mem|s_memory~1463_combout\)))) # 
-- (!\displ|s_addrCounters[2][0]~q\ & (((\regFile|DU_mem|s_memory~1468_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \regFile|DU_mem|s_memory~1463_combout\,
	datac => \regFile|DU_mem|s_memory~1468_combout\,
	datad => \regFile|DU_mem|s_memory~1470_combout\,
	combout => \regFile|DU_mem|s_memory~1471_combout\);

-- Location: LCCOMB_X62_Y30_N6
\regFile|DU_mem|readData[20]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|readData[20]~83_combout\ = (\displ|s_addrCounters[2][4]~q\ & (((\regFile|DU_mem|s_memory~1471_combout\)))) # (!\displ|s_addrCounters[2][4]~q\ & (\regFile|DU_mem|s_memory~1481_combout\ & (!\regFile|DU_mem|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1481_combout\,
	datab => \regFile|DU_mem|Equal0~0_combout\,
	datac => \displ|s_addrCounters[2][4]~q\,
	datad => \regFile|DU_mem|s_memory~1471_combout\,
	combout => \regFile|DU_mem|readData[20]~83_combout\);

-- Location: LCCOMB_X74_Y26_N12
\displ|Mux17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux17~0_combout\ = (\SW[1]~input_o\ & (((\regFile|DU_mem|readData[20]~83_combout\) # (\SW[0]~input_o\)))) # (!\SW[1]~input_o\ & (\pcUp|s_pc\(20) & ((!\SW[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcUp|s_pc\(20),
	datab => \regFile|DU_mem|readData[20]~83_combout\,
	datac => \SW[1]~input_o\,
	datad => \SW[0]~input_o\,
	combout => \displ|Mux17~0_combout\);

-- Location: LCCOMB_X62_Y29_N16
\alu|Mux11~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux11~8_combout\ = (\alu|Mux11~5_combout\ & (!\SW[3]~input_o\ & ((!\ALUCtrl|Mux0~0_combout\) # (!\ALUCtrl|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCtrl|Mux3~0_combout\,
	datab => \alu|Mux11~5_combout\,
	datac => \ALUCtrl|Mux0~0_combout\,
	datad => \SW[3]~input_o\,
	combout => \alu|Mux11~8_combout\);

-- Location: LCCOMB_X74_Y26_N18
\displ|Mux17~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux17~1_combout\ = (\displ|Mux17~0_combout\ & ((\alu|Mux11~8_combout\) # ((\alu|Mux11~6_combout\) # (!\SW[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux17~0_combout\,
	datab => \alu|Mux11~8_combout\,
	datac => \alu|Mux11~6_combout\,
	datad => \SW[0]~input_o\,
	combout => \displ|Mux17~1_combout\);

-- Location: LCCOMB_X77_Y22_N16
\intMem|Mux26~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \intMem|Mux26~8_combout\ = (\displ|s_addrCounters[1][3]~q\ $ (((!\displ|s_addrCounters[1][1]~q\ & !\displ|s_addrCounters[1][2]~q\)))) # (!\intMem|Mux26~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[1][3]~q\,
	datab => \intMem|Mux26~4_combout\,
	datac => \displ|s_addrCounters[1][1]~q\,
	datad => \displ|s_addrCounters[1][2]~q\,
	combout => \intMem|Mux26~8_combout\);

-- Location: FF_X76_Y30_N23
\regFile|DU_mem|s_memory~668\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux9~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1561_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~668_q\);

-- Location: LCCOMB_X76_Y30_N16
\regFile|DU_mem|s_memory~924feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~924feeder_combout\ = \alu|Mux9~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux9~3_combout\,
	combout => \regFile|DU_mem|s_memory~924feeder_combout\);

-- Location: FF_X76_Y30_N17
\regFile|DU_mem|s_memory~924\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~924feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1560_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~924_q\);

-- Location: LCCOMB_X76_Y30_N22
\regFile|DU_mem|s_memory~1509\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1509_combout\ = (\displ|s_addrCounters[2][3]~q\ & ((\displ|s_addrCounters[2][2]~q\) # ((\regFile|DU_mem|s_memory~924_q\)))) # (!\displ|s_addrCounters[2][3]~q\ & (!\displ|s_addrCounters[2][2]~q\ & 
-- (\regFile|DU_mem|s_memory~668_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \displ|s_addrCounters[2][2]~q\,
	datac => \regFile|DU_mem|s_memory~668_q\,
	datad => \regFile|DU_mem|s_memory~924_q\,
	combout => \regFile|DU_mem|s_memory~1509_combout\);

-- Location: FF_X70_Y28_N11
\regFile|DU_mem|s_memory~1052\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux9~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1562_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~1052_q\);

-- Location: LCCOMB_X70_Y28_N20
\regFile|DU_mem|s_memory~796feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~796feeder_combout\ = \alu|Mux9~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux9~3_combout\,
	combout => \regFile|DU_mem|s_memory~796feeder_combout\);

-- Location: FF_X70_Y28_N21
\regFile|DU_mem|s_memory~796\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~796feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1559_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~796_q\);

-- Location: LCCOMB_X70_Y28_N10
\regFile|DU_mem|s_memory~1510\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1510_combout\ = (\regFile|DU_mem|s_memory~1509_combout\ & (((\regFile|DU_mem|s_memory~1052_q\)) # (!\displ|s_addrCounters[2][2]~q\))) # (!\regFile|DU_mem|s_memory~1509_combout\ & (\displ|s_addrCounters[2][2]~q\ & 
-- ((\regFile|DU_mem|s_memory~796_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1509_combout\,
	datab => \displ|s_addrCounters[2][2]~q\,
	datac => \regFile|DU_mem|s_memory~1052_q\,
	datad => \regFile|DU_mem|s_memory~796_q\,
	combout => \regFile|DU_mem|s_memory~1510_combout\);

-- Location: LCCOMB_X67_Y23_N8
\regFile|DU_mem|s_memory~860feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~860feeder_combout\ = \alu|Mux9~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux9~3_combout\,
	combout => \regFile|DU_mem|s_memory~860feeder_combout\);

-- Location: FF_X67_Y23_N9
\regFile|DU_mem|s_memory~860\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~860feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1544_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~860_q\);

-- Location: FF_X67_Y23_N23
\regFile|DU_mem|s_memory~604\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux9~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1546_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~604_q\);

-- Location: LCCOMB_X67_Y23_N22
\regFile|DU_mem|s_memory~1502\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1502_combout\ = (\displ|s_addrCounters[2][2]~q\ & (((\displ|s_addrCounters[2][3]~q\)))) # (!\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\ & (\regFile|DU_mem|s_memory~860_q\)) # (!\displ|s_addrCounters[2][3]~q\ 
-- & ((\regFile|DU_mem|s_memory~604_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \regFile|DU_mem|s_memory~860_q\,
	datac => \regFile|DU_mem|s_memory~604_q\,
	datad => \displ|s_addrCounters[2][3]~q\,
	combout => \regFile|DU_mem|s_memory~1502_combout\);

-- Location: FF_X62_Y23_N23
\regFile|DU_mem|s_memory~988\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux9~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1548_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~988_q\);

-- Location: LCCOMB_X62_Y23_N28
\regFile|DU_mem|s_memory~732feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~732feeder_combout\ = \alu|Mux9~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux9~3_combout\,
	combout => \regFile|DU_mem|s_memory~732feeder_combout\);

-- Location: FF_X62_Y23_N29
\regFile|DU_mem|s_memory~732\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~732feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1543_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~732_q\);

-- Location: LCCOMB_X62_Y23_N22
\regFile|DU_mem|s_memory~1503\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1503_combout\ = (\regFile|DU_mem|s_memory~1502_combout\ & (((\regFile|DU_mem|s_memory~988_q\)) # (!\displ|s_addrCounters[2][2]~q\))) # (!\regFile|DU_mem|s_memory~1502_combout\ & (\displ|s_addrCounters[2][2]~q\ & 
-- ((\regFile|DU_mem|s_memory~732_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1502_combout\,
	datab => \displ|s_addrCounters[2][2]~q\,
	datac => \regFile|DU_mem|s_memory~988_q\,
	datad => \regFile|DU_mem|s_memory~732_q\,
	combout => \regFile|DU_mem|s_memory~1503_combout\);

-- Location: LCCOMB_X65_Y24_N18
\regFile|DU_mem|s_memory~892feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~892feeder_combout\ = \alu|Mux9~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux9~3_combout\,
	combout => \regFile|DU_mem|s_memory~892feeder_combout\);

-- Location: FF_X65_Y24_N19
\regFile|DU_mem|s_memory~892\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~892feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1549_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~892_q\);

-- Location: FF_X69_Y24_N11
\regFile|DU_mem|s_memory~1020\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux9~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1553_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~1020_q\);

-- Location: FF_X69_Y25_N21
\regFile|DU_mem|s_memory~636\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux9~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1551_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~636_q\);

-- Location: LCCOMB_X69_Y24_N0
\regFile|DU_mem|s_memory~764feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~764feeder_combout\ = \alu|Mux9~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux9~3_combout\,
	combout => \regFile|DU_mem|s_memory~764feeder_combout\);

-- Location: FF_X69_Y24_N1
\regFile|DU_mem|s_memory~764\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~764feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1550_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~764_q\);

-- Location: LCCOMB_X69_Y25_N20
\regFile|DU_mem|s_memory~1504\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1504_combout\ = (\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\) # ((\regFile|DU_mem|s_memory~764_q\)))) # (!\displ|s_addrCounters[2][2]~q\ & (!\displ|s_addrCounters[2][3]~q\ & 
-- (\regFile|DU_mem|s_memory~636_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \regFile|DU_mem|s_memory~636_q\,
	datad => \regFile|DU_mem|s_memory~764_q\,
	combout => \regFile|DU_mem|s_memory~1504_combout\);

-- Location: LCCOMB_X69_Y24_N10
\regFile|DU_mem|s_memory~1505\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1505_combout\ = (\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~1504_combout\ & ((\regFile|DU_mem|s_memory~1020_q\))) # (!\regFile|DU_mem|s_memory~1504_combout\ & (\regFile|DU_mem|s_memory~892_q\)))) # 
-- (!\displ|s_addrCounters[2][3]~q\ & (((\regFile|DU_mem|s_memory~1504_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \regFile|DU_mem|s_memory~892_q\,
	datac => \regFile|DU_mem|s_memory~1020_q\,
	datad => \regFile|DU_mem|s_memory~1504_combout\,
	combout => \regFile|DU_mem|s_memory~1505_combout\);

-- Location: LCCOMB_X63_Y25_N30
\regFile|DU_mem|s_memory~828feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~828feeder_combout\ = \alu|Mux9~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux9~3_combout\,
	combout => \regFile|DU_mem|s_memory~828feeder_combout\);

-- Location: FF_X63_Y25_N31
\regFile|DU_mem|s_memory~828\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~828feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1554_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~828_q\);

-- Location: FF_X73_Y27_N5
\regFile|DU_mem|s_memory~572\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux9~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1557_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~572_q\);

-- Location: LCCOMB_X73_Y32_N14
\regFile|DU_mem|s_memory~700feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~700feeder_combout\ = \alu|Mux9~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux9~3_combout\,
	combout => \regFile|DU_mem|s_memory~700feeder_combout\);

-- Location: FF_X73_Y32_N15
\regFile|DU_mem|s_memory~700\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~700feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1555_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~700_q\);

-- Location: LCCOMB_X73_Y27_N4
\regFile|DU_mem|s_memory~1506\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1506_combout\ = (\displ|s_addrCounters[2][3]~q\ & (\displ|s_addrCounters[2][2]~q\)) # (!\displ|s_addrCounters[2][3]~q\ & ((\displ|s_addrCounters[2][2]~q\ & ((\regFile|DU_mem|s_memory~700_q\))) # (!\displ|s_addrCounters[2][2]~q\ & 
-- (\regFile|DU_mem|s_memory~572_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \displ|s_addrCounters[2][2]~q\,
	datac => \regFile|DU_mem|s_memory~572_q\,
	datad => \regFile|DU_mem|s_memory~700_q\,
	combout => \regFile|DU_mem|s_memory~1506_combout\);

-- Location: FF_X63_Y25_N17
\regFile|DU_mem|s_memory~956\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux9~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1558_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~956_q\);

-- Location: LCCOMB_X63_Y25_N16
\regFile|DU_mem|s_memory~1507\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1507_combout\ = (\regFile|DU_mem|s_memory~1506_combout\ & (((\regFile|DU_mem|s_memory~956_q\) # (!\displ|s_addrCounters[2][3]~q\)))) # (!\regFile|DU_mem|s_memory~1506_combout\ & (\regFile|DU_mem|s_memory~828_q\ & 
-- ((\displ|s_addrCounters[2][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~828_q\,
	datab => \regFile|DU_mem|s_memory~1506_combout\,
	datac => \regFile|DU_mem|s_memory~956_q\,
	datad => \displ|s_addrCounters[2][3]~q\,
	combout => \regFile|DU_mem|s_memory~1507_combout\);

-- Location: LCCOMB_X63_Y25_N22
\regFile|DU_mem|s_memory~1508\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1508_combout\ = (\displ|s_addrCounters[2][0]~q\ & (\displ|s_addrCounters[2][1]~q\)) # (!\displ|s_addrCounters[2][0]~q\ & ((\displ|s_addrCounters[2][1]~q\ & (\regFile|DU_mem|s_memory~1505_combout\)) # 
-- (!\displ|s_addrCounters[2][1]~q\ & ((\regFile|DU_mem|s_memory~1507_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \displ|s_addrCounters[2][1]~q\,
	datac => \regFile|DU_mem|s_memory~1505_combout\,
	datad => \regFile|DU_mem|s_memory~1507_combout\,
	combout => \regFile|DU_mem|s_memory~1508_combout\);

-- Location: LCCOMB_X63_Y25_N0
\regFile|DU_mem|s_memory~1511\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1511_combout\ = (\regFile|DU_mem|s_memory~1508_combout\ & ((\regFile|DU_mem|s_memory~1510_combout\) # ((!\displ|s_addrCounters[2][0]~q\)))) # (!\regFile|DU_mem|s_memory~1508_combout\ & (((\regFile|DU_mem|s_memory~1503_combout\ & 
-- \displ|s_addrCounters[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1510_combout\,
	datab => \regFile|DU_mem|s_memory~1503_combout\,
	datac => \regFile|DU_mem|s_memory~1508_combout\,
	datad => \displ|s_addrCounters[2][0]~q\,
	combout => \regFile|DU_mem|s_memory~1511_combout\);

-- Location: FF_X68_Y31_N31
\regFile|DU_mem|s_memory~540\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \alu|Mux9~3_combout\,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~540_q\);

-- Location: FF_X70_Y26_N23
\regFile|DU_mem|s_memory~508\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux9~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~508_q\);

-- Location: LCCOMB_X70_Y25_N18
\regFile|DU_mem|s_memory~476feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~476feeder_combout\ = \alu|Mux9~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux9~3_combout\,
	combout => \regFile|DU_mem|s_memory~476feeder_combout\);

-- Location: FF_X70_Y25_N19
\regFile|DU_mem|s_memory~476\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~476feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~476_q\);

-- Location: FF_X65_Y28_N29
\regFile|DU_mem|s_memory~444\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux9~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~444_q\);

-- Location: LCCOMB_X65_Y28_N28
\regFile|DU_mem|s_memory~1519\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1519_combout\ = (\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~476_q\) # ((\displ|s_addrCounters[2][1]~q\)))) # (!\displ|s_addrCounters[2][0]~q\ & (((\regFile|DU_mem|s_memory~444_q\ & 
-- !\displ|s_addrCounters[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \regFile|DU_mem|s_memory~476_q\,
	datac => \regFile|DU_mem|s_memory~444_q\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \regFile|DU_mem|s_memory~1519_combout\);

-- Location: LCCOMB_X70_Y26_N22
\regFile|DU_mem|s_memory~1520\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1520_combout\ = (\displ|s_addrCounters[2][1]~q\ & ((\regFile|DU_mem|s_memory~1519_combout\ & (\regFile|DU_mem|s_memory~540_q\)) # (!\regFile|DU_mem|s_memory~1519_combout\ & ((\regFile|DU_mem|s_memory~508_q\))))) # 
-- (!\displ|s_addrCounters[2][1]~q\ & (((\regFile|DU_mem|s_memory~1519_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~540_q\,
	datab => \displ|s_addrCounters[2][1]~q\,
	datac => \regFile|DU_mem|s_memory~508_q\,
	datad => \regFile|DU_mem|s_memory~1519_combout\,
	combout => \regFile|DU_mem|s_memory~1520_combout\);

-- Location: LCCOMB_X75_Y31_N12
\regFile|DU_mem|s_memory~252feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~252feeder_combout\ = \alu|Mux9~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux9~3_combout\,
	combout => \regFile|DU_mem|s_memory~252feeder_combout\);

-- Location: FF_X75_Y31_N13
\regFile|DU_mem|s_memory~252\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~252feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~252_q\);

-- Location: FF_X75_Y31_N27
\regFile|DU_mem|s_memory~284\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux9~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~284_q\);

-- Location: FF_X72_Y34_N23
\regFile|DU_mem|s_memory~188\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux9~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~188_q\);

-- Location: LCCOMB_X72_Y33_N0
\regFile|DU_mem|s_memory~220feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~220feeder_combout\ = \alu|Mux9~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux9~3_combout\,
	combout => \regFile|DU_mem|s_memory~220feeder_combout\);

-- Location: FF_X72_Y33_N1
\regFile|DU_mem|s_memory~220\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~220feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~220_q\);

-- Location: LCCOMB_X72_Y34_N22
\regFile|DU_mem|s_memory~1512\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1512_combout\ = (\displ|s_addrCounters[2][0]~q\ & ((\displ|s_addrCounters[2][1]~q\) # ((\regFile|DU_mem|s_memory~220_q\)))) # (!\displ|s_addrCounters[2][0]~q\ & (!\displ|s_addrCounters[2][1]~q\ & 
-- (\regFile|DU_mem|s_memory~188_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \displ|s_addrCounters[2][1]~q\,
	datac => \regFile|DU_mem|s_memory~188_q\,
	datad => \regFile|DU_mem|s_memory~220_q\,
	combout => \regFile|DU_mem|s_memory~1512_combout\);

-- Location: LCCOMB_X75_Y31_N26
\regFile|DU_mem|s_memory~1513\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1513_combout\ = (\displ|s_addrCounters[2][1]~q\ & ((\regFile|DU_mem|s_memory~1512_combout\ & ((\regFile|DU_mem|s_memory~284_q\))) # (!\regFile|DU_mem|s_memory~1512_combout\ & (\regFile|DU_mem|s_memory~252_q\)))) # 
-- (!\displ|s_addrCounters[2][1]~q\ & (((\regFile|DU_mem|s_memory~1512_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~252_q\,
	datab => \displ|s_addrCounters[2][1]~q\,
	datac => \regFile|DU_mem|s_memory~284_q\,
	datad => \regFile|DU_mem|s_memory~1512_combout\,
	combout => \regFile|DU_mem|s_memory~1513_combout\);

-- Location: LCCOMB_X72_Y29_N10
\regFile|DU_mem|s_memory~380feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~380feeder_combout\ = \alu|Mux9~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux9~3_combout\,
	combout => \regFile|DU_mem|s_memory~380feeder_combout\);

-- Location: FF_X72_Y29_N11
\regFile|DU_mem|s_memory~380\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~380feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~380_q\);

-- Location: FF_X74_Y29_N1
\regFile|DU_mem|s_memory~316\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux9~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~316_q\);

-- Location: LCCOMB_X74_Y29_N0
\regFile|DU_mem|s_memory~1514\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1514_combout\ = (\displ|s_addrCounters[2][0]~q\ & (((\displ|s_addrCounters[2][1]~q\)))) # (!\displ|s_addrCounters[2][0]~q\ & ((\displ|s_addrCounters[2][1]~q\ & (\regFile|DU_mem|s_memory~380_q\)) # (!\displ|s_addrCounters[2][1]~q\ 
-- & ((\regFile|DU_mem|s_memory~316_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~380_q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \regFile|DU_mem|s_memory~316_q\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \regFile|DU_mem|s_memory~1514_combout\);

-- Location: FF_X74_Y29_N15
\regFile|DU_mem|s_memory~412\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux9~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~412_q\);

-- Location: LCCOMB_X72_Y29_N12
\regFile|DU_mem|s_memory~348feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~348feeder_combout\ = \alu|Mux9~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux9~3_combout\,
	combout => \regFile|DU_mem|s_memory~348feeder_combout\);

-- Location: FF_X72_Y29_N13
\regFile|DU_mem|s_memory~348\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~348feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~348_q\);

-- Location: LCCOMB_X74_Y29_N14
\regFile|DU_mem|s_memory~1515\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1515_combout\ = (\regFile|DU_mem|s_memory~1514_combout\ & (((\regFile|DU_mem|s_memory~412_q\)) # (!\displ|s_addrCounters[2][0]~q\))) # (!\regFile|DU_mem|s_memory~1514_combout\ & (\displ|s_addrCounters[2][0]~q\ & 
-- ((\regFile|DU_mem|s_memory~348_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1514_combout\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \regFile|DU_mem|s_memory~412_q\,
	datad => \regFile|DU_mem|s_memory~348_q\,
	combout => \regFile|DU_mem|s_memory~1515_combout\);

-- Location: FF_X60_Y29_N11
\regFile|DU_mem|s_memory~60\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux9~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~60_q\);

-- Location: FF_X66_Y29_N11
\regFile|DU_mem|s_memory~124\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux9~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~124_q\);

-- Location: LCCOMB_X60_Y29_N10
\regFile|DU_mem|s_memory~1516\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1516_combout\ = (\displ|s_addrCounters[2][0]~q\ & (\displ|s_addrCounters[2][1]~q\)) # (!\displ|s_addrCounters[2][0]~q\ & ((\displ|s_addrCounters[2][1]~q\ & ((\regFile|DU_mem|s_memory~124_q\))) # (!\displ|s_addrCounters[2][1]~q\ & 
-- (\regFile|DU_mem|s_memory~60_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \displ|s_addrCounters[2][1]~q\,
	datac => \regFile|DU_mem|s_memory~60_q\,
	datad => \regFile|DU_mem|s_memory~124_q\,
	combout => \regFile|DU_mem|s_memory~1516_combout\);

-- Location: FF_X58_Y31_N1
\regFile|DU_mem|s_memory~156\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux9~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~156_q\);

-- Location: LCCOMB_X58_Y31_N10
\regFile|DU_mem|s_memory~92feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~92feeder_combout\ = \alu|Mux9~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux9~3_combout\,
	combout => \regFile|DU_mem|s_memory~92feeder_combout\);

-- Location: FF_X58_Y31_N11
\regFile|DU_mem|s_memory~92\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~92feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~92_q\);

-- Location: LCCOMB_X58_Y31_N0
\regFile|DU_mem|s_memory~1517\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1517_combout\ = (\regFile|DU_mem|s_memory~1516_combout\ & (((\regFile|DU_mem|s_memory~156_q\)) # (!\displ|s_addrCounters[2][0]~q\))) # (!\regFile|DU_mem|s_memory~1516_combout\ & (\displ|s_addrCounters[2][0]~q\ & 
-- ((\regFile|DU_mem|s_memory~92_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1516_combout\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \regFile|DU_mem|s_memory~156_q\,
	datad => \regFile|DU_mem|s_memory~92_q\,
	combout => \regFile|DU_mem|s_memory~1517_combout\);

-- Location: LCCOMB_X75_Y31_N24
\regFile|DU_mem|s_memory~1518\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1518_combout\ = (\displ|s_addrCounters[2][2]~q\ & (((\displ|s_addrCounters[2][3]~q\)))) # (!\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\ & (\regFile|DU_mem|s_memory~1515_combout\)) # 
-- (!\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~1517_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1515_combout\,
	datab => \regFile|DU_mem|s_memory~1517_combout\,
	datac => \displ|s_addrCounters[2][2]~q\,
	datad => \displ|s_addrCounters[2][3]~q\,
	combout => \regFile|DU_mem|s_memory~1518_combout\);

-- Location: LCCOMB_X75_Y31_N30
\regFile|DU_mem|s_memory~1521\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1521_combout\ = (\displ|s_addrCounters[2][2]~q\ & ((\regFile|DU_mem|s_memory~1518_combout\ & (\regFile|DU_mem|s_memory~1520_combout\)) # (!\regFile|DU_mem|s_memory~1518_combout\ & ((\regFile|DU_mem|s_memory~1513_combout\))))) # 
-- (!\displ|s_addrCounters[2][2]~q\ & (((\regFile|DU_mem|s_memory~1518_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \regFile|DU_mem|s_memory~1520_combout\,
	datac => \regFile|DU_mem|s_memory~1513_combout\,
	datad => \regFile|DU_mem|s_memory~1518_combout\,
	combout => \regFile|DU_mem|s_memory~1521_combout\);

-- Location: LCCOMB_X73_Y26_N14
\regFile|DU_mem|readData[22]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|readData[22]~85_combout\ = (\displ|s_addrCounters[2][4]~q\ & (\regFile|DU_mem|s_memory~1511_combout\)) # (!\displ|s_addrCounters[2][4]~q\ & (((\regFile|DU_mem|s_memory~1521_combout\ & !\regFile|DU_mem|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][4]~q\,
	datab => \regFile|DU_mem|s_memory~1511_combout\,
	datac => \regFile|DU_mem|s_memory~1521_combout\,
	datad => \regFile|DU_mem|Equal0~0_combout\,
	combout => \regFile|DU_mem|readData[22]~85_combout\);

-- Location: LCCOMB_X74_Y26_N4
\displ|Mux15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux15~0_combout\ = (\SW[0]~input_o\ & (((\SW[1]~input_o\)))) # (!\SW[0]~input_o\ & ((\SW[1]~input_o\ & (\regFile|DU_mem|readData[22]~85_combout\)) # (!\SW[1]~input_o\ & ((\pcUp|s_pc\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|readData[22]~85_combout\,
	datab => \SW[0]~input_o\,
	datac => \SW[1]~input_o\,
	datad => \pcUp|s_pc\(22),
	combout => \displ|Mux15~0_combout\);

-- Location: LCCOMB_X74_Y26_N14
\displ|Mux15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux15~1_combout\ = (\displ|Mux15~0_combout\ & ((\alu|Mux9~3_combout\) # ((!\SW[0]~input_o\)))) # (!\displ|Mux15~0_combout\ & (((!\intMem|Mux26~8_combout\ & \SW[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux9~3_combout\,
	datab => \intMem|Mux26~8_combout\,
	datac => \displ|Mux15~0_combout\,
	datad => \SW[0]~input_o\,
	combout => \displ|Mux15~1_combout\);

-- Location: LCCOMB_X58_Y31_N18
\regFile|DU_mem|s_memory~91feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~91feeder_combout\ = \alu|Mux10~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux10~3_combout\,
	combout => \regFile|DU_mem|s_memory~91feeder_combout\);

-- Location: FF_X58_Y31_N19
\regFile|DU_mem|s_memory~91\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~91feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~91_q\);

-- Location: FF_X59_Y31_N3
\regFile|DU_mem|s_memory~59\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux10~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~59_q\);

-- Location: LCCOMB_X59_Y31_N2
\regFile|DU_mem|s_memory~1496\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1496_combout\ = (\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~91_q\) # ((\displ|s_addrCounters[2][1]~q\)))) # (!\displ|s_addrCounters[2][0]~q\ & (((\regFile|DU_mem|s_memory~59_q\ & 
-- !\displ|s_addrCounters[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \regFile|DU_mem|s_memory~91_q\,
	datac => \regFile|DU_mem|s_memory~59_q\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \regFile|DU_mem|s_memory~1496_combout\);

-- Location: FF_X58_Y31_N25
\regFile|DU_mem|s_memory~155\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux10~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~155_q\);

-- Location: LCCOMB_X59_Y31_N4
\regFile|DU_mem|s_memory~123feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~123feeder_combout\ = \alu|Mux10~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux10~3_combout\,
	combout => \regFile|DU_mem|s_memory~123feeder_combout\);

-- Location: FF_X59_Y31_N5
\regFile|DU_mem|s_memory~123\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~123feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~123_q\);

-- Location: LCCOMB_X58_Y31_N24
\regFile|DU_mem|s_memory~1497\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1497_combout\ = (\regFile|DU_mem|s_memory~1496_combout\ & (((\regFile|DU_mem|s_memory~155_q\)) # (!\displ|s_addrCounters[2][1]~q\))) # (!\regFile|DU_mem|s_memory~1496_combout\ & (\displ|s_addrCounters[2][1]~q\ & 
-- ((\regFile|DU_mem|s_memory~123_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1496_combout\,
	datab => \displ|s_addrCounters[2][1]~q\,
	datac => \regFile|DU_mem|s_memory~155_q\,
	datad => \regFile|DU_mem|s_memory~123_q\,
	combout => \regFile|DU_mem|s_memory~1497_combout\);

-- Location: FF_X68_Y24_N23
\regFile|DU_mem|s_memory~187\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux10~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~187_q\);

-- Location: LCCOMB_X72_Y31_N22
\regFile|DU_mem|s_memory~251feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~251feeder_combout\ = \alu|Mux10~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux10~3_combout\,
	combout => \regFile|DU_mem|s_memory~251feeder_combout\);

-- Location: FF_X72_Y31_N23
\regFile|DU_mem|s_memory~251\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~251feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~251_q\);

-- Location: LCCOMB_X68_Y24_N22
\regFile|DU_mem|s_memory~1494\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1494_combout\ = (\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\) # ((\regFile|DU_mem|s_memory~251_q\)))) # (!\displ|s_addrCounters[2][1]~q\ & (!\displ|s_addrCounters[2][0]~q\ & 
-- (\regFile|DU_mem|s_memory~187_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \regFile|DU_mem|s_memory~187_q\,
	datad => \regFile|DU_mem|s_memory~251_q\,
	combout => \regFile|DU_mem|s_memory~1494_combout\);

-- Location: FF_X65_Y25_N23
\regFile|DU_mem|s_memory~283\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux10~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~283_q\);

-- Location: LCCOMB_X65_Y25_N4
\regFile|DU_mem|s_memory~219feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~219feeder_combout\ = \alu|Mux10~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux10~3_combout\,
	combout => \regFile|DU_mem|s_memory~219feeder_combout\);

-- Location: FF_X65_Y25_N5
\regFile|DU_mem|s_memory~219\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~219feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~219_q\);

-- Location: LCCOMB_X65_Y25_N22
\regFile|DU_mem|s_memory~1495\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1495_combout\ = (\regFile|DU_mem|s_memory~1494_combout\ & (((\regFile|DU_mem|s_memory~283_q\)) # (!\displ|s_addrCounters[2][0]~q\))) # (!\regFile|DU_mem|s_memory~1494_combout\ & (\displ|s_addrCounters[2][0]~q\ & 
-- ((\regFile|DU_mem|s_memory~219_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1494_combout\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \regFile|DU_mem|s_memory~283_q\,
	datad => \regFile|DU_mem|s_memory~219_q\,
	combout => \regFile|DU_mem|s_memory~1495_combout\);

-- Location: LCCOMB_X60_Y28_N8
\regFile|DU_mem|s_memory~1498\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1498_combout\ = (\displ|s_addrCounters[2][2]~q\ & (((\regFile|DU_mem|s_memory~1495_combout\) # (\displ|s_addrCounters[2][3]~q\)))) # (!\displ|s_addrCounters[2][2]~q\ & (\regFile|DU_mem|s_memory~1497_combout\ & 
-- ((!\displ|s_addrCounters[2][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1497_combout\,
	datab => \regFile|DU_mem|s_memory~1495_combout\,
	datac => \displ|s_addrCounters[2][2]~q\,
	datad => \displ|s_addrCounters[2][3]~q\,
	combout => \regFile|DU_mem|s_memory~1498_combout\);

-- Location: LCCOMB_X72_Y29_N4
\regFile|DU_mem|s_memory~379feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~379feeder_combout\ = \alu|Mux10~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux10~3_combout\,
	combout => \regFile|DU_mem|s_memory~379feeder_combout\);

-- Location: FF_X72_Y29_N5
\regFile|DU_mem|s_memory~379\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~379feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~379_q\);

-- Location: LCCOMB_X72_Y29_N26
\regFile|DU_mem|s_memory~347feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~347feeder_combout\ = \alu|Mux10~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux10~3_combout\,
	combout => \regFile|DU_mem|s_memory~347feeder_combout\);

-- Location: FF_X72_Y29_N27
\regFile|DU_mem|s_memory~347\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~347feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~347_q\);

-- Location: FF_X74_Y29_N29
\regFile|DU_mem|s_memory~315\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux10~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~315_q\);

-- Location: LCCOMB_X74_Y29_N28
\regFile|DU_mem|s_memory~1492\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1492_combout\ = (\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~347_q\) # ((\displ|s_addrCounters[2][1]~q\)))) # (!\displ|s_addrCounters[2][0]~q\ & (((\regFile|DU_mem|s_memory~315_q\ & 
-- !\displ|s_addrCounters[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~347_q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \regFile|DU_mem|s_memory~315_q\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \regFile|DU_mem|s_memory~1492_combout\);

-- Location: FF_X74_Y29_N23
\regFile|DU_mem|s_memory~411\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux10~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~411_q\);

-- Location: LCCOMB_X74_Y29_N22
\regFile|DU_mem|s_memory~1493\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1493_combout\ = (\regFile|DU_mem|s_memory~1492_combout\ & (((\regFile|DU_mem|s_memory~411_q\) # (!\displ|s_addrCounters[2][1]~q\)))) # (!\regFile|DU_mem|s_memory~1492_combout\ & (\regFile|DU_mem|s_memory~379_q\ & 
-- ((\displ|s_addrCounters[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~379_q\,
	datab => \regFile|DU_mem|s_memory~1492_combout\,
	datac => \regFile|DU_mem|s_memory~411_q\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \regFile|DU_mem|s_memory~1493_combout\);

-- Location: LCCOMB_X62_Y34_N22
\regFile|DU_mem|s_memory~507feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~507feeder_combout\ = \alu|Mux10~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux10~3_combout\,
	combout => \regFile|DU_mem|s_memory~507feeder_combout\);

-- Location: FF_X62_Y34_N23
\regFile|DU_mem|s_memory~507\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~507feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~507_q\);

-- Location: FF_X60_Y28_N5
\regFile|DU_mem|s_memory~443\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux10~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~443_q\);

-- Location: LCCOMB_X60_Y28_N4
\regFile|DU_mem|s_memory~1499\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1499_combout\ = (\displ|s_addrCounters[2][1]~q\ & ((\regFile|DU_mem|s_memory~507_q\) # ((\displ|s_addrCounters[2][0]~q\)))) # (!\displ|s_addrCounters[2][1]~q\ & (((\regFile|DU_mem|s_memory~443_q\ & 
-- !\displ|s_addrCounters[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \regFile|DU_mem|s_memory~507_q\,
	datac => \regFile|DU_mem|s_memory~443_q\,
	datad => \displ|s_addrCounters[2][0]~q\,
	combout => \regFile|DU_mem|s_memory~1499_combout\);

-- Location: FF_X60_Y28_N7
\regFile|DU_mem|s_memory~475\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux10~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~475_q\);

-- Location: FF_X68_Y31_N1
\regFile|DU_mem|s_memory~539\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \alu|Mux10~3_combout\,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~539_q\);

-- Location: LCCOMB_X60_Y28_N6
\regFile|DU_mem|s_memory~1500\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1500_combout\ = (\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~1499_combout\ & ((\regFile|DU_mem|s_memory~539_q\))) # (!\regFile|DU_mem|s_memory~1499_combout\ & (\regFile|DU_mem|s_memory~475_q\)))) # 
-- (!\displ|s_addrCounters[2][0]~q\ & (\regFile|DU_mem|s_memory~1499_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \regFile|DU_mem|s_memory~1499_combout\,
	datac => \regFile|DU_mem|s_memory~475_q\,
	datad => \regFile|DU_mem|s_memory~539_q\,
	combout => \regFile|DU_mem|s_memory~1500_combout\);

-- Location: LCCOMB_X60_Y28_N22
\regFile|DU_mem|s_memory~1501\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1501_combout\ = (\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~1498_combout\ & ((\regFile|DU_mem|s_memory~1500_combout\))) # (!\regFile|DU_mem|s_memory~1498_combout\ & (\regFile|DU_mem|s_memory~1493_combout\)))) # 
-- (!\displ|s_addrCounters[2][3]~q\ & (\regFile|DU_mem|s_memory~1498_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \regFile|DU_mem|s_memory~1498_combout\,
	datac => \regFile|DU_mem|s_memory~1493_combout\,
	datad => \regFile|DU_mem|s_memory~1500_combout\,
	combout => \regFile|DU_mem|s_memory~1501_combout\);

-- Location: FF_X72_Y27_N19
\regFile|DU_mem|s_memory~603\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux10~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1546_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~603_q\);

-- Location: LCCOMB_X72_Y27_N0
\regFile|DU_mem|s_memory~731feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~731feeder_combout\ = \alu|Mux10~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux10~3_combout\,
	combout => \regFile|DU_mem|s_memory~731feeder_combout\);

-- Location: FF_X72_Y27_N1
\regFile|DU_mem|s_memory~731\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~731feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1543_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~731_q\);

-- Location: LCCOMB_X72_Y27_N18
\regFile|DU_mem|s_memory~1484\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1484_combout\ = (\displ|s_addrCounters[2][3]~q\ & (\displ|s_addrCounters[2][2]~q\)) # (!\displ|s_addrCounters[2][3]~q\ & ((\displ|s_addrCounters[2][2]~q\ & ((\regFile|DU_mem|s_memory~731_q\))) # (!\displ|s_addrCounters[2][2]~q\ & 
-- (\regFile|DU_mem|s_memory~603_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \displ|s_addrCounters[2][2]~q\,
	datac => \regFile|DU_mem|s_memory~603_q\,
	datad => \regFile|DU_mem|s_memory~731_q\,
	combout => \regFile|DU_mem|s_memory~1484_combout\);

-- Location: FF_X68_Y27_N23
\regFile|DU_mem|s_memory~987\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux10~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1548_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~987_q\);

-- Location: LCCOMB_X68_Y27_N16
\regFile|DU_mem|s_memory~859feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~859feeder_combout\ = \alu|Mux10~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux10~3_combout\,
	combout => \regFile|DU_mem|s_memory~859feeder_combout\);

-- Location: FF_X68_Y27_N17
\regFile|DU_mem|s_memory~859\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~859feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1544_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~859_q\);

-- Location: LCCOMB_X68_Y27_N22
\regFile|DU_mem|s_memory~1485\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1485_combout\ = (\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~1484_combout\ & (\regFile|DU_mem|s_memory~987_q\)) # (!\regFile|DU_mem|s_memory~1484_combout\ & ((\regFile|DU_mem|s_memory~859_q\))))) # 
-- (!\displ|s_addrCounters[2][3]~q\ & (\regFile|DU_mem|s_memory~1484_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \regFile|DU_mem|s_memory~1484_combout\,
	datac => \regFile|DU_mem|s_memory~987_q\,
	datad => \regFile|DU_mem|s_memory~859_q\,
	combout => \regFile|DU_mem|s_memory~1485_combout\);

-- Location: FF_X73_Y27_N15
\regFile|DU_mem|s_memory~571\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux10~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1557_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~571_q\);

-- Location: LCCOMB_X72_Y28_N20
\regFile|DU_mem|s_memory~827feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~827feeder_combout\ = \alu|Mux10~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux10~3_combout\,
	combout => \regFile|DU_mem|s_memory~827feeder_combout\);

-- Location: FF_X72_Y28_N21
\regFile|DU_mem|s_memory~827\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~827feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1554_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~827_q\);

-- Location: LCCOMB_X73_Y27_N14
\regFile|DU_mem|s_memory~1486\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1486_combout\ = (\displ|s_addrCounters[2][3]~q\ & ((\displ|s_addrCounters[2][2]~q\) # ((\regFile|DU_mem|s_memory~827_q\)))) # (!\displ|s_addrCounters[2][3]~q\ & (!\displ|s_addrCounters[2][2]~q\ & 
-- (\regFile|DU_mem|s_memory~571_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \displ|s_addrCounters[2][2]~q\,
	datac => \regFile|DU_mem|s_memory~571_q\,
	datad => \regFile|DU_mem|s_memory~827_q\,
	combout => \regFile|DU_mem|s_memory~1486_combout\);

-- Location: FF_X72_Y28_N19
\regFile|DU_mem|s_memory~955\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux10~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1558_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~955_q\);

-- Location: LCCOMB_X74_Y28_N8
\regFile|DU_mem|s_memory~699feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~699feeder_combout\ = \alu|Mux10~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux10~3_combout\,
	combout => \regFile|DU_mem|s_memory~699feeder_combout\);

-- Location: FF_X74_Y28_N9
\regFile|DU_mem|s_memory~699\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~699feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1555_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~699_q\);

-- Location: LCCOMB_X72_Y28_N18
\regFile|DU_mem|s_memory~1487\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1487_combout\ = (\regFile|DU_mem|s_memory~1486_combout\ & (((\regFile|DU_mem|s_memory~955_q\)) # (!\displ|s_addrCounters[2][2]~q\))) # (!\regFile|DU_mem|s_memory~1486_combout\ & (\displ|s_addrCounters[2][2]~q\ & 
-- ((\regFile|DU_mem|s_memory~699_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1486_combout\,
	datab => \displ|s_addrCounters[2][2]~q\,
	datac => \regFile|DU_mem|s_memory~955_q\,
	datad => \regFile|DU_mem|s_memory~699_q\,
	combout => \regFile|DU_mem|s_memory~1487_combout\);

-- Location: LCCOMB_X60_Y30_N4
\regFile|DU_mem|s_memory~1488\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1488_combout\ = (\displ|s_addrCounters[2][1]~q\ & (((\displ|s_addrCounters[2][0]~q\)))) # (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & (\regFile|DU_mem|s_memory~1485_combout\)) # 
-- (!\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~1487_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \regFile|DU_mem|s_memory~1485_combout\,
	datac => \displ|s_addrCounters[2][0]~q\,
	datad => \regFile|DU_mem|s_memory~1487_combout\,
	combout => \regFile|DU_mem|s_memory~1488_combout\);

-- Location: LCCOMB_X69_Y25_N12
\regFile|DU_mem|s_memory~891feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~891feeder_combout\ = \alu|Mux10~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux10~3_combout\,
	combout => \regFile|DU_mem|s_memory~891feeder_combout\);

-- Location: FF_X69_Y25_N13
\regFile|DU_mem|s_memory~891\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~891feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1549_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~891_q\);

-- Location: FF_X69_Y25_N27
\regFile|DU_mem|s_memory~635\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux10~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1551_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~635_q\);

-- Location: LCCOMB_X69_Y25_N26
\regFile|DU_mem|s_memory~1482\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1482_combout\ = (\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~891_q\) # ((\displ|s_addrCounters[2][2]~q\)))) # (!\displ|s_addrCounters[2][3]~q\ & (((\regFile|DU_mem|s_memory~635_q\ & 
-- !\displ|s_addrCounters[2][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~891_q\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \regFile|DU_mem|s_memory~635_q\,
	datad => \displ|s_addrCounters[2][2]~q\,
	combout => \regFile|DU_mem|s_memory~1482_combout\);

-- Location: FF_X69_Y24_N23
\regFile|DU_mem|s_memory~1019\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux10~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1553_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~1019_q\);

-- Location: LCCOMB_X69_Y24_N20
\regFile|DU_mem|s_memory~763feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~763feeder_combout\ = \alu|Mux10~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux10~3_combout\,
	combout => \regFile|DU_mem|s_memory~763feeder_combout\);

-- Location: FF_X69_Y24_N21
\regFile|DU_mem|s_memory~763\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~763feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1550_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~763_q\);

-- Location: LCCOMB_X69_Y24_N22
\regFile|DU_mem|s_memory~1483\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1483_combout\ = (\regFile|DU_mem|s_memory~1482_combout\ & (((\regFile|DU_mem|s_memory~1019_q\)) # (!\displ|s_addrCounters[2][2]~q\))) # (!\regFile|DU_mem|s_memory~1482_combout\ & (\displ|s_addrCounters[2][2]~q\ & 
-- ((\regFile|DU_mem|s_memory~763_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1482_combout\,
	datab => \displ|s_addrCounters[2][2]~q\,
	datac => \regFile|DU_mem|s_memory~1019_q\,
	datad => \regFile|DU_mem|s_memory~763_q\,
	combout => \regFile|DU_mem|s_memory~1483_combout\);

-- Location: LCCOMB_X76_Y31_N4
\regFile|DU_mem|s_memory~923feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~923feeder_combout\ = \alu|Mux10~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux10~3_combout\,
	combout => \regFile|DU_mem|s_memory~923feeder_combout\);

-- Location: FF_X76_Y31_N5
\regFile|DU_mem|s_memory~923\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~923feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1560_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~923_q\);

-- Location: FF_X74_Y31_N19
\regFile|DU_mem|s_memory~1051\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux10~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1562_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~1051_q\);

-- Location: FF_X76_Y31_N19
\regFile|DU_mem|s_memory~667\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux10~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1561_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~667_q\);

-- Location: LCCOMB_X74_Y31_N24
\regFile|DU_mem|s_memory~795feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~795feeder_combout\ = \alu|Mux10~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux10~3_combout\,
	combout => \regFile|DU_mem|s_memory~795feeder_combout\);

-- Location: FF_X74_Y31_N25
\regFile|DU_mem|s_memory~795\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~795feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1559_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~795_q\);

-- Location: LCCOMB_X76_Y31_N18
\regFile|DU_mem|s_memory~1489\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1489_combout\ = (\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\) # ((\regFile|DU_mem|s_memory~795_q\)))) # (!\displ|s_addrCounters[2][2]~q\ & (!\displ|s_addrCounters[2][3]~q\ & 
-- (\regFile|DU_mem|s_memory~667_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \regFile|DU_mem|s_memory~667_q\,
	datad => \regFile|DU_mem|s_memory~795_q\,
	combout => \regFile|DU_mem|s_memory~1489_combout\);

-- Location: LCCOMB_X74_Y31_N18
\regFile|DU_mem|s_memory~1490\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1490_combout\ = (\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~1489_combout\ & ((\regFile|DU_mem|s_memory~1051_q\))) # (!\regFile|DU_mem|s_memory~1489_combout\ & (\regFile|DU_mem|s_memory~923_q\)))) # 
-- (!\displ|s_addrCounters[2][3]~q\ & (((\regFile|DU_mem|s_memory~1489_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \regFile|DU_mem|s_memory~923_q\,
	datac => \regFile|DU_mem|s_memory~1051_q\,
	datad => \regFile|DU_mem|s_memory~1489_combout\,
	combout => \regFile|DU_mem|s_memory~1490_combout\);

-- Location: LCCOMB_X60_Y30_N10
\regFile|DU_mem|s_memory~1491\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1491_combout\ = (\displ|s_addrCounters[2][1]~q\ & ((\regFile|DU_mem|s_memory~1488_combout\ & ((\regFile|DU_mem|s_memory~1490_combout\))) # (!\regFile|DU_mem|s_memory~1488_combout\ & (\regFile|DU_mem|s_memory~1483_combout\)))) # 
-- (!\displ|s_addrCounters[2][1]~q\ & (\regFile|DU_mem|s_memory~1488_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \regFile|DU_mem|s_memory~1488_combout\,
	datac => \regFile|DU_mem|s_memory~1483_combout\,
	datad => \regFile|DU_mem|s_memory~1490_combout\,
	combout => \regFile|DU_mem|s_memory~1491_combout\);

-- Location: LCCOMB_X60_Y30_N8
\regFile|DU_mem|readData[21]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|readData[21]~84_combout\ = (\displ|s_addrCounters[2][4]~q\ & (((\regFile|DU_mem|s_memory~1491_combout\)))) # (!\displ|s_addrCounters[2][4]~q\ & (!\regFile|DU_mem|Equal0~0_combout\ & (\regFile|DU_mem|s_memory~1501_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][4]~q\,
	datab => \regFile|DU_mem|Equal0~0_combout\,
	datac => \regFile|DU_mem|s_memory~1501_combout\,
	datad => \regFile|DU_mem|s_memory~1491_combout\,
	combout => \regFile|DU_mem|readData[21]~84_combout\);

-- Location: LCCOMB_X76_Y22_N12
\displ|Mux16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux16~0_combout\ = (\SW[0]~input_o\ & ((\SW[1]~input_o\) # ((\intMem|Mux27~0_combout\)))) # (!\SW[0]~input_o\ & (!\SW[1]~input_o\ & (\pcUp|s_pc\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \SW[1]~input_o\,
	datac => \pcUp|s_pc\(21),
	datad => \intMem|Mux27~0_combout\,
	combout => \displ|Mux16~0_combout\);

-- Location: LCCOMB_X76_Y22_N2
\displ|Mux16~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux16~1_combout\ = (\SW[1]~input_o\ & ((\displ|Mux16~0_combout\ & ((\alu|Mux10~3_combout\))) # (!\displ|Mux16~0_combout\ & (\regFile|DU_mem|readData[21]~84_combout\)))) # (!\SW[1]~input_o\ & (((\displ|Mux16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|readData[21]~84_combout\,
	datab => \SW[1]~input_o\,
	datac => \alu|Mux10~3_combout\,
	datad => \displ|Mux16~0_combout\,
	combout => \displ|Mux16~1_combout\);

-- Location: LCCOMB_X80_Y16_N0
\displ|Mux87~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux87~0_combout\ = (\displ|Mux14~1_combout\ & (\displ|Mux17~1_combout\ & (\displ|Mux15~1_combout\ $ (\displ|Mux16~1_combout\)))) # (!\displ|Mux14~1_combout\ & (!\displ|Mux16~1_combout\ & (\displ|Mux17~1_combout\ $ (\displ|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux14~1_combout\,
	datab => \displ|Mux17~1_combout\,
	datac => \displ|Mux15~1_combout\,
	datad => \displ|Mux16~1_combout\,
	combout => \displ|Mux87~0_combout\);

-- Location: LCCOMB_X80_Y15_N0
\displ|disp5[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|disp5[0]~0_combout\ = (\SW[2]~input_o\ & ((\displ|Mux115~0_combout\) # ((\displ|Decoder0~0_combout\)))) # (!\SW[2]~input_o\ & (((\displ|Mux87~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux115~0_combout\,
	datab => \displ|Mux87~0_combout\,
	datac => \displ|Decoder0~0_combout\,
	datad => \SW[2]~input_o\,
	combout => \displ|disp5[0]~0_combout\);

-- Location: LCCOMB_X80_Y16_N8
\displ|Mux114~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux114~0_combout\ = (\displ|Mux40~0_combout\ & ((\displ|Mux41~1_combout\ & (\displ|Mux38~0_combout\)) # (!\displ|Mux41~1_combout\ & ((\displ|Mux39~0_combout\))))) # (!\displ|Mux40~0_combout\ & (\displ|Mux39~0_combout\ & (\displ|Mux38~0_combout\ $ 
-- (\displ|Mux41~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux40~0_combout\,
	datab => \displ|Mux38~0_combout\,
	datac => \displ|Mux39~0_combout\,
	datad => \displ|Mux41~1_combout\,
	combout => \displ|Mux114~0_combout\);

-- Location: LCCOMB_X80_Y16_N2
\displ|Mux86~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux86~0_combout\ = (\displ|Mux14~1_combout\ & ((\displ|Mux17~1_combout\ & ((\displ|Mux16~1_combout\))) # (!\displ|Mux17~1_combout\ & (\displ|Mux15~1_combout\)))) # (!\displ|Mux14~1_combout\ & (\displ|Mux15~1_combout\ & (\displ|Mux17~1_combout\ $ 
-- (\displ|Mux16~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux14~1_combout\,
	datab => \displ|Mux17~1_combout\,
	datac => \displ|Mux15~1_combout\,
	datad => \displ|Mux16~1_combout\,
	combout => \displ|Mux86~0_combout\);

-- Location: LCCOMB_X80_Y16_N14
\displ|disp5[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|disp5[1]~1_combout\ = (\SW[2]~input_o\ & ((\displ|Mux114~0_combout\) # ((\displ|Decoder0~0_combout\)))) # (!\SW[2]~input_o\ & (((\displ|Mux86~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux114~0_combout\,
	datab => \displ|Mux86~0_combout\,
	datac => \SW[2]~input_o\,
	datad => \displ|Decoder0~0_combout\,
	combout => \displ|disp5[1]~1_combout\);

-- Location: LCCOMB_X80_Y16_N12
\displ|Mux85~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux85~0_combout\ = (\displ|Mux14~1_combout\ & (\displ|Mux15~1_combout\ & ((\displ|Mux16~1_combout\) # (!\displ|Mux17~1_combout\)))) # (!\displ|Mux14~1_combout\ & (!\displ|Mux17~1_combout\ & (!\displ|Mux15~1_combout\ & \displ|Mux16~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux14~1_combout\,
	datab => \displ|Mux17~1_combout\,
	datac => \displ|Mux15~1_combout\,
	datad => \displ|Mux16~1_combout\,
	combout => \displ|Mux85~0_combout\);

-- Location: LCCOMB_X80_Y16_N18
\displ|Mux113~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux113~0_combout\ = (\displ|Mux38~0_combout\ & (\displ|Mux39~0_combout\ & ((\displ|Mux40~0_combout\) # (!\displ|Mux41~1_combout\)))) # (!\displ|Mux38~0_combout\ & (\displ|Mux40~0_combout\ & (!\displ|Mux39~0_combout\ & !\displ|Mux41~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux40~0_combout\,
	datab => \displ|Mux38~0_combout\,
	datac => \displ|Mux39~0_combout\,
	datad => \displ|Mux41~1_combout\,
	combout => \displ|Mux113~0_combout\);

-- Location: LCCOMB_X80_Y16_N24
\displ|disp5[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|disp5[2]~2_combout\ = (\SW[2]~input_o\ & (((\displ|Mux113~0_combout\) # (\displ|Decoder0~0_combout\)))) # (!\SW[2]~input_o\ & (\displ|Mux85~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux85~0_combout\,
	datab => \displ|Mux113~0_combout\,
	datac => \SW[2]~input_o\,
	datad => \displ|Decoder0~0_combout\,
	combout => \displ|disp5[2]~2_combout\);

-- Location: LCCOMB_X80_Y16_N10
\displ|Mux84~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux84~0_combout\ = (\displ|Mux16~1_combout\ & ((\displ|Mux17~1_combout\ & ((\displ|Mux15~1_combout\))) # (!\displ|Mux17~1_combout\ & (\displ|Mux14~1_combout\ & !\displ|Mux15~1_combout\)))) # (!\displ|Mux16~1_combout\ & (!\displ|Mux14~1_combout\ & 
-- (\displ|Mux17~1_combout\ $ (\displ|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux14~1_combout\,
	datab => \displ|Mux17~1_combout\,
	datac => \displ|Mux15~1_combout\,
	datad => \displ|Mux16~1_combout\,
	combout => \displ|Mux84~0_combout\);

-- Location: LCCOMB_X80_Y19_N4
\displ|Mux112~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux112~0_combout\ = (\displ|Mux40~0_combout\ & ((\displ|Mux41~1_combout\ & ((\displ|Mux39~0_combout\))) # (!\displ|Mux41~1_combout\ & (\displ|Mux38~0_combout\ & !\displ|Mux39~0_combout\)))) # (!\displ|Mux40~0_combout\ & (!\displ|Mux38~0_combout\ & 
-- (\displ|Mux41~1_combout\ $ (\displ|Mux39~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux38~0_combout\,
	datab => \displ|Mux41~1_combout\,
	datac => \displ|Mux39~0_combout\,
	datad => \displ|Mux40~0_combout\,
	combout => \displ|Mux112~0_combout\);

-- Location: LCCOMB_X80_Y16_N4
\displ|disp5[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|disp5[3]~3_combout\ = (\SW[2]~input_o\ & (((\displ|Decoder0~0_combout\) # (\displ|Mux112~0_combout\)))) # (!\SW[2]~input_o\ & (\displ|Mux84~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux84~0_combout\,
	datab => \displ|Decoder0~0_combout\,
	datac => \SW[2]~input_o\,
	datad => \displ|Mux112~0_combout\,
	combout => \displ|disp5[3]~3_combout\);

-- Location: LCCOMB_X80_Y19_N18
\displ|Mux111~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux111~0_combout\ = (\displ|Mux40~0_combout\ & (!\displ|Mux38~0_combout\ & (\displ|Mux41~1_combout\))) # (!\displ|Mux40~0_combout\ & ((\displ|Mux39~0_combout\ & (!\displ|Mux38~0_combout\)) # (!\displ|Mux39~0_combout\ & 
-- ((\displ|Mux41~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux38~0_combout\,
	datab => \displ|Mux41~1_combout\,
	datac => \displ|Mux39~0_combout\,
	datad => \displ|Mux40~0_combout\,
	combout => \displ|Mux111~0_combout\);

-- Location: LCCOMB_X80_Y16_N30
\displ|Mux83~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux83~0_combout\ = (\displ|Mux16~1_combout\ & (!\displ|Mux14~1_combout\ & (\displ|Mux17~1_combout\))) # (!\displ|Mux16~1_combout\ & ((\displ|Mux15~1_combout\ & (!\displ|Mux14~1_combout\)) # (!\displ|Mux15~1_combout\ & ((\displ|Mux17~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux14~1_combout\,
	datab => \displ|Mux17~1_combout\,
	datac => \displ|Mux15~1_combout\,
	datad => \displ|Mux16~1_combout\,
	combout => \displ|Mux83~0_combout\);

-- Location: LCCOMB_X80_Y15_N22
\displ|disp5[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|disp5[4]~4_combout\ = (\SW[2]~input_o\ & ((\displ|Mux111~0_combout\) # ((\displ|Decoder0~0_combout\)))) # (!\SW[2]~input_o\ & (((\displ|Mux83~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux111~0_combout\,
	datab => \displ|Decoder0~0_combout\,
	datac => \displ|Mux83~0_combout\,
	datad => \SW[2]~input_o\,
	combout => \displ|disp5[4]~4_combout\);

-- Location: LCCOMB_X80_Y16_N26
\displ|Mux110~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux110~0_combout\ = (\displ|Mux40~0_combout\ & (!\displ|Mux38~0_combout\ & ((\displ|Mux41~1_combout\) # (!\displ|Mux39~0_combout\)))) # (!\displ|Mux40~0_combout\ & (\displ|Mux41~1_combout\ & (\displ|Mux38~0_combout\ $ (!\displ|Mux39~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux40~0_combout\,
	datab => \displ|Mux38~0_combout\,
	datac => \displ|Mux39~0_combout\,
	datad => \displ|Mux41~1_combout\,
	combout => \displ|Mux110~0_combout\);

-- Location: LCCOMB_X80_Y16_N16
\displ|Mux82~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux82~0_combout\ = (\displ|Mux17~1_combout\ & (\displ|Mux14~1_combout\ $ (((\displ|Mux16~1_combout\) # (!\displ|Mux15~1_combout\))))) # (!\displ|Mux17~1_combout\ & (!\displ|Mux14~1_combout\ & (!\displ|Mux15~1_combout\ & \displ|Mux16~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux14~1_combout\,
	datab => \displ|Mux17~1_combout\,
	datac => \displ|Mux15~1_combout\,
	datad => \displ|Mux16~1_combout\,
	combout => \displ|Mux82~0_combout\);

-- Location: LCCOMB_X80_Y16_N20
\displ|disp5[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|disp5[5]~5_combout\ = (\SW[2]~input_o\ & ((\displ|Mux110~0_combout\) # ((\displ|Decoder0~0_combout\)))) # (!\SW[2]~input_o\ & (((\displ|Mux82~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux110~0_combout\,
	datab => \displ|Decoder0~0_combout\,
	datac => \SW[2]~input_o\,
	datad => \displ|Mux82~0_combout\,
	combout => \displ|disp5[5]~5_combout\);

-- Location: LCCOMB_X80_Y16_N6
\displ|Mux109~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux109~0_combout\ = (\displ|Mux41~1_combout\ & ((\displ|Mux38~0_combout\) # (\displ|Mux40~0_combout\ $ (\displ|Mux39~0_combout\)))) # (!\displ|Mux41~1_combout\ & ((\displ|Mux40~0_combout\) # (\displ|Mux38~0_combout\ $ (\displ|Mux39~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111010111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux40~0_combout\,
	datab => \displ|Mux38~0_combout\,
	datac => \displ|Mux39~0_combout\,
	datad => \displ|Mux41~1_combout\,
	combout => \displ|Mux109~0_combout\);

-- Location: LCCOMB_X80_Y16_N28
\displ|Mux81~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux81~0_combout\ = (\displ|Mux17~1_combout\ & ((\displ|Mux14~1_combout\) # (\displ|Mux15~1_combout\ $ (\displ|Mux16~1_combout\)))) # (!\displ|Mux17~1_combout\ & ((\displ|Mux16~1_combout\) # (\displ|Mux14~1_combout\ $ (\displ|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux14~1_combout\,
	datab => \displ|Mux17~1_combout\,
	datac => \displ|Mux15~1_combout\,
	datad => \displ|Mux16~1_combout\,
	combout => \displ|Mux81~0_combout\);

-- Location: LCCOMB_X80_Y16_N22
\displ|disp5[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|disp5[6]~6_combout\ = (\SW[2]~input_o\ & (!\displ|Mux109~0_combout\ & (!\displ|Decoder0~0_combout\))) # (!\SW[2]~input_o\ & (((!\displ|Mux81~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux109~0_combout\,
	datab => \displ|Decoder0~0_combout\,
	datac => \SW[2]~input_o\,
	datad => \displ|Mux81~0_combout\,
	combout => \displ|disp5[6]~6_combout\);

-- Location: LCCOMB_X68_Y25_N6
\regFile|DU_mem|s_memory~798feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~798feeder_combout\ = \alu|Mux7~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux7~3_combout\,
	combout => \regFile|DU_mem|s_memory~798feeder_combout\);

-- Location: FF_X68_Y25_N7
\regFile|DU_mem|s_memory~798\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~798feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1559_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~798_q\);

-- Location: FF_X68_Y25_N13
\regFile|DU_mem|s_memory~670\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux7~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1561_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~670_q\);

-- Location: LCCOMB_X67_Y25_N14
\regFile|DU_mem|s_memory~926feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~926feeder_combout\ = \alu|Mux7~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux7~3_combout\,
	combout => \regFile|DU_mem|s_memory~926feeder_combout\);

-- Location: FF_X67_Y25_N15
\regFile|DU_mem|s_memory~926\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~926feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1560_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~926_q\);

-- Location: LCCOMB_X68_Y25_N12
\regFile|DU_mem|s_memory~1549\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1549_combout\ = (\displ|s_addrCounters[2][3]~q\ & ((\displ|s_addrCounters[2][2]~q\) # ((\regFile|DU_mem|s_memory~926_q\)))) # (!\displ|s_addrCounters[2][3]~q\ & (!\displ|s_addrCounters[2][2]~q\ & 
-- (\regFile|DU_mem|s_memory~670_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \displ|s_addrCounters[2][2]~q\,
	datac => \regFile|DU_mem|s_memory~670_q\,
	datad => \regFile|DU_mem|s_memory~926_q\,
	combout => \regFile|DU_mem|s_memory~1549_combout\);

-- Location: FF_X67_Y25_N5
\regFile|DU_mem|s_memory~1054\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux7~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1562_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~1054_q\);

-- Location: LCCOMB_X67_Y25_N4
\regFile|DU_mem|s_memory~1550\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1550_combout\ = (\regFile|DU_mem|s_memory~1549_combout\ & (((\regFile|DU_mem|s_memory~1054_q\) # (!\displ|s_addrCounters[2][2]~q\)))) # (!\regFile|DU_mem|s_memory~1549_combout\ & (\regFile|DU_mem|s_memory~798_q\ & 
-- ((\displ|s_addrCounters[2][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~798_q\,
	datab => \regFile|DU_mem|s_memory~1549_combout\,
	datac => \regFile|DU_mem|s_memory~1054_q\,
	datad => \displ|s_addrCounters[2][2]~q\,
	combout => \regFile|DU_mem|s_memory~1550_combout\);

-- Location: LCCOMB_X68_Y23_N22
\regFile|DU_mem|s_memory~734feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~734feeder_combout\ = \alu|Mux7~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux7~3_combout\,
	combout => \regFile|DU_mem|s_memory~734feeder_combout\);

-- Location: FF_X68_Y23_N23
\regFile|DU_mem|s_memory~734\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~734feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1543_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~734_q\);

-- Location: FF_X67_Y23_N25
\regFile|DU_mem|s_memory~606\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux7~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1546_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~606_q\);

-- Location: FF_X68_Y27_N1
\regFile|DU_mem|s_memory~862\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \alu|Mux7~3_combout\,
	ena => \regFile|rs_mem|s_memory~1544_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~862_q\);

-- Location: LCCOMB_X67_Y23_N24
\regFile|DU_mem|s_memory~1542\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1542_combout\ = (\displ|s_addrCounters[2][2]~q\ & (\displ|s_addrCounters[2][3]~q\)) # (!\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~862_q\))) # (!\displ|s_addrCounters[2][3]~q\ & 
-- (\regFile|DU_mem|s_memory~606_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \regFile|DU_mem|s_memory~606_q\,
	datad => \regFile|DU_mem|s_memory~862_q\,
	combout => \regFile|DU_mem|s_memory~1542_combout\);

-- Location: FF_X68_Y23_N9
\regFile|DU_mem|s_memory~990\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux7~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1548_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~990_q\);

-- Location: LCCOMB_X68_Y23_N8
\regFile|DU_mem|s_memory~1543\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1543_combout\ = (\regFile|DU_mem|s_memory~1542_combout\ & (((\regFile|DU_mem|s_memory~990_q\) # (!\displ|s_addrCounters[2][2]~q\)))) # (!\regFile|DU_mem|s_memory~1542_combout\ & (\regFile|DU_mem|s_memory~734_q\ & 
-- ((\displ|s_addrCounters[2][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~734_q\,
	datab => \regFile|DU_mem|s_memory~1542_combout\,
	datac => \regFile|DU_mem|s_memory~990_q\,
	datad => \displ|s_addrCounters[2][2]~q\,
	combout => \regFile|DU_mem|s_memory~1543_combout\);

-- Location: LCCOMB_X68_Y26_N16
\regFile|DU_mem|s_memory~766feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~766feeder_combout\ = \alu|Mux7~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux7~3_combout\,
	combout => \regFile|DU_mem|s_memory~766feeder_combout\);

-- Location: FF_X68_Y26_N17
\regFile|DU_mem|s_memory~766\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~766feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1550_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~766_q\);

-- Location: FF_X68_Y26_N19
\regFile|DU_mem|s_memory~638\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux7~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1551_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~638_q\);

-- Location: LCCOMB_X68_Y26_N18
\regFile|DU_mem|s_memory~1544\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1544_combout\ = (\displ|s_addrCounters[2][3]~q\ & (((\displ|s_addrCounters[2][2]~q\)))) # (!\displ|s_addrCounters[2][3]~q\ & ((\displ|s_addrCounters[2][2]~q\ & (\regFile|DU_mem|s_memory~766_q\)) # (!\displ|s_addrCounters[2][2]~q\ 
-- & ((\regFile|DU_mem|s_memory~638_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \regFile|DU_mem|s_memory~766_q\,
	datac => \regFile|DU_mem|s_memory~638_q\,
	datad => \displ|s_addrCounters[2][2]~q\,
	combout => \regFile|DU_mem|s_memory~1544_combout\);

-- Location: LCCOMB_X65_Y24_N16
\regFile|DU_mem|s_memory~894feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~894feeder_combout\ = \alu|Mux7~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux7~3_combout\,
	combout => \regFile|DU_mem|s_memory~894feeder_combout\);

-- Location: FF_X65_Y24_N17
\regFile|DU_mem|s_memory~894\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~894feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1549_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~894_q\);

-- Location: FF_X65_Y24_N7
\regFile|DU_mem|s_memory~1022\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux7~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1553_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~1022_q\);

-- Location: LCCOMB_X65_Y24_N6
\regFile|DU_mem|s_memory~1545\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1545_combout\ = (\regFile|DU_mem|s_memory~1544_combout\ & (((\regFile|DU_mem|s_memory~1022_q\) # (!\displ|s_addrCounters[2][3]~q\)))) # (!\regFile|DU_mem|s_memory~1544_combout\ & (\regFile|DU_mem|s_memory~894_q\ & 
-- ((\displ|s_addrCounters[2][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1544_combout\,
	datab => \regFile|DU_mem|s_memory~894_q\,
	datac => \regFile|DU_mem|s_memory~1022_q\,
	datad => \displ|s_addrCounters[2][3]~q\,
	combout => \regFile|DU_mem|s_memory~1545_combout\);

-- Location: FF_X72_Y25_N31
\regFile|DU_mem|s_memory~574\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux7~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1557_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~574_q\);

-- Location: LCCOMB_X72_Y25_N12
\regFile|DU_mem|s_memory~702feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~702feeder_combout\ = \alu|Mux7~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux7~3_combout\,
	combout => \regFile|DU_mem|s_memory~702feeder_combout\);

-- Location: FF_X72_Y25_N13
\regFile|DU_mem|s_memory~702\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~702feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1555_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~702_q\);

-- Location: LCCOMB_X72_Y25_N30
\regFile|DU_mem|s_memory~1546\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1546_combout\ = (\displ|s_addrCounters[2][3]~q\ & (\displ|s_addrCounters[2][2]~q\)) # (!\displ|s_addrCounters[2][3]~q\ & ((\displ|s_addrCounters[2][2]~q\ & ((\regFile|DU_mem|s_memory~702_q\))) # (!\displ|s_addrCounters[2][2]~q\ & 
-- (\regFile|DU_mem|s_memory~574_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \displ|s_addrCounters[2][2]~q\,
	datac => \regFile|DU_mem|s_memory~574_q\,
	datad => \regFile|DU_mem|s_memory~702_q\,
	combout => \regFile|DU_mem|s_memory~1546_combout\);

-- Location: FF_X67_Y24_N7
\regFile|DU_mem|s_memory~958\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux7~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1558_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~958_q\);

-- Location: LCCOMB_X66_Y24_N14
\regFile|DU_mem|s_memory~830feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~830feeder_combout\ = \alu|Mux7~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux7~3_combout\,
	combout => \regFile|DU_mem|s_memory~830feeder_combout\);

-- Location: FF_X66_Y24_N15
\regFile|DU_mem|s_memory~830\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~830feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1554_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~830_q\);

-- Location: LCCOMB_X67_Y24_N6
\regFile|DU_mem|s_memory~1547\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1547_combout\ = (\regFile|DU_mem|s_memory~1546_combout\ & (((\regFile|DU_mem|s_memory~958_q\)) # (!\displ|s_addrCounters[2][3]~q\))) # (!\regFile|DU_mem|s_memory~1546_combout\ & (\displ|s_addrCounters[2][3]~q\ & 
-- ((\regFile|DU_mem|s_memory~830_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1546_combout\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \regFile|DU_mem|s_memory~958_q\,
	datad => \regFile|DU_mem|s_memory~830_q\,
	combout => \regFile|DU_mem|s_memory~1547_combout\);

-- Location: LCCOMB_X67_Y24_N24
\regFile|DU_mem|s_memory~1548\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1548_combout\ = (\displ|s_addrCounters[2][0]~q\ & (\displ|s_addrCounters[2][1]~q\)) # (!\displ|s_addrCounters[2][0]~q\ & ((\displ|s_addrCounters[2][1]~q\ & (\regFile|DU_mem|s_memory~1545_combout\)) # 
-- (!\displ|s_addrCounters[2][1]~q\ & ((\regFile|DU_mem|s_memory~1547_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \displ|s_addrCounters[2][1]~q\,
	datac => \regFile|DU_mem|s_memory~1545_combout\,
	datad => \regFile|DU_mem|s_memory~1547_combout\,
	combout => \regFile|DU_mem|s_memory~1548_combout\);

-- Location: LCCOMB_X67_Y24_N10
\regFile|DU_mem|s_memory~1551\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1551_combout\ = (\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~1548_combout\ & (\regFile|DU_mem|s_memory~1550_combout\)) # (!\regFile|DU_mem|s_memory~1548_combout\ & ((\regFile|DU_mem|s_memory~1543_combout\))))) # 
-- (!\displ|s_addrCounters[2][0]~q\ & (((\regFile|DU_mem|s_memory~1548_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \regFile|DU_mem|s_memory~1550_combout\,
	datac => \regFile|DU_mem|s_memory~1543_combout\,
	datad => \regFile|DU_mem|s_memory~1548_combout\,
	combout => \regFile|DU_mem|s_memory~1551_combout\);

-- Location: FF_X68_Y24_N15
\regFile|DU_mem|s_memory~190\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux7~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~190_q\);

-- Location: LCCOMB_X68_Y24_N12
\regFile|DU_mem|s_memory~222feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~222feeder_combout\ = \alu|Mux7~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux7~3_combout\,
	combout => \regFile|DU_mem|s_memory~222feeder_combout\);

-- Location: FF_X68_Y24_N13
\regFile|DU_mem|s_memory~222\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~222feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~222_q\);

-- Location: LCCOMB_X68_Y24_N14
\regFile|DU_mem|s_memory~1552\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1552_combout\ = (\displ|s_addrCounters[2][1]~q\ & (\displ|s_addrCounters[2][0]~q\)) # (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~222_q\))) # (!\displ|s_addrCounters[2][0]~q\ & 
-- (\regFile|DU_mem|s_memory~190_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \regFile|DU_mem|s_memory~190_q\,
	datad => \regFile|DU_mem|s_memory~222_q\,
	combout => \regFile|DU_mem|s_memory~1552_combout\);

-- Location: LCCOMB_X70_Y27_N20
\regFile|DU_mem|s_memory~254feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~254feeder_combout\ = \alu|Mux7~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux7~3_combout\,
	combout => \regFile|DU_mem|s_memory~254feeder_combout\);

-- Location: FF_X70_Y27_N21
\regFile|DU_mem|s_memory~254\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~254feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~254_q\);

-- Location: FF_X69_Y26_N17
\regFile|DU_mem|s_memory~286\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux7~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~286_q\);

-- Location: LCCOMB_X69_Y26_N16
\regFile|DU_mem|s_memory~1553\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1553_combout\ = (\regFile|DU_mem|s_memory~1552_combout\ & (((\regFile|DU_mem|s_memory~286_q\) # (!\displ|s_addrCounters[2][1]~q\)))) # (!\regFile|DU_mem|s_memory~1552_combout\ & (\regFile|DU_mem|s_memory~254_q\ & 
-- ((\displ|s_addrCounters[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1552_combout\,
	datab => \regFile|DU_mem|s_memory~254_q\,
	datac => \regFile|DU_mem|s_memory~286_q\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \regFile|DU_mem|s_memory~1553_combout\);

-- Location: LCCOMB_X70_Y25_N0
\regFile|DU_mem|s_memory~478feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~478feeder_combout\ = \alu|Mux7~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux7~3_combout\,
	combout => \regFile|DU_mem|s_memory~478feeder_combout\);

-- Location: FF_X70_Y25_N1
\regFile|DU_mem|s_memory~478\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~478feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~478_q\);

-- Location: FF_X74_Y27_N13
\regFile|DU_mem|s_memory~446\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux7~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~446_q\);

-- Location: LCCOMB_X74_Y27_N12
\regFile|DU_mem|s_memory~1559\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1559_combout\ = (\displ|s_addrCounters[2][1]~q\ & (((\displ|s_addrCounters[2][0]~q\)))) # (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & (\regFile|DU_mem|s_memory~478_q\)) # (!\displ|s_addrCounters[2][0]~q\ 
-- & ((\regFile|DU_mem|s_memory~446_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~478_q\,
	datab => \displ|s_addrCounters[2][1]~q\,
	datac => \regFile|DU_mem|s_memory~446_q\,
	datad => \displ|s_addrCounters[2][0]~q\,
	combout => \regFile|DU_mem|s_memory~1559_combout\);

-- Location: FF_X68_Y31_N9
\regFile|DU_mem|s_memory~510\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux7~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~510_q\);

-- Location: LCCOMB_X68_Y31_N10
\regFile|DU_mem|s_memory~542feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~542feeder_combout\ = \alu|Mux7~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux7~3_combout\,
	combout => \regFile|DU_mem|s_memory~542feeder_combout\);

-- Location: FF_X68_Y31_N11
\regFile|DU_mem|s_memory~542\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~542feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~542_q\);

-- Location: LCCOMB_X68_Y31_N8
\regFile|DU_mem|s_memory~1560\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1560_combout\ = (\displ|s_addrCounters[2][1]~q\ & ((\regFile|DU_mem|s_memory~1559_combout\ & ((\regFile|DU_mem|s_memory~542_q\))) # (!\regFile|DU_mem|s_memory~1559_combout\ & (\regFile|DU_mem|s_memory~510_q\)))) # 
-- (!\displ|s_addrCounters[2][1]~q\ & (\regFile|DU_mem|s_memory~1559_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \regFile|DU_mem|s_memory~1559_combout\,
	datac => \regFile|DU_mem|s_memory~510_q\,
	datad => \regFile|DU_mem|s_memory~542_q\,
	combout => \regFile|DU_mem|s_memory~1560_combout\);

-- Location: LCCOMB_X72_Y29_N0
\regFile|DU_mem|s_memory~350feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~350feeder_combout\ = \alu|Mux7~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux7~3_combout\,
	combout => \regFile|DU_mem|s_memory~350feeder_combout\);

-- Location: FF_X72_Y29_N1
\regFile|DU_mem|s_memory~350\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~350feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~350_q\);

-- Location: FF_X74_Y29_N31
\regFile|DU_mem|s_memory~414\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux7~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~414_q\);

-- Location: LCCOMB_X72_Y29_N30
\regFile|DU_mem|s_memory~382feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~382feeder_combout\ = \alu|Mux7~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux7~3_combout\,
	combout => \regFile|DU_mem|s_memory~382feeder_combout\);

-- Location: FF_X72_Y29_N31
\regFile|DU_mem|s_memory~382\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~382feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~382_q\);

-- Location: FF_X74_Y29_N21
\regFile|DU_mem|s_memory~318\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux7~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~318_q\);

-- Location: LCCOMB_X74_Y29_N20
\regFile|DU_mem|s_memory~1554\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1554_combout\ = (\displ|s_addrCounters[2][0]~q\ & (((\displ|s_addrCounters[2][1]~q\)))) # (!\displ|s_addrCounters[2][0]~q\ & ((\displ|s_addrCounters[2][1]~q\ & (\regFile|DU_mem|s_memory~382_q\)) # (!\displ|s_addrCounters[2][1]~q\ 
-- & ((\regFile|DU_mem|s_memory~318_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~382_q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \regFile|DU_mem|s_memory~318_q\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \regFile|DU_mem|s_memory~1554_combout\);

-- Location: LCCOMB_X74_Y29_N30
\regFile|DU_mem|s_memory~1555\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1555_combout\ = (\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~1554_combout\ & ((\regFile|DU_mem|s_memory~414_q\))) # (!\regFile|DU_mem|s_memory~1554_combout\ & (\regFile|DU_mem|s_memory~350_q\)))) # 
-- (!\displ|s_addrCounters[2][0]~q\ & (((\regFile|DU_mem|s_memory~1554_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~350_q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \regFile|DU_mem|s_memory~414_q\,
	datad => \regFile|DU_mem|s_memory~1554_combout\,
	combout => \regFile|DU_mem|s_memory~1555_combout\);

-- Location: LCCOMB_X70_Y27_N6
\regFile|DU_mem|s_memory~126feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~126feeder_combout\ = \alu|Mux7~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux7~3_combout\,
	combout => \regFile|DU_mem|s_memory~126feeder_combout\);

-- Location: FF_X70_Y27_N7
\regFile|DU_mem|s_memory~126\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~126feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~126_q\);

-- Location: FF_X63_Y27_N31
\regFile|DU_mem|s_memory~62\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux7~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~62_q\);

-- Location: LCCOMB_X63_Y27_N30
\regFile|DU_mem|s_memory~1556\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1556_combout\ = (\displ|s_addrCounters[2][1]~q\ & ((\regFile|DU_mem|s_memory~126_q\) # ((\displ|s_addrCounters[2][0]~q\)))) # (!\displ|s_addrCounters[2][1]~q\ & (((\regFile|DU_mem|s_memory~62_q\ & 
-- !\displ|s_addrCounters[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \regFile|DU_mem|s_memory~126_q\,
	datac => \regFile|DU_mem|s_memory~62_q\,
	datad => \displ|s_addrCounters[2][0]~q\,
	combout => \regFile|DU_mem|s_memory~1556_combout\);

-- Location: FF_X60_Y30_N15
\regFile|DU_mem|s_memory~158\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux7~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~158_q\);

-- Location: LCCOMB_X60_Y30_N12
\regFile|DU_mem|s_memory~94feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~94feeder_combout\ = \alu|Mux7~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux7~3_combout\,
	combout => \regFile|DU_mem|s_memory~94feeder_combout\);

-- Location: FF_X60_Y30_N13
\regFile|DU_mem|s_memory~94\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~94feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~94_q\);

-- Location: LCCOMB_X60_Y30_N14
\regFile|DU_mem|s_memory~1557\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1557_combout\ = (\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~1556_combout\ & (\regFile|DU_mem|s_memory~158_q\)) # (!\regFile|DU_mem|s_memory~1556_combout\ & ((\regFile|DU_mem|s_memory~94_q\))))) # 
-- (!\displ|s_addrCounters[2][0]~q\ & (\regFile|DU_mem|s_memory~1556_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \regFile|DU_mem|s_memory~1556_combout\,
	datac => \regFile|DU_mem|s_memory~158_q\,
	datad => \regFile|DU_mem|s_memory~94_q\,
	combout => \regFile|DU_mem|s_memory~1557_combout\);

-- Location: LCCOMB_X67_Y24_N12
\regFile|DU_mem|s_memory~1558\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1558_combout\ = (\displ|s_addrCounters[2][2]~q\ & (((\displ|s_addrCounters[2][3]~q\)))) # (!\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\ & (\regFile|DU_mem|s_memory~1555_combout\)) # 
-- (!\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~1557_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1555_combout\,
	datab => \displ|s_addrCounters[2][2]~q\,
	datac => \regFile|DU_mem|s_memory~1557_combout\,
	datad => \displ|s_addrCounters[2][3]~q\,
	combout => \regFile|DU_mem|s_memory~1558_combout\);

-- Location: LCCOMB_X68_Y24_N28
\regFile|DU_mem|s_memory~1561\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1561_combout\ = (\displ|s_addrCounters[2][2]~q\ & ((\regFile|DU_mem|s_memory~1558_combout\ & ((\regFile|DU_mem|s_memory~1560_combout\))) # (!\regFile|DU_mem|s_memory~1558_combout\ & (\regFile|DU_mem|s_memory~1553_combout\)))) # 
-- (!\displ|s_addrCounters[2][2]~q\ & (((\regFile|DU_mem|s_memory~1558_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1553_combout\,
	datab => \displ|s_addrCounters[2][2]~q\,
	datac => \regFile|DU_mem|s_memory~1560_combout\,
	datad => \regFile|DU_mem|s_memory~1558_combout\,
	combout => \regFile|DU_mem|s_memory~1561_combout\);

-- Location: LCCOMB_X67_Y24_N2
\regFile|DU_mem|readData[24]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|readData[24]~87_combout\ = (\displ|s_addrCounters[2][4]~q\ & (\regFile|DU_mem|s_memory~1551_combout\)) # (!\displ|s_addrCounters[2][4]~q\ & (((!\regFile|DU_mem|Equal0~0_combout\ & \regFile|DU_mem|s_memory~1561_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1551_combout\,
	datab => \regFile|DU_mem|Equal0~0_combout\,
	datac => \displ|s_addrCounters[2][4]~q\,
	datad => \regFile|DU_mem|s_memory~1561_combout\,
	combout => \regFile|DU_mem|readData[24]~87_combout\);

-- Location: LCCOMB_X68_Y32_N14
\pcUp|s_pc[24]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \pcUp|s_pc[24]~74_combout\ = (\pcUp|s_pc\(24) & (\pcUp|s_pc[23]~73\ $ (GND))) # (!\pcUp|s_pc\(24) & (!\pcUp|s_pc[23]~73\ & VCC))
-- \pcUp|s_pc[24]~75\ = CARRY((\pcUp|s_pc\(24) & !\pcUp|s_pc[23]~73\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pcUp|s_pc\(24),
	datad => VCC,
	cin => \pcUp|s_pc[23]~73\,
	combout => \pcUp|s_pc[24]~74_combout\,
	cout => \pcUp|s_pc[24]~75\);

-- Location: FF_X68_Y32_N15
\pcUp|s_pc[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \pcUp|s_pc[24]~74_combout\,
	sclr => \ALT_INV_KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcUp|s_pc\(24));

-- Location: LCCOMB_X76_Y22_N28
\displ|Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux13~0_combout\ = (\SW[1]~input_o\ & ((\regFile|DU_mem|readData[24]~87_combout\) # ((\SW[0]~input_o\)))) # (!\SW[1]~input_o\ & (((\pcUp|s_pc\(24) & !\SW[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|readData[24]~87_combout\,
	datab => \SW[1]~input_o\,
	datac => \pcUp|s_pc\(24),
	datad => \SW[0]~input_o\,
	combout => \displ|Mux13~0_combout\);

-- Location: LCCOMB_X76_Y22_N18
\displ|Mux13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux13~1_combout\ = (\SW[0]~input_o\ & ((\displ|Mux13~0_combout\ & (\alu|Mux7~3_combout\)) # (!\displ|Mux13~0_combout\ & ((\intMem|Mux28~1_combout\))))) # (!\SW[0]~input_o\ & (\displ|Mux13~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \displ|Mux13~0_combout\,
	datac => \alu|Mux7~3_combout\,
	datad => \intMem|Mux28~1_combout\,
	combout => \displ|Mux13~1_combout\);

-- Location: LCCOMB_X62_Y29_N26
\alu|Mux5~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux5~7_combout\ = (\alu|Mux5~3_combout\ & (!\SW[3]~input_o\ & ((!\ALUCtrl|Mux0~0_combout\) # (!\ALUCtrl|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCtrl|Mux3~0_combout\,
	datab => \alu|Mux5~3_combout\,
	datac => \ALUCtrl|Mux0~0_combout\,
	datad => \SW[3]~input_o\,
	combout => \alu|Mux5~7_combout\);

-- Location: FF_X61_Y29_N15
\regFile|DU_mem|s_memory~192\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux5~6_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~192_q\);

-- Location: LCCOMB_X59_Y33_N26
\regFile|DU_mem|s_memory~224feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~224feeder_combout\ = \alu|Mux5~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux5~6_combout\,
	combout => \regFile|DU_mem|s_memory~224feeder_combout\);

-- Location: FF_X59_Y33_N27
\regFile|DU_mem|s_memory~224\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~224feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~224_q\);

-- Location: LCCOMB_X61_Y29_N14
\regFile|DU_mem|s_memory~1592\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1592_combout\ = (\displ|s_addrCounters[2][0]~q\ & ((\displ|s_addrCounters[2][1]~q\) # ((\regFile|DU_mem|s_memory~224_q\)))) # (!\displ|s_addrCounters[2][0]~q\ & (!\displ|s_addrCounters[2][1]~q\ & 
-- (\regFile|DU_mem|s_memory~192_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \displ|s_addrCounters[2][1]~q\,
	datac => \regFile|DU_mem|s_memory~192_q\,
	datad => \regFile|DU_mem|s_memory~224_q\,
	combout => \regFile|DU_mem|s_memory~1592_combout\);

-- Location: FF_X65_Y27_N3
\regFile|DU_mem|s_memory~288\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux5~6_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~288_q\);

-- Location: LCCOMB_X70_Y27_N24
\regFile|DU_mem|s_memory~256feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~256feeder_combout\ = \alu|Mux5~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux5~6_combout\,
	combout => \regFile|DU_mem|s_memory~256feeder_combout\);

-- Location: FF_X70_Y27_N25
\regFile|DU_mem|s_memory~256\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~256feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~256_q\);

-- Location: LCCOMB_X65_Y27_N2
\regFile|DU_mem|s_memory~1593\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1593_combout\ = (\regFile|DU_mem|s_memory~1592_combout\ & (((\regFile|DU_mem|s_memory~288_q\)) # (!\displ|s_addrCounters[2][1]~q\))) # (!\regFile|DU_mem|s_memory~1592_combout\ & (\displ|s_addrCounters[2][1]~q\ & 
-- ((\regFile|DU_mem|s_memory~256_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1592_combout\,
	datab => \displ|s_addrCounters[2][1]~q\,
	datac => \regFile|DU_mem|s_memory~288_q\,
	datad => \regFile|DU_mem|s_memory~256_q\,
	combout => \regFile|DU_mem|s_memory~1593_combout\);

-- Location: LCCOMB_X61_Y30_N4
\regFile|DU_mem|s_memory~96feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~96feeder_combout\ = \alu|Mux5~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux5~6_combout\,
	combout => \regFile|DU_mem|s_memory~96feeder_combout\);

-- Location: FF_X61_Y30_N5
\regFile|DU_mem|s_memory~96\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~96feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~96_q\);

-- Location: FF_X61_Y30_N7
\regFile|DU_mem|s_memory~160\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux5~6_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~160_q\);

-- Location: FF_X63_Y27_N13
\regFile|DU_mem|s_memory~64\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux5~6_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~64_q\);

-- Location: LCCOMB_X69_Y28_N30
\regFile|DU_mem|s_memory~128feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~128feeder_combout\ = \alu|Mux5~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux5~6_combout\,
	combout => \regFile|DU_mem|s_memory~128feeder_combout\);

-- Location: FF_X69_Y28_N31
\regFile|DU_mem|s_memory~128\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~128feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~128_q\);

-- Location: LCCOMB_X63_Y27_N12
\regFile|DU_mem|s_memory~1596\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1596_combout\ = (\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\) # ((\regFile|DU_mem|s_memory~128_q\)))) # (!\displ|s_addrCounters[2][1]~q\ & (!\displ|s_addrCounters[2][0]~q\ & (\regFile|DU_mem|s_memory~64_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \regFile|DU_mem|s_memory~64_q\,
	datad => \regFile|DU_mem|s_memory~128_q\,
	combout => \regFile|DU_mem|s_memory~1596_combout\);

-- Location: LCCOMB_X61_Y30_N6
\regFile|DU_mem|s_memory~1597\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1597_combout\ = (\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~1596_combout\ & ((\regFile|DU_mem|s_memory~160_q\))) # (!\regFile|DU_mem|s_memory~1596_combout\ & (\regFile|DU_mem|s_memory~96_q\)))) # 
-- (!\displ|s_addrCounters[2][0]~q\ & (((\regFile|DU_mem|s_memory~1596_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \regFile|DU_mem|s_memory~96_q\,
	datac => \regFile|DU_mem|s_memory~160_q\,
	datad => \regFile|DU_mem|s_memory~1596_combout\,
	combout => \regFile|DU_mem|s_memory~1597_combout\);

-- Location: LCCOMB_X70_Y33_N26
\regFile|DU_mem|s_memory~384feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~384feeder_combout\ = \alu|Mux5~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux5~6_combout\,
	combout => \regFile|DU_mem|s_memory~384feeder_combout\);

-- Location: FF_X70_Y33_N27
\regFile|DU_mem|s_memory~384\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~384feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~384_q\);

-- Location: FF_X74_Y29_N13
\regFile|DU_mem|s_memory~320\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux5~6_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~320_q\);

-- Location: LCCOMB_X74_Y29_N12
\regFile|DU_mem|s_memory~1594\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1594_combout\ = (\displ|s_addrCounters[2][0]~q\ & (((\displ|s_addrCounters[2][1]~q\)))) # (!\displ|s_addrCounters[2][0]~q\ & ((\displ|s_addrCounters[2][1]~q\ & (\regFile|DU_mem|s_memory~384_q\)) # (!\displ|s_addrCounters[2][1]~q\ 
-- & ((\regFile|DU_mem|s_memory~320_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~384_q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \regFile|DU_mem|s_memory~320_q\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \regFile|DU_mem|s_memory~1594_combout\);

-- Location: FF_X62_Y29_N9
\regFile|DU_mem|s_memory~416\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux5~6_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~416_q\);

-- Location: LCCOMB_X59_Y29_N24
\regFile|DU_mem|s_memory~352feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~352feeder_combout\ = \alu|Mux5~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux5~6_combout\,
	combout => \regFile|DU_mem|s_memory~352feeder_combout\);

-- Location: FF_X59_Y29_N25
\regFile|DU_mem|s_memory~352\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~352feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~352_q\);

-- Location: LCCOMB_X62_Y29_N8
\regFile|DU_mem|s_memory~1595\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1595_combout\ = (\regFile|DU_mem|s_memory~1594_combout\ & (((\regFile|DU_mem|s_memory~416_q\)) # (!\displ|s_addrCounters[2][0]~q\))) # (!\regFile|DU_mem|s_memory~1594_combout\ & (\displ|s_addrCounters[2][0]~q\ & 
-- ((\regFile|DU_mem|s_memory~352_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1594_combout\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \regFile|DU_mem|s_memory~416_q\,
	datad => \regFile|DU_mem|s_memory~352_q\,
	combout => \regFile|DU_mem|s_memory~1595_combout\);

-- Location: LCCOMB_X62_Y29_N14
\regFile|DU_mem|s_memory~1598\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1598_combout\ = (\displ|s_addrCounters[2][2]~q\ & (((\displ|s_addrCounters[2][3]~q\)))) # (!\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~1595_combout\))) # 
-- (!\displ|s_addrCounters[2][3]~q\ & (\regFile|DU_mem|s_memory~1597_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1597_combout\,
	datab => \displ|s_addrCounters[2][2]~q\,
	datac => \regFile|DU_mem|s_memory~1595_combout\,
	datad => \displ|s_addrCounters[2][3]~q\,
	combout => \regFile|DU_mem|s_memory~1598_combout\);

-- Location: LCCOMB_X62_Y29_N28
\regFile|DU_mem|s_memory~544feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~544feeder_combout\ = \alu|Mux5~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux5~6_combout\,
	combout => \regFile|DU_mem|s_memory~544feeder_combout\);

-- Location: FF_X62_Y29_N29
\regFile|DU_mem|s_memory~544\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~544feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~544_q\);

-- Location: FF_X73_Y29_N17
\regFile|DU_mem|s_memory~512\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux5~6_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~512_q\);

-- Location: FF_X73_Y29_N11
\regFile|DU_mem|s_memory~448\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux5~6_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~448_q\);

-- Location: LCCOMB_X70_Y25_N26
\regFile|DU_mem|s_memory~480feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~480feeder_combout\ = \alu|Mux5~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux5~6_combout\,
	combout => \regFile|DU_mem|s_memory~480feeder_combout\);

-- Location: FF_X70_Y25_N27
\regFile|DU_mem|s_memory~480\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~480feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~480_q\);

-- Location: LCCOMB_X73_Y29_N10
\regFile|DU_mem|s_memory~1599\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1599_combout\ = (\displ|s_addrCounters[2][1]~q\ & (\displ|s_addrCounters[2][0]~q\)) # (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~480_q\))) # (!\displ|s_addrCounters[2][0]~q\ & 
-- (\regFile|DU_mem|s_memory~448_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \regFile|DU_mem|s_memory~448_q\,
	datad => \regFile|DU_mem|s_memory~480_q\,
	combout => \regFile|DU_mem|s_memory~1599_combout\);

-- Location: LCCOMB_X73_Y29_N16
\regFile|DU_mem|s_memory~1600\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1600_combout\ = (\displ|s_addrCounters[2][1]~q\ & ((\regFile|DU_mem|s_memory~1599_combout\ & (\regFile|DU_mem|s_memory~544_q\)) # (!\regFile|DU_mem|s_memory~1599_combout\ & ((\regFile|DU_mem|s_memory~512_q\))))) # 
-- (!\displ|s_addrCounters[2][1]~q\ & (((\regFile|DU_mem|s_memory~1599_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \regFile|DU_mem|s_memory~544_q\,
	datac => \regFile|DU_mem|s_memory~512_q\,
	datad => \regFile|DU_mem|s_memory~1599_combout\,
	combout => \regFile|DU_mem|s_memory~1600_combout\);

-- Location: LCCOMB_X62_Y29_N30
\regFile|DU_mem|s_memory~1601\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1601_combout\ = (\displ|s_addrCounters[2][2]~q\ & ((\regFile|DU_mem|s_memory~1598_combout\ & ((\regFile|DU_mem|s_memory~1600_combout\))) # (!\regFile|DU_mem|s_memory~1598_combout\ & (\regFile|DU_mem|s_memory~1593_combout\)))) # 
-- (!\displ|s_addrCounters[2][2]~q\ & (((\regFile|DU_mem|s_memory~1598_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1593_combout\,
	datab => \displ|s_addrCounters[2][2]~q\,
	datac => \regFile|DU_mem|s_memory~1598_combout\,
	datad => \regFile|DU_mem|s_memory~1600_combout\,
	combout => \regFile|DU_mem|s_memory~1601_combout\);

-- Location: LCCOMB_X72_Y25_N4
\regFile|DU_mem|s_memory~704feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~704feeder_combout\ = \alu|Mux5~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux5~6_combout\,
	combout => \regFile|DU_mem|s_memory~704feeder_combout\);

-- Location: FF_X72_Y25_N5
\regFile|DU_mem|s_memory~704\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~704feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1555_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~704_q\);

-- Location: FF_X72_Y25_N27
\regFile|DU_mem|s_memory~576\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux5~6_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1557_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~576_q\);

-- Location: LCCOMB_X72_Y25_N26
\regFile|DU_mem|s_memory~1586\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1586_combout\ = (\displ|s_addrCounters[2][3]~q\ & (((\displ|s_addrCounters[2][2]~q\)))) # (!\displ|s_addrCounters[2][3]~q\ & ((\displ|s_addrCounters[2][2]~q\ & (\regFile|DU_mem|s_memory~704_q\)) # (!\displ|s_addrCounters[2][2]~q\ 
-- & ((\regFile|DU_mem|s_memory~576_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \regFile|DU_mem|s_memory~704_q\,
	datac => \regFile|DU_mem|s_memory~576_q\,
	datad => \displ|s_addrCounters[2][2]~q\,
	combout => \regFile|DU_mem|s_memory~1586_combout\);

-- Location: LCCOMB_X63_Y25_N2
\regFile|DU_mem|s_memory~832feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~832feeder_combout\ = \alu|Mux5~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux5~6_combout\,
	combout => \regFile|DU_mem|s_memory~832feeder_combout\);

-- Location: FF_X63_Y25_N3
\regFile|DU_mem|s_memory~832\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~832feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1554_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~832_q\);

-- Location: FF_X63_Y25_N29
\regFile|DU_mem|s_memory~960\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux5~6_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1558_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~960_q\);

-- Location: LCCOMB_X63_Y25_N28
\regFile|DU_mem|s_memory~1587\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1587_combout\ = (\regFile|DU_mem|s_memory~1586_combout\ & (((\regFile|DU_mem|s_memory~960_q\) # (!\displ|s_addrCounters[2][3]~q\)))) # (!\regFile|DU_mem|s_memory~1586_combout\ & (\regFile|DU_mem|s_memory~832_q\ & 
-- ((\displ|s_addrCounters[2][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1586_combout\,
	datab => \regFile|DU_mem|s_memory~832_q\,
	datac => \regFile|DU_mem|s_memory~960_q\,
	datad => \displ|s_addrCounters[2][3]~q\,
	combout => \regFile|DU_mem|s_memory~1587_combout\);

-- Location: LCCOMB_X63_Y26_N14
\regFile|DU_mem|s_memory~896feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~896feeder_combout\ = \alu|Mux5~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux5~6_combout\,
	combout => \regFile|DU_mem|s_memory~896feeder_combout\);

-- Location: FF_X63_Y26_N15
\regFile|DU_mem|s_memory~896\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~896feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1549_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~896_q\);

-- Location: FF_X63_Y26_N5
\regFile|DU_mem|s_memory~1024\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux5~6_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1553_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~1024_q\);

-- Location: LCCOMB_X68_Y26_N10
\regFile|DU_mem|s_memory~768feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~768feeder_combout\ = \alu|Mux5~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux5~6_combout\,
	combout => \regFile|DU_mem|s_memory~768feeder_combout\);

-- Location: FF_X68_Y26_N11
\regFile|DU_mem|s_memory~768\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~768feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1550_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~768_q\);

-- Location: FF_X66_Y26_N7
\regFile|DU_mem|s_memory~640\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux5~6_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1551_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~640_q\);

-- Location: LCCOMB_X66_Y26_N6
\regFile|DU_mem|s_memory~1584\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1584_combout\ = (\displ|s_addrCounters[2][2]~q\ & ((\regFile|DU_mem|s_memory~768_q\) # ((\displ|s_addrCounters[2][3]~q\)))) # (!\displ|s_addrCounters[2][2]~q\ & (((\regFile|DU_mem|s_memory~640_q\ & 
-- !\displ|s_addrCounters[2][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \regFile|DU_mem|s_memory~768_q\,
	datac => \regFile|DU_mem|s_memory~640_q\,
	datad => \displ|s_addrCounters[2][3]~q\,
	combout => \regFile|DU_mem|s_memory~1584_combout\);

-- Location: LCCOMB_X63_Y26_N4
\regFile|DU_mem|s_memory~1585\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1585_combout\ = (\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~1584_combout\ & ((\regFile|DU_mem|s_memory~1024_q\))) # (!\regFile|DU_mem|s_memory~1584_combout\ & (\regFile|DU_mem|s_memory~896_q\)))) # 
-- (!\displ|s_addrCounters[2][3]~q\ & (((\regFile|DU_mem|s_memory~1584_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \regFile|DU_mem|s_memory~896_q\,
	datac => \regFile|DU_mem|s_memory~1024_q\,
	datad => \regFile|DU_mem|s_memory~1584_combout\,
	combout => \regFile|DU_mem|s_memory~1585_combout\);

-- Location: LCCOMB_X63_Y25_N18
\regFile|DU_mem|s_memory~1588\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1588_combout\ = (\displ|s_addrCounters[2][0]~q\ & (((\displ|s_addrCounters[2][1]~q\)))) # (!\displ|s_addrCounters[2][0]~q\ & ((\displ|s_addrCounters[2][1]~q\ & ((\regFile|DU_mem|s_memory~1585_combout\))) # 
-- (!\displ|s_addrCounters[2][1]~q\ & (\regFile|DU_mem|s_memory~1587_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \regFile|DU_mem|s_memory~1587_combout\,
	datac => \regFile|DU_mem|s_memory~1585_combout\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \regFile|DU_mem|s_memory~1588_combout\);

-- Location: LCCOMB_X59_Y26_N12
\regFile|DU_mem|s_memory~736feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~736feeder_combout\ = \alu|Mux5~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux5~6_combout\,
	combout => \regFile|DU_mem|s_memory~736feeder_combout\);

-- Location: FF_X59_Y26_N13
\regFile|DU_mem|s_memory~736\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~736feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1543_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~736_q\);

-- Location: FF_X59_Y26_N31
\regFile|DU_mem|s_memory~992\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux5~6_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1548_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~992_q\);

-- Location: LCCOMB_X67_Y23_N14
\regFile|DU_mem|s_memory~864feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~864feeder_combout\ = \alu|Mux5~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux5~6_combout\,
	combout => \regFile|DU_mem|s_memory~864feeder_combout\);

-- Location: FF_X67_Y23_N15
\regFile|DU_mem|s_memory~864\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~864feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1544_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~864_q\);

-- Location: FF_X67_Y23_N1
\regFile|DU_mem|s_memory~608\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux5~6_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1546_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~608_q\);

-- Location: LCCOMB_X67_Y23_N0
\regFile|DU_mem|s_memory~1582\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1582_combout\ = (\displ|s_addrCounters[2][2]~q\ & (((\displ|s_addrCounters[2][3]~q\)))) # (!\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\ & (\regFile|DU_mem|s_memory~864_q\)) # (!\displ|s_addrCounters[2][3]~q\ 
-- & ((\regFile|DU_mem|s_memory~608_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \regFile|DU_mem|s_memory~864_q\,
	datac => \regFile|DU_mem|s_memory~608_q\,
	datad => \displ|s_addrCounters[2][3]~q\,
	combout => \regFile|DU_mem|s_memory~1582_combout\);

-- Location: LCCOMB_X59_Y26_N30
\regFile|DU_mem|s_memory~1583\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1583_combout\ = (\displ|s_addrCounters[2][2]~q\ & ((\regFile|DU_mem|s_memory~1582_combout\ & ((\regFile|DU_mem|s_memory~992_q\))) # (!\regFile|DU_mem|s_memory~1582_combout\ & (\regFile|DU_mem|s_memory~736_q\)))) # 
-- (!\displ|s_addrCounters[2][2]~q\ & (((\regFile|DU_mem|s_memory~1582_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~736_q\,
	datab => \displ|s_addrCounters[2][2]~q\,
	datac => \regFile|DU_mem|s_memory~992_q\,
	datad => \regFile|DU_mem|s_memory~1582_combout\,
	combout => \regFile|DU_mem|s_memory~1583_combout\);

-- Location: LCCOMB_X75_Y29_N20
\regFile|DU_mem|s_memory~928feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~928feeder_combout\ = \alu|Mux5~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux5~6_combout\,
	combout => \regFile|DU_mem|s_memory~928feeder_combout\);

-- Location: FF_X75_Y29_N21
\regFile|DU_mem|s_memory~928\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~928feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1560_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~928_q\);

-- Location: FF_X68_Y25_N21
\regFile|DU_mem|s_memory~672\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux5~6_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1561_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~672_q\);

-- Location: LCCOMB_X68_Y25_N20
\regFile|DU_mem|s_memory~1589\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1589_combout\ = (\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~928_q\) # ((\displ|s_addrCounters[2][2]~q\)))) # (!\displ|s_addrCounters[2][3]~q\ & (((\regFile|DU_mem|s_memory~672_q\ & 
-- !\displ|s_addrCounters[2][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \regFile|DU_mem|s_memory~928_q\,
	datac => \regFile|DU_mem|s_memory~672_q\,
	datad => \displ|s_addrCounters[2][2]~q\,
	combout => \regFile|DU_mem|s_memory~1589_combout\);

-- Location: FF_X70_Y28_N9
\regFile|DU_mem|s_memory~1056\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux5~6_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1562_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~1056_q\);

-- Location: LCCOMB_X68_Y25_N22
\regFile|DU_mem|s_memory~800feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~800feeder_combout\ = \alu|Mux5~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux5~6_combout\,
	combout => \regFile|DU_mem|s_memory~800feeder_combout\);

-- Location: FF_X68_Y25_N23
\regFile|DU_mem|s_memory~800\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~800feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1559_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~800_q\);

-- Location: LCCOMB_X70_Y28_N8
\regFile|DU_mem|s_memory~1590\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1590_combout\ = (\regFile|DU_mem|s_memory~1589_combout\ & (((\regFile|DU_mem|s_memory~1056_q\)) # (!\displ|s_addrCounters[2][2]~q\))) # (!\regFile|DU_mem|s_memory~1589_combout\ & (\displ|s_addrCounters[2][2]~q\ & 
-- ((\regFile|DU_mem|s_memory~800_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1589_combout\,
	datab => \displ|s_addrCounters[2][2]~q\,
	datac => \regFile|DU_mem|s_memory~1056_q\,
	datad => \regFile|DU_mem|s_memory~800_q\,
	combout => \regFile|DU_mem|s_memory~1590_combout\);

-- Location: LCCOMB_X62_Y29_N22
\regFile|DU_mem|s_memory~1591\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1591_combout\ = (\regFile|DU_mem|s_memory~1588_combout\ & (((\regFile|DU_mem|s_memory~1590_combout\) # (!\displ|s_addrCounters[2][0]~q\)))) # (!\regFile|DU_mem|s_memory~1588_combout\ & (\regFile|DU_mem|s_memory~1583_combout\ & 
-- (\displ|s_addrCounters[2][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1588_combout\,
	datab => \regFile|DU_mem|s_memory~1583_combout\,
	datac => \displ|s_addrCounters[2][0]~q\,
	datad => \regFile|DU_mem|s_memory~1590_combout\,
	combout => \regFile|DU_mem|s_memory~1591_combout\);

-- Location: LCCOMB_X62_Y29_N4
\regFile|DU_mem|readData[26]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|readData[26]~89_combout\ = (\displ|s_addrCounters[2][4]~q\ & (((\regFile|DU_mem|s_memory~1591_combout\)))) # (!\displ|s_addrCounters[2][4]~q\ & (\regFile|DU_mem|s_memory~1601_combout\ & (!\regFile|DU_mem|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1601_combout\,
	datab => \regFile|DU_mem|Equal0~0_combout\,
	datac => \regFile|DU_mem|s_memory~1591_combout\,
	datad => \displ|s_addrCounters[2][4]~q\,
	combout => \regFile|DU_mem|readData[26]~89_combout\);

-- Location: LCCOMB_X68_Y32_N16
\pcUp|s_pc[25]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \pcUp|s_pc[25]~76_combout\ = (\pcUp|s_pc\(25) & (!\pcUp|s_pc[24]~75\)) # (!\pcUp|s_pc\(25) & ((\pcUp|s_pc[24]~75\) # (GND)))
-- \pcUp|s_pc[25]~77\ = CARRY((!\pcUp|s_pc[24]~75\) # (!\pcUp|s_pc\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pcUp|s_pc\(25),
	datad => VCC,
	cin => \pcUp|s_pc[24]~75\,
	combout => \pcUp|s_pc[25]~76_combout\,
	cout => \pcUp|s_pc[25]~77\);

-- Location: FF_X68_Y32_N17
\pcUp|s_pc[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \pcUp|s_pc[25]~76_combout\,
	sclr => \ALT_INV_KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcUp|s_pc\(25));

-- Location: LCCOMB_X68_Y32_N18
\pcUp|s_pc[26]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \pcUp|s_pc[26]~78_combout\ = (\pcUp|s_pc\(26) & (\pcUp|s_pc[25]~77\ $ (GND))) # (!\pcUp|s_pc\(26) & (!\pcUp|s_pc[25]~77\ & VCC))
-- \pcUp|s_pc[26]~79\ = CARRY((\pcUp|s_pc\(26) & !\pcUp|s_pc[25]~77\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pcUp|s_pc\(26),
	datad => VCC,
	cin => \pcUp|s_pc[25]~77\,
	combout => \pcUp|s_pc[26]~78_combout\,
	cout => \pcUp|s_pc[26]~79\);

-- Location: FF_X68_Y32_N19
\pcUp|s_pc[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \pcUp|s_pc[26]~78_combout\,
	sclr => \ALT_INV_KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcUp|s_pc\(26));

-- Location: LCCOMB_X74_Y26_N24
\displ|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux11~0_combout\ = (\SW[1]~input_o\ & ((\regFile|DU_mem|readData[26]~89_combout\) # ((\SW[0]~input_o\)))) # (!\SW[1]~input_o\ & (((\pcUp|s_pc\(26) & !\SW[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|readData[26]~89_combout\,
	datab => \pcUp|s_pc\(26),
	datac => \SW[1]~input_o\,
	datad => \SW[0]~input_o\,
	combout => \displ|Mux11~0_combout\);

-- Location: LCCOMB_X74_Y26_N10
\displ|Mux11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux11~1_combout\ = (\displ|Mux11~0_combout\ & ((\alu|Mux5~7_combout\) # ((\alu|Mux5~5_combout\) # (!\SW[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux5~7_combout\,
	datab => \SW[0]~input_o\,
	datac => \alu|Mux5~5_combout\,
	datad => \displ|Mux11~0_combout\,
	combout => \displ|Mux11~1_combout\);

-- Location: LCCOMB_X72_Y29_N24
\regFile|DU_mem|s_memory~383feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~383feeder_combout\ = \alu|Mux6~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux6~3_combout\,
	combout => \regFile|DU_mem|s_memory~383feeder_combout\);

-- Location: FF_X72_Y29_N25
\regFile|DU_mem|s_memory~383\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~383feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~383_q\);

-- Location: LCCOMB_X72_Y29_N6
\regFile|DU_mem|s_memory~351feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~351feeder_combout\ = \alu|Mux6~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux6~3_combout\,
	combout => \regFile|DU_mem|s_memory~351feeder_combout\);

-- Location: FF_X72_Y29_N7
\regFile|DU_mem|s_memory~351\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~351feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~351_q\);

-- Location: FF_X74_Y29_N25
\regFile|DU_mem|s_memory~319\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux6~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~319_q\);

-- Location: LCCOMB_X74_Y29_N24
\regFile|DU_mem|s_memory~1572\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1572_combout\ = (\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~351_q\) # ((\displ|s_addrCounters[2][1]~q\)))) # (!\displ|s_addrCounters[2][0]~q\ & (((\regFile|DU_mem|s_memory~319_q\ & 
-- !\displ|s_addrCounters[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~351_q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \regFile|DU_mem|s_memory~319_q\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \regFile|DU_mem|s_memory~1572_combout\);

-- Location: FF_X74_Y29_N19
\regFile|DU_mem|s_memory~415\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux6~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~415_q\);

-- Location: LCCOMB_X74_Y29_N18
\regFile|DU_mem|s_memory~1573\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1573_combout\ = (\regFile|DU_mem|s_memory~1572_combout\ & (((\regFile|DU_mem|s_memory~415_q\) # (!\displ|s_addrCounters[2][1]~q\)))) # (!\regFile|DU_mem|s_memory~1572_combout\ & (\regFile|DU_mem|s_memory~383_q\ & 
-- ((\displ|s_addrCounters[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~383_q\,
	datab => \regFile|DU_mem|s_memory~1572_combout\,
	datac => \regFile|DU_mem|s_memory~415_q\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \regFile|DU_mem|s_memory~1573_combout\);

-- Location: LCCOMB_X69_Y28_N16
\regFile|DU_mem|s_memory~127feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~127feeder_combout\ = \alu|Mux6~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux6~3_combout\,
	combout => \regFile|DU_mem|s_memory~127feeder_combout\);

-- Location: FF_X69_Y28_N17
\regFile|DU_mem|s_memory~127\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~127feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~127_q\);

-- Location: FF_X60_Y30_N29
\regFile|DU_mem|s_memory~159\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux6~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~159_q\);

-- Location: LCCOMB_X63_Y27_N0
\regFile|DU_mem|s_memory~95feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~95feeder_combout\ = \alu|Mux6~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux6~3_combout\,
	combout => \regFile|DU_mem|s_memory~95feeder_combout\);

-- Location: FF_X63_Y27_N1
\regFile|DU_mem|s_memory~95\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~95feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~95_q\);

-- Location: FF_X63_Y27_N11
\regFile|DU_mem|s_memory~63\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux6~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~63_q\);

-- Location: LCCOMB_X63_Y27_N10
\regFile|DU_mem|s_memory~1576\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1576_combout\ = (\displ|s_addrCounters[2][1]~q\ & (((\displ|s_addrCounters[2][0]~q\)))) # (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & (\regFile|DU_mem|s_memory~95_q\)) # (!\displ|s_addrCounters[2][0]~q\ & 
-- ((\regFile|DU_mem|s_memory~63_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \regFile|DU_mem|s_memory~95_q\,
	datac => \regFile|DU_mem|s_memory~63_q\,
	datad => \displ|s_addrCounters[2][0]~q\,
	combout => \regFile|DU_mem|s_memory~1576_combout\);

-- Location: LCCOMB_X60_Y30_N28
\regFile|DU_mem|s_memory~1577\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1577_combout\ = (\displ|s_addrCounters[2][1]~q\ & ((\regFile|DU_mem|s_memory~1576_combout\ & ((\regFile|DU_mem|s_memory~159_q\))) # (!\regFile|DU_mem|s_memory~1576_combout\ & (\regFile|DU_mem|s_memory~127_q\)))) # 
-- (!\displ|s_addrCounters[2][1]~q\ & (((\regFile|DU_mem|s_memory~1576_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \regFile|DU_mem|s_memory~127_q\,
	datac => \regFile|DU_mem|s_memory~159_q\,
	datad => \regFile|DU_mem|s_memory~1576_combout\,
	combout => \regFile|DU_mem|s_memory~1577_combout\);

-- Location: LCCOMB_X69_Y26_N22
\regFile|DU_mem|s_memory~223feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~223feeder_combout\ = \alu|Mux6~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux6~3_combout\,
	combout => \regFile|DU_mem|s_memory~223feeder_combout\);

-- Location: FF_X69_Y26_N23
\regFile|DU_mem|s_memory~223\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~223feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~223_q\);

-- Location: FF_X68_Y24_N27
\regFile|DU_mem|s_memory~191\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux6~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~191_q\);

-- Location: FF_X67_Y28_N25
\regFile|DU_mem|s_memory~255\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux6~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~255_q\);

-- Location: LCCOMB_X68_Y24_N26
\regFile|DU_mem|s_memory~1574\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1574_combout\ = (\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\) # ((\regFile|DU_mem|s_memory~255_q\)))) # (!\displ|s_addrCounters[2][1]~q\ & (!\displ|s_addrCounters[2][0]~q\ & 
-- (\regFile|DU_mem|s_memory~191_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \regFile|DU_mem|s_memory~191_q\,
	datad => \regFile|DU_mem|s_memory~255_q\,
	combout => \regFile|DU_mem|s_memory~1574_combout\);

-- Location: FF_X69_Y26_N21
\regFile|DU_mem|s_memory~287\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux6~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~287_q\);

-- Location: LCCOMB_X69_Y26_N20
\regFile|DU_mem|s_memory~1575\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1575_combout\ = (\regFile|DU_mem|s_memory~1574_combout\ & (((\regFile|DU_mem|s_memory~287_q\) # (!\displ|s_addrCounters[2][0]~q\)))) # (!\regFile|DU_mem|s_memory~1574_combout\ & (\regFile|DU_mem|s_memory~223_q\ & 
-- ((\displ|s_addrCounters[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~223_q\,
	datab => \regFile|DU_mem|s_memory~1574_combout\,
	datac => \regFile|DU_mem|s_memory~287_q\,
	datad => \displ|s_addrCounters[2][0]~q\,
	combout => \regFile|DU_mem|s_memory~1575_combout\);

-- Location: LCCOMB_X73_Y26_N26
\regFile|DU_mem|s_memory~1578\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1578_combout\ = (\displ|s_addrCounters[2][2]~q\ & (((\displ|s_addrCounters[2][3]~q\) # (\regFile|DU_mem|s_memory~1575_combout\)))) # (!\displ|s_addrCounters[2][2]~q\ & (\regFile|DU_mem|s_memory~1577_combout\ & 
-- (!\displ|s_addrCounters[2][3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1577_combout\,
	datab => \displ|s_addrCounters[2][2]~q\,
	datac => \displ|s_addrCounters[2][3]~q\,
	datad => \regFile|DU_mem|s_memory~1575_combout\,
	combout => \regFile|DU_mem|s_memory~1578_combout\);

-- Location: FF_X66_Y28_N9
\regFile|DU_mem|s_memory~543\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \alu|Mux6~3_combout\,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~543_q\);

-- Location: FF_X65_Y28_N17
\regFile|DU_mem|s_memory~511\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux6~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~511_q\);

-- Location: FF_X65_Y28_N27
\regFile|DU_mem|s_memory~447\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux6~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~447_q\);

-- Location: LCCOMB_X65_Y28_N26
\regFile|DU_mem|s_memory~1579\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1579_combout\ = (\displ|s_addrCounters[2][0]~q\ & (((\displ|s_addrCounters[2][1]~q\)))) # (!\displ|s_addrCounters[2][0]~q\ & ((\displ|s_addrCounters[2][1]~q\ & (\regFile|DU_mem|s_memory~511_q\)) # (!\displ|s_addrCounters[2][1]~q\ 
-- & ((\regFile|DU_mem|s_memory~447_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \regFile|DU_mem|s_memory~511_q\,
	datac => \regFile|DU_mem|s_memory~447_q\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \regFile|DU_mem|s_memory~1579_combout\);

-- Location: FF_X62_Y28_N9
\regFile|DU_mem|s_memory~479\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux6~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~479_q\);

-- Location: LCCOMB_X62_Y28_N8
\regFile|DU_mem|s_memory~1580\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1580_combout\ = (\regFile|DU_mem|s_memory~1579_combout\ & ((\regFile|DU_mem|s_memory~543_q\) # ((!\displ|s_addrCounters[2][0]~q\)))) # (!\regFile|DU_mem|s_memory~1579_combout\ & (((\regFile|DU_mem|s_memory~479_q\ & 
-- \displ|s_addrCounters[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~543_q\,
	datab => \regFile|DU_mem|s_memory~1579_combout\,
	datac => \regFile|DU_mem|s_memory~479_q\,
	datad => \displ|s_addrCounters[2][0]~q\,
	combout => \regFile|DU_mem|s_memory~1580_combout\);

-- Location: LCCOMB_X73_Y26_N24
\regFile|DU_mem|s_memory~1581\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1581_combout\ = (\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~1578_combout\ & ((\regFile|DU_mem|s_memory~1580_combout\))) # (!\regFile|DU_mem|s_memory~1578_combout\ & (\regFile|DU_mem|s_memory~1573_combout\)))) # 
-- (!\displ|s_addrCounters[2][3]~q\ & (((\regFile|DU_mem|s_memory~1578_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \regFile|DU_mem|s_memory~1573_combout\,
	datac => \regFile|DU_mem|s_memory~1578_combout\,
	datad => \regFile|DU_mem|s_memory~1580_combout\,
	combout => \regFile|DU_mem|s_memory~1581_combout\);

-- Location: LCCOMB_X68_Y26_N12
\regFile|DU_mem|s_memory~767feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~767feeder_combout\ = \alu|Mux6~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux6~3_combout\,
	combout => \regFile|DU_mem|s_memory~767feeder_combout\);

-- Location: FF_X68_Y26_N13
\regFile|DU_mem|s_memory~767\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~767feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1550_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~767_q\);

-- Location: FF_X67_Y26_N23
\regFile|DU_mem|s_memory~1023\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux6~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1553_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~1023_q\);

-- Location: LCCOMB_X69_Y25_N6
\regFile|DU_mem|s_memory~895feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~895feeder_combout\ = \alu|Mux6~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux6~3_combout\,
	combout => \regFile|DU_mem|s_memory~895feeder_combout\);

-- Location: FF_X69_Y25_N7
\regFile|DU_mem|s_memory~895\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~895feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1549_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~895_q\);

-- Location: FF_X69_Y25_N1
\regFile|DU_mem|s_memory~639\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux6~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1551_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~639_q\);

-- Location: LCCOMB_X69_Y25_N0
\regFile|DU_mem|s_memory~1562\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1562_combout\ = (\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~895_q\) # ((\displ|s_addrCounters[2][2]~q\)))) # (!\displ|s_addrCounters[2][3]~q\ & (((\regFile|DU_mem|s_memory~639_q\ & 
-- !\displ|s_addrCounters[2][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~895_q\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \regFile|DU_mem|s_memory~639_q\,
	datad => \displ|s_addrCounters[2][2]~q\,
	combout => \regFile|DU_mem|s_memory~1562_combout\);

-- Location: LCCOMB_X67_Y26_N22
\regFile|DU_mem|s_memory~1563\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1563_combout\ = (\displ|s_addrCounters[2][2]~q\ & ((\regFile|DU_mem|s_memory~1562_combout\ & ((\regFile|DU_mem|s_memory~1023_q\))) # (!\regFile|DU_mem|s_memory~1562_combout\ & (\regFile|DU_mem|s_memory~767_q\)))) # 
-- (!\displ|s_addrCounters[2][2]~q\ & (((\regFile|DU_mem|s_memory~1562_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \regFile|DU_mem|s_memory~767_q\,
	datac => \regFile|DU_mem|s_memory~1023_q\,
	datad => \regFile|DU_mem|s_memory~1562_combout\,
	combout => \regFile|DU_mem|s_memory~1563_combout\);

-- Location: LCCOMB_X73_Y28_N10
\regFile|DU_mem|s_memory~703feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~703feeder_combout\ = \alu|Mux6~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux6~3_combout\,
	combout => \regFile|DU_mem|s_memory~703feeder_combout\);

-- Location: FF_X73_Y28_N11
\regFile|DU_mem|s_memory~703\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~703feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1555_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~703_q\);

-- Location: FF_X73_Y27_N25
\regFile|DU_mem|s_memory~575\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux6~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1557_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~575_q\);

-- Location: LCCOMB_X73_Y27_N18
\regFile|DU_mem|s_memory~831feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~831feeder_combout\ = \alu|Mux6~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux6~3_combout\,
	combout => \regFile|DU_mem|s_memory~831feeder_combout\);

-- Location: FF_X73_Y27_N19
\regFile|DU_mem|s_memory~831\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~831feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1554_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~831_q\);

-- Location: LCCOMB_X73_Y27_N24
\regFile|DU_mem|s_memory~1566\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1566_combout\ = (\displ|s_addrCounters[2][3]~q\ & ((\displ|s_addrCounters[2][2]~q\) # ((\regFile|DU_mem|s_memory~831_q\)))) # (!\displ|s_addrCounters[2][3]~q\ & (!\displ|s_addrCounters[2][2]~q\ & 
-- (\regFile|DU_mem|s_memory~575_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \displ|s_addrCounters[2][2]~q\,
	datac => \regFile|DU_mem|s_memory~575_q\,
	datad => \regFile|DU_mem|s_memory~831_q\,
	combout => \regFile|DU_mem|s_memory~1566_combout\);

-- Location: FF_X73_Y28_N17
\regFile|DU_mem|s_memory~959\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux6~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1558_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~959_q\);

-- Location: LCCOMB_X73_Y28_N16
\regFile|DU_mem|s_memory~1567\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1567_combout\ = (\regFile|DU_mem|s_memory~1566_combout\ & (((\regFile|DU_mem|s_memory~959_q\) # (!\displ|s_addrCounters[2][2]~q\)))) # (!\regFile|DU_mem|s_memory~1566_combout\ & (\regFile|DU_mem|s_memory~703_q\ & 
-- ((\displ|s_addrCounters[2][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~703_q\,
	datab => \regFile|DU_mem|s_memory~1566_combout\,
	datac => \regFile|DU_mem|s_memory~959_q\,
	datad => \displ|s_addrCounters[2][2]~q\,
	combout => \regFile|DU_mem|s_memory~1567_combout\);

-- Location: FF_X72_Y27_N7
\regFile|DU_mem|s_memory~607\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux6~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1546_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~607_q\);

-- Location: LCCOMB_X72_Y27_N12
\regFile|DU_mem|s_memory~735feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~735feeder_combout\ = \alu|Mux6~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux6~3_combout\,
	combout => \regFile|DU_mem|s_memory~735feeder_combout\);

-- Location: FF_X72_Y27_N13
\regFile|DU_mem|s_memory~735\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~735feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1543_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~735_q\);

-- Location: LCCOMB_X72_Y27_N6
\regFile|DU_mem|s_memory~1564\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1564_combout\ = (\displ|s_addrCounters[2][3]~q\ & (\displ|s_addrCounters[2][2]~q\)) # (!\displ|s_addrCounters[2][3]~q\ & ((\displ|s_addrCounters[2][2]~q\ & ((\regFile|DU_mem|s_memory~735_q\))) # (!\displ|s_addrCounters[2][2]~q\ & 
-- (\regFile|DU_mem|s_memory~607_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \displ|s_addrCounters[2][2]~q\,
	datac => \regFile|DU_mem|s_memory~607_q\,
	datad => \regFile|DU_mem|s_memory~735_q\,
	combout => \regFile|DU_mem|s_memory~1564_combout\);

-- Location: LCCOMB_X68_Y27_N20
\regFile|DU_mem|s_memory~863feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~863feeder_combout\ = \alu|Mux6~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux6~3_combout\,
	combout => \regFile|DU_mem|s_memory~863feeder_combout\);

-- Location: FF_X68_Y27_N21
\regFile|DU_mem|s_memory~863\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~863feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1544_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~863_q\);

-- Location: FF_X68_Y27_N3
\regFile|DU_mem|s_memory~991\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux6~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1548_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~991_q\);

-- Location: LCCOMB_X68_Y27_N2
\regFile|DU_mem|s_memory~1565\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1565_combout\ = (\regFile|DU_mem|s_memory~1564_combout\ & (((\regFile|DU_mem|s_memory~991_q\) # (!\displ|s_addrCounters[2][3]~q\)))) # (!\regFile|DU_mem|s_memory~1564_combout\ & (\regFile|DU_mem|s_memory~863_q\ & 
-- ((\displ|s_addrCounters[2][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1564_combout\,
	datab => \regFile|DU_mem|s_memory~863_q\,
	datac => \regFile|DU_mem|s_memory~991_q\,
	datad => \displ|s_addrCounters[2][3]~q\,
	combout => \regFile|DU_mem|s_memory~1565_combout\);

-- Location: LCCOMB_X73_Y28_N6
\regFile|DU_mem|s_memory~1568\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1568_combout\ = (\displ|s_addrCounters[2][0]~q\ & (((\displ|s_addrCounters[2][1]~q\) # (\regFile|DU_mem|s_memory~1565_combout\)))) # (!\displ|s_addrCounters[2][0]~q\ & (\regFile|DU_mem|s_memory~1567_combout\ & 
-- (!\displ|s_addrCounters[2][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \regFile|DU_mem|s_memory~1567_combout\,
	datac => \displ|s_addrCounters[2][1]~q\,
	datad => \regFile|DU_mem|s_memory~1565_combout\,
	combout => \regFile|DU_mem|s_memory~1568_combout\);

-- Location: LCCOMB_X67_Y25_N10
\regFile|DU_mem|s_memory~927feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~927feeder_combout\ = \alu|Mux6~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux6~3_combout\,
	combout => \regFile|DU_mem|s_memory~927feeder_combout\);

-- Location: FF_X67_Y25_N11
\regFile|DU_mem|s_memory~927\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~927feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1560_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~927_q\);

-- Location: FF_X67_Y25_N1
\regFile|DU_mem|s_memory~1055\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux6~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1562_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~1055_q\);

-- Location: LCCOMB_X68_Y25_N14
\regFile|DU_mem|s_memory~799feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~799feeder_combout\ = \alu|Mux6~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux6~3_combout\,
	combout => \regFile|DU_mem|s_memory~799feeder_combout\);

-- Location: FF_X68_Y25_N15
\regFile|DU_mem|s_memory~799\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~799feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1559_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~799_q\);

-- Location: FF_X68_Y25_N9
\regFile|DU_mem|s_memory~671\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux6~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1561_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~671_q\);

-- Location: LCCOMB_X68_Y25_N8
\regFile|DU_mem|s_memory~1569\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1569_combout\ = (\displ|s_addrCounters[2][3]~q\ & (((\displ|s_addrCounters[2][2]~q\)))) # (!\displ|s_addrCounters[2][3]~q\ & ((\displ|s_addrCounters[2][2]~q\ & (\regFile|DU_mem|s_memory~799_q\)) # (!\displ|s_addrCounters[2][2]~q\ 
-- & ((\regFile|DU_mem|s_memory~671_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \regFile|DU_mem|s_memory~799_q\,
	datac => \regFile|DU_mem|s_memory~671_q\,
	datad => \displ|s_addrCounters[2][2]~q\,
	combout => \regFile|DU_mem|s_memory~1569_combout\);

-- Location: LCCOMB_X67_Y25_N0
\regFile|DU_mem|s_memory~1570\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1570_combout\ = (\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~1569_combout\ & ((\regFile|DU_mem|s_memory~1055_q\))) # (!\regFile|DU_mem|s_memory~1569_combout\ & (\regFile|DU_mem|s_memory~927_q\)))) # 
-- (!\displ|s_addrCounters[2][3]~q\ & (((\regFile|DU_mem|s_memory~1569_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~927_q\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \regFile|DU_mem|s_memory~1055_q\,
	datad => \regFile|DU_mem|s_memory~1569_combout\,
	combout => \regFile|DU_mem|s_memory~1570_combout\);

-- Location: LCCOMB_X73_Y26_N4
\regFile|DU_mem|s_memory~1571\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1571_combout\ = (\regFile|DU_mem|s_memory~1568_combout\ & (((\regFile|DU_mem|s_memory~1570_combout\) # (!\displ|s_addrCounters[2][1]~q\)))) # (!\regFile|DU_mem|s_memory~1568_combout\ & (\regFile|DU_mem|s_memory~1563_combout\ & 
-- (\displ|s_addrCounters[2][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1563_combout\,
	datab => \regFile|DU_mem|s_memory~1568_combout\,
	datac => \displ|s_addrCounters[2][1]~q\,
	datad => \regFile|DU_mem|s_memory~1570_combout\,
	combout => \regFile|DU_mem|s_memory~1571_combout\);

-- Location: LCCOMB_X73_Y26_N30
\regFile|DU_mem|readData[25]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|readData[25]~88_combout\ = (\displ|s_addrCounters[2][4]~q\ & (((\regFile|DU_mem|s_memory~1571_combout\)))) # (!\displ|s_addrCounters[2][4]~q\ & (\regFile|DU_mem|s_memory~1581_combout\ & ((!\regFile|DU_mem|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][4]~q\,
	datab => \regFile|DU_mem|s_memory~1581_combout\,
	datac => \regFile|DU_mem|s_memory~1571_combout\,
	datad => \regFile|DU_mem|Equal0~0_combout\,
	combout => \regFile|DU_mem|readData[25]~88_combout\);

-- Location: LCCOMB_X74_Y26_N20
\displ|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux12~0_combout\ = (\SW[1]~input_o\ & ((\SW[0]~input_o\))) # (!\SW[1]~input_o\ & (\pcUp|s_pc\(25) & !\SW[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[1]~input_o\,
	datac => \pcUp|s_pc\(25),
	datad => \SW[0]~input_o\,
	combout => \displ|Mux12~0_combout\);

-- Location: LCCOMB_X74_Y26_N22
\displ|Mux12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux12~1_combout\ = (\SW[1]~input_o\ & ((\displ|Mux12~0_combout\ & (\alu|Mux6~3_combout\)) # (!\displ|Mux12~0_combout\ & ((\regFile|DU_mem|readData[25]~88_combout\))))) # (!\SW[1]~input_o\ & (((\displ|Mux12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux6~3_combout\,
	datab => \regFile|DU_mem|readData[25]~88_combout\,
	datac => \SW[1]~input_o\,
	datad => \displ|Mux12~0_combout\,
	combout => \displ|Mux12~1_combout\);

-- Location: LCCOMB_X65_Y25_N12
\regFile|DU_mem|s_memory~225feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~225feeder_combout\ = \alu|Mux4~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux4~3_combout\,
	combout => \regFile|DU_mem|s_memory~225feeder_combout\);

-- Location: FF_X65_Y25_N13
\regFile|DU_mem|s_memory~225\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~225feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~225_q\);

-- Location: FF_X65_Y25_N11
\regFile|DU_mem|s_memory~289\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux4~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~289_q\);

-- Location: FF_X69_Y29_N3
\regFile|DU_mem|s_memory~257\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux4~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~257_q\);

-- Location: FF_X68_Y29_N21
\regFile|DU_mem|s_memory~193\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux4~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~193_q\);

-- Location: LCCOMB_X68_Y29_N20
\regFile|DU_mem|s_memory~1614\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1614_combout\ = (\displ|s_addrCounters[2][0]~q\ & (((\displ|s_addrCounters[2][1]~q\)))) # (!\displ|s_addrCounters[2][0]~q\ & ((\displ|s_addrCounters[2][1]~q\ & (\regFile|DU_mem|s_memory~257_q\)) # (!\displ|s_addrCounters[2][1]~q\ 
-- & ((\regFile|DU_mem|s_memory~193_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~257_q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \regFile|DU_mem|s_memory~193_q\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \regFile|DU_mem|s_memory~1614_combout\);

-- Location: LCCOMB_X65_Y25_N10
\regFile|DU_mem|s_memory~1615\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1615_combout\ = (\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~1614_combout\ & ((\regFile|DU_mem|s_memory~289_q\))) # (!\regFile|DU_mem|s_memory~1614_combout\ & (\regFile|DU_mem|s_memory~225_q\)))) # 
-- (!\displ|s_addrCounters[2][0]~q\ & (((\regFile|DU_mem|s_memory~1614_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~225_q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \regFile|DU_mem|s_memory~289_q\,
	datad => \regFile|DU_mem|s_memory~1614_combout\,
	combout => \regFile|DU_mem|s_memory~1615_combout\);

-- Location: FF_X60_Y29_N15
\regFile|DU_mem|s_memory~65\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux4~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~65_q\);

-- Location: LCCOMB_X60_Y29_N24
\regFile|DU_mem|s_memory~97feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~97feeder_combout\ = \alu|Mux4~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux4~3_combout\,
	combout => \regFile|DU_mem|s_memory~97feeder_combout\);

-- Location: FF_X60_Y29_N25
\regFile|DU_mem|s_memory~97\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~97feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~97_q\);

-- Location: LCCOMB_X60_Y29_N14
\regFile|DU_mem|s_memory~1616\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1616_combout\ = (\displ|s_addrCounters[2][0]~q\ & ((\displ|s_addrCounters[2][1]~q\) # ((\regFile|DU_mem|s_memory~97_q\)))) # (!\displ|s_addrCounters[2][0]~q\ & (!\displ|s_addrCounters[2][1]~q\ & (\regFile|DU_mem|s_memory~65_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \displ|s_addrCounters[2][1]~q\,
	datac => \regFile|DU_mem|s_memory~65_q\,
	datad => \regFile|DU_mem|s_memory~97_q\,
	combout => \regFile|DU_mem|s_memory~1616_combout\);

-- Location: LCCOMB_X70_Y27_N14
\regFile|DU_mem|s_memory~129feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~129feeder_combout\ = \alu|Mux4~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux4~3_combout\,
	combout => \regFile|DU_mem|s_memory~129feeder_combout\);

-- Location: FF_X70_Y27_N15
\regFile|DU_mem|s_memory~129\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~129feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~129_q\);

-- Location: FF_X62_Y28_N19
\regFile|DU_mem|s_memory~161\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux4~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~161_q\);

-- Location: LCCOMB_X62_Y28_N18
\regFile|DU_mem|s_memory~1617\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1617_combout\ = (\regFile|DU_mem|s_memory~1616_combout\ & (((\regFile|DU_mem|s_memory~161_q\) # (!\displ|s_addrCounters[2][1]~q\)))) # (!\regFile|DU_mem|s_memory~1616_combout\ & (\regFile|DU_mem|s_memory~129_q\ & 
-- ((\displ|s_addrCounters[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1616_combout\,
	datab => \regFile|DU_mem|s_memory~129_q\,
	datac => \regFile|DU_mem|s_memory~161_q\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \regFile|DU_mem|s_memory~1617_combout\);

-- Location: LCCOMB_X65_Y25_N20
\regFile|DU_mem|s_memory~1618\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1618_combout\ = (\displ|s_addrCounters[2][3]~q\ & (((\displ|s_addrCounters[2][2]~q\)))) # (!\displ|s_addrCounters[2][3]~q\ & ((\displ|s_addrCounters[2][2]~q\ & (\regFile|DU_mem|s_memory~1615_combout\)) # 
-- (!\displ|s_addrCounters[2][2]~q\ & ((\regFile|DU_mem|s_memory~1617_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1615_combout\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \displ|s_addrCounters[2][2]~q\,
	datad => \regFile|DU_mem|s_memory~1617_combout\,
	combout => \regFile|DU_mem|s_memory~1618_combout\);

-- Location: FF_X73_Y29_N15
\regFile|DU_mem|s_memory~449\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux4~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~449_q\);

-- Location: LCCOMB_X73_Y29_N0
\regFile|DU_mem|s_memory~513feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~513feeder_combout\ = \alu|Mux4~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux4~3_combout\,
	combout => \regFile|DU_mem|s_memory~513feeder_combout\);

-- Location: FF_X73_Y29_N1
\regFile|DU_mem|s_memory~513\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~513feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~513_q\);

-- Location: LCCOMB_X73_Y29_N14
\regFile|DU_mem|s_memory~1619\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1619_combout\ = (\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\) # ((\regFile|DU_mem|s_memory~513_q\)))) # (!\displ|s_addrCounters[2][1]~q\ & (!\displ|s_addrCounters[2][0]~q\ & 
-- (\regFile|DU_mem|s_memory~449_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \regFile|DU_mem|s_memory~449_q\,
	datad => \regFile|DU_mem|s_memory~513_q\,
	combout => \regFile|DU_mem|s_memory~1619_combout\);

-- Location: FF_X69_Y27_N5
\regFile|DU_mem|s_memory~481\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux4~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~481_q\);

-- Location: FF_X68_Y29_N23
\regFile|DU_mem|s_memory~545\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \alu|Mux4~3_combout\,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~545_q\);

-- Location: LCCOMB_X69_Y27_N4
\regFile|DU_mem|s_memory~1620\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1620_combout\ = (\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~1619_combout\ & ((\regFile|DU_mem|s_memory~545_q\))) # (!\regFile|DU_mem|s_memory~1619_combout\ & (\regFile|DU_mem|s_memory~481_q\)))) # 
-- (!\displ|s_addrCounters[2][0]~q\ & (\regFile|DU_mem|s_memory~1619_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \regFile|DU_mem|s_memory~1619_combout\,
	datac => \regFile|DU_mem|s_memory~481_q\,
	datad => \regFile|DU_mem|s_memory~545_q\,
	combout => \regFile|DU_mem|s_memory~1620_combout\);

-- Location: LCCOMB_X72_Y29_N2
\regFile|DU_mem|s_memory~353feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~353feeder_combout\ = \alu|Mux4~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux4~3_combout\,
	combout => \regFile|DU_mem|s_memory~353feeder_combout\);

-- Location: FF_X72_Y29_N3
\regFile|DU_mem|s_memory~353\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~353feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~353_q\);

-- Location: FF_X74_Y29_N7
\regFile|DU_mem|s_memory~321\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux4~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~321_q\);

-- Location: LCCOMB_X74_Y29_N6
\regFile|DU_mem|s_memory~1612\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1612_combout\ = (\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~353_q\) # ((\displ|s_addrCounters[2][1]~q\)))) # (!\displ|s_addrCounters[2][0]~q\ & (((\regFile|DU_mem|s_memory~321_q\ & 
-- !\displ|s_addrCounters[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~353_q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \regFile|DU_mem|s_memory~321_q\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \regFile|DU_mem|s_memory~1612_combout\);

-- Location: LCCOMB_X72_Y29_N20
\regFile|DU_mem|s_memory~385feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~385feeder_combout\ = \alu|Mux4~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux4~3_combout\,
	combout => \regFile|DU_mem|s_memory~385feeder_combout\);

-- Location: FF_X72_Y29_N21
\regFile|DU_mem|s_memory~385\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~385feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~385_q\);

-- Location: FF_X74_Y29_N5
\regFile|DU_mem|s_memory~417\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux4~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~417_q\);

-- Location: LCCOMB_X74_Y29_N4
\regFile|DU_mem|s_memory~1613\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1613_combout\ = (\regFile|DU_mem|s_memory~1612_combout\ & (((\regFile|DU_mem|s_memory~417_q\) # (!\displ|s_addrCounters[2][1]~q\)))) # (!\regFile|DU_mem|s_memory~1612_combout\ & (\regFile|DU_mem|s_memory~385_q\ & 
-- ((\displ|s_addrCounters[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1612_combout\,
	datab => \regFile|DU_mem|s_memory~385_q\,
	datac => \regFile|DU_mem|s_memory~417_q\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \regFile|DU_mem|s_memory~1613_combout\);

-- Location: LCCOMB_X72_Y25_N0
\regFile|DU_mem|s_memory~1621\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1621_combout\ = (\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~1618_combout\ & (\regFile|DU_mem|s_memory~1620_combout\)) # (!\regFile|DU_mem|s_memory~1618_combout\ & ((\regFile|DU_mem|s_memory~1613_combout\))))) # 
-- (!\displ|s_addrCounters[2][3]~q\ & (\regFile|DU_mem|s_memory~1618_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \regFile|DU_mem|s_memory~1618_combout\,
	datac => \regFile|DU_mem|s_memory~1620_combout\,
	datad => \regFile|DU_mem|s_memory~1613_combout\,
	combout => \regFile|DU_mem|s_memory~1621_combout\);

-- Location: LCCOMB_X68_Y26_N4
\regFile|DU_mem|s_memory~769feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~769feeder_combout\ = \alu|Mux4~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux4~3_combout\,
	combout => \regFile|DU_mem|s_memory~769feeder_combout\);

-- Location: FF_X68_Y26_N5
\regFile|DU_mem|s_memory~769\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~769feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1550_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~769_q\);

-- Location: LCCOMB_X67_Y26_N24
\regFile|DU_mem|s_memory~897feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~897feeder_combout\ = \alu|Mux4~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux4~3_combout\,
	combout => \regFile|DU_mem|s_memory~897feeder_combout\);

-- Location: FF_X67_Y26_N25
\regFile|DU_mem|s_memory~897\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~897feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1549_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~897_q\);

-- Location: FF_X68_Y26_N15
\regFile|DU_mem|s_memory~641\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux4~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1551_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~641_q\);

-- Location: LCCOMB_X68_Y26_N14
\regFile|DU_mem|s_memory~1602\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1602_combout\ = (\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~897_q\) # ((\displ|s_addrCounters[2][2]~q\)))) # (!\displ|s_addrCounters[2][3]~q\ & (((\regFile|DU_mem|s_memory~641_q\ & 
-- !\displ|s_addrCounters[2][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \regFile|DU_mem|s_memory~897_q\,
	datac => \regFile|DU_mem|s_memory~641_q\,
	datad => \displ|s_addrCounters[2][2]~q\,
	combout => \regFile|DU_mem|s_memory~1602_combout\);

-- Location: FF_X67_Y26_N15
\regFile|DU_mem|s_memory~1025\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux4~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1553_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~1025_q\);

-- Location: LCCOMB_X67_Y26_N14
\regFile|DU_mem|s_memory~1603\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1603_combout\ = (\regFile|DU_mem|s_memory~1602_combout\ & (((\regFile|DU_mem|s_memory~1025_q\) # (!\displ|s_addrCounters[2][2]~q\)))) # (!\regFile|DU_mem|s_memory~1602_combout\ & (\regFile|DU_mem|s_memory~769_q\ & 
-- ((\displ|s_addrCounters[2][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~769_q\,
	datab => \regFile|DU_mem|s_memory~1602_combout\,
	datac => \regFile|DU_mem|s_memory~1025_q\,
	datad => \displ|s_addrCounters[2][2]~q\,
	combout => \regFile|DU_mem|s_memory~1603_combout\);

-- Location: LCCOMB_X68_Y27_N8
\regFile|DU_mem|s_memory~865feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~865feeder_combout\ = \alu|Mux4~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux4~3_combout\,
	combout => \regFile|DU_mem|s_memory~865feeder_combout\);

-- Location: FF_X68_Y27_N9
\regFile|DU_mem|s_memory~865\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~865feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1544_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~865_q\);

-- Location: FF_X68_Y27_N31
\regFile|DU_mem|s_memory~993\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux4~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1548_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~993_q\);

-- Location: LCCOMB_X68_Y23_N18
\regFile|DU_mem|s_memory~737feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~737feeder_combout\ = \alu|Mux4~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux4~3_combout\,
	combout => \regFile|DU_mem|s_memory~737feeder_combout\);

-- Location: FF_X68_Y23_N19
\regFile|DU_mem|s_memory~737\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~737feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1543_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~737_q\);

-- Location: FF_X67_Y23_N19
\regFile|DU_mem|s_memory~609\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux4~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1546_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~609_q\);

-- Location: LCCOMB_X67_Y23_N18
\regFile|DU_mem|s_memory~1604\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1604_combout\ = (\displ|s_addrCounters[2][2]~q\ & ((\regFile|DU_mem|s_memory~737_q\) # ((\displ|s_addrCounters[2][3]~q\)))) # (!\displ|s_addrCounters[2][2]~q\ & (((\regFile|DU_mem|s_memory~609_q\ & 
-- !\displ|s_addrCounters[2][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \regFile|DU_mem|s_memory~737_q\,
	datac => \regFile|DU_mem|s_memory~609_q\,
	datad => \displ|s_addrCounters[2][3]~q\,
	combout => \regFile|DU_mem|s_memory~1604_combout\);

-- Location: LCCOMB_X68_Y27_N30
\regFile|DU_mem|s_memory~1605\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1605_combout\ = (\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~1604_combout\ & ((\regFile|DU_mem|s_memory~993_q\))) # (!\regFile|DU_mem|s_memory~1604_combout\ & (\regFile|DU_mem|s_memory~865_q\)))) # 
-- (!\displ|s_addrCounters[2][3]~q\ & (((\regFile|DU_mem|s_memory~1604_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \regFile|DU_mem|s_memory~865_q\,
	datac => \regFile|DU_mem|s_memory~993_q\,
	datad => \regFile|DU_mem|s_memory~1604_combout\,
	combout => \regFile|DU_mem|s_memory~1605_combout\);

-- Location: LCCOMB_X72_Y25_N16
\regFile|DU_mem|s_memory~705feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~705feeder_combout\ = \alu|Mux4~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux4~3_combout\,
	combout => \regFile|DU_mem|s_memory~705feeder_combout\);

-- Location: FF_X72_Y25_N17
\regFile|DU_mem|s_memory~705\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~705feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1555_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~705_q\);

-- Location: FF_X72_Y28_N7
\regFile|DU_mem|s_memory~961\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux4~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1558_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~961_q\);

-- Location: FF_X72_Y25_N11
\regFile|DU_mem|s_memory~577\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux4~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1557_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~577_q\);

-- Location: LCCOMB_X72_Y28_N16
\regFile|DU_mem|s_memory~833feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~833feeder_combout\ = \alu|Mux4~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux4~3_combout\,
	combout => \regFile|DU_mem|s_memory~833feeder_combout\);

-- Location: FF_X72_Y28_N17
\regFile|DU_mem|s_memory~833\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~833feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1554_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~833_q\);

-- Location: LCCOMB_X72_Y25_N10
\regFile|DU_mem|s_memory~1606\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1606_combout\ = (\displ|s_addrCounters[2][3]~q\ & ((\displ|s_addrCounters[2][2]~q\) # ((\regFile|DU_mem|s_memory~833_q\)))) # (!\displ|s_addrCounters[2][3]~q\ & (!\displ|s_addrCounters[2][2]~q\ & 
-- (\regFile|DU_mem|s_memory~577_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \displ|s_addrCounters[2][2]~q\,
	datac => \regFile|DU_mem|s_memory~577_q\,
	datad => \regFile|DU_mem|s_memory~833_q\,
	combout => \regFile|DU_mem|s_memory~1606_combout\);

-- Location: LCCOMB_X72_Y28_N6
\regFile|DU_mem|s_memory~1607\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1607_combout\ = (\displ|s_addrCounters[2][2]~q\ & ((\regFile|DU_mem|s_memory~1606_combout\ & ((\regFile|DU_mem|s_memory~961_q\))) # (!\regFile|DU_mem|s_memory~1606_combout\ & (\regFile|DU_mem|s_memory~705_q\)))) # 
-- (!\displ|s_addrCounters[2][2]~q\ & (((\regFile|DU_mem|s_memory~1606_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \regFile|DU_mem|s_memory~705_q\,
	datac => \regFile|DU_mem|s_memory~961_q\,
	datad => \regFile|DU_mem|s_memory~1606_combout\,
	combout => \regFile|DU_mem|s_memory~1607_combout\);

-- Location: LCCOMB_X72_Y26_N4
\regFile|DU_mem|s_memory~1608\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1608_combout\ = (\displ|s_addrCounters[2][1]~q\ & (\displ|s_addrCounters[2][0]~q\)) # (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & (\regFile|DU_mem|s_memory~1605_combout\)) # 
-- (!\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~1607_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \regFile|DU_mem|s_memory~1605_combout\,
	datad => \regFile|DU_mem|s_memory~1607_combout\,
	combout => \regFile|DU_mem|s_memory~1608_combout\);

-- Location: LCCOMB_X72_Y26_N26
\regFile|DU_mem|s_memory~929feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~929feeder_combout\ = \alu|Mux4~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux4~3_combout\,
	combout => \regFile|DU_mem|s_memory~929feeder_combout\);

-- Location: FF_X72_Y26_N27
\regFile|DU_mem|s_memory~929\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~929feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1560_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~929_q\);

-- Location: FF_X72_Y26_N21
\regFile|DU_mem|s_memory~1057\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux4~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1562_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~1057_q\);

-- Location: LCCOMB_X68_Y25_N26
\regFile|DU_mem|s_memory~801feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~801feeder_combout\ = \alu|Mux4~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux4~3_combout\,
	combout => \regFile|DU_mem|s_memory~801feeder_combout\);

-- Location: FF_X68_Y25_N27
\regFile|DU_mem|s_memory~801\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~801feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1559_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~801_q\);

-- Location: FF_X68_Y25_N5
\regFile|DU_mem|s_memory~673\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux4~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1561_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~673_q\);

-- Location: LCCOMB_X68_Y25_N4
\regFile|DU_mem|s_memory~1609\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1609_combout\ = (\displ|s_addrCounters[2][3]~q\ & (((\displ|s_addrCounters[2][2]~q\)))) # (!\displ|s_addrCounters[2][3]~q\ & ((\displ|s_addrCounters[2][2]~q\ & (\regFile|DU_mem|s_memory~801_q\)) # (!\displ|s_addrCounters[2][2]~q\ 
-- & ((\regFile|DU_mem|s_memory~673_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \regFile|DU_mem|s_memory~801_q\,
	datac => \regFile|DU_mem|s_memory~673_q\,
	datad => \displ|s_addrCounters[2][2]~q\,
	combout => \regFile|DU_mem|s_memory~1609_combout\);

-- Location: LCCOMB_X72_Y26_N20
\regFile|DU_mem|s_memory~1610\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1610_combout\ = (\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~1609_combout\ & ((\regFile|DU_mem|s_memory~1057_q\))) # (!\regFile|DU_mem|s_memory~1609_combout\ & (\regFile|DU_mem|s_memory~929_q\)))) # 
-- (!\displ|s_addrCounters[2][3]~q\ & (((\regFile|DU_mem|s_memory~1609_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~929_q\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \regFile|DU_mem|s_memory~1057_q\,
	datad => \regFile|DU_mem|s_memory~1609_combout\,
	combout => \regFile|DU_mem|s_memory~1610_combout\);

-- Location: LCCOMB_X72_Y26_N6
\regFile|DU_mem|s_memory~1611\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1611_combout\ = (\regFile|DU_mem|s_memory~1608_combout\ & (((\regFile|DU_mem|s_memory~1610_combout\) # (!\displ|s_addrCounters[2][1]~q\)))) # (!\regFile|DU_mem|s_memory~1608_combout\ & (\regFile|DU_mem|s_memory~1603_combout\ & 
-- (\displ|s_addrCounters[2][1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1603_combout\,
	datab => \regFile|DU_mem|s_memory~1608_combout\,
	datac => \displ|s_addrCounters[2][1]~q\,
	datad => \regFile|DU_mem|s_memory~1610_combout\,
	combout => \regFile|DU_mem|s_memory~1611_combout\);

-- Location: LCCOMB_X72_Y26_N8
\regFile|DU_mem|readData[27]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|readData[27]~90_combout\ = (\displ|s_addrCounters[2][4]~q\ & (((\regFile|DU_mem|s_memory~1611_combout\)))) # (!\displ|s_addrCounters[2][4]~q\ & (\regFile|DU_mem|s_memory~1621_combout\ & (!\regFile|DU_mem|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][4]~q\,
	datab => \regFile|DU_mem|s_memory~1621_combout\,
	datac => \regFile|DU_mem|Equal0~0_combout\,
	datad => \regFile|DU_mem|s_memory~1611_combout\,
	combout => \regFile|DU_mem|readData[27]~90_combout\);

-- Location: LCCOMB_X68_Y32_N20
\pcUp|s_pc[27]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \pcUp|s_pc[27]~80_combout\ = (\pcUp|s_pc\(27) & (!\pcUp|s_pc[26]~79\)) # (!\pcUp|s_pc\(27) & ((\pcUp|s_pc[26]~79\) # (GND)))
-- \pcUp|s_pc[27]~81\ = CARRY((!\pcUp|s_pc[26]~79\) # (!\pcUp|s_pc\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pcUp|s_pc\(27),
	datad => VCC,
	cin => \pcUp|s_pc[26]~79\,
	combout => \pcUp|s_pc[27]~80_combout\,
	cout => \pcUp|s_pc[27]~81\);

-- Location: FF_X68_Y32_N21
\pcUp|s_pc[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \pcUp|s_pc[27]~80_combout\,
	sclr => \ALT_INV_KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcUp|s_pc\(27));

-- Location: LCCOMB_X76_Y22_N24
\displ|Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux10~0_combout\ = (\SW[0]~input_o\ & ((\intMem|Mux27~0_combout\) # ((\SW[1]~input_o\)))) # (!\SW[0]~input_o\ & (((\pcUp|s_pc\(27) & !\SW[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \intMem|Mux27~0_combout\,
	datac => \pcUp|s_pc\(27),
	datad => \SW[1]~input_o\,
	combout => \displ|Mux10~0_combout\);

-- Location: LCCOMB_X76_Y22_N10
\displ|Mux10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux10~1_combout\ = (\SW[1]~input_o\ & ((\displ|Mux10~0_combout\ & ((\alu|Mux4~3_combout\))) # (!\displ|Mux10~0_combout\ & (\regFile|DU_mem|readData[27]~90_combout\)))) # (!\SW[1]~input_o\ & (((\displ|Mux10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|readData[27]~90_combout\,
	datab => \SW[1]~input_o\,
	datac => \alu|Mux4~3_combout\,
	datad => \displ|Mux10~0_combout\,
	combout => \displ|Mux10~1_combout\);

-- Location: LCCOMB_X74_Y15_N28
\displ|Mux94~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux94~0_combout\ = (\displ|Mux11~1_combout\ & (!\displ|Mux12~1_combout\ & (\displ|Mux13~1_combout\ $ (!\displ|Mux10~1_combout\)))) # (!\displ|Mux11~1_combout\ & (\displ|Mux13~1_combout\ & (\displ|Mux12~1_combout\ $ (!\displ|Mux10~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux13~1_combout\,
	datab => \displ|Mux11~1_combout\,
	datac => \displ|Mux12~1_combout\,
	datad => \displ|Mux10~1_combout\,
	combout => \displ|Mux94~0_combout\);

-- Location: LCCOMB_X74_Y15_N14
\displ|disp6[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|disp6[0]~0_combout\ = (\SW[2]~input_o\ & (((\SW[1]~input_o\ & \SW[0]~input_o\)))) # (!\SW[2]~input_o\ & (\displ|Mux94~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux94~0_combout\,
	datab => \SW[2]~input_o\,
	datac => \SW[1]~input_o\,
	datad => \SW[0]~input_o\,
	combout => \displ|disp6[0]~0_combout\);

-- Location: LCCOMB_X74_Y15_N12
\displ|Mux93~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux93~0_combout\ = (\displ|Mux12~1_combout\ & ((\displ|Mux13~1_combout\ & ((\displ|Mux10~1_combout\))) # (!\displ|Mux13~1_combout\ & (\displ|Mux11~1_combout\)))) # (!\displ|Mux12~1_combout\ & (\displ|Mux11~1_combout\ & (\displ|Mux13~1_combout\ $ 
-- (\displ|Mux10~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux13~1_combout\,
	datab => \displ|Mux11~1_combout\,
	datac => \displ|Mux12~1_combout\,
	datad => \displ|Mux10~1_combout\,
	combout => \displ|Mux93~0_combout\);

-- Location: LCCOMB_X74_Y15_N18
\displ|disp6[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|disp6[1]~1_combout\ = (\SW[2]~input_o\ & ((\SW[1]~input_o\ $ (\SW[0]~input_o\)))) # (!\SW[2]~input_o\ & (\displ|Mux93~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux93~0_combout\,
	datab => \SW[2]~input_o\,
	datac => \SW[1]~input_o\,
	datad => \SW[0]~input_o\,
	combout => \displ|disp6[1]~1_combout\);

-- Location: LCCOMB_X74_Y15_N0
\displ|Mux92~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux92~0_combout\ = (\displ|Mux11~1_combout\ & (\displ|Mux10~1_combout\ & ((\displ|Mux12~1_combout\) # (!\displ|Mux13~1_combout\)))) # (!\displ|Mux11~1_combout\ & (!\displ|Mux13~1_combout\ & (\displ|Mux12~1_combout\ & !\displ|Mux10~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux13~1_combout\,
	datab => \displ|Mux11~1_combout\,
	datac => \displ|Mux12~1_combout\,
	datad => \displ|Mux10~1_combout\,
	combout => \displ|Mux92~0_combout\);

-- Location: LCCOMB_X74_Y15_N10
\displ|disp6[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|disp6[2]~2_combout\ = (\SW[2]~input_o\ & (((!\SW[0]~input_o\) # (!\SW[1]~input_o\)))) # (!\SW[2]~input_o\ & (\displ|Mux92~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux92~0_combout\,
	datab => \SW[2]~input_o\,
	datac => \SW[1]~input_o\,
	datad => \SW[0]~input_o\,
	combout => \displ|disp6[2]~2_combout\);

-- Location: LCCOMB_X74_Y15_N16
\displ|Mux91~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux91~0_combout\ = (\displ|Mux12~1_combout\ & ((\displ|Mux13~1_combout\ & (\displ|Mux11~1_combout\)) # (!\displ|Mux13~1_combout\ & (!\displ|Mux11~1_combout\ & \displ|Mux10~1_combout\)))) # (!\displ|Mux12~1_combout\ & (!\displ|Mux10~1_combout\ & 
-- (\displ|Mux13~1_combout\ $ (\displ|Mux11~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000010000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux13~1_combout\,
	datab => \displ|Mux11~1_combout\,
	datac => \displ|Mux12~1_combout\,
	datad => \displ|Mux10~1_combout\,
	combout => \displ|Mux91~0_combout\);

-- Location: LCCOMB_X74_Y15_N26
\displ|disp6[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|disp6[3]~3_combout\ = (\SW[2]~input_o\ & ((!\SW[0]~input_o\))) # (!\SW[2]~input_o\ & (\displ|Mux91~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[2]~input_o\,
	datac => \displ|Mux91~0_combout\,
	datad => \SW[0]~input_o\,
	combout => \displ|disp6[3]~3_combout\);

-- Location: LCCOMB_X74_Y15_N4
\displ|Mux90~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux90~0_combout\ = (\displ|Mux12~1_combout\ & (\displ|Mux13~1_combout\ & ((!\displ|Mux10~1_combout\)))) # (!\displ|Mux12~1_combout\ & ((\displ|Mux11~1_combout\ & ((!\displ|Mux10~1_combout\))) # (!\displ|Mux11~1_combout\ & 
-- (\displ|Mux13~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux13~1_combout\,
	datab => \displ|Mux11~1_combout\,
	datac => \displ|Mux12~1_combout\,
	datad => \displ|Mux10~1_combout\,
	combout => \displ|Mux90~0_combout\);

-- Location: LCCOMB_X74_Y15_N30
\displ|disp6[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|disp6[4]~4_combout\ = (\displ|Mux90~0_combout\ & !\SW[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \displ|Mux90~0_combout\,
	datad => \SW[2]~input_o\,
	combout => \displ|disp6[4]~4_combout\);

-- Location: LCCOMB_X74_Y15_N20
\displ|Mux89~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux89~0_combout\ = (\displ|Mux13~1_combout\ & (\displ|Mux10~1_combout\ $ (((\displ|Mux12~1_combout\) # (!\displ|Mux11~1_combout\))))) # (!\displ|Mux13~1_combout\ & (!\displ|Mux11~1_combout\ & (\displ|Mux12~1_combout\ & !\displ|Mux10~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux13~1_combout\,
	datab => \displ|Mux11~1_combout\,
	datac => \displ|Mux12~1_combout\,
	datad => \displ|Mux10~1_combout\,
	combout => \displ|Mux89~0_combout\);

-- Location: LCCOMB_X74_Y15_N2
\displ|disp6[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|disp6[5]~5_combout\ = (\SW[2]~input_o\ & (((\SW[1]~input_o\ & \SW[0]~input_o\)))) # (!\SW[2]~input_o\ & (\displ|Mux89~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux89~0_combout\,
	datab => \SW[2]~input_o\,
	datac => \SW[1]~input_o\,
	datad => \SW[0]~input_o\,
	combout => \displ|disp6[5]~5_combout\);

-- Location: LCCOMB_X74_Y15_N8
\displ|Mux88~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux88~0_combout\ = (\displ|Mux13~1_combout\ & ((\displ|Mux10~1_combout\) # (\displ|Mux11~1_combout\ $ (\displ|Mux12~1_combout\)))) # (!\displ|Mux13~1_combout\ & ((\displ|Mux12~1_combout\) # (\displ|Mux11~1_combout\ $ (\displ|Mux10~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux13~1_combout\,
	datab => \displ|Mux11~1_combout\,
	datac => \displ|Mux12~1_combout\,
	datad => \displ|Mux10~1_combout\,
	combout => \displ|Mux88~0_combout\);

-- Location: LCCOMB_X74_Y15_N6
\displ|disp6[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|disp6[6]~6_combout\ = (\SW[2]~input_o\ & (((!\SW[1]~input_o\ & \SW[0]~input_o\)))) # (!\SW[2]~input_o\ & (!\displ|Mux88~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux88~0_combout\,
	datab => \SW[2]~input_o\,
	datac => \SW[1]~input_o\,
	datad => \SW[0]~input_o\,
	combout => \displ|disp6[6]~6_combout\);

-- Location: LCCOMB_X68_Y32_N22
\pcUp|s_pc[28]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \pcUp|s_pc[28]~82_combout\ = (\pcUp|s_pc\(28) & (\pcUp|s_pc[27]~81\ $ (GND))) # (!\pcUp|s_pc\(28) & (!\pcUp|s_pc[27]~81\ & VCC))
-- \pcUp|s_pc[28]~83\ = CARRY((\pcUp|s_pc\(28) & !\pcUp|s_pc[27]~81\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pcUp|s_pc\(28),
	datad => VCC,
	cin => \pcUp|s_pc[27]~81\,
	combout => \pcUp|s_pc[28]~82_combout\,
	cout => \pcUp|s_pc[28]~83\);

-- Location: FF_X68_Y32_N23
\pcUp|s_pc[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \pcUp|s_pc[28]~82_combout\,
	sclr => \ALT_INV_KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcUp|s_pc\(28));

-- Location: FF_X67_Y31_N3
\regFile|DU_mem|s_memory~386\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux3~6_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~386_q\);

-- Location: FF_X61_Y29_N1
\regFile|DU_mem|s_memory~322\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux3~6_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~322_q\);

-- Location: LCCOMB_X61_Y29_N0
\regFile|DU_mem|s_memory~1634\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1634_combout\ = (\displ|s_addrCounters[2][1]~q\ & ((\regFile|DU_mem|s_memory~386_q\) # ((\displ|s_addrCounters[2][0]~q\)))) # (!\displ|s_addrCounters[2][1]~q\ & (((\regFile|DU_mem|s_memory~322_q\ & 
-- !\displ|s_addrCounters[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~386_q\,
	datab => \displ|s_addrCounters[2][1]~q\,
	datac => \regFile|DU_mem|s_memory~322_q\,
	datad => \displ|s_addrCounters[2][0]~q\,
	combout => \regFile|DU_mem|s_memory~1634_combout\);

-- Location: FF_X62_Y29_N1
\regFile|DU_mem|s_memory~418\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux3~6_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~418_q\);

-- Location: LCCOMB_X59_Y29_N14
\regFile|DU_mem|s_memory~354feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~354feeder_combout\ = \alu|Mux3~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux3~6_combout\,
	combout => \regFile|DU_mem|s_memory~354feeder_combout\);

-- Location: FF_X59_Y29_N15
\regFile|DU_mem|s_memory~354\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~354feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~354_q\);

-- Location: LCCOMB_X62_Y29_N0
\regFile|DU_mem|s_memory~1635\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1635_combout\ = (\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~1634_combout\ & (\regFile|DU_mem|s_memory~418_q\)) # (!\regFile|DU_mem|s_memory~1634_combout\ & ((\regFile|DU_mem|s_memory~354_q\))))) # 
-- (!\displ|s_addrCounters[2][0]~q\ & (\regFile|DU_mem|s_memory~1634_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \regFile|DU_mem|s_memory~1634_combout\,
	datac => \regFile|DU_mem|s_memory~418_q\,
	datad => \regFile|DU_mem|s_memory~354_q\,
	combout => \regFile|DU_mem|s_memory~1635_combout\);

-- Location: LCCOMB_X60_Y30_N18
\regFile|DU_mem|s_memory~98feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~98feeder_combout\ = \alu|Mux3~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux3~6_combout\,
	combout => \regFile|DU_mem|s_memory~98feeder_combout\);

-- Location: FF_X60_Y30_N19
\regFile|DU_mem|s_memory~98\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~98feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~98_q\);

-- Location: FF_X60_Y30_N25
\regFile|DU_mem|s_memory~162\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux3~6_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~162_q\);

-- Location: LCCOMB_X70_Y27_N18
\regFile|DU_mem|s_memory~130feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~130feeder_combout\ = \alu|Mux3~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux3~6_combout\,
	combout => \regFile|DU_mem|s_memory~130feeder_combout\);

-- Location: FF_X70_Y27_N19
\regFile|DU_mem|s_memory~130\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~130feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~130_q\);

-- Location: FF_X63_Y27_N19
\regFile|DU_mem|s_memory~66\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux3~6_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~66_q\);

-- Location: LCCOMB_X63_Y27_N18
\regFile|DU_mem|s_memory~1636\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1636_combout\ = (\displ|s_addrCounters[2][1]~q\ & ((\regFile|DU_mem|s_memory~130_q\) # ((\displ|s_addrCounters[2][0]~q\)))) # (!\displ|s_addrCounters[2][1]~q\ & (((\regFile|DU_mem|s_memory~66_q\ & 
-- !\displ|s_addrCounters[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \regFile|DU_mem|s_memory~130_q\,
	datac => \regFile|DU_mem|s_memory~66_q\,
	datad => \displ|s_addrCounters[2][0]~q\,
	combout => \regFile|DU_mem|s_memory~1636_combout\);

-- Location: LCCOMB_X60_Y30_N24
\regFile|DU_mem|s_memory~1637\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1637_combout\ = (\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~1636_combout\ & ((\regFile|DU_mem|s_memory~162_q\))) # (!\regFile|DU_mem|s_memory~1636_combout\ & (\regFile|DU_mem|s_memory~98_q\)))) # 
-- (!\displ|s_addrCounters[2][0]~q\ & (((\regFile|DU_mem|s_memory~1636_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \regFile|DU_mem|s_memory~98_q\,
	datac => \regFile|DU_mem|s_memory~162_q\,
	datad => \regFile|DU_mem|s_memory~1636_combout\,
	combout => \regFile|DU_mem|s_memory~1637_combout\);

-- Location: LCCOMB_X60_Y30_N2
\regFile|DU_mem|s_memory~1638\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1638_combout\ = (\displ|s_addrCounters[2][2]~q\ & (((\displ|s_addrCounters[2][3]~q\)))) # (!\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\ & (\regFile|DU_mem|s_memory~1635_combout\)) # 
-- (!\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~1637_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \regFile|DU_mem|s_memory~1635_combout\,
	datac => \displ|s_addrCounters[2][3]~q\,
	datad => \regFile|DU_mem|s_memory~1637_combout\,
	combout => \regFile|DU_mem|s_memory~1638_combout\);

-- Location: LCCOMB_X68_Y24_N16
\regFile|DU_mem|s_memory~226feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~226feeder_combout\ = \alu|Mux3~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux3~6_combout\,
	combout => \regFile|DU_mem|s_memory~226feeder_combout\);

-- Location: FF_X68_Y24_N17
\regFile|DU_mem|s_memory~226\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~226feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~226_q\);

-- Location: FF_X68_Y29_N5
\regFile|DU_mem|s_memory~194\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux3~6_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~194_q\);

-- Location: LCCOMB_X68_Y29_N4
\regFile|DU_mem|s_memory~1632\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1632_combout\ = (\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~226_q\) # ((\displ|s_addrCounters[2][1]~q\)))) # (!\displ|s_addrCounters[2][0]~q\ & (((\regFile|DU_mem|s_memory~194_q\ & 
-- !\displ|s_addrCounters[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~226_q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \regFile|DU_mem|s_memory~194_q\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \regFile|DU_mem|s_memory~1632_combout\);

-- Location: LCCOMB_X70_Y27_N16
\regFile|DU_mem|s_memory~258feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~258feeder_combout\ = \alu|Mux3~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux3~6_combout\,
	combout => \regFile|DU_mem|s_memory~258feeder_combout\);

-- Location: FF_X70_Y27_N17
\regFile|DU_mem|s_memory~258\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~258feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~258_q\);

-- Location: FF_X69_Y26_N27
\regFile|DU_mem|s_memory~290\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux3~6_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~290_q\);

-- Location: LCCOMB_X69_Y26_N26
\regFile|DU_mem|s_memory~1633\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1633_combout\ = (\regFile|DU_mem|s_memory~1632_combout\ & (((\regFile|DU_mem|s_memory~290_q\) # (!\displ|s_addrCounters[2][1]~q\)))) # (!\regFile|DU_mem|s_memory~1632_combout\ & (\regFile|DU_mem|s_memory~258_q\ & 
-- ((\displ|s_addrCounters[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1632_combout\,
	datab => \regFile|DU_mem|s_memory~258_q\,
	datac => \regFile|DU_mem|s_memory~290_q\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \regFile|DU_mem|s_memory~1633_combout\);

-- Location: FF_X68_Y29_N11
\regFile|DU_mem|s_memory~546\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \alu|Mux3~6_combout\,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~546_q\);

-- Location: FF_X73_Y29_N5
\regFile|DU_mem|s_memory~514\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux3~6_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~514_q\);

-- Location: FF_X73_Y29_N3
\regFile|DU_mem|s_memory~450\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux3~6_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~450_q\);

-- Location: LCCOMB_X63_Y29_N24
\regFile|DU_mem|s_memory~482feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~482feeder_combout\ = \alu|Mux3~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux3~6_combout\,
	combout => \regFile|DU_mem|s_memory~482feeder_combout\);

-- Location: FF_X63_Y29_N25
\regFile|DU_mem|s_memory~482\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~482feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~482_q\);

-- Location: LCCOMB_X73_Y29_N2
\regFile|DU_mem|s_memory~1639\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1639_combout\ = (\displ|s_addrCounters[2][1]~q\ & (\displ|s_addrCounters[2][0]~q\)) # (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~482_q\))) # (!\displ|s_addrCounters[2][0]~q\ & 
-- (\regFile|DU_mem|s_memory~450_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \regFile|DU_mem|s_memory~450_q\,
	datad => \regFile|DU_mem|s_memory~482_q\,
	combout => \regFile|DU_mem|s_memory~1639_combout\);

-- Location: LCCOMB_X73_Y29_N4
\regFile|DU_mem|s_memory~1640\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1640_combout\ = (\displ|s_addrCounters[2][1]~q\ & ((\regFile|DU_mem|s_memory~1639_combout\ & (\regFile|DU_mem|s_memory~546_q\)) # (!\regFile|DU_mem|s_memory~1639_combout\ & ((\regFile|DU_mem|s_memory~514_q\))))) # 
-- (!\displ|s_addrCounters[2][1]~q\ & (((\regFile|DU_mem|s_memory~1639_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \regFile|DU_mem|s_memory~546_q\,
	datac => \regFile|DU_mem|s_memory~514_q\,
	datad => \regFile|DU_mem|s_memory~1639_combout\,
	combout => \regFile|DU_mem|s_memory~1640_combout\);

-- Location: LCCOMB_X73_Y36_N30
\regFile|DU_mem|s_memory~1641\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1641_combout\ = (\regFile|DU_mem|s_memory~1638_combout\ & (((\regFile|DU_mem|s_memory~1640_combout\) # (!\displ|s_addrCounters[2][2]~q\)))) # (!\regFile|DU_mem|s_memory~1638_combout\ & (\regFile|DU_mem|s_memory~1633_combout\ & 
-- (\displ|s_addrCounters[2][2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1638_combout\,
	datab => \regFile|DU_mem|s_memory~1633_combout\,
	datac => \displ|s_addrCounters[2][2]~q\,
	datad => \regFile|DU_mem|s_memory~1640_combout\,
	combout => \regFile|DU_mem|s_memory~1641_combout\);

-- Location: LCCOMB_X67_Y26_N16
\regFile|DU_mem|s_memory~898feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~898feeder_combout\ = \alu|Mux3~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux3~6_combout\,
	combout => \regFile|DU_mem|s_memory~898feeder_combout\);

-- Location: FF_X67_Y26_N17
\regFile|DU_mem|s_memory~898\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~898feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1549_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~898_q\);

-- Location: FF_X67_Y26_N27
\regFile|DU_mem|s_memory~1026\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux3~6_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1553_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~1026_q\);

-- Location: LCCOMB_X68_Y26_N28
\regFile|DU_mem|s_memory~770feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~770feeder_combout\ = \alu|Mux3~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux3~6_combout\,
	combout => \regFile|DU_mem|s_memory~770feeder_combout\);

-- Location: FF_X68_Y26_N29
\regFile|DU_mem|s_memory~770\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~770feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1550_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~770_q\);

-- Location: FF_X68_Y26_N3
\regFile|DU_mem|s_memory~642\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux3~6_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1551_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~642_q\);

-- Location: LCCOMB_X68_Y26_N2
\regFile|DU_mem|s_memory~1624\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1624_combout\ = (\displ|s_addrCounters[2][3]~q\ & (((\displ|s_addrCounters[2][2]~q\)))) # (!\displ|s_addrCounters[2][3]~q\ & ((\displ|s_addrCounters[2][2]~q\ & (\regFile|DU_mem|s_memory~770_q\)) # (!\displ|s_addrCounters[2][2]~q\ 
-- & ((\regFile|DU_mem|s_memory~642_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \regFile|DU_mem|s_memory~770_q\,
	datac => \regFile|DU_mem|s_memory~642_q\,
	datad => \displ|s_addrCounters[2][2]~q\,
	combout => \regFile|DU_mem|s_memory~1624_combout\);

-- Location: LCCOMB_X67_Y26_N26
\regFile|DU_mem|s_memory~1625\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1625_combout\ = (\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~1624_combout\ & ((\regFile|DU_mem|s_memory~1026_q\))) # (!\regFile|DU_mem|s_memory~1624_combout\ & (\regFile|DU_mem|s_memory~898_q\)))) # 
-- (!\displ|s_addrCounters[2][3]~q\ & (((\regFile|DU_mem|s_memory~1624_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \regFile|DU_mem|s_memory~898_q\,
	datac => \regFile|DU_mem|s_memory~1026_q\,
	datad => \regFile|DU_mem|s_memory~1624_combout\,
	combout => \regFile|DU_mem|s_memory~1625_combout\);

-- Location: FF_X72_Y25_N29
\regFile|DU_mem|s_memory~578\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux3~6_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1557_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~578_q\);

-- Location: LCCOMB_X72_Y25_N2
\regFile|DU_mem|s_memory~706feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~706feeder_combout\ = \alu|Mux3~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux3~6_combout\,
	combout => \regFile|DU_mem|s_memory~706feeder_combout\);

-- Location: FF_X72_Y25_N3
\regFile|DU_mem|s_memory~706\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~706feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1555_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~706_q\);

-- Location: LCCOMB_X72_Y25_N28
\regFile|DU_mem|s_memory~1626\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1626_combout\ = (\displ|s_addrCounters[2][3]~q\ & (\displ|s_addrCounters[2][2]~q\)) # (!\displ|s_addrCounters[2][3]~q\ & ((\displ|s_addrCounters[2][2]~q\ & ((\regFile|DU_mem|s_memory~706_q\))) # (!\displ|s_addrCounters[2][2]~q\ & 
-- (\regFile|DU_mem|s_memory~578_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \displ|s_addrCounters[2][2]~q\,
	datac => \regFile|DU_mem|s_memory~578_q\,
	datad => \regFile|DU_mem|s_memory~706_q\,
	combout => \regFile|DU_mem|s_memory~1626_combout\);

-- Location: LCCOMB_X72_Y28_N24
\regFile|DU_mem|s_memory~834feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~834feeder_combout\ = \alu|Mux3~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux3~6_combout\,
	combout => \regFile|DU_mem|s_memory~834feeder_combout\);

-- Location: FF_X72_Y28_N25
\regFile|DU_mem|s_memory~834\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~834feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1554_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~834_q\);

-- Location: FF_X72_Y28_N23
\regFile|DU_mem|s_memory~962\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux3~6_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1558_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~962_q\);

-- Location: LCCOMB_X72_Y28_N22
\regFile|DU_mem|s_memory~1627\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1627_combout\ = (\regFile|DU_mem|s_memory~1626_combout\ & (((\regFile|DU_mem|s_memory~962_q\) # (!\displ|s_addrCounters[2][3]~q\)))) # (!\regFile|DU_mem|s_memory~1626_combout\ & (\regFile|DU_mem|s_memory~834_q\ & 
-- ((\displ|s_addrCounters[2][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1626_combout\,
	datab => \regFile|DU_mem|s_memory~834_q\,
	datac => \regFile|DU_mem|s_memory~962_q\,
	datad => \displ|s_addrCounters[2][3]~q\,
	combout => \regFile|DU_mem|s_memory~1627_combout\);

-- Location: LCCOMB_X74_Y29_N10
\regFile|DU_mem|s_memory~1628\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1628_combout\ = (\displ|s_addrCounters[2][1]~q\ & ((\regFile|DU_mem|s_memory~1625_combout\) # ((\displ|s_addrCounters[2][0]~q\)))) # (!\displ|s_addrCounters[2][1]~q\ & (((\regFile|DU_mem|s_memory~1627_combout\ & 
-- !\displ|s_addrCounters[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1625_combout\,
	datab => \displ|s_addrCounters[2][1]~q\,
	datac => \regFile|DU_mem|s_memory~1627_combout\,
	datad => \displ|s_addrCounters[2][0]~q\,
	combout => \regFile|DU_mem|s_memory~1628_combout\);

-- Location: LCCOMB_X67_Y23_N16
\regFile|DU_mem|s_memory~866feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~866feeder_combout\ = \alu|Mux3~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux3~6_combout\,
	combout => \regFile|DU_mem|s_memory~866feeder_combout\);

-- Location: FF_X67_Y23_N17
\regFile|DU_mem|s_memory~866\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~866feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1544_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~866_q\);

-- Location: FF_X67_Y23_N31
\regFile|DU_mem|s_memory~610\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux3~6_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1546_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~610_q\);

-- Location: LCCOMB_X67_Y23_N30
\regFile|DU_mem|s_memory~1622\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1622_combout\ = (\displ|s_addrCounters[2][2]~q\ & (((\displ|s_addrCounters[2][3]~q\)))) # (!\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\ & (\regFile|DU_mem|s_memory~866_q\)) # (!\displ|s_addrCounters[2][3]~q\ 
-- & ((\regFile|DU_mem|s_memory~610_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \regFile|DU_mem|s_memory~866_q\,
	datac => \regFile|DU_mem|s_memory~610_q\,
	datad => \displ|s_addrCounters[2][3]~q\,
	combout => \regFile|DU_mem|s_memory~1622_combout\);

-- Location: FF_X65_Y26_N25
\regFile|DU_mem|s_memory~994\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux3~6_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1548_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~994_q\);

-- Location: LCCOMB_X65_Y26_N10
\regFile|DU_mem|s_memory~738feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~738feeder_combout\ = \alu|Mux3~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux3~6_combout\,
	combout => \regFile|DU_mem|s_memory~738feeder_combout\);

-- Location: FF_X65_Y26_N11
\regFile|DU_mem|s_memory~738\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~738feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1543_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~738_q\);

-- Location: LCCOMB_X65_Y26_N24
\regFile|DU_mem|s_memory~1623\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1623_combout\ = (\regFile|DU_mem|s_memory~1622_combout\ & (((\regFile|DU_mem|s_memory~994_q\)) # (!\displ|s_addrCounters[2][2]~q\))) # (!\regFile|DU_mem|s_memory~1622_combout\ & (\displ|s_addrCounters[2][2]~q\ & 
-- ((\regFile|DU_mem|s_memory~738_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1622_combout\,
	datab => \displ|s_addrCounters[2][2]~q\,
	datac => \regFile|DU_mem|s_memory~994_q\,
	datad => \regFile|DU_mem|s_memory~738_q\,
	combout => \regFile|DU_mem|s_memory~1623_combout\);

-- Location: LCCOMB_X68_Y25_N30
\regFile|DU_mem|s_memory~802feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~802feeder_combout\ = \alu|Mux3~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux3~6_combout\,
	combout => \regFile|DU_mem|s_memory~802feeder_combout\);

-- Location: FF_X68_Y25_N31
\regFile|DU_mem|s_memory~802\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~802feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1559_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~802_q\);

-- Location: FF_X70_Y28_N15
\regFile|DU_mem|s_memory~1058\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux3~6_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1562_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~1058_q\);

-- Location: LCCOMB_X67_Y25_N22
\regFile|DU_mem|s_memory~930feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~930feeder_combout\ = \alu|Mux3~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux3~6_combout\,
	combout => \regFile|DU_mem|s_memory~930feeder_combout\);

-- Location: FF_X67_Y25_N23
\regFile|DU_mem|s_memory~930\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~930feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1560_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~930_q\);

-- Location: FF_X68_Y25_N17
\regFile|DU_mem|s_memory~674\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux3~6_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1561_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~674_q\);

-- Location: LCCOMB_X68_Y25_N16
\regFile|DU_mem|s_memory~1629\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1629_combout\ = (\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~930_q\) # ((\displ|s_addrCounters[2][2]~q\)))) # (!\displ|s_addrCounters[2][3]~q\ & (((\regFile|DU_mem|s_memory~674_q\ & 
-- !\displ|s_addrCounters[2][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \regFile|DU_mem|s_memory~930_q\,
	datac => \regFile|DU_mem|s_memory~674_q\,
	datad => \displ|s_addrCounters[2][2]~q\,
	combout => \regFile|DU_mem|s_memory~1629_combout\);

-- Location: LCCOMB_X70_Y28_N14
\regFile|DU_mem|s_memory~1630\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1630_combout\ = (\displ|s_addrCounters[2][2]~q\ & ((\regFile|DU_mem|s_memory~1629_combout\ & ((\regFile|DU_mem|s_memory~1058_q\))) # (!\regFile|DU_mem|s_memory~1629_combout\ & (\regFile|DU_mem|s_memory~802_q\)))) # 
-- (!\displ|s_addrCounters[2][2]~q\ & (((\regFile|DU_mem|s_memory~1629_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~802_q\,
	datab => \displ|s_addrCounters[2][2]~q\,
	datac => \regFile|DU_mem|s_memory~1058_q\,
	datad => \regFile|DU_mem|s_memory~1629_combout\,
	combout => \regFile|DU_mem|s_memory~1630_combout\);

-- Location: LCCOMB_X74_Y29_N8
\regFile|DU_mem|s_memory~1631\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1631_combout\ = (\regFile|DU_mem|s_memory~1628_combout\ & (((\regFile|DU_mem|s_memory~1630_combout\)) # (!\displ|s_addrCounters[2][0]~q\))) # (!\regFile|DU_mem|s_memory~1628_combout\ & (\displ|s_addrCounters[2][0]~q\ & 
-- (\regFile|DU_mem|s_memory~1623_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1628_combout\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \regFile|DU_mem|s_memory~1623_combout\,
	datad => \regFile|DU_mem|s_memory~1630_combout\,
	combout => \regFile|DU_mem|s_memory~1631_combout\);

-- Location: LCCOMB_X74_Y31_N8
\regFile|DU_mem|readData[28]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|readData[28]~91_combout\ = (\displ|s_addrCounters[2][4]~q\ & (((\regFile|DU_mem|s_memory~1631_combout\)))) # (!\displ|s_addrCounters[2][4]~q\ & (\regFile|DU_mem|s_memory~1641_combout\ & ((!\regFile|DU_mem|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1641_combout\,
	datab => \displ|s_addrCounters[2][4]~q\,
	datac => \regFile|DU_mem|s_memory~1631_combout\,
	datad => \regFile|DU_mem|Equal0~0_combout\,
	combout => \regFile|DU_mem|readData[28]~91_combout\);

-- Location: LCCOMB_X74_Y25_N24
\displ|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux9~0_combout\ = (\SW[1]~input_o\ & (((\regFile|DU_mem|readData[28]~91_combout\) # (\SW[0]~input_o\)))) # (!\SW[1]~input_o\ & (\pcUp|s_pc\(28) & ((!\SW[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pcUp|s_pc\(28),
	datab => \SW[1]~input_o\,
	datac => \regFile|DU_mem|readData[28]~91_combout\,
	datad => \SW[0]~input_o\,
	combout => \displ|Mux9~0_combout\);

-- Location: LCCOMB_X69_Y29_N6
\alu|Mux3~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux3~7_combout\ = (\alu|Mux3~3_combout\ & (!\SW[3]~input_o\ & ((!\ALUCtrl|Mux0~0_combout\) # (!\ALUCtrl|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux3~3_combout\,
	datab => \SW[3]~input_o\,
	datac => \ALUCtrl|Mux3~0_combout\,
	datad => \ALUCtrl|Mux0~0_combout\,
	combout => \alu|Mux3~7_combout\);

-- Location: LCCOMB_X74_Y25_N6
\displ|Mux9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux9~1_combout\ = (\displ|Mux9~0_combout\ & (((\alu|Mux3~7_combout\) # (\alu|Mux3~5_combout\)) # (!\SW[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \displ|Mux9~0_combout\,
	datac => \alu|Mux3~7_combout\,
	datad => \alu|Mux3~5_combout\,
	combout => \displ|Mux9~1_combout\);

-- Location: LCCOMB_X62_Y29_N18
\alu|Mux1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \alu|Mux1~8_combout\ = (!\SW[3]~input_o\ & (\alu|Mux1~4_combout\ & ((!\ALUCtrl|Mux0~0_combout\) # (!\ALUCtrl|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCtrl|Mux3~0_combout\,
	datab => \SW[3]~input_o\,
	datac => \ALUCtrl|Mux0~0_combout\,
	datad => \alu|Mux1~4_combout\,
	combout => \alu|Mux1~8_combout\);

-- Location: LCCOMB_X68_Y32_N24
\pcUp|s_pc[29]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \pcUp|s_pc[29]~84_combout\ = (\pcUp|s_pc\(29) & (!\pcUp|s_pc[28]~83\)) # (!\pcUp|s_pc\(29) & ((\pcUp|s_pc[28]~83\) # (GND)))
-- \pcUp|s_pc[29]~85\ = CARRY((!\pcUp|s_pc[28]~83\) # (!\pcUp|s_pc\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pcUp|s_pc\(29),
	datad => VCC,
	cin => \pcUp|s_pc[28]~83\,
	combout => \pcUp|s_pc[29]~84_combout\,
	cout => \pcUp|s_pc[29]~85\);

-- Location: FF_X68_Y32_N25
\pcUp|s_pc[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \pcUp|s_pc[29]~84_combout\,
	sclr => \ALT_INV_KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcUp|s_pc\(29));

-- Location: LCCOMB_X68_Y32_N26
\pcUp|s_pc[30]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \pcUp|s_pc[30]~86_combout\ = (\pcUp|s_pc\(30) & (\pcUp|s_pc[29]~85\ $ (GND))) # (!\pcUp|s_pc\(30) & (!\pcUp|s_pc[29]~85\ & VCC))
-- \pcUp|s_pc[30]~87\ = CARRY((\pcUp|s_pc\(30) & !\pcUp|s_pc[29]~85\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pcUp|s_pc\(30),
	datad => VCC,
	cin => \pcUp|s_pc[29]~85\,
	combout => \pcUp|s_pc[30]~86_combout\,
	cout => \pcUp|s_pc[30]~87\);

-- Location: FF_X68_Y32_N27
\pcUp|s_pc[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \pcUp|s_pc[30]~86_combout\,
	sclr => \ALT_INV_KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcUp|s_pc\(30));

-- Location: LCCOMB_X72_Y29_N14
\regFile|DU_mem|s_memory~388feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~388feeder_combout\ = \alu|Mux1~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux1~7_combout\,
	combout => \regFile|DU_mem|s_memory~388feeder_combout\);

-- Location: FF_X72_Y29_N15
\regFile|DU_mem|s_memory~388\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~388feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~388_q\);

-- Location: FF_X61_Y29_N11
\regFile|DU_mem|s_memory~324\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux1~7_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~324_q\);

-- Location: LCCOMB_X61_Y29_N10
\regFile|DU_mem|s_memory~1674\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1674_combout\ = (\displ|s_addrCounters[2][1]~q\ & ((\regFile|DU_mem|s_memory~388_q\) # ((\displ|s_addrCounters[2][0]~q\)))) # (!\displ|s_addrCounters[2][1]~q\ & (((\regFile|DU_mem|s_memory~324_q\ & 
-- !\displ|s_addrCounters[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~388_q\,
	datab => \displ|s_addrCounters[2][1]~q\,
	datac => \regFile|DU_mem|s_memory~324_q\,
	datad => \displ|s_addrCounters[2][0]~q\,
	combout => \regFile|DU_mem|s_memory~1674_combout\);

-- Location: FF_X61_Y32_N31
\regFile|DU_mem|s_memory~420\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux1~7_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~420_q\);

-- Location: LCCOMB_X61_Y32_N0
\regFile|DU_mem|s_memory~356feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~356feeder_combout\ = \alu|Mux1~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux1~7_combout\,
	combout => \regFile|DU_mem|s_memory~356feeder_combout\);

-- Location: FF_X61_Y32_N1
\regFile|DU_mem|s_memory~356\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~356feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~356_q\);

-- Location: LCCOMB_X61_Y32_N30
\regFile|DU_mem|s_memory~1675\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1675_combout\ = (\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~1674_combout\ & (\regFile|DU_mem|s_memory~420_q\)) # (!\regFile|DU_mem|s_memory~1674_combout\ & ((\regFile|DU_mem|s_memory~356_q\))))) # 
-- (!\displ|s_addrCounters[2][0]~q\ & (\regFile|DU_mem|s_memory~1674_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \regFile|DU_mem|s_memory~1674_combout\,
	datac => \regFile|DU_mem|s_memory~420_q\,
	datad => \regFile|DU_mem|s_memory~356_q\,
	combout => \regFile|DU_mem|s_memory~1675_combout\);

-- Location: LCCOMB_X70_Y27_N30
\regFile|DU_mem|s_memory~132feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~132feeder_combout\ = \alu|Mux1~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux1~7_combout\,
	combout => \regFile|DU_mem|s_memory~132feeder_combout\);

-- Location: FF_X70_Y27_N31
\regFile|DU_mem|s_memory~132\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~132feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~132_q\);

-- Location: FF_X74_Y27_N31
\regFile|DU_mem|s_memory~68\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux1~7_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~68_q\);

-- Location: LCCOMB_X74_Y27_N30
\regFile|DU_mem|s_memory~1676\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1676_combout\ = (\displ|s_addrCounters[2][1]~q\ & ((\regFile|DU_mem|s_memory~132_q\) # ((\displ|s_addrCounters[2][0]~q\)))) # (!\displ|s_addrCounters[2][1]~q\ & (((\regFile|DU_mem|s_memory~68_q\ & 
-- !\displ|s_addrCounters[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~132_q\,
	datab => \displ|s_addrCounters[2][1]~q\,
	datac => \regFile|DU_mem|s_memory~68_q\,
	datad => \displ|s_addrCounters[2][0]~q\,
	combout => \regFile|DU_mem|s_memory~1676_combout\);

-- Location: FF_X61_Y30_N27
\regFile|DU_mem|s_memory~164\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux1~7_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~164_q\);

-- Location: LCCOMB_X61_Y30_N12
\regFile|DU_mem|s_memory~100feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~100feeder_combout\ = \alu|Mux1~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux1~7_combout\,
	combout => \regFile|DU_mem|s_memory~100feeder_combout\);

-- Location: FF_X61_Y30_N13
\regFile|DU_mem|s_memory~100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~100feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~100_q\);

-- Location: LCCOMB_X61_Y30_N26
\regFile|DU_mem|s_memory~1677\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1677_combout\ = (\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~1676_combout\ & (\regFile|DU_mem|s_memory~164_q\)) # (!\regFile|DU_mem|s_memory~1676_combout\ & ((\regFile|DU_mem|s_memory~100_q\))))) # 
-- (!\displ|s_addrCounters[2][0]~q\ & (\regFile|DU_mem|s_memory~1676_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \regFile|DU_mem|s_memory~1676_combout\,
	datac => \regFile|DU_mem|s_memory~164_q\,
	datad => \regFile|DU_mem|s_memory~100_q\,
	combout => \regFile|DU_mem|s_memory~1677_combout\);

-- Location: LCCOMB_X61_Y27_N30
\regFile|DU_mem|s_memory~1678\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1678_combout\ = (\displ|s_addrCounters[2][2]~q\ & (\displ|s_addrCounters[2][3]~q\)) # (!\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\ & (\regFile|DU_mem|s_memory~1675_combout\)) # 
-- (!\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~1677_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \regFile|DU_mem|s_memory~1675_combout\,
	datad => \regFile|DU_mem|s_memory~1677_combout\,
	combout => \regFile|DU_mem|s_memory~1678_combout\);

-- Location: FF_X74_Y27_N25
\regFile|DU_mem|s_memory~452\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux1~7_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~452_q\);

-- Location: FF_X69_Y27_N21
\regFile|DU_mem|s_memory~484\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux1~7_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~484_q\);

-- Location: LCCOMB_X74_Y27_N24
\regFile|DU_mem|s_memory~1679\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1679_combout\ = (\displ|s_addrCounters[2][0]~q\ & ((\displ|s_addrCounters[2][1]~q\) # ((\regFile|DU_mem|s_memory~484_q\)))) # (!\displ|s_addrCounters[2][0]~q\ & (!\displ|s_addrCounters[2][1]~q\ & 
-- (\regFile|DU_mem|s_memory~452_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \displ|s_addrCounters[2][1]~q\,
	datac => \regFile|DU_mem|s_memory~452_q\,
	datad => \regFile|DU_mem|s_memory~484_q\,
	combout => \regFile|DU_mem|s_memory~1679_combout\);

-- Location: FF_X70_Y30_N31
\regFile|DU_mem|s_memory~548\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \alu|Mux1~7_combout\,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~548_q\);

-- Location: FF_X70_Y26_N19
\regFile|DU_mem|s_memory~516\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux1~7_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~516_q\);

-- Location: LCCOMB_X70_Y26_N18
\regFile|DU_mem|s_memory~1680\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1680_combout\ = (\regFile|DU_mem|s_memory~1679_combout\ & ((\regFile|DU_mem|s_memory~548_q\) # ((!\displ|s_addrCounters[2][1]~q\)))) # (!\regFile|DU_mem|s_memory~1679_combout\ & (((\regFile|DU_mem|s_memory~516_q\ & 
-- \displ|s_addrCounters[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1679_combout\,
	datab => \regFile|DU_mem|s_memory~548_q\,
	datac => \regFile|DU_mem|s_memory~516_q\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \regFile|DU_mem|s_memory~1680_combout\);

-- Location: LCCOMB_X70_Y27_N28
\regFile|DU_mem|s_memory~260feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~260feeder_combout\ = \alu|Mux1~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux1~7_combout\,
	combout => \regFile|DU_mem|s_memory~260feeder_combout\);

-- Location: FF_X70_Y27_N29
\regFile|DU_mem|s_memory~260\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~260feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~260_q\);

-- Location: FF_X70_Y26_N13
\regFile|DU_mem|s_memory~196\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux1~7_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~196_q\);

-- Location: LCCOMB_X69_Y26_N28
\regFile|DU_mem|s_memory~228feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~228feeder_combout\ = \alu|Mux1~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux1~7_combout\,
	combout => \regFile|DU_mem|s_memory~228feeder_combout\);

-- Location: FF_X69_Y26_N29
\regFile|DU_mem|s_memory~228\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~228feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~228_q\);

-- Location: LCCOMB_X70_Y26_N12
\regFile|DU_mem|s_memory~1672\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1672_combout\ = (\displ|s_addrCounters[2][0]~q\ & ((\displ|s_addrCounters[2][1]~q\) # ((\regFile|DU_mem|s_memory~228_q\)))) # (!\displ|s_addrCounters[2][0]~q\ & (!\displ|s_addrCounters[2][1]~q\ & 
-- (\regFile|DU_mem|s_memory~196_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \displ|s_addrCounters[2][1]~q\,
	datac => \regFile|DU_mem|s_memory~196_q\,
	datad => \regFile|DU_mem|s_memory~228_q\,
	combout => \regFile|DU_mem|s_memory~1672_combout\);

-- Location: FF_X69_Y26_N3
\regFile|DU_mem|s_memory~292\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux1~7_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~292_q\);

-- Location: LCCOMB_X69_Y26_N2
\regFile|DU_mem|s_memory~1673\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1673_combout\ = (\regFile|DU_mem|s_memory~1672_combout\ & (((\regFile|DU_mem|s_memory~292_q\) # (!\displ|s_addrCounters[2][1]~q\)))) # (!\regFile|DU_mem|s_memory~1672_combout\ & (\regFile|DU_mem|s_memory~260_q\ & 
-- ((\displ|s_addrCounters[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~260_q\,
	datab => \regFile|DU_mem|s_memory~1672_combout\,
	datac => \regFile|DU_mem|s_memory~292_q\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \regFile|DU_mem|s_memory~1673_combout\);

-- Location: LCCOMB_X62_Y26_N26
\regFile|DU_mem|s_memory~1681\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1681_combout\ = (\regFile|DU_mem|s_memory~1678_combout\ & ((\regFile|DU_mem|s_memory~1680_combout\) # ((!\displ|s_addrCounters[2][2]~q\)))) # (!\regFile|DU_mem|s_memory~1678_combout\ & (((\regFile|DU_mem|s_memory~1673_combout\ & 
-- \displ|s_addrCounters[2][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1678_combout\,
	datab => \regFile|DU_mem|s_memory~1680_combout\,
	datac => \regFile|DU_mem|s_memory~1673_combout\,
	datad => \displ|s_addrCounters[2][2]~q\,
	combout => \regFile|DU_mem|s_memory~1681_combout\);

-- Location: FF_X76_Y31_N31
\regFile|DU_mem|s_memory~676\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux1~7_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1561_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~676_q\);

-- Location: LCCOMB_X76_Y31_N12
\regFile|DU_mem|s_memory~932feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~932feeder_combout\ = \alu|Mux1~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux1~7_combout\,
	combout => \regFile|DU_mem|s_memory~932feeder_combout\);

-- Location: FF_X76_Y31_N13
\regFile|DU_mem|s_memory~932\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~932feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1560_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~932_q\);

-- Location: LCCOMB_X76_Y31_N30
\regFile|DU_mem|s_memory~1669\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1669_combout\ = (\displ|s_addrCounters[2][2]~q\ & (\displ|s_addrCounters[2][3]~q\)) # (!\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~932_q\))) # (!\displ|s_addrCounters[2][3]~q\ & 
-- (\regFile|DU_mem|s_memory~676_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \regFile|DU_mem|s_memory~676_q\,
	datad => \regFile|DU_mem|s_memory~932_q\,
	combout => \regFile|DU_mem|s_memory~1669_combout\);

-- Location: FF_X70_Y28_N27
\regFile|DU_mem|s_memory~1060\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux1~7_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1562_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~1060_q\);

-- Location: LCCOMB_X70_Y28_N0
\regFile|DU_mem|s_memory~804feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~804feeder_combout\ = \alu|Mux1~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux1~7_combout\,
	combout => \regFile|DU_mem|s_memory~804feeder_combout\);

-- Location: FF_X70_Y28_N1
\regFile|DU_mem|s_memory~804\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~804feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1559_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~804_q\);

-- Location: LCCOMB_X70_Y28_N26
\regFile|DU_mem|s_memory~1670\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1670_combout\ = (\regFile|DU_mem|s_memory~1669_combout\ & (((\regFile|DU_mem|s_memory~1060_q\)) # (!\displ|s_addrCounters[2][2]~q\))) # (!\regFile|DU_mem|s_memory~1669_combout\ & (\displ|s_addrCounters[2][2]~q\ & 
-- ((\regFile|DU_mem|s_memory~804_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1669_combout\,
	datab => \displ|s_addrCounters[2][2]~q\,
	datac => \regFile|DU_mem|s_memory~1060_q\,
	datad => \regFile|DU_mem|s_memory~804_q\,
	combout => \regFile|DU_mem|s_memory~1670_combout\);

-- Location: LCCOMB_X59_Y26_N26
\regFile|DU_mem|s_memory~996feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~996feeder_combout\ = \alu|Mux1~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux1~7_combout\,
	combout => \regFile|DU_mem|s_memory~996feeder_combout\);

-- Location: FF_X59_Y26_N27
\regFile|DU_mem|s_memory~996\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~996feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1548_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~996_q\);

-- Location: LCCOMB_X59_Y26_N4
\regFile|DU_mem|s_memory~740feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~740feeder_combout\ = \alu|Mux1~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux1~7_combout\,
	combout => \regFile|DU_mem|s_memory~740feeder_combout\);

-- Location: FF_X59_Y26_N5
\regFile|DU_mem|s_memory~740\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~740feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1543_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~740_q\);

-- Location: FF_X62_Y26_N5
\regFile|DU_mem|s_memory~612\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux1~7_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1546_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~612_q\);

-- Location: LCCOMB_X62_Y26_N10
\regFile|DU_mem|s_memory~868feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~868feeder_combout\ = \alu|Mux1~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux1~7_combout\,
	combout => \regFile|DU_mem|s_memory~868feeder_combout\);

-- Location: FF_X62_Y26_N11
\regFile|DU_mem|s_memory~868\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~868feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1544_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~868_q\);

-- Location: LCCOMB_X62_Y26_N4
\regFile|DU_mem|s_memory~1662\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1662_combout\ = (\displ|s_addrCounters[2][2]~q\ & (\displ|s_addrCounters[2][3]~q\)) # (!\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~868_q\))) # (!\displ|s_addrCounters[2][3]~q\ & 
-- (\regFile|DU_mem|s_memory~612_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \regFile|DU_mem|s_memory~612_q\,
	datad => \regFile|DU_mem|s_memory~868_q\,
	combout => \regFile|DU_mem|s_memory~1662_combout\);

-- Location: LCCOMB_X60_Y26_N28
\regFile|DU_mem|s_memory~1663\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1663_combout\ = (\displ|s_addrCounters[2][2]~q\ & ((\regFile|DU_mem|s_memory~1662_combout\ & (\regFile|DU_mem|s_memory~996_q\)) # (!\regFile|DU_mem|s_memory~1662_combout\ & ((\regFile|DU_mem|s_memory~740_q\))))) # 
-- (!\displ|s_addrCounters[2][2]~q\ & (((\regFile|DU_mem|s_memory~1662_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~996_q\,
	datab => \regFile|DU_mem|s_memory~740_q\,
	datac => \displ|s_addrCounters[2][2]~q\,
	datad => \regFile|DU_mem|s_memory~1662_combout\,
	combout => \regFile|DU_mem|s_memory~1663_combout\);

-- Location: LCCOMB_X72_Y28_N12
\regFile|DU_mem|s_memory~836feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~836feeder_combout\ = \alu|Mux1~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux1~7_combout\,
	combout => \regFile|DU_mem|s_memory~836feeder_combout\);

-- Location: FF_X72_Y28_N13
\regFile|DU_mem|s_memory~836\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~836feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1554_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~836_q\);

-- Location: FF_X72_Y25_N25
\regFile|DU_mem|s_memory~580\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux1~7_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1557_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~580_q\);

-- Location: LCCOMB_X72_Y25_N18
\regFile|DU_mem|s_memory~708feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~708feeder_combout\ = \alu|Mux1~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux1~7_combout\,
	combout => \regFile|DU_mem|s_memory~708feeder_combout\);

-- Location: FF_X72_Y25_N19
\regFile|DU_mem|s_memory~708\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~708feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1555_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~708_q\);

-- Location: LCCOMB_X72_Y25_N24
\regFile|DU_mem|s_memory~1666\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1666_combout\ = (\displ|s_addrCounters[2][3]~q\ & (\displ|s_addrCounters[2][2]~q\)) # (!\displ|s_addrCounters[2][3]~q\ & ((\displ|s_addrCounters[2][2]~q\ & ((\regFile|DU_mem|s_memory~708_q\))) # (!\displ|s_addrCounters[2][2]~q\ & 
-- (\regFile|DU_mem|s_memory~580_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \displ|s_addrCounters[2][2]~q\,
	datac => \regFile|DU_mem|s_memory~580_q\,
	datad => \regFile|DU_mem|s_memory~708_q\,
	combout => \regFile|DU_mem|s_memory~1666_combout\);

-- Location: FF_X72_Y28_N27
\regFile|DU_mem|s_memory~964\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux1~7_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1558_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~964_q\);

-- Location: LCCOMB_X72_Y28_N26
\regFile|DU_mem|s_memory~1667\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1667_combout\ = (\regFile|DU_mem|s_memory~1666_combout\ & (((\regFile|DU_mem|s_memory~964_q\) # (!\displ|s_addrCounters[2][3]~q\)))) # (!\regFile|DU_mem|s_memory~1666_combout\ & (\regFile|DU_mem|s_memory~836_q\ & 
-- ((\displ|s_addrCounters[2][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~836_q\,
	datab => \regFile|DU_mem|s_memory~1666_combout\,
	datac => \regFile|DU_mem|s_memory~964_q\,
	datad => \displ|s_addrCounters[2][3]~q\,
	combout => \regFile|DU_mem|s_memory~1667_combout\);

-- Location: LCCOMB_X67_Y26_N8
\regFile|DU_mem|s_memory~900feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~900feeder_combout\ = \alu|Mux1~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux1~7_combout\,
	combout => \regFile|DU_mem|s_memory~900feeder_combout\);

-- Location: FF_X67_Y26_N9
\regFile|DU_mem|s_memory~900\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~900feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1549_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~900_q\);

-- Location: FF_X67_Y26_N11
\regFile|DU_mem|s_memory~1028\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux1~7_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1553_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~1028_q\);

-- Location: LCCOMB_X68_Y26_N20
\regFile|DU_mem|s_memory~772feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~772feeder_combout\ = \alu|Mux1~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux1~7_combout\,
	combout => \regFile|DU_mem|s_memory~772feeder_combout\);

-- Location: FF_X68_Y26_N21
\regFile|DU_mem|s_memory~772\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~772feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1550_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~772_q\);

-- Location: FF_X68_Y26_N7
\regFile|DU_mem|s_memory~644\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux1~7_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1551_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~644_q\);

-- Location: LCCOMB_X68_Y26_N6
\regFile|DU_mem|s_memory~1664\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1664_combout\ = (\displ|s_addrCounters[2][3]~q\ & (((\displ|s_addrCounters[2][2]~q\)))) # (!\displ|s_addrCounters[2][3]~q\ & ((\displ|s_addrCounters[2][2]~q\ & (\regFile|DU_mem|s_memory~772_q\)) # (!\displ|s_addrCounters[2][2]~q\ 
-- & ((\regFile|DU_mem|s_memory~644_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \regFile|DU_mem|s_memory~772_q\,
	datac => \regFile|DU_mem|s_memory~644_q\,
	datad => \displ|s_addrCounters[2][2]~q\,
	combout => \regFile|DU_mem|s_memory~1664_combout\);

-- Location: LCCOMB_X67_Y26_N10
\regFile|DU_mem|s_memory~1665\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1665_combout\ = (\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~1664_combout\ & ((\regFile|DU_mem|s_memory~1028_q\))) # (!\regFile|DU_mem|s_memory~1664_combout\ & (\regFile|DU_mem|s_memory~900_q\)))) # 
-- (!\displ|s_addrCounters[2][3]~q\ & (((\regFile|DU_mem|s_memory~1664_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \regFile|DU_mem|s_memory~900_q\,
	datac => \regFile|DU_mem|s_memory~1028_q\,
	datad => \regFile|DU_mem|s_memory~1664_combout\,
	combout => \regFile|DU_mem|s_memory~1665_combout\);

-- Location: LCCOMB_X72_Y26_N24
\regFile|DU_mem|s_memory~1668\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1668_combout\ = (\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\) # ((\regFile|DU_mem|s_memory~1665_combout\)))) # (!\displ|s_addrCounters[2][1]~q\ & (!\displ|s_addrCounters[2][0]~q\ & 
-- (\regFile|DU_mem|s_memory~1667_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \regFile|DU_mem|s_memory~1667_combout\,
	datad => \regFile|DU_mem|s_memory~1665_combout\,
	combout => \regFile|DU_mem|s_memory~1668_combout\);

-- Location: LCCOMB_X72_Y26_N2
\regFile|DU_mem|s_memory~1671\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1671_combout\ = (\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~1668_combout\ & (\regFile|DU_mem|s_memory~1670_combout\)) # (!\regFile|DU_mem|s_memory~1668_combout\ & ((\regFile|DU_mem|s_memory~1663_combout\))))) # 
-- (!\displ|s_addrCounters[2][0]~q\ & (((\regFile|DU_mem|s_memory~1668_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1670_combout\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \regFile|DU_mem|s_memory~1663_combout\,
	datad => \regFile|DU_mem|s_memory~1668_combout\,
	combout => \regFile|DU_mem|s_memory~1671_combout\);

-- Location: LCCOMB_X72_Y26_N30
\regFile|DU_mem|readData[30]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|readData[30]~93_combout\ = (\displ|s_addrCounters[2][4]~q\ & (((\regFile|DU_mem|s_memory~1671_combout\)))) # (!\displ|s_addrCounters[2][4]~q\ & (\regFile|DU_mem|s_memory~1681_combout\ & (!\regFile|DU_mem|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][4]~q\,
	datab => \regFile|DU_mem|s_memory~1681_combout\,
	datac => \regFile|DU_mem|Equal0~0_combout\,
	datad => \regFile|DU_mem|s_memory~1671_combout\,
	combout => \regFile|DU_mem|readData[30]~93_combout\);

-- Location: LCCOMB_X74_Y25_N20
\displ|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux7~0_combout\ = (\SW[0]~input_o\ & (\SW[1]~input_o\)) # (!\SW[0]~input_o\ & ((\SW[1]~input_o\ & ((\regFile|DU_mem|readData[30]~93_combout\))) # (!\SW[1]~input_o\ & (\pcUp|s_pc\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \SW[1]~input_o\,
	datac => \pcUp|s_pc\(30),
	datad => \regFile|DU_mem|readData[30]~93_combout\,
	combout => \displ|Mux7~0_combout\);

-- Location: LCCOMB_X74_Y25_N18
\displ|Mux7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux7~1_combout\ = (\displ|Mux7~0_combout\ & (((\alu|Mux1~8_combout\) # (\alu|Mux1~6_combout\)) # (!\SW[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \alu|Mux1~8_combout\,
	datac => \alu|Mux1~6_combout\,
	datad => \displ|Mux7~0_combout\,
	combout => \displ|Mux7~1_combout\);

-- Location: LCCOMB_X61_Y26_N16
\regFile|DU_mem|s_memory~773feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~773feeder_combout\ = \alu|Mux0~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux0~3_combout\,
	combout => \regFile|DU_mem|s_memory~773feeder_combout\);

-- Location: FF_X61_Y26_N17
\regFile|DU_mem|s_memory~773\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~773feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1550_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~773_q\);

-- Location: FF_X61_Y26_N3
\regFile|DU_mem|s_memory~1029\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux0~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1553_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~1029_q\);

-- Location: FF_X62_Y27_N15
\regFile|DU_mem|s_memory~645\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux0~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1551_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~645_q\);

-- Location: LCCOMB_X62_Y27_N12
\regFile|DU_mem|s_memory~901feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~901feeder_combout\ = \alu|Mux0~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux0~3_combout\,
	combout => \regFile|DU_mem|s_memory~901feeder_combout\);

-- Location: FF_X62_Y27_N13
\regFile|DU_mem|s_memory~901\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~901feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1549_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~901_q\);

-- Location: LCCOMB_X62_Y27_N14
\regFile|DU_mem|s_memory~1682\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1682_combout\ = (\displ|s_addrCounters[2][2]~q\ & (\displ|s_addrCounters[2][3]~q\)) # (!\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~901_q\))) # (!\displ|s_addrCounters[2][3]~q\ & 
-- (\regFile|DU_mem|s_memory~645_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \regFile|DU_mem|s_memory~645_q\,
	datad => \regFile|DU_mem|s_memory~901_q\,
	combout => \regFile|DU_mem|s_memory~1682_combout\);

-- Location: LCCOMB_X61_Y26_N2
\regFile|DU_mem|s_memory~1683\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1683_combout\ = (\displ|s_addrCounters[2][2]~q\ & ((\regFile|DU_mem|s_memory~1682_combout\ & ((\regFile|DU_mem|s_memory~1029_q\))) # (!\regFile|DU_mem|s_memory~1682_combout\ & (\regFile|DU_mem|s_memory~773_q\)))) # 
-- (!\displ|s_addrCounters[2][2]~q\ & (((\regFile|DU_mem|s_memory~1682_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \regFile|DU_mem|s_memory~773_q\,
	datac => \regFile|DU_mem|s_memory~1029_q\,
	datad => \regFile|DU_mem|s_memory~1682_combout\,
	combout => \regFile|DU_mem|s_memory~1683_combout\);

-- Location: FF_X66_Y25_N15
\regFile|DU_mem|s_memory~677\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux0~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1561_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~677_q\);

-- Location: LCCOMB_X66_Y25_N16
\regFile|DU_mem|s_memory~805feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~805feeder_combout\ = \alu|Mux0~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux0~3_combout\,
	combout => \regFile|DU_mem|s_memory~805feeder_combout\);

-- Location: FF_X66_Y25_N17
\regFile|DU_mem|s_memory~805\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~805feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1559_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~805_q\);

-- Location: LCCOMB_X66_Y25_N14
\regFile|DU_mem|s_memory~1689\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1689_combout\ = (\displ|s_addrCounters[2][2]~q\ & ((\displ|s_addrCounters[2][3]~q\) # ((\regFile|DU_mem|s_memory~805_q\)))) # (!\displ|s_addrCounters[2][2]~q\ & (!\displ|s_addrCounters[2][3]~q\ & 
-- (\regFile|DU_mem|s_memory~677_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \regFile|DU_mem|s_memory~677_q\,
	datad => \regFile|DU_mem|s_memory~805_q\,
	combout => \regFile|DU_mem|s_memory~1689_combout\);

-- Location: FF_X67_Y25_N19
\regFile|DU_mem|s_memory~1061\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux0~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1562_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~1061_q\);

-- Location: LCCOMB_X67_Y25_N16
\regFile|DU_mem|s_memory~933feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~933feeder_combout\ = \alu|Mux0~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux0~3_combout\,
	combout => \regFile|DU_mem|s_memory~933feeder_combout\);

-- Location: FF_X67_Y25_N17
\regFile|DU_mem|s_memory~933\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~933feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1560_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~933_q\);

-- Location: LCCOMB_X67_Y25_N18
\regFile|DU_mem|s_memory~1690\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1690_combout\ = (\regFile|DU_mem|s_memory~1689_combout\ & (((\regFile|DU_mem|s_memory~1061_q\)) # (!\displ|s_addrCounters[2][3]~q\))) # (!\regFile|DU_mem|s_memory~1689_combout\ & (\displ|s_addrCounters[2][3]~q\ & 
-- ((\regFile|DU_mem|s_memory~933_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1689_combout\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \regFile|DU_mem|s_memory~1061_q\,
	datad => \regFile|DU_mem|s_memory~933_q\,
	combout => \regFile|DU_mem|s_memory~1690_combout\);

-- Location: LCCOMB_X62_Y25_N12
\regFile|DU_mem|s_memory~741feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~741feeder_combout\ = \alu|Mux0~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux0~3_combout\,
	combout => \regFile|DU_mem|s_memory~741feeder_combout\);

-- Location: FF_X62_Y25_N13
\regFile|DU_mem|s_memory~741\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~741feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1543_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~741_q\);

-- Location: FF_X62_Y25_N3
\regFile|DU_mem|s_memory~613\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux0~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1546_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~613_q\);

-- Location: LCCOMB_X62_Y25_N2
\regFile|DU_mem|s_memory~1684\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1684_combout\ = (\displ|s_addrCounters[2][2]~q\ & ((\regFile|DU_mem|s_memory~741_q\) # ((\displ|s_addrCounters[2][3]~q\)))) # (!\displ|s_addrCounters[2][2]~q\ & (((\regFile|DU_mem|s_memory~613_q\ & 
-- !\displ|s_addrCounters[2][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~741_q\,
	datab => \displ|s_addrCounters[2][2]~q\,
	datac => \regFile|DU_mem|s_memory~613_q\,
	datad => \displ|s_addrCounters[2][3]~q\,
	combout => \regFile|DU_mem|s_memory~1684_combout\);

-- Location: FF_X61_Y25_N11
\regFile|DU_mem|s_memory~997\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux0~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1548_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~997_q\);

-- Location: LCCOMB_X61_Y25_N0
\regFile|DU_mem|s_memory~869feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~869feeder_combout\ = \alu|Mux0~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux0~3_combout\,
	combout => \regFile|DU_mem|s_memory~869feeder_combout\);

-- Location: FF_X61_Y25_N1
\regFile|DU_mem|s_memory~869\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~869feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1544_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~869_q\);

-- Location: LCCOMB_X61_Y25_N10
\regFile|DU_mem|s_memory~1685\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1685_combout\ = (\regFile|DU_mem|s_memory~1684_combout\ & (((\regFile|DU_mem|s_memory~997_q\)) # (!\displ|s_addrCounters[2][3]~q\))) # (!\regFile|DU_mem|s_memory~1684_combout\ & (\displ|s_addrCounters[2][3]~q\ & 
-- ((\regFile|DU_mem|s_memory~869_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1684_combout\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \regFile|DU_mem|s_memory~997_q\,
	datad => \regFile|DU_mem|s_memory~869_q\,
	combout => \regFile|DU_mem|s_memory~1685_combout\);

-- Location: FF_X66_Y24_N11
\regFile|DU_mem|s_memory~581\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux0~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1557_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~581_q\);

-- Location: LCCOMB_X66_Y24_N16
\regFile|DU_mem|s_memory~837feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~837feeder_combout\ = \alu|Mux0~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux0~3_combout\,
	combout => \regFile|DU_mem|s_memory~837feeder_combout\);

-- Location: FF_X66_Y24_N17
\regFile|DU_mem|s_memory~837\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~837feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1554_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~837_q\);

-- Location: LCCOMB_X66_Y24_N10
\regFile|DU_mem|s_memory~1686\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1686_combout\ = (\displ|s_addrCounters[2][3]~q\ & ((\displ|s_addrCounters[2][2]~q\) # ((\regFile|DU_mem|s_memory~837_q\)))) # (!\displ|s_addrCounters[2][3]~q\ & (!\displ|s_addrCounters[2][2]~q\ & 
-- (\regFile|DU_mem|s_memory~581_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \displ|s_addrCounters[2][2]~q\,
	datac => \regFile|DU_mem|s_memory~581_q\,
	datad => \regFile|DU_mem|s_memory~837_q\,
	combout => \regFile|DU_mem|s_memory~1686_combout\);

-- Location: LCCOMB_X73_Y28_N24
\regFile|DU_mem|s_memory~709feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~709feeder_combout\ = \alu|Mux0~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux0~3_combout\,
	combout => \regFile|DU_mem|s_memory~709feeder_combout\);

-- Location: FF_X73_Y28_N25
\regFile|DU_mem|s_memory~709\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~709feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1555_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~709_q\);

-- Location: FF_X73_Y28_N23
\regFile|DU_mem|s_memory~965\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux0~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1558_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~965_q\);

-- Location: LCCOMB_X73_Y28_N22
\regFile|DU_mem|s_memory~1687\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1687_combout\ = (\regFile|DU_mem|s_memory~1686_combout\ & (((\regFile|DU_mem|s_memory~965_q\) # (!\displ|s_addrCounters[2][2]~q\)))) # (!\regFile|DU_mem|s_memory~1686_combout\ & (\regFile|DU_mem|s_memory~709_q\ & 
-- ((\displ|s_addrCounters[2][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1686_combout\,
	datab => \regFile|DU_mem|s_memory~709_q\,
	datac => \regFile|DU_mem|s_memory~965_q\,
	datad => \displ|s_addrCounters[2][2]~q\,
	combout => \regFile|DU_mem|s_memory~1687_combout\);

-- Location: LCCOMB_X65_Y29_N14
\regFile|DU_mem|s_memory~1688\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1688_combout\ = (\displ|s_addrCounters[2][1]~q\ & (((\displ|s_addrCounters[2][0]~q\)))) # (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & (\regFile|DU_mem|s_memory~1685_combout\)) # 
-- (!\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~1687_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \regFile|DU_mem|s_memory~1685_combout\,
	datac => \displ|s_addrCounters[2][0]~q\,
	datad => \regFile|DU_mem|s_memory~1687_combout\,
	combout => \regFile|DU_mem|s_memory~1688_combout\);

-- Location: LCCOMB_X65_Y29_N16
\regFile|DU_mem|s_memory~1691\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1691_combout\ = (\regFile|DU_mem|s_memory~1688_combout\ & (((\regFile|DU_mem|s_memory~1690_combout\) # (!\displ|s_addrCounters[2][1]~q\)))) # (!\regFile|DU_mem|s_memory~1688_combout\ & (\regFile|DU_mem|s_memory~1683_combout\ & 
-- ((\displ|s_addrCounters[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1683_combout\,
	datab => \regFile|DU_mem|s_memory~1690_combout\,
	datac => \regFile|DU_mem|s_memory~1688_combout\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \regFile|DU_mem|s_memory~1691_combout\);

-- Location: LCCOMB_X65_Y29_N24
\regFile|DU_mem|s_memory~549feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~549feeder_combout\ = \alu|Mux0~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux0~3_combout\,
	combout => \regFile|DU_mem|s_memory~549feeder_combout\);

-- Location: FF_X65_Y29_N25
\regFile|DU_mem|s_memory~549\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~549feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~549_q\);

-- Location: FF_X69_Y27_N3
\regFile|DU_mem|s_memory~485\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux0~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~485_q\);

-- Location: FF_X61_Y28_N7
\regFile|DU_mem|s_memory~453\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux0~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~453_q\);

-- Location: LCCOMB_X61_Y28_N12
\regFile|DU_mem|s_memory~517feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~517feeder_combout\ = \alu|Mux0~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux0~3_combout\,
	combout => \regFile|DU_mem|s_memory~517feeder_combout\);

-- Location: FF_X61_Y28_N13
\regFile|DU_mem|s_memory~517\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~517feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~517_q\);

-- Location: LCCOMB_X61_Y28_N6
\regFile|DU_mem|s_memory~1699\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1699_combout\ = (\displ|s_addrCounters[2][0]~q\ & (\displ|s_addrCounters[2][1]~q\)) # (!\displ|s_addrCounters[2][0]~q\ & ((\displ|s_addrCounters[2][1]~q\ & ((\regFile|DU_mem|s_memory~517_q\))) # (!\displ|s_addrCounters[2][1]~q\ & 
-- (\regFile|DU_mem|s_memory~453_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \displ|s_addrCounters[2][1]~q\,
	datac => \regFile|DU_mem|s_memory~453_q\,
	datad => \regFile|DU_mem|s_memory~517_q\,
	combout => \regFile|DU_mem|s_memory~1699_combout\);

-- Location: LCCOMB_X69_Y27_N2
\regFile|DU_mem|s_memory~1700\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1700_combout\ = (\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~1699_combout\ & (\regFile|DU_mem|s_memory~549_q\)) # (!\regFile|DU_mem|s_memory~1699_combout\ & ((\regFile|DU_mem|s_memory~485_q\))))) # 
-- (!\displ|s_addrCounters[2][0]~q\ & (((\regFile|DU_mem|s_memory~1699_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \regFile|DU_mem|s_memory~549_q\,
	datac => \regFile|DU_mem|s_memory~485_q\,
	datad => \regFile|DU_mem|s_memory~1699_combout\,
	combout => \regFile|DU_mem|s_memory~1700_combout\);

-- Location: FF_X60_Y29_N7
\regFile|DU_mem|s_memory~69\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux0~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~69_q\);

-- Location: LCCOMB_X60_Y29_N16
\regFile|DU_mem|s_memory~101feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~101feeder_combout\ = \alu|Mux0~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux0~3_combout\,
	combout => \regFile|DU_mem|s_memory~101feeder_combout\);

-- Location: FF_X60_Y29_N17
\regFile|DU_mem|s_memory~101\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~101feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~101_q\);

-- Location: LCCOMB_X60_Y29_N6
\regFile|DU_mem|s_memory~1696\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1696_combout\ = (\displ|s_addrCounters[2][0]~q\ & ((\displ|s_addrCounters[2][1]~q\) # ((\regFile|DU_mem|s_memory~101_q\)))) # (!\displ|s_addrCounters[2][0]~q\ & (!\displ|s_addrCounters[2][1]~q\ & (\regFile|DU_mem|s_memory~69_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \displ|s_addrCounters[2][1]~q\,
	datac => \regFile|DU_mem|s_memory~69_q\,
	datad => \regFile|DU_mem|s_memory~101_q\,
	combout => \regFile|DU_mem|s_memory~1696_combout\);

-- Location: LCCOMB_X72_Y31_N24
\regFile|DU_mem|s_memory~133feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~133feeder_combout\ = \alu|Mux0~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux0~3_combout\,
	combout => \regFile|DU_mem|s_memory~133feeder_combout\);

-- Location: FF_X72_Y31_N25
\regFile|DU_mem|s_memory~133\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~133feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~133_q\);

-- Location: FF_X69_Y27_N25
\regFile|DU_mem|s_memory~165\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux0~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~165_q\);

-- Location: LCCOMB_X69_Y27_N24
\regFile|DU_mem|s_memory~1697\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1697_combout\ = (\regFile|DU_mem|s_memory~1696_combout\ & (((\regFile|DU_mem|s_memory~165_q\) # (!\displ|s_addrCounters[2][1]~q\)))) # (!\regFile|DU_mem|s_memory~1696_combout\ & (\regFile|DU_mem|s_memory~133_q\ & 
-- ((\displ|s_addrCounters[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1696_combout\,
	datab => \regFile|DU_mem|s_memory~133_q\,
	datac => \regFile|DU_mem|s_memory~165_q\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \regFile|DU_mem|s_memory~1697_combout\);

-- Location: FF_X67_Y28_N11
\regFile|DU_mem|s_memory~261\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux0~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~261_q\);

-- Location: FF_X68_Y29_N3
\regFile|DU_mem|s_memory~197\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux0~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~197_q\);

-- Location: LCCOMB_X68_Y29_N2
\regFile|DU_mem|s_memory~1694\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1694_combout\ = (\displ|s_addrCounters[2][0]~q\ & (((\displ|s_addrCounters[2][1]~q\)))) # (!\displ|s_addrCounters[2][0]~q\ & ((\displ|s_addrCounters[2][1]~q\ & (\regFile|DU_mem|s_memory~261_q\)) # (!\displ|s_addrCounters[2][1]~q\ 
-- & ((\regFile|DU_mem|s_memory~197_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~261_q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \regFile|DU_mem|s_memory~197_q\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \regFile|DU_mem|s_memory~1694_combout\);

-- Location: FF_X65_Y25_N9
\regFile|DU_mem|s_memory~293\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux0~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~293_q\);

-- Location: LCCOMB_X65_Y25_N18
\regFile|DU_mem|s_memory~229feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~229feeder_combout\ = \alu|Mux0~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux0~3_combout\,
	combout => \regFile|DU_mem|s_memory~229feeder_combout\);

-- Location: FF_X65_Y25_N19
\regFile|DU_mem|s_memory~229\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~229feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~229_q\);

-- Location: LCCOMB_X65_Y25_N8
\regFile|DU_mem|s_memory~1695\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1695_combout\ = (\regFile|DU_mem|s_memory~1694_combout\ & (((\regFile|DU_mem|s_memory~293_q\)) # (!\displ|s_addrCounters[2][0]~q\))) # (!\regFile|DU_mem|s_memory~1694_combout\ & (\displ|s_addrCounters[2][0]~q\ & 
-- ((\regFile|DU_mem|s_memory~229_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1694_combout\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \regFile|DU_mem|s_memory~293_q\,
	datad => \regFile|DU_mem|s_memory~229_q\,
	combout => \regFile|DU_mem|s_memory~1695_combout\);

-- Location: LCCOMB_X65_Y27_N24
\regFile|DU_mem|s_memory~1698\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1698_combout\ = (\displ|s_addrCounters[2][2]~q\ & (((\regFile|DU_mem|s_memory~1695_combout\) # (\displ|s_addrCounters[2][3]~q\)))) # (!\displ|s_addrCounters[2][2]~q\ & (\regFile|DU_mem|s_memory~1697_combout\ & 
-- ((!\displ|s_addrCounters[2][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][2]~q\,
	datab => \regFile|DU_mem|s_memory~1697_combout\,
	datac => \regFile|DU_mem|s_memory~1695_combout\,
	datad => \displ|s_addrCounters[2][3]~q\,
	combout => \regFile|DU_mem|s_memory~1698_combout\);

-- Location: LCCOMB_X66_Y32_N20
\regFile|DU_mem|s_memory~389feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~389feeder_combout\ = \alu|Mux0~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux0~3_combout\,
	combout => \regFile|DU_mem|s_memory~389feeder_combout\);

-- Location: FF_X66_Y32_N21
\regFile|DU_mem|s_memory~389\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~389feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~389_q\);

-- Location: FF_X65_Y29_N23
\regFile|DU_mem|s_memory~421\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux0~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~421_q\);

-- Location: LCCOMB_X63_Y29_N26
\regFile|DU_mem|s_memory~357feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~357feeder_combout\ = \alu|Mux0~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux0~3_combout\,
	combout => \regFile|DU_mem|s_memory~357feeder_combout\);

-- Location: FF_X63_Y29_N27
\regFile|DU_mem|s_memory~357\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~357feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~357_q\);

-- Location: FF_X61_Y29_N9
\regFile|DU_mem|s_memory~325\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux0~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~325_q\);

-- Location: LCCOMB_X61_Y29_N8
\regFile|DU_mem|s_memory~1692\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1692_combout\ = (\displ|s_addrCounters[2][1]~q\ & (((\displ|s_addrCounters[2][0]~q\)))) # (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & (\regFile|DU_mem|s_memory~357_q\)) # (!\displ|s_addrCounters[2][0]~q\ 
-- & ((\regFile|DU_mem|s_memory~325_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~357_q\,
	datab => \displ|s_addrCounters[2][1]~q\,
	datac => \regFile|DU_mem|s_memory~325_q\,
	datad => \displ|s_addrCounters[2][0]~q\,
	combout => \regFile|DU_mem|s_memory~1692_combout\);

-- Location: LCCOMB_X65_Y29_N22
\regFile|DU_mem|s_memory~1693\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1693_combout\ = (\displ|s_addrCounters[2][1]~q\ & ((\regFile|DU_mem|s_memory~1692_combout\ & ((\regFile|DU_mem|s_memory~421_q\))) # (!\regFile|DU_mem|s_memory~1692_combout\ & (\regFile|DU_mem|s_memory~389_q\)))) # 
-- (!\displ|s_addrCounters[2][1]~q\ & (((\regFile|DU_mem|s_memory~1692_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \regFile|DU_mem|s_memory~389_q\,
	datac => \regFile|DU_mem|s_memory~421_q\,
	datad => \regFile|DU_mem|s_memory~1692_combout\,
	combout => \regFile|DU_mem|s_memory~1693_combout\);

-- Location: LCCOMB_X65_Y29_N6
\regFile|DU_mem|s_memory~1701\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1701_combout\ = (\regFile|DU_mem|s_memory~1698_combout\ & ((\regFile|DU_mem|s_memory~1700_combout\) # ((!\displ|s_addrCounters[2][3]~q\)))) # (!\regFile|DU_mem|s_memory~1698_combout\ & (((\regFile|DU_mem|s_memory~1693_combout\ & 
-- \displ|s_addrCounters[2][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1700_combout\,
	datab => \regFile|DU_mem|s_memory~1698_combout\,
	datac => \regFile|DU_mem|s_memory~1693_combout\,
	datad => \displ|s_addrCounters[2][3]~q\,
	combout => \regFile|DU_mem|s_memory~1701_combout\);

-- Location: LCCOMB_X65_Y29_N10
\regFile|DU_mem|readData[31]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|readData[31]~94_combout\ = (\displ|s_addrCounters[2][4]~q\ & (\regFile|DU_mem|s_memory~1691_combout\)) # (!\displ|s_addrCounters[2][4]~q\ & (((!\regFile|DU_mem|Equal0~0_combout\ & \regFile|DU_mem|s_memory~1701_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][4]~q\,
	datab => \regFile|DU_mem|s_memory~1691_combout\,
	datac => \regFile|DU_mem|Equal0~0_combout\,
	datad => \regFile|DU_mem|s_memory~1701_combout\,
	combout => \regFile|DU_mem|readData[31]~94_combout\);

-- Location: LCCOMB_X68_Y32_N28
\pcUp|s_pc[31]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \pcUp|s_pc[31]~88_combout\ = \pcUp|s_pc[30]~87\ $ (\pcUp|s_pc\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \pcUp|s_pc\(31),
	cin => \pcUp|s_pc[30]~87\,
	combout => \pcUp|s_pc[31]~88_combout\);

-- Location: FF_X68_Y32_N29
\pcUp|s_pc[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \pcUp|s_pc[31]~88_combout\,
	sclr => \ALT_INV_KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pcUp|s_pc\(31));

-- Location: LCCOMB_X74_Y25_N12
\displ|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux6~0_combout\ = (\SW[1]~input_o\ & ((\SW[0]~input_o\))) # (!\SW[1]~input_o\ & (\pcUp|s_pc\(31) & !\SW[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[1]~input_o\,
	datac => \pcUp|s_pc\(31),
	datad => \SW[0]~input_o\,
	combout => \displ|Mux6~0_combout\);

-- Location: LCCOMB_X74_Y25_N26
\displ|Mux6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux6~1_combout\ = (\SW[1]~input_o\ & ((\displ|Mux6~0_combout\ & ((\alu|Mux0~3_combout\))) # (!\displ|Mux6~0_combout\ & (\regFile|DU_mem|readData[31]~94_combout\)))) # (!\SW[1]~input_o\ & (((\displ|Mux6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|readData[31]~94_combout\,
	datab => \SW[1]~input_o\,
	datac => \alu|Mux0~3_combout\,
	datad => \displ|Mux6~0_combout\,
	combout => \displ|Mux6~1_combout\);

-- Location: LCCOMB_X67_Y25_N12
\regFile|DU_mem|s_memory~931feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~931feeder_combout\ = \alu|Mux2~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux2~3_combout\,
	combout => \regFile|DU_mem|s_memory~931feeder_combout\);

-- Location: FF_X67_Y25_N13
\regFile|DU_mem|s_memory~931\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~931feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1560_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~931_q\);

-- Location: FF_X67_Y25_N31
\regFile|DU_mem|s_memory~1059\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux2~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1562_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~1059_q\);

-- Location: LCCOMB_X68_Y25_N18
\regFile|DU_mem|s_memory~803feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~803feeder_combout\ = \alu|Mux2~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux2~3_combout\,
	combout => \regFile|DU_mem|s_memory~803feeder_combout\);

-- Location: FF_X68_Y25_N19
\regFile|DU_mem|s_memory~803\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~803feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1559_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~803_q\);

-- Location: FF_X68_Y25_N25
\regFile|DU_mem|s_memory~675\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux2~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1561_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~675_q\);

-- Location: LCCOMB_X68_Y25_N24
\regFile|DU_mem|s_memory~1649\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1649_combout\ = (\displ|s_addrCounters[2][3]~q\ & (((\displ|s_addrCounters[2][2]~q\)))) # (!\displ|s_addrCounters[2][3]~q\ & ((\displ|s_addrCounters[2][2]~q\ & (\regFile|DU_mem|s_memory~803_q\)) # (!\displ|s_addrCounters[2][2]~q\ 
-- & ((\regFile|DU_mem|s_memory~675_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \regFile|DU_mem|s_memory~803_q\,
	datac => \regFile|DU_mem|s_memory~675_q\,
	datad => \displ|s_addrCounters[2][2]~q\,
	combout => \regFile|DU_mem|s_memory~1649_combout\);

-- Location: LCCOMB_X67_Y25_N30
\regFile|DU_mem|s_memory~1650\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1650_combout\ = (\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~1649_combout\ & ((\regFile|DU_mem|s_memory~1059_q\))) # (!\regFile|DU_mem|s_memory~1649_combout\ & (\regFile|DU_mem|s_memory~931_q\)))) # 
-- (!\displ|s_addrCounters[2][3]~q\ & (((\regFile|DU_mem|s_memory~1649_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~931_q\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \regFile|DU_mem|s_memory~1059_q\,
	datad => \regFile|DU_mem|s_memory~1649_combout\,
	combout => \regFile|DU_mem|s_memory~1650_combout\);

-- Location: FF_X72_Y27_N15
\regFile|DU_mem|s_memory~611\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux2~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1546_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~611_q\);

-- Location: LCCOMB_X72_Y27_N24
\regFile|DU_mem|s_memory~739feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~739feeder_combout\ = \alu|Mux2~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux2~3_combout\,
	combout => \regFile|DU_mem|s_memory~739feeder_combout\);

-- Location: FF_X72_Y27_N25
\regFile|DU_mem|s_memory~739\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~739feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1543_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~739_q\);

-- Location: LCCOMB_X72_Y27_N14
\regFile|DU_mem|s_memory~1644\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1644_combout\ = (\displ|s_addrCounters[2][3]~q\ & (\displ|s_addrCounters[2][2]~q\)) # (!\displ|s_addrCounters[2][3]~q\ & ((\displ|s_addrCounters[2][2]~q\ & ((\regFile|DU_mem|s_memory~739_q\))) # (!\displ|s_addrCounters[2][2]~q\ & 
-- (\regFile|DU_mem|s_memory~611_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \displ|s_addrCounters[2][2]~q\,
	datac => \regFile|DU_mem|s_memory~611_q\,
	datad => \regFile|DU_mem|s_memory~739_q\,
	combout => \regFile|DU_mem|s_memory~1644_combout\);

-- Location: LCCOMB_X68_Y27_N28
\regFile|DU_mem|s_memory~867feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~867feeder_combout\ = \alu|Mux2~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux2~3_combout\,
	combout => \regFile|DU_mem|s_memory~867feeder_combout\);

-- Location: FF_X68_Y27_N29
\regFile|DU_mem|s_memory~867\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~867feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1544_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~867_q\);

-- Location: FF_X68_Y27_N27
\regFile|DU_mem|s_memory~995\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux2~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1548_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~995_q\);

-- Location: LCCOMB_X68_Y27_N26
\regFile|DU_mem|s_memory~1645\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1645_combout\ = (\regFile|DU_mem|s_memory~1644_combout\ & (((\regFile|DU_mem|s_memory~995_q\) # (!\displ|s_addrCounters[2][3]~q\)))) # (!\regFile|DU_mem|s_memory~1644_combout\ & (\regFile|DU_mem|s_memory~867_q\ & 
-- ((\displ|s_addrCounters[2][3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1644_combout\,
	datab => \regFile|DU_mem|s_memory~867_q\,
	datac => \regFile|DU_mem|s_memory~995_q\,
	datad => \displ|s_addrCounters[2][3]~q\,
	combout => \regFile|DU_mem|s_memory~1645_combout\);

-- Location: FF_X73_Y27_N13
\regFile|DU_mem|s_memory~579\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux2~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1557_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~579_q\);

-- Location: LCCOMB_X73_Y27_N10
\regFile|DU_mem|s_memory~835feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~835feeder_combout\ = \alu|Mux2~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux2~3_combout\,
	combout => \regFile|DU_mem|s_memory~835feeder_combout\);

-- Location: FF_X73_Y27_N11
\regFile|DU_mem|s_memory~835\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~835feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1554_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~835_q\);

-- Location: LCCOMB_X73_Y27_N12
\regFile|DU_mem|s_memory~1646\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1646_combout\ = (\displ|s_addrCounters[2][3]~q\ & ((\displ|s_addrCounters[2][2]~q\) # ((\regFile|DU_mem|s_memory~835_q\)))) # (!\displ|s_addrCounters[2][3]~q\ & (!\displ|s_addrCounters[2][2]~q\ & 
-- (\regFile|DU_mem|s_memory~579_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][3]~q\,
	datab => \displ|s_addrCounters[2][2]~q\,
	datac => \regFile|DU_mem|s_memory~579_q\,
	datad => \regFile|DU_mem|s_memory~835_q\,
	combout => \regFile|DU_mem|s_memory~1646_combout\);

-- Location: LCCOMB_X73_Y28_N28
\regFile|DU_mem|s_memory~707feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~707feeder_combout\ = \alu|Mux2~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux2~3_combout\,
	combout => \regFile|DU_mem|s_memory~707feeder_combout\);

-- Location: FF_X73_Y28_N29
\regFile|DU_mem|s_memory~707\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~707feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1555_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~707_q\);

-- Location: FF_X73_Y28_N27
\regFile|DU_mem|s_memory~963\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux2~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1558_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~963_q\);

-- Location: LCCOMB_X73_Y28_N26
\regFile|DU_mem|s_memory~1647\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1647_combout\ = (\regFile|DU_mem|s_memory~1646_combout\ & (((\regFile|DU_mem|s_memory~963_q\) # (!\displ|s_addrCounters[2][2]~q\)))) # (!\regFile|DU_mem|s_memory~1646_combout\ & (\regFile|DU_mem|s_memory~707_q\ & 
-- ((\displ|s_addrCounters[2][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1646_combout\,
	datab => \regFile|DU_mem|s_memory~707_q\,
	datac => \regFile|DU_mem|s_memory~963_q\,
	datad => \displ|s_addrCounters[2][2]~q\,
	combout => \regFile|DU_mem|s_memory~1647_combout\);

-- Location: LCCOMB_X69_Y24_N18
\regFile|DU_mem|s_memory~1648\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1648_combout\ = (\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~1645_combout\) # ((\displ|s_addrCounters[2][1]~q\)))) # (!\displ|s_addrCounters[2][0]~q\ & (((!\displ|s_addrCounters[2][1]~q\ & 
-- \regFile|DU_mem|s_memory~1647_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1645_combout\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \displ|s_addrCounters[2][1]~q\,
	datad => \regFile|DU_mem|s_memory~1647_combout\,
	combout => \regFile|DU_mem|s_memory~1648_combout\);

-- Location: LCCOMB_X69_Y24_N30
\regFile|DU_mem|s_memory~771feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~771feeder_combout\ = \alu|Mux2~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux2~3_combout\,
	combout => \regFile|DU_mem|s_memory~771feeder_combout\);

-- Location: FF_X69_Y24_N31
\regFile|DU_mem|s_memory~771\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~771feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1550_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~771_q\);

-- Location: LCCOMB_X69_Y25_N10
\regFile|DU_mem|s_memory~899feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~899feeder_combout\ = \alu|Mux2~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux2~3_combout\,
	combout => \regFile|DU_mem|s_memory~899feeder_combout\);

-- Location: FF_X69_Y25_N11
\regFile|DU_mem|s_memory~899\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~899feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1549_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~899_q\);

-- Location: FF_X69_Y25_N29
\regFile|DU_mem|s_memory~643\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux2~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1551_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~643_q\);

-- Location: LCCOMB_X69_Y25_N28
\regFile|DU_mem|s_memory~1642\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1642_combout\ = (\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~899_q\) # ((\displ|s_addrCounters[2][2]~q\)))) # (!\displ|s_addrCounters[2][3]~q\ & (((\regFile|DU_mem|s_memory~643_q\ & 
-- !\displ|s_addrCounters[2][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~899_q\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \regFile|DU_mem|s_memory~643_q\,
	datad => \displ|s_addrCounters[2][2]~q\,
	combout => \regFile|DU_mem|s_memory~1642_combout\);

-- Location: FF_X69_Y24_N13
\regFile|DU_mem|s_memory~1027\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux2~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1553_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~1027_q\);

-- Location: LCCOMB_X69_Y24_N12
\regFile|DU_mem|s_memory~1643\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1643_combout\ = (\regFile|DU_mem|s_memory~1642_combout\ & (((\regFile|DU_mem|s_memory~1027_q\) # (!\displ|s_addrCounters[2][2]~q\)))) # (!\regFile|DU_mem|s_memory~1642_combout\ & (\regFile|DU_mem|s_memory~771_q\ & 
-- ((\displ|s_addrCounters[2][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~771_q\,
	datab => \regFile|DU_mem|s_memory~1642_combout\,
	datac => \regFile|DU_mem|s_memory~1027_q\,
	datad => \displ|s_addrCounters[2][2]~q\,
	combout => \regFile|DU_mem|s_memory~1643_combout\);

-- Location: LCCOMB_X69_Y24_N24
\regFile|DU_mem|s_memory~1651\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1651_combout\ = (\regFile|DU_mem|s_memory~1648_combout\ & ((\regFile|DU_mem|s_memory~1650_combout\) # ((!\displ|s_addrCounters[2][1]~q\)))) # (!\regFile|DU_mem|s_memory~1648_combout\ & (((\displ|s_addrCounters[2][1]~q\ & 
-- \regFile|DU_mem|s_memory~1643_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1650_combout\,
	datab => \regFile|DU_mem|s_memory~1648_combout\,
	datac => \displ|s_addrCounters[2][1]~q\,
	datad => \regFile|DU_mem|s_memory~1643_combout\,
	combout => \regFile|DU_mem|s_memory~1651_combout\);

-- Location: LCCOMB_X65_Y28_N0
\regFile|DU_mem|s_memory~515feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~515feeder_combout\ = \alu|Mux2~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux2~3_combout\,
	combout => \regFile|DU_mem|s_memory~515feeder_combout\);

-- Location: FF_X65_Y28_N1
\regFile|DU_mem|s_memory~515\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~515feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1575_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~515_q\);

-- Location: FF_X65_Y28_N7
\regFile|DU_mem|s_memory~451\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux2~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1577_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~451_q\);

-- Location: LCCOMB_X65_Y28_N6
\regFile|DU_mem|s_memory~1659\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1659_combout\ = (\displ|s_addrCounters[2][0]~q\ & (((\displ|s_addrCounters[2][1]~q\)))) # (!\displ|s_addrCounters[2][0]~q\ & ((\displ|s_addrCounters[2][1]~q\ & (\regFile|DU_mem|s_memory~515_q\)) # (!\displ|s_addrCounters[2][1]~q\ 
-- & ((\regFile|DU_mem|s_memory~451_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \regFile|DU_mem|s_memory~515_q\,
	datac => \regFile|DU_mem|s_memory~451_q\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \regFile|DU_mem|s_memory~1659_combout\);

-- Location: FF_X69_Y27_N7
\regFile|DU_mem|s_memory~483\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux2~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1576_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~483_q\);

-- Location: FF_X70_Y30_N13
\regFile|DU_mem|s_memory~547\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \alu|Mux2~3_combout\,
	ena => \regFile|rs_mem|s_memory~1578_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~547_q\);

-- Location: LCCOMB_X69_Y27_N6
\regFile|DU_mem|s_memory~1660\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1660_combout\ = (\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~1659_combout\ & ((\regFile|DU_mem|s_memory~547_q\))) # (!\regFile|DU_mem|s_memory~1659_combout\ & (\regFile|DU_mem|s_memory~483_q\)))) # 
-- (!\displ|s_addrCounters[2][0]~q\ & (\regFile|DU_mem|s_memory~1659_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][0]~q\,
	datab => \regFile|DU_mem|s_memory~1659_combout\,
	datac => \regFile|DU_mem|s_memory~483_q\,
	datad => \regFile|DU_mem|s_memory~547_q\,
	combout => \regFile|DU_mem|s_memory~1660_combout\);

-- Location: LCCOMB_X72_Y29_N28
\regFile|DU_mem|s_memory~387feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~387feeder_combout\ = \alu|Mux2~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux2~3_combout\,
	combout => \regFile|DU_mem|s_memory~387feeder_combout\);

-- Location: FF_X72_Y29_N29
\regFile|DU_mem|s_memory~387\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~387feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1568_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~387_q\);

-- Location: FF_X72_Y32_N15
\regFile|DU_mem|s_memory~419\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux2~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1570_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~419_q\);

-- Location: LCCOMB_X75_Y30_N18
\regFile|DU_mem|s_memory~355feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~355feeder_combout\ = \alu|Mux2~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux2~3_combout\,
	combout => \regFile|DU_mem|s_memory~355feeder_combout\);

-- Location: FF_X75_Y30_N19
\regFile|DU_mem|s_memory~355\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~355feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1567_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~355_q\);

-- Location: FF_X74_Y29_N27
\regFile|DU_mem|s_memory~323\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux2~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1569_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~323_q\);

-- Location: LCCOMB_X74_Y29_N26
\regFile|DU_mem|s_memory~1652\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1652_combout\ = (\displ|s_addrCounters[2][0]~q\ & ((\regFile|DU_mem|s_memory~355_q\) # ((\displ|s_addrCounters[2][1]~q\)))) # (!\displ|s_addrCounters[2][0]~q\ & (((\regFile|DU_mem|s_memory~323_q\ & 
-- !\displ|s_addrCounters[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~355_q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \regFile|DU_mem|s_memory~323_q\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \regFile|DU_mem|s_memory~1652_combout\);

-- Location: LCCOMB_X72_Y32_N14
\regFile|DU_mem|s_memory~1653\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1653_combout\ = (\displ|s_addrCounters[2][1]~q\ & ((\regFile|DU_mem|s_memory~1652_combout\ & ((\regFile|DU_mem|s_memory~419_q\))) # (!\regFile|DU_mem|s_memory~1652_combout\ & (\regFile|DU_mem|s_memory~387_q\)))) # 
-- (!\displ|s_addrCounters[2][1]~q\ & (((\regFile|DU_mem|s_memory~1652_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~387_q\,
	datab => \displ|s_addrCounters[2][1]~q\,
	datac => \regFile|DU_mem|s_memory~419_q\,
	datad => \regFile|DU_mem|s_memory~1652_combout\,
	combout => \regFile|DU_mem|s_memory~1653_combout\);

-- Location: LCCOMB_X69_Y26_N12
\regFile|DU_mem|s_memory~227feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~227feeder_combout\ = \alu|Mux2~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux2~3_combout\,
	combout => \regFile|DU_mem|s_memory~227feeder_combout\);

-- Location: FF_X69_Y26_N13
\regFile|DU_mem|s_memory~227\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~227feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1564_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~227_q\);

-- Location: LCCOMB_X70_Y27_N12
\regFile|DU_mem|s_memory~259feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~259feeder_combout\ = \alu|Mux2~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux2~3_combout\,
	combout => \regFile|DU_mem|s_memory~259feeder_combout\);

-- Location: FF_X70_Y27_N13
\regFile|DU_mem|s_memory~259\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~259feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1563_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~259_q\);

-- Location: FF_X68_Y29_N29
\regFile|DU_mem|s_memory~195\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux2~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1565_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~195_q\);

-- Location: LCCOMB_X68_Y29_N28
\regFile|DU_mem|s_memory~1654\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1654_combout\ = (\displ|s_addrCounters[2][0]~q\ & (((\displ|s_addrCounters[2][1]~q\)))) # (!\displ|s_addrCounters[2][0]~q\ & ((\displ|s_addrCounters[2][1]~q\ & (\regFile|DU_mem|s_memory~259_q\)) # (!\displ|s_addrCounters[2][1]~q\ 
-- & ((\regFile|DU_mem|s_memory~195_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~259_q\,
	datab => \displ|s_addrCounters[2][0]~q\,
	datac => \regFile|DU_mem|s_memory~195_q\,
	datad => \displ|s_addrCounters[2][1]~q\,
	combout => \regFile|DU_mem|s_memory~1654_combout\);

-- Location: FF_X69_Y26_N7
\regFile|DU_mem|s_memory~291\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux2~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~291_q\);

-- Location: LCCOMB_X69_Y26_N6
\regFile|DU_mem|s_memory~1655\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1655_combout\ = (\regFile|DU_mem|s_memory~1654_combout\ & (((\regFile|DU_mem|s_memory~291_q\) # (!\displ|s_addrCounters[2][0]~q\)))) # (!\regFile|DU_mem|s_memory~1654_combout\ & (\regFile|DU_mem|s_memory~227_q\ & 
-- ((\displ|s_addrCounters[2][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~227_q\,
	datab => \regFile|DU_mem|s_memory~1654_combout\,
	datac => \regFile|DU_mem|s_memory~291_q\,
	datad => \displ|s_addrCounters[2][0]~q\,
	combout => \regFile|DU_mem|s_memory~1655_combout\);

-- Location: LCCOMB_X63_Y27_N16
\regFile|DU_mem|s_memory~99feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~99feeder_combout\ = \alu|Mux2~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux2~3_combout\,
	combout => \regFile|DU_mem|s_memory~99feeder_combout\);

-- Location: FF_X63_Y27_N17
\regFile|DU_mem|s_memory~99\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~99feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1571_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~99_q\);

-- Location: FF_X63_Y27_N15
\regFile|DU_mem|s_memory~67\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux2~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1573_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~67_q\);

-- Location: LCCOMB_X63_Y27_N14
\regFile|DU_mem|s_memory~1656\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1656_combout\ = (\displ|s_addrCounters[2][1]~q\ & (((\displ|s_addrCounters[2][0]~q\)))) # (!\displ|s_addrCounters[2][1]~q\ & ((\displ|s_addrCounters[2][0]~q\ & (\regFile|DU_mem|s_memory~99_q\)) # (!\displ|s_addrCounters[2][0]~q\ & 
-- ((\regFile|DU_mem|s_memory~67_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[2][1]~q\,
	datab => \regFile|DU_mem|s_memory~99_q\,
	datac => \regFile|DU_mem|s_memory~67_q\,
	datad => \displ|s_addrCounters[2][0]~q\,
	combout => \regFile|DU_mem|s_memory~1656_combout\);

-- Location: FF_X70_Y24_N19
\regFile|DU_mem|s_memory~163\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	asdata => \alu|Mux2~3_combout\,
	sload => VCC,
	ena => \regFile|rs_mem|s_memory~1574_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~163_q\);

-- Location: LCCOMB_X70_Y27_N2
\regFile|DU_mem|s_memory~131feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~131feeder_combout\ = \alu|Mux2~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux2~3_combout\,
	combout => \regFile|DU_mem|s_memory~131feeder_combout\);

-- Location: FF_X70_Y27_N3
\regFile|DU_mem|s_memory~131\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \debnc|s_pulsedOut~clkctrl_outclk\,
	d => \regFile|DU_mem|s_memory~131feeder_combout\,
	ena => \regFile|rs_mem|s_memory~1572_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regFile|DU_mem|s_memory~131_q\);

-- Location: LCCOMB_X70_Y24_N18
\regFile|DU_mem|s_memory~1657\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1657_combout\ = (\regFile|DU_mem|s_memory~1656_combout\ & (((\regFile|DU_mem|s_memory~163_q\)) # (!\displ|s_addrCounters[2][1]~q\))) # (!\regFile|DU_mem|s_memory~1656_combout\ & (\displ|s_addrCounters[2][1]~q\ & 
-- ((\regFile|DU_mem|s_memory~131_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1656_combout\,
	datab => \displ|s_addrCounters[2][1]~q\,
	datac => \regFile|DU_mem|s_memory~163_q\,
	datad => \regFile|DU_mem|s_memory~131_q\,
	combout => \regFile|DU_mem|s_memory~1657_combout\);

-- Location: LCCOMB_X70_Y24_N12
\regFile|DU_mem|s_memory~1658\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1658_combout\ = (\displ|s_addrCounters[2][3]~q\ & (((\displ|s_addrCounters[2][2]~q\)))) # (!\displ|s_addrCounters[2][3]~q\ & ((\displ|s_addrCounters[2][2]~q\ & (\regFile|DU_mem|s_memory~1655_combout\)) # 
-- (!\displ|s_addrCounters[2][2]~q\ & ((\regFile|DU_mem|s_memory~1657_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1655_combout\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \displ|s_addrCounters[2][2]~q\,
	datad => \regFile|DU_mem|s_memory~1657_combout\,
	combout => \regFile|DU_mem|s_memory~1658_combout\);

-- Location: LCCOMB_X70_Y24_N10
\regFile|DU_mem|s_memory~1661\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|s_memory~1661_combout\ = (\displ|s_addrCounters[2][3]~q\ & ((\regFile|DU_mem|s_memory~1658_combout\ & (\regFile|DU_mem|s_memory~1660_combout\)) # (!\regFile|DU_mem|s_memory~1658_combout\ & ((\regFile|DU_mem|s_memory~1653_combout\))))) # 
-- (!\displ|s_addrCounters[2][3]~q\ & (((\regFile|DU_mem|s_memory~1658_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1660_combout\,
	datab => \displ|s_addrCounters[2][3]~q\,
	datac => \regFile|DU_mem|s_memory~1653_combout\,
	datad => \regFile|DU_mem|s_memory~1658_combout\,
	combout => \regFile|DU_mem|s_memory~1661_combout\);

-- Location: LCCOMB_X70_Y24_N28
\regFile|DU_mem|readData[29]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \regFile|DU_mem|readData[29]~92_combout\ = (\displ|s_addrCounters[2][4]~q\ & (((\regFile|DU_mem|s_memory~1651_combout\)))) # (!\displ|s_addrCounters[2][4]~q\ & (!\regFile|DU_mem|Equal0~0_combout\ & ((\regFile|DU_mem|s_memory~1661_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|Equal0~0_combout\,
	datab => \regFile|DU_mem|s_memory~1651_combout\,
	datac => \displ|s_addrCounters[2][4]~q\,
	datad => \regFile|DU_mem|s_memory~1661_combout\,
	combout => \regFile|DU_mem|readData[29]~92_combout\);

-- Location: LCCOMB_X77_Y22_N30
\intMem|Mux26~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \intMem|Mux26~7_combout\ = (\displ|s_addrCounters[1][1]~q\ $ (((!\displ|s_addrCounters[1][0]~q\ & \displ|s_addrCounters[1][3]~q\)))) # (!\intMem|Mux28~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|s_addrCounters[1][1]~q\,
	datab => \intMem|Mux28~0_combout\,
	datac => \displ|s_addrCounters[1][0]~q\,
	datad => \displ|s_addrCounters[1][3]~q\,
	combout => \intMem|Mux26~7_combout\);

-- Location: LCCOMB_X74_Y17_N20
\displ|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux8~0_combout\ = (\SW[0]~input_o\ & ((\SW[1]~input_o\) # ((!\intMem|Mux26~7_combout\)))) # (!\SW[0]~input_o\ & (!\SW[1]~input_o\ & (\pcUp|s_pc\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[0]~input_o\,
	datab => \SW[1]~input_o\,
	datac => \pcUp|s_pc\(29),
	datad => \intMem|Mux26~7_combout\,
	combout => \displ|Mux8~0_combout\);

-- Location: LCCOMB_X74_Y17_N2
\displ|Mux8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux8~1_combout\ = (\SW[1]~input_o\ & ((\displ|Mux8~0_combout\ & ((\alu|Mux2~3_combout\))) # (!\displ|Mux8~0_combout\ & (\regFile|DU_mem|readData[29]~92_combout\)))) # (!\SW[1]~input_o\ & (((\displ|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|readData[29]~92_combout\,
	datab => \SW[1]~input_o\,
	datac => \alu|Mux2~3_combout\,
	datad => \displ|Mux8~0_combout\,
	combout => \displ|Mux8~1_combout\);

-- Location: LCCOMB_X74_Y17_N0
\displ|Mux101~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux101~0_combout\ = (\displ|Mux7~1_combout\ & (!\displ|Mux8~1_combout\ & (\displ|Mux9~1_combout\ $ (!\displ|Mux6~1_combout\)))) # (!\displ|Mux7~1_combout\ & (\displ|Mux9~1_combout\ & (\displ|Mux6~1_combout\ $ (!\displ|Mux8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux9~1_combout\,
	datab => \displ|Mux7~1_combout\,
	datac => \displ|Mux6~1_combout\,
	datad => \displ|Mux8~1_combout\,
	combout => \displ|Mux101~0_combout\);

-- Location: LCCOMB_X74_Y17_N6
\displ|disp7[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|disp7[0]~0_combout\ = (\displ|Mux101~0_combout\ & !\SW[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \displ|Mux101~0_combout\,
	datad => \SW[2]~input_o\,
	combout => \displ|disp7[0]~0_combout\);

-- Location: LCCOMB_X74_Y17_N8
\displ|Mux100~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux100~0_combout\ = (\displ|Mux6~1_combout\ & ((\displ|Mux9~1_combout\ & ((\displ|Mux8~1_combout\))) # (!\displ|Mux9~1_combout\ & (\displ|Mux7~1_combout\)))) # (!\displ|Mux6~1_combout\ & (\displ|Mux7~1_combout\ & (\displ|Mux9~1_combout\ $ 
-- (\displ|Mux8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux9~1_combout\,
	datab => \displ|Mux7~1_combout\,
	datac => \displ|Mux6~1_combout\,
	datad => \displ|Mux8~1_combout\,
	combout => \displ|Mux100~0_combout\);

-- Location: LCCOMB_X74_Y17_N22
\displ|disp7[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|disp7[1]~1_combout\ = (\displ|Mux100~0_combout\) # (\SW[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \displ|Mux100~0_combout\,
	datad => \SW[2]~input_o\,
	combout => \displ|disp7[1]~1_combout\);

-- Location: LCCOMB_X74_Y17_N12
\displ|Mux99~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux99~0_combout\ = (\displ|Mux7~1_combout\ & (\displ|Mux6~1_combout\ & ((\displ|Mux8~1_combout\) # (!\displ|Mux9~1_combout\)))) # (!\displ|Mux7~1_combout\ & (!\displ|Mux9~1_combout\ & (!\displ|Mux6~1_combout\ & \displ|Mux8~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux9~1_combout\,
	datab => \displ|Mux7~1_combout\,
	datac => \displ|Mux6~1_combout\,
	datad => \displ|Mux8~1_combout\,
	combout => \displ|Mux99~0_combout\);

-- Location: LCCOMB_X74_Y17_N30
\displ|disp7[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|disp7[2]~2_combout\ = (\displ|Mux99~0_combout\) # (\SW[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux99~0_combout\,
	datad => \SW[2]~input_o\,
	combout => \displ|disp7[2]~2_combout\);

-- Location: LCCOMB_X74_Y17_N24
\displ|Mux98~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux98~0_combout\ = (\displ|Mux8~1_combout\ & ((\displ|Mux9~1_combout\ & (\displ|Mux7~1_combout\)) # (!\displ|Mux9~1_combout\ & (!\displ|Mux7~1_combout\ & \displ|Mux6~1_combout\)))) # (!\displ|Mux8~1_combout\ & (!\displ|Mux6~1_combout\ & 
-- (\displ|Mux9~1_combout\ $ (\displ|Mux7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux9~1_combout\,
	datab => \displ|Mux7~1_combout\,
	datac => \displ|Mux6~1_combout\,
	datad => \displ|Mux8~1_combout\,
	combout => \displ|Mux98~0_combout\);

-- Location: LCCOMB_X74_Y17_N10
\displ|disp7[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|disp7[3]~3_combout\ = (\displ|Mux98~0_combout\ & !\SW[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \displ|Mux98~0_combout\,
	datad => \SW[2]~input_o\,
	combout => \displ|disp7[3]~3_combout\);

-- Location: LCCOMB_X74_Y17_N28
\displ|Mux97~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux97~0_combout\ = (\displ|Mux8~1_combout\ & (\displ|Mux9~1_combout\ & ((!\displ|Mux6~1_combout\)))) # (!\displ|Mux8~1_combout\ & ((\displ|Mux7~1_combout\ & ((!\displ|Mux6~1_combout\))) # (!\displ|Mux7~1_combout\ & (\displ|Mux9~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux9~1_combout\,
	datab => \displ|Mux7~1_combout\,
	datac => \displ|Mux6~1_combout\,
	datad => \displ|Mux8~1_combout\,
	combout => \displ|Mux97~0_combout\);

-- Location: LCCOMB_X74_Y15_N24
\displ|disp7[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|disp7[4]~4_combout\ = (\displ|Mux97~0_combout\) # (\SW[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \displ|Mux97~0_combout\,
	datad => \SW[2]~input_o\,
	combout => \displ|disp7[4]~4_combout\);

-- Location: LCCOMB_X74_Y17_N14
\displ|Mux96~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux96~0_combout\ = (\displ|Mux9~1_combout\ & (\displ|Mux6~1_combout\ $ (((\displ|Mux8~1_combout\) # (!\displ|Mux7~1_combout\))))) # (!\displ|Mux9~1_combout\ & (!\displ|Mux7~1_combout\ & (!\displ|Mux6~1_combout\ & \displ|Mux8~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux9~1_combout\,
	datab => \displ|Mux7~1_combout\,
	datac => \displ|Mux6~1_combout\,
	datad => \displ|Mux8~1_combout\,
	combout => \displ|Mux96~0_combout\);

-- Location: LCCOMB_X74_Y17_N4
\displ|disp7[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|disp7[5]~5_combout\ = (\displ|Mux96~0_combout\) # (\SW[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \displ|Mux96~0_combout\,
	datad => \SW[2]~input_o\,
	combout => \displ|disp7[5]~5_combout\);

-- Location: LCCOMB_X74_Y17_N26
\displ|Mux95~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|Mux95~0_combout\ = (\displ|Mux9~1_combout\ & ((\displ|Mux6~1_combout\) # (\displ|Mux7~1_combout\ $ (\displ|Mux8~1_combout\)))) # (!\displ|Mux9~1_combout\ & ((\displ|Mux8~1_combout\) # (\displ|Mux7~1_combout\ $ (\displ|Mux6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \displ|Mux9~1_combout\,
	datab => \displ|Mux7~1_combout\,
	datac => \displ|Mux6~1_combout\,
	datad => \displ|Mux8~1_combout\,
	combout => \displ|Mux95~0_combout\);

-- Location: LCCOMB_X74_Y17_N16
\displ|disp7[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \displ|disp7[6]~6_combout\ = (\displ|Mux95~0_combout\) # (\SW[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \displ|Mux95~0_combout\,
	datad => \SW[2]~input_o\,
	combout => \displ|disp7[6]~6_combout\);

-- Location: LCCOMB_X60_Y26_N8
\regFile|DU_mem|readData[0]~95\ : cycloneive_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regFile|DU_mem|s_memory~1081_combout\,
	datab => \displ|s_addrCounters[2][4]~q\,
	datac => \regFile|DU_mem|Equal0~0_combout\,
	datad => \regFile|DU_mem|s_memory~1071_combout\,
	combout => \regFile|DU_mem|readData[0]~95_combout\);

-- Location: LCCOMB_X80_Y51_N0
\~GND\ : cycloneive_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
;

-- Location: LCCOMB_X76_Y22_N0
\intMem|Mux26~5_wirecell\ : cycloneive_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \intMem|Mux26~5_combout\,
	combout => \intMem|Mux26~5_wirecell_combout\);

-- Location: LCCOMB_X74_Y17_N18
\intMem|Mux26~7_wirecell\ : cycloneive_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \intMem|Mux26~7_combout\,
	combout => \intMem|Mux26~7_wirecell_combout\);

-- Location: LCCOMB_X74_Y26_N0
\intMem|Mux26~8_wirecell\ : cycloneive_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \intMem|Mux26~8_combout\,
	combout => \intMem|Mux26~8_wirecell_combout\);

-- Location: LCCOMB_X74_Y26_N2
\intMem|Mux32~0_wirecell\ : cycloneive_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \intMem|Mux32~0_combout\,
	combout => \intMem|Mux32~0_wirecell_combout\);

-- Location: LCCOMB_X83_Y23_N0
\intMem|Mux33~0_wirecell\ : cycloneive_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \intMem|Mux33~0_combout\,
	combout => \intMem|Mux33~0_wirecell_combout\);

-- Location: LCCOMB_X92_Y19_N18
\intMem|Mux37~0_wirecell\ : cycloneive_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \intMem|Mux37~0_combout\,
	combout => \intMem|Mux37~0_wirecell_combout\);

-- Location: LCCOMB_X81_Y28_N26
\intMem|Mux38~1_wirecell\ : cycloneive_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \intMem|Mux38~1_combout\,
	combout => \intMem|Mux38~1_wirecell_combout\);

-- Location: LCCOMB_X80_Y22_N26
\intMem|Mux39~0_wirecell\ : cycloneive_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \intMem|Mux39~0_combout\,
	combout => \intMem|Mux39~0_wirecell_combout\);

-- Location: IOIBUF_X115_Y11_N8
\SW[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(5),
	o => \SW[5]~input_o\);

ww_HEX0(0) <= \HEX0[0]~output_o\;

ww_HEX0(1) <= \HEX0[1]~output_o\;

ww_HEX0(2) <= \HEX0[2]~output_o\;

ww_HEX0(3) <= \HEX0[3]~output_o\;

ww_HEX0(4) <= \HEX0[4]~output_o\;

ww_HEX0(5) <= \HEX0[5]~output_o\;

ww_HEX0(6) <= \HEX0[6]~output_o\;

ww_HEX1(0) <= \HEX1[0]~output_o\;

ww_HEX1(1) <= \HEX1[1]~output_o\;

ww_HEX1(2) <= \HEX1[2]~output_o\;

ww_HEX1(3) <= \HEX1[3]~output_o\;

ww_HEX1(4) <= \HEX1[4]~output_o\;

ww_HEX1(5) <= \HEX1[5]~output_o\;

ww_HEX1(6) <= \HEX1[6]~output_o\;

ww_HEX2(0) <= \HEX2[0]~output_o\;

ww_HEX2(1) <= \HEX2[1]~output_o\;

ww_HEX2(2) <= \HEX2[2]~output_o\;

ww_HEX2(3) <= \HEX2[3]~output_o\;

ww_HEX2(4) <= \HEX2[4]~output_o\;

ww_HEX2(5) <= \HEX2[5]~output_o\;

ww_HEX2(6) <= \HEX2[6]~output_o\;

ww_HEX3(0) <= \HEX3[0]~output_o\;

ww_HEX3(1) <= \HEX3[1]~output_o\;

ww_HEX3(2) <= \HEX3[2]~output_o\;

ww_HEX3(3) <= \HEX3[3]~output_o\;

ww_HEX3(4) <= \HEX3[4]~output_o\;

ww_HEX3(5) <= \HEX3[5]~output_o\;

ww_HEX3(6) <= \HEX3[6]~output_o\;

ww_HEX4(0) <= \HEX4[0]~output_o\;

ww_HEX4(1) <= \HEX4[1]~output_o\;

ww_HEX4(2) <= \HEX4[2]~output_o\;

ww_HEX4(3) <= \HEX4[3]~output_o\;

ww_HEX4(4) <= \HEX4[4]~output_o\;

ww_HEX4(5) <= \HEX4[5]~output_o\;

ww_HEX4(6) <= \HEX4[6]~output_o\;

ww_HEX5(0) <= \HEX5[0]~output_o\;

ww_HEX5(1) <= \HEX5[1]~output_o\;

ww_HEX5(2) <= \HEX5[2]~output_o\;

ww_HEX5(3) <= \HEX5[3]~output_o\;

ww_HEX5(4) <= \HEX5[4]~output_o\;

ww_HEX5(5) <= \HEX5[5]~output_o\;

ww_HEX5(6) <= \HEX5[6]~output_o\;

ww_HEX6(0) <= \HEX6[0]~output_o\;

ww_HEX6(1) <= \HEX6[1]~output_o\;

ww_HEX6(2) <= \HEX6[2]~output_o\;

ww_HEX6(3) <= \HEX6[3]~output_o\;

ww_HEX6(4) <= \HEX6[4]~output_o\;

ww_HEX6(5) <= \HEX6[5]~output_o\;

ww_HEX6(6) <= \HEX6[6]~output_o\;

ww_HEX7(0) <= \HEX7[0]~output_o\;

ww_HEX7(1) <= \HEX7[1]~output_o\;

ww_HEX7(2) <= \HEX7[2]~output_o\;

ww_HEX7(3) <= \HEX7[3]~output_o\;

ww_HEX7(4) <= \HEX7[4]~output_o\;

ww_HEX7(5) <= \HEX7[5]~output_o\;

ww_HEX7(6) <= \HEX7[6]~output_o\;

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_31__gl_output\ <= \alu|Mux0~3_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_30__gl_output\ <= \alu|Mux1~7_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_29__gl_output\ <= \alu|Mux2~3_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_28__gl_output\ <= \alu|Mux3~6_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_27__gl_output\ <= \alu|Mux4~3_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_26__gl_output\ <= \alu|Mux5~6_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_25__gl_output\ <= \alu|Mux6~3_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_24__gl_output\ <= \alu|Mux7~3_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_23__gl_output\ <= \alu|Mux8~3_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_22__gl_output\ <= \alu|Mux9~3_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_21__gl_output\ <= \alu|Mux10~3_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_20__gl_output\ <= \alu|Mux11~7_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_19__gl_output\ <= \alu|Mux12~3_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_18__gl_output\ <= \alu|Mux13~3_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_17__gl_output\ <= \alu|Mux14~3_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_16__gl_output\ <= \alu|Mux15~3_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_15__gl_output\ <= \alu|Mux16~3_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_14__gl_output\ <= \alu|Mux17~3_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_13__gl_output\ <= \alu|Mux18~3_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_12__gl_output\ <= \alu|Mux19~3_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_11__gl_output\ <= \alu|Mux20~3_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_10__gl_output\ <= \alu|Mux21~3_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_9__gl_output\ <= \alu|Mux22~3_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_8__gl_output\ <= \alu|Mux23~3_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_7__gl_output\ <= \alu|Mux24~3_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_6__gl_output\ <= \alu|Mux25~1_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_5__gl_output\ <= \alu|Mux26~1_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_4__gl_output\ <= \alu|Mux27~3_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_3__gl_output\ <= \alu|Mux28~1_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_2__gl_output\ <= \alu|Mux29~3_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_1__gl_output\ <= \alu|Mux30~3_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_DMdata_0__gl_output\ <= \alu|Mux31~5_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFaddr_4__gl_output\ <= \displ|s_addrCounters[2][4]~q\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFaddr_3__gl_output\ <= \displ|s_addrCounters[2][3]~q\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFaddr_2__gl_output\ <= \displ|s_addrCounters[2][2]~q\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFaddr_1__gl_output\ <= \displ|s_addrCounters[2][1]~q\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFaddr_0__gl_output\ <= \displ|s_addrCounters[2][0]~q\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_31__gl_output\ <= \regFile|DU_mem|readData[31]~94_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_30__gl_output\ <= \regFile|DU_mem|readData[30]~93_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_29__gl_output\ <= \regFile|DU_mem|readData[29]~92_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_28__gl_output\ <= \regFile|DU_mem|readData[28]~91_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_27__gl_output\ <= \regFile|DU_mem|readData[27]~90_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_26__gl_output\ <= \regFile|DU_mem|readData[26]~89_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_25__gl_output\ <= \regFile|DU_mem|readData[25]~88_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_24__gl_output\ <= \regFile|DU_mem|readData[24]~87_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_23__gl_output\ <= \regFile|DU_mem|readData[23]~86_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_22__gl_output\ <= \regFile|DU_mem|readData[22]~85_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_21__gl_output\ <= \regFile|DU_mem|readData[21]~84_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_20__gl_output\ <= \regFile|DU_mem|readData[20]~83_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_19__gl_output\ <= \regFile|DU_mem|readData[19]~82_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_18__gl_output\ <= \regFile|DU_mem|readData[18]~81_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_17__gl_output\ <= \regFile|DU_mem|readData[17]~80_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_16__gl_output\ <= \regFile|DU_mem|readData[16]~79_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_15__gl_output\ <= \regFile|DU_mem|readData[15]~78_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_14__gl_output\ <= \regFile|DU_mem|readData[14]~77_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_13__gl_output\ <= \regFile|DU_mem|readData[13]~76_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_12__gl_output\ <= \regFile|DU_mem|readData[12]~75_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_11__gl_output\ <= \regFile|DU_mem|readData[11]~74_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_10__gl_output\ <= \regFile|DU_mem|readData[10]~73_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_9__gl_output\ <= \regFile|DU_mem|readData[9]~72_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_8__gl_output\ <= \regFile|DU_mem|readData[8]~71_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_7__gl_output\ <= \regFile|DU_mem|readData[7]~70_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_6__gl_output\ <= \regFile|DU_mem|readData[6]~69_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_5__gl_output\ <= \regFile|DU_mem|readData[5]~68_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_4__gl_output\ <= \regFile|DU_mem|readData[4]~67_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_3__gl_output\ <= \regFile|DU_mem|readData[3]~66_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_2__gl_output\ <= \regFile|DU_mem|readData[2]~65_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_1__gl_output\ <= \regFile|DU_mem|readData[1]~64_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_RFdata_0__gl_output\ <= \regFile|DU_mem|readData[0]~95_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_DMaddr_5__gl_output\ <= \displ|s_addrCounters[3][5]~q\;

\ww_global.bp.work.DisplayUnit_pkg.DU_IMaddr_5__gl_output\ <= \displ|s_addrCounters[1][5]~q\;

\ww_global.bp.work.DisplayUnit_pkg.DU_DMaddr_4__gl_output\ <= \displ|s_addrCounters[3][4]~q\;

\ww_global.bp.work.DisplayUnit_pkg.DU_IMaddr_4__gl_output\ <= \displ|s_addrCounters[1][4]~q\;

\ww_global.bp.work.DisplayUnit_pkg.DU_DMaddr_3__gl_output\ <= \displ|s_addrCounters[3][3]~q\;

\ww_global.bp.work.DisplayUnit_pkg.DU_IMaddr_3__gl_output\ <= \displ|s_addrCounters[1][3]~q\;

\ww_global.bp.work.DisplayUnit_pkg.DU_DMaddr_2__gl_output\ <= \displ|s_addrCounters[3][2]~q\;

\ww_global.bp.work.DisplayUnit_pkg.DU_IMaddr_2__gl_output\ <= \displ|s_addrCounters[1][2]~q\;

\ww_global.bp.work.DisplayUnit_pkg.DU_DMaddr_1__gl_output\ <= \displ|s_addrCounters[3][1]~q\;

\ww_global.bp.work.DisplayUnit_pkg.DU_IMaddr_1__gl_output\ <= \displ|s_addrCounters[1][1]~q\;

\ww_global.bp.work.DisplayUnit_pkg.DU_DMaddr_0__gl_output\ <= \displ|s_addrCounters[3][0]~q\;

\ww_global.bp.work.DisplayUnit_pkg.DU_IMaddr_0__gl_output\ <= \displ|s_addrCounters[1][0]~q\;

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_31__gl_output\ <= \~GND~combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_31__gl_output\ <= \pcUp|s_pc\(31);

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_30__gl_output\ <= \~GND~combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_30__gl_output\ <= \pcUp|s_pc\(30);

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_29__gl_output\ <= \intMem|Mux26~7_wirecell_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_29__gl_output\ <= \pcUp|s_pc\(29);

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_28__gl_output\ <= \~GND~combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_28__gl_output\ <= \pcUp|s_pc\(28);

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_27__gl_output\ <= \intMem|Mux27~0_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_27__gl_output\ <= \pcUp|s_pc\(27);

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_26__gl_output\ <= \~GND~combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_26__gl_output\ <= \pcUp|s_pc\(26);

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_25__gl_output\ <= \~GND~combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_25__gl_output\ <= \pcUp|s_pc\(25);

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_24__gl_output\ <= \intMem|Mux28~1_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_24__gl_output\ <= \pcUp|s_pc\(24);

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_23__gl_output\ <= \intMem|Mux29~1_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_23__gl_output\ <= \pcUp|s_pc\(23);

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_22__gl_output\ <= \intMem|Mux26~8_wirecell_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_22__gl_output\ <= \pcUp|s_pc\(22);

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_21__gl_output\ <= \intMem|Mux27~0_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_21__gl_output\ <= \pcUp|s_pc\(21);

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_20__gl_output\ <= \~GND~combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_20__gl_output\ <= \pcUp|s_pc\(20);

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_19__gl_output\ <= \intMem|Mux27~0_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_19__gl_output\ <= \pcUp|s_pc\(19);

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_18__gl_output\ <= \intMem|Mux28~1_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_18__gl_output\ <= \pcUp|s_pc\(18);

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_17__gl_output\ <= \intMem|Mux26~5_wirecell_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_17__gl_output\ <= \pcUp|s_pc\(17);

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_16__gl_output\ <= \intMem|Mux32~0_wirecell_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_16__gl_output\ <= \pcUp|s_pc\(16);

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_15__gl_output\ <= \intMem|Mux33~0_wirecell_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_15__gl_output\ <= \pcUp|s_pc\(15);

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_14__gl_output\ <= \intMem|Mux34~6_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_14__gl_output\ <= \pcUp|s_pc\(14);

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_13__gl_output\ <= \intMem|Mux35~6_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_13__gl_output\ <= \pcUp|s_pc\(13);

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_12__gl_output\ <= \intMem|Mux36~6_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_12__gl_output\ <= \pcUp|s_pc\(12);

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_11__gl_output\ <= \intMem|Mux37~0_wirecell_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_11__gl_output\ <= \pcUp|s_pc\(11);

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_10__gl_output\ <= \intMem|Mux33~0_wirecell_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_10__gl_output\ <= \pcUp|s_pc\(10);

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_9__gl_output\ <= \intMem|Mux33~0_wirecell_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_9__gl_output\ <= \pcUp|s_pc\(9);

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_8__gl_output\ <= \intMem|Mux33~0_wirecell_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_8__gl_output\ <= \pcUp|s_pc\(8);

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_7__gl_output\ <= \intMem|Mux33~0_wirecell_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_7__gl_output\ <= \pcUp|s_pc\(7);

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_6__gl_output\ <= \intMem|Mux33~0_wirecell_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_6__gl_output\ <= \pcUp|s_pc\(6);

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_5__gl_output\ <= \intMem|Mux38~1_wirecell_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_5__gl_output\ <= \pcUp|s_pc\(5);

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_4__gl_output\ <= \intMem|Mux39~0_wirecell_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_4__gl_output\ <= \pcUp|s_pc\(4);

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_3__gl_output\ <= \intMem|Mux29~0_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_3__gl_output\ <= \pcUp|s_pc\(3);

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_2__gl_output\ <= \intMem|Mux41~6_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_2__gl_output\ <= \pcUp|s_pc\(2);

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_1__gl_output\ <= \intMem|Mux42~6_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_1__gl_output\ <= \~GND~combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_IMdata_0__gl_output\ <= \intMem|Mux43~3_combout\;

\ww_global.bp.work.DisplayUnit_pkg.DU_PC_0__gl_output\ <= \~GND~combout\;
END structure;


