# Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, the Altera Quartus II License Agreement,
# the Altera MegaCore Function License Agreement, or other 
# applicable license agreement, including, without limitation, 
# that your use is for the sole purpose of programming logic 
# devices manufactured by Altera and sold by Altera or its 
# authorized distributors.  Please refer to the applicable 
# agreement for further details.

# Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Web Edition
# File: M:\ece287\lcd\output_files\Lcd.csv
# Generated on: Thu Oct 20 16:09:25 2016

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair
altera_reserved_tck,Input,,,,PIN_P5,,,,,
altera_reserved_tdi,Input,,,,PIN_P7,,,,,
altera_reserved_tdo,Output,,,,PIN_P6,,,,,
altera_reserved_tms,Input,,,,PIN_P8,,,,,
clk,Input,PIN_Y2,2,B2_N0,PIN_Y2,,,,,
data_out_pin[7],Bidir,PIN_M5,1,B1_N2,PIN_M5,,,,,
data_out_pin[6],Bidir,PIN_M3,1,B1_N1,PIN_M3,,,,,
data_out_pin[5],Bidir,PIN_K2,1,B1_N1,PIN_K2,,,,,
data_out_pin[4],Bidir,PIN_K1,1,B1_N1,PIN_K1,,,,,
data_out_pin[3],Bidir,PIN_K7,1,B1_N1,PIN_K7,,,,,
data_out_pin[2],Bidir,PIN_L2,1,B1_N2,PIN_L2,,,,,
data_out_pin[1],Bidir,PIN_L1,1,B1_N2,PIN_L1,,,,,
data_out_pin[0],Bidir,PIN_L3,1,B1_N1,PIN_L3,,,,,
enable_pin,Output,PIN_L4,1,B1_N1,PIN_L4,,,,,
power_pin,Output,PIN_L5,1,B1_N1,PIN_L5,,,,,
rs_pin,Output,PIN_M2,1,B1_N2,PIN_M2,,,,,
rw_pin,Output,PIN_M1,1,B1_N2,PIN_M1,,,,,
start,Input,PIN_AB28,5,B5_N1,PIN_AB28,,,,,
test,Output,,,,PIN_L6,,,,,
