###############################################################################
#
# IAR ELF Linker V8.30.1.114/W32 for ARM                  12/Apr/2019  14:42:54
# Copyright 2007-2018 IAR Systems AB.
#
#    Output file  =  
#        D:\智能车\麦轮信标\程序\RT1052\PIT库\project\iar\itcm_txt_ram_debug\Exe\YH-RT1052.out
#    Map file     =  
#        D:\智能车\麦轮信标\程序\RT1052\PIT库\project\iar\itcm_txt_ram_debug\List\YH-RT1052.map
#    Command line =  
#        -f C:\Users\zhuzh\AppData\Local\Temp\EW7730.tmp
#        (D:\智能车\麦轮信标\程序\RT1052\PIT库\project\iar\itcm_txt_ram_debug\Obj\board.o
#        D:\智能车\麦轮信标\程序\RT1052\PIT库\project\iar\itcm_txt_ram_debug\Obj\clock_config.o
#        D:\智能车\麦轮信标\程序\RT1052\PIT库\project\iar\itcm_txt_ram_debug\Obj\fire_imxrt1052_sdram_ini_dcd.o
#        D:\智能车\麦轮信标\程序\RT1052\PIT库\project\iar\itcm_txt_ram_debug\Obj\fire_imxrt1052_spiflash_config.o
#        D:\智能车\麦轮信标\程序\RT1052\PIT库\project\iar\itcm_txt_ram_debug\Obj\fsl_assert.o
#        D:\智能车\麦轮信标\程序\RT1052\PIT库\project\iar\itcm_txt_ram_debug\Obj\fsl_clock.o
#        D:\智能车\麦轮信标\程序\RT1052\PIT库\project\iar\itcm_txt_ram_debug\Obj\fsl_common.o
#        D:\智能车\麦轮信标\程序\RT1052\PIT库\project\iar\itcm_txt_ram_debug\Obj\fsl_debug_console.o
#        D:\智能车\麦轮信标\程序\RT1052\PIT库\project\iar\itcm_txt_ram_debug\Obj\fsl_flexspi.o
#        D:\智能车\麦轮信标\程序\RT1052\PIT库\project\iar\itcm_txt_ram_debug\Obj\fsl_flexspi_nor_boot.o
#        D:\智能车\麦轮信标\程序\RT1052\PIT库\project\iar\itcm_txt_ram_debug\Obj\fsl_gpio.o
#        D:\智能车\麦轮信标\程序\RT1052\PIT库\project\iar\itcm_txt_ram_debug\Obj\fsl_io.o
#        D:\智能车\麦轮信标\程序\RT1052\PIT库\project\iar\itcm_txt_ram_debug\Obj\fsl_log.o
#        D:\智能车\麦轮信标\程序\RT1052\PIT库\project\iar\itcm_txt_ram_debug\Obj\fsl_lpspi.o
#        D:\智能车\麦轮信标\程序\RT1052\PIT库\project\iar\itcm_txt_ram_debug\Obj\fsl_lpuart.o
#        D:\智能车\麦轮信标\程序\RT1052\PIT库\project\iar\itcm_txt_ram_debug\Obj\fsl_notifier.o
#        D:\智能车\麦轮信标\程序\RT1052\PIT库\project\iar\itcm_txt_ram_debug\Obj\fsl_pit.o
#        D:\智能车\麦轮信标\程序\RT1052\PIT库\project\iar\itcm_txt_ram_debug\Obj\fsl_sbrk.o
#        D:\智能车\麦轮信标\程序\RT1052\PIT库\project\iar\itcm_txt_ram_debug\Obj\fsl_shell.o
#        D:\智能车\麦轮信标\程序\RT1052\PIT库\project\iar\itcm_txt_ram_debug\Obj\fsl_str.o
#        D:\智能车\麦轮信标\程序\RT1052\PIT库\project\iar\itcm_txt_ram_debug\Obj\main.o
#        D:\智能车\麦轮信标\程序\RT1052\PIT库\project\iar\itcm_txt_ram_debug\Obj\peripherals.o
#        D:\智能车\麦轮信标\程序\RT1052\PIT库\project\iar\itcm_txt_ram_debug\Obj\Pig_PIT.o
#        D:\智能车\麦轮信标\程序\RT1052\PIT库\project\iar\itcm_txt_ram_debug\Obj\Pig_SPI.o
#        D:\智能车\麦轮信标\程序\RT1052\PIT库\project\iar\itcm_txt_ram_debug\Obj\Pig_UART.o
#        D:\智能车\麦轮信标\程序\RT1052\PIT库\project\iar\itcm_txt_ram_debug\Obj\pin_mux.o
#        D:\智能车\麦轮信标\程序\RT1052\PIT库\project\iar\itcm_txt_ram_debug\Obj\startup_MIMXRT1052.o
#        D:\智能车\麦轮信标\程序\RT1052\PIT库\project\iar\itcm_txt_ram_debug\Obj\system_MIMXRT1052.o
#        D:\智能车\麦轮信标\程序\RT1052\PIT库\project\iar\itcm_txt_ram_debug\Obj\TFTDriver.o
#        --redirect _Printf=_PrintfSmallNoMb --redirect _Scanf=_ScanfSmallNoMb
#        --no_out_extension -o
#        D:\智能车\麦轮信标\程序\RT1052\PIT库\project\iar\itcm_txt_ram_debug\Exe\YH-RT1052.out
#        --map
#        D:\智能车\麦轮信标\程序\RT1052\PIT库\project\iar\itcm_txt_ram_debug\List\YH-RT1052.map
#        --config
#        D:\智能车\麦轮信标\程序\RT1052\PIT库\project\iar\MIMXRT1052xxxxx_itcm_txt_ram.icf
#        --semihosting --entry __iar_program_start --vfe --text_out locale)
#
###############################################################################

*******************************************************************************
*** RUNTIME MODEL ATTRIBUTES
***

CppFlavor       = *
__Heap_Handler  = DLMalloc
__SystemLibrary = DLib
__dlib_version  = 6


*******************************************************************************
*** HEAP SELECTION
***

The advanced heap was selected because the application calls memory
allocation functions outside of system library functions, and there
are calls to deallocation functions in the application.


*******************************************************************************
*** PLACEMENT SUMMARY
***

"A0":  place at 0x0 { ro section .intvec };
"P1":  place in [from 0x0 to 0x3ff] |
                [from 0x400 to 0x1'ffff] { ro };
define block RW { rw };
"P2":  place in [from 0x2000'0000 to 0x2001'fbff] { block RW };
define block ZI { zi };
"P3":  place in [from 0x2000'0000 to 0x2001'fbff] { block ZI };
define block NCACHE_VAR { section NonCacheable, section NonCacheable.init };
"P5":  place in [from 0x2000'0000 to 0x2001'fbff] { block NCACHE_VAR };
define block CSTACK with size = 1K, alignment = 8 { };
"P6":  place in [from 0x2001'fc00 to 0x2001'ffff] { block CSTACK };
initialize by copy { rw, section .textrw };

No sections matched the following patterns:

  section NonCacheable       in block NCACHE_VAR
  section NonCacheable.init  in block NCACHE_VAR


  Section            Kind         Address    Size  Object
  -------            ----         -------    ----  ------
"A0":                                       0x400
  .intvec            ro code          0x0   0x400  startup_MIMXRT1052.o [1]
                                  - 0x400   0x400

"P1":                                      0x5e64
  .text              ro code        0x400   0x990  pow64.o [3]
  .text              ro code        0xd90    0x7c  frexp.o [3]
  .text              ro code        0xe0c   0x36c  iar_Exp64.o [3]
  .text              ro code       0x1178    0xf0  ldexp.o [3]
  .text              ro code       0x1268   0x914  fsl_lpspi.o [1]
  .text              ro code       0x1b7c    0x18  fsl_assert.o [1]
  .text              ro code       0x1b94   0x274  I64DivMod.o [4]
  .text              ro code       0x1e08    0xa4  fsl_debug_console.o [1]
  .text              ro code       0x1eac     0x2  I64DivZer.o [4]
  .text              ro code       0x1eae    0x3a  zero_init3.o [4]
  .text              ro code       0x1ee8    0x60  fsl_log.o [1]
  .text              ro code       0x1f48     0x6  ABImemclr4.o [4]
  .rodata            const         0x1f4e     0x2  fsl_pit.o [1]
  .text              ro code       0x1f50   0x888  fsl_str.o [1]
  .text              ro code       0x27d8    0xb4  fsl_io.o [1]
  .text              ro code       0x288c    0x32  ABImemset48.o [4]
  .text              ro code       0x28be     0x2  startup_MIMXRT1052.o [1]
  .text              ro code       0x28c0    0x9e  modf.o [3]
  .text              ro code       0x295e     0x2  startup_MIMXRT1052.o [1]
  .text              ro code       0x2960    0x5c  DblToS64.o [3]
  .text              ro code       0x29bc    0x52  S64ToDbl.o [3]
  .text              ro code       0x2a0e     0x2  startup_MIMXRT1052.o [1]
  .text              ro code       0x2a10    0x36  strlen.o [4]
  .text              ro code       0x2a46     0x2  startup_MIMXRT1052.o [1]
  .text              ro code       0x2a48   0x4e8  fsl_lpuart.o [1]
  .rodata            const         0x2f30   0x5f0  TFTDriver.o [1]
  .text              ro code       0x3520   0x56a  TFTDriver.o [1]
  .text              ro code       0x3a8a     0x2  startup_MIMXRT1052.o [1]
  .text              ro code       0x3a8c    0x44  fsl_gpio.o [1]
  .text              ro code       0x3ad0   0x12c  Pig_SPI.o [1]
  .text              ro code       0x3bfc    0x86  ABImemcpy.o [4]
  .text              ro code       0x3c82     0x2  startup_MIMXRT1052.o [1]
  .text              ro code       0x3c84   0x524  fsl_clock.o [1]
  .text              ro code       0x41a8   0x408  clock_config.o [1]
  .text              ro code       0x45b0   0x2cc  board.o [1]
  .text              ro code       0x487c   0x22c  fsl_flexspi.o [1]
  .text              ro code       0x4aa8   0x1a4  Pig_PIT.o [1]
  .text              ro code       0x4c4c    0xcc  fsl_pit.o [1]
  .text              ro code       0x4d18   0x174  main.o [1]
  .text              ro code       0x4e8c    0xec  pin_mux.o [1]
  .text              ro code       0x4f78     0x4  peripherals.o [1]
  .text              ro code       0x4f7c   0x140  Pig_UART.o [1]
  Initializer bytes  const         0x50bc   0x134  <for RW-1>
  .text              ro code       0x51f0   0x12e  system_MIMXRT1052.o [1]
  .text              ro code       0x531e     0x2  startup_MIMXRT1052.o [1]
  .rodata            const         0x5320    0xd4  fsl_debug_console.o [1]
  .rodata            const         0x53f4    0xcc  fsl_flexspi.o [1]
  .rodata            const         0x54c0    0xcc  fsl_io.o [1]
  .rodata            const         0x558c    0xcc  fsl_log.o [1]
  .rodata            const         0x5658    0xcc  fsl_lpuart.o [1]
  .rodata            const         0x5724    0xc8  clock_config.o [1]
  .rodata            const         0x57ec    0xc8  fsl_gpio.o [1]
  .rodata            const         0x58b4    0xc8  fsl_lpuart.o [1]
  .rodata            const         0x597c    0xc8  pin_mux.o [1]
  .rodata            const         0x5a44    0x50  fsl_lpspi.o [1]
  .rodata            const         0x5a94    0x50  fsl_lpspi.o [1]
  .rodata            const         0x5ae4    0x50  fsl_pit.o [1]
  .rodata            const         0x5b34    0x4c  fsl_pit.o [1]
  .rodata            const         0x5b80    0x40  fsl_lpspi.o [1]
  .rodata            const         0x5bc0    0x40  fsl_lpuart.o [1]
  .rodata            const         0x5c00    0x3c  fsl_pit.o [1]
  .rodata            const         0x5c3c    0x2c  fsl_assert.o [1]
  .rodata            const         0x5c68    0x2c  main.o [1]
  .text              ro code       0x5c94    0x2c  copy_init3.o [4]
  .text              ro code       0x5cc0    0x28  startup_MIMXRT1052.o [1]
  .text              ro code       0x5ce8    0x28  data_init.o [4]
  .rodata            const         0x5d10    0x24  fsl_lpuart.o [1]
  .text              ro code       0x5d34    0x22  fpinit_M.o [3]
  .iar.init_table    const         0x5d58    0x24  - Linker created -
  .text              ro code       0x5d7c     0x2  startup_MIMXRT1052.o [1]
  .rodata            const         0x5d80    0x20  fsl_lpuart.o [1]
  .rodata            const         0x5da0    0x20  fsl_lpuart.o [1]
  .text              ro code       0x5dc0    0x1e  cmain.o [4]
  .text              ro code       0x5dde     0x4  low_level_init.o [2]
  .text              ro code       0x5de2     0x4  exit.o [2]
  .text              ro code       0x5de6     0x2  startup_MIMXRT1052.o [1]
  .text              ro code       0x5de8     0xa  cexit.o [4]
  .rodata            const         0x5df2     0x1  clock_config.o [1]
  .text              ro code       0x5df4    0x14  exit.o [5]
  .rodata            const         0x5e08    0x1c  main.o [1]
  .rodata            const         0x5e24    0x1c  main.o [1]
  .rodata            const         0x5e40    0x1c  main.o [1]
  .rodata            const         0x5e5c    0x1c  main.o [1]
  .rodata            const         0x5e78    0x1c  main.o [1]
  .rodata            const         0x5e94    0x1c  main.o [1]
  .rodata            const         0x5eb0    0x1c  main.o [1]
  .rodata            const         0x5ecc    0x1c  main.o [1]
  .rodata            const         0x5ee8    0x1c  Pig_SPI.o [1]
  .rodata            const         0x5f04    0x1c  Pig_SPI.o [1]
  .rodata            const         0x5f20    0x18  clock_config.o [1]
  .rodata            const         0x5f38    0x18  fsl_lpuart.o [1]
  .rodata            const         0x5f50    0x14  fsl_lpspi.o [1]
  .rodata            const         0x5f64    0x14  fsl_lpspi.o [1]
  .rodata            const         0x5f78    0x14  fsl_lpspi.o [1]
  .rodata            const         0x5f8c    0x14  fsl_lpspi.o [1]
  .rodata            const         0x5fa0    0x14  fsl_lpspi.o [1]
  .rodata            const         0x5fb4    0x14  fsl_lpspi.o [1]
  .rodata            const         0x5fc8    0x14  fsl_lpuart.o [1]
  .rodata            const         0x5fdc    0x14  Pig_UART.o [1]
  .rodata            const         0x5ff0    0x10  fsl_clock.o [1]
  .rodata            const         0x6000    0x10  fsl_debug_console.o [1]
  .rodata            const         0x6010    0x10  fsl_lpspi.o [1]
  .rodata            const         0x6020     0xc  clock_config.o [1]
  .rodata            const         0x602c     0xc  fsl_gpio.o [1]
  .rodata            const         0x6038     0xc  fsl_log.o [1]
  .rodata            const         0x6044     0xc  fsl_lpspi.o [1]
  .rodata            const         0x6050     0xc  fsl_lpspi.o [1]
  .rodata            const         0x605c     0xc  fsl_lpspi.o [1]
  .rodata            const         0x6068     0xc  fsl_lpuart.o [1]
  .rodata            const         0x6074     0xc  fsl_pit.o [1]
  .rodata            const         0x6080     0xc  main.o [1]
  .rodata            const         0x608c     0xc  pin_mux.o [1]
  .text              ro code       0x6098     0xc  cstartup_M.o [4]
  .rodata            const         0x60a4     0x8  fsl_flexspi.o [1]
  .rodata            const         0x60ac     0x8  fsl_io.o [1]
  .rodata            const         0x60b4     0x8  fsl_lpspi.o [1]
  .rodata            const         0x60bc     0x8  fsl_lpspi.o [1]
  .rodata            const         0x60c4     0x8  fsl_lpspi.o [1]
  .rodata            const         0x60cc     0x8  fsl_lpuart.o [1]
  .rodata            const         0x60d4     0x8  fsl_lpuart.o [1]
  .rodata            const         0x60dc     0x8  fsl_pit.o [1]
  .text              ro code       0x60e4     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x60ec     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x60f4     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x60fc     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x6104     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x610c     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x6114     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x611c     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x6124     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x612c     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x6134     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x613c     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x6144     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x614c     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x6154     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x615c     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x6164     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x616c     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x6174     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x617c     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x6184     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x618c     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x6194     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x619c     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x61a4     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x61ac     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x61b4     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x61bc     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x61c4     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x61cc     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x61d4     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x61dc     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x61e4     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x61ec     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x61f4     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x61fc     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x6204     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x620c     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x6214     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x621c     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x6224     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x622c     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x6234     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x623c     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x6244     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x624c     0x8  startup_MIMXRT1052.o [1]
  .text              ro code       0x6254     0x8  startup_MIMXRT1052.o [1]
  .rodata            const         0x625c     0x4  clock_config.o [1]
  .text              ro code       0x6260     0x4  startup_MIMXRT1052.o [1]
  .rodata            const         0x6264     0x0  zero_init3.o [4]
  .rodata            const         0x6264     0x0  copy_init3.o [4]
                                 - 0x6264  0x5e64

"P2-P3|P5", part 1 of 2:                    0x134
  RW                          0x2000'0000   0x134  <Block>
    RW-1                      0x2000'0000   0x134  <Init block>
      .data          inited   0x2000'0000    0x1c  Pig_SPI.o [1]
      .data          inited   0x2000'001c    0x1c  Pig_SPI.o [1]
      .data          inited   0x2000'0038    0x1c  Pig_SPI.o [1]
      .data          inited   0x2000'0054    0x1c  Pig_SPI.o [1]
      .data          inited   0x2000'0070     0x4  Pig_UART.o [1]
      .data          inited   0x2000'0074    0x14  Pig_UART.o [1]
      .data          inited   0x2000'0088     0x4  Pig_UART.o [1]
      .data          inited   0x2000'008c    0x14  Pig_UART.o [1]
      .data          inited   0x2000'00a0     0x4  Pig_UART.o [1]
      .data          inited   0x2000'00a4    0x14  Pig_UART.o [1]
      .data          inited   0x2000'00b8     0x4  Pig_UART.o [1]
      .data          inited   0x2000'00bc    0x14  Pig_UART.o [1]
      .data          inited   0x2000'00d0     0x4  Pig_UART.o [1]
      .data          inited   0x2000'00d4    0x14  Pig_UART.o [1]
      .data          inited   0x2000'00e8     0x4  Pig_UART.o [1]
      .data          inited   0x2000'00ec    0x14  Pig_UART.o [1]
      .data          inited   0x2000'0100     0x4  Pig_UART.o [1]
      .data          inited   0x2000'0104    0x14  Pig_UART.o [1]
      .data          inited   0x2000'0118     0x4  Pig_UART.o [1]
      .data          inited   0x2000'011c    0x14  Pig_UART.o [1]
      .data          inited   0x2000'0130     0x4  system_MIMXRT1052.o [1]
                            - 0x2000'0134   0x134

"P2-P3|P5", part 2 of 2:                     0x74
  ZI                          0x2000'0134    0x74  <Block>
    .bss             zero     0x2000'0134     0x4  fsl_clock.o [1]
    .bss             zero     0x2000'0138     0x4  fsl_clock.o [1]
    .bss             zero     0x2000'013c     0x4  fsl_flexspi.o [1]
    .bss             zero     0x2000'0140     0x8  fsl_io.o [1]
    .bss             zero     0x2000'0148    0x14  fsl_lpspi.o [1]
    .bss             zero     0x2000'015c     0x4  fsl_lpspi.o [1]
    .bss             zero     0x2000'0160     0x4  fsl_lpspi.o [1]
    .bss             zero     0x2000'0164     0x8  fsl_lpspi.o [1]
    .bss             zero     0x2000'016c    0x24  fsl_lpuart.o [1]
    .bss             zero     0x2000'0190     0x4  fsl_lpuart.o [1]
    .bss             zero     0x2000'0194     0x4  main.o [1]
    .bss             zero     0x2000'0198    0x10  Pig_SPI.o [1]
                            - 0x2000'01a8    0x74

"P6":                                       0x400
  CSTACK                      0x2001'fc00   0x400  <Block>
    CSTACK           uninit   0x2001'fc00   0x400  <Block tail>
                            - 0x2002'0000   0x400

Unused ranges:

         From           To      Size
         ----           --      ----
       0x6264     0x1'ffff  0x1'9d9c
  0x2000'01a8  0x2001'fbff  0x1'fa58


*******************************************************************************
*** INIT TABLE
***

          Address      Size
          -------      ----
Zero (__iar_zero_init3)
    1 destination range, total size 0x74:
          0x2000'0134   0x74

Copy (__iar_copy_init3)
    1 source range, total size 0x134:
               0x50bc  0x134
    1 destination range, total size 0x134:
          0x2000'0000  0x134



*******************************************************************************
*** MODULE SUMMARY
***

    Module                ro code  ro data  rw data
    ------                -------  -------  -------
command line/config:
    -----------------------------------------------
    Total:

D:\智能车\麦轮信标\程序\RT1052\PIT库\project\iar\itcm_txt_ram_debug\Obj: [1]
    Pig_PIT.o                 420
    Pig_SPI.o                 300      168      128
    Pig_UART.o                320      212      192
    TFTDriver.o             1 386    1 520
    board.o                   716
    clock_config.o          1 032      241
    fsl_assert.o               24       44
    fsl_clock.o             1 316       16        8
    fsl_debug_console.o       164      228
    fsl_flexspi.o             556      212        4
    fsl_gpio.o                 68      212
    fsl_io.o                  180      212        8
    fsl_log.o                  96      216
    fsl_lpspi.o             2 324      420       36
    fsl_lpuart.o            1 256      640       40
    fsl_pit.o                 204      238
    fsl_str.o               2 184
    main.o                    372      280        4
    peripherals.o               4
    pin_mux.o                 236      212
    startup_MIMXRT1052.o    1 462
    system_MIMXRT1052.o       302        4        4
    -----------------------------------------------
    Total:                 14 922    5 075      424

dl7M_tln.a: [2]
    exit.o                      4
    low_level_init.o            4
    -----------------------------------------------
    Total:                      8

m7M_tlv.a: [3]
    DblToS64.o                 92
    S64ToDbl.o                 82
    fpinit_M.o                 34
    frexp.o                   124
    iar_Exp64.o               876
    ldexp.o                   240
    modf.o                    158
    pow64.o                 2 448
    -----------------------------------------------
    Total:                  4 054

rt7M_tl.a: [4]
    ABImemclr4.o                6
    ABImemcpy.o               134
    ABImemset48.o              50
    I64DivMod.o               628
    I64DivZer.o                 2
    cexit.o                    10
    cmain.o                    30
    copy_init3.o               44
    cstartup_M.o               12
    data_init.o                40
    strlen.o                   54
    zero_init3.o               58
    -----------------------------------------------
    Total:                  1 068

shb_l.a: [5]
    exit.o                     20
    -----------------------------------------------
    Total:                     20

    Gaps                        1        4
    Linker created                      36    1 024
---------------------------------------------------
    Grand Total:           20 073    5 115    1 448


*******************************************************************************
*** ENTRY LIST
***

Entry                       Address   Size  Type      Object
-----                       -------   ----  ----      ------
.iar.init_table$$Base        0x5d58          --   Gb  - Linker created -
.iar.init_table$$Limit       0x5d7c          --   Gb  - Linker created -
?main                        0x5dc1         Code  Gb  cmain.o [4]
ARM_MPU_Disable              0x45cd   0x1e  Code  Lc  board.o [1]
ARM_MPU_Enable               0x45b1   0x1c  Code  Lc  board.o [1]
BOARD_BootClockRUN           0x4275  0x226  Code  Gb  clock_config.o [1]
BOARD_ConfigMPU              0x4793   0x72  Code  Gb  board.o [1]
BOARD_DebugConsoleSrcFreq
                             0x4741   0x3a  Code  Gb  board.o [1]
BOARD_InitBootPeripherals
                             0x4f7b    0x2  Code  Gb  peripherals.o [1]
BOARD_InitDebugConsole       0x477b   0x18  Code  Gb  board.o [1]
BOARD_InitPeripherals        0x4f79    0x2  Code  Gb  peripherals.o [1]
BOARD_InitPins               0x4ef5   0x64  Code  Gb  pin_mux.o [1]
CLOCK_ControlGate            0x1269   0x40  Code  Lc  fsl_lpspi.o [1]
CLOCK_ControlGate            0x2a49   0x40  Code  Lc  fsl_lpuart.o [1]
CLOCK_ControlGate            0x4c4d   0x3a  Code  Lc  fsl_pit.o [1]
CLOCK_ControlGate            0x4e8d   0x3a  Code  Lc  pin_mux.o [1]
CLOCK_EnableClock            0x12a9    0x4  Code  Lc  fsl_lpspi.o [1]
CLOCK_EnableClock            0x2a89    0x4  Code  Lc  fsl_lpuart.o [1]
CLOCK_EnableClock            0x4c87    0x4  Code  Lc  fsl_pit.o [1]
CLOCK_EnableClock            0x4ec7    0x4  Code  Lc  pin_mux.o [1]
CLOCK_GetDiv                 0x4705   0x2a  Code  Lc  board.o [1]
CLOCK_GetFreq                0x3d81  0x12a  Code  Gb  fsl_clock.o [1]
CLOCK_GetMux                 0x46db   0x2a  Code  Lc  board.o [1]
CLOCK_GetOscFreq             0x472f   0x12  Code  Lc  board.o [1]
CLOCK_GetOscFreq             0x3cab   0x18  Code  Lc  fsl_clock.o [1]
CLOCK_GetPeriphClkFreq       0x3cdf   0xa0  Code  Lc  fsl_clock.o [1]
CLOCK_GetPllBypassRefClk
                             0x3cc3   0x16  Code  Lc  fsl_clock.o [1]
CLOCK_GetPllFreq             0x3ef5  0x184  Code  Gb  fsl_clock.o [1]
CLOCK_GetPllFreq::enetRefClkFreq
                             0x5ff0   0x10  Data  Lc  fsl_clock.o [1]
CLOCK_GetRtcFreq             0x3cd9    0x6  Code  Lc  fsl_clock.o [1]
CLOCK_GetSysPfdFreq          0x4079   0x58  Code  Gb  fsl_clock.o [1]
CLOCK_GetUsb1PfdFreq         0x40d1   0x58  Code  Gb  fsl_clock.o [1]
CLOCK_InitArmPll             0x3eab   0x18  Code  Gb  fsl_clock.o [1]
CLOCK_InitSysPll             0x3ec3   0x18  Code  Gb  fsl_clock.o [1]
CLOCK_InitUsb1Pll            0x3edb   0x1a  Code  Gb  fsl_clock.o [1]
CLOCK_IsPllBypassed          0x3c85   0x10  Code  Lc  fsl_clock.o [1]
CLOCK_IsPllEnabled           0x3c95   0x16  Code  Lc  fsl_clock.o [1]
CLOCK_SetDiv                 0x4209   0x60  Code  Lc  clock_config.o [1]
CLOCK_SetMux                 0x41a9   0x60  Code  Lc  clock_config.o [1]
CLOCK_SetRtcXtalFreq         0x426f    0x6  Code  Lc  clock_config.o [1]
CLOCK_SetXtalFreq            0x4269    0x6  Code  Lc  clock_config.o [1]
CSTACK$$Base            0x2001'fc00          --   Gb  - Linker created -
CSTACK$$Limit           0x2002'0000          --   Gb  - Linker created -
ConvertFloatRadixNumToString
                             0x2035  0x186  Code  Lc  fsl_str.o [1]
ConvertRadixNumToString
                             0x1f51   0xe4  Code  Lc  fsl_str.o [1]
DbgConsole_Init              0x1e09   0x2e  Code  Gb  fsl_debug_console.o [1]
DbgConsole_Printf            0x1e41   0x2e  Code  Gb  fsl_debug_console.o [1]
DbgConsole_RelocateLog       0x1e71   0x3c  Code  Lc  fsl_debug_console.o [1]
DefaultSPI_config            0x5ee8   0x1c  Data  Gb  Pig_SPI.o [1]
EnableIRQ                    0x4b1b   0x18  Code  Lc  Pig_PIT.o [1]
FLEXSPI_CheckAndClearError
                             0x488f   0x62  Code  Gb  fsl_flexspi.o [1]
FLEXSPI_ClearInterruptStatusFlags
                             0x4887    0x8  Code  Lc  fsl_flexspi.o [1]
FLEXSPI_DisableInterrupts
                             0x487d    0xa  Code  Lc  fsl_flexspi.o [1]
FLEXSPI_DriverIRQHandler
                             0x4a8d    0x8  Code  Gb  fsl_flexspi.o [1]
FLEXSPI_TransferAbort        0x48f5   0x28  Code  Gb  fsl_flexspi.o [1]
FLEXSPI_TransferHandleIRQ
                             0x491d  0x170  Code  Gb  fsl_flexspi.o [1]
GPIO_PinWrite                0x3a8d   0x3a  Code  Gb  fsl_gpio.o [1]
IOMUXC_SetPinConfig          0x4ee7    0xc  Code  Lc  pin_mux.o [1]
IOMUXC_SetPinMux             0x4ecb   0x1c  Code  Lc  pin_mux.o [1]
IO_Init                      0x2805   0x52  Code  Gb  fsl_io.o [1]
IO_Transfer                  0x2857   0x2a  Code  Gb  fsl_io.o [1]
LCD_WriteData_16Bit          0x357b   0x38  Code  Gb  TFTDriver.o [1]
LOG_Init                     0x1ee9   0x1a  Code  Gb  fsl_log.o [1]
LOG_Pop                      0x1f25   0x1a  Code  Gb  fsl_log.o [1]
LOG_Push                     0x1f03   0x22  Code  Gb  fsl_log.o [1]
LPSPI1_DriverIRQHandler
                             0x1aaf   0x24  Code  Gb  fsl_lpspi.o [1]
LPSPI2_DriverIRQHandler
                             0x1ad3   0x24  Code  Gb  fsl_lpspi.o [1]
LPSPI3_DriverIRQHandler
                             0x1af7   0x24  Code  Gb  fsl_lpspi.o [1]
LPSPI4_DriverIRQHandler
                             0x1b1b   0x24  Code  Gb  fsl_lpspi.o [1]
LPSPI_CheckTransferArgument
                             0x1665   0x64  Code  Gb  fsl_lpspi.o [1]
LPSPI_ClearStatusFlags       0x12e3    0x4  Code  Lc  fsl_lpspi.o [1]
LPSPI_CombineWriteData       0x192d   0xb0  Code  Lc  fsl_lpspi.o [1]
LPSPI_CommonIRQHandler       0x1a89   0x26  Code  Lc  fsl_lpspi.o [1]
LPSPI_Enable                 0x12ad   0x16  Code  Lc  fsl_lpspi.o [1]
LPSPI_FlushFifo              0x12ff    0xe  Code  Lc  fsl_lpspi.o [1]
LPSPI_GetInstance            0x1325   0x34  Code  Gb  fsl_lpspi.o [1]
LPSPI_GetRxFifoCount         0x12db    0x8  Code  Lc  fsl_lpspi.o [1]
LPSPI_GetRxFifoSize          0x12c7    0xc  Code  Lc  fsl_lpspi.o [1]
LPSPI_GetStatusFlags         0x12c3    0x4  Code  Lc  fsl_lpspi.o [1]
LPSPI_GetTxFifoCount         0x12d3    0x8  Code  Lc  fsl_lpspi.o [1]
LPSPI_IsMaster               0x12f7    0x8  Code  Lc  fsl_lpspi.o [1]
LPSPI_MasterInit             0x1369   0xee  Code  Gb  fsl_lpspi.o [1]
LPSPI_MasterSetBaudRate
                             0x148d   0xa2  Code  Gb  fsl_lpspi.o [1]
LPSPI_MasterSetDelayScaler
                             0x152f   0x56  Code  Gb  fsl_lpspi.o [1]
LPSPI_MasterSetDelayTimes
                             0x1585   0xe0  Code  Gb  fsl_lpspi.o [1]
LPSPI_MasterTransferBlocking
                             0x16d1  0x218  Code  Gb  fsl_lpspi.o [1]
LPSPI_ReadData               0x1321    0x4  Code  Lc  fsl_lpspi.o [1]
LPSPI_Reset                  0x1457   0x16  Code  Gb  fsl_lpspi.o [1]
LPSPI_SeparateReadData       0x19e1   0xa8  Code  Lc  fsl_lpspi.o [1]
LPSPI_SetDummyData           0x1359   0x10  Code  Gb  fsl_lpspi.o [1]
LPSPI_SetFifoWatermarks
                             0x130d   0x10  Code  Lc  fsl_lpspi.o [1]
LPSPI_SetMasterSlaveMode
                             0x12e7   0x10  Code  Lc  fsl_lpspi.o [1]
LPSPI_SetOnePcsPolarity
                             0x146d   0x20  Code  Lc  fsl_lpspi.o [1]
LPSPI_WriteData              0x131d    0x4  Code  Lc  fsl_lpspi.o [1]
LPUART1_Clock           0x2000'0070    0x4  Data  Gb  Pig_UART.o [1]
LPUART1_DriverIRQHandler
                             0x2e75    0xc  Code  Gb  fsl_lpuart.o [1]
LPUART1_config          0x2000'0074   0x14  Data  Gb  Pig_UART.o [1]
LPUART2_Clock           0x2000'0088    0x4  Data  Gb  Pig_UART.o [1]
LPUART2_DriverIRQHandler
                             0x2e81    0xc  Code  Gb  fsl_lpuart.o [1]
LPUART2_config          0x2000'008c   0x14  Data  Gb  Pig_UART.o [1]
LPUART3_Clock           0x2000'00a0    0x4  Data  Gb  Pig_UART.o [1]
LPUART3_DriverIRQHandler
                             0x2e95    0xc  Code  Gb  fsl_lpuart.o [1]
LPUART3_config          0x2000'00a4   0x14  Data  Gb  Pig_UART.o [1]
LPUART4_Clock           0x2000'00b8    0x4  Data  Gb  Pig_UART.o [1]
LPUART4_DriverIRQHandler
                             0x2ead    0xc  Code  Gb  fsl_lpuart.o [1]
LPUART4_config          0x2000'00bc   0x14  Data  Gb  Pig_UART.o [1]
LPUART5_Clock           0x2000'00d0    0x4  Data  Gb  Pig_UART.o [1]
LPUART5_DriverIRQHandler
                             0x2ebd    0xc  Code  Gb  fsl_lpuart.o [1]
LPUART5_config          0x2000'00d4   0x14  Data  Gb  Pig_UART.o [1]
LPUART6_Clock           0x2000'00e8    0x4  Data  Gb  Pig_UART.o [1]
LPUART6_DriverIRQHandler
                             0x2ec9    0xc  Code  Gb  fsl_lpuart.o [1]
LPUART6_config          0x2000'00ec   0x14  Data  Gb  Pig_UART.o [1]
LPUART7_Clock           0x2000'0100    0x4  Data  Gb  Pig_UART.o [1]
LPUART7_DriverIRQHandler
                             0x2ed5    0xc  Code  Gb  fsl_lpuart.o [1]
LPUART7_config          0x2000'0104   0x14  Data  Gb  Pig_UART.o [1]
LPUART8_Clock           0x2000'0118    0x4  Data  Gb  Pig_UART.o [1]
LPUART8_DriverIRQHandler
                             0x2ee5    0xc  Code  Gb  fsl_lpuart.o [1]
LPUART8_config          0x2000'011c   0x14  Data  Gb  Pig_UART.o [1]
LPUART_ClearStatusFlags
                             0x2d37   0x38  Code  Gb  fsl_lpuart.o [1]
LPUART_Default_config        0x5fdc   0x14  Data  Gb  Pig_UART.o [1]
LPUART_EnableRx              0x27ef   0x16  Code  Lc  fsl_io.o [1]
LPUART_EnableTx              0x27d9   0x16  Code  Lc  fsl_io.o [1]
LPUART_GetDefaultConfig
                             0x2ce7   0x40  Code  Gb  fsl_lpuart.o [1]
LPUART_GetInstance           0x2a9f   0x32  Code  Gb  fsl_lpuart.o [1]
LPUART_GetStatusFlags        0x2d27   0x10  Code  Gb  fsl_lpuart.o [1]
LPUART_Init                  0x2ad1  0x216  Code  Gb  fsl_lpuart.o [1]
LPUART_ReadBlocking          0x2da7   0xb8  Code  Gb  fsl_lpuart.o [1]
LPUART_SoftwareReset         0x2a8d   0x12  Code  Lc  fsl_lpuart.o [1]
LPUART_WriteBlocking         0x2d6f   0x38  Code  Gb  fsl_lpuart.o [1]
Lcd_SetRegion                0x35b3   0x5e  Code  Gb  TFTDriver.o [1]
Lcd_WriteData                0x355f   0x1c  Code  Gb  TFTDriver.o [1]
Lcd_WriteIndex               0x3541   0x1e  Code  Gb  TFTDriver.o [1]
NVIC_EncodePriority          0x4ae5   0x36  Code  Lc  Pig_PIT.o [1]
NowTrans                0x2000'0198   0x10  Data  Gb  Pig_SPI.o [1]
PIT0Inter                    0x4e35   0x16  Code  Gb  main.o [1]
PIT_ClearStatusFlags         0x4b57    0xa  Code  Lc  Pig_PIT.o [1]
PIT_EnableInterrupts         0x4b33   0x16  Code  Lc  Pig_PIT.o [1]
PIT_GetInstance              0x4c8b   0x28  Code  Lc  fsl_pit.o [1]
PIT_GetStatusFlags           0x4b49    0xe  Code  Lc  Pig_PIT.o [1]
PIT_IRQHandler               0x4bd3   0x64  Code  Gb  Pig_PIT.o [1]
PIT_Init                     0x4cb3   0x46  Code  Gb  fsl_pit.o [1]
PIT_Init_us                  0x4b83   0x50  Code  Gb  Pig_PIT.o [1]
PIT_SetTimerPeriod           0x4b61    0xa  Code  Lc  Pig_PIT.o [1]
PIT_StartTimer               0x4b6b   0x18  Code  Lc  Pig_PIT.o [1]
RW$$Base                0x2000'0000          --   Gb  - Linker created -
RW$$Limit               0x2000'0134          --   Gb  - Linker created -
Region$$Table$$Base          0x5d58          --   Gb  - Linker created -
Region$$Table$$Limit         0x5d7c          --   Gb  - Linker created -
SCB_DisableDCache            0x4689   0x52  Code  Lc  board.o [1]
SCB_DisableICache            0x4615   0x22  Code  Lc  board.o [1]
SCB_EnableDCache             0x4637   0x52  Code  Lc  board.o [1]
SCB_EnableDCache             0x521b   0x52  Code  Lc  system_MIMXRT1052.o [1]
SCB_EnableICache             0x45eb   0x2a  Code  Lc  board.o [1]
SCB_EnableICache             0x51f1   0x2a  Code  Lc  system_MIMXRT1052.o [1]
SPI1_config             0x2000'0000   0x1c  Data  Gb  Pig_SPI.o [1]
SPI2_config             0x2000'001c   0x1c  Data  Gb  Pig_SPI.o [1]
SPI3_config             0x2000'0038   0x1c  Data  Gb  Pig_SPI.o [1]
SPI4_config             0x2000'0054   0x1c  Data  Gb  Pig_SPI.o [1]
SPI_Init                     0x3ad1   0x8e  Code  Gb  Pig_SPI.o [1]
StrFormatPrintf              0x21c5  0x612  Code  Gb  fsl_str.o [1]
SystemCoreClock         0x2000'0130    0x4  Data  Gb  system_MIMXRT1052.o [1]
SystemInit                   0x526d   0x7a  Code  Gb  system_MIMXRT1052.o [1]
TFTSPI_config                0x5f04   0x1c  Data  Gb  Pig_SPI.o [1]
TFT_Pow                      0x393d   0x12  Code  Gb  TFTDriver.o [1]
TFT_init                     0x3647  0x260  Code  Gb  TFTDriver.o [1]
TFT_showchar                 0x38a7   0x70  Code  Gb  TFTDriver.o [1]
TFT_showfloat                0x394f  0x13c  Code  Gb  TFTDriver.o [1]
UART_Init                    0x4f7d   0xd0  Code  Gb  Pig_UART.o [1]
UART_Send                    0x50b9    0x4  Code  Gb  Pig_UART.o [1]
ZI$$Base                0x2000'0134          --   Gb  - Linker created -
ZI$$Limit               0x2000'01a8          --   Gb  - Linker created -
__NVIC_EnableIRQ             0x4ab3   0x16  Code  Lc  Pig_PIT.o [1]
__NVIC_GetPriorityGrouping
                             0x4aa9    0xa  Code  Lc  Pig_PIT.o [1]
__NVIC_SetPriority           0x4ac9   0x1c  Code  Lc  Pig_PIT.o [1]
__RAM_VECTOR_TABLE_SIZE {Abs}
                                0x0         Data  Gb  <internal module>
__VECTOR_RAM {Abs}              0x0         Data  Gb  <internal module>
__VECTOR_TABLE {Abs}            0x0         Data  Gb  <internal module>
__Vectors                       0x0          --   Gb  startup_MIMXRT1052.o [1]
__Vectors_End                 0x400         Data  Gb  startup_MIMXRT1052.o [1]
__Vectors_Size {Abs}          0x400          --   Gb  startup_MIMXRT1052.o [1]
__aeabi_assert               0x1b7d   0x18  Code  Gb  fsl_assert.o [1]
__aeabi_d2lz                 0x2961         Code  Gb  DblToS64.o [3]
__aeabi_l2d                  0x29bd         Code  Gb  S64ToDbl.o [3]
__aeabi_ldiv0                0x1ead         Code  Gb  I64DivZer.o [4]
__aeabi_ldivmod              0x1b95         Code  Gb  I64DivMod.o [4]
__aeabi_memclr4              0x1f49         Code  Gb  ABImemclr4.o [4]
__aeabi_memcpy4              0x3bfd         Code  Gb  ABImemcpy.o [4]
__aeabi_memcpy8              0x3bfd         Code  Gb  ABImemcpy.o [4]
__aeabi_uldivmod             0x1bd9         Code  Gb  I64DivMod.o [4]
__cmain                      0x5dc1         Code  Gb  cmain.o [4]
__exit                       0x5df5   0x14  Code  Gb  exit.o [5]
__iar_Exp64                   0xe0d  0x36c  Code  Gb  iar_Exp64.o [3]
__iar_Memset4_word           0x288d         Code  Gb  ABImemset48.o [4]
__iar_Memset8_word           0x288d         Code  Gb  ABImemset48.o [4]
__iar_Pow64                   0x401  0x4e0  Code  Lc  pow64.o [3]
__iar_copy_init3             0x5c95   0x2c  Code  Gb  copy_init3.o [4]
__iar_data_init3             0x5ce9   0x28  Code  Gb  data_init.o [4]
__iar_frexp                   0xda9         Code  Gb  frexp.o [3]
__iar_frexp64                 0xd91         Code  Gb  frexp.o [3]
__iar_frexpl                  0xda9         Code  Gb  frexp.o [3]
__iar_init_vfp               0x5d35         Code  Gb  fpinit_M.o [3]
__iar_ldexp64                0x1179         Code  Gb  ldexp.o [3]
__iar_modf                   0x28d1         Code  Gb  modf.o [3]
__iar_modf64                 0x28c1         Code  Gb  modf.o [3]
__iar_modfl                  0x28d1         Code  Gb  modf.o [3]
__iar_pow64                   0x969    0x4  Code  Gb  pow64.o [3]
__iar_pow_medium              0x969    0x4  Code  Gb  pow64.o [3]
__iar_pow_medium64            0x969    0x4  Code  Gb  pow64.o [3]
__iar_pow_mediuml             0x969    0x4  Code  Gb  pow64.o [3]
__iar_program_start          0x6099         Code  Gb  cstartup_M.o [4]
__iar_scalbln64              0x1179         Code  Gb  ldexp.o [3]
__iar_scalbn64               0x1179         Code  Gb  ldexp.o [3]
__iar_zero_init3             0x1eaf   0x3a  Code  Gb  zero_init3.o [4]
__low_level_init             0x5ddf    0x4  Code  Gb  low_level_init.o [2]
__vector_table                  0x0         Data  Gb  startup_MIMXRT1052.o [1]
__vector_table_0x1c            0x1c         Data  Gb  startup_MIMXRT1052.o [1]
_call_main                   0x5dcd         Code  Gb  cmain.o [4]
_exit                        0x5de9         Code  Gb  cexit.o [4]
_main                        0x5ddb         Code  Gb  cmain.o [4]
armPllConfig_BOARD_BootClockRUN
                             0x625c    0x4  Data  Gb  clock_config.o [1]
count_1s                0x2000'0194    0x4  Data  Gb  main.o [1]
delayms                      0x3521   0x1c  Code  Gb  TFTDriver.o [1]
dsp_single_colour            0x3611   0x36  Code  Gb  TFTDriver.o [1]
exit                         0x5de3    0x4  Code  Gb  exit.o [2]
frexp                         0xd91         Code  Gb  frexp.o [3]
frexpl                        0xd91         Code  Gb  frexp.o [3]
g_rtcXtalFreq           0x2000'0138    0x4  Data  Gb  fsl_clock.o [1]
g_xtalFreq              0x2000'0134    0x4  Data  Gb  fsl_clock.o [1]
ldexp                        0x1179         Code  Gb  ldexp.o [3]
ldexpl                       0x1179         Code  Gb  ldexp.o [3]
lnbias                        0x970  0x420  Data  Lc  pow64.o [3]
main                         0x4d19  0x11c  Code  Gb  main.o [1]
modf                         0x28c1         Code  Gb  modf.o [3]
modfl                        0x28c1         Code  Gb  modf.o [3]
pow                           0x969    0x4  Code  Gb  pow64.o [3]
powl                          0x969    0x4  Code  Gb  pow64.o [3]
s_baudratePrescaler          0x60c4    0x8  Data  Lc  fsl_lpspi.o [1]
s_debugConsoleIO        0x2000'0140    0x8  Data  Lc  fsl_io.o [1]
s_dummyData             0x2000'0164    0x8  Data  Gb  fsl_lpspi.o [1]
s_flexspiHandle         0x2000'013c    0x4  Data  Lc  fsl_flexspi.o [1]
s_lpspiBases                 0x5fb4   0x14  Data  Lc  fsl_lpspi.o [1]
s_lpspiClocks                0x605c    0xc  Data  Lc  fsl_lpspi.o [1]
s_lpspiHandle           0x2000'0148   0x14  Data  Lc  fsl_lpspi.o [1]
s_lpspiMasterIsr        0x2000'015c    0x4  Data  Lc  fsl_lpspi.o [1]
s_lpspiSlaveIsr         0x2000'0160    0x4  Data  Lc  fsl_lpspi.o [1]
s_lpuartBases                0x5d10   0x24  Data  Lc  fsl_lpuart.o [1]
s_lpuartClock                0x5fc8   0x14  Data  Lc  fsl_lpuart.o [1]
s_lpuartHandle          0x2000'016c   0x24  Data  Lc  fsl_lpuart.o [1]
s_lpuartIsr             0x2000'0190    0x4  Data  Lc  fsl_lpuart.o [1]
s_pitClocks                  0x1f4e    0x2  Data  Lc  fsl_pit.o [1]
scalbln                      0x1179         Code  Gb  ldexp.o [3]
scalblnl                     0x1179         Code  Gb  ldexp.o [3]
scalbn                       0x1179         Code  Gb  ldexp.o [3]
scalbnl                      0x1179         Code  Gb  ldexp.o [3]
spi_mosi                     0x3b5f   0x6c  Code  Gb  Pig_SPI.o [1]
strlen                       0x2a11         Code  Gb  strlen.o [4]
sysPllConfig_BOARD_BootClockRUN
                             0x6020    0xc  Data  Gb  clock_config.o [1]
tft_ascii                    0x2f30  0x5f0  Data  Gb  TFTDriver.o [1]
tft_delay                    0x353d    0x4  Code  Gb  TFTDriver.o [1]
usb1PllConfig_BOARD_BootClockRUN
                             0x5df2    0x1  Data  Gb  clock_config.o [1]


[1] = D:\智能车\麦轮信标\程序\RT1052\PIT库\project\iar\itcm_txt_ram_debug\Obj
[2] = dl7M_tln.a
[3] = m7M_tlv.a
[4] = rt7M_tl.a
[5] = shb_l.a

  20 073 bytes of readonly  code memory
   5 115 bytes of readonly  data memory
   1 448 bytes of readwrite data memory

Errors: none
Warnings: none
