// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "05/01/2019 01:48:26"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module top_test (
	clk,
	boton,
	start,
	select,
	oVGA_R,
	oVGA_G,
	oVGA_B,
	oVGA_H_SYNC,
	oVGA_V_SYNC,
	oVGA_SYNC,
	oVGA_BLANK,
	oVGA_CLK,
	seveSeg);
input 	clk;
input 	boton;
input 	start;
input 	select;
output 	[7:0] oVGA_R;
output 	[7:0] oVGA_G;
output 	[7:0] oVGA_B;
output 	oVGA_H_SYNC;
output 	oVGA_V_SYNC;
output 	oVGA_SYNC;
output 	oVGA_BLANK;
output 	oVGA_CLK;
output 	[6:0] seveSeg;

// Design Ports Information
// oVGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oVGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oVGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oVGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oVGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oVGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oVGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oVGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oVGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oVGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oVGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oVGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oVGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oVGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oVGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oVGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oVGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oVGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oVGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oVGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oVGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oVGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oVGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oVGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oVGA_H_SYNC	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oVGA_V_SYNC	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oVGA_SYNC	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oVGA_BLANK	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oVGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seveSeg[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seveSeg[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seveSeg[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seveSeg[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seveSeg[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seveSeg[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seveSeg[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// boton	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// select	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// start	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \nclk|clk25~0_combout ;
wire \nclk|clk25~q ;
wire \controller|Add1~37_sumout ;
wire \controller|LessThan6~1_combout ;
wire \controller|Add0~33_sumout ;
wire \controller|Add0~26 ;
wire \controller|Add0~29_sumout ;
wire \controller|LessThan4~0_combout ;
wire \controller|LessThan4~1_combout ;
wire \controller|Add0~34 ;
wire \controller|Add0~37_sumout ;
wire \controller|Add0~38 ;
wire \controller|Add0~9_sumout ;
wire \controller|Add0~10 ;
wire \controller|Add0~5_sumout ;
wire \controller|Add0~6 ;
wire \controller|Add0~17_sumout ;
wire \controller|Add0~18 ;
wire \controller|Add0~21_sumout ;
wire \controller|Add0~22 ;
wire \controller|Add0~13_sumout ;
wire \controller|Add0~14 ;
wire \controller|Add0~1_sumout ;
wire \controller|Add0~2 ;
wire \controller|Add0~25_sumout ;
wire \controller|Equal0~0_combout ;
wire \controller|Equal0~1_combout ;
wire \controller|Add1~38 ;
wire \controller|Add1~21_sumout ;
wire \controller|Add1~22 ;
wire \controller|Add1~17_sumout ;
wire \controller|Add1~18 ;
wire \controller|Add1~29_sumout ;
wire \controller|Add1~30 ;
wire \controller|Add1~25_sumout ;
wire \controller|Add1~26 ;
wire \controller|Add1~9_sumout ;
wire \controller|Add1~10 ;
wire \controller|Add1~13_sumout ;
wire \controller|Add1~14 ;
wire \controller|Add1~5_sumout ;
wire \controller|V_Cont[7]~feeder_combout ;
wire \controller|Add1~6 ;
wire \controller|Add1~1_sumout ;
wire \controller|Add1~2 ;
wire \controller|Add1~33_sumout ;
wire \controller|V_Cont[9]~feeder_combout ;
wire \controller|V_Cont[9]~DUPLICATE_q ;
wire \controller|LessThan2~0_combout ;
wire \controller|mVGA_R~0_combout ;
wire \controller|LessThan6~0_combout ;
wire \clk~inputCLKENA0_outclk ;
wire \ran|Add0~22 ;
wire \ran|Add0~13_sumout ;
wire \ran|Add0~14 ;
wire \ran|Add0~17_sumout ;
wire \ran|Add0~18 ;
wire \ran|Add0~10 ;
wire \ran|Add0~5_sumout ;
wire \ran|Add0~6 ;
wire \ran|Add0~1_sumout ;
wire \ran|cnt~1_combout ;
wire \ran|cnt[5]~DUPLICATE_q ;
wire \ran|Equal0~0_combout ;
wire \ran|Add0~25_sumout ;
wire \ran|cnt~0_combout ;
wire \ran|cnt[0]~DUPLICATE_q ;
wire \ran|Add0~26 ;
wire \ran|Add0~21_sumout ;
wire \ran|cnt~2_combout ;
wire \ran|cnt[4]~DUPLICATE_q ;
wire \ran|Add0~9_sumout ;
wire \ran|Equal0~1_combout ;
wire \ran|randnumTemp~1_combout ;
wire \nw|Add0~73_sumout ;
wire \nw|Add0~74 ;
wire \nw|Add0~5_sumout ;
wire \nw|Add0~6 ;
wire \nw|Add0~1_sumout ;
wire \nw|Add0~2 ;
wire \nw|Add0~101_sumout ;
wire \nw|Add0~102 ;
wire \nw|Add0~97_sumout ;
wire \nw|Add0~98 ;
wire \nw|Add0~93_sumout ;
wire \nw|Add0~94 ;
wire \nw|Add0~53_sumout ;
wire \nw|Add0~54 ;
wire \nw|Add0~57_sumout ;
wire \nw|Add0~58 ;
wire \nw|Add0~61_sumout ;
wire \nw|Add0~62 ;
wire \nw|Add0~65_sumout ;
wire \nw|Add0~66 ;
wire \nw|Add0~69_sumout ;
wire \nw|Add0~70 ;
wire \nw|Add0~77_sumout ;
wire \nw|Add0~78 ;
wire \nw|Add0~81_sumout ;
wire \nw|Add0~82 ;
wire \nw|Add0~85_sumout ;
wire \nw|Add0~86 ;
wire \nw|Add0~89_sumout ;
wire \nw|Add0~90 ;
wire \nw|Add0~9_sumout ;
wire \nw|Add0~10 ;
wire \nw|Add0~49_sumout ;
wire \nw|Add0~50 ;
wire \nw|Add0~13_sumout ;
wire \nw|Add0~14 ;
wire \nw|Add0~17_sumout ;
wire \nw|Add0~18 ;
wire \nw|Add0~21_sumout ;
wire \nw|Add0~22 ;
wire \nw|Add0~25_sumout ;
wire \nw|cnt[20]~DUPLICATE_q ;
wire \nw|Add0~26 ;
wire \nw|Add0~29_sumout ;
wire \nw|Add0~30 ;
wire \nw|Add0~33_sumout ;
wire \nw|Add0~34 ;
wire \nw|Add0~37_sumout ;
wire \nw|cnt[23]~DUPLICATE_q ;
wire \nw|Add0~38 ;
wire \nw|Add0~41_sumout ;
wire \nw|Add0~42 ;
wire \nw|Add0~45_sumout ;
wire \nw|Equal0~1_combout ;
wire \nw|cnt[15]~DUPLICATE_q ;
wire \nw|Equal0~0_combout ;
wire \nw|cnt[3]~DUPLICATE_q ;
wire \nw|cnt[14]~DUPLICATE_q ;
wire \nw|Equal0~3_combout ;
wire \nw|cnt[0]~DUPLICATE_q ;
wire \nw|cnt[10]~DUPLICATE_q ;
wire \nw|Equal0~2_combout ;
wire \nw|Equal0~4_combout ;
wire \nw|q~q ;
wire \crn2|seconds[0]~2_combout ;
wire \crn2|seconds[0]~feeder_combout ;
wire \crn2|seconds~0_combout ;
wire \crn2|seconds[1]~feeder_combout ;
wire \crn2|doneTemp~0_combout ;
wire \crn2|doneTemp~q ;
wire \fsm|Selector5~0_combout ;
wire \fsm|state.1000~q ;
wire \select~input_o ;
wire \ant1|btn_prev~q ;
wire \ant1|Add0~77_sumout ;
wire \ant1|always0~0_combout ;
wire \ant1|btn_out~1_combout ;
wire \ant1|Add0~78 ;
wire \ant1|Add0~73_sumout ;
wire \ant1|Add0~74 ;
wire \ant1|Add0~69_sumout ;
wire \ant1|Add0~70 ;
wire \ant1|Add0~65_sumout ;
wire \ant1|Add0~66 ;
wire \ant1|Add0~61_sumout ;
wire \ant1|Add0~62 ;
wire \ant1|Add0~57_sumout ;
wire \ant1|Add0~58 ;
wire \ant1|Add0~53_sumout ;
wire \ant1|Add0~54 ;
wire \ant1|Add0~49_sumout ;
wire \ant1|Add0~50 ;
wire \ant1|Add0~45_sumout ;
wire \ant1|Add0~46 ;
wire \ant1|Add0~41_sumout ;
wire \ant1|Add0~42 ;
wire \ant1|Add0~37_sumout ;
wire \ant1|Add0~38 ;
wire \ant1|Add0~33_sumout ;
wire \ant1|Add0~34 ;
wire \ant1|Add0~29_sumout ;
wire \ant1|Add0~30 ;
wire \ant1|Add0~25_sumout ;
wire \ant1|Add0~26 ;
wire \ant1|Add0~21_sumout ;
wire \ant1|Add0~22 ;
wire \ant1|Add0~17_sumout ;
wire \ant1|Add0~18 ;
wire \ant1|Add0~13_sumout ;
wire \ant1|Add0~14 ;
wire \ant1|Add0~9_sumout ;
wire \ant1|Add0~10 ;
wire \ant1|Add0~5_sumout ;
wire \ant1|Add0~6 ;
wire \ant1|Add0~1_sumout ;
wire \ant1|counter~0_combout ;
wire \ant1|btn_out~0_combout ;
wire \ant1|btn_out~q ;
wire \ran|randReady~q ;
wire \crn|seconds[0]~2_combout ;
wire \start~input_o ;
wire \ant|btn_prev~q ;
wire \ant|Add0~77_sumout ;
wire \ant|always0~0_combout ;
wire \ant|btn_out~1_combout ;
wire \ant|Add0~78 ;
wire \ant|Add0~73_sumout ;
wire \ant|Add0~74 ;
wire \ant|Add0~69_sumout ;
wire \ant|Add0~70 ;
wire \ant|Add0~65_sumout ;
wire \ant|Add0~66 ;
wire \ant|Add0~61_sumout ;
wire \ant|Add0~62 ;
wire \ant|Add0~57_sumout ;
wire \ant|Add0~58 ;
wire \ant|Add0~53_sumout ;
wire \ant|Add0~54 ;
wire \ant|Add0~49_sumout ;
wire \ant|Add0~50 ;
wire \ant|Add0~45_sumout ;
wire \ant|Add0~46 ;
wire \ant|Add0~41_sumout ;
wire \ant|Add0~42 ;
wire \ant|Add0~37_sumout ;
wire \ant|Add0~38 ;
wire \ant|Add0~33_sumout ;
wire \ant|Add0~34 ;
wire \ant|Add0~29_sumout ;
wire \ant|Add0~30 ;
wire \ant|Add0~25_sumout ;
wire \ant|Add0~26 ;
wire \ant|Add0~21_sumout ;
wire \ant|Add0~22 ;
wire \ant|Add0~17_sumout ;
wire \ant|Add0~18 ;
wire \ant|Add0~13_sumout ;
wire \ant|Add0~14 ;
wire \ant|Add0~9_sumout ;
wire \ant|Add0~10 ;
wire \ant|Add0~5_sumout ;
wire \ant|Add0~6 ;
wire \ant|Add0~1_sumout ;
wire \ant|counter~0_combout ;
wire \ant|btn_out~0_combout ;
wire \ant|btn_out~q ;
wire \fsm|Selector0~0_combout ;
wire \fsm|state.0000~q ;
wire \crn|Equal0~0_combout ;
wire \crn|seconds~0_combout ;
wire \crn|doneTemp~0_combout ;
wire \crn|doneTemp~q ;
wire \fsm|Selector3~0_combout ;
wire \fsm|state.0011~q ;
wire \fsm|Selector2~0_combout ;
wire \fsm|state.0010~q ;
wire \fsm|Selector1~0_combout ;
wire \fsm|Selector1~1_combout ;
wire \fsm|state.0001~q ;
wire \ran|Equal1~0_combout ;
wire \ran|randnumTemp~2_combout ;
wire \ran|randnumTemp~0_combout ;
wire \ran|randnumTemp[1]~DUPLICATE_q ;
wire \boton~input_o ;
wire \boton~inputCLKENA0_outclk ;
wire \ctn|enable[0]~2_combout ;
wire \ctn|Equal0~0_combout ;
wire \ctn|enable[1]~1_combout ;
wire \ctn|enable~0_combout ;
wire \sc|winTemp~0_combout ;
wire \sc|finishTemp~0_combout ;
wire \sc|winTemp~2_combout ;
wire \sc|finishTemp~q ;
wire \sc|finish~q ;
wire \fsm|Selector4~0_combout ;
wire \fsm|state.0111~q ;
wire \sc|winTemp~1_combout ;
wire \sc|winTemp~q ;
wire \sc|win~feeder_combout ;
wire \sc|win~q ;
wire \generator|hline_on~0_combout ;
wire \generator|hline_on~1_combout ;
wire \generator|hline_on~q ;
wire \ms|LessThan2~0_combout ;
wire \ms|always0~1_combout ;
wire \sp|LessThan6~0_combout ;
wire \sp|sprite[0]~1_combout ;
wire \ms|LessThan0~0_combout ;
wire \sp|always0~0_combout ;
wire \ms|always0~0_combout ;
wire \sp|sprite[0]~0_combout ;
wire \ran|randnumTemp[2]~DUPLICATE_q ;
wire \sp|sprite[0]~3_combout ;
wire \sp|sprite[0]~2_combout ;
wire \sp|sprite[0]~4_combout ;
wire \sp|enable~q ;
wire \comp|LessThan1~0_combout ;
wire \comp|LessThan0~0_combout ;
wire \comp|LessThan0~1_combout ;
wire \comp|slc_on~1_combout ;
wire \comp|always0~3_combout ;
wire \comp|always0~4_combout ;
wire \generator2|vline_on~1_combout ;
wire \comp|slc_on~4_combout ;
wire \generator2|vline_on~0_combout ;
wire \comp|always0~0_combout ;
wire \comp|always0~1_combout ;
wire \comp|always0~2_combout ;
wire \comp|slc_on~3_combout ;
wire \comp|LessThan7~0_combout ;
wire \comp|LessThan7~1_combout ;
wire \comp|slc_on~0_combout ;
wire \comp|slc_on~2_combout ;
wire \comp|slc_on~5_combout ;
wire \comp|slc_on~q ;
wire \ms|always0~2_combout ;
wire \ms|enable~q ;
wire \generator2|vline_on~2_combout ;
wire \generator2|vline_on~3_combout ;
wire \generator2|vline_on~q ;
wire \selectd|seleccion[0]~2_combout ;
wire \controller|LessThan0~0_combout ;
wire \controller|mVGA_R~1_combout ;
wire \selectd|seleccion[2]~0_combout ;
wire \selectd|seleccion[1]~1_combout ;
wire \ran|randnumTemp[0]~DUPLICATE_q ;
wire \ms|Add1~18 ;
wire \ms|Add1~2 ;
wire \ms|Add1~6 ;
wire \ms|Add1~10 ;
wire \ms|Add1~14 ;
wire \ms|Add1~22 ;
wire \ms|Add1~26 ;
wire \ms|Add1~30 ;
wire \ms|Add1~34 ;
wire \ms|Add1~37_sumout ;
wire \sp|Add6~6 ;
wire \sp|Add6~2 ;
wire \sp|Add6~18 ;
wire \sp|Add6~10 ;
wire \sp|Add6~14 ;
wire \sp|Add6~38 ;
wire \sp|Add6~22 ;
wire \sp|Add6~26 ;
wire \sp|Add6~30 ;
wire \sp|Add6~33_sumout ;
wire \sp|Equal1~0_combout ;
wire \deco|Mux4~0_combout ;
wire \sp|Add0~28_combout ;
wire \sp|Add0~27_combout ;
wire \ms|Add1~33_sumout ;
wire \sp|Add6~29_sumout ;
wire \sp|Add0~26_combout ;
wire \ms|Add1~29_sumout ;
wire \sp|Add6~25_sumout ;
wire \sp|Add0~25_combout ;
wire \sp|LessThan6~1_combout ;
wire \sp|Add6~21_sumout ;
wire \ms|Add1~25_sumout ;
wire \sp|Add0~20_combout ;
wire \sp|Add6~37_sumout ;
wire \ms|Add1~21_sumout ;
wire \sp|Add0~29_combout ;
wire \sp|Add0~23_cout ;
wire \sp|Add0~2 ;
wire \sp|Add0~6 ;
wire \sp|Add0~10 ;
wire \sp|Add0~14 ;
wire \sp|Add0~17_sumout ;
wire \ms|Add1~1_sumout ;
wire \sp|Add6~1_sumout ;
wire \sp|RAM.raddr_a[2]~0_combout ;
wire \ms|Add1~17_sumout ;
wire \sp|Add6~5_sumout ;
wire \sp|RAM.raddr_a[1]~1_combout ;
wire \sp|Add6~9_sumout ;
wire \ms|Add1~9_sumout ;
wire \sp|RAM.raddr_a[4]~2_combout ;
wire \ms|Add1~5_sumout ;
wire \sp|Add6~17_sumout ;
wire \sp|RAM.raddr_a[3]~4_combout ;
wire \sp|Add0~1_sumout ;
wire \sp|Add0~9_sumout ;
wire \sp|Add0~13_sumout ;
wire \sp|RAM~66_combout ;
wire \sp|RAM~72_combout ;
wire \sp|RAM~65_combout ;
wire \ms|Add1~13_sumout ;
wire \sp|Add6~13_sumout ;
wire \sp|RAM.raddr_a[5]~3_combout ;
wire \sp|Add0~5_sumout ;
wire \sp|RAM~76_combout ;
wire \sp|RAM~74_combout ;
wire \sp|RAM~73_combout ;
wire \sp|RAM~75_combout ;
wire \sp|RAM~68_combout ;
wire \sp|RAM~67_combout ;
wire \sp|RAM~52_combout ;
wire \sp|RAM~56_combout ;
wire \sp|RAM~82_combout ;
wire \sp|RAM~83_combout ;
wire \sp|RAM~84_combout ;
wire \sp|RAM~61_combout ;
wire \sp|RAM~60_combout ;
wire \sp|RAM~62_combout ;
wire \sp|RAM~63_combout ;
wire \sp|RAM~77_combout ;
wire \sp|RAM~64_combout ;
wire \sp|RAM~58_combout ;
wire \sp|RAM~57_combout ;
wire \sp|RAM~59_combout ;
wire \sp|RAM~78_combout ;
wire \sp|RAM~49_combout ;
wire \sp|RAM~47_combout ;
wire \sp|RAM~46_combout ;
wire \sp|RAM~48_combout ;
wire \sp|RAM~50_combout ;
wire \sp|RAM~41_combout ;
wire \sp|RAM~43_combout ;
wire \sp|RAM~44_combout ;
wire \sp|RAM~42_combout ;
wire \sp|RAM~45_combout ;
wire \sp|RAM~38_combout ;
wire \sp|RAM~36_combout ;
wire \sp|RAM~39_combout ;
wire \sp|RAM~37_combout ;
wire \sp|RAM~40_combout ;
wire \sp|RAM~34_combout ;
wire \sp|RAM~85_combout ;
wire \sp|RAM~35_combout ;
wire \sp|RAM~51_combout ;
wire \sp|RAM~22_combout ;
wire \sp|RAM~1_combout ;
wire \sp|RAM~18_combout ;
wire \sp|RAM~21_combout ;
wire \sp|RAM~20_combout ;
wire \sp|RAM~19_combout ;
wire \sp|RAM~23_combout ;
wire \sp|RAM~25_combout ;
wire \sp|RAM~24_combout ;
wire \sp|RAM~26_combout ;
wire \sp|RAM~90_combout ;
wire \sp|RAM~27_combout ;
wire \sp|RAM~30_combout ;
wire \sp|RAM~31_combout ;
wire \sp|RAM~32_combout ;
wire \sp|RAM~28_combout ;
wire \sp|RAM~29_combout ;
wire \sp|RAM~33_combout ;
wire \sp|RAM~91_combout ;
wire \sp|RAM~92_combout ;
wire \sp|RAM~93_combout ;
wire \sp|RAM~86_combout ;
wire \sp|RAM~8_combout ;
wire \sp|RAM~10_combout ;
wire \sp|RAM~7_combout ;
wire \sp|RAM~9_combout ;
wire \sp|RAM~11_combout ;
wire \sp|RAM~15_combout ;
wire \sp|RAM~14_combout ;
wire \sp|RAM~12_combout ;
wire \sp|RAM~13_combout ;
wire \sp|RAM~16_combout ;
wire \sp|RAM~4_combout ;
wire \sp|RAM~5_combout ;
wire \sp|RAM~6_combout ;
wire \sp|RAM~2_combout ;
wire \sp|RAM~0_combout ;
wire \sp|RAM~3_combout ;
wire \sp|RAM~17_combout ;
wire \dut|Mux7~0_combout ;
wire \ms|msg[0]~0_combout ;
wire \controller|H_Cont[1]~_wirecell_combout ;
wire \ms|Add2~1_sumout ;
wire \ms|Add2~2 ;
wire \ms|Add2~5_sumout ;
wire \ms|Add2~6 ;
wire \ms|Add2~9_sumout ;
wire \ms|Add2~10 ;
wire \ms|Add2~13_sumout ;
wire \ms|Add2~14 ;
wire \ms|Add2~17_sumout ;
wire \ms|Add2~18 ;
wire \ms|Add2~21_sumout ;
wire \ms|RAM_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \ms|RAM_rtl_0|auto_generated|ram_block1a1 ;
wire \dut|Mux7~1_combout ;
wire \controller|mVGA_R[0]~10_combout ;
wire \controller|mVGA_R[1]~2_combout ;
wire \dut|Mux7~2_combout ;
wire \controller|oVGA_B[5]~0_combout ;
wire \mxsc|Ram0~0_combout ;
wire \controller|mVGA_R[3]~3_combout ;
wire \controller|mVGA_B[6]~0_combout ;
wire \controller|mVGA_R[4]~4_combout ;
wire \controller|mVGA_R[4]~5_combout ;
wire \mxsc|Ram0~1_combout ;
wire \controller|mVGA_R[5]~6_combout ;
wire \mxsc|Ram0~2_combout ;
wire \controller|mVGA_R[6]~7_combout ;
wire \selectd|seleccion[1]~3_combout ;
wire \controller|mVGA_R[7]~8_combout ;
wire \controller|mVGA_R[7]~9_combout ;
wire \controller|mVGA_G[3]~0_combout ;
wire \controller|mVGA_G[3]~1_combout ;
wire \mxsc|Ram0~3_combout ;
wire \controller|mVGA_G[4]~2_combout ;
wire \controller|mVGA_G[5]~3_combout ;
wire \controller|mVGA_G[5]~4_combout ;
wire \controller|mVGA_G[6]~5_combout ;
wire \controller|mVGA_G[6]~6_combout ;
wire \controller|mVGA_G[7]~7_combout ;
wire \controller|mVGA_G[7]~8_combout ;
wire \controller|mVGA_B[1]~1_combout ;
wire \controller|mVGA_B[1]~2_combout ;
wire \controller|mVGA_B[3]~3_combout ;
wire \controller|mVGA_B[3]~4_combout ;
wire \controller|mVGA_B[4]~5_combout ;
wire \controller|mVGA_B[4]~6_combout ;
wire \mxsc|Ram0~4_combout ;
wire \controller|mVGA_B[5]~7_combout ;
wire \controller|mVGA_B[6]~8_combout ;
wire \controller|mVGA_B[6]~9_combout ;
wire \mxsc|Ram0~5_combout ;
wire \controller|mVGA_B[7]~10_combout ;
wire \controller|LessThan5~0_combout ;
wire \controller|LessThan5~1_combout ;
wire \controller|mVGA_H_SYNC~q ;
wire \controller|oVGA_H_SYNC~q ;
wire \controller|mVGA_V_SYNC~0_combout ;
wire \controller|mVGA_V_SYNC~q ;
wire \controller|oVGA_V_SYNC~q ;
wire \controller|mVGA_BLANK~combout ;
wire \controller|oVGA_BLANK~q ;
wire \deco|Mux6~0_combout ;
wire \deco|Mux5~0_combout ;
wire \deco|Mux3~0_combout ;
wire \deco|Mux2~0_combout ;
wire \deco|Mux1~0_combout ;
wire \deco|Mux0~0_combout ;
wire [25:0] \nw|cnt ;
wire [7:0] \controller|oVGA_R ;
wire [7:0] \controller|oVGA_G ;
wire [19:0] \ant1|counter ;
wire [7:0] \controller|oVGA_B ;
wire [19:0] \ant|counter ;
wire [9:0] \controller|V_Cont ;
wire [9:0] \controller|H_Cont ;
wire [2:0] \ran|randnumTemp ;
wire [4:0] \sp|sprite ;
wire [6:0] \ran|cnt ;
wire [1:0] \crn|seconds ;
wire [1:0] \crn2|seconds ;
wire [2:0] \ctn|enable ;

wire [1:0] \ms|RAM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \ms|RAM_rtl_0|auto_generated|ram_block1a0~portadataout  = \ms|RAM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \ms|RAM_rtl_0|auto_generated|ram_block1a1  = \ms|RAM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \oVGA_R[0]~output (
	.i(\controller|oVGA_R [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oVGA_R[0]),
	.obar());
// synopsys translate_off
defparam \oVGA_R[0]~output .bus_hold = "false";
defparam \oVGA_R[0]~output .open_drain_output = "false";
defparam \oVGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \oVGA_R[1]~output (
	.i(\controller|oVGA_R [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oVGA_R[1]),
	.obar());
// synopsys translate_off
defparam \oVGA_R[1]~output .bus_hold = "false";
defparam \oVGA_R[1]~output .open_drain_output = "false";
defparam \oVGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \oVGA_R[2]~output (
	.i(\controller|oVGA_R [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oVGA_R[2]),
	.obar());
// synopsys translate_off
defparam \oVGA_R[2]~output .bus_hold = "false";
defparam \oVGA_R[2]~output .open_drain_output = "false";
defparam \oVGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \oVGA_R[3]~output (
	.i(\controller|oVGA_R [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oVGA_R[3]),
	.obar());
// synopsys translate_off
defparam \oVGA_R[3]~output .bus_hold = "false";
defparam \oVGA_R[3]~output .open_drain_output = "false";
defparam \oVGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \oVGA_R[4]~output (
	.i(\controller|oVGA_R [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oVGA_R[4]),
	.obar());
// synopsys translate_off
defparam \oVGA_R[4]~output .bus_hold = "false";
defparam \oVGA_R[4]~output .open_drain_output = "false";
defparam \oVGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \oVGA_R[5]~output (
	.i(\controller|oVGA_R [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oVGA_R[5]),
	.obar());
// synopsys translate_off
defparam \oVGA_R[5]~output .bus_hold = "false";
defparam \oVGA_R[5]~output .open_drain_output = "false";
defparam \oVGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \oVGA_R[6]~output (
	.i(\controller|oVGA_R [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oVGA_R[6]),
	.obar());
// synopsys translate_off
defparam \oVGA_R[6]~output .bus_hold = "false";
defparam \oVGA_R[6]~output .open_drain_output = "false";
defparam \oVGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \oVGA_R[7]~output (
	.i(\controller|oVGA_R [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oVGA_R[7]),
	.obar());
// synopsys translate_off
defparam \oVGA_R[7]~output .bus_hold = "false";
defparam \oVGA_R[7]~output .open_drain_output = "false";
defparam \oVGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \oVGA_G[0]~output (
	.i(\controller|oVGA_G [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oVGA_G[0]),
	.obar());
// synopsys translate_off
defparam \oVGA_G[0]~output .bus_hold = "false";
defparam \oVGA_G[0]~output .open_drain_output = "false";
defparam \oVGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \oVGA_G[1]~output (
	.i(\controller|oVGA_G [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oVGA_G[1]),
	.obar());
// synopsys translate_off
defparam \oVGA_G[1]~output .bus_hold = "false";
defparam \oVGA_G[1]~output .open_drain_output = "false";
defparam \oVGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \oVGA_G[2]~output (
	.i(\controller|oVGA_G [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oVGA_G[2]),
	.obar());
// synopsys translate_off
defparam \oVGA_G[2]~output .bus_hold = "false";
defparam \oVGA_G[2]~output .open_drain_output = "false";
defparam \oVGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \oVGA_G[3]~output (
	.i(\controller|oVGA_G [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oVGA_G[3]),
	.obar());
// synopsys translate_off
defparam \oVGA_G[3]~output .bus_hold = "false";
defparam \oVGA_G[3]~output .open_drain_output = "false";
defparam \oVGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \oVGA_G[4]~output (
	.i(\controller|oVGA_G [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oVGA_G[4]),
	.obar());
// synopsys translate_off
defparam \oVGA_G[4]~output .bus_hold = "false";
defparam \oVGA_G[4]~output .open_drain_output = "false";
defparam \oVGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \oVGA_G[5]~output (
	.i(\controller|oVGA_G [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oVGA_G[5]),
	.obar());
// synopsys translate_off
defparam \oVGA_G[5]~output .bus_hold = "false";
defparam \oVGA_G[5]~output .open_drain_output = "false";
defparam \oVGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \oVGA_G[6]~output (
	.i(\controller|oVGA_G [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oVGA_G[6]),
	.obar());
// synopsys translate_off
defparam \oVGA_G[6]~output .bus_hold = "false";
defparam \oVGA_G[6]~output .open_drain_output = "false";
defparam \oVGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \oVGA_G[7]~output (
	.i(\controller|oVGA_G [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oVGA_G[7]),
	.obar());
// synopsys translate_off
defparam \oVGA_G[7]~output .bus_hold = "false";
defparam \oVGA_G[7]~output .open_drain_output = "false";
defparam \oVGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \oVGA_B[0]~output (
	.i(\controller|oVGA_B [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oVGA_B[0]),
	.obar());
// synopsys translate_off
defparam \oVGA_B[0]~output .bus_hold = "false";
defparam \oVGA_B[0]~output .open_drain_output = "false";
defparam \oVGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \oVGA_B[1]~output (
	.i(\controller|oVGA_B [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oVGA_B[1]),
	.obar());
// synopsys translate_off
defparam \oVGA_B[1]~output .bus_hold = "false";
defparam \oVGA_B[1]~output .open_drain_output = "false";
defparam \oVGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \oVGA_B[2]~output (
	.i(\controller|oVGA_B [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oVGA_B[2]),
	.obar());
// synopsys translate_off
defparam \oVGA_B[2]~output .bus_hold = "false";
defparam \oVGA_B[2]~output .open_drain_output = "false";
defparam \oVGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \oVGA_B[3]~output (
	.i(\controller|oVGA_B [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oVGA_B[3]),
	.obar());
// synopsys translate_off
defparam \oVGA_B[3]~output .bus_hold = "false";
defparam \oVGA_B[3]~output .open_drain_output = "false";
defparam \oVGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \oVGA_B[4]~output (
	.i(\controller|oVGA_B [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oVGA_B[4]),
	.obar());
// synopsys translate_off
defparam \oVGA_B[4]~output .bus_hold = "false";
defparam \oVGA_B[4]~output .open_drain_output = "false";
defparam \oVGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \oVGA_B[5]~output (
	.i(\controller|oVGA_B [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oVGA_B[5]),
	.obar());
// synopsys translate_off
defparam \oVGA_B[5]~output .bus_hold = "false";
defparam \oVGA_B[5]~output .open_drain_output = "false";
defparam \oVGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \oVGA_B[6]~output (
	.i(\controller|oVGA_B [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oVGA_B[6]),
	.obar());
// synopsys translate_off
defparam \oVGA_B[6]~output .bus_hold = "false";
defparam \oVGA_B[6]~output .open_drain_output = "false";
defparam \oVGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \oVGA_B[7]~output (
	.i(\controller|oVGA_B [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oVGA_B[7]),
	.obar());
// synopsys translate_off
defparam \oVGA_B[7]~output .bus_hold = "false";
defparam \oVGA_B[7]~output .open_drain_output = "false";
defparam \oVGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \oVGA_H_SYNC~output (
	.i(\controller|oVGA_H_SYNC~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oVGA_H_SYNC),
	.obar());
// synopsys translate_off
defparam \oVGA_H_SYNC~output .bus_hold = "false";
defparam \oVGA_H_SYNC~output .open_drain_output = "false";
defparam \oVGA_H_SYNC~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \oVGA_V_SYNC~output (
	.i(\controller|oVGA_V_SYNC~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oVGA_V_SYNC),
	.obar());
// synopsys translate_off
defparam \oVGA_V_SYNC~output .bus_hold = "false";
defparam \oVGA_V_SYNC~output .open_drain_output = "false";
defparam \oVGA_V_SYNC~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \oVGA_SYNC~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oVGA_SYNC),
	.obar());
// synopsys translate_off
defparam \oVGA_SYNC~output .bus_hold = "false";
defparam \oVGA_SYNC~output .open_drain_output = "false";
defparam \oVGA_SYNC~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \oVGA_BLANK~output (
	.i(\controller|oVGA_BLANK~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oVGA_BLANK),
	.obar());
// synopsys translate_off
defparam \oVGA_BLANK~output .bus_hold = "false";
defparam \oVGA_BLANK~output .open_drain_output = "false";
defparam \oVGA_BLANK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \oVGA_CLK~output (
	.i(\nclk|clk25~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oVGA_CLK),
	.obar());
// synopsys translate_off
defparam \oVGA_CLK~output .bus_hold = "false";
defparam \oVGA_CLK~output .open_drain_output = "false";
defparam \oVGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \seveSeg[0]~output (
	.i(\deco|Mux6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seveSeg[0]),
	.obar());
// synopsys translate_off
defparam \seveSeg[0]~output .bus_hold = "false";
defparam \seveSeg[0]~output .open_drain_output = "false";
defparam \seveSeg[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \seveSeg[1]~output (
	.i(\deco|Mux5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seveSeg[1]),
	.obar());
// synopsys translate_off
defparam \seveSeg[1]~output .bus_hold = "false";
defparam \seveSeg[1]~output .open_drain_output = "false";
defparam \seveSeg[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \seveSeg[2]~output (
	.i(\deco|Mux4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seveSeg[2]),
	.obar());
// synopsys translate_off
defparam \seveSeg[2]~output .bus_hold = "false";
defparam \seveSeg[2]~output .open_drain_output = "false";
defparam \seveSeg[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \seveSeg[3]~output (
	.i(\deco|Mux3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seveSeg[3]),
	.obar());
// synopsys translate_off
defparam \seveSeg[3]~output .bus_hold = "false";
defparam \seveSeg[3]~output .open_drain_output = "false";
defparam \seveSeg[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \seveSeg[4]~output (
	.i(\deco|Mux2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seveSeg[4]),
	.obar());
// synopsys translate_off
defparam \seveSeg[4]~output .bus_hold = "false";
defparam \seveSeg[4]~output .open_drain_output = "false";
defparam \seveSeg[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \seveSeg[5]~output (
	.i(\deco|Mux1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seveSeg[5]),
	.obar());
// synopsys translate_off
defparam \seveSeg[5]~output .bus_hold = "false";
defparam \seveSeg[5]~output .open_drain_output = "false";
defparam \seveSeg[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \seveSeg[6]~output (
	.i(\deco|Mux0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seveSeg[6]),
	.obar());
// synopsys translate_off
defparam \seveSeg[6]~output .bus_hold = "false";
defparam \seveSeg[6]~output .open_drain_output = "false";
defparam \seveSeg[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y76_N21
cyclonev_lcell_comb \nclk|clk25~0 (
// Equation(s):
// \nclk|clk25~0_combout  = ( !\nclk|clk25~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\nclk|clk25~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nclk|clk25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nclk|clk25~0 .extended_lut = "off";
defparam \nclk|clk25~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \nclk|clk25~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y76_N59
dffeas \nclk|clk25 (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\nclk|clk25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nclk|clk25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nclk|clk25 .is_wysiwyg = "true";
defparam \nclk|clk25 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y78_N0
cyclonev_lcell_comb \controller|Add1~37 (
// Equation(s):
// \controller|Add1~37_sumout  = SUM(( \controller|V_Cont [0] ) + ( VCC ) + ( !VCC ))
// \controller|Add1~38  = CARRY(( \controller|V_Cont [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|V_Cont [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add1~37_sumout ),
	.cout(\controller|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add1~37 .extended_lut = "off";
defparam \controller|Add1~37 .lut_mask = 64'h0000000000000F0F;
defparam \controller|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N33
cyclonev_lcell_comb \controller|LessThan6~1 (
// Equation(s):
// \controller|LessThan6~1_combout  = ( \controller|V_Cont [4] & ( \controller|V_Cont [5] & ( \controller|V_Cont[9]~DUPLICATE_q  ) ) ) # ( !\controller|V_Cont [4] & ( \controller|V_Cont [5] & ( \controller|V_Cont[9]~DUPLICATE_q  ) ) ) # ( \controller|V_Cont 
// [4] & ( !\controller|V_Cont [5] & ( \controller|V_Cont[9]~DUPLICATE_q  ) ) ) # ( !\controller|V_Cont [4] & ( !\controller|V_Cont [5] & ( (\controller|V_Cont[9]~DUPLICATE_q  & (((\controller|V_Cont [8]) # (\controller|V_Cont [6])) # (\controller|V_Cont 
// [7]))) ) ) )

	.dataa(!\controller|V_Cont [7]),
	.datab(!\controller|V_Cont [6]),
	.datac(!\controller|V_Cont [8]),
	.datad(!\controller|V_Cont[9]~DUPLICATE_q ),
	.datae(!\controller|V_Cont [4]),
	.dataf(!\controller|V_Cont [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|LessThan6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|LessThan6~1 .extended_lut = "off";
defparam \controller|LessThan6~1 .lut_mask = 64'h007F00FF00FF00FF;
defparam \controller|LessThan6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y78_N30
cyclonev_lcell_comb \controller|Add0~33 (
// Equation(s):
// \controller|Add0~33_sumout  = SUM(( \controller|H_Cont [0] ) + ( VCC ) + ( !VCC ))
// \controller|Add0~34  = CARRY(( \controller|H_Cont [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|H_Cont [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add0~33_sumout ),
	.cout(\controller|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add0~33 .extended_lut = "off";
defparam \controller|Add0~33 .lut_mask = 64'h0000000000000F0F;
defparam \controller|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y78_N54
cyclonev_lcell_comb \controller|Add0~25 (
// Equation(s):
// \controller|Add0~25_sumout  = SUM(( \controller|H_Cont [8] ) + ( GND ) + ( \controller|Add0~2  ))
// \controller|Add0~26  = CARRY(( \controller|H_Cont [8] ) + ( GND ) + ( \controller|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|H_Cont [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add0~25_sumout ),
	.cout(\controller|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add0~25 .extended_lut = "off";
defparam \controller|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controller|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y78_N57
cyclonev_lcell_comb \controller|Add0~29 (
// Equation(s):
// \controller|Add0~29_sumout  = SUM(( \controller|H_Cont [9] ) + ( GND ) + ( \controller|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|H_Cont [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Add0~29 .extended_lut = "off";
defparam \controller|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controller|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y78_N56
dffeas \controller|H_Cont[9] (
	.clk(\nclk|clk25~q ),
	.d(gnd),
	.asdata(\controller|Add0~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\controller|LessThan4~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|H_Cont [9]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|H_Cont[9] .is_wysiwyg = "true";
defparam \controller|H_Cont[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N21
cyclonev_lcell_comb \controller|LessThan4~0 (
// Equation(s):
// \controller|LessThan4~0_combout  = ( \controller|H_Cont [4] & ( (\controller|H_Cont [3] & (((\controller|H_Cont [1] & \controller|H_Cont [0])) # (\controller|H_Cont [2]))) ) )

	.dataa(!\controller|H_Cont [1]),
	.datab(!\controller|H_Cont [0]),
	.datac(!\controller|H_Cont [3]),
	.datad(!\controller|H_Cont [2]),
	.datae(gnd),
	.dataf(!\controller|H_Cont [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|LessThan4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|LessThan4~0 .extended_lut = "off";
defparam \controller|LessThan4~0 .lut_mask = 64'h00000000010F010F;
defparam \controller|LessThan4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N6
cyclonev_lcell_comb \controller|LessThan4~1 (
// Equation(s):
// \controller|LessThan4~1_combout  = ( \controller|H_Cont [9] & ( \controller|LessThan4~0_combout  & ( \controller|H_Cont [8] ) ) ) # ( \controller|H_Cont [9] & ( !\controller|LessThan4~0_combout  & ( (\controller|H_Cont [8] & (((\controller|H_Cont [7]) # 
// (\controller|H_Cont [5])) # (\controller|H_Cont [6]))) ) ) )

	.dataa(!\controller|H_Cont [6]),
	.datab(!\controller|H_Cont [5]),
	.datac(!\controller|H_Cont [8]),
	.datad(!\controller|H_Cont [7]),
	.datae(!\controller|H_Cont [9]),
	.dataf(!\controller|LessThan4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|LessThan4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|LessThan4~1 .extended_lut = "off";
defparam \controller|LessThan4~1 .lut_mask = 64'h0000070F00000F0F;
defparam \controller|LessThan4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y76_N1
dffeas \controller|H_Cont[0] (
	.clk(\nclk|clk25~q ),
	.d(gnd),
	.asdata(\controller|Add0~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\controller|LessThan4~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|H_Cont [0]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|H_Cont[0] .is_wysiwyg = "true";
defparam \controller|H_Cont[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y78_N33
cyclonev_lcell_comb \controller|Add0~37 (
// Equation(s):
// \controller|Add0~37_sumout  = SUM(( \controller|H_Cont [1] ) + ( GND ) + ( \controller|Add0~34  ))
// \controller|Add0~38  = CARRY(( \controller|H_Cont [1] ) + ( GND ) + ( \controller|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|H_Cont [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add0~37_sumout ),
	.cout(\controller|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add0~37 .extended_lut = "off";
defparam \controller|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controller|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y78_N2
dffeas \controller|H_Cont[1] (
	.clk(\nclk|clk25~q ),
	.d(gnd),
	.asdata(\controller|Add0~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\controller|LessThan4~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|H_Cont [1]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|H_Cont[1] .is_wysiwyg = "true";
defparam \controller|H_Cont[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y78_N36
cyclonev_lcell_comb \controller|Add0~9 (
// Equation(s):
// \controller|Add0~9_sumout  = SUM(( \controller|H_Cont [2] ) + ( GND ) + ( \controller|Add0~38  ))
// \controller|Add0~10  = CARRY(( \controller|H_Cont [2] ) + ( GND ) + ( \controller|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|H_Cont [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add0~9_sumout ),
	.cout(\controller|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add0~9 .extended_lut = "off";
defparam \controller|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controller|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y78_N35
dffeas \controller|H_Cont[2] (
	.clk(\nclk|clk25~q ),
	.d(gnd),
	.asdata(\controller|Add0~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\controller|LessThan4~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|H_Cont [2]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|H_Cont[2] .is_wysiwyg = "true";
defparam \controller|H_Cont[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y78_N39
cyclonev_lcell_comb \controller|Add0~5 (
// Equation(s):
// \controller|Add0~5_sumout  = SUM(( \controller|H_Cont [3] ) + ( GND ) + ( \controller|Add0~10  ))
// \controller|Add0~6  = CARRY(( \controller|H_Cont [3] ) + ( GND ) + ( \controller|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|H_Cont [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add0~5_sumout ),
	.cout(\controller|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add0~5 .extended_lut = "off";
defparam \controller|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controller|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y78_N38
dffeas \controller|H_Cont[3] (
	.clk(\nclk|clk25~q ),
	.d(gnd),
	.asdata(\controller|Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\controller|LessThan4~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|H_Cont [3]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|H_Cont[3] .is_wysiwyg = "true";
defparam \controller|H_Cont[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y78_N42
cyclonev_lcell_comb \controller|Add0~17 (
// Equation(s):
// \controller|Add0~17_sumout  = SUM(( \controller|H_Cont [4] ) + ( GND ) + ( \controller|Add0~6  ))
// \controller|Add0~18  = CARRY(( \controller|H_Cont [4] ) + ( GND ) + ( \controller|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|H_Cont [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add0~17_sumout ),
	.cout(\controller|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add0~17 .extended_lut = "off";
defparam \controller|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controller|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y78_N41
dffeas \controller|H_Cont[4] (
	.clk(\nclk|clk25~q ),
	.d(gnd),
	.asdata(\controller|Add0~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\controller|LessThan4~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|H_Cont [4]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|H_Cont[4] .is_wysiwyg = "true";
defparam \controller|H_Cont[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y78_N45
cyclonev_lcell_comb \controller|Add0~21 (
// Equation(s):
// \controller|Add0~21_sumout  = SUM(( \controller|H_Cont [5] ) + ( GND ) + ( \controller|Add0~18  ))
// \controller|Add0~22  = CARRY(( \controller|H_Cont [5] ) + ( GND ) + ( \controller|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|H_Cont [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add0~21_sumout ),
	.cout(\controller|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add0~21 .extended_lut = "off";
defparam \controller|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controller|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y78_N44
dffeas \controller|H_Cont[5] (
	.clk(\nclk|clk25~q ),
	.d(gnd),
	.asdata(\controller|Add0~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\controller|LessThan4~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|H_Cont [5]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|H_Cont[5] .is_wysiwyg = "true";
defparam \controller|H_Cont[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y78_N48
cyclonev_lcell_comb \controller|Add0~13 (
// Equation(s):
// \controller|Add0~13_sumout  = SUM(( \controller|H_Cont [6] ) + ( GND ) + ( \controller|Add0~22  ))
// \controller|Add0~14  = CARRY(( \controller|H_Cont [6] ) + ( GND ) + ( \controller|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|H_Cont [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add0~13_sumout ),
	.cout(\controller|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add0~13 .extended_lut = "off";
defparam \controller|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controller|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y78_N47
dffeas \controller|H_Cont[6] (
	.clk(\nclk|clk25~q ),
	.d(gnd),
	.asdata(\controller|Add0~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\controller|LessThan4~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|H_Cont [6]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|H_Cont[6] .is_wysiwyg = "true";
defparam \controller|H_Cont[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y78_N51
cyclonev_lcell_comb \controller|Add0~1 (
// Equation(s):
// \controller|Add0~1_sumout  = SUM(( \controller|H_Cont [7] ) + ( GND ) + ( \controller|Add0~14  ))
// \controller|Add0~2  = CARRY(( \controller|H_Cont [7] ) + ( GND ) + ( \controller|Add0~14  ))

	.dataa(!\controller|H_Cont [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add0~1_sumout ),
	.cout(\controller|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add0~1 .extended_lut = "off";
defparam \controller|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \controller|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y78_N50
dffeas \controller|H_Cont[7] (
	.clk(\nclk|clk25~q ),
	.d(gnd),
	.asdata(\controller|Add0~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\controller|LessThan4~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|H_Cont [7]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|H_Cont[7] .is_wysiwyg = "true";
defparam \controller|H_Cont[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y78_N53
dffeas \controller|H_Cont[8] (
	.clk(\nclk|clk25~q ),
	.d(gnd),
	.asdata(\controller|Add0~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\controller|LessThan4~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|H_Cont [8]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|H_Cont[8] .is_wysiwyg = "true";
defparam \controller|H_Cont[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N24
cyclonev_lcell_comb \controller|Equal0~0 (
// Equation(s):
// \controller|Equal0~0_combout  = ( !\controller|H_Cont [2] & ( !\controller|H_Cont [5] & ( (!\controller|H_Cont [1] & (!\controller|H_Cont [0] & (!\controller|H_Cont [4] & !\controller|H_Cont [3]))) ) ) )

	.dataa(!\controller|H_Cont [1]),
	.datab(!\controller|H_Cont [0]),
	.datac(!\controller|H_Cont [4]),
	.datad(!\controller|H_Cont [3]),
	.datae(!\controller|H_Cont [2]),
	.dataf(!\controller|H_Cont [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Equal0~0 .extended_lut = "off";
defparam \controller|Equal0~0 .lut_mask = 64'h8000000000000000;
defparam \controller|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y75_N18
cyclonev_lcell_comb \controller|Equal0~1 (
// Equation(s):
// \controller|Equal0~1_combout  = ( \controller|Equal0~0_combout  & ( (!\controller|H_Cont [8] & (!\controller|H_Cont [7] & (!\controller|H_Cont [6] & !\controller|H_Cont [9]))) ) )

	.dataa(!\controller|H_Cont [8]),
	.datab(!\controller|H_Cont [7]),
	.datac(!\controller|H_Cont [6]),
	.datad(!\controller|H_Cont [9]),
	.datae(gnd),
	.dataf(!\controller|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Equal0~1 .extended_lut = "off";
defparam \controller|Equal0~1 .lut_mask = 64'h0000000080008000;
defparam \controller|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y78_N35
dffeas \controller|V_Cont[0] (
	.clk(\nclk|clk25~q ),
	.d(gnd),
	.asdata(\controller|Add1~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\controller|LessThan6~1_combout ),
	.sload(vcc),
	.ena(\controller|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|V_Cont [0]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|V_Cont[0] .is_wysiwyg = "true";
defparam \controller|V_Cont[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y78_N3
cyclonev_lcell_comb \controller|Add1~21 (
// Equation(s):
// \controller|Add1~21_sumout  = SUM(( \controller|V_Cont [1] ) + ( GND ) + ( \controller|Add1~38  ))
// \controller|Add1~22  = CARRY(( \controller|V_Cont [1] ) + ( GND ) + ( \controller|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|V_Cont [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add1~21_sumout ),
	.cout(\controller|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add1~21 .extended_lut = "off";
defparam \controller|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \controller|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y78_N14
dffeas \controller|V_Cont[1] (
	.clk(\nclk|clk25~q ),
	.d(gnd),
	.asdata(\controller|Add1~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\controller|LessThan6~1_combout ),
	.sload(vcc),
	.ena(\controller|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|V_Cont [1]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|V_Cont[1] .is_wysiwyg = "true";
defparam \controller|V_Cont[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y78_N6
cyclonev_lcell_comb \controller|Add1~17 (
// Equation(s):
// \controller|Add1~17_sumout  = SUM(( \controller|V_Cont [2] ) + ( GND ) + ( \controller|Add1~22  ))
// \controller|Add1~18  = CARRY(( \controller|V_Cont [2] ) + ( GND ) + ( \controller|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|V_Cont [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add1~17_sumout ),
	.cout(\controller|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add1~17 .extended_lut = "off";
defparam \controller|Add1~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controller|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y78_N53
dffeas \controller|V_Cont[2] (
	.clk(\nclk|clk25~q ),
	.d(gnd),
	.asdata(\controller|Add1~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\controller|LessThan6~1_combout ),
	.sload(vcc),
	.ena(\controller|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|V_Cont [2]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|V_Cont[2] .is_wysiwyg = "true";
defparam \controller|V_Cont[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y78_N9
cyclonev_lcell_comb \controller|Add1~29 (
// Equation(s):
// \controller|Add1~29_sumout  = SUM(( \controller|V_Cont [3] ) + ( GND ) + ( \controller|Add1~18  ))
// \controller|Add1~30  = CARRY(( \controller|V_Cont [3] ) + ( GND ) + ( \controller|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|V_Cont [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add1~29_sumout ),
	.cout(\controller|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add1~29 .extended_lut = "off";
defparam \controller|Add1~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controller|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y78_N26
dffeas \controller|V_Cont[3] (
	.clk(\nclk|clk25~q ),
	.d(gnd),
	.asdata(\controller|Add1~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\controller|LessThan6~1_combout ),
	.sload(vcc),
	.ena(\controller|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|V_Cont [3]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|V_Cont[3] .is_wysiwyg = "true";
defparam \controller|V_Cont[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y78_N12
cyclonev_lcell_comb \controller|Add1~25 (
// Equation(s):
// \controller|Add1~25_sumout  = SUM(( \controller|V_Cont [4] ) + ( GND ) + ( \controller|Add1~30  ))
// \controller|Add1~26  = CARRY(( \controller|V_Cont [4] ) + ( GND ) + ( \controller|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|V_Cont [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add1~25_sumout ),
	.cout(\controller|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add1~25 .extended_lut = "off";
defparam \controller|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \controller|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y78_N56
dffeas \controller|V_Cont[4] (
	.clk(\nclk|clk25~q ),
	.d(gnd),
	.asdata(\controller|Add1~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\controller|LessThan6~1_combout ),
	.sload(vcc),
	.ena(\controller|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|V_Cont [4]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|V_Cont[4] .is_wysiwyg = "true";
defparam \controller|V_Cont[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y78_N15
cyclonev_lcell_comb \controller|Add1~9 (
// Equation(s):
// \controller|Add1~9_sumout  = SUM(( \controller|V_Cont [5] ) + ( GND ) + ( \controller|Add1~26  ))
// \controller|Add1~10  = CARRY(( \controller|V_Cont [5] ) + ( GND ) + ( \controller|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|V_Cont [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add1~9_sumout ),
	.cout(\controller|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add1~9 .extended_lut = "off";
defparam \controller|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \controller|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y78_N20
dffeas \controller|V_Cont[5] (
	.clk(\nclk|clk25~q ),
	.d(gnd),
	.asdata(\controller|Add1~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\controller|LessThan6~1_combout ),
	.sload(vcc),
	.ena(\controller|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|V_Cont [5]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|V_Cont[5] .is_wysiwyg = "true";
defparam \controller|V_Cont[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y78_N18
cyclonev_lcell_comb \controller|Add1~13 (
// Equation(s):
// \controller|Add1~13_sumout  = SUM(( \controller|V_Cont [6] ) + ( GND ) + ( \controller|Add1~10  ))
// \controller|Add1~14  = CARRY(( \controller|V_Cont [6] ) + ( GND ) + ( \controller|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|V_Cont [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add1~13_sumout ),
	.cout(\controller|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add1~13 .extended_lut = "off";
defparam \controller|Add1~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controller|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y78_N47
dffeas \controller|V_Cont[6] (
	.clk(\nclk|clk25~q ),
	.d(gnd),
	.asdata(\controller|Add1~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\controller|LessThan6~1_combout ),
	.sload(vcc),
	.ena(\controller|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|V_Cont [6]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|V_Cont[6] .is_wysiwyg = "true";
defparam \controller|V_Cont[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y78_N21
cyclonev_lcell_comb \controller|Add1~5 (
// Equation(s):
// \controller|Add1~5_sumout  = SUM(( \controller|V_Cont [7] ) + ( GND ) + ( \controller|Add1~14  ))
// \controller|Add1~6  = CARRY(( \controller|V_Cont [7] ) + ( GND ) + ( \controller|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|V_Cont [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add1~5_sumout ),
	.cout(\controller|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add1~5 .extended_lut = "off";
defparam \controller|Add1~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controller|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y76_N0
cyclonev_lcell_comb \controller|V_Cont[7]~feeder (
// Equation(s):
// \controller|V_Cont[7]~feeder_combout  = ( \controller|Add1~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|V_Cont[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|V_Cont[7]~feeder .extended_lut = "off";
defparam \controller|V_Cont[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|V_Cont[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y76_N1
dffeas \controller|V_Cont[7] (
	.clk(\nclk|clk25~q ),
	.d(\controller|V_Cont[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\controller|LessThan6~1_combout ),
	.sload(gnd),
	.ena(\controller|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|V_Cont [7]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|V_Cont[7] .is_wysiwyg = "true";
defparam \controller|V_Cont[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y78_N24
cyclonev_lcell_comb \controller|Add1~1 (
// Equation(s):
// \controller|Add1~1_sumout  = SUM(( \controller|V_Cont [8] ) + ( GND ) + ( \controller|Add1~6  ))
// \controller|Add1~2  = CARRY(( \controller|V_Cont [8] ) + ( GND ) + ( \controller|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|V_Cont [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add1~1_sumout ),
	.cout(\controller|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add1~1 .extended_lut = "off";
defparam \controller|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \controller|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y78_N32
dffeas \controller|V_Cont[8] (
	.clk(\nclk|clk25~q ),
	.d(gnd),
	.asdata(\controller|Add1~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\controller|LessThan6~1_combout ),
	.sload(vcc),
	.ena(\controller|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|V_Cont [8]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|V_Cont[8] .is_wysiwyg = "true";
defparam \controller|V_Cont[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y78_N27
cyclonev_lcell_comb \controller|Add1~33 (
// Equation(s):
// \controller|Add1~33_sumout  = SUM(( \controller|V_Cont[9]~DUPLICATE_q  ) + ( GND ) + ( \controller|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|V_Cont[9]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add1~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Add1~33 .extended_lut = "off";
defparam \controller|Add1~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controller|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y76_N3
cyclonev_lcell_comb \controller|V_Cont[9]~feeder (
// Equation(s):
// \controller|V_Cont[9]~feeder_combout  = ( \controller|Add1~33_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|Add1~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|V_Cont[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|V_Cont[9]~feeder .extended_lut = "off";
defparam \controller|V_Cont[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|V_Cont[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y76_N4
dffeas \controller|V_Cont[9]~DUPLICATE (
	.clk(\nclk|clk25~q ),
	.d(\controller|V_Cont[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\controller|LessThan6~1_combout ),
	.sload(gnd),
	.ena(\controller|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|V_Cont[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|V_Cont[9]~DUPLICATE .is_wysiwyg = "true";
defparam \controller|V_Cont[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y77_N51
cyclonev_lcell_comb \controller|LessThan2~0 (
// Equation(s):
// \controller|LessThan2~0_combout  = ( !\controller|V_Cont [4] & ( (!\controller|V_Cont [3] & (!\controller|V_Cont [1] & !\controller|V_Cont [2])) ) )

	.dataa(gnd),
	.datab(!\controller|V_Cont [3]),
	.datac(!\controller|V_Cont [1]),
	.datad(!\controller|V_Cont [2]),
	.datae(gnd),
	.dataf(!\controller|V_Cont [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|LessThan2~0 .extended_lut = "off";
defparam \controller|LessThan2~0 .lut_mask = 64'hC000C00000000000;
defparam \controller|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N6
cyclonev_lcell_comb \controller|mVGA_R~0 (
// Equation(s):
// \controller|mVGA_R~0_combout  = ( \controller|V_Cont [8] & ( \controller|LessThan2~0_combout  & ( !\controller|V_Cont[9]~DUPLICATE_q  ) ) ) # ( !\controller|V_Cont [8] & ( \controller|LessThan2~0_combout  & ( (!\controller|V_Cont[9]~DUPLICATE_q  & 
// (((\controller|V_Cont [6])) # (\controller|V_Cont [7]))) # (\controller|V_Cont[9]~DUPLICATE_q  & (!\controller|V_Cont [7] & (!\controller|V_Cont [5] & !\controller|V_Cont [6]))) ) ) ) # ( \controller|V_Cont [8] & ( !\controller|LessThan2~0_combout  & ( 
// !\controller|V_Cont[9]~DUPLICATE_q  ) ) ) # ( !\controller|V_Cont [8] & ( !\controller|LessThan2~0_combout  & ( (!\controller|V_Cont[9]~DUPLICATE_q  & (((\controller|V_Cont [6]) # (\controller|V_Cont [5])) # (\controller|V_Cont [7]))) ) ) )

	.dataa(!\controller|V_Cont[9]~DUPLICATE_q ),
	.datab(!\controller|V_Cont [7]),
	.datac(!\controller|V_Cont [5]),
	.datad(!\controller|V_Cont [6]),
	.datae(!\controller|V_Cont [8]),
	.dataf(!\controller|LessThan2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|mVGA_R~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|mVGA_R~0 .extended_lut = "off";
defparam \controller|mVGA_R~0 .lut_mask = 64'h2AAAAAAA62AAAAAA;
defparam \controller|mVGA_R~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N27
cyclonev_lcell_comb \controller|LessThan6~0 (
// Equation(s):
// \controller|LessThan6~0_combout  = (!\controller|V_Cont [5] & (!\controller|V_Cont [7] & !\controller|V_Cont [6]))

	.dataa(!\controller|V_Cont [5]),
	.datab(gnd),
	.datac(!\controller|V_Cont [7]),
	.datad(!\controller|V_Cont [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|LessThan6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|LessThan6~0 .extended_lut = "off";
defparam \controller|LessThan6~0 .lut_mask = 64'hA000A000A000A000;
defparam \controller|LessThan6~0 .shared_arith = "off";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N3
cyclonev_lcell_comb \ran|Add0~21 (
// Equation(s):
// \ran|Add0~21_sumout  = SUM(( \ran|cnt [1] ) + ( GND ) + ( \ran|Add0~26  ))
// \ran|Add0~22  = CARRY(( \ran|cnt [1] ) + ( GND ) + ( \ran|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ran|cnt [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ran|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ran|Add0~21_sumout ),
	.cout(\ran|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \ran|Add0~21 .extended_lut = "off";
defparam \ran|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \ran|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N6
cyclonev_lcell_comb \ran|Add0~13 (
// Equation(s):
// \ran|Add0~13_sumout  = SUM(( \ran|cnt [2] ) + ( GND ) + ( \ran|Add0~22  ))
// \ran|Add0~14  = CARRY(( \ran|cnt [2] ) + ( GND ) + ( \ran|Add0~22  ))

	.dataa(gnd),
	.datab(!\ran|cnt [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ran|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ran|Add0~13_sumout ),
	.cout(\ran|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \ran|Add0~13 .extended_lut = "off";
defparam \ran|Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \ran|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y78_N41
dffeas \ran|cnt[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ran|Add0~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ran|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ran|cnt[2] .is_wysiwyg = "true";
defparam \ran|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N9
cyclonev_lcell_comb \ran|Add0~17 (
// Equation(s):
// \ran|Add0~17_sumout  = SUM(( \ran|cnt [3] ) + ( GND ) + ( \ran|Add0~14  ))
// \ran|Add0~18  = CARRY(( \ran|cnt [3] ) + ( GND ) + ( \ran|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ran|cnt [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ran|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ran|Add0~17_sumout ),
	.cout(\ran|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \ran|Add0~17 .extended_lut = "off";
defparam \ran|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \ran|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y78_N56
dffeas \ran|cnt[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ran|Add0~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ran|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ran|cnt[3] .is_wysiwyg = "true";
defparam \ran|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y78_N25
dffeas \ran|cnt[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ran|cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ran|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ran|cnt[0] .is_wysiwyg = "true";
defparam \ran|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N12
cyclonev_lcell_comb \ran|Add0~9 (
// Equation(s):
// \ran|Add0~9_sumout  = SUM(( \ran|cnt[4]~DUPLICATE_q  ) + ( GND ) + ( \ran|Add0~18  ))
// \ran|Add0~10  = CARRY(( \ran|cnt[4]~DUPLICATE_q  ) + ( GND ) + ( \ran|Add0~18  ))

	.dataa(gnd),
	.datab(!\ran|cnt[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ran|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ran|Add0~9_sumout ),
	.cout(\ran|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \ran|Add0~9 .extended_lut = "off";
defparam \ran|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \ran|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N15
cyclonev_lcell_comb \ran|Add0~5 (
// Equation(s):
// \ran|Add0~5_sumout  = SUM(( \ran|cnt [5] ) + ( GND ) + ( \ran|Add0~10  ))
// \ran|Add0~6  = CARRY(( \ran|cnt [5] ) + ( GND ) + ( \ran|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ran|cnt [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ran|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ran|Add0~5_sumout ),
	.cout(\ran|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \ran|Add0~5 .extended_lut = "off";
defparam \ran|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \ran|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y78_N46
dffeas \ran|cnt[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ran|Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ran|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ran|cnt[5] .is_wysiwyg = "true";
defparam \ran|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N18
cyclonev_lcell_comb \ran|Add0~1 (
// Equation(s):
// \ran|Add0~1_sumout  = SUM(( \ran|cnt [6] ) + ( GND ) + ( \ran|Add0~6  ))

	.dataa(!\ran|cnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ran|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ran|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ran|Add0~1 .extended_lut = "off";
defparam \ran|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \ran|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N27
cyclonev_lcell_comb \ran|cnt~1 (
// Equation(s):
// \ran|cnt~1_combout  = ( \ran|cnt [2] & ( \ran|Add0~1_sumout  ) ) # ( !\ran|cnt [2] & ( (\ran|Add0~1_sumout  & (((!\ran|Equal0~0_combout ) # (\ran|cnt [0])) # (\ran|cnt [1]))) ) )

	.dataa(!\ran|cnt [1]),
	.datab(!\ran|Equal0~0_combout ),
	.datac(!\ran|cnt [0]),
	.datad(!\ran|Add0~1_sumout ),
	.datae(gnd),
	.dataf(!\ran|cnt [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ran|cnt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ran|cnt~1 .extended_lut = "off";
defparam \ran|cnt~1 .lut_mask = 64'h00DF00DF00FF00FF;
defparam \ran|cnt~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y78_N29
dffeas \ran|cnt[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ran|cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ran|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ran|cnt[6] .is_wysiwyg = "true";
defparam \ran|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y78_N47
dffeas \ran|cnt[5]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ran|Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ran|cnt[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ran|cnt[5]~DUPLICATE .is_wysiwyg = "true";
defparam \ran|cnt[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y78_N58
dffeas \ran|cnt[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ran|cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ran|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ran|cnt[4] .is_wysiwyg = "true";
defparam \ran|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N36
cyclonev_lcell_comb \ran|Equal0~0 (
// Equation(s):
// \ran|Equal0~0_combout  = ( \ran|cnt [4] & ( (!\ran|cnt [3] & (\ran|cnt [6] & !\ran|cnt[5]~DUPLICATE_q )) ) )

	.dataa(!\ran|cnt [3]),
	.datab(gnd),
	.datac(!\ran|cnt [6]),
	.datad(!\ran|cnt[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\ran|cnt [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ran|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ran|Equal0~0 .extended_lut = "off";
defparam \ran|Equal0~0 .lut_mask = 64'h000000000A000A00;
defparam \ran|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N0
cyclonev_lcell_comb \ran|Add0~25 (
// Equation(s):
// \ran|Add0~25_sumout  = SUM(( \ran|cnt[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \ran|Add0~26  = CARRY(( \ran|cnt[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ran|cnt[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\ran|Add0~25_sumout ),
	.cout(\ran|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \ran|Add0~25 .extended_lut = "off";
defparam \ran|Add0~25 .lut_mask = 64'h0000000000000F0F;
defparam \ran|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N24
cyclonev_lcell_comb \ran|cnt~0 (
// Equation(s):
// \ran|cnt~0_combout  = ( \ran|cnt [2] & ( \ran|Add0~25_sumout  ) ) # ( !\ran|cnt [2] & ( (\ran|Add0~25_sumout  & (((!\ran|Equal0~0_combout ) # (\ran|cnt [0])) # (\ran|cnt [1]))) ) )

	.dataa(!\ran|cnt [1]),
	.datab(!\ran|Equal0~0_combout ),
	.datac(!\ran|Add0~25_sumout ),
	.datad(!\ran|cnt [0]),
	.datae(gnd),
	.dataf(!\ran|cnt [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ran|cnt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ran|cnt~0 .extended_lut = "off";
defparam \ran|cnt~0 .lut_mask = 64'h0D0F0D0F0F0F0F0F;
defparam \ran|cnt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y78_N26
dffeas \ran|cnt[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ran|cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ran|cnt[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ran|cnt[0]~DUPLICATE .is_wysiwyg = "true";
defparam \ran|cnt[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y78_N4
dffeas \ran|cnt[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ran|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ran|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ran|cnt[1] .is_wysiwyg = "true";
defparam \ran|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N57
cyclonev_lcell_comb \ran|cnt~2 (
// Equation(s):
// \ran|cnt~2_combout  = ( \ran|Equal0~0_combout  & ( \ran|cnt [2] & ( \ran|Add0~9_sumout  ) ) ) # ( !\ran|Equal0~0_combout  & ( \ran|cnt [2] & ( \ran|Add0~9_sumout  ) ) ) # ( \ran|Equal0~0_combout  & ( !\ran|cnt [2] & ( (\ran|Add0~9_sumout  & ((\ran|cnt 
// [0]) # (\ran|cnt [1]))) ) ) ) # ( !\ran|Equal0~0_combout  & ( !\ran|cnt [2] & ( \ran|Add0~9_sumout  ) ) )

	.dataa(!\ran|cnt [1]),
	.datab(!\ran|cnt [0]),
	.datac(!\ran|Add0~9_sumout ),
	.datad(gnd),
	.datae(!\ran|Equal0~0_combout ),
	.dataf(!\ran|cnt [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ran|cnt~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ran|cnt~2 .extended_lut = "off";
defparam \ran|cnt~2 .lut_mask = 64'h0F0F07070F0F0F0F;
defparam \ran|cnt~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y78_N59
dffeas \ran|cnt[4]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ran|cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ran|cnt[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ran|cnt[4]~DUPLICATE .is_wysiwyg = "true";
defparam \ran|cnt[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N39
cyclonev_lcell_comb \ran|Equal0~1 (
// Equation(s):
// \ran|Equal0~1_combout  = ( !\ran|cnt[0]~DUPLICATE_q  & ( (!\ran|cnt [1] & (\ran|Equal0~0_combout  & !\ran|cnt [2])) ) )

	.dataa(gnd),
	.datab(!\ran|cnt [1]),
	.datac(!\ran|Equal0~0_combout ),
	.datad(!\ran|cnt [2]),
	.datae(gnd),
	.dataf(!\ran|cnt[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ran|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ran|Equal0~1 .extended_lut = "off";
defparam \ran|Equal0~1 .lut_mask = 64'h0C000C0000000000;
defparam \ran|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y78_N0
cyclonev_lcell_comb \ran|randnumTemp~1 (
// Equation(s):
// \ran|randnumTemp~1_combout  = ( !\ran|Equal0~1_combout  & ( \ran|Add0~5_sumout  & ( ((\ran|Add0~9_sumout  & (\ran|Add0~17_sumout  & \ran|Add0~13_sumout ))) # (\ran|Add0~1_sumout ) ) ) ) # ( !\ran|Equal0~1_combout  & ( !\ran|Add0~5_sumout  & ( 
// \ran|Add0~1_sumout  ) ) )

	.dataa(!\ran|Add0~9_sumout ),
	.datab(!\ran|Add0~1_sumout ),
	.datac(!\ran|Add0~17_sumout ),
	.datad(!\ran|Add0~13_sumout ),
	.datae(!\ran|Equal0~1_combout ),
	.dataf(!\ran|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ran|randnumTemp~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ran|randnumTemp~1 .extended_lut = "off";
defparam \ran|randnumTemp~1 .lut_mask = 64'h3333000033370000;
defparam \ran|randnumTemp~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y74_N30
cyclonev_lcell_comb \nw|Add0~73 (
// Equation(s):
// \nw|Add0~73_sumout  = SUM(( \nw|cnt [0] ) + ( VCC ) + ( !VCC ))
// \nw|Add0~74  = CARRY(( \nw|cnt [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\nw|cnt [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\nw|Add0~73_sumout ),
	.cout(\nw|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \nw|Add0~73 .extended_lut = "off";
defparam \nw|Add0~73 .lut_mask = 64'h0000000000003333;
defparam \nw|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y74_N32
dffeas \nw|cnt[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\nw|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nw|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nw|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \nw|cnt[0] .is_wysiwyg = "true";
defparam \nw|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y74_N33
cyclonev_lcell_comb \nw|Add0~5 (
// Equation(s):
// \nw|Add0~5_sumout  = SUM(( \nw|cnt [1] ) + ( GND ) + ( \nw|Add0~74  ))
// \nw|Add0~6  = CARRY(( \nw|cnt [1] ) + ( GND ) + ( \nw|Add0~74  ))

	.dataa(!\nw|cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nw|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nw|Add0~5_sumout ),
	.cout(\nw|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \nw|Add0~5 .extended_lut = "off";
defparam \nw|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \nw|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y74_N35
dffeas \nw|cnt[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\nw|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nw|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nw|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \nw|cnt[1] .is_wysiwyg = "true";
defparam \nw|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y74_N36
cyclonev_lcell_comb \nw|Add0~1 (
// Equation(s):
// \nw|Add0~1_sumout  = SUM(( \nw|cnt [2] ) + ( GND ) + ( \nw|Add0~6  ))
// \nw|Add0~2  = CARRY(( \nw|cnt [2] ) + ( GND ) + ( \nw|Add0~6  ))

	.dataa(!\nw|cnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nw|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nw|Add0~1_sumout ),
	.cout(\nw|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \nw|Add0~1 .extended_lut = "off";
defparam \nw|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \nw|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y74_N38
dffeas \nw|cnt[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\nw|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nw|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nw|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \nw|cnt[2] .is_wysiwyg = "true";
defparam \nw|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y74_N39
cyclonev_lcell_comb \nw|Add0~101 (
// Equation(s):
// \nw|Add0~101_sumout  = SUM(( \nw|cnt [3] ) + ( GND ) + ( \nw|Add0~2  ))
// \nw|Add0~102  = CARRY(( \nw|cnt [3] ) + ( GND ) + ( \nw|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nw|cnt [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nw|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nw|Add0~101_sumout ),
	.cout(\nw|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \nw|Add0~101 .extended_lut = "off";
defparam \nw|Add0~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \nw|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y74_N40
dffeas \nw|cnt[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\nw|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nw|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nw|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \nw|cnt[3] .is_wysiwyg = "true";
defparam \nw|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y74_N42
cyclonev_lcell_comb \nw|Add0~97 (
// Equation(s):
// \nw|Add0~97_sumout  = SUM(( \nw|cnt [4] ) + ( GND ) + ( \nw|Add0~102  ))
// \nw|Add0~98  = CARRY(( \nw|cnt [4] ) + ( GND ) + ( \nw|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nw|cnt [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nw|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nw|Add0~97_sumout ),
	.cout(\nw|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \nw|Add0~97 .extended_lut = "off";
defparam \nw|Add0~97 .lut_mask = 64'h0000FFFF000000FF;
defparam \nw|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y74_N43
dffeas \nw|cnt[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\nw|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nw|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nw|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \nw|cnt[4] .is_wysiwyg = "true";
defparam \nw|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y74_N45
cyclonev_lcell_comb \nw|Add0~93 (
// Equation(s):
// \nw|Add0~93_sumout  = SUM(( \nw|cnt [5] ) + ( GND ) + ( \nw|Add0~98  ))
// \nw|Add0~94  = CARRY(( \nw|cnt [5] ) + ( GND ) + ( \nw|Add0~98  ))

	.dataa(gnd),
	.datab(!\nw|cnt [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nw|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nw|Add0~93_sumout ),
	.cout(\nw|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \nw|Add0~93 .extended_lut = "off";
defparam \nw|Add0~93 .lut_mask = 64'h0000FFFF00003333;
defparam \nw|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y74_N47
dffeas \nw|cnt[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\nw|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nw|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nw|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \nw|cnt[5] .is_wysiwyg = "true";
defparam \nw|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y74_N48
cyclonev_lcell_comb \nw|Add0~53 (
// Equation(s):
// \nw|Add0~53_sumout  = SUM(( \nw|cnt [6] ) + ( GND ) + ( \nw|Add0~94  ))
// \nw|Add0~54  = CARRY(( \nw|cnt [6] ) + ( GND ) + ( \nw|Add0~94  ))

	.dataa(gnd),
	.datab(!\nw|cnt [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nw|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nw|Add0~53_sumout ),
	.cout(\nw|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \nw|Add0~53 .extended_lut = "off";
defparam \nw|Add0~53 .lut_mask = 64'h0000FFFF00003333;
defparam \nw|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y74_N49
dffeas \nw|cnt[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\nw|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nw|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nw|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \nw|cnt[6] .is_wysiwyg = "true";
defparam \nw|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y74_N51
cyclonev_lcell_comb \nw|Add0~57 (
// Equation(s):
// \nw|Add0~57_sumout  = SUM(( \nw|cnt [7] ) + ( GND ) + ( \nw|Add0~54  ))
// \nw|Add0~58  = CARRY(( \nw|cnt [7] ) + ( GND ) + ( \nw|Add0~54  ))

	.dataa(!\nw|cnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nw|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nw|Add0~57_sumout ),
	.cout(\nw|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \nw|Add0~57 .extended_lut = "off";
defparam \nw|Add0~57 .lut_mask = 64'h0000FFFF00005555;
defparam \nw|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y74_N53
dffeas \nw|cnt[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\nw|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nw|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nw|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \nw|cnt[7] .is_wysiwyg = "true";
defparam \nw|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y74_N54
cyclonev_lcell_comb \nw|Add0~61 (
// Equation(s):
// \nw|Add0~61_sumout  = SUM(( \nw|cnt [8] ) + ( GND ) + ( \nw|Add0~58  ))
// \nw|Add0~62  = CARRY(( \nw|cnt [8] ) + ( GND ) + ( \nw|Add0~58  ))

	.dataa(!\nw|cnt [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nw|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nw|Add0~61_sumout ),
	.cout(\nw|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \nw|Add0~61 .extended_lut = "off";
defparam \nw|Add0~61 .lut_mask = 64'h0000FFFF00005555;
defparam \nw|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y74_N56
dffeas \nw|cnt[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\nw|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nw|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nw|cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \nw|cnt[8] .is_wysiwyg = "true";
defparam \nw|cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y74_N57
cyclonev_lcell_comb \nw|Add0~65 (
// Equation(s):
// \nw|Add0~65_sumout  = SUM(( \nw|cnt [9] ) + ( GND ) + ( \nw|Add0~62  ))
// \nw|Add0~66  = CARRY(( \nw|cnt [9] ) + ( GND ) + ( \nw|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nw|cnt [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nw|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nw|Add0~65_sumout ),
	.cout(\nw|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \nw|Add0~65 .extended_lut = "off";
defparam \nw|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \nw|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y74_N58
dffeas \nw|cnt[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\nw|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nw|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nw|cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \nw|cnt[9] .is_wysiwyg = "true";
defparam \nw|cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N0
cyclonev_lcell_comb \nw|Add0~69 (
// Equation(s):
// \nw|Add0~69_sumout  = SUM(( \nw|cnt [10] ) + ( GND ) + ( \nw|Add0~66  ))
// \nw|Add0~70  = CARRY(( \nw|cnt [10] ) + ( GND ) + ( \nw|Add0~66  ))

	.dataa(!\nw|cnt [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nw|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nw|Add0~69_sumout ),
	.cout(\nw|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \nw|Add0~69 .extended_lut = "off";
defparam \nw|Add0~69 .lut_mask = 64'h0000FFFF00005555;
defparam \nw|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y73_N2
dffeas \nw|cnt[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\nw|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nw|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nw|cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \nw|cnt[10] .is_wysiwyg = "true";
defparam \nw|cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N3
cyclonev_lcell_comb \nw|Add0~77 (
// Equation(s):
// \nw|Add0~77_sumout  = SUM(( \nw|cnt [11] ) + ( GND ) + ( \nw|Add0~70  ))
// \nw|Add0~78  = CARRY(( \nw|cnt [11] ) + ( GND ) + ( \nw|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nw|cnt [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nw|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nw|Add0~77_sumout ),
	.cout(\nw|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \nw|Add0~77 .extended_lut = "off";
defparam \nw|Add0~77 .lut_mask = 64'h0000FFFF000000FF;
defparam \nw|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y73_N4
dffeas \nw|cnt[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\nw|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nw|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nw|cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \nw|cnt[11] .is_wysiwyg = "true";
defparam \nw|cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N6
cyclonev_lcell_comb \nw|Add0~81 (
// Equation(s):
// \nw|Add0~81_sumout  = SUM(( \nw|cnt [12] ) + ( GND ) + ( \nw|Add0~78  ))
// \nw|Add0~82  = CARRY(( \nw|cnt [12] ) + ( GND ) + ( \nw|Add0~78  ))

	.dataa(gnd),
	.datab(!\nw|cnt [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nw|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nw|Add0~81_sumout ),
	.cout(\nw|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \nw|Add0~81 .extended_lut = "off";
defparam \nw|Add0~81 .lut_mask = 64'h0000FFFF00003333;
defparam \nw|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y73_N8
dffeas \nw|cnt[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\nw|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nw|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nw|cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \nw|cnt[12] .is_wysiwyg = "true";
defparam \nw|cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N9
cyclonev_lcell_comb \nw|Add0~85 (
// Equation(s):
// \nw|Add0~85_sumout  = SUM(( \nw|cnt [13] ) + ( GND ) + ( \nw|Add0~82  ))
// \nw|Add0~86  = CARRY(( \nw|cnt [13] ) + ( GND ) + ( \nw|Add0~82  ))

	.dataa(!\nw|cnt [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nw|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nw|Add0~85_sumout ),
	.cout(\nw|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \nw|Add0~85 .extended_lut = "off";
defparam \nw|Add0~85 .lut_mask = 64'h0000FFFF00005555;
defparam \nw|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y73_N10
dffeas \nw|cnt[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\nw|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nw|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nw|cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \nw|cnt[13] .is_wysiwyg = "true";
defparam \nw|cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N12
cyclonev_lcell_comb \nw|Add0~89 (
// Equation(s):
// \nw|Add0~89_sumout  = SUM(( \nw|cnt [14] ) + ( GND ) + ( \nw|Add0~86  ))
// \nw|Add0~90  = CARRY(( \nw|cnt [14] ) + ( GND ) + ( \nw|Add0~86  ))

	.dataa(gnd),
	.datab(!\nw|cnt [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nw|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nw|Add0~89_sumout ),
	.cout(\nw|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \nw|Add0~89 .extended_lut = "off";
defparam \nw|Add0~89 .lut_mask = 64'h0000FFFF00003333;
defparam \nw|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y73_N14
dffeas \nw|cnt[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\nw|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nw|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nw|cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \nw|cnt[14] .is_wysiwyg = "true";
defparam \nw|cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N15
cyclonev_lcell_comb \nw|Add0~9 (
// Equation(s):
// \nw|Add0~9_sumout  = SUM(( \nw|cnt [15] ) + ( GND ) + ( \nw|Add0~90  ))
// \nw|Add0~10  = CARRY(( \nw|cnt [15] ) + ( GND ) + ( \nw|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nw|cnt [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nw|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nw|Add0~9_sumout ),
	.cout(\nw|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \nw|Add0~9 .extended_lut = "off";
defparam \nw|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \nw|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y73_N17
dffeas \nw|cnt[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\nw|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nw|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nw|cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \nw|cnt[15] .is_wysiwyg = "true";
defparam \nw|cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N18
cyclonev_lcell_comb \nw|Add0~49 (
// Equation(s):
// \nw|Add0~49_sumout  = SUM(( \nw|cnt [16] ) + ( GND ) + ( \nw|Add0~10  ))
// \nw|Add0~50  = CARRY(( \nw|cnt [16] ) + ( GND ) + ( \nw|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nw|cnt [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nw|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nw|Add0~49_sumout ),
	.cout(\nw|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \nw|Add0~49 .extended_lut = "off";
defparam \nw|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \nw|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y73_N19
dffeas \nw|cnt[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\nw|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nw|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nw|cnt [16]),
	.prn(vcc));
// synopsys translate_off
defparam \nw|cnt[16] .is_wysiwyg = "true";
defparam \nw|cnt[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N21
cyclonev_lcell_comb \nw|Add0~13 (
// Equation(s):
// \nw|Add0~13_sumout  = SUM(( \nw|cnt [17] ) + ( GND ) + ( \nw|Add0~50  ))
// \nw|Add0~14  = CARRY(( \nw|cnt [17] ) + ( GND ) + ( \nw|Add0~50  ))

	.dataa(!\nw|cnt [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nw|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nw|Add0~13_sumout ),
	.cout(\nw|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \nw|Add0~13 .extended_lut = "off";
defparam \nw|Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \nw|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y73_N23
dffeas \nw|cnt[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\nw|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nw|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nw|cnt [17]),
	.prn(vcc));
// synopsys translate_off
defparam \nw|cnt[17] .is_wysiwyg = "true";
defparam \nw|cnt[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N24
cyclonev_lcell_comb \nw|Add0~17 (
// Equation(s):
// \nw|Add0~17_sumout  = SUM(( \nw|cnt [18] ) + ( GND ) + ( \nw|Add0~14  ))
// \nw|Add0~18  = CARRY(( \nw|cnt [18] ) + ( GND ) + ( \nw|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nw|cnt [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nw|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nw|Add0~17_sumout ),
	.cout(\nw|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \nw|Add0~17 .extended_lut = "off";
defparam \nw|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \nw|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y73_N25
dffeas \nw|cnt[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\nw|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nw|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nw|cnt [18]),
	.prn(vcc));
// synopsys translate_off
defparam \nw|cnt[18] .is_wysiwyg = "true";
defparam \nw|cnt[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N27
cyclonev_lcell_comb \nw|Add0~21 (
// Equation(s):
// \nw|Add0~21_sumout  = SUM(( \nw|cnt [19] ) + ( GND ) + ( \nw|Add0~18  ))
// \nw|Add0~22  = CARRY(( \nw|cnt [19] ) + ( GND ) + ( \nw|Add0~18  ))

	.dataa(gnd),
	.datab(!\nw|cnt [19]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nw|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nw|Add0~21_sumout ),
	.cout(\nw|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \nw|Add0~21 .extended_lut = "off";
defparam \nw|Add0~21 .lut_mask = 64'h0000FFFF00003333;
defparam \nw|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y73_N28
dffeas \nw|cnt[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\nw|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nw|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nw|cnt [19]),
	.prn(vcc));
// synopsys translate_off
defparam \nw|cnt[19] .is_wysiwyg = "true";
defparam \nw|cnt[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N30
cyclonev_lcell_comb \nw|Add0~25 (
// Equation(s):
// \nw|Add0~25_sumout  = SUM(( \nw|cnt[20]~DUPLICATE_q  ) + ( GND ) + ( \nw|Add0~22  ))
// \nw|Add0~26  = CARRY(( \nw|cnt[20]~DUPLICATE_q  ) + ( GND ) + ( \nw|Add0~22  ))

	.dataa(gnd),
	.datab(!\nw|cnt[20]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nw|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nw|Add0~25_sumout ),
	.cout(\nw|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \nw|Add0~25 .extended_lut = "off";
defparam \nw|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \nw|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y73_N32
dffeas \nw|cnt[20]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\nw|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nw|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nw|cnt[20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \nw|cnt[20]~DUPLICATE .is_wysiwyg = "true";
defparam \nw|cnt[20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N33
cyclonev_lcell_comb \nw|Add0~29 (
// Equation(s):
// \nw|Add0~29_sumout  = SUM(( \nw|cnt [21] ) + ( GND ) + ( \nw|Add0~26  ))
// \nw|Add0~30  = CARRY(( \nw|cnt [21] ) + ( GND ) + ( \nw|Add0~26  ))

	.dataa(!\nw|cnt [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nw|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nw|Add0~29_sumout ),
	.cout(\nw|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \nw|Add0~29 .extended_lut = "off";
defparam \nw|Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \nw|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y73_N35
dffeas \nw|cnt[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\nw|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nw|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nw|cnt [21]),
	.prn(vcc));
// synopsys translate_off
defparam \nw|cnt[21] .is_wysiwyg = "true";
defparam \nw|cnt[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N36
cyclonev_lcell_comb \nw|Add0~33 (
// Equation(s):
// \nw|Add0~33_sumout  = SUM(( \nw|cnt [22] ) + ( GND ) + ( \nw|Add0~30  ))
// \nw|Add0~34  = CARRY(( \nw|cnt [22] ) + ( GND ) + ( \nw|Add0~30  ))

	.dataa(!\nw|cnt [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nw|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nw|Add0~33_sumout ),
	.cout(\nw|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \nw|Add0~33 .extended_lut = "off";
defparam \nw|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \nw|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y73_N38
dffeas \nw|cnt[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\nw|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nw|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nw|cnt [22]),
	.prn(vcc));
// synopsys translate_off
defparam \nw|cnt[22] .is_wysiwyg = "true";
defparam \nw|cnt[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N39
cyclonev_lcell_comb \nw|Add0~37 (
// Equation(s):
// \nw|Add0~37_sumout  = SUM(( \nw|cnt[23]~DUPLICATE_q  ) + ( GND ) + ( \nw|Add0~34  ))
// \nw|Add0~38  = CARRY(( \nw|cnt[23]~DUPLICATE_q  ) + ( GND ) + ( \nw|Add0~34  ))

	.dataa(gnd),
	.datab(!\nw|cnt[23]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nw|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nw|Add0~37_sumout ),
	.cout(\nw|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \nw|Add0~37 .extended_lut = "off";
defparam \nw|Add0~37 .lut_mask = 64'h0000FFFF00003333;
defparam \nw|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y73_N40
dffeas \nw|cnt[23]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\nw|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nw|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nw|cnt[23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \nw|cnt[23]~DUPLICATE .is_wysiwyg = "true";
defparam \nw|cnt[23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N42
cyclonev_lcell_comb \nw|Add0~41 (
// Equation(s):
// \nw|Add0~41_sumout  = SUM(( \nw|cnt [24] ) + ( GND ) + ( \nw|Add0~38  ))
// \nw|Add0~42  = CARRY(( \nw|cnt [24] ) + ( GND ) + ( \nw|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nw|cnt [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nw|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nw|Add0~41_sumout ),
	.cout(\nw|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \nw|Add0~41 .extended_lut = "off";
defparam \nw|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \nw|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y73_N43
dffeas \nw|cnt[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\nw|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nw|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nw|cnt [24]),
	.prn(vcc));
// synopsys translate_off
defparam \nw|cnt[24] .is_wysiwyg = "true";
defparam \nw|cnt[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N45
cyclonev_lcell_comb \nw|Add0~45 (
// Equation(s):
// \nw|Add0~45_sumout  = SUM(( \nw|cnt [25] ) + ( GND ) + ( \nw|Add0~42  ))

	.dataa(gnd),
	.datab(!\nw|cnt [25]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\nw|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\nw|Add0~45_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nw|Add0~45 .extended_lut = "off";
defparam \nw|Add0~45 .lut_mask = 64'h0000FFFF00003333;
defparam \nw|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y73_N47
dffeas \nw|cnt[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\nw|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nw|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nw|cnt [25]),
	.prn(vcc));
// synopsys translate_off
defparam \nw|cnt[25] .is_wysiwyg = "true";
defparam \nw|cnt[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y73_N41
dffeas \nw|cnt[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\nw|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nw|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nw|cnt [23]),
	.prn(vcc));
// synopsys translate_off
defparam \nw|cnt[23] .is_wysiwyg = "true";
defparam \nw|cnt[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y74_N24
cyclonev_lcell_comb \nw|Equal0~1 (
// Equation(s):
// \nw|Equal0~1_combout  = ( \nw|cnt [25] & ( \nw|cnt [23] & ( (!\nw|cnt [6] & (\nw|cnt [22] & (!\nw|cnt [16] & !\nw|cnt [24]))) ) ) )

	.dataa(!\nw|cnt [6]),
	.datab(!\nw|cnt [22]),
	.datac(!\nw|cnt [16]),
	.datad(!\nw|cnt [24]),
	.datae(!\nw|cnt [25]),
	.dataf(!\nw|cnt [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nw|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nw|Equal0~1 .extended_lut = "off";
defparam \nw|Equal0~1 .lut_mask = 64'h0000000000002000;
defparam \nw|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y73_N16
dffeas \nw|cnt[15]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\nw|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nw|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nw|cnt[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \nw|cnt[15]~DUPLICATE .is_wysiwyg = "true";
defparam \nw|cnt[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y73_N31
dffeas \nw|cnt[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\nw|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nw|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nw|cnt [20]),
	.prn(vcc));
// synopsys translate_off
defparam \nw|cnt[20] .is_wysiwyg = "true";
defparam \nw|cnt[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N48
cyclonev_lcell_comb \nw|Equal0~0 (
// Equation(s):
// \nw|Equal0~0_combout  = ( \nw|cnt [20] & ( !\nw|cnt [18] & ( (\nw|cnt [21] & (\nw|cnt[15]~DUPLICATE_q  & (\nw|cnt [19] & \nw|cnt [17]))) ) ) )

	.dataa(!\nw|cnt [21]),
	.datab(!\nw|cnt[15]~DUPLICATE_q ),
	.datac(!\nw|cnt [19]),
	.datad(!\nw|cnt [17]),
	.datae(!\nw|cnt [20]),
	.dataf(!\nw|cnt [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nw|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nw|Equal0~0 .extended_lut = "off";
defparam \nw|Equal0~0 .lut_mask = 64'h0000000100000000;
defparam \nw|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y74_N41
dffeas \nw|cnt[3]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\nw|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nw|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nw|cnt[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \nw|cnt[3]~DUPLICATE .is_wysiwyg = "true";
defparam \nw|cnt[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y73_N13
dffeas \nw|cnt[14]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\nw|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nw|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nw|cnt[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \nw|cnt[14]~DUPLICATE .is_wysiwyg = "true";
defparam \nw|cnt[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y74_N0
cyclonev_lcell_comb \nw|Equal0~3 (
// Equation(s):
// \nw|Equal0~3_combout  = ( \nw|cnt[14]~DUPLICATE_q  & ( \nw|cnt [12] & ( (!\nw|cnt[3]~DUPLICATE_q  & (!\nw|cnt [4] & (\nw|cnt [13] & !\nw|cnt [5]))) ) ) )

	.dataa(!\nw|cnt[3]~DUPLICATE_q ),
	.datab(!\nw|cnt [4]),
	.datac(!\nw|cnt [13]),
	.datad(!\nw|cnt [5]),
	.datae(!\nw|cnt[14]~DUPLICATE_q ),
	.dataf(!\nw|cnt [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nw|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nw|Equal0~3 .extended_lut = "off";
defparam \nw|Equal0~3 .lut_mask = 64'h0000000000000800;
defparam \nw|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y74_N31
dffeas \nw|cnt[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\nw|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nw|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nw|cnt[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \nw|cnt[0]~DUPLICATE .is_wysiwyg = "true";
defparam \nw|cnt[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y73_N1
dffeas \nw|cnt[10]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\nw|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\nw|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nw|cnt[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \nw|cnt[10]~DUPLICATE .is_wysiwyg = "true";
defparam \nw|cnt[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y74_N18
cyclonev_lcell_comb \nw|Equal0~2 (
// Equation(s):
// \nw|Equal0~2_combout  = ( !\nw|cnt [11] & ( !\nw|cnt [8] & ( (\nw|cnt [7] & (!\nw|cnt [9] & (!\nw|cnt[0]~DUPLICATE_q  & !\nw|cnt[10]~DUPLICATE_q ))) ) ) )

	.dataa(!\nw|cnt [7]),
	.datab(!\nw|cnt [9]),
	.datac(!\nw|cnt[0]~DUPLICATE_q ),
	.datad(!\nw|cnt[10]~DUPLICATE_q ),
	.datae(!\nw|cnt [11]),
	.dataf(!\nw|cnt [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nw|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nw|Equal0~2 .extended_lut = "off";
defparam \nw|Equal0~2 .lut_mask = 64'h4000000000000000;
defparam \nw|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y74_N6
cyclonev_lcell_comb \nw|Equal0~4 (
// Equation(s):
// \nw|Equal0~4_combout  = ( !\nw|cnt [2] & ( !\nw|cnt [1] & ( (\nw|Equal0~1_combout  & (\nw|Equal0~0_combout  & (\nw|Equal0~3_combout  & \nw|Equal0~2_combout ))) ) ) )

	.dataa(!\nw|Equal0~1_combout ),
	.datab(!\nw|Equal0~0_combout ),
	.datac(!\nw|Equal0~3_combout ),
	.datad(!\nw|Equal0~2_combout ),
	.datae(!\nw|cnt [2]),
	.dataf(!\nw|cnt [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nw|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nw|Equal0~4 .extended_lut = "off";
defparam \nw|Equal0~4 .lut_mask = 64'h0001000000000000;
defparam \nw|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y74_N50
dffeas \nw|q (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\nw|Equal0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\nw|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \nw|q .is_wysiwyg = "true";
defparam \nw|q .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y74_N33
cyclonev_lcell_comb \crn2|seconds[0]~2 (
// Equation(s):
// \crn2|seconds[0]~2_combout  = ( !\crn2|seconds [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\crn2|seconds [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\crn2|seconds[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \crn2|seconds[0]~2 .extended_lut = "off";
defparam \crn2|seconds[0]~2 .lut_mask = 64'hFFFFFFFF00000000;
defparam \crn2|seconds[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y74_N39
cyclonev_lcell_comb \crn2|seconds[0]~feeder (
// Equation(s):
// \crn2|seconds[0]~feeder_combout  = ( \crn2|seconds[0]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\crn2|seconds[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\crn2|seconds[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \crn2|seconds[0]~feeder .extended_lut = "off";
defparam \crn2|seconds[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \crn2|seconds[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y74_N41
dffeas \crn2|seconds[0] (
	.clk(\nw|q~q ),
	.d(\crn2|seconds[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|state.1000~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crn2|seconds [0]),
	.prn(vcc));
// synopsys translate_off
defparam \crn2|seconds[0] .is_wysiwyg = "true";
defparam \crn2|seconds[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y74_N9
cyclonev_lcell_comb \crn2|seconds~0 (
// Equation(s):
// \crn2|seconds~0_combout  = ( !\crn2|seconds [1] & ( \crn2|seconds [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\crn2|seconds [1]),
	.dataf(!\crn2|seconds [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\crn2|seconds~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \crn2|seconds~0 .extended_lut = "off";
defparam \crn2|seconds~0 .lut_mask = 64'h00000000FFFF0000;
defparam \crn2|seconds~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y74_N54
cyclonev_lcell_comb \crn2|seconds[1]~feeder (
// Equation(s):
// \crn2|seconds[1]~feeder_combout  = ( \crn2|seconds~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\crn2|seconds~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\crn2|seconds[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \crn2|seconds[1]~feeder .extended_lut = "off";
defparam \crn2|seconds[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \crn2|seconds[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y74_N56
dffeas \crn2|seconds[1] (
	.clk(\nw|q~q ),
	.d(\crn2|seconds[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fsm|state.1000~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crn2|seconds [1]),
	.prn(vcc));
// synopsys translate_off
defparam \crn2|seconds[1] .is_wysiwyg = "true";
defparam \crn2|seconds[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y75_N24
cyclonev_lcell_comb \crn2|doneTemp~0 (
// Equation(s):
// \crn2|doneTemp~0_combout  = ( \fsm|state.1000~q  & ( (\crn2|seconds [1] & !\crn2|seconds [0]) ) )

	.dataa(gnd),
	.datab(!\crn2|seconds [1]),
	.datac(!\crn2|seconds [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fsm|state.1000~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\crn2|doneTemp~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \crn2|doneTemp~0 .extended_lut = "off";
defparam \crn2|doneTemp~0 .lut_mask = 64'h0000000030303030;
defparam \crn2|doneTemp~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y75_N26
dffeas \crn2|doneTemp (
	.clk(\nw|q~q ),
	.d(\crn2|doneTemp~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crn2|doneTemp~q ),
	.prn(vcc));
// synopsys translate_off
defparam \crn2|doneTemp .is_wysiwyg = "true";
defparam \crn2|doneTemp .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y75_N39
cyclonev_lcell_comb \fsm|Selector5~0 (
// Equation(s):
// \fsm|Selector5~0_combout  = ( \crn2|doneTemp~q  & ( (\fsm|state.0111~q  & (\sc|win~q  & !\sc|finish~q )) ) ) # ( !\crn2|doneTemp~q  & ( ((\fsm|state.0111~q  & (\sc|win~q  & !\sc|finish~q ))) # (\fsm|state.1000~q ) ) )

	.dataa(!\fsm|state.1000~q ),
	.datab(!\fsm|state.0111~q ),
	.datac(!\sc|win~q ),
	.datad(!\sc|finish~q ),
	.datae(gnd),
	.dataf(!\crn2|doneTemp~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fsm|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fsm|Selector5~0 .extended_lut = "off";
defparam \fsm|Selector5~0 .lut_mask = 64'h5755575503000300;
defparam \fsm|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y75_N41
dffeas \fsm|state.1000 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fsm|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsm|state.1000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsm|state.1000 .is_wysiwyg = "true";
defparam \fsm|state.1000 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \select~input (
	.i(select),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\select~input_o ));
// synopsys translate_off
defparam \select~input .bus_hold = "false";
defparam \select~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X34_Y78_N17
dffeas \ant1|btn_prev (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\select~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ant1|btn_prev~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ant1|btn_prev .is_wysiwyg = "true";
defparam \ant1|btn_prev .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y78_N0
cyclonev_lcell_comb \ant1|Add0~77 (
// Equation(s):
// \ant1|Add0~77_sumout  = SUM(( \ant1|counter [0] ) + ( VCC ) + ( !VCC ))
// \ant1|Add0~78  = CARRY(( \ant1|counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ant1|counter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\ant1|Add0~77_sumout ),
	.cout(\ant1|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \ant1|Add0~77 .extended_lut = "off";
defparam \ant1|Add0~77 .lut_mask = 64'h00000000000000FF;
defparam \ant1|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y78_N54
cyclonev_lcell_comb \ant1|always0~0 (
// Equation(s):
// \ant1|always0~0_combout  = ( !\select~input_o  & ( \ant1|btn_prev~q  ) ) # ( \select~input_o  & ( !\ant1|btn_prev~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\select~input_o ),
	.dataf(!\ant1|btn_prev~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ant1|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ant1|always0~0 .extended_lut = "off";
defparam \ant1|always0~0 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \ant1|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y78_N48
cyclonev_lcell_comb \ant1|btn_out~1 (
// Equation(s):
// \ant1|btn_out~1_combout  = ( \select~input_o  & ( \ant1|counter [19] & ( !\ant1|btn_prev~q  ) ) ) # ( !\select~input_o  & ( \ant1|counter [19] & ( \ant1|btn_prev~q  ) ) ) # ( \select~input_o  & ( !\ant1|counter [19] ) ) # ( !\select~input_o  & ( 
// !\ant1|counter [19] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ant1|btn_prev~q ),
	.datae(!\select~input_o ),
	.dataf(!\ant1|counter [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ant1|btn_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ant1|btn_out~1 .extended_lut = "off";
defparam \ant1|btn_out~1 .lut_mask = 64'hFFFFFFFF00FFFF00;
defparam \ant1|btn_out~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y78_N1
dffeas \ant1|counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ant1|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ant1|always0~0_combout ),
	.sload(gnd),
	.ena(\ant1|btn_out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ant1|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ant1|counter[0] .is_wysiwyg = "true";
defparam \ant1|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y78_N3
cyclonev_lcell_comb \ant1|Add0~73 (
// Equation(s):
// \ant1|Add0~73_sumout  = SUM(( \ant1|counter [1] ) + ( GND ) + ( \ant1|Add0~78  ))
// \ant1|Add0~74  = CARRY(( \ant1|counter [1] ) + ( GND ) + ( \ant1|Add0~78  ))

	.dataa(!\ant1|counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ant1|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ant1|Add0~73_sumout ),
	.cout(\ant1|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \ant1|Add0~73 .extended_lut = "off";
defparam \ant1|Add0~73 .lut_mask = 64'h0000FFFF00005555;
defparam \ant1|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y78_N5
dffeas \ant1|counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ant1|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ant1|always0~0_combout ),
	.sload(gnd),
	.ena(\ant1|btn_out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ant1|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ant1|counter[1] .is_wysiwyg = "true";
defparam \ant1|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y78_N6
cyclonev_lcell_comb \ant1|Add0~69 (
// Equation(s):
// \ant1|Add0~69_sumout  = SUM(( \ant1|counter [2] ) + ( GND ) + ( \ant1|Add0~74  ))
// \ant1|Add0~70  = CARRY(( \ant1|counter [2] ) + ( GND ) + ( \ant1|Add0~74  ))

	.dataa(gnd),
	.datab(!\ant1|counter [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ant1|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ant1|Add0~69_sumout ),
	.cout(\ant1|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \ant1|Add0~69 .extended_lut = "off";
defparam \ant1|Add0~69 .lut_mask = 64'h0000FFFF00003333;
defparam \ant1|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y78_N8
dffeas \ant1|counter[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ant1|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ant1|always0~0_combout ),
	.sload(gnd),
	.ena(\ant1|btn_out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ant1|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ant1|counter[2] .is_wysiwyg = "true";
defparam \ant1|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y78_N9
cyclonev_lcell_comb \ant1|Add0~65 (
// Equation(s):
// \ant1|Add0~65_sumout  = SUM(( \ant1|counter [3] ) + ( GND ) + ( \ant1|Add0~70  ))
// \ant1|Add0~66  = CARRY(( \ant1|counter [3] ) + ( GND ) + ( \ant1|Add0~70  ))

	.dataa(!\ant1|counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ant1|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ant1|Add0~65_sumout ),
	.cout(\ant1|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \ant1|Add0~65 .extended_lut = "off";
defparam \ant1|Add0~65 .lut_mask = 64'h0000FFFF00005555;
defparam \ant1|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y78_N10
dffeas \ant1|counter[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ant1|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ant1|always0~0_combout ),
	.sload(gnd),
	.ena(\ant1|btn_out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ant1|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ant1|counter[3] .is_wysiwyg = "true";
defparam \ant1|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y78_N12
cyclonev_lcell_comb \ant1|Add0~61 (
// Equation(s):
// \ant1|Add0~61_sumout  = SUM(( \ant1|counter [4] ) + ( GND ) + ( \ant1|Add0~66  ))
// \ant1|Add0~62  = CARRY(( \ant1|counter [4] ) + ( GND ) + ( \ant1|Add0~66  ))

	.dataa(gnd),
	.datab(!\ant1|counter [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ant1|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ant1|Add0~61_sumout ),
	.cout(\ant1|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \ant1|Add0~61 .extended_lut = "off";
defparam \ant1|Add0~61 .lut_mask = 64'h0000FFFF00003333;
defparam \ant1|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y78_N14
dffeas \ant1|counter[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ant1|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ant1|always0~0_combout ),
	.sload(gnd),
	.ena(\ant1|btn_out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ant1|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ant1|counter[4] .is_wysiwyg = "true";
defparam \ant1|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y78_N15
cyclonev_lcell_comb \ant1|Add0~57 (
// Equation(s):
// \ant1|Add0~57_sumout  = SUM(( \ant1|counter [5] ) + ( GND ) + ( \ant1|Add0~62  ))
// \ant1|Add0~58  = CARRY(( \ant1|counter [5] ) + ( GND ) + ( \ant1|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ant1|counter [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ant1|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ant1|Add0~57_sumout ),
	.cout(\ant1|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \ant1|Add0~57 .extended_lut = "off";
defparam \ant1|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \ant1|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y78_N16
dffeas \ant1|counter[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ant1|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ant1|always0~0_combout ),
	.sload(gnd),
	.ena(\ant1|btn_out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ant1|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ant1|counter[5] .is_wysiwyg = "true";
defparam \ant1|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y78_N18
cyclonev_lcell_comb \ant1|Add0~53 (
// Equation(s):
// \ant1|Add0~53_sumout  = SUM(( \ant1|counter [6] ) + ( GND ) + ( \ant1|Add0~58  ))
// \ant1|Add0~54  = CARRY(( \ant1|counter [6] ) + ( GND ) + ( \ant1|Add0~58  ))

	.dataa(gnd),
	.datab(!\ant1|counter [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ant1|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ant1|Add0~53_sumout ),
	.cout(\ant1|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \ant1|Add0~53 .extended_lut = "off";
defparam \ant1|Add0~53 .lut_mask = 64'h0000FFFF00003333;
defparam \ant1|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y78_N19
dffeas \ant1|counter[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ant1|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ant1|always0~0_combout ),
	.sload(gnd),
	.ena(\ant1|btn_out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ant1|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ant1|counter[6] .is_wysiwyg = "true";
defparam \ant1|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y78_N21
cyclonev_lcell_comb \ant1|Add0~49 (
// Equation(s):
// \ant1|Add0~49_sumout  = SUM(( \ant1|counter [7] ) + ( GND ) + ( \ant1|Add0~54  ))
// \ant1|Add0~50  = CARRY(( \ant1|counter [7] ) + ( GND ) + ( \ant1|Add0~54  ))

	.dataa(!\ant1|counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ant1|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ant1|Add0~49_sumout ),
	.cout(\ant1|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \ant1|Add0~49 .extended_lut = "off";
defparam \ant1|Add0~49 .lut_mask = 64'h0000FFFF00005555;
defparam \ant1|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y78_N23
dffeas \ant1|counter[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ant1|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ant1|always0~0_combout ),
	.sload(gnd),
	.ena(\ant1|btn_out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ant1|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ant1|counter[7] .is_wysiwyg = "true";
defparam \ant1|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y78_N24
cyclonev_lcell_comb \ant1|Add0~45 (
// Equation(s):
// \ant1|Add0~45_sumout  = SUM(( \ant1|counter [8] ) + ( GND ) + ( \ant1|Add0~50  ))
// \ant1|Add0~46  = CARRY(( \ant1|counter [8] ) + ( GND ) + ( \ant1|Add0~50  ))

	.dataa(gnd),
	.datab(!\ant1|counter [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ant1|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ant1|Add0~45_sumout ),
	.cout(\ant1|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \ant1|Add0~45 .extended_lut = "off";
defparam \ant1|Add0~45 .lut_mask = 64'h0000FFFF00003333;
defparam \ant1|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y78_N25
dffeas \ant1|counter[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ant1|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ant1|always0~0_combout ),
	.sload(gnd),
	.ena(\ant1|btn_out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ant1|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ant1|counter[8] .is_wysiwyg = "true";
defparam \ant1|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y78_N27
cyclonev_lcell_comb \ant1|Add0~41 (
// Equation(s):
// \ant1|Add0~41_sumout  = SUM(( \ant1|counter [9] ) + ( GND ) + ( \ant1|Add0~46  ))
// \ant1|Add0~42  = CARRY(( \ant1|counter [9] ) + ( GND ) + ( \ant1|Add0~46  ))

	.dataa(!\ant1|counter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ant1|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ant1|Add0~41_sumout ),
	.cout(\ant1|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \ant1|Add0~41 .extended_lut = "off";
defparam \ant1|Add0~41 .lut_mask = 64'h0000FFFF00005555;
defparam \ant1|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y78_N29
dffeas \ant1|counter[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ant1|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ant1|always0~0_combout ),
	.sload(gnd),
	.ena(\ant1|btn_out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ant1|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ant1|counter[9] .is_wysiwyg = "true";
defparam \ant1|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y78_N30
cyclonev_lcell_comb \ant1|Add0~37 (
// Equation(s):
// \ant1|Add0~37_sumout  = SUM(( \ant1|counter [10] ) + ( GND ) + ( \ant1|Add0~42  ))
// \ant1|Add0~38  = CARRY(( \ant1|counter [10] ) + ( GND ) + ( \ant1|Add0~42  ))

	.dataa(gnd),
	.datab(!\ant1|counter [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ant1|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ant1|Add0~37_sumout ),
	.cout(\ant1|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \ant1|Add0~37 .extended_lut = "off";
defparam \ant1|Add0~37 .lut_mask = 64'h0000FFFF00003333;
defparam \ant1|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y78_N32
dffeas \ant1|counter[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ant1|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ant1|always0~0_combout ),
	.sload(gnd),
	.ena(\ant1|btn_out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ant1|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ant1|counter[10] .is_wysiwyg = "true";
defparam \ant1|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y78_N33
cyclonev_lcell_comb \ant1|Add0~33 (
// Equation(s):
// \ant1|Add0~33_sumout  = SUM(( \ant1|counter [11] ) + ( GND ) + ( \ant1|Add0~38  ))
// \ant1|Add0~34  = CARRY(( \ant1|counter [11] ) + ( GND ) + ( \ant1|Add0~38  ))

	.dataa(!\ant1|counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ant1|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ant1|Add0~33_sumout ),
	.cout(\ant1|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \ant1|Add0~33 .extended_lut = "off";
defparam \ant1|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \ant1|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y78_N35
dffeas \ant1|counter[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ant1|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ant1|always0~0_combout ),
	.sload(gnd),
	.ena(\ant1|btn_out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ant1|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ant1|counter[11] .is_wysiwyg = "true";
defparam \ant1|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y78_N36
cyclonev_lcell_comb \ant1|Add0~29 (
// Equation(s):
// \ant1|Add0~29_sumout  = SUM(( \ant1|counter [12] ) + ( GND ) + ( \ant1|Add0~34  ))
// \ant1|Add0~30  = CARRY(( \ant1|counter [12] ) + ( GND ) + ( \ant1|Add0~34  ))

	.dataa(!\ant1|counter [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ant1|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ant1|Add0~29_sumout ),
	.cout(\ant1|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \ant1|Add0~29 .extended_lut = "off";
defparam \ant1|Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \ant1|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y78_N38
dffeas \ant1|counter[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ant1|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ant1|always0~0_combout ),
	.sload(gnd),
	.ena(\ant1|btn_out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ant1|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \ant1|counter[12] .is_wysiwyg = "true";
defparam \ant1|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y78_N39
cyclonev_lcell_comb \ant1|Add0~25 (
// Equation(s):
// \ant1|Add0~25_sumout  = SUM(( \ant1|counter [13] ) + ( GND ) + ( \ant1|Add0~30  ))
// \ant1|Add0~26  = CARRY(( \ant1|counter [13] ) + ( GND ) + ( \ant1|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ant1|counter [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ant1|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ant1|Add0~25_sumout ),
	.cout(\ant1|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \ant1|Add0~25 .extended_lut = "off";
defparam \ant1|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \ant1|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y78_N40
dffeas \ant1|counter[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ant1|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ant1|always0~0_combout ),
	.sload(gnd),
	.ena(\ant1|btn_out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ant1|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \ant1|counter[13] .is_wysiwyg = "true";
defparam \ant1|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y78_N42
cyclonev_lcell_comb \ant1|Add0~21 (
// Equation(s):
// \ant1|Add0~21_sumout  = SUM(( \ant1|counter [14] ) + ( GND ) + ( \ant1|Add0~26  ))
// \ant1|Add0~22  = CARRY(( \ant1|counter [14] ) + ( GND ) + ( \ant1|Add0~26  ))

	.dataa(gnd),
	.datab(!\ant1|counter [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ant1|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ant1|Add0~21_sumout ),
	.cout(\ant1|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \ant1|Add0~21 .extended_lut = "off";
defparam \ant1|Add0~21 .lut_mask = 64'h0000FFFF00003333;
defparam \ant1|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y78_N44
dffeas \ant1|counter[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ant1|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ant1|always0~0_combout ),
	.sload(gnd),
	.ena(\ant1|btn_out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ant1|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \ant1|counter[14] .is_wysiwyg = "true";
defparam \ant1|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y78_N45
cyclonev_lcell_comb \ant1|Add0~17 (
// Equation(s):
// \ant1|Add0~17_sumout  = SUM(( \ant1|counter [15] ) + ( GND ) + ( \ant1|Add0~22  ))
// \ant1|Add0~18  = CARRY(( \ant1|counter [15] ) + ( GND ) + ( \ant1|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ant1|counter [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ant1|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ant1|Add0~17_sumout ),
	.cout(\ant1|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \ant1|Add0~17 .extended_lut = "off";
defparam \ant1|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \ant1|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y78_N46
dffeas \ant1|counter[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ant1|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ant1|always0~0_combout ),
	.sload(gnd),
	.ena(\ant1|btn_out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ant1|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \ant1|counter[15] .is_wysiwyg = "true";
defparam \ant1|counter[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y78_N48
cyclonev_lcell_comb \ant1|Add0~13 (
// Equation(s):
// \ant1|Add0~13_sumout  = SUM(( \ant1|counter [16] ) + ( GND ) + ( \ant1|Add0~18  ))
// \ant1|Add0~14  = CARRY(( \ant1|counter [16] ) + ( GND ) + ( \ant1|Add0~18  ))

	.dataa(gnd),
	.datab(!\ant1|counter [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ant1|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ant1|Add0~13_sumout ),
	.cout(\ant1|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \ant1|Add0~13 .extended_lut = "off";
defparam \ant1|Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \ant1|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y78_N49
dffeas \ant1|counter[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ant1|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ant1|always0~0_combout ),
	.sload(gnd),
	.ena(\ant1|btn_out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ant1|counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \ant1|counter[16] .is_wysiwyg = "true";
defparam \ant1|counter[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y78_N51
cyclonev_lcell_comb \ant1|Add0~9 (
// Equation(s):
// \ant1|Add0~9_sumout  = SUM(( \ant1|counter [17] ) + ( GND ) + ( \ant1|Add0~14  ))
// \ant1|Add0~10  = CARRY(( \ant1|counter [17] ) + ( GND ) + ( \ant1|Add0~14  ))

	.dataa(!\ant1|counter [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ant1|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ant1|Add0~9_sumout ),
	.cout(\ant1|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \ant1|Add0~9 .extended_lut = "off";
defparam \ant1|Add0~9 .lut_mask = 64'h0000FFFF00005555;
defparam \ant1|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y78_N53
dffeas \ant1|counter[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ant1|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ant1|always0~0_combout ),
	.sload(gnd),
	.ena(\ant1|btn_out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ant1|counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \ant1|counter[17] .is_wysiwyg = "true";
defparam \ant1|counter[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y78_N54
cyclonev_lcell_comb \ant1|Add0~5 (
// Equation(s):
// \ant1|Add0~5_sumout  = SUM(( \ant1|counter [18] ) + ( GND ) + ( \ant1|Add0~10  ))
// \ant1|Add0~6  = CARRY(( \ant1|counter [18] ) + ( GND ) + ( \ant1|Add0~10  ))

	.dataa(!\ant1|counter [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ant1|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ant1|Add0~5_sumout ),
	.cout(\ant1|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \ant1|Add0~5 .extended_lut = "off";
defparam \ant1|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \ant1|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y78_N56
dffeas \ant1|counter[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ant1|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ant1|always0~0_combout ),
	.sload(gnd),
	.ena(\ant1|btn_out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ant1|counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \ant1|counter[18] .is_wysiwyg = "true";
defparam \ant1|counter[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y78_N57
cyclonev_lcell_comb \ant1|Add0~1 (
// Equation(s):
// \ant1|Add0~1_sumout  = SUM(( \ant1|counter [19] ) + ( GND ) + ( \ant1|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ant1|counter [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ant1|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ant1|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ant1|Add0~1 .extended_lut = "off";
defparam \ant1|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \ant1|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y78_N12
cyclonev_lcell_comb \ant1|counter~0 (
// Equation(s):
// \ant1|counter~0_combout  = ( \ant1|counter [19] & ( \ant1|Add0~1_sumout  & ( !\select~input_o  $ (\ant1|btn_prev~q ) ) ) ) # ( !\ant1|counter [19] & ( \ant1|Add0~1_sumout  & ( !\select~input_o  $ (\ant1|btn_prev~q ) ) ) ) # ( \ant1|counter [19] & ( 
// !\ant1|Add0~1_sumout  & ( !\select~input_o  $ (\ant1|btn_prev~q ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\select~input_o ),
	.datad(!\ant1|btn_prev~q ),
	.datae(!\ant1|counter [19]),
	.dataf(!\ant1|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ant1|counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ant1|counter~0 .extended_lut = "off";
defparam \ant1|counter~0 .lut_mask = 64'h0000F00FF00FF00F;
defparam \ant1|counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y78_N14
dffeas \ant1|counter[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ant1|counter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ant1|counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \ant1|counter[19] .is_wysiwyg = "true";
defparam \ant1|counter[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y78_N33
cyclonev_lcell_comb \ant1|btn_out~0 (
// Equation(s):
// \ant1|btn_out~0_combout  = ( \ant1|btn_out~q  & ( \ant1|btn_prev~q  ) ) # ( !\ant1|btn_out~q  & ( \ant1|btn_prev~q  & ( (\select~input_o  & \ant1|counter [19]) ) ) ) # ( \ant1|btn_out~q  & ( !\ant1|btn_prev~q  & ( (!\ant1|counter [19]) # (\select~input_o 
// ) ) ) )

	.dataa(!\select~input_o ),
	.datab(!\ant1|counter [19]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ant1|btn_out~q ),
	.dataf(!\ant1|btn_prev~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ant1|btn_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ant1|btn_out~0 .extended_lut = "off";
defparam \ant1|btn_out~0 .lut_mask = 64'h0000DDDD1111FFFF;
defparam \ant1|btn_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y78_N35
dffeas \ant1|btn_out (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ant1|btn_out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ant1|btn_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ant1|btn_out .is_wysiwyg = "true";
defparam \ant1|btn_out .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y75_N8
dffeas \ran|randReady (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ran|Equal1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ran|randReady~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ran|randReady .is_wysiwyg = "true";
defparam \ran|randReady .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y75_N21
cyclonev_lcell_comb \crn|seconds[0]~2 (
// Equation(s):
// \crn|seconds[0]~2_combout  = !\crn|seconds [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\crn|seconds [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\crn|seconds[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \crn|seconds[0]~2 .extended_lut = "off";
defparam \crn|seconds[0]~2 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \crn|seconds[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \start~input (
	.i(start),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\start~input_o ));
// synopsys translate_off
defparam \start~input .bus_hold = "false";
defparam \start~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y76_N35
dffeas \ant|btn_prev (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\start~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ant|btn_prev~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ant|btn_prev .is_wysiwyg = "true";
defparam \ant|btn_prev .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N0
cyclonev_lcell_comb \ant|Add0~77 (
// Equation(s):
// \ant|Add0~77_sumout  = SUM(( \ant|counter [0] ) + ( VCC ) + ( !VCC ))
// \ant|Add0~78  = CARRY(( \ant|counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ant|counter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\ant|Add0~77_sumout ),
	.cout(\ant|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \ant|Add0~77 .extended_lut = "off";
defparam \ant|Add0~77 .lut_mask = 64'h00000000000000FF;
defparam \ant|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N33
cyclonev_lcell_comb \ant|always0~0 (
// Equation(s):
// \ant|always0~0_combout  = ( \ant|btn_prev~q  & ( !\start~input_o  ) ) # ( !\ant|btn_prev~q  & ( \start~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\start~input_o ),
	.datae(gnd),
	.dataf(!\ant|btn_prev~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ant|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ant|always0~0 .extended_lut = "off";
defparam \ant|always0~0 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \ant|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N48
cyclonev_lcell_comb \ant|btn_out~1 (
// Equation(s):
// \ant|btn_out~1_combout  = ( \ant|counter [19] & ( !\ant|btn_prev~q  $ (!\start~input_o ) ) ) # ( !\ant|counter [19] )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ant|btn_prev~q ),
	.datad(!\start~input_o ),
	.datae(gnd),
	.dataf(!\ant|counter [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ant|btn_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ant|btn_out~1 .extended_lut = "off";
defparam \ant|btn_out~1 .lut_mask = 64'hFFFFFFFF0FF00FF0;
defparam \ant|btn_out~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y76_N1
dffeas \ant|counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ant|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ant|always0~0_combout ),
	.sload(gnd),
	.ena(\ant|btn_out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ant|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ant|counter[0] .is_wysiwyg = "true";
defparam \ant|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N3
cyclonev_lcell_comb \ant|Add0~73 (
// Equation(s):
// \ant|Add0~73_sumout  = SUM(( \ant|counter [1] ) + ( GND ) + ( \ant|Add0~78  ))
// \ant|Add0~74  = CARRY(( \ant|counter [1] ) + ( GND ) + ( \ant|Add0~78  ))

	.dataa(!\ant|counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ant|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ant|Add0~73_sumout ),
	.cout(\ant|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \ant|Add0~73 .extended_lut = "off";
defparam \ant|Add0~73 .lut_mask = 64'h0000FFFF00005555;
defparam \ant|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y76_N5
dffeas \ant|counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ant|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ant|always0~0_combout ),
	.sload(gnd),
	.ena(\ant|btn_out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ant|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ant|counter[1] .is_wysiwyg = "true";
defparam \ant|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N6
cyclonev_lcell_comb \ant|Add0~69 (
// Equation(s):
// \ant|Add0~69_sumout  = SUM(( \ant|counter [2] ) + ( GND ) + ( \ant|Add0~74  ))
// \ant|Add0~70  = CARRY(( \ant|counter [2] ) + ( GND ) + ( \ant|Add0~74  ))

	.dataa(gnd),
	.datab(!\ant|counter [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ant|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ant|Add0~69_sumout ),
	.cout(\ant|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \ant|Add0~69 .extended_lut = "off";
defparam \ant|Add0~69 .lut_mask = 64'h0000FFFF00003333;
defparam \ant|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y76_N8
dffeas \ant|counter[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ant|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ant|always0~0_combout ),
	.sload(gnd),
	.ena(\ant|btn_out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ant|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ant|counter[2] .is_wysiwyg = "true";
defparam \ant|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N9
cyclonev_lcell_comb \ant|Add0~65 (
// Equation(s):
// \ant|Add0~65_sumout  = SUM(( \ant|counter [3] ) + ( GND ) + ( \ant|Add0~70  ))
// \ant|Add0~66  = CARRY(( \ant|counter [3] ) + ( GND ) + ( \ant|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ant|counter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ant|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ant|Add0~65_sumout ),
	.cout(\ant|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \ant|Add0~65 .extended_lut = "off";
defparam \ant|Add0~65 .lut_mask = 64'h0000FFFF000000FF;
defparam \ant|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y76_N10
dffeas \ant|counter[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ant|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ant|always0~0_combout ),
	.sload(gnd),
	.ena(\ant|btn_out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ant|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ant|counter[3] .is_wysiwyg = "true";
defparam \ant|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N12
cyclonev_lcell_comb \ant|Add0~61 (
// Equation(s):
// \ant|Add0~61_sumout  = SUM(( \ant|counter [4] ) + ( GND ) + ( \ant|Add0~66  ))
// \ant|Add0~62  = CARRY(( \ant|counter [4] ) + ( GND ) + ( \ant|Add0~66  ))

	.dataa(gnd),
	.datab(!\ant|counter [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ant|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ant|Add0~61_sumout ),
	.cout(\ant|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \ant|Add0~61 .extended_lut = "off";
defparam \ant|Add0~61 .lut_mask = 64'h0000FFFF00003333;
defparam \ant|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y76_N14
dffeas \ant|counter[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ant|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ant|always0~0_combout ),
	.sload(gnd),
	.ena(\ant|btn_out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ant|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ant|counter[4] .is_wysiwyg = "true";
defparam \ant|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N15
cyclonev_lcell_comb \ant|Add0~57 (
// Equation(s):
// \ant|Add0~57_sumout  = SUM(( \ant|counter [5] ) + ( GND ) + ( \ant|Add0~62  ))
// \ant|Add0~58  = CARRY(( \ant|counter [5] ) + ( GND ) + ( \ant|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ant|counter [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ant|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ant|Add0~57_sumout ),
	.cout(\ant|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \ant|Add0~57 .extended_lut = "off";
defparam \ant|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \ant|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y76_N16
dffeas \ant|counter[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ant|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ant|always0~0_combout ),
	.sload(gnd),
	.ena(\ant|btn_out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ant|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ant|counter[5] .is_wysiwyg = "true";
defparam \ant|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N18
cyclonev_lcell_comb \ant|Add0~53 (
// Equation(s):
// \ant|Add0~53_sumout  = SUM(( \ant|counter [6] ) + ( GND ) + ( \ant|Add0~58  ))
// \ant|Add0~54  = CARRY(( \ant|counter [6] ) + ( GND ) + ( \ant|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ant|counter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ant|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ant|Add0~53_sumout ),
	.cout(\ant|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \ant|Add0~53 .extended_lut = "off";
defparam \ant|Add0~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \ant|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y76_N19
dffeas \ant|counter[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ant|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ant|always0~0_combout ),
	.sload(gnd),
	.ena(\ant|btn_out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ant|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ant|counter[6] .is_wysiwyg = "true";
defparam \ant|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N21
cyclonev_lcell_comb \ant|Add0~49 (
// Equation(s):
// \ant|Add0~49_sumout  = SUM(( \ant|counter [7] ) + ( GND ) + ( \ant|Add0~54  ))
// \ant|Add0~50  = CARRY(( \ant|counter [7] ) + ( GND ) + ( \ant|Add0~54  ))

	.dataa(!\ant|counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ant|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ant|Add0~49_sumout ),
	.cout(\ant|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \ant|Add0~49 .extended_lut = "off";
defparam \ant|Add0~49 .lut_mask = 64'h0000FFFF00005555;
defparam \ant|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y76_N23
dffeas \ant|counter[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ant|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ant|always0~0_combout ),
	.sload(gnd),
	.ena(\ant|btn_out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ant|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ant|counter[7] .is_wysiwyg = "true";
defparam \ant|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N24
cyclonev_lcell_comb \ant|Add0~45 (
// Equation(s):
// \ant|Add0~45_sumout  = SUM(( \ant|counter [8] ) + ( GND ) + ( \ant|Add0~50  ))
// \ant|Add0~46  = CARRY(( \ant|counter [8] ) + ( GND ) + ( \ant|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ant|counter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ant|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ant|Add0~45_sumout ),
	.cout(\ant|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \ant|Add0~45 .extended_lut = "off";
defparam \ant|Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \ant|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y76_N25
dffeas \ant|counter[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ant|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ant|always0~0_combout ),
	.sload(gnd),
	.ena(\ant|btn_out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ant|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ant|counter[8] .is_wysiwyg = "true";
defparam \ant|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N27
cyclonev_lcell_comb \ant|Add0~41 (
// Equation(s):
// \ant|Add0~41_sumout  = SUM(( \ant|counter [9] ) + ( GND ) + ( \ant|Add0~46  ))
// \ant|Add0~42  = CARRY(( \ant|counter [9] ) + ( GND ) + ( \ant|Add0~46  ))

	.dataa(!\ant|counter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ant|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ant|Add0~41_sumout ),
	.cout(\ant|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \ant|Add0~41 .extended_lut = "off";
defparam \ant|Add0~41 .lut_mask = 64'h0000FFFF00005555;
defparam \ant|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y76_N29
dffeas \ant|counter[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ant|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ant|always0~0_combout ),
	.sload(gnd),
	.ena(\ant|btn_out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ant|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ant|counter[9] .is_wysiwyg = "true";
defparam \ant|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N30
cyclonev_lcell_comb \ant|Add0~37 (
// Equation(s):
// \ant|Add0~37_sumout  = SUM(( \ant|counter [10] ) + ( GND ) + ( \ant|Add0~42  ))
// \ant|Add0~38  = CARRY(( \ant|counter [10] ) + ( GND ) + ( \ant|Add0~42  ))

	.dataa(gnd),
	.datab(!\ant|counter [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ant|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ant|Add0~37_sumout ),
	.cout(\ant|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \ant|Add0~37 .extended_lut = "off";
defparam \ant|Add0~37 .lut_mask = 64'h0000FFFF00003333;
defparam \ant|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y76_N32
dffeas \ant|counter[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ant|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ant|always0~0_combout ),
	.sload(gnd),
	.ena(\ant|btn_out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ant|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ant|counter[10] .is_wysiwyg = "true";
defparam \ant|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N33
cyclonev_lcell_comb \ant|Add0~33 (
// Equation(s):
// \ant|Add0~33_sumout  = SUM(( \ant|counter [11] ) + ( GND ) + ( \ant|Add0~38  ))
// \ant|Add0~34  = CARRY(( \ant|counter [11] ) + ( GND ) + ( \ant|Add0~38  ))

	.dataa(!\ant|counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ant|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ant|Add0~33_sumout ),
	.cout(\ant|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \ant|Add0~33 .extended_lut = "off";
defparam \ant|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \ant|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y76_N35
dffeas \ant|counter[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ant|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ant|always0~0_combout ),
	.sload(gnd),
	.ena(\ant|btn_out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ant|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ant|counter[11] .is_wysiwyg = "true";
defparam \ant|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N36
cyclonev_lcell_comb \ant|Add0~29 (
// Equation(s):
// \ant|Add0~29_sumout  = SUM(( \ant|counter [12] ) + ( GND ) + ( \ant|Add0~34  ))
// \ant|Add0~30  = CARRY(( \ant|counter [12] ) + ( GND ) + ( \ant|Add0~34  ))

	.dataa(!\ant|counter [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ant|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ant|Add0~29_sumout ),
	.cout(\ant|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \ant|Add0~29 .extended_lut = "off";
defparam \ant|Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \ant|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y76_N38
dffeas \ant|counter[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ant|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ant|always0~0_combout ),
	.sload(gnd),
	.ena(\ant|btn_out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ant|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \ant|counter[12] .is_wysiwyg = "true";
defparam \ant|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N39
cyclonev_lcell_comb \ant|Add0~25 (
// Equation(s):
// \ant|Add0~25_sumout  = SUM(( \ant|counter [13] ) + ( GND ) + ( \ant|Add0~30  ))
// \ant|Add0~26  = CARRY(( \ant|counter [13] ) + ( GND ) + ( \ant|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ant|counter [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ant|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ant|Add0~25_sumout ),
	.cout(\ant|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \ant|Add0~25 .extended_lut = "off";
defparam \ant|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \ant|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y76_N40
dffeas \ant|counter[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ant|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ant|always0~0_combout ),
	.sload(gnd),
	.ena(\ant|btn_out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ant|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \ant|counter[13] .is_wysiwyg = "true";
defparam \ant|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N42
cyclonev_lcell_comb \ant|Add0~21 (
// Equation(s):
// \ant|Add0~21_sumout  = SUM(( \ant|counter [14] ) + ( GND ) + ( \ant|Add0~26  ))
// \ant|Add0~22  = CARRY(( \ant|counter [14] ) + ( GND ) + ( \ant|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ant|counter [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ant|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ant|Add0~21_sumout ),
	.cout(\ant|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \ant|Add0~21 .extended_lut = "off";
defparam \ant|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \ant|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y76_N43
dffeas \ant|counter[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ant|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ant|always0~0_combout ),
	.sload(gnd),
	.ena(\ant|btn_out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ant|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \ant|counter[14] .is_wysiwyg = "true";
defparam \ant|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N45
cyclonev_lcell_comb \ant|Add0~17 (
// Equation(s):
// \ant|Add0~17_sumout  = SUM(( \ant|counter [15] ) + ( GND ) + ( \ant|Add0~22  ))
// \ant|Add0~18  = CARRY(( \ant|counter [15] ) + ( GND ) + ( \ant|Add0~22  ))

	.dataa(gnd),
	.datab(!\ant|counter [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ant|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ant|Add0~17_sumout ),
	.cout(\ant|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \ant|Add0~17 .extended_lut = "off";
defparam \ant|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \ant|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y76_N47
dffeas \ant|counter[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ant|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ant|always0~0_combout ),
	.sload(gnd),
	.ena(\ant|btn_out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ant|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \ant|counter[15] .is_wysiwyg = "true";
defparam \ant|counter[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N48
cyclonev_lcell_comb \ant|Add0~13 (
// Equation(s):
// \ant|Add0~13_sumout  = SUM(( \ant|counter [16] ) + ( GND ) + ( \ant|Add0~18  ))
// \ant|Add0~14  = CARRY(( \ant|counter [16] ) + ( GND ) + ( \ant|Add0~18  ))

	.dataa(gnd),
	.datab(!\ant|counter [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ant|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ant|Add0~13_sumout ),
	.cout(\ant|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \ant|Add0~13 .extended_lut = "off";
defparam \ant|Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \ant|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y76_N49
dffeas \ant|counter[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ant|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ant|always0~0_combout ),
	.sload(gnd),
	.ena(\ant|btn_out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ant|counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \ant|counter[16] .is_wysiwyg = "true";
defparam \ant|counter[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N51
cyclonev_lcell_comb \ant|Add0~9 (
// Equation(s):
// \ant|Add0~9_sumout  = SUM(( \ant|counter [17] ) + ( GND ) + ( \ant|Add0~14  ))
// \ant|Add0~10  = CARRY(( \ant|counter [17] ) + ( GND ) + ( \ant|Add0~14  ))

	.dataa(!\ant|counter [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ant|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ant|Add0~9_sumout ),
	.cout(\ant|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \ant|Add0~9 .extended_lut = "off";
defparam \ant|Add0~9 .lut_mask = 64'h0000FFFF00005555;
defparam \ant|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y76_N53
dffeas \ant|counter[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ant|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ant|always0~0_combout ),
	.sload(gnd),
	.ena(\ant|btn_out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ant|counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \ant|counter[17] .is_wysiwyg = "true";
defparam \ant|counter[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N54
cyclonev_lcell_comb \ant|Add0~5 (
// Equation(s):
// \ant|Add0~5_sumout  = SUM(( \ant|counter [18] ) + ( GND ) + ( \ant|Add0~10  ))
// \ant|Add0~6  = CARRY(( \ant|counter [18] ) + ( GND ) + ( \ant|Add0~10  ))

	.dataa(gnd),
	.datab(!\ant|counter [18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ant|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ant|Add0~5_sumout ),
	.cout(\ant|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \ant|Add0~5 .extended_lut = "off";
defparam \ant|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \ant|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y76_N55
dffeas \ant|counter[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ant|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ant|always0~0_combout ),
	.sload(gnd),
	.ena(\ant|btn_out~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ant|counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \ant|counter[18] .is_wysiwyg = "true";
defparam \ant|counter[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y76_N57
cyclonev_lcell_comb \ant|Add0~1 (
// Equation(s):
// \ant|Add0~1_sumout  = SUM(( \ant|counter [19] ) + ( GND ) + ( \ant|Add0~6  ))

	.dataa(!\ant|counter [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ant|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ant|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ant|Add0~1 .extended_lut = "off";
defparam \ant|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \ant|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N30
cyclonev_lcell_comb \ant|counter~0 (
// Equation(s):
// \ant|counter~0_combout  = ( \ant|Add0~1_sumout  & ( !\start~input_o  $ (\ant|btn_prev~q ) ) ) # ( !\ant|Add0~1_sumout  & ( (\ant|counter [19] & (!\start~input_o  $ (\ant|btn_prev~q ))) ) )

	.dataa(gnd),
	.datab(!\start~input_o ),
	.datac(!\ant|btn_prev~q ),
	.datad(!\ant|counter [19]),
	.datae(gnd),
	.dataf(!\ant|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ant|counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ant|counter~0 .extended_lut = "off";
defparam \ant|counter~0 .lut_mask = 64'h00C300C3C3C3C3C3;
defparam \ant|counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y76_N32
dffeas \ant|counter[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ant|counter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ant|counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \ant|counter[19] .is_wysiwyg = "true";
defparam \ant|counter[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N51
cyclonev_lcell_comb \ant|btn_out~0 (
// Equation(s):
// \ant|btn_out~0_combout  = ( \start~input_o  & ( ((\ant|counter [19] & \ant|btn_prev~q )) # (\ant|btn_out~q ) ) ) # ( !\start~input_o  & ( (\ant|btn_out~q  & ((!\ant|counter [19]) # (\ant|btn_prev~q ))) ) )

	.dataa(gnd),
	.datab(!\ant|counter [19]),
	.datac(!\ant|btn_prev~q ),
	.datad(!\ant|btn_out~q ),
	.datae(gnd),
	.dataf(!\start~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ant|btn_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ant|btn_out~0 .extended_lut = "off";
defparam \ant|btn_out~0 .lut_mask = 64'h00CF00CF03FF03FF;
defparam \ant|btn_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y76_N53
dffeas \ant|btn_out (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ant|btn_out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ant|btn_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ant|btn_out .is_wysiwyg = "true";
defparam \ant|btn_out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y75_N48
cyclonev_lcell_comb \fsm|Selector0~0 (
// Equation(s):
// \fsm|Selector0~0_combout  = ( \fsm|state.0000~q  & ( \crn2|doneTemp~q  & ( (!\fsm|state.1000~q  & ((!\fsm|state.0111~q ) # (!\sc|finish~q ))) ) ) ) # ( !\fsm|state.0000~q  & ( \crn2|doneTemp~q  & ( (\ant|btn_out~q  & (!\fsm|state.1000~q  & 
// ((!\fsm|state.0111~q ) # (!\sc|finish~q )))) ) ) ) # ( \fsm|state.0000~q  & ( !\crn2|doneTemp~q  & ( (!\fsm|state.0111~q ) # (!\sc|finish~q ) ) ) ) # ( !\fsm|state.0000~q  & ( !\crn2|doneTemp~q  & ( (\ant|btn_out~q  & ((!\fsm|state.0111~q ) # 
// (!\sc|finish~q ))) ) ) )

	.dataa(!\ant|btn_out~q ),
	.datab(!\fsm|state.0111~q ),
	.datac(!\fsm|state.1000~q ),
	.datad(!\sc|finish~q ),
	.datae(!\fsm|state.0000~q ),
	.dataf(!\crn2|doneTemp~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fsm|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fsm|Selector0~0 .extended_lut = "off";
defparam \fsm|Selector0~0 .lut_mask = 64'h5544FFCC5040F0C0;
defparam \fsm|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y75_N50
dffeas \fsm|state.0000 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fsm|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsm|state.0000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsm|state.0000 .is_wysiwyg = "true";
defparam \fsm|state.0000 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y75_N0
cyclonev_lcell_comb \crn|Equal0~0 (
// Equation(s):
// \crn|Equal0~0_combout  = ( !\fsm|state.0001~q  & ( (!\fsm|state.1000~q  & (\fsm|state.0000~q  & \fsm|state.0010~q )) ) )

	.dataa(gnd),
	.datab(!\fsm|state.1000~q ),
	.datac(!\fsm|state.0000~q ),
	.datad(!\fsm|state.0010~q ),
	.datae(gnd),
	.dataf(!\fsm|state.0001~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\crn|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \crn|Equal0~0 .extended_lut = "off";
defparam \crn|Equal0~0 .lut_mask = 64'h000C000C00000000;
defparam \crn|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y75_N20
dffeas \crn|seconds[0] (
	.clk(\nw|q~q ),
	.d(gnd),
	.asdata(\crn|seconds[0]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crn|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crn|seconds [0]),
	.prn(vcc));
// synopsys translate_off
defparam \crn|seconds[0] .is_wysiwyg = "true";
defparam \crn|seconds[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y75_N9
cyclonev_lcell_comb \crn|seconds~0 (
// Equation(s):
// \crn|seconds~0_combout  = ( \crn|seconds [0] & ( !\crn|seconds [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\crn|seconds [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\crn|seconds [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\crn|seconds~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \crn|seconds~0 .extended_lut = "off";
defparam \crn|seconds~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \crn|seconds~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y75_N17
dffeas \crn|seconds[1] (
	.clk(\nw|q~q ),
	.d(gnd),
	.asdata(\crn|seconds~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crn|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crn|seconds [1]),
	.prn(vcc));
// synopsys translate_off
defparam \crn|seconds[1] .is_wysiwyg = "true";
defparam \crn|seconds[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y75_N18
cyclonev_lcell_comb \crn|doneTemp~0 (
// Equation(s):
// \crn|doneTemp~0_combout  = ( \fsm|state.0010~q  & ( !\crn|seconds [0] & ( (\crn|seconds [1] & (!\fsm|state.0001~q  & (\fsm|state.0000~q  & !\fsm|state.1000~q ))) ) ) )

	.dataa(!\crn|seconds [1]),
	.datab(!\fsm|state.0001~q ),
	.datac(!\fsm|state.0000~q ),
	.datad(!\fsm|state.1000~q ),
	.datae(!\fsm|state.0010~q ),
	.dataf(!\crn|seconds [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\crn|doneTemp~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \crn|doneTemp~0 .extended_lut = "off";
defparam \crn|doneTemp~0 .lut_mask = 64'h0000040000000000;
defparam \crn|doneTemp~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y75_N20
dffeas \crn|doneTemp (
	.clk(\nw|q~q ),
	.d(\crn|doneTemp~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crn|doneTemp~q ),
	.prn(vcc));
// synopsys translate_off
defparam \crn|doneTemp .is_wysiwyg = "true";
defparam \crn|doneTemp .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y75_N45
cyclonev_lcell_comb \fsm|Selector3~0 (
// Equation(s):
// \fsm|Selector3~0_combout  = ( \fsm|state.0011~q  & ( \crn|doneTemp~q  & ( (!\ant1|btn_out~q ) # ((\ran|randReady~q  & \fsm|state.0001~q )) ) ) ) # ( !\fsm|state.0011~q  & ( \crn|doneTemp~q  & ( (\ran|randReady~q  & \fsm|state.0001~q ) ) ) ) # ( 
// \fsm|state.0011~q  & ( !\crn|doneTemp~q  & ( !\ant1|btn_out~q  ) ) )

	.dataa(!\ant1|btn_out~q ),
	.datab(!\ran|randReady~q ),
	.datac(!\fsm|state.0001~q ),
	.datad(gnd),
	.datae(!\fsm|state.0011~q ),
	.dataf(!\crn|doneTemp~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fsm|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fsm|Selector3~0 .extended_lut = "off";
defparam \fsm|Selector3~0 .lut_mask = 64'h0000AAAA0303ABAB;
defparam \fsm|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y75_N46
dffeas \fsm|state.0011 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fsm|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsm|state.0011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsm|state.0011 .is_wysiwyg = "true";
defparam \fsm|state.0011 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y75_N54
cyclonev_lcell_comb \fsm|Selector2~0 (
// Equation(s):
// \fsm|Selector2~0_combout  = ( \fsm|state.0010~q  & ( \crn|doneTemp~q  & ( (\fsm|state.0011~q  & \ant1|btn_out~q ) ) ) ) # ( !\fsm|state.0010~q  & ( \crn|doneTemp~q  & ( (\fsm|state.0011~q  & \ant1|btn_out~q ) ) ) ) # ( \fsm|state.0010~q  & ( 
// !\crn|doneTemp~q  ) ) # ( !\fsm|state.0010~q  & ( !\crn|doneTemp~q  & ( (!\fsm|state.0011~q  & (\ran|randReady~q  & ((\fsm|state.0001~q )))) # (\fsm|state.0011~q  & (((\ran|randReady~q  & \fsm|state.0001~q )) # (\ant1|btn_out~q ))) ) ) )

	.dataa(!\fsm|state.0011~q ),
	.datab(!\ran|randReady~q ),
	.datac(!\ant1|btn_out~q ),
	.datad(!\fsm|state.0001~q ),
	.datae(!\fsm|state.0010~q ),
	.dataf(!\crn|doneTemp~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fsm|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fsm|Selector2~0 .extended_lut = "off";
defparam \fsm|Selector2~0 .lut_mask = 64'h0537FFFF05050505;
defparam \fsm|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y75_N56
dffeas \fsm|state.0010 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fsm|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsm|state.0010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsm|state.0010 .is_wysiwyg = "true";
defparam \fsm|state.0010 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y75_N3
cyclonev_lcell_comb \fsm|Selector1~0 (
// Equation(s):
// \fsm|Selector1~0_combout  = ( !\fsm|state.0000~q  & ( \ant|btn_out~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ant|btn_out~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fsm|state.0000~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fsm|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fsm|Selector1~0 .extended_lut = "off";
defparam \fsm|Selector1~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \fsm|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y75_N24
cyclonev_lcell_comb \fsm|Selector1~1 (
// Equation(s):
// \fsm|Selector1~1_combout  = ( \fsm|state.0001~q  & ( \crn|doneTemp~q  & ( (!\ran|randReady~q ) # (((\fsm|state.0010~q  & !\ant1|btn_out~q )) # (\fsm|Selector1~0_combout )) ) ) ) # ( !\fsm|state.0001~q  & ( \crn|doneTemp~q  & ( ((\fsm|state.0010~q  & 
// !\ant1|btn_out~q )) # (\fsm|Selector1~0_combout ) ) ) ) # ( \fsm|state.0001~q  & ( !\crn|doneTemp~q  & ( (!\ran|randReady~q ) # (\fsm|Selector1~0_combout ) ) ) ) # ( !\fsm|state.0001~q  & ( !\crn|doneTemp~q  & ( \fsm|Selector1~0_combout  ) ) )

	.dataa(!\fsm|state.0010~q ),
	.datab(!\ran|randReady~q ),
	.datac(!\fsm|Selector1~0_combout ),
	.datad(!\ant1|btn_out~q ),
	.datae(!\fsm|state.0001~q ),
	.dataf(!\crn|doneTemp~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fsm|Selector1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fsm|Selector1~1 .extended_lut = "off";
defparam \fsm|Selector1~1 .lut_mask = 64'h0F0FCFCF5F0FDFCF;
defparam \fsm|Selector1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y75_N26
dffeas \fsm|state.0001 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fsm|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsm|state.0001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsm|state.0001 .is_wysiwyg = "true";
defparam \fsm|state.0001 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y75_N36
cyclonev_lcell_comb \ran|Equal1~0 (
// Equation(s):
// \ran|Equal1~0_combout  = ( \fsm|state.0000~q  & ( (!\fsm|state.1000~q  & (\fsm|state.0001~q  & !\fsm|state.0010~q )) ) )

	.dataa(!\fsm|state.1000~q ),
	.datab(gnd),
	.datac(!\fsm|state.0001~q ),
	.datad(!\fsm|state.0010~q ),
	.datae(gnd),
	.dataf(!\fsm|state.0000~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ran|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ran|Equal1~0 .extended_lut = "off";
defparam \ran|Equal1~0 .lut_mask = 64'h000000000A000A00;
defparam \ran|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y78_N2
dffeas \ran|randnumTemp[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ran|randnumTemp~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ran|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ran|randnumTemp [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ran|randnumTemp[2] .is_wysiwyg = "true";
defparam \ran|randnumTemp[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N30
cyclonev_lcell_comb \ran|randnumTemp~2 (
// Equation(s):
// \ran|randnumTemp~2_combout  = ( \ran|Add0~5_sumout  & ( \ran|Equal0~1_combout  & ( \ran|Add0~17_sumout  ) ) ) # ( !\ran|Add0~5_sumout  & ( \ran|Equal0~1_combout  ) ) # ( \ran|Add0~5_sumout  & ( !\ran|Equal0~1_combout  & ( (!\ran|Add0~1_sumout  & 
// ((!\ran|Add0~17_sumout  & ((\ran|Add0~9_sumout ))) # (\ran|Add0~17_sumout  & ((!\ran|Add0~13_sumout ) # (!\ran|Add0~9_sumout ))))) ) ) ) # ( !\ran|Add0~5_sumout  & ( !\ran|Equal0~1_combout  & ( (!\ran|Add0~1_sumout  & ((!\ran|Add0~9_sumout ) # 
// ((!\ran|Add0~13_sumout  & !\ran|Add0~17_sumout )))) ) ) )

	.dataa(!\ran|Add0~13_sumout ),
	.datab(!\ran|Add0~17_sumout ),
	.datac(!\ran|Add0~1_sumout ),
	.datad(!\ran|Add0~9_sumout ),
	.datae(!\ran|Add0~5_sumout ),
	.dataf(!\ran|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ran|randnumTemp~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ran|randnumTemp~2 .extended_lut = "off";
defparam \ran|randnumTemp~2 .lut_mask = 64'hF08030E0FFFF3333;
defparam \ran|randnumTemp~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y78_N32
dffeas \ran|randnumTemp[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ran|randnumTemp~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ran|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ran|randnumTemp [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ran|randnumTemp[0] .is_wysiwyg = "true";
defparam \ran|randnumTemp[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y78_N6
cyclonev_lcell_comb \ran|randnumTemp~0 (
// Equation(s):
// \ran|randnumTemp~0_combout  = ( \ran|Equal0~1_combout  & ( \ran|Add0~5_sumout  ) ) # ( !\ran|Equal0~1_combout  & ( \ran|Add0~5_sumout  & ( (!\ran|Add0~1_sumout  & ((!\ran|Add0~9_sumout ) # ((!\ran|Add0~17_sumout ) # (!\ran|Add0~13_sumout )))) ) ) ) # ( 
// !\ran|Equal0~1_combout  & ( !\ran|Add0~5_sumout  & ( (\ran|Add0~9_sumout  & (!\ran|Add0~1_sumout  & ((\ran|Add0~13_sumout ) # (\ran|Add0~17_sumout )))) ) ) )

	.dataa(!\ran|Add0~9_sumout ),
	.datab(!\ran|Add0~1_sumout ),
	.datac(!\ran|Add0~17_sumout ),
	.datad(!\ran|Add0~13_sumout ),
	.datae(!\ran|Equal0~1_combout ),
	.dataf(!\ran|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ran|randnumTemp~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ran|randnumTemp~0 .extended_lut = "off";
defparam \ran|randnumTemp~0 .lut_mask = 64'h04440000CCC8FFFF;
defparam \ran|randnumTemp~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y78_N7
dffeas \ran|randnumTemp[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ran|randnumTemp~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ran|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ran|randnumTemp[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ran|randnumTemp[1]~DUPLICATE .is_wysiwyg = "true";
defparam \ran|randnumTemp[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \boton~input (
	.i(boton),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\boton~input_o ));
// synopsys translate_off
defparam \boton~input .bus_hold = "false";
defparam \boton~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G5
cyclonev_clkena \boton~inputCLKENA0 (
	.inclk(\boton~input_o ),
	.ena(vcc),
	.outclk(\boton~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \boton~inputCLKENA0 .clock_type = "global clock";
defparam \boton~inputCLKENA0 .disable_mode = "low";
defparam \boton~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \boton~inputCLKENA0 .ena_register_power_up = "high";
defparam \boton~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: MLABCELL_X28_Y75_N39
cyclonev_lcell_comb \ctn|enable[0]~2 (
// Equation(s):
// \ctn|enable[0]~2_combout  = !\ctn|enable [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ctn|enable [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctn|enable[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctn|enable[0]~2 .extended_lut = "off";
defparam \ctn|enable[0]~2 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \ctn|enable[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y75_N9
cyclonev_lcell_comb \ctn|Equal0~0 (
// Equation(s):
// \ctn|Equal0~0_combout  = ( \fsm|state.0000~q  & ( !\fsm|state.1000~q  & ( (!\fsm|state.0010~q  & (!\fsm|state.0001~q  & !\fsm|state.0111~q )) ) ) )

	.dataa(!\fsm|state.0010~q ),
	.datab(!\fsm|state.0001~q ),
	.datac(gnd),
	.datad(!\fsm|state.0111~q ),
	.datae(!\fsm|state.0000~q ),
	.dataf(!\fsm|state.1000~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctn|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctn|Equal0~0 .extended_lut = "off";
defparam \ctn|Equal0~0 .lut_mask = 64'h0000880000000000;
defparam \ctn|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y75_N41
dffeas \ctn|enable[0] (
	.clk(!\boton~inputCLKENA0_outclk ),
	.d(\ctn|enable[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctn|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctn|enable [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ctn|enable[0] .is_wysiwyg = "true";
defparam \ctn|enable[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y75_N42
cyclonev_lcell_comb \ctn|enable[1]~1 (
// Equation(s):
// \ctn|enable[1]~1_combout  = ( \ctn|Equal0~0_combout  & ( !\ctn|enable [0] $ (!\ctn|enable [1]) ) ) # ( !\ctn|Equal0~0_combout  & ( \ctn|enable [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ctn|enable [0]),
	.datad(!\ctn|enable [1]),
	.datae(gnd),
	.dataf(!\ctn|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctn|enable[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctn|enable[1]~1 .extended_lut = "off";
defparam \ctn|enable[1]~1 .lut_mask = 64'h00FF00FF0FF00FF0;
defparam \ctn|enable[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y75_N44
dffeas \ctn|enable[1] (
	.clk(!\boton~inputCLKENA0_outclk ),
	.d(\ctn|enable[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctn|enable [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ctn|enable[1] .is_wysiwyg = "true";
defparam \ctn|enable[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y75_N30
cyclonev_lcell_comb \ctn|enable~0 (
// Equation(s):
// \ctn|enable~0_combout  = ( \ctn|enable [0] & ( !\ctn|enable [1] $ (!\ctn|enable [2]) ) ) # ( !\ctn|enable [0] & ( (\ctn|enable [1] & \ctn|enable [2]) ) )

	.dataa(gnd),
	.datab(!\ctn|enable [1]),
	.datac(gnd),
	.datad(!\ctn|enable [2]),
	.datae(gnd),
	.dataf(!\ctn|enable [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctn|enable~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctn|enable~0 .extended_lut = "off";
defparam \ctn|enable~0 .lut_mask = 64'h0033003333CC33CC;
defparam \ctn|enable~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y75_N32
dffeas \ctn|enable[2] (
	.clk(!\boton~inputCLKENA0_outclk ),
	.d(\ctn|enable~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctn|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctn|enable [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ctn|enable[2] .is_wysiwyg = "true";
defparam \ctn|enable[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N42
cyclonev_lcell_comb \sc|winTemp~0 (
// Equation(s):
// \sc|winTemp~0_combout  = ( \ctn|enable [0] & ( \ctn|enable [1] & ( (\ran|randnumTemp [0] & (\ran|randnumTemp[1]~DUPLICATE_q  & (!\ran|randnumTemp [2] $ (\ctn|enable [2])))) ) ) ) # ( !\ctn|enable [0] & ( \ctn|enable [1] & ( (!\ran|randnumTemp [0] & 
// (\ran|randnumTemp[1]~DUPLICATE_q  & (!\ran|randnumTemp [2] $ (\ctn|enable [2])))) ) ) ) # ( \ctn|enable [0] & ( !\ctn|enable [1] & ( (\ran|randnumTemp [0] & (!\ran|randnumTemp[1]~DUPLICATE_q  & (!\ran|randnumTemp [2] $ (\ctn|enable [2])))) ) ) ) # ( 
// !\ctn|enable [0] & ( !\ctn|enable [1] & ( (!\ran|randnumTemp [0] & (!\ran|randnumTemp[1]~DUPLICATE_q  & (!\ran|randnumTemp [2] $ (\ctn|enable [2])))) ) ) )

	.dataa(!\ran|randnumTemp [2]),
	.datab(!\ran|randnumTemp [0]),
	.datac(!\ran|randnumTemp[1]~DUPLICATE_q ),
	.datad(!\ctn|enable [2]),
	.datae(!\ctn|enable [0]),
	.dataf(!\ctn|enable [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sc|winTemp~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sc|winTemp~0 .extended_lut = "off";
defparam \sc|winTemp~0 .lut_mask = 64'h8040201008040201;
defparam \sc|winTemp~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N48
cyclonev_lcell_comb \sc|finishTemp~0 (
// Equation(s):
// \sc|finishTemp~0_combout  = ( !\sc|winTemp~0_combout  & ( \fsm|state.0111~q  ) )

	.dataa(gnd),
	.datab(!\fsm|state.0111~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sc|winTemp~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sc|finishTemp~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sc|finishTemp~0 .extended_lut = "off";
defparam \sc|finishTemp~0 .lut_mask = 64'h3333333300000000;
defparam \sc|finishTemp~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y75_N12
cyclonev_lcell_comb \sc|winTemp~2 (
// Equation(s):
// \sc|winTemp~2_combout  = ( \fsm|state.0010~q  & ( \fsm|state.0001~q  & ( (!\fsm|state.1000~q ) # (\fsm|state.0111~q ) ) ) ) # ( !\fsm|state.0010~q  & ( \fsm|state.0001~q  & ( ((!\fsm|state.0000~q  & !\fsm|state.1000~q )) # (\fsm|state.0111~q ) ) ) ) # ( 
// \fsm|state.0010~q  & ( !\fsm|state.0001~q  & ( ((!\fsm|state.0000~q  & !\fsm|state.1000~q )) # (\fsm|state.0111~q ) ) ) ) # ( !\fsm|state.0010~q  & ( !\fsm|state.0001~q  & ( ((!\fsm|state.0000~q  & !\fsm|state.1000~q )) # (\fsm|state.0111~q ) ) ) )

	.dataa(gnd),
	.datab(!\fsm|state.0111~q ),
	.datac(!\fsm|state.0000~q ),
	.datad(!\fsm|state.1000~q ),
	.datae(!\fsm|state.0010~q ),
	.dataf(!\fsm|state.0001~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sc|winTemp~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sc|winTemp~2 .extended_lut = "off";
defparam \sc|winTemp~2 .lut_mask = 64'hF333F333F333FF33;
defparam \sc|winTemp~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y78_N49
dffeas \sc|finishTemp (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sc|finishTemp~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sc|winTemp~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sc|finishTemp~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sc|finishTemp .is_wysiwyg = "true";
defparam \sc|finishTemp .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y75_N16
dffeas \sc|finish (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\sc|finishTemp~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sc|finish~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sc|finish .is_wysiwyg = "true";
defparam \sc|finish .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y75_N30
cyclonev_lcell_comb \fsm|Selector4~0 (
// Equation(s):
// \fsm|Selector4~0_combout  = ( \fsm|state.0111~q  & ( \crn|doneTemp~q  & ( (!\sc|win~q  & ((!\sc|finish~q ) # ((\ant1|btn_out~q  & \fsm|state.0010~q )))) # (\sc|win~q  & (((\ant1|btn_out~q  & \fsm|state.0010~q )))) ) ) ) # ( !\fsm|state.0111~q  & ( 
// \crn|doneTemp~q  & ( (\ant1|btn_out~q  & \fsm|state.0010~q ) ) ) ) # ( \fsm|state.0111~q  & ( !\crn|doneTemp~q  & ( (!\sc|win~q  & !\sc|finish~q ) ) ) )

	.dataa(!\sc|win~q ),
	.datab(!\sc|finish~q ),
	.datac(!\ant1|btn_out~q ),
	.datad(!\fsm|state.0010~q ),
	.datae(!\fsm|state.0111~q ),
	.dataf(!\crn|doneTemp~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fsm|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fsm|Selector4~0 .extended_lut = "off";
defparam \fsm|Selector4~0 .lut_mask = 64'h00008888000F888F;
defparam \fsm|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y75_N32
dffeas \fsm|state.0111 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\fsm|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fsm|state.0111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fsm|state.0111 .is_wysiwyg = "true";
defparam \fsm|state.0111 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y78_N51
cyclonev_lcell_comb \sc|winTemp~1 (
// Equation(s):
// \sc|winTemp~1_combout  = ( \sc|winTemp~0_combout  & ( \fsm|state.0111~q  ) )

	.dataa(gnd),
	.datab(!\fsm|state.0111~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sc|winTemp~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sc|winTemp~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sc|winTemp~1 .extended_lut = "off";
defparam \sc|winTemp~1 .lut_mask = 64'h0000000033333333;
defparam \sc|winTemp~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y78_N52
dffeas \sc|winTemp (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sc|winTemp~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sc|winTemp~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sc|winTemp~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sc|winTemp .is_wysiwyg = "true";
defparam \sc|winTemp .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y75_N39
cyclonev_lcell_comb \sc|win~feeder (
// Equation(s):
// \sc|win~feeder_combout  = ( \sc|winTemp~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sc|winTemp~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sc|win~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sc|win~feeder .extended_lut = "off";
defparam \sc|win~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sc|win~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y75_N41
dffeas \sc|win (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sc|win~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sc|win~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sc|win .is_wysiwyg = "true";
defparam \sc|win .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y75_N33
cyclonev_lcell_comb \generator|hline_on~0 (
// Equation(s):
// \generator|hline_on~0_combout  = ( \controller|V_Cont [8] & ( !\sc|win~q  & ( (!\controller|V_Cont[9]~DUPLICATE_q  & (!\controller|V_Cont [3] & \controller|V_Cont [4])) ) ) )

	.dataa(!\controller|V_Cont[9]~DUPLICATE_q ),
	.datab(!\controller|V_Cont [3]),
	.datac(!\controller|V_Cont [4]),
	.datad(gnd),
	.datae(!\controller|V_Cont [8]),
	.dataf(!\sc|win~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\generator|hline_on~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \generator|hline_on~0 .extended_lut = "off";
defparam \generator|hline_on~0 .lut_mask = 64'h0000080800000000;
defparam \generator|hline_on~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N0
cyclonev_lcell_comb \generator|hline_on~1 (
// Equation(s):
// \generator|hline_on~1_combout  = ( \controller|V_Cont [2] & ( \generator|hline_on~0_combout  & ( (!\controller|V_Cont [1] & (!\controller|V_Cont [0] & \controller|LessThan6~0_combout )) ) ) ) # ( !\controller|V_Cont [2] & ( \generator|hline_on~0_combout  
// & ( (\controller|V_Cont [1] & (\controller|V_Cont [0] & \controller|LessThan6~0_combout )) ) ) )

	.dataa(!\controller|V_Cont [1]),
	.datab(!\controller|V_Cont [0]),
	.datac(gnd),
	.datad(!\controller|LessThan6~0_combout ),
	.datae(!\controller|V_Cont [2]),
	.dataf(!\generator|hline_on~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\generator|hline_on~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \generator|hline_on~1 .extended_lut = "off";
defparam \generator|hline_on~1 .lut_mask = 64'h0000000000110088;
defparam \generator|hline_on~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y76_N2
dffeas \generator|hline_on (
	.clk(\nclk|clk25~q ),
	.d(\generator|hline_on~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\generator|hline_on~q ),
	.prn(vcc));
// synopsys translate_off
defparam \generator|hline_on .is_wysiwyg = "true";
defparam \generator|hline_on .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N12
cyclonev_lcell_comb \ms|LessThan2~0 (
// Equation(s):
// \ms|LessThan2~0_combout  = ( \controller|V_Cont [3] & ( (\controller|V_Cont [4] & \controller|V_Cont [5]) ) )

	.dataa(!\controller|V_Cont [4]),
	.datab(gnd),
	.datac(!\controller|V_Cont [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|V_Cont [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ms|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ms|LessThan2~0 .extended_lut = "off";
defparam \ms|LessThan2~0 .lut_mask = 64'h0000000005050505;
defparam \ms|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N45
cyclonev_lcell_comb \ms|always0~1 (
// Equation(s):
// \ms|always0~1_combout  = ( \ms|LessThan2~0_combout  & ( (!\controller|V_Cont[9]~DUPLICATE_q  & (!\controller|V_Cont [7] & (!\controller|V_Cont [8] & \controller|V_Cont [6]))) ) ) # ( !\ms|LessThan2~0_combout  & ( (!\controller|V_Cont[9]~DUPLICATE_q  & 
// (\controller|V_Cont [7] & (!\controller|V_Cont [8] & !\controller|V_Cont [6]))) ) )

	.dataa(!\controller|V_Cont[9]~DUPLICATE_q ),
	.datab(!\controller|V_Cont [7]),
	.datac(!\controller|V_Cont [8]),
	.datad(!\controller|V_Cont [6]),
	.datae(gnd),
	.dataf(!\ms|LessThan2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ms|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ms|always0~1 .extended_lut = "off";
defparam \ms|always0~1 .lut_mask = 64'h2000200000800080;
defparam \ms|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N39
cyclonev_lcell_comb \sp|LessThan6~0 (
// Equation(s):
// \sp|LessThan6~0_combout  = ( \controller|V_Cont [2] ) # ( !\controller|V_Cont [2] & ( (\controller|V_Cont [1]) # (\controller|V_Cont [0]) ) )

	.dataa(!\controller|V_Cont [0]),
	.datab(gnd),
	.datac(!\controller|V_Cont [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|V_Cont [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|LessThan6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|LessThan6~0 .extended_lut = "off";
defparam \sp|LessThan6~0 .lut_mask = 64'h5F5F5F5FFFFFFFFF;
defparam \sp|LessThan6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N48
cyclonev_lcell_comb \sp|sprite[0]~1 (
// Equation(s):
// \sp|sprite[0]~1_combout  = ( \controller|V_Cont [4] & ( \sp|LessThan6~0_combout  & ( (!\controller|V_Cont [7] & (\controller|V_Cont [5] & \controller|V_Cont [6])) # (\controller|V_Cont [7] & (!\controller|V_Cont [5] & !\controller|V_Cont [6])) ) ) ) # ( 
// !\controller|V_Cont [4] & ( \sp|LessThan6~0_combout  & ( (!\controller|V_Cont [7] & (\controller|V_Cont [3] & (\controller|V_Cont [5] & \controller|V_Cont [6]))) # (\controller|V_Cont [7] & (!\controller|V_Cont [6] & ((!\controller|V_Cont [3]) # 
// (!\controller|V_Cont [5])))) ) ) ) # ( \controller|V_Cont [4] & ( !\sp|LessThan6~0_combout  & ( (!\controller|V_Cont [7] & (\controller|V_Cont [5] & \controller|V_Cont [6])) # (\controller|V_Cont [7] & (!\controller|V_Cont [5] & !\controller|V_Cont [6])) 
// ) ) ) # ( !\controller|V_Cont [4] & ( !\sp|LessThan6~0_combout  & ( (\controller|V_Cont [7] & !\controller|V_Cont [6]) ) ) )

	.dataa(!\controller|V_Cont [3]),
	.datab(!\controller|V_Cont [7]),
	.datac(!\controller|V_Cont [5]),
	.datad(!\controller|V_Cont [6]),
	.datae(!\controller|V_Cont [4]),
	.dataf(!\sp|LessThan6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|sprite[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|sprite[0]~1 .extended_lut = "off";
defparam \sp|sprite[0]~1 .lut_mask = 64'h3300300C3204300C;
defparam \sp|sprite[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y78_N8
dffeas \ran|randnumTemp[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ran|randnumTemp~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ran|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ran|randnumTemp [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ran|randnumTemp[1] .is_wysiwyg = "true";
defparam \ran|randnumTemp[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N51
cyclonev_lcell_comb \ms|LessThan0~0 (
// Equation(s):
// \ms|LessThan0~0_combout  = ( !\controller|H_Cont [5] & ( (!\controller|H_Cont [4] & ((!\controller|H_Cont [3]) # ((!\controller|H_Cont [1] & !\controller|H_Cont [2])))) ) )

	.dataa(!\controller|H_Cont [4]),
	.datab(!\controller|H_Cont [3]),
	.datac(!\controller|H_Cont [1]),
	.datad(!\controller|H_Cont [2]),
	.datae(gnd),
	.dataf(!\controller|H_Cont [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ms|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ms|LessThan0~0 .extended_lut = "off";
defparam \ms|LessThan0~0 .lut_mask = 64'hA888A88800000000;
defparam \ms|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N27
cyclonev_lcell_comb \sp|always0~0 (
// Equation(s):
// \sp|always0~0_combout  = ( !\controller|H_Cont [8] & ( \ms|LessThan0~0_combout  & ( (\controller|H_Cont [9] & (\controller|H_Cont [7] & !\controller|H_Cont [6])) ) ) ) # ( !\controller|H_Cont [8] & ( !\ms|LessThan0~0_combout  & ( (\controller|H_Cont [9] & 
// (!\controller|H_Cont [7] & \controller|H_Cont [6])) ) ) )

	.dataa(!\controller|H_Cont [9]),
	.datab(!\controller|H_Cont [7]),
	.datac(!\controller|H_Cont [6]),
	.datad(gnd),
	.datae(!\controller|H_Cont [8]),
	.dataf(!\ms|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|always0~0 .extended_lut = "off";
defparam \sp|always0~0 .lut_mask = 64'h0404000010100000;
defparam \sp|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N33
cyclonev_lcell_comb \ms|always0~0 (
// Equation(s):
// \ms|always0~0_combout  = ( \controller|H_Cont [8] & ( \ms|LessThan0~0_combout  & ( (!\controller|H_Cont [9] & (!\controller|H_Cont [7] & \controller|H_Cont [6])) ) ) ) # ( \controller|H_Cont [8] & ( !\ms|LessThan0~0_combout  & ( (!\controller|H_Cont [9] & 
// (!\controller|H_Cont [7] & !\controller|H_Cont [6])) ) ) )

	.dataa(!\controller|H_Cont [9]),
	.datab(!\controller|H_Cont [7]),
	.datac(!\controller|H_Cont [6]),
	.datad(gnd),
	.datae(!\controller|H_Cont [8]),
	.dataf(!\ms|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ms|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ms|always0~0 .extended_lut = "off";
defparam \ms|always0~0 .lut_mask = 64'h0000808000000808;
defparam \ms|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N57
cyclonev_lcell_comb \sp|sprite[0]~0 (
// Equation(s):
// \sp|sprite[0]~0_combout  = ( \sp|always0~0_combout  & ( \ms|always0~0_combout  & ( (!\ran|randnumTemp [2] & (!\ran|randnumTemp [1] $ (!\ran|randnumTemp [0]))) ) ) ) # ( !\sp|always0~0_combout  & ( \ms|always0~0_combout  & ( (!\ran|randnumTemp [2] & 
// (!\ran|randnumTemp [1] & \ran|randnumTemp [0])) ) ) ) # ( \sp|always0~0_combout  & ( !\ms|always0~0_combout  & ( (!\ran|randnumTemp [2] & (\ran|randnumTemp [1] & !\ran|randnumTemp [0])) ) ) )

	.dataa(!\ran|randnumTemp [2]),
	.datab(gnd),
	.datac(!\ran|randnumTemp [1]),
	.datad(!\ran|randnumTemp [0]),
	.datae(!\sp|always0~0_combout ),
	.dataf(!\ms|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|sprite[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|sprite[0]~0 .extended_lut = "off";
defparam \sp|sprite[0]~0 .lut_mask = 64'h00000A0000A00AA0;
defparam \sp|sprite[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y76_N5
dffeas \controller|V_Cont[9] (
	.clk(\nclk|clk25~q ),
	.d(\controller|V_Cont[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\controller|LessThan6~1_combout ),
	.sload(gnd),
	.ena(\controller|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|V_Cont [9]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|V_Cont[9] .is_wysiwyg = "true";
defparam \controller|V_Cont[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y78_N1
dffeas \ran|randnumTemp[2]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ran|randnumTemp~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ran|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ran|randnumTemp[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ran|randnumTemp[2]~DUPLICATE .is_wysiwyg = "true";
defparam \ran|randnumTemp[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y76_N54
cyclonev_lcell_comb \sp|sprite[0]~3 (
// Equation(s):
// \sp|sprite[0]~3_combout  = ( \ran|randnumTemp [1] & ( (!\controller|V_Cont [9] & (\controller|V_Cont [8] & ((\ran|randnumTemp [0]) # (\ran|randnumTemp[2]~DUPLICATE_q )))) ) ) # ( !\ran|randnumTemp [1] & ( (!\controller|V_Cont [9] & (\controller|V_Cont [8] 
// & ((!\ran|randnumTemp [0]) # (\ran|randnumTemp[2]~DUPLICATE_q )))) ) )

	.dataa(!\controller|V_Cont [9]),
	.datab(!\controller|V_Cont [8]),
	.datac(!\ran|randnumTemp[2]~DUPLICATE_q ),
	.datad(!\ran|randnumTemp [0]),
	.datae(!\ran|randnumTemp [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|sprite[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|sprite[0]~3 .extended_lut = "off";
defparam \sp|sprite[0]~3 .lut_mask = 64'h2202022222020222;
defparam \sp|sprite[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N0
cyclonev_lcell_comb \sp|sprite[0]~2 (
// Equation(s):
// \sp|sprite[0]~2_combout  = ( \sp|always0~0_combout  & ( \ms|always0~0_combout  & ( (!\ran|randnumTemp [0] & (!\ran|randnumTemp [1] & \ran|randnumTemp [2])) # (\ran|randnumTemp [0] & (\ran|randnumTemp [1] & !\ran|randnumTemp [2])) ) ) ) # ( 
// !\sp|always0~0_combout  & ( \ms|always0~0_combout  & ( (\ran|randnumTemp [0] & (\ran|randnumTemp [1] & !\ran|randnumTemp [2])) ) ) ) # ( \sp|always0~0_combout  & ( !\ms|always0~0_combout  & ( (!\ran|randnumTemp [0] & (!\ran|randnumTemp [1] & 
// \ran|randnumTemp [2])) ) ) )

	.dataa(gnd),
	.datab(!\ran|randnumTemp [0]),
	.datac(!\ran|randnumTemp [1]),
	.datad(!\ran|randnumTemp [2]),
	.datae(!\sp|always0~0_combout ),
	.dataf(!\ms|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|sprite[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|sprite[0]~2 .extended_lut = "off";
defparam \sp|sprite[0]~2 .lut_mask = 64'h000000C0030003C0;
defparam \sp|sprite[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y76_N42
cyclonev_lcell_comb \sp|sprite[0]~4 (
// Equation(s):
// \sp|sprite[0]~4_combout  = ( \sp|sprite[0]~3_combout  & ( \sp|sprite[0]~2_combout  & ( (\crn|Equal0~0_combout  & (((\ms|always0~1_combout  & \sp|sprite[0]~0_combout )) # (\sp|sprite[0]~1_combout ))) ) ) ) # ( !\sp|sprite[0]~3_combout  & ( 
// \sp|sprite[0]~2_combout  & ( (\ms|always0~1_combout  & (\sp|sprite[0]~0_combout  & \crn|Equal0~0_combout )) ) ) ) # ( \sp|sprite[0]~3_combout  & ( !\sp|sprite[0]~2_combout  & ( (\ms|always0~1_combout  & (\sp|sprite[0]~0_combout  & \crn|Equal0~0_combout )) 
// ) ) ) # ( !\sp|sprite[0]~3_combout  & ( !\sp|sprite[0]~2_combout  & ( (\ms|always0~1_combout  & (\sp|sprite[0]~0_combout  & \crn|Equal0~0_combout )) ) ) )

	.dataa(!\ms|always0~1_combout ),
	.datab(!\sp|sprite[0]~1_combout ),
	.datac(!\sp|sprite[0]~0_combout ),
	.datad(!\crn|Equal0~0_combout ),
	.datae(!\sp|sprite[0]~3_combout ),
	.dataf(!\sp|sprite[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|sprite[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|sprite[0]~4 .extended_lut = "off";
defparam \sp|sprite[0]~4 .lut_mask = 64'h0005000500050037;
defparam \sp|sprite[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y76_N50
dffeas \sp|enable (
	.clk(\nclk|clk25~q ),
	.d(gnd),
	.asdata(\sp|sprite[0]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sp|enable~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sp|enable .is_wysiwyg = "true";
defparam \sp|enable .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N15
cyclonev_lcell_comb \comp|LessThan1~0 (
// Equation(s):
// \comp|LessThan1~0_combout  = ( \controller|LessThan6~0_combout  & ( (\controller|V_Cont [4] & (\controller|V_Cont [8] & ((\sp|LessThan6~0_combout ) # (\controller|V_Cont [3])))) ) ) # ( !\controller|LessThan6~0_combout  & ( \controller|V_Cont [8] ) )

	.dataa(!\controller|V_Cont [4]),
	.datab(!\controller|V_Cont [3]),
	.datac(!\controller|V_Cont [8]),
	.datad(!\sp|LessThan6~0_combout ),
	.datae(gnd),
	.dataf(!\controller|LessThan6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comp|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comp|LessThan1~0 .extended_lut = "off";
defparam \comp|LessThan1~0 .lut_mask = 64'h0F0F0F0F01050105;
defparam \comp|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N24
cyclonev_lcell_comb \comp|LessThan0~0 (
// Equation(s):
// \comp|LessThan0~0_combout  = ( \controller|V_Cont [1] & ( (\controller|V_Cont [5] & (((\controller|V_Cont [3]) # (\controller|V_Cont [2])) # (\controller|V_Cont [4]))) ) ) # ( !\controller|V_Cont [1] & ( (\controller|V_Cont [5] & ((\controller|V_Cont [3]) 
// # (\controller|V_Cont [4]))) ) )

	.dataa(!\controller|V_Cont [5]),
	.datab(!\controller|V_Cont [4]),
	.datac(!\controller|V_Cont [2]),
	.datad(!\controller|V_Cont [3]),
	.datae(gnd),
	.dataf(!\controller|V_Cont [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comp|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comp|LessThan0~0 .extended_lut = "off";
defparam \comp|LessThan0~0 .lut_mask = 64'h1155115515551555;
defparam \comp|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N54
cyclonev_lcell_comb \comp|LessThan0~1 (
// Equation(s):
// \comp|LessThan0~1_combout  = ( !\controller|V_Cont [7] & ( (!\controller|V_Cont[9]~DUPLICATE_q  & (!\controller|V_Cont [8] & (!\comp|LessThan0~0_combout  & !\controller|V_Cont [6]))) ) )

	.dataa(!\controller|V_Cont[9]~DUPLICATE_q ),
	.datab(!\controller|V_Cont [8]),
	.datac(!\comp|LessThan0~0_combout ),
	.datad(!\controller|V_Cont [6]),
	.datae(gnd),
	.dataf(!\controller|V_Cont [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comp|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comp|LessThan0~1 .extended_lut = "off";
defparam \comp|LessThan0~1 .lut_mask = 64'h8000800000000000;
defparam \comp|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y75_N48
cyclonev_lcell_comb \comp|slc_on~1 (
// Equation(s):
// \comp|slc_on~1_combout  = ( !\comp|LessThan0~1_combout  & ( !\ctn|enable [2] & ( (!\controller|V_Cont[9]~DUPLICATE_q  & (\ctn|enable [0] & (!\comp|LessThan1~0_combout  & !\ctn|enable [1]))) ) ) )

	.dataa(!\controller|V_Cont[9]~DUPLICATE_q ),
	.datab(!\ctn|enable [0]),
	.datac(!\comp|LessThan1~0_combout ),
	.datad(!\ctn|enable [1]),
	.datae(!\comp|LessThan0~1_combout ),
	.dataf(!\ctn|enable [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comp|slc_on~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comp|slc_on~1 .extended_lut = "off";
defparam \comp|slc_on~1 .lut_mask = 64'h2000000000000000;
defparam \comp|slc_on~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N18
cyclonev_lcell_comb \comp|always0~3 (
// Equation(s):
// \comp|always0~3_combout  = ( \controller|H_Cont [2] & ( (\controller|H_Cont [3] & ((\controller|H_Cont [0]) # (\controller|H_Cont [1]))) ) )

	.dataa(!\controller|H_Cont [1]),
	.datab(!\controller|H_Cont [0]),
	.datac(gnd),
	.datad(!\controller|H_Cont [3]),
	.datae(gnd),
	.dataf(!\controller|H_Cont [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comp|always0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comp|always0~3 .extended_lut = "off";
defparam \comp|always0~3 .lut_mask = 64'h0000000000770077;
defparam \comp|always0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N36
cyclonev_lcell_comb \comp|always0~4 (
// Equation(s):
// \comp|always0~4_combout  = ( \comp|always0~3_combout  & ( \controller|H_Cont [7] ) ) # ( !\comp|always0~3_combout  & ( (\controller|H_Cont [7] & (((\controller|H_Cont [5]) # (\controller|H_Cont [6])) # (\controller|H_Cont [4]))) ) )

	.dataa(!\controller|H_Cont [4]),
	.datab(!\controller|H_Cont [6]),
	.datac(!\controller|H_Cont [7]),
	.datad(!\controller|H_Cont [5]),
	.datae(gnd),
	.dataf(!\comp|always0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comp|always0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comp|always0~4 .extended_lut = "off";
defparam \comp|always0~4 .lut_mask = 64'h070F070F0F0F0F0F;
defparam \comp|always0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y75_N21
cyclonev_lcell_comb \generator2|vline_on~1 (
// Equation(s):
// \generator2|vline_on~1_combout  = ( \controller|H_Cont [6] & ( (\controller|H_Cont [8] & \controller|H_Cont [7]) ) )

	.dataa(!\controller|H_Cont [8]),
	.datab(!\controller|H_Cont [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|H_Cont [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\generator2|vline_on~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \generator2|vline_on~1 .extended_lut = "off";
defparam \generator2|vline_on~1 .lut_mask = 64'h0000000011111111;
defparam \generator2|vline_on~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y75_N57
cyclonev_lcell_comb \comp|slc_on~4 (
// Equation(s):
// \comp|slc_on~4_combout  = ( \controller|Equal0~0_combout  & ( (!\controller|H_Cont [9] & ((\comp|always0~4_combout ) # (\controller|H_Cont [8]))) ) ) # ( !\controller|Equal0~0_combout  & ( (!\controller|H_Cont [9] & (!\generator2|vline_on~1_combout  & 
// ((\comp|always0~4_combout ) # (\controller|H_Cont [8])))) ) )

	.dataa(!\controller|H_Cont [8]),
	.datab(!\controller|H_Cont [9]),
	.datac(!\comp|always0~4_combout ),
	.datad(!\generator2|vline_on~1_combout ),
	.datae(gnd),
	.dataf(!\controller|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comp|slc_on~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comp|slc_on~4 .extended_lut = "off";
defparam \comp|slc_on~4 .lut_mask = 64'h4C004C004C4C4C4C;
defparam \comp|slc_on~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y75_N36
cyclonev_lcell_comb \generator2|vline_on~0 (
// Equation(s):
// \generator2|vline_on~0_combout  = ( !\controller|H_Cont [5] & ( (!\controller|H_Cont [4] & !\controller|H_Cont [3]) ) )

	.dataa(gnd),
	.datab(!\controller|H_Cont [4]),
	.datac(!\controller|H_Cont [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|H_Cont [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\generator2|vline_on~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \generator2|vline_on~0 .extended_lut = "off";
defparam \generator2|vline_on~0 .lut_mask = 64'hC0C0C0C000000000;
defparam \generator2|vline_on~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y75_N24
cyclonev_lcell_comb \comp|always0~0 (
// Equation(s):
// \comp|always0~0_combout  = ( \controller|H_Cont [1] & ( (\generator2|vline_on~1_combout  & ((!\generator2|vline_on~0_combout ) # ((\controller|H_Cont [0] & \controller|H_Cont [2])))) ) ) # ( !\controller|H_Cont [1] & ( (!\generator2|vline_on~0_combout  & 
// \generator2|vline_on~1_combout ) ) )

	.dataa(!\controller|H_Cont [0]),
	.datab(!\controller|H_Cont [2]),
	.datac(!\generator2|vline_on~0_combout ),
	.datad(!\generator2|vline_on~1_combout ),
	.datae(gnd),
	.dataf(!\controller|H_Cont [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comp|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comp|always0~0 .extended_lut = "off";
defparam \comp|always0~0 .lut_mask = 64'h00F000F000F100F1;
defparam \comp|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y75_N33
cyclonev_lcell_comb \comp|always0~1 (
// Equation(s):
// \comp|always0~1_combout  = ( \controller|H_Cont [2] & ( \controller|H_Cont [3] ) ) # ( !\controller|H_Cont [2] & ( (\controller|H_Cont [3] & ((\controller|H_Cont [1]) # (\controller|H_Cont [0]))) ) )

	.dataa(!\controller|H_Cont [0]),
	.datab(gnd),
	.datac(!\controller|H_Cont [1]),
	.datad(!\controller|H_Cont [3]),
	.datae(gnd),
	.dataf(!\controller|H_Cont [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comp|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comp|always0~1 .extended_lut = "off";
defparam \comp|always0~1 .lut_mask = 64'h005F005F00FF00FF;
defparam \comp|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y75_N45
cyclonev_lcell_comb \comp|always0~2 (
// Equation(s):
// \comp|always0~2_combout  = ( !\controller|H_Cont [6] & ( (!\comp|always0~1_combout  & (!\controller|H_Cont [5] & (!\controller|H_Cont [7] & !\controller|H_Cont [4]))) ) )

	.dataa(!\comp|always0~1_combout ),
	.datab(!\controller|H_Cont [5]),
	.datac(!\controller|H_Cont [7]),
	.datad(!\controller|H_Cont [4]),
	.datae(gnd),
	.dataf(!\controller|H_Cont [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comp|always0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comp|always0~2 .extended_lut = "off";
defparam \comp|always0~2 .lut_mask = 64'h8000800000000000;
defparam \comp|always0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y75_N54
cyclonev_lcell_comb \comp|slc_on~3 (
// Equation(s):
// \comp|slc_on~3_combout  = ( !\ctn|enable [0] & ( (!\controller|H_Cont [9] & (((\comp|always0~0_combout )))) # (\controller|H_Cont [9] & ((!\controller|H_Cont [8]) # ((\comp|always0~2_combout )))) ) )

	.dataa(!\controller|H_Cont [8]),
	.datab(!\controller|H_Cont [9]),
	.datac(!\comp|always0~0_combout ),
	.datad(!\comp|always0~2_combout ),
	.datae(gnd),
	.dataf(!\ctn|enable [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comp|slc_on~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comp|slc_on~3 .extended_lut = "off";
defparam \comp|slc_on~3 .lut_mask = 64'h2E3F2E3F00000000;
defparam \comp|slc_on~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y78_N36
cyclonev_lcell_comb \comp|LessThan7~0 (
// Equation(s):
// \comp|LessThan7~0_combout  = ( !\controller|V_Cont [3] & ( \controller|V_Cont [1] & ( (!\controller|V_Cont [0]) # (!\controller|V_Cont [2]) ) ) ) # ( !\controller|V_Cont [3] & ( !\controller|V_Cont [1] ) )

	.dataa(gnd),
	.datab(!\controller|V_Cont [0]),
	.datac(!\controller|V_Cont [2]),
	.datad(gnd),
	.datae(!\controller|V_Cont [3]),
	.dataf(!\controller|V_Cont [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comp|LessThan7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comp|LessThan7~0 .extended_lut = "off";
defparam \comp|LessThan7~0 .lut_mask = 64'hFFFF0000FCFC0000;
defparam \comp|LessThan7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N42
cyclonev_lcell_comb \comp|LessThan7~1 (
// Equation(s):
// \comp|LessThan7~1_combout  = ( \controller|LessThan6~0_combout  & ( \comp|LessThan7~0_combout  & ( !\controller|V_Cont[9]~DUPLICATE_q  ) ) ) # ( !\controller|LessThan6~0_combout  & ( \comp|LessThan7~0_combout  & ( (!\controller|V_Cont[9]~DUPLICATE_q  & 
// !\controller|V_Cont [8]) ) ) ) # ( \controller|LessThan6~0_combout  & ( !\comp|LessThan7~0_combout  & ( (!\controller|V_Cont[9]~DUPLICATE_q  & ((!\controller|V_Cont [4]) # (!\controller|V_Cont [8]))) ) ) ) # ( !\controller|LessThan6~0_combout  & ( 
// !\comp|LessThan7~0_combout  & ( (!\controller|V_Cont[9]~DUPLICATE_q  & !\controller|V_Cont [8]) ) ) )

	.dataa(gnd),
	.datab(!\controller|V_Cont [4]),
	.datac(!\controller|V_Cont[9]~DUPLICATE_q ),
	.datad(!\controller|V_Cont [8]),
	.datae(!\controller|LessThan6~0_combout ),
	.dataf(!\comp|LessThan7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comp|LessThan7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comp|LessThan7~1 .extended_lut = "off";
defparam \comp|LessThan7~1 .lut_mask = 64'hF000F0C0F000F0F0;
defparam \comp|LessThan7~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y75_N0
cyclonev_lcell_comb \comp|slc_on~0 (
// Equation(s):
// \comp|slc_on~0_combout  = ( !\comp|LessThan7~1_combout  & ( \ctn|enable [2] & ( (!\controller|V_Cont[9]~DUPLICATE_q  & !\ctn|enable [1]) ) ) ) # ( \comp|LessThan7~1_combout  & ( !\ctn|enable [2] & ( (!\comp|LessThan0~1_combout  & 
// (!\controller|V_Cont[9]~DUPLICATE_q  & (!\comp|LessThan1~0_combout  & \ctn|enable [1]))) ) ) ) # ( !\comp|LessThan7~1_combout  & ( !\ctn|enable [2] & ( (!\comp|LessThan0~1_combout  & (!\controller|V_Cont[9]~DUPLICATE_q  & (!\comp|LessThan1~0_combout  & 
// \ctn|enable [1]))) ) ) )

	.dataa(!\comp|LessThan0~1_combout ),
	.datab(!\controller|V_Cont[9]~DUPLICATE_q ),
	.datac(!\comp|LessThan1~0_combout ),
	.datad(!\ctn|enable [1]),
	.datae(!\comp|LessThan7~1_combout ),
	.dataf(!\ctn|enable [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comp|slc_on~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comp|slc_on~0 .extended_lut = "off";
defparam \comp|slc_on~0 .lut_mask = 64'h00800080CC000000;
defparam \comp|slc_on~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y75_N15
cyclonev_lcell_comb \comp|slc_on~2 (
// Equation(s):
// \comp|slc_on~2_combout  = ( \ctn|enable [0] & ( (!\comp|LessThan7~1_combout  & (!\ctn|enable [2] & (\ctn|enable [1] & !\controller|V_Cont[9]~DUPLICATE_q ))) ) )

	.dataa(!\comp|LessThan7~1_combout ),
	.datab(!\ctn|enable [2]),
	.datac(!\ctn|enable [1]),
	.datad(!\controller|V_Cont[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\ctn|enable [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comp|slc_on~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comp|slc_on~2 .extended_lut = "off";
defparam \comp|slc_on~2 .lut_mask = 64'h0000000008000800;
defparam \comp|slc_on~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y75_N6
cyclonev_lcell_comb \comp|slc_on~5 (
// Equation(s):
// \comp|slc_on~5_combout  = ( \comp|slc_on~0_combout  & ( \comp|slc_on~2_combout  & ( (!\sc|win~q  & ((\comp|slc_on~3_combout ) # (\comp|slc_on~4_combout ))) ) ) ) # ( !\comp|slc_on~0_combout  & ( \comp|slc_on~2_combout  & ( (\comp|slc_on~4_combout  & 
// !\sc|win~q ) ) ) ) # ( \comp|slc_on~0_combout  & ( !\comp|slc_on~2_combout  & ( (!\sc|win~q  & (((\comp|slc_on~1_combout  & \comp|slc_on~4_combout )) # (\comp|slc_on~3_combout ))) ) ) ) # ( !\comp|slc_on~0_combout  & ( !\comp|slc_on~2_combout  & ( 
// (\comp|slc_on~1_combout  & (\comp|slc_on~4_combout  & !\sc|win~q )) ) ) )

	.dataa(!\comp|slc_on~1_combout ),
	.datab(!\comp|slc_on~4_combout ),
	.datac(!\comp|slc_on~3_combout ),
	.datad(!\sc|win~q ),
	.datae(!\comp|slc_on~0_combout ),
	.dataf(!\comp|slc_on~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comp|slc_on~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comp|slc_on~5 .extended_lut = "off";
defparam \comp|slc_on~5 .lut_mask = 64'h11001F0033003F00;
defparam \comp|slc_on~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y75_N8
dffeas \comp|slc_on (
	.clk(\nclk|clk25~q ),
	.d(\comp|slc_on~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp|slc_on~q ),
	.prn(vcc));
// synopsys translate_off
defparam \comp|slc_on .is_wysiwyg = "true";
defparam \comp|slc_on .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y76_N12
cyclonev_lcell_comb \ms|always0~2 (
// Equation(s):
// \ms|always0~2_combout  = ( \ms|always0~1_combout  & ( \ms|always0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ms|always0~1_combout ),
	.dataf(!\ms|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ms|always0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ms|always0~2 .extended_lut = "off";
defparam \ms|always0~2 .lut_mask = 64'h000000000000FFFF;
defparam \ms|always0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y76_N50
dffeas \ms|enable (
	.clk(\nclk|clk25~q ),
	.d(gnd),
	.asdata(\ms|always0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fsm|state.1000~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ms|enable~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ms|enable .is_wysiwyg = "true";
defparam \ms|enable .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y75_N27
cyclonev_lcell_comb \generator2|vline_on~2 (
// Equation(s):
// \generator2|vline_on~2_combout  = ( !\sc|win~q  & ( (!\controller|H_Cont [9] & ((!\controller|H_Cont [0] & (\controller|H_Cont [2] & !\controller|H_Cont [1])) # (\controller|H_Cont [0] & (!\controller|H_Cont [2] & \controller|H_Cont [1])))) ) )

	.dataa(!\controller|H_Cont [0]),
	.datab(!\controller|H_Cont [2]),
	.datac(!\controller|H_Cont [9]),
	.datad(!\controller|H_Cont [1]),
	.datae(gnd),
	.dataf(!\sc|win~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\generator2|vline_on~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \generator2|vline_on~2 .extended_lut = "off";
defparam \generator2|vline_on~2 .lut_mask = 64'h2040204000000000;
defparam \generator2|vline_on~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y75_N12
cyclonev_lcell_comb \generator2|vline_on~3 (
// Equation(s):
// \generator2|vline_on~3_combout  = ( \generator2|vline_on~2_combout  & ( (\generator2|vline_on~0_combout  & \generator2|vline_on~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\generator2|vline_on~0_combout ),
	.datad(!\generator2|vline_on~1_combout ),
	.datae(gnd),
	.dataf(!\generator2|vline_on~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\generator2|vline_on~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \generator2|vline_on~3 .extended_lut = "off";
defparam \generator2|vline_on~3 .lut_mask = 64'h00000000000F000F;
defparam \generator2|vline_on~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y75_N14
dffeas \generator2|vline_on (
	.clk(\nclk|clk25~q ),
	.d(\generator2|vline_on~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\generator2|vline_on~q ),
	.prn(vcc));
// synopsys translate_off
defparam \generator2|vline_on .is_wysiwyg = "true";
defparam \generator2|vline_on .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y75_N51
cyclonev_lcell_comb \selectd|seleccion[0]~2 (
// Equation(s):
// \selectd|seleccion[0]~2_combout  = ( \generator2|vline_on~q  & ( \crn|doneTemp~q  ) ) # ( !\generator2|vline_on~q  & ( \crn|doneTemp~q  & ( (!\comp|slc_on~q ) # ((\ms|enable~q  & !\crn2|doneTemp~q )) ) ) ) # ( \generator2|vline_on~q  & ( !\crn|doneTemp~q  
// ) ) # ( !\generator2|vline_on~q  & ( !\crn|doneTemp~q  & ( (!\sp|enable~q  & ((!\comp|slc_on~q ) # ((\ms|enable~q  & !\crn2|doneTemp~q )))) ) ) )

	.dataa(!\sp|enable~q ),
	.datab(!\comp|slc_on~q ),
	.datac(!\ms|enable~q ),
	.datad(!\crn2|doneTemp~q ),
	.datae(!\generator2|vline_on~q ),
	.dataf(!\crn|doneTemp~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\selectd|seleccion[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \selectd|seleccion[0]~2 .extended_lut = "off";
defparam \selectd|seleccion[0]~2 .lut_mask = 64'h8A88FFFFCFCCFFFF;
defparam \selectd|seleccion[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N39
cyclonev_lcell_comb \controller|LessThan0~0 (
// Equation(s):
// \controller|LessThan0~0_combout  = ( \controller|H_Cont [2] & ( (!\controller|H_Cont [4] & (!\controller|H_Cont [6] & (!\controller|H_Cont [3] & !\controller|H_Cont [5]))) ) ) # ( !\controller|H_Cont [2] & ( (!\controller|H_Cont [4] & (!\controller|H_Cont 
// [6] & !\controller|H_Cont [5])) ) )

	.dataa(!\controller|H_Cont [4]),
	.datab(!\controller|H_Cont [6]),
	.datac(!\controller|H_Cont [3]),
	.datad(!\controller|H_Cont [5]),
	.datae(gnd),
	.dataf(!\controller|H_Cont [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|LessThan0~0 .extended_lut = "off";
defparam \controller|LessThan0~0 .lut_mask = 64'h8800880080008000;
defparam \controller|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N21
cyclonev_lcell_comb \controller|mVGA_R~1 (
// Equation(s):
// \controller|mVGA_R~1_combout  = ( \controller|LessThan0~0_combout  & ( (!\controller|H_Cont [8] & ((\controller|H_Cont [9]))) # (\controller|H_Cont [8] & ((!\controller|H_Cont [7]) # (!\controller|H_Cont [9]))) ) ) # ( !\controller|LessThan0~0_combout  & 
// ( (!\controller|H_Cont [8] & ((\controller|H_Cont [9]) # (\controller|H_Cont [7]))) # (\controller|H_Cont [8] & ((!\controller|H_Cont [9]))) ) )

	.dataa(!\controller|H_Cont [8]),
	.datab(gnd),
	.datac(!\controller|H_Cont [7]),
	.datad(!\controller|H_Cont [9]),
	.datae(gnd),
	.dataf(!\controller|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|mVGA_R~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|mVGA_R~1 .extended_lut = "off";
defparam \controller|mVGA_R~1 .lut_mask = 64'h5FAA5FAA55FA55FA;
defparam \controller|mVGA_R~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y75_N30
cyclonev_lcell_comb \selectd|seleccion[2]~0 (
// Equation(s):
// \selectd|seleccion[2]~0_combout  = ( \sp|enable~q  & ( \crn|doneTemp~q  & ( (!\generator2|vline_on~q  & (!\generator|hline_on~q  & ((!\ms|enable~q ) # (\crn2|doneTemp~q )))) ) ) ) # ( !\sp|enable~q  & ( \crn|doneTemp~q  & ( (!\generator2|vline_on~q  & 
// (!\generator|hline_on~q  & ((!\ms|enable~q ) # (\crn2|doneTemp~q )))) ) ) ) # ( !\sp|enable~q  & ( !\crn|doneTemp~q  & ( (!\generator2|vline_on~q  & (!\generator|hline_on~q  & ((!\ms|enable~q ) # (\crn2|doneTemp~q )))) ) ) )

	.dataa(!\generator2|vline_on~q ),
	.datab(!\ms|enable~q ),
	.datac(!\crn2|doneTemp~q ),
	.datad(!\generator|hline_on~q ),
	.datae(!\sp|enable~q ),
	.dataf(!\crn|doneTemp~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\selectd|seleccion[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \selectd|seleccion[2]~0 .extended_lut = "off";
defparam \selectd|seleccion[2]~0 .lut_mask = 64'h8A0000008A008A00;
defparam \selectd|seleccion[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y75_N12
cyclonev_lcell_comb \selectd|seleccion[1]~1 (
// Equation(s):
// \selectd|seleccion[1]~1_combout  = ( \ms|enable~q  & ( \crn|doneTemp~q  & ( (!\generator2|vline_on~q  & (!\generator|hline_on~q  & !\crn2|doneTemp~q )) ) ) ) # ( \ms|enable~q  & ( !\crn|doneTemp~q  & ( (!\generator2|vline_on~q  & (!\generator|hline_on~q  
// & ((!\crn2|doneTemp~q ) # (\sp|enable~q )))) ) ) ) # ( !\ms|enable~q  & ( !\crn|doneTemp~q  & ( (!\generator2|vline_on~q  & (!\generator|hline_on~q  & \sp|enable~q )) ) ) )

	.dataa(!\generator2|vline_on~q ),
	.datab(!\generator|hline_on~q ),
	.datac(!\crn2|doneTemp~q ),
	.datad(!\sp|enable~q ),
	.datae(!\ms|enable~q ),
	.dataf(!\crn|doneTemp~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\selectd|seleccion[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \selectd|seleccion[1]~1 .extended_lut = "off";
defparam \selectd|seleccion[1]~1 .lut_mask = 64'h0088808800008080;
defparam \selectd|seleccion[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y78_N31
dffeas \ran|randnumTemp[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\ran|randnumTemp~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ran|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ran|randnumTemp[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ran|randnumTemp[0]~DUPLICATE .is_wysiwyg = "true";
defparam \ran|randnumTemp[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y78_N30
cyclonev_lcell_comb \ms|Add1~17 (
// Equation(s):
// \ms|Add1~17_sumout  = SUM(( \controller|H_Cont [1] ) + ( VCC ) + ( !VCC ))
// \ms|Add1~18  = CARRY(( \controller|H_Cont [1] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|H_Cont [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\ms|Add1~17_sumout ),
	.cout(\ms|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \ms|Add1~17 .extended_lut = "off";
defparam \ms|Add1~17 .lut_mask = 64'h00000000000000FF;
defparam \ms|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y78_N33
cyclonev_lcell_comb \ms|Add1~1 (
// Equation(s):
// \ms|Add1~1_sumout  = SUM(( \controller|H_Cont [2] ) + ( VCC ) + ( \ms|Add1~18  ))
// \ms|Add1~2  = CARRY(( \controller|H_Cont [2] ) + ( VCC ) + ( \ms|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|H_Cont [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ms|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ms|Add1~1_sumout ),
	.cout(\ms|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \ms|Add1~1 .extended_lut = "off";
defparam \ms|Add1~1 .lut_mask = 64'h00000000000000FF;
defparam \ms|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y78_N36
cyclonev_lcell_comb \ms|Add1~5 (
// Equation(s):
// \ms|Add1~5_sumout  = SUM(( \controller|H_Cont [3] ) + ( GND ) + ( \ms|Add1~2  ))
// \ms|Add1~6  = CARRY(( \controller|H_Cont [3] ) + ( GND ) + ( \ms|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|H_Cont [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ms|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ms|Add1~5_sumout ),
	.cout(\ms|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \ms|Add1~5 .extended_lut = "off";
defparam \ms|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \ms|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y78_N39
cyclonev_lcell_comb \ms|Add1~9 (
// Equation(s):
// \ms|Add1~9_sumout  = SUM(( \controller|H_Cont [4] ) + ( VCC ) + ( \ms|Add1~6  ))
// \ms|Add1~10  = CARRY(( \controller|H_Cont [4] ) + ( VCC ) + ( \ms|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|H_Cont [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ms|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ms|Add1~9_sumout ),
	.cout(\ms|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \ms|Add1~9 .extended_lut = "off";
defparam \ms|Add1~9 .lut_mask = 64'h00000000000000FF;
defparam \ms|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y78_N42
cyclonev_lcell_comb \ms|Add1~13 (
// Equation(s):
// \ms|Add1~13_sumout  = SUM(( \controller|H_Cont [5] ) + ( VCC ) + ( \ms|Add1~10  ))
// \ms|Add1~14  = CARRY(( \controller|H_Cont [5] ) + ( VCC ) + ( \ms|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|H_Cont [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ms|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ms|Add1~13_sumout ),
	.cout(\ms|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \ms|Add1~13 .extended_lut = "off";
defparam \ms|Add1~13 .lut_mask = 64'h00000000000000FF;
defparam \ms|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y78_N45
cyclonev_lcell_comb \ms|Add1~21 (
// Equation(s):
// \ms|Add1~21_sumout  = SUM(( \controller|H_Cont [6] ) + ( VCC ) + ( \ms|Add1~14  ))
// \ms|Add1~22  = CARRY(( \controller|H_Cont [6] ) + ( VCC ) + ( \ms|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|H_Cont [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ms|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ms|Add1~21_sumout ),
	.cout(\ms|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \ms|Add1~21 .extended_lut = "off";
defparam \ms|Add1~21 .lut_mask = 64'h00000000000000FF;
defparam \ms|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y78_N48
cyclonev_lcell_comb \ms|Add1~25 (
// Equation(s):
// \ms|Add1~25_sumout  = SUM(( \controller|H_Cont [7] ) + ( VCC ) + ( \ms|Add1~22  ))
// \ms|Add1~26  = CARRY(( \controller|H_Cont [7] ) + ( VCC ) + ( \ms|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|H_Cont [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ms|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ms|Add1~25_sumout ),
	.cout(\ms|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \ms|Add1~25 .extended_lut = "off";
defparam \ms|Add1~25 .lut_mask = 64'h00000000000000FF;
defparam \ms|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y78_N51
cyclonev_lcell_comb \ms|Add1~29 (
// Equation(s):
// \ms|Add1~29_sumout  = SUM(( \controller|H_Cont [8] ) + ( GND ) + ( \ms|Add1~26  ))
// \ms|Add1~30  = CARRY(( \controller|H_Cont [8] ) + ( GND ) + ( \ms|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|H_Cont [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ms|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ms|Add1~29_sumout ),
	.cout(\ms|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \ms|Add1~29 .extended_lut = "off";
defparam \ms|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \ms|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y78_N54
cyclonev_lcell_comb \ms|Add1~33 (
// Equation(s):
// \ms|Add1~33_sumout  = SUM(( \controller|H_Cont [9] ) + ( VCC ) + ( \ms|Add1~30  ))
// \ms|Add1~34  = CARRY(( \controller|H_Cont [9] ) + ( VCC ) + ( \ms|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|H_Cont [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ms|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ms|Add1~33_sumout ),
	.cout(\ms|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \ms|Add1~33 .extended_lut = "off";
defparam \ms|Add1~33 .lut_mask = 64'h00000000000000FF;
defparam \ms|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y78_N57
cyclonev_lcell_comb \ms|Add1~37 (
// Equation(s):
// \ms|Add1~37_sumout  = SUM(( VCC ) + ( GND ) + ( \ms|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ms|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ms|Add1~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ms|Add1~37 .extended_lut = "off";
defparam \ms|Add1~37 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \ms|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y78_N0
cyclonev_lcell_comb \sp|Add6~5 (
// Equation(s):
// \sp|Add6~5_sumout  = SUM(( \controller|H_Cont [1] ) + ( VCC ) + ( !VCC ))
// \sp|Add6~6  = CARRY(( \controller|H_Cont [1] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|H_Cont [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\sp|Add6~5_sumout ),
	.cout(\sp|Add6~6 ),
	.shareout());
// synopsys translate_off
defparam \sp|Add6~5 .extended_lut = "off";
defparam \sp|Add6~5 .lut_mask = 64'h00000000000000FF;
defparam \sp|Add6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y78_N3
cyclonev_lcell_comb \sp|Add6~1 (
// Equation(s):
// \sp|Add6~1_sumout  = SUM(( \controller|H_Cont [2] ) + ( VCC ) + ( \sp|Add6~6  ))
// \sp|Add6~2  = CARRY(( \controller|H_Cont [2] ) + ( VCC ) + ( \sp|Add6~6  ))

	.dataa(!\controller|H_Cont [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sp|Add6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sp|Add6~1_sumout ),
	.cout(\sp|Add6~2 ),
	.shareout());
// synopsys translate_off
defparam \sp|Add6~1 .extended_lut = "off";
defparam \sp|Add6~1 .lut_mask = 64'h0000000000005555;
defparam \sp|Add6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y78_N6
cyclonev_lcell_comb \sp|Add6~17 (
// Equation(s):
// \sp|Add6~17_sumout  = SUM(( \controller|H_Cont [3] ) + ( GND ) + ( \sp|Add6~2  ))
// \sp|Add6~18  = CARRY(( \controller|H_Cont [3] ) + ( GND ) + ( \sp|Add6~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|H_Cont [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sp|Add6~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sp|Add6~17_sumout ),
	.cout(\sp|Add6~18 ),
	.shareout());
// synopsys translate_off
defparam \sp|Add6~17 .extended_lut = "off";
defparam \sp|Add6~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \sp|Add6~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y78_N9
cyclonev_lcell_comb \sp|Add6~9 (
// Equation(s):
// \sp|Add6~9_sumout  = SUM(( \controller|H_Cont [4] ) + ( VCC ) + ( \sp|Add6~18  ))
// \sp|Add6~10  = CARRY(( \controller|H_Cont [4] ) + ( VCC ) + ( \sp|Add6~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|H_Cont [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sp|Add6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sp|Add6~9_sumout ),
	.cout(\sp|Add6~10 ),
	.shareout());
// synopsys translate_off
defparam \sp|Add6~9 .extended_lut = "off";
defparam \sp|Add6~9 .lut_mask = 64'h0000000000000F0F;
defparam \sp|Add6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y78_N12
cyclonev_lcell_comb \sp|Add6~13 (
// Equation(s):
// \sp|Add6~13_sumout  = SUM(( \controller|H_Cont [5] ) + ( VCC ) + ( \sp|Add6~10  ))
// \sp|Add6~14  = CARRY(( \controller|H_Cont [5] ) + ( VCC ) + ( \sp|Add6~10  ))

	.dataa(gnd),
	.datab(!\controller|H_Cont [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sp|Add6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sp|Add6~13_sumout ),
	.cout(\sp|Add6~14 ),
	.shareout());
// synopsys translate_off
defparam \sp|Add6~13 .extended_lut = "off";
defparam \sp|Add6~13 .lut_mask = 64'h0000000000003333;
defparam \sp|Add6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y78_N15
cyclonev_lcell_comb \sp|Add6~37 (
// Equation(s):
// \sp|Add6~37_sumout  = SUM(( \controller|H_Cont [6] ) + ( GND ) + ( \sp|Add6~14  ))
// \sp|Add6~38  = CARRY(( \controller|H_Cont [6] ) + ( GND ) + ( \sp|Add6~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|H_Cont [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sp|Add6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sp|Add6~37_sumout ),
	.cout(\sp|Add6~38 ),
	.shareout());
// synopsys translate_off
defparam \sp|Add6~37 .extended_lut = "off";
defparam \sp|Add6~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \sp|Add6~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y78_N18
cyclonev_lcell_comb \sp|Add6~21 (
// Equation(s):
// \sp|Add6~21_sumout  = SUM(( \controller|H_Cont [7] ) + ( VCC ) + ( \sp|Add6~38  ))
// \sp|Add6~22  = CARRY(( \controller|H_Cont [7] ) + ( VCC ) + ( \sp|Add6~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|H_Cont [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sp|Add6~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sp|Add6~21_sumout ),
	.cout(\sp|Add6~22 ),
	.shareout());
// synopsys translate_off
defparam \sp|Add6~21 .extended_lut = "off";
defparam \sp|Add6~21 .lut_mask = 64'h0000000000000F0F;
defparam \sp|Add6~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y78_N21
cyclonev_lcell_comb \sp|Add6~25 (
// Equation(s):
// \sp|Add6~25_sumout  = SUM(( \controller|H_Cont [8] ) + ( VCC ) + ( \sp|Add6~22  ))
// \sp|Add6~26  = CARRY(( \controller|H_Cont [8] ) + ( VCC ) + ( \sp|Add6~22  ))

	.dataa(!\controller|H_Cont [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sp|Add6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sp|Add6~25_sumout ),
	.cout(\sp|Add6~26 ),
	.shareout());
// synopsys translate_off
defparam \sp|Add6~25 .extended_lut = "off";
defparam \sp|Add6~25 .lut_mask = 64'h0000000000005555;
defparam \sp|Add6~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y78_N24
cyclonev_lcell_comb \sp|Add6~29 (
// Equation(s):
// \sp|Add6~29_sumout  = SUM(( \controller|H_Cont [9] ) + ( GND ) + ( \sp|Add6~26  ))
// \sp|Add6~30  = CARRY(( \controller|H_Cont [9] ) + ( GND ) + ( \sp|Add6~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|H_Cont [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sp|Add6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sp|Add6~29_sumout ),
	.cout(\sp|Add6~30 ),
	.shareout());
// synopsys translate_off
defparam \sp|Add6~29 .extended_lut = "off";
defparam \sp|Add6~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \sp|Add6~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y78_N27
cyclonev_lcell_comb \sp|Add6~33 (
// Equation(s):
// \sp|Add6~33_sumout  = SUM(( VCC ) + ( GND ) + ( \sp|Add6~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sp|Add6~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sp|Add6~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|Add6~33 .extended_lut = "off";
defparam \sp|Add6~33 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \sp|Add6~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y78_N12
cyclonev_lcell_comb \sp|Equal1~0 (
// Equation(s):
// \sp|Equal1~0_combout  = ( !\ran|randnumTemp [1] & ( (\ran|randnumTemp[0]~DUPLICATE_q  & !\ran|randnumTemp [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ran|randnumTemp[0]~DUPLICATE_q ),
	.datad(!\ran|randnumTemp [2]),
	.datae(gnd),
	.dataf(!\ran|randnumTemp [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|Equal1~0 .extended_lut = "off";
defparam \sp|Equal1~0 .lut_mask = 64'h0F000F0000000000;
defparam \sp|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y78_N24
cyclonev_lcell_comb \deco|Mux4~0 (
// Equation(s):
// \deco|Mux4~0_combout  = ( \ran|randnumTemp [1] & ( (!\ran|randnumTemp[0]~DUPLICATE_q  & !\ran|randnumTemp [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ran|randnumTemp[0]~DUPLICATE_q ),
	.datad(!\ran|randnumTemp [2]),
	.datae(gnd),
	.dataf(!\ran|randnumTemp [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\deco|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \deco|Mux4~0 .extended_lut = "off";
defparam \deco|Mux4~0 .lut_mask = 64'h00000000F000F000;
defparam \deco|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N0
cyclonev_lcell_comb \sp|Add0~28 (
// Equation(s):
// \sp|Add0~28_combout  = ( \sp|Equal1~0_combout  & ( \deco|Mux4~0_combout  & ( !\controller|V_Cont [5] $ (((!\controller|V_Cont [4]) # (!\controller|V_Cont [3]))) ) ) ) # ( !\sp|Equal1~0_combout  & ( \deco|Mux4~0_combout  & ( !\controller|V_Cont [5] $ 
// (((!\controller|V_Cont [4]) # (!\controller|V_Cont [3]))) ) ) ) # ( \sp|Equal1~0_combout  & ( !\deco|Mux4~0_combout  & ( !\controller|V_Cont [5] $ (((!\controller|V_Cont [4]) # (!\controller|V_Cont [3]))) ) ) ) # ( !\sp|Equal1~0_combout  & ( 
// !\deco|Mux4~0_combout  & ( !\controller|V_Cont [5] $ (((!\controller|V_Cont [4] & ((!\sp|LessThan6~0_combout ) # (!\controller|V_Cont [3]))))) ) ) )

	.dataa(!\controller|V_Cont [5]),
	.datab(!\sp|LessThan6~0_combout ),
	.datac(!\controller|V_Cont [4]),
	.datad(!\controller|V_Cont [3]),
	.datae(!\sp|Equal1~0_combout ),
	.dataf(!\deco|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|Add0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|Add0~28 .extended_lut = "off";
defparam \sp|Add0~28 .lut_mask = 64'h5A6A555A555A555A;
defparam \sp|Add0~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N18
cyclonev_lcell_comb \sp|Add0~27 (
// Equation(s):
// \sp|Add0~27_combout  = ( \ran|randnumTemp[1]~DUPLICATE_q  & ( \ran|randnumTemp[2]~DUPLICATE_q  & ( !\controller|V_Cont [4] $ (((\sp|LessThan6~0_combout  & \controller|V_Cont [3]))) ) ) ) # ( !\ran|randnumTemp[1]~DUPLICATE_q  & ( 
// \ran|randnumTemp[2]~DUPLICATE_q  & ( !\controller|V_Cont [4] $ (((\sp|LessThan6~0_combout  & \controller|V_Cont [3]))) ) ) ) # ( \ran|randnumTemp[1]~DUPLICATE_q  & ( !\ran|randnumTemp[2]~DUPLICATE_q  & ( !\controller|V_Cont [4] $ (((!\ran|randnumTemp [0] 
// & ((!\controller|V_Cont [3]))) # (\ran|randnumTemp [0] & (\sp|LessThan6~0_combout  & \controller|V_Cont [3])))) ) ) ) # ( !\ran|randnumTemp[1]~DUPLICATE_q  & ( !\ran|randnumTemp[2]~DUPLICATE_q  & ( !\controller|V_Cont [4] $ (((!\ran|randnumTemp [0] & 
// (\sp|LessThan6~0_combout  & \controller|V_Cont [3])) # (\ran|randnumTemp [0] & ((!\controller|V_Cont [3]))))) ) ) )

	.dataa(!\controller|V_Cont [4]),
	.datab(!\sp|LessThan6~0_combout ),
	.datac(!\ran|randnumTemp [0]),
	.datad(!\controller|V_Cont [3]),
	.datae(!\ran|randnumTemp[1]~DUPLICATE_q ),
	.dataf(!\ran|randnumTemp[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|Add0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|Add0~27 .extended_lut = "off";
defparam \sp|Add0~27 .lut_mask = 64'hA59A5AA9AA99AA99;
defparam \sp|Add0~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y78_N57
cyclonev_lcell_comb \sp|Add0~26 (
// Equation(s):
// \sp|Add0~26_combout  = ( \sp|Add6~29_sumout  & ( ((!\ran|randnumTemp[0]~DUPLICATE_q ) # (\ms|Add1~33_sumout )) # (\ran|randnumTemp [2]) ) ) # ( !\sp|Add6~29_sumout  & ( (!\ran|randnumTemp [2] & (\ran|randnumTemp[0]~DUPLICATE_q  & \ms|Add1~33_sumout )) ) )

	.dataa(!\ran|randnumTemp [2]),
	.datab(gnd),
	.datac(!\ran|randnumTemp[0]~DUPLICATE_q ),
	.datad(!\ms|Add1~33_sumout ),
	.datae(gnd),
	.dataf(!\sp|Add6~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|Add0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|Add0~26 .extended_lut = "off";
defparam \sp|Add0~26 .lut_mask = 64'h000A000AF5FFF5FF;
defparam \sp|Add0~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y78_N54
cyclonev_lcell_comb \sp|Add0~25 (
// Equation(s):
// \sp|Add0~25_combout  = ( \sp|Add6~25_sumout  & ( ((!\ran|randnumTemp[0]~DUPLICATE_q ) # (\ms|Add1~29_sumout )) # (\ran|randnumTemp [2]) ) ) # ( !\sp|Add6~25_sumout  & ( (!\ran|randnumTemp [2] & (\ran|randnumTemp[0]~DUPLICATE_q  & \ms|Add1~29_sumout )) ) )

	.dataa(!\ran|randnumTemp [2]),
	.datab(gnd),
	.datac(!\ran|randnumTemp[0]~DUPLICATE_q ),
	.datad(!\ms|Add1~29_sumout ),
	.datae(gnd),
	.dataf(!\sp|Add6~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|Add0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|Add0~25 .extended_lut = "off";
defparam \sp|Add0~25 .lut_mask = 64'h000A000AF5FFF5FF;
defparam \sp|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y78_N42
cyclonev_lcell_comb \sp|LessThan6~1 (
// Equation(s):
// \sp|LessThan6~1_combout  = ( \controller|V_Cont [1] ) # ( !\controller|V_Cont [1] & ( \controller|V_Cont [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|V_Cont [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|V_Cont [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|LessThan6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|LessThan6~1 .extended_lut = "off";
defparam \sp|LessThan6~1 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \sp|LessThan6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y78_N21
cyclonev_lcell_comb \sp|Add0~20 (
// Equation(s):
// \sp|Add0~20_combout  = ( \ran|randnumTemp[0]~DUPLICATE_q  & ( (!\ran|randnumTemp [2] & ((\ms|Add1~25_sumout ))) # (\ran|randnumTemp [2] & (\sp|Add6~21_sumout )) ) ) # ( !\ran|randnumTemp[0]~DUPLICATE_q  & ( \sp|Add6~21_sumout  ) )

	.dataa(!\ran|randnumTemp [2]),
	.datab(gnd),
	.datac(!\sp|Add6~21_sumout ),
	.datad(!\ms|Add1~25_sumout ),
	.datae(gnd),
	.dataf(!\ran|randnumTemp[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|Add0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|Add0~20 .extended_lut = "off";
defparam \sp|Add0~20 .lut_mask = 64'h0F0F0F0F05AF05AF;
defparam \sp|Add0~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y78_N48
cyclonev_lcell_comb \sp|Add0~29 (
// Equation(s):
// \sp|Add0~29_combout  = ( \ms|Add1~21_sumout  & ( ((!\ran|randnumTemp [2] & \ran|randnumTemp[0]~DUPLICATE_q )) # (\sp|Add6~37_sumout ) ) ) # ( !\ms|Add1~21_sumout  & ( (\sp|Add6~37_sumout  & ((!\ran|randnumTemp[0]~DUPLICATE_q ) # (\ran|randnumTemp [2]))) ) 
// )

	.dataa(!\ran|randnumTemp [2]),
	.datab(gnd),
	.datac(!\ran|randnumTemp[0]~DUPLICATE_q ),
	.datad(!\sp|Add6~37_sumout ),
	.datae(gnd),
	.dataf(!\ms|Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|Add0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|Add0~29 .extended_lut = "off";
defparam \sp|Add0~29 .lut_mask = 64'h00F500F50AFF0AFF;
defparam \sp|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y78_N30
cyclonev_lcell_comb \sp|Add0~23 (
// Equation(s):
// \sp|Add0~23_cout  = CARRY(( \sp|Add0~29_combout  ) + ( !\controller|V_Cont [0] $ (((\sp|Equal1~0_combout ) # (\deco|Mux4~0_combout ))) ) + ( !VCC ))

	.dataa(!\deco|Mux4~0_combout ),
	.datab(!\controller|V_Cont [0]),
	.datac(!\sp|Add0~29_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sp|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\sp|Add0~23_cout ),
	.shareout());
// synopsys translate_off
defparam \sp|Add0~23 .extended_lut = "off";
defparam \sp|Add0~23 .lut_mask = 64'h000066CC00000F0F;
defparam \sp|Add0~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y78_N33
cyclonev_lcell_comb \sp|Add0~1 (
// Equation(s):
// \sp|Add0~1_sumout  = SUM(( \sp|Add0~20_combout  ) + ( !\controller|V_Cont [1] $ ((((\sp|Equal1~0_combout ) # (\controller|V_Cont [0])) # (\deco|Mux4~0_combout ))) ) + ( \sp|Add0~23_cout  ))
// \sp|Add0~2  = CARRY(( \sp|Add0~20_combout  ) + ( !\controller|V_Cont [1] $ ((((\sp|Equal1~0_combout ) # (\controller|V_Cont [0])) # (\deco|Mux4~0_combout ))) ) + ( \sp|Add0~23_cout  ))

	.dataa(!\deco|Mux4~0_combout ),
	.datab(!\controller|V_Cont [0]),
	.datac(!\controller|V_Cont [1]),
	.datad(!\sp|Add0~20_combout ),
	.datae(gnd),
	.dataf(!\sp|Equal1~0_combout ),
	.datag(gnd),
	.cin(\sp|Add0~23_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\sp|Add0~1_sumout ),
	.cout(\sp|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \sp|Add0~1 .extended_lut = "off";
defparam \sp|Add0~1 .lut_mask = 64'h000078F0000000FF;
defparam \sp|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y78_N36
cyclonev_lcell_comb \sp|Add0~5 (
// Equation(s):
// \sp|Add0~5_sumout  = SUM(( \sp|Add0~25_combout  ) + ( !\controller|V_Cont [2] $ ((((\sp|LessThan6~1_combout ) # (\sp|Equal1~0_combout )) # (\deco|Mux4~0_combout ))) ) + ( \sp|Add0~2  ))
// \sp|Add0~6  = CARRY(( \sp|Add0~25_combout  ) + ( !\controller|V_Cont [2] $ ((((\sp|LessThan6~1_combout ) # (\sp|Equal1~0_combout )) # (\deco|Mux4~0_combout ))) ) + ( \sp|Add0~2  ))

	.dataa(!\deco|Mux4~0_combout ),
	.datab(!\sp|Equal1~0_combout ),
	.datac(!\controller|V_Cont [2]),
	.datad(!\sp|Add0~25_combout ),
	.datae(gnd),
	.dataf(!\sp|LessThan6~1_combout ),
	.datag(gnd),
	.cin(\sp|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sp|Add0~5_sumout ),
	.cout(\sp|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \sp|Add0~5 .extended_lut = "off";
defparam \sp|Add0~5 .lut_mask = 64'h000078F0000000FF;
defparam \sp|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y78_N39
cyclonev_lcell_comb \sp|Add0~9 (
// Equation(s):
// \sp|Add0~9_sumout  = SUM(( \sp|Add0~26_combout  ) + ( !\controller|V_Cont [3] $ (((!\deco|Mux4~0_combout  & (!\sp|Equal1~0_combout  & !\sp|LessThan6~0_combout )))) ) + ( \sp|Add0~6  ))
// \sp|Add0~10  = CARRY(( \sp|Add0~26_combout  ) + ( !\controller|V_Cont [3] $ (((!\deco|Mux4~0_combout  & (!\sp|Equal1~0_combout  & !\sp|LessThan6~0_combout )))) ) + ( \sp|Add0~6  ))

	.dataa(!\deco|Mux4~0_combout ),
	.datab(!\sp|Equal1~0_combout ),
	.datac(!\controller|V_Cont [3]),
	.datad(!\sp|Add0~26_combout ),
	.datae(gnd),
	.dataf(!\sp|LessThan6~0_combout ),
	.datag(gnd),
	.cin(\sp|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sp|Add0~9_sumout ),
	.cout(\sp|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \sp|Add0~9 .extended_lut = "off";
defparam \sp|Add0~9 .lut_mask = 64'h0000870F000000FF;
defparam \sp|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y78_N42
cyclonev_lcell_comb \sp|Add0~13 (
// Equation(s):
// \sp|Add0~13_sumout  = SUM(( \sp|Add0~27_combout  ) + ( (!\ran|randnumTemp[0]~DUPLICATE_q  & (((\sp|Add6~33_sumout )))) # (\ran|randnumTemp[0]~DUPLICATE_q  & ((!\ran|randnumTemp [2] & (\ms|Add1~37_sumout )) # (\ran|randnumTemp [2] & ((\sp|Add6~33_sumout 
// ))))) ) + ( \sp|Add0~10  ))
// \sp|Add0~14  = CARRY(( \sp|Add0~27_combout  ) + ( (!\ran|randnumTemp[0]~DUPLICATE_q  & (((\sp|Add6~33_sumout )))) # (\ran|randnumTemp[0]~DUPLICATE_q  & ((!\ran|randnumTemp [2] & (\ms|Add1~37_sumout )) # (\ran|randnumTemp [2] & ((\sp|Add6~33_sumout ))))) ) 
// + ( \sp|Add0~10  ))

	.dataa(!\ran|randnumTemp[0]~DUPLICATE_q ),
	.datab(!\ms|Add1~37_sumout ),
	.datac(!\sp|Add6~33_sumout ),
	.datad(!\sp|Add0~27_combout ),
	.datae(gnd),
	.dataf(!\ran|randnumTemp [2]),
	.datag(gnd),
	.cin(\sp|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sp|Add0~13_sumout ),
	.cout(\sp|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \sp|Add0~13 .extended_lut = "off";
defparam \sp|Add0~13 .lut_mask = 64'h0000E4F0000000FF;
defparam \sp|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y78_N45
cyclonev_lcell_comb \sp|Add0~17 (
// Equation(s):
// \sp|Add0~17_sumout  = SUM(( \sp|Add0~28_combout  ) + ( (!\ran|randnumTemp[0]~DUPLICATE_q  & (((\sp|Add6~33_sumout )))) # (\ran|randnumTemp[0]~DUPLICATE_q  & ((!\ran|randnumTemp [2] & (\ms|Add1~37_sumout )) # (\ran|randnumTemp [2] & ((\sp|Add6~33_sumout 
// ))))) ) + ( \sp|Add0~14  ))

	.dataa(!\ran|randnumTemp[0]~DUPLICATE_q ),
	.datab(!\ms|Add1~37_sumout ),
	.datac(!\sp|Add6~33_sumout ),
	.datad(!\sp|Add0~28_combout ),
	.datae(gnd),
	.dataf(!\ran|randnumTemp [2]),
	.datag(gnd),
	.cin(\sp|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sp|Add0~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|Add0~17 .extended_lut = "off";
defparam \sp|Add0~17 .lut_mask = 64'h0000E4F0000000FF;
defparam \sp|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y76_N33
cyclonev_lcell_comb \sp|RAM.raddr_a[2]~0 (
// Equation(s):
// \sp|RAM.raddr_a[2]~0_combout  = ( \ran|randnumTemp[2]~DUPLICATE_q  & ( \sp|Add6~1_sumout  ) ) # ( !\ran|randnumTemp[2]~DUPLICATE_q  & ( (!\ran|randnumTemp [0] & ((\sp|Add6~1_sumout ))) # (\ran|randnumTemp [0] & (\ms|Add1~1_sumout )) ) )

	.dataa(gnd),
	.datab(!\ran|randnumTemp [0]),
	.datac(!\ms|Add1~1_sumout ),
	.datad(!\sp|Add6~1_sumout ),
	.datae(!\ran|randnumTemp[2]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|RAM.raddr_a[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|RAM.raddr_a[2]~0 .extended_lut = "off";
defparam \sp|RAM.raddr_a[2]~0 .lut_mask = 64'h03CF00FF03CF00FF;
defparam \sp|RAM.raddr_a[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y78_N27
cyclonev_lcell_comb \sp|RAM.raddr_a[1]~1 (
// Equation(s):
// \sp|RAM.raddr_a[1]~1_combout  = ( \ran|randnumTemp[0]~DUPLICATE_q  & ( (!\ran|randnumTemp [2] & (\ms|Add1~17_sumout )) # (\ran|randnumTemp [2] & ((\sp|Add6~5_sumout ))) ) ) # ( !\ran|randnumTemp[0]~DUPLICATE_q  & ( \sp|Add6~5_sumout  ) )

	.dataa(!\ran|randnumTemp [2]),
	.datab(!\ms|Add1~17_sumout ),
	.datac(!\sp|Add6~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ran|randnumTemp[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|RAM.raddr_a[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|RAM.raddr_a[1]~1 .extended_lut = "off";
defparam \sp|RAM.raddr_a[1]~1 .lut_mask = 64'h0F0F0F0F27272727;
defparam \sp|RAM.raddr_a[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y78_N51
cyclonev_lcell_comb \sp|RAM.raddr_a[4]~2 (
// Equation(s):
// \sp|RAM.raddr_a[4]~2_combout  = ( \ms|Add1~9_sumout  & ( ((\ran|randnumTemp[0]~DUPLICATE_q  & !\ran|randnumTemp [2])) # (\sp|Add6~9_sumout ) ) ) # ( !\ms|Add1~9_sumout  & ( (\sp|Add6~9_sumout  & ((!\ran|randnumTemp[0]~DUPLICATE_q ) # (\ran|randnumTemp 
// [2]))) ) )

	.dataa(gnd),
	.datab(!\ran|randnumTemp[0]~DUPLICATE_q ),
	.datac(!\ran|randnumTemp [2]),
	.datad(!\sp|Add6~9_sumout ),
	.datae(gnd),
	.dataf(!\ms|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|RAM.raddr_a[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|RAM.raddr_a[4]~2 .extended_lut = "off";
defparam \sp|RAM.raddr_a[4]~2 .lut_mask = 64'h00CF00CF30FF30FF;
defparam \sp|RAM.raddr_a[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y79_N0
cyclonev_lcell_comb \sp|RAM.raddr_a[3]~4 (
// Equation(s):
// \sp|RAM.raddr_a[3]~4_combout  = ( \ran|randnumTemp[0]~DUPLICATE_q  & ( (!\ran|randnumTemp [2] & (\ms|Add1~5_sumout )) # (\ran|randnumTemp [2] & ((\sp|Add6~17_sumout ))) ) ) # ( !\ran|randnumTemp[0]~DUPLICATE_q  & ( \sp|Add6~17_sumout  ) )

	.dataa(gnd),
	.datab(!\ran|randnumTemp [2]),
	.datac(!\ms|Add1~5_sumout ),
	.datad(!\sp|Add6~17_sumout ),
	.datae(gnd),
	.dataf(!\ran|randnumTemp[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|RAM.raddr_a[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|RAM.raddr_a[3]~4 .extended_lut = "off";
defparam \sp|RAM.raddr_a[3]~4 .lut_mask = 64'h00FF00FF0C3F0C3F;
defparam \sp|RAM.raddr_a[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N30
cyclonev_lcell_comb \sp|RAM~66 (
// Equation(s):
// \sp|RAM~66_combout  = ( !\sp|Add0~9_sumout  & ( \sp|Add0~13_sumout  & ( (!\sp|RAM.raddr_a[1]~1_combout  & (!\sp|RAM.raddr_a[4]~2_combout  & !\sp|RAM.raddr_a[3]~4_combout )) ) ) ) # ( \sp|Add0~9_sumout  & ( !\sp|Add0~13_sumout  & ( 
// (!\sp|RAM.raddr_a[4]~2_combout  & ((!\sp|RAM.raddr_a[3]~4_combout ) # ((!\sp|RAM.raddr_a[1]~1_combout  & !\sp|Add0~1_sumout )))) ) ) ) # ( !\sp|Add0~9_sumout  & ( !\sp|Add0~13_sumout  & ( (\sp|RAM.raddr_a[1]~1_combout  & (!\sp|RAM.raddr_a[4]~2_combout  & 
// \sp|RAM.raddr_a[3]~4_combout )) ) ) )

	.dataa(!\sp|RAM.raddr_a[1]~1_combout ),
	.datab(!\sp|RAM.raddr_a[4]~2_combout ),
	.datac(!\sp|RAM.raddr_a[3]~4_combout ),
	.datad(!\sp|Add0~1_sumout ),
	.datae(!\sp|Add0~9_sumout ),
	.dataf(!\sp|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|RAM~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|RAM~66 .extended_lut = "off";
defparam \sp|RAM~66 .lut_mask = 64'h0404C8C080800000;
defparam \sp|RAM~66 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N48
cyclonev_lcell_comb \sp|RAM~72 (
// Equation(s):
// \sp|RAM~72_combout  = ( \sp|Add0~9_sumout  & ( \sp|Add0~13_sumout  & ( (\sp|RAM.raddr_a[1]~1_combout  & (!\sp|RAM.raddr_a[4]~2_combout  & (!\sp|RAM.raddr_a[3]~4_combout  & !\sp|Add0~1_sumout ))) ) ) ) # ( !\sp|Add0~9_sumout  & ( \sp|Add0~13_sumout  & ( 
// (!\sp|RAM.raddr_a[4]~2_combout  & (!\sp|RAM.raddr_a[3]~4_combout  & (!\sp|RAM.raddr_a[1]~1_combout  $ (\sp|Add0~1_sumout )))) ) ) )

	.dataa(!\sp|RAM.raddr_a[1]~1_combout ),
	.datab(!\sp|RAM.raddr_a[4]~2_combout ),
	.datac(!\sp|RAM.raddr_a[3]~4_combout ),
	.datad(!\sp|Add0~1_sumout ),
	.datae(!\sp|Add0~9_sumout ),
	.dataf(!\sp|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|RAM~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|RAM~72 .extended_lut = "off";
defparam \sp|RAM~72 .lut_mask = 64'h0000000080404000;
defparam \sp|RAM~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N12
cyclonev_lcell_comb \sp|RAM~65 (
// Equation(s):
// \sp|RAM~65_combout  = ( !\sp|Add0~13_sumout  & ( \sp|Add0~9_sumout  & ( (\sp|RAM.raddr_a[4]~2_combout  & (((\sp|Add0~1_sumout  & \sp|RAM.raddr_a[3]~4_combout )) # (\sp|RAM.raddr_a[1]~1_combout ))) ) ) ) # ( \sp|Add0~13_sumout  & ( !\sp|Add0~9_sumout  & ( 
// (\sp|RAM.raddr_a[4]~2_combout  & (!\sp|RAM.raddr_a[3]~4_combout  & ((!\sp|RAM.raddr_a[1]~1_combout ) # (\sp|Add0~1_sumout )))) ) ) )

	.dataa(!\sp|RAM.raddr_a[1]~1_combout ),
	.datab(!\sp|Add0~1_sumout ),
	.datac(!\sp|RAM.raddr_a[4]~2_combout ),
	.datad(!\sp|RAM.raddr_a[3]~4_combout ),
	.datae(!\sp|Add0~13_sumout ),
	.dataf(!\sp|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|RAM~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|RAM~65 .extended_lut = "off";
defparam \sp|RAM~65 .lut_mask = 64'h00000B0005070000;
defparam \sp|RAM~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N30
cyclonev_lcell_comb \sp|RAM.raddr_a[5]~3 (
// Equation(s):
// \sp|RAM.raddr_a[5]~3_combout  = ( \sp|Add6~13_sumout  & ( (!\ran|randnumTemp [0]) # ((\ran|randnumTemp [2]) # (\ms|Add1~13_sumout )) ) ) # ( !\sp|Add6~13_sumout  & ( (\ran|randnumTemp [0] & (\ms|Add1~13_sumout  & !\ran|randnumTemp [2])) ) )

	.dataa(gnd),
	.datab(!\ran|randnumTemp [0]),
	.datac(!\ms|Add1~13_sumout ),
	.datad(!\ran|randnumTemp [2]),
	.datae(gnd),
	.dataf(!\sp|Add6~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|RAM.raddr_a[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|RAM.raddr_a[5]~3 .extended_lut = "off";
defparam \sp|RAM.raddr_a[5]~3 .lut_mask = 64'h03000300CFFFCFFF;
defparam \sp|RAM.raddr_a[5]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N54
cyclonev_lcell_comb \sp|RAM~76 (
// Equation(s):
// \sp|RAM~76_combout  = ( \sp|Add0~9_sumout  & ( \sp|Add0~13_sumout  & ( (\sp|RAM.raddr_a[3]~4_combout  & (!\sp|RAM.raddr_a[4]~2_combout  & (!\sp|RAM.raddr_a[1]~1_combout  & !\sp|Add0~1_sumout ))) ) ) ) # ( !\sp|Add0~9_sumout  & ( \sp|Add0~13_sumout  & ( 
// (!\sp|RAM.raddr_a[4]~2_combout  & ((!\sp|RAM.raddr_a[3]~4_combout ) # ((!\sp|RAM.raddr_a[1]~1_combout ) # (!\sp|Add0~1_sumout )))) ) ) ) # ( \sp|Add0~9_sumout  & ( !\sp|Add0~13_sumout  & ( (!\sp|RAM.raddr_a[3]~4_combout  & (!\sp|Add0~1_sumout  & 
// ((\sp|RAM.raddr_a[1]~1_combout ) # (\sp|RAM.raddr_a[4]~2_combout )))) ) ) )

	.dataa(!\sp|RAM.raddr_a[3]~4_combout ),
	.datab(!\sp|RAM.raddr_a[4]~2_combout ),
	.datac(!\sp|RAM.raddr_a[1]~1_combout ),
	.datad(!\sp|Add0~1_sumout ),
	.datae(!\sp|Add0~9_sumout ),
	.dataf(!\sp|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|RAM~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|RAM~76 .extended_lut = "off";
defparam \sp|RAM~76 .lut_mask = 64'h00002A00CCC84000;
defparam \sp|RAM~76 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N12
cyclonev_lcell_comb \sp|RAM~74 (
// Equation(s):
// \sp|RAM~74_combout  = ( !\sp|Add0~9_sumout  & ( \sp|Add0~13_sumout  & ( (!\sp|RAM.raddr_a[4]~2_combout  & ((!\sp|RAM.raddr_a[3]~4_combout  & ((!\sp|Add0~1_sumout ))) # (\sp|RAM.raddr_a[3]~4_combout  & (!\sp|RAM.raddr_a[1]~1_combout  & \sp|Add0~1_sumout 
// )))) ) ) ) # ( \sp|Add0~9_sumout  & ( !\sp|Add0~13_sumout  & ( !\sp|RAM.raddr_a[4]~2_combout  ) ) ) # ( !\sp|Add0~9_sumout  & ( !\sp|Add0~13_sumout  & ( (!\sp|RAM.raddr_a[3]~4_combout  & (((!\sp|RAM.raddr_a[1]~1_combout  & \sp|Add0~1_sumout )) # 
// (\sp|RAM.raddr_a[4]~2_combout ))) ) ) )

	.dataa(!\sp|RAM.raddr_a[1]~1_combout ),
	.datab(!\sp|RAM.raddr_a[4]~2_combout ),
	.datac(!\sp|RAM.raddr_a[3]~4_combout ),
	.datad(!\sp|Add0~1_sumout ),
	.datae(!\sp|Add0~9_sumout ),
	.dataf(!\sp|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|RAM~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|RAM~74 .extended_lut = "off";
defparam \sp|RAM~74 .lut_mask = 64'h30B0CCCCC0080000;
defparam \sp|RAM~74 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N18
cyclonev_lcell_comb \sp|RAM~73 (
// Equation(s):
// \sp|RAM~73_combout  = ( !\sp|Add0~9_sumout  & ( \sp|Add0~13_sumout  & ( (\sp|RAM.raddr_a[4]~2_combout  & (\sp|Add0~1_sumout  & ((!\sp|RAM.raddr_a[1]~1_combout ) # (!\sp|RAM.raddr_a[3]~4_combout )))) ) ) ) # ( \sp|Add0~9_sumout  & ( !\sp|Add0~13_sumout  & 
// ( (!\sp|RAM.raddr_a[1]~1_combout  & (\sp|RAM.raddr_a[4]~2_combout  & \sp|RAM.raddr_a[3]~4_combout )) ) ) ) # ( !\sp|Add0~9_sumout  & ( !\sp|Add0~13_sumout  & ( (\sp|RAM.raddr_a[1]~1_combout  & (!\sp|RAM.raddr_a[4]~2_combout  & 
// (\sp|RAM.raddr_a[3]~4_combout  & \sp|Add0~1_sumout ))) ) ) )

	.dataa(!\sp|RAM.raddr_a[1]~1_combout ),
	.datab(!\sp|RAM.raddr_a[4]~2_combout ),
	.datac(!\sp|RAM.raddr_a[3]~4_combout ),
	.datad(!\sp|Add0~1_sumout ),
	.datae(!\sp|Add0~9_sumout ),
	.dataf(!\sp|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|RAM~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|RAM~73 .extended_lut = "off";
defparam \sp|RAM~73 .lut_mask = 64'h0004020200320000;
defparam \sp|RAM~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N0
cyclonev_lcell_comb \sp|RAM~75 (
// Equation(s):
// \sp|RAM~75_combout  = ( \sp|Add0~9_sumout  & ( \sp|Add0~13_sumout  & ( (!\sp|RAM.raddr_a[3]~4_combout  & (\sp|RAM.raddr_a[4]~2_combout  & (!\sp|RAM.raddr_a[1]~1_combout  & !\sp|Add0~1_sumout ))) ) ) ) # ( !\sp|Add0~9_sumout  & ( \sp|Add0~13_sumout  & ( 
// (\sp|RAM.raddr_a[3]~4_combout  & (\sp|RAM.raddr_a[4]~2_combout  & (!\sp|RAM.raddr_a[1]~1_combout  $ (\sp|Add0~1_sumout )))) ) ) ) # ( \sp|Add0~9_sumout  & ( !\sp|Add0~13_sumout  & ( (!\sp|RAM.raddr_a[3]~4_combout  & (\sp|RAM.raddr_a[4]~2_combout  & 
// (!\sp|RAM.raddr_a[1]~1_combout  $ (!\sp|Add0~1_sumout )))) # (\sp|RAM.raddr_a[3]~4_combout  & (!\sp|RAM.raddr_a[4]~2_combout  & (\sp|RAM.raddr_a[1]~1_combout  & !\sp|Add0~1_sumout ))) ) ) )

	.dataa(!\sp|RAM.raddr_a[3]~4_combout ),
	.datab(!\sp|RAM.raddr_a[4]~2_combout ),
	.datac(!\sp|RAM.raddr_a[1]~1_combout ),
	.datad(!\sp|Add0~1_sumout ),
	.datae(!\sp|Add0~9_sumout ),
	.dataf(!\sp|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|RAM~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|RAM~75 .extended_lut = "off";
defparam \sp|RAM~75 .lut_mask = 64'h0000062010012000;
defparam \sp|RAM~75 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N24
cyclonev_lcell_comb \sp|RAM~68 (
// Equation(s):
// \sp|RAM~68_combout  = ( !\sp|RAM.raddr_a[5]~3_combout  & ( (!\sp|Add0~5_sumout  & (!\sp|RAM.raddr_a[2]~0_combout  & (\sp|RAM~75_combout ))) # (\sp|Add0~5_sumout  & ((((\sp|RAM~73_combout ))) # (\sp|RAM.raddr_a[2]~0_combout ))) ) ) # ( 
// \sp|RAM.raddr_a[5]~3_combout  & ( (!\sp|Add0~5_sumout  & (!\sp|RAM.raddr_a[2]~0_combout  & (\sp|RAM~76_combout ))) # (\sp|Add0~5_sumout  & ((((\sp|RAM~74_combout ))) # (\sp|RAM.raddr_a[2]~0_combout ))) ) )

	.dataa(!\sp|Add0~5_sumout ),
	.datab(!\sp|RAM.raddr_a[2]~0_combout ),
	.datac(!\sp|RAM~76_combout ),
	.datad(!\sp|RAM~74_combout ),
	.datae(!\sp|RAM.raddr_a[5]~3_combout ),
	.dataf(!\sp|RAM~73_combout ),
	.datag(!\sp|RAM~75_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|RAM~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|RAM~68 .extended_lut = "on";
defparam \sp|RAM~68 .lut_mask = 64'h1919195D5D5D195D;
defparam \sp|RAM~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N54
cyclonev_lcell_comb \sp|RAM~67 (
// Equation(s):
// \sp|RAM~67_combout  = ( !\sp|Add0~9_sumout  & ( \sp|Add0~13_sumout  & ( (\sp|RAM.raddr_a[4]~2_combout  & (\sp|RAM.raddr_a[3]~4_combout  & ((!\sp|Add0~1_sumout ) # (\sp|RAM.raddr_a[1]~1_combout )))) ) ) ) # ( \sp|Add0~9_sumout  & ( !\sp|Add0~13_sumout  & ( 
// (!\sp|RAM.raddr_a[4]~2_combout  & (\sp|RAM.raddr_a[3]~4_combout  & ((!\sp|RAM.raddr_a[1]~1_combout ) # (\sp|Add0~1_sumout )))) ) ) )

	.dataa(!\sp|RAM.raddr_a[1]~1_combout ),
	.datab(!\sp|RAM.raddr_a[4]~2_combout ),
	.datac(!\sp|RAM.raddr_a[3]~4_combout ),
	.datad(!\sp|Add0~1_sumout ),
	.datae(!\sp|Add0~9_sumout ),
	.dataf(!\sp|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|RAM~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|RAM~67 .extended_lut = "off";
defparam \sp|RAM~67 .lut_mask = 64'h0000080C03010000;
defparam \sp|RAM~67 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N6
cyclonev_lcell_comb \sp|RAM~52 (
// Equation(s):
// \sp|RAM~52_combout  = ( !\sp|RAM.raddr_a[5]~3_combout  & ( (!\sp|RAM.raddr_a[2]~0_combout  & ((((\sp|RAM~68_combout ))))) # (\sp|RAM.raddr_a[2]~0_combout  & (((!\sp|RAM~68_combout  & (\sp|RAM~67_combout )) # (\sp|RAM~68_combout  & ((\sp|RAM~65_combout 
// )))))) ) ) # ( \sp|RAM.raddr_a[5]~3_combout  & ( (!\sp|RAM.raddr_a[2]~0_combout  & ((((\sp|RAM~68_combout ))))) # (\sp|RAM.raddr_a[2]~0_combout  & (((!\sp|RAM~68_combout  & ((\sp|RAM~72_combout ))) # (\sp|RAM~68_combout  & (\sp|RAM~66_combout ))))) ) )

	.dataa(!\sp|RAM.raddr_a[2]~0_combout ),
	.datab(!\sp|RAM~66_combout ),
	.datac(!\sp|RAM~72_combout ),
	.datad(!\sp|RAM~65_combout ),
	.datae(!\sp|RAM.raddr_a[5]~3_combout ),
	.dataf(!\sp|RAM~68_combout ),
	.datag(!\sp|RAM~67_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|RAM~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|RAM~52 .extended_lut = "on";
defparam \sp|RAM~52 .lut_mask = 64'h05050505AAFFBBBB;
defparam \sp|RAM~52 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N45
cyclonev_lcell_comb \sp|RAM~56 (
// Equation(s):
// \sp|RAM~56_combout  = ( \sp|Add0~17_sumout  & ( \sp|RAM~52_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\sp|Add0~17_sumout ),
	.dataf(!\sp|RAM~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|RAM~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|RAM~56 .extended_lut = "off";
defparam \sp|RAM~56 .lut_mask = 64'h000000000000FFFF;
defparam \sp|RAM~56 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y77_N47
dffeas \sp|sprite[0] (
	.clk(\nclk|clk25~q ),
	.d(\sp|RAM~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sp|sprite[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sp|sprite [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sp|sprite[0] .is_wysiwyg = "true";
defparam \sp|sprite[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N36
cyclonev_lcell_comb \sp|RAM~82 (
// Equation(s):
// \sp|RAM~82_combout  = ( !\sp|Add0~1_sumout  & ( \sp|Add0~5_sumout  & ( (\sp|RAM.raddr_a[1]~1_combout  & (!\sp|RAM.raddr_a[2]~0_combout  & (!\sp|Add0~9_sumout  & \sp|RAM.raddr_a[3]~4_combout ))) ) ) ) # ( \sp|Add0~1_sumout  & ( !\sp|Add0~5_sumout  & ( 
// (\sp|RAM.raddr_a[2]~0_combout  & (!\sp|Add0~9_sumout  & \sp|RAM.raddr_a[3]~4_combout )) ) ) )

	.dataa(!\sp|RAM.raddr_a[1]~1_combout ),
	.datab(!\sp|RAM.raddr_a[2]~0_combout ),
	.datac(!\sp|Add0~9_sumout ),
	.datad(!\sp|RAM.raddr_a[3]~4_combout ),
	.datae(!\sp|Add0~1_sumout ),
	.dataf(!\sp|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|RAM~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|RAM~82 .extended_lut = "off";
defparam \sp|RAM~82 .lut_mask = 64'h0000003000400000;
defparam \sp|RAM~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N24
cyclonev_lcell_comb \sp|RAM~83 (
// Equation(s):
// \sp|RAM~83_combout  = ( \sp|Add0~1_sumout  & ( \sp|Add0~5_sumout  & ( (!\sp|RAM.raddr_a[1]~1_combout  & (\sp|RAM.raddr_a[2]~0_combout  & (!\sp|Add0~9_sumout  & \sp|RAM.raddr_a[3]~4_combout ))) ) ) ) # ( \sp|Add0~1_sumout  & ( !\sp|Add0~5_sumout  & ( 
// (\sp|Add0~9_sumout  & ((!\sp|RAM.raddr_a[2]~0_combout  & ((!\sp|RAM.raddr_a[3]~4_combout ))) # (\sp|RAM.raddr_a[2]~0_combout  & (\sp|RAM.raddr_a[1]~1_combout  & \sp|RAM.raddr_a[3]~4_combout )))) ) ) ) # ( !\sp|Add0~1_sumout  & ( !\sp|Add0~5_sumout  & ( 
// (!\sp|RAM.raddr_a[1]~1_combout  & (!\sp|RAM.raddr_a[2]~0_combout  $ (((\sp|Add0~9_sumout  & \sp|RAM.raddr_a[3]~4_combout ))))) # (\sp|RAM.raddr_a[1]~1_combout  & ((!\sp|Add0~9_sumout  & ((!\sp|RAM.raddr_a[3]~4_combout ))) # (\sp|Add0~9_sumout  & 
// (\sp|RAM.raddr_a[2]~0_combout  & \sp|RAM.raddr_a[3]~4_combout )))) ) ) )

	.dataa(!\sp|RAM.raddr_a[1]~1_combout ),
	.datab(!\sp|RAM.raddr_a[2]~0_combout ),
	.datac(!\sp|Add0~9_sumout ),
	.datad(!\sp|RAM.raddr_a[3]~4_combout ),
	.datae(!\sp|Add0~1_sumout ),
	.dataf(!\sp|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|RAM~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|RAM~83 .extended_lut = "off";
defparam \sp|RAM~83 .lut_mask = 64'hD8830C0100000020;
defparam \sp|RAM~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N45
cyclonev_lcell_comb \sp|RAM~84 (
// Equation(s):
// \sp|RAM~84_combout  = ( \sp|RAM~83_combout  & ( (\sp|RAM~82_combout ) # (\sp|RAM.raddr_a[5]~3_combout ) ) ) # ( !\sp|RAM~83_combout  & ( (!\sp|RAM.raddr_a[5]~3_combout  & \sp|RAM~82_combout ) ) )

	.dataa(!\sp|RAM.raddr_a[5]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sp|RAM~82_combout ),
	.datae(gnd),
	.dataf(!\sp|RAM~83_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|RAM~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|RAM~84 .extended_lut = "off";
defparam \sp|RAM~84 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \sp|RAM~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N3
cyclonev_lcell_comb \sp|RAM~61 (
// Equation(s):
// \sp|RAM~61_combout  = ( \sp|Add0~1_sumout  & ( \sp|Add0~5_sumout  & ( (!\sp|RAM.raddr_a[1]~1_combout  & (!\sp|RAM.raddr_a[3]~4_combout  & \sp|RAM.raddr_a[2]~0_combout )) ) ) )

	.dataa(!\sp|RAM.raddr_a[1]~1_combout ),
	.datab(!\sp|RAM.raddr_a[3]~4_combout ),
	.datac(!\sp|RAM.raddr_a[2]~0_combout ),
	.datad(gnd),
	.datae(!\sp|Add0~1_sumout ),
	.dataf(!\sp|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|RAM~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|RAM~61 .extended_lut = "off";
defparam \sp|RAM~61 .lut_mask = 64'h0000000000000808;
defparam \sp|RAM~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N21
cyclonev_lcell_comb \sp|RAM~60 (
// Equation(s):
// \sp|RAM~60_combout  = ( \sp|Add0~5_sumout  & ( (!\sp|RAM.raddr_a[3]~4_combout  & (\sp|RAM.raddr_a[1]~1_combout  & ((\sp|Add0~1_sumout ) # (\sp|RAM.raddr_a[2]~0_combout )))) # (\sp|RAM.raddr_a[3]~4_combout  & (((!\sp|RAM.raddr_a[2]~0_combout  & 
// !\sp|Add0~1_sumout )))) ) ) # ( !\sp|Add0~5_sumout  & ( (!\sp|RAM.raddr_a[2]~0_combout  & (\sp|RAM.raddr_a[1]~1_combout  & (\sp|RAM.raddr_a[3]~4_combout  & \sp|Add0~1_sumout ))) # (\sp|RAM.raddr_a[2]~0_combout  & (!\sp|RAM.raddr_a[3]~4_combout  & 
// (!\sp|RAM.raddr_a[1]~1_combout  $ (!\sp|Add0~1_sumout )))) ) )

	.dataa(!\sp|RAM.raddr_a[1]~1_combout ),
	.datab(!\sp|RAM.raddr_a[2]~0_combout ),
	.datac(!\sp|RAM.raddr_a[3]~4_combout ),
	.datad(!\sp|Add0~1_sumout ),
	.datae(gnd),
	.dataf(!\sp|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|RAM~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|RAM~60 .extended_lut = "off";
defparam \sp|RAM~60 .lut_mask = 64'h102410241C501C50;
defparam \sp|RAM~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N18
cyclonev_lcell_comb \sp|RAM~62 (
// Equation(s):
// \sp|RAM~62_combout  = ( \sp|Add0~5_sumout  & ( (\sp|RAM.raddr_a[2]~0_combout  & (\sp|RAM.raddr_a[3]~4_combout  & ((\sp|Add0~1_sumout ) # (\sp|RAM.raddr_a[1]~1_combout )))) ) ) # ( !\sp|Add0~5_sumout  & ( (!\sp|RAM.raddr_a[1]~1_combout  & 
// ((!\sp|RAM.raddr_a[2]~0_combout  & (!\sp|RAM.raddr_a[3]~4_combout  & \sp|Add0~1_sumout )) # (\sp|RAM.raddr_a[2]~0_combout  & (\sp|RAM.raddr_a[3]~4_combout )))) # (\sp|RAM.raddr_a[1]~1_combout  & ((!\sp|Add0~1_sumout ) # ((\sp|RAM.raddr_a[2]~0_combout  & 
// \sp|RAM.raddr_a[3]~4_combout )))) ) )

	.dataa(!\sp|RAM.raddr_a[1]~1_combout ),
	.datab(!\sp|RAM.raddr_a[2]~0_combout ),
	.datac(!\sp|RAM.raddr_a[3]~4_combout ),
	.datad(!\sp|Add0~1_sumout ),
	.datae(gnd),
	.dataf(!\sp|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|RAM~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|RAM~62 .extended_lut = "off";
defparam \sp|RAM~62 .lut_mask = 64'h5783578301030103;
defparam \sp|RAM~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N51
cyclonev_lcell_comb \sp|RAM~63 (
// Equation(s):
// \sp|RAM~63_combout  = ( \sp|Add0~17_sumout  & ( \sp|RAM~62_combout  & ( (!\sp|Add0~9_sumout  & (\sp|RAM.raddr_a[5]~3_combout  & \sp|RAM~60_combout )) ) ) ) # ( !\sp|Add0~17_sumout  & ( \sp|RAM~62_combout  & ( (\sp|RAM~61_combout  & (!\sp|Add0~9_sumout  & 
// \sp|RAM.raddr_a[5]~3_combout )) ) ) ) # ( \sp|Add0~17_sumout  & ( !\sp|RAM~62_combout  & ( (!\sp|Add0~9_sumout  & (\sp|RAM.raddr_a[5]~3_combout  & \sp|RAM~60_combout )) ) ) ) # ( !\sp|Add0~17_sumout  & ( !\sp|RAM~62_combout  & ( 
// (\sp|RAM.raddr_a[5]~3_combout  & ((\sp|Add0~9_sumout ) # (\sp|RAM~61_combout ))) ) ) )

	.dataa(!\sp|RAM~61_combout ),
	.datab(!\sp|Add0~9_sumout ),
	.datac(!\sp|RAM.raddr_a[5]~3_combout ),
	.datad(!\sp|RAM~60_combout ),
	.datae(!\sp|Add0~17_sumout ),
	.dataf(!\sp|RAM~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|RAM~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|RAM~63 .extended_lut = "off";
defparam \sp|RAM~63 .lut_mask = 64'h0707000C0404000C;
defparam \sp|RAM~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N6
cyclonev_lcell_comb \sp|RAM~77 (
// Equation(s):
// \sp|RAM~77_combout  = ( \sp|RAM.raddr_a[3]~4_combout  & ( \sp|Add0~5_sumout  & ( (!\sp|Add0~1_sumout  & (!\sp|RAM.raddr_a[1]~1_combout  $ ((\sp|RAM.raddr_a[2]~0_combout )))) # (\sp|Add0~1_sumout  & (\sp|RAM.raddr_a[1]~1_combout  & 
// (!\sp|RAM.raddr_a[2]~0_combout  & \sp|Add0~9_sumout ))) ) ) ) # ( !\sp|RAM.raddr_a[3]~4_combout  & ( \sp|Add0~5_sumout  & ( (\sp|RAM.raddr_a[1]~1_combout  & (!\sp|Add0~9_sumout  & !\sp|Add0~1_sumout )) ) ) ) # ( \sp|RAM.raddr_a[3]~4_combout  & ( 
// !\sp|Add0~5_sumout  & ( (!\sp|RAM.raddr_a[1]~1_combout  & ((!\sp|RAM.raddr_a[2]~0_combout  & (\sp|Add0~9_sumout )) # (\sp|RAM.raddr_a[2]~0_combout  & ((\sp|Add0~1_sumout ))))) # (\sp|RAM.raddr_a[1]~1_combout  & (!\sp|RAM.raddr_a[2]~0_combout  & 
// (!\sp|Add0~9_sumout  & !\sp|Add0~1_sumout ))) ) ) ) # ( !\sp|RAM.raddr_a[3]~4_combout  & ( !\sp|Add0~5_sumout  & ( (!\sp|Add0~9_sumout  & (\sp|Add0~1_sumout  & ((\sp|RAM.raddr_a[2]~0_combout ) # (\sp|RAM.raddr_a[1]~1_combout )))) # (\sp|Add0~9_sumout  & 
// (\sp|RAM.raddr_a[1]~1_combout  & (\sp|RAM.raddr_a[2]~0_combout ))) ) ) )

	.dataa(!\sp|RAM.raddr_a[1]~1_combout ),
	.datab(!\sp|RAM.raddr_a[2]~0_combout ),
	.datac(!\sp|Add0~9_sumout ),
	.datad(!\sp|Add0~1_sumout ),
	.datae(!\sp|RAM.raddr_a[3]~4_combout ),
	.dataf(!\sp|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|RAM~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|RAM~77 .extended_lut = "off";
defparam \sp|RAM~77 .lut_mask = 64'h0171482A50009904;
defparam \sp|RAM~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N12
cyclonev_lcell_comb \sp|RAM~64 (
// Equation(s):
// \sp|RAM~64_combout  = ( \sp|RAM~77_combout  & ( (!\sp|RAM.raddr_a[5]~3_combout  & (!\sp|Add0~9_sumout  $ (!\sp|Add0~17_sumout ))) ) )

	.dataa(!\sp|Add0~9_sumout ),
	.datab(gnd),
	.datac(!\sp|RAM.raddr_a[5]~3_combout ),
	.datad(!\sp|Add0~17_sumout ),
	.datae(gnd),
	.dataf(!\sp|RAM~77_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|RAM~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|RAM~64 .extended_lut = "off";
defparam \sp|RAM~64 .lut_mask = 64'h0000000050A050A0;
defparam \sp|RAM~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N54
cyclonev_lcell_comb \sp|RAM~58 (
// Equation(s):
// \sp|RAM~58_combout  = ( \sp|Add0~1_sumout  & ( \sp|Add0~9_sumout  & ( (!\sp|RAM.raddr_a[3]~4_combout  & (\sp|RAM.raddr_a[5]~3_combout  & !\sp|RAM.raddr_a[2]~0_combout )) ) ) ) # ( \sp|Add0~1_sumout  & ( !\sp|Add0~9_sumout  & ( 
// (!\sp|RAM.raddr_a[1]~1_combout  & (!\sp|RAM.raddr_a[3]~4_combout  & (!\sp|RAM.raddr_a[5]~3_combout  & !\sp|RAM.raddr_a[2]~0_combout ))) ) ) ) # ( !\sp|Add0~1_sumout  & ( !\sp|Add0~9_sumout  & ( (\sp|RAM.raddr_a[3]~4_combout  & 
// (!\sp|RAM.raddr_a[5]~3_combout  & \sp|RAM.raddr_a[2]~0_combout )) ) ) )

	.dataa(!\sp|RAM.raddr_a[1]~1_combout ),
	.datab(!\sp|RAM.raddr_a[3]~4_combout ),
	.datac(!\sp|RAM.raddr_a[5]~3_combout ),
	.datad(!\sp|RAM.raddr_a[2]~0_combout ),
	.datae(!\sp|Add0~1_sumout ),
	.dataf(!\sp|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|RAM~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|RAM~58 .extended_lut = "off";
defparam \sp|RAM~58 .lut_mask = 64'h0030800000000C00;
defparam \sp|RAM~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N15
cyclonev_lcell_comb \sp|RAM~57 (
// Equation(s):
// \sp|RAM~57_combout  = ( \sp|RAM.raddr_a[1]~1_combout  & ( (!\sp|RAM.raddr_a[3]~4_combout  & (!\sp|Add0~9_sumout  & (!\sp|RAM.raddr_a[2]~0_combout  & !\sp|Add0~1_sumout ))) # (\sp|RAM.raddr_a[3]~4_combout  & (!\sp|Add0~9_sumout  $ 
// ((!\sp|RAM.raddr_a[2]~0_combout )))) ) ) # ( !\sp|RAM.raddr_a[1]~1_combout  & ( (\sp|RAM.raddr_a[2]~0_combout  & ((!\sp|Add0~9_sumout  & (!\sp|RAM.raddr_a[3]~4_combout  & \sp|Add0~1_sumout )) # (\sp|Add0~9_sumout  & (\sp|RAM.raddr_a[3]~4_combout  & 
// !\sp|Add0~1_sumout )))) ) )

	.dataa(!\sp|Add0~9_sumout ),
	.datab(!\sp|RAM.raddr_a[3]~4_combout ),
	.datac(!\sp|RAM.raddr_a[2]~0_combout ),
	.datad(!\sp|Add0~1_sumout ),
	.datae(gnd),
	.dataf(!\sp|RAM.raddr_a[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|RAM~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|RAM~57 .extended_lut = "off";
defparam \sp|RAM~57 .lut_mask = 64'h0108010892129212;
defparam \sp|RAM~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N42
cyclonev_lcell_comb \sp|RAM~59 (
// Equation(s):
// \sp|RAM~59_combout  = ( \sp|RAM~57_combout  & ( (\sp|Add0~17_sumout  & ((!\sp|Add0~5_sumout  & ((\sp|RAM~58_combout ))) # (\sp|Add0~5_sumout  & (!\sp|RAM.raddr_a[5]~3_combout )))) ) ) # ( !\sp|RAM~57_combout  & ( (\sp|Add0~17_sumout  & (!\sp|Add0~5_sumout 
//  & \sp|RAM~58_combout )) ) )

	.dataa(!\sp|RAM.raddr_a[5]~3_combout ),
	.datab(!\sp|Add0~17_sumout ),
	.datac(!\sp|Add0~5_sumout ),
	.datad(!\sp|RAM~58_combout ),
	.datae(gnd),
	.dataf(!\sp|RAM~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|RAM~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|RAM~59 .extended_lut = "off";
defparam \sp|RAM~59 .lut_mask = 64'h0030003002320232;
defparam \sp|RAM~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y76_N30
cyclonev_lcell_comb \sp|RAM~78 (
// Equation(s):
// \sp|RAM~78_combout  = ( !\sp|Add0~13_sumout  & ( (!\sp|RAM.raddr_a[4]~2_combout  & (\sp|RAM~84_combout  & (\sp|Add0~17_sumout ))) # (\sp|RAM.raddr_a[4]~2_combout  & ((((\sp|RAM~59_combout ))))) ) ) # ( \sp|Add0~13_sumout  & ( 
// (!\sp|RAM.raddr_a[4]~2_combout  & (((\sp|RAM~63_combout )))) # (\sp|RAM.raddr_a[4]~2_combout  & ((((\sp|RAM~64_combout ))))) ) )

	.dataa(!\sp|RAM.raddr_a[4]~2_combout ),
	.datab(!\sp|RAM~84_combout ),
	.datac(!\sp|RAM~63_combout ),
	.datad(!\sp|RAM~64_combout ),
	.datae(!\sp|Add0~13_sumout ),
	.dataf(!\sp|RAM~59_combout ),
	.datag(!\sp|Add0~17_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|RAM~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|RAM~78 .extended_lut = "on";
defparam \sp|RAM~78 .lut_mask = 64'h02020A5F57570A5F;
defparam \sp|RAM~78 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y76_N32
dffeas \sp|sprite[1] (
	.clk(\nclk|clk25~q ),
	.d(\sp|RAM~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sp|sprite[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sp|sprite [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sp|sprite[1] .is_wysiwyg = "true";
defparam \sp|sprite[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y79_N36
cyclonev_lcell_comb \sp|RAM~49 (
// Equation(s):
// \sp|RAM~49_combout  = ( !\sp|RAM.raddr_a[4]~2_combout  & ( \sp|Add0~1_sumout  & ( (!\sp|Add0~5_sumout  & ((!\sp|RAM.raddr_a[2]~0_combout  & ((\sp|RAM.raddr_a[3]~4_combout ))) # (\sp|RAM.raddr_a[2]~0_combout  & (\sp|RAM.raddr_a[1]~1_combout  & 
// !\sp|RAM.raddr_a[3]~4_combout )))) ) ) ) # ( !\sp|RAM.raddr_a[4]~2_combout  & ( !\sp|Add0~1_sumout  & ( (!\sp|Add0~5_sumout  & ((!\sp|RAM.raddr_a[2]~0_combout  & ((\sp|RAM.raddr_a[3]~4_combout ) # (\sp|RAM.raddr_a[1]~1_combout ))) # 
// (\sp|RAM.raddr_a[2]~0_combout  & ((!\sp|RAM.raddr_a[3]~4_combout ))))) ) ) )

	.dataa(!\sp|RAM.raddr_a[1]~1_combout ),
	.datab(!\sp|RAM.raddr_a[2]~0_combout ),
	.datac(!\sp|RAM.raddr_a[3]~4_combout ),
	.datad(!\sp|Add0~5_sumout ),
	.datae(!\sp|RAM.raddr_a[4]~2_combout ),
	.dataf(!\sp|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|RAM~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|RAM~49 .extended_lut = "off";
defparam \sp|RAM~49 .lut_mask = 64'h7C0000001C000000;
defparam \sp|RAM~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y79_N12
cyclonev_lcell_comb \sp|RAM~47 (
// Equation(s):
// \sp|RAM~47_combout  = ( !\sp|RAM.raddr_a[4]~2_combout  & ( \sp|Add0~1_sumout  & ( (!\sp|Add0~5_sumout  & (!\sp|RAM.raddr_a[1]~1_combout  & ((\sp|RAM.raddr_a[3]~4_combout ) # (\sp|RAM.raddr_a[2]~0_combout )))) # (\sp|Add0~5_sumout  & 
// (((!\sp|RAM.raddr_a[2]~0_combout )))) ) ) ) # ( !\sp|RAM.raddr_a[4]~2_combout  & ( !\sp|Add0~1_sumout  & ( (!\sp|RAM.raddr_a[2]~0_combout  & (((\sp|RAM.raddr_a[3]~4_combout  & !\sp|Add0~5_sumout )))) # (\sp|RAM.raddr_a[2]~0_combout  & 
// (!\sp|RAM.raddr_a[1]~1_combout  $ ((!\sp|RAM.raddr_a[3]~4_combout )))) ) ) )

	.dataa(!\sp|RAM.raddr_a[1]~1_combout ),
	.datab(!\sp|RAM.raddr_a[2]~0_combout ),
	.datac(!\sp|RAM.raddr_a[3]~4_combout ),
	.datad(!\sp|Add0~5_sumout ),
	.datae(!\sp|RAM.raddr_a[4]~2_combout ),
	.dataf(!\sp|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|RAM~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|RAM~47 .extended_lut = "off";
defparam \sp|RAM~47 .lut_mask = 64'h1E1200002ACC0000;
defparam \sp|RAM~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y79_N54
cyclonev_lcell_comb \sp|RAM~46 (
// Equation(s):
// \sp|RAM~46_combout  = ( \sp|RAM.raddr_a[1]~1_combout  & ( \sp|Add0~1_sumout  & ( (!\sp|RAM.raddr_a[4]~2_combout  & (\sp|Add0~5_sumout  & (\sp|RAM.raddr_a[3]~4_combout  & \sp|RAM.raddr_a[2]~0_combout ))) # (\sp|RAM.raddr_a[4]~2_combout  & 
// (!\sp|Add0~5_sumout  $ (((!\sp|RAM.raddr_a[2]~0_combout ) # (\sp|RAM.raddr_a[3]~4_combout ))))) ) ) ) # ( !\sp|RAM.raddr_a[1]~1_combout  & ( \sp|Add0~1_sumout  & ( (\sp|RAM.raddr_a[4]~2_combout  & ((!\sp|Add0~5_sumout  & ((!\sp|RAM.raddr_a[2]~0_combout ) 
// # (\sp|RAM.raddr_a[3]~4_combout ))) # (\sp|Add0~5_sumout  & ((!\sp|RAM.raddr_a[3]~4_combout ) # (\sp|RAM.raddr_a[2]~0_combout ))))) ) ) ) # ( \sp|RAM.raddr_a[1]~1_combout  & ( !\sp|Add0~1_sumout  & ( (\sp|RAM.raddr_a[4]~2_combout  & ((!\sp|Add0~5_sumout  
// & ((!\sp|RAM.raddr_a[3]~4_combout ) # (!\sp|RAM.raddr_a[2]~0_combout ))) # (\sp|Add0~5_sumout  & ((\sp|RAM.raddr_a[2]~0_combout ) # (\sp|RAM.raddr_a[3]~4_combout ))))) ) ) ) # ( !\sp|RAM.raddr_a[1]~1_combout  & ( !\sp|Add0~1_sumout  & ( 
// (\sp|RAM.raddr_a[4]~2_combout  & (((!\sp|RAM.raddr_a[3]~4_combout  & \sp|RAM.raddr_a[2]~0_combout )) # (\sp|Add0~5_sumout ))) ) ) )

	.dataa(!\sp|RAM.raddr_a[4]~2_combout ),
	.datab(!\sp|Add0~5_sumout ),
	.datac(!\sp|RAM.raddr_a[3]~4_combout ),
	.datad(!\sp|RAM.raddr_a[2]~0_combout ),
	.datae(!\sp|RAM.raddr_a[1]~1_combout ),
	.dataf(!\sp|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|RAM~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|RAM~46 .extended_lut = "off";
defparam \sp|RAM~46 .lut_mask = 64'h1151455154151143;
defparam \sp|RAM~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y79_N18
cyclonev_lcell_comb \sp|RAM~48 (
// Equation(s):
// \sp|RAM~48_combout  = ( \sp|RAM.raddr_a[4]~2_combout  & ( \sp|Add0~1_sumout  & ( (!\sp|RAM.raddr_a[2]~0_combout  & (!\sp|RAM.raddr_a[3]~4_combout  & !\sp|Add0~5_sumout )) ) ) ) # ( !\sp|RAM.raddr_a[4]~2_combout  & ( \sp|Add0~1_sumout  & ( 
// (\sp|RAM.raddr_a[1]~1_combout  & (\sp|RAM.raddr_a[2]~0_combout  & (\sp|RAM.raddr_a[3]~4_combout  & !\sp|Add0~5_sumout ))) ) ) ) # ( \sp|RAM.raddr_a[4]~2_combout  & ( !\sp|Add0~1_sumout  & ( (!\sp|RAM.raddr_a[3]~4_combout  & ((!\sp|Add0~5_sumout ) # 
// ((!\sp|RAM.raddr_a[1]~1_combout  & !\sp|RAM.raddr_a[2]~0_combout )))) # (\sp|RAM.raddr_a[3]~4_combout  & (!\sp|RAM.raddr_a[1]~1_combout  & (!\sp|RAM.raddr_a[2]~0_combout  & !\sp|Add0~5_sumout ))) ) ) ) # ( !\sp|RAM.raddr_a[4]~2_combout  & ( 
// !\sp|Add0~1_sumout  & ( (\sp|RAM.raddr_a[1]~1_combout  & (\sp|RAM.raddr_a[2]~0_combout  & \sp|RAM.raddr_a[3]~4_combout )) ) ) )

	.dataa(!\sp|RAM.raddr_a[1]~1_combout ),
	.datab(!\sp|RAM.raddr_a[2]~0_combout ),
	.datac(!\sp|RAM.raddr_a[3]~4_combout ),
	.datad(!\sp|Add0~5_sumout ),
	.datae(!\sp|RAM.raddr_a[4]~2_combout ),
	.dataf(!\sp|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|RAM~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|RAM~48 .extended_lut = "off";
defparam \sp|RAM~48 .lut_mask = 64'h0101F8800100C000;
defparam \sp|RAM~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y79_N6
cyclonev_lcell_comb \sp|RAM~50 (
// Equation(s):
// \sp|RAM~50_combout  = ( \sp|RAM~46_combout  & ( \sp|RAM~48_combout  & ( (!\sp|RAM.raddr_a[5]~3_combout ) # ((!\sp|Add0~9_sumout  & ((\sp|RAM~47_combout ))) # (\sp|Add0~9_sumout  & (\sp|RAM~49_combout ))) ) ) ) # ( !\sp|RAM~46_combout  & ( 
// \sp|RAM~48_combout  & ( (!\sp|Add0~9_sumout  & (\sp|RAM.raddr_a[5]~3_combout  & ((\sp|RAM~47_combout )))) # (\sp|Add0~9_sumout  & ((!\sp|RAM.raddr_a[5]~3_combout ) # ((\sp|RAM~49_combout )))) ) ) ) # ( \sp|RAM~46_combout  & ( !\sp|RAM~48_combout  & ( 
// (!\sp|Add0~9_sumout  & ((!\sp|RAM.raddr_a[5]~3_combout ) # ((\sp|RAM~47_combout )))) # (\sp|Add0~9_sumout  & (\sp|RAM.raddr_a[5]~3_combout  & (\sp|RAM~49_combout ))) ) ) ) # ( !\sp|RAM~46_combout  & ( !\sp|RAM~48_combout  & ( (\sp|RAM.raddr_a[5]~3_combout 
//  & ((!\sp|Add0~9_sumout  & ((\sp|RAM~47_combout ))) # (\sp|Add0~9_sumout  & (\sp|RAM~49_combout )))) ) ) )

	.dataa(!\sp|Add0~9_sumout ),
	.datab(!\sp|RAM.raddr_a[5]~3_combout ),
	.datac(!\sp|RAM~49_combout ),
	.datad(!\sp|RAM~47_combout ),
	.datae(!\sp|RAM~46_combout ),
	.dataf(!\sp|RAM~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|RAM~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|RAM~50 .extended_lut = "off";
defparam \sp|RAM~50 .lut_mask = 64'h012389AB4567CDEF;
defparam \sp|RAM~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y79_N48
cyclonev_lcell_comb \sp|RAM~41 (
// Equation(s):
// \sp|RAM~41_combout  = ( \sp|Add0~9_sumout  & ( \sp|Add0~5_sumout  & ( (!\sp|RAM.raddr_a[4]~2_combout  & (((\sp|RAM.raddr_a[2]~0_combout  & \sp|RAM.raddr_a[3]~4_combout )))) # (\sp|RAM.raddr_a[4]~2_combout  & (!\sp|RAM.raddr_a[1]~1_combout  $ 
// (((!\sp|RAM.raddr_a[2]~0_combout  & \sp|RAM.raddr_a[3]~4_combout ))))) ) ) ) # ( !\sp|Add0~9_sumout  & ( \sp|Add0~5_sumout  & ( (\sp|RAM.raddr_a[1]~1_combout  & ((!\sp|RAM.raddr_a[2]~0_combout  & (!\sp|RAM.raddr_a[4]~2_combout  $ 
// (!\sp|RAM.raddr_a[3]~4_combout ))) # (\sp|RAM.raddr_a[2]~0_combout  & (\sp|RAM.raddr_a[4]~2_combout  & \sp|RAM.raddr_a[3]~4_combout )))) ) ) ) # ( \sp|Add0~9_sumout  & ( !\sp|Add0~5_sumout  & ( (!\sp|RAM.raddr_a[1]~1_combout  & 
// ((!\sp|RAM.raddr_a[2]~0_combout  & (!\sp|RAM.raddr_a[4]~2_combout  & \sp|RAM.raddr_a[3]~4_combout )) # (\sp|RAM.raddr_a[2]~0_combout  & (\sp|RAM.raddr_a[4]~2_combout  & !\sp|RAM.raddr_a[3]~4_combout )))) ) ) ) # ( !\sp|Add0~9_sumout  & ( 
// !\sp|Add0~5_sumout  & ( (\sp|RAM.raddr_a[1]~1_combout  & (!\sp|RAM.raddr_a[2]~0_combout  & (\sp|RAM.raddr_a[4]~2_combout  & \sp|RAM.raddr_a[3]~4_combout ))) ) ) )

	.dataa(!\sp|RAM.raddr_a[1]~1_combout ),
	.datab(!\sp|RAM.raddr_a[2]~0_combout ),
	.datac(!\sp|RAM.raddr_a[4]~2_combout ),
	.datad(!\sp|RAM.raddr_a[3]~4_combout ),
	.datae(!\sp|Add0~9_sumout ),
	.dataf(!\sp|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|RAM~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|RAM~41 .extended_lut = "off";
defparam \sp|RAM~41 .lut_mask = 64'h0004028004410A36;
defparam \sp|RAM~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y79_N48
cyclonev_lcell_comb \sp|RAM~43 (
// Equation(s):
// \sp|RAM~43_combout  = ( \sp|Add0~9_sumout  & ( \sp|Add0~5_sumout  & ( (\sp|RAM.raddr_a[4]~2_combout  & ((!\sp|RAM.raddr_a[2]~0_combout  & (\sp|RAM.raddr_a[3]~4_combout  & \sp|RAM.raddr_a[1]~1_combout )) # (\sp|RAM.raddr_a[2]~0_combout  & 
// (!\sp|RAM.raddr_a[3]~4_combout  & !\sp|RAM.raddr_a[1]~1_combout )))) ) ) ) # ( !\sp|Add0~9_sumout  & ( \sp|Add0~5_sumout  & ( (!\sp|RAM.raddr_a[4]~2_combout  & (!\sp|RAM.raddr_a[2]~0_combout  & (\sp|RAM.raddr_a[3]~4_combout  & 
// !\sp|RAM.raddr_a[1]~1_combout ))) # (\sp|RAM.raddr_a[4]~2_combout  & (\sp|RAM.raddr_a[2]~0_combout  & (!\sp|RAM.raddr_a[3]~4_combout  $ (\sp|RAM.raddr_a[1]~1_combout )))) ) ) ) # ( \sp|Add0~9_sumout  & ( !\sp|Add0~5_sumout  & ( 
// (!\sp|RAM.raddr_a[3]~4_combout  & (\sp|RAM.raddr_a[4]~2_combout  & ((\sp|RAM.raddr_a[1]~1_combout ) # (\sp|RAM.raddr_a[2]~0_combout )))) # (\sp|RAM.raddr_a[3]~4_combout  & ((!\sp|RAM.raddr_a[1]~1_combout  & (\sp|RAM.raddr_a[4]~2_combout )) # 
// (\sp|RAM.raddr_a[1]~1_combout  & ((!\sp|RAM.raddr_a[2]~0_combout ))))) ) ) ) # ( !\sp|Add0~9_sumout  & ( !\sp|Add0~5_sumout  & ( (!\sp|RAM.raddr_a[2]~0_combout  & (\sp|RAM.raddr_a[4]~2_combout  & (!\sp|RAM.raddr_a[3]~4_combout  $ 
// (\sp|RAM.raddr_a[1]~1_combout )))) # (\sp|RAM.raddr_a[2]~0_combout  & (((\sp|RAM.raddr_a[3]~4_combout )))) ) ) )

	.dataa(!\sp|RAM.raddr_a[4]~2_combout ),
	.datab(!\sp|RAM.raddr_a[2]~0_combout ),
	.datac(!\sp|RAM.raddr_a[3]~4_combout ),
	.datad(!\sp|RAM.raddr_a[1]~1_combout ),
	.datae(!\sp|Add0~9_sumout ),
	.dataf(!\sp|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|RAM~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|RAM~43 .extended_lut = "off";
defparam \sp|RAM~43 .lut_mask = 64'h4307155C18011004;
defparam \sp|RAM~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y79_N0
cyclonev_lcell_comb \sp|RAM~44 (
// Equation(s):
// \sp|RAM~44_combout  = ( \sp|Add0~9_sumout  & ( \sp|Add0~5_sumout  & ( (!\sp|RAM.raddr_a[4]~2_combout  & ((!\sp|RAM.raddr_a[2]~0_combout ) # ((!\sp|RAM.raddr_a[1]~1_combout  & \sp|RAM.raddr_a[3]~4_combout )))) ) ) ) # ( !\sp|Add0~9_sumout  & ( 
// \sp|Add0~5_sumout  & ( (!\sp|RAM.raddr_a[2]~0_combout  & (((!\sp|RAM.raddr_a[4]~2_combout  & \sp|RAM.raddr_a[3]~4_combout )))) # (\sp|RAM.raddr_a[2]~0_combout  & (!\sp|RAM.raddr_a[1]~1_combout  & (!\sp|RAM.raddr_a[4]~2_combout  $ 
// (!\sp|RAM.raddr_a[3]~4_combout )))) ) ) ) # ( \sp|Add0~9_sumout  & ( !\sp|Add0~5_sumout  & ( (!\sp|RAM.raddr_a[3]~4_combout  & ((!\sp|RAM.raddr_a[2]~0_combout ) # ((!\sp|RAM.raddr_a[1]~1_combout  & \sp|RAM.raddr_a[4]~2_combout )))) # 
// (\sp|RAM.raddr_a[3]~4_combout  & (((!\sp|RAM.raddr_a[4]~2_combout )))) ) ) ) # ( !\sp|Add0~9_sumout  & ( !\sp|Add0~5_sumout  & ( (!\sp|RAM.raddr_a[2]~0_combout  & (((!\sp|RAM.raddr_a[4]~2_combout ) # (!\sp|RAM.raddr_a[3]~4_combout )))) # 
// (\sp|RAM.raddr_a[2]~0_combout  & (!\sp|RAM.raddr_a[4]~2_combout  & ((!\sp|RAM.raddr_a[3]~4_combout ) # (\sp|RAM.raddr_a[1]~1_combout )))) ) ) )

	.dataa(!\sp|RAM.raddr_a[1]~1_combout ),
	.datab(!\sp|RAM.raddr_a[2]~0_combout ),
	.datac(!\sp|RAM.raddr_a[4]~2_combout ),
	.datad(!\sp|RAM.raddr_a[3]~4_combout ),
	.datae(!\sp|Add0~9_sumout ),
	.dataf(!\sp|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|RAM~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|RAM~44 .extended_lut = "off";
defparam \sp|RAM~44 .lut_mask = 64'hFCD0CEF002E0C0E0;
defparam \sp|RAM~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y79_N30
cyclonev_lcell_comb \sp|RAM~42 (
// Equation(s):
// \sp|RAM~42_combout  = ( \sp|Add0~9_sumout  & ( \sp|Add0~5_sumout  & ( (!\sp|RAM.raddr_a[2]~0_combout  & (\sp|RAM.raddr_a[4]~2_combout  & !\sp|RAM.raddr_a[3]~4_combout )) # (\sp|RAM.raddr_a[2]~0_combout  & (!\sp|RAM.raddr_a[4]~2_combout  & 
// \sp|RAM.raddr_a[3]~4_combout )) ) ) ) # ( !\sp|Add0~9_sumout  & ( \sp|Add0~5_sumout  & ( (!\sp|RAM.raddr_a[4]~2_combout  & (!\sp|RAM.raddr_a[3]~4_combout  $ (((!\sp|RAM.raddr_a[1]~1_combout ) # (!\sp|RAM.raddr_a[2]~0_combout ))))) # 
// (\sp|RAM.raddr_a[4]~2_combout  & (!\sp|RAM.raddr_a[1]~1_combout  & (\sp|RAM.raddr_a[2]~0_combout  & !\sp|RAM.raddr_a[3]~4_combout ))) ) ) ) # ( \sp|Add0~9_sumout  & ( !\sp|Add0~5_sumout  & ( (!\sp|RAM.raddr_a[3]~4_combout  & (!\sp|RAM.raddr_a[1]~1_combout 
//  & (!\sp|RAM.raddr_a[2]~0_combout  $ (\sp|RAM.raddr_a[4]~2_combout )))) # (\sp|RAM.raddr_a[3]~4_combout  & (((!\sp|RAM.raddr_a[4]~2_combout )))) ) ) ) # ( !\sp|Add0~9_sumout  & ( !\sp|Add0~5_sumout  & ( (!\sp|RAM.raddr_a[4]~2_combout  & 
// ((!\sp|RAM.raddr_a[1]~1_combout  & (\sp|RAM.raddr_a[2]~0_combout  & !\sp|RAM.raddr_a[3]~4_combout )) # (\sp|RAM.raddr_a[1]~1_combout  & (!\sp|RAM.raddr_a[2]~0_combout  & \sp|RAM.raddr_a[3]~4_combout )))) ) ) )

	.dataa(!\sp|RAM.raddr_a[1]~1_combout ),
	.datab(!\sp|RAM.raddr_a[2]~0_combout ),
	.datac(!\sp|RAM.raddr_a[4]~2_combout ),
	.datad(!\sp|RAM.raddr_a[3]~4_combout ),
	.datae(!\sp|Add0~9_sumout ),
	.dataf(!\sp|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|RAM~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|RAM~42 .extended_lut = "off";
defparam \sp|RAM~42 .lut_mask = 64'h204082F012E00C30;
defparam \sp|RAM~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y79_N6
cyclonev_lcell_comb \sp|RAM~45 (
// Equation(s):
// \sp|RAM~45_combout  = ( \sp|RAM~44_combout  & ( \sp|RAM~42_combout  & ( ((!\sp|Add0~1_sumout  & (\sp|RAM~41_combout )) # (\sp|Add0~1_sumout  & ((\sp|RAM~43_combout )))) # (\sp|RAM.raddr_a[5]~3_combout ) ) ) ) # ( !\sp|RAM~44_combout  & ( 
// \sp|RAM~42_combout  & ( (!\sp|Add0~1_sumout  & (((\sp|RAM~41_combout )) # (\sp|RAM.raddr_a[5]~3_combout ))) # (\sp|Add0~1_sumout  & (!\sp|RAM.raddr_a[5]~3_combout  & ((\sp|RAM~43_combout )))) ) ) ) # ( \sp|RAM~44_combout  & ( !\sp|RAM~42_combout  & ( 
// (!\sp|Add0~1_sumout  & (!\sp|RAM.raddr_a[5]~3_combout  & (\sp|RAM~41_combout ))) # (\sp|Add0~1_sumout  & (((\sp|RAM~43_combout )) # (\sp|RAM.raddr_a[5]~3_combout ))) ) ) ) # ( !\sp|RAM~44_combout  & ( !\sp|RAM~42_combout  & ( 
// (!\sp|RAM.raddr_a[5]~3_combout  & ((!\sp|Add0~1_sumout  & (\sp|RAM~41_combout )) # (\sp|Add0~1_sumout  & ((\sp|RAM~43_combout ))))) ) ) )

	.dataa(!\sp|Add0~1_sumout ),
	.datab(!\sp|RAM.raddr_a[5]~3_combout ),
	.datac(!\sp|RAM~41_combout ),
	.datad(!\sp|RAM~43_combout ),
	.datae(!\sp|RAM~44_combout ),
	.dataf(!\sp|RAM~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|RAM~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|RAM~45 .extended_lut = "off";
defparam \sp|RAM~45 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \sp|RAM~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y79_N18
cyclonev_lcell_comb \sp|RAM~38 (
// Equation(s):
// \sp|RAM~38_combout  = ( \sp|Add0~9_sumout  & ( \sp|Add0~5_sumout  & ( (!\sp|RAM.raddr_a[4]~2_combout  & (\sp|RAM.raddr_a[5]~3_combout  & ((\sp|RAM.raddr_a[2]~0_combout ) # (\sp|RAM.raddr_a[1]~1_combout )))) # (\sp|RAM.raddr_a[4]~2_combout  & 
// (!\sp|RAM.raddr_a[5]~3_combout  & (!\sp|RAM.raddr_a[1]~1_combout  $ (!\sp|RAM.raddr_a[2]~0_combout )))) ) ) ) # ( !\sp|Add0~9_sumout  & ( \sp|Add0~5_sumout  & ( (!\sp|RAM.raddr_a[4]~2_combout  & (\sp|RAM.raddr_a[5]~3_combout  & 
// !\sp|RAM.raddr_a[2]~0_combout )) # (\sp|RAM.raddr_a[4]~2_combout  & (!\sp|RAM.raddr_a[5]~3_combout )) ) ) ) # ( \sp|Add0~9_sumout  & ( !\sp|Add0~5_sumout  & ( (!\sp|RAM.raddr_a[4]~2_combout  & (\sp|RAM.raddr_a[5]~3_combout  & 
// (!\sp|RAM.raddr_a[1]~1_combout  $ (!\sp|RAM.raddr_a[2]~0_combout )))) # (\sp|RAM.raddr_a[4]~2_combout  & (!\sp|RAM.raddr_a[5]~3_combout  & ((\sp|RAM.raddr_a[2]~0_combout ) # (\sp|RAM.raddr_a[1]~1_combout )))) ) ) ) # ( !\sp|Add0~9_sumout  & ( 
// !\sp|Add0~5_sumout  & ( (\sp|RAM.raddr_a[1]~1_combout  & (\sp|RAM.raddr_a[2]~0_combout  & (!\sp|RAM.raddr_a[4]~2_combout  $ (!\sp|RAM.raddr_a[5]~3_combout )))) ) ) )

	.dataa(!\sp|RAM.raddr_a[4]~2_combout ),
	.datab(!\sp|RAM.raddr_a[5]~3_combout ),
	.datac(!\sp|RAM.raddr_a[1]~1_combout ),
	.datad(!\sp|RAM.raddr_a[2]~0_combout ),
	.datae(!\sp|Add0~9_sumout ),
	.dataf(!\sp|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|RAM~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|RAM~38 .extended_lut = "off";
defparam \sp|RAM~38 .lut_mask = 64'h0006066466440662;
defparam \sp|RAM~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y79_N42
cyclonev_lcell_comb \sp|RAM~36 (
// Equation(s):
// \sp|RAM~36_combout  = ( \sp|Add0~9_sumout  & ( \sp|Add0~5_sumout  & ( (\sp|RAM.raddr_a[1]~1_combout  & ((!\sp|RAM.raddr_a[4]~2_combout  & (!\sp|RAM.raddr_a[2]~0_combout  & \sp|RAM.raddr_a[5]~3_combout )) # (\sp|RAM.raddr_a[4]~2_combout  & 
// (\sp|RAM.raddr_a[2]~0_combout  & !\sp|RAM.raddr_a[5]~3_combout )))) ) ) ) # ( !\sp|Add0~9_sumout  & ( \sp|Add0~5_sumout  & ( (!\sp|RAM.raddr_a[4]~2_combout  & (((\sp|RAM.raddr_a[5]~3_combout )))) # (\sp|RAM.raddr_a[4]~2_combout  & 
// (!\sp|RAM.raddr_a[5]~3_combout  & ((\sp|RAM.raddr_a[1]~1_combout ) # (\sp|RAM.raddr_a[2]~0_combout )))) ) ) ) # ( \sp|Add0~9_sumout  & ( !\sp|Add0~5_sumout  & ( (!\sp|RAM.raddr_a[4]~2_combout  & (((\sp|RAM.raddr_a[1]~1_combout  & 
// \sp|RAM.raddr_a[5]~3_combout )))) # (\sp|RAM.raddr_a[4]~2_combout  & (\sp|RAM.raddr_a[2]~0_combout  & (!\sp|RAM.raddr_a[1]~1_combout  & !\sp|RAM.raddr_a[5]~3_combout ))) ) ) ) # ( !\sp|Add0~9_sumout  & ( !\sp|Add0~5_sumout  & ( 
// (!\sp|RAM.raddr_a[2]~0_combout  & ((!\sp|RAM.raddr_a[4]~2_combout  & (!\sp|RAM.raddr_a[1]~1_combout  & \sp|RAM.raddr_a[5]~3_combout )) # (\sp|RAM.raddr_a[4]~2_combout  & (\sp|RAM.raddr_a[1]~1_combout  & !\sp|RAM.raddr_a[5]~3_combout )))) ) ) )

	.dataa(!\sp|RAM.raddr_a[4]~2_combout ),
	.datab(!\sp|RAM.raddr_a[2]~0_combout ),
	.datac(!\sp|RAM.raddr_a[1]~1_combout ),
	.datad(!\sp|RAM.raddr_a[5]~3_combout ),
	.datae(!\sp|Add0~9_sumout ),
	.dataf(!\sp|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|RAM~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|RAM~36 .extended_lut = "off";
defparam \sp|RAM~36 .lut_mask = 64'h0480100A15AA0108;
defparam \sp|RAM~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y79_N36
cyclonev_lcell_comb \sp|RAM~39 (
// Equation(s):
// \sp|RAM~39_combout  = ( \sp|Add0~9_sumout  & ( \sp|Add0~5_sumout  & ( (!\sp|RAM.raddr_a[4]~2_combout  & (\sp|RAM.raddr_a[5]~3_combout  & ((!\sp|RAM.raddr_a[2]~0_combout ) # (!\sp|RAM.raddr_a[1]~1_combout )))) # (\sp|RAM.raddr_a[4]~2_combout  & 
// (!\sp|RAM.raddr_a[5]~3_combout  & ((!\sp|RAM.raddr_a[1]~1_combout ) # (\sp|RAM.raddr_a[2]~0_combout )))) ) ) ) # ( !\sp|Add0~9_sumout  & ( \sp|Add0~5_sumout  & ( (!\sp|RAM.raddr_a[4]~2_combout  & (!\sp|RAM.raddr_a[2]~0_combout  & 
// \sp|RAM.raddr_a[5]~3_combout )) # (\sp|RAM.raddr_a[4]~2_combout  & ((!\sp|RAM.raddr_a[5]~3_combout ))) ) ) ) # ( \sp|Add0~9_sumout  & ( !\sp|Add0~5_sumout  & ( (!\sp|RAM.raddr_a[4]~2_combout  & ((\sp|RAM.raddr_a[5]~3_combout ))) # 
// (\sp|RAM.raddr_a[4]~2_combout  & (\sp|RAM.raddr_a[1]~1_combout  & !\sp|RAM.raddr_a[5]~3_combout )) ) ) ) # ( !\sp|Add0~9_sumout  & ( !\sp|Add0~5_sumout  & ( (!\sp|RAM.raddr_a[4]~2_combout  & (\sp|RAM.raddr_a[5]~3_combout  & ((!\sp|RAM.raddr_a[2]~0_combout 
// ) # (!\sp|RAM.raddr_a[1]~1_combout )))) # (\sp|RAM.raddr_a[4]~2_combout  & (((!\sp|RAM.raddr_a[5]~3_combout )))) ) ) )

	.dataa(!\sp|RAM.raddr_a[4]~2_combout ),
	.datab(!\sp|RAM.raddr_a[2]~0_combout ),
	.datac(!\sp|RAM.raddr_a[1]~1_combout ),
	.datad(!\sp|RAM.raddr_a[5]~3_combout ),
	.datae(!\sp|Add0~9_sumout ),
	.dataf(!\sp|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|RAM~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|RAM~39 .extended_lut = "off";
defparam \sp|RAM~39 .lut_mask = 64'h55A805AA558851A8;
defparam \sp|RAM~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y79_N12
cyclonev_lcell_comb \sp|RAM~37 (
// Equation(s):
// \sp|RAM~37_combout  = ( \sp|Add0~9_sumout  & ( \sp|Add0~5_sumout  & ( (!\sp|RAM.raddr_a[4]~2_combout  & \sp|RAM.raddr_a[5]~3_combout ) ) ) ) # ( !\sp|Add0~9_sumout  & ( \sp|Add0~5_sumout  & ( (!\sp|RAM.raddr_a[4]~2_combout  & (\sp|RAM.raddr_a[5]~3_combout 
//  & ((!\sp|RAM.raddr_a[2]~0_combout ) # (\sp|RAM.raddr_a[1]~1_combout )))) # (\sp|RAM.raddr_a[4]~2_combout  & (\sp|RAM.raddr_a[2]~0_combout  & ((!\sp|RAM.raddr_a[5]~3_combout )))) ) ) ) # ( \sp|Add0~9_sumout  & ( !\sp|Add0~5_sumout  & ( 
// (!\sp|RAM.raddr_a[4]~2_combout  & (\sp|RAM.raddr_a[5]~3_combout  & (!\sp|RAM.raddr_a[2]~0_combout  $ (\sp|RAM.raddr_a[1]~1_combout )))) # (\sp|RAM.raddr_a[4]~2_combout  & (\sp|RAM.raddr_a[2]~0_combout  & (!\sp|RAM.raddr_a[1]~1_combout  & 
// !\sp|RAM.raddr_a[5]~3_combout ))) ) ) ) # ( !\sp|Add0~9_sumout  & ( !\sp|Add0~5_sumout  & ( (!\sp|RAM.raddr_a[4]~2_combout  & (((\sp|RAM.raddr_a[5]~3_combout )))) # (\sp|RAM.raddr_a[4]~2_combout  & (!\sp|RAM.raddr_a[2]~0_combout  & 
// (\sp|RAM.raddr_a[1]~1_combout  & !\sp|RAM.raddr_a[5]~3_combout ))) ) ) )

	.dataa(!\sp|RAM.raddr_a[4]~2_combout ),
	.datab(!\sp|RAM.raddr_a[2]~0_combout ),
	.datac(!\sp|RAM.raddr_a[1]~1_combout ),
	.datad(!\sp|RAM.raddr_a[5]~3_combout ),
	.datae(!\sp|Add0~9_sumout ),
	.dataf(!\sp|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|RAM~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|RAM~37 .extended_lut = "off";
defparam \sp|RAM~37 .lut_mask = 64'h04AA1082118A00AA;
defparam \sp|RAM~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y79_N54
cyclonev_lcell_comb \sp|RAM~40 (
// Equation(s):
// \sp|RAM~40_combout  = ( \sp|RAM~39_combout  & ( \sp|RAM~37_combout  & ( ((!\sp|RAM.raddr_a[3]~4_combout  & ((\sp|RAM~36_combout ))) # (\sp|RAM.raddr_a[3]~4_combout  & (\sp|RAM~38_combout ))) # (\sp|Add0~1_sumout ) ) ) ) # ( !\sp|RAM~39_combout  & ( 
// \sp|RAM~37_combout  & ( (!\sp|Add0~1_sumout  & ((!\sp|RAM.raddr_a[3]~4_combout  & ((\sp|RAM~36_combout ))) # (\sp|RAM.raddr_a[3]~4_combout  & (\sp|RAM~38_combout )))) # (\sp|Add0~1_sumout  & (!\sp|RAM.raddr_a[3]~4_combout )) ) ) ) # ( \sp|RAM~39_combout  
// & ( !\sp|RAM~37_combout  & ( (!\sp|Add0~1_sumout  & ((!\sp|RAM.raddr_a[3]~4_combout  & ((\sp|RAM~36_combout ))) # (\sp|RAM.raddr_a[3]~4_combout  & (\sp|RAM~38_combout )))) # (\sp|Add0~1_sumout  & (\sp|RAM.raddr_a[3]~4_combout )) ) ) ) # ( 
// !\sp|RAM~39_combout  & ( !\sp|RAM~37_combout  & ( (!\sp|Add0~1_sumout  & ((!\sp|RAM.raddr_a[3]~4_combout  & ((\sp|RAM~36_combout ))) # (\sp|RAM.raddr_a[3]~4_combout  & (\sp|RAM~38_combout )))) ) ) )

	.dataa(!\sp|Add0~1_sumout ),
	.datab(!\sp|RAM.raddr_a[3]~4_combout ),
	.datac(!\sp|RAM~38_combout ),
	.datad(!\sp|RAM~36_combout ),
	.datae(!\sp|RAM~39_combout ),
	.dataf(!\sp|RAM~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|RAM~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|RAM~40 .extended_lut = "off";
defparam \sp|RAM~40 .lut_mask = 64'h028A139B46CE57DF;
defparam \sp|RAM~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N3
cyclonev_lcell_comb \sp|RAM~34 (
// Equation(s):
// \sp|RAM~34_combout  = ( \sp|RAM.raddr_a[3]~4_combout  & ( (\sp|RAM.raddr_a[1]~1_combout  & (\sp|RAM.raddr_a[5]~3_combout  & (!\sp|RAM.raddr_a[4]~2_combout  & \sp|Add0~1_sumout ))) ) )

	.dataa(!\sp|RAM.raddr_a[1]~1_combout ),
	.datab(!\sp|RAM.raddr_a[5]~3_combout ),
	.datac(!\sp|RAM.raddr_a[4]~2_combout ),
	.datad(!\sp|Add0~1_sumout ),
	.datae(gnd),
	.dataf(!\sp|RAM.raddr_a[3]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|RAM~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|RAM~34 .extended_lut = "off";
defparam \sp|RAM~34 .lut_mask = 64'h0000000000100010;
defparam \sp|RAM~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N42
cyclonev_lcell_comb \sp|RAM~85 (
// Equation(s):
// \sp|RAM~85_combout  = ( \sp|Add0~1_sumout  & ( \sp|RAM.raddr_a[3]~4_combout  & ( (!\sp|RAM.raddr_a[4]~2_combout  & (\sp|RAM.raddr_a[5]~3_combout  & ((!\sp|RAM.raddr_a[2]~0_combout ) # (!\sp|RAM.raddr_a[1]~1_combout )))) ) ) ) # ( !\sp|Add0~1_sumout  & ( 
// \sp|RAM.raddr_a[3]~4_combout  & ( (!\sp|RAM.raddr_a[2]~0_combout  & ((!\sp|RAM.raddr_a[4]~2_combout  & (\sp|RAM.raddr_a[1]~1_combout  & \sp|RAM.raddr_a[5]~3_combout )) # (\sp|RAM.raddr_a[4]~2_combout  & (!\sp|RAM.raddr_a[1]~1_combout  & 
// !\sp|RAM.raddr_a[5]~3_combout )))) ) ) ) # ( \sp|Add0~1_sumout  & ( !\sp|RAM.raddr_a[3]~4_combout  & ( (!\sp|RAM.raddr_a[2]~0_combout  & (!\sp|RAM.raddr_a[4]~2_combout  & (\sp|RAM.raddr_a[1]~1_combout  & \sp|RAM.raddr_a[5]~3_combout ))) # 
// (\sp|RAM.raddr_a[2]~0_combout  & (!\sp|RAM.raddr_a[4]~2_combout  $ (((!\sp|RAM.raddr_a[5]~3_combout ))))) ) ) )

	.dataa(!\sp|RAM.raddr_a[2]~0_combout ),
	.datab(!\sp|RAM.raddr_a[4]~2_combout ),
	.datac(!\sp|RAM.raddr_a[1]~1_combout ),
	.datad(!\sp|RAM.raddr_a[5]~3_combout ),
	.datae(!\sp|Add0~1_sumout ),
	.dataf(!\sp|RAM.raddr_a[3]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|RAM~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|RAM~85 .extended_lut = "off";
defparam \sp|RAM~85 .lut_mask = 64'h0000114C200800C8;
defparam \sp|RAM~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N36
cyclonev_lcell_comb \sp|RAM~35 (
// Equation(s):
// \sp|RAM~35_combout  = ( \sp|RAM~34_combout  & ( \sp|RAM~85_combout  & ( (\sp|Add0~9_sumout  & ((!\sp|RAM.raddr_a[2]~0_combout ) # (\sp|Add0~5_sumout ))) ) ) ) # ( !\sp|RAM~34_combout  & ( \sp|RAM~85_combout  & ( (\sp|Add0~5_sumout  & \sp|Add0~9_sumout ) ) 
// ) ) # ( \sp|RAM~34_combout  & ( !\sp|RAM~85_combout  & ( (!\sp|RAM.raddr_a[2]~0_combout  & (!\sp|Add0~5_sumout  & \sp|Add0~9_sumout )) ) ) )

	.dataa(gnd),
	.datab(!\sp|RAM.raddr_a[2]~0_combout ),
	.datac(!\sp|Add0~5_sumout ),
	.datad(!\sp|Add0~9_sumout ),
	.datae(!\sp|RAM~34_combout ),
	.dataf(!\sp|RAM~85_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|RAM~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|RAM~35 .extended_lut = "off";
defparam \sp|RAM~35 .lut_mask = 64'h000000C0000F00CF;
defparam \sp|RAM~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y79_N24
cyclonev_lcell_comb \sp|RAM~51 (
// Equation(s):
// \sp|RAM~51_combout  = ( \sp|RAM~40_combout  & ( \sp|RAM~35_combout  & ( (!\sp|Add0~17_sumout ) # ((!\sp|Add0~13_sumout  & ((\sp|RAM~45_combout ))) # (\sp|Add0~13_sumout  & (\sp|RAM~50_combout ))) ) ) ) # ( !\sp|RAM~40_combout  & ( \sp|RAM~35_combout  & ( 
// (!\sp|Add0~17_sumout  & (!\sp|Add0~13_sumout )) # (\sp|Add0~17_sumout  & ((!\sp|Add0~13_sumout  & ((\sp|RAM~45_combout ))) # (\sp|Add0~13_sumout  & (\sp|RAM~50_combout )))) ) ) ) # ( \sp|RAM~40_combout  & ( !\sp|RAM~35_combout  & ( (!\sp|Add0~17_sumout  & 
// (\sp|Add0~13_sumout )) # (\sp|Add0~17_sumout  & ((!\sp|Add0~13_sumout  & ((\sp|RAM~45_combout ))) # (\sp|Add0~13_sumout  & (\sp|RAM~50_combout )))) ) ) ) # ( !\sp|RAM~40_combout  & ( !\sp|RAM~35_combout  & ( (\sp|Add0~17_sumout  & ((!\sp|Add0~13_sumout  & 
// ((\sp|RAM~45_combout ))) # (\sp|Add0~13_sumout  & (\sp|RAM~50_combout )))) ) ) )

	.dataa(!\sp|Add0~17_sumout ),
	.datab(!\sp|Add0~13_sumout ),
	.datac(!\sp|RAM~50_combout ),
	.datad(!\sp|RAM~45_combout ),
	.datae(!\sp|RAM~40_combout ),
	.dataf(!\sp|RAM~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|RAM~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|RAM~51 .extended_lut = "off";
defparam \sp|RAM~51 .lut_mask = 64'h0145236789CDABEF;
defparam \sp|RAM~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y79_N26
dffeas \sp|sprite[2] (
	.clk(\nclk|clk25~q ),
	.d(\sp|RAM~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sp|sprite[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sp|sprite [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sp|sprite[2] .is_wysiwyg = "true";
defparam \sp|sprite[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y78_N18
cyclonev_lcell_comb \sp|RAM~22 (
// Equation(s):
// \sp|RAM~22_combout  = ( \sp|Add0~13_sumout  & ( !\sp|RAM.raddr_a[5]~3_combout  ) )

	.dataa(gnd),
	.datab(!\sp|RAM.raddr_a[5]~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sp|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|RAM~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|RAM~22 .extended_lut = "off";
defparam \sp|RAM~22 .lut_mask = 64'h00000000CCCCCCCC;
defparam \sp|RAM~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N48
cyclonev_lcell_comb \sp|RAM~1 (
// Equation(s):
// \sp|RAM~1_combout  = ( \sp|Add0~9_sumout  & ( (!\sp|RAM.raddr_a[5]~3_combout  & \sp|RAM.raddr_a[3]~4_combout ) ) )

	.dataa(gnd),
	.datab(!\sp|RAM.raddr_a[5]~3_combout ),
	.datac(gnd),
	.datad(!\sp|RAM.raddr_a[3]~4_combout ),
	.datae(gnd),
	.dataf(!\sp|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|RAM~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|RAM~1 .extended_lut = "off";
defparam \sp|RAM~1 .lut_mask = 64'h0000000000CC00CC;
defparam \sp|RAM~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y79_N3
cyclonev_lcell_comb \sp|RAM~18 (
// Equation(s):
// \sp|RAM~18_combout  = ( \sp|RAM.raddr_a[2]~0_combout  & ( !\sp|RAM.raddr_a[3]~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sp|RAM.raddr_a[3]~4_combout ),
	.datae(gnd),
	.dataf(!\sp|RAM.raddr_a[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|RAM~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|RAM~18 .extended_lut = "off";
defparam \sp|RAM~18 .lut_mask = 64'h00000000FF00FF00;
defparam \sp|RAM~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y77_N15
cyclonev_lcell_comb \sp|RAM~21 (
// Equation(s):
// \sp|RAM~21_combout  = ( \sp|Add0~5_sumout  & ( !\sp|Add0~9_sumout  & ( (\sp|RAM.raddr_a[3]~4_combout  & (\sp|Add0~1_sumout  & ((!\sp|RAM.raddr_a[1]~1_combout ) # (\sp|RAM.raddr_a[2]~0_combout )))) ) ) ) # ( !\sp|Add0~5_sumout  & ( !\sp|Add0~9_sumout  & ( 
// (!\sp|RAM.raddr_a[1]~1_combout  & (!\sp|RAM.raddr_a[2]~0_combout  & (\sp|RAM.raddr_a[3]~4_combout  & !\sp|Add0~1_sumout ))) ) ) )

	.dataa(!\sp|RAM.raddr_a[1]~1_combout ),
	.datab(!\sp|RAM.raddr_a[2]~0_combout ),
	.datac(!\sp|RAM.raddr_a[3]~4_combout ),
	.datad(!\sp|Add0~1_sumout ),
	.datae(!\sp|Add0~5_sumout ),
	.dataf(!\sp|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|RAM~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|RAM~21 .extended_lut = "off";
defparam \sp|RAM~21 .lut_mask = 64'h0800000B00000000;
defparam \sp|RAM~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N33
cyclonev_lcell_comb \sp|RAM~20 (
// Equation(s):
// \sp|RAM~20_combout  = ( \sp|Add0~5_sumout  & ( (\sp|RAM.raddr_a[1]~1_combout  & (\sp|Add0~1_sumout  & !\sp|Add0~9_sumout )) ) ) # ( !\sp|Add0~5_sumout  & ( (!\sp|RAM.raddr_a[1]~1_combout  & ((\sp|Add0~9_sumout ))) # (\sp|RAM.raddr_a[1]~1_combout  & 
// (!\sp|Add0~1_sumout  & !\sp|Add0~9_sumout )) ) )

	.dataa(!\sp|RAM.raddr_a[1]~1_combout ),
	.datab(gnd),
	.datac(!\sp|Add0~1_sumout ),
	.datad(!\sp|Add0~9_sumout ),
	.datae(gnd),
	.dataf(!\sp|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|RAM~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|RAM~20 .extended_lut = "off";
defparam \sp|RAM~20 .lut_mask = 64'h50AA50AA05000500;
defparam \sp|RAM~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N24
cyclonev_lcell_comb \sp|RAM~19 (
// Equation(s):
// \sp|RAM~19_combout  = ( !\sp|Add0~13_sumout  & ( \sp|Add0~5_sumout  & ( (!\sp|RAM.raddr_a[1]~1_combout  & (\sp|RAM.raddr_a[2]~0_combout )) # (\sp|RAM.raddr_a[1]~1_combout  & ((!\sp|RAM.raddr_a[2]~0_combout ) # (!\sp|Add0~1_sumout ))) ) ) ) # ( 
// \sp|Add0~13_sumout  & ( !\sp|Add0~5_sumout  & ( (!\sp|RAM.raddr_a[1]~1_combout  & (\sp|RAM.raddr_a[2]~0_combout  & !\sp|Add0~1_sumout )) # (\sp|RAM.raddr_a[1]~1_combout  & ((!\sp|Add0~1_sumout ) # (\sp|RAM.raddr_a[2]~0_combout ))) ) ) ) # ( 
// !\sp|Add0~13_sumout  & ( !\sp|Add0~5_sumout  & ( (\sp|RAM.raddr_a[2]~0_combout  & \sp|Add0~1_sumout ) ) ) )

	.dataa(!\sp|RAM.raddr_a[1]~1_combout ),
	.datab(!\sp|RAM.raddr_a[2]~0_combout ),
	.datac(gnd),
	.datad(!\sp|Add0~1_sumout ),
	.datae(!\sp|Add0~13_sumout ),
	.dataf(!\sp|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|RAM~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|RAM~19 .extended_lut = "off";
defparam \sp|RAM~19 .lut_mask = 64'h0033771177660000;
defparam \sp|RAM~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y77_N30
cyclonev_lcell_comb \sp|RAM~23 (
// Equation(s):
// \sp|RAM~23_combout  = ( \sp|RAM~20_combout  & ( \sp|RAM~19_combout  & ( ((\sp|RAM~22_combout  & ((\sp|RAM~21_combout ) # (\sp|RAM~18_combout )))) # (\sp|RAM~1_combout ) ) ) ) # ( !\sp|RAM~20_combout  & ( \sp|RAM~19_combout  & ( ((\sp|RAM~22_combout  & 
// \sp|RAM~21_combout )) # (\sp|RAM~1_combout ) ) ) ) # ( \sp|RAM~20_combout  & ( !\sp|RAM~19_combout  & ( (\sp|RAM~22_combout  & ((\sp|RAM~21_combout ) # (\sp|RAM~18_combout ))) ) ) ) # ( !\sp|RAM~20_combout  & ( !\sp|RAM~19_combout  & ( (\sp|RAM~22_combout 
//  & \sp|RAM~21_combout ) ) ) )

	.dataa(!\sp|RAM~22_combout ),
	.datab(!\sp|RAM~1_combout ),
	.datac(!\sp|RAM~18_combout ),
	.datad(!\sp|RAM~21_combout ),
	.datae(!\sp|RAM~20_combout ),
	.dataf(!\sp|RAM~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|RAM~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|RAM~23 .extended_lut = "off";
defparam \sp|RAM~23 .lut_mask = 64'h0055055533773777;
defparam \sp|RAM~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y77_N9
cyclonev_lcell_comb \sp|RAM~25 (
// Equation(s):
// \sp|RAM~25_combout  = ( !\sp|Add0~1_sumout  & ( !\sp|Add0~13_sumout  & ( (\sp|RAM.raddr_a[1]~1_combout  & (\sp|RAM.raddr_a[3]~4_combout  & (\sp|RAM.raddr_a[2]~0_combout  & !\sp|Add0~5_sumout ))) ) ) )

	.dataa(!\sp|RAM.raddr_a[1]~1_combout ),
	.datab(!\sp|RAM.raddr_a[3]~4_combout ),
	.datac(!\sp|RAM.raddr_a[2]~0_combout ),
	.datad(!\sp|Add0~5_sumout ),
	.datae(!\sp|Add0~1_sumout ),
	.dataf(!\sp|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|RAM~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|RAM~25 .extended_lut = "off";
defparam \sp|RAM~25 .lut_mask = 64'h0100000000000000;
defparam \sp|RAM~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y77_N0
cyclonev_lcell_comb \sp|RAM~24 (
// Equation(s):
// \sp|RAM~24_combout  = ( \sp|Add0~5_sumout  & ( !\sp|Add0~13_sumout  & ( (\sp|RAM.raddr_a[3]~4_combout  & (((\sp|RAM.raddr_a[1]~1_combout  & !\sp|Add0~1_sumout )) # (\sp|RAM.raddr_a[2]~0_combout ))) ) ) ) # ( !\sp|Add0~5_sumout  & ( !\sp|Add0~13_sumout  & 
// ( (\sp|RAM.raddr_a[3]~4_combout  & (\sp|Add0~1_sumout  & \sp|RAM.raddr_a[2]~0_combout )) ) ) )

	.dataa(!\sp|RAM.raddr_a[3]~4_combout ),
	.datab(!\sp|RAM.raddr_a[1]~1_combout ),
	.datac(!\sp|Add0~1_sumout ),
	.datad(!\sp|RAM.raddr_a[2]~0_combout ),
	.datae(!\sp|Add0~5_sumout ),
	.dataf(!\sp|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|RAM~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|RAM~24 .extended_lut = "off";
defparam \sp|RAM~24 .lut_mask = 64'h0005105500000000;
defparam \sp|RAM~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y77_N54
cyclonev_lcell_comb \sp|RAM~26 (
// Equation(s):
// \sp|RAM~26_combout  = ( \sp|Add0~1_sumout  & ( \sp|Add0~13_sumout  & ( (!\sp|RAM.raddr_a[3]~4_combout  & ((!\sp|Add0~5_sumout  & ((\sp|RAM.raddr_a[2]~0_combout ))) # (\sp|Add0~5_sumout  & (\sp|RAM.raddr_a[1]~1_combout )))) # (\sp|RAM.raddr_a[3]~4_combout  
// & (!\sp|RAM.raddr_a[2]~0_combout  & ((!\sp|RAM.raddr_a[1]~1_combout ) # (!\sp|Add0~5_sumout )))) ) ) ) # ( !\sp|Add0~1_sumout  & ( \sp|Add0~13_sumout  & ( (!\sp|RAM.raddr_a[3]~4_combout  & (\sp|RAM.raddr_a[2]~0_combout  & ((!\sp|Add0~5_sumout ) # 
// (\sp|RAM.raddr_a[1]~1_combout )))) # (\sp|RAM.raddr_a[3]~4_combout  & (((!\sp|RAM.raddr_a[2]~0_combout )))) ) ) ) # ( \sp|Add0~1_sumout  & ( !\sp|Add0~13_sumout  & ( (!\sp|RAM.raddr_a[1]~1_combout  & ((!\sp|RAM.raddr_a[2]~0_combout  $ (\sp|Add0~5_sumout 
// )))) # (\sp|RAM.raddr_a[1]~1_combout  & (!\sp|RAM.raddr_a[3]~4_combout  & ((!\sp|Add0~5_sumout ) # (\sp|RAM.raddr_a[2]~0_combout )))) ) ) ) # ( !\sp|Add0~1_sumout  & ( !\sp|Add0~13_sumout  & ( (!\sp|RAM.raddr_a[3]~4_combout  & 
// (!\sp|RAM.raddr_a[1]~1_combout  & (\sp|RAM.raddr_a[2]~0_combout ))) # (\sp|RAM.raddr_a[3]~4_combout  & (\sp|RAM.raddr_a[1]~1_combout  & (!\sp|RAM.raddr_a[2]~0_combout  & !\sp|Add0~5_sumout ))) ) ) )

	.dataa(!\sp|RAM.raddr_a[3]~4_combout ),
	.datab(!\sp|RAM.raddr_a[1]~1_combout ),
	.datac(!\sp|RAM.raddr_a[2]~0_combout ),
	.datad(!\sp|Add0~5_sumout ),
	.datae(!\sp|Add0~1_sumout ),
	.dataf(!\sp|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|RAM~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|RAM~26 .extended_lut = "off";
defparam \sp|RAM~26 .lut_mask = 64'h1808E20E5A525A62;
defparam \sp|RAM~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N18
cyclonev_lcell_comb \sp|RAM~90 (
// Equation(s):
// \sp|RAM~90_combout  = ( !\sp|Add0~5_sumout  & ( \sp|Add0~13_sumout  & ( (!\sp|Add0~1_sumout  & ((!\sp|RAM.raddr_a[2]~0_combout  & (\sp|RAM.raddr_a[3]~4_combout  & !\sp|RAM.raddr_a[1]~1_combout )) # (\sp|RAM.raddr_a[2]~0_combout  & 
// (!\sp|RAM.raddr_a[3]~4_combout  & \sp|RAM.raddr_a[1]~1_combout )))) ) ) ) # ( \sp|Add0~5_sumout  & ( !\sp|Add0~13_sumout  & ( (!\sp|RAM.raddr_a[2]~0_combout  & ((!\sp|Add0~1_sumout ) # ((\sp|RAM.raddr_a[3]~4_combout  & \sp|RAM.raddr_a[1]~1_combout )))) ) 
// ) ) # ( !\sp|Add0~5_sumout  & ( !\sp|Add0~13_sumout  & ( (!\sp|RAM.raddr_a[3]~4_combout  & (!\sp|RAM.raddr_a[2]~0_combout  $ (((\sp|RAM.raddr_a[1]~1_combout  & !\sp|Add0~1_sumout ))))) # (\sp|RAM.raddr_a[3]~4_combout  & (\sp|RAM.raddr_a[2]~0_combout  & 
// ((!\sp|Add0~1_sumout ) # (\sp|RAM.raddr_a[1]~1_combout )))) ) ) )

	.dataa(!\sp|RAM.raddr_a[2]~0_combout ),
	.datab(!\sp|RAM.raddr_a[3]~4_combout ),
	.datac(!\sp|RAM.raddr_a[1]~1_combout ),
	.datad(!\sp|Add0~1_sumout ),
	.datae(!\sp|Add0~5_sumout ),
	.dataf(!\sp|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|RAM~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|RAM~90 .extended_lut = "off";
defparam \sp|RAM~90 .lut_mask = 64'h9589AA0224000000;
defparam \sp|RAM~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y77_N24
cyclonev_lcell_comb \sp|RAM~27 (
// Equation(s):
// \sp|RAM~27_combout  = ( \sp|RAM~26_combout  & ( \sp|RAM~90_combout  & ( ((!\sp|Add0~9_sumout  & ((\sp|RAM~24_combout ))) # (\sp|Add0~9_sumout  & (\sp|RAM~25_combout ))) # (\sp|RAM.raddr_a[5]~3_combout ) ) ) ) # ( !\sp|RAM~26_combout  & ( 
// \sp|RAM~90_combout  & ( (!\sp|RAM.raddr_a[5]~3_combout  & ((!\sp|Add0~9_sumout  & ((\sp|RAM~24_combout ))) # (\sp|Add0~9_sumout  & (\sp|RAM~25_combout )))) # (\sp|RAM.raddr_a[5]~3_combout  & (((\sp|Add0~9_sumout )))) ) ) ) # ( \sp|RAM~26_combout  & ( 
// !\sp|RAM~90_combout  & ( (!\sp|RAM.raddr_a[5]~3_combout  & ((!\sp|Add0~9_sumout  & ((\sp|RAM~24_combout ))) # (\sp|Add0~9_sumout  & (\sp|RAM~25_combout )))) # (\sp|RAM.raddr_a[5]~3_combout  & (((!\sp|Add0~9_sumout )))) ) ) ) # ( !\sp|RAM~26_combout  & ( 
// !\sp|RAM~90_combout  & ( (!\sp|RAM.raddr_a[5]~3_combout  & ((!\sp|Add0~9_sumout  & ((\sp|RAM~24_combout ))) # (\sp|Add0~9_sumout  & (\sp|RAM~25_combout )))) ) ) )

	.dataa(!\sp|RAM~25_combout ),
	.datab(!\sp|RAM.raddr_a[5]~3_combout ),
	.datac(!\sp|RAM~24_combout ),
	.datad(!\sp|Add0~9_sumout ),
	.datae(!\sp|RAM~26_combout ),
	.dataf(!\sp|RAM~90_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|RAM~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|RAM~27 .extended_lut = "off";
defparam \sp|RAM~27 .lut_mask = 64'h0C443F440C773F77;
defparam \sp|RAM~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y77_N48
cyclonev_lcell_comb \sp|RAM~30 (
// Equation(s):
// \sp|RAM~30_combout  = ( \sp|Add0~1_sumout  & ( (!\sp|RAM.raddr_a[3]~4_combout  & (\sp|RAM.raddr_a[1]~1_combout  & \sp|RAM.raddr_a[2]~0_combout )) # (\sp|RAM.raddr_a[3]~4_combout  & ((!\sp|RAM.raddr_a[2]~0_combout ))) ) ) # ( !\sp|Add0~1_sumout  & ( 
// !\sp|RAM.raddr_a[3]~4_combout  $ (((!\sp|RAM.raddr_a[1]~1_combout ) # (!\sp|RAM.raddr_a[2]~0_combout ))) ) )

	.dataa(gnd),
	.datab(!\sp|RAM.raddr_a[1]~1_combout ),
	.datac(!\sp|RAM.raddr_a[3]~4_combout ),
	.datad(!\sp|RAM.raddr_a[2]~0_combout ),
	.datae(gnd),
	.dataf(!\sp|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|RAM~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|RAM~30 .extended_lut = "off";
defparam \sp|RAM~30 .lut_mask = 64'h0F3C0F3C0F300F30;
defparam \sp|RAM~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y77_N51
cyclonev_lcell_comb \sp|RAM~31 (
// Equation(s):
// \sp|RAM~31_combout  = ( \sp|RAM~30_combout  & ( (!\sp|RAM.raddr_a[5]~3_combout  & (\sp|Add0~5_sumout  & !\sp|Add0~13_sumout )) ) )

	.dataa(!\sp|RAM.raddr_a[5]~3_combout ),
	.datab(gnd),
	.datac(!\sp|Add0~5_sumout ),
	.datad(!\sp|Add0~13_sumout ),
	.datae(gnd),
	.dataf(!\sp|RAM~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|RAM~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|RAM~31 .extended_lut = "off";
defparam \sp|RAM~31 .lut_mask = 64'h000000000A000A00;
defparam \sp|RAM~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y77_N45
cyclonev_lcell_comb \sp|RAM~32 (
// Equation(s):
// \sp|RAM~32_combout  = ( !\sp|RAM.raddr_a[3]~4_combout  & ( (!\sp|RAM.raddr_a[2]~0_combout  & !\sp|Add0~5_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sp|RAM.raddr_a[2]~0_combout ),
	.datad(!\sp|Add0~5_sumout ),
	.datae(gnd),
	.dataf(!\sp|RAM.raddr_a[3]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|RAM~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|RAM~32 .extended_lut = "off";
defparam \sp|RAM~32 .lut_mask = 64'hF000F00000000000;
defparam \sp|RAM~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N6
cyclonev_lcell_comb \sp|RAM~28 (
// Equation(s):
// \sp|RAM~28_combout  = ( \sp|Add0~13_sumout  & ( \sp|Add0~5_sumout  & ( (!\sp|RAM.raddr_a[1]~1_combout  & ((!\sp|RAM.raddr_a[3]~4_combout  & ((\sp|RAM.raddr_a[2]~0_combout ) # (\sp|Add0~1_sumout ))) # (\sp|RAM.raddr_a[3]~4_combout  & 
// ((!\sp|RAM.raddr_a[2]~0_combout ))))) # (\sp|RAM.raddr_a[1]~1_combout  & ((!\sp|RAM.raddr_a[3]~4_combout ) # ((!\sp|Add0~1_sumout  & \sp|RAM.raddr_a[2]~0_combout )))) ) ) ) # ( !\sp|Add0~13_sumout  & ( \sp|Add0~5_sumout  & ( (!\sp|Add0~1_sumout ) # 
// ((!\sp|RAM.raddr_a[3]~4_combout ) # (!\sp|RAM.raddr_a[1]~1_combout  $ (\sp|RAM.raddr_a[2]~0_combout ))) ) ) ) # ( \sp|Add0~13_sumout  & ( !\sp|Add0~5_sumout  & ( (!\sp|Add0~1_sumout  & (((\sp|RAM.raddr_a[3]~4_combout  & !\sp|RAM.raddr_a[2]~0_combout )))) 
// # (\sp|Add0~1_sumout  & ((!\sp|RAM.raddr_a[1]~1_combout  & ((\sp|RAM.raddr_a[2]~0_combout ))) # (\sp|RAM.raddr_a[1]~1_combout  & ((!\sp|RAM.raddr_a[3]~4_combout ) # (!\sp|RAM.raddr_a[2]~0_combout ))))) ) ) ) # ( !\sp|Add0~13_sumout  & ( !\sp|Add0~5_sumout 
//  & ( (!\sp|RAM.raddr_a[1]~1_combout  & (\sp|Add0~1_sumout  & (!\sp|RAM.raddr_a[3]~4_combout  & !\sp|RAM.raddr_a[2]~0_combout ))) ) ) )

	.dataa(!\sp|RAM.raddr_a[1]~1_combout ),
	.datab(!\sp|Add0~1_sumout ),
	.datac(!\sp|RAM.raddr_a[3]~4_combout ),
	.datad(!\sp|RAM.raddr_a[2]~0_combout ),
	.datae(!\sp|Add0~13_sumout ),
	.dataf(!\sp|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|RAM~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|RAM~28 .extended_lut = "off";
defparam \sp|RAM~28 .lut_mask = 64'h20001D32FEFD7AF4;
defparam \sp|RAM~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y78_N15
cyclonev_lcell_comb \sp|RAM~29 (
// Equation(s):
// \sp|RAM~29_combout  = ( \sp|Add0~13_sumout  & ( (!\sp|Add0~1_sumout  & (!\sp|RAM.raddr_a[5]~3_combout  & !\sp|RAM.raddr_a[1]~1_combout )) ) ) # ( !\sp|Add0~13_sumout  & ( (!\sp|Add0~1_sumout  & (!\sp|RAM.raddr_a[5]~3_combout  & 
// !\sp|RAM.raddr_a[1]~1_combout )) # (\sp|Add0~1_sumout  & (\sp|RAM.raddr_a[5]~3_combout )) ) )

	.dataa(!\sp|Add0~1_sumout ),
	.datab(gnd),
	.datac(!\sp|RAM.raddr_a[5]~3_combout ),
	.datad(!\sp|RAM.raddr_a[1]~1_combout ),
	.datae(gnd),
	.dataf(!\sp|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|RAM~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|RAM~29 .extended_lut = "off";
defparam \sp|RAM~29 .lut_mask = 64'hA505A505A000A000;
defparam \sp|RAM~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y77_N6
cyclonev_lcell_comb \sp|RAM~33 (
// Equation(s):
// \sp|RAM~33_combout  = ( \sp|RAM~28_combout  & ( \sp|RAM~29_combout  & ( (!\sp|Add0~9_sumout  & (!\sp|RAM.raddr_a[5]~3_combout )) # (\sp|Add0~9_sumout  & (((\sp|RAM~32_combout ) # (\sp|RAM~31_combout )))) ) ) ) # ( !\sp|RAM~28_combout  & ( 
// \sp|RAM~29_combout  & ( (\sp|Add0~9_sumout  & ((\sp|RAM~32_combout ) # (\sp|RAM~31_combout ))) ) ) ) # ( \sp|RAM~28_combout  & ( !\sp|RAM~29_combout  & ( (!\sp|Add0~9_sumout  & (!\sp|RAM.raddr_a[5]~3_combout )) # (\sp|Add0~9_sumout  & ((\sp|RAM~31_combout 
// ))) ) ) ) # ( !\sp|RAM~28_combout  & ( !\sp|RAM~29_combout  & ( (\sp|Add0~9_sumout  & \sp|RAM~31_combout ) ) ) )

	.dataa(!\sp|RAM.raddr_a[5]~3_combout ),
	.datab(!\sp|Add0~9_sumout ),
	.datac(!\sp|RAM~31_combout ),
	.datad(!\sp|RAM~32_combout ),
	.datae(!\sp|RAM~28_combout ),
	.dataf(!\sp|RAM~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|RAM~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|RAM~33 .extended_lut = "off";
defparam \sp|RAM~33 .lut_mask = 64'h03038B8B03338BBB;
defparam \sp|RAM~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y77_N18
cyclonev_lcell_comb \sp|RAM~91 (
// Equation(s):
// \sp|RAM~91_combout  = ( \sp|Add0~9_sumout  & ( \sp|Add0~13_sumout  & ( (!\sp|RAM.raddr_a[2]~0_combout  & ((!\sp|Add0~5_sumout ) # ((!\sp|Add0~1_sumout  & !\sp|RAM.raddr_a[1]~1_combout )))) # (\sp|RAM.raddr_a[2]~0_combout  & (!\sp|Add0~1_sumout  $ 
// (((!\sp|Add0~5_sumout  & !\sp|RAM.raddr_a[1]~1_combout ))))) ) ) ) # ( !\sp|Add0~9_sumout  & ( \sp|Add0~13_sumout  & ( (!\sp|Add0~1_sumout  & ((!\sp|RAM.raddr_a[2]~0_combout  & (\sp|Add0~5_sumout  & \sp|RAM.raddr_a[1]~1_combout )) # 
// (\sp|RAM.raddr_a[2]~0_combout  & ((\sp|RAM.raddr_a[1]~1_combout ) # (\sp|Add0~5_sumout ))))) ) ) ) # ( \sp|Add0~9_sumout  & ( !\sp|Add0~13_sumout  & ( (!\sp|Add0~1_sumout ) # (!\sp|Add0~5_sumout ) ) ) )

	.dataa(!\sp|Add0~1_sumout ),
	.datab(!\sp|RAM.raddr_a[2]~0_combout ),
	.datac(!\sp|Add0~5_sumout ),
	.datad(!\sp|RAM.raddr_a[1]~1_combout ),
	.datae(!\sp|Add0~9_sumout ),
	.dataf(!\sp|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|RAM~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|RAM~91 .extended_lut = "off";
defparam \sp|RAM~91 .lut_mask = 64'h0000FAFA022ADAE2;
defparam \sp|RAM~91 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y77_N18
cyclonev_lcell_comb \sp|RAM~92 (
// Equation(s):
// \sp|RAM~92_combout  = ( \sp|Add0~5_sumout  & ( \sp|Add0~9_sumout  & ( (!\sp|RAM.raddr_a[1]~1_combout  & (\sp|Add0~13_sumout  & (!\sp|Add0~1_sumout  & !\sp|RAM.raddr_a[2]~0_combout ))) ) ) ) # ( !\sp|Add0~5_sumout  & ( \sp|Add0~9_sumout  & ( 
// (!\sp|RAM.raddr_a[1]~1_combout  & (!\sp|Add0~13_sumout  $ (((!\sp|Add0~1_sumout ) # (\sp|RAM.raddr_a[2]~0_combout ))))) # (\sp|RAM.raddr_a[1]~1_combout  & (\sp|Add0~13_sumout  & (!\sp|Add0~1_sumout  & !\sp|RAM.raddr_a[2]~0_combout ))) ) ) ) # ( 
// \sp|Add0~5_sumout  & ( !\sp|Add0~9_sumout  & ( (\sp|RAM.raddr_a[1]~1_combout  & (\sp|Add0~13_sumout  & !\sp|RAM.raddr_a[2]~0_combout )) ) ) ) # ( !\sp|Add0~5_sumout  & ( !\sp|Add0~9_sumout  & ( (\sp|Add0~13_sumout  & (!\sp|Add0~1_sumout  & 
// !\sp|RAM.raddr_a[2]~0_combout )) ) ) )

	.dataa(!\sp|RAM.raddr_a[1]~1_combout ),
	.datab(!\sp|Add0~13_sumout ),
	.datac(!\sp|Add0~1_sumout ),
	.datad(!\sp|RAM.raddr_a[2]~0_combout ),
	.datae(!\sp|Add0~5_sumout ),
	.dataf(!\sp|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|RAM~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|RAM~92 .extended_lut = "off";
defparam \sp|RAM~92 .lut_mask = 64'h3000110038222000;
defparam \sp|RAM~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y77_N42
cyclonev_lcell_comb \sp|RAM~93 (
// Equation(s):
// \sp|RAM~93_combout  = ( \sp|RAM~92_combout  & ( (\sp|RAM.raddr_a[3]~4_combout ) # (\sp|RAM~91_combout ) ) ) # ( !\sp|RAM~92_combout  & ( (\sp|RAM~91_combout  & !\sp|RAM.raddr_a[3]~4_combout ) ) )

	.dataa(gnd),
	.datab(!\sp|RAM~91_combout ),
	.datac(gnd),
	.datad(!\sp|RAM.raddr_a[3]~4_combout ),
	.datae(gnd),
	.dataf(!\sp|RAM~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|RAM~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|RAM~93 .extended_lut = "off";
defparam \sp|RAM~93 .lut_mask = 64'h3300330033FF33FF;
defparam \sp|RAM~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y77_N36
cyclonev_lcell_comb \sp|RAM~86 (
// Equation(s):
// \sp|RAM~86_combout  = ( !\sp|Add0~17_sumout  & ( (!\sp|RAM.raddr_a[4]~2_combout  & (((\sp|RAM.raddr_a[5]~3_combout  & ((\sp|RAM~93_combout )))))) # (\sp|RAM.raddr_a[4]~2_combout  & (\sp|RAM~23_combout )) ) ) # ( \sp|Add0~17_sumout  & ( 
// (!\sp|RAM.raddr_a[4]~2_combout  & (((\sp|RAM~27_combout )))) # (\sp|RAM.raddr_a[4]~2_combout  & ((((\sp|RAM~33_combout ))))) ) )

	.dataa(!\sp|RAM.raddr_a[4]~2_combout ),
	.datab(!\sp|RAM~23_combout ),
	.datac(!\sp|RAM~27_combout ),
	.datad(!\sp|RAM~33_combout ),
	.datae(!\sp|Add0~17_sumout ),
	.dataf(!\sp|RAM~93_combout ),
	.datag(!\sp|RAM.raddr_a[5]~3_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|RAM~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|RAM~86 .extended_lut = "on";
defparam \sp|RAM~86 .lut_mask = 64'h11110A5F1B1B0A5F;
defparam \sp|RAM~86 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y77_N38
dffeas \sp|sprite[3] (
	.clk(\nclk|clk25~q ),
	.d(\sp|RAM~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sp|sprite[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sp|sprite [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sp|sprite[3] .is_wysiwyg = "true";
defparam \sp|sprite[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y79_N30
cyclonev_lcell_comb \sp|RAM~8 (
// Equation(s):
// \sp|RAM~8_combout  = ( \sp|Add0~5_sumout  & ( \sp|Add0~1_sumout  & ( (!\sp|RAM.raddr_a[1]~1_combout  & (!\sp|RAM.raddr_a[3]~4_combout  & (!\sp|RAM.raddr_a[4]~2_combout  $ (\sp|RAM.raddr_a[2]~0_combout )))) # (\sp|RAM.raddr_a[1]~1_combout  & 
// (!\sp|RAM.raddr_a[4]~2_combout  & ((!\sp|RAM.raddr_a[2]~0_combout )))) ) ) ) # ( !\sp|Add0~5_sumout  & ( \sp|Add0~1_sumout  & ( (!\sp|RAM.raddr_a[4]~2_combout  & (\sp|RAM.raddr_a[1]~1_combout  & (\sp|RAM.raddr_a[3]~4_combout ))) # 
// (\sp|RAM.raddr_a[4]~2_combout  & (((!\sp|RAM.raddr_a[3]~4_combout  & !\sp|RAM.raddr_a[2]~0_combout )))) ) ) ) # ( \sp|Add0~5_sumout  & ( !\sp|Add0~1_sumout  & ( (!\sp|RAM.raddr_a[2]~0_combout  & (!\sp|RAM.raddr_a[4]~2_combout  & 
// ((!\sp|RAM.raddr_a[3]~4_combout )))) # (\sp|RAM.raddr_a[2]~0_combout  & (!\sp|RAM.raddr_a[1]~1_combout  & (!\sp|RAM.raddr_a[4]~2_combout  $ (!\sp|RAM.raddr_a[3]~4_combout )))) ) ) ) # ( !\sp|Add0~5_sumout  & ( !\sp|Add0~1_sumout  & ( 
// (!\sp|RAM.raddr_a[4]~2_combout  & ((!\sp|RAM.raddr_a[1]~1_combout  & ((!\sp|RAM.raddr_a[2]~0_combout ))) # (\sp|RAM.raddr_a[1]~1_combout  & (!\sp|RAM.raddr_a[3]~4_combout )))) ) ) )

	.dataa(!\sp|RAM.raddr_a[4]~2_combout ),
	.datab(!\sp|RAM.raddr_a[1]~1_combout ),
	.datac(!\sp|RAM.raddr_a[3]~4_combout ),
	.datad(!\sp|RAM.raddr_a[2]~0_combout ),
	.datae(!\sp|Add0~5_sumout ),
	.dataf(!\sp|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|RAM~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|RAM~8 .extended_lut = "off";
defparam \sp|RAM~8 .lut_mask = 64'hA820A0485202A240;
defparam \sp|RAM~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y79_N30
cyclonev_lcell_comb \sp|RAM~10 (
// Equation(s):
// \sp|RAM~10_combout  = ( \sp|RAM.raddr_a[4]~2_combout  & ( \sp|Add0~1_sumout  & ( (!\sp|RAM.raddr_a[1]~1_combout  & (\sp|RAM.raddr_a[2]~0_combout  & (!\sp|RAM.raddr_a[3]~4_combout  & !\sp|Add0~5_sumout ))) ) ) ) # ( !\sp|RAM.raddr_a[4]~2_combout  & ( 
// \sp|Add0~1_sumout  & ( (!\sp|RAM.raddr_a[3]~4_combout ) # ((!\sp|RAM.raddr_a[1]~1_combout  & ((\sp|Add0~5_sumout ) # (\sp|RAM.raddr_a[2]~0_combout )))) ) ) ) # ( \sp|RAM.raddr_a[4]~2_combout  & ( !\sp|Add0~1_sumout  & ( (!\sp|RAM.raddr_a[3]~4_combout  & 
// ((!\sp|RAM.raddr_a[2]~0_combout  & ((\sp|Add0~5_sumout ))) # (\sp|RAM.raddr_a[2]~0_combout  & (!\sp|RAM.raddr_a[1]~1_combout  & !\sp|Add0~5_sumout )))) ) ) ) # ( !\sp|RAM.raddr_a[4]~2_combout  & ( !\sp|Add0~1_sumout  & ( (!\sp|RAM.raddr_a[2]~0_combout  & 
// ((!\sp|RAM.raddr_a[3]~4_combout ) # (!\sp|RAM.raddr_a[1]~1_combout  $ (!\sp|Add0~5_sumout )))) # (\sp|RAM.raddr_a[2]~0_combout  & ((!\sp|RAM.raddr_a[1]~1_combout  & (!\sp|RAM.raddr_a[3]~4_combout )) # (\sp|RAM.raddr_a[1]~1_combout  & ((\sp|Add0~5_sumout 
// ))))) ) ) )

	.dataa(!\sp|RAM.raddr_a[1]~1_combout ),
	.datab(!\sp|RAM.raddr_a[2]~0_combout ),
	.datac(!\sp|RAM.raddr_a[3]~4_combout ),
	.datad(!\sp|Add0~5_sumout ),
	.datae(!\sp|RAM.raddr_a[4]~2_combout ),
	.dataf(!\sp|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|RAM~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|RAM~10 .extended_lut = "off";
defparam \sp|RAM~10 .lut_mask = 64'hE4F920C0F2FA2000;
defparam \sp|RAM~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y79_N0
cyclonev_lcell_comb \sp|RAM~7 (
// Equation(s):
// \sp|RAM~7_combout  = ( \sp|Add0~5_sumout  & ( \sp|Add0~1_sumout  & ( (!\sp|RAM.raddr_a[2]~0_combout  & (!\sp|RAM.raddr_a[4]~2_combout  $ (((!\sp|RAM.raddr_a[3]~4_combout ) # (\sp|RAM.raddr_a[1]~1_combout ))))) # (\sp|RAM.raddr_a[2]~0_combout  & 
// (((\sp|RAM.raddr_a[3]~4_combout )))) ) ) ) # ( !\sp|Add0~5_sumout  & ( \sp|Add0~1_sumout  & ( (\sp|RAM.raddr_a[4]~2_combout  & (((!\sp|RAM.raddr_a[1]~1_combout  & \sp|RAM.raddr_a[3]~4_combout )) # (\sp|RAM.raddr_a[2]~0_combout ))) ) ) ) # ( 
// \sp|Add0~5_sumout  & ( !\sp|Add0~1_sumout  & ( (!\sp|RAM.raddr_a[3]~4_combout  & (\sp|RAM.raddr_a[4]~2_combout  & (!\sp|RAM.raddr_a[1]~1_combout  & !\sp|RAM.raddr_a[2]~0_combout ))) # (\sp|RAM.raddr_a[3]~4_combout  & (\sp|RAM.raddr_a[2]~0_combout  & 
// ((!\sp|RAM.raddr_a[4]~2_combout ) # (\sp|RAM.raddr_a[1]~1_combout )))) ) ) ) # ( !\sp|Add0~5_sumout  & ( !\sp|Add0~1_sumout  & ( (\sp|RAM.raddr_a[4]~2_combout  & (\sp|RAM.raddr_a[1]~1_combout  & \sp|RAM.raddr_a[3]~4_combout )) ) ) )

	.dataa(!\sp|RAM.raddr_a[4]~2_combout ),
	.datab(!\sp|RAM.raddr_a[1]~1_combout ),
	.datac(!\sp|RAM.raddr_a[3]~4_combout ),
	.datad(!\sp|RAM.raddr_a[2]~0_combout ),
	.datae(!\sp|Add0~5_sumout ),
	.dataf(!\sp|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|RAM~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|RAM~7 .extended_lut = "off";
defparam \sp|RAM~7 .lut_mask = 64'h0101400B0455590F;
defparam \sp|RAM~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y79_N18
cyclonev_lcell_comb \sp|RAM~9 (
// Equation(s):
// \sp|RAM~9_combout  = ( \sp|Add0~5_sumout  & ( \sp|Add0~1_sumout  & ( (\sp|RAM.raddr_a[4]~2_combout  & ((!\sp|RAM.raddr_a[1]~1_combout  & (\sp|RAM.raddr_a[2]~0_combout )) # (\sp|RAM.raddr_a[1]~1_combout  & ((\sp|RAM.raddr_a[3]~4_combout ))))) ) ) ) # ( 
// !\sp|Add0~5_sumout  & ( \sp|Add0~1_sumout  & ( (!\sp|RAM.raddr_a[4]~2_combout  & (!\sp|RAM.raddr_a[2]~0_combout  & (\sp|RAM.raddr_a[3]~4_combout  & \sp|RAM.raddr_a[1]~1_combout ))) # (\sp|RAM.raddr_a[4]~2_combout  & (((\sp|RAM.raddr_a[1]~1_combout ) # 
// (\sp|RAM.raddr_a[3]~4_combout )) # (\sp|RAM.raddr_a[2]~0_combout ))) ) ) ) # ( \sp|Add0~5_sumout  & ( !\sp|Add0~1_sumout  & ( (!\sp|RAM.raddr_a[3]~4_combout  & (\sp|RAM.raddr_a[4]~2_combout  & ((!\sp|RAM.raddr_a[1]~1_combout )))) # 
// (\sp|RAM.raddr_a[3]~4_combout  & (((\sp|RAM.raddr_a[4]~2_combout  & \sp|RAM.raddr_a[1]~1_combout )) # (\sp|RAM.raddr_a[2]~0_combout ))) ) ) ) # ( !\sp|Add0~5_sumout  & ( !\sp|Add0~1_sumout  & ( (!\sp|RAM.raddr_a[4]~2_combout  & 
// (\sp|RAM.raddr_a[3]~4_combout  & (!\sp|RAM.raddr_a[2]~0_combout  $ (\sp|RAM.raddr_a[1]~1_combout )))) # (\sp|RAM.raddr_a[4]~2_combout  & (((!\sp|RAM.raddr_a[1]~1_combout ) # (\sp|RAM.raddr_a[3]~4_combout )) # (\sp|RAM.raddr_a[2]~0_combout ))) ) ) )

	.dataa(!\sp|RAM.raddr_a[4]~2_combout ),
	.datab(!\sp|RAM.raddr_a[2]~0_combout ),
	.datac(!\sp|RAM.raddr_a[3]~4_combout ),
	.datad(!\sp|RAM.raddr_a[1]~1_combout ),
	.datae(!\sp|Add0~5_sumout ),
	.dataf(!\sp|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|RAM~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|RAM~9 .extended_lut = "off";
defparam \sp|RAM~9 .lut_mask = 64'h5D175307155D1105;
defparam \sp|RAM~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y79_N48
cyclonev_lcell_comb \sp|RAM~11 (
// Equation(s):
// \sp|RAM~11_combout  = ( \sp|RAM~7_combout  & ( \sp|RAM~9_combout  & ( (!\sp|RAM.raddr_a[5]~3_combout ) # ((!\sp|Add0~9_sumout  & (\sp|RAM~8_combout )) # (\sp|Add0~9_sumout  & ((\sp|RAM~10_combout )))) ) ) ) # ( !\sp|RAM~7_combout  & ( \sp|RAM~9_combout  & 
// ( (!\sp|RAM.raddr_a[5]~3_combout  & (((\sp|Add0~9_sumout )))) # (\sp|RAM.raddr_a[5]~3_combout  & ((!\sp|Add0~9_sumout  & (\sp|RAM~8_combout )) # (\sp|Add0~9_sumout  & ((\sp|RAM~10_combout ))))) ) ) ) # ( \sp|RAM~7_combout  & ( !\sp|RAM~9_combout  & ( 
// (!\sp|RAM.raddr_a[5]~3_combout  & (((!\sp|Add0~9_sumout )))) # (\sp|RAM.raddr_a[5]~3_combout  & ((!\sp|Add0~9_sumout  & (\sp|RAM~8_combout )) # (\sp|Add0~9_sumout  & ((\sp|RAM~10_combout ))))) ) ) ) # ( !\sp|RAM~7_combout  & ( !\sp|RAM~9_combout  & ( 
// (\sp|RAM.raddr_a[5]~3_combout  & ((!\sp|Add0~9_sumout  & (\sp|RAM~8_combout )) # (\sp|Add0~9_sumout  & ((\sp|RAM~10_combout ))))) ) ) )

	.dataa(!\sp|RAM.raddr_a[5]~3_combout ),
	.datab(!\sp|RAM~8_combout ),
	.datac(!\sp|RAM~10_combout ),
	.datad(!\sp|Add0~9_sumout ),
	.datae(!\sp|RAM~7_combout ),
	.dataf(!\sp|RAM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|RAM~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|RAM~11 .extended_lut = "off";
defparam \sp|RAM~11 .lut_mask = 64'h1105BB0511AFBBAF;
defparam \sp|RAM~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y79_N42
cyclonev_lcell_comb \sp|RAM~15 (
// Equation(s):
// \sp|RAM~15_combout  = ( \sp|RAM.raddr_a[3]~4_combout  & ( !\sp|Add0~1_sumout  & ( (\sp|RAM.raddr_a[1]~1_combout  & (!\sp|RAM.raddr_a[5]~3_combout  & (!\sp|RAM.raddr_a[4]~2_combout  & \sp|RAM.raddr_a[2]~0_combout ))) ) ) ) # ( !\sp|RAM.raddr_a[3]~4_combout 
//  & ( !\sp|Add0~1_sumout  & ( (!\sp|RAM.raddr_a[1]~1_combout  & (!\sp|RAM.raddr_a[5]~3_combout  & (\sp|RAM.raddr_a[4]~2_combout  & !\sp|RAM.raddr_a[2]~0_combout ))) ) ) )

	.dataa(!\sp|RAM.raddr_a[1]~1_combout ),
	.datab(!\sp|RAM.raddr_a[5]~3_combout ),
	.datac(!\sp|RAM.raddr_a[4]~2_combout ),
	.datad(!\sp|RAM.raddr_a[2]~0_combout ),
	.datae(!\sp|RAM.raddr_a[3]~4_combout ),
	.dataf(!\sp|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|RAM~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|RAM~15 .extended_lut = "off";
defparam \sp|RAM~15 .lut_mask = 64'h0800004000000000;
defparam \sp|RAM~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y79_N24
cyclonev_lcell_comb \sp|RAM~14 (
// Equation(s):
// \sp|RAM~14_combout  = ( \sp|RAM.raddr_a[4]~2_combout  & ( \sp|Add0~1_sumout  & ( (!\sp|RAM.raddr_a[3]~4_combout  & (!\sp|RAM.raddr_a[2]~0_combout  & !\sp|RAM.raddr_a[5]~3_combout )) ) ) ) # ( !\sp|RAM.raddr_a[4]~2_combout  & ( \sp|Add0~1_sumout  & ( 
// (!\sp|RAM.raddr_a[2]~0_combout  & (\sp|RAM.raddr_a[3]~4_combout  & ((\sp|RAM.raddr_a[5]~3_combout )))) # (\sp|RAM.raddr_a[2]~0_combout  & (\sp|RAM.raddr_a[1]~1_combout  & (!\sp|RAM.raddr_a[3]~4_combout  $ (!\sp|RAM.raddr_a[5]~3_combout )))) ) ) ) # ( 
// \sp|RAM.raddr_a[4]~2_combout  & ( !\sp|Add0~1_sumout  & ( (!\sp|RAM.raddr_a[5]~3_combout  & (!\sp|RAM.raddr_a[3]~4_combout  $ (((!\sp|RAM.raddr_a[2]~0_combout  & !\sp|RAM.raddr_a[1]~1_combout ))))) ) ) ) # ( !\sp|RAM.raddr_a[4]~2_combout  & ( 
// !\sp|Add0~1_sumout  & ( (!\sp|RAM.raddr_a[3]~4_combout  & (\sp|RAM.raddr_a[5]~3_combout  & (!\sp|RAM.raddr_a[2]~0_combout  $ (!\sp|RAM.raddr_a[1]~1_combout )))) # (\sp|RAM.raddr_a[3]~4_combout  & (\sp|RAM.raddr_a[1]~1_combout  & 
// (!\sp|RAM.raddr_a[2]~0_combout  $ (!\sp|RAM.raddr_a[5]~3_combout )))) ) ) )

	.dataa(!\sp|RAM.raddr_a[3]~4_combout ),
	.datab(!\sp|RAM.raddr_a[2]~0_combout ),
	.datac(!\sp|RAM.raddr_a[1]~1_combout ),
	.datad(!\sp|RAM.raddr_a[5]~3_combout ),
	.datae(!\sp|RAM.raddr_a[4]~2_combout ),
	.dataf(!\sp|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|RAM~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|RAM~14 .extended_lut = "off";
defparam \sp|RAM~14 .lut_mask = 64'h012C6A0001468800;
defparam \sp|RAM~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y79_N57
cyclonev_lcell_comb \sp|RAM~12 (
// Equation(s):
// \sp|RAM~12_combout  = ( \sp|RAM.raddr_a[3]~4_combout  & ( \sp|Add0~1_sumout  & ( (!\sp|RAM.raddr_a[4]~2_combout  & (((!\sp|RAM.raddr_a[1]~1_combout  & \sp|RAM.raddr_a[5]~3_combout )))) # (\sp|RAM.raddr_a[4]~2_combout  & (!\sp|RAM.raddr_a[5]~3_combout  & 
// ((!\sp|RAM.raddr_a[1]~1_combout ) # (\sp|RAM.raddr_a[2]~0_combout )))) ) ) ) # ( !\sp|RAM.raddr_a[3]~4_combout  & ( \sp|Add0~1_sumout  & ( (!\sp|RAM.raddr_a[4]~2_combout  & (\sp|RAM.raddr_a[5]~3_combout  & ((!\sp|RAM.raddr_a[2]~0_combout ) # 
// (!\sp|RAM.raddr_a[1]~1_combout )))) # (\sp|RAM.raddr_a[4]~2_combout  & (!\sp|RAM.raddr_a[5]~3_combout  & (!\sp|RAM.raddr_a[2]~0_combout  $ (\sp|RAM.raddr_a[1]~1_combout )))) ) ) ) # ( \sp|RAM.raddr_a[3]~4_combout  & ( !\sp|Add0~1_sumout  & ( 
// (!\sp|RAM.raddr_a[4]~2_combout  & (\sp|RAM.raddr_a[5]~3_combout  & (!\sp|RAM.raddr_a[2]~0_combout  $ (!\sp|RAM.raddr_a[1]~1_combout )))) # (\sp|RAM.raddr_a[4]~2_combout  & (!\sp|RAM.raddr_a[5]~3_combout  & ((\sp|RAM.raddr_a[1]~1_combout ) # 
// (\sp|RAM.raddr_a[2]~0_combout )))) ) ) ) # ( !\sp|RAM.raddr_a[3]~4_combout  & ( !\sp|Add0~1_sumout  & ( (!\sp|RAM.raddr_a[4]~2_combout  & (\sp|RAM.raddr_a[5]~3_combout  & ((!\sp|RAM.raddr_a[2]~0_combout ) # (\sp|RAM.raddr_a[1]~1_combout )))) # 
// (\sp|RAM.raddr_a[4]~2_combout  & (!\sp|RAM.raddr_a[5]~3_combout  & ((\sp|RAM.raddr_a[1]~1_combout ) # (\sp|RAM.raddr_a[2]~0_combout )))) ) ) )

	.dataa(!\sp|RAM.raddr_a[4]~2_combout ),
	.datab(!\sp|RAM.raddr_a[2]~0_combout ),
	.datac(!\sp|RAM.raddr_a[1]~1_combout ),
	.datad(!\sp|RAM.raddr_a[5]~3_combout ),
	.datae(!\sp|RAM.raddr_a[3]~4_combout ),
	.dataf(!\sp|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|RAM~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|RAM~12 .extended_lut = "off";
defparam \sp|RAM~12 .lut_mask = 64'h158A152841A851A0;
defparam \sp|RAM~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y79_N15
cyclonev_lcell_comb \sp|RAM~13 (
// Equation(s):
// \sp|RAM~13_combout  = ( \sp|RAM.raddr_a[3]~4_combout  & ( \sp|Add0~1_sumout  & ( (!\sp|RAM.raddr_a[4]~2_combout  & (\sp|RAM.raddr_a[1]~1_combout  & (!\sp|RAM.raddr_a[2]~0_combout  $ (!\sp|RAM.raddr_a[5]~3_combout )))) # (\sp|RAM.raddr_a[4]~2_combout  & 
// (!\sp|RAM.raddr_a[5]~3_combout  & ((\sp|RAM.raddr_a[1]~1_combout ) # (\sp|RAM.raddr_a[2]~0_combout )))) ) ) ) # ( !\sp|RAM.raddr_a[3]~4_combout  & ( \sp|Add0~1_sumout  & ( (!\sp|RAM.raddr_a[4]~2_combout  & (\sp|RAM.raddr_a[5]~3_combout  & 
// ((!\sp|RAM.raddr_a[2]~0_combout ) # (!\sp|RAM.raddr_a[1]~1_combout )))) ) ) ) # ( \sp|RAM.raddr_a[3]~4_combout  & ( !\sp|Add0~1_sumout  & ( (!\sp|RAM.raddr_a[4]~2_combout  & (\sp|RAM.raddr_a[2]~0_combout  & (!\sp|RAM.raddr_a[1]~1_combout  & 
// \sp|RAM.raddr_a[5]~3_combout ))) # (\sp|RAM.raddr_a[4]~2_combout  & (((!\sp|RAM.raddr_a[5]~3_combout )))) ) ) ) # ( !\sp|RAM.raddr_a[3]~4_combout  & ( !\sp|Add0~1_sumout  & ( (!\sp|RAM.raddr_a[4]~2_combout  & (((\sp|RAM.raddr_a[5]~3_combout )))) # 
// (\sp|RAM.raddr_a[4]~2_combout  & (!\sp|RAM.raddr_a[5]~3_combout  & (!\sp|RAM.raddr_a[2]~0_combout  $ (\sp|RAM.raddr_a[1]~1_combout )))) ) ) )

	.dataa(!\sp|RAM.raddr_a[4]~2_combout ),
	.datab(!\sp|RAM.raddr_a[2]~0_combout ),
	.datac(!\sp|RAM.raddr_a[1]~1_combout ),
	.datad(!\sp|RAM.raddr_a[5]~3_combout ),
	.datae(!\sp|RAM.raddr_a[3]~4_combout ),
	.dataf(!\sp|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|RAM~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|RAM~13 .extended_lut = "off";
defparam \sp|RAM~13 .lut_mask = 64'h41AA552000A81708;
defparam \sp|RAM~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y79_N6
cyclonev_lcell_comb \sp|RAM~16 (
// Equation(s):
// \sp|RAM~16_combout  = ( \sp|RAM~12_combout  & ( \sp|RAM~13_combout  & ( (!\sp|Add0~9_sumout ) # ((!\sp|Add0~5_sumout  & ((\sp|RAM~14_combout ))) # (\sp|Add0~5_sumout  & (\sp|RAM~15_combout ))) ) ) ) # ( !\sp|RAM~12_combout  & ( \sp|RAM~13_combout  & ( 
// (!\sp|Add0~9_sumout  & (((\sp|Add0~5_sumout )))) # (\sp|Add0~9_sumout  & ((!\sp|Add0~5_sumout  & ((\sp|RAM~14_combout ))) # (\sp|Add0~5_sumout  & (\sp|RAM~15_combout )))) ) ) ) # ( \sp|RAM~12_combout  & ( !\sp|RAM~13_combout  & ( (!\sp|Add0~9_sumout  & 
// (((!\sp|Add0~5_sumout )))) # (\sp|Add0~9_sumout  & ((!\sp|Add0~5_sumout  & ((\sp|RAM~14_combout ))) # (\sp|Add0~5_sumout  & (\sp|RAM~15_combout )))) ) ) ) # ( !\sp|RAM~12_combout  & ( !\sp|RAM~13_combout  & ( (\sp|Add0~9_sumout  & ((!\sp|Add0~5_sumout  & 
// ((\sp|RAM~14_combout ))) # (\sp|Add0~5_sumout  & (\sp|RAM~15_combout )))) ) ) )

	.dataa(!\sp|Add0~9_sumout ),
	.datab(!\sp|RAM~15_combout ),
	.datac(!\sp|Add0~5_sumout ),
	.datad(!\sp|RAM~14_combout ),
	.datae(!\sp|RAM~12_combout ),
	.dataf(!\sp|RAM~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|RAM~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|RAM~16 .extended_lut = "off";
defparam \sp|RAM~16 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \sp|RAM~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y79_N54
cyclonev_lcell_comb \sp|RAM~4 (
// Equation(s):
// \sp|RAM~4_combout  = ( \sp|Add0~1_sumout  & ( \sp|Add0~9_sumout  & ( (!\sp|RAM.raddr_a[1]~1_combout  & (\sp|RAM.raddr_a[3]~4_combout  & (!\sp|Add0~5_sumout ))) # (\sp|RAM.raddr_a[1]~1_combout  & (\sp|RAM.raddr_a[2]~0_combout  & 
// (!\sp|RAM.raddr_a[3]~4_combout  $ (\sp|Add0~5_sumout )))) ) ) ) # ( !\sp|Add0~1_sumout  & ( \sp|Add0~9_sumout  & ( (!\sp|RAM.raddr_a[3]~4_combout  & (!\sp|RAM.raddr_a[1]~1_combout  & (!\sp|Add0~5_sumout  & !\sp|RAM.raddr_a[2]~0_combout ))) # 
// (\sp|RAM.raddr_a[3]~4_combout  & (!\sp|Add0~5_sumout  $ (((\sp|RAM.raddr_a[1]~1_combout  & !\sp|RAM.raddr_a[2]~0_combout ))))) ) ) ) # ( \sp|Add0~1_sumout  & ( !\sp|Add0~9_sumout  & ( (\sp|RAM.raddr_a[2]~0_combout  & ((!\sp|RAM.raddr_a[1]~1_combout  & 
// ((\sp|Add0~5_sumout ))) # (\sp|RAM.raddr_a[1]~1_combout  & (\sp|RAM.raddr_a[3]~4_combout )))) ) ) ) # ( !\sp|Add0~1_sumout  & ( !\sp|Add0~9_sumout  & ( (!\sp|RAM.raddr_a[1]~1_combout  & ((!\sp|Add0~5_sumout  $ (\sp|RAM.raddr_a[2]~0_combout )))) # 
// (\sp|RAM.raddr_a[1]~1_combout  & (((\sp|RAM.raddr_a[2]~0_combout ) # (\sp|Add0~5_sumout )) # (\sp|RAM.raddr_a[3]~4_combout ))) ) ) )

	.dataa(!\sp|RAM.raddr_a[3]~4_combout ),
	.datab(!\sp|RAM.raddr_a[1]~1_combout ),
	.datac(!\sp|Add0~5_sumout ),
	.datad(!\sp|RAM.raddr_a[2]~0_combout ),
	.datae(!\sp|Add0~1_sumout ),
	.dataf(!\sp|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|RAM~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|RAM~4 .extended_lut = "off";
defparam \sp|RAM~4 .lut_mask = 64'hD33F001DC1504061;
defparam \sp|RAM~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y79_N12
cyclonev_lcell_comb \sp|RAM~5 (
// Equation(s):
// \sp|RAM~5_combout  = ( \sp|Add0~5_sumout  & ( \sp|Add0~9_sumout  & ( (!\sp|RAM.raddr_a[2]~0_combout  & (\sp|RAM.raddr_a[3]~4_combout  & (!\sp|RAM.raddr_a[1]~1_combout  $ (!\sp|Add0~1_sumout )))) # (\sp|RAM.raddr_a[2]~0_combout  & 
// (((\sp|RAM.raddr_a[1]~1_combout  & !\sp|Add0~1_sumout )) # (\sp|RAM.raddr_a[3]~4_combout ))) ) ) ) # ( !\sp|Add0~5_sumout  & ( \sp|Add0~9_sumout  & ( (\sp|RAM.raddr_a[3]~4_combout  & ((!\sp|RAM.raddr_a[1]~1_combout  $ (\sp|Add0~1_sumout )) # 
// (\sp|RAM.raddr_a[2]~0_combout ))) ) ) ) # ( \sp|Add0~5_sumout  & ( !\sp|Add0~9_sumout  & ( (!\sp|RAM.raddr_a[1]~1_combout  & ((!\sp|Add0~1_sumout  & ((\sp|RAM.raddr_a[3]~4_combout ))) # (\sp|Add0~1_sumout  & (\sp|RAM.raddr_a[2]~0_combout )))) # 
// (\sp|RAM.raddr_a[1]~1_combout  & (((\sp|RAM.raddr_a[3]~4_combout )))) ) ) ) # ( !\sp|Add0~5_sumout  & ( !\sp|Add0~9_sumout  & ( (!\sp|RAM.raddr_a[2]~0_combout  & (\sp|RAM.raddr_a[1]~1_combout  & (!\sp|Add0~1_sumout  & \sp|RAM.raddr_a[3]~4_combout ))) # 
// (\sp|RAM.raddr_a[2]~0_combout  & ((!\sp|RAM.raddr_a[1]~1_combout ) # ((\sp|Add0~1_sumout )))) ) ) )

	.dataa(!\sp|RAM.raddr_a[2]~0_combout ),
	.datab(!\sp|RAM.raddr_a[1]~1_combout ),
	.datac(!\sp|Add0~1_sumout ),
	.datad(!\sp|RAM.raddr_a[3]~4_combout ),
	.datae(!\sp|Add0~5_sumout ),
	.dataf(!\sp|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|RAM~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|RAM~5 .extended_lut = "off";
defparam \sp|RAM~5 .lut_mask = 64'h456504F700D7107D;
defparam \sp|RAM~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y79_N45
cyclonev_lcell_comb \sp|RAM~6 (
// Equation(s):
// \sp|RAM~6_combout  = ( \sp|RAM~5_combout  & ( (!\sp|RAM.raddr_a[4]~2_combout  & (\sp|RAM.raddr_a[5]~3_combout  & !\sp|RAM~4_combout )) # (\sp|RAM.raddr_a[4]~2_combout  & (!\sp|RAM.raddr_a[5]~3_combout )) ) ) # ( !\sp|RAM~5_combout  & ( 
// (!\sp|RAM.raddr_a[4]~2_combout  & (\sp|RAM.raddr_a[5]~3_combout  & !\sp|RAM~4_combout )) ) )

	.dataa(!\sp|RAM.raddr_a[4]~2_combout ),
	.datab(!\sp|RAM.raddr_a[5]~3_combout ),
	.datac(gnd),
	.datad(!\sp|RAM~4_combout ),
	.datae(gnd),
	.dataf(!\sp|RAM~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|RAM~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|RAM~6 .extended_lut = "off";
defparam \sp|RAM~6 .lut_mask = 64'h2200220066446644;
defparam \sp|RAM~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y79_N36
cyclonev_lcell_comb \sp|RAM~2 (
// Equation(s):
// \sp|RAM~2_combout  = ( \sp|Add0~5_sumout  & ( \sp|Add0~9_sumout  & ( (!\sp|RAM.raddr_a[2]~0_combout  & (!\sp|RAM.raddr_a[1]~1_combout  & (!\sp|RAM.raddr_a[3]~4_combout  $ (!\sp|Add0~1_sumout )))) # (\sp|RAM.raddr_a[2]~0_combout  & 
// (!\sp|RAM.raddr_a[3]~4_combout  & ((!\sp|Add0~1_sumout )))) ) ) ) # ( !\sp|Add0~5_sumout  & ( \sp|Add0~9_sumout  & ( (!\sp|RAM.raddr_a[3]~4_combout  & (((\sp|Add0~1_sumout  & \sp|RAM.raddr_a[2]~0_combout )))) # (\sp|RAM.raddr_a[3]~4_combout  & 
// (!\sp|RAM.raddr_a[1]~1_combout  & (!\sp|Add0~1_sumout  & !\sp|RAM.raddr_a[2]~0_combout ))) ) ) ) # ( \sp|Add0~5_sumout  & ( !\sp|Add0~9_sumout  & ( (!\sp|RAM.raddr_a[3]~4_combout  & \sp|Add0~1_sumout ) ) ) )

	.dataa(!\sp|RAM.raddr_a[3]~4_combout ),
	.datab(!\sp|RAM.raddr_a[1]~1_combout ),
	.datac(!\sp|Add0~1_sumout ),
	.datad(!\sp|RAM.raddr_a[2]~0_combout ),
	.datae(!\sp|Add0~5_sumout ),
	.dataf(!\sp|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|RAM~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|RAM~2 .extended_lut = "off";
defparam \sp|RAM~2 .lut_mask = 64'h00000A0A400A48A0;
defparam \sp|RAM~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y79_N48
cyclonev_lcell_comb \sp|RAM~0 (
// Equation(s):
// \sp|RAM~0_combout  = ( \sp|Add0~5_sumout  & ( \sp|Add0~1_sumout  & ( !\sp|RAM.raddr_a[1]~1_combout  $ (\sp|RAM.raddr_a[2]~0_combout ) ) ) ) # ( !\sp|Add0~5_sumout  & ( \sp|Add0~1_sumout  & ( (\sp|RAM.raddr_a[1]~1_combout  & !\sp|RAM.raddr_a[2]~0_combout ) 
// ) ) ) # ( !\sp|Add0~5_sumout  & ( !\sp|Add0~1_sumout  & ( \sp|RAM.raddr_a[2]~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\sp|RAM.raddr_a[1]~1_combout ),
	.datac(gnd),
	.datad(!\sp|RAM.raddr_a[2]~0_combout ),
	.datae(!\sp|Add0~5_sumout ),
	.dataf(!\sp|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|RAM~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|RAM~0 .extended_lut = "off";
defparam \sp|RAM~0 .lut_mask = 64'h00FF00003300CC33;
defparam \sp|RAM~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y79_N42
cyclonev_lcell_comb \sp|RAM~3 (
// Equation(s):
// \sp|RAM~3_combout  = ( \sp|RAM~1_combout  & ( (!\sp|RAM.raddr_a[4]~2_combout  & (\sp|RAM.raddr_a[5]~3_combout  & (\sp|RAM~2_combout ))) # (\sp|RAM.raddr_a[4]~2_combout  & (((\sp|RAM~0_combout )))) ) ) # ( !\sp|RAM~1_combout  & ( 
// (!\sp|RAM.raddr_a[4]~2_combout  & (\sp|RAM.raddr_a[5]~3_combout  & \sp|RAM~2_combout )) ) )

	.dataa(!\sp|RAM.raddr_a[4]~2_combout ),
	.datab(!\sp|RAM.raddr_a[5]~3_combout ),
	.datac(!\sp|RAM~2_combout ),
	.datad(!\sp|RAM~0_combout ),
	.datae(gnd),
	.dataf(!\sp|RAM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|RAM~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|RAM~3 .extended_lut = "off";
defparam \sp|RAM~3 .lut_mask = 64'h0202020202570257;
defparam \sp|RAM~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y79_N24
cyclonev_lcell_comb \sp|RAM~17 (
// Equation(s):
// \sp|RAM~17_combout  = ( \sp|RAM~6_combout  & ( \sp|RAM~3_combout  & ( (!\sp|Add0~17_sumout ) # ((!\sp|Add0~13_sumout  & (\sp|RAM~11_combout )) # (\sp|Add0~13_sumout  & ((\sp|RAM~16_combout )))) ) ) ) # ( !\sp|RAM~6_combout  & ( \sp|RAM~3_combout  & ( 
// (!\sp|Add0~13_sumout  & ((!\sp|Add0~17_sumout ) # ((\sp|RAM~11_combout )))) # (\sp|Add0~13_sumout  & (\sp|Add0~17_sumout  & ((\sp|RAM~16_combout )))) ) ) ) # ( \sp|RAM~6_combout  & ( !\sp|RAM~3_combout  & ( (!\sp|Add0~13_sumout  & (\sp|Add0~17_sumout  & 
// (\sp|RAM~11_combout ))) # (\sp|Add0~13_sumout  & ((!\sp|Add0~17_sumout ) # ((\sp|RAM~16_combout )))) ) ) ) # ( !\sp|RAM~6_combout  & ( !\sp|RAM~3_combout  & ( (\sp|Add0~17_sumout  & ((!\sp|Add0~13_sumout  & (\sp|RAM~11_combout )) # (\sp|Add0~13_sumout  & 
// ((\sp|RAM~16_combout ))))) ) ) )

	.dataa(!\sp|Add0~13_sumout ),
	.datab(!\sp|Add0~17_sumout ),
	.datac(!\sp|RAM~11_combout ),
	.datad(!\sp|RAM~16_combout ),
	.datae(!\sp|RAM~6_combout ),
	.dataf(!\sp|RAM~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sp|RAM~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sp|RAM~17 .extended_lut = "off";
defparam \sp|RAM~17 .lut_mask = 64'h021346578A9BCEDF;
defparam \sp|RAM~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y79_N26
dffeas \sp|sprite[4] (
	.clk(\nclk|clk25~q ),
	.d(\sp|RAM~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sp|sprite[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sp|sprite [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sp|sprite[4] .is_wysiwyg = "true";
defparam \sp|sprite[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y76_N42
cyclonev_lcell_comb \dut|Mux7~0 (
// Equation(s):
// \dut|Mux7~0_combout  = ( \sp|sprite [4] & ( ((!\sp|sprite [2] & (!\sp|sprite [0] $ (\sp|sprite [1])))) # (\sp|sprite [3]) ) ) # ( !\sp|sprite [4] & ( (!\sp|sprite [0] & (!\sp|sprite [1] & (!\sp|sprite [2] & !\sp|sprite [3]))) ) )

	.dataa(!\sp|sprite [0]),
	.datab(!\sp|sprite [1]),
	.datac(!\sp|sprite [2]),
	.datad(!\sp|sprite [3]),
	.datae(gnd),
	.dataf(!\sp|sprite [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Mux7~0 .extended_lut = "off";
defparam \dut|Mux7~0 .lut_mask = 64'h8000800090FF90FF;
defparam \dut|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N18
cyclonev_lcell_comb \ms|msg[0]~0 (
// Equation(s):
// \ms|msg[0]~0_combout  = ( \ms|always0~0_combout  & ( (\fsm|state.1000~q  & \ms|always0~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fsm|state.1000~q ),
	.datad(!\ms|always0~1_combout ),
	.datae(gnd),
	.dataf(!\ms|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ms|msg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ms|msg[0]~0 .extended_lut = "off";
defparam \ms|msg[0]~0 .lut_mask = 64'h00000000000F000F;
defparam \ms|msg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y76_N36
cyclonev_lcell_comb \controller|H_Cont[1]~_wirecell (
// Equation(s):
// \controller|H_Cont[1]~_wirecell_combout  = ( !\controller|H_Cont [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|H_Cont [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|H_Cont[1]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|H_Cont[1]~_wirecell .extended_lut = "off";
defparam \controller|H_Cont[1]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \controller|H_Cont[1]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N0
cyclonev_lcell_comb \ms|Add2~1 (
// Equation(s):
// \ms|Add2~1_sumout  = SUM(( \controller|V_Cont [0] ) + ( \ms|Add1~21_sumout  ) + ( !VCC ))
// \ms|Add2~2  = CARRY(( \controller|V_Cont [0] ) + ( \ms|Add1~21_sumout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ms|Add1~21_sumout ),
	.datad(!\controller|V_Cont [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\ms|Add2~1_sumout ),
	.cout(\ms|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \ms|Add2~1 .extended_lut = "off";
defparam \ms|Add2~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \ms|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N3
cyclonev_lcell_comb \ms|Add2~5 (
// Equation(s):
// \ms|Add2~5_sumout  = SUM(( \ms|Add1~25_sumout  ) + ( \controller|V_Cont [1] ) + ( \ms|Add2~2  ))
// \ms|Add2~6  = CARRY(( \ms|Add1~25_sumout  ) + ( \controller|V_Cont [1] ) + ( \ms|Add2~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|V_Cont [1]),
	.datad(!\ms|Add1~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ms|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ms|Add2~5_sumout ),
	.cout(\ms|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \ms|Add2~5 .extended_lut = "off";
defparam \ms|Add2~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \ms|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N6
cyclonev_lcell_comb \ms|Add2~9 (
// Equation(s):
// \ms|Add2~9_sumout  = SUM(( \controller|V_Cont [2] ) + ( \ms|Add1~29_sumout  ) + ( \ms|Add2~6  ))
// \ms|Add2~10  = CARRY(( \controller|V_Cont [2] ) + ( \ms|Add1~29_sumout  ) + ( \ms|Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ms|Add1~29_sumout ),
	.datad(!\controller|V_Cont [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ms|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ms|Add2~9_sumout ),
	.cout(\ms|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \ms|Add2~9 .extended_lut = "off";
defparam \ms|Add2~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \ms|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N9
cyclonev_lcell_comb \ms|Add2~13 (
// Equation(s):
// \ms|Add2~13_sumout  = SUM(( \ms|Add1~33_sumout  ) + ( !\controller|V_Cont [3] ) + ( \ms|Add2~10  ))
// \ms|Add2~14  = CARRY(( \ms|Add1~33_sumout  ) + ( !\controller|V_Cont [3] ) + ( \ms|Add2~10  ))

	.dataa(!\controller|V_Cont [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ms|Add1~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\ms|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ms|Add2~13_sumout ),
	.cout(\ms|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \ms|Add2~13 .extended_lut = "off";
defparam \ms|Add2~13 .lut_mask = 64'h00005555000000FF;
defparam \ms|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N12
cyclonev_lcell_comb \ms|Add2~17 (
// Equation(s):
// \ms|Add2~17_sumout  = SUM(( \ms|Add1~37_sumout  ) + ( !\controller|V_Cont [3] $ (!\controller|V_Cont [4]) ) + ( \ms|Add2~14  ))
// \ms|Add2~18  = CARRY(( \ms|Add1~37_sumout  ) + ( !\controller|V_Cont [3] $ (!\controller|V_Cont [4]) ) + ( \ms|Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|V_Cont [3]),
	.datad(!\ms|Add1~37_sumout ),
	.datae(gnd),
	.dataf(!\controller|V_Cont [4]),
	.datag(gnd),
	.cin(\ms|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ms|Add2~17_sumout ),
	.cout(\ms|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \ms|Add2~17 .extended_lut = "off";
defparam \ms|Add2~17 .lut_mask = 64'h0000F00F000000FF;
defparam \ms|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N15
cyclonev_lcell_comb \ms|Add2~21 (
// Equation(s):
// \ms|Add2~21_sumout  = SUM(( \ms|Add1~37_sumout  ) + ( !\controller|V_Cont [5] $ (((!\controller|V_Cont [3]) # (!\controller|V_Cont [4]))) ) + ( \ms|Add2~18  ))

	.dataa(!\controller|V_Cont [3]),
	.datab(gnd),
	.datac(!\controller|V_Cont [4]),
	.datad(!\ms|Add1~37_sumout ),
	.datae(gnd),
	.dataf(!\controller|V_Cont [5]),
	.datag(gnd),
	.cin(\ms|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\ms|Add2~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ms|Add2~21 .extended_lut = "off";
defparam \ms|Add2~21 .lut_mask = 64'h0000FA05000000FF;
defparam \ms|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y76_N0
cyclonev_ram_block \ms|RAM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\nclk|clk25~q ),
	.clk1(gnd),
	.ena0(\ms|msg[0]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\ms|Add2~21_sumout ,\ms|Add2~17_sumout ,\ms|Add2~13_sumout ,\ms|Add2~9_sumout ,\ms|Add2~5_sumout ,\ms|Add2~1_sumout ,\ms|Add1~13_sumout ,\ms|Add1~9_sumout ,\ms|Add1~5_sumout ,\ms|Add1~1_sumout ,\controller|H_Cont[1]~_wirecell_combout ,\controller|H_Cont [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ms|RAM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ms|RAM_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \ms|RAM_rtl_0|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena0";
defparam \ms|RAM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ms|RAM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ms|RAM_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Laboratorio5.ram0_msg_1c214.hdl.mif";
defparam \ms|RAM_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \ms|RAM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "msg:ms|altsyncram:RAM_rtl_0|altsyncram_5rd1:auto_generated|ALTSYNCRAM";
defparam \ms|RAM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \ms|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ms|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \ms|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ms|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ms|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \ms|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \ms|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ms|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ms|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \ms|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \ms|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 2;
defparam \ms|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ms|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \ms|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \ms|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \ms|RAM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \ms|RAM_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ms|RAM_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000AA0002AA02AAAA0000AA00AA00000000AA8002AA02AAA80000AA00AA00000000AA8000A800AAA00000AA00AA00000000AAA0002000AAA00000AA00AA00000000AAA8002000AAA00002AA82AA80000000AAA8002000AAA00002AA82AA80000000AAAA002000AAA00002AA82AA80000";
defparam \ms|RAM_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "0002AAA002000AAA00002AA82AA800000002AAA802000AAA00002AAA2AAA00000000AAAA02000AAA00002AAA2AAA000000082AAA02000AAA00000AAA0AAA0000000A2AAA82000AAA00008AAA0AAA8000000A0AAA82000AAA00028AAA8AAA8000000A0AAAA2000AAA000202AA8AAA8000000A02AAA0000AAA000202AA02AA8000000A02AAA8000AAA000202AA02AAA000000A00AAAA000AAA000A02AA02AAA000000A002AAA000AAA000A00AA02AAA000002A802AAA802AAA802A00A802AAA80000AAA00AAAA02AAAA0AA80A80AAAA800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ms|RAM_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X30_Y75_N0
cyclonev_lcell_comb \dut|Mux7~1 (
// Equation(s):
// \dut|Mux7~1_combout  = ( \ms|RAM_rtl_0|auto_generated|ram_block1a1  & ( \selectd|seleccion[1]~1_combout  & ( ((!\generator|hline_on~q  & \selectd|seleccion[0]~2_combout )) # (\dut|Mux7~0_combout ) ) ) ) # ( !\ms|RAM_rtl_0|auto_generated|ram_block1a1  & ( 
// \selectd|seleccion[1]~1_combout  & ( (!\generator|hline_on~q  & ((!\selectd|seleccion[0]~2_combout  & (\dut|Mux7~0_combout )) # (\selectd|seleccion[0]~2_combout  & ((\ms|RAM_rtl_0|auto_generated|ram_block1a0~portadataout ))))) # (\generator|hline_on~q  & 
// (\dut|Mux7~0_combout )) ) ) )

	.dataa(!\dut|Mux7~0_combout ),
	.datab(!\generator|hline_on~q ),
	.datac(!\selectd|seleccion[0]~2_combout ),
	.datad(!\ms|RAM_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datae(!\ms|RAM_rtl_0|auto_generated|ram_block1a1 ),
	.dataf(!\selectd|seleccion[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Mux7~1 .extended_lut = "off";
defparam \dut|Mux7~1 .lut_mask = 64'h00000000515D5D5D;
defparam \dut|Mux7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y75_N54
cyclonev_lcell_comb \controller|mVGA_R[0]~10 (
// Equation(s):
// \controller|mVGA_R[0]~10_combout  = ( !\selectd|seleccion[2]~0_combout  & ( (\controller|mVGA_R~0_combout  & (((\dut|Mux7~1_combout  & (\controller|mVGA_R~1_combout ))))) ) ) # ( \selectd|seleccion[2]~0_combout  & ( (\controller|mVGA_R~0_combout  & 
// (\controller|mVGA_R~1_combout  & (((!\generator|hline_on~q  & \selectd|seleccion[0]~2_combout )) # (\selectd|seleccion[1]~1_combout )))) ) )

	.dataa(!\controller|mVGA_R~0_combout ),
	.datab(!\generator|hline_on~q ),
	.datac(!\selectd|seleccion[0]~2_combout ),
	.datad(!\controller|mVGA_R~1_combout ),
	.datae(!\selectd|seleccion[2]~0_combout ),
	.dataf(!\selectd|seleccion[1]~1_combout ),
	.datag(!\dut|Mux7~1_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|mVGA_R[0]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|mVGA_R[0]~10 .extended_lut = "on";
defparam \controller|mVGA_R[0]~10 .lut_mask = 64'h0005000400050055;
defparam \controller|mVGA_R[0]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y76_N49
dffeas \controller|oVGA_R[0] (
	.clk(\nclk|clk25~q ),
	.d(gnd),
	.asdata(\controller|mVGA_R[0]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|oVGA_R [0]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|oVGA_R[0] .is_wysiwyg = "true";
defparam \controller|oVGA_R[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y75_N27
cyclonev_lcell_comb \controller|mVGA_R[1]~2 (
// Equation(s):
// \controller|mVGA_R[1]~2_combout  = ( \dut|Mux7~1_combout  & ( (\controller|mVGA_R~1_combout  & \controller|mVGA_R~0_combout ) ) ) # ( !\dut|Mux7~1_combout  & ( (\controller|mVGA_R~1_combout  & (\selectd|seleccion[2]~0_combout  & 
// \controller|mVGA_R~0_combout )) ) )

	.dataa(!\controller|mVGA_R~1_combout ),
	.datab(gnd),
	.datac(!\selectd|seleccion[2]~0_combout ),
	.datad(!\controller|mVGA_R~0_combout ),
	.datae(gnd),
	.dataf(!\dut|Mux7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|mVGA_R[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|mVGA_R[1]~2 .extended_lut = "off";
defparam \controller|mVGA_R[1]~2 .lut_mask = 64'h0005000500550055;
defparam \controller|mVGA_R[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y75_N52
dffeas \controller|oVGA_R[1] (
	.clk(\nclk|clk25~q ),
	.d(gnd),
	.asdata(\controller|mVGA_R[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|oVGA_R [1]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|oVGA_R[1] .is_wysiwyg = "true";
defparam \controller|oVGA_R[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y75_N10
dffeas \controller|oVGA_R[2] (
	.clk(\nclk|clk25~q ),
	.d(gnd),
	.asdata(\controller|mVGA_R[0]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|oVGA_R [2]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|oVGA_R[2] .is_wysiwyg = "true";
defparam \controller|oVGA_R[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N27
cyclonev_lcell_comb \dut|Mux7~2 (
// Equation(s):
// \dut|Mux7~2_combout  = ( !\ms|RAM_rtl_0|auto_generated|ram_block1a0~portadataout  & ( !\ms|RAM_rtl_0|auto_generated|ram_block1a1  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ms|RAM_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.dataf(!\ms|RAM_rtl_0|auto_generated|ram_block1a1 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Mux7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Mux7~2 .extended_lut = "off";
defparam \dut|Mux7~2 .lut_mask = 64'hFFFF000000000000;
defparam \dut|Mux7~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y75_N39
cyclonev_lcell_comb \controller|oVGA_B[5]~0 (
// Equation(s):
// \controller|oVGA_B[5]~0_combout  = ( \crn|doneTemp~q  & ( !\generator|hline_on~q  ) ) # ( !\crn|doneTemp~q  & ( (!\generator|hline_on~q  & ((!\sp|enable~q ) # (\generator2|vline_on~q ))) ) )

	.dataa(!\sp|enable~q ),
	.datab(gnd),
	.datac(!\generator|hline_on~q ),
	.datad(!\generator2|vline_on~q ),
	.datae(gnd),
	.dataf(!\crn|doneTemp~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|oVGA_B[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|oVGA_B[5]~0 .extended_lut = "off";
defparam \controller|oVGA_B[5]~0 .lut_mask = 64'hA0F0A0F0F0F0F0F0;
defparam \controller|oVGA_B[5]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y76_N45
cyclonev_lcell_comb \mxsc|Ram0~0 (
// Equation(s):
// \mxsc|Ram0~0_combout  = ( \sp|sprite [4] & ( (!\sp|sprite [3] & (!\sp|sprite [0] $ (!\sp|sprite [1] $ (\sp|sprite [2])))) ) ) # ( !\sp|sprite [4] & ( (!\sp|sprite [2] & (((!\sp|sprite [1] & \sp|sprite [3])))) # (\sp|sprite [2] & ((!\sp|sprite [0] & 
// (\sp|sprite [1])) # (\sp|sprite [0] & ((\sp|sprite [3]))))) ) )

	.dataa(!\sp|sprite [0]),
	.datab(!\sp|sprite [1]),
	.datac(!\sp|sprite [2]),
	.datad(!\sp|sprite [3]),
	.datae(gnd),
	.dataf(!\sp|sprite [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mxsc|Ram0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mxsc|Ram0~0 .extended_lut = "off";
defparam \mxsc|Ram0~0 .lut_mask = 64'h02C702C769006900;
defparam \mxsc|Ram0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N12
cyclonev_lcell_comb \controller|mVGA_R[3]~3 (
// Equation(s):
// \controller|mVGA_R[3]~3_combout  = ( \controller|oVGA_B[5]~0_combout  & ( \mxsc|Ram0~0_combout  & ( (!\generator|hline_on~q  & (\selectd|seleccion[0]~2_combout  & ((!\dut|Mux7~2_combout ) # (\selectd|seleccion[2]~0_combout )))) ) ) ) # ( 
// \controller|oVGA_B[5]~0_combout  & ( !\mxsc|Ram0~0_combout  & ( (!\generator|hline_on~q  & (\selectd|seleccion[0]~2_combout  & ((!\dut|Mux7~2_combout ) # (\selectd|seleccion[2]~0_combout )))) ) ) ) # ( !\controller|oVGA_B[5]~0_combout  & ( 
// !\mxsc|Ram0~0_combout  ) )

	.dataa(!\selectd|seleccion[2]~0_combout ),
	.datab(!\generator|hline_on~q ),
	.datac(!\dut|Mux7~2_combout ),
	.datad(!\selectd|seleccion[0]~2_combout ),
	.datae(!\controller|oVGA_B[5]~0_combout ),
	.dataf(!\mxsc|Ram0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|mVGA_R[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|mVGA_R[3]~3 .extended_lut = "off";
defparam \controller|mVGA_R[3]~3 .lut_mask = 64'hFFFF00C4000000C4;
defparam \controller|mVGA_R[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N54
cyclonev_lcell_comb \controller|mVGA_B[6]~0 (
// Equation(s):
// \controller|mVGA_B[6]~0_combout  = ( \controller|mVGA_R~1_combout  & ( \controller|mVGA_R~0_combout  & ( (\generator|hline_on~q ) # (\generator2|vline_on~q ) ) ) ) # ( !\controller|mVGA_R~1_combout  & ( \controller|mVGA_R~0_combout  ) ) # ( 
// \controller|mVGA_R~1_combout  & ( !\controller|mVGA_R~0_combout  ) ) # ( !\controller|mVGA_R~1_combout  & ( !\controller|mVGA_R~0_combout  ) )

	.dataa(!\generator2|vline_on~q ),
	.datab(gnd),
	.datac(!\generator|hline_on~q ),
	.datad(gnd),
	.datae(!\controller|mVGA_R~1_combout ),
	.dataf(!\controller|mVGA_R~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|mVGA_B[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|mVGA_B[6]~0 .extended_lut = "off";
defparam \controller|mVGA_B[6]~0 .lut_mask = 64'hFFFFFFFFFFFF5F5F;
defparam \controller|mVGA_B[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y76_N13
dffeas \controller|oVGA_R[3] (
	.clk(\nclk|clk25~q ),
	.d(\controller|mVGA_R[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\controller|mVGA_B[6]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|oVGA_R [3]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|oVGA_R[3] .is_wysiwyg = "true";
defparam \controller|oVGA_R[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y76_N24
cyclonev_lcell_comb \controller|mVGA_R[4]~4 (
// Equation(s):
// \controller|mVGA_R[4]~4_combout  = ( \sp|sprite [4] & ( (!\sp|sprite [1] & (!\sp|sprite [3] & ((\sp|sprite [2]) # (\sp|sprite [0])))) ) ) # ( !\sp|sprite [4] & ( (!\sp|sprite [1] & (((!\sp|sprite [2] & \sp|sprite [3])))) # (\sp|sprite [1] & ((!\sp|sprite 
// [0] & (\sp|sprite [2] & !\sp|sprite [3])) # (\sp|sprite [0] & (!\sp|sprite [2])))) ) )

	.dataa(!\sp|sprite [0]),
	.datab(!\sp|sprite [1]),
	.datac(!\sp|sprite [2]),
	.datad(!\sp|sprite [3]),
	.datae(gnd),
	.dataf(!\sp|sprite [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|mVGA_R[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|mVGA_R[4]~4 .extended_lut = "off";
defparam \controller|mVGA_R[4]~4 .lut_mask = 64'h12D012D04C004C00;
defparam \controller|mVGA_R[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N15
cyclonev_lcell_comb \controller|mVGA_R[4]~5 (
// Equation(s):
// \controller|mVGA_R[4]~5_combout  = ( \controller|oVGA_B[5]~0_combout  & ( \controller|mVGA_R[4]~4_combout  & ( (!\generator|hline_on~q  & (\selectd|seleccion[0]~2_combout  & ((!\dut|Mux7~2_combout ) # (\selectd|seleccion[2]~0_combout )))) ) ) ) # ( 
// \controller|oVGA_B[5]~0_combout  & ( !\controller|mVGA_R[4]~4_combout  & ( (!\generator|hline_on~q  & (\selectd|seleccion[0]~2_combout  & ((!\dut|Mux7~2_combout ) # (\selectd|seleccion[2]~0_combout )))) ) ) ) # ( !\controller|oVGA_B[5]~0_combout  & ( 
// !\controller|mVGA_R[4]~4_combout  ) )

	.dataa(!\selectd|seleccion[2]~0_combout ),
	.datab(!\generator|hline_on~q ),
	.datac(!\selectd|seleccion[0]~2_combout ),
	.datad(!\dut|Mux7~2_combout ),
	.datae(!\controller|oVGA_B[5]~0_combout ),
	.dataf(!\controller|mVGA_R[4]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|mVGA_R[4]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|mVGA_R[4]~5 .extended_lut = "off";
defparam \controller|mVGA_R[4]~5 .lut_mask = 64'hFFFF0C0400000C04;
defparam \controller|mVGA_R[4]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y76_N16
dffeas \controller|oVGA_R[4] (
	.clk(\nclk|clk25~q ),
	.d(\controller|mVGA_R[4]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\controller|mVGA_B[6]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|oVGA_R [4]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|oVGA_R[4] .is_wysiwyg = "true";
defparam \controller|oVGA_R[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y76_N57
cyclonev_lcell_comb \mxsc|Ram0~1 (
// Equation(s):
// \mxsc|Ram0~1_combout  = ( \sp|sprite [4] & ( (!\sp|sprite [3] & (((!\sp|sprite [0] & \sp|sprite [1])) # (\sp|sprite [2]))) ) ) # ( !\sp|sprite [4] & ( (!\sp|sprite [0] & (((\sp|sprite [3])))) # (\sp|sprite [0] & ((!\sp|sprite [1]) # ((\sp|sprite [2] & 
// \sp|sprite [3])))) ) )

	.dataa(!\sp|sprite [0]),
	.datab(!\sp|sprite [1]),
	.datac(!\sp|sprite [2]),
	.datad(!\sp|sprite [3]),
	.datae(gnd),
	.dataf(!\sp|sprite [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mxsc|Ram0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mxsc|Ram0~1 .extended_lut = "off";
defparam \mxsc|Ram0~1 .lut_mask = 64'h44EF44EF2F002F00;
defparam \mxsc|Ram0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N42
cyclonev_lcell_comb \controller|mVGA_R[5]~6 (
// Equation(s):
// \controller|mVGA_R[5]~6_combout  = ( \dut|Mux7~2_combout  & ( \controller|oVGA_B[5]~0_combout  & ( (\selectd|seleccion[2]~0_combout  & (\selectd|seleccion[0]~2_combout  & !\generator|hline_on~q )) ) ) ) # ( !\dut|Mux7~2_combout  & ( 
// \controller|oVGA_B[5]~0_combout  & ( (\selectd|seleccion[0]~2_combout  & !\generator|hline_on~q ) ) ) ) # ( \dut|Mux7~2_combout  & ( !\controller|oVGA_B[5]~0_combout  & ( !\mxsc|Ram0~1_combout  ) ) ) # ( !\dut|Mux7~2_combout  & ( 
// !\controller|oVGA_B[5]~0_combout  & ( !\mxsc|Ram0~1_combout  ) ) )

	.dataa(!\selectd|seleccion[2]~0_combout ),
	.datab(!\selectd|seleccion[0]~2_combout ),
	.datac(!\generator|hline_on~q ),
	.datad(!\mxsc|Ram0~1_combout ),
	.datae(!\dut|Mux7~2_combout ),
	.dataf(!\controller|oVGA_B[5]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|mVGA_R[5]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|mVGA_R[5]~6 .extended_lut = "off";
defparam \controller|mVGA_R[5]~6 .lut_mask = 64'hFF00FF0030301010;
defparam \controller|mVGA_R[5]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y76_N43
dffeas \controller|oVGA_R[5] (
	.clk(\nclk|clk25~q ),
	.d(\controller|mVGA_R[5]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\controller|mVGA_B[6]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|oVGA_R [5]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|oVGA_R[5] .is_wysiwyg = "true";
defparam \controller|oVGA_R[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y75_N45
cyclonev_lcell_comb \mxsc|Ram0~2 (
// Equation(s):
// \mxsc|Ram0~2_combout  = ( \sp|sprite [3] & ( (!\sp|sprite [4] & (!\sp|sprite [0] $ (!\sp|sprite [2] $ (\sp|sprite [1])))) ) ) # ( !\sp|sprite [3] & ( (!\sp|sprite [2] & (\sp|sprite [4] & (!\sp|sprite [0] $ (!\sp|sprite [1])))) # (\sp|sprite [2] & 
// ((!\sp|sprite [0]) # (!\sp|sprite [4] $ (\sp|sprite [1])))) ) )

	.dataa(!\sp|sprite [0]),
	.datab(!\sp|sprite [4]),
	.datac(!\sp|sprite [2]),
	.datad(!\sp|sprite [1]),
	.datae(gnd),
	.dataf(!\sp|sprite [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mxsc|Ram0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mxsc|Ram0~2 .extended_lut = "off";
defparam \mxsc|Ram0~2 .lut_mask = 64'h1E2B1E2B48844884;
defparam \mxsc|Ram0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y76_N39
cyclonev_lcell_comb \controller|mVGA_R[6]~7 (
// Equation(s):
// \controller|mVGA_R[6]~7_combout  = ( \controller|oVGA_B[5]~0_combout  & ( \mxsc|Ram0~2_combout  & ( (\selectd|seleccion[0]~2_combout  & (!\generator|hline_on~q  & ((!\dut|Mux7~2_combout ) # (\selectd|seleccion[2]~0_combout )))) ) ) ) # ( 
// \controller|oVGA_B[5]~0_combout  & ( !\mxsc|Ram0~2_combout  & ( (\selectd|seleccion[0]~2_combout  & (!\generator|hline_on~q  & ((!\dut|Mux7~2_combout ) # (\selectd|seleccion[2]~0_combout )))) ) ) ) # ( !\controller|oVGA_B[5]~0_combout  & ( 
// !\mxsc|Ram0~2_combout  ) )

	.dataa(!\selectd|seleccion[0]~2_combout ),
	.datab(!\selectd|seleccion[2]~0_combout ),
	.datac(!\dut|Mux7~2_combout ),
	.datad(!\generator|hline_on~q ),
	.datae(!\controller|oVGA_B[5]~0_combout ),
	.dataf(!\mxsc|Ram0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|mVGA_R[6]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|mVGA_R[6]~7 .extended_lut = "off";
defparam \controller|mVGA_R[6]~7 .lut_mask = 64'hFFFF510000005100;
defparam \controller|mVGA_R[6]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y76_N41
dffeas \controller|oVGA_R[6] (
	.clk(\nclk|clk25~q ),
	.d(\controller|mVGA_R[6]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\controller|mVGA_B[6]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|oVGA_R [6]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|oVGA_R[6] .is_wysiwyg = "true";
defparam \controller|oVGA_R[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y75_N36
cyclonev_lcell_comb \selectd|seleccion[1]~3 (
// Equation(s):
// \selectd|seleccion[1]~3_combout  = ( \crn|doneTemp~q  & ( (\ms|enable~q  & !\crn2|doneTemp~q ) ) ) # ( !\crn|doneTemp~q  & ( ((\ms|enable~q  & !\crn2|doneTemp~q )) # (\sp|enable~q ) ) )

	.dataa(gnd),
	.datab(!\ms|enable~q ),
	.datac(!\crn2|doneTemp~q ),
	.datad(!\sp|enable~q ),
	.datae(gnd),
	.dataf(!\crn|doneTemp~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\selectd|seleccion[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \selectd|seleccion[1]~3 .extended_lut = "off";
defparam \selectd|seleccion[1]~3 .lut_mask = 64'h30FF30FF30303030;
defparam \selectd|seleccion[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y76_N15
cyclonev_lcell_comb \controller|mVGA_R[7]~8 (
// Equation(s):
// \controller|mVGA_R[7]~8_combout  = ( \sp|sprite [4] & ( ((!\sp|sprite [2] & (!\sp|sprite [0] $ (\sp|sprite [1])))) # (\sp|sprite [3]) ) ) # ( !\sp|sprite [4] & ( (!\sp|sprite [0] & (!\sp|sprite [1] & (!\sp|sprite [2] $ (\sp|sprite [3])))) # (\sp|sprite 
// [0] & ((!\sp|sprite [1] & (!\sp|sprite [2] & \sp|sprite [3])) # (\sp|sprite [1] & ((!\sp|sprite [3]))))) ) )

	.dataa(!\sp|sprite [0]),
	.datab(!\sp|sprite [1]),
	.datac(!\sp|sprite [2]),
	.datad(!\sp|sprite [3]),
	.datae(gnd),
	.dataf(!\sp|sprite [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|mVGA_R[7]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|mVGA_R[7]~8 .extended_lut = "off";
defparam \controller|mVGA_R[7]~8 .lut_mask = 64'h9148914890FF90FF;
defparam \controller|mVGA_R[7]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N30
cyclonev_lcell_comb \controller|mVGA_R[7]~9 (
// Equation(s):
// \controller|mVGA_R[7]~9_combout  = ( \generator|hline_on~q  & ( \dut|Mux7~2_combout  & ( (!\controller|mVGA_B[6]~0_combout  & ((!\selectd|seleccion[1]~3_combout ) # (\controller|mVGA_R[7]~8_combout ))) ) ) ) # ( !\generator|hline_on~q  & ( 
// \dut|Mux7~2_combout  & ( (!\controller|mVGA_B[6]~0_combout  & ((!\selectd|seleccion[1]~3_combout ) # ((!\selectd|seleccion[0]~2_combout  & \controller|mVGA_R[7]~8_combout )))) ) ) ) # ( \generator|hline_on~q  & ( !\dut|Mux7~2_combout  & ( 
// (!\controller|mVGA_B[6]~0_combout  & ((!\selectd|seleccion[1]~3_combout ) # (\controller|mVGA_R[7]~8_combout ))) ) ) ) # ( !\generator|hline_on~q  & ( !\dut|Mux7~2_combout  & ( (!\controller|mVGA_B[6]~0_combout  & ((!\selectd|seleccion[1]~3_combout ) # 
// ((\controller|mVGA_R[7]~8_combout ) # (\selectd|seleccion[0]~2_combout )))) ) ) )

	.dataa(!\selectd|seleccion[1]~3_combout ),
	.datab(!\selectd|seleccion[0]~2_combout ),
	.datac(!\controller|mVGA_R[7]~8_combout ),
	.datad(!\controller|mVGA_B[6]~0_combout ),
	.datae(!\generator|hline_on~q ),
	.dataf(!\dut|Mux7~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|mVGA_R[7]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|mVGA_R[7]~9 .extended_lut = "off";
defparam \controller|mVGA_R[7]~9 .lut_mask = 64'hBF00AF00AE00AF00;
defparam \controller|mVGA_R[7]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y76_N31
dffeas \controller|oVGA_R[7] (
	.clk(\nclk|clk25~q ),
	.d(\controller|mVGA_R[7]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|oVGA_R [7]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|oVGA_R[7] .is_wysiwyg = "true";
defparam \controller|oVGA_R[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y75_N4
dffeas \controller|oVGA_G[0] (
	.clk(\nclk|clk25~q ),
	.d(gnd),
	.asdata(\controller|mVGA_R[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|oVGA_G [0]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|oVGA_G[0] .is_wysiwyg = "true";
defparam \controller|oVGA_G[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y75_N34
dffeas \controller|oVGA_G[1] (
	.clk(\nclk|clk25~q ),
	.d(gnd),
	.asdata(\controller|mVGA_R[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|oVGA_G [1]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|oVGA_G[1] .is_wysiwyg = "true";
defparam \controller|oVGA_G[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y76_N58
dffeas \controller|oVGA_G[2] (
	.clk(\nclk|clk25~q ),
	.d(gnd),
	.asdata(\controller|mVGA_R[0]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|oVGA_G [2]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|oVGA_G[2] .is_wysiwyg = "true";
defparam \controller|oVGA_G[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y76_N30
cyclonev_lcell_comb \controller|mVGA_G[3]~0 (
// Equation(s):
// \controller|mVGA_G[3]~0_combout  = ( \sp|sprite [2] & ( (!\sp|sprite [0] & ((!\sp|sprite [4] & (\sp|sprite [1])) # (\sp|sprite [4] & ((!\sp|sprite [3]))))) # (\sp|sprite [0] & (!\sp|sprite [1] & (!\sp|sprite [4] $ (!\sp|sprite [3])))) ) ) # ( !\sp|sprite 
// [2] & ( (!\sp|sprite [0] & (\sp|sprite [1] & (!\sp|sprite [4] $ (!\sp|sprite [3])))) # (\sp|sprite [0] & ((!\sp|sprite [1] & (!\sp|sprite [4] $ (!\sp|sprite [3]))) # (\sp|sprite [1] & (!\sp|sprite [4] & !\sp|sprite [3])))) ) )

	.dataa(!\sp|sprite [0]),
	.datab(!\sp|sprite [1]),
	.datac(!\sp|sprite [4]),
	.datad(!\sp|sprite [3]),
	.datae(gnd),
	.dataf(!\sp|sprite [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|mVGA_G[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|mVGA_G[3]~0 .extended_lut = "off";
defparam \controller|mVGA_G[3]~0 .lut_mask = 64'h166016602E602E60;
defparam \controller|mVGA_G[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N39
cyclonev_lcell_comb \controller|mVGA_G[3]~1 (
// Equation(s):
// \controller|mVGA_G[3]~1_combout  = ( \controller|oVGA_B[5]~0_combout  & ( \controller|mVGA_G[3]~0_combout  & ( (\selectd|seleccion[0]~2_combout  & (!\generator|hline_on~q  & ((!\dut|Mux7~2_combout ) # (\selectd|seleccion[2]~0_combout )))) ) ) ) # ( 
// \controller|oVGA_B[5]~0_combout  & ( !\controller|mVGA_G[3]~0_combout  & ( (\selectd|seleccion[0]~2_combout  & (!\generator|hline_on~q  & ((!\dut|Mux7~2_combout ) # (\selectd|seleccion[2]~0_combout )))) ) ) ) # ( !\controller|oVGA_B[5]~0_combout  & ( 
// !\controller|mVGA_G[3]~0_combout  ) )

	.dataa(!\selectd|seleccion[0]~2_combout ),
	.datab(!\selectd|seleccion[2]~0_combout ),
	.datac(!\generator|hline_on~q ),
	.datad(!\dut|Mux7~2_combout ),
	.datae(!\controller|oVGA_B[5]~0_combout ),
	.dataf(!\controller|mVGA_G[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|mVGA_G[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|mVGA_G[3]~1 .extended_lut = "off";
defparam \controller|mVGA_G[3]~1 .lut_mask = 64'hFFFF501000005010;
defparam \controller|mVGA_G[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y77_N40
dffeas \controller|oVGA_G[3] (
	.clk(\nclk|clk25~q ),
	.d(\controller|mVGA_G[3]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\controller|mVGA_B[6]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|oVGA_G [3]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|oVGA_G[3] .is_wysiwyg = "true";
defparam \controller|oVGA_G[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y76_N33
cyclonev_lcell_comb \mxsc|Ram0~3 (
// Equation(s):
// \mxsc|Ram0~3_combout  = ( \sp|sprite [4] & ( (!\sp|sprite [3] & (!\sp|sprite [1] $ (((!\sp|sprite [0] & !\sp|sprite [2]))))) ) ) # ( !\sp|sprite [4] & ( (!\sp|sprite [0] & (\sp|sprite [1] & (!\sp|sprite [2] & !\sp|sprite [3]))) # (\sp|sprite [0] & 
// (!\sp|sprite [2] $ (((!\sp|sprite [1] & \sp|sprite [3]))))) ) )

	.dataa(!\sp|sprite [0]),
	.datab(!\sp|sprite [1]),
	.datac(!\sp|sprite [2]),
	.datad(!\sp|sprite [3]),
	.datae(gnd),
	.dataf(!\sp|sprite [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mxsc|Ram0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mxsc|Ram0~3 .extended_lut = "off";
defparam \mxsc|Ram0~3 .lut_mask = 64'h701470146C006C00;
defparam \mxsc|Ram0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N36
cyclonev_lcell_comb \controller|mVGA_G[4]~2 (
// Equation(s):
// \controller|mVGA_G[4]~2_combout  = ( \controller|oVGA_B[5]~0_combout  & ( \mxsc|Ram0~3_combout  & ( (!\generator|hline_on~q  & (\selectd|seleccion[0]~2_combout  & ((!\dut|Mux7~2_combout ) # (\selectd|seleccion[2]~0_combout )))) ) ) ) # ( 
// \controller|oVGA_B[5]~0_combout  & ( !\mxsc|Ram0~3_combout  & ( (!\generator|hline_on~q  & (\selectd|seleccion[0]~2_combout  & ((!\dut|Mux7~2_combout ) # (\selectd|seleccion[2]~0_combout )))) ) ) ) # ( !\controller|oVGA_B[5]~0_combout  & ( 
// !\mxsc|Ram0~3_combout  ) )

	.dataa(!\selectd|seleccion[2]~0_combout ),
	.datab(!\generator|hline_on~q ),
	.datac(!\dut|Mux7~2_combout ),
	.datad(!\selectd|seleccion[0]~2_combout ),
	.datae(!\controller|oVGA_B[5]~0_combout ),
	.dataf(!\mxsc|Ram0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|mVGA_G[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|mVGA_G[4]~2 .extended_lut = "off";
defparam \controller|mVGA_G[4]~2 .lut_mask = 64'hFFFF00C4000000C4;
defparam \controller|mVGA_G[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y76_N37
dffeas \controller|oVGA_G[4] (
	.clk(\nclk|clk25~q ),
	.d(\controller|mVGA_G[4]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\controller|mVGA_B[6]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|oVGA_G [4]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|oVGA_G[4] .is_wysiwyg = "true";
defparam \controller|oVGA_G[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y76_N0
cyclonev_lcell_comb \controller|mVGA_G[5]~3 (
// Equation(s):
// \controller|mVGA_G[5]~3_combout  = ( \sp|sprite [2] & ( (!\sp|sprite [0] & (!\sp|sprite [3] $ (((\sp|sprite [1] & !\sp|sprite [4]))))) # (\sp|sprite [0] & (!\sp|sprite [1] & (!\sp|sprite [4] & !\sp|sprite [3]))) ) ) # ( !\sp|sprite [2] & ( (\sp|sprite [1] 
// & (!\sp|sprite [4] & ((!\sp|sprite [0]) # (\sp|sprite [3])))) ) )

	.dataa(!\sp|sprite [0]),
	.datab(!\sp|sprite [1]),
	.datac(!\sp|sprite [4]),
	.datad(!\sp|sprite [3]),
	.datae(gnd),
	.dataf(!\sp|sprite [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|mVGA_G[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|mVGA_G[5]~3 .extended_lut = "off";
defparam \controller|mVGA_G[5]~3 .lut_mask = 64'h20302030CA20CA20;
defparam \controller|mVGA_G[5]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y77_N36
cyclonev_lcell_comb \controller|mVGA_G[5]~4 (
// Equation(s):
// \controller|mVGA_G[5]~4_combout  = ( \controller|oVGA_B[5]~0_combout  & ( \controller|mVGA_G[5]~3_combout  & ( (\selectd|seleccion[0]~2_combout  & (!\generator|hline_on~q  & ((!\dut|Mux7~2_combout ) # (\selectd|seleccion[2]~0_combout )))) ) ) ) # ( 
// \controller|oVGA_B[5]~0_combout  & ( !\controller|mVGA_G[5]~3_combout  & ( (\selectd|seleccion[0]~2_combout  & (!\generator|hline_on~q  & ((!\dut|Mux7~2_combout ) # (\selectd|seleccion[2]~0_combout )))) ) ) ) # ( !\controller|oVGA_B[5]~0_combout  & ( 
// !\controller|mVGA_G[5]~3_combout  ) )

	.dataa(!\selectd|seleccion[0]~2_combout ),
	.datab(!\selectd|seleccion[2]~0_combout ),
	.datac(!\dut|Mux7~2_combout ),
	.datad(!\generator|hline_on~q ),
	.datae(!\controller|oVGA_B[5]~0_combout ),
	.dataf(!\controller|mVGA_G[5]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|mVGA_G[5]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|mVGA_G[5]~4 .extended_lut = "off";
defparam \controller|mVGA_G[5]~4 .lut_mask = 64'hFFFF510000005100;
defparam \controller|mVGA_G[5]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y77_N38
dffeas \controller|oVGA_G[5] (
	.clk(\nclk|clk25~q ),
	.d(\controller|mVGA_G[5]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\controller|mVGA_B[6]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|oVGA_G [5]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|oVGA_G[5] .is_wysiwyg = "true";
defparam \controller|oVGA_G[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y76_N54
cyclonev_lcell_comb \controller|mVGA_G[6]~5 (
// Equation(s):
// \controller|mVGA_G[6]~5_combout  = ( \sp|sprite [4] & ( (!\sp|sprite [3] & ((!\sp|sprite [0] & ((\sp|sprite [2]) # (\sp|sprite [1]))) # (\sp|sprite [0] & (\sp|sprite [1] & \sp|sprite [2])))) ) ) # ( !\sp|sprite [4] & ( (!\sp|sprite [3] & ((!\sp|sprite [0] 
// & ((\sp|sprite [2]))) # (\sp|sprite [0] & (!\sp|sprite [1])))) # (\sp|sprite [3] & (!\sp|sprite [0] $ (((!\sp|sprite [1]) # (\sp|sprite [2]))))) ) )

	.dataa(!\sp|sprite [0]),
	.datab(!\sp|sprite [1]),
	.datac(!\sp|sprite [2]),
	.datad(!\sp|sprite [3]),
	.datae(gnd),
	.dataf(!\sp|sprite [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|mVGA_G[6]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|mVGA_G[6]~5 .extended_lut = "off";
defparam \controller|mVGA_G[6]~5 .lut_mask = 64'h4E654E652B002B00;
defparam \controller|mVGA_G[6]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y76_N6
cyclonev_lcell_comb \controller|mVGA_G[6]~6 (
// Equation(s):
// \controller|mVGA_G[6]~6_combout  = ( !\controller|mVGA_B[6]~0_combout  & ( \controller|mVGA_G[6]~5_combout  & ( (!\selectd|seleccion[1]~3_combout ) # ((\selectd|seleccion[0]~2_combout  & (!\generator|hline_on~q  & !\dut|Mux7~2_combout ))) ) ) ) # ( 
// !\controller|mVGA_B[6]~0_combout  & ( !\controller|mVGA_G[6]~5_combout  & ( (!\selectd|seleccion[0]~2_combout ) # ((!\selectd|seleccion[1]~3_combout ) # ((!\dut|Mux7~2_combout ) # (\generator|hline_on~q ))) ) ) )

	.dataa(!\selectd|seleccion[0]~2_combout ),
	.datab(!\selectd|seleccion[1]~3_combout ),
	.datac(!\generator|hline_on~q ),
	.datad(!\dut|Mux7~2_combout ),
	.datae(!\controller|mVGA_B[6]~0_combout ),
	.dataf(!\controller|mVGA_G[6]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|mVGA_G[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|mVGA_G[6]~6 .extended_lut = "off";
defparam \controller|mVGA_G[6]~6 .lut_mask = 64'hFFEF0000DCCC0000;
defparam \controller|mVGA_G[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y76_N7
dffeas \controller|oVGA_G[6] (
	.clk(\nclk|clk25~q ),
	.d(\controller|mVGA_G[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|oVGA_G [6]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|oVGA_G[6] .is_wysiwyg = "true";
defparam \controller|oVGA_G[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y76_N3
cyclonev_lcell_comb \controller|mVGA_G[7]~7 (
// Equation(s):
// \controller|mVGA_G[7]~7_combout  = ( \sp|sprite [4] & ( ((!\sp|sprite [0] & (!\sp|sprite [1] & !\sp|sprite [2])) # (\sp|sprite [0] & (!\sp|sprite [1] $ (!\sp|sprite [2])))) # (\sp|sprite [3]) ) ) # ( !\sp|sprite [4] & ( (!\sp|sprite [1] & (!\sp|sprite [2] 
// & (!\sp|sprite [0] $ (\sp|sprite [3])))) # (\sp|sprite [1] & (\sp|sprite [0] & ((!\sp|sprite [3])))) ) )

	.dataa(!\sp|sprite [0]),
	.datab(!\sp|sprite [1]),
	.datac(!\sp|sprite [2]),
	.datad(!\sp|sprite [3]),
	.datae(gnd),
	.dataf(!\sp|sprite [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|mVGA_G[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|mVGA_G[7]~7 .extended_lut = "off";
defparam \controller|mVGA_G[7]~7 .lut_mask = 64'h9140914094FF94FF;
defparam \controller|mVGA_G[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y76_N39
cyclonev_lcell_comb \controller|mVGA_G[7]~8 (
// Equation(s):
// \controller|mVGA_G[7]~8_combout  = ( \generator|hline_on~q  & ( !\controller|mVGA_B[6]~0_combout  & ( (!\selectd|seleccion[1]~3_combout ) # (\controller|mVGA_G[7]~7_combout ) ) ) ) # ( !\generator|hline_on~q  & ( !\controller|mVGA_B[6]~0_combout  & ( 
// (!\selectd|seleccion[1]~3_combout ) # ((!\selectd|seleccion[0]~2_combout  & (\controller|mVGA_G[7]~7_combout )) # (\selectd|seleccion[0]~2_combout  & ((!\dut|Mux7~2_combout )))) ) ) )

	.dataa(!\selectd|seleccion[1]~3_combout ),
	.datab(!\selectd|seleccion[0]~2_combout ),
	.datac(!\controller|mVGA_G[7]~7_combout ),
	.datad(!\dut|Mux7~2_combout ),
	.datae(!\generator|hline_on~q ),
	.dataf(!\controller|mVGA_B[6]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|mVGA_G[7]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|mVGA_G[7]~8 .extended_lut = "off";
defparam \controller|mVGA_G[7]~8 .lut_mask = 64'hBFAEAFAF00000000;
defparam \controller|mVGA_G[7]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y76_N41
dffeas \controller|oVGA_G[7] (
	.clk(\nclk|clk25~q ),
	.d(\controller|mVGA_G[7]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|oVGA_G [7]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|oVGA_G[7] .is_wysiwyg = "true";
defparam \controller|oVGA_G[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y75_N2
dffeas \controller|oVGA_B[0] (
	.clk(\nclk|clk25~q ),
	.d(gnd),
	.asdata(\controller|mVGA_R[0]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|oVGA_B [0]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|oVGA_B[0] .is_wysiwyg = "true";
defparam \controller|oVGA_B[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y76_N12
cyclonev_lcell_comb \controller|mVGA_B[1]~1 (
// Equation(s):
// \controller|mVGA_B[1]~1_combout  = ( \sp|sprite [4] & ( ((\sp|sprite [0] & (\sp|sprite [1] & !\sp|sprite [2]))) # (\sp|sprite [3]) ) ) # ( !\sp|sprite [4] & ( (!\sp|sprite [0] & (!\sp|sprite [1] & (!\sp|sprite [2] & !\sp|sprite [3]))) ) )

	.dataa(!\sp|sprite [0]),
	.datab(!\sp|sprite [1]),
	.datac(!\sp|sprite [2]),
	.datad(!\sp|sprite [3]),
	.datae(gnd),
	.dataf(!\sp|sprite [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|mVGA_B[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|mVGA_B[1]~1 .extended_lut = "off";
defparam \controller|mVGA_B[1]~1 .lut_mask = 64'h8000800010FF10FF;
defparam \controller|mVGA_B[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y77_N15
cyclonev_lcell_comb \controller|mVGA_B[1]~2 (
// Equation(s):
// \controller|mVGA_B[1]~2_combout  = ( \selectd|seleccion[0]~2_combout  & ( \selectd|seleccion[1]~3_combout  & ( (!\controller|mVGA_B[6]~0_combout  & ((!\generator|hline_on~q  & ((!\dut|Mux7~2_combout ))) # (\generator|hline_on~q  & 
// (\controller|mVGA_B[1]~1_combout )))) ) ) ) # ( !\selectd|seleccion[0]~2_combout  & ( \selectd|seleccion[1]~3_combout  & ( (\controller|mVGA_B[1]~1_combout  & !\controller|mVGA_B[6]~0_combout ) ) ) ) # ( \selectd|seleccion[0]~2_combout  & ( 
// !\selectd|seleccion[1]~3_combout  & ( !\controller|mVGA_B[6]~0_combout  ) ) ) # ( !\selectd|seleccion[0]~2_combout  & ( !\selectd|seleccion[1]~3_combout  & ( !\controller|mVGA_B[6]~0_combout  ) ) )

	.dataa(!\controller|mVGA_B[1]~1_combout ),
	.datab(!\dut|Mux7~2_combout ),
	.datac(!\generator|hline_on~q ),
	.datad(!\controller|mVGA_B[6]~0_combout ),
	.datae(!\selectd|seleccion[0]~2_combout ),
	.dataf(!\selectd|seleccion[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|mVGA_B[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|mVGA_B[1]~2 .extended_lut = "off";
defparam \controller|mVGA_B[1]~2 .lut_mask = 64'hFF00FF005500C500;
defparam \controller|mVGA_B[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y77_N22
dffeas \controller|oVGA_B[1] (
	.clk(\nclk|clk25~q ),
	.d(gnd),
	.asdata(\controller|mVGA_B[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|oVGA_B [1]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|oVGA_B[1] .is_wysiwyg = "true";
defparam \controller|oVGA_B[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y75_N50
dffeas \controller|oVGA_B[2] (
	.clk(\nclk|clk25~q ),
	.d(gnd),
	.asdata(\controller|mVGA_R[0]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|oVGA_B [2]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|oVGA_B[2] .is_wysiwyg = "true";
defparam \controller|oVGA_B[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y76_N27
cyclonev_lcell_comb \controller|mVGA_B[3]~3 (
// Equation(s):
// \controller|mVGA_B[3]~3_combout  = ( \sp|sprite [4] & ( (!\sp|sprite [1] & !\sp|sprite [3]) ) ) # ( !\sp|sprite [4] & ( (!\sp|sprite [1] & (!\sp|sprite [0] & (\sp|sprite [2] & !\sp|sprite [3]))) # (\sp|sprite [1] & (!\sp|sprite [2] & ((!\sp|sprite [0]) # 
// (!\sp|sprite [3])))) ) )

	.dataa(!\sp|sprite [0]),
	.datab(!\sp|sprite [1]),
	.datac(!\sp|sprite [2]),
	.datad(!\sp|sprite [3]),
	.datae(gnd),
	.dataf(!\sp|sprite [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|mVGA_B[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|mVGA_B[3]~3 .extended_lut = "off";
defparam \controller|mVGA_B[3]~3 .lut_mask = 64'h38203820CC00CC00;
defparam \controller|mVGA_B[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y76_N9
cyclonev_lcell_comb \controller|mVGA_B[3]~4 (
// Equation(s):
// \controller|mVGA_B[3]~4_combout  = ( !\controller|mVGA_B[6]~0_combout  & ( \controller|mVGA_B[3]~3_combout  & ( (!\selectd|seleccion[1]~3_combout ) # ((\selectd|seleccion[0]~2_combout  & (!\dut|Mux7~2_combout  & !\generator|hline_on~q ))) ) ) ) # ( 
// !\controller|mVGA_B[6]~0_combout  & ( !\controller|mVGA_B[3]~3_combout  & ( (!\selectd|seleccion[0]~2_combout ) # ((!\selectd|seleccion[1]~3_combout ) # ((!\dut|Mux7~2_combout ) # (\generator|hline_on~q ))) ) ) )

	.dataa(!\selectd|seleccion[0]~2_combout ),
	.datab(!\selectd|seleccion[1]~3_combout ),
	.datac(!\dut|Mux7~2_combout ),
	.datad(!\generator|hline_on~q ),
	.datae(!\controller|mVGA_B[6]~0_combout ),
	.dataf(!\controller|mVGA_B[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|mVGA_B[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|mVGA_B[3]~4 .extended_lut = "off";
defparam \controller|mVGA_B[3]~4 .lut_mask = 64'hFEFF0000DCCC0000;
defparam \controller|mVGA_B[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y76_N10
dffeas \controller|oVGA_B[3] (
	.clk(\nclk|clk25~q ),
	.d(\controller|mVGA_B[3]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|oVGA_B [3]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|oVGA_B[3] .is_wysiwyg = "true";
defparam \controller|oVGA_B[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y75_N42
cyclonev_lcell_comb \controller|mVGA_B[4]~5 (
// Equation(s):
// \controller|mVGA_B[4]~5_combout  = ( \sp|sprite [2] & ( (!\sp|sprite [3] & (!\sp|sprite [0] & ((\sp|sprite [1]) # (\sp|sprite [4])))) # (\sp|sprite [3] & (((!\sp|sprite [4])))) ) ) # ( !\sp|sprite [2] & ( (!\sp|sprite [4] & (((\sp|sprite [1])))) # 
// (\sp|sprite [4] & (!\sp|sprite [0] & (!\sp|sprite [3]))) ) )

	.dataa(!\sp|sprite [0]),
	.datab(!\sp|sprite [4]),
	.datac(!\sp|sprite [3]),
	.datad(!\sp|sprite [1]),
	.datae(gnd),
	.dataf(!\sp|sprite [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|mVGA_B[4]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|mVGA_B[4]~5 .extended_lut = "off";
defparam \controller|mVGA_B[4]~5 .lut_mask = 64'h20EC20EC2CAC2CAC;
defparam \controller|mVGA_B[4]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y76_N36
cyclonev_lcell_comb \controller|mVGA_B[4]~6 (
// Equation(s):
// \controller|mVGA_B[4]~6_combout  = ( \controller|oVGA_B[5]~0_combout  & ( \controller|mVGA_B[4]~5_combout  & ( (\selectd|seleccion[0]~2_combout  & (!\generator|hline_on~q  & ((!\dut|Mux7~2_combout ) # (\selectd|seleccion[2]~0_combout )))) ) ) ) # ( 
// \controller|oVGA_B[5]~0_combout  & ( !\controller|mVGA_B[4]~5_combout  & ( (\selectd|seleccion[0]~2_combout  & (!\generator|hline_on~q  & ((!\dut|Mux7~2_combout ) # (\selectd|seleccion[2]~0_combout )))) ) ) ) # ( !\controller|oVGA_B[5]~0_combout  & ( 
// !\controller|mVGA_B[4]~5_combout  ) )

	.dataa(!\selectd|seleccion[0]~2_combout ),
	.datab(!\selectd|seleccion[2]~0_combout ),
	.datac(!\generator|hline_on~q ),
	.datad(!\dut|Mux7~2_combout ),
	.datae(!\controller|oVGA_B[5]~0_combout ),
	.dataf(!\controller|mVGA_B[4]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|mVGA_B[4]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|mVGA_B[4]~6 .extended_lut = "off";
defparam \controller|mVGA_B[4]~6 .lut_mask = 64'hFFFF501000005010;
defparam \controller|mVGA_B[4]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y76_N37
dffeas \controller|oVGA_B[4] (
	.clk(\nclk|clk25~q ),
	.d(\controller|mVGA_B[4]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\controller|mVGA_B[6]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|oVGA_B [4]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|oVGA_B[4] .is_wysiwyg = "true";
defparam \controller|oVGA_B[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y75_N6
cyclonev_lcell_comb \mxsc|Ram0~4 (
// Equation(s):
// \mxsc|Ram0~4_combout  = ( \sp|sprite [2] & ( (!\sp|sprite [3] & (!\sp|sprite [1] & ((!\sp|sprite [4]) # (!\sp|sprite [0])))) # (\sp|sprite [3] & (!\sp|sprite [4] & (!\sp|sprite [0] $ (!\sp|sprite [1])))) ) ) # ( !\sp|sprite [2] & ( (!\sp|sprite [0] & 
// (!\sp|sprite [3] $ ((!\sp|sprite [4])))) # (\sp|sprite [0] & (!\sp|sprite [3] & ((!\sp|sprite [1])))) ) )

	.dataa(!\sp|sprite [3]),
	.datab(!\sp|sprite [4]),
	.datac(!\sp|sprite [0]),
	.datad(!\sp|sprite [1]),
	.datae(gnd),
	.dataf(!\sp|sprite [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mxsc|Ram0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mxsc|Ram0~4 .extended_lut = "off";
defparam \mxsc|Ram0~4 .lut_mask = 64'h6A606A60AC40AC40;
defparam \mxsc|Ram0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N39
cyclonev_lcell_comb \controller|mVGA_B[5]~7 (
// Equation(s):
// \controller|mVGA_B[5]~7_combout  = ( \controller|oVGA_B[5]~0_combout  & ( \mxsc|Ram0~4_combout  & ( (!\generator|hline_on~q  & (\selectd|seleccion[0]~2_combout  & ((!\dut|Mux7~2_combout ) # (\selectd|seleccion[2]~0_combout )))) ) ) ) # ( 
// \controller|oVGA_B[5]~0_combout  & ( !\mxsc|Ram0~4_combout  & ( (!\generator|hline_on~q  & (\selectd|seleccion[0]~2_combout  & ((!\dut|Mux7~2_combout ) # (\selectd|seleccion[2]~0_combout )))) ) ) ) # ( !\controller|oVGA_B[5]~0_combout  & ( 
// !\mxsc|Ram0~4_combout  ) )

	.dataa(!\selectd|seleccion[2]~0_combout ),
	.datab(!\generator|hline_on~q ),
	.datac(!\selectd|seleccion[0]~2_combout ),
	.datad(!\dut|Mux7~2_combout ),
	.datae(!\controller|oVGA_B[5]~0_combout ),
	.dataf(!\mxsc|Ram0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|mVGA_B[5]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|mVGA_B[5]~7 .extended_lut = "off";
defparam \controller|mVGA_B[5]~7 .lut_mask = 64'hFFFF0C0400000C04;
defparam \controller|mVGA_B[5]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y76_N40
dffeas \controller|oVGA_B[5] (
	.clk(\nclk|clk25~q ),
	.d(\controller|mVGA_B[5]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\controller|mVGA_B[6]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|oVGA_B [5]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|oVGA_B[5] .is_wysiwyg = "true";
defparam \controller|oVGA_B[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y75_N18
cyclonev_lcell_comb \controller|mVGA_B[6]~8 (
// Equation(s):
// \controller|mVGA_B[6]~8_combout  = ( \sp|sprite [1] & ( (!\sp|sprite [3] & (!\sp|sprite [2] & (!\sp|sprite [0] & !\sp|sprite [4]))) ) ) # ( !\sp|sprite [1] & ( (!\sp|sprite [3] & ((!\sp|sprite [2] & ((\sp|sprite [4]) # (\sp|sprite [0]))) # (\sp|sprite [2] 
// & ((!\sp|sprite [0]) # (!\sp|sprite [4]))))) ) )

	.dataa(!\sp|sprite [3]),
	.datab(!\sp|sprite [2]),
	.datac(!\sp|sprite [0]),
	.datad(!\sp|sprite [4]),
	.datae(gnd),
	.dataf(!\sp|sprite [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|mVGA_B[6]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|mVGA_B[6]~8 .extended_lut = "off";
defparam \controller|mVGA_B[6]~8 .lut_mask = 64'h2AA82AA880008000;
defparam \controller|mVGA_B[6]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y77_N39
cyclonev_lcell_comb \controller|mVGA_B[6]~9 (
// Equation(s):
// \controller|mVGA_B[6]~9_combout  = ( \selectd|seleccion[0]~2_combout  & ( \selectd|seleccion[1]~3_combout  & ( (!\controller|mVGA_B[6]~0_combout  & ((!\generator|hline_on~q  & ((!\dut|Mux7~2_combout ))) # (\generator|hline_on~q  & 
// (!\controller|mVGA_B[6]~8_combout )))) ) ) ) # ( !\selectd|seleccion[0]~2_combout  & ( \selectd|seleccion[1]~3_combout  & ( (!\controller|mVGA_B[6]~8_combout  & !\controller|mVGA_B[6]~0_combout ) ) ) ) # ( \selectd|seleccion[0]~2_combout  & ( 
// !\selectd|seleccion[1]~3_combout  & ( !\controller|mVGA_B[6]~0_combout  ) ) ) # ( !\selectd|seleccion[0]~2_combout  & ( !\selectd|seleccion[1]~3_combout  & ( !\controller|mVGA_B[6]~0_combout  ) ) )

	.dataa(!\controller|mVGA_B[6]~8_combout ),
	.datab(!\generator|hline_on~q ),
	.datac(!\dut|Mux7~2_combout ),
	.datad(!\controller|mVGA_B[6]~0_combout ),
	.datae(!\selectd|seleccion[0]~2_combout ),
	.dataf(!\selectd|seleccion[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|mVGA_B[6]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|mVGA_B[6]~9 .extended_lut = "off";
defparam \controller|mVGA_B[6]~9 .lut_mask = 64'hFF00FF00AA00E200;
defparam \controller|mVGA_B[6]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y77_N55
dffeas \controller|oVGA_B[6] (
	.clk(\nclk|clk25~q ),
	.d(gnd),
	.asdata(\controller|mVGA_B[6]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|oVGA_B [6]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|oVGA_B[6] .is_wysiwyg = "true";
defparam \controller|oVGA_B[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y76_N51
cyclonev_lcell_comb \mxsc|Ram0~5 (
// Equation(s):
// \mxsc|Ram0~5_combout  = ( \sp|sprite [3] & ( \sp|sprite [0] & ( (\sp|sprite [1] & (\sp|sprite [2] & !\sp|sprite [4])) ) ) ) # ( !\sp|sprite [3] & ( \sp|sprite [0] & ( (!\sp|sprite [1] & !\sp|sprite [4]) ) ) ) # ( \sp|sprite [3] & ( !\sp|sprite [0] & ( 
// (\sp|sprite [1] & (\sp|sprite [2] & !\sp|sprite [4])) ) ) ) # ( !\sp|sprite [3] & ( !\sp|sprite [0] & ( ((\sp|sprite [4]) # (\sp|sprite [2])) # (\sp|sprite [1]) ) ) )

	.dataa(gnd),
	.datab(!\sp|sprite [1]),
	.datac(!\sp|sprite [2]),
	.datad(!\sp|sprite [4]),
	.datae(!\sp|sprite [3]),
	.dataf(!\sp|sprite [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mxsc|Ram0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mxsc|Ram0~5 .extended_lut = "off";
defparam \mxsc|Ram0~5 .lut_mask = 64'h3FFF0300CC000300;
defparam \mxsc|Ram0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y76_N33
cyclonev_lcell_comb \controller|mVGA_B[7]~10 (
// Equation(s):
// \controller|mVGA_B[7]~10_combout  = ( \dut|Mux7~2_combout  & ( !\controller|mVGA_B[6]~0_combout  & ( (!\selectd|seleccion[1]~3_combout ) # ((!\mxsc|Ram0~5_combout  & ((!\selectd|seleccion[0]~2_combout ) # (\generator|hline_on~q )))) ) ) ) # ( 
// !\dut|Mux7~2_combout  & ( !\controller|mVGA_B[6]~0_combout  & ( (!\selectd|seleccion[1]~3_combout ) # ((!\mxsc|Ram0~5_combout ) # ((\selectd|seleccion[0]~2_combout  & !\generator|hline_on~q ))) ) ) )

	.dataa(!\selectd|seleccion[1]~3_combout ),
	.datab(!\selectd|seleccion[0]~2_combout ),
	.datac(!\mxsc|Ram0~5_combout ),
	.datad(!\generator|hline_on~q ),
	.datae(!\dut|Mux7~2_combout ),
	.dataf(!\controller|mVGA_B[6]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|mVGA_B[7]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|mVGA_B[7]~10 .extended_lut = "off";
defparam \controller|mVGA_B[7]~10 .lut_mask = 64'hFBFAEAFA00000000;
defparam \controller|mVGA_B[7]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y76_N35
dffeas \controller|oVGA_B[7] (
	.clk(\nclk|clk25~q ),
	.d(\controller|mVGA_B[7]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|oVGA_B [7]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|oVGA_B[7] .is_wysiwyg = "true";
defparam \controller|oVGA_B[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N48
cyclonev_lcell_comb \controller|LessThan5~0 (
// Equation(s):
// \controller|LessThan5~0_combout  = ( \controller|H_Cont [0] & ( (\controller|H_Cont [4] & (\controller|H_Cont [3] & (\controller|H_Cont [2] & \controller|H_Cont [1]))) ) )

	.dataa(!\controller|H_Cont [4]),
	.datab(!\controller|H_Cont [3]),
	.datac(!\controller|H_Cont [2]),
	.datad(!\controller|H_Cont [1]),
	.datae(gnd),
	.dataf(!\controller|H_Cont [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|LessThan5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|LessThan5~0 .extended_lut = "off";
defparam \controller|LessThan5~0 .lut_mask = 64'h0000000000010001;
defparam \controller|LessThan5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y76_N54
cyclonev_lcell_comb \controller|LessThan5~1 (
// Equation(s):
// \controller|LessThan5~1_combout  = ( \controller|H_Cont [9] & ( \controller|H_Cont [5] ) ) # ( !\controller|H_Cont [9] & ( \controller|H_Cont [5] & ( ((\controller|H_Cont [6]) # (\controller|H_Cont [7])) # (\controller|H_Cont [8]) ) ) ) # ( 
// \controller|H_Cont [9] & ( !\controller|H_Cont [5] ) ) # ( !\controller|H_Cont [9] & ( !\controller|H_Cont [5] & ( (((\controller|LessThan5~0_combout  & \controller|H_Cont [6])) # (\controller|H_Cont [7])) # (\controller|H_Cont [8]) ) ) )

	.dataa(!\controller|H_Cont [8]),
	.datab(!\controller|LessThan5~0_combout ),
	.datac(!\controller|H_Cont [7]),
	.datad(!\controller|H_Cont [6]),
	.datae(!\controller|H_Cont [9]),
	.dataf(!\controller|H_Cont [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|LessThan5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|LessThan5~1 .extended_lut = "off";
defparam \controller|LessThan5~1 .lut_mask = 64'h5F7FFFFF5FFFFFFF;
defparam \controller|LessThan5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y76_N55
dffeas \controller|mVGA_H_SYNC (
	.clk(\nclk|clk25~q ),
	.d(\controller|LessThan5~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|mVGA_H_SYNC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|mVGA_H_SYNC .is_wysiwyg = "true";
defparam \controller|mVGA_H_SYNC .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y76_N40
dffeas \controller|oVGA_H_SYNC (
	.clk(\nclk|clk25~q ),
	.d(gnd),
	.asdata(\controller|mVGA_H_SYNC~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|oVGA_H_SYNC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|oVGA_H_SYNC .is_wysiwyg = "true";
defparam \controller|oVGA_H_SYNC .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y76_N18
cyclonev_lcell_comb \controller|mVGA_V_SYNC~0 (
// Equation(s):
// \controller|mVGA_V_SYNC~0_combout  = ( \controller|Equal0~1_combout  & ( \controller|V_Cont [9] ) ) # ( !\controller|Equal0~1_combout  & ( \controller|V_Cont [9] & ( \controller|mVGA_V_SYNC~q  ) ) ) # ( \controller|Equal0~1_combout  & ( 
// !\controller|V_Cont [9] & ( ((!\controller|LessThan6~0_combout ) # (!\controller|LessThan2~0_combout )) # (\controller|V_Cont [8]) ) ) ) # ( !\controller|Equal0~1_combout  & ( !\controller|V_Cont [9] & ( \controller|mVGA_V_SYNC~q  ) ) )

	.dataa(!\controller|mVGA_V_SYNC~q ),
	.datab(!\controller|V_Cont [8]),
	.datac(!\controller|LessThan6~0_combout ),
	.datad(!\controller|LessThan2~0_combout ),
	.datae(!\controller|Equal0~1_combout ),
	.dataf(!\controller|V_Cont [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|mVGA_V_SYNC~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|mVGA_V_SYNC~0 .extended_lut = "off";
defparam \controller|mVGA_V_SYNC~0 .lut_mask = 64'h5555FFF35555FFFF;
defparam \controller|mVGA_V_SYNC~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y76_N13
dffeas \controller|mVGA_V_SYNC (
	.clk(\nclk|clk25~q ),
	.d(gnd),
	.asdata(\controller|mVGA_V_SYNC~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|mVGA_V_SYNC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|mVGA_V_SYNC .is_wysiwyg = "true";
defparam \controller|mVGA_V_SYNC .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y76_N46
dffeas \controller|oVGA_V_SYNC (
	.clk(\nclk|clk25~q ),
	.d(gnd),
	.asdata(\controller|mVGA_V_SYNC~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|oVGA_V_SYNC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|oVGA_V_SYNC .is_wysiwyg = "true";
defparam \controller|oVGA_V_SYNC .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y76_N51
cyclonev_lcell_comb \controller|mVGA_BLANK (
// Equation(s):
// \controller|mVGA_BLANK~combout  = ( \controller|mVGA_H_SYNC~q  & ( \controller|mVGA_V_SYNC~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|mVGA_V_SYNC~q ),
	.datad(gnd),
	.datae(!\controller|mVGA_H_SYNC~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|mVGA_BLANK~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|mVGA_BLANK .extended_lut = "off";
defparam \controller|mVGA_BLANK .lut_mask = 64'h00000F0F00000F0F;
defparam \controller|mVGA_BLANK .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y77_N28
dffeas \controller|oVGA_BLANK (
	.clk(\nclk|clk25~q ),
	.d(gnd),
	.asdata(\controller|mVGA_BLANK~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|oVGA_BLANK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|oVGA_BLANK .is_wysiwyg = "true";
defparam \controller|oVGA_BLANK .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y76_N15
cyclonev_lcell_comb \deco|Mux6~0 (
// Equation(s):
// \deco|Mux6~0_combout  = ( !\ran|randnumTemp [1] & ( !\ran|randnumTemp [0] $ (!\ran|randnumTemp[2]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\ran|randnumTemp [0]),
	.datac(!\ran|randnumTemp[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\ran|randnumTemp [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\deco|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \deco|Mux6~0 .extended_lut = "off";
defparam \deco|Mux6~0 .lut_mask = 64'h3C3C00003C3C0000;
defparam \deco|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y76_N24
cyclonev_lcell_comb \deco|Mux5~0 (
// Equation(s):
// \deco|Mux5~0_combout  = (\ran|randnumTemp[2]~DUPLICATE_q  & (!\ran|randnumTemp [1] $ (!\ran|randnumTemp [0])))

	.dataa(gnd),
	.datab(!\ran|randnumTemp[2]~DUPLICATE_q ),
	.datac(!\ran|randnumTemp [1]),
	.datad(!\ran|randnumTemp [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\deco|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \deco|Mux5~0 .extended_lut = "off";
defparam \deco|Mux5~0 .lut_mask = 64'h0330033003300330;
defparam \deco|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y76_N27
cyclonev_lcell_comb \deco|Mux3~0 (
// Equation(s):
// \deco|Mux3~0_combout  = (!\ran|randnumTemp[2]~DUPLICATE_q  & (\ran|randnumTemp [0] & !\ran|randnumTemp [1])) # (\ran|randnumTemp[2]~DUPLICATE_q  & (!\ran|randnumTemp [0] $ (\ran|randnumTemp [1])))

	.dataa(gnd),
	.datab(!\ran|randnumTemp[2]~DUPLICATE_q ),
	.datac(!\ran|randnumTemp [0]),
	.datad(!\ran|randnumTemp [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\deco|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \deco|Mux3~0 .extended_lut = "off";
defparam \deco|Mux3~0 .lut_mask = 64'h3C033C033C033C03;
defparam \deco|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y76_N6
cyclonev_lcell_comb \deco|Mux2~0 (
// Equation(s):
// \deco|Mux2~0_combout  = ( \ran|randnumTemp [1] & ( \ran|randnumTemp [0] ) ) # ( !\ran|randnumTemp [1] & ( (\ran|randnumTemp [0]) # (\ran|randnumTemp[2]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\ran|randnumTemp[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\ran|randnumTemp [0]),
	.datae(!\ran|randnumTemp [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\deco|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \deco|Mux2~0 .extended_lut = "off";
defparam \deco|Mux2~0 .lut_mask = 64'h33FF00FF33FF00FF;
defparam \deco|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y77_N0
cyclonev_lcell_comb \deco|Mux1~0 (
// Equation(s):
// \deco|Mux1~0_combout  = ( \ran|randnumTemp [0] & ( (!\ran|randnumTemp [2]) # (\ran|randnumTemp [1]) ) ) # ( !\ran|randnumTemp [0] & ( (\ran|randnumTemp [1] & !\ran|randnumTemp [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ran|randnumTemp [1]),
	.datad(!\ran|randnumTemp [2]),
	.datae(gnd),
	.dataf(!\ran|randnumTemp [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\deco|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \deco|Mux1~0 .extended_lut = "off";
defparam \deco|Mux1~0 .lut_mask = 64'h0F000F00FF0FFF0F;
defparam \deco|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y76_N18
cyclonev_lcell_comb \deco|Mux0~0 (
// Equation(s):
// \deco|Mux0~0_combout  = (!\ran|randnumTemp[2]~DUPLICATE_q  & (!\ran|randnumTemp [1])) # (\ran|randnumTemp[2]~DUPLICATE_q  & (\ran|randnumTemp [1] & \ran|randnumTemp [0]))

	.dataa(gnd),
	.datab(!\ran|randnumTemp[2]~DUPLICATE_q ),
	.datac(!\ran|randnumTemp [1]),
	.datad(!\ran|randnumTemp [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\deco|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \deco|Mux0~0 .extended_lut = "off";
defparam \deco|Mux0~0 .lut_mask = 64'hC0C3C0C3C0C3C0C3;
defparam \deco|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y79_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
