Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Thu Aug  7 11:35:41 2025
| Host         : maxwell running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_control_sets -verbose -file pl_eth_10g_wrapper_control_sets_placed.rpt
| Design       : pl_eth_10g_wrapper
| Device       : xczu9eg
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1398 |
|    Minimum number of control sets                        |  1264 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |   134 |
| Unused register locations in slices containing registers |  1654 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1398 |
| >= 0 to < 4        |   244 |
| >= 4 to < 6        |   154 |
| >= 6 to < 8        |    63 |
| >= 8 to < 10       |   138 |
| >= 10 to < 12      |    89 |
| >= 12 to < 14      |    52 |
| >= 14 to < 16      |    32 |
| >= 16              |   626 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            6626 |         1564 |
| No           | No                    | Yes                    |             867 |          189 |
| No           | Yes                   | No                     |            7094 |         1892 |
| Yes          | No                    | No                     |           32790 |         4791 |
| Yes          | No                    | Yes                    |            1446 |          204 |
| Yes          | Yes                   | No                     |            7479 |         1701 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                                                                                                                  Clock Signal                                                                                                                                 |                                                                                                                                                   Enable Signal                                                                                                                                                   |                                                                                                                                                         Set/Reset Signal                                                                                                                                                        | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/axi_pl_ps/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/welch_preprocess_1/inst/ILA0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                                                         | pl_eth_10g_i/welch_preprocess_1/inst/ILA0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/axi_pl_ps/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_out                                                                                                                          | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/sig_stream_rst                                                                                                                                                                              |                1 |              1 |         1.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/welch_preprocess_1/inst/ILA0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                                                        | pl_eth_10g_i/welch_preprocess_1/inst/ILA0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[1].WPC1/FFT0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_valid                                                                                                                                                                    | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/core_gtwiz_userclk_tx_reset_in_0                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                                                                                                              |                1 |              1 |         1.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/welch_preprocess_1/inst/ILA0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                                                        | pl_eth_10g_i/welch_preprocess_1/inst/ILA0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_ready_i_reg_0[0]                                                                                                                                       | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_reset_reg                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/axi_pl_ps/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/ILA1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                                                        | pl_eth_10g_i/welch_preprocess_1/inst/ILA1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.pl_eth_10g_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxpmaresetdone_out[0]                                                 |                1 |              1 |         1.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                                                                                                              |                1 |              1 |         1.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                                                                                | pl_eth_10g_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                                                 | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                                                                               | pl_eth_10g_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                                                                               | pl_eth_10g_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/ILA1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                                                        | pl_eth_10g_i/welch_preprocess_1/inst/ILA1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/addr_counter                                                                                                                                                                                                                                           | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/axi_pl_ps/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RESET_FLOP_WORD_ALIGNER/reset_flop_out                                                                                                                                              |                1 |              1 |         1.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[3].WPC1/addr_counter                                                                                                                                                                                                                                           | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/axi_pl_ps/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[12][0]                                                                     | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/axi_pl_ps/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[8][0]                                                                      | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[2].WPC1/FFT0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_valid                                                                                                                                                                    | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/ILA1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                                                         | pl_eth_10g_i/welch_preprocess_1/inst/ILA1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                                                                                                                   |                1 |              1 |         1.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.pl_eth_10g_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclkpcs_out[0] |                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                                                                                                                   |                1 |              1 |         1.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_pop_child_cmd                                                                                                                                                                         | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_reset_reg                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.pl_eth_10g_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclkpcs_out[0] |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.pl_eth_10g_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gen_gtwizard_gthe4.gtpowergood_int                                    |                1 |              1 |         1.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                                                                            | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/sig_cmd_stat_rst_int                                                                                                                                                                        |                1 |              1 |         1.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.pl_eth_10g_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclkpcs_out[0] | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.pl_eth_10g_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1_n_2049                                                     |                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[3].WPC1/FFT0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_valid                                                                                                                                                                    | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_STATS/my_total_good_bytes_nxt                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_STATS/reset_flop_out                                                                                                                                               |                1 |              2 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/FFT0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_valid                                                                                                                                                                    | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[2].WPC1/addr_counter                                                                                                                                                                                                                                           | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/ILA0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8[15]_i_1_n_2049                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                  |                                                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[2].WPC1/addr_counter                                                                                                                                                                                                                                           | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/GEN_MUXFARM_64.sig_shift_case_reg0                                                                                                                                                                      | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/sig_cmd_stat_rst_int                                                                                                                                                                        |                1 |              2 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/welch_preprocess_1/inst/ILA1/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/tx_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_ETH_FRAME_PARSER/compare                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_ETH_FRAME_PARSER/compare                                                                                                                                              | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_ETH_FRAME_PARSER/o_multicast_i_1_n_2049                                                                                                                                             |                1 |              2 |         2.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                                                   | pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                                     | pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_2049                                                                                                                                                                   | pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_reg_STAT_TX_STATUS_REG1_clear_syncer/STAT_TX_STATUS_REG1_clear_cond                                                                                                               | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/tx_reset_pulse_len_reg_n_2049_[0]                                                                                                                                                                 |                1 |              2 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_FTYPE_PARSER/ena                                                                                                                                                | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_FTP/reset_flop_out                                                                                                                                                    |                2 |              2 |         1.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dic_r                                                                                                                                              | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dic_r[1]_i_1_n_2049                                                                                                                                              |                1 |              2 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/ena_d2_reg_0[0]                                                                                                                        | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RESET_FLOP_DECODER/reset_flop_out_reg_1                                                                                                                                             |                1 |              2 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[19]_1[0]                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren2_new                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg_0                                                                                                                                                    |                1 |              2 |         2.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/axi_pl_ps/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WREADY_I                                                                                                                                               | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_ENCODER/reset_flop_out                                                                                                                                                |                2 |              2 |         1.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_2049                                                                                                                                                                   | pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                        |                2 |              2 |         1.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                                     | pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                                                   | pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_RESET_SYNC/reset_pipe_out                                                                                                                                                                  |                2 |              2 |         1.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_pmtick_tx_clk_syncer/i_syncpls_clkin_rstsync/reset_pipe_out                                                                                                                                     |                1 |              2 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[1].WPC1/FFT0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_valid                                                                                                                                                                    | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/addr_counter                                                                                                                                                                                                                                           | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_flush_db10                                                                                                                                                                                |                1 |              2 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/sig_cmd_stat_rst_int                                                                                                                                                                        |                2 |              2 |         1.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/FSM_sequential_mm2s_cs[1]_i_2_n_2049                                                                                                                                              | pl_eth_10g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_sts_reg_0[0]                                                                                                                                                              | pl_eth_10g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts_queue_empty0                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[3].WPC1/FFT0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_valid                                                                                                                                                                    | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_data_reg_2[0]                                                                                                                                                             | pl_eth_10g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/ptr_queue_empty0                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/FFT0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_valid                                                                                                                                                                    | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/zups/axi_pl_ps/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                   |                1 |              2 |         2.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_ready_i_reg_0[0]                                                                                                                                         | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[1].WPC1/addr_counter                                                                                                                                                                                                                                           | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/zups/axi_pl_ps/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/aresetn_d_reg_n_2049_[0]                                                                                                                                                                  |                1 |              2 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/zups/axi_pl_ps/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/aresetn_d_reg_n_2049_[1]                                                                                                                                                                  |                1 |              2 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                                                                            |                1 |              2 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/rx_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff80_in[13]                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[1].WPC1/addr_counter                                                                                                                                                                                                                                           | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_advance_pipe_data36_out                                                                                                                                                                     | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_tlast_out                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.updt_sts_reg_0[0]                                                                                                                                          | pl_eth_10g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts2_queue_empty0                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updt_data_reg_1[0]                                                                                                                                                             | pl_eth_10g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/ptr2_queue_empty0                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_flush_db10                                                                                                                                                            |                1 |              2 |         2.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs[1]_i_2_n_2049                                                                                                                         | pl_eth_10g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                                                                   | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                               |                1 |              2 |         2.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/welch_preprocess_1/inst/ILA0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_flush_db1_reg_0                                                                                                                                         | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/sig_tlast_out                                                                                                                                                                               |                1 |              2 |         2.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/soft_reset_clr                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/mm2s_soft_reset_done0                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_tstrb_fifo_rdy                                                                                                                        | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/ld_btt_cntr_reg10                                                                                   |                1 |              2 |         2.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/axi_pl_ps/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[1]_i_1_n_2049                                                                                                                                                           | pl_eth_10g_i/zups/axi_pl_ps/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/axi_pl_ps/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[1]_i_1__0_n_2049                                                                                                                                                       | pl_eth_10g_i/zups/axi_pl_ps/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                                | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_cmd_full0                                                                                       |                1 |              2 |         2.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/updt_error_reg_0                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                       |                                                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/ctl_gt_rx_reset_r_i_1_n_2049                                                                                                                                                        | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/AXI_Reset                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_enc_i[0]_i_1_n_2049                                                                                                                                                                                      | pl_eth_10g_i/zups/ps_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i[1]_i_1_n_2049                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                                    |                                                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]_2                                                                                    |                                                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_good_strm_dbeat9_out                                                                                                                                                                                             | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0                                                                                                                   |                1 |              2 |         2.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren_new                                                                                                                                                                                                        | pl_eth_10g_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/FSM_sequential_mm2s_cs_reg[1]_1                                                                                                                                                                 |                1 |              2 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DELETE_FCS/tstamp_d2_nxt                                                                                                                                           | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RESET_FLOP_DELETE_FCS/reset_flop_out                                                                                                                                                |                2 |              2 |         1.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rfi_seq[1]_i_2_n_2049                                                                                                                                      | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/rfi_seq[1]_i_1_n_2049                                                                                                                                                    |                1 |              2 |         2.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                                       | pl_eth_10g_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/axi_pl_ps/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_ready_d_reg[0][0]                                                                                                                                                                                                                  | pl_eth_10g_i/zups/axi_pl_ps/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/axi_pl_ps/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                                                            | pl_eth_10g_i/zups/axi_pl_ps/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.grant_hot[1]_i_1_n_2049                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_pmtick_rx_clk_syncer/i_syncpls_clkin_rstsync/reset_pipe_out                                                                                                                                     |                1 |              2 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RESET_FLOP_DELETE_FCS/sop_d2                                                                                                                                                        |                2 |              2 |         1.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/axi_pl_ps/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                                                            | pl_eth_10g_i/zups/axi_pl_ps/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.grant_hot[2]_i_1_n_2049                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                  |                1 |              2 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                  |                1 |              2 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/align_status[0]_i_1_n_2049                                                                                                                                |                                                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WREADY_I                                                                                                                                               | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_core_cdc_sync_gt_rxreset_0/user_rx_reset_0                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SYNC_PRIM2SEC_RST/sig_cmd_stat_rst_user                                                                                                                                                                           |                2 |              2 |         1.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SYNC_PRIM2SEC_RST/sig_cmd_stat_rst_user                                                                                                                                                                           |                2 |              2 |         1.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                                                         | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                     |                1 |              2 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                   |                                                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_d1_i_1_n_2049                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/ch1_dly_fast_cnt0                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/ch2_dly_fast_cnt0                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/zups/axi_pl_ps/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.s_ready_i[2]_i_1_n_2049                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/zups/axi_pl_ps/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/m_ready_d[1]_i_1_n_2049                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/zups/axi_pl_ps/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.splitter_aw_si/m_ready_d[1]_i_1__0_n_2049                                                                                                                                                                                          |                2 |              2 |         1.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/zups/axi_pl_ps/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/m_ready_d[1]_i_1__1_n_2049                                                                                                                                                                                                                          |                2 |              2 |         1.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/zups/ps_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.s_ready_i[1]_i_1_n_2049                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/zups/ps_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/zups/ps_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg[0]                                                                                                                                                                                                                           |                2 |              2 |         1.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts_rden                                                                                                                                                                                        | pl_eth_10g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/follower_full_mm2s0                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/ETH_FILT0/buffer_line[15]_i_1_n_2049                                                                                                                                                                                                                                         | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts2_rden                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/follower_full_s2mm0                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/lfi_seq[1]_i_2_n_2049                                                                                                                                      | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/lfi_seq[1]_i_1_n_2049                                                                                                                                                    |                1 |              2 |         2.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/axi_pl_ps/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/zups/axi_pl_ps/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                   |                1 |              2 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/ILA1/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8[15]_i_1_n_2049                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport2_o[0]                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/lfi_fault                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                                                                                  |                1 |              2 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/ETH_FILT0/buffer_line[15]_i_1_n_2049                                                                                                                                                                                                                                         | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/zups/axi_pl_ps/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i[1]_i_1_n_2049                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/axi_pl_ps/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[15][0]                                                                     | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_2049                                                                                                                                                                                                                                  | pl_eth_10g_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/axi_pl_ps/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr[1]_i_1_n_2049                                                                                                                                                     | pl_eth_10g_i/zups/axi_pl_ps/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_pmtick_tx_clk_syncer/i_syncpls_clkout_rstsync/reset_pipe_out                                                                                                                                    |                1 |              2 |         2.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_pmtick_rx_clk_syncer/i_syncpls_clkout_rstsync/reset_pipe_out                                                                                                                                    |                1 |              2 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[19][0]                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                         |                2 |              3 |         1.50 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_RX_RESET_BUFFER/reset_flop_out                                                                                                                                                                  |                1 |              3 |         3.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[19]_0[0]                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_LBUS_FIFO/i_FIFO_WADDR_GRAY_SYNC/E[0]                                                                                                                              | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_core_reset                                                                                                                                                                   |                1 |              3 |         3.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/ena_d2_reg_0                                                                                                                                               | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RESET_FLOP_DECODER/reset_flop_out                                                                                                                                                   |                1 |              3 |         3.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/axi_pl_ps/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/FSM_onehot_gen_axi.write_cs[2]_i_1_n_2049                                                                                                                                                                         | pl_eth_10g_i/zups/axi_pl_ps/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/axi_pl_ps/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rvalid                                                                                                                                                  | pl_eth_10g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_coelsc_tag_reg1                                                                                                                                                                                |                1 |              3 |         3.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/tx_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                                                                                           |                2 |              3 |         1.50 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DELETE_FCS/tstamp_d2_nxt                                                                                                                                           | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/reset_flop_out_reg[0]                                                                                                                                                        |                2 |              3 |         1.50 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                 |                3 |              3 |         1.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[19]_3[0]                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_ETH_FRAME_PARSER/cycles[3]_i_2_n_2049                                                                                                                                 | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/SR[0]                                                                                                                                                                        |                1 |              3 |         3.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.pl_eth_10g_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/E[0]                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.pl_eth_10g_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any_sync                       |                2 |              3 |         1.50 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.pl_eth_10g_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/p_0_in                                                                     | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.pl_eth_10g_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_timer_clr_reg_n_2049                                                         |                1 |              3 |         3.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.pl_eth_10g_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_ctr0_inferred__0/i__n_2049                              | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.pl_eth_10g_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_all_timer_clr_reg_n_2049                                                        |                1 |              3 |         3.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[2].WPC1/FFT0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_valid                                                                                                                                                                    | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.pl_eth_10g_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_ctr0_inferred__0/i__n_2049                               | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.pl_eth_10g_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_timer_clr_reg_n_2049                                                         |                1 |              3 |         3.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.pl_eth_10g_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/E[0]                                     | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.pl_eth_10g_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_all_sync                             |                1 |              3 |         3.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/wr_en                                                                                                                                                      | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/E[0]                                                                                                                                                                           | pl_eth_10g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/GEN_ASYNC_RESET.scndry_resetn_reg[0]                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_FOR_ASYNC.REG_TO_SECONDARY/E[0]                                                                                                                                            | pl_eth_10g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                               |                1 |              3 |         3.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[1].WPC1/addr_counter                                                                                                                                                                                                                                           | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.pl_eth_10g_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/E[0]                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.pl_eth_10g_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any_sync                       |                2 |              3 |         1.50 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                                        | pl_eth_10g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                                                                                   |                1 |              3 |         3.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                           |                                                                                                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                               | pl_eth_10g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                                                                                   |                1 |              3 |         3.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[2]_i_1__1_n_2049                                                                                                                                                   | pl_eth_10g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                                                                                   |                1 |              3 |         3.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2mstr_cmd_ready                                                                                                                                                                 | pl_eth_10g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full_i_1_n_2049                                                                                                                                                                         |                1 |              3 |         3.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_AXI_RESET_RX_SYNC/reset_pipe_out                                                                                                                                                                |                1 |              3 |         3.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_cntl_accept                                                                                                                                             | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/sig_cmd_stat_rst_int                                                                                                                                                                        |                1 |              3 |         3.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_fifo_mssai0                                                                                                                                           | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/SR[0]                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                                | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/SR[0]                                                                                                                                                   |                1 |              3 |         3.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr[2]_i_1_n_2049                                                                                                                                                                                   | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/sig_stream_rst                                                                                                                                                                              |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                         |                1 |              3 |         3.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                                | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_eop_sent_reg_reg[0]                                                                                                                                 |                1 |              3 |         3.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[2]_i_1__0_n_2049                                                                                                                                                                                | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0                                                                                                                   |                1 |              3 |         3.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/rx_serdes_reset_out_reg[0]_0[0]                                                                                                                                                                   |                1 |              3 |         3.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/AS[0]                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/ctl_rx_force_resync                                                                                                                                                                               |                1 |              3 |         3.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/AXI_Reset                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.pl_eth_10g_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any_sync                       |                2 |              3 |         1.50 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/stall_rr_reg_9[0]                                                                                                                                  | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/shift_ptr_p4_r[2]_i_1_n_2049                                                                                                                                     |                1 |              3 |         3.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_core_cdc_sync_gt_tx_resetdone_0/tx_reset                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_AXI_RESET_TX_SYNC/reset_pipe_out                                                                                                                                                                |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                         |                1 |              3 |         3.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_RX_RESET_BUFFER/reset_flop_out                                                                                                                                                                  |                1 |              3 |         3.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_TX_RESET_BUFFER/reset_flop_out                                                                                                                                                                  |                1 |              3 |         3.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/zups/ps_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg_0[0]                                                                                                                                                                                                                         |                2 |              3 |         1.50 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                             |                2 |              3 |         1.50 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/ILA1/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                             |                1 |              3 |         3.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/rx_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                                                                                           |                2 |              3 |         1.50 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/zups/axi_pl_ps/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                              |                1 |              3 |         3.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/zups/axi_pl_ps/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/aresetn_d_reg_n_2049_[0]                                                                                                                                                                  |                1 |              3 |         3.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/zups/axi_pl_ps/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/aresetn_d_reg[1]_0                                                                                                                                                                        |                2 |              3 |         1.50 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_core_cdc_sync_gt_rx_serdes_resetdone_0/rx_serdes_reset                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                                      | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_strbgen_bytes_ireg2[2]_i_1_n_2049                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_STATS/stat_tx_total_bytes[2]_i_1_n_2049                                                                                                                                       |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/zups/axi_pl_ps/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                              |                1 |              3 |         3.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/E[0]                                                                                                                                                                           | pl_eth_10g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/tx_reset_out_reg_0[0]                                                                                                                                                                             |                1 |              3 |         3.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_TX_RESET_BUFFER/reset_flop_out                                                                                                                                                                  |                1 |              3 |         3.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/AXI_Reset                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                                                             |                1 |              3 |         3.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                     |                2 |              3 |         1.50 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                       |                1 |              3 |         3.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/ILA0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[3].WPC1/addr_counter                                                                                                                                                                                                                                           | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                     | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[3].WPC1/FFT0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_valid                                                                                                                                                                    | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                                      | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_reset_reg                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                         |                1 |              3 |         3.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                     | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_dre_tvalid_i_reg                                                                                                                                  | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_tlast_out_reg[0]                                                                                                                                                |                1 |              3 |         3.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                                                                            | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/sig_stream_rst                                                                                                                                                                              |                1 |              3 |         3.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                         |                1 |              3 |         3.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/axi_pl_ps/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr[3]_i_1_n_2049                                                                                                                                                     | pl_eth_10g_i/zups/axi_pl_ps/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg_n_2049_[0]                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/axi_pl_ps/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                                             | pl_eth_10g_i/zups/axi_pl_ps/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/SS[0]                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/ILA1/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                                                    | pl_eth_10g_i/welch_preprocess_1/inst/ILA1/inst/ila_core_inst/u_ila_regs/p_1_in[1]                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/axi_pl_ps/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                                                         | pl_eth_10g_i/zups/axi_pl_ps/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/SS[0]                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/axi_pl_ps/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i_reg[1]_0[0]                                                                                                                                                                                                    | pl_eth_10g_i/zups/axi_pl_ps/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/axi_pl_ps/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i_reg[1]_0[1]                                                                                                                                                                                                    | pl_eth_10g_i/zups/axi_pl_ps/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                          |                3 |              4 |         1.33 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/axi_pl_ps/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i0                                                                                                                                                                        | pl_eth_10g_i/zups/axi_pl_ps/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/SS[0]                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_STATS/stat_rx_unicast_i_1_n_2049                                                                                                                                                 |                1 |              4 |         4.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/ETH_FILT0/FSM_onehot_state[3]_i_1_n_2049                                                                                                                                                                                                                                     | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/sig_cmd_stat_rst_int                                                                                                                                                                        |                1 |              4 |         4.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/sig_cmd_stat_rst_int                                                                                                                                                                        |                2 |              4 |         2.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_enc_i[0]_i_1_n_2049                                                                                                                                                                                      | pl_eth_10g_i/zups/ps_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/axi_pl_ps/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_ready_d_reg[0]_0[0]                                                                                                                                                                                                                | pl_eth_10g_i/zups/axi_pl_ps/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/axi_pl_ps/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.splitter_aw_si/m_ready_d_reg[0]_0[0]                                                                                                                                                                                 | pl_eth_10g_i/zups/axi_pl_ps/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                          |                3 |              4 |         1.33 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/axi_pl_ps/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/E[0]                                                                                                                                                                                                  | pl_eth_10g_i/zups/axi_pl_ps/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                                | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/SR[0]                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/welch_preprocess_1/inst/ILA1/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_2049                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/welch_preprocess_1/inst/ILA0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_2049                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/welch_preprocess_1/inst/ILA0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_2049                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[2].WPC1/addr_counter                                                                                                                                                                                                                                           | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/welch_preprocess_1/inst/ILA1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_2049                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[2].WPC1/addr_counter                                                                                                                                                                                                                                           | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/welch_preprocess_1/inst/ILA1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_2049                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/welch_preprocess_1/inst/ILA1/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_2049                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/pe_cnt/early_reg.I_TC_reg_0                                                                                                                    | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/process_state_s                                                                                                                                              |                2 |              4 |         2.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                           |                                                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/welch_preprocess_1/inst/ILA1/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_2049                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/welch_preprocess_1/inst/ILA0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_2049                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[2].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/pe_cnt/early_reg.I_TC_reg_0                                                                                                                    | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[2].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/process_state_s                                                                                                                                              |                2 |              4 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/welch_preprocess_1/inst/ILA1/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_2049                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/welch_preprocess_1/inst/ILA1/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_2049                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/ila_0/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                                                                           | pl_eth_10g_i/ila_0/inst/ila_core_inst/u_ila_regs/p_1_in[1]                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_2049 |                1 |              4 |         4.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[3]_i_1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[1].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/pe_cnt/early_reg.I_TC_reg_0                                                                                                                    | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[1].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/process_state_s                                                                                                                                              |                2 |              4 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                 |                4 |              4 |         1.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[3].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/pe_cnt/early_reg.I_TC_reg_0                                                                                                                    | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[3].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/process_state_s                                                                                                                                              |                2 |              4 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_2049                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/axi_pl_ps/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/preambleout[55]_i_1_n_2049                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_2049                                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_2049                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_2049                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_2049                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/ena_d1                                                                                                                                                     | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/start_block_i_1_n_2049                                                                                                                               |                2 |              4 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_2049                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_2049                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/axi_pl_ps/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                                             | pl_eth_10g_i/zups/axi_pl_ps/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/SS[0]                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_2049                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_2049                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_2049                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_2049                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/ILA0/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                                                    | pl_eth_10g_i/welch_preprocess_1/inst/ILA0/inst/ila_core_inst/u_ila_regs/p_1_in[1]                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/welch_preprocess_1/inst/ILA0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_2049                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/welch_preprocess_1/inst/ILA0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_2049                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/welch_preprocess_1/inst/ILA0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_2049                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/welch_preprocess_1/inst/ILA0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_2049                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg_n_2049_[1]                                                                                                                                                                                       |                4 |              4 |         1.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_2049                         |                1 |              4 |         4.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/zups/axi_pl_ps/s01_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/E[0]                                                                                                                                               | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out                                                                                                                                                 |                3 |              4 |         1.33 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                              | pl_eth_10g_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_2049                                                                                                                                                                                                                         | pl_eth_10g_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/ctl_tx_fcs_ins_enable_out_reg                                                                                                                                    |                1 |              4 |         4.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/stall_rr_reg_9[0]                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg_n_2049_[0]                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/E[0]                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                 |                3 |              4 |         1.33 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/syncer_reset_from_tx_clk_to_Bus2IP_clk/reset_pipe_out                                                                                                                                             |                2 |              4 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_2049 |                1 |              4 |         4.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                                                                                |                3 |              4 |         1.33 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/syncer_reset_from_Bus2IP_clk_to_tx_clk/reset_pipe_out                                                                                                                                             |                1 |              4 |         4.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.awvalid_d1_i_1_n_2049                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/zups/axi_pl_ps/s01_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.pl_eth_10g_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_all_sync                             |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_2049                         |                1 |              4 |         4.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.pl_eth_10g_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any_sync                       |                2 |              4 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/sh_invalid_cnt                                                                                                                                            | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/sh_invalid_cnt[3]_i_1_n_2049                                                                                                                                            |                1 |              4 |         4.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[5][0]                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/zups/axi_pl_ps/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]_0                                                                                                                                                                                                       |                4 |              4 |         1.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/zups/axi_pl_ps/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]_0                                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/rx_serdes_reset_r[0]_i_1_n_2049                                                                                                                                                     | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/AXI_Reset                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/en_wr_slverr_indication_r_i_1_n_2049                                                                                                                                                | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/AXI_Reset                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2__0_n_2049                                                                                                                                                           | pl_eth_10g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1__0_n_2049                                                                                                                                                                         |                1 |              4 |         4.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_2049                                                                                                                                                                            | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/sig_stream_rst                                                                                                                                                                              |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_cmd2dre_valid_reg                                                                                           |                                                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/delay_after_bitslip[3]_i_1_n_2049                                                                                                                         |                                                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/zups/ps_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg[1]_i_1_n_2049                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/ctl_gt_reset_all_r_i_1_n_2049                                                                                                                                                                     |                2 |              4 |         2.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/GEN_ASYNC_WRITE.rdy_back_reg                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_axi_slave_2_ipif/p_4_in                                                                                                                                                                           | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg_n_2049_[1]                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                                        | pl_eth_10g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                                                                                   |                1 |              4 |         4.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/enaout_reg_0[0]                                                                                                                                         | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_SCRAMBLER/reset_flop_out                                                                                                                                              |                1 |              4 |         4.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/stat_rx_bad_preamble_i_1_n_2049                                                                                                                                          |                4 |              5 |         1.25 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[1].WPC1/addr_counter                                                                                                                                                                                                                                           | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                                                                   |                3 |              5 |         1.67 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RESET_FLOP_LBUS_FIFO/reset_flop_out                                                                                                                                                 |                1 |              5 |         5.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                                  | pl_eth_10g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_decerr_reg_i_1__0_n_2049                                                                                                                                                                |                1 |              5 |         5.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_2049                                                                                                                                                            | pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                           |                2 |              5 |         2.50 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RESET_FLOP_DELETE_FCS/reset_flop_out                                                                                                                                                |                2 |              5 |         2.50 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                   |                2 |              5 |         2.50 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                          |                                                                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                    | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/sig_cmd_stat_rst_int                                                                                                                                                                        |                2 |              5 |         2.50 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                                |                                                                                                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_2049                                                                                                                                                           | pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/GEN_MUXFARM_64.sig_shift_case_reg0                                                                                                                                                                      | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/sig_stream_rst                                                                                                                                                                              |                1 |              5 |         5.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_2049                                                                                                                                                            | pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                        |                3 |              5 |         1.67 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_pop_child_cmd                                                                                                                                                                         | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                           |                2 |              5 |         2.50 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                   |                2 |              5 |         2.50 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                              |                4 |              5 |         1.25 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                 |                5 |              5 |         1.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/dataout0[63]_i_1_n_2049                                                                                                                                               |                2 |              5 |         2.50 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.pl_eth_10g_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclkpcs_out[0] | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.pl_eth_10g_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_2049                                              | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.pl_eth_10g_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gen_gtwizard_gthe4.gtpowergood_int                                    |                1 |              5 |         5.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/axi_pl_ps/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                                                            | pl_eth_10g_i/zups/axi_pl_ps/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_2049                                                                                                                                                           | pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                                |                                                                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                          |                                                                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/zups/axi_pl_ps/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                                                           | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_core_cdc_sync_gt_tx_resetdone_0/user_tx_reset_0                                                                                                                                                                                                                  |                3 |              5 |         1.67 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.pl_eth_10g_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg_n_2049                                                       |                1 |              5 |         5.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[3].WPC1/FFT0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_valid                                                                                                                                                                    | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.pl_eth_10g_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg_n_2049                                                       |                1 |              5 |         5.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.pl_eth_10g_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in0_0                                |                1 |              5 |         5.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.pl_eth_10g_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any                            |                1 |              5 |         5.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.pl_eth_10g_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any                            |                1 |              5 |         5.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_common_wrapper/pl_eth_10g_xxv_ethernet_0_0_gt_gthe4_common_wrapper_i/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST_0[0]                                                                                                                                    |                1 |              5 |         5.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/axi_pl_ps/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                                                         | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_core_cdc_sync_axi_gt_resetall_0/gtwiz_reset_all_in[0]                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_core_cdc_sync_axi_ctl_gt_tx_reset_0/gtwiz_reset_tx_datapath_in[0]                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.pl_eth_10g_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_pll_and_datapath_int_reg_n_2049                                           |                1 |              5 |         5.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.pl_eth_10g_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_pll_and_datapath_int_reg_n_2049                                           |                2 |              5 |         2.50 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/scndry_out                                                                                                                                                                                                                                                                   |                3 |              5 |         1.67 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                                                         | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_core_cdc_sync_gt_rxreset_0/user_rx_reset_0                                                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_axi_slave_2_ipif/axi_wdata0                                                                                                                                                                       | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/axi_pl_ps/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.splitter_aw_si/E[0]                                                                                                                                                                                                  | pl_eth_10g_i/zups/axi_pl_ps/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/axi_pl_ps/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[4]_i_1_n_2049                                                                                                                                                           | pl_eth_10g_i/zups/axi_pl_ps/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_axi_slave_2_ipif/p_4_in                                                                                                                                                                           | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_axi_slave_2_ipif/p_4_in                                                                                                                                                                           | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/axi_pl_ps/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                                                                 | pl_eth_10g_i/zups/axi_pl_ps/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/axi_pl_ps/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                                                            | pl_eth_10g_i/zups/axi_pl_ps/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                          |                3 |              5 |         1.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/axi_pl_ps/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                                                                                 | pl_eth_10g_i/zups/axi_pl_ps/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/ena_d2                                                                                                                                                     | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RESET_FLOP_DECODER/chkr_error_block_d3                                                                                                                                              |                2 |              5 |         2.50 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/ETH_FILT0/frame_end                                                                                                                                                                                                                                                          | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/axi_pl_ps/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                                                           | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/E[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                 |                3 |              6 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/sh_cnt0                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RESET_FLOP_WORD_ALIGNER/SR[0]                                                                                                                                                       |                1 |              6 |         6.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/welch_preprocess_1/inst/ILA0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_2049                                                                                                                                                                                                                           |                3 |              6 |         2.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                                                | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_valid_i_reg[0]                                                                                                                                           | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                                                                   | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                                                     |                4 |              6 |         1.50 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                                                 | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                                                                              |                1 |              6 |         6.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                 | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/SEQ/seq_clr                                                                                                                                                                                                                                                                                  |                1 |              6 |         6.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                    | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                                                                                                                |                5 |              6 |         1.20 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                                                | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/welch_preprocess_1/inst/ILA1/inst/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_2049                                                                                                                                                                                                                           |                3 |              6 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                        |                5 |              6 |         1.20 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                                                                             |                3 |              6 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_RESET_SERDES_SYNC/reset_pipe_out                                                                                                                                                                |                2 |              6 |         3.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[2].WPC1/FFT0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_valid                                                                                                                                                                    | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/ena_d2                                                                                                                                                     | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RESET_FLOP_DECODER/reset_flop_out_reg_1                                                                                                                                             |                6 |              6 |         1.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/FFT0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_valid                                                                                                                                                                    | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/axi_pl_ps/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[15][0]                                                                     | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/FFT0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_valid                                                                                                                                                                    | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_2049                                                                                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                        |                5 |              6 |         1.20 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/syncer_reset_from_Bus2IP_clk_to_rx_clk/reset_pipe_out                                                                                                                                             |                1 |              6 |         6.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg                                                                | pl_eth_10g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1_n_2049                                                                                                                                                |                1 |              6 |         6.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_valid_i_reg[0]                                                                                                                                           | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/ena_d1                                                                                                                                                     | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RESET_FLOP_DECODER/reset_flop_out                                                                                                                                                   |                3 |              6 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_core_cdc_sync_gt_rxreset_0/rx_reset                                                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/syncer_reset_from_rx_clk_to_Bus2IP_clk/reset_pipe_out                                                                                                                                             |                2 |              6 |         3.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_2049                                                                                                                                                                                                                                              | pl_eth_10g_i/ila_0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_2049                                                                                                                                                                                                                                                           |                2 |              7 |         3.50 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/welch_preprocess_1/inst/ILA0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                                                                                     |                2 |              7 |         3.50 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_HI_BER_MONITOR/ctl_rx_test_pattern_out_reg[0]                                                                                                                      |                                                                                                                                                                                                                                                                                                                                 |                3 |              7 |         2.33 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                                                  | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_coelsc_tag_reg0                                                                                                                                                                           |                3 |              7 |         2.33 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/ila_0/inst/ila_core_inst/u_ila_regs/sel_10                                                                                                                                                                                                                                                           | pl_eth_10g_i/ila_0/inst/ila_core_inst/u_ila_regs/clear                                                                                                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/ILA1/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_2049                                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/ILA1/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_2049                                                                                                                                                                                                                                    |                1 |              7 |         7.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[2].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/processing_state/ce_pedelay                                                                                                                    |                                                                                                                                                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/ILA0/inst/ila_core_inst/u_ila_regs/sel_6                                                                                                                                                                                                                                     | pl_eth_10g_i/welch_preprocess_1/inst/ILA0/inst/ila_core_inst/u_ila_regs/clear                                                                                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_HI_BER_MONITOR/framing_error_cnt[6]_i_2_n_2049                                                                                                                     | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_HI_BER_MONITOR/framing_error_cnt[6]_i_1_n_2049                                                                                                                                   |                2 |              7 |         3.50 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/FFT0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_valid                                                                                                                                                                    | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                                                                 |                3 |              7 |         2.33 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/welch_preprocess_1/inst/ILA1/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                                                                                     |                2 |              7 |         3.50 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/test_ena                                                                                                                                                                | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RESET_FLOP_DESCR/SR[0]                                                                                                                                                              |                1 |              7 |         7.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/E[0]                                                                                                                                                    | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_SCRAMBLER/reset_flop_out                                                                                                                                              |                2 |              7 |         3.50 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/ILA0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_2049                                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/ILA0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_2049                                                                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg_n_0_[0]                                                                                                                                                                                                                                    |                2 |              7 |         3.50 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/processing_state/ce_pedelay                                                                                                                    |                                                                                                                                                                                                                                                                                                                                 |                3 |              7 |         2.33 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/scndry_out                                                                                                                                                                                                                      |                2 |              7 |         3.50 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[1].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/processing_state/ce_pedelay                                                                                                                    |                                                                                                                                                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/axi_pl_ps/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[8][0]                                                                      | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                                                                |                3 |              7 |         2.33 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/scndry_out                                                                                                                                                                                                                      |                1 |              7 |         7.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_set_push2wsc                                                                                                                                                                                                     | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc0                                                                                                                                                                                                                   |                1 |              7 |         7.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_core_cdc_sync_gt_tx_resetdone_0/user_tx_reset_0                                                                                                                                                                                                                  |                5 |              7 |         1.40 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/axi_pl_ps/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[31]_0[0]                                                                                                    | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                                                                |                3 |              7 |         2.33 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_dre_tvalid_i_reg                                                                                                                                  | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                                                                                               |                2 |              7 |         3.50 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/axi_pl_ps/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[12][0]                                                                     | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                                                                |                6 |              7 |         1.17 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/ETH_FILT0/data_out[63]_i_1_n_2049                                                                                                                                                                                                                                            | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[3].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/processing_state/ce_pedelay                                                                                                                    |                                                                                                                                                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_out                                                                                                                          |                                                                                                                                                                                                                                                                                                                                 |                1 |              7 |         7.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/ILA1/inst/ila_core_inst/u_ila_regs/sel_6                                                                                                                                                                                                                                     | pl_eth_10g_i/welch_preprocess_1/inst/ILA1/inst/ila_core_inst/u_ila_regs/clear                                                                                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_1_n_2049                                                                                                                                            |                2 |              7 |         3.50 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.pl_eth_10g_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclkpcs_out[0] | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.pl_eth_10g_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_2049                                              | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.pl_eth_10g_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]                                                                       |                1 |              7 |         7.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_1_n_2049                                                                                                                                            |                2 |              7 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                                                                  | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/sig_rd_sts_tag_reg0                                                                                                                              |                4 |              8 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                                                                            |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                  |                                                                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_good_strm_dbeat9_out                                                                                                                                                                                             | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/GEN_INDET_BTT.lsig_end_of_cmd_reg_reg[0]                                                                                                                                                    |                1 |              8 |         8.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup3                                                                                                                         | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/sig_stream_rst                                                                                                                                                                              |                3 |              8 |         2.67 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/E[0]                                                                                                                                               | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/errin_bus                                                                                                                                                        |                4 |              8 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/rx_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/ETH_FILT0/frame_end                                                                                                                                                                                                                                                          | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_2_n_2049                                                                                                                                                                           | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_2049                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                           | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/sig_cmd_stat_rst_int                                                                                                                                                                        |                2 |              8 |         4.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/zups/axi_pl_ps/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                    | pl_eth_10g_i/zups/axi_pl_ps/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                           |                1 |              8 |         8.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                        | pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/ETH_FILT0/data_out[63]_i_1_n_2049                                                                                                                                                                                                                                            | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_2049                                                                                                                                | pl_eth_10g_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[26]_0[0]                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/axi_pl_ps/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_2049                                                           | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/axi_pl_ps/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_2049                                                           | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/axi_pl_ps/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_2049                                                           | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/axi_pl_ps/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_2049                                                            | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_2049                                                           | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_core_cdc_sync_gt_rxreset_0/user_rx_reset_0                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[127]_i_2_n_2049                                                          | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_core_cdc_sync_gt_rxreset_0/user_rx_reset_0                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[119]_i_1_n_2049                                                          | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_core_cdc_sync_gt_rxreset_0/user_rx_reset_0                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/axi_pl_ps/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rvalid                                                                                                                                                  | pl_eth_10g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_1[0]                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[111]_i_1_n_2049                                                          | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_core_cdc_sync_gt_rxreset_0/user_rx_reset_0                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/axi_pl_ps/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[14][0]                                                                     | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/axi_pl_ps/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[13][0]                                                                     | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[103]_i_1_n_2049                                                          | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_core_cdc_sync_gt_rxreset_0/user_rx_reset_0                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/axi_pl_ps/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[11][0]                                                                     | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/axi_pl_ps/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[10][0]                                                                     | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/axi_pl_ps/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[9][0]                                                                      | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/col_cnt[7]_i_1_n_2049                                                                                                                                      | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RESET_FLOP_DECODER/reset_flop_out                                                                                                                                                   |                3 |              8 |         2.67 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/axi_pl_ps/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[7][0]                                                                      | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/axi_pl_ps/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[6][0]                                                                      | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                                                                |                5 |              8 |         1.60 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/axi_pl_ps/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[5][0]                                                                      | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/axi_pl_ps/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[4][0]                                                                      | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_2049                                                                                                                                | pl_eth_10g_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[29]_0[0]                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[95]_i_1_n_2049                                                           | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_core_cdc_sync_gt_rxreset_0/user_rx_reset_0                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[87]_i_1_n_2049                                                           | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_core_cdc_sync_gt_rxreset_0/user_rx_reset_0                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[79]_i_1_n_2049                                                           | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_core_cdc_sync_gt_rxreset_0/user_rx_reset_0                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[71]_i_1_n_2049                                                           | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_core_cdc_sync_gt_rxreset_0/user_rx_reset_0                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[7].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1_n_2049                                                           | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_core_cdc_sync_gt_rxreset_0/user_rx_reset_0                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg_1[0]                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[4].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_2049                                                           | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_core_cdc_sync_gt_rxreset_0/user_rx_reset_0                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[5].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_2049                                                           | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_core_cdc_sync_gt_rxreset_0/user_rx_reset_0                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_reg_1[0]                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[6].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_2049                                                           | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_core_cdc_sync_gt_rxreset_0/user_rx_reset_0                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_ready_i_reg_0[0]                                                                                                                                       | pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_2049                                                                                                                                                         |                2 |              8 |         4.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                           | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/sig_stream_rst                                                                                                                                                                              |                2 |              8 |         4.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                  |                                                                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_ready_i_reg_0[0]                                                                                                                                       | pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_2049                                                                                                                                                         |                2 |              8 |         4.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/bitslip_counter                                                                                                                                           | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_LANE/i_RX_WD_ALIGN/bitslip_counter[7]_i_1_n_2049                                                                                                                                           |                1 |              8 |         8.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                         | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                             |                2 |              8 |         4.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                         | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                             |                2 |              8 |         4.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_ready_i_reg_0[0]                                                                                                                                         | pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_2049                                                                                                                                                        |                2 |              8 |         4.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/stall_rr                                                                                                                                                         |                2 |              8 |         4.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                        | pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/axi_pl_ps/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_2049                                                                                                                                                                                    | pl_eth_10g_i/zups/axi_pl_ps/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                     |                2 |              8 |         4.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[3].WPC1/addr_counter                                                                                                                                                                                                                                           | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                   | pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                          |                1 |              8 |         8.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                                                                            |                1 |              8 |         8.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1__1_n_2049                                                                                                                                                         | pl_eth_10g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                                                                                   |                2 |              8 |         4.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/axi_pl_ps/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                    | pl_eth_10g_i/zups/axi_pl_ps/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                           |                1 |              8 |         8.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_2049                                                           | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_core_cdc_sync_gt_rxreset_0/user_rx_reset_0                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_2049                                                           | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_core_cdc_sync_gt_rxreset_0/user_rx_reset_0                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                   | pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                          |                1 |              8 |         8.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                     |                3 |              8 |         2.67 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_2049                                                            | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_core_cdc_sync_gt_rxreset_0/user_rx_reset_0                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                   | pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                          |                1 |              8 |         8.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_ready_i_reg_0[0]                                                                                                                                         | pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_2049                                                                                                                                                        |                2 |              8 |         4.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[4]                                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/SR[0]                                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0[0]                                                                                                                      |                1 |              8 |         8.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/tx_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0                                                                                                               | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_5[0]                                                                                                                |                6 |              9 |         1.50 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                        | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                      |                2 |              9 |         4.50 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4]0                                                                                                               | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2[0]                                                                                                                |                5 |              9 |         1.80 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0                                                                                                               | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_3[0]                                                                                                                |                4 |              9 |         2.25 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0                                                                                                               | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_4[0]                                                                                                                |                5 |              9 |         1.80 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5]0                                                                                                               | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_6[0]                                                                                                                |                6 |              9 |         1.50 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0                                                                                                               | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1__0_n_2049                                                                                                                 |                4 |              9 |         2.25 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RESET_FLOP_DECODER/reset_flop_out                                                                                                                                                   |                6 |              9 |         1.50 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                     |                4 |              9 |         2.25 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                     |                1 |              9 |         9.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_unicast_accumulator/counter_msb[23]_i_1__49_n_2049                                                                                                                                |                1 |              9 |         9.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                                  |                                                                                                                                                                                                                                                                                                                                 |                1 |              9 |         9.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                                  | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                      |                2 |              9 |         4.50 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                        | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                      |                1 |              9 |         9.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/IQ_MEM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_131                                                                                    | pl_eth_10g_i/welch_preprocess_1/inst/IQ_MEM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[20]_INST_0_psbram_and_n_3                                                                                                                                                                    |                1 |              9 |         9.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                |                4 |              9 |         2.25 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                             |                4 |              9 |         2.25 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/IQ_MEM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_127                                                                                    | pl_eth_10g_i/welch_preprocess_1/inst/IQ_MEM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_psbram_and_n_2                                                                                                                                                                    |                2 |              9 |         4.50 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/IQ_MEM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_129                                                                                   | pl_eth_10g_i/welch_preprocess_1/inst/IQ_MEM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[29]_INST_0_psbram_and_n_3                                                                                                                                                                    |                3 |              9 |         3.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/IQ_MEM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_128                                                                                    | pl_eth_10g_i/welch_preprocess_1/inst/IQ_MEM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[20]_INST_0_psbram_and_n_2                                                                                                                                                                    |                2 |              9 |         4.50 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/IQ_MEM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_132                                                                                   | pl_eth_10g_i/welch_preprocess_1/inst/IQ_MEM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[29]_INST_0_psbram_and_n                                                                                                                                                                      |                3 |              9 |         3.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/IQ_MEM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_130                                                                                    | pl_eth_10g_i/welch_preprocess_1/inst/IQ_MEM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_psbram_and_n_3                                                                                                                                                                    |                4 |              9 |         2.25 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/IQ_MEM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_133                                                                                    | pl_eth_10g_i/welch_preprocess_1/inst/IQ_MEM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_psbram_and_n_1                                                                                                                                                                    |                1 |              9 |         9.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/addr_counter                                                                                                                                                                                                                                           | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                                                                   |                2 |              9 |         4.50 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/IQ_MEM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_134                                                                                    | pl_eth_10g_i/welch_preprocess_1/inst/IQ_MEM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[20]_INST_0_psbram_and_n_1                                                                                                                                                                    |                2 |              9 |         4.50 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/IQ_MEM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_125                                                                                    | pl_eth_10g_i/welch_preprocess_1/inst/IQ_MEM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_psbram_and_n                                                                                                                                                                      |                3 |              9 |         3.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/IQ_MEM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_124                                                                                   | pl_eth_10g_i/welch_preprocess_1/inst/IQ_MEM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[29]_INST_0_psbram_and_n_1                                                                                                                                                                    |                2 |              9 |         4.50 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/IQ_MEM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_126                                                                                   | pl_eth_10g_i/welch_preprocess_1/inst/IQ_MEM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[29]_INST_0_psbram_and_n_2                                                                                                                                                                    |                2 |              9 |         4.50 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/IQ_MEM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_123                                                                                   | pl_eth_10g_i/welch_preprocess_1/inst/IQ_MEM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[20]_INST_0_psbram_and_n                                                                                                                                                                      |                2 |              9 |         4.50 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_reg_STAT_RX_STATUS_REG1_clear_syncer/STAT_RX_STATUS_REG1_clear_cond                                                                                                               | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/rx_reset_pulse_len_reg_n_2049_[0]                                                                                                                                                                 |                3 |              9 |         3.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_173_in                                                                                                                                                     | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_core_cdc_sync_gt_rxreset_0/user_rx_reset_0                                                                                                                                                                                                                       |                4 |              9 |         2.25 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/sig_m_valid_out_reg[0]                                                                                                                                      | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_core_cdc_sync_gt_rxreset_0/user_rx_reset_0                                                                                                                                                                                                                       |                3 |              9 |         3.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6]0                                                                                                                                                   | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst_reg_n_reg_2[0]                                                                                                                                                                 |                5 |              9 |         1.80 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7]0                                                                                                               | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_7[0]                                                                                                                |                7 |              9 |         1.29 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__3_n_2049                                                                                                                                                                             | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0                                                                                                                   |                3 |              9 |         3.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0                                                                                                                   |                3 |              9 |         3.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/ILA1/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/ILA1/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_2049                                                                                                                                                                                                                              |                2 |              9 |         4.50 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/zups/axi_pl_ps/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_core_cdc_sync_gt_tx_resetdone_0/user_tx_reset_0                                                                                                                                                                                                                  |                4 |              9 |         2.25 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/zups/axi_pl_ps/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/p_15_in                                                                                                                                                        | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_core_cdc_sync_gt_tx_resetdone_0/user_tx_reset_0                                                                                                                                                                                                                  |                5 |              9 |         1.80 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/ILA0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/ILA0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_2049                                                                                                                                                                                                                              |                2 |              9 |         4.50 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[7].sig_output_data_reg_reg[7]0                                                                                                                                                   | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst_reg_n_reg_8[0]                                                                                                                                                                 |                6 |              9 |         1.50 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[6].sig_output_data_reg_reg[6]0                                                                                                               | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1[0]                                                                                                                |                4 |              9 |         2.25 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[5].sig_output_data_reg_reg[5]0                                                                                                                                                   | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst_reg_n_reg_7[0]                                                                                                                                                                 |                5 |              9 |         1.80 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[4].sig_output_data_reg_reg[4]0                                                                                                                                                   | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst_reg_n_reg_3[0]                                                                                                                                                                 |                6 |              9 |         1.50 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0                                                                                                                                                   | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst_reg_n_reg_6[0]                                                                                                                                                                 |                5 |              9 |         1.80 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                                                              | pl_eth_10g_i/ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_2049                                                                                                                                                                                                                                                     |                2 |              9 |         4.50 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0                                                                                                                                                   | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst_reg_n_reg_4[0]                                                                                                                                                                 |                5 |              9 |         1.80 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0                                                                                                                                                   | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst_reg_n_reg_5[0]                                                                                                                                                                 |                3 |              9 |         3.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0                                                                                                                                                   | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_2049                                                                                                                                                        |                3 |              9 |         3.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/zups/axi_pl_ps/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                      |                2 |              9 |         4.50 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[15]_i_1_n_2049                                                                                                                                                                           |                2 |              9 |         4.50 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                     |                2 |              9 |         4.50 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                     |                3 |              9 |         3.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                     |                3 |              9 |         3.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                             |                4 |              9 |         2.25 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                                                                                                                 |                6 |              9 |         1.50 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/axi_pl_ps/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/mm2s_rready_reg_0[0]                                                                                                                                          | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                                                                |                4 |              9 |         2.25 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/zups/axi_pl_ps/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                      |                1 |              9 |         9.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/axi_pl_ps/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                                                                                   | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                                                                |                3 |              9 |         3.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/sig_stream_rst                                                                                                                                                                              |                2 |              9 |         4.50 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/SR[0]                                                                                                                                                                                       |                2 |              9 |         4.50 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_11[0]                                                                                                                        | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_5[0]                                                                                                                                       |                2 |             10 |         5.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                  | pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                           |                3 |             10 |         3.33 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_10[0]                                                                                                                        | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                                                                                                         |                2 |             10 |         5.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_12[0]                                                                                                                        | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_3[0]                                                                                                                                       |                2 |             10 |         5.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_13[0]                                                                                                                        | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_1[0]                                                                                                                                       |                4 |             10 |         2.50 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_14[0]                                                                                                                        | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0[0]                                                                                                                                         |                2 |             10 |         5.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_7[0]                                                                                                                         | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_0[0]                                                                                                                                       |                2 |             10 |         5.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_total_good_bytes_accumulator/counter_lsb[23]_i_1__6_n_2049                                                                                                                        |                2 |             10 |         5.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_AXI_RESET_RX_SYNC/SS[0]                                                                                                                                                                         |                1 |             10 |        10.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_STATS/reset_flop_out                                                                                                                                               |                8 |             10 |         1.25 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_8[0]                                                                                                                         | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_2[0]                                                                                                                                       |                2 |             10 |         5.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_9[0]                                                                                                                         | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_4[0]                                                                                                                                       |                2 |             10 |         5.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                         | pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                           |                1 |             10 |        10.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/ILA1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                                            | pl_eth_10g_i/welch_preprocess_1/inst/ILA1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                                                                                        |                2 |             10 |         5.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0                                                                                                                                                     | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst_reg_n_reg_11[0]                                                                                                                                                                |                7 |             10 |         1.43 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/ILA1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                                            | pl_eth_10g_i/welch_preprocess_1/inst/ILA1/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                         | pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                           |                1 |             10 |        10.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/ILA1/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                 |                4 |             10 |         2.50 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/ILA1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1_n_2049                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                          |                2 |             10 |         5.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/ILA0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1_n_2049                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]0                                                                                                                                                     | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst_reg_n_reg_10[0]                                                                                                                                                                |                7 |             10 |         1.43 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[0][0]                                                            | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_flush_db1_reg_0[0]                                                                              |                2 |             10 |         5.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[2][0]                                                            | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_flush_db1_reg_2[0]                                                                              |                2 |             10 |         5.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[3][0]                                                            | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_flush_db1_reg_3[0]                                                                              |                2 |             10 |         5.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]0                                                                                                                                                     | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst_reg_n_reg[0]                                                                                                                                                                   |                5 |             10 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[4][0]                                                            | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_flush_db1_reg_4[0]                                                                              |                4 |             10 |         2.50 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[5][0]                                                            | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_flush_db1_reg_5[0]                                                                              |                5 |             10 |         2.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                    | pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                             |                1 |             10 |        10.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                           | pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                             |                2 |             10 |         5.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[6][0]                                                            | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_flush_db1_reg_6[0]                                                                              |                2 |             10 |         5.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[7][0]                                                            | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_flush_db1_reg[0]                                                                                |                3 |             10 |         3.33 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                                      | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                                                     |                2 |             10 |         5.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                                                                   | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg                                                                                                                                                                                      |                4 |             10 |         2.50 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]0                                                                                                                                                     | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1_n_2049                                                                                                                                                          |                4 |             10 |         2.50 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                  | pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                           |                2 |             10 |         5.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[6].sig_delay_data_reg_reg[6]0                                                                                                                 | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[6].sig_delay_data_reg[6][9]_i_1__0_n_2049                                                                                                                   |                4 |             10 |         2.50 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[5].sig_delay_data_reg_reg[5]0                                                                                                                 | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[5].sig_delay_data_reg[5][9]_i_1__0_n_2049                                                                                                                   |                5 |             10 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[4].sig_delay_data_reg_reg[4]0                                                                                                                 | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[4].sig_delay_data_reg[4][9]_i_1__0_n_2049                                                                                                                   |                7 |             10 |         1.43 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]0                                                                                                                 | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[3].sig_delay_data_reg[3][9]_i_1__0_n_2049                                                                                                                   |                6 |             10 |         1.67 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0                                                                                                                 | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0_n_2049                                                                                                                   |                6 |             10 |         1.67 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0                                                                                                                 | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0_n_2049                                                                                                                   |                7 |             10 |         1.43 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0                                                                                                                 | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0_n_2049                                                                                                                   |                8 |             10 |         1.25 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[3].sig_delay_data_reg_reg[3]0                                                                                                                                                     | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst_reg_n_reg_0[0]                                                                                                                                                                 |                4 |             10 |         2.50 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0                                                                                                                                                     | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst_reg_n_reg_9[0]                                                                                                                                                                 |                8 |             10 |         1.25 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0                                                                                                                                                     | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_stream_rst_reg_n_reg_1[0]                                                                                                                                                                 |                8 |             10 |         1.25 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[1][0]                                                            | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_flush_db1_reg_1[0]                                                                              |                4 |             10 |         2.50 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/zups/axi_pl_ps/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                           |                2 |             10 |         5.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                                                                   | pl_eth_10g_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                                                                                                               |                3 |             10 |         3.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]                                                                                                                                                                                                                                                  |                1 |             10 |        10.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                         | pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                           |                3 |             10 |         3.33 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/zups/axi_pl_ps/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                           |                2 |             10 |         5.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK/E[0]                                                                                                                                                                                             | pl_eth_10g_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/scndry_out                                                                                                                                                                                                                                                                   |                4 |             10 |         2.50 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                          |                2 |             10 |         5.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                          |                2 |             10 |         5.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                           | pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                             |                1 |             10 |        10.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/welch_preprocess_1/inst/ILA0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                                            | pl_eth_10g_i/welch_preprocess_1/inst/ILA0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                                                                                        |                3 |             10 |         3.33 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_AXI_RESET_TX_SYNC/SS[0]                                                                                                                                                                         |                1 |             10 |        10.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/welch_preprocess_1/inst/ILA0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                                            | pl_eth_10g_i/welch_preprocess_1/inst/ILA0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                              |                4 |             10 |         2.50 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                  | pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                           |                1 |             10 |        10.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                     | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                                                                                |                1 |             10 |        10.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                         | pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                           |                4 |             10 |         2.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                                                                            |                2 |             10 |         5.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                  | pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                           |                3 |             10 |         3.33 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/welch_preprocess_1/inst/ILA0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                 |                4 |             10 |         2.50 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                 |                4 |             10 |         2.50 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                 |                4 |             10 |         2.50 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.pl_eth_10g_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_ctr[9]_i_1_n_2049                                    | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.pl_eth_10g_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_pll_timer_clr_reg_n_2049                                                     |                2 |             10 |         5.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                      |                5 |             10 |         2.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.pl_eth_10g_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[9]_i_1_n_2049                                    | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.pl_eth_10g_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_clr_reg_n_2049                                                     |                3 |             10 |         3.33 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0                                                                                                                   |                4 |             10 |         2.50 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                                                                   | pl_eth_10g_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                                     |                3 |             10 |         3.33 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                    | pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                             |                2 |             10 |         5.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_STATS/ena                                                                                                                                                          | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_STATS/my_total_good_bytes[14]_i_1_n_2049                                                                                                                                         |                2 |             11 |         5.50 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[2].WPC1/FFT0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_valid                                                                                                                                                                    | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                                                                                 |                2 |             11 |         5.50 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[1].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/processing_state/gen_ce_non_real_time.ce_predicted_reg                                                                                         | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[1].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/loading_state/ORS_reg_0                                                                                                                                      |                3 |             11 |         3.67 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                                        | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                                                                                |                5 |             11 |         2.20 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[2].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/processing_state/gen_ce_non_real_time.ce_predicted_reg                                                                                         | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[2].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/loading_state/ORS_reg_0                                                                                                                                      |                3 |             11 |         3.67 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/processing_state/gen_ce_non_real_time.ce_predicted_reg                                                                                         | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/loading_state/ORS_reg_0                                                                                                                                      |                3 |             11 |         3.67 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_total_good_bytes_accumulator/counter_lsb[23]_i_1__23_n_2049                                                                                                                       |                2 |             11 |         5.50 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_STATS/my_total_good_bytes_nxt                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_STATS/my_total_good_bytes[14]_i_1__0_n_2049                                                                                                                                   |                3 |             11 |         3.67 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/welch_preprocess_1/inst/ILA1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_2049                                                                                                                                                                                                                         |                3 |             11 |         3.67 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_FTP/reset_flop_out                                                                                                                                                    |                5 |             11 |         2.20 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/welch_preprocess_1/inst/ILA0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_2049                                                                                                                                                                                                                         |                4 |             11 |         2.75 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                                        | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                                                                |                4 |             11 |         2.75 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[3].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/processing_state/gen_ce_non_real_time.ce_predicted_reg                                                                                         | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[3].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/loading_state/ORS_reg_0                                                                                                                                      |                3 |             11 |         3.67 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                                                                                 |                3 |             11 |         3.67 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_8192_9215_bytes_accumulator/counter_msb[23]_i_1__15_n_2049                                                                                                                 |                2 |             11 |         5.50 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_2049                                                                                                                                                                                                                                                |                4 |             11 |         2.75 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/axi_pl_ps/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                 |                2 |             12 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                                                                                                            |                1 |             12 |        12.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/FFT0/U0/i_synth/axi_wrapper/symbols_out_remaining__0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                 |                4 |             12 |         3.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[2].WPC1/FFT0/U0/i_synth/axi_wrapper/symbols_out_remaining__0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                           | pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                                                                                                    |                1 |             12 |        12.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/axi_pl_ps/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                            | pl_eth_10g_i/zups/axi_pl_ps/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                                                                                     |                1 |             12 |        12.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                           | pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                                                                    |                1 |             12 |        12.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                           | pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                                                                                    |                3 |             12 |         4.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/ctl_rx_enable_r_i_1_n_2049                                                                                                                                                          | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/AXI_Reset                                                                                                                                                                                         |                8 |             12 |         1.50 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[1].WPC1/FFT0/U0/i_synth/axi_wrapper/symbols_out_remaining__0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                 |                4 |             12 |         3.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[1].WPC1/FFT0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_valid                                                                                                                                                                    | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                                                                 |                5 |             12 |         2.40 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                           |                3 |             12 |         4.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                                                                                                            |                2 |             12 |         6.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                 |                7 |             12 |         1.71 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                 |                5 |             12 |         2.40 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_2049                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                 |                6 |             12 |         2.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                 |                5 |             12 |         2.40 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[3].WPC1/FFT0/U0/i_synth/axi_wrapper/symbols_out_remaining__0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                 |                4 |             12 |         3.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                          | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                   |                3 |             12 |         4.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/ETH_FILT0/buffer_line[15]_i_1_n_2049                                                                                                                                                                                                                                         | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                                                                 |                4 |             12 |         3.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                          | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                   |                5 |             12 |         2.40 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/sig_stream_rst                                                                                                                                                                              |                6 |             12 |         2.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                 |                6 |             12 |         2.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                 |                6 |             12 |         2.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_2049                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                 |                7 |             12 |         1.71 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                 |                6 |             12 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_64_bytes_accumulator/counter_msb[23]_i_1__18_n_2049                                                                                                                        |                3 |             12 |         4.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/zups/axi_pl_ps/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                            | pl_eth_10g_i/zups/axi_pl_ps/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                                                                     |                1 |             12 |        12.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                           |                4 |             12 |         3.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                           |                2 |             12 |         6.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                             |                4 |             12 |         3.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                           |                3 |             12 |         4.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/zups/ps_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                                                                                    |                4 |             12 |         3.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_undersize_accumulator/counter_msb[23]_i_1__40_n_2049                                                                                                                              |                4 |             12 |         3.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                        |                6 |             12 |         2.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                             |                3 |             12 |         4.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                           |                6 |             12 |         2.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                           |                4 |             12 |         3.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                                      | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg                                                                                                                                                                                      |                4 |             12 |         3.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                                                                      | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_reset_reg                                                                                                                                                                                                    |                4 |             12 |         3.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[4]                                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                           |                6 |             13 |         2.17 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                                                                       |                7 |             13 |         1.86 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_axi_slave_2_ipif/axi_wdata0                                                                                                                                                                       | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                                                                                |                4 |             13 |         3.25 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/PS8_i_0[0]                                                                                                                                               | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                                                                                |                5 |             13 |         2.60 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                                                                                                                       |                7 |             13 |         1.86 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/wr_en                                                                                                                                                      | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                                                                |                4 |             13 |         3.25 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/wr_addr[12]_i_1_n_2049                                                                                                                                                                                                                                                       | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                                                                 |                3 |             13 |         4.33 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport2_o[0]                                                                                                                                                                                                                                       |                6 |             13 |         2.17 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/axi_pl_ps/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                                                   | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                                                                |                3 |             13 |         4.33 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg                                                                                                                                                                                      |                4 |             13 |         3.25 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                           |                6 |             13 |         2.17 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/PS8_i_0[0]                                                                                                                                               | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                                                                |                5 |             13 |         2.60 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_STATS/stat_rx_total_good_bytes[13]_i_1_n_2049                                                                                                                                    |                2 |             14 |         7.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[3].WPC1/FFT0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_valid                                                                                                                                                                    | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                                                                                 |                4 |             14 |         3.50 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                    | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                                                                                |                5 |             14 |         2.80 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                          | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                        |                5 |             14 |         2.80 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[3].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/has_unload.unloading_state/xk_index_counter_ce                                                                                                 |                                                                                                                                                                                                                                                                                                                                 |                3 |             14 |         4.67 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[1].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/has_unload.unloading_state/xk_index_counter_ce                                                                                                 |                                                                                                                                                                                                                                                                                                                                 |                3 |             14 |         4.67 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[3].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/loading_state/ORS_reg_1                                                                                                                        |                                                                                                                                                                                                                                                                                                                                 |                4 |             14 |         3.50 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/has_unload.unloading_state/xk_index_counter_ce                                                                                                 |                                                                                                                                                                                                                                                                                                                                 |                3 |             14 |         4.67 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                                    | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                        |                4 |             14 |         3.50 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                                                                                                                |                8 |             14 |         1.75 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[2].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/loading_state/ORS_reg_1                                                                                                                        |                                                                                                                                                                                                                                                                                                                                 |                4 |             14 |         3.50 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[2].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/has_unload.unloading_state/xk_index_counter_ce                                                                                                 |                                                                                                                                                                                                                                                                                                                                 |                3 |             14 |         4.67 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_STATS/stat_tx_total_good_bytes[13]_i_1_n_2049                                                                                                                                 |                4 |             14 |         3.50 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                                                                                |                8 |             14 |         1.75 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                                                   |                                                                                                                                                                                                                                                                                                                                 |                5 |             14 |         2.80 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[1].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/loading_state/ORS_reg_1                                                                                                                        |                                                                                                                                                                                                                                                                                                                                 |                3 |             14 |         4.67 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                                           | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0                                                                                                                   |                5 |             14 |         2.80 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/loading_state/ORS_reg_1                                                                                                                        |                                                                                                                                                                                                                                                                                                                                 |                4 |             14 |         3.50 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_CORE_RESET_SYNC/rx_core_reset                                                                                                                                                                   |                4 |             14 |         3.50 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                                  |                                                                                                                                                                                                                                                                                                                                 |                2 |             14 |         7.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                              |                                                                                                                                                                                                                                                                                                                                 |                2 |             14 |         7.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_axi_slave_2_ipif/axi_wdata0                                                                                                                                                                       | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                                                                                                                |                2 |             14 |         7.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_STATS/my_total_good_bytes_d1[14]_i_1_n_2049                                                                                                                     | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_STATS/reset_flop_out                                                                                                                                               |                2 |             15 |         7.50 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                                                                |                6 |             15 |         2.50 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_frame_error_accumulator/counter_msb[23]_i_1_n_2049                                                                                                                                |                2 |             15 |         7.50 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg[0]                                                                                                                                        | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                                                                                                                |                6 |             15 |         2.50 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg[0]                                                                                                                                        | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                                                                                                                 |                7 |             15 |         2.14 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/ctl_tx_enable_r_i_1_n_2049                                                                                                                                                          | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/AXI_Reset                                                                                                                                                                                         |               10 |             15 |         1.50 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_STATS/my_total_good_bytes_d1[14]_i_1__0_n_2049                                                                                                                     | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RESET_FLOP_STATS/reset_flop_out                                                                                                                                                     |                4 |             15 |         3.75 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_m_valid_dup_reg[0]                                                                                                                                                                                               | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0                                                                                                                   |                6 |             15 |         2.50 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_STATS/ena                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                 |                3 |             15 |         5.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/truncate_flag_reg[0]                                                                                                                                           | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/SS[0]                                                                                                                                                                        |                5 |             15 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                                                |                1 |             16 |        16.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_2049                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                 |                8 |             16 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_2049                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                 |               10 |             16 |         1.60 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_2049                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                 |                7 |             16 |         2.29 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[2].WPC1/FFT0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_valid                                                                                                                                                                    | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                                                |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]                                                          |                                                                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_2049                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                 |               10 |             16 |         1.60 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/ILA0/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_ETH_FRAME_PARSER/compare                                                                                                                                              | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_ETH_FRAME_PARSER/o_length[15]_i_1_n_2049                                                                                                                                            |                8 |             16 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/welch_preprocess_1/inst/ILA1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_2049                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_2049                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                 |                9 |             16 |         1.78 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/welch_preprocess_1/inst/ILA0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_2049                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/ILA0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                 |               12 |             16 |         1.33 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/ILA0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_2049                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/ILA0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_2049                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                 |               10 |             16 |         1.60 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/ILA0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_2049                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                 |                9 |             16 |         1.78 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_2049                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                 |                7 |             16 |         2.29 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/GEN_CH1_UPDATE.ch1_updt_idle_reg                                                                                                                                                  | pl_eth_10g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                                                             |                1 |             16 |        16.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                                                                                                            |                3 |             16 |         5.33 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/s2mm_all_idle                                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                                                             |                2 |             16 |         8.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                         |                                                                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                 |                9 |             16 |         1.78 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                                                                                                            |                2 |             16 |         8.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/scndry_out                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                 |                                                                                                                                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                 |               12 |             16 |         1.33 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RESET_FLOP_DECODER/reset_flop_out_reg_1                                                                                                                                             |                5 |             16 |         3.20 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_2049                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                 |                7 |             16 |         2.29 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_2049                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                 |                8 |             16 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_2049                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                 |               10 |             16 |         1.60 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_2049                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                 |                8 |             16 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_2049                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                 |               10 |             16 |         1.60 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_2049                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                 |                8 |             16 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_2049                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                 |                9 |             16 |         1.78 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_2049                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                 |                9 |             16 |         1.78 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_2049                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                 |               12 |             16 |         1.33 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/ILA1/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_2049                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                 |               11 |             16 |         1.45 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_2049                                                                                                                                                                                                                                                |                7 |             16 |         2.29 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                        |                                                                                                                                                                                                                                                                                                                                 |                1 |             16 |        16.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/ILA1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                 |               11 |             16 |         1.45 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/ILA1/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_2049                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[15]_i_1_n_2049                                                                                                                                                        | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_reset_reg                                                                                                                                                                                                                |                5 |             16 |         3.20 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_addr_posted_cntr_reg[2]                                                                                    | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                                                                                                        |                2 |             16 |         8.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[15]_i_1_n_2049                                                                                                                                                        | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                                          |                2 |             16 |         8.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[15]_i_1__0_n_2049                                                                                                                                                                | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                                          |                2 |             16 |         8.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/ILA1/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_2049                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                 |               10 |             16 |         1.60 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/ILA1/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_2049                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                 |               10 |             16 |         1.60 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/ILA1/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_2049                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                 |               12 |             16 |         1.33 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/ILA0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_2049                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                 |                7 |             16 |         2.29 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/ILA1/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_2049                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                 |                9 |             16 |         1.78 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/ILA1/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_2049                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                 |               11 |             16 |         1.45 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/ILA1/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_2049                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                 |                7 |             16 |         2.29 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/ILA1/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_2049                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                 |                9 |             16 |         1.78 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/ILA1/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_2049                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                 |                9 |             16 |         1.78 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/ILA1/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_2049                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                 |               11 |             16 |         1.45 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/ILA0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_2049                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                 |               10 |             16 |         1.60 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/ILA1/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_2049                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                 |               10 |             16 |         1.60 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/ILA1/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_2049                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                 |               12 |             16 |         1.33 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/ILA1/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_2049                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                 |                8 |             16 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/ILA1/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_2049                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                 |                8 |             16 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_STATS/stat_tx_total_good_packets_i_1_n_2049                                                                                                                                   |                4 |             16 |         4.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[15]_i_1_n_2049                                                                                                                                                                                     | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                     | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                                                                                                                |                2 |             16 |         8.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/ILA0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_2049                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                 |               11 |             16 |         1.45 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/ILA0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_2049                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                 |                8 |             16 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/ILA0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_2049                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                 |                8 |             16 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/ILA0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_2049                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                 |                8 |             16 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/ILA0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_2049                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                 |                7 |             16 |         2.29 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/wr_en                                                                                                                                                      | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                                                                                                                |                6 |             16 |         2.67 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/ILA0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_2049                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                 |                9 |             16 |         1.78 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/ILA0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_2049                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                 |                8 |             16 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/ILA0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_2049                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                 |                8 |             16 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/ILA1/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/ILA0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_2049                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                 |               10 |             16 |         1.60 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/ILA0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_2049                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                 |                8 |             16 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                         |                3 |             17 |         5.67 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/zups/axi_pl_ps/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                          |               12 |             17 |         1.42 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/axi_pl_ps/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                 |                3 |             17 |         5.67 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                         |                3 |             17 |         5.67 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RESET_FLOP_FCS/reset_flop_out                                                                                                                                                       |                8 |             18 |         2.25 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                         |                2 |             18 |         9.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[1].WPC1/FFT0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_valid                                                                                                                                                                    | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                                                                                 |                4 |             18 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                         |                2 |             18 |         9.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                                                                                                            |                3 |             18 |         6.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_8192_9215_bytes_accumulator/counter_msb[23]_i_1__22_n_2049                                                                                                                 |                3 |             18 |         6.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/axi_pl_ps/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                                                     | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                                                                |                4 |             18 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                                                                                                            |                3 |             18 |         6.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_4096_8191_bytes_accumulator/counter_msb[23]_i_1__27_n_2049                                                                                                                 |                3 |             18 |         6.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_STATS/stat_rx_total_good_packets_i_1_n_2049                                                                                                                                      |                7 |             18 |         2.57 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RESET_FLOP_STATS/reset_flop_out                                                                                                                                                     |                3 |             19 |         6.33 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                          | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                |                5 |             19 |         3.80 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_vlan_accumulator/counter_msb[23]_i_1__54_n_2049                                                                                                                                   |                2 |             19 |         9.50 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                 | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                |                4 |             19 |         4.75 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_bad_fcs_accumulator/counter_msb[23]_i_1__24_n_2049                                                                                                                                |                3 |             19 |         6.33 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                                                                 |                7 |             20 |         2.86 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_HI_BER_MONITOR/ber_125us_timer[19]_i_1_n_2049                                                                                                                      | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RESET_FLOP_HI_BER/reset_flop_out                                                                                                                                                    |                5 |             20 |         4.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_total_bytes_accumulator/counter_lsb[23]_i_1__2_n_2049                                                                                                                             |                3 |             20 |         6.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                         |                                                                                                                                                                                                                                                                                                                                 |                2 |             20 |        10.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_unicast_accumulator/counter_msb[23]_i_1__38_n_2049                                                                                                                                |                3 |             20 |         6.67 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                         |                                                                                                                                                                                                                                                                                                                                 |                2 |             20 |        10.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_2048_4095_bytes_accumulator/counter_msb[23]_i_1__33_n_2049                                                                                                                 |                4 |             20 |         5.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_core_cdc_sync_gt_rxreset_0/user_rx_reset_0                                                                                                                                                                                                                       |                7 |             21 |         3.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                                                                      | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                                                     |                5 |             21 |         4.20 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_ETH_FRAME_PARSER/efp_valid                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                 |                6 |             21 |         3.50 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_total_bytes_accumulator/counter_lsb[23]_i_1__41_n_2049                                                                                                                            |                4 |             21 |         5.25 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_FOR_ASYNC.REG_TO_SECONDARY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                                                                           |                5 |             21 |         4.20 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_1523_1548_bytes_accumulator/counter_msb[23]_i_1__45_n_2049                                                                                                                 |                5 |             21 |         4.20 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_1549_2047_bytes_accumulator/counter_msb[23]_i_1__28_n_2049                                                                                                                 |                3 |             21 |         7.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[2].WPC1/FFT0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_valid                                                                                                                                                                    | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                        |                6 |             22 |         3.67 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_2048_4095_bytes_accumulator/pm_tick_d1                                                                                                                       |                                                                                                                                                                                                                                                                                                                                 |                8 |             22 |         2.75 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/FFT0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_valid                                                                                                                                                                    | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                                                                                 |                5 |             22 |         4.40 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                                                                                                           |                9 |             22 |         2.44 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                          |                                                                                                                                                                                                                                                                                                                                 |                4 |             22 |         5.50 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts2_rden                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                           |                8 |             22 |         2.75 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.updt_sts_reg_0[0]                                                                                                                                          | pl_eth_10g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                           |                7 |             22 |         3.14 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                              |                                                                                                                                                                                                                                                                                                                                 |                2 |             22 |        11.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_bad_fcs_accumulator/counter_msb[23]_i_1__51_n_2049                                                                                                                         |                3 |             22 |         7.33 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_1523_1548_bytes_accumulator/counter_lsb__0[23]                                                                                                                             |                5 |             23 |         4.60 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_bad_fcs_accumulator/counter_lsb[23]_i_1__24_n_2049                                                                                                                                |                5 |             23 |         4.60 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_65_127_bytes_accumulator/counter_lsb[23]_i_1__3_n_2049                                                                                                                     |                4 |             23 |         5.75 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_inrangeerr_accumulator/counter_lsb[23]_i_1__52_n_2049                                                                                                                             |                4 |             23 |         5.75 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_stomped_fcs_accumulator/counter_lsb[23]_i_1__9_n_2049                                                                                                                             |                5 |             23 |         4.60 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_broadcast_accumulator/counter_lsb[23]_i_1__55_n_2049                                                                                                                              |                4 |             23 |         5.75 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_total_packets_accumulator/counter_lsb[23]_i_1__12_n_2049                                                                                                                          |                4 |             23 |         5.75 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                                                                                   |               13 |             23 |         1.77 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_total_good_packets_accumulator/counter_lsb[23]_i_1__7_n_2049                                                                                                                      |                4 |             23 |         5.75 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_1549_2047_bytes_accumulator/counter_lsb[23]_i_1__57_n_2049                                                                                                                 |                4 |             23 |         5.75 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_bad_code_accumulator/counter_lsb[23]_i_1__43_n_2049                                                                                                                               |                4 |             23 |         5.75 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_vlan_accumulator/counter_lsb[23]_i_1__54_n_2049                                                                                                                                   |                4 |             23 |         5.75 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                   |                                                                                                                                                                                                                                                                                                                                 |                2 |             23 |        11.50 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_unicast_accumulator/counter_lsb[23]_i_1__49_n_2049                                                                                                                                |                4 |             23 |         5.75 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_fragment_accumulator/counter_lsb[23]_i_1__46_n_2049                                                                                                                               |                4 |             23 |         5.75 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/ctl_rx_min_packet_len_r[7]_i_1_n_2049                                                                                                                                               | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/AXI_Reset                                                                                                                                                                                         |               12 |             23 |         1.92 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_framing_err_accumulator/counter_lsb[23]_i_1__44_n_2049                                                                                                                            |                4 |             23 |         5.75 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_large_accumulator/counter_msb[23]_i_1__30_n_2049                                                                                                                           |                3 |             23 |         7.67 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_cycle_accumulator/counter_lsb[23]_i_1__42_n_2049                                                                                                                                     |                3 |             23 |         7.67 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_oversize_accumulator/counter_lsb[23]_i_1__47_n_2049                                                                                                                               |                3 |             23 |         7.67 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_bad_fcs_accumulator/counter_lsb[23]_i_1__51_n_2049                                                                                                                         |                4 |             23 |         5.75 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_total_packets_accumulator/counter_lsb[23]_i_1__1_n_2049                                                                                                                           |                4 |             23 |         5.75 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_bad_fcs_accumulator/counter_msb[23]_i_1__20_n_2049                                                                                                                                |                3 |             23 |         7.67 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_256_511_bytes_accumulator/counter_lsb[23]_i_1__5_n_2049                                                                                                                    |                4 |             23 |         5.75 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_128_255_bytes_accumulator/counter_lsb[23]_i_1__0_n_2049                                                                                                                    |                4 |             23 |         5.75 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_multicast_accumulator/counter_lsb[23]_i_1__53_n_2049                                                                                                                              |                4 |             23 |         5.75 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_64_bytes_accumulator/counter_lsb[23]_i_1__4_n_2049                                                                                                                         |                4 |             23 |         5.75 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_test_pattern_mismatch_accumulator/counter_lsb[23]_i_1__48_n_2049                                                                                                                  |                4 |             23 |         5.75 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_jabber_accumulator/counter_lsb[23]_i_1__56_n_2049                                                                                                                                 |                4 |             23 |         5.75 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_frame_error_accumulator/counter_lsb[23]                                                                                                                                           |                4 |             23 |         5.75 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_toolong_accumulator/counter_lsb[23]_i_1__50_n_2049                                                                                                                                |                4 |             23 |         5.75 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_512_1023_bytes_accumulator/counter_lsb[23]                                                                                                                                 |                5 |             24 |         4.80 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_65_127_bytes_accumulator/overflow_reg_n_2049                                                                                                                               |                8 |             24 |         3.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_64_bytes_accumulator/overflow_reg_n_2049                                                                                                                                   |                8 |             24 |         3.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_512_1023_bytes_accumulator/overflow                                                                                                                                        |                9 |             24 |         2.67 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_large_accumulator/overflow                                                                                                                                                 |                9 |             24 |         2.67 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_8192_9215_bytes_accumulator/counter_lsb[23]                                                                                                                                |                5 |             24 |         4.80 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_8192_9215_bytes_accumulator/overflow                                                                                                                                       |                8 |             24 |         3.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_4096_8191_bytes_accumulator/counter_lsb[23]                                                                                                                                |                4 |             24 |         6.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_4096_8191_bytes_accumulator/overflow                                                                                                                                       |                8 |             24 |         3.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_256_511_bytes_accumulator/overflow_reg_n_2049                                                                                                                              |                6 |             24 |         4.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_2048_4095_bytes_accumulator/counter_lsb[23]                                                                                                                                |                5 |             24 |         4.80 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_total_good_bytes_accumulator/overflow_reg_n_2049                                                                                                                                  |                9 |             24 |         2.67 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_1523_1548_bytes_accumulator/overflow                                                                                                                                       |               11 |             24 |         2.18 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_frame_error_accumulator/overflow                                                                                                                                                  |                5 |             24 |         4.80 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_broadcast_accumulator/overflow                                                                                                                                                    |                8 |             24 |         3.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_multicast_accumulator/overflow                                                                                                                                                    |               10 |             24 |         2.40 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_bad_fcs_accumulator/counter_lsb[23]                                                                                                                                               |                5 |             24 |         4.80 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_multicast_accumulator/counter_lsb[23]                                                                                                                                             |                5 |             24 |         4.80 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_bad_fcs_accumulator/overflow                                                                                                                                                      |                6 |             24 |         4.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_1024_1518_bytes_accumulator/overflow                                                                                                                                       |                8 |             24 |         3.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_1024_1518_bytes_accumulator/counter_lsb[23]                                                                                                                                |                5 |             24 |         4.80 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]_0                                                                                    | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                                                                                                        |                4 |             24 |         6.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_128_255_bytes_accumulator/overflow_reg_n_2049                                                                                                                              |                7 |             24 |         3.43 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_total_packets_accumulator/overflow_reg_n_2049                                                                                                                                     |               10 |             24 |         2.40 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_1519_1522_bytes_accumulator/overflow                                                                                                                                       |                8 |             24 |         3.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_1519_1522_bytes_accumulator/counter_lsb[23]                                                                                                                                |                5 |             24 |         4.80 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_unicast_accumulator/overflow                                                                                                                                                      |                7 |             24 |         3.43 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_large_accumulator/overflow                                                                                                                                                 |                6 |             24 |         4.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_1523_1548_bytes_accumulator/counter_lsb[23]                                                                                                                                |                5 |             24 |         4.80 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_1549_2047_bytes_accumulator/overflow                                                                                                                                       |               10 |             24 |         2.40 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_1549_2047_bytes_accumulator/counter_lsb[23]                                                                                                                                |                5 |             24 |         4.80 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_unicast_accumulator/counter_lsb[23]                                                                                                                                               |                5 |             24 |         4.80 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_vlan_accumulator/overflow                                                                                                                                                         |                7 |             24 |         3.43 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_2048_4095_bytes_accumulator/overflow                                                                                                                                       |               13 |             24 |         1.85 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_total_good_packets_accumulator/overflow_reg_n_2049                                                                                                                                |                8 |             24 |         3.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_vlan_accumulator/counter_lsb[23]                                                                                                                                                  |                5 |             24 |         4.80 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_small_accumulator/counter_lsb[23]                                                                                                                                          |                5 |             24 |         4.80 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_broadcast_accumulator/counter_lsb[23]                                                                                                                                             |                5 |             24 |         4.80 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_small_accumulator/overflow                                                                                                                                                 |                8 |             24 |         3.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_total_bytes_accumulator/counter_msb[23]_i_1__2_n_2049                                                                                                                             |                4 |             24 |         6.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_total_bytes_accumulator/overflow_reg_n_2049                                                                                                                                       |                9 |             24 |         2.67 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_large_accumulator/counter_lsb[23]                                                                                                                                          |                5 |             24 |         4.80 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_512_1023_bytes_accumulator/counter_lsb[23]                                                                                                                                 |                5 |             24 |         4.80 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_256_511_bytes_accumulator/counter_lsb[23]                                                                                                                                  |                5 |             24 |         4.80 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_fragment_accumulator/overflow_reg_n_2049                                                                                                                                          |                6 |             24 |         4.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_broadcast_accumulator/overflow_reg_n_2049                                                                                                                                         |                8 |             24 |         3.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_bad_code_accumulator/overflow_reg_n_2049                                                                                                                                          |                9 |             24 |         2.67 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_cycle_accumulator/overflow_reg_n_2049                                                                                                                                                |                7 |             24 |         3.43 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_4096_8191_bytes_accumulator/overflow                                                                                                                                       |               10 |             24 |         2.40 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_4096_8191_bytes_accumulator/counter_lsb[23]                                                                                                                                |                5 |             24 |         4.80 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_512_1023_bytes_accumulator/overflow                                                                                                                                        |               10 |             24 |         2.40 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_256_511_bytes_accumulator/overflow                                                                                                                                         |                9 |             24 |         2.67 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_64_bytes_accumulator/overflow                                                                                                                                              |               10 |             24 |         2.40 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_64_bytes_accumulator/counter_lsb[23]                                                                                                                                       |                5 |             24 |         4.80 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg                                                                                                                                                                                      |                7 |             24 |         3.43 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_65_127_bytes_accumulator/overflow                                                                                                                                          |                6 |             24 |         4.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_65_127_bytes_accumulator/counter_lsb[23]                                                                                                                                   |                5 |             24 |         4.80 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_8192_9215_bytes_accumulator/overflow                                                                                                                                       |                6 |             24 |         4.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_8192_9215_bytes_accumulator/counter_lsb[23]                                                                                                                                |                5 |             24 |         4.80 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_total_bytes_accumulator/overflow                                                                                                                                                  |                7 |             24 |         3.43 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                                                      | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                                                                        |                3 |             24 |         8.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_1523_1548_bytes_accumulator/overflow__0                                                                                                                                    |                9 |             24 |         2.67 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_1519_1522_bytes_accumulator/counter_lsb[23]                                                                                                                                |                5 |             24 |         4.80 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_1519_1522_bytes_accumulator/overflow                                                                                                                                       |                8 |             24 |         3.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_128_255_bytes_accumulator/counter_lsb[23]                                                                                                                                  |                5 |             24 |         4.80 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_1549_2047_bytes_accumulator/overflow_reg_n_2049                                                                                                                            |                5 |             24 |         4.80 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_128_255_bytes_accumulator/overflow                                                                                                                                         |                8 |             24 |         3.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_1024_1518_bytes_accumulator/counter_lsb[23]                                                                                                                                |                5 |             24 |         4.80 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_1024_1518_bytes_accumulator/overflow                                                                                                                                       |                9 |             24 |         2.67 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_65_127_bytes_accumulator/counter_msb[23]_i_1__26_n_2049                                                                                                                    |                3 |             24 |         8.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_2048_4095_bytes_accumulator/overflow                                                                                                                                       |                8 |             24 |         3.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_2048_4095_bytes_accumulator/counter_lsb[23]                                                                                                                                |                5 |             24 |         4.80 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[1].WPC1/FFT0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_valid                                                                                                                                                                    | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                                                                   |                5 |             24 |         4.80 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_oversize_accumulator/overflow_reg_n_2049                                                                                                                                          |                7 |             24 |         3.43 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_multicast_accumulator/overflow_reg_n_2049                                                                                                                                         |                7 |             24 |         3.43 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_jabber_accumulator/overflow_reg_n_2049                                                                                                                                            |                8 |             24 |         3.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_inrangeerr_accumulator/overflow_reg_n_2049                                                                                                                                        |                6 |             24 |         4.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_framing_err_accumulator/overflow_reg_n_2049                                                                                                                                       |                9 |             24 |         2.67 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_stomped_fcs_accumulator/overflow                                                                                                                                                  |               10 |             24 |         2.40 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_bad_fcs_accumulator/overflow_reg_n_2049                                                                                                                                    |                7 |             24 |         3.43 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_toolong_accumulator/overflow_reg_n_2049                                                                                                                                           |                9 |             24 |         2.67 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_unicast_accumulator/overflow_reg_n_2049                                                                                                                                           |                9 |             24 |         2.67 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_vlan_accumulator/overflow_reg_n_2049                                                                                                                                              |                8 |             24 |         3.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_undersize_accumulator/counter_lsb[23]                                                                                                                                             |                5 |             24 |         4.80 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_bad_fcs_accumulator/overflow                                                                                                                                                      |                9 |             24 |         2.67 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_test_pattern_mismatch_accumulator/overflow_reg_n_2049                                                                                                                             |                8 |             24 |         3.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_total_good_packets_accumulator/overflow                                                                                                                                           |               10 |             24 |         2.40 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_total_good_packets_accumulator/counter_lsb[23]                                                                                                                                    |                5 |             24 |         4.80 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_small_accumulator/counter_lsb[23]                                                                                                                                          |                5 |             24 |         4.80 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_small_accumulator/overflow                                                                                                                                                 |                8 |             24 |         3.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_total_packets_accumulator/overflow                                                                                                                                                |                5 |             24 |         4.80 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_large_accumulator/counter_lsb[23]                                                                                                                                          |                5 |             24 |         4.80 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_total_good_bytes_accumulator/overflow                                                                                                                                             |                6 |             24 |         4.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_undersize_accumulator/overflow                                                                                                                                                    |                9 |             24 |         2.67 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_1024_1518_bytes_accumulator/counter_msb[23]_i_1__34_n_2049                                                                                                                 |                4 |             25 |         6.25 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                 |               10 |             25 |         2.50 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_inrangeerr_accumulator/counter_msb[23]_i_1__52_n_2049                                                                                                                             |                3 |             25 |         8.33 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                 |                7 |             25 |         3.57 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_65_127_bytes_accumulator/counter_msb[23]_i_1__3_n_2049                                                                                                                     |                4 |             25 |         6.25 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                 |                7 |             25 |         3.57 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_64_bytes_accumulator/counter_msb[23]_i_1__4_n_2049                                                                                                                         |                6 |             25 |         4.17 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                 |                7 |             25 |         3.57 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/ILA0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                 |                8 |             25 |         3.12 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_256_511_bytes_accumulator/counter_msb[23]_i_1__7_n_2049                                                                                                                    |                4 |             25 |         6.25 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/ILA0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                 |                6 |             25 |         4.17 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/ILA0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                 |               10 |             25 |         2.50 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/ILA0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                 |                8 |             25 |         3.12 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/ILA1/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                 |                6 |             25 |         4.17 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/ILA1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                 |                8 |             25 |         3.12 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_1519_1522_bytes_accumulator/counter_msb[23]_i_1__16_n_2049                                                                                                                 |                4 |             25 |         6.25 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/ILA1/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                 |                9 |             25 |         2.78 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_large_accumulator/counter_msb[23]_i_1__31_n_2049                                                                                                                           |                5 |             25 |         5.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                 |                6 |             25 |         4.17 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                 |                8 |             25 |         3.12 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_1523_1548_bytes_accumulator/counter_msb[23]_i_1__13_n_2049                                                                                                                 |                4 |             25 |         6.25 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                 |                7 |             25 |         3.57 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/ILA1/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                 |                6 |             25 |         4.17 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                 |                6 |             25 |         4.17 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_cycle_accumulator/counter_msb[23]_i_1__42_n_2049                                                                                                                                     |                4 |             25 |         6.25 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_bad_code_accumulator/counter_msb[23]_i_1__43_n_2049                                                                                                                               |                3 |             25 |         8.33 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_vlan_accumulator/counter_msb[23]_i_1__11_n_2049                                                                                                                                   |                4 |             25 |         6.25 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_broadcast_accumulator/counter_msb[23]_i_1__55_n_2049                                                                                                                              |                4 |             25 |         6.25 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                 |                9 |             25 |         2.78 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_128_255_bytes_accumulator/counter_msb[23]_i_1__0_n_2049                                                                                                                    |                3 |             25 |         8.33 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_framing_err_accumulator/counter_msb[23]_i_1__44_n_2049                                                                                                                            |                4 |             25 |         6.25 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[3].WPC1/FFT0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_valid                                                                                                                                                                    | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                                                                 |                6 |             25 |         4.17 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                 |               10 |             25 |         2.50 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_total_packets_accumulator/counter_msb[23]_i_1__12_n_2049                                                                                                                          |                4 |             25 |         6.25 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                                                                 |                4 |             25 |         6.25 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_total_good_packets_accumulator/counter_msb[23]_i_1__8_n_2049                                                                                                                      |                4 |             25 |         6.25 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/FFT0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_valid                                                                                                                                                                    | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                                                                 |                5 |             25 |         5.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_1549_2047_bytes_accumulator/counter_msb[23]_i_1__57_n_2049                                                                                                                 |                3 |             25 |         8.33 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_4096_8191_bytes_accumulator/counter_msb[23]_i_1__39_n_2049                                                                                                                 |                3 |             25 |         8.33 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_256_511_bytes_accumulator/counter_msb[23]_i_1__36_n_2049                                                                                                                   |                4 |             25 |         6.25 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_test_pattern_mismatch_accumulator/counter_msb[23]_i_1__48_n_2049                                                                                                                  |                4 |             25 |         6.25 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                 |               10 |             25 |         2.50 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_toolong_accumulator/counter_msb[23]_i_1__50_n_2049                                                                                                                                |                5 |             25 |         5.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                 |               10 |             25 |         2.50 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_total_bytes_accumulator/counter_msb[23]_i_1__41_n_2049                                                                                                                            |                4 |             25 |         6.25 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg_0[0]                                                                                                                                                                                             | pl_eth_10g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                           |               10 |             26 |         2.60 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_valid_reg_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                 |                2 |             26 |        13.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_cmnd_wr                                                                                                                                                                                                                        | pl_eth_10g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                           |                7 |             26 |         3.71 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/updt_cmnd_wr                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                           |                8 |             26 |         3.25 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH1_UPDATE.ch1_dma_slverr_set_reg_2[0]                                                                                                                                                                         | pl_eth_10g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                           |                5 |             26 |         5.20 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updt_data_reg_1[0]                                                                                                                                                             | pl_eth_10g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                           |                8 |             26 |         3.25 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_NO_UPR_MSB_NXTDESC.ch2_nxtdesc_wren_reg_1[0]                                                                                                                                                                                             | pl_eth_10g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                           |               10 |             26 |         2.60 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/E[0]                                                                                                                                                                                                                                | pl_eth_10g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                           |               13 |             26 |         2.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/lsbnxtdesc_tready                                                                                                                                                                                                                            | pl_eth_10g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                           |               10 |             26 |         2.60 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[7]                                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                           |               18 |             26 |         1.44 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_valid_reg_0                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                                                                                                           |                4 |             26 |         6.50 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axis_s2mm_ftch_tvalid_new                                                                                                                                                                                           | pl_eth_10g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                                                                           |                5 |             26 |         5.20 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_total_good_bytes_accumulator/counter_msb[23]_i_1__23_n_2049                                                                                                                       |                6 |             26 |         4.33 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc0                                                                                                                                                                                   | pl_eth_10g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                           |                4 |             26 |         6.50 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.pl_eth_10g_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1_n_2049                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.pl_eth_10g_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_clr                                                                   |                4 |             26 |         6.50 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[3]                                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                           |               15 |             26 |         1.73 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                                                                |               16 |             26 |         1.62 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[3].WPC1/FFT0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_valid                                                                                                                                                                    | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                                                                 |                7 |             26 |         3.71 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_data_reg_2[0]                                                                                                                                                             | pl_eth_10g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                           |                6 |             26 |         4.33 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/dataout0[61]_i_1_n_2049                                                                                                                                               |               11 |             26 |         2.36 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_128_255_bytes_accumulator/counter_msb[23]_i_1__21_n_2049                                                                                                                   |                4 |             26 |         6.50 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/ctl_tx_test_pattern_seed_a_r[57]_i_1_n_2049                                                                                                                                         | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/AXI_Reset                                                                                                                                                                                         |               13 |             26 |         2.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/ctl_tx_test_pattern_seed_b_r[57]_i_1_n_2049                                                                                                                                         | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/AXI_Reset                                                                                                                                                                                         |               12 |             26 |         2.17 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_total_good_bytes_accumulator/counter_msb[23]_i_1__6_n_2049                                                                                                                        |                4 |             26 |         6.50 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                                                                | pl_eth_10g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                                                                                   |                5 |             27 |         5.40 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/curdesc_lsb_i                                                                                                                                                                                                               | pl_eth_10g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                           |               11 |             27 |         2.45 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/curdesc_lsb_i                                                                                                                                                                                                               | pl_eth_10g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                           |               13 |             27 |         2.08 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_small_accumulator/counter_msb[23]_i_1__25_n_2049                                                                                                                           |                5 |             27 |         5.40 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.cnt_i_reg[3]                                                                                  | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/SR[0]                                                                                                                                            |                3 |             27 |         9.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                 |                5 |             27 |         5.40 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[1].WPC1/FFT0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_valid                                                                                                                                                                    | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                        |                4 |             27 |         6.75 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_core_cdc_sync_rx_resetdone_dclk_0/master_watchdog_00                                                                                                                                                                                                             |                4 |             27 |         6.75 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_2048_4095_bytes_accumulator/counter_msb[23]_i_1__37_n_2049                                                                                                                 |                6 |             27 |         4.50 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc_wren_reg_0[0]                                                                                                                                                                      | pl_eth_10g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                           |                7 |             27 |         3.86 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                         |                5 |             28 |         5.60 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_core_cdc_sync_gt_rxreset_0/user_rx_reset_0                                                                                                                                                                                                                       |                6 |             28 |         4.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                         |                2 |             28 |        14.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                                                |                                                                                                                                                                                                                                                                                                                                 |                6 |             28 |         4.67 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_framing_err_accumulator/pm_tick_d1                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                 |               12 |             28 |         2.33 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                                                |                                                                                                                                                                                                                                                                                                                                 |                8 |             28 |         3.50 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                          |                                                                                                                                                                                                                                                                                                                                 |                3 |             28 |         9.33 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_cmd2data_valid_reg                                                                                                    |                                                                                                                                                                                                                                                                                                                                 |                3 |             28 |         9.33 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                                                                | pl_eth_10g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                                                                                   |                5 |             28 |         5.60 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/counter_reg_n_2049_[6]                                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                           |               13 |             28 |         2.15 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                          |                                                                                                                                                                                                                                                                                                                                 |                3 |             28 |         9.33 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_1549_2047_bytes_accumulator/pm_tick_d1                                                                                                                       |                                                                                                                                                                                                                                                                                                                                 |                8 |             28 |         3.50 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                                                  |                                                                                                                                                                                                                                                                                                                                 |                8 |             29 |         3.62 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/sig_stream_rst                                                                                                                                                                              |               10 |             29 |         2.90 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_small_accumulator/counter_msb[23]_i_1__32_n_2049                                                                                                                           |                4 |             29 |         7.25 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_oversize_accumulator/counter_msb[23]_i_1__47_n_2049                                                                                                                               |                4 |             29 |         7.25 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_512_1023_bytes_accumulator/counter_msb[23]_i_1__10_n_2049                                                                                                                  |                5 |             29 |         5.80 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/zups/axi_pl_ps/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                 |                4 |             29 |         7.25 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                            |                                                                                                                                                                                                                                                                                                                                 |                3 |             29 |         9.67 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                            |                                                                                                                                                                                                                                                                                                                                 |                3 |             29 |         9.67 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                                                  |                                                                                                                                                                                                                                                                                                                                 |                9 |             29 |         3.22 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_multicast_accumulator/counter_msb[23]_i_1__29_n_2049                                                                                                                              |                5 |             30 |         6.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_FOR_ASYNC.REG_TO_SECONDARY/GEN_UPDT_FOR_QUEUE.sts_received_d1_reg                                                                                                          | pl_eth_10g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                                                                                                           |                3 |             30 |        10.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_load_input_cmd                                                                                                                                                             | pl_eth_10g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_addr_reg_empty_reg_0                                                                                                                                                                                 |                5 |             30 |         6.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_broadcast_accumulator/pm_tick_d1                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                 |               17 |             30 |         1.76 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                                                                 |                3 |             30 |        10.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/zups/axi_pl_ps/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q[35]_i_2_n_2049                                                                                                    | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_core_cdc_sync_gt_tx_resetdone_0/user_tx_reset_0                                                                                                                                                                                                                  |                5 |             30 |         6.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                                                 | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                                                     |                7 |             31 |         4.43 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/axi_pl_ps/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                 |                8 |             31 |         3.88 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_512_1023_bytes_accumulator/pm_tick_d1                                                                                                                        |                                                                                                                                                                                                                                                                                                                                 |               11 |             31 |         2.82 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                                                                                          |                6 |             31 |         5.17 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/axi_pl_ps/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                 |                5 |             31 |         6.20 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_sts_reg_0[0]                                                                                                                                                              | pl_eth_10g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                           |                6 |             31 |         5.17 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_256_511_bytes_accumulator/pm_tick_d1                                                                                                                         |                                                                                                                                                                                                                                                                                                                                 |               13 |             31 |         2.38 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/rx_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                                                                           | pl_eth_10g_i/rx_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                                            |                6 |             31 |         5.17 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/tx_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                                                                           | pl_eth_10g_i/tx_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                                            |                7 |             31 |         4.43 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_stomped_fcs_accumulator/counter_msb[23]_i_1__9_n_2049                                                                                                                             |                5 |             31 |         6.20 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts_rden                                                                                                                                                                                        | pl_eth_10g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                           |                7 |             31 |         4.43 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                                                                                     | pl_eth_10g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__1_n_2049                                                                                                                                                                      |                5 |             31 |         6.20 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_load_input_cmd                                                                                                                                                             | pl_eth_10g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_addr_reg_empty_reg_0                                                                                                                                                                                 |                6 |             31 |         5.17 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                                                                             |                5 |             32 |         6.40 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/fcs_crc_hold0                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                 |               12 |             32 |         2.67 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/user_reg1_r[31]_i_1_n_2049                                                                                                                                                          | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/AXI_Reset                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                                                                                            |                9 |             32 |         3.56 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/o_crc0                                                                                                                                    | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out                                                                                                                                                 |               32 |             32 |         1.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/user_reg0_r[31]_i_1_n_2049                                                                                                                                                          | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/AXI_Reset                                                                                                                                                                                         |               11 |             32 |         2.91 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/ctl_tx_test_pattern_seed_b_r[31]_i_1_n_2049                                                                                                                                         | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/AXI_Reset                                                                                                                                                                                         |               15 |             32 |         2.13 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/ctl_tx_test_pattern_seed_a_r[31]_i_1_n_2049                                                                                                                                         | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/AXI_Reset                                                                                                                                                                                         |               14 |             32 |         2.29 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_0[0]                                                                                                                                      | pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/PS8_i_0[0]                                                                                                                                                               |               20 |             32 |         1.60 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_1[0]                                                                                                                                      | pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/PS8_i_0[0]                                                                                                                                                               |               21 |             32 |         1.52 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_2[0]                                                                                                                                      | pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/PS8_i_0[0]                                                                                                                                                               |               20 |             32 |         1.60 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_3[0]                                                                                                                                      | pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/PS8_i_0[0]                                                                                                                                                               |               15 |             32 |         2.13 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_axi_slave_2_ipif/axi_rvalid0                                                                                                                                                                      | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                                                                                 |                3 |             32 |        10.67 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_axi_slave_2_ipif/axi_arready0                                                                                                                                                                     | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_axi_slave_2_ipif/AXI_Reset0                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_2049                                                                                                                                                                                     | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                                                                     |                7 |             32 |         4.57 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/welch_preprocess_1/inst/cpu_rdata_reg0                                                                                                                                                                                                                                                               | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                                                                                |                7 |             32 |         4.57 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/ena_d2                                                                                                                                                         | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RESET_FLOP_FCS/reset_flop_out                                                                                                                                                       |               17 |             32 |         1.88 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/p_0_in                                                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                           |               15 |             32 |         2.13 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_0[0]                                                                                                                                      | pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/PS8_i_0[0]                                                                                                                                                               |               19 |             32 |         1.68 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_1[0]                                                                                                                                      | pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/PS8_i_0[0]                                                                                                                                                               |               18 |             32 |         1.78 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_2[0]                                                                                                                                      | pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/PS8_i_0[0]                                                                                                                                                               |               17 |             32 |         1.88 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_multicast_accumulator/counter_msb[23]_i_1__53_n_2049                                                                                                                              |                5 |             32 |         6.40 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                                                      | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_8[0]                                                                                                                |                6 |             32 |         5.33 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_push_addr_reg1_out                                                                                                                                                                      | pl_eth_10g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__2_n_2049                                                                                                                                                                      |                5 |             32 |         6.40 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_3[0]                                                                                                                                      | pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/PS8_i_0[0]                                                                                                                                                               |               19 |             32 |         1.68 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                    | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/sig_stream_rst                                                                                                                                                                              |               10 |             32 |         3.20 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                                                               | pl_eth_10g_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/scndry_out                                                                                                                                                                                                                                                                   |               32 |             32 |         1.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.arready_d12                                                                                                                                                                                                           | pl_eth_10g_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_2049                                                                                                                                                                                                     |                6 |             32 |         5.33 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/tx_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_cc.axis_pkt_cnt[0]_i_1_n_2049                                                                                                                                                                                                           | pl_eth_10g_i/tx_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[3]                                                                                                                                                                                                                |                4 |             32 |         8.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_FTYPE_PARSER/ena                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                 |                5 |             32 |         6.40 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/dataout0[54]_i_1_n_2049                                                                                                                                               |               14 |             32 |         2.29 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/rx_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_pkt_fifo_cc.axis_pkt_cnt[0]_i_1_n_2049                                                                                                                                                                                                           | pl_eth_10g_i/rx_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[3]                                                                                                                                                                                                                |                4 |             32 |         8.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                                                                           |               11 |             33 |         3.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/ILA1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                 |               17 |             33 |         1.94 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/ILA0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                 |               14 |             33 |         2.36 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                 |               16 |             33 |         2.06 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                 |                6 |             33 |         5.50 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/welch_preprocess_1/inst/ILA0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                              |                9 |             34 |         3.78 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_ctl_reg_rx_clk_write_hold_syncer/dataout_reg                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                 |               23 |             34 |         1.48 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                 |                6 |             34 |         5.67 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                 |                6 |             34 |         5.67 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_1024_1518_bytes_accumulator/counter_msb[23]_i_1__19_n_2049                                                                                                                 |                6 |             34 |         5.67 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                  |                                                                                                                                                                                                                                                                                                                                 |                3 |             34 |        11.33 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                  |                                                                                                                                                                                                                                                                                                                                 |                3 |             34 |        11.33 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                    |                                                                                                                                                                                                                                                                                                                                 |                3 |             34 |        11.33 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                    |                                                                                                                                                                                                                                                                                                                                 |                3 |             34 |        11.33 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/welch_preprocess_1/inst/ILA1/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                              |               12 |             34 |         2.83 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                                                                             |                5 |             34 |         6.80 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                 |               10 |             35 |         3.50 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                 |               10 |             35 |         3.50 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                 |               10 |             35 |         3.50 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup2                                                                                                                         |                                                                                                                                                                                                                                                                                                                                 |                7 |             35 |         5.00 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                 |               10 |             35 |         3.50 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                 |                8 |             35 |         4.38 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_1519_1522_bytes_accumulator/counter_msb[23]_i_1__17_n_2049                                                                                                                 |                6 |             35 |         5.83 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_4096_8191_bytes_accumulator/pm_tick_d1                                                                                                                       |                                                                                                                                                                                                                                                                                                                                 |               14 |             35 |         2.50 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                 |                7 |             35 |         5.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_total_bytes_accumulator/pm_tick_d1                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                 |               17 |             35 |         2.06 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_broadcast_accumulator/counter_msb[23]_i_1__35_n_2049                                                                                                                              |                7 |             35 |         5.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                         |               11 |             35 |         3.18 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                    | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/SS[0]                                                                                                                                                                                       |               10 |             36 |         3.60 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_jabber_accumulator/counter_msb[23]_i_1__56_n_2049                                                                                                                                 |                7 |             36 |         5.14 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                                                                 |                7 |             37 |         5.29 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_bad_fcs_accumulator/pm_tick_d1                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                 |               17 |             37 |         2.18 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_ready_i_reg_0[0]                                                                                                                                         | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                                                                |                9 |             37 |         4.11 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/AXI_Reset                                                                                                                                                                                         |               13 |             38 |         2.92 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_1024_1518_bytes_accumulator/pm_tick_d1                                                                                                                       |                                                                                                                                                                                                                                                                                                                                 |               20 |             38 |         1.90 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_ready_i_reg_0[0]                                                                                                                                       | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                                                                                |               10 |             38 |         3.80 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_vlan_accumulator/pm_tick_d1                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                 |               15 |             38 |         2.53 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                 |                7 |             39 |         5.57 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_128_255_bytes_accumulator/pm_tick_d1                                                                                                                         |                                                                                                                                                                                                                                                                                                                                 |               14 |             39 |         2.79 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_ready_i_reg_0[0]                                                                                                                                       | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                                                                |               11 |             39 |         3.55 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                                                                                      | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_4[0]                                                                                                                                                                                       |                7 |             39 |         5.57 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                      | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                                                                                                                 |               17 |             39 |         2.29 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_undersize_accumulator/pm_tick_d1                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                 |               14 |             39 |         2.79 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_ready_i_reg_0[0]                                                                                                                                         | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                                                                                                                |               11 |             39 |         3.55 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                                                                                                       | pl_eth_10g_i/zups/ps_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                                                                                    |               12 |             40 |         3.33 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                                          |                                                                                                                                                                                                                                                                                                                                 |                3 |             40 |        13.33 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                                                          | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_5[0]                                                                                                                                                                                       |                8 |             40 |         5.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_4096_8191_bytes_accumulator/pm_tick_d1                                                                                                                       |                                                                                                                                                                                                                                                                                                                                 |               19 |             40 |         2.11 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_large_accumulator/pm_tick_d1                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                 |               13 |             40 |         3.08 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_65_127_bytes_accumulator/pm_tick_d1                                                                                                                          |                                                                                                                                                                                                                                                                                                                                 |               17 |             41 |         2.41 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/zups/axi_pl_ps/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                 |               12 |             41 |         3.42 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/sig_cmd_stat_rst_int                                                                                                                                                                        |               15 |             41 |         2.73 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_toolong_accumulator/pm_tick_d1                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                 |               19 |             42 |         2.21 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                                     |               13 |             42 |         3.23 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_jabber_accumulator/pm_tick_d1                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                 |               18 |             42 |         2.33 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_total_good_bytes_accumulator/pm_tick_d1                                                                                                                             |                                                                                                                                                                                                                                                                                                                                 |               16 |             42 |         2.62 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_cmd2addr_valid_reg                                                                                                            |                                                                                                                                                                                                                                                                                                                                 |                3 |             42 |        14.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_large_accumulator/pm_tick_d1                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                 |               19 |             43 |         2.26 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_test_pattern_mismatch_accumulator/pm_tick_d1                                                                                                                        |                                                                                                                                                                                                                                                                                                                                 |               14 |             43 |         3.07 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                   | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                                                                                    |                4 |             43 |        10.75 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_vlan_accumulator/pm_tick_d1                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                 |               22 |             43 |         1.95 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_total_good_packets_accumulator/pm_tick_d1                                                                                                                           |                                                                                                                                                                                                                                                                                                                                 |               17 |             43 |         2.53 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                        |                6 |             44 |         7.33 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                                               | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                                                                         |                7 |             44 |         6.29 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_multicast_accumulator/pm_tick_d1                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                 |               16 |             44 |         2.75 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_65_127_bytes_accumulator/pm_tick_d1                                                                                                                          |                                                                                                                                                                                                                                                                                                                                 |               19 |             44 |         2.32 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/sig_mmap_rst_reg_n_reg[0]                                                                                                                                                                     |                6 |             45 |         7.50 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_inrangeerr_accumulator/pm_tick_d1                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                 |               19 |             45 |         2.37 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/tx_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                                                                                       | pl_eth_10g_i/tx_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                                            |               11 |             46 |         4.18 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_unicast_accumulator/pm_tick_d1                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                 |               20 |             46 |         2.30 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_512_1023_bytes_accumulator/counter_msb[23]_i_1__14_n_2049                                                                                                                  |               11 |             46 |         4.18 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/rx_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                                                                                       | pl_eth_10g_i/rx_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                                            |               11 |             46 |         4.18 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_fragment_accumulator/counter_msb[23]_i_1__46_n_2049                                                                                                                               |                8 |             46 |         5.75 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                       |                                                                                                                                                                                                                                                                                                                                 |               12 |             47 |         3.92 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                   |                                                                                                                                                                                                                                                                                                                                 |               12 |             47 |         3.92 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/timeout_counter                                                                                                                                                                                   |               22 |             47 |         2.14 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_1523_1548_bytes_accumulator/pm_tick_d1                                                                                                                       |                                                                                                                                                                                                                                                                                                                                 |               12 |             47 |         3.92 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_oversize_accumulator/pm_tick_d1                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                 |               19 |             47 |         2.47 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/axi_pl_ps/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                                               | pl_eth_10g_i/zups/axi_pl_ps/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                          |               11 |             48 |         4.36 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/ena_d4_reg_0                                                                                                                                                                 |               10 |             48 |         4.80 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_total_packets_accumulator/pm_tick_d1                                                                                                                                |                                                                                                                                                                                                                                                                                                                                 |               16 |             48 |         3.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_fragment_accumulator/pm_tick_d1                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                 |               18 |             48 |         2.67 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_1519_1522_bytes_accumulator/pm_tick_d1                                                                                                                       |                                                                                                                                                                                                                                                                                                                                 |               23 |             48 |         2.09 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/ILA1/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                 |               13 |             49 |         3.77 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/ILA1/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                 |               12 |             49 |         4.08 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/ETH_FILT0/data_out[63]_i_1_n_2049                                                                                                                                                                                                                                            | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                                                                 |                9 |             49 |         5.44 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/axi_pl_ps/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                        |                                                                                                                                                                                                                                                                                                                                 |               14 |             49 |         3.50 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/ILA0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                 |                8 |             49 |         6.12 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/ILA0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                 |                7 |             49 |         7.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_1024_1518_bytes_accumulator/pm_tick_d1                                                                                                                       |                                                                                                                                                                                                                                                                                                                                 |               19 |             49 |         2.58 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/axi_pl_ps/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                    |                                                                                                                                                                                                                                                                                                                                 |               14 |             49 |         3.50 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_total_packets_accumulator/counter_msb[23]_i_1__1_n_2049                                                                                                                           |                8 |             50 |         6.25 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/axi_pl_ps/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                                               | pl_eth_10g_i/zups/axi_pl_ps/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                                                                          |               11 |             50 |         4.55 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_unicast_accumulator/pm_tick_d1                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                 |               18 |             51 |         2.83 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                                                                                 |                6 |             51 |         8.50 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_total_good_packets_accumulator/pm_tick_d1                                                                                                                           |                                                                                                                                                                                                                                                                                                                                 |               22 |             52 |         2.36 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                 |               20 |             52 |         2.60 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                 |               14 |             52 |         3.71 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_multicast_accumulator/pm_tick_d1                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                 |               19 |             52 |         2.74 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                 |               10 |             52 |         5.20 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                 |               10 |             52 |         5.20 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                 |               15 |             52 |         3.47 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                 |               21 |             52 |         2.48 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                 |               14 |             52 |         3.71 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                      | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                                                                |               19 |             52 |         2.74 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                 |               13 |             52 |         4.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_cycle_accumulator/pm_tick_d1                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                 |               20 |             53 |         2.65 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[1].WPC1/FFT0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_valid                                                                                                                                                                    | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                                                                 |               12 |             53 |         4.42 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_256_511_bytes_accumulator/pm_tick_d1                                                                                                                         |                                                                                                                                                                                                                                                                                                                                 |               25 |             54 |         2.16 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_small_accumulator/pm_tick_d1                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                 |               20 |             54 |         2.70 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_broadcast_accumulator/pm_tick_d1                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                 |               22 |             54 |         2.45 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_64_bytes_accumulator/pm_tick_d1                                                                                                                              |                                                                                                                                                                                                                                                                                                                                 |               22 |             55 |         2.50 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_8192_9215_bytes_accumulator/pm_tick_d1                                                                                                                       |                                                                                                                                                                                                                                                                                                                                 |               21 |             55 |         2.62 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                           |                                                                                                                                                                                                                                                                                                                                 |                4 |             56 |        14.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[3].WPC1/FFT0/U0/i_synth/axi_wrapper/gen_input_fifo_read_default.data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                                                                                                              |                                                                                                                                                                                                                                                                                                                                 |                4 |             56 |        14.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_128_255_bytes_accumulator/pm_tick_d1                                                                                                                         |                                                                                                                                                                                                                                                                                                                                 |               22 |             56 |         2.55 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/FFT0/U0/i_synth/axi_wrapper/gen_input_fifo_read_default.data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                                                                                                              |                                                                                                                                                                                                                                                                                                                                 |                4 |             56 |        14.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[1].WPC1/FFT0/U0/i_synth/axi_wrapper/gen_input_fifo_read_default.data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/gen_non_real_time.gen_has_skid_buffer.data_out_10                                                                                      |                                                                                                                                                                                                                                                                                                                                 |               11 |             56 |         5.09 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[1].WPC1/FFT0/U0/i_synth/axi_wrapper/gen_input_fifo_read_default.data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                                                                                                              |                                                                                                                                                                                                                                                                                                                                 |                4 |             56 |        14.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/FFT0/U0/i_synth/axi_wrapper/gen_input_fifo_read_default.data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/gen_non_real_time.gen_has_skid_buffer.data_out_20                                                                                      |                                                                                                                                                                                                                                                                                                                                 |                9 |             56 |         6.22 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[1].WPC1/FFT0/U0/i_synth/axi_wrapper/gen_input_fifo_read_default.data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/gen_non_real_time.gen_has_skid_buffer.data_out_20                                                                                      |                                                                                                                                                                                                                                                                                                                                 |               11 |             56 |         5.09 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/FFT0/U0/i_synth/axi_wrapper/gen_input_fifo_read_default.data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/gen_non_real_time.gen_has_skid_buffer.data_out_10                                                                                      |                                                                                                                                                                                                                                                                                                                                 |                9 |             56 |         6.22 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[3].WPC1/FFT0/U0/i_synth/axi_wrapper/gen_input_fifo_read_default.data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/gen_non_real_time.gen_has_skid_buffer.data_out_10                                                                                      |                                                                                                                                                                                                                                                                                                                                 |               10 |             56 |         5.60 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[2].WPC1/FFT0/U0/i_synth/axi_wrapper/gen_input_fifo_read_default.data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/gen_non_real_time.gen_has_skid_buffer.data_out_10                                                                                      |                                                                                                                                                                                                                                                                                                                                 |               10 |             56 |         5.60 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[3].WPC1/FFT0/U0/i_synth/axi_wrapper/gen_input_fifo_read_default.data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/gen_non_real_time.gen_has_skid_buffer.data_out_20                                                                                      |                                                                                                                                                                                                                                                                                                                                 |                9 |             56 |         6.22 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[2].WPC1/FFT0/U0/i_synth/axi_wrapper/gen_input_fifo_read_default.data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/gen_non_real_time.gen_has_skid_buffer.data_out_20                                                                                      |                                                                                                                                                                                                                                                                                                                                 |               10 |             56 |         5.60 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_bad_fcs_accumulator/pm_tick_d1                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                 |               16 |             56 |         3.50 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[2].WPC1/FFT0/U0/i_synth/axi_wrapper/gen_input_fifo_read_default.data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                                                                                                              |                                                                                                                                                                                                                                                                                                                                 |                4 |             56 |        14.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_512_1023_bytes_accumulator/pm_tick_d1                                                                                                                        |                                                                                                                                                                                                                                                                                                                                 |               21 |             56 |         2.67 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_1549_2047_bytes_accumulator/pm_tick_d1                                                                                                                       |                                                                                                                                                                                                                                                                                                                                 |               23 |             57 |         2.48 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_frame_error_accumulator/pm_tick_d1                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                 |               21 |             58 |         2.76 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_bad_fcs_accumulator/pm_tick_d1                                                                                                                               |                                                                                                                                                                                                                                                                                                                                 |               22 |             58 |         2.64 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/striper2lanes_ena0                                                                                                                                      | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_SCRAMBLER/reset_flop_out                                                                                                                                              |               23 |             58 |         2.52 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_small_accumulator/pm_tick_d1                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                 |               25 |             58 |         2.32 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_8192_9215_bytes_accumulator/pm_tick_d1                                                                                                                       |                                                                                                                                                                                                                                                                                                                                 |               24 |             59 |         2.46 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/stall_rr_reg_9[0]                                                                                                                                  | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/stall_rr_b_reg_1                                                                                                                                                 |               13 |             60 |         4.62 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                                                                                 |                7 |             61 |         8.71 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_64_bytes_accumulator/pm_tick_d1                                                                                                                              |                                                                                                                                                                                                                                                                                                                                 |               22 |             61 |         2.77 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_total_bytes_accumulator/pm_tick_d1                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                 |               19 |             61 |         3.21 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[3].WPC1/FFT0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_valid                                                                                                                                                                    | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                                                                                 |                9 |             61 |         6.78 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_total_packets_accumulator/pm_tick_d1                                                                                                                                |                                                                                                                                                                                                                                                                                                                                 |               30 |             62 |         2.07 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_total_good_bytes_accumulator/pm_tick_d1                                                                                                                             |                                                                                                                                                                                                                                                                                                                                 |               23 |             62 |         2.70 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_packet_2048_4095_bytes_accumulator/pm_tick_d1                                                                                                                       |                                                                                                                                                                                                                                                                                                                                 |               24 |             63 |         2.62 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].FIFO0/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/valid                                                                                                                                                                                               | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                                                                                 |                8 |             63 |         7.88 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_m_valid_dup_reg[0]                                                                                                                                                                                               | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/sig_stream_rst                                                                                                                                                                              |               10 |             63 |         6.30 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/E[0]                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RESET_FLOP_DECODER/reset_flop_out                                                                                                                                                   |               32 |             64 |         2.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/ena_d1                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                 |               26 |             64 |         2.46 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/datain0_r                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                 |               15 |             64 |         4.27 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/stall_pipes_r_b                                                                                                                                    | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/datain0_p0_r                                                                                                                                                     |               20 |             64 |         3.20 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/zups/axi_pl_ps/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                            |                                                                                                                                                                                                                                                                                                                                 |                4 |             64 |        16.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                       |                                                                                                                                                                                                                                                                                                                                 |               10 |             64 |         6.40 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__3_n_2049                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                 |               10 |             64 |         6.40 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                 |               10 |             64 |         6.40 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_1523_1548_bytes_accumulator/pm_tick_d1                                                                                                                       |                                                                                                                                                                                                                                                                                                                                 |               24 |             64 |         2.67 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                                           | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/sig_stream_rst                                                                                                                                                                              |               10 |             64 |         6.40 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DELETE_FCS/tstamp_d2_nxt                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                 |               14 |             66 |         4.71 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/FFT0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_valid                                                                                                                                                                    | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                                                                                 |                9 |             67 |         7.44 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/i_TX_FCS/z_ena[1]                                                                                                                                  | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out                                                                                                                                                 |               36 |             67 |         1.86 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                 |               31 |             67 |         2.16 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_stomped_fcs_accumulator/pm_tick_d1                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                 |               23 |             68 |         2.96 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_bad_code_accumulator/pm_tick_d1                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                 |               21 |             68 |         3.24 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                 |               27 |             69 |         2.56 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                 |               27 |             69 |         2.56 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                 |               32 |             69 |         2.16 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_packet_1519_1522_bytes_accumulator/pm_tick_d1                                                                                                                       |                                                                                                                                                                                                                                                                                                                                 |               29 |             69 |         2.38 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                 |               23 |             69 |         3.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/tx_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                                                                                              | pl_eth_10g_i/tx_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                                            |               26 |             72 |         2.77 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/rx_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                                                                                              | pl_eth_10g_i/rx_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                                                                            |               14 |             72 |         5.14 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_out_reg_1[0]                                                                                                                 | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/sig_mvalid_stop_reg_reg[0]                                                                                                                                                                  |               20 |             73 |         3.65 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[63]_i_2__0_n_2049                                                                                                                                                                 | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO/SR[0]                                                                                                                                                                                         |               22 |             73 |         3.32 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                                                               | pl_eth_10g_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/GEN_ASYNC_CMDSTAT_RESET.SEC2PRIM_RST_SYNCRO_2/sig_stream_rst                                                                                                                                                                              |               20 |             73 |         3.65 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/stall_pipes_r_b                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                 |               25 |             74 |         2.96 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren2_new                                                                                                                                                                                                       | pl_eth_10g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg[0]                                                                                                                                                                                                                 |               22 |             75 |         3.41 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/FSM_sequential_GEN_SM_FOR_NO_LENGTH.s2mm_cs_reg[1]_0                                                                                                                              | pl_eth_10g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg[0]                                                                                                                                                                                                                 |               22 |             75 |         3.41 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                    | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                                                                |               28 |             77 |         2.75 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[2].WPC1/FFT0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_valid                                                                                                                                                                    | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                                                                 |               15 |             78 |         5.20 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[3].WPC1/FFT0/U0/i_synth/axi_wrapper/data_out_channel/data_out_fifo_write                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                 |                6 |             80 |        13.33 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[1].WPC1/fft_sq_valid                                                                                                                                                                                                                                           | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                                                                 |               10 |             80 |         8.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[1].WPC1/FFT0/U0/i_synth/axi_wrapper/data_out_channel/data_out_fifo_write                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                 |                6 |             80 |        13.33 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[2].WPC1/fft_sq_valid                                                                                                                                                                                                                                           | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                                                                 |               10 |             80 |         8.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[2].WPC1/FFT0/U0/i_synth/axi_wrapper/data_out_channel/data_out_fifo_write                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                 |                6 |             80 |        13.33 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[3].WPC1/fft_sq_valid                                                                                                                                                                                                                                           | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                                                                 |               10 |             80 |         8.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/FFT0/U0/i_synth/axi_wrapper/data_out_channel/data_out_fifo_write                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                 |                6 |             80 |        13.33 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/fft_sq_valid                                                                                                                                                                                                                                           | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                                                                 |               10 |             80 |         8.00 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                 |               11 |             81 |         7.36 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                    | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                                                                                |               32 |             85 |         2.66 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren_new                                                                                                                                                                                                        | pl_eth_10g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/SR[0]                                                                                                                                                                                                                                             |               25 |             87 |         3.48 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/FSM_sequential_mm2s_cs_reg[1]_0[0]                                                                                                                                                | pl_eth_10g_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/SR[0]                                                                                                                                                                                                                                             |               23 |             87 |         3.78 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                           |               21 |             90 |         4.29 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/ps_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                      | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                                                                                                                |               33 |             91 |         2.76 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/tx_reset_pulse_len_reg_n_2049_[0]                                                                                                                                                                 |               58 |             96 |         1.66 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                 |               23 |            103 |         4.48 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/ILA0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                 |               19 |            103 |         5.42 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/ILA1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                 |               23 |            103 |         4.48 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DELETE_FCS/rx_ena                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                 |                7 |            104 |        14.86 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_rx_2bit_gt_pipeline_serdes_data_valid0_0/rx_serdes_datavalid0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                 |               16 |            124 |         7.75 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/zups/rst_ps8_0_99M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                                                                   |               17 |            126 |         7.41 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_AXI_RESET_RX_SYNC/reset_pipe_out                                                                                                                                                                |               40 |            128 |         3.20 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/zups/axi_pl_ps/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                        |                                                                                                                                                                                                                                                                                                                                 |               31 |            131 |         4.23 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/zups/axi_pl_ps/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                                                               |                                                                                                                                                                                                                                                                                                                                 |               28 |            131 |         4.68 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/zups/axi_pl_ps/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                 |               27 |            131 |         4.85 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/zups/axi_pl_ps/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                    |                                                                                                                                                                                                                                                                                                                                 |               23 |            131 |         5.70 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/axi_pl_ps/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                                                               |                                                                                                                                                                                                                                                                                                                                 |               43 |            131 |         3.05 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/axi_pl_ps/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/m_valid_i_reg[0]                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                 |               43 |            131 |         3.05 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_ctl_reg_tx_clk_write_hold_syncer/dataout_reg                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                 |               85 |            131 |         1.54 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/axi_pl_ps/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in_1                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                 |               26 |            133 |         5.12 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/axi_pl_ps/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                 |               26 |            133 |         5.12 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/ena_d2                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                 |               45 |            134 |         2.98 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/rx_reset_pulse_len_reg_n_2049_[0]                                                                                                                                                                 |               78 |            143 |         1.83 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                                       |                                                                                                                                                                                                                                                                                                                                 |               42 |            145 |         3.45 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                   |                                                                                                                                                                                                                                                                                                                                 |               40 |            145 |         3.62 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/o_ena                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                 |               17 |            150 |         8.82 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             | pl_eth_10g_i/zups/axi_pl_ps/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                            |                                                                                                                                                                                                                                                                                                                                 |               10 |            152 |        15.20 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/zups/axi_pl_ps/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                           |                                                                                                                                                                                                                                                                                                                                 |               11 |            168 |        15.27 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/stall_pipes_r_b                                                                                                                                    | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out                                                                                                                                                 |               46 |            191 |         4.15 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[2].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_rd_en_process/i_sw_en                                                                                                                   |                                                                                                                                                                                                                                                                                                                                 |               89 |            328 |         3.69 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[1].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_rd_en_process/i_sw_en                                                                                                                   |                                                                                                                                                                                                                                                                                                                                 |               99 |            328 |         3.31 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_rd_en_process/i_sw_en                                                                                                                   |                                                                                                                                                                                                                                                                                                                                 |               98 |            328 |         3.35 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[3].WPC1/FFT0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_rd_en_process/i_sw_en                                                                                                                   |                                                                                                                                                                                                                                                                                                                                 |              100 |            328 |         3.28 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out                                                                                                                                                 |              128 |            357 |         2.79 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_AXI_RESET_TX_SYNC/reset_pipe_out                                                                                                                                                                |              128 |            412 |         3.22 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/stall_rr_b                                                                                                                                         | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out                                                                                                                                                 |               90 |            429 |         4.77 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                 |              185 |            548 |         2.96 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_unicast_accumulator/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                 |              339 |           1152 |         3.40 |
|  pl_eth_10g_i/zups/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                 |              363 |           1420 |         3.91 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/xxv_ethernet_0/inst/i_pl_eth_10g_xxv_ethernet_0_0_top_0/i_pl_eth_10g_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_rx_total_bytes_accumulator/E[0]                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                 |              492 |           1680 |         3.41 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                 |             1036 |           4899 |         4.73 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[3].WPC1/FFT0/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                 |              611 |           5727 |         9.37 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[2].WPC1/FFT0/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                 |              619 |           5727 |         9.25 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[0].WPC1/FFT0/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                 |              634 |           5727 |         9.03 |
|  pl_eth_10g_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_clk                                                                                                                                                                                                       | pl_eth_10g_i/welch_preprocess_1/inst/WPSD0/genblk1[1].WPC1/FFT0/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                 |              667 |           5727 |         8.59 |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


