INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GSRAJA/Desktop/IIT GN/sem 4/ES 204/Project/code3/iter3/iter3.srcs/sources_1/new/dct_dsp_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_mult_8x8_dsp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GSRAJA/Desktop/IIT GN/sem 4/ES 204/Project/code3/iter3/iter3.srcs/sources_1/new/top_mod_dct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/GSRAJA/Desktop/IIT GN/sem 4/ES 204/Project/code3/iter3/iter3.srcs/sim_1/new/dct_test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_dct
