Saved contents of this file to system_log.14.6 during revup to EDK 14.7.

Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/etc/system.filters
Done writing Tab View settings to:
	/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/etc/system.gui
Assigned Driver generic 1.00.a for instance plb2hwif_0
plb2hwif_0 has been added to the project
WARNING:EDK:2137 - Peripheral plb2hwif_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral plb2hwif_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 

********************************************************************************
At Local date and time: Mon Mar 24 15:35:33 2014
 make -f system.make bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6vlx240tff1156-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6vlx240tff1156-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst -parallel yes system.mhs 

Parse /home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs ...

Read MPD definitions ...
WARNING:EDK:2028 - Option "CORE_STATE" in
   /home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/pcores/fifo32_arbiter_v1
   _00_b/data/fifo32_arbiter_v2_1_0.mpd line 7  is deprecated. Please use Option
   ARCH_SUPPORT_MAP instead. 

Overriding IP level properties ...
orig_family is virtex6
INFO:EDK:4130 - IPNAME: xps_ethernetlite, INSTANCE:Ethernet_MAC - tcl is
   overriding PARAMETER C_FAMILY value to virtex6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v
   4_00_a/data/xps_ethernetlite_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_BASEFAMILY value to virtex6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 155 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR3_SDRAM -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_USE_MIG_V6_PHY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 218 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 266 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 37500 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 272 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 50625 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 13130 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 13130 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 279 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 110000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 283 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 284 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 333.0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 400.0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 292 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 533.0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 294 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C value to 7 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 295 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 296 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 313 

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_0a:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_0b:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_1a:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_1b:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_2a:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_2b:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_3a:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_3b:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_4a:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_4b:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_5a:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_5b:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_6a:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_6b:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_7a:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_7b:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_8a:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_8b:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_9a:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_9b:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_10a:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_10b:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_11a:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_11b:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_12a:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_12b:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_13a:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_13b:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_14a:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_14b:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_15a:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_15b:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0fffffff) DDR3_SDRAM	mb_plb
  (0000000000-0x0fffffff) DDR3_SDRAM	microblaze_0_DXCL
  (0000000000-0x0fffffff) DDR3_SDRAM	microblaze_0_IXCL
  (0x80000000-0x800fffff) plb2hwif_0	mb_plb
  (0x81000000-0x8100ffff) Ethernet_MAC	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x85000000-0x850000ff) xps_timer_0	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 369 
INFO:EDK:4087 - IPNAME: xps_ethernetlite, INSTANCE: Ethernet_MAC - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The PLB clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - /home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs
   line 142
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_DPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_IPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 208 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 7 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: xps_ethernetlite, INSTANCE:Ethernet_MAC - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v
   4_00_a/data/xps_ethernetlite_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: xps_ethernetlite, INSTANCE:Ethernet_MAC - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v
   4_00_a/data/xps_ethernetlite_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_ethernetlite, INSTANCE:Ethernet_MAC - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v
   4_00_a/data/xps_ethernetlite_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tool is overriding PARAMETER
   C_SPLB0_MID_WIDTH value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 368 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 116 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_mem, INSTANCE:xps_mem_0 - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 64 -
   /home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/pcores/xps_mem_v1_00_b/d
   ata/xps_mem_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: plb2hwif, INSTANCE:plb2hwif_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/pcores/plb2hwif_v1_00_a/
   data/plb2hwif_v2_1_0.mpd line 45 
INFO:EDK:4130 - IPNAME: plb2hwif, INSTANCE:plb2hwif_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   /home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/pcores/plb2hwif_v1_00_a/
   data/plb2hwif_v2_1_0.mpd line 46 
INFO:EDK:4130 - IPNAME: plb2hwif, INSTANCE:plb2hwif_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/pcores/plb2hwif_v1_00_a/
   data/plb2hwif_v2_1_0.mpd line 47 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 3 master(s) : 7 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_0a - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_0b - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_1a - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_1b - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_2a - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_2b - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_3a - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_3b - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_4a - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_4b - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_5a - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_5b - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_6a - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_6b - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_7a - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_7b - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_8a - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_8b - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_9a - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_9b - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_10a - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_10b - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_11a - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_11b - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_12a - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_12b - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_13a - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_13b - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_14a - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_14b - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_15a - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_15b - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: fpga_0_FLASH_Mem_A_pin, CONNECTOR:
   fpga_0_FLASH_Mem_A_pin_vslice_7_30_concat - No driver found. Port will be
   driven to GND -
   /home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 8 
WARNING:EDK:4180 - PORT: MEM_FIFO32_S_Clk, CONNECTOR:
   mmu_0_MEM_SFIFO32_FIFO32_S_Clk - No driver found. Port will be driven to GND
   -
   /home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/pcores/mmu_v1_00_a/data/
   mmu_v2_1_0.mpd line 34 
WARNING:EDK:4180 - PORT: MEM_FIFO32_M_Clk, CONNECTOR:
   mmu_0_MEM_MFIFO32_FIFO32_M_Clk - No driver found. Port will be driven to GND
   -
   /home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/pcores/mmu_v1_00_a/data/
   mmu_v2_1_0.mpd line 39 
WARNING:EDK:4180 - PORT: FSLA_Rst, CONNECTOR: fsl_v20_14a_OPB_Rst - No driver
   found. Port will be driven to GND -
   /home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/pcores/proc_control_v1_0
   0_b/data/proc_control_v2_1_0.mpd line 30 
WARNING:EDK:4180 - PORT: FSLB_Rst, CONNECTOR: fsl_v20_15a_OPB_Rst - No driver
   found. Port will be driven to GND -
   /home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/pcores/proc_control_v1_0
   0_b/data/proc_control_v2_1_0.mpd line 44 
WARNING:EDK:4181 - PORT: fsl_ila_0_FSL_S_Read_pin, CONNECTOR: FSL_S_Read -
   floating connection -
   /home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 43 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR: fsl_v20_0a_FSL_S_Clk - floating
   connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 741 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR: fsl_v20_0b_FSL_M_Clk - floating
   connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 746 
WARNING:EDK:4181 - PORT: FSL1_S_CLK, CONNECTOR: fsl_v20_1a_FSL_S_Clk - floating
   connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 751 
WARNING:EDK:4181 - PORT: FSL1_M_CLK, CONNECTOR: fsl_v20_1b_FSL_M_Clk - floating
   connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 756 
WARNING:EDK:4181 - PORT: FSL2_S_CLK, CONNECTOR: fsl_v20_2a_FSL_S_Clk - floating
   connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 761 
WARNING:EDK:4181 - PORT: FSL2_M_CLK, CONNECTOR: fsl_v20_2b_FSL_M_Clk - floating
   connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 766 
WARNING:EDK:4181 - PORT: FSL3_S_CLK, CONNECTOR: fsl_v20_3a_FSL_S_Clk - floating
   connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 771 
WARNING:EDK:4181 - PORT: FSL3_M_CLK, CONNECTOR: fsl_v20_3b_FSL_M_Clk - floating
   connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 776 
WARNING:EDK:4181 - PORT: FSL4_S_CLK, CONNECTOR: fsl_v20_4a_FSL_S_Clk - floating
   connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 781 
WARNING:EDK:4181 - PORT: FSL4_M_CLK, CONNECTOR: fsl_v20_4b_FSL_M_Clk - floating
   connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 786 
WARNING:EDK:4181 - PORT: FSL5_S_CLK, CONNECTOR: fsl_v20_5a_FSL_S_Clk - floating
   connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 791 
WARNING:EDK:4181 - PORT: FSL5_M_CLK, CONNECTOR: fsl_v20_5b_FSL_M_Clk - floating
   connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 796 
WARNING:EDK:4181 - PORT: FSL6_S_CLK, CONNECTOR: fsl_v20_6a_FSL_S_Clk - floating
   connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 801 
WARNING:EDK:4181 - PORT: FSL6_M_CLK, CONNECTOR: fsl_v20_6b_FSL_M_Clk - floating
   connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 806 
WARNING:EDK:4181 - PORT: FSL7_S_CLK, CONNECTOR: fsl_v20_7a_FSL_S_Clk - floating
   connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 811 
WARNING:EDK:4181 - PORT: FSL7_M_CLK, CONNECTOR: fsl_v20_7b_FSL_M_Clk - floating
   connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 816 
WARNING:EDK:4181 - PORT: FSL8_S_CLK, CONNECTOR: fsl_v20_8a_FSL_S_Clk - floating
   connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 821 
WARNING:EDK:4181 - PORT: FSL8_M_CLK, CONNECTOR: fsl_v20_8b_FSL_M_Clk - floating
   connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 826 
WARNING:EDK:4181 - PORT: FSL9_S_CLK, CONNECTOR: fsl_v20_9a_FSL_S_Clk - floating
   connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 831 
WARNING:EDK:4181 - PORT: FSL9_M_CLK, CONNECTOR: fsl_v20_9b_FSL_M_Clk - floating
   connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 836 
WARNING:EDK:4181 - PORT: FSL10_S_CLK, CONNECTOR: fsl_v20_10a_FSL_S_Clk -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 841 
WARNING:EDK:4181 - PORT: FSL10_M_CLK, CONNECTOR: fsl_v20_10b_FSL_M_Clk -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 846 
WARNING:EDK:4181 - PORT: FSL11_S_CLK, CONNECTOR: fsl_v20_11a_FSL_S_Clk -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 851 
WARNING:EDK:4181 - PORT: FSL11_M_CLK, CONNECTOR: fsl_v20_11b_FSL_M_Clk -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 856 
WARNING:EDK:4181 - PORT: FSL12_S_CLK, CONNECTOR: fsl_v20_12a_FSL_S_Clk -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 861 
WARNING:EDK:4181 - PORT: FSL12_M_CLK, CONNECTOR: fsl_v20_12b_FSL_M_Clk -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 866 
WARNING:EDK:4181 - PORT: FSL13_S_CLK, CONNECTOR: fsl_v20_13a_FSL_S_Clk -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 871 
WARNING:EDK:4181 - PORT: FSL13_M_CLK, CONNECTOR: fsl_v20_13b_FSL_M_Clk -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 876 
WARNING:EDK:4181 - PORT: FSL14_S_CLK, CONNECTOR: fsl_v20_14a_FSL_S_Clk -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 881 
WARNING:EDK:4181 - PORT: FSL14_M_CLK, CONNECTOR: fsl_v20_14b_FSL_M_Clk -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 886 
WARNING:EDK:4181 - PORT: FSL15_S_CLK, CONNECTOR: fsl_v20_15a_FSL_S_Clk -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 891 
WARNING:EDK:4181 - PORT: FSL15_M_CLK, CONNECTOR: fsl_v20_15b_FSL_M_Clk -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 896 
WARNING:EDK:4181 - PORT: HWT_FIFO32_S_Clk, CONNECTOR:
   fifo32_burst_converter_0_SFIFO32_MEMCTRL_FIFO32_S_Clk - floating connection -
   /home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/pcores/mmu_v1_00_a/data/
   mmu_v2_1_0.mpd line 24 
WARNING:EDK:4181 - PORT: HWT_FIFO32_M_Clk, CONNECTOR:
   fifo32_burst_converter_0_MFIFO32_MEMCTRL_FIFO32_M_Clk - floating connection -
   /home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/pcores/mmu_v1_00_a/data/
   mmu_v2_1_0.mpd line 29 
WARNING:EDK:4181 - PORT: fault_sa0, CONNECTOR: fault_sa0 - floating connection -
   /home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/pcores/proc_control_v1_0
   0_b/data/proc_control_v2_1_0.mpd line 88 
WARNING:EDK:4181 - PORT: fault_sa1, CONNECTOR: fault_sa1 - floating connection -
   /home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/pcores/proc_control_v1_0
   0_b/data/proc_control_v2_1_0.mpd line 89 
WARNING:EDK:4181 - PORT: GND0, CONNECTOR: gnd2int_0_gnd0 - floating connection -
   /home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 1178 
WARNING:EDK:4181 - PORT: GND1, CONNECTOR: gnd2int_0_gnd1 - floating connection -
   /home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 1179 
WARNING:EDK:4181 - PORT: GND2, CONNECTOR: gnd2int_0_gnd2 - floating connection -
   /home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 1180 
WARNING:EDK:4181 - PORT: GND3, CONNECTOR: gnd2int_0_gnd3 - floating connection -
   /home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 1181 
WARNING:EDK:4181 - PORT: GND4, CONNECTOR: gnd2int_0_gnd4 - floating connection -
   /home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 1182 
WARNING:EDK:4181 - PORT: GND5, CONNECTOR: gnd2int_0_gnd5 - floating connection -
   /home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 1183 
WARNING:EDK:4181 - PORT: GND6, CONNECTOR: gnd2int_0_gnd6 - floating connection -
   /home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 1184 
WARNING:EDK:4181 - PORT: GND7, CONNECTOR: gnd2int_0_gnd7 - floating connection -
   /home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 1185 
WARNING:EDK:4181 - PORT: GND8, CONNECTOR: gnd2int_0_gnd8 - floating connection -
   /home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 1186 
WARNING:EDK:4181 - PORT: GND9, CONNECTOR: gnd2int_0_gnd9 - floating connection -
   /home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 1187 
WARNING:EDK:4181 - PORT: GNDA, CONNECTOR: gnd2int_0_gnd10 - floating connection
   - /home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 1188 
WARNING:EDK:4181 - PORT: GNDB, CONNECTOR: gnd2int_0_gnd11 - floating connection
   - /home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 1189 
WARNING:EDK:4181 - PORT: GNDC, CONNECTOR: gnd2int_0_gnd12 - floating connection
   - /home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 1190 
WARNING:EDK:4181 - PORT: GNDD, CONNECTOR: gnd2int_0_gnd13 - floating connection
   - /home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 1191 
WARNING:EDK:4181 - PORT: GNDE, CONNECTOR: gnd2int_0_gnd14 - floating connection
   - /home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 1192 
WARNING:EDK:4181 - PORT: GNDF, CONNECTOR: gnd2int_0_gnd15 - floating connection
   - /home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 1193 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: fsl_v20_0a, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: fsl_v20_0b, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: fsl_v20_1a, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: fsl_v20_1b, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: fsl_v20_2a, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: fsl_v20_2b, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: fsl_v20_3a, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: fsl_v20_3b, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: fsl_v20_4a, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: fsl_v20_4b, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: fsl_v20_5a, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: fsl_v20_5b, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: fsl_v20_6a, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: fsl_v20_6b, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: fsl_v20_7a, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: fsl_v20_7b, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: fsl_v20_8a, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: fsl_v20_8b, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: fsl_v20_9a, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: fsl_v20_9b, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: fsl_v20_10a, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: fsl_v20_10b, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: fsl_v20_11a, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: fsl_v20_11b, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: fsl_v20_12a, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: fsl_v20_12b, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: fsl_v20_13a, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: fsl_v20_13b, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: fsl_v20_14a, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: fsl_v20_14b, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: fsl_v20_15a, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: fsl_v20_15b, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 237 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 14 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to PLB -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to IXCL -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 407 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_XCL1_LINESIZE value to 8 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 408 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_PIM2_SUBTYPE value to DXCL -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 458 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_NCK_PER_CLK value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 768 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_TWR value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 769 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_IS_WRITE_INDEX value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 771 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_LOAD_INDEX value to 12 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 781 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_ENABLE_INDEX value to 13 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 782 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 783 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_ROW_COL_SEL_INDEX value to 15 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 784 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_REPEAT4_INDEX value to 17 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 786 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DFI_RAS_N_0_INDEX value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 787 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DFI_CAS_N_0_INDEX value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 788 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DFI_WE_N_0_INDEX value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 789 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DFI_RAS_N_1_INDEX value to 20 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 790 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DFI_CAS_N_1_INDEX value to 21 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 791 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DFI_WE_N_1_INDEX value to 22 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 792 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_POP_INDEX value to 8 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 793 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DFI_WRDATA_EN_INDEX value to 18 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 794 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DFI_RDDATA_EN_INDEX value to 19 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 795 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_OTF_ADDR12_INDEX value to 23 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 796 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 798 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_LOAD_RDWDADDR_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 802 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 15 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 803 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_SIZE_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 804 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 805 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 806 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q0_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 807 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q1_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 808 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q2_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 809 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q3_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 810 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q4_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 811 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q8_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 815 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q12_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 819 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q13_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 820 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q14_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 821 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q15_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 822 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q17_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 824 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q18_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 825 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q19_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 826 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q20_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 827 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q21_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 828 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q22_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 829 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q23_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 830 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_SKIP_1_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 843 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_SKIP_2_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 844 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_SKIP_3_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 845 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_SKIP_4_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 846 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_SKIP_5_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 847 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_SKIP_6_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 848 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_SKIP_7_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 849 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_ZQCS_REPEAT_CNT value to 6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 853 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL0 value to 0x00f -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 855 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL1 value to 0x010 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 856 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL1 value to 0x01b -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 857 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL2 value to 0x01c -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 858 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL2 value to 0x02b -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 859 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL3 value to 0x02c -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 860 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL3 value to 0x037 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 861 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL4 value to 0x038 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 862 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL4 value to 0x047 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 863 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL5 value to 0x048 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 864 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL5 value to 0x053 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 865 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL6 value to 0x054 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 866 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL6 value to 0x063 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 867 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL7 value to 0x064 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 868 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL7 value to 0x06f -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 869 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL8 value to 0x070 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 870 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL8 value to 0x081 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 871 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL9 value to 0x082 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 872 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL9 value to 0x08e -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 873 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL10 value to 0x08f -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 874 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL10 value to 0x0a4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 875 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL11 value to 0x0a5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 876 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL11 value to 0x0b5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 877 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL12 value to 0x0b6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 878 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL12 value to 0x0d3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 879 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL13 value to 0x0d4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 880 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL13 value to 0x0ec -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 881 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL14 value to 0x0ed -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 882 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL14 value to 0x106 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 883 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL15 value to 0x107 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 884 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL15 value to 0x107 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 885 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL16 value to 0x108 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 886 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL16 value to 0x110 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 887 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_22 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC0070001C -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 917 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_21 value to
   0x0070001C0070001C0070001C0070001C0070001D0070001C0072001C0070000C -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 918 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_20 value to
   0x0070001C0070001C0070001C0070001C0070001C0070001C0070001D0070001C -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 919 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_1F value to
   0x0070001C0070001C0070001C0070001C0070001C0070001C0070001C0070001C -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 920 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_1E value to
   0x0070001C0070001C0070001C0070001C0070001C0070001C0070001C0040001C -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 921 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_1D value to
   0x0070001C0070001C007040080070001C0070001C0070001C0070001C0020401C -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 922 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_1C value to
   0x0078001D00D8201C0078001C00D8201C0078001C00D8201C0078001C00D8201C -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 923 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_1B value to
   0x0078001C00D8201C0078001C00D8201C0078001C00D8201C0078001C00D8201C -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 924 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_1A value to
   0x0070101C0070001C007080180070001C0070001E0070001E0070001E0070400A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 925 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_19 value to
   0x0070001E0070001F0070001E0070001E0070001E0070201E0074001E0094201E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 926 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_18 value to
   0x0074011E0094211E0074011E0094211E0074011E0094211E0074011E0094211E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 927 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_17 value to
   0x0074011E0094211E0074011E0094211E0074011E0094211E0070111E0070011E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 928 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_16 value to
   0x0070801A0070001E0070001C0070001C0070001C0070001C0020401C0078001D -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 929 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_15 value to
   0x00D8201C0078001C00D8201C0078001C00D8201C0078001C00D8201C0070101C -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 930 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_14 value to
   0x0070001C007080180070001C0070001E0070001E0070001E0070400A0070001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 931 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_13 value to
   0x0070001F0070001E0070001E0070001E0070201E0074001E0094201E0074011E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 932 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_12 value to
   0x0094211E0074011E0094211E0074011E0094211E0070111E0070011E0070801A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 933 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_11 value to
   0x0070001E0070001C0070001C0070001C0070001C0020401C0078001D00D8201C -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 934 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_10 value to
   0x0078001C00D8201C0070101C0070001C007080180070001C0070001E0070001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 935 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0F value to
   0x0070001E0070400A0070001E0070001F0070001E0070001E0070001E0070201E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 936 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0E value to
   0x0074001E0094201E0074011E0094211E0070111E0070011E0070801A0070001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 937 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0D value to
   0x0070001C0070001C0070001C0020401C0070001C0070001D0078001C00D8201C -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 938 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0C value to
   0x0070101C0070001C007080180070001C0070001E0070001E0070001E0070400A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 939 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0B value to
   0x0070001E0070001F0070001E0070001E0070001E0070201E0074001E0094201E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 940 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0A value to
   0x0070111E0070011E0070801A0070001E0070001C0070001C0070001C0020401C -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 941 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_09 value to
   0x0070001C0070001D0070001C0058201C0070101C0070001C007080180070001C -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 942 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_08 value to
   0x0070001E0070001E0070001E0070400A0070001E0070001F0070001E0070001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 943 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_07 value to
   0x0070001E0070001E0070201E0014201E0070101E0070011E0070801A0070001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 944 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_06 value to
   0x0070001C0070001C0070001C0020401C0070001C0070001D0070001C0058201C -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 945 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_05 value to
   0x0070101C0070001C007080180070001C0070001E0070001E0070001E0070400A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 946 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_04 value to
   0x0070001E0070001F0070001E0070001E0070001E0070001E0070001E0014201E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 947 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_03 value to
   0x0070101E0070011E0070801A0070001E0070001C0070001C0070001C0020401C -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 948 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_02 value to
   0x0070001C0070001D0070001C0058201C0070101C0070001C007080180070001C -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 949 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_01 value to
   0x0070001E0070001E0070001E0070400A0070001E0070001F0070001E0070001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 950 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_00 value to
   0x0070001E0070001E0070001E0014201E0070101E0070011E0070801A0070001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 951 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 957 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 958 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_01 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 959 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_00 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 960 
WARNING:EDK:4083 - IPNAME: xps_intc, INSTANCE: xps_intc_0 -  PARAMETER:
   C_NUM_INTR_INPUTS has value 4 specified in MHS, but tcl is overriding the
   value to 20 - /home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs
   line 296 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111101110000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111101111111111111111111 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 90 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in Ethernet_MAC

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The DDR3_SDRAM core has constraints automatically generated by XPS in
implementation/ddr3_sdram_wrapper/ddr3_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_v20_0a core has constraints automatically generated by XPS in
implementation/fsl_v20_0a_wrapper/fsl_v20_0a_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_v20_0b core has constraints automatically generated by XPS in
implementation/fsl_v20_0b_wrapper/fsl_v20_0b_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_v20_1a core has constraints automatically generated by XPS in
implementation/fsl_v20_1a_wrapper/fsl_v20_1a_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_v20_1b core has constraints automatically generated by XPS in
implementation/fsl_v20_1b_wrapper/fsl_v20_1b_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_v20_2a core has constraints automatically generated by XPS in
implementation/fsl_v20_2a_wrapper/fsl_v20_2a_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_v20_2b core has constraints automatically generated by XPS in
implementation/fsl_v20_2b_wrapper/fsl_v20_2b_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_v20_3a core has constraints automatically generated by XPS in
implementation/fsl_v20_3a_wrapper/fsl_v20_3a_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_v20_3b core has constraints automatically generated by XPS in
implementation/fsl_v20_3b_wrapper/fsl_v20_3b_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_v20_4a core has constraints automatically generated by XPS in
implementation/fsl_v20_4a_wrapper/fsl_v20_4a_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_v20_4b core has constraints automatically generated by XPS in
implementation/fsl_v20_4b_wrapper/fsl_v20_4b_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_v20_5a core has constraints automatically generated by XPS in
implementation/fsl_v20_5a_wrapper/fsl_v20_5a_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_v20_5b core has constraints automatically generated by XPS in
implementation/fsl_v20_5b_wrapper/fsl_v20_5b_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_v20_6a core has constraints automatically generated by XPS in
implementation/fsl_v20_6a_wrapper/fsl_v20_6a_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_v20_6b core has constraints automatically generated by XPS in
implementation/fsl_v20_6b_wrapper/fsl_v20_6b_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_v20_7a core has constraints automatically generated by XPS in
implementation/fsl_v20_7a_wrapper/fsl_v20_7a_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_v20_7b core has constraints automatically generated by XPS in
implementation/fsl_v20_7b_wrapper/fsl_v20_7b_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_v20_8a core has constraints automatically generated by XPS in
implementation/fsl_v20_8a_wrapper/fsl_v20_8a_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_v20_8b core has constraints automatically generated by XPS in
implementation/fsl_v20_8b_wrapper/fsl_v20_8b_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_v20_9a core has constraints automatically generated by XPS in
implementation/fsl_v20_9a_wrapper/fsl_v20_9a_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_v20_9b core has constraints automatically generated by XPS in
implementation/fsl_v20_9b_wrapper/fsl_v20_9b_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_v20_10a core has constraints automatically generated by XPS in
implementation/fsl_v20_10a_wrapper/fsl_v20_10a_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_v20_10b core has constraints automatically generated by XPS in
implementation/fsl_v20_10b_wrapper/fsl_v20_10b_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_v20_11a core has constraints automatically generated by XPS in
implementation/fsl_v20_11a_wrapper/fsl_v20_11a_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_v20_11b core has constraints automatically generated by XPS in
implementation/fsl_v20_11b_wrapper/fsl_v20_11b_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_v20_12a core has constraints automatically generated by XPS in
implementation/fsl_v20_12a_wrapper/fsl_v20_12a_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_v20_12b core has constraints automatically generated by XPS in
implementation/fsl_v20_12b_wrapper/fsl_v20_12b_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_v20_13a core has constraints automatically generated by XPS in
implementation/fsl_v20_13a_wrapper/fsl_v20_13a_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_v20_13b core has constraints automatically generated by XPS in
implementation/fsl_v20_13b_wrapper/fsl_v20_13b_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_v20_14a core has constraints automatically generated by XPS in
implementation/fsl_v20_14a_wrapper/fsl_v20_14a_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_v20_14b core has constraints automatically generated by XPS in
implementation/fsl_v20_14b_wrapper/fsl_v20_14b_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_v20_15a core has constraints automatically generated by XPS in
implementation/fsl_v20_15a_wrapper/fsl_v20_15a_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_v20_15b core has constraints automatically generated by XPS in
implementation/fsl_v20_15b_wrapper/fsl_v20_15b_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:mmu INSTANCE:mmu_0 -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 1117 -
Copying (BBD-specified) netlist files.
IPNAME:xps_mem INSTANCE:xps_mem_0 -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 1134 -
Copying (BBD-specified) netlist files.
IPNAME:proc_control INSTANCE:proc_control_0 -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 1142 -
Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 230 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 4 processors
INSTANCE:microblaze_0 -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 46 -
Running XST synthesis
INSTANCE:mb_plb -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 120 -
Running XST synthesis
INSTANCE:rs232_uart_1 -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 127 -
Running XST synthesis
INSTANCE:ethernet_mac -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 142 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:ddr3_sdram -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 163 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:flash_ce_inverter -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 214 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:pcie_diff_clk -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 222 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:clock_generator_0 -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 230 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:mdm_0 - /home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs
line 266 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:proc_sys_reset_0 -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 278 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:xps_intc_0 -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 291 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:xps_timer_0 -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 302 -
Running XST synthesis
INSTANCE:and_gate -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 311 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:hwt_sort_demo_rq_hwif_0 -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 320 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:hwt_sort_demo_rq_hwif_1 -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 332 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:hwt_sort_demo_rq_hwif_2 -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 344 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:hwt_sort_demo_rq_hwif_3 -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 356 -
Running XST synthesis
INSTANCE:hwt_sort_demo_rq_hwif_4 -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 368 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:hwt_sort_demo_rq_hwif_5 -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 380 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:hwt_sort_demo_rq_hwif_6 -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 392 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:hwt_sort_demo_rq_hwif_7 -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 404 -
Running XST synthesis
INSTANCE:hwt_sort_demo_rq_hwif_8 -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 416 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:hwt_sort_demo_rq_hwif_9 -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 428 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:hwt_sort_demo_rq_hwif_10 -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 440 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:hwt_sort_demo_rq_hwif_11 -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 452 -
Running XST synthesis
INSTANCE:hwt_sort_demo_rq_hwif_12 -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 464 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:hwt_sort_demo_rq_hwif_13 -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 476 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:fsl_v20_0a -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 488 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:fsl_v20_0b -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 497 -
Running XST synthesis
INSTANCE:fsl_v20_1a -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 505 -
Running XST synthesis
INSTANCE:fsl_v20_1b -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 514 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:fsl_v20_2a -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 522 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:fsl_v20_2b -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 531 -
Running XST synthesis
INSTANCE:fsl_v20_3a -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 539 -
Running XST synthesis
INSTANCE:fsl_v20_3b -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 548 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:fsl_v20_4a -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 556 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:fsl_v20_4b -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 565 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:fsl_v20_5a -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 573 -
Running XST synthesis
INSTANCE:fsl_v20_5b -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 582 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:fsl_v20_6a -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 590 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:fsl_v20_6b -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 599 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:fsl_v20_7a -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 607 -
Running XST synthesis
INSTANCE:fsl_v20_7b -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 616 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:fsl_v20_8a -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 624 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:fsl_v20_8b -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 633 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:fsl_v20_9a -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 641 -
Running XST synthesis
INSTANCE:fsl_v20_9b -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 650 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:fsl_v20_10a -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 658 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:fsl_v20_10b -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 667 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:fsl_v20_11a -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 675 -
Running XST synthesis
INSTANCE:fsl_v20_11b -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 684 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:fsl_v20_12a -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 692 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:fsl_v20_12b -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 701 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:fsl_v20_13a -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 709 -
Running XST synthesis
INSTANCE:fsl_v20_13b -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 718 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:fsl_v20_14a -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 726 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:fsl_v20_14b -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 735 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:fsl_v20_15a -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 743 -
Running XST synthesis
INSTANCE:fsl_v20_15b -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 752 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:fifo32_0b -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 760 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:fifo32_1b -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 771 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:fifo32_2b -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 782 -
Running XST synthesis
INSTANCE:fifo32_3b -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 793 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:fifo32_4b -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 804 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:fifo32_5b -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 815 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:fifo32_6b -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 826 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:fifo32_7b -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 837 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:fifo32_8b -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 848 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:fifo32_9b -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 859 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:fifo32_10b -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 870 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:fifo32_11b -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 881 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:fifo32_12b -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 892 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:fifo32_13b -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 903 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:fifo32_0a -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 914 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:fifo32_1a -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 925 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:fifo32_2a -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 936 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:fifo32_3a -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 947 -
Running XST synthesis
INSTANCE:fifo32_4a -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 958 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:fifo32_5a -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 969 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:fifo32_6a -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 980 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:fifo32_7a -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 991 -
Running XST synthesis
INSTANCE:fifo32_8a -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 1002 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:fifo32_9a -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 1013 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:fifo32_10a -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 1024 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:fifo32_11a -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 1035 -
Running XST synthesis
INSTANCE:fifo32_12a -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 1046 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:fifo32_13a -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 1057 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:fifo32_arbiter_0 -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 1068 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:fifo32_burst_converter_0 -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 1106 -
Running XST synthesis
INSTANCE:mmu_0 - /home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs
line 1117 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:xps_mem_0 -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 1134 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:proc_control_0 -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 1142 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:gnd2int_0 -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 1175 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
INSTANCE:plb2hwif_0 -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 1196 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
ERROR:HDLCompiler:410 - "/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/synthesis/parallel_run/hdl/system_proc_control_0_wrapper.vhd" Line 114: Expression has 32 elements ; expected 128
ERROR:HDLCompiler:410 - "/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/synthesis/parallel_run/hdl/system_proc_control_0_wrapper.vhd" Line 115: Expression has 32 elements ; expected 128
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   /home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/synthesis/parallel_run/x
   st_system_proc_control_0_wrapper/system_proc_control_0_wrapper_xst.srp for
   details

Running NGCBUILD ...
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 46 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/microblaze_
0_wrapper/system_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_ethernet_mac_wrapper INSTANCE:ethernet_mac -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 142 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. system_ethernet_mac_wrapper.ngc
../system_ethernet_mac_wrapper

Reading NGO file
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/ethernet_ma
c_wrapper/system_ethernet_mac_wrapper.ngc" ...
Loading design module
"../system_ethernet_mac_wrapper_fifo_generator_v9_3.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_ethernet_mac_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_ethernet_mac_wrapper.blc"...

NGCBUILD done.
IPNAME:system_ddr3_sdram_wrapper INSTANCE:ddr3_sdram -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 163 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. system_ddr3_sdram_wrapper.ngc
../system_ddr3_sdram_wrapper

Reading NGO file
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/ddr3_sdram_
wrapper/system_ddr3_sdram_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_ddr3_sdram_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_ddr3_sdram_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 230 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd ..
system_clock_generator_0_wrapper.ngc ../system_clock_generator_0_wrapper

Reading NGO file
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/clock_gener
ator_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_xps_intc_0_wrapper INSTANCE:xps_intc_0 -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 291 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. system_xps_intc_0_wrapper.ngc
../system_xps_intc_0_wrapper

Reading NGO file
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/xps_intc_0_
wrapper/system_xps_intc_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_xps_intc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_xps_intc_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_fsl_v20_0a_wrapper INSTANCE:fsl_v20_0a -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 488 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. system_fsl_v20_0a_wrapper.ngc
../system_fsl_v20_0a_wrapper

Reading NGO file
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/fsl_v20_0a_
wrapper/system_fsl_v20_0a_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_fsl_v20_0a_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_fsl_v20_0a_wrapper.blc"...

NGCBUILD done.
IPNAME:system_fsl_v20_0b_wrapper INSTANCE:fsl_v20_0b -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 497 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. system_fsl_v20_0b_wrapper.ngc
../system_fsl_v20_0b_wrapper

Reading NGO file
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/fsl_v20_0b_
wrapper/system_fsl_v20_0b_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_fsl_v20_0b_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_fsl_v20_0b_wrapper.blc"...

NGCBUILD done.
IPNAME:system_fsl_v20_1a_wrapper INSTANCE:fsl_v20_1a -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 505 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. system_fsl_v20_1a_wrapper.ngc
../system_fsl_v20_1a_wrapper

Reading NGO file
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/fsl_v20_1a_
wrapper/system_fsl_v20_1a_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_fsl_v20_1a_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_fsl_v20_1a_wrapper.blc"...

NGCBUILD done.
IPNAME:system_fsl_v20_1b_wrapper INSTANCE:fsl_v20_1b -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 514 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. system_fsl_v20_1b_wrapper.ngc
../system_fsl_v20_1b_wrapper

Reading NGO file
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/fsl_v20_1b_
wrapper/system_fsl_v20_1b_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_fsl_v20_1b_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_fsl_v20_1b_wrapper.blc"...

NGCBUILD done.
IPNAME:system_fsl_v20_2a_wrapper INSTANCE:fsl_v20_2a -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 522 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. system_fsl_v20_2a_wrapper.ngc
../system_fsl_v20_2a_wrapper

Reading NGO file
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/fsl_v20_2a_
wrapper/system_fsl_v20_2a_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_fsl_v20_2a_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_fsl_v20_2a_wrapper.blc"...

NGCBUILD done.
IPNAME:system_fsl_v20_2b_wrapper INSTANCE:fsl_v20_2b -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 531 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. system_fsl_v20_2b_wrapper.ngc
../system_fsl_v20_2b_wrapper

Reading NGO file
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/fsl_v20_2b_
wrapper/system_fsl_v20_2b_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_fsl_v20_2b_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_fsl_v20_2b_wrapper.blc"...

NGCBUILD done.
IPNAME:system_fsl_v20_3a_wrapper INSTANCE:fsl_v20_3a -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 539 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. system_fsl_v20_3a_wrapper.ngc
../system_fsl_v20_3a_wrapper

Reading NGO file
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/fsl_v20_3a_
wrapper/system_fsl_v20_3a_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_fsl_v20_3a_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_fsl_v20_3a_wrapper.blc"...

NGCBUILD done.
IPNAME:system_fsl_v20_3b_wrapper INSTANCE:fsl_v20_3b -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 548 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. system_fsl_v20_3b_wrapper.ngc
../system_fsl_v20_3b_wrapper

Reading NGO file
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/fsl_v20_3b_
wrapper/system_fsl_v20_3b_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_fsl_v20_3b_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_fsl_v20_3b_wrapper.blc"...

NGCBUILD done.
IPNAME:system_fsl_v20_4a_wrapper INSTANCE:fsl_v20_4a -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 556 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. system_fsl_v20_4a_wrapper.ngc
../system_fsl_v20_4a_wrapper

Reading NGO file
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/fsl_v20_4a_
wrapper/system_fsl_v20_4a_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_fsl_v20_4a_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_fsl_v20_4a_wrapper.blc"...

NGCBUILD done.
IPNAME:system_fsl_v20_4b_wrapper INSTANCE:fsl_v20_4b -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 565 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. system_fsl_v20_4b_wrapper.ngc
../system_fsl_v20_4b_wrapper

Reading NGO file
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/fsl_v20_4b_
wrapper/system_fsl_v20_4b_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_fsl_v20_4b_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_fsl_v20_4b_wrapper.blc"...

NGCBUILD done.
IPNAME:system_fsl_v20_5a_wrapper INSTANCE:fsl_v20_5a -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 573 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. system_fsl_v20_5a_wrapper.ngc
../system_fsl_v20_5a_wrapper

Reading NGO file
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/fsl_v20_5a_
wrapper/system_fsl_v20_5a_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_fsl_v20_5a_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_fsl_v20_5a_wrapper.blc"...

NGCBUILD done.
IPNAME:system_fsl_v20_5b_wrapper INSTANCE:fsl_v20_5b -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 582 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. system_fsl_v20_5b_wrapper.ngc
../system_fsl_v20_5b_wrapper

Reading NGO file
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/fsl_v20_5b_
wrapper/system_fsl_v20_5b_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_fsl_v20_5b_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_fsl_v20_5b_wrapper.blc"...

NGCBUILD done.
IPNAME:system_fsl_v20_6a_wrapper INSTANCE:fsl_v20_6a -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 590 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. system_fsl_v20_6a_wrapper.ngc
../system_fsl_v20_6a_wrapper

Reading NGO file
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/fsl_v20_6a_
wrapper/system_fsl_v20_6a_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_fsl_v20_6a_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_fsl_v20_6a_wrapper.blc"...

NGCBUILD done.
IPNAME:system_fsl_v20_6b_wrapper INSTANCE:fsl_v20_6b -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 599 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. system_fsl_v20_6b_wrapper.ngc
../system_fsl_v20_6b_wrapper

Reading NGO file
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/fsl_v20_6b_
wrapper/system_fsl_v20_6b_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_fsl_v20_6b_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_fsl_v20_6b_wrapper.blc"...

NGCBUILD done.
IPNAME:system_fsl_v20_7a_wrapper INSTANCE:fsl_v20_7a -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 607 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. system_fsl_v20_7a_wrapper.ngc
../system_fsl_v20_7a_wrapper

Reading NGO file
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/fsl_v20_7a_
wrapper/system_fsl_v20_7a_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_fsl_v20_7a_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_fsl_v20_7a_wrapper.blc"...

NGCBUILD done.
IPNAME:system_fsl_v20_7b_wrapper INSTANCE:fsl_v20_7b -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 616 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. system_fsl_v20_7b_wrapper.ngc
../system_fsl_v20_7b_wrapper

Reading NGO file
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/fsl_v20_7b_
wrapper/system_fsl_v20_7b_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_fsl_v20_7b_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_fsl_v20_7b_wrapper.blc"...

NGCBUILD done.
IPNAME:system_fsl_v20_8a_wrapper INSTANCE:fsl_v20_8a -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 624 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. system_fsl_v20_8a_wrapper.ngc
../system_fsl_v20_8a_wrapper

Reading NGO file
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/fsl_v20_8a_
wrapper/system_fsl_v20_8a_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_fsl_v20_8a_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_fsl_v20_8a_wrapper.blc"...

NGCBUILD done.
IPNAME:system_fsl_v20_8b_wrapper INSTANCE:fsl_v20_8b -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 633 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. system_fsl_v20_8b_wrapper.ngc
../system_fsl_v20_8b_wrapper

Reading NGO file
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/fsl_v20_8b_
wrapper/system_fsl_v20_8b_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_fsl_v20_8b_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_fsl_v20_8b_wrapper.blc"...

NGCBUILD done.
IPNAME:system_fsl_v20_9a_wrapper INSTANCE:fsl_v20_9a -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 641 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. system_fsl_v20_9a_wrapper.ngc
../system_fsl_v20_9a_wrapper

Reading NGO file
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/fsl_v20_9a_
wrapper/system_fsl_v20_9a_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_fsl_v20_9a_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_fsl_v20_9a_wrapper.blc"...

NGCBUILD done.
IPNAME:system_fsl_v20_9b_wrapper INSTANCE:fsl_v20_9b -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 650 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. system_fsl_v20_9b_wrapper.ngc
../system_fsl_v20_9b_wrapper

Reading NGO file
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/fsl_v20_9b_
wrapper/system_fsl_v20_9b_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_fsl_v20_9b_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_fsl_v20_9b_wrapper.blc"...

NGCBUILD done.
IPNAME:system_fsl_v20_10a_wrapper INSTANCE:fsl_v20_10a -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 658 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. system_fsl_v20_10a_wrapper.ngc
../system_fsl_v20_10a_wrapper

Reading NGO file
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/fsl_v20_10a
_wrapper/system_fsl_v20_10a_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_fsl_v20_10a_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_fsl_v20_10a_wrapper.blc"...

NGCBUILD done.
IPNAME:system_fsl_v20_10b_wrapper INSTANCE:fsl_v20_10b -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 667 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. system_fsl_v20_10b_wrapper.ngc
../system_fsl_v20_10b_wrapper

Reading NGO file
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/fsl_v20_10b
_wrapper/system_fsl_v20_10b_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_fsl_v20_10b_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_fsl_v20_10b_wrapper.blc"...

NGCBUILD done.
IPNAME:system_fsl_v20_11a_wrapper INSTANCE:fsl_v20_11a -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 675 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. system_fsl_v20_11a_wrapper.ngc
../system_fsl_v20_11a_wrapper

Reading NGO file
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/fsl_v20_11a
_wrapper/system_fsl_v20_11a_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_fsl_v20_11a_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_fsl_v20_11a_wrapper.blc"...

NGCBUILD done.
IPNAME:system_fsl_v20_11b_wrapper INSTANCE:fsl_v20_11b -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 684 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. system_fsl_v20_11b_wrapper.ngc
../system_fsl_v20_11b_wrapper

Reading NGO file
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/fsl_v20_11b
_wrapper/system_fsl_v20_11b_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_fsl_v20_11b_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_fsl_v20_11b_wrapper.blc"...

NGCBUILD done.
IPNAME:system_fsl_v20_12a_wrapper INSTANCE:fsl_v20_12a -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 692 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. system_fsl_v20_12a_wrapper.ngc
../system_fsl_v20_12a_wrapper

Reading NGO file
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/fsl_v20_12a
_wrapper/system_fsl_v20_12a_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_fsl_v20_12a_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_fsl_v20_12a_wrapper.blc"...

NGCBUILD done.
IPNAME:system_fsl_v20_12b_wrapper INSTANCE:fsl_v20_12b -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 701 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. system_fsl_v20_12b_wrapper.ngc
../system_fsl_v20_12b_wrapper

Reading NGO file
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/fsl_v20_12b
_wrapper/system_fsl_v20_12b_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_fsl_v20_12b_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_fsl_v20_12b_wrapper.blc"...

NGCBUILD done.
IPNAME:system_fsl_v20_13a_wrapper INSTANCE:fsl_v20_13a -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 709 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. system_fsl_v20_13a_wrapper.ngc
../system_fsl_v20_13a_wrapper

Reading NGO file
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/fsl_v20_13a
_wrapper/system_fsl_v20_13a_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_fsl_v20_13a_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_fsl_v20_13a_wrapper.blc"...

NGCBUILD done.
IPNAME:system_fsl_v20_13b_wrapper INSTANCE:fsl_v20_13b -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 718 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. system_fsl_v20_13b_wrapper.ngc
../system_fsl_v20_13b_wrapper

Reading NGO file
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/fsl_v20_13b
_wrapper/system_fsl_v20_13b_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_fsl_v20_13b_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_fsl_v20_13b_wrapper.blc"...

NGCBUILD done.
IPNAME:system_fsl_v20_14a_wrapper INSTANCE:fsl_v20_14a -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 726 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. system_fsl_v20_14a_wrapper.ngc
../system_fsl_v20_14a_wrapper

Reading NGO file
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/fsl_v20_14a
_wrapper/system_fsl_v20_14a_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_fsl_v20_14a_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_fsl_v20_14a_wrapper.blc"...

NGCBUILD done.
IPNAME:system_fsl_v20_14b_wrapper INSTANCE:fsl_v20_14b -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 735 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. system_fsl_v20_14b_wrapper.ngc
../system_fsl_v20_14b_wrapper

Reading NGO file
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/fsl_v20_14b
_wrapper/system_fsl_v20_14b_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_fsl_v20_14b_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_fsl_v20_14b_wrapper.blc"...

NGCBUILD done.
IPNAME:system_fsl_v20_15a_wrapper INSTANCE:fsl_v20_15a -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 743 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. system_fsl_v20_15a_wrapper.ngc
../system_fsl_v20_15a_wrapper

Reading NGO file
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/fsl_v20_15a
_wrapper/system_fsl_v20_15a_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_fsl_v20_15a_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_fsl_v20_15a_wrapper.blc"...

NGCBUILD done.
IPNAME:system_fsl_v20_15b_wrapper INSTANCE:fsl_v20_15b -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 752 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. system_fsl_v20_15b_wrapper.ngc
../system_fsl_v20_15b_wrapper

Reading NGO file
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/fsl_v20_15b
_wrapper/system_fsl_v20_15b_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_fsl_v20_15b_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_fsl_v20_15b_wrapper.blc"...

NGCBUILD done.
IPNAME:system_mmu_0_wrapper INSTANCE:mmu_0 -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 1117 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. system_mmu_0_wrapper.ngc
../system_mmu_0_wrapper

Reading NGO file
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/mmu_0_wrapp
er/system_mmu_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_mmu_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_mmu_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_xps_mem_0_wrapper INSTANCE:xps_mem_0 -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 1134 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. system_xps_mem_0_wrapper.ngc
../system_xps_mem_0_wrapper

Reading NGO file
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/xps_mem_0_w
rapper/system_xps_mem_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_xps_mem_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_xps_mem_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
Done!
Overriding Xilinx file <TextEditor.cfg> with local file </opt/Xilinx/14.7/ISE_DS/EDK/data/TextEditor.cfg>

********************************************************************************
At Local date and time: Mon Mar 24 15:50:06 2014
 make -f system.make bits started...
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc6vlx240tff1156-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6vlx240tff1156-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst -parallel yes system.mhs 

Parse /home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs ...

Read MPD definitions ...
WARNING:EDK:2028 - Option "CORE_STATE" in
   /home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/pcores/fifo32_arbiter_v1
   _00_b/data/fifo32_arbiter_v2_1_0.mpd line 7  is deprecated. Please use Option
   ARCH_SUPPORT_MAP instead. 

Overriding IP level properties ...
orig_family is virtex6
INFO:EDK:4130 - IPNAME: xps_ethernetlite, INSTANCE:Ethernet_MAC - tcl is
   overriding PARAMETER C_FAMILY value to virtex6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v
   4_00_a/data/xps_ethernetlite_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_BASEFAMILY value to virtex6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 155 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR3_SDRAM -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_USE_MIG_V6_PHY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 218 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 266 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 37500 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 272 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 50625 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 13130 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 13130 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 279 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 110000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 283 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 284 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 333.0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 400.0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 292 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 533.0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 294 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C value to 7 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 295 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 296 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 313 

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_0a:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_0b:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_1a:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_1b:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_2a:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_2b:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_3a:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_3b:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_4a:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_4b:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_5a:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_5b:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_6a:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_6b:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_7a:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_7b:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_8a:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_8b:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_9a:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_9b:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_10a:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_10b:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_11a:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_11b:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_12a:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_12b:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_13a:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_13b:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_14a:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_14b:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_15a:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_15b:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0fffffff) DDR3_SDRAM	mb_plb
  (0000000000-0x0fffffff) DDR3_SDRAM	microblaze_0_DXCL
  (0000000000-0x0fffffff) DDR3_SDRAM	microblaze_0_IXCL
  (0x80000000-0x800fffff) plb2hwif_0	mb_plb
  (0x81000000-0x8100ffff) Ethernet_MAC	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x85000000-0x850000ff) xps_timer_0	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 369 
INFO:EDK:4087 - IPNAME: xps_ethernetlite, INSTANCE: Ethernet_MAC - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The PLB clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - /home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs
   line 142
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_DPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_IPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 208 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 7 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: xps_ethernetlite, INSTANCE:Ethernet_MAC - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v
   4_00_a/data/xps_ethernetlite_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: xps_ethernetlite, INSTANCE:Ethernet_MAC - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v
   4_00_a/data/xps_ethernetlite_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_ethernetlite, INSTANCE:Ethernet_MAC - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v
   4_00_a/data/xps_ethernetlite_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tool is overriding PARAMETER
   C_SPLB0_MID_WIDTH value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 368 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 116 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_mem, INSTANCE:xps_mem_0 - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 64 -
   /home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/pcores/xps_mem_v1_00_b/d
   ata/xps_mem_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: plb2hwif, INSTANCE:plb2hwif_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/pcores/plb2hwif_v1_00_a/
   data/plb2hwif_v2_1_0.mpd line 45 
INFO:EDK:4130 - IPNAME: plb2hwif, INSTANCE:plb2hwif_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   /home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/pcores/plb2hwif_v1_00_a/
   data/plb2hwif_v2_1_0.mpd line 46 
INFO:EDK:4130 - IPNAME: plb2hwif, INSTANCE:plb2hwif_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/pcores/plb2hwif_v1_00_a/
   data/plb2hwif_v2_1_0.mpd line 47 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 3 master(s) : 7 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_0a - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_0b - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_1a - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_1b - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_2a - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_2b - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_3a - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_3b - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_4a - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_4b - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_5a - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_5b - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_6a - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_6b - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_7a - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_7b - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_8a - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_8b - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_9a - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_9b - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_10a - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_10b - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_11a - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_11b - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_12a - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_12b - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_13a - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_13b - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_14a - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_14b - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_15a - 1 master(s) : 1 slave(s) 
IPNAME: fsl_v20, INSTANCE: fsl_v20_15b - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: fpga_0_FLASH_Mem_A_pin, CONNECTOR:
   fpga_0_FLASH_Mem_A_pin_vslice_7_30_concat - No driver found. Port will be
   driven to GND -
   /home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 8 
WARNING:EDK:4180 - PORT: MEM_FIFO32_S_Clk, CONNECTOR:
   mmu_0_MEM_SFIFO32_FIFO32_S_Clk - No driver found. Port will be driven to GND
   -
   /home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/pcores/mmu_v1_00_a/data/
   mmu_v2_1_0.mpd line 34 
WARNING:EDK:4180 - PORT: MEM_FIFO32_M_Clk, CONNECTOR:
   mmu_0_MEM_MFIFO32_FIFO32_M_Clk - No driver found. Port will be driven to GND
   -
   /home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/pcores/mmu_v1_00_a/data/
   mmu_v2_1_0.mpd line 39 
WARNING:EDK:4180 - PORT: FSLA_Rst, CONNECTOR: fsl_v20_14a_OPB_Rst - No driver
   found. Port will be driven to GND -
   /home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/pcores/proc_control_v1_0
   0_b/data/proc_control_v2_1_0.mpd line 30 
WARNING:EDK:4180 - PORT: FSLB_Rst, CONNECTOR: fsl_v20_15a_OPB_Rst - No driver
   found. Port will be driven to GND -
   /home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/pcores/proc_control_v1_0
   0_b/data/proc_control_v2_1_0.mpd line 44 
WARNING:EDK:4181 - PORT: fsl_ila_0_FSL_S_Read_pin, CONNECTOR: FSL_S_Read -
   floating connection -
   /home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 43 
WARNING:EDK:4181 - PORT: FSL0_S_CLK, CONNECTOR: fsl_v20_0a_FSL_S_Clk - floating
   connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 741 
WARNING:EDK:4181 - PORT: FSL0_M_CLK, CONNECTOR: fsl_v20_0b_FSL_M_Clk - floating
   connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 746 
WARNING:EDK:4181 - PORT: FSL1_S_CLK, CONNECTOR: fsl_v20_1a_FSL_S_Clk - floating
   connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 751 
WARNING:EDK:4181 - PORT: FSL1_M_CLK, CONNECTOR: fsl_v20_1b_FSL_M_Clk - floating
   connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 756 
WARNING:EDK:4181 - PORT: FSL2_S_CLK, CONNECTOR: fsl_v20_2a_FSL_S_Clk - floating
   connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 761 
WARNING:EDK:4181 - PORT: FSL2_M_CLK, CONNECTOR: fsl_v20_2b_FSL_M_Clk - floating
   connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 766 
WARNING:EDK:4181 - PORT: FSL3_S_CLK, CONNECTOR: fsl_v20_3a_FSL_S_Clk - floating
   connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 771 
WARNING:EDK:4181 - PORT: FSL3_M_CLK, CONNECTOR: fsl_v20_3b_FSL_M_Clk - floating
   connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 776 
WARNING:EDK:4181 - PORT: FSL4_S_CLK, CONNECTOR: fsl_v20_4a_FSL_S_Clk - floating
   connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 781 
WARNING:EDK:4181 - PORT: FSL4_M_CLK, CONNECTOR: fsl_v20_4b_FSL_M_Clk - floating
   connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 786 
WARNING:EDK:4181 - PORT: FSL5_S_CLK, CONNECTOR: fsl_v20_5a_FSL_S_Clk - floating
   connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 791 
WARNING:EDK:4181 - PORT: FSL5_M_CLK, CONNECTOR: fsl_v20_5b_FSL_M_Clk - floating
   connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 796 
WARNING:EDK:4181 - PORT: FSL6_S_CLK, CONNECTOR: fsl_v20_6a_FSL_S_Clk - floating
   connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 801 
WARNING:EDK:4181 - PORT: FSL6_M_CLK, CONNECTOR: fsl_v20_6b_FSL_M_Clk - floating
   connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 806 
WARNING:EDK:4181 - PORT: FSL7_S_CLK, CONNECTOR: fsl_v20_7a_FSL_S_Clk - floating
   connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 811 
WARNING:EDK:4181 - PORT: FSL7_M_CLK, CONNECTOR: fsl_v20_7b_FSL_M_Clk - floating
   connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 816 
WARNING:EDK:4181 - PORT: FSL8_S_CLK, CONNECTOR: fsl_v20_8a_FSL_S_Clk - floating
   connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 821 
WARNING:EDK:4181 - PORT: FSL8_M_CLK, CONNECTOR: fsl_v20_8b_FSL_M_Clk - floating
   connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 826 
WARNING:EDK:4181 - PORT: FSL9_S_CLK, CONNECTOR: fsl_v20_9a_FSL_S_Clk - floating
   connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 831 
WARNING:EDK:4181 - PORT: FSL9_M_CLK, CONNECTOR: fsl_v20_9b_FSL_M_Clk - floating
   connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 836 
WARNING:EDK:4181 - PORT: FSL10_S_CLK, CONNECTOR: fsl_v20_10a_FSL_S_Clk -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 841 
WARNING:EDK:4181 - PORT: FSL10_M_CLK, CONNECTOR: fsl_v20_10b_FSL_M_Clk -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 846 
WARNING:EDK:4181 - PORT: FSL11_S_CLK, CONNECTOR: fsl_v20_11a_FSL_S_Clk -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 851 
WARNING:EDK:4181 - PORT: FSL11_M_CLK, CONNECTOR: fsl_v20_11b_FSL_M_Clk -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 856 
WARNING:EDK:4181 - PORT: FSL12_S_CLK, CONNECTOR: fsl_v20_12a_FSL_S_Clk -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 861 
WARNING:EDK:4181 - PORT: FSL12_M_CLK, CONNECTOR: fsl_v20_12b_FSL_M_Clk -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 866 
WARNING:EDK:4181 - PORT: FSL13_S_CLK, CONNECTOR: fsl_v20_13a_FSL_S_Clk -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 871 
WARNING:EDK:4181 - PORT: FSL13_M_CLK, CONNECTOR: fsl_v20_13b_FSL_M_Clk -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 876 
WARNING:EDK:4181 - PORT: FSL14_S_CLK, CONNECTOR: fsl_v20_14a_FSL_S_Clk -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 881 
WARNING:EDK:4181 - PORT: FSL14_M_CLK, CONNECTOR: fsl_v20_14b_FSL_M_Clk -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 886 
WARNING:EDK:4181 - PORT: FSL15_S_CLK, CONNECTOR: fsl_v20_15a_FSL_S_Clk -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 891 
WARNING:EDK:4181 - PORT: FSL15_M_CLK, CONNECTOR: fsl_v20_15b_FSL_M_Clk -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 896 
WARNING:EDK:4181 - PORT: HWT_FIFO32_S_Clk, CONNECTOR:
   fifo32_burst_converter_0_SFIFO32_MEMCTRL_FIFO32_S_Clk - floating connection -
   /home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/pcores/mmu_v1_00_a/data/
   mmu_v2_1_0.mpd line 24 
WARNING:EDK:4181 - PORT: HWT_FIFO32_M_Clk, CONNECTOR:
   fifo32_burst_converter_0_MFIFO32_MEMCTRL_FIFO32_M_Clk - floating connection -
   /home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/pcores/mmu_v1_00_a/data/
   mmu_v2_1_0.mpd line 29 
WARNING:EDK:4181 - PORT: fault_sa0, CONNECTOR: fault_sa0 - floating connection -
   /home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/pcores/proc_control_v1_0
   0_b/data/proc_control_v2_1_0.mpd line 88 
WARNING:EDK:4181 - PORT: fault_sa1, CONNECTOR: fault_sa1 - floating connection -
   /home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/pcores/proc_control_v1_0
   0_b/data/proc_control_v2_1_0.mpd line 89 
WARNING:EDK:4181 - PORT: GND0, CONNECTOR: gnd2int_0_gnd0 - floating connection -
   /home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 1179 
WARNING:EDK:4181 - PORT: GND1, CONNECTOR: gnd2int_0_gnd1 - floating connection -
   /home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 1180 
WARNING:EDK:4181 - PORT: GND2, CONNECTOR: gnd2int_0_gnd2 - floating connection -
   /home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 1181 
WARNING:EDK:4181 - PORT: GND3, CONNECTOR: gnd2int_0_gnd3 - floating connection -
   /home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 1182 
WARNING:EDK:4181 - PORT: GND4, CONNECTOR: gnd2int_0_gnd4 - floating connection -
   /home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 1183 
WARNING:EDK:4181 - PORT: GND5, CONNECTOR: gnd2int_0_gnd5 - floating connection -
   /home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 1184 
WARNING:EDK:4181 - PORT: GND6, CONNECTOR: gnd2int_0_gnd6 - floating connection -
   /home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 1185 
WARNING:EDK:4181 - PORT: GND7, CONNECTOR: gnd2int_0_gnd7 - floating connection -
   /home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 1186 
WARNING:EDK:4181 - PORT: GND8, CONNECTOR: gnd2int_0_gnd8 - floating connection -
   /home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 1187 
WARNING:EDK:4181 - PORT: GND9, CONNECTOR: gnd2int_0_gnd9 - floating connection -
   /home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 1188 
WARNING:EDK:4181 - PORT: GNDA, CONNECTOR: gnd2int_0_gnd10 - floating connection
   - /home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 1189 
WARNING:EDK:4181 - PORT: GNDB, CONNECTOR: gnd2int_0_gnd11 - floating connection
   - /home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 1190 
WARNING:EDK:4181 - PORT: GNDC, CONNECTOR: gnd2int_0_gnd12 - floating connection
   - /home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 1191 
WARNING:EDK:4181 - PORT: GNDD, CONNECTOR: gnd2int_0_gnd13 - floating connection
   - /home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 1192 
WARNING:EDK:4181 - PORT: GNDE, CONNECTOR: gnd2int_0_gnd14 - floating connection
   - /home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 1193 
WARNING:EDK:4181 - PORT: GNDF, CONNECTOR: gnd2int_0_gnd15 - floating connection
   - /home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 1194 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: fsl_v20_0a, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: fsl_v20_0b, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: fsl_v20_1a, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: fsl_v20_1b, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: fsl_v20_2a, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: fsl_v20_2b, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: fsl_v20_3a, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: fsl_v20_3b, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: fsl_v20_4a, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: fsl_v20_4b, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: fsl_v20_5a, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: fsl_v20_5b, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: fsl_v20_6a, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: fsl_v20_6b, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: fsl_v20_7a, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: fsl_v20_7b, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: fsl_v20_8a, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: fsl_v20_8b, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: fsl_v20_9a, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: fsl_v20_9b, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: fsl_v20_10a, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: fsl_v20_10b, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: fsl_v20_11a, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: fsl_v20_11b, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: fsl_v20_12a, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: fsl_v20_12b, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: fsl_v20_13a, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: fsl_v20_13b, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: fsl_v20_14a, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: fsl_v20_14b, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: fsl_v20_15a, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: fsl_v20_15b, PARAMETER: C_READ_CLOCK_PERIOD - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 236 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 237 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 14 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_CAS_LATENCY value to 6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_PIM0_B_SUBTYPE value to PLB -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 361 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_PIM1_SUBTYPE value to IXCL -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 407 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_XCL1_LINESIZE value to 8 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 408 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_PIM2_SUBTYPE value to DXCL -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 458 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_NCK_PER_CLK value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 768 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_TWR value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 769 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_IS_WRITE_INDEX value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 771 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_LOAD_INDEX value to 12 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 781 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_ENABLE_INDEX value to 13 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 782 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 783 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_ROW_COL_SEL_INDEX value to 15 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 784 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_REPEAT4_INDEX value to 17 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 786 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DFI_RAS_N_0_INDEX value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 787 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DFI_CAS_N_0_INDEX value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 788 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DFI_WE_N_0_INDEX value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 789 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DFI_RAS_N_1_INDEX value to 20 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 790 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DFI_CAS_N_1_INDEX value to 21 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 791 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DFI_WE_N_1_INDEX value to 22 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 792 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_POP_INDEX value to 8 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 793 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DFI_WRDATA_EN_INDEX value to 18 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 794 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DFI_RDDATA_EN_INDEX value to 19 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 795 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_OTF_ADDR12_INDEX value to 23 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 796 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_AP_COL_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 798 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_LOAD_RDWDADDR_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 802 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 15 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 803 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_SIZE_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 804 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 805 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 806 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q0_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 807 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q1_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 808 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q2_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 809 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q3_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 810 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q4_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 811 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q8_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 815 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q12_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 819 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q13_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 820 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q14_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 821 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q15_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 822 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q17_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 824 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q18_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 825 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q19_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 826 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q20_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 827 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q21_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 828 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q22_DELAY value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 829 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_Q23_DELAY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 830 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_SKIP_1_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 843 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_SKIP_2_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 844 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_SKIP_3_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 845 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_SKIP_4_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 846 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_SKIP_5_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 847 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_SKIP_6_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 848 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_SKIP_7_VALUE value to 0x001 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 849 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_ZQCS_REPEAT_CNT value to 6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 853 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL0 value to 0x00f -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 855 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL1 value to 0x010 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 856 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL1 value to 0x01b -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 857 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL2 value to 0x01c -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 858 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL2 value to 0x02b -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 859 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL3 value to 0x02c -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 860 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL3 value to 0x037 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 861 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL4 value to 0x038 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 862 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL4 value to 0x047 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 863 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL5 value to 0x048 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 864 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL5 value to 0x053 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 865 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL6 value to 0x054 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 866 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL6 value to 0x063 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 867 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL7 value to 0x064 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 868 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL7 value to 0x06f -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 869 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL8 value to 0x070 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 870 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL8 value to 0x081 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 871 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL9 value to 0x082 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 872 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL9 value to 0x08e -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 873 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL10 value to 0x08f -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 874 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL10 value to 0x0a4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 875 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL11 value to 0x0a5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 876 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL11 value to 0x0b5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 877 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL12 value to 0x0b6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 878 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL12 value to 0x0d3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 879 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL13 value to 0x0d4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 880 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL13 value to 0x0ec -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 881 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL14 value to 0x0ed -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 882 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL14 value to 0x106 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 883 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL15 value to 0x107 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 884 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL15 value to 0x107 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 885 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_BASEADDR_CTRL16 value to 0x108 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 886 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_HIGHADDR_CTRL16 value to 0x110 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 887 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_22 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC0070001C -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 917 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_21 value to
   0x0070001C0070001C0070001C0070001C0070001D0070001C0072001C0070000C -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 918 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_20 value to
   0x0070001C0070001C0070001C0070001C0070001C0070001C0070001D0070001C -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 919 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_1F value to
   0x0070001C0070001C0070001C0070001C0070001C0070001C0070001C0070001C -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 920 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_1E value to
   0x0070001C0070001C0070001C0070001C0070001C0070001C0070001C0040001C -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 921 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_1D value to
   0x0070001C0070001C007040080070001C0070001C0070001C0070001C0020401C -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 922 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_1C value to
   0x0078001D00D8201C0078001C00D8201C0078001C00D8201C0078001C00D8201C -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 923 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_1B value to
   0x0078001C00D8201C0078001C00D8201C0078001C00D8201C0078001C00D8201C -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 924 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_1A value to
   0x0070101C0070001C007080180070001C0070001E0070001E0070001E0070400A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 925 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_19 value to
   0x0070001E0070001F0070001E0070001E0070001E0070201E0074001E0094201E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 926 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_18 value to
   0x0074011E0094211E0074011E0094211E0074011E0094211E0074011E0094211E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 927 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_17 value to
   0x0074011E0094211E0074011E0094211E0074011E0094211E0070111E0070011E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 928 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_16 value to
   0x0070801A0070001E0070001C0070001C0070001C0070001C0020401C0078001D -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 929 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_15 value to
   0x00D8201C0078001C00D8201C0078001C00D8201C0078001C00D8201C0070101C -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 930 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_14 value to
   0x0070001C007080180070001C0070001E0070001E0070001E0070400A0070001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 931 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_13 value to
   0x0070001F0070001E0070001E0070001E0070201E0074001E0094201E0074011E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 932 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_12 value to
   0x0094211E0074011E0094211E0074011E0094211E0070111E0070011E0070801A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 933 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_11 value to
   0x0070001E0070001C0070001C0070001C0070001C0020401C0078001D00D8201C -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 934 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_10 value to
   0x0078001C00D8201C0070101C0070001C007080180070001C0070001E0070001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 935 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0F value to
   0x0070001E0070400A0070001E0070001F0070001E0070001E0070001E0070201E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 936 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0E value to
   0x0074001E0094201E0074011E0094211E0070111E0070011E0070801A0070001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 937 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0D value to
   0x0070001C0070001C0070001C0020401C0070001C0070001D0078001C00D8201C -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 938 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0C value to
   0x0070101C0070001C007080180070001C0070001E0070001E0070001E0070400A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 939 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0B value to
   0x0070001E0070001F0070001E0070001E0070001E0070201E0074001E0094201E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 940 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_0A value to
   0x0070111E0070011E0070801A0070001E0070001C0070001C0070001C0020401C -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 941 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_09 value to
   0x0070001C0070001D0070001C0058201C0070101C0070001C007080180070001C -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 942 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_08 value to
   0x0070001E0070001E0070001E0070400A0070001E0070001F0070001E0070001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 943 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_07 value to
   0x0070001E0070001E0070201E0014201E0070101E0070011E0070801A0070001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 944 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_06 value to
   0x0070001C0070001C0070001C0020401C0070001C0070001D0070001C0058201C -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 945 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_05 value to
   0x0070101C0070001C007080180070001C0070001E0070001E0070001E0070400A -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 946 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_04 value to
   0x0070001E0070001F0070001E0070001E0070001E0070001E0070001E0014201E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 947 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_03 value to
   0x0070101E0070011E0070801A0070001E0070001C0070001C0070001C0020401C -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 948 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_02 value to
   0x0070001C0070001D0070001C0058201C0070101C0070001C007080180070001C -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 949 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_01 value to
   0x0070001E0070001E0070001E0070400A0070001E0070001F0070001E0070001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 950 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INIT_00 value to
   0x0070001E0070001E0070001E0014201E0070101E0070011E0070801A0070001E -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 951 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 957 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 958 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_01 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 959 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_CTRL_BRAM_INITP_00 value to
   0x0000000000000000000000000000000000000000000000000000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 960 
WARNING:EDK:4083 - IPNAME: xps_intc, INSTANCE: xps_intc_0 -  PARAMETER:
   C_NUM_INTR_INPUTS has value 4 specified in MHS, but tcl is overriding the
   value to 20 - /home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs
   line 296 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111101110000000000000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111101111111111111111111 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 90 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in Ethernet_MAC

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The DDR3_SDRAM core has constraints automatically generated by XPS in
implementation/ddr3_sdram_wrapper/ddr3_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_v20_0a core has constraints automatically generated by XPS in
implementation/fsl_v20_0a_wrapper/fsl_v20_0a_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_v20_0b core has constraints automatically generated by XPS in
implementation/fsl_v20_0b_wrapper/fsl_v20_0b_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_v20_1a core has constraints automatically generated by XPS in
implementation/fsl_v20_1a_wrapper/fsl_v20_1a_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_v20_1b core has constraints automatically generated by XPS in
implementation/fsl_v20_1b_wrapper/fsl_v20_1b_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_v20_2a core has constraints automatically generated by XPS in
implementation/fsl_v20_2a_wrapper/fsl_v20_2a_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_v20_2b core has constraints automatically generated by XPS in
implementation/fsl_v20_2b_wrapper/fsl_v20_2b_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_v20_3a core has constraints automatically generated by XPS in
implementation/fsl_v20_3a_wrapper/fsl_v20_3a_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_v20_3b core has constraints automatically generated by XPS in
implementation/fsl_v20_3b_wrapper/fsl_v20_3b_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_v20_4a core has constraints automatically generated by XPS in
implementation/fsl_v20_4a_wrapper/fsl_v20_4a_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_v20_4b core has constraints automatically generated by XPS in
implementation/fsl_v20_4b_wrapper/fsl_v20_4b_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_v20_5a core has constraints automatically generated by XPS in
implementation/fsl_v20_5a_wrapper/fsl_v20_5a_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_v20_5b core has constraints automatically generated by XPS in
implementation/fsl_v20_5b_wrapper/fsl_v20_5b_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_v20_6a core has constraints automatically generated by XPS in
implementation/fsl_v20_6a_wrapper/fsl_v20_6a_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_v20_6b core has constraints automatically generated by XPS in
implementation/fsl_v20_6b_wrapper/fsl_v20_6b_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_v20_7a core has constraints automatically generated by XPS in
implementation/fsl_v20_7a_wrapper/fsl_v20_7a_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_v20_7b core has constraints automatically generated by XPS in
implementation/fsl_v20_7b_wrapper/fsl_v20_7b_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_v20_8a core has constraints automatically generated by XPS in
implementation/fsl_v20_8a_wrapper/fsl_v20_8a_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_v20_8b core has constraints automatically generated by XPS in
implementation/fsl_v20_8b_wrapper/fsl_v20_8b_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_v20_9a core has constraints automatically generated by XPS in
implementation/fsl_v20_9a_wrapper/fsl_v20_9a_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_v20_9b core has constraints automatically generated by XPS in
implementation/fsl_v20_9b_wrapper/fsl_v20_9b_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_v20_10a core has constraints automatically generated by XPS in
implementation/fsl_v20_10a_wrapper/fsl_v20_10a_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_v20_10b core has constraints automatically generated by XPS in
implementation/fsl_v20_10b_wrapper/fsl_v20_10b_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_v20_11a core has constraints automatically generated by XPS in
implementation/fsl_v20_11a_wrapper/fsl_v20_11a_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_v20_11b core has constraints automatically generated by XPS in
implementation/fsl_v20_11b_wrapper/fsl_v20_11b_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_v20_12a core has constraints automatically generated by XPS in
implementation/fsl_v20_12a_wrapper/fsl_v20_12a_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_v20_12b core has constraints automatically generated by XPS in
implementation/fsl_v20_12b_wrapper/fsl_v20_12b_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_v20_13a core has constraints automatically generated by XPS in
implementation/fsl_v20_13a_wrapper/fsl_v20_13a_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_v20_13b core has constraints automatically generated by XPS in
implementation/fsl_v20_13b_wrapper/fsl_v20_13b_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_v20_14a core has constraints automatically generated by XPS in
implementation/fsl_v20_14a_wrapper/fsl_v20_14a_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_v20_14b core has constraints automatically generated by XPS in
implementation/fsl_v20_14b_wrapper/fsl_v20_14b_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_v20_15a core has constraints automatically generated by XPS in
implementation/fsl_v20_15a_wrapper/fsl_v20_15a_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: The fsl_v20_15b core has constraints automatically generated by XPS in
implementation/fsl_v20_15b_wrapper/fsl_v20_15b_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:mmu INSTANCE:mmu_0 -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 1117 -
Copying (BBD-specified) netlist files.
IPNAME:xps_mem INSTANCE:xps_mem_0 -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 1134 -
Copying (BBD-specified) netlist files.
IPNAME:proc_control INSTANCE:proc_control_0 -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 1142 -
Copying (BBD-specified) netlist files.

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 46 -
Copying cache implementation netlist
IPNAME:plb_v46 INSTANCE:mb_plb -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 120 -
Copying cache implementation netlist
IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 127 -
Copying cache implementation netlist
IPNAME:xps_ethernetlite INSTANCE:ethernet_mac -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 142 -
Copying cache implementation netlist
IPNAME:mpmc INSTANCE:ddr3_sdram -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 163 -
Copying cache implementation netlist
IPNAME:util_vector_logic INSTANCE:flash_ce_inverter -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 214 -
Copying cache implementation netlist
IPNAME:util_ds_buf INSTANCE:pcie_diff_clk -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 222 -
Copying cache implementation netlist
IPNAME:mdm INSTANCE:mdm_0 -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 266 -
Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 278 -
Copying cache implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 291 -
Copying cache implementation netlist
IPNAME:xps_timer INSTANCE:xps_timer_0 -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 302 -
Copying cache implementation netlist
IPNAME:util_reduced_logic INSTANCE:and_gate -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 311 -
Copying cache implementation netlist
IPNAME:hwt_sort_demo_rq_hwif INSTANCE:hwt_sort_demo_rq_hwif_0 -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 320 -
Copying cache implementation netlist
IPNAME:hwt_sort_demo_rq_hwif INSTANCE:hwt_sort_demo_rq_hwif_1 -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 332 -
Copying cache implementation netlist
IPNAME:hwt_sort_demo_rq_hwif INSTANCE:hwt_sort_demo_rq_hwif_2 -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 344 -
Copying cache implementation netlist
IPNAME:hwt_sort_demo_rq_hwif INSTANCE:hwt_sort_demo_rq_hwif_3 -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 356 -
Copying cache implementation netlist
IPNAME:hwt_sort_demo_rq_hwif INSTANCE:hwt_sort_demo_rq_hwif_4 -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 368 -
Copying cache implementation netlist
IPNAME:hwt_sort_demo_rq_hwif INSTANCE:hwt_sort_demo_rq_hwif_5 -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 380 -
Copying cache implementation netlist
IPNAME:hwt_sort_demo_rq_hwif INSTANCE:hwt_sort_demo_rq_hwif_6 -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 392 -
Copying cache implementation netlist
IPNAME:hwt_sort_demo_rq_hwif INSTANCE:hwt_sort_demo_rq_hwif_7 -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 404 -
Copying cache implementation netlist
IPNAME:hwt_sort_demo_rq_hwif INSTANCE:hwt_sort_demo_rq_hwif_8 -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 416 -
Copying cache implementation netlist
IPNAME:hwt_sort_demo_rq_hwif INSTANCE:hwt_sort_demo_rq_hwif_9 -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 428 -
Copying cache implementation netlist
IPNAME:hwt_sort_demo_rq_hwif INSTANCE:hwt_sort_demo_rq_hwif_10 -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 440 -
Copying cache implementation netlist
IPNAME:hwt_sort_demo_rq_hwif INSTANCE:hwt_sort_demo_rq_hwif_11 -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 452 -
Copying cache implementation netlist
IPNAME:hwt_sort_demo_rq_hwif INSTANCE:hwt_sort_demo_rq_hwif_12 -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 464 -
Copying cache implementation netlist
IPNAME:hwt_sort_demo_rq_hwif INSTANCE:hwt_sort_demo_rq_hwif_13 -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 476 -
Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:fsl_v20_0a -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 488 -
Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:fsl_v20_0b -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 497 -
Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:fsl_v20_1a -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 505 -
Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:fsl_v20_1b -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 514 -
Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:fsl_v20_2a -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 522 -
Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:fsl_v20_2b -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 531 -
Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:fsl_v20_3a -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 539 -
Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:fsl_v20_3b -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 548 -
Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:fsl_v20_4a -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 556 -
Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:fsl_v20_4b -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 565 -
Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:fsl_v20_5a -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 573 -
Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:fsl_v20_5b -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 582 -
Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:fsl_v20_6a -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 590 -
Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:fsl_v20_6b -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 599 -
Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:fsl_v20_7a -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 607 -
Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:fsl_v20_7b -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 616 -
Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:fsl_v20_8a -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 624 -
Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:fsl_v20_8b -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 633 -
Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:fsl_v20_9a -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 641 -
Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:fsl_v20_9b -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 650 -
Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:fsl_v20_10a -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 658 -
Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:fsl_v20_10b -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 667 -
Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:fsl_v20_11a -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 675 -
Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:fsl_v20_11b -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 684 -
Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:fsl_v20_12a -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 692 -
Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:fsl_v20_12b -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 701 -
Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:fsl_v20_13a -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 709 -
Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:fsl_v20_13b -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 718 -
Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:fsl_v20_14a -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 726 -
Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:fsl_v20_14b -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 735 -
Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:fsl_v20_15a -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 743 -
Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:fsl_v20_15b -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 752 -
Copying cache implementation netlist
IPNAME:fifo32 INSTANCE:fifo32_0b -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 760 -
Copying cache implementation netlist
IPNAME:fifo32 INSTANCE:fifo32_1b -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 771 -
Copying cache implementation netlist
IPNAME:fifo32 INSTANCE:fifo32_2b -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 782 -
Copying cache implementation netlist
IPNAME:fifo32 INSTANCE:fifo32_3b -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 793 -
Copying cache implementation netlist
IPNAME:fifo32 INSTANCE:fifo32_4b -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 804 -
Copying cache implementation netlist
IPNAME:fifo32 INSTANCE:fifo32_5b -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 815 -
Copying cache implementation netlist
IPNAME:fifo32 INSTANCE:fifo32_6b -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 826 -
Copying cache implementation netlist
IPNAME:fifo32 INSTANCE:fifo32_7b -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 837 -
Copying cache implementation netlist
IPNAME:fifo32 INSTANCE:fifo32_8b -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 848 -
Copying cache implementation netlist
IPNAME:fifo32 INSTANCE:fifo32_9b -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 859 -
Copying cache implementation netlist
IPNAME:fifo32 INSTANCE:fifo32_10b -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 870 -
Copying cache implementation netlist
IPNAME:fifo32 INSTANCE:fifo32_11b -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 881 -
Copying cache implementation netlist
IPNAME:fifo32 INSTANCE:fifo32_12b -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 892 -
Copying cache implementation netlist
IPNAME:fifo32 INSTANCE:fifo32_13b -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 903 -
Copying cache implementation netlist
IPNAME:fifo32 INSTANCE:fifo32_0a -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 914 -
Copying cache implementation netlist
IPNAME:fifo32 INSTANCE:fifo32_1a -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 925 -
Copying cache implementation netlist
IPNAME:fifo32 INSTANCE:fifo32_2a -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 936 -
Copying cache implementation netlist
IPNAME:fifo32 INSTANCE:fifo32_3a -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 947 -
Copying cache implementation netlist
IPNAME:fifo32 INSTANCE:fifo32_4a -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 958 -
Copying cache implementation netlist
IPNAME:fifo32 INSTANCE:fifo32_5a -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 969 -
Copying cache implementation netlist
IPNAME:fifo32 INSTANCE:fifo32_6a -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 980 -
Copying cache implementation netlist
IPNAME:fifo32 INSTANCE:fifo32_7a -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 991 -
Copying cache implementation netlist
IPNAME:fifo32 INSTANCE:fifo32_8a -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 1002 -
Copying cache implementation netlist
IPNAME:fifo32 INSTANCE:fifo32_9a -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 1013 -
Copying cache implementation netlist
IPNAME:fifo32 INSTANCE:fifo32_10a -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 1024 -
Copying cache implementation netlist
IPNAME:fifo32 INSTANCE:fifo32_11a -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 1035 -
Copying cache implementation netlist
IPNAME:fifo32 INSTANCE:fifo32_12a -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 1046 -
Copying cache implementation netlist
IPNAME:fifo32 INSTANCE:fifo32_13a -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 1057 -
Copying cache implementation netlist
IPNAME:fifo32_arbiter INSTANCE:fifo32_arbiter_0 -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 1068 -
Copying cache implementation netlist
IPNAME:fifo32_burst_converter INSTANCE:fifo32_burst_converter_0 -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 1106 -
Copying cache implementation netlist
IPNAME:mmu INSTANCE:mmu_0 -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 1117 -
Copying cache implementation netlist
IPNAME:xps_mem INSTANCE:xps_mem_0 -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 1134 -
Copying cache implementation netlist

Elaborating instances ...
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 230 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 4 processors
INSTANCE:clock_generator_0 -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 230 -
Running XST synthesis
INSTANCE:proc_control_0 -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 1142 -
Running XST synthesis
INSTANCE:gnd2int_0 -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 1176 -
Running XST synthesis
INSTANCE:plb2hwif_0 -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 1197 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 230 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd ..
system_clock_generator_0_wrapper.ngc ../system_clock_generator_0_wrapper

Reading NGO file
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/clock_gener
ator_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_proc_control_0_wrapper INSTANCE:proc_control_0 -
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs line 1142 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngcbuild -p
xc6vlx240tff1156-1 -intstyle silent -i -sd .. system_proc_control_0_wrapper.ngc
../system_proc_control_0_wrapper

Reading NGO file
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/proc_contro
l_0_wrapper/system_proc_control_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_proc_control_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   3 sec

Writing NGCBUILD log file "../system_proc_control_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 38.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc6vlx240tff1156-1 -implement xflow.opt system.ngc
Release 14.7 - Xflow P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc6vlx240tff1156-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
.... Copying flowfile /opt/Xilinx/14.7/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation 

Using Flow File:
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/fpga.flw 
Using Option File(s): 
 /home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6vlx240tff1156-1 -nt timestamp -bm system.bmm
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system.ngc"
-uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -p
xc6vlx240tff1156-1 -nt timestamp -bm system.bmm
/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system.ngc
-uc system.ucf system.ngd

Reading NGO file
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system.ngc"
...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_ethe
rnet_mac_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_rs23
2_uart_1_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_cloc
k_generator_0_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_proc
_sys_reset_0_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_pcie
_diff_clk_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_xps_
intc_0_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_micr
oblaze_0_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_mb_p
lb_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_ddr3
_sdram_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_mdm_
0_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_xps_
timer_0_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_hwt_
sort_demo_rq_hwif_0_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_hwt_
sort_demo_rq_hwif_1_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_hwt_
sort_demo_rq_hwif_2_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_hwt_
sort_demo_rq_hwif_3_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_hwt_
sort_demo_rq_hwif_4_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_hwt_
sort_demo_rq_hwif_5_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_hwt_
sort_demo_rq_hwif_6_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_hwt_
sort_demo_rq_hwif_7_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_hwt_
sort_demo_rq_hwif_8_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_hwt_
sort_demo_rq_hwif_9_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_hwt_
sort_demo_rq_hwif_10_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_hwt_
sort_demo_rq_hwif_11_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_hwt_
sort_demo_rq_hwif_12_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_hwt_
sort_demo_rq_hwif_13_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_fsl_
v20_0a_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_fsl_
v20_0b_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_fsl_
v20_1a_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_fsl_
v20_1b_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_fsl_
v20_2a_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_fsl_
v20_2b_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_fsl_
v20_3a_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_fsl_
v20_3b_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_fsl_
v20_4a_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_fsl_
v20_4b_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_fsl_
v20_5a_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_fsl_
v20_5b_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_fsl_
v20_6a_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_fsl_
v20_6b_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_fsl_
v20_7a_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_fsl_
v20_7b_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_fsl_
v20_8a_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_fsl_
v20_8b_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_fsl_
v20_9a_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_fsl_
v20_9b_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_fsl_
v20_10a_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_fsl_
v20_10b_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_fsl_
v20_11a_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_fsl_
v20_11b_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_fsl_
v20_12a_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_fsl_
v20_12b_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_fsl_
v20_13a_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_fsl_
v20_13b_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_fsl_
v20_14a_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_fsl_
v20_14b_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_fsl_
v20_15a_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_fsl_
v20_15b_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_fifo
32_0b_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_fifo
32_1b_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_fifo
32_2b_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_fifo
32_3b_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_fifo
32_4b_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_fifo
32_5b_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_fifo
32_6b_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_fifo
32_7b_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_fifo
32_8b_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_fifo
32_9b_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_fifo
32_10b_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_fifo
32_11b_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_fifo
32_12b_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_fifo
32_13b_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_fifo
32_0a_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_fifo
32_1a_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_fifo
32_2a_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_fifo
32_3a_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_fifo
32_4a_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_fifo
32_5a_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_fifo
32_6a_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_fifo
32_7a_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_fifo
32_8a_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_fifo
32_9a_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_fifo
32_10a_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_fifo
32_11a_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_fifo
32_12a_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_fifo
32_13a_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_fifo
32_arbiter_0_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_fifo
32_burst_converter_0_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_mmu_
0_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_xps_
mem_0_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_proc
_control_0_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_plb2
hwif_0_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_flas
h_ce_inverter_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_and_
gate_wrapper.ngc"...
Loading design module
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_gnd2
int_0_wrapper.ngc"...
Applying constraints in
"/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_ethe
rnet_mac_wrapper.ncf" to module "Ethernet_MAC"...
WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6.000 BEFORE 
   "PHY_rx_clk";>
   [/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/implementation/system_e
   thernet_mac_wrapper.ncf(4)], is specified without a duration.  This will
   result in a lack of hold time checks in timing reports.  If hold time checks
   are desired a duration value should be specified following the 'VALID'
   keyword.

Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCM_ADV instance
   clock_generator_0/MMCM0_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCM_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_clk_400_0000MHzMMCM0_nobuf_varphase = PERIOD
   "clk_400_0000MHzMMCM0_nobuf_varphase" TS_sys_clk_pin * 2 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCM_ADV instance
   clock_generator_0/MMCM0_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCM_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT1 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT1" TS_sys_clk_pin
   HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCM_ADV instance
   clock_generator_0/MMCM0_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCM_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT0" TS_sys_clk_pin
   * 0.5 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCM_ADV instance
   clock_generator_0/MMCM0_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCM_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT2 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM0_CLKOUT2" TS_sys_clk_pin
   * 2 HIGH 50%>

WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6000.000000000 pS
   BEFORE Ethernet_MAC/PHY_rx_clk;>, is specified without a duration.  This will
   result in a lack of hold time checks in timing reports.  If hold time checks
   are desired a duration value should be specified following the 'VALID'
   keyword.

Done...

Processing BMM file "system.bmm" ...

WARNING::53 - File 'system.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_DECODER/MEM_DECODE_GEN[0].GEN_PLB_SHARED.I_BKEND_CS_REG' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[6].FDR
   E_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[6].FDRE
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/COLLISION_SYNC' has unconnected
   output pin
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[2].gen_fif
   os.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.g
   en_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[1].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[3].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[2].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[1].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
   "DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[2].gen_fifo
   s.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.ge
   n_brams[0].bram" of type "RAMB16".  This attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_mem_0/xps_mem_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_RDSOP_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_mem_0/xps_mem_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_WRERR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_mem_0/xps_mem_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_RDERR_REG' has
   unconnected output pin
WARNING:NgdBuild:452 - logical net 'N43' has no driver
WARNING:NgdBuild:452 - logical net 'N44' has no driver
WARNING:NgdBuild:452 - logical net 'N45' has no driver
WARNING:NgdBuild:452 - logical net 'N46' has no driver
WARNING:NgdBuild:452 - logical net 'N47' has no driver
WARNING:NgdBuild:452 - logical net 'N48' has no driver
WARNING:NgdBuild:452 - logical net 'N49' has no driver
WARNING:NgdBuild:452 - logical net 'N50' has no driver
WARNING:NgdBuild:452 - logical net 'N51' has no driver
WARNING:NgdBuild:452 - logical net 'N52' has no driver
WARNING:NgdBuild:452 - logical net 'N53' has no driver
WARNING:NgdBuild:452 - logical net 'N54' has no driver
WARNING:NgdBuild:452 - logical net 'N55' has no driver
WARNING:NgdBuild:452 - logical net 'N56' has no driver
WARNING:NgdBuild:452 - logical net 'N57' has no driver
WARNING:NgdBuild:452 - logical net 'N58' has no driver
WARNING:NgdBuild:452 - logical net 'N59' has no driver
WARNING:NgdBuild:452 - logical net 'N60' has no driver
WARNING:NgdBuild:452 - logical net 'N61' has no driver
WARNING:NgdBuild:452 - logical net 'N62' has no driver
WARNING:NgdBuild:452 - logical net 'N63' has no driver
WARNING:NgdBuild:452 - logical net 'N64' has no driver
WARNING:NgdBuild:452 - logical net 'N65' has no driver
WARNING:NgdBuild:452 - logical net 'N66' has no driver
WARNING:NgdBuild:452 - logical net 'N67' has no driver
WARNING:NgdBuild:452 - logical net 'N68' has no driver
WARNING:NgdBuild:452 - logical net 'N69' has no driver
WARNING:NgdBuild:452 - logical net 'N70' has no driver
WARNING:NgdBuild:452 - logical net 'N71' has no driver
WARNING:NgdBuild:452 - logical net 'N72' has no driver
WARNING:NgdBuild:452 - logical net 'N73' has no driver
WARNING:NgdBuild:452 - logical net 'N74' has no driver
WARNING:NgdBuild:452 - logical net 'N75' has no driver
WARNING:NgdBuild:452 - logical net 'N76' has no driver
WARNING:NgdBuild:452 - logical net 'N77' has no driver
WARNING:NgdBuild:452 - logical net 'N78' has no driver
WARNING:NgdBuild:452 - logical net 'N79' has no driver
WARNING:NgdBuild:452 - logical net 'N80' has no driver
WARNING:NgdBuild:452 - logical net 'N81' has no driver
WARNING:NgdBuild:452 - logical net 'N82' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 113

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  29 sec
Total CPU time to NGDBUILD completion:  1 min  29 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -mt 4 -ol high -timing -detail system.ngd
system.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6vlx240tff1156-1".
WARNING:Map:292 - This current release of ISE limits the number of cores used by
   the Placer to 2.  Setting -mt to 2.
INFO:Map:284 - Map is running with the multi-threading option on. Map currently
   supports the use of up to 2 processors. Based on the the user options and
   machine load, Map will use 2 processors during this run.
Mapping design into LUTs...
WARNING:MapLib:701 - Signal fpga_0_PCIe_Diff_Clk_IBUF_DS_P_pin connected to top
   level port fpga_0_PCIe_Diff_Clk_IBUF_DS_P_pin has been removed.
WARNING:MapLib:701 - Signal fpga_0_PCIe_Diff_Clk_IBUF_DS_N_pin connected to top
   level port fpga_0_PCIe_Diff_Clk_IBUF_DS_N_pin has been removed.
WARNING:MapLib:701 - Signal fpga_0_Ethernet_MAC_PHY_col_pin connected to top
   level port fpga_0_Ethernet_MAC_PHY_col_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 2 mins 36 secs 
Total CPU  time at the beginning of Placer: 2 mins 36 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:4ca0cf6c) REAL time: 2 mins 57 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 118 IOs, 94 are locked
   and 24 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:4ca0cf6c) REAL time: 3 mins 2 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:7109af2c) REAL time: 3 mins 2 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:7109af2c) REAL time: 3 mins 2 secs 

WARNING:Place - MMCM comp
   clock_generator_0/clock_generator_0/MMCM0_INST/MMCM_ADV_inst is driving load
   DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_
   phy_rdclk_gen/gen_ck_cpt[2].u_oserdes_cpt (type OLOGIC)
   The load component should be of clock buffer type.
WARNING:Place - MMCM comp
   clock_generator_0/clock_generator_0/MMCM0_INST/MMCM_ADV_inst is driving load
   DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_
   phy_rdclk_gen/gen_loop_col1.u_oserdes_rsync (type OLOGIC)
   The load component should be of clock buffer type.
WARNING:Place - MMCM comp
   clock_generator_0/clock_generator_0/MMCM0_INST/MMCM_ADV_inst is driving load
   DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_
   phy_rdclk_gen/gen_ck_cpt[3].u_oserdes_cpt (type OLOGIC)
   The load component should be of clock buffer type.
WARNING:Place - MMCM comp
   clock_generator_0/clock_generator_0/MMCM0_INST/MMCM_ADV_inst is driving load
   DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_
   phy_rdclk_gen/gen_ck_cpt[0].u_oserdes_cpt (type OLOGIC)
   The load component should be of clock buffer type.
WARNING:Place - MMCM comp
   clock_generator_0/clock_generator_0/MMCM0_INST/MMCM_ADV_inst is driving load
   DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_
   phy_rdclk_gen/gen_loop_col0.u_oserdes_rsync (type OLOGIC)
   The load component should be of clock buffer type.
WARNING:Place - MMCM comp
   clock_generator_0/clock_generator_0/MMCM0_INST/MMCM_ADV_inst is driving load
   DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_
   phy_rdclk_gen/gen_ck_cpt[1].u_oserdes_cpt (type OLOGIC)
   The load component should be of clock buffer type.
Phase 5.2  Initial Placement for Architecture Specific Features
WARNING:Place - MMCM comp
   clock_generator_0/clock_generator_0/MMCM0_INST/MMCM_ADV_inst is driving load
   DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_
   phy_rdclk_gen/gen_ck_cpt[2].u_oserdes_cpt (type OLOGIC)
   The load component should be of clock buffer type.
WARNING:Place - MMCM comp
   clock_generator_0/clock_generator_0/MMCM0_INST/MMCM_ADV_inst is driving load
   DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_
   phy_rdclk_gen/gen_loop_col1.u_oserdes_rsync (type OLOGIC)
   The load component should be of clock buffer type.
WARNING:Place - MMCM comp
   clock_generator_0/clock_generator_0/MMCM0_INST/MMCM_ADV_inst is driving load
   DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_
   phy_rdclk_gen/gen_ck_cpt[3].u_oserdes_cpt (type OLOGIC)
   The load component should be of clock buffer type.
WARNING:Place - MMCM comp
   clock_generator_0/clock_generator_0/MMCM0_INST/MMCM_ADV_inst is driving load
   DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_
   phy_rdclk_gen/gen_ck_cpt[0].u_oserdes_cpt (type OLOGIC)
   The load component should be of clock buffer type.
WARNING:Place - MMCM comp
   clock_generator_0/clock_generator_0/MMCM0_INST/MMCM_ADV_inst is driving load
   DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_
   phy_rdclk_gen/gen_loop_col0.u_oserdes_rsync (type OLOGIC)
   The load component should be of clock buffer type.
WARNING:Place - MMCM comp
   clock_generator_0/clock_generator_0/MMCM0_INST/MMCM_ADV_inst is driving load
   DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_
   phy_rdclk_gen/gen_ck_cpt[1].u_oserdes_cpt (type OLOGIC)
   The load component should be of clock buffer type.
.
......


There are 12 clock regions on the target FPGA device:
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y5:                        | CLOCKREGION_X1Y5:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 0 in use      |   6 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y4:                        | CLOCKREGION_X1Y4:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 1 in use      |   6 Regional Clock Spines, 1 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y3:                        | CLOCKREGION_X1Y3:                        |
|   4 BUFRs available, 1 in use            |   2 BUFRs available, 1 in use            |
|   6 Regional Clock Spines, 1 in use      |   6 Regional Clock Spines, 1 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 1 in use    |   4 center BUFIOs available, 3 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y2:                        | CLOCKREGION_X1Y2:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 1 in use      |   6 Regional Clock Spines, 1 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y1:                        | CLOCKREGION_X1Y1:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 0 in use      |   6 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y0:                        | CLOCKREGION_X1Y0:                        |
|   4 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   6 Regional Clock Spines, 0 in use      |   6 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   0 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |   4 center BUFIOs available, 0 in use    |
|                                          |                                          |
|------------------------------------------|------------------------------------------|


Clock-Region: <CLOCKREGION_X0Y3>
  key resource utilizations (used/available): edge-bufios - 0/4; center-bufios - 1/4; bufrs - 1/4; regional-clock-spines - 1/6
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  96  |  0  |  0 |   80   |   80   | 26880 |  9600 | 17280 |  64  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  96  |  0  |  0 |   80   |   80   | 23040 |  9600 | 13440 |  64  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  96  |  0  |  0 |   80   |   80   | 23040 |  9600 | 13440 |  64  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    8   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<3>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|  BUFR | Upper/Lower |   0  |  0  |  0 |    8   |    0   |   206 |     8 |     0 |   0  |   0  |  0  |   0  | "DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_rsync<1>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X1Y3>
  key resource utilizations (used/available): edge-bufios - 0/0; center-bufios - 3/4; bufrs - 1/2; regional-clock-spines - 1/6
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region| 108  |  0  |  0 |   40   |   40   | 24960 |  9920 | 15040 |  64  |   2  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion| 108  |  0  |  0 |   40   |   40   | 24000 |  9760 | 14240 |  64  |   0  |  0  |   1  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region| 108  |  0  |  0 |   40   |   40   | 24960 |  9920 | 15040 |  64  |   2  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    8   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<1>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<0>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    8   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<2>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|  BUFR | Upper/Lower |   0  |  0  |  0 |   25   |    0   |   628 |    25 |     0 |   0  |   0  |  0  |   0  | "DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_rsync<0>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------




######################################################################################
# REGIONAL CLOCKING RESOURCE DISTRIBUTION UCF REPORT:
#
# Number of Regional Clocking Regions in the device: 12  (6 clock spines in each)
# Number of Regional Clock Networks used in this design: 7 (each network can be
# composed of up to 3 clock spines and cover up to 3 regional clock regions)
# 
######################################################################################

# IO-Clock "DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<1>" driven by "BUFIODQS_X2Y14"
INST
"DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[1].u_bufio_cpt"
LOC = "BUFIODQS_X2Y14" ;
NET "DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<1>" TNM_NET =
"TN_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<1>" ;
TIMEGRP "TN_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<1>" AREA_GROUP =
"CLKAG_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<1>" ;
AREA_GROUP "CLKAG_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<1>" RANGE = CLOCKREGION_X1Y3;


# IO-Clock "DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<0>" driven by "BUFIODQS_X2Y12"
INST
"DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[0].u_bufio_cpt"
LOC = "BUFIODQS_X2Y12" ;
NET "DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<0>" TNM_NET =
"TN_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<0>" ;
TIMEGRP "TN_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<0>" AREA_GROUP =
"CLKAG_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<0>" ;
AREA_GROUP "CLKAG_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<0>" RANGE = CLOCKREGION_X1Y3;


# IO-Clock "DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<3>" driven by "BUFIODQS_X1Y12"
INST
"DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[3].u_bufio_cpt"
LOC = "BUFIODQS_X1Y12" ;
NET "DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<3>" TNM_NET =
"TN_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<3>" ;
TIMEGRP "TN_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<3>" AREA_GROUP =
"CLKAG_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<3>" ;
AREA_GROUP "CLKAG_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<3>" RANGE = CLOCKREGION_X0Y3;


# IO-Clock "DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<2>" driven by "BUFIODQS_X2Y15"
INST
"DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[2].u_bufio_cpt"
LOC = "BUFIODQS_X2Y15" ;
NET "DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<2>" TNM_NET =
"TN_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<2>" ;
TIMEGRP "TN_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<2>" AREA_GROUP =
"CLKAG_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<2>" ;
AREA_GROUP "CLKAG_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<2>" RANGE = CLOCKREGION_X1Y3;


# Regional-Clock "DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_rsync<0>" driven by "BUFR_X2Y6"
INST
"DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/gen_loop_col0.u_bufr_rsync"
LOC = "BUFR_X2Y6" ;
NET "DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_rsync<0>" TNM_NET =
"TN_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_rsync<0>" ;
TIMEGRP "TN_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_rsync<0>" AREA_GROUP =
"CLKAG_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_rsync<0>" ;
AREA_GROUP "CLKAG_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_rsync<0>" RANGE =
CLOCKREGION_X1Y3, CLOCKREGION_X1Y4, CLOCKREGION_X1Y2;


# Regional-Clock "DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_rsync<1>" driven by "BUFR_X1Y6"
INST
"DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/gen_loop_col1.u_bufr_rsync"
LOC = "BUFR_X1Y6" ;
NET "DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_rsync<1>" TNM_NET =
"TN_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_rsync<1>" ;
TIMEGRP "TN_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_rsync<1>" AREA_GROUP =
"CLKAG_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_rsync<1>" ;
AREA_GROUP "CLKAG_DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_rsync<1>" RANGE =
CLOCKREGION_X0Y3, CLOCKREGION_X0Y4, CLOCKREGION_X0Y2;


Phase 5.2  Initial Placement for Architecture Specific Features (Checksum:f03bcc65) REAL time: 3 mins 41 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:f03bcc65) REAL time: 3 mins 41 secs 

WARNING:Place - MMCM comp clock_generator_0/clock_generator_0/MMCM0_INST/MMCM_ADV_inst is driving load
   DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[2].u_oserdes_cp
   t (type OLOGIC)
   The load component should be of clock buffer type.
WARNING:Place - MMCM comp clock_generator_0/clock_generator_0/MMCM0_INST/MMCM_ADV_inst is driving load
   DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/gen_loop_col1.u_oserdes_rs
   ync (type OLOGIC)
   The load component should be of clock buffer type.
WARNING:Place - MMCM comp clock_generator_0/clock_generator_0/MMCM0_INST/MMCM_ADV_inst is driving load
   DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[3].u_oserdes_cp
   t (type OLOGIC)
   The load component should be of clock buffer type.
WARNING:Place - MMCM comp clock_generator_0/clock_generator_0/MMCM0_INST/MMCM_ADV_inst is driving load
   DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[0].u_oserdes_cp
   t (type OLOGIC)
   The load component should be of clock buffer type.
WARNING:Place - MMCM comp clock_generator_0/clock_generator_0/MMCM0_INST/MMCM_ADV_inst is driving load
   DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/gen_loop_col0.u_oserdes_rs
   ync (type OLOGIC)
   The load component should be of clock buffer type.
WARNING:Place - MMCM comp clock_generator_0/clock_generator_0/MMCM0_INST/MMCM_ADV_inst is driving load
   DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[1].u_oserdes_cp
   t (type OLOGIC)
   The load component should be of clock buffer type.
Phase 7.30  Global Clock Region Assignment
Phase 7.30  Global Clock Region Assignment (Checksum:f03bcc65) REAL time: 3 mins 41 secs 

Phase 8.3  Local Placement Optimization

Phase 8.3  Local Placement Optimization (Checksum:ebfecad6) REAL time: 3 mins 43 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:ebfecad6) REAL time: 3 mins 43 secs 

Phase 10.8  Global Placement
....................................
............................................................................................................................
.................................................................................................................................................................................
...............................................................................................................................
..........................................................
Phase 10.8  Global Placement (Checksum:43bb4f1c) REAL time: 7 mins 57 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:43bb4f1c) REAL time: 8 mins 

Phase 12.18  Placement Optimization
Phase 12.18  Placement Optimization (Checksum:d7d31a9b) REAL time: 9 mins 42 secs 

Phase 13.5  Local Placement Optimization
Phase 13.5  Local Placement Optimization (Checksum:d7d31a9b) REAL time: 9 mins 43 secs 

Phase 14.34  Placement Validation
Phase 14.34  Placement Validation (Checksum:438b82f8) REAL time: 9 mins 44 secs 

Total REAL time to Placer completion: 9 mins 49 secs 
Total CPU  time to Placer completion: 10 mins 35 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:  355
Slice Logic Utilization:
  Number of Slice Registers:                21,606 out of 301,440    7%
    Number used as Flip Flops:              21,503
    Number used as Latches:                      1
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:              102
  Number of Slice LUTs:                     28,076 out of 150,720   18%
    Number used as logic:                   24,839 out of 150,720   16%
      Number using O6 output only:          15,590
      Number using O5 output only:           4,175
      Number using O5 and O6:                5,074
      Number used as ROM:                        0
    Number used as Memory:                   2,618 out of  58,400    4%
      Number used as Dual Port RAM:          1,504
        Number using O6 output only:         1,280
        Number using O5 output only:             3
        Number using O5 and O6:                221
      Number used as Single Port RAM:            4
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Shift Register:         1,110
        Number using O6 output only:           879
        Number using O5 output only:             1
        Number using O5 and O6:                230
    Number used exclusively as route-thrus:    619
      Number with same-slice register load:    405
      Number with same-slice carry load:       191
      Number with other load:                   23

Slice Logic Distribution:
  Number of occupied Slices:                11,486 out of  37,680   30%
  Number of LUT Flip Flop pairs used:       33,450
    Number with an unused Flip Flop:        13,845 out of  33,450   41%
    Number with an unused LUT:               5,374 out of  33,450   16%
    Number of fully used LUT-FF pairs:      14,231 out of  33,450   42%
    Number of unique control sets:           1,128
    Number of slice register sites lost
      to control set restrictions:           3,395 out of 301,440    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       118 out of     600   19%
    Number of LOCed IOBs:                       94 out of     118   79%
    IOB Flip Flops:                             18
    IOB Master Pads:                             5
    IOB Slave Pads:                              5

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 53 out of     416   12%
    Number using RAMB36E1 only:                 53
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  0 out of     832    0%
  Number of BUFG/BUFGCTRLs:                      4 out of      32   12%
    Number used as BUFGs:                        4
    Number used as BUFGCTRLs:                    0
  Number of ILOGICE1/ISERDESE1s:                42 out of     720    5%
    Number used as ILOGICE1s:                    9
    Number used as ISERDESE1s:                  33
  Number of OLOGICE1/OSERDESE1s:                82 out of     720   11%
    Number used as OLOGICE1s:                    9
    Number used as OSERDESE1s:                  73
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHCEs:                             0 out of     144    0%
  Number of BUFIODQSs:                           4 out of      72    5%
  Number of BUFRs:                               2 out of      36    5%
    Number of LOCed BUFRs:                       2 out of       2  100%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DSP48E1s:                            6 out of     768    1%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE1s:                              0 out of      20    0%
  Number of IBUFDS_GTXE1s:                       0 out of      12    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         2 out of      18   11%
  Number of IODELAYE1s:                         46 out of     720    6%
    Number of LOCed IODELAYE1s:                  6 out of      46   13%
  Number of MMCM_ADVs:                           1 out of      12    8%
  Number of PCIE_2_0s:                           0 out of       2    0%
  Number of STARTUPs:                            1 out of       1  100%
  Number of SYSMONs:                             0 out of       1    0%
  Number of TEMAC_SINGLEs:                       0 out of       4    0%

Average Fanout of Non-Clock Nets:                3.85

Peak Memory Usage:  1983 MB
Total REAL time to MAP completion:  10 mins 18 secs 
Total CPU time to MAP completion (all processors):   11 mins 4 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -mt 4 -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/14.7/ISE_DS/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6vlx240t.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/:/opt/Xilinx/14.7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc6vlx240t, package ff1156, speed -1
WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6 ns BEFORE COMP "fpga_0_Ethernet_MAC_PHY_rx_clk_pin";>
   [system.pcf(44720)], is specified without a duration.  This will result in a lack of hold time checks in timing
   reports.  If hold time checks are desired a duration value should be specified following the 'VALID' keyword.


Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.17 2013-10-13".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                21,606 out of 301,440    7%
    Number used as Flip Flops:              21,503
    Number used as Latches:                      1
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:              102
  Number of Slice LUTs:                     28,076 out of 150,720   18%
    Number used as logic:                   24,839 out of 150,720   16%
      Number using O6 output only:          15,590
      Number using O5 output only:           4,175
      Number using O5 and O6:                5,074
      Number used as ROM:                        0
    Number used as Memory:                   2,618 out of  58,400    4%
      Number used as Dual Port RAM:          1,504
        Number using O6 output only:         1,280
        Number using O5 output only:             3
        Number using O5 and O6:                221
      Number used as Single Port RAM:            4
        Number using O6 output only:             4
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Shift Register:         1,110
        Number using O6 output only:           879
        Number using O5 output only:             1
        Number using O5 and O6:                230
    Number used exclusively as route-thrus:    619
      Number with same-slice register load:    405
      Number with same-slice carry load:       191
      Number with other load:                   23

Slice Logic Distribution:
  Number of occupied Slices:                11,486 out of  37,680   30%
  Number of LUT Flip Flop pairs used:       33,450
    Number with an unused Flip Flop:        13,845 out of  33,450   41%
    Number with an unused LUT:               5,374 out of  33,450   16%
    Number of fully used LUT-FF pairs:      14,231 out of  33,450   42%
    Number of slice register sites lost
      to control set restrictions:               0 out of 301,440    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       118 out of     600   19%
    Number of LOCed IOBs:                       94 out of     118   79%
    IOB Flip Flops:                             18
    IOB Master Pads:                             5
    IOB Slave Pads:                              5

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 53 out of     416   12%
    Number using RAMB36E1 only:                 53
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  0 out of     832    0%
  Number of BUFG/BUFGCTRLs:                      4 out of      32   12%
    Number used as BUFGs:                        4
    Number used as BUFGCTRLs:                    0
  Number of ILOGICE1/ISERDESE1s:                42 out of     720    5%
    Number used as ILOGICE1s:                    9
    Number used as ISERDESE1s:                  33
  Number of OLOGICE1/OSERDESE1s:                82 out of     720   11%
    Number used as OLOGICE1s:                    9
    Number used as OSERDESE1s:                  73
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHCEs:                             0 out of     144    0%
  Number of BUFIODQSs:                           4 out of      72    5%
  Number of BUFRs:                               2 out of      36    5%
    Number of LOCed BUFRs:                       2 out of       2  100%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DSP48E1s:                            6 out of     768    1%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTXE1s:                              0 out of      20    0%
  Number of IBUFDS_GTXE1s:                       0 out of      12    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         2 out of      18   11%
  Number of IODELAYE1s:                         46 out of     720    6%
    Number of LOCed IODELAYE1s:                  6 out of      46   13%
  Number of MMCM_ADVs:                           1 out of      12    8%
  Number of PCIE_2_0s:                           0 out of       2    0%
  Number of STARTUPs:                            1 out of       1  100%
  Number of SYSMONs:                             0 out of       1    0%
  Number of TEMAC_SINGLEs:                       0 out of       4    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

PAR will use up to 4 processors
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[0].u_phy_dqs_iob/u_iobuf_dqs/OB has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[1].u_phy_dqs_iob/u_iobuf_dqs/OB has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_iobuf_dqs/OB has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[3].u_phy_dqs_iob/u_iobuf_dqs/OB has no load.  PAR
   will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM10_RAMD_O has
   no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM9_RAMD_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM7_RAMD_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM4_RAMD_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM5_RAMD_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM3_RAMD_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM1_RAMD_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM6_RAMD_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM2_RAMD_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM8_RAMD_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal proc_control_0_pgd<24> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal proc_control_0_pgd<26> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal proc_control_0_pgd<25> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal proc_control_0_pgd<28> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal proc_control_0_pgd<27> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal proc_control_0_pgd<29> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal proc_control_0_pgd<20> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal proc_control_0_pgd<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal proc_control_0_pgd<21> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal proc_control_0_pgd<23> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal proc_control_0_pgd<22> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   DDR3_SDRAM/DDR3_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_read_0/xcl_read_data_a/REORDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal proc_control_0_pgd<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal proc_control_0_pgd<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal proc_control_0_pgd<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_5a/fifo32_5a/Mram_mem10_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_5a/fifo32_5a/Mram_mem12_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_5a/fifo32_5a/Mram_mem11_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_5a/fifo32_5a/Mram_mem14_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_5a/fifo32_5a/Mram_mem16_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_5a/fifo32_5a/Mram_mem13_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_13a/fifo32_13a/Mram_mem1_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_5a/fifo32_5a/Mram_mem15_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_4a/fifo32_4a/Mram_mem4_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_5a/fifo32_5a/Mram_mem9_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_5a/fifo32_5a/Mram_mem2_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_4a/fifo32_4a/Mram_mem10_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_4a/fifo32_4a/Mram_mem1_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_13a/fifo32_13a/Mram_mem12_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_13a/fifo32_13a/Mram_mem15_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_13a/fifo32_13a/Mram_mem17_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_13a/fifo32_13a/Mram_mem2_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_10a/fifo32_10a/Mram_mem15_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_12a/fifo32_12a/Mram_mem5_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_5a/fifo32_5a/Mram_mem1_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_4a/fifo32_4a/Mram_mem11_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_4a/fifo32_4a/Mram_mem14_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_12a/fifo32_12a/Mram_mem11_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_13a/fifo32_13a/Mram_mem11_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_12a/fifo32_12a/Mram_mem14_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_12a/fifo32_12a/Mram_mem15_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_12a/fifo32_12a/Mram_mem16_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_13a/fifo32_13a/Mram_mem16_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_13a/fifo32_13a/Mram_mem18_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_12a/fifo32_12a/Mram_mem18_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_10a/fifo32_10a/Mram_mem19_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_10a/fifo32_10a/Mram_mem5_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_10a/fifo32_10a/Mram_mem7_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_10a/fifo32_10a/Mram_mem14_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_10a/fifo32_10a/Mram_mem12_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_12a/fifo32_12a/Mram_mem7_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_5a/fifo32_5a/Mram_mem17_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_5a/fifo32_5a/Mram_mem18_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_12a/fifo32_12a/Mram_mem6_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_5a/fifo32_5a/Mram_mem8_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_4a/fifo32_4a/Mram_mem7_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_4a/fifo32_4a/Mram_mem9_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_4a/fifo32_4a/Mram_mem2_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_13a/fifo32_13a/Mram_mem5_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_12a/fifo32_12a/Mram_mem12_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_13a/fifo32_13a/Mram_mem6_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_13a/fifo32_13a/Mram_mem13_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_12a/fifo32_12a/Mram_mem13_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_13a/fifo32_13a/Mram_mem14_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_12a/fifo32_12a/Mram_mem17_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_10a/fifo32_10a/Mram_mem9_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_10a/fifo32_10a/Mram_mem18_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_10a/fifo32_10a/Mram_mem11_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_10a/fifo32_10a/Mram_mem8_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_10a/fifo32_10a/Mram_mem2_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_10a/fifo32_10a/Mram_mem13_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_12a/fifo32_12a/Mram_mem8_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_5a/fifo32_5a/Mram_mem4_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_5a/fifo32_5a/Mram_mem20_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_5a/fifo32_5a/Mram_mem3_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_5a/fifo32_5a/Mram_mem6_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_4a/fifo32_4a/Mram_mem8_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_4a/fifo32_4a/Mram_mem12_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_4a/fifo32_4a/Mram_mem13_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_13a/fifo32_13a/Mram_mem7_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_12a/fifo32_12a/Mram_mem9_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_13a/fifo32_13a/Mram_mem9_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_13a/fifo32_13a/Mram_mem8_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_13a/fifo32_13a/Mram_mem10_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_12a/fifo32_12a/Mram_mem2_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_8a/fifo32_8a/Mram_mem14_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_10a/fifo32_10a/Mram_mem17_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_10a/fifo32_10a/Mram_mem6_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_10a/fifo32_10a/Mram_mem16_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_10a/fifo32_10a/Mram_mem3_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_10a/fifo32_10a/Mram_mem10_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_3a/fifo32_3a/Mram_mem13_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_0a/fifo32_0a/Mram_mem20_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_0a/fifo32_0a/Mram_mem19_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_5a/fifo32_5a/Mram_mem19_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_5a/fifo32_5a/Mram_mem5_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_4a/fifo32_4a/Mram_mem3_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_5a/fifo32_5a/Mram_mem7_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_4a/fifo32_4a/Mram_mem15_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_4a/fifo32_4a/Mram_mem16_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_12a/fifo32_12a/Mram_mem10_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_12a/fifo32_12a/Mram_mem1_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_8a/fifo32_8a/Mram_mem5_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_8a/fifo32_8a/Mram_mem4_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_8a/fifo32_8a/Mram_mem20_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_8a/fifo32_8a/Mram_mem13_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_8a/fifo32_8a/Mram_mem18_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_8a/fifo32_8a/Mram_mem16_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_10a/fifo32_10a/Mram_mem20_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_10a/fifo32_10a/Mram_mem4_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_2a/fifo32_2a/Mram_mem17_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_2a/fifo32_2a/Mram_mem18_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_2a/fifo32_2a/Mram_mem20_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_3a/fifo32_3a/Mram_mem14_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_0a/fifo32_0a/Mram_mem3_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_0a/fifo32_0a/Mram_mem11_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_0a/fifo32_0a/Mram_mem14_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_0a/fifo32_0a/Mram_mem13_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_0a/fifo32_0a/Mram_mem17_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_4a/fifo32_4a/Mram_mem18_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_4a/fifo32_4a/Mram_mem17_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_7a/fifo32_7a/Mram_mem2_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_7a/fifo32_7a/Mram_mem1_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_13a/fifo32_13a/Mram_mem3_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_8a/fifo32_8a/Mram_mem19_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_8a/fifo32_8a/Mram_mem12_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_8a/fifo32_8a/Mram_mem11_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_8a/fifo32_8a/Mram_mem10_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_10a/fifo32_10a/Mram_mem1_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_2a/fifo32_2a/Mram_mem12_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_2a/fifo32_2a/Mram_mem11_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_3a/fifo32_3a/Mram_mem2_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_3a/fifo32_3a/Mram_mem1_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_3a/fifo32_3a/Mram_mem18_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_3a/fifo32_3a/Mram_mem16_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_3a/fifo32_3a/Mram_mem15_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_0a/fifo32_0a/Mram_mem12_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_0a/fifo32_0a/Mram_mem7_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_0a/fifo32_0a/Mram_mem15_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_0a/fifo32_0a/Mram_mem18_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_0a/fifo32_0a/Mram_mem16_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_0a/fifo32_0a/Mram_mem2_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_12a/fifo32_12a/Mram_mem3_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_12a/fifo32_12a/Mram_mem4_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_13a/fifo32_13a/Mram_mem4_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_13a/fifo32_13a/Mram_mem20_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_13a/fifo32_13a/Mram_mem19_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_8a/fifo32_8a/Mram_mem6_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_8a/fifo32_8a/Mram_mem8_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_8a/fifo32_8a/Mram_mem7_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_8a/fifo32_8a/Mram_mem15_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_8a/fifo32_8a/Mram_mem2_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_8a/fifo32_8a/Mram_mem1_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_2a/fifo32_2a/Mram_mem1_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_2a/fifo32_2a/Mram_mem19_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_2a/fifo32_2a/Mram_mem2_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_3a/fifo32_3a/Mram_mem17_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_0a/fifo32_0a/Mram_mem6_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_0a/fifo32_0a/Mram_mem4_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_0a/fifo32_0a/Mram_mem9_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_0a/fifo32_0a/Mram_mem8_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_0a/fifo32_0a/Mram_mem10_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_0a/fifo32_0a/Mram_mem1_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_4a/fifo32_4a/Mram_mem6_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_4a/fifo32_4a/Mram_mem5_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_7a/fifo32_7a/Mram_mem12_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_12a/fifo32_12a/Mram_mem19_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_12a/fifo32_12a/Mram_mem20_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_8a/fifo32_8a/Mram_mem9_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_8a/fifo32_8a/Mram_mem3_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_8a/fifo32_8a/Mram_mem17_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_11a/fifo32_11a/Mram_mem7_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_2a/fifo32_2a/Mram_mem13_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_2a/fifo32_2a/Mram_mem16_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_2a/fifo32_2a/Mram_mem14_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_2a/fifo32_2a/Mram_mem5_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_2a/fifo32_2a/Mram_mem6_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_2a/fifo32_2a/Mram_mem10_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_2a/fifo32_2a/Mram_mem9_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_2a/fifo32_2a/Mram_mem7_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_2a/fifo32_2a/Mram_mem8_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_1a/fifo32_1a/Mram_mem4_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_1a/fifo32_1a/Mram_mem3_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_0a/fifo32_0a/Mram_mem5_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_1a/fifo32_1a/Mram_mem11_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_1a/fifo32_1a/Mram_mem15_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_7a/fifo32_7a/Mram_mem4_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_4a/fifo32_4a/Mram_mem20_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_4a/fifo32_4a/Mram_mem19_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_7a/fifo32_7a/Mram_mem10_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_7a/fifo32_7a/Mram_mem11_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_7a/fifo32_7a/Mram_mem13_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_6a/fifo32_6a/Mram_mem3_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_6a/fifo32_6a/Mram_mem9_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_6a/fifo32_6a/Mram_mem10_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_9a/fifo32_9a/Mram_mem8_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_9a/fifo32_9a/Mram_mem7_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_9a/fifo32_9a/Mram_mem6_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_11a/fifo32_11a/Mram_mem6_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_11a/fifo32_11a/Mram_mem5_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_11a/fifo32_11a/Mram_mem9_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_
   generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_11a/fifo32_11a/Mram_mem8_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_11a/fifo32_11a/Mram_mem12_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_11a/fifo32_11a/Mram_mem14_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_11a/fifo32_11a/Mram_mem13_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_11a/fifo32_11a/Mram_mem11_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_11a/fifo32_11a/Mram_mem10_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_2a/fifo32_2a/Mram_mem4_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_2a/fifo32_2a/Mram_mem3_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_2a/fifo32_2a/Mram_mem15_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_3a/fifo32_3a/Mram_mem19_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_3a/fifo32_3a/Mram_mem20_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_3a/fifo32_3a/Mram_mem9_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_3a/fifo32_3a/Mram_mem10_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_1a/fifo32_1a/Mram_mem9_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_1a/fifo32_1a/Mram_mem6_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_1a/fifo32_1a/Mram_mem5_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_1a/fifo32_1a/Mram_mem12_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_1a/fifo32_1a/Mram_mem2_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_1a/fifo32_1a/Mram_mem18_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_1a/fifo32_1a/Mram_mem17_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_1a/fifo32_1a/Mram_mem19_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_1a/fifo32_1a/Mram_mem20_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_7a/fifo32_7a/Mram_mem3_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_7a/fifo32_7a/Mram_mem19_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_7a/fifo32_7a/Mram_mem5_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_7a/fifo32_7a/Mram_mem15_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_7a/fifo32_7a/Mram_mem16_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_7a/fifo32_7a/Mram_mem14_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_6a/fifo32_6a/Mram_mem4_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_6a/fifo32_6a/Mram_mem11_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_6a/fifo32_6a/Mram_mem15_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_6a/fifo32_6a/Mram_mem12_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_6a/fifo32_6a/Mram_mem16_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_6a/fifo32_6a/Mram_mem13_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_9a/fifo32_9a/Mram_mem10_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_9a/fifo32_9a/Mram_mem9_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_9a/fifo32_9a/Mram_mem5_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_9a/fifo32_9a/Mram_mem4_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_9a/fifo32_9a/Mram_mem13_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_9a/fifo32_9a/Mram_mem3_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_9a/fifo32_9a/Mram_mem15_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_9a/fifo32_9a/Mram_mem16_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_11a/fifo32_11a/Mram_mem4_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_11a/fifo32_11a/Mram_mem20_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_11a/fifo32_11a/Mram_mem19_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_11a/fifo32_11a/Mram_mem3_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_11a/fifo32_11a/Mram_mem18_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_11a/fifo32_11a/Mram_mem17_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_11a/fifo32_11a/Mram_mem15_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_11a/fifo32_11a/Mram_mem16_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_11a/fifo32_11a/Mram_mem1_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_11a/fifo32_11a/Mram_mem2_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_3a/fifo32_3a/Mram_mem11_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_3a/fifo32_3a/Mram_mem3_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_3a/fifo32_3a/Mram_mem8_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_3a/fifo32_3a/Mram_mem4_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_3a/fifo32_3a/Mram_mem12_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_3a/fifo32_3a/Mram_mem6_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_3a/fifo32_3a/Mram_mem7_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_3a/fifo32_3a/Mram_mem5_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_1a/fifo32_1a/Mram_mem10_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_1a/fifo32_1a/Mram_mem7_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_1a/fifo32_1a/Mram_mem8_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_1a/fifo32_1a/Mram_mem13_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_1a/fifo32_1a/Mram_mem16_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_1a/fifo32_1a/Mram_mem14_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_1a/fifo32_1a/Mram_mem1_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_7a/fifo32_7a/Mram_mem18_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_7a/fifo32_7a/Mram_mem17_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_7a/fifo32_7a/Mram_mem20_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_7a/fifo32_7a/Mram_mem6_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_7a/fifo32_7a/Mram_mem7_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_7a/fifo32_7a/Mram_mem8_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_6a/fifo32_6a/Mram_mem18_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_7a/fifo32_7a/Mram_mem9_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_6a/fifo32_6a/Mram_mem17_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_6a/fifo32_6a/Mram_mem8_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_6a/fifo32_6a/Mram_mem7_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_6a/fifo32_6a/Mram_mem5_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_6a/fifo32_6a/Mram_mem20_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_6a/fifo32_6a/Mram_mem6_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_6a/fifo32_6a/Mram_mem2_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_6a/fifo32_6a/Mram_mem19_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_6a/fifo32_6a/Mram_mem14_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_6a/fifo32_6a/Mram_mem1_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_9a/fifo32_9a/Mram_mem11_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_9a/fifo32_9a/Mram_mem12_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_9a/fifo32_9a/Mram_mem20_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_9a/fifo32_9a/Mram_mem19_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_9a/fifo32_9a/Mram_mem17_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_9a/fifo32_9a/Mram_mem18_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_9a/fifo32_9a/Mram_mem14_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_9a/fifo32_9a/Mram_mem1_RAMD_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fifo32_9a/fifo32_9a/Mram_mem2_RAMD_O has no load.  PAR will not attempt to route this signal.
Starting Multi-threaded Router


Phase  1  : 173884 unrouted;      REAL time: 59 secs 

Phase  2  : 143836 unrouted;      REAL time: 1 mins 12 secs 

Phase  3  : 53627 unrouted;      REAL time: 2 mins 6 secs 

Phase  4  : 53626 unrouted; (Setup:0, Hold:30397, Component Switching Limit:0)     REAL time: 2 mins 19 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:29402, Component Switching Limit:0)     REAL time: 2 mins 57 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:29402, Component Switching Limit:0)     REAL time: 2 mins 57 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:29402, Component Switching Limit:0)     REAL time: 2 mins 57 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:29402, Component Switching Limit:0)     REAL time: 2 mins 57 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 59 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 3 mins 12 secs 
Total REAL time to Router completion: 3 mins 12 secs 
Total CPU time to Router completion (all processors): 4 mins 26 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|clk_100_0000MHzMMCM0 |              |      |      |            |             |
|                     | BUFGCTRL_X0Y0| No   | 6145 |  0.468     |  2.048      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|            _Dbg_Clk |BUFGCTRL_X0Y31| No   |   69 |  0.114     |  1.723      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/DDR3_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v6 |              |      |      |            |             |
|_ddr3_phy.mpmc_phy_i |              |      |      |            |             |
|    f_0/clk_rsync<0> |  Regional Clk|Yes   |  283 |  0.158     |  0.996      |
+---------------------+--------------+------+------+------------+-------------+
|clk_400_0000MHzMMCM0 |              |      |      |            |             |
|                     | BUFGCTRL_X0Y2| No   |  106 |  0.164     |  1.901      |
+---------------------+--------------+------+------+------------+-------------+
|clk_200_0000MHzMMCM0 |              |      |      |            |             |
|                     | BUFGCTRL_X0Y1| No   | 1381 |  0.453     |  2.041      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/DDR3_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v6 |              |      |      |            |             |
|_ddr3_phy.mpmc_phy_i |              |      |      |            |             |
|    f_0/clk_rsync<1> |  Regional Clk|Yes   |   92 |  0.100     |  0.955      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/DDR3_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v6 |              |      |      |            |             |
|_ddr3_phy.mpmc_phy_i |              |      |      |            |             |
|      f_0/clk_cpt<1> |         Local|      |   16 |  0.000     |  1.288      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/DDR3_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v6 |              |      |      |            |             |
|_ddr3_phy.mpmc_phy_i |              |      |      |            |             |
|      f_0/clk_cpt<0> |         Local|      |   18 |  0.011     |  1.310      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/DDR3_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v6 |              |      |      |            |             |
|_ddr3_phy.mpmc_phy_i |              |      |      |            |             |
|      f_0/clk_cpt<3> |         Local|      |   16 |  0.011     |  1.310      |
+---------------------+--------------+------+------+------------+-------------+
|DDR3_SDRAM/DDR3_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v6 |              |      |      |            |             |
|_ddr3_phy.mpmc_phy_i |              |      |      |            |             |
|      f_0/clk_cpt<2> |         Local|      |   16 |  0.011     |  1.310      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_Ethernet_MAC_ |              |      |      |            |             |
| PHY_rx_clk_pin_IBUF |         Local|      |   18 |  2.121     |  3.130      |
+---------------------+--------------+------+------+------------+-------------+
|Ethernet_MAC/Etherne |              |      |      |            |             |
|  t_MAC/phy_tx_clk_i |         Local|      |   15 |  1.177     |  1.671      |
+---------------------+--------------+------+------+------------+-------------+
|Ethernet_MAC_IP2INTC |              |      |      |            |             |
|               _Irpt |         Local|      |    1 |  0.000     |  1.485      |
+---------------------+--------------+------+------+------------+-------------+
|xps_timer_0_Interrup |              |      |      |            |             |
|                   t |         Local|      |    1 |  0.000     |  0.635      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_Ethernet_MAC_ |              |      |      |            |             |
| PHY_tx_clk_pin_IBUF |         Local|      |    6 |  0.386     |  1.271      |
+---------------------+--------------+------+------+------------+-------------+
|microblaze_0_mdm_bus |              |      |      |            |             |
|         _Dbg_Update |         Local|      |   19 |  3.239     |  4.227      |
+---------------------+--------------+------+------+------------+-------------+
|RS232_Uart_1_Interru |              |      |      |            |             |
|                  pt |         Local|      |    1 |  0.000     |  1.131      |
+---------------------+--------------+------+------+------------+-------------+
|MMCM_PHASE_CALIBRATI |              |      |      |            |             |
|ON_ML_LUT2_174_ML_NE |              |      |      |            |             |
|               W_CLK |         Local|      |    3 |  0.106     |  0.609      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/MMCM |              |      |      |            |             |
|0_INST/MMCM_ADV_inst |              |      |      |            |             |
|         _ML_NEW_OUT |         Local|      |    2 |  0.000     |  0.236      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/MMCM |              |      |      |            |             |
|0_INST/MMCM_ADV_inst |              |      |      |            |             |
|          _ML_NEW_I1 |         Local|      |    3 |  0.000     |  1.339      |
+---------------------+--------------+------+------+------------+-------------+
|clk_400_0000MHzMMCM0 |              |      |      |            |             |
|     _nobuf_varphase |         Local|      |    6 |  0.153     |  1.414      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
Number of Timing Constraints that were not applied: 3

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.023ns|     4.977ns|       0|           0
  G_MMCM0_CLKOUT1 = PERIOD TIMEGRP          | HOLD        |     0.001ns|            |       0|           0
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM0_CLKOUT1" TS_sys_clk_pin         HIG |             |            |            |        |            
  H 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.034ns|     9.966ns|       0|           0
  G_MMCM0_CLKOUT0 = PERIOD TIMEGRP          | HOLD        |     0.003ns|            |       0|           0
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM0_CLKOUT0" TS_sys_clk_pin         * 0 |             |            |            |        |            
  .5 HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_rsync = PERIOD TIMEGRP "TNM_clk_rs | SETUP       |     0.329ns|     4.671ns|       0|           0
  ync" 5 ns HIGH 50% | HOLD        |     0.025ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | MINPERIOD   |     1.071ns|     1.429ns|       0|           0
  G_MMCM0_CLKOUT2 = PERIOD TIMEGRP          |             |            |            |        |            
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM0_CLKOUT2" TS_sys_clk_pin         * 2 |             |            |            |        |            
   HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     2.200ns|     2.800ns|       0|           0
  pin" 200 MHz HIGH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_rsync_rise_to_fall = MAXDELAY FROM | SETUP       |     2.187ns|     2.813ns|       0|           0
   TIMEGRP "TG_clk_rsync_rise" TO         T | HOLD        |     0.316ns|            |       0|           0
  IMEGRP "TG_clk_rsync_fall" 5 ns           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "fpga_0_Ethernet_MAC_PHY_tx_clk_pin_I | NETSKEW     |     3.080ns|     2.920ns|       0|           0
  BUF" MAXSKEW = 6 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "fpga_0_Ethernet_MAC_PHY_rx_clk_pin_I | NETSKEW     |     3.700ns|     2.300ns|       0|           0
  BUF" MAXSKEW = 6 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_SEL = MAXDELAY FROM TIMEGR | SETUP       |     5.702ns|     4.298ns|       0|           0
  P "TNM_PHY_INIT_SEL" TO TIMEGRP "FFS"     | HOLD        |     0.197ns|            |       0|           0
       10 ns                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  OFFSET = IN 6 ns BEFORE COMP "fpga_0_Ethe | SETUP       |     6.241ns|    -0.241ns|       0|           0
  rnet_MAC_PHY_rx_clk_pin"                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSTXOUT_Ethernet_MAC = MAXDELAY FROM TIME | MAXDELAY    |     7.097ns|     2.903ns|       0|           0
  GRP "TXCLK_GRP_Ethernet_MAC" TO         T |             |            |            |        |            
  IMEGRP "PADS" 10 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "fpga_0_Ethernet_MAC_PHY_rx_clk_pin_I | SETUP       |    10.652ns|     9.565ns|       0|           0
  BUF" PERIOD = 40 ns HIGH 14 ns            | HOLD        |     0.142ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  NET "fpga_0_Ethernet_MAC_PHY_tx_clk_pin_I | SETUP       |    30.762ns|     9.238ns|       0|           0
  BUF" PERIOD = 40 ns HIGH 14 ns            | HOLD        |     0.069ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_clk_400_0000MHzMMCM0_nobuf_varphase =  | N/A         |         N/A|         N/A|     N/A|         N/A
  PERIOD TIMEGRP         "clk_400_0000MHzMM |             |            |            |        |            
  CM0_nobuf_varphase" TS_sys_clk_pin * 2 HI |             |            |            |        |            
  GH 50% |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |      5.000ns|      2.800ns|      4.983ns|            0|            0|            0|     13523666|
| TS_clk_400_0000MHzMMCM0_nobuf_|      2.500ns|          N/A|          N/A|            0|            0|            0|            0|
| varphase                      |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|      4.977ns|          N/A|            0|            0|        29169|            0|
| erator_0_SIG_MMCM0_CLKOUT1    |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     10.000ns|      9.966ns|          N/A|            0|            0|     13494497|            0|
| erator_0_SIG_MMCM0_CLKOUT0    |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      2.500ns|      1.429ns|          N/A|            0|            0|            0|            0|
| erator_0_SIG_MMCM0_CLKOUT2    |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 331 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 3 mins 31 secs 
Total CPU time to PAR completion (all processors): 4 mins 45 secs 

Peak Memory Usage:  2086 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 334
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
Loading device for application Rf_Device from file '6vlx240t.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/:/opt/Xilinx/14.7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc6vlx240t, package ff1156, speed -1
WARNING:ConstraintSystem - The Offset constraint <OFFSET = IN 6 ns BEFORE COMP
   "fpga_0_Ethernet_MAC_PHY_rx_clk_pin";> [system.pcf(44720)], is specified
   without a duration.  This will result in a lack of hold time checks in timing
   reports.  If hold time checks are desired a duration value should be
   specified following the 'VALID' keyword.

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6vlx240t,-1 (PRODUCTION 1.17 2013-10-13, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 13528722 paths, 2 nets, and 144818 connections

Design statistics:
   Minimum period:   9.966ns (Maximum frequency: 100.341MHz)
   Maximum path delay from/to any node:   4.298ns
   Maximum net skew:   2.920ns


Analysis completed Mon Mar 24 16:09:14 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 1
Number of info messages: 4
Total time: 1 mins 20 secs 


xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/14.7/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error no implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
Release 14.7 - Bitgen P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/14.7/ISE_DS/EDK/virtex6/data/virtex6.acd> with local file
</opt/Xilinx/14.7/ISE_DS/ISE/virtex6/data/virtex6.acd>
Loading device for application Rf_Device from file '6vlx240t.nph' in environment
/opt/Xilinx/14.7/ISE_DS/ISE/:/opt/Xilinx/14.7/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc6vlx240t, package ff1156, speed -1
Opened constraints file system.pcf.

Mon Mar 24 16:09:35 2014

Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   Ethernet_MAC/Ethernet_MAC/phy_tx_clk_i is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of
   data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_i
   o/gen_dqs[0].u_phy_dqs_iob/u_iobuf_dqs/OB> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_i
   o/gen_dqs[1].u_phy_dqs_iob/u_iobuf_dqs/OB> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_i
   o/gen_dqs[2].u_phy_dqs_iob/u_iobuf_dqs/OB> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_i
   o/gen_dqs[3].u_phy_dqs_iob/u_iobuf_dqs/OB> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_
   I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM10_RAMD_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_
   I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM9_RAMD_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_
   I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM7_RAMD_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_
   I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM4_RAMD_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_
   I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM5_RAMD_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_
   I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM3_RAMD_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_
   I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM1_RAMD_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_
   I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM6_RAMD_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_
   I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM2_RAMD_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_
   I1/Using_Victim_Cache.victim_cache_I1/Mram_RAM8_RAMD_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_read_0/xcl_read_data_a
   /REORDER.xcl_reorder_buffer/Mram_memory5_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <proc_control_0_pgd<24>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <proc_control_0_pgd<26>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <proc_control_0_pgd<25>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <proc_control_0_pgd<28>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <proc_control_0_pgd<27>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <proc_control_0_pgd<29>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <proc_control_0_pgd<20>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <proc_control_0_pgd<31>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <proc_control_0_pgd<21>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <proc_control_0_pgd<23>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <proc_control_0_pgd<22>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_read_0/xcl_read_data_a
   /REORDER.xcl_reorder_buffer/Mram_memory4_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_read_0/xcl_read_data_a
   /REORDER.xcl_reorder_buffer/Mram_memory2_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_read_0/xcl_read_data_a
   /REORDER.xcl_reorder_buffer/Mram_memory3_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <DDR3_SDRAM/DDR3_SDRAM/DUALXCL1_INST.dualxcl_1/dualxcl_read_0/xcl_read_data_a
   /REORDER.xcl_reorder_buffer/Mram_memory1_RAMD_D1_O> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Register
   _File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <proc_control_0_pgd<1>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <proc_control_0_pgd<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <proc_control_0_pgd<30>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_5a/fifo32_5a/Mram_mem10_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_5a/fifo32_5a/Mram_mem12_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_5a/fifo32_5a/Mram_mem11_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_5a/fifo32_5a/Mram_mem14_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_5a/fifo32_5a/Mram_mem16_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_5a/fifo32_5a/Mram_mem13_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fifo32_13a/fifo32_13a/Mram_mem1_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_5a/fifo32_5a/Mram_mem15_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_4a/fifo32_4a/Mram_mem4_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_5a/fifo32_5a/Mram_mem9_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_5a/fifo32_5a/Mram_mem2_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_4a/fifo32_4a/Mram_mem10_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_4a/fifo32_4a/Mram_mem1_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fifo32_13a/fifo32_13a/Mram_mem12_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fifo32_13a/fifo32_13a/Mram_mem15_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fifo32_13a/fifo32_13a/Mram_mem17_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fifo32_13a/fifo32_13a/Mram_mem2_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fifo32_10a/fifo32_10a/Mram_mem15_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY
   _COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fifo32_12a/fifo32_12a/Mram_mem5_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_5a/fifo32_5a/Mram_mem1_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_4a/fifo32_4a/Mram_mem11_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_4a/fifo32_4a/Mram_mem14_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fifo32_12a/fifo32_12a/Mram_mem11_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fifo32_13a/fifo32_13a/Mram_mem11_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fifo32_12a/fifo32_12a/Mram_mem14_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fifo32_12a/fifo32_12a/Mram_mem15_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fifo32_12a/fifo32_12a/Mram_mem16_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fifo32_13a/fifo32_13a/Mram_mem16_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fifo32_13a/fifo32_13a/Mram_mem18_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fifo32_12a/fifo32_12a/Mram_mem18_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fifo32_10a/fifo32_10a/Mram_mem19_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fifo32_10a/fifo32_10a/Mram_mem5_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fifo32_10a/fifo32_10a/Mram_mem7_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fifo32_10a/fifo32_10a/Mram_mem14_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fifo32_10a/fifo32_10a/Mram_mem12_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fifo32_12a/fifo32_12a/Mram_mem7_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_5a/fifo32_5a/Mram_mem17_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_5a/fifo32_5a/Mram_mem18_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fifo32_12a/fifo32_12a/Mram_mem6_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_5a/fifo32_5a/Mram_mem8_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_4a/fifo32_4a/Mram_mem7_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_4a/fifo32_4a/Mram_mem9_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_4a/fifo32_4a/Mram_mem2_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fifo32_13a/fifo32_13a/Mram_mem5_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fifo32_12a/fifo32_12a/Mram_mem12_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fifo32_13a/fifo32_13a/Mram_mem6_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fifo32_13a/fifo32_13a/Mram_mem13_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fifo32_12a/fifo32_12a/Mram_mem13_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fifo32_13a/fifo32_13a/Mram_mem14_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fifo32_12a/fifo32_12a/Mram_mem17_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fifo32_10a/fifo32_10a/Mram_mem9_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fifo32_10a/fifo32_10a/Mram_mem18_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fifo32_10a/fifo32_10a/Mram_mem11_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fifo32_10a/fifo32_10a/Mram_mem8_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fifo32_10a/fifo32_10a/Mram_mem2_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fifo32_10a/fifo32_10a/Mram_mem13_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fifo32_12a/fifo32_12a/Mram_mem8_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_5a/fifo32_5a/Mram_mem4_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_5a/fifo32_5a/Mram_mem20_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_5a/fifo32_5a/Mram_mem3_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_5a/fifo32_5a/Mram_mem6_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_4a/fifo32_4a/Mram_mem8_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_4a/fifo32_4a/Mram_mem12_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_4a/fifo32_4a/Mram_mem13_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fifo32_13a/fifo32_13a/Mram_mem7_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fifo32_12a/fifo32_12a/Mram_mem9_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fifo32_13a/fifo32_13a/Mram_mem9_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fifo32_13a/fifo32_13a/Mram_mem8_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fifo32_13a/fifo32_13a/Mram_mem10_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fifo32_12a/fifo32_12a/Mram_mem2_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_8a/fifo32_8a/Mram_mem14_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fifo32_10a/fifo32_10a/Mram_mem17_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fifo32_10a/fifo32_10a/Mram_mem6_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fifo32_10a/fifo32_10a/Mram_mem16_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fifo32_10a/fifo32_10a/Mram_mem3_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fifo32_10a/fifo32_10a/Mram_mem10_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_3a/fifo32_3a/Mram_mem13_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_0a/fifo32_0a/Mram_mem20_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_0a/fifo32_0a/Mram_mem19_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_5a/fifo32_5a/Mram_mem19_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_5a/fifo32_5a/Mram_mem5_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_4a/fifo32_4a/Mram_mem3_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_5a/fifo32_5a/Mram_mem7_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_4a/fifo32_4a/Mram_mem15_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_4a/fifo32_4a/Mram_mem16_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fifo32_12a/fifo32_12a/Mram_mem10_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fifo32_12a/fifo32_12a/Mram_mem1_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_8a/fifo32_8a/Mram_mem5_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_8a/fifo32_8a/Mram_mem4_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_8a/fifo32_8a/Mram_mem20_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_8a/fifo32_8a/Mram_mem13_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_8a/fifo32_8a/Mram_mem18_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_8a/fifo32_8a/Mram_mem16_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fifo32_10a/fifo32_10a/Mram_mem20_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fifo32_10a/fifo32_10a/Mram_mem4_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_2a/fifo32_2a/Mram_mem17_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_2a/fifo32_2a/Mram_mem18_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_2a/fifo32_2a/Mram_mem20_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_3a/fifo32_3a/Mram_mem14_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_0a/fifo32_0a/Mram_mem3_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_0a/fifo32_0a/Mram_mem11_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_0a/fifo32_0a/Mram_mem14_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_0a/fifo32_0a/Mram_mem13_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_0a/fifo32_0a/Mram_mem17_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_4a/fifo32_4a/Mram_mem18_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_4a/fifo32_4a/Mram_mem17_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_7a/fifo32_7a/Mram_mem2_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_7a/fifo32_7a/Mram_mem1_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fifo32_13a/fifo32_13a/Mram_mem3_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_8a/fifo32_8a/Mram_mem19_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_8a/fifo32_8a/Mram_mem12_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_8a/fifo32_8a/Mram_mem11_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_8a/fifo32_8a/Mram_mem10_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fifo32_10a/fifo32_10a/Mram_mem1_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_2a/fifo32_2a/Mram_mem12_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_2a/fifo32_2a/Mram_mem11_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_3a/fifo32_3a/Mram_mem2_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_3a/fifo32_3a/Mram_mem1_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_3a/fifo32_3a/Mram_mem18_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_3a/fifo32_3a/Mram_mem16_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_3a/fifo32_3a/Mram_mem15_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_0a/fifo32_0a/Mram_mem12_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_0a/fifo32_0a/Mram_mem7_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_0a/fifo32_0a/Mram_mem15_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_0a/fifo32_0a/Mram_mem18_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_0a/fifo32_0a/Mram_mem16_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_0a/fifo32_0a/Mram_mem2_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fifo32_12a/fifo32_12a/Mram_mem3_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fifo32_12a/fifo32_12a/Mram_mem4_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fifo32_13a/fifo32_13a/Mram_mem4_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fifo32_13a/fifo32_13a/Mram_mem20_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fifo32_13a/fifo32_13a/Mram_mem19_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_8a/fifo32_8a/Mram_mem6_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_8a/fifo32_8a/Mram_mem8_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_8a/fifo32_8a/Mram_mem7_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_8a/fifo32_8a/Mram_mem15_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_8a/fifo32_8a/Mram_mem2_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_8a/fifo32_8a/Mram_mem1_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_2a/fifo32_2a/Mram_mem1_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_2a/fifo32_2a/Mram_mem19_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_2a/fifo32_2a/Mram_mem2_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_3a/fifo32_3a/Mram_mem17_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_0a/fifo32_0a/Mram_mem6_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_0a/fifo32_0a/Mram_mem4_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_0a/fifo32_0a/Mram_mem9_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_0a/fifo32_0a/Mram_mem8_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_0a/fifo32_0a/Mram_mem10_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_0a/fifo32_0a/Mram_mem1_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_4a/fifo32_4a/Mram_mem6_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_4a/fifo32_4a/Mram_mem5_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_7a/fifo32_7a/Mram_mem12_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fifo32_12a/fifo32_12a/Mram_mem19_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fifo32_12a/fifo32_12a/Mram_mem20_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_8a/fifo32_8a/Mram_mem9_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_8a/fifo32_8a/Mram_mem3_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_8a/fifo32_8a/Mram_mem17_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fifo32_11a/fifo32_11a/Mram_mem7_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_2a/fifo32_2a/Mram_mem13_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_2a/fifo32_2a/Mram_mem16_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_2a/fifo32_2a/Mram_mem14_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_2a/fifo32_2a/Mram_mem5_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_2a/fifo32_2a/Mram_mem6_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_2a/fifo32_2a/Mram_mem10_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_2a/fifo32_2a/Mram_mem9_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_2a/fifo32_2a/Mram_mem7_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_2a/fifo32_2a/Mram_mem8_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_1a/fifo32_1a/Mram_mem4_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_1a/fifo32_1a/Mram_mem3_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_0a/fifo32_0a/Mram_mem5_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_1a/fifo32_1a/Mram_mem11_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_1a/fifo32_1a/Mram_mem15_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_7a/fifo32_7a/Mram_mem4_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_4a/fifo32_4a/Mram_mem20_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_4a/fifo32_4a/Mram_mem19_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_7a/fifo32_7a/Mram_mem10_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_7a/fifo32_7a/Mram_mem11_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_7a/fifo32_7a/Mram_mem13_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_6a/fifo32_6a/Mram_mem3_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_6a/fifo32_6a/Mram_mem9_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_6a/fifo32_6a/Mram_mem10_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_9a/fifo32_9a/Mram_mem8_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_9a/fifo32_9a/Mram_mem7_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_9a/fifo32_9a/Mram_mem6_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fifo32_11a/fifo32_11a/Mram_mem6_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fifo32_11a/fifo32_11a/Mram_mem5_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fifo32_11a/fifo32_11a/Mram_mem9_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY
   _COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fifo32_11a/fifo32_11a/Mram_mem8_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fifo32_11a/fifo32_11a/Mram_mem12_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fifo32_11a/fifo32_11a/Mram_mem14_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fifo32_11a/fifo32_11a/Mram_mem13_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fifo32_11a/fifo32_11a/Mram_mem11_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fifo32_11a/fifo32_11a/Mram_mem10_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_2a/fifo32_2a/Mram_mem4_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_2a/fifo32_2a/Mram_mem3_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_2a/fifo32_2a/Mram_mem15_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_3a/fifo32_3a/Mram_mem19_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_3a/fifo32_3a/Mram_mem20_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_3a/fifo32_3a/Mram_mem9_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_3a/fifo32_3a/Mram_mem10_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_1a/fifo32_1a/Mram_mem9_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_1a/fifo32_1a/Mram_mem6_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_1a/fifo32_1a/Mram_mem5_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_1a/fifo32_1a/Mram_mem12_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_1a/fifo32_1a/Mram_mem2_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_1a/fifo32_1a/Mram_mem18_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_1a/fifo32_1a/Mram_mem17_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_1a/fifo32_1a/Mram_mem19_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_1a/fifo32_1a/Mram_mem20_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_7a/fifo32_7a/Mram_mem3_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_7a/fifo32_7a/Mram_mem19_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_7a/fifo32_7a/Mram_mem5_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_7a/fifo32_7a/Mram_mem15_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_7a/fifo32_7a/Mram_mem16_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_7a/fifo32_7a/Mram_mem14_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_6a/fifo32_6a/Mram_mem4_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_6a/fifo32_6a/Mram_mem11_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_6a/fifo32_6a/Mram_mem15_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_6a/fifo32_6a/Mram_mem12_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_6a/fifo32_6a/Mram_mem16_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_6a/fifo32_6a/Mram_mem13_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_9a/fifo32_9a/Mram_mem10_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_9a/fifo32_9a/Mram_mem9_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_9a/fifo32_9a/Mram_mem5_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_9a/fifo32_9a/Mram_mem4_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_9a/fifo32_9a/Mram_mem13_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_9a/fifo32_9a/Mram_mem3_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_9a/fifo32_9a/Mram_mem15_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_9a/fifo32_9a/Mram_mem16_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fifo32_11a/fifo32_11a/Mram_mem4_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fifo32_11a/fifo32_11a/Mram_mem20_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fifo32_11a/fifo32_11a/Mram_mem19_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fifo32_11a/fifo32_11a/Mram_mem3_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fifo32_11a/fifo32_11a/Mram_mem18_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fifo32_11a/fifo32_11a/Mram_mem17_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fifo32_11a/fifo32_11a/Mram_mem15_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fifo32_11a/fifo32_11a/Mram_mem16_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fifo32_11a/fifo32_11a/Mram_mem1_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <fifo32_11a/fifo32_11a/Mram_mem2_RAMD_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_3a/fifo32_3a/Mram_mem11_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_3a/fifo32_3a/Mram_mem3_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_3a/fifo32_3a/Mram_mem8_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_3a/fifo32_3a/Mram_mem4_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_3a/fifo32_3a/Mram_mem12_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_3a/fifo32_3a/Mram_mem6_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_3a/fifo32_3a/Mram_mem7_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_3a/fifo32_3a/Mram_mem5_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_1a/fifo32_1a/Mram_mem10_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_1a/fifo32_1a/Mram_mem7_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_1a/fifo32_1a/Mram_mem8_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_1a/fifo32_1a/Mram_mem13_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_1a/fifo32_1a/Mram_mem16_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_1a/fifo32_1a/Mram_mem14_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_1a/fifo32_1a/Mram_mem1_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_7a/fifo32_7a/Mram_mem18_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_7a/fifo32_7a/Mram_mem17_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_7a/fifo32_7a/Mram_mem20_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_7a/fifo32_7a/Mram_mem6_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_7a/fifo32_7a/Mram_mem7_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_7a/fifo32_7a/Mram_mem8_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_6a/fifo32_6a/Mram_mem18_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_7a/fifo32_7a/Mram_mem9_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_6a/fifo32_6a/Mram_mem17_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_6a/fifo32_6a/Mram_mem8_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_6a/fifo32_6a/Mram_mem7_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_6a/fifo32_6a/Mram_mem5_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_6a/fifo32_6a/Mram_mem20_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_6a/fifo32_6a/Mram_mem6_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_6a/fifo32_6a/Mram_mem2_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_6a/fifo32_6a/Mram_mem19_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_6a/fifo32_6a/Mram_mem14_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_6a/fifo32_6a/Mram_mem1_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_9a/fifo32_9a/Mram_mem11_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_9a/fifo32_9a/Mram_mem12_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_9a/fifo32_9a/Mram_mem20_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_9a/fifo32_9a/Mram_mem19_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_9a/fifo32_9a/Mram_mem17_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_9a/fifo32_9a/Mram_mem18_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_9a/fifo32_9a/Mram_mem14_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_9a/fifo32_9a/Mram_mem1_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fifo32_9a/fifo32_9a/Mram_mem2_RAMD_O>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:2045 - The MMCM_ADV block
   <clock_generator_0/clock_generator_0/MMCM0_INST/MMCM_ADV_inst> has CLKOUT
   pins that do not drive the same kind of BUFFER load. Routing from the
   different buffer types will not be phase aligned. 
DRC detected 0 errors and 333 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Mon Mar 24 16:16:22 2014
 make -f system.make download started...
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc6vlx240tff1156-1 system.mhs    \
	-bt implementation/system.bit -o implementation/download.bit

bitinit version Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...
WARNING:EDK:2028 - Option "CORE_STATE" in
   /home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/pcores/fifo32_arbiter_v1
   _00_b/data/fifo32_arbiter_v2_1_0.mpd line 7  is deprecated. Please use Option
   ARCH_SUPPORT_MAP instead. 

Overriding IP level properties ...
orig_family is virtex6
INFO:EDK:4130 - IPNAME: xps_ethernetlite, INSTANCE:Ethernet_MAC - tcl is
   overriding PARAMETER C_FAMILY value to virtex6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v
   4_00_a/data/xps_ethernetlite_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_BASEFAMILY value to virtex6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 155 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR3_SDRAM -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 182 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_USE_MIG_V6_PHY value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 218 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_DEPTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 266 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_DATA_WIDTH value to 16 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_NUM_BANK_BITS value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_NUM_COL_BITS value to 10 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRAS value to 37500 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRASMAX value to 70200000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 272 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRC value to 50625 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRCD value to 13130 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWR value to 15000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRP value to 13130 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRRD value to 10000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 279 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TRFC value to 110000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TREFI value to 7800000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TCCD value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 283 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_TWTR value to 7500 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 284 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A_FMAX value to 333.0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 290 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_A value to 5 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 291 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B_FMAX value to 400.0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 292 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_B value to 6 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 293 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C_FMAX value to 533.0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 294 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_C value to 7 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 295 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_PART_CAS_D_FMAX value to 1.0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 296 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_BANKADDR_WIDTH value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 309 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_DM_WIDTH value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tcl is overriding PARAMETER
   C_MEM_DQS_WIDTH value to 4 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 313 

Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_0a:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_0b:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_1a:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_1b:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_2a:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_2b:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_3a:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_3b:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_4a:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_4b:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_5a:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_5b:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_6a:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_6b:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_7a:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_7b:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_8a:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_8b:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_9a:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_9b:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_10a:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_10b:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_11a:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_11b:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_12a:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_12b:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_13a:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_13b:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_14a:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_14b:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_15a:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:1039 - Did not update the value for parameter:
   fsl_v20_15b:C_READ_CLOCK_PERIOD. Top-level frequency could not be propagated
   to this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0fffffff) DDR3_SDRAM	mb_plb
  (0000000000-0x0fffffff) DDR3_SDRAM	microblaze_0_DXCL
  (0000000000-0x0fffffff) DDR3_SDRAM	microblaze_0_IXCL
  (0x80000000-0x800fffff) plb2hwif_0	mb_plb
  (0x81000000-0x8100ffff) Ethernet_MAC	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x85000000-0x850000ff) xps_timer_0	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 369 
INFO:EDK:4087 - IPNAME: xps_ethernetlite, INSTANCE: Ethernet_MAC - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The PLB clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - /home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/system.mhs
   line 142
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_DPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding
   PARAMETER C_IPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_c
   /data/microblaze_v2_1_0.mpd line 208 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER
   C_PLBV46_NUM_SLAVES value to 7 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/da
   ta/plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:RS232_Uart_1 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_02
   _a/data/xps_uartlite_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: xps_ethernetlite, INSTANCE:Ethernet_MAC - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v
   4_00_a/data/xps_ethernetlite_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: xps_ethernetlite, INSTANCE:Ethernet_MAC - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v
   4_00_a/data/xps_ethernetlite_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_ethernetlite, INSTANCE:Ethernet_MAC - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v
   4_00_a/data/xps_ethernetlite_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR3_SDRAM - tool is overriding PARAMETER
   C_SPLB0_MID_WIDTH value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_06_a/data/
   mpmc_v2_1_0.mpd line 368 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 116 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 118 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_10_a/data/m
   dm_v2_1_0.mpd line 119 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/d
   ata/xps_intc_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/
   data/xps_timer_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_mem, INSTANCE:xps_mem_0 - tool is overriding
   PARAMETER C_MPLB_DWIDTH value to 64 -
   /home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/pcores/xps_mem_v1_00_b/d
   ata/xps_mem_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: plb2hwif, INSTANCE:plb2hwif_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 64 -
   /home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/pcores/plb2hwif_v1_00_a/
   data/plb2hwif_v2_1_0.mpd line 45 
INFO:EDK:4130 - IPNAME: plb2hwif, INSTANCE:plb2hwif_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 3 -
   /home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/pcores/plb2hwif_v1_00_a/
   data/plb2hwif_v2_1_0.mpd line 46 
INFO:EDK:4130 - IPNAME: plb2hwif, INSTANCE:plb2hwif_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 2 -
   /home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/pcores/plb2hwif_v1_00_a/
   data/plb2hwif_v2_1_0.mpd line 47 

Checking platform address map ...

Initializing Memory...
No bram_block IP found in MHS file to initialize. Skipping Data2Mem
Copying implementation/system.bit to implementation/download.bit...
Memory Initialization completed successfully.


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 14.7 - iMPACT P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoInfer            false               
SvfPlayDisplayComments false               
AutoDetecting cable. Please wait.
*** WARNING ***: When port is set to auto detect mode, cable speed is set to
default 6 MHz regardless of explicit arguments supplied for setting the baud
rates
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/xusbdfwu.hex = 1030.
File version of /etc/hotplug/usb/xusbdfwu.fw/xusbdfwu.hex = 1030.
 Using libusb.
 Kernel release = 3.2.0-60-generic.
 Max current requested during enumeration is 74 mA.
Type = 0x0004.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1028.
File version of /opt/Xilinx/14.7/ISE_DS/ISE/data/xusb_xlp.hex = 1303.
Firmware hex file version = 1303.
Downloading /opt/Xilinx/14.7/ISE_DS/ISE/data/xusb_xlp.hex.
Downloaded firmware version = 1303.
PLD file version = 0012h.
 PLD version = 0012h.
Type = 0x0004.
ESN option: 0000145B17DE01.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc6vlx240t, Version : 8
----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'2': Loading file 'implementation/download.bit' ...
done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 16700000.
Validating chain...
Boundary-scan chain validated successfully.
2: Device Temperature: Current Reading:   39.55 C, Min. Reading:   25.27 C, Max.
Reading:   40.04 C
2: VCCINT Supply: Current Reading:   1.011 V, Min. Reading:   1.008 V, Max.
Reading:   1.014 V
2: VCCAUX Supply: Current Reading:   2.496 V, Min. Reading:   2.490 V, Max.
Reading:   2.505 V
'2': Programming device...
 Match_cycle = 2.
 LCK_cycle = NoWait.
LCK cycle: NoWait
done.
 Match_cycle = 2.
 LCK_cycle = NoWait.
LCK cycle: NoWait
'2': Programmed successfully.
Elapsed time =     20 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
Done!

********************************************************************************
At Local date and time: Tue Mar 25 15:42:37 2014
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f implementation/system_microblaze_0_wrapper.ngc implementation/system_mb_plb_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_ethernet_mac_wrapper.ngc implementation/system_ddr3_sdram_wrapper.ngc implementation/system_flash_ce_inverter_wrapper.ngc implementation/system_pcie_diff_clk_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_mdm_0_wrapper.ngc implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_xps_intc_0_wrapper.ngc implementation/system_xps_timer_0_wrapper.ngc implementation/system_and_gate_wrapper.ngc implementation/system_hwt_sort_demo_rq_hwif_0_wrapper.ngc implementation/system_hwt_sort_demo_rq_hwif_1_wrapper.ngc implementation/system_hwt_sort_demo_rq_hwif_2_wrapper.ngc implementation/system_hwt_sort_demo_rq_hwif_3_wrapper.ngc implementation/system_hwt_sort_demo_rq_hwif_4_wrapper.ngc implementation/system_hwt_sort_demo_rq_hwif_5_wrapper.ngc implementation/system_hwt_sort_demo_rq_hwif_6_wrapper.ngc implementation/system_hwt_sort_demo_rq_hwif_7_wrapper.ngc implementation/system_hwt_sort_demo_rq_hwif_8_wrapper.ngc implementation/system_hwt_sort_demo_rq_hwif_9_wrapper.ngc implementation/system_hwt_sort_demo_rq_hwif_10_wrapper.ngc implementation/system_hwt_sort_demo_rq_hwif_11_wrapper.ngc implementation/system_hwt_sort_demo_rq_hwif_12_wrapper.ngc implementation/system_hwt_sort_demo_rq_hwif_13_wrapper.ngc implementation/system_fsl_v20_0a_wrapper.ngc implementation/system_fsl_v20_0b_wrapper.ngc implementation/system_fsl_v20_1a_wrapper.ngc implementation/system_fsl_v20_1b_wrapper.ngc implementation/system_fsl_v20_2a_wrapper.ngc implementation/system_fsl_v20_2b_wrapper.ngc implementation/system_fsl_v20_3a_wrapper.ngc implementation/system_fsl_v20_3b_wrapper.ngc implementation/system_fsl_v20_4a_wrapper.ngc implementation/system_fsl_v20_4b_wrapper.ngc implementation/system_fsl_v20_5a_wrapper.ngc implementation/system_fsl_v20_5b_wrapper.ngc implementation/system_fsl_v20_6a_wrapper.ngc implementation/system_fsl_v20_6b_wrapper.ngc implementation/system_fsl_v20_7a_wrapper.ngc implementation/system_fsl_v20_7b_wrapper.ngc implementation/system_fsl_v20_8a_wrapper.ngc implementation/system_fsl_v20_8b_wrapper.ngc implementation/system_fsl_v20_9a_wrapper.ngc implementation/system_fsl_v20_9b_wrapper.ngc implementation/system_fsl_v20_10a_wrapper.ngc implementation/system_fsl_v20_10b_wrapper.ngc implementation/system_fsl_v20_11a_wrapper.ngc implementation/system_fsl_v20_11b_wrapper.ngc implementation/system_fsl_v20_12a_wrapper.ngc implementation/system_fsl_v20_12b_wrapper.ngc implementation/system_fsl_v20_13a_wrapper.ngc implementation/system_fsl_v20_13b_wrapper.ngc implementation/system_fsl_v20_14a_wrapper.ngc implementation/system_fsl_v20_14b_wrapper.ngc implementation/system_fsl_v20_15a_wrapper.ngc implementation/system_fsl_v20_15b_wrapper.ngc implementation/system_fifo32_0b_wrapper.ngc implementation/system_fifo32_1b_wrapper.ngc implementation/system_fifo32_2b_wrapper.ngc implementation/system_fifo32_3b_wrapper.ngc implementation/system_fifo32_4b_wrapper.ngc implementation/system_fifo32_5b_wrapper.ngc implementation/system_fifo32_6b_wrapper.ngc implementation/system_fifo32_7b_wrapper.ngc implementation/system_fifo32_8b_wrapper.ngc implementation/system_fifo32_9b_wrapper.ngc implementation/system_fifo32_10b_wrapper.ngc implementation/system_fifo32_11b_wrapper.ngc implementation/system_fifo32_12b_wrapper.ngc implementation/system_fifo32_13b_wrapper.ngc implementation/system_fifo32_0a_wrapper.ngc implementation/system_fifo32_1a_wrapper.ngc implementation/system_fifo32_2a_wrapper.ngc implementation/system_fifo32_3a_wrapper.ngc implementation/system_fifo32_4a_wrapper.ngc implementation/system_fifo32_5a_wrapper.ngc implementation/system_fifo32_6a_wrapper.ngc implementation/system_fifo32_7a_wrapper.ngc implementation/system_fifo32_8a_wrapper.ngc implementation/system_fifo32_9a_wrapper.ngc implementation/system_fifo32_10a_wrapper.ngc implementation/system_fifo32_11a_wrapper.ngc implementation/system_fifo32_12a_wrapper.ngc implementation/system_fifo32_13a_wrapper.ngc implementation/system_fifo32_arbiter_0_wrapper.ngc implementation/system_fifo32_burst_converter_0_wrapper.ngc implementation/system_mmu_0_wrapper.ngc implementation/system_xps_mem_0_wrapper.ngc implementation/system_proc_control_0_wrapper.ngc implementation/system_gnd2int_0_wrapper.ngc implementation/system_plb2hwif_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
Done!

********************************************************************************
At Local date and time: Tue Mar 25 15:42:41 2014
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f implementation/system_microblaze_0_wrapper.ngc implementation/system_mb_plb_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_ethernet_mac_wrapper.ngc implementation/system_ddr3_sdram_wrapper.ngc implementation/system_flash_ce_inverter_wrapper.ngc implementation/system_pcie_diff_clk_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_mdm_0_wrapper.ngc implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_xps_intc_0_wrapper.ngc implementation/system_xps_timer_0_wrapper.ngc implementation/system_and_gate_wrapper.ngc implementation/system_hwt_sort_demo_rq_hwif_0_wrapper.ngc implementation/system_hwt_sort_demo_rq_hwif_1_wrapper.ngc implementation/system_hwt_sort_demo_rq_hwif_2_wrapper.ngc implementation/system_hwt_sort_demo_rq_hwif_3_wrapper.ngc implementation/system_hwt_sort_demo_rq_hwif_4_wrapper.ngc implementation/system_hwt_sort_demo_rq_hwif_5_wrapper.ngc implementation/system_hwt_sort_demo_rq_hwif_6_wrapper.ngc implementation/system_hwt_sort_demo_rq_hwif_7_wrapper.ngc implementation/system_hwt_sort_demo_rq_hwif_8_wrapper.ngc implementation/system_hwt_sort_demo_rq_hwif_9_wrapper.ngc implementation/system_hwt_sort_demo_rq_hwif_10_wrapper.ngc implementation/system_hwt_sort_demo_rq_hwif_11_wrapper.ngc implementation/system_hwt_sort_demo_rq_hwif_12_wrapper.ngc implementation/system_hwt_sort_demo_rq_hwif_13_wrapper.ngc implementation/system_fsl_v20_0a_wrapper.ngc implementation/system_fsl_v20_0b_wrapper.ngc implementation/system_fsl_v20_1a_wrapper.ngc implementation/system_fsl_v20_1b_wrapper.ngc implementation/system_fsl_v20_2a_wrapper.ngc implementation/system_fsl_v20_2b_wrapper.ngc implementation/system_fsl_v20_3a_wrapper.ngc implementation/system_fsl_v20_3b_wrapper.ngc implementation/system_fsl_v20_4a_wrapper.ngc implementation/system_fsl_v20_4b_wrapper.ngc implementation/system_fsl_v20_5a_wrapper.ngc implementation/system_fsl_v20_5b_wrapper.ngc implementation/system_fsl_v20_6a_wrapper.ngc implementation/system_fsl_v20_6b_wrapper.ngc implementation/system_fsl_v20_7a_wrapper.ngc implementation/system_fsl_v20_7b_wrapper.ngc implementation/system_fsl_v20_8a_wrapper.ngc implementation/system_fsl_v20_8b_wrapper.ngc implementation/system_fsl_v20_9a_wrapper.ngc implementation/system_fsl_v20_9b_wrapper.ngc implementation/system_fsl_v20_10a_wrapper.ngc implementation/system_fsl_v20_10b_wrapper.ngc implementation/system_fsl_v20_11a_wrapper.ngc implementation/system_fsl_v20_11b_wrapper.ngc implementation/system_fsl_v20_12a_wrapper.ngc implementation/system_fsl_v20_12b_wrapper.ngc implementation/system_fsl_v20_13a_wrapper.ngc implementation/system_fsl_v20_13b_wrapper.ngc implementation/system_fsl_v20_14a_wrapper.ngc implementation/system_fsl_v20_14b_wrapper.ngc implementation/system_fsl_v20_15a_wrapper.ngc implementation/system_fsl_v20_15b_wrapper.ngc implementation/system_fifo32_0b_wrapper.ngc implementation/system_fifo32_1b_wrapper.ngc implementation/system_fifo32_2b_wrapper.ngc implementation/system_fifo32_3b_wrapper.ngc implementation/system_fifo32_4b_wrapper.ngc implementation/system_fifo32_5b_wrapper.ngc implementation/system_fifo32_6b_wrapper.ngc implementation/system_fifo32_7b_wrapper.ngc implementation/system_fifo32_8b_wrapper.ngc implementation/system_fifo32_9b_wrapper.ngc implementation/system_fifo32_10b_wrapper.ngc implementation/system_fifo32_11b_wrapper.ngc implementation/system_fifo32_12b_wrapper.ngc implementation/system_fifo32_13b_wrapper.ngc implementation/system_fifo32_0a_wrapper.ngc implementation/system_fifo32_1a_wrapper.ngc implementation/system_fifo32_2a_wrapper.ngc implementation/system_fifo32_3a_wrapper.ngc implementation/system_fifo32_4a_wrapper.ngc implementation/system_fifo32_5a_wrapper.ngc implementation/system_fifo32_6a_wrapper.ngc implementation/system_fifo32_7a_wrapper.ngc implementation/system_fifo32_8a_wrapper.ngc implementation/system_fifo32_9a_wrapper.ngc implementation/system_fifo32_10a_wrapper.ngc implementation/system_fifo32_11a_wrapper.ngc implementation/system_fifo32_12a_wrapper.ngc implementation/system_fifo32_13a_wrapper.ngc implementation/system_fifo32_arbiter_0_wrapper.ngc implementation/system_fifo32_burst_converter_0_wrapper.ngc implementation/system_mmu_0_wrapper.ngc implementation/system_xps_mem_0_wrapper.ngc implementation/system_proc_control_0_wrapper.ngc implementation/system_gnd2int_0_wrapper.ngc implementation/system_plb2hwif_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!
Writing filter settings....
Done writing filter settings to:
	/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/etc/system.filters
Done writing Tab View settings to:
	/home/meise/git/reconos_epics/demos/hwif/hw/edk_hwif/etc/system.gui
