|DDS_RIKEN
clk_dds => dds_pll:pll.inclk0
clk_dds => dds_step_to_next_freq_sampled.CLK
clk_dds => dds_ram:ram1.rdclock
clk_in0 => ~NO_FANOUT~
LED_CLK <= LED_CLK~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED_SDI[0] <= LED_SDI[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED_LE <= LED_LE~reg0.DB_MAX_OUTPUT_PORT_TYPE
LED_OE <= LED_OE~reg0.DB_MAX_OUTPUT_PORT_TYPE
dds_port[0] <= <VCC>
dds_port[1] <= <GND>
dds_port[2] <= par_wr[0].DB_MAX_OUTPUT_PORT_TYPE
dds_port[3] <= <GND>
dds_port[4] <= <GND>
dds_port[5] <= <GND>
dds_port[6] <= <GND>
dds_port[7] <= <GND>
dds_port[8] <= par_add[0].DB_MAX_OUTPUT_PORT_TYPE
dds_port[9] <= par_add[1].DB_MAX_OUTPUT_PORT_TYPE
dds_port[10] <= par_add[2].DB_MAX_OUTPUT_PORT_TYPE
dds_port[11] <= par_add[3].DB_MAX_OUTPUT_PORT_TYPE
dds_port[12] <= par_add[4].DB_MAX_OUTPUT_PORT_TYPE
dds_port[13] <= par_add[5].DB_MAX_OUTPUT_PORT_TYPE
dds_port[14] <= par_add[6].DB_MAX_OUTPUT_PORT_TYPE
dds_port[15] <= par_add[7].DB_MAX_OUTPUT_PORT_TYPE
dds_port[16] <= par_data[0].DB_MAX_OUTPUT_PORT_TYPE
dds_port[17] <= par_data[1].DB_MAX_OUTPUT_PORT_TYPE
dds_port[18] <= par_data[2].DB_MAX_OUTPUT_PORT_TYPE
dds_port[19] <= par_data[3].DB_MAX_OUTPUT_PORT_TYPE
dds_port[20] <= par_data[4].DB_MAX_OUTPUT_PORT_TYPE
dds_port[21] <= par_data[5].DB_MAX_OUTPUT_PORT_TYPE
dds_port[22] <= par_data[6].DB_MAX_OUTPUT_PORT_TYPE
dds_port[23] <= par_data[7].DB_MAX_OUTPUT_PORT_TYPE
dds_port[24] <= par_data[8].DB_MAX_OUTPUT_PORT_TYPE
dds_port[25] <= par_data[9].DB_MAX_OUTPUT_PORT_TYPE
dds_port[26] <= par_data[10].DB_MAX_OUTPUT_PORT_TYPE
dds_port[27] <= par_data[11].DB_MAX_OUTPUT_PORT_TYPE
dds_port[28] <= par_data[12].DB_MAX_OUTPUT_PORT_TYPE
dds_port[29] <= par_data[13].DB_MAX_OUTPUT_PORT_TYPE
dds_port[30] <= par_data[14].DB_MAX_OUTPUT_PORT_TYPE
dds_port[31] <= par_data[15].DB_MAX_OUTPUT_PORT_TYPE
dds_master_reset <= dds_master_reset~reg0.DB_MAX_OUTPUT_PORT_TYPE
dds_osk <= <GND>
dds_io_update <= dds_io_update~reg0.DB_MAX_OUTPUT_PORT_TYPE
dds_drover => ~NO_FANOUT~
dds_drhold <= <GND>
dds_drctl <= <GND>
f_pin[0] <= <GND>
f_pin[1] <= <GND>
f_pin[2] <= <GND>
f_pin[3] <= <GND>
ps[0] <= <GND>
ps[1] <= <GND>
ps[2] <= <GND>
dds_bus_in[0] => Mux741.IN0
dds_bus_in[1] => Mux740.IN0
dds_bus_in[2] => Mux739.IN0
dds_bus_in[3] => Mux738.IN0
dds_bus_in[4] => Mux737.IN0
dds_bus_in[5] => Mux736.IN0
dds_bus_in[6] => Mux735.IN0
dds_bus_in[7] => Mux734.IN0
dds_bus_in[8] => Mux733.IN0
dds_bus_in[9] => Mux732.IN0
dds_bus_in[10] => Mux731.IN0
dds_bus_in[11] => Mux730.IN0
dds_bus_in[12] => Mux729.IN0
dds_bus_in[13] => Mux728.IN0
dds_bus_in[14] => Mux727.IN0
dds_bus_in[15] => Mux726.IN0
dds_bus_in[16] => ~NO_FANOUT~
dds_bus_in[17] => ~NO_FANOUT~
dds_bus_in[18] => ~NO_FANOUT~
dds_bus_in[19] => ~NO_FANOUT~
dds_bus_in[20] => ~NO_FANOUT~
dds_bus_in[21] => ~NO_FANOUT~
dds_bus_in[22] => ~NO_FANOUT~
dds_bus_in[23] => ~NO_FANOUT~
dds_bus_in[24] => dds_master_reset~reg0.PRESET
dds_bus_in[24] => count_delay[0].ACLR
dds_bus_in[24] => count_delay[1].ACLR
dds_bus_in[24] => count_delay[2].ACLR
dds_bus_in[24] => count_delay[3].ACLR
dds_bus_in[24] => count_delay[4].ACLR
dds_bus_in[24] => count_delay[5].ACLR
dds_bus_in[24] => count_delay[6].ACLR
dds_bus_in[24] => count_delay[7].ACLR
dds_bus_in[24] => count_delay[8].ACLR
dds_bus_in[24] => count_delay[9].ACLR
dds_bus_in[24] => count_delay[10].ACLR
dds_bus_in[24] => count_delay[11].ACLR
dds_bus_in[24] => count_delay[12].ACLR
dds_bus_in[24] => count_delay[13].ACLR
dds_bus_in[24] => count_delay[14].ACLR
dds_bus_in[24] => count_delay[15].ACLR
dds_bus_in[24] => main_count[0].ACLR
dds_bus_in[24] => main_count[1].ACLR
dds_bus_in[24] => main_count[2].ACLR
dds_bus_in[24] => main_count[3].ACLR
dds_bus_in[24] => main_count[4].ACLR
dds_bus_in[24] => \process_5:sub_count[1].ENA
dds_bus_in[24] => \process_5:sub_count[0].ENA
dds_bus_in[24] => \process_5:main_amplitude_var[13].ENA
dds_bus_in[24] => \process_5:main_amplitude_var[12].ENA
dds_bus_in[24] => \process_5:main_amplitude_var[11].ENA
dds_bus_in[24] => \process_5:main_amplitude_var[10].ENA
dds_bus_in[24] => \process_5:main_amplitude_var[9].ENA
dds_bus_in[24] => \process_5:main_amplitude_var[8].ENA
dds_bus_in[24] => \process_5:main_amplitude_var[7].ENA
dds_bus_in[24] => \process_5:main_amplitude_var[6].ENA
dds_bus_in[24] => \process_5:main_amplitude_var[5].ENA
dds_bus_in[24] => \process_5:main_amplitude_var[4].ENA
dds_bus_in[24] => \process_5:main_amplitude_var[3].ENA
dds_bus_in[24] => \process_5:main_amplitude_var[2].ENA
dds_bus_in[24] => \process_5:main_amplitude_var[1].ENA
dds_bus_in[24] => \process_5:main_amplitude_var[0].ENA
dds_bus_in[24] => main_phase_var[15].ENA
dds_bus_in[24] => main_phase_var[14].ENA
dds_bus_in[24] => main_phase_var[13].ENA
dds_bus_in[24] => main_phase_var[12].ENA
dds_bus_in[24] => main_phase_var[11].ENA
dds_bus_in[24] => main_phase_var[10].ENA
dds_bus_in[24] => main_phase_var[9].ENA
dds_bus_in[24] => main_phase_var[8].ENA
dds_bus_in[24] => main_phase_var[7].ENA
dds_bus_in[24] => main_phase_var[6].ENA
dds_bus_in[24] => main_phase_var[5].ENA
dds_bus_in[24] => main_phase_var[4].ENA
dds_bus_in[24] => main_phase_var[3].ENA
dds_bus_in[24] => main_phase_var[2].ENA
dds_bus_in[24] => main_phase_var[1].ENA
dds_bus_in[24] => main_phase_var[0].ENA
dds_bus_in[24] => \process_5:main_frequency_var[63].ENA
dds_bus_in[24] => \process_5:main_frequency_var[62].ENA
dds_bus_in[24] => \process_5:main_frequency_var[61].ENA
dds_bus_in[24] => \process_5:main_frequency_var[60].ENA
dds_bus_in[24] => \process_5:main_frequency_var[59].ENA
dds_bus_in[24] => \process_5:main_frequency_var[58].ENA
dds_bus_in[24] => \process_5:main_frequency_var[57].ENA
dds_bus_in[24] => \process_5:main_frequency_var[56].ENA
dds_bus_in[24] => \process_5:main_frequency_var[55].ENA
dds_bus_in[24] => \process_5:main_frequency_var[54].ENA
dds_bus_in[24] => \process_5:main_frequency_var[53].ENA
dds_bus_in[24] => \process_5:main_frequency_var[52].ENA
dds_bus_in[24] => \process_5:main_frequency_var[51].ENA
dds_bus_in[24] => \process_5:main_frequency_var[50].ENA
dds_bus_in[24] => \process_5:main_frequency_var[49].ENA
dds_bus_in[24] => \process_5:main_frequency_var[48].ENA
dds_bus_in[24] => \process_5:main_frequency_var[47].ENA
dds_bus_in[24] => \process_5:main_frequency_var[46].ENA
dds_bus_in[24] => \process_5:main_frequency_var[45].ENA
dds_bus_in[24] => \process_5:main_frequency_var[44].ENA
dds_bus_in[24] => \process_5:main_frequency_var[43].ENA
dds_bus_in[24] => \process_5:main_frequency_var[42].ENA
dds_bus_in[24] => \process_5:main_frequency_var[41].ENA
dds_bus_in[24] => \process_5:main_frequency_var[40].ENA
dds_bus_in[24] => \process_5:main_frequency_var[39].ENA
dds_bus_in[24] => \process_5:main_frequency_var[38].ENA
dds_bus_in[24] => \process_5:main_frequency_var[37].ENA
dds_bus_in[24] => \process_5:main_frequency_var[36].ENA
dds_bus_in[24] => \process_5:main_frequency_var[35].ENA
dds_bus_in[24] => \process_5:main_frequency_var[34].ENA
dds_bus_in[24] => \process_5:main_frequency_var[33].ENA
dds_bus_in[24] => \process_5:main_frequency_var[32].ENA
dds_bus_in[24] => \process_5:main_frequency_var[31].ENA
dds_bus_in[24] => \process_5:main_frequency_var[30].ENA
dds_bus_in[24] => \process_5:main_frequency_var[29].ENA
dds_bus_in[24] => \process_5:main_frequency_var[28].ENA
dds_bus_in[24] => \process_5:main_frequency_var[27].ENA
dds_bus_in[24] => \process_5:main_frequency_var[26].ENA
dds_bus_in[24] => \process_5:main_frequency_var[25].ENA
dds_bus_in[24] => \process_5:main_frequency_var[24].ENA
dds_bus_in[24] => \process_5:main_frequency_var[23].ENA
dds_bus_in[24] => \process_5:main_frequency_var[22].ENA
dds_bus_in[24] => \process_5:main_frequency_var[21].ENA
dds_bus_in[24] => \process_5:main_frequency_var[20].ENA
dds_bus_in[24] => \process_5:main_frequency_var[19].ENA
dds_bus_in[24] => \process_5:main_frequency_var[18].ENA
dds_bus_in[24] => \process_5:main_frequency_var[17].ENA
dds_bus_in[24] => \process_5:main_frequency_var[16].ENA
dds_bus_in[24] => \process_5:main_frequency_var[15].ENA
dds_bus_in[24] => \process_5:main_frequency_var[14].ENA
dds_bus_in[24] => \process_5:main_frequency_var[13].ENA
dds_bus_in[24] => \process_5:main_frequency_var[12].ENA
dds_bus_in[24] => \process_5:main_frequency_var[11].ENA
dds_bus_in[24] => \process_5:main_frequency_var[10].ENA
dds_bus_in[24] => \process_5:main_frequency_var[9].ENA
dds_bus_in[24] => \process_5:main_frequency_var[8].ENA
dds_bus_in[24] => \process_5:main_frequency_var[7].ENA
dds_bus_in[24] => \process_5:main_frequency_var[6].ENA
dds_bus_in[24] => \process_5:main_frequency_var[5].ENA
dds_bus_in[24] => \process_5:main_frequency_var[4].ENA
dds_bus_in[24] => \process_5:main_frequency_var[3].ENA
dds_bus_in[24] => \process_5:main_frequency_var[2].ENA
dds_bus_in[24] => \process_5:main_frequency_var[1].ENA
dds_bus_in[24] => \process_5:main_frequency_var[0].ENA
dds_bus_in[24] => dds_io_update~reg0.ENA
dds_bus_in[24] => par_wr[0].ENA
dds_bus_in[24] => par_add[7].ENA
dds_bus_in[24] => par_add[6].ENA
dds_bus_in[24] => par_add[5].ENA
dds_bus_in[24] => par_add[4].ENA
dds_bus_in[24] => par_add[3].ENA
dds_bus_in[24] => par_add[2].ENA
dds_bus_in[24] => par_add[1].ENA
dds_bus_in[24] => par_add[0].ENA
dds_bus_in[24] => par_data[15].ENA
dds_bus_in[24] => par_data[14].ENA
dds_bus_in[24] => par_data[13].ENA
dds_bus_in[24] => par_data[12].ENA
dds_bus_in[24] => par_data[11].ENA
dds_bus_in[24] => par_data[10].ENA
dds_bus_in[24] => par_data[9].ENA
dds_bus_in[24] => par_data[8].ENA
dds_bus_in[24] => par_data[7].ENA
dds_bus_in[24] => par_data[6].ENA
dds_bus_in[24] => par_data[5].ENA
dds_bus_in[24] => par_data[4].ENA
dds_bus_in[24] => par_data[3].ENA
dds_bus_in[24] => par_data[2].ENA
dds_bus_in[24] => par_data[1].ENA
dds_bus_in[24] => par_data[0].ENA
dds_bus_in[25] => dds_step_to_next_freq_sampled.DATAIN
dds_bus_in[26] => ram_process_count[0].ACLR
dds_bus_in[26] => ram_process_count[1].ACLR
dds_bus_in[26] => ram_process_count[2].ACLR
dds_bus_in[26] => ram_process_count[3].ACLR
dds_bus_in[26] => write_ram_address[0].ACLR
dds_bus_in[26] => write_ram_address[1].ACLR
dds_bus_in[26] => write_ram_address[2].ACLR
dds_bus_in[26] => write_ram_address[3].ACLR
dds_bus_in[26] => write_ram_address[4].ACLR
dds_bus_in[26] => write_ram_address[5].ACLR
dds_bus_in[26] => write_ram_address[6].ACLR
dds_bus_in[26] => write_ram_address[7].ACLR
dds_bus_in[26] => write_ram_address[8].ACLR
dds_bus_in[26] => write_ram_address[9].ACLR
dds_bus_in[26] => write_ram_address[10].ACLR
dds_bus_in[26] => write_ram_address[11].ACLR
dds_bus_in[26] => write_ram_address[12].ACLR
dds_bus_in[26] => write_ram_address[13].ACLR
dds_bus_in[26] => write_ram_address[14].ACLR
dds_bus_in[26] => dds_step_count[0].ACLR
dds_bus_in[26] => dds_step_count[1].ACLR
dds_bus_in[26] => dds_step_count[2].ACLR
dds_bus_in[26] => dds_step_count[3].ACLR
dds_bus_in[26] => dds_step_count[4].ACLR
dds_bus_in[26] => dds_step_count[5].ACLR
dds_bus_in[26] => dds_step_count[6].ACLR
dds_bus_in[26] => dds_step_count[7].ACLR
dds_bus_in[26] => dds_step_count[8].ACLR
dds_bus_in[26] => dds_step_count[9].ACLR
dds_bus_in[26] => dds_step_count[10].ACLR
dds_bus_in[26] => dds_step_count[11].ACLR
dds_bus_in[26] => fifo_dds_rd_clk.ENA
dds_bus_in[26] => fifo_dds_rd_en.ENA
dds_bus_in[26] => dds_ram_wren.ENA
dds_bus_in[26] => dds_ram_wrclock.ENA
dds_bus_in[26] => dds_ram_wraddress[14].ENA
dds_bus_in[26] => dds_ram_wraddress[13].ENA
dds_bus_in[26] => dds_ram_wraddress[12].ENA
dds_bus_in[26] => dds_ram_wraddress[11].ENA
dds_bus_in[26] => dds_ram_wraddress[10].ENA
dds_bus_in[26] => dds_ram_wraddress[9].ENA
dds_bus_in[26] => dds_ram_wraddress[8].ENA
dds_bus_in[26] => dds_ram_wraddress[7].ENA
dds_bus_in[26] => dds_ram_wraddress[6].ENA
dds_bus_in[26] => dds_ram_wraddress[5].ENA
dds_bus_in[26] => dds_ram_wraddress[4].ENA
dds_bus_in[26] => dds_ram_wraddress[3].ENA
dds_bus_in[26] => dds_ram_wraddress[2].ENA
dds_bus_in[26] => dds_ram_wraddress[1].ENA
dds_bus_in[26] => dds_ram_wraddress[0].ENA
dds_bus_in[26] => dds_ram_data_in[15].ENA
dds_bus_in[26] => dds_ram_data_in[14].ENA
dds_bus_in[26] => dds_ram_data_in[13].ENA
dds_bus_in[26] => dds_ram_data_in[12].ENA
dds_bus_in[26] => dds_ram_data_in[11].ENA
dds_bus_in[26] => dds_ram_data_in[10].ENA
dds_bus_in[26] => dds_ram_data_in[9].ENA
dds_bus_in[26] => dds_ram_data_in[8].ENA
dds_bus_in[26] => dds_ram_data_in[7].ENA
dds_bus_in[26] => dds_ram_data_in[6].ENA
dds_bus_in[26] => dds_ram_data_in[5].ENA
dds_bus_in[26] => dds_ram_data_in[4].ENA
dds_bus_in[26] => dds_ram_data_in[3].ENA
dds_bus_in[26] => dds_ram_data_in[2].ENA
dds_bus_in[26] => dds_ram_data_in[1].ENA
dds_bus_in[26] => dds_ram_data_in[0].ENA
dds_bus_in[27] => Mux1069.IN28
dds_bus_in[27] => Mux708.IN15
dds_bus_in[27] => ram_process_count.DATAB
dds_bus_in[27] => Mux709.IN15
dds_bus_in[28] => Equal0.IN7
dds_bus_in[28] => Mux1069.IN27
dds_bus_in[29] => Equal0.IN6
dds_bus_in[29] => Mux1069.IN26
dds_bus_in[30] => Equal0.IN5
dds_bus_in[30] => Mux1069.IN25
dds_bus_in[31] => Equal0.IN4
dds_bus_out[0] <= bus_in_fifo_rd_en.DB_MAX_OUTPUT_PORT_TYPE
dds_bus_out[1] <= bus_in_fifo_rd_clk.DB_MAX_OUTPUT_PORT_TYPE
dds_bus_out[2] <= <GND>
dds_bus_out[3] <= <GND>
dds_bus_out[4] <= <GND>
dds_bus_out[5] <= <GND>
dds_bus_out[6] <= <GND>
dds_bus_out[7] <= <GND>
tx_enable[0] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
tx_enable[1] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
dac_out[0] <= dac_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dac_out[1] <= dac_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dac_out[2] <= dac_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dac_out[3] <= dac_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dac_out[4] <= dac_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dac_out[5] <= dac_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dac_out[6] <= dac_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dac_out[7] <= dac_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dac_out[8] <= dac_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dac_out[9] <= dac_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dac_out[10] <= dac_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dac_out[11] <= dac_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dac_out[12] <= dac_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dac_out[13] <= dac_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dac_wr_pin <= dac_wr_pin~reg0.DB_MAX_OUTPUT_PORT_TYPE
add_in[0] => Equal0.IN3
add_in[1] => Equal0.IN2
add_in[2] => Equal0.IN1
add_in[3] => Equal0.IN0


|DDS_RIKEN|dds_pll:pll
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]
c1 <= altpll:altpll_component.clk[1]


|DDS_RIKEN|dds_pll:pll|altpll:altpll_component
inclk[0] => dds_pll_altpll:auto_generated.inclk[0]
inclk[1] => dds_pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|DDS_RIKEN|dds_pll:pll|altpll:altpll_component|dds_pll_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|DDS_RIKEN|dds_14bit_compare:comparer_14bit_1
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
dataa[4] => lpm_compare:LPM_COMPARE_component.dataa[4]
dataa[5] => lpm_compare:LPM_COMPARE_component.dataa[5]
dataa[6] => lpm_compare:LPM_COMPARE_component.dataa[6]
dataa[7] => lpm_compare:LPM_COMPARE_component.dataa[7]
dataa[8] => lpm_compare:LPM_COMPARE_component.dataa[8]
dataa[9] => lpm_compare:LPM_COMPARE_component.dataa[9]
dataa[10] => lpm_compare:LPM_COMPARE_component.dataa[10]
dataa[11] => lpm_compare:LPM_COMPARE_component.dataa[11]
dataa[12] => lpm_compare:LPM_COMPARE_component.dataa[12]
dataa[13] => lpm_compare:LPM_COMPARE_component.dataa[13]
datab[0] => lpm_compare:LPM_COMPARE_component.datab[0]
datab[1] => lpm_compare:LPM_COMPARE_component.datab[1]
datab[2] => lpm_compare:LPM_COMPARE_component.datab[2]
datab[3] => lpm_compare:LPM_COMPARE_component.datab[3]
datab[4] => lpm_compare:LPM_COMPARE_component.datab[4]
datab[5] => lpm_compare:LPM_COMPARE_component.datab[5]
datab[6] => lpm_compare:LPM_COMPARE_component.datab[6]
datab[7] => lpm_compare:LPM_COMPARE_component.datab[7]
datab[8] => lpm_compare:LPM_COMPARE_component.datab[8]
datab[9] => lpm_compare:LPM_COMPARE_component.datab[9]
datab[10] => lpm_compare:LPM_COMPARE_component.datab[10]
datab[11] => lpm_compare:LPM_COMPARE_component.datab[11]
datab[12] => lpm_compare:LPM_COMPARE_component.datab[12]
datab[13] => lpm_compare:LPM_COMPARE_component.datab[13]
agb <= lpm_compare:LPM_COMPARE_component.agb


|DDS_RIKEN|dds_14bit_compare:comparer_14bit_1|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_eng:auto_generated.dataa[0]
dataa[1] => cmpr_eng:auto_generated.dataa[1]
dataa[2] => cmpr_eng:auto_generated.dataa[2]
dataa[3] => cmpr_eng:auto_generated.dataa[3]
dataa[4] => cmpr_eng:auto_generated.dataa[4]
dataa[5] => cmpr_eng:auto_generated.dataa[5]
dataa[6] => cmpr_eng:auto_generated.dataa[6]
dataa[7] => cmpr_eng:auto_generated.dataa[7]
dataa[8] => cmpr_eng:auto_generated.dataa[8]
dataa[9] => cmpr_eng:auto_generated.dataa[9]
dataa[10] => cmpr_eng:auto_generated.dataa[10]
dataa[11] => cmpr_eng:auto_generated.dataa[11]
dataa[12] => cmpr_eng:auto_generated.dataa[12]
dataa[13] => cmpr_eng:auto_generated.dataa[13]
datab[0] => cmpr_eng:auto_generated.datab[0]
datab[1] => cmpr_eng:auto_generated.datab[1]
datab[2] => cmpr_eng:auto_generated.datab[2]
datab[3] => cmpr_eng:auto_generated.datab[3]
datab[4] => cmpr_eng:auto_generated.datab[4]
datab[5] => cmpr_eng:auto_generated.datab[5]
datab[6] => cmpr_eng:auto_generated.datab[6]
datab[7] => cmpr_eng:auto_generated.datab[7]
datab[8] => cmpr_eng:auto_generated.datab[8]
datab[9] => cmpr_eng:auto_generated.datab[9]
datab[10] => cmpr_eng:auto_generated.datab[10]
datab[11] => cmpr_eng:auto_generated.datab[11]
datab[12] => cmpr_eng:auto_generated.datab[12]
datab[13] => cmpr_eng:auto_generated.datab[13]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_eng:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|DDS_RIKEN|dds_14bit_compare:comparer_14bit_1|lpm_compare:LPM_COMPARE_component|cmpr_eng:auto_generated
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN28
dataa[1] => op_1.IN26
dataa[2] => op_1.IN24
dataa[3] => op_1.IN22
dataa[4] => op_1.IN20
dataa[5] => op_1.IN18
dataa[6] => op_1.IN16
dataa[7] => op_1.IN14
dataa[8] => op_1.IN12
dataa[9] => op_1.IN10
dataa[10] => op_1.IN8
dataa[11] => op_1.IN6
dataa[12] => op_1.IN4
dataa[13] => op_1.IN2
datab[0] => op_1.IN27
datab[1] => op_1.IN25
datab[2] => op_1.IN23
datab[3] => op_1.IN21
datab[4] => op_1.IN19
datab[5] => op_1.IN17
datab[6] => op_1.IN15
datab[7] => op_1.IN13
datab[8] => op_1.IN11
datab[9] => op_1.IN9
datab[10] => op_1.IN7
datab[11] => op_1.IN5
datab[12] => op_1.IN3
datab[13] => op_1.IN1


|DDS_RIKEN|dds_14bit_adder:adder_14bit
add_sub => lpm_add_sub:LPM_ADD_SUB_component.add_sub
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
dataa[12] => lpm_add_sub:LPM_ADD_SUB_component.dataa[12]
dataa[13] => lpm_add_sub:LPM_ADD_SUB_component.dataa[13]
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]
result[12] <= lpm_add_sub:LPM_ADD_SUB_component.result[12]
result[13] <= lpm_add_sub:LPM_ADD_SUB_component.result[13]


|DDS_RIKEN|dds_14bit_adder:adder_14bit|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_urg:auto_generated.dataa[0]
dataa[1] => add_sub_urg:auto_generated.dataa[1]
dataa[2] => add_sub_urg:auto_generated.dataa[2]
dataa[3] => add_sub_urg:auto_generated.dataa[3]
dataa[4] => add_sub_urg:auto_generated.dataa[4]
dataa[5] => add_sub_urg:auto_generated.dataa[5]
dataa[6] => add_sub_urg:auto_generated.dataa[6]
dataa[7] => add_sub_urg:auto_generated.dataa[7]
dataa[8] => add_sub_urg:auto_generated.dataa[8]
dataa[9] => add_sub_urg:auto_generated.dataa[9]
dataa[10] => add_sub_urg:auto_generated.dataa[10]
dataa[11] => add_sub_urg:auto_generated.dataa[11]
dataa[12] => add_sub_urg:auto_generated.dataa[12]
dataa[13] => add_sub_urg:auto_generated.dataa[13]
datab[0] => add_sub_urg:auto_generated.datab[0]
datab[1] => add_sub_urg:auto_generated.datab[1]
datab[2] => add_sub_urg:auto_generated.datab[2]
datab[3] => add_sub_urg:auto_generated.datab[3]
datab[4] => add_sub_urg:auto_generated.datab[4]
datab[5] => add_sub_urg:auto_generated.datab[5]
datab[6] => add_sub_urg:auto_generated.datab[6]
datab[7] => add_sub_urg:auto_generated.datab[7]
datab[8] => add_sub_urg:auto_generated.datab[8]
datab[9] => add_sub_urg:auto_generated.datab[9]
datab[10] => add_sub_urg:auto_generated.datab[10]
datab[11] => add_sub_urg:auto_generated.datab[11]
datab[12] => add_sub_urg:auto_generated.datab[12]
datab[13] => add_sub_urg:auto_generated.datab[13]
cin => ~NO_FANOUT~
add_sub => add_sub_urg:auto_generated.add_sub
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_urg:auto_generated.result[0]
result[1] <= add_sub_urg:auto_generated.result[1]
result[2] <= add_sub_urg:auto_generated.result[2]
result[3] <= add_sub_urg:auto_generated.result[3]
result[4] <= add_sub_urg:auto_generated.result[4]
result[5] <= add_sub_urg:auto_generated.result[5]
result[6] <= add_sub_urg:auto_generated.result[6]
result[7] <= add_sub_urg:auto_generated.result[7]
result[8] <= add_sub_urg:auto_generated.result[8]
result[9] <= add_sub_urg:auto_generated.result[9]
result[10] <= add_sub_urg:auto_generated.result[10]
result[11] <= add_sub_urg:auto_generated.result[11]
result[12] <= add_sub_urg:auto_generated.result[12]
result[13] <= add_sub_urg:auto_generated.result[13]
cout <= <GND>
overflow <= <GND>


|DDS_RIKEN|dds_14bit_adder:adder_14bit|lpm_add_sub:LPM_ADD_SUB_component|add_sub_urg:auto_generated
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
dataa[0] => op_1.IN26
dataa[1] => op_1.IN24
dataa[2] => op_1.IN22
dataa[3] => op_1.IN20
dataa[4] => op_1.IN18
dataa[5] => op_1.IN16
dataa[6] => op_1.IN14
dataa[7] => op_1.IN12
dataa[8] => op_1.IN10
dataa[9] => op_1.IN8
dataa[10] => op_1.IN6
dataa[11] => op_1.IN4
dataa[12] => op_1.IN2
dataa[13] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|DDS_RIKEN|dds_compare:comparer_1
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
dataa[4] => lpm_compare:LPM_COMPARE_component.dataa[4]
dataa[5] => lpm_compare:LPM_COMPARE_component.dataa[5]
dataa[6] => lpm_compare:LPM_COMPARE_component.dataa[6]
dataa[7] => lpm_compare:LPM_COMPARE_component.dataa[7]
dataa[8] => lpm_compare:LPM_COMPARE_component.dataa[8]
dataa[9] => lpm_compare:LPM_COMPARE_component.dataa[9]
dataa[10] => lpm_compare:LPM_COMPARE_component.dataa[10]
dataa[11] => lpm_compare:LPM_COMPARE_component.dataa[11]
dataa[12] => lpm_compare:LPM_COMPARE_component.dataa[12]
dataa[13] => lpm_compare:LPM_COMPARE_component.dataa[13]
dataa[14] => lpm_compare:LPM_COMPARE_component.dataa[14]
dataa[15] => lpm_compare:LPM_COMPARE_component.dataa[15]
dataa[16] => lpm_compare:LPM_COMPARE_component.dataa[16]
dataa[17] => lpm_compare:LPM_COMPARE_component.dataa[17]
dataa[18] => lpm_compare:LPM_COMPARE_component.dataa[18]
dataa[19] => lpm_compare:LPM_COMPARE_component.dataa[19]
dataa[20] => lpm_compare:LPM_COMPARE_component.dataa[20]
dataa[21] => lpm_compare:LPM_COMPARE_component.dataa[21]
dataa[22] => lpm_compare:LPM_COMPARE_component.dataa[22]
dataa[23] => lpm_compare:LPM_COMPARE_component.dataa[23]
dataa[24] => lpm_compare:LPM_COMPARE_component.dataa[24]
dataa[25] => lpm_compare:LPM_COMPARE_component.dataa[25]
dataa[26] => lpm_compare:LPM_COMPARE_component.dataa[26]
dataa[27] => lpm_compare:LPM_COMPARE_component.dataa[27]
dataa[28] => lpm_compare:LPM_COMPARE_component.dataa[28]
dataa[29] => lpm_compare:LPM_COMPARE_component.dataa[29]
dataa[30] => lpm_compare:LPM_COMPARE_component.dataa[30]
dataa[31] => lpm_compare:LPM_COMPARE_component.dataa[31]
dataa[32] => lpm_compare:LPM_COMPARE_component.dataa[32]
dataa[33] => lpm_compare:LPM_COMPARE_component.dataa[33]
dataa[34] => lpm_compare:LPM_COMPARE_component.dataa[34]
dataa[35] => lpm_compare:LPM_COMPARE_component.dataa[35]
dataa[36] => lpm_compare:LPM_COMPARE_component.dataa[36]
dataa[37] => lpm_compare:LPM_COMPARE_component.dataa[37]
dataa[38] => lpm_compare:LPM_COMPARE_component.dataa[38]
dataa[39] => lpm_compare:LPM_COMPARE_component.dataa[39]
dataa[40] => lpm_compare:LPM_COMPARE_component.dataa[40]
dataa[41] => lpm_compare:LPM_COMPARE_component.dataa[41]
dataa[42] => lpm_compare:LPM_COMPARE_component.dataa[42]
dataa[43] => lpm_compare:LPM_COMPARE_component.dataa[43]
dataa[44] => lpm_compare:LPM_COMPARE_component.dataa[44]
dataa[45] => lpm_compare:LPM_COMPARE_component.dataa[45]
dataa[46] => lpm_compare:LPM_COMPARE_component.dataa[46]
dataa[47] => lpm_compare:LPM_COMPARE_component.dataa[47]
dataa[48] => lpm_compare:LPM_COMPARE_component.dataa[48]
dataa[49] => lpm_compare:LPM_COMPARE_component.dataa[49]
dataa[50] => lpm_compare:LPM_COMPARE_component.dataa[50]
dataa[51] => lpm_compare:LPM_COMPARE_component.dataa[51]
dataa[52] => lpm_compare:LPM_COMPARE_component.dataa[52]
dataa[53] => lpm_compare:LPM_COMPARE_component.dataa[53]
dataa[54] => lpm_compare:LPM_COMPARE_component.dataa[54]
dataa[55] => lpm_compare:LPM_COMPARE_component.dataa[55]
dataa[56] => lpm_compare:LPM_COMPARE_component.dataa[56]
dataa[57] => lpm_compare:LPM_COMPARE_component.dataa[57]
dataa[58] => lpm_compare:LPM_COMPARE_component.dataa[58]
dataa[59] => lpm_compare:LPM_COMPARE_component.dataa[59]
dataa[60] => lpm_compare:LPM_COMPARE_component.dataa[60]
dataa[61] => lpm_compare:LPM_COMPARE_component.dataa[61]
dataa[62] => lpm_compare:LPM_COMPARE_component.dataa[62]
dataa[63] => lpm_compare:LPM_COMPARE_component.dataa[63]
datab[0] => lpm_compare:LPM_COMPARE_component.datab[0]
datab[1] => lpm_compare:LPM_COMPARE_component.datab[1]
datab[2] => lpm_compare:LPM_COMPARE_component.datab[2]
datab[3] => lpm_compare:LPM_COMPARE_component.datab[3]
datab[4] => lpm_compare:LPM_COMPARE_component.datab[4]
datab[5] => lpm_compare:LPM_COMPARE_component.datab[5]
datab[6] => lpm_compare:LPM_COMPARE_component.datab[6]
datab[7] => lpm_compare:LPM_COMPARE_component.datab[7]
datab[8] => lpm_compare:LPM_COMPARE_component.datab[8]
datab[9] => lpm_compare:LPM_COMPARE_component.datab[9]
datab[10] => lpm_compare:LPM_COMPARE_component.datab[10]
datab[11] => lpm_compare:LPM_COMPARE_component.datab[11]
datab[12] => lpm_compare:LPM_COMPARE_component.datab[12]
datab[13] => lpm_compare:LPM_COMPARE_component.datab[13]
datab[14] => lpm_compare:LPM_COMPARE_component.datab[14]
datab[15] => lpm_compare:LPM_COMPARE_component.datab[15]
datab[16] => lpm_compare:LPM_COMPARE_component.datab[16]
datab[17] => lpm_compare:LPM_COMPARE_component.datab[17]
datab[18] => lpm_compare:LPM_COMPARE_component.datab[18]
datab[19] => lpm_compare:LPM_COMPARE_component.datab[19]
datab[20] => lpm_compare:LPM_COMPARE_component.datab[20]
datab[21] => lpm_compare:LPM_COMPARE_component.datab[21]
datab[22] => lpm_compare:LPM_COMPARE_component.datab[22]
datab[23] => lpm_compare:LPM_COMPARE_component.datab[23]
datab[24] => lpm_compare:LPM_COMPARE_component.datab[24]
datab[25] => lpm_compare:LPM_COMPARE_component.datab[25]
datab[26] => lpm_compare:LPM_COMPARE_component.datab[26]
datab[27] => lpm_compare:LPM_COMPARE_component.datab[27]
datab[28] => lpm_compare:LPM_COMPARE_component.datab[28]
datab[29] => lpm_compare:LPM_COMPARE_component.datab[29]
datab[30] => lpm_compare:LPM_COMPARE_component.datab[30]
datab[31] => lpm_compare:LPM_COMPARE_component.datab[31]
datab[32] => lpm_compare:LPM_COMPARE_component.datab[32]
datab[33] => lpm_compare:LPM_COMPARE_component.datab[33]
datab[34] => lpm_compare:LPM_COMPARE_component.datab[34]
datab[35] => lpm_compare:LPM_COMPARE_component.datab[35]
datab[36] => lpm_compare:LPM_COMPARE_component.datab[36]
datab[37] => lpm_compare:LPM_COMPARE_component.datab[37]
datab[38] => lpm_compare:LPM_COMPARE_component.datab[38]
datab[39] => lpm_compare:LPM_COMPARE_component.datab[39]
datab[40] => lpm_compare:LPM_COMPARE_component.datab[40]
datab[41] => lpm_compare:LPM_COMPARE_component.datab[41]
datab[42] => lpm_compare:LPM_COMPARE_component.datab[42]
datab[43] => lpm_compare:LPM_COMPARE_component.datab[43]
datab[44] => lpm_compare:LPM_COMPARE_component.datab[44]
datab[45] => lpm_compare:LPM_COMPARE_component.datab[45]
datab[46] => lpm_compare:LPM_COMPARE_component.datab[46]
datab[47] => lpm_compare:LPM_COMPARE_component.datab[47]
datab[48] => lpm_compare:LPM_COMPARE_component.datab[48]
datab[49] => lpm_compare:LPM_COMPARE_component.datab[49]
datab[50] => lpm_compare:LPM_COMPARE_component.datab[50]
datab[51] => lpm_compare:LPM_COMPARE_component.datab[51]
datab[52] => lpm_compare:LPM_COMPARE_component.datab[52]
datab[53] => lpm_compare:LPM_COMPARE_component.datab[53]
datab[54] => lpm_compare:LPM_COMPARE_component.datab[54]
datab[55] => lpm_compare:LPM_COMPARE_component.datab[55]
datab[56] => lpm_compare:LPM_COMPARE_component.datab[56]
datab[57] => lpm_compare:LPM_COMPARE_component.datab[57]
datab[58] => lpm_compare:LPM_COMPARE_component.datab[58]
datab[59] => lpm_compare:LPM_COMPARE_component.datab[59]
datab[60] => lpm_compare:LPM_COMPARE_component.datab[60]
datab[61] => lpm_compare:LPM_COMPARE_component.datab[61]
datab[62] => lpm_compare:LPM_COMPARE_component.datab[62]
datab[63] => lpm_compare:LPM_COMPARE_component.datab[63]
aeb <= lpm_compare:LPM_COMPARE_component.aeb
agb <= lpm_compare:LPM_COMPARE_component.agb
alb <= lpm_compare:LPM_COMPARE_component.alb


|DDS_RIKEN|dds_compare:comparer_1|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_ach:auto_generated.dataa[0]
dataa[1] => cmpr_ach:auto_generated.dataa[1]
dataa[2] => cmpr_ach:auto_generated.dataa[2]
dataa[3] => cmpr_ach:auto_generated.dataa[3]
dataa[4] => cmpr_ach:auto_generated.dataa[4]
dataa[5] => cmpr_ach:auto_generated.dataa[5]
dataa[6] => cmpr_ach:auto_generated.dataa[6]
dataa[7] => cmpr_ach:auto_generated.dataa[7]
dataa[8] => cmpr_ach:auto_generated.dataa[8]
dataa[9] => cmpr_ach:auto_generated.dataa[9]
dataa[10] => cmpr_ach:auto_generated.dataa[10]
dataa[11] => cmpr_ach:auto_generated.dataa[11]
dataa[12] => cmpr_ach:auto_generated.dataa[12]
dataa[13] => cmpr_ach:auto_generated.dataa[13]
dataa[14] => cmpr_ach:auto_generated.dataa[14]
dataa[15] => cmpr_ach:auto_generated.dataa[15]
dataa[16] => cmpr_ach:auto_generated.dataa[16]
dataa[17] => cmpr_ach:auto_generated.dataa[17]
dataa[18] => cmpr_ach:auto_generated.dataa[18]
dataa[19] => cmpr_ach:auto_generated.dataa[19]
dataa[20] => cmpr_ach:auto_generated.dataa[20]
dataa[21] => cmpr_ach:auto_generated.dataa[21]
dataa[22] => cmpr_ach:auto_generated.dataa[22]
dataa[23] => cmpr_ach:auto_generated.dataa[23]
dataa[24] => cmpr_ach:auto_generated.dataa[24]
dataa[25] => cmpr_ach:auto_generated.dataa[25]
dataa[26] => cmpr_ach:auto_generated.dataa[26]
dataa[27] => cmpr_ach:auto_generated.dataa[27]
dataa[28] => cmpr_ach:auto_generated.dataa[28]
dataa[29] => cmpr_ach:auto_generated.dataa[29]
dataa[30] => cmpr_ach:auto_generated.dataa[30]
dataa[31] => cmpr_ach:auto_generated.dataa[31]
dataa[32] => cmpr_ach:auto_generated.dataa[32]
dataa[33] => cmpr_ach:auto_generated.dataa[33]
dataa[34] => cmpr_ach:auto_generated.dataa[34]
dataa[35] => cmpr_ach:auto_generated.dataa[35]
dataa[36] => cmpr_ach:auto_generated.dataa[36]
dataa[37] => cmpr_ach:auto_generated.dataa[37]
dataa[38] => cmpr_ach:auto_generated.dataa[38]
dataa[39] => cmpr_ach:auto_generated.dataa[39]
dataa[40] => cmpr_ach:auto_generated.dataa[40]
dataa[41] => cmpr_ach:auto_generated.dataa[41]
dataa[42] => cmpr_ach:auto_generated.dataa[42]
dataa[43] => cmpr_ach:auto_generated.dataa[43]
dataa[44] => cmpr_ach:auto_generated.dataa[44]
dataa[45] => cmpr_ach:auto_generated.dataa[45]
dataa[46] => cmpr_ach:auto_generated.dataa[46]
dataa[47] => cmpr_ach:auto_generated.dataa[47]
dataa[48] => cmpr_ach:auto_generated.dataa[48]
dataa[49] => cmpr_ach:auto_generated.dataa[49]
dataa[50] => cmpr_ach:auto_generated.dataa[50]
dataa[51] => cmpr_ach:auto_generated.dataa[51]
dataa[52] => cmpr_ach:auto_generated.dataa[52]
dataa[53] => cmpr_ach:auto_generated.dataa[53]
dataa[54] => cmpr_ach:auto_generated.dataa[54]
dataa[55] => cmpr_ach:auto_generated.dataa[55]
dataa[56] => cmpr_ach:auto_generated.dataa[56]
dataa[57] => cmpr_ach:auto_generated.dataa[57]
dataa[58] => cmpr_ach:auto_generated.dataa[58]
dataa[59] => cmpr_ach:auto_generated.dataa[59]
dataa[60] => cmpr_ach:auto_generated.dataa[60]
dataa[61] => cmpr_ach:auto_generated.dataa[61]
dataa[62] => cmpr_ach:auto_generated.dataa[62]
dataa[63] => cmpr_ach:auto_generated.dataa[63]
datab[0] => cmpr_ach:auto_generated.datab[0]
datab[1] => cmpr_ach:auto_generated.datab[1]
datab[2] => cmpr_ach:auto_generated.datab[2]
datab[3] => cmpr_ach:auto_generated.datab[3]
datab[4] => cmpr_ach:auto_generated.datab[4]
datab[5] => cmpr_ach:auto_generated.datab[5]
datab[6] => cmpr_ach:auto_generated.datab[6]
datab[7] => cmpr_ach:auto_generated.datab[7]
datab[8] => cmpr_ach:auto_generated.datab[8]
datab[9] => cmpr_ach:auto_generated.datab[9]
datab[10] => cmpr_ach:auto_generated.datab[10]
datab[11] => cmpr_ach:auto_generated.datab[11]
datab[12] => cmpr_ach:auto_generated.datab[12]
datab[13] => cmpr_ach:auto_generated.datab[13]
datab[14] => cmpr_ach:auto_generated.datab[14]
datab[15] => cmpr_ach:auto_generated.datab[15]
datab[16] => cmpr_ach:auto_generated.datab[16]
datab[17] => cmpr_ach:auto_generated.datab[17]
datab[18] => cmpr_ach:auto_generated.datab[18]
datab[19] => cmpr_ach:auto_generated.datab[19]
datab[20] => cmpr_ach:auto_generated.datab[20]
datab[21] => cmpr_ach:auto_generated.datab[21]
datab[22] => cmpr_ach:auto_generated.datab[22]
datab[23] => cmpr_ach:auto_generated.datab[23]
datab[24] => cmpr_ach:auto_generated.datab[24]
datab[25] => cmpr_ach:auto_generated.datab[25]
datab[26] => cmpr_ach:auto_generated.datab[26]
datab[27] => cmpr_ach:auto_generated.datab[27]
datab[28] => cmpr_ach:auto_generated.datab[28]
datab[29] => cmpr_ach:auto_generated.datab[29]
datab[30] => cmpr_ach:auto_generated.datab[30]
datab[31] => cmpr_ach:auto_generated.datab[31]
datab[32] => cmpr_ach:auto_generated.datab[32]
datab[33] => cmpr_ach:auto_generated.datab[33]
datab[34] => cmpr_ach:auto_generated.datab[34]
datab[35] => cmpr_ach:auto_generated.datab[35]
datab[36] => cmpr_ach:auto_generated.datab[36]
datab[37] => cmpr_ach:auto_generated.datab[37]
datab[38] => cmpr_ach:auto_generated.datab[38]
datab[39] => cmpr_ach:auto_generated.datab[39]
datab[40] => cmpr_ach:auto_generated.datab[40]
datab[41] => cmpr_ach:auto_generated.datab[41]
datab[42] => cmpr_ach:auto_generated.datab[42]
datab[43] => cmpr_ach:auto_generated.datab[43]
datab[44] => cmpr_ach:auto_generated.datab[44]
datab[45] => cmpr_ach:auto_generated.datab[45]
datab[46] => cmpr_ach:auto_generated.datab[46]
datab[47] => cmpr_ach:auto_generated.datab[47]
datab[48] => cmpr_ach:auto_generated.datab[48]
datab[49] => cmpr_ach:auto_generated.datab[49]
datab[50] => cmpr_ach:auto_generated.datab[50]
datab[51] => cmpr_ach:auto_generated.datab[51]
datab[52] => cmpr_ach:auto_generated.datab[52]
datab[53] => cmpr_ach:auto_generated.datab[53]
datab[54] => cmpr_ach:auto_generated.datab[54]
datab[55] => cmpr_ach:auto_generated.datab[55]
datab[56] => cmpr_ach:auto_generated.datab[56]
datab[57] => cmpr_ach:auto_generated.datab[57]
datab[58] => cmpr_ach:auto_generated.datab[58]
datab[59] => cmpr_ach:auto_generated.datab[59]
datab[60] => cmpr_ach:auto_generated.datab[60]
datab[61] => cmpr_ach:auto_generated.datab[61]
datab[62] => cmpr_ach:auto_generated.datab[62]
datab[63] => cmpr_ach:auto_generated.datab[63]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_ach:auto_generated.alb
aeb <= cmpr_ach:auto_generated.aeb
agb <= cmpr_ach:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|DDS_RIKEN|dds_compare:comparer_1|lpm_compare:LPM_COMPARE_component|cmpr_ach:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
agb <= agb.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN127
dataa[1] => _.IN0
dataa[1] => op_1.IN125
dataa[2] => _.IN0
dataa[2] => op_1.IN123
dataa[3] => _.IN0
dataa[3] => op_1.IN121
dataa[4] => _.IN0
dataa[4] => op_1.IN119
dataa[5] => _.IN0
dataa[5] => op_1.IN117
dataa[6] => _.IN0
dataa[6] => op_1.IN115
dataa[7] => _.IN0
dataa[7] => op_1.IN113
dataa[8] => _.IN0
dataa[8] => op_1.IN111
dataa[9] => _.IN0
dataa[9] => op_1.IN109
dataa[10] => _.IN0
dataa[10] => op_1.IN107
dataa[11] => _.IN0
dataa[11] => op_1.IN105
dataa[12] => _.IN0
dataa[12] => op_1.IN103
dataa[13] => _.IN0
dataa[13] => op_1.IN101
dataa[14] => _.IN0
dataa[14] => op_1.IN99
dataa[15] => _.IN0
dataa[15] => op_1.IN97
dataa[16] => _.IN0
dataa[16] => op_1.IN95
dataa[17] => _.IN0
dataa[17] => op_1.IN93
dataa[18] => _.IN0
dataa[18] => op_1.IN91
dataa[19] => _.IN0
dataa[19] => op_1.IN89
dataa[20] => _.IN0
dataa[20] => op_1.IN87
dataa[21] => _.IN0
dataa[21] => op_1.IN85
dataa[22] => _.IN0
dataa[22] => op_1.IN83
dataa[23] => _.IN0
dataa[23] => op_1.IN81
dataa[24] => _.IN0
dataa[24] => op_1.IN79
dataa[25] => _.IN0
dataa[25] => op_1.IN77
dataa[26] => _.IN0
dataa[26] => op_1.IN75
dataa[27] => _.IN0
dataa[27] => op_1.IN73
dataa[28] => _.IN0
dataa[28] => op_1.IN71
dataa[29] => _.IN0
dataa[29] => op_1.IN69
dataa[30] => _.IN0
dataa[30] => op_1.IN67
dataa[31] => _.IN0
dataa[31] => op_1.IN65
dataa[32] => _.IN0
dataa[32] => op_1.IN63
dataa[33] => _.IN0
dataa[33] => op_1.IN61
dataa[34] => _.IN0
dataa[34] => op_1.IN59
dataa[35] => _.IN0
dataa[35] => op_1.IN57
dataa[36] => _.IN0
dataa[36] => op_1.IN55
dataa[37] => _.IN0
dataa[37] => op_1.IN53
dataa[38] => _.IN0
dataa[38] => op_1.IN51
dataa[39] => _.IN0
dataa[39] => op_1.IN49
dataa[40] => _.IN0
dataa[40] => op_1.IN47
dataa[41] => _.IN0
dataa[41] => op_1.IN45
dataa[42] => _.IN0
dataa[42] => op_1.IN43
dataa[43] => _.IN0
dataa[43] => op_1.IN41
dataa[44] => _.IN0
dataa[44] => op_1.IN39
dataa[45] => _.IN0
dataa[45] => op_1.IN37
dataa[46] => _.IN0
dataa[46] => op_1.IN35
dataa[47] => _.IN0
dataa[47] => op_1.IN33
dataa[48] => _.IN0
dataa[48] => op_1.IN31
dataa[49] => _.IN0
dataa[49] => op_1.IN29
dataa[50] => _.IN0
dataa[50] => op_1.IN27
dataa[51] => _.IN0
dataa[51] => op_1.IN25
dataa[52] => _.IN0
dataa[52] => op_1.IN23
dataa[53] => _.IN0
dataa[53] => op_1.IN21
dataa[54] => _.IN0
dataa[54] => op_1.IN19
dataa[55] => _.IN0
dataa[55] => op_1.IN17
dataa[56] => _.IN0
dataa[56] => op_1.IN15
dataa[57] => _.IN0
dataa[57] => op_1.IN13
dataa[58] => _.IN0
dataa[58] => op_1.IN11
dataa[59] => _.IN0
dataa[59] => op_1.IN9
dataa[60] => _.IN0
dataa[60] => op_1.IN7
dataa[61] => _.IN0
dataa[61] => op_1.IN5
dataa[62] => _.IN0
dataa[62] => op_1.IN3
dataa[63] => _.IN0
dataa[63] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN128
datab[1] => _.IN1
datab[1] => op_1.IN126
datab[2] => _.IN1
datab[2] => op_1.IN124
datab[3] => _.IN1
datab[3] => op_1.IN122
datab[4] => _.IN1
datab[4] => op_1.IN120
datab[5] => _.IN1
datab[5] => op_1.IN118
datab[6] => _.IN1
datab[6] => op_1.IN116
datab[7] => _.IN1
datab[7] => op_1.IN114
datab[8] => _.IN1
datab[8] => op_1.IN112
datab[9] => _.IN1
datab[9] => op_1.IN110
datab[10] => _.IN1
datab[10] => op_1.IN108
datab[11] => _.IN1
datab[11] => op_1.IN106
datab[12] => _.IN1
datab[12] => op_1.IN104
datab[13] => _.IN1
datab[13] => op_1.IN102
datab[14] => _.IN1
datab[14] => op_1.IN100
datab[15] => _.IN1
datab[15] => op_1.IN98
datab[16] => _.IN1
datab[16] => op_1.IN96
datab[17] => _.IN1
datab[17] => op_1.IN94
datab[18] => _.IN1
datab[18] => op_1.IN92
datab[19] => _.IN1
datab[19] => op_1.IN90
datab[20] => _.IN1
datab[20] => op_1.IN88
datab[21] => _.IN1
datab[21] => op_1.IN86
datab[22] => _.IN1
datab[22] => op_1.IN84
datab[23] => _.IN1
datab[23] => op_1.IN82
datab[24] => _.IN1
datab[24] => op_1.IN80
datab[25] => _.IN1
datab[25] => op_1.IN78
datab[26] => _.IN1
datab[26] => op_1.IN76
datab[27] => _.IN1
datab[27] => op_1.IN74
datab[28] => _.IN1
datab[28] => op_1.IN72
datab[29] => _.IN1
datab[29] => op_1.IN70
datab[30] => _.IN1
datab[30] => op_1.IN68
datab[31] => _.IN1
datab[31] => op_1.IN66
datab[32] => _.IN1
datab[32] => op_1.IN64
datab[33] => _.IN1
datab[33] => op_1.IN62
datab[34] => _.IN1
datab[34] => op_1.IN60
datab[35] => _.IN1
datab[35] => op_1.IN58
datab[36] => _.IN1
datab[36] => op_1.IN56
datab[37] => _.IN1
datab[37] => op_1.IN54
datab[38] => _.IN1
datab[38] => op_1.IN52
datab[39] => _.IN1
datab[39] => op_1.IN50
datab[40] => _.IN1
datab[40] => op_1.IN48
datab[41] => _.IN1
datab[41] => op_1.IN46
datab[42] => _.IN1
datab[42] => op_1.IN44
datab[43] => _.IN1
datab[43] => op_1.IN42
datab[44] => _.IN1
datab[44] => op_1.IN40
datab[45] => _.IN1
datab[45] => op_1.IN38
datab[46] => _.IN1
datab[46] => op_1.IN36
datab[47] => _.IN1
datab[47] => op_1.IN34
datab[48] => _.IN1
datab[48] => op_1.IN32
datab[49] => _.IN1
datab[49] => op_1.IN30
datab[50] => _.IN1
datab[50] => op_1.IN28
datab[51] => _.IN1
datab[51] => op_1.IN26
datab[52] => _.IN1
datab[52] => op_1.IN24
datab[53] => _.IN1
datab[53] => op_1.IN22
datab[54] => _.IN1
datab[54] => op_1.IN20
datab[55] => _.IN1
datab[55] => op_1.IN18
datab[56] => _.IN1
datab[56] => op_1.IN16
datab[57] => _.IN1
datab[57] => op_1.IN14
datab[58] => _.IN1
datab[58] => op_1.IN12
datab[59] => _.IN1
datab[59] => op_1.IN10
datab[60] => _.IN1
datab[60] => op_1.IN8
datab[61] => _.IN1
datab[61] => op_1.IN6
datab[62] => _.IN1
datab[62] => op_1.IN4
datab[63] => _.IN1
datab[63] => op_1.IN2


|DDS_RIKEN|dds_compare:comparer_2
dataa[0] => lpm_compare:LPM_COMPARE_component.dataa[0]
dataa[1] => lpm_compare:LPM_COMPARE_component.dataa[1]
dataa[2] => lpm_compare:LPM_COMPARE_component.dataa[2]
dataa[3] => lpm_compare:LPM_COMPARE_component.dataa[3]
dataa[4] => lpm_compare:LPM_COMPARE_component.dataa[4]
dataa[5] => lpm_compare:LPM_COMPARE_component.dataa[5]
dataa[6] => lpm_compare:LPM_COMPARE_component.dataa[6]
dataa[7] => lpm_compare:LPM_COMPARE_component.dataa[7]
dataa[8] => lpm_compare:LPM_COMPARE_component.dataa[8]
dataa[9] => lpm_compare:LPM_COMPARE_component.dataa[9]
dataa[10] => lpm_compare:LPM_COMPARE_component.dataa[10]
dataa[11] => lpm_compare:LPM_COMPARE_component.dataa[11]
dataa[12] => lpm_compare:LPM_COMPARE_component.dataa[12]
dataa[13] => lpm_compare:LPM_COMPARE_component.dataa[13]
dataa[14] => lpm_compare:LPM_COMPARE_component.dataa[14]
dataa[15] => lpm_compare:LPM_COMPARE_component.dataa[15]
dataa[16] => lpm_compare:LPM_COMPARE_component.dataa[16]
dataa[17] => lpm_compare:LPM_COMPARE_component.dataa[17]
dataa[18] => lpm_compare:LPM_COMPARE_component.dataa[18]
dataa[19] => lpm_compare:LPM_COMPARE_component.dataa[19]
dataa[20] => lpm_compare:LPM_COMPARE_component.dataa[20]
dataa[21] => lpm_compare:LPM_COMPARE_component.dataa[21]
dataa[22] => lpm_compare:LPM_COMPARE_component.dataa[22]
dataa[23] => lpm_compare:LPM_COMPARE_component.dataa[23]
dataa[24] => lpm_compare:LPM_COMPARE_component.dataa[24]
dataa[25] => lpm_compare:LPM_COMPARE_component.dataa[25]
dataa[26] => lpm_compare:LPM_COMPARE_component.dataa[26]
dataa[27] => lpm_compare:LPM_COMPARE_component.dataa[27]
dataa[28] => lpm_compare:LPM_COMPARE_component.dataa[28]
dataa[29] => lpm_compare:LPM_COMPARE_component.dataa[29]
dataa[30] => lpm_compare:LPM_COMPARE_component.dataa[30]
dataa[31] => lpm_compare:LPM_COMPARE_component.dataa[31]
dataa[32] => lpm_compare:LPM_COMPARE_component.dataa[32]
dataa[33] => lpm_compare:LPM_COMPARE_component.dataa[33]
dataa[34] => lpm_compare:LPM_COMPARE_component.dataa[34]
dataa[35] => lpm_compare:LPM_COMPARE_component.dataa[35]
dataa[36] => lpm_compare:LPM_COMPARE_component.dataa[36]
dataa[37] => lpm_compare:LPM_COMPARE_component.dataa[37]
dataa[38] => lpm_compare:LPM_COMPARE_component.dataa[38]
dataa[39] => lpm_compare:LPM_COMPARE_component.dataa[39]
dataa[40] => lpm_compare:LPM_COMPARE_component.dataa[40]
dataa[41] => lpm_compare:LPM_COMPARE_component.dataa[41]
dataa[42] => lpm_compare:LPM_COMPARE_component.dataa[42]
dataa[43] => lpm_compare:LPM_COMPARE_component.dataa[43]
dataa[44] => lpm_compare:LPM_COMPARE_component.dataa[44]
dataa[45] => lpm_compare:LPM_COMPARE_component.dataa[45]
dataa[46] => lpm_compare:LPM_COMPARE_component.dataa[46]
dataa[47] => lpm_compare:LPM_COMPARE_component.dataa[47]
dataa[48] => lpm_compare:LPM_COMPARE_component.dataa[48]
dataa[49] => lpm_compare:LPM_COMPARE_component.dataa[49]
dataa[50] => lpm_compare:LPM_COMPARE_component.dataa[50]
dataa[51] => lpm_compare:LPM_COMPARE_component.dataa[51]
dataa[52] => lpm_compare:LPM_COMPARE_component.dataa[52]
dataa[53] => lpm_compare:LPM_COMPARE_component.dataa[53]
dataa[54] => lpm_compare:LPM_COMPARE_component.dataa[54]
dataa[55] => lpm_compare:LPM_COMPARE_component.dataa[55]
dataa[56] => lpm_compare:LPM_COMPARE_component.dataa[56]
dataa[57] => lpm_compare:LPM_COMPARE_component.dataa[57]
dataa[58] => lpm_compare:LPM_COMPARE_component.dataa[58]
dataa[59] => lpm_compare:LPM_COMPARE_component.dataa[59]
dataa[60] => lpm_compare:LPM_COMPARE_component.dataa[60]
dataa[61] => lpm_compare:LPM_COMPARE_component.dataa[61]
dataa[62] => lpm_compare:LPM_COMPARE_component.dataa[62]
dataa[63] => lpm_compare:LPM_COMPARE_component.dataa[63]
datab[0] => lpm_compare:LPM_COMPARE_component.datab[0]
datab[1] => lpm_compare:LPM_COMPARE_component.datab[1]
datab[2] => lpm_compare:LPM_COMPARE_component.datab[2]
datab[3] => lpm_compare:LPM_COMPARE_component.datab[3]
datab[4] => lpm_compare:LPM_COMPARE_component.datab[4]
datab[5] => lpm_compare:LPM_COMPARE_component.datab[5]
datab[6] => lpm_compare:LPM_COMPARE_component.datab[6]
datab[7] => lpm_compare:LPM_COMPARE_component.datab[7]
datab[8] => lpm_compare:LPM_COMPARE_component.datab[8]
datab[9] => lpm_compare:LPM_COMPARE_component.datab[9]
datab[10] => lpm_compare:LPM_COMPARE_component.datab[10]
datab[11] => lpm_compare:LPM_COMPARE_component.datab[11]
datab[12] => lpm_compare:LPM_COMPARE_component.datab[12]
datab[13] => lpm_compare:LPM_COMPARE_component.datab[13]
datab[14] => lpm_compare:LPM_COMPARE_component.datab[14]
datab[15] => lpm_compare:LPM_COMPARE_component.datab[15]
datab[16] => lpm_compare:LPM_COMPARE_component.datab[16]
datab[17] => lpm_compare:LPM_COMPARE_component.datab[17]
datab[18] => lpm_compare:LPM_COMPARE_component.datab[18]
datab[19] => lpm_compare:LPM_COMPARE_component.datab[19]
datab[20] => lpm_compare:LPM_COMPARE_component.datab[20]
datab[21] => lpm_compare:LPM_COMPARE_component.datab[21]
datab[22] => lpm_compare:LPM_COMPARE_component.datab[22]
datab[23] => lpm_compare:LPM_COMPARE_component.datab[23]
datab[24] => lpm_compare:LPM_COMPARE_component.datab[24]
datab[25] => lpm_compare:LPM_COMPARE_component.datab[25]
datab[26] => lpm_compare:LPM_COMPARE_component.datab[26]
datab[27] => lpm_compare:LPM_COMPARE_component.datab[27]
datab[28] => lpm_compare:LPM_COMPARE_component.datab[28]
datab[29] => lpm_compare:LPM_COMPARE_component.datab[29]
datab[30] => lpm_compare:LPM_COMPARE_component.datab[30]
datab[31] => lpm_compare:LPM_COMPARE_component.datab[31]
datab[32] => lpm_compare:LPM_COMPARE_component.datab[32]
datab[33] => lpm_compare:LPM_COMPARE_component.datab[33]
datab[34] => lpm_compare:LPM_COMPARE_component.datab[34]
datab[35] => lpm_compare:LPM_COMPARE_component.datab[35]
datab[36] => lpm_compare:LPM_COMPARE_component.datab[36]
datab[37] => lpm_compare:LPM_COMPARE_component.datab[37]
datab[38] => lpm_compare:LPM_COMPARE_component.datab[38]
datab[39] => lpm_compare:LPM_COMPARE_component.datab[39]
datab[40] => lpm_compare:LPM_COMPARE_component.datab[40]
datab[41] => lpm_compare:LPM_COMPARE_component.datab[41]
datab[42] => lpm_compare:LPM_COMPARE_component.datab[42]
datab[43] => lpm_compare:LPM_COMPARE_component.datab[43]
datab[44] => lpm_compare:LPM_COMPARE_component.datab[44]
datab[45] => lpm_compare:LPM_COMPARE_component.datab[45]
datab[46] => lpm_compare:LPM_COMPARE_component.datab[46]
datab[47] => lpm_compare:LPM_COMPARE_component.datab[47]
datab[48] => lpm_compare:LPM_COMPARE_component.datab[48]
datab[49] => lpm_compare:LPM_COMPARE_component.datab[49]
datab[50] => lpm_compare:LPM_COMPARE_component.datab[50]
datab[51] => lpm_compare:LPM_COMPARE_component.datab[51]
datab[52] => lpm_compare:LPM_COMPARE_component.datab[52]
datab[53] => lpm_compare:LPM_COMPARE_component.datab[53]
datab[54] => lpm_compare:LPM_COMPARE_component.datab[54]
datab[55] => lpm_compare:LPM_COMPARE_component.datab[55]
datab[56] => lpm_compare:LPM_COMPARE_component.datab[56]
datab[57] => lpm_compare:LPM_COMPARE_component.datab[57]
datab[58] => lpm_compare:LPM_COMPARE_component.datab[58]
datab[59] => lpm_compare:LPM_COMPARE_component.datab[59]
datab[60] => lpm_compare:LPM_COMPARE_component.datab[60]
datab[61] => lpm_compare:LPM_COMPARE_component.datab[61]
datab[62] => lpm_compare:LPM_COMPARE_component.datab[62]
datab[63] => lpm_compare:LPM_COMPARE_component.datab[63]
aeb <= lpm_compare:LPM_COMPARE_component.aeb
agb <= lpm_compare:LPM_COMPARE_component.agb
alb <= lpm_compare:LPM_COMPARE_component.alb


|DDS_RIKEN|dds_compare:comparer_2|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_ach:auto_generated.dataa[0]
dataa[1] => cmpr_ach:auto_generated.dataa[1]
dataa[2] => cmpr_ach:auto_generated.dataa[2]
dataa[3] => cmpr_ach:auto_generated.dataa[3]
dataa[4] => cmpr_ach:auto_generated.dataa[4]
dataa[5] => cmpr_ach:auto_generated.dataa[5]
dataa[6] => cmpr_ach:auto_generated.dataa[6]
dataa[7] => cmpr_ach:auto_generated.dataa[7]
dataa[8] => cmpr_ach:auto_generated.dataa[8]
dataa[9] => cmpr_ach:auto_generated.dataa[9]
dataa[10] => cmpr_ach:auto_generated.dataa[10]
dataa[11] => cmpr_ach:auto_generated.dataa[11]
dataa[12] => cmpr_ach:auto_generated.dataa[12]
dataa[13] => cmpr_ach:auto_generated.dataa[13]
dataa[14] => cmpr_ach:auto_generated.dataa[14]
dataa[15] => cmpr_ach:auto_generated.dataa[15]
dataa[16] => cmpr_ach:auto_generated.dataa[16]
dataa[17] => cmpr_ach:auto_generated.dataa[17]
dataa[18] => cmpr_ach:auto_generated.dataa[18]
dataa[19] => cmpr_ach:auto_generated.dataa[19]
dataa[20] => cmpr_ach:auto_generated.dataa[20]
dataa[21] => cmpr_ach:auto_generated.dataa[21]
dataa[22] => cmpr_ach:auto_generated.dataa[22]
dataa[23] => cmpr_ach:auto_generated.dataa[23]
dataa[24] => cmpr_ach:auto_generated.dataa[24]
dataa[25] => cmpr_ach:auto_generated.dataa[25]
dataa[26] => cmpr_ach:auto_generated.dataa[26]
dataa[27] => cmpr_ach:auto_generated.dataa[27]
dataa[28] => cmpr_ach:auto_generated.dataa[28]
dataa[29] => cmpr_ach:auto_generated.dataa[29]
dataa[30] => cmpr_ach:auto_generated.dataa[30]
dataa[31] => cmpr_ach:auto_generated.dataa[31]
dataa[32] => cmpr_ach:auto_generated.dataa[32]
dataa[33] => cmpr_ach:auto_generated.dataa[33]
dataa[34] => cmpr_ach:auto_generated.dataa[34]
dataa[35] => cmpr_ach:auto_generated.dataa[35]
dataa[36] => cmpr_ach:auto_generated.dataa[36]
dataa[37] => cmpr_ach:auto_generated.dataa[37]
dataa[38] => cmpr_ach:auto_generated.dataa[38]
dataa[39] => cmpr_ach:auto_generated.dataa[39]
dataa[40] => cmpr_ach:auto_generated.dataa[40]
dataa[41] => cmpr_ach:auto_generated.dataa[41]
dataa[42] => cmpr_ach:auto_generated.dataa[42]
dataa[43] => cmpr_ach:auto_generated.dataa[43]
dataa[44] => cmpr_ach:auto_generated.dataa[44]
dataa[45] => cmpr_ach:auto_generated.dataa[45]
dataa[46] => cmpr_ach:auto_generated.dataa[46]
dataa[47] => cmpr_ach:auto_generated.dataa[47]
dataa[48] => cmpr_ach:auto_generated.dataa[48]
dataa[49] => cmpr_ach:auto_generated.dataa[49]
dataa[50] => cmpr_ach:auto_generated.dataa[50]
dataa[51] => cmpr_ach:auto_generated.dataa[51]
dataa[52] => cmpr_ach:auto_generated.dataa[52]
dataa[53] => cmpr_ach:auto_generated.dataa[53]
dataa[54] => cmpr_ach:auto_generated.dataa[54]
dataa[55] => cmpr_ach:auto_generated.dataa[55]
dataa[56] => cmpr_ach:auto_generated.dataa[56]
dataa[57] => cmpr_ach:auto_generated.dataa[57]
dataa[58] => cmpr_ach:auto_generated.dataa[58]
dataa[59] => cmpr_ach:auto_generated.dataa[59]
dataa[60] => cmpr_ach:auto_generated.dataa[60]
dataa[61] => cmpr_ach:auto_generated.dataa[61]
dataa[62] => cmpr_ach:auto_generated.dataa[62]
dataa[63] => cmpr_ach:auto_generated.dataa[63]
datab[0] => cmpr_ach:auto_generated.datab[0]
datab[1] => cmpr_ach:auto_generated.datab[1]
datab[2] => cmpr_ach:auto_generated.datab[2]
datab[3] => cmpr_ach:auto_generated.datab[3]
datab[4] => cmpr_ach:auto_generated.datab[4]
datab[5] => cmpr_ach:auto_generated.datab[5]
datab[6] => cmpr_ach:auto_generated.datab[6]
datab[7] => cmpr_ach:auto_generated.datab[7]
datab[8] => cmpr_ach:auto_generated.datab[8]
datab[9] => cmpr_ach:auto_generated.datab[9]
datab[10] => cmpr_ach:auto_generated.datab[10]
datab[11] => cmpr_ach:auto_generated.datab[11]
datab[12] => cmpr_ach:auto_generated.datab[12]
datab[13] => cmpr_ach:auto_generated.datab[13]
datab[14] => cmpr_ach:auto_generated.datab[14]
datab[15] => cmpr_ach:auto_generated.datab[15]
datab[16] => cmpr_ach:auto_generated.datab[16]
datab[17] => cmpr_ach:auto_generated.datab[17]
datab[18] => cmpr_ach:auto_generated.datab[18]
datab[19] => cmpr_ach:auto_generated.datab[19]
datab[20] => cmpr_ach:auto_generated.datab[20]
datab[21] => cmpr_ach:auto_generated.datab[21]
datab[22] => cmpr_ach:auto_generated.datab[22]
datab[23] => cmpr_ach:auto_generated.datab[23]
datab[24] => cmpr_ach:auto_generated.datab[24]
datab[25] => cmpr_ach:auto_generated.datab[25]
datab[26] => cmpr_ach:auto_generated.datab[26]
datab[27] => cmpr_ach:auto_generated.datab[27]
datab[28] => cmpr_ach:auto_generated.datab[28]
datab[29] => cmpr_ach:auto_generated.datab[29]
datab[30] => cmpr_ach:auto_generated.datab[30]
datab[31] => cmpr_ach:auto_generated.datab[31]
datab[32] => cmpr_ach:auto_generated.datab[32]
datab[33] => cmpr_ach:auto_generated.datab[33]
datab[34] => cmpr_ach:auto_generated.datab[34]
datab[35] => cmpr_ach:auto_generated.datab[35]
datab[36] => cmpr_ach:auto_generated.datab[36]
datab[37] => cmpr_ach:auto_generated.datab[37]
datab[38] => cmpr_ach:auto_generated.datab[38]
datab[39] => cmpr_ach:auto_generated.datab[39]
datab[40] => cmpr_ach:auto_generated.datab[40]
datab[41] => cmpr_ach:auto_generated.datab[41]
datab[42] => cmpr_ach:auto_generated.datab[42]
datab[43] => cmpr_ach:auto_generated.datab[43]
datab[44] => cmpr_ach:auto_generated.datab[44]
datab[45] => cmpr_ach:auto_generated.datab[45]
datab[46] => cmpr_ach:auto_generated.datab[46]
datab[47] => cmpr_ach:auto_generated.datab[47]
datab[48] => cmpr_ach:auto_generated.datab[48]
datab[49] => cmpr_ach:auto_generated.datab[49]
datab[50] => cmpr_ach:auto_generated.datab[50]
datab[51] => cmpr_ach:auto_generated.datab[51]
datab[52] => cmpr_ach:auto_generated.datab[52]
datab[53] => cmpr_ach:auto_generated.datab[53]
datab[54] => cmpr_ach:auto_generated.datab[54]
datab[55] => cmpr_ach:auto_generated.datab[55]
datab[56] => cmpr_ach:auto_generated.datab[56]
datab[57] => cmpr_ach:auto_generated.datab[57]
datab[58] => cmpr_ach:auto_generated.datab[58]
datab[59] => cmpr_ach:auto_generated.datab[59]
datab[60] => cmpr_ach:auto_generated.datab[60]
datab[61] => cmpr_ach:auto_generated.datab[61]
datab[62] => cmpr_ach:auto_generated.datab[62]
datab[63] => cmpr_ach:auto_generated.datab[63]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_ach:auto_generated.alb
aeb <= cmpr_ach:auto_generated.aeb
agb <= cmpr_ach:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|DDS_RIKEN|dds_compare:comparer_2|lpm_compare:LPM_COMPARE_component|cmpr_ach:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
agb <= agb.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN127
dataa[1] => _.IN0
dataa[1] => op_1.IN125
dataa[2] => _.IN0
dataa[2] => op_1.IN123
dataa[3] => _.IN0
dataa[3] => op_1.IN121
dataa[4] => _.IN0
dataa[4] => op_1.IN119
dataa[5] => _.IN0
dataa[5] => op_1.IN117
dataa[6] => _.IN0
dataa[6] => op_1.IN115
dataa[7] => _.IN0
dataa[7] => op_1.IN113
dataa[8] => _.IN0
dataa[8] => op_1.IN111
dataa[9] => _.IN0
dataa[9] => op_1.IN109
dataa[10] => _.IN0
dataa[10] => op_1.IN107
dataa[11] => _.IN0
dataa[11] => op_1.IN105
dataa[12] => _.IN0
dataa[12] => op_1.IN103
dataa[13] => _.IN0
dataa[13] => op_1.IN101
dataa[14] => _.IN0
dataa[14] => op_1.IN99
dataa[15] => _.IN0
dataa[15] => op_1.IN97
dataa[16] => _.IN0
dataa[16] => op_1.IN95
dataa[17] => _.IN0
dataa[17] => op_1.IN93
dataa[18] => _.IN0
dataa[18] => op_1.IN91
dataa[19] => _.IN0
dataa[19] => op_1.IN89
dataa[20] => _.IN0
dataa[20] => op_1.IN87
dataa[21] => _.IN0
dataa[21] => op_1.IN85
dataa[22] => _.IN0
dataa[22] => op_1.IN83
dataa[23] => _.IN0
dataa[23] => op_1.IN81
dataa[24] => _.IN0
dataa[24] => op_1.IN79
dataa[25] => _.IN0
dataa[25] => op_1.IN77
dataa[26] => _.IN0
dataa[26] => op_1.IN75
dataa[27] => _.IN0
dataa[27] => op_1.IN73
dataa[28] => _.IN0
dataa[28] => op_1.IN71
dataa[29] => _.IN0
dataa[29] => op_1.IN69
dataa[30] => _.IN0
dataa[30] => op_1.IN67
dataa[31] => _.IN0
dataa[31] => op_1.IN65
dataa[32] => _.IN0
dataa[32] => op_1.IN63
dataa[33] => _.IN0
dataa[33] => op_1.IN61
dataa[34] => _.IN0
dataa[34] => op_1.IN59
dataa[35] => _.IN0
dataa[35] => op_1.IN57
dataa[36] => _.IN0
dataa[36] => op_1.IN55
dataa[37] => _.IN0
dataa[37] => op_1.IN53
dataa[38] => _.IN0
dataa[38] => op_1.IN51
dataa[39] => _.IN0
dataa[39] => op_1.IN49
dataa[40] => _.IN0
dataa[40] => op_1.IN47
dataa[41] => _.IN0
dataa[41] => op_1.IN45
dataa[42] => _.IN0
dataa[42] => op_1.IN43
dataa[43] => _.IN0
dataa[43] => op_1.IN41
dataa[44] => _.IN0
dataa[44] => op_1.IN39
dataa[45] => _.IN0
dataa[45] => op_1.IN37
dataa[46] => _.IN0
dataa[46] => op_1.IN35
dataa[47] => _.IN0
dataa[47] => op_1.IN33
dataa[48] => _.IN0
dataa[48] => op_1.IN31
dataa[49] => _.IN0
dataa[49] => op_1.IN29
dataa[50] => _.IN0
dataa[50] => op_1.IN27
dataa[51] => _.IN0
dataa[51] => op_1.IN25
dataa[52] => _.IN0
dataa[52] => op_1.IN23
dataa[53] => _.IN0
dataa[53] => op_1.IN21
dataa[54] => _.IN0
dataa[54] => op_1.IN19
dataa[55] => _.IN0
dataa[55] => op_1.IN17
dataa[56] => _.IN0
dataa[56] => op_1.IN15
dataa[57] => _.IN0
dataa[57] => op_1.IN13
dataa[58] => _.IN0
dataa[58] => op_1.IN11
dataa[59] => _.IN0
dataa[59] => op_1.IN9
dataa[60] => _.IN0
dataa[60] => op_1.IN7
dataa[61] => _.IN0
dataa[61] => op_1.IN5
dataa[62] => _.IN0
dataa[62] => op_1.IN3
dataa[63] => _.IN0
dataa[63] => op_1.IN1
datab[0] => _.IN1
datab[0] => op_1.IN128
datab[1] => _.IN1
datab[1] => op_1.IN126
datab[2] => _.IN1
datab[2] => op_1.IN124
datab[3] => _.IN1
datab[3] => op_1.IN122
datab[4] => _.IN1
datab[4] => op_1.IN120
datab[5] => _.IN1
datab[5] => op_1.IN118
datab[6] => _.IN1
datab[6] => op_1.IN116
datab[7] => _.IN1
datab[7] => op_1.IN114
datab[8] => _.IN1
datab[8] => op_1.IN112
datab[9] => _.IN1
datab[9] => op_1.IN110
datab[10] => _.IN1
datab[10] => op_1.IN108
datab[11] => _.IN1
datab[11] => op_1.IN106
datab[12] => _.IN1
datab[12] => op_1.IN104
datab[13] => _.IN1
datab[13] => op_1.IN102
datab[14] => _.IN1
datab[14] => op_1.IN100
datab[15] => _.IN1
datab[15] => op_1.IN98
datab[16] => _.IN1
datab[16] => op_1.IN96
datab[17] => _.IN1
datab[17] => op_1.IN94
datab[18] => _.IN1
datab[18] => op_1.IN92
datab[19] => _.IN1
datab[19] => op_1.IN90
datab[20] => _.IN1
datab[20] => op_1.IN88
datab[21] => _.IN1
datab[21] => op_1.IN86
datab[22] => _.IN1
datab[22] => op_1.IN84
datab[23] => _.IN1
datab[23] => op_1.IN82
datab[24] => _.IN1
datab[24] => op_1.IN80
datab[25] => _.IN1
datab[25] => op_1.IN78
datab[26] => _.IN1
datab[26] => op_1.IN76
datab[27] => _.IN1
datab[27] => op_1.IN74
datab[28] => _.IN1
datab[28] => op_1.IN72
datab[29] => _.IN1
datab[29] => op_1.IN70
datab[30] => _.IN1
datab[30] => op_1.IN68
datab[31] => _.IN1
datab[31] => op_1.IN66
datab[32] => _.IN1
datab[32] => op_1.IN64
datab[33] => _.IN1
datab[33] => op_1.IN62
datab[34] => _.IN1
datab[34] => op_1.IN60
datab[35] => _.IN1
datab[35] => op_1.IN58
datab[36] => _.IN1
datab[36] => op_1.IN56
datab[37] => _.IN1
datab[37] => op_1.IN54
datab[38] => _.IN1
datab[38] => op_1.IN52
datab[39] => _.IN1
datab[39] => op_1.IN50
datab[40] => _.IN1
datab[40] => op_1.IN48
datab[41] => _.IN1
datab[41] => op_1.IN46
datab[42] => _.IN1
datab[42] => op_1.IN44
datab[43] => _.IN1
datab[43] => op_1.IN42
datab[44] => _.IN1
datab[44] => op_1.IN40
datab[45] => _.IN1
datab[45] => op_1.IN38
datab[46] => _.IN1
datab[46] => op_1.IN36
datab[47] => _.IN1
datab[47] => op_1.IN34
datab[48] => _.IN1
datab[48] => op_1.IN32
datab[49] => _.IN1
datab[49] => op_1.IN30
datab[50] => _.IN1
datab[50] => op_1.IN28
datab[51] => _.IN1
datab[51] => op_1.IN26
datab[52] => _.IN1
datab[52] => op_1.IN24
datab[53] => _.IN1
datab[53] => op_1.IN22
datab[54] => _.IN1
datab[54] => op_1.IN20
datab[55] => _.IN1
datab[55] => op_1.IN18
datab[56] => _.IN1
datab[56] => op_1.IN16
datab[57] => _.IN1
datab[57] => op_1.IN14
datab[58] => _.IN1
datab[58] => op_1.IN12
datab[59] => _.IN1
datab[59] => op_1.IN10
datab[60] => _.IN1
datab[60] => op_1.IN8
datab[61] => _.IN1
datab[61] => op_1.IN6
datab[62] => _.IN1
datab[62] => op_1.IN4
datab[63] => _.IN1
datab[63] => op_1.IN2


|DDS_RIKEN|dds_add_subtract:adder
add_sub => lpm_add_sub:LPM_ADD_SUB_component.add_sub
dataa[0] => lpm_add_sub:LPM_ADD_SUB_component.dataa[0]
dataa[1] => lpm_add_sub:LPM_ADD_SUB_component.dataa[1]
dataa[2] => lpm_add_sub:LPM_ADD_SUB_component.dataa[2]
dataa[3] => lpm_add_sub:LPM_ADD_SUB_component.dataa[3]
dataa[4] => lpm_add_sub:LPM_ADD_SUB_component.dataa[4]
dataa[5] => lpm_add_sub:LPM_ADD_SUB_component.dataa[5]
dataa[6] => lpm_add_sub:LPM_ADD_SUB_component.dataa[6]
dataa[7] => lpm_add_sub:LPM_ADD_SUB_component.dataa[7]
dataa[8] => lpm_add_sub:LPM_ADD_SUB_component.dataa[8]
dataa[9] => lpm_add_sub:LPM_ADD_SUB_component.dataa[9]
dataa[10] => lpm_add_sub:LPM_ADD_SUB_component.dataa[10]
dataa[11] => lpm_add_sub:LPM_ADD_SUB_component.dataa[11]
dataa[12] => lpm_add_sub:LPM_ADD_SUB_component.dataa[12]
dataa[13] => lpm_add_sub:LPM_ADD_SUB_component.dataa[13]
dataa[14] => lpm_add_sub:LPM_ADD_SUB_component.dataa[14]
dataa[15] => lpm_add_sub:LPM_ADD_SUB_component.dataa[15]
dataa[16] => lpm_add_sub:LPM_ADD_SUB_component.dataa[16]
dataa[17] => lpm_add_sub:LPM_ADD_SUB_component.dataa[17]
dataa[18] => lpm_add_sub:LPM_ADD_SUB_component.dataa[18]
dataa[19] => lpm_add_sub:LPM_ADD_SUB_component.dataa[19]
dataa[20] => lpm_add_sub:LPM_ADD_SUB_component.dataa[20]
dataa[21] => lpm_add_sub:LPM_ADD_SUB_component.dataa[21]
dataa[22] => lpm_add_sub:LPM_ADD_SUB_component.dataa[22]
dataa[23] => lpm_add_sub:LPM_ADD_SUB_component.dataa[23]
dataa[24] => lpm_add_sub:LPM_ADD_SUB_component.dataa[24]
dataa[25] => lpm_add_sub:LPM_ADD_SUB_component.dataa[25]
dataa[26] => lpm_add_sub:LPM_ADD_SUB_component.dataa[26]
dataa[27] => lpm_add_sub:LPM_ADD_SUB_component.dataa[27]
dataa[28] => lpm_add_sub:LPM_ADD_SUB_component.dataa[28]
dataa[29] => lpm_add_sub:LPM_ADD_SUB_component.dataa[29]
dataa[30] => lpm_add_sub:LPM_ADD_SUB_component.dataa[30]
dataa[31] => lpm_add_sub:LPM_ADD_SUB_component.dataa[31]
dataa[32] => lpm_add_sub:LPM_ADD_SUB_component.dataa[32]
dataa[33] => lpm_add_sub:LPM_ADD_SUB_component.dataa[33]
dataa[34] => lpm_add_sub:LPM_ADD_SUB_component.dataa[34]
dataa[35] => lpm_add_sub:LPM_ADD_SUB_component.dataa[35]
dataa[36] => lpm_add_sub:LPM_ADD_SUB_component.dataa[36]
dataa[37] => lpm_add_sub:LPM_ADD_SUB_component.dataa[37]
dataa[38] => lpm_add_sub:LPM_ADD_SUB_component.dataa[38]
dataa[39] => lpm_add_sub:LPM_ADD_SUB_component.dataa[39]
dataa[40] => lpm_add_sub:LPM_ADD_SUB_component.dataa[40]
dataa[41] => lpm_add_sub:LPM_ADD_SUB_component.dataa[41]
dataa[42] => lpm_add_sub:LPM_ADD_SUB_component.dataa[42]
dataa[43] => lpm_add_sub:LPM_ADD_SUB_component.dataa[43]
dataa[44] => lpm_add_sub:LPM_ADD_SUB_component.dataa[44]
dataa[45] => lpm_add_sub:LPM_ADD_SUB_component.dataa[45]
dataa[46] => lpm_add_sub:LPM_ADD_SUB_component.dataa[46]
dataa[47] => lpm_add_sub:LPM_ADD_SUB_component.dataa[47]
dataa[48] => lpm_add_sub:LPM_ADD_SUB_component.dataa[48]
dataa[49] => lpm_add_sub:LPM_ADD_SUB_component.dataa[49]
dataa[50] => lpm_add_sub:LPM_ADD_SUB_component.dataa[50]
dataa[51] => lpm_add_sub:LPM_ADD_SUB_component.dataa[51]
dataa[52] => lpm_add_sub:LPM_ADD_SUB_component.dataa[52]
dataa[53] => lpm_add_sub:LPM_ADD_SUB_component.dataa[53]
dataa[54] => lpm_add_sub:LPM_ADD_SUB_component.dataa[54]
dataa[55] => lpm_add_sub:LPM_ADD_SUB_component.dataa[55]
dataa[56] => lpm_add_sub:LPM_ADD_SUB_component.dataa[56]
dataa[57] => lpm_add_sub:LPM_ADD_SUB_component.dataa[57]
dataa[58] => lpm_add_sub:LPM_ADD_SUB_component.dataa[58]
dataa[59] => lpm_add_sub:LPM_ADD_SUB_component.dataa[59]
dataa[60] => lpm_add_sub:LPM_ADD_SUB_component.dataa[60]
dataa[61] => lpm_add_sub:LPM_ADD_SUB_component.dataa[61]
dataa[62] => lpm_add_sub:LPM_ADD_SUB_component.dataa[62]
dataa[63] => lpm_add_sub:LPM_ADD_SUB_component.dataa[63]
datab[0] => lpm_add_sub:LPM_ADD_SUB_component.datab[0]
datab[1] => lpm_add_sub:LPM_ADD_SUB_component.datab[1]
datab[2] => lpm_add_sub:LPM_ADD_SUB_component.datab[2]
datab[3] => lpm_add_sub:LPM_ADD_SUB_component.datab[3]
datab[4] => lpm_add_sub:LPM_ADD_SUB_component.datab[4]
datab[5] => lpm_add_sub:LPM_ADD_SUB_component.datab[5]
datab[6] => lpm_add_sub:LPM_ADD_SUB_component.datab[6]
datab[7] => lpm_add_sub:LPM_ADD_SUB_component.datab[7]
datab[8] => lpm_add_sub:LPM_ADD_SUB_component.datab[8]
datab[9] => lpm_add_sub:LPM_ADD_SUB_component.datab[9]
datab[10] => lpm_add_sub:LPM_ADD_SUB_component.datab[10]
datab[11] => lpm_add_sub:LPM_ADD_SUB_component.datab[11]
datab[12] => lpm_add_sub:LPM_ADD_SUB_component.datab[12]
datab[13] => lpm_add_sub:LPM_ADD_SUB_component.datab[13]
datab[14] => lpm_add_sub:LPM_ADD_SUB_component.datab[14]
datab[15] => lpm_add_sub:LPM_ADD_SUB_component.datab[15]
datab[16] => lpm_add_sub:LPM_ADD_SUB_component.datab[16]
datab[17] => lpm_add_sub:LPM_ADD_SUB_component.datab[17]
datab[18] => lpm_add_sub:LPM_ADD_SUB_component.datab[18]
datab[19] => lpm_add_sub:LPM_ADD_SUB_component.datab[19]
datab[20] => lpm_add_sub:LPM_ADD_SUB_component.datab[20]
datab[21] => lpm_add_sub:LPM_ADD_SUB_component.datab[21]
datab[22] => lpm_add_sub:LPM_ADD_SUB_component.datab[22]
datab[23] => lpm_add_sub:LPM_ADD_SUB_component.datab[23]
datab[24] => lpm_add_sub:LPM_ADD_SUB_component.datab[24]
datab[25] => lpm_add_sub:LPM_ADD_SUB_component.datab[25]
datab[26] => lpm_add_sub:LPM_ADD_SUB_component.datab[26]
datab[27] => lpm_add_sub:LPM_ADD_SUB_component.datab[27]
datab[28] => lpm_add_sub:LPM_ADD_SUB_component.datab[28]
datab[29] => lpm_add_sub:LPM_ADD_SUB_component.datab[29]
datab[30] => lpm_add_sub:LPM_ADD_SUB_component.datab[30]
datab[31] => lpm_add_sub:LPM_ADD_SUB_component.datab[31]
datab[32] => lpm_add_sub:LPM_ADD_SUB_component.datab[32]
datab[33] => lpm_add_sub:LPM_ADD_SUB_component.datab[33]
datab[34] => lpm_add_sub:LPM_ADD_SUB_component.datab[34]
datab[35] => lpm_add_sub:LPM_ADD_SUB_component.datab[35]
datab[36] => lpm_add_sub:LPM_ADD_SUB_component.datab[36]
datab[37] => lpm_add_sub:LPM_ADD_SUB_component.datab[37]
datab[38] => lpm_add_sub:LPM_ADD_SUB_component.datab[38]
datab[39] => lpm_add_sub:LPM_ADD_SUB_component.datab[39]
datab[40] => lpm_add_sub:LPM_ADD_SUB_component.datab[40]
datab[41] => lpm_add_sub:LPM_ADD_SUB_component.datab[41]
datab[42] => lpm_add_sub:LPM_ADD_SUB_component.datab[42]
datab[43] => lpm_add_sub:LPM_ADD_SUB_component.datab[43]
datab[44] => lpm_add_sub:LPM_ADD_SUB_component.datab[44]
datab[45] => lpm_add_sub:LPM_ADD_SUB_component.datab[45]
datab[46] => lpm_add_sub:LPM_ADD_SUB_component.datab[46]
datab[47] => lpm_add_sub:LPM_ADD_SUB_component.datab[47]
datab[48] => lpm_add_sub:LPM_ADD_SUB_component.datab[48]
datab[49] => lpm_add_sub:LPM_ADD_SUB_component.datab[49]
datab[50] => lpm_add_sub:LPM_ADD_SUB_component.datab[50]
datab[51] => lpm_add_sub:LPM_ADD_SUB_component.datab[51]
datab[52] => lpm_add_sub:LPM_ADD_SUB_component.datab[52]
datab[53] => lpm_add_sub:LPM_ADD_SUB_component.datab[53]
datab[54] => lpm_add_sub:LPM_ADD_SUB_component.datab[54]
datab[55] => lpm_add_sub:LPM_ADD_SUB_component.datab[55]
datab[56] => lpm_add_sub:LPM_ADD_SUB_component.datab[56]
datab[57] => lpm_add_sub:LPM_ADD_SUB_component.datab[57]
datab[58] => lpm_add_sub:LPM_ADD_SUB_component.datab[58]
datab[59] => lpm_add_sub:LPM_ADD_SUB_component.datab[59]
datab[60] => lpm_add_sub:LPM_ADD_SUB_component.datab[60]
datab[61] => lpm_add_sub:LPM_ADD_SUB_component.datab[61]
datab[62] => lpm_add_sub:LPM_ADD_SUB_component.datab[62]
datab[63] => lpm_add_sub:LPM_ADD_SUB_component.datab[63]
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result[0]
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result[1]
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result[2]
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result[3]
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result[4]
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result[5]
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result[6]
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result[7]
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result[8]
result[9] <= lpm_add_sub:LPM_ADD_SUB_component.result[9]
result[10] <= lpm_add_sub:LPM_ADD_SUB_component.result[10]
result[11] <= lpm_add_sub:LPM_ADD_SUB_component.result[11]
result[12] <= lpm_add_sub:LPM_ADD_SUB_component.result[12]
result[13] <= lpm_add_sub:LPM_ADD_SUB_component.result[13]
result[14] <= lpm_add_sub:LPM_ADD_SUB_component.result[14]
result[15] <= lpm_add_sub:LPM_ADD_SUB_component.result[15]
result[16] <= lpm_add_sub:LPM_ADD_SUB_component.result[16]
result[17] <= lpm_add_sub:LPM_ADD_SUB_component.result[17]
result[18] <= lpm_add_sub:LPM_ADD_SUB_component.result[18]
result[19] <= lpm_add_sub:LPM_ADD_SUB_component.result[19]
result[20] <= lpm_add_sub:LPM_ADD_SUB_component.result[20]
result[21] <= lpm_add_sub:LPM_ADD_SUB_component.result[21]
result[22] <= lpm_add_sub:LPM_ADD_SUB_component.result[22]
result[23] <= lpm_add_sub:LPM_ADD_SUB_component.result[23]
result[24] <= lpm_add_sub:LPM_ADD_SUB_component.result[24]
result[25] <= lpm_add_sub:LPM_ADD_SUB_component.result[25]
result[26] <= lpm_add_sub:LPM_ADD_SUB_component.result[26]
result[27] <= lpm_add_sub:LPM_ADD_SUB_component.result[27]
result[28] <= lpm_add_sub:LPM_ADD_SUB_component.result[28]
result[29] <= lpm_add_sub:LPM_ADD_SUB_component.result[29]
result[30] <= lpm_add_sub:LPM_ADD_SUB_component.result[30]
result[31] <= lpm_add_sub:LPM_ADD_SUB_component.result[31]
result[32] <= lpm_add_sub:LPM_ADD_SUB_component.result[32]
result[33] <= lpm_add_sub:LPM_ADD_SUB_component.result[33]
result[34] <= lpm_add_sub:LPM_ADD_SUB_component.result[34]
result[35] <= lpm_add_sub:LPM_ADD_SUB_component.result[35]
result[36] <= lpm_add_sub:LPM_ADD_SUB_component.result[36]
result[37] <= lpm_add_sub:LPM_ADD_SUB_component.result[37]
result[38] <= lpm_add_sub:LPM_ADD_SUB_component.result[38]
result[39] <= lpm_add_sub:LPM_ADD_SUB_component.result[39]
result[40] <= lpm_add_sub:LPM_ADD_SUB_component.result[40]
result[41] <= lpm_add_sub:LPM_ADD_SUB_component.result[41]
result[42] <= lpm_add_sub:LPM_ADD_SUB_component.result[42]
result[43] <= lpm_add_sub:LPM_ADD_SUB_component.result[43]
result[44] <= lpm_add_sub:LPM_ADD_SUB_component.result[44]
result[45] <= lpm_add_sub:LPM_ADD_SUB_component.result[45]
result[46] <= lpm_add_sub:LPM_ADD_SUB_component.result[46]
result[47] <= lpm_add_sub:LPM_ADD_SUB_component.result[47]
result[48] <= lpm_add_sub:LPM_ADD_SUB_component.result[48]
result[49] <= lpm_add_sub:LPM_ADD_SUB_component.result[49]
result[50] <= lpm_add_sub:LPM_ADD_SUB_component.result[50]
result[51] <= lpm_add_sub:LPM_ADD_SUB_component.result[51]
result[52] <= lpm_add_sub:LPM_ADD_SUB_component.result[52]
result[53] <= lpm_add_sub:LPM_ADD_SUB_component.result[53]
result[54] <= lpm_add_sub:LPM_ADD_SUB_component.result[54]
result[55] <= lpm_add_sub:LPM_ADD_SUB_component.result[55]
result[56] <= lpm_add_sub:LPM_ADD_SUB_component.result[56]
result[57] <= lpm_add_sub:LPM_ADD_SUB_component.result[57]
result[58] <= lpm_add_sub:LPM_ADD_SUB_component.result[58]
result[59] <= lpm_add_sub:LPM_ADD_SUB_component.result[59]
result[60] <= lpm_add_sub:LPM_ADD_SUB_component.result[60]
result[61] <= lpm_add_sub:LPM_ADD_SUB_component.result[61]
result[62] <= lpm_add_sub:LPM_ADD_SUB_component.result[62]
result[63] <= lpm_add_sub:LPM_ADD_SUB_component.result[63]


|DDS_RIKEN|dds_add_subtract:adder|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_fog:auto_generated.dataa[0]
dataa[1] => add_sub_fog:auto_generated.dataa[1]
dataa[2] => add_sub_fog:auto_generated.dataa[2]
dataa[3] => add_sub_fog:auto_generated.dataa[3]
dataa[4] => add_sub_fog:auto_generated.dataa[4]
dataa[5] => add_sub_fog:auto_generated.dataa[5]
dataa[6] => add_sub_fog:auto_generated.dataa[6]
dataa[7] => add_sub_fog:auto_generated.dataa[7]
dataa[8] => add_sub_fog:auto_generated.dataa[8]
dataa[9] => add_sub_fog:auto_generated.dataa[9]
dataa[10] => add_sub_fog:auto_generated.dataa[10]
dataa[11] => add_sub_fog:auto_generated.dataa[11]
dataa[12] => add_sub_fog:auto_generated.dataa[12]
dataa[13] => add_sub_fog:auto_generated.dataa[13]
dataa[14] => add_sub_fog:auto_generated.dataa[14]
dataa[15] => add_sub_fog:auto_generated.dataa[15]
dataa[16] => add_sub_fog:auto_generated.dataa[16]
dataa[17] => add_sub_fog:auto_generated.dataa[17]
dataa[18] => add_sub_fog:auto_generated.dataa[18]
dataa[19] => add_sub_fog:auto_generated.dataa[19]
dataa[20] => add_sub_fog:auto_generated.dataa[20]
dataa[21] => add_sub_fog:auto_generated.dataa[21]
dataa[22] => add_sub_fog:auto_generated.dataa[22]
dataa[23] => add_sub_fog:auto_generated.dataa[23]
dataa[24] => add_sub_fog:auto_generated.dataa[24]
dataa[25] => add_sub_fog:auto_generated.dataa[25]
dataa[26] => add_sub_fog:auto_generated.dataa[26]
dataa[27] => add_sub_fog:auto_generated.dataa[27]
dataa[28] => add_sub_fog:auto_generated.dataa[28]
dataa[29] => add_sub_fog:auto_generated.dataa[29]
dataa[30] => add_sub_fog:auto_generated.dataa[30]
dataa[31] => add_sub_fog:auto_generated.dataa[31]
dataa[32] => add_sub_fog:auto_generated.dataa[32]
dataa[33] => add_sub_fog:auto_generated.dataa[33]
dataa[34] => add_sub_fog:auto_generated.dataa[34]
dataa[35] => add_sub_fog:auto_generated.dataa[35]
dataa[36] => add_sub_fog:auto_generated.dataa[36]
dataa[37] => add_sub_fog:auto_generated.dataa[37]
dataa[38] => add_sub_fog:auto_generated.dataa[38]
dataa[39] => add_sub_fog:auto_generated.dataa[39]
dataa[40] => add_sub_fog:auto_generated.dataa[40]
dataa[41] => add_sub_fog:auto_generated.dataa[41]
dataa[42] => add_sub_fog:auto_generated.dataa[42]
dataa[43] => add_sub_fog:auto_generated.dataa[43]
dataa[44] => add_sub_fog:auto_generated.dataa[44]
dataa[45] => add_sub_fog:auto_generated.dataa[45]
dataa[46] => add_sub_fog:auto_generated.dataa[46]
dataa[47] => add_sub_fog:auto_generated.dataa[47]
dataa[48] => add_sub_fog:auto_generated.dataa[48]
dataa[49] => add_sub_fog:auto_generated.dataa[49]
dataa[50] => add_sub_fog:auto_generated.dataa[50]
dataa[51] => add_sub_fog:auto_generated.dataa[51]
dataa[52] => add_sub_fog:auto_generated.dataa[52]
dataa[53] => add_sub_fog:auto_generated.dataa[53]
dataa[54] => add_sub_fog:auto_generated.dataa[54]
dataa[55] => add_sub_fog:auto_generated.dataa[55]
dataa[56] => add_sub_fog:auto_generated.dataa[56]
dataa[57] => add_sub_fog:auto_generated.dataa[57]
dataa[58] => add_sub_fog:auto_generated.dataa[58]
dataa[59] => add_sub_fog:auto_generated.dataa[59]
dataa[60] => add_sub_fog:auto_generated.dataa[60]
dataa[61] => add_sub_fog:auto_generated.dataa[61]
dataa[62] => add_sub_fog:auto_generated.dataa[62]
dataa[63] => add_sub_fog:auto_generated.dataa[63]
datab[0] => add_sub_fog:auto_generated.datab[0]
datab[1] => add_sub_fog:auto_generated.datab[1]
datab[2] => add_sub_fog:auto_generated.datab[2]
datab[3] => add_sub_fog:auto_generated.datab[3]
datab[4] => add_sub_fog:auto_generated.datab[4]
datab[5] => add_sub_fog:auto_generated.datab[5]
datab[6] => add_sub_fog:auto_generated.datab[6]
datab[7] => add_sub_fog:auto_generated.datab[7]
datab[8] => add_sub_fog:auto_generated.datab[8]
datab[9] => add_sub_fog:auto_generated.datab[9]
datab[10] => add_sub_fog:auto_generated.datab[10]
datab[11] => add_sub_fog:auto_generated.datab[11]
datab[12] => add_sub_fog:auto_generated.datab[12]
datab[13] => add_sub_fog:auto_generated.datab[13]
datab[14] => add_sub_fog:auto_generated.datab[14]
datab[15] => add_sub_fog:auto_generated.datab[15]
datab[16] => add_sub_fog:auto_generated.datab[16]
datab[17] => add_sub_fog:auto_generated.datab[17]
datab[18] => add_sub_fog:auto_generated.datab[18]
datab[19] => add_sub_fog:auto_generated.datab[19]
datab[20] => add_sub_fog:auto_generated.datab[20]
datab[21] => add_sub_fog:auto_generated.datab[21]
datab[22] => add_sub_fog:auto_generated.datab[22]
datab[23] => add_sub_fog:auto_generated.datab[23]
datab[24] => add_sub_fog:auto_generated.datab[24]
datab[25] => add_sub_fog:auto_generated.datab[25]
datab[26] => add_sub_fog:auto_generated.datab[26]
datab[27] => add_sub_fog:auto_generated.datab[27]
datab[28] => add_sub_fog:auto_generated.datab[28]
datab[29] => add_sub_fog:auto_generated.datab[29]
datab[30] => add_sub_fog:auto_generated.datab[30]
datab[31] => add_sub_fog:auto_generated.datab[31]
datab[32] => add_sub_fog:auto_generated.datab[32]
datab[33] => add_sub_fog:auto_generated.datab[33]
datab[34] => add_sub_fog:auto_generated.datab[34]
datab[35] => add_sub_fog:auto_generated.datab[35]
datab[36] => add_sub_fog:auto_generated.datab[36]
datab[37] => add_sub_fog:auto_generated.datab[37]
datab[38] => add_sub_fog:auto_generated.datab[38]
datab[39] => add_sub_fog:auto_generated.datab[39]
datab[40] => add_sub_fog:auto_generated.datab[40]
datab[41] => add_sub_fog:auto_generated.datab[41]
datab[42] => add_sub_fog:auto_generated.datab[42]
datab[43] => add_sub_fog:auto_generated.datab[43]
datab[44] => add_sub_fog:auto_generated.datab[44]
datab[45] => add_sub_fog:auto_generated.datab[45]
datab[46] => add_sub_fog:auto_generated.datab[46]
datab[47] => add_sub_fog:auto_generated.datab[47]
datab[48] => add_sub_fog:auto_generated.datab[48]
datab[49] => add_sub_fog:auto_generated.datab[49]
datab[50] => add_sub_fog:auto_generated.datab[50]
datab[51] => add_sub_fog:auto_generated.datab[51]
datab[52] => add_sub_fog:auto_generated.datab[52]
datab[53] => add_sub_fog:auto_generated.datab[53]
datab[54] => add_sub_fog:auto_generated.datab[54]
datab[55] => add_sub_fog:auto_generated.datab[55]
datab[56] => add_sub_fog:auto_generated.datab[56]
datab[57] => add_sub_fog:auto_generated.datab[57]
datab[58] => add_sub_fog:auto_generated.datab[58]
datab[59] => add_sub_fog:auto_generated.datab[59]
datab[60] => add_sub_fog:auto_generated.datab[60]
datab[61] => add_sub_fog:auto_generated.datab[61]
datab[62] => add_sub_fog:auto_generated.datab[62]
datab[63] => add_sub_fog:auto_generated.datab[63]
cin => ~NO_FANOUT~
add_sub => add_sub_fog:auto_generated.add_sub
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_fog:auto_generated.result[0]
result[1] <= add_sub_fog:auto_generated.result[1]
result[2] <= add_sub_fog:auto_generated.result[2]
result[3] <= add_sub_fog:auto_generated.result[3]
result[4] <= add_sub_fog:auto_generated.result[4]
result[5] <= add_sub_fog:auto_generated.result[5]
result[6] <= add_sub_fog:auto_generated.result[6]
result[7] <= add_sub_fog:auto_generated.result[7]
result[8] <= add_sub_fog:auto_generated.result[8]
result[9] <= add_sub_fog:auto_generated.result[9]
result[10] <= add_sub_fog:auto_generated.result[10]
result[11] <= add_sub_fog:auto_generated.result[11]
result[12] <= add_sub_fog:auto_generated.result[12]
result[13] <= add_sub_fog:auto_generated.result[13]
result[14] <= add_sub_fog:auto_generated.result[14]
result[15] <= add_sub_fog:auto_generated.result[15]
result[16] <= add_sub_fog:auto_generated.result[16]
result[17] <= add_sub_fog:auto_generated.result[17]
result[18] <= add_sub_fog:auto_generated.result[18]
result[19] <= add_sub_fog:auto_generated.result[19]
result[20] <= add_sub_fog:auto_generated.result[20]
result[21] <= add_sub_fog:auto_generated.result[21]
result[22] <= add_sub_fog:auto_generated.result[22]
result[23] <= add_sub_fog:auto_generated.result[23]
result[24] <= add_sub_fog:auto_generated.result[24]
result[25] <= add_sub_fog:auto_generated.result[25]
result[26] <= add_sub_fog:auto_generated.result[26]
result[27] <= add_sub_fog:auto_generated.result[27]
result[28] <= add_sub_fog:auto_generated.result[28]
result[29] <= add_sub_fog:auto_generated.result[29]
result[30] <= add_sub_fog:auto_generated.result[30]
result[31] <= add_sub_fog:auto_generated.result[31]
result[32] <= add_sub_fog:auto_generated.result[32]
result[33] <= add_sub_fog:auto_generated.result[33]
result[34] <= add_sub_fog:auto_generated.result[34]
result[35] <= add_sub_fog:auto_generated.result[35]
result[36] <= add_sub_fog:auto_generated.result[36]
result[37] <= add_sub_fog:auto_generated.result[37]
result[38] <= add_sub_fog:auto_generated.result[38]
result[39] <= add_sub_fog:auto_generated.result[39]
result[40] <= add_sub_fog:auto_generated.result[40]
result[41] <= add_sub_fog:auto_generated.result[41]
result[42] <= add_sub_fog:auto_generated.result[42]
result[43] <= add_sub_fog:auto_generated.result[43]
result[44] <= add_sub_fog:auto_generated.result[44]
result[45] <= add_sub_fog:auto_generated.result[45]
result[46] <= add_sub_fog:auto_generated.result[46]
result[47] <= add_sub_fog:auto_generated.result[47]
result[48] <= add_sub_fog:auto_generated.result[48]
result[49] <= add_sub_fog:auto_generated.result[49]
result[50] <= add_sub_fog:auto_generated.result[50]
result[51] <= add_sub_fog:auto_generated.result[51]
result[52] <= add_sub_fog:auto_generated.result[52]
result[53] <= add_sub_fog:auto_generated.result[53]
result[54] <= add_sub_fog:auto_generated.result[54]
result[55] <= add_sub_fog:auto_generated.result[55]
result[56] <= add_sub_fog:auto_generated.result[56]
result[57] <= add_sub_fog:auto_generated.result[57]
result[58] <= add_sub_fog:auto_generated.result[58]
result[59] <= add_sub_fog:auto_generated.result[59]
result[60] <= add_sub_fog:auto_generated.result[60]
result[61] <= add_sub_fog:auto_generated.result[61]
result[62] <= add_sub_fog:auto_generated.result[62]
result[63] <= add_sub_fog:auto_generated.result[63]
cout <= <GND>
overflow <= <GND>


|DDS_RIKEN|dds_add_subtract:adder|lpm_add_sub:LPM_ADD_SUB_component|add_sub_fog:auto_generated
add_sub => _.IN0
add_sub => _.IN0
add_sub => _.IN0
dataa[0] => op_1.IN126
dataa[1] => op_1.IN124
dataa[2] => op_1.IN122
dataa[3] => op_1.IN120
dataa[4] => op_1.IN118
dataa[5] => op_1.IN116
dataa[6] => op_1.IN114
dataa[7] => op_1.IN112
dataa[8] => op_1.IN110
dataa[9] => op_1.IN108
dataa[10] => op_1.IN106
dataa[11] => op_1.IN104
dataa[12] => op_1.IN102
dataa[13] => op_1.IN100
dataa[14] => op_1.IN98
dataa[15] => op_1.IN96
dataa[16] => op_1.IN94
dataa[17] => op_1.IN92
dataa[18] => op_1.IN90
dataa[19] => op_1.IN88
dataa[20] => op_1.IN86
dataa[21] => op_1.IN84
dataa[22] => op_1.IN82
dataa[23] => op_1.IN80
dataa[24] => op_1.IN78
dataa[25] => op_1.IN76
dataa[26] => op_1.IN74
dataa[27] => op_1.IN72
dataa[28] => op_1.IN70
dataa[29] => op_1.IN68
dataa[30] => op_1.IN66
dataa[31] => op_1.IN64
dataa[32] => op_1.IN62
dataa[33] => op_1.IN60
dataa[34] => op_1.IN58
dataa[35] => op_1.IN56
dataa[36] => op_1.IN54
dataa[37] => op_1.IN52
dataa[38] => op_1.IN50
dataa[39] => op_1.IN48
dataa[40] => op_1.IN46
dataa[41] => op_1.IN44
dataa[42] => op_1.IN42
dataa[43] => op_1.IN40
dataa[44] => op_1.IN38
dataa[45] => op_1.IN36
dataa[46] => op_1.IN34
dataa[47] => op_1.IN32
dataa[48] => op_1.IN30
dataa[49] => op_1.IN28
dataa[50] => op_1.IN26
dataa[51] => op_1.IN24
dataa[52] => op_1.IN22
dataa[53] => op_1.IN20
dataa[54] => op_1.IN18
dataa[55] => op_1.IN16
dataa[56] => op_1.IN14
dataa[57] => op_1.IN12
dataa[58] => op_1.IN10
dataa[59] => op_1.IN8
dataa[60] => op_1.IN6
dataa[61] => op_1.IN4
dataa[62] => op_1.IN2
dataa[63] => op_1.IN0
datab[0] => _.IN1
datab[1] => _.IN1
datab[2] => _.IN1
datab[3] => _.IN1
datab[4] => _.IN1
datab[5] => _.IN1
datab[6] => _.IN1
datab[7] => _.IN1
datab[8] => _.IN1
datab[9] => _.IN1
datab[10] => _.IN1
datab[11] => _.IN1
datab[12] => _.IN1
datab[13] => _.IN1
datab[14] => _.IN1
datab[15] => _.IN1
datab[16] => _.IN1
datab[17] => _.IN1
datab[18] => _.IN1
datab[19] => _.IN1
datab[20] => _.IN1
datab[21] => _.IN1
datab[22] => _.IN1
datab[23] => _.IN1
datab[24] => _.IN1
datab[25] => _.IN1
datab[26] => _.IN1
datab[27] => _.IN1
datab[28] => _.IN1
datab[29] => _.IN1
datab[30] => _.IN1
datab[31] => _.IN1
datab[32] => _.IN1
datab[33] => _.IN1
datab[34] => _.IN1
datab[35] => _.IN1
datab[36] => _.IN1
datab[37] => _.IN1
datab[38] => _.IN1
datab[39] => _.IN1
datab[40] => _.IN1
datab[41] => _.IN1
datab[42] => _.IN1
datab[43] => _.IN1
datab[44] => _.IN1
datab[45] => _.IN1
datab[46] => _.IN1
datab[47] => _.IN1
datab[48] => _.IN1
datab[49] => _.IN1
datab[50] => _.IN1
datab[51] => _.IN1
datab[52] => _.IN1
datab[53] => _.IN1
datab[54] => _.IN1
datab[55] => _.IN1
datab[56] => _.IN1
datab[57] => _.IN1
datab[58] => _.IN1
datab[59] => _.IN1
datab[60] => _.IN1
datab[61] => _.IN1
datab[62] => _.IN1
datab[63] => _.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[32] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[33] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[34] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[35] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[36] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[37] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[38] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[39] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[40] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[41] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[42] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[43] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[44] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[45] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[46] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[47] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[48] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[49] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[50] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[51] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[52] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[53] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[54] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[55] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[56] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[57] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[58] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[59] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[60] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[61] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[62] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[63] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|DDS_RIKEN|dds_ram:ram1
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
rdaddress[0] => altsyncram:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:altsyncram_component.address_b[6]
rdaddress[7] => altsyncram:altsyncram_component.address_b[7]
rdaddress[8] => altsyncram:altsyncram_component.address_b[8]
rdaddress[9] => altsyncram:altsyncram_component.address_b[9]
rdaddress[10] => altsyncram:altsyncram_component.address_b[10]
rdaddress[11] => altsyncram:altsyncram_component.address_b[11]
rdclock => altsyncram:altsyncram_component.clock1
wraddress[0] => altsyncram:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:altsyncram_component.address_a[6]
wraddress[7] => altsyncram:altsyncram_component.address_a[7]
wraddress[8] => altsyncram:altsyncram_component.address_a[8]
wraddress[9] => altsyncram:altsyncram_component.address_a[9]
wraddress[10] => altsyncram:altsyncram_component.address_a[10]
wraddress[11] => altsyncram:altsyncram_component.address_a[11]
wraddress[12] => altsyncram:altsyncram_component.address_a[12]
wraddress[13] => altsyncram:altsyncram_component.address_a[13]
wraddress[14] => altsyncram:altsyncram_component.address_a[14]
wrclock => altsyncram:altsyncram_component.clock0
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_b[0]
q[1] <= altsyncram:altsyncram_component.q_b[1]
q[2] <= altsyncram:altsyncram_component.q_b[2]
q[3] <= altsyncram:altsyncram_component.q_b[3]
q[4] <= altsyncram:altsyncram_component.q_b[4]
q[5] <= altsyncram:altsyncram_component.q_b[5]
q[6] <= altsyncram:altsyncram_component.q_b[6]
q[7] <= altsyncram:altsyncram_component.q_b[7]
q[8] <= altsyncram:altsyncram_component.q_b[8]
q[9] <= altsyncram:altsyncram_component.q_b[9]
q[10] <= altsyncram:altsyncram_component.q_b[10]
q[11] <= altsyncram:altsyncram_component.q_b[11]
q[12] <= altsyncram:altsyncram_component.q_b[12]
q[13] <= altsyncram:altsyncram_component.q_b[13]
q[14] <= altsyncram:altsyncram_component.q_b[14]
q[15] <= altsyncram:altsyncram_component.q_b[15]
q[16] <= altsyncram:altsyncram_component.q_b[16]
q[17] <= altsyncram:altsyncram_component.q_b[17]
q[18] <= altsyncram:altsyncram_component.q_b[18]
q[19] <= altsyncram:altsyncram_component.q_b[19]
q[20] <= altsyncram:altsyncram_component.q_b[20]
q[21] <= altsyncram:altsyncram_component.q_b[21]
q[22] <= altsyncram:altsyncram_component.q_b[22]
q[23] <= altsyncram:altsyncram_component.q_b[23]
q[24] <= altsyncram:altsyncram_component.q_b[24]
q[25] <= altsyncram:altsyncram_component.q_b[25]
q[26] <= altsyncram:altsyncram_component.q_b[26]
q[27] <= altsyncram:altsyncram_component.q_b[27]
q[28] <= altsyncram:altsyncram_component.q_b[28]
q[29] <= altsyncram:altsyncram_component.q_b[29]
q[30] <= altsyncram:altsyncram_component.q_b[30]
q[31] <= altsyncram:altsyncram_component.q_b[31]
q[32] <= altsyncram:altsyncram_component.q_b[32]
q[33] <= altsyncram:altsyncram_component.q_b[33]
q[34] <= altsyncram:altsyncram_component.q_b[34]
q[35] <= altsyncram:altsyncram_component.q_b[35]
q[36] <= altsyncram:altsyncram_component.q_b[36]
q[37] <= altsyncram:altsyncram_component.q_b[37]
q[38] <= altsyncram:altsyncram_component.q_b[38]
q[39] <= altsyncram:altsyncram_component.q_b[39]
q[40] <= altsyncram:altsyncram_component.q_b[40]
q[41] <= altsyncram:altsyncram_component.q_b[41]
q[42] <= altsyncram:altsyncram_component.q_b[42]
q[43] <= altsyncram:altsyncram_component.q_b[43]
q[44] <= altsyncram:altsyncram_component.q_b[44]
q[45] <= altsyncram:altsyncram_component.q_b[45]
q[46] <= altsyncram:altsyncram_component.q_b[46]
q[47] <= altsyncram:altsyncram_component.q_b[47]
q[48] <= altsyncram:altsyncram_component.q_b[48]
q[49] <= altsyncram:altsyncram_component.q_b[49]
q[50] <= altsyncram:altsyncram_component.q_b[50]
q[51] <= altsyncram:altsyncram_component.q_b[51]
q[52] <= altsyncram:altsyncram_component.q_b[52]
q[53] <= altsyncram:altsyncram_component.q_b[53]
q[54] <= altsyncram:altsyncram_component.q_b[54]
q[55] <= altsyncram:altsyncram_component.q_b[55]
q[56] <= altsyncram:altsyncram_component.q_b[56]
q[57] <= altsyncram:altsyncram_component.q_b[57]
q[58] <= altsyncram:altsyncram_component.q_b[58]
q[59] <= altsyncram:altsyncram_component.q_b[59]
q[60] <= altsyncram:altsyncram_component.q_b[60]
q[61] <= altsyncram:altsyncram_component.q_b[61]
q[62] <= altsyncram:altsyncram_component.q_b[62]
q[63] <= altsyncram:altsyncram_component.q_b[63]
q[64] <= altsyncram:altsyncram_component.q_b[64]
q[65] <= altsyncram:altsyncram_component.q_b[65]
q[66] <= altsyncram:altsyncram_component.q_b[66]
q[67] <= altsyncram:altsyncram_component.q_b[67]
q[68] <= altsyncram:altsyncram_component.q_b[68]
q[69] <= altsyncram:altsyncram_component.q_b[69]
q[70] <= altsyncram:altsyncram_component.q_b[70]
q[71] <= altsyncram:altsyncram_component.q_b[71]
q[72] <= altsyncram:altsyncram_component.q_b[72]
q[73] <= altsyncram:altsyncram_component.q_b[73]
q[74] <= altsyncram:altsyncram_component.q_b[74]
q[75] <= altsyncram:altsyncram_component.q_b[75]
q[76] <= altsyncram:altsyncram_component.q_b[76]
q[77] <= altsyncram:altsyncram_component.q_b[77]
q[78] <= altsyncram:altsyncram_component.q_b[78]
q[79] <= altsyncram:altsyncram_component.q_b[79]
q[80] <= altsyncram:altsyncram_component.q_b[80]
q[81] <= altsyncram:altsyncram_component.q_b[81]
q[82] <= altsyncram:altsyncram_component.q_b[82]
q[83] <= altsyncram:altsyncram_component.q_b[83]
q[84] <= altsyncram:altsyncram_component.q_b[84]
q[85] <= altsyncram:altsyncram_component.q_b[85]
q[86] <= altsyncram:altsyncram_component.q_b[86]
q[87] <= altsyncram:altsyncram_component.q_b[87]
q[88] <= altsyncram:altsyncram_component.q_b[88]
q[89] <= altsyncram:altsyncram_component.q_b[89]
q[90] <= altsyncram:altsyncram_component.q_b[90]
q[91] <= altsyncram:altsyncram_component.q_b[91]
q[92] <= altsyncram:altsyncram_component.q_b[92]
q[93] <= altsyncram:altsyncram_component.q_b[93]
q[94] <= altsyncram:altsyncram_component.q_b[94]
q[95] <= altsyncram:altsyncram_component.q_b[95]
q[96] <= altsyncram:altsyncram_component.q_b[96]
q[97] <= altsyncram:altsyncram_component.q_b[97]
q[98] <= altsyncram:altsyncram_component.q_b[98]
q[99] <= altsyncram:altsyncram_component.q_b[99]
q[100] <= altsyncram:altsyncram_component.q_b[100]
q[101] <= altsyncram:altsyncram_component.q_b[101]
q[102] <= altsyncram:altsyncram_component.q_b[102]
q[103] <= altsyncram:altsyncram_component.q_b[103]
q[104] <= altsyncram:altsyncram_component.q_b[104]
q[105] <= altsyncram:altsyncram_component.q_b[105]
q[106] <= altsyncram:altsyncram_component.q_b[106]
q[107] <= altsyncram:altsyncram_component.q_b[107]
q[108] <= altsyncram:altsyncram_component.q_b[108]
q[109] <= altsyncram:altsyncram_component.q_b[109]
q[110] <= altsyncram:altsyncram_component.q_b[110]
q[111] <= altsyncram:altsyncram_component.q_b[111]
q[112] <= altsyncram:altsyncram_component.q_b[112]
q[113] <= altsyncram:altsyncram_component.q_b[113]
q[114] <= altsyncram:altsyncram_component.q_b[114]
q[115] <= altsyncram:altsyncram_component.q_b[115]
q[116] <= altsyncram:altsyncram_component.q_b[116]
q[117] <= altsyncram:altsyncram_component.q_b[117]
q[118] <= altsyncram:altsyncram_component.q_b[118]
q[119] <= altsyncram:altsyncram_component.q_b[119]
q[120] <= altsyncram:altsyncram_component.q_b[120]
q[121] <= altsyncram:altsyncram_component.q_b[121]
q[122] <= altsyncram:altsyncram_component.q_b[122]
q[123] <= altsyncram:altsyncram_component.q_b[123]
q[124] <= altsyncram:altsyncram_component.q_b[124]
q[125] <= altsyncram:altsyncram_component.q_b[125]
q[126] <= altsyncram:altsyncram_component.q_b[126]
q[127] <= altsyncram:altsyncram_component.q_b[127]


|DDS_RIKEN|dds_ram:ram1|altsyncram:altsyncram_component
wren_a => altsyncram_kip3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_kip3:auto_generated.data_a[0]
data_a[1] => altsyncram_kip3:auto_generated.data_a[1]
data_a[2] => altsyncram_kip3:auto_generated.data_a[2]
data_a[3] => altsyncram_kip3:auto_generated.data_a[3]
data_a[4] => altsyncram_kip3:auto_generated.data_a[4]
data_a[5] => altsyncram_kip3:auto_generated.data_a[5]
data_a[6] => altsyncram_kip3:auto_generated.data_a[6]
data_a[7] => altsyncram_kip3:auto_generated.data_a[7]
data_a[8] => altsyncram_kip3:auto_generated.data_a[8]
data_a[9] => altsyncram_kip3:auto_generated.data_a[9]
data_a[10] => altsyncram_kip3:auto_generated.data_a[10]
data_a[11] => altsyncram_kip3:auto_generated.data_a[11]
data_a[12] => altsyncram_kip3:auto_generated.data_a[12]
data_a[13] => altsyncram_kip3:auto_generated.data_a[13]
data_a[14] => altsyncram_kip3:auto_generated.data_a[14]
data_a[15] => altsyncram_kip3:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
data_b[32] => ~NO_FANOUT~
data_b[33] => ~NO_FANOUT~
data_b[34] => ~NO_FANOUT~
data_b[35] => ~NO_FANOUT~
data_b[36] => ~NO_FANOUT~
data_b[37] => ~NO_FANOUT~
data_b[38] => ~NO_FANOUT~
data_b[39] => ~NO_FANOUT~
data_b[40] => ~NO_FANOUT~
data_b[41] => ~NO_FANOUT~
data_b[42] => ~NO_FANOUT~
data_b[43] => ~NO_FANOUT~
data_b[44] => ~NO_FANOUT~
data_b[45] => ~NO_FANOUT~
data_b[46] => ~NO_FANOUT~
data_b[47] => ~NO_FANOUT~
data_b[48] => ~NO_FANOUT~
data_b[49] => ~NO_FANOUT~
data_b[50] => ~NO_FANOUT~
data_b[51] => ~NO_FANOUT~
data_b[52] => ~NO_FANOUT~
data_b[53] => ~NO_FANOUT~
data_b[54] => ~NO_FANOUT~
data_b[55] => ~NO_FANOUT~
data_b[56] => ~NO_FANOUT~
data_b[57] => ~NO_FANOUT~
data_b[58] => ~NO_FANOUT~
data_b[59] => ~NO_FANOUT~
data_b[60] => ~NO_FANOUT~
data_b[61] => ~NO_FANOUT~
data_b[62] => ~NO_FANOUT~
data_b[63] => ~NO_FANOUT~
data_b[64] => ~NO_FANOUT~
data_b[65] => ~NO_FANOUT~
data_b[66] => ~NO_FANOUT~
data_b[67] => ~NO_FANOUT~
data_b[68] => ~NO_FANOUT~
data_b[69] => ~NO_FANOUT~
data_b[70] => ~NO_FANOUT~
data_b[71] => ~NO_FANOUT~
data_b[72] => ~NO_FANOUT~
data_b[73] => ~NO_FANOUT~
data_b[74] => ~NO_FANOUT~
data_b[75] => ~NO_FANOUT~
data_b[76] => ~NO_FANOUT~
data_b[77] => ~NO_FANOUT~
data_b[78] => ~NO_FANOUT~
data_b[79] => ~NO_FANOUT~
data_b[80] => ~NO_FANOUT~
data_b[81] => ~NO_FANOUT~
data_b[82] => ~NO_FANOUT~
data_b[83] => ~NO_FANOUT~
data_b[84] => ~NO_FANOUT~
data_b[85] => ~NO_FANOUT~
data_b[86] => ~NO_FANOUT~
data_b[87] => ~NO_FANOUT~
data_b[88] => ~NO_FANOUT~
data_b[89] => ~NO_FANOUT~
data_b[90] => ~NO_FANOUT~
data_b[91] => ~NO_FANOUT~
data_b[92] => ~NO_FANOUT~
data_b[93] => ~NO_FANOUT~
data_b[94] => ~NO_FANOUT~
data_b[95] => ~NO_FANOUT~
data_b[96] => ~NO_FANOUT~
data_b[97] => ~NO_FANOUT~
data_b[98] => ~NO_FANOUT~
data_b[99] => ~NO_FANOUT~
data_b[100] => ~NO_FANOUT~
data_b[101] => ~NO_FANOUT~
data_b[102] => ~NO_FANOUT~
data_b[103] => ~NO_FANOUT~
data_b[104] => ~NO_FANOUT~
data_b[105] => ~NO_FANOUT~
data_b[106] => ~NO_FANOUT~
data_b[107] => ~NO_FANOUT~
data_b[108] => ~NO_FANOUT~
data_b[109] => ~NO_FANOUT~
data_b[110] => ~NO_FANOUT~
data_b[111] => ~NO_FANOUT~
data_b[112] => ~NO_FANOUT~
data_b[113] => ~NO_FANOUT~
data_b[114] => ~NO_FANOUT~
data_b[115] => ~NO_FANOUT~
data_b[116] => ~NO_FANOUT~
data_b[117] => ~NO_FANOUT~
data_b[118] => ~NO_FANOUT~
data_b[119] => ~NO_FANOUT~
data_b[120] => ~NO_FANOUT~
data_b[121] => ~NO_FANOUT~
data_b[122] => ~NO_FANOUT~
data_b[123] => ~NO_FANOUT~
data_b[124] => ~NO_FANOUT~
data_b[125] => ~NO_FANOUT~
data_b[126] => ~NO_FANOUT~
data_b[127] => ~NO_FANOUT~
address_a[0] => altsyncram_kip3:auto_generated.address_a[0]
address_a[1] => altsyncram_kip3:auto_generated.address_a[1]
address_a[2] => altsyncram_kip3:auto_generated.address_a[2]
address_a[3] => altsyncram_kip3:auto_generated.address_a[3]
address_a[4] => altsyncram_kip3:auto_generated.address_a[4]
address_a[5] => altsyncram_kip3:auto_generated.address_a[5]
address_a[6] => altsyncram_kip3:auto_generated.address_a[6]
address_a[7] => altsyncram_kip3:auto_generated.address_a[7]
address_a[8] => altsyncram_kip3:auto_generated.address_a[8]
address_a[9] => altsyncram_kip3:auto_generated.address_a[9]
address_a[10] => altsyncram_kip3:auto_generated.address_a[10]
address_a[11] => altsyncram_kip3:auto_generated.address_a[11]
address_a[12] => altsyncram_kip3:auto_generated.address_a[12]
address_a[13] => altsyncram_kip3:auto_generated.address_a[13]
address_a[14] => altsyncram_kip3:auto_generated.address_a[14]
address_b[0] => altsyncram_kip3:auto_generated.address_b[0]
address_b[1] => altsyncram_kip3:auto_generated.address_b[1]
address_b[2] => altsyncram_kip3:auto_generated.address_b[2]
address_b[3] => altsyncram_kip3:auto_generated.address_b[3]
address_b[4] => altsyncram_kip3:auto_generated.address_b[4]
address_b[5] => altsyncram_kip3:auto_generated.address_b[5]
address_b[6] => altsyncram_kip3:auto_generated.address_b[6]
address_b[7] => altsyncram_kip3:auto_generated.address_b[7]
address_b[8] => altsyncram_kip3:auto_generated.address_b[8]
address_b[9] => altsyncram_kip3:auto_generated.address_b[9]
address_b[10] => altsyncram_kip3:auto_generated.address_b[10]
address_b[11] => altsyncram_kip3:auto_generated.address_b[11]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_kip3:auto_generated.clock0
clock1 => altsyncram_kip3:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_kip3:auto_generated.q_b[0]
q_b[1] <= altsyncram_kip3:auto_generated.q_b[1]
q_b[2] <= altsyncram_kip3:auto_generated.q_b[2]
q_b[3] <= altsyncram_kip3:auto_generated.q_b[3]
q_b[4] <= altsyncram_kip3:auto_generated.q_b[4]
q_b[5] <= altsyncram_kip3:auto_generated.q_b[5]
q_b[6] <= altsyncram_kip3:auto_generated.q_b[6]
q_b[7] <= altsyncram_kip3:auto_generated.q_b[7]
q_b[8] <= altsyncram_kip3:auto_generated.q_b[8]
q_b[9] <= altsyncram_kip3:auto_generated.q_b[9]
q_b[10] <= altsyncram_kip3:auto_generated.q_b[10]
q_b[11] <= altsyncram_kip3:auto_generated.q_b[11]
q_b[12] <= altsyncram_kip3:auto_generated.q_b[12]
q_b[13] <= altsyncram_kip3:auto_generated.q_b[13]
q_b[14] <= altsyncram_kip3:auto_generated.q_b[14]
q_b[15] <= altsyncram_kip3:auto_generated.q_b[15]
q_b[16] <= altsyncram_kip3:auto_generated.q_b[16]
q_b[17] <= altsyncram_kip3:auto_generated.q_b[17]
q_b[18] <= altsyncram_kip3:auto_generated.q_b[18]
q_b[19] <= altsyncram_kip3:auto_generated.q_b[19]
q_b[20] <= altsyncram_kip3:auto_generated.q_b[20]
q_b[21] <= altsyncram_kip3:auto_generated.q_b[21]
q_b[22] <= altsyncram_kip3:auto_generated.q_b[22]
q_b[23] <= altsyncram_kip3:auto_generated.q_b[23]
q_b[24] <= altsyncram_kip3:auto_generated.q_b[24]
q_b[25] <= altsyncram_kip3:auto_generated.q_b[25]
q_b[26] <= altsyncram_kip3:auto_generated.q_b[26]
q_b[27] <= altsyncram_kip3:auto_generated.q_b[27]
q_b[28] <= altsyncram_kip3:auto_generated.q_b[28]
q_b[29] <= altsyncram_kip3:auto_generated.q_b[29]
q_b[30] <= altsyncram_kip3:auto_generated.q_b[30]
q_b[31] <= altsyncram_kip3:auto_generated.q_b[31]
q_b[32] <= altsyncram_kip3:auto_generated.q_b[32]
q_b[33] <= altsyncram_kip3:auto_generated.q_b[33]
q_b[34] <= altsyncram_kip3:auto_generated.q_b[34]
q_b[35] <= altsyncram_kip3:auto_generated.q_b[35]
q_b[36] <= altsyncram_kip3:auto_generated.q_b[36]
q_b[37] <= altsyncram_kip3:auto_generated.q_b[37]
q_b[38] <= altsyncram_kip3:auto_generated.q_b[38]
q_b[39] <= altsyncram_kip3:auto_generated.q_b[39]
q_b[40] <= altsyncram_kip3:auto_generated.q_b[40]
q_b[41] <= altsyncram_kip3:auto_generated.q_b[41]
q_b[42] <= altsyncram_kip3:auto_generated.q_b[42]
q_b[43] <= altsyncram_kip3:auto_generated.q_b[43]
q_b[44] <= altsyncram_kip3:auto_generated.q_b[44]
q_b[45] <= altsyncram_kip3:auto_generated.q_b[45]
q_b[46] <= altsyncram_kip3:auto_generated.q_b[46]
q_b[47] <= altsyncram_kip3:auto_generated.q_b[47]
q_b[48] <= altsyncram_kip3:auto_generated.q_b[48]
q_b[49] <= altsyncram_kip3:auto_generated.q_b[49]
q_b[50] <= altsyncram_kip3:auto_generated.q_b[50]
q_b[51] <= altsyncram_kip3:auto_generated.q_b[51]
q_b[52] <= altsyncram_kip3:auto_generated.q_b[52]
q_b[53] <= altsyncram_kip3:auto_generated.q_b[53]
q_b[54] <= altsyncram_kip3:auto_generated.q_b[54]
q_b[55] <= altsyncram_kip3:auto_generated.q_b[55]
q_b[56] <= altsyncram_kip3:auto_generated.q_b[56]
q_b[57] <= altsyncram_kip3:auto_generated.q_b[57]
q_b[58] <= altsyncram_kip3:auto_generated.q_b[58]
q_b[59] <= altsyncram_kip3:auto_generated.q_b[59]
q_b[60] <= altsyncram_kip3:auto_generated.q_b[60]
q_b[61] <= altsyncram_kip3:auto_generated.q_b[61]
q_b[62] <= altsyncram_kip3:auto_generated.q_b[62]
q_b[63] <= altsyncram_kip3:auto_generated.q_b[63]
q_b[64] <= altsyncram_kip3:auto_generated.q_b[64]
q_b[65] <= altsyncram_kip3:auto_generated.q_b[65]
q_b[66] <= altsyncram_kip3:auto_generated.q_b[66]
q_b[67] <= altsyncram_kip3:auto_generated.q_b[67]
q_b[68] <= altsyncram_kip3:auto_generated.q_b[68]
q_b[69] <= altsyncram_kip3:auto_generated.q_b[69]
q_b[70] <= altsyncram_kip3:auto_generated.q_b[70]
q_b[71] <= altsyncram_kip3:auto_generated.q_b[71]
q_b[72] <= altsyncram_kip3:auto_generated.q_b[72]
q_b[73] <= altsyncram_kip3:auto_generated.q_b[73]
q_b[74] <= altsyncram_kip3:auto_generated.q_b[74]
q_b[75] <= altsyncram_kip3:auto_generated.q_b[75]
q_b[76] <= altsyncram_kip3:auto_generated.q_b[76]
q_b[77] <= altsyncram_kip3:auto_generated.q_b[77]
q_b[78] <= altsyncram_kip3:auto_generated.q_b[78]
q_b[79] <= altsyncram_kip3:auto_generated.q_b[79]
q_b[80] <= altsyncram_kip3:auto_generated.q_b[80]
q_b[81] <= altsyncram_kip3:auto_generated.q_b[81]
q_b[82] <= altsyncram_kip3:auto_generated.q_b[82]
q_b[83] <= altsyncram_kip3:auto_generated.q_b[83]
q_b[84] <= altsyncram_kip3:auto_generated.q_b[84]
q_b[85] <= altsyncram_kip3:auto_generated.q_b[85]
q_b[86] <= altsyncram_kip3:auto_generated.q_b[86]
q_b[87] <= altsyncram_kip3:auto_generated.q_b[87]
q_b[88] <= altsyncram_kip3:auto_generated.q_b[88]
q_b[89] <= altsyncram_kip3:auto_generated.q_b[89]
q_b[90] <= altsyncram_kip3:auto_generated.q_b[90]
q_b[91] <= altsyncram_kip3:auto_generated.q_b[91]
q_b[92] <= altsyncram_kip3:auto_generated.q_b[92]
q_b[93] <= altsyncram_kip3:auto_generated.q_b[93]
q_b[94] <= altsyncram_kip3:auto_generated.q_b[94]
q_b[95] <= altsyncram_kip3:auto_generated.q_b[95]
q_b[96] <= altsyncram_kip3:auto_generated.q_b[96]
q_b[97] <= altsyncram_kip3:auto_generated.q_b[97]
q_b[98] <= altsyncram_kip3:auto_generated.q_b[98]
q_b[99] <= altsyncram_kip3:auto_generated.q_b[99]
q_b[100] <= altsyncram_kip3:auto_generated.q_b[100]
q_b[101] <= altsyncram_kip3:auto_generated.q_b[101]
q_b[102] <= altsyncram_kip3:auto_generated.q_b[102]
q_b[103] <= altsyncram_kip3:auto_generated.q_b[103]
q_b[104] <= altsyncram_kip3:auto_generated.q_b[104]
q_b[105] <= altsyncram_kip3:auto_generated.q_b[105]
q_b[106] <= altsyncram_kip3:auto_generated.q_b[106]
q_b[107] <= altsyncram_kip3:auto_generated.q_b[107]
q_b[108] <= altsyncram_kip3:auto_generated.q_b[108]
q_b[109] <= altsyncram_kip3:auto_generated.q_b[109]
q_b[110] <= altsyncram_kip3:auto_generated.q_b[110]
q_b[111] <= altsyncram_kip3:auto_generated.q_b[111]
q_b[112] <= altsyncram_kip3:auto_generated.q_b[112]
q_b[113] <= altsyncram_kip3:auto_generated.q_b[113]
q_b[114] <= altsyncram_kip3:auto_generated.q_b[114]
q_b[115] <= altsyncram_kip3:auto_generated.q_b[115]
q_b[116] <= altsyncram_kip3:auto_generated.q_b[116]
q_b[117] <= altsyncram_kip3:auto_generated.q_b[117]
q_b[118] <= altsyncram_kip3:auto_generated.q_b[118]
q_b[119] <= altsyncram_kip3:auto_generated.q_b[119]
q_b[120] <= altsyncram_kip3:auto_generated.q_b[120]
q_b[121] <= altsyncram_kip3:auto_generated.q_b[121]
q_b[122] <= altsyncram_kip3:auto_generated.q_b[122]
q_b[123] <= altsyncram_kip3:auto_generated.q_b[123]
q_b[124] <= altsyncram_kip3:auto_generated.q_b[124]
q_b[125] <= altsyncram_kip3:auto_generated.q_b[125]
q_b[126] <= altsyncram_kip3:auto_generated.q_b[126]
q_b[127] <= altsyncram_kip3:auto_generated.q_b[127]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DDS_RIKEN|dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[10] => ram_block1a48.PORTAADDR10
address_a[10] => ram_block1a49.PORTAADDR10
address_a[10] => ram_block1a50.PORTAADDR10
address_a[10] => ram_block1a51.PORTAADDR10
address_a[10] => ram_block1a52.PORTAADDR10
address_a[10] => ram_block1a53.PORTAADDR10
address_a[10] => ram_block1a54.PORTAADDR10
address_a[10] => ram_block1a55.PORTAADDR10
address_a[10] => ram_block1a56.PORTAADDR10
address_a[10] => ram_block1a57.PORTAADDR10
address_a[10] => ram_block1a58.PORTAADDR10
address_a[10] => ram_block1a59.PORTAADDR10
address_a[10] => ram_block1a60.PORTAADDR10
address_a[10] => ram_block1a61.PORTAADDR10
address_a[10] => ram_block1a62.PORTAADDR10
address_a[10] => ram_block1a63.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[11] => ram_block1a48.PORTAADDR11
address_a[11] => ram_block1a49.PORTAADDR11
address_a[11] => ram_block1a50.PORTAADDR11
address_a[11] => ram_block1a51.PORTAADDR11
address_a[11] => ram_block1a52.PORTAADDR11
address_a[11] => ram_block1a53.PORTAADDR11
address_a[11] => ram_block1a54.PORTAADDR11
address_a[11] => ram_block1a55.PORTAADDR11
address_a[11] => ram_block1a56.PORTAADDR11
address_a[11] => ram_block1a57.PORTAADDR11
address_a[11] => ram_block1a58.PORTAADDR11
address_a[11] => ram_block1a59.PORTAADDR11
address_a[11] => ram_block1a60.PORTAADDR11
address_a[11] => ram_block1a61.PORTAADDR11
address_a[11] => ram_block1a62.PORTAADDR11
address_a[11] => ram_block1a63.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[12] => ram_block1a36.PORTAADDR12
address_a[12] => ram_block1a37.PORTAADDR12
address_a[12] => ram_block1a38.PORTAADDR12
address_a[12] => ram_block1a39.PORTAADDR12
address_a[12] => ram_block1a40.PORTAADDR12
address_a[12] => ram_block1a41.PORTAADDR12
address_a[12] => ram_block1a42.PORTAADDR12
address_a[12] => ram_block1a43.PORTAADDR12
address_a[12] => ram_block1a44.PORTAADDR12
address_a[12] => ram_block1a45.PORTAADDR12
address_a[12] => ram_block1a46.PORTAADDR12
address_a[12] => ram_block1a47.PORTAADDR12
address_a[12] => ram_block1a48.PORTAADDR12
address_a[12] => ram_block1a49.PORTAADDR12
address_a[12] => ram_block1a50.PORTAADDR12
address_a[12] => ram_block1a51.PORTAADDR12
address_a[12] => ram_block1a52.PORTAADDR12
address_a[12] => ram_block1a53.PORTAADDR12
address_a[12] => ram_block1a54.PORTAADDR12
address_a[12] => ram_block1a55.PORTAADDR12
address_a[12] => ram_block1a56.PORTAADDR12
address_a[12] => ram_block1a57.PORTAADDR12
address_a[12] => ram_block1a58.PORTAADDR12
address_a[12] => ram_block1a59.PORTAADDR12
address_a[12] => ram_block1a60.PORTAADDR12
address_a[12] => ram_block1a61.PORTAADDR12
address_a[12] => ram_block1a62.PORTAADDR12
address_a[12] => ram_block1a63.PORTAADDR12
address_a[13] => decode_msa:decode2.data[0]
address_a[13] => decode_msa:wren_decode_a.data[0]
address_a[14] => decode_msa:decode2.data[1]
address_a[14] => decode_msa:wren_decode_a.data[1]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[0] => ram_block1a46.PORTBADDR
address_b[0] => ram_block1a47.PORTBADDR
address_b[0] => ram_block1a48.PORTBADDR
address_b[0] => ram_block1a49.PORTBADDR
address_b[0] => ram_block1a50.PORTBADDR
address_b[0] => ram_block1a51.PORTBADDR
address_b[0] => ram_block1a52.PORTBADDR
address_b[0] => ram_block1a53.PORTBADDR
address_b[0] => ram_block1a54.PORTBADDR
address_b[0] => ram_block1a55.PORTBADDR
address_b[0] => ram_block1a56.PORTBADDR
address_b[0] => ram_block1a57.PORTBADDR
address_b[0] => ram_block1a58.PORTBADDR
address_b[0] => ram_block1a59.PORTBADDR
address_b[0] => ram_block1a60.PORTBADDR
address_b[0] => ram_block1a61.PORTBADDR
address_b[0] => ram_block1a62.PORTBADDR
address_b[0] => ram_block1a63.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[1] => ram_block1a40.PORTBADDR1
address_b[1] => ram_block1a41.PORTBADDR1
address_b[1] => ram_block1a42.PORTBADDR1
address_b[1] => ram_block1a43.PORTBADDR1
address_b[1] => ram_block1a44.PORTBADDR1
address_b[1] => ram_block1a45.PORTBADDR1
address_b[1] => ram_block1a46.PORTBADDR1
address_b[1] => ram_block1a47.PORTBADDR1
address_b[1] => ram_block1a48.PORTBADDR1
address_b[1] => ram_block1a49.PORTBADDR1
address_b[1] => ram_block1a50.PORTBADDR1
address_b[1] => ram_block1a51.PORTBADDR1
address_b[1] => ram_block1a52.PORTBADDR1
address_b[1] => ram_block1a53.PORTBADDR1
address_b[1] => ram_block1a54.PORTBADDR1
address_b[1] => ram_block1a55.PORTBADDR1
address_b[1] => ram_block1a56.PORTBADDR1
address_b[1] => ram_block1a57.PORTBADDR1
address_b[1] => ram_block1a58.PORTBADDR1
address_b[1] => ram_block1a59.PORTBADDR1
address_b[1] => ram_block1a60.PORTBADDR1
address_b[1] => ram_block1a61.PORTBADDR1
address_b[1] => ram_block1a62.PORTBADDR1
address_b[1] => ram_block1a63.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[2] => ram_block1a40.PORTBADDR2
address_b[2] => ram_block1a41.PORTBADDR2
address_b[2] => ram_block1a42.PORTBADDR2
address_b[2] => ram_block1a43.PORTBADDR2
address_b[2] => ram_block1a44.PORTBADDR2
address_b[2] => ram_block1a45.PORTBADDR2
address_b[2] => ram_block1a46.PORTBADDR2
address_b[2] => ram_block1a47.PORTBADDR2
address_b[2] => ram_block1a48.PORTBADDR2
address_b[2] => ram_block1a49.PORTBADDR2
address_b[2] => ram_block1a50.PORTBADDR2
address_b[2] => ram_block1a51.PORTBADDR2
address_b[2] => ram_block1a52.PORTBADDR2
address_b[2] => ram_block1a53.PORTBADDR2
address_b[2] => ram_block1a54.PORTBADDR2
address_b[2] => ram_block1a55.PORTBADDR2
address_b[2] => ram_block1a56.PORTBADDR2
address_b[2] => ram_block1a57.PORTBADDR2
address_b[2] => ram_block1a58.PORTBADDR2
address_b[2] => ram_block1a59.PORTBADDR2
address_b[2] => ram_block1a60.PORTBADDR2
address_b[2] => ram_block1a61.PORTBADDR2
address_b[2] => ram_block1a62.PORTBADDR2
address_b[2] => ram_block1a63.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[3] => ram_block1a40.PORTBADDR3
address_b[3] => ram_block1a41.PORTBADDR3
address_b[3] => ram_block1a42.PORTBADDR3
address_b[3] => ram_block1a43.PORTBADDR3
address_b[3] => ram_block1a44.PORTBADDR3
address_b[3] => ram_block1a45.PORTBADDR3
address_b[3] => ram_block1a46.PORTBADDR3
address_b[3] => ram_block1a47.PORTBADDR3
address_b[3] => ram_block1a48.PORTBADDR3
address_b[3] => ram_block1a49.PORTBADDR3
address_b[3] => ram_block1a50.PORTBADDR3
address_b[3] => ram_block1a51.PORTBADDR3
address_b[3] => ram_block1a52.PORTBADDR3
address_b[3] => ram_block1a53.PORTBADDR3
address_b[3] => ram_block1a54.PORTBADDR3
address_b[3] => ram_block1a55.PORTBADDR3
address_b[3] => ram_block1a56.PORTBADDR3
address_b[3] => ram_block1a57.PORTBADDR3
address_b[3] => ram_block1a58.PORTBADDR3
address_b[3] => ram_block1a59.PORTBADDR3
address_b[3] => ram_block1a60.PORTBADDR3
address_b[3] => ram_block1a61.PORTBADDR3
address_b[3] => ram_block1a62.PORTBADDR3
address_b[3] => ram_block1a63.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[4] => ram_block1a40.PORTBADDR4
address_b[4] => ram_block1a41.PORTBADDR4
address_b[4] => ram_block1a42.PORTBADDR4
address_b[4] => ram_block1a43.PORTBADDR4
address_b[4] => ram_block1a44.PORTBADDR4
address_b[4] => ram_block1a45.PORTBADDR4
address_b[4] => ram_block1a46.PORTBADDR4
address_b[4] => ram_block1a47.PORTBADDR4
address_b[4] => ram_block1a48.PORTBADDR4
address_b[4] => ram_block1a49.PORTBADDR4
address_b[4] => ram_block1a50.PORTBADDR4
address_b[4] => ram_block1a51.PORTBADDR4
address_b[4] => ram_block1a52.PORTBADDR4
address_b[4] => ram_block1a53.PORTBADDR4
address_b[4] => ram_block1a54.PORTBADDR4
address_b[4] => ram_block1a55.PORTBADDR4
address_b[4] => ram_block1a56.PORTBADDR4
address_b[4] => ram_block1a57.PORTBADDR4
address_b[4] => ram_block1a58.PORTBADDR4
address_b[4] => ram_block1a59.PORTBADDR4
address_b[4] => ram_block1a60.PORTBADDR4
address_b[4] => ram_block1a61.PORTBADDR4
address_b[4] => ram_block1a62.PORTBADDR4
address_b[4] => ram_block1a63.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[5] => ram_block1a38.PORTBADDR5
address_b[5] => ram_block1a39.PORTBADDR5
address_b[5] => ram_block1a40.PORTBADDR5
address_b[5] => ram_block1a41.PORTBADDR5
address_b[5] => ram_block1a42.PORTBADDR5
address_b[5] => ram_block1a43.PORTBADDR5
address_b[5] => ram_block1a44.PORTBADDR5
address_b[5] => ram_block1a45.PORTBADDR5
address_b[5] => ram_block1a46.PORTBADDR5
address_b[5] => ram_block1a47.PORTBADDR5
address_b[5] => ram_block1a48.PORTBADDR5
address_b[5] => ram_block1a49.PORTBADDR5
address_b[5] => ram_block1a50.PORTBADDR5
address_b[5] => ram_block1a51.PORTBADDR5
address_b[5] => ram_block1a52.PORTBADDR5
address_b[5] => ram_block1a53.PORTBADDR5
address_b[5] => ram_block1a54.PORTBADDR5
address_b[5] => ram_block1a55.PORTBADDR5
address_b[5] => ram_block1a56.PORTBADDR5
address_b[5] => ram_block1a57.PORTBADDR5
address_b[5] => ram_block1a58.PORTBADDR5
address_b[5] => ram_block1a59.PORTBADDR5
address_b[5] => ram_block1a60.PORTBADDR5
address_b[5] => ram_block1a61.PORTBADDR5
address_b[5] => ram_block1a62.PORTBADDR5
address_b[5] => ram_block1a63.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[6] => ram_block1a36.PORTBADDR6
address_b[6] => ram_block1a37.PORTBADDR6
address_b[6] => ram_block1a38.PORTBADDR6
address_b[6] => ram_block1a39.PORTBADDR6
address_b[6] => ram_block1a40.PORTBADDR6
address_b[6] => ram_block1a41.PORTBADDR6
address_b[6] => ram_block1a42.PORTBADDR6
address_b[6] => ram_block1a43.PORTBADDR6
address_b[6] => ram_block1a44.PORTBADDR6
address_b[6] => ram_block1a45.PORTBADDR6
address_b[6] => ram_block1a46.PORTBADDR6
address_b[6] => ram_block1a47.PORTBADDR6
address_b[6] => ram_block1a48.PORTBADDR6
address_b[6] => ram_block1a49.PORTBADDR6
address_b[6] => ram_block1a50.PORTBADDR6
address_b[6] => ram_block1a51.PORTBADDR6
address_b[6] => ram_block1a52.PORTBADDR6
address_b[6] => ram_block1a53.PORTBADDR6
address_b[6] => ram_block1a54.PORTBADDR6
address_b[6] => ram_block1a55.PORTBADDR6
address_b[6] => ram_block1a56.PORTBADDR6
address_b[6] => ram_block1a57.PORTBADDR6
address_b[6] => ram_block1a58.PORTBADDR6
address_b[6] => ram_block1a59.PORTBADDR6
address_b[6] => ram_block1a60.PORTBADDR6
address_b[6] => ram_block1a61.PORTBADDR6
address_b[6] => ram_block1a62.PORTBADDR6
address_b[6] => ram_block1a63.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
address_b[7] => ram_block1a36.PORTBADDR7
address_b[7] => ram_block1a37.PORTBADDR7
address_b[7] => ram_block1a38.PORTBADDR7
address_b[7] => ram_block1a39.PORTBADDR7
address_b[7] => ram_block1a40.PORTBADDR7
address_b[7] => ram_block1a41.PORTBADDR7
address_b[7] => ram_block1a42.PORTBADDR7
address_b[7] => ram_block1a43.PORTBADDR7
address_b[7] => ram_block1a44.PORTBADDR7
address_b[7] => ram_block1a45.PORTBADDR7
address_b[7] => ram_block1a46.PORTBADDR7
address_b[7] => ram_block1a47.PORTBADDR7
address_b[7] => ram_block1a48.PORTBADDR7
address_b[7] => ram_block1a49.PORTBADDR7
address_b[7] => ram_block1a50.PORTBADDR7
address_b[7] => ram_block1a51.PORTBADDR7
address_b[7] => ram_block1a52.PORTBADDR7
address_b[7] => ram_block1a53.PORTBADDR7
address_b[7] => ram_block1a54.PORTBADDR7
address_b[7] => ram_block1a55.PORTBADDR7
address_b[7] => ram_block1a56.PORTBADDR7
address_b[7] => ram_block1a57.PORTBADDR7
address_b[7] => ram_block1a58.PORTBADDR7
address_b[7] => ram_block1a59.PORTBADDR7
address_b[7] => ram_block1a60.PORTBADDR7
address_b[7] => ram_block1a61.PORTBADDR7
address_b[7] => ram_block1a62.PORTBADDR7
address_b[7] => ram_block1a63.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[8] => ram_block1a32.PORTBADDR8
address_b[8] => ram_block1a33.PORTBADDR8
address_b[8] => ram_block1a34.PORTBADDR8
address_b[8] => ram_block1a35.PORTBADDR8
address_b[8] => ram_block1a36.PORTBADDR8
address_b[8] => ram_block1a37.PORTBADDR8
address_b[8] => ram_block1a38.PORTBADDR8
address_b[8] => ram_block1a39.PORTBADDR8
address_b[8] => ram_block1a40.PORTBADDR8
address_b[8] => ram_block1a41.PORTBADDR8
address_b[8] => ram_block1a42.PORTBADDR8
address_b[8] => ram_block1a43.PORTBADDR8
address_b[8] => ram_block1a44.PORTBADDR8
address_b[8] => ram_block1a45.PORTBADDR8
address_b[8] => ram_block1a46.PORTBADDR8
address_b[8] => ram_block1a47.PORTBADDR8
address_b[8] => ram_block1a48.PORTBADDR8
address_b[8] => ram_block1a49.PORTBADDR8
address_b[8] => ram_block1a50.PORTBADDR8
address_b[8] => ram_block1a51.PORTBADDR8
address_b[8] => ram_block1a52.PORTBADDR8
address_b[8] => ram_block1a53.PORTBADDR8
address_b[8] => ram_block1a54.PORTBADDR8
address_b[8] => ram_block1a55.PORTBADDR8
address_b[8] => ram_block1a56.PORTBADDR8
address_b[8] => ram_block1a57.PORTBADDR8
address_b[8] => ram_block1a58.PORTBADDR8
address_b[8] => ram_block1a59.PORTBADDR8
address_b[8] => ram_block1a60.PORTBADDR8
address_b[8] => ram_block1a61.PORTBADDR8
address_b[8] => ram_block1a62.PORTBADDR8
address_b[8] => ram_block1a63.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[9] => ram_block1a32.PORTBADDR9
address_b[9] => ram_block1a33.PORTBADDR9
address_b[9] => ram_block1a34.PORTBADDR9
address_b[9] => ram_block1a35.PORTBADDR9
address_b[9] => ram_block1a36.PORTBADDR9
address_b[9] => ram_block1a37.PORTBADDR9
address_b[9] => ram_block1a38.PORTBADDR9
address_b[9] => ram_block1a39.PORTBADDR9
address_b[9] => ram_block1a40.PORTBADDR9
address_b[9] => ram_block1a41.PORTBADDR9
address_b[9] => ram_block1a42.PORTBADDR9
address_b[9] => ram_block1a43.PORTBADDR9
address_b[9] => ram_block1a44.PORTBADDR9
address_b[9] => ram_block1a45.PORTBADDR9
address_b[9] => ram_block1a46.PORTBADDR9
address_b[9] => ram_block1a47.PORTBADDR9
address_b[9] => ram_block1a48.PORTBADDR9
address_b[9] => ram_block1a49.PORTBADDR9
address_b[9] => ram_block1a50.PORTBADDR9
address_b[9] => ram_block1a51.PORTBADDR9
address_b[9] => ram_block1a52.PORTBADDR9
address_b[9] => ram_block1a53.PORTBADDR9
address_b[9] => ram_block1a54.PORTBADDR9
address_b[9] => ram_block1a55.PORTBADDR9
address_b[9] => ram_block1a56.PORTBADDR9
address_b[9] => ram_block1a57.PORTBADDR9
address_b[9] => ram_block1a58.PORTBADDR9
address_b[9] => ram_block1a59.PORTBADDR9
address_b[9] => ram_block1a60.PORTBADDR9
address_b[9] => ram_block1a61.PORTBADDR9
address_b[9] => ram_block1a62.PORTBADDR9
address_b[9] => ram_block1a63.PORTBADDR9
address_b[10] => address_reg_b[0].DATAIN
address_b[10] => decode_f8a:rden_decode_b.data[0]
address_b[11] => address_reg_b[1].DATAIN
address_b[11] => decode_f8a:rden_decode_b.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clock1 => ram_block1a36.CLK1
clock1 => ram_block1a37.CLK1
clock1 => ram_block1a38.CLK1
clock1 => ram_block1a39.CLK1
clock1 => ram_block1a40.CLK1
clock1 => ram_block1a41.CLK1
clock1 => ram_block1a42.CLK1
clock1 => ram_block1a43.CLK1
clock1 => ram_block1a44.CLK1
clock1 => ram_block1a45.CLK1
clock1 => ram_block1a46.CLK1
clock1 => ram_block1a47.CLK1
clock1 => ram_block1a48.CLK1
clock1 => ram_block1a49.CLK1
clock1 => ram_block1a50.CLK1
clock1 => ram_block1a51.CLK1
clock1 => ram_block1a52.CLK1
clock1 => ram_block1a53.CLK1
clock1 => ram_block1a54.CLK1
clock1 => ram_block1a55.CLK1
clock1 => ram_block1a56.CLK1
clock1 => ram_block1a57.CLK1
clock1 => ram_block1a58.CLK1
clock1 => ram_block1a59.CLK1
clock1 => ram_block1a60.CLK1
clock1 => ram_block1a61.CLK1
clock1 => ram_block1a62.CLK1
clock1 => ram_block1a63.CLK1
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[0] => ram_block1a32.PORTADATAIN
data_a[0] => ram_block1a48.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a17.PORTADATAIN
data_a[1] => ram_block1a33.PORTADATAIN
data_a[1] => ram_block1a49.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a18.PORTADATAIN
data_a[2] => ram_block1a34.PORTADATAIN
data_a[2] => ram_block1a50.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a19.PORTADATAIN
data_a[3] => ram_block1a35.PORTADATAIN
data_a[3] => ram_block1a51.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a20.PORTADATAIN
data_a[4] => ram_block1a36.PORTADATAIN
data_a[4] => ram_block1a52.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a21.PORTADATAIN
data_a[5] => ram_block1a37.PORTADATAIN
data_a[5] => ram_block1a53.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a22.PORTADATAIN
data_a[6] => ram_block1a38.PORTADATAIN
data_a[6] => ram_block1a54.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a23.PORTADATAIN
data_a[7] => ram_block1a39.PORTADATAIN
data_a[7] => ram_block1a55.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a24.PORTADATAIN
data_a[8] => ram_block1a40.PORTADATAIN
data_a[8] => ram_block1a56.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[9] => ram_block1a25.PORTADATAIN
data_a[9] => ram_block1a41.PORTADATAIN
data_a[9] => ram_block1a57.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[10] => ram_block1a26.PORTADATAIN
data_a[10] => ram_block1a42.PORTADATAIN
data_a[10] => ram_block1a58.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[11] => ram_block1a27.PORTADATAIN
data_a[11] => ram_block1a43.PORTADATAIN
data_a[11] => ram_block1a59.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[12] => ram_block1a28.PORTADATAIN
data_a[12] => ram_block1a44.PORTADATAIN
data_a[12] => ram_block1a60.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[13] => ram_block1a29.PORTADATAIN
data_a[13] => ram_block1a45.PORTADATAIN
data_a[13] => ram_block1a61.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[14] => ram_block1a30.PORTADATAIN
data_a[14] => ram_block1a46.PORTADATAIN
data_a[14] => ram_block1a62.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[15] => ram_block1a31.PORTADATAIN
data_a[15] => ram_block1a47.PORTADATAIN
data_a[15] => ram_block1a63.PORTADATAIN
q_b[0] <= mux_9qb:mux3.result[0]
q_b[1] <= mux_9qb:mux3.result[1]
q_b[2] <= mux_9qb:mux3.result[2]
q_b[3] <= mux_9qb:mux3.result[3]
q_b[4] <= mux_9qb:mux3.result[4]
q_b[5] <= mux_9qb:mux3.result[5]
q_b[6] <= mux_9qb:mux3.result[6]
q_b[7] <= mux_9qb:mux3.result[7]
q_b[8] <= mux_9qb:mux3.result[8]
q_b[9] <= mux_9qb:mux3.result[9]
q_b[10] <= mux_9qb:mux3.result[10]
q_b[11] <= mux_9qb:mux3.result[11]
q_b[12] <= mux_9qb:mux3.result[12]
q_b[13] <= mux_9qb:mux3.result[13]
q_b[14] <= mux_9qb:mux3.result[14]
q_b[15] <= mux_9qb:mux3.result[15]
q_b[16] <= mux_9qb:mux3.result[16]
q_b[17] <= mux_9qb:mux3.result[17]
q_b[18] <= mux_9qb:mux3.result[18]
q_b[19] <= mux_9qb:mux3.result[19]
q_b[20] <= mux_9qb:mux3.result[20]
q_b[21] <= mux_9qb:mux3.result[21]
q_b[22] <= mux_9qb:mux3.result[22]
q_b[23] <= mux_9qb:mux3.result[23]
q_b[24] <= mux_9qb:mux3.result[24]
q_b[25] <= mux_9qb:mux3.result[25]
q_b[26] <= mux_9qb:mux3.result[26]
q_b[27] <= mux_9qb:mux3.result[27]
q_b[28] <= mux_9qb:mux3.result[28]
q_b[29] <= mux_9qb:mux3.result[29]
q_b[30] <= mux_9qb:mux3.result[30]
q_b[31] <= mux_9qb:mux3.result[31]
q_b[32] <= mux_9qb:mux3.result[32]
q_b[33] <= mux_9qb:mux3.result[33]
q_b[34] <= mux_9qb:mux3.result[34]
q_b[35] <= mux_9qb:mux3.result[35]
q_b[36] <= mux_9qb:mux3.result[36]
q_b[37] <= mux_9qb:mux3.result[37]
q_b[38] <= mux_9qb:mux3.result[38]
q_b[39] <= mux_9qb:mux3.result[39]
q_b[40] <= mux_9qb:mux3.result[40]
q_b[41] <= mux_9qb:mux3.result[41]
q_b[42] <= mux_9qb:mux3.result[42]
q_b[43] <= mux_9qb:mux3.result[43]
q_b[44] <= mux_9qb:mux3.result[44]
q_b[45] <= mux_9qb:mux3.result[45]
q_b[46] <= mux_9qb:mux3.result[46]
q_b[47] <= mux_9qb:mux3.result[47]
q_b[48] <= mux_9qb:mux3.result[48]
q_b[49] <= mux_9qb:mux3.result[49]
q_b[50] <= mux_9qb:mux3.result[50]
q_b[51] <= mux_9qb:mux3.result[51]
q_b[52] <= mux_9qb:mux3.result[52]
q_b[53] <= mux_9qb:mux3.result[53]
q_b[54] <= mux_9qb:mux3.result[54]
q_b[55] <= mux_9qb:mux3.result[55]
q_b[56] <= mux_9qb:mux3.result[56]
q_b[57] <= mux_9qb:mux3.result[57]
q_b[58] <= mux_9qb:mux3.result[58]
q_b[59] <= mux_9qb:mux3.result[59]
q_b[60] <= mux_9qb:mux3.result[60]
q_b[61] <= mux_9qb:mux3.result[61]
q_b[62] <= mux_9qb:mux3.result[62]
q_b[63] <= mux_9qb:mux3.result[63]
q_b[64] <= mux_9qb:mux3.result[64]
q_b[65] <= mux_9qb:mux3.result[65]
q_b[66] <= mux_9qb:mux3.result[66]
q_b[67] <= mux_9qb:mux3.result[67]
q_b[68] <= mux_9qb:mux3.result[68]
q_b[69] <= mux_9qb:mux3.result[69]
q_b[70] <= mux_9qb:mux3.result[70]
q_b[71] <= mux_9qb:mux3.result[71]
q_b[72] <= mux_9qb:mux3.result[72]
q_b[73] <= mux_9qb:mux3.result[73]
q_b[74] <= mux_9qb:mux3.result[74]
q_b[75] <= mux_9qb:mux3.result[75]
q_b[76] <= mux_9qb:mux3.result[76]
q_b[77] <= mux_9qb:mux3.result[77]
q_b[78] <= mux_9qb:mux3.result[78]
q_b[79] <= mux_9qb:mux3.result[79]
q_b[80] <= mux_9qb:mux3.result[80]
q_b[81] <= mux_9qb:mux3.result[81]
q_b[82] <= mux_9qb:mux3.result[82]
q_b[83] <= mux_9qb:mux3.result[83]
q_b[84] <= mux_9qb:mux3.result[84]
q_b[85] <= mux_9qb:mux3.result[85]
q_b[86] <= mux_9qb:mux3.result[86]
q_b[87] <= mux_9qb:mux3.result[87]
q_b[88] <= mux_9qb:mux3.result[88]
q_b[89] <= mux_9qb:mux3.result[89]
q_b[90] <= mux_9qb:mux3.result[90]
q_b[91] <= mux_9qb:mux3.result[91]
q_b[92] <= mux_9qb:mux3.result[92]
q_b[93] <= mux_9qb:mux3.result[93]
q_b[94] <= mux_9qb:mux3.result[94]
q_b[95] <= mux_9qb:mux3.result[95]
q_b[96] <= mux_9qb:mux3.result[96]
q_b[97] <= mux_9qb:mux3.result[97]
q_b[98] <= mux_9qb:mux3.result[98]
q_b[99] <= mux_9qb:mux3.result[99]
q_b[100] <= mux_9qb:mux3.result[100]
q_b[101] <= mux_9qb:mux3.result[101]
q_b[102] <= mux_9qb:mux3.result[102]
q_b[103] <= mux_9qb:mux3.result[103]
q_b[104] <= mux_9qb:mux3.result[104]
q_b[105] <= mux_9qb:mux3.result[105]
q_b[106] <= mux_9qb:mux3.result[106]
q_b[107] <= mux_9qb:mux3.result[107]
q_b[108] <= mux_9qb:mux3.result[108]
q_b[109] <= mux_9qb:mux3.result[109]
q_b[110] <= mux_9qb:mux3.result[110]
q_b[111] <= mux_9qb:mux3.result[111]
q_b[112] <= mux_9qb:mux3.result[112]
q_b[113] <= mux_9qb:mux3.result[113]
q_b[114] <= mux_9qb:mux3.result[114]
q_b[115] <= mux_9qb:mux3.result[115]
q_b[116] <= mux_9qb:mux3.result[116]
q_b[117] <= mux_9qb:mux3.result[117]
q_b[118] <= mux_9qb:mux3.result[118]
q_b[119] <= mux_9qb:mux3.result[119]
q_b[120] <= mux_9qb:mux3.result[120]
q_b[121] <= mux_9qb:mux3.result[121]
q_b[122] <= mux_9qb:mux3.result[122]
q_b[123] <= mux_9qb:mux3.result[123]
q_b[124] <= mux_9qb:mux3.result[124]
q_b[125] <= mux_9qb:mux3.result[125]
q_b[126] <= mux_9qb:mux3.result[126]
q_b[127] <= mux_9qb:mux3.result[127]
wren_a => decode_msa:decode2.enable
wren_a => decode_msa:wren_decode_a.enable


|DDS_RIKEN|dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|decode_msa:decode2
data[0] => w_anode1458w[1].IN0
data[0] => w_anode1471w[1].IN1
data[0] => w_anode1479w[1].IN0
data[0] => w_anode1487w[1].IN1
data[1] => w_anode1458w[2].IN0
data[1] => w_anode1471w[2].IN0
data[1] => w_anode1479w[2].IN1
data[1] => w_anode1487w[2].IN1
enable => w_anode1458w[1].IN0
enable => w_anode1471w[1].IN0
enable => w_anode1479w[1].IN0
enable => w_anode1487w[1].IN0
eq[0] <= w_anode1458w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode1471w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode1479w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode1487w[2].DB_MAX_OUTPUT_PORT_TYPE


|DDS_RIKEN|dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|decode_f8a:rden_decode_b
data[0] => w_anode1496w[1].IN0
data[0] => w_anode1510w[1].IN1
data[0] => w_anode1519w[1].IN0
data[0] => w_anode1528w[1].IN1
data[1] => w_anode1496w[2].IN0
data[1] => w_anode1510w[2].IN0
data[1] => w_anode1519w[2].IN1
data[1] => w_anode1528w[2].IN1
eq[0] <= w_anode1496w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode1510w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode1519w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode1528w[2].DB_MAX_OUTPUT_PORT_TYPE


|DDS_RIKEN|dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|decode_msa:wren_decode_a
data[0] => w_anode1458w[1].IN0
data[0] => w_anode1471w[1].IN1
data[0] => w_anode1479w[1].IN0
data[0] => w_anode1487w[1].IN1
data[1] => w_anode1458w[2].IN0
data[1] => w_anode1471w[2].IN0
data[1] => w_anode1479w[2].IN1
data[1] => w_anode1487w[2].IN1
enable => w_anode1458w[1].IN0
enable => w_anode1471w[1].IN0
enable => w_anode1479w[1].IN0
enable => w_anode1487w[1].IN0
eq[0] <= w_anode1458w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode1471w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode1479w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode1487w[2].DB_MAX_OUTPUT_PORT_TYPE


|DDS_RIKEN|dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_kip3:auto_generated|mux_9qb:mux3
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[17] => _.IN0
data[18] => _.IN0
data[18] => _.IN0
data[19] => _.IN0
data[19] => _.IN0
data[20] => _.IN0
data[20] => _.IN0
data[21] => _.IN0
data[21] => _.IN0
data[22] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
data[23] => _.IN0
data[24] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[34] => _.IN0
data[34] => _.IN0
data[35] => _.IN0
data[35] => _.IN0
data[36] => _.IN0
data[36] => _.IN0
data[37] => _.IN0
data[37] => _.IN0
data[38] => _.IN0
data[38] => _.IN0
data[39] => _.IN0
data[39] => _.IN0
data[40] => _.IN0
data[40] => _.IN0
data[41] => _.IN0
data[41] => _.IN0
data[42] => _.IN0
data[42] => _.IN0
data[43] => _.IN0
data[43] => _.IN0
data[44] => _.IN0
data[44] => _.IN0
data[45] => _.IN0
data[45] => _.IN0
data[46] => _.IN0
data[46] => _.IN0
data[47] => _.IN0
data[47] => _.IN0
data[48] => _.IN0
data[48] => _.IN0
data[49] => _.IN0
data[49] => _.IN0
data[50] => _.IN0
data[50] => _.IN0
data[51] => _.IN0
data[51] => _.IN0
data[52] => _.IN0
data[52] => _.IN0
data[53] => _.IN0
data[53] => _.IN0
data[54] => _.IN0
data[54] => _.IN0
data[55] => _.IN0
data[55] => _.IN0
data[56] => _.IN0
data[56] => _.IN0
data[57] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
data[63] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[72] => _.IN0
data[72] => _.IN0
data[73] => _.IN0
data[73] => _.IN0
data[74] => _.IN0
data[74] => _.IN0
data[75] => _.IN0
data[75] => _.IN0
data[76] => _.IN0
data[76] => _.IN0
data[77] => _.IN0
data[77] => _.IN0
data[78] => _.IN0
data[78] => _.IN0
data[79] => _.IN0
data[79] => _.IN0
data[80] => _.IN0
data[80] => _.IN0
data[81] => _.IN0
data[81] => _.IN0
data[82] => _.IN0
data[82] => _.IN0
data[83] => _.IN0
data[83] => _.IN0
data[84] => _.IN0
data[84] => _.IN0
data[85] => _.IN0
data[85] => _.IN0
data[86] => _.IN0
data[86] => _.IN0
data[87] => _.IN0
data[87] => _.IN0
data[88] => _.IN0
data[88] => _.IN0
data[89] => _.IN0
data[89] => _.IN0
data[90] => _.IN0
data[90] => _.IN0
data[91] => _.IN0
data[91] => _.IN0
data[92] => _.IN0
data[92] => _.IN0
data[93] => _.IN0
data[93] => _.IN0
data[94] => _.IN0
data[94] => _.IN0
data[95] => _.IN0
data[95] => _.IN0
data[96] => _.IN0
data[96] => _.IN0
data[97] => _.IN0
data[97] => _.IN0
data[98] => _.IN0
data[98] => _.IN0
data[99] => _.IN0
data[99] => _.IN0
data[100] => _.IN0
data[100] => _.IN0
data[101] => _.IN0
data[101] => _.IN0
data[102] => _.IN0
data[102] => _.IN0
data[103] => _.IN0
data[103] => _.IN0
data[104] => _.IN0
data[104] => _.IN0
data[105] => _.IN0
data[105] => _.IN0
data[106] => _.IN0
data[106] => _.IN0
data[107] => _.IN0
data[107] => _.IN0
data[108] => _.IN0
data[108] => _.IN0
data[109] => _.IN0
data[109] => _.IN0
data[110] => _.IN0
data[110] => _.IN0
data[111] => _.IN0
data[111] => _.IN0
data[112] => _.IN0
data[112] => _.IN0
data[113] => _.IN0
data[113] => _.IN0
data[114] => _.IN0
data[114] => _.IN0
data[115] => _.IN0
data[115] => _.IN0
data[116] => _.IN0
data[116] => _.IN0
data[117] => _.IN0
data[117] => _.IN0
data[118] => _.IN0
data[118] => _.IN0
data[119] => _.IN0
data[119] => _.IN0
data[120] => _.IN0
data[120] => _.IN0
data[121] => _.IN0
data[121] => _.IN0
data[122] => _.IN0
data[122] => _.IN0
data[123] => _.IN0
data[123] => _.IN0
data[124] => _.IN0
data[124] => _.IN0
data[125] => _.IN0
data[125] => _.IN0
data[126] => _.IN0
data[126] => _.IN0
data[127] => _.IN0
data[127] => _.IN0
data[128] => _.IN0
data[129] => _.IN0
data[130] => _.IN0
data[131] => _.IN0
data[132] => _.IN0
data[133] => _.IN0
data[134] => _.IN0
data[135] => _.IN0
data[136] => _.IN0
data[137] => _.IN0
data[138] => _.IN0
data[139] => _.IN0
data[140] => _.IN0
data[141] => _.IN0
data[142] => _.IN0
data[143] => _.IN0
data[144] => _.IN0
data[145] => _.IN0
data[146] => _.IN0
data[147] => _.IN0
data[148] => _.IN0
data[149] => _.IN0
data[150] => _.IN0
data[151] => _.IN0
data[152] => _.IN0
data[153] => _.IN0
data[154] => _.IN0
data[155] => _.IN0
data[156] => _.IN0
data[157] => _.IN0
data[158] => _.IN0
data[159] => _.IN0
data[160] => _.IN0
data[161] => _.IN0
data[162] => _.IN0
data[163] => _.IN0
data[164] => _.IN0
data[165] => _.IN0
data[166] => _.IN0
data[167] => _.IN0
data[168] => _.IN0
data[169] => _.IN0
data[170] => _.IN0
data[171] => _.IN0
data[172] => _.IN0
data[173] => _.IN0
data[174] => _.IN0
data[175] => _.IN0
data[176] => _.IN0
data[177] => _.IN0
data[178] => _.IN0
data[179] => _.IN0
data[180] => _.IN0
data[181] => _.IN0
data[182] => _.IN0
data[183] => _.IN0
data[184] => _.IN0
data[185] => _.IN0
data[186] => _.IN0
data[187] => _.IN0
data[188] => _.IN0
data[189] => _.IN0
data[190] => _.IN0
data[191] => _.IN0
data[192] => _.IN0
data[193] => _.IN0
data[194] => _.IN0
data[195] => _.IN0
data[196] => _.IN0
data[197] => _.IN0
data[198] => _.IN0
data[199] => _.IN0
data[200] => _.IN0
data[201] => _.IN0
data[202] => _.IN0
data[203] => _.IN0
data[204] => _.IN0
data[205] => _.IN0
data[206] => _.IN0
data[207] => _.IN0
data[208] => _.IN0
data[209] => _.IN0
data[210] => _.IN0
data[211] => _.IN0
data[212] => _.IN0
data[213] => _.IN0
data[214] => _.IN0
data[215] => _.IN0
data[216] => _.IN0
data[217] => _.IN0
data[218] => _.IN0
data[219] => _.IN0
data[220] => _.IN0
data[221] => _.IN0
data[222] => _.IN0
data[223] => _.IN0
data[224] => _.IN0
data[225] => _.IN0
data[226] => _.IN0
data[227] => _.IN0
data[228] => _.IN0
data[229] => _.IN0
data[230] => _.IN0
data[231] => _.IN0
data[232] => _.IN0
data[233] => _.IN0
data[234] => _.IN0
data[235] => _.IN0
data[236] => _.IN0
data[237] => _.IN0
data[238] => _.IN0
data[239] => _.IN0
data[240] => _.IN0
data[241] => _.IN0
data[242] => _.IN0
data[243] => _.IN0
data[244] => _.IN0
data[245] => _.IN0
data[246] => _.IN0
data[247] => _.IN0
data[248] => _.IN0
data[249] => _.IN0
data[250] => _.IN0
data[251] => _.IN0
data[252] => _.IN0
data[253] => _.IN0
data[254] => _.IN0
data[255] => _.IN0
data[256] => _.IN1
data[256] => _.IN1
data[257] => _.IN1
data[257] => _.IN1
data[258] => _.IN1
data[258] => _.IN1
data[259] => _.IN1
data[259] => _.IN1
data[260] => _.IN1
data[260] => _.IN1
data[261] => _.IN1
data[261] => _.IN1
data[262] => _.IN1
data[262] => _.IN1
data[263] => _.IN1
data[263] => _.IN1
data[264] => _.IN1
data[264] => _.IN1
data[265] => _.IN1
data[265] => _.IN1
data[266] => _.IN1
data[266] => _.IN1
data[267] => _.IN1
data[267] => _.IN1
data[268] => _.IN1
data[268] => _.IN1
data[269] => _.IN1
data[269] => _.IN1
data[270] => _.IN1
data[270] => _.IN1
data[271] => _.IN1
data[271] => _.IN1
data[272] => _.IN1
data[272] => _.IN1
data[273] => _.IN1
data[273] => _.IN1
data[274] => _.IN1
data[274] => _.IN1
data[275] => _.IN1
data[275] => _.IN1
data[276] => _.IN1
data[276] => _.IN1
data[277] => _.IN1
data[277] => _.IN1
data[278] => _.IN1
data[278] => _.IN1
data[279] => _.IN1
data[279] => _.IN1
data[280] => _.IN1
data[280] => _.IN1
data[281] => _.IN1
data[281] => _.IN1
data[282] => _.IN1
data[282] => _.IN1
data[283] => _.IN1
data[283] => _.IN1
data[284] => _.IN1
data[284] => _.IN1
data[285] => _.IN1
data[285] => _.IN1
data[286] => _.IN1
data[286] => _.IN1
data[287] => _.IN1
data[287] => _.IN1
data[288] => _.IN1
data[288] => _.IN1
data[289] => _.IN1
data[289] => _.IN1
data[290] => _.IN1
data[290] => _.IN1
data[291] => _.IN1
data[291] => _.IN1
data[292] => _.IN1
data[292] => _.IN1
data[293] => _.IN1
data[293] => _.IN1
data[294] => _.IN1
data[294] => _.IN1
data[295] => _.IN1
data[295] => _.IN1
data[296] => _.IN1
data[296] => _.IN1
data[297] => _.IN1
data[297] => _.IN1
data[298] => _.IN1
data[298] => _.IN1
data[299] => _.IN1
data[299] => _.IN1
data[300] => _.IN1
data[300] => _.IN1
data[301] => _.IN1
data[301] => _.IN1
data[302] => _.IN1
data[302] => _.IN1
data[303] => _.IN1
data[303] => _.IN1
data[304] => _.IN1
data[304] => _.IN1
data[305] => _.IN1
data[305] => _.IN1
data[306] => _.IN1
data[306] => _.IN1
data[307] => _.IN1
data[307] => _.IN1
data[308] => _.IN1
data[308] => _.IN1
data[309] => _.IN1
data[309] => _.IN1
data[310] => _.IN1
data[310] => _.IN1
data[311] => _.IN1
data[311] => _.IN1
data[312] => _.IN1
data[312] => _.IN1
data[313] => _.IN1
data[313] => _.IN1
data[314] => _.IN1
data[314] => _.IN1
data[315] => _.IN1
data[315] => _.IN1
data[316] => _.IN1
data[316] => _.IN1
data[317] => _.IN1
data[317] => _.IN1
data[318] => _.IN1
data[318] => _.IN1
data[319] => _.IN1
data[319] => _.IN1
data[320] => _.IN1
data[320] => _.IN1
data[321] => _.IN1
data[321] => _.IN1
data[322] => _.IN1
data[322] => _.IN1
data[323] => _.IN1
data[323] => _.IN1
data[324] => _.IN1
data[324] => _.IN1
data[325] => _.IN1
data[325] => _.IN1
data[326] => _.IN1
data[326] => _.IN1
data[327] => _.IN1
data[327] => _.IN1
data[328] => _.IN1
data[328] => _.IN1
data[329] => _.IN1
data[329] => _.IN1
data[330] => _.IN1
data[330] => _.IN1
data[331] => _.IN1
data[331] => _.IN1
data[332] => _.IN1
data[332] => _.IN1
data[333] => _.IN1
data[333] => _.IN1
data[334] => _.IN1
data[334] => _.IN1
data[335] => _.IN1
data[335] => _.IN1
data[336] => _.IN1
data[336] => _.IN1
data[337] => _.IN1
data[337] => _.IN1
data[338] => _.IN1
data[338] => _.IN1
data[339] => _.IN1
data[339] => _.IN1
data[340] => _.IN1
data[340] => _.IN1
data[341] => _.IN1
data[341] => _.IN1
data[342] => _.IN1
data[342] => _.IN1
data[343] => _.IN1
data[343] => _.IN1
data[344] => _.IN1
data[344] => _.IN1
data[345] => _.IN1
data[345] => _.IN1
data[346] => _.IN1
data[346] => _.IN1
data[347] => _.IN1
data[347] => _.IN1
data[348] => _.IN1
data[348] => _.IN1
data[349] => _.IN1
data[349] => _.IN1
data[350] => _.IN1
data[350] => _.IN1
data[351] => _.IN1
data[351] => _.IN1
data[352] => _.IN1
data[352] => _.IN1
data[353] => _.IN1
data[353] => _.IN1
data[354] => _.IN1
data[354] => _.IN1
data[355] => _.IN1
data[355] => _.IN1
data[356] => _.IN1
data[356] => _.IN1
data[357] => _.IN1
data[357] => _.IN1
data[358] => _.IN1
data[358] => _.IN1
data[359] => _.IN1
data[359] => _.IN1
data[360] => _.IN1
data[360] => _.IN1
data[361] => _.IN1
data[361] => _.IN1
data[362] => _.IN1
data[362] => _.IN1
data[363] => _.IN1
data[363] => _.IN1
data[364] => _.IN1
data[364] => _.IN1
data[365] => _.IN1
data[365] => _.IN1
data[366] => _.IN1
data[366] => _.IN1
data[367] => _.IN1
data[367] => _.IN1
data[368] => _.IN1
data[368] => _.IN1
data[369] => _.IN1
data[369] => _.IN1
data[370] => _.IN1
data[370] => _.IN1
data[371] => _.IN1
data[371] => _.IN1
data[372] => _.IN1
data[372] => _.IN1
data[373] => _.IN1
data[373] => _.IN1
data[374] => _.IN1
data[374] => _.IN1
data[375] => _.IN1
data[375] => _.IN1
data[376] => _.IN1
data[376] => _.IN1
data[377] => _.IN1
data[377] => _.IN1
data[378] => _.IN1
data[378] => _.IN1
data[379] => _.IN1
data[379] => _.IN1
data[380] => _.IN1
data[380] => _.IN1
data[381] => _.IN1
data[381] => _.IN1
data[382] => _.IN1
data[382] => _.IN1
data[383] => _.IN1
data[383] => _.IN1
data[384] => _.IN0
data[385] => _.IN0
data[386] => _.IN0
data[387] => _.IN0
data[388] => _.IN0
data[389] => _.IN0
data[390] => _.IN0
data[391] => _.IN0
data[392] => _.IN0
data[393] => _.IN0
data[394] => _.IN0
data[395] => _.IN0
data[396] => _.IN0
data[397] => _.IN0
data[398] => _.IN0
data[399] => _.IN0
data[400] => _.IN0
data[401] => _.IN0
data[402] => _.IN0
data[403] => _.IN0
data[404] => _.IN0
data[405] => _.IN0
data[406] => _.IN0
data[407] => _.IN0
data[408] => _.IN0
data[409] => _.IN0
data[410] => _.IN0
data[411] => _.IN0
data[412] => _.IN0
data[413] => _.IN0
data[414] => _.IN0
data[415] => _.IN0
data[416] => _.IN0
data[417] => _.IN0
data[418] => _.IN0
data[419] => _.IN0
data[420] => _.IN0
data[421] => _.IN0
data[422] => _.IN0
data[423] => _.IN0
data[424] => _.IN0
data[425] => _.IN0
data[426] => _.IN0
data[427] => _.IN0
data[428] => _.IN0
data[429] => _.IN0
data[430] => _.IN0
data[431] => _.IN0
data[432] => _.IN0
data[433] => _.IN0
data[434] => _.IN0
data[435] => _.IN0
data[436] => _.IN0
data[437] => _.IN0
data[438] => _.IN0
data[439] => _.IN0
data[440] => _.IN0
data[441] => _.IN0
data[442] => _.IN0
data[443] => _.IN0
data[444] => _.IN0
data[445] => _.IN0
data[446] => _.IN0
data[447] => _.IN0
data[448] => _.IN0
data[449] => _.IN0
data[450] => _.IN0
data[451] => _.IN0
data[452] => _.IN0
data[453] => _.IN0
data[454] => _.IN0
data[455] => _.IN0
data[456] => _.IN0
data[457] => _.IN0
data[458] => _.IN0
data[459] => _.IN0
data[460] => _.IN0
data[461] => _.IN0
data[462] => _.IN0
data[463] => _.IN0
data[464] => _.IN0
data[465] => _.IN0
data[466] => _.IN0
data[467] => _.IN0
data[468] => _.IN0
data[469] => _.IN0
data[470] => _.IN0
data[471] => _.IN0
data[472] => _.IN0
data[473] => _.IN0
data[474] => _.IN0
data[475] => _.IN0
data[476] => _.IN0
data[477] => _.IN0
data[478] => _.IN0
data[479] => _.IN0
data[480] => _.IN0
data[481] => _.IN0
data[482] => _.IN0
data[483] => _.IN0
data[484] => _.IN0
data[485] => _.IN0
data[486] => _.IN0
data[487] => _.IN0
data[488] => _.IN0
data[489] => _.IN0
data[490] => _.IN0
data[491] => _.IN0
data[492] => _.IN0
data[493] => _.IN0
data[494] => _.IN0
data[495] => _.IN0
data[496] => _.IN0
data[497] => _.IN0
data[498] => _.IN0
data[499] => _.IN0
data[500] => _.IN0
data[501] => _.IN0
data[502] => _.IN0
data[503] => _.IN0
data[504] => _.IN0
data[505] => _.IN0
data[506] => _.IN0
data[507] => _.IN0
data[508] => _.IN0
data[509] => _.IN0
data[510] => _.IN0
data[511] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= result_node[32].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= result_node[33].DB_MAX_OUTPUT_PORT_TYPE
result[34] <= result_node[34].DB_MAX_OUTPUT_PORT_TYPE
result[35] <= result_node[35].DB_MAX_OUTPUT_PORT_TYPE
result[36] <= result_node[36].DB_MAX_OUTPUT_PORT_TYPE
result[37] <= result_node[37].DB_MAX_OUTPUT_PORT_TYPE
result[38] <= result_node[38].DB_MAX_OUTPUT_PORT_TYPE
result[39] <= result_node[39].DB_MAX_OUTPUT_PORT_TYPE
result[40] <= result_node[40].DB_MAX_OUTPUT_PORT_TYPE
result[41] <= result_node[41].DB_MAX_OUTPUT_PORT_TYPE
result[42] <= result_node[42].DB_MAX_OUTPUT_PORT_TYPE
result[43] <= result_node[43].DB_MAX_OUTPUT_PORT_TYPE
result[44] <= result_node[44].DB_MAX_OUTPUT_PORT_TYPE
result[45] <= result_node[45].DB_MAX_OUTPUT_PORT_TYPE
result[46] <= result_node[46].DB_MAX_OUTPUT_PORT_TYPE
result[47] <= result_node[47].DB_MAX_OUTPUT_PORT_TYPE
result[48] <= result_node[48].DB_MAX_OUTPUT_PORT_TYPE
result[49] <= result_node[49].DB_MAX_OUTPUT_PORT_TYPE
result[50] <= result_node[50].DB_MAX_OUTPUT_PORT_TYPE
result[51] <= result_node[51].DB_MAX_OUTPUT_PORT_TYPE
result[52] <= result_node[52].DB_MAX_OUTPUT_PORT_TYPE
result[53] <= result_node[53].DB_MAX_OUTPUT_PORT_TYPE
result[54] <= result_node[54].DB_MAX_OUTPUT_PORT_TYPE
result[55] <= result_node[55].DB_MAX_OUTPUT_PORT_TYPE
result[56] <= result_node[56].DB_MAX_OUTPUT_PORT_TYPE
result[57] <= result_node[57].DB_MAX_OUTPUT_PORT_TYPE
result[58] <= result_node[58].DB_MAX_OUTPUT_PORT_TYPE
result[59] <= result_node[59].DB_MAX_OUTPUT_PORT_TYPE
result[60] <= result_node[60].DB_MAX_OUTPUT_PORT_TYPE
result[61] <= result_node[61].DB_MAX_OUTPUT_PORT_TYPE
result[62] <= result_node[62].DB_MAX_OUTPUT_PORT_TYPE
result[63] <= result_node[63].DB_MAX_OUTPUT_PORT_TYPE
result[64] <= result_node[64].DB_MAX_OUTPUT_PORT_TYPE
result[65] <= result_node[65].DB_MAX_OUTPUT_PORT_TYPE
result[66] <= result_node[66].DB_MAX_OUTPUT_PORT_TYPE
result[67] <= result_node[67].DB_MAX_OUTPUT_PORT_TYPE
result[68] <= result_node[68].DB_MAX_OUTPUT_PORT_TYPE
result[69] <= result_node[69].DB_MAX_OUTPUT_PORT_TYPE
result[70] <= result_node[70].DB_MAX_OUTPUT_PORT_TYPE
result[71] <= result_node[71].DB_MAX_OUTPUT_PORT_TYPE
result[72] <= result_node[72].DB_MAX_OUTPUT_PORT_TYPE
result[73] <= result_node[73].DB_MAX_OUTPUT_PORT_TYPE
result[74] <= result_node[74].DB_MAX_OUTPUT_PORT_TYPE
result[75] <= result_node[75].DB_MAX_OUTPUT_PORT_TYPE
result[76] <= result_node[76].DB_MAX_OUTPUT_PORT_TYPE
result[77] <= result_node[77].DB_MAX_OUTPUT_PORT_TYPE
result[78] <= result_node[78].DB_MAX_OUTPUT_PORT_TYPE
result[79] <= result_node[79].DB_MAX_OUTPUT_PORT_TYPE
result[80] <= result_node[80].DB_MAX_OUTPUT_PORT_TYPE
result[81] <= result_node[81].DB_MAX_OUTPUT_PORT_TYPE
result[82] <= result_node[82].DB_MAX_OUTPUT_PORT_TYPE
result[83] <= result_node[83].DB_MAX_OUTPUT_PORT_TYPE
result[84] <= result_node[84].DB_MAX_OUTPUT_PORT_TYPE
result[85] <= result_node[85].DB_MAX_OUTPUT_PORT_TYPE
result[86] <= result_node[86].DB_MAX_OUTPUT_PORT_TYPE
result[87] <= result_node[87].DB_MAX_OUTPUT_PORT_TYPE
result[88] <= result_node[88].DB_MAX_OUTPUT_PORT_TYPE
result[89] <= result_node[89].DB_MAX_OUTPUT_PORT_TYPE
result[90] <= result_node[90].DB_MAX_OUTPUT_PORT_TYPE
result[91] <= result_node[91].DB_MAX_OUTPUT_PORT_TYPE
result[92] <= result_node[92].DB_MAX_OUTPUT_PORT_TYPE
result[93] <= result_node[93].DB_MAX_OUTPUT_PORT_TYPE
result[94] <= result_node[94].DB_MAX_OUTPUT_PORT_TYPE
result[95] <= result_node[95].DB_MAX_OUTPUT_PORT_TYPE
result[96] <= result_node[96].DB_MAX_OUTPUT_PORT_TYPE
result[97] <= result_node[97].DB_MAX_OUTPUT_PORT_TYPE
result[98] <= result_node[98].DB_MAX_OUTPUT_PORT_TYPE
result[99] <= result_node[99].DB_MAX_OUTPUT_PORT_TYPE
result[100] <= result_node[100].DB_MAX_OUTPUT_PORT_TYPE
result[101] <= result_node[101].DB_MAX_OUTPUT_PORT_TYPE
result[102] <= result_node[102].DB_MAX_OUTPUT_PORT_TYPE
result[103] <= result_node[103].DB_MAX_OUTPUT_PORT_TYPE
result[104] <= result_node[104].DB_MAX_OUTPUT_PORT_TYPE
result[105] <= result_node[105].DB_MAX_OUTPUT_PORT_TYPE
result[106] <= result_node[106].DB_MAX_OUTPUT_PORT_TYPE
result[107] <= result_node[107].DB_MAX_OUTPUT_PORT_TYPE
result[108] <= result_node[108].DB_MAX_OUTPUT_PORT_TYPE
result[109] <= result_node[109].DB_MAX_OUTPUT_PORT_TYPE
result[110] <= result_node[110].DB_MAX_OUTPUT_PORT_TYPE
result[111] <= result_node[111].DB_MAX_OUTPUT_PORT_TYPE
result[112] <= result_node[112].DB_MAX_OUTPUT_PORT_TYPE
result[113] <= result_node[113].DB_MAX_OUTPUT_PORT_TYPE
result[114] <= result_node[114].DB_MAX_OUTPUT_PORT_TYPE
result[115] <= result_node[115].DB_MAX_OUTPUT_PORT_TYPE
result[116] <= result_node[116].DB_MAX_OUTPUT_PORT_TYPE
result[117] <= result_node[117].DB_MAX_OUTPUT_PORT_TYPE
result[118] <= result_node[118].DB_MAX_OUTPUT_PORT_TYPE
result[119] <= result_node[119].DB_MAX_OUTPUT_PORT_TYPE
result[120] <= result_node[120].DB_MAX_OUTPUT_PORT_TYPE
result[121] <= result_node[121].DB_MAX_OUTPUT_PORT_TYPE
result[122] <= result_node[122].DB_MAX_OUTPUT_PORT_TYPE
result[123] <= result_node[123].DB_MAX_OUTPUT_PORT_TYPE
result[124] <= result_node[124].DB_MAX_OUTPUT_PORT_TYPE
result[125] <= result_node[125].DB_MAX_OUTPUT_PORT_TYPE
result[126] <= result_node[126].DB_MAX_OUTPUT_PORT_TYPE
result[127] <= result_node[127].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


