set_max_delay 30 -rise_from port2 -through adder1 -rise_through * -fall_to clk* -ignore_clock_latency -probe
