{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Info: Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Full Version " "Info: Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 08 16:14:41 2015 " "Info: Processing started: Tue Sep 08 16:14:41 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off u8_test_fpu -c u8_test_fpu " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off u8_test_fpu -c u8_test_fpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "u8_test_fpu EP3C10E144C8 " "Info (119006): Selected device EP3C10E144C8 for design \"u8_test_fpu\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info (21077): Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info (21077): High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C5E144C8 " "Info (176445): Device EP3C5E144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16E144C8 " "Info (176445): Device EP3C16E144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25E144C8 " "Info (176445): Device EP3C25E144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "Info (169141): DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "u8_test_fpu.sdc " "Info (332104): Reading SDC File: 'u8_test_fpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Info (332151): Clock uncertainty calculation is delayed until the next update_timing_netlist call" {  } {  } 0 332151 "Clock uncertainty calculation is delayed until the next update_timing_netlist call" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Info (332111): Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "Info (332111):   Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "Info (332111): ======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLK_50MHz " "Info (332111):   20.000    CLK_50MHz" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info (176233): Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info (176273): Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info (176274): Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info (176236): Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info (176237): Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info (176248): Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info (176249): Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info (176235): Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info (176219): No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info (171121): Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info (170189): Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info (170191): Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info (170137): Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info (170192): Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info (170193): Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info (170195): Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y0 X22_Y11 " "Info (170196): Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } {  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info (170194): Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info (170201): Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info (170200): Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_MUST_USE_EXTERNAL_CLAMPING_DIODE_TOP_LEVEL" "1 " "Warning (169180): Following 1 pins must use external clamping diodes." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DATA0 3.3-V LVTTL 13 " "Info (169178): Pin DATA0 uses I/O standard 3.3-V LVTTL at 13" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { DATA0 } } } { "d:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DATA0" } } } } { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 38 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/#my_altera/#new/u8_test_fpu/" { { 0 { 0 ""} 0 80 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 169180 "Following %1!d! pins must use external clamping diodes." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "34 Cyclone III " "Warning (169177): 34 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK_50MHZ 3.3-V LVTTL 22 " "Info (169178): Pin CLK_50MHZ uses I/O standard 3.3-V LVTTL at 22" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { CLK_50MHZ } } } { "d:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_50MHZ" } } } } { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 20 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50MHZ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/#my_altera/#new/u8_test_fpu/" { { 0 { 0 ""} 0 71 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RTC_INT_n 3.3-V LVTTL 23 " "Info (169178): Pin RTC_INT_n uses I/O standard 3.3-V LVTTL at 23" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { RTC_INT_n } } } { "d:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "RTC_INT_n" } } } } { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 34 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RTC_INT_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/#my_altera/#new/u8_test_fpu/" { { 0 { 0 ""} 0 77 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "VS_DREQ 3.3-V LVTTL 24 " "Info (169178): Pin VS_DREQ uses I/O standard 3.3-V LVTTL at 24" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { VS_DREQ } } } { "d:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "VS_DREQ" } } } } { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 45 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VS_DREQ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/#my_altera/#new/u8_test_fpu/" { { 0 { 0 ""} 0 86 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RST_n 3.3-V LVTTL 88 " "Info (169178): Pin RST_n uses I/O standard 3.3-V LVTTL at 88" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { RST_n } } } { "d:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "RST_n" } } } } { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 53 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RST_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/#my_altera/#new/u8_test_fpu/" { { 0 { 0 ""} 0 89 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPI 3.3-V LVTTL 89 " "Info (169178): Pin GPI uses I/O standard 3.3-V LVTTL at 89" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { GPI } } } { "d:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPI" } } } } { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 54 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPI } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/#my_altera/#new/u8_test_fpu/" { { 0 { 0 ""} 0 90 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TXD 3.3-V LVTTL 91 " "Info (169178): Pin TXD uses I/O standard 3.3-V LVTTL at 91" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { TXD } } } { "d:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TXD" } } } } { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 63 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { TXD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/#my_altera/#new/u8_test_fpu/" { { 0 { 0 ""} 0 96 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CBUS4 3.3-V LVTTL 90 " "Info (169178): Pin CBUS4 uses I/O standard 3.3-V LVTTL at 90" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { CBUS4 } } } { "d:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CBUS4" } } } } { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 65 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CBUS4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/#my_altera/#new/u8_test_fpu/" { { 0 { 0 ""} 0 98 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT0 3.3-V LVTTL 34 " "Info (169178): Pin SD_DAT0 uses I/O standard 3.3-V LVTTL at 34" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { SD_DAT0 } } } { "d:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT0" } } } } { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 68 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/#my_altera/#new/u8_test_fpu/" { { 0 { 0 ""} 0 100 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT1 3.3-V LVTTL 38 " "Info (169178): Pin SD_DAT1 uses I/O standard 3.3-V LVTTL at 38" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { SD_DAT1 } } } { "d:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT1" } } } } { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 69 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/#my_altera/#new/u8_test_fpu/" { { 0 { 0 ""} 0 101 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT2 3.3-V LVTTL 30 " "Info (169178): Pin SD_DAT2 uses I/O standard 3.3-V LVTTL at 30" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { SD_DAT2 } } } { "d:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT2" } } } } { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 70 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/#my_altera/#new/u8_test_fpu/" { { 0 { 0 ""} 0 102 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_PROT 3.3-V LVTTL 25 " "Info (169178): Pin SD_PROT uses I/O standard 3.3-V LVTTL at 25" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { SD_PROT } } } { "d:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_PROT" } } } } { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 73 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_PROT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/#my_altera/#new/u8_test_fpu/" { { 0 { 0 ""} 0 105 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_D\[0\] 3.3-V LVTTL 115 " "Info (169178): Pin SRAM_D\[0\] uses I/O standard 3.3-V LVTTL at 115" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { SRAM_D[0] } } } { "d:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_D\[0\]" } } } } { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 23 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/#my_altera/#new/u8_test_fpu/" { { 0 { 0 ""} 0 31 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_D\[1\] 3.3-V LVTTL 119 " "Info (169178): Pin SRAM_D\[1\] uses I/O standard 3.3-V LVTTL at 119" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { SRAM_D[1] } } } { "d:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_D\[1\]" } } } } { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 23 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/#my_altera/#new/u8_test_fpu/" { { 0 { 0 ""} 0 32 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_D\[2\] 3.3-V LVTTL 120 " "Info (169178): Pin SRAM_D\[2\] uses I/O standard 3.3-V LVTTL at 120" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { SRAM_D[2] } } } { "d:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_D\[2\]" } } } } { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 23 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/#my_altera/#new/u8_test_fpu/" { { 0 { 0 ""} 0 33 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_D\[3\] 3.3-V LVTTL 121 " "Info (169178): Pin SRAM_D\[3\] uses I/O standard 3.3-V LVTTL at 121" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { SRAM_D[3] } } } { "d:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_D\[3\]" } } } } { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 23 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/#my_altera/#new/u8_test_fpu/" { { 0 { 0 ""} 0 34 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_D\[4\] 3.3-V LVTTL 142 " "Info (169178): Pin SRAM_D\[4\] uses I/O standard 3.3-V LVTTL at 142" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { SRAM_D[4] } } } { "d:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_D\[4\]" } } } } { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 23 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_D[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/#my_altera/#new/u8_test_fpu/" { { 0 { 0 ""} 0 35 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_D\[5\] 3.3-V LVTTL 141 " "Info (169178): Pin SRAM_D\[5\] uses I/O standard 3.3-V LVTTL at 141" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { SRAM_D[5] } } } { "d:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_D\[5\]" } } } } { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 23 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_D[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/#my_altera/#new/u8_test_fpu/" { { 0 { 0 ""} 0 36 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_D\[6\] 3.3-V LVTTL 138 " "Info (169178): Pin SRAM_D\[6\] uses I/O standard 3.3-V LVTTL at 138" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { SRAM_D[6] } } } { "d:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_D\[6\]" } } } } { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 23 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_D[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/#my_altera/#new/u8_test_fpu/" { { 0 { 0 ""} 0 37 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_D\[7\] 3.3-V LVTTL 137 " "Info (169178): Pin SRAM_D\[7\] uses I/O standard 3.3-V LVTTL at 137" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { SRAM_D[7] } } } { "d:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_D\[7\]" } } } } { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 23 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_D[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/#my_altera/#new/u8_test_fpu/" { { 0 { 0 ""} 0 38 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_D\[0\] 3.3-V LVTTL 59 " "Info (169178): Pin DRAM_D\[0\] uses I/O standard 3.3-V LVTTL at 59" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { DRAM_D[0] } } } { "d:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_D\[0\]" } } } } { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 27 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/#my_altera/#new/u8_test_fpu/" { { 0 { 0 ""} 0 52 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_D\[1\] 3.3-V LVTTL 60 " "Info (169178): Pin DRAM_D\[1\] uses I/O standard 3.3-V LVTTL at 60" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { DRAM_D[1] } } } { "d:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_D\[1\]" } } } } { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 27 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/#my_altera/#new/u8_test_fpu/" { { 0 { 0 ""} 0 53 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_D\[2\] 3.3-V LVTTL 64 " "Info (169178): Pin DRAM_D\[2\] uses I/O standard 3.3-V LVTTL at 64" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { DRAM_D[2] } } } { "d:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_D\[2\]" } } } } { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 27 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/#my_altera/#new/u8_test_fpu/" { { 0 { 0 ""} 0 54 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_D\[3\] 3.3-V LVTTL 65 " "Info (169178): Pin DRAM_D\[3\] uses I/O standard 3.3-V LVTTL at 65" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { DRAM_D[3] } } } { "d:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_D\[3\]" } } } } { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 27 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/#my_altera/#new/u8_test_fpu/" { { 0 { 0 ""} 0 55 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_D\[4\] 3.3-V LVTTL 42 " "Info (169178): Pin DRAM_D\[4\] uses I/O standard 3.3-V LVTTL at 42" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { DRAM_D[4] } } } { "d:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_D\[4\]" } } } } { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 27 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_D[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/#my_altera/#new/u8_test_fpu/" { { 0 { 0 ""} 0 56 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_D\[5\] 3.3-V LVTTL 39 " "Info (169178): Pin DRAM_D\[5\] uses I/O standard 3.3-V LVTTL at 39" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { DRAM_D[5] } } } { "d:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_D\[5\]" } } } } { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 27 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_D[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/#my_altera/#new/u8_test_fpu/" { { 0 { 0 ""} 0 57 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_D\[6\] 3.3-V LVTTL 55 " "Info (169178): Pin DRAM_D\[6\] uses I/O standard 3.3-V LVTTL at 55" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { DRAM_D[6] } } } { "d:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_D\[6\]" } } } } { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 27 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_D[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/#my_altera/#new/u8_test_fpu/" { { 0 { 0 ""} 0 58 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_D\[7\] 3.3-V LVTTL 58 " "Info (169178): Pin DRAM_D\[7\] uses I/O standard 3.3-V LVTTL at 58" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { DRAM_D[7] } } } { "d:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_D\[7\]" } } } } { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 27 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_D[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/#my_altera/#new/u8_test_fpu/" { { 0 { 0 ""} 0 59 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RTC_SCL 3.3-V LVTTL 10 " "Info (169178): Pin RTC_SCL uses I/O standard 3.3-V LVTTL at 10" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { RTC_SCL } } } { "d:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "RTC_SCL" } } } } { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 35 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RTC_SCL } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/#my_altera/#new/u8_test_fpu/" { { 0 { 0 ""} 0 78 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RTC_SDA 3.3-V LVTTL 11 " "Info (169178): Pin RTC_SDA uses I/O standard 3.3-V LVTTL at 11" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { RTC_SDA } } } { "d:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "RTC_SDA" } } } } { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 36 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RTC_SDA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/#my_altera/#new/u8_test_fpu/" { { 0 { 0 ""} 0 79 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO 3.3-V LVTTL 80 " "Info (169178): Pin GPIO uses I/O standard 3.3-V LVTTL at 80" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { GPIO } } } { "d:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO" } } } } { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 55 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/#my_altera/#new/u8_test_fpu/" { { 0 { 0 ""} 0 91 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_KBCLK 3.3-V LVTTL 106 " "Info (169178): Pin PS2_KBCLK uses I/O standard 3.3-V LVTTL at 106" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { PS2_KBCLK } } } { "d:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_KBCLK" } } } } { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 57 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_KBCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/#my_altera/#new/u8_test_fpu/" { { 0 { 0 ""} 0 92 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_KBDAT 3.3-V LVTTL 105 " "Info (169178): Pin PS2_KBDAT uses I/O standard 3.3-V LVTTL at 105" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { PS2_KBDAT } } } { "d:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_KBDAT" } } } } { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 58 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_KBDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/#my_altera/#new/u8_test_fpu/" { { 0 { 0 ""} 0 93 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_MSCLK 3.3-V LVTTL 79 " "Info (169178): Pin PS2_MSCLK uses I/O standard 3.3-V LVTTL at 79" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { PS2_MSCLK } } } { "d:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_MSCLK" } } } } { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 60 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_MSCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/#my_altera/#new/u8_test_fpu/" { { 0 { 0 ""} 0 94 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_MSDAT 3.3-V LVTTL 76 " "Info (169178): Pin PS2_MSDAT uses I/O standard 3.3-V LVTTL at 76" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { PS2_MSDAT } } } { "d:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_MSDAT" } } } } { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 61 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_MSDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/#my_altera/#new/u8_test_fpu/" { { 0 { 0 ""} 0 95 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_FOR_CONFIGURATION_PIN_TOP_LEVEL" "1 " "Warning (169203): PCI-clamp diode is not supported in this mode. The following 1 pins must meet the Altera requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Altera recommends termination method as specified in the Application Note 447." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DATA0 3.3-V LVTTL 13 " "Info (169178): Pin DATA0 uses I/O standard 3.3-V LVTTL at 13" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { DATA0 } } } { "d:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DATA0" } } } } { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 38 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/#my_altera/#new/u8_test_fpu/" { { 0 { 0 ""} 0 80 6069 6992 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 169203 "PCI-clamp diode is not supported in this mode. The following %1!d! pins must meet the Altera requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Altera recommends termination method as specified in the Application Note 447." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "23 " "Warning (169064): Following 23 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_D\[0\] a permanently disabled " "Info (169065): Pin SRAM_D\[0\] has a permanently disabled output enable" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { SRAM_D[0] } } } { "d:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_D\[0\]" } } } } { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 23 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/#my_altera/#new/u8_test_fpu/" { { 0 { 0 ""} 0 31 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_D\[1\] a permanently disabled " "Info (169065): Pin SRAM_D\[1\] has a permanently disabled output enable" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { SRAM_D[1] } } } { "d:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_D\[1\]" } } } } { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 23 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/#my_altera/#new/u8_test_fpu/" { { 0 { 0 ""} 0 32 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_D\[2\] a permanently disabled " "Info (169065): Pin SRAM_D\[2\] has a permanently disabled output enable" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { SRAM_D[2] } } } { "d:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_D\[2\]" } } } } { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 23 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/#my_altera/#new/u8_test_fpu/" { { 0 { 0 ""} 0 33 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_D\[3\] a permanently disabled " "Info (169065): Pin SRAM_D\[3\] has a permanently disabled output enable" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { SRAM_D[3] } } } { "d:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_D\[3\]" } } } } { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 23 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/#my_altera/#new/u8_test_fpu/" { { 0 { 0 ""} 0 34 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_D\[4\] a permanently disabled " "Info (169065): Pin SRAM_D\[4\] has a permanently disabled output enable" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { SRAM_D[4] } } } { "d:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_D\[4\]" } } } } { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 23 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_D[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/#my_altera/#new/u8_test_fpu/" { { 0 { 0 ""} 0 35 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_D\[5\] a permanently disabled " "Info (169065): Pin SRAM_D\[5\] has a permanently disabled output enable" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { SRAM_D[5] } } } { "d:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_D\[5\]" } } } } { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 23 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_D[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/#my_altera/#new/u8_test_fpu/" { { 0 { 0 ""} 0 36 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_D\[6\] a permanently disabled " "Info (169065): Pin SRAM_D\[6\] has a permanently disabled output enable" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { SRAM_D[6] } } } { "d:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_D\[6\]" } } } } { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 23 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_D[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/#my_altera/#new/u8_test_fpu/" { { 0 { 0 ""} 0 37 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_D\[7\] a permanently disabled " "Info (169065): Pin SRAM_D\[7\] has a permanently disabled output enable" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { SRAM_D[7] } } } { "d:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_D\[7\]" } } } } { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 23 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_D[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/#my_altera/#new/u8_test_fpu/" { { 0 { 0 ""} 0 38 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_D\[0\] a permanently disabled " "Info (169065): Pin DRAM_D\[0\] has a permanently disabled output enable" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { DRAM_D[0] } } } { "d:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_D\[0\]" } } } } { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 27 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/#my_altera/#new/u8_test_fpu/" { { 0 { 0 ""} 0 52 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_D\[1\] a permanently disabled " "Info (169065): Pin DRAM_D\[1\] has a permanently disabled output enable" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { DRAM_D[1] } } } { "d:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_D\[1\]" } } } } { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 27 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/#my_altera/#new/u8_test_fpu/" { { 0 { 0 ""} 0 53 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_D\[2\] a permanently disabled " "Info (169065): Pin DRAM_D\[2\] has a permanently disabled output enable" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { DRAM_D[2] } } } { "d:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_D\[2\]" } } } } { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 27 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/#my_altera/#new/u8_test_fpu/" { { 0 { 0 ""} 0 54 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_D\[3\] a permanently disabled " "Info (169065): Pin DRAM_D\[3\] has a permanently disabled output enable" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { DRAM_D[3] } } } { "d:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_D\[3\]" } } } } { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 27 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/#my_altera/#new/u8_test_fpu/" { { 0 { 0 ""} 0 55 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_D\[4\] a permanently disabled " "Info (169065): Pin DRAM_D\[4\] has a permanently disabled output enable" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { DRAM_D[4] } } } { "d:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_D\[4\]" } } } } { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 27 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_D[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/#my_altera/#new/u8_test_fpu/" { { 0 { 0 ""} 0 56 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_D\[5\] a permanently disabled " "Info (169065): Pin DRAM_D\[5\] has a permanently disabled output enable" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { DRAM_D[5] } } } { "d:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_D\[5\]" } } } } { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 27 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_D[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/#my_altera/#new/u8_test_fpu/" { { 0 { 0 ""} 0 57 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_D\[6\] a permanently disabled " "Info (169065): Pin DRAM_D\[6\] has a permanently disabled output enable" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { DRAM_D[6] } } } { "d:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_D\[6\]" } } } } { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 27 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_D[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/#my_altera/#new/u8_test_fpu/" { { 0 { 0 ""} 0 58 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_D\[7\] a permanently disabled " "Info (169065): Pin DRAM_D\[7\] has a permanently disabled output enable" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { DRAM_D[7] } } } { "d:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_D\[7\]" } } } } { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 27 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_D[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/#my_altera/#new/u8_test_fpu/" { { 0 { 0 ""} 0 59 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RTC_SCL a permanently disabled " "Info (169065): Pin RTC_SCL has a permanently disabled output enable" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { RTC_SCL } } } { "d:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "RTC_SCL" } } } } { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 35 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RTC_SCL } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/#my_altera/#new/u8_test_fpu/" { { 0 { 0 ""} 0 78 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RTC_SDA a permanently disabled " "Info (169065): Pin RTC_SDA has a permanently disabled output enable" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { RTC_SDA } } } { "d:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "RTC_SDA" } } } } { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 36 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RTC_SDA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/#my_altera/#new/u8_test_fpu/" { { 0 { 0 ""} 0 79 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO a permanently disabled " "Info (169065): Pin GPIO has a permanently disabled output enable" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { GPIO } } } { "d:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO" } } } } { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 55 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/#my_altera/#new/u8_test_fpu/" { { 0 { 0 ""} 0 91 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_KBCLK a permanently disabled " "Info (169065): Pin PS2_KBCLK has a permanently disabled output enable" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { PS2_KBCLK } } } { "d:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_KBCLK" } } } } { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 57 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_KBCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/#my_altera/#new/u8_test_fpu/" { { 0 { 0 ""} 0 92 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_KBDAT a permanently disabled " "Info (169065): Pin PS2_KBDAT has a permanently disabled output enable" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { PS2_KBDAT } } } { "d:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_KBDAT" } } } } { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 58 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_KBDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/#my_altera/#new/u8_test_fpu/" { { 0 { 0 ""} 0 93 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_MSCLK a permanently disabled " "Info (169065): Pin PS2_MSCLK has a permanently disabled output enable" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { PS2_MSCLK } } } { "d:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_MSCLK" } } } } { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 60 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_MSCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/#my_altera/#new/u8_test_fpu/" { { 0 { 0 ""} 0 94 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_MSDAT a permanently disabled " "Info (169065): Pin PS2_MSDAT has a permanently disabled output enable" {  } { { "d:/altera/11.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/11.1/quartus/bin/pin_planner.ppl" { PS2_MSDAT } } } { "d:/altera/11.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/11.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_MSDAT" } } } } { "src/u8_test_fpu.vhd" "" { Text "F:/#my_altera/#new/u8_test_fpu/src/u8_test_fpu.vhd" 61 0 0 } } { "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/11.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_MSDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/#my_altera/#new/u8_test_fpu/" { { 0 { 0 ""} 0 95 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/#my_altera/#new/u8_test_fpu/u8_test_fpu.fit.smsg " "Info (144001): Generated suppressed messages file F:/#my_altera/#new/u8_test_fpu/u8_test_fpu.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 32-bit " "Info: Quartus II 32-bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "355 " "Info: Peak virtual memory: 355 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 08 16:14:47 2015 " "Info: Processing ended: Tue Sep 08 16:14:47 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
