INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oscar/OneDrive/Escritorio/UNIVERSIDAD/MSC_22_23/MSC/apartado1/apartado1.sim/sim_1/impl/timing/xsim/cnt_display_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnt_display
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/oscar/OneDrive/Escritorio/UNIVERSIDAD/MSC_22_23/MSC/apartado1/sources/cnt_display_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cnt_display_tb
