git clone --depth 1 --no-tags https://github.com/bet20ICL/IAC_Exercises.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/425843184
git clone --depth 1 --no-tags https://github.com/SupreethRao99/DSD-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/425855877
git clone --depth 1 --no-tags https://github.com/hugenpwe17/eda_course_2021_2022_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/425510128
git clone --depth 1 --no-tags https://github.com/Modos-Labs/Caster.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428501208
git clone --depth 1 --no-tags https://github.com/amonemi/ProNoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428345718
git clone --depth 1 --no-tags https://github.com/Winters123/FastRMT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431380303
git clone --depth 1 --no-tags https://github.com/htfab/rotfpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428225746
git clone --depth 1 --no-tags https://github.com/BalaDhinesh/Accelerating_Standard_and_Modified_AES128.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431098710
git clone --depth 1 --no-tags https://github.com/fluctlight001/SampleCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427569899
git clone --depth 1 --no-tags https://github.com/OlegMishin/A1200_8MB_FASTRAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431227716
git clone --depth 1 --no-tags https://github.com/fluctlight001/Nova132.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429848251
git clone --depth 1 --no-tags https://github.com/chengquan/IC_FLOW.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429053818
git clone --depth 1 --no-tags https://github.com/Nathen-Smith/FPGA-super-mario-bros.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427234507
git clone --depth 1 --no-tags https://github.com/jiru1997/Cardinal-NIC-and-Chip-Multiprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427166161
git clone --depth 1 --no-tags https://github.com/jiru1997/design-and-verification-of-I2C-based-on-UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428955201
git clone --depth 1 --no-tags https://github.com/W-Mai/Tracking-Car.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430001699
git clone --depth 1 --no-tags https://github.com/yasnakateb/NoCRouter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427680636
git clone --depth 1 --no-tags https://github.com/nguyendao-uom/fuserisc_ver2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431815275
git clone --depth 1 --no-tags https://github.com/lizhirui/fpga-high-speed-stream-protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430434698
git clone --depth 1 --no-tags https://github.com/devin-lo/EECS2021-verilog-riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431682734
git clone --depth 1 --no-tags https://github.com/VGuoGavin/Hand-Writing-Digital-Recognization-Based-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428946799
git clone --depth 1 --no-tags https://github.com/0xtaruhi/Buceros.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431487364
git clone --depth 1 --no-tags https://github.com/shuiki/Static-Pipeline-CPU54.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431468755
git clone --depth 1 --no-tags https://github.com/harshithsn/Universal-Shift-Register.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430359604
git clone --depth 1 --no-tags https://github.com/Di5h3z/ECE-564-Convolutional-Neural-Network-Accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429643977
git clone --depth 1 --no-tags https://github.com/electronicayciencia/verilog-vga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430422183
git clone --depth 1 --no-tags https://github.com/Kyp069/zx.old.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427724531
git clone --depth 1 --no-tags https://github.com/ziruizhu/ofdm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429068912
git clone --depth 1 --no-tags https://github.com/microsurge/DigitCircuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429009799
git clone --depth 1 --no-tags https://github.com/hongxiaoo/verilog-uart-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430393260
git clone --depth 1 --no-tags https://github.com/Mauro2298/Integrated_System_Architecture_Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430380889
git clone --depth 1 --no-tags https://github.com/robinsonb5/JTAGDemo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430156262
git clone --depth 1 --no-tags https://github.com/ibraheemalayan/Simple_Computer_Verilog_Part_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/426931438
git clone --depth 1 --no-tags https://github.com/ndyashas/Salaga-RV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429989346
git clone --depth 1 --no-tags https://github.com/Moo-osama/RISCV-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431104558
git clone --depth 1 --no-tags https://github.com/WenbinTeng/picoLoongArch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427096163
git clone --depth 1 --no-tags https://github.com/rejunity/zero-to-asic-wrapped-parallax.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/426774784
git clone --depth 1 --no-tags https://github.com/KM-github-source/54-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428557453
git clone --depth 1 --no-tags https://github.com/saadabdulhakimqureshi/EatUp-FPGA-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/432279244
git clone --depth 1 --no-tags https://github.com/pedrorivera/wrapped_OpenPUF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427425787
git clone --depth 1 --no-tags https://github.com/aruiplex/EEE339-Assignment1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428267797
git clone --depth 1 --no-tags https://github.com/kksweet8845/TinyAcc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430337995
git clone --depth 1 --no-tags https://github.com/Kyxie/wave-generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429641629
git clone --depth 1 --no-tags https://github.com/dineshannayya/logic_bist.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/432384243
git clone --depth 1 --no-tags https://github.com/zac0630/verilog_homework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431393293
git clone --depth 1 --no-tags https://github.com/pedrorivera/OpenPUF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427414354
git clone --depth 1 --no-tags https://github.com/andrewattwood/fuserisc2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428334706
git clone --depth 1 --no-tags https://github.com/Taurus-ZSZ/storey_peak_proj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/426766726
git clone --depth 1 --no-tags https://github.com/192hirschj/ECE414FinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431316980
git clone --depth 1 --no-tags https://github.com/anshangPro/DigitalMorseCodeDecoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/432087489
git clone --depth 1 --no-tags https://github.com/studBrage/IC_project_NTNU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429666941
git clone --depth 1 --no-tags https://github.com/mattvenn/wrapped_wishbone_demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427305858
git clone --depth 1 --no-tags https://github.com/yxgi5/i2c_ip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430967159
git clone --depth 1 --no-tags https://github.com/exit-code-1/CPU-from-start-to-earth.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431377486
git clone --depth 1 --no-tags https://github.com/will-wang19/Computer-Architecture-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431474762
git clone --depth 1 --no-tags https://github.com/Twinkle-oss/The-frequency-adjustable-DDS-comes-with-a-PWM-controller-with-a-controlled-duty-rate.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428149048
git clone --depth 1 --no-tags https://github.com/A-zero-two-A/Verilog-CG-Works.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428503830
git clone --depth 1 --no-tags https://github.com/bet20ICL/mips-core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429771135
git clone --depth 1 --no-tags https://github.com/magicjellybeanfpga/ASU-FAST_GPIO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429137350
git clone --depth 1 --no-tags https://github.com/MaxKev1n/ysyx_3_RiscV_RV64I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429655813
git clone --depth 1 --no-tags https://github.com/cksc33milktea/DSD_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427428150
git clone --depth 1 --no-tags https://github.com/ArnaudOLIVO/ImageSensor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429095334
git clone --depth 1 --no-tags https://github.com/manili/vsdbabysoc_mpw3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427041400
git clone --depth 1 --no-tags https://github.com/matsud224/rvcpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431125802
git clone --depth 1 --no-tags https://github.com/akankshac-073/MIPS-5-stage-pipelined-control-and-datapath.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429462627
git clone --depth 1 --no-tags https://github.com/siq1115/FPGA_FM_AM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427629442
git clone --depth 1 --no-tags https://github.com/lemmeristan/sdram_cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429944727
git clone --depth 1 --no-tags https://github.com/ujjwal4384/PID-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430195679
git clone --depth 1 --no-tags https://github.com/aditya-singhal/RISC-V_processor_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430026064
git clone --depth 1 --no-tags https://github.com/ThomasBruflot/Project-TFE4152-H21.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429542254
git clone --depth 1 --no-tags https://github.com/SultanShadow/TestChip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431901950
git clone --depth 1 --no-tags https://github.com/Crazy2code15/Verilog__SV_VHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430288765
git clone --depth 1 --no-tags https://github.com/tim-wt-hsu/cvsd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429253869
git clone --depth 1 --no-tags https://github.com/duskmoon314/THUEE_CSL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427809984
git clone --depth 1 --no-tags https://github.com/henrikrbaumann/Pixelsensor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429748093
git clone --depth 1 --no-tags https://github.com/oliviawu77/Conv1D.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429401000
git clone --depth 1 --no-tags https://github.com/TiNredmc/VFDHackICE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430124051
git clone --depth 1 --no-tags https://github.com/mmahdi98/SystolicArrayConvolution.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429114639
git clone --depth 1 --no-tags https://github.com/rbchandra/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430316628
git clone --depth 1 --no-tags https://github.com/Pbyeolha/digitalsystem2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/432185421
git clone --depth 1 --no-tags https://github.com/lhn1703/fpu_16bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428819669
git clone --depth 1 --no-tags https://github.com/Watchdog069/Verilog-Example-Codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429374844
git clone --depth 1 --no-tags https://github.com/henrikhemnes/CMOS-Camera-Sensor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429232433
git clone --depth 1 --no-tags https://github.com/NanjingForestryUniversity/valveboard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430378919
git clone --depth 1 --no-tags https://github.com/Nicholas1812216/AES_256_ECB_verilog_implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/426483722
git clone --depth 1 --no-tags https://github.com/shade-12/digital-systems-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/426864978
git clone --depth 1 --no-tags https://github.com/ICL-EIE-Team-16/cpu-coursework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/432182096
git clone --depth 1 --no-tags https://github.com/NicholasSKumar/32BitMipsProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430206165
git clone --depth 1 --no-tags https://github.com/walido2001/AsteroidGame.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430260837
git clone --depth 1 --no-tags https://github.com/jonasbjurel/genericIOSatellite.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/429196919
git clone --depth 1 --no-tags https://github.com/Yamakaja/ldpc_ber_tester.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430091877
git clone --depth 1 --no-tags https://github.com/ko50/quartus_assigns.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431303013
git clone --depth 1 --no-tags https://github.com/lizhun1/FPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431377338
