// Seed: 3520823974
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  always @(negedge id_4 or posedge 1 - id_6) $display;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    input tri id_2,
    input wand id_3,
    input supply1 id_4,
    input supply0 id_5,
    input wor id_6,
    output supply1 id_7,
    input wor id_8,
    input tri1 id_9,
    output tri id_10,
    input wand id_11,
    input supply1 id_12,
    output wand id_13,
    output wire id_14
);
  wire id_16;
  assign id_10 = 1;
  module_0(
      id_16, id_16, id_16, id_16, id_16, id_16
  );
endmodule
