-- VHDL for IBM SMS ALD page 14.30.06.1
-- Title: ADDRESS MODIFICATION FEATURE-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 8/28/2020 4:19:41 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_14_30_06_1_ADDRESS_MODIFICATION_FEATURE_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PY_BLOCK_TTHP:	 in STD_LOGIC;
		MY_MODIFY_BY_PLUS_ONE:	 in STD_LOGIC;
		MY_MEM_AR_TO_ADDR_MOD_8_BIT:	 in STD_LOGIC;
		MY_MODIFY_BY_MINUS_ONE:	 in STD_LOGIC;
		MY_MEM_AR_TO_ADDR_MOD_4_BIT:	 in STD_LOGIC;
		MY_MEM_AR_TO_ADDR_MOD_1_BIT:	 in STD_LOGIC;
		MY_MEM_AR_TO_ADDR_MOD_2_BIT:	 in STD_LOGIC;
		MY_MEM_AR_TO_ADDR_MOD_0_BIT:	 in STD_LOGIC;
		MY_MODIFY_BY_ZERO:	 in STD_LOGIC;
		PY_1401_INSERT_14_BIT:	 in STD_LOGIC;
		PY_1401_INSERT_48_BIT:	 in STD_LOGIC;
		PY_1401_INSERT_01_BIT:	 in STD_LOGIC;
		MS_ADDR_MOD_08_BIT:	 out STD_LOGIC;
		MS_ADDR_MOD_18_BIT:	 out STD_LOGIC;
		PS_MINUS_ONE_28_LINE:	 out STD_LOGIC;
		PS_ADDR_CH_8_B_STAR_ADDR_MOD:	 out STD_LOGIC;
		PS_ADDR_CH_4_B_STAR_ADDR_MOD:	 out STD_LOGIC;
		PS_ADDR_CH_2_B_STAR_ADDR_MOD:	 out STD_LOGIC;
		PS_ADDR_CH_1_B_STAR_ADDR_MOD:	 out STD_LOGIC;
		PS_ADDR_CH_0_B_STAR_ADDR_MOD:	 out STD_LOGIC);
end ALD_14_30_06_1_ADDRESS_MODIFICATION_FEATURE_ACC;

architecture behavioral of ALD_14_30_06_1_ADDRESS_MODIFICATION_FEATURE_ACC is 

	signal OUT_3A_G: STD_LOGIC;
	signal OUT_2A_B: STD_LOGIC;
	signal OUT_3B_L: STD_LOGIC;
	signal OUT_3C_P: STD_LOGIC;
	signal OUT_2C_C: STD_LOGIC;
	signal OUT_3D_L: STD_LOGIC;
	signal OUT_3E_G: STD_LOGIC;
	signal OUT_4F_G: STD_LOGIC;
	signal OUT_2F_P: STD_LOGIC;
	signal OUT_4G_C: STD_LOGIC;
	signal OUT_4H_F: STD_LOGIC;
	signal OUT_4I_R: STD_LOGIC;
	signal OUT_DOT_3A: STD_LOGIC;

begin

	OUT_3A_G <= NOT(MY_MODIFY_BY_PLUS_ONE OR MY_MEM_AR_TO_ADDR_MOD_4_BIT OR PY_BLOCK_TTHP OR MY_MEM_AR_TO_ADDR_MOD_8_BIT );
	OUT_2A_B <= NOT OUT_DOT_3A;
	OUT_3B_L <= NOT(MY_MODIFY_BY_MINUS_ONE OR MY_MEM_AR_TO_ADDR_MOD_1_BIT OR MY_MEM_AR_TO_ADDR_MOD_8_BIT );
	OUT_3C_P <= NOT(MY_MODIFY_BY_PLUS_ONE OR MY_MEM_AR_TO_ADDR_MOD_0_BIT OR MY_MEM_AR_TO_ADDR_MOD_8_BIT );
	OUT_2C_C <= NOT(OUT_3C_P OR OUT_2F_P );
	OUT_3D_L <= NOT(MY_MODIFY_BY_MINUS_ONE OR MY_MEM_AR_TO_ADDR_MOD_2_BIT OR MY_MEM_AR_TO_ADDR_MOD_8_BIT );
	OUT_3E_G <= NOT(MY_MODIFY_BY_ZERO OR MY_MEM_AR_TO_ADDR_MOD_8_BIT );
	OUT_4F_G <= NOT(MY_MODIFY_BY_ZERO OR MY_MEM_AR_TO_ADDR_MOD_4_BIT );
	OUT_2F_P <= NOT(MY_MEM_AR_TO_ADDR_MOD_8_BIT OR MY_MODIFY_BY_MINUS_ONE OR MY_MEM_AR_TO_ADDR_MOD_2_BIT OR PY_1401_INSERT_01_BIT OR PY_1401_INSERT_14_BIT OR PY_1401_INSERT_48_BIT );
	OUT_4G_C <= NOT(MY_MODIFY_BY_ZERO OR MY_MEM_AR_TO_ADDR_MOD_2_BIT );
	OUT_4H_F <= NOT(MY_MODIFY_BY_ZERO OR MY_MEM_AR_TO_ADDR_MOD_1_BIT );
	OUT_4I_R <= NOT(MY_MEM_AR_TO_ADDR_MOD_0_BIT OR MY_MODIFY_BY_ZERO );
	OUT_DOT_3A <= OUT_3A_G OR OUT_3B_L;

	MS_ADDR_MOD_08_BIT <= OUT_2A_B;
	MS_ADDR_MOD_18_BIT <= OUT_2C_C;
	PS_MINUS_ONE_28_LINE <= OUT_3D_L;
	PS_ADDR_CH_8_B_STAR_ADDR_MOD <= OUT_3E_G;
	PS_ADDR_CH_4_B_STAR_ADDR_MOD <= OUT_4F_G;
	PS_ADDR_CH_2_B_STAR_ADDR_MOD <= OUT_4G_C;
	PS_ADDR_CH_1_B_STAR_ADDR_MOD <= OUT_4H_F;
	PS_ADDR_CH_0_B_STAR_ADDR_MOD <= OUT_4I_R;


end;
