50000850 t .udivsi3_skip_div0_test
50000a5c W __aeabi_idiv0
50000a5c W __aeabi_ldiv0
50000850 T __aeabi_uidiv
50000a3c T __aeabi_uidivmod
500000a8 t __end_bss
500000a4 t __start_bss
50000850 T __udivsi3
50000cfc A _bss_end
50000a7c A _bss_start
5000002c t _data_abort
50000038 t _fiq
50000034 t _irq
50000a7c A _misec_end
50000a7c A _misec_start
50000030 t _not_used
50000028 t _prefetch_abort
50000024 t _software_interrupt
50000000 T _start
50000020 t _undefined_instruction
500007cc T beep_set_hz
500000ac t clr_bss
50000080 t data_abort
500001d8 T delay
500004a8 T do_irq
50000098 t do_irq_
500002e4 T do_svc
500002d0 T do_unde
50000400 T enable_mmu
500000c8 t end
500000a0 T excep_end
5000009c t excep_sec
5000009c T excep_start
5000009c t fiq
5000039c T init_global_map
50000080 t irq
50000524 T irq_request_cpu0
50000a7c B isr
500000b8 t loop
50000300 T main
500000cc T memcpy
5000015c T memset
50000080 t not_used
50000080 t prefetch_abort
5000083c T raise
5000043c T rebuild_vectors_table
5000003c t reset
50000320 T section_map
00000000 a shift
50000068 t software_interrupt
50000248 T strcmp
500006fc T timer0_init
50000058 t undefined_instruction
