

================================================================
== Vitis HLS Report for 'sobel'
================================================================
* Date:           Fri Apr  1 00:19:53 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        kv260_3d_svm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.299 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   921628|   921628|  9.216 ms|  9.216 ms|  921629|  921629|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_109_1  |   921626|   921626|        28|          1|          1|  921600|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 28


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 1
  Pipeline-0 : II = 1, D = 28, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.62>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%reuse_addr_reg42 = alloca i32 1"   --->   Operation 31 'alloca' 'reuse_addr_reg42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%reuse_reg41 = alloca i32 1"   --->   Operation 32 'alloca' 'reuse_reg41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%reuse_addr_reg36 = alloca i32 1"   --->   Operation 33 'alloca' 'reuse_addr_reg36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%reuse_reg35 = alloca i32 1"   --->   Operation 34 'alloca' 'reuse_reg35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 35 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 36 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 37 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 38 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 39 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%empty_67 = alloca i32 1"   --->   Operation 40 'alloca' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%empty_68 = alloca i32 1"   --->   Operation 41 'alloca' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%q = alloca i32 1"   --->   Operation 42 'alloca' 'q' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%r = alloca i32 1"   --->   Operation 43 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%empty_69 = alloca i32 1"   --->   Operation 44 'alloca' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%empty_70 = alloca i32 1"   --->   Operation 45 'alloca' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%empty_71 = alloca i32 1"   --->   Operation 46 'alloca' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%q_1 = alloca i32 1"   --->   Operation 47 'alloca' 'q_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5"   --->   Operation 49 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_V_data_V, i4 %in_V_keep_V, i4 %in_V_strb_V, i1 %in_V_user_V, i1 %in_V_last_V, i1 %in_V_id_V, i1 %in_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_V_data_V"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %in_V_keep_V"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %in_V_strb_V"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_V_user_V"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_V_last_V"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_V_id_V"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_V_dest_V"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_V_data_V, i4 %out_V_keep_V, i4 %out_V_strb_V, i1 %out_V_user_V, i1 %out_V_last_V, i1 %out_V_id_V, i1 %out_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_V_data_V"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %out_V_keep_V"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %out_V_strb_V"   --->   Operation 61 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_V_user_V"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_V_last_V"   --->   Operation 63 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_V_id_V"   --->   Operation 64 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_V_dest_V"   --->   Operation 65 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_4, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%line_buffer_0 = alloca i64 1" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:92]   --->   Operation 67 'alloca' 'line_buffer_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P">   --->   Core 92 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%line_buffer_1 = alloca i64 1" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:92]   --->   Operation 68 'alloca' 'line_buffer_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P">   --->   Core 92 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%line_buffer_l1_1 = alloca i64 1" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:94]   --->   Operation 69 'alloca' 'line_buffer_l1_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P">   --->   Core 92 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1280> <RAM>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specmemcore_ln102 = specmemcore void @_ssdm_op_SpecMemCore, i32 %line_buffer_0, i32 %line_buffer_1, i64 666, i64 21, i64 18446744073709551615" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:102]   --->   Operation 70 'specmemcore' 'specmemcore_ln102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %line_buffer_l1_1, i64 666, i64 21, i64 18446744073709551615"   --->   Operation 71 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.42ns)   --->   "%store_ln109 = store i32 0, i32 %i_1" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:109]   --->   Operation 72 'store' 'store_ln109' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 73 [1/1] (0.42ns)   --->   "%store_ln109 = store i32 0, i32 %j" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:109]   --->   Operation 73 'store' 'store_ln109' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 74 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %reuse_reg"   --->   Operation 74 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 75 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 75 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 76 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg35"   --->   Operation 76 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 77 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg36"   --->   Operation 77 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 78 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg41"   --->   Operation 78 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 79 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg42"   --->   Operation 79 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln109 = br void" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:109]   --->   Operation 80 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%tmp = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %in_V_data_V, i4 %in_V_keep_V, i4 %in_V_strb_V, i1 %in_V_user_V, i1 %in_V_last_V, i1 %in_V_id_V, i1 %in_V_dest_V, i32 1"   --->   Operation 81 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %tmp, void, void %.split9.0_ifconv" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:109]   --->   Operation 82 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%empty_72 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %in_V_data_V, i4 %in_V_keep_V, i4 %in_V_strb_V, i1 %in_V_user_V, i1 %in_V_last_V, i1 %in_V_id_V, i1 %in_V_dest_V"   --->   Operation 83 'read' 'empty_72' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%pixel_in = extractvalue i44 %empty_72"   --->   Operation 84 'extractvalue' 'pixel_in' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%pixel_in_1 = extractvalue i44 %empty_72"   --->   Operation 85 'extractvalue' 'pixel_in_1' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%pixel_in_2 = extractvalue i44 %empty_72"   --->   Operation 86 'extractvalue' 'pixel_in_2' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%pixel_in_3 = extractvalue i44 %empty_72"   --->   Operation 87 'extractvalue' 'pixel_in_3' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%pixel_in_4 = extractvalue i44 %empty_72"   --->   Operation 88 'extractvalue' 'pixel_in_4' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%pixel_in_5 = extractvalue i44 %empty_72"   --->   Operation 89 'extractvalue' 'pixel_in_5' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%pixel_in_6 = extractvalue i44 %empty_72"   --->   Operation 90 'extractvalue' 'pixel_in_6' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln113 = trunc i32 %pixel_in" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:113]   --->   Operation 91 'trunc' 'trunc_ln113' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %pixel_in, i32 16, i32 23" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:14]   --->   Operation 92 'partselect' 'trunc_ln1' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i8 %trunc_ln1" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:14]   --->   Operation 93 'zext' 'zext_ln14' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 94 [4/4] (5.62ns)   --->   "%conv_i = uitodp i32 %zext_ln14" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:14]   --->   Operation 94 'uitodp' 'conv_i' <Predicate = (tmp)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln14_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %pixel_in, i32 8, i32 15" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:14]   --->   Operation 95 'partselect' 'trunc_ln14_1' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln14_1 = zext i8 %trunc_ln14_1" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:14]   --->   Operation 96 'zext' 'zext_ln14_1' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 97 [4/4] (5.62ns)   --->   "%conv3_i = uitodp i32 %zext_ln14_1" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:14]   --->   Operation 97 'uitodp' 'conv3_i' <Predicate = (tmp)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 2 <SV = 1> <Delay = 5.62>
ST_2 : Operation 98 [3/4] (5.62ns)   --->   "%conv_i = uitodp i32 %zext_ln14" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:14]   --->   Operation 98 'uitodp' 'conv_i' <Predicate = (tmp)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 99 [3/4] (5.62ns)   --->   "%conv3_i = uitodp i32 %zext_ln14_1" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:14]   --->   Operation 99 'uitodp' 'conv3_i' <Predicate = (tmp)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.62>
ST_3 : Operation 100 [2/4] (5.62ns)   --->   "%conv_i = uitodp i32 %zext_ln14" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:14]   --->   Operation 100 'uitodp' 'conv_i' <Predicate = (tmp)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 101 [2/4] (5.62ns)   --->   "%conv3_i = uitodp i32 %zext_ln14_1" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:14]   --->   Operation 101 'uitodp' 'conv3_i' <Predicate = (tmp)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.62>
ST_4 : Operation 102 [1/4] (5.62ns)   --->   "%conv_i = uitodp i32 %zext_ln14" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:14]   --->   Operation 102 'uitodp' 'conv_i' <Predicate = (tmp)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 103 [1/4] (5.62ns)   --->   "%conv3_i = uitodp i32 %zext_ln14_1" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:14]   --->   Operation 103 'uitodp' 'conv3_i' <Predicate = (tmp)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.04>
ST_5 : Operation 104 [5/5] (7.04ns)   --->   "%mul_i = dmul i64 %conv_i, i64 0.2989" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:14]   --->   Operation 104 'dmul' 'mul_i' <Predicate = (tmp)> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [5/5] (7.04ns)   --->   "%mul4_i = dmul i64 %conv3_i, i64 0.587" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:14]   --->   Operation 105 'dmul' 'mul4_i' <Predicate = (tmp)> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.04>
ST_6 : Operation 106 [4/5] (7.04ns)   --->   "%mul_i = dmul i64 %conv_i, i64 0.2989" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:14]   --->   Operation 106 'dmul' 'mul_i' <Predicate = (tmp)> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [4/5] (7.04ns)   --->   "%mul4_i = dmul i64 %conv3_i, i64 0.587" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:14]   --->   Operation 107 'dmul' 'mul4_i' <Predicate = (tmp)> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln14_2 = zext i8 %trunc_ln113" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:14]   --->   Operation 108 'zext' 'zext_ln14_2' <Predicate = (tmp)> <Delay = 0.00>
ST_6 : Operation 109 [4/4] (5.62ns)   --->   "%conv6_i = uitodp i32 %zext_ln14_2" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:14]   --->   Operation 109 'uitodp' 'conv6_i' <Predicate = (tmp)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.04>
ST_7 : Operation 110 [3/5] (7.04ns)   --->   "%mul_i = dmul i64 %conv_i, i64 0.2989" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:14]   --->   Operation 110 'dmul' 'mul_i' <Predicate = (tmp)> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 111 [3/5] (7.04ns)   --->   "%mul4_i = dmul i64 %conv3_i, i64 0.587" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:14]   --->   Operation 111 'dmul' 'mul4_i' <Predicate = (tmp)> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 112 [3/4] (5.62ns)   --->   "%conv6_i = uitodp i32 %zext_ln14_2" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:14]   --->   Operation 112 'uitodp' 'conv6_i' <Predicate = (tmp)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.04>
ST_8 : Operation 113 [2/5] (7.04ns)   --->   "%mul_i = dmul i64 %conv_i, i64 0.2989" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:14]   --->   Operation 113 'dmul' 'mul_i' <Predicate = (tmp)> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 114 [2/5] (7.04ns)   --->   "%mul4_i = dmul i64 %conv3_i, i64 0.587" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:14]   --->   Operation 114 'dmul' 'mul4_i' <Predicate = (tmp)> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 115 [2/4] (5.62ns)   --->   "%conv6_i = uitodp i32 %zext_ln14_2" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:14]   --->   Operation 115 'uitodp' 'conv6_i' <Predicate = (tmp)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.04>
ST_9 : Operation 116 [1/5] (7.04ns)   --->   "%mul_i = dmul i64 %conv_i, i64 0.2989" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:14]   --->   Operation 116 'dmul' 'mul_i' <Predicate = (tmp)> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 117 [1/5] (7.04ns)   --->   "%mul4_i = dmul i64 %conv3_i, i64 0.587" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:14]   --->   Operation 117 'dmul' 'mul4_i' <Predicate = (tmp)> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 118 [1/4] (5.62ns)   --->   "%conv6_i = uitodp i32 %zext_ln14_2" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:14]   --->   Operation 118 'uitodp' 'conv6_i' <Predicate = (tmp)> <Delay = 5.62> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.04>
ST_10 : Operation 119 [5/5] (5.06ns)   --->   "%add_i = dadd i64 %mul_i, i64 %mul4_i" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:14]   --->   Operation 119 'dadd' 'add_i' <Predicate = (tmp)> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 120 [5/5] (7.04ns)   --->   "%mul7_i = dmul i64 %conv6_i, i64 0.144" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:14]   --->   Operation 120 'dmul' 'mul7_i' <Predicate = (tmp)> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.04>
ST_11 : Operation 121 [4/5] (5.06ns)   --->   "%add_i = dadd i64 %mul_i, i64 %mul4_i" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:14]   --->   Operation 121 'dadd' 'add_i' <Predicate = (tmp)> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 122 [4/5] (7.04ns)   --->   "%mul7_i = dmul i64 %conv6_i, i64 0.144" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:14]   --->   Operation 122 'dmul' 'mul7_i' <Predicate = (tmp)> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.04>
ST_12 : Operation 123 [3/5] (5.06ns)   --->   "%add_i = dadd i64 %mul_i, i64 %mul4_i" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:14]   --->   Operation 123 'dadd' 'add_i' <Predicate = (tmp)> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 124 [3/5] (7.04ns)   --->   "%mul7_i = dmul i64 %conv6_i, i64 0.144" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:14]   --->   Operation 124 'dmul' 'mul7_i' <Predicate = (tmp)> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.04>
ST_13 : Operation 125 [2/5] (5.06ns)   --->   "%add_i = dadd i64 %mul_i, i64 %mul4_i" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:14]   --->   Operation 125 'dadd' 'add_i' <Predicate = (tmp)> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 126 [2/5] (7.04ns)   --->   "%mul7_i = dmul i64 %conv6_i, i64 0.144" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:14]   --->   Operation 126 'dmul' 'mul7_i' <Predicate = (tmp)> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.04>
ST_14 : Operation 127 [1/5] (5.06ns)   --->   "%add_i = dadd i64 %mul_i, i64 %mul4_i" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:14]   --->   Operation 127 'dadd' 'add_i' <Predicate = (tmp)> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 128 [1/5] (7.04ns)   --->   "%mul7_i = dmul i64 %conv6_i, i64 0.144" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:14]   --->   Operation 128 'dmul' 'mul7_i' <Predicate = (tmp)> <Delay = 7.04> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.06>
ST_15 : Operation 129 [5/5] (5.06ns)   --->   "%add8_i = dadd i64 %add_i, i64 %mul7_i" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:14]   --->   Operation 129 'dadd' 'add8_i' <Predicate = (tmp)> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.06>
ST_16 : Operation 130 [4/5] (5.06ns)   --->   "%add8_i = dadd i64 %add_i, i64 %mul7_i" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:14]   --->   Operation 130 'dadd' 'add8_i' <Predicate = (tmp)> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.06>
ST_17 : Operation 131 [3/5] (5.06ns)   --->   "%add8_i = dadd i64 %add_i, i64 %mul7_i" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:14]   --->   Operation 131 'dadd' 'add8_i' <Predicate = (tmp)> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.06>
ST_18 : Operation 132 [2/5] (5.06ns)   --->   "%add8_i = dadd i64 %add_i, i64 %mul7_i" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:14]   --->   Operation 132 'dadd' 'add8_i' <Predicate = (tmp)> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.06>
ST_19 : Operation 133 [1/5] (5.06ns)   --->   "%add8_i = dadd i64 %add_i, i64 %mul7_i" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:14]   --->   Operation 133 'dadd' 'add8_i' <Predicate = (tmp)> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.89>
ST_20 : Operation 134 [1/1] (0.00ns)   --->   "%i_1_load = load i32 %i_1" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:132]   --->   Operation 134 'load' 'i_1_load' <Predicate = (tmp)> <Delay = 0.00>
ST_20 : Operation 135 [2/2] (2.89ns)   --->   "%data = fptrunc i64 %add8_i" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:14]   --->   Operation 135 'fptrunc' 'data' <Predicate = (tmp)> <Delay = 2.89> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i32 %i_1_load" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:116]   --->   Operation 136 'zext' 'zext_ln116' <Predicate = (tmp)> <Delay = 0.00>
ST_20 : Operation 137 [1/1] (0.00ns)   --->   "%line_buffer_0_addr = getelementptr i32 %line_buffer_0, i64 0, i64 %zext_ln116" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:116]   --->   Operation 137 'getelementptr' 'line_buffer_0_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_20 : Operation 138 [1/1] (0.00ns)   --->   "%reuse_addr_reg42_load = load i64 %reuse_addr_reg42"   --->   Operation 138 'load' 'reuse_addr_reg42_load' <Predicate = (tmp)> <Delay = 0.00>
ST_20 : Operation 139 [2/2] (1.23ns)   --->   "%line_buffer_0_load = load i11 %line_buffer_0_addr" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:116]   --->   Operation 139 'load' 'line_buffer_0_load' <Predicate = (tmp)> <Delay = 1.23> <CoreInst = "RAM_2P">   --->   Core 92 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_20 : Operation 140 [1/1] (1.13ns)   --->   "%addr_cmp45 = icmp_eq  i64 %reuse_addr_reg42_load, i64 %zext_ln116" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:116]   --->   Operation 140 'icmp' 'addr_cmp45' <Predicate = (tmp)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 141 [1/1] (0.00ns)   --->   "%line_buffer_1_addr = getelementptr i32 %line_buffer_1, i64 0, i64 %zext_ln116" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:116]   --->   Operation 141 'getelementptr' 'line_buffer_1_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_20 : Operation 142 [1/1] (0.00ns)   --->   "%reuse_addr_reg36_load = load i64 %reuse_addr_reg36"   --->   Operation 142 'load' 'reuse_addr_reg36_load' <Predicate = (tmp)> <Delay = 0.00>
ST_20 : Operation 143 [2/2] (1.23ns)   --->   "%line_buffer_1_load = load i11 %line_buffer_1_addr" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:116]   --->   Operation 143 'load' 'line_buffer_1_load' <Predicate = (tmp)> <Delay = 1.23> <CoreInst = "RAM_2P">   --->   Core 92 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_20 : Operation 144 [1/1] (1.13ns)   --->   "%addr_cmp39 = icmp_eq  i64 %reuse_addr_reg36_load, i64 %zext_ln116" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:116]   --->   Operation 144 'icmp' 'addr_cmp39' <Predicate = (tmp)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 145 [1/1] (0.42ns)   --->   "%store_ln116 = store i64 %zext_ln116, i64 %reuse_addr_reg42" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:116]   --->   Operation 145 'store' 'store_ln116' <Predicate = (tmp)> <Delay = 0.42>
ST_20 : Operation 146 [1/1] (0.42ns)   --->   "%store_ln116 = store i64 %zext_ln116, i64 %reuse_addr_reg36" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:116]   --->   Operation 146 'store' 'store_ln116' <Predicate = (tmp)> <Delay = 0.42>
ST_20 : Operation 147 [1/1] (0.00ns)   --->   "%line_buffer_l1_1_addr = getelementptr i16 %line_buffer_l1_1, i64 0, i64 %zext_ln116" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:127]   --->   Operation 147 'getelementptr' 'line_buffer_l1_1_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_20 : Operation 148 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 148 'load' 'reuse_addr_reg_load' <Predicate = (tmp)> <Delay = 0.00>
ST_20 : Operation 149 [1/1] (1.13ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln116" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:116]   --->   Operation 149 'icmp' 'addr_cmp' <Predicate = (tmp)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 150 [1/1] (0.42ns)   --->   "%store_ln116 = store i64 %zext_ln116, i64 %reuse_addr_reg" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:116]   --->   Operation 150 'store' 'store_ln116' <Predicate = (tmp)> <Delay = 0.42>
ST_20 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_47 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %i_1_load, i32 1, i32 31" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:132]   --->   Operation 151 'partselect' 'tmp_47' <Predicate = (tmp)> <Delay = 0.00>
ST_20 : Operation 152 [1/1] (0.99ns)   --->   "%icmp_ln132 = icmp_sgt  i31 %tmp_47, i31 0" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:132]   --->   Operation 152 'icmp' 'icmp_ln132' <Predicate = (tmp)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 153 [1/1] (0.99ns)   --->   "%icmp_ln132_1 = icmp_slt  i32 %i_1_load, i32 1279" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:132]   --->   Operation 153 'icmp' 'icmp_ln132_1' <Predicate = (tmp)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 154 [1/1] (1.01ns)   --->   "%i = add i32 %i_1_load, i32 1" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:148]   --->   Operation 154 'add' 'i' <Predicate = (tmp & !pixel_in_3)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 155 [1/1] (0.44ns)   --->   "%i_2 = select i1 %pixel_in_3, i32 0, i32 %i" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:144]   --->   Operation 155 'select' 'i_2' <Predicate = (tmp)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 156 [1/1] (0.42ns)   --->   "%store_ln109 = store i32 %i_2, i32 %i_1" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:109]   --->   Operation 156 'store' 'store_ln109' <Predicate = (tmp)> <Delay = 0.42>

State 21 <SV = 20> <Delay = 6.67>
ST_21 : Operation 157 [1/1] (0.00ns)   --->   "%p_load25 = load i32 %empty_69" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:57]   --->   Operation 157 'load' 'p_load25' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 158 [1/1] (0.00ns)   --->   "%p_load24 = load i31 %empty_70"   --->   Operation 158 'load' 'p_load24' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 159 [1/1] (0.00ns)   --->   "%p_load23 = load i32 %empty_71" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:57]   --->   Operation 159 'load' 'p_load23' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 160 [1/1] (0.00ns)   --->   "%p_load28 = load i32 %empty" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:57]   --->   Operation 160 'load' 'p_load28' <Predicate = (tmp)> <Delay = 0.00>
ST_21 : Operation 161 [1/1] (0.00ns)   --->   "%p_load27 = load i31 %empty_67" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:57]   --->   Operation 161 'load' 'p_load27' <Predicate = (tmp)> <Delay = 0.00>
ST_21 : Operation 162 [1/1] (0.00ns)   --->   "%p_load26 = load i32 %empty_68" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:57]   --->   Operation 162 'load' 'p_load26' <Predicate = (tmp)> <Delay = 0.00>
ST_21 : Operation 163 [1/2] (2.89ns)   --->   "%data = fptrunc i64 %add8_i" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:14]   --->   Operation 163 'fptrunc' 'data' <Predicate = (tmp)> <Delay = 2.89> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 164 [1/1] (0.00ns)   --->   "%reuse_reg41_load = load i32 %reuse_reg41"   --->   Operation 164 'load' 'reuse_reg41_load' <Predicate = (tmp & addr_cmp45)> <Delay = 0.00>
ST_21 : Operation 165 [1/2] (1.23ns)   --->   "%line_buffer_0_load = load i11 %line_buffer_0_addr" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:116]   --->   Operation 165 'load' 'line_buffer_0_load' <Predicate = (tmp)> <Delay = 1.23> <CoreInst = "RAM_2P">   --->   Core 92 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_21 : Operation 166 [1/1] (0.44ns)   --->   "%reuse_select46 = select i1 %addr_cmp45, i32 %reuse_reg41_load, i32 %line_buffer_0_load" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:116]   --->   Operation 166 'select' 'reuse_select46' <Predicate = (tmp)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 167 [1/1] (0.00ns)   --->   "%reuse_reg35_load = load i32 %reuse_reg35"   --->   Operation 167 'load' 'reuse_reg35_load' <Predicate = (tmp & addr_cmp39)> <Delay = 0.00>
ST_21 : Operation 168 [1/2] (1.23ns)   --->   "%line_buffer_1_load = load i11 %line_buffer_1_addr" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:116]   --->   Operation 168 'load' 'line_buffer_1_load' <Predicate = (tmp)> <Delay = 1.23> <CoreInst = "RAM_2P">   --->   Core 92 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_21 : Operation 169 [1/1] (0.44ns)   --->   "%reuse_select40 = select i1 %addr_cmp39, i32 %reuse_reg35_load, i32 %line_buffer_1_load" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:116]   --->   Operation 169 'select' 'reuse_select40' <Predicate = (tmp)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 170 [1/1] (0.00ns)   --->   "%trunc_ln65 = trunc i32 %reuse_select40" [/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:65]   --->   Operation 170 'trunc' 'trunc_ln65' <Predicate = (tmp)> <Delay = 0.00>
ST_21 : Operation 171 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %data" [/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:312]   --->   Operation 171 'bitcast' 'data_V' <Predicate = (tmp)> <Delay = 0.00>
ST_21 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_51 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30"   --->   Operation 172 'partselect' 'tmp_51' <Predicate = (tmp)> <Delay = 0.00>
ST_21 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_52 = trunc i32 %data_V"   --->   Operation 173 'trunc' 'tmp_52' <Predicate = (tmp)> <Delay = 0.00>
ST_21 : Operation 174 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_52, i1 0"   --->   Operation 174 'bitconcatenate' 'mantissa' <Predicate = (tmp)> <Delay = 0.00>
ST_21 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i25 %mantissa" [/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:68]   --->   Operation 175 'zext' 'zext_ln68' <Predicate = (tmp)> <Delay = 0.00>
ST_21 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln341 = zext i8 %tmp_51" [/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:341]   --->   Operation 176 'zext' 'zext_ln341' <Predicate = (tmp)> <Delay = 0.00>
ST_21 : Operation 177 [1/1] (0.76ns)   --->   "%add_ln341 = add i9 %zext_ln341, i9 385" [/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:341]   --->   Operation 177 'add' 'add_ln341' <Predicate = (tmp)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 178 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln341, i32 8"   --->   Operation 178 'bitselect' 'isNeg' <Predicate = (tmp)> <Delay = 0.00>
ST_21 : Operation 179 [1/1] (0.76ns)   --->   "%sub_ln1364 = sub i8 127, i8 %tmp_51"   --->   Operation 179 'sub' 'sub_ln1364' <Predicate = (tmp)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 180 [1/1] (0.00ns)   --->   "%sext_ln1364 = sext i8 %sub_ln1364"   --->   Operation 180 'sext' 'sext_ln1364' <Predicate = (tmp)> <Delay = 0.00>
ST_21 : Operation 181 [1/1] (0.39ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1364, i9 %add_ln341"   --->   Operation 181 'select' 'ush' <Predicate = (tmp)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln1340 = sext i9 %ush"   --->   Operation 182 'sext' 'sext_ln1340' <Predicate = (tmp)> <Delay = 0.00>
ST_21 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln1340 = zext i32 %sext_ln1340"   --->   Operation 183 'zext' 'zext_ln1340' <Predicate = (tmp)> <Delay = 0.00>
ST_21 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i79 %zext_ln68, i79 %zext_ln1340"   --->   Operation 184 'lshr' 'r_V' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_1 = shl i79 %zext_ln68, i79 %zext_ln1340"   --->   Operation 185 'shl' 'r_V_1' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %r_V, i32 24"   --->   Operation 186 'bitselect' 'tmp_46' <Predicate = (tmp)> <Delay = 0.00>
ST_21 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln671 = zext i1 %tmp_46"   --->   Operation 187 'zext' 'zext_ln671' <Predicate = (tmp)> <Delay = 0.00>
ST_21 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %r_V_1, i32 24, i32 55"   --->   Operation 188 'partselect' 'tmp_s' <Predicate = (tmp)> <Delay = 0.00>
ST_21 : Operation 189 [1/1] (1.38ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i32 %zext_ln671, i32 %tmp_s"   --->   Operation 189 'select' 'val' <Predicate = (tmp)> <Delay = 1.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 190 [1/1] (1.23ns)   --->   "%store_ln47 = store i32 %reuse_select40, i11 %line_buffer_0_addr" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:47]   --->   Operation 190 'store' 'store_ln47' <Predicate = (tmp)> <Delay = 1.23> <CoreInst = "RAM_2P">   --->   Core 92 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_21 : Operation 191 [1/1] (0.42ns)   --->   "%store_ln116 = store i32 %reuse_select40, i32 %reuse_reg41" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:116]   --->   Operation 191 'store' 'store_ln116' <Predicate = (tmp)> <Delay = 0.42>
ST_21 : Operation 192 [1/1] (1.23ns)   --->   "%store_ln48 = store i32 %val, i11 %line_buffer_1_addr" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:48]   --->   Operation 192 'store' 'store_ln48' <Predicate = (tmp)> <Delay = 1.23> <CoreInst = "RAM_2P">   --->   Core 92 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_21 : Operation 193 [1/1] (0.42ns)   --->   "%store_ln1365 = store i32 %val, i32 %reuse_reg35"   --->   Operation 193 'store' 'store_ln1365' <Predicate = (tmp)> <Delay = 0.42>
ST_21 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node add_ln57)   --->   "%shl_ln57 = shl i32 %p_load25, i32 1" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:57]   --->   Operation 194 'shl' 'shl_ln57' <Predicate = (tmp)> <Delay = 0.00>
ST_21 : Operation 195 [1/1] (1.01ns) (out node of the LUT)   --->   "%add_ln57 = add i32 %shl_ln57, i32 %p_load28" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:57]   --->   Operation 195 'add' 'add_ln57' <Predicate = (tmp)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 196 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln57_1 = add i32 %add_ln57, i32 %reuse_select46" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:57]   --->   Operation 196 'add' 'add_ln57_1' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 197 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln57 = sub i32 %add_ln57_1, i32 %p_load26" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:57]   --->   Operation 197 'sub' 'sub_ln57' <Predicate = (tmp)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 198 [1/1] (0.00ns)   --->   "%shl_ln57_1 = shl i32 %p_load23, i32 1" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:57]   --->   Operation 198 'shl' 'shl_ln57_1' <Predicate = (tmp)> <Delay = 0.00>
ST_21 : Operation 199 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln57_1 = sub i32 %sub_ln57, i32 %shl_ln57_1" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:57]   --->   Operation 199 'sub' 'sub_ln57_1' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 200 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln57_2 = sub i32 %sub_ln57_1, i32 %val" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:57]   --->   Operation 200 'sub' 'sub_ln57_2' <Predicate = (tmp)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 201 [1/1] (1.01ns)   --->   "%sub_ln57_3 = sub i32 %p_load28, i32 %reuse_select46" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:57]   --->   Operation 201 'sub' 'sub_ln57_3' <Predicate = (tmp)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 202 [1/1] (0.00ns)   --->   "%shl_ln57_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %p_load27, i1 0" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:57]   --->   Operation 202 'bitconcatenate' 'shl_ln57_2' <Predicate = (tmp)> <Delay = 0.00>
ST_21 : Operation 203 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln57_2 = add i32 %shl_ln57_2, i32 %sub_ln57_3" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:57]   --->   Operation 203 'add' 'add_ln57_2' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 204 [1/1] (0.00ns)   --->   "%shl_ln57_3 = shl i32 %reuse_select40, i32 1" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:57]   --->   Operation 204 'shl' 'shl_ln57_3' <Predicate = (tmp)> <Delay = 0.00>
ST_21 : Operation 205 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln57_4 = sub i32 %add_ln57_2, i32 %shl_ln57_3" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:57]   --->   Operation 205 'sub' 'sub_ln57_4' <Predicate = (tmp)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 206 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln57_3 = add i32 %p_load26, i32 %sub_ln57_4" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:57]   --->   Operation 206 'add' 'add_ln57_3' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 207 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln57_5 = sub i32 %add_ln57_3, i32 %val" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:57]   --->   Operation 207 'sub' 'sub_ln57_5' <Predicate = (tmp)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 208 [1/1] (0.00ns)   --->   "%store_ln109 = store i32 %val, i32 %empty_71" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:109]   --->   Operation 208 'store' 'store_ln109' <Predicate = (tmp)> <Delay = 0.00>
ST_21 : Operation 209 [1/1] (0.00ns)   --->   "%store_ln109 = store i31 %trunc_ln65, i31 %empty_70" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:109]   --->   Operation 209 'store' 'store_ln109' <Predicate = (tmp)> <Delay = 0.00>
ST_21 : Operation 210 [1/1] (0.00ns)   --->   "%store_ln109 = store i32 %reuse_select46, i32 %empty_69" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:109]   --->   Operation 210 'store' 'store_ln109' <Predicate = (tmp)> <Delay = 0.00>
ST_21 : Operation 211 [1/1] (0.00ns)   --->   "%store_ln109 = store i32 %p_load23, i32 %empty_68" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:109]   --->   Operation 211 'store' 'store_ln109' <Predicate = (tmp)> <Delay = 0.00>
ST_21 : Operation 212 [1/1] (0.00ns)   --->   "%store_ln109 = store i31 %p_load24, i31 %empty_67" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:109]   --->   Operation 212 'store' 'store_ln109' <Predicate = (tmp)> <Delay = 0.00>
ST_21 : Operation 213 [1/1] (0.00ns)   --->   "%store_ln109 = store i32 %p_load25, i32 %empty" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:109]   --->   Operation 213 'store' 'store_ln109' <Predicate = (tmp)> <Delay = 0.00>

State 22 <SV = 21> <Delay = 4.98>
ST_22 : Operation 214 [1/1] (3.42ns)   --->   "%mul_ln122 = mul i32 %sub_ln57_2, i32 %sub_ln57_2" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:122]   --->   Operation 214 'mul' 'mul_ln122' <Predicate = (tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 215 [1/1] (3.42ns)   --->   "%mul_ln122_1 = mul i32 %sub_ln57_5, i32 %sub_ln57_5" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:122]   --->   Operation 215 'mul' 'mul_ln122_1' <Predicate = (tmp)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 216 [1/1] (1.01ns)   --->   "%xf_V = add i32 %mul_ln122_1, i32 %mul_ln122" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:122]   --->   Operation 216 'add' 'xf_V' <Predicate = (tmp)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 217 [5/5] (0.54ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i32 %xf_V" [/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/hls_sqrt_apfixed.h:381]   --->   Operation 217 'call' 'p_Val2_s' <Predicate = (tmp)> <Delay = 0.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 7.29>
ST_23 : Operation 218 [4/5] (7.29ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i32 %xf_V" [/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/hls_sqrt_apfixed.h:381]   --->   Operation 218 'call' 'p_Val2_s' <Predicate = (tmp)> <Delay = 7.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 7.29>
ST_24 : Operation 219 [3/5] (7.29ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i32 %xf_V" [/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/hls_sqrt_apfixed.h:381]   --->   Operation 219 'call' 'p_Val2_s' <Predicate = (tmp)> <Delay = 7.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 7.29>
ST_25 : Operation 220 [2/5] (7.29ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i32 %xf_V" [/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/hls_sqrt_apfixed.h:381]   --->   Operation 220 'call' 'p_Val2_s' <Predicate = (tmp)> <Delay = 7.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 7.29>
ST_26 : Operation 221 [1/5] (7.29ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i32 %xf_V" [/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/hls_sqrt_apfixed.h:381]   --->   Operation 221 'call' 'p_Val2_s' <Predicate = (tmp)> <Delay = 7.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 222 [2/2] (1.23ns)   --->   "%line_buffer_l1_1_load = load i11 %line_buffer_l1_1_addr" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:127]   --->   Operation 222 'load' 'line_buffer_l1_1_load' <Predicate = (tmp & !addr_cmp)> <Delay = 1.23> <CoreInst = "RAM_2P">   --->   Core 92 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1280> <RAM>

State 27 <SV = 26> <Delay = 2.95>
ST_27 : Operation 223 [1/1] (0.00ns)   --->   "%q_1_load = load i16 %q_1" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:82]   --->   Operation 223 'load' 'q_1_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 224 [1/1] (0.00ns)   --->   "%j_load = load i32 %j" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:132]   --->   Operation 224 'load' 'j_load' <Predicate = (tmp)> <Delay = 0.00>
ST_27 : Operation 225 [1/1] (0.00ns)   --->   "%q_load = load i16 %q" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:109]   --->   Operation 225 'load' 'q_load' <Predicate = (tmp)> <Delay = 0.00>
ST_27 : Operation 226 [1/1] (0.00ns)   --->   "%r_load = load i16 %r" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:82]   --->   Operation 226 'load' 'r_load' <Predicate = (tmp)> <Delay = 0.00>
ST_27 : Operation 227 [1/1] (1.10ns)   --->   "%icmp_ln82 = icmp_ult  i16 %q_1_load, i16 %q_load" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:82]   --->   Operation 227 'icmp' 'icmp_ln82' <Predicate = (tmp)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node supressed)   --->   "%xor_ln82 = xor i1 %icmp_ln82, i1 1" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:82]   --->   Operation 228 'xor' 'xor_ln82' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 229 [1/1] (1.10ns)   --->   "%icmp_ln82_1 = icmp_ult  i16 %q_1_load, i16 %r_load" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:82]   --->   Operation 229 'icmp' 'icmp_ln82_1' <Predicate = (tmp)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node supressed)   --->   "%xor_ln82_1 = xor i1 %icmp_ln82_1, i1 1" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:82]   --->   Operation 230 'xor' 'xor_ln82_1' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node supressed)   --->   "%and_ln82 = and i1 %xor_ln82, i1 %xor_ln82_1" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:82]   --->   Operation 231 'and' 'and_ln82' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 232 [1/1] (0.35ns) (out node of the LUT)   --->   "%supressed = select i1 %and_ln82, i16 %q_1_load, i16 0" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:82]   --->   Operation 232 'select' 'supressed' <Predicate = (tmp)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 233 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i16 %reuse_reg"   --->   Operation 233 'load' 'reuse_reg_load' <Predicate = (tmp & addr_cmp)> <Delay = 0.00>
ST_27 : Operation 234 [1/2] (1.23ns)   --->   "%line_buffer_l1_1_load = load i11 %line_buffer_l1_1_addr" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:127]   --->   Operation 234 'load' 'line_buffer_l1_1_load' <Predicate = (tmp & !addr_cmp)> <Delay = 1.23> <CoreInst = "RAM_2P">   --->   Core 92 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1280> <RAM>
ST_27 : Operation 235 [1/1] (0.35ns)   --->   "%reuse_select = select i1 %addr_cmp, i16 %reuse_reg_load, i16 %line_buffer_l1_1_load" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:116]   --->   Operation 235 'select' 'reuse_select' <Predicate = (tmp)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 236 [1/1] (1.23ns)   --->   "%store_ln48 = store i16 %p_Val2_s, i11 %line_buffer_l1_1_addr" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:48]   --->   Operation 236 'store' 'store_ln48' <Predicate = (tmp)> <Delay = 1.23> <CoreInst = "RAM_2P">   --->   Core 92 'RAM_2P' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1280> <RAM>
ST_27 : Operation 237 [1/1] (0.42ns)   --->   "%store_ln381 = store i16 %p_Val2_s, i16 %reuse_reg" [/wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/hls_sqrt_apfixed.h:381]   --->   Operation 237 'store' 'store_ln381' <Predicate = (tmp)> <Delay = 0.42>
ST_27 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node data_out_2)   --->   "%and_ln132 = and i1 %icmp_ln132, i1 %icmp_ln132_1" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:132]   --->   Operation 238 'and' 'and_ln132' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_48 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %j_load, i32 1, i32 31" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:132]   --->   Operation 239 'partselect' 'tmp_48' <Predicate = (tmp)> <Delay = 0.00>
ST_27 : Operation 240 [1/1] (0.99ns)   --->   "%icmp_ln132_2 = icmp_sgt  i31 %tmp_48, i31 0" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:132]   --->   Operation 240 'icmp' 'icmp_ln132_2' <Predicate = (tmp)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 241 [1/1] (0.99ns)   --->   "%icmp_ln132_3 = icmp_slt  i32 %j_load, i32 719" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:132]   --->   Operation 241 'icmp' 'icmp_ln132_3' <Predicate = (tmp)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node data_out_2)   --->   "%and_ln132_1 = and i1 %icmp_ln132_2, i1 %icmp_ln132_3" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:132]   --->   Operation 242 'and' 'and_ln132_1' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node data_out_2)   --->   "%select_ln132 = select i1 %and_ln132_1, i16 %supressed, i16 0" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:132]   --->   Operation 243 'select' 'select_ln132' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node data_out_2)   --->   "%data_out_1 = select i1 %and_ln132, i16 %supressed, i16 %select_ln132" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:132]   --->   Operation 244 'select' 'data_out_1' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 245 [1/1] (1.10ns) (out node of the LUT)   --->   "%data_out_2 = icmp_ugt  i16 %data_out_1, i16 80" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:135]   --->   Operation 245 'icmp' 'data_out_2' <Predicate = (tmp)> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node or_ln141)   --->   "%select_ln130 = select i1 %data_out_2, i8 255, i8 0" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:130]   --->   Operation 246 'select' 'select_ln130' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node or_ln141)   --->   "%select_ln141 = select i1 %data_out_2, i16 65280, i16 0" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:141]   --->   Operation 247 'select' 'select_ln141' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node or_ln141)   --->   "%tmp_49 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 0, i8 %select_ln130" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:141]   --->   Operation 248 'bitconcatenate' 'tmp_49' <Predicate = (tmp)> <Delay = 0.00>
ST_27 : Operation 249 [1/1] (0.39ns) (out node of the LUT)   --->   "%or_ln141 = or i16 %tmp_49, i16 %select_ln141" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:141]   --->   Operation 249 'or' 'or_ln141' <Predicate = (tmp)> <Delay = 0.39> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 250 [1/1] (0.17ns)   --->   "%select_ln141_1 = select i1 %data_out_2, i1 1, i1 0" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:141]   --->   Operation 250 'select' 'select_ln141_1' <Predicate = (tmp)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 251 [1/1] (0.00ns)   --->   "%pixel_out_data_V = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i1.i16, i1 %select_ln141_1, i16 %or_ln141" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:141]   --->   Operation 251 'bitconcatenate' 'pixel_out_data_V' <Predicate = (tmp)> <Delay = 0.00>
ST_27 : Operation 252 [1/1] (0.00ns)   --->   "%sext_ln140 = sext i17 %pixel_out_data_V" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:140]   --->   Operation 252 'sext' 'sext_ln140' <Predicate = (tmp)> <Delay = 0.00>
ST_27 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln140 = zext i24 %sext_ln140" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:140]   --->   Operation 253 'zext' 'zext_ln140' <Predicate = (tmp)> <Delay = 0.00>
ST_27 : Operation 254 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %out_V_data_V, i4 %out_V_keep_V, i4 %out_V_strb_V, i1 %out_V_user_V, i1 %out_V_last_V, i1 %out_V_id_V, i1 %out_V_dest_V, i32 %zext_ln140, i4 %pixel_in_1, i4 %pixel_in_2, i1 %pixel_in_3, i1 %pixel_in_4, i1 %pixel_in_5, i1 %pixel_in_6"   --->   Operation 254 'write' 'write_ln304' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_27 : Operation 255 [1/1] (1.01ns)   --->   "%j_1 = add i32 %j_load, i32 1" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:146]   --->   Operation 255 'add' 'j_1' <Predicate = (tmp & pixel_in_3 & !pixel_in_4)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node j_3)   --->   "%j_2 = select i1 %pixel_in_3, i32 %j_1, i32 %j_load" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:144]   --->   Operation 256 'select' 'j_2' <Predicate = (tmp & !pixel_in_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 257 [1/1] (0.44ns) (out node of the LUT)   --->   "%j_3 = select i1 %pixel_in_4, i32 0, i32 %j_2" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:150]   --->   Operation 257 'select' 'j_3' <Predicate = (tmp)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 258 [1/1] (0.00ns)   --->   "%store_ln109 = store i16 %q_load, i16 %q_1" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:109]   --->   Operation 258 'store' 'store_ln109' <Predicate = (tmp)> <Delay = 0.00>
ST_27 : Operation 259 [1/1] (0.00ns)   --->   "%store_ln109 = store i16 %q_1_load, i16 %r" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:109]   --->   Operation 259 'store' 'store_ln109' <Predicate = (tmp)> <Delay = 0.00>
ST_27 : Operation 260 [1/1] (0.00ns)   --->   "%store_ln109 = store i16 %reuse_select, i16 %q" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:109]   --->   Operation 260 'store' 'store_ln109' <Predicate = (tmp)> <Delay = 0.00>
ST_27 : Operation 261 [1/1] (0.42ns)   --->   "%store_ln109 = store i32 %j_3, i32 %j" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:109]   --->   Operation 261 'store' 'store_ln109' <Predicate = (tmp)> <Delay = 0.42>
ST_27 : Operation 267 [1/1] (0.00ns)   --->   "%ret_ln155 = ret i32 0" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:155]   --->   Operation 267 'ret' 'ret_ln155' <Predicate = (!tmp)> <Delay = 0.00>

State 28 <SV = 27> <Delay = 0.00>
ST_28 : Operation 262 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1"   --->   Operation 262 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 263 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 921600, i64 921600, i64 921600"   --->   Operation 263 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 264 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6"   --->   Operation 264 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 265 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %out_V_data_V, i4 %out_V_keep_V, i4 %out_V_strb_V, i1 %out_V_user_V, i1 %out_V_last_V, i1 %out_V_id_V, i1 %out_V_dest_V, i32 %zext_ln140, i4 %pixel_in_1, i4 %pixel_in_2, i1 %pixel_in_3, i1 %pixel_in_4, i1 %pixel_in_5, i1 %pixel_in_6"   --->   Operation 265 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_28 : Operation 266 [1/1] (0.00ns)   --->   "%br_ln109 = br void" [/home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:109]   --->   Operation 266 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.62ns
The critical path consists of the following:
	axis read operation ('empty_72') on port 'in_V_data_V' [83]  (0 ns)
	'uitodp' operation ('conv_i', /home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:14) [94]  (5.62 ns)

 <State 2>: 5.62ns
The critical path consists of the following:
	'uitodp' operation ('conv_i', /home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:14) [94]  (5.62 ns)

 <State 3>: 5.62ns
The critical path consists of the following:
	'uitodp' operation ('conv_i', /home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:14) [94]  (5.62 ns)

 <State 4>: 5.62ns
The critical path consists of the following:
	'uitodp' operation ('conv_i', /home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:14) [94]  (5.62 ns)

 <State 5>: 7.04ns
The critical path consists of the following:
	'dmul' operation ('mul_i', /home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:14) [95]  (7.04 ns)

 <State 6>: 7.04ns
The critical path consists of the following:
	'dmul' operation ('mul_i', /home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:14) [95]  (7.04 ns)

 <State 7>: 7.04ns
The critical path consists of the following:
	'dmul' operation ('mul_i', /home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:14) [95]  (7.04 ns)

 <State 8>: 7.04ns
The critical path consists of the following:
	'dmul' operation ('mul_i', /home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:14) [95]  (7.04 ns)

 <State 9>: 7.04ns
The critical path consists of the following:
	'dmul' operation ('mul_i', /home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:14) [95]  (7.04 ns)

 <State 10>: 7.04ns
The critical path consists of the following:
	'dmul' operation ('mul7_i', /home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:14) [103]  (7.04 ns)

 <State 11>: 7.04ns
The critical path consists of the following:
	'dmul' operation ('mul7_i', /home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:14) [103]  (7.04 ns)

 <State 12>: 7.04ns
The critical path consists of the following:
	'dmul' operation ('mul7_i', /home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:14) [103]  (7.04 ns)

 <State 13>: 7.04ns
The critical path consists of the following:
	'dmul' operation ('mul7_i', /home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:14) [103]  (7.04 ns)

 <State 14>: 7.04ns
The critical path consists of the following:
	'dmul' operation ('mul7_i', /home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:14) [103]  (7.04 ns)

 <State 15>: 5.07ns
The critical path consists of the following:
	'dadd' operation ('add8_i', /home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:14) [104]  (5.07 ns)

 <State 16>: 5.07ns
The critical path consists of the following:
	'dadd' operation ('add8_i', /home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:14) [104]  (5.07 ns)

 <State 17>: 5.07ns
The critical path consists of the following:
	'dadd' operation ('add8_i', /home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:14) [104]  (5.07 ns)

 <State 18>: 5.07ns
The critical path consists of the following:
	'dadd' operation ('add8_i', /home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:14) [104]  (5.07 ns)

 <State 19>: 5.07ns
The critical path consists of the following:
	'dadd' operation ('add8_i', /home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:14) [104]  (5.07 ns)

 <State 20>: 2.89ns
The critical path consists of the following:
	'fptrunc' operation ('data', /home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:14) [105]  (2.89 ns)

 <State 21>: 6.68ns
The critical path consists of the following:
	'fptrunc' operation ('data', /home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:14) [105]  (2.89 ns)
	'add' operation ('sh', /wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:341) [126]  (0.765 ns)
	'select' operation ('ush') [130]  (0.398 ns)
	'lshr' operation ('r.V') [133]  (0 ns)
	'select' operation ('val') [138]  (1.39 ns)
	'store' operation ('store_ln48', /home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:48) of variable 'val' on array 'line_buffer[1]', /home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:92 [142]  (1.24 ns)

 <State 22>: 4.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln122', /home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:122) [159]  (3.42 ns)
	'add' operation ('x', /home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:122) [161]  (1.02 ns)
	'call' operation ('__Val2__', /wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/hls_sqrt_apfixed.h:381) to 'sqrt_fixed<32, 32>' [162]  (0.548 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	'call' operation ('__Val2__', /wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/hls_sqrt_apfixed.h:381) to 'sqrt_fixed<32, 32>' [162]  (7.3 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	'call' operation ('__Val2__', /wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/hls_sqrt_apfixed.h:381) to 'sqrt_fixed<32, 32>' [162]  (7.3 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	'call' operation ('__Val2__', /wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/hls_sqrt_apfixed.h:381) to 'sqrt_fixed<32, 32>' [162]  (7.3 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	'call' operation ('__Val2__', /wrk/ci/prod/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include/hls_sqrt_apfixed.h:381) to 'sqrt_fixed<32, 32>' [162]  (7.3 ns)

 <State 27>: 2.96ns
The critical path consists of the following:
	'load' operation ('q_1_load', /home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:82) on local variable 'q' [69]  (0 ns)
	'icmp' operation ('icmp_ln82', /home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:82) [163]  (1.1 ns)
	'xor' operation ('xor_ln82', /home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:82) [164]  (0 ns)
	'and' operation ('and_ln82', /home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:82) [167]  (0 ns)
	'select' operation ('supressed', /home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:82) [168]  (0.357 ns)
	'select' operation ('data_out', /home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:132) [187]  (0 ns)
	'icmp' operation ('data_out', /home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:135) [188]  (1.1 ns)
	'select' operation ('select_ln141', /home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:141) [190]  (0 ns)
	'or' operation ('or_ln141', /home/sergiu/Workspace/dev/adaptive-compute/kv260/hls/src/filters/sobel/sobel.cpp:141) [192]  (0.398 ns)

 <State 28>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
