// Seed: 1501175111
module module_0 (
    input uwire id_0,
    input uwire id_1,
    output supply0 id_2,
    input tri id_3
);
  assign id_2 = -1;
  assign id_2 = -1 == id_3;
  assign module_1.id_1 = 0;
  final $signed(55);
  ;
  assign id_2 = id_1;
  assign id_2 = id_3;
  always_ff @(*) begin : LABEL_0
    $unsigned(88);
    ;
  end
  uwire id_5 = 1;
  wire  id_6;
  specify
    $width(posedge id_7, id_0);
    specparam id_8 = -1;
  endspecify
endmodule
module module_1 (
    output wire  id_0,
    output wire  id_1,
    input  wand  id_2,
    input  tri0  id_3,
    output tri1  id_4,
    input  uwire id_5
);
  assign id_0 = id_5 - (-1);
  nand primCall (id_1, id_3, id_5, id_2);
  module_0 modCall_1 (
      id_2,
      id_5,
      id_0,
      id_3
  );
  wire id_7;
endmodule
