# VLSI Physical Design: Floorplanning, Pin Assignment, and Power/Ground Routing

In VLSI physical design, floor planning is the second step after partitioning. While partitioning divides a design into individual modules, floor planning determines the shape, relative location, and pin positions of each block to optimize the chip layout. It handles hard blocks (fixed area and dimensions, e.g., PLLs, ADCs, or memory IPs) and soft blocks (fixed area but flexible aspect ratio). Unlike placement, which assigns exact coordinates, floor planning only defines relative positions. Inputs include the set of blocks, their areas, possible orientations, number of pins, and the netlist. The output of floor planning feeds into placement. The objectives are to optimize block locations and shapes, assign pin locations to minimize interconnect distance, reduce total wirelength, minimize the global bounding box area, and consider signal delay along critical paths using static timing analysis (STA). A combined objective can be expressed as:

Objective
=
ğ›¼
â‹…
Area
+
(
1
âˆ’
ğ›¼
)
â‹…
Wirelength
,
0
â‰¤
ğ›¼
â‰¤
1
Objective=Î±â‹…Area+(1âˆ’Î±)â‹…Wirelength,0â‰¤Î±â‰¤1

Floor planning techniques include slicing floor plans, represented by a slicing tree with blocks as leaves and cuts as internal nodes, and non-slicing floor plans that allow flexible block arrangements. Representations such as constraint graphs (horizontal HCG and vertical VCG) and sequence pairs systematically encode relative positions. In HCG, an edge from block 
ğ‘€
ğ‘–
M
i
	â€‹

 to 
ğ‘€
ğ‘—
M
j
	â€‹

 exists if 
ğ‘€
ğ‘–
M
i
	â€‹

 is left of 
ğ‘€
ğ‘—
M
j
	â€‹

; in VCG, if 
ğ‘€
ğ‘–
M
i
	â€‹

 is below 
ğ‘€
ğ‘—
M
j
	â€‹

. Sequence pairs use two sequences 
ğ‘†
+
S
+
 and 
ğ‘†
âˆ’
S
âˆ’
 to encode block positions: if 
ğ´
A appears before 
ğµ
B in both sequences, 
ğ´
A is left of 
ğµ
B; if 
ğ´
A appears before 
ğµ
B in 
ğ‘†
+
S
+
 and after 
ğµ
B in 
ğ‘†
âˆ’
S
âˆ’
, 
ğ´
A is above 
ğµ
B. Coordinates are derived using the Longest Common Subsequence (LCS) algorithm, considering block widths, heights, and packing directions. The global bounding box dimensions are then:

Width
=
max
â¡
(
ğ‘‹
ğ‘–
+
ğ‘Š
ğ‘–
)
,
Height
=
max
â¡
(
ğ‘Œ
ğ‘–
+
ğ»
ğ‘–
)
Width=max(X
i
	â€‹

+W
i
	â€‹

),Height=max(Y
i
	â€‹

+H
i
	â€‹

)

Shape functions define feasible width (
ğ‘¤
w) and height (
â„
h) combinations for each block while keeping area constant (
ğ´
=
ğ‘¤
Ã—
â„
A=wÃ—h), respecting technology constraints and IP restrictions. Vertical composition sums heights and takes the maximum width:

ğ‘Š
floor
=
max
â¡
(
ğ‘Š
ğ‘–
)
,
ğ»
floor
=
âˆ‘
ğ»
ğ‘–
W
floor
	â€‹

=max(W
i
	â€‹

),H
floor
	â€‹

=âˆ‘H
i
	â€‹


Horizontal composition sums widths and takes the maximum height:

ğ‘Š
floor
=
âˆ‘
ğ‘Š
ğ‘–
,
ğ»
floor
=
max
â¡
(
ğ»
ğ‘–
)
W
floor
	â€‹

=âˆ‘W
i
	â€‹

,H
floor
	â€‹

=max(H
i
	â€‹

)

The floor plan area is then 
ğ´
floor
=
ğ‘Š
floor
Ã—
ğ»
floor
A
floor
	â€‹

=W
floor
	â€‹

Ã—H
floor
	â€‹

.

Common floor planning algorithms include: Linear Ordering, which generates an initial block sequence minimizing wire length using gains computed as 
Gain
=
terminating nets
âˆ’
new nets
Gain=terminating netsâˆ’new nets; Cluster Growth, which iteratively adds blocks to a growing cluster to minimize the bounding box area; and Simulated Annealing, a probabilistic optimization that accepts worse solutions with probability 
ğ‘ƒ
(
accept
)
=
ğ‘’
âˆ’
Î”
ğ¶
/
ğ‘‡
P(accept)=e
âˆ’Î”C/T
 to escape local minima.

After floorplanning, pin assignment connects all nets to unique pin locations to optimize performance. External pins connect I/O signals, minimizing interconnect length and parasitics, while internal pins reduce congestion and wire length within modules. Methods include the concentric circle method, which projects block pins and chip pins onto circles to iteratively minimize Euclidean distances (
ğ‘‘
=
(
ğ‘¥
2
âˆ’
ğ‘¥
1
)
2
+
(
ğ‘¦
2
âˆ’
ğ‘¦
1
)
2
d=
(x
2
	â€‹

âˆ’x
1
	â€‹

)
2
+(y
2
	â€‹

âˆ’y
1
	â€‹

)
2
	â€‹

), and topological pin assignment, which considers external block positions and multipin nets.

Power and ground routing ensures reliable chip operation by designing a robust power distribution network (PDN) that minimizes IR drop, balances power density, and supports voltage/current fluctuations. Inputs include total chip power, maximum power density, and dynamic power variations. Each block is connected to VDD and GND using thick metal lines and multiple vias. Approaches include planar routing for full-custom designs, where power lines follow a Hamiltonian path, and mesh routing for standard-cell designs, where metal grids and rings provide low-resistance connections. Key considerations include power density (
Power Density
=
Power in region
Area of region
Power Density=
Area of region
Power in region
	â€‹

), metal width proportional to current requirement, and minimizing IR drop using wider metals and multiple vias.

In summary, effective VLSI floorplanning, pin assignment, and power/ground routing leverage algorithms and systematic representations to optimize chip area, wirelength, signal integrity, and power delivery, forming the foundation of efficient and high-performance IC design.
