// Seed: 1169588834
module module_0;
  logic id_1;
endmodule
program module_1 #(
    parameter id_8 = 32'd10,
    parameter id_9 = 32'd65
) (
    input tri0 id_0,
    output tri0 id_1,
    input supply0 id_2,
    output logic id_3,
    output wand id_4,
    input tri id_5,
    output supply0 id_6,
    input supply1 id_7,
    output tri _id_8,
    input tri _id_9,
    output wor id_10
);
  wire id_12[id_9 : id_8];
  wor id_13 = 1;
  initial @(posedge id_9, posedge -1) id_3 <= -1;
  xor primCall (id_1, id_12, id_13, id_14, id_2, id_5, id_7);
  logic id_14;
  module_0 modCall_1 ();
  genvar id_15;
endprogram
