;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 05/11/2020 05:12:55 p. m.
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2000  	536936444
0x0004	0x45210000  	17697
0x0008	0x45ED0000  	17901
0x000C	0x45ED0000  	17901
0x0010	0x45ED0000  	17901
0x0014	0x45ED0000  	17901
0x0018	0x45ED0000  	17901
0x001C	0x45ED0000  	17901
0x0020	0x45ED0000  	17901
0x0024	0x45ED0000  	17901
0x0028	0x45ED0000  	17901
0x002C	0x45ED0000  	17901
0x0030	0x45ED0000  	17901
0x0034	0x45ED0000  	17901
0x0038	0x45ED0000  	17901
0x003C	0x45ED0000  	17901
0x0040	0x45ED0000  	17901
0x0044	0x45ED0000  	17901
0x0048	0x45ED0000  	17901
0x004C	0x45ED0000  	17901
0x0050	0x45ED0000  	17901
0x0054	0x45ED0000  	17901
0x0058	0x45ED0000  	17901
0x005C	0x45ED0000  	17901
0x0060	0x45ED0000  	17901
0x0064	0x45ED0000  	17901
0x0068	0x45ED0000  	17901
0x006C	0x45ED0000  	17901
0x0070	0x45ED0000  	17901
0x0074	0x45ED0000  	17901
0x0078	0x45ED0000  	17901
0x007C	0x45ED0000  	17901
0x0080	0x45ED0000  	17901
0x0084	0x45ED0000  	17901
0x0088	0x45ED0000  	17901
0x008C	0x45ED0000  	17901
0x0090	0x45ED0000  	17901
0x0094	0x45ED0000  	17901
0x0098	0x45ED0000  	17901
0x009C	0x42750000  	17013
0x00A0	0x45ED0000  	17901
0x00A4	0x45ED0000  	17901
0x00A8	0x45ED0000  	17901
0x00AC	0x45ED0000  	17901
0x00B0	0x45ED0000  	17901
0x00B4	0x45ED0000  	17901
0x00B8	0x45ED0000  	17901
0x00BC	0x45ED0000  	17901
0x00C0	0x45ED0000  	17901
0x00C4	0x45ED0000  	17901
0x00C8	0x45ED0000  	17901
0x00CC	0x45ED0000  	17901
0x00D0	0x45ED0000  	17901
0x00D4	0x42E90000  	17129
0x00D8	0x45ED0000  	17901
0x00DC	0x45ED0000  	17901
0x00E0	0x42A90000  	17065
0x00E4	0x45ED0000  	17901
0x00E8	0x45ED0000  	17901
0x00EC	0x45ED0000  	17901
0x00F0	0x45ED0000  	17901
0x00F4	0x45ED0000  	17901
0x00F8	0x45ED0000  	17901
0x00FC	0x45ED0000  	17901
0x0100	0x45ED0000  	17901
0x0104	0x45ED0000  	17901
0x0108	0x45ED0000  	17901
0x010C	0x45ED0000  	17901
0x0110	0x45ED0000  	17901
0x0114	0x45ED0000  	17901
0x0118	0x42890000  	17033
0x011C	0x45ED0000  	17901
0x0120	0x45ED0000  	17901
0x0124	0x45ED0000  	17901
0x0128	0x45ED0000  	17901
0x012C	0x45ED0000  	17901
0x0130	0x45ED0000  	17901
0x0134	0x45ED0000  	17901
0x0138	0x45ED0000  	17901
0x013C	0x45ED0000  	17901
0x0140	0x45ED0000  	17901
0x0144	0x45ED0000  	17901
0x0148	0x45ED0000  	17901
0x014C	0x45ED0000  	17901
; end of ____SysVT
_main:
;main.c, 66 :: 		void main(){
0x4520	0xB081    SUB	SP, SP, #4
0x4522	0xF7FFFF4F  BL	17348
0x4526	0xF001F8E5  BL	22260
0x452A	0xF000F863  BL	17908
0x452E	0xF001F8A1  BL	22132
;main.c, 67 :: 		Delay_ms( 1000 );
0x4532	0xF64127FF  MOVW	R7, #6911
0x4536	0xF2C007B7  MOVT	R7, #183
L_main321:
0x453A	0x1E7F    SUBS	R7, R7, #1
0x453C	0xD1FD    BNE	L_main321
0x453E	0xBF00    NOP
0x4540	0xBF00    NOP
0x4542	0xBF00    NOP
0x4544	0xBF00    NOP
0x4546	0xBF00    NOP
;main.c, 71 :: 		GPIO_Digital_Output( &GPIOC_BASE, _GPIO_PINMASK_6 );
0x4548	0xF2400140  MOVW	R1, #64
0x454C	0x481F    LDR	R0, [PC, #124]
0x454E	0xF7FFFCC1  BL	_GPIO_Digital_Output+0
;main.c, 72 :: 		GPIO_Digital_Output( &GPIOC_BASE, _GPIO_PINMASK_7 );
0x4552	0xF2400180  MOVW	R1, #128
0x4556	0x481D    LDR	R0, [PC, #116]
0x4558	0xF7FFFCBC  BL	_GPIO_Digital_Output+0
;main.c, 73 :: 		GPIO_Digital_Output( &GPIOC_BASE, _GPIO_PINMASK_8 );
0x455C	0xF2401100  MOVW	R1, #256
0x4560	0x481A    LDR	R0, [PC, #104]
0x4562	0xF7FFFCB7  BL	_GPIO_Digital_Output+0
;main.c, 75 :: 		GPIO_Digital_Output( &GPIOB_BASE, _GPIO_PINMASK_7 );
0x4566	0xF2400180  MOVW	R1, #128
0x456A	0x4819    LDR	R0, [PC, #100]
0x456C	0xF7FFFCB2  BL	_GPIO_Digital_Output+0
;main.c, 76 :: 		Sound_Init( &GPIOB_ODR, 7 );
0x4570	0x2107    MOVS	R1, #7
0x4572	0x4818    LDR	R0, [PC, #96]
0x4574	0xF7FFFE3E  BL	_Sound_Init+0
;main.c, 77 :: 		Sound_Play( 1000, 100 );
0x4578	0x2164    MOVS	R1, #100
0x457A	0xF24030E8  MOVW	R0, #1000
0x457E	0xF7FFFDF3  BL	_Sound_Play+0
;main.c, 79 :: 		LEDRed      = 1;
0x4582	0x2101    MOVS	R1, #1
0x4584	0xB249    SXTB	R1, R1
0x4586	0x4814    LDR	R0, [PC, #80]
0x4588	0x6001    STR	R1, [R0, #0]
;main.c, 80 :: 		LEDGreen    = 1;
0x458A	0x4814    LDR	R0, [PC, #80]
0x458C	0x6001    STR	R1, [R0, #0]
;main.c, 81 :: 		LEDBlue     = 1;
0x458E	0x4814    LDR	R0, [PC, #80]
0x4590	0x6001    STR	R1, [R0, #0]
;main.c, 83 :: 		vUARTTxInit();
0x4592	0xF7FFFE59  BL	_vUARTTxInit+0
;main.c, 84 :: 		STM_LOGE( "TEST\r\n", NULL );
0x4596	0x2200    MOVS	R2, #0
0x4598	0xB252    SXTB	R2, R2
0x459A	0x4912    LDR	R1, [PC, #72]
0x459C	0x4812    LDR	R0, [PC, #72]
0x459E	0xB404    PUSH	(R2)
0x45A0	0xB402    PUSH	(R1)
0x45A2	0xB401    PUSH	(R0)
0x45A4	0xF7FDFD32  BL	_PrintOut+0
0x45A8	0xB003    ADD	SP, SP, #12
;main.c, 88 :: 		ucRF4463Setup( RF4463_DEFAULT_CHANNEL, RF4463_DEFAULT_CHANNEL, RF4463_DEFAULT_NETWORK, RF4463_DEFAULT_TX_POWER );
0x45AA	0x237F    MOVS	R3, #127
0x45AC	0x2205    MOVS	R2, #5
0x45AE	0x2105    MOVS	R1, #5
0x45B0	0x2005    MOVS	R0, #5
0x45B2	0xF7FFFC9D  BL	_ucRF4463Setup+0
;main.c, 92 :: 		LEDRed      = 0;
0x45B6	0x2100    MOVS	R1, #0
0x45B8	0xB249    SXTB	R1, R1
0x45BA	0x4807    LDR	R0, [PC, #28]
0x45BC	0x6001    STR	R1, [R0, #0]
;main.c, 93 :: 		LEDBlue     = 0;
0x45BE	0x4808    LDR	R0, [PC, #32]
0x45C0	0x6001    STR	R1, [R0, #0]
;main.c, 94 :: 		LEDGreen    = 0;
0x45C2	0x4806    LDR	R0, [PC, #24]
0x45C4	0x6001    STR	R1, [R0, #0]
;main.c, 98 :: 		vDongleLoop();
0x45C6	0xF7FFFD8D  BL	_vDongleLoop+0
;main.c, 99 :: 		}
L_end_main:
L__main_end_loop:
0x45CA	0xE7FE    B	L__main_end_loop
0x45CC	0x10004001  	GPIOC_BASE+0
0x45D0	0x0C004001  	GPIOB_BASE+0
0x45D4	0x0C0C4001  	GPIOB_ODR+0
0x45D8	0x01984222  	GPIOC_ODR+0
0x45DC	0x019C4222  	GPIOC_ODR+0
0x45E0	0x01A04222  	GPIOC_ODR+0
0x45E4	0x564F0000  	?lstr_145_main+0
0x45E8	0x03D90000  	_vDebugPrint+0
; end of _main
_GPIO_Digital_Output:
;__Lib_GPIO_32F10x.c, 365 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x3ED4	0xB081    SUB	SP, SP, #4
0x3ED6	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 366 :: 		
0x3EDA	0x4A04    LDR	R2, [PC, #16]
0x3EDC	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x3EDE	0xF7FFFC75  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 367 :: 		
L_end_GPIO_Digital_Output:
0x3EE2	0xF8DDE000  LDR	LR, [SP, #0]
0x3EE6	0xB001    ADD	SP, SP, #4
0x3EE8	0x4770    BX	LR
0x3EEA	0xBF00    NOP
0x3EEC	0x00140008  	#524308
; end of _GPIO_Digital_Output
_GPIO_Config:
;__Lib_GPIO_32F10x.c, 124 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x37CC	0xB081    SUB	SP, SP, #4
0x37CE	0xF8CDE000  STR	LR, [SP, #0]
0x37D2	0xB28C    UXTH	R4, R1
0x37D4	0x4615    MOV	R5, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 129 :: 		
0x37D6	0x4B77    LDR	R3, [PC, #476]
0x37D8	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 24 (R6)
0x37DC	0x461E    MOV	R6, R3
;__Lib_GPIO_32F10x.c, 131 :: 		
0x37DE	0x4618    MOV	R0, R3
0x37E0	0xF7FFFDDA  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F10x.c, 134 :: 		
0x37E4	0xF1B40FFF  CMP	R4, #255
0x37E8	0xD10C    BNE	L_GPIO_Config18
;__Lib_GPIO_32F10x.c, 135 :: 		
0x37EA	0x4B73    LDR	R3, [PC, #460]
0x37EC	0x429D    CMP	R5, R3
0x37EE	0xD103    BNE	L_GPIO_Config19
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 136 :: 		
0x37F0	0xF04F3333  MOV	R3, #858993459
0x37F4	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 137 :: 		
0x37F6	0xE0D9    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 138 :: 		
L_GPIO_Config19:
;__Lib_GPIO_32F10x.c, 139 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x37F8	0x2D42    CMP	R5, #66
0x37FA	0xD103    BNE	L_GPIO_Config20
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 140 :: 		
0x37FC	0xF04F3344  MOV	R3, #1145324612
0x3800	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 141 :: 		
0x3802	0xE0D3    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 142 :: 		
L_GPIO_Config20:
;__Lib_GPIO_32F10x.c, 143 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config18:
;__Lib_GPIO_32F10x.c, 145 :: 		
0x3804	0xF64F73FF  MOVW	R3, #65535
0x3808	0x429C    CMP	R4, R3
0x380A	0xD114    BNE	L_GPIO_Config21
;__Lib_GPIO_32F10x.c, 146 :: 		
0x380C	0x4B6A    LDR	R3, [PC, #424]
0x380E	0x429D    CMP	R5, R3
0x3810	0xD107    BNE	L_GPIO_Config22
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 147 :: 		
0x3812	0xF04F3333  MOV	R3, #858993459
0x3816	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 148 :: 		
0x3818	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x381A	0xF04F3333  MOV	R3, #858993459
0x381E	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 149 :: 		
0x3820	0xE0C4    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 150 :: 		
L_GPIO_Config22:
;__Lib_GPIO_32F10x.c, 151 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x3822	0x2D42    CMP	R5, #66
0x3824	0xD107    BNE	L_GPIO_Config23
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 152 :: 		
0x3826	0xF04F3344  MOV	R3, #1145324612
0x382A	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 153 :: 		
0x382C	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x382E	0xF04F3344  MOV	R3, #1145324612
0x3832	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 154 :: 		
0x3834	0xE0BA    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 155 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F10x.c, 156 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config21:
;__Lib_GPIO_32F10x.c, 158 :: 		
; currentmode start address is: 4 (R1)
0x3836	0x2100    MOVS	R1, #0
;__Lib_GPIO_32F10x.c, 159 :: 		
; speed start address is: 0 (R0)
0x3838	0x2000    MOVS	R0, #0
;__Lib_GPIO_32F10x.c, 161 :: 		
0x383A	0xF0050301  AND	R3, R5, #1
0x383E	0xB10B    CBZ	R3, L_GPIO_Config24
;__Lib_GPIO_32F10x.c, 162 :: 		
0x3840	0x2100    MOVS	R1, #0
0x3842	0xE01D    B	L_GPIO_Config25
L_GPIO_Config24:
;__Lib_GPIO_32F10x.c, 163 :: 		
0x3844	0xF0050302  AND	R3, R5, #2
0x3848	0xB133    CBZ	R3, L_GPIO_Config26
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 164 :: 		
0x384A	0xF40573C0  AND	R3, R5, #384
0x384E	0xB10B    CBZ	R3, L_GPIO_Config27
;__Lib_GPIO_32F10x.c, 165 :: 		
; currentmode start address is: 4 (R1)
0x3850	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
0x3852	0xE000    B	L_GPIO_Config28
L_GPIO_Config27:
;__Lib_GPIO_32F10x.c, 167 :: 		
; currentmode start address is: 4 (R1)
0x3854	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
L_GPIO_Config28:
;__Lib_GPIO_32F10x.c, 168 :: 		
; currentmode start address is: 4 (R1)
0x3856	0xE013    B	L_GPIO_Config29
L_GPIO_Config26:
;__Lib_GPIO_32F10x.c, 169 :: 		
0x3858	0xF0050304  AND	R3, R5, #4
0x385C	0xB133    CBZ	R3, L_GPIO_Config30
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 170 :: 		
0x385E	0xF0050320  AND	R3, R5, #32
0x3862	0xB10B    CBZ	R3, L_GPIO_Config31
;__Lib_GPIO_32F10x.c, 171 :: 		
; currentmode start address is: 4 (R1)
0x3864	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
0x3866	0xE000    B	L_GPIO_Config32
L_GPIO_Config31:
;__Lib_GPIO_32F10x.c, 173 :: 		
; currentmode start address is: 4 (R1)
0x3868	0x2100    MOVS	R1, #0
; currentmode end address is: 4 (R1)
L_GPIO_Config32:
;__Lib_GPIO_32F10x.c, 174 :: 		
; currentmode start address is: 4 (R1)
0x386A	0xE009    B	L_GPIO_Config33
L_GPIO_Config30:
;__Lib_GPIO_32F10x.c, 175 :: 		
0x386C	0xF0050308  AND	R3, R5, #8
0x3870	0xB133    CBZ	R3, L__GPIO_Config100
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 176 :: 		
0x3872	0xF0050320  AND	R3, R5, #32
0x3876	0xB10B    CBZ	R3, L_GPIO_Config35
;__Lib_GPIO_32F10x.c, 177 :: 		
; currentmode start address is: 4 (R1)
0x3878	0x210C    MOVS	R1, #12
; currentmode end address is: 4 (R1)
0x387A	0xE000    B	L_GPIO_Config36
L_GPIO_Config35:
;__Lib_GPIO_32F10x.c, 179 :: 		
; currentmode start address is: 4 (R1)
0x387C	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
L_GPIO_Config36:
;__Lib_GPIO_32F10x.c, 180 :: 		
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
0x387E	0xE7FF    B	L_GPIO_Config34
L__GPIO_Config100:
;__Lib_GPIO_32F10x.c, 175 :: 		
;__Lib_GPIO_32F10x.c, 180 :: 		
L_GPIO_Config34:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config33:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config29:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config25:
;__Lib_GPIO_32F10x.c, 182 :: 		
; currentmode start address is: 4 (R1)
0x3880	0x4B4E    LDR	R3, [PC, #312]
0x3882	0xEA050303  AND	R3, R5, R3, LSL #0
0x3886	0xB10B    CBZ	R3, L_GPIO_Config37
;__Lib_GPIO_32F10x.c, 183 :: 		
0x3888	0x2003    MOVS	R0, #3
0x388A	0xE009    B	L_GPIO_Config38
L_GPIO_Config37:
;__Lib_GPIO_32F10x.c, 184 :: 		
0x388C	0xF4057300  AND	R3, R5, #512
0x3890	0xB10B    CBZ	R3, L_GPIO_Config39
;__Lib_GPIO_32F10x.c, 185 :: 		
0x3892	0x2002    MOVS	R0, #2
0x3894	0xE004    B	L_GPIO_Config40
L_GPIO_Config39:
;__Lib_GPIO_32F10x.c, 186 :: 		
0x3896	0xF4056380  AND	R3, R5, #1024
0x389A	0xB10B    CBZ	R3, L__GPIO_Config101
;__Lib_GPIO_32F10x.c, 187 :: 		
0x389C	0x2001    MOVS	R0, #1
; speed end address is: 0 (R0)
0x389E	0xE7FF    B	L_GPIO_Config41
L__GPIO_Config101:
;__Lib_GPIO_32F10x.c, 186 :: 		
;__Lib_GPIO_32F10x.c, 187 :: 		
L_GPIO_Config41:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config40:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config38:
;__Lib_GPIO_32F10x.c, 189 :: 		
; speed start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 195 :: 		
0x38A0	0xF005030C  AND	R3, R5, #12
0x38A4	0xB10B    CBZ	R3, L__GPIO_Config102
;__Lib_GPIO_32F10x.c, 198 :: 		
0x38A6	0x4301    ORRS	R1, R0
; speed end address is: 0 (R0)
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 199 :: 		
0x38A8	0xE7FF    B	L_GPIO_Config42
L__GPIO_Config102:
;__Lib_GPIO_32F10x.c, 195 :: 		
;__Lib_GPIO_32F10x.c, 199 :: 		
L_GPIO_Config42:
;__Lib_GPIO_32F10x.c, 201 :: 		
; currentmode start address is: 4 (R1)
0x38AA	0xF00403FF  AND	R3, R4, #255
0x38AE	0xB29B    UXTH	R3, R3
0x38B0	0x2B00    CMP	R3, #0
0x38B2	0xD03B    BEQ	L__GPIO_Config104
;__Lib_GPIO_32F10x.c, 202 :: 		
0x38B4	0x6837    LDR	R7, [R6, #0]
; tmpreg start address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 204 :: 		
; pinpos start address is: 0 (R0)
0x38B6	0x2000    MOVS	R0, #0
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
; currentmode end address is: 4 (R1)
; tmpreg end address is: 28 (R7)
; pinpos end address is: 0 (R0)
; port end address is: 24 (R6)
0x38B8	0xFA1FF884  UXTH	R8, R4
0x38BC	0x4632    MOV	R2, R6
0x38BE	0x462E    MOV	R6, R5
L_GPIO_Config44:
; pinpos start address is: 0 (R0)
; tmpreg start address is: 28 (R7)
; currentmode start address is: 4 (R1)
; port start address is: 8 (R2)
; config start address is: 24 (R6)
; pin_mask start address is: 32 (R8)
0x38C0	0x2808    CMP	R0, #8
0x38C2	0xD22C    BCS	L_GPIO_Config45
;__Lib_GPIO_32F10x.c, 206 :: 		
0x38C4	0xF04F0301  MOV	R3, #1
0x38C8	0xFA03F400  LSL	R4, R3, R0
;__Lib_GPIO_32F10x.c, 208 :: 		
0x38CC	0xEA080304  AND	R3, R8, R4, LSL #0
;__Lib_GPIO_32F10x.c, 210 :: 		
0x38D0	0x42A3    CMP	R3, R4
0x38D2	0xD122    BNE	L__GPIO_Config103
;__Lib_GPIO_32F10x.c, 212 :: 		
0x38D4	0x0085    LSLS	R5, R0, #2
;__Lib_GPIO_32F10x.c, 214 :: 		
0x38D6	0xF04F030F  MOV	R3, #15
0x38DA	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 215 :: 		
0x38DC	0x43DB    MVN	R3, R3
0x38DE	0xEA070403  AND	R4, R7, R3, LSL #0
; tmpreg end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 218 :: 		
0x38E2	0xFA01F305  LSL	R3, R1, R5
0x38E6	0xEA440303  ORR	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x38EA	0x461D    MOV	R5, R3
;__Lib_GPIO_32F10x.c, 221 :: 		
0x38EC	0xF4067381  AND	R3, R6, #258
0x38F0	0xF5B37F81  CMP	R3, #258
0x38F4	0xD105    BNE	L_GPIO_Config48
;__Lib_GPIO_32F10x.c, 223 :: 		
0x38F6	0xF2020414  ADDW	R4, R2, #20
0x38FA	0xF04F0301  MOV	R3, #1
0x38FE	0x4083    LSLS	R3, R0
0x3900	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 224 :: 		
L_GPIO_Config48:
;__Lib_GPIO_32F10x.c, 226 :: 		
0x3902	0xF0060382  AND	R3, R6, #130
0x3906	0x2B82    CMP	R3, #130
0x3908	0xD105    BNE	L_GPIO_Config49
;__Lib_GPIO_32F10x.c, 228 :: 		
0x390A	0xF2020410  ADDW	R4, R2, #16
0x390E	0xF04F0301  MOV	R3, #1
0x3912	0x4083    LSLS	R3, R0
0x3914	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 229 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F10x.c, 230 :: 		
0x3916	0x462F    MOV	R7, R5
0x3918	0xE7FF    B	L_GPIO_Config47
; tmpreg end address is: 20 (R5)
L__GPIO_Config103:
;__Lib_GPIO_32F10x.c, 210 :: 		
;__Lib_GPIO_32F10x.c, 230 :: 		
L_GPIO_Config47:
;__Lib_GPIO_32F10x.c, 204 :: 		
; tmpreg start address is: 28 (R7)
0x391A	0x1C40    ADDS	R0, R0, #1
;__Lib_GPIO_32F10x.c, 231 :: 		
; pinpos end address is: 0 (R0)
0x391C	0xE7D0    B	L_GPIO_Config44
L_GPIO_Config45:
;__Lib_GPIO_32F10x.c, 232 :: 		
0x391E	0x6017    STR	R7, [R2, #0]
; currentmode end address is: 4 (R1)
; port end address is: 8 (R2)
; config end address is: 24 (R6)
; pin_mask end address is: 32 (R8)
; tmpreg end address is: 28 (R7)
0x3920	0xFA1FF088  UXTH	R0, R8
0x3924	0x460F    MOV	R7, R1
0x3926	0x4631    MOV	R1, R6
0x3928	0x4616    MOV	R6, R2
;__Lib_GPIO_32F10x.c, 234 :: 		
0x392A	0xE002    B	L_GPIO_Config43
L__GPIO_Config104:
;__Lib_GPIO_32F10x.c, 201 :: 		
0x392C	0x460F    MOV	R7, R1
0x392E	0x4629    MOV	R1, R5
0x3930	0xB2A0    UXTH	R0, R4
;__Lib_GPIO_32F10x.c, 234 :: 		
L_GPIO_Config43:
;__Lib_GPIO_32F10x.c, 238 :: 		
; currentmode start address is: 28 (R7)
; port start address is: 24 (R6)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x3932	0xF1B00FFF  CMP	R0, #255
0x3936	0xD939    BLS	L_GPIO_Config50
;__Lib_GPIO_32F10x.c, 240 :: 		
0x3938	0x1D33    ADDS	R3, R6, #4
0x393A	0xF8D38000  LDR	R8, [R3, #0]
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 241 :: 		
; pinpos start address is: 8 (R2)
0x393E	0x2200    MOVS	R2, #0
; port end address is: 24 (R6)
; tmpreg end address is: 32 (R8)
; pinpos end address is: 8 (R2)
L_GPIO_Config51:
; pinpos start address is: 8 (R2)
; tmpreg start address is: 32 (R8)
; pin_mask start address is: 0 (R0)
; pin_mask end address is: 0 (R0)
; config start address is: 4 (R1)
; config end address is: 4 (R1)
; port start address is: 24 (R6)
; currentmode start address is: 28 (R7)
; currentmode end address is: 28 (R7)
0x3940	0x2A08    CMP	R2, #8
0x3942	0xD230    BCS	L_GPIO_Config52
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 243 :: 		
; currentmode start address is: 28 (R7)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x3944	0xF2020408  ADDW	R4, R2, #8
0x3948	0xF04F0301  MOV	R3, #1
0x394C	0xFA03F404  LSL	R4, R3, R4
;__Lib_GPIO_32F10x.c, 245 :: 		
0x3950	0xEA000304  AND	R3, R0, R4, LSL #0
;__Lib_GPIO_32F10x.c, 246 :: 		
0x3954	0x42A3    CMP	R3, R4
0x3956	0xD124    BNE	L__GPIO_Config105
;__Lib_GPIO_32F10x.c, 248 :: 		
0x3958	0x0095    LSLS	R5, R2, #2
;__Lib_GPIO_32F10x.c, 250 :: 		
0x395A	0xF04F030F  MOV	R3, #15
0x395E	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 251 :: 		
0x3960	0x43DB    MVN	R3, R3
0x3962	0xEA080803  AND	R8, R8, R3, LSL #0
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 254 :: 		
0x3966	0xFA07F305  LSL	R3, R7, R5
0x396A	0xEA480803  ORR	R8, R8, R3, LSL #0
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 257 :: 		
0x396E	0xF4017381  AND	R3, R1, #258
0x3972	0xF5B37F81  CMP	R3, #258
0x3976	0xD107    BNE	L_GPIO_Config55
;__Lib_GPIO_32F10x.c, 259 :: 		
0x3978	0xF2060514  ADDW	R5, R6, #20
0x397C	0xF2020408  ADDW	R4, R2, #8
0x3980	0xF04F0301  MOV	R3, #1
0x3984	0x40A3    LSLS	R3, R4
0x3986	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 260 :: 		
L_GPIO_Config55:
;__Lib_GPIO_32F10x.c, 262 :: 		
0x3988	0xF0010382  AND	R3, R1, #130
0x398C	0x2B82    CMP	R3, #130
0x398E	0xD107    BNE	L_GPIO_Config56
;__Lib_GPIO_32F10x.c, 264 :: 		
0x3990	0xF2060510  ADDW	R5, R6, #16
0x3994	0xF2020408  ADDW	R4, R2, #8
0x3998	0xF04F0301  MOV	R3, #1
0x399C	0x40A3    LSLS	R3, R4
0x399E	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 265 :: 		
L_GPIO_Config56:
;__Lib_GPIO_32F10x.c, 266 :: 		
0x39A0	0xE7FF    B	L_GPIO_Config54
; tmpreg end address is: 32 (R8)
L__GPIO_Config105:
;__Lib_GPIO_32F10x.c, 246 :: 		
;__Lib_GPIO_32F10x.c, 266 :: 		
L_GPIO_Config54:
;__Lib_GPIO_32F10x.c, 241 :: 		
; tmpreg start address is: 32 (R8)
0x39A2	0x1C52    ADDS	R2, R2, #1
;__Lib_GPIO_32F10x.c, 267 :: 		
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
; pinpos end address is: 8 (R2)
0x39A4	0xE7CC    B	L_GPIO_Config51
L_GPIO_Config52:
;__Lib_GPIO_32F10x.c, 268 :: 		
0x39A6	0x1D33    ADDS	R3, R6, #4
; port end address is: 24 (R6)
0x39A8	0xF8C38000  STR	R8, [R3, #0]
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 269 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F10x.c, 270 :: 		
L_end_GPIO_Config:
0x39AC	0xF8DDE000  LDR	LR, [SP, #0]
0x39B0	0xB001    ADD	SP, SP, #4
0x39B2	0x4770    BX	LR
0x39B4	0xFC00FFFF  	#-1024
0x39B8	0x00140008  	#524308
0x39BC	0x08000008  	#526336
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F10x.c, 83 :: 		
; gpio_port start address is: 0 (R0)
0x3398	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 85 :: 		
0x339A	0x4919    LDR	R1, [PC, #100]
0x339C	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x33A0	0x4608    MOV	R0, R1
;__Lib_GPIO_32F10x.c, 86 :: 		
; pos start address is: 8 (R2)
0x33A2	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F10x.c, 87 :: 		
0x33A4	0xE00E    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 88 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x33A6	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x33A8	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 89 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x33AA	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x33AC	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 90 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x33AE	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x33B0	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 91 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x33B2	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x33B4	0xE01C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 92 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x33B6	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x33B8	0xE01A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 93 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x33BA	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x33BC	0xE018    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 94 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x33BE	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x33C2	0xE015    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 95 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x33C4	0x490F    LDR	R1, [PC, #60]
0x33C6	0x4288    CMP	R0, R1
0x33C8	0xD0ED    BEQ	L_GPIO_Clk_Enable2
0x33CA	0x490F    LDR	R1, [PC, #60]
0x33CC	0x4288    CMP	R0, R1
0x33CE	0xD0EC    BEQ	L_GPIO_Clk_Enable3
0x33D0	0x490E    LDR	R1, [PC, #56]
0x33D2	0x4288    CMP	R0, R1
0x33D4	0xD0EB    BEQ	L_GPIO_Clk_Enable4
0x33D6	0x490E    LDR	R1, [PC, #56]
0x33D8	0x4288    CMP	R0, R1
0x33DA	0xD0EA    BEQ	L_GPIO_Clk_Enable5
0x33DC	0x490D    LDR	R1, [PC, #52]
0x33DE	0x4288    CMP	R0, R1
0x33E0	0xD0E9    BEQ	L_GPIO_Clk_Enable6
0x33E2	0x490D    LDR	R1, [PC, #52]
0x33E4	0x4288    CMP	R0, R1
0x33E6	0xD0E8    BEQ	L_GPIO_Clk_Enable7
0x33E8	0x490C    LDR	R1, [PC, #48]
0x33EA	0x4288    CMP	R0, R1
0x33EC	0xD0E7    BEQ	L_GPIO_Clk_Enable8
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x33EE	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F10x.c, 97 :: 		
; pos start address is: 0 (R0)
0x33F0	0x490B    LDR	R1, [PC, #44]
0x33F2	0x6809    LDR	R1, [R1, #0]
0x33F4	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x33F8	0x4909    LDR	R1, [PC, #36]
0x33FA	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 98 :: 		
L_end_GPIO_Clk_Enable:
0x33FC	0xB001    ADD	SP, SP, #4
0x33FE	0x4770    BX	LR
0x3400	0xFC00FFFF  	#-1024
0x3404	0x08004001  	#1073809408
0x3408	0x0C004001  	#1073810432
0x340C	0x10004001  	#1073811456
0x3410	0x14004001  	#1073812480
0x3414	0x18004001  	#1073813504
0x3418	0x1C004001  	#1073814528
0x341C	0x20004001  	#1073815552
0x3420	0x10184002  	RCC_APB2ENR+0
; end of _GPIO_Clk_Enable
_Sound_Init:
;__Lib_Sound.c, 10 :: 		
; snd_pin start address is: 4 (R1)
; snd_port start address is: 0 (R0)
0x41F4	0xB081    SUB	SP, SP, #4
0x41F6	0xF8CDE000  STR	LR, [SP, #0]
0x41FA	0x4683    MOV	R11, R0
0x41FC	0x468C    MOV	R12, R1
; snd_pin end address is: 4 (R1)
; snd_port end address is: 0 (R0)
; snd_port start address is: 44 (R11)
; snd_pin start address is: 48 (R12)
;__Lib_Sound.c, 14 :: 		
0x41FE	0x2201    MOVS	R2, #1
0x4200	0xB212    SXTH	R2, R2
0x4202	0xFA02F20C  LSL	R2, R2, R12
0x4206	0xB212    SXTH	R2, R2
0x4208	0xB211    SXTH	R1, R2
0x420A	0x4658    MOV	R0, R11
0x420C	0xF7FFFE62  BL	_GPIO_Digital_Output+0
;__Lib_Sound.c, 17 :: 		
0x4210	0x4A0A    LDR	R2, [PC, #40]
0x4212	0xF8C2B000  STR	R11, [R2, #0]
;__Lib_Sound.c, 20 :: 		
0x4216	0xF04F0201  MOV	R2, #1
0x421A	0xFA02F30C  LSL	R3, R2, R12
; snd_pin end address is: 48 (R12)
0x421E	0x4A08    LDR	R2, [PC, #32]
0x4220	0x6013    STR	R3, [R2, #0]
;__Lib_Sound.c, 21 :: 		
0x4222	0x43DB    MVN	R3, R3
0x4224	0x4A07    LDR	R2, [PC, #28]
0x4226	0x6013    STR	R3, [R2, #0]
;__Lib_Sound.c, 26 :: 		
0x4228	0xF8DB2000  LDR	R2, [R11, #0]
0x422C	0x401A    ANDS	R2, R3
0x422E	0xF8CB2000  STR	R2, [R11, #0]
; snd_port end address is: 44 (R11)
;__Lib_Sound.c, 27 :: 		
L_end_Sound_Init:
0x4232	0xF8DDE000  LDR	LR, [SP, #0]
0x4236	0xB001    ADD	SP, SP, #4
0x4238	0x4770    BX	LR
0x423A	0xBF00    NOP
0x423C	0x09B42000  	__Lib_Sound_soundPortAddr+0
0x4240	0x09B82000  	__Lib_Sound_pinMask1+0
0x4244	0x09BC2000  	__Lib_Sound_pinMask0+0
; end of _Sound_Init
_Sound_Play:
;__Lib_Sound.c, 30 :: 		
; duration_ms start address is: 4 (R1)
; freq_in_hz start address is: 0 (R0)
0x4168	0xB081    SUB	SP, SP, #4
0x416A	0xF8CDE000  STR	LR, [SP, #0]
0x416E	0xB28C    UXTH	R4, R1
0x4170	0xB281    UXTH	R1, R0
; duration_ms end address is: 4 (R1)
; freq_in_hz end address is: 0 (R0)
; freq_in_hz start address is: 4 (R1)
; duration_ms start address is: 16 (R4)
;__Lib_Sound.c, 35 :: 		
0x4172	0xF7FFFAB1  BL	_Get_Fosc_kHz+0
0x4176	0xF24032E8  MOVW	R2, #1000
0x417A	0x4342    MULS	R2, R0, R2
;__Lib_Sound.c, 36 :: 		
0x417C	0xFBB2F1F1  UDIV	R1, R2, R1
; freq_in_hz end address is: 4 (R1)
;__Lib_Sound.c, 37 :: 		
0x4180	0x0849    LSRS	R1, R1, #1
; nc start address is: 4 (R1)
;__Lib_Sound.c, 40 :: 		
0x4182	0xF7FFFAA9  BL	_Get_Fosc_kHz+0
0x4186	0xFB04F500  MUL	R5, R4, R0
; duration_ms end address is: 16 (R4)
0x418A	0x004A    LSLS	R2, R1, #1
0x418C	0xFBB5F5F2  UDIV	R5, R5, R2
; per_nc start address is: 20 (R5)
;__Lib_Sound.c, 42 :: 		
0x4190	0x220A    MOVS	R2, #10
0x4192	0xFBB1F1F2  UDIV	R1, R1, R2
; nc start address is: 4 (R1)
; nc end address is: 4 (R1)
; per_nc end address is: 20 (R5)
;__Lib_Sound.c, 45 :: 		
L_Sound_Play0:
; nc start address is: 4 (R1)
; nc end address is: 4 (R1)
; per_nc start address is: 20 (R5)
0x4196	0x2D00    CMP	R5, #0
0x4198	0xD919    BLS	L_Sound_Play1
; nc end address is: 4 (R1)
;__Lib_Sound.c, 47 :: 		
; nc start address is: 4 (R1)
0x419A	0x4C13    LDR	R4, [PC, #76]
0x419C	0x6822    LDR	R2, [R4, #0]
0x419E	0x6813    LDR	R3, [R2, #0]
0x41A0	0x4A12    LDR	R2, [PC, #72]
0x41A2	0x6812    LDR	R2, [R2, #0]
0x41A4	0x4313    ORRS	R3, R2
0x41A6	0x4622    MOV	R2, R4
0x41A8	0x6812    LDR	R2, [R2, #0]
0x41AA	0x6013    STR	R3, [R2, #0]
;__Lib_Sound.c, 48 :: 		
0x41AC	0x4608    MOV	R0, R1
0x41AE	0xF7FFFAFF  BL	_Delay_Cyc+0
;__Lib_Sound.c, 51 :: 		
0x41B2	0x4C0D    LDR	R4, [PC, #52]
0x41B4	0x6822    LDR	R2, [R4, #0]
0x41B6	0x6813    LDR	R3, [R2, #0]
0x41B8	0x4A0D    LDR	R2, [PC, #52]
0x41BA	0x6812    LDR	R2, [R2, #0]
0x41BC	0x4013    ANDS	R3, R2
0x41BE	0x4622    MOV	R2, R4
0x41C0	0x6812    LDR	R2, [R2, #0]
0x41C2	0x6013    STR	R3, [R2, #0]
;__Lib_Sound.c, 52 :: 		
0x41C4	0x4608    MOV	R0, R1
0x41C6	0xF7FFFAF3  BL	_Delay_Cyc+0
;__Lib_Sound.c, 53 :: 		
0x41CA	0x1E6D    SUBS	R5, R5, #1
;__Lib_Sound.c, 54 :: 		
; nc end address is: 4 (R1)
; per_nc end address is: 20 (R5)
0x41CC	0xE7E3    B	L_Sound_Play0
L_Sound_Play1:
;__Lib_Sound.c, 55 :: 		
0x41CE	0x4C06    LDR	R4, [PC, #24]
0x41D0	0x6822    LDR	R2, [R4, #0]
0x41D2	0x6813    LDR	R3, [R2, #0]
0x41D4	0x4A06    LDR	R2, [PC, #24]
0x41D6	0x6812    LDR	R2, [R2, #0]
0x41D8	0x4013    ANDS	R3, R2
0x41DA	0x4622    MOV	R2, R4
0x41DC	0x6812    LDR	R2, [R2, #0]
0x41DE	0x6013    STR	R3, [R2, #0]
;__Lib_Sound.c, 56 :: 		
L_end_Sound_Play:
0x41E0	0xF8DDE000  LDR	LR, [SP, #0]
0x41E4	0xB001    ADD	SP, SP, #4
0x41E6	0x4770    BX	LR
0x41E8	0x09B42000  	__Lib_Sound_soundPortAddr+0
0x41EC	0x09B82000  	__Lib_Sound_pinMask1+0
0x41F0	0x09BC2000  	__Lib_Sound_pinMask0+0
; end of _Sound_Play
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
0x36D8	0xB081    SUB	SP, SP, #4
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x36DA	0x4802    LDR	R0, [PC, #8]
0x36DC	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x36DE	0xB001    ADD	SP, SP, #4
0x36E0	0x4770    BX	LR
0x36E2	0xBF00    NOP
0x36E4	0x09B02000  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
_Delay_Cyc:
;__Lib_Delays.c, 66 :: 		void Delay_Cyc(unsigned long cycles_div_by_10){  // Cycles_div_by_10 parameter range: min = 1, max = 4294967295
0x37B0	0xB081    SUB	SP, SP, #4
;__Lib_Delays.c, 71 :: 		nop.w
0x37B2	0xF3AF8000  NOP
;__Lib_Delays.c, 72 :: 		subs R0,R0,#1
0x37B6	0x1E40    SUBS	R0, R0, #1
;__Lib_Delays.c, 73 :: 		label1:
label1:
;__Lib_Delays.c, 74 :: 		subs R0,R0,#1
0x37B8	0x1E40    SUBS	R0, R0, #1
;__Lib_Delays.c, 75 :: 		nop
0x37BA	0xBF00    NOP
;__Lib_Delays.c, 76 :: 		nop
0x37BC	0xBF00    NOP
;__Lib_Delays.c, 77 :: 		nop
0x37BE	0xBF00    NOP
;__Lib_Delays.c, 78 :: 		nop
0x37C0	0xBF00    NOP
;__Lib_Delays.c, 79 :: 		nop
0x37C2	0xBF00    NOP
;__Lib_Delays.c, 80 :: 		nop
;__Lib_Delays.c, 81 :: 		nop
;__Lib_Delays.c, 82 :: 		bne label1
0x37C4	0xD1F8    BNE	label1
;__Lib_Delays.c, 84 :: 		}
L_end_Delay_Cyc:
0x37C6	0xB001    ADD	SP, SP, #4
0x37C8	0x4770    BX	LR
; end of _Delay_Cyc
_vUARTTxInit:
;uarthandler.c, 101 :: 		void vUARTTxInit(){
0x4248	0xB081    SUB	SP, SP, #4
0x424A	0xF8CDE000  STR	LR, [SP, #0]
;uarthandler.c, 102 :: 		UART1_Init_Advanced( 921600, _UART_8_BIT_DATA, _UART_NOPARITY, _UART_ONE_STOPBIT, &_GPIO_MODULE_USART1_PA9_10 );
0x424E	0x4808    LDR	R0, [PC, #32]
0x4250	0xB401    PUSH	(R0)
0x4252	0xF2400300  MOVW	R3, #0
0x4256	0xF2400200  MOVW	R2, #0
0x425A	0xF2400100  MOVW	R1, #0
0x425E	0xF44F2061  MOV	R0, #921600
0x4262	0xF7FFFA25  BL	_UART1_Init_Advanced+0
0x4266	0xB001    ADD	SP, SP, #4
;uarthandler.c, 103 :: 		}
L_end_vUARTTxInit:
0x4268	0xF8DDE000  LDR	LR, [SP, #0]
0x426C	0xB001    ADD	SP, SP, #4
0x426E	0x4770    BX	LR
0x4270	0x4B640000  	__GPIO_MODULE_USART1_PA9_10+0
; end of _vUARTTxInit
_UART1_Init_Advanced:
;__Lib_UART_123_45.c, 372 :: 		
; stop_bits start address is: 12 (R3)
; parity start address is: 8 (R2)
; data_bits start address is: 4 (R1)
; baud_rate start address is: 0 (R0)
0x36B0	0xB081    SUB	SP, SP, #4
0x36B2	0xF8CDE000  STR	LR, [SP, #0]
; stop_bits end address is: 12 (R3)
; parity end address is: 8 (R2)
; data_bits end address is: 4 (R1)
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
; data_bits start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
; module start address is: 20 (R5)
0x36B6	0x9D01    LDR	R5, [SP, #4]
;__Lib_UART_123_45.c, 374 :: 		
0x36B8	0x462C    MOV	R4, R5
; module end address is: 20 (R5)
0x36BA	0xB410    PUSH	(R4)
; parity end address is: 8 (R2)
0x36BC	0xB408    PUSH	(R3)
0x36BE	0xB293    UXTH	R3, R2
0x36C0	0xB28A    UXTH	R2, R1
; data_bits end address is: 4 (R1)
0x36C2	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x36C4	0x4803    LDR	R0, [PC, #12]
; stop_bits end address is: 12 (R3)
0x36C6	0xF7FFFD45  BL	__Lib_UART_123_45_UARTx_Init_Advanced+0
0x36CA	0xB002    ADD	SP, SP, #8
;__Lib_UART_123_45.c, 375 :: 		
L_end_UART1_Init_Advanced:
0x36CC	0xF8DDE000  LDR	LR, [SP, #0]
0x36D0	0xB001    ADD	SP, SP, #4
0x36D2	0x4770    BX	LR
0x36D4	0x38004001  	USART1_SR+0
; end of _UART1_Init_Advanced
__Lib_UART_123_45_UARTx_Init_Advanced:
;__Lib_UART_123_45.c, 294 :: 		
; parity start address is: 12 (R3)
; baud_rate start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x3154	0xB089    SUB	SP, SP, #36
0x3156	0xF8CDE000  STR	LR, [SP, #0]
0x315A	0x4683    MOV	R11, R0
0x315C	0xB298    UXTH	R0, R3
0x315E	0x468C    MOV	R12, R1
; parity end address is: 12 (R3)
; baud_rate end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 44 (R11)
; baud_rate start address is: 48 (R12)
; parity start address is: 0 (R0)
; stop_bits start address is: 4 (R1)
0x3160	0xF8BD1024  LDRH	R1, [SP, #36]
; module start address is: 24 (R6)
0x3164	0x9E0A    LDR	R6, [SP, #40]
;__Lib_UART_123_45.c, 298 :: 		
0x3166	0xAC04    ADD	R4, SP, #16
0x3168	0xF8AD1004  STRH	R1, [SP, #4]
0x316C	0xF8AD0008  STRH	R0, [SP, #8]
0x3170	0x4620    MOV	R0, R4
0x3172	0xF7FEFFE7  BL	_RCC_GetClocksFrequency+0
0x3176	0xF8BD0008  LDRH	R0, [SP, #8]
0x317A	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_UART_123_45.c, 301 :: 		
0x317E	0x4C64    LDR	R4, [PC, #400]
0x3180	0x45A3    CMP	R11, R4
0x3182	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced15
;__Lib_UART_123_45.c, 302 :: 		
0x3184	0x2501    MOVS	R5, #1
0x3186	0xB26D    SXTB	R5, R5
0x3188	0x4C62    LDR	R4, [PC, #392]
0x318A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 303 :: 		
0x318C	0x4D62    LDR	R5, [PC, #392]
0x318E	0x4C63    LDR	R4, [PC, #396]
0x3190	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 304 :: 		
0x3192	0x4D63    LDR	R5, [PC, #396]
0x3194	0x4C63    LDR	R4, [PC, #396]
0x3196	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 305 :: 		
0x3198	0x4D63    LDR	R5, [PC, #396]
0x319A	0x4C64    LDR	R4, [PC, #400]
0x319C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 306 :: 		
0x319E	0x4D64    LDR	R5, [PC, #400]
0x31A0	0x4C64    LDR	R4, [PC, #400]
0x31A2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 307 :: 		
0x31A4	0x9C07    LDR	R4, [SP, #28]
0x31A6	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 308 :: 		
0x31A8	0xE056    B	L___Lib_UART_123_45_UARTx_Init_Advanced16
L___Lib_UART_123_45_UARTx_Init_Advanced15:
;__Lib_UART_123_45.c, 309 :: 		
0x31AA	0x4C63    LDR	R4, [PC, #396]
0x31AC	0x45A3    CMP	R11, R4
0x31AE	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced17
;__Lib_UART_123_45.c, 310 :: 		
0x31B0	0x2501    MOVS	R5, #1
0x31B2	0xB26D    SXTB	R5, R5
0x31B4	0x4C61    LDR	R4, [PC, #388]
0x31B6	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 311 :: 		
0x31B8	0x4D61    LDR	R5, [PC, #388]
0x31BA	0x4C58    LDR	R4, [PC, #352]
0x31BC	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 312 :: 		
0x31BE	0x4D61    LDR	R5, [PC, #388]
0x31C0	0x4C58    LDR	R4, [PC, #352]
0x31C2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 313 :: 		
0x31C4	0x4D60    LDR	R5, [PC, #384]
0x31C6	0x4C59    LDR	R4, [PC, #356]
0x31C8	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 314 :: 		
0x31CA	0x4D60    LDR	R5, [PC, #384]
0x31CC	0x4C59    LDR	R4, [PC, #356]
0x31CE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 315 :: 		
0x31D0	0x9C06    LDR	R4, [SP, #24]
0x31D2	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 316 :: 		
0x31D4	0xE040    B	L___Lib_UART_123_45_UARTx_Init_Advanced18
L___Lib_UART_123_45_UARTx_Init_Advanced17:
;__Lib_UART_123_45.c, 317 :: 		
0x31D6	0x4C5E    LDR	R4, [PC, #376]
0x31D8	0x45A3    CMP	R11, R4
0x31DA	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced19
;__Lib_UART_123_45.c, 318 :: 		
0x31DC	0x2501    MOVS	R5, #1
0x31DE	0xB26D    SXTB	R5, R5
0x31E0	0x4C5C    LDR	R4, [PC, #368]
0x31E2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 319 :: 		
0x31E4	0x4D5C    LDR	R5, [PC, #368]
0x31E6	0x4C4D    LDR	R4, [PC, #308]
0x31E8	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 320 :: 		
0x31EA	0x4D5C    LDR	R5, [PC, #368]
0x31EC	0x4C4D    LDR	R4, [PC, #308]
0x31EE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 321 :: 		
0x31F0	0x4D5B    LDR	R5, [PC, #364]
0x31F2	0x4C4E    LDR	R4, [PC, #312]
0x31F4	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 322 :: 		
0x31F6	0x4D5B    LDR	R5, [PC, #364]
0x31F8	0x4C4E    LDR	R4, [PC, #312]
0x31FA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 323 :: 		
0x31FC	0x9C06    LDR	R4, [SP, #24]
0x31FE	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 324 :: 		
0x3200	0xE02A    B	L___Lib_UART_123_45_UARTx_Init_Advanced20
L___Lib_UART_123_45_UARTx_Init_Advanced19:
;__Lib_UART_123_45.c, 325 :: 		
0x3202	0x4C59    LDR	R4, [PC, #356]
0x3204	0x45A3    CMP	R11, R4
0x3206	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced21
;__Lib_UART_123_45.c, 326 :: 		
0x3208	0x2501    MOVS	R5, #1
0x320A	0xB26D    SXTB	R5, R5
0x320C	0x4C57    LDR	R4, [PC, #348]
0x320E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 327 :: 		
0x3210	0x4D57    LDR	R5, [PC, #348]
0x3212	0x4C42    LDR	R4, [PC, #264]
0x3214	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 328 :: 		
0x3216	0x4D57    LDR	R5, [PC, #348]
0x3218	0x4C42    LDR	R4, [PC, #264]
0x321A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 329 :: 		
0x321C	0x4D56    LDR	R5, [PC, #344]
0x321E	0x4C43    LDR	R4, [PC, #268]
0x3220	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 330 :: 		
0x3222	0x4D56    LDR	R5, [PC, #344]
0x3224	0x4C43    LDR	R4, [PC, #268]
0x3226	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 331 :: 		
0x3228	0x9C06    LDR	R4, [SP, #24]
0x322A	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 332 :: 		
0x322C	0xE014    B	L___Lib_UART_123_45_UARTx_Init_Advanced22
L___Lib_UART_123_45_UARTx_Init_Advanced21:
;__Lib_UART_123_45.c, 333 :: 		
0x322E	0x4C54    LDR	R4, [PC, #336]
0x3230	0x45A3    CMP	R11, R4
0x3232	0xD111    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced23
;__Lib_UART_123_45.c, 334 :: 		
0x3234	0x2501    MOVS	R5, #1
0x3236	0xB26D    SXTB	R5, R5
0x3238	0x4C52    LDR	R4, [PC, #328]
0x323A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 335 :: 		
0x323C	0x4D52    LDR	R5, [PC, #328]
0x323E	0x4C37    LDR	R4, [PC, #220]
0x3240	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 336 :: 		
0x3242	0x4D52    LDR	R5, [PC, #328]
0x3244	0x4C37    LDR	R4, [PC, #220]
0x3246	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 337 :: 		
0x3248	0x4D51    LDR	R5, [PC, #324]
0x324A	0x4C38    LDR	R4, [PC, #224]
0x324C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 338 :: 		
0x324E	0x4D51    LDR	R5, [PC, #324]
0x3250	0x4C38    LDR	R4, [PC, #224]
0x3252	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 339 :: 		
0x3254	0x9C06    LDR	R4, [SP, #24]
0x3256	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 340 :: 		
L___Lib_UART_123_45_UARTx_Init_Advanced23:
L___Lib_UART_123_45_UARTx_Init_Advanced22:
L___Lib_UART_123_45_UARTx_Init_Advanced20:
L___Lib_UART_123_45_UARTx_Init_Advanced18:
L___Lib_UART_123_45_UARTx_Init_Advanced16:
;__Lib_UART_123_45.c, 342 :: 		
0x3258	0xF8AD1004  STRH	R1, [SP, #4]
; module end address is: 24 (R6)
0x325C	0xF8AD0008  STRH	R0, [SP, #8]
0x3260	0x4630    MOV	R0, R6
0x3262	0xF7FEFEE7  BL	_GPIO_Alternate_Function_Enable+0
0x3266	0xF8BD0008  LDRH	R0, [SP, #8]
0x326A	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_UART_123_45.c, 344 :: 		
0x326E	0xF10B0510  ADD	R5, R11, #16
0x3272	0x2400    MOVS	R4, #0
0x3274	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 345 :: 		
0x3276	0xF10B0510  ADD	R5, R11, #16
0x327A	0x682C    LDR	R4, [R5, #0]
0x327C	0x430C    ORRS	R4, R1
; stop_bits end address is: 4 (R1)
0x327E	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 346 :: 		
0x3280	0xF10B050C  ADD	R5, R11, #12
0x3284	0x2400    MOVS	R4, #0
0x3286	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 348 :: 		
0x3288	0xB118    CBZ	R0, L___Lib_UART_123_45_UARTx_Init_Advanced38
;__Lib_UART_123_45.c, 349 :: 		
0x328A	0xF4406080  ORR	R0, R0, #1024
0x328E	0xB280    UXTH	R0, R0
; parity end address is: 0 (R0)
;__Lib_UART_123_45.c, 350 :: 		
0x3290	0xE7FF    B	L___Lib_UART_123_45_UARTx_Init_Advanced24
L___Lib_UART_123_45_UARTx_Init_Advanced38:
;__Lib_UART_123_45.c, 348 :: 		
;__Lib_UART_123_45.c, 350 :: 		
L___Lib_UART_123_45_UARTx_Init_Advanced24:
;__Lib_UART_123_45.c, 352 :: 		
; parity start address is: 0 (R0)
0x3292	0xF10B050C  ADD	R5, R11, #12
0x3296	0x682C    LDR	R4, [R5, #0]
0x3298	0x4304    ORRS	R4, R0
; parity end address is: 0 (R0)
0x329A	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 354 :: 		
0x329C	0xF10B060C  ADD	R6, R11, #12
0x32A0	0x2501    MOVS	R5, #1
0x32A2	0x6834    LDR	R4, [R6, #0]
0x32A4	0xF365344D  BFI	R4, R5, #13, #1
0x32A8	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45.c, 355 :: 		
0x32AA	0xF10B060C  ADD	R6, R11, #12
0x32AE	0x2501    MOVS	R5, #1
0x32B0	0x6834    LDR	R4, [R6, #0]
0x32B2	0xF36504C3  BFI	R4, R5, #3, #1
0x32B6	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45.c, 356 :: 		
0x32B8	0xF10B060C  ADD	R6, R11, #12
0x32BC	0x2501    MOVS	R5, #1
0x32BE	0x6834    LDR	R4, [R6, #0]
0x32C0	0xF3650482  BFI	R4, R5, #2, #1
0x32C4	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45.c, 357 :: 		
0x32C6	0xF10B0514  ADD	R5, R11, #20
0x32CA	0x2400    MOVS	R4, #0
0x32CC	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 362 :: 		
0x32CE	0x9D03    LDR	R5, [SP, #12]
0x32D0	0x2419    MOVS	R4, #25
0x32D2	0x4365    MULS	R5, R4, R5
0x32D4	0xEA4F048C  LSL	R4, R12, #2
; baud_rate end address is: 48 (R12)
0x32D8	0xFBB5F7F4  UDIV	R7, R5, R4
;__Lib_UART_123_45.c, 363 :: 		
0x32DC	0x2464    MOVS	R4, #100
0x32DE	0xFBB7F4F4  UDIV	R4, R7, R4
0x32E2	0x0126    LSLS	R6, R4, #4
;__Lib_UART_123_45.c, 365 :: 		
0x32E4	0x0935    LSRS	R5, R6, #4
0x32E6	0x2464    MOVS	R4, #100
0x32E8	0x436C    MULS	R4, R5, R4
0x32EA	0x1B3C    SUB	R4, R7, R4
;__Lib_UART_123_45.c, 366 :: 		
0x32EC	0x0124    LSLS	R4, R4, #4
0x32EE	0xF2040532  ADDW	R5, R4, #50
0x32F2	0x2464    MOVS	R4, #100
0x32F4	0xFBB5F4F4  UDIV	R4, R5, R4
0x32F8	0xF004040F  AND	R4, R4, #15
0x32FC	0xEA460404  ORR	R4, R6, R4, LSL #0
;__Lib_UART_123_45.c, 368 :: 		
0x3300	0xF10B0508  ADD	R5, R11, #8
; UART_Base end address is: 44 (R11)
0x3304	0xB2A4    UXTH	R4, R4
0x3306	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 369 :: 		
L_end_UARTx_Init_Advanced:
0x3308	0xF8DDE000  LDR	LR, [SP, #0]
0x330C	0xB009    ADD	SP, SP, #36
0x330E	0x4770    BX	LR
0x3310	0x38004001  	USART1_SR+0
0x3314	0x03384242  	RCC_APB2ENR+0
0x3318	0x02410000  	_UART1_Write+0
0x331C	0x09C82000  	_UART_Wr_Ptr+0
0x3320	0xFFFFFFFF  	_UART1_Read+0
0x3324	0x09CC2000  	_UART_Rd_Ptr+0
0x3328	0xFFFFFFFF  	_UART1_Data_Ready+0
0x332C	0x09D02000  	_UART_Rdy_Ptr+0
0x3330	0xFFFFFFFF  	_UART1_Tx_Idle+0
0x3334	0x09D42000  	_UART_Tx_Idle_Ptr+0
0x3338	0x44004000  	USART2_SR+0
0x333C	0x03C44242  	RCC_APB1ENR+0
0x3340	0xFFFFFFFF  	_UART2_Write+0
0x3344	0xFFFFFFFF  	_UART2_Read+0
0x3348	0xFFFFFFFF  	_UART2_Data_Ready+0
0x334C	0xFFFFFFFF  	_UART2_Tx_Idle+0
0x3350	0x48004000  	USART3_SR+0
0x3354	0x03C84242  	RCC_APB1ENR+0
0x3358	0xFFFFFFFF  	_UART3_Write+0
0x335C	0xFFFFFFFF  	_UART3_Read+0
0x3360	0xFFFFFFFF  	_UART3_Data_Ready+0
0x3364	0xFFFFFFFF  	_UART3_Tx_Idle+0
0x3368	0x4C004000  	UART4_SR+0
0x336C	0x03CC4242  	RCC_APB1ENR+0
0x3370	0xFFFFFFFF  	_UART4_Write+0
0x3374	0xFFFFFFFF  	_UART4_Read+0
0x3378	0xFFFFFFFF  	_UART4_Data_Ready+0
0x337C	0xFFFFFFFF  	_UART4_Tx_Idle+0
0x3380	0x50004000  	UART5_SR+0
0x3384	0x03D04242  	RCC_APB1ENR+0
0x3388	0xFFFFFFFF  	_UART5_Write+0
0x338C	0xFFFFFFFF  	_UART5_Read+0
0x3390	0xFFFFFFFF  	_UART5_Data_Ready+0
0x3394	0xFFFFFFFF  	_UART5_Tx_Idle+0
; end of __Lib_UART_123_45_UARTx_Init_Advanced
_RCC_GetClocksFrequency:
;__Lib_System_105_107.c, 464 :: 		
; RCC_Clocks start address is: 0 (R0)
0x2144	0xB082    SUB	SP, SP, #8
0x2146	0xF8CDE000  STR	LR, [SP, #0]
0x214A	0x4603    MOV	R3, R0
; RCC_Clocks end address is: 0 (R0)
; RCC_Clocks start address is: 12 (R3)
;__Lib_System_105_107.c, 467 :: 		
0x214C	0x1D19    ADDS	R1, R3, #4
0x214E	0x9101    STR	R1, [SP, #4]
0x2150	0xF001FAC2  BL	_Get_Fosc_kHz+0
0x2154	0xF24031E8  MOVW	R1, #1000
0x2158	0xFB00F201  MUL	R2, R0, R1
0x215C	0x9901    LDR	R1, [SP, #4]
0x215E	0x600A    STR	R2, [R1, #0]
;__Lib_System_105_107.c, 470 :: 		
0x2160	0x491F    LDR	R1, [PC, #124]
0x2162	0x7809    LDRB	R1, [R1, #0]
0x2164	0xF3C11103  UBFX	R1, R1, #4, #4
; tmp start address is: 0 (R0)
0x2168	0xB2C8    UXTB	R0, R1
;__Lib_System_105_107.c, 471 :: 		
0x216A	0x491E    LDR	R1, [PC, #120]
0x216C	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x216E	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x2170	0xB2C0    UXTB	R0, R0
;__Lib_System_105_107.c, 473 :: 		
0x2172	0x1D19    ADDS	R1, R3, #4
0x2174	0x6809    LDR	R1, [R1, #0]
0x2176	0x4081    LSLS	R1, R0
; presc end address is: 0 (R0)
0x2178	0x6019    STR	R1, [R3, #0]
;__Lib_System_105_107.c, 475 :: 		
0x217A	0x4919    LDR	R1, [PC, #100]
0x217C	0x8809    LDRH	R1, [R1, #0]
0x217E	0xF3C12102  UBFX	R1, R1, #8, #3
; tmp start address is: 0 (R0)
0x2182	0xB288    UXTH	R0, R1
;__Lib_System_105_107.c, 476 :: 		
0x2184	0x4917    LDR	R1, [PC, #92]
0x2186	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x2188	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x218A	0xB2C0    UXTB	R0, R0
;__Lib_System_105_107.c, 478 :: 		
0x218C	0xF2030208  ADDW	R2, R3, #8
0x2190	0x1D19    ADDS	R1, R3, #4
0x2192	0x6809    LDR	R1, [R1, #0]
0x2194	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x2196	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 480 :: 		
0x2198	0x4911    LDR	R1, [PC, #68]
0x219A	0x8809    LDRH	R1, [R1, #0]
0x219C	0xF3C121C2  UBFX	R1, R1, #11, #3
; tmp start address is: 0 (R0)
0x21A0	0xB288    UXTH	R0, R1
;__Lib_System_105_107.c, 481 :: 		
0x21A2	0x4910    LDR	R1, [PC, #64]
0x21A4	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x21A6	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x21A8	0xB2C0    UXTB	R0, R0
;__Lib_System_105_107.c, 483 :: 		
0x21AA	0xF203020C  ADDW	R2, R3, #12
0x21AE	0x1D19    ADDS	R1, R3, #4
0x21B0	0x6809    LDR	R1, [R1, #0]
0x21B2	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x21B4	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 485 :: 		
0x21B6	0x490A    LDR	R1, [PC, #40]
0x21B8	0x8809    LDRH	R1, [R1, #0]
0x21BA	0xF3C13181  UBFX	R1, R1, #14, #2
; tmp start address is: 0 (R0)
0x21BE	0xB288    UXTH	R0, R1
;__Lib_System_105_107.c, 486 :: 		
0x21C0	0x4909    LDR	R1, [PC, #36]
0x21C2	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x21C4	0x7809    LDRB	R1, [R1, #0]
; presc start address is: 0 (R0)
0x21C6	0xB2C8    UXTB	R0, R1
;__Lib_System_105_107.c, 488 :: 		
0x21C8	0xF2030210  ADDW	R2, R3, #16
0x21CC	0xF203010C  ADDW	R1, R3, #12
; RCC_Clocks end address is: 12 (R3)
0x21D0	0x6809    LDR	R1, [R1, #0]
0x21D2	0xFBB1F1F0  UDIV	R1, R1, R0
; presc end address is: 0 (R0)
0x21D6	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 489 :: 		
L_end_RCC_GetClocksFrequency:
0x21D8	0xF8DDE000  LDR	LR, [SP, #0]
0x21DC	0xB002    ADD	SP, SP, #8
0x21DE	0x4770    BX	LR
0x21E0	0x10044002  	RCC_CFGRbits+0
0x21E4	0x55F60000  	__Lib_System_105_107_APBAHBPrescTable+0
0x21E8	0x451C0000  	__Lib_System_105_107_ADCPrescTable+0
; end of _RCC_GetClocksFrequency
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_32F10x.c, 303 :: 		
; module start address is: 0 (R0)
0x2034	0xB081    SUB	SP, SP, #4
0x2036	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 304 :: 		
;__Lib_GPIO_32F10x.c, 305 :: 		
;__Lib_GPIO_32F10x.c, 307 :: 		
0x203A	0x2201    MOVS	R2, #1
0x203C	0xB252    SXTB	R2, R2
0x203E	0x493E    LDR	R1, [PC, #248]
0x2040	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 309 :: 		
0x2042	0xF2000168  ADDW	R1, R0, #104
0x2046	0x680B    LDR	R3, [R1, #0]
0x2048	0xF06F6100  MVN	R1, #134217728
0x204C	0xEA030201  AND	R2, R3, R1, LSL #0
; gpio_remap start address is: 16 (R4)
0x2050	0x4614    MOV	R4, R2
;__Lib_GPIO_32F10x.c, 310 :: 		
0x2052	0xF0036100  AND	R1, R3, #134217728
0x2056	0x0EC9    LSRS	R1, R1, #27
; newstate start address is: 12 (R3)
0x2058	0x460B    MOV	R3, R1
;__Lib_GPIO_32F10x.c, 312 :: 		
0x205A	0xF0024100  AND	R1, R2, #-2147483648
0x205E	0xF1B14F00  CMP	R1, #-2147483648
0x2062	0xD102    BNE	L_GPIO_Alternate_Function_Enable66
;__Lib_GPIO_32F10x.c, 314 :: 		
0x2064	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x2066	0x680A    LDR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 315 :: 		
; tmpreg end address is: 8 (R2)
0x2068	0xE001    B	L_GPIO_Alternate_Function_Enable67
L_GPIO_Alternate_Function_Enable66:
;__Lib_GPIO_32F10x.c, 318 :: 		
0x206A	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x206C	0x680A    LDR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 319 :: 		
L_GPIO_Alternate_Function_Enable67:
;__Lib_GPIO_32F10x.c, 321 :: 		
; tmpreg start address is: 8 (R2)
0x206E	0xF4042170  AND	R1, R4, #983040
0x2072	0x0C09    LSRS	R1, R1, #16
; tmpmask start address is: 24 (R6)
0x2074	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 322 :: 		
0x2076	0xF64F71FF  MOVW	R1, #65535
0x207A	0xEA040101  AND	R1, R4, R1, LSL #0
; tmp start address is: 20 (R5)
0x207E	0x460D    MOV	R5, R1
;__Lib_GPIO_32F10x.c, 324 :: 		
0x2080	0xF4041140  AND	R1, R4, #3145728
0x2084	0xF5B11F40  CMP	R1, #3145728
0x2088	0xD10D    BNE	L_GPIO_Alternate_Function_Enable68
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 326 :: 		
0x208A	0xF06F6170  MVN	R1, #251658240
0x208E	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
; tmpreg start address is: 24 (R6)
0x2092	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 327 :: 		
0x2094	0x492A    LDR	R1, [PC, #168]
0x2096	0x680A    LDR	R2, [R1, #0]
0x2098	0xF06F6170  MVN	R1, #251658240
0x209C	0x400A    ANDS	R2, R1
0x209E	0x4928    LDR	R1, [PC, #160]
0x20A0	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 328 :: 		
0x20A2	0x4632    MOV	R2, R6
; tmpreg end address is: 24 (R6)
0x20A4	0xE016    B	L_GPIO_Alternate_Function_Enable69
L_GPIO_Alternate_Function_Enable68:
;__Lib_GPIO_32F10x.c, 329 :: 		
; tmpreg start address is: 8 (R2)
; tmpmask start address is: 24 (R6)
0x20A6	0xF4041180  AND	R1, R4, #1048576
0x20AA	0xF5B11F80  CMP	R1, #1048576
0x20AE	0xD109    BNE	L_GPIO_Alternate_Function_Enable70
;__Lib_GPIO_32F10x.c, 331 :: 		
0x20B0	0xF04F0103  MOV	R1, #3
0x20B4	0x40B1    LSLS	R1, R6
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 332 :: 		
0x20B6	0x43C9    MVN	R1, R1
0x20B8	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 333 :: 		
0x20BC	0xF0416170  ORR	R1, R1, #251658240
; tmpreg start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 334 :: 		
0x20C0	0x460A    MOV	R2, R1
; tmpreg end address is: 4 (R1)
0x20C2	0xE007    B	L_GPIO_Alternate_Function_Enable71
L_GPIO_Alternate_Function_Enable70:
;__Lib_GPIO_32F10x.c, 337 :: 		
; tmpreg start address is: 8 (R2)
0x20C4	0x0D61    LSRS	R1, R4, #21
0x20C6	0x0109    LSLS	R1, R1, #4
0x20C8	0xFA05F101  LSL	R1, R5, R1
0x20CC	0x43C9    MVN	R1, R1
0x20CE	0x400A    ANDS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 338 :: 		
0x20D0	0xF0426270  ORR	R2, R2, #251658240
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 339 :: 		
L_GPIO_Alternate_Function_Enable71:
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
L_GPIO_Alternate_Function_Enable69:
;__Lib_GPIO_32F10x.c, 341 :: 		
; tmpreg start address is: 8 (R2)
0x20D4	0xB12B    CBZ	R3, L__GPIO_Alternate_Function_Enable106
; newstate end address is: 12 (R3)
;__Lib_GPIO_32F10x.c, 343 :: 		
0x20D6	0x0D61    LSRS	R1, R4, #21
0x20D8	0x0109    LSLS	R1, R1, #4
0x20DA	0xFA05F101  LSL	R1, R5, R1
; tmp end address is: 20 (R5)
0x20DE	0x430A    ORRS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 344 :: 		
0x20E0	0xE7FF    B	L_GPIO_Alternate_Function_Enable72
L__GPIO_Alternate_Function_Enable106:
;__Lib_GPIO_32F10x.c, 341 :: 		
;__Lib_GPIO_32F10x.c, 344 :: 		
L_GPIO_Alternate_Function_Enable72:
;__Lib_GPIO_32F10x.c, 346 :: 		
; tmpreg start address is: 8 (R2)
0x20E2	0xF0044100  AND	R1, R4, #-2147483648
; gpio_remap end address is: 16 (R4)
0x20E6	0xF1B14F00  CMP	R1, #-2147483648
0x20EA	0xD102    BNE	L_GPIO_Alternate_Function_Enable73
;__Lib_GPIO_32F10x.c, 348 :: 		
0x20EC	0x4913    LDR	R1, [PC, #76]
0x20EE	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 349 :: 		
0x20F0	0xE001    B	L_GPIO_Alternate_Function_Enable74
L_GPIO_Alternate_Function_Enable73:
;__Lib_GPIO_32F10x.c, 352 :: 		
; tmpreg start address is: 8 (R2)
0x20F2	0x4913    LDR	R1, [PC, #76]
0x20F4	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 353 :: 		
L_GPIO_Alternate_Function_Enable74:
;__Lib_GPIO_32F10x.c, 356 :: 		
; i start address is: 40 (R10)
0x20F6	0xF2400A00  MOVW	R10, #0
; module end address is: 0 (R0)
; i end address is: 40 (R10)
0x20FA	0x4681    MOV	R9, R0
;__Lib_GPIO_32F10x.c, 357 :: 		
L_GPIO_Alternate_Function_Enable75:
; i start address is: 40 (R10)
; module start address is: 36 (R9)
0x20FC	0xEA4F018A  LSL	R1, R10, #2
0x2100	0xEB090101  ADD	R1, R9, R1, LSL #0
0x2104	0x6809    LDR	R1, [R1, #0]
0x2106	0xF1B13FFF  CMP	R1, #-1
0x210A	0xD010    BEQ	L_GPIO_Alternate_Function_Enable76
;__Lib_GPIO_32F10x.c, 358 :: 		
0x210C	0xF1090134  ADD	R1, R9, #52
0x2110	0xEA4F038A  LSL	R3, R10, #2
0x2114	0x18C9    ADDS	R1, R1, R3
0x2116	0x6809    LDR	R1, [R1, #0]
0x2118	0x460A    MOV	R2, R1
0x211A	0xEB090103  ADD	R1, R9, R3, LSL #0
0x211E	0x6809    LDR	R1, [R1, #0]
0x2120	0x4608    MOV	R0, R1
0x2122	0x4611    MOV	R1, R2
0x2124	0xF7FEFC8E  BL	__Lib_GPIO_32F10x_GPIO_Configure_Pin+0
;__Lib_GPIO_32F10x.c, 359 :: 		
0x2128	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F10x.c, 360 :: 		
; module end address is: 36 (R9)
; i end address is: 40 (R10)
0x212C	0xE7E6    B	L_GPIO_Alternate_Function_Enable75
L_GPIO_Alternate_Function_Enable76:
;__Lib_GPIO_32F10x.c, 363 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x212E	0xF8DDE000  LDR	LR, [SP, #0]
0x2132	0xB001    ADD	SP, SP, #4
0x2134	0x4770    BX	LR
0x2136	0xBF00    NOP
0x2138	0x03004242  	RCC_APB2ENRbits+0
0x213C	0x001C4001  	AFIO_MAPR2+0
0x2140	0x00044001  	AFIO_MAPR+0
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_32F10x_GPIO_Configure_Pin:
;__Lib_GPIO_32F10x.c, 282 :: 		
; config start address is: 4 (R1)
; af_pin start address is: 0 (R0)
0x0A44	0xB083    SUB	SP, SP, #12
0x0A46	0xF8CDE000  STR	LR, [SP, #0]
; config end address is: 4 (R1)
; af_pin end address is: 0 (R0)
; af_pin start address is: 0 (R0)
; config start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 286 :: 		
0x0A4A	0xF00003FF  AND	R3, R0, #255
; af_pin end address is: 0 (R0)
0x0A4E	0x091A    LSRS	R2, R3, #4
; port start address is: 0 (R0)
0x0A50	0x4610    MOV	R0, R2
;__Lib_GPIO_32F10x.c, 287 :: 		
0x0A52	0xF003020F  AND	R2, R3, #15
; pin start address is: 12 (R3)
0x0A56	0x4613    MOV	R3, R2
;__Lib_GPIO_32F10x.c, 290 :: 		
0x0A58	0xE014    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin57
; port end address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 291 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin59:
0x0A5A	0x4A18    LDR	R2, [PC, #96]
0x0A5C	0x9202    STR	R2, [SP, #8]
0x0A5E	0xE01F    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 292 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin60:
0x0A60	0x4A17    LDR	R2, [PC, #92]
0x0A62	0x9202    STR	R2, [SP, #8]
0x0A64	0xE01C    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 293 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin61:
0x0A66	0x4A17    LDR	R2, [PC, #92]
0x0A68	0x9202    STR	R2, [SP, #8]
0x0A6A	0xE019    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 294 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin62:
0x0A6C	0x4A16    LDR	R2, [PC, #88]
0x0A6E	0x9202    STR	R2, [SP, #8]
0x0A70	0xE016    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 295 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin63:
0x0A72	0x4A16    LDR	R2, [PC, #88]
0x0A74	0x9202    STR	R2, [SP, #8]
0x0A76	0xE013    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 296 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin64:
0x0A78	0x4A15    LDR	R2, [PC, #84]
0x0A7A	0x9202    STR	R2, [SP, #8]
0x0A7C	0xE010    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 297 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin65:
0x0A7E	0x4A15    LDR	R2, [PC, #84]
0x0A80	0x9202    STR	R2, [SP, #8]
0x0A82	0xE00D    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 298 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin57:
; port start address is: 0 (R0)
0x0A84	0x2800    CMP	R0, #0
0x0A86	0xD0E8    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin59
0x0A88	0x2801    CMP	R0, #1
0x0A8A	0xD0E9    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin60
0x0A8C	0x2802    CMP	R0, #2
0x0A8E	0xD0EA    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin61
0x0A90	0x2803    CMP	R0, #3
0x0A92	0xD0EB    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin62
0x0A94	0x2804    CMP	R0, #4
0x0A96	0xD0EC    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin63
0x0A98	0x2805    CMP	R0, #5
0x0A9A	0xD0ED    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin64
0x0A9C	0x2806    CMP	R0, #6
0x0A9E	0xD0EE    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin65
; port end address is: 0 (R0)
L___Lib_GPIO_32F10x_GPIO_Configure_Pin58:
;__Lib_GPIO_32F10x.c, 300 :: 		
0x0AA0	0x2201    MOVS	R2, #1
0x0AA2	0x409A    LSLS	R2, R3
; pin end address is: 12 (R3)
0x0AA4	0xF8AD2004  STRH	R2, [SP, #4]
; config end address is: 4 (R1)
0x0AA8	0x9802    LDR	R0, [SP, #8]
0x0AAA	0x460A    MOV	R2, R1
0x0AAC	0xF8BD1004  LDRH	R1, [SP, #4]
0x0AB0	0xF002FE8C  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 301 :: 		
L_end_GPIO_Configure_Pin:
0x0AB4	0xF8DDE000  LDR	LR, [SP, #0]
0x0AB8	0xB003    ADD	SP, SP, #12
0x0ABA	0x4770    BX	LR
0x0ABC	0x08004001  	#1073809408
0x0AC0	0x0C004001  	#1073810432
0x0AC4	0x10004001  	#1073811456
0x0AC8	0x14004001  	#1073812480
0x0ACC	0x18004001  	#1073813504
0x0AD0	0x1C004001  	#1073814528
0x0AD4	0x20004001  	#1073815552
; end of __Lib_GPIO_32F10x_GPIO_Configure_Pin
_PrintOut:
;__Lib_PrintOut.c, 725 :: 		
0x200C	0xB082    SUB	SP, SP, #8
0x200E	0xF8CDE000  STR	LR, [SP, #0]
; prntoutfunc start address is: 16 (R4)
0x2012	0x9C02    LDR	R4, [SP, #8]
0x2014	0x9803    LDR	R0, [SP, #12]
0x2016	0x9003    STR	R0, [SP, #12]
;__Lib_PrintOut.c, 730 :: 		
0x2018	0xA901    ADD	R1, SP, #4
0x201A	0xA803    ADD	R0, SP, #12
0x201C	0x1D00    ADDS	R0, R0, #4
0x201E	0x6008    STR	R0, [R1, #0]
;__Lib_PrintOut.c, 731 :: 		
0x2020	0x460A    MOV	R2, R1
0x2022	0x9903    LDR	R1, [SP, #12]
0x2024	0x4620    MOV	R0, R4
; prntoutfunc end address is: 16 (R4)
0x2026	0xF7FEFD57  BL	__doprntout+0
;__Lib_PrintOut.c, 733 :: 		
;__Lib_PrintOut.c, 734 :: 		
L_end_PrintOut:
0x202A	0xF8DDE000  LDR	LR, [SP, #0]
0x202E	0xB002    ADD	SP, SP, #8
0x2030	0x4770    BX	LR
; end of _PrintOut
__doprntout:
;__Lib_PrintOut.c, 183 :: 		
0x0AD8	0xB091    SUB	SP, SP, #68
0x0ADA	0xF8CDE000  STR	LR, [SP, #0]
0x0ADE	0x900A    STR	R0, [SP, #40]
0x0AE0	0x910B    STR	R1, [SP, #44]
0x0AE2	0x920C    STR	R2, [SP, #48]
;__Lib_PrintOut.c, 189 :: 		
0x0AE4	0xF2400300  MOVW	R3, #0
0x0AE8	0xF8AD3024  STRH	R3, [SP, #36]
;__Lib_PrintOut.c, 219 :: 		
L__doprntout10:
0x0AEC	0x9C0B    LDR	R4, [SP, #44]
0x0AEE	0x9B0B    LDR	R3, [SP, #44]
0x0AF0	0x1C5B    ADDS	R3, R3, #1
0x0AF2	0x930B    STR	R3, [SP, #44]
0x0AF4	0x7823    LDRB	R3, [R4, #0]
0x0AF6	0xF88D300E  STRB	R3, [SP, #14]
0x0AFA	0x2B00    CMP	R3, #0
0x0AFC	0xF00180D8  BEQ	L__doprntout11
;__Lib_PrintOut.c, 220 :: 		
0x0B00	0xF89D300E  LDRB	R3, [SP, #14]
0x0B04	0x2B25    CMP	R3, #37
0x0B06	0xD004    BEQ	L__doprntout12
;__Lib_PrintOut.c, 221 :: 		
0x0B08	0xF89D000E  LDRB	R0, [SP, #14]
0x0B0C	0x9C0A    LDR	R4, [SP, #40]
0x0B0E	0x47A0    BLX	R4
;__Lib_PrintOut.c, 222 :: 		
0x0B10	0xE7EC    B	L__doprntout10
;__Lib_PrintOut.c, 223 :: 		
L__doprntout12:
;__Lib_PrintOut.c, 224 :: 		
0x0B12	0x2300    MOVS	R3, #0
0x0B14	0xB21B    SXTH	R3, R3
0x0B16	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_PrintOut.c, 225 :: 		
0x0B1A	0x2300    MOVS	R3, #0
0x0B1C	0xF8AD3012  STRH	R3, [SP, #18]
;__Lib_PrintOut.c, 226 :: 		
L__doprntout13:
;__Lib_PrintOut.c, 227 :: 		
0x0B20	0xE031    B	L__doprntout16
;__Lib_PrintOut.c, 228 :: 		
L__doprntout18:
;__Lib_PrintOut.c, 229 :: 		
0x0B22	0xF8BD3012  LDRH	R3, [SP, #18]
0x0B26	0xF0430308  ORR	R3, R3, #8
0x0B2A	0xF8AD3012  STRH	R3, [SP, #18]
;__Lib_PrintOut.c, 230 :: 		
0x0B2E	0x9B0B    LDR	R3, [SP, #44]
0x0B30	0x1C5B    ADDS	R3, R3, #1
0x0B32	0x930B    STR	R3, [SP, #44]
;__Lib_PrintOut.c, 231 :: 		
0x0B34	0xE03C    B	L__doprntout15
;__Lib_PrintOut.c, 233 :: 		
L__doprntout19:
;__Lib_PrintOut.c, 234 :: 		
0x0B36	0xF8BD3012  LDRH	R3, [SP, #18]
0x0B3A	0xF0430301  ORR	R3, R3, #1
0x0B3E	0xF8AD3012  STRH	R3, [SP, #18]
;__Lib_PrintOut.c, 235 :: 		
0x0B42	0x9B0B    LDR	R3, [SP, #44]
0x0B44	0x1C5B    ADDS	R3, R3, #1
0x0B46	0x930B    STR	R3, [SP, #44]
;__Lib_PrintOut.c, 236 :: 		
0x0B48	0xE032    B	L__doprntout15
;__Lib_PrintOut.c, 238 :: 		
L__doprntout20:
;__Lib_PrintOut.c, 239 :: 		
0x0B4A	0xF8BD3012  LDRH	R3, [SP, #18]
0x0B4E	0xF0430302  ORR	R3, R3, #2
0x0B52	0xF8AD3012  STRH	R3, [SP, #18]
;__Lib_PrintOut.c, 240 :: 		
0x0B56	0x9B0B    LDR	R3, [SP, #44]
0x0B58	0x1C5B    ADDS	R3, R3, #1
0x0B5A	0x930B    STR	R3, [SP, #44]
;__Lib_PrintOut.c, 241 :: 		
0x0B5C	0xE028    B	L__doprntout15
;__Lib_PrintOut.c, 243 :: 		
L__doprntout21:
;__Lib_PrintOut.c, 244 :: 		
0x0B5E	0xF8BD3012  LDRH	R3, [SP, #18]
0x0B62	0xF4436300  ORR	R3, R3, #2048
0x0B66	0xF8AD3012  STRH	R3, [SP, #18]
;__Lib_PrintOut.c, 245 :: 		
0x0B6A	0x9B0B    LDR	R3, [SP, #44]
0x0B6C	0x1C5B    ADDS	R3, R3, #1
0x0B6E	0x930B    STR	R3, [SP, #44]
;__Lib_PrintOut.c, 246 :: 		
0x0B70	0xE01E    B	L__doprntout15
;__Lib_PrintOut.c, 248 :: 		
L__doprntout22:
;__Lib_PrintOut.c, 249 :: 		
0x0B72	0xF8BD3012  LDRH	R3, [SP, #18]
0x0B76	0xF0430304  ORR	R3, R3, #4
0x0B7A	0xF8AD3012  STRH	R3, [SP, #18]
;__Lib_PrintOut.c, 250 :: 		
0x0B7E	0x9B0B    LDR	R3, [SP, #44]
0x0B80	0x1C5B    ADDS	R3, R3, #1
0x0B82	0x930B    STR	R3, [SP, #44]
;__Lib_PrintOut.c, 251 :: 		
0x0B84	0xE014    B	L__doprntout15
;__Lib_PrintOut.c, 252 :: 		
L__doprntout16:
0x0B86	0x9B0B    LDR	R3, [SP, #44]
0x0B88	0x781B    LDRB	R3, [R3, #0]
0x0B8A	0x2B2D    CMP	R3, #45
0x0B8C	0xD0C9    BEQ	L__doprntout18
0x0B8E	0x9B0B    LDR	R3, [SP, #44]
0x0B90	0x781B    LDRB	R3, [R3, #0]
0x0B92	0x2B20    CMP	R3, #32
0x0B94	0xD0CF    BEQ	L__doprntout19
0x0B96	0x9B0B    LDR	R3, [SP, #44]
0x0B98	0x781B    LDRB	R3, [R3, #0]
0x0B9A	0x2B2B    CMP	R3, #43
0x0B9C	0xD0D5    BEQ	L__doprntout20
0x0B9E	0x9B0B    LDR	R3, [SP, #44]
0x0BA0	0x781B    LDRB	R3, [R3, #0]
0x0BA2	0x2B23    CMP	R3, #35
0x0BA4	0xD0DB    BEQ	L__doprntout21
0x0BA6	0x9B0B    LDR	R3, [SP, #44]
0x0BA8	0x781B    LDRB	R3, [R3, #0]
0x0BAA	0x2B30    CMP	R3, #48
0x0BAC	0xD0E1    BEQ	L__doprntout22
;__Lib_PrintOut.c, 253 :: 		
0x0BAE	0xE000    B	L__doprntout14
;__Lib_PrintOut.c, 254 :: 		
L__doprntout15:
0x0BB0	0xE7B6    B	L__doprntout13
L__doprntout14:
;__Lib_PrintOut.c, 255 :: 		
0x0BB2	0xF8BD3012  LDRH	R3, [SP, #18]
0x0BB6	0xF0030302  AND	R3, R3, #2
0x0BBA	0xB29B    UXTH	R3, R3
0x0BBC	0xB13B    CBZ	R3, L__doprntout23
;__Lib_PrintOut.c, 256 :: 		
0x0BBE	0xF8BD4012  LDRH	R4, [SP, #18]
0x0BC2	0xF64F73FE  MOVW	R3, #65534
0x0BC6	0xEA040303  AND	R3, R4, R3, LSL #0
0x0BCA	0xF8AD3012  STRH	R3, [SP, #18]
L__doprntout23:
;__Lib_PrintOut.c, 257 :: 		
0x0BCE	0xF8BD3012  LDRH	R3, [SP, #18]
0x0BD2	0xF0030308  AND	R3, R3, #8
0x0BD6	0xB29B    UXTH	R3, R3
0x0BD8	0xB13B    CBZ	R3, L__doprntout24
;__Lib_PrintOut.c, 258 :: 		
0x0BDA	0xF8BD4012  LDRH	R4, [SP, #18]
0x0BDE	0xF64F73FB  MOVW	R3, #65531
0x0BE2	0xEA040303  AND	R3, R4, R3, LSL #0
0x0BE6	0xF8AD3012  STRH	R3, [SP, #18]
L__doprntout24:
;__Lib_PrintOut.c, 259 :: 		
0x0BEA	0x9B0B    LDR	R3, [SP, #44]
0x0BEC	0x781B    LDRB	R3, [R3, #0]
0x0BEE	0xB2D8    UXTB	R0, R3
0x0BF0	0xF7FFFBFC  BL	_isdigit+0
0x0BF4	0xB1D0    CBZ	R0, L__doprntout25
;__Lib_PrintOut.c, 260 :: 		
0x0BF6	0x2300    MOVS	R3, #0
0x0BF8	0xB21B    SXTH	R3, R3
0x0BFA	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_PrintOut.c, 261 :: 		
L__doprntout26:
;__Lib_PrintOut.c, 262 :: 		
0x0BFE	0xF9BD4010  LDRSH	R4, [SP, #16]
0x0C02	0x230A    MOVS	R3, #10
0x0C04	0xB21B    SXTH	R3, R3
0x0C06	0x435C    MULS	R4, R3, R4
0x0C08	0xB224    SXTH	R4, R4
0x0C0A	0x9B0B    LDR	R3, [SP, #44]
0x0C0C	0x781B    LDRB	R3, [R3, #0]
0x0C0E	0x18E3    ADDS	R3, R4, R3
0x0C10	0xB21B    SXTH	R3, R3
0x0C12	0x3B30    SUBS	R3, #48
0x0C14	0xF8AD3010  STRH	R3, [SP, #16]
0x0C18	0x9B0B    LDR	R3, [SP, #44]
0x0C1A	0x1C5B    ADDS	R3, R3, #1
0x0C1C	0x930B    STR	R3, [SP, #44]
;__Lib_PrintOut.c, 263 :: 		
0x0C1E	0x781B    LDRB	R3, [R3, #0]
0x0C20	0xB2D8    UXTB	R0, R3
0x0C22	0xF7FFFBE3  BL	_isdigit+0
0x0C26	0x2800    CMP	R0, #0
0x0C28	0xD1E9    BNE	L__doprntout26
;__Lib_PrintOut.c, 264 :: 		
0x0C2A	0xE00F    B	L__doprntout29
L__doprntout25:
;__Lib_PrintOut.c, 266 :: 		
0x0C2C	0x9B0B    LDR	R3, [SP, #44]
0x0C2E	0x781B    LDRB	R3, [R3, #0]
0x0C30	0x2B2A    CMP	R3, #42
0x0C32	0xD10B    BNE	L__doprntout30
;__Lib_PrintOut.c, 267 :: 		
0x0C34	0x9B0C    LDR	R3, [SP, #48]
0x0C36	0x681D    LDR	R5, [R3, #0]
0x0C38	0x1D2C    ADDS	R4, R5, #4
0x0C3A	0x9B0C    LDR	R3, [SP, #48]
0x0C3C	0x601C    STR	R4, [R3, #0]
0x0C3E	0xF9B53000  LDRSH	R3, [R5, #0]
0x0C42	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_PrintOut.c, 268 :: 		
0x0C46	0x9B0B    LDR	R3, [SP, #44]
0x0C48	0x1C5B    ADDS	R3, R3, #1
0x0C4A	0x930B    STR	R3, [SP, #44]
;__Lib_PrintOut.c, 269 :: 		
L__doprntout30:
L__doprntout29:
;__Lib_PrintOut.c, 270 :: 		
0x0C4C	0x9B0B    LDR	R3, [SP, #44]
0x0C4E	0x781B    LDRB	R3, [R3, #0]
0x0C50	0x2B2E    CMP	R3, #46
0x0C52	0xD12E    BNE	L__doprntout31
;__Lib_PrintOut.c, 271 :: 		
0x0C54	0x9B0B    LDR	R3, [SP, #44]
0x0C56	0x1C5B    ADDS	R3, R3, #1
0x0C58	0x930B    STR	R3, [SP, #44]
0x0C5A	0x781B    LDRB	R3, [R3, #0]
0x0C5C	0x2B2A    CMP	R3, #42
0x0C5E	0xD10C    BNE	L__doprntout32
;__Lib_PrintOut.c, 272 :: 		
0x0C60	0x9B0C    LDR	R3, [SP, #48]
0x0C62	0x681D    LDR	R5, [R3, #0]
0x0C64	0x1D2C    ADDS	R4, R5, #4
0x0C66	0x9B0C    LDR	R3, [SP, #48]
0x0C68	0x601C    STR	R4, [R3, #0]
0x0C6A	0xF9B53000  LDRSH	R3, [R5, #0]
0x0C6E	0xF8AD300C  STRH	R3, [SP, #12]
;__Lib_PrintOut.c, 273 :: 		
0x0C72	0x9B0B    LDR	R3, [SP, #44]
0x0C74	0x1C5B    ADDS	R3, R3, #1
0x0C76	0x930B    STR	R3, [SP, #44]
;__Lib_PrintOut.c, 274 :: 		
0x0C78	0xE01A    B	L__doprntout33
L__doprntout32:
;__Lib_PrintOut.c, 275 :: 		
0x0C7A	0x2300    MOVS	R3, #0
0x0C7C	0xB21B    SXTH	R3, R3
0x0C7E	0xF8AD300C  STRH	R3, [SP, #12]
;__Lib_PrintOut.c, 276 :: 		
L__doprntout34:
0x0C82	0x9B0B    LDR	R3, [SP, #44]
0x0C84	0x781B    LDRB	R3, [R3, #0]
0x0C86	0xB2D8    UXTB	R0, R3
0x0C88	0xF7FFFBB0  BL	_isdigit+0
0x0C8C	0xB180    CBZ	R0, L__doprntout35
;__Lib_PrintOut.c, 277 :: 		
0x0C8E	0xF9BD400C  LDRSH	R4, [SP, #12]
0x0C92	0x230A    MOVS	R3, #10
0x0C94	0xB21B    SXTH	R3, R3
0x0C96	0x435C    MULS	R4, R3, R4
0x0C98	0xB224    SXTH	R4, R4
0x0C9A	0x9B0B    LDR	R3, [SP, #44]
0x0C9C	0x781B    LDRB	R3, [R3, #0]
0x0C9E	0x18E3    ADDS	R3, R4, R3
0x0CA0	0xB21B    SXTH	R3, R3
0x0CA2	0x3B30    SUBS	R3, #48
0x0CA4	0xF8AD300C  STRH	R3, [SP, #12]
0x0CA8	0x9B0B    LDR	R3, [SP, #44]
0x0CAA	0x1C5B    ADDS	R3, R3, #1
0x0CAC	0x930B    STR	R3, [SP, #44]
0x0CAE	0xE7E8    B	L__doprntout34
L__doprntout35:
;__Lib_PrintOut.c, 278 :: 		
L__doprntout33:
0x0CB0	0xE009    B	L__doprntout36
L__doprntout31:
;__Lib_PrintOut.c, 280 :: 		
0x0CB2	0x2300    MOVS	R3, #0
0x0CB4	0xB21B    SXTH	R3, R3
0x0CB6	0xF8AD300C  STRH	R3, [SP, #12]
;__Lib_PrintOut.c, 282 :: 		
0x0CBA	0xF8BD3012  LDRH	R3, [SP, #18]
0x0CBE	0xF4435380  ORR	R3, R3, #4096
0x0CC2	0xF8AD3012  STRH	R3, [SP, #18]
;__Lib_PrintOut.c, 284 :: 		
L__doprntout36:
;__Lib_PrintOut.c, 286 :: 		
____doprntout_loop:
;__Lib_PrintOut.c, 288 :: 		
0x0CC6	0x9C0B    LDR	R4, [SP, #44]
0x0CC8	0x9B0B    LDR	R3, [SP, #44]
0x0CCA	0x1C5B    ADDS	R3, R3, #1
0x0CCC	0x930B    STR	R3, [SP, #44]
0x0CCE	0x7823    LDRB	R3, [R4, #0]
0x0CD0	0xF88D300E  STRB	R3, [SP, #14]
0x0CD4	0xE0C0    B	L__doprntout37
;__Lib_PrintOut.c, 289 :: 		
L__doprntout39:
;__Lib_PrintOut.c, 290 :: 		
0x0CD6	0xF9BD0024  LDRSH	R0, [SP, #36]
0x0CDA	0xF000BFEB  B	L_end__doprntout
;__Lib_PrintOut.c, 291 :: 		
L__doprntout40:
;__Lib_PrintOut.c, 292 :: 		
L__doprntout41:
;__Lib_PrintOut.c, 294 :: 		
0x0CDE	0xF8BD3012  LDRH	R3, [SP, #18]
0x0CE2	0xF0430310  ORR	R3, R3, #16
0x0CE6	0xF8AD3012  STRH	R3, [SP, #18]
;__Lib_PrintOut.c, 295 :: 		
0x0CEA	0xE7EC    B	____doprntout_loop
;__Lib_PrintOut.c, 310 :: 		
L__doprntout42:
;__Lib_PrintOut.c, 311 :: 		
0x0CEC	0xF8BD3012  LDRH	R3, [SP, #18]
0x0CF0	0xF4436380  ORR	R3, R3, #1024
0x0CF4	0xF8AD3012  STRH	R3, [SP, #18]
;__Lib_PrintOut.c, 312 :: 		
0x0CF8	0xE0FD    B	L__doprntout38
;__Lib_PrintOut.c, 314 :: 		
L__doprntout43:
;__Lib_PrintOut.c, 315 :: 		
0x0CFA	0xF8BD3012  LDRH	R3, [SP, #18]
0x0CFE	0xF0430320  ORR	R3, R3, #32
0x0D02	0xF8AD3012  STRH	R3, [SP, #18]
;__Lib_PrintOut.c, 316 :: 		
L__doprntout44:
;__Lib_PrintOut.c, 317 :: 		
0x0D06	0xF8BD3012  LDRH	R3, [SP, #18]
0x0D0A	0xF4437380  ORR	R3, R3, #256
0x0D0E	0xF8AD3012  STRH	R3, [SP, #18]
;__Lib_PrintOut.c, 318 :: 		
0x0D12	0xE0F0    B	L__doprntout38
;__Lib_PrintOut.c, 319 :: 		
L__doprntout45:
;__Lib_PrintOut.c, 320 :: 		
0x0D14	0xF8BD3012  LDRH	R3, [SP, #18]
0x0D18	0xF4437300  ORR	R3, R3, #512
0x0D1C	0xF8AD3012  STRH	R3, [SP, #18]
;__Lib_PrintOut.c, 321 :: 		
0x0D20	0xE0E9    B	L__doprntout38
;__Lib_PrintOut.c, 323 :: 		
L__doprntout46:
;__Lib_PrintOut.c, 324 :: 		
0x0D22	0xF8BD3012  LDRH	R3, [SP, #18]
0x0D26	0xF0430340  ORR	R3, R3, #64
0x0D2A	0xF8AD3012  STRH	R3, [SP, #18]
;__Lib_PrintOut.c, 325 :: 		
0x0D2E	0xE0E2    B	L__doprntout38
;__Lib_PrintOut.c, 327 :: 		
L__doprntout47:
;__Lib_PrintOut.c, 328 :: 		
L__doprntout48:
;__Lib_PrintOut.c, 329 :: 		
0x0D30	0xE0E1    B	L__doprntout38
;__Lib_PrintOut.c, 331 :: 		
L__doprntout49:
;__Lib_PrintOut.c, 333 :: 		
L__doprntout50:
;__Lib_PrintOut.c, 334 :: 		
0x0D32	0xF8BD3012  LDRH	R3, [SP, #18]
0x0D36	0xF0430320  ORR	R3, R3, #32
0x0D3A	0xF8AD3012  STRH	R3, [SP, #18]
;__Lib_PrintOut.c, 335 :: 		
L__doprntout51:
;__Lib_PrintOut.c, 336 :: 		
0x0D3E	0xF8BD3012  LDRH	R3, [SP, #18]
0x0D42	0xF0430380  ORR	R3, R3, #128
0x0D46	0xF8AD3012  STRH	R3, [SP, #18]
;__Lib_PrintOut.c, 337 :: 		
0x0D4A	0xE0D4    B	L__doprntout38
;__Lib_PrintOut.c, 339 :: 		
L__doprntout52:
;__Lib_PrintOut.c, 340 :: 		
0x0D4C	0x9B0C    LDR	R3, [SP, #48]
0x0D4E	0x681D    LDR	R5, [R3, #0]
0x0D50	0x1D2C    ADDS	R4, R5, #4
0x0D52	0x9B0C    LDR	R3, [SP, #48]
0x0D54	0x601C    STR	R4, [R3, #0]
0x0D56	0x682B    LDR	R3, [R5, #0]
0x0D58	0x9307    STR	R3, [SP, #28]
;__Lib_PrintOut.c, 344 :: 		
0x0D5A	0xB90B    CBNZ	R3, L__doprntout53
;__Lib_PrintOut.c, 345 :: 		
0x0D5C	0x4BF8    LDR	R3, [PC, #992]
0x0D5E	0x9307    STR	R3, [SP, #28]
L__doprntout53:
;__Lib_PrintOut.c, 346 :: 		
0x0D60	0x2300    MOVS	R3, #0
0x0D62	0xF8AD3020  STRH	R3, [SP, #32]
;__Lib_PrintOut.c, 347 :: 		
L__doprntout54:
0x0D66	0xF8BD4020  LDRH	R4, [SP, #32]
0x0D6A	0x9B07    LDR	R3, [SP, #28]
0x0D6C	0x191B    ADDS	R3, R3, R4
0x0D6E	0x781B    LDRB	R3, [R3, #0]
0x0D70	0xB12B    CBZ	R3, L__doprntout55
;__Lib_PrintOut.c, 348 :: 		
0x0D72	0xF8BD3020  LDRH	R3, [SP, #32]
0x0D76	0x1C5B    ADDS	R3, R3, #1
0x0D78	0xF8AD3020  STRH	R3, [SP, #32]
0x0D7C	0xE7F3    B	L__doprntout54
L__doprntout55:
;__Lib_PrintOut.c, 349 :: 		
____doprntout_dostring:
;__Lib_PrintOut.c, 350 :: 		
0x0D7E	0xF9BD300C  LDRSH	R3, [SP, #12]
0x0D82	0xB14B    CBZ	R3, L___doprntout318
0x0D84	0xF8BD4020  LDRH	R4, [SP, #32]
0x0D88	0xF9BD300C  LDRSH	R3, [SP, #12]
0x0D8C	0x42A3    CMP	R3, R4
0x0D8E	0xD203    BCS	L___doprntout317
L___doprntout316:
;__Lib_PrintOut.c, 351 :: 		
0x0D90	0xF9BD300C  LDRSH	R3, [SP, #12]
0x0D94	0xF8AD3020  STRH	R3, [SP, #32]
;__Lib_PrintOut.c, 350 :: 		
L___doprntout318:
L___doprntout317:
;__Lib_PrintOut.c, 352 :: 		
0x0D98	0xF8BD4020  LDRH	R4, [SP, #32]
0x0D9C	0xF9BD3010  LDRSH	R3, [SP, #16]
0x0DA0	0x42A3    CMP	R3, R4
0x0DA2	0xD907    BLS	L__doprntout59
;__Lib_PrintOut.c, 353 :: 		
0x0DA4	0xF8BD4020  LDRH	R4, [SP, #32]
0x0DA8	0xF9BD3010  LDRSH	R3, [SP, #16]
0x0DAC	0x1B1B    SUB	R3, R3, R4
0x0DAE	0xF8AD3010  STRH	R3, [SP, #16]
0x0DB2	0xE003    B	L__doprntout60
L__doprntout59:
;__Lib_PrintOut.c, 355 :: 		
0x0DB4	0x2300    MOVS	R3, #0
0x0DB6	0xB21B    SXTH	R3, R3
0x0DB8	0xF8AD3010  STRH	R3, [SP, #16]
L__doprntout60:
;__Lib_PrintOut.c, 356 :: 		
0x0DBC	0xF8BD3012  LDRH	R3, [SP, #18]
0x0DC0	0xF0030308  AND	R3, R3, #8
0x0DC4	0xB29B    UXTH	R3, R3
0x0DC6	0xB95B    CBNZ	R3, L__doprntout61
;__Lib_PrintOut.c, 357 :: 		
L__doprntout62:
0x0DC8	0xF9BD4010  LDRSH	R4, [SP, #16]
0x0DCC	0xF9BD3010  LDRSH	R3, [SP, #16]
0x0DD0	0x1E5B    SUBS	R3, R3, #1
0x0DD2	0xF8AD3010  STRH	R3, [SP, #16]
0x0DD6	0xB11C    CBZ	R4, L__doprntout63
;__Lib_PrintOut.c, 358 :: 		
0x0DD8	0x2020    MOVS	R0, #32
0x0DDA	0x9C0A    LDR	R4, [SP, #40]
0x0DDC	0x47A0    BLX	R4
0x0DDE	0xE7F3    B	L__doprntout62
L__doprntout63:
L__doprntout61:
;__Lib_PrintOut.c, 359 :: 		
L__doprntout64:
0x0DE0	0xF8BD4020  LDRH	R4, [SP, #32]
0x0DE4	0xF8BD3020  LDRH	R3, [SP, #32]
0x0DE8	0x1E5B    SUBS	R3, R3, #1
0x0DEA	0xF8AD3020  STRH	R3, [SP, #32]
0x0DEE	0xB14C    CBZ	R4, L__doprntout65
;__Lib_PrintOut.c, 360 :: 		
0x0DF0	0x9B07    LDR	R3, [SP, #28]
0x0DF2	0x781B    LDRB	R3, [R3, #0]
0x0DF4	0xB2DC    UXTB	R4, R3
0x0DF6	0xB2E0    UXTB	R0, R4
0x0DF8	0x9C0A    LDR	R4, [SP, #40]
0x0DFA	0x47A0    BLX	R4
0x0DFC	0x9B07    LDR	R3, [SP, #28]
0x0DFE	0x1C5B    ADDS	R3, R3, #1
0x0E00	0x9307    STR	R3, [SP, #28]
0x0E02	0xE7ED    B	L__doprntout64
L__doprntout65:
;__Lib_PrintOut.c, 362 :: 		
0x0E04	0xF8BD3012  LDRH	R3, [SP, #18]
0x0E08	0xF0030308  AND	R3, R3, #8
0x0E0C	0xB29B    UXTH	R3, R3
0x0E0E	0xB15B    CBZ	R3, L__doprntout66
;__Lib_PrintOut.c, 363 :: 		
L__doprntout67:
0x0E10	0xF9BD4010  LDRSH	R4, [SP, #16]
0x0E14	0xF9BD3010  LDRSH	R3, [SP, #16]
0x0E18	0x1E5B    SUBS	R3, R3, #1
0x0E1A	0xF8AD3010  STRH	R3, [SP, #16]
0x0E1E	0xB11C    CBZ	R4, L__doprntout68
;__Lib_PrintOut.c, 364 :: 		
0x0E20	0x2020    MOVS	R0, #32
0x0E22	0x9C0A    LDR	R4, [SP, #40]
0x0E24	0x47A0    BLX	R4
0x0E26	0xE7F3    B	L__doprntout67
L__doprntout68:
L__doprntout66:
;__Lib_PrintOut.c, 365 :: 		
0x0E28	0xE660    B	L__doprntout10
;__Lib_PrintOut.c, 366 :: 		
L__doprntout69:
;__Lib_PrintOut.c, 367 :: 		
0x0E2A	0x9B0C    LDR	R3, [SP, #48]
0x0E2C	0x681D    LDR	R5, [R3, #0]
0x0E2E	0x1D2C    ADDS	R4, R5, #4
0x0E30	0x9B0C    LDR	R3, [SP, #48]
0x0E32	0x601C    STR	R4, [R3, #0]
0x0E34	0xF9B53000  LDRSH	R3, [R5, #0]
0x0E38	0xF88D300E  STRB	R3, [SP, #14]
;__Lib_PrintOut.c, 368 :: 		
L__doprntout70:
;__Lib_PrintOut.c, 369 :: 		
0x0E3C	0xF10D030E  ADD	R3, SP, #14
0x0E40	0x9307    STR	R3, [SP, #28]
;__Lib_PrintOut.c, 370 :: 		
0x0E42	0x2301    MOVS	R3, #1
0x0E44	0xF8AD3020  STRH	R3, [SP, #32]
;__Lib_PrintOut.c, 371 :: 		
0x0E48	0xE799    B	____doprntout_dostring
;__Lib_PrintOut.c, 373 :: 		
L__doprntout71:
;__Lib_PrintOut.c, 374 :: 		
0x0E4A	0xF8BD3012  LDRH	R3, [SP, #18]
0x0E4E	0xF04303C0  ORR	R3, R3, #192
0x0E52	0xF8AD3012  STRH	R3, [SP, #18]
;__Lib_PrintOut.c, 375 :: 		
0x0E56	0xE04E    B	L__doprntout38
;__Lib_PrintOut.c, 377 :: 		
L__doprntout37:
0x0E58	0xF89D300E  LDRB	R3, [SP, #14]
0x0E5C	0x2B00    CMP	R3, #0
0x0E5E	0xF43FAF3A  BEQ	L__doprntout39
0x0E62	0xF89D300E  LDRB	R3, [SP, #14]
0x0E66	0x2B6C    CMP	R3, #108
0x0E68	0xF43FAF39  BEQ	L__doprntout40
0x0E6C	0xF89D300E  LDRB	R3, [SP, #14]
0x0E70	0x2B4C    CMP	R3, #76
0x0E72	0xF43FAF34  BEQ	L__doprntout41
0x0E76	0xF89D300E  LDRB	R3, [SP, #14]
0x0E7A	0x2B66    CMP	R3, #102
0x0E7C	0xF43FAF36  BEQ	L__doprntout42
0x0E80	0xF89D300E  LDRB	R3, [SP, #14]
0x0E84	0x2B45    CMP	R3, #69
0x0E86	0xF43FAF38  BEQ	L__doprntout43
0x0E8A	0xF89D300E  LDRB	R3, [SP, #14]
0x0E8E	0x2B65    CMP	R3, #101
0x0E90	0xF43FAF39  BEQ	L__doprntout44
0x0E94	0xF89D300E  LDRB	R3, [SP, #14]
0x0E98	0x2B67    CMP	R3, #103
0x0E9A	0xF43FAF3B  BEQ	L__doprntout45
0x0E9E	0xF89D300E  LDRB	R3, [SP, #14]
0x0EA2	0x2B6F    CMP	R3, #111
0x0EA4	0xF43FAF3D  BEQ	L__doprntout46
0x0EA8	0xF89D300E  LDRB	R3, [SP, #14]
0x0EAC	0x2B64    CMP	R3, #100
0x0EAE	0xF43FAF3F  BEQ	L__doprntout47
0x0EB2	0xF89D300E  LDRB	R3, [SP, #14]
0x0EB6	0x2B69    CMP	R3, #105
0x0EB8	0xF43FAF3A  BEQ	L__doprntout48
0x0EBC	0xF89D300E  LDRB	R3, [SP, #14]
0x0EC0	0x2B70    CMP	R3, #112
0x0EC2	0xF43FAF36  BEQ	L__doprntout49
0x0EC6	0xF89D300E  LDRB	R3, [SP, #14]
0x0ECA	0x2B58    CMP	R3, #88
0x0ECC	0xF43FAF31  BEQ	L__doprntout50
0x0ED0	0xF89D300E  LDRB	R3, [SP, #14]
0x0ED4	0x2B78    CMP	R3, #120
0x0ED6	0xF43FAF32  BEQ	L__doprntout51
0x0EDA	0xF89D300E  LDRB	R3, [SP, #14]
0x0EDE	0x2B73    CMP	R3, #115
0x0EE0	0xF43FAF34  BEQ	L__doprntout52
0x0EE4	0xF89D300E  LDRB	R3, [SP, #14]
0x0EE8	0x2B63    CMP	R3, #99
0x0EEA	0xD09E    BEQ	L__doprntout69
0x0EEC	0xF89D300E  LDRB	R3, [SP, #14]
0x0EF0	0x2B75    CMP	R3, #117
0x0EF2	0xD0AA    BEQ	L__doprntout71
0x0EF4	0xE7A2    B	L__doprntout70
L__doprntout38:
;__Lib_PrintOut.c, 379 :: 		
0x0EF6	0xF8BD3012  LDRH	R3, [SP, #18]
0x0EFA	0xF40363E0  AND	R3, R3, #1792
0x0EFE	0xB29B    UXTH	R3, R3
0x0F00	0x2B00    CMP	R3, #0
0x0F02	0xF000849A  BEQ	L__doprntout72
;__Lib_PrintOut.c, 380 :: 		
0x0F06	0xF8BD3012  LDRH	R3, [SP, #18]
0x0F0A	0xF4035380  AND	R3, R3, #4096
0x0F0E	0xB29B    UXTH	R3, R3
0x0F10	0xB11B    CBZ	R3, L__doprntout73
;__Lib_PrintOut.c, 381 :: 		
0x0F12	0x2306    MOVS	R3, #6
0x0F14	0xB21B    SXTH	R3, R3
0x0F16	0xF8AD300C  STRH	R3, [SP, #12]
L__doprntout73:
;__Lib_PrintOut.c, 382 :: 		
0x0F1A	0x9B0C    LDR	R3, [SP, #48]
0x0F1C	0x681D    LDR	R5, [R3, #0]
0x0F1E	0x1D2C    ADDS	R4, R5, #4
0x0F20	0x9B0C    LDR	R3, [SP, #48]
0x0F22	0x601C    STR	R4, [R3, #0]
0x0F24	0x682A    LDR	R2, [R5, #0]
0x0F26	0x9205    STR	R2, [SP, #20]
;__Lib_PrintOut.c, 383 :: 		
0x0F28	0xF04F0000  MOV	R0, #0
0x0F2C	0xF7FFFA6A  BL	__Compare_FP+0
0x0F30	0xF2400000  MOVW	R0, #0
0x0F34	0xDD00    BLE	L___doprntout357
0x0F36	0x2001    MOVS	R0, #1
L___doprntout357:
0x0F38	0xB148    CBZ	R0, L__doprntout74
;__Lib_PrintOut.c, 384 :: 		
0x0F3A	0x9B05    LDR	R3, [SP, #20]
0x0F3C	0xF0834300  EOR	R3, R3, #-2147483648
0x0F40	0x9305    STR	R3, [SP, #20]
;__Lib_PrintOut.c, 385 :: 		
0x0F42	0xF8BD3012  LDRH	R3, [SP, #18]
0x0F46	0xF0430303  ORR	R3, R3, #3
0x0F4A	0xF8AD3012  STRH	R3, [SP, #18]
;__Lib_PrintOut.c, 386 :: 		
L__doprntout74:
;__Lib_PrintOut.c, 387 :: 		
0x0F4E	0x2300    MOVS	R3, #0
0x0F50	0xB21B    SXTH	R3, R3
0x0F52	0xF8AD3018  STRH	R3, [SP, #24]
;__Lib_PrintOut.c, 388 :: 		
0x0F56	0x9A05    LDR	R2, [SP, #20]
0x0F58	0xF04F0000  MOV	R0, #0
0x0F5C	0xF7FFFA52  BL	__Compare_FP+0
0x0F60	0xF2400000  MOVW	R0, #0
0x0F64	0xD000    BEQ	L___doprntout358
0x0F66	0x2001    MOVS	R0, #1
L___doprntout358:
0x0F68	0x2800    CMP	R0, #0
0x0F6A	0xD049    BEQ	L__doprntout75
;__Lib_PrintOut.c, 389 :: 		
0x0F6C	0xAC06    ADD	R4, SP, #24
0x0F6E	0xAB05    ADD	R3, SP, #20
0x0F70	0x681B    LDR	R3, [R3, #0]
0x0F72	0x0DDB    LSRS	R3, R3, #23
0x0F74	0xF00303FF  AND	R3, R3, #255
0x0F78	0x3B7E    SUBS	R3, #126
0x0F7A	0x8023    STRH	R3, [R4, #0]
;__Lib_PrintOut.c, 390 :: 		
0x0F7C	0xF9BD3018  LDRSH	R3, [SP, #24]
0x0F80	0x1E5C    SUBS	R4, R3, #1
0x0F82	0xB224    SXTH	R4, R4
0x0F84	0xF8AD4018  STRH	R4, [SP, #24]
;__Lib_PrintOut.c, 391 :: 		
0x0F88	0x2303    MOVS	R3, #3
0x0F8A	0xB21B    SXTH	R3, R3
0x0F8C	0x435C    MULS	R4, R3, R4
0x0F8E	0xB224    SXTH	R4, R4
0x0F90	0xF8AD4018  STRH	R4, [SP, #24]
;__Lib_PrintOut.c, 392 :: 		
0x0F94	0x230A    MOVS	R3, #10
0x0F96	0xB21B    SXTH	R3, R3
0x0F98	0xFB94F3F3  SDIV	R3, R4, R3
0x0F9C	0xB21B    SXTH	R3, R3
0x0F9E	0xF8AD3018  STRH	R3, [SP, #24]
;__Lib_PrintOut.c, 393 :: 		
0x0FA2	0x2B00    CMP	R3, #0
0x0FA4	0xDA04    BGE	L__doprntout76
;__Lib_PrintOut.c, 394 :: 		
0x0FA6	0xF9BD3018  LDRSH	R3, [SP, #24]
0x0FAA	0x1E5B    SUBS	R3, R3, #1
0x0FAC	0xF8AD3018  STRH	R3, [SP, #24]
L__doprntout76:
;__Lib_PrintOut.c, 395 :: 		
0x0FB0	0xF9BD3018  LDRSH	R3, [SP, #24]
0x0FB4	0x425B    RSBS	R3, R3, #0
0x0FB6	0xB258    SXTB	R0, R3
0x0FB8	0xF7FFF950  BL	__Lib_PrintOut_scale+0
0x0FBC	0x9A05    LDR	R2, [SP, #20]
0x0FBE	0xF7FFF8F9  BL	__Mul_FP+0
0x0FC2	0x9007    STR	R0, [SP, #28]
;__Lib_PrintOut.c, 396 :: 		
0x0FC4	0x9A07    LDR	R2, [SP, #28]
0x0FC6	0xF04F507E  MOV	R0, #1065353216
0x0FCA	0xF7FFFA1B  BL	__Compare_FP+0
0x0FCE	0xF2400000  MOVW	R0, #0
0x0FD2	0xDD00    BLE	L___doprntout359
0x0FD4	0x2001    MOVS	R0, #1
L___doprntout359:
0x0FD6	0xB128    CBZ	R0, L__doprntout77
;__Lib_PrintOut.c, 397 :: 		
0x0FD8	0xF9BD3018  LDRSH	R3, [SP, #24]
0x0FDC	0x1E5B    SUBS	R3, R3, #1
0x0FDE	0xF8AD3018  STRH	R3, [SP, #24]
0x0FE2	0xE00D    B	L__doprntout78
L__doprntout77:
;__Lib_PrintOut.c, 399 :: 		
0x0FE4	0x9A07    LDR	R2, [SP, #28]
0x0FE6	0x4857    LDR	R0, [PC, #348]
0x0FE8	0xF7FFFA0C  BL	__Compare_FP+0
0x0FEC	0xF2400000  MOVW	R0, #0
0x0FF0	0xDC00    BGT	L___doprntout360
0x0FF2	0x2001    MOVS	R0, #1
L___doprntout360:
0x0FF4	0xB120    CBZ	R0, L__doprntout79
;__Lib_PrintOut.c, 400 :: 		
0x0FF6	0xF9BD3018  LDRSH	R3, [SP, #24]
0x0FFA	0x1C5B    ADDS	R3, R3, #1
0x0FFC	0xF8AD3018  STRH	R3, [SP, #24]
L__doprntout79:
L__doprntout78:
;__Lib_PrintOut.c, 401 :: 		
L__doprntout75:
;__Lib_PrintOut.c, 402 :: 		
0x1000	0xF9BD3018  LDRSH	R3, [SP, #24]
0x1004	0x2B00    CMP	R3, #0
0x1006	0xDC03    BGT	L__doprntout80
;__Lib_PrintOut.c, 403 :: 		
0x1008	0x2301    MOVS	R3, #1
0x100A	0xF88D300E  STRB	R3, [SP, #14]
0x100E	0xE003    B	L__doprntout81
L__doprntout80:
;__Lib_PrintOut.c, 405 :: 		
0x1010	0xF9BD3018  LDRSH	R3, [SP, #24]
0x1014	0xF88D300E  STRB	R3, [SP, #14]
L__doprntout81:
;__Lib_PrintOut.c, 406 :: 		
0x1018	0xF8BD3012  LDRH	R3, [SP, #18]
0x101C	0xF4037380  AND	R3, R3, #256
0x1020	0xB29B    UXTH	R3, R3
0x1022	0xB9A3    CBNZ	R3, L___doprntout322
0x1024	0xF8BD3012  LDRH	R3, [SP, #18]
0x1028	0xF4037300  AND	R3, R3, #512
0x102C	0xB29B    UXTH	R3, R3
0x102E	0xB16B    CBZ	R3, L___doprntout321
0x1030	0xF9BD4018  LDRSH	R4, [SP, #24]
0x1034	0xF06F0303  MVN	R3, #3
0x1038	0x429C    CMP	R4, R3
0x103A	0xDB06    BLT	L___doprntout320
0x103C	0xF9BD400C  LDRSH	R4, [SP, #12]
0x1040	0xF9BD3018  LDRSH	R3, [SP, #24]
0x1044	0x42A3    CMP	R3, R4
0x1046	0xDA00    BGE	L___doprntout319
0x1048	0xE000    B	L___doprntout314
L___doprntout320:
L___doprntout319:
0x104A	0xE000    B	L___doprntout313
L___doprntout314:
L___doprntout321:
0x104C	0xE1F7    B	L__doprntout88
L___doprntout313:
L___doprntout322:
;__Lib_PrintOut.c, 407 :: 		
0x104E	0xF9BD300C  LDRSH	R3, [SP, #12]
0x1052	0xB153    CBZ	R3, L___doprntout324
0x1054	0xF8BD3012  LDRH	R3, [SP, #18]
0x1058	0xF4037300  AND	R3, R3, #512
0x105C	0xB29B    UXTH	R3, R3
0x105E	0xB123    CBZ	R3, L___doprntout323
L___doprntout312:
;__Lib_PrintOut.c, 408 :: 		
0x1060	0xF9BD300C  LDRSH	R3, [SP, #12]
0x1064	0x1E5B    SUBS	R3, R3, #1
0x1066	0xF8AD300C  STRH	R3, [SP, #12]
;__Lib_PrintOut.c, 407 :: 		
L___doprntout324:
L___doprntout323:
;__Lib_PrintOut.c, 409 :: 		
0x106A	0xF8BD300C  LDRH	R3, [SP, #12]
0x106E	0x2B08    CMP	R3, #8
0x1070	0xD903    BLS	L__doprntout92
;__Lib_PrintOut.c, 410 :: 		
0x1072	0x2308    MOVS	R3, #8
0x1074	0xF88D300E  STRB	R3, [SP, #14]
0x1078	0xE003    B	L__doprntout93
L__doprntout92:
;__Lib_PrintOut.c, 412 :: 		
0x107A	0xF9BD300C  LDRSH	R3, [SP, #12]
0x107E	0xF88D300E  STRB	R3, [SP, #14]
L__doprntout93:
;__Lib_PrintOut.c, 413 :: 		
0x1082	0x9A05    LDR	R2, [SP, #20]
0x1084	0xF04F0000  MOV	R0, #0
0x1088	0xF7FFF9BC  BL	__Compare_FP+0
0x108C	0xF2400000  MOVW	R0, #0
0x1090	0xD000    BEQ	L___doprntout361
0x1092	0x2001    MOVS	R0, #1
L___doprntout361:
0x1094	0x2800    CMP	R0, #0
0x1096	0xD064    BEQ	L__doprntout94
;__Lib_PrintOut.c, 414 :: 		
0x1098	0xF9BD0018  LDRSH	R0, [SP, #24]
0x109C	0xF7FFF8DE  BL	__Lib_PrintOut_scale+0
0x10A0	0x900D    STR	R0, [SP, #52]
0x10A2	0x9A0D    LDR	R2, [SP, #52]
0x10A4	0x9805    LDR	R0, [SP, #20]
0x10A6	0xF7FFF9E1  BL	__Div_FP+0
0x10AA	0x9005    STR	R0, [SP, #20]
;__Lib_PrintOut.c, 415 :: 		
0x10AC	0xF89D300E  LDRB	R3, [SP, #14]
0x10B0	0x425B    RSBS	R3, R3, #0
0x10B2	0xB258    SXTB	R0, R3
0x10B4	0xF7FFF8D2  BL	__Lib_PrintOut_scale+0
0x10B8	0x900D    STR	R0, [SP, #52]
0x10BA	0x9A0D    LDR	R2, [SP, #52]
0x10BC	0x9805    LDR	R0, [SP, #20]
0x10BE	0xF7FFF9D5  BL	__Div_FP+0
0x10C2	0x9005    STR	R0, [SP, #20]
;__Lib_PrintOut.c, 416 :: 		
0x10C4	0xF7FFFB3E  BL	__FloatToUnsignedIntegral+0
0x10C8	0xF7FFFB60  BL	__UnsignedIntegralToFloat+0
0x10CC	0x900D    STR	R0, [SP, #52]
0x10CE	0x9A0D    LDR	R2, [SP, #52]
0x10D0	0x9805    LDR	R0, [SP, #20]
0x10D2	0xF7FFFB71  BL	__Sub_FP+0
0x10D6	0xF04F527C  MOV	R2, #1056964608
0x10DA	0xF7FFF993  BL	__Compare_FP+0
0x10DE	0xF2400000  MOVW	R0, #0
0x10E2	0xDB00    BLT	L___doprntout362
0x10E4	0x2001    MOVS	R0, #1
L___doprntout362:
0x10E6	0xB128    CBZ	R0, L__doprntout95
;__Lib_PrintOut.c, 417 :: 		
0x10E8	0x9805    LDR	R0, [SP, #20]
0x10EA	0xF04F527C  MOV	R2, #1056964608
0x10EE	0xF7FFFAA9  BL	__Add_FP+0
0x10F2	0x9005    STR	R0, [SP, #20]
L__doprntout95:
;__Lib_PrintOut.c, 418 :: 		
0x10F4	0x9805    LDR	R0, [SP, #20]
0x10F6	0xF7FFFB25  BL	__FloatToUnsignedIntegral+0
0x10FA	0xF89D300E  LDRB	R3, [SP, #14]
0x10FE	0x1C5B    ADDS	R3, R3, #1
0x1100	0xB21B    SXTH	R3, R3
0x1102	0x009C    LSLS	R4, R3, #2
0x1104	0x4B10    LDR	R3, [PC, #64]
0x1106	0x191B    ADDS	R3, R3, R4
0x1108	0x681B    LDR	R3, [R3, #0]
0x110A	0x4298    CMP	R0, R3
0x110C	0xD30A    BCC	L__doprntout96
;__Lib_PrintOut.c, 419 :: 		
0x110E	0x9A05    LDR	R2, [SP, #20]
0x1110	0x480E    LDR	R0, [PC, #56]
0x1112	0xF7FFF84F  BL	__Mul_FP+0
0x1116	0x9005    STR	R0, [SP, #20]
;__Lib_PrintOut.c, 420 :: 		
0x1118	0xF9BD3018  LDRSH	R3, [SP, #24]
0x111C	0x1C5B    ADDS	R3, R3, #1
0x111E	0xF8AD3018  STRH	R3, [SP, #24]
;__Lib_PrintOut.c, 421 :: 		
0x1122	0xE01E    B	L__doprntout97
L__doprntout96:
;__Lib_PrintOut.c, 423 :: 		
0x1124	0x9805    LDR	R0, [SP, #20]
0x1126	0xF7FFFB0D  BL	__FloatToUnsignedIntegral+0
0x112A	0xF89D300E  LDRB	R3, [SP, #14]
0x112E	0x009C    LSLS	R4, R3, #2
0x1130	0x4B05    LDR	R3, [PC, #20]
0x1132	0x191B    ADDS	R3, R3, R4
0x1134	0x681B    LDR	R3, [R3, #0]
0x1136	0x4298    CMP	R0, R3
0x1138	0xD213    BCS	L__doprntout98
;__Lib_PrintOut.c, 424 :: 		
0x113A	0x9A05    LDR	R2, [SP, #20]
0x113C	0xF000B808  B	#16
0x1140	0x018C2000  	?lstr1___Lib_PrintOut+0
0x1144	0x00004120  	#1092616192
0x1148	0x4D380000  	__Lib_PrintOut_dpowers+0
0x114C	0xCCCD3DCC  	#1036831949
0x1150	0x48F9    LDR	R0, [PC, #996]
0x1152	0xF7FFF82F  BL	__Mul_FP+0
0x1156	0x9005    STR	R0, [SP, #20]
;__Lib_PrintOut.c, 425 :: 		
0x1158	0xF9BD3018  LDRSH	R3, [SP, #24]
0x115C	0x1E5B    SUBS	R3, R3, #1
0x115E	0xF8AD3018  STRH	R3, [SP, #24]
;__Lib_PrintOut.c, 426 :: 		
L__doprntout98:
L__doprntout97:
;__Lib_PrintOut.c, 427 :: 		
L__doprntout94:
;__Lib_PrintOut.c, 428 :: 		
0x1162	0xF8BD3012  LDRH	R3, [SP, #18]
0x1166	0xF4037300  AND	R3, R3, #512
0x116A	0xB29B    UXTH	R3, R3
0x116C	0x2B00    CMP	R3, #0
0x116E	0xD03E    BEQ	L___doprntout328
0x1170	0xF8BD3012  LDRH	R3, [SP, #18]
0x1174	0xF4036300  AND	R3, R3, #2048
0x1178	0xB29B    UXTH	R3, R3
0x117A	0x2B00    CMP	R3, #0
0x117C	0xD137    BNE	L___doprntout327
L___doprntout311:
;__Lib_PrintOut.c, 429 :: 		
0x117E	0xF9BD300C  LDRSH	R3, [SP, #12]
0x1182	0x2B0A    CMP	R3, #10
0x1184	0xDD03    BLE	L__doprntout102
;__Lib_PrintOut.c, 430 :: 		
0x1186	0x230A    MOVS	R3, #10
0x1188	0xB21B    SXTH	R3, R3
0x118A	0xF8AD300C  STRH	R3, [SP, #12]
L__doprntout102:
;__Lib_PrintOut.c, 431 :: 		
0x118E	0x9805    LDR	R0, [SP, #20]
0x1190	0xF7FFFAD8  BL	__FloatToUnsignedIntegral+0
0x1194	0x9007    STR	R0, [SP, #28]
;__Lib_PrintOut.c, 432 :: 		
L__doprntout103:
0x1196	0x9B07    LDR	R3, [SP, #28]
0x1198	0xB18B    CBZ	R3, L___doprntout326
0x119A	0x9D07    LDR	R5, [SP, #28]
0x119C	0x240A    MOVS	R4, #10
0x119E	0xFBB5F3F4  UDIV	R3, R5, R4
0x11A2	0xFB045313  MLS	R3, R4, R3, R5
0x11A6	0xB953    CBNZ	R3, L___doprntout325
L___doprntout310:
;__Lib_PrintOut.c, 433 :: 		
0x11A8	0xF9BD300C  LDRSH	R3, [SP, #12]
0x11AC	0x1E5B    SUBS	R3, R3, #1
0x11AE	0xF8AD300C  STRH	R3, [SP, #12]
;__Lib_PrintOut.c, 434 :: 		
0x11B2	0x9C07    LDR	R4, [SP, #28]
0x11B4	0x230A    MOVS	R3, #10
0x11B6	0xFBB4F3F3  UDIV	R3, R4, R3
0x11BA	0x9307    STR	R3, [SP, #28]
;__Lib_PrintOut.c, 435 :: 		
0x11BC	0xE7EB    B	L__doprntout103
;__Lib_PrintOut.c, 432 :: 		
L___doprntout326:
L___doprntout325:
;__Lib_PrintOut.c, 436 :: 		
0x11BE	0xF89D400E  LDRB	R4, [SP, #14]
0x11C2	0xF9BD300C  LDRSH	R3, [SP, #12]
0x11C6	0x42A3    CMP	R3, R4
0x11C8	0xDA11    BGE	L__doprntout107
;__Lib_PrintOut.c, 437 :: 		
0x11CA	0xF9BD400C  LDRSH	R4, [SP, #12]
0x11CE	0xF89D300E  LDRB	R3, [SP, #14]
0x11D2	0x1B1B    SUB	R3, R3, R4
0x11D4	0xB258    SXTB	R0, R3
0x11D6	0xF7FFF841  BL	__Lib_PrintOut_scale+0
0x11DA	0x900D    STR	R0, [SP, #52]
0x11DC	0x9A0D    LDR	R2, [SP, #52]
0x11DE	0x9805    LDR	R0, [SP, #20]
0x11E0	0xF7FFF944  BL	__Div_FP+0
0x11E4	0x9005    STR	R0, [SP, #20]
;__Lib_PrintOut.c, 438 :: 		
0x11E6	0xF9BD300C  LDRSH	R3, [SP, #12]
0x11EA	0xF88D300E  STRB	R3, [SP, #14]
;__Lib_PrintOut.c, 439 :: 		
L__doprntout107:
;__Lib_PrintOut.c, 428 :: 		
L___doprntout328:
L___doprntout327:
;__Lib_PrintOut.c, 441 :: 		
0x11EE	0xF9BD300C  LDRSH	R3, [SP, #12]
0x11F2	0x1D5C    ADDS	R4, R3, #5
0x11F4	0xB224    SXTH	R4, R4
0x11F6	0xF9BD3010  LDRSH	R3, [SP, #16]
0x11FA	0x1B1B    SUB	R3, R3, R4
0x11FC	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_PrintOut.c, 442 :: 		
0x1200	0xF9BD300C  LDRSH	R3, [SP, #12]
0x1204	0xB933    CBNZ	R3, L___doprntout330
0x1206	0xF8BD3012  LDRH	R3, [SP, #18]
0x120A	0xF4036300  AND	R3, R3, #2048
0x120E	0xB29B    UXTH	R3, R3
0x1210	0xB903    CBNZ	R3, L___doprntout329
0x1212	0xE004    B	L__doprntout110
L___doprntout330:
L___doprntout329:
;__Lib_PrintOut.c, 443 :: 		
0x1214	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1218	0x1E5B    SUBS	R3, R3, #1
0x121A	0xF8AD3010  STRH	R3, [SP, #16]
L__doprntout110:
;__Lib_PrintOut.c, 444 :: 		
0x121E	0xF8BD3012  LDRH	R3, [SP, #18]
0x1222	0xF0030303  AND	R3, R3, #3
0x1226	0xB29B    UXTH	R3, R3
0x1228	0xB123    CBZ	R3, L__doprntout111
;__Lib_PrintOut.c, 445 :: 		
0x122A	0xF9BD3010  LDRSH	R3, [SP, #16]
0x122E	0x1E5B    SUBS	R3, R3, #1
0x1230	0xF8AD3010  STRH	R3, [SP, #16]
L__doprntout111:
;__Lib_PrintOut.c, 446 :: 		
0x1234	0xF8BD3012  LDRH	R3, [SP, #18]
0x1238	0xF0030304  AND	R3, R3, #4
0x123C	0xB29B    UXTH	R3, R3
0x123E	0x2B00    CMP	R3, #0
0x1240	0xD02E    BEQ	L__doprntout112
;__Lib_PrintOut.c, 447 :: 		
0x1242	0xF8BD3012  LDRH	R3, [SP, #18]
0x1246	0xF0030302  AND	R3, R3, #2
0x124A	0xB29B    UXTH	R3, R3
0x124C	0xB18B    CBZ	R3, L__doprntout113
;__Lib_PrintOut.c, 448 :: 		
0x124E	0xF8BD3012  LDRH	R3, [SP, #18]
0x1252	0xF0030301  AND	R3, R3, #1
0x1256	0xB29B    UXTH	R3, R3
0x1258	0xB11B    CBZ	R3, L__doprntout114
0x125A	0x232D    MOVS	R3, #45
0x125C	0xF88D3004  STRB	R3, [SP, #4]
0x1260	0xE002    B	L__doprntout115
L__doprntout114:
0x1262	0x232B    MOVS	R3, #43
0x1264	0xF88D3004  STRB	R3, [SP, #4]
L__doprntout115:
0x1268	0xF89D0004  LDRB	R0, [SP, #4]
0x126C	0x9C0A    LDR	R4, [SP, #40]
0x126E	0x47A0    BLX	R4
0x1270	0xE008    B	L__doprntout116
L__doprntout113:
;__Lib_PrintOut.c, 450 :: 		
0x1272	0xF8BD3012  LDRH	R3, [SP, #18]
0x1276	0xF0030301  AND	R3, R3, #1
0x127A	0xB29B    UXTH	R3, R3
0x127C	0xB113    CBZ	R3, L__doprntout117
;__Lib_PrintOut.c, 451 :: 		
0x127E	0x2020    MOVS	R0, #32
0x1280	0x9C0A    LDR	R4, [SP, #40]
0x1282	0x47A0    BLX	R4
L__doprntout117:
L__doprntout116:
;__Lib_PrintOut.c, 452 :: 		
L__doprntout118:
0x1284	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1288	0x2B00    CMP	R3, #0
0x128A	0xDD08    BLE	L__doprntout119
;__Lib_PrintOut.c, 453 :: 		
0x128C	0x2030    MOVS	R0, #48
0x128E	0x9C0A    LDR	R4, [SP, #40]
0x1290	0x47A0    BLX	R4
;__Lib_PrintOut.c, 454 :: 		
0x1292	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1296	0x1E5B    SUBS	R3, R3, #1
0x1298	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_PrintOut.c, 455 :: 		
0x129C	0xE7F2    B	L__doprntout118
L__doprntout119:
;__Lib_PrintOut.c, 456 :: 		
0x129E	0xE033    B	L__doprntout120
L__doprntout112:
;__Lib_PrintOut.c, 458 :: 		
0x12A0	0xF8BD3012  LDRH	R3, [SP, #18]
0x12A4	0xF0030308  AND	R3, R3, #8
0x12A8	0xB29B    UXTH	R3, R3
0x12AA	0xB963    CBNZ	R3, L__doprntout121
;__Lib_PrintOut.c, 459 :: 		
L__doprntout122:
0x12AC	0xF9BD3010  LDRSH	R3, [SP, #16]
0x12B0	0x2B00    CMP	R3, #0
0x12B2	0xDD08    BLE	L__doprntout123
;__Lib_PrintOut.c, 460 :: 		
0x12B4	0x2020    MOVS	R0, #32
0x12B6	0x9C0A    LDR	R4, [SP, #40]
0x12B8	0x47A0    BLX	R4
;__Lib_PrintOut.c, 461 :: 		
0x12BA	0xF9BD3010  LDRSH	R3, [SP, #16]
0x12BE	0x1E5B    SUBS	R3, R3, #1
0x12C0	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_PrintOut.c, 462 :: 		
0x12C4	0xE7F2    B	L__doprntout122
L__doprntout123:
L__doprntout121:
;__Lib_PrintOut.c, 463 :: 		
0x12C6	0xF8BD3012  LDRH	R3, [SP, #18]
0x12CA	0xF0030302  AND	R3, R3, #2
0x12CE	0xB29B    UXTH	R3, R3
0x12D0	0xB18B    CBZ	R3, L__doprntout124
;__Lib_PrintOut.c, 464 :: 		
0x12D2	0xF8BD3012  LDRH	R3, [SP, #18]
0x12D6	0xF0030301  AND	R3, R3, #1
0x12DA	0xB29B    UXTH	R3, R3
0x12DC	0xB11B    CBZ	R3, L__doprntout125
0x12DE	0x232D    MOVS	R3, #45
0x12E0	0xF88D3005  STRB	R3, [SP, #5]
0x12E4	0xE002    B	L__doprntout126
L__doprntout125:
0x12E6	0x232B    MOVS	R3, #43
0x12E8	0xF88D3005  STRB	R3, [SP, #5]
L__doprntout126:
0x12EC	0xF89D0005  LDRB	R0, [SP, #5]
0x12F0	0x9C0A    LDR	R4, [SP, #40]
0x12F2	0x47A0    BLX	R4
0x12F4	0xE008    B	L__doprntout127
L__doprntout124:
;__Lib_PrintOut.c, 466 :: 		
0x12F6	0xF8BD3012  LDRH	R3, [SP, #18]
0x12FA	0xF0030301  AND	R3, R3, #1
0x12FE	0xB29B    UXTH	R3, R3
0x1300	0xB113    CBZ	R3, L__doprntout128
;__Lib_PrintOut.c, 467 :: 		
0x1302	0x2020    MOVS	R0, #32
0x1304	0x9C0A    LDR	R4, [SP, #40]
0x1306	0x47A0    BLX	R4
L__doprntout128:
L__doprntout127:
;__Lib_PrintOut.c, 468 :: 		
L__doprntout120:
;__Lib_PrintOut.c, 469 :: 		
0x1308	0x9805    LDR	R0, [SP, #20]
0x130A	0xF7FFFA1B  BL	__FloatToUnsignedIntegral+0
0x130E	0x9007    STR	R0, [SP, #28]
;__Lib_PrintOut.c, 470 :: 		
0x1310	0xF89D300E  LDRB	R3, [SP, #14]
0x1314	0x009C    LSLS	R4, R3, #2
0x1316	0x4B89    LDR	R3, [PC, #548]
0x1318	0x191B    ADDS	R3, R3, R4
0x131A	0x681C    LDR	R4, [R3, #0]
0x131C	0x9B07    LDR	R3, [SP, #28]
0x131E	0xFBB3F3F4  UDIV	R3, R3, R4
0x1322	0xF2030430  ADDW	R4, R3, #48
0x1326	0xB2E0    UXTB	R0, R4
0x1328	0x9C0A    LDR	R4, [SP, #40]
0x132A	0x47A0    BLX	R4
;__Lib_PrintOut.c, 471 :: 		
0x132C	0xF9BD300C  LDRSH	R3, [SP, #12]
0x1330	0xB933    CBNZ	R3, L___doprntout332
0x1332	0xF8BD3012  LDRH	R3, [SP, #18]
0x1336	0xF4036300  AND	R3, R3, #2048
0x133A	0xB29B    UXTH	R3, R3
0x133C	0xB903    CBNZ	R3, L___doprntout331
0x133E	0xE030    B	L__doprntout131
L___doprntout332:
L___doprntout331:
;__Lib_PrintOut.c, 472 :: 		
0x1340	0x202E    MOVS	R0, #46
0x1342	0x9C0A    LDR	R4, [SP, #40]
0x1344	0x47A0    BLX	R4
;__Lib_PrintOut.c, 473 :: 		
0x1346	0xF89D400E  LDRB	R4, [SP, #14]
0x134A	0xF9BD300C  LDRSH	R3, [SP, #12]
0x134E	0x1B1B    SUB	R3, R3, R4
0x1350	0xF8AD300C  STRH	R3, [SP, #12]
;__Lib_PrintOut.c, 474 :: 		
L__doprntout132:
0x1354	0xF89D300E  LDRB	R3, [SP, #14]
0x1358	0xB1BB    CBZ	R3, L__doprntout133
;__Lib_PrintOut.c, 475 :: 		
0x135A	0xF89D300E  LDRB	R3, [SP, #14]
0x135E	0x1E5B    SUBS	R3, R3, #1
0x1360	0xB2DB    UXTB	R3, R3
0x1362	0xF88D300E  STRB	R3, [SP, #14]
0x1366	0x009C    LSLS	R4, R3, #2
0x1368	0x4B74    LDR	R3, [PC, #464]
0x136A	0x191B    ADDS	R3, R3, R4
0x136C	0x681C    LDR	R4, [R3, #0]
0x136E	0x9B07    LDR	R3, [SP, #28]
0x1370	0xFBB3F5F4  UDIV	R5, R3, R4
0x1374	0x240A    MOVS	R4, #10
0x1376	0xFBB5F3F4  UDIV	R3, R5, R4
0x137A	0xFB045313  MLS	R3, R4, R3, R5
0x137E	0xF2030430  ADDW	R4, R3, #48
0x1382	0xB2E0    UXTB	R0, R4
0x1384	0x9C0A    LDR	R4, [SP, #40]
0x1386	0x47A0    BLX	R4
;__Lib_PrintOut.c, 476 :: 		
0x1388	0xE7E4    B	L__doprntout132
L__doprntout133:
;__Lib_PrintOut.c, 477 :: 		
L__doprntout134:
0x138A	0xF9BD300C  LDRSH	R3, [SP, #12]
0x138E	0xB143    CBZ	R3, L__doprntout135
;__Lib_PrintOut.c, 478 :: 		
0x1390	0x2030    MOVS	R0, #48
0x1392	0x9C0A    LDR	R4, [SP, #40]
0x1394	0x47A0    BLX	R4
;__Lib_PrintOut.c, 479 :: 		
0x1396	0xF9BD300C  LDRSH	R3, [SP, #12]
0x139A	0x1E5B    SUBS	R3, R3, #1
0x139C	0xF8AD300C  STRH	R3, [SP, #12]
;__Lib_PrintOut.c, 480 :: 		
0x13A0	0xE7F3    B	L__doprntout134
L__doprntout135:
;__Lib_PrintOut.c, 481 :: 		
L__doprntout131:
;__Lib_PrintOut.c, 482 :: 		
0x13A2	0xF8BD3012  LDRH	R3, [SP, #18]
0x13A6	0xF0030320  AND	R3, R3, #32
0x13AA	0xB29B    UXTH	R3, R3
0x13AC	0xB11B    CBZ	R3, L__doprntout136
;__Lib_PrintOut.c, 483 :: 		
0x13AE	0x2045    MOVS	R0, #69
0x13B0	0x9C0A    LDR	R4, [SP, #40]
0x13B2	0x47A0    BLX	R4
0x13B4	0xE002    B	L__doprntout137
L__doprntout136:
;__Lib_PrintOut.c, 485 :: 		
0x13B6	0x2065    MOVS	R0, #101
0x13B8	0x9C0A    LDR	R4, [SP, #40]
0x13BA	0x47A0    BLX	R4
L__doprntout137:
;__Lib_PrintOut.c, 486 :: 		
0x13BC	0xF9BD3018  LDRSH	R3, [SP, #24]
0x13C0	0x2B00    CMP	R3, #0
0x13C2	0xDA08    BGE	L__doprntout138
;__Lib_PrintOut.c, 487 :: 		
0x13C4	0xF9BD3018  LDRSH	R3, [SP, #24]
0x13C8	0x425B    RSBS	R3, R3, #0
0x13CA	0xF8AD3018  STRH	R3, [SP, #24]
;__Lib_PrintOut.c, 488 :: 		
0x13CE	0x202D    MOVS	R0, #45
0x13D0	0x9C0A    LDR	R4, [SP, #40]
0x13D2	0x47A0    BLX	R4
;__Lib_PrintOut.c, 489 :: 		
0x13D4	0xE002    B	L__doprntout139
L__doprntout138:
;__Lib_PrintOut.c, 491 :: 		
0x13D6	0x202B    MOVS	R0, #43
0x13D8	0x9C0A    LDR	R4, [SP, #40]
0x13DA	0x47A0    BLX	R4
L__doprntout139:
;__Lib_PrintOut.c, 492 :: 		
0x13DC	0xF9BD4018  LDRSH	R4, [SP, #24]
0x13E0	0x230A    MOVS	R3, #10
0x13E2	0xB21B    SXTH	R3, R3
0x13E4	0xFB94F3F3  SDIV	R3, R4, R3
0x13E8	0xB21B    SXTH	R3, R3
0x13EA	0xF2030430  ADDW	R4, R3, #48
0x13EE	0xB2E0    UXTB	R0, R4
0x13F0	0x9C0A    LDR	R4, [SP, #40]
0x13F2	0x47A0    BLX	R4
;__Lib_PrintOut.c, 493 :: 		
0x13F4	0xF9BD5018  LDRSH	R5, [SP, #24]
0x13F8	0x240A    MOVS	R4, #10
0x13FA	0xB224    SXTH	R4, R4
0x13FC	0xFB95F3F4  SDIV	R3, R5, R4
0x1400	0xFB045313  MLS	R3, R4, R3, R5
0x1404	0xB21B    SXTH	R3, R3
0x1406	0xF2030430  ADDW	R4, R3, #48
0x140A	0xB2E0    UXTB	R0, R4
0x140C	0x9C0A    LDR	R4, [SP, #40]
0x140E	0x47A0    BLX	R4
;__Lib_PrintOut.c, 494 :: 		
0x1410	0xF8BD3012  LDRH	R3, [SP, #18]
0x1414	0xF0030308  AND	R3, R3, #8
0x1418	0xB29B    UXTH	R3, R3
0x141A	0xB173    CBZ	R3, L___doprntout334
0x141C	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1420	0x2B00    CMP	R3, #0
0x1422	0xDD0A    BLE	L___doprntout333
L___doprntout307:
;__Lib_PrintOut.c, 495 :: 		
L__doprntout143:
;__Lib_PrintOut.c, 496 :: 		
0x1424	0x2020    MOVS	R0, #32
0x1426	0x9C0A    LDR	R4, [SP, #40]
0x1428	0x47A0    BLX	R4
;__Lib_PrintOut.c, 497 :: 		
0x142A	0xF9BD3010  LDRSH	R3, [SP, #16]
0x142E	0x1E5B    SUBS	R3, R3, #1
0x1430	0xB21B    SXTH	R3, R3
0x1432	0xF8AD3010  STRH	R3, [SP, #16]
0x1436	0x2B00    CMP	R3, #0
0x1438	0xD1F4    BNE	L__doprntout143
;__Lib_PrintOut.c, 494 :: 		
L___doprntout334:
L___doprntout333:
;__Lib_PrintOut.c, 498 :: 		
0x143A	0xF7FFBB57  B	L__doprntout10
;__Lib_PrintOut.c, 499 :: 		
L__doprntout88:
;__Lib_PrintOut.c, 502 :: 		
0x143E	0xF8BD3012  LDRH	R3, [SP, #18]
0x1442	0xF4037300  AND	R3, R3, #512
0x1446	0xB29B    UXTH	R3, R3
0x1448	0x2B00    CMP	R3, #0
0x144A	0xD05A    BEQ	L__doprntout146
;__Lib_PrintOut.c, 503 :: 		
0x144C	0xF9BD3018  LDRSH	R3, [SP, #24]
0x1450	0x2B00    CMP	R3, #0
0x1452	0xDA08    BGE	L__doprntout147
;__Lib_PrintOut.c, 504 :: 		
0x1454	0xF9BD3018  LDRSH	R3, [SP, #24]
0x1458	0x1E5C    SUBS	R4, R3, #1
0x145A	0xB224    SXTH	R4, R4
0x145C	0xF9BD300C  LDRSH	R3, [SP, #12]
0x1460	0x1B1B    SUB	R3, R3, R4
0x1462	0xF8AD300C  STRH	R3, [SP, #12]
L__doprntout147:
;__Lib_PrintOut.c, 505 :: 		
0x1466	0x9805    LDR	R0, [SP, #20]
0x1468	0xF7FFF96C  BL	__FloatToUnsignedIntegral+0
0x146C	0x9007    STR	R0, [SP, #28]
;__Lib_PrintOut.c, 506 :: 		
0x146E	0x2301    MOVS	R3, #1
0x1470	0xF88D300E  STRB	R3, [SP, #14]
L__doprntout148:
0x1474	0xF89D300E  LDRB	R3, [SP, #14]
0x1478	0x2B0A    CMP	R3, #10
0x147A	0xD00F    BEQ	L__doprntout149
;__Lib_PrintOut.c, 507 :: 		
0x147C	0xF89D300E  LDRB	R3, [SP, #14]
0x1480	0x009C    LSLS	R4, R3, #2
0x1482	0x4B2E    LDR	R3, [PC, #184]
0x1484	0x191B    ADDS	R3, R3, R4
0x1486	0x681C    LDR	R4, [R3, #0]
0x1488	0x9B07    LDR	R3, [SP, #28]
0x148A	0x42A3    CMP	R3, R4
0x148C	0xD200    BCS	L__doprntout151
;__Lib_PrintOut.c, 508 :: 		
0x148E	0xE005    B	L__doprntout149
L__doprntout151:
;__Lib_PrintOut.c, 506 :: 		
0x1490	0xF89D300E  LDRB	R3, [SP, #14]
0x1494	0x1C5B    ADDS	R3, R3, #1
0x1496	0xF88D300E  STRB	R3, [SP, #14]
;__Lib_PrintOut.c, 508 :: 		
0x149A	0xE7EB    B	L__doprntout148
L__doprntout149:
;__Lib_PrintOut.c, 509 :: 		
0x149C	0xF89D400E  LDRB	R4, [SP, #14]
0x14A0	0xF9BD300C  LDRSH	R3, [SP, #12]
0x14A4	0x1B1B    SUB	R3, R3, R4
0x14A6	0xF8AD300C  STRH	R3, [SP, #12]
;__Lib_PrintOut.c, 510 :: 		
0x14AA	0x9807    LDR	R0, [SP, #28]
0x14AC	0xF7FFF96E  BL	__UnsignedIntegralToFloat+0
0x14B0	0x900D    STR	R0, [SP, #52]
0x14B2	0x9A0D    LDR	R2, [SP, #52]
0x14B4	0x9805    LDR	R0, [SP, #20]
0x14B6	0xF7FFF97F  BL	__Sub_FP+0
0x14BA	0x9010    STR	R0, [SP, #64]
0x14BC	0xF9BD000C  LDRSH	R0, [SP, #12]
0x14C0	0xF7FEFECC  BL	__Lib_PrintOut_scale+0
0x14C4	0x9A10    LDR	R2, [SP, #64]
0x14C6	0xF7FEFE75  BL	__Mul_FP+0
0x14CA	0xF04F527C  MOV	R2, #1056964608
0x14CE	0xF7FFF8B9  BL	__Add_FP+0
0x14D2	0xF7FFF937  BL	__FloatToUnsignedIntegral+0
0x14D6	0x9007    STR	R0, [SP, #28]
;__Lib_PrintOut.c, 511 :: 		
L__doprntout152:
0x14D8	0xF9BD300C  LDRSH	R3, [SP, #12]
0x14DC	0xB18B    CBZ	R3, L___doprntout336
0x14DE	0x9D07    LDR	R5, [SP, #28]
0x14E0	0x240A    MOVS	R4, #10
0x14E2	0xFBB5F3F4  UDIV	R3, R5, R4
0x14E6	0xFB045313  MLS	R3, R4, R3, R5
0x14EA	0xB953    CBNZ	R3, L___doprntout335
L___doprntout306:
;__Lib_PrintOut.c, 512 :: 		
0x14EC	0x9C07    LDR	R4, [SP, #28]
0x14EE	0x230A    MOVS	R3, #10
0x14F0	0xFBB4F3F3  UDIV	R3, R4, R3
0x14F4	0x9307    STR	R3, [SP, #28]
;__Lib_PrintOut.c, 513 :: 		
0x14F6	0xF9BD300C  LDRSH	R3, [SP, #12]
0x14FA	0x1E5B    SUBS	R3, R3, #1
0x14FC	0xF8AD300C  STRH	R3, [SP, #12]
;__Lib_PrintOut.c, 514 :: 		
0x1500	0xE7EA    B	L__doprntout152
;__Lib_PrintOut.c, 511 :: 		
L___doprntout336:
L___doprntout335:
;__Lib_PrintOut.c, 515 :: 		
L__doprntout146:
;__Lib_PrintOut.c, 516 :: 		
0x1502	0xF9BD300C  LDRSH	R3, [SP, #12]
0x1506	0x2B0C    CMP	R3, #12
0x1508	0xDC07    BGT	L__doprntout156
;__Lib_PrintOut.c, 517 :: 		
0x150A	0xF9BD000C  LDRSH	R0, [SP, #12]
0x150E	0xF7FEFFFF  BL	__Lib_PrintOut_fround+0
0x1512	0x9A05    LDR	R2, [SP, #20]
0x1514	0xF7FFF896  BL	__Add_FP+0
0x1518	0x9005    STR	R0, [SP, #20]
L__doprntout156:
;__Lib_PrintOut.c, 520 :: 		
0x151A	0x9A05    LDR	R2, [SP, #20]
0x151C	0xF04F0000  MOV	R0, #0
0x1520	0xF7FEFF70  BL	__Compare_FP+0
0x1524	0xF2400000  MOVW	R0, #0
0x1528	0xD000    BEQ	L___doprntout363
0x152A	0x2001    MOVS	R0, #1
L___doprntout363:
0x152C	0x2800    CMP	R0, #0
0x152E	0xD038    BEQ	L___doprntout339
0x1530	0x9805    LDR	R0, [SP, #20]
0x1532	0xF7FFF907  BL	__FloatToUnsignedIntegral+0
0x1536	0xE003    B	#6
0x1538	0x00004120  	#1092616192
0x153C	0x4D380000  	__Lib_PrintOut_dpowers+0
0x1540	0xBB78    CBNZ	R0, L___doprntout338
0x1542	0xF9BD3018  LDRSH	R3, [SP, #24]
0x1546	0x2B01    CMP	R3, #1
0x1548	0xDD2B    BLE	L___doprntout337
L___doprntout305:
;__Lib_PrintOut.c, 523 :: 		
0x154A	0xF9BD0018  LDRSH	R0, [SP, #24]
0x154E	0xF7FEFE85  BL	__Lib_PrintOut_scale+0
0x1552	0x900D    STR	R0, [SP, #52]
0x1554	0x9A0D    LDR	R2, [SP, #52]
0x1556	0x9805    LDR	R0, [SP, #20]
0x1558	0xF7FEFF88  BL	__Div_FP+0
0x155C	0x4AF6    LDR	R2, [PC, #984]
0x155E	0xF7FEFF51  BL	__Compare_FP+0
0x1562	0xF2400000  MOVW	R0, #0
0x1566	0xDA00    BGE	L___doprntout364
0x1568	0x2001    MOVS	R0, #1
L___doprntout364:
0x156A	0xB128    CBZ	R0, L__doprntout160
;__Lib_PrintOut.c, 524 :: 		
0x156C	0xF9BD3018  LDRSH	R3, [SP, #24]
0x1570	0x3B09    SUBS	R3, #9
0x1572	0xF8AD3018  STRH	R3, [SP, #24]
0x1576	0xE004    B	L__doprntout161
L__doprntout160:
;__Lib_PrintOut.c, 526 :: 		
0x1578	0xF9BD3018  LDRSH	R3, [SP, #24]
0x157C	0x3B08    SUBS	R3, #8
0x157E	0xF8AD3018  STRH	R3, [SP, #24]
L__doprntout161:
;__Lib_PrintOut.c, 527 :: 		
0x1582	0xF9BD0018  LDRSH	R0, [SP, #24]
0x1586	0xF7FEFE69  BL	__Lib_PrintOut_scale+0
0x158A	0x900D    STR	R0, [SP, #52]
0x158C	0x9A0D    LDR	R2, [SP, #52]
0x158E	0x9805    LDR	R0, [SP, #20]
0x1590	0xF7FEFF6C  BL	__Div_FP+0
0x1594	0xF7FFF8D6  BL	__FloatToUnsignedIntegral+0
0x1598	0x9007    STR	R0, [SP, #28]
;__Lib_PrintOut.c, 528 :: 		
0x159A	0xF04F0300  MOV	R3, #0
0x159E	0x9305    STR	R3, [SP, #20]
;__Lib_PrintOut.c, 529 :: 		
0x15A0	0xE010    B	L__doprntout162
;__Lib_PrintOut.c, 520 :: 		
L___doprntout339:
L___doprntout338:
L___doprntout337:
;__Lib_PrintOut.c, 531 :: 		
0x15A2	0x9805    LDR	R0, [SP, #20]
0x15A4	0xF7FFF8CE  BL	__FloatToUnsignedIntegral+0
0x15A8	0x9007    STR	R0, [SP, #28]
;__Lib_PrintOut.c, 532 :: 		
0x15AA	0x9807    LDR	R0, [SP, #28]
0x15AC	0xF7FFF8EE  BL	__UnsignedIntegralToFloat+0
0x15B0	0x900D    STR	R0, [SP, #52]
0x15B2	0x9A0D    LDR	R2, [SP, #52]
0x15B4	0x9805    LDR	R0, [SP, #20]
0x15B6	0xF7FFF8FF  BL	__Sub_FP+0
0x15BA	0x9005    STR	R0, [SP, #20]
;__Lib_PrintOut.c, 533 :: 		
0x15BC	0x2300    MOVS	R3, #0
0x15BE	0xB21B    SXTH	R3, R3
0x15C0	0xF8AD3018  STRH	R3, [SP, #24]
;__Lib_PrintOut.c, 534 :: 		
L__doprntout162:
;__Lib_PrintOut.c, 535 :: 		
0x15C4	0x2301    MOVS	R3, #1
0x15C6	0xF88D300E  STRB	R3, [SP, #14]
L__doprntout163:
0x15CA	0xF89D300E  LDRB	R3, [SP, #14]
0x15CE	0x2B0A    CMP	R3, #10
0x15D0	0xD00F    BEQ	L__doprntout164
;__Lib_PrintOut.c, 536 :: 		
0x15D2	0xF89D300E  LDRB	R3, [SP, #14]
0x15D6	0x009C    LSLS	R4, R3, #2
0x15D8	0x4BD8    LDR	R3, [PC, #864]
0x15DA	0x191B    ADDS	R3, R3, R4
0x15DC	0x681C    LDR	R4, [R3, #0]
0x15DE	0x9B07    LDR	R3, [SP, #28]
0x15E0	0x42A3    CMP	R3, R4
0x15E2	0xD200    BCS	L__doprntout166
;__Lib_PrintOut.c, 537 :: 		
0x15E4	0xE005    B	L__doprntout164
L__doprntout166:
;__Lib_PrintOut.c, 535 :: 		
0x15E6	0xF89D300E  LDRB	R3, [SP, #14]
0x15EA	0x1C5B    ADDS	R3, R3, #1
0x15EC	0xF88D300E  STRB	R3, [SP, #14]
;__Lib_PrintOut.c, 537 :: 		
0x15F0	0xE7EB    B	L__doprntout163
L__doprntout164:
;__Lib_PrintOut.c, 538 :: 		
0x15F2	0xF89D400E  LDRB	R4, [SP, #14]
0x15F6	0xF9BD300C  LDRSH	R3, [SP, #12]
0x15FA	0x191C    ADDS	R4, R3, R4
0x15FC	0xB224    SXTH	R4, R4
0x15FE	0xF9BD3018  LDRSH	R3, [SP, #24]
0x1602	0x18E4    ADDS	R4, R4, R3
0x1604	0xB224    SXTH	R4, R4
0x1606	0xF9BD3010  LDRSH	R3, [SP, #16]
0x160A	0x1B1B    SUB	R3, R3, R4
0x160C	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_PrintOut.c, 539 :: 		
0x1610	0xF8BD3012  LDRH	R3, [SP, #18]
0x1614	0xF4036300  AND	R3, R3, #2048
0x1618	0xB29B    UXTH	R3, R3
0x161A	0xB91B    CBNZ	R3, L___doprntout341
0x161C	0xF9BD300C  LDRSH	R3, [SP, #12]
0x1620	0xB903    CBNZ	R3, L___doprntout340
0x1622	0xE004    B	L__doprntout169
L___doprntout341:
L___doprntout340:
;__Lib_PrintOut.c, 540 :: 		
0x1624	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1628	0x1E5B    SUBS	R3, R3, #1
0x162A	0xF8AD3010  STRH	R3, [SP, #16]
L__doprntout169:
;__Lib_PrintOut.c, 541 :: 		
0x162E	0xF8BD3012  LDRH	R3, [SP, #18]
0x1632	0xF0030303  AND	R3, R3, #3
0x1636	0xB29B    UXTH	R3, R3
0x1638	0xB123    CBZ	R3, L__doprntout170
;__Lib_PrintOut.c, 542 :: 		
0x163A	0xF9BD3010  LDRSH	R3, [SP, #16]
0x163E	0x1E5B    SUBS	R3, R3, #1
0x1640	0xF8AD3010  STRH	R3, [SP, #16]
L__doprntout170:
;__Lib_PrintOut.c, 543 :: 		
0x1644	0xF8BD3012  LDRH	R3, [SP, #18]
0x1648	0xF0030304  AND	R3, R3, #4
0x164C	0xB29B    UXTH	R3, R3
0x164E	0x2B00    CMP	R3, #0
0x1650	0xD02E    BEQ	L__doprntout171
;__Lib_PrintOut.c, 544 :: 		
0x1652	0xF8BD3012  LDRH	R3, [SP, #18]
0x1656	0xF0030302  AND	R3, R3, #2
0x165A	0xB29B    UXTH	R3, R3
0x165C	0xB18B    CBZ	R3, L__doprntout172
;__Lib_PrintOut.c, 545 :: 		
0x165E	0xF8BD3012  LDRH	R3, [SP, #18]
0x1662	0xF0030301  AND	R3, R3, #1
0x1666	0xB29B    UXTH	R3, R3
0x1668	0xB11B    CBZ	R3, L__doprntout173
0x166A	0x232D    MOVS	R3, #45
0x166C	0xF88D3006  STRB	R3, [SP, #6]
0x1670	0xE002    B	L__doprntout174
L__doprntout173:
0x1672	0x232B    MOVS	R3, #43
0x1674	0xF88D3006  STRB	R3, [SP, #6]
L__doprntout174:
0x1678	0xF89D0006  LDRB	R0, [SP, #6]
0x167C	0x9C0A    LDR	R4, [SP, #40]
0x167E	0x47A0    BLX	R4
0x1680	0xE008    B	L__doprntout175
L__doprntout172:
;__Lib_PrintOut.c, 547 :: 		
0x1682	0xF8BD3012  LDRH	R3, [SP, #18]
0x1686	0xF0030301  AND	R3, R3, #1
0x168A	0xB29B    UXTH	R3, R3
0x168C	0xB113    CBZ	R3, L__doprntout176
;__Lib_PrintOut.c, 548 :: 		
0x168E	0x2020    MOVS	R0, #32
0x1690	0x9C0A    LDR	R4, [SP, #40]
0x1692	0x47A0    BLX	R4
L__doprntout176:
L__doprntout175:
;__Lib_PrintOut.c, 549 :: 		
L__doprntout177:
0x1694	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1698	0x2B00    CMP	R3, #0
0x169A	0xDD08    BLE	L__doprntout178
;__Lib_PrintOut.c, 550 :: 		
0x169C	0x2030    MOVS	R0, #48
0x169E	0x9C0A    LDR	R4, [SP, #40]
0x16A0	0x47A0    BLX	R4
;__Lib_PrintOut.c, 551 :: 		
0x16A2	0xF9BD3010  LDRSH	R3, [SP, #16]
0x16A6	0x1E5B    SUBS	R3, R3, #1
0x16A8	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_PrintOut.c, 552 :: 		
0x16AC	0xE7F2    B	L__doprntout177
L__doprntout178:
;__Lib_PrintOut.c, 553 :: 		
0x16AE	0xE033    B	L__doprntout179
L__doprntout171:
;__Lib_PrintOut.c, 555 :: 		
0x16B0	0xF8BD3012  LDRH	R3, [SP, #18]
0x16B4	0xF0030308  AND	R3, R3, #8
0x16B8	0xB29B    UXTH	R3, R3
0x16BA	0xB963    CBNZ	R3, L__doprntout180
;__Lib_PrintOut.c, 556 :: 		
L__doprntout181:
0x16BC	0xF9BD3010  LDRSH	R3, [SP, #16]
0x16C0	0x2B00    CMP	R3, #0
0x16C2	0xDD08    BLE	L__doprntout182
;__Lib_PrintOut.c, 557 :: 		
0x16C4	0x2020    MOVS	R0, #32
0x16C6	0x9C0A    LDR	R4, [SP, #40]
0x16C8	0x47A0    BLX	R4
;__Lib_PrintOut.c, 558 :: 		
0x16CA	0xF9BD3010  LDRSH	R3, [SP, #16]
0x16CE	0x1E5B    SUBS	R3, R3, #1
0x16D0	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_PrintOut.c, 559 :: 		
0x16D4	0xE7F2    B	L__doprntout181
L__doprntout182:
L__doprntout180:
;__Lib_PrintOut.c, 560 :: 		
0x16D6	0xF8BD3012  LDRH	R3, [SP, #18]
0x16DA	0xF0030302  AND	R3, R3, #2
0x16DE	0xB29B    UXTH	R3, R3
0x16E0	0xB18B    CBZ	R3, L__doprntout183
;__Lib_PrintOut.c, 561 :: 		
0x16E2	0xF8BD3012  LDRH	R3, [SP, #18]
0x16E6	0xF0030301  AND	R3, R3, #1
0x16EA	0xB29B    UXTH	R3, R3
0x16EC	0xB11B    CBZ	R3, L__doprntout184
0x16EE	0x232D    MOVS	R3, #45
0x16F0	0xF88D3007  STRB	R3, [SP, #7]
0x16F4	0xE002    B	L__doprntout185
L__doprntout184:
0x16F6	0x232B    MOVS	R3, #43
0x16F8	0xF88D3007  STRB	R3, [SP, #7]
L__doprntout185:
0x16FC	0xF89D0007  LDRB	R0, [SP, #7]
0x1700	0x9C0A    LDR	R4, [SP, #40]
0x1702	0x47A0    BLX	R4
0x1704	0xE008    B	L__doprntout186
L__doprntout183:
;__Lib_PrintOut.c, 563 :: 		
0x1706	0xF8BD3012  LDRH	R3, [SP, #18]
0x170A	0xF0030301  AND	R3, R3, #1
0x170E	0xB29B    UXTH	R3, R3
0x1710	0xB113    CBZ	R3, L__doprntout187
;__Lib_PrintOut.c, 564 :: 		
0x1712	0x2020    MOVS	R0, #32
0x1714	0x9C0A    LDR	R4, [SP, #40]
0x1716	0x47A0    BLX	R4
L__doprntout187:
L__doprntout186:
;__Lib_PrintOut.c, 565 :: 		
L__doprntout179:
;__Lib_PrintOut.c, 566 :: 		
L__doprntout188:
0x1718	0xF89D400E  LDRB	R4, [SP, #14]
0x171C	0xF89D300E  LDRB	R3, [SP, #14]
0x1720	0x1E5B    SUBS	R3, R3, #1
0x1722	0xF88D300E  STRB	R3, [SP, #14]
0x1726	0xB19C    CBZ	R4, L__doprntout189
;__Lib_PrintOut.c, 567 :: 		
0x1728	0xF89D300E  LDRB	R3, [SP, #14]
0x172C	0x009C    LSLS	R4, R3, #2
0x172E	0x4B83    LDR	R3, [PC, #524]
0x1730	0x191B    ADDS	R3, R3, R4
0x1732	0x681C    LDR	R4, [R3, #0]
0x1734	0x9B07    LDR	R3, [SP, #28]
0x1736	0xFBB3F5F4  UDIV	R5, R3, R4
0x173A	0x240A    MOVS	R4, #10
0x173C	0xFBB5F3F4  UDIV	R3, R5, R4
0x1740	0xFB045313  MLS	R3, R4, R3, R5
0x1744	0xF2030430  ADDW	R4, R3, #48
0x1748	0xB2E0    UXTB	R0, R4
0x174A	0x9C0A    LDR	R4, [SP, #40]
0x174C	0x47A0    BLX	R4
0x174E	0xE7E3    B	L__doprntout188
L__doprntout189:
;__Lib_PrintOut.c, 568 :: 		
L__doprntout190:
0x1750	0xF9BD3018  LDRSH	R3, [SP, #24]
0x1754	0x2B00    CMP	R3, #0
0x1756	0xDD08    BLE	L__doprntout191
;__Lib_PrintOut.c, 569 :: 		
0x1758	0x2030    MOVS	R0, #48
0x175A	0x9C0A    LDR	R4, [SP, #40]
0x175C	0x47A0    BLX	R4
;__Lib_PrintOut.c, 570 :: 		
0x175E	0xF9BD3018  LDRSH	R3, [SP, #24]
0x1762	0x1E5B    SUBS	R3, R3, #1
0x1764	0xF8AD3018  STRH	R3, [SP, #24]
;__Lib_PrintOut.c, 571 :: 		
0x1768	0xE7F2    B	L__doprntout190
L__doprntout191:
;__Lib_PrintOut.c, 572 :: 		
0x176A	0xF9BD300C  LDRSH	R3, [SP, #12]
0x176E	0x2B08    CMP	R3, #8
0x1770	0xDD03    BLE	L__doprntout192
;__Lib_PrintOut.c, 573 :: 		
0x1772	0x2308    MOVS	R3, #8
0x1774	0xF88D300E  STRB	R3, [SP, #14]
0x1778	0xE003    B	L__doprntout193
L__doprntout192:
;__Lib_PrintOut.c, 575 :: 		
0x177A	0xF9BD300C  LDRSH	R3, [SP, #12]
0x177E	0xF88D300E  STRB	R3, [SP, #14]
L__doprntout193:
;__Lib_PrintOut.c, 576 :: 		
0x1782	0xF89D400E  LDRB	R4, [SP, #14]
0x1786	0xF9BD300C  LDRSH	R3, [SP, #12]
0x178A	0x1B1B    SUB	R3, R3, R4
0x178C	0xF8AD300C  STRH	R3, [SP, #12]
;__Lib_PrintOut.c, 577 :: 		
0x1790	0xF89D300E  LDRB	R3, [SP, #14]
0x1794	0xB933    CBNZ	R3, L___doprntout343
0x1796	0xF8BD3012  LDRH	R3, [SP, #18]
0x179A	0xF4036300  AND	R3, R3, #2048
0x179E	0xB29B    UXTH	R3, R3
0x17A0	0xB903    CBNZ	R3, L___doprntout342
0x17A2	0xE002    B	L__doprntout196
L___doprntout343:
L___doprntout342:
;__Lib_PrintOut.c, 578 :: 		
0x17A4	0x202E    MOVS	R0, #46
0x17A6	0x9C0A    LDR	R4, [SP, #40]
0x17A8	0x47A0    BLX	R4
L__doprntout196:
;__Lib_PrintOut.c, 580 :: 		
0x17AA	0xF89D000E  LDRB	R0, [SP, #14]
0x17AE	0xF7FEFD55  BL	__Lib_PrintOut_scale+0
0x17B2	0x9A05    LDR	R2, [SP, #20]
0x17B4	0xF7FEFCFE  BL	__Mul_FP+0
0x17B8	0xF7FEFCDA  BL	__FloatToSignedIntegral+0
0x17BC	0x9007    STR	R0, [SP, #28]
;__Lib_PrintOut.c, 581 :: 		
L__doprntout197:
0x17BE	0xF89D300E  LDRB	R3, [SP, #14]
0x17C2	0xB1BB    CBZ	R3, L__doprntout198
;__Lib_PrintOut.c, 582 :: 		
0x17C4	0xF89D300E  LDRB	R3, [SP, #14]
0x17C8	0x1E5B    SUBS	R3, R3, #1
0x17CA	0xB2DB    UXTB	R3, R3
0x17CC	0xF88D300E  STRB	R3, [SP, #14]
0x17D0	0x009C    LSLS	R4, R3, #2
0x17D2	0x4B5A    LDR	R3, [PC, #360]
0x17D4	0x191B    ADDS	R3, R3, R4
0x17D6	0x681C    LDR	R4, [R3, #0]
0x17D8	0x9B07    LDR	R3, [SP, #28]
0x17DA	0xFBB3F5F4  UDIV	R5, R3, R4
0x17DE	0x240A    MOVS	R4, #10
0x17E0	0xFBB5F3F4  UDIV	R3, R5, R4
0x17E4	0xFB045313  MLS	R3, R4, R3, R5
0x17E8	0xF2030430  ADDW	R4, R3, #48
0x17EC	0xB2E0    UXTB	R0, R4
0x17EE	0x9C0A    LDR	R4, [SP, #40]
0x17F0	0x47A0    BLX	R4
0x17F2	0xE7E4    B	L__doprntout197
L__doprntout198:
;__Lib_PrintOut.c, 584 :: 		
L__doprntout199:
0x17F4	0xF9BD300C  LDRSH	R3, [SP, #12]
0x17F8	0xB143    CBZ	R3, L__doprntout200
;__Lib_PrintOut.c, 585 :: 		
0x17FA	0x2030    MOVS	R0, #48
0x17FC	0x9C0A    LDR	R4, [SP, #40]
0x17FE	0x47A0    BLX	R4
;__Lib_PrintOut.c, 586 :: 		
0x1800	0xF9BD300C  LDRSH	R3, [SP, #12]
0x1804	0x1E5B    SUBS	R3, R3, #1
0x1806	0xF8AD300C  STRH	R3, [SP, #12]
;__Lib_PrintOut.c, 587 :: 		
0x180A	0xE7F3    B	L__doprntout199
L__doprntout200:
;__Lib_PrintOut.c, 588 :: 		
0x180C	0xF8BD3012  LDRH	R3, [SP, #18]
0x1810	0xF0030308  AND	R3, R3, #8
0x1814	0xB29B    UXTH	R3, R3
0x1816	0xB173    CBZ	R3, L___doprntout345
0x1818	0xF9BD3010  LDRSH	R3, [SP, #16]
0x181C	0x2B00    CMP	R3, #0
0x181E	0xDD0A    BLE	L___doprntout344
L___doprntout302:
;__Lib_PrintOut.c, 589 :: 		
L__doprntout204:
;__Lib_PrintOut.c, 590 :: 		
0x1820	0x2020    MOVS	R0, #32
0x1822	0x9C0A    LDR	R4, [SP, #40]
0x1824	0x47A0    BLX	R4
;__Lib_PrintOut.c, 591 :: 		
0x1826	0xF9BD3010  LDRSH	R3, [SP, #16]
0x182A	0x1E5B    SUBS	R3, R3, #1
0x182C	0xB21B    SXTH	R3, R3
0x182E	0xF8AD3010  STRH	R3, [SP, #16]
0x1832	0x2B00    CMP	R3, #0
0x1834	0xD1F4    BNE	L__doprntout204
;__Lib_PrintOut.c, 588 :: 		
L___doprntout345:
L___doprntout344:
;__Lib_PrintOut.c, 592 :: 		
0x1836	0xF7FFB959  B	L__doprntout10
;__Lib_PrintOut.c, 593 :: 		
L__doprntout72:
;__Lib_PrintOut.c, 595 :: 		
0x183A	0xF8BD3012  LDRH	R3, [SP, #18]
0x183E	0xF00303C0  AND	R3, R3, #192
0x1842	0xB29B    UXTH	R3, R3
0x1844	0xBB13    CBNZ	R3, L__doprntout207
;__Lib_PrintOut.c, 597 :: 		
0x1846	0xF8BD3012  LDRH	R3, [SP, #18]
0x184A	0xF0030310  AND	R3, R3, #16
0x184E	0xB29B    UXTH	R3, R3
0x1850	0xB13B    CBZ	R3, L__doprntout208
;__Lib_PrintOut.c, 598 :: 		
0x1852	0x9B0C    LDR	R3, [SP, #48]
0x1854	0x681D    LDR	R5, [R3, #0]
0x1856	0x1D2C    ADDS	R4, R5, #4
0x1858	0x9B0C    LDR	R3, [SP, #48]
0x185A	0x601C    STR	R4, [R3, #0]
0x185C	0x682B    LDR	R3, [R5, #0]
0x185E	0x9307    STR	R3, [SP, #28]
0x1860	0xE007    B	L__doprntout209
L__doprntout208:
;__Lib_PrintOut.c, 601 :: 		
0x1862	0x9B0C    LDR	R3, [SP, #48]
0x1864	0x681D    LDR	R5, [R3, #0]
0x1866	0x1D2C    ADDS	R4, R5, #4
0x1868	0x9B0C    LDR	R3, [SP, #48]
0x186A	0x601C    STR	R4, [R3, #0]
0x186C	0xF9B53000  LDRSH	R3, [R5, #0]
0x1870	0x9307    STR	R3, [SP, #28]
L__doprntout209:
;__Lib_PrintOut.c, 602 :: 		
0x1872	0x9B07    LDR	R3, [SP, #28]
0x1874	0x2B00    CMP	R3, #0
0x1876	0xDA08    BGE	L__doprntout210
;__Lib_PrintOut.c, 603 :: 		
0x1878	0xF8BD3012  LDRH	R3, [SP, #18]
0x187C	0xF0430303  ORR	R3, R3, #3
0x1880	0xF8AD3012  STRH	R3, [SP, #18]
;__Lib_PrintOut.c, 604 :: 		
0x1884	0x9B07    LDR	R3, [SP, #28]
0x1886	0x425B    RSBS	R3, R3, #0
0x1888	0x9307    STR	R3, [SP, #28]
;__Lib_PrintOut.c, 605 :: 		
L__doprntout210:
;__Lib_PrintOut.c, 606 :: 		
0x188A	0xE014    B	L__doprntout211
L__doprntout207:
;__Lib_PrintOut.c, 609 :: 		
0x188C	0xF8BD3012  LDRH	R3, [SP, #18]
0x1890	0xF0030310  AND	R3, R3, #16
0x1894	0xB29B    UXTH	R3, R3
0x1896	0xB13B    CBZ	R3, L__doprntout212
;__Lib_PrintOut.c, 610 :: 		
0x1898	0x9B0C    LDR	R3, [SP, #48]
0x189A	0x681D    LDR	R5, [R3, #0]
0x189C	0x1D2C    ADDS	R4, R5, #4
0x189E	0x9B0C    LDR	R3, [SP, #48]
0x18A0	0x601C    STR	R4, [R3, #0]
0x18A2	0x682B    LDR	R3, [R5, #0]
0x18A4	0x9307    STR	R3, [SP, #28]
0x18A6	0xE006    B	L__doprntout213
L__doprntout212:
;__Lib_PrintOut.c, 613 :: 		
0x18A8	0x9B0C    LDR	R3, [SP, #48]
0x18AA	0x681D    LDR	R5, [R3, #0]
0x18AC	0x1D2C    ADDS	R4, R5, #4
0x18AE	0x9B0C    LDR	R3, [SP, #48]
0x18B0	0x601C    STR	R4, [R3, #0]
0x18B2	0x882B    LDRH	R3, [R5, #0]
0x18B4	0x9307    STR	R3, [SP, #28]
L__doprntout213:
;__Lib_PrintOut.c, 614 :: 		
L__doprntout211:
;__Lib_PrintOut.c, 615 :: 		
0x18B6	0xF9BD300C  LDRSH	R3, [SP, #12]
0x18BA	0xB933    CBNZ	R3, L___doprntout347
0x18BC	0x9B07    LDR	R3, [SP, #28]
0x18BE	0xB923    CBNZ	R3, L___doprntout346
L___doprntout301:
;__Lib_PrintOut.c, 616 :: 		
0x18C0	0xF9BD300C  LDRSH	R3, [SP, #12]
0x18C4	0x1C5B    ADDS	R3, R3, #1
0x18C6	0xF8AD300C  STRH	R3, [SP, #12]
;__Lib_PrintOut.c, 615 :: 		
L___doprntout347:
L___doprntout346:
;__Lib_PrintOut.c, 617 :: 		
0x18CA	0xF8BD3012  LDRH	R3, [SP, #18]
0x18CE	0xF00303C0  AND	R3, R3, #192
0x18D2	0xB2DD    UXTB	R5, R3
0x18D4	0xE04E    B	L__doprntout217
;__Lib_PrintOut.c, 618 :: 		
L__doprntout219:
;__Lib_PrintOut.c, 619 :: 		
L__doprntout220:
;__Lib_PrintOut.c, 620 :: 		
0x18D6	0x2301    MOVS	R3, #1
0x18D8	0xF88D300E  STRB	R3, [SP, #14]
L__doprntout221:
0x18DC	0xF89D300E  LDRB	R3, [SP, #14]
0x18E0	0x2B0A    CMP	R3, #10
0x18E2	0xD00F    BEQ	L__doprntout222
;__Lib_PrintOut.c, 621 :: 		
0x18E4	0xF89D300E  LDRB	R3, [SP, #14]
0x18E8	0x009C    LSLS	R4, R3, #2
0x18EA	0x4B14    LDR	R3, [PC, #80]
0x18EC	0x191B    ADDS	R3, R3, R4
0x18EE	0x681C    LDR	R4, [R3, #0]
0x18F0	0x9B07    LDR	R3, [SP, #28]
0x18F2	0x42A3    CMP	R3, R4
0x18F4	0xD200    BCS	L__doprntout224
;__Lib_PrintOut.c, 622 :: 		
0x18F6	0xE005    B	L__doprntout222
L__doprntout224:
;__Lib_PrintOut.c, 620 :: 		
0x18F8	0xF89D300E  LDRB	R3, [SP, #14]
0x18FC	0x1C5B    ADDS	R3, R3, #1
0x18FE	0xF88D300E  STRB	R3, [SP, #14]
;__Lib_PrintOut.c, 622 :: 		
0x1902	0xE7EB    B	L__doprntout221
L__doprntout222:
;__Lib_PrintOut.c, 623 :: 		
0x1904	0xE03E    B	L__doprntout218
;__Lib_PrintOut.c, 625 :: 		
L__doprntout225:
;__Lib_PrintOut.c, 626 :: 		
0x1906	0x2301    MOVS	R3, #1
0x1908	0xF88D300E  STRB	R3, [SP, #14]
L__doprntout226:
0x190C	0xF89D300E  LDRB	R3, [SP, #14]
0x1910	0x2B08    CMP	R3, #8
0x1912	0xD00F    BEQ	L__doprntout227
;__Lib_PrintOut.c, 627 :: 		
0x1914	0xF89D300E  LDRB	R3, [SP, #14]
0x1918	0x009C    LSLS	R4, R3, #2
0x191A	0x4B09    LDR	R3, [PC, #36]
0x191C	0x191B    ADDS	R3, R3, R4
0x191E	0x681C    LDR	R4, [R3, #0]
0x1920	0x9B07    LDR	R3, [SP, #28]
0x1922	0x42A3    CMP	R3, R4
0x1924	0xD200    BCS	L__doprntout229
;__Lib_PrintOut.c, 628 :: 		
0x1926	0xE005    B	L__doprntout227
L__doprntout229:
;__Lib_PrintOut.c, 626 :: 		
0x1928	0xF89D300E  LDRB	R3, [SP, #14]
0x192C	0x1C5B    ADDS	R3, R3, #1
0x192E	0xF88D300E  STRB	R3, [SP, #14]
;__Lib_PrintOut.c, 628 :: 		
0x1932	0xE7EB    B	L__doprntout226
L__doprntout227:
;__Lib_PrintOut.c, 629 :: 		
0x1934	0xE026    B	L__doprntout218
0x1936	0xE005    B	#10
0x1938	0x705F4089  	#1082749023
0x193C	0x4D380000  	__Lib_PrintOut_dpowers+0
0x1940	0x4E780000  	__Lib_PrintOut_hexpowers+0
;__Lib_PrintOut.c, 631 :: 		
L__doprntout230:
;__Lib_PrintOut.c, 632 :: 		
0x1944	0x2301    MOVS	R3, #1
0x1946	0xF88D300E  STRB	R3, [SP, #14]
L__doprntout231:
0x194A	0xF89D300E  LDRB	R3, [SP, #14]
0x194E	0x2B0C    CMP	R3, #12
0x1950	0xD00F    BEQ	L__doprntout232
;__Lib_PrintOut.c, 633 :: 		
0x1952	0xF89D300E  LDRB	R3, [SP, #14]
0x1956	0x009C    LSLS	R4, R3, #2
0x1958	0x4BD8    LDR	R3, [PC, #864]
0x195A	0x191B    ADDS	R3, R3, R4
0x195C	0x681C    LDR	R4, [R3, #0]
0x195E	0x9B07    LDR	R3, [SP, #28]
0x1960	0x42A3    CMP	R3, R4
0x1962	0xD200    BCS	L__doprntout234
;__Lib_PrintOut.c, 634 :: 		
0x1964	0xE005    B	L__doprntout232
L__doprntout234:
;__Lib_PrintOut.c, 632 :: 		
0x1966	0xF89D300E  LDRB	R3, [SP, #14]
0x196A	0x1C5B    ADDS	R3, R3, #1
0x196C	0xF88D300E  STRB	R3, [SP, #14]
;__Lib_PrintOut.c, 634 :: 		
0x1970	0xE7EB    B	L__doprntout231
L__doprntout232:
;__Lib_PrintOut.c, 635 :: 		
0x1972	0xE007    B	L__doprntout218
;__Lib_PrintOut.c, 636 :: 		
L__doprntout217:
0x1974	0x2D00    CMP	R5, #0
0x1976	0xD0AE    BEQ	L__doprntout219
0x1978	0x2DC0    CMP	R5, #192
0x197A	0xD0AC    BEQ	L__doprntout220
0x197C	0x2D80    CMP	R5, #128
0x197E	0xD0C2    BEQ	L__doprntout225
0x1980	0x2D40    CMP	R5, #64
0x1982	0xD0DF    BEQ	L__doprntout230
L__doprntout218:
;__Lib_PrintOut.c, 637 :: 		
0x1984	0xF9BD400C  LDRSH	R4, [SP, #12]
0x1988	0xF89D300E  LDRB	R3, [SP, #14]
0x198C	0x42A3    CMP	R3, R4
0x198E	0xDA04    BGE	L__doprntout235
;__Lib_PrintOut.c, 638 :: 		
0x1990	0xF9BD300C  LDRSH	R3, [SP, #12]
0x1994	0xF88D300E  STRB	R3, [SP, #14]
0x1998	0xE009    B	L__doprntout236
L__doprntout235:
;__Lib_PrintOut.c, 640 :: 		
0x199A	0xF89D400E  LDRB	R4, [SP, #14]
0x199E	0xF9BD300C  LDRSH	R3, [SP, #12]
0x19A2	0x42A3    CMP	R3, R4
0x19A4	0xDA03    BGE	L__doprntout237
;__Lib_PrintOut.c, 641 :: 		
0x19A6	0xF89D300E  LDRB	R3, [SP, #14]
0x19AA	0xF8AD300C  STRH	R3, [SP, #12]
L__doprntout237:
L__doprntout236:
;__Lib_PrintOut.c, 642 :: 		
0x19AE	0xF9BD3010  LDRSH	R3, [SP, #16]
0x19B2	0xB153    CBZ	R3, L___doprntout349
0x19B4	0xF8BD3012  LDRH	R3, [SP, #18]
0x19B8	0xF0030303  AND	R3, R3, #3
0x19BC	0xB29B    UXTH	R3, R3
0x19BE	0xB123    CBZ	R3, L___doprntout348
L___doprntout300:
;__Lib_PrintOut.c, 643 :: 		
0x19C0	0xF9BD3010  LDRSH	R3, [SP, #16]
0x19C4	0x1E5B    SUBS	R3, R3, #1
0x19C6	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_PrintOut.c, 642 :: 		
L___doprntout349:
L___doprntout348:
;__Lib_PrintOut.c, 644 :: 		
0x19CA	0xF9BD400C  LDRSH	R4, [SP, #12]
0x19CE	0xF9BD3010  LDRSH	R3, [SP, #16]
0x19D2	0x42A3    CMP	R3, R4
0x19D4	0xDD07    BLE	L__doprntout241
;__Lib_PrintOut.c, 645 :: 		
0x19D6	0xF9BD400C  LDRSH	R4, [SP, #12]
0x19DA	0xF9BD3010  LDRSH	R3, [SP, #16]
0x19DE	0x1B1B    SUB	R3, R3, R4
0x19E0	0xF8AD3010  STRH	R3, [SP, #16]
0x19E4	0xE003    B	L__doprntout242
L__doprntout241:
;__Lib_PrintOut.c, 647 :: 		
0x19E6	0x2300    MOVS	R3, #0
0x19E8	0xB21B    SXTH	R3, R3
0x19EA	0xF8AD3010  STRH	R3, [SP, #16]
L__doprntout242:
;__Lib_PrintOut.c, 648 :: 		
0x19EE	0xF8BD4012  LDRH	R4, [SP, #18]
0x19F2	0xF64003C4  MOVW	R3, #2244
0x19F6	0xEA040303  AND	R3, R4, R3, LSL #0
0x19FA	0xB29B    UXTH	R3, R3
0x19FC	0xF5B36F04  CMP	R3, #2112
0x1A00	0xD108    BNE	L__doprntout243
;__Lib_PrintOut.c, 649 :: 		
0x1A02	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1A06	0xB123    CBZ	R3, L__doprntout244
;__Lib_PrintOut.c, 650 :: 		
0x1A08	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1A0C	0x1E5B    SUBS	R3, R3, #1
0x1A0E	0xF8AD3010  STRH	R3, [SP, #16]
L__doprntout244:
;__Lib_PrintOut.c, 651 :: 		
0x1A12	0xE015    B	L__doprntout245
L__doprntout243:
;__Lib_PrintOut.c, 653 :: 		
0x1A14	0xF8BD3012  LDRH	R3, [SP, #18]
0x1A18	0xF403630C  AND	R3, R3, #2240
0x1A1C	0xB29B    UXTH	R3, R3
0x1A1E	0xF5B36F08  CMP	R3, #2176
0x1A22	0xD10D    BNE	L__doprntout246
;__Lib_PrintOut.c, 654 :: 		
0x1A24	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1A28	0x2B02    CMP	R3, #2
0x1A2A	0xDD05    BLE	L__doprntout247
;__Lib_PrintOut.c, 655 :: 		
0x1A2C	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1A30	0x1E9B    SUBS	R3, R3, #2
0x1A32	0xF8AD3010  STRH	R3, [SP, #16]
0x1A36	0xE003    B	L__doprntout248
L__doprntout247:
;__Lib_PrintOut.c, 657 :: 		
0x1A38	0x2300    MOVS	R3, #0
0x1A3A	0xB21B    SXTH	R3, R3
0x1A3C	0xF8AD3010  STRH	R3, [SP, #16]
L__doprntout248:
;__Lib_PrintOut.c, 658 :: 		
L__doprntout246:
L__doprntout245:
;__Lib_PrintOut.c, 659 :: 		
0x1A40	0xF8BD3012  LDRH	R3, [SP, #18]
0x1A44	0xF0030304  AND	R3, R3, #4
0x1A48	0xB29B    UXTH	R3, R3
0x1A4A	0x2B00    CMP	R3, #0
0x1A4C	0xD04C    BEQ	L__doprntout249
;__Lib_PrintOut.c, 660 :: 		
0x1A4E	0xF8BD3012  LDRH	R3, [SP, #18]
0x1A52	0xF0030302  AND	R3, R3, #2
0x1A56	0xB29B    UXTH	R3, R3
0x1A58	0xB18B    CBZ	R3, L__doprntout250
;__Lib_PrintOut.c, 661 :: 		
0x1A5A	0xF8BD3012  LDRH	R3, [SP, #18]
0x1A5E	0xF0030301  AND	R3, R3, #1
0x1A62	0xB29B    UXTH	R3, R3
0x1A64	0xB11B    CBZ	R3, L__doprntout251
0x1A66	0x232D    MOVS	R3, #45
0x1A68	0xF88D3008  STRB	R3, [SP, #8]
0x1A6C	0xE002    B	L__doprntout252
L__doprntout251:
0x1A6E	0x232B    MOVS	R3, #43
0x1A70	0xF88D3008  STRB	R3, [SP, #8]
L__doprntout252:
0x1A74	0xF89D0008  LDRB	R0, [SP, #8]
0x1A78	0x9C0A    LDR	R4, [SP, #40]
0x1A7A	0x47A0    BLX	R4
0x1A7C	0xE025    B	L__doprntout253
L__doprntout250:
;__Lib_PrintOut.c, 663 :: 		
0x1A7E	0xF8BD3012  LDRH	R3, [SP, #18]
0x1A82	0xF0030301  AND	R3, R3, #1
0x1A86	0xB29B    UXTH	R3, R3
0x1A88	0xB11B    CBZ	R3, L__doprntout254
;__Lib_PrintOut.c, 664 :: 		
0x1A8A	0x2020    MOVS	R0, #32
0x1A8C	0x9C0A    LDR	R4, [SP, #40]
0x1A8E	0x47A0    BLX	R4
0x1A90	0xE01B    B	L__doprntout255
L__doprntout254:
;__Lib_PrintOut.c, 666 :: 		
0x1A92	0xF8BD3012  LDRH	R3, [SP, #18]
0x1A96	0xF403630C  AND	R3, R3, #2240
0x1A9A	0xB29B    UXTH	R3, R3
0x1A9C	0xF5B36F08  CMP	R3, #2176
0x1AA0	0xD113    BNE	L__doprntout256
;__Lib_PrintOut.c, 667 :: 		
0x1AA2	0x2030    MOVS	R0, #48
0x1AA4	0x9C0A    LDR	R4, [SP, #40]
0x1AA6	0x47A0    BLX	R4
;__Lib_PrintOut.c, 668 :: 		
0x1AA8	0xF8BD3012  LDRH	R3, [SP, #18]
0x1AAC	0xF0030320  AND	R3, R3, #32
0x1AB0	0xB29B    UXTH	R3, R3
0x1AB2	0xB11B    CBZ	R3, L__doprntout257
0x1AB4	0x2358    MOVS	R3, #88
0x1AB6	0xF88D3009  STRB	R3, [SP, #9]
0x1ABA	0xE002    B	L__doprntout258
L__doprntout257:
0x1ABC	0x2378    MOVS	R3, #120
0x1ABE	0xF88D3009  STRB	R3, [SP, #9]
L__doprntout258:
0x1AC2	0xF89D0009  LDRB	R0, [SP, #9]
0x1AC6	0x9C0A    LDR	R4, [SP, #40]
0x1AC8	0x47A0    BLX	R4
;__Lib_PrintOut.c, 669 :: 		
L__doprntout256:
L__doprntout255:
L__doprntout253:
;__Lib_PrintOut.c, 670 :: 		
0x1ACA	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1ACE	0xB153    CBZ	R3, L__doprntout259
;__Lib_PrintOut.c, 671 :: 		
L__doprntout260:
;__Lib_PrintOut.c, 672 :: 		
0x1AD0	0x2030    MOVS	R0, #48
0x1AD2	0x9C0A    LDR	R4, [SP, #40]
0x1AD4	0x47A0    BLX	R4
;__Lib_PrintOut.c, 673 :: 		
0x1AD6	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1ADA	0x1E5B    SUBS	R3, R3, #1
0x1ADC	0xB21B    SXTH	R3, R3
0x1ADE	0xF8AD3010  STRH	R3, [SP, #16]
0x1AE2	0x2B00    CMP	R3, #0
0x1AE4	0xD1F4    BNE	L__doprntout260
L__doprntout259:
;__Lib_PrintOut.c, 674 :: 		
0x1AE6	0xE05C    B	L__doprntout263
L__doprntout249:
;__Lib_PrintOut.c, 676 :: 		
0x1AE8	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1AEC	0xB183    CBZ	R3, L___doprntout351
0x1AEE	0xF8BD3012  LDRH	R3, [SP, #18]
0x1AF2	0xF0030308  AND	R3, R3, #8
0x1AF6	0xB29B    UXTH	R3, R3
0x1AF8	0xB953    CBNZ	R3, L___doprntout350
L___doprntout299:
;__Lib_PrintOut.c, 677 :: 		
L__doprntout267:
;__Lib_PrintOut.c, 678 :: 		
0x1AFA	0x2020    MOVS	R0, #32
0x1AFC	0x9C0A    LDR	R4, [SP, #40]
0x1AFE	0x47A0    BLX	R4
;__Lib_PrintOut.c, 679 :: 		
0x1B00	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1B04	0x1E5B    SUBS	R3, R3, #1
0x1B06	0xB21B    SXTH	R3, R3
0x1B08	0xF8AD3010  STRH	R3, [SP, #16]
0x1B0C	0x2B00    CMP	R3, #0
0x1B0E	0xD1F4    BNE	L__doprntout267
;__Lib_PrintOut.c, 676 :: 		
L___doprntout351:
L___doprntout350:
;__Lib_PrintOut.c, 680 :: 		
0x1B10	0xF8BD3012  LDRH	R3, [SP, #18]
0x1B14	0xF0030302  AND	R3, R3, #2
0x1B18	0xB29B    UXTH	R3, R3
0x1B1A	0xB18B    CBZ	R3, L__doprntout270
;__Lib_PrintOut.c, 681 :: 		
0x1B1C	0xF8BD3012  LDRH	R3, [SP, #18]
0x1B20	0xF0030301  AND	R3, R3, #1
0x1B24	0xB29B    UXTH	R3, R3
0x1B26	0xB11B    CBZ	R3, L__doprntout271
0x1B28	0x232D    MOVS	R3, #45
0x1B2A	0xF88D300A  STRB	R3, [SP, #10]
0x1B2E	0xE002    B	L__doprntout272
L__doprntout271:
0x1B30	0x232B    MOVS	R3, #43
0x1B32	0xF88D300A  STRB	R3, [SP, #10]
L__doprntout272:
0x1B36	0xF89D000A  LDRB	R0, [SP, #10]
0x1B3A	0x9C0A    LDR	R4, [SP, #40]
0x1B3C	0x47A0    BLX	R4
0x1B3E	0xE008    B	L__doprntout273
L__doprntout270:
;__Lib_PrintOut.c, 683 :: 		
0x1B40	0xF8BD3012  LDRH	R3, [SP, #18]
0x1B44	0xF0030301  AND	R3, R3, #1
0x1B48	0xB29B    UXTH	R3, R3
0x1B4A	0xB113    CBZ	R3, L__doprntout274
;__Lib_PrintOut.c, 684 :: 		
0x1B4C	0x2020    MOVS	R0, #32
0x1B4E	0x9C0A    LDR	R4, [SP, #40]
0x1B50	0x47A0    BLX	R4
L__doprntout274:
L__doprntout273:
;__Lib_PrintOut.c, 685 :: 		
0x1B52	0xF8BD3012  LDRH	R3, [SP, #18]
0x1B56	0xF403630C  AND	R3, R3, #2240
0x1B5A	0xB29B    UXTH	R3, R3
0x1B5C	0xF5B36F04  CMP	R3, #2112
0x1B60	0xD103    BNE	L__doprntout275
;__Lib_PrintOut.c, 686 :: 		
0x1B62	0x2030    MOVS	R0, #48
0x1B64	0x9C0A    LDR	R4, [SP, #40]
0x1B66	0x47A0    BLX	R4
0x1B68	0xE01B    B	L__doprntout276
L__doprntout275:
;__Lib_PrintOut.c, 688 :: 		
0x1B6A	0xF8BD3012  LDRH	R3, [SP, #18]
0x1B6E	0xF403630C  AND	R3, R3, #2240
0x1B72	0xB29B    UXTH	R3, R3
0x1B74	0xF5B36F08  CMP	R3, #2176
0x1B78	0xD113    BNE	L__doprntout277
;__Lib_PrintOut.c, 689 :: 		
0x1B7A	0x2030    MOVS	R0, #48
0x1B7C	0x9C0A    LDR	R4, [SP, #40]
0x1B7E	0x47A0    BLX	R4
;__Lib_PrintOut.c, 690 :: 		
0x1B80	0xF8BD3012  LDRH	R3, [SP, #18]
0x1B84	0xF0030320  AND	R3, R3, #32
0x1B88	0xB29B    UXTH	R3, R3
0x1B8A	0xB11B    CBZ	R3, L__doprntout278
0x1B8C	0x2358    MOVS	R3, #88
0x1B8E	0xF88D300B  STRB	R3, [SP, #11]
0x1B92	0xE002    B	L__doprntout279
L__doprntout278:
0x1B94	0x2378    MOVS	R3, #120
0x1B96	0xF88D300B  STRB	R3, [SP, #11]
L__doprntout279:
0x1B9A	0xF89D000B  LDRB	R0, [SP, #11]
0x1B9E	0x9C0A    LDR	R4, [SP, #40]
0x1BA0	0x47A0    BLX	R4
;__Lib_PrintOut.c, 691 :: 		
L__doprntout277:
L__doprntout276:
;__Lib_PrintOut.c, 692 :: 		
L__doprntout263:
;__Lib_PrintOut.c, 693 :: 		
L__doprntout280:
0x1BA2	0xF89D400E  LDRB	R4, [SP, #14]
0x1BA6	0xF9BD300C  LDRSH	R3, [SP, #12]
0x1BAA	0x42A3    CMP	R3, R4
0x1BAC	0xDD03    BLE	L__doprntout281
;__Lib_PrintOut.c, 694 :: 		
0x1BAE	0x2030    MOVS	R0, #48
0x1BB0	0x9C0A    LDR	R4, [SP, #40]
0x1BB2	0x47A0    BLX	R4
0x1BB4	0xE7F5    B	L__doprntout280
L__doprntout281:
;__Lib_PrintOut.c, 695 :: 		
L__doprntout282:
0x1BB6	0xF9BD400C  LDRSH	R4, [SP, #12]
0x1BBA	0xF9BD300C  LDRSH	R3, [SP, #12]
0x1BBE	0x1E5B    SUBS	R3, R3, #1
0x1BC0	0xF8AD300C  STRH	R3, [SP, #12]
0x1BC4	0x2C00    CMP	R4, #0
0x1BC6	0xF000805C  BEQ	L__doprntout283
;__Lib_PrintOut.c, 696 :: 		
0x1BCA	0xF8BD3012  LDRH	R3, [SP, #18]
0x1BCE	0xF00303C0  AND	R3, R3, #192
0x1BD2	0xB2DE    UXTB	R6, R3
0x1BD4	0xE048    B	L__doprntout284
;__Lib_PrintOut.c, 697 :: 		
L__doprntout286:
;__Lib_PrintOut.c, 698 :: 		
L__doprntout287:
;__Lib_PrintOut.c, 699 :: 		
0x1BD6	0xF9BD300C  LDRSH	R3, [SP, #12]
0x1BDA	0x009C    LSLS	R4, R3, #2
0x1BDC	0x4B38    LDR	R3, [PC, #224]
0x1BDE	0x191B    ADDS	R3, R3, R4
0x1BE0	0x681C    LDR	R4, [R3, #0]
0x1BE2	0x9B07    LDR	R3, [SP, #28]
0x1BE4	0xFBB3F5F4  UDIV	R5, R3, R4
0x1BE8	0x240A    MOVS	R4, #10
0x1BEA	0xFBB5F3F4  UDIV	R3, R5, R4
0x1BEE	0xFB045313  MLS	R3, R4, R3, R5
0x1BF2	0x3330    ADDS	R3, #48
0x1BF4	0xF88D300E  STRB	R3, [SP, #14]
;__Lib_PrintOut.c, 700 :: 		
0x1BF8	0xE03E    B	L__doprntout285
;__Lib_PrintOut.c, 702 :: 		
L__doprntout288:
;__Lib_PrintOut.c, 703 :: 		
0x1BFA	0xF8BD3012  LDRH	R3, [SP, #18]
0x1BFE	0xF0030320  AND	R3, R3, #32
0x1C02	0xB29B    UXTH	R3, R3
0x1C04	0xB183    CBZ	R3, L__doprntout289
;__Lib_PrintOut.c, 704 :: 		
0x1C06	0xF9BD300C  LDRSH	R3, [SP, #12]
0x1C0A	0x009C    LSLS	R4, R3, #2
0x1C0C	0x4B2D    LDR	R3, [PC, #180]
0x1C0E	0x191B    ADDS	R3, R3, R4
0x1C10	0x681C    LDR	R4, [R3, #0]
0x1C12	0x9B07    LDR	R3, [SP, #28]
0x1C14	0xFBB3F3F4  UDIV	R3, R3, R4
0x1C18	0xF003040F  AND	R4, R3, #15
0x1C1C	0x4B2A    LDR	R3, [PC, #168]
0x1C1E	0x191B    ADDS	R3, R3, R4
0x1C20	0x781B    LDRB	R3, [R3, #0]
0x1C22	0xF88D300E  STRB	R3, [SP, #14]
0x1C26	0xE00F    B	L__doprntout290
L__doprntout289:
;__Lib_PrintOut.c, 706 :: 		
0x1C28	0xF9BD300C  LDRSH	R3, [SP, #12]
0x1C2C	0x009C    LSLS	R4, R3, #2
0x1C2E	0x4B25    LDR	R3, [PC, #148]
0x1C30	0x191B    ADDS	R3, R3, R4
0x1C32	0x681C    LDR	R4, [R3, #0]
0x1C34	0x9B07    LDR	R3, [SP, #28]
0x1C36	0xFBB3F3F4  UDIV	R3, R3, R4
0x1C3A	0xF003040F  AND	R4, R3, #15
0x1C3E	0x4B23    LDR	R3, [PC, #140]
0x1C40	0x191B    ADDS	R3, R3, R4
0x1C42	0x781B    LDRB	R3, [R3, #0]
0x1C44	0xF88D300E  STRB	R3, [SP, #14]
L__doprntout290:
;__Lib_PrintOut.c, 707 :: 		
0x1C48	0xE016    B	L__doprntout285
;__Lib_PrintOut.c, 709 :: 		
L__doprntout291:
;__Lib_PrintOut.c, 710 :: 		
0x1C4A	0xF9BD300C  LDRSH	R3, [SP, #12]
0x1C4E	0x009C    LSLS	R4, R3, #2
0x1C50	0x4B1A    LDR	R3, [PC, #104]
0x1C52	0x191B    ADDS	R3, R3, R4
0x1C54	0x681C    LDR	R4, [R3, #0]
0x1C56	0x9B07    LDR	R3, [SP, #28]
0x1C58	0xFBB3F3F4  UDIV	R3, R3, R4
0x1C5C	0xF0030307  AND	R3, R3, #7
0x1C60	0x3330    ADDS	R3, #48
0x1C62	0xF88D300E  STRB	R3, [SP, #14]
;__Lib_PrintOut.c, 711 :: 		
0x1C66	0xE007    B	L__doprntout285
;__Lib_PrintOut.c, 712 :: 		
L__doprntout284:
0x1C68	0x2E00    CMP	R6, #0
0x1C6A	0xD0B4    BEQ	L__doprntout286
0x1C6C	0x2EC0    CMP	R6, #192
0x1C6E	0xD0B2    BEQ	L__doprntout287
0x1C70	0x2E80    CMP	R6, #128
0x1C72	0xD0C2    BEQ	L__doprntout288
0x1C74	0x2E40    CMP	R6, #64
0x1C76	0xD0E8    BEQ	L__doprntout291
L__doprntout285:
;__Lib_PrintOut.c, 713 :: 		
0x1C78	0xF89D000E  LDRB	R0, [SP, #14]
0x1C7C	0x9C0A    LDR	R4, [SP, #40]
0x1C7E	0x47A0    BLX	R4
;__Lib_PrintOut.c, 714 :: 		
0x1C80	0xE799    B	L__doprntout282
L__doprntout283:
;__Lib_PrintOut.c, 715 :: 		
0x1C82	0xF8BD3012  LDRH	R3, [SP, #18]
0x1C86	0xF0030308  AND	R3, R3, #8
0x1C8A	0xB29B    UXTH	R3, R3
0x1C8C	0xB173    CBZ	R3, L___doprntout353
0x1C8E	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1C92	0x2B00    CMP	R3, #0
0x1C94	0xDD0A    BLE	L___doprntout352
L___doprntout298:
;__Lib_PrintOut.c, 716 :: 		
L__doprntout295:
;__Lib_PrintOut.c, 717 :: 		
0x1C96	0x2020    MOVS	R0, #32
0x1C98	0x9C0A    LDR	R4, [SP, #40]
0x1C9A	0x47A0    BLX	R4
;__Lib_PrintOut.c, 718 :: 		
0x1C9C	0xF9BD3010  LDRSH	R3, [SP, #16]
0x1CA0	0x1E5B    SUBS	R3, R3, #1
0x1CA2	0xB21B    SXTH	R3, R3
0x1CA4	0xF8AD3010  STRH	R3, [SP, #16]
0x1CA8	0x2B00    CMP	R3, #0
0x1CAA	0xD1F4    BNE	L__doprntout295
;__Lib_PrintOut.c, 715 :: 		
L___doprntout353:
L___doprntout352:
;__Lib_PrintOut.c, 719 :: 		
0x1CAC	0xF7FEBF1E  B	L__doprntout10
L__doprntout11:
;__Lib_PrintOut.c, 720 :: 		
0x1CB0	0xF9BD0024  LDRSH	R0, [SP, #36]
;__Lib_PrintOut.c, 722 :: 		
L_end__doprntout:
0x1CB4	0xF8DDE000  LDR	LR, [SP, #0]
0x1CB8	0xB011    ADD	SP, SP, #68
0x1CBA	0x4770    BX	LR
0x1CBC	0x4CD80000  	__Lib_PrintOut_octpowers+0
0x1CC0	0x4D380000  	__Lib_PrintOut_dpowers+0
0x1CC4	0x4E780000  	__Lib_PrintOut_hexpowers+0
0x1CC8	0x55D40000  	__Lib_PrintOut_hexb+0
0x1CCC	0x55E50000  	__Lib_PrintOut_hexs+0
; end of __doprntout
_vDebugPrint:
;debug.c, 89 :: 		void vDebugPrint( uint8_t ucPrintData ){
; ucPrintData start address is: 0 (R0)
0x03D8	0xB081    SUB	SP, SP, #4
0x03DA	0xF8CDE000  STR	LR, [SP, #0]
; ucPrintData end address is: 0 (R0)
; ucPrintData start address is: 0 (R0)
;debug.c, 90 :: 		UART1_Write( ucPrintData );
; ucPrintData end address is: 0 (R0)
0x03DE	0xF7FFFF2F  BL	_UART1_Write+0
;debug.c, 91 :: 		}
L_end_vDebugPrint:
0x03E2	0xF8DDE000  LDR	LR, [SP, #0]
0x03E6	0xB001    ADD	SP, SP, #4
0x03E8	0x4770    BX	LR
; end of _vDebugPrint
_UART1_Write:
;__Lib_UART_123_45.c, 41 :: 		
; _data start address is: 0 (R0)
0x0240	0xB081    SUB	SP, SP, #4
0x0242	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 42 :: 		
0x0246	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x0248	0x4803    LDR	R0, [PC, #12]
0x024A	0xF7FFFF81  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 43 :: 		
L_end_UART1_Write:
0x024E	0xF8DDE000  LDR	LR, [SP, #0]
0x0252	0xB001    ADD	SP, SP, #4
0x0254	0x4770    BX	LR
0x0256	0xBF00    NOP
0x0258	0x38004001  	USART1_SR+0
; end of _UART1_Write
__Lib_UART_123_45_UARTx_Write:
;__Lib_UART_123_45.c, 35 :: 		
; _data start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x0150	0xB081    SUB	SP, SP, #4
; _data end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; _data start address is: 4 (R1)
0x0152	0xF8AD1000  STRH	R1, [SP, #0]
; UART_Base end address is: 0 (R0)
; _data end address is: 4 (R1)
0x0156	0x4601    MOV	R1, R0
0x0158	0xF8BD0000  LDRH	R0, [SP, #0]
;__Lib_UART_123_45.c, 36 :: 		
L___Lib_UART_123_45_UARTx_Write0:
; _data start address is: 0 (R0)
; UART_Base start address is: 4 (R1)
0x015C	0x680B    LDR	R3, [R1, #0]
0x015E	0xF3C312C0  UBFX	R2, R3, #7, #1
0x0162	0xB902    CBNZ	R2, L___Lib_UART_123_45_UARTx_Write1
;__Lib_UART_123_45.c, 37 :: 		
0x0164	0xE7FA    B	L___Lib_UART_123_45_UARTx_Write0
L___Lib_UART_123_45_UARTx_Write1:
;__Lib_UART_123_45.c, 38 :: 		
0x0166	0x1D0A    ADDS	R2, R1, #4
; UART_Base end address is: 4 (R1)
0x0168	0x6010    STR	R0, [R2, #0]
; _data end address is: 0 (R0)
;__Lib_UART_123_45.c, 39 :: 		
L_end_UARTx_Write:
0x016A	0xB001    ADD	SP, SP, #4
0x016C	0x4770    BX	LR
; end of __Lib_UART_123_45_UARTx_Write
_isdigit:
;__Lib_CType.c, 23 :: 		
; character start address is: 0 (R0)
0x03EC	0xB081    SUB	SP, SP, #4
; character end address is: 0 (R0)
; character start address is: 0 (R0)
;__Lib_CType.c, 24 :: 		
0x03EE	0x2839    CMP	R0, #57
0x03F0	0xD803    BHI	L_isdigit9
0x03F2	0x2830    CMP	R0, #48
0x03F4	0xD301    BCC	L_isdigit9
; character end address is: 0 (R0)
0x03F6	0x2101    MOVS	R1, #1
0x03F8	0xE000    B	L_isdigit8
L_isdigit9:
0x03FA	0x2100    MOVS	R1, #0
L_isdigit8:
0x03FC	0xB2C8    UXTB	R0, R1
;__Lib_CType.c, 25 :: 		
L_end_isdigit:
0x03FE	0xB001    ADD	SP, SP, #4
0x0400	0x4770    BX	LR
; end of _isdigit
__Compare_FP:
;__Lib_MathDouble.c, 839 :: 		
0x0404	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 841 :: 		
0x0406	0xB510    PUSH	(R4, R14)
;__Lib_MathDouble.c, 843 :: 		
0x0408	0x4290    CMP	R0, R2
;__Lib_MathDouble.c, 844 :: 		
0x040A	0xBF08    IT	EQ
;__Lib_MathDouble.c, 846 :: 		
0x040C	0xE02A    BEQ	__me_lab_end
;__Lib_MathDouble.c, 848 :: 		
0x040E	0xEA400402  ORR	R4, R0, R2, LSL #0
;__Lib_MathDouble.c, 849 :: 		
0x0412	0xEA4F0444  LSL	R4, R4, #1
;__Lib_MathDouble.c, 850 :: 		
0x0416	0x2C00    CMP	R4, #0
;__Lib_MathDouble.c, 851 :: 		
0x0418	0xBF08    IT	EQ
;__Lib_MathDouble.c, 853 :: 		
0x041A	0xE023    BEQ	__me_lab_end
;__Lib_MathDouble.c, 855 :: 		
0x041C	0x0044    LSLS	R4, R0, #1
;__Lib_MathDouble.c, 856 :: 		
0x041E	0xD104    BNE	__me_ct2_
;__Lib_MathDouble.c, 858 :: 		
0x0420	0x4294    CMP	R4, R2
;__Lib_MathDouble.c, 859 :: 		
0x0422	0xD401    BMI	__me_labop2_pos
;__Lib_MathDouble.c, 860 :: 		
0x0424	0x1CA4    ADDS	R4, R4, #2
;__Lib_MathDouble.c, 861 :: 		
0x0426	0x2C01    CMP	R4, #1
;__Lib_MathDouble.c, 862 :: 		
__me_labop2_pos:
;__Lib_MathDouble.c, 864 :: 		
0x0428	0xE01C    B	__me_lab_end
;__Lib_MathDouble.c, 866 :: 		
__me_ct2_:
0x042A	0xEA4F0440  LSL	R4, R0, #1
;__Lib_MathDouble.c, 867 :: 		
0x042E	0xEA4F6414  LSR	R4, R4, #24
;__Lib_MathDouble.c, 868 :: 		
0x0432	0x2CFF    CMP	R4, #255
;__Lib_MathDouble.c, 869 :: 		
0x0434	0xD10A    BNE	__me_ct1_
;__Lib_MathDouble.c, 870 :: 		
0x0436	0xEA4F0442  LSL	R4, R2, #1
;__Lib_MathDouble.c, 871 :: 		
0x043A	0xEA4F6414  LSR	R4, R4, #24
;__Lib_MathDouble.c, 872 :: 		
0x043E	0x2CFF    CMP	R4, #255
;__Lib_MathDouble.c, 873 :: 		
0x0440	0xD104    BNE	__me_ct1_
;__Lib_MathDouble.c, 875 :: 		
0x0442	0xEA4F74D2  LSR	R4, R2, #31
;__Lib_MathDouble.c, 876 :: 		
0x0446	0xEBB434D0  SUBS	R4, R4, R0, LSR #31
;__Lib_MathDouble.c, 878 :: 		
0x044A	0xE00B    B	__me_lab_end
;__Lib_MathDouble.c, 880 :: 		
__me_ct1_:
0x044C	0x2A00    CMP	R2, #0
;__Lib_MathDouble.c, 881 :: 		
0x044E	0xD406    BMI	__me_op2_m
;__Lib_MathDouble.c, 883 :: 		
0x0450	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 884 :: 		
0x0452	0xDC02    BGT	__me_labop1_pos
;__Lib_MathDouble.c, 885 :: 		
0x0454	0x2400    MOVS	R4, #0
;__Lib_MathDouble.c, 886 :: 		
0x0456	0x2C01    CMP	R4, #1
;__Lib_MathDouble.c, 888 :: 		
0x0458	0xE004    B	__me_lab_end
;__Lib_MathDouble.c, 889 :: 		
__me_labop1_pos:
;__Lib_MathDouble.c, 890 :: 		
0x045A	0x4290    CMP	R0, R2
;__Lib_MathDouble.c, 892 :: 		
0x045C	0xE002    B	__me_lab_end
;__Lib_MathDouble.c, 893 :: 		
__me_op2_m:
0x045E	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 894 :: 		
0x0460	0xBF48    IT	MI
;__Lib_MathDouble.c, 895 :: 		
0x0462	0x4282    CMPMI	R2, R0
;__Lib_MathDouble.c, 896 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 897 :: 		
0x0464	0xE8BD4010  POP	(R4, R14)
;__Lib_MathDouble.c, 899 :: 		
L_end__Compare_FP:
0x0468	0xB001    ADD	SP, SP, #4
0x046A	0x4770    BX	LR
; end of __Compare_FP
__Lib_PrintOut_scale:
;__Lib_PrintOut.c, 143 :: 		
; scl start address is: 0 (R0)
0x025C	0xB081    SUB	SP, SP, #4
0x025E	0xF8CDE000  STR	LR, [SP, #0]
0x0262	0xFA4FF880  SXTB	R8, R0
; scl end address is: 0 (R0)
; scl start address is: 32 (R8)
;__Lib_PrintOut.c, 144 :: 		
0x0266	0xF1B80F00  CMP	R8, #0
0x026A	0xDA58    BGE	L___Lib_PrintOut_scale3
;__Lib_PrintOut.c, 145 :: 		
0x026C	0xF1C80100  RSB	R1, R8, #0
0x0270	0xFA4FF881  SXTB	R8, R1
;__Lib_PrintOut.c, 146 :: 		
0x0274	0xB249    SXTB	R1, R1
0x0276	0x296E    CMP	R1, #110
0x0278	0xDB2D    BLT	L___Lib_PrintOut_scale4
;__Lib_PrintOut.c, 147 :: 		
0x027A	0x2164    MOVS	R1, #100
0x027C	0xB249    SXTB	R1, R1
0x027E	0xFB98F1F1  SDIV	R1, R8, R1
0x0282	0xB249    SXTB	R1, R1
0x0284	0x3112    ADDS	R1, #18
0x0286	0xB209    SXTH	R1, R1
0x0288	0x008A    LSLS	R2, R1, #2
0x028A	0x4951    LDR	R1, [PC, #324]
0x028C	0x1889    ADDS	R1, R1, R2
0x028E	0x680B    LDR	R3, [R1, #0]
0x0290	0x2164    MOVS	R1, #100
0x0292	0xB249    SXTB	R1, R1
0x0294	0xFB98F2F1  SDIV	R2, R8, R1
0x0298	0xFB018212  MLS	R2, R1, R2, R8
0x029C	0xB252    SXTB	R2, R2
0x029E	0x210A    MOVS	R1, #10
0x02A0	0xB249    SXTB	R1, R1
0x02A2	0xFB92F1F1  SDIV	R1, R2, R1
0x02A6	0xB249    SXTB	R1, R1
0x02A8	0x3109    ADDS	R1, #9
0x02AA	0xB209    SXTH	R1, R1
0x02AC	0x008A    LSLS	R2, R1, #2
0x02AE	0x4948    LDR	R1, [PC, #288]
0x02B0	0x1889    ADDS	R1, R1, R2
0x02B2	0x6808    LDR	R0, [R1, #0]
0x02B4	0x461A    MOV	R2, R3
0x02B6	0xF7FFFF7D  BL	__Mul_FP+0
0x02BA	0x220A    MOVS	R2, #10
0x02BC	0xB252    SXTB	R2, R2
0x02BE	0xFB98F1F2  SDIV	R1, R8, R2
0x02C2	0xFB028111  MLS	R1, R2, R1, R8
0x02C6	0xB249    SXTB	R1, R1
; scl end address is: 32 (R8)
0x02C8	0x008A    LSLS	R2, R1, #2
0x02CA	0x4941    LDR	R1, [PC, #260]
0x02CC	0x1889    ADDS	R1, R1, R2
0x02CE	0x680A    LDR	R2, [R1, #0]
0x02D0	0xF7FFFF70  BL	__Mul_FP+0
0x02D4	0xE077    B	L_end_scale
L___Lib_PrintOut_scale4:
;__Lib_PrintOut.c, 149 :: 		
; scl start address is: 32 (R8)
0x02D6	0xF1B80F0A  CMP	R8, #10
0x02DA	0xDD19    BLE	L___Lib_PrintOut_scale6
;__Lib_PrintOut.c, 150 :: 		
0x02DC	0x210A    MOVS	R1, #10
0x02DE	0xB249    SXTB	R1, R1
0x02E0	0xFB98F1F1  SDIV	R1, R8, R1
0x02E4	0xB249    SXTB	R1, R1
0x02E6	0x3109    ADDS	R1, #9
0x02E8	0xB209    SXTH	R1, R1
0x02EA	0x008A    LSLS	R2, R1, #2
0x02EC	0x4938    LDR	R1, [PC, #224]
0x02EE	0x1889    ADDS	R1, R1, R2
0x02F0	0x680B    LDR	R3, [R1, #0]
0x02F2	0x220A    MOVS	R2, #10
0x02F4	0xB252    SXTB	R2, R2
0x02F6	0xFB98F1F2  SDIV	R1, R8, R2
0x02FA	0xFB028111  MLS	R1, R2, R1, R8
0x02FE	0xB249    SXTB	R1, R1
; scl end address is: 32 (R8)
0x0300	0x008A    LSLS	R2, R1, #2
0x0302	0x4933    LDR	R1, [PC, #204]
0x0304	0x1889    ADDS	R1, R1, R2
0x0306	0x6808    LDR	R0, [R1, #0]
0x0308	0x461A    MOV	R2, R3
0x030A	0xF7FFFF53  BL	__Mul_FP+0
0x030E	0xE05A    B	L_end_scale
L___Lib_PrintOut_scale6:
;__Lib_PrintOut.c, 151 :: 		
; scl start address is: 32 (R8)
0x0310	0xEA4F0288  LSL	R2, R8, #2
; scl end address is: 32 (R8)
0x0314	0x492E    LDR	R1, [PC, #184]
0x0316	0x1889    ADDS	R1, R1, R2
0x0318	0x6809    LDR	R1, [R1, #0]
0x031A	0x4608    MOV	R0, R1
0x031C	0xE053    B	L_end_scale
;__Lib_PrintOut.c, 152 :: 		
L___Lib_PrintOut_scale3:
;__Lib_PrintOut.c, 153 :: 		
; scl start address is: 32 (R8)
0x031E	0xF1B80F6E  CMP	R8, #110
0x0322	0xDB2D    BLT	L___Lib_PrintOut_scale7
;__Lib_PrintOut.c, 154 :: 		
0x0324	0x2164    MOVS	R1, #100
0x0326	0xB249    SXTB	R1, R1
0x0328	0xFB98F1F1  SDIV	R1, R8, R1
0x032C	0xB249    SXTB	R1, R1
0x032E	0x3112    ADDS	R1, #18
0x0330	0xB209    SXTH	R1, R1
0x0332	0x008A    LSLS	R2, R1, #2
0x0334	0x4927    LDR	R1, [PC, #156]
0x0336	0x1889    ADDS	R1, R1, R2
0x0338	0x680B    LDR	R3, [R1, #0]
0x033A	0x2164    MOVS	R1, #100
0x033C	0xB249    SXTB	R1, R1
0x033E	0xFB98F2F1  SDIV	R2, R8, R1
0x0342	0xFB018212  MLS	R2, R1, R2, R8
0x0346	0xB252    SXTB	R2, R2
0x0348	0x210A    MOVS	R1, #10
0x034A	0xB249    SXTB	R1, R1
0x034C	0xFB92F1F1  SDIV	R1, R2, R1
0x0350	0xB249    SXTB	R1, R1
0x0352	0x3109    ADDS	R1, #9
0x0354	0xB209    SXTH	R1, R1
0x0356	0x008A    LSLS	R2, R1, #2
0x0358	0x491E    LDR	R1, [PC, #120]
0x035A	0x1889    ADDS	R1, R1, R2
0x035C	0x6808    LDR	R0, [R1, #0]
0x035E	0x461A    MOV	R2, R3
0x0360	0xF7FFFF28  BL	__Mul_FP+0
0x0364	0x220A    MOVS	R2, #10
0x0366	0xB252    SXTB	R2, R2
0x0368	0xFB98F1F2  SDIV	R1, R8, R2
0x036C	0xFB028111  MLS	R1, R2, R1, R8
0x0370	0xB249    SXTB	R1, R1
; scl end address is: 32 (R8)
0x0372	0x008A    LSLS	R2, R1, #2
0x0374	0x4917    LDR	R1, [PC, #92]
0x0376	0x1889    ADDS	R1, R1, R2
0x0378	0x680A    LDR	R2, [R1, #0]
0x037A	0xF7FFFF1B  BL	__Mul_FP+0
0x037E	0xE022    B	L_end_scale
L___Lib_PrintOut_scale7:
;__Lib_PrintOut.c, 156 :: 		
; scl start address is: 32 (R8)
0x0380	0xF1B80F0A  CMP	R8, #10
0x0384	0xDD19    BLE	L___Lib_PrintOut_scale9
;__Lib_PrintOut.c, 157 :: 		
0x0386	0x210A    MOVS	R1, #10
0x0388	0xB249    SXTB	R1, R1
0x038A	0xFB98F1F1  SDIV	R1, R8, R1
0x038E	0xB249    SXTB	R1, R1
0x0390	0x3109    ADDS	R1, #9
0x0392	0xB209    SXTH	R1, R1
0x0394	0x008A    LSLS	R2, R1, #2
0x0396	0x490F    LDR	R1, [PC, #60]
0x0398	0x1889    ADDS	R1, R1, R2
0x039A	0x680B    LDR	R3, [R1, #0]
0x039C	0x220A    MOVS	R2, #10
0x039E	0xB252    SXTB	R2, R2
0x03A0	0xFB98F1F2  SDIV	R1, R8, R2
0x03A4	0xFB028111  MLS	R1, R2, R1, R8
0x03A8	0xB249    SXTB	R1, R1
; scl end address is: 32 (R8)
0x03AA	0x008A    LSLS	R2, R1, #2
0x03AC	0x4909    LDR	R1, [PC, #36]
0x03AE	0x1889    ADDS	R1, R1, R2
0x03B0	0x6808    LDR	R0, [R1, #0]
0x03B2	0x461A    MOV	R2, R3
0x03B4	0xF7FFFEFE  BL	__Mul_FP+0
0x03B8	0xE005    B	L_end_scale
L___Lib_PrintOut_scale9:
;__Lib_PrintOut.c, 158 :: 		
; scl start address is: 32 (R8)
0x03BA	0xEA4F0288  LSL	R2, R8, #2
; scl end address is: 32 (R8)
0x03BE	0x4905    LDR	R1, [PC, #20]
0x03C0	0x1889    ADDS	R1, R1, R2
0x03C2	0x6809    LDR	R1, [R1, #0]
0x03C4	0x4608    MOV	R0, R1
;__Lib_PrintOut.c, 159 :: 		
L_end_scale:
0x03C6	0xF8DDE000  LDR	LR, [SP, #0]
0x03CA	0xB001    ADD	SP, SP, #4
0x03CC	0x4770    BX	LR
0x03CE	0xBF00    NOP
0x03D0	0x4CA40000  	__Lib_PrintOut__npowers_+0
0x03D4	0x4C700000  	__Lib_PrintOut__powers_+0
; end of __Lib_PrintOut_scale
__Mul_FP:
;__Lib_MathDouble.c, 666 :: 		
0x01B4	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 668 :: 		
0x01B6	0xB5FA    PUSH	(R1, R3, R4, R5, R6, R7, R14)
;__Lib_MathDouble.c, 670 :: 		
0x01B8	0xEA900602  EORS	R6, R0, R2, LSL #0
;__Lib_MathDouble.c, 671 :: 		
0x01BC	0xBF4C    ITE	MI
;__Lib_MathDouble.c, 672 :: 		
0x01BE	0xF04F4600  MOVMI	R6, #-2147483648
;__Lib_MathDouble.c, 673 :: 		
0x01C2	0xF04F0600  MOVPL	R6, #0
;__Lib_MathDouble.c, 675 :: 		
0x01C6	0xEA4F2100  LSL	R1, R0, #8
;__Lib_MathDouble.c, 676 :: 		
0x01CA	0xEA4F0340  LSL	R3, R0, #1
;__Lib_MathDouble.c, 677 :: 		
0x01CE	0x0E1B    LSRS	R3, R3, #24
;__Lib_MathDouble.c, 678 :: 		
0x01D0	0xBF12    ITEE	NE
;__Lib_MathDouble.c, 679 :: 		
0x01D2	0xF0414100  ORRNE	R1, R1, #-2147483648
;__Lib_MathDouble.c, 681 :: 		
0x01D6	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 683 :: 		
0x01DA	0xE02C    BEQ	__me_lab_end
;__Lib_MathDouble.c, 685 :: 		
0x01DC	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 686 :: 		
0x01DE	0xD026    BEQ	__me_ovfl
;__Lib_MathDouble.c, 688 :: 		
0x01E0	0xEA4F2402  LSL	R4, R2, #8
;__Lib_MathDouble.c, 689 :: 		
0x01E4	0xEA4F0542  LSL	R5, R2, #1
;__Lib_MathDouble.c, 690 :: 		
0x01E8	0x0E2D    LSRS	R5, R5, #24
;__Lib_MathDouble.c, 691 :: 		
0x01EA	0xBF12    ITEE	NE
;__Lib_MathDouble.c, 692 :: 		
0x01EC	0xF0444400  ORRNE	R4, R4, #-2147483648
;__Lib_MathDouble.c, 694 :: 		
0x01F0	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 696 :: 		
0x01F4	0xE01F    BEQ	__me_lab_end
;__Lib_MathDouble.c, 698 :: 		
0x01F6	0x2DFF    CMP	R5, #255
;__Lib_MathDouble.c, 699 :: 		
0x01F8	0xD019    BEQ	__me_ovfl
;__Lib_MathDouble.c, 701 :: 		
0x01FA	0x195B    ADDS	R3, R3, R5
;__Lib_MathDouble.c, 703 :: 		
0x01FC	0xFBA15404  UMULL	R5, R4, R1, R4
;__Lib_MathDouble.c, 705 :: 		
0x0200	0x2C00    CMP	R4, #0
;__Lib_MathDouble.c, 706 :: 		
0x0202	0xBF5C    ITT	PL
;__Lib_MathDouble.c, 707 :: 		
0x0204	0x0064    LSLPL	R4, R4, #1
;__Lib_MathDouble.c, 708 :: 		
0x0206	0x1E5B    SUBPL	R3, R3, #1
;__Lib_MathDouble.c, 710 :: 		
0x0208	0x3480    ADDS	R4, #128
;__Lib_MathDouble.c, 711 :: 		
0x020A	0xBF24    ITT	CS
;__Lib_MathDouble.c, 712 :: 		
0x020C	0x1C5B    ADDCS	R3, R3, #1
;__Lib_MathDouble.c, 713 :: 		
0x020E	0x0864    LSRCS	R4, R4, #1
;__Lib_MathDouble.c, 715 :: 		
0x0210	0x3B7E    SUBS	R3, #126
;__Lib_MathDouble.c, 716 :: 		
0x0212	0xBFDC    ITT	LE
;__Lib_MathDouble.c, 717 :: 		
0x0214	0xF04F0000  MOVLE	R0, #0
;__Lib_MathDouble.c, 719 :: 		
0x0218	0xE00D    BLE	__me_lab_end
;__Lib_MathDouble.c, 721 :: 		
0x021A	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 722 :: 		
0x021C	0xD207    BCS	__me_ovfl
;__Lib_MathDouble.c, 724 :: 		
0x021E	0xEA4F2014  LSR	R0, R4, #8
;__Lib_MathDouble.c, 725 :: 		
0x0222	0xF4300000  BICS	R0, R0, #8388608
;__Lib_MathDouble.c, 726 :: 		
0x0226	0xEA4050C3  ORR	R0, R0, R3, LSL #23
;__Lib_MathDouble.c, 727 :: 		
0x022A	0x4330    ORRS	R0, R6
;__Lib_MathDouble.c, 730 :: 		
0x022C	0xE003    B	__me_lab_end
;__Lib_MathDouble.c, 732 :: 		
__me_ovfl:
0x022E	0x27FF    MOVS	R7, #255
;__Lib_MathDouble.c, 733 :: 		
0x0230	0x05FF    LSLS	R7, R7, #23
;__Lib_MathDouble.c, 734 :: 		
0x0232	0xEA460007  ORR	R0, R6, R7, LSL #0
;__Lib_MathDouble.c, 735 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 736 :: 		
0x0236	0xE8BD40FA  POP	(R1, R3, R4, R5, R6, R7, R14)
;__Lib_MathDouble.c, 738 :: 		
L_end__Mul_FP:
0x023A	0xB001    ADD	SP, SP, #4
0x023C	0x4770    BX	LR
; end of __Mul_FP
__Div_FP:
;__Lib_MathDouble.c, 743 :: 		
0x046C	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 745 :: 		
0x046E	0xB5FA    PUSH	(R1, R3, R4, R5, R6, R7, R14)
;__Lib_MathDouble.c, 746 :: 		
0x0470	0xEA900602  EORS	R6, R0, R2, LSL #0
;__Lib_MathDouble.c, 747 :: 		
0x0474	0xBF4C    ITE	MI
;__Lib_MathDouble.c, 748 :: 		
0x0476	0xF04F4600  MOVMI	R6, #-2147483648
;__Lib_MathDouble.c, 749 :: 		
0x047A	0xF04F0600  MOVPL	R6, #0
;__Lib_MathDouble.c, 751 :: 		
0x047E	0x0201    LSLS	R1, R0, #8
;__Lib_MathDouble.c, 752 :: 		
0x0480	0x0043    LSLS	R3, R0, #1
;__Lib_MathDouble.c, 753 :: 		
0x0482	0x0E1B    LSRS	R3, R3, #24
;__Lib_MathDouble.c, 754 :: 		
0x0484	0xBF12    ITEE	NE
;__Lib_MathDouble.c, 755 :: 		
0x0486	0xF0414100  ORRNE	R1, R1, #-2147483648
;__Lib_MathDouble.c, 757 :: 		
0x048A	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 759 :: 		
0x048E	0xE03B    BEQ	__me_lab_end
;__Lib_MathDouble.c, 761 :: 		
0x0490	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 762 :: 		
0x0492	0xD035    BEQ	__me_ovfl
;__Lib_MathDouble.c, 764 :: 		
0x0494	0xEA5F2402  LSLS	R4, R2, #8
;__Lib_MathDouble.c, 765 :: 		
0x0498	0xEA5F0542  LSLS	R5, R2, #1
;__Lib_MathDouble.c, 766 :: 		
0x049C	0xEA5F6515  LSRS	R5, R5, #24
;__Lib_MathDouble.c, 767 :: 		
0x04A0	0xBF11    ITEEE	NE
;__Lib_MathDouble.c, 769 :: 		
0x04A2	0xF0444400  ORRNE	R4, R4, #-2147483648
;__Lib_MathDouble.c, 770 :: 		
0x04A6	0xF04F40FF  MOVEQ	R0, #2139095040
;__Lib_MathDouble.c, 771 :: 		
0x04AA	0x4330    ORREQ	R0, R6
;__Lib_MathDouble.c, 773 :: 		
0x04AC	0xE02C    BEQ	__me_lab_end
;__Lib_MathDouble.c, 775 :: 		
0x04AE	0x2DFF    CMP	R5, #255
;__Lib_MathDouble.c, 776 :: 		
0x04B0	0xD026    BEQ	__me_ovfl
;__Lib_MathDouble.c, 778 :: 		
0x04B2	0x1B5B    SUBS	R3, R3, R5
;__Lib_MathDouble.c, 781 :: 		
0x04B4	0x2000    MOVS	R0, #0
;__Lib_MathDouble.c, 782 :: 		
0x04B6	0x2720    MOVS	R7, #32
;__Lib_MathDouble.c, 783 :: 		
0x04B8	0x0864    LSRS	R4, R4, #1
;__Lib_MathDouble.c, 784 :: 		
0x04BA	0x0849    LSRS	R1, R1, #1
;__Lib_MathDouble.c, 786 :: 		
__me_fdiv_:
;__Lib_MathDouble.c, 788 :: 		
0x04BC	0x42A1    CMP	R1, R4
;__Lib_MathDouble.c, 790 :: 		
0x04BE	0xEB400000  ADC	R0, R0, R0, LSL #0
;__Lib_MathDouble.c, 791 :: 		
0x04C2	0xBF28    IT	CS
;__Lib_MathDouble.c, 792 :: 		
0x04C4	0x1B09    SUBCS	R1, R1, R4
;__Lib_MathDouble.c, 793 :: 		
0x04C6	0x1E7F    SUBS	R7, R7, #1
;__Lib_MathDouble.c, 794 :: 		
0x04C8	0xD004    BEQ	__me_flb1_
;__Lib_MathDouble.c, 795 :: 		
0x04CA	0x2900    CMP	R1, #0
;__Lib_MathDouble.c, 796 :: 		
0x04CC	0xBF18    IT	NE
;__Lib_MathDouble.c, 797 :: 		
0x04CE	0x0049    LSLNE	R1, R1, #1
;__Lib_MathDouble.c, 798 :: 		
0x04D0	0xD1F4    BNE	__me_fdiv_
;__Lib_MathDouble.c, 800 :: 		
0x04D2	0x40B8    LSLS	R0, R7
;__Lib_MathDouble.c, 802 :: 		
__me_flb1_:
0x04D4	0xF0104F00  TST	R0, #-2147483648
;__Lib_MathDouble.c, 803 :: 		
0x04D8	0xBF04    ITT	EQ
;__Lib_MathDouble.c, 804 :: 		
0x04DA	0x0040    LSLEQ	R0, R0, #1
;__Lib_MathDouble.c, 805 :: 		
0x04DC	0xF1B30301  SUBSEQ	R3, R3, #1
;__Lib_MathDouble.c, 807 :: 		
0x04E0	0x3080    ADDS	R0, #128
;__Lib_MathDouble.c, 808 :: 		
0x04E2	0xBF2C    ITE	CS
;__Lib_MathDouble.c, 809 :: 		
0x04E4	0x1C5B    ADDCS	R3, R3, #1
;__Lib_MathDouble.c, 810 :: 		
0x04E6	0x0040    LSLCC	R0, R0, #1
;__Lib_MathDouble.c, 812 :: 		
__me_flb2_:
0x04E8	0x337F    ADDS	R3, #127
;__Lib_MathDouble.c, 813 :: 		
0x04EA	0xBFDC    ITT	LE
;__Lib_MathDouble.c, 814 :: 		
0x04EC	0xF04F0000  MOVLE	R0, #0
;__Lib_MathDouble.c, 816 :: 		
0x04F0	0xE00A    BLE	__me_lab_end
;__Lib_MathDouble.c, 818 :: 		
0x04F2	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 819 :: 		
0x04F4	0xD204    BCS	__me_ovfl
;__Lib_MathDouble.c, 821 :: 		
0x04F6	0x0A40    LSRS	R0, R0, #9
;__Lib_MathDouble.c, 822 :: 		
0x04F8	0xEA4050C3  ORR	R0, R0, R3, LSL #23
;__Lib_MathDouble.c, 823 :: 		
0x04FC	0x4330    ORRS	R0, R6
;__Lib_MathDouble.c, 826 :: 		
0x04FE	0xE003    B	__me_lab_end
;__Lib_MathDouble.c, 828 :: 		
__me_ovfl:
0x0500	0x27FF    MOVS	R7, #255
;__Lib_MathDouble.c, 829 :: 		
0x0502	0x05FF    LSLS	R7, R7, #23
;__Lib_MathDouble.c, 830 :: 		
0x0504	0xEA560007  ORRS	R0, R6, R7, LSL #0
;__Lib_MathDouble.c, 831 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 832 :: 		
0x0508	0xE8BD40FA  POP	(R1, R3, R4, R5, R6, R7, R14)
;__Lib_MathDouble.c, 834 :: 		
L_end__Div_FP:
0x050C	0xB001    ADD	SP, SP, #4
0x050E	0x4770    BX	LR
; end of __Div_FP
__FloatToUnsignedIntegral:
;__Lib_MathDouble.c, 45 :: 		
0x0744	0xB081    SUB	SP, SP, #4
0x0746	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_MathDouble.c, 47 :: 		
0x074A	0xB502    PUSH	(R1, R14)
;__Lib_MathDouble.c, 49 :: 		
0x074C	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 50 :: 		
0x074E	0xD502    BPL	__me_label_pos
;__Lib_MathDouble.c, 51 :: 		
0x0750	0xF7FFFD0E  BL	__FloatToSignedIntegral+0
;__Lib_MathDouble.c, 52 :: 		
0x0754	0xE013    B	__me_endLab
;__Lib_MathDouble.c, 55 :: 		
__me_label_pos:
0x0756	0xEA4F0140  LSL	R1, R0, #1
;__Lib_MathDouble.c, 56 :: 		
0x075A	0xEA4F6111  LSR	R1, R1, #24
;__Lib_MathDouble.c, 58 :: 		
0x075E	0x397F    SUBS	R1, #127
;__Lib_MathDouble.c, 59 :: 		
0x0760	0xBF3C    ITT	CC
;__Lib_MathDouble.c, 60 :: 		
0x0762	0xF04F0000  MOVCC	R0, #0
;__Lib_MathDouble.c, 62 :: 		
0x0766	0xE00A    BCC	__me_endLab
;__Lib_MathDouble.c, 64 :: 		
0x0768	0xF1D1011F  RSBS	R1, R1, #31
;__Lib_MathDouble.c, 65 :: 		
0x076C	0xD305    BCC	__me_ovfl
;__Lib_MathDouble.c, 67 :: 		
0x076E	0xEA4F2000  LSL	R0, R0, #8
;__Lib_MathDouble.c, 68 :: 		
0x0772	0xF0404000  ORR	R0, R0, #-2147483648
;__Lib_MathDouble.c, 70 :: 		
0x0776	0x40C8    LSRS	R0, R1
;__Lib_MathDouble.c, 73 :: 		
0x0778	0xE001    B	__me_endLab
;__Lib_MathDouble.c, 75 :: 		
__me_ovfl:
0x077A	0x2000    MOVS	R0, #0
;__Lib_MathDouble.c, 76 :: 		
0x077C	0x1E40    SUBS	R0, R0, #1
;__Lib_MathDouble.c, 78 :: 		
__me_endLab:
;__Lib_MathDouble.c, 79 :: 		
0x077E	0xE8BD4002  POP	(R1, R14)
;__Lib_MathDouble.c, 82 :: 		
L_end__FloatToUnsignedIntegral:
0x0782	0xF8DDE000  LDR	LR, [SP, #0]
0x0786	0xB001    ADD	SP, SP, #4
0x0788	0x4770    BX	LR
; end of __FloatToUnsignedIntegral
__FloatToSignedIntegral:
;__Lib_MathDouble.c, 4 :: 		
0x0170	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 6 :: 		
0x0172	0xB506    PUSH	(R1, R2, R14)
;__Lib_MathDouble.c, 8 :: 		
0x0174	0xEA4F0240  LSL	R2, R0, #1
;__Lib_MathDouble.c, 9 :: 		
0x0178	0xEA4F6212  LSR	R2, R2, #24
;__Lib_MathDouble.c, 11 :: 		
0x017C	0x3A7F    SUBS	R2, #127
;__Lib_MathDouble.c, 12 :: 		
0x017E	0xBF44    ITT	MI
;__Lib_MathDouble.c, 13 :: 		
0x0180	0xF04F0000  MOVMI	R0, #0
;__Lib_MathDouble.c, 15 :: 		
0x0184	0xE011    BMI	__me_lab_end
;__Lib_MathDouble.c, 17 :: 		
0x0186	0xF1D2021F  RSBS	R2, R2, #31
;__Lib_MathDouble.c, 18 :: 		
0x018A	0xD909    BLS	__me_ovfl
;__Lib_MathDouble.c, 20 :: 		
0x018C	0xEA4F2100  LSL	R1, R0, #8
;__Lib_MathDouble.c, 21 :: 		
0x0190	0xF0414100  ORR	R1, R1, #-2147483648
;__Lib_MathDouble.c, 23 :: 		
0x0194	0x40D1    LSRS	R1, R2
;__Lib_MathDouble.c, 25 :: 		
0x0196	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 26 :: 		
0x0198	0xBF4C    ITE	MI
;__Lib_MathDouble.c, 27 :: 		
0x019A	0x4248    RSBMI	R0, R1, #0
;__Lib_MathDouble.c, 28 :: 		
0x019C	0x4608    MOVPL	R0, R1
;__Lib_MathDouble.c, 31 :: 		
0x019E	0xE004    B	__me_lab_end
;__Lib_MathDouble.c, 33 :: 		
__me_ovfl:
0x01A0	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 34 :: 		
0x01A2	0xF04F4000  MOV	R0, #-2147483648
;__Lib_MathDouble.c, 35 :: 		
0x01A6	0xBF58    IT	PL
;__Lib_MathDouble.c, 36 :: 		
0x01A8	0x1E40    SUBPL	R0, R0, #1
;__Lib_MathDouble.c, 37 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 38 :: 		
0x01AA	0xE8BD4006  POP	(R1, R2, R14)
;__Lib_MathDouble.c, 40 :: 		
L_end__FloatToSignedIntegral:
0x01AE	0xB001    ADD	SP, SP, #4
0x01B0	0x4770    BX	LR
; end of __FloatToSignedIntegral
__UnsignedIntegralToFloat:
;__Lib_MathDouble.c, 262 :: 		
0x078C	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 264 :: 		
0x078E	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 265 :: 		
0x0790	0xBF08    IT	EQ
;__Lib_MathDouble.c, 267 :: 		
0x0792	0xE00F    BEQ	__me_lab_end
;__Lib_MathDouble.c, 269 :: 		
0x0794	0xB502    PUSH	(R1, R14)
;__Lib_MathDouble.c, 271 :: 		
0x0796	0xF04F029E  MOV	R2, #158
;__Lib_MathDouble.c, 272 :: 		
0x079A	0xD402    BMI	__me_label_cont
;__Lib_MathDouble.c, 274 :: 		
__me_loop:
0x079C	0x1E52    SUBS	R2, R2, #1
;__Lib_MathDouble.c, 275 :: 		
0x079E	0x0040    LSLS	R0, R0, #1
;__Lib_MathDouble.c, 277 :: 		
0x07A0	0xD5FC    BPL	__me_loop
;__Lib_MathDouble.c, 279 :: 		
__me_label_cont:
0x07A2	0x3080    ADDS	R0, #128
;__Lib_MathDouble.c, 280 :: 		
0x07A4	0xBF2C    ITE	CS
;__Lib_MathDouble.c, 281 :: 		
0x07A6	0x1C52    ADDCS	R2, R2, #1
;__Lib_MathDouble.c, 282 :: 		
0x07A8	0x0040    LSLCC	R0, R0, #1
;__Lib_MathDouble.c, 284 :: 		
0x07AA	0x0A40    LSRS	R0, R0, #9
;__Lib_MathDouble.c, 285 :: 		
0x07AC	0xEA4050C2  ORR	R0, R0, R2, LSL #23
;__Lib_MathDouble.c, 287 :: 		
0x07B0	0xE8BD4002  POP	(R1, R14)
;__Lib_MathDouble.c, 288 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 290 :: 		
L_end__UnsignedIntegralToFloat:
0x07B4	0xB001    ADD	SP, SP, #4
0x07B6	0x4770    BX	LR
; end of __UnsignedIntegralToFloat
__Sub_FP:
;__Lib_MathDouble.c, 539 :: 		
0x07B8	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 541 :: 		
0x07BA	0xF0824200  EOR	R2, R2, #-2147483648
;__Lib_MathDouble.c, 542 :: 		
0x07BE	0xE92D41FA  PUSH	(R1, R3, R4, R5, R6, R7, R8, R14)
;__Lib_MathDouble.c, 544 :: 		
0x07C2	0xEA4F2402  LSL	R4, R2, #8
;__Lib_MathDouble.c, 545 :: 		
0x07C6	0xEA4F0542  LSL	R5, R2, #1
;__Lib_MathDouble.c, 546 :: 		
0x07CA	0x0E2D    LSRS	R5, R5, #24
;__Lib_MathDouble.c, 547 :: 		
0x07CC	0xD104    BNE	__me_lab1
;__Lib_MathDouble.c, 549 :: 		
0x07CE	0x2C00    CMP	R4, #0
;__Lib_MathDouble.c, 550 :: 		
0x07D0	0xBF18    IT	NE
;__Lib_MathDouble.c, 551 :: 		
0x07D2	0xF04F0000  MOVNE	R0, #0
;__Lib_MathDouble.c, 553 :: 		
0x07D6	0xE06C    B	__me_lab_end
;__Lib_MathDouble.c, 555 :: 		
__me_lab1:
0x07D8	0xF0444400  ORR	R4, R4, #-2147483648
;__Lib_MathDouble.c, 557 :: 		
0x07DC	0x2DFF    CMP	R5, #255
;__Lib_MathDouble.c, 559 :: 		
0x07DE	0xD05F    BEQ	__me_ovfl1
;__Lib_MathDouble.c, 561 :: 		
0x07E0	0xEA4F0494  LSR	R4, R4, #2
;__Lib_MathDouble.c, 562 :: 		
0x07E4	0x2A00    CMP	R2, #0
;__Lib_MathDouble.c, 563 :: 		
0x07E6	0xBF48    IT	MI
;__Lib_MathDouble.c, 564 :: 		
0x07E8	0x4264    RSBMI	R4, R4, #0
;__Lib_MathDouble.c, 566 :: 		
0x07EA	0xEA4F2100  LSL	R1, R0, #8
;__Lib_MathDouble.c, 567 :: 		
0x07EE	0xEA4F0340  LSL	R3, R0, #1
;__Lib_MathDouble.c, 568 :: 		
0x07F2	0x0E1B    LSRS	R3, R3, #24
;__Lib_MathDouble.c, 569 :: 		
0x07F4	0xD105    BNE	__me_lab2
;__Lib_MathDouble.c, 571 :: 		
0x07F6	0x2900    CMP	R1, #0
;__Lib_MathDouble.c, 572 :: 		
0x07F8	0xBF14    ITE	NE
;__Lib_MathDouble.c, 573 :: 		
0x07FA	0xF04F0000  MOVNE	R0, #0
;__Lib_MathDouble.c, 574 :: 		
0x07FE	0x4610    MOVEQ	R0, R2
;__Lib_MathDouble.c, 576 :: 		
0x0800	0xE057    B	__me_lab_end
;__Lib_MathDouble.c, 578 :: 		
__me_lab2:
0x0802	0xF0414100  ORR	R1, R1, #-2147483648
;__Lib_MathDouble.c, 580 :: 		
0x0806	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 581 :: 		
0x0808	0xD04B    BEQ	__me_ovfl0
;__Lib_MathDouble.c, 583 :: 		
0x080A	0xEA4F0191  LSR	R1, R1, #2
;__Lib_MathDouble.c, 584 :: 		
0x080E	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 585 :: 		
0x0810	0xBF48    IT	MI
;__Lib_MathDouble.c, 586 :: 		
0x0812	0x4249    RSBMI	R1, R1, #0
;__Lib_MathDouble.c, 588 :: 		
0x0814	0x1B5E    SUBS	R6, R3, R5
;__Lib_MathDouble.c, 589 :: 		
0x0816	0xBF41    ITTTT	MI
;__Lib_MathDouble.c, 590 :: 		
0x0818	0x460F    MOVMI	R7, R1
;__Lib_MathDouble.c, 591 :: 		
0x081A	0x4621    MOVMI	R1, R4
;__Lib_MathDouble.c, 592 :: 		
0x081C	0x463C    MOVMI	R4, R7
;__Lib_MathDouble.c, 593 :: 		
0x081E	0x4276    RSBMI	R6, R6, #0
;__Lib_MathDouble.c, 594 :: 		
0x0820	0xBF48    IT	MI
;__Lib_MathDouble.c, 595 :: 		
0x0822	0x462B    MOVMI	R3, R5
;__Lib_MathDouble.c, 597 :: 		
0x0824	0x2E19    CMP	R6, #25
;__Lib_MathDouble.c, 598 :: 		
0x0826	0xBF47    ITTEE	MI
;__Lib_MathDouble.c, 599 :: 		
0x0828	0xFA44F706  ASRMI	R7, R4, R6
;__Lib_MathDouble.c, 600 :: 		
0x082C	0x19C9    ADDMI	R1, R1, R7
;__Lib_MathDouble.c, 601 :: 		
0x082E	0xF04F0800  MOVPL	R8, #0
;__Lib_MathDouble.c, 602 :: 		
0x0832	0xE003    BPL	__me_skip_sticky
;__Lib_MathDouble.c, 603 :: 		
0x0834	0xF1C6071C  RSB	R7, R6, #28
;__Lib_MathDouble.c, 604 :: 		
0x0838	0xFA04F807  LSL	R8, R4, R7
;__Lib_MathDouble.c, 606 :: 		
__me_skip_sticky:
;__Lib_MathDouble.c, 607 :: 		
0x083C	0x2900    CMP	R1, #0
;__Lib_MathDouble.c, 608 :: 		
0x083E	0xBF04    ITT	EQ
;__Lib_MathDouble.c, 609 :: 		
0x0840	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 611 :: 		
0x0844	0xE035    BEQ	__me_lab_end
;__Lib_MathDouble.c, 612 :: 		
0x0846	0xBF46    ITTE	MI
;__Lib_MathDouble.c, 613 :: 		
0x0848	0x4249    RSBMI	R1, R1, #0
;__Lib_MathDouble.c, 614 :: 		
0x084A	0xF04F0701  MOVMI	R7, #1
;__Lib_MathDouble.c, 615 :: 		
0x084E	0xF04F0700  MOVPL	R7, #0
;__Lib_MathDouble.c, 617 :: 		
__me_loop:
0x0852	0xF1A30301  SUB	R3, R3, #1
;__Lib_MathDouble.c, 618 :: 		
0x0856	0x0049    LSLS	R1, R1, #1
;__Lib_MathDouble.c, 619 :: 		
0x0858	0xD5FB    BPL	__me_loop
;__Lib_MathDouble.c, 621 :: 		
0x085A	0xF0110480  ANDS	R4, R1, #128
;__Lib_MathDouble.c, 622 :: 		
0x085E	0xD00D    BEQ	__me_no_round
;__Lib_MathDouble.c, 623 :: 		
0x0860	0xF0010520  AND	R5, R1, #32
;__Lib_MathDouble.c, 624 :: 		
0x0864	0xEA480805  ORR	R8, R8, R5, LSL #0
;__Lib_MathDouble.c, 625 :: 		
0x0868	0x3180    ADDS	R1, #128
;__Lib_MathDouble.c, 626 :: 		
0x086A	0xBF28    IT	CS
;__Lib_MathDouble.c, 627 :: 		
0x086C	0x1C5B    ADDCS	R3, R3, #1
;__Lib_MathDouble.c, 628 :: 		
0x086E	0xF0010440  AND	R4, R1, #64
;__Lib_MathDouble.c, 629 :: 		
0x0872	0xEA580804  ORRS	R8, R8, R4, LSL #0
;__Lib_MathDouble.c, 630 :: 		
0x0876	0xBF08    IT	EQ
;__Lib_MathDouble.c, 631 :: 		
0x0878	0xF4217180  BICEQ	R1, R1, #256
;__Lib_MathDouble.c, 633 :: 		
__me_no_round:
;__Lib_MathDouble.c, 634 :: 		
0x087C	0x1C9B    ADDS	R3, R3, #2
;__Lib_MathDouble.c, 635 :: 		
0x087E	0xBFDC    ITT	LE
;__Lib_MathDouble.c, 636 :: 		
0x0880	0xF04F0000  MOVLE	R0, #0
;__Lib_MathDouble.c, 638 :: 		
0x0884	0xE015    BLE	__me_lab_end
;__Lib_MathDouble.c, 639 :: 		
0x0886	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 640 :: 		
0x0888	0xD20D    BCS	__me_ovfl
;__Lib_MathDouble.c, 642 :: 		
0x088A	0xF02101FF  BIC	R1, R1, #255
;__Lib_MathDouble.c, 643 :: 		
0x088E	0xEA4F0141  LSL	R1, R1, #1
;__Lib_MathDouble.c, 645 :: 		
0x0892	0xEA4F2051  LSR	R0, R1, #9
;__Lib_MathDouble.c, 646 :: 		
0x0896	0xEA4050C3  ORR	R0, R0, R3, LSL #23
;__Lib_MathDouble.c, 647 :: 		
0x089A	0xEA4070C7  ORR	R0, R0, R7, LSL #31
;__Lib_MathDouble.c, 650 :: 		
0x089E	0xE008    B	__me_lab_end
;__Lib_MathDouble.c, 652 :: 		
__me_ovfl1:
0x08A0	0x4610    MOV	R0, R2
;__Lib_MathDouble.c, 653 :: 		
__me_ovfl0:
0x08A2	0xEA4F77D0  LSR	R7, R0, #31
;__Lib_MathDouble.c, 654 :: 		
__me_ovfl:
0x08A6	0xEA4F77C7  LSL	R7, R7, #31
;__Lib_MathDouble.c, 655 :: 		
0x08AA	0x20FF    MOVS	R0, #255
;__Lib_MathDouble.c, 656 :: 		
0x08AC	0xEA4F50C0  LSL	R0, R0, #23
;__Lib_MathDouble.c, 657 :: 		
0x08B0	0x4338    ORRS	R0, R7
;__Lib_MathDouble.c, 658 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 659 :: 		
0x08B2	0xE8BD41FA  POP	(R1, R3, R4, R5, R6, R7, R8, R14)
;__Lib_MathDouble.c, 661 :: 		
L_end__Sub_FP:
0x08B6	0xB001    ADD	SP, SP, #4
0x08B8	0x4770    BX	LR
; end of __Sub_FP
__Add_FP:
;__Lib_MathDouble.c, 413 :: 		
0x0644	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 415 :: 		
0x0646	0xE92D41FA  PUSH	(R1, R3, R4, R5, R6, R7, R8, R14)
;__Lib_MathDouble.c, 417 :: 		
0x064A	0xEA4F2402  LSL	R4, R2, #8
;__Lib_MathDouble.c, 418 :: 		
0x064E	0xEA4F0542  LSL	R5, R2, #1
;__Lib_MathDouble.c, 419 :: 		
0x0652	0x0E2D    LSRS	R5, R5, #24
;__Lib_MathDouble.c, 420 :: 		
0x0654	0xD104    BNE	__me_lab1
;__Lib_MathDouble.c, 422 :: 		
0x0656	0x2C00    CMP	R4, #0
;__Lib_MathDouble.c, 423 :: 		
0x0658	0xBF18    IT	NE
;__Lib_MathDouble.c, 424 :: 		
0x065A	0xF04F0000  MOVNE	R0, #0
;__Lib_MathDouble.c, 426 :: 		
0x065E	0xE06C    B	__me_lab_end
;__Lib_MathDouble.c, 428 :: 		
__me_lab1:
0x0660	0xF0444400  ORR	R4, R4, #-2147483648
;__Lib_MathDouble.c, 430 :: 		
0x0664	0x2DFF    CMP	R5, #255
;__Lib_MathDouble.c, 432 :: 		
0x0666	0xD05F    BEQ	__me_ovfl1
;__Lib_MathDouble.c, 434 :: 		
0x0668	0xEA4F0494  LSR	R4, R4, #2
;__Lib_MathDouble.c, 435 :: 		
0x066C	0x2A00    CMP	R2, #0
;__Lib_MathDouble.c, 436 :: 		
0x066E	0xBF48    IT	MI
;__Lib_MathDouble.c, 437 :: 		
0x0670	0x4264    RSBMI	R4, R4, #0
;__Lib_MathDouble.c, 439 :: 		
0x0672	0xEA4F2100  LSL	R1, R0, #8
;__Lib_MathDouble.c, 440 :: 		
0x0676	0xEA4F0340  LSL	R3, R0, #1
;__Lib_MathDouble.c, 441 :: 		
0x067A	0x0E1B    LSRS	R3, R3, #24
;__Lib_MathDouble.c, 442 :: 		
0x067C	0xD105    BNE	__me_lab2
;__Lib_MathDouble.c, 444 :: 		
0x067E	0x2900    CMP	R1, #0
;__Lib_MathDouble.c, 445 :: 		
0x0680	0xBF14    ITE	NE
;__Lib_MathDouble.c, 446 :: 		
0x0682	0xF04F0000  MOVNE	R0, #0
;__Lib_MathDouble.c, 447 :: 		
0x0686	0x4610    MOVEQ	R0, R2
;__Lib_MathDouble.c, 449 :: 		
0x0688	0xE057    B	__me_lab_end
;__Lib_MathDouble.c, 451 :: 		
__me_lab2:
0x068A	0xF0414100  ORR	R1, R1, #-2147483648
;__Lib_MathDouble.c, 453 :: 		
0x068E	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 454 :: 		
0x0690	0xD04B    BEQ	__me_ovfl0
;__Lib_MathDouble.c, 456 :: 		
0x0692	0xEA4F0191  LSR	R1, R1, #2
;__Lib_MathDouble.c, 457 :: 		
0x0696	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 458 :: 		
0x0698	0xBF48    IT	MI
;__Lib_MathDouble.c, 459 :: 		
0x069A	0x4249    RSBMI	R1, R1, #0
;__Lib_MathDouble.c, 461 :: 		
0x069C	0x1B5E    SUBS	R6, R3, R5
;__Lib_MathDouble.c, 462 :: 		
0x069E	0xBF41    ITTTT	MI
;__Lib_MathDouble.c, 463 :: 		
0x06A0	0x460F    MOVMI	R7, R1
;__Lib_MathDouble.c, 464 :: 		
0x06A2	0x4621    MOVMI	R1, R4
;__Lib_MathDouble.c, 465 :: 		
0x06A4	0x463C    MOVMI	R4, R7
;__Lib_MathDouble.c, 466 :: 		
0x06A6	0x4276    RSBMI	R6, R6, #0
;__Lib_MathDouble.c, 467 :: 		
0x06A8	0xBF48    IT	MI
;__Lib_MathDouble.c, 468 :: 		
0x06AA	0x462B    MOVMI	R3, R5
;__Lib_MathDouble.c, 470 :: 		
0x06AC	0x2E19    CMP	R6, #25
;__Lib_MathDouble.c, 471 :: 		
0x06AE	0xBF47    ITTEE	MI
;__Lib_MathDouble.c, 472 :: 		
0x06B0	0xFA44F706  ASRMI	R7, R4, R6
;__Lib_MathDouble.c, 473 :: 		
0x06B4	0x19C9    ADDMI	R1, R1, R7
;__Lib_MathDouble.c, 474 :: 		
0x06B6	0xF04F0800  MOVPL	R8, #0
;__Lib_MathDouble.c, 475 :: 		
0x06BA	0xE003    BPL	__me_skip_sticky
;__Lib_MathDouble.c, 476 :: 		
0x06BC	0xF1C6071C  RSB	R7, R6, #28
;__Lib_MathDouble.c, 477 :: 		
0x06C0	0xFA04F807  LSL	R8, R4, R7
;__Lib_MathDouble.c, 479 :: 		
__me_skip_sticky:
;__Lib_MathDouble.c, 480 :: 		
0x06C4	0x2900    CMP	R1, #0
;__Lib_MathDouble.c, 481 :: 		
0x06C6	0xBF04    ITT	EQ
;__Lib_MathDouble.c, 482 :: 		
0x06C8	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 484 :: 		
0x06CC	0xE035    BEQ	__me_lab_end
;__Lib_MathDouble.c, 485 :: 		
0x06CE	0xBF46    ITTE	MI
;__Lib_MathDouble.c, 486 :: 		
0x06D0	0x4249    RSBMI	R1, R1, #0
;__Lib_MathDouble.c, 487 :: 		
0x06D2	0xF04F0701  MOVMI	R7, #1
;__Lib_MathDouble.c, 488 :: 		
0x06D6	0xF04F0700  MOVPL	R7, #0
;__Lib_MathDouble.c, 490 :: 		
__me_loop:
0x06DA	0xF1A30301  SUB	R3, R3, #1
;__Lib_MathDouble.c, 491 :: 		
0x06DE	0x0049    LSLS	R1, R1, #1
;__Lib_MathDouble.c, 492 :: 		
0x06E0	0xD5FB    BPL	__me_loop
;__Lib_MathDouble.c, 494 :: 		
0x06E2	0xF0110480  ANDS	R4, R1, #128
;__Lib_MathDouble.c, 495 :: 		
0x06E6	0xD00D    BEQ	__me_no_round
;__Lib_MathDouble.c, 496 :: 		
0x06E8	0xF0010520  AND	R5, R1, #32
;__Lib_MathDouble.c, 497 :: 		
0x06EC	0xEA480805  ORR	R8, R8, R5, LSL #0
;__Lib_MathDouble.c, 498 :: 		
0x06F0	0x3180    ADDS	R1, #128
;__Lib_MathDouble.c, 499 :: 		
0x06F2	0xBF28    IT	CS
;__Lib_MathDouble.c, 500 :: 		
0x06F4	0x1C5B    ADDCS	R3, R3, #1
;__Lib_MathDouble.c, 501 :: 		
0x06F6	0xF0010440  AND	R4, R1, #64
;__Lib_MathDouble.c, 502 :: 		
0x06FA	0xEA580804  ORRS	R8, R8, R4, LSL #0
;__Lib_MathDouble.c, 503 :: 		
0x06FE	0xBF08    IT	EQ
;__Lib_MathDouble.c, 504 :: 		
0x0700	0xF4217180  BICEQ	R1, R1, #256
;__Lib_MathDouble.c, 506 :: 		
__me_no_round:
;__Lib_MathDouble.c, 507 :: 		
0x0704	0x1C9B    ADDS	R3, R3, #2
;__Lib_MathDouble.c, 508 :: 		
0x0706	0xBFDC    ITT	LE
;__Lib_MathDouble.c, 509 :: 		
0x0708	0xF04F0000  MOVLE	R0, #0
;__Lib_MathDouble.c, 511 :: 		
0x070C	0xE015    BLE	__me_lab_end
;__Lib_MathDouble.c, 512 :: 		
0x070E	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 513 :: 		
0x0710	0xD20D    BCS	__me_ovfl
;__Lib_MathDouble.c, 515 :: 		
0x0712	0xF02101FF  BIC	R1, R1, #255
;__Lib_MathDouble.c, 516 :: 		
0x0716	0xEA4F0141  LSL	R1, R1, #1
;__Lib_MathDouble.c, 518 :: 		
0x071A	0xEA4F2051  LSR	R0, R1, #9
;__Lib_MathDouble.c, 519 :: 		
0x071E	0xEA4050C3  ORR	R0, R0, R3, LSL #23
;__Lib_MathDouble.c, 520 :: 		
0x0722	0xEA4070C7  ORR	R0, R0, R7, LSL #31
;__Lib_MathDouble.c, 523 :: 		
0x0726	0xE008    B	__me_lab_end
;__Lib_MathDouble.c, 525 :: 		
__me_ovfl1:
0x0728	0x4610    MOV	R0, R2
;__Lib_MathDouble.c, 526 :: 		
__me_ovfl0:
0x072A	0xEA4F77D0  LSR	R7, R0, #31
;__Lib_MathDouble.c, 527 :: 		
__me_ovfl:
0x072E	0xEA4F77C7  LSL	R7, R7, #31
;__Lib_MathDouble.c, 528 :: 		
0x0732	0x20FF    MOVS	R0, #255
;__Lib_MathDouble.c, 529 :: 		
0x0734	0xEA4F50C0  LSL	R0, R0, #23
;__Lib_MathDouble.c, 530 :: 		
0x0738	0x4338    ORRS	R0, R7
;__Lib_MathDouble.c, 531 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 532 :: 		
0x073A	0xE8BD41FA  POP	(R1, R3, R4, R5, R6, R7, R8, R14)
;__Lib_MathDouble.c, 534 :: 		
L_end__Add_FP:
0x073E	0xB001    ADD	SP, SP, #4
0x0740	0x4770    BX	LR
; end of __Add_FP
__Lib_PrintOut_fround:
;__Lib_PrintOut.c, 130 :: 		
; prec start address is: 0 (R0)
0x0510	0xB081    SUB	SP, SP, #4
0x0512	0xF8CDE000  STR	LR, [SP, #0]
0x0516	0xFA5FF880  UXTB	R8, R0
; prec end address is: 0 (R0)
; prec start address is: 32 (R8)
;__Lib_PrintOut.c, 132 :: 		
0x051A	0xF1B80F6E  CMP	R8, #110
0x051E	0xD32C    BCC	L___Lib_PrintOut_fround0
;__Lib_PrintOut.c, 133 :: 		
0x0520	0x2164    MOVS	R1, #100
0x0522	0xFBB8F1F1  UDIV	R1, R8, R1
0x0526	0xB2C9    UXTB	R1, R1
0x0528	0x3112    ADDS	R1, #18
0x052A	0xB209    SXTH	R1, R1
0x052C	0x008A    LSLS	R2, R1, #2
0x052E	0x4928    LDR	R1, [PC, #160]
0x0530	0x1889    ADDS	R1, R1, R2
0x0532	0x680A    LDR	R2, [R1, #0]
0x0534	0xF04F507C  MOV	R0, #1056964608
0x0538	0xF7FFFE3C  BL	__Mul_FP+0
0x053C	0x2164    MOVS	R1, #100
0x053E	0xFBB8F2F1  UDIV	R2, R8, R1
0x0542	0xFB018212  MLS	R2, R1, R2, R8
0x0546	0xB2D2    UXTB	R2, R2
0x0548	0x210A    MOVS	R1, #10
0x054A	0xFBB2F1F1  UDIV	R1, R2, R1
0x054E	0xB2C9    UXTB	R1, R1
0x0550	0x3109    ADDS	R1, #9
0x0552	0xB209    SXTH	R1, R1
0x0554	0x008A    LSLS	R2, R1, #2
0x0556	0x491E    LDR	R1, [PC, #120]
0x0558	0x1889    ADDS	R1, R1, R2
0x055A	0x680A    LDR	R2, [R1, #0]
0x055C	0xF7FFFE2A  BL	__Mul_FP+0
0x0560	0x220A    MOVS	R2, #10
0x0562	0xFBB8F1F2  UDIV	R1, R8, R2
0x0566	0xFB028111  MLS	R1, R2, R1, R8
0x056A	0xB2C9    UXTB	R1, R1
; prec end address is: 32 (R8)
0x056C	0x008A    LSLS	R2, R1, #2
0x056E	0x4918    LDR	R1, [PC, #96]
0x0570	0x1889    ADDS	R1, R1, R2
0x0572	0x680A    LDR	R2, [R1, #0]
0x0574	0xF7FFFE1E  BL	__Mul_FP+0
0x0578	0xE026    B	L_end_fround
L___Lib_PrintOut_fround0:
;__Lib_PrintOut.c, 135 :: 		
; prec start address is: 32 (R8)
0x057A	0xF1B80F0A  CMP	R8, #10
0x057E	0xD91A    BLS	L___Lib_PrintOut_fround2
;__Lib_PrintOut.c, 136 :: 		
0x0580	0x210A    MOVS	R1, #10
0x0582	0xFBB8F1F1  UDIV	R1, R8, R1
0x0586	0xB2C9    UXTB	R1, R1
0x0588	0x3109    ADDS	R1, #9
0x058A	0xB209    SXTH	R1, R1
0x058C	0x008A    LSLS	R2, R1, #2
0x058E	0x4910    LDR	R1, [PC, #64]
0x0590	0x1889    ADDS	R1, R1, R2
0x0592	0x680A    LDR	R2, [R1, #0]
0x0594	0xF04F507C  MOV	R0, #1056964608
0x0598	0xF7FFFE0C  BL	__Mul_FP+0
0x059C	0x220A    MOVS	R2, #10
0x059E	0xFBB8F1F2  UDIV	R1, R8, R2
0x05A2	0xFB028111  MLS	R1, R2, R1, R8
0x05A6	0xB2C9    UXTB	R1, R1
; prec end address is: 32 (R8)
0x05A8	0x008A    LSLS	R2, R1, #2
0x05AA	0x4909    LDR	R1, [PC, #36]
0x05AC	0x1889    ADDS	R1, R1, R2
0x05AE	0x680A    LDR	R2, [R1, #0]
0x05B0	0xF7FFFE00  BL	__Mul_FP+0
0x05B4	0xE008    B	L_end_fround
L___Lib_PrintOut_fround2:
;__Lib_PrintOut.c, 137 :: 		
; prec start address is: 32 (R8)
0x05B6	0xEA4F0288  LSL	R2, R8, #2
; prec end address is: 32 (R8)
0x05BA	0x4905    LDR	R1, [PC, #20]
0x05BC	0x1889    ADDS	R1, R1, R2
0x05BE	0x680A    LDR	R2, [R1, #0]
0x05C0	0xF04F507C  MOV	R0, #1056964608
0x05C4	0xF7FFFDF6  BL	__Mul_FP+0
;__Lib_PrintOut.c, 138 :: 		
L_end_fround:
0x05C8	0xF8DDE000  LDR	LR, [SP, #0]
0x05CC	0xB001    ADD	SP, SP, #4
0x05CE	0x4770    BX	LR
0x05D0	0x4CA40000  	__Lib_PrintOut__npowers_+0
; end of __Lib_PrintOut_fround
_ucRF4463Setup:
;rf4463handler.c, 177 :: 		uint8_t ucRF4463Setup( uint8_t ucRxChannel, uint8_t ucTxChannel, uint16_t usNetwork, uint8_t ucTxPower ){
0x3EF0	0xB086    SUB	SP, SP, #24
0x3EF2	0xF8CDE000  STR	LR, [SP, #0]
0x3EF6	0xF88D0008  STRB	R0, [SP, #8]
0x3EFA	0xF88D100C  STRB	R1, [SP, #12]
0x3EFE	0xF8AD2010  STRH	R2, [SP, #16]
0x3F02	0xF88D3014  STRB	R3, [SP, #20]
;rf4463handler.c, 178 :: 		uint8_t ucRetries = 0;
;rf4463handler.c, 179 :: 		int8_t ucIsRFAvailable = NOT_SUCCESS;
0x3F06	0x2401    MOVS	R4, #1
0x3F08	0xF88D4004  STRB	R4, [SP, #4]
;rf4463handler.c, 184 :: 		_SPI_SS_DISABLE | _SPI_SSM_ENABLE | _SPI_SSI_1, &_GPIO_MODULE_SPI2_PB13_14_15 );
0x3F0C	0x4A64    LDR	R2, [PC, #400]
0x3F0E	0xF2403104  MOVW	R1, #772
;rf4463handler.c, 183 :: 		SPI2_Init_Advanced( _SPI_FPCLK_DIV8, _SPI_MASTER | _SPI_8_BIT | _SPI_CLK_IDLE_LOW | _SPI_FIRST_CLK_EDGE_TRANSITION | _SPI_MSB_FIRST |
0x3F12	0x2002    MOVS	R0, #2
;rf4463handler.c, 184 :: 		_SPI_SS_DISABLE | _SPI_SSM_ENABLE | _SPI_SSI_1, &_GPIO_MODULE_SPI2_PB13_14_15 );
0x3F14	0xF7FFFB9A  BL	_SPI2_Init_Advanced+0
;rf4463handler.c, 189 :: 		GPIO_Digital_Input( &GPIOC_BASE, _GPIO_PINMASK_12 );
0x3F18	0xF2410100  MOVW	R1, #4096
0x3F1C	0x4861    LDR	R0, [PC, #388]
0x3F1E	0xF7FFFF45  BL	_GPIO_Digital_Input+0
;rf4463handler.c, 191 :: 		GPIO_Digital_Output( &GPIOB_BASE, _GPIO_PINMASK_12 );
0x3F22	0xF2410100  MOVW	R1, #4096
0x3F26	0x4860    LDR	R0, [PC, #384]
0x3F28	0xF7FFFFD4  BL	_GPIO_Digital_Output+0
;rf4463handler.c, 192 :: 		GPIO_Digital_Output( &GPIOB_BASE, _GPIO_PINMASK_11 );
0x3F2C	0xF6400100  MOVW	R1, #2048
0x3F30	0x485D    LDR	R0, [PC, #372]
0x3F32	0xF7FFFFCF  BL	_GPIO_Digital_Output+0
;rf4463handler.c, 193 :: 		GPIO_Digital_Output( &GPIOC_BASE, _GPIO_PINMASK_11 );
0x3F36	0xF6400100  MOVW	R1, #2048
0x3F3A	0x485A    LDR	R0, [PC, #360]
0x3F3C	0xF7FFFFCA  BL	_GPIO_Digital_Output+0
;rf4463handler.c, 194 :: 		GPIO_Digital_Output( &GPIOC_BASE, _GPIO_PINMASK_10 );
0x3F40	0xF2404100  MOVW	R1, #1024
0x3F44	0x4857    LDR	R0, [PC, #348]
0x3F46	0xF7FFFFC5  BL	_GPIO_Digital_Output+0
;rf4463handler.c, 201 :: 		RCC_APB2ENRbits.AFIOEN = 1;
0x3F4A	0x2501    MOVS	R5, #1
0x3F4C	0xB26D    SXTB	R5, R5
0x3F4E	0x4C57    LDR	R4, [PC, #348]
0x3F50	0x6025    STR	R5, [R4, #0]
;rf4463handler.c, 205 :: 		AFIO_EXTICR4  |= 0x0002;
0x3F52	0x4C57    LDR	R4, [PC, #348]
0x3F54	0x6824    LDR	R4, [R4, #0]
0x3F56	0xF0440502  ORR	R5, R4, #2
0x3F5A	0x4C55    LDR	R4, [PC, #340]
0x3F5C	0x6025    STR	R5, [R4, #0]
;rf4463handler.c, 209 :: 		EXTI_IMR.B12    |= 1;
0x3F5E	0x2501    MOVS	R5, #1
0x3F60	0x4C54    LDR	R4, [PC, #336]
0x3F62	0x6025    STR	R5, [R4, #0]
;rf4463handler.c, 210 :: 		EXTI_FTSR.B12   |= 1;
0x3F64	0x2501    MOVS	R5, #1
0x3F66	0x4C54    LDR	R4, [PC, #336]
0x3F68	0x6025    STR	R5, [R4, #0]
;rf4463handler.c, 214 :: 		STM_LOGV( "[ RF4463 ] Parameters\r\n", NULL );
0x3F6A	0x2600    MOVS	R6, #0
0x3F6C	0xB276    SXTB	R6, R6
0x3F6E	0x4D53    LDR	R5, [PC, #332]
0x3F70	0x4C53    LDR	R4, [PC, #332]
0x3F72	0xB440    PUSH	(R6)
0x3F74	0xB420    PUSH	(R5)
0x3F76	0xB410    PUSH	(R4)
0x3F78	0xF7FEF848  BL	_PrintOut+0
0x3F7C	0xB003    ADD	SP, SP, #12
;rf4463handler.c, 215 :: 		STM_LOGI( "[ RF4463 ] Tx Channel: %d\r\n", ucTxChannel );
0x3F7E	0x4E51    LDR	R6, [PC, #324]
0x3F80	0x4D4F    LDR	R5, [PC, #316]
0x3F82	0xF89D400C  LDRB	R4, [SP, #12]
0x3F86	0xB410    PUSH	(R4)
0x3F88	0xB440    PUSH	(R6)
0x3F8A	0xB420    PUSH	(R5)
0x3F8C	0xF7FEF83E  BL	_PrintOut+0
0x3F90	0xB003    ADD	SP, SP, #12
;rf4463handler.c, 216 :: 		STM_LOGI( "[ RF4463 ] Rx Channel: %d\r\n", ucRxChannel );
0x3F92	0x4E4D    LDR	R6, [PC, #308]
0x3F94	0x4D4A    LDR	R5, [PC, #296]
0x3F96	0xF89D4008  LDRB	R4, [SP, #8]
0x3F9A	0xB410    PUSH	(R4)
0x3F9C	0xB440    PUSH	(R6)
0x3F9E	0xB420    PUSH	(R5)
0x3FA0	0xF7FEF834  BL	_PrintOut+0
0x3FA4	0xB003    ADD	SP, SP, #12
;rf4463handler.c, 217 :: 		STM_LOGI( "[ RF4463 ] Network: %d\r\n", usNetwork );
0x3FA6	0x4E49    LDR	R6, [PC, #292]
0x3FA8	0x4D45    LDR	R5, [PC, #276]
0x3FAA	0xF8BD4010  LDRH	R4, [SP, #16]
0x3FAE	0xB410    PUSH	(R4)
0x3FB0	0xB440    PUSH	(R6)
0x3FB2	0xB420    PUSH	(R5)
0x3FB4	0xF7FEF82A  BL	_PrintOut+0
0x3FB8	0xB003    ADD	SP, SP, #12
;rf4463handler.c, 218 :: 		STM_LOGI( "[ RF4463 ] Tx Power: %d\r\n", ucTxPower );
0x3FBA	0x4E45    LDR	R6, [PC, #276]
0x3FBC	0x4D40    LDR	R5, [PC, #256]
0x3FBE	0xF89D4014  LDRB	R4, [SP, #20]
0x3FC2	0xB410    PUSH	(R4)
0x3FC4	0xB440    PUSH	(R6)
0x3FC6	0xB420    PUSH	(R5)
0x3FC8	0xF7FEF820  BL	_PrintOut+0
0x3FCC	0xB003    ADD	SP, SP, #12
;rf4463handler.c, 222 :: 		vRf4463Init( ucRxChannel, ucTxChannel, usNetwork, ucTxPower, RF4463_FREQUENCY_915MHz );
0x3FCE	0x2402    MOVS	R4, #2
0x3FD0	0xF89D3014  LDRB	R3, [SP, #20]
0x3FD4	0xF8BD2010  LDRH	R2, [SP, #16]
0x3FD8	0xF89D100C  LDRB	R1, [SP, #12]
0x3FDC	0xF89D0008  LDRB	R0, [SP, #8]
0x3FE0	0xB410    PUSH	(R4)
0x3FE2	0xF7FFFD5B  BL	_vRf4463Init+0
0x3FE6	0xB001    ADD	SP, SP, #4
;rf4463handler.c, 227 :: 		for( ucRetries = 0; ucRetries < 15; ucRetries++ ){
0x3FE8	0x2400    MOVS	R4, #0
0x3FEA	0xF88D4015  STRB	R4, [SP, #21]
L_ucRF4463Setup138:
0x3FEE	0xF89D4015  LDRB	R4, [SP, #21]
0x3FF2	0x2C0F    CMP	R4, #15
0x3FF4	0xD228    BCS	L_ucRF4463Setup139
;rf4463handler.c, 228 :: 		if( ucRf4463DeviceAvailability() == SUCCESS ){
0x3FF6	0xF7FFFEE5  BL	_ucRf4463DeviceAvailability+0
0x3FFA	0xB950    CBNZ	R0, L_ucRF4463Setup141
;rf4463handler.c, 229 :: 		STM_LOGD( "[ RF4663 ] Setup Try: %d Success\r\n", ucRetries );
0x3FFC	0xF89D6015  LDRB	R6, [SP, #21]
0x4000	0x4D34    LDR	R5, [PC, #208]
0x4002	0x4C2F    LDR	R4, [PC, #188]
0x4004	0xB440    PUSH	(R6)
0x4006	0xB420    PUSH	(R5)
0x4008	0xB410    PUSH	(R4)
0x400A	0xF7FDFFFF  BL	_PrintOut+0
0x400E	0xB003    ADD	SP, SP, #12
;rf4463handler.c, 230 :: 		break;
0x4010	0xE01A    B	L_ucRF4463Setup139
;rf4463handler.c, 231 :: 		}
L_ucRF4463Setup141:
;rf4463handler.c, 233 :: 		STM_LOGE( "[ RF4463 ] Setup Try %d Failed\r\n", ucRetries );
0x4012	0xF89D6015  LDRB	R6, [SP, #21]
0x4016	0x4D30    LDR	R5, [PC, #192]
0x4018	0x4C29    LDR	R4, [PC, #164]
0x401A	0xB440    PUSH	(R6)
0x401C	0xB420    PUSH	(R5)
0x401E	0xB410    PUSH	(R4)
0x4020	0xF7FDFFF4  BL	_PrintOut+0
0x4024	0xB003    ADD	SP, SP, #12
;rf4463handler.c, 234 :: 		Delay_ms( 50 );
0x4026	0xF24277BF  MOVW	R7, #10175
0x402A	0xF2C00709  MOVT	R7, #9
0x402E	0xBF00    NOP
0x4030	0xBF00    NOP
L_ucRF4463Setup143:
0x4032	0x1E7F    SUBS	R7, R7, #1
0x4034	0xD1FD    BNE	L_ucRF4463Setup143
0x4036	0xBF00    NOP
0x4038	0xBF00    NOP
0x403A	0xBF00    NOP
;rf4463handler.c, 227 :: 		for( ucRetries = 0; ucRetries < 15; ucRetries++ ){
0x403C	0xF89D4015  LDRB	R4, [SP, #21]
0x4040	0x1C64    ADDS	R4, R4, #1
0x4042	0xF88D4015  STRB	R4, [SP, #21]
;rf4463handler.c, 236 :: 		}
0x4046	0xE7D2    B	L_ucRF4463Setup138
L_ucRF4463Setup139:
;rf4463handler.c, 240 :: 		if( ucRetries == 15 ){
0x4048	0xF89D4015  LDRB	R4, [SP, #21]
0x404C	0x2C0F    CMP	R4, #15
0x404E	0xD109    BNE	L_ucRF4463Setup145
;rf4463handler.c, 241 :: 		STM_LOGE( "[ RF4463 ] Setup Retries Excedded\r\n", NULL );
0x4050	0x2600    MOVS	R6, #0
0x4052	0xB276    SXTB	R6, R6
0x4054	0x4D21    LDR	R5, [PC, #132]
0x4056	0x4C1A    LDR	R4, [PC, #104]
0x4058	0xB440    PUSH	(R6)
0x405A	0xB420    PUSH	(R5)
0x405C	0xB410    PUSH	(R4)
0x405E	0xF7FDFFD5  BL	_PrintOut+0
0x4062	0xB003    ADD	SP, SP, #12
;rf4463handler.c, 243 :: 		}
L_ucRF4463Setup145:
;rf4463handler.c, 247 :: 		while( ucIsRFAvailable ){
L_ucRF4463Setup146:
0x4064	0xF99D4004  LDRSB	R4, [SP, #4]
0x4068	0xB124    CBZ	R4, L_ucRF4463Setup147
;rf4463handler.c, 248 :: 		ucIsRFAvailable = ucRf4463EnterStandbyMode();
0x406A	0xF7FFFCA9  BL	_ucRf4463EnterStandbyMode+0
0x406E	0xF88D0004  STRB	R0, [SP, #4]
;rf4463handler.c, 249 :: 		}
0x4072	0xE7F7    B	L_ucRF4463Setup146
L_ucRF4463Setup147:
;rf4463handler.c, 253 :: 		NVIC_IntEnable( IVT_INT_EXTI15_10 );
0x4074	0xF2400038  MOVW	R0, #56
0x4078	0xF7FFFAAC  BL	_NVIC_IntEnable+0
;rf4463handler.c, 254 :: 		ucRf4463ClearInterrupts();
0x407C	0xF000F85E  BL	_ucRf4463ClearInterrupts+0
;rf4463handler.c, 255 :: 		ucRf4463RxInit();
0x4080	0xF7FFFEC2  BL	_ucRf4463RxInit+0
;rf4463handler.c, 256 :: 		STM_LOGD( "[ RF4463 ] Ready\r\n", NULL );
0x4084	0x2600    MOVS	R6, #0
0x4086	0xB276    SXTB	R6, R6
0x4088	0x4D15    LDR	R5, [PC, #84]
0x408A	0x4C0D    LDR	R4, [PC, #52]
0x408C	0xB440    PUSH	(R6)
0x408E	0xB420    PUSH	(R5)
0x4090	0xB410    PUSH	(R4)
0x4092	0xF7FDFFBB  BL	_PrintOut+0
0x4096	0xB003    ADD	SP, SP, #12
;rf4463handler.c, 257 :: 		}
L_end_ucRF4463Setup:
0x4098	0xF8DDE000  LDR	LR, [SP, #0]
0x409C	0xB006    ADD	SP, SP, #24
0x409E	0x4770    BX	LR
0x40A0	0x4BD00000  	__GPIO_MODULE_SPI2_PB13_14_15+0
0x40A4	0x10004001  	GPIOC_BASE+0
0x40A8	0x0C004001  	GPIOB_BASE+0
0x40AC	0x03004242  	RCC_APB2ENRbits+0
0x40B0	0x00144001  	AFIO_EXTICR4+0
0x40B4	0x80304220  	EXTI_IMR+0
0x40B8	0x81B04220  	EXTI_FTSR+0
0x40BC	0x53FA0000  	?lstr_56_main+0
0x40C0	0x03D90000  	_vDebugPrint+0
0x40C4	0x51880000  	?lstr_57_main+0
0x40C8	0x51A40000  	?lstr_58_main+0
0x40CC	0x531D0000  	?lstr_59_main+0
0x40D0	0x52D00000  	?lstr_60_main+0
0x40D4	0x4DF00000  	?lstr_61_main+0
0x40D8	0x4E130000  	?lstr_62_main+0
0x40DC	0x4D850000  	?lstr_63_main+0
0x40E0	0x55790000  	?lstr_64_main+0
; end of _ucRF4463Setup
_SPI2_Init_Advanced:
;__Lib_SPI_123.c, 107 :: 		
; module start address is: 8 (R2)
0x364C	0xB083    SUB	SP, SP, #12
0x364E	0xF8CDE000  STR	LR, [SP, #0]
0x3652	0xF88D0004  STRB	R0, [SP, #4]
0x3656	0x9102    STR	R1, [SP, #8]
; module end address is: 8 (R2)
; module start address is: 8 (R2)
;__Lib_SPI_123.c, 108 :: 		
0x3658	0x4C0B    LDR	R4, [PC, #44]
0x365A	0x4B0C    LDR	R3, [PC, #48]
0x365C	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 109 :: 		
0x365E	0x4C0C    LDR	R4, [PC, #48]
0x3660	0x4B0C    LDR	R3, [PC, #48]
0x3662	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 111 :: 		
0x3664	0x2401    MOVS	R4, #1
0x3666	0xB264    SXTB	R4, R4
0x3668	0x4B0B    LDR	R3, [PC, #44]
0x366A	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 112 :: 		
0x366C	0x4610    MOV	R0, R2
; module end address is: 8 (R2)
0x366E	0xF7FEFCE1  BL	_GPIO_Alternate_Function_Enable+0
;__Lib_SPI_123.c, 114 :: 		
0x3672	0x9A02    LDR	R2, [SP, #8]
0x3674	0xF89D1004  LDRB	R1, [SP, #4]
0x3678	0x4808    LDR	R0, [PC, #32]
0x367A	0xF7FFFED3  BL	__Lib_SPI_123_SPIx_Init_Advanced+0
;__Lib_SPI_123.c, 115 :: 		
L_end_SPI2_Init_Advanced:
0x367E	0xF8DDE000  LDR	LR, [SP, #0]
0x3682	0xB003    ADD	SP, SP, #12
0x3684	0x4770    BX	LR
0x3686	0xBF00    NOP
0x3688	0x09490000  	_SPI2_Read+0
0x368C	0x09C02000  	_SPI_Rd_Ptr+0
0x3690	0xFFFFFFFF  	_SPI2_Write+0
0x3694	0x09C42000  	_SPI_Wr_Ptr+0
0x3698	0x03B84242  	RCC_APB1ENR+0
0x369C	0x38004000  	SPI2_CR1+0
; end of _SPI2_Init_Advanced
__Lib_SPI_123_SPIx_Init_Advanced:
;__Lib_SPI_123.c, 53 :: 		
; config start address is: 8 (R2)
; clock_divider start address is: 4 (R1)
; base start address is: 0 (R0)
0x3424	0xB081    SUB	SP, SP, #4
; config end address is: 8 (R2)
; clock_divider end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; clock_divider start address is: 4 (R1)
; config start address is: 8 (R2)
;__Lib_SPI_123.c, 56 :: 		
0x3426	0x2300    MOVS	R3, #0
0x3428	0x6003    STR	R3, [R0, #0]
;__Lib_SPI_123.c, 58 :: 		
0x342A	0x00CB    LSLS	R3, R1, #3
0x342C	0xB29B    UXTH	R3, R3
; clock_divider end address is: 4 (R1)
0x342E	0xEA420303  ORR	R3, R2, R3, LSL #0
;__Lib_SPI_123.c, 60 :: 		
0x3432	0x6804    LDR	R4, [R0, #0]
0x3434	0xB29B    UXTH	R3, R3
0x3436	0xEA440303  ORR	R3, R4, R3, LSL #0
0x343A	0x6003    STR	R3, [R0, #0]
;__Lib_SPI_123.c, 61 :: 		
0x343C	0x1D05    ADDS	R5, R0, #4
0x343E	0x1413    ASRS	R3, R2, #16
; config end address is: 8 (R2)
0x3440	0x461C    MOV	R4, R3
0x3442	0x682B    LDR	R3, [R5, #0]
0x3444	0xF3640382  BFI	R3, R4, #2, #1
0x3448	0x602B    STR	R3, [R5, #0]
;__Lib_SPI_123.c, 63 :: 		
0x344A	0xF200051C  ADDW	R5, R0, #28
0x344E	0x2400    MOVS	R4, #0
0x3450	0x682B    LDR	R3, [R5, #0]
0x3452	0xF36423CB  BFI	R3, R4, #11, #1
0x3456	0x602B    STR	R3, [R5, #0]
;__Lib_SPI_123.c, 64 :: 		
0x3458	0x2401    MOVS	R4, #1
0x345A	0x6803    LDR	R3, [R0, #0]
0x345C	0xF3641386  BFI	R3, R4, #6, #1
0x3460	0x6003    STR	R3, [R0, #0]
; base end address is: 0 (R0)
;__Lib_SPI_123.c, 65 :: 		
L_end_SPIx_Init_Advanced:
0x3462	0xB001    ADD	SP, SP, #4
0x3464	0x4770    BX	LR
; end of __Lib_SPI_123_SPIx_Init_Advanced
_GPIO_Digital_Input:
;__Lib_GPIO_32F10x.c, 369 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x3DAC	0xB081    SUB	SP, SP, #4
0x3DAE	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 370 :: 		
0x3DB2	0xF04F0242  MOV	R2, #66
0x3DB6	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x3DB8	0xF7FFFD08  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 371 :: 		
L_end_GPIO_Digital_Input:
0x3DBC	0xF8DDE000  LDR	LR, [SP, #0]
0x3DC0	0xB001    ADD	SP, SP, #4
0x3DC2	0x4770    BX	LR
; end of _GPIO_Digital_Input
_vRf4463Init:
;rf4463pro.c, 42 :: 		void vRf4463Init( uint8_t ucSetTxChannel, uint8_t ucSetRxChannel, uint16_t usNetwork, uint8_t ucTxPower, uint8_t ucFrequency ){
0x3A9C	0xB08A    SUB	SP, SP, #40
0x3A9E	0xF8CDE000  STR	LR, [SP, #0]
0x3AA2	0xF88D0018  STRB	R0, [SP, #24]
0x3AA6	0xF88D101C  STRB	R1, [SP, #28]
0x3AAA	0xF8AD2020  STRH	R2, [SP, #32]
0x3AAE	0xF88D3024  STRB	R3, [SP, #36]
; ucFrequency start address is: 0 (R0)
0x3AB2	0xF89D0028  LDRB	R0, [SP, #40]
;rf4463pro.c, 47 :: 		if( usNetwork == 0 ){
0x3AB6	0xF8BD4020  LDRH	R4, [SP, #32]
0x3ABA	0xB954    CBNZ	R4, L_vRf4463Init266
; ucFrequency end address is: 0 (R0)
;rf4463pro.c, 48 :: 		STM_LOGE( "[ RF4463 ] Invalid Network\r\n", NULL );
0x3ABC	0x2600    MOVS	R6, #0
0x3ABE	0xB276    SXTB	R6, R6
0x3AC0	0x4DAF    LDR	R5, [PC, #700]
0x3AC2	0x4CB0    LDR	R4, [PC, #704]
0x3AC4	0xB440    PUSH	(R6)
0x3AC6	0xB420    PUSH	(R5)
0x3AC8	0xB410    PUSH	(R4)
0x3ACA	0xF7FEFA9F  BL	_PrintOut+0
0x3ACE	0xB003    ADD	SP, SP, #12
;rf4463pro.c, 49 :: 		return;
0x3AD0	0xE151    B	L_end_vRf4463Init
;rf4463pro.c, 50 :: 		}
L_vRf4463Init266:
;rf4463pro.c, 51 :: 		if( ( ucSetTxChannel == 0 || ucSetTxChannel > MAX_RF_CHANNEL ) || ( ucSetRxChannel == 0 || ucSetRxChannel > MAX_RF_CHANNEL ) ){
; ucFrequency start address is: 0 (R0)
0x3AD2	0xF89D4018  LDRB	R4, [SP, #24]
0x3AD6	0xB15C    CBZ	R4, L__vRf4463Init355
0x3AD8	0xF89D4018  LDRB	R4, [SP, #24]
0x3ADC	0x2C19    CMP	R4, #25
0x3ADE	0xD807    BHI	L__vRf4463Init354
L__vRf4463Init351:
0x3AE0	0xF89D401C  LDRB	R4, [SP, #28]
0x3AE4	0xB124    CBZ	R4, L__vRf4463Init353
0x3AE6	0xF89D401C  LDRB	R4, [SP, #28]
0x3AEA	0x2C19    CMP	R4, #25
0x3AEC	0xD800    BHI	L__vRf4463Init352
L__vRf4463Init350:
0x3AEE	0xE00A    B	L_vRf4463Init273
; ucFrequency end address is: 0 (R0)
L__vRf4463Init355:
L__vRf4463Init354:
L__vRf4463Init353:
L__vRf4463Init352:
;rf4463pro.c, 52 :: 		STM_LOGE( "[ RF4463 ] Invalid Channel\r\n", NULL );
0x3AF0	0x2600    MOVS	R6, #0
0x3AF2	0xB276    SXTB	R6, R6
0x3AF4	0x4DA4    LDR	R5, [PC, #656]
0x3AF6	0x4CA3    LDR	R4, [PC, #652]
0x3AF8	0xB440    PUSH	(R6)
0x3AFA	0xB420    PUSH	(R5)
0x3AFC	0xB410    PUSH	(R4)
0x3AFE	0xF7FEFA85  BL	_PrintOut+0
0x3B02	0xB003    ADD	SP, SP, #12
;rf4463pro.c, 53 :: 		return;
0x3B04	0xE137    B	L_end_vRf4463Init
;rf4463pro.c, 54 :: 		}
L_vRf4463Init273:
;rf4463pro.c, 56 :: 		switch( ucFrequency ){
; ucFrequency start address is: 0 (R0)
0x3B06	0xE02A    B	L_vRf4463Init274
; ucFrequency end address is: 0 (R0)
;rf4463pro.c, 57 :: 		case RF4463_FREQUENCY_868MHz:
L_vRf4463Init276:
;rf4463pro.c, 58 :: 		STM_LOGI( "[ RF4463 ] 868MHz Selected\r\n", NULL );
0x3B08	0x2600    MOVS	R6, #0
0x3B0A	0xB276    SXTB	R6, R6
0x3B0C	0x4D9F    LDR	R5, [PC, #636]
0x3B0E	0x4C9D    LDR	R4, [PC, #628]
0x3B10	0xB440    PUSH	(R6)
0x3B12	0xB420    PUSH	(R5)
0x3B14	0xB410    PUSH	(R4)
0x3B16	0xF7FEFA79  BL	_PrintOut+0
0x3B1A	0xB003    ADD	SP, SP, #12
;rf4463pro.c, 59 :: 		STM_LOGE( "[ RF4463 ] 868MHz Parameters not available\r\n", NULL );
0x3B1C	0x2600    MOVS	R6, #0
0x3B1E	0xB276    SXTB	R6, R6
0x3B20	0x4D9B    LDR	R5, [PC, #620]
0x3B22	0x4C98    LDR	R4, [PC, #608]
0x3B24	0xB440    PUSH	(R6)
0x3B26	0xB420    PUSH	(R5)
0x3B28	0xB410    PUSH	(R4)
0x3B2A	0xF7FEFA6F  BL	_PrintOut+0
0x3B2E	0xB003    ADD	SP, SP, #12
;rf4463pro.c, 60 :: 		break;
0x3B30	0xE01A    B	L_vRf4463Init275
;rf4463pro.c, 61 :: 		case RF4463_FREQUENCY_915MHz:
L_vRf4463Init277:
;rf4463pro.c, 62 :: 		STM_LOGI( "[ RF4463 ] 915MHz Selected\r\n", NULL );
0x3B32	0x2600    MOVS	R6, #0
0x3B34	0xB276    SXTB	R6, R6
0x3B36	0x4D97    LDR	R5, [PC, #604]
0x3B38	0x4C92    LDR	R4, [PC, #584]
0x3B3A	0xB440    PUSH	(R6)
0x3B3C	0xB420    PUSH	(R5)
0x3B3E	0xB410    PUSH	(R4)
0x3B40	0xF7FEFA64  BL	_PrintOut+0
0x3B44	0xB003    ADD	SP, SP, #12
;rf4463pro.c, 63 :: 		break;
0x3B46	0xE00F    B	L_vRf4463Init275
;rf4463pro.c, 64 :: 		default:
L_vRf4463Init278:
;rf4463pro.c, 65 :: 		STM_LOGE( "[ RF4463 ] Invalid frequency\r\n", NULL );
0x3B48	0x2600    MOVS	R6, #0
0x3B4A	0xB276    SXTB	R6, R6
0x3B4C	0x4D92    LDR	R5, [PC, #584]
0x3B4E	0x4C8D    LDR	R4, [PC, #564]
0x3B50	0xB440    PUSH	(R6)
0x3B52	0xB420    PUSH	(R5)
0x3B54	0xB410    PUSH	(R4)
0x3B56	0xF7FEFA59  BL	_PrintOut+0
0x3B5A	0xB003    ADD	SP, SP, #12
;rf4463pro.c, 66 :: 		return;
0x3B5C	0xE10B    B	L_end_vRf4463Init
;rf4463pro.c, 67 :: 		}
L_vRf4463Init274:
; ucFrequency start address is: 0 (R0)
0x3B5E	0x2801    CMP	R0, #1
0x3B60	0xD0D2    BEQ	L_vRf4463Init276
0x3B62	0x2802    CMP	R0, #2
0x3B64	0xD0E5    BEQ	L_vRf4463Init277
; ucFrequency end address is: 0 (R0)
0x3B66	0xE7EF    B	L_vRf4463Init278
L_vRf4463Init275:
;rf4463pro.c, 69 :: 		usRfNetwork = usNetwork;
0x3B68	0xF8BD5020  LDRH	R5, [SP, #32]
0x3B6C	0x4C8B    LDR	R4, [PC, #556]
0x3B6E	0x7025    STRB	R5, [R4, #0]
;rf4463pro.c, 70 :: 		ucRxChannel = ucSetRxChannel;
0x3B70	0xF89D501C  LDRB	R5, [SP, #28]
0x3B74	0x4C8A    LDR	R4, [PC, #552]
0x3B76	0x7025    STRB	R5, [R4, #0]
;rf4463pro.c, 71 :: 		ucTxChannel = ucSetTxChannel;
0x3B78	0xF89D5018  LDRB	R5, [SP, #24]
0x3B7C	0x4C89    LDR	R4, [PC, #548]
0x3B7E	0x7025    STRB	R5, [R4, #0]
;rf4463pro.c, 75 :: 		vRf4463PowerOnReset();
0x3B80	0xF7FFFC86  BL	_vRf4463PowerOnReset+0
;rf4463pro.c, 76 :: 		vRf4463SetConfiguration( RF4463_CONFIGURATION_DATA, sizeof( RF4463_CONFIGURATION_DATA ) );
0x3B84	0xF24031C9  MOVW	R1, #969
0x3B88	0x4887    LDR	R0, [PC, #540]
0x3B8A	0xF7FFFA43  BL	_vRf4463SetConfiguration+0
;rf4463pro.c, 81 :: 		pcBuffer[ 0 ] = RF4463_GPIO_NO_CHANGE;
0x3B8E	0xAE01    ADD	R6, SP, #4
0x3B90	0x2400    MOVS	R4, #0
0x3B92	0x7034    STRB	R4, [R6, #0]
;rf4463pro.c, 82 :: 		pcBuffer[ 1 ] = RF4463_GPIO_NO_CHANGE;
0x3B94	0x1C75    ADDS	R5, R6, #1
0x3B96	0x2400    MOVS	R4, #0
0x3B98	0x702C    STRB	R4, [R5, #0]
;rf4463pro.c, 83 :: 		pcBuffer[ 2 ] = RF4463_GPIO_RX_STATE;
0x3B9A	0x1CB5    ADDS	R5, R6, #2
0x3B9C	0x2421    MOVS	R4, #33
0x3B9E	0x702C    STRB	R4, [R5, #0]
;rf4463pro.c, 84 :: 		pcBuffer[ 3 ] = RF4463_GPIO_TX_STATE;
0x3BA0	0x1CF5    ADDS	R5, R6, #3
0x3BA2	0x2420    MOVS	R4, #32
0x3BA4	0x702C    STRB	R4, [R5, #0]
;rf4463pro.c, 85 :: 		pcBuffer[ 4 ] = RF4463_NIRQ_INTERRUPT_SIGNAL;
0x3BA6	0x1D35    ADDS	R5, R6, #4
0x3BA8	0x2427    MOVS	R4, #39
0x3BAA	0x702C    STRB	R4, [R5, #0]
;rf4463pro.c, 86 :: 		pcBuffer[ 5 ] = RF4463_GPIO_SPI_DATA_OUT;
0x3BAC	0x1D75    ADDS	R5, R6, #5
0x3BAE	0x240B    MOVS	R4, #11
0x3BB0	0x702C    STRB	R4, [R5, #0]
;rf4463pro.c, 87 :: 		ucRf4463SetCommand( 6, RF4463_CMD_GPIO_PIN_CFG, pcBuffer );
0x3BB2	0x4632    MOV	R2, R6
0x3BB4	0x2113    MOVS	R1, #19
0x3BB6	0x2006    MOVS	R0, #6
0x3BB8	0xF7FFFF12  BL	_ucRf4463SetCommand+0
;rf4463pro.c, 88 :: 		vBufferSetToZero( pcBuffer, 20 );
0x3BBC	0xAC01    ADD	R4, SP, #4
0x3BBE	0x2114    MOVS	R1, #20
0x3BC0	0x4620    MOV	R0, R4
0x3BC2	0xF7FFFA63  BL	_vBufferSetToZero+0
;rf4463pro.c, 92 :: 		pcBuffer[ 0 ] = 98;
0x3BC6	0xAD01    ADD	R5, SP, #4
0x3BC8	0x2462    MOVS	R4, #98
0x3BCA	0x702C    STRB	R4, [R5, #0]
;rf4463pro.c, 93 :: 		ucRf4463SetProperty( RF4463_PROPERTY_GLOBAL_XO_TUNE, 1, pcBuffer );
0x3BCC	0x462A    MOV	R2, R5
0x3BCE	0x2101    MOVS	R1, #1
0x3BD0	0x2000    MOVS	R0, #0
0x3BD2	0xF7FFFA8B  BL	_ucRf4463SetProperty+0
;rf4463pro.c, 94 :: 		vBufferSetToZero( pcBuffer, 20 );
0x3BD6	0xAC01    ADD	R4, SP, #4
0x3BD8	0x2114    MOVS	R1, #20
0x3BDA	0x4620    MOV	R0, R4
0x3BDC	0xF7FFFA56  BL	_vBufferSetToZero+0
;rf4463pro.c, 98 :: 		pcBuffer[ 0 ] = 0x00;
0x3BE0	0xAD01    ADD	R5, SP, #4
0x3BE2	0x2400    MOVS	R4, #0
0x3BE4	0x702C    STRB	R4, [R5, #0]
;rf4463pro.c, 99 :: 		ucRf4463SetProperty( RF4463_PROPERTY_GLOBAL_CONFIG, 1, pcBuffer );
0x3BE6	0x462A    MOV	R2, R5
0x3BE8	0x2101    MOVS	R1, #1
0x3BEA	0x2003    MOVS	R0, #3
0x3BEC	0xF7FFFA7E  BL	_ucRf4463SetProperty+0
;rf4463pro.c, 100 :: 		vBufferSetToZero( pcBuffer, 20 );
0x3BF0	0xAC01    ADD	R4, SP, #4
0x3BF2	0x2114    MOVS	R1, #20
0x3BF4	0x4620    MOV	R0, R4
0x3BF6	0xF7FFFA49  BL	_vBufferSetToZero+0
;rf4463pro.c, 104 :: 		pcBuffer[ 0 ] = 0x08;
0x3BFA	0xAE01    ADD	R6, SP, #4
0x3BFC	0x2408    MOVS	R4, #8
0x3BFE	0x7034    STRB	R4, [R6, #0]
;rf4463pro.c, 105 :: 		pcBuffer[ 1 ] = 0x14;
0x3C00	0x1C75    ADDS	R5, R6, #1
0x3C02	0x2414    MOVS	R4, #20
0x3C04	0x702C    STRB	R4, [R5, #0]
;rf4463pro.c, 106 :: 		pcBuffer[ 2 ] = 0x00;
0x3C06	0x1CB5    ADDS	R5, R6, #2
0x3C08	0x2400    MOVS	R4, #0
0x3C0A	0x702C    STRB	R4, [R5, #0]
;rf4463pro.c, 107 :: 		pcBuffer[ 3 ] = 0x0F;
0x3C0C	0x1CF5    ADDS	R5, R6, #3
0x3C0E	0x240F    MOVS	R4, #15
0x3C10	0x702C    STRB	R4, [R5, #0]
;rf4463pro.c, 108 :: 		pcBuffer[ 4 ] = RF4463_PREAMBLE_FIRST_1 | RF4463_PREAMBLE_LENGTH_BYTES | RF4463_PREAMBLE_STANDARD_1010;
0x3C12	0x1D35    ADDS	R5, R6, #4
0x3C14	0x2431    MOVS	R4, #49
0x3C16	0x702C    STRB	R4, [R5, #0]
;rf4463pro.c, 109 :: 		pcBuffer[ 5 ] = 0x00;
0x3C18	0x1D75    ADDS	R5, R6, #5
0x3C1A	0x2400    MOVS	R4, #0
0x3C1C	0x702C    STRB	R4, [R5, #0]
;rf4463pro.c, 110 :: 		pcBuffer[ 6 ] = 0x00;
0x3C1E	0x1DB5    ADDS	R5, R6, #6
0x3C20	0x2400    MOVS	R4, #0
0x3C22	0x702C    STRB	R4, [R5, #0]
;rf4463pro.c, 111 :: 		pcBuffer[ 7 ] = 0x00;
0x3C24	0x1DF5    ADDS	R5, R6, #7
0x3C26	0x2400    MOVS	R4, #0
0x3C28	0x702C    STRB	R4, [R5, #0]
;rf4463pro.c, 112 :: 		pcBuffer[ 8 ] = 0x00;
0x3C2A	0xF2060508  ADDW	R5, R6, #8
0x3C2E	0x2400    MOVS	R4, #0
0x3C30	0x702C    STRB	R4, [R5, #0]
;rf4463pro.c, 113 :: 		ucRf4463SetProperty( RF4463_PROPERTY_PREAMBLE_TX_LENGTH, 9, pcBuffer );
0x3C32	0x4632    MOV	R2, R6
0x3C34	0x2109    MOVS	R1, #9
0x3C36	0xF2410000  MOVW	R0, #4096
0x3C3A	0xF7FFFA57  BL	_ucRf4463SetProperty+0
;rf4463pro.c, 117 :: 		pcBuffer[ 0 ] = ( usNetwork >> 8 );
0x3C3E	0xAE01    ADD	R6, SP, #4
0x3C40	0xF8BD4020  LDRH	R4, [SP, #32]
0x3C44	0x0A24    LSRS	R4, R4, #8
0x3C46	0x7034    STRB	R4, [R6, #0]
;rf4463pro.c, 118 :: 		pcBuffer[ 1 ] = ( usNetwork );
0x3C48	0x1C75    ADDS	R5, R6, #1
0x3C4A	0xF8BD4020  LDRH	R4, [SP, #32]
0x3C4E	0x702C    STRB	R4, [R5, #0]
;rf4463pro.c, 119 :: 		ucRf4463SetSyncWords( pcBuffer, 2 );
0x3C50	0x2102    MOVS	R1, #2
0x3C52	0x4630    MOV	R0, R6
0x3C54	0xF7FFFA2C  BL	_ucRf4463SetSyncWords+0
;rf4463pro.c, 123 :: 		pcBuffer[ 0 ] = RF4463_CRC_SEED_ALL_1S | RF4463_CRC_ITU_T;
0x3C58	0xAD01    ADD	R5, SP, #4
0x3C5A	0x2481    MOVS	R4, #129
0x3C5C	0x702C    STRB	R4, [R5, #0]
;rf4463pro.c, 124 :: 		ucRf4463SetProperty( RF4463_PROPERTY_PKT_CRC_CONFIG, 1, pcBuffer );
0x3C5E	0x462A    MOV	R2, R5
0x3C60	0x2101    MOVS	R1, #1
0x3C62	0xF2412000  MOVW	R0, #4608
0x3C66	0xF7FFFA41  BL	_ucRf4463SetProperty+0
;rf4463pro.c, 126 :: 		pcBuffer[ 0 ] = RF4463_CRC_ENDIAN;
0x3C6A	0xAD01    ADD	R5, SP, #4
0x3C6C	0x2402    MOVS	R4, #2
0x3C6E	0x702C    STRB	R4, [R5, #0]
;rf4463pro.c, 127 :: 		ucRf4463SetProperty( RF4463_PROPERTY_PKT_CONFIG1, 1, pcBuffer );
0x3C70	0x462A    MOV	R2, R5
0x3C72	0x2101    MOVS	R1, #1
0x3C74	0xF2412006  MOVW	R0, #4614
0x3C78	0xF7FFFA38  BL	_ucRf4463SetProperty+0
;rf4463pro.c, 129 :: 		pcBuffer[ 0 ] = RF4463_IN_FIFO | RF4463_DST_FIELD_ENUM_2;
0x3C7C	0xAE01    ADD	R6, SP, #4
0x3C7E	0x240A    MOVS	R4, #10
0x3C80	0x7034    STRB	R4, [R6, #0]
;rf4463pro.c, 130 :: 		pcBuffer[ 1 ] = RF4463_SRC_FIELD_ENUM_1;
0x3C82	0x1C75    ADDS	R5, R6, #1
0x3C84	0x2401    MOVS	R4, #1
0x3C86	0x702C    STRB	R4, [R5, #0]
;rf4463pro.c, 131 :: 		pcBuffer[ 2 ] = 0x00;
0x3C88	0x1CB5    ADDS	R5, R6, #2
0x3C8A	0x2400    MOVS	R4, #0
0x3C8C	0x702C    STRB	R4, [R5, #0]
;rf4463pro.c, 132 :: 		pcBuffer[ 3 ] = 0x20;
0x3C8E	0x1CF5    ADDS	R5, R6, #3
0x3C90	0x2420    MOVS	R4, #32
0x3C92	0x702C    STRB	R4, [R5, #0]
;rf4463pro.c, 133 :: 		pcBuffer[ 4 ] = 0x05;
0x3C94	0x1D35    ADDS	R5, R6, #4
0x3C96	0x2405    MOVS	R4, #5
0x3C98	0x702C    STRB	R4, [R5, #0]
;rf4463pro.c, 134 :: 		ucRf4463SetProperty( RF4463_PROPERTY_PKT_LEN, 5, pcBuffer );
0x3C9A	0x4632    MOV	R2, R6
0x3C9C	0x2105    MOVS	R1, #5
0x3C9E	0xF2412008  MOVW	R0, #4616
0x3CA2	0xF7FFFA23  BL	_ucRf4463SetProperty+0
;rf4463pro.c, 139 :: 		pcBuffer[ 0 ] = 0x00;
0x3CA6	0xAE01    ADD	R6, SP, #4
0x3CA8	0x2400    MOVS	R4, #0
0x3CAA	0x7034    STRB	R4, [R6, #0]
;rf4463pro.c, 140 :: 		pcBuffer[ 1 ] = 0x01;
0x3CAC	0x1C75    ADDS	R5, R6, #1
0x3CAE	0x2401    MOVS	R4, #1
0x3CB0	0x702C    STRB	R4, [R5, #0]
;rf4463pro.c, 141 :: 		pcBuffer[ 2 ] = RF4463_FIELD_CONFIG_PN_START;
0x3CB2	0x1CB5    ADDS	R5, R6, #2
0x3CB4	0x2404    MOVS	R4, #4
0x3CB6	0x702C    STRB	R4, [R5, #0]
;rf4463pro.c, 142 :: 		pcBuffer[ 3 ] = RF4463_FIELD_CONFIG_CRC_START | RF4463_FIELD_CONFIG_SEND_CRC | RF4463_FIELD_CONFIG_CHECK_CRC | RF4463_FIELD_CONFIG_CRC_ENABLE;
0x3CB8	0x1CF5    ADDS	R5, R6, #3
0x3CBA	0x24AA    MOVS	R4, #170
0x3CBC	0x702C    STRB	R4, [R5, #0]
;rf4463pro.c, 143 :: 		pcBuffer[ 4 ] = 0x00;
0x3CBE	0x1D35    ADDS	R5, R6, #4
0x3CC0	0x2400    MOVS	R4, #0
0x3CC2	0x702C    STRB	R4, [R5, #0]
;rf4463pro.c, 144 :: 		pcBuffer[ 5 ] = 50;
0x3CC4	0x1D75    ADDS	R5, R6, #5
0x3CC6	0x2432    MOVS	R4, #50
0x3CC8	0x702C    STRB	R4, [R5, #0]
;rf4463pro.c, 145 :: 		pcBuffer[ 6 ] = RF4463_FIELD_CONFIG_PN_START;
0x3CCA	0x1DB5    ADDS	R5, R6, #6
0x3CCC	0x2404    MOVS	R4, #4
0x3CCE	0x702C    STRB	R4, [R5, #0]
;rf4463pro.c, 146 :: 		pcBuffer[ 7 ] = RF4463_FIELD_CONFIG_CRC_START | RF4463_FIELD_CONFIG_SEND_CRC | RF4463_FIELD_CONFIG_CHECK_CRC | RF4463_FIELD_CONFIG_CRC_ENABLE;
0x3CD0	0x1DF5    ADDS	R5, R6, #7
0x3CD2	0x24AA    MOVS	R4, #170
0x3CD4	0x702C    STRB	R4, [R5, #0]
;rf4463pro.c, 147 :: 		pcBuffer[ 8 ] = 0x00;
0x3CD6	0xF2060508  ADDW	R5, R6, #8
0x3CDA	0x2400    MOVS	R4, #0
0x3CDC	0x702C    STRB	R4, [R5, #0]
;rf4463pro.c, 148 :: 		pcBuffer[ 9 ] = 0x00;
0x3CDE	0xF2060509  ADDW	R5, R6, #9
0x3CE2	0x2400    MOVS	R4, #0
0x3CE4	0x702C    STRB	R4, [R5, #0]
;rf4463pro.c, 149 :: 		pcBuffer[ 10 ] = 0x00;
0x3CE6	0xF206050A  ADDW	R5, R6, #10
0x3CEA	0x2400    MOVS	R4, #0
0x3CEC	0x702C    STRB	R4, [R5, #0]
;rf4463pro.c, 150 :: 		pcBuffer[ 11 ] = 0x00;
0x3CEE	0xF206050B  ADDW	R5, R6, #11
0x3CF2	0x2400    MOVS	R4, #0
0x3CF4	0x702C    STRB	R4, [R5, #0]
;rf4463pro.c, 151 :: 		ucRf4463SetProperty( RF4463_PROPERTY_PKT_FIELD_1_LENGTH_12_8, 12, pcBuffer );
0x3CF6	0x4632    MOV	R2, R6
0x3CF8	0x210C    MOVS	R1, #12
0x3CFA	0xF241200D  MOVW	R0, #4621
0x3CFE	0xF7FFF9F5  BL	_ucRf4463SetProperty+0
;rf4463pro.c, 153 :: 		pcBuffer[ 0 ] = 0x00;
0x3D02	0xAE01    ADD	R6, SP, #4
0x3D04	0x2400    MOVS	R4, #0
0x3D06	0x7034    STRB	R4, [R6, #0]
;rf4463pro.c, 154 :: 		pcBuffer[ 1 ] = 0x00;
0x3D08	0x1C75    ADDS	R5, R6, #1
0x3D0A	0x2400    MOVS	R4, #0
0x3D0C	0x702C    STRB	R4, [R5, #0]
;rf4463pro.c, 155 :: 		pcBuffer[ 2 ] = 0x00;
0x3D0E	0x1CB5    ADDS	R5, R6, #2
0x3D10	0x2400    MOVS	R4, #0
0x3D12	0x702C    STRB	R4, [R5, #0]
;rf4463pro.c, 156 :: 		pcBuffer[ 3 ] = 0x00;
0x3D14	0x1CF5    ADDS	R5, R6, #3
0x3D16	0x2400    MOVS	R4, #0
0x3D18	0x702C    STRB	R4, [R5, #0]
;rf4463pro.c, 157 :: 		pcBuffer[ 4 ] = 0x00;
0x3D1A	0x1D35    ADDS	R5, R6, #4
0x3D1C	0x2400    MOVS	R4, #0
0x3D1E	0x702C    STRB	R4, [R5, #0]
;rf4463pro.c, 158 :: 		pcBuffer[ 5 ] = 0x00;
0x3D20	0x1D75    ADDS	R5, R6, #5
0x3D22	0x2400    MOVS	R4, #0
0x3D24	0x702C    STRB	R4, [R5, #0]
;rf4463pro.c, 159 :: 		pcBuffer[ 6 ] = 0x00;
0x3D26	0x1DB5    ADDS	R5, R6, #6
0x3D28	0x2400    MOVS	R4, #0
0x3D2A	0x702C    STRB	R4, [R5, #0]
;rf4463pro.c, 160 :: 		pcBuffer[ 7 ] = 0x00;
0x3D2C	0x1DF5    ADDS	R5, R6, #7
0x3D2E	0x2400    MOVS	R4, #0
0x3D30	0x702C    STRB	R4, [R5, #0]
;rf4463pro.c, 161 :: 		ucRf4463SetProperty( RF4463_PROPERTY_PKT_FIELD_4_LENGTH_12_8, 8, pcBuffer );
0x3D32	0x4632    MOV	R2, R6
0x3D34	0x2108    MOVS	R1, #8
0x3D36	0xF2412019  MOVW	R0, #4633
0x3D3A	0xF7FFF9D7  BL	_ucRf4463SetProperty+0
;rf4463pro.c, 166 :: 		pcBuffer[ 0 ] = 0x01;
0x3D3E	0xAD01    ADD	R5, SP, #4
0x3D40	0x2401    MOVS	R4, #1
0x3D42	0x702C    STRB	R4, [R5, #0]
;rf4463pro.c, 167 :: 		ucRf4463SetProperty( RF4463_PROPERTY_MODEM_RSSI_CONTROL, 1, pcBuffer );
0x3D44	0x462A    MOV	R2, R5
0x3D46	0x2101    MOVS	R1, #1
0x3D48	0xF242004C  MOVW	R0, #8268
0x3D4C	0xF7FFF9CE  BL	_ucRf4463SetProperty+0
;rf4463pro.c, 172 :: 		pcBuffer[ 0 ] = 0x01;
0x3D50	0xAE01    ADD	R6, SP, #4
0x3D52	0x2401    MOVS	R4, #1
0x3D54	0x7034    STRB	R4, [R6, #0]
;rf4463pro.c, 173 :: 		pcBuffer[ 1 ] = 0x38;
0x3D56	0x1C75    ADDS	R5, R6, #1
0x3D58	0x2438    MOVS	R4, #56
0x3D5A	0x702C    STRB	R4, [R5, #0]
;rf4463pro.c, 174 :: 		pcBuffer[ 2 ] = 0x00;
0x3D5C	0x1CB5    ADDS	R5, R6, #2
0x3D5E	0x2400    MOVS	R4, #0
0x3D60	0x702C    STRB	R4, [R5, #0]
;rf4463pro.c, 175 :: 		ucRf4463SetProperty( RF4463_PROPERTY_INT_CTL_ENABLE, 3, pcBuffer );
0x3D62	0x4632    MOV	R2, R6
0x3D64	0x2103    MOVS	R1, #3
0x3D66	0xF2401000  MOVW	R0, #256
0x3D6A	0xF7FFF9BF  BL	_ucRf4463SetProperty+0
;rf4463pro.c, 180 :: 		ucRf4463SetTxPower( ucTxPower );
0x3D6E	0xF89D0024  LDRB	R0, [SP, #36]
0x3D72	0xF7FFFC03  BL	_ucRf4463SetTxPower+0
;rf4463pro.c, 181 :: 		}
L_end_vRf4463Init:
0x3D76	0xF8DDE000  LDR	LR, [SP, #0]
0x3D7A	0xB00A    ADD	SP, SP, #40
0x3D7C	0x4770    BX	LR
0x3D7E	0xBF00    NOP
0x3D80	0x50BD0000  	?lstr_113_main+0
0x3D84	0x03D90000  	_vDebugPrint+0
0x3D88	0x50A00000  	?lstr_114_main+0
0x3D8C	0x51140000  	?lstr_115_main+0
0x3D90	0x4D080000  	?lstr_116_main+0
0x3D94	0x50F70000  	?lstr_117_main+0
0x3D98	0x4F720000  	?lstr_118_main+0
0x3D9C	0x00E22000  	main_usRfNetwork+0
0x3DA0	0x009B2000  	main_ucRxChannel+0
0x3DA4	0x00DF2000  	main_ucTxChannel+0
0x3DA8	0x46080000  	_RF4463_CONFIGURATION_DATA+0
; end of _vRf4463Init
_vRf4463PowerOnReset:
;rf4463pro.c, 186 :: 		void vRf4463PowerOnReset(){
0x3490	0xB083    SUB	SP, SP, #12
0x3492	0xF8CDE000  STR	LR, [SP, #0]
;rf4463pro.c, 199 :: 		uint8_t pcBuffer[ 7 ] = { RF_POWER_UP };
0x3496	0x2002    MOVS	R0, #2
0x3498	0xF88D0004  STRB	R0, [SP, #4]
0x349C	0x2001    MOVS	R0, #1
0x349E	0xF88D0005  STRB	R0, [SP, #5]
0x34A2	0x2000    MOVS	R0, #0
0x34A4	0xF88D0006  STRB	R0, [SP, #6]
0x34A8	0x2001    MOVS	R0, #1
0x34AA	0xF88D0007  STRB	R0, [SP, #7]
0x34AE	0x20C9    MOVS	R0, #201
0x34B0	0xF88D0008  STRB	R0, [SP, #8]
0x34B4	0x20C3    MOVS	R0, #195
0x34B6	0xF88D0009  STRB	R0, [SP, #9]
0x34BA	0x2080    MOVS	R0, #128
0x34BC	0xF88D000A  STRB	R0, [SP, #10]
;rf4463pro.c, 201 :: 		vRF4463SetPinSDN( PIN_LEVEL_HIGH );
0x34C0	0x2001    MOVS	R0, #1
0x34C2	0xF7FEFC13  BL	_vRF4463SetPinSDN+0
;rf4463pro.c, 202 :: 		Delay_us( 16 );
0x34C6	0xF24007BF  MOVW	R7, #191
0x34CA	0xF2C00700  MOVT	R7, #0
0x34CE	0xBF00    NOP
0x34D0	0xBF00    NOP
L_vRf4463PowerOnReset279:
0x34D2	0x1E7F    SUBS	R7, R7, #1
0x34D4	0xD1FD    BNE	L_vRf4463PowerOnReset279
0x34D6	0xBF00    NOP
0x34D8	0xBF00    NOP
0x34DA	0xBF00    NOP
;rf4463pro.c, 203 :: 		vRF4463SetPinSDN( PIN_LEVEL_LOW );
0x34DC	0x2000    MOVS	R0, #0
0x34DE	0xF7FEFC05  BL	_vRF4463SetPinSDN+0
;rf4463pro.c, 205 :: 		Delay_ms( 6 );
0x34E2	0xF641173F  MOVW	R7, #6463
0x34E6	0xF2C00701  MOVT	R7, #1
L_vRf4463PowerOnReset281:
0x34EA	0x1E7F    SUBS	R7, R7, #1
0x34EC	0xD1FD    BNE	L_vRf4463PowerOnReset281
0x34EE	0xBF00    NOP
0x34F0	0xBF00    NOP
0x34F2	0xBF00    NOP
0x34F4	0xBF00    NOP
0x34F6	0xBF00    NOP
;rf4463pro.c, 207 :: 		vRF4463SetPinSelect( PIN_LEVEL_LOW );
0x34F8	0x2000    MOVS	R0, #0
0x34FA	0xF7FEFC09  BL	_vRF4463SetPinSelect+0
;rf4463pro.c, 208 :: 		vRf4463SPIWriteBuffer( sizeof( pcBuffer ), pcBuffer );
0x34FE	0xA801    ADD	R0, SP, #4
0x3500	0x4601    MOV	R1, R0
0x3502	0x2007    MOVS	R0, #7
0x3504	0xF7FFFFB0  BL	_vRf4463SPIWriteBuffer+0
;rf4463pro.c, 209 :: 		vRF4463SetPinSelect( PIN_LEVEL_HIGH );
0x3508	0x2001    MOVS	R0, #1
0x350A	0xF7FEFC01  BL	_vRF4463SetPinSelect+0
;rf4463pro.c, 210 :: 		}
L_end_vRf4463PowerOnReset:
0x350E	0xF8DDE000  LDR	LR, [SP, #0]
0x3512	0xB003    ADD	SP, SP, #12
0x3514	0x4770    BX	LR
; end of _vRf4463PowerOnReset
_vRF4463SetPinSDN:
;rf4463handler.c, 672 :: 		void vRF4463SetPinSDN( uint8_t ucPinVal ){
; ucPinVal start address is: 0 (R0)
0x1CEC	0xB081    SUB	SP, SP, #4
; ucPinVal end address is: 0 (R0)
; ucPinVal start address is: 0 (R0)
;rf4463handler.c, 673 :: 		RF4463nSDN = ucPinVal;
0x1CEE	0x4902    LDR	R1, [PC, #8]
0x1CF0	0x6008    STR	R0, [R1, #0]
; ucPinVal end address is: 0 (R0)
;rf4463handler.c, 674 :: 		}
L_end_vRF4463SetPinSDN:
0x1CF2	0xB001    ADD	SP, SP, #4
0x1CF4	0x4770    BX	LR
0x1CF6	0xBF00    NOP
0x1CF8	0x81AC4221  	GPIOB_ODR+0
; end of _vRF4463SetPinSDN
_vRF4463SetPinSelect:
;rf4463handler.c, 665 :: 		void vRF4463SetPinSelect( uint8_t ucPinVal ){
; ucPinVal start address is: 0 (R0)
0x1D10	0xB081    SUB	SP, SP, #4
; ucPinVal end address is: 0 (R0)
; ucPinVal start address is: 0 (R0)
;rf4463handler.c, 666 :: 		RF4463nSEL = ucPinVal;
0x1D12	0x4902    LDR	R1, [PC, #8]
0x1D14	0x6008    STR	R0, [R1, #0]
; ucPinVal end address is: 0 (R0)
;rf4463handler.c, 667 :: 		}
L_end_vRF4463SetPinSelect:
0x1D16	0xB001    ADD	SP, SP, #4
0x1D18	0x4770    BX	LR
0x1D1A	0xBF00    NOP
0x1D1C	0x81B04221  	GPIOB_ODR+0
; end of _vRF4463SetPinSelect
_vRf4463SPIWriteBuffer:
;rf4463spi.c, 35 :: 		void vRf4463SPIWriteBuffer( uint16_t usWriteLength, uint8_t * pcWriteBuffer ){
; pcWriteBuffer start address is: 4 (R1)
; usWriteLength start address is: 0 (R0)
0x3468	0xB081    SUB	SP, SP, #4
0x346A	0xF8CDE000  STR	LR, [SP, #0]
; pcWriteBuffer end address is: 4 (R1)
; usWriteLength end address is: 0 (R0)
; usWriteLength start address is: 0 (R0)
; pcWriteBuffer start address is: 4 (R1)
; pcWriteBuffer end address is: 4 (R1)
; usWriteLength end address is: 0 (R0)
0x346E	0x460D    MOV	R5, R1
;rf4463spi.c, 39 :: 		while( usWriteLength-- ){
L_vRf4463SPIWriteBuffer315:
; pcWriteBuffer start address is: 20 (R5)
; usWriteLength start address is: 16 (R4)
; usWriteLength start address is: 0 (R0)
0x3470	0xB283    UXTH	R3, R0
0x3472	0x1E42    SUBS	R2, R0, #1
; usWriteLength end address is: 0 (R0)
; usWriteLength start address is: 16 (R4)
0x3474	0xB294    UXTH	R4, R2
; usWriteLength end address is: 16 (R4)
0x3476	0xB133    CBZ	R3, L_vRf4463SPIWriteBuffer316
; usWriteLength end address is: 16 (R4)
;rf4463spi.c, 40 :: 		ucRf4463SPIByte( *pcWriteBuffer++ );
; usWriteLength start address is: 16 (R4)
0x3478	0x782A    LDRB	R2, [R5, #0]
0x347A	0xB2D0    UXTB	R0, R2
0x347C	0xF7FEFC3E  BL	_ucRf4463SPIByte+0
0x3480	0x1C6D    ADDS	R5, R5, #1
;rf4463spi.c, 41 :: 		}
0x3482	0xB2A0    UXTH	R0, R4
; usWriteLength end address is: 16 (R4)
; pcWriteBuffer end address is: 20 (R5)
0x3484	0xE7F4    B	L_vRf4463SPIWriteBuffer315
L_vRf4463SPIWriteBuffer316:
;rf4463spi.c, 42 :: 		}
L_end_vRf4463SPIWriteBuffer:
0x3486	0xF8DDE000  LDR	LR, [SP, #0]
0x348A	0xB001    ADD	SP, SP, #4
0x348C	0x4770    BX	LR
; end of _vRf4463SPIWriteBuffer
_ucRf4463SPIByte:
;rf4463spi.c, 66 :: 		uint8_t ucRf4463SPIByte( uint8_t pcWriteData ){
; pcWriteData start address is: 0 (R0)
0x1CFC	0xB081    SUB	SP, SP, #4
0x1CFE	0xF8CDE000  STR	LR, [SP, #0]
; pcWriteData end address is: 0 (R0)
; pcWriteData start address is: 0 (R0)
;rf4463spi.c, 67 :: 		return SPI2_Read( pcWriteData );
; pcWriteData end address is: 0 (R0)
0x1D02	0xF7FEFE21  BL	_SPI2_Read+0
0x1D06	0xB2C0    UXTB	R0, R0
;rf4463spi.c, 68 :: 		}
L_end_ucRf4463SPIByte:
0x1D08	0xF8DDE000  LDR	LR, [SP, #0]
0x1D0C	0xB001    ADD	SP, SP, #4
0x1D0E	0x4770    BX	LR
; end of _ucRf4463SPIByte
_SPI2_Read:
;__Lib_SPI_123.c, 99 :: 		
; data_out start address is: 0 (R0)
0x0948	0xB081    SUB	SP, SP, #4
0x094A	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 100 :: 		
0x094E	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x0950	0x4803    LDR	R0, [PC, #12]
0x0952	0xF7FFFE65  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 101 :: 		
L_end_SPI2_Read:
0x0956	0xF8DDE000  LDR	LR, [SP, #0]
0x095A	0xB001    ADD	SP, SP, #4
0x095C	0x4770    BX	LR
0x095E	0xBF00    NOP
0x0960	0x38004000  	SPI2_CR1+0
; end of _SPI2_Read
__Lib_SPI_123_SPIx_Read:
;__Lib_SPI_123.c, 67 :: 		
; data_out start address is: 4 (R1)
; base start address is: 0 (R0)
0x0620	0xB081    SUB	SP, SP, #4
; data_out end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; data_out start address is: 4 (R1)
;__Lib_SPI_123.c, 68 :: 		
0x0622	0xF200020C  ADDW	R2, R0, #12
0x0626	0x6011    STR	R1, [R2, #0]
; data_out end address is: 4 (R1)
; base end address is: 0 (R0)
;__Lib_SPI_123.c, 69 :: 		
L___Lib_SPI_123_SPIx_Read0:
; base start address is: 0 (R0)
0x0628	0xF2000208  ADDW	R2, R0, #8
0x062C	0x6813    LDR	R3, [R2, #0]
0x062E	0xF3C30200  UBFX	R2, R3, #0, #1
0x0632	0xB902    CBNZ	R2, L___Lib_SPI_123_SPIx_Read1
;__Lib_SPI_123.c, 70 :: 		
0x0634	0xE7F8    B	L___Lib_SPI_123_SPIx_Read0
L___Lib_SPI_123_SPIx_Read1:
;__Lib_SPI_123.c, 71 :: 		
0x0636	0xF200020C  ADDW	R2, R0, #12
; base end address is: 0 (R0)
0x063A	0x6812    LDR	R2, [R2, #0]
0x063C	0xB290    UXTH	R0, R2
;__Lib_SPI_123.c, 72 :: 		
L_end_SPIx_Read:
0x063E	0xB001    ADD	SP, SP, #4
0x0640	0x4770    BX	LR
; end of __Lib_SPI_123_SPIx_Read
_vRf4463SetConfiguration:
;rf4463pro.c, 253 :: 		void vRf4463SetConfiguration( const uint8_t * pcParameters, uint16_t usParametersLength ){
; pcParameters start address is: 0 (R0)
0x3014	0xB08C    SUB	SP, SP, #48
0x3016	0xF8CDE000  STR	LR, [SP, #0]
0x301A	0xF8AD102C  STRH	R1, [SP, #44]
; pcParameters end address is: 0 (R0)
; pcParameters start address is: 0 (R0)
;rf4463pro.c, 254 :: 		uint8_t ucCommandLength = 0;
;rf4463pro.c, 255 :: 		uint8_t ucCommand = 0;
;rf4463pro.c, 258 :: 		uint16_t usPosition = 0;
;rf4463pro.c, 260 :: 		usParametersLength  = usParametersLength - 1;
0x301E	0xF8BD202C  LDRH	R2, [SP, #44]
0x3022	0x1E52    SUBS	R2, R2, #1
0x3024	0xF8AD202C  STRH	R2, [SP, #44]
;rf4463pro.c, 261 :: 		ucCommandLength     = pcParameters[ 0 ];
0x3028	0x7802    LDRB	R2, [R0, #0]
;rf4463pro.c, 262 :: 		usPosition          = ucCommandLength + 1;
0x302A	0x1C56    ADDS	R6, R2, #1
0x302C	0xB2B6    UXTH	R6, R6
; usPosition start address is: 24 (R6)
; usPosition end address is: 24 (R6)
0x302E	0xB2B1    UXTH	R1, R6
;rf4463pro.c, 264 :: 		while( usPosition < usParametersLength ){
L_vRf4463SetConfiguration291:
; usPosition start address is: 4 (R1)
; pcParameters start address is: 0 (R0)
; pcParameters end address is: 0 (R0)
0x3030	0xF8BD202C  LDRH	R2, [SP, #44]
0x3034	0x4291    CMP	R1, R2
0x3036	0xD225    BCS	L_vRf4463SetConfiguration292
; pcParameters end address is: 0 (R0)
;rf4463pro.c, 265 :: 		ucCommandLength = ( pcParameters[ usPosition++ ] - 1 );
; pcParameters start address is: 0 (R0)
0x3038	0x1842    ADDS	R2, R0, R1
0x303A	0x7812    LDRB	R2, [R2, #0]
0x303C	0x1E54    SUBS	R4, R2, #1
0x303E	0xF88D402E  STRB	R4, [SP, #46]
0x3042	0x1C4B    ADDS	R3, R1, #1
0x3044	0xB29B    UXTH	R3, R3
; usPosition end address is: 4 (R1)
;rf4463pro.c, 266 :: 		ucCommand = pcParameters[ usPosition++ ];
0x3046	0x18C2    ADDS	R2, R0, R3
0x3048	0x7812    LDRB	R2, [R2, #0]
; ucCommand start address is: 24 (R6)
0x304A	0xB2D6    UXTB	R6, R2
0x304C	0x1C5A    ADDS	R2, R3, #1
0x304E	0xB292    UXTH	R2, R2
; usPosition start address is: 4 (R1)
0x3050	0xB291    UXTH	R1, R2
;rf4463pro.c, 267 :: 		memcpy( ( uint8_t * )pcBuffer, pcParameters + usPosition, ucCommandLength );
0x3052	0x1883    ADDS	R3, R0, R2
0x3054	0xAA03    ADD	R2, SP, #12
0x3056	0xF8AD1004  STRH	R1, [SP, #4]
0x305A	0x9002    STR	R0, [SP, #8]
0x305C	0x4619    MOV	R1, R3
0x305E	0x4610    MOV	R0, R2
0x3060	0xB2E2    UXTB	R2, R4
0x3062	0xF7FEFF1B  BL	_memcpy+0
;rf4463pro.c, 268 :: 		ucRf4463SetCommand( ucCommandLength, ucCommand, pcBuffer );
0x3066	0xAA03    ADD	R2, SP, #12
0x3068	0xB2F1    UXTB	R1, R6
; ucCommand end address is: 24 (R6)
0x306A	0xF89D002E  LDRB	R0, [SP, #46]
0x306E	0xF000FCB7  BL	_ucRf4463SetCommand+0
0x3072	0x9802    LDR	R0, [SP, #8]
0x3074	0xF8BD1004  LDRH	R1, [SP, #4]
;rf4463pro.c, 269 :: 		usPosition = usPosition + ucCommandLength;
0x3078	0xF89D202E  LDRB	R2, [SP, #46]
0x307C	0x188A    ADDS	R2, R1, R2
; usPosition end address is: 4 (R1)
; usPosition start address is: 24 (R6)
0x307E	0xB296    UXTH	R6, R2
;rf4463pro.c, 270 :: 		}
; pcParameters end address is: 0 (R0)
; usPosition end address is: 24 (R6)
0x3080	0xB2B1    UXTH	R1, R6
0x3082	0xE7D5    B	L_vRf4463SetConfiguration291
L_vRf4463SetConfiguration292:
;rf4463pro.c, 271 :: 		}
L_end_vRf4463SetConfiguration:
0x3084	0xF8DDE000  LDR	LR, [SP, #0]
0x3088	0xB00C    ADD	SP, SP, #48
0x308A	0x4770    BX	LR
; end of _vRf4463SetConfiguration
_memcpy:
;__Lib_CString.c, 44 :: 		
; n start address is: 8 (R2)
; s1 start address is: 4 (R1)
; d1 start address is: 0 (R0)
0x1E9C	0xB081    SUB	SP, SP, #4
0x1E9E	0x460B    MOV	R3, R1
0x1EA0	0x4601    MOV	R1, R0
; n end address is: 8 (R2)
; s1 end address is: 4 (R1)
; d1 end address is: 0 (R0)
; d1 start address is: 4 (R1)
; s1 start address is: 12 (R3)
; n start address is: 8 (R2)
;__Lib_CString.c, 48 :: 		
; ss start address is: 0 (R0)
0x1EA2	0x4618    MOV	R0, R3
; s1 end address is: 12 (R3)
;__Lib_CString.c, 49 :: 		
; dd start address is: 20 (R5)
0x1EA4	0x460D    MOV	R5, R1
; d1 end address is: 4 (R1)
; dd end address is: 20 (R5)
; ss end address is: 0 (R0)
;__Lib_CString.c, 50 :: 		
L_memcpy7:
; dd start address is: 20 (R5)
; ss start address is: 0 (R0)
; n start address is: 8 (R2)
; d1 start address is: 4 (R1)
0x1EA6	0xB214    SXTH	R4, R2
0x1EA8	0x1E53    SUBS	R3, R2, #1
0x1EAA	0xB21A    SXTH	R2, R3
; n end address is: 8 (R2)
0x1EAC	0xB124    CBZ	R4, L_memcpy8
; n end address is: 8 (R2)
;__Lib_CString.c, 51 :: 		
; n start address is: 8 (R2)
0x1EAE	0x7803    LDRB	R3, [R0, #0]
0x1EB0	0x702B    STRB	R3, [R5, #0]
0x1EB2	0x1C6D    ADDS	R5, R5, #1
0x1EB4	0x1C40    ADDS	R0, R0, #1
; n end address is: 8 (R2)
; dd end address is: 20 (R5)
; ss end address is: 0 (R0)
0x1EB6	0xE7F6    B	L_memcpy7
L_memcpy8:
;__Lib_CString.c, 53 :: 		
0x1EB8	0x4608    MOV	R0, R1
; d1 end address is: 4 (R1)
;__Lib_CString.c, 54 :: 		
L_end_memcpy:
0x1EBA	0xB001    ADD	SP, SP, #4
0x1EBC	0x4770    BX	LR
; end of _memcpy
_ucRf4463SetCommand:
;rf4463pro.c, 276 :: 		uint8_t ucRf4463SetCommand( uint8_t ucLength, uint8_t ucCommand, uint8_t * pcParametersBuffer ){
0x39E0	0xB084    SUB	SP, SP, #16
0x39E2	0xF8CDE000  STR	LR, [SP, #0]
0x39E6	0xF88D0004  STRB	R0, [SP, #4]
0x39EA	0xF88D1008  STRB	R1, [SP, #8]
0x39EE	0x9203    STR	R2, [SP, #12]
;rf4463pro.c, 277 :: 		if( ucRf4463CheckCTS() == NOT_SUCCESS ){
0x39F0	0xF7FFFADE  BL	_ucRf4463CheckCTS+0
0x39F4	0x2801    CMP	R0, #1
0x39F6	0xD101    BNE	L_ucRf4463SetCommand293
;rf4463pro.c, 278 :: 		return NOT_SUCCESS;
0x39F8	0x2001    MOVS	R0, #1
0x39FA	0xE00F    B	L_end_ucRf4463SetCommand
;rf4463pro.c, 279 :: 		}
L_ucRf4463SetCommand293:
;rf4463pro.c, 281 :: 		vRF4463SetPinSelect( PIN_LEVEL_LOW );
0x39FC	0x2000    MOVS	R0, #0
0x39FE	0xF7FEF987  BL	_vRF4463SetPinSelect+0
;rf4463pro.c, 282 :: 		ucRf4463SPIByte( ucCommand );
0x3A02	0xF89D0008  LDRB	R0, [SP, #8]
0x3A06	0xF7FEF979  BL	_ucRf4463SPIByte+0
;rf4463pro.c, 283 :: 		vRf4463SPIWriteBuffer( ucLength, pcParametersBuffer );
0x3A0A	0x9903    LDR	R1, [SP, #12]
0x3A0C	0xF89D0004  LDRB	R0, [SP, #4]
0x3A10	0xF7FFFD2A  BL	_vRf4463SPIWriteBuffer+0
;rf4463pro.c, 284 :: 		vRF4463SetPinSelect( PIN_LEVEL_HIGH );
0x3A14	0x2001    MOVS	R0, #1
0x3A16	0xF7FEF97B  BL	_vRF4463SetPinSelect+0
;rf4463pro.c, 286 :: 		return SUCCESS;
0x3A1A	0x2000    MOVS	R0, #0
;rf4463pro.c, 287 :: 		}
L_end_ucRf4463SetCommand:
0x3A1C	0xF8DDE000  LDR	LR, [SP, #0]
0x3A20	0xB004    ADD	SP, SP, #16
0x3A22	0x4770    BX	LR
; end of _ucRf4463SetCommand
_ucRf4463CheckCTS:
;rf4463pro.c, 394 :: 		uint8_t ucRf4463CheckCTS(){
0x2FB0	0xB081    SUB	SP, SP, #4
0x2FB2	0xF8CDE000  STR	LR, [SP, #0]
;rf4463pro.c, 395 :: 		uint16_t usTimeoutCounter = 0;
;rf4463pro.c, 397 :: 		usTimeoutCounter = RF4463_CTS_TIMEOUT;
; usTimeoutCounter start address is: 8 (R2)
0x2FB6	0xF64012C4  MOVW	R2, #2500
; usTimeoutCounter end address is: 8 (R2)
;rf4463pro.c, 400 :: 		while( usTimeoutCounter-- ){
L_ucRf4463CheckCTS302:
; usTimeoutCounter start address is: 16 (R4)
; usTimeoutCounter start address is: 8 (R2)
0x2FBA	0xB291    UXTH	R1, R2
0x2FBC	0x1E50    SUBS	R0, R2, #1
; usTimeoutCounter end address is: 8 (R2)
; usTimeoutCounter start address is: 16 (R4)
0x2FBE	0xB284    UXTH	R4, R0
; usTimeoutCounter end address is: 16 (R4)
0x2FC0	0xB1A9    CBZ	R1, L_ucRf4463CheckCTS303
; usTimeoutCounter end address is: 16 (R4)
;rf4463pro.c, 401 :: 		vRF4463SetPinSelect( PIN_LEVEL_LOW );
; usTimeoutCounter start address is: 16 (R4)
0x2FC2	0x2000    MOVS	R0, #0
0x2FC4	0xF7FEFEA4  BL	_vRF4463SetPinSelect+0
;rf4463pro.c, 402 :: 		ucRf4463SPIByte( RF4463_CMD_READ_BUF );
0x2FC8	0x2044    MOVS	R0, #68
0x2FCA	0xF7FEFE97  BL	_ucRf4463SPIByte+0
;rf4463pro.c, 403 :: 		if( ucRf4463SPIByte( RF4463_CMD_READ_BUF ) == RF4463_CTS_REPLY ){
0x2FCE	0x2044    MOVS	R0, #68
0x2FD0	0xF7FEFE94  BL	_ucRf4463SPIByte+0
0x2FD4	0xF1B00FFF  CMP	R0, #255
0x2FD8	0xD104    BNE	L_ucRf4463CheckCTS304
; usTimeoutCounter end address is: 16 (R4)
;rf4463pro.c, 405 :: 		vRF4463SetPinSelect( PIN_LEVEL_HIGH );
0x2FDA	0x2001    MOVS	R0, #1
0x2FDC	0xF7FEFE98  BL	_vRF4463SetPinSelect+0
;rf4463pro.c, 406 :: 		return SUCCESS;
0x2FE0	0x2000    MOVS	R0, #0
0x2FE2	0xE00F    B	L_end_ucRf4463CheckCTS
;rf4463pro.c, 407 :: 		}
L_ucRf4463CheckCTS304:
;rf4463pro.c, 408 :: 		vRF4463SetPinSelect( PIN_LEVEL_HIGH );
; usTimeoutCounter start address is: 16 (R4)
0x2FE4	0x2001    MOVS	R0, #1
0x2FE6	0xF7FEFE93  BL	_vRF4463SetPinSelect+0
;rf4463pro.c, 409 :: 		}
0x2FEA	0xB2A2    UXTH	R2, R4
; usTimeoutCounter end address is: 16 (R4)
0x2FEC	0xE7E5    B	L_ucRf4463CheckCTS302
L_ucRf4463CheckCTS303:
;rf4463pro.c, 410 :: 		STM_LOGE( "[ RF4463 ] CTS failed\r\n", NULL );
0x2FEE	0x2200    MOVS	R2, #0
0x2FF0	0xB252    SXTB	R2, R2
0x2FF2	0x4906    LDR	R1, [PC, #24]
0x2FF4	0x4806    LDR	R0, [PC, #24]
0x2FF6	0xB404    PUSH	(R2)
0x2FF8	0xB402    PUSH	(R1)
0x2FFA	0xB401    PUSH	(R0)
0x2FFC	0xF7FFF806  BL	_PrintOut+0
0x3000	0xB003    ADD	SP, SP, #12
;rf4463pro.c, 411 :: 		return NOT_SUCCESS;
0x3002	0x2001    MOVS	R0, #1
;rf4463pro.c, 412 :: 		}
L_end_ucRf4463CheckCTS:
0x3004	0xF8DDE000  LDR	LR, [SP, #0]
0x3008	0xB001    ADD	SP, SP, #4
0x300A	0x4770    BX	LR
0x300C	0x542A0000  	?lstr_124_main+0
0x3010	0x03D90000  	_vDebugPrint+0
; end of _ucRf4463CheckCTS
_vBufferSetToZero:
;utils.c, 97 :: 		void vBufferSetToZero( uint8_t * pcBufferToClean, uint16_t uslength ){
; uslength start address is: 4 (R1)
; pcBufferToClean start address is: 0 (R0)
0x308C	0xB081    SUB	SP, SP, #4
; uslength end address is: 4 (R1)
; pcBufferToClean end address is: 0 (R0)
; pcBufferToClean start address is: 0 (R0)
; uslength start address is: 4 (R1)
;utils.c, 98 :: 		uint16_t usPosition = 0;
;utils.c, 100 :: 		for( usPosition = 0; usPosition < uslength; usPosition++ ){
; usPosition start address is: 16 (R4)
0x308E	0x2400    MOVS	R4, #0
; pcBufferToClean end address is: 0 (R0)
; uslength end address is: 4 (R1)
; usPosition end address is: 16 (R4)
0x3090	0xF8AD1000  STRH	R1, [SP, #0]
0x3094	0x4601    MOV	R1, R0
0x3096	0xF8BD0000  LDRH	R0, [SP, #0]
L_vBufferSetToZero86:
; usPosition start address is: 16 (R4)
; pcBufferToClean start address is: 4 (R1)
; uslength start address is: 0 (R0)
; pcBufferToClean start address is: 4 (R1)
; pcBufferToClean end address is: 4 (R1)
0x309A	0x4284    CMP	R4, R0
0x309C	0xD205    BCS	L_vBufferSetToZero87
; pcBufferToClean end address is: 4 (R1)
;utils.c, 101 :: 		pcBufferToClean[ usPosition ] = 0x00;
; pcBufferToClean start address is: 4 (R1)
0x309E	0x190B    ADDS	R3, R1, R4
0x30A0	0x2200    MOVS	R2, #0
0x30A2	0x701A    STRB	R2, [R3, #0]
;utils.c, 100 :: 		for( usPosition = 0; usPosition < uslength; usPosition++ ){
0x30A4	0x1C64    ADDS	R4, R4, #1
0x30A6	0xB2A4    UXTH	R4, R4
;utils.c, 102 :: 		}
; uslength end address is: 0 (R0)
; pcBufferToClean end address is: 4 (R1)
; usPosition end address is: 16 (R4)
0x30A8	0xE7F7    B	L_vBufferSetToZero86
L_vBufferSetToZero87:
;utils.c, 103 :: 		}
L_end_vBufferSetToZero:
0x30AA	0xB001    ADD	SP, SP, #4
0x30AC	0x4770    BX	LR
; end of _vBufferSetToZero
_ucRf4463SetProperty:
;rf4463pro.c, 316 :: 		uint8_t ucRf4463SetProperty( uint16_t usStartProperty, uint8_t ucLength, uint8_t * pcParametersBuffer ){
; usStartProperty start address is: 0 (R0)
0x30EC	0xB085    SUB	SP, SP, #20
0x30EE	0xF8CDE000  STR	LR, [SP, #0]
0x30F2	0xF88D100C  STRB	R1, [SP, #12]
0x30F6	0xB281    UXTH	R1, R0
0x30F8	0x9204    STR	R2, [SP, #16]
; usStartProperty end address is: 0 (R0)
; usStartProperty start address is: 4 (R1)
;rf4463pro.c, 319 :: 		if( ucRf4463CheckCTS() == NOT_SUCCESS ){
0x30FA	0xF8AD1004  STRH	R1, [SP, #4]
0x30FE	0xF7FFFF57  BL	_ucRf4463CheckCTS+0
0x3102	0xF8BD1004  LDRH	R1, [SP, #4]
0x3106	0x2801    CMP	R0, #1
0x3108	0xD101    BNE	L_ucRf4463SetProperty296
; usStartProperty end address is: 4 (R1)
;rf4463pro.c, 320 :: 		return NOT_SUCCESS;
0x310A	0x2001    MOVS	R0, #1
0x310C	0xE01E    B	L_end_ucRf4463SetProperty
;rf4463pro.c, 321 :: 		}
L_ucRf4463SetProperty296:
;rf4463pro.c, 323 :: 		pcBuffer[ 0 ] = RF4463_CMD_SET_PROPERTY;
; usStartProperty start address is: 4 (R1)
0x310E	0xAD02    ADD	R5, SP, #8
0x3110	0x2311    MOVS	R3, #17
0x3112	0x702B    STRB	R3, [R5, #0]
;rf4463pro.c, 324 :: 		pcBuffer[ 1 ] = ( usStartProperty >> 8 );
0x3114	0x1C6C    ADDS	R4, R5, #1
0x3116	0x0A0B    LSRS	R3, R1, #8
0x3118	0x7023    STRB	R3, [R4, #0]
;rf4463pro.c, 325 :: 		pcBuffer[ 2 ] = ucLength;
0x311A	0x1CAC    ADDS	R4, R5, #2
0x311C	0xF89D300C  LDRB	R3, [SP, #12]
0x3120	0x7023    STRB	R3, [R4, #0]
;rf4463pro.c, 326 :: 		pcBuffer[ 3 ] = ( usStartProperty & 0xFF );
0x3122	0x1CEC    ADDS	R4, R5, #3
0x3124	0xF00103FF  AND	R3, R1, #255
; usStartProperty end address is: 4 (R1)
0x3128	0x7023    STRB	R3, [R4, #0]
;rf4463pro.c, 328 :: 		vRF4463SetPinSelect( PIN_LEVEL_LOW );
0x312A	0x2000    MOVS	R0, #0
0x312C	0xF7FEFDF0  BL	_vRF4463SetPinSelect+0
;rf4463pro.c, 329 :: 		vRf4463SPIWriteBuffer( 4, pcBuffer );
0x3130	0xAB02    ADD	R3, SP, #8
0x3132	0x4619    MOV	R1, R3
0x3134	0x2004    MOVS	R0, #4
0x3136	0xF000F997  BL	_vRf4463SPIWriteBuffer+0
;rf4463pro.c, 330 :: 		vRf4463SPIWriteBuffer( ucLength, pcParametersBuffer );
0x313A	0x9904    LDR	R1, [SP, #16]
0x313C	0xF89D000C  LDRB	R0, [SP, #12]
0x3140	0xF000F992  BL	_vRf4463SPIWriteBuffer+0
;rf4463pro.c, 331 :: 		vRF4463SetPinSelect( PIN_LEVEL_HIGH );
0x3144	0x2001    MOVS	R0, #1
0x3146	0xF7FEFDE3  BL	_vRF4463SetPinSelect+0
;rf4463pro.c, 333 :: 		return SUCCESS;
0x314A	0x2000    MOVS	R0, #0
;rf4463pro.c, 334 :: 		}
L_end_ucRf4463SetProperty:
0x314C	0xF8DDE000  LDR	LR, [SP, #0]
0x3150	0xB005    ADD	SP, SP, #20
0x3152	0x4770    BX	LR
; end of _ucRf4463SetProperty
_ucRf4463SetSyncWords:
;rf4463pro.c, 369 :: 		uint8_t ucRf4463SetSyncWords( uint8_t * pcSyncWords, uint8_t ucLength ){
; ucLength start address is: 4 (R1)
; pcSyncWords start address is: 0 (R0)
0x30B0	0xB084    SUB	SP, SP, #16
0x30B2	0xF8CDE000  STR	LR, [SP, #0]
; ucLength end address is: 4 (R1)
; pcSyncWords end address is: 0 (R0)
; pcSyncWords start address is: 0 (R0)
; ucLength start address is: 4 (R1)
;rf4463pro.c, 372 :: 		if( ( ucLength == 0 ) || ( ucLength > 3 ) ){
0x30B6	0xB111    CBZ	R1, L__ucRf4463SetSyncWords332
0x30B8	0x2903    CMP	R1, #3
0x30BA	0xD800    BHI	L__ucRf4463SetSyncWords331
0x30BC	0xE001    B	L_ucRf4463SetSyncWords301
; pcSyncWords end address is: 0 (R0)
; ucLength end address is: 4 (R1)
L__ucRf4463SetSyncWords332:
L__ucRf4463SetSyncWords331:
;rf4463pro.c, 373 :: 		return NOT_SUCCESS;
0x30BE	0x2001    MOVS	R0, #1
0x30C0	0xE00F    B	L_end_ucRf4463SetSyncWords
;rf4463pro.c, 374 :: 		}
L_ucRf4463SetSyncWords301:
;rf4463pro.c, 376 :: 		pcBuffer[ 0 ] = ucLength - 1;
; ucLength start address is: 4 (R1)
; pcSyncWords start address is: 0 (R0)
0x30C2	0xAB02    ADD	R3, SP, #8
0x30C4	0x1E4A    SUBS	R2, R1, #1
0x30C6	0x701A    STRB	R2, [R3, #0]
;rf4463pro.c, 377 :: 		memcpy( pcBuffer + 1, pcSyncWords, ucLength );
0x30C8	0x1C5A    ADDS	R2, R3, #1
0x30CA	0x9001    STR	R0, [SP, #4]
; ucLength end address is: 4 (R1)
0x30CC	0x4610    MOV	R0, R2
0x30CE	0xB2CA    UXTB	R2, R1
; pcSyncWords end address is: 0 (R0)
0x30D0	0x9901    LDR	R1, [SP, #4]
0x30D2	0xF7FEFEE3  BL	_memcpy+0
;rf4463pro.c, 378 :: 		return ucRf4463SetProperty( RF4463_PROPERTY_SYNC_CONFIG, sizeof( pcBuffer ), pcBuffer );
0x30D6	0xAA02    ADD	R2, SP, #8
0x30D8	0x2105    MOVS	R1, #5
0x30DA	0xF2411000  MOVW	R0, #4352
0x30DE	0xF000F805  BL	_ucRf4463SetProperty+0
;rf4463pro.c, 379 :: 		}
L_end_ucRf4463SetSyncWords:
0x30E2	0xF8DDE000  LDR	LR, [SP, #0]
0x30E6	0xB004    ADD	SP, SP, #16
0x30E8	0x4770    BX	LR
; end of _ucRf4463SetSyncWords
_ucRf4463SetTxPower:
;rf4463pro.c, 557 :: 		uint8_t ucRf4463SetTxPower( uint8_t ucPower ){
; ucPower start address is: 0 (R0)
0x357C	0xB082    SUB	SP, SP, #8
0x357E	0xF8CDE000  STR	LR, [SP, #0]
; ucPower end address is: 0 (R0)
; ucPower start address is: 0 (R0)
;rf4463pro.c, 558 :: 		uint8_t pcBuffer[] = { 0x08, 0x00, 0x00, 0x3D };
0x3582	0x2108    MOVS	R1, #8
0x3584	0xF88D1004  STRB	R1, [SP, #4]
0x3588	0x2100    MOVS	R1, #0
0x358A	0xF88D1005  STRB	R1, [SP, #5]
0x358E	0x2100    MOVS	R1, #0
0x3590	0xF88D1006  STRB	R1, [SP, #6]
0x3594	0x213D    MOVS	R1, #61
0x3596	0xF88D1007  STRB	R1, [SP, #7]
;rf4463pro.c, 560 :: 		if( ucPower > 127 ){
0x359A	0x287F    CMP	R0, #127
0x359C	0xD909    BLS	L__ucRf4463SetTxPower348
;rf4463pro.c, 561 :: 		STM_LOGE( "[ Rf4463 ] Invalid Power Value: %d\r\n", ucPower );
0x359E	0x4A0B    LDR	R2, [PC, #44]
0x35A0	0x490B    LDR	R1, [PC, #44]
0x35A2	0xB401    PUSH	(R0)
; ucPower end address is: 0 (R0)
0x35A4	0xB404    PUSH	(R2)
0x35A6	0xB402    PUSH	(R1)
0x35A8	0xF7FEFD30  BL	_PrintOut+0
0x35AC	0xB003    ADD	SP, SP, #12
;rf4463pro.c, 562 :: 		ucPower = 127;
; ucPower start address is: 0 (R0)
0x35AE	0x207F    MOVS	R0, #127
; ucPower end address is: 0 (R0)
;rf4463pro.c, 563 :: 		}
0x35B0	0xE7FF    B	L_ucRf4463SetTxPower307
L__ucRf4463SetTxPower348:
;rf4463pro.c, 560 :: 		if( ucPower > 127 ){
;rf4463pro.c, 563 :: 		}
L_ucRf4463SetTxPower307:
;rf4463pro.c, 565 :: 		pcBuffer[ 1 ] = ucPower;
; ucPower start address is: 0 (R0)
0x35B2	0xAA01    ADD	R2, SP, #4
0x35B4	0x1C51    ADDS	R1, R2, #1
0x35B6	0x7008    STRB	R0, [R1, #0]
; ucPower end address is: 0 (R0)
;rf4463pro.c, 567 :: 		return ucRf4463SetProperty( RF4463_PROPERTY_PA_MODE, sizeof( pcBuffer ), pcBuffer );
0x35B8	0x2104    MOVS	R1, #4
0x35BA	0xF2422000  MOVW	R0, #8704
0x35BE	0xF7FFFD95  BL	_ucRf4463SetProperty+0
;rf4463pro.c, 568 :: 		}
L_end_ucRf4463SetTxPower:
0x35C2	0xF8DDE000  LDR	LR, [SP, #0]
0x35C6	0xB002    ADD	SP, SP, #8
0x35C8	0x4770    BX	LR
0x35CA	0xBF00    NOP
0x35CC	0x4D600000  	?lstr_127_main+0
0x35D0	0x03D90000  	_vDebugPrint+0
; end of _ucRf4463SetTxPower
_ucRf4463DeviceAvailability:
;rf4463pro.c, 475 :: 		uint8_t ucRf4463DeviceAvailability(){
0x3DC4	0xB084    SUB	SP, SP, #16
0x3DC6	0xF8CDE000  STR	LR, [SP, #0]
;rf4463pro.c, 479 :: 		if( ucRf4463GetCommand( 9, RF4463_CMD_PART_INFO, pcBuffer ) == NOT_SUCCESS ){
0x3DCA	0xA801    ADD	R0, SP, #4
0x3DCC	0x4602    MOV	R2, R0
0x3DCE	0x2101    MOVS	R1, #1
0x3DD0	0x2009    MOVS	R0, #9
0x3DD2	0xF7FFFBA1  BL	_ucRf4463GetCommand+0
0x3DD6	0x2801    CMP	R0, #1
0x3DD8	0xD101    BNE	L_ucRf4463DeviceAvailability305
;rf4463pro.c, 480 :: 		return NOT_SUCCESS;
0x3DDA	0x2001    MOVS	R0, #1
0x3DDC	0xE00F    B	L_end_ucRf4463DeviceAvailability
;rf4463pro.c, 481 :: 		}
L_ucRf4463DeviceAvailability305:
;rf4463pro.c, 483 :: 		usPartInformation = ( ( pcBuffer[ 2 ] << 8 ) | pcBuffer[ 3 ] );
0x3DDE	0xAA01    ADD	R2, SP, #4
0x3DE0	0x1C90    ADDS	R0, R2, #2
0x3DE2	0x7800    LDRB	R0, [R0, #0]
0x3DE4	0x0201    LSLS	R1, R0, #8
0x3DE6	0xB289    UXTH	R1, R1
0x3DE8	0x1CD0    ADDS	R0, R2, #3
0x3DEA	0x7800    LDRB	R0, [R0, #0]
0x3DEC	0x4301    ORRS	R1, R0
0x3DEE	0xB289    UXTH	R1, R1
;rf4463pro.c, 485 :: 		if( usPartInformation != 0x4463 ){
0x3DF0	0xF2444063  MOVW	R0, #17507
0x3DF4	0x4281    CMP	R1, R0
0x3DF6	0xD001    BEQ	L_ucRf4463DeviceAvailability306
;rf4463pro.c, 486 :: 		return NOT_SUCCESS;
0x3DF8	0x2001    MOVS	R0, #1
0x3DFA	0xE000    B	L_end_ucRf4463DeviceAvailability
;rf4463pro.c, 487 :: 		}
L_ucRf4463DeviceAvailability306:
;rf4463pro.c, 489 :: 		return SUCCESS;
0x3DFC	0x2000    MOVS	R0, #0
;rf4463pro.c, 490 :: 		}
L_end_ucRf4463DeviceAvailability:
0x3DFE	0xF8DDE000  LDR	LR, [SP, #0]
0x3E02	0xB004    ADD	SP, SP, #16
0x3E04	0x4770    BX	LR
; end of _ucRf4463DeviceAvailability
_ucRf4463GetCommand:
;rf4463pro.c, 292 :: 		uint8_t ucRf4463GetCommand( uint8_t ucLength, uint8_t ucCommand, uint8_t * pcParametersBuffer ){
0x3518	0xB084    SUB	SP, SP, #16
0x351A	0xF8CDE000  STR	LR, [SP, #0]
0x351E	0xF88D0004  STRB	R0, [SP, #4]
0x3522	0xF88D1008  STRB	R1, [SP, #8]
0x3526	0x9203    STR	R2, [SP, #12]
;rf4463pro.c, 293 :: 		if( ucRf4463CheckCTS() == NOT_SUCCESS ){
0x3528	0xF7FFFD42  BL	_ucRf4463CheckCTS+0
0x352C	0x2801    CMP	R0, #1
0x352E	0xD101    BNE	L_ucRf4463GetCommand294
;rf4463pro.c, 294 :: 		return NOT_SUCCESS;
0x3530	0x2001    MOVS	R0, #1
0x3532	0xE01E    B	L_end_ucRf4463GetCommand
;rf4463pro.c, 295 :: 		}
L_ucRf4463GetCommand294:
;rf4463pro.c, 297 :: 		vRF4463SetPinSelect( PIN_LEVEL_LOW );
0x3534	0x2000    MOVS	R0, #0
0x3536	0xF7FEFBEB  BL	_vRF4463SetPinSelect+0
;rf4463pro.c, 298 :: 		ucRf4463SPIByte( ucCommand );
0x353A	0xF89D0008  LDRB	R0, [SP, #8]
0x353E	0xF7FEFBDD  BL	_ucRf4463SPIByte+0
;rf4463pro.c, 299 :: 		vRF4463SetPinSelect( PIN_LEVEL_HIGH );
0x3542	0x2001    MOVS	R0, #1
0x3544	0xF7FEFBE4  BL	_vRF4463SetPinSelect+0
;rf4463pro.c, 301 :: 		if( ucRf4463CheckCTS() == NOT_SUCCESS ){
0x3548	0xF7FFFD32  BL	_ucRf4463CheckCTS+0
0x354C	0x2801    CMP	R0, #1
0x354E	0xD101    BNE	L_ucRf4463GetCommand295
;rf4463pro.c, 302 :: 		return NOT_SUCCESS;
0x3550	0x2001    MOVS	R0, #1
0x3552	0xE00E    B	L_end_ucRf4463GetCommand
;rf4463pro.c, 303 :: 		}
L_ucRf4463GetCommand295:
;rf4463pro.c, 305 :: 		vRF4463SetPinSelect( PIN_LEVEL_LOW );
0x3554	0x2000    MOVS	R0, #0
0x3556	0xF7FEFBDB  BL	_vRF4463SetPinSelect+0
;rf4463pro.c, 306 :: 		ucRf4463SPIByte( RF4463_CMD_READ_BUF );
0x355A	0x2044    MOVS	R0, #68
0x355C	0xF7FEFBCE  BL	_ucRf4463SPIByte+0
;rf4463pro.c, 307 :: 		vRf4463SPIReadBuffer( ucLength, pcParametersBuffer );
0x3560	0x9903    LDR	R1, [SP, #12]
0x3562	0xF89D0004  LDRB	R0, [SP, #4]
0x3566	0xF7FEFC47  BL	_vRf4463SPIReadBuffer+0
;rf4463pro.c, 308 :: 		vRF4463SetPinSelect( PIN_LEVEL_HIGH );
0x356A	0x2001    MOVS	R0, #1
0x356C	0xF7FEFBD0  BL	_vRF4463SetPinSelect+0
;rf4463pro.c, 310 :: 		return SUCCESS;
0x3570	0x2000    MOVS	R0, #0
;rf4463pro.c, 311 :: 		}
L_end_ucRf4463GetCommand:
0x3572	0xF8DDE000  LDR	LR, [SP, #0]
0x3576	0xB004    ADD	SP, SP, #16
0x3578	0x4770    BX	LR
; end of _ucRf4463GetCommand
_vRf4463SPIReadBuffer:
;rf4463spi.c, 50 :: 		void vRf4463SPIReadBuffer( uint16_t usReadLength, uint8_t * pcReadBuffer ){
; pcReadBuffer start address is: 4 (R1)
; usReadLength start address is: 0 (R0)
0x1DF8	0xB082    SUB	SP, SP, #8
0x1DFA	0xF8CDE000  STR	LR, [SP, #0]
; pcReadBuffer end address is: 4 (R1)
; usReadLength end address is: 0 (R0)
; usReadLength start address is: 0 (R0)
; pcReadBuffer start address is: 4 (R1)
;rf4463spi.c, 51 :: 		uint8_t ucRxCounter = 0;
; ucRxCounter start address is: 20 (R5)
0x1DFE	0x2500    MOVS	R5, #0
; pcReadBuffer end address is: 4 (R1)
; usReadLength end address is: 0 (R0)
; ucRxCounter end address is: 20 (R5)
0x1E00	0x460C    MOV	R4, R1
;rf4463spi.c, 55 :: 		while( usReadLength-- ){
L_vRf4463SPIReadBuffer317:
; ucRxCounter start address is: 20 (R5)
; usReadLength start address is: 24 (R6)
; pcReadBuffer start address is: 16 (R4)
; pcReadBuffer start address is: 16 (R4)
; pcReadBuffer end address is: 16 (R4)
; usReadLength start address is: 0 (R0)
0x1E02	0xB283    UXTH	R3, R0
0x1E04	0x1E42    SUBS	R2, R0, #1
; usReadLength end address is: 0 (R0)
; usReadLength start address is: 24 (R6)
0x1E06	0xB296    UXTH	R6, R2
; usReadLength end address is: 24 (R6)
0x1E08	0xB153    CBZ	R3, L_vRf4463SPIReadBuffer318
; pcReadBuffer end address is: 16 (R4)
; usReadLength end address is: 24 (R6)
;rf4463spi.c, 56 :: 		pcReadBuffer[ ucRxCounter++ ] = ucRf4463SPIByte( 0 );
; usReadLength start address is: 24 (R6)
; pcReadBuffer start address is: 16 (R4)
0x1E0A	0x1962    ADDS	R2, R4, R5
0x1E0C	0x9201    STR	R2, [SP, #4]
0x1E0E	0x2000    MOVS	R0, #0
0x1E10	0xF7FFFF74  BL	_ucRf4463SPIByte+0
0x1E14	0x9A01    LDR	R2, [SP, #4]
0x1E16	0x7010    STRB	R0, [R2, #0]
0x1E18	0x1C6D    ADDS	R5, R5, #1
0x1E1A	0xB2ED    UXTB	R5, R5
;rf4463spi.c, 57 :: 		}
0x1E1C	0xB2B0    UXTH	R0, R6
; pcReadBuffer end address is: 16 (R4)
; usReadLength end address is: 24 (R6)
; ucRxCounter end address is: 20 (R5)
0x1E1E	0xE7F0    B	L_vRf4463SPIReadBuffer317
L_vRf4463SPIReadBuffer318:
;rf4463spi.c, 58 :: 		}
L_end_vRf4463SPIReadBuffer:
0x1E20	0xF8DDE000  LDR	LR, [SP, #0]
0x1E24	0xB002    ADD	SP, SP, #8
0x1E26	0x4770    BX	LR
; end of _vRf4463SPIReadBuffer
_ucRf4463EnterStandbyMode:
;rf4463pro.c, 528 :: 		uint8_t ucRf4463EnterStandbyMode(){
0x39C0	0xB082    SUB	SP, SP, #8
0x39C2	0xF8CDE000  STR	LR, [SP, #0]
;rf4463pro.c, 529 :: 		uint8_t ucData = 0x01;
0x39C6	0x2001    MOVS	R0, #1
0x39C8	0xF88D0004  STRB	R0, [SP, #4]
;rf4463pro.c, 531 :: 		return ucRf4463SetCommand( 1, RF4463_CMD_CHANGE_STATE, &ucData );
0x39CC	0xA801    ADD	R0, SP, #4
0x39CE	0x4602    MOV	R2, R0
0x39D0	0x2134    MOVS	R1, #52
0x39D2	0x2001    MOVS	R0, #1
0x39D4	0xF000F804  BL	_ucRf4463SetCommand+0
;rf4463pro.c, 532 :: 		}
L_end_ucRf4463EnterStandbyMode:
0x39D8	0xF8DDE000  LDR	LR, [SP, #0]
0x39DC	0xB002    ADD	SP, SP, #8
0x39DE	0x4770    BX	LR
; end of _ucRf4463EnterStandbyMode
_NVIC_IntEnable:
;__Lib_System_105_107.c, 156 :: 		
; ivt start address is: 0 (R0)
0x35D4	0xB081    SUB	SP, SP, #4
; ivt end address is: 0 (R0)
; ivt start address is: 0 (R0)
;__Lib_System_105_107.c, 168 :: 		
0x35D6	0x2804    CMP	R0, #4
0x35D8	0xD106    BNE	L_NVIC_IntEnable6
; ivt end address is: 0 (R0)
;__Lib_System_105_107.c, 173 :: 		
0x35DA	0x4919    LDR	R1, [PC, #100]
0x35DC	0x6809    LDR	R1, [R1, #0]
0x35DE	0xF4413280  ORR	R2, R1, #65536
0x35E2	0x4917    LDR	R1, [PC, #92]
0x35E4	0x600A    STR	R2, [R1, #0]
;__Lib_System_105_107.c, 174 :: 		
0x35E6	0xE028    B	L_NVIC_IntEnable7
L_NVIC_IntEnable6:
;__Lib_System_105_107.c, 175 :: 		
; ivt start address is: 0 (R0)
0x35E8	0x2805    CMP	R0, #5
0x35EA	0xD106    BNE	L_NVIC_IntEnable8
; ivt end address is: 0 (R0)
;__Lib_System_105_107.c, 180 :: 		
0x35EC	0x4914    LDR	R1, [PC, #80]
0x35EE	0x6809    LDR	R1, [R1, #0]
0x35F0	0xF4413200  ORR	R2, R1, #131072
0x35F4	0x4912    LDR	R1, [PC, #72]
0x35F6	0x600A    STR	R2, [R1, #0]
;__Lib_System_105_107.c, 181 :: 		
0x35F8	0xE01F    B	L_NVIC_IntEnable9
L_NVIC_IntEnable8:
;__Lib_System_105_107.c, 182 :: 		
; ivt start address is: 0 (R0)
0x35FA	0x2806    CMP	R0, #6
0x35FC	0xD106    BNE	L_NVIC_IntEnable10
; ivt end address is: 0 (R0)
;__Lib_System_105_107.c, 187 :: 		
0x35FE	0x4910    LDR	R1, [PC, #64]
0x3600	0x6809    LDR	R1, [R1, #0]
0x3602	0xF4412280  ORR	R2, R1, #262144
0x3606	0x490E    LDR	R1, [PC, #56]
0x3608	0x600A    STR	R2, [R1, #0]
;__Lib_System_105_107.c, 188 :: 		
0x360A	0xE016    B	L_NVIC_IntEnable11
L_NVIC_IntEnable10:
;__Lib_System_105_107.c, 189 :: 		
; ivt start address is: 0 (R0)
0x360C	0x280F    CMP	R0, #15
0x360E	0xD106    BNE	L_NVIC_IntEnable12
; ivt end address is: 0 (R0)
;__Lib_System_105_107.c, 194 :: 		
0x3610	0x490C    LDR	R1, [PC, #48]
0x3612	0x6809    LDR	R1, [R1, #0]
0x3614	0xF0410202  ORR	R2, R1, #2
0x3618	0x490A    LDR	R1, [PC, #40]
0x361A	0x600A    STR	R2, [R1, #0]
;__Lib_System_105_107.c, 195 :: 		
0x361C	0xE00D    B	L_NVIC_IntEnable13
L_NVIC_IntEnable12:
;__Lib_System_105_107.c, 196 :: 		
; ivt start address is: 0 (R0)
0x361E	0x2810    CMP	R0, #16
0x3620	0xD30B    BCC	L_NVIC_IntEnable14
;__Lib_System_105_107.c, 201 :: 		
0x3622	0xF2A00410  SUBW	R4, R0, #16
; ivt end address is: 0 (R0)
0x3626	0x0961    LSRS	R1, R4, #5
0x3628	0x008A    LSLS	R2, R1, #2
0x362A	0x4907    LDR	R1, [PC, #28]
0x362C	0x188B    ADDS	R3, R1, R2
;__Lib_System_105_107.c, 202 :: 		
0x362E	0xF004021F  AND	R2, R4, #31
0x3632	0xF04F0101  MOV	R1, #1
0x3636	0x4091    LSLS	R1, R2
0x3638	0x6019    STR	R1, [R3, #0]
;__Lib_System_105_107.c, 203 :: 		
L_NVIC_IntEnable14:
L_NVIC_IntEnable13:
L_NVIC_IntEnable11:
L_NVIC_IntEnable9:
L_NVIC_IntEnable7:
;__Lib_System_105_107.c, 204 :: 		
L_end_NVIC_IntEnable:
0x363A	0xB001    ADD	SP, SP, #4
0x363C	0x4770    BX	LR
0x363E	0xBF00    NOP
0x3640	0xED24E000  	SCB_SHCRS+0
0x3644	0xE010E000  	STK_CTRL+0
0x3648	0xE100E000  	NVIC_ISER0+0
; end of _NVIC_IntEnable
_ucRf4463ClearInterrupts:
;rf4463pro.c, 519 :: 		uint8_t ucRf4463ClearInterrupts(){
0x413C	0xB082    SUB	SP, SP, #8
0x413E	0xF8CDE000  STR	LR, [SP, #0]
;rf4463pro.c, 520 :: 		uint8_t pcBuffer[] = { 0x00, 0x00, 0x00 };
0x4142	0x2000    MOVS	R0, #0
0x4144	0xF88D0004  STRB	R0, [SP, #4]
0x4148	0x2000    MOVS	R0, #0
0x414A	0xF88D0005  STRB	R0, [SP, #5]
0x414E	0x2000    MOVS	R0, #0
0x4150	0xF88D0006  STRB	R0, [SP, #6]
;rf4463pro.c, 522 :: 		return ucRf4463SetCommand( sizeof( pcBuffer ), RF4463_CMD_GET_INT_STATUS, pcBuffer );
0x4154	0xA801    ADD	R0, SP, #4
0x4156	0x4602    MOV	R2, R0
0x4158	0x2120    MOVS	R1, #32
0x415A	0x2003    MOVS	R0, #3
0x415C	0xF7FFFC40  BL	_ucRf4463SetCommand+0
;rf4463pro.c, 523 :: 		}
L_end_ucRf4463ClearInterrupts:
0x4160	0xF8DDE000  LDR	LR, [SP, #0]
0x4164	0xB002    ADD	SP, SP, #8
0x4166	0x4770    BX	LR
; end of _ucRf4463ClearInterrupts
_ucRf4463RxInit:
;rf4463pro.c, 645 :: 		uint8_t ucRf4463RxInit(){
0x3E08	0xB081    SUB	SP, SP, #4
0x3E0A	0xF8CDE000  STR	LR, [SP, #0]
;rf4463pro.c, 646 :: 		ucRf4463SetProperty( RF4463_PROPERTY_PKT_FIELD_2_LENGTH_7_0, 1, RF_MAX_BUFFER_LENGTH );
0x3E0E	0x2240    MOVS	R2, #64
0x3E10	0x2101    MOVS	R1, #1
0x3E12	0xF2412012  MOVW	R0, #4626
0x3E16	0xF7FFF969  BL	_ucRf4463SetProperty+0
;rf4463pro.c, 648 :: 		vRf4463FIFOReset();
0x3E1A	0xF7FEFAC7  BL	_vRf4463FIFOReset+0
;rf4463pro.c, 650 :: 		vRf4463EnterRxMode();
0x3E1E	0xF7FEFA8D  BL	_vRf4463EnterRxMode+0
;rf4463pro.c, 652 :: 		return SUCCESS;
0x3E22	0x2000    MOVS	R0, #0
;rf4463pro.c, 653 :: 		}
L_end_ucRf4463RxInit:
0x3E24	0xF8DDE000  LDR	LR, [SP, #0]
0x3E28	0xB001    ADD	SP, SP, #4
0x3E2A	0x4770    BX	LR
; end of _ucRf4463RxInit
_vRf4463FIFOReset:
;rf4463pro.c, 510 :: 		void vRf4463FIFOReset(){
0x23AC	0xB082    SUB	SP, SP, #8
0x23AE	0xF8CDE000  STR	LR, [SP, #0]
;rf4463pro.c, 511 :: 		uint8_t ucData = 0x03;
0x23B2	0x2003    MOVS	R0, #3
0x23B4	0xF88D0004  STRB	R0, [SP, #4]
;rf4463pro.c, 513 :: 		ucRf4463SetCommand( sizeof( ucData ), RF4463_CMD_FIFO_INFO, &ucData );
0x23B8	0xA801    ADD	R0, SP, #4
0x23BA	0x4602    MOV	R2, R0
0x23BC	0x2115    MOVS	R1, #21
0x23BE	0x2001    MOVS	R0, #1
0x23C0	0xF001FB0E  BL	_ucRf4463SetCommand+0
;rf4463pro.c, 514 :: 		}
L_end_vRf4463FIFOReset:
0x23C4	0xF8DDE000  LDR	LR, [SP, #0]
0x23C8	0xB002    ADD	SP, SP, #8
0x23CA	0x4770    BX	LR
; end of _vRf4463FIFOReset
_vRf4463EnterRxMode:
;rf4463pro.c, 628 :: 		void vRf4463EnterRxMode(){
0x233C	0xB083    SUB	SP, SP, #12
0x233E	0xF8CDE000  STR	LR, [SP, #0]
;rf4463pro.c, 629 :: 		uint8_t pcBuffer[] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x03, 0x08 };
0x2342	0x2000    MOVS	R0, #0
0x2344	0xF88D0004  STRB	R0, [SP, #4]
0x2348	0x2000    MOVS	R0, #0
0x234A	0xF88D0005  STRB	R0, [SP, #5]
0x234E	0x2000    MOVS	R0, #0
0x2350	0xF88D0006  STRB	R0, [SP, #6]
0x2354	0x2000    MOVS	R0, #0
0x2356	0xF88D0007  STRB	R0, [SP, #7]
0x235A	0x2000    MOVS	R0, #0
0x235C	0xF88D0008  STRB	R0, [SP, #8]
0x2360	0x2003    MOVS	R0, #3
0x2362	0xF88D0009  STRB	R0, [SP, #9]
0x2366	0x2008    MOVS	R0, #8
0x2368	0xF88D000A  STRB	R0, [SP, #10]
;rf4463pro.c, 630 :: 		pcBuffer[ 0 ] = ucRxChannel;
0x236C	0xA901    ADD	R1, SP, #4
0x236E	0x4806    LDR	R0, [PC, #24]
0x2370	0x7800    LDRB	R0, [R0, #0]
0x2372	0x7008    STRB	R0, [R1, #0]
;rf4463pro.c, 631 :: 		ucRf4463SetCommand( 7, RF4463_CMD_START_RX, pcBuffer );
0x2374	0x460A    MOV	R2, R1
0x2376	0x2132    MOVS	R1, #50
0x2378	0x2007    MOVS	R0, #7
0x237A	0xF001FB31  BL	_ucRf4463SetCommand+0
;rf4463pro.c, 632 :: 		}
L_end_vRf4463EnterRxMode:
0x237E	0xF8DDE000  LDR	LR, [SP, #0]
0x2382	0xB003    ADD	SP, SP, #12
0x2384	0x4770    BX	LR
0x2386	0xBF00    NOP
0x2388	0x009B2000  	main_ucRxChannel+0
; end of _vRf4463EnterRxMode
_vDongleLoop:
;dongle.c, 43 :: 		void vDongleLoop(){
0x40E4	0xB081    SUB	SP, SP, #4
0x40E6	0xF8CDE000  STR	LR, [SP, #0]
;dongle.c, 44 :: 		vUARTRxInit();
0x40EA	0xF7FFFCC1  BL	_vUARTRxInit+0
;dongle.c, 49 :: 		STM_LOGI( "[ APP ] Start\r\n", NULL );
0x40EE	0x2200    MOVS	R2, #0
0x40F0	0xB252    SXTB	R2, R2
0x40F2	0x490F    LDR	R1, [PC, #60]
0x40F4	0x480F    LDR	R0, [PC, #60]
0x40F6	0xB404    PUSH	(R2)
0x40F8	0xB402    PUSH	(R1)
0x40FA	0xB401    PUSH	(R0)
0x40FC	0xF7FDFF86  BL	_PrintOut+0
0x4100	0xB003    ADD	SP, SP, #12
;dongle.c, 52 :: 		while( 1 ){
L_vDongleLoop0:
;dongle.c, 53 :: 		if( ucUARTDataReady == 1 ){
0x4102	0x480D    LDR	R0, [PC, #52]
0x4104	0x7800    LDRB	R0, [R0, #0]
0x4106	0x2801    CMP	R0, #1
0x4108	0xD104    BNE	L_vDongleLoop2
;dongle.c, 54 :: 		ucUARTDataReady = 0;
0x410A	0x2100    MOVS	R1, #0
0x410C	0x480A    LDR	R0, [PC, #40]
0x410E	0x7001    STRB	R1, [R0, #0]
;dongle.c, 55 :: 		vUARTRxMessage();
0x4110	0xF7FFFC88  BL	_vUARTRxMessage+0
;dongle.c, 56 :: 		}
L_vDongleLoop2:
;dongle.c, 57 :: 		if( ucRF4463GetIRQFlag() == 1 ){
0x4114	0xF7FFFAE8  BL	_ucRF4463GetIRQFlag+0
0x4118	0x2801    CMP	R0, #1
0x411A	0xD103    BNE	L_vDongleLoop3
;dongle.c, 59 :: 		vRF4463MesageHandler();
0x411C	0xF7FFFAEC  BL	_vRF4463MesageHandler+0
;dongle.c, 60 :: 		vRF4463ResetIRQFlag();
0x4120	0xF7FFFABE  BL	_vRF4463ResetIRQFlag+0
;dongle.c, 61 :: 		}
L_vDongleLoop3:
;dongle.c, 62 :: 		}
0x4124	0xE7ED    B	L_vDongleLoop0
;dongle.c, 63 :: 		}
L_end_vDongleLoop:
0x4126	0xF8DDE000  LDR	LR, [SP, #0]
0x412A	0xB001    ADD	SP, SP, #4
0x412C	0x4770    BX	LR
0x412E	0xBF00    NOP
0x4130	0x56160000  	?lstr_11_main+0
0x4134	0x03D90000  	_vDebugPrint+0
0x4138	0x009C2000  	_ucUARTDataReady+0
; end of _vDongleLoop
_vUARTRxInit:
;uarthandler.c, 108 :: 		void vUARTRxInit(){
0x3A70	0xB081    SUB	SP, SP, #4
0x3A72	0xF8CDE000  STR	LR, [SP, #0]
;uarthandler.c, 109 :: 		USART1_CR1bits.RE       = 1;
0x3A76	0x2101    MOVS	R1, #1
0x3A78	0xB249    SXTB	R1, R1
0x3A7A	0x4806    LDR	R0, [PC, #24]
0x3A7C	0x6001    STR	R1, [R0, #0]
;uarthandler.c, 110 :: 		USART1_CR1bits.RXNEIE   = 1;
0x3A7E	0x4806    LDR	R0, [PC, #24]
0x3A80	0x6001    STR	R1, [R0, #0]
;uarthandler.c, 112 :: 		NVIC_IntEnable( IVT_INT_USART1 );
0x3A82	0xF2400035  MOVW	R0, #53
0x3A86	0xF7FFFDA5  BL	_NVIC_IntEnable+0
;uarthandler.c, 113 :: 		}
L_end_vUARTRxInit:
0x3A8A	0xF8DDE000  LDR	LR, [SP, #0]
0x3A8E	0xB001    ADD	SP, SP, #4
0x3A90	0x4770    BX	LR
0x3A92	0xBF00    NOP
0x3A94	0x01884227  	USART1_CR1bits+0
0x3A98	0x01944227  	USART1_CR1bits+0
; end of _vUARTRxInit
_vUARTRxMessage:
;uarthandler.c, 118 :: 		void vUARTRxMessage(){
0x3A24	0xB081    SUB	SP, SP, #4
0x3A26	0xF8CDE000  STR	LR, [SP, #0]
;uarthandler.c, 119 :: 		uint16_t usCounter = 0;
;uarthandler.c, 126 :: 		STM_LOGV( "[ UART RX ] Packet: %s", pcRxUARTBuffer );
0x3A2A	0x4A0D    LDR	R2, [PC, #52]
0x3A2C	0x490D    LDR	R1, [PC, #52]
0x3A2E	0x480E    LDR	R0, [PC, #56]
0x3A30	0xB404    PUSH	(R2)
0x3A32	0xB402    PUSH	(R1)
0x3A34	0xB401    PUSH	(R0)
0x3A36	0xF7FEFAE9  BL	_PrintOut+0
0x3A3A	0xB003    ADD	SP, SP, #12
;uarthandler.c, 128 :: 		vUARTCommands( pcRxUARTBuffer );
0x3A3C	0x4808    LDR	R0, [PC, #32]
0x3A3E	0xF7FEFF6B  BL	_vUARTCommands+0
;uarthandler.c, 130 :: 		memset( pcRxUARTBuffer, '\0', sizeof( pcRxUARTBuffer ) );
0x3A42	0xF6400200  MOVW	R2, #2048
0x3A46	0xB212    SXTH	R2, R2
0x3A48	0x2100    MOVS	R1, #0
0x3A4A	0x4805    LDR	R0, [PC, #20]
0x3A4C	0xF7FEFC46  BL	_memset+0
;uarthandler.c, 131 :: 		usUARTMessageLength = 0;
0x3A50	0x2100    MOVS	R1, #0
0x3A52	0x4806    LDR	R0, [PC, #24]
0x3A54	0x8001    STRH	R1, [R0, #0]
;uarthandler.c, 132 :: 		}
L_end_vUARTRxMessage:
0x3A56	0xF8DDE000  LDR	LR, [SP, #0]
0x3A5A	0xB001    ADD	SP, SP, #4
0x3A5C	0x4770    BX	LR
0x3A5E	0xBF00    NOP
0x3A60	0x01912000  	_pcRxUARTBuffer+0
0x3A64	0x54880000  	?lstr_33_main+0
0x3A68	0x03D90000  	_vDebugPrint+0
0x3A6C	0x00E42000  	_usUARTMessageLength+0
; end of _vUARTRxMessage
_vUARTCommands:
;uarthandler.c, 137 :: 		void vUARTCommands( uint8_t * pcInBuffer ){
0x2918	0xB095    SUB	SP, SP, #84
0x291A	0xF8CDE000  STR	LR, [SP, #0]
0x291E	0x9011    STR	R0, [SP, #68]
;uarthandler.c, 138 :: 		uint8_t ucCommandCounter = 0;
;uarthandler.c, 139 :: 		uint8_t ucCounter = 0;
;uarthandler.c, 140 :: 		uint8_t ucPosition = 0;
;uarthandler.c, 145 :: 		uint16_t usTempData = 0;
;uarthandler.c, 146 :: 		uint8_t ucDeviceModel = 0;
;uarthandler.c, 148 :: 		uint16_t usTempChannel = 0;
;uarthandler.c, 149 :: 		uint16_t usTempNetwork = 0;
;uarthandler.c, 150 :: 		uint8_t ucIgnoreNetwork = 0;
0x2920	0x2100    MOVS	R1, #0
0x2922	0xF88D1043  STRB	R1, [SP, #67]
;uarthandler.c, 152 :: 		for( ucCommandCounter = 0; ucCommandCounter < UART_Commands; ucCommandCounter++ ){
0x2926	0x2100    MOVS	R1, #0
0x2928	0xF88D1048  STRB	R1, [SP, #72]
L_vUARTCommands8:
0x292C	0xF89D1048  LDRB	R1, [SP, #72]
0x2930	0x2914    CMP	R1, #20
0x2932	0xF0808325  BCS	L_vUARTCommands9
;uarthandler.c, 153 :: 		if( strstr( pcInBuffer, pcUARTCommand[ ucCommandCounter ] ) ){
0x2936	0xF89D1048  LDRB	R1, [SP, #72]
0x293A	0x008A    LSLS	R2, R1, #2
0x293C	0x49D1    LDR	R1, [PC, #836]
0x293E	0x1889    ADDS	R1, R1, R2
0x2940	0x6809    LDR	R1, [R1, #0]
0x2942	0x9811    LDR	R0, [SP, #68]
0x2944	0xF7FFFA36  BL	_strstr+0
0x2948	0x2800    CMP	R0, #0
0x294A	0xF0008313  BEQ	L_vUARTCommands11
;uarthandler.c, 154 :: 		switch( ucCommandCounter ){
0x294E	0xE2BD    B	L_vUARTCommands12
;uarthandler.c, 155 :: 		case UART_CMD_WHO:
L_vUARTCommands14:
;uarthandler.c, 156 :: 		UART1_Write_Text( "DONGLE\r\n" );
0x2950	0xF10D0B3A  ADD	R11, SP, #58
0x2954	0xF10B0A09  ADD	R10, R11, #9
0x2958	0xF8DFC32C  LDR	R12, [PC, #812]
0x295C	0xF7FFFB40  BL	___CC2DW+0
0x2960	0xF10D013A  ADD	R1, SP, #58
0x2964	0x4608    MOV	R0, R1
0x2966	0xF7FFFA5F  BL	_UART1_Write_Text+0
;uarthandler.c, 157 :: 		Sound_Play( 1000, 100 );
0x296A	0x2164    MOVS	R1, #100
0x296C	0xF24030E8  MOVW	R0, #1000
0x2970	0xF001FBFA  BL	_Sound_Play+0
;uarthandler.c, 158 :: 		Delay_ms( 30 );
0x2974	0xF647673F  MOVW	R7, #32319
0x2978	0xF2C00705  MOVT	R7, #5
0x297C	0xBF00    NOP
0x297E	0xBF00    NOP
L_vUARTCommands15:
0x2980	0x1E7F    SUBS	R7, R7, #1
0x2982	0xD1FD    BNE	L_vUARTCommands15
0x2984	0xBF00    NOP
0x2986	0xBF00    NOP
0x2988	0xBF00    NOP
;uarthandler.c, 159 :: 		Sound_Play( 1000, 100 );
0x298A	0x2164    MOVS	R1, #100
0x298C	0xF24030E8  MOVW	R0, #1000
0x2990	0xF001FBEA  BL	_Sound_Play+0
;uarthandler.c, 160 :: 		break;
0x2994	0xE2EE    B	L_vUARTCommands13
;uarthandler.c, 161 :: 		case UART_CMD_SEND:
L_vUARTCommands17:
;uarthandler.c, 162 :: 		STM_LOGD( "[ UART ] Send Message\r\n", NULL );
0x2996	0x2300    MOVS	R3, #0
0x2998	0xB25B    SXTB	R3, R3
0x299A	0x4ABC    LDR	R2, [PC, #752]
0x299C	0x49BC    LDR	R1, [PC, #752]
0x299E	0xB408    PUSH	(R3)
0x29A0	0xB404    PUSH	(R2)
0x29A2	0xB402    PUSH	(R1)
0x29A4	0xF7FFFB32  BL	_PrintOut+0
0x29A8	0xB003    ADD	SP, SP, #12
;uarthandler.c, 163 :: 		vRf4463SetChannels( RF4463_DEFAULT_CHANNEL, RF4463_DEFAULT_CHANNEL );
0x29AA	0x2105    MOVS	R1, #5
0x29AC	0x2005    MOVS	R0, #5
0x29AE	0xF7FFF9B7  BL	_vRf4463SetChannels+0
;uarthandler.c, 164 :: 		vRf4463SetNetwork( RF4463_DEFAULT_NETWORK );
0x29B2	0x2005    MOVS	R0, #5
0x29B4	0xF7FFFA84  BL	_vRf4463SetNetwork+0
;uarthandler.c, 165 :: 		memset( pcTempBuffer, '\0', 50 );
0x29B8	0xA902    ADD	R1, SP, #8
0x29BA	0x2232    MOVS	R2, #50
0x29BC	0xB212    SXTH	R2, R2
0x29BE	0x4608    MOV	R0, R1
0x29C0	0x2100    MOVS	R1, #0
0x29C2	0xF7FFFC8B  BL	_memset+0
;uarthandler.c, 167 :: 		ucPosition = 5;
; ucPosition start address is: 12 (R3)
0x29C6	0x2305    MOVS	R3, #5
;uarthandler.c, 169 :: 		for( ucCounter = 0; ucCounter < usUARTMessageLength; ucCounter++ ){
; ucCounter start address is: 0 (R0)
0x29C8	0x2000    MOVS	R0, #0
; ucCounter end address is: 0 (R0)
; ucPosition end address is: 12 (R3)
L_vUARTCommands18:
; ucCounter start address is: 0 (R0)
; ucPosition start address is: 12 (R3)
0x29CA	0x49B2    LDR	R1, [PC, #712]
0x29CC	0x8809    LDRH	R1, [R1, #0]
0x29CE	0x4288    CMP	R0, R1
0x29D0	0xD217    BCS	L_vUARTCommands19
;uarthandler.c, 170 :: 		if( pcInBuffer[ ucPosition ] == '\r' || pcInBuffer[ ucPosition ] == '\n' ){
0x29D2	0x9911    LDR	R1, [SP, #68]
0x29D4	0x18C9    ADDS	R1, R1, R3
0x29D6	0x7809    LDRB	R1, [R1, #0]
0x29D8	0x290D    CMP	R1, #13
0x29DA	0xD005    BEQ	L__vUARTCommands339
0x29DC	0x9911    LDR	R1, [SP, #68]
0x29DE	0x18C9    ADDS	R1, R1, R3
0x29E0	0x7809    LDRB	R1, [R1, #0]
0x29E2	0x290A    CMP	R1, #10
0x29E4	0xD000    BEQ	L__vUARTCommands338
0x29E6	0xE000    B	L_vUARTCommands23
; ucPosition end address is: 12 (R3)
L__vUARTCommands339:
L__vUARTCommands338:
;uarthandler.c, 171 :: 		break;
0x29E8	0xE00B    B	L_vUARTCommands19
;uarthandler.c, 172 :: 		}
L_vUARTCommands23:
;uarthandler.c, 173 :: 		pcTempBuffer[ ucCounter ] = pcInBuffer[ ucPosition++ ];
; ucPosition start address is: 12 (R3)
0x29EA	0xA902    ADD	R1, SP, #8
0x29EC	0x180A    ADDS	R2, R1, R0
0x29EE	0x9911    LDR	R1, [SP, #68]
0x29F0	0x18C9    ADDS	R1, R1, R3
0x29F2	0x7809    LDRB	R1, [R1, #0]
0x29F4	0x7011    STRB	R1, [R2, #0]
0x29F6	0x1C59    ADDS	R1, R3, #1
; ucPosition end address is: 12 (R3)
; ucPosition start address is: 8 (R2)
0x29F8	0xB2CA    UXTB	R2, R1
;uarthandler.c, 169 :: 		for( ucCounter = 0; ucCounter < usUARTMessageLength; ucCounter++ ){
0x29FA	0x1C41    ADDS	R1, R0, #1
; ucCounter end address is: 0 (R0)
; ucCounter start address is: 4 (R1)
;uarthandler.c, 174 :: 		}
0x29FC	0xB2D3    UXTB	R3, R2
; ucPosition end address is: 8 (R2)
; ucCounter end address is: 4 (R1)
0x29FE	0xB2C8    UXTB	R0, R1
0x2A00	0xE7E3    B	L_vUARTCommands18
L_vUARTCommands19:
;uarthandler.c, 178 :: 		vRF4463SetNode( NODE_FACTORY );
; ucCounter start address is: 0 (R0)
0x2A02	0xF88D0004  STRB	R0, [SP, #4]
0x2A06	0x20FE    MOVS	R0, #254
0x2A08	0xF7FFFC60  BL	_vRF4463SetNode+0
0x2A0C	0xF89D0004  LDRB	R0, [SP, #4]
;uarthandler.c, 179 :: 		vRF4463TxMessage( pcTempBuffer, ucCounter, NODE_BROADCAST, TABLE_RF_TEST, RF_TEST_QR );
0x2A10	0x2202    MOVS	R2, #2
0x2A12	0xA902    ADD	R1, SP, #8
0x2A14	0xB404    PUSH	(R2)
0x2A16	0x9102    STR	R1, [SP, #8]
0x2A18	0x2301    MOVS	R3, #1
0x2A1A	0x22FF    MOVS	R2, #255
0x2A1C	0xB2C1    UXTB	R1, R0
; ucCounter end address is: 0 (R0)
0x2A1E	0x9802    LDR	R0, [SP, #8]
0x2A20	0xF7FFFBE4  BL	_vRF4463TxMessage+0
0x2A24	0xB001    ADD	SP, SP, #4
;uarthandler.c, 180 :: 		break;
0x2A26	0xE2A5    B	L_vUARTCommands13
;uarthandler.c, 181 :: 		case UART_CMD_END:
L_vUARTCommands24:
;uarthandler.c, 182 :: 		STM_LOGD( "[ UART ] End Factory Stage\r\n", NULL );
0x2A28	0x2300    MOVS	R3, #0
0x2A2A	0xB25B    SXTB	R3, R3
0x2A2C	0x4A9A    LDR	R2, [PC, #616]
0x2A2E	0x4998    LDR	R1, [PC, #608]
0x2A30	0xB408    PUSH	(R3)
0x2A32	0xB404    PUSH	(R2)
0x2A34	0xB402    PUSH	(R1)
0x2A36	0xF7FFFAE9  BL	_PrintOut+0
0x2A3A	0xB003    ADD	SP, SP, #12
;uarthandler.c, 185 :: 		memset( pcSentQR, '\0', 15 );
0x2A3C	0x220F    MOVS	R2, #15
0x2A3E	0xB212    SXTH	R2, R2
0x2A40	0x2100    MOVS	R1, #0
0x2A42	0x4896    LDR	R0, [PC, #600]
0x2A44	0xF7FFFC4A  BL	_memset+0
;uarthandler.c, 187 :: 		ucPosition = 6;
; ucPosition start address is: 12 (R3)
0x2A48	0x2306    MOVS	R3, #6
;uarthandler.c, 189 :: 		for( ucCounter = 0; ucCounter < usUARTMessageLength; ucCounter++ ){
; ucCounter start address is: 0 (R0)
0x2A4A	0x2000    MOVS	R0, #0
; ucCounter end address is: 0 (R0)
; ucPosition end address is: 12 (R3)
L_vUARTCommands25:
; ucCounter start address is: 0 (R0)
; ucPosition start address is: 12 (R3)
0x2A4C	0x4991    LDR	R1, [PC, #580]
0x2A4E	0x8809    LDRH	R1, [R1, #0]
0x2A50	0x4288    CMP	R0, R1
0x2A52	0xD218    BCS	L_vUARTCommands26
;uarthandler.c, 190 :: 		if( pcInBuffer[ ucPosition ] == '\r' || pcInBuffer[ ucPosition ] == '\n' ){
0x2A54	0x9911    LDR	R1, [SP, #68]
0x2A56	0x18C9    ADDS	R1, R1, R3
0x2A58	0x7809    LDRB	R1, [R1, #0]
0x2A5A	0x290D    CMP	R1, #13
0x2A5C	0xD005    BEQ	L__vUARTCommands341
0x2A5E	0x9911    LDR	R1, [SP, #68]
0x2A60	0x18C9    ADDS	R1, R1, R3
0x2A62	0x7809    LDRB	R1, [R1, #0]
0x2A64	0x290A    CMP	R1, #10
0x2A66	0xD000    BEQ	L__vUARTCommands340
0x2A68	0xE000    B	L_vUARTCommands30
; ucPosition end address is: 12 (R3)
L__vUARTCommands341:
L__vUARTCommands340:
;uarthandler.c, 191 :: 		break;
0x2A6A	0xE00C    B	L_vUARTCommands26
;uarthandler.c, 192 :: 		}
L_vUARTCommands30:
;uarthandler.c, 193 :: 		pcSentQR[ ucCounter ] = pcInBuffer[ ucPosition++ ];
; ucPosition start address is: 12 (R3)
0x2A6C	0x498B    LDR	R1, [PC, #556]
0x2A6E	0x180A    ADDS	R2, R1, R0
0x2A70	0x9911    LDR	R1, [SP, #68]
0x2A72	0x18C9    ADDS	R1, R1, R3
0x2A74	0x7809    LDRB	R1, [R1, #0]
0x2A76	0x7011    STRB	R1, [R2, #0]
0x2A78	0x1C5A    ADDS	R2, R3, #1
0x2A7A	0xB2D2    UXTB	R2, R2
; ucPosition end address is: 12 (R3)
; ucPosition start address is: 8 (R2)
;uarthandler.c, 189 :: 		for( ucCounter = 0; ucCounter < usUARTMessageLength; ucCounter++ ){
0x2A7C	0x1C41    ADDS	R1, R0, #1
0x2A7E	0xB2C9    UXTB	R1, R1
; ucCounter end address is: 0 (R0)
; ucCounter start address is: 4 (R1)
;uarthandler.c, 194 :: 		}
0x2A80	0xB2D3    UXTB	R3, R2
; ucPosition end address is: 8 (R2)
; ucCounter end address is: 4 (R1)
0x2A82	0xB2C8    UXTB	R0, R1
0x2A84	0xE7E2    B	L_vUARTCommands25
L_vUARTCommands26:
;uarthandler.c, 196 :: 		vRF4463SetNode( NODE_FACTORY );
; ucCounter start address is: 0 (R0)
0x2A86	0xF88D0004  STRB	R0, [SP, #4]
0x2A8A	0x20FE    MOVS	R0, #254
0x2A8C	0xF7FFFC1E  BL	_vRF4463SetNode+0
0x2A90	0xF89D0004  LDRB	R0, [SP, #4]
;uarthandler.c, 197 :: 		vRF4463TxMessage( pcSentQR, ucCounter, NODE_BROADCAST, TABLE_RF_TEST, RF_TEST_OK );
0x2A94	0x2103    MOVS	R1, #3
0x2A96	0xB402    PUSH	(R1)
0x2A98	0x2301    MOVS	R3, #1
0x2A9A	0x22FF    MOVS	R2, #255
0x2A9C	0xB2C1    UXTB	R1, R0
; ucCounter end address is: 0 (R0)
0x2A9E	0x487F    LDR	R0, [PC, #508]
0x2AA0	0xF7FFFBA4  BL	_vRF4463TxMessage+0
0x2AA4	0xB001    ADD	SP, SP, #4
;uarthandler.c, 198 :: 		break;
0x2AA6	0xE265    B	L_vUARTCommands13
;uarthandler.c, 199 :: 		case UART_CMD_STAGE:
L_vUARTCommands31:
;uarthandler.c, 200 :: 		STM_LOGD( "[ UART ] Get Stage\r\n", NULL );
0x2AA8	0x2300    MOVS	R3, #0
0x2AAA	0xB25B    SXTB	R3, R3
0x2AAC	0x4A7C    LDR	R2, [PC, #496]
0x2AAE	0x4978    LDR	R1, [PC, #480]
0x2AB0	0xB408    PUSH	(R3)
0x2AB2	0xB404    PUSH	(R2)
0x2AB4	0xB402    PUSH	(R1)
0x2AB6	0xF7FFFAA9  BL	_PrintOut+0
0x2ABA	0xB003    ADD	SP, SP, #12
;uarthandler.c, 202 :: 		vRf4463SetChannels( RF4463_DEFAULT_CHANNEL, RF4463_DEFAULT_CHANNEL );
0x2ABC	0x2105    MOVS	R1, #5
0x2ABE	0x2005    MOVS	R0, #5
0x2AC0	0xF7FFF92E  BL	_vRf4463SetChannels+0
;uarthandler.c, 203 :: 		vRf4463SetNetwork( RF4463_DEFAULT_NETWORK );
0x2AC4	0x2005    MOVS	R0, #5
0x2AC6	0xF7FFF9FB  BL	_vRf4463SetNetwork+0
;uarthandler.c, 204 :: 		vRF4463SetNode( NODE_FACTORY );
0x2ACA	0x20FE    MOVS	R0, #254
0x2ACC	0xF7FFFBFE  BL	_vRF4463SetNode+0
;uarthandler.c, 206 :: 		vRF4463TxMessage( NULL, NULL, NODE_BROADCAST, TABLE_RF_TEST, RF_TEST_STAGE );
0x2AD0	0x2104    MOVS	R1, #4
0x2AD2	0xB402    PUSH	(R1)
0x2AD4	0x2301    MOVS	R3, #1
0x2AD6	0x22FF    MOVS	R2, #255
0x2AD8	0x2100    MOVS	R1, #0
0x2ADA	0x2000    MOVS	R0, #0
0x2ADC	0xF7FFFB86  BL	_vRF4463TxMessage+0
0x2AE0	0xB001    ADD	SP, SP, #4
;uarthandler.c, 207 :: 		break;
0x2AE2	0xE247    B	L_vUARTCommands13
;uarthandler.c, 208 :: 		case UART_CMD_REBOOT:
L_vUARTCommands32:
;uarthandler.c, 209 :: 		STM_LOGD( "[ UART ] Reboot\r\n", NULL );
0x2AE4	0x2300    MOVS	R3, #0
0x2AE6	0xB25B    SXTB	R3, R3
0x2AE8	0x4A6E    LDR	R2, [PC, #440]
0x2AEA	0x4969    LDR	R1, [PC, #420]
0x2AEC	0xB408    PUSH	(R3)
0x2AEE	0xB404    PUSH	(R2)
0x2AF0	0xB402    PUSH	(R1)
0x2AF2	0xF7FFFA8B  BL	_PrintOut+0
0x2AF6	0xB003    ADD	SP, SP, #12
;uarthandler.c, 211 :: 		LEDBlue = 0;
0x2AF8	0x2200    MOVS	R2, #0
0x2AFA	0xB252    SXTB	R2, R2
0x2AFC	0x496A    LDR	R1, [PC, #424]
0x2AFE	0x600A    STR	R2, [R1, #0]
;uarthandler.c, 212 :: 		LEDGreen = 0;
0x2B00	0x496A    LDR	R1, [PC, #424]
0x2B02	0x600A    STR	R2, [R1, #0]
;uarthandler.c, 213 :: 		LEDRed = 1;
0x2B04	0x2201    MOVS	R2, #1
0x2B06	0xB252    SXTB	R2, R2
0x2B08	0x4969    LDR	R1, [PC, #420]
0x2B0A	0x600A    STR	R2, [R1, #0]
;uarthandler.c, 215 :: 		Delay_ms( 1000 );
0x2B0C	0xF64127FF  MOVW	R7, #6911
0x2B10	0xF2C007B7  MOVT	R7, #183
0x2B14	0xBF00    NOP
0x2B16	0xBF00    NOP
L_vUARTCommands33:
0x2B18	0x1E7F    SUBS	R7, R7, #1
0x2B1A	0xD1FD    BNE	L_vUARTCommands33
0x2B1C	0xBF00    NOP
0x2B1E	0xBF00    NOP
0x2B20	0xBF00    NOP
;uarthandler.c, 216 :: 		SystemReset();
0x2B22	0xF7FFFA67  BL	_SystemReset+0
;uarthandler.c, 217 :: 		break;
0x2B26	0xE225    B	L_vUARTCommands13
;uarthandler.c, 218 :: 		case UART_CMD_PING:
L_vUARTCommands35:
;uarthandler.c, 219 :: 		STM_LOGD( "[ UART ] Ping\r\n", NULL );
0x2B28	0x2300    MOVS	R3, #0
0x2B2A	0xB25B    SXTB	R3, R3
0x2B2C	0x4A61    LDR	R2, [PC, #388]
0x2B2E	0x4958    LDR	R1, [PC, #352]
0x2B30	0xB408    PUSH	(R3)
0x2B32	0xB404    PUSH	(R2)
0x2B34	0xB402    PUSH	(R1)
0x2B36	0xF7FFFA69  BL	_PrintOut+0
0x2B3A	0xB003    ADD	SP, SP, #12
;uarthandler.c, 220 :: 		vRF4463SetNode( HUB_NODE );
0x2B3C	0x2001    MOVS	R0, #1
0x2B3E	0xF7FFFBC5  BL	_vRF4463SetNode+0
;uarthandler.c, 221 :: 		vRF4463TxMessage( NULL, NULL, REMOTE_DEFAULT, TABLE_RF_TEST, RF_TEST_DEVICE_PING );
0x2B42	0x2100    MOVS	R1, #0
0x2B44	0xB402    PUSH	(R1)
0x2B46	0x2301    MOVS	R3, #1
0x2B48	0x2202    MOVS	R2, #2
0x2B4A	0x2100    MOVS	R1, #0
0x2B4C	0x2000    MOVS	R0, #0
0x2B4E	0xF7FFFB4D  BL	_vRF4463TxMessage+0
0x2B52	0xB001    ADD	SP, SP, #4
;uarthandler.c, 222 :: 		break;
0x2B54	0xE20E    B	L_vUARTCommands13
;uarthandler.c, 223 :: 		case UART_CMD_TEST:
L_vUARTCommands36:
;uarthandler.c, 224 :: 		STM_LOGD( "[ UART ] Test\r\n", NULL );
0x2B56	0x2300    MOVS	R3, #0
0x2B58	0xB25B    SXTB	R3, R3
0x2B5A	0x4A57    LDR	R2, [PC, #348]
0x2B5C	0x494C    LDR	R1, [PC, #304]
0x2B5E	0xB408    PUSH	(R3)
0x2B60	0xB404    PUSH	(R2)
0x2B62	0xB402    PUSH	(R1)
0x2B64	0xF7FFFA52  BL	_PrintOut+0
0x2B68	0xB003    ADD	SP, SP, #12
;uarthandler.c, 225 :: 		memset( pcTempBuffer, '\0', 50 );
0x2B6A	0xA902    ADD	R1, SP, #8
0x2B6C	0x2232    MOVS	R2, #50
0x2B6E	0xB212    SXTH	R2, R2
0x2B70	0x4608    MOV	R0, R1
0x2B72	0x2100    MOVS	R1, #0
0x2B74	0xF7FFFBB2  BL	_memset+0
;uarthandler.c, 227 :: 		ucPosition = 5;
; ucPosition start address is: 28 (R7)
0x2B78	0x2705    MOVS	R7, #5
;uarthandler.c, 229 :: 		for( ucCounter = 0; ucCounter < 12; ucCounter++ ){
; ucCounter start address is: 0 (R0)
0x2B7A	0x2000    MOVS	R0, #0
; ucPosition end address is: 28 (R7)
; ucCounter end address is: 0 (R0)
0x2B7C	0xB2FC    UXTB	R4, R7
L_vUARTCommands37:
; ucCounter start address is: 0 (R0)
; ucPosition start address is: 16 (R4)
0x2B7E	0x280C    CMP	R0, #12
0x2B80	0xD211    BCS	L_vUARTCommands38
;uarthandler.c, 230 :: 		pcTempBuffer[ ucCounter ] = pcInBuffer[ ucPosition++ ];
0x2B82	0xAB02    ADD	R3, SP, #8
0x2B84	0x181A    ADDS	R2, R3, R0
0x2B86	0x9911    LDR	R1, [SP, #68]
0x2B88	0x1909    ADDS	R1, R1, R4
0x2B8A	0x7809    LDRB	R1, [R1, #0]
0x2B8C	0x7011    STRB	R1, [R2, #0]
0x2B8E	0x1C61    ADDS	R1, R4, #1
; ucPosition end address is: 16 (R4)
; ucPosition start address is: 28 (R7)
0x2B90	0xB2CF    UXTB	R7, R1
;uarthandler.c, 231 :: 		pcTempQR[ ucCounter ] = pcTempBuffer[ ucCounter ];
0x2B92	0x494A    LDR	R1, [PC, #296]
0x2B94	0x180A    ADDS	R2, R1, R0
0x2B96	0x1819    ADDS	R1, R3, R0
0x2B98	0x7809    LDRB	R1, [R1, #0]
0x2B9A	0x7011    STRB	R1, [R2, #0]
;uarthandler.c, 229 :: 		for( ucCounter = 0; ucCounter < 12; ucCounter++ ){
0x2B9C	0x1C41    ADDS	R1, R0, #1
0x2B9E	0xB2C9    UXTB	R1, R1
; ucCounter end address is: 0 (R0)
; ucCounter start address is: 4 (R1)
;uarthandler.c, 232 :: 		}
0x2BA0	0xB2FC    UXTB	R4, R7
; ucPosition end address is: 28 (R7)
; ucCounter end address is: 4 (R1)
0x2BA2	0xB2C8    UXTB	R0, R1
0x2BA4	0xE7EB    B	L_vUARTCommands37
L_vUARTCommands38:
;uarthandler.c, 234 :: 		for( ucSearchedModelId = 0; ucSearchedModelId < DEVICE_MODEL_ID_TOTAL; ucSearchedModelId++ ){
0x2BA6	0x2200    MOVS	R2, #0
0x2BA8	0x4945    LDR	R1, [PC, #276]
0x2BAA	0x700A    STRB	R2, [R1, #0]
L_vUARTCommands40:
0x2BAC	0x4944    LDR	R1, [PC, #272]
0x2BAE	0x7809    LDRB	R1, [R1, #0]
0x2BB0	0x2905    CMP	R1, #5
0x2BB2	0xD211    BCS	L_vUARTCommands41
;uarthandler.c, 235 :: 		if( memcmp( pcTempQR, pcModelQRPrefix[ ucSearchedModelId ], 2 ) == 0 ){
0x2BB4	0x4942    LDR	R1, [PC, #264]
0x2BB6	0x7809    LDRB	R1, [R1, #0]
0x2BB8	0x008A    LSLS	R2, R1, #2
0x2BBA	0x4942    LDR	R1, [PC, #264]
0x2BBC	0x1889    ADDS	R1, R1, R2
0x2BBE	0x6809    LDR	R1, [R1, #0]
0x2BC0	0x2202    MOVS	R2, #2
0x2BC2	0xB212    SXTH	R2, R2
0x2BC4	0x483D    LDR	R0, [PC, #244]
0x2BC6	0xF7FFF9B3  BL	_memcmp+0
0x2BCA	0xB900    CBNZ	R0, L_vUARTCommands43
;uarthandler.c, 236 :: 		break;
0x2BCC	0xE004    B	L_vUARTCommands41
;uarthandler.c, 237 :: 		}
L_vUARTCommands43:
;uarthandler.c, 234 :: 		for( ucSearchedModelId = 0; ucSearchedModelId < DEVICE_MODEL_ID_TOTAL; ucSearchedModelId++ ){
0x2BCE	0x4A3C    LDR	R2, [PC, #240]
0x2BD0	0x7811    LDRB	R1, [R2, #0]
0x2BD2	0x1C49    ADDS	R1, R1, #1
0x2BD4	0x7011    STRB	R1, [R2, #0]
;uarthandler.c, 238 :: 		}
0x2BD6	0xE7E9    B	L_vUARTCommands40
L_vUARTCommands41:
;uarthandler.c, 240 :: 		vRF4463SetNode( HUB_NODE );
0x2BD8	0x2001    MOVS	R0, #1
0x2BDA	0xF7FFFB77  BL	_vRF4463SetNode+0
;uarthandler.c, 241 :: 		vRF4463TxMessage( pcTempBuffer, strlen( pcTempBuffer ), REMOTE_DEFAULT, TABLE_RF_SETUP, RF_SETUP_FIND_BY_QR );
0x2BDE	0x2101    MOVS	R1, #1
0x2BE0	0xF88D1050  STRB	R1, [SP, #80]
0x2BE4	0xA902    ADD	R1, SP, #8
0x2BE6	0x4608    MOV	R0, R1
0x2BE8	0xF7FFF872  BL	_strlen+0
0x2BEC	0xAA02    ADD	R2, SP, #8
0x2BEE	0xF89D1050  LDRB	R1, [SP, #80]
0x2BF2	0xB402    PUSH	(R1)
0x2BF4	0x2302    MOVS	R3, #2
0x2BF6	0xB2C1    UXTB	R1, R0
0x2BF8	0x4610    MOV	R0, R2
0x2BFA	0x2202    MOVS	R2, #2
0x2BFC	0xF7FFFAF6  BL	_vRF4463TxMessage+0
0x2C00	0xB001    ADD	SP, SP, #4
;uarthandler.c, 242 :: 		break;
0x2C02	0xE1B7    B	L_vUARTCommands13
;uarthandler.c, 243 :: 		case UART_CMD_REMOVE:
L_vUARTCommands44:
;uarthandler.c, 244 :: 		STM_LOGD( "[ UART ] Remove\r\n", NULL );
0x2C04	0x2300    MOVS	R3, #0
0x2C06	0xB25B    SXTB	R3, R3
0x2C08	0x4A2F    LDR	R2, [PC, #188]
0x2C0A	0x4921    LDR	R1, [PC, #132]
0x2C0C	0xB408    PUSH	(R3)
0x2C0E	0xB404    PUSH	(R2)
0x2C10	0xB402    PUSH	(R1)
0x2C12	0xF7FFF9FB  BL	_PrintOut+0
0x2C16	0xB003    ADD	SP, SP, #12
;uarthandler.c, 246 :: 		memset( pcTempBuffer, '\0', 50 );
0x2C18	0xA902    ADD	R1, SP, #8
0x2C1A	0x2232    MOVS	R2, #50
0x2C1C	0xB212    SXTH	R2, R2
0x2C1E	0x4608    MOV	R0, R1
0x2C20	0x2100    MOVS	R1, #0
0x2C22	0xF7FFFB5B  BL	_memset+0
;uarthandler.c, 248 :: 		ucPosition = 7;
; ucPosition start address is: 28 (R7)
0x2C26	0x2707    MOVS	R7, #7
;uarthandler.c, 250 :: 		for( ucCounter = 0; ; ucCounter++ ){
; ucCounter start address is: 0 (R0)
0x2C28	0x2000    MOVS	R0, #0
; ucPosition end address is: 28 (R7)
; ucCounter end address is: 0 (R0)
0x2C2A	0xB2FB    UXTB	R3, R7
L_vUARTCommands45:
;uarthandler.c, 251 :: 		if( pcInBuffer[ ucPosition ] == '\r' || pcInBuffer[ ucPosition ] == '\n' ){
; ucCounter start address is: 0 (R0)
; ucPosition start address is: 12 (R3)
0x2C2C	0x9911    LDR	R1, [SP, #68]
0x2C2E	0x18C9    ADDS	R1, R1, R3
0x2C30	0x7809    LDRB	R1, [R1, #0]
0x2C32	0x290D    CMP	R1, #13
0x2C34	0xD005    BEQ	L__vUARTCommands343
0x2C36	0x9911    LDR	R1, [SP, #68]
0x2C38	0x18C9    ADDS	R1, R1, R3
0x2C3A	0x7809    LDRB	R1, [R1, #0]
0x2C3C	0x290A    CMP	R1, #10
0x2C3E	0xD000    BEQ	L__vUARTCommands342
0x2C40	0xE000    B	L_vUARTCommands50
; ucCounter end address is: 0 (R0)
; ucPosition end address is: 12 (R3)
L__vUARTCommands343:
L__vUARTCommands342:
;uarthandler.c, 252 :: 		break;
0x2C42	0xE00C    B	L_vUARTCommands46
;uarthandler.c, 253 :: 		}
L_vUARTCommands50:
;uarthandler.c, 254 :: 		pcTempBuffer[ ucCounter ] = pcInBuffer[ ucPosition++ ];
; ucPosition start address is: 12 (R3)
; ucCounter start address is: 0 (R0)
0x2C44	0xA902    ADD	R1, SP, #8
0x2C46	0x180A    ADDS	R2, R1, R0
0x2C48	0x9911    LDR	R1, [SP, #68]
0x2C4A	0x18C9    ADDS	R1, R1, R3
0x2C4C	0x7809    LDRB	R1, [R1, #0]
0x2C4E	0x7011    STRB	R1, [R2, #0]
0x2C50	0x1C5F    ADDS	R7, R3, #1
0x2C52	0xB2FF    UXTB	R7, R7
; ucPosition end address is: 12 (R3)
; ucPosition start address is: 28 (R7)
;uarthandler.c, 250 :: 		for( ucCounter = 0; ; ucCounter++ ){
0x2C54	0x1C41    ADDS	R1, R0, #1
0x2C56	0xB2C9    UXTB	R1, R1
; ucCounter end address is: 0 (R0)
; ucCounter start address is: 4 (R1)
;uarthandler.c, 255 :: 		}
0x2C58	0xB2FB    UXTB	R3, R7
; ucPosition end address is: 28 (R7)
; ucCounter end address is: 4 (R1)
0x2C5A	0xB2C8    UXTB	R0, R1
0x2C5C	0xE7E6    B	L_vUARTCommands45
L_vUARTCommands46:
;uarthandler.c, 257 :: 		usTempData = atoi( pcTempBuffer );
0x2C5E	0xA902    ADD	R1, SP, #8
0x2C60	0x4608    MOV	R0, R1
0x2C62	0xF7FFF97F  BL	_atoi+0
; usTempData start address is: 8 (R2)
0x2C66	0xB282    UXTH	R2, R0
;uarthandler.c, 258 :: 		vRF4463SetNode( HUB_NODE );
0x2C68	0x2001    MOVS	R0, #1
0x2C6A	0xF7FFFB2F  BL	_vRF4463SetNode+0
;uarthandler.c, 259 :: 		vRF4463TxMessage( NULL, NULL, usTempData, TABLE_RF_SETUP, RF_SETUP_REMOVE );
0x2C6E	0x2105    MOVS	R1, #5
0x2C70	0xB402    PUSH	(R1)
0x2C72	0x2302    MOVS	R3, #2
0x2C74	0xB2D2    UXTB	R2, R2
; usTempData end address is: 8 (R2)
0x2C76	0x2100    MOVS	R1, #0
0x2C78	0x2000    MOVS	R0, #0
0x2C7A	0xF7FFFAB7  BL	_vRF4463TxMessage+0
0x2C7E	0xB001    ADD	SP, SP, #4
;uarthandler.c, 260 :: 		break;
0x2C80	0xE178    B	L_vUARTCommands13
0x2C82	0xE023    B	#70
0x2C84	0x00E82000  	_pcUARTCommand+0
0x2C88	0x56460000  	?ICS?lstr34_main+0
0x2C8C	0x53B20000  	?lstr_35_main+0
0x2C90	0x03D90000  	_vDebugPrint+0
0x2C94	0x00E42000  	_usUARTMessageLength+0
0x2C98	0x516B0000  	?lstr_36_main+0
0x2C9C	0x09912000  	main_pcSentQR+0
0x2CA0	0x553C0000  	?lstr_37_main+0
0x2CA4	0x558C0000  	?lstr_38_main+0
0x2CA8	0x01A04222  	GPIOC_ODR+0
0x2CAC	0x019C4222  	GPIOC_ODR+0
0x2CB0	0x01984222  	GPIOC_ODR+0
0x2CB4	0x56260000  	?lstr_39_main+0
0x2CB8	0x56060000  	?lstr_40_main+0
0x2CBC	0x09A02000  	_pcTempQR+0
0x2CC0	0x00E32000  	_ucSearchedModelId+0
0x2CC4	0x01382000  	_pcModelQRPrefix+0
0x2CC8	0x55B00000  	?lstr_41_main+0
;uarthandler.c, 261 :: 		case UART_CMD_CHANNEL:
L_vUARTCommands51:
;uarthandler.c, 262 :: 		STM_LOGD( "[ UART ] Set Channel\r\n", NULL );
0x2CCC	0x2300    MOVS	R3, #0
0x2CCE	0xB25B    SXTB	R3, R3
0x2CD0	0x4AAD    LDR	R2, [PC, #692]
0x2CD2	0x49AE    LDR	R1, [PC, #696]
0x2CD4	0xB408    PUSH	(R3)
0x2CD6	0xB404    PUSH	(R2)
0x2CD8	0xB402    PUSH	(R1)
0x2CDA	0xF7FFF997  BL	_PrintOut+0
0x2CDE	0xB003    ADD	SP, SP, #12
;uarthandler.c, 263 :: 		memset( pcTempBuffer, '\0', 50 );
0x2CE0	0xA902    ADD	R1, SP, #8
0x2CE2	0x2232    MOVS	R2, #50
0x2CE4	0xB212    SXTH	R2, R2
0x2CE6	0x4608    MOV	R0, R1
0x2CE8	0x2100    MOVS	R1, #0
0x2CEA	0xF7FFFAF7  BL	_memset+0
;uarthandler.c, 265 :: 		ucPosition = 8;
; ucPosition start address is: 8 (R2)
0x2CEE	0x2208    MOVS	R2, #8
;uarthandler.c, 267 :: 		ucRf4463EnterStandbyMode();
0x2CF0	0xF88D2004  STRB	R2, [SP, #4]
0x2CF4	0xF000FE64  BL	_ucRf4463EnterStandbyMode+0
0x2CF8	0xF89D2004  LDRB	R2, [SP, #4]
;uarthandler.c, 269 :: 		for( ucCounter = 0; ; ucCounter++ ){
; ucCounter start address is: 0 (R0)
0x2CFC	0x2000    MOVS	R0, #0
; ucCounter end address is: 0 (R0)
; ucPosition end address is: 8 (R2)
0x2CFE	0xB2D7    UXTB	R7, R2
L_vUARTCommands52:
;uarthandler.c, 270 :: 		if( pcInBuffer[ ucPosition ] == ',' ){
; ucCounter start address is: 0 (R0)
; ucPosition start address is: 28 (R7)
0x2D00	0x9911    LDR	R1, [SP, #68]
0x2D02	0x19C9    ADDS	R1, R1, R7
0x2D04	0x7809    LDRB	R1, [R1, #0]
0x2D06	0x292C    CMP	R1, #44
0x2D08	0xD104    BNE	L_vUARTCommands55
; ucCounter end address is: 0 (R0)
;uarthandler.c, 271 :: 		ucPosition++;
0x2D0A	0x1C79    ADDS	R1, R7, #1
; ucPosition end address is: 28 (R7)
; ucPosition start address is: 0 (R0)
0x2D0C	0xB2C8    UXTB	R0, R1
;uarthandler.c, 272 :: 		break;
0x2D0E	0xFA5FF880  UXTB	R8, R0
; ucPosition end address is: 0 (R0)
0x2D12	0xE01D    B	L_vUARTCommands53
;uarthandler.c, 273 :: 		}
L_vUARTCommands55:
;uarthandler.c, 274 :: 		if( pcInBuffer[ ucPosition ] == '\r' || pcInBuffer[ ucPosition ] == '\n' ){
; ucCounter start address is: 0 (R0)
; ucPosition start address is: 28 (R7)
0x2D14	0x9911    LDR	R1, [SP, #68]
0x2D16	0x19C9    ADDS	R1, R1, R7
0x2D18	0x7809    LDRB	R1, [R1, #0]
0x2D1A	0x290D    CMP	R1, #13
0x2D1C	0xD005    BEQ	L__vUARTCommands345
0x2D1E	0x9911    LDR	R1, [SP, #68]
0x2D20	0x19C9    ADDS	R1, R1, R7
0x2D22	0x7809    LDRB	R1, [R1, #0]
0x2D24	0x290A    CMP	R1, #10
0x2D26	0xD000    BEQ	L__vUARTCommands344
0x2D28	0xE005    B	L_vUARTCommands58
; ucCounter end address is: 0 (R0)
L__vUARTCommands345:
L__vUARTCommands344:
;uarthandler.c, 275 :: 		ucIgnoreNetwork = 1;
0x2D2A	0x2101    MOVS	R1, #1
0x2D2C	0xF88D1043  STRB	R1, [SP, #67]
;uarthandler.c, 276 :: 		break;
0x2D30	0xFA5FF887  UXTB	R8, R7
0x2D34	0xE00C    B	L_vUARTCommands53
;uarthandler.c, 277 :: 		}
L_vUARTCommands58:
;uarthandler.c, 278 :: 		pcTempBuffer[ ucCounter ] = pcInBuffer[ ucPosition++ ];
; ucCounter start address is: 0 (R0)
0x2D36	0xA902    ADD	R1, SP, #8
0x2D38	0x180A    ADDS	R2, R1, R0
0x2D3A	0x9911    LDR	R1, [SP, #68]
0x2D3C	0x19C9    ADDS	R1, R1, R7
0x2D3E	0x7809    LDRB	R1, [R1, #0]
0x2D40	0x7011    STRB	R1, [R2, #0]
0x2D42	0x1C7A    ADDS	R2, R7, #1
0x2D44	0xB2D2    UXTB	R2, R2
; ucPosition end address is: 28 (R7)
; ucPosition start address is: 8 (R2)
;uarthandler.c, 269 :: 		for( ucCounter = 0; ; ucCounter++ ){
0x2D46	0x1C41    ADDS	R1, R0, #1
0x2D48	0xB2C9    UXTB	R1, R1
; ucCounter end address is: 0 (R0)
; ucCounter start address is: 4 (R1)
;uarthandler.c, 279 :: 		}
0x2D4A	0xB2D7    UXTB	R7, R2
; ucPosition end address is: 8 (R2)
; ucCounter end address is: 4 (R1)
0x2D4C	0xB2C8    UXTB	R0, R1
0x2D4E	0xE7D7    B	L_vUARTCommands52
L_vUARTCommands53:
;uarthandler.c, 281 :: 		usTempChannel = atoi( pcTempBuffer );
; ucPosition start address is: 32 (R8)
0x2D50	0xA902    ADD	R1, SP, #8
0x2D52	0x4608    MOV	R0, R1
0x2D54	0xF7FFF906  BL	_atoi+0
; usTempChannel start address is: 8 (R2)
0x2D58	0xB282    UXTH	R2, R0
;uarthandler.c, 283 :: 		if( ucIgnoreNetwork == 0 ){
0x2D5A	0xF89D1043  LDRB	R1, [SP, #67]
0x2D5E	0xBB59    CBNZ	R1, L_vUARTCommands59
;uarthandler.c, 284 :: 		for( ucCounter = 0; ; ucCounter++ ){
; ucCounter start address is: 0 (R0)
0x2D60	0x2000    MOVS	R0, #0
; ucPosition end address is: 32 (R8)
; usTempChannel end address is: 8 (R2)
; ucCounter end address is: 0 (R0)
0x2D62	0xFA5FF388  UXTB	R3, R8
0x2D66	0xB297    UXTH	R7, R2
L_vUARTCommands60:
;uarthandler.c, 285 :: 		if( pcInBuffer[ ucPosition ] == '\r' || pcInBuffer[ ucPosition ] == '\n' ){
; ucCounter start address is: 0 (R0)
; usTempChannel start address is: 28 (R7)
; ucPosition start address is: 12 (R3)
0x2D68	0x9911    LDR	R1, [SP, #68]
0x2D6A	0x18C9    ADDS	R1, R1, R3
0x2D6C	0x7809    LDRB	R1, [R1, #0]
0x2D6E	0x290D    CMP	R1, #13
0x2D70	0xD005    BEQ	L__vUARTCommands347
0x2D72	0x9911    LDR	R1, [SP, #68]
0x2D74	0x18C9    ADDS	R1, R1, R3
0x2D76	0x7809    LDRB	R1, [R1, #0]
0x2D78	0x290A    CMP	R1, #10
0x2D7A	0xD000    BEQ	L__vUARTCommands346
0x2D7C	0xE000    B	L_vUARTCommands65
; ucCounter end address is: 0 (R0)
; ucPosition end address is: 12 (R3)
L__vUARTCommands347:
L__vUARTCommands346:
;uarthandler.c, 286 :: 		break;
0x2D7E	0xE00C    B	L_vUARTCommands61
;uarthandler.c, 287 :: 		}
L_vUARTCommands65:
;uarthandler.c, 288 :: 		pcTempBuffer[ ucCounter ] = pcInBuffer[ ucPosition++ ];
; ucPosition start address is: 12 (R3)
; ucCounter start address is: 0 (R0)
0x2D80	0xA902    ADD	R1, SP, #8
0x2D82	0x180A    ADDS	R2, R1, R0
0x2D84	0x9911    LDR	R1, [SP, #68]
0x2D86	0x18C9    ADDS	R1, R1, R3
0x2D88	0x7809    LDRB	R1, [R1, #0]
0x2D8A	0x7011    STRB	R1, [R2, #0]
0x2D8C	0x1C59    ADDS	R1, R3, #1
; ucPosition end address is: 12 (R3)
; ucPosition start address is: 24 (R6)
0x2D8E	0xB2CE    UXTB	R6, R1
;uarthandler.c, 284 :: 		for( ucCounter = 0; ; ucCounter++ ){
0x2D90	0x1C41    ADDS	R1, R0, #1
0x2D92	0xB2C9    UXTB	R1, R1
; ucCounter end address is: 0 (R0)
; ucCounter start address is: 4 (R1)
;uarthandler.c, 289 :: 		}
0x2D94	0xB2F3    UXTB	R3, R6
; ucPosition end address is: 24 (R6)
; ucCounter end address is: 4 (R1)
0x2D96	0xB2C8    UXTB	R0, R1
0x2D98	0xE7E6    B	L_vUARTCommands60
L_vUARTCommands61:
;uarthandler.c, 290 :: 		usTempNetwork = atoi( pcTempBuffer );
0x2D9A	0xA902    ADD	R1, SP, #8
0x2D9C	0x4608    MOV	R0, R1
0x2D9E	0xF7FFF8E1  BL	_atoi+0
0x2DA2	0xF8AD004A  STRH	R0, [SP, #74]
;uarthandler.c, 292 :: 		vRf4463SetChannels( usTempChannel, usTempChannel );
0x2DA6	0xB2F9    UXTB	R1, R7
0x2DA8	0xB2F8    UXTB	R0, R7
; usTempChannel end address is: 28 (R7)
0x2DAA	0xF7FEFFB9  BL	_vRf4463SetChannels+0
;uarthandler.c, 293 :: 		vRf4463SetNetwork( usTempNetwork );
0x2DAE	0xF8BD004A  LDRH	R0, [SP, #74]
0x2DB2	0xF7FFF885  BL	_vRf4463SetNetwork+0
;uarthandler.c, 294 :: 		}
0x2DB6	0xE00A    B	L_vUARTCommands66
L_vUARTCommands59:
;uarthandler.c, 296 :: 		vRf4463SetChannels( usTempChannel, usTempChannel );
; usTempChannel start address is: 8 (R2)
0x2DB8	0xF8AD2004  STRH	R2, [SP, #4]
0x2DBC	0xB2D1    UXTB	R1, R2
0x2DBE	0xB2D0    UXTB	R0, R2
0x2DC0	0xF7FEFFAE  BL	_vRf4463SetChannels+0
0x2DC4	0xF8BD2004  LDRH	R2, [SP, #4]
;uarthandler.c, 297 :: 		vRf4463SetNetwork( usTempChannel );
0x2DC8	0xB290    UXTH	R0, R2
; usTempChannel end address is: 8 (R2)
0x2DCA	0xF7FFF879  BL	_vRf4463SetNetwork+0
;uarthandler.c, 298 :: 		}
L_vUARTCommands66:
;uarthandler.c, 299 :: 		ucRf4463RxInit();
0x2DCE	0xF001F81B  BL	_ucRf4463RxInit+0
;uarthandler.c, 300 :: 		break;
0x2DD2	0xE0CF    B	L_vUARTCommands13
;uarthandler.c, 301 :: 		case UART_CMD_INFO:
L_vUARTCommands67:
;uarthandler.c, 302 :: 		STM_LOGD( "[ UART ] Get Device Info\r\n", NULL );
0x2DD4	0x2300    MOVS	R3, #0
0x2DD6	0xB25B    SXTB	R3, R3
0x2DD8	0x4A6D    LDR	R2, [PC, #436]
0x2DDA	0x496C    LDR	R1, [PC, #432]
0x2DDC	0xB408    PUSH	(R3)
0x2DDE	0xB404    PUSH	(R2)
0x2DE0	0xB402    PUSH	(R1)
0x2DE2	0xF7FFF913  BL	_PrintOut+0
0x2DE6	0xB003    ADD	SP, SP, #12
;uarthandler.c, 328 :: 		break;
0x2DE8	0xE0C4    B	L_vUARTCommands13
;uarthandler.c, 329 :: 		case UART_CMD_SEARCH:
L_vUARTCommands68:
;uarthandler.c, 330 :: 		STM_LOGD( "[ UART ] Search\r\n", NULL );
0x2DEA	0x2300    MOVS	R3, #0
0x2DEC	0xB25B    SXTB	R3, R3
0x2DEE	0x4A69    LDR	R2, [PC, #420]
0x2DF0	0x4966    LDR	R1, [PC, #408]
0x2DF2	0xB408    PUSH	(R3)
0x2DF4	0xB404    PUSH	(R2)
0x2DF6	0xB402    PUSH	(R1)
0x2DF8	0xF7FFF908  BL	_PrintOut+0
0x2DFC	0xB003    ADD	SP, SP, #12
;uarthandler.c, 331 :: 		vRF4463SetNode( NODE_FACTORY );
0x2DFE	0x20FE    MOVS	R0, #254
0x2E00	0xF7FFFA64  BL	_vRF4463SetNode+0
;uarthandler.c, 332 :: 		vRF4463TxMessage( NULL, NULL, NODE_FACTORY, TABLE_RF_TEST, RF_TEST_DONGLE_SEARCH );
0x2E04	0x21C8    MOVS	R1, #200
0x2E06	0xB402    PUSH	(R1)
0x2E08	0x2301    MOVS	R3, #1
0x2E0A	0x22FE    MOVS	R2, #254
0x2E0C	0x2100    MOVS	R1, #0
0x2E0E	0x2000    MOVS	R0, #0
0x2E10	0xF7FFF9EC  BL	_vRF4463TxMessage+0
0x2E14	0xB001    ADD	SP, SP, #4
;uarthandler.c, 333 :: 		break;
0x2E16	0xE0AD    B	L_vUARTCommands13
;uarthandler.c, 334 :: 		case UART_CMD_OVERRIDE:
L_vUARTCommands69:
;uarthandler.c, 335 :: 		STM_LOGD( "[ UART ] Override\r\n", NULL );
0x2E18	0x2300    MOVS	R3, #0
0x2E1A	0xB25B    SXTB	R3, R3
0x2E1C	0x4A5E    LDR	R2, [PC, #376]
0x2E1E	0x495B    LDR	R1, [PC, #364]
0x2E20	0xB408    PUSH	(R3)
0x2E22	0xB404    PUSH	(R2)
0x2E24	0xB402    PUSH	(R1)
0x2E26	0xF7FFF8F1  BL	_PrintOut+0
0x2E2A	0xB003    ADD	SP, SP, #12
;uarthandler.c, 336 :: 		break;
0x2E2C	0xE0A2    B	L_vUARTCommands13
;uarthandler.c, 337 :: 		case UART_CMD_RESET_FTY:
L_vUARTCommands70:
;uarthandler.c, 338 :: 		STM_LOGD( "[ UART ] Reset Factory\r\n", NULL );
0x2E2E	0x2300    MOVS	R3, #0
0x2E30	0xB25B    SXTB	R3, R3
0x2E32	0x4A5A    LDR	R2, [PC, #360]
0x2E34	0x4955    LDR	R1, [PC, #340]
0x2E36	0xB408    PUSH	(R3)
0x2E38	0xB404    PUSH	(R2)
0x2E3A	0xB402    PUSH	(R1)
0x2E3C	0xF7FFF8E6  BL	_PrintOut+0
0x2E40	0xB003    ADD	SP, SP, #12
;uarthandler.c, 339 :: 		break;
0x2E42	0xE097    B	L_vUARTCommands13
;uarthandler.c, 340 :: 		case UART_CMD_OVERRIDE_SET:
L_vUARTCommands71:
;uarthandler.c, 341 :: 		STM_LOGD( "[ UART ] Set Override\r\n", NULL );
0x2E44	0x2300    MOVS	R3, #0
0x2E46	0xB25B    SXTB	R3, R3
0x2E48	0x4A55    LDR	R2, [PC, #340]
0x2E4A	0x4950    LDR	R1, [PC, #320]
0x2E4C	0xB408    PUSH	(R3)
0x2E4E	0xB404    PUSH	(R2)
0x2E50	0xB402    PUSH	(R1)
0x2E52	0xF7FFF8DB  BL	_PrintOut+0
0x2E56	0xB003    ADD	SP, SP, #12
;uarthandler.c, 342 :: 		break;
0x2E58	0xE08C    B	L_vUARTCommands13
;uarthandler.c, 343 :: 		case UART_CMD_DISCOVER:
L_vUARTCommands72:
;uarthandler.c, 344 :: 		STM_LOGD( "[ UART ] Discover\r\n", NULL );
0x2E5A	0x2300    MOVS	R3, #0
0x2E5C	0xB25B    SXTB	R3, R3
0x2E5E	0x4A51    LDR	R2, [PC, #324]
0x2E60	0x494A    LDR	R1, [PC, #296]
0x2E62	0xB408    PUSH	(R3)
0x2E64	0xB404    PUSH	(R2)
0x2E66	0xB402    PUSH	(R1)
0x2E68	0xF7FFF8D0  BL	_PrintOut+0
0x2E6C	0xB003    ADD	SP, SP, #12
;uarthandler.c, 345 :: 		vRF4463SetNode( NODE_FACTORY );
0x2E6E	0x20FE    MOVS	R0, #254
0x2E70	0xF7FFFA2C  BL	_vRF4463SetNode+0
;uarthandler.c, 346 :: 		vRF4463TxMessage( NULL, NULL, NODE_BROADCAST, TABLE_RF_SETUP, RF_SETUP_FTY_DISCOVER );
0x2E74	0x210B    MOVS	R1, #11
0x2E76	0xB402    PUSH	(R1)
0x2E78	0x2302    MOVS	R3, #2
0x2E7A	0x22FF    MOVS	R2, #255
0x2E7C	0x2100    MOVS	R1, #0
0x2E7E	0x2000    MOVS	R0, #0
0x2E80	0xF7FFF9B4  BL	_vRF4463TxMessage+0
0x2E84	0xB001    ADD	SP, SP, #4
;uarthandler.c, 347 :: 		case UART_CMD_FIND:
L_vUARTCommands73:
;uarthandler.c, 348 :: 		STM_LOGD( "[ UART ] Find in Channel\r\n", NULL );
0x2E86	0x2300    MOVS	R3, #0
0x2E88	0xB25B    SXTB	R3, R3
0x2E8A	0x4A47    LDR	R2, [PC, #284]
0x2E8C	0x493F    LDR	R1, [PC, #252]
0x2E8E	0xB408    PUSH	(R3)
0x2E90	0xB404    PUSH	(R2)
0x2E92	0xB402    PUSH	(R1)
0x2E94	0xF7FFF8BA  BL	_PrintOut+0
0x2E98	0xB003    ADD	SP, SP, #12
;uarthandler.c, 349 :: 		vRF4463SetNode( HUB_NODE );
0x2E9A	0x2001    MOVS	R0, #1
0x2E9C	0xF7FFFA16  BL	_vRF4463SetNode+0
;uarthandler.c, 350 :: 		vRF4463TxMessage( NULL, NULL, NODE_BROADCAST, TABLE_RF_TEST, RF_TEST_CHANNEL );
0x2EA0	0x2106    MOVS	R1, #6
0x2EA2	0xB402    PUSH	(R1)
0x2EA4	0x2301    MOVS	R3, #1
0x2EA6	0x22FF    MOVS	R2, #255
0x2EA8	0x2100    MOVS	R1, #0
0x2EAA	0x2000    MOVS	R0, #0
0x2EAC	0xF7FFF99E  BL	_vRF4463TxMessage+0
0x2EB0	0xB001    ADD	SP, SP, #4
;uarthandler.c, 351 :: 		break;
0x2EB2	0xE05F    B	L_vUARTCommands13
;uarthandler.c, 352 :: 		case UART_CMD_UNBLOCK:
L_vUARTCommands74:
;uarthandler.c, 353 :: 		break;
0x2EB4	0xE05E    B	L_vUARTCommands13
;uarthandler.c, 354 :: 		default:
L_vUARTCommands75:
;uarthandler.c, 355 :: 		STM_LOGE( "Invalid Command\r\n", NULL );
0x2EB6	0x2300    MOVS	R3, #0
0x2EB8	0xB25B    SXTB	R3, R3
0x2EBA	0x4A3C    LDR	R2, [PC, #240]
0x2EBC	0x4933    LDR	R1, [PC, #204]
0x2EBE	0xB408    PUSH	(R3)
0x2EC0	0xB404    PUSH	(R2)
0x2EC2	0xB402    PUSH	(R1)
0x2EC4	0xF7FFF8A2  BL	_PrintOut+0
0x2EC8	0xB003    ADD	SP, SP, #12
;uarthandler.c, 356 :: 		break;
0x2ECA	0xE053    B	L_vUARTCommands13
;uarthandler.c, 357 :: 		}
L_vUARTCommands12:
0x2ECC	0xF89D1048  LDRB	R1, [SP, #72]
0x2ED0	0x2900    CMP	R1, #0
0x2ED2	0xF43FAD3D  BEQ	L_vUARTCommands14
0x2ED6	0xF89D1048  LDRB	R1, [SP, #72]
0x2EDA	0x2901    CMP	R1, #1
0x2EDC	0xF43FAD5B  BEQ	L_vUARTCommands17
0x2EE0	0xF89D1048  LDRB	R1, [SP, #72]
0x2EE4	0x2902    CMP	R1, #2
0x2EE6	0xF43FAD9F  BEQ	L_vUARTCommands24
0x2EEA	0xF89D1048  LDRB	R1, [SP, #72]
0x2EEE	0x2903    CMP	R1, #3
0x2EF0	0xF43FADDA  BEQ	L_vUARTCommands31
0x2EF4	0xF89D1048  LDRB	R1, [SP, #72]
0x2EF8	0x2904    CMP	R1, #4
0x2EFA	0xF43FADF3  BEQ	L_vUARTCommands32
0x2EFE	0xF89D1048  LDRB	R1, [SP, #72]
0x2F02	0x2905    CMP	R1, #5
0x2F04	0xF43FAE10  BEQ	L_vUARTCommands35
0x2F08	0xF89D1048  LDRB	R1, [SP, #72]
0x2F0C	0x2906    CMP	R1, #6
0x2F0E	0xF43FAE22  BEQ	L_vUARTCommands36
0x2F12	0xF89D1048  LDRB	R1, [SP, #72]
0x2F16	0x2907    CMP	R1, #7
0x2F18	0xF43FAE74  BEQ	L_vUARTCommands44
0x2F1C	0xF89D1048  LDRB	R1, [SP, #72]
0x2F20	0x2908    CMP	R1, #8
0x2F22	0xF43FAED3  BEQ	L_vUARTCommands51
0x2F26	0xF89D1048  LDRB	R1, [SP, #72]
0x2F2A	0x290B    CMP	R1, #11
0x2F2C	0xF43FAF52  BEQ	L_vUARTCommands67
0x2F30	0xF89D1048  LDRB	R1, [SP, #72]
0x2F34	0x290D    CMP	R1, #13
0x2F36	0xF43FAF58  BEQ	L_vUARTCommands68
0x2F3A	0xF89D1048  LDRB	R1, [SP, #72]
0x2F3E	0x290E    CMP	R1, #14
0x2F40	0xF43FAF6A  BEQ	L_vUARTCommands69
0x2F44	0xF89D1048  LDRB	R1, [SP, #72]
0x2F48	0x290F    CMP	R1, #15
0x2F4A	0xF43FAF70  BEQ	L_vUARTCommands70
0x2F4E	0xF89D1048  LDRB	R1, [SP, #72]
0x2F52	0x2910    CMP	R1, #16
0x2F54	0xF43FAF76  BEQ	L_vUARTCommands71
0x2F58	0xF89D1048  LDRB	R1, [SP, #72]
0x2F5C	0x2911    CMP	R1, #17
0x2F5E	0xF43FAF7C  BEQ	L_vUARTCommands72
0x2F62	0xF89D1048  LDRB	R1, [SP, #72]
0x2F66	0x2912    CMP	R1, #18
0x2F68	0xD08D    BEQ	L_vUARTCommands73
0x2F6A	0xF89D1048  LDRB	R1, [SP, #72]
0x2F6E	0x2913    CMP	R1, #19
0x2F70	0xD0A0    BEQ	L_vUARTCommands74
0x2F72	0xE7A0    B	L_vUARTCommands75
L_vUARTCommands13:
;uarthandler.c, 358 :: 		}
L_vUARTCommands11:
;uarthandler.c, 152 :: 		for( ucCommandCounter = 0; ucCommandCounter < UART_Commands; ucCommandCounter++ ){
0x2F74	0xF89D1048  LDRB	R1, [SP, #72]
0x2F78	0x1C49    ADDS	R1, R1, #1
0x2F7A	0xF88D1048  STRB	R1, [SP, #72]
;uarthandler.c, 359 :: 		}
0x2F7E	0xE4D5    B	L_vUARTCommands8
L_vUARTCommands9:
;uarthandler.c, 360 :: 		}
L_end_vUARTCommands:
0x2F80	0xF8DDE000  LDR	LR, [SP, #0]
0x2F84	0xB015    ADD	SP, SP, #84
0x2F86	0x4770    BX	LR
0x2F88	0x54710000  	?lstr_42_main+0
0x2F8C	0x03D90000  	_vDebugPrint+0
0x2F90	0x52670000  	?lstr_43_main+0
0x2F94	0x559E0000  	?lstr_44_main+0
0x2F98	0x55510000  	?lstr_45_main+0
0x2F9C	0x53040000  	?lstr_46_main+0
0x2FA0	0x53CA0000  	?lstr_47_main+0
0x2FA4	0x55650000  	?lstr_48_main+0
0x2FA8	0x524C0000  	?lstr_49_main+0
0x2FAC	0x55C20000  	?lstr_50_main+0
; end of _vUARTCommands
_strstr:
;__Lib_CString.c, 280 :: 		
; s2 start address is: 4 (R1)
; s1 start address is: 0 (R0)
0x1DB4	0xB081    SUB	SP, SP, #4
0x1DB6	0xF8CDE000  STR	LR, [SP, #0]
; s2 end address is: 4 (R1)
; s1 end address is: 0 (R0)
; s1 start address is: 0 (R0)
; s2 start address is: 4 (R1)
0x1DBA	0x4606    MOV	R6, R0
; s1 end address is: 0 (R0)
; s2 end address is: 4 (R1)
0x1DBC	0x460D    MOV	R5, R1
;__Lib_CString.c, 281 :: 		
L_strstr70:
; s2 start address is: 20 (R5)
; s2 start address is: 20 (R5)
; s2 end address is: 20 (R5)
; s1 start address is: 24 (R6)
0x1DBE	0xB1AE    CBZ	R6, L__strstr138
; s2 end address is: 20 (R5)
; s2 start address is: 20 (R5)
0x1DC0	0x7832    LDRB	R2, [R6, #0]
0x1DC2	0xB19A    CBZ	R2, L__strstr137
L__strstr136:
;__Lib_CString.c, 282 :: 		
0x1DC4	0x4628    MOV	R0, R5
0x1DC6	0xF7FFFF83  BL	_strlen+0
0x1DCA	0xB2C2    UXTB	R2, R0
0x1DCC	0x4629    MOV	R1, R5
0x1DCE	0x4630    MOV	R0, R6
0x1DD0	0xF7FEFE1A  BL	_strncmp+0
0x1DD4	0xB908    CBNZ	R0, L_strstr74
; s2 end address is: 20 (R5)
;__Lib_CString.c, 283 :: 		
0x1DD6	0x4630    MOV	R0, R6
; s1 end address is: 24 (R6)
0x1DD8	0xE009    B	L_end_strstr
L_strstr74:
;__Lib_CString.c, 284 :: 		
; s1 start address is: 24 (R6)
; s2 start address is: 20 (R5)
0x1DDA	0x782A    LDRB	R2, [R5, #0]
0x1DDC	0xB2D3    UXTB	R3, R2
0x1DDE	0x1C72    ADDS	R2, R6, #1
; s1 end address is: 24 (R6)
0x1DE0	0xB2D9    UXTB	R1, R3
0x1DE2	0x4610    MOV	R0, R2
0x1DE4	0xF7FEFD9C  BL	_strchr+0
; s1 start address is: 24 (R6)
0x1DE8	0x4606    MOV	R6, R0
;__Lib_CString.c, 285 :: 		
; s2 end address is: 20 (R5)
; s1 end address is: 24 (R6)
0x1DEA	0xE7E8    B	L_strstr70
;__Lib_CString.c, 281 :: 		
L__strstr138:
L__strstr137:
;__Lib_CString.c, 286 :: 		
0x1DEC	0x2000    MOVS	R0, #0
;__Lib_CString.c, 287 :: 		
L_end_strstr:
0x1DEE	0xF8DDE000  LDR	LR, [SP, #0]
0x1DF2	0xB001    ADD	SP, SP, #4
0x1DF4	0x4770    BX	LR
; end of _strstr
_strlen:
;__Lib_CString.c, 143 :: 		
; s start address is: 0 (R0)
0x1CD0	0xB081    SUB	SP, SP, #4
0x1CD2	0x4601    MOV	R1, R0
; s end address is: 0 (R0)
; s start address is: 4 (R1)
;__Lib_CString.c, 146 :: 		
; cp start address is: 0 (R0)
0x1CD4	0x4608    MOV	R0, R1
; s end address is: 4 (R1)
; cp end address is: 0 (R0)
0x1CD6	0x460B    MOV	R3, R1
;__Lib_CString.c, 147 :: 		
L_strlen36:
; cp start address is: 0 (R0)
; s start address is: 12 (R3)
0x1CD8	0x4602    MOV	R2, R0
0x1CDA	0x1C40    ADDS	R0, R0, #1
0x1CDC	0x7811    LDRB	R1, [R2, #0]
0x1CDE	0xB101    CBZ	R1, L_strlen37
;__Lib_CString.c, 148 :: 		
0x1CE0	0xE7FA    B	L_strlen36
L_strlen37:
;__Lib_CString.c, 149 :: 		
0x1CE2	0x1AC1    SUB	R1, R0, R3
; s end address is: 12 (R3)
; cp end address is: 0 (R0)
0x1CE4	0x1E49    SUBS	R1, R1, #1
0x1CE6	0xB208    SXTH	R0, R1
;__Lib_CString.c, 150 :: 		
L_end_strlen:
0x1CE8	0xB001    ADD	SP, SP, #4
0x1CEA	0x4770    BX	LR
; end of _strlen
_strncmp:
;__Lib_CString.c, 226 :: 		
; len start address is: 8 (R2)
; s2 start address is: 4 (R1)
; s1 start address is: 0 (R0)
0x0A08	0xB081    SUB	SP, SP, #4
; len end address is: 8 (R2)
; s2 end address is: 4 (R1)
; s1 end address is: 0 (R0)
; s1 start address is: 0 (R0)
; s2 start address is: 4 (R1)
; len start address is: 8 (R2)
0x0A0A	0xF88D2000  STRB	R2, [SP, #0]
; s1 end address is: 0 (R0)
; len end address is: 8 (R2)
; s2 end address is: 4 (R1)
0x0A0E	0x4602    MOV	R2, R0
0x0A10	0xF89D0000  LDRB	R0, [SP, #0]
;__Lib_CString.c, 228 :: 		
L_strncmp58:
; len start address is: 0 (R0)
; len start address is: 0 (R0)
; s2 start address is: 4 (R1)
; s1 start address is: 8 (R2)
0x0A14	0xB2C4    UXTB	R4, R0
0x0A16	0x1E43    SUBS	R3, R0, #1
0x0A18	0xB2D8    UXTB	R0, R3
; len end address is: 0 (R0)
0x0A1A	0xB174    CBZ	R4, L_strncmp59
; len end address is: 0 (R0)
;__Lib_CString.c, 229 :: 		
; len start address is: 0 (R0)
0x0A1C	0x7813    LDRB	R3, [R2, #0]
0x0A1E	0xB123    CBZ	R3, L__strncmp134
0x0A20	0x780C    LDRB	R4, [R1, #0]
0x0A22	0x7813    LDRB	R3, [R2, #0]
0x0A24	0x42A3    CMP	R3, R4
0x0A26	0xD100    BNE	L__strncmp133
0x0A28	0xE004    B	L_strncmp62
; len end address is: 0 (R0)
L__strncmp134:
L__strncmp133:
;__Lib_CString.c, 230 :: 		
0x0A2A	0x7814    LDRB	R4, [R2, #0]
; s1 end address is: 8 (R2)
0x0A2C	0x780B    LDRB	R3, [R1, #0]
; s2 end address is: 4 (R1)
0x0A2E	0x1AE3    SUB	R3, R4, R3
0x0A30	0xB218    SXTH	R0, R3
0x0A32	0xE004    B	L_end_strncmp
L_strncmp62:
;__Lib_CString.c, 231 :: 		
; s2 start address is: 4 (R1)
; s1 start address is: 8 (R2)
; len start address is: 0 (R0)
0x0A34	0x1C52    ADDS	R2, R2, #1
;__Lib_CString.c, 232 :: 		
0x0A36	0x1C49    ADDS	R1, R1, #1
;__Lib_CString.c, 233 :: 		
; len end address is: 0 (R0)
; s1 end address is: 8 (R2)
; s2 end address is: 4 (R1)
0x0A38	0xE7EC    B	L_strncmp58
L_strncmp59:
;__Lib_CString.c, 234 :: 		
0x0A3A	0x2000    MOVS	R0, #0
0x0A3C	0xB200    SXTH	R0, R0
;__Lib_CString.c, 235 :: 		
L_end_strncmp:
0x0A3E	0xB001    ADD	SP, SP, #4
0x0A40	0x4770    BX	LR
; end of _strncmp
_strchr:
;__Lib_CString.c, 109 :: 		
; chr start address is: 4 (R1)
; ptr start address is: 0 (R0)
0x0920	0xB081    SUB	SP, SP, #4
; chr end address is: 4 (R1)
; ptr end address is: 0 (R0)
; ptr start address is: 0 (R0)
; chr start address is: 4 (R1)
0x0922	0xF88D1000  STRB	R1, [SP, #0]
; ptr end address is: 0 (R0)
; chr end address is: 4 (R1)
0x0926	0x4601    MOV	R1, R0
0x0928	0xF89D0000  LDRB	R0, [SP, #0]
;__Lib_CString.c, 110 :: 		
0x092C	0xE7FF    B	L_strchr26
L__strchr117:
;__Lib_CString.c, 113 :: 		
;__Lib_CString.c, 110 :: 		
L_strchr26:
;__Lib_CString.c, 111 :: 		
; chr start address is: 0 (R0)
; ptr start address is: 4 (R1)
0x092E	0x780A    LDRB	R2, [R1, #0]
0x0930	0x4282    CMP	R2, R0
0x0932	0xD101    BNE	L_strchr29
; chr end address is: 0 (R0)
;__Lib_CString.c, 112 :: 		
0x0934	0x4608    MOV	R0, R1
; ptr end address is: 4 (R1)
0x0936	0xE005    B	L_end_strchr
L_strchr29:
;__Lib_CString.c, 113 :: 		
; ptr start address is: 4 (R1)
; chr start address is: 0 (R0)
0x0938	0x460B    MOV	R3, R1
0x093A	0x1C49    ADDS	R1, R1, #1
0x093C	0x781A    LDRB	R2, [R3, #0]
0x093E	0x2A00    CMP	R2, #0
0x0940	0xD1F5    BNE	L__strchr117
; chr end address is: 0 (R0)
; ptr end address is: 4 (R1)
;__Lib_CString.c, 115 :: 		
0x0942	0x2000    MOVS	R0, #0
;__Lib_CString.c, 116 :: 		
L_end_strchr:
0x0944	0xB001    ADD	SP, SP, #4
0x0946	0x4770    BX	LR
; end of _strchr
_UART1_Write_Text:
;__Lib_UART_123_45.c, 75 :: 		
; uart_text start address is: 0 (R0)
0x1E28	0xB081    SUB	SP, SP, #4
0x1E2A	0xF8CDE000  STR	LR, [SP, #0]
; uart_text end address is: 0 (R0)
; uart_text start address is: 0 (R0)
;__Lib_UART_123_45.c, 76 :: 		
0x1E2E	0x4601    MOV	R1, R0
; uart_text end address is: 0 (R0)
0x1E30	0x4803    LDR	R0, [PC, #12]
0x1E32	0xF7FEFDCF  BL	__Lib_UART_123_45_UARTx_Write_Text+0
;__Lib_UART_123_45.c, 77 :: 		
L_end_UART1_Write_Text:
0x1E36	0xF8DDE000  LDR	LR, [SP, #0]
0x1E3A	0xB001    ADD	SP, SP, #4
0x1E3C	0x4770    BX	LR
0x1E3E	0xBF00    NOP
0x1E40	0x38004001  	USART1_SR+0
; end of _UART1_Write_Text
__Lib_UART_123_45_UARTx_Write_Text:
;__Lib_UART_123_45.c, 64 :: 		
; uart_text start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x09D4	0xB081    SUB	SP, SP, #4
0x09D6	0xF8CDE000  STR	LR, [SP, #0]
; uart_text end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; uart_text start address is: 4 (R1)
;__Lib_UART_123_45.c, 65 :: 		
; counter start address is: 24 (R6)
0x09DA	0x2600    MOVS	R6, #0
;__Lib_UART_123_45.c, 67 :: 		
0x09DC	0x780A    LDRB	R2, [R1, #0]
; data_ start address is: 12 (R3)
0x09DE	0xB2D3    UXTB	R3, R2
; UART_Base end address is: 0 (R0)
; uart_text end address is: 4 (R1)
; data_ end address is: 12 (R3)
; counter end address is: 24 (R6)
0x09E0	0x4605    MOV	R5, R0
0x09E2	0xB2D8    UXTB	R0, R3
0x09E4	0x460C    MOV	R4, R1
;__Lib_UART_123_45.c, 68 :: 		
L___Lib_UART_123_45_UARTx_Write_Text2:
; data_ start address is: 0 (R0)
; UART_Base start address is: 20 (R5)
; uart_text start address is: 16 (R4)
; counter start address is: 24 (R6)
; uart_text start address is: 16 (R4)
; uart_text end address is: 16 (R4)
; UART_Base start address is: 20 (R5)
; UART_Base end address is: 20 (R5)
0x09E6	0xB150    CBZ	R0, L___Lib_UART_123_45_UARTx_Write_Text3
; uart_text end address is: 16 (R4)
; UART_Base end address is: 20 (R5)
;__Lib_UART_123_45.c, 69 :: 		
; UART_Base start address is: 20 (R5)
; uart_text start address is: 16 (R4)
0x09E8	0xB2C1    UXTB	R1, R0
; data_ end address is: 0 (R0)
0x09EA	0x4628    MOV	R0, R5
0x09EC	0xF7FFFBB0  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 70 :: 		
0x09F0	0x1C72    ADDS	R2, R6, #1
0x09F2	0xB2D2    UXTB	R2, R2
0x09F4	0xB2D6    UXTB	R6, R2
;__Lib_UART_123_45.c, 71 :: 		
0x09F6	0x18A2    ADDS	R2, R4, R2
0x09F8	0x7812    LDRB	R2, [R2, #0]
; data_ start address is: 0 (R0)
0x09FA	0xB2D0    UXTB	R0, R2
;__Lib_UART_123_45.c, 72 :: 		
; uart_text end address is: 16 (R4)
; UART_Base end address is: 20 (R5)
; counter end address is: 24 (R6)
; data_ end address is: 0 (R0)
0x09FC	0xE7F3    B	L___Lib_UART_123_45_UARTx_Write_Text2
L___Lib_UART_123_45_UARTx_Write_Text3:
;__Lib_UART_123_45.c, 73 :: 		
L_end_UARTx_Write_Text:
0x09FE	0xF8DDE000  LDR	LR, [SP, #0]
0x0A02	0xB001    ADD	SP, SP, #4
0x0A04	0x4770    BX	LR
; end of __Lib_UART_123_45_UARTx_Write_Text
_vRf4463SetChannels:
;rf4463pro.c, 215 :: 		void vRf4463SetChannels( uint8_t ucSetRxChannel, uint8_t ucSetTxChannel ){
; ucSetTxChannel start address is: 4 (R1)
; ucSetRxChannel start address is: 0 (R0)
0x1D20	0xB083    SUB	SP, SP, #12
0x1D22	0xF8CDE000  STR	LR, [SP, #0]
; ucSetTxChannel end address is: 4 (R1)
; ucSetRxChannel end address is: 0 (R0)
; ucSetRxChannel start address is: 0 (R0)
; ucSetTxChannel start address is: 4 (R1)
;rf4463pro.c, 219 :: 		if( ( ucSetTxChannel == 0 || ucSetTxChannel > MAX_RF_CHANNEL ) || ( ucSetRxChannel == 0 || ucSetRxChannel > MAX_RF_CHANNEL ) ){
0x1D26	0xB129    CBZ	R1, L__vRf4463SetChannels329
0x1D28	0x2919    CMP	R1, #25
0x1D2A	0xD803    BHI	L__vRf4463SetChannels328
L__vRf4463SetChannels325:
0x1D2C	0xB110    CBZ	R0, L__vRf4463SetChannels327
0x1D2E	0x2819    CMP	R0, #25
0x1D30	0xD800    BHI	L__vRf4463SetChannels326
L__vRf4463SetChannels324:
0x1D32	0xE00A    B	L_vRf4463SetChannels289
; ucSetRxChannel end address is: 0 (R0)
; ucSetTxChannel end address is: 4 (R1)
L__vRf4463SetChannels329:
L__vRf4463SetChannels328:
L__vRf4463SetChannels327:
L__vRf4463SetChannels326:
;rf4463pro.c, 220 :: 		STM_LOGE( "[ RF4463 ] Invalid Channel\r\n", NULL );
0x1D34	0x2400    MOVS	R4, #0
0x1D36	0xB264    SXTB	R4, R4
0x1D38	0x4B18    LDR	R3, [PC, #96]
0x1D3A	0x4A19    LDR	R2, [PC, #100]
0x1D3C	0xB410    PUSH	(R4)
0x1D3E	0xB408    PUSH	(R3)
0x1D40	0xB404    PUSH	(R2)
0x1D42	0xF000F963  BL	_PrintOut+0
0x1D46	0xB003    ADD	SP, SP, #12
;rf4463pro.c, 221 :: 		return;
0x1D48	0xE023    B	L_end_vRf4463SetChannels
;rf4463pro.c, 222 :: 		}
L_vRf4463SetChannels289:
;rf4463pro.c, 224 :: 		STM_LOGV( "[ RF4463 ] Rx Channel: %d\r\n", ucSetRxChannel );
; ucSetTxChannel start address is: 4 (R1)
; ucSetRxChannel start address is: 0 (R0)
0x1D4A	0x4B16    LDR	R3, [PC, #88]
0x1D4C	0x4A14    LDR	R2, [PC, #80]
0x1D4E	0xF88D1004  STRB	R1, [SP, #4]
0x1D52	0xF88D0008  STRB	R0, [SP, #8]
0x1D56	0xB401    PUSH	(R0)
0x1D58	0xB408    PUSH	(R3)
0x1D5A	0xB404    PUSH	(R2)
0x1D5C	0xF000F956  BL	_PrintOut+0
0x1D60	0xB003    ADD	SP, SP, #12
0x1D62	0xF89D0008  LDRB	R0, [SP, #8]
0x1D66	0xF89D1004  LDRB	R1, [SP, #4]
;rf4463pro.c, 225 :: 		STM_LOGV( "[ RF4463 ] Tx Channel: %d\r\n", ucSetTxChannel );
0x1D6A	0x4B0F    LDR	R3, [PC, #60]
0x1D6C	0x4A0C    LDR	R2, [PC, #48]
0x1D6E	0xF88D1004  STRB	R1, [SP, #4]
0x1D72	0xF88D0008  STRB	R0, [SP, #8]
0x1D76	0xB402    PUSH	(R1)
0x1D78	0xB408    PUSH	(R3)
0x1D7A	0xB404    PUSH	(R2)
0x1D7C	0xF000F946  BL	_PrintOut+0
0x1D80	0xB003    ADD	SP, SP, #12
0x1D82	0xF89D0008  LDRB	R0, [SP, #8]
0x1D86	0xF89D1004  LDRB	R1, [SP, #4]
;rf4463pro.c, 226 :: 		ucRxChannel = ucSetRxChannel;
0x1D8A	0x4A08    LDR	R2, [PC, #32]
0x1D8C	0x7010    STRB	R0, [R2, #0]
; ucSetRxChannel end address is: 0 (R0)
;rf4463pro.c, 227 :: 		ucTxChannel = ucSetTxChannel;
0x1D8E	0x4A08    LDR	R2, [PC, #32]
0x1D90	0x7011    STRB	R1, [R2, #0]
; ucSetTxChannel end address is: 4 (R1)
;rf4463pro.c, 228 :: 		}
L_end_vRf4463SetChannels:
0x1D92	0xF8DDE000  LDR	LR, [SP, #0]
0x1D96	0xB003    ADD	SP, SP, #12
0x1D98	0x4770    BX	LR
0x1D9A	0xBF00    NOP
0x1D9C	0x50830000  	?lstr_119_main+0
0x1DA0	0x03D90000  	_vDebugPrint+0
0x1DA4	0x51DC0000  	?lstr_120_main+0
0x1DA8	0x51C00000  	?lstr_121_main+0
0x1DAC	0x009B2000  	main_ucRxChannel+0
0x1DB0	0x00DF2000  	main_ucTxChannel+0
; end of _vRf4463SetChannels
_vRf4463SetNetwork:
;rf4463pro.c, 233 :: 		void vRf4463SetNetwork( uint16_t usNetwork ){
; usNetwork start address is: 0 (R0)
0x1EC0	0xB083    SUB	SP, SP, #12
0x1EC2	0xF8CDE000  STR	LR, [SP, #0]
; usNetwork end address is: 0 (R0)
; usNetwork start address is: 0 (R0)
;rf4463pro.c, 234 :: 		uint8_t pcBuffer[ 2 ] = { 0x00 };
0x1EC6	0x2100    MOVS	R1, #0
0x1EC8	0xF88D1008  STRB	R1, [SP, #8]
0x1ECC	0x2100    MOVS	R1, #0
0x1ECE	0xF88D1009  STRB	R1, [SP, #9]
;rf4463pro.c, 235 :: 		if( usNetwork == 0 ){
0x1ED2	0xB950    CBNZ	R0, L_vRf4463SetNetwork290
; usNetwork end address is: 0 (R0)
;rf4463pro.c, 236 :: 		STM_LOGE( "[ RF4463 ] Invalid Network\r\n", NULL );
0x1ED4	0x2300    MOVS	R3, #0
0x1ED6	0xB25B    SXTB	R3, R3
0x1ED8	0x4A11    LDR	R2, [PC, #68]
0x1EDA	0x4912    LDR	R1, [PC, #72]
0x1EDC	0xB408    PUSH	(R3)
0x1EDE	0xB404    PUSH	(R2)
0x1EE0	0xB402    PUSH	(R1)
0x1EE2	0xF000F893  BL	_PrintOut+0
0x1EE6	0xB003    ADD	SP, SP, #12
;rf4463pro.c, 237 :: 		return;
0x1EE8	0xE016    B	L_end_vRf4463SetNetwork
;rf4463pro.c, 238 :: 		}
L_vRf4463SetNetwork290:
;rf4463pro.c, 239 :: 		STM_LOGV( "[ RF4463 ] Network: %d\r\n", usNetwork );
; usNetwork start address is: 0 (R0)
0x1EEA	0x4A0F    LDR	R2, [PC, #60]
0x1EEC	0x490D    LDR	R1, [PC, #52]
0x1EEE	0xF8AD0004  STRH	R0, [SP, #4]
0x1EF2	0xB401    PUSH	(R0)
0x1EF4	0xB404    PUSH	(R2)
0x1EF6	0xB402    PUSH	(R1)
0x1EF8	0xF000F888  BL	_PrintOut+0
0x1EFC	0xB003    ADD	SP, SP, #12
0x1EFE	0xF8BD0004  LDRH	R0, [SP, #4]
;rf4463pro.c, 240 :: 		usRfNetwork = usNetwork;
0x1F02	0x490A    LDR	R1, [PC, #40]
0x1F04	0x7008    STRB	R0, [R1, #0]
;rf4463pro.c, 242 :: 		pcBuffer[ 0 ] = ( usNetwork >> 8 );
0x1F06	0xAA02    ADD	R2, SP, #8
0x1F08	0x0A01    LSRS	R1, R0, #8
0x1F0A	0x7011    STRB	R1, [R2, #0]
;rf4463pro.c, 243 :: 		pcBuffer[ 1 ] = ( usNetwork );
0x1F0C	0x1C51    ADDS	R1, R2, #1
0x1F0E	0x7008    STRB	R0, [R1, #0]
; usNetwork end address is: 0 (R0)
;rf4463pro.c, 244 :: 		ucRf4463SetSyncWords( pcBuffer, 2 );
0x1F10	0x2102    MOVS	R1, #2
0x1F12	0x4610    MOV	R0, R2
0x1F14	0xF001F8CC  BL	_ucRf4463SetSyncWords+0
;rf4463pro.c, 245 :: 		}
L_end_vRf4463SetNetwork:
0x1F18	0xF8DDE000  LDR	LR, [SP, #0]
0x1F1C	0xB003    ADD	SP, SP, #12
0x1F1E	0x4770    BX	LR
0x1F20	0x51310000  	?lstr_122_main+0
0x1F24	0x03D90000  	_vDebugPrint+0
0x1F28	0x53680000  	?lstr_123_main+0
0x1F2C	0x00E22000  	main_usRfNetwork+0
; end of _vRf4463SetNetwork
_memset:
;__Lib_CString.c, 84 :: 		
; n start address is: 8 (R2)
; character start address is: 4 (R1)
; p1 start address is: 0 (R0)
0x22DC	0xB081    SUB	SP, SP, #4
0x22DE	0xB213    SXTH	R3, R2
0x22E0	0x4602    MOV	R2, R0
0x22E2	0xB2C8    UXTB	R0, R1
; n end address is: 8 (R2)
; character end address is: 4 (R1)
; p1 end address is: 0 (R0)
; p1 start address is: 8 (R2)
; character start address is: 0 (R0)
; n start address is: 12 (R3)
;__Lib_CString.c, 87 :: 		
; pp start address is: 4 (R1)
0x22E4	0x4611    MOV	R1, R2
; n end address is: 12 (R3)
; p1 end address is: 8 (R2)
; pp end address is: 4 (R1)
0x22E6	0xB21D    SXTH	R5, R3
;__Lib_CString.c, 88 :: 		
L_memset20:
; pp start address is: 4 (R1)
; n start address is: 20 (R5)
; n start address is: 20 (R5)
; character start address is: 0 (R0)
; character end address is: 0 (R0)
; p1 start address is: 8 (R2)
0x22E8	0xB22C    SXTH	R4, R5
0x22EA	0x1E6B    SUBS	R3, R5, #1
0x22EC	0xB21D    SXTH	R5, R3
; n end address is: 20 (R5)
0x22EE	0xB114    CBZ	R4, L_memset21
; character end address is: 0 (R0)
; n end address is: 20 (R5)
;__Lib_CString.c, 89 :: 		
; n start address is: 20 (R5)
; character start address is: 0 (R0)
0x22F0	0x7008    STRB	R0, [R1, #0]
0x22F2	0x1C49    ADDS	R1, R1, #1
; character end address is: 0 (R0)
; n end address is: 20 (R5)
; pp end address is: 4 (R1)
0x22F4	0xE7F8    B	L_memset20
L_memset21:
;__Lib_CString.c, 90 :: 		
0x22F6	0x4610    MOV	R0, R2
; p1 end address is: 8 (R2)
;__Lib_CString.c, 91 :: 		
L_end_memset:
0x22F8	0xB001    ADD	SP, SP, #4
0x22FA	0x4770    BX	LR
; end of _memset
_vRF4463SetNode:
;rf4463handler.c, 170 :: 		void vRF4463SetNode( uint8_t ucNode ){
; ucNode start address is: 0 (R0)
0x22CC	0xB081    SUB	SP, SP, #4
; ucNode end address is: 0 (R0)
; ucNode start address is: 0 (R0)
;rf4463handler.c, 171 :: 		ucSourceNode = ucNode;
0x22CE	0x4902    LDR	R1, [PC, #8]
0x22D0	0x7008    STRB	R0, [R1, #0]
; ucNode end address is: 0 (R0)
;rf4463handler.c, 172 :: 		}
L_end_vRF4463SetNode:
0x22D2	0xB001    ADD	SP, SP, #4
0x22D4	0x4770    BX	LR
0x22D6	0xBF00    NOP
0x22D8	0x00E62000  	_ucSourceNode+0
; end of _vRF4463SetNode
_vRF4463TxMessage:
;rf4463handler.c, 111 :: 		void vRF4463TxMessage( uint8_t * pcOutBuffer, uint8_t ucLength, uint8_t ucRemoteNode, uint8_t ucTable, uint8_t ucCommand ){
; ucTable start address is: 12 (R3)
; ucRemoteNode start address is: 8 (R2)
; ucLength start address is: 4 (R1)
; pcOutBuffer start address is: 0 (R0)
0x21EC	0xB081    SUB	SP, SP, #4
0x21EE	0xF8CDE000  STR	LR, [SP, #0]
0x21F2	0x4606    MOV	R6, R0
0x21F4	0xB2CF    UXTB	R7, R1
0x21F6	0xFA5FF882  UXTB	R8, R2
0x21FA	0xFA5FF983  UXTB	R9, R3
; ucTable end address is: 12 (R3)
; ucRemoteNode end address is: 8 (R2)
; ucLength end address is: 4 (R1)
; pcOutBuffer end address is: 0 (R0)
; pcOutBuffer start address is: 24 (R6)
; ucLength start address is: 28 (R7)
; ucRemoteNode start address is: 32 (R8)
; ucTable start address is: 36 (R9)
; ucCommand start address is: 40 (R10)
0x21FE	0xF89DA004  LDRB	R10, [SP, #4]
;rf4463handler.c, 112 :: 		uint8_t ucCounter = 0;
;rf4463handler.c, 117 :: 		if( ucRFTxEventPending == 1 ){
0x2202	0x4C28    LDR	R4, [PC, #160]
0x2204	0x7824    LDRB	R4, [R4, #0]
0x2206	0x2C01    CMP	R4, #1
0x2208	0xD10A    BNE	L_vRF4463TxMessage132
; pcOutBuffer end address is: 24 (R6)
; ucLength end address is: 28 (R7)
; ucRemoteNode end address is: 32 (R8)
; ucTable end address is: 36 (R9)
; ucCommand end address is: 40 (R10)
;rf4463handler.c, 118 :: 		STM_LOGE( "[ RF4463 ] HW in use\r\n", NULL );
0x220A	0x2600    MOVS	R6, #0
0x220C	0xB276    SXTB	R6, R6
0x220E	0x4D26    LDR	R5, [PC, #152]
0x2210	0x4C26    LDR	R4, [PC, #152]
0x2212	0xB440    PUSH	(R6)
0x2214	0xB420    PUSH	(R5)
0x2216	0xB410    PUSH	(R4)
0x2218	0xF7FFFEF8  BL	_PrintOut+0
0x221C	0xB003    ADD	SP, SP, #12
;rf4463handler.c, 119 :: 		return;
0x221E	0xE03C    B	L_end_vRF4463TxMessage
;rf4463handler.c, 120 :: 		}
L_vRF4463TxMessage132:
;rf4463handler.c, 125 :: 		vBufferSetToZero( pcRF4463TxBuffer, RF_MAX_BUFFER_LENGTH );
; ucCommand start address is: 40 (R10)
; ucTable start address is: 36 (R9)
; ucRemoteNode start address is: 32 (R8)
; ucLength start address is: 28 (R7)
; pcOutBuffer start address is: 24 (R6)
0x2220	0x2140    MOVS	R1, #64
0x2222	0x4823    LDR	R0, [PC, #140]
0x2224	0xF000FF32  BL	_vBufferSetToZero+0
;rf4463handler.c, 129 :: 		if( ( ucLength + RF_MESSAGE_HEADER_SIZE ) >= RF_MAX_BUFFER_LENGTH ){
0x2228	0x1D7C    ADDS	R4, R7, #5
0x222A	0xB224    SXTH	R4, R4
0x222C	0x2C40    CMP	R4, #64
0x222E	0xDB0A    BLT	L_vRF4463TxMessage133
; pcOutBuffer end address is: 24 (R6)
; ucLength end address is: 28 (R7)
; ucRemoteNode end address is: 32 (R8)
; ucTable end address is: 36 (R9)
; ucCommand end address is: 40 (R10)
;rf4463handler.c, 130 :: 		STM_LOGE( "[ RF4463 ] Buffer Out of Size\r\n", NULL );
0x2230	0x2600    MOVS	R6, #0
0x2232	0xB276    SXTB	R6, R6
0x2234	0x4D1F    LDR	R5, [PC, #124]
0x2236	0x4C1D    LDR	R4, [PC, #116]
0x2238	0xB440    PUSH	(R6)
0x223A	0xB420    PUSH	(R5)
0x223C	0xB410    PUSH	(R4)
0x223E	0xF7FFFEE5  BL	_PrintOut+0
0x2242	0xB003    ADD	SP, SP, #12
;rf4463handler.c, 131 :: 		return;
0x2244	0xE029    B	L_end_vRF4463TxMessage
;rf4463handler.c, 132 :: 		}
L_vRF4463TxMessage133:
;rf4463handler.c, 136 :: 		pcRF4463TxBuffer[ RF_MESSAGE_SIZE ]             = RF_MESSAGE_HEADER_SIZE + ucLength;
; ucCommand start address is: 40 (R10)
; ucTable start address is: 36 (R9)
; ucRemoteNode start address is: 32 (R8)
; ucLength start address is: 28 (R7)
; pcOutBuffer start address is: 24 (R6)
0x2246	0x1D7D    ADDS	R5, R7, #5
0x2248	0x4C19    LDR	R4, [PC, #100]
0x224A	0x7025    STRB	R5, [R4, #0]
;rf4463handler.c, 137 :: 		pcRF4463TxBuffer[ RF_MESSAGE_DESTINATION ]      = ucRemoteNode;
0x224C	0x4C1A    LDR	R4, [PC, #104]
0x224E	0xF8848000  STRB	R8, [R4, #0]
; ucRemoteNode end address is: 32 (R8)
;rf4463handler.c, 138 :: 		pcRF4463TxBuffer[ RF_MESSAGE_SOURCE ]           = ucSourceNode;
0x2252	0x4C1A    LDR	R4, [PC, #104]
0x2254	0x7825    LDRB	R5, [R4, #0]
0x2256	0x4C1A    LDR	R4, [PC, #104]
0x2258	0x7025    STRB	R5, [R4, #0]
;rf4463handler.c, 139 :: 		pcRF4463TxBuffer[ RF_MESSAGE_TABLE ]            = ucTable;
0x225A	0x4C1A    LDR	R4, [PC, #104]
0x225C	0xF8849000  STRB	R9, [R4, #0]
; ucTable end address is: 36 (R9)
;rf4463handler.c, 140 :: 		pcRF4463TxBuffer[ RF_MESSAGE_COMMAND ]          = ucCommand;
0x2260	0x4C19    LDR	R4, [PC, #100]
0x2262	0xF884A000  STRB	R10, [R4, #0]
; ucCommand end address is: 40 (R10)
;rf4463handler.c, 144 :: 		if( ucLength > 0 ){
0x2266	0x2F00    CMP	R7, #0
0x2268	0xD90E    BLS	L_vRF4463TxMessage134
;rf4463handler.c, 145 :: 		for( ucCounter = 0; ucCounter < ucLength; ucCounter++ ){
; ucCounter start address is: 8 (R2)
0x226A	0x2200    MOVS	R2, #0
; pcOutBuffer end address is: 24 (R6)
; ucLength end address is: 28 (R7)
; ucCounter end address is: 8 (R2)
0x226C	0x4631    MOV	R1, R6
0x226E	0xB2F8    UXTB	R0, R7
L_vRF4463TxMessage135:
; ucCounter start address is: 8 (R2)
; pcOutBuffer start address is: 4 (R1)
; ucLength start address is: 0 (R0)
; pcOutBuffer start address is: 4 (R1)
; pcOutBuffer end address is: 4 (R1)
0x2270	0x4282    CMP	R2, R0
0x2272	0xD209    BCS	L_vRF4463TxMessage136
; pcOutBuffer end address is: 4 (R1)
;rf4463handler.c, 146 :: 		pcRF4463TxBuffer[ RF_MESSAGE_HEADER_SIZE + ucCounter ] = pcOutBuffer[ ucCounter ];
; pcOutBuffer start address is: 4 (R1)
0x2274	0x1D55    ADDS	R5, R2, #5
0x2276	0xB22D    SXTH	R5, R5
0x2278	0x4C0D    LDR	R4, [PC, #52]
0x227A	0x1965    ADDS	R5, R4, R5
0x227C	0x188C    ADDS	R4, R1, R2
0x227E	0x7824    LDRB	R4, [R4, #0]
0x2280	0x702C    STRB	R4, [R5, #0]
;rf4463handler.c, 145 :: 		for( ucCounter = 0; ucCounter < ucLength; ucCounter++ ){
0x2282	0x1C52    ADDS	R2, R2, #1
0x2284	0xB2D2    UXTB	R2, R2
;rf4463handler.c, 147 :: 		}
; ucLength end address is: 0 (R0)
; pcOutBuffer end address is: 4 (R1)
; ucCounter end address is: 8 (R2)
0x2286	0xE7F3    B	L_vRF4463TxMessage135
L_vRF4463TxMessage136:
;rf4463handler.c, 148 :: 		}
L_vRF4463TxMessage134:
;rf4463handler.c, 163 :: 		ucRf4463TxPacket( pcRF4463TxBuffer, pcRF4463TxBuffer[ RF_MESSAGE_SIZE ] );
0x2288	0x4C09    LDR	R4, [PC, #36]
0x228A	0x7824    LDRB	R4, [R4, #0]
0x228C	0xB2E1    UXTB	R1, R4
0x228E	0x4808    LDR	R0, [PC, #32]
0x2290	0xF7FEFB32  BL	_ucRf4463TxPacket+0
;rf4463handler.c, 164 :: 		ucRFTxEventPending = 1;
0x2294	0x2501    MOVS	R5, #1
0x2296	0x4C03    LDR	R4, [PC, #12]
0x2298	0x7025    STRB	R5, [R4, #0]
;rf4463handler.c, 165 :: 		}
L_end_vRF4463TxMessage:
0x229A	0xF8DDE000  LDR	LR, [SP, #0]
0x229E	0xB001    ADD	SP, SP, #4
0x22A0	0x4770    BX	LR
0x22A2	0xBF00    NOP
0x22A4	0x009E2000  	_ucRFTxEventPending+0
0x22A8	0x54E40000  	?lstr_54_main+0
0x22AC	0x03D90000  	_vDebugPrint+0
0x22B0	0x014C2000  	_pcRF4463TxBuffer+0
0x22B4	0x4E550000  	?lstr_55_main+0
0x22B8	0x014D2000  	_pcRF4463TxBuffer+1
0x22BC	0x00E62000  	_ucSourceNode+0
0x22C0	0x014E2000  	_pcRF4463TxBuffer+2
0x22C4	0x014F2000  	_pcRF4463TxBuffer+3
0x22C8	0x01502000  	_pcRF4463TxBuffer+4
; end of _vRF4463TxMessage
_ucRf4463TxPacket:
;rf4463pro.c, 590 :: 		uint8_t ucRf4463TxPacket( uint8_t * pcTxBuffer, uint8_t ucTxLength ){
0x08F8	0xB083    SUB	SP, SP, #12
0x08FA	0xF8CDE000  STR	LR, [SP, #0]
0x08FE	0x9001    STR	R0, [SP, #4]
0x0900	0xF88D1008  STRB	R1, [SP, #8]
;rf4463pro.c, 592 :: 		vRf4463FIFOReset();
0x0904	0xF001FD52  BL	_vRf4463FIFOReset+0
;rf4463pro.c, 594 :: 		vRf4463WriteTxFIFO( pcTxBuffer, ucTxLength );
0x0908	0xF89D1008  LDRB	R1, [SP, #8]
0x090C	0x9801    LDR	R0, [SP, #4]
0x090E	0xF7FFFE61  BL	_vRf4463WriteTxFIFO+0
;rf4463pro.c, 596 :: 		vRf4463EnterTxMode();
0x0912	0xF7FFFFD3  BL	_vRf4463EnterTxMode+0
;rf4463pro.c, 598 :: 		return SUCCESS;
0x0916	0x2000    MOVS	R0, #0
;rf4463pro.c, 599 :: 		}
L_end_ucRf4463TxPacket:
0x0918	0xF8DDE000  LDR	LR, [SP, #0]
0x091C	0xB003    ADD	SP, SP, #12
0x091E	0x4770    BX	LR
; end of _ucRf4463TxPacket
_vRf4463WriteTxFIFO:
;rf4463pro.c, 573 :: 		void vRf4463WriteTxFIFO( uint8_t * pcWriteBuffer, uint8_t ucLength ){
; pcWriteBuffer start address is: 0 (R0)
0x05D4	0xB093    SUB	SP, SP, #76
0x05D6	0xF8CDE000  STR	LR, [SP, #0]
0x05DA	0xF88D1048  STRB	R1, [SP, #72]
; pcWriteBuffer end address is: 0 (R0)
; pcWriteBuffer start address is: 0 (R0)
;rf4463pro.c, 578 :: 		ucRf4463SetProperty( RF4463_PROPERTY_PKT_FIELD_2_LENGTH_7_0, 1, &ucLength );
0x05DE	0xAA12    ADD	R2, SP, #72
0x05E0	0x9001    STR	R0, [SP, #4]
0x05E2	0x2101    MOVS	R1, #1
0x05E4	0xF2412012  MOVW	R0, #4626
0x05E8	0xF002FD80  BL	_ucRf4463SetProperty+0
0x05EC	0x9801    LDR	R0, [SP, #4]
;rf4463pro.c, 580 :: 		pcBuffer[ 0 ] = ucLength;
0x05EE	0xAB02    ADD	R3, SP, #8
0x05F0	0xF89D2048  LDRB	R2, [SP, #72]
0x05F4	0x701A    STRB	R2, [R3, #0]
;rf4463pro.c, 582 :: 		memcpy( pcBuffer + 1, pcWriteBuffer, ucLength );
0x05F6	0x1C5A    ADDS	R2, R3, #1
0x05F8	0x4601    MOV	R1, R0
0x05FA	0x4610    MOV	R0, R2
; pcWriteBuffer end address is: 0 (R0)
0x05FC	0xF89D2048  LDRB	R2, [SP, #72]
0x0600	0xF001FC4C  BL	_memcpy+0
;rf4463pro.c, 584 :: 		ucRf4463SetCommand( ucLength + 1, RF4463_CMD_TX_FIFO_WRITE, pcBuffer );
0x0604	0xAB02    ADD	R3, SP, #8
0x0606	0xF89D2048  LDRB	R2, [SP, #72]
0x060A	0x1C52    ADDS	R2, R2, #1
0x060C	0x2166    MOVS	R1, #102
0x060E	0xB2D0    UXTB	R0, R2
0x0610	0x461A    MOV	R2, R3
0x0612	0xF003F9E5  BL	_ucRf4463SetCommand+0
;rf4463pro.c, 585 :: 		}
L_end_vRf4463WriteTxFIFO:
0x0616	0xF8DDE000  LDR	LR, [SP, #0]
0x061A	0xB013    ADD	SP, SP, #76
0x061C	0x4770    BX	LR
; end of _vRf4463WriteTxFIFO
_vRf4463EnterTxMode:
;rf4463pro.c, 540 :: 		void vRf4463EnterTxMode(){
0x08BC	0xB082    SUB	SP, SP, #8
0x08BE	0xF8CDE000  STR	LR, [SP, #0]
;rf4463pro.c, 541 :: 		uint8_t pcBuffer[] = { 0x00, 0x30, 0x00, 0x00 };
0x08C2	0x2000    MOVS	R0, #0
0x08C4	0xF88D0004  STRB	R0, [SP, #4]
0x08C8	0x2030    MOVS	R0, #48
0x08CA	0xF88D0005  STRB	R0, [SP, #5]
0x08CE	0x2000    MOVS	R0, #0
0x08D0	0xF88D0006  STRB	R0, [SP, #6]
0x08D4	0x2000    MOVS	R0, #0
0x08D6	0xF88D0007  STRB	R0, [SP, #7]
;rf4463pro.c, 542 :: 		pcBuffer[ 0 ] = ucTxChannel;
0x08DA	0xA901    ADD	R1, SP, #4
0x08DC	0x4805    LDR	R0, [PC, #20]
0x08DE	0x7800    LDRB	R0, [R0, #0]
0x08E0	0x7008    STRB	R0, [R1, #0]
;rf4463pro.c, 543 :: 		ucRf4463SetCommand( 4, RF4463_CMD_START_TX, pcBuffer );
0x08E2	0x460A    MOV	R2, R1
0x08E4	0x2131    MOVS	R1, #49
0x08E6	0x2004    MOVS	R0, #4
0x08E8	0xF003F87A  BL	_ucRf4463SetCommand+0
;rf4463pro.c, 544 :: 		}
L_end_vRf4463EnterTxMode:
0x08EC	0xF8DDE000  LDR	LR, [SP, #0]
0x08F0	0xB002    ADD	SP, SP, #8
0x08F2	0x4770    BX	LR
0x08F4	0x00DF2000  	main_ucTxChannel+0
; end of _vRf4463EnterTxMode
_SystemReset:
;__Lib_System_105_107.c, 328 :: 		
0x1FF4	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 334 :: 		
0x1FF6	0x4903    LDR	R1, [PC, #12]
0x1FF8	0x4803    LDR	R0, [PC, #12]
0x1FFA	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 339 :: 		
L_SystemReset32:
;__Lib_System_105_107.c, 341 :: 		
0x1FFC	0xE7FE    B	L_SystemReset32
;__Lib_System_105_107.c, 342 :: 		
L_end_SystemReset:
0x1FFE	0xB001    ADD	SP, SP, #4
0x2000	0x4770    BX	LR
0x2002	0xBF00    NOP
0x2004	0x000405FA  	#100270084
0x2008	0xED0CE000  	SCB_AIRCR+0
; end of _SystemReset
_memcmp:
;__Lib_CString.c, 30 :: 		
; n start address is: 8 (R2)
; s2 start address is: 4 (R1)
; s1 start address is: 0 (R0)
0x1F30	0xB081    SUB	SP, SP, #4
; n end address is: 8 (R2)
; s2 end address is: 4 (R1)
; s1 end address is: 0 (R0)
; s1 start address is: 0 (R0)
; s2 start address is: 4 (R1)
; n start address is: 8 (R2)
0x1F32	0xF8AD2000  STRH	R2, [SP, #0]
; s1 end address is: 0 (R0)
; n end address is: 8 (R2)
; s2 end address is: 4 (R1)
0x1F36	0x4602    MOV	R2, R0
0x1F38	0xF9BD0000  LDRSH	R0, [SP, #0]
;__Lib_CString.c, 31 :: 		
L_memcmp4:
; n start address is: 0 (R0)
; n start address is: 0 (R0)
; s2 start address is: 4 (R1)
; s1 start address is: 8 (R2)
0x1F3C	0xB204    SXTH	R4, R0
0x1F3E	0x1E43    SUBS	R3, R0, #1
0x1F40	0xB218    SXTH	R0, R3
; n end address is: 0 (R0)
0x1F42	0xB15C    CBZ	R4, L_memcmp5
; n end address is: 0 (R0)
;__Lib_CString.c, 32 :: 		
; n start address is: 0 (R0)
0x1F44	0x7814    LDRB	R4, [R2, #0]
0x1F46	0x780B    LDRB	R3, [R1, #0]
0x1F48	0x429C    CMP	R4, R3
0x1F4A	0xD004    BEQ	L_memcmp6
; n end address is: 0 (R0)
;__Lib_CString.c, 33 :: 		
0x1F4C	0x7814    LDRB	R4, [R2, #0]
; s1 end address is: 8 (R2)
0x1F4E	0x780B    LDRB	R3, [R1, #0]
; s2 end address is: 4 (R1)
0x1F50	0x1AE3    SUB	R3, R4, R3
0x1F52	0xB218    SXTH	R0, R3
0x1F54	0xE004    B	L_end_memcmp
L_memcmp6:
;__Lib_CString.c, 37 :: 		
; s2 start address is: 4 (R1)
; s1 start address is: 8 (R2)
; n start address is: 0 (R0)
0x1F56	0x1C52    ADDS	R2, R2, #1
;__Lib_CString.c, 38 :: 		
0x1F58	0x1C49    ADDS	R1, R1, #1
;__Lib_CString.c, 39 :: 		
; n end address is: 0 (R0)
; s1 end address is: 8 (R2)
; s2 end address is: 4 (R1)
0x1F5A	0xE7EF    B	L_memcmp4
L_memcmp5:
;__Lib_CString.c, 40 :: 		
0x1F5C	0x2000    MOVS	R0, #0
0x1F5E	0xB200    SXTH	R0, R0
;__Lib_CString.c, 41 :: 		
L_end_memcmp:
0x1F60	0xB001    ADD	SP, SP, #4
0x1F62	0x4770    BX	LR
; end of _memcmp
_atoi:
;__Lib_CStdlib.c, 181 :: 		
; s start address is: 0 (R0)
0x1F64	0xB081    SUB	SP, SP, #4
0x1F66	0xF8CDE000  STR	LR, [SP, #0]
; s end address is: 0 (R0)
; s start address is: 0 (R0)
0x1F6A	0x4604    MOV	R4, R0
; s end address is: 0 (R0)
;__Lib_CStdlib.c, 186 :: 		
___atoi_skipws_atoi:
;__Lib_CStdlib.c, 187 :: 		
; s start address is: 16 (R4)
0x1F6C	0x7821    LDRB	R1, [R4, #0]
; c start address is: 12 (R3)
0x1F6E	0xB2CB    UXTB	R3, R1
;__Lib_CStdlib.c, 188 :: 		
0x1F70	0x2B20    CMP	R3, #32
0x1F72	0xD002    BEQ	L__atoi107
0x1F74	0x2B09    CMP	R3, #9
0x1F76	0xD000    BEQ	L__atoi106
0x1F78	0xE001    B	L_atoi55
L__atoi107:
L__atoi106:
;__Lib_CStdlib.c, 189 :: 		
0x1F7A	0x1C64    ADDS	R4, R4, #1
;__Lib_CStdlib.c, 190 :: 		
0x1F7C	0xE7F6    B	___atoi_skipws_atoi
;__Lib_CStdlib.c, 191 :: 		
L_atoi55:
;__Lib_CStdlib.c, 192 :: 		
; a start address is: 0 (R0)
0x1F7E	0x2000    MOVS	R0, #0
0x1F80	0xB200    SXTH	R0, R0
;__Lib_CStdlib.c, 193 :: 		
; sign start address is: 8 (R2)
0x1F82	0x2200    MOVS	R2, #0
;__Lib_CStdlib.c, 194 :: 		
0x1F84	0x2B2D    CMP	R3, #45
0x1F86	0xD105    BNE	L_atoi56
; c end address is: 12 (R3)
;__Lib_CStdlib.c, 195 :: 		
0x1F88	0x1C52    ADDS	R2, R2, #1
0x1F8A	0xB292    UXTH	R2, R2
;__Lib_CStdlib.c, 196 :: 		
0x1F8C	0x1C61    ADDS	R1, R4, #1
; s end address is: 16 (R4)
; s start address is: 4 (R1)
;__Lib_CStdlib.c, 197 :: 		
0x1F8E	0xB293    UXTH	R3, R2
; s end address is: 4 (R1)
0x1F90	0x460D    MOV	R5, R1
0x1F92	0xE008    B	L_atoi57
L_atoi56:
;__Lib_CStdlib.c, 199 :: 		
; s start address is: 16 (R4)
; c start address is: 12 (R3)
0x1F94	0x2B2B    CMP	R3, #43
0x1F96	0xD103    BNE	L__atoi108
; c end address is: 12 (R3)
;__Lib_CStdlib.c, 200 :: 		
0x1F98	0x1C61    ADDS	R1, R4, #1
; s end address is: 16 (R4)
; s start address is: 12 (R3)
0x1F9A	0x460B    MOV	R3, R1
; s end address is: 12 (R3)
0x1F9C	0x4619    MOV	R1, R3
0x1F9E	0xE000    B	L_atoi58
L__atoi108:
;__Lib_CStdlib.c, 199 :: 		
0x1FA0	0x4621    MOV	R1, R4
;__Lib_CStdlib.c, 200 :: 		
L_atoi58:
; s start address is: 4 (R1)
0x1FA2	0xB293    UXTH	R3, R2
; sign end address is: 8 (R2)
; s end address is: 4 (R1)
0x1FA4	0x460D    MOV	R5, R1
L_atoi57:
;__Lib_CStdlib.c, 201 :: 		
; s start address is: 20 (R5)
; sign start address is: 12 (R3)
0x1FA6	0xB206    SXTH	R6, R0
; sign end address is: 12 (R3)
; a end address is: 0 (R0)
; s end address is: 20 (R5)
___atoi_conv_atoi:
;__Lib_CStdlib.c, 202 :: 		
; sign start address is: 12 (R3)
; s start address is: 20 (R5)
; a start address is: 24 (R6)
0x1FA8	0x7829    LDRB	R1, [R5, #0]
; c start address is: 16 (R4)
0x1FAA	0xB2CC    UXTB	R4, R1
;__Lib_CStdlib.c, 203 :: 		
0x1FAC	0xB2E0    UXTB	R0, R4
0x1FAE	0xF7FEFA1D  BL	_isdigit+0
0x1FB2	0xB160    CBZ	R0, L_atoi59
;__Lib_CStdlib.c, 204 :: 		
0x1FB4	0x210A    MOVS	R1, #10
0x1FB6	0xB209    SXTH	R1, R1
0x1FB8	0xFB06F201  MUL	R2, R6, R1
0x1FBC	0xB212    SXTH	R2, R2
; a end address is: 24 (R6)
0x1FBE	0xF2A40130  SUBW	R1, R4, #48
0x1FC2	0xB209    SXTH	R1, R1
0x1FC4	0x1851    ADDS	R1, R2, R1
; a start address is: 0 (R0)
0x1FC6	0xB208    SXTH	R0, R1
;__Lib_CStdlib.c, 205 :: 		
0x1FC8	0x1C6D    ADDS	R5, R5, #1
;__Lib_CStdlib.c, 206 :: 		
0x1FCA	0xB206    SXTH	R6, R0
; c end address is: 16 (R4)
; a end address is: 0 (R0)
; s end address is: 20 (R5)
0x1FCC	0xE7EC    B	___atoi_conv_atoi
;__Lib_CStdlib.c, 207 :: 		
L_atoi59:
;__Lib_CStdlib.c, 208 :: 		
; a start address is: 24 (R6)
0x1FCE	0xB113    CBZ	R3, L_atoi60
; sign end address is: 12 (R3)
;__Lib_CStdlib.c, 209 :: 		
0x1FD0	0x4271    RSBS	R1, R6, #0
; a end address is: 24 (R6)
0x1FD2	0xB208    SXTH	R0, R1
0x1FD4	0xE000    B	L_end_atoi
L_atoi60:
;__Lib_CStdlib.c, 210 :: 		
; a start address is: 24 (R6)
0x1FD6	0xB230    SXTH	R0, R6
; a end address is: 24 (R6)
;__Lib_CStdlib.c, 211 :: 		
L_end_atoi:
0x1FD8	0xF8DDE000  LDR	LR, [SP, #0]
0x1FDC	0xB001    ADD	SP, SP, #4
0x1FDE	0x4770    BX	LR
; end of _atoi
___CC2DW:
;__Lib_System_105_107.c, 28 :: 		
0x1FE0	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 30 :: 		
L_loopDW:
;__Lib_System_105_107.c, 31 :: 		
0x1FE2	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_105_107.c, 32 :: 		
0x1FE6	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_105_107.c, 33 :: 		
0x1FEA	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_105_107.c, 34 :: 		
0x1FEE	0xD1F8    BNE	L_loopDW
;__Lib_System_105_107.c, 36 :: 		
L_end___CC2DW:
0x1FF0	0xB001    ADD	SP, SP, #4
0x1FF2	0x4770    BX	LR
; end of ___CC2DW
_ucRF4463GetIRQFlag:
;rf4463handler.c, 651 :: 		uint8_t ucRF4463GetIRQFlag(){
0x36E8	0xB081    SUB	SP, SP, #4
;rf4463handler.c, 652 :: 		return ucRF4463IRQ;
0x36EA	0x4802    LDR	R0, [PC, #8]
0x36EC	0x7800    LDRB	R0, [R0, #0]
;rf4463handler.c, 653 :: 		}
L_end_ucRF4463GetIRQFlag:
0x36EE	0xB001    ADD	SP, SP, #4
0x36F0	0x4770    BX	LR
0x36F2	0xBF00    NOP
0x36F4	0x009D2000  	main_ucRF4463IRQ+0
; end of _ucRF4463GetIRQFlag
_vRF4463MesageHandler:
;rf4463handler.c, 59 :: 		void vRF4463MesageHandler(){
0x36F8	0xB087    SUB	SP, SP, #28
0x36FA	0xF8CDE000  STR	LR, [SP, #0]
;rf4463handler.c, 60 :: 		uint16_t usCounter = 0;
;rf4463handler.c, 62 :: 		if( ucRFTxEventPending == 0 ){
0x36FE	0x4826    LDR	R0, [PC, #152]
0x3700	0x7800    LDRB	R0, [R0, #0]
0x3702	0x2800    CMP	R0, #0
0x3704	0xD13B    BNE	L_vRF4463MesageHandler125
;rf4463handler.c, 64 :: 		vBufferSetToZero( pcRF4463RxBuffer, RF_MAX_BUFFER_LENGTH );
0x3706	0x2140    MOVS	R1, #64
0x3708	0x4824    LDR	R0, [PC, #144]
0x370A	0xF7FFFCBF  BL	_vBufferSetToZero+0
;rf4463handler.c, 65 :: 		ucRf4463RxPacket( pcRF4463RxBuffer );
0x370E	0x4823    LDR	R0, [PC, #140]
0x3710	0xF7FEFE3C  BL	_ucRf4463RxPacket+0
;rf4463handler.c, 66 :: 		if( pcRF4463RxBuffer[ RF_MESSAGE_SIZE ] > 0 ){
0x3714	0x4821    LDR	R0, [PC, #132]
0x3716	0x7800    LDRB	R0, [R0, #0]
0x3718	0x2800    CMP	R0, #0
0x371A	0xD92F    BLS	L_vRF4463MesageHandler126
;rf4463handler.c, 70 :: 		if( xRF4463GetLastRSSI() <= RSSI_BAD_THRESHOLD ){
0x371C	0xF7FFF8E0  BL	_xRF4463GetLastRSSI+0
0x3720	0xF06F0163  MVN	R1, #99
0x3724	0x4288    CMP	R0, R1
0x3726	0xDC09    BGT	L_vRF4463MesageHandler127
;rf4463handler.c, 71 :: 		STM_LOGE( "[ RF4463 ] Message may be broken\r\n", NULL );
0x3728	0x2200    MOVS	R2, #0
0x372A	0xB252    SXTB	R2, R2
0x372C	0x491C    LDR	R1, [PC, #112]
0x372E	0x481D    LDR	R0, [PC, #116]
0x3730	0xB404    PUSH	(R2)
0x3732	0xB402    PUSH	(R1)
0x3734	0xB401    PUSH	(R0)
0x3736	0xF7FEFC69  BL	_PrintOut+0
0x373A	0xB003    ADD	SP, SP, #12
;rf4463handler.c, 72 :: 		}
L_vRF4463MesageHandler127:
;rf4463handler.c, 77 :: 		UART1_Write_Text( "[ RF4463 Rx ] Packet: " );
0x373C	0xF10D0B04  ADD	R11, SP, #4
0x3740	0xF10B0A17  ADD	R10, R11, #23
0x3744	0xF8DFC060  LDR	R12, [PC, #96]
0x3748	0xF7FEFC4A  BL	___CC2DW+0
0x374C	0xA801    ADD	R0, SP, #4
0x374E	0xF7FEFB6B  BL	_UART1_Write_Text+0
;rf4463handler.c, 78 :: 		for( usCounter = 0; usCounter < pcRF4463RxBuffer[ RF_MESSAGE_SIZE ]; usCounter++ ){
; usCounter start address is: 16 (R4)
0x3752	0x2400    MOVS	R4, #0
; usCounter end address is: 16 (R4)
L_vRF4463MesageHandler128:
; usCounter start address is: 16 (R4)
0x3754	0x4811    LDR	R0, [PC, #68]
0x3756	0x7800    LDRB	R0, [R0, #0]
0x3758	0x4284    CMP	R4, R0
0x375A	0xD207    BCS	L_vRF4463MesageHandler129
;rf4463handler.c, 79 :: 		UART1_Write( pcRF4463RxBuffer[ usCounter ] );
0x375C	0x480F    LDR	R0, [PC, #60]
0x375E	0x1900    ADDS	R0, R0, R4
0x3760	0x7800    LDRB	R0, [R0, #0]
0x3762	0xF7FCFD6D  BL	_UART1_Write+0
;rf4463handler.c, 78 :: 		for( usCounter = 0; usCounter < pcRF4463RxBuffer[ RF_MESSAGE_SIZE ]; usCounter++ ){
0x3766	0x1C64    ADDS	R4, R4, #1
0x3768	0xB2A4    UXTH	R4, R4
;rf4463handler.c, 80 :: 		}
; usCounter end address is: 16 (R4)
0x376A	0xE7F3    B	L_vRF4463MesageHandler128
L_vRF4463MesageHandler129:
;rf4463handler.c, 81 :: 		UART1_Write( '\r' );
0x376C	0x200D    MOVS	R0, #13
0x376E	0xF7FCFD67  BL	_UART1_Write+0
;rf4463handler.c, 82 :: 		UART1_Write( '\n' );
0x3772	0x200A    MOVS	R0, #10
0x3774	0xF7FCFD64  BL	_UART1_Write+0
;rf4463handler.c, 94 :: 		vRF4463RxCommand();
0x3778	0xF7FEFE28  BL	_vRF4463RxCommand+0
;rf4463handler.c, 96 :: 		}
L_vRF4463MesageHandler126:
;rf4463handler.c, 97 :: 		}
0x377C	0xE002    B	L_vRF4463MesageHandler131
L_vRF4463MesageHandler125:
;rf4463handler.c, 100 :: 		ucRFTxEventPending = 0;
0x377E	0x2100    MOVS	R1, #0
0x3780	0x4805    LDR	R0, [PC, #20]
0x3782	0x7001    STRB	R1, [R0, #0]
;rf4463handler.c, 101 :: 		}
L_vRF4463MesageHandler131:
;rf4463handler.c, 103 :: 		LEDRed = Off;
0x3784	0x2100    MOVS	R1, #0
0x3786	0xB249    SXTB	R1, R1
0x3788	0x4808    LDR	R0, [PC, #32]
0x378A	0x6001    STR	R1, [R0, #0]
;rf4463handler.c, 105 :: 		ucRf4463RxInit();
0x378C	0xF000FB3C  BL	_ucRf4463RxInit+0
;rf4463handler.c, 106 :: 		}
L_end_vRF4463MesageHandler:
0x3790	0xF8DDE000  LDR	LR, [SP, #0]
0x3794	0xB007    ADD	SP, SP, #28
0x3796	0x4770    BX	LR
0x3798	0x009E2000  	_ucRFTxEventPending+0
0x379C	0x009F2000  	_pcRF4463RxBuffer+0
0x37A0	0x4DCD0000  	?lstr_52_main+0
0x37A4	0x03D90000  	_vDebugPrint+0
0x37A8	0x54CD0000  	?ICS?lstr53_main+0
0x37AC	0x01984222  	GPIOC_ODR+0
; end of _vRF4463MesageHandler
_ucRf4463RxPacket:
;rf4463pro.c, 658 :: 		uint8_t ucRf4463RxPacket( uint8_t * pcRxBuffer ){
; pcRxBuffer start address is: 0 (R0)
0x238C	0xB082    SUB	SP, SP, #8
0x238E	0xF8CDE000  STR	LR, [SP, #0]
; pcRxBuffer end address is: 0 (R0)
; pcRxBuffer start address is: 0 (R0)
;rf4463pro.c, 659 :: 		uint8_t ucRxLength = 0;
0x2392	0x2100    MOVS	R1, #0
0x2394	0xF88D1004  STRB	R1, [SP, #4]
;rf4463pro.c, 661 :: 		vRf4463ReadRxFIFO( pcRxBuffer );
; pcRxBuffer end address is: 0 (R0)
0x2398	0xF7FFFFB0  BL	_vRf4463ReadRxFIFO+0
;rf4463pro.c, 663 :: 		vRf4463FIFOReset();
0x239C	0xF000F806  BL	_vRf4463FIFOReset+0
;rf4463pro.c, 665 :: 		return ucRxLength;
0x23A0	0xF89D0004  LDRB	R0, [SP, #4]
;rf4463pro.c, 666 :: 		}
L_end_ucRf4463RxPacket:
0x23A4	0xF8DDE000  LDR	LR, [SP, #0]
0x23A8	0xB002    ADD	SP, SP, #8
0x23AA	0x4770    BX	LR
; end of _ucRf4463RxPacket
_vRf4463ReadRxFIFO:
;rf4463pro.c, 671 :: 		void vRf4463ReadRxFIFO( uint8_t * pcBuffer ){
0x22FC	0xB083    SUB	SP, SP, #12
0x22FE	0xF8CDE000  STR	LR, [SP, #0]
0x2302	0x9002    STR	R0, [SP, #8]
;rf4463pro.c, 674 :: 		if( ucRf4463CheckCTS() == NOT_SUCCESS ){
0x2304	0xF000FE54  BL	_ucRf4463CheckCTS+0
0x2308	0x2801    CMP	R0, #1
0x230A	0xD100    BNE	L_vRf4463ReadRxFIFO312
;rf4463pro.c, 675 :: 		return;
0x230C	0xE012    B	L_end_vRf4463ReadRxFIFO
;rf4463pro.c, 676 :: 		}
L_vRf4463ReadRxFIFO312:
;rf4463pro.c, 678 :: 		vRF4463SetPinSelect( PIN_LEVEL_LOW );
0x230E	0x2000    MOVS	R0, #0
0x2310	0xF7FFFCFE  BL	_vRF4463SetPinSelect+0
;rf4463pro.c, 680 :: 		ucRf4463SPIByte( RF4463_CMD_RX_FIFO_READ );
0x2314	0x2077    MOVS	R0, #119
0x2316	0xF7FFFCF1  BL	_ucRf4463SPIByte+0
;rf4463pro.c, 681 :: 		vRf4463SPIReadBuffer( 1, &pcReadLength );
0x231A	0xA901    ADD	R1, SP, #4
0x231C	0x2001    MOVS	R0, #1
0x231E	0xF7FFFD6B  BL	_vRf4463SPIReadBuffer+0
;rf4463pro.c, 683 :: 		vRf4463SPIReadBuffer( RF_MAX_BUFFER_LENGTH, pcBuffer );
0x2322	0x9902    LDR	R1, [SP, #8]
0x2324	0x2040    MOVS	R0, #64
0x2326	0xF7FFFD67  BL	_vRf4463SPIReadBuffer+0
;rf4463pro.c, 685 :: 		vRF4463SetPinSelect( PIN_LEVEL_HIGH );
0x232A	0x2001    MOVS	R0, #1
0x232C	0xF7FFFCF0  BL	_vRF4463SetPinSelect+0
;rf4463pro.c, 688 :: 		vRf4463RSSI();
0x2330	0xF7FEFB18  BL	_vRf4463RSSI+0
;rf4463pro.c, 691 :: 		return;
;rf4463pro.c, 692 :: 		}
L_end_vRf4463ReadRxFIFO:
0x2334	0xF8DDE000  LDR	LR, [SP, #0]
0x2338	0xB003    ADD	SP, SP, #12
0x233A	0x4770    BX	LR
; end of _vRf4463ReadRxFIFO
_vRf4463RSSI:
;rf4463pro.c, 417 :: 		void vRf4463RSSI(){
0x0964	0xB085    SUB	SP, SP, #20
0x0966	0xF8CDE000  STR	LR, [SP, #0]
;rf4463pro.c, 451 :: 		pcBuffer[ 0 ] = 0x20;
0x096A	0xF10D020D  ADD	R2, SP, #13
0x096E	0x2020    MOVS	R0, #32
0x0970	0x7010    STRB	R0, [R2, #0]
;rf4463pro.c, 452 :: 		pcBuffer[ 1 ] = 0x01;
0x0972	0x1C51    ADDS	R1, R2, #1
0x0974	0x2001    MOVS	R0, #1
0x0976	0x7008    STRB	R0, [R1, #0]
;rf4463pro.c, 453 :: 		pcBuffer[ 2 ] = 0x4E;
0x0978	0x1C91    ADDS	R1, R2, #2
0x097A	0x204E    MOVS	R0, #78
0x097C	0x7008    STRB	R0, [R1, #0]
;rf4463pro.c, 454 :: 		pcBuffer[ 3 ] = 0x40;
0x097E	0x1CD1    ADDS	R1, R2, #3
0x0980	0x2040    MOVS	R0, #64
0x0982	0x7008    STRB	R0, [R1, #0]
;rf4463pro.c, 455 :: 		ucRf4463SetCommand( 4, RF4463_CMD_SET_PROPERTY, pcBuffer );
0x0984	0x2111    MOVS	R1, #17
0x0986	0x2004    MOVS	R0, #4
0x0988	0xF003F82A  BL	_ucRf4463SetCommand+0
;rf4463pro.c, 456 :: 		ucRf4463GetCommand( 9, RF4463_CMD_GET_MODEM_STATUS , pcRSSI );
0x098C	0xA801    ADD	R0, SP, #4
0x098E	0x4602    MOV	R2, R0
0x0990	0x2122    MOVS	R1, #34
0x0992	0x2009    MOVS	R0, #9
0x0994	0xF002FDC0  BL	_ucRf4463GetCommand+0
;rf4463pro.c, 457 :: 		intRSSI = ( ( ( pcRSSI[ 4 ] / 2 ) -64 ) - 60 );
0x0998	0xA801    ADD	R0, SP, #4
0x099A	0x1D00    ADDS	R0, R0, #4
0x099C	0x7800    LDRB	R0, [R0, #0]
0x099E	0x0840    LSRS	R0, R0, #1
0x09A0	0xB2C0    UXTB	R0, R0
0x09A2	0x3840    SUBS	R0, #64
0x09A4	0xB200    SXTH	R0, R0
0x09A6	0xF2A0013C  SUBW	R1, R0, #60
;rf4463pro.c, 458 :: 		intRFLastRSSI = intRSSI;
0x09AA	0x4807    LDR	R0, [PC, #28]
0x09AC	0x8001    STRH	R1, [R0, #0]
;rf4463pro.c, 460 :: 		STM_LOGD( "[ RF4463 ] RSSI: %i\r\n", intRSSI );
0x09AE	0xB20A    SXTH	R2, R1
0x09B0	0x4906    LDR	R1, [PC, #24]
0x09B2	0x4807    LDR	R0, [PC, #28]
0x09B4	0xB404    PUSH	(R2)
0x09B6	0xB402    PUSH	(R1)
0x09B8	0xB401    PUSH	(R0)
0x09BA	0xF001FB27  BL	_PrintOut+0
0x09BE	0xB003    ADD	SP, SP, #12
;rf4463pro.c, 461 :: 		}
L_end_vRf4463RSSI:
0x09C0	0xF8DDE000  LDR	LR, [SP, #0]
0x09C4	0xB005    ADD	SP, SP, #20
0x09C6	0x4770    BX	LR
0x09C8	0x00E02000  	main_intRFLastRSSI+0
0x09CC	0x55110000  	?lstr_125_main+0
0x09D0	0x03D90000  	_vDebugPrint+0
; end of _vRf4463RSSI
_xRF4463GetLastRSSI:
;rf4463pro.c, 466 :: 		int16_t xRF4463GetLastRSSI(){
0x28E0	0xB081    SUB	SP, SP, #4
0x28E2	0xF8CDE000  STR	LR, [SP, #0]
;rf4463pro.c, 467 :: 		STM_LOGV( "[ RF4463 ] Last Measured RSSI: %i\r\n", intRFLastRSSI );
0x28E6	0x4809    LDR	R0, [PC, #36]
0x28E8	0xF9B02000  LDRSH	R2, [R0, #0]
0x28EC	0x4908    LDR	R1, [PC, #32]
0x28EE	0x4809    LDR	R0, [PC, #36]
0x28F0	0xB404    PUSH	(R2)
0x28F2	0xB402    PUSH	(R1)
0x28F4	0xB401    PUSH	(R0)
0x28F6	0xF7FFFB89  BL	_PrintOut+0
0x28FA	0xB003    ADD	SP, SP, #12
;rf4463pro.c, 468 :: 		return intRFLastRSSI;
0x28FC	0x4803    LDR	R0, [PC, #12]
0x28FE	0xF9B00000  LDRSH	R0, [R0, #0]
;rf4463pro.c, 469 :: 		}
L_end_xRF4463GetLastRSSI:
0x2902	0xF8DDE000  LDR	LR, [SP, #0]
0x2906	0xB001    ADD	SP, SP, #4
0x2908	0x4770    BX	LR
0x290A	0xBF00    NOP
0x290C	0x00E02000  	main_intRFLastRSSI+0
0x2910	0x4DA90000  	?lstr_126_main+0
0x2914	0x03D90000  	_vDebugPrint+0
; end of _xRF4463GetLastRSSI
_vRF4463RxCommand:
;rf4463handler.c, 265 :: 		void vRF4463RxCommand(){
0x23CC	0xB08F    SUB	SP, SP, #60
0x23CE	0xF8CDE000  STR	LR, [SP, #0]
;rf4463handler.c, 266 :: 		uint8_t ucCounter = 0;
;rf4463handler.c, 267 :: 		uint8_t ucPosition = RF_MESSAGE_CONTENT;
; ucPosition start address is: 12 (R3)
0x23D2	0x2305    MOVS	R3, #5
;rf4463handler.c, 269 :: 		uint8_t pcTempBuffer[ RF_MAX_BUFFER_LENGTH ] = { 0x00 };
;rf4463handler.c, 271 :: 		uint8_t pcQR[ 13 ]      = { 0x00 };
0x23D4	0xF10D0B08  ADD	R11, SP, #8
0x23D8	0xF10B0A33  ADD	R10, R11, #51
0x23DC	0xF8DFC284  LDR	R12, [PC, #644]
0x23E0	0xF7FFFDFE  BL	___CC2DW+0
;rf4463handler.c, 272 :: 		uint8_t pcUIDText[ 25 ] = { 0x00 };
;rf4463handler.c, 273 :: 		uint8_t pcUIDHex[ 13 ]  = { 0x00 };
;rf4463handler.c, 277 :: 		switch( pcRF4463RxBuffer[ RF_MESSAGE_TABLE ] ){
0x23E4	0xE22E    B	L_vRF4463RxCommand148
; ucPosition end address is: 12 (R3)
;rf4463handler.c, 281 :: 		case TABLE_RF_TEST:
L_vRF4463RxCommand150:
;rf4463handler.c, 282 :: 		STM_LOGI( "[ RF4463 ] Test Table\r\n", NULL );
0x23E6	0x2200    MOVS	R2, #0
0x23E8	0xB252    SXTB	R2, R2
0x23EA	0x499F    LDR	R1, [PC, #636]
0x23EC	0x489F    LDR	R0, [PC, #636]
0x23EE	0xB404    PUSH	(R2)
0x23F0	0xB402    PUSH	(R1)
0x23F2	0xB401    PUSH	(R0)
0x23F4	0xF7FFFE0A  BL	_PrintOut+0
0x23F8	0xB003    ADD	SP, SP, #12
;rf4463handler.c, 283 :: 		switch( pcRF4463RxBuffer[ RF_MESSAGE_COMMAND ] ){
0x23FA	0xE015    B	L_vRF4463RxCommand151
;rf4463handler.c, 284 :: 		case RF_TEST_STATUS:
L_vRF4463RxCommand153:
;rf4463handler.c, 285 :: 		STM_LOGI( "[ RF4463 ] Status Command\r\n", NULL );
0x23FC	0x2200    MOVS	R2, #0
0x23FE	0xB252    SXTB	R2, R2
0x2400	0x499B    LDR	R1, [PC, #620]
0x2402	0x489A    LDR	R0, [PC, #616]
0x2404	0xB404    PUSH	(R2)
0x2406	0xB402    PUSH	(R1)
0x2408	0xB401    PUSH	(R0)
0x240A	0xF7FFFDFF  BL	_PrintOut+0
0x240E	0xB003    ADD	SP, SP, #12
;rf4463handler.c, 286 :: 		break;
0x2410	0xE00F    B	L_vRF4463RxCommand152
;rf4463handler.c, 287 :: 		default:
L_vRF4463RxCommand154:
;rf4463handler.c, 288 :: 		STM_LOGE( "[ RF4463 ] Unhandled command\r\n", NULL );
0x2412	0x2200    MOVS	R2, #0
0x2414	0xB252    SXTB	R2, R2
0x2416	0x4997    LDR	R1, [PC, #604]
0x2418	0x4894    LDR	R0, [PC, #592]
0x241A	0xB404    PUSH	(R2)
0x241C	0xB402    PUSH	(R1)
0x241E	0xB401    PUSH	(R0)
0x2420	0xF7FFFDF4  BL	_PrintOut+0
0x2424	0xB003    ADD	SP, SP, #12
;rf4463handler.c, 289 :: 		return;
0x2426	0xE231    B	L_end_vRF4463RxCommand
;rf4463handler.c, 290 :: 		}
L_vRF4463RxCommand151:
0x2428	0x4893    LDR	R0, [PC, #588]
0x242A	0x7800    LDRB	R0, [R0, #0]
0x242C	0x2801    CMP	R0, #1
0x242E	0xD0E5    BEQ	L_vRF4463RxCommand153
0x2430	0xE7EF    B	L_vRF4463RxCommand154
L_vRF4463RxCommand152:
;rf4463handler.c, 291 :: 		break;
0x2432	0xE22B    B	L_vRF4463RxCommand149
;rf4463handler.c, 295 :: 		case TABLE_RF_SETUP:
L_vRF4463RxCommand155:
;rf4463handler.c, 296 :: 		STM_LOGI( "[ RF4463 ] Setup Table\r\n", NULL );
; ucPosition start address is: 12 (R3)
0x2434	0x2200    MOVS	R2, #0
0x2436	0xB252    SXTB	R2, R2
0x2438	0x4990    LDR	R1, [PC, #576]
0x243A	0x488C    LDR	R0, [PC, #560]
0x243C	0xF88D3004  STRB	R3, [SP, #4]
0x2440	0xB404    PUSH	(R2)
0x2442	0xB402    PUSH	(R1)
0x2444	0xB401    PUSH	(R0)
0x2446	0xF7FFFDE1  BL	_PrintOut+0
0x244A	0xB003    ADD	SP, SP, #12
0x244C	0xF89D3004  LDRB	R3, [SP, #4]
;rf4463handler.c, 297 :: 		switch( pcRF4463RxBuffer[ RF_MESSAGE_COMMAND ] ){
0x2450	0xE0BF    B	L_vRF4463RxCommand156
;rf4463handler.c, 298 :: 		case RF_SETUP_FIND_BY_QR:
L_vRF4463RxCommand158:
;rf4463handler.c, 299 :: 		if( pcRF4463RxBuffer[ RF_MESSAGE_SOURCE ] == HUB_NODE ){
0x2452	0x488B    LDR	R0, [PC, #556]
0x2454	0x7800    LDRB	R0, [R0, #0]
0x2456	0x2801    CMP	R0, #1
0x2458	0xD125    BNE	L_vRF4463RxCommand159
;rf4463handler.c, 300 :: 		STM_LOGI( "[ RF4463 ] Hub Request\r\n", NULL );
0x245A	0x2200    MOVS	R2, #0
0x245C	0xB252    SXTB	R2, R2
0x245E	0x4989    LDR	R1, [PC, #548]
0x2460	0x4882    LDR	R0, [PC, #520]
0x2462	0xF88D3004  STRB	R3, [SP, #4]
0x2466	0xB404    PUSH	(R2)
0x2468	0xB402    PUSH	(R1)
0x246A	0xB401    PUSH	(R0)
0x246C	0xF7FFFDCE  BL	_PrintOut+0
0x2470	0xB003    ADD	SP, SP, #12
0x2472	0xF89D3004  LDRB	R3, [SP, #4]
;rf4463handler.c, 301 :: 		for( ucCounter = 0; ucCounter < DEVICE_QR_FIELD_LENGTH; ucCounter++ ){
; ucCounter start address is: 8 (R2)
0x2476	0x2200    MOVS	R2, #0
; ucPosition end address is: 12 (R3)
; ucCounter end address is: 8 (R2)
L_vRF4463RxCommand160:
; ucCounter start address is: 8 (R2)
; ucPosition start address is: 12 (R3)
0x2478	0x2A0C    CMP	R2, #12
0x247A	0xD20A    BCS	L_vRF4463RxCommand161
;rf4463handler.c, 302 :: 		pcQR[ ucCounter ] = pcRF4463RxBuffer[ ucPosition++ ];
0x247C	0xA802    ADD	R0, SP, #8
0x247E	0x1881    ADDS	R1, R0, R2
0x2480	0x4881    LDR	R0, [PC, #516]
0x2482	0x18C0    ADDS	R0, R0, R3
0x2484	0x7800    LDRB	R0, [R0, #0]
0x2486	0x7008    STRB	R0, [R1, #0]
0x2488	0x1C5B    ADDS	R3, R3, #1
0x248A	0xB2DB    UXTB	R3, R3
;rf4463handler.c, 301 :: 		for( ucCounter = 0; ucCounter < DEVICE_QR_FIELD_LENGTH; ucCounter++ ){
0x248C	0x1C52    ADDS	R2, R2, #1
0x248E	0xB2D2    UXTB	R2, R2
;rf4463handler.c, 303 :: 		}
; ucPosition end address is: 12 (R3)
; ucCounter end address is: 8 (R2)
0x2490	0xE7F2    B	L_vRF4463RxCommand160
L_vRF4463RxCommand161:
;rf4463handler.c, 304 :: 		STM_LOGV( "[ RF4463 ] Request QR: %s\r\n", pcQR );
0x2492	0xAA02    ADD	R2, SP, #8
0x2494	0x497D    LDR	R1, [PC, #500]
0x2496	0x4875    LDR	R0, [PC, #468]
0x2498	0xB404    PUSH	(R2)
0x249A	0xB402    PUSH	(R1)
0x249C	0xB401    PUSH	(R0)
0x249E	0xF7FFFDB5  BL	_PrintOut+0
0x24A2	0xB003    ADD	SP, SP, #12
;rf4463handler.c, 305 :: 		}
0x24A4	0xE089    B	L_vRF4463RxCommand163
L_vRF4463RxCommand159:
;rf4463handler.c, 306 :: 		else if( pcRF4463RxBuffer[ RF_MESSAGE_SOURCE ] == REMOTE_DEFAULT ){
; ucPosition start address is: 12 (R3)
0x24A6	0x4876    LDR	R0, [PC, #472]
0x24A8	0x7800    LDRB	R0, [R0, #0]
0x24AA	0x2802    CMP	R0, #2
0x24AC	0xF0408085  BNE	L_vRF4463RxCommand164
;rf4463handler.c, 307 :: 		STM_LOGI( "[ RF4463 ] Device Response\r\n", NULL );
0x24B0	0x2200    MOVS	R2, #0
0x24B2	0xB252    SXTB	R2, R2
0x24B4	0x4976    LDR	R1, [PC, #472]
0x24B6	0x486D    LDR	R0, [PC, #436]
0x24B8	0xF88D3004  STRB	R3, [SP, #4]
0x24BC	0xB404    PUSH	(R2)
0x24BE	0xB402    PUSH	(R1)
0x24C0	0xB401    PUSH	(R0)
0x24C2	0xF7FFFDA3  BL	_PrintOut+0
0x24C6	0xB003    ADD	SP, SP, #12
0x24C8	0xF89D3004  LDRB	R3, [SP, #4]
;rf4463handler.c, 308 :: 		for( ucCounter = 0; ucCounter < DEVICE_ID_HEX_FIELD_LENGTH; ucCounter++ ){
; ucCounter start address is: 8 (R2)
0x24CC	0x2200    MOVS	R2, #0
; ucPosition end address is: 12 (R3)
; ucCounter end address is: 8 (R2)
L_vRF4463RxCommand165:
; ucCounter start address is: 8 (R2)
; ucPosition start address is: 12 (R3)
0x24CE	0x2A0C    CMP	R2, #12
0x24D0	0xD20B    BCS	L_vRF4463RxCommand166
;rf4463handler.c, 309 :: 		pcUIDHex[ ucCounter ] = pcRF4463RxBuffer[ ucPosition++ ];
0x24D2	0xF10D002E  ADD	R0, SP, #46
0x24D6	0x1881    ADDS	R1, R0, R2
0x24D8	0x486B    LDR	R0, [PC, #428]
0x24DA	0x18C0    ADDS	R0, R0, R3
0x24DC	0x7800    LDRB	R0, [R0, #0]
0x24DE	0x7008    STRB	R0, [R1, #0]
0x24E0	0x1C5B    ADDS	R3, R3, #1
0x24E2	0xB2DB    UXTB	R3, R3
;rf4463handler.c, 308 :: 		for( ucCounter = 0; ucCounter < DEVICE_ID_HEX_FIELD_LENGTH; ucCounter++ ){
0x24E4	0x1C52    ADDS	R2, R2, #1
0x24E6	0xB2D2    UXTB	R2, R2
;rf4463handler.c, 310 :: 		}
; ucPosition end address is: 12 (R3)
; ucCounter end address is: 8 (R2)
0x24E8	0xE7F1    B	L_vRF4463RxCommand165
L_vRF4463RxCommand166:
;rf4463handler.c, 311 :: 		vHexToASCII( pcUIDText, pcUIDHex, DEVICE_ID_HEX_FIELD_LENGTH );
0x24EA	0xF10D012E  ADD	R1, SP, #46
0x24EE	0xF10D0015  ADD	R0, SP, #21
0x24F2	0x220C    MOVS	R2, #12
0x24F4	0xF7FFFCA6  BL	_vHexToASCII+0
;rf4463handler.c, 312 :: 		STM_LOGV( "[ RF4463 ] UID: %s\r\n", pcUIDText );
0x24F8	0xF10D0215  ADD	R2, SP, #21
0x24FC	0x4965    LDR	R1, [PC, #404]
0x24FE	0x485B    LDR	R0, [PC, #364]
0x2500	0xB404    PUSH	(R2)
0x2502	0xB402    PUSH	(R1)
0x2504	0xB401    PUSH	(R0)
0x2506	0xF7FFFD81  BL	_PrintOut+0
0x250A	0xB003    ADD	SP, SP, #12
;rf4463handler.c, 313 :: 		if( pcRF4463RxBuffer[ RF_MESSAGE_SIZE ] == RF_CONFIG_DEVICE_SWITCH_MESSAGE_SIZE ){
0x250C	0x485E    LDR	R0, [PC, #376]
0x250E	0x7800    LDRB	R0, [R0, #0]
0x2510	0x2818    CMP	R0, #24
0x2512	0xD138    BNE	L_vRF4463RxCommand168
;rf4463handler.c, 314 :: 		STM_LOGV( "[ RF4463 ] Detected Loads: %d\r\n", pcRF4463RxBuffer[ RF_CONFIG_DEVICE_POSITION_LOADS ] );
0x2514	0x4860    LDR	R0, [PC, #384]
0x2516	0x7802    LDRB	R2, [R0, #0]
0x2518	0x4960    LDR	R1, [PC, #384]
0x251A	0x4854    LDR	R0, [PC, #336]
0x251C	0xB404    PUSH	(R2)
0x251E	0xB402    PUSH	(R1)
0x2520	0xB401    PUSH	(R0)
0x2522	0xF7FFFD73  BL	_PrintOut+0
0x2526	0xB003    ADD	SP, SP, #12
;rf4463handler.c, 315 :: 		STM_LOGV( "[ RF4463 ] Load 1: %d\r\n", pcRF4463RxBuffer[ RF_CONFIG_DEVICE_POSITION_SWITCH_LOAD1 ] );
0x2528	0x485D    LDR	R0, [PC, #372]
0x252A	0x7802    LDRB	R2, [R0, #0]
0x252C	0x495D    LDR	R1, [PC, #372]
0x252E	0x484F    LDR	R0, [PC, #316]
0x2530	0xB404    PUSH	(R2)
0x2532	0xB402    PUSH	(R1)
0x2534	0xB401    PUSH	(R0)
0x2536	0xF7FFFD69  BL	_PrintOut+0
0x253A	0xB003    ADD	SP, SP, #12
;rf4463handler.c, 316 :: 		STM_LOGV( "[ RF4463 ] Load 2: %d\r\n", pcRF4463RxBuffer[ RF_CONFIG_DEVICE_POSITION_SWITCH_LOAD2 ] );
0x253C	0x485A    LDR	R0, [PC, #360]
0x253E	0x7802    LDRB	R2, [R0, #0]
0x2540	0x495A    LDR	R1, [PC, #360]
0x2542	0x484A    LDR	R0, [PC, #296]
0x2544	0xB404    PUSH	(R2)
0x2546	0xB402    PUSH	(R1)
0x2548	0xB401    PUSH	(R0)
0x254A	0xF7FFFD5F  BL	_PrintOut+0
0x254E	0xB003    ADD	SP, SP, #12
;rf4463handler.c, 317 :: 		STM_LOGV( "[ RF4463 ] Load 3: %d\r\n", pcRF4463RxBuffer[ RF_CONFIG_DEVICE_POSITION_SWITCH_LOAD3 ] );
0x2550	0x4857    LDR	R0, [PC, #348]
0x2552	0x7802    LDRB	R2, [R0, #0]
0x2554	0x4957    LDR	R1, [PC, #348]
0x2556	0x4845    LDR	R0, [PC, #276]
0x2558	0xB404    PUSH	(R2)
0x255A	0xB402    PUSH	(R1)
0x255C	0xB401    PUSH	(R0)
0x255E	0xF7FFFD55  BL	_PrintOut+0
0x2562	0xB003    ADD	SP, SP, #12
;rf4463handler.c, 318 :: 		STM_LOGV( "[ RF4463 ] Version: %d.%d.%d\r\n", pcRF4463RxBuffer[ RF_CONFIG_DEVICE_POSITION_SWITCH_VERSION_MAJOR ], pcRF4463RxBuffer[ RF_CONFIG_DEVICE_POSITION_SWITCH_VERSION_MINOR ], pcRF4463RxBuffer[ RF_CONFIG_DEVICE_POSITION_SWITCH_VERSION_BUILD ] );
0x2564	0x4854    LDR	R0, [PC, #336]
0x2566	0x7804    LDRB	R4, [R0, #0]
0x2568	0x4854    LDR	R0, [PC, #336]
0x256A	0x7803    LDRB	R3, [R0, #0]
0x256C	0x4854    LDR	R0, [PC, #336]
0x256E	0x7802    LDRB	R2, [R0, #0]
0x2570	0x4954    LDR	R1, [PC, #336]
0x2572	0x483E    LDR	R0, [PC, #248]
0x2574	0xB410    PUSH	(R4)
0x2576	0xB408    PUSH	(R3)
0x2578	0xB404    PUSH	(R2)
0x257A	0xB402    PUSH	(R1)
0x257C	0xB401    PUSH	(R0)
0x257E	0xF7FFFD45  BL	_PrintOut+0
0x2582	0xB005    ADD	SP, SP, #20
;rf4463handler.c, 319 :: 		}
0x2584	0xE019    B	L_vRF4463RxCommand169
L_vRF4463RxCommand168:
;rf4463handler.c, 321 :: 		STM_LOGV( "[ RF4463 ] Load Status: %d\r\n", pcRF4463RxBuffer[ RF_CONFIG_DEVICE_LOAD_STATUS ] );
0x2586	0x4846    LDR	R0, [PC, #280]
0x2588	0x7802    LDRB	R2, [R0, #0]
0x258A	0x494F    LDR	R1, [PC, #316]
0x258C	0x4837    LDR	R0, [PC, #220]
0x258E	0xB404    PUSH	(R2)
0x2590	0xB402    PUSH	(R1)
0x2592	0xB401    PUSH	(R0)
0x2594	0xF7FFFD3A  BL	_PrintOut+0
0x2598	0xB003    ADD	SP, SP, #12
;rf4463handler.c, 322 :: 		STM_LOGV( "[ RF4463 ] Version: %d.%d.%d\r\n", pcRF4463RxBuffer[ RF_CONFIG_DEVICE_POSITION_VERSION_MAJOR ], pcRF4463RxBuffer[ RF_CONFIG_DEVICE_POSITION_VERSION_MINOR ], pcRF4463RxBuffer[ RF_CONFIG_DEVICE_POSITION_VERSION_BUILD ] );
0x259A	0x4849    LDR	R0, [PC, #292]
0x259C	0x7804    LDRB	R4, [R0, #0]
0x259E	0x4844    LDR	R0, [PC, #272]
0x25A0	0x7803    LDRB	R3, [R0, #0]
0x25A2	0x4841    LDR	R0, [PC, #260]
0x25A4	0x7802    LDRB	R2, [R0, #0]
0x25A6	0x4949    LDR	R1, [PC, #292]
0x25A8	0x4830    LDR	R0, [PC, #192]
0x25AA	0xB410    PUSH	(R4)
0x25AC	0xB408    PUSH	(R3)
0x25AE	0xB404    PUSH	(R2)
0x25B0	0xB402    PUSH	(R1)
0x25B2	0xB401    PUSH	(R0)
0x25B4	0xF7FFFD2A  BL	_PrintOut+0
0x25B8	0xB005    ADD	SP, SP, #20
;rf4463handler.c, 323 :: 		}
L_vRF4463RxCommand169:
;rf4463handler.c, 324 :: 		}
L_vRF4463RxCommand164:
L_vRF4463RxCommand163:
;rf4463handler.c, 325 :: 		break;
0x25BA	0xE010    B	L_vRF4463RxCommand157
;rf4463handler.c, 326 :: 		default:
L_vRF4463RxCommand170:
;rf4463handler.c, 327 :: 		STM_LOGE( "[ RF4463 ] Unhandled command\r\n", NULL );
0x25BC	0x2200    MOVS	R2, #0
0x25BE	0xB252    SXTB	R2, R2
0x25C0	0x4943    LDR	R1, [PC, #268]
0x25C2	0x482A    LDR	R0, [PC, #168]
0x25C4	0xB404    PUSH	(R2)
0x25C6	0xB402    PUSH	(R1)
0x25C8	0xB401    PUSH	(R0)
0x25CA	0xF7FFFD1F  BL	_PrintOut+0
0x25CE	0xB003    ADD	SP, SP, #12
;rf4463handler.c, 328 :: 		return;
0x25D0	0xE15C    B	L_end_vRF4463RxCommand
;rf4463handler.c, 329 :: 		}
L_vRF4463RxCommand156:
; ucPosition start address is: 12 (R3)
0x25D2	0x4829    LDR	R0, [PC, #164]
0x25D4	0x7800    LDRB	R0, [R0, #0]
0x25D6	0x2801    CMP	R0, #1
0x25D8	0xF43FAF3B  BEQ	L_vRF4463RxCommand158
; ucPosition end address is: 12 (R3)
0x25DC	0xE7EE    B	L_vRF4463RxCommand170
L_vRF4463RxCommand157:
;rf4463handler.c, 330 :: 		break;
0x25DE	0xE155    B	L_vRF4463RxCommand149
;rf4463handler.c, 334 :: 		case TABLE_RF_OTA:
L_vRF4463RxCommand171:
;rf4463handler.c, 335 :: 		STM_LOGI( "[ RF4463 ] OTA Table\r\n", NULL );
0x25E0	0x2200    MOVS	R2, #0
0x25E2	0xB252    SXTB	R2, R2
0x25E4	0x493B    LDR	R1, [PC, #236]
0x25E6	0x4821    LDR	R0, [PC, #132]
0x25E8	0xB404    PUSH	(R2)
0x25EA	0xB402    PUSH	(R1)
0x25EC	0xB401    PUSH	(R0)
0x25EE	0xF7FFFD0D  BL	_PrintOut+0
0x25F2	0xB003    ADD	SP, SP, #12
;rf4463handler.c, 336 :: 		switch( pcRF4463RxBuffer[ RF_MESSAGE_COMMAND ] ){
0x25F4	0xE00A    B	L_vRF4463RxCommand172
;rf4463handler.c, 337 :: 		default:
L_vRF4463RxCommand174:
;rf4463handler.c, 338 :: 		STM_LOGE( "[ RF4463 ] Unhandled command\r\n", NULL );
0x25F6	0x2200    MOVS	R2, #0
0x25F8	0xB252    SXTB	R2, R2
0x25FA	0x4937    LDR	R1, [PC, #220]
0x25FC	0x481B    LDR	R0, [PC, #108]
0x25FE	0xB404    PUSH	(R2)
0x2600	0xB402    PUSH	(R1)
0x2602	0xB401    PUSH	(R0)
0x2604	0xF7FFFD02  BL	_PrintOut+0
0x2608	0xB003    ADD	SP, SP, #12
;rf4463handler.c, 339 :: 		return;
0x260A	0xE13F    B	L_end_vRF4463RxCommand
;rf4463handler.c, 340 :: 		}
L_vRF4463RxCommand172:
0x260C	0xE7F3    B	L_vRF4463RxCommand174
;rf4463handler.c, 345 :: 		case TABLE_RF_GLOBAL:
L_vRF4463RxCommand175:
;rf4463handler.c, 346 :: 		STM_LOGI( "[ RF4463 ] Global Table\r\n", NULL );
0x260E	0x2200    MOVS	R2, #0
0x2610	0xB252    SXTB	R2, R2
0x2612	0x4932    LDR	R1, [PC, #200]
0x2614	0x4815    LDR	R0, [PC, #84]
0x2616	0xB404    PUSH	(R2)
0x2618	0xB402    PUSH	(R1)
0x261A	0xB401    PUSH	(R0)
0x261C	0xF7FFFCF6  BL	_PrintOut+0
0x2620	0xB003    ADD	SP, SP, #12
;rf4463handler.c, 351 :: 		if( pcRF4463RxBuffer[ RF_MESSAGE_SOURCE ] == HUB_NODE ){
0x2622	0x4817    LDR	R0, [PC, #92]
0x2624	0x7800    LDRB	R0, [R0, #0]
0x2626	0x2801    CMP	R0, #1
0x2628	0xD10A    BNE	L_vRF4463RxCommand176
;rf4463handler.c, 352 :: 		STM_LOGE( "[ RF4463 ] Hub node request\r\n", NULL );
0x262A	0x2200    MOVS	R2, #0
0x262C	0xB252    SXTB	R2, R2
0x262E	0x492C    LDR	R1, [PC, #176]
0x2630	0x480E    LDR	R0, [PC, #56]
0x2632	0xB404    PUSH	(R2)
0x2634	0xB402    PUSH	(R1)
0x2636	0xB401    PUSH	(R0)
0x2638	0xF7FFFCE8  BL	_PrintOut+0
0x263C	0xB003    ADD	SP, SP, #12
;rf4463handler.c, 353 :: 		return;
0x263E	0xE125    B	L_end_vRF4463RxCommand
;rf4463handler.c, 354 :: 		}
L_vRF4463RxCommand176:
;rf4463handler.c, 359 :: 		switch( pcRF4463RxBuffer[ RF_MESSAGE_COMMAND ] ){
0x2640	0xE00A    B	L_vRF4463RxCommand177
;rf4463handler.c, 360 :: 		default:
L_vRF4463RxCommand179:
;rf4463handler.c, 361 :: 		STM_LOGE( "[ RF4463 ] Unhandled command\r\n", NULL );
0x2642	0x2200    MOVS	R2, #0
0x2644	0xB252    SXTB	R2, R2
0x2646	0x4927    LDR	R1, [PC, #156]
0x2648	0x4808    LDR	R0, [PC, #32]
0x264A	0xB404    PUSH	(R2)
0x264C	0xB402    PUSH	(R1)
0x264E	0xB401    PUSH	(R0)
0x2650	0xF7FFFCDC  BL	_PrintOut+0
0x2654	0xB003    ADD	SP, SP, #12
;rf4463handler.c, 362 :: 		return;
0x2656	0xE119    B	L_end_vRF4463RxCommand
;rf4463handler.c, 363 :: 		}
L_vRF4463RxCommand177:
0x2658	0xE7F3    B	L_vRF4463RxCommand179
;rf4463handler.c, 368 :: 		case TABLE_RF_SWITCH:
L_vRF4463RxCommand180:
;rf4463handler.c, 369 :: 		STM_LOGI( "[ RF4463 ] Switch Table\r\n", NULL );
0x265A	0x2200    MOVS	R2, #0
0x265C	0xB252    SXTB	R2, R2
0x265E	0x4922    LDR	R1, [PC, #136]
0x2660	0xF000B844  B	#136
0x2664	0x4C3D0000  	?ICSvRF4463RxCommand_pcQR_L0+0
0x2668	0x54120000  	?lstr_65_main+0
0x266C	0x03D90000  	_vDebugPrint+0
0x2670	0x52300000  	?lstr_66_main+0
0x2674	0x4F910000  	?lstr_67_main+0
0x2678	0x00A32000  	_pcRF4463RxBuffer+4
0x267C	0x53360000  	?lstr_68_main+0
0x2680	0x00A12000  	_pcRF4463RxBuffer+2
0x2684	0x534F0000  	?lstr_69_main+0
0x2688	0x009F2000  	_pcRF4463RxBuffer+0
0x268C	0x52140000  	?lstr_70_main+0
0x2690	0x50DA0000  	?lstr_71_main+0
0x2694	0x55270000  	?lstr_72_main+0
0x2698	0x00B02000  	_pcRF4463RxBuffer+17
0x269C	0x4E980000  	?lstr_73_main+0
0x26A0	0x00B12000  	_pcRF4463RxBuffer+18
0x26A4	0x53E20000  	?lstr_74_main+0
0x26A8	0x00B22000  	_pcRF4463RxBuffer+19
0x26AC	0x539A0000  	?lstr_75_main+0
0x26B0	0x00B32000  	_pcRF4463RxBuffer+20
0x26B4	0x54420000  	?lstr_76_main+0
0x26B8	0x00B62000  	_pcRF4463RxBuffer+23
0x26BC	0x00B52000  	_pcRF4463RxBuffer+22
0x26C0	0x00B42000  	_pcRF4463RxBuffer+21
0x26C4	0x4F340000  	?lstr_77_main+0
0x26C8	0x514E0000  	?lstr_78_main+0
0x26CC	0x4F530000  	?lstr_79_main+0
0x26D0	0x4F150000  	?lstr_80_main+0
0x26D4	0x545A0000  	?lstr_81_main+0
0x26D8	0x4ED70000  	?lstr_82_main+0
0x26DC	0x52820000  	?lstr_83_main+0
0x26E0	0x4FEE0000  	?lstr_84_main+0
0x26E4	0x4EF60000  	?lstr_85_main+0
0x26E8	0x52EA0000  	?lstr_86_main+0
0x26EC	0x4869    LDR	R0, [PC, #420]
0x26EE	0xB404    PUSH	(R2)
0x26F0	0xB402    PUSH	(R1)
0x26F2	0xB401    PUSH	(R0)
0x26F4	0xF7FFFC8A  BL	_PrintOut+0
0x26F8	0xB003    ADD	SP, SP, #12
;rf4463handler.c, 374 :: 		if( pcRF4463RxBuffer[ RF_MESSAGE_SOURCE ] == HUB_NODE ){
0x26FA	0x4867    LDR	R0, [PC, #412]
0x26FC	0x7800    LDRB	R0, [R0, #0]
0x26FE	0x2801    CMP	R0, #1
0x2700	0xD10A    BNE	L_vRF4463RxCommand181
;rf4463handler.c, 375 :: 		STM_LOGE( "[ RF4463 ] Hub node request\r\n", NULL );
0x2702	0x2200    MOVS	R2, #0
0x2704	0xB252    SXTB	R2, R2
0x2706	0x4965    LDR	R1, [PC, #404]
0x2708	0x4862    LDR	R0, [PC, #392]
0x270A	0xB404    PUSH	(R2)
0x270C	0xB402    PUSH	(R1)
0x270E	0xB401    PUSH	(R0)
0x2710	0xF7FFFC7C  BL	_PrintOut+0
0x2714	0xB003    ADD	SP, SP, #12
;rf4463handler.c, 376 :: 		return;
0x2716	0xE0B9    B	L_end_vRF4463RxCommand
;rf4463handler.c, 377 :: 		}
L_vRF4463RxCommand181:
;rf4463handler.c, 382 :: 		STM_LOGI( "[ RF4463 ] Node: %d\r\n", pcRF4463RxBuffer[ RF_MESSAGE_SOURCE ] );
0x2718	0x485F    LDR	R0, [PC, #380]
0x271A	0x7802    LDRB	R2, [R0, #0]
0x271C	0x4960    LDR	R1, [PC, #384]
0x271E	0x485D    LDR	R0, [PC, #372]
0x2720	0xB404    PUSH	(R2)
0x2722	0xB402    PUSH	(R1)
0x2724	0xB401    PUSH	(R0)
0x2726	0xF7FFFC71  BL	_PrintOut+0
0x272A	0xB003    ADD	SP, SP, #12
;rf4463handler.c, 383 :: 		switch( pcRF4463RxBuffer[ RF_MESSAGE_COMMAND ] ){
0x272C	0xE00A    B	L_vRF4463RxCommand182
;rf4463handler.c, 384 :: 		default:
L_vRF4463RxCommand184:
;rf4463handler.c, 385 :: 		STM_LOGE( "[ RF4463 ] Unhandled command\r\n", NULL );
0x272E	0x2200    MOVS	R2, #0
0x2730	0xB252    SXTB	R2, R2
0x2732	0x495C    LDR	R1, [PC, #368]
0x2734	0x4857    LDR	R0, [PC, #348]
0x2736	0xB404    PUSH	(R2)
0x2738	0xB402    PUSH	(R1)
0x273A	0xB401    PUSH	(R0)
0x273C	0xF7FFFC66  BL	_PrintOut+0
0x2740	0xB003    ADD	SP, SP, #12
;rf4463handler.c, 386 :: 		return;
0x2742	0xE0A3    B	L_end_vRF4463RxCommand
;rf4463handler.c, 387 :: 		}
L_vRF4463RxCommand182:
0x2744	0xE7F3    B	L_vRF4463RxCommand184
;rf4463handler.c, 392 :: 		case TABLE_RF_DIMMER:
L_vRF4463RxCommand185:
;rf4463handler.c, 393 :: 		STM_LOGI( "[ RF4463 ] Dimmer Table\r\n", NULL );
0x2746	0x2200    MOVS	R2, #0
0x2748	0xB252    SXTB	R2, R2
0x274A	0x4957    LDR	R1, [PC, #348]
0x274C	0x4851    LDR	R0, [PC, #324]
0x274E	0xB404    PUSH	(R2)
0x2750	0xB402    PUSH	(R1)
0x2752	0xB401    PUSH	(R0)
0x2754	0xF7FFFC5A  BL	_PrintOut+0
0x2758	0xB003    ADD	SP, SP, #12
;rf4463handler.c, 398 :: 		if( pcRF4463RxBuffer[ RF_MESSAGE_SOURCE ] == HUB_NODE ){
0x275A	0x484F    LDR	R0, [PC, #316]
0x275C	0x7800    LDRB	R0, [R0, #0]
0x275E	0x2801    CMP	R0, #1
0x2760	0xD10A    BNE	L_vRF4463RxCommand186
;rf4463handler.c, 399 :: 		STM_LOGE( "[ RF4463 ] Hub node request\r\n", NULL );
0x2762	0x2200    MOVS	R2, #0
0x2764	0xB252    SXTB	R2, R2
0x2766	0x4951    LDR	R1, [PC, #324]
0x2768	0x484A    LDR	R0, [PC, #296]
0x276A	0xB404    PUSH	(R2)
0x276C	0xB402    PUSH	(R1)
0x276E	0xB401    PUSH	(R0)
0x2770	0xF7FFFC4C  BL	_PrintOut+0
0x2774	0xB003    ADD	SP, SP, #12
;rf4463handler.c, 400 :: 		return;
0x2776	0xE089    B	L_end_vRF4463RxCommand
;rf4463handler.c, 401 :: 		}
L_vRF4463RxCommand186:
;rf4463handler.c, 406 :: 		switch( pcRF4463RxBuffer[ RF_MESSAGE_COMMAND ] ){
0x2778	0xE00A    B	L_vRF4463RxCommand187
;rf4463handler.c, 407 :: 		default:
L_vRF4463RxCommand189:
;rf4463handler.c, 408 :: 		STM_LOGE( "[ RF4463 ] Unhandled command\r\n", NULL );
0x277A	0x2200    MOVS	R2, #0
0x277C	0xB252    SXTB	R2, R2
0x277E	0x494C    LDR	R1, [PC, #304]
0x2780	0x4844    LDR	R0, [PC, #272]
0x2782	0xB404    PUSH	(R2)
0x2784	0xB402    PUSH	(R1)
0x2786	0xB401    PUSH	(R0)
0x2788	0xF7FFFC40  BL	_PrintOut+0
0x278C	0xB003    ADD	SP, SP, #12
;rf4463handler.c, 409 :: 		return;
0x278E	0xE07D    B	L_end_vRF4463RxCommand
;rf4463handler.c, 410 :: 		}
L_vRF4463RxCommand187:
0x2790	0xE7F3    B	L_vRF4463RxCommand189
;rf4463handler.c, 415 :: 		case TABLE_RF_OUTLET:
L_vRF4463RxCommand190:
;rf4463handler.c, 416 :: 		STM_LOGI( "[ RF4463 ] Outlet Table\r\n", NULL );
0x2792	0x2200    MOVS	R2, #0
0x2794	0xB252    SXTB	R2, R2
0x2796	0x4947    LDR	R1, [PC, #284]
0x2798	0x483E    LDR	R0, [PC, #248]
0x279A	0xB404    PUSH	(R2)
0x279C	0xB402    PUSH	(R1)
0x279E	0xB401    PUSH	(R0)
0x27A0	0xF7FFFC34  BL	_PrintOut+0
0x27A4	0xB003    ADD	SP, SP, #12
;rf4463handler.c, 421 :: 		if( pcRF4463RxBuffer[ RF_MESSAGE_SOURCE ] == HUB_NODE ){
0x27A6	0x483C    LDR	R0, [PC, #240]
0x27A8	0x7800    LDRB	R0, [R0, #0]
0x27AA	0x2801    CMP	R0, #1
0x27AC	0xD10A    BNE	L_vRF4463RxCommand191
;rf4463handler.c, 422 :: 		STM_LOGE( "[ RF4463 ] Hub node request\r\n", NULL );
0x27AE	0x2200    MOVS	R2, #0
0x27B0	0xB252    SXTB	R2, R2
0x27B2	0x4941    LDR	R1, [PC, #260]
0x27B4	0x4837    LDR	R0, [PC, #220]
0x27B6	0xB404    PUSH	(R2)
0x27B8	0xB402    PUSH	(R1)
0x27BA	0xB401    PUSH	(R0)
0x27BC	0xF7FFFC26  BL	_PrintOut+0
0x27C0	0xB003    ADD	SP, SP, #12
;rf4463handler.c, 423 :: 		return;
0x27C2	0xE063    B	L_end_vRF4463RxCommand
;rf4463handler.c, 424 :: 		}
L_vRF4463RxCommand191:
;rf4463handler.c, 429 :: 		switch( pcRF4463RxBuffer[ RF_MESSAGE_COMMAND ] ){
0x27C4	0xE00A    B	L_vRF4463RxCommand192
;rf4463handler.c, 430 :: 		default:
L_vRF4463RxCommand194:
;rf4463handler.c, 431 :: 		STM_LOGE( "[ RF4463 ] Unhandled command\r\n", NULL );
0x27C6	0x2200    MOVS	R2, #0
0x27C8	0xB252    SXTB	R2, R2
0x27CA	0x493C    LDR	R1, [PC, #240]
0x27CC	0x4831    LDR	R0, [PC, #196]
0x27CE	0xB404    PUSH	(R2)
0x27D0	0xB402    PUSH	(R1)
0x27D2	0xB401    PUSH	(R0)
0x27D4	0xF7FFFC1A  BL	_PrintOut+0
0x27D8	0xB003    ADD	SP, SP, #12
;rf4463handler.c, 432 :: 		return;
0x27DA	0xE057    B	L_end_vRF4463RxCommand
;rf4463handler.c, 433 :: 		}
L_vRF4463RxCommand192:
0x27DC	0xE7F3    B	L_vRF4463RxCommand194
;rf4463handler.c, 438 :: 		default:
L_vRF4463RxCommand195:
;rf4463handler.c, 439 :: 		STM_LOGE( "[ RF4463 ] Unhandled table\r\n", NULL );
0x27DE	0x2200    MOVS	R2, #0
0x27E0	0xB252    SXTB	R2, R2
0x27E2	0x4937    LDR	R1, [PC, #220]
0x27E4	0x482B    LDR	R0, [PC, #172]
0x27E6	0xB404    PUSH	(R2)
0x27E8	0xB402    PUSH	(R1)
0x27EA	0xB401    PUSH	(R0)
0x27EC	0xF7FFFC0E  BL	_PrintOut+0
0x27F0	0xB003    ADD	SP, SP, #12
;rf4463handler.c, 440 :: 		STM_LOGV( "[ RF4463 ] Source node:%d\r\n", pcRF4463RxBuffer[ RF_MESSAGE_SOURCE ] );
0x27F2	0x4829    LDR	R0, [PC, #164]
0x27F4	0x7802    LDRB	R2, [R0, #0]
0x27F6	0x4933    LDR	R1, [PC, #204]
0x27F8	0x4826    LDR	R0, [PC, #152]
0x27FA	0xB404    PUSH	(R2)
0x27FC	0xB402    PUSH	(R1)
0x27FE	0xB401    PUSH	(R0)
0x2800	0xF7FFFC04  BL	_PrintOut+0
0x2804	0xB003    ADD	SP, SP, #12
;rf4463handler.c, 441 :: 		STM_LOGV( "[ RF4463 ] Destination node:%d\r\n", pcRF4463RxBuffer[ RF_MESSAGE_DESTINATION ] );
0x2806	0x4830    LDR	R0, [PC, #192]
0x2808	0x7802    LDRB	R2, [R0, #0]
0x280A	0x4930    LDR	R1, [PC, #192]
0x280C	0x4821    LDR	R0, [PC, #132]
0x280E	0xB404    PUSH	(R2)
0x2810	0xB402    PUSH	(R1)
0x2812	0xB401    PUSH	(R0)
0x2814	0xF7FFFBFA  BL	_PrintOut+0
0x2818	0xB003    ADD	SP, SP, #12
;rf4463handler.c, 442 :: 		STM_LOGV( "[ RF4463 ] Table: %d\r\n", pcRF4463RxBuffer[ RF_MESSAGE_TABLE ] );
0x281A	0x482D    LDR	R0, [PC, #180]
0x281C	0x7802    LDRB	R2, [R0, #0]
0x281E	0x492D    LDR	R1, [PC, #180]
0x2820	0x481C    LDR	R0, [PC, #112]
0x2822	0xB404    PUSH	(R2)
0x2824	0xB402    PUSH	(R1)
0x2826	0xB401    PUSH	(R0)
0x2828	0xF7FFFBF0  BL	_PrintOut+0
0x282C	0xB003    ADD	SP, SP, #12
;rf4463handler.c, 443 :: 		STM_LOGV( "[ RF4463 ] Command: %d\r\n", pcRF4463RxBuffer[ RF_MESSAGE_COMMAND ] );
0x282E	0x482A    LDR	R0, [PC, #168]
0x2830	0x7802    LDRB	R2, [R0, #0]
0x2832	0x492A    LDR	R1, [PC, #168]
0x2834	0x4817    LDR	R0, [PC, #92]
0x2836	0xB404    PUSH	(R2)
0x2838	0xB402    PUSH	(R1)
0x283A	0xB401    PUSH	(R0)
0x283C	0xF7FFFBE6  BL	_PrintOut+0
0x2840	0xB003    ADD	SP, SP, #12
;rf4463handler.c, 444 :: 		return;
0x2842	0xE023    B	L_end_vRF4463RxCommand
;rf4463handler.c, 445 :: 		}
L_vRF4463RxCommand148:
; ucPosition start address is: 12 (R3)
0x2844	0x4822    LDR	R0, [PC, #136]
0x2846	0x7800    LDRB	R0, [R0, #0]
0x2848	0x2801    CMP	R0, #1
0x284A	0xF43FADCC  BEQ	L_vRF4463RxCommand150
0x284E	0x4820    LDR	R0, [PC, #128]
0x2850	0x7800    LDRB	R0, [R0, #0]
0x2852	0x2802    CMP	R0, #2
0x2854	0xF43FADEE  BEQ	L_vRF4463RxCommand155
; ucPosition end address is: 12 (R3)
0x2858	0x481D    LDR	R0, [PC, #116]
0x285A	0x7800    LDRB	R0, [R0, #0]
0x285C	0x2803    CMP	R0, #3
0x285E	0xF43FAEBF  BEQ	L_vRF4463RxCommand171
0x2862	0x481B    LDR	R0, [PC, #108]
0x2864	0x7800    LDRB	R0, [R0, #0]
0x2866	0x2804    CMP	R0, #4
0x2868	0xF43FAED1  BEQ	L_vRF4463RxCommand175
0x286C	0x4818    LDR	R0, [PC, #96]
0x286E	0x7800    LDRB	R0, [R0, #0]
0x2870	0x2805    CMP	R0, #5
0x2872	0xF43FAEF2  BEQ	L_vRF4463RxCommand180
0x2876	0x4816    LDR	R0, [PC, #88]
0x2878	0x7800    LDRB	R0, [R0, #0]
0x287A	0x2806    CMP	R0, #6
0x287C	0xF43FAF63  BEQ	L_vRF4463RxCommand185
0x2880	0x4813    LDR	R0, [PC, #76]
0x2882	0x7800    LDRB	R0, [R0, #0]
0x2884	0x2807    CMP	R0, #7
0x2886	0xF43FAF84  BEQ	L_vRF4463RxCommand190
0x288A	0xE7A8    B	L_vRF4463RxCommand195
L_vRF4463RxCommand149:
;rf4463handler.c, 446 :: 		}
L_end_vRF4463RxCommand:
0x288C	0xF8DDE000  LDR	LR, [SP, #0]
0x2890	0xB00F    ADD	SP, SP, #60
0x2892	0x4770    BX	LR
0x2894	0x03D90000  	_vDebugPrint+0
0x2898	0x00A12000  	_pcRF4463RxBuffer+2
0x289C	0x50480000  	?lstr_87_main+0
0x28A0	0x54FB0000  	?lstr_88_main+0
0x28A4	0x4EB80000  	?lstr_89_main+0
0x28A8	0x529C0000  	?lstr_90_main+0
0x28AC	0x500C0000  	?lstr_91_main+0
0x28B0	0x4FCF0000  	?lstr_92_main+0
0x28B4	0x52B60000  	?lstr_93_main+0
0x28B8	0x502A0000  	?lstr_94_main+0
0x28BC	0x4FB00000  	?lstr_95_main+0
0x28C0	0x50660000  	?lstr_96_main+0
0x28C4	0x51F80000  	?lstr_97_main+0
0x28C8	0x00A02000  	_pcRF4463RxBuffer+1
0x28CC	0x4E340000  	?lstr_98_main+0
0x28D0	0x00A22000  	_pcRF4463RxBuffer+3
0x28D4	0x549F0000  	?lstr_99_main+0
0x28D8	0x00A32000  	_pcRF4463RxBuffer+4
0x28DC	0x53810000  	?lstr_100_main+0
; end of _vRF4463RxCommand
_vHexToASCII:
;utils.c, 85 :: 		void vHexToASCII( uint8_t *pcASCIIConvertBuffer, uint8_t *pcHexConvertBuffer, uint8_t ucConversionLength ){
; ucConversionLength start address is: 8 (R2)
; pcHexConvertBuffer start address is: 4 (R1)
; pcASCIIConvertBuffer start address is: 0 (R0)
0x1E44	0xB081    SUB	SP, SP, #4
0x1E46	0xB2D3    UXTB	R3, R2
0x1E48	0x460A    MOV	R2, R1
0x1E4A	0x4601    MOV	R1, R0
; ucConversionLength end address is: 8 (R2)
; pcHexConvertBuffer end address is: 4 (R1)
; pcASCIIConvertBuffer end address is: 0 (R0)
; pcASCIIConvertBuffer start address is: 4 (R1)
; pcHexConvertBuffer start address is: 8 (R2)
; ucConversionLength start address is: 12 (R3)
;utils.c, 86 :: 		uint8_t ucHexConvCounter = 0;
;utils.c, 88 :: 		for( ucHexConvCounter = 0; ucHexConvCounter < ucConversionLength; ucHexConvCounter++ ){
; ucHexConvCounter start address is: 0 (R0)
0x1E4C	0x2000    MOVS	R0, #0
; pcASCIIConvertBuffer end address is: 4 (R1)
; pcHexConvertBuffer end address is: 8 (R2)
; ucConversionLength end address is: 12 (R3)
; ucHexConvCounter end address is: 0 (R0)
0x1E4E	0x9200    STR	R2, [SP, #0]
0x1E50	0x460A    MOV	R2, R1
0x1E52	0xB2C6    UXTB	R6, R0
0x1E54	0xB2D8    UXTB	R0, R3
0x1E56	0x9900    LDR	R1, [SP, #0]
L_vHexToASCII83:
; ucHexConvCounter start address is: 24 (R6)
; pcASCIIConvertBuffer start address is: 8 (R2)
; pcHexConvertBuffer start address is: 4 (R1)
; ucConversionLength start address is: 0 (R0)
; pcHexConvertBuffer start address is: 4 (R1)
; pcHexConvertBuffer end address is: 4 (R1)
; pcASCIIConvertBuffer start address is: 8 (R2)
; pcASCIIConvertBuffer end address is: 8 (R2)
0x1E58	0x4286    CMP	R6, R0
0x1E5A	0xD21B    BCS	L_vHexToASCII84
; pcHexConvertBuffer end address is: 4 (R1)
; pcASCIIConvertBuffer end address is: 8 (R2)
;utils.c, 89 :: 		pcASCIIConvertBuffer[ ucHexConvCounter * 2 ]            = pcHexChar[ pcHexConvertBuffer[ ucHexConvCounter ] >> 4 ];
; pcASCIIConvertBuffer start address is: 8 (R2)
; pcHexConvertBuffer start address is: 4 (R1)
0x1E5C	0x0073    LSLS	R3, R6, #1
0x1E5E	0xB21B    SXTH	R3, R3
0x1E60	0x18D5    ADDS	R5, R2, R3
0x1E62	0x198B    ADDS	R3, R1, R6
0x1E64	0x781B    LDRB	R3, [R3, #0]
0x1E66	0x091C    LSRS	R4, R3, #4
0x1E68	0xB2E4    UXTB	R4, R4
0x1E6A	0x4B0B    LDR	R3, [PC, #44]
0x1E6C	0x191B    ADDS	R3, R3, R4
0x1E6E	0x781B    LDRB	R3, [R3, #0]
0x1E70	0x702B    STRB	R3, [R5, #0]
;utils.c, 90 :: 		pcASCIIConvertBuffer[ ( ucHexConvCounter * 2 ) + 1 ]    = pcHexChar[ ( pcHexConvertBuffer[ ucHexConvCounter ] & 0x0F ) ];
0x1E72	0x0073    LSLS	R3, R6, #1
0x1E74	0xB21B    SXTH	R3, R3
0x1E76	0x1C5B    ADDS	R3, R3, #1
0x1E78	0xB21B    SXTH	R3, R3
0x1E7A	0x18D5    ADDS	R5, R2, R3
0x1E7C	0x198B    ADDS	R3, R1, R6
0x1E7E	0x781B    LDRB	R3, [R3, #0]
0x1E80	0xF003040F  AND	R4, R3, #15
0x1E84	0xB2E4    UXTB	R4, R4
0x1E86	0x4B04    LDR	R3, [PC, #16]
0x1E88	0x191B    ADDS	R3, R3, R4
0x1E8A	0x781B    LDRB	R3, [R3, #0]
0x1E8C	0x702B    STRB	R3, [R5, #0]
;utils.c, 88 :: 		for( ucHexConvCounter = 0; ucHexConvCounter < ucConversionLength; ucHexConvCounter++ ){
0x1E8E	0x1C76    ADDS	R6, R6, #1
0x1E90	0xB2F6    UXTB	R6, R6
;utils.c, 91 :: 		}
; ucConversionLength end address is: 0 (R0)
; pcHexConvertBuffer end address is: 4 (R1)
; pcASCIIConvertBuffer end address is: 8 (R2)
; ucHexConvCounter end address is: 24 (R6)
0x1E92	0xE7E1    B	L_vHexToASCII83
L_vHexToASCII84:
;utils.c, 92 :: 		}
L_end_vHexToASCII:
0x1E94	0xB001    ADD	SP, SP, #4
0x1E96	0x4770    BX	LR
0x1E98	0x56360000  	_pcHexChar+0
; end of _vHexToASCII
_vRF4463ResetIRQFlag:
;rf4463handler.c, 658 :: 		void vRF4463ResetIRQFlag(){
0x36A0	0xB081    SUB	SP, SP, #4
;rf4463handler.c, 659 :: 		ucRF4463IRQ = 0;
0x36A2	0x2100    MOVS	R1, #0
0x36A4	0x4801    LDR	R0, [PC, #4]
0x36A6	0x7001    STRB	R1, [R0, #0]
;rf4463handler.c, 660 :: 		}
L_end_vRF4463ResetIRQFlag:
0x36A8	0xB001    ADD	SP, SP, #4
0x36AA	0x4770    BX	LR
0x36AC	0x009D2000  	main_ucRF4463IRQ+0
; end of _vRF4463ResetIRQFlag
___FillZeros:
;__Lib_System_105_107.c, 70 :: 		
0x3E2C	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 72 :: 		
0x3E2E	0xF04F0900  MOV	R9, #0
;__Lib_System_105_107.c, 73 :: 		
0x3E32	0xF04F0C00  MOV	R12, #0
;__Lib_System_105_107.c, 74 :: 		
0x3E36	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_105_107.c, 75 :: 		
0x3E3A	0xDC04    BGT	L_loopFZs
;__Lib_System_105_107.c, 76 :: 		
0x3E3C	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_105_107.c, 77 :: 		
0x3E40	0xDB01    BLT	L_loopFZs
;__Lib_System_105_107.c, 78 :: 		
0x3E42	0x46D4    MOV	R12, R10
;__Lib_System_105_107.c, 79 :: 		
0x3E44	0x46EA    MOV	R10, SP
;__Lib_System_105_107.c, 80 :: 		
L_loopFZs:
;__Lib_System_105_107.c, 81 :: 		
0x3E46	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_105_107.c, 82 :: 		
0x3E4A	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_105_107.c, 83 :: 		
0x3E4E	0xD1FA    BNE	L_loopFZs
;__Lib_System_105_107.c, 84 :: 		
0x3E50	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_105_107.c, 85 :: 		
0x3E54	0xDD05    BLE	L_norep
;__Lib_System_105_107.c, 86 :: 		
0x3E56	0x46E2    MOV	R10, R12
;__Lib_System_105_107.c, 87 :: 		
0x3E58	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_105_107.c, 88 :: 		
0x3E5C	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_105_107.c, 89 :: 		
0x3E60	0xE7F1    B	L_loopFZs
;__Lib_System_105_107.c, 90 :: 		
L_norep:
;__Lib_System_105_107.c, 92 :: 		
L_end___FillZeros:
0x3E62	0xB001    ADD	SP, SP, #4
0x3E64	0x4770    BX	LR
; end of ___FillZeros
__Lib_System_105_107_InitialSetUpRCCRCC2:
;__Lib_System_105_107.c, 391 :: 		
0x43C4	0xB081    SUB	SP, SP, #4
0x43C6	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_105_107.c, 395 :: 		
; ulRCC_CR start address is: 8 (R2)
0x43CA	0x4A4A    LDR	R2, [PC, #296]
;__Lib_System_105_107.c, 396 :: 		
; ulRCC_CFGR start address is: 12 (R3)
0x43CC	0x4B4A    LDR	R3, [PC, #296]
;__Lib_System_105_107.c, 397 :: 		
; ulRCC_CFGR2 start address is: 16 (R4)
0x43CE	0x4C4B    LDR	R4, [PC, #300]
;__Lib_System_105_107.c, 398 :: 		
; Fosc_kHz start address is: 20 (R5)
0x43D0	0x4D4B    LDR	R5, [PC, #300]
;__Lib_System_105_107.c, 407 :: 		
0x43D2	0xF00300F0  AND	R0, R3, #240
;__Lib_System_105_107.c, 408 :: 		
0x43D6	0x0901    LSRS	R1, R0, #4
;__Lib_System_105_107.c, 409 :: 		
0x43D8	0x484A    LDR	R0, [PC, #296]
0x43DA	0x1840    ADDS	R0, R0, R1
0x43DC	0x7800    LDRB	R0, [R0, #0]
; presc start address is: 0 (R0)
;__Lib_System_105_107.c, 411 :: 		
0x43DE	0xFA05F100  LSL	R1, R5, R0
; Fosc_kHz end address is: 20 (R5)
; presc end address is: 0 (R0)
; SYS_clk start address is: 20 (R5)
0x43E2	0x460D    MOV	R5, R1
;__Lib_System_105_107.c, 413 :: 		
0x43E4	0xF64B3080  MOVW	R0, #48000
0x43E8	0x4281    CMP	R1, R0
0x43EA	0xD906    BLS	L___Lib_System_105_107_InitialSetUpRCCRCC234
; SYS_clk end address is: 20 (R5)
;__Lib_System_105_107.c, 414 :: 		
0x43EC	0x4846    LDR	R0, [PC, #280]
0x43EE	0x6800    LDR	R0, [R0, #0]
0x43F0	0xF0400102  ORR	R1, R0, #2
0x43F4	0x4844    LDR	R0, [PC, #272]
0x43F6	0x6001    STR	R1, [R0, #0]
0x43F8	0xE011    B	L___Lib_System_105_107_InitialSetUpRCCRCC235
L___Lib_System_105_107_InitialSetUpRCCRCC234:
;__Lib_System_105_107.c, 415 :: 		
; SYS_clk start address is: 20 (R5)
0x43FA	0xF64550C0  MOVW	R0, #24000
0x43FE	0x4285    CMP	R5, R0
0x4400	0xD906    BLS	L___Lib_System_105_107_InitialSetUpRCCRCC236
; SYS_clk end address is: 20 (R5)
;__Lib_System_105_107.c, 416 :: 		
0x4402	0x4841    LDR	R0, [PC, #260]
0x4404	0x6800    LDR	R0, [R0, #0]
0x4406	0xF0400101  ORR	R1, R0, #1
0x440A	0x483F    LDR	R0, [PC, #252]
0x440C	0x6001    STR	R1, [R0, #0]
0x440E	0xE006    B	L___Lib_System_105_107_InitialSetUpRCCRCC237
L___Lib_System_105_107_InitialSetUpRCCRCC236:
;__Lib_System_105_107.c, 418 :: 		
0x4410	0x483D    LDR	R0, [PC, #244]
0x4412	0x6801    LDR	R1, [R0, #0]
0x4414	0xF06F0007  MVN	R0, #7
0x4418	0x4001    ANDS	R1, R0
0x441A	0x483B    LDR	R0, [PC, #236]
0x441C	0x6001    STR	R1, [R0, #0]
L___Lib_System_105_107_InitialSetUpRCCRCC237:
L___Lib_System_105_107_InitialSetUpRCCRCC235:
;__Lib_System_105_107.c, 420 :: 		
0x441E	0xF7FFFD23  BL	__Lib_System_105_107_SystemClockSetDefault+0
;__Lib_System_105_107.c, 422 :: 		
0x4422	0x483A    LDR	R0, [PC, #232]
0x4424	0x6003    STR	R3, [R0, #0]
;__Lib_System_105_107.c, 423 :: 		
0x4426	0x483A    LDR	R0, [PC, #232]
0x4428	0x6004    STR	R4, [R0, #0]
; ulRCC_CFGR2 end address is: 16 (R4)
;__Lib_System_105_107.c, 424 :: 		
0x442A	0x483A    LDR	R0, [PC, #232]
0x442C	0xEA020100  AND	R1, R2, R0, LSL #0
0x4430	0x4839    LDR	R0, [PC, #228]
0x4432	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 426 :: 		
0x4434	0xF0020001  AND	R0, R2, #1
0x4438	0xB140    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC255
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x443A	0x4619    MOV	R1, R3
;__Lib_System_105_107.c, 427 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC239:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x443C	0x4836    LDR	R0, [PC, #216]
0x443E	0x6800    LDR	R0, [R0, #0]
0x4440	0xF0000002  AND	R0, R0, #2
0x4444	0x2800    CMP	R0, #0
0x4446	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC240
;__Lib_System_105_107.c, 428 :: 		
0x4448	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC239
L___Lib_System_105_107_InitialSetUpRCCRCC240:
;__Lib_System_105_107.c, 429 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x444A	0xE000    B	L___Lib_System_105_107_InitialSetUpRCCRCC238
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_105_107_InitialSetUpRCCRCC255:
;__Lib_System_105_107.c, 426 :: 		
0x444C	0x4619    MOV	R1, R3
;__Lib_System_105_107.c, 429 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC238:
;__Lib_System_105_107.c, 431 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x444E	0xF4023080  AND	R0, R2, #65536
0x4452	0xB140    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC256
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
0x4454	0x460B    MOV	R3, R1
;__Lib_System_105_107.c, 432 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC242:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 12 (R3)
0x4456	0x4830    LDR	R0, [PC, #192]
0x4458	0x6800    LDR	R0, [R0, #0]
0x445A	0xF4003000  AND	R0, R0, #131072
0x445E	0x2800    CMP	R0, #0
0x4460	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC243
;__Lib_System_105_107.c, 433 :: 		
0x4462	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC242
L___Lib_System_105_107_InitialSetUpRCCRCC243:
;__Lib_System_105_107.c, 434 :: 		
; ulRCC_CR end address is: 8 (R2)
0x4464	0xE000    B	L___Lib_System_105_107_InitialSetUpRCCRCC241
; ulRCC_CFGR end address is: 12 (R3)
L___Lib_System_105_107_InitialSetUpRCCRCC256:
;__Lib_System_105_107.c, 431 :: 		
0x4466	0x460B    MOV	R3, R1
;__Lib_System_105_107.c, 434 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC241:
;__Lib_System_105_107.c, 436 :: 		
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 12 (R3)
0x4468	0xF0025080  AND	R0, R2, #268435456
0x446C	0xB168    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC257
;__Lib_System_105_107.c, 437 :: 		
0x446E	0x482A    LDR	R0, [PC, #168]
0x4470	0x6800    LDR	R0, [R0, #0]
0x4472	0xF0405180  ORR	R1, R0, #268435456
0x4476	0x4828    LDR	R0, [PC, #160]
0x4478	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
;__Lib_System_105_107.c, 438 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC245:
; ulRCC_CFGR start address is: 12 (R3)
; ulRCC_CR start address is: 8 (R2)
0x447A	0x4827    LDR	R0, [PC, #156]
0x447C	0x6800    LDR	R0, [R0, #0]
0x447E	0xF0005000  AND	R0, R0, #536870912
0x4482	0x2800    CMP	R0, #0
0x4484	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC246
;__Lib_System_105_107.c, 439 :: 		
0x4486	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC245
L___Lib_System_105_107_InitialSetUpRCCRCC246:
;__Lib_System_105_107.c, 440 :: 		
; ulRCC_CR end address is: 8 (R2)
0x4488	0xE7FF    B	L___Lib_System_105_107_InitialSetUpRCCRCC244
; ulRCC_CFGR end address is: 12 (R3)
L___Lib_System_105_107_InitialSetUpRCCRCC257:
;__Lib_System_105_107.c, 436 :: 		
;__Lib_System_105_107.c, 440 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC244:
;__Lib_System_105_107.c, 442 :: 		
; ulRCC_CFGR start address is: 12 (R3)
; ulRCC_CR start address is: 8 (R2)
0x448A	0xF0026080  AND	R0, R2, #67108864
0x448E	0xB178    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC258
;__Lib_System_105_107.c, 443 :: 		
0x4490	0x4821    LDR	R0, [PC, #132]
0x4492	0x6800    LDR	R0, [R0, #0]
0x4494	0xF0406180  ORR	R1, R0, #67108864
0x4498	0x481F    LDR	R0, [PC, #124]
0x449A	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x449C	0x4611    MOV	R1, R2
0x449E	0x461A    MOV	R2, R3
;__Lib_System_105_107.c, 444 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC248:
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x44A0	0x481D    LDR	R0, [PC, #116]
0x44A2	0x6800    LDR	R0, [R0, #0]
0x44A4	0xF0006000  AND	R0, R0, #134217728
0x44A8	0x2800    CMP	R0, #0
0x44AA	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC249
;__Lib_System_105_107.c, 445 :: 		
0x44AC	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC248
L___Lib_System_105_107_InitialSetUpRCCRCC249:
;__Lib_System_105_107.c, 446 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x44AE	0xE001    B	L___Lib_System_105_107_InitialSetUpRCCRCC247
; ulRCC_CR end address is: 4 (R1)
L___Lib_System_105_107_InitialSetUpRCCRCC258:
;__Lib_System_105_107.c, 442 :: 		
0x44B0	0x4611    MOV	R1, R2
0x44B2	0x461A    MOV	R2, R3
;__Lib_System_105_107.c, 446 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC247:
;__Lib_System_105_107.c, 448 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x44B4	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x44B8	0xB170    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC259
;__Lib_System_105_107.c, 449 :: 		
0x44BA	0x4817    LDR	R0, [PC, #92]
0x44BC	0x6800    LDR	R0, [R0, #0]
0x44BE	0xF0407180  ORR	R1, R0, #16777216
0x44C2	0x4815    LDR	R0, [PC, #84]
0x44C4	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x44C6	0x4611    MOV	R1, R2
;__Lib_System_105_107.c, 450 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC251:
; ulRCC_CFGR start address is: 4 (R1)
0x44C8	0x4813    LDR	R0, [PC, #76]
0x44CA	0x6800    LDR	R0, [R0, #0]
0x44CC	0xF0007000  AND	R0, R0, #33554432
0x44D0	0xB900    CBNZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC252
;__Lib_System_105_107.c, 451 :: 		
0x44D2	0xE7F9    B	L___Lib_System_105_107_InitialSetUpRCCRCC251
L___Lib_System_105_107_InitialSetUpRCCRCC252:
;__Lib_System_105_107.c, 452 :: 		
0x44D4	0x460A    MOV	R2, R1
0x44D6	0xE7FF    B	L___Lib_System_105_107_InitialSetUpRCCRCC250
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_105_107_InitialSetUpRCCRCC259:
;__Lib_System_105_107.c, 448 :: 		
;__Lib_System_105_107.c, 452 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC250:
;__Lib_System_105_107.c, 456 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_105_107_InitialSetUpRCCRCC253:
; ulRCC_CFGR start address is: 8 (R2)
0x44D8	0x480C    LDR	R0, [PC, #48]
0x44DA	0x6800    LDR	R0, [R0, #0]
0x44DC	0xF000010C  AND	R1, R0, #12
0x44E0	0x0090    LSLS	R0, R2, #2
0x44E2	0xF000000C  AND	R0, R0, #12
0x44E6	0x4281    CMP	R1, R0
0x44E8	0xD000    BEQ	L___Lib_System_105_107_InitialSetUpRCCRCC254
;__Lib_System_105_107.c, 457 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x44EA	0xE7F5    B	L___Lib_System_105_107_InitialSetUpRCCRCC253
L___Lib_System_105_107_InitialSetUpRCCRCC254:
;__Lib_System_105_107.c, 458 :: 		
L_end_InitialSetUpRCCRCC2:
0x44EC	0xF8DDE000  LDR	LR, [SP, #0]
0x44F0	0xB001    ADD	SP, SP, #4
0x44F2	0x4770    BX	LR
0x44F4	0x00810101  	#16842881
0x44F8	0x0402001D  	#1901570
0x44FC	0x00000000  	#0
0x4500	0x19400001  	#72000
0x4504	0x55F60000  	__Lib_System_105_107_APBAHBPrescTable+0
0x4508	0x20004002  	FLASH_ACR+0
0x450C	0x10044002  	RCC_CFGR+0
0x4510	0x102C4002  	RCC_CFGR2+0
0x4514	0xFFFF000F  	#1048575
0x4518	0x10004002  	RCC_CR+0
; end of __Lib_System_105_107_InitialSetUpRCCRCC2
__Lib_System_105_107_SystemClockSetDefault:
;__Lib_System_105_107.c, 360 :: 		
0x3E68	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 363 :: 		
0x3E6A	0x4815    LDR	R0, [PC, #84]
0x3E6C	0x6800    LDR	R0, [R0, #0]
0x3E6E	0xF0400101  ORR	R1, R0, #1
0x3E72	0x4813    LDR	R0, [PC, #76]
0x3E74	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 366 :: 		
0x3E76	0x4913    LDR	R1, [PC, #76]
0x3E78	0x4813    LDR	R0, [PC, #76]
0x3E7A	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 369 :: 		
0x3E7C	0x4810    LDR	R0, [PC, #64]
0x3E7E	0x6801    LDR	R1, [R0, #0]
0x3E80	0x4812    LDR	R0, [PC, #72]
0x3E82	0x4001    ANDS	R1, R0
0x3E84	0x480E    LDR	R0, [PC, #56]
0x3E86	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 372 :: 		
0x3E88	0x480D    LDR	R0, [PC, #52]
0x3E8A	0x6801    LDR	R1, [R0, #0]
0x3E8C	0xF46F2080  MVN	R0, #262144
0x3E90	0x4001    ANDS	R1, R0
0x3E92	0x480B    LDR	R0, [PC, #44]
0x3E94	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 375 :: 		
0x3E96	0x480C    LDR	R0, [PC, #48]
0x3E98	0x6801    LDR	R1, [R0, #0]
0x3E9A	0xF46F00FE  MVN	R0, #8323072
0x3E9E	0x4001    ANDS	R1, R0
0x3EA0	0x4809    LDR	R0, [PC, #36]
0x3EA2	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 378 :: 		
0x3EA4	0x4806    LDR	R0, [PC, #24]
0x3EA6	0x6801    LDR	R1, [R0, #0]
0x3EA8	0xF06F50A0  MVN	R0, #335544320
0x3EAC	0x4001    ANDS	R1, R0
0x3EAE	0x4804    LDR	R0, [PC, #16]
0x3EB0	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 381 :: 		
0x3EB2	0xF04F0100  MOV	R1, #0
0x3EB6	0x4806    LDR	R0, [PC, #24]
0x3EB8	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 385 :: 		
L_end_SystemClockSetDefault:
0x3EBA	0xB001    ADD	SP, SP, #4
0x3EBC	0x4770    BX	LR
0x3EBE	0xBF00    NOP
0x3EC0	0x10004002  	RCC_CR+0
0x3EC4	0x0000F0FF  	#-251723776
0x3EC8	0x10044002  	RCC_CFGR+0
0x3ECC	0xFFFFFEF6  	#-17367041
0x3ED0	0x102C4002  	RCC_CFGR2+0
; end of __Lib_System_105_107_SystemClockSetDefault
__Lib_System_105_107_InitialSetUpFosc:
;__Lib_System_105_107.c, 460 :: 		
0x45F4	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 461 :: 		
0x45F6	0x4902    LDR	R1, [PC, #8]
0x45F8	0x4802    LDR	R0, [PC, #8]
0x45FA	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 462 :: 		
L_end_InitialSetUpFosc:
0x45FC	0xB001    ADD	SP, SP, #4
0x45FE	0x4770    BX	LR
0x4600	0x19400001  	#72000
0x4604	0x09B02000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_105_107_InitialSetUpFosc
___GenExcept:
;__Lib_System_105_107.c, 311 :: 		
0x45EC	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 312 :: 		
L___GenExcept30:
0x45EE	0xE7FE    B	L___GenExcept30
;__Lib_System_105_107.c, 313 :: 		
L_end___GenExcept:
0x45F0	0xB001    ADD	SP, SP, #4
0x45F2	0x4770    BX	LR
; end of ___GenExcept
0x5674	0xB500    PUSH	(R14)
0x5676	0xF8DFB014  LDR	R11, [PC, #20]
0x567A	0xF8DFA014  LDR	R10, [PC, #20]
0x567E	0xF8DFC014  LDR	R12, [PC, #20]
0x5682	0xF7FCFCAD  BL	8160
0x5686	0xBD00    POP	(R15)
0x5688	0x4770    BX	LR
0x568A	0xBF00    NOP
0x568C	0x00002000  	#536870912
0x5690	0x01912000  	#536871313
0x5694	0x49D10000  	#18897
0x56F4	0xB500    PUSH	(R14)
0x56F6	0xF8DFB010  LDR	R11, [PC, #16]
0x56FA	0xF8DFA010  LDR	R10, [PC, #16]
0x56FE	0xF7FEFB95  BL	15916
0x5702	0xBD00    POP	(R15)
0x5704	0x4770    BX	LR
0x5706	0xBF00    NOP
0x5708	0x00002000  	#536870912
0x570C	0x09D82000  	#536873432
_vButtonISR:
;buttonhandler.c, 37 :: 		void vButtonISR() iv IVT_INT_EXTI9_5 ics ICS_AUTO{
;buttonhandler.c, 38 :: 		if( EXTI_PR.B8 ){
0x4274	0x4803    LDR	R0, [PC, #12]
0x4276	0x6800    LDR	R0, [R0, #0]
0x4278	0xB110    CBZ	R0, L_vButtonISR319
;buttonhandler.c, 39 :: 		EXTI_PR.B8 |= 1;
0x427A	0x2101    MOVS	R1, #1
0x427C	0x4801    LDR	R0, [PC, #4]
0x427E	0x6001    STR	R1, [R0, #0]
;buttonhandler.c, 42 :: 		}
L_vButtonISR319:
;buttonhandler.c, 43 :: 		}
L_end_vButtonISR:
0x4280	0x4770    BX	LR
0x4282	0xBF00    NOP
0x4284	0x82A04220  	EXTI_PR+0
; end of _vButtonISR
_Timer6_interrupt:
;timer.c, 37 :: 		void Timer6_interrupt() iv IVT_INT_TIM6 {
;timer.c, 38 :: 		TIM6_SR.UIF = 0;
0x4288	0x2100    MOVS	R1, #0
0x428A	0xB249    SXTB	R1, R1
0x428C	0x4804    LDR	R0, [PC, #16]
0x428E	0x6001    STR	R1, [R0, #0]
;timer.c, 40 :: 		LEDGreen = ~LEDGreen;
0x4290	0x4804    LDR	R0, [PC, #16]
0x4292	0x6800    LDR	R0, [R0, #0]
0x4294	0xF0800101  EOR	R1, R0, #1
0x4298	0xB2C9    UXTB	R1, R1
0x429A	0x4802    LDR	R0, [PC, #8]
0x429C	0x6001    STR	R1, [R0, #0]
;timer.c, 41 :: 		}
L_end_Timer6_interrupt:
0x429E	0x4770    BX	LR
0x42A0	0x02004202  	TIM6_SR+0
0x42A4	0x019C4222  	GPIOC_ODR+0
; end of _Timer6_interrupt
_vUARTISR:
;uarthandler.c, 71 :: 		void vUARTISR() iv IVT_INT_USART1 ics ICS_AUTO{
0x42E8	0xE92D01F0  PUSH	(R4, R5, R6, R7, R8)
0x42EC	0xB081    SUB	SP, SP, #4
0x42EE	0xF8CDE000  STR	LR, [SP, #0]
;uarthandler.c, 72 :: 		LEDBlue =~ LEDBlue;
0x42F2	0x4829    LDR	R0, [PC, #164]
0x42F4	0x6800    LDR	R0, [R0, #0]
0x42F6	0xF0800101  EOR	R1, R0, #1
0x42FA	0xB2C9    UXTB	R1, R1
0x42FC	0x4826    LDR	R0, [PC, #152]
0x42FE	0x6001    STR	R1, [R0, #0]
;uarthandler.c, 74 :: 		if( USART1_SRbits.RXNE == 1 ){
0x4300	0x4826    LDR	R0, [PC, #152]
0x4302	0x6800    LDR	R0, [R0, #0]
0x4304	0x2800    CMP	R0, #0
0x4306	0xD028    BEQ	L_vUARTISR4
;uarthandler.c, 75 :: 		ucTempByteUART = USART1_DR;
0x4308	0x4825    LDR	R0, [PC, #148]
0x430A	0x6801    LDR	R1, [R0, #0]
0x430C	0x4825    LDR	R0, [PC, #148]
0x430E	0x7001    STRB	R1, [R0, #0]
;uarthandler.c, 76 :: 		if( ucTempByteUART == '\n' ){
0x4310	0x7800    LDRB	R0, [R0, #0]
0x4312	0x280A    CMP	R0, #10
0x4314	0xD114    BNE	L_vUARTISR5
;uarthandler.c, 77 :: 		pcRxUARTBuffer[ usUARTMessageLength++ ] = ucTempByteUART;
0x4316	0x4B24    LDR	R3, [PC, #144]
0x4318	0x8819    LDRH	R1, [R3, #0]
0x431A	0x4824    LDR	R0, [PC, #144]
0x431C	0x1841    ADDS	R1, R0, R1
0x431E	0x4A21    LDR	R2, [PC, #132]
0x4320	0x7810    LDRB	R0, [R2, #0]
0x4322	0x7008    STRB	R0, [R1, #0]
0x4324	0x4618    MOV	R0, R3
0x4326	0x8800    LDRH	R0, [R0, #0]
0x4328	0x1C40    ADDS	R0, R0, #1
0x432A	0x8018    STRH	R0, [R3, #0]
;uarthandler.c, 78 :: 		ucUARTDataReady = 1;
0x432C	0x2101    MOVS	R1, #1
0x432E	0x4820    LDR	R0, [PC, #128]
0x4330	0x7001    STRB	R1, [R0, #0]
;uarthandler.c, 79 :: 		ucTempByteUART = 0;
0x4332	0x2000    MOVS	R0, #0
0x4334	0x7010    STRB	R0, [R2, #0]
;uarthandler.c, 80 :: 		LEDBlue = PIN_LEVEL_LOW;
0x4336	0x2100    MOVS	R1, #0
0x4338	0xB249    SXTB	R1, R1
0x433A	0x4817    LDR	R0, [PC, #92]
0x433C	0x6001    STR	R1, [R0, #0]
;uarthandler.c, 81 :: 		}
0x433E	0xE00C    B	L_vUARTISR6
L_vUARTISR5:
;uarthandler.c, 83 :: 		pcRxUARTBuffer[ usUARTMessageLength++ ] = ucTempByteUART;
0x4340	0x4B19    LDR	R3, [PC, #100]
0x4342	0x8819    LDRH	R1, [R3, #0]
0x4344	0x4819    LDR	R0, [PC, #100]
0x4346	0x1842    ADDS	R2, R0, R1
0x4348	0x4916    LDR	R1, [PC, #88]
0x434A	0x7808    LDRB	R0, [R1, #0]
0x434C	0x7010    STRB	R0, [R2, #0]
0x434E	0x4618    MOV	R0, R3
0x4350	0x8800    LDRH	R0, [R0, #0]
0x4352	0x1C40    ADDS	R0, R0, #1
0x4354	0x8018    STRH	R0, [R3, #0]
;uarthandler.c, 84 :: 		ucTempByteUART = 0;
0x4356	0x2000    MOVS	R0, #0
0x4358	0x7008    STRB	R0, [R1, #0]
;uarthandler.c, 85 :: 		}
L_vUARTISR6:
;uarthandler.c, 86 :: 		}
L_vUARTISR4:
;uarthandler.c, 87 :: 		if( USART1_SRbits.ORE == 1 ){
0x435A	0x4816    LDR	R0, [PC, #88]
0x435C	0x6800    LDR	R0, [R0, #0]
0x435E	0xB1A0    CBZ	R0, L_vUARTISR7
;uarthandler.c, 88 :: 		STM_LOGE( "[ IRQ ] UART Overrun\r\n", NULL );
0x4360	0x2200    MOVS	R2, #0
0x4362	0xB252    SXTB	R2, R2
0x4364	0x4914    LDR	R1, [PC, #80]
0x4366	0x4815    LDR	R0, [PC, #84]
0x4368	0xB404    PUSH	(R2)
0x436A	0xB402    PUSH	(R1)
0x436C	0xB401    PUSH	(R0)
0x436E	0xF7FDFE4D  BL	_PrintOut+0
0x4372	0xB003    ADD	SP, SP, #12
;uarthandler.c, 89 :: 		ucTempByteUART = USART1_SR;
0x4374	0x4812    LDR	R0, [PC, #72]
0x4376	0x6800    LDR	R0, [R0, #0]
0x4378	0x490A    LDR	R1, [PC, #40]
0x437A	0x7008    STRB	R0, [R1, #0]
;uarthandler.c, 90 :: 		ucTempByteUART = USART1_DR;
0x437C	0x4808    LDR	R0, [PC, #32]
0x437E	0x6800    LDR	R0, [R0, #0]
0x4380	0x7008    STRB	R0, [R1, #0]
;uarthandler.c, 91 :: 		LEDBlue = PIN_LEVEL_LOW;
0x4382	0x2100    MOVS	R1, #0
0x4384	0xB249    SXTB	R1, R1
0x4386	0x4804    LDR	R0, [PC, #16]
0x4388	0x6001    STR	R1, [R0, #0]
;uarthandler.c, 92 :: 		}
L_vUARTISR7:
;uarthandler.c, 93 :: 		}
L_end_vUARTISR:
0x438A	0xF8DDE000  LDR	LR, [SP, #0]
0x438E	0xB001    ADD	SP, SP, #4
0x4390	0xE8BD01F0  POP	(R4, R5, R6, R7, R8)
0x4394	0x4770    BX	LR
0x4396	0xBF00    NOP
0x4398	0x01A04222  	GPIOC_ODR+0
0x439C	0x00144227  	USART1_SRbits+0
0x43A0	0x38044001  	USART1_DR+0
0x43A4	0x00E72000  	_ucTempByteUART+0
0x43A8	0x00E42000  	_usUARTMessageLength+0
0x43AC	0x01912000  	_pcRxUARTBuffer+0
0x43B0	0x009C2000  	_ucUARTDataReady+0
0x43B4	0x000C4227  	USART1_SRbits+0
0x43B8	0x54B60000  	?lstr_32_main+0
0x43BC	0x03D90000  	_vDebugPrint+0
0x43C0	0x38004001  	USART1_SR+0
; end of _vUARTISR
_RFISR:
;rf4463handler.c, 44 :: 		void RFISR() iv IVT_INT_EXTI15_10 ics ICS_AUTO{
0x42A8	0xE92D01F0  PUSH	(R4, R5, R6, R7, R8)
0x42AC	0xB081    SUB	SP, SP, #4
0x42AE	0xF8CDE000  STR	LR, [SP, #0]
;rf4463handler.c, 45 :: 		if( EXTI_PR.B12 ){
0x42B2	0x480A    LDR	R0, [PC, #40]
0x42B4	0x6800    LDR	R0, [R0, #0]
0x42B6	0xB158    CBZ	R0, L_RFISR124
;rf4463handler.c, 46 :: 		EXTI_PR.B12 |= 1;
0x42B8	0x2101    MOVS	R1, #1
0x42BA	0x4808    LDR	R0, [PC, #32]
0x42BC	0x6001    STR	R1, [R0, #0]
;rf4463handler.c, 47 :: 		LEDRed = On;
0x42BE	0x2101    MOVS	R1, #1
0x42C0	0xB249    SXTB	R1, R1
0x42C2	0x4807    LDR	R0, [PC, #28]
0x42C4	0x6001    STR	R1, [R0, #0]
;rf4463handler.c, 48 :: 		ucRF4463IRQ = 1;
0x42C6	0x2101    MOVS	R1, #1
0x42C8	0x4806    LDR	R0, [PC, #24]
0x42CA	0x7001    STRB	R1, [R0, #0]
;rf4463handler.c, 49 :: 		ucRf4463ClearInterrupts();
0x42CC	0xF7FFFF36  BL	_ucRf4463ClearInterrupts+0
;rf4463handler.c, 50 :: 		}
L_RFISR124:
;rf4463handler.c, 51 :: 		}
L_end_RFISR:
0x42D0	0xF8DDE000  LDR	LR, [SP, #0]
0x42D4	0xB001    ADD	SP, SP, #4
0x42D6	0xE8BD01F0  POP	(R4, R5, R6, R7, R8)
0x42DA	0x4770    BX	LR
0x42DC	0x82B04220  	EXTI_PR+0
0x42E0	0x01984222  	GPIOC_ODR+0
0x42E4	0x009D2000  	main_ucRF4463IRQ+0
; end of _RFISR
;__Lib_System_105_107.c,389 :: __Lib_System_105_107_ADCPrescTable [4]
0x451C	0x08060402 ;__Lib_System_105_107_ADCPrescTable+0
; end of __Lib_System_105_107_ADCPrescTable
;,0 :: _initBlock_1 [980]
; Containing: RF4463_CONFIGURATION_DATA [969]
;             ?ICS?lstr12_main [6]
;             ?ICS?lstr13_main [5]
0x4608	0x71210408 ;_initBlock_1+0 : RF4463_CONFIGURATION_DATA at 0x4608
0x460C	0xDC00004B ;_initBlock_1+4
0x4610	0xA6050895 ;_initBlock_1+8
0x4614	0x41F02122 ;_initBlock_1+12
0x4618	0xE208265B ;_initBlock_1+16
0x461C	0x0ABB1C2F ;_initBlock_1+20
0x4620	0x082894A8 ;_initBlock_1+24
0x4624	0xE2678705 ;_initBlock_1+28
0x4628	0x5B071A58 ;_initBlock_1+32
0x462C	0x72D0E108 ;_initBlock_1+36
0x4630	0x5BB88AD8 ;_initBlock_1+40
0x4634	0x1105087D ;_initBlock_1+44
0x4638	0x23289EEC ;_initBlock_1+48
0x463C	0xE2086D1B ;_initBlock_1+52
0x4640	0xA9B28A4F ;_initBlock_1+56
0x4644	0x08131429 ;_initBlock_1+60
0x4648	0x712ED105 ;_initBlock_1+64
0x464C	0x2C4C516A ;_initBlock_1+68
0x4650	0x2780E508 ;_initBlock_1+72
0x4654	0xB069A442 ;_initBlock_1+76
0x4658	0xAA05087F ;_initBlock_1+80
0x465C	0x45BD2A81 ;_initBlock_1+84
0x4660	0xEA08A8E8 ;_initBlock_1+88
0x4664	0xC924F0E4 ;_initBlock_1+92
0x4668	0x083CCC9F ;_initBlock_1+96
0x466C	0x05F50805 ;_initBlock_1+100
0x4670	0x98622704 ;_initBlock_1+104
0x4674	0x626BEA08 ;_initBlock_1+108
0x4678	0x4AF9A184 ;_initBlock_1+112
0x467C	0xE90508E2 ;_initBlock_1+116
0x4680	0x844F0577 ;_initBlock_1+120
0x4684	0xE20835EE ;_initBlock_1+124
0x4688	0xFB8DC343 ;_initBlock_1+128
0x468C	0x082554AD ;_initBlock_1+132
0x4690	0x5E061405 ;_initBlock_1+136
0x4694	0x452F3639 ;_initBlock_1+140
0x4698	0x1C0CEA08 ;_initBlock_1+144
0x469C	0xFC11D074 ;_initBlock_1+148
0x46A0	0xDA050832 ;_initBlock_1+152
0x46A4	0x3C0EBA38 ;_initBlock_1+156
0x46A8	0xEA088BE7 ;_initBlock_1+160
0x46AC	0xFFE609B0 ;_initBlock_1+164
0x46B0	0x08A9BB94 ;_initBlock_1+168
0x46B4	0x2911D705 ;_initBlock_1+172
0x46B8	0xD571DCFE ;_initBlock_1+176
0x46BC	0x837FEA08 ;_initBlock_1+180
0x46C0	0x629060A7 ;_initBlock_1+184
0x46C4	0x84050818 ;_initBlock_1+188
0x46C8	0x91D16A7F ;_initBlock_1+192
0x46CC	0xEA0852C6 ;_initBlock_1+196
0x46D0	0x8E7BD82A ;_initBlock_1+200
0x46D4	0x08919F4A ;_initBlock_1+204
0x46D8	0x9DAABD05 ;_initBlock_1+208
0x46DC	0x15061816 ;_initBlock_1+212
0x46E0	0xAD55E208 ;_initBlock_1+216
0x46E4	0x1F140A2D ;_initBlock_1+220
0x46E8	0xD305085D ;_initBlock_1+224
0x46EC	0xCF397CE0 ;_initBlock_1+228
0x46F0	0xEF08F001 ;_initBlock_1+232
0x46F4	0x6A72913A ;_initBlock_1+236
0x46F8	0x0896BB03 ;_initBlock_1+240
0x46FC	0xA46D83E7 ;_initBlock_1+244
0x4700	0xA713FC92 ;_initBlock_1+248
0x4704	0xFDF8EF08 ;_initBlock_1+252
0x4708	0x6F0762CF ;_initBlock_1+256
0x470C	0x4CE7081E ;_initBlock_1+260
0x4710	0x4F754AEA ;_initBlock_1+264
0x4714	0xE208CFD6 ;_initBlock_1+268
0x4718	0x26E411F6 ;_initBlock_1+272
0x471C	0x08C64D0D ;_initBlock_1+276
0x4720	0xE8BFFB05 ;_initBlock_1+280
0x4724	0x51C38907 ;_initBlock_1+284
0x4728	0x2782EF08 ;_initBlock_1+288
0x472C	0xA8963F04 ;_initBlock_1+292
0x4730	0x41E70858 ;_initBlock_1+296
0x4734	0x2A753C29 ;_initBlock_1+300
0x4738	0xEF081C03 ;_initBlock_1+304
0x473C	0x369859AF ;_initBlock_1+308
0x4740	0x08060FAA ;_initBlock_1+312
0x4744	0x4193F6E6 ;_initBlock_1+316
0x4748	0x990EEC2D ;_initBlock_1+320
0x474C	0x19290508 ;_initBlock_1+324
0x4750	0x36AAE590 ;_initBlock_1+328
0x4754	0xFBE70840 ;_initBlock_1+332
0x4758	0x777D1068 ;_initBlock_1+336
0x475C	0xE708C05D ;_initBlock_1+340
0x4760	0xCEDDB4CB ;_initBlock_1+344
0x4764	0x08BE5490 ;_initBlock_1+348
0x4768	0xD68A72E7 ;_initBlock_1+352
0x476C	0xCCDDF402 ;_initBlock_1+356
0x4770	0x216AE708 ;_initBlock_1+360
0x4774	0xEC86020B ;_initBlock_1+364
0x4778	0x7BE70815 ;_initBlock_1+368
0x477C	0x816B3D7C ;_initBlock_1+372
0x4780	0xEF08D003 ;_initBlock_1+376
0x4784	0x9436617D ;_initBlock_1+380
0x4788	0x08DFA07C ;_initBlock_1+384
0x478C	0x3B85CCEF ;_initBlock_1+388
0x4790	0x1C5CE0DA ;_initBlock_1+392
0x4794	0x75E3E708 ;_initBlock_1+396
0x4798	0x4B2239BB ;_initBlock_1+400
0x479C	0xF9EF08A8 ;_initBlock_1+404
0x47A0	0xEB5EE0CE ;_initBlock_1+408
0x47A4	0xE708CB1D ;_initBlock_1+412
0x47A8	0xD570E2BD ;_initBlock_1+416
0x47AC	0x083F4EAB ;_initBlock_1+420
0x47B0	0x208DB7E7 ;_initBlock_1+424
0x47B4	0x52096B68 ;_initBlock_1+428
0x47B8	0x1BA1EF08 ;_initBlock_1+432
0x47BC	0x0098CD90 ;_initBlock_1+436
0x47C0	0x54EF0863 ;_initBlock_1+440
0x47C4	0x119C5D67 ;_initBlock_1+444
0x47C8	0xE70845FC ;_initBlock_1+448
0x47CC	0x97C89BD4 ;_initBlock_1+452
0x47D0	0x08078ABE ;_initBlock_1+456
0x47D4	0x908D52EF ;_initBlock_1+460
0x47D8	0x2AD57363 ;_initBlock_1+464
0x47DC	0xBC03EF08 ;_initBlock_1+468
0x47E0	0xBE761C6E ;_initBlock_1+472
0x47E4	0xC2E7084A ;_initBlock_1+476
0x47E8	0x5EBA67ED ;_initBlock_1+480
0x47EC	0xEF082166 ;_initBlock_1+484
0x47F0	0xBE873FE7 ;_initBlock_1+488
0x47F4	0x086D7AE0 ;_initBlock_1+492
0x47F8	0x9370C9E7 ;_initBlock_1+496
0x47FC	0x6CF5641D ;_initBlock_1+500
0x4800	0x28F5EF08 ;_initBlock_1+504
0x4804	0xB6B33408 ;_initBlock_1+508
0x4808	0x3AEF082C ;_initBlock_1+512
0x480C	0xDB0FEC0A ;_initBlock_1+516
0x4810	0xEF08CA56 ;_initBlock_1+520
0x4814	0xED6EA039 ;_initBlock_1+524
0x4818	0x0824D079 ;_initBlock_1+528
0x481C	0xAF0B6CE7 ;_initBlock_1+532
0x4820	0xB5404EA9 ;_initBlock_1+536
0x4824	0xAFB9E908 ;_initBlock_1+540
0x4828	0xD15025BF ;_initBlock_1+544
0x482C	0x9E050837 ;_initBlock_1+548
0x4830	0x943FDEDB ;_initBlock_1+552
0x4834	0xEC086BE9 ;_initBlock_1+556
0x4838	0x57AA05C5 ;_initBlock_1+560
0x483C	0x085E8ADC ;_initBlock_1+564
0x4840	0x84DA7005 ;_initBlock_1+568
0x4844	0x90CADD84 ;_initBlock_1+572
0x4848	0x00010207 ;_initBlock_1+576
0x484C	0x80C3C901 ;_initBlock_1+580
0x4850	0x00001308 ;_initBlock_1+584
0x4854	0x00000000 ;_initBlock_1+588
0x4858	0x00110600 ;_initBlock_1+592
0x485C	0x00520002 ;_initBlock_1+596
0x4860	0x01001105 ;_initBlock_1+600
0x4864	0x11052003 ;_initBlock_1+604
0x4868	0x00000101 ;_initBlock_1+608
0x486C	0x04021108 ;_initBlock_1+612
0x4870	0x00000000 ;_initBlock_1+616
0x4874	0x10110D00 ;_initBlock_1+620
0x4878	0x14000009 ;_initBlock_1+624
0x487C	0x00110F00 ;_initBlock_1+628
0x4880	0x0A000000 ;_initBlock_1+632
0x4884	0x00061111 ;_initBlock_1+636
0x4888	0x00000080 ;_initBlock_1+640
0x488C	0x11100000 ;_initBlock_1+644
0x4890	0x04000C12 ;_initBlock_1+648
0x4894	0xFFFF0801 ;_initBlock_1+652
0x4898	0x00000220 ;_initBlock_1+656
0x489C	0x10300000 ;_initBlock_1+660
0x48A0	0x0C0C1211 ;_initBlock_1+664
0x48A4	0x041E0030 ;_initBlock_1+668
0x48A8	0x00000080 ;_initBlock_1+672
0x48AC	0x00000000 ;_initBlock_1+676
0x48B0	0x0C121110 ;_initBlock_1+680
0x48B4	0x00000018 ;_initBlock_1+684
0x48B8	0x00000000 ;_initBlock_1+688
0x48BC	0x00000000 ;_initBlock_1+692
0x48C0	0x12111000 ;_initBlock_1+696
0x48C4	0x0000240C ;_initBlock_1+700
0x48C8	0x00000000 ;_initBlock_1+704
0x48CC	0x00000000 ;_initBlock_1+708
0x48D0	0x11090000 ;_initBlock_1+712
0x48D4	0x00300512 ;_initBlock_1+716
0x48D8	0x00000000 ;_initBlock_1+720
0x48DC	0x04121108 ;_initBlock_1+724
0x48E0	0x00000036 ;_initBlock_1+728
0x48E4	0x20111000 ;_initBlock_1+732
0x48E8	0x0002000C ;_initBlock_1+736
0x48EC	0xC05D0007 ;_initBlock_1+740
0x48F0	0x80C3C901 ;_initBlock_1+744
0x48F4	0x11050000 ;_initBlock_1+748
0x48F8	0xA80C0120 ;_initBlock_1+752
0x48FC	0x0C201110 ;_initBlock_1+756
0x4900	0x08800118 ;_initBlock_1+760
0x4904	0x2200C003 ;_initBlock_1+764
0x4908	0x03E80C20 ;_initBlock_1+768
0x490C	0x2011100D ;_initBlock_1+772
0x4910	0xA700240C ;_initBlock_1+776
0x4914	0x025400C6 ;_initBlock_1+780
0x4918	0x230400C2 ;_initBlock_1+784
0x491C	0x11070180 ;_initBlock_1+788
0x4920	0x60300320 ;_initBlock_1+792
0x4924	0x1105807B ;_initBlock_1+796
0x4928	0xE0350120 ;_initBlock_1+800
0x492C	0x0C201110 ;_initBlock_1+804
0x4930	0xABAB1138 ;_initBlock_1+808
0x4934	0xFFFF0280 ;_initBlock_1+812
0x4938	0xA40C2B00 ;_initBlock_1+816
0x493C	0x20110E22 ;_initBlock_1+820
0x4940	0x0181450A ;_initBlock_1+824
0x4944	0xFF000147 ;_initBlock_1+828
0x4948	0x40180006 ;_initBlock_1+832
0x494C	0x02201106 ;_initBlock_1+836
0x4950	0x06088450 ;_initBlock_1+840
0x4954	0x54022011 ;_initBlock_1+844
0x4958	0x11050703 ;_initBlock_1+848
0x495C	0x00570120 ;_initBlock_1+852
0x4960	0x05201109 ;_initBlock_1+856
0x4964	0x0604405B ;_initBlock_1+860
0x4968	0x11102078 ;_initBlock_1+864
0x496C	0xCC000C21 ;_initBlock_1+868
0x4970	0x21A030A1 ;_initBlock_1+872
0x4974	0xEAC9B9D1 ;_initBlock_1+876
0x4978	0x10111205 ;_initBlock_1+880
0x497C	0x0C0C2111 ;_initBlock_1+884
0x4980	0xFC15040A ;_initBlock_1+888
0x4984	0xA1CC0003 ;_initBlock_1+892
0x4988	0xD121A030 ;_initBlock_1+896
0x498C	0x0C211110 ;_initBlock_1+900
0x4990	0xEAC9B918 ;_initBlock_1+904
0x4994	0x0A111205 ;_initBlock_1+908
0x4998	0x03FC1504 ;_initBlock_1+912
0x499C	0x22110800 ;_initBlock_1+916
0x49A0	0x7F080004 ;_initBlock_1+920
0x49A4	0x110B1D00 ;_initBlock_1+924
0x49A8	0x2C000723 ;_initBlock_1+928
0x49AC	0x0C040B0E ;_initBlock_1+932
0x49B0	0x11100373 ;_initBlock_1+936
0x49B4	0x00000C30 ;_initBlock_1+940
0x49B8	0x00000000 ;_initBlock_1+944
0x49BC	0x00000000 ;_initBlock_1+948
0x49C0	0x0C000000 ;_initBlock_1+952
0x49C4	0x00084011 ;_initBlock_1+956
0x49C8	0x5555093B ;_initBlock_1+960
0x49CC	0xFF208988 ;_initBlock_1+964
0x49D0	0x41464900 ;_initBlock_1+968 : ?ICS?lstr12_main at 0x49D1
0x49D4	0x53004543 ;_initBlock_1+972 : ?ICS?lstr13_main at 0x49D7
0x49D8	0x00444E45 ;_initBlock_1+976
; end of _initBlock_1
;main.c,0 :: ?ICS?lstr14_main [6]
0x49DC	0x534F4C43 ;?ICS?lstr14_main+0
0x49E0	0x0045 ;?ICS?lstr14_main+4
; end of ?ICS?lstr14_main
;main.c,0 :: ?ICS?lstr15_main [10]
0x49E2	0x5F544547 ;?ICS?lstr15_main+0
0x49E6	0x47415453 ;?ICS?lstr15_main+4
0x49EA	0x0045 ;?ICS?lstr15_main+8
; end of ?ICS?lstr15_main
;,0 :: _initBlock_4 [12]
; Containing: ?ICS?lstr16_main [7]
;             ?ICS?lstr17_main [5]
0x49EC	0x4E494552 ;_initBlock_4+0 : ?ICS?lstr16_main at 0x49EC
0x49F0	0x50005449 ;_initBlock_4+4 : ?ICS?lstr17_main at 0x49F3
0x49F4	0x00474E49 ;_initBlock_4+8
; end of _initBlock_4
;,0 :: _initBlock_5 [12]
; Containing: ?ICS?lstr18_main [5]
;             ?ICS?lstr19_main [7]
0x49F8	0x54534554 ;_initBlock_5+0 : ?ICS?lstr18_main at 0x49F8
0x49FC	0x4D455200 ;_initBlock_5+4 : ?ICS?lstr19_main at 0x49FD
0x4A00	0x0045564F ;_initBlock_5+8
; end of _initBlock_5
;main.c,0 :: ?ICS?lstr20_main [8]
0x4A04	0x4E414843 ;?ICS?lstr20_main+0
0x4A08	0x004C454E ;?ICS?lstr20_main+4
; end of ?ICS?lstr20_main
;main.c,0 :: ?ICS?lstr21_main [12]
0x4A0C	0x5F544547 ;?ICS?lstr21_main+0
0x4A10	0x4E414843 ;?ICS?lstr21_main+4
0x4A14	0x004C454E ;?ICS?lstr21_main+8
; end of ?ICS?lstr21_main
;,0 :: _initBlock_8 [12]
; Containing: ?ICS?lstr22_main [7]
;             ?ICS?lstr23_main [5]
0x4A18	0x54415453 ;_initBlock_8+0 : ?ICS?lstr22_main at 0x4A18
0x4A1C	0x49005355 ;_initBlock_8+4 : ?ICS?lstr23_main at 0x4A1F
0x4A20	0x004F464E ;_initBlock_8+8
; end of _initBlock_8
;,0 :: _initBlock_9 [18]
; Containing: ?ICS?lstr24_main [11]
;             ?ICS?lstr25_main [7]
0x4A24	0x49564544 ;_initBlock_9+0 : ?ICS?lstr24_main at 0x4A24
0x4A28	0x4E494543 ;_initBlock_9+4
0x4A2C	0x53004F46 ;_initBlock_9+8 : ?ICS?lstr25_main at 0x4A2F
0x4A30	0x43524145 ;_initBlock_9+12
0x4A34	0x0048 ;_initBlock_9+16
; end of _initBlock_9
;,0 :: _initBlock_10 [36]
; Containing: ?ICS?lstr26_main [9]
;             ?ICS?lstr27_main [10]
;             ?ICS?lstr28_main [8]
;             ?ICS?lstr29_main [9]
0x4A36	0x5245564F ;_initBlock_10+0 : ?ICS?lstr26_main at 0x4A36
0x4A3A	0x45444952 ;_initBlock_10+4
0x4A3E	0x53455200 ;_initBlock_10+8 : ?ICS?lstr27_main at 0x4A3F
0x4A42	0x465F5445 ;_initBlock_10+12
0x4A46	0x53005954 ;_initBlock_10+16 : ?ICS?lstr28_main at 0x4A49
0x4A4A	0x465F5445 ;_initBlock_10+20
0x4A4E	0x44005954 ;_initBlock_10+24 : ?ICS?lstr29_main at 0x4A51
0x4A52	0x4F435349 ;_initBlock_10+28
0x4A56	0x00524556 ;_initBlock_10+32
; end of _initBlock_10
;,0 :: _initBlock_11 [18]
; Containing: ?ICS?lstr30_main [5]
;             ?ICS?lstr31_main [13]
0x4A5A	0x444E4946 ;_initBlock_11+0 : ?ICS?lstr30_main at 0x4A5A
0x4A5E	0x4E455300 ;_initBlock_11+4 : ?ICS?lstr31_main at 0x4A5F
0x4A62	0x4E555F44 ;_initBlock_11+8
0x4A66	0x434F4C42 ;_initBlock_11+12
0x4A6A	0x004B ;_initBlock_11+16
; end of _initBlock_11
;,0 :: _initBlock_12 [2]
; Containing: ?ICSmain_ucRxChannel [1]
;             ?ICS_ucUARTDataReady [1]
0x4A6C	0x0000 ;_initBlock_12+0 : ?ICSmain_ucRxChannel at 0x4A6C : ?ICS_ucUARTDataReady at 0x4A6D
; end of _initBlock_12
;,0 :: _initBlock_13 [2]
; Containing: ?ICSmain_ucRF4463IRQ [1]
;             ?ICS_ucRFTxEventPending [1]
0x4A6E	0x0000 ;_initBlock_13+0 : ?ICSmain_ucRF4463IRQ at 0x4A6E : ?ICS_ucRFTxEventPending at 0x4A6F
; end of _initBlock_13
;main.c,0 :: ?ICS_pcRF4463RxBuffer [64]
0x4A70	0x00000000 ;?ICS_pcRF4463RxBuffer+0
0x4A74	0x00000000 ;?ICS_pcRF4463RxBuffer+4
0x4A78	0x00000000 ;?ICS_pcRF4463RxBuffer+8
0x4A7C	0x00000000 ;?ICS_pcRF4463RxBuffer+12
0x4A80	0x00000000 ;?ICS_pcRF4463RxBuffer+16
0x4A84	0x00000000 ;?ICS_pcRF4463RxBuffer+20
0x4A88	0x00000000 ;?ICS_pcRF4463RxBuffer+24
0x4A8C	0x00000000 ;?ICS_pcRF4463RxBuffer+28
0x4A90	0x00000000 ;?ICS_pcRF4463RxBuffer+32
0x4A94	0x00000000 ;?ICS_pcRF4463RxBuffer+36
0x4A98	0x00000000 ;?ICS_pcRF4463RxBuffer+40
0x4A9C	0x00000000 ;?ICS_pcRF4463RxBuffer+44
0x4AA0	0x00000000 ;?ICS_pcRF4463RxBuffer+48
0x4AA4	0x00000000 ;?ICS_pcRF4463RxBuffer+52
0x4AA8	0x00000000 ;?ICS_pcRF4463RxBuffer+56
0x4AAC	0x00000000 ;?ICS_pcRF4463RxBuffer+60
; end of ?ICS_pcRF4463RxBuffer
;,0 :: _initBlock_15 [4]
; Containing: ?ICSmain_ucTxChannel [1]
;             ?ICSmain_intRFLastRSSI [2]
;             ?ICSmain_usRfNetwork [1]
0x4AB0	0x00000000 ;_initBlock_15+0 : ?ICSmain_ucTxChannel at 0x4AB0 : ?ICSmain_intRFLastRSSI at 0x4AB1 : ?ICSmain_usRfNetwork at 0x4AB3
; end of _initBlock_15
;,0 :: _initBlock_16 [4]
; Containing: ?ICS_ucSearchedModelId [1]
;             ?ICS_usUARTMessageLength [2]
;             ?ICS_ucSourceNode [1]
0x4AB4	0x00000000 ;_initBlock_16+0 : ?ICS_ucSearchedModelId at 0x4AB4 : ?ICS_usUARTMessageLength at 0x4AB5 : ?ICS_ucSourceNode at 0x4AB7
; end of _initBlock_16
;,0 :: _initBlock_17 [170]
; Containing: ?ICS_ucTempByteUART [1]
;             ?ICS_pcUARTCommand [80]
;             ?ICS_pcModelQRPrefix [20]
;             ?ICS_pcRF4463TxBuffer [64]
;             ?ICS?lstr1___Lib_PrintOut [5]
0x4AB8	0x00000000 ;_initBlock_17+0 : ?ICS_ucTempByteUART at 0x4AB8 : ?ICS_pcUARTCommand at 0x4AB9
0x4ABC	0x00000620 ;_initBlock_17+4
0x4AC0	0x00000B20 ;_initBlock_17+8
0x4AC4	0x00001120 ;_initBlock_17+12
0x4AC8	0x00001B20 ;_initBlock_17+16
0x4ACC	0x00002220 ;_initBlock_17+20
0x4AD0	0x00002720 ;_initBlock_17+24
0x4AD4	0x00002C20 ;_initBlock_17+28
0x4AD8	0x00003320 ;_initBlock_17+32
0x4ADC	0x00003B20 ;_initBlock_17+36
0x4AE0	0x00004720 ;_initBlock_17+40
0x4AE4	0x00004E20 ;_initBlock_17+44
0x4AE8	0x00005320 ;_initBlock_17+48
0x4AEC	0x00005E20 ;_initBlock_17+52
0x4AF0	0x00006520 ;_initBlock_17+56
0x4AF4	0x00006E20 ;_initBlock_17+60
0x4AF8	0x00007820 ;_initBlock_17+64
0x4AFC	0x00008020 ;_initBlock_17+68
0x4B00	0x00008920 ;_initBlock_17+72
0x4B04	0x00008E20 ;_initBlock_17+76
0x4B08	0x00566820 ;_initBlock_17+80 : ?ICS_pcModelQRPrefix at 0x4B09
0x4B0C	0x00565F00 ;_initBlock_17+84
0x4B10	0x00566200 ;_initBlock_17+88
0x4B14	0x00566500 ;_initBlock_17+92
0x4B18	0x00566E00 ;_initBlock_17+96
0x4B1C	0x00000000 ;_initBlock_17+100 : ?ICS_pcRF4463TxBuffer at 0x4B1D
0x4B20	0x00000000 ;_initBlock_17+104
0x4B24	0x00000000 ;_initBlock_17+108
0x4B28	0x00000000 ;_initBlock_17+112
0x4B2C	0x00000000 ;_initBlock_17+116
0x4B30	0x00000000 ;_initBlock_17+120
0x4B34	0x00000000 ;_initBlock_17+124
0x4B38	0x00000000 ;_initBlock_17+128
0x4B3C	0x00000000 ;_initBlock_17+132
0x4B40	0x00000000 ;_initBlock_17+136
0x4B44	0x00000000 ;_initBlock_17+140
0x4B48	0x00000000 ;_initBlock_17+144
0x4B4C	0x00000000 ;_initBlock_17+148
0x4B50	0x00000000 ;_initBlock_17+152
0x4B54	0x00000000 ;_initBlock_17+156
0x4B58	0x00000000 ;_initBlock_17+160
0x4B5C	0x6C756E00 ;_initBlock_17+164 : ?ICS?lstr1___Lib_PrintOut at 0x4B5D
0x4B60	0x006C ;_initBlock_17+168
; end of _initBlock_17
;__Lib_GPIO_32F10x_Defs.c,711 :: __GPIO_MODULE_USART1_PA9_10 [108]
0x4B64	0x00000009 ;__GPIO_MODULE_USART1_PA9_10+0
0x4B68	0x0000000A ;__GPIO_MODULE_USART1_PA9_10+4
0x4B6C	0xFFFFFFFF ;__GPIO_MODULE_USART1_PA9_10+8
0x4B70	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+12
0x4B74	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+16
0x4B78	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+20
0x4B7C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+24
0x4B80	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+28
0x4B84	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+32
0x4B88	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+36
0x4B8C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+40
0x4B90	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+44
0x4B94	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+48
0x4B98	0x00000818 ;__GPIO_MODULE_USART1_PA9_10+52
0x4B9C	0x00000018 ;__GPIO_MODULE_USART1_PA9_10+56
0x4BA0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+60
0x4BA4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+64
0x4BA8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+68
0x4BAC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+72
0x4BB0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+76
0x4BB4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+80
0x4BB8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+84
0x4BBC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+88
0x4BC0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+92
0x4BC4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+96
0x4BC8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+100
0x4BCC	0x00000004 ;__GPIO_MODULE_USART1_PA9_10+104
; end of __GPIO_MODULE_USART1_PA9_10
;__Lib_GPIO_32F10x_Defs.c,680 :: __GPIO_MODULE_SPI2_PB13_14_15 [108]
0x4BD0	0x0000001D ;__GPIO_MODULE_SPI2_PB13_14_15+0
0x4BD4	0x0000001E ;__GPIO_MODULE_SPI2_PB13_14_15+4
0x4BD8	0x0000001F ;__GPIO_MODULE_SPI2_PB13_14_15+8
0x4BDC	0xFFFFFFFF ;__GPIO_MODULE_SPI2_PB13_14_15+12
0x4BE0	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+16
0x4BE4	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+20
0x4BE8	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+24
0x4BEC	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+28
0x4BF0	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+32
0x4BF4	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+36
0x4BF8	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+40
0x4BFC	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+44
0x4C00	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+48
0x4C04	0x00000818 ;__GPIO_MODULE_SPI2_PB13_14_15+52
0x4C08	0x00000818 ;__GPIO_MODULE_SPI2_PB13_14_15+56
0x4C0C	0x00000818 ;__GPIO_MODULE_SPI2_PB13_14_15+60
0x4C10	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+64
0x4C14	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+68
0x4C18	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+72
0x4C1C	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+76
0x4C20	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+80
0x4C24	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+84
0x4C28	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+88
0x4C2C	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+92
0x4C30	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+96
0x4C34	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+100
0x4C38	0x00000000 ;__GPIO_MODULE_SPI2_PB13_14_15+104
; end of __GPIO_MODULE_SPI2_PB13_14_15
;,0 :: _initBlock_20 [14]
; Containing: ?ICSvRF4463RxCommand_ucPosition_L0 [1]
;             ?ICSvRF4463RxCommand_pcQR_L0 [13]
0x4C3C	0x00000005 ;_initBlock_20+0 : ?ICSvRF4463RxCommand_ucPosition_L0 at 0x4C3C : ?ICSvRF4463RxCommand_pcQR_L0 at 0x4C3D
0x4C40	0x00000000 ;_initBlock_20+4
0x4C44	0x00000000 ;_initBlock_20+8
0x4C48	0x0000 ;_initBlock_20+12
; end of _initBlock_20
;,0 :: _initBlock_21 [38]
; Containing: ?ICSvRF4463RxCommand_pcUIDText_L0 [25]
;             ?ICSvRF4463RxCommand_pcUIDHex_L0 [13]
0x4C4A	0x00000000 ;_initBlock_21+0 : ?ICSvRF4463RxCommand_pcUIDText_L0 at 0x4C4A
0x4C4E	0x00000000 ;_initBlock_21+4
0x4C52	0x00000000 ;_initBlock_21+8
0x4C56	0x00000000 ;_initBlock_21+12
0x4C5A	0x00000000 ;_initBlock_21+16
0x4C5E	0x00000000 ;_initBlock_21+20
0x4C62	0x00000000 ;_initBlock_21+24 : ?ICSvRF4463RxCommand_pcUIDHex_L0 at 0x4C63
0x4C66	0x00000000 ;_initBlock_21+28
0x4C6A	0x00000000 ;_initBlock_21+32
0x4C6E	0x0000 ;_initBlock_21+36
; end of _initBlock_21
;__Lib_PrintOut.c,64 :: __Lib_PrintOut__powers_ [52]
0x4C70	0x3F800000 ;__Lib_PrintOut__powers_+0
0x4C74	0x41200000 ;__Lib_PrintOut__powers_+4
0x4C78	0x42C80000 ;__Lib_PrintOut__powers_+8
0x4C7C	0x447A0000 ;__Lib_PrintOut__powers_+12
0x4C80	0x461C4000 ;__Lib_PrintOut__powers_+16
0x4C84	0x47C35000 ;__Lib_PrintOut__powers_+20
0x4C88	0x49742400 ;__Lib_PrintOut__powers_+24
0x4C8C	0x4B189680 ;__Lib_PrintOut__powers_+28
0x4C90	0x4CBEBC20 ;__Lib_PrintOut__powers_+32
0x4C94	0x4E6E6B28 ;__Lib_PrintOut__powers_+36
0x4C98	0x501502F9 ;__Lib_PrintOut__powers_+40
0x4C9C	0x60AD78EC ;__Lib_PrintOut__powers_+44
0x4CA0	0x7149F2CA ;__Lib_PrintOut__powers_+48
; end of __Lib_PrintOut__powers_
;__Lib_PrintOut.c,81 :: __Lib_PrintOut__npowers_ [52]
0x4CA4	0x3F800000 ;__Lib_PrintOut__npowers_+0
0x4CA8	0x3DCCCCCD ;__Lib_PrintOut__npowers_+4
0x4CAC	0x3C23D70A ;__Lib_PrintOut__npowers_+8
0x4CB0	0x3A83126F ;__Lib_PrintOut__npowers_+12
0x4CB4	0x38D1B717 ;__Lib_PrintOut__npowers_+16
0x4CB8	0x3727C5AC ;__Lib_PrintOut__npowers_+20
0x4CBC	0x358637BD ;__Lib_PrintOut__npowers_+24
0x4CC0	0x33D6BF95 ;__Lib_PrintOut__npowers_+28
0x4CC4	0x322BCC77 ;__Lib_PrintOut__npowers_+32
0x4CC8	0x3089705F ;__Lib_PrintOut__npowers_+36
0x4CCC	0x2EDBE6FF ;__Lib_PrintOut__npowers_+40
0x4CD0	0x1E3CE508 ;__Lib_PrintOut__npowers_+44
0x4CD4	0x0DA24260 ;__Lib_PrintOut__npowers_+48
; end of __Lib_PrintOut__npowers_
;__Lib_PrintOut.c,113 :: __Lib_PrintOut_octpowers [48]
0x4CD8	0x00000001 ;__Lib_PrintOut_octpowers+0
0x4CDC	0x00000008 ;__Lib_PrintOut_octpowers+4
0x4CE0	0x00000040 ;__Lib_PrintOut_octpowers+8
0x4CE4	0x00000200 ;__Lib_PrintOut_octpowers+12
0x4CE8	0x00001000 ;__Lib_PrintOut_octpowers+16
0x4CEC	0x00008000 ;__Lib_PrintOut_octpowers+20
0x4CF0	0x00040000 ;__Lib_PrintOut_octpowers+24
0x4CF4	0x00200000 ;__Lib_PrintOut_octpowers+28
0x4CF8	0x01000000 ;__Lib_PrintOut_octpowers+32
0x4CFC	0x08000000 ;__Lib_PrintOut_octpowers+36
0x4D00	0x40000000 ;__Lib_PrintOut_octpowers+40
0x4D04	0x00000000 ;__Lib_PrintOut_octpowers+44
; end of __Lib_PrintOut_octpowers
;main.c,0 :: ?lstr_116_main [45]
0x4D08	0x4652205B ;?lstr_116_main+0
0x4D0C	0x33363434 ;?lstr_116_main+4
0x4D10	0x38205D20 ;?lstr_116_main+8
0x4D14	0x484D3836 ;?lstr_116_main+12
0x4D18	0x6150207A ;?lstr_116_main+16
0x4D1C	0x656D6172 ;?lstr_116_main+20
0x4D20	0x73726574 ;?lstr_116_main+24
0x4D24	0x746F6E20 ;?lstr_116_main+28
0x4D28	0x61766120 ;?lstr_116_main+32
0x4D2C	0x62616C69 ;?lstr_116_main+36
0x4D30	0x0A0D656C ;?lstr_116_main+40
0x4D34	0x00 ;?lstr_116_main+44
; end of ?lstr_116_main
;__Lib_PrintOut.c,102 :: __Lib_PrintOut_dpowers [40]
0x4D38	0x00000001 ;__Lib_PrintOut_dpowers+0
0x4D3C	0x0000000A ;__Lib_PrintOut_dpowers+4
0x4D40	0x00000064 ;__Lib_PrintOut_dpowers+8
0x4D44	0x000003E8 ;__Lib_PrintOut_dpowers+12
0x4D48	0x00002710 ;__Lib_PrintOut_dpowers+16
0x4D4C	0x000186A0 ;__Lib_PrintOut_dpowers+20
0x4D50	0x000F4240 ;__Lib_PrintOut_dpowers+24
0x4D54	0x00989680 ;__Lib_PrintOut_dpowers+28
0x4D58	0x05F5E100 ;__Lib_PrintOut_dpowers+32
0x4D5C	0x3B9ACA00 ;__Lib_PrintOut_dpowers+36
; end of __Lib_PrintOut_dpowers
;,0 :: _initBlock_27 [144]
; Containing: ?lstr_127_main [37]
;             ?lstr_63_main [36]
;             ?lstr_126_main [36]
;             ?lstr_52_main [35]
0x4D60	0x6652205B ;_initBlock_27+0 : ?lstr_127_main at 0x4D60
0x4D64	0x33363434 ;_initBlock_27+4
0x4D68	0x49205D20 ;_initBlock_27+8
0x4D6C	0x6C61766E ;_initBlock_27+12
0x4D70	0x50206469 ;_initBlock_27+16
0x4D74	0x7265776F ;_initBlock_27+20
0x4D78	0x6C615620 ;_initBlock_27+24
0x4D7C	0x203A6575 ;_initBlock_27+28
0x4D80	0x0A0D6425 ;_initBlock_27+32
0x4D84	0x52205B00 ;_initBlock_27+36 : ?lstr_63_main at 0x4D85
0x4D88	0x36343446 ;_initBlock_27+40
0x4D8C	0x205D2033 ;_initBlock_27+44
0x4D90	0x75746553 ;_initBlock_27+48
0x4D94	0x65522070 ;_initBlock_27+52
0x4D98	0x65697274 ;_initBlock_27+56
0x4D9C	0x78452073 ;_initBlock_27+60
0x4DA0	0x64646563 ;_initBlock_27+64
0x4DA4	0x0A0D6465 ;_initBlock_27+68
0x4DA8	0x52205B00 ;_initBlock_27+72 : ?lstr_126_main at 0x4DA9
0x4DAC	0x36343446 ;_initBlock_27+76
0x4DB0	0x205D2033 ;_initBlock_27+80
0x4DB4	0x7473614C ;_initBlock_27+84
0x4DB8	0x61654D20 ;_initBlock_27+88
0x4DBC	0x65727573 ;_initBlock_27+92
0x4DC0	0x53522064 ;_initBlock_27+96
0x4DC4	0x203A4953 ;_initBlock_27+100
0x4DC8	0x0A0D6925 ;_initBlock_27+104
0x4DCC	0x52205B00 ;_initBlock_27+108 : ?lstr_52_main at 0x4DCD
0x4DD0	0x36343446 ;_initBlock_27+112
0x4DD4	0x205D2033 ;_initBlock_27+116
0x4DD8	0x7373654D ;_initBlock_27+120
0x4DDC	0x20656761 ;_initBlock_27+124
0x4DE0	0x2079616D ;_initBlock_27+128
0x4DE4	0x62206562 ;_initBlock_27+132
0x4DE8	0x656B6F72 ;_initBlock_27+136
0x4DEC	0x000A0D6E ;_initBlock_27+140
; end of _initBlock_27
;,0 :: _initBlock_28 [68]
; Containing: ?lstr_61_main [35]
;             ?lstr_62_main [33]
0x4DF0	0x4652205B ;_initBlock_28+0 : ?lstr_61_main at 0x4DF0
0x4DF4	0x33363634 ;_initBlock_28+4
0x4DF8	0x53205D20 ;_initBlock_28+8
0x4DFC	0x70757465 ;_initBlock_28+12
0x4E00	0x79725420 ;_initBlock_28+16
0x4E04	0x6425203A ;_initBlock_28+20
0x4E08	0x63755320 ;_initBlock_28+24
0x4E0C	0x73736563 ;_initBlock_28+28
0x4E10	0x5B000A0D ;_initBlock_28+32 : ?lstr_62_main at 0x4E13
0x4E14	0x34465220 ;_initBlock_28+36
0x4E18	0x20333634 ;_initBlock_28+40
0x4E1C	0x6553205D ;_initBlock_28+44
0x4E20	0x20707574 ;_initBlock_28+48
0x4E24	0x20797254 ;_initBlock_28+52
0x4E28	0x46206425 ;_initBlock_28+56
0x4E2C	0x656C6961 ;_initBlock_28+60
0x4E30	0x000A0D64 ;_initBlock_28+64
; end of _initBlock_28
;,0 :: _initBlock_29 [65]
; Containing: ?lstr_98_main [33]
;             ?lstr_55_main [32]
0x4E34	0x4652205B ;_initBlock_29+0 : ?lstr_98_main at 0x4E34
0x4E38	0x33363434 ;_initBlock_29+4
0x4E3C	0x44205D20 ;_initBlock_29+8
0x4E40	0x69747365 ;_initBlock_29+12
0x4E44	0x6974616E ;_initBlock_29+16
0x4E48	0x6E206E6F ;_initBlock_29+20
0x4E4C	0x3A65646F ;_initBlock_29+24
0x4E50	0x0A0D6425 ;_initBlock_29+28
0x4E54	0x52205B00 ;_initBlock_29+32 : ?lstr_55_main at 0x4E55
0x4E58	0x36343446 ;_initBlock_29+36
0x4E5C	0x205D2033 ;_initBlock_29+40
0x4E60	0x66667542 ;_initBlock_29+44
0x4E64	0x4F207265 ;_initBlock_29+48
0x4E68	0x6F207475 ;_initBlock_29+52
0x4E6C	0x69532066 ;_initBlock_29+56
0x4E70	0x0A0D657A ;_initBlock_29+60
0x4E74	0x00 ;_initBlock_29+64
; end of _initBlock_29
;__Lib_PrintOut.c,108 :: __Lib_PrintOut_hexpowers [32]
0x4E78	0x00000001 ;__Lib_PrintOut_hexpowers+0
0x4E7C	0x00000010 ;__Lib_PrintOut_hexpowers+4
0x4E80	0x00000100 ;__Lib_PrintOut_hexpowers+8
0x4E84	0x00001000 ;__Lib_PrintOut_hexpowers+12
0x4E88	0x00010000 ;__Lib_PrintOut_hexpowers+16
0x4E8C	0x00100000 ;__Lib_PrintOut_hexpowers+20
0x4E90	0x01000000 ;__Lib_PrintOut_hexpowers+24
0x4E94	0x10000000 ;__Lib_PrintOut_hexpowers+28
; end of __Lib_PrintOut_hexpowers
;main.c,0 :: ?lstr_73_main [32]
0x4E98	0x4652205B ;?lstr_73_main+0
0x4E9C	0x33363434 ;?lstr_73_main+4
0x4EA0	0x44205D20 ;?lstr_73_main+8
0x4EA4	0x63657465 ;?lstr_73_main+12
0x4EA8	0x20646574 ;?lstr_73_main+16
0x4EAC	0x64616F4C ;?lstr_73_main+20
0x4EB0	0x25203A73 ;?lstr_73_main+24
0x4EB4	0x000A0D64 ;?lstr_73_main+28
; end of ?lstr_73_main
;,0 :: _initBlock_32 [62]
; Containing: ?lstr_89_main [31]
;             ?lstr_82_main [31]
0x4EB8	0x4652205B ;_initBlock_32+0 : ?lstr_89_main at 0x4EB8
0x4EBC	0x33363434 ;_initBlock_32+4
0x4EC0	0x55205D20 ;_initBlock_32+8
0x4EC4	0x6E61686E ;_initBlock_32+12
0x4EC8	0x64656C64 ;_initBlock_32+16
0x4ECC	0x6D6F6320 ;_initBlock_32+20
0x4ED0	0x646E616D ;_initBlock_32+24
0x4ED4	0x5B000A0D ;_initBlock_32+28 : ?lstr_82_main at 0x4ED7
0x4ED8	0x34465220 ;_initBlock_32+32
0x4EDC	0x20333634 ;_initBlock_32+36
0x4EE0	0x6E55205D ;_initBlock_32+40
0x4EE4	0x646E6168 ;_initBlock_32+44
0x4EE8	0x2064656C ;_initBlock_32+48
0x4EEC	0x6D6D6F63 ;_initBlock_32+52
0x4EF0	0x0D646E61 ;_initBlock_32+56
0x4EF4	0x000A ;_initBlock_32+60
; end of _initBlock_32
;,0 :: _initBlock_33 [62]
; Containing: ?lstr_85_main [31]
;             ?lstr_80_main [31]
0x4EF6	0x4652205B ;_initBlock_33+0 : ?lstr_85_main at 0x4EF6
0x4EFA	0x33363434 ;_initBlock_33+4
0x4EFE	0x55205D20 ;_initBlock_33+8
0x4F02	0x6E61686E ;_initBlock_33+12
0x4F06	0x64656C64 ;_initBlock_33+16
0x4F0A	0x6D6F6320 ;_initBlock_33+20
0x4F0E	0x646E616D ;_initBlock_33+24
0x4F12	0x5B000A0D ;_initBlock_33+28 : ?lstr_80_main at 0x4F15
0x4F16	0x34465220 ;_initBlock_33+32
0x4F1A	0x20333634 ;_initBlock_33+36
0x4F1E	0x6E55205D ;_initBlock_33+40
0x4F22	0x646E6168 ;_initBlock_33+44
0x4F26	0x2064656C ;_initBlock_33+48
0x4F2A	0x6D6D6F63 ;_initBlock_33+52
0x4F2E	0x0D646E61 ;_initBlock_33+56
0x4F32	0x000A ;_initBlock_33+60
; end of _initBlock_33
;,0 :: _initBlock_34 [62]
; Containing: ?lstr_77_main [31]
;             ?lstr_79_main [31]
0x4F34	0x4652205B ;_initBlock_34+0 : ?lstr_77_main at 0x4F34
0x4F38	0x33363434 ;_initBlock_34+4
0x4F3C	0x56205D20 ;_initBlock_34+8
0x4F40	0x69737265 ;_initBlock_34+12
0x4F44	0x203A6E6F ;_initBlock_34+16
0x4F48	0x252E6425 ;_initBlock_34+20
0x4F4C	0x64252E64 ;_initBlock_34+24
0x4F50	0x5B000A0D ;_initBlock_34+28 : ?lstr_79_main at 0x4F53
0x4F54	0x34465220 ;_initBlock_34+32
0x4F58	0x20333634 ;_initBlock_34+36
0x4F5C	0x6556205D ;_initBlock_34+40
0x4F60	0x6F697372 ;_initBlock_34+44
0x4F64	0x25203A6E ;_initBlock_34+48
0x4F68	0x64252E64 ;_initBlock_34+52
0x4F6C	0x0D64252E ;_initBlock_34+56
0x4F70	0x000A ;_initBlock_34+60
; end of _initBlock_34
;,0 :: _initBlock_35 [62]
; Containing: ?lstr_118_main [31]
;             ?lstr_67_main [31]
0x4F72	0x4652205B ;_initBlock_35+0 : ?lstr_118_main at 0x4F72
0x4F76	0x33363434 ;_initBlock_35+4
0x4F7A	0x49205D20 ;_initBlock_35+8
0x4F7E	0x6C61766E ;_initBlock_35+12
0x4F82	0x66206469 ;_initBlock_35+16
0x4F86	0x75716572 ;_initBlock_35+20
0x4F8A	0x79636E65 ;_initBlock_35+24
0x4F8E	0x5B000A0D ;_initBlock_35+28 : ?lstr_67_main at 0x4F91
0x4F92	0x34465220 ;_initBlock_35+32
0x4F96	0x20333634 ;_initBlock_35+36
0x4F9A	0x6E55205D ;_initBlock_35+40
0x4F9E	0x646E6168 ;_initBlock_35+44
0x4FA2	0x2064656C ;_initBlock_35+48
0x4FA6	0x6D6D6F63 ;_initBlock_35+52
0x4FAA	0x0D646E61 ;_initBlock_35+56
0x4FAE	0x000A ;_initBlock_35+60
; end of _initBlock_35
;,0 :: _initBlock_36 [62]
; Containing: ?lstr_95_main [31]
;             ?lstr_92_main [31]
0x4FB0	0x4652205B ;_initBlock_36+0 : ?lstr_95_main at 0x4FB0
0x4FB4	0x33363434 ;_initBlock_36+4
0x4FB8	0x55205D20 ;_initBlock_36+8
0x4FBC	0x6E61686E ;_initBlock_36+12
0x4FC0	0x64656C64 ;_initBlock_36+16
0x4FC4	0x6D6F6320 ;_initBlock_36+20
0x4FC8	0x646E616D ;_initBlock_36+24
0x4FCC	0x5B000A0D ;_initBlock_36+28 : ?lstr_92_main at 0x4FCF
0x4FD0	0x34465220 ;_initBlock_36+32
0x4FD4	0x20333634 ;_initBlock_36+36
0x4FD8	0x6E55205D ;_initBlock_36+40
0x4FDC	0x646E6168 ;_initBlock_36+44
0x4FE0	0x2064656C ;_initBlock_36+48
0x4FE4	0x6D6D6F63 ;_initBlock_36+52
0x4FE8	0x0D646E61 ;_initBlock_36+56
0x4FEC	0x000A ;_initBlock_36+60
; end of _initBlock_36
;main.c,0 :: ?lstr_84_main [30]
0x4FEE	0x4652205B ;?lstr_84_main+0
0x4FF2	0x33363434 ;?lstr_84_main+4
0x4FF6	0x48205D20 ;?lstr_84_main+8
0x4FFA	0x6E206275 ;?lstr_84_main+12
0x4FFE	0x2065646F ;?lstr_84_main+16
0x5002	0x75716572 ;?lstr_84_main+20
0x5006	0x0D747365 ;?lstr_84_main+24
0x500A	0x000A ;?lstr_84_main+28
; end of ?lstr_84_main
;main.c,0 :: ?lstr_91_main [30]
0x500C	0x4652205B ;?lstr_91_main+0
0x5010	0x33363434 ;?lstr_91_main+4
0x5014	0x48205D20 ;?lstr_91_main+8
0x5018	0x6E206275 ;?lstr_91_main+12
0x501C	0x2065646F ;?lstr_91_main+16
0x5020	0x75716572 ;?lstr_91_main+20
0x5024	0x0D747365 ;?lstr_91_main+24
0x5028	0x000A ;?lstr_91_main+28
; end of ?lstr_91_main
;main.c,0 :: ?lstr_94_main [30]
0x502A	0x4652205B ;?lstr_94_main+0
0x502E	0x33363434 ;?lstr_94_main+4
0x5032	0x48205D20 ;?lstr_94_main+8
0x5036	0x6E206275 ;?lstr_94_main+12
0x503A	0x2065646F ;?lstr_94_main+16
0x503E	0x75716572 ;?lstr_94_main+20
0x5042	0x0D747365 ;?lstr_94_main+24
0x5046	0x000A ;?lstr_94_main+28
; end of ?lstr_94_main
;main.c,0 :: ?lstr_87_main [30]
0x5048	0x4652205B ;?lstr_87_main+0
0x504C	0x33363434 ;?lstr_87_main+4
0x5050	0x48205D20 ;?lstr_87_main+8
0x5054	0x6E206275 ;?lstr_87_main+12
0x5058	0x2065646F ;?lstr_87_main+16
0x505C	0x75716572 ;?lstr_87_main+20
0x5060	0x0D747365 ;?lstr_87_main+24
0x5064	0x000A ;?lstr_87_main+28
; end of ?lstr_87_main
;,0 :: _initBlock_41 [58]
; Containing: ?lstr_96_main [29]
;             ?lstr_119_main [29]
0x5066	0x4652205B ;_initBlock_41+0 : ?lstr_96_main at 0x5066
0x506A	0x33363434 ;_initBlock_41+4
0x506E	0x55205D20 ;_initBlock_41+8
0x5072	0x6E61686E ;_initBlock_41+12
0x5076	0x64656C64 ;_initBlock_41+16
0x507A	0x62617420 ;_initBlock_41+20
0x507E	0x0A0D656C ;_initBlock_41+24
0x5082	0x52205B00 ;_initBlock_41+28 : ?lstr_119_main at 0x5083
0x5086	0x36343446 ;_initBlock_41+32
0x508A	0x205D2033 ;_initBlock_41+36
0x508E	0x61766E49 ;_initBlock_41+40
0x5092	0x2064696C ;_initBlock_41+44
0x5096	0x6E616843 ;_initBlock_41+48
0x509A	0x0D6C656E ;_initBlock_41+52
0x509E	0x000A ;_initBlock_41+56
; end of _initBlock_41
;,0 :: _initBlock_42 [58]
; Containing: ?lstr_114_main [29]
;             ?lstr_113_main [29]
0x50A0	0x4652205B ;_initBlock_42+0 : ?lstr_114_main at 0x50A0
0x50A4	0x33363434 ;_initBlock_42+4
0x50A8	0x49205D20 ;_initBlock_42+8
0x50AC	0x6C61766E ;_initBlock_42+12
0x50B0	0x43206469 ;_initBlock_42+16
0x50B4	0x6E6E6168 ;_initBlock_42+20
0x50B8	0x0A0D6C65 ;_initBlock_42+24
0x50BC	0x52205B00 ;_initBlock_42+28 : ?lstr_113_main at 0x50BD
0x50C0	0x36343446 ;_initBlock_42+32
0x50C4	0x205D2033 ;_initBlock_42+36
0x50C8	0x61766E49 ;_initBlock_42+40
0x50CC	0x2064696C ;_initBlock_42+44
0x50D0	0x7774654E ;_initBlock_42+48
0x50D4	0x0D6B726F ;_initBlock_42+52
0x50D8	0x000A ;_initBlock_42+56
; end of _initBlock_42
;,0 :: _initBlock_43 [58]
; Containing: ?lstr_71_main [29]
;             ?lstr_117_main [29]
0x50DA	0x4652205B ;_initBlock_43+0 : ?lstr_71_main at 0x50DA
0x50DE	0x33363434 ;_initBlock_43+4
0x50E2	0x44205D20 ;_initBlock_43+8
0x50E6	0x63697665 ;_initBlock_43+12
0x50EA	0x65522065 ;_initBlock_43+16
0x50EE	0x6E6F7073 ;_initBlock_43+20
0x50F2	0x0A0D6573 ;_initBlock_43+24
0x50F6	0x52205B00 ;_initBlock_43+28 : ?lstr_117_main at 0x50F7
0x50FA	0x36343446 ;_initBlock_43+32
0x50FE	0x205D2033 ;_initBlock_43+36
0x5102	0x4D353139 ;_initBlock_43+40
0x5106	0x53207A48 ;_initBlock_43+44
0x510A	0x63656C65 ;_initBlock_43+48
0x510E	0x0D646574 ;_initBlock_43+52
0x5112	0x000A ;_initBlock_43+56
; end of _initBlock_43
;,0 :: _initBlock_44 [58]
; Containing: ?lstr_115_main [29]
;             ?lstr_122_main [29]
0x5114	0x4652205B ;_initBlock_44+0 : ?lstr_115_main at 0x5114
0x5118	0x33363434 ;_initBlock_44+4
0x511C	0x38205D20 ;_initBlock_44+8
0x5120	0x484D3836 ;_initBlock_44+12
0x5124	0x6553207A ;_initBlock_44+16
0x5128	0x7463656C ;_initBlock_44+20
0x512C	0x0A0D6465 ;_initBlock_44+24
0x5130	0x52205B00 ;_initBlock_44+28 : ?lstr_122_main at 0x5131
0x5134	0x36343446 ;_initBlock_44+32
0x5138	0x205D2033 ;_initBlock_44+36
0x513C	0x61766E49 ;_initBlock_44+40
0x5140	0x2064696C ;_initBlock_44+44
0x5144	0x7774654E ;_initBlock_44+48
0x5148	0x0D6B726F ;_initBlock_44+52
0x514C	0x000A ;_initBlock_44+56
; end of _initBlock_44
;,0 :: _initBlock_45 [58]
; Containing: ?lstr_78_main [29]
;             ?lstr_36_main [29]
0x514E	0x4652205B ;_initBlock_45+0 : ?lstr_78_main at 0x514E
0x5152	0x33363434 ;_initBlock_45+4
0x5156	0x4C205D20 ;_initBlock_45+8
0x515A	0x2064616F ;_initBlock_45+12
0x515E	0x74617453 ;_initBlock_45+16
0x5162	0x203A7375 ;_initBlock_45+20
0x5166	0x0A0D6425 ;_initBlock_45+24
0x516A	0x55205B00 ;_initBlock_45+28 : ?lstr_36_main at 0x516B
0x516E	0x20545241 ;_initBlock_45+32
0x5172	0x6E45205D ;_initBlock_45+36
0x5176	0x61462064 ;_initBlock_45+40
0x517A	0x726F7463 ;_initBlock_45+44
0x517E	0x74532079 ;_initBlock_45+48
0x5182	0x0D656761 ;_initBlock_45+52
0x5186	0x000A ;_initBlock_45+56
; end of _initBlock_45
;main.c,0 :: ?lstr_57_main [28]
0x5188	0x4652205B ;?lstr_57_main+0
0x518C	0x33363434 ;?lstr_57_main+4
0x5190	0x54205D20 ;?lstr_57_main+8
0x5194	0x68432078 ;?lstr_57_main+12
0x5198	0x656E6E61 ;?lstr_57_main+16
0x519C	0x25203A6C ;?lstr_57_main+20
0x51A0	0x000A0D64 ;?lstr_57_main+24
; end of ?lstr_57_main
;main.c,0 :: ?lstr_58_main [28]
0x51A4	0x4652205B ;?lstr_58_main+0
0x51A8	0x33363434 ;?lstr_58_main+4
0x51AC	0x52205D20 ;?lstr_58_main+8
0x51B0	0x68432078 ;?lstr_58_main+12
0x51B4	0x656E6E61 ;?lstr_58_main+16
0x51B8	0x25203A6C ;?lstr_58_main+20
0x51BC	0x000A0D64 ;?lstr_58_main+24
; end of ?lstr_58_main
;main.c,0 :: ?lstr_121_main [28]
0x51C0	0x4652205B ;?lstr_121_main+0
0x51C4	0x33363434 ;?lstr_121_main+4
0x51C8	0x54205D20 ;?lstr_121_main+8
0x51CC	0x68432078 ;?lstr_121_main+12
0x51D0	0x656E6E61 ;?lstr_121_main+16
0x51D4	0x25203A6C ;?lstr_121_main+20
0x51D8	0x000A0D64 ;?lstr_121_main+24
; end of ?lstr_121_main
;main.c,0 :: ?lstr_120_main [28]
0x51DC	0x4652205B ;?lstr_120_main+0
0x51E0	0x33363434 ;?lstr_120_main+4
0x51E4	0x52205D20 ;?lstr_120_main+8
0x51E8	0x68432078 ;?lstr_120_main+12
0x51EC	0x656E6E61 ;?lstr_120_main+16
0x51F0	0x25203A6C ;?lstr_120_main+20
0x51F4	0x000A0D64 ;?lstr_120_main+24
; end of ?lstr_120_main
;main.c,0 :: ?lstr_97_main [28]
0x51F8	0x4652205B ;?lstr_97_main+0
0x51FC	0x33363434 ;?lstr_97_main+4
0x5200	0x53205D20 ;?lstr_97_main+8
0x5204	0x6372756F ;?lstr_97_main+12
0x5208	0x6F6E2065 ;?lstr_97_main+16
0x520C	0x253A6564 ;?lstr_97_main+20
0x5210	0x000A0D64 ;?lstr_97_main+24
; end of ?lstr_97_main
;main.c,0 :: ?lstr_70_main [28]
0x5214	0x4652205B ;?lstr_70_main+0
0x5218	0x33363434 ;?lstr_70_main+4
0x521C	0x52205D20 ;?lstr_70_main+8
0x5220	0x65757165 ;?lstr_70_main+12
0x5224	0x51207473 ;?lstr_70_main+16
0x5228	0x25203A52 ;?lstr_70_main+20
0x522C	0x000A0D73 ;?lstr_70_main+24
; end of ?lstr_70_main
;main.c,0 :: ?lstr_66_main [28]
0x5230	0x4652205B ;?lstr_66_main+0
0x5234	0x33363434 ;?lstr_66_main+4
0x5238	0x53205D20 ;?lstr_66_main+8
0x523C	0x75746174 ;?lstr_66_main+12
0x5240	0x6F432073 ;?lstr_66_main+16
0x5244	0x6E616D6D ;?lstr_66_main+20
0x5248	0x000A0D64 ;?lstr_66_main+24
; end of ?lstr_66_main
;,0 :: _initBlock_53 [54]
; Containing: ?lstr_49_main [27]
;             ?lstr_43_main [27]
0x524C	0x4155205B ;_initBlock_53+0 : ?lstr_49_main at 0x524C
0x5250	0x5D205452 ;_initBlock_53+4
0x5254	0x6E694620 ;_initBlock_53+8
0x5258	0x6E692064 ;_initBlock_53+12
0x525C	0x61684320 ;_initBlock_53+16
0x5260	0x6C656E6E ;_initBlock_53+20
0x5264	0x5B000A0D ;_initBlock_53+24 : ?lstr_43_main at 0x5267
0x5268	0x52415520 ;_initBlock_53+28
0x526C	0x205D2054 ;_initBlock_53+32
0x5270	0x20746547 ;_initBlock_53+36
0x5274	0x69766544 ;_initBlock_53+40
0x5278	0x49206563 ;_initBlock_53+44
0x527C	0x0D6F666E ;_initBlock_53+48
0x5280	0x000A ;_initBlock_53+52
; end of _initBlock_53
;main.c,0 :: ?lstr_83_main [26]
0x5282	0x4652205B ;?lstr_83_main+0
0x5286	0x33363434 ;?lstr_83_main+4
0x528A	0x47205D20 ;?lstr_83_main+8
0x528E	0x61626F6C ;?lstr_83_main+12
0x5292	0x6154206C ;?lstr_83_main+16
0x5296	0x0D656C62 ;?lstr_83_main+20
0x529A	0x000A ;?lstr_83_main+24
; end of ?lstr_83_main
;main.c,0 :: ?lstr_90_main [26]
0x529C	0x4652205B ;?lstr_90_main+0
0x52A0	0x33363434 ;?lstr_90_main+4
0x52A4	0x44205D20 ;?lstr_90_main+8
0x52A8	0x656D6D69 ;?lstr_90_main+12
0x52AC	0x61542072 ;?lstr_90_main+16
0x52B0	0x0D656C62 ;?lstr_90_main+20
0x52B4	0x000A ;?lstr_90_main+24
; end of ?lstr_90_main
;main.c,0 :: ?lstr_93_main [26]
0x52B6	0x4652205B ;?lstr_93_main+0
0x52BA	0x33363434 ;?lstr_93_main+4
0x52BE	0x4F205D20 ;?lstr_93_main+8
0x52C2	0x656C7475 ;?lstr_93_main+12
0x52C6	0x61542074 ;?lstr_93_main+16
0x52CA	0x0D656C62 ;?lstr_93_main+20
0x52CE	0x000A ;?lstr_93_main+24
; end of ?lstr_93_main
;main.c,0 :: ?lstr_60_main [26]
0x52D0	0x4652205B ;?lstr_60_main+0
0x52D4	0x33363434 ;?lstr_60_main+4
0x52D8	0x54205D20 ;?lstr_60_main+8
0x52DC	0x6F502078 ;?lstr_60_main+12
0x52E0	0x3A726577 ;?lstr_60_main+16
0x52E4	0x0D642520 ;?lstr_60_main+20
0x52E8	0x000A ;?lstr_60_main+24
; end of ?lstr_60_main
;main.c,0 :: ?lstr_86_main [26]
0x52EA	0x4652205B ;?lstr_86_main+0
0x52EE	0x33363434 ;?lstr_86_main+4
0x52F2	0x53205D20 ;?lstr_86_main+8
0x52F6	0x63746977 ;?lstr_86_main+12
0x52FA	0x61542068 ;?lstr_86_main+16
0x52FE	0x0D656C62 ;?lstr_86_main+20
0x5302	0x000A ;?lstr_86_main+24
; end of ?lstr_86_main
;,0 :: _initBlock_59 [50]
; Containing: ?lstr_46_main [25]
;             ?lstr_59_main [25]
0x5304	0x4155205B ;_initBlock_59+0 : ?lstr_46_main at 0x5304
0x5308	0x5D205452 ;_initBlock_59+4
0x530C	0x73655220 ;_initBlock_59+8
0x5310	0x46207465 ;_initBlock_59+12
0x5314	0x6F746361 ;_initBlock_59+16
0x5318	0x0A0D7972 ;_initBlock_59+20
0x531C	0x52205B00 ;_initBlock_59+24 : ?lstr_59_main at 0x531D
0x5320	0x36343446 ;_initBlock_59+28
0x5324	0x205D2033 ;_initBlock_59+32
0x5328	0x7774654E ;_initBlock_59+36
0x532C	0x3A6B726F ;_initBlock_59+40
0x5330	0x0D642520 ;_initBlock_59+44
0x5334	0x000A ;_initBlock_59+48
; end of _initBlock_59
;,0 :: _initBlock_60 [50]
; Containing: ?lstr_68_main [25]
;             ?lstr_69_main [25]
0x5336	0x4652205B ;_initBlock_60+0 : ?lstr_68_main at 0x5336
0x533A	0x33363434 ;_initBlock_60+4
0x533E	0x53205D20 ;_initBlock_60+8
0x5342	0x70757465 ;_initBlock_60+12
0x5346	0x62615420 ;_initBlock_60+16
0x534A	0x0A0D656C ;_initBlock_60+20
0x534E	0x52205B00 ;_initBlock_60+24 : ?lstr_69_main at 0x534F
0x5352	0x36343446 ;_initBlock_60+28
0x5356	0x205D2033 ;_initBlock_60+32
0x535A	0x20627548 ;_initBlock_60+36
0x535E	0x75716552 ;_initBlock_60+40
0x5362	0x0D747365 ;_initBlock_60+44
0x5366	0x000A ;_initBlock_60+48
; end of _initBlock_60
;,0 :: _initBlock_61 [50]
; Containing: ?lstr_123_main [25]
;             ?lstr_100_main [25]
0x5368	0x4652205B ;_initBlock_61+0 : ?lstr_123_main at 0x5368
0x536C	0x33363434 ;_initBlock_61+4
0x5370	0x4E205D20 ;_initBlock_61+8
0x5374	0x6F777465 ;_initBlock_61+12
0x5378	0x203A6B72 ;_initBlock_61+16
0x537C	0x0A0D6425 ;_initBlock_61+20
0x5380	0x52205B00 ;_initBlock_61+24 : ?lstr_100_main at 0x5381
0x5384	0x36343446 ;_initBlock_61+28
0x5388	0x205D2033 ;_initBlock_61+32
0x538C	0x6D6D6F43 ;_initBlock_61+36
0x5390	0x3A646E61 ;_initBlock_61+40
0x5394	0x0D642520 ;_initBlock_61+44
0x5398	0x000A ;_initBlock_61+48
; end of _initBlock_61
;main.c,0 :: ?lstr_75_main [24]
0x539A	0x4652205B ;?lstr_75_main+0
0x539E	0x33363434 ;?lstr_75_main+4
0x53A2	0x4C205D20 ;?lstr_75_main+8
0x53A6	0x2064616F ;?lstr_75_main+12
0x53AA	0x25203A32 ;?lstr_75_main+16
0x53AE	0x000A0D64 ;?lstr_75_main+20
; end of ?lstr_75_main
;main.c,0 :: ?lstr_35_main [24]
0x53B2	0x4155205B ;?lstr_35_main+0
0x53B6	0x5D205452 ;?lstr_35_main+4
0x53BA	0x6E655320 ;?lstr_35_main+8
0x53BE	0x654D2064 ;?lstr_35_main+12
0x53C2	0x67617373 ;?lstr_35_main+16
0x53C6	0x000A0D65 ;?lstr_35_main+20
; end of ?lstr_35_main
;main.c,0 :: ?lstr_47_main [24]
0x53CA	0x4155205B ;?lstr_47_main+0
0x53CE	0x5D205452 ;?lstr_47_main+4
0x53D2	0x74655320 ;?lstr_47_main+8
0x53D6	0x65764F20 ;?lstr_47_main+12
0x53DA	0x64697272 ;?lstr_47_main+16
0x53DE	0x000A0D65 ;?lstr_47_main+20
; end of ?lstr_47_main
;main.c,0 :: ?lstr_74_main [24]
0x53E2	0x4652205B ;?lstr_74_main+0
0x53E6	0x33363434 ;?lstr_74_main+4
0x53EA	0x4C205D20 ;?lstr_74_main+8
0x53EE	0x2064616F ;?lstr_74_main+12
0x53F2	0x25203A31 ;?lstr_74_main+16
0x53F6	0x000A0D64 ;?lstr_74_main+20
; end of ?lstr_74_main
;main.c,0 :: ?lstr_56_main [24]
0x53FA	0x4652205B ;?lstr_56_main+0
0x53FE	0x33363434 ;?lstr_56_main+4
0x5402	0x50205D20 ;?lstr_56_main+8
0x5406	0x6D617261 ;?lstr_56_main+12
0x540A	0x72657465 ;?lstr_56_main+16
0x540E	0x000A0D73 ;?lstr_56_main+20
; end of ?lstr_56_main
;main.c,0 :: ?lstr_65_main [24]
0x5412	0x4652205B ;?lstr_65_main+0
0x5416	0x33363434 ;?lstr_65_main+4
0x541A	0x54205D20 ;?lstr_65_main+8
0x541E	0x20747365 ;?lstr_65_main+12
0x5422	0x6C626154 ;?lstr_65_main+16
0x5426	0x000A0D65 ;?lstr_65_main+20
; end of ?lstr_65_main
;main.c,0 :: ?lstr_124_main [24]
0x542A	0x4652205B ;?lstr_124_main+0
0x542E	0x33363434 ;?lstr_124_main+4
0x5432	0x43205D20 ;?lstr_124_main+8
0x5436	0x66205354 ;?lstr_124_main+12
0x543A	0x656C6961 ;?lstr_124_main+16
0x543E	0x000A0D64 ;?lstr_124_main+20
; end of ?lstr_124_main
;main.c,0 :: ?lstr_76_main [24]
0x5442	0x4652205B ;?lstr_76_main+0
0x5446	0x33363434 ;?lstr_76_main+4
0x544A	0x4C205D20 ;?lstr_76_main+8
0x544E	0x2064616F ;?lstr_76_main+12
0x5452	0x25203A33 ;?lstr_76_main+16
0x5456	0x000A0D64 ;?lstr_76_main+20
; end of ?lstr_76_main
;,0 :: _initBlock_70 [46]
; Containing: ?lstr_81_main [23]
;             ?lstr_42_main [23]
0x545A	0x4652205B ;_initBlock_70+0 : ?lstr_81_main at 0x545A
0x545E	0x33363434 ;_initBlock_70+4
0x5462	0x4F205D20 ;_initBlock_70+8
0x5466	0x54204154 ;_initBlock_70+12
0x546A	0x656C6261 ;_initBlock_70+16
0x546E	0x5B000A0D ;_initBlock_70+20 : ?lstr_42_main at 0x5471
0x5472	0x52415520 ;_initBlock_70+24
0x5476	0x205D2054 ;_initBlock_70+28
0x547A	0x20746553 ;_initBlock_70+32
0x547E	0x6E616843 ;_initBlock_70+36
0x5482	0x0D6C656E ;_initBlock_70+40
0x5486	0x000A ;_initBlock_70+44
; end of _initBlock_70
;,0 :: _initBlock_71 [46]
; Containing: ?lstr_33_main [23]
;             ?lstr_99_main [23]
0x5488	0x4155205B ;_initBlock_71+0 : ?lstr_33_main at 0x5488
0x548C	0x52205452 ;_initBlock_71+4
0x5490	0x205D2058 ;_initBlock_71+8
0x5494	0x6B636150 ;_initBlock_71+12
0x5498	0x203A7465 ;_initBlock_71+16
0x549C	0x5B007325 ;_initBlock_71+20 : ?lstr_99_main at 0x549F
0x54A0	0x34465220 ;_initBlock_71+24
0x54A4	0x20333634 ;_initBlock_71+28
0x54A8	0x6154205D ;_initBlock_71+32
0x54AC	0x3A656C62 ;_initBlock_71+36
0x54B0	0x0D642520 ;_initBlock_71+40
0x54B4	0x000A ;_initBlock_71+44
; end of _initBlock_71
;,0 :: _initBlock_72 [46]
; Containing: ?lstr_32_main [23]
;             ?ICS?lstr53_main [23]
0x54B6	0x5249205B ;_initBlock_72+0 : ?lstr_32_main at 0x54B6
0x54BA	0x205D2051 ;_initBlock_72+4
0x54BE	0x54524155 ;_initBlock_72+8
0x54C2	0x65764F20 ;_initBlock_72+12
0x54C6	0x6E757272 ;_initBlock_72+16
0x54CA	0x5B000A0D ;_initBlock_72+20 : ?ICS?lstr53_main at 0x54CD
0x54CE	0x34465220 ;_initBlock_72+24
0x54D2	0x20333634 ;_initBlock_72+28
0x54D6	0x5D207852 ;_initBlock_72+32
0x54DA	0x63615020 ;_initBlock_72+36
0x54DE	0x3A74656B ;_initBlock_72+40
0x54E2	0x0020 ;_initBlock_72+44
; end of _initBlock_72
;,0 :: _initBlock_73 [88]
; Containing: ?lstr_54_main [23]
;             ?lstr_88_main [22]
;             ?lstr_125_main [22]
;             ?lstr_72_main [21]
0x54E4	0x4652205B ;_initBlock_73+0 : ?lstr_54_main at 0x54E4
0x54E8	0x33363434 ;_initBlock_73+4
0x54EC	0x48205D20 ;_initBlock_73+8
0x54F0	0x6E692057 ;_initBlock_73+12
0x54F4	0x65737520 ;_initBlock_73+16
0x54F8	0x5B000A0D ;_initBlock_73+20 : ?lstr_88_main at 0x54FB
0x54FC	0x34465220 ;_initBlock_73+24
0x5500	0x20333634 ;_initBlock_73+28
0x5504	0x6F4E205D ;_initBlock_73+32
0x5508	0x203A6564 ;_initBlock_73+36
0x550C	0x0A0D6425 ;_initBlock_73+40
0x5510	0x52205B00 ;_initBlock_73+44 : ?lstr_125_main at 0x5511
0x5514	0x36343446 ;_initBlock_73+48
0x5518	0x205D2033 ;_initBlock_73+52
0x551C	0x49535352 ;_initBlock_73+56
0x5520	0x6925203A ;_initBlock_73+60
0x5524	0x5B000A0D ;_initBlock_73+64 : ?lstr_72_main at 0x5527
0x5528	0x34465220 ;_initBlock_73+68
0x552C	0x20333634 ;_initBlock_73+72
0x5530	0x4955205D ;_initBlock_73+76
0x5534	0x25203A44 ;_initBlock_73+80
0x5538	0x000A0D73 ;_initBlock_73+84
; end of _initBlock_73
;,0 :: _initBlock_74 [80]
; Containing: ?lstr_37_main [21]
;             ?lstr_45_main [20]
;             ?lstr_48_main [20]
;             ?lstr_64_main [19]
0x553C	0x4155205B ;_initBlock_74+0 : ?lstr_37_main at 0x553C
0x5540	0x5D205452 ;_initBlock_74+4
0x5544	0x74654720 ;_initBlock_74+8
0x5548	0x61745320 ;_initBlock_74+12
0x554C	0x0A0D6567 ;_initBlock_74+16
0x5550	0x55205B00 ;_initBlock_74+20 : ?lstr_45_main at 0x5551
0x5554	0x20545241 ;_initBlock_74+24
0x5558	0x764F205D ;_initBlock_74+28
0x555C	0x69727265 ;_initBlock_74+32
0x5560	0x0A0D6564 ;_initBlock_74+36
0x5564	0x55205B00 ;_initBlock_74+40 : ?lstr_48_main at 0x5565
0x5568	0x20545241 ;_initBlock_74+44
0x556C	0x6944205D ;_initBlock_74+48
0x5570	0x766F6373 ;_initBlock_74+52
0x5574	0x0A0D7265 ;_initBlock_74+56
0x5578	0x52205B00 ;_initBlock_74+60 : ?lstr_64_main at 0x5579
0x557C	0x36343446 ;_initBlock_74+64
0x5580	0x205D2033 ;_initBlock_74+68
0x5584	0x64616552 ;_initBlock_74+72
0x5588	0x000A0D79 ;_initBlock_74+76
; end of _initBlock_74
;main.c,0 :: ?lstr_38_main [18]
0x558C	0x4155205B ;?lstr_38_main+0
0x5590	0x5D205452 ;?lstr_38_main+4
0x5594	0x62655220 ;?lstr_38_main+8
0x5598	0x0D746F6F ;?lstr_38_main+12
0x559C	0x000A ;?lstr_38_main+16
; end of ?lstr_38_main
;main.c,0 :: ?lstr_44_main [18]
0x559E	0x4155205B ;?lstr_44_main+0
0x55A2	0x5D205452 ;?lstr_44_main+4
0x55A6	0x61655320 ;?lstr_44_main+8
0x55AA	0x0D686372 ;?lstr_44_main+12
0x55AE	0x000A ;?lstr_44_main+16
; end of ?lstr_44_main
;main.c,0 :: ?lstr_41_main [18]
0x55B0	0x4155205B ;?lstr_41_main+0
0x55B4	0x5D205452 ;?lstr_41_main+4
0x55B8	0x6D655220 ;?lstr_41_main+8
0x55BC	0x0D65766F ;?lstr_41_main+12
0x55C0	0x000A ;?lstr_41_main+16
; end of ?lstr_41_main
;main.c,0 :: ?lstr_50_main [18]
0x55C2	0x61766E49 ;?lstr_50_main+0
0x55C6	0x2064696C ;?lstr_50_main+4
0x55CA	0x6D6D6F43 ;?lstr_50_main+8
0x55CE	0x0D646E61 ;?lstr_50_main+12
0x55D2	0x000A ;?lstr_50_main+16
; end of ?lstr_50_main
;,0 :: _initBlock_79 [34]
; Containing: hexb [17]
;             hexs [17]
0x55D4	0x33323130 ;_initBlock_79+0 : hexb at 0x55D4
0x55D8	0x37363534 ;_initBlock_79+4
0x55DC	0x42413938 ;_initBlock_79+8
0x55E0	0x46454443 ;_initBlock_79+12
0x55E4	0x32313000 ;_initBlock_79+16 : hexs at 0x55E5
0x55E8	0x36353433 ;_initBlock_79+20
0x55EC	0x61393837 ;_initBlock_79+24
0x55F0	0x65646362 ;_initBlock_79+28
0x55F4	0x0066 ;_initBlock_79+32
; end of _initBlock_79
;__Lib_System_105_107.c,388 :: __Lib_System_105_107_APBAHBPrescTable [16]
0x55F6	0x00000000 ;__Lib_System_105_107_APBAHBPrescTable+0
0x55FA	0x04030201 ;__Lib_System_105_107_APBAHBPrescTable+4
0x55FE	0x04030201 ;__Lib_System_105_107_APBAHBPrescTable+8
0x5602	0x09080706 ;__Lib_System_105_107_APBAHBPrescTable+12
; end of __Lib_System_105_107_APBAHBPrescTable
;main.c,0 :: ?lstr_40_main [16]
0x5606	0x4155205B ;?lstr_40_main+0
0x560A	0x5D205452 ;?lstr_40_main+4
0x560E	0x73655420 ;?lstr_40_main+8
0x5612	0x000A0D74 ;?lstr_40_main+12
; end of ?lstr_40_main
;main.c,0 :: ?lstr_11_main [16]
0x5616	0x5041205B ;?lstr_11_main+0
0x561A	0x205D2050 ;?lstr_11_main+4
0x561E	0x72617453 ;?lstr_11_main+8
0x5622	0x000A0D74 ;?lstr_11_main+12
; end of ?lstr_11_main
;main.c,0 :: ?lstr_39_main [16]
0x5626	0x4155205B ;?lstr_39_main+0
0x562A	0x5D205452 ;?lstr_39_main+4
0x562E	0x6E695020 ;?lstr_39_main+8
0x5632	0x000A0D67 ;?lstr_39_main+12
; end of ?lstr_39_main
;main.c,25 :: _pcHexChar [16]
0x5636	0x33323130 ;_pcHexChar+0
0x563A	0x37363534 ;_pcHexChar+4
0x563E	0x42413938 ;_pcHexChar+8
0x5642	0x46454443 ;_pcHexChar+12
; end of _pcHexChar
;,0 :: _initBlock_85 [16]
; Containing: ?ICS?lstr34_main [9]
;             ?lstr_145_main [7]
0x5646	0x474E4F44 ;_initBlock_85+0 : ?ICS?lstr34_main at 0x5646
0x564A	0x0A0D454C ;_initBlock_85+4
0x564E	0x53455400 ;_initBlock_85+8 : ?lstr_145_main at 0x564F
0x5652	0x000A0D54 ;_initBlock_85+12
; end of _initBlock_85
;,0 :: _initBlock_86 [6]
; Containing: ?lstr_1_main [3]
;             ?lstr_2_main [3]
0x5656	0x4B004F44 ;_initBlock_86+0 : ?lstr_1_main at 0x5656 : ?lstr_2_main at 0x5659
0x565A	0x0048 ;_initBlock_86+4
; end of _initBlock_86
;,0 :: _initBlock_87 [6]
; Containing: ?lstr_3_main [3]
;             ?lstr_7_main [3]
0x565C	0x4B00534B ;_initBlock_87+0 : ?lstr_3_main at 0x565C : ?lstr_7_main at 0x565F
0x5660	0x0048 ;_initBlock_87+4
; end of _initBlock_87
;,0 :: _initBlock_88 [6]
; Containing: ?lstr_8_main [3]
;             ?lstr_9_main [3]
0x5662	0x4B00534B ;_initBlock_88+0 : ?lstr_8_main at 0x5662 : ?lstr_9_main at 0x5665
0x5666	0x0044 ;_initBlock_88+4
; end of _initBlock_88
;,0 :: _initBlock_89 [6]
; Containing: ?lstr_6_main [3]
;             ?lstr_4_main [3]
0x5668	0x4B004F44 ;_initBlock_89+0 : ?lstr_6_main at 0x5668 : ?lstr_4_main at 0x566B
0x566C	0x0044 ;_initBlock_89+4
; end of _initBlock_89
;,0 :: _initBlock_90 [6]
; Containing: ?lstr_10_main [3]
;             ?lstr_5_main [3]
0x566E	0x4B004F4B ;_initBlock_90+0 : ?lstr_10_main at 0x566E : ?lstr_5_main at 0x5671
0x5672	0x004F ;_initBlock_90+4
; end of _initBlock_90
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0150      [30]    __Lib_UART_123_45_UARTx_Write
0x0170      [66]    __FloatToSignedIntegral
0x01B4     [138]    __Mul_FP
0x0240      [28]    _UART1_Write
0x025C     [380]    __Lib_PrintOut_scale
0x03D8      [18]    _vDebugPrint
0x03EC      [22]    _isdigit
0x0404     [104]    __Compare_FP
0x046C     [164]    __Div_FP
0x0510     [196]    __Lib_PrintOut_fround
0x05D4      [74]    _vRf4463WriteTxFIFO
0x0620      [34]    __Lib_SPI_123_SPIx_Read
0x0644     [254]    __Add_FP
0x0744      [70]    __FloatToUnsignedIntegral
0x078C      [44]    __UnsignedIntegralToFloat
0x07B8     [258]    __Sub_FP
0x08BC      [60]    _vRf4463EnterTxMode
0x08F8      [40]    _ucRf4463TxPacket
0x0920      [40]    _strchr
0x0948      [28]    _SPI2_Read
0x0964     [112]    _vRf4463RSSI
0x09D4      [50]    __Lib_UART_123_45_UARTx_Write_Text
0x0A08      [58]    _strncmp
0x0A44     [148]    __Lib_GPIO_32F10x_GPIO_Configure_Pin
0x0AD8    [4600]    __doprntout
0x1CD0      [28]    _strlen
0x1CEC      [16]    _vRF4463SetPinSDN
0x1CFC      [20]    _ucRf4463SPIByte
0x1D10      [16]    _vRF4463SetPinSelect
0x1D20     [148]    _vRf4463SetChannels
0x1DB4      [66]    _strstr
0x1DF8      [48]    _vRf4463SPIReadBuffer
0x1E28      [28]    _UART1_Write_Text
0x1E44      [88]    _vHexToASCII
0x1E9C      [34]    _memcpy
0x1EC0     [112]    _vRf4463SetNetwork
0x1F30      [52]    _memcmp
0x1F64     [124]    _atoi
0x1FE0      [20]    ___CC2DW
0x1FF4      [24]    _SystemReset
0x200C      [38]    _PrintOut
0x2034     [272]    _GPIO_Alternate_Function_Enable
0x2144     [168]    _RCC_GetClocksFrequency
0x21EC     [224]    _vRF4463TxMessage
0x22CC      [16]    _vRF4463SetNode
0x22DC      [32]    _memset
0x22FC      [64]    _vRf4463ReadRxFIFO
0x233C      [80]    _vRf4463EnterRxMode
0x238C      [32]    _ucRf4463RxPacket
0x23AC      [32]    _vRf4463FIFOReset
0x23CC    [1300]    _vRF4463RxCommand
0x28E0      [56]    _xRF4463GetLastRSSI
0x2918    [1688]    _vUARTCommands
0x2FB0     [100]    _ucRf4463CheckCTS
0x3014     [120]    _vRf4463SetConfiguration
0x308C      [34]    _vBufferSetToZero
0x30B0      [58]    _ucRf4463SetSyncWords
0x30EC     [104]    _ucRf4463SetProperty
0x3154     [580]    __Lib_UART_123_45_UARTx_Init_Advanced
0x3398     [140]    _GPIO_Clk_Enable
0x3424      [66]    __Lib_SPI_123_SPIx_Init_Advanced
0x3468      [38]    _vRf4463SPIWriteBuffer
0x3490     [134]    _vRf4463PowerOnReset
0x3518      [98]    _ucRf4463GetCommand
0x357C      [88]    _ucRf4463SetTxPower
0x35D4     [120]    _NVIC_IntEnable
0x364C      [84]    _SPI2_Init_Advanced
0x36A0      [16]    _vRF4463ResetIRQFlag
0x36B0      [40]    _UART1_Init_Advanced
0x36D8      [16]    _Get_Fosc_kHz
0x36E8      [16]    _ucRF4463GetIRQFlag
0x36F8     [184]    _vRF4463MesageHandler
0x37B0      [26]    _Delay_Cyc
0x37CC     [500]    _GPIO_Config
0x39C0      [32]    _ucRf4463EnterStandbyMode
0x39E0      [68]    _ucRf4463SetCommand
0x3A24      [76]    _vUARTRxMessage
0x3A70      [44]    _vUARTRxInit
0x3A9C     [784]    _vRf4463Init
0x3DAC      [24]    _GPIO_Digital_Input
0x3DC4      [66]    _ucRf4463DeviceAvailability
0x3E08      [36]    _ucRf4463RxInit
0x3E2C      [58]    ___FillZeros
0x3E68     [108]    __Lib_System_105_107_SystemClockSetDefault
0x3ED4      [28]    _GPIO_Digital_Output
0x3EF0     [500]    _ucRF4463Setup
0x40E4      [88]    _vDongleLoop
0x413C      [44]    _ucRf4463ClearInterrupts
0x4168     [140]    _Sound_Play
0x41F4      [84]    _Sound_Init
0x4248      [44]    _vUARTTxInit
0x4274      [20]    _vButtonISR
0x4288      [32]    _Timer6_interrupt
0x42A8      [64]    _RFISR
0x42E8     [220]    _vUARTISR
0x43C4     [344]    __Lib_System_105_107_InitialSetUpRCCRCC2
0x4520     [204]    _main
0x45EC       [8]    ___GenExcept
0x45F4      [20]    __Lib_System_105_107_InitialSetUpFosc
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000       [6]    ?lstr12_main
0x20000006       [5]    ?lstr13_main
0x2000000B       [6]    ?lstr14_main
0x20000011      [10]    ?lstr15_main
0x2000001B       [7]    ?lstr16_main
0x20000022       [5]    ?lstr17_main
0x20000027       [5]    ?lstr18_main
0x2000002C       [7]    ?lstr19_main
0x20000033       [8]    ?lstr20_main
0x2000003B      [12]    ?lstr21_main
0x20000047       [7]    ?lstr22_main
0x2000004E       [5]    ?lstr23_main
0x20000053      [11]    ?lstr24_main
0x2000005E       [7]    ?lstr25_main
0x20000065       [9]    ?lstr26_main
0x2000006E      [10]    ?lstr27_main
0x20000078       [8]    ?lstr28_main
0x20000080       [9]    ?lstr29_main
0x20000089       [5]    ?lstr30_main
0x2000008E      [13]    ?lstr31_main
0x2000009B       [1]    main_ucRxChannel
0x2000009C       [1]    _ucUARTDataReady
0x2000009D       [1]    main_ucRF4463IRQ
0x2000009E       [1]    _ucRFTxEventPending
0x2000009F      [64]    _pcRF4463RxBuffer
0x200000DF       [1]    main_ucTxChannel
0x200000E0       [2]    main_intRFLastRSSI
0x200000E2       [1]    main_usRfNetwork
0x200000E3       [1]    _ucSearchedModelId
0x200000E4       [2]    _usUARTMessageLength
0x200000E6       [1]    _ucSourceNode
0x200000E7       [1]    _ucTempByteUART
0x200000E8      [80]    _pcUARTCommand
0x20000138      [20]    _pcModelQRPrefix
0x2000014C      [64]    _pcRF4463TxBuffer
0x2000018C       [5]    ?lstr1___Lib_PrintOut
0x20000191    [2048]    _pcRxUARTBuffer
0x20000991      [15]    main_pcSentQR
0x200009A0      [15]    _pcTempQR
0x200009B0       [4]    ___System_CLOCK_IN_KHZ
0x200009B4       [4]    __Lib_Sound_soundPortAddr
0x200009B8       [4]    __Lib_Sound_pinMask1
0x200009BC       [4]    __Lib_Sound_pinMask0
0x200009C0       [4]    _SPI_Rd_Ptr
0x200009C4       [4]    _SPI_Wr_Ptr
0x200009C8       [4]    _UART_Wr_Ptr
0x200009CC       [4]    _UART_Rd_Ptr
0x200009D0       [4]    _UART_Rdy_Ptr
0x200009D4       [4]    _UART_Tx_Idle_Ptr
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x451C       [4]    __Lib_System_105_107_ADCPrescTable
0x4608     [969]    _RF4463_CONFIGURATION_DATA
0x49D1       [6]    ?ICS?lstr12_main
0x49D7       [5]    ?ICS?lstr13_main
0x49DC       [6]    ?ICS?lstr14_main
0x49E2      [10]    ?ICS?lstr15_main
0x49EC       [7]    ?ICS?lstr16_main
0x49F3       [5]    ?ICS?lstr17_main
0x49F8       [5]    ?ICS?lstr18_main
0x49FD       [7]    ?ICS?lstr19_main
0x4A04       [8]    ?ICS?lstr20_main
0x4A0C      [12]    ?ICS?lstr21_main
0x4A18       [7]    ?ICS?lstr22_main
0x4A1F       [5]    ?ICS?lstr23_main
0x4A24      [11]    ?ICS?lstr24_main
0x4A2F       [7]    ?ICS?lstr25_main
0x4A36       [9]    ?ICS?lstr26_main
0x4A3F      [10]    ?ICS?lstr27_main
0x4A49       [8]    ?ICS?lstr28_main
0x4A51       [9]    ?ICS?lstr29_main
0x4A5A       [5]    ?ICS?lstr30_main
0x4A5F      [13]    ?ICS?lstr31_main
0x4A6C       [1]    ?ICSmain_ucRxChannel
0x4A6D       [1]    ?ICS_ucUARTDataReady
0x4A6E       [1]    ?ICSmain_ucRF4463IRQ
0x4A6F       [1]    ?ICS_ucRFTxEventPending
0x4A70      [64]    ?ICS_pcRF4463RxBuffer
0x4AB0       [1]    ?ICSmain_ucTxChannel
0x4AB1       [2]    ?ICSmain_intRFLastRSSI
0x4AB3       [1]    ?ICSmain_usRfNetwork
0x4AB4       [1]    ?ICS_ucSearchedModelId
0x4AB5       [2]    ?ICS_usUARTMessageLength
0x4AB7       [1]    ?ICS_ucSourceNode
0x4AB8       [1]    ?ICS_ucTempByteUART
0x4AB9      [80]    ?ICS_pcUARTCommand
0x4B09      [20]    ?ICS_pcModelQRPrefix
0x4B1D      [64]    ?ICS_pcRF4463TxBuffer
0x4B5D       [5]    ?ICS?lstr1___Lib_PrintOut
0x4B64     [108]    __GPIO_MODULE_USART1_PA9_10
0x4BD0     [108]    __GPIO_MODULE_SPI2_PB13_14_15
0x4C3C       [1]    ?ICSvRF4463RxCommand_ucPosition_L0
0x4C3D      [13]    ?ICSvRF4463RxCommand_pcQR_L0
0x4C4A      [25]    ?ICSvRF4463RxCommand_pcUIDText_L0
0x4C63      [13]    ?ICSvRF4463RxCommand_pcUIDHex_L0
0x4C70      [52]    __Lib_PrintOut__powers_
0x4CA4      [52]    __Lib_PrintOut__npowers_
0x4CD8      [48]    __Lib_PrintOut_octpowers
0x4D08      [45]    ?lstr_116_main
0x4D38      [40]    __Lib_PrintOut_dpowers
0x4D60      [37]    ?lstr_127_main
0x4D85      [36]    ?lstr_63_main
0x4DA9      [36]    ?lstr_126_main
0x4DCD      [35]    ?lstr_52_main
0x4DF0      [35]    ?lstr_61_main
0x4E13      [33]    ?lstr_62_main
0x4E34      [33]    ?lstr_98_main
0x4E55      [32]    ?lstr_55_main
0x4E78      [32]    __Lib_PrintOut_hexpowers
0x4E98      [32]    ?lstr_73_main
0x4EB8      [31]    ?lstr_89_main
0x4ED7      [31]    ?lstr_82_main
0x4EF6      [31]    ?lstr_85_main
0x4F15      [31]    ?lstr_80_main
0x4F34      [31]    ?lstr_77_main
0x4F53      [31]    ?lstr_79_main
0x4F72      [31]    ?lstr_118_main
0x4F91      [31]    ?lstr_67_main
0x4FB0      [31]    ?lstr_95_main
0x4FCF      [31]    ?lstr_92_main
0x4FEE      [30]    ?lstr_84_main
0x500C      [30]    ?lstr_91_main
0x502A      [30]    ?lstr_94_main
0x5048      [30]    ?lstr_87_main
0x5066      [29]    ?lstr_96_main
0x5083      [29]    ?lstr_119_main
0x50A0      [29]    ?lstr_114_main
0x50BD      [29]    ?lstr_113_main
0x50DA      [29]    ?lstr_71_main
0x50F7      [29]    ?lstr_117_main
0x5114      [29]    ?lstr_115_main
0x5131      [29]    ?lstr_122_main
0x514E      [29]    ?lstr_78_main
0x516B      [29]    ?lstr_36_main
0x5188      [28]    ?lstr_57_main
0x51A4      [28]    ?lstr_58_main
0x51C0      [28]    ?lstr_121_main
0x51DC      [28]    ?lstr_120_main
0x51F8      [28]    ?lstr_97_main
0x5214      [28]    ?lstr_70_main
0x5230      [28]    ?lstr_66_main
0x524C      [27]    ?lstr_49_main
0x5267      [27]    ?lstr_43_main
0x5282      [26]    ?lstr_83_main
0x529C      [26]    ?lstr_90_main
0x52B6      [26]    ?lstr_93_main
0x52D0      [26]    ?lstr_60_main
0x52EA      [26]    ?lstr_86_main
0x5304      [25]    ?lstr_46_main
0x531D      [25]    ?lstr_59_main
0x5336      [25]    ?lstr_68_main
0x534F      [25]    ?lstr_69_main
0x5368      [25]    ?lstr_123_main
0x5381      [25]    ?lstr_100_main
0x539A      [24]    ?lstr_75_main
0x53B2      [24]    ?lstr_35_main
0x53CA      [24]    ?lstr_47_main
0x53E2      [24]    ?lstr_74_main
0x53FA      [24]    ?lstr_56_main
0x5412      [24]    ?lstr_65_main
0x542A      [24]    ?lstr_124_main
0x5442      [24]    ?lstr_76_main
0x545A      [23]    ?lstr_81_main
0x5471      [23]    ?lstr_42_main
0x5488      [23]    ?lstr_33_main
0x549F      [23]    ?lstr_99_main
0x54B6      [23]    ?lstr_32_main
0x54CD      [23]    ?ICS?lstr53_main
0x54E4      [23]    ?lstr_54_main
0x54FB      [22]    ?lstr_88_main
0x5511      [22]    ?lstr_125_main
0x5527      [21]    ?lstr_72_main
0x553C      [21]    ?lstr_37_main
0x5551      [20]    ?lstr_45_main
0x5565      [20]    ?lstr_48_main
0x5579      [19]    ?lstr_64_main
0x558C      [18]    ?lstr_38_main
0x559E      [18]    ?lstr_44_main
0x55B0      [18]    ?lstr_41_main
0x55C2      [18]    ?lstr_50_main
0x55D4      [17]    __Lib_PrintOut_hexb
0x55E5      [17]    __Lib_PrintOut_hexs
0x55F6      [16]    __Lib_System_105_107_APBAHBPrescTable
0x5606      [16]    ?lstr_40_main
0x5616      [16]    ?lstr_11_main
0x5626      [16]    ?lstr_39_main
0x5636      [16]    _pcHexChar
0x5646       [9]    ?ICS?lstr34_main
0x564F       [7]    ?lstr_145_main
0x5656       [3]    ?lstr_1_main
0x5659       [3]    ?lstr_2_main
0x565C       [3]    ?lstr_3_main
0x565F       [3]    ?lstr_7_main
0x5662       [3]    ?lstr_8_main
0x5665       [3]    ?lstr_9_main
0x5668       [3]    ?lstr_6_main
0x566B       [3]    ?lstr_4_main
0x566E       [3]    ?lstr_10_main
0x5671       [3]    ?lstr_5_main
