[INF:CM0023] Creating log file ../../build/regression/CastStructMember/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<120> s<119> l<2:1> el<1:2>
n<> u<2> t<Struct_keyword> p<3> l<2:9> el<2:15>
n<> u<3> t<Struct_union> p<11> c<2> s<10> l<2:9> el<2:15>
n<> u<4> t<IntegerAtomType_Int> p<5> l<3:3> el<3:6>
n<> u<5> t<Data_type> p<6> c<4> l<3:3> el<3:6>
n<> u<6> t<Data_type_or_void> p<10> c<5> s<9> l<3:3> el<3:6>
n<WIDTH> u<7> t<StringConst> p<8> l<3:7> el<3:12>
n<> u<8> t<Variable_decl_assignment> p<9> c<7> l<3:7> el<3:12>
n<> u<9> t<List_of_variable_decl_assignments> p<10> c<8> l<3:7> el<3:12>
n<> u<10> t<Struct_union_member> p<11> c<6> l<3:3> el<3:13>
n<> u<11> t<Data_type> p<13> c<3> s<12> l<2:9> el<4:2>
n<width_t> u<12> t<StringConst> p<13> l<4:3> el<4:10>
n<> u<13> t<Type_declaration> p<14> c<11> l<2:1> el<4:11>
n<> u<14> t<Data_declaration> p<15> c<13> l<2:1> el<4:11>
n<> u<15> t<Package_or_generate_item_declaration> p<16> c<14> l<2:1> el<4:11>
n<> u<16> t<Package_item> p<17> c<15> l<2:1> el<4:11>
n<> u<17> t<Description> p<119> c<16> s<118> l<2:1> el<4:11>
n<> u<18> t<Module_keyword> p<22> s<19> l<6:1> el<6:7>
n<Foo> u<19> t<StringConst> p<22> s<21> l<6:8> el<6:11>
n<> u<20> t<Port> p<21> l<6:13> el<6:13>
n<> u<21> t<List_of_ports> p<22> c<20> l<6:12> el<6:14>
n<> u<22> t<Module_nonansi_header> p<117> c<18> s<49> l<6:1> el<6:15>
n<width_t> u<23> t<StringConst> p<24> l<7:14> el<7:21>
n<> u<24> t<Data_type> p<25> c<23> l<7:14> el<7:21>
n<> u<25> t<Data_type_or_implicit> p<43> c<24> s<42> l<7:14> el<7:21>
n<w> u<26> t<StringConst> p<41> s<40> l<7:22> el<7:23>
n<width_t> u<27> t<StringConst> p<28> l<7:26> el<7:33>
n<> u<28> t<Ps_type_identifier> p<29> c<27> l<7:26> el<7:33>
n<> u<29> t<Simple_type> p<30> c<28> l<7:26> el<7:33>
n<> u<30> t<Casting_type> p<36> c<29> s<35> l<7:26> el<7:33>
n<32> u<31> t<IntConst> p<32> l<7:35> el<7:37>
n<> u<32> t<Primary_literal> p<33> c<31> l<7:35> el<7:37>
n<> u<33> t<Constant_primary> p<34> c<32> l<7:35> el<7:37>
n<> u<34> t<Constant_expression> p<35> c<33> l<7:35> el<7:37>
n<> u<35> t<Constant_concatenation> p<36> c<34> l<7:34> el<7:38>
n<> u<36> t<Constant_cast> p<37> c<30> l<7:26> el<7:38>
n<> u<37> t<Constant_primary> p<38> c<36> l<7:26> el<7:38>
n<> u<38> t<Constant_expression> p<39> c<37> l<7:26> el<7:38>
n<> u<39> t<Constant_mintypmax_expression> p<40> c<38> l<7:26> el<7:38>
n<> u<40> t<Constant_param_expression> p<41> c<39> l<7:26> el<7:38>
n<> u<41> t<Param_assignment> p<42> c<26> l<7:22> el<7:38>
n<> u<42> t<List_of_param_assignments> p<43> c<41> l<7:22> el<7:38>
n<> u<43> t<Local_parameter_declaration> p<44> c<25> l<7:3> el<7:38>
n<> u<44> t<Package_or_generate_item_declaration> p<45> c<43> l<7:3> el<7:39>
n<> u<45> t<Module_or_generate_item_declaration> p<46> c<44> l<7:3> el<7:39>
n<> u<46> t<Module_common_item> p<47> c<45> l<7:3> el<7:39>
n<> u<47> t<Module_or_generate_item> p<48> c<46> l<7:3> el<7:39>
n<> u<48> t<Non_port_module_item> p<49> c<47> l<7:3> el<7:39>
n<> u<49> t<Module_item> p<117> c<48> s<83> l<7:3> el<7:39>
n<> u<50> t<NetType_Wire> p<77> s<61> l<8:3> el<8:7>
n<31> u<51> t<IntConst> p<52> l<8:9> el<8:11>
n<> u<52> t<Primary_literal> p<53> c<51> l<8:9> el<8:11>
n<> u<53> t<Constant_primary> p<54> c<52> l<8:9> el<8:11>
n<> u<54> t<Constant_expression> p<59> c<53> s<58> l<8:9> el<8:11>
n<0> u<55> t<IntConst> p<56> l<8:12> el<8:13>
n<> u<56> t<Primary_literal> p<57> c<55> l<8:12> el<8:13>
n<> u<57> t<Constant_primary> p<58> c<56> l<8:12> el<8:13>
n<> u<58> t<Constant_expression> p<59> c<57> l<8:12> el<8:13>
n<> u<59> t<Constant_range> p<60> c<54> l<8:9> el<8:13>
n<> u<60> t<Packed_dimension> p<61> c<59> l<8:8> el<8:14>
n<> u<61> t<Data_type_or_implicit> p<77> c<60> s<76> l<8:8> el<8:14>
n<t1> u<62> t<StringConst> p<75> s<74> l<8:15> el<8:17>
n<w> u<63> t<StringConst> p<67> s<66> l<8:20> el<8:21>
n<WIDTH> u<64> t<StringConst> p<66> s<65> l<8:22> el<8:27>
n<> u<65> t<Constant_bit_select> p<66> l<8:27> el<8:27>
n<> u<66> t<Constant_select> p<67> c<64> l<8:21> el<8:27>
n<> u<67> t<Casting_type> p<72> c<63> s<71> l<8:20> el<8:27>
n<0> u<68> t<IntConst> p<69> l<8:29> el<8:30>
n<> u<69> t<Primary_literal> p<70> c<68> l<8:29> el<8:30>
n<> u<70> t<Primary> p<71> c<69> l<8:29> el<8:30>
n<> u<71> t<Expression> p<72> c<70> l<8:29> el<8:30>
n<> u<72> t<Cast> p<73> c<67> l<8:20> el<8:31>
n<> u<73> t<Primary> p<74> c<72> l<8:20> el<8:31>
n<> u<74> t<Expression> p<75> c<73> l<8:20> el<8:31>
n<> u<75> t<Net_decl_assignment> p<76> c<62> l<8:15> el<8:31>
n<> u<76> t<List_of_net_decl_assignments> p<77> c<75> l<8:15> el<8:31>
n<> u<77> t<Net_declaration> p<78> c<50> l<8:3> el<8:32>
n<> u<78> t<Package_or_generate_item_declaration> p<79> c<77> l<8:3> el<8:32>
n<> u<79> t<Module_or_generate_item_declaration> p<80> c<78> l<8:3> el<8:32>
n<> u<80> t<Module_common_item> p<81> c<79> l<8:3> el<8:32>
n<> u<81> t<Module_or_generate_item> p<82> c<80> l<8:3> el<8:32>
n<> u<82> t<Non_port_module_item> p<83> c<81> l<8:3> el<8:32>
n<> u<83> t<Module_item> p<117> c<82> s<116> l<8:3> el<8:32>
n<> u<84> t<NetType_Wire> p<110> s<95> l<9:3> el<9:7>
n<31> u<85> t<IntConst> p<86> l<9:9> el<9:11>
n<> u<86> t<Primary_literal> p<87> c<85> l<9:9> el<9:11>
n<> u<87> t<Constant_primary> p<88> c<86> l<9:9> el<9:11>
n<> u<88> t<Constant_expression> p<93> c<87> s<92> l<9:9> el<9:11>
n<0> u<89> t<IntConst> p<90> l<9:12> el<9:13>
n<> u<90> t<Primary_literal> p<91> c<89> l<9:12> el<9:13>
n<> u<91> t<Constant_primary> p<92> c<90> l<9:12> el<9:13>
n<> u<92> t<Constant_expression> p<93> c<91> l<9:12> el<9:13>
n<> u<93> t<Constant_range> p<94> c<88> l<9:9> el<9:13>
n<> u<94> t<Packed_dimension> p<95> c<93> l<9:8> el<9:14>
n<> u<95> t<Data_type_or_implicit> p<110> c<94> s<109> l<9:8> el<9:14>
n<t2> u<96> t<StringConst> p<108> s<107> l<9:15> el<9:17>
n<w> u<97> t<StringConst> p<98> l<9:20> el<9:21>
n<> u<98> t<Ps_type_identifier> p<99> c<97> l<9:20> el<9:21>
n<> u<99> t<Simple_type> p<100> c<98> l<9:20> el<9:21>
n<> u<100> t<Casting_type> p<105> c<99> s<104> l<9:20> el<9:21>
n<0> u<101> t<IntConst> p<102> l<9:23> el<9:24>
n<> u<102> t<Primary_literal> p<103> c<101> l<9:23> el<9:24>
n<> u<103> t<Primary> p<104> c<102> l<9:23> el<9:24>
n<> u<104> t<Expression> p<105> c<103> l<9:23> el<9:24>
n<> u<105> t<Cast> p<106> c<100> l<9:20> el<9:25>
n<> u<106> t<Primary> p<107> c<105> l<9:20> el<9:25>
n<> u<107> t<Expression> p<108> c<106> l<9:20> el<9:25>
n<> u<108> t<Net_decl_assignment> p<109> c<96> l<9:15> el<9:25>
n<> u<109> t<List_of_net_decl_assignments> p<110> c<108> l<9:15> el<9:25>
n<> u<110> t<Net_declaration> p<111> c<84> l<9:3> el<9:26>
n<> u<111> t<Package_or_generate_item_declaration> p<112> c<110> l<9:3> el<9:26>
n<> u<112> t<Module_or_generate_item_declaration> p<113> c<111> l<9:3> el<9:26>
n<> u<113> t<Module_common_item> p<114> c<112> l<9:3> el<9:26>
n<> u<114> t<Module_or_generate_item> p<115> c<113> l<9:3> el<9:26>
n<> u<115> t<Non_port_module_item> p<116> c<114> l<9:3> el<9:26>
n<> u<116> t<Module_item> p<117> c<115> l<9:3> el<9:26>
n<> u<117> t<Module_declaration> p<118> c<22> l<6:1> el<10:10>
n<> u<118> t<Description> p<119> c<117> l<6:1> el<10:10>
n<> u<119> t<Source_text> p<120> c<17> l<2:1> el<10:10>
n<> u<120> t<Top_level_rule> c<1> l<2:1> el<13:1>
[WRN:PA0205] dut.sv:6:1: No timescale set for "Foo".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:6:1: Compile module "work@Foo".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:6:1: Top level module "work@Foo".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/CastStructMember/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/CastStructMember/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/CastStructMember/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@Foo)
|vpiElaborated:1
|vpiName:work@Foo
|uhdmallModules:
\_module: work@Foo (work@Foo), file:dut.sv, line:6:1, endln:10:10
  |vpiParent:
  \_design: (work@Foo)
  |vpiFullName:work@Foo
  |vpiParameter:
  \_parameter: (work@Foo.w), line:7:22, endln:7:23
    |vpiParent:
    \_module: work@Foo (work@Foo), file:dut.sv, line:6:1, endln:10:10
    |vpiTypespec:
    \_struct_typespec: (width_t), line:2:9, endln:2:15
      |vpiParent:
      \_design: (work@Foo)
      |vpiName:width_t
      |vpiInstance:
      \_design: (work@Foo)
      |vpiTypespecMember:
      \_typespec_member: (WIDTH), line:3:7, endln:3:12
        |vpiParent:
        \_struct_typespec: (width_t), line:2:9, endln:2:15
        |vpiName:WIDTH
        |vpiTypespec:
        \_int_typespec: , line:3:3, endln:3:6
          |vpiParent:
          \_typespec_member: (WIDTH), line:3:7, endln:3:12
          |vpiSigned:1
        |vpiRefFile:dut.sv
        |vpiRefLineNo:3
        |vpiRefColumnNo:3
        |vpiRefEndLineNo:3
        |vpiRefEndColumnNo:6
    |vpiLocalParam:1
    |vpiName:w
    |vpiFullName:work@Foo.w
  |vpiParamAssign:
  \_param_assign: , line:7:22, endln:7:38
    |vpiParent:
    \_module: work@Foo (work@Foo), file:dut.sv, line:6:1, endln:10:10
    |vpiRhs:
    \_operation: , line:7:26, endln:7:38
      |vpiTypespec:
      \_struct_typespec: (width_t), line:2:9, endln:2:15
      |vpiOpType:67
      |vpiOperand:
      \_operation: , line:7:34, endln:7:38
        |vpiParent:
        \_operation: , line:7:26, endln:7:38
        |vpiOpType:33
        |vpiOperand:
        \_constant: , line:7:35, endln:7:37
          |vpiDecompile:32
          |vpiSize:64
          |UINT:32
          |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@Foo.w), line:7:22, endln:7:23
  |vpiDefName:work@Foo
  |vpiNet:
  \_logic_net: (work@Foo.t1), line:8:15, endln:8:17
    |vpiParent:
    \_module: work@Foo (work@Foo), file:dut.sv, line:6:1, endln:10:10
    |vpiName:t1
    |vpiFullName:work@Foo.t1
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@Foo.t2), line:9:15, endln:9:17
    |vpiParent:
    \_module: work@Foo (work@Foo), file:dut.sv, line:6:1, endln:10:10
    |vpiName:t2
    |vpiFullName:work@Foo.t2
    |vpiNetType:1
|vpiTypedef:
\_struct_typespec: (width_t), line:2:9, endln:2:15
|uhdmtopModules:
\_module: work@Foo (work@Foo), file:dut.sv, line:6:1, endln:10:10
  |vpiName:work@Foo
  |vpiParameter:
  \_parameter: (work@Foo.w), line:7:22, endln:7:23
    |vpiParent:
    \_module: work@Foo (work@Foo), file:dut.sv, line:6:1, endln:10:10
    |vpiTypespec:
    \_struct_typespec: (width_t), line:2:9, endln:2:15
      |vpiParent:
      \_parameter: (work@Foo.w), line:7:22, endln:7:23
      |vpiName:width_t
      |vpiInstance:
      \_design: (work@Foo)
      |vpiTypespecMember:
      \_typespec_member: (WIDTH), line:3:7, endln:3:12
        |vpiParent:
        \_struct_typespec: (width_t), line:2:9, endln:2:15
        |vpiName:WIDTH
        |vpiTypespec:
        \_int_typespec: , line:3:3, endln:3:6
          |vpiParent:
          \_typespec_member: (WIDTH), line:3:7, endln:3:12
          |vpiSigned:1
        |vpiRefFile:dut.sv
        |vpiRefLineNo:3
        |vpiRefColumnNo:3
        |vpiRefEndLineNo:3
        |vpiRefEndColumnNo:6
    |vpiLocalParam:1
    |vpiName:w
    |vpiFullName:work@Foo.w
  |vpiParamAssign:
  \_param_assign: , line:7:22, endln:7:38
    |vpiParent:
    \_module: work@Foo (work@Foo), file:dut.sv, line:6:1, endln:10:10
    |vpiRhs:
    \_operation: , line:7:26, endln:7:38
      |vpiTypespec:
      \_struct_typespec: (width_t), line:2:9, endln:2:15
      |vpiOpType:67
      |vpiOperand:
      \_operation: , line:7:34, endln:7:38
        |vpiParent:
        \_operation: , line:7:26, endln:7:38
        |vpiOpType:33
        |vpiOperand:
        \_constant: , line:7:35, endln:7:37
          |vpiDecompile:32
          |vpiSize:64
          |UINT:32
          |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@Foo.w), line:7:22, endln:7:23
  |vpiDefName:work@Foo
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@Foo.t1), line:8:15, endln:8:17
    |vpiParent:
    \_module: work@Foo (work@Foo), file:dut.sv, line:6:1, endln:10:10
    |vpiTypespec:
    \_logic_typespec: , line:8:3, endln:8:7
      |vpiRange:
      \_range: , line:8:9, endln:8:13
        |vpiLeftRange:
        \_constant: , line:8:9, endln:8:11
          |vpiParent:
          \_range: , line:8:9, endln:8:13
          |vpiDecompile:31
          |vpiSize:64
          |UINT:31
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:8:12, endln:8:13
          |vpiParent:
          \_range: , line:8:9, endln:8:13
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:t1
    |vpiFullName:work@Foo.t1
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@Foo.t2), line:9:15, endln:9:17
    |vpiParent:
    \_module: work@Foo (work@Foo), file:dut.sv, line:6:1, endln:10:10
    |vpiTypespec:
    \_logic_typespec: , line:9:3, endln:9:7
      |vpiRange:
      \_range: , line:9:9, endln:9:13
        |vpiLeftRange:
        \_constant: , line:9:9, endln:9:11
          |vpiParent:
          \_range: , line:9:9, endln:9:13
          |vpiDecompile:31
          |vpiSize:64
          |UINT:31
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:9:12, endln:9:13
          |vpiParent:
          \_range: , line:9:9, endln:9:13
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:t2
    |vpiFullName:work@Foo.t2
    |vpiNetType:1
  |vpiTopModule:1
  |vpiContAssign:
  \_cont_assign: , line:8:15, endln:8:17
    |vpiParent:
    \_module: work@Foo (work@Foo), file:dut.sv, line:6:1, endln:10:10
    |vpiNetDeclAssign:1
    |vpiRhs:
    \_operation: , line:8:20, endln:8:31
      |vpiParent:
      \_cont_assign: , line:8:15, endln:8:17
      |vpiTypespec:
      \_int_typespec: , line:3:3, endln:3:6
      |vpiOpType:67
      |vpiOperand:
      \_constant: , line:8:29, endln:8:30
        |vpiParent:
        \_operation: , line:8:20, endln:8:31
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiLhs:
    \_logic_net: (work@Foo.t1), line:8:15, endln:8:17
  |vpiContAssign:
  \_cont_assign: , line:9:15, endln:9:17
    |vpiParent:
    \_module: work@Foo (work@Foo), file:dut.sv, line:6:1, endln:10:10
    |vpiNetDeclAssign:1
    |vpiRhs:
    \_operation: , line:9:20, endln:9:25
      |vpiParent:
      \_cont_assign: , line:9:15, endln:9:17
      |vpiTypespec:
      \_struct_typespec: (width_t), line:2:9, endln:2:15
      |vpiOpType:67
      |vpiOperand:
      \_constant: , line:9:23, endln:9:24
        |vpiParent:
        \_operation: , line:9:20, endln:9:25
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiLhs:
    \_logic_net: (work@Foo.t2), line:9:15, endln:9:17
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/CastStructMember/dut.sv | ${SURELOG_DIR}/build/regression/CastStructMember/roundtrip/dut_000.sv | 3 | 10 | 

