// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Tracing implementation internals
#include "verilated_vcd_c.h"
#include "VysyxSoCFull__Syms.h"


VL_ATTR_COLD void VysyxSoCFull___024root__trace_init_sub__TOP__2(VysyxSoCFull___024root* vlSelf, VerilatedVcd* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    VysyxSoCFull__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VysyxSoCFull___024root__trace_init_sub__TOP__2\n"); );
    // Init
    const int c = vlSymsp->__Vm_baseCode;
    // Body
    tracep->pushNamePrefix("Treg0 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+262,"wen", false,-1);
    tracep->declBus(c+6134,"din", false,-1, 23,0);
    tracep->declBus(c+6257,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk1[10] ");
    tracep->pushNamePrefix("Treg0 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+263,"wen", false,-1);
    tracep->declBus(c+6134,"din", false,-1, 23,0);
    tracep->declBus(c+6258,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk1[11] ");
    tracep->pushNamePrefix("Treg0 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+264,"wen", false,-1);
    tracep->declBus(c+6134,"din", false,-1, 23,0);
    tracep->declBus(c+6259,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk1[12] ");
    tracep->pushNamePrefix("Treg0 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+265,"wen", false,-1);
    tracep->declBus(c+6134,"din", false,-1, 23,0);
    tracep->declBus(c+6260,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk1[13] ");
    tracep->pushNamePrefix("Treg0 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+266,"wen", false,-1);
    tracep->declBus(c+6134,"din", false,-1, 23,0);
    tracep->declBus(c+6261,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk1[14] ");
    tracep->pushNamePrefix("Treg0 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+267,"wen", false,-1);
    tracep->declBus(c+6134,"din", false,-1, 23,0);
    tracep->declBus(c+6262,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk1[15] ");
    tracep->pushNamePrefix("Treg0 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+268,"wen", false,-1);
    tracep->declBus(c+6134,"din", false,-1, 23,0);
    tracep->declBus(c+6263,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk1[1] ");
    tracep->pushNamePrefix("Treg0 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+269,"wen", false,-1);
    tracep->declBus(c+6134,"din", false,-1, 23,0);
    tracep->declBus(c+6264,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk1[2] ");
    tracep->pushNamePrefix("Treg0 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+270,"wen", false,-1);
    tracep->declBus(c+6134,"din", false,-1, 23,0);
    tracep->declBus(c+6265,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk1[3] ");
    tracep->pushNamePrefix("Treg0 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+271,"wen", false,-1);
    tracep->declBus(c+6134,"din", false,-1, 23,0);
    tracep->declBus(c+6266,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk1[4] ");
    tracep->pushNamePrefix("Treg0 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+272,"wen", false,-1);
    tracep->declBus(c+6134,"din", false,-1, 23,0);
    tracep->declBus(c+6267,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk1[5] ");
    tracep->pushNamePrefix("Treg0 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+273,"wen", false,-1);
    tracep->declBus(c+6134,"din", false,-1, 23,0);
    tracep->declBus(c+6268,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk1[6] ");
    tracep->pushNamePrefix("Treg0 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+274,"wen", false,-1);
    tracep->declBus(c+6134,"din", false,-1, 23,0);
    tracep->declBus(c+6269,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk1[7] ");
    tracep->pushNamePrefix("Treg0 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+275,"wen", false,-1);
    tracep->declBus(c+6134,"din", false,-1, 23,0);
    tracep->declBus(c+6270,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk1[8] ");
    tracep->pushNamePrefix("Treg0 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+276,"wen", false,-1);
    tracep->declBus(c+6134,"din", false,-1, 23,0);
    tracep->declBus(c+6271,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk1[9] ");
    tracep->pushNamePrefix("Treg0 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+277,"wen", false,-1);
    tracep->declBus(c+6134,"din", false,-1, 23,0);
    tracep->declBus(c+6272,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk2 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("genblk2[0] ");
    tracep->pushNamePrefix("Treg1 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+278,"wen", false,-1);
    tracep->declBus(c+6134,"din", false,-1, 23,0);
    tracep->declBus(c+6273,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk2[10] ");
    tracep->pushNamePrefix("Treg1 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+279,"wen", false,-1);
    tracep->declBus(c+6134,"din", false,-1, 23,0);
    tracep->declBus(c+6274,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk2[11] ");
    tracep->pushNamePrefix("Treg1 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+280,"wen", false,-1);
    tracep->declBus(c+6134,"din", false,-1, 23,0);
    tracep->declBus(c+6275,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk2[12] ");
    tracep->pushNamePrefix("Treg1 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+281,"wen", false,-1);
    tracep->declBus(c+6134,"din", false,-1, 23,0);
    tracep->declBus(c+6276,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk2[13] ");
    tracep->pushNamePrefix("Treg1 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+282,"wen", false,-1);
    tracep->declBus(c+6134,"din", false,-1, 23,0);
    tracep->declBus(c+6277,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk2[14] ");
    tracep->pushNamePrefix("Treg1 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+283,"wen", false,-1);
    tracep->declBus(c+6134,"din", false,-1, 23,0);
    tracep->declBus(c+6278,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk2[15] ");
    tracep->pushNamePrefix("Treg1 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+284,"wen", false,-1);
    tracep->declBus(c+6134,"din", false,-1, 23,0);
    tracep->declBus(c+6279,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk2[1] ");
    tracep->pushNamePrefix("Treg1 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+285,"wen", false,-1);
    tracep->declBus(c+6134,"din", false,-1, 23,0);
    tracep->declBus(c+6280,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk2[2] ");
    tracep->pushNamePrefix("Treg1 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+286,"wen", false,-1);
    tracep->declBus(c+6134,"din", false,-1, 23,0);
    tracep->declBus(c+6281,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk2[3] ");
    tracep->pushNamePrefix("Treg1 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+287,"wen", false,-1);
    tracep->declBus(c+6134,"din", false,-1, 23,0);
    tracep->declBus(c+6282,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk2[4] ");
    tracep->pushNamePrefix("Treg1 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+288,"wen", false,-1);
    tracep->declBus(c+6134,"din", false,-1, 23,0);
    tracep->declBus(c+6283,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk2[5] ");
    tracep->pushNamePrefix("Treg1 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+289,"wen", false,-1);
    tracep->declBus(c+6134,"din", false,-1, 23,0);
    tracep->declBus(c+6284,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk2[6] ");
    tracep->pushNamePrefix("Treg1 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+290,"wen", false,-1);
    tracep->declBus(c+6134,"din", false,-1, 23,0);
    tracep->declBus(c+6285,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk2[7] ");
    tracep->pushNamePrefix("Treg1 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+291,"wen", false,-1);
    tracep->declBus(c+6134,"din", false,-1, 23,0);
    tracep->declBus(c+6286,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk2[8] ");
    tracep->pushNamePrefix("Treg1 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+292,"wen", false,-1);
    tracep->declBus(c+6134,"din", false,-1, 23,0);
    tracep->declBus(c+6287,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk2[9] ");
    tracep->pushNamePrefix("Treg1 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+293,"wen", false,-1);
    tracep->declBus(c+6134,"din", false,-1, 23,0);
    tracep->declBus(c+6288,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk3 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("genblk3[0] ");
    tracep->pushNamePrefix("Treg2 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+294,"wen", false,-1);
    tracep->declBus(c+6134,"din", false,-1, 23,0);
    tracep->declBus(c+6289,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk3[10] ");
    tracep->pushNamePrefix("Treg2 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+295,"wen", false,-1);
    tracep->declBus(c+6134,"din", false,-1, 23,0);
    tracep->declBus(c+6290,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk3[11] ");
    tracep->pushNamePrefix("Treg2 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+296,"wen", false,-1);
    tracep->declBus(c+6134,"din", false,-1, 23,0);
    tracep->declBus(c+6291,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk3[12] ");
    tracep->pushNamePrefix("Treg2 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+297,"wen", false,-1);
    tracep->declBus(c+6134,"din", false,-1, 23,0);
    tracep->declBus(c+6292,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk3[13] ");
    tracep->pushNamePrefix("Treg2 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+298,"wen", false,-1);
    tracep->declBus(c+6134,"din", false,-1, 23,0);
    tracep->declBus(c+6293,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk3[14] ");
    tracep->pushNamePrefix("Treg2 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+299,"wen", false,-1);
    tracep->declBus(c+6134,"din", false,-1, 23,0);
    tracep->declBus(c+6294,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk3[15] ");
    tracep->pushNamePrefix("Treg2 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+300,"wen", false,-1);
    tracep->declBus(c+6134,"din", false,-1, 23,0);
    tracep->declBus(c+6295,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk3[1] ");
    tracep->pushNamePrefix("Treg2 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+301,"wen", false,-1);
    tracep->declBus(c+6134,"din", false,-1, 23,0);
    tracep->declBus(c+6296,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk3[2] ");
    tracep->pushNamePrefix("Treg2 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+302,"wen", false,-1);
    tracep->declBus(c+6134,"din", false,-1, 23,0);
    tracep->declBus(c+6297,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk3[3] ");
    tracep->pushNamePrefix("Treg2 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+303,"wen", false,-1);
    tracep->declBus(c+6134,"din", false,-1, 23,0);
    tracep->declBus(c+6298,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk3[4] ");
    tracep->pushNamePrefix("Treg2 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+304,"wen", false,-1);
    tracep->declBus(c+6134,"din", false,-1, 23,0);
    tracep->declBus(c+6299,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk3[5] ");
    tracep->pushNamePrefix("Treg2 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+305,"wen", false,-1);
    tracep->declBus(c+6134,"din", false,-1, 23,0);
    tracep->declBus(c+6300,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk3[6] ");
    tracep->pushNamePrefix("Treg2 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+306,"wen", false,-1);
    tracep->declBus(c+6134,"din", false,-1, 23,0);
    tracep->declBus(c+6301,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk3[7] ");
    tracep->pushNamePrefix("Treg2 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+307,"wen", false,-1);
    tracep->declBus(c+6134,"din", false,-1, 23,0);
    tracep->declBus(c+6302,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk3[8] ");
    tracep->pushNamePrefix("Treg2 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+308,"wen", false,-1);
    tracep->declBus(c+6134,"din", false,-1, 23,0);
    tracep->declBus(c+6303,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk3[9] ");
    tracep->pushNamePrefix("Treg2 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+309,"wen", false,-1);
    tracep->declBus(c+6134,"din", false,-1, 23,0);
    tracep->declBus(c+6304,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk4 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("genblk4[0] ");
    tracep->pushNamePrefix("Treg2 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+310,"wen", false,-1);
    tracep->declBus(c+6134,"din", false,-1, 23,0);
    tracep->declBus(c+6305,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk4[10] ");
    tracep->pushNamePrefix("Treg2 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+311,"wen", false,-1);
    tracep->declBus(c+6134,"din", false,-1, 23,0);
    tracep->declBus(c+6306,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk4[11] ");
    tracep->pushNamePrefix("Treg2 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+312,"wen", false,-1);
    tracep->declBus(c+6134,"din", false,-1, 23,0);
    tracep->declBus(c+6307,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk4[12] ");
    tracep->pushNamePrefix("Treg2 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+313,"wen", false,-1);
    tracep->declBus(c+6134,"din", false,-1, 23,0);
    tracep->declBus(c+6308,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk4[13] ");
    tracep->pushNamePrefix("Treg2 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+314,"wen", false,-1);
    tracep->declBus(c+6134,"din", false,-1, 23,0);
    tracep->declBus(c+6309,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk4[14] ");
    tracep->pushNamePrefix("Treg2 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+315,"wen", false,-1);
    tracep->declBus(c+6134,"din", false,-1, 23,0);
    tracep->declBus(c+6310,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk4[15] ");
    tracep->pushNamePrefix("Treg2 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+316,"wen", false,-1);
    tracep->declBus(c+6134,"din", false,-1, 23,0);
    tracep->declBus(c+6311,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk4[1] ");
    tracep->pushNamePrefix("Treg2 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+317,"wen", false,-1);
    tracep->declBus(c+6134,"din", false,-1, 23,0);
    tracep->declBus(c+6312,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk4[2] ");
    tracep->pushNamePrefix("Treg2 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+318,"wen", false,-1);
    tracep->declBus(c+6134,"din", false,-1, 23,0);
    tracep->declBus(c+6313,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk4[3] ");
    tracep->pushNamePrefix("Treg2 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+319,"wen", false,-1);
    tracep->declBus(c+6134,"din", false,-1, 23,0);
    tracep->declBus(c+6314,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk4[4] ");
    tracep->pushNamePrefix("Treg2 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+320,"wen", false,-1);
    tracep->declBus(c+6134,"din", false,-1, 23,0);
    tracep->declBus(c+6315,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk4[5] ");
    tracep->pushNamePrefix("Treg2 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+321,"wen", false,-1);
    tracep->declBus(c+6134,"din", false,-1, 23,0);
    tracep->declBus(c+6316,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk4[6] ");
    tracep->pushNamePrefix("Treg2 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+322,"wen", false,-1);
    tracep->declBus(c+6134,"din", false,-1, 23,0);
    tracep->declBus(c+6317,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk4[7] ");
    tracep->pushNamePrefix("Treg2 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+323,"wen", false,-1);
    tracep->declBus(c+6134,"din", false,-1, 23,0);
    tracep->declBus(c+6318,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk4[8] ");
    tracep->pushNamePrefix("Treg2 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+324,"wen", false,-1);
    tracep->declBus(c+6134,"din", false,-1, 23,0);
    tracep->declBus(c+6319,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk4[9] ");
    tracep->pushNamePrefix("Treg2 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+325,"wen", false,-1);
    tracep->declBus(c+6134,"din", false,-1, 23,0);
    tracep->declBus(c+6320,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("regfence ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+257,"wen", false,-1);
    tracep->declBus(c+5982,"din", false,-1, 0,0);
    tracep->declBus(c+6226,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regfencecnt ");
    tracep->declBus(c+21014,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20079,"RESET_VAL", false,-1, 5,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+6228,"wen", false,-1);
    tracep->declBus(c+6229,"din", false,-1, 5,0);
    tracep->declBus(c+6227,"dout", false,-1, 5,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21015,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20055,"RESET_VAL", false,-1, 1,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+6222,"wen", false,-1);
    tracep->declBus(c+6220,"din", false,-1, 1,0);
    tracep->declBus(c+6223,"dout", false,-1, 1,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("valid_dirty ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("valid_dirty[0] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+6321,"wen", false,-1);
    tracep->declBus(c+6200,"din", false,-1, 0,0);
    tracep->declBus(c+6322,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1299,"wen", false,-1);
    tracep->declBus(c+1294,"din", false,-1, 0,0);
    tracep->declBus(c+6323,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[10] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+6324,"wen", false,-1);
    tracep->declBus(c+6200,"din", false,-1, 0,0);
    tracep->declBus(c+6325,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1300,"wen", false,-1);
    tracep->declBus(c+1294,"din", false,-1, 0,0);
    tracep->declBus(c+6326,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[11] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+6327,"wen", false,-1);
    tracep->declBus(c+6200,"din", false,-1, 0,0);
    tracep->declBus(c+6328,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1301,"wen", false,-1);
    tracep->declBus(c+1294,"din", false,-1, 0,0);
    tracep->declBus(c+6329,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[12] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+6330,"wen", false,-1);
    tracep->declBus(c+6200,"din", false,-1, 0,0);
    tracep->declBus(c+6331,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1302,"wen", false,-1);
    tracep->declBus(c+1294,"din", false,-1, 0,0);
    tracep->declBus(c+6332,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[13] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+6333,"wen", false,-1);
    tracep->declBus(c+6200,"din", false,-1, 0,0);
    tracep->declBus(c+6334,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1303,"wen", false,-1);
    tracep->declBus(c+1294,"din", false,-1, 0,0);
    tracep->declBus(c+6335,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[14] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+6336,"wen", false,-1);
    tracep->declBus(c+6200,"din", false,-1, 0,0);
    tracep->declBus(c+6337,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1304,"wen", false,-1);
    tracep->declBus(c+1294,"din", false,-1, 0,0);
    tracep->declBus(c+6338,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[15] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+6339,"wen", false,-1);
    tracep->declBus(c+6200,"din", false,-1, 0,0);
    tracep->declBus(c+6340,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1305,"wen", false,-1);
    tracep->declBus(c+1294,"din", false,-1, 0,0);
    tracep->declBus(c+6341,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[16] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+6342,"wen", false,-1);
    tracep->declBus(c+6200,"din", false,-1, 0,0);
    tracep->declBus(c+6343,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1306,"wen", false,-1);
    tracep->declBus(c+1294,"din", false,-1, 0,0);
    tracep->declBus(c+6344,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[17] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+6345,"wen", false,-1);
    tracep->declBus(c+6200,"din", false,-1, 0,0);
    tracep->declBus(c+6346,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1307,"wen", false,-1);
    tracep->declBus(c+1294,"din", false,-1, 0,0);
    tracep->declBus(c+6347,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[18] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+6348,"wen", false,-1);
    tracep->declBus(c+6200,"din", false,-1, 0,0);
    tracep->declBus(c+6349,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1308,"wen", false,-1);
    tracep->declBus(c+1294,"din", false,-1, 0,0);
    tracep->declBus(c+6350,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[19] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+6351,"wen", false,-1);
    tracep->declBus(c+6200,"din", false,-1, 0,0);
    tracep->declBus(c+6352,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1309,"wen", false,-1);
    tracep->declBus(c+1294,"din", false,-1, 0,0);
    tracep->declBus(c+6353,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[1] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+6354,"wen", false,-1);
    tracep->declBus(c+6200,"din", false,-1, 0,0);
    tracep->declBus(c+6355,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1310,"wen", false,-1);
    tracep->declBus(c+1294,"din", false,-1, 0,0);
    tracep->declBus(c+6356,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[20] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+6357,"wen", false,-1);
    tracep->declBus(c+6200,"din", false,-1, 0,0);
    tracep->declBus(c+6358,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1311,"wen", false,-1);
    tracep->declBus(c+1294,"din", false,-1, 0,0);
    tracep->declBus(c+6359,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[21] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+6360,"wen", false,-1);
    tracep->declBus(c+6200,"din", false,-1, 0,0);
    tracep->declBus(c+6361,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1312,"wen", false,-1);
    tracep->declBus(c+1294,"din", false,-1, 0,0);
    tracep->declBus(c+6362,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[22] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+6363,"wen", false,-1);
    tracep->declBus(c+6200,"din", false,-1, 0,0);
    tracep->declBus(c+6364,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1313,"wen", false,-1);
    tracep->declBus(c+1294,"din", false,-1, 0,0);
    tracep->declBus(c+6365,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[23] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+6366,"wen", false,-1);
    tracep->declBus(c+6200,"din", false,-1, 0,0);
    tracep->declBus(c+6367,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1314,"wen", false,-1);
    tracep->declBus(c+1294,"din", false,-1, 0,0);
    tracep->declBus(c+6368,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[24] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+6369,"wen", false,-1);
    tracep->declBus(c+6200,"din", false,-1, 0,0);
    tracep->declBus(c+6370,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1315,"wen", false,-1);
    tracep->declBus(c+1294,"din", false,-1, 0,0);
    tracep->declBus(c+6371,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[25] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+6372,"wen", false,-1);
    tracep->declBus(c+6200,"din", false,-1, 0,0);
    tracep->declBus(c+6373,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1316,"wen", false,-1);
    tracep->declBus(c+1294,"din", false,-1, 0,0);
    tracep->declBus(c+6374,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[26] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+6375,"wen", false,-1);
    tracep->declBus(c+6200,"din", false,-1, 0,0);
    tracep->declBus(c+6376,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1317,"wen", false,-1);
    tracep->declBus(c+1294,"din", false,-1, 0,0);
    tracep->declBus(c+6377,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[27] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+6378,"wen", false,-1);
    tracep->declBus(c+6200,"din", false,-1, 0,0);
    tracep->declBus(c+6379,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1318,"wen", false,-1);
    tracep->declBus(c+1294,"din", false,-1, 0,0);
    tracep->declBus(c+6380,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[28] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+6381,"wen", false,-1);
    tracep->declBus(c+6200,"din", false,-1, 0,0);
    tracep->declBus(c+6382,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1319,"wen", false,-1);
    tracep->declBus(c+1294,"din", false,-1, 0,0);
    tracep->declBus(c+6383,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[29] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+6384,"wen", false,-1);
    tracep->declBus(c+6200,"din", false,-1, 0,0);
    tracep->declBus(c+6385,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1320,"wen", false,-1);
    tracep->declBus(c+1294,"din", false,-1, 0,0);
    tracep->declBus(c+6386,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[2] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+6387,"wen", false,-1);
    tracep->declBus(c+6200,"din", false,-1, 0,0);
    tracep->declBus(c+6388,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1321,"wen", false,-1);
    tracep->declBus(c+1294,"din", false,-1, 0,0);
    tracep->declBus(c+6389,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[30] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+6390,"wen", false,-1);
    tracep->declBus(c+6200,"din", false,-1, 0,0);
    tracep->declBus(c+6391,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1322,"wen", false,-1);
    tracep->declBus(c+1294,"din", false,-1, 0,0);
    tracep->declBus(c+6392,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[31] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+6393,"wen", false,-1);
    tracep->declBus(c+6200,"din", false,-1, 0,0);
    tracep->declBus(c+6394,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1323,"wen", false,-1);
    tracep->declBus(c+1294,"din", false,-1, 0,0);
    tracep->declBus(c+6395,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[32] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+6396,"wen", false,-1);
    tracep->declBus(c+6200,"din", false,-1, 0,0);
    tracep->declBus(c+6397,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1324,"wen", false,-1);
    tracep->declBus(c+1294,"din", false,-1, 0,0);
    tracep->declBus(c+6398,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[33] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+6399,"wen", false,-1);
    tracep->declBus(c+6200,"din", false,-1, 0,0);
    tracep->declBus(c+6400,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1325,"wen", false,-1);
    tracep->declBus(c+1294,"din", false,-1, 0,0);
    tracep->declBus(c+6401,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[34] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+6402,"wen", false,-1);
    tracep->declBus(c+6200,"din", false,-1, 0,0);
    tracep->declBus(c+6403,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1326,"wen", false,-1);
    tracep->declBus(c+1294,"din", false,-1, 0,0);
    tracep->declBus(c+6404,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[35] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+6405,"wen", false,-1);
    tracep->declBus(c+6200,"din", false,-1, 0,0);
    tracep->declBus(c+6406,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1327,"wen", false,-1);
    tracep->declBus(c+1294,"din", false,-1, 0,0);
    tracep->declBus(c+6407,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[36] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+6408,"wen", false,-1);
    tracep->declBus(c+6200,"din", false,-1, 0,0);
    tracep->declBus(c+6409,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1328,"wen", false,-1);
    tracep->declBus(c+1294,"din", false,-1, 0,0);
    tracep->declBus(c+6410,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[37] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+6411,"wen", false,-1);
    tracep->declBus(c+6200,"din", false,-1, 0,0);
    tracep->declBus(c+6412,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1329,"wen", false,-1);
    tracep->declBus(c+1294,"din", false,-1, 0,0);
    tracep->declBus(c+6413,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[38] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+6414,"wen", false,-1);
    tracep->declBus(c+6200,"din", false,-1, 0,0);
    tracep->declBus(c+6415,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1330,"wen", false,-1);
    tracep->declBus(c+1294,"din", false,-1, 0,0);
    tracep->declBus(c+6416,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[39] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+6417,"wen", false,-1);
    tracep->declBus(c+6200,"din", false,-1, 0,0);
    tracep->declBus(c+6418,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1331,"wen", false,-1);
    tracep->declBus(c+1294,"din", false,-1, 0,0);
    tracep->declBus(c+6419,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[3] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+6420,"wen", false,-1);
    tracep->declBus(c+6200,"din", false,-1, 0,0);
    tracep->declBus(c+6421,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1332,"wen", false,-1);
    tracep->declBus(c+1294,"din", false,-1, 0,0);
    tracep->declBus(c+6422,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[40] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+6423,"wen", false,-1);
    tracep->declBus(c+6200,"din", false,-1, 0,0);
    tracep->declBus(c+6424,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1333,"wen", false,-1);
    tracep->declBus(c+1294,"din", false,-1, 0,0);
    tracep->declBus(c+6425,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[41] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+6426,"wen", false,-1);
    tracep->declBus(c+6200,"din", false,-1, 0,0);
    tracep->declBus(c+6427,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1334,"wen", false,-1);
    tracep->declBus(c+1294,"din", false,-1, 0,0);
    tracep->declBus(c+6428,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[42] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+6429,"wen", false,-1);
    tracep->declBus(c+6200,"din", false,-1, 0,0);
    tracep->declBus(c+6430,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1335,"wen", false,-1);
    tracep->declBus(c+1294,"din", false,-1, 0,0);
    tracep->declBus(c+6431,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[43] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+6432,"wen", false,-1);
    tracep->declBus(c+6200,"din", false,-1, 0,0);
    tracep->declBus(c+6433,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1336,"wen", false,-1);
    tracep->declBus(c+1294,"din", false,-1, 0,0);
    tracep->declBus(c+6434,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[44] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+6435,"wen", false,-1);
    tracep->declBus(c+6200,"din", false,-1, 0,0);
    tracep->declBus(c+6436,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1337,"wen", false,-1);
    tracep->declBus(c+1294,"din", false,-1, 0,0);
    tracep->declBus(c+6437,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[45] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+6438,"wen", false,-1);
    tracep->declBus(c+6200,"din", false,-1, 0,0);
    tracep->declBus(c+6439,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1338,"wen", false,-1);
    tracep->declBus(c+1294,"din", false,-1, 0,0);
    tracep->declBus(c+6440,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[46] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+6441,"wen", false,-1);
    tracep->declBus(c+6200,"din", false,-1, 0,0);
    tracep->declBus(c+6442,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1339,"wen", false,-1);
    tracep->declBus(c+1294,"din", false,-1, 0,0);
    tracep->declBus(c+6443,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[47] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+6444,"wen", false,-1);
    tracep->declBus(c+6200,"din", false,-1, 0,0);
    tracep->declBus(c+6445,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1340,"wen", false,-1);
    tracep->declBus(c+1294,"din", false,-1, 0,0);
    tracep->declBus(c+6446,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[48] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+6447,"wen", false,-1);
    tracep->declBus(c+6200,"din", false,-1, 0,0);
    tracep->declBus(c+6448,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1341,"wen", false,-1);
    tracep->declBus(c+1294,"din", false,-1, 0,0);
    tracep->declBus(c+6449,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[49] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+6450,"wen", false,-1);
    tracep->declBus(c+6200,"din", false,-1, 0,0);
    tracep->declBus(c+6451,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1342,"wen", false,-1);
    tracep->declBus(c+1294,"din", false,-1, 0,0);
    tracep->declBus(c+6452,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[4] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+6453,"wen", false,-1);
    tracep->declBus(c+6200,"din", false,-1, 0,0);
    tracep->declBus(c+6454,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1343,"wen", false,-1);
    tracep->declBus(c+1294,"din", false,-1, 0,0);
    tracep->declBus(c+6455,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[50] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+6456,"wen", false,-1);
    tracep->declBus(c+6200,"din", false,-1, 0,0);
    tracep->declBus(c+6457,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1344,"wen", false,-1);
    tracep->declBus(c+1294,"din", false,-1, 0,0);
    tracep->declBus(c+6458,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[51] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+6459,"wen", false,-1);
    tracep->declBus(c+6200,"din", false,-1, 0,0);
    tracep->declBus(c+6460,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1345,"wen", false,-1);
    tracep->declBus(c+1294,"din", false,-1, 0,0);
    tracep->declBus(c+6461,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[52] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+6462,"wen", false,-1);
    tracep->declBus(c+6200,"din", false,-1, 0,0);
    tracep->declBus(c+6463,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1346,"wen", false,-1);
    tracep->declBus(c+1294,"din", false,-1, 0,0);
    tracep->declBus(c+6464,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[53] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+6465,"wen", false,-1);
    tracep->declBus(c+6200,"din", false,-1, 0,0);
    tracep->declBus(c+6466,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1347,"wen", false,-1);
    tracep->declBus(c+1294,"din", false,-1, 0,0);
    tracep->declBus(c+6467,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[54] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+6468,"wen", false,-1);
    tracep->declBus(c+6200,"din", false,-1, 0,0);
    tracep->declBus(c+6469,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1348,"wen", false,-1);
    tracep->declBus(c+1294,"din", false,-1, 0,0);
    tracep->declBus(c+6470,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[55] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+6471,"wen", false,-1);
    tracep->declBus(c+6200,"din", false,-1, 0,0);
    tracep->declBus(c+6472,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1349,"wen", false,-1);
    tracep->declBus(c+1294,"din", false,-1, 0,0);
    tracep->declBus(c+6473,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[56] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+6474,"wen", false,-1);
    tracep->declBus(c+6200,"din", false,-1, 0,0);
    tracep->declBus(c+6475,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1350,"wen", false,-1);
    tracep->declBus(c+1294,"din", false,-1, 0,0);
    tracep->declBus(c+6476,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[57] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+6477,"wen", false,-1);
    tracep->declBus(c+6200,"din", false,-1, 0,0);
    tracep->declBus(c+6478,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1351,"wen", false,-1);
    tracep->declBus(c+1294,"din", false,-1, 0,0);
    tracep->declBus(c+6479,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[58] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+6480,"wen", false,-1);
    tracep->declBus(c+6200,"din", false,-1, 0,0);
    tracep->declBus(c+6481,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1352,"wen", false,-1);
    tracep->declBus(c+1294,"din", false,-1, 0,0);
    tracep->declBus(c+6482,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[59] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+6483,"wen", false,-1);
    tracep->declBus(c+6200,"din", false,-1, 0,0);
    tracep->declBus(c+6484,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1353,"wen", false,-1);
    tracep->declBus(c+1294,"din", false,-1, 0,0);
    tracep->declBus(c+6485,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[5] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+6486,"wen", false,-1);
    tracep->declBus(c+6200,"din", false,-1, 0,0);
    tracep->declBus(c+6487,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1354,"wen", false,-1);
    tracep->declBus(c+1294,"din", false,-1, 0,0);
    tracep->declBus(c+6488,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[60] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+6489,"wen", false,-1);
    tracep->declBus(c+6200,"din", false,-1, 0,0);
    tracep->declBus(c+6490,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1355,"wen", false,-1);
    tracep->declBus(c+1294,"din", false,-1, 0,0);
    tracep->declBus(c+6491,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[61] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+6492,"wen", false,-1);
    tracep->declBus(c+6200,"din", false,-1, 0,0);
    tracep->declBus(c+6493,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1356,"wen", false,-1);
    tracep->declBus(c+1294,"din", false,-1, 0,0);
    tracep->declBus(c+6494,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[62] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+6495,"wen", false,-1);
    tracep->declBus(c+6200,"din", false,-1, 0,0);
    tracep->declBus(c+6496,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1357,"wen", false,-1);
    tracep->declBus(c+1294,"din", false,-1, 0,0);
    tracep->declBus(c+6497,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[63] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+6498,"wen", false,-1);
    tracep->declBus(c+6200,"din", false,-1, 0,0);
    tracep->declBus(c+6499,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1358,"wen", false,-1);
    tracep->declBus(c+1294,"din", false,-1, 0,0);
    tracep->declBus(c+6500,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[6] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+6501,"wen", false,-1);
    tracep->declBus(c+6200,"din", false,-1, 0,0);
    tracep->declBus(c+6502,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1359,"wen", false,-1);
    tracep->declBus(c+1294,"din", false,-1, 0,0);
    tracep->declBus(c+6503,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[7] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+6504,"wen", false,-1);
    tracep->declBus(c+6200,"din", false,-1, 0,0);
    tracep->declBus(c+6505,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1360,"wen", false,-1);
    tracep->declBus(c+1294,"din", false,-1, 0,0);
    tracep->declBus(c+6506,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[8] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+6507,"wen", false,-1);
    tracep->declBus(c+6200,"din", false,-1, 0,0);
    tracep->declBus(c+6508,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1361,"wen", false,-1);
    tracep->declBus(c+1294,"din", false,-1, 0,0);
    tracep->declBus(c+6509,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[9] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+6510,"wen", false,-1);
    tracep->declBus(c+6200,"din", false,-1, 0,0);
    tracep->declBus(c+6511,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1362,"wen", false,-1);
    tracep->declBus(c+1294,"din", false,-1, 0,0);
    tracep->declBus(c+6512,"dout", false,-1, 0,0);
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("EXU ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declQuad(c+5983,"io_id_pc", false,-1, 63,0);
    tracep->declBus(c+5985,"io_id_inst", false,-1, 31,0);
    tracep->declBit(c+5986,"io_id_valid", false,-1);
    tracep->declBit(c+6006,"io_id_csrflag", false,-1);
    tracep->declBit(c+6007,"io_id_ecallflag", false,-1);
    tracep->declBit(c+6008,"io_id_mretflag", false,-1);
    tracep->declQuad(c+5987,"io_id_rs2", false,-1, 63,0);
    tracep->declQuad(c+5989,"io_id_AluOp_rd1", false,-1, 63,0);
    tracep->declQuad(c+5991,"io_id_AluOp_rd2", false,-1, 63,0);
    tracep->declBus(c+5993,"io_id_AluOp_op", false,-1, 4,0);
    tracep->declBus(c+5994,"io_id_waddr", false,-1, 4,0);
    tracep->declBit(c+5995,"io_id_wen", false,-1);
    tracep->declBit(c+5996,"io_id_wflag", false,-1);
    tracep->declBit(c+5997,"io_id_rflag", false,-1);
    tracep->declBus(c+6001,"io_id_wmask", false,-1, 7,0);
    tracep->declBit(c+6002,"io_id_alumask", false,-1);
    tracep->declBus(c+6003,"io_id_func3", false,-1, 2,0);
    tracep->declBit(c+1220,"io_ReadyLS_ready", false,-1);
    tracep->declQuad(c+5983,"io_EXLS_pc", false,-1, 63,0);
    tracep->declQuad(c+5987,"io_EXLS_rs2", false,-1, 63,0);
    tracep->declBus(c+5985,"io_EXLS_inst", false,-1, 31,0);
    tracep->declBit(c+6005,"io_EXLS_valid", false,-1);
    tracep->declBus(c+5994,"io_EXLS_wdaddr", false,-1, 4,0);
    tracep->declBit(c+5995,"io_EXLS_wen", false,-1);
    tracep->declBit(c+6006,"io_EXLS_csrflag", false,-1);
    tracep->declBit(c+6007,"io_EXLS_ecallflag", false,-1);
    tracep->declBit(c+6008,"io_EXLS_mretflag", false,-1);
    tracep->declQuad(c+6009,"io_EXLS_alures", false,-1, 63,0);
    tracep->declBit(c+5996,"io_EXLS_wflag", false,-1);
    tracep->declBit(c+5997,"io_EXLS_rflag", false,-1);
    tracep->declQuad(c+5987,"io_EXLS_writedata", false,-1, 63,0);
    tracep->declBus(c+6001,"io_EXLS_wmask", false,-1, 7,0);
    tracep->declBus(c+6003,"io_EXLS_func3", false,-1, 2,0);
    tracep->declBit(c+6004,"io_id_flush", false,-1);
    tracep->declBit(c+6004,"io_EXLS_flush", false,-1);
    tracep->declBit(c+1218,"io_ReadyID_ready", false,-1);
    tracep->declQuad(c+6513,"MulDivRes", false,-1, 63,0);
    tracep->declQuad(c+5989,"src1", false,-1, 63,0);
    tracep->declQuad(c+5991,"src2", false,-1, 63,0);
    tracep->declBus(c+5993,"OP", false,-1, 4,0);
    tracep->declQuad(c+6515,"ALURes", false,-1, 63,0);
    tracep->declQuad(c+6009,"maskres", false,-1, 63,0);
    tracep->declBit(c+6517,"mulvalid", false,-1);
    tracep->declBit(c+6518,"mulw", false,-1);
    tracep->declBit(c+6519,"divvalid", false,-1);
    tracep->declBus(c+6520,"divsigned", false,-1, 1,0);
    tracep->declBit(c+6521,"mulready", false,-1);
    tracep->declBit(c+6522,"divready", false,-1);
    tracep->declBit(c+6523,"muloutvalid", false,-1);
    tracep->declBit(c+6524,"divoutvalid", false,-1);
    tracep->declQuad(c+6525,"mulres", false,-1, 63,0);
    tracep->declQuad(c+6527,"divres", false,-1, 63,0);
    tracep->declBus(c+20055,"swait", false,-1, 1,0);
    tracep->declBus(c+20063,"swaitready", false,-1, 1,0);
    tracep->declBus(c+20989,"sdoing", false,-1, 1,0);
    tracep->declBus(c+20990,"swaitlsu", false,-1, 1,0);
    tracep->declBus(c+6529,"state", false,-1, 1,0);
    tracep->declBus(c+1363,"next", false,-1, 1,0);
    tracep->declQuad(c+6530,"RegMulDiv", false,-1, 63,0);
    tracep->declBit(c+6532,"alubusy", false,-1);
    tracep->declBit(c+6533,"aluvalid", false,-1);
    tracep->pushNamePrefix("Divder ");
    tracep->declBus(c+20019,"clock", false,-1, 0,0);
    tracep->declBus(c+20028,"reset", false,-1, 0,0);
    tracep->declBus(c+6519,"io_Exu_DivValid", false,-1, 0,0);
    tracep->declBus(c+20054,"io_Exu_Flush", false,-1, 0,0);
    tracep->declBus(c+20054,"io_Exu_Divw", false,-1, 0,0);
    tracep->declBus(c+6520,"io_Exu_DivSigned", false,-1, 1,0);
    tracep->declQuad(c+6534,"io_Exu_Divdend", false,-1, 63,0);
    tracep->declQuad(c+6536,"io_Exu_Divisor", false,-1, 63,0);
    tracep->declBus(c+6522,"io_Exu_DivReady", false,-1, 0,0);
    tracep->declBus(c+6524,"io_Exu_OutValid", false,-1, 0,0);
    tracep->declQuad(c+6527,"io_Exu_Quotient", false,-1, 63,0);
    tracep->declArray(c+6538,"Divsor", false,-1, 127,0);
    tracep->declArray(c+6542,"DivRes", false,-1, 127,0);
    tracep->declQuad(c+6546,"cmpRes", false,-1, 63,0);
    tracep->declQuad(c+6548,"cmpDivs", false,-1, 63,0);
    tracep->declBit(c+6550,"divendsign", false,-1);
    tracep->declBit(c+6551,"divsorsign", false,-1);
    tracep->declBit(c+6552,"symbol", false,-1);
    tracep->declArray(c+6553,"choosdivend", false,-1, 127,0);
    tracep->declQuad(c+6548,"choosdivsior", false,-1, 63,0);
    tracep->declBus(c+6557,"divcount", false,-1, 5,0);
    tracep->declBus(c+21016,"divcountInit", false,-1, 5,0);
    tracep->declBus(c+20055,"Idle", false,-1, 1,0);
    tracep->declBus(c+20063,"Busy", false,-1, 1,0);
    tracep->declBus(c+20989,"Valid", false,-1, 1,0);
    tracep->declBus(c+6558,"state", false,-1, 1,0);
    tracep->declBus(c+6559,"next", false,-1, 1,0);
    tracep->declBit(c+6560,"DivResEn", false,-1);
    tracep->declArray(c+6561,"DivResIn", false,-1, 127,0);
    tracep->declBit(c+6565,"inden", false,-1);
    tracep->declBus(c+6566,"indinput", false,-1, 5,0);
    tracep->declQuad(c+6567,"quotient", false,-1, 63,0);
    tracep->pushNamePrefix("DivResReg ");
    tracep->declBus(c+21017,"WIDTH", false,-1, 31,0);
    tracep->declArray(c+20080,"RESET_VAL", false,-1, 127,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+6560,"wen", false,-1);
    tracep->declArray(c+6561,"din", false,-1, 127,0);
    tracep->declArray(c+6542,"dout", false,-1, 127,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("IndReg ");
    tracep->declBus(c+21014,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20079,"RESET_VAL", false,-1, 5,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+6565,"wen", false,-1);
    tracep->declBus(c+6566,"din", false,-1, 5,0);
    tracep->declBus(c+6557,"dout", false,-1, 5,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("Multi ");
    tracep->declBus(c+20019,"clock", false,-1, 0,0);
    tracep->declBus(c+20028,"reset", false,-1, 0,0);
    tracep->declBus(c+6517,"io_Exu_MulValid", false,-1, 0,0);
    tracep->declBus(c+20054,"io_Exu_Flush", false,-1, 0,0);
    tracep->declBus(c+6518,"io_Exu_Mulw", false,-1, 0,0);
    tracep->declBus(c+20055,"io_Exu_MulSigned", false,-1, 1,0);
    tracep->declQuad(c+6569,"io_Exu_Multiplicand", false,-1, 63,0);
    tracep->declQuad(c+6571,"io_Exu_Multiplier", false,-1, 63,0);
    tracep->declBus(c+6521,"io_Exu_MulReady", false,-1, 0,0);
    tracep->declBus(c+6523,"io_Exu_OutValid", false,-1, 0,0);
    tracep->declQuad(c+6525,"io_Exu_ResultL", false,-1, 63,0);
    tracep->declArray(c+6573,"Prod", false,-1, 127,0);
    tracep->declArray(c+6577,"Prodin", false,-1, 127,0);
    tracep->declArray(c+6581,"Sum", false,-1, 127,0);
    tracep->declBus(c+6585,"ind", false,-1, 5,0);
    tracep->declBus(c+6586,"maxind", false,-1, 5,0);
    tracep->declBit(c+6587,"Bsub", false,-1);
    tracep->declBit(c+6588,"B", false,-1);
    tracep->declBit(c+6589,"Badd", false,-1);
    tracep->declBus(c+20055,"Idle", false,-1, 1,0);
    tracep->declBus(c+20063,"Busy", false,-1, 1,0);
    tracep->declBus(c+20989,"Valid", false,-1, 1,0);
    tracep->declBus(c+6590,"state", false,-1, 1,0);
    tracep->declBus(c+6591,"next", false,-1, 1,0);
    tracep->declBit(c+6592,"Proden", false,-1);
    tracep->declArray(c+6593,"realProd", false,-1, 127,0);
    tracep->declBit(c+6597,"Sumen", false,-1);
    tracep->declBit(c+6598,"inden", false,-1);
    tracep->declBus(c+6599,"indinput", false,-1, 5,0);
    tracep->pushNamePrefix("IndReg ");
    tracep->declBus(c+21014,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20079,"RESET_VAL", false,-1, 5,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+6598,"wen", false,-1);
    tracep->declBus(c+6599,"din", false,-1, 5,0);
    tracep->declBus(c+6585,"dout", false,-1, 5,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("ProdGen ");
    tracep->declBit(c+6589,"io_Choose_BAdd", false,-1);
    tracep->declBit(c+6588,"io_Choose_B", false,-1);
    tracep->declBit(c+6587,"io_Choose_BSub", false,-1);
    tracep->declBit(c+6600,"io_Choose_HighUsign", false,-1);
    tracep->declArray(c+6573,"io_Choose_PartProdIn", false,-1, 127,0);
    tracep->declArray(c+6581,"io_Choose_S", false,-1, 127,0);
    tracep->declArray(c+6577,"io_Choose_PartProdOut", false,-1, 127,0);
    tracep->declBus(c+6601,"chooseSignal", false,-1, 2,0);
    tracep->declArray(c+6602,"add", false,-1, 127,0);
    tracep->declArray(c+6606,"out", false,-1, 127,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("ProdReg ");
    tracep->declBus(c+21017,"WIDTH", false,-1, 31,0);
    tracep->declArray(c+20080,"RESET_VAL", false,-1, 127,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+6592,"wen", false,-1);
    tracep->declArray(c+6593,"din", false,-1, 127,0);
    tracep->declArray(c+6573,"dout", false,-1, 127,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("SumReg ");
    tracep->declBus(c+21017,"WIDTH", false,-1, 31,0);
    tracep->declArray(c+20080,"RESET_VAL", false,-1, 127,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+6597,"wen", false,-1);
    tracep->declArray(c+6610,"din", false,-1, 127,0);
    tracep->declArray(c+6581,"dout", false,-1, 127,0);
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("ICache ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBus(c+130,"io_ar_ready", false,-1, 0,0);
    tracep->declBus(c+771,"io_ar_valid", false,-1, 0,0);
    tracep->declQuad(c+131,"io_ar_addr", false,-1, 63,0);
    tracep->declBus(c+20064,"io_ar_len", false,-1, 7,0);
    tracep->declBus(c+20065,"io_ar_size", false,-1, 2,0);
    tracep->declBus(c+20063,"io_ar_burst", false,-1, 1,0);
    tracep->declBus(c+1221,"io_r_valid", false,-1, 0,0);
    tracep->declBus(c+985,"io_r_last", false,-1, 0,0);
    tracep->declBus(c+170,"io_r_rresp", false,-1, 1,0);
    tracep->declQuad(c+983,"io_r_rdata", false,-1, 63,0);
    tracep->declBus(c+6097,"io_r_ready", false,-1, 0,0);
    tracep->declBus(c+772,"io_aw_ready", false,-1, 0,0);
    tracep->declBus(c+774,"io_aw_valid", false,-1, 0,0);
    tracep->declQuad(c+133,"io_aw_addr", false,-1, 63,0);
    tracep->declBus(c+20064,"io_aw_len", false,-1, 7,0);
    tracep->declBus(c+20065,"io_aw_size", false,-1, 2,0);
    tracep->declBus(c+20063,"io_aw_burst", false,-1, 1,0);
    tracep->declBus(c+773,"io_w_ready", false,-1, 0,0);
    tracep->declBus(c+6099,"io_w_valid", false,-1, 0,0);
    tracep->declQuad(c+6100,"io_w_data", false,-1, 63,0);
    tracep->declBus(c+20985,"io_w_strb", false,-1, 7,0);
    tracep->declBus(c+6099,"io_w_last", false,-1, 0,0);
    tracep->declBus(c+6102,"io_b_ready", false,-1, 0,0);
    tracep->declBus(c+20054,"io_b_valid", false,-1, 0,0);
    tracep->declBus(c+20055,"io_b_bresp", false,-1, 1,0);
    tracep->declBus(c+1217,"io_Cache_valid", false,-1, 0,0);
    tracep->declBus(c+20054,"io_Cache_op", false,-1, 0,0);
    tracep->declQuad(c+5942,"io_Cache_addr", false,-1, 63,0);
    tracep->declQuad(c+20115,"io_Cache_wdata", false,-1, 63,0);
    tracep->declBus(c+20064,"io_Cache_wmask", false,-1, 7,0);
    tracep->declQuad(c+127,"io_Cache_data", false,-1, 63,0);
    tracep->declBit(c+5944,"io_Cache_dataok", false,-1);
    tracep->declBit(c+911,"io_Cache_busy", false,-1);
    tracep->declBus(c+396,"io_sram_addr", false,-1, 5,0);
    tracep->declBit(c+20054,"io_sram_cen", false,-1);
    tracep->declBit(c+986,"io_sram_wen", false,-1);
    tracep->declArray(c+177,"io_sram_wmask", false,-1, 127,0);
    tracep->declArray(c+181,"io_sram_wdata", false,-1, 127,0);
    tracep->declArray(c+1592,"io_sram_rdata", false,-1, 127,0);
    tracep->declBit(c+5982,"io_fence", false,-1);
    tracep->declBit(c+6068,"io_wbu_flush", false,-1);
    tracep->declBit(c+6098,"io_fencei", false,-1);
    tracep->declBit(c+1364,"wrbusy", false,-1);
    tracep->declBit(c+786,"fencebusy", false,-1);
    tracep->declBus(c+396,"useaddr", false,-1, 5,0);
    tracep->declArray(c+1592,"DataRead", false,-1, 127,0);
    tracep->declBit(c+986,"DataWen", false,-1);
    tracep->declArray(c+177,"DataBen", false,-1, 127,0);
    tracep->declArray(c+181,"DataWrite", false,-1, 127,0);
    tracep->declBit(c+20054,"DataCen", false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+787+i*1,"Tag", true,(i+0), 23,0);
    }
    tracep->declBit(c+1365,"Tag0Wen", false,-1);
    tracep->declBus(c+791,"Tag0Data", false,-1, 23,0);
    for (int i = 0; i < 16; ++i) {
        tracep->declBus(c+6614+i*1,"Tag0", true,(i+0), 23,0);
    }
    for (int i = 0; i < 16; ++i) {
        tracep->declBit(c+1366+i*1,"Tag0en", true,(i+0));
    }
    tracep->declBit(c+1382,"Tag1Wen", false,-1);
    tracep->declBus(c+791,"Tag1Data", false,-1, 23,0);
    for (int i = 0; i < 16; ++i) {
        tracep->declBus(c+6630+i*1,"Tag1", true,(i+0), 23,0);
    }
    for (int i = 0; i < 16; ++i) {
        tracep->declBit(c+1383+i*1,"Tag1en", true,(i+0));
    }
    tracep->declBit(c+1399,"Tag2Wen", false,-1);
    tracep->declBus(c+791,"Tag2Data", false,-1, 23,0);
    for (int i = 0; i < 16; ++i) {
        tracep->declBus(c+6646+i*1,"Tag2", true,(i+0), 23,0);
    }
    for (int i = 0; i < 16; ++i) {
        tracep->declBit(c+1400+i*1,"Tag2en", true,(i+0));
    }
    tracep->declBit(c+1416,"Tag3Wen", false,-1);
    tracep->declBus(c+791,"Tag3Data", false,-1, 23,0);
    for (int i = 0; i < 16; ++i) {
        tracep->declBus(c+6662+i*1,"Tag3", true,(i+0), 23,0);
    }
    for (int i = 0; i < 16; ++i) {
        tracep->declBit(c+1417+i*1,"Tag3en", true,(i+0));
    }
    tracep->declBit(c+1433,"validWriteEn", false,-1);
    tracep->declBit(c+1434,"validWriteData", false,-1);
    tracep->declBit(c+6678,"dirtyWriteEn", false,-1);
    tracep->declBit(c+20054,"dirtyWriteData", false,-1);
    tracep->declQuad(c+1435,"validen", false,-1, 63,0);
    tracep->declQuad(c+792,"dirtyen", false,-1, 63,0);
    tracep->declBus(c+794,"hit", false,-1, 3,0);
    tracep->declBus(c+6679,"RegCacheAddr", false,-1, 31,0);
    tracep->declBus(c+795,"true_cache_addr", false,-1, 31,0);
    tracep->declBus(c+791,"AddrTag", false,-1, 23,0);
    tracep->declBus(c+796,"AddrBlock", false,-1, 3,0);
    tracep->declBus(c+797,"AddrGroup", false,-1, 3,0);
    tracep->declQuad(c+127,"DataOut", false,-1, 63,0);
    tracep->declBus(c+798,"addrblockshift", false,-1, 6,0);
    tracep->declArray(c+137,"DataReadshift", false,-1, 127,0);
    tracep->declBus(c+799,"groupaddr1", false,-1, 5,0);
    tracep->declBus(c+800,"groupaddr2", false,-1, 5,0);
    tracep->declBus(c+801,"groupaddr3", false,-1, 5,0);
    tracep->declBus(c+802,"groupaddr4", false,-1, 5,0);
    tracep->declBit(c+803,"cachehit", false,-1);
    tracep->declBus(c+804,"hitway", false,-1, 1,0);
    tracep->declBus(c+805,"hitaddr", false,-1, 5,0);
    tracep->declBus(c+6680,"random", false,-1, 1,0);
    tracep->declBus(c+6681,"lfsr", false,-1, 15,0);
    tracep->declBit(c+141,"saveen", false,-1);
    tracep->declBus(c+6682,"chooseway", false,-1, 1,0);
    tracep->declBus(c+142,"chooseaddr", false,-1, 5,0);
    tracep->declBit(c+806,"axivalid", false,-1);
    tracep->declBit(c+6683,"fencei", false,-1);
    tracep->declBit(c+143,"fenceen", false,-1);
    tracep->declBit(c+5982,"fencein", false,-1);
    tracep->declBit(c+6098,"realfence", false,-1);
    tracep->declBus(c+6684,"fencecnt", false,-1, 5,0);
    tracep->declBit(c+144,"fencecnten", false,-1);
    tracep->declBus(c+145,"fencecntin", false,-1, 5,0);
    tracep->declBus(c+6684,"fenceaddr", false,-1, 5,0);
    tracep->declBus(c+20055,"fenceidle", false,-1, 1,0);
    tracep->declBus(c+20063,"fencevalid", false,-1, 1,0);
    tracep->declBus(c+20989,"fencedirty", false,-1, 1,0);
    tracep->declBus(c+20990,"fenceresp", false,-1, 1,0);
    tracep->declBus(c+6685,"fstate", false,-1, 1,0);
    tracep->declBus(c+807,"fnext", false,-1, 1,0);
    tracep->declBus(c+20117,"idle", false,-1, 2,0);
    tracep->declBus(c+20991,"lookup", false,-1, 2,0);
    tracep->declBus(c+20065,"miss", false,-1, 2,0);
    tracep->declBus(c+20992,"replace", false,-1, 2,0);
    tracep->declBus(c+20993,"refill", false,-1, 2,0);
    tracep->declBus(c+20994,"wresp", false,-1, 2,0);
    tracep->declBus(c+6686,"state", false,-1, 2,0);
    tracep->declBus(c+1437,"next", false,-1, 2,0);
    tracep->declBit(c+6687,"IDLE", false,-1);
    tracep->declBit(c+6688,"LOOKUP", false,-1);
    tracep->declArray(c+20080,"CacheWdata", false,-1, 127,0);
    tracep->declArray(c+20080,"CacheWdatashift", false,-1, 127,0);
    tracep->declArray(c+20080,"hitDataWrite", false,-1, 127,0);
    tracep->declArray(c+20995,"low8mask", false,-1, 127,0);
    tracep->declArray(c+20999,"low16mask", false,-1, 127,0);
    tracep->declArray(c+21003,"low32mask", false,-1, 127,0);
    tracep->declArray(c+21007,"low64mask", false,-1, 127,0);
    tracep->declArray(c+21018,"hitDataBen", false,-1, 127,0);
    tracep->declBit(c+146,"dataokin", false,-1);
    tracep->declBit(c+5944,"Cache_DataOk", false,-1);
    tracep->declBus(c+6689,"Reglen", false,-1, 1,0);
    tracep->declBit(c+6690,"MISS", false,-1);
    tracep->declBus(c+6691,"fenceTag", false,-1, 23,0);
    tracep->declQuad(c+808,"addr", false,-1, 63,0);
    tracep->declBit(c+6692,"REPLACE", false,-1);
    tracep->declBit(c+6097,"REFILL", false,-1);
    tracep->declArray(c+326,"refilldata", false,-1, 127,0);
    tracep->declArray(c+6693,"refillben", false,-1, 127,0);
    tracep->pushNamePrefix("dataok ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+20056,"wen", false,-1);
    tracep->declBus(c+146,"din", false,-1, 0,0);
    tracep->declBus(c+5944,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("genblk1 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("genblk1[0] ");
    tracep->pushNamePrefix("Treg0 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+912,"wen", false,-1);
    tracep->declBus(c+791,"din", false,-1, 23,0);
    tracep->declBus(c+6697,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk1[10] ");
    tracep->pushNamePrefix("Treg0 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+913,"wen", false,-1);
    tracep->declBus(c+791,"din", false,-1, 23,0);
    tracep->declBus(c+6698,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk1[11] ");
    tracep->pushNamePrefix("Treg0 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+914,"wen", false,-1);
    tracep->declBus(c+791,"din", false,-1, 23,0);
    tracep->declBus(c+6699,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk1[12] ");
    tracep->pushNamePrefix("Treg0 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+915,"wen", false,-1);
    tracep->declBus(c+791,"din", false,-1, 23,0);
    tracep->declBus(c+6700,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk1[13] ");
    tracep->pushNamePrefix("Treg0 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+916,"wen", false,-1);
    tracep->declBus(c+791,"din", false,-1, 23,0);
    tracep->declBus(c+6701,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk1[14] ");
    tracep->pushNamePrefix("Treg0 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+917,"wen", false,-1);
    tracep->declBus(c+791,"din", false,-1, 23,0);
    tracep->declBus(c+6702,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk1[15] ");
    tracep->pushNamePrefix("Treg0 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+918,"wen", false,-1);
    tracep->declBus(c+791,"din", false,-1, 23,0);
    tracep->declBus(c+6703,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk1[1] ");
    tracep->pushNamePrefix("Treg0 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+919,"wen", false,-1);
    tracep->declBus(c+791,"din", false,-1, 23,0);
    tracep->declBus(c+6704,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk1[2] ");
    tracep->pushNamePrefix("Treg0 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+920,"wen", false,-1);
    tracep->declBus(c+791,"din", false,-1, 23,0);
    tracep->declBus(c+6705,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk1[3] ");
    tracep->pushNamePrefix("Treg0 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+921,"wen", false,-1);
    tracep->declBus(c+791,"din", false,-1, 23,0);
    tracep->declBus(c+6706,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk1[4] ");
    tracep->pushNamePrefix("Treg0 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+922,"wen", false,-1);
    tracep->declBus(c+791,"din", false,-1, 23,0);
    tracep->declBus(c+6707,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk1[5] ");
    tracep->pushNamePrefix("Treg0 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+923,"wen", false,-1);
    tracep->declBus(c+791,"din", false,-1, 23,0);
    tracep->declBus(c+6708,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk1[6] ");
    tracep->pushNamePrefix("Treg0 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+924,"wen", false,-1);
    tracep->declBus(c+791,"din", false,-1, 23,0);
    tracep->declBus(c+6709,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk1[7] ");
    tracep->pushNamePrefix("Treg0 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+925,"wen", false,-1);
    tracep->declBus(c+791,"din", false,-1, 23,0);
    tracep->declBus(c+6710,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk1[8] ");
    tracep->pushNamePrefix("Treg0 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+926,"wen", false,-1);
    tracep->declBus(c+791,"din", false,-1, 23,0);
    tracep->declBus(c+6711,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk1[9] ");
    tracep->pushNamePrefix("Treg0 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+927,"wen", false,-1);
    tracep->declBus(c+791,"din", false,-1, 23,0);
    tracep->declBus(c+6712,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk2 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("genblk2[0] ");
    tracep->pushNamePrefix("Treg1 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+928,"wen", false,-1);
    tracep->declBus(c+791,"din", false,-1, 23,0);
    tracep->declBus(c+6713,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk2[10] ");
    tracep->pushNamePrefix("Treg1 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+929,"wen", false,-1);
    tracep->declBus(c+791,"din", false,-1, 23,0);
    tracep->declBus(c+6714,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk2[11] ");
    tracep->pushNamePrefix("Treg1 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+930,"wen", false,-1);
    tracep->declBus(c+791,"din", false,-1, 23,0);
    tracep->declBus(c+6715,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk2[12] ");
    tracep->pushNamePrefix("Treg1 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+931,"wen", false,-1);
    tracep->declBus(c+791,"din", false,-1, 23,0);
    tracep->declBus(c+6716,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk2[13] ");
    tracep->pushNamePrefix("Treg1 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+932,"wen", false,-1);
    tracep->declBus(c+791,"din", false,-1, 23,0);
    tracep->declBus(c+6717,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk2[14] ");
    tracep->pushNamePrefix("Treg1 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+933,"wen", false,-1);
    tracep->declBus(c+791,"din", false,-1, 23,0);
    tracep->declBus(c+6718,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk2[15] ");
    tracep->pushNamePrefix("Treg1 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+934,"wen", false,-1);
    tracep->declBus(c+791,"din", false,-1, 23,0);
    tracep->declBus(c+6719,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk2[1] ");
    tracep->pushNamePrefix("Treg1 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+935,"wen", false,-1);
    tracep->declBus(c+791,"din", false,-1, 23,0);
    tracep->declBus(c+6720,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk2[2] ");
    tracep->pushNamePrefix("Treg1 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+936,"wen", false,-1);
    tracep->declBus(c+791,"din", false,-1, 23,0);
    tracep->declBus(c+6721,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk2[3] ");
    tracep->pushNamePrefix("Treg1 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+937,"wen", false,-1);
    tracep->declBus(c+791,"din", false,-1, 23,0);
    tracep->declBus(c+6722,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk2[4] ");
    tracep->pushNamePrefix("Treg1 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+938,"wen", false,-1);
    tracep->declBus(c+791,"din", false,-1, 23,0);
    tracep->declBus(c+6723,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk2[5] ");
    tracep->pushNamePrefix("Treg1 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+939,"wen", false,-1);
    tracep->declBus(c+791,"din", false,-1, 23,0);
    tracep->declBus(c+6724,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk2[6] ");
    tracep->pushNamePrefix("Treg1 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+940,"wen", false,-1);
    tracep->declBus(c+791,"din", false,-1, 23,0);
    tracep->declBus(c+6725,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk2[7] ");
    tracep->pushNamePrefix("Treg1 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+941,"wen", false,-1);
    tracep->declBus(c+791,"din", false,-1, 23,0);
    tracep->declBus(c+6726,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk2[8] ");
    tracep->pushNamePrefix("Treg1 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+942,"wen", false,-1);
    tracep->declBus(c+791,"din", false,-1, 23,0);
    tracep->declBus(c+6727,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk2[9] ");
    tracep->pushNamePrefix("Treg1 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+943,"wen", false,-1);
    tracep->declBus(c+791,"din", false,-1, 23,0);
    tracep->declBus(c+6728,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk3 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("genblk3[0] ");
    tracep->pushNamePrefix("Treg2 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+944,"wen", false,-1);
    tracep->declBus(c+791,"din", false,-1, 23,0);
    tracep->declBus(c+6729,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk3[10] ");
    tracep->pushNamePrefix("Treg2 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+945,"wen", false,-1);
    tracep->declBus(c+791,"din", false,-1, 23,0);
    tracep->declBus(c+6730,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk3[11] ");
    tracep->pushNamePrefix("Treg2 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+946,"wen", false,-1);
    tracep->declBus(c+791,"din", false,-1, 23,0);
    tracep->declBus(c+6731,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk3[12] ");
    tracep->pushNamePrefix("Treg2 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+947,"wen", false,-1);
    tracep->declBus(c+791,"din", false,-1, 23,0);
    tracep->declBus(c+6732,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk3[13] ");
    tracep->pushNamePrefix("Treg2 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+948,"wen", false,-1);
    tracep->declBus(c+791,"din", false,-1, 23,0);
    tracep->declBus(c+6733,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk3[14] ");
    tracep->pushNamePrefix("Treg2 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+949,"wen", false,-1);
    tracep->declBus(c+791,"din", false,-1, 23,0);
    tracep->declBus(c+6734,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk3[15] ");
    tracep->pushNamePrefix("Treg2 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+950,"wen", false,-1);
    tracep->declBus(c+791,"din", false,-1, 23,0);
    tracep->declBus(c+6735,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk3[1] ");
    tracep->pushNamePrefix("Treg2 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+951,"wen", false,-1);
    tracep->declBus(c+791,"din", false,-1, 23,0);
    tracep->declBus(c+6736,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk3[2] ");
    tracep->pushNamePrefix("Treg2 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+952,"wen", false,-1);
    tracep->declBus(c+791,"din", false,-1, 23,0);
    tracep->declBus(c+6737,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk3[3] ");
    tracep->pushNamePrefix("Treg2 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+953,"wen", false,-1);
    tracep->declBus(c+791,"din", false,-1, 23,0);
    tracep->declBus(c+6738,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk3[4] ");
    tracep->pushNamePrefix("Treg2 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+954,"wen", false,-1);
    tracep->declBus(c+791,"din", false,-1, 23,0);
    tracep->declBus(c+6739,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk3[5] ");
    tracep->pushNamePrefix("Treg2 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+955,"wen", false,-1);
    tracep->declBus(c+791,"din", false,-1, 23,0);
    tracep->declBus(c+6740,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk3[6] ");
    tracep->pushNamePrefix("Treg2 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+956,"wen", false,-1);
    tracep->declBus(c+791,"din", false,-1, 23,0);
    tracep->declBus(c+6741,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk3[7] ");
    tracep->pushNamePrefix("Treg2 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+957,"wen", false,-1);
    tracep->declBus(c+791,"din", false,-1, 23,0);
    tracep->declBus(c+6742,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk3[8] ");
    tracep->pushNamePrefix("Treg2 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+958,"wen", false,-1);
    tracep->declBus(c+791,"din", false,-1, 23,0);
    tracep->declBus(c+6743,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk3[9] ");
    tracep->pushNamePrefix("Treg2 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+959,"wen", false,-1);
    tracep->declBus(c+791,"din", false,-1, 23,0);
    tracep->declBus(c+6744,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk4 ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("genblk4[0] ");
    tracep->pushNamePrefix("Treg2 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+960,"wen", false,-1);
    tracep->declBus(c+791,"din", false,-1, 23,0);
    tracep->declBus(c+6745,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk4[10] ");
    tracep->pushNamePrefix("Treg2 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+961,"wen", false,-1);
    tracep->declBus(c+791,"din", false,-1, 23,0);
    tracep->declBus(c+6746,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk4[11] ");
    tracep->pushNamePrefix("Treg2 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+962,"wen", false,-1);
    tracep->declBus(c+791,"din", false,-1, 23,0);
    tracep->declBus(c+6747,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk4[12] ");
    tracep->pushNamePrefix("Treg2 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+963,"wen", false,-1);
    tracep->declBus(c+791,"din", false,-1, 23,0);
    tracep->declBus(c+6748,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk4[13] ");
    tracep->pushNamePrefix("Treg2 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+964,"wen", false,-1);
    tracep->declBus(c+791,"din", false,-1, 23,0);
    tracep->declBus(c+6749,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk4[14] ");
    tracep->pushNamePrefix("Treg2 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+965,"wen", false,-1);
    tracep->declBus(c+791,"din", false,-1, 23,0);
    tracep->declBus(c+6750,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk4[15] ");
    tracep->pushNamePrefix("Treg2 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+966,"wen", false,-1);
    tracep->declBus(c+791,"din", false,-1, 23,0);
    tracep->declBus(c+6751,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk4[1] ");
    tracep->pushNamePrefix("Treg2 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+967,"wen", false,-1);
    tracep->declBus(c+791,"din", false,-1, 23,0);
    tracep->declBus(c+6752,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk4[2] ");
    tracep->pushNamePrefix("Treg2 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+968,"wen", false,-1);
    tracep->declBus(c+791,"din", false,-1, 23,0);
    tracep->declBus(c+6753,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk4[3] ");
    tracep->pushNamePrefix("Treg2 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+969,"wen", false,-1);
    tracep->declBus(c+791,"din", false,-1, 23,0);
    tracep->declBus(c+6754,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk4[4] ");
    tracep->pushNamePrefix("Treg2 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+970,"wen", false,-1);
    tracep->declBus(c+791,"din", false,-1, 23,0);
    tracep->declBus(c+6755,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk4[5] ");
    tracep->pushNamePrefix("Treg2 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+971,"wen", false,-1);
    tracep->declBus(c+791,"din", false,-1, 23,0);
    tracep->declBus(c+6756,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk4[6] ");
    tracep->pushNamePrefix("Treg2 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+972,"wen", false,-1);
    tracep->declBus(c+791,"din", false,-1, 23,0);
    tracep->declBus(c+6757,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk4[7] ");
    tracep->pushNamePrefix("Treg2 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+973,"wen", false,-1);
    tracep->declBus(c+791,"din", false,-1, 23,0);
    tracep->declBus(c+6758,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk4[8] ");
    tracep->pushNamePrefix("Treg2 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+974,"wen", false,-1);
    tracep->declBus(c+791,"din", false,-1, 23,0);
    tracep->declBus(c+6759,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("genblk4[9] ");
    tracep->pushNamePrefix("Treg2 ");
    tracep->declBus(c+21012,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+21013,"RESET_VAL", false,-1, 23,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+975,"wen", false,-1);
    tracep->declBus(c+791,"din", false,-1, 23,0);
    tracep->declBus(c+6760,"dout", false,-1, 23,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("regfence ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+143,"wen", false,-1);
    tracep->declBus(c+5982,"din", false,-1, 0,0);
    tracep->declBus(c+6683,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regfencecnt ");
    tracep->declBus(c+21014,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20079,"RESET_VAL", false,-1, 5,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+144,"wen", false,-1);
    tracep->declBus(c+145,"din", false,-1, 5,0);
    tracep->declBus(c+6684,"dout", false,-1, 5,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21015,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20055,"RESET_VAL", false,-1, 1,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+141,"wen", false,-1);
    tracep->declBus(c+6680,"din", false,-1, 1,0);
    tracep->declBus(c+6682,"dout", false,-1, 1,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("valid_dirty ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("valid_dirty[0] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+810,"wen", false,-1);
    tracep->declBus(c+20054,"din", false,-1, 0,0);
    tracep->declBus(c+6761,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1438,"wen", false,-1);
    tracep->declBus(c+1434,"din", false,-1, 0,0);
    tracep->declBus(c+6762,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[10] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+811,"wen", false,-1);
    tracep->declBus(c+20054,"din", false,-1, 0,0);
    tracep->declBus(c+6763,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1439,"wen", false,-1);
    tracep->declBus(c+1434,"din", false,-1, 0,0);
    tracep->declBus(c+6764,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[11] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+812,"wen", false,-1);
    tracep->declBus(c+20054,"din", false,-1, 0,0);
    tracep->declBus(c+6765,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1440,"wen", false,-1);
    tracep->declBus(c+1434,"din", false,-1, 0,0);
    tracep->declBus(c+6766,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[12] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+813,"wen", false,-1);
    tracep->declBus(c+20054,"din", false,-1, 0,0);
    tracep->declBus(c+6767,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1441,"wen", false,-1);
    tracep->declBus(c+1434,"din", false,-1, 0,0);
    tracep->declBus(c+6768,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[13] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+814,"wen", false,-1);
    tracep->declBus(c+20054,"din", false,-1, 0,0);
    tracep->declBus(c+6769,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1442,"wen", false,-1);
    tracep->declBus(c+1434,"din", false,-1, 0,0);
    tracep->declBus(c+6770,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[14] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+815,"wen", false,-1);
    tracep->declBus(c+20054,"din", false,-1, 0,0);
    tracep->declBus(c+6771,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1443,"wen", false,-1);
    tracep->declBus(c+1434,"din", false,-1, 0,0);
    tracep->declBus(c+6772,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[15] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+816,"wen", false,-1);
    tracep->declBus(c+20054,"din", false,-1, 0,0);
    tracep->declBus(c+6773,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1444,"wen", false,-1);
    tracep->declBus(c+1434,"din", false,-1, 0,0);
    tracep->declBus(c+6774,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[16] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+817,"wen", false,-1);
    tracep->declBus(c+20054,"din", false,-1, 0,0);
    tracep->declBus(c+6775,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1445,"wen", false,-1);
    tracep->declBus(c+1434,"din", false,-1, 0,0);
    tracep->declBus(c+6776,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[17] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+818,"wen", false,-1);
    tracep->declBus(c+20054,"din", false,-1, 0,0);
    tracep->declBus(c+6777,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1446,"wen", false,-1);
    tracep->declBus(c+1434,"din", false,-1, 0,0);
    tracep->declBus(c+6778,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[18] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+819,"wen", false,-1);
    tracep->declBus(c+20054,"din", false,-1, 0,0);
    tracep->declBus(c+6779,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1447,"wen", false,-1);
    tracep->declBus(c+1434,"din", false,-1, 0,0);
    tracep->declBus(c+6780,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[19] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+820,"wen", false,-1);
    tracep->declBus(c+20054,"din", false,-1, 0,0);
    tracep->declBus(c+6781,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1448,"wen", false,-1);
    tracep->declBus(c+1434,"din", false,-1, 0,0);
    tracep->declBus(c+6782,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[1] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+821,"wen", false,-1);
    tracep->declBus(c+20054,"din", false,-1, 0,0);
    tracep->declBus(c+6783,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1449,"wen", false,-1);
    tracep->declBus(c+1434,"din", false,-1, 0,0);
    tracep->declBus(c+6784,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[20] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+822,"wen", false,-1);
    tracep->declBus(c+20054,"din", false,-1, 0,0);
    tracep->declBus(c+6785,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1450,"wen", false,-1);
    tracep->declBus(c+1434,"din", false,-1, 0,0);
    tracep->declBus(c+6786,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[21] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+823,"wen", false,-1);
    tracep->declBus(c+20054,"din", false,-1, 0,0);
    tracep->declBus(c+6787,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1451,"wen", false,-1);
    tracep->declBus(c+1434,"din", false,-1, 0,0);
    tracep->declBus(c+6788,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[22] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+824,"wen", false,-1);
    tracep->declBus(c+20054,"din", false,-1, 0,0);
    tracep->declBus(c+6789,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1452,"wen", false,-1);
    tracep->declBus(c+1434,"din", false,-1, 0,0);
    tracep->declBus(c+6790,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[23] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+825,"wen", false,-1);
    tracep->declBus(c+20054,"din", false,-1, 0,0);
    tracep->declBus(c+6791,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1453,"wen", false,-1);
    tracep->declBus(c+1434,"din", false,-1, 0,0);
    tracep->declBus(c+6792,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[24] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+826,"wen", false,-1);
    tracep->declBus(c+20054,"din", false,-1, 0,0);
    tracep->declBus(c+6793,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1454,"wen", false,-1);
    tracep->declBus(c+1434,"din", false,-1, 0,0);
    tracep->declBus(c+6794,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[25] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+827,"wen", false,-1);
    tracep->declBus(c+20054,"din", false,-1, 0,0);
    tracep->declBus(c+6795,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1455,"wen", false,-1);
    tracep->declBus(c+1434,"din", false,-1, 0,0);
    tracep->declBus(c+6796,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[26] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+828,"wen", false,-1);
    tracep->declBus(c+20054,"din", false,-1, 0,0);
    tracep->declBus(c+6797,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1456,"wen", false,-1);
    tracep->declBus(c+1434,"din", false,-1, 0,0);
    tracep->declBus(c+6798,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[27] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+829,"wen", false,-1);
    tracep->declBus(c+20054,"din", false,-1, 0,0);
    tracep->declBus(c+6799,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1457,"wen", false,-1);
    tracep->declBus(c+1434,"din", false,-1, 0,0);
    tracep->declBus(c+6800,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[28] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+830,"wen", false,-1);
    tracep->declBus(c+20054,"din", false,-1, 0,0);
    tracep->declBus(c+6801,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1458,"wen", false,-1);
    tracep->declBus(c+1434,"din", false,-1, 0,0);
    tracep->declBus(c+6802,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[29] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+831,"wen", false,-1);
    tracep->declBus(c+20054,"din", false,-1, 0,0);
    tracep->declBus(c+6803,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1459,"wen", false,-1);
    tracep->declBus(c+1434,"din", false,-1, 0,0);
    tracep->declBus(c+6804,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[2] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+832,"wen", false,-1);
    tracep->declBus(c+20054,"din", false,-1, 0,0);
    tracep->declBus(c+6805,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1460,"wen", false,-1);
    tracep->declBus(c+1434,"din", false,-1, 0,0);
    tracep->declBus(c+6806,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[30] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+833,"wen", false,-1);
    tracep->declBus(c+20054,"din", false,-1, 0,0);
    tracep->declBus(c+6807,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1461,"wen", false,-1);
    tracep->declBus(c+1434,"din", false,-1, 0,0);
    tracep->declBus(c+6808,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[31] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+834,"wen", false,-1);
    tracep->declBus(c+20054,"din", false,-1, 0,0);
    tracep->declBus(c+6809,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1462,"wen", false,-1);
    tracep->declBus(c+1434,"din", false,-1, 0,0);
    tracep->declBus(c+6810,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[32] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+835,"wen", false,-1);
    tracep->declBus(c+20054,"din", false,-1, 0,0);
    tracep->declBus(c+6811,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1463,"wen", false,-1);
    tracep->declBus(c+1434,"din", false,-1, 0,0);
    tracep->declBus(c+6812,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[33] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+836,"wen", false,-1);
    tracep->declBus(c+20054,"din", false,-1, 0,0);
    tracep->declBus(c+6813,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1464,"wen", false,-1);
    tracep->declBus(c+1434,"din", false,-1, 0,0);
    tracep->declBus(c+6814,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[34] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+837,"wen", false,-1);
    tracep->declBus(c+20054,"din", false,-1, 0,0);
    tracep->declBus(c+6815,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1465,"wen", false,-1);
    tracep->declBus(c+1434,"din", false,-1, 0,0);
    tracep->declBus(c+6816,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[35] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+838,"wen", false,-1);
    tracep->declBus(c+20054,"din", false,-1, 0,0);
    tracep->declBus(c+6817,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1466,"wen", false,-1);
    tracep->declBus(c+1434,"din", false,-1, 0,0);
    tracep->declBus(c+6818,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[36] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+839,"wen", false,-1);
    tracep->declBus(c+20054,"din", false,-1, 0,0);
    tracep->declBus(c+6819,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1467,"wen", false,-1);
    tracep->declBus(c+1434,"din", false,-1, 0,0);
    tracep->declBus(c+6820,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[37] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+840,"wen", false,-1);
    tracep->declBus(c+20054,"din", false,-1, 0,0);
    tracep->declBus(c+6821,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1468,"wen", false,-1);
    tracep->declBus(c+1434,"din", false,-1, 0,0);
    tracep->declBus(c+6822,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[38] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+841,"wen", false,-1);
    tracep->declBus(c+20054,"din", false,-1, 0,0);
    tracep->declBus(c+6823,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1469,"wen", false,-1);
    tracep->declBus(c+1434,"din", false,-1, 0,0);
    tracep->declBus(c+6824,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[39] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+842,"wen", false,-1);
    tracep->declBus(c+20054,"din", false,-1, 0,0);
    tracep->declBus(c+6825,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1470,"wen", false,-1);
    tracep->declBus(c+1434,"din", false,-1, 0,0);
    tracep->declBus(c+6826,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[3] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+843,"wen", false,-1);
    tracep->declBus(c+20054,"din", false,-1, 0,0);
    tracep->declBus(c+6827,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1471,"wen", false,-1);
    tracep->declBus(c+1434,"din", false,-1, 0,0);
    tracep->declBus(c+6828,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[40] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+844,"wen", false,-1);
    tracep->declBus(c+20054,"din", false,-1, 0,0);
    tracep->declBus(c+6829,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1472,"wen", false,-1);
    tracep->declBus(c+1434,"din", false,-1, 0,0);
    tracep->declBus(c+6830,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[41] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+845,"wen", false,-1);
    tracep->declBus(c+20054,"din", false,-1, 0,0);
    tracep->declBus(c+6831,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1473,"wen", false,-1);
    tracep->declBus(c+1434,"din", false,-1, 0,0);
    tracep->declBus(c+6832,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[42] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+846,"wen", false,-1);
    tracep->declBus(c+20054,"din", false,-1, 0,0);
    tracep->declBus(c+6833,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1474,"wen", false,-1);
    tracep->declBus(c+1434,"din", false,-1, 0,0);
    tracep->declBus(c+6834,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[43] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+847,"wen", false,-1);
    tracep->declBus(c+20054,"din", false,-1, 0,0);
    tracep->declBus(c+6835,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1475,"wen", false,-1);
    tracep->declBus(c+1434,"din", false,-1, 0,0);
    tracep->declBus(c+6836,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[44] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+848,"wen", false,-1);
    tracep->declBus(c+20054,"din", false,-1, 0,0);
    tracep->declBus(c+6837,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1476,"wen", false,-1);
    tracep->declBus(c+1434,"din", false,-1, 0,0);
    tracep->declBus(c+6838,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[45] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+849,"wen", false,-1);
    tracep->declBus(c+20054,"din", false,-1, 0,0);
    tracep->declBus(c+6839,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1477,"wen", false,-1);
    tracep->declBus(c+1434,"din", false,-1, 0,0);
    tracep->declBus(c+6840,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[46] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+850,"wen", false,-1);
    tracep->declBus(c+20054,"din", false,-1, 0,0);
    tracep->declBus(c+6841,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1478,"wen", false,-1);
    tracep->declBus(c+1434,"din", false,-1, 0,0);
    tracep->declBus(c+6842,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[47] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+851,"wen", false,-1);
    tracep->declBus(c+20054,"din", false,-1, 0,0);
    tracep->declBus(c+6843,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1479,"wen", false,-1);
    tracep->declBus(c+1434,"din", false,-1, 0,0);
    tracep->declBus(c+6844,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[48] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+852,"wen", false,-1);
    tracep->declBus(c+20054,"din", false,-1, 0,0);
    tracep->declBus(c+6845,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1480,"wen", false,-1);
    tracep->declBus(c+1434,"din", false,-1, 0,0);
    tracep->declBus(c+6846,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[49] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+853,"wen", false,-1);
    tracep->declBus(c+20054,"din", false,-1, 0,0);
    tracep->declBus(c+6847,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1481,"wen", false,-1);
    tracep->declBus(c+1434,"din", false,-1, 0,0);
    tracep->declBus(c+6848,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[4] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+854,"wen", false,-1);
    tracep->declBus(c+20054,"din", false,-1, 0,0);
    tracep->declBus(c+6849,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1482,"wen", false,-1);
    tracep->declBus(c+1434,"din", false,-1, 0,0);
    tracep->declBus(c+6850,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[50] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+855,"wen", false,-1);
    tracep->declBus(c+20054,"din", false,-1, 0,0);
    tracep->declBus(c+6851,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1483,"wen", false,-1);
    tracep->declBus(c+1434,"din", false,-1, 0,0);
    tracep->declBus(c+6852,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[51] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+856,"wen", false,-1);
    tracep->declBus(c+20054,"din", false,-1, 0,0);
    tracep->declBus(c+6853,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1484,"wen", false,-1);
    tracep->declBus(c+1434,"din", false,-1, 0,0);
    tracep->declBus(c+6854,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[52] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+857,"wen", false,-1);
    tracep->declBus(c+20054,"din", false,-1, 0,0);
    tracep->declBus(c+6855,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1485,"wen", false,-1);
    tracep->declBus(c+1434,"din", false,-1, 0,0);
    tracep->declBus(c+6856,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[53] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+858,"wen", false,-1);
    tracep->declBus(c+20054,"din", false,-1, 0,0);
    tracep->declBus(c+6857,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1486,"wen", false,-1);
    tracep->declBus(c+1434,"din", false,-1, 0,0);
    tracep->declBus(c+6858,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[54] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+859,"wen", false,-1);
    tracep->declBus(c+20054,"din", false,-1, 0,0);
    tracep->declBus(c+6859,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1487,"wen", false,-1);
    tracep->declBus(c+1434,"din", false,-1, 0,0);
    tracep->declBus(c+6860,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[55] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+860,"wen", false,-1);
    tracep->declBus(c+20054,"din", false,-1, 0,0);
    tracep->declBus(c+6861,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1488,"wen", false,-1);
    tracep->declBus(c+1434,"din", false,-1, 0,0);
    tracep->declBus(c+6862,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[56] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+861,"wen", false,-1);
    tracep->declBus(c+20054,"din", false,-1, 0,0);
    tracep->declBus(c+6863,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1489,"wen", false,-1);
    tracep->declBus(c+1434,"din", false,-1, 0,0);
    tracep->declBus(c+6864,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[57] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+862,"wen", false,-1);
    tracep->declBus(c+20054,"din", false,-1, 0,0);
    tracep->declBus(c+6865,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1490,"wen", false,-1);
    tracep->declBus(c+1434,"din", false,-1, 0,0);
    tracep->declBus(c+6866,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[58] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+863,"wen", false,-1);
    tracep->declBus(c+20054,"din", false,-1, 0,0);
    tracep->declBus(c+6867,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1491,"wen", false,-1);
    tracep->declBus(c+1434,"din", false,-1, 0,0);
    tracep->declBus(c+6868,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[59] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+864,"wen", false,-1);
    tracep->declBus(c+20054,"din", false,-1, 0,0);
    tracep->declBus(c+6869,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1492,"wen", false,-1);
    tracep->declBus(c+1434,"din", false,-1, 0,0);
    tracep->declBus(c+6870,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[5] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+865,"wen", false,-1);
    tracep->declBus(c+20054,"din", false,-1, 0,0);
    tracep->declBus(c+6871,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1493,"wen", false,-1);
    tracep->declBus(c+1434,"din", false,-1, 0,0);
    tracep->declBus(c+6872,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[60] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+866,"wen", false,-1);
    tracep->declBus(c+20054,"din", false,-1, 0,0);
    tracep->declBus(c+6873,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1494,"wen", false,-1);
    tracep->declBus(c+1434,"din", false,-1, 0,0);
    tracep->declBus(c+6874,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[61] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+867,"wen", false,-1);
    tracep->declBus(c+20054,"din", false,-1, 0,0);
    tracep->declBus(c+6875,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1495,"wen", false,-1);
    tracep->declBus(c+1434,"din", false,-1, 0,0);
    tracep->declBus(c+6876,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[62] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+868,"wen", false,-1);
    tracep->declBus(c+20054,"din", false,-1, 0,0);
    tracep->declBus(c+6877,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1496,"wen", false,-1);
    tracep->declBus(c+1434,"din", false,-1, 0,0);
    tracep->declBus(c+6878,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[63] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+869,"wen", false,-1);
    tracep->declBus(c+20054,"din", false,-1, 0,0);
    tracep->declBus(c+6879,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1497,"wen", false,-1);
    tracep->declBus(c+1434,"din", false,-1, 0,0);
    tracep->declBus(c+6880,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[6] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+870,"wen", false,-1);
    tracep->declBus(c+20054,"din", false,-1, 0,0);
    tracep->declBus(c+6881,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1498,"wen", false,-1);
    tracep->declBus(c+1434,"din", false,-1, 0,0);
    tracep->declBus(c+6882,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[7] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+871,"wen", false,-1);
    tracep->declBus(c+20054,"din", false,-1, 0,0);
    tracep->declBus(c+6883,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1499,"wen", false,-1);
    tracep->declBus(c+1434,"din", false,-1, 0,0);
    tracep->declBus(c+6884,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[8] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+872,"wen", false,-1);
    tracep->declBus(c+20054,"din", false,-1, 0,0);
    tracep->declBus(c+6885,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1500,"wen", false,-1);
    tracep->declBus(c+1434,"din", false,-1, 0,0);
    tracep->declBus(c+6886,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("valid_dirty[9] ");
    tracep->pushNamePrefix("regdirty ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+873,"wen", false,-1);
    tracep->declBus(c+20054,"din", false,-1, 0,0);
    tracep->declBus(c+6887,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regvalid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1501,"wen", false,-1);
    tracep->declBus(c+1434,"din", false,-1, 0,0);
    tracep->declBus(c+6888,"dout", false,-1, 0,0);
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("IDU ");
    tracep->declBus(c+5965,"io_IFID_inst", false,-1, 31,0);
    tracep->declQuad(c+5931,"io_IFID_pc", false,-1, 63,0);
    tracep->declBit(c+5947,"io_IFID_valid", false,-1);
    tracep->declQuad(c+5939,"io_RegFileID_CSRs_mepc", false,-1, 63,0);
    tracep->declQuad(c+5937,"io_RegFileID_CSRs_mtvec", false,-1, 63,0);
    tracep->declQuad(c+5951,"io_RegFileID_rdata1", false,-1, 63,0);
    tracep->declQuad(c+5953,"io_RegFileID_rdata2", false,-1, 63,0);
    tracep->declBit(c+1218,"io_ReadyEX_ready", false,-1);
    tracep->declBit(c+5961,"io_Score_RScore_busy1", false,-1);
    tracep->declBit(c+5962,"io_Score_RScore_busy2", false,-1);
    tracep->declQuad(c+5957,"io_Pass_rdata", false,-1, 63,0);
    tracep->declBit(c+5959,"io_Pass_pass1", false,-1);
    tracep->declBit(c+5960,"io_Pass_pass2", false,-1);
    tracep->declBus(c+5955,"io_IDRegFile_raddr1", false,-1, 4,0);
    tracep->declBus(c+5956,"io_IDRegFile_raddr2", false,-1, 4,0);
    tracep->declQuad(c+5931,"io_idex_pc", false,-1, 63,0);
    tracep->declBus(c+5965,"io_idex_inst", false,-1, 31,0);
    tracep->declBit(c+5941,"io_idex_valid", false,-1);
    tracep->declQuad(c+5966,"io_idex_rs2", false,-1, 63,0);
    tracep->declQuad(c+5968,"io_idex_AluOp_rd1", false,-1, 63,0);
    tracep->declQuad(c+5970,"io_idex_AluOp_rd2", false,-1, 63,0);
    tracep->declBus(c+5972,"io_idex_AluOp_op", false,-1, 4,0);
    tracep->declBus(c+5964,"io_idex_waddr", false,-1, 4,0);
    tracep->declBit(c+5973,"io_idex_wen", false,-1);
    tracep->declBit(c+5974,"io_idex_wflag", false,-1);
    tracep->declBit(c+5975,"io_idex_rflag", false,-1);
    tracep->declBit(c+5976,"io_idex_csrflag", false,-1);
    tracep->declBit(c+5977,"io_idex_ecallflag", false,-1);
    tracep->declBit(c+5978,"io_idex_mretflag", false,-1);
    tracep->declBus(c+5979,"io_idex_wmask", false,-1, 7,0);
    tracep->declBit(c+5980,"io_idex_alumask", false,-1);
    tracep->declBus(c+5981,"io_idex_func3", false,-1, 2,0);
    tracep->declBus(c+5930,"io_IDNPC_jal", false,-1, 4,0);
    tracep->declQuad(c+5931,"io_IDNPC_IdPc", false,-1, 63,0);
    tracep->declQuad(c+5933,"io_IDNPC_imm", false,-1, 63,0);
    tracep->declQuad(c+5935,"io_IDNPC_rs1", false,-1, 63,0);
    tracep->declQuad(c+5937,"io_IDNPC_ecallpc", false,-1, 63,0);
    tracep->declQuad(c+5939,"io_IDNPC_mretpc", false,-1, 63,0);
    tracep->declBit(c+5941,"io_IDNPC_valid", false,-1);
    tracep->declBit(c+1216,"io_ReadyIF_ready", false,-1);
    tracep->declBit(c+5963,"io_Score_RScore_valid", false,-1);
    tracep->declBit(c+1219,"io_Score_RScore_wen", false,-1);
    tracep->declBus(c+5955,"io_Score_RScore_rdaddr1", false,-1, 4,0);
    tracep->declBus(c+5956,"io_Score_RScore_rdaddr2", false,-1, 4,0);
    tracep->declBus(c+5964,"io_Score_RScore_waddr", false,-1, 4,0);
    tracep->declBus(c+5955,"io_Pass_rs1", false,-1, 4,0);
    tracep->declBus(c+5956,"io_Pass_rs2", false,-1, 4,0);
    tracep->declBit(c+5947,"io_Pass_valid", false,-1);
    tracep->declBit(c+5948,"io_if_flush", false,-1);
    tracep->declBit(c+5948,"io_id_flush", false,-1);
    tracep->declBit(c+5982,"io_fence", false,-1);
    tracep->declBus(c+20117,"R_type", false,-1, 2,0);
    tracep->declBus(c+20991,"I_type", false,-1, 2,0);
    tracep->declBus(c+20065,"S_type", false,-1, 2,0);
    tracep->declBus(c+20992,"B_type", false,-1, 2,0);
    tracep->declBus(c+20993,"U_type", false,-1, 2,0);
    tracep->declBus(c+20994,"J_type", false,-1, 2,0);
    tracep->declBus(c+21022,"Bad_type", false,-1, 2,0);
    tracep->declBus(c+6889,"opcode", false,-1, 6,0);
    tracep->declBus(c+5981,"func3", false,-1, 2,0);
    tracep->declBit(c+6890,"ALflag", false,-1);
    tracep->declBus(c+6891,"func7", false,-1, 6,0);
    tracep->declBus(c+6892,"shamt", false,-1, 5,0);
    tracep->declBus(c+5955,"rs1", false,-1, 4,0);
    tracep->declBus(c+5956,"rs2", false,-1, 4,0);
    tracep->declBus(c+5964,"rd", false,-1, 4,0);
    tracep->declBus(c+6893,"InstType", false,-1, 2,0);
    tracep->declQuad(c+6894,"I_imm", false,-1, 63,0);
    tracep->declQuad(c+6896,"U_imm", false,-1, 63,0);
    tracep->declQuad(c+6898,"J_imm", false,-1, 63,0);
    tracep->declQuad(c+6900,"B_imm", false,-1, 63,0);
    tracep->declQuad(c+6902,"S_imm", false,-1, 63,0);
    tracep->declQuad(c+5933,"imm", false,-1, 63,0);
    tracep->declQuad(c+5968,"rd1", false,-1, 63,0);
    tracep->declQuad(c+5970,"rd2", false,-1, 63,0);
    tracep->declQuad(c+5935,"rData1", false,-1, 63,0);
    tracep->declQuad(c+5966,"rData2", false,-1, 63,0);
    tracep->declBit(c+5975,"readflag", false,-1);
    tracep->declBit(c+5980,"alumaskflag", false,-1);
    tracep->declBit(c+6904,"shamtflag", false,-1);
    tracep->declBit(c+5976,"csrflag", false,-1);
    tracep->declBit(c+6905,"srliw", false,-1);
    tracep->declBit(c+6906,"sraiw", false,-1);
    tracep->declQuad(c+6907,"Signedrs1", false,-1, 63,0);
    tracep->declQuad(c+6909,"USignedrs1", false,-1, 63,0);
    tracep->declQuad(c+6911,"Signedrs2", false,-1, 63,0);
    tracep->declQuad(c+6913,"USignedrs2", false,-1, 63,0);
    tracep->declBit(c+6915,"jalrflag", false,-1);
    tracep->declBit(c+5977,"ecallflag", false,-1);
    tracep->declBus(c+6916,"ItypeOpKey", false,-1, 9,0);
    tracep->declBus(c+6917,"Itype_Op", false,-1, 4,0);
    tracep->declBus(c+6918,"RtypeOpKey", false,-1, 16,0);
    tracep->declBus(c+6919,"Rtype_Op", false,-1, 4,0);
    tracep->declBit(c+5978,"mret", false,-1);
    tracep->declBit(c+6920,"divw", false,-1);
    tracep->declBit(c+6921,"divuw", false,-1);
    tracep->declBit(c+6922,"remw", false,-1);
    tracep->declBit(c+6923,"remuw", false,-1);
    tracep->declBit(c+6924,"sllw", false,-1);
    tracep->declBit(c+6925,"sraw", false,-1);
    tracep->declBit(c+6926,"srlw", false,-1);
    tracep->declBit(c+6927,"srl", false,-1);
    tracep->declBit(c+6928,"sign32", false,-1);
    tracep->declBit(c+6923,"usign32", false,-1);
    tracep->declBit(c+6929,"rs2low5", false,-1);
    tracep->declBus(c+6930,"Btype", false,-1, 4,0);
    tracep->declBus(c+5981,"BtypeKey", false,-1, 2,0);
    tracep->declBit(c+6931,"Unless", false,-1);
    tracep->declBit(c+6932,"Unbigger", false,-1);
    tracep->declBit(c+6933,"Sless", false,-1);
    tracep->declBit(c+6934,"Sbigger", false,-1);
    tracep->declBit(c+6935,"less", false,-1);
    tracep->declBit(c+6936,"bigger", false,-1);
    tracep->declBit(c+6937,"eq", false,-1);
    tracep->declBit(c+6938,"ueq", false,-1);
    tracep->declBit(c+6939,"jump", false,-1);
    tracep->declBit(c+5974,"writeflag", false,-1);
    tracep->declBus(c+5979,"wmask", false,-1, 7,0);
    tracep->declBus(c+5981,"StypeKey", false,-1, 2,0);
    tracep->declBit(c+6940,"aupic", false,-1);
    tracep->declBus(c+5972,"ExuOp", false,-1, 4,0);
    tracep->declBit(c+6941,"Jalflag", false,-1);
    tracep->declBus(c+5930,"jal", false,-1, 4,0);
    tracep->declBit(c+6942,"ebreak", false,-1);
    tracep->declBit(c+6943,"realbusy1", false,-1);
    tracep->declBit(c+6944,"realbusy2", false,-1);
    tracep->declBit(c+5982,"fence", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("IFU ");
    tracep->declBit(c+1216,"Id_ready", false,-1);
    tracep->declBit(c+5944,"Cache_DataOk", false,-1);
    tracep->declQuad(c+5942,"Pc", false,-1, 63,0);
    tracep->declQuad(c+127,"Cache_Data", false,-1, 63,0);
    tracep->declQuad(c+5942,"pc", false,-1, 63,0);
    tracep->declBus(c+129,"inst", false,-1, 31,0);
    tracep->declBit(c+5945,"valid", false,-1);
    tracep->declBit(c+253,"ready", false,-1);
    tracep->declBit(c+1217,"Cache_valid", false,-1);
    tracep->declQuad(c+5942,"Cache_addr", false,-1, 63,0);
    tracep->declBit(c+5929,"io_flush", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("LSU ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declQuad(c+6011,"io_EXLS_pc", false,-1, 63,0);
    tracep->declBus(c+6015,"io_EXLS_inst", false,-1, 31,0);
    tracep->declBit(c+6016,"io_EXLS_valid", false,-1);
    tracep->declBit(c+6032,"io_EXLS_csrflag", false,-1);
    tracep->declBit(c+6034,"io_EXLS_ecallflag", false,-1);
    tracep->declBit(c+6035,"io_EXLS_mretflag", false,-1);
    tracep->declQuad(c+6013,"io_EXLS_rs2", false,-1, 63,0);
    tracep->declQuad(c+6022,"io_EXLS_alures", false,-1, 63,0);
    tracep->declQuad(c+6026,"io_EXLS_writedata", false,-1, 63,0);
    tracep->declBus(c+6017,"io_EXLS_waddr", false,-1, 4,0);
    tracep->declBit(c+6031,"io_EXLS_wen", false,-1);
    tracep->declBit(c+6094,"io_EXLS_wflag", false,-1);
    tracep->declBit(c+6033,"io_EXLS_rflag", false,-1);
    tracep->declBus(c+6028,"io_EXLS_wmask", false,-1, 7,0);
    tracep->declBus(c+6029,"io_EXLS_func3", false,-1, 2,0);
    tracep->declBit(c+20056,"io_ReadyWB_ready", false,-1);
    tracep->declQuad(c+6011,"io_LSWB_pc", false,-1, 63,0);
    tracep->declBus(c+6015,"io_LSWB_inst", false,-1, 31,0);
    tracep->declBit(c+254,"io_LSWB_valid", false,-1);
    tracep->declBus(c+6017,"io_LSWB_wdaddr", false,-1, 4,0);
    tracep->declBit(c+6031,"io_LSWB_wen", false,-1);
    tracep->declBit(c+6032,"io_LSWB_csrflag", false,-1);
    tracep->declBit(c+6033,"io_LSWB_readflag", false,-1);
    tracep->declBit(c+6034,"io_LSWB_ecallflag", false,-1);
    tracep->declBit(c+6035,"io_LSWB_mretflag", false,-1);
    tracep->declQuad(c+6022,"io_LSWB_alures", false,-1, 63,0);
    tracep->declQuad(c+255,"io_LSWB_lsures", false,-1, 63,0);
    tracep->declBus(c+6029,"io_LSWB_func3", false,-1, 2,0);
    tracep->declBit(c+1220,"io_ReadyEX_ready", false,-1);
    tracep->declBit(c+6030,"io_EXLS_flush", false,-1);
    tracep->declBit(c+6030,"io_LSWB_flush", false,-1);
    tracep->declBus(c+381,"io_ar_ready", false,-1, 0,0);
    tracep->declBus(c+6036,"io_ar_valid", false,-1, 0,0);
    tracep->declQuad(c+6037,"io_ar_addr", false,-1, 63,0);
    tracep->declBus(c+20064,"io_ar_len", false,-1, 7,0);
    tracep->declBus(c+20065,"io_ar_size", false,-1, 2,0);
    tracep->declBus(c+20063,"io_ar_burst", false,-1, 1,0);
    tracep->declBus(c+981,"io_r_valid", false,-1, 0,0);
    tracep->declQuad(c+983,"io_r_rdata", false,-1, 63,0);
    tracep->declBus(c+170,"io_r_rresp", false,-1, 1,0);
    tracep->declBus(c+6039,"io_r_ready", false,-1, 0,0);
    tracep->declBus(c+378,"io_aw_ready", false,-1, 0,0);
    tracep->declBus(c+6040,"io_aw_valid", false,-1, 0,0);
    tracep->declQuad(c+6041,"io_aw_addr", false,-1, 63,0);
    tracep->declBus(c+20064,"io_aw_len", false,-1, 7,0);
    tracep->declBus(c+20065,"io_aw_size", false,-1, 2,0);
    tracep->declBus(c+20063,"io_aw_burst", false,-1, 1,0);
    tracep->declBus(c+380,"io_w_ready", false,-1, 0,0);
    tracep->declBus(c+6043,"io_w_valid", false,-1, 0,0);
    tracep->declQuad(c+6044,"io_w_data", false,-1, 63,0);
    tracep->declBus(c+6046,"io_w_strb", false,-1, 7,0);
    tracep->declBus(c+20056,"io_w_last", false,-1, 0,0);
    tracep->declBus(c+6047,"io_b_ready", false,-1, 0,0);
    tracep->declBus(c+979,"io_b_valid", false,-1, 0,0);
    tracep->declBus(c+169,"io_b_bresp", false,-1, 1,0);
    tracep->declBus(c+6048,"io_Cache_valid", false,-1, 0,0);
    tracep->declBus(c+6049,"io_Cache_op", false,-1, 0,0);
    tracep->declQuad(c+6022,"io_Cache_addr", false,-1, 63,0);
    tracep->declQuad(c+6026,"io_Cache_wdata", false,-1, 63,0);
    tracep->declBus(c+6028,"io_Cache_wmask", false,-1, 7,0);
    tracep->declQuad(c+6050,"io_Cache_data", false,-1, 63,0);
    tracep->declBit(c+6052,"io_Cache_dataok", false,-1);
    tracep->declBit(c+1222,"io_Cache_busy", false,-1);
    tracep->declBit(c+6033,"ren", false,-1);
    tracep->declQuad(c+6022,"raddr", false,-1, 63,0);
    tracep->declBit(c+6094,"wen", false,-1);
    tracep->declQuad(c+6022,"waddr", false,-1, 63,0);
    tracep->declQuad(c+6013,"wdata", false,-1, 63,0);
    tracep->declQuad(c+6095,"rdata", false,-1, 63,0);
    tracep->declBit(c+6945,"Pmem", false,-1);
    tracep->declBit(c+6946,"Clint", false,-1);
    tracep->declBit(c+6947,"reglen", false,-1);
    tracep->declBus(c+20055,"swait", false,-1, 1,0);
    tracep->declBus(c+20063,"swaitready", false,-1, 1,0);
    tracep->declBus(c+20989,"sread", false,-1, 1,0);
    tracep->declBus(c+6948,"Rstate", false,-1, 1,0);
    tracep->declBus(c+1502,"Rnext", false,-1, 1,0);
    tracep->declBit(c+6949,"readdevice", false,-1);
    tracep->declBit(c+6950,"loaddouble", false,-1);
    tracep->declBus(c+6951,"tmpdevicedata", false,-1, 31,0);
    tracep->declQuad(c+330,"Devicedata", false,-1, 63,0);
    tracep->declBit(c+161,"DeviceReadBusy", false,-1);
    tracep->declBus(c+20055,"swaitW", false,-1, 1,0);
    tracep->declBus(c+20063,"swaitreadyW", false,-1, 1,0);
    tracep->declBus(c+20989,"swrite", false,-1, 1,0);
    tracep->declBus(c+20990,"sresp", false,-1, 1,0);
    tracep->declBus(c+6952,"Wstate", false,-1, 1,0);
    tracep->declBus(c+1503,"Wnext", false,-1, 1,0);
    tracep->declBit(c+6953,"writedevicedata", false,-1);
    tracep->declBit(c+6954,"storedouble", false,-1);
    tracep->declBit(c+147,"DeviceWriteBusy", false,-1);
    tracep->declQuad(c+1504,"LsuData", false,-1, 63,0);
    tracep->declBus(c+20055,"Cachewait", false,-1, 1,0);
    tracep->declBus(c+20063,"CacheBusy", false,-1, 1,0);
    tracep->declBus(c+6955,"Cache", false,-1, 1,0);
    tracep->declBus(c+6956,"Cachenext", false,-1, 1,0);
    tracep->declBit(c+332,"cachebusy", false,-1);
    tracep->declBit(c+1506,"lsubusy", false,-1);
    tracep->declBit(c+1220,"lsuvalid", false,-1);
    tracep->declQuad(c+6050,"cachedata", false,-1, 63,0);
    tracep->declQuad(c+333,"maskData", false,-1, 63,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("PCREG ");
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+253,"ready", false,-1);
    tracep->declBus(c+5930,"Id_jal", false,-1, 4,0);
    tracep->declQuad(c+5931,"Id_Pc", false,-1, 63,0);
    tracep->declQuad(c+5933,"Id_imm", false,-1, 63,0);
    tracep->declQuad(c+5935,"Id_rs1", false,-1, 63,0);
    tracep->declQuad(c+5937,"Id_ecallpc", false,-1, 63,0);
    tracep->declQuad(c+5939,"Id_mretpc", false,-1, 63,0);
    tracep->declBit(c+5941,"Id_valid", false,-1);
    tracep->declBit(c+6091,"irujump", false,-1);
    tracep->declQuad(c+5942,"npc", false,-1, 63,0);
    tracep->declQuad(c+6957,"RegPc", false,-1, 63,0);
    tracep->declQuad(c+6959,"Pc_4", false,-1, 63,0);
    tracep->declQuad(c+6961,"jumpc", false,-1, 63,0);
    tracep->declBit(c+335,"wen", false,-1);
    tracep->pushNamePrefix("regpc ");
    tracep->declBus(c+20986,"WIDTH", false,-1, 31,0);
    tracep->declQuad(c+21023,"RESET_VAL", false,-1, 63,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+335,"wen", false,-1);
    tracep->declQuad(c+6961,"din", false,-1, 63,0);
    tracep->declQuad(c+6957,"dout", false,-1, 63,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("REGS ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declQuad(c+5939,"mepc", false,-1, 63,0);
    tracep->declQuad(c+6069,"mcause", false,-1, 63,0);
    tracep->declQuad(c+5937,"mtvec", false,-1, 63,0);
    tracep->declQuad(c+6071,"mstatus", false,-1, 63,0);
    tracep->declQuad(c+6073,"mie", false,-1, 63,0);
    tracep->declQuad(c+5949,"mip", false,-1, 63,0);
    tracep->declQuad(c+6075,"Reg17", false,-1, 63,0);
    tracep->declQuad(c+6089,"regfilepc", false,-1, 63,0);
    tracep->declQuad(c+6053,"pc", false,-1, 63,0);
    tracep->declQuad(c+6077,"wbmepc", false,-1, 63,0);
    tracep->declQuad(c+6079,"wbmcause", false,-1, 63,0);
    tracep->declQuad(c+6081,"wbmtvec", false,-1, 63,0);
    tracep->declQuad(c+6083,"wbmstatus", false,-1, 63,0);
    tracep->declQuad(c+6081,"wbmie", false,-1, 63,0);
    tracep->declQuad(c+6085,"wbmip", false,-1, 63,0);
    tracep->declBus(c+6087,"wbcsren", false,-1, 7,0);
    tracep->declBus(c+5955,"io_IDU_raddr1", false,-1, 4,0);
    tracep->declBus(c+5956,"io_IDU_raddr2", false,-1, 4,0);
    tracep->declBus(c+6057,"io_waddr", false,-1, 4,0);
    tracep->declQuad(c+5957,"io_wdata", false,-1, 63,0);
    tracep->declBit(c+6088,"io_wen", false,-1);
    tracep->declBit(c+6056,"io_valid", false,-1);
    tracep->declQuad(c+5951,"io_IDU_rdata1", false,-1, 63,0);
    tracep->declQuad(c+5953,"io_IDU_rdata2", false,-1, 63,0);
    tracep->declBus(c+6963,"regwen", false,-1, 31,1);
    tracep->pushNamePrefix("Rmcause ");
    tracep->declBus(c+20986,"WIDTH", false,-1, 31,0);
    tracep->declQuad(c+20115,"RESET_VAL", false,-1, 63,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+6964,"wen", false,-1);
    tracep->declQuad(c+6079,"din", false,-1, 63,0);
    tracep->declQuad(c+6069,"dout", false,-1, 63,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("Rmepc ");
    tracep->declBus(c+20986,"WIDTH", false,-1, 31,0);
    tracep->declQuad(c+20115,"RESET_VAL", false,-1, 63,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+6965,"wen", false,-1);
    tracep->declQuad(c+6077,"din", false,-1, 63,0);
    tracep->declQuad(c+5939,"dout", false,-1, 63,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("Rmie ");
    tracep->declBus(c+20986,"WIDTH", false,-1, 31,0);
    tracep->declQuad(c+20115,"RESET_VAL", false,-1, 63,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+6966,"wen", false,-1);
    tracep->declQuad(c+6081,"din", false,-1, 63,0);
    tracep->declQuad(c+6073,"dout", false,-1, 63,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("Rmip ");
    tracep->declBus(c+20986,"WIDTH", false,-1, 31,0);
    tracep->declQuad(c+20115,"RESET_VAL", false,-1, 63,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+6967,"wen", false,-1);
    tracep->declQuad(c+6085,"din", false,-1, 63,0);
    tracep->declQuad(c+5949,"dout", false,-1, 63,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("Rmstatus ");
    tracep->declBus(c+20986,"WIDTH", false,-1, 31,0);
    tracep->declQuad(c+21025,"RESET_VAL", false,-1, 63,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+6968,"wen", false,-1);
    tracep->declQuad(c+6083,"din", false,-1, 63,0);
    tracep->declQuad(c+6071,"dout", false,-1, 63,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("Rmtvec ");
    tracep->declBus(c+20986,"WIDTH", false,-1, 31,0);
    tracep->declQuad(c+20115,"RESET_VAL", false,-1, 63,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+6969,"wen", false,-1);
    tracep->declQuad(c+6081,"din", false,-1, 63,0);
    tracep->declQuad(c+5937,"dout", false,-1, 63,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regfile ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regfile[10] ");
    tracep->pushNamePrefix("regi ");
    tracep->declBus(c+20986,"WIDTH", false,-1, 31,0);
    tracep->declQuad(c+20115,"RESET_VAL", false,-1, 63,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+6970,"wen", false,-1);
    tracep->declQuad(c+5957,"din", false,-1, 63,0);
    tracep->declQuad(c+6971,"dout", false,-1, 63,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("regfile[11] ");
    tracep->pushNamePrefix("regi ");
    tracep->declBus(c+20986,"WIDTH", false,-1, 31,0);
    tracep->declQuad(c+20115,"RESET_VAL", false,-1, 63,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+6973,"wen", false,-1);
    tracep->declQuad(c+5957,"din", false,-1, 63,0);
    tracep->declQuad(c+6974,"dout", false,-1, 63,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("regfile[12] ");
    tracep->pushNamePrefix("regi ");
    tracep->declBus(c+20986,"WIDTH", false,-1, 31,0);
    tracep->declQuad(c+20115,"RESET_VAL", false,-1, 63,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+6976,"wen", false,-1);
    tracep->declQuad(c+5957,"din", false,-1, 63,0);
    tracep->declQuad(c+6977,"dout", false,-1, 63,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("regfile[13] ");
    tracep->pushNamePrefix("regi ");
    tracep->declBus(c+20986,"WIDTH", false,-1, 31,0);
    tracep->declQuad(c+20115,"RESET_VAL", false,-1, 63,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+6979,"wen", false,-1);
    tracep->declQuad(c+5957,"din", false,-1, 63,0);
    tracep->declQuad(c+6980,"dout", false,-1, 63,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("regfile[14] ");
    tracep->pushNamePrefix("regi ");
    tracep->declBus(c+20986,"WIDTH", false,-1, 31,0);
    tracep->declQuad(c+20115,"RESET_VAL", false,-1, 63,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+6982,"wen", false,-1);
    tracep->declQuad(c+5957,"din", false,-1, 63,0);
    tracep->declQuad(c+6983,"dout", false,-1, 63,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("regfile[15] ");
    tracep->pushNamePrefix("regi ");
    tracep->declBus(c+20986,"WIDTH", false,-1, 31,0);
    tracep->declQuad(c+20115,"RESET_VAL", false,-1, 63,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+6985,"wen", false,-1);
    tracep->declQuad(c+5957,"din", false,-1, 63,0);
    tracep->declQuad(c+6986,"dout", false,-1, 63,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("regfile[16] ");
    tracep->pushNamePrefix("regi ");
    tracep->declBus(c+20986,"WIDTH", false,-1, 31,0);
    tracep->declQuad(c+20115,"RESET_VAL", false,-1, 63,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+6988,"wen", false,-1);
    tracep->declQuad(c+5957,"din", false,-1, 63,0);
    tracep->declQuad(c+6989,"dout", false,-1, 63,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("regfile[17] ");
    tracep->pushNamePrefix("regi ");
    tracep->declBus(c+20986,"WIDTH", false,-1, 31,0);
    tracep->declQuad(c+20115,"RESET_VAL", false,-1, 63,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+6991,"wen", false,-1);
    tracep->declQuad(c+5957,"din", false,-1, 63,0);
    tracep->declQuad(c+6075,"dout", false,-1, 63,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("regfile[18] ");
    tracep->pushNamePrefix("regi ");
    tracep->declBus(c+20986,"WIDTH", false,-1, 31,0);
    tracep->declQuad(c+20115,"RESET_VAL", false,-1, 63,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+6992,"wen", false,-1);
    tracep->declQuad(c+5957,"din", false,-1, 63,0);
    tracep->declQuad(c+6993,"dout", false,-1, 63,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("regfile[19] ");
    tracep->pushNamePrefix("regi ");
    tracep->declBus(c+20986,"WIDTH", false,-1, 31,0);
    tracep->declQuad(c+20115,"RESET_VAL", false,-1, 63,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+6995,"wen", false,-1);
    tracep->declQuad(c+5957,"din", false,-1, 63,0);
    tracep->declQuad(c+6996,"dout", false,-1, 63,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("regfile[1] ");
    tracep->pushNamePrefix("regi ");
    tracep->declBus(c+20986,"WIDTH", false,-1, 31,0);
    tracep->declQuad(c+20115,"RESET_VAL", false,-1, 63,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+6998,"wen", false,-1);
    tracep->declQuad(c+5957,"din", false,-1, 63,0);
    tracep->declQuad(c+6999,"dout", false,-1, 63,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("regfile[20] ");
    tracep->pushNamePrefix("regi ");
    tracep->declBus(c+20986,"WIDTH", false,-1, 31,0);
    tracep->declQuad(c+20115,"RESET_VAL", false,-1, 63,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+7001,"wen", false,-1);
    tracep->declQuad(c+5957,"din", false,-1, 63,0);
    tracep->declQuad(c+7002,"dout", false,-1, 63,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("regfile[21] ");
    tracep->pushNamePrefix("regi ");
    tracep->declBus(c+20986,"WIDTH", false,-1, 31,0);
    tracep->declQuad(c+20115,"RESET_VAL", false,-1, 63,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+7004,"wen", false,-1);
    tracep->declQuad(c+5957,"din", false,-1, 63,0);
    tracep->declQuad(c+7005,"dout", false,-1, 63,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("regfile[22] ");
    tracep->pushNamePrefix("regi ");
    tracep->declBus(c+20986,"WIDTH", false,-1, 31,0);
    tracep->declQuad(c+20115,"RESET_VAL", false,-1, 63,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+7007,"wen", false,-1);
    tracep->declQuad(c+5957,"din", false,-1, 63,0);
    tracep->declQuad(c+7008,"dout", false,-1, 63,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("regfile[23] ");
    tracep->pushNamePrefix("regi ");
    tracep->declBus(c+20986,"WIDTH", false,-1, 31,0);
    tracep->declQuad(c+20115,"RESET_VAL", false,-1, 63,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+7010,"wen", false,-1);
    tracep->declQuad(c+5957,"din", false,-1, 63,0);
    tracep->declQuad(c+7011,"dout", false,-1, 63,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("regfile[24] ");
    tracep->pushNamePrefix("regi ");
    tracep->declBus(c+20986,"WIDTH", false,-1, 31,0);
    tracep->declQuad(c+20115,"RESET_VAL", false,-1, 63,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+7013,"wen", false,-1);
    tracep->declQuad(c+5957,"din", false,-1, 63,0);
    tracep->declQuad(c+7014,"dout", false,-1, 63,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("regfile[25] ");
    tracep->pushNamePrefix("regi ");
    tracep->declBus(c+20986,"WIDTH", false,-1, 31,0);
    tracep->declQuad(c+20115,"RESET_VAL", false,-1, 63,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+7016,"wen", false,-1);
    tracep->declQuad(c+5957,"din", false,-1, 63,0);
    tracep->declQuad(c+7017,"dout", false,-1, 63,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("regfile[26] ");
    tracep->pushNamePrefix("regi ");
    tracep->declBus(c+20986,"WIDTH", false,-1, 31,0);
    tracep->declQuad(c+20115,"RESET_VAL", false,-1, 63,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+7019,"wen", false,-1);
    tracep->declQuad(c+5957,"din", false,-1, 63,0);
    tracep->declQuad(c+7020,"dout", false,-1, 63,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("regfile[27] ");
    tracep->pushNamePrefix("regi ");
    tracep->declBus(c+20986,"WIDTH", false,-1, 31,0);
    tracep->declQuad(c+20115,"RESET_VAL", false,-1, 63,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+7022,"wen", false,-1);
    tracep->declQuad(c+5957,"din", false,-1, 63,0);
    tracep->declQuad(c+7023,"dout", false,-1, 63,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("regfile[28] ");
    tracep->pushNamePrefix("regi ");
    tracep->declBus(c+20986,"WIDTH", false,-1, 31,0);
    tracep->declQuad(c+20115,"RESET_VAL", false,-1, 63,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+7025,"wen", false,-1);
    tracep->declQuad(c+5957,"din", false,-1, 63,0);
    tracep->declQuad(c+7026,"dout", false,-1, 63,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("regfile[29] ");
    tracep->pushNamePrefix("regi ");
    tracep->declBus(c+20986,"WIDTH", false,-1, 31,0);
    tracep->declQuad(c+20115,"RESET_VAL", false,-1, 63,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+7028,"wen", false,-1);
    tracep->declQuad(c+5957,"din", false,-1, 63,0);
    tracep->declQuad(c+7029,"dout", false,-1, 63,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("regfile[2] ");
    tracep->pushNamePrefix("regi ");
    tracep->declBus(c+20986,"WIDTH", false,-1, 31,0);
    tracep->declQuad(c+20115,"RESET_VAL", false,-1, 63,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+7031,"wen", false,-1);
    tracep->declQuad(c+5957,"din", false,-1, 63,0);
    tracep->declQuad(c+7032,"dout", false,-1, 63,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("regfile[30] ");
    tracep->pushNamePrefix("regi ");
    tracep->declBus(c+20986,"WIDTH", false,-1, 31,0);
    tracep->declQuad(c+20115,"RESET_VAL", false,-1, 63,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+7034,"wen", false,-1);
    tracep->declQuad(c+5957,"din", false,-1, 63,0);
    tracep->declQuad(c+7035,"dout", false,-1, 63,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("regfile[31] ");
    tracep->pushNamePrefix("regi ");
    tracep->declBus(c+20986,"WIDTH", false,-1, 31,0);
    tracep->declQuad(c+20115,"RESET_VAL", false,-1, 63,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+7037,"wen", false,-1);
    tracep->declQuad(c+5957,"din", false,-1, 63,0);
    tracep->declQuad(c+7038,"dout", false,-1, 63,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("regfile[3] ");
    tracep->pushNamePrefix("regi ");
    tracep->declBus(c+20986,"WIDTH", false,-1, 31,0);
    tracep->declQuad(c+20115,"RESET_VAL", false,-1, 63,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+7040,"wen", false,-1);
    tracep->declQuad(c+5957,"din", false,-1, 63,0);
    tracep->declQuad(c+7041,"dout", false,-1, 63,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("regfile[4] ");
    tracep->pushNamePrefix("regi ");
    tracep->declBus(c+20986,"WIDTH", false,-1, 31,0);
    tracep->declQuad(c+20115,"RESET_VAL", false,-1, 63,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+7043,"wen", false,-1);
    tracep->declQuad(c+5957,"din", false,-1, 63,0);
    tracep->declQuad(c+7044,"dout", false,-1, 63,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("regfile[5] ");
    tracep->pushNamePrefix("regi ");
    tracep->declBus(c+20986,"WIDTH", false,-1, 31,0);
    tracep->declQuad(c+20115,"RESET_VAL", false,-1, 63,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+7046,"wen", false,-1);
    tracep->declQuad(c+5957,"din", false,-1, 63,0);
    tracep->declQuad(c+7047,"dout", false,-1, 63,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("regfile[6] ");
    tracep->pushNamePrefix("regi ");
    tracep->declBus(c+20986,"WIDTH", false,-1, 31,0);
    tracep->declQuad(c+20115,"RESET_VAL", false,-1, 63,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+7049,"wen", false,-1);
    tracep->declQuad(c+5957,"din", false,-1, 63,0);
    tracep->declQuad(c+7050,"dout", false,-1, 63,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("regfile[7] ");
    tracep->pushNamePrefix("regi ");
    tracep->declBus(c+20986,"WIDTH", false,-1, 31,0);
    tracep->declQuad(c+20115,"RESET_VAL", false,-1, 63,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+7052,"wen", false,-1);
    tracep->declQuad(c+5957,"din", false,-1, 63,0);
    tracep->declQuad(c+7053,"dout", false,-1, 63,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("regfile[8] ");
    tracep->pushNamePrefix("regi ");
    tracep->declBus(c+20986,"WIDTH", false,-1, 31,0);
    tracep->declQuad(c+20115,"RESET_VAL", false,-1, 63,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+7055,"wen", false,-1);
    tracep->declQuad(c+5957,"din", false,-1, 63,0);
    tracep->declQuad(c+7056,"dout", false,-1, 63,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("regfile[9] ");
    tracep->pushNamePrefix("regi ");
    tracep->declBus(c+20986,"WIDTH", false,-1, 31,0);
    tracep->declQuad(c+20115,"RESET_VAL", false,-1, 63,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+7058,"wen", false,-1);
    tracep->declQuad(c+5957,"din", false,-1, 63,0);
    tracep->declQuad(c+7059,"dout", false,-1, 63,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("regpc ");
    tracep->declBus(c+20986,"WIDTH", false,-1, 31,0);
    tracep->declQuad(c+20115,"RESET_VAL", false,-1, 63,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+6056,"wen", false,-1);
    tracep->declQuad(c+6053,"din", false,-1, 63,0);
    tracep->declQuad(c+6089,"dout", false,-1, 63,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("RamArbiter ");
    tracep->declBit(c+771,"io_ifu_Axi_ar_valid", false,-1);
    tracep->declQuad(c+131,"io_ifu_Axi_ar_bits_addr", false,-1, 63,0);
    tracep->declBit(c+6097,"io_ifu_Axi_r_ready", false,-1);
    tracep->declBit(c+774,"io_ifu_Axi_aw_valid", false,-1);
    tracep->declQuad(c+133,"io_ifu_Axi_aw_bits_addr", false,-1, 63,0);
    tracep->declBit(c+6099,"io_ifu_Axi_w_valid", false,-1);
    tracep->declQuad(c+6100,"io_ifu_Axi_w_bits_data", false,-1, 63,0);
    tracep->declBus(c+20985,"io_ifu_Axi_w_bits_strb", false,-1, 7,0);
    tracep->declBit(c+6103,"io_lsu_Axi_ar_valid", false,-1);
    tracep->declQuad(c+6104,"io_lsu_Axi_ar_bits_addr", false,-1, 63,0);
    tracep->declBit(c+6106,"io_lsu_Axi_r_ready", false,-1);
    tracep->declBit(c+6107,"io_lsu_Axi_aw_valid", false,-1);
    tracep->declQuad(c+6108,"io_lsu_Axi_aw_bits_addr", false,-1, 63,0);
    tracep->declBit(c+6110,"io_lsu_Axi_w_valid", false,-1);
    tracep->declQuad(c+6111,"io_lsu_Axi_w_bits_data", false,-1, 63,0);
    tracep->declBus(c+20985,"io_lsu_Axi_w_bits_strb", false,-1, 7,0);
    tracep->declBit(c+775,"io_sram_Axi_ar_ready", false,-1);
    tracep->declBit(c+981,"io_sram_Axi_r_valid", false,-1);
    tracep->declQuad(c+983,"io_sram_Axi_r_bits_data", false,-1, 63,0);
    tracep->declBus(c+170,"io_sram_Axi_r_rresp", false,-1, 1,0);
    tracep->declBit(c+985,"io_sram_Axi_r_bits_last", false,-1);
    tracep->declBit(c+776,"io_sram_Axi_aw_ready", false,-1);
    tracep->declBit(c+777,"io_sram_Axi_w_ready", false,-1);
    tracep->declBit(c+130,"io_ifu_Axi_ar_ready", false,-1);
    tracep->declBit(c+1221,"io_ifu_Axi_r_valid", false,-1);
    tracep->declQuad(c+983,"io_ifu_Axi_r_bits_data", false,-1, 63,0);
    tracep->declBus(c+170,"io_ifu_Axi_r_rresp", false,-1, 1,0);
    tracep->declBit(c+985,"io_ifu_Axi_r_bits_last", false,-1);
    tracep->declBit(c+772,"io_ifu_Axi_aw_ready", false,-1);
    tracep->declBit(c+773,"io_ifu_Axi_w_ready", false,-1);
    tracep->declBit(c+775,"io_lsu_Axi_ar_ready", false,-1);
    tracep->declBit(c+981,"io_lsu_Axi_r_valid", false,-1);
    tracep->declQuad(c+983,"io_lsu_Axi_r_bits_data", false,-1, 63,0);
    tracep->declBus(c+170,"io_lsu_Axi_r_rresp", false,-1, 1,0);
    tracep->declBit(c+985,"io_lsu_Axi_r_bits_last", false,-1);
    tracep->declBit(c+776,"io_lsu_Axi_aw_ready", false,-1);
    tracep->declBit(c+777,"io_lsu_Axi_w_ready", false,-1);
    tracep->declBit(c+778,"io_sram_Axi_ar_valid", false,-1);
    tracep->declQuad(c+779,"io_sram_Axi_ar_bits_addr", false,-1, 63,0);
    tracep->declBit(c+6115,"io_sram_Axi_r_ready", false,-1);
    tracep->declBit(c+781,"io_sram_Axi_aw_valid", false,-1);
    tracep->declQuad(c+135,"io_sram_Axi_aw_bits_addr", false,-1, 63,0);
    tracep->declBit(c+6116,"io_sram_Axi_w_valid", false,-1);
    tracep->declQuad(c+6117,"io_sram_Axi_w_bits_data", false,-1, 63,0);
    tracep->declBus(c+6119,"io_sram_Axi_w_bits_strb", false,-1, 7,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("RegEXLS_alures ");
    tracep->declBus(c+20986,"WIDTH", false,-1, 31,0);
    tracep->declQuad(c+20115,"RESET_VAL", false,-1, 63,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1220,"wen", false,-1);
    tracep->declQuad(c+6009,"din", false,-1, 63,0);
    tracep->declQuad(c+6022,"dout", false,-1, 63,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("RegEXLS_csrflag ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1220,"wen", false,-1);
    tracep->declBus(c+6006,"din", false,-1, 0,0);
    tracep->declBus(c+6019,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("RegEXLS_ecallflag ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1220,"wen", false,-1);
    tracep->declBus(c+6007,"din", false,-1, 0,0);
    tracep->declBus(c+6020,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("RegEXLS_flush ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1220,"wen", false,-1);
    tracep->declBus(c+6004,"din", false,-1, 0,0);
    tracep->declBus(c+6030,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("RegEXLS_func3 ");
    tracep->declBus(c+21027,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20117,"RESET_VAL", false,-1, 2,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1220,"wen", false,-1);
    tracep->declBus(c+6003,"din", false,-1, 2,0);
    tracep->declBus(c+6029,"dout", false,-1, 2,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("RegEXLS_inst ");
    tracep->declBus(c+20123,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20124,"RESET_VAL", false,-1, 31,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1220,"wen", false,-1);
    tracep->declBus(c+5985,"din", false,-1, 31,0);
    tracep->declBus(c+6015,"dout", false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("RegEXLS_mretflag ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1220,"wen", false,-1);
    tracep->declBus(c+6008,"din", false,-1, 0,0);
    tracep->declBus(c+6021,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("RegEXLS_pc ");
    tracep->declBus(c+20986,"WIDTH", false,-1, 31,0);
    tracep->declQuad(c+20115,"RESET_VAL", false,-1, 63,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1220,"wen", false,-1);
    tracep->declQuad(c+5983,"din", false,-1, 63,0);
    tracep->declQuad(c+6011,"dout", false,-1, 63,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("RegEXLS_rflag ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1220,"wen", false,-1);
    tracep->declBus(c+5997,"din", false,-1, 0,0);
    tracep->declBus(c+6025,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("RegEXLS_rs2 ");
    tracep->declBus(c+20986,"WIDTH", false,-1, 31,0);
    tracep->declQuad(c+20115,"RESET_VAL", false,-1, 63,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1220,"wen", false,-1);
    tracep->declQuad(c+5987,"din", false,-1, 63,0);
    tracep->declQuad(c+6013,"dout", false,-1, 63,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("RegEXLS_valid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1220,"wen", false,-1);
    tracep->declBus(c+6005,"din", false,-1, 0,0);
    tracep->declBus(c+6016,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("RegEXLS_wdaddr ");
    tracep->declBus(c+21028,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20953,"RESET_VAL", false,-1, 4,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1220,"wen", false,-1);
    tracep->declBus(c+5994,"din", false,-1, 4,0);
    tracep->declBus(c+6017,"dout", false,-1, 4,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("RegEXLS_wen ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1220,"wen", false,-1);
    tracep->declBus(c+5995,"din", false,-1, 0,0);
    tracep->declBus(c+6018,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("RegEXLS_wflag ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1220,"wen", false,-1);
    tracep->declBus(c+5996,"din", false,-1, 0,0);
    tracep->declBus(c+6024,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("RegEXLS_wmask ");
    tracep->declBus(c+21029,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20064,"RESET_VAL", false,-1, 7,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1220,"wen", false,-1);
    tracep->declBus(c+6001,"din", false,-1, 7,0);
    tracep->declBus(c+6028,"dout", false,-1, 7,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("RegEXLS_writedata ");
    tracep->declBus(c+20986,"WIDTH", false,-1, 31,0);
    tracep->declQuad(c+20115,"RESET_VAL", false,-1, 63,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1220,"wen", false,-1);
    tracep->declQuad(c+5987,"din", false,-1, 63,0);
    tracep->declQuad(c+6026,"dout", false,-1, 63,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("RegFlush ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+5928,"wen", false,-1);
    tracep->declBus(c+5926,"din", false,-1, 0,0);
    tracep->declBus(c+5927,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("RegLSWB_alures ");
    tracep->declBus(c+20986,"WIDTH", false,-1, 31,0);
    tracep->declQuad(c+20115,"RESET_VAL", false,-1, 63,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+20056,"wen", false,-1);
    tracep->declQuad(c+6022,"din", false,-1, 63,0);
    tracep->declQuad(c+6063,"dout", false,-1, 63,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("RegLSWB_csrflag ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+20056,"wen", false,-1);
    tracep->declBus(c+6032,"din", false,-1, 0,0);
    tracep->declBus(c+6059,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("RegLSWB_ecallflag ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+20056,"wen", false,-1);
    tracep->declBus(c+6034,"din", false,-1, 0,0);
    tracep->declBus(c+6061,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("RegLSWB_flush ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+20056,"wen", false,-1);
    tracep->declBus(c+6030,"din", false,-1, 0,0);
    tracep->declBus(c+6068,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("RegLSWB_func3 ");
    tracep->declBus(c+21027,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20117,"RESET_VAL", false,-1, 2,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+20056,"wen", false,-1);
    tracep->declBus(c+6029,"din", false,-1, 2,0);
    tracep->declBus(c+6067,"dout", false,-1, 2,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("RegLSWB_inst ");
    tracep->declBus(c+20123,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20124,"RESET_VAL", false,-1, 31,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+20056,"wen", false,-1);
    tracep->declBus(c+6015,"din", false,-1, 31,0);
    tracep->declBus(c+6055,"dout", false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("RegLSWB_lsures ");
    tracep->declBus(c+20986,"WIDTH", false,-1, 31,0);
    tracep->declQuad(c+20115,"RESET_VAL", false,-1, 63,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+20056,"wen", false,-1);
    tracep->declQuad(c+255,"din", false,-1, 63,0);
    tracep->declQuad(c+6065,"dout", false,-1, 63,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("RegLSWB_mretflag ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+20056,"wen", false,-1);
    tracep->declBus(c+6035,"din", false,-1, 0,0);
    tracep->declBus(c+6062,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("RegLSWB_pc ");
    tracep->declBus(c+20986,"WIDTH", false,-1, 31,0);
    tracep->declQuad(c+20115,"RESET_VAL", false,-1, 63,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+20056,"wen", false,-1);
    tracep->declQuad(c+6011,"din", false,-1, 63,0);
    tracep->declQuad(c+6053,"dout", false,-1, 63,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("RegLSWB_readflag ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+20056,"wen", false,-1);
    tracep->declBus(c+6033,"din", false,-1, 0,0);
    tracep->declBus(c+6060,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("RegLSWB_valid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+20056,"wen", false,-1);
    tracep->declBus(c+254,"din", false,-1, 0,0);
    tracep->declBus(c+6056,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("RegLSWB_wdaddr ");
    tracep->declBus(c+21028,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20953,"RESET_VAL", false,-1, 4,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+20056,"wen", false,-1);
    tracep->declBus(c+6017,"din", false,-1, 4,0);
    tracep->declBus(c+6057,"dout", false,-1, 4,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("RegLSWB_wen ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+20056,"wen", false,-1);
    tracep->declBus(c+6031,"din", false,-1, 0,0);
    tracep->declBus(c+6058,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("Regidex_AluOp_op ");
    tracep->declBus(c+21028,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20953,"RESET_VAL", false,-1, 4,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1218,"wen", false,-1);
    tracep->declBus(c+5972,"din", false,-1, 4,0);
    tracep->declBus(c+5993,"dout", false,-1, 4,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("Regidex_AluOp_rd1 ");
    tracep->declBus(c+20986,"WIDTH", false,-1, 31,0);
    tracep->declQuad(c+20115,"RESET_VAL", false,-1, 63,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1218,"wen", false,-1);
    tracep->declQuad(c+5968,"din", false,-1, 63,0);
    tracep->declQuad(c+5989,"dout", false,-1, 63,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("Regidex_AluOp_rd2 ");
    tracep->declBus(c+20986,"WIDTH", false,-1, 31,0);
    tracep->declQuad(c+20115,"RESET_VAL", false,-1, 63,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1218,"wen", false,-1);
    tracep->declQuad(c+5970,"din", false,-1, 63,0);
    tracep->declQuad(c+5991,"dout", false,-1, 63,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("Regidex_alumask ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1218,"wen", false,-1);
    tracep->declBus(c+5980,"din", false,-1, 0,0);
    tracep->declBus(c+6002,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("Regidex_csrflag ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1218,"wen", false,-1);
    tracep->declBus(c+5976,"din", false,-1, 0,0);
    tracep->declBus(c+5998,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("Regidex_ecallflag ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1218,"wen", false,-1);
    tracep->declBus(c+5977,"din", false,-1, 0,0);
    tracep->declBus(c+5999,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("Regidex_flush ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1218,"wen", false,-1);
    tracep->declBus(c+5948,"din", false,-1, 0,0);
    tracep->declBus(c+6004,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("Regidex_func3 ");
    tracep->declBus(c+21027,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20117,"RESET_VAL", false,-1, 2,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1218,"wen", false,-1);
    tracep->declBus(c+5981,"din", false,-1, 2,0);
    tracep->declBus(c+6003,"dout", false,-1, 2,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("Regidex_inst ");
    tracep->declBus(c+20123,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20124,"RESET_VAL", false,-1, 31,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1218,"wen", false,-1);
    tracep->declBus(c+5965,"din", false,-1, 31,0);
    tracep->declBus(c+5985,"dout", false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("Regidex_mretflag ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1218,"wen", false,-1);
    tracep->declBus(c+5978,"din", false,-1, 0,0);
    tracep->declBus(c+6000,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("Regidex_pc ");
    tracep->declBus(c+20986,"WIDTH", false,-1, 31,0);
    tracep->declQuad(c+20115,"RESET_VAL", false,-1, 63,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1218,"wen", false,-1);
    tracep->declQuad(c+5931,"din", false,-1, 63,0);
    tracep->declQuad(c+5983,"dout", false,-1, 63,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("Regidex_rflag ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1218,"wen", false,-1);
    tracep->declBus(c+5975,"din", false,-1, 0,0);
    tracep->declBus(c+5997,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("Regidex_rs2 ");
    tracep->declBus(c+20986,"WIDTH", false,-1, 31,0);
    tracep->declQuad(c+20115,"RESET_VAL", false,-1, 63,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1218,"wen", false,-1);
    tracep->declQuad(c+5966,"din", false,-1, 63,0);
    tracep->declQuad(c+5987,"dout", false,-1, 63,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("Regidex_valid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1218,"wen", false,-1);
    tracep->declBus(c+5941,"din", false,-1, 0,0);
    tracep->declBus(c+5986,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("Regidex_waddr ");
    tracep->declBus(c+21028,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20953,"RESET_VAL", false,-1, 4,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1218,"wen", false,-1);
    tracep->declBus(c+5964,"din", false,-1, 4,0);
    tracep->declBus(c+5994,"dout", false,-1, 4,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("Regidex_wen ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1218,"wen", false,-1);
    tracep->declBus(c+5973,"din", false,-1, 0,0);
    tracep->declBus(c+5995,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("Regidex_wflag ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1218,"wen", false,-1);
    tracep->declBus(c+5974,"din", false,-1, 0,0);
    tracep->declBus(c+5996,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("Regidex_wmask ");
    tracep->declBus(c+21029,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20064,"RESET_VAL", false,-1, 7,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1218,"wen", false,-1);
    tracep->declBus(c+5979,"din", false,-1, 7,0);
    tracep->declBus(c+6001,"dout", false,-1, 7,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("Regif_id_flush ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1216,"wen", false,-1);
    tracep->declBus(c+160,"din", false,-1, 0,0);
    tracep->declBus(c+5948,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("Regif_id_inst ");
    tracep->declBus(c+20123,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20124,"RESET_VAL", false,-1, 31,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1216,"wen", false,-1);
    tracep->declBus(c+129,"din", false,-1, 31,0);
    tracep->declBus(c+5946,"dout", false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("Regif_id_pc ");
    tracep->declBus(c+20986,"WIDTH", false,-1, 31,0);
    tracep->declQuad(c+20115,"RESET_VAL", false,-1, 63,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1216,"wen", false,-1);
    tracep->declQuad(c+5942,"din", false,-1, 63,0);
    tracep->declQuad(c+5931,"dout", false,-1, 63,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("Regif_id_valid ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+1216,"wen", false,-1);
    tracep->declBus(c+5945,"din", false,-1, 0,0);
    tracep->declBus(c+5947,"dout", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("ScoreBoard ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+5963,"io_IDU_valid", false,-1);
    tracep->declBus(c+5955,"io_IDU_raddr1", false,-1, 4,0);
    tracep->declBus(c+5956,"io_IDU_raddr2", false,-1, 4,0);
    tracep->declBus(c+5964,"io_IDU_waddr", false,-1, 4,0);
    tracep->declBit(c+1219,"io_IDU_wen", false,-1);
    tracep->declBit(c+5961,"io_IDU_busy1", false,-1);
    tracep->declBit(c+5962,"io_IDU_busy2", false,-1);
    tracep->declBus(c+6057,"io_WBU_waddr", false,-1, 4,0);
    tracep->declBit(c+6088,"io_WBU_wen", false,-1);
    for (int i = 0; i < 32; ++i) {
        tracep->declBit(c+7061+i*1,"busy", true,(i+0));
    }
    tracep->declBus(c+1507,"Iduwen", false,-1, 31,1);
    tracep->declBus(c+6963,"Wbuwen", false,-1, 31,1);
    tracep->declBus(c+1507,"busydata", false,-1, 31,1);
    tracep->pushNamePrefix("regfile ");
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("regfile[10] ");
    tracep->pushNamePrefix("regi ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+336,"wen", false,-1);
    tracep->declBus(c+1508,"din", false,-1, 0,0);
    tracep->declBus(c+7093,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("regfile[11] ");
    tracep->pushNamePrefix("regi ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+337,"wen", false,-1);
    tracep->declBus(c+1509,"din", false,-1, 0,0);
    tracep->declBus(c+7094,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("regfile[12] ");
    tracep->pushNamePrefix("regi ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+338,"wen", false,-1);
    tracep->declBus(c+1510,"din", false,-1, 0,0);
    tracep->declBus(c+7095,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("regfile[13] ");
    tracep->pushNamePrefix("regi ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+339,"wen", false,-1);
    tracep->declBus(c+1511,"din", false,-1, 0,0);
    tracep->declBus(c+7096,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("regfile[14] ");
    tracep->pushNamePrefix("regi ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+340,"wen", false,-1);
    tracep->declBus(c+1512,"din", false,-1, 0,0);
    tracep->declBus(c+7097,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("regfile[15] ");
    tracep->pushNamePrefix("regi ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+341,"wen", false,-1);
    tracep->declBus(c+1513,"din", false,-1, 0,0);
    tracep->declBus(c+7098,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("regfile[16] ");
    tracep->pushNamePrefix("regi ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+342,"wen", false,-1);
    tracep->declBus(c+1514,"din", false,-1, 0,0);
    tracep->declBus(c+7099,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("regfile[17] ");
    tracep->pushNamePrefix("regi ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+343,"wen", false,-1);
    tracep->declBus(c+1515,"din", false,-1, 0,0);
    tracep->declBus(c+7100,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("regfile[18] ");
    tracep->pushNamePrefix("regi ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+344,"wen", false,-1);
    tracep->declBus(c+1516,"din", false,-1, 0,0);
    tracep->declBus(c+7101,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("regfile[19] ");
    tracep->pushNamePrefix("regi ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+345,"wen", false,-1);
    tracep->declBus(c+1517,"din", false,-1, 0,0);
    tracep->declBus(c+7102,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("regfile[1] ");
    tracep->pushNamePrefix("regi ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+346,"wen", false,-1);
    tracep->declBus(c+1518,"din", false,-1, 0,0);
    tracep->declBus(c+7103,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("regfile[20] ");
    tracep->pushNamePrefix("regi ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+347,"wen", false,-1);
    tracep->declBus(c+1519,"din", false,-1, 0,0);
    tracep->declBus(c+7104,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("regfile[21] ");
    tracep->pushNamePrefix("regi ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+348,"wen", false,-1);
    tracep->declBus(c+1520,"din", false,-1, 0,0);
    tracep->declBus(c+7105,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("regfile[22] ");
    tracep->pushNamePrefix("regi ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+349,"wen", false,-1);
    tracep->declBus(c+1521,"din", false,-1, 0,0);
    tracep->declBus(c+7106,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("regfile[23] ");
    tracep->pushNamePrefix("regi ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+350,"wen", false,-1);
    tracep->declBus(c+1522,"din", false,-1, 0,0);
    tracep->declBus(c+7107,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("regfile[24] ");
    tracep->pushNamePrefix("regi ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+351,"wen", false,-1);
    tracep->declBus(c+1523,"din", false,-1, 0,0);
    tracep->declBus(c+7108,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("regfile[25] ");
    tracep->pushNamePrefix("regi ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+352,"wen", false,-1);
    tracep->declBus(c+1524,"din", false,-1, 0,0);
    tracep->declBus(c+7109,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("regfile[26] ");
    tracep->pushNamePrefix("regi ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+353,"wen", false,-1);
    tracep->declBus(c+1525,"din", false,-1, 0,0);
    tracep->declBus(c+7110,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("regfile[27] ");
    tracep->pushNamePrefix("regi ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+354,"wen", false,-1);
    tracep->declBus(c+1526,"din", false,-1, 0,0);
    tracep->declBus(c+7111,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("regfile[28] ");
    tracep->pushNamePrefix("regi ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+355,"wen", false,-1);
    tracep->declBus(c+1527,"din", false,-1, 0,0);
    tracep->declBus(c+7112,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("regfile[29] ");
    tracep->pushNamePrefix("regi ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+356,"wen", false,-1);
    tracep->declBus(c+1528,"din", false,-1, 0,0);
    tracep->declBus(c+7113,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("regfile[2] ");
    tracep->pushNamePrefix("regi ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+357,"wen", false,-1);
    tracep->declBus(c+1529,"din", false,-1, 0,0);
    tracep->declBus(c+7114,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("regfile[30] ");
    tracep->pushNamePrefix("regi ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+358,"wen", false,-1);
    tracep->declBus(c+1530,"din", false,-1, 0,0);
    tracep->declBus(c+7115,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("regfile[31] ");
    tracep->pushNamePrefix("regi ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+359,"wen", false,-1);
    tracep->declBus(c+1531,"din", false,-1, 0,0);
    tracep->declBus(c+7116,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("regfile[3] ");
    tracep->pushNamePrefix("regi ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+360,"wen", false,-1);
    tracep->declBus(c+1532,"din", false,-1, 0,0);
    tracep->declBus(c+7117,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("regfile[4] ");
    tracep->pushNamePrefix("regi ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+361,"wen", false,-1);
    tracep->declBus(c+1533,"din", false,-1, 0,0);
    tracep->declBus(c+7118,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("regfile[5] ");
    tracep->pushNamePrefix("regi ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+362,"wen", false,-1);
    tracep->declBus(c+1534,"din", false,-1, 0,0);
    tracep->declBus(c+7119,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("regfile[6] ");
    tracep->pushNamePrefix("regi ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+363,"wen", false,-1);
    tracep->declBus(c+1535,"din", false,-1, 0,0);
    tracep->declBus(c+7120,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("regfile[7] ");
    tracep->pushNamePrefix("regi ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+364,"wen", false,-1);
    tracep->declBus(c+1536,"din", false,-1, 0,0);
    tracep->declBus(c+7121,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("regfile[8] ");
    tracep->pushNamePrefix("regi ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+365,"wen", false,-1);
    tracep->declBus(c+1537,"din", false,-1, 0,0);
    tracep->declBus(c+7122,"dout", false,-1, 0,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("regfile[9] ");
    tracep->pushNamePrefix("regi ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+366,"wen", false,-1);
    tracep->declBus(c+1538,"din", false,-1, 0,0);
    tracep->declBus(c+7123,"dout", false,-1, 0,0);
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("WBU ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declQuad(c+6053,"io_LSWB_pc", false,-1, 63,0);
    tracep->declBus(c+6055,"io_LSWB_inst", false,-1, 31,0);
    tracep->declBit(c+6056,"io_LSWB_valid", false,-1);
    tracep->declBit(c+7124,"io_LSWB_readflag", false,-1);
    tracep->declBit(c+7125,"io_LSWB_csrflag", false,-1);
    tracep->declBit(c+7126,"io_LSWB_ecallflag", false,-1);
    tracep->declBit(c+7127,"io_LSWB_mretflag", false,-1);
    tracep->declQuad(c+6063,"io_LSWB_alures", false,-1, 63,0);
    tracep->declQuad(c+6065,"io_LSWB_lsures", false,-1, 63,0);
    tracep->declBus(c+6057,"io_LSWB_waddr", false,-1, 4,0);
    tracep->declBit(c+6088,"io_LSWB_wen", false,-1);
    tracep->declBus(c+6067,"io_LSWB_func3", false,-1, 2,0);
    tracep->declQuad(c+5939,"mepc", false,-1, 63,0);
    tracep->declQuad(c+6069,"mcause", false,-1, 63,0);
    tracep->declQuad(c+5937,"mtvec", false,-1, 63,0);
    tracep->declQuad(c+6071,"mstatus", false,-1, 63,0);
    tracep->declQuad(c+6073,"mie", false,-1, 63,0);
    tracep->declQuad(c+5949,"mip", false,-1, 63,0);
    tracep->declQuad(c+6075,"Reg17", false,-1, 63,0);
    tracep->declQuad(c+6089,"regfilepc", false,-1, 63,0);
    tracep->declQuad(c+6077,"wbmepc", false,-1, 63,0);
    tracep->declQuad(c+6079,"wbmcause", false,-1, 63,0);
    tracep->declQuad(c+6081,"wbmtvec", false,-1, 63,0);
    tracep->declQuad(c+6083,"wbmstatus", false,-1, 63,0);
    tracep->declQuad(c+6081,"wbmie", false,-1, 63,0);
    tracep->declQuad(c+6085,"wbmip", false,-1, 63,0);
    tracep->declBus(c+6087,"wbcsren", false,-1, 7,0);
    tracep->declQuad(c+6053,"io_WBTOP_pc", false,-1, 63,0);
    tracep->declBit(c+6056,"io_WBTOP_valid", false,-1);
    tracep->declBus(c+6057,"io_WBTOP_waddr", false,-1, 4,0);
    tracep->declQuad(c+5957,"io_WBTOP_wdata", false,-1, 63,0);
    tracep->declBit(c+6088,"io_WBTOP_wen", false,-1);
    tracep->declBit(c+20056,"io_ReadyWB_ready", false,-1);
    tracep->declBit(c+20054,"interrupt", false,-1);
    tracep->declBit(c+6093,"clintinterrupt", false,-1);
    tracep->declBit(c+6068,"io_wbu_flush", false,-1);
    tracep->declBit(c+6068,"io_topflush", false,-1);
    tracep->declBit(c+6092,"iruflush", false,-1);
    tracep->declBit(c+6091,"irujump", false,-1);
    tracep->declBus(c+7128,"csrind", false,-1, 11,0);
    tracep->declQuad(c+7129,"csrwritedata", false,-1, 63,0);
    tracep->declQuad(c+5957,"writebackdata", false,-1, 63,0);
    tracep->declQuad(c+7131,"csrwrite", false,-1, 63,0);
    tracep->declQuad(c+7131,"flagwbcsr", false,-1, 63,0);
    tracep->declQuad(c+7133,"oldmie", false,-1, 63,0);
    tracep->declQuad(c+7135,"ecallnewmstatus", false,-1, 63,0);
    tracep->declQuad(c+7137,"ecallfinal", false,-1, 63,0);
    tracep->declQuad(c+7139,"ecallpc", false,-1, 63,0);
    tracep->declQuad(c+7141,"ecallmcause", false,-1, 63,0);
    tracep->declBit(c+6092,"clintintr", false,-1);
    tracep->declBit(c+20125,"outintr", false,-1);
    tracep->declBit(c+7143,"inter", false,-1);
    tracep->declBit(c+7144,"interen", false,-1);
    tracep->declBit(c+6092,"interin", false,-1);
    tracep->declBit(c+6091,"intr", false,-1);
    tracep->declBit(c+7145,"mtipvalid", false,-1);
    tracep->declQuad(c+7146,"oldmpie", false,-1, 63,0);
    tracep->declQuad(c+7148,"mretnewmstatus", false,-1, 63,0);
    tracep->declQuad(c+7150,"mretfinal", false,-1, 63,0);
    tracep->declQuad(c+7152,"inwbmepc", false,-1, 63,0);
    tracep->declQuad(c+7154,"inwbmcause", false,-1, 63,0);
    tracep->declQuad(c+6081,"inwbmtvec", false,-1, 63,0);
    tracep->declQuad(c+7156,"inwbmstatus", false,-1, 63,0);
    tracep->declQuad(c+6081,"inwbmie", false,-1, 63,0);
    tracep->declQuad(c+6081,"inwbmip", false,-1, 63,0);
    tracep->declQuad(c+21030,"intrmcause", false,-1, 63,0);
    tracep->declBit(c+6965,"mepcen", false,-1);
    tracep->declBit(c+6964,"mcauseen", false,-1);
    tracep->declBit(c+6969,"mtvecen", false,-1);
    tracep->declBit(c+6968,"mstatusen", false,-1);
    tracep->declBit(c+6966,"mieen", false,-1);
    tracep->declBit(c+6967,"mipen", false,-1);
    tracep->pushNamePrefix("RegInter ");
    tracep->declBus(c+21011,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20078,"RESET_VAL", false,-1, 0,0);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20028,"reset", false,-1);
    tracep->declBit(c+7144,"wen", false,-1);
    tracep->declBus(c+6092,"din", false,-1, 0,0);
    tracep->declBus(c+7143,"dout", false,-1, 0,0);
    tracep->popNamePrefix(4);
    tracep->pushNamePrefix("cpu_reset_chain ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"io_d", false,-1);
    tracep->declBit(c+1625,"io_q", false,-1);
    tracep->declBit(c+20019,"output_chain_clock", false,-1);
    tracep->declBit(c+20020,"output_chain_io_d", false,-1);
    tracep->declBit(c+1625,"output_chain_io_q", false,-1);
    tracep->pushNamePrefix("output_chain ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"io_d", false,-1);
    tracep->declBit(c+1625,"io_q", false,-1);
    tracep->declBit(c+1625,"sync_0", false,-1);
    tracep->declBit(c+7158,"sync_1", false,-1);
    tracep->declBit(c+7159,"sync_2", false,-1);
    tracep->declBit(c+7160,"sync_3", false,-1);
    tracep->declBit(c+7161,"sync_4", false,-1);
    tracep->declBit(c+7162,"sync_5", false,-1);
    tracep->declBit(c+7163,"sync_6", false,-1);
    tracep->declBit(c+7164,"sync_7", false,-1);
    tracep->declBit(c+7165,"sync_8", false,-1);
    tracep->declBit(c+7166,"sync_9", false,-1);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("hvga ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+20066,"auto_in_awready", false,-1);
    tracep->declBit(c+383,"auto_in_awvalid", false,-1);
    tracep->declBus(c+20062,"auto_in_awid", false,-1, 3,0);
    tracep->declBus(c+384,"auto_in_awaddr", false,-1, 29,0);
    tracep->declBus(c+373,"auto_in_awlen", false,-1, 7,0);
    tracep->declBus(c+374,"auto_in_awsize", false,-1, 2,0);
    tracep->declBus(c+20063,"auto_in_awburst", false,-1, 1,0);
    tracep->declBit(c+20067,"auto_in_wready", false,-1);
    tracep->declBit(c+385,"auto_in_wvalid", false,-1);
    tracep->declQuad(c+1566,"auto_in_wdata", false,-1, 63,0);
    tracep->declBus(c+1568,"auto_in_wstrb", false,-1, 7,0);
    tracep->declBit(c+1569,"auto_in_wlast", false,-1);
    tracep->declBit(c+171,"auto_in_bready", false,-1);
    tracep->declBit(c+20068,"auto_in_bvalid", false,-1);
    tracep->declBus(c+20069,"auto_in_bid", false,-1, 3,0);
    tracep->declBus(c+20070,"auto_in_bresp", false,-1, 1,0);
    tracep->declBit(c+20071,"auto_in_arready", false,-1);
    tracep->declBit(c+386,"auto_in_arvalid", false,-1);
    tracep->declBus(c+20062,"auto_in_arid", false,-1, 3,0);
    tracep->declBus(c+387,"auto_in_araddr", false,-1, 29,0);
    tracep->declBus(c+20064,"auto_in_arlen", false,-1, 7,0);
    tracep->declBus(c+20065,"auto_in_arsize", false,-1, 2,0);
    tracep->declBus(c+20063,"auto_in_arburst", false,-1, 1,0);
    tracep->declBit(c+172,"auto_in_rready", false,-1);
    tracep->declBit(c+20072,"auto_in_rvalid", false,-1);
    tracep->declBus(c+20073,"auto_in_rid", false,-1, 3,0);
    tracep->declQuad(c+20074,"auto_in_rdata", false,-1, 63,0);
    tracep->declBus(c+20076,"auto_in_rresp", false,-1, 1,0);
    tracep->declBit(c+20077,"auto_in_rlast", false,-1);
    tracep->declBit(c+20057,"io_hsync", false,-1);
    tracep->declBit(c+20058,"io_vsync", false,-1);
    tracep->declBus(c+20059,"io_vga_r", false,-1, 3,0);
    tracep->declBus(c+20060,"io_vga_g", false,-1, 3,0);
    tracep->declBus(c+20061,"io_vga_b", false,-1, 3,0);
    tracep->declBit(c+20019,"mvga_ctrl_clock", false,-1);
    tracep->declBit(c+20022,"mvga_ctrl_resetn", false,-1);
    tracep->declBit(c+20054,"mvga_ctrl_io_master_awready", false,-1);
    tracep->declBit(c+21032,"mvga_ctrl_io_master_awvalid", false,-1);
    tracep->declBus(c+21033,"mvga_ctrl_io_master_awid", false,-1, 3,0);
    tracep->declBus(c+21034,"mvga_ctrl_io_master_awaddr", false,-1, 31,0);
    tracep->declBus(c+21035,"mvga_ctrl_io_master_awlen", false,-1, 7,0);
    tracep->declBus(c+21036,"mvga_ctrl_io_master_awsize", false,-1, 2,0);
    tracep->declBus(c+21037,"mvga_ctrl_io_master_awburst", false,-1, 1,0);
    tracep->declBit(c+20054,"mvga_ctrl_io_master_wready", false,-1);
    tracep->declBit(c+21038,"mvga_ctrl_io_master_wvalid", false,-1);
    tracep->declQuad(c+21039,"mvga_ctrl_io_master_wdata", false,-1, 63,0);
    tracep->declBus(c+21041,"mvga_ctrl_io_master_wstrb", false,-1, 7,0);
    tracep->declBit(c+21042,"mvga_ctrl_io_master_wlast", false,-1);
    tracep->declBit(c+21043,"mvga_ctrl_io_master_bready", false,-1);
    tracep->declBit(c+20054,"mvga_ctrl_io_master_bvalid", false,-1);
    tracep->declBus(c+20062,"mvga_ctrl_io_master_bid", false,-1, 3,0);
    tracep->declBus(c+20055,"mvga_ctrl_io_master_bresp", false,-1, 1,0);
    tracep->declBit(c+20054,"mvga_ctrl_io_master_arready", false,-1);
    tracep->declBit(c+21044,"mvga_ctrl_io_master_arvalid", false,-1);
    tracep->declBus(c+21045,"mvga_ctrl_io_master_arid", false,-1, 3,0);
    tracep->declBus(c+21046,"mvga_ctrl_io_master_araddr", false,-1, 31,0);
    tracep->declBus(c+21047,"mvga_ctrl_io_master_arlen", false,-1, 7,0);
    tracep->declBus(c+21048,"mvga_ctrl_io_master_arsize", false,-1, 2,0);
    tracep->declBus(c+21049,"mvga_ctrl_io_master_arburst", false,-1, 1,0);
    tracep->declBit(c+21050,"mvga_ctrl_io_master_rready", false,-1);
    tracep->declBit(c+20054,"mvga_ctrl_io_master_rvalid", false,-1);
    tracep->declBus(c+20062,"mvga_ctrl_io_master_rid", false,-1, 3,0);
    tracep->declQuad(c+20115,"mvga_ctrl_io_master_rdata", false,-1, 63,0);
    tracep->declBus(c+20055,"mvga_ctrl_io_master_rresp", false,-1, 1,0);
    tracep->declBit(c+20054,"mvga_ctrl_io_master_rlast", false,-1);
    tracep->declBit(c+20066,"mvga_ctrl_io_slave_awready", false,-1);
    tracep->declBit(c+383,"mvga_ctrl_io_slave_awvalid", false,-1);
    tracep->declBus(c+20062,"mvga_ctrl_io_slave_awid", false,-1, 3,0);
    tracep->declBus(c+874,"mvga_ctrl_io_slave_awaddr", false,-1, 31,0);
    tracep->declBus(c+373,"mvga_ctrl_io_slave_awlen", false,-1, 7,0);
    tracep->declBus(c+374,"mvga_ctrl_io_slave_awsize", false,-1, 2,0);
    tracep->declBus(c+20063,"mvga_ctrl_io_slave_awburst", false,-1, 1,0);
    tracep->declBit(c+20067,"mvga_ctrl_io_slave_wready", false,-1);
    tracep->declBit(c+385,"mvga_ctrl_io_slave_wvalid", false,-1);
    tracep->declQuad(c+1566,"mvga_ctrl_io_slave_wdata", false,-1, 63,0);
    tracep->declBus(c+1568,"mvga_ctrl_io_slave_wstrb", false,-1, 7,0);
    tracep->declBit(c+1569,"mvga_ctrl_io_slave_wlast", false,-1);
    tracep->declBit(c+171,"mvga_ctrl_io_slave_bready", false,-1);
    tracep->declBit(c+20068,"mvga_ctrl_io_slave_bvalid", false,-1);
    tracep->declBus(c+20069,"mvga_ctrl_io_slave_bid", false,-1, 3,0);
    tracep->declBus(c+20070,"mvga_ctrl_io_slave_bresp", false,-1, 1,0);
    tracep->declBit(c+20071,"mvga_ctrl_io_slave_arready", false,-1);
    tracep->declBit(c+386,"mvga_ctrl_io_slave_arvalid", false,-1);
    tracep->declBus(c+20062,"mvga_ctrl_io_slave_arid", false,-1, 3,0);
    tracep->declBus(c+875,"mvga_ctrl_io_slave_araddr", false,-1, 31,0);
    tracep->declBus(c+20064,"mvga_ctrl_io_slave_arlen", false,-1, 7,0);
    tracep->declBus(c+20065,"mvga_ctrl_io_slave_arsize", false,-1, 2,0);
    tracep->declBus(c+20063,"mvga_ctrl_io_slave_arburst", false,-1, 1,0);
    tracep->declBit(c+172,"mvga_ctrl_io_slave_rready", false,-1);
    tracep->declBit(c+20072,"mvga_ctrl_io_slave_rvalid", false,-1);
    tracep->declBus(c+20073,"mvga_ctrl_io_slave_rid", false,-1, 3,0);
    tracep->declQuad(c+20074,"mvga_ctrl_io_slave_rdata", false,-1, 63,0);
    tracep->declBus(c+20076,"mvga_ctrl_io_slave_rresp", false,-1, 1,0);
    tracep->declBit(c+20077,"mvga_ctrl_io_slave_rlast", false,-1);
    tracep->declBit(c+20057,"mvga_ctrl_hsync", false,-1);
    tracep->declBit(c+20058,"mvga_ctrl_vsync", false,-1);
    tracep->declBus(c+20059,"mvga_ctrl_vga_r", false,-1, 3,0);
    tracep->declBus(c+20060,"mvga_ctrl_vga_g", false,-1, 3,0);
    tracep->declBus(c+20061,"mvga_ctrl_vga_b", false,-1, 3,0);
    tracep->pushNamePrefix("mvga_ctrl ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20022,"resetn", false,-1);
    tracep->declBit(c+20054,"io_master_awready", false,-1);
    tracep->declBit(c+21032,"io_master_awvalid", false,-1);
    tracep->declBus(c+21034,"io_master_awaddr", false,-1, 31,0);
    tracep->declBus(c+21033,"io_master_awid", false,-1, 3,0);
    tracep->declBus(c+21035,"io_master_awlen", false,-1, 7,0);
    tracep->declBus(c+21036,"io_master_awsize", false,-1, 2,0);
    tracep->declBus(c+21037,"io_master_awburst", false,-1, 1,0);
    tracep->declBit(c+20054,"io_master_wready", false,-1);
    tracep->declBit(c+21038,"io_master_wvalid", false,-1);
    tracep->declQuad(c+21039,"io_master_wdata", false,-1, 63,0);
    tracep->declBus(c+21041,"io_master_wstrb", false,-1, 7,0);
    tracep->declBit(c+21042,"io_master_wlast", false,-1);
    tracep->declBit(c+21043,"io_master_bready", false,-1);
    tracep->declBit(c+20054,"io_master_bvalid", false,-1);
    tracep->declBus(c+20055,"io_master_bresp", false,-1, 1,0);
    tracep->declBus(c+20062,"io_master_bid", false,-1, 3,0);
    tracep->declBit(c+20054,"io_master_arready", false,-1);
    tracep->declBit(c+21044,"io_master_arvalid", false,-1);
    tracep->declBus(c+21046,"io_master_araddr", false,-1, 31,0);
    tracep->declBus(c+21045,"io_master_arid", false,-1, 3,0);
    tracep->declBus(c+21047,"io_master_arlen", false,-1, 7,0);
    tracep->declBus(c+21048,"io_master_arsize", false,-1, 2,0);
    tracep->declBus(c+21049,"io_master_arburst", false,-1, 1,0);
    tracep->declBit(c+21050,"io_master_rready", false,-1);
    tracep->declBit(c+20054,"io_master_rvalid", false,-1);
    tracep->declBus(c+20055,"io_master_rresp", false,-1, 1,0);
    tracep->declQuad(c+20115,"io_master_rdata", false,-1, 63,0);
    tracep->declBit(c+20054,"io_master_rlast", false,-1);
    tracep->declBus(c+20062,"io_master_rid", false,-1, 3,0);
    tracep->declBit(c+20066,"io_slave_awready", false,-1);
    tracep->declBit(c+383,"io_slave_awvalid", false,-1);
    tracep->declBus(c+874,"io_slave_awaddr", false,-1, 31,0);
    tracep->declBus(c+20062,"io_slave_awid", false,-1, 3,0);
    tracep->declBus(c+373,"io_slave_awlen", false,-1, 7,0);
    tracep->declBus(c+374,"io_slave_awsize", false,-1, 2,0);
    tracep->declBus(c+20063,"io_slave_awburst", false,-1, 1,0);
    tracep->declBit(c+20067,"io_slave_wready", false,-1);
    tracep->declBit(c+385,"io_slave_wvalid", false,-1);
    tracep->declQuad(c+1566,"io_slave_wdata", false,-1, 63,0);
    tracep->declBus(c+1568,"io_slave_wstrb", false,-1, 7,0);
    tracep->declBit(c+1569,"io_slave_wlast", false,-1);
    tracep->declBit(c+171,"io_slave_bready", false,-1);
    tracep->declBit(c+20068,"io_slave_bvalid", false,-1);
    tracep->declBus(c+20070,"io_slave_bresp", false,-1, 1,0);
    tracep->declBus(c+20069,"io_slave_bid", false,-1, 3,0);
    tracep->declBit(c+20071,"io_slave_arready", false,-1);
    tracep->declBit(c+386,"io_slave_arvalid", false,-1);
    tracep->declBus(c+875,"io_slave_araddr", false,-1, 31,0);
    tracep->declBus(c+20062,"io_slave_arid", false,-1, 3,0);
    tracep->declBus(c+20064,"io_slave_arlen", false,-1, 7,0);
    tracep->declBus(c+20065,"io_slave_arsize", false,-1, 2,0);
    tracep->declBus(c+20063,"io_slave_arburst", false,-1, 1,0);
    tracep->declBit(c+172,"io_slave_rready", false,-1);
    tracep->declBit(c+20072,"io_slave_rvalid", false,-1);
    tracep->declBus(c+20076,"io_slave_rresp", false,-1, 1,0);
    tracep->declQuad(c+20074,"io_slave_rdata", false,-1, 63,0);
    tracep->declBit(c+20077,"io_slave_rlast", false,-1);
    tracep->declBus(c+20073,"io_slave_rid", false,-1, 3,0);
    tracep->declBit(c+20057,"hsync", false,-1);
    tracep->declBit(c+20058,"vsync", false,-1);
    tracep->declBus(c+20059,"vga_r", false,-1, 3,0);
    tracep->declBus(c+20060,"vga_g", false,-1, 3,0);
    tracep->declBus(c+20061,"vga_b", false,-1, 3,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("lps2 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+20054,"auto_in_awready", false,-1);
    tracep->declBit(c+388,"auto_in_awvalid", false,-1);
    tracep->declBus(c+20062,"auto_in_awid", false,-1, 3,0);
    tracep->declBus(c+389,"auto_in_awaddr", false,-1, 28,0);
    tracep->declBus(c+373,"auto_in_awlen", false,-1, 7,0);
    tracep->declBus(c+374,"auto_in_awsize", false,-1, 2,0);
    tracep->declBus(c+20063,"auto_in_awburst", false,-1, 1,0);
    tracep->declBit(c+20054,"auto_in_wready", false,-1);
    tracep->declBit(c+390,"auto_in_wvalid", false,-1);
    tracep->declQuad(c+1566,"auto_in_wdata", false,-1, 63,0);
    tracep->declBus(c+1568,"auto_in_wstrb", false,-1, 7,0);
    tracep->declBit(c+1569,"auto_in_wlast", false,-1);
    tracep->declBit(c+173,"auto_in_bready", false,-1);
    tracep->declBit(c+20054,"auto_in_bvalid", false,-1);
    tracep->declBus(c+20062,"auto_in_bid", false,-1, 3,0);
    tracep->declBus(c+20055,"auto_in_bresp", false,-1, 1,0);
    tracep->declBit(c+1574,"auto_in_arready", false,-1);
    tracep->declBit(c+391,"auto_in_arvalid", false,-1);
    tracep->declBus(c+20062,"auto_in_arid", false,-1, 3,0);
    tracep->declBus(c+392,"auto_in_araddr", false,-1, 28,0);
    tracep->declBus(c+20064,"auto_in_arlen", false,-1, 7,0);
    tracep->declBus(c+20065,"auto_in_arsize", false,-1, 2,0);
    tracep->declBus(c+20063,"auto_in_arburst", false,-1, 1,0);
    tracep->declBit(c+174,"auto_in_rready", false,-1);
    tracep->declBit(c+1575,"auto_in_rvalid", false,-1);
    tracep->declBus(c+1576,"auto_in_rid", false,-1, 3,0);
    tracep->declQuad(c+1577,"auto_in_rdata", false,-1, 63,0);
    tracep->declBus(c+20063,"auto_in_rresp", false,-1, 1,0);
    tracep->declBit(c+1579,"auto_in_rlast", false,-1);
    tracep->declBit(c+17417,"io_clk", false,-1);
    tracep->declBit(c+17418,"io_dat", false,-1);
    tracep->declBit(c+20019,"mps2_clock", false,-1);
    tracep->declBit(c+20022,"mps2_resetn", false,-1);
    tracep->declBit(c+20054,"mps2_io_slave_awready", false,-1);
    tracep->declBit(c+388,"mps2_io_slave_awvalid", false,-1);
    tracep->declBus(c+20062,"mps2_io_slave_awid", false,-1, 3,0);
    tracep->declBus(c+876,"mps2_io_slave_awaddr", false,-1, 31,0);
    tracep->declBus(c+373,"mps2_io_slave_awlen", false,-1, 7,0);
    tracep->declBus(c+374,"mps2_io_slave_awsize", false,-1, 2,0);
    tracep->declBus(c+20063,"mps2_io_slave_awburst", false,-1, 1,0);
    tracep->declBit(c+20054,"mps2_io_slave_wready", false,-1);
    tracep->declBit(c+390,"mps2_io_slave_wvalid", false,-1);
    tracep->declQuad(c+1566,"mps2_io_slave_wdata", false,-1, 63,0);
    tracep->declBus(c+1568,"mps2_io_slave_wstrb", false,-1, 7,0);
    tracep->declBit(c+1569,"mps2_io_slave_wlast", false,-1);
    tracep->declBit(c+173,"mps2_io_slave_bready", false,-1);
    tracep->declBit(c+20054,"mps2_io_slave_bvalid", false,-1);
    tracep->declBus(c+20062,"mps2_io_slave_bid", false,-1, 3,0);
    tracep->declBus(c+20055,"mps2_io_slave_bresp", false,-1, 1,0);
    tracep->declBit(c+1574,"mps2_io_slave_arready", false,-1);
    tracep->declBit(c+391,"mps2_io_slave_arvalid", false,-1);
    tracep->declBus(c+20062,"mps2_io_slave_arid", false,-1, 3,0);
    tracep->declBus(c+877,"mps2_io_slave_araddr", false,-1, 31,0);
    tracep->declBus(c+20064,"mps2_io_slave_arlen", false,-1, 7,0);
    tracep->declBus(c+20065,"mps2_io_slave_arsize", false,-1, 2,0);
    tracep->declBus(c+20063,"mps2_io_slave_arburst", false,-1, 1,0);
    tracep->declBit(c+174,"mps2_io_slave_rready", false,-1);
    tracep->declBit(c+1575,"mps2_io_slave_rvalid", false,-1);
    tracep->declBus(c+1576,"mps2_io_slave_rid", false,-1, 3,0);
    tracep->declQuad(c+1577,"mps2_io_slave_rdata", false,-1, 63,0);
    tracep->declBus(c+20063,"mps2_io_slave_rresp", false,-1, 1,0);
    tracep->declBit(c+1579,"mps2_io_slave_rlast", false,-1);
    tracep->declBit(c+17417,"mps2_ps2_clk", false,-1);
    tracep->declBit(c+17418,"mps2_ps2_dat", false,-1);
    tracep->pushNamePrefix("mps2 ");
    tracep->declBit(c+17417,"ps2_clk", false,-1);
    tracep->declBit(c+17418,"ps2_dat", false,-1);
    tracep->declBit(c+20022,"resetn", false,-1);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20054,"io_slave_awready", false,-1);
    tracep->declBit(c+388,"io_slave_awvalid", false,-1);
    tracep->declBus(c+876,"io_slave_awaddr", false,-1, 31,0);
    tracep->declBus(c+20062,"io_slave_awid", false,-1, 3,0);
    tracep->declBus(c+373,"io_slave_awlen", false,-1, 7,0);
    tracep->declBus(c+374,"io_slave_awsize", false,-1, 2,0);
    tracep->declBus(c+20063,"io_slave_awburst", false,-1, 1,0);
    tracep->declBit(c+20054,"io_slave_wready", false,-1);
    tracep->declBit(c+390,"io_slave_wvalid", false,-1);
    tracep->declQuad(c+1566,"io_slave_wdata", false,-1, 63,0);
    tracep->declBus(c+1568,"io_slave_wstrb", false,-1, 7,0);
    tracep->declBit(c+1569,"io_slave_wlast", false,-1);
    tracep->declBit(c+173,"io_slave_bready", false,-1);
    tracep->declBit(c+20054,"io_slave_bvalid", false,-1);
    tracep->declBus(c+20055,"io_slave_bresp", false,-1, 1,0);
    tracep->declBus(c+20062,"io_slave_bid", false,-1, 3,0);
    tracep->declBit(c+1574,"io_slave_arready", false,-1);
    tracep->declBit(c+391,"io_slave_arvalid", false,-1);
    tracep->declBus(c+877,"io_slave_araddr", false,-1, 31,0);
    tracep->declBus(c+20062,"io_slave_arid", false,-1, 3,0);
    tracep->declBus(c+20064,"io_slave_arlen", false,-1, 7,0);
    tracep->declBus(c+20065,"io_slave_arsize", false,-1, 2,0);
    tracep->declBus(c+20063,"io_slave_arburst", false,-1, 1,0);
    tracep->declBit(c+174,"io_slave_rready", false,-1);
    tracep->declBit(c+1575,"io_slave_rvalid", false,-1);
    tracep->declBus(c+20063,"io_slave_rresp", false,-1, 1,0);
    tracep->declQuad(c+1577,"io_slave_rdata", false,-1, 63,0);
    tracep->declBit(c+1579,"io_slave_rlast", false,-1);
    tracep->declBus(c+1576,"io_slave_rid", false,-1, 3,0);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+7167+i*1,"fifo", true,(i+0), 7,0);
    }
    tracep->declBus(c+7175,"w_ptr", false,-1, 2,0);
    tracep->declBus(c+7176,"r_ptr", false,-1, 2,0);
    tracep->declBus(c+7177,"buffer", false,-1, 9,0);
    tracep->declBus(c+7178,"count", false,-1, 3,0);
    tracep->declBus(c+7179,"ps2_clk_sync", false,-1, 2,0);
    tracep->declBit(c+7180,"sampling", false,-1);
    tracep->declBus(c+20055,"sIdle", false,-1, 1,0);
    tracep->declBus(c+20063,"sWdata", false,-1, 1,0);
    tracep->declBus(c+20989,"sWresp", false,-1, 1,0);
    tracep->declBus(c+20063,"sRaddr", false,-1, 1,0);
    tracep->declBus(c+20989,"sRdata", false,-1, 1,0);
    tracep->declBus(c+7181,"srstate", false,-1, 1,0);
    tracep->declBit(c+1574,"sraddrEn", false,-1);
    tracep->declBit(c+1575,"srdataEn", false,-1);
    tracep->declBus(c+7182,"srdata", false,-1, 31,0);
    tracep->declBit(c+1579,"srlast", false,-1);
    tracep->declBus(c+1576,"srid", false,-1, 3,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("lspi ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+18410,"auto_in_psel", false,-1);
    tracep->declBit(c+18411,"auto_in_penable", false,-1);
    tracep->declBit(c+1588,"auto_in_pwrite", false,-1);
    tracep->declBus(c+18405,"auto_in_paddr", false,-1, 29,0);
    tracep->declBus(c+1589,"auto_in_pwdata", false,-1, 31,0);
    tracep->declBus(c+1590,"auto_in_pstrb", false,-1, 3,0);
    tracep->declBit(c+18412,"auto_in_pready", false,-1);
    tracep->declBit(c+20054,"auto_in_pslverr", false,-1);
    tracep->declBus(c+1591,"auto_in_prdata", false,-1, 31,0);
    tracep->declBit(c+1,"spi_bundle_clk", false,-1);
    tracep->declBus(c+20055,"spi_bundle_cs", false,-1, 1,0);
    tracep->declBit(c+20056,"spi_bundle_mosi", false,-1);
    tracep->declBit(c+17412,"spi_bundle_miso", false,-1);
    tracep->declBit(c+20019,"mspi_clk", false,-1);
    tracep->declBit(c+20022,"mspi_resetn", false,-1);
    tracep->declBit(c+18410,"mspi_in_psel", false,-1);
    tracep->declBit(c+18411,"mspi_in_penable", false,-1);
    tracep->declBit(c+1588,"mspi_in_pwrite", false,-1);
    tracep->declBus(c+18415,"mspi_in_paddr", false,-1, 31,0);
    tracep->declBus(c+20991,"mspi_in_pprot", false,-1, 2,0);
    tracep->declBus(c+1589,"mspi_in_pwdata", false,-1, 31,0);
    tracep->declBus(c+1590,"mspi_in_pstrb", false,-1, 3,0);
    tracep->declBit(c+18412,"mspi_in_pready", false,-1);
    tracep->declBit(c+20054,"mspi_in_pslverr", false,-1);
    tracep->declBus(c+1591,"mspi_in_prdata", false,-1, 31,0);
    tracep->declBit(c+1,"mspi_spi_clk", false,-1);
    tracep->declBus(c+20055,"mspi_spi_cs", false,-1, 1,0);
    tracep->declBit(c+20056,"mspi_spi_mosi", false,-1);
    tracep->declBit(c+17412,"mspi_spi_miso", false,-1);
    tracep->declBit(c+21051,"mspi_spi_irq_out", false,-1);
    tracep->pushNamePrefix("mspi ");
    tracep->declBus(c+21052,"flash_addr_start", false,-1, 31,0);
    tracep->declBus(c+21053,"flash_addr_end", false,-1, 31,0);
    tracep->declBus(c+21015,"spi_cs_num", false,-1, 31,0);
    tracep->declBit(c+20019,"clk", false,-1);
    tracep->declBit(c+20022,"resetn", false,-1);
    tracep->declBus(c+18415,"in_paddr", false,-1, 31,0);
    tracep->declBit(c+18410,"in_psel", false,-1);
    tracep->declBit(c+18411,"in_penable", false,-1);
    tracep->declBus(c+20991,"in_pprot", false,-1, 2,0);
    tracep->declBit(c+1588,"in_pwrite", false,-1);
    tracep->declBus(c+1589,"in_pwdata", false,-1, 31,0);
    tracep->declBus(c+1590,"in_pstrb", false,-1, 3,0);
    tracep->declBit(c+18412,"in_pready", false,-1);
    tracep->declBus(c+1591,"in_prdata", false,-1, 31,0);
    tracep->declBit(c+20054,"in_pslverr", false,-1);
    tracep->declBit(c+1,"spi_clk", false,-1);
    tracep->declBus(c+20055,"spi_cs", false,-1, 1,0);
    tracep->declBit(c+20056,"spi_mosi", false,-1);
    tracep->declBit(c+17412,"spi_miso", false,-1);
    tracep->declBit(c+21051,"spi_irq_out", false,-1);
    tracep->declQuad(c+7183,"data", false,-1, 63,0);
    tracep->declBit(c+18416,"ren", false,-1);
    tracep->declBit(c+20039,"wen", false,-1);
    tracep->pushNamePrefix("flashRead ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+18416,"ren", false,-1);
    tracep->declQuad(c+18417,"addr", false,-1, 63,0);
    tracep->declQuad(c+7183,"data", false,-1, 63,0);
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("luart ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+18407,"auto_in_psel", false,-1);
    tracep->declBit(c+20026,"auto_in_penable", false,-1);
    tracep->declBit(c+1588,"auto_in_pwrite", false,-1);
    tracep->declBus(c+18408,"auto_in_paddr", false,-1, 28,0);
    tracep->declBus(c+1589,"auto_in_pwdata", false,-1, 31,0);
    tracep->declBus(c+1590,"auto_in_pstrb", false,-1, 3,0);
    tracep->declBit(c+18409,"auto_in_pready", false,-1);
    tracep->declBit(c+20054,"auto_in_pslverr", false,-1);
    tracep->declBus(c+20027,"auto_in_prdata", false,-1, 31,0);
    tracep->declBit(c+20054,"uart_rx", false,-1);
    tracep->declBit(c+17416,"uart_tx", false,-1);
    tracep->declBit(c+20019,"muart_clk", false,-1);
    tracep->declBit(c+20022,"muart_resetn", false,-1);
    tracep->declBit(c+18407,"muart_in_psel", false,-1);
    tracep->declBit(c+20026,"muart_in_penable", false,-1);
    tracep->declBit(c+1588,"muart_in_pwrite", false,-1);
    tracep->declBus(c+18419,"muart_in_paddr", false,-1, 31,0);
    tracep->declBus(c+20991,"muart_in_pprot", false,-1, 2,0);
    tracep->declBus(c+1589,"muart_in_pwdata", false,-1, 31,0);
    tracep->declBus(c+1590,"muart_in_pstrb", false,-1, 3,0);
    tracep->declBit(c+18409,"muart_in_pready", false,-1);
    tracep->declBit(c+20054,"muart_in_pslverr", false,-1);
    tracep->declBus(c+20027,"muart_in_prdata", false,-1, 31,0);
    tracep->declBit(c+20054,"muart_uart_rx", false,-1);
    tracep->declBit(c+17416,"muart_uart_tx", false,-1);
    tracep->pushNamePrefix("muart ");
    tracep->declBit(c+20022,"resetn", false,-1);
    tracep->declBit(c+20019,"clk", false,-1);
    tracep->declBit(c+18407,"in_psel", false,-1);
    tracep->declBit(c+20026,"in_penable", false,-1);
    tracep->declBus(c+20991,"in_pprot", false,-1, 2,0);
    tracep->declBit(c+18409,"in_pready", false,-1);
    tracep->declBit(c+20054,"in_pslverr", false,-1);
    tracep->declBus(c+18419,"in_paddr", false,-1, 31,0);
    tracep->declBit(c+1588,"in_pwrite", false,-1);
    tracep->declBus(c+20027,"in_prdata", false,-1, 31,0);
    tracep->declBus(c+1589,"in_pwdata", false,-1, 31,0);
    tracep->declBus(c+1590,"in_pstrb", false,-1, 3,0);
    tracep->declBit(c+20054,"uart_rx", false,-1);
    tracep->declBit(c+17416,"uart_tx", false,-1);
    tracep->declBit(c+17536,"rtsn", false,-1);
    tracep->declBit(c+20054,"ctsn", false,-1);
    tracep->declBit(c+17537,"dtr_pad_o", false,-1);
    tracep->declBit(c+20054,"dsr_pad_i", false,-1);
    tracep->declBit(c+20054,"ri_pad_i", false,-1);
    tracep->declBit(c+20054,"dcd_pad_i", false,-1);
    tracep->declBit(c+17538,"interrupt", false,-1);
    tracep->declBit(c+20040,"reg_we", false,-1);
    tracep->declBit(c+20041,"reg_re", false,-1);
    tracep->declBus(c+18420,"reg_adr", false,-1, 2,0);
    tracep->declBus(c+18421,"reg_dat8_w", false,-1, 7,0);
    tracep->declBus(c+7185,"reg_dat8_w_reg", false,-1, 7,0);
    tracep->declBus(c+18650,"reg_dat8_r", false,-1, 7,0);
    tracep->declBit(c+17539,"rts_internal", false,-1);
    tracep->pushNamePrefix("Uregs ");
    tracep->declBit(c+20019,"clk", false,-1);
    tracep->declBit(c+20020,"wb_rst_i", false,-1);
    tracep->declBus(c+18420,"wb_addr_i", false,-1, 2,0);
    tracep->declBus(c+18422,"wb_dat_i", false,-1, 7,0);
    tracep->declBus(c+18650,"wb_dat_o", false,-1, 7,0);
    tracep->declBit(c+20040,"wb_we_i", false,-1);
    tracep->declBit(c+20041,"wb_re_i", false,-1);
    tracep->declBit(c+17416,"stx_pad_o", false,-1);
    tracep->declBit(c+20054,"srx_pad_i", false,-1);
    tracep->declBus(c+21054,"modem_inputs", false,-1, 3,0);
    tracep->declBit(c+17539,"rts_pad_o", false,-1);
    tracep->declBit(c+17537,"dtr_pad_o", false,-1);
    tracep->declBit(c+17538,"int_o", false,-1);
    tracep->declBit(c+17540,"enable", false,-1);
    tracep->declBit(c+17541,"srx_pad", false,-1);
    tracep->declBus(c+17542,"ier", false,-1, 3,0);
    tracep->declBus(c+17543,"iir", false,-1, 3,0);
    tracep->declBus(c+17544,"fcr", false,-1, 1,0);
    tracep->declBus(c+17545,"mcr", false,-1, 4,0);
    tracep->declBus(c+17546,"lcr", false,-1, 7,0);
    tracep->declBus(c+17547,"msr", false,-1, 7,0);
    tracep->declBus(c+17548,"dl", false,-1, 15,0);
    tracep->declBus(c+17549,"scratch", false,-1, 7,0);
    tracep->declBit(c+17550,"start_dlc", false,-1);
    tracep->declBit(c+17551,"lsr_mask_d", false,-1);
    tracep->declBit(c+17552,"msi_reset", false,-1);
    tracep->declBus(c+17553,"dlc", false,-1, 15,0);
    tracep->declBus(c+17554,"trigger_level", false,-1, 3,0);
    tracep->declBit(c+17555,"rx_reset", false,-1);
    tracep->declBit(c+17556,"tx_reset", false,-1);
    tracep->declBit(c+17557,"dlab", false,-1);
    tracep->declBit(c+20056,"cts_pad_i", false,-1);
    tracep->declBit(c+20054,"dsr_pad_i", false,-1);
    tracep->declBit(c+20054,"ri_pad_i", false,-1);
    tracep->declBit(c+20054,"dcd_pad_i", false,-1);
    tracep->declBit(c+17558,"loopback", false,-1);
    tracep->declBit(c+20054,"cts", false,-1);
    tracep->declBit(c+20056,"dsr", false,-1);
    tracep->declBit(c+20056,"ri", false,-1);
    tracep->declBit(c+20056,"dcd", false,-1);
    tracep->declBit(c+17559,"cts_c", false,-1);
    tracep->declBit(c+17560,"dsr_c", false,-1);
    tracep->declBit(c+17561,"ri_c", false,-1);
    tracep->declBit(c+17562,"dcd_c", false,-1);
    tracep->declBus(c+17563,"lsr", false,-1, 7,0);
    tracep->declBit(c+17564,"lsr0", false,-1);
    tracep->declBit(c+17565,"lsr1", false,-1);
    tracep->declBit(c+17566,"lsr2", false,-1);
    tracep->declBit(c+17567,"lsr3", false,-1);
    tracep->declBit(c+17568,"lsr4", false,-1);
    tracep->declBit(c+17569,"lsr5", false,-1);
    tracep->declBit(c+17570,"lsr6", false,-1);
    tracep->declBit(c+17571,"lsr7", false,-1);
    tracep->declBit(c+17572,"lsr0r", false,-1);
    tracep->declBit(c+17573,"lsr1r", false,-1);
    tracep->declBit(c+17574,"lsr2r", false,-1);
    tracep->declBit(c+17575,"lsr3r", false,-1);
    tracep->declBit(c+17576,"lsr4r", false,-1);
    tracep->declBit(c+17577,"lsr5r", false,-1);
    tracep->declBit(c+17578,"lsr6r", false,-1);
    tracep->declBit(c+17579,"lsr7r", false,-1);
    tracep->declBit(c+73,"lsr_mask", false,-1);
    tracep->declBit(c+17580,"rls_int", false,-1);
    tracep->declBit(c+17581,"rda_int", false,-1);
    tracep->declBit(c+17582,"ti_int", false,-1);
    tracep->declBit(c+17583,"thre_int", false,-1);
    tracep->declBit(c+17584,"ms_int", false,-1);
    tracep->declBit(c+17585,"tf_push", false,-1);
    tracep->declBit(c+17586,"rf_pop", false,-1);
    tracep->declBus(c+16359,"rf_data_out", false,-1, 10,0);
    tracep->declBit(c+17587,"rf_error_bit", false,-1);
    tracep->declBit(c+17565,"rf_overrun", false,-1);
    tracep->declBit(c+17588,"rf_push_pulse", false,-1);
    tracep->declBus(c+17589,"rf_count", false,-1, 4,0);
    tracep->declBus(c+17590,"tf_count", false,-1, 4,0);
    tracep->declBus(c+17591,"tstate", false,-1, 2,0);
    tracep->declBus(c+17592,"rstate", false,-1, 3,0);
    tracep->declBus(c+17593,"counter_t", false,-1, 9,0);
    tracep->declBit(c+17594,"thre_set_en", false,-1);
    tracep->declBus(c+17595,"block_cnt", false,-1, 7,0);
    tracep->declBus(c+17596,"block_value", false,-1, 7,0);
    tracep->declBit(c+17597,"serial_out", false,-1);
    tracep->declBit(c+17598,"serial_in", false,-1);
    tracep->declBit(c+74,"lsr_mask_condition", false,-1);
    tracep->declBit(c+75,"iir_read", false,-1);
    tracep->declBit(c+76,"msr_read", false,-1);
    tracep->declBit(c+77,"fifo_read", false,-1);
    tracep->declBit(c+78,"fifo_write", false,-1);
    tracep->declBus(c+17599,"delayed_modem_signals", false,-1, 3,0);
    tracep->declBit(c+17600,"lsr0_d", false,-1);
    tracep->declBit(c+17601,"lsr1_d", false,-1);
    tracep->declBit(c+17602,"lsr2_d", false,-1);
    tracep->declBit(c+17603,"lsr3_d", false,-1);
    tracep->declBit(c+17604,"lsr4_d", false,-1);
    tracep->declBit(c+17605,"lsr5_d", false,-1);
    tracep->declBit(c+17606,"lsr6_d", false,-1);
    tracep->declBit(c+17607,"lsr7_d", false,-1);
    tracep->declBit(c+17608,"rls_int_d", false,-1);
    tracep->declBit(c+17609,"thre_int_d", false,-1);
    tracep->declBit(c+17610,"ms_int_d", false,-1);
    tracep->declBit(c+17611,"ti_int_d", false,-1);
    tracep->declBit(c+17612,"rda_int_d", false,-1);
    tracep->declBit(c+17613,"rls_int_rise", false,-1);
    tracep->declBit(c+17614,"thre_int_rise", false,-1);
    tracep->declBit(c+17615,"ms_int_rise", false,-1);
    tracep->declBit(c+17616,"ti_int_rise", false,-1);
    tracep->declBit(c+17617,"rda_int_rise", false,-1);
    tracep->declBit(c+17618,"rls_int_pnd", false,-1);
    tracep->declBit(c+17619,"rda_int_pnd", false,-1);
    tracep->declBit(c+17620,"thre_int_pnd", false,-1);
    tracep->declBit(c+17621,"ms_int_pnd", false,-1);
    tracep->declBit(c+17622,"ti_int_pnd", false,-1);
    tracep->pushNamePrefix("i_uart_sync_flops ");
    tracep->declBus(c+21011,"width", false,-1, 31,0);
    tracep->declBus(c+21055,"init_value", false,-1, 0,0);
    tracep->declBus(c+21011,"Tp", false,-1, 31,0);
    tracep->declBit(c+20020,"rst_i", false,-1);
    tracep->declBit(c+20019,"clk_i", false,-1);
    tracep->declBit(c+20054,"stage1_rst_i", false,-1);
    tracep->declBit(c+20056,"stage1_clk_en_i", false,-1);
    tracep->declBus(c+20054,"async_dat_i", false,-1, 0,0);
    tracep->declBus(c+17541,"sync_dat_o", false,-1, 0,0);
    tracep->declBus(c+17623,"flop_0", false,-1, 0,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("receiver ");
    tracep->declBit(c+20019,"clk", false,-1);
    tracep->declBit(c+20020,"wb_rst_i", false,-1);
    tracep->declBus(c+17546,"lcr", false,-1, 7,0);
    tracep->declBit(c+17586,"rf_pop", false,-1);
    tracep->declBit(c+17598,"srx_pad_i", false,-1);
    tracep->declBit(c+17540,"enable", false,-1);
    tracep->declBit(c+17555,"rx_reset", false,-1);
    tracep->declBit(c+73,"lsr_mask", false,-1);
    tracep->declBus(c+17593,"counter_t", false,-1, 9,0);
    tracep->declBus(c+17589,"rf_count", false,-1, 4,0);
    tracep->declBus(c+16359,"rf_data_out", false,-1, 10,0);
    tracep->declBit(c+17565,"rf_overrun", false,-1);
    tracep->declBit(c+17587,"rf_error_bit", false,-1);
    tracep->declBus(c+17592,"rstate", false,-1, 3,0);
    tracep->declBit(c+17588,"rf_push_pulse", false,-1);
    tracep->declBus(c+17624,"rcounter16", false,-1, 3,0);
    tracep->declBus(c+17625,"rbit_counter", false,-1, 2,0);
    tracep->declBus(c+17626,"rshift", false,-1, 7,0);
    tracep->declBit(c+17627,"rparity", false,-1);
    tracep->declBit(c+17628,"rparity_error", false,-1);
    tracep->declBit(c+17629,"rframing_error", false,-1);
    tracep->declBit(c+17630,"rbit_in", false,-1);
    tracep->declBit(c+17631,"rparity_xor", false,-1);
    tracep->declBus(c+17632,"counter_b", false,-1, 7,0);
    tracep->declBit(c+17633,"rf_push_q", false,-1);
    tracep->declBus(c+17634,"rf_data_in", false,-1, 10,0);
    tracep->declBit(c+17635,"rf_push", false,-1);
    tracep->declBit(c+17636,"break_error", false,-1);
    tracep->declBit(c+17637,"rcounter16_eq_7", false,-1);
    tracep->declBit(c+17638,"rcounter16_eq_0", false,-1);
    tracep->declBit(c+17639,"rcounter16_eq_1", false,-1);
    tracep->declBus(c+17640,"rcounter16_minus_1", false,-1, 3,0);
    tracep->declBus(c+20062,"sr_idle", false,-1, 3,0);
    tracep->declBus(c+21056,"sr_rec_start", false,-1, 3,0);
    tracep->declBus(c+21057,"sr_rec_bit", false,-1, 3,0);
    tracep->declBus(c+21058,"sr_rec_parity", false,-1, 3,0);
    tracep->declBus(c+21059,"sr_rec_stop", false,-1, 3,0);
    tracep->declBus(c+21060,"sr_check_parity", false,-1, 3,0);
    tracep->declBus(c+21061,"sr_rec_prepare", false,-1, 3,0);
    tracep->declBus(c+21062,"sr_end_bit", false,-1, 3,0);
    tracep->declBus(c+21054,"sr_ca_lc_parity", false,-1, 3,0);
    tracep->declBus(c+21063,"sr_wait1", false,-1, 3,0);
    tracep->declBus(c+21064,"sr_push", false,-1, 3,0);
    tracep->declBus(c+17641,"toc_value", false,-1, 9,0);
    tracep->declBus(c+17642,"brc_value", false,-1, 7,0);
    tracep->pushNamePrefix("fifo_rx ");
    tracep->declBus(c+21065,"fifo_width", false,-1, 31,0);
    tracep->declBus(c+21066,"fifo_depth", false,-1, 31,0);
    tracep->declBus(c+21067,"fifo_pointer_w", false,-1, 31,0);
    tracep->declBus(c+21028,"fifo_counter_w", false,-1, 31,0);
    tracep->declBit(c+20019,"clk", false,-1);
    tracep->declBit(c+20020,"wb_rst_i", false,-1);
    tracep->declBit(c+17588,"push", false,-1);
    tracep->declBit(c+17586,"pop", false,-1);
    tracep->declBus(c+17634,"data_in", false,-1, 10,0);
    tracep->declBit(c+17555,"fifo_reset", false,-1);
    tracep->declBit(c+73,"reset_status", false,-1);
    tracep->declBus(c+16359,"data_out", false,-1, 10,0);
    tracep->declBit(c+17565,"overrun", false,-1);
    tracep->declBus(c+17589,"count", false,-1, 4,0);
    tracep->declBit(c+17587,"error_bit", false,-1);
    tracep->declBus(c+16360,"data8_out", false,-1, 7,0);
    for (int i = 0; i < 16; ++i) {
        tracep->declBus(c+17643+i*1,"fifo", true,(i+0), 2,0);
    }
    tracep->declBus(c+17659,"top", false,-1, 3,0);
    tracep->declBus(c+17660,"bottom", false,-1, 3,0);
    tracep->declBus(c+17661,"top_plus_1", false,-1, 3,0);
    tracep->declBus(c+17662,"word0", false,-1, 2,0);
    tracep->declBus(c+17663,"word1", false,-1, 2,0);
    tracep->declBus(c+17664,"word2", false,-1, 2,0);
    tracep->declBus(c+17665,"word3", false,-1, 2,0);
    tracep->declBus(c+17666,"word4", false,-1, 2,0);
    tracep->declBus(c+17667,"word5", false,-1, 2,0);
    tracep->declBus(c+17668,"word6", false,-1, 2,0);
    tracep->declBus(c+17669,"word7", false,-1, 2,0);
    tracep->declBus(c+17670,"word8", false,-1, 2,0);
    tracep->declBus(c+17671,"word9", false,-1, 2,0);
    tracep->declBus(c+17672,"word10", false,-1, 2,0);
    tracep->declBus(c+17673,"word11", false,-1, 2,0);
    tracep->declBus(c+17674,"word12", false,-1, 2,0);
    tracep->declBus(c+17675,"word13", false,-1, 2,0);
    tracep->declBus(c+17676,"word14", false,-1, 2,0);
    tracep->declBus(c+17677,"word15", false,-1, 2,0);
    tracep->pushNamePrefix("rfifo ");
    tracep->declBus(c+21067,"addr_width", false,-1, 31,0);
    tracep->declBus(c+21029,"data_width", false,-1, 31,0);
    tracep->declBus(c+21066,"depth", false,-1, 31,0);
    tracep->declBit(c+20019,"clk", false,-1);
    tracep->declBit(c+17588,"we", false,-1);
    tracep->declBus(c+17659,"a", false,-1, 3,0);
    tracep->declBus(c+17660,"dpra", false,-1, 3,0);
    tracep->declBus(c+17678,"di", false,-1, 7,0);
    tracep->declBus(c+16360,"dpo", false,-1, 7,0);
    for (int i = 0; i < 16; ++i) {
        tracep->declBus(c+7186+i*1,"ram", true,(i+0), 7,0);
    }
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("transmitter ");
    tracep->declBit(c+20019,"clk", false,-1);
    tracep->declBit(c+20020,"wb_rst_i", false,-1);
    tracep->declBus(c+17546,"lcr", false,-1, 7,0);
    tracep->declBit(c+17585,"tf_push", false,-1);
    tracep->declBus(c+18422,"wb_dat_i", false,-1, 7,0);
    tracep->declBit(c+17540,"enable", false,-1);
    tracep->declBit(c+17556,"tx_reset", false,-1);
    tracep->declBit(c+73,"lsr_mask", false,-1);
    tracep->declBit(c+17597,"stx_pad_o", false,-1);
    tracep->declBus(c+17591,"tstate", false,-1, 2,0);
    tracep->declBus(c+17590,"tf_count", false,-1, 4,0);
    tracep->declBus(c+17679,"counter", false,-1, 4,0);
    tracep->declBus(c+17680,"bit_counter", false,-1, 2,0);
    tracep->declBus(c+17681,"shift_out", false,-1, 6,0);
    tracep->declBit(c+17682,"stx_o_tmp", false,-1);
    tracep->declBit(c+17683,"parity_xor", false,-1);
    tracep->declBit(c+17684,"tf_pop", false,-1);
    tracep->declBit(c+17685,"bit_out", false,-1);
    tracep->declBus(c+18422,"tf_data_in", false,-1, 7,0);
    tracep->declBus(c+18166,"tf_data_out", false,-1, 7,0);
    tracep->declBit(c+17686,"tf_overrun", false,-1);
    tracep->declBus(c+20117,"s_idle", false,-1, 2,0);
    tracep->declBus(c+20991,"s_send_start", false,-1, 2,0);
    tracep->declBus(c+20065,"s_send_byte", false,-1, 2,0);
    tracep->declBus(c+20992,"s_send_parity", false,-1, 2,0);
    tracep->declBus(c+20993,"s_send_stop", false,-1, 2,0);
    tracep->declBus(c+20994,"s_pop_byte", false,-1, 2,0);
    tracep->pushNamePrefix("fifo_tx ");
    tracep->declBus(c+21029,"fifo_width", false,-1, 31,0);
    tracep->declBus(c+21066,"fifo_depth", false,-1, 31,0);
    tracep->declBus(c+21067,"fifo_pointer_w", false,-1, 31,0);
    tracep->declBus(c+21028,"fifo_counter_w", false,-1, 31,0);
    tracep->declBit(c+20019,"clk", false,-1);
    tracep->declBit(c+20020,"wb_rst_i", false,-1);
    tracep->declBit(c+17585,"push", false,-1);
    tracep->declBit(c+17684,"pop", false,-1);
    tracep->declBus(c+18422,"data_in", false,-1, 7,0);
    tracep->declBit(c+17556,"fifo_reset", false,-1);
    tracep->declBit(c+73,"reset_status", false,-1);
    tracep->declBus(c+18166,"data_out", false,-1, 7,0);
    tracep->declBit(c+17686,"overrun", false,-1);
    tracep->declBus(c+17590,"count", false,-1, 4,0);
    tracep->declBus(c+17687,"top", false,-1, 3,0);
    tracep->declBus(c+17688,"bottom", false,-1, 3,0);
    tracep->declBus(c+17689,"top_plus_1", false,-1, 3,0);
    tracep->pushNamePrefix("tfifo ");
    tracep->declBus(c+21067,"addr_width", false,-1, 31,0);
    tracep->declBus(c+21029,"data_width", false,-1, 31,0);
    tracep->declBus(c+21066,"depth", false,-1, 31,0);
    tracep->declBit(c+20019,"clk", false,-1);
    tracep->declBit(c+17585,"we", false,-1);
    tracep->declBus(c+17687,"a", false,-1, 3,0);
    tracep->declBus(c+17688,"dpra", false,-1, 3,0);
    tracep->declBus(c+18422,"di", false,-1, 7,0);
    tracep->declBus(c+18166,"dpo", false,-1, 7,0);
    for (int i = 0; i < 16; ++i) {
        tracep->declBus(c+7202+i*1,"ram", true,(i+0), 7,0);
    }
    tracep->popNamePrefix(6);
    tracep->pushNamePrefix("sram0_ram ");
    tracep->declBus(c+21017,"Bits", false,-1, 31,0);
    tracep->declBus(c+20986,"Word_Depth", false,-1, 31,0);
    tracep->declBus(c+21014,"Add_Width", false,-1, 31,0);
    tracep->declBus(c+21017,"Wen_Width", false,-1, 31,0);
    tracep->declArray(c+1592,"Q", false,-1, 127,0);
    tracep->declBit(c+20019,"CLK", false,-1);
    tracep->declBit(c+20054,"CEN", false,-1);
    tracep->declBit(c+986,"WEN", false,-1);
    tracep->declArray(c+177,"BWEN", false,-1, 127,0);
    tracep->declBus(c+396,"A", false,-1, 5,0);
    tracep->declArray(c+181,"D", false,-1, 127,0);
    tracep->declBit(c+20056,"cen", false,-1);
    tracep->declBit(c+1539,"wen", false,-1);
    tracep->declArray(c+1540,"bwen", false,-1, 127,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("sram1_ram ");
    tracep->declBus(c+21017,"Bits", false,-1, 31,0);
    tracep->declBus(c+20986,"Word_Depth", false,-1, 31,0);
    tracep->declBus(c+21014,"Add_Width", false,-1, 31,0);
    tracep->declBus(c+21017,"Wen_Width", false,-1, 31,0);
    tracep->declArray(c+1597,"Q", false,-1, 127,0);
    tracep->declBit(c+20019,"CLK", false,-1);
    tracep->declBit(c+20054,"CEN", false,-1);
    tracep->declBit(c+987,"WEN", false,-1);
    tracep->declArray(c+185,"BWEN", false,-1, 127,0);
    tracep->declBus(c+1596,"A", false,-1, 5,0);
    tracep->declArray(c+189,"D", false,-1, 127,0);
    tracep->declBit(c+20056,"cen", false,-1);
    tracep->declBit(c+1544,"wen", false,-1);
    tracep->declArray(c+367,"bwen", false,-1, 127,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("sram2_ram ");
    tracep->declBus(c+21017,"Bits", false,-1, 31,0);
    tracep->declBus(c+20986,"Word_Depth", false,-1, 31,0);
    tracep->declBus(c+21014,"Add_Width", false,-1, 31,0);
    tracep->declBus(c+21017,"Wen_Width", false,-1, 31,0);
    tracep->declArray(c+1601,"Q", false,-1, 127,0);
    tracep->declBit(c+20019,"CLK", false,-1);
    tracep->declBit(c+20054,"CEN", false,-1);
    tracep->declBit(c+20054,"WEN", false,-1);
    tracep->declArray(c+20080,"BWEN", false,-1, 127,0);
    tracep->declBus(c+20079,"A", false,-1, 5,0);
    tracep->declArray(c+20080,"D", false,-1, 127,0);
    tracep->declBit(c+20056,"cen", false,-1);
    tracep->declBit(c+20056,"wen", false,-1);
    tracep->declArray(c+21018,"bwen", false,-1, 127,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("sram3_ram ");
    tracep->declBus(c+21017,"Bits", false,-1, 31,0);
    tracep->declBus(c+20986,"Word_Depth", false,-1, 31,0);
    tracep->declBus(c+21014,"Add_Width", false,-1, 31,0);
    tracep->declBus(c+21017,"Wen_Width", false,-1, 31,0);
    tracep->declArray(c+1605,"Q", false,-1, 127,0);
    tracep->declBit(c+20019,"CLK", false,-1);
    tracep->declBit(c+20054,"CEN", false,-1);
    tracep->declBit(c+20054,"WEN", false,-1);
    tracep->declArray(c+20080,"BWEN", false,-1, 127,0);
    tracep->declBus(c+20079,"A", false,-1, 5,0);
    tracep->declArray(c+20080,"D", false,-1, 127,0);
    tracep->declBit(c+20056,"cen", false,-1);
    tracep->declBit(c+20056,"wen", false,-1);
    tracep->declArray(c+21018,"bwen", false,-1, 127,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("sram4_ram ");
    tracep->declBus(c+21017,"Bits", false,-1, 31,0);
    tracep->declBus(c+20986,"Word_Depth", false,-1, 31,0);
    tracep->declBus(c+21014,"Add_Width", false,-1, 31,0);
    tracep->declBus(c+21017,"Wen_Width", false,-1, 31,0);
    tracep->declArray(c+1609,"Q", false,-1, 127,0);
    tracep->declBit(c+20019,"CLK", false,-1);
    tracep->declBit(c+20054,"CEN", false,-1);
    tracep->declBit(c+20054,"WEN", false,-1);
    tracep->declArray(c+20080,"BWEN", false,-1, 127,0);
    tracep->declBus(c+20079,"A", false,-1, 5,0);
    tracep->declArray(c+20080,"D", false,-1, 127,0);
    tracep->declBit(c+20056,"cen", false,-1);
    tracep->declBit(c+20056,"wen", false,-1);
    tracep->declArray(c+21018,"bwen", false,-1, 127,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("sram5_ram ");
    tracep->declBus(c+21017,"Bits", false,-1, 31,0);
    tracep->declBus(c+20986,"Word_Depth", false,-1, 31,0);
    tracep->declBus(c+21014,"Add_Width", false,-1, 31,0);
    tracep->declBus(c+21017,"Wen_Width", false,-1, 31,0);
    tracep->declArray(c+1613,"Q", false,-1, 127,0);
    tracep->declBit(c+20019,"CLK", false,-1);
    tracep->declBit(c+20054,"CEN", false,-1);
    tracep->declBit(c+20054,"WEN", false,-1);
    tracep->declArray(c+20080,"BWEN", false,-1, 127,0);
    tracep->declBus(c+20079,"A", false,-1, 5,0);
    tracep->declArray(c+20080,"D", false,-1, 127,0);
    tracep->declBit(c+20056,"cen", false,-1);
    tracep->declBit(c+20056,"wen", false,-1);
    tracep->declArray(c+21018,"bwen", false,-1, 127,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("sram6_ram ");
    tracep->declBus(c+21017,"Bits", false,-1, 31,0);
    tracep->declBus(c+20986,"Word_Depth", false,-1, 31,0);
    tracep->declBus(c+21014,"Add_Width", false,-1, 31,0);
    tracep->declBus(c+21017,"Wen_Width", false,-1, 31,0);
    tracep->declArray(c+1617,"Q", false,-1, 127,0);
    tracep->declBit(c+20019,"CLK", false,-1);
    tracep->declBit(c+20054,"CEN", false,-1);
    tracep->declBit(c+20054,"WEN", false,-1);
    tracep->declArray(c+20080,"BWEN", false,-1, 127,0);
    tracep->declBus(c+20079,"A", false,-1, 5,0);
    tracep->declArray(c+20080,"D", false,-1, 127,0);
    tracep->declBit(c+20056,"cen", false,-1);
    tracep->declBit(c+20056,"wen", false,-1);
    tracep->declArray(c+21018,"bwen", false,-1, 127,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("sram7_ram ");
    tracep->declBus(c+21017,"Bits", false,-1, 31,0);
    tracep->declBus(c+20986,"Word_Depth", false,-1, 31,0);
    tracep->declBus(c+21014,"Add_Width", false,-1, 31,0);
    tracep->declBus(c+21017,"Wen_Width", false,-1, 31,0);
    tracep->declArray(c+1621,"Q", false,-1, 127,0);
    tracep->declBit(c+20019,"CLK", false,-1);
    tracep->declBit(c+20054,"CEN", false,-1);
    tracep->declBit(c+20054,"WEN", false,-1);
    tracep->declArray(c+20080,"BWEN", false,-1, 127,0);
    tracep->declBus(c+20079,"A", false,-1, 5,0);
    tracep->declArray(c+20080,"D", false,-1, 127,0);
    tracep->declBit(c+20056,"cen", false,-1);
    tracep->declBit(c+20056,"wen", false,-1);
    tracep->declArray(c+21018,"bwen", false,-1, 127,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("fpga ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+1549,"master_mem_0_awready", false,-1);
    tracep->declBit(c+19102,"master_mem_0_awvalid", false,-1);
    tracep->declBus(c+19103,"master_mem_0_awid", false,-1, 3,0);
    tracep->declBus(c+19104,"master_mem_0_awaddr", false,-1, 31,0);
    tracep->declBus(c+19105,"master_mem_0_awlen", false,-1, 7,0);
    tracep->declBus(c+19106,"master_mem_0_awsize", false,-1, 2,0);
    tracep->declBus(c+1550,"master_mem_0_awburst", false,-1, 1,0);
    tracep->declBit(c+1551,"master_mem_0_wready", false,-1);
    tracep->declBit(c+19107,"master_mem_0_wvalid", false,-1);
    tracep->declQuad(c+19108,"master_mem_0_wdata", false,-1, 63,0);
    tracep->declBus(c+19110,"master_mem_0_wstrb", false,-1, 7,0);
    tracep->declBit(c+19111,"master_mem_0_wlast", false,-1);
    tracep->declBit(c+1552,"master_mem_0_bready", false,-1);
    tracep->declBit(c+1553,"master_mem_0_bvalid", false,-1);
    tracep->declBus(c+1554,"master_mem_0_bid", false,-1, 3,0);
    tracep->declBus(c+1555,"master_mem_0_bresp", false,-1, 1,0);
    tracep->declBit(c+1556,"master_mem_0_arready", false,-1);
    tracep->declBit(c+19112,"master_mem_0_arvalid", false,-1);
    tracep->declBus(c+19103,"master_mem_0_arid", false,-1, 3,0);
    tracep->declBus(c+19104,"master_mem_0_araddr", false,-1, 31,0);
    tracep->declBus(c+19105,"master_mem_0_arlen", false,-1, 7,0);
    tracep->declBus(c+19106,"master_mem_0_arsize", false,-1, 2,0);
    tracep->declBus(c+1550,"master_mem_0_arburst", false,-1, 1,0);
    tracep->declBit(c+1557,"master_mem_0_rready", false,-1);
    tracep->declBit(c+1558,"master_mem_0_rvalid", false,-1);
    tracep->declBus(c+1559,"master_mem_0_rid", false,-1, 3,0);
    tracep->declQuad(c+1560,"master_mem_0_rdata", false,-1, 63,0);
    tracep->declBus(c+1562,"master_mem_0_rresp", false,-1, 1,0);
    tracep->declBit(c+1563,"master_mem_0_rlast", false,-1);
    tracep->declBit(c+20019,"fpga_io_c2b_clk", false,-1);
    tracep->declBit(c+20021,"fpga_io_c2b_rst", false,-1);
    tracep->declBit(c+1547,"fpga_io_c2b_send", false,-1);
    tracep->declBus(c+1548,"fpga_io_c2b_data", false,-1, 31,0);
    tracep->declBit(c+20019,"fpga_io_b2c_clk", false,-1);
    tracep->declBit(c+20021,"fpga_io_b2c_rst", false,-1);
    tracep->declBit(c+1545,"fpga_io_b2c_send", false,-1);
    tracep->declBus(c+1546,"fpga_io_b2c_data", false,-1, 31,0);
    tracep->declBit(c+20019,"xbar_clock", false,-1);
    tracep->declBit(c+20020,"xbar_reset", false,-1);
    tracep->declBit(c+19113,"xbar_auto_in_a_ready", false,-1);
    tracep->declBit(c+19114,"xbar_auto_in_a_valid", false,-1);
    tracep->declBus(c+19115,"xbar_auto_in_a_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+19116,"xbar_auto_in_a_bits_param", false,-1, 2,0);
    tracep->declBus(c+19117,"xbar_auto_in_a_bits_size", false,-1, 3,0);
    tracep->declBus(c+19118,"xbar_auto_in_a_bits_source", false,-1, 6,0);
    tracep->declBus(c+19119,"xbar_auto_in_a_bits_address", false,-1, 31,0);
    tracep->declBus(c+19120,"xbar_auto_in_a_bits_mask", false,-1, 7,0);
    tracep->declQuad(c+19121,"xbar_auto_in_a_bits_data", false,-1, 63,0);
    tracep->declBit(c+19123,"xbar_auto_in_a_bits_corrupt", false,-1);
    tracep->declBit(c+7218,"xbar_auto_in_c_ready", false,-1);
    tracep->declBit(c+18167,"xbar_auto_in_c_valid", false,-1);
    tracep->declBus(c+7219,"xbar_auto_in_c_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7220,"xbar_auto_in_c_bits_param", false,-1, 2,0);
    tracep->declBus(c+7221,"xbar_auto_in_c_bits_size", false,-1, 3,0);
    tracep->declBus(c+7222,"xbar_auto_in_c_bits_source", false,-1, 6,0);
    tracep->declBus(c+7223,"xbar_auto_in_c_bits_address", false,-1, 31,0);
    tracep->declBit(c+7224,"xbar_auto_in_d_ready", false,-1);
    tracep->declBit(c+7225,"xbar_auto_in_d_valid", false,-1);
    tracep->declBus(c+7226,"xbar_auto_in_d_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7227,"xbar_auto_in_d_bits_param", false,-1, 1,0);
    tracep->declBus(c+7228,"xbar_auto_in_d_bits_size", false,-1, 3,0);
    tracep->declBus(c+7229,"xbar_auto_in_d_bits_source", false,-1, 6,0);
    tracep->declBit(c+7230,"xbar_auto_in_d_bits_denied", false,-1);
    tracep->declQuad(c+7231,"xbar_auto_in_d_bits_data", false,-1, 63,0);
    tracep->declBit(c+7233,"xbar_auto_in_d_bits_corrupt", false,-1);
    tracep->declBit(c+7234,"xbar_auto_in_e_ready", false,-1);
    tracep->declBit(c+16361,"xbar_auto_in_e_valid", false,-1);
    tracep->declBit(c+7235,"xbar_auto_in_e_bits_sink", false,-1);
    tracep->declBit(c+7236,"xbar_auto_out_2_a_ready", false,-1);
    tracep->declBit(c+19124,"xbar_auto_out_2_a_valid", false,-1);
    tracep->declBus(c+19115,"xbar_auto_out_2_a_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+19116,"xbar_auto_out_2_a_bits_param", false,-1, 2,0);
    tracep->declBus(c+19125,"xbar_auto_out_2_a_bits_size", false,-1, 2,0);
    tracep->declBus(c+19118,"xbar_auto_out_2_a_bits_source", false,-1, 6,0);
    tracep->declBus(c+19126,"xbar_auto_out_2_a_bits_address", false,-1, 12,0);
    tracep->declBus(c+19120,"xbar_auto_out_2_a_bits_mask", false,-1, 7,0);
    tracep->declBit(c+19123,"xbar_auto_out_2_a_bits_corrupt", false,-1);
    tracep->declBit(c+7218,"xbar_auto_out_2_c_ready", false,-1);
    tracep->declBit(c+18167,"xbar_auto_out_2_c_valid", false,-1);
    tracep->declBus(c+7219,"xbar_auto_out_2_c_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7220,"xbar_auto_out_2_c_bits_param", false,-1, 2,0);
    tracep->declBus(c+7237,"xbar_auto_out_2_c_bits_size", false,-1, 2,0);
    tracep->declBus(c+7222,"xbar_auto_out_2_c_bits_source", false,-1, 6,0);
    tracep->declBus(c+7238,"xbar_auto_out_2_c_bits_address", false,-1, 12,0);
    tracep->declBit(c+7239,"xbar_auto_out_2_d_ready", false,-1);
    tracep->declBit(c+7240,"xbar_auto_out_2_d_valid", false,-1);
    tracep->declBus(c+7241,"xbar_auto_out_2_d_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7242,"xbar_auto_out_2_d_bits_param", false,-1, 1,0);
    tracep->declBus(c+7243,"xbar_auto_out_2_d_bits_size", false,-1, 2,0);
    tracep->declBus(c+7244,"xbar_auto_out_2_d_bits_source", false,-1, 6,0);
    tracep->declBit(c+7245,"xbar_auto_out_2_d_bits_denied", false,-1);
    tracep->declBit(c+7246,"xbar_auto_out_2_d_bits_corrupt", false,-1);
    tracep->declBit(c+18168,"xbar_auto_out_2_e_valid", false,-1);
    tracep->declBit(c+19127,"xbar_auto_out_1_a_ready", false,-1);
    tracep->declBit(c+19128,"xbar_auto_out_1_a_valid", false,-1);
    tracep->declBus(c+19115,"xbar_auto_out_1_a_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+19116,"xbar_auto_out_1_a_bits_param", false,-1, 2,0);
    tracep->declBus(c+19117,"xbar_auto_out_1_a_bits_size", false,-1, 3,0);
    tracep->declBus(c+19118,"xbar_auto_out_1_a_bits_source", false,-1, 6,0);
    tracep->declBus(c+19129,"xbar_auto_out_1_a_bits_address", false,-1, 30,0);
    tracep->declBus(c+19120,"xbar_auto_out_1_a_bits_mask", false,-1, 7,0);
    tracep->declQuad(c+19121,"xbar_auto_out_1_a_bits_data", false,-1, 63,0);
    tracep->declBit(c+19123,"xbar_auto_out_1_a_bits_corrupt", false,-1);
    tracep->declBit(c+7247,"xbar_auto_out_1_d_ready", false,-1);
    tracep->declBit(c+7248,"xbar_auto_out_1_d_valid", false,-1);
    tracep->declBus(c+7249,"xbar_auto_out_1_d_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7250,"xbar_auto_out_1_d_bits_size", false,-1, 3,0);
    tracep->declBus(c+7251,"xbar_auto_out_1_d_bits_source", false,-1, 6,0);
    tracep->declBit(c+7252,"xbar_auto_out_1_d_bits_denied", false,-1);
    tracep->declQuad(c+7253,"xbar_auto_out_1_d_bits_data", false,-1, 63,0);
    tracep->declBit(c+7255,"xbar_auto_out_1_d_bits_corrupt", false,-1);
    tracep->declBit(c+19130,"xbar_auto_out_0_a_ready", false,-1);
    tracep->declBit(c+19131,"xbar_auto_out_0_a_valid", false,-1);
    tracep->declBus(c+19115,"xbar_auto_out_0_a_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+19116,"xbar_auto_out_0_a_bits_param", false,-1, 2,0);
    tracep->declBus(c+19125,"xbar_auto_out_0_a_bits_size", false,-1, 2,0);
    tracep->declBus(c+19118,"xbar_auto_out_0_a_bits_source", false,-1, 6,0);
    tracep->declBus(c+19119,"xbar_auto_out_0_a_bits_address", false,-1, 31,0);
    tracep->declBus(c+19120,"xbar_auto_out_0_a_bits_mask", false,-1, 7,0);
    tracep->declQuad(c+19121,"xbar_auto_out_0_a_bits_data", false,-1, 63,0);
    tracep->declBit(c+19123,"xbar_auto_out_0_a_bits_corrupt", false,-1);
    tracep->declBit(c+7256,"xbar_auto_out_0_d_ready", false,-1);
    tracep->declBit(c+7257,"xbar_auto_out_0_d_valid", false,-1);
    tracep->declBus(c+7258,"xbar_auto_out_0_d_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7259,"xbar_auto_out_0_d_bits_size", false,-1, 2,0);
    tracep->declBus(c+7260,"xbar_auto_out_0_d_bits_source", false,-1, 6,0);
    tracep->declBit(c+7261,"xbar_auto_out_0_d_bits_denied", false,-1);
    tracep->declQuad(c+1560,"xbar_auto_out_0_d_bits_data", false,-1, 63,0);
    tracep->declBit(c+7262,"xbar_auto_out_0_d_bits_corrupt", false,-1);
    tracep->declBit(c+20019,"xbar_1_clock", false,-1);
    tracep->declBit(c+20020,"xbar_1_reset", false,-1);
    tracep->declBit(c+19132,"xbar_1_auto_in_a_ready", false,-1);
    tracep->declBit(c+7263,"xbar_1_auto_in_a_valid", false,-1);
    tracep->declBus(c+7264,"xbar_1_auto_in_a_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7265,"xbar_1_auto_in_a_bits_size", false,-1, 2,0);
    tracep->declBus(c+7266,"xbar_1_auto_in_a_bits_source", false,-1, 3,0);
    tracep->declBus(c+7267,"xbar_1_auto_in_a_bits_address", false,-1, 31,0);
    tracep->declBus(c+7268,"xbar_1_auto_in_a_bits_mask", false,-1, 3,0);
    tracep->declBus(c+7269,"xbar_1_auto_in_a_bits_data", false,-1, 31,0);
    tracep->declBit(c+19133,"xbar_1_auto_in_d_ready", false,-1);
    tracep->declBit(c+19134,"xbar_1_auto_in_d_valid", false,-1);
    tracep->declBus(c+19135,"xbar_1_auto_in_d_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+19136,"xbar_1_auto_in_d_bits_param", false,-1, 1,0);
    tracep->declBus(c+19137,"xbar_1_auto_in_d_bits_size", false,-1, 2,0);
    tracep->declBus(c+19138,"xbar_1_auto_in_d_bits_source", false,-1, 3,0);
    tracep->declBus(c+19139,"xbar_1_auto_in_d_bits_sink", false,-1, 5,0);
    tracep->declBit(c+19140,"xbar_1_auto_in_d_bits_denied", false,-1);
    tracep->declBus(c+19141,"xbar_1_auto_in_d_bits_data", false,-1, 31,0);
    tracep->declBit(c+19142,"xbar_1_auto_in_d_bits_corrupt", false,-1);
    tracep->declBit(c+7270,"xbar_1_auto_out_1_a_ready", false,-1);
    tracep->declBit(c+7271,"xbar_1_auto_out_1_a_valid", false,-1);
    tracep->declBus(c+7264,"xbar_1_auto_out_1_a_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7265,"xbar_1_auto_out_1_a_bits_size", false,-1, 2,0);
    tracep->declBus(c+7266,"xbar_1_auto_out_1_a_bits_source", false,-1, 3,0);
    tracep->declBus(c+7272,"xbar_1_auto_out_1_a_bits_address", false,-1, 12,0);
    tracep->declBus(c+7268,"xbar_1_auto_out_1_a_bits_mask", false,-1, 3,0);
    tracep->declBit(c+19143,"xbar_1_auto_out_1_d_ready", false,-1);
    tracep->declBit(c+7273,"xbar_1_auto_out_1_d_valid", false,-1);
    tracep->declBus(c+7274,"xbar_1_auto_out_1_d_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7275,"xbar_1_auto_out_1_d_bits_size", false,-1, 2,0);
    tracep->declBus(c+7276,"xbar_1_auto_out_1_d_bits_source", false,-1, 3,0);
    tracep->declBit(c+7277,"xbar_1_auto_out_1_d_bits_denied", false,-1);
    tracep->declBit(c+7278,"xbar_1_auto_out_1_d_bits_corrupt", false,-1);
    tracep->declBit(c+19144,"xbar_1_auto_out_0_a_ready", false,-1);
    tracep->declBit(c+7279,"xbar_1_auto_out_0_a_valid", false,-1);
    tracep->declBus(c+7264,"xbar_1_auto_out_0_a_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7265,"xbar_1_auto_out_0_a_bits_size", false,-1, 2,0);
    tracep->declBus(c+7266,"xbar_1_auto_out_0_a_bits_source", false,-1, 3,0);
    tracep->declBus(c+7267,"xbar_1_auto_out_0_a_bits_address", false,-1, 31,0);
    tracep->declBus(c+7268,"xbar_1_auto_out_0_a_bits_mask", false,-1, 3,0);
    tracep->declBus(c+7269,"xbar_1_auto_out_0_a_bits_data", false,-1, 31,0);
    tracep->declBit(c+19145,"xbar_1_auto_out_0_d_ready", false,-1);
    tracep->declBit(c+19146,"xbar_1_auto_out_0_d_valid", false,-1);
    tracep->declBus(c+19147,"xbar_1_auto_out_0_d_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+19148,"xbar_1_auto_out_0_d_bits_param", false,-1, 1,0);
    tracep->declBus(c+19149,"xbar_1_auto_out_0_d_bits_size", false,-1, 2,0);
    tracep->declBus(c+19150,"xbar_1_auto_out_0_d_bits_source", false,-1, 3,0);
    tracep->declBus(c+19151,"xbar_1_auto_out_0_d_bits_sink", false,-1, 4,0);
    tracep->declBit(c+19152,"xbar_1_auto_out_0_d_bits_denied", false,-1);
    tracep->declBus(c+17020,"xbar_1_auto_out_0_d_bits_data", false,-1, 31,0);
    tracep->declBit(c+19153,"xbar_1_auto_out_0_d_bits_corrupt", false,-1);
    tracep->declBit(c+20019,"ferr_clock", false,-1);
    tracep->declBit(c+20020,"ferr_reset", false,-1);
    tracep->declBit(c+7270,"ferr_auto_in_a_ready", false,-1);
    tracep->declBit(c+7271,"ferr_auto_in_a_valid", false,-1);
    tracep->declBus(c+7264,"ferr_auto_in_a_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7265,"ferr_auto_in_a_bits_size", false,-1, 2,0);
    tracep->declBus(c+7266,"ferr_auto_in_a_bits_source", false,-1, 3,0);
    tracep->declBus(c+7272,"ferr_auto_in_a_bits_address", false,-1, 12,0);
    tracep->declBus(c+7268,"ferr_auto_in_a_bits_mask", false,-1, 3,0);
    tracep->declBit(c+19143,"ferr_auto_in_d_ready", false,-1);
    tracep->declBit(c+7273,"ferr_auto_in_d_valid", false,-1);
    tracep->declBus(c+7274,"ferr_auto_in_d_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7275,"ferr_auto_in_d_bits_size", false,-1, 2,0);
    tracep->declBus(c+7276,"ferr_auto_in_d_bits_source", false,-1, 3,0);
    tracep->declBit(c+7277,"ferr_auto_in_d_bits_denied", false,-1);
    tracep->declBit(c+7278,"ferr_auto_in_d_bits_corrupt", false,-1);
    tracep->declBit(c+20019,"chiplink_clock", false,-1);
    tracep->declBit(c+20020,"chiplink_reset", false,-1);
    tracep->declBit(c+19154,"chiplink_auto_mbypass_out_a_ready", false,-1);
    tracep->declBit(c+19155,"chiplink_auto_mbypass_out_a_valid", false,-1);
    tracep->declBus(c+7280,"chiplink_auto_mbypass_out_a_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7281,"chiplink_auto_mbypass_out_a_bits_param", false,-1, 2,0);
    tracep->declBus(c+7282,"chiplink_auto_mbypass_out_a_bits_size", false,-1, 3,0);
    tracep->declBus(c+7283,"chiplink_auto_mbypass_out_a_bits_source", false,-1, 5,0);
    tracep->declBus(c+7284,"chiplink_auto_mbypass_out_a_bits_address", false,-1, 31,0);
    tracep->declBus(c+7285,"chiplink_auto_mbypass_out_a_bits_mask", false,-1, 3,0);
    tracep->declBus(c+7286,"chiplink_auto_mbypass_out_a_bits_data", false,-1, 31,0);
    tracep->declBit(c+7287,"chiplink_auto_mbypass_out_c_ready", false,-1);
    tracep->declBit(c+18169,"chiplink_auto_mbypass_out_c_valid", false,-1);
    tracep->declBus(c+7219,"chiplink_auto_mbypass_out_c_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7220,"chiplink_auto_mbypass_out_c_bits_param", false,-1, 2,0);
    tracep->declBus(c+7221,"chiplink_auto_mbypass_out_c_bits_size", false,-1, 3,0);
    tracep->declBus(c+7288,"chiplink_auto_mbypass_out_c_bits_source", false,-1, 5,0);
    tracep->declBus(c+7223,"chiplink_auto_mbypass_out_c_bits_address", false,-1, 31,0);
    tracep->declBit(c+7289,"chiplink_auto_mbypass_out_d_ready", false,-1);
    tracep->declBit(c+7290,"chiplink_auto_mbypass_out_d_valid", false,-1);
    tracep->declBus(c+7291,"chiplink_auto_mbypass_out_d_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7292,"chiplink_auto_mbypass_out_d_bits_param", false,-1, 1,0);
    tracep->declBus(c+7293,"chiplink_auto_mbypass_out_d_bits_size", false,-1, 3,0);
    tracep->declBus(c+7294,"chiplink_auto_mbypass_out_d_bits_source", false,-1, 5,0);
    tracep->declBit(c+7295,"chiplink_auto_mbypass_out_d_bits_denied", false,-1);
    tracep->declBus(c+7296,"chiplink_auto_mbypass_out_d_bits_data", false,-1, 31,0);
    tracep->declBit(c+7297,"chiplink_auto_mbypass_out_d_bits_corrupt", false,-1);
    tracep->declBit(c+7234,"chiplink_auto_mbypass_out_e_ready", false,-1);
    tracep->declBit(c+16361,"chiplink_auto_mbypass_out_e_valid", false,-1);
    tracep->declBit(c+7235,"chiplink_auto_mbypass_out_e_bits_sink", false,-1);
    tracep->declBit(c+19144,"chiplink_auto_sbypass_node_in_in_a_ready", false,-1);
    tracep->declBit(c+7279,"chiplink_auto_sbypass_node_in_in_a_valid", false,-1);
    tracep->declBus(c+7264,"chiplink_auto_sbypass_node_in_in_a_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7265,"chiplink_auto_sbypass_node_in_in_a_bits_size", false,-1, 2,0);
    tracep->declBus(c+7266,"chiplink_auto_sbypass_node_in_in_a_bits_source", false,-1, 3,0);
    tracep->declBus(c+7267,"chiplink_auto_sbypass_node_in_in_a_bits_address", false,-1, 31,0);
    tracep->declBus(c+7268,"chiplink_auto_sbypass_node_in_in_a_bits_mask", false,-1, 3,0);
    tracep->declBus(c+7269,"chiplink_auto_sbypass_node_in_in_a_bits_data", false,-1, 31,0);
    tracep->declBit(c+19145,"chiplink_auto_sbypass_node_in_in_d_ready", false,-1);
    tracep->declBit(c+19146,"chiplink_auto_sbypass_node_in_in_d_valid", false,-1);
    tracep->declBus(c+19147,"chiplink_auto_sbypass_node_in_in_d_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+19148,"chiplink_auto_sbypass_node_in_in_d_bits_param", false,-1, 1,0);
    tracep->declBus(c+19149,"chiplink_auto_sbypass_node_in_in_d_bits_size", false,-1, 2,0);
    tracep->declBus(c+19150,"chiplink_auto_sbypass_node_in_in_d_bits_source", false,-1, 3,0);
    tracep->declBus(c+19151,"chiplink_auto_sbypass_node_in_in_d_bits_sink", false,-1, 4,0);
    tracep->declBit(c+19152,"chiplink_auto_sbypass_node_in_in_d_bits_denied", false,-1);
    tracep->declBus(c+17020,"chiplink_auto_sbypass_node_in_in_d_bits_data", false,-1, 31,0);
    tracep->declBit(c+19153,"chiplink_auto_sbypass_node_in_in_d_bits_corrupt", false,-1);
    tracep->declBit(c+20019,"chiplink_auto_io_out_c2b_clk", false,-1);
    tracep->declBit(c+20021,"chiplink_auto_io_out_c2b_rst", false,-1);
    tracep->declBit(c+1547,"chiplink_auto_io_out_c2b_send", false,-1);
    tracep->declBus(c+1548,"chiplink_auto_io_out_c2b_data", false,-1, 31,0);
    tracep->declBit(c+20019,"chiplink_auto_io_out_b2c_clk", false,-1);
    tracep->declBit(c+20021,"chiplink_auto_io_out_b2c_rst", false,-1);
    tracep->declBit(c+1545,"chiplink_auto_io_out_b2c_send", false,-1);
    tracep->declBus(c+1546,"chiplink_auto_io_out_b2c_data", false,-1, 31,0);
    tracep->declBit(c+20019,"axi4yank_clock", false,-1);
    tracep->declBit(c+20020,"axi4yank_reset", false,-1);
    tracep->declBit(c+17021,"axi4yank_auto_in_awready", false,-1);
    tracep->declBit(c+19156,"axi4yank_auto_in_awvalid", false,-1);
    tracep->declBus(c+19103,"axi4yank_auto_in_awid", false,-1, 3,0);
    tracep->declBus(c+19104,"axi4yank_auto_in_awaddr", false,-1, 31,0);
    tracep->declBus(c+19105,"axi4yank_auto_in_awlen", false,-1, 7,0);
    tracep->declBus(c+19106,"axi4yank_auto_in_awsize", false,-1, 2,0);
    tracep->declBus(c+1550,"axi4yank_auto_in_awburst", false,-1, 1,0);
    tracep->declBus(c+19157,"axi4yank_auto_in_awecho_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19158,"axi4yank_auto_in_awecho_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19159,"axi4yank_auto_in_awecho_extra_id", false,-1);
    tracep->declBit(c+1551,"axi4yank_auto_in_wready", false,-1);
    tracep->declBit(c+19107,"axi4yank_auto_in_wvalid", false,-1);
    tracep->declQuad(c+19108,"axi4yank_auto_in_wdata", false,-1, 63,0);
    tracep->declBus(c+19110,"axi4yank_auto_in_wstrb", false,-1, 7,0);
    tracep->declBit(c+19111,"axi4yank_auto_in_wlast", false,-1);
    tracep->declBit(c+1552,"axi4yank_auto_in_bready", false,-1);
    tracep->declBit(c+1553,"axi4yank_auto_in_bvalid", false,-1);
    tracep->declBus(c+1554,"axi4yank_auto_in_bid", false,-1, 3,0);
    tracep->declBus(c+1555,"axi4yank_auto_in_bresp", false,-1, 1,0);
    tracep->declBus(c+7298,"axi4yank_auto_in_becho_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+7299,"axi4yank_auto_in_becho_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+7300,"axi4yank_auto_in_becho_extra_id", false,-1);
    tracep->declBit(c+17022,"axi4yank_auto_in_arready", false,-1);
    tracep->declBit(c+19160,"axi4yank_auto_in_arvalid", false,-1);
    tracep->declBus(c+19103,"axi4yank_auto_in_arid", false,-1, 3,0);
    tracep->declBus(c+19104,"axi4yank_auto_in_araddr", false,-1, 31,0);
    tracep->declBus(c+19105,"axi4yank_auto_in_arlen", false,-1, 7,0);
    tracep->declBus(c+19106,"axi4yank_auto_in_arsize", false,-1, 2,0);
    tracep->declBus(c+1550,"axi4yank_auto_in_arburst", false,-1, 1,0);
    tracep->declBus(c+19157,"axi4yank_auto_in_arecho_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19158,"axi4yank_auto_in_arecho_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19159,"axi4yank_auto_in_arecho_extra_id", false,-1);
    tracep->declBit(c+1557,"axi4yank_auto_in_rready", false,-1);
    tracep->declBit(c+1558,"axi4yank_auto_in_rvalid", false,-1);
    tracep->declBus(c+1559,"axi4yank_auto_in_rid", false,-1, 3,0);
    tracep->declQuad(c+1560,"axi4yank_auto_in_rdata", false,-1, 63,0);
    tracep->declBus(c+1562,"axi4yank_auto_in_rresp", false,-1, 1,0);
    tracep->declBus(c+7301,"axi4yank_auto_in_recho_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+7302,"axi4yank_auto_in_recho_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+7303,"axi4yank_auto_in_recho_extra_id", false,-1);
    tracep->declBit(c+1563,"axi4yank_auto_in_rlast", false,-1);
    tracep->declBit(c+1549,"axi4yank_auto_out_awready", false,-1);
    tracep->declBit(c+19102,"axi4yank_auto_out_awvalid", false,-1);
    tracep->declBus(c+19103,"axi4yank_auto_out_awid", false,-1, 3,0);
    tracep->declBus(c+19104,"axi4yank_auto_out_awaddr", false,-1, 31,0);
    tracep->declBus(c+19105,"axi4yank_auto_out_awlen", false,-1, 7,0);
    tracep->declBus(c+19106,"axi4yank_auto_out_awsize", false,-1, 2,0);
    tracep->declBus(c+1550,"axi4yank_auto_out_awburst", false,-1, 1,0);
    tracep->declBit(c+1551,"axi4yank_auto_out_wready", false,-1);
    tracep->declBit(c+19107,"axi4yank_auto_out_wvalid", false,-1);
    tracep->declQuad(c+19108,"axi4yank_auto_out_wdata", false,-1, 63,0);
    tracep->declBus(c+19110,"axi4yank_auto_out_wstrb", false,-1, 7,0);
    tracep->declBit(c+19111,"axi4yank_auto_out_wlast", false,-1);
    tracep->declBit(c+1552,"axi4yank_auto_out_bready", false,-1);
    tracep->declBit(c+1553,"axi4yank_auto_out_bvalid", false,-1);
    tracep->declBus(c+1554,"axi4yank_auto_out_bid", false,-1, 3,0);
    tracep->declBus(c+1555,"axi4yank_auto_out_bresp", false,-1, 1,0);
    tracep->declBit(c+1556,"axi4yank_auto_out_arready", false,-1);
    tracep->declBit(c+19112,"axi4yank_auto_out_arvalid", false,-1);
    tracep->declBus(c+19103,"axi4yank_auto_out_arid", false,-1, 3,0);
    tracep->declBus(c+19104,"axi4yank_auto_out_araddr", false,-1, 31,0);
    tracep->declBus(c+19105,"axi4yank_auto_out_arlen", false,-1, 7,0);
    tracep->declBus(c+19106,"axi4yank_auto_out_arsize", false,-1, 2,0);
    tracep->declBus(c+1550,"axi4yank_auto_out_arburst", false,-1, 1,0);
    tracep->declBit(c+1557,"axi4yank_auto_out_rready", false,-1);
    tracep->declBit(c+1558,"axi4yank_auto_out_rvalid", false,-1);
    tracep->declBus(c+1559,"axi4yank_auto_out_rid", false,-1, 3,0);
    tracep->declQuad(c+1560,"axi4yank_auto_out_rdata", false,-1, 63,0);
    tracep->declBus(c+1562,"axi4yank_auto_out_rresp", false,-1, 1,0);
    tracep->declBit(c+1563,"axi4yank_auto_out_rlast", false,-1);
    tracep->declBit(c+17021,"axi4index_auto_in_awready", false,-1);
    tracep->declBit(c+19156,"axi4index_auto_in_awvalid", false,-1);
    tracep->declBus(c+19161,"axi4index_auto_in_awid", false,-1, 4,0);
    tracep->declBus(c+19104,"axi4index_auto_in_awaddr", false,-1, 31,0);
    tracep->declBus(c+19105,"axi4index_auto_in_awlen", false,-1, 7,0);
    tracep->declBus(c+19106,"axi4index_auto_in_awsize", false,-1, 2,0);
    tracep->declBus(c+1550,"axi4index_auto_in_awburst", false,-1, 1,0);
    tracep->declBus(c+19157,"axi4index_auto_in_awecho_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19158,"axi4index_auto_in_awecho_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+1551,"axi4index_auto_in_wready", false,-1);
    tracep->declBit(c+19107,"axi4index_auto_in_wvalid", false,-1);
    tracep->declQuad(c+19108,"axi4index_auto_in_wdata", false,-1, 63,0);
    tracep->declBus(c+19110,"axi4index_auto_in_wstrb", false,-1, 7,0);
    tracep->declBit(c+19111,"axi4index_auto_in_wlast", false,-1);
    tracep->declBit(c+1552,"axi4index_auto_in_bready", false,-1);
    tracep->declBit(c+1553,"axi4index_auto_in_bvalid", false,-1);
    tracep->declBus(c+7304,"axi4index_auto_in_bid", false,-1, 4,0);
    tracep->declBus(c+1555,"axi4index_auto_in_bresp", false,-1, 1,0);
    tracep->declBus(c+7298,"axi4index_auto_in_becho_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+7299,"axi4index_auto_in_becho_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+17022,"axi4index_auto_in_arready", false,-1);
    tracep->declBit(c+19160,"axi4index_auto_in_arvalid", false,-1);
    tracep->declBus(c+19161,"axi4index_auto_in_arid", false,-1, 4,0);
    tracep->declBus(c+19104,"axi4index_auto_in_araddr", false,-1, 31,0);
    tracep->declBus(c+19105,"axi4index_auto_in_arlen", false,-1, 7,0);
    tracep->declBus(c+19106,"axi4index_auto_in_arsize", false,-1, 2,0);
    tracep->declBus(c+1550,"axi4index_auto_in_arburst", false,-1, 1,0);
    tracep->declBus(c+19157,"axi4index_auto_in_arecho_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19158,"axi4index_auto_in_arecho_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+1557,"axi4index_auto_in_rready", false,-1);
    tracep->declBit(c+1558,"axi4index_auto_in_rvalid", false,-1);
    tracep->declBus(c+7305,"axi4index_auto_in_rid", false,-1, 4,0);
    tracep->declQuad(c+1560,"axi4index_auto_in_rdata", false,-1, 63,0);
    tracep->declBus(c+1562,"axi4index_auto_in_rresp", false,-1, 1,0);
    tracep->declBus(c+7301,"axi4index_auto_in_recho_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+7302,"axi4index_auto_in_recho_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+1563,"axi4index_auto_in_rlast", false,-1);
    tracep->declBit(c+17021,"axi4index_auto_out_awready", false,-1);
    tracep->declBit(c+19156,"axi4index_auto_out_awvalid", false,-1);
    tracep->declBus(c+19103,"axi4index_auto_out_awid", false,-1, 3,0);
    tracep->declBus(c+19104,"axi4index_auto_out_awaddr", false,-1, 31,0);
    tracep->declBus(c+19105,"axi4index_auto_out_awlen", false,-1, 7,0);
    tracep->declBus(c+19106,"axi4index_auto_out_awsize", false,-1, 2,0);
    tracep->declBus(c+1550,"axi4index_auto_out_awburst", false,-1, 1,0);
    tracep->declBus(c+19157,"axi4index_auto_out_awecho_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19158,"axi4index_auto_out_awecho_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19159,"axi4index_auto_out_awecho_extra_id", false,-1);
    tracep->declBit(c+1551,"axi4index_auto_out_wready", false,-1);
    tracep->declBit(c+19107,"axi4index_auto_out_wvalid", false,-1);
    tracep->declQuad(c+19108,"axi4index_auto_out_wdata", false,-1, 63,0);
    tracep->declBus(c+19110,"axi4index_auto_out_wstrb", false,-1, 7,0);
    tracep->declBit(c+19111,"axi4index_auto_out_wlast", false,-1);
    tracep->declBit(c+1552,"axi4index_auto_out_bready", false,-1);
    tracep->declBit(c+1553,"axi4index_auto_out_bvalid", false,-1);
    tracep->declBus(c+1554,"axi4index_auto_out_bid", false,-1, 3,0);
    tracep->declBus(c+1555,"axi4index_auto_out_bresp", false,-1, 1,0);
    tracep->declBus(c+7298,"axi4index_auto_out_becho_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+7299,"axi4index_auto_out_becho_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+7300,"axi4index_auto_out_becho_extra_id", false,-1);
    tracep->declBit(c+17022,"axi4index_auto_out_arready", false,-1);
    tracep->declBit(c+19160,"axi4index_auto_out_arvalid", false,-1);
    tracep->declBus(c+19103,"axi4index_auto_out_arid", false,-1, 3,0);
    tracep->declBus(c+19104,"axi4index_auto_out_araddr", false,-1, 31,0);
    tracep->declBus(c+19105,"axi4index_auto_out_arlen", false,-1, 7,0);
    tracep->declBus(c+19106,"axi4index_auto_out_arsize", false,-1, 2,0);
    tracep->declBus(c+1550,"axi4index_auto_out_arburst", false,-1, 1,0);
    tracep->declBus(c+19157,"axi4index_auto_out_arecho_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19158,"axi4index_auto_out_arecho_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19159,"axi4index_auto_out_arecho_extra_id", false,-1);
    tracep->declBit(c+1557,"axi4index_auto_out_rready", false,-1);
    tracep->declBit(c+1558,"axi4index_auto_out_rvalid", false,-1);
    tracep->declBus(c+1559,"axi4index_auto_out_rid", false,-1, 3,0);
    tracep->declQuad(c+1560,"axi4index_auto_out_rdata", false,-1, 63,0);
    tracep->declBus(c+1562,"axi4index_auto_out_rresp", false,-1, 1,0);
    tracep->declBus(c+7301,"axi4index_auto_out_recho_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+7302,"axi4index_auto_out_recho_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+7303,"axi4index_auto_out_recho_extra_id", false,-1);
    tracep->declBit(c+1563,"axi4index_auto_out_rlast", false,-1);
    tracep->declBit(c+20019,"tl2axi4_clock", false,-1);
    tracep->declBit(c+20020,"tl2axi4_reset", false,-1);
    tracep->declBit(c+19130,"tl2axi4_auto_in_a_ready", false,-1);
    tracep->declBit(c+19131,"tl2axi4_auto_in_a_valid", false,-1);
    tracep->declBus(c+19115,"tl2axi4_auto_in_a_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+19116,"tl2axi4_auto_in_a_bits_param", false,-1, 2,0);
    tracep->declBus(c+19125,"tl2axi4_auto_in_a_bits_size", false,-1, 2,0);
    tracep->declBus(c+19118,"tl2axi4_auto_in_a_bits_source", false,-1, 6,0);
    tracep->declBus(c+19119,"tl2axi4_auto_in_a_bits_address", false,-1, 31,0);
    tracep->declBus(c+19120,"tl2axi4_auto_in_a_bits_mask", false,-1, 7,0);
    tracep->declQuad(c+19121,"tl2axi4_auto_in_a_bits_data", false,-1, 63,0);
    tracep->declBit(c+19123,"tl2axi4_auto_in_a_bits_corrupt", false,-1);
    tracep->declBit(c+7256,"tl2axi4_auto_in_d_ready", false,-1);
    tracep->declBit(c+7257,"tl2axi4_auto_in_d_valid", false,-1);
    tracep->declBus(c+7258,"tl2axi4_auto_in_d_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7259,"tl2axi4_auto_in_d_bits_size", false,-1, 2,0);
    tracep->declBus(c+7260,"tl2axi4_auto_in_d_bits_source", false,-1, 6,0);
    tracep->declBit(c+7261,"tl2axi4_auto_in_d_bits_denied", false,-1);
    tracep->declQuad(c+1560,"tl2axi4_auto_in_d_bits_data", false,-1, 63,0);
    tracep->declBit(c+7262,"tl2axi4_auto_in_d_bits_corrupt", false,-1);
    tracep->declBit(c+17021,"tl2axi4_auto_out_awready", false,-1);
    tracep->declBit(c+19156,"tl2axi4_auto_out_awvalid", false,-1);
    tracep->declBus(c+19161,"tl2axi4_auto_out_awid", false,-1, 4,0);
    tracep->declBus(c+19104,"tl2axi4_auto_out_awaddr", false,-1, 31,0);
    tracep->declBus(c+19105,"tl2axi4_auto_out_awlen", false,-1, 7,0);
    tracep->declBus(c+19106,"tl2axi4_auto_out_awsize", false,-1, 2,0);
    tracep->declBus(c+1550,"tl2axi4_auto_out_awburst", false,-1, 1,0);
    tracep->declBus(c+19157,"tl2axi4_auto_out_awecho_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19158,"tl2axi4_auto_out_awecho_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+1551,"tl2axi4_auto_out_wready", false,-1);
    tracep->declBit(c+19107,"tl2axi4_auto_out_wvalid", false,-1);
    tracep->declQuad(c+19108,"tl2axi4_auto_out_wdata", false,-1, 63,0);
    tracep->declBus(c+19110,"tl2axi4_auto_out_wstrb", false,-1, 7,0);
    tracep->declBit(c+19111,"tl2axi4_auto_out_wlast", false,-1);
    tracep->declBit(c+1552,"tl2axi4_auto_out_bready", false,-1);
    tracep->declBit(c+1553,"tl2axi4_auto_out_bvalid", false,-1);
    tracep->declBus(c+7304,"tl2axi4_auto_out_bid", false,-1, 4,0);
    tracep->declBus(c+1555,"tl2axi4_auto_out_bresp", false,-1, 1,0);
    tracep->declBus(c+7298,"tl2axi4_auto_out_becho_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+7299,"tl2axi4_auto_out_becho_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+17022,"tl2axi4_auto_out_arready", false,-1);
    tracep->declBit(c+19160,"tl2axi4_auto_out_arvalid", false,-1);
    tracep->declBus(c+19161,"tl2axi4_auto_out_arid", false,-1, 4,0);
    tracep->declBus(c+19104,"tl2axi4_auto_out_araddr", false,-1, 31,0);
    tracep->declBus(c+19105,"tl2axi4_auto_out_arlen", false,-1, 7,0);
    tracep->declBus(c+19106,"tl2axi4_auto_out_arsize", false,-1, 2,0);
    tracep->declBus(c+1550,"tl2axi4_auto_out_arburst", false,-1, 1,0);
    tracep->declBus(c+19157,"tl2axi4_auto_out_arecho_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19158,"tl2axi4_auto_out_arecho_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+1557,"tl2axi4_auto_out_rready", false,-1);
    tracep->declBit(c+1558,"tl2axi4_auto_out_rvalid", false,-1);
    tracep->declBus(c+7305,"tl2axi4_auto_out_rid", false,-1, 4,0);
    tracep->declQuad(c+1560,"tl2axi4_auto_out_rdata", false,-1, 63,0);
    tracep->declBus(c+1562,"tl2axi4_auto_out_rresp", false,-1, 1,0);
    tracep->declBus(c+7301,"tl2axi4_auto_out_recho_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+7302,"tl2axi4_auto_out_recho_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+1563,"tl2axi4_auto_out_rlast", false,-1);
    tracep->declBit(c+20019,"axi4buf_clock", false,-1);
    tracep->declBit(c+20020,"axi4buf_reset", false,-1);
    tracep->declBit(c+7306,"axi4buf_auto_in_awready", false,-1);
    tracep->declBit(c+19162,"axi4buf_auto_in_awvalid", false,-1);
    tracep->declBit(c+7307,"axi4buf_auto_in_wready", false,-1);
    tracep->declBit(c+17023,"axi4buf_auto_in_wvalid", false,-1);
    tracep->declQuad(c+17024,"axi4buf_auto_in_wdata", false,-1, 63,0);
    tracep->declBus(c+17026,"axi4buf_auto_in_wstrb", false,-1, 7,0);
    tracep->declBit(c+7308,"axi4buf_auto_in_bready", false,-1);
    tracep->declBit(c+7309,"axi4buf_auto_in_bvalid", false,-1);
    tracep->declBus(c+7310,"axi4buf_auto_in_bid", false,-1, 3,0);
    tracep->declBus(c+7311,"axi4buf_auto_in_bresp", false,-1, 1,0);
    tracep->declBit(c+7312,"axi4buf_auto_in_arready", false,-1);
    tracep->declBit(c+19163,"axi4buf_auto_in_arvalid", false,-1);
    tracep->declBit(c+7313,"axi4buf_auto_in_rready", false,-1);
    tracep->declBit(c+7314,"axi4buf_auto_in_rvalid", false,-1);
    tracep->declBus(c+7315,"axi4buf_auto_in_rid", false,-1, 3,0);
    tracep->declQuad(c+7316,"axi4buf_auto_in_rdata", false,-1, 63,0);
    tracep->declBus(c+7318,"axi4buf_auto_in_rresp", false,-1, 1,0);
    tracep->declBit(c+7319,"axi4buf_auto_in_rlast", false,-1);
    tracep->declBit(c+20019,"axi4yank_1_clock", false,-1);
    tracep->declBit(c+20020,"axi4yank_1_reset", false,-1);
    tracep->declBit(c+17027,"axi4yank_1_auto_in_awready", false,-1);
    tracep->declBit(c+19164,"axi4yank_1_auto_in_awvalid", false,-1);
    tracep->declBus(c+19165,"axi4yank_1_auto_in_awid", false,-1, 3,0);
    tracep->declBus(c+19166,"axi4yank_1_auto_in_awecho_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19167,"axi4yank_1_auto_in_awecho_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19168,"axi4yank_1_auto_in_awecho_extra_id", false,-1);
    tracep->declBit(c+7307,"axi4yank_1_auto_in_wready", false,-1);
    tracep->declBit(c+17023,"axi4yank_1_auto_in_wvalid", false,-1);
    tracep->declQuad(c+17024,"axi4yank_1_auto_in_wdata", false,-1, 63,0);
    tracep->declBus(c+17026,"axi4yank_1_auto_in_wstrb", false,-1, 7,0);
    tracep->declBit(c+7308,"axi4yank_1_auto_in_bready", false,-1);
    tracep->declBit(c+7309,"axi4yank_1_auto_in_bvalid", false,-1);
    tracep->declBus(c+7310,"axi4yank_1_auto_in_bid", false,-1, 3,0);
    tracep->declBus(c+7311,"axi4yank_1_auto_in_bresp", false,-1, 1,0);
    tracep->declBus(c+7320,"axi4yank_1_auto_in_becho_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+7321,"axi4yank_1_auto_in_becho_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+7322,"axi4yank_1_auto_in_becho_extra_id", false,-1);
    tracep->declBit(c+17028,"axi4yank_1_auto_in_arready", false,-1);
    tracep->declBit(c+19169,"axi4yank_1_auto_in_arvalid", false,-1);
    tracep->declBus(c+19165,"axi4yank_1_auto_in_arid", false,-1, 3,0);
    tracep->declBus(c+19166,"axi4yank_1_auto_in_arecho_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19167,"axi4yank_1_auto_in_arecho_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19168,"axi4yank_1_auto_in_arecho_extra_id", false,-1);
    tracep->declBit(c+7313,"axi4yank_1_auto_in_rready", false,-1);
    tracep->declBit(c+7314,"axi4yank_1_auto_in_rvalid", false,-1);
    tracep->declBus(c+7315,"axi4yank_1_auto_in_rid", false,-1, 3,0);
    tracep->declQuad(c+7316,"axi4yank_1_auto_in_rdata", false,-1, 63,0);
    tracep->declBus(c+7318,"axi4yank_1_auto_in_rresp", false,-1, 1,0);
    tracep->declBus(c+7323,"axi4yank_1_auto_in_recho_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+7324,"axi4yank_1_auto_in_recho_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+7325,"axi4yank_1_auto_in_recho_extra_id", false,-1);
    tracep->declBit(c+7319,"axi4yank_1_auto_in_rlast", false,-1);
    tracep->declBit(c+7306,"axi4yank_1_auto_out_awready", false,-1);
    tracep->declBit(c+19162,"axi4yank_1_auto_out_awvalid", false,-1);
    tracep->declBit(c+7307,"axi4yank_1_auto_out_wready", false,-1);
    tracep->declBit(c+17023,"axi4yank_1_auto_out_wvalid", false,-1);
    tracep->declQuad(c+17024,"axi4yank_1_auto_out_wdata", false,-1, 63,0);
    tracep->declBus(c+17026,"axi4yank_1_auto_out_wstrb", false,-1, 7,0);
    tracep->declBit(c+7308,"axi4yank_1_auto_out_bready", false,-1);
    tracep->declBit(c+7309,"axi4yank_1_auto_out_bvalid", false,-1);
    tracep->declBus(c+7310,"axi4yank_1_auto_out_bid", false,-1, 3,0);
    tracep->declBus(c+7311,"axi4yank_1_auto_out_bresp", false,-1, 1,0);
    tracep->declBit(c+7312,"axi4yank_1_auto_out_arready", false,-1);
    tracep->declBit(c+19163,"axi4yank_1_auto_out_arvalid", false,-1);
    tracep->declBit(c+7313,"axi4yank_1_auto_out_rready", false,-1);
    tracep->declBit(c+7314,"axi4yank_1_auto_out_rvalid", false,-1);
    tracep->declBus(c+7315,"axi4yank_1_auto_out_rid", false,-1, 3,0);
    tracep->declQuad(c+7316,"axi4yank_1_auto_out_rdata", false,-1, 63,0);
    tracep->declBus(c+7318,"axi4yank_1_auto_out_rresp", false,-1, 1,0);
    tracep->declBit(c+7319,"axi4yank_1_auto_out_rlast", false,-1);
    tracep->declBit(c+20019,"axi4deint_clock", false,-1);
    tracep->declBit(c+20020,"axi4deint_reset", false,-1);
    tracep->declBit(c+17027,"axi4deint_auto_in_awready", false,-1);
    tracep->declBit(c+19164,"axi4deint_auto_in_awvalid", false,-1);
    tracep->declBus(c+19165,"axi4deint_auto_in_awid", false,-1, 3,0);
    tracep->declBus(c+19166,"axi4deint_auto_in_awecho_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19167,"axi4deint_auto_in_awecho_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19168,"axi4deint_auto_in_awecho_extra_id", false,-1);
    tracep->declBit(c+7307,"axi4deint_auto_in_wready", false,-1);
    tracep->declBit(c+17023,"axi4deint_auto_in_wvalid", false,-1);
    tracep->declQuad(c+17024,"axi4deint_auto_in_wdata", false,-1, 63,0);
    tracep->declBus(c+17026,"axi4deint_auto_in_wstrb", false,-1, 7,0);
    tracep->declBit(c+7308,"axi4deint_auto_in_bready", false,-1);
    tracep->declBit(c+7309,"axi4deint_auto_in_bvalid", false,-1);
    tracep->declBus(c+7310,"axi4deint_auto_in_bid", false,-1, 3,0);
    tracep->declBus(c+7311,"axi4deint_auto_in_bresp", false,-1, 1,0);
    tracep->declBus(c+7320,"axi4deint_auto_in_becho_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+7321,"axi4deint_auto_in_becho_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+7322,"axi4deint_auto_in_becho_extra_id", false,-1);
    tracep->declBit(c+17028,"axi4deint_auto_in_arready", false,-1);
    tracep->declBit(c+19169,"axi4deint_auto_in_arvalid", false,-1);
    tracep->declBus(c+19165,"axi4deint_auto_in_arid", false,-1, 3,0);
    tracep->declBus(c+19166,"axi4deint_auto_in_arecho_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19167,"axi4deint_auto_in_arecho_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19168,"axi4deint_auto_in_arecho_extra_id", false,-1);
    tracep->declBit(c+7326,"axi4deint_auto_in_rready", false,-1);
    tracep->declBit(c+7327,"axi4deint_auto_in_rvalid", false,-1);
    tracep->declBus(c+7328,"axi4deint_auto_in_rid", false,-1, 3,0);
    tracep->declQuad(c+7253,"axi4deint_auto_in_rdata", false,-1, 63,0);
    tracep->declBus(c+7329,"axi4deint_auto_in_rresp", false,-1, 1,0);
    tracep->declBus(c+7330,"axi4deint_auto_in_recho_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+7331,"axi4deint_auto_in_recho_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+7332,"axi4deint_auto_in_recho_extra_id", false,-1);
    tracep->declBit(c+7333,"axi4deint_auto_in_rlast", false,-1);
    tracep->declBit(c+17027,"axi4deint_auto_out_awready", false,-1);
    tracep->declBit(c+19164,"axi4deint_auto_out_awvalid", false,-1);
    tracep->declBus(c+19165,"axi4deint_auto_out_awid", false,-1, 3,0);
    tracep->declBus(c+19166,"axi4deint_auto_out_awecho_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19167,"axi4deint_auto_out_awecho_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19168,"axi4deint_auto_out_awecho_extra_id", false,-1);
    tracep->declBit(c+7307,"axi4deint_auto_out_wready", false,-1);
    tracep->declBit(c+17023,"axi4deint_auto_out_wvalid", false,-1);
    tracep->declQuad(c+17024,"axi4deint_auto_out_wdata", false,-1, 63,0);
    tracep->declBus(c+17026,"axi4deint_auto_out_wstrb", false,-1, 7,0);
    tracep->declBit(c+7308,"axi4deint_auto_out_bready", false,-1);
    tracep->declBit(c+7309,"axi4deint_auto_out_bvalid", false,-1);
    tracep->declBus(c+7310,"axi4deint_auto_out_bid", false,-1, 3,0);
    tracep->declBus(c+7311,"axi4deint_auto_out_bresp", false,-1, 1,0);
    tracep->declBus(c+7320,"axi4deint_auto_out_becho_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+7321,"axi4deint_auto_out_becho_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+7322,"axi4deint_auto_out_becho_extra_id", false,-1);
    tracep->declBit(c+17028,"axi4deint_auto_out_arready", false,-1);
    tracep->declBit(c+19169,"axi4deint_auto_out_arvalid", false,-1);
    tracep->declBus(c+19165,"axi4deint_auto_out_arid", false,-1, 3,0);
    tracep->declBus(c+19166,"axi4deint_auto_out_arecho_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19167,"axi4deint_auto_out_arecho_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19168,"axi4deint_auto_out_arecho_extra_id", false,-1);
    tracep->declBit(c+7313,"axi4deint_auto_out_rready", false,-1);
    tracep->declBit(c+7314,"axi4deint_auto_out_rvalid", false,-1);
    tracep->declBus(c+7315,"axi4deint_auto_out_rid", false,-1, 3,0);
    tracep->declQuad(c+7316,"axi4deint_auto_out_rdata", false,-1, 63,0);
    tracep->declBus(c+7318,"axi4deint_auto_out_rresp", false,-1, 1,0);
    tracep->declBus(c+7323,"axi4deint_auto_out_recho_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+7324,"axi4deint_auto_out_recho_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+7325,"axi4deint_auto_out_recho_extra_id", false,-1);
    tracep->declBit(c+7319,"axi4deint_auto_out_rlast", false,-1);
    tracep->declBit(c+17027,"axi4index_1_auto_in_awready", false,-1);
    tracep->declBit(c+19164,"axi4index_1_auto_in_awvalid", false,-1);
    tracep->declBus(c+19170,"axi4index_1_auto_in_awid", false,-1, 4,0);
    tracep->declBus(c+19166,"axi4index_1_auto_in_awecho_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19167,"axi4index_1_auto_in_awecho_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+7307,"axi4index_1_auto_in_wready", false,-1);
    tracep->declBit(c+17023,"axi4index_1_auto_in_wvalid", false,-1);
    tracep->declQuad(c+17024,"axi4index_1_auto_in_wdata", false,-1, 63,0);
    tracep->declBus(c+17026,"axi4index_1_auto_in_wstrb", false,-1, 7,0);
    tracep->declBit(c+7308,"axi4index_1_auto_in_bready", false,-1);
    tracep->declBit(c+7309,"axi4index_1_auto_in_bvalid", false,-1);
    tracep->declBus(c+7334,"axi4index_1_auto_in_bid", false,-1, 4,0);
    tracep->declBus(c+7311,"axi4index_1_auto_in_bresp", false,-1, 1,0);
    tracep->declBus(c+7320,"axi4index_1_auto_in_becho_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+7321,"axi4index_1_auto_in_becho_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+17028,"axi4index_1_auto_in_arready", false,-1);
    tracep->declBit(c+19169,"axi4index_1_auto_in_arvalid", false,-1);
    tracep->declBus(c+19170,"axi4index_1_auto_in_arid", false,-1, 4,0);
    tracep->declBus(c+19166,"axi4index_1_auto_in_arecho_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19167,"axi4index_1_auto_in_arecho_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+7326,"axi4index_1_auto_in_rready", false,-1);
    tracep->declBit(c+7327,"axi4index_1_auto_in_rvalid", false,-1);
    tracep->declBus(c+7335,"axi4index_1_auto_in_rid", false,-1, 4,0);
    tracep->declQuad(c+7253,"axi4index_1_auto_in_rdata", false,-1, 63,0);
    tracep->declBus(c+7329,"axi4index_1_auto_in_rresp", false,-1, 1,0);
    tracep->declBus(c+7330,"axi4index_1_auto_in_recho_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+7331,"axi4index_1_auto_in_recho_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+7333,"axi4index_1_auto_in_rlast", false,-1);
    tracep->declBit(c+17027,"axi4index_1_auto_out_awready", false,-1);
    tracep->declBit(c+19164,"axi4index_1_auto_out_awvalid", false,-1);
    tracep->declBus(c+19165,"axi4index_1_auto_out_awid", false,-1, 3,0);
    tracep->declBus(c+19166,"axi4index_1_auto_out_awecho_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19167,"axi4index_1_auto_out_awecho_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19168,"axi4index_1_auto_out_awecho_extra_id", false,-1);
    tracep->declBit(c+7307,"axi4index_1_auto_out_wready", false,-1);
    tracep->declBit(c+17023,"axi4index_1_auto_out_wvalid", false,-1);
    tracep->declQuad(c+17024,"axi4index_1_auto_out_wdata", false,-1, 63,0);
    tracep->declBus(c+17026,"axi4index_1_auto_out_wstrb", false,-1, 7,0);
    tracep->declBit(c+7308,"axi4index_1_auto_out_bready", false,-1);
    tracep->declBit(c+7309,"axi4index_1_auto_out_bvalid", false,-1);
    tracep->declBus(c+7310,"axi4index_1_auto_out_bid", false,-1, 3,0);
    tracep->declBus(c+7311,"axi4index_1_auto_out_bresp", false,-1, 1,0);
    tracep->declBus(c+7320,"axi4index_1_auto_out_becho_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+7321,"axi4index_1_auto_out_becho_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+7322,"axi4index_1_auto_out_becho_extra_id", false,-1);
    tracep->declBit(c+17028,"axi4index_1_auto_out_arready", false,-1);
    tracep->declBit(c+19169,"axi4index_1_auto_out_arvalid", false,-1);
    tracep->declBus(c+19165,"axi4index_1_auto_out_arid", false,-1, 3,0);
    tracep->declBus(c+19166,"axi4index_1_auto_out_arecho_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19167,"axi4index_1_auto_out_arecho_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19168,"axi4index_1_auto_out_arecho_extra_id", false,-1);
    tracep->declBit(c+7326,"axi4index_1_auto_out_rready", false,-1);
    tracep->declBit(c+7327,"axi4index_1_auto_out_rvalid", false,-1);
    tracep->declBus(c+7328,"axi4index_1_auto_out_rid", false,-1, 3,0);
    tracep->declQuad(c+7253,"axi4index_1_auto_out_rdata", false,-1, 63,0);
    tracep->declBus(c+7329,"axi4index_1_auto_out_rresp", false,-1, 1,0);
    tracep->declBus(c+7330,"axi4index_1_auto_out_recho_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+7331,"axi4index_1_auto_out_recho_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+7332,"axi4index_1_auto_out_recho_extra_id", false,-1);
    tracep->declBit(c+7333,"axi4index_1_auto_out_rlast", false,-1);
    tracep->declBit(c+20019,"tl2axi4_1_clock", false,-1);
    tracep->declBit(c+20020,"tl2axi4_1_reset", false,-1);
    tracep->declBit(c+19127,"tl2axi4_1_auto_in_a_ready", false,-1);
    tracep->declBit(c+19128,"tl2axi4_1_auto_in_a_valid", false,-1);
    tracep->declBus(c+19115,"tl2axi4_1_auto_in_a_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+19116,"tl2axi4_1_auto_in_a_bits_param", false,-1, 2,0);
    tracep->declBus(c+19117,"tl2axi4_1_auto_in_a_bits_size", false,-1, 3,0);
    tracep->declBus(c+19118,"tl2axi4_1_auto_in_a_bits_source", false,-1, 6,0);
    tracep->declBus(c+19129,"tl2axi4_1_auto_in_a_bits_address", false,-1, 30,0);
    tracep->declBus(c+19120,"tl2axi4_1_auto_in_a_bits_mask", false,-1, 7,0);
    tracep->declQuad(c+19121,"tl2axi4_1_auto_in_a_bits_data", false,-1, 63,0);
    tracep->declBit(c+19123,"tl2axi4_1_auto_in_a_bits_corrupt", false,-1);
    tracep->declBit(c+7247,"tl2axi4_1_auto_in_d_ready", false,-1);
    tracep->declBit(c+7248,"tl2axi4_1_auto_in_d_valid", false,-1);
    tracep->declBus(c+7249,"tl2axi4_1_auto_in_d_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7250,"tl2axi4_1_auto_in_d_bits_size", false,-1, 3,0);
    tracep->declBus(c+7251,"tl2axi4_1_auto_in_d_bits_source", false,-1, 6,0);
    tracep->declBit(c+7252,"tl2axi4_1_auto_in_d_bits_denied", false,-1);
    tracep->declQuad(c+7253,"tl2axi4_1_auto_in_d_bits_data", false,-1, 63,0);
    tracep->declBit(c+7255,"tl2axi4_1_auto_in_d_bits_corrupt", false,-1);
    tracep->declBit(c+17027,"tl2axi4_1_auto_out_awready", false,-1);
    tracep->declBit(c+19164,"tl2axi4_1_auto_out_awvalid", false,-1);
    tracep->declBus(c+19170,"tl2axi4_1_auto_out_awid", false,-1, 4,0);
    tracep->declBus(c+19166,"tl2axi4_1_auto_out_awecho_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19167,"tl2axi4_1_auto_out_awecho_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+7307,"tl2axi4_1_auto_out_wready", false,-1);
    tracep->declBit(c+17023,"tl2axi4_1_auto_out_wvalid", false,-1);
    tracep->declQuad(c+17024,"tl2axi4_1_auto_out_wdata", false,-1, 63,0);
    tracep->declBus(c+17026,"tl2axi4_1_auto_out_wstrb", false,-1, 7,0);
    tracep->declBit(c+7308,"tl2axi4_1_auto_out_bready", false,-1);
    tracep->declBit(c+7309,"tl2axi4_1_auto_out_bvalid", false,-1);
    tracep->declBus(c+7334,"tl2axi4_1_auto_out_bid", false,-1, 4,0);
    tracep->declBus(c+7311,"tl2axi4_1_auto_out_bresp", false,-1, 1,0);
    tracep->declBus(c+7320,"tl2axi4_1_auto_out_becho_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+7321,"tl2axi4_1_auto_out_becho_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+17028,"tl2axi4_1_auto_out_arready", false,-1);
    tracep->declBit(c+19169,"tl2axi4_1_auto_out_arvalid", false,-1);
    tracep->declBus(c+19170,"tl2axi4_1_auto_out_arid", false,-1, 4,0);
    tracep->declBus(c+19166,"tl2axi4_1_auto_out_arecho_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19167,"tl2axi4_1_auto_out_arecho_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+7326,"tl2axi4_1_auto_out_rready", false,-1);
    tracep->declBit(c+7327,"tl2axi4_1_auto_out_rvalid", false,-1);
    tracep->declBus(c+7335,"tl2axi4_1_auto_out_rid", false,-1, 4,0);
    tracep->declQuad(c+7253,"tl2axi4_1_auto_out_rdata", false,-1, 63,0);
    tracep->declBus(c+7329,"tl2axi4_1_auto_out_rresp", false,-1, 1,0);
    tracep->declBus(c+7330,"tl2axi4_1_auto_out_recho_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+7331,"tl2axi4_1_auto_out_recho_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+7333,"tl2axi4_1_auto_out_rlast", false,-1);
    tracep->declBit(c+20019,"fixer_clock", false,-1);
    tracep->declBit(c+20020,"fixer_reset", false,-1);
    tracep->declBit(c+19171,"fixer_auto_in_a_ready", false,-1);
    tracep->declBit(c+7336,"fixer_auto_in_a_valid", false,-1);
    tracep->declBus(c+7264,"fixer_auto_in_a_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7265,"fixer_auto_in_a_bits_size", false,-1, 2,0);
    tracep->declBus(c+7266,"fixer_auto_in_a_bits_source", false,-1, 3,0);
    tracep->declBus(c+7267,"fixer_auto_in_a_bits_address", false,-1, 31,0);
    tracep->declBus(c+7268,"fixer_auto_in_a_bits_mask", false,-1, 3,0);
    tracep->declBus(c+7269,"fixer_auto_in_a_bits_data", false,-1, 31,0);
    tracep->declBit(c+19133,"fixer_auto_in_d_ready", false,-1);
    tracep->declBit(c+19134,"fixer_auto_in_d_valid", false,-1);
    tracep->declBus(c+19135,"fixer_auto_in_d_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+19136,"fixer_auto_in_d_bits_param", false,-1, 1,0);
    tracep->declBus(c+19137,"fixer_auto_in_d_bits_size", false,-1, 2,0);
    tracep->declBus(c+19138,"fixer_auto_in_d_bits_source", false,-1, 3,0);
    tracep->declBus(c+19139,"fixer_auto_in_d_bits_sink", false,-1, 5,0);
    tracep->declBit(c+19140,"fixer_auto_in_d_bits_denied", false,-1);
    tracep->declBus(c+19141,"fixer_auto_in_d_bits_data", false,-1, 31,0);
    tracep->declBit(c+19142,"fixer_auto_in_d_bits_corrupt", false,-1);
    tracep->declBit(c+19132,"fixer_auto_out_a_ready", false,-1);
    tracep->declBit(c+7263,"fixer_auto_out_a_valid", false,-1);
    tracep->declBus(c+7264,"fixer_auto_out_a_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7265,"fixer_auto_out_a_bits_size", false,-1, 2,0);
    tracep->declBus(c+7266,"fixer_auto_out_a_bits_source", false,-1, 3,0);
    tracep->declBus(c+7267,"fixer_auto_out_a_bits_address", false,-1, 31,0);
    tracep->declBus(c+7268,"fixer_auto_out_a_bits_mask", false,-1, 3,0);
    tracep->declBus(c+7269,"fixer_auto_out_a_bits_data", false,-1, 31,0);
    tracep->declBit(c+19133,"fixer_auto_out_d_ready", false,-1);
    tracep->declBit(c+19134,"fixer_auto_out_d_valid", false,-1);
    tracep->declBus(c+19135,"fixer_auto_out_d_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+19136,"fixer_auto_out_d_bits_param", false,-1, 1,0);
    tracep->declBus(c+19137,"fixer_auto_out_d_bits_size", false,-1, 2,0);
    tracep->declBus(c+19138,"fixer_auto_out_d_bits_source", false,-1, 3,0);
    tracep->declBus(c+19139,"fixer_auto_out_d_bits_sink", false,-1, 5,0);
    tracep->declBit(c+19140,"fixer_auto_out_d_bits_denied", false,-1);
    tracep->declBus(c+19141,"fixer_auto_out_d_bits_data", false,-1, 31,0);
    tracep->declBit(c+19142,"fixer_auto_out_d_bits_corrupt", false,-1);
    tracep->declBit(c+20019,"widget_clock", false,-1);
    tracep->declBit(c+20020,"widget_reset", false,-1);
    tracep->declBit(c+19172,"widget_auto_in_a_ready", false,-1);
    tracep->declBit(c+7337,"widget_auto_in_a_valid", false,-1);
    tracep->declBus(c+7338,"widget_auto_in_a_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7339,"widget_auto_in_a_bits_size", false,-1, 2,0);
    tracep->declBus(c+7340,"widget_auto_in_a_bits_source", false,-1, 3,0);
    tracep->declBus(c+7341,"widget_auto_in_a_bits_address", false,-1, 31,0);
    tracep->declBus(c+7342,"widget_auto_in_a_bits_mask", false,-1, 7,0);
    tracep->declQuad(c+7343,"widget_auto_in_a_bits_data", false,-1, 63,0);
    tracep->declBit(c+19173,"widget_auto_in_d_ready", false,-1);
    tracep->declBit(c+19174,"widget_auto_in_d_valid", false,-1);
    tracep->declBus(c+19135,"widget_auto_in_d_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+19137,"widget_auto_in_d_bits_size", false,-1, 2,0);
    tracep->declBus(c+19138,"widget_auto_in_d_bits_source", false,-1, 3,0);
    tracep->declBit(c+19140,"widget_auto_in_d_bits_denied", false,-1);
    tracep->declQuad(c+19175,"widget_auto_in_d_bits_data", false,-1, 63,0);
    tracep->declBit(c+19177,"widget_auto_in_d_bits_corrupt", false,-1);
    tracep->declBit(c+19171,"widget_auto_out_a_ready", false,-1);
    tracep->declBit(c+7336,"widget_auto_out_a_valid", false,-1);
    tracep->declBus(c+7264,"widget_auto_out_a_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7265,"widget_auto_out_a_bits_size", false,-1, 2,0);
    tracep->declBus(c+7266,"widget_auto_out_a_bits_source", false,-1, 3,0);
    tracep->declBus(c+7267,"widget_auto_out_a_bits_address", false,-1, 31,0);
    tracep->declBus(c+7268,"widget_auto_out_a_bits_mask", false,-1, 3,0);
    tracep->declBus(c+7269,"widget_auto_out_a_bits_data", false,-1, 31,0);
    tracep->declBit(c+19133,"widget_auto_out_d_ready", false,-1);
    tracep->declBit(c+19134,"widget_auto_out_d_valid", false,-1);
    tracep->declBus(c+19135,"widget_auto_out_d_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+19136,"widget_auto_out_d_bits_param", false,-1, 1,0);
    tracep->declBus(c+19137,"widget_auto_out_d_bits_size", false,-1, 2,0);
    tracep->declBus(c+19138,"widget_auto_out_d_bits_source", false,-1, 3,0);
    tracep->declBus(c+19139,"widget_auto_out_d_bits_sink", false,-1, 5,0);
    tracep->declBit(c+19140,"widget_auto_out_d_bits_denied", false,-1);
    tracep->declBus(c+19141,"widget_auto_out_d_bits_data", false,-1, 31,0);
    tracep->declBit(c+19142,"widget_auto_out_d_bits_corrupt", false,-1);
    tracep->declBit(c+20019,"axi42tl_clock", false,-1);
    tracep->declBit(c+20020,"axi42tl_reset", false,-1);
    tracep->declBit(c+19178,"axi42tl_auto_in_awready", false,-1);
    tracep->declBit(c+7345,"axi42tl_auto_in_awvalid", false,-1);
    tracep->declBit(c+7346,"axi42tl_auto_in_awid", false,-1);
    tracep->declBus(c+7347,"axi42tl_auto_in_awaddr", false,-1, 31,0);
    tracep->declBus(c+7348,"axi42tl_auto_in_awlen", false,-1, 7,0);
    tracep->declBus(c+7349,"axi42tl_auto_in_awsize", false,-1, 2,0);
    tracep->declBit(c+19179,"axi42tl_auto_in_wready", false,-1);
    tracep->declBit(c+7350,"axi42tl_auto_in_wvalid", false,-1);
    tracep->declQuad(c+7351,"axi42tl_auto_in_wdata", false,-1, 63,0);
    tracep->declBus(c+7353,"axi42tl_auto_in_wstrb", false,-1, 7,0);
    tracep->declBit(c+7354,"axi42tl_auto_in_wlast", false,-1);
    tracep->declBit(c+19180,"axi42tl_auto_in_bready", false,-1);
    tracep->declBit(c+19181,"axi42tl_auto_in_bvalid", false,-1);
    tracep->declBit(c+19182,"axi42tl_auto_in_bid", false,-1);
    tracep->declBus(c+19183,"axi42tl_auto_in_bresp", false,-1, 1,0);
    tracep->declBit(c+19184,"axi42tl_auto_in_arready", false,-1);
    tracep->declBit(c+7355,"axi42tl_auto_in_arvalid", false,-1);
    tracep->declBit(c+7356,"axi42tl_auto_in_arid", false,-1);
    tracep->declBus(c+7357,"axi42tl_auto_in_araddr", false,-1, 31,0);
    tracep->declBus(c+7358,"axi42tl_auto_in_arlen", false,-1, 7,0);
    tracep->declBus(c+7359,"axi42tl_auto_in_arsize", false,-1, 2,0);
    tracep->declBit(c+20054,"axi42tl_auto_in_rready", false,-1);
    tracep->declBit(c+17029,"axi42tl_auto_in_rvalid", false,-1);
    tracep->declBit(c+19185,"axi42tl_auto_in_rid", false,-1);
    tracep->declQuad(c+17030,"axi42tl_auto_in_rdata", false,-1, 63,0);
    tracep->declBus(c+17032,"axi42tl_auto_in_rresp", false,-1, 1,0);
    tracep->declBit(c+17033,"axi42tl_auto_in_rlast", false,-1);
    tracep->declBit(c+19172,"axi42tl_auto_out_a_ready", false,-1);
    tracep->declBit(c+7337,"axi42tl_auto_out_a_valid", false,-1);
    tracep->declBus(c+7338,"axi42tl_auto_out_a_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7339,"axi42tl_auto_out_a_bits_size", false,-1, 2,0);
    tracep->declBus(c+7340,"axi42tl_auto_out_a_bits_source", false,-1, 3,0);
    tracep->declBus(c+7341,"axi42tl_auto_out_a_bits_address", false,-1, 31,0);
    tracep->declBus(c+7342,"axi42tl_auto_out_a_bits_mask", false,-1, 7,0);
    tracep->declQuad(c+7343,"axi42tl_auto_out_a_bits_data", false,-1, 63,0);
    tracep->declBit(c+19173,"axi42tl_auto_out_d_ready", false,-1);
    tracep->declBit(c+19174,"axi42tl_auto_out_d_valid", false,-1);
    tracep->declBus(c+19135,"axi42tl_auto_out_d_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+19137,"axi42tl_auto_out_d_bits_size", false,-1, 2,0);
    tracep->declBus(c+19138,"axi42tl_auto_out_d_bits_source", false,-1, 3,0);
    tracep->declBit(c+19140,"axi42tl_auto_out_d_bits_denied", false,-1);
    tracep->declQuad(c+19175,"axi42tl_auto_out_d_bits_data", false,-1, 63,0);
    tracep->declBit(c+19177,"axi42tl_auto_out_d_bits_corrupt", false,-1);
    tracep->declBit(c+20019,"axi4yank_2_clock", false,-1);
    tracep->declBit(c+20020,"axi4yank_2_reset", false,-1);
    tracep->declBit(c+19186,"axi4yank_2_auto_in_awready", false,-1);
    tracep->declBit(c+7360,"axi4yank_2_auto_in_awvalid", false,-1);
    tracep->declBit(c+7346,"axi4yank_2_auto_in_awid", false,-1);
    tracep->declBus(c+7347,"axi4yank_2_auto_in_awaddr", false,-1, 31,0);
    tracep->declBus(c+7348,"axi4yank_2_auto_in_awlen", false,-1, 7,0);
    tracep->declBus(c+7349,"axi4yank_2_auto_in_awsize", false,-1, 2,0);
    tracep->declBus(c+7361,"axi4yank_2_auto_in_awecho_extra_id", false,-1, 2,0);
    tracep->declBit(c+7362,"axi4yank_2_auto_in_awecho_real_last", false,-1);
    tracep->declBit(c+19179,"axi4yank_2_auto_in_wready", false,-1);
    tracep->declBit(c+7350,"axi4yank_2_auto_in_wvalid", false,-1);
    tracep->declQuad(c+7351,"axi4yank_2_auto_in_wdata", false,-1, 63,0);
    tracep->declBus(c+7353,"axi4yank_2_auto_in_wstrb", false,-1, 7,0);
    tracep->declBit(c+7354,"axi4yank_2_auto_in_wlast", false,-1);
    tracep->declBit(c+19180,"axi4yank_2_auto_in_bready", false,-1);
    tracep->declBit(c+19181,"axi4yank_2_auto_in_bvalid", false,-1);
    tracep->declBit(c+19182,"axi4yank_2_auto_in_bid", false,-1);
    tracep->declBus(c+19183,"axi4yank_2_auto_in_bresp", false,-1, 1,0);
    tracep->declBus(c+17034,"axi4yank_2_auto_in_becho_extra_id", false,-1, 2,0);
    tracep->declBit(c+19187,"axi4yank_2_auto_in_becho_real_last", false,-1);
    tracep->declBit(c+19188,"axi4yank_2_auto_in_arready", false,-1);
    tracep->declBit(c+7363,"axi4yank_2_auto_in_arvalid", false,-1);
    tracep->declBit(c+7356,"axi4yank_2_auto_in_arid", false,-1);
    tracep->declBus(c+7357,"axi4yank_2_auto_in_araddr", false,-1, 31,0);
    tracep->declBus(c+7358,"axi4yank_2_auto_in_arlen", false,-1, 7,0);
    tracep->declBus(c+7359,"axi4yank_2_auto_in_arsize", false,-1, 2,0);
    tracep->declBus(c+7364,"axi4yank_2_auto_in_arecho_extra_id", false,-1, 2,0);
    tracep->declBit(c+7365,"axi4yank_2_auto_in_arecho_real_last", false,-1);
    tracep->declBit(c+20054,"axi4yank_2_auto_in_rready", false,-1);
    tracep->declBit(c+17029,"axi4yank_2_auto_in_rvalid", false,-1);
    tracep->declBit(c+19185,"axi4yank_2_auto_in_rid", false,-1);
    tracep->declQuad(c+17030,"axi4yank_2_auto_in_rdata", false,-1, 63,0);
    tracep->declBus(c+17032,"axi4yank_2_auto_in_rresp", false,-1, 1,0);
    tracep->declBus(c+17035,"axi4yank_2_auto_in_recho_extra_id", false,-1, 2,0);
    tracep->declBit(c+17036,"axi4yank_2_auto_in_recho_real_last", false,-1);
    tracep->declBit(c+17033,"axi4yank_2_auto_in_rlast", false,-1);
    tracep->declBit(c+19178,"axi4yank_2_auto_out_awready", false,-1);
    tracep->declBit(c+7345,"axi4yank_2_auto_out_awvalid", false,-1);
    tracep->declBit(c+7346,"axi4yank_2_auto_out_awid", false,-1);
    tracep->declBus(c+7347,"axi4yank_2_auto_out_awaddr", false,-1, 31,0);
    tracep->declBus(c+7348,"axi4yank_2_auto_out_awlen", false,-1, 7,0);
    tracep->declBus(c+7349,"axi4yank_2_auto_out_awsize", false,-1, 2,0);
    tracep->declBit(c+19179,"axi4yank_2_auto_out_wready", false,-1);
    tracep->declBit(c+7350,"axi4yank_2_auto_out_wvalid", false,-1);
    tracep->declQuad(c+7351,"axi4yank_2_auto_out_wdata", false,-1, 63,0);
    tracep->declBus(c+7353,"axi4yank_2_auto_out_wstrb", false,-1, 7,0);
    tracep->declBit(c+7354,"axi4yank_2_auto_out_wlast", false,-1);
    tracep->declBit(c+19180,"axi4yank_2_auto_out_bready", false,-1);
    tracep->declBit(c+19181,"axi4yank_2_auto_out_bvalid", false,-1);
    tracep->declBit(c+19182,"axi4yank_2_auto_out_bid", false,-1);
    tracep->declBus(c+19183,"axi4yank_2_auto_out_bresp", false,-1, 1,0);
    tracep->declBit(c+19184,"axi4yank_2_auto_out_arready", false,-1);
    tracep->declBit(c+7355,"axi4yank_2_auto_out_arvalid", false,-1);
    tracep->declBit(c+7356,"axi4yank_2_auto_out_arid", false,-1);
    tracep->declBus(c+7357,"axi4yank_2_auto_out_araddr", false,-1, 31,0);
    tracep->declBus(c+7358,"axi4yank_2_auto_out_arlen", false,-1, 7,0);
    tracep->declBus(c+7359,"axi4yank_2_auto_out_arsize", false,-1, 2,0);
    tracep->declBit(c+20054,"axi4yank_2_auto_out_rready", false,-1);
    tracep->declBit(c+17029,"axi4yank_2_auto_out_rvalid", false,-1);
    tracep->declBit(c+19185,"axi4yank_2_auto_out_rid", false,-1);
    tracep->declQuad(c+17030,"axi4yank_2_auto_out_rdata", false,-1, 63,0);
    tracep->declBus(c+17032,"axi4yank_2_auto_out_rresp", false,-1, 1,0);
    tracep->declBit(c+17033,"axi4yank_2_auto_out_rlast", false,-1);
    tracep->declBit(c+20019,"axi4frag_clock", false,-1);
    tracep->declBit(c+20020,"axi4frag_reset", false,-1);
    tracep->declBit(c+7366,"axi4frag_auto_in_awready", false,-1);
    tracep->declBit(c+20054,"axi4frag_auto_in_awvalid", false,-1);
    tracep->declBit(c+20054,"axi4frag_auto_in_awid", false,-1);
    tracep->declBus(c+20124,"axi4frag_auto_in_awaddr", false,-1, 31,0);
    tracep->declBus(c+20064,"axi4frag_auto_in_awlen", false,-1, 7,0);
    tracep->declBus(c+20117,"axi4frag_auto_in_awsize", false,-1, 2,0);
    tracep->declBus(c+20055,"axi4frag_auto_in_awburst", false,-1, 1,0);
    tracep->declBus(c+20117,"axi4frag_auto_in_awecho_extra_id", false,-1, 2,0);
    tracep->declBit(c+7367,"axi4frag_auto_in_wready", false,-1);
    tracep->declBit(c+20054,"axi4frag_auto_in_wvalid", false,-1);
    tracep->declQuad(c+20115,"axi4frag_auto_in_wdata", false,-1, 63,0);
    tracep->declBus(c+20064,"axi4frag_auto_in_wstrb", false,-1, 7,0);
    tracep->declBit(c+20054,"axi4frag_auto_in_wlast", false,-1);
    tracep->declBit(c+20054,"axi4frag_auto_in_bready", false,-1);
    tracep->declBit(c+19189,"axi4frag_auto_in_bvalid", false,-1);
    tracep->declBit(c+19182,"axi4frag_auto_in_bid", false,-1);
    tracep->declBus(c+17037,"axi4frag_auto_in_bresp", false,-1, 1,0);
    tracep->declBus(c+17034,"axi4frag_auto_in_becho_extra_id", false,-1, 2,0);
    tracep->declBit(c+7368,"axi4frag_auto_in_arready", false,-1);
    tracep->declBit(c+20054,"axi4frag_auto_in_arvalid", false,-1);
    tracep->declBit(c+20054,"axi4frag_auto_in_arid", false,-1);
    tracep->declBus(c+20124,"axi4frag_auto_in_araddr", false,-1, 31,0);
    tracep->declBus(c+20064,"axi4frag_auto_in_arlen", false,-1, 7,0);
    tracep->declBus(c+20117,"axi4frag_auto_in_arsize", false,-1, 2,0);
    tracep->declBus(c+20055,"axi4frag_auto_in_arburst", false,-1, 1,0);
    tracep->declBus(c+20117,"axi4frag_auto_in_arecho_extra_id", false,-1, 2,0);
    tracep->declBit(c+20054,"axi4frag_auto_in_rready", false,-1);
    tracep->declBit(c+17029,"axi4frag_auto_in_rvalid", false,-1);
    tracep->declBit(c+19185,"axi4frag_auto_in_rid", false,-1);
    tracep->declQuad(c+17030,"axi4frag_auto_in_rdata", false,-1, 63,0);
    tracep->declBus(c+17032,"axi4frag_auto_in_rresp", false,-1, 1,0);
    tracep->declBus(c+17035,"axi4frag_auto_in_recho_extra_id", false,-1, 2,0);
    tracep->declBit(c+17038,"axi4frag_auto_in_rlast", false,-1);
    tracep->declBit(c+19186,"axi4frag_auto_out_awready", false,-1);
    tracep->declBit(c+7360,"axi4frag_auto_out_awvalid", false,-1);
    tracep->declBit(c+7346,"axi4frag_auto_out_awid", false,-1);
    tracep->declBus(c+7347,"axi4frag_auto_out_awaddr", false,-1, 31,0);
    tracep->declBus(c+7348,"axi4frag_auto_out_awlen", false,-1, 7,0);
    tracep->declBus(c+7349,"axi4frag_auto_out_awsize", false,-1, 2,0);
    tracep->declBus(c+7361,"axi4frag_auto_out_awecho_extra_id", false,-1, 2,0);
    tracep->declBit(c+7362,"axi4frag_auto_out_awecho_real_last", false,-1);
    tracep->declBit(c+19179,"axi4frag_auto_out_wready", false,-1);
    tracep->declBit(c+7350,"axi4frag_auto_out_wvalid", false,-1);
    tracep->declQuad(c+7351,"axi4frag_auto_out_wdata", false,-1, 63,0);
    tracep->declBus(c+7353,"axi4frag_auto_out_wstrb", false,-1, 7,0);
    tracep->declBit(c+7354,"axi4frag_auto_out_wlast", false,-1);
    tracep->declBit(c+19180,"axi4frag_auto_out_bready", false,-1);
    tracep->declBit(c+19181,"axi4frag_auto_out_bvalid", false,-1);
    tracep->declBit(c+19182,"axi4frag_auto_out_bid", false,-1);
    tracep->declBus(c+19183,"axi4frag_auto_out_bresp", false,-1, 1,0);
    tracep->declBus(c+17034,"axi4frag_auto_out_becho_extra_id", false,-1, 2,0);
    tracep->declBit(c+19187,"axi4frag_auto_out_becho_real_last", false,-1);
    tracep->declBit(c+19188,"axi4frag_auto_out_arready", false,-1);
    tracep->declBit(c+7363,"axi4frag_auto_out_arvalid", false,-1);
    tracep->declBit(c+7356,"axi4frag_auto_out_arid", false,-1);
    tracep->declBus(c+7357,"axi4frag_auto_out_araddr", false,-1, 31,0);
    tracep->declBus(c+7358,"axi4frag_auto_out_arlen", false,-1, 7,0);
    tracep->declBus(c+7359,"axi4frag_auto_out_arsize", false,-1, 2,0);
    tracep->declBus(c+7364,"axi4frag_auto_out_arecho_extra_id", false,-1, 2,0);
    tracep->declBit(c+7365,"axi4frag_auto_out_arecho_real_last", false,-1);
    tracep->declBit(c+20054,"axi4frag_auto_out_rready", false,-1);
    tracep->declBit(c+17029,"axi4frag_auto_out_rvalid", false,-1);
    tracep->declBit(c+19185,"axi4frag_auto_out_rid", false,-1);
    tracep->declQuad(c+17030,"axi4frag_auto_out_rdata", false,-1, 63,0);
    tracep->declBus(c+17032,"axi4frag_auto_out_rresp", false,-1, 1,0);
    tracep->declBus(c+17035,"axi4frag_auto_out_recho_extra_id", false,-1, 2,0);
    tracep->declBit(c+17036,"axi4frag_auto_out_recho_real_last", false,-1);
    tracep->declBit(c+17033,"axi4frag_auto_out_rlast", false,-1);
    tracep->declBit(c+7366,"axi4index_2_auto_in_awready", false,-1);
    tracep->declBit(c+20054,"axi4index_2_auto_in_awvalid", false,-1);
    tracep->declBus(c+20062,"axi4index_2_auto_in_awid", false,-1, 3,0);
    tracep->declBus(c+20124,"axi4index_2_auto_in_awaddr", false,-1, 31,0);
    tracep->declBus(c+20064,"axi4index_2_auto_in_awlen", false,-1, 7,0);
    tracep->declBus(c+20117,"axi4index_2_auto_in_awsize", false,-1, 2,0);
    tracep->declBus(c+20055,"axi4index_2_auto_in_awburst", false,-1, 1,0);
    tracep->declBit(c+7367,"axi4index_2_auto_in_wready", false,-1);
    tracep->declBit(c+20054,"axi4index_2_auto_in_wvalid", false,-1);
    tracep->declQuad(c+20115,"axi4index_2_auto_in_wdata", false,-1, 63,0);
    tracep->declBus(c+20064,"axi4index_2_auto_in_wstrb", false,-1, 7,0);
    tracep->declBit(c+20054,"axi4index_2_auto_in_wlast", false,-1);
    tracep->declBit(c+20054,"axi4index_2_auto_in_bready", false,-1);
    tracep->declBit(c+19189,"axi4index_2_auto_in_bvalid", false,-1);
    tracep->declBus(c+17039,"axi4index_2_auto_in_bid", false,-1, 3,0);
    tracep->declBus(c+17037,"axi4index_2_auto_in_bresp", false,-1, 1,0);
    tracep->declBit(c+7368,"axi4index_2_auto_in_arready", false,-1);
    tracep->declBit(c+20054,"axi4index_2_auto_in_arvalid", false,-1);
    tracep->declBus(c+20062,"axi4index_2_auto_in_arid", false,-1, 3,0);
    tracep->declBus(c+20124,"axi4index_2_auto_in_araddr", false,-1, 31,0);
    tracep->declBus(c+20064,"axi4index_2_auto_in_arlen", false,-1, 7,0);
    tracep->declBus(c+20117,"axi4index_2_auto_in_arsize", false,-1, 2,0);
    tracep->declBus(c+20055,"axi4index_2_auto_in_arburst", false,-1, 1,0);
    tracep->declBit(c+20054,"axi4index_2_auto_in_rready", false,-1);
    tracep->declBit(c+17029,"axi4index_2_auto_in_rvalid", false,-1);
    tracep->declBus(c+17040,"axi4index_2_auto_in_rid", false,-1, 3,0);
    tracep->declQuad(c+17030,"axi4index_2_auto_in_rdata", false,-1, 63,0);
    tracep->declBus(c+17032,"axi4index_2_auto_in_rresp", false,-1, 1,0);
    tracep->declBit(c+17038,"axi4index_2_auto_in_rlast", false,-1);
    tracep->declBit(c+7366,"axi4index_2_auto_out_awready", false,-1);
    tracep->declBit(c+20054,"axi4index_2_auto_out_awvalid", false,-1);
    tracep->declBit(c+20054,"axi4index_2_auto_out_awid", false,-1);
    tracep->declBus(c+20124,"axi4index_2_auto_out_awaddr", false,-1, 31,0);
    tracep->declBus(c+20064,"axi4index_2_auto_out_awlen", false,-1, 7,0);
    tracep->declBus(c+20117,"axi4index_2_auto_out_awsize", false,-1, 2,0);
    tracep->declBus(c+20055,"axi4index_2_auto_out_awburst", false,-1, 1,0);
    tracep->declBus(c+20117,"axi4index_2_auto_out_awecho_extra_id", false,-1, 2,0);
    tracep->declBit(c+7367,"axi4index_2_auto_out_wready", false,-1);
    tracep->declBit(c+20054,"axi4index_2_auto_out_wvalid", false,-1);
    tracep->declQuad(c+20115,"axi4index_2_auto_out_wdata", false,-1, 63,0);
    tracep->declBus(c+20064,"axi4index_2_auto_out_wstrb", false,-1, 7,0);
    tracep->declBit(c+20054,"axi4index_2_auto_out_wlast", false,-1);
    tracep->declBit(c+20054,"axi4index_2_auto_out_bready", false,-1);
    tracep->declBit(c+19189,"axi4index_2_auto_out_bvalid", false,-1);
    tracep->declBit(c+19182,"axi4index_2_auto_out_bid", false,-1);
    tracep->declBus(c+17037,"axi4index_2_auto_out_bresp", false,-1, 1,0);
    tracep->declBus(c+17034,"axi4index_2_auto_out_becho_extra_id", false,-1, 2,0);
    tracep->declBit(c+7368,"axi4index_2_auto_out_arready", false,-1);
    tracep->declBit(c+20054,"axi4index_2_auto_out_arvalid", false,-1);
    tracep->declBit(c+20054,"axi4index_2_auto_out_arid", false,-1);
    tracep->declBus(c+20124,"axi4index_2_auto_out_araddr", false,-1, 31,0);
    tracep->declBus(c+20064,"axi4index_2_auto_out_arlen", false,-1, 7,0);
    tracep->declBus(c+20117,"axi4index_2_auto_out_arsize", false,-1, 2,0);
    tracep->declBus(c+20055,"axi4index_2_auto_out_arburst", false,-1, 1,0);
    tracep->declBus(c+20117,"axi4index_2_auto_out_arecho_extra_id", false,-1, 2,0);
    tracep->declBit(c+20054,"axi4index_2_auto_out_rready", false,-1);
    tracep->declBit(c+17029,"axi4index_2_auto_out_rvalid", false,-1);
    tracep->declBit(c+19185,"axi4index_2_auto_out_rid", false,-1);
    tracep->declQuad(c+17030,"axi4index_2_auto_out_rdata", false,-1, 63,0);
    tracep->declBus(c+17032,"axi4index_2_auto_out_rresp", false,-1, 1,0);
    tracep->declBus(c+17035,"axi4index_2_auto_out_recho_extra_id", false,-1, 2,0);
    tracep->declBit(c+17038,"axi4index_2_auto_out_rlast", false,-1);
    tracep->declBit(c+20019,"err_clock", false,-1);
    tracep->declBit(c+20020,"err_reset", false,-1);
    tracep->declBit(c+7369,"err_auto_in_a_ready", false,-1);
    tracep->declBit(c+19190,"err_auto_in_a_valid", false,-1);
    tracep->declBus(c+19191,"err_auto_in_a_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+19192,"err_auto_in_a_bits_param", false,-1, 2,0);
    tracep->declBus(c+19193,"err_auto_in_a_bits_size", false,-1, 2,0);
    tracep->declBus(c+19194,"err_auto_in_a_bits_source", false,-1, 6,0);
    tracep->declBus(c+19195,"err_auto_in_a_bits_address", false,-1, 12,0);
    tracep->declBus(c+19196,"err_auto_in_a_bits_mask", false,-1, 3,0);
    tracep->declBit(c+17041,"err_auto_in_a_bits_corrupt", false,-1);
    tracep->declBit(c+7370,"err_auto_in_c_ready", false,-1);
    tracep->declBit(c+18170,"err_auto_in_c_valid", false,-1);
    tracep->declBus(c+7371,"err_auto_in_c_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7372,"err_auto_in_c_bits_param", false,-1, 2,0);
    tracep->declBus(c+7373,"err_auto_in_c_bits_size", false,-1, 2,0);
    tracep->declBus(c+7374,"err_auto_in_c_bits_source", false,-1, 6,0);
    tracep->declBus(c+7375,"err_auto_in_c_bits_address", false,-1, 12,0);
    tracep->declBit(c+7376,"err_auto_in_d_ready", false,-1);
    tracep->declBit(c+7377,"err_auto_in_d_valid", false,-1);
    tracep->declBus(c+7241,"err_auto_in_d_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7242,"err_auto_in_d_bits_param", false,-1, 1,0);
    tracep->declBus(c+7243,"err_auto_in_d_bits_size", false,-1, 2,0);
    tracep->declBus(c+7244,"err_auto_in_d_bits_source", false,-1, 6,0);
    tracep->declBit(c+7245,"err_auto_in_d_bits_denied", false,-1);
    tracep->declBit(c+7378,"err_auto_in_d_bits_corrupt", false,-1);
    tracep->declBit(c+18168,"err_auto_in_e_valid", false,-1);
    tracep->declBit(c+20019,"atomics_clock", false,-1);
    tracep->declBit(c+20020,"atomics_reset", false,-1);
    tracep->declBit(c+19197,"atomics_auto_in_a_ready", false,-1);
    tracep->declBit(c+19198,"atomics_auto_in_a_valid", false,-1);
    tracep->declBus(c+7379,"atomics_auto_in_a_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7380,"atomics_auto_in_a_bits_param", false,-1, 2,0);
    tracep->declBus(c+7381,"atomics_auto_in_a_bits_size", false,-1, 3,0);
    tracep->declBus(c+7382,"atomics_auto_in_a_bits_source", false,-1, 6,0);
    tracep->declBus(c+7383,"atomics_auto_in_a_bits_address", false,-1, 31,0);
    tracep->declBus(c+7384,"atomics_auto_in_a_bits_mask", false,-1, 7,0);
    tracep->declQuad(c+7385,"atomics_auto_in_a_bits_data", false,-1, 63,0);
    tracep->declBit(c+7218,"atomics_auto_in_c_ready", false,-1);
    tracep->declBit(c+18167,"atomics_auto_in_c_valid", false,-1);
    tracep->declBus(c+7219,"atomics_auto_in_c_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7220,"atomics_auto_in_c_bits_param", false,-1, 2,0);
    tracep->declBus(c+7221,"atomics_auto_in_c_bits_size", false,-1, 3,0);
    tracep->declBus(c+7222,"atomics_auto_in_c_bits_source", false,-1, 6,0);
    tracep->declBus(c+7223,"atomics_auto_in_c_bits_address", false,-1, 31,0);
    tracep->declBit(c+7387,"atomics_auto_in_d_ready", false,-1);
    tracep->declBit(c+7388,"atomics_auto_in_d_valid", false,-1);
    tracep->declBus(c+7389,"atomics_auto_in_d_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7227,"atomics_auto_in_d_bits_param", false,-1, 1,0);
    tracep->declBus(c+7228,"atomics_auto_in_d_bits_size", false,-1, 3,0);
    tracep->declBus(c+7229,"atomics_auto_in_d_bits_source", false,-1, 6,0);
    tracep->declBit(c+7390,"atomics_auto_in_d_bits_denied", false,-1);
    tracep->declQuad(c+7391,"atomics_auto_in_d_bits_data", false,-1, 63,0);
    tracep->declBit(c+7393,"atomics_auto_in_d_bits_corrupt", false,-1);
    tracep->declBit(c+7234,"atomics_auto_in_e_ready", false,-1);
    tracep->declBit(c+16361,"atomics_auto_in_e_valid", false,-1);
    tracep->declBit(c+7235,"atomics_auto_in_e_bits_sink", false,-1);
    tracep->declBit(c+19113,"atomics_auto_out_a_ready", false,-1);
    tracep->declBit(c+19114,"atomics_auto_out_a_valid", false,-1);
    tracep->declBus(c+19115,"atomics_auto_out_a_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+19116,"atomics_auto_out_a_bits_param", false,-1, 2,0);
    tracep->declBus(c+19117,"atomics_auto_out_a_bits_size", false,-1, 3,0);
    tracep->declBus(c+19118,"atomics_auto_out_a_bits_source", false,-1, 6,0);
    tracep->declBus(c+19119,"atomics_auto_out_a_bits_address", false,-1, 31,0);
    tracep->declBus(c+19120,"atomics_auto_out_a_bits_mask", false,-1, 7,0);
    tracep->declQuad(c+19121,"atomics_auto_out_a_bits_data", false,-1, 63,0);
    tracep->declBit(c+19123,"atomics_auto_out_a_bits_corrupt", false,-1);
    tracep->declBit(c+7218,"atomics_auto_out_c_ready", false,-1);
    tracep->declBit(c+18167,"atomics_auto_out_c_valid", false,-1);
    tracep->declBus(c+7219,"atomics_auto_out_c_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7220,"atomics_auto_out_c_bits_param", false,-1, 2,0);
    tracep->declBus(c+7221,"atomics_auto_out_c_bits_size", false,-1, 3,0);
    tracep->declBus(c+7222,"atomics_auto_out_c_bits_source", false,-1, 6,0);
    tracep->declBus(c+7223,"atomics_auto_out_c_bits_address", false,-1, 31,0);
    tracep->declBit(c+7224,"atomics_auto_out_d_ready", false,-1);
    tracep->declBit(c+7225,"atomics_auto_out_d_valid", false,-1);
    tracep->declBus(c+7226,"atomics_auto_out_d_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7227,"atomics_auto_out_d_bits_param", false,-1, 1,0);
    tracep->declBus(c+7228,"atomics_auto_out_d_bits_size", false,-1, 3,0);
    tracep->declBus(c+7229,"atomics_auto_out_d_bits_source", false,-1, 6,0);
    tracep->declBit(c+7230,"atomics_auto_out_d_bits_denied", false,-1);
    tracep->declQuad(c+7231,"atomics_auto_out_d_bits_data", false,-1, 63,0);
    tracep->declBit(c+7233,"atomics_auto_out_d_bits_corrupt", false,-1);
    tracep->declBit(c+7234,"atomics_auto_out_e_ready", false,-1);
    tracep->declBit(c+16361,"atomics_auto_out_e_valid", false,-1);
    tracep->declBit(c+7235,"atomics_auto_out_e_bits_sink", false,-1);
    tracep->declBit(c+20019,"fixer_1_clock", false,-1);
    tracep->declBit(c+20020,"fixer_1_reset", false,-1);
    tracep->declBit(c+19199,"fixer_1_auto_in_a_ready", false,-1);
    tracep->declBit(c+19200,"fixer_1_auto_in_a_valid", false,-1);
    tracep->declBus(c+7379,"fixer_1_auto_in_a_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7380,"fixer_1_auto_in_a_bits_param", false,-1, 2,0);
    tracep->declBus(c+7381,"fixer_1_auto_in_a_bits_size", false,-1, 3,0);
    tracep->declBus(c+7382,"fixer_1_auto_in_a_bits_source", false,-1, 6,0);
    tracep->declBus(c+7383,"fixer_1_auto_in_a_bits_address", false,-1, 31,0);
    tracep->declBus(c+7384,"fixer_1_auto_in_a_bits_mask", false,-1, 7,0);
    tracep->declQuad(c+7385,"fixer_1_auto_in_a_bits_data", false,-1, 63,0);
    tracep->declBit(c+7218,"fixer_1_auto_in_c_ready", false,-1);
    tracep->declBit(c+18167,"fixer_1_auto_in_c_valid", false,-1);
    tracep->declBus(c+7219,"fixer_1_auto_in_c_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7220,"fixer_1_auto_in_c_bits_param", false,-1, 2,0);
    tracep->declBus(c+7221,"fixer_1_auto_in_c_bits_size", false,-1, 3,0);
    tracep->declBus(c+7222,"fixer_1_auto_in_c_bits_source", false,-1, 6,0);
    tracep->declBus(c+7223,"fixer_1_auto_in_c_bits_address", false,-1, 31,0);
    tracep->declBit(c+7387,"fixer_1_auto_in_d_ready", false,-1);
    tracep->declBit(c+7388,"fixer_1_auto_in_d_valid", false,-1);
    tracep->declBus(c+7389,"fixer_1_auto_in_d_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7227,"fixer_1_auto_in_d_bits_param", false,-1, 1,0);
    tracep->declBus(c+7228,"fixer_1_auto_in_d_bits_size", false,-1, 3,0);
    tracep->declBus(c+7229,"fixer_1_auto_in_d_bits_source", false,-1, 6,0);
    tracep->declBit(c+7390,"fixer_1_auto_in_d_bits_denied", false,-1);
    tracep->declQuad(c+7391,"fixer_1_auto_in_d_bits_data", false,-1, 63,0);
    tracep->declBit(c+7393,"fixer_1_auto_in_d_bits_corrupt", false,-1);
    tracep->declBit(c+7234,"fixer_1_auto_in_e_ready", false,-1);
    tracep->declBit(c+16361,"fixer_1_auto_in_e_valid", false,-1);
    tracep->declBit(c+7235,"fixer_1_auto_in_e_bits_sink", false,-1);
    tracep->declBit(c+19197,"fixer_1_auto_out_a_ready", false,-1);
    tracep->declBit(c+19198,"fixer_1_auto_out_a_valid", false,-1);
    tracep->declBus(c+7379,"fixer_1_auto_out_a_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7380,"fixer_1_auto_out_a_bits_param", false,-1, 2,0);
    tracep->declBus(c+7381,"fixer_1_auto_out_a_bits_size", false,-1, 3,0);
    tracep->declBus(c+7382,"fixer_1_auto_out_a_bits_source", false,-1, 6,0);
    tracep->declBus(c+7383,"fixer_1_auto_out_a_bits_address", false,-1, 31,0);
    tracep->declBus(c+7384,"fixer_1_auto_out_a_bits_mask", false,-1, 7,0);
    tracep->declQuad(c+7385,"fixer_1_auto_out_a_bits_data", false,-1, 63,0);
    tracep->declBit(c+7218,"fixer_1_auto_out_c_ready", false,-1);
    tracep->declBit(c+18167,"fixer_1_auto_out_c_valid", false,-1);
    tracep->declBus(c+7219,"fixer_1_auto_out_c_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7220,"fixer_1_auto_out_c_bits_param", false,-1, 2,0);
    tracep->declBus(c+7221,"fixer_1_auto_out_c_bits_size", false,-1, 3,0);
    tracep->declBus(c+7222,"fixer_1_auto_out_c_bits_source", false,-1, 6,0);
    tracep->declBus(c+7223,"fixer_1_auto_out_c_bits_address", false,-1, 31,0);
    tracep->declBit(c+7387,"fixer_1_auto_out_d_ready", false,-1);
    tracep->declBit(c+7388,"fixer_1_auto_out_d_valid", false,-1);
    tracep->declBus(c+7389,"fixer_1_auto_out_d_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7227,"fixer_1_auto_out_d_bits_param", false,-1, 1,0);
    tracep->declBus(c+7228,"fixer_1_auto_out_d_bits_size", false,-1, 3,0);
    tracep->declBus(c+7229,"fixer_1_auto_out_d_bits_source", false,-1, 6,0);
    tracep->declBit(c+7390,"fixer_1_auto_out_d_bits_denied", false,-1);
    tracep->declQuad(c+7391,"fixer_1_auto_out_d_bits_data", false,-1, 63,0);
    tracep->declBit(c+7393,"fixer_1_auto_out_d_bits_corrupt", false,-1);
    tracep->declBit(c+7234,"fixer_1_auto_out_e_ready", false,-1);
    tracep->declBit(c+16361,"fixer_1_auto_out_e_valid", false,-1);
    tracep->declBit(c+7235,"fixer_1_auto_out_e_bits_sink", false,-1);
    tracep->declBit(c+20019,"hints_clock", false,-1);
    tracep->declBit(c+20020,"hints_reset", false,-1);
    tracep->declBit(c+19201,"hints_auto_in_a_ready", false,-1);
    tracep->declBit(c+19202,"hints_auto_in_a_valid", false,-1);
    tracep->declBus(c+7280,"hints_auto_in_a_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7281,"hints_auto_in_a_bits_param", false,-1, 2,0);
    tracep->declBus(c+7282,"hints_auto_in_a_bits_size", false,-1, 3,0);
    tracep->declBus(c+7283,"hints_auto_in_a_bits_source", false,-1, 5,0);
    tracep->declBus(c+7284,"hints_auto_in_a_bits_address", false,-1, 31,0);
    tracep->declBus(c+7394,"hints_auto_in_a_bits_mask", false,-1, 7,0);
    tracep->declQuad(c+7385,"hints_auto_in_a_bits_data", false,-1, 63,0);
    tracep->declBit(c+7218,"hints_auto_in_c_ready", false,-1);
    tracep->declBit(c+18167,"hints_auto_in_c_valid", false,-1);
    tracep->declBus(c+7219,"hints_auto_in_c_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7220,"hints_auto_in_c_bits_param", false,-1, 2,0);
    tracep->declBus(c+7221,"hints_auto_in_c_bits_size", false,-1, 3,0);
    tracep->declBus(c+7288,"hints_auto_in_c_bits_source", false,-1, 5,0);
    tracep->declBus(c+7223,"hints_auto_in_c_bits_address", false,-1, 31,0);
    tracep->declBit(c+7387,"hints_auto_in_d_ready", false,-1);
    tracep->declBit(c+7388,"hints_auto_in_d_valid", false,-1);
    tracep->declBus(c+7395,"hints_auto_in_d_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7227,"hints_auto_in_d_bits_param", false,-1, 1,0);
    tracep->declBus(c+7228,"hints_auto_in_d_bits_size", false,-1, 3,0);
    tracep->declBus(c+7396,"hints_auto_in_d_bits_source", false,-1, 5,0);
    tracep->declBit(c+7390,"hints_auto_in_d_bits_denied", false,-1);
    tracep->declQuad(c+7391,"hints_auto_in_d_bits_data", false,-1, 63,0);
    tracep->declBit(c+7393,"hints_auto_in_d_bits_corrupt", false,-1);
    tracep->declBit(c+7234,"hints_auto_in_e_ready", false,-1);
    tracep->declBit(c+16361,"hints_auto_in_e_valid", false,-1);
    tracep->declBit(c+7235,"hints_auto_in_e_bits_sink", false,-1);
    tracep->declBit(c+19199,"hints_auto_out_a_ready", false,-1);
    tracep->declBit(c+19200,"hints_auto_out_a_valid", false,-1);
    tracep->declBus(c+7379,"hints_auto_out_a_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7380,"hints_auto_out_a_bits_param", false,-1, 2,0);
    tracep->declBus(c+7381,"hints_auto_out_a_bits_size", false,-1, 3,0);
    tracep->declBus(c+7382,"hints_auto_out_a_bits_source", false,-1, 6,0);
    tracep->declBus(c+7383,"hints_auto_out_a_bits_address", false,-1, 31,0);
    tracep->declBus(c+7384,"hints_auto_out_a_bits_mask", false,-1, 7,0);
    tracep->declQuad(c+7385,"hints_auto_out_a_bits_data", false,-1, 63,0);
    tracep->declBit(c+7218,"hints_auto_out_c_ready", false,-1);
    tracep->declBit(c+18167,"hints_auto_out_c_valid", false,-1);
    tracep->declBus(c+7219,"hints_auto_out_c_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7220,"hints_auto_out_c_bits_param", false,-1, 2,0);
    tracep->declBus(c+7221,"hints_auto_out_c_bits_size", false,-1, 3,0);
    tracep->declBus(c+7222,"hints_auto_out_c_bits_source", false,-1, 6,0);
    tracep->declBus(c+7223,"hints_auto_out_c_bits_address", false,-1, 31,0);
    tracep->declBit(c+7387,"hints_auto_out_d_ready", false,-1);
    tracep->declBit(c+7388,"hints_auto_out_d_valid", false,-1);
    tracep->declBus(c+7389,"hints_auto_out_d_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7227,"hints_auto_out_d_bits_param", false,-1, 1,0);
    tracep->declBus(c+7228,"hints_auto_out_d_bits_size", false,-1, 3,0);
    tracep->declBus(c+7229,"hints_auto_out_d_bits_source", false,-1, 6,0);
    tracep->declBit(c+7390,"hints_auto_out_d_bits_denied", false,-1);
    tracep->declQuad(c+7391,"hints_auto_out_d_bits_data", false,-1, 63,0);
    tracep->declBit(c+7393,"hints_auto_out_d_bits_corrupt", false,-1);
    tracep->declBit(c+7234,"hints_auto_out_e_ready", false,-1);
    tracep->declBit(c+16361,"hints_auto_out_e_valid", false,-1);
    tracep->declBit(c+7235,"hints_auto_out_e_bits_sink", false,-1);
    tracep->declBit(c+20019,"widget_1_clock", false,-1);
    tracep->declBit(c+20020,"widget_1_reset", false,-1);
    tracep->declBit(c+19154,"widget_1_auto_in_a_ready", false,-1);
    tracep->declBit(c+19155,"widget_1_auto_in_a_valid", false,-1);
    tracep->declBus(c+7280,"widget_1_auto_in_a_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7281,"widget_1_auto_in_a_bits_param", false,-1, 2,0);
    tracep->declBus(c+7282,"widget_1_auto_in_a_bits_size", false,-1, 3,0);
    tracep->declBus(c+7283,"widget_1_auto_in_a_bits_source", false,-1, 5,0);
    tracep->declBus(c+7284,"widget_1_auto_in_a_bits_address", false,-1, 31,0);
    tracep->declBus(c+7285,"widget_1_auto_in_a_bits_mask", false,-1, 3,0);
    tracep->declBus(c+7286,"widget_1_auto_in_a_bits_data", false,-1, 31,0);
    tracep->declBit(c+7287,"widget_1_auto_in_c_ready", false,-1);
    tracep->declBit(c+18169,"widget_1_auto_in_c_valid", false,-1);
    tracep->declBus(c+7219,"widget_1_auto_in_c_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7220,"widget_1_auto_in_c_bits_param", false,-1, 2,0);
    tracep->declBus(c+7221,"widget_1_auto_in_c_bits_size", false,-1, 3,0);
    tracep->declBus(c+7288,"widget_1_auto_in_c_bits_source", false,-1, 5,0);
    tracep->declBus(c+7223,"widget_1_auto_in_c_bits_address", false,-1, 31,0);
    tracep->declBit(c+7289,"widget_1_auto_in_d_ready", false,-1);
    tracep->declBit(c+7290,"widget_1_auto_in_d_valid", false,-1);
    tracep->declBus(c+7291,"widget_1_auto_in_d_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7292,"widget_1_auto_in_d_bits_param", false,-1, 1,0);
    tracep->declBus(c+7293,"widget_1_auto_in_d_bits_size", false,-1, 3,0);
    tracep->declBus(c+7294,"widget_1_auto_in_d_bits_source", false,-1, 5,0);
    tracep->declBit(c+7295,"widget_1_auto_in_d_bits_denied", false,-1);
    tracep->declBus(c+7296,"widget_1_auto_in_d_bits_data", false,-1, 31,0);
    tracep->declBit(c+7297,"widget_1_auto_in_d_bits_corrupt", false,-1);
    tracep->declBit(c+7234,"widget_1_auto_in_e_ready", false,-1);
    tracep->declBit(c+16361,"widget_1_auto_in_e_valid", false,-1);
    tracep->declBit(c+7235,"widget_1_auto_in_e_bits_sink", false,-1);
    tracep->declBit(c+19201,"widget_1_auto_out_a_ready", false,-1);
    tracep->declBit(c+19202,"widget_1_auto_out_a_valid", false,-1);
    tracep->declBus(c+7280,"widget_1_auto_out_a_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7281,"widget_1_auto_out_a_bits_param", false,-1, 2,0);
    tracep->declBus(c+7282,"widget_1_auto_out_a_bits_size", false,-1, 3,0);
    tracep->declBus(c+7283,"widget_1_auto_out_a_bits_source", false,-1, 5,0);
    tracep->declBus(c+7284,"widget_1_auto_out_a_bits_address", false,-1, 31,0);
    tracep->declBus(c+7394,"widget_1_auto_out_a_bits_mask", false,-1, 7,0);
    tracep->declQuad(c+7385,"widget_1_auto_out_a_bits_data", false,-1, 63,0);
    tracep->declBit(c+7218,"widget_1_auto_out_c_ready", false,-1);
    tracep->declBit(c+18167,"widget_1_auto_out_c_valid", false,-1);
    tracep->declBus(c+7219,"widget_1_auto_out_c_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7220,"widget_1_auto_out_c_bits_param", false,-1, 2,0);
    tracep->declBus(c+7221,"widget_1_auto_out_c_bits_size", false,-1, 3,0);
    tracep->declBus(c+7288,"widget_1_auto_out_c_bits_source", false,-1, 5,0);
    tracep->declBus(c+7223,"widget_1_auto_out_c_bits_address", false,-1, 31,0);
    tracep->declBit(c+7387,"widget_1_auto_out_d_ready", false,-1);
    tracep->declBit(c+7388,"widget_1_auto_out_d_valid", false,-1);
    tracep->declBus(c+7395,"widget_1_auto_out_d_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7227,"widget_1_auto_out_d_bits_param", false,-1, 1,0);
    tracep->declBus(c+7228,"widget_1_auto_out_d_bits_size", false,-1, 3,0);
    tracep->declBus(c+7396,"widget_1_auto_out_d_bits_source", false,-1, 5,0);
    tracep->declBit(c+7390,"widget_1_auto_out_d_bits_denied", false,-1);
    tracep->declQuad(c+7391,"widget_1_auto_out_d_bits_data", false,-1, 63,0);
    tracep->declBit(c+7393,"widget_1_auto_out_d_bits_corrupt", false,-1);
    tracep->declBit(c+7234,"widget_1_auto_out_e_ready", false,-1);
    tracep->declBit(c+16361,"widget_1_auto_out_e_valid", false,-1);
    tracep->declBit(c+7235,"widget_1_auto_out_e_bits_sink", false,-1);
    tracep->declBit(c+20019,"widget_2_clock", false,-1);
    tracep->declBit(c+20020,"widget_2_reset", false,-1);
    tracep->declBit(c+7236,"widget_2_auto_in_a_ready", false,-1);
    tracep->declBit(c+19124,"widget_2_auto_in_a_valid", false,-1);
    tracep->declBus(c+19115,"widget_2_auto_in_a_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+19116,"widget_2_auto_in_a_bits_param", false,-1, 2,0);
    tracep->declBus(c+19125,"widget_2_auto_in_a_bits_size", false,-1, 2,0);
    tracep->declBus(c+19118,"widget_2_auto_in_a_bits_source", false,-1, 6,0);
    tracep->declBus(c+19126,"widget_2_auto_in_a_bits_address", false,-1, 12,0);
    tracep->declBus(c+19120,"widget_2_auto_in_a_bits_mask", false,-1, 7,0);
    tracep->declBit(c+19123,"widget_2_auto_in_a_bits_corrupt", false,-1);
    tracep->declBit(c+7218,"widget_2_auto_in_c_ready", false,-1);
    tracep->declBit(c+18167,"widget_2_auto_in_c_valid", false,-1);
    tracep->declBus(c+7219,"widget_2_auto_in_c_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7220,"widget_2_auto_in_c_bits_param", false,-1, 2,0);
    tracep->declBus(c+7237,"widget_2_auto_in_c_bits_size", false,-1, 2,0);
    tracep->declBus(c+7222,"widget_2_auto_in_c_bits_source", false,-1, 6,0);
    tracep->declBus(c+7238,"widget_2_auto_in_c_bits_address", false,-1, 12,0);
    tracep->declBit(c+7239,"widget_2_auto_in_d_ready", false,-1);
    tracep->declBit(c+7240,"widget_2_auto_in_d_valid", false,-1);
    tracep->declBus(c+7241,"widget_2_auto_in_d_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7242,"widget_2_auto_in_d_bits_param", false,-1, 1,0);
    tracep->declBus(c+7243,"widget_2_auto_in_d_bits_size", false,-1, 2,0);
    tracep->declBus(c+7244,"widget_2_auto_in_d_bits_source", false,-1, 6,0);
    tracep->declBit(c+7245,"widget_2_auto_in_d_bits_denied", false,-1);
    tracep->declBit(c+7246,"widget_2_auto_in_d_bits_corrupt", false,-1);
    tracep->declBit(c+18168,"widget_2_auto_in_e_valid", false,-1);
    tracep->declBit(c+7369,"widget_2_auto_out_a_ready", false,-1);
    tracep->declBit(c+19190,"widget_2_auto_out_a_valid", false,-1);
    tracep->declBus(c+19191,"widget_2_auto_out_a_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+19192,"widget_2_auto_out_a_bits_param", false,-1, 2,0);
    tracep->declBus(c+19193,"widget_2_auto_out_a_bits_size", false,-1, 2,0);
    tracep->declBus(c+19194,"widget_2_auto_out_a_bits_source", false,-1, 6,0);
    tracep->declBus(c+19195,"widget_2_auto_out_a_bits_address", false,-1, 12,0);
    tracep->declBus(c+19196,"widget_2_auto_out_a_bits_mask", false,-1, 3,0);
    tracep->declBit(c+17041,"widget_2_auto_out_a_bits_corrupt", false,-1);
    tracep->declBit(c+7370,"widget_2_auto_out_c_ready", false,-1);
    tracep->declBit(c+18170,"widget_2_auto_out_c_valid", false,-1);
    tracep->declBus(c+7371,"widget_2_auto_out_c_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7372,"widget_2_auto_out_c_bits_param", false,-1, 2,0);
    tracep->declBus(c+7373,"widget_2_auto_out_c_bits_size", false,-1, 2,0);
    tracep->declBus(c+7374,"widget_2_auto_out_c_bits_source", false,-1, 6,0);
    tracep->declBus(c+7375,"widget_2_auto_out_c_bits_address", false,-1, 12,0);
    tracep->declBit(c+7376,"widget_2_auto_out_d_ready", false,-1);
    tracep->declBit(c+7377,"widget_2_auto_out_d_valid", false,-1);
    tracep->declBus(c+7241,"widget_2_auto_out_d_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7242,"widget_2_auto_out_d_bits_param", false,-1, 1,0);
    tracep->declBus(c+7243,"widget_2_auto_out_d_bits_size", false,-1, 2,0);
    tracep->declBus(c+7244,"widget_2_auto_out_d_bits_source", false,-1, 6,0);
    tracep->declBit(c+7245,"widget_2_auto_out_d_bits_denied", false,-1);
    tracep->declBit(c+7378,"widget_2_auto_out_d_bits_corrupt", false,-1);
    tracep->declBit(c+18168,"widget_2_auto_out_e_valid", false,-1);
    tracep->pushNamePrefix("atomics ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+19197,"auto_in_a_ready", false,-1);
    tracep->declBit(c+19198,"auto_in_a_valid", false,-1);
    tracep->declBus(c+7379,"auto_in_a_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7380,"auto_in_a_bits_param", false,-1, 2,0);
    tracep->declBus(c+7381,"auto_in_a_bits_size", false,-1, 3,0);
    tracep->declBus(c+7382,"auto_in_a_bits_source", false,-1, 6,0);
    tracep->declBus(c+7383,"auto_in_a_bits_address", false,-1, 31,0);
    tracep->declBus(c+7384,"auto_in_a_bits_mask", false,-1, 7,0);
    tracep->declQuad(c+7385,"auto_in_a_bits_data", false,-1, 63,0);
    tracep->declBit(c+7218,"auto_in_c_ready", false,-1);
    tracep->declBit(c+18167,"auto_in_c_valid", false,-1);
    tracep->declBus(c+7219,"auto_in_c_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7220,"auto_in_c_bits_param", false,-1, 2,0);
    tracep->declBus(c+7221,"auto_in_c_bits_size", false,-1, 3,0);
    tracep->declBus(c+7222,"auto_in_c_bits_source", false,-1, 6,0);
    tracep->declBus(c+7223,"auto_in_c_bits_address", false,-1, 31,0);
    tracep->declBit(c+7387,"auto_in_d_ready", false,-1);
    tracep->declBit(c+7388,"auto_in_d_valid", false,-1);
    tracep->declBus(c+7389,"auto_in_d_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7227,"auto_in_d_bits_param", false,-1, 1,0);
    tracep->declBus(c+7228,"auto_in_d_bits_size", false,-1, 3,0);
    tracep->declBus(c+7229,"auto_in_d_bits_source", false,-1, 6,0);
    tracep->declBit(c+7390,"auto_in_d_bits_denied", false,-1);
    tracep->declQuad(c+7391,"auto_in_d_bits_data", false,-1, 63,0);
    tracep->declBit(c+7393,"auto_in_d_bits_corrupt", false,-1);
    tracep->declBit(c+7234,"auto_in_e_ready", false,-1);
    tracep->declBit(c+16361,"auto_in_e_valid", false,-1);
    tracep->declBit(c+7235,"auto_in_e_bits_sink", false,-1);
    tracep->declBit(c+19113,"auto_out_a_ready", false,-1);
    tracep->declBit(c+19114,"auto_out_a_valid", false,-1);
    tracep->declBus(c+19115,"auto_out_a_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+19116,"auto_out_a_bits_param", false,-1, 2,0);
    tracep->declBus(c+19117,"auto_out_a_bits_size", false,-1, 3,0);
    tracep->declBus(c+19118,"auto_out_a_bits_source", false,-1, 6,0);
    tracep->declBus(c+19119,"auto_out_a_bits_address", false,-1, 31,0);
    tracep->declBus(c+19120,"auto_out_a_bits_mask", false,-1, 7,0);
    tracep->declQuad(c+19121,"auto_out_a_bits_data", false,-1, 63,0);
    tracep->declBit(c+19123,"auto_out_a_bits_corrupt", false,-1);
    tracep->declBit(c+7218,"auto_out_c_ready", false,-1);
    tracep->declBit(c+18167,"auto_out_c_valid", false,-1);
    tracep->declBus(c+7219,"auto_out_c_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7220,"auto_out_c_bits_param", false,-1, 2,0);
    tracep->declBus(c+7221,"auto_out_c_bits_size", false,-1, 3,0);
    tracep->declBus(c+7222,"auto_out_c_bits_source", false,-1, 6,0);
    tracep->declBus(c+7223,"auto_out_c_bits_address", false,-1, 31,0);
    tracep->declBit(c+7224,"auto_out_d_ready", false,-1);
    tracep->declBit(c+7225,"auto_out_d_valid", false,-1);
    tracep->declBus(c+7226,"auto_out_d_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7227,"auto_out_d_bits_param", false,-1, 1,0);
    tracep->declBus(c+7228,"auto_out_d_bits_size", false,-1, 3,0);
    tracep->declBus(c+7229,"auto_out_d_bits_source", false,-1, 6,0);
    tracep->declBit(c+7230,"auto_out_d_bits_denied", false,-1);
    tracep->declQuad(c+7231,"auto_out_d_bits_data", false,-1, 63,0);
    tracep->declBit(c+7233,"auto_out_d_bits_corrupt", false,-1);
    tracep->declBit(c+7234,"auto_out_e_ready", false,-1);
    tracep->declBit(c+16361,"auto_out_e_valid", false,-1);
    tracep->declBit(c+7235,"auto_out_e_bits_sink", false,-1);
    tracep->declBit(c+20019,"monitor_clock", false,-1);
    tracep->declBit(c+20020,"monitor_reset", false,-1);
    tracep->declBit(c+19197,"monitor_io_in_a_ready", false,-1);
    tracep->declBit(c+19198,"monitor_io_in_a_valid", false,-1);
    tracep->declBus(c+7379,"monitor_io_in_a_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7380,"monitor_io_in_a_bits_param", false,-1, 2,0);
    tracep->declBus(c+7381,"monitor_io_in_a_bits_size", false,-1, 3,0);
    tracep->declBus(c+7382,"monitor_io_in_a_bits_source", false,-1, 6,0);
    tracep->declBus(c+7383,"monitor_io_in_a_bits_address", false,-1, 31,0);
    tracep->declBus(c+7384,"monitor_io_in_a_bits_mask", false,-1, 7,0);
    tracep->declBit(c+7218,"monitor_io_in_c_ready", false,-1);
    tracep->declBit(c+18167,"monitor_io_in_c_valid", false,-1);
    tracep->declBus(c+7219,"monitor_io_in_c_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7220,"monitor_io_in_c_bits_param", false,-1, 2,0);
    tracep->declBus(c+7221,"monitor_io_in_c_bits_size", false,-1, 3,0);
    tracep->declBus(c+7222,"monitor_io_in_c_bits_source", false,-1, 6,0);
    tracep->declBus(c+7223,"monitor_io_in_c_bits_address", false,-1, 31,0);
    tracep->declBit(c+7387,"monitor_io_in_d_ready", false,-1);
    tracep->declBit(c+7388,"monitor_io_in_d_valid", false,-1);
    tracep->declBus(c+7389,"monitor_io_in_d_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7227,"monitor_io_in_d_bits_param", false,-1, 1,0);
    tracep->declBus(c+7228,"monitor_io_in_d_bits_size", false,-1, 3,0);
    tracep->declBus(c+7229,"monitor_io_in_d_bits_source", false,-1, 6,0);
    tracep->declBit(c+7390,"monitor_io_in_d_bits_denied", false,-1);
    tracep->declBit(c+7393,"monitor_io_in_d_bits_corrupt", false,-1);
    tracep->declBit(c+7234,"monitor_io_in_e_ready", false,-1);
    tracep->declBit(c+16361,"monitor_io_in_e_valid", false,-1);
    tracep->declBit(c+7235,"monitor_io_in_e_bits_sink", false,-1);
    tracep->declBus(c+7397,"cam_s_0_state", false,-1, 1,0);
    tracep->declBus(c+7398,"cam_a_0_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7399,"cam_a_0_bits_param", false,-1, 2,0);
    tracep->declBus(c+7400,"cam_a_0_bits_size", false,-1, 3,0);
    tracep->declBus(c+7401,"cam_a_0_bits_source", false,-1, 6,0);
    tracep->declBus(c+7402,"cam_a_0_bits_address", false,-1, 31,0);
    tracep->declBus(c+7403,"cam_a_0_bits_mask", false,-1, 7,0);
    tracep->declQuad(c+7404,"cam_a_0_bits_data", false,-1, 63,0);
    tracep->declBus(c+7406,"cam_a_0_fifoId", false,-1, 1,0);
    tracep->declBus(c+7407,"cam_a_0_lut", false,-1, 3,0);
    tracep->declQuad(c+7408,"cam_d_0_data", false,-1, 63,0);
    tracep->declBit(c+7410,"cam_d_0_denied", false,-1);
    tracep->declBit(c+7411,"cam_d_0_corrupt", false,-1);
    tracep->declBit(c+7412,"cam_free_0", false,-1);
    tracep->declBit(c+7413,"cam_amo_0", false,-1);
    tracep->declBit(c+7414,"cam_abusy_0", false,-1);
    tracep->declBit(c+7415,"cam_dmatch_0", false,-1);
    tracep->declBit(c+7416,"a_isLogical", false,-1);
    tracep->declBit(c+7417,"a_isArithmetic", false,-1);
    tracep->declBit(c+7418,"a_isSupported", false,-1);
    tracep->declBus(c+7419,"a_fifoId", false,-1, 1,0);
    tracep->declBit(c+7420,"a_cam_busy", false,-1);
    tracep->declBit(c+7421,"indexes_hi", false,-1);
    tracep->declBit(c+7422,"indexes_lo", false,-1);
    tracep->declBus(c+7423,"indexes_0", false,-1, 1,0);
    tracep->declBit(c+7424,"indexes_hi_1", false,-1);
    tracep->declBit(c+7425,"indexes_lo_1", false,-1);
    tracep->declBus(c+7426,"indexes_1", false,-1, 1,0);
    tracep->declBit(c+7427,"indexes_hi_2", false,-1);
    tracep->declBit(c+7428,"indexes_lo_2", false,-1);
    tracep->declBus(c+7429,"indexes_2", false,-1, 1,0);
    tracep->declBit(c+7430,"indexes_hi_3", false,-1);
    tracep->declBit(c+7431,"indexes_lo_3", false,-1);
    tracep->declBus(c+7432,"indexes_3", false,-1, 1,0);
    tracep->declBit(c+7433,"indexes_hi_4", false,-1);
    tracep->declBit(c+7434,"indexes_lo_4", false,-1);
    tracep->declBus(c+7435,"indexes_4", false,-1, 1,0);
    tracep->declBit(c+7436,"indexes_hi_5", false,-1);
    tracep->declBit(c+7437,"indexes_lo_5", false,-1);
    tracep->declBus(c+7438,"indexes_5", false,-1, 1,0);
    tracep->declBit(c+7439,"indexes_hi_6", false,-1);
    tracep->declBit(c+7440,"indexes_lo_6", false,-1);
    tracep->declBus(c+7441,"indexes_6", false,-1, 1,0);
    tracep->declBit(c+7442,"indexes_hi_7", false,-1);
    tracep->declBit(c+7443,"indexes_lo_7", false,-1);
    tracep->declBus(c+7444,"indexes_7", false,-1, 1,0);
    tracep->declBit(c+7445,"indexes_hi_8", false,-1);
    tracep->declBit(c+7446,"indexes_lo_8", false,-1);
    tracep->declBus(c+7447,"indexes_8", false,-1, 1,0);
    tracep->declBit(c+7448,"indexes_hi_9", false,-1);
    tracep->declBit(c+7449,"indexes_lo_9", false,-1);
    tracep->declBus(c+7450,"indexes_9", false,-1, 1,0);
    tracep->declBit(c+7451,"indexes_hi_10", false,-1);
    tracep->declBit(c+7452,"indexes_lo_10", false,-1);
    tracep->declBus(c+7453,"indexes_10", false,-1, 1,0);
    tracep->declBit(c+7454,"indexes_hi_11", false,-1);
    tracep->declBit(c+7455,"indexes_lo_11", false,-1);
    tracep->declBus(c+7456,"indexes_11", false,-1, 1,0);
    tracep->declBit(c+7457,"indexes_hi_12", false,-1);
    tracep->declBit(c+7458,"indexes_lo_12", false,-1);
    tracep->declBus(c+7459,"indexes_12", false,-1, 1,0);
    tracep->declBit(c+7460,"indexes_hi_13", false,-1);
    tracep->declBit(c+7461,"indexes_lo_13", false,-1);
    tracep->declBus(c+7462,"indexes_13", false,-1, 1,0);
    tracep->declBit(c+7463,"indexes_hi_14", false,-1);
    tracep->declBit(c+7464,"indexes_lo_14", false,-1);
    tracep->declBus(c+7465,"indexes_14", false,-1, 1,0);
    tracep->declBit(c+7466,"indexes_hi_15", false,-1);
    tracep->declBit(c+7467,"indexes_lo_15", false,-1);
    tracep->declBus(c+7468,"indexes_15", false,-1, 1,0);
    tracep->declBit(c+7469,"indexes_hi_16", false,-1);
    tracep->declBit(c+7470,"indexes_lo_16", false,-1);
    tracep->declBus(c+7471,"indexes_16", false,-1, 1,0);
    tracep->declBit(c+7472,"indexes_hi_17", false,-1);
    tracep->declBit(c+7473,"indexes_lo_17", false,-1);
    tracep->declBus(c+7474,"indexes_17", false,-1, 1,0);
    tracep->declBit(c+7475,"indexes_hi_18", false,-1);
    tracep->declBit(c+7476,"indexes_lo_18", false,-1);
    tracep->declBus(c+7477,"indexes_18", false,-1, 1,0);
    tracep->declBit(c+7478,"indexes_hi_19", false,-1);
    tracep->declBit(c+7479,"indexes_lo_19", false,-1);
    tracep->declBus(c+7480,"indexes_19", false,-1, 1,0);
    tracep->declBit(c+7481,"indexes_hi_20", false,-1);
    tracep->declBit(c+7482,"indexes_lo_20", false,-1);
    tracep->declBus(c+7483,"indexes_20", false,-1, 1,0);
    tracep->declBit(c+7484,"indexes_hi_21", false,-1);
    tracep->declBit(c+7485,"indexes_lo_21", false,-1);
    tracep->declBus(c+7486,"indexes_21", false,-1, 1,0);
    tracep->declBit(c+7487,"indexes_hi_22", false,-1);
    tracep->declBit(c+7488,"indexes_lo_22", false,-1);
    tracep->declBus(c+7489,"indexes_22", false,-1, 1,0);
    tracep->declBit(c+7490,"indexes_hi_23", false,-1);
    tracep->declBit(c+7491,"indexes_lo_23", false,-1);
    tracep->declBus(c+7492,"indexes_23", false,-1, 1,0);
    tracep->declBit(c+7493,"indexes_hi_24", false,-1);
    tracep->declBit(c+7494,"indexes_lo_24", false,-1);
    tracep->declBus(c+7495,"indexes_24", false,-1, 1,0);
    tracep->declBit(c+7496,"indexes_hi_25", false,-1);
    tracep->declBit(c+7497,"indexes_lo_25", false,-1);
    tracep->declBus(c+7498,"indexes_25", false,-1, 1,0);
    tracep->declBit(c+7499,"indexes_hi_26", false,-1);
    tracep->declBit(c+7500,"indexes_lo_26", false,-1);
    tracep->declBus(c+7501,"indexes_26", false,-1, 1,0);
    tracep->declBit(c+7502,"indexes_hi_27", false,-1);
    tracep->declBit(c+7503,"indexes_lo_27", false,-1);
    tracep->declBus(c+7504,"indexes_27", false,-1, 1,0);
    tracep->declBit(c+7505,"indexes_hi_28", false,-1);
    tracep->declBit(c+7506,"indexes_lo_28", false,-1);
    tracep->declBus(c+7507,"indexes_28", false,-1, 1,0);
    tracep->declBit(c+7508,"indexes_hi_29", false,-1);
    tracep->declBit(c+7509,"indexes_lo_29", false,-1);
    tracep->declBus(c+7510,"indexes_29", false,-1, 1,0);
    tracep->declBit(c+7511,"indexes_hi_30", false,-1);
    tracep->declBit(c+7512,"indexes_lo_30", false,-1);
    tracep->declBus(c+7513,"indexes_30", false,-1, 1,0);
    tracep->declBit(c+7514,"indexes_hi_31", false,-1);
    tracep->declBit(c+7515,"indexes_lo_31", false,-1);
    tracep->declBus(c+7516,"indexes_31", false,-1, 1,0);
    tracep->declBit(c+7517,"indexes_hi_32", false,-1);
    tracep->declBit(c+7518,"indexes_lo_32", false,-1);
    tracep->declBus(c+7519,"indexes_32", false,-1, 1,0);
    tracep->declBit(c+7520,"indexes_hi_33", false,-1);
    tracep->declBit(c+7521,"indexes_lo_33", false,-1);
    tracep->declBus(c+7522,"indexes_33", false,-1, 1,0);
    tracep->declBit(c+7523,"indexes_hi_34", false,-1);
    tracep->declBit(c+7524,"indexes_lo_34", false,-1);
    tracep->declBus(c+7525,"indexes_34", false,-1, 1,0);
    tracep->declBit(c+7526,"indexes_hi_35", false,-1);
    tracep->declBit(c+7527,"indexes_lo_35", false,-1);
    tracep->declBus(c+7528,"indexes_35", false,-1, 1,0);
    tracep->declBit(c+7529,"indexes_hi_36", false,-1);
    tracep->declBit(c+7530,"indexes_lo_36", false,-1);
    tracep->declBus(c+7531,"indexes_36", false,-1, 1,0);
    tracep->declBit(c+7532,"indexes_hi_37", false,-1);
    tracep->declBit(c+7533,"indexes_lo_37", false,-1);
    tracep->declBus(c+7534,"indexes_37", false,-1, 1,0);
    tracep->declBit(c+7535,"indexes_hi_38", false,-1);
    tracep->declBit(c+7536,"indexes_lo_38", false,-1);
    tracep->declBus(c+7537,"indexes_38", false,-1, 1,0);
    tracep->declBit(c+7538,"indexes_hi_39", false,-1);
    tracep->declBit(c+7539,"indexes_lo_39", false,-1);
    tracep->declBus(c+7540,"indexes_39", false,-1, 1,0);
    tracep->declBit(c+7541,"indexes_hi_40", false,-1);
    tracep->declBit(c+7542,"indexes_lo_40", false,-1);
    tracep->declBus(c+7543,"indexes_40", false,-1, 1,0);
    tracep->declBit(c+7544,"indexes_hi_41", false,-1);
    tracep->declBit(c+7545,"indexes_lo_41", false,-1);
    tracep->declBus(c+7546,"indexes_41", false,-1, 1,0);
    tracep->declBit(c+7547,"indexes_hi_42", false,-1);
    tracep->declBit(c+7548,"indexes_lo_42", false,-1);
    tracep->declBus(c+7549,"indexes_42", false,-1, 1,0);
    tracep->declBit(c+7550,"indexes_hi_43", false,-1);
    tracep->declBit(c+7551,"indexes_lo_43", false,-1);
    tracep->declBus(c+7552,"indexes_43", false,-1, 1,0);
    tracep->declBit(c+7553,"indexes_hi_44", false,-1);
    tracep->declBit(c+7554,"indexes_lo_44", false,-1);
    tracep->declBus(c+7555,"indexes_44", false,-1, 1,0);
    tracep->declBit(c+7556,"indexes_hi_45", false,-1);
    tracep->declBit(c+7557,"indexes_lo_45", false,-1);
    tracep->declBus(c+7558,"indexes_45", false,-1, 1,0);
    tracep->declBit(c+7559,"indexes_hi_46", false,-1);
    tracep->declBit(c+7560,"indexes_lo_46", false,-1);
    tracep->declBus(c+7561,"indexes_46", false,-1, 1,0);
    tracep->declBit(c+7562,"indexes_hi_47", false,-1);
    tracep->declBit(c+7563,"indexes_lo_47", false,-1);
    tracep->declBus(c+7564,"indexes_47", false,-1, 1,0);
    tracep->declBit(c+7565,"indexes_hi_48", false,-1);
    tracep->declBit(c+7566,"indexes_lo_48", false,-1);
    tracep->declBus(c+7567,"indexes_48", false,-1, 1,0);
    tracep->declBit(c+7568,"indexes_hi_49", false,-1);
    tracep->declBit(c+7569,"indexes_lo_49", false,-1);
    tracep->declBus(c+7570,"indexes_49", false,-1, 1,0);
    tracep->declBit(c+7571,"indexes_hi_50", false,-1);
    tracep->declBit(c+7572,"indexes_lo_50", false,-1);
    tracep->declBus(c+7573,"indexes_50", false,-1, 1,0);
    tracep->declBit(c+7574,"indexes_hi_51", false,-1);
    tracep->declBit(c+7575,"indexes_lo_51", false,-1);
    tracep->declBus(c+7576,"indexes_51", false,-1, 1,0);
    tracep->declBit(c+7577,"indexes_hi_52", false,-1);
    tracep->declBit(c+7578,"indexes_lo_52", false,-1);
    tracep->declBus(c+7579,"indexes_52", false,-1, 1,0);
    tracep->declBit(c+7580,"indexes_hi_53", false,-1);
    tracep->declBit(c+7581,"indexes_lo_53", false,-1);
    tracep->declBus(c+7582,"indexes_53", false,-1, 1,0);
    tracep->declBit(c+7583,"indexes_hi_54", false,-1);
    tracep->declBit(c+7584,"indexes_lo_54", false,-1);
    tracep->declBus(c+7585,"indexes_54", false,-1, 1,0);
    tracep->declBit(c+7586,"indexes_hi_55", false,-1);
    tracep->declBit(c+7587,"indexes_lo_55", false,-1);
    tracep->declBus(c+7588,"indexes_55", false,-1, 1,0);
    tracep->declBit(c+7589,"indexes_hi_56", false,-1);
    tracep->declBit(c+7590,"indexes_lo_56", false,-1);
    tracep->declBus(c+7591,"indexes_56", false,-1, 1,0);
    tracep->declBit(c+7592,"indexes_hi_57", false,-1);
    tracep->declBit(c+7593,"indexes_lo_57", false,-1);
    tracep->declBus(c+7594,"indexes_57", false,-1, 1,0);
    tracep->declBit(c+7595,"indexes_hi_58", false,-1);
    tracep->declBit(c+7596,"indexes_lo_58", false,-1);
    tracep->declBus(c+7597,"indexes_58", false,-1, 1,0);
    tracep->declBit(c+7598,"indexes_hi_59", false,-1);
    tracep->declBit(c+7599,"indexes_lo_59", false,-1);
    tracep->declBus(c+7600,"indexes_59", false,-1, 1,0);
    tracep->declBit(c+7601,"indexes_hi_60", false,-1);
    tracep->declBit(c+7602,"indexes_lo_60", false,-1);
    tracep->declBus(c+7603,"indexes_60", false,-1, 1,0);
    tracep->declBit(c+7604,"indexes_hi_61", false,-1);
    tracep->declBit(c+7605,"indexes_lo_61", false,-1);
    tracep->declBus(c+7606,"indexes_61", false,-1, 1,0);
    tracep->declBit(c+7607,"indexes_hi_62", false,-1);
    tracep->declBit(c+7608,"indexes_lo_62", false,-1);
    tracep->declBus(c+7609,"indexes_62", false,-1, 1,0);
    tracep->declBit(c+7610,"indexes_hi_63", false,-1);
    tracep->declBit(c+7611,"indexes_lo_63", false,-1);
    tracep->declBus(c+7612,"indexes_63", false,-1, 1,0);
    tracep->declBit(c+7613,"logic_out_lo_lo_lo_lo_lo_lo", false,-1);
    tracep->declBit(c+7614,"logic_out_lo_lo_lo_lo_lo_hi", false,-1);
    tracep->declBit(c+7615,"logic_out_lo_lo_lo_lo_hi_lo", false,-1);
    tracep->declBit(c+7616,"logic_out_lo_lo_lo_lo_hi_hi", false,-1);
    tracep->declBit(c+7617,"logic_out_lo_lo_lo_hi_lo_lo", false,-1);
    tracep->declBit(c+7618,"logic_out_lo_lo_lo_hi_lo_hi", false,-1);
    tracep->declBit(c+7619,"logic_out_lo_lo_lo_hi_hi_lo", false,-1);
    tracep->declBit(c+7620,"logic_out_lo_lo_lo_hi_hi_hi", false,-1);
    tracep->declBit(c+7621,"logic_out_lo_lo_hi_lo_lo_lo", false,-1);
    tracep->declBit(c+7622,"logic_out_lo_lo_hi_lo_lo_hi", false,-1);
    tracep->declBit(c+7623,"logic_out_lo_lo_hi_lo_hi_lo", false,-1);
    tracep->declBit(c+7624,"logic_out_lo_lo_hi_lo_hi_hi", false,-1);
    tracep->declBit(c+7625,"logic_out_lo_lo_hi_hi_lo_lo", false,-1);
    tracep->declBit(c+7626,"logic_out_lo_lo_hi_hi_lo_hi", false,-1);
    tracep->declBit(c+7627,"logic_out_lo_lo_hi_hi_hi_lo", false,-1);
    tracep->declBit(c+7628,"logic_out_lo_lo_hi_hi_hi_hi", false,-1);
    tracep->declBit(c+7629,"logic_out_lo_hi_lo_lo_lo_lo", false,-1);
    tracep->declBit(c+7630,"logic_out_lo_hi_lo_lo_lo_hi", false,-1);
    tracep->declBit(c+7631,"logic_out_lo_hi_lo_lo_hi_lo", false,-1);
    tracep->declBit(c+7632,"logic_out_lo_hi_lo_lo_hi_hi", false,-1);
    tracep->declBit(c+7633,"logic_out_lo_hi_lo_hi_lo_lo", false,-1);
    tracep->declBit(c+7634,"logic_out_lo_hi_lo_hi_lo_hi", false,-1);
    tracep->declBit(c+7635,"logic_out_lo_hi_lo_hi_hi_lo", false,-1);
    tracep->declBit(c+7636,"logic_out_lo_hi_lo_hi_hi_hi", false,-1);
    tracep->declBit(c+7637,"logic_out_lo_hi_hi_lo_lo_lo", false,-1);
    tracep->declBit(c+7638,"logic_out_lo_hi_hi_lo_lo_hi", false,-1);
    tracep->declBit(c+7639,"logic_out_lo_hi_hi_lo_hi_lo", false,-1);
    tracep->declBit(c+7640,"logic_out_lo_hi_hi_lo_hi_hi", false,-1);
    tracep->declBit(c+7641,"logic_out_lo_hi_hi_hi_lo_lo", false,-1);
    tracep->declBit(c+7642,"logic_out_lo_hi_hi_hi_lo_hi", false,-1);
    tracep->declBit(c+7643,"logic_out_lo_hi_hi_hi_hi_lo", false,-1);
    tracep->declBit(c+7644,"logic_out_lo_hi_hi_hi_hi_hi", false,-1);
    tracep->declBit(c+7645,"logic_out_hi_lo_lo_lo_lo_lo", false,-1);
    tracep->declBit(c+7646,"logic_out_hi_lo_lo_lo_lo_hi", false,-1);
    tracep->declBit(c+7647,"logic_out_hi_lo_lo_lo_hi_lo", false,-1);
    tracep->declBit(c+7648,"logic_out_hi_lo_lo_lo_hi_hi", false,-1);
    tracep->declBit(c+7649,"logic_out_hi_lo_lo_hi_lo_lo", false,-1);
    tracep->declBit(c+7650,"logic_out_hi_lo_lo_hi_lo_hi", false,-1);
    tracep->declBit(c+7651,"logic_out_hi_lo_lo_hi_hi_lo", false,-1);
    tracep->declBit(c+7652,"logic_out_hi_lo_lo_hi_hi_hi", false,-1);
    tracep->declBit(c+7653,"logic_out_hi_lo_hi_lo_lo_lo", false,-1);
    tracep->declBit(c+7654,"logic_out_hi_lo_hi_lo_lo_hi", false,-1);
    tracep->declBit(c+7655,"logic_out_hi_lo_hi_lo_hi_lo", false,-1);
    tracep->declBit(c+7656,"logic_out_hi_lo_hi_lo_hi_hi", false,-1);
    tracep->declBit(c+7657,"logic_out_hi_lo_hi_hi_lo_lo", false,-1);
    tracep->declBit(c+7658,"logic_out_hi_lo_hi_hi_lo_hi", false,-1);
    tracep->declBit(c+7659,"logic_out_hi_lo_hi_hi_hi_lo", false,-1);
    tracep->declBit(c+7660,"logic_out_hi_lo_hi_hi_hi_hi", false,-1);
    tracep->declBit(c+7661,"logic_out_hi_hi_lo_lo_lo_lo", false,-1);
    tracep->declBit(c+7662,"logic_out_hi_hi_lo_lo_lo_hi", false,-1);
    tracep->declBit(c+7663,"logic_out_hi_hi_lo_lo_hi_lo", false,-1);
    tracep->declBit(c+7664,"logic_out_hi_hi_lo_lo_hi_hi", false,-1);
    tracep->declBit(c+7665,"logic_out_hi_hi_lo_hi_lo_lo", false,-1);
    tracep->declBit(c+7666,"logic_out_hi_hi_lo_hi_lo_hi", false,-1);
    tracep->declBit(c+7667,"logic_out_hi_hi_lo_hi_hi_lo", false,-1);
    tracep->declBit(c+7668,"logic_out_hi_hi_lo_hi_hi_hi", false,-1);
    tracep->declBit(c+7669,"logic_out_hi_hi_hi_lo_lo_lo", false,-1);
    tracep->declBit(c+7670,"logic_out_hi_hi_hi_lo_lo_hi", false,-1);
    tracep->declBit(c+7671,"logic_out_hi_hi_hi_lo_hi_lo", false,-1);
    tracep->declBit(c+7672,"logic_out_hi_hi_hi_lo_hi_hi", false,-1);
    tracep->declBit(c+7673,"logic_out_hi_hi_hi_hi_lo_lo", false,-1);
    tracep->declBit(c+7674,"logic_out_hi_hi_hi_hi_lo_hi", false,-1);
    tracep->declBit(c+7675,"logic_out_hi_hi_hi_hi_hi_lo", false,-1);
    tracep->declBit(c+7676,"logic_out_hi_hi_hi_hi_hi_hi", false,-1);
    tracep->declBus(c+7677,"logic_out_lo_lo_lo", false,-1, 7,0);
    tracep->declBus(c+7678,"logic_out_lo_lo", false,-1, 15,0);
    tracep->declBus(c+7679,"logic_out_lo_hi_lo", false,-1, 7,0);
    tracep->declBus(c+7680,"logic_out_lo", false,-1, 31,0);
    tracep->declBus(c+7681,"logic_out_hi_lo_lo", false,-1, 7,0);
    tracep->declBus(c+7682,"logic_out_hi_lo", false,-1, 15,0);
    tracep->declBus(c+7683,"logic_out_hi_hi_lo", false,-1, 7,0);
    tracep->declBus(c+7684,"logic_out_hi", false,-1, 31,0);
    tracep->declQuad(c+7685,"logic_out", false,-1, 63,0);
    tracep->declBit(c+7687,"unsigned_", false,-1);
    tracep->declBit(c+7688,"take_max", false,-1);
    tracep->declBit(c+7689,"adder", false,-1);
    tracep->declBus(c+7690,"signSel", false,-1, 7,0);
    tracep->declBus(c+7691,"signbits_a", false,-1, 7,0);
    tracep->declBus(c+7692,"signbits_d", false,-1, 7,0);
    tracep->declBus(c+7693,"signbit_a", false,-1, 7,0);
    tracep->declBus(c+7694,"signbit_d", false,-1, 7,0);
    tracep->declBus(c+7695,"signext_a_lo_lo_lo", false,-1, 7,0);
    tracep->declBus(c+7696,"signext_a_lo_lo_hi", false,-1, 7,0);
    tracep->declBus(c+7697,"signext_a_lo_hi_lo", false,-1, 7,0);
    tracep->declBus(c+7698,"signext_a_lo_hi_hi", false,-1, 7,0);
    tracep->declBus(c+7699,"signext_a_hi_lo_lo", false,-1, 7,0);
    tracep->declBus(c+7700,"signext_a_hi_lo_hi", false,-1, 7,0);
    tracep->declBus(c+7701,"signext_a_hi_hi_lo", false,-1, 7,0);
    tracep->declBus(c+7702,"signext_a_hi_hi_hi", false,-1, 7,0);
    tracep->declQuad(c+7703,"signext_a", false,-1, 63,0);
    tracep->declBus(c+7705,"signext_d_lo_lo_lo", false,-1, 7,0);
    tracep->declBus(c+7706,"signext_d_lo_lo_hi", false,-1, 7,0);
    tracep->declBus(c+7707,"signext_d_lo_hi_lo", false,-1, 7,0);
    tracep->declBus(c+7708,"signext_d_lo_hi_hi", false,-1, 7,0);
    tracep->declBus(c+7709,"signext_d_hi_lo_lo", false,-1, 7,0);
    tracep->declBus(c+7710,"signext_d_hi_lo_hi", false,-1, 7,0);
    tracep->declBus(c+7711,"signext_d_hi_hi_lo", false,-1, 7,0);
    tracep->declBus(c+7712,"signext_d_hi_hi_hi", false,-1, 7,0);
    tracep->declQuad(c+7713,"signext_d", false,-1, 63,0);
    tracep->declBus(c+7715,"wide_mask_lo_lo_lo", false,-1, 7,0);
    tracep->declBus(c+7716,"wide_mask_lo_lo_hi", false,-1, 7,0);
    tracep->declBus(c+7717,"wide_mask_lo_hi_lo", false,-1, 7,0);
    tracep->declBus(c+7718,"wide_mask_lo_hi_hi", false,-1, 7,0);
    tracep->declBus(c+7719,"wide_mask_hi_lo_lo", false,-1, 7,0);
    tracep->declBus(c+7720,"wide_mask_hi_lo_hi", false,-1, 7,0);
    tracep->declBus(c+7721,"wide_mask_hi_hi_lo", false,-1, 7,0);
    tracep->declBus(c+7722,"wide_mask_hi_hi_hi", false,-1, 7,0);
    tracep->declQuad(c+7723,"wide_mask", false,-1, 63,0);
    tracep->declQuad(c+7725,"a_a_ext", false,-1, 63,0);
    tracep->declQuad(c+7727,"a_d_ext", false,-1, 63,0);
    tracep->declQuad(c+7729,"a_d_inv", false,-1, 63,0);
    tracep->declQuad(c+7731,"adder_out", false,-1, 63,0);
    tracep->declBit(c+7733,"a_bigger_uneq", false,-1);
    tracep->declBit(c+7734,"a_bigger", false,-1);
    tracep->declBit(c+7735,"pick_a", false,-1);
    tracep->declQuad(c+7736,"arith_out", false,-1, 63,0);
    tracep->declQuad(c+7738,"amo_data", false,-1, 63,0);
    tracep->declBit(c+7740,"a_allow", false,-1);
    tracep->declBus(c+7741,"beatsLeft", false,-1, 4,0);
    tracep->declBit(c+7742,"idle", false,-1);
    tracep->declBit(c+19203,"source_i_valid", false,-1);
    tracep->declBit(c+19204,"readys_1", false,-1);
    tracep->declBit(c+7743,"state_1", false,-1);
    tracep->declBit(c+17042,"allowed_1", false,-1);
    tracep->declBit(c+19205,"out_1_ready", false,-1);
    tracep->declBus(c+7744,"source_i_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7745,"source_i_bits_param", false,-1, 2,0);
    tracep->declBus(c+7746,"source_c_bits_a_mask_sizeOH_shiftAmount", false,-1, 1,0);
    tracep->declBus(c+7747,"source_c_bits_a_mask_sizeOH", false,-1, 2,0);
    tracep->declBit(c+7748,"source_c_bits_a_mask_size", false,-1);
    tracep->declBit(c+7749,"source_c_bits_a_mask_bit", false,-1);
    tracep->declBit(c+7750,"source_c_bits_a_mask_nbit", false,-1);
    tracep->declBit(c+7751,"source_c_bits_a_mask_acc", false,-1);
    tracep->declBit(c+7752,"source_c_bits_a_mask_acc_1", false,-1);
    tracep->declBit(c+7753,"source_c_bits_a_mask_size_1", false,-1);
    tracep->declBit(c+7754,"source_c_bits_a_mask_bit_1", false,-1);
    tracep->declBit(c+7755,"source_c_bits_a_mask_nbit_1", false,-1);
    tracep->declBit(c+7756,"source_c_bits_a_mask_eq_2", false,-1);
    tracep->declBit(c+7757,"source_c_bits_a_mask_acc_2", false,-1);
    tracep->declBit(c+7758,"source_c_bits_a_mask_eq_3", false,-1);
    tracep->declBit(c+7759,"source_c_bits_a_mask_acc_3", false,-1);
    tracep->declBit(c+7760,"source_c_bits_a_mask_eq_4", false,-1);
    tracep->declBit(c+7761,"source_c_bits_a_mask_acc_4", false,-1);
    tracep->declBit(c+7762,"source_c_bits_a_mask_eq_5", false,-1);
    tracep->declBit(c+7763,"source_c_bits_a_mask_acc_5", false,-1);
    tracep->declBit(c+20056,"source_c_bits_a_mask_size_2", false,-1);
    tracep->declBit(c+7764,"source_c_bits_a_mask_bit_2", false,-1);
    tracep->declBit(c+7765,"source_c_bits_a_mask_nbit_2", false,-1);
    tracep->declBit(c+7766,"source_c_bits_a_mask_eq_6", false,-1);
    tracep->declBit(c+7767,"source_c_bits_a_mask_lo_lo_lo", false,-1);
    tracep->declBit(c+7768,"source_c_bits_a_mask_eq_7", false,-1);
    tracep->declBit(c+7769,"source_c_bits_a_mask_lo_lo_hi", false,-1);
    tracep->declBit(c+7770,"source_c_bits_a_mask_eq_8", false,-1);
    tracep->declBit(c+7771,"source_c_bits_a_mask_lo_hi_lo", false,-1);
    tracep->declBit(c+7772,"source_c_bits_a_mask_eq_9", false,-1);
    tracep->declBit(c+7773,"source_c_bits_a_mask_lo_hi_hi", false,-1);
    tracep->declBit(c+7774,"source_c_bits_a_mask_eq_10", false,-1);
    tracep->declBit(c+7775,"source_c_bits_a_mask_hi_lo_lo", false,-1);
    tracep->declBit(c+7776,"source_c_bits_a_mask_eq_11", false,-1);
    tracep->declBit(c+7777,"source_c_bits_a_mask_hi_lo_hi", false,-1);
    tracep->declBit(c+7778,"source_c_bits_a_mask_eq_12", false,-1);
    tracep->declBit(c+7779,"source_c_bits_a_mask_hi_hi_lo", false,-1);
    tracep->declBit(c+7780,"source_c_bits_a_mask_eq_13", false,-1);
    tracep->declBit(c+7781,"source_c_bits_a_mask_hi_hi_hi", false,-1);
    tracep->declBus(c+7782,"source_c_bits_a_mask", false,-1, 7,0);
    tracep->declBus(c+7783,"decode", false,-1, 4,0);
    tracep->declBit(c+7784,"opdata", false,-1);
    tracep->declBit(c+17043,"latch", false,-1);
    tracep->declBit(c+19206,"readys_0", false,-1);
    tracep->declBit(c+19207,"earlyWinner_0", false,-1);
    tracep->declBit(c+19208,"earlyWinner_1", false,-1);
    tracep->declBit(c+7785,"state_0", false,-1);
    tracep->declBit(c+19209,"muxStateEarly_0", false,-1);
    tracep->declBit(c+19210,"muxStateEarly_1", false,-1);
    tracep->declBit(c+19114,"sink_ACancel_earlyValid", false,-1);
    tracep->declBit(c+17044,"allowed_0", false,-1);
    tracep->declBit(c+17045,"out_ready", false,-1);
    tracep->declBus(c+7786,"d_first_counter", false,-1, 4,0);
    tracep->declBit(c+7787,"d_first", false,-1);
    tracep->declBit(c+7788,"d_ackd", false,-1);
    tracep->declBit(c+7789,"d_cam_sel_raw_0", false,-1);
    tracep->declBit(c+7790,"d_cam_sel_match_0", false,-1);
    tracep->declBit(c+7791,"d_drop", false,-1);
    tracep->declBit(c+7224,"bundleOut_0_d_ready", false,-1);
    tracep->declBus(c+7792,"d_first_beats1_decode", false,-1, 4,0);
    tracep->declBit(c+7793,"d_first_beats1_opdata", false,-1);
    tracep->declBus(c+7794,"d_first_counter1", false,-1, 4,0);
    tracep->declBit(c+7795,"d_ack", false,-1);
    tracep->declBit(c+7796,"d_replace", false,-1);
    tracep->pushNamePrefix("monitor ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+19197,"io_in_a_ready", false,-1);
    tracep->declBit(c+19198,"io_in_a_valid", false,-1);
    tracep->declBus(c+7379,"io_in_a_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7380,"io_in_a_bits_param", false,-1, 2,0);
    tracep->declBus(c+7381,"io_in_a_bits_size", false,-1, 3,0);
    tracep->declBus(c+7382,"io_in_a_bits_source", false,-1, 6,0);
    tracep->declBus(c+7383,"io_in_a_bits_address", false,-1, 31,0);
    tracep->declBus(c+7384,"io_in_a_bits_mask", false,-1, 7,0);
    tracep->declBit(c+7218,"io_in_c_ready", false,-1);
    tracep->declBit(c+18167,"io_in_c_valid", false,-1);
    tracep->declBus(c+7219,"io_in_c_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7220,"io_in_c_bits_param", false,-1, 2,0);
    tracep->declBus(c+7221,"io_in_c_bits_size", false,-1, 3,0);
    tracep->declBus(c+7222,"io_in_c_bits_source", false,-1, 6,0);
    tracep->declBus(c+7223,"io_in_c_bits_address", false,-1, 31,0);
    tracep->declBit(c+7387,"io_in_d_ready", false,-1);
    tracep->declBit(c+7388,"io_in_d_valid", false,-1);
    tracep->declBus(c+7389,"io_in_d_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7227,"io_in_d_bits_param", false,-1, 1,0);
    tracep->declBus(c+7228,"io_in_d_bits_size", false,-1, 3,0);
    tracep->declBus(c+7229,"io_in_d_bits_source", false,-1, 6,0);
    tracep->declBit(c+7390,"io_in_d_bits_denied", false,-1);
    tracep->declBit(c+7393,"io_in_d_bits_corrupt", false,-1);
    tracep->declBit(c+7234,"io_in_e_ready", false,-1);
    tracep->declBit(c+16361,"io_in_e_valid", false,-1);
    tracep->declBit(c+7235,"io_in_e_bits_sink", false,-1);
    tracep->declBus(c+36,"plusarg_reader_out", false,-1, 31,0);
    tracep->declBus(c+37,"plusarg_reader_1_out", false,-1, 31,0);
    tracep->declBit(c+7797,"source_ok", false,-1);
    tracep->declBus(c+7798,"is_aligned_mask", false,-1, 7,0);
    tracep->declBit(c+7799,"is_aligned", false,-1);
    tracep->declBus(c+7800,"mask_sizeOH_shiftAmount", false,-1, 1,0);
    tracep->declBus(c+7801,"mask_sizeOH", false,-1, 2,0);
    tracep->declBit(c+7802,"mask_size", false,-1);
    tracep->declBit(c+7803,"mask_bit", false,-1);
    tracep->declBit(c+7804,"mask_nbit", false,-1);
    tracep->declBit(c+7805,"mask_acc", false,-1);
    tracep->declBit(c+7806,"mask_acc_1", false,-1);
    tracep->declBit(c+7807,"mask_size_1", false,-1);
    tracep->declBit(c+7808,"mask_bit_1", false,-1);
    tracep->declBit(c+7809,"mask_nbit_1", false,-1);
    tracep->declBit(c+7810,"mask_eq_2", false,-1);
    tracep->declBit(c+7811,"mask_acc_2", false,-1);
    tracep->declBit(c+7812,"mask_eq_3", false,-1);
    tracep->declBit(c+7813,"mask_acc_3", false,-1);
    tracep->declBit(c+7814,"mask_eq_4", false,-1);
    tracep->declBit(c+7815,"mask_acc_4", false,-1);
    tracep->declBit(c+7816,"mask_eq_5", false,-1);
    tracep->declBit(c+7817,"mask_acc_5", false,-1);
    tracep->declBit(c+20056,"mask_size_2", false,-1);
    tracep->declBit(c+7818,"mask_bit_2", false,-1);
    tracep->declBit(c+7819,"mask_nbit_2", false,-1);
    tracep->declBit(c+7820,"mask_eq_6", false,-1);
    tracep->declBit(c+7821,"mask_lo_lo_lo", false,-1);
    tracep->declBit(c+7822,"mask_eq_7", false,-1);
    tracep->declBit(c+7823,"mask_lo_lo_hi", false,-1);
    tracep->declBit(c+7824,"mask_eq_8", false,-1);
    tracep->declBit(c+7825,"mask_lo_hi_lo", false,-1);
    tracep->declBit(c+7826,"mask_eq_9", false,-1);
    tracep->declBit(c+7827,"mask_lo_hi_hi", false,-1);
    tracep->declBit(c+7828,"mask_eq_10", false,-1);
    tracep->declBit(c+7829,"mask_hi_lo_lo", false,-1);
    tracep->declBit(c+7830,"mask_eq_11", false,-1);
    tracep->declBit(c+7831,"mask_hi_lo_hi", false,-1);
    tracep->declBit(c+7832,"mask_eq_12", false,-1);
    tracep->declBit(c+7833,"mask_hi_hi_lo", false,-1);
    tracep->declBit(c+7834,"mask_eq_13", false,-1);
    tracep->declBit(c+7835,"mask_hi_hi_hi", false,-1);
    tracep->declBus(c+7836,"mask", false,-1, 7,0);
    tracep->declBit(c+7837,"source_ok_1", false,-1);
    tracep->declBit(c+20056,"source_ok_2", false,-1);
    tracep->declBus(c+7838,"is_aligned_mask_2", false,-1, 7,0);
    tracep->declBit(c+7839,"is_aligned_2", false,-1);
    tracep->declBit(c+7840,"address_ok_1", false,-1);
    tracep->declBit(c+7841,"sink_ok_1", false,-1);
    tracep->declBus(c+7783,"a_first_beats1_decode", false,-1, 4,0);
    tracep->declBit(c+7784,"a_first_beats1_opdata", false,-1);
    tracep->declBus(c+7842,"a_first_counter", false,-1, 4,0);
    tracep->declBus(c+7843,"a_first_counter1", false,-1, 4,0);
    tracep->declBit(c+7844,"a_first", false,-1);
    tracep->declBus(c+7845,"opcode", false,-1, 2,0);
    tracep->declBus(c+7846,"param", false,-1, 2,0);
    tracep->declBus(c+7847,"size", false,-1, 3,0);
    tracep->declBus(c+7848,"source", false,-1, 6,0);
    tracep->declBus(c+7849,"address", false,-1, 31,0);
    tracep->declBus(c+7792,"d_first_beats1_decode", false,-1, 4,0);
    tracep->declBit(c+7850,"d_first_beats1_opdata", false,-1);
    tracep->declBus(c+7851,"d_first_counter", false,-1, 4,0);
    tracep->declBus(c+7852,"d_first_counter1", false,-1, 4,0);
    tracep->declBit(c+7853,"d_first", false,-1);
    tracep->declBus(c+7854,"opcode_1", false,-1, 2,0);
    tracep->declBus(c+7855,"param_1", false,-1, 1,0);
    tracep->declBus(c+7856,"size_1", false,-1, 3,0);
    tracep->declBus(c+7857,"source_1", false,-1, 6,0);
    tracep->declBit(c+7858,"denied", false,-1);
    tracep->declBus(c+7859,"c_first_beats1_decode", false,-1, 4,0);
    tracep->declBit(c+7860,"c_first_beats1_opdata", false,-1);
    tracep->declBus(c+7861,"c_first_counter", false,-1, 4,0);
    tracep->declBus(c+7862,"c_first_counter1", false,-1, 4,0);
    tracep->declBit(c+7863,"c_first", false,-1);
    tracep->declBus(c+7864,"opcode_3", false,-1, 2,0);
    tracep->declBus(c+7865,"param_3", false,-1, 2,0);
    tracep->declBus(c+7866,"size_3", false,-1, 3,0);
    tracep->declBus(c+7867,"source_3", false,-1, 6,0);
    tracep->declBus(c+7868,"address_2", false,-1, 31,0);
    tracep->declArray(c+7869,"inflight", false,-1, 127,0);
    tracep->declArray(c+7873,"inflight_opcodes", false,-1, 511,0);
    tracep->declArray(c+7889,"inflight_sizes", false,-1, 1023,0);
    tracep->declBus(c+7921,"a_first_counter_1", false,-1, 4,0);
    tracep->declBus(c+7922,"a_first_counter1_1", false,-1, 4,0);
    tracep->declBit(c+7923,"a_first_1", false,-1);
    tracep->declBus(c+7924,"d_first_counter_1", false,-1, 4,0);
    tracep->declBus(c+7925,"d_first_counter1_1", false,-1, 4,0);
    tracep->declBit(c+7926,"d_first_1", false,-1);
    tracep->declArray(c+17046,"a_set_wo_ready", false,-1, 127,0);
    tracep->declBus(c+19211,"a_opcodes_set_interm", false,-1, 3,0);
    tracep->declBus(c+19212,"a_sizes_set_interm", false,-1, 4,0);
    tracep->declArray(c+17050,"a_set", false,-1, 127,0);
    tracep->declArray(c+7927,"d_clr_wo_ready", false,-1, 127,0);
    tracep->declArray(c+7931,"d_clr", false,-1, 127,0);
    tracep->declBit(c+17054,"same_cycle_resp", false,-1);
    tracep->declBus(c+7935,"a_opcode_lookup", false,-1, 3,0);
    tracep->declBus(c+7936,"a_size_lookup", false,-1, 7,0);
    tracep->declArray(c+17055,"a_opcodes_set", false,-1, 511,0);
    tracep->declArray(c+7937,"d_opcodes_clr", false,-1, 511,0);
    tracep->declArray(c+17071,"a_sizes_set", false,-1, 1023,0);
    tracep->declArray(c+7953,"d_sizes_clr", false,-1, 1023,0);
    tracep->declBus(c+7985,"watchdog", false,-1, 31,0);
    tracep->declArray(c+7986,"inflight_1", false,-1, 127,0);
    tracep->declArray(c+7990,"inflight_sizes_1", false,-1, 1023,0);
    tracep->declBus(c+8022,"c_first_counter_1", false,-1, 4,0);
    tracep->declBus(c+8023,"c_first_counter1_1", false,-1, 4,0);
    tracep->declBit(c+8024,"c_first_1", false,-1);
    tracep->declBus(c+8025,"d_first_counter_2", false,-1, 4,0);
    tracep->declBus(c+8026,"d_first_counter1_2", false,-1, 4,0);
    tracep->declBit(c+8027,"d_first_2", false,-1);
    tracep->declArray(c+16537,"c_set_wo_ready", false,-1, 127,0);
    tracep->declBus(c+18171,"c_sizes_set_interm", false,-1, 4,0);
    tracep->declArray(c+16541,"c_set", false,-1, 127,0);
    tracep->declArray(c+8028,"d_clr_wo_ready_1", false,-1, 127,0);
    tracep->declArray(c+8032,"d_clr_1", false,-1, 127,0);
    tracep->declBit(c+16545,"same_cycle_resp_1", false,-1);
    tracep->declBus(c+8036,"c_size_lookup", false,-1, 7,0);
    tracep->declArray(c+16546,"c_sizes_set", false,-1, 1023,0);
    tracep->declArray(c+8037,"d_sizes_clr_1", false,-1, 1023,0);
    tracep->declBus(c+8069,"watchdog_1", false,-1, 31,0);
    tracep->declBit(c+8070,"inflight_2", false,-1);
    tracep->declBus(c+8071,"d_first_counter_3", false,-1, 4,0);
    tracep->declBus(c+8072,"d_first_counter1_3", false,-1, 4,0);
    tracep->declBit(c+8073,"d_first_3", false,-1);
    tracep->declBit(c+8074,"d_set", false,-1);
    tracep->declBit(c+18172,"e_clr", false,-1);
    tracep->pushNamePrefix("plusarg_reader ");
    tracep->declArray(c+20118,"FORMAT", false,-1, 151,0);
    tracep->declBus(c+20123,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20124,"DEFAULT", false,-1, 31,0);
    tracep->declBus(c+36,"out", false,-1, 31,0);
    tracep->declBus(c+36,"myplus", false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("plusarg_reader_1 ");
    tracep->declArray(c+20118,"FORMAT", false,-1, 151,0);
    tracep->declBus(c+20123,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20124,"DEFAULT", false,-1, 31,0);
    tracep->declBus(c+37,"out", false,-1, 31,0);
    tracep->declBus(c+37,"myplus", false,-1, 31,0);
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("axi42tl ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+19178,"auto_in_awready", false,-1);
    tracep->declBit(c+7345,"auto_in_awvalid", false,-1);
    tracep->declBit(c+7346,"auto_in_awid", false,-1);
    tracep->declBus(c+7347,"auto_in_awaddr", false,-1, 31,0);
    tracep->declBus(c+7348,"auto_in_awlen", false,-1, 7,0);
    tracep->declBus(c+7349,"auto_in_awsize", false,-1, 2,0);
    tracep->declBit(c+19179,"auto_in_wready", false,-1);
    tracep->declBit(c+7350,"auto_in_wvalid", false,-1);
    tracep->declQuad(c+7351,"auto_in_wdata", false,-1, 63,0);
    tracep->declBus(c+7353,"auto_in_wstrb", false,-1, 7,0);
    tracep->declBit(c+7354,"auto_in_wlast", false,-1);
    tracep->declBit(c+19180,"auto_in_bready", false,-1);
    tracep->declBit(c+19181,"auto_in_bvalid", false,-1);
    tracep->declBit(c+19182,"auto_in_bid", false,-1);
    tracep->declBus(c+19183,"auto_in_bresp", false,-1, 1,0);
    tracep->declBit(c+19184,"auto_in_arready", false,-1);
    tracep->declBit(c+7355,"auto_in_arvalid", false,-1);
    tracep->declBit(c+7356,"auto_in_arid", false,-1);
    tracep->declBus(c+7357,"auto_in_araddr", false,-1, 31,0);
    tracep->declBus(c+7358,"auto_in_arlen", false,-1, 7,0);
    tracep->declBus(c+7359,"auto_in_arsize", false,-1, 2,0);
    tracep->declBit(c+20054,"auto_in_rready", false,-1);
    tracep->declBit(c+17029,"auto_in_rvalid", false,-1);
    tracep->declBit(c+19185,"auto_in_rid", false,-1);
    tracep->declQuad(c+17030,"auto_in_rdata", false,-1, 63,0);
    tracep->declBus(c+17032,"auto_in_rresp", false,-1, 1,0);
    tracep->declBit(c+17033,"auto_in_rlast", false,-1);
    tracep->declBit(c+19172,"auto_out_a_ready", false,-1);
    tracep->declBit(c+7337,"auto_out_a_valid", false,-1);
    tracep->declBus(c+7338,"auto_out_a_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7339,"auto_out_a_bits_size", false,-1, 2,0);
    tracep->declBus(c+7340,"auto_out_a_bits_source", false,-1, 3,0);
    tracep->declBus(c+7341,"auto_out_a_bits_address", false,-1, 31,0);
    tracep->declBus(c+7342,"auto_out_a_bits_mask", false,-1, 7,0);
    tracep->declQuad(c+7343,"auto_out_a_bits_data", false,-1, 63,0);
    tracep->declBit(c+19173,"auto_out_d_ready", false,-1);
    tracep->declBit(c+19174,"auto_out_d_valid", false,-1);
    tracep->declBus(c+19135,"auto_out_d_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+19137,"auto_out_d_bits_size", false,-1, 2,0);
    tracep->declBus(c+19138,"auto_out_d_bits_source", false,-1, 3,0);
    tracep->declBit(c+19140,"auto_out_d_bits_denied", false,-1);
    tracep->declQuad(c+19175,"auto_out_d_bits_data", false,-1, 63,0);
    tracep->declBit(c+19177,"auto_out_d_bits_corrupt", false,-1);
    tracep->declBit(c+20019,"deq_clock", false,-1);
    tracep->declBit(c+20020,"deq_reset", false,-1);
    tracep->declBit(c+8075,"deq_io_enq_ready", false,-1);
    tracep->declBit(c+19213,"deq_io_enq_valid", false,-1);
    tracep->declBit(c+19214,"deq_io_enq_bits_id", false,-1);
    tracep->declQuad(c+19175,"deq_io_enq_bits_data", false,-1, 63,0);
    tracep->declBus(c+19215,"deq_io_enq_bits_resp", false,-1, 1,0);
    tracep->declBit(c+19216,"deq_io_enq_bits_last", false,-1);
    tracep->declBit(c+20054,"deq_io_deq_ready", false,-1);
    tracep->declBit(c+17029,"deq_io_deq_valid", false,-1);
    tracep->declBit(c+19185,"deq_io_deq_bits_id", false,-1);
    tracep->declQuad(c+17030,"deq_io_deq_bits_data", false,-1, 63,0);
    tracep->declBus(c+17032,"deq_io_deq_bits_resp", false,-1, 1,0);
    tracep->declBit(c+17033,"deq_io_deq_bits_last", false,-1);
    tracep->declBit(c+20019,"q_bdeq_clock", false,-1);
    tracep->declBit(c+20020,"q_bdeq_reset", false,-1);
    tracep->declBit(c+8076,"q_bdeq_io_enq_ready", false,-1);
    tracep->declBit(c+19217,"q_bdeq_io_enq_valid", false,-1);
    tracep->declBit(c+19214,"q_bdeq_io_enq_bits_id", false,-1);
    tracep->declBus(c+19215,"q_bdeq_io_enq_bits_resp", false,-1, 1,0);
    tracep->declBit(c+19218,"q_bdeq_io_deq_ready", false,-1);
    tracep->declBit(c+19219,"q_bdeq_io_deq_valid", false,-1);
    tracep->declBit(c+19182,"q_bdeq_io_deq_bits_id", false,-1);
    tracep->declBus(c+19183,"q_bdeq_io_deq_bits_resp", false,-1, 1,0);
    tracep->declBus(c+8077,"r_size_lo", false,-1, 14,0);
    tracep->declBus(c+8078,"r_size_hi", false,-1, 7,0);
    tracep->declBus(c+8079,"r_size_lo_1", false,-1, 7,0);
    tracep->declBit(c+8080,"r_size_hi_1", false,-1);
    tracep->declBus(c+8081,"r_size_hi_2", false,-1, 3,0);
    tracep->declBus(c+8082,"r_size_lo_2", false,-1, 3,0);
    tracep->declBit(c+8083,"r_size_hi_3", false,-1);
    tracep->declBus(c+8084,"r_size_hi_4", false,-1, 1,0);
    tracep->declBus(c+8085,"r_size_lo_3", false,-1, 1,0);
    tracep->declBit(c+8086,"r_size_hi_5", false,-1);
    tracep->declBit(c+8087,"r_size_lo_4", false,-1);
    tracep->declBus(c+8088,"r_size", false,-1, 3,0);
    tracep->declBit(c+8089,"r_ok", false,-1);
    tracep->declBus(c+8090,"r_addr", false,-1, 31,0);
    tracep->declBus(c+8091,"r_count_0", false,-1, 2,0);
    tracep->declBus(c+8092,"r_count_1", false,-1, 2,0);
    tracep->declBus(c+8093,"r_id_hi_lo", false,-1, 1,0);
    tracep->declBus(c+8094,"r_id", false,-1, 3,0);
    tracep->declBus(c+8095,"a_mask_sizeOH_shiftAmount", false,-1, 1,0);
    tracep->declBus(c+8096,"a_mask_sizeOH", false,-1, 2,0);
    tracep->declBit(c+8097,"a_mask_size", false,-1);
    tracep->declBit(c+8098,"a_mask_bit", false,-1);
    tracep->declBit(c+8099,"a_mask_nbit", false,-1);
    tracep->declBit(c+8100,"a_mask_acc", false,-1);
    tracep->declBit(c+8101,"a_mask_acc_1", false,-1);
    tracep->declBit(c+8102,"a_mask_size_1", false,-1);
    tracep->declBit(c+8103,"a_mask_bit_1", false,-1);
    tracep->declBit(c+8104,"a_mask_nbit_1", false,-1);
    tracep->declBit(c+8105,"a_mask_eq_2", false,-1);
    tracep->declBit(c+8106,"a_mask_acc_2", false,-1);
    tracep->declBit(c+8107,"a_mask_eq_3", false,-1);
    tracep->declBit(c+8108,"a_mask_acc_3", false,-1);
    tracep->declBit(c+8109,"a_mask_eq_4", false,-1);
    tracep->declBit(c+8110,"a_mask_acc_4", false,-1);
    tracep->declBit(c+8111,"a_mask_eq_5", false,-1);
    tracep->declBit(c+8112,"a_mask_acc_5", false,-1);
    tracep->declBit(c+20056,"a_mask_size_2", false,-1);
    tracep->declBit(c+8113,"a_mask_bit_2", false,-1);
    tracep->declBit(c+8114,"a_mask_nbit_2", false,-1);
    tracep->declBit(c+8115,"a_mask_eq_6", false,-1);
    tracep->declBit(c+8116,"a_mask_lo_lo_lo", false,-1);
    tracep->declBit(c+8117,"a_mask_eq_7", false,-1);
    tracep->declBit(c+8118,"a_mask_lo_lo_hi", false,-1);
    tracep->declBit(c+8119,"a_mask_eq_8", false,-1);
    tracep->declBit(c+8120,"a_mask_lo_hi_lo", false,-1);
    tracep->declBit(c+8121,"a_mask_eq_9", false,-1);
    tracep->declBit(c+8122,"a_mask_lo_hi_hi", false,-1);
    tracep->declBit(c+8123,"a_mask_eq_10", false,-1);
    tracep->declBit(c+8124,"a_mask_hi_lo_lo", false,-1);
    tracep->declBit(c+8125,"a_mask_eq_11", false,-1);
    tracep->declBit(c+8126,"a_mask_hi_lo_hi", false,-1);
    tracep->declBit(c+8127,"a_mask_eq_12", false,-1);
    tracep->declBit(c+8128,"a_mask_hi_hi_lo", false,-1);
    tracep->declBit(c+8129,"a_mask_eq_13", false,-1);
    tracep->declBit(c+8130,"a_mask_hi_hi_hi", false,-1);
    tracep->declBus(c+8131,"a_mask", false,-1, 7,0);
    tracep->declBus(c+8132,"r_sel", false,-1, 1,0);
    tracep->declBus(c+8133,"beatsLeft", false,-1, 7,0);
    tracep->declBit(c+8134,"idle", false,-1);
    tracep->declBit(c+8135,"w_out_valid", false,-1);
    tracep->declBus(c+8136,"readys_filter_lo", false,-1, 1,0);
    tracep->declBus(c+8137,"readys_mask", false,-1, 1,0);
    tracep->declBus(c+8138,"readys_filter_hi", false,-1, 1,0);
    tracep->declBus(c+8139,"readys_filter", false,-1, 3,0);
    tracep->declBus(c+8140,"readys_unready", false,-1, 3,0);
    tracep->declBus(c+8141,"readys_readys", false,-1, 1,0);
    tracep->declBit(c+8142,"readys_0", false,-1);
    tracep->declBit(c+8143,"state_0", false,-1);
    tracep->declBit(c+8144,"allowed_0", false,-1);
    tracep->declBit(c+19184,"out_ready", false,-1);
    tracep->declBus(c+8145,"w_size_lo", false,-1, 14,0);
    tracep->declBus(c+8146,"w_size_hi", false,-1, 7,0);
    tracep->declBus(c+8147,"w_size_lo_1", false,-1, 7,0);
    tracep->declBit(c+8148,"w_size_hi_1", false,-1);
    tracep->declBus(c+8149,"w_size_hi_2", false,-1, 3,0);
    tracep->declBus(c+8150,"w_size_lo_2", false,-1, 3,0);
    tracep->declBit(c+8151,"w_size_hi_3", false,-1);
    tracep->declBus(c+8152,"w_size_hi_4", false,-1, 1,0);
    tracep->declBus(c+8153,"w_size_lo_3", false,-1, 1,0);
    tracep->declBit(c+8154,"w_size_hi_5", false,-1);
    tracep->declBit(c+8155,"w_size_lo_4", false,-1);
    tracep->declBus(c+8156,"w_size", false,-1, 3,0);
    tracep->declBit(c+8157,"w_ok", false,-1);
    tracep->declBus(c+8158,"w_addr", false,-1, 31,0);
    tracep->declBus(c+8159,"w_count_0", false,-1, 2,0);
    tracep->declBus(c+8160,"w_count_1", false,-1, 2,0);
    tracep->declBus(c+8161,"w_id_hi_lo", false,-1, 1,0);
    tracep->declBus(c+8162,"w_id", false,-1, 3,0);
    tracep->declBit(c+8163,"readys_1", false,-1);
    tracep->declBit(c+8164,"state_1", false,-1);
    tracep->declBit(c+8165,"allowed_1", false,-1);
    tracep->declBit(c+19220,"out_1_ready", false,-1);
    tracep->declBit(c+19178,"bundleIn_0_awready", false,-1);
    tracep->declBus(c+8166,"w_sel", false,-1, 1,0);
    tracep->declBit(c+19221,"latch", false,-1);
    tracep->declBit(c+8167,"earlyWinner_0", false,-1);
    tracep->declBit(c+8168,"earlyWinner_1", false,-1);
    tracep->declBit(c+8169,"muxStateEarly_0", false,-1);
    tracep->declBit(c+8170,"muxStateEarly_1", false,-1);
    tracep->declBit(c+7337,"sink_ACancel_earlyValid", false,-1);
    tracep->declBus(c+8171,"a_size", false,-1, 2,0);
    tracep->declBus(c+8172,"a_1_size", false,-1, 2,0);
    tracep->declBit(c+19222,"d_hasData", false,-1);
    tracep->declBit(c+8075,"ok_rready", false,-1);
    tracep->declBit(c+8076,"ok_bready", false,-1);
    tracep->declBit(c+19173,"bundleOut_0_d_ready", false,-1);
    tracep->declBus(c+19223,"d_last_beats1_decode", false,-1, 2,0);
    tracep->declBus(c+19224,"d_last_beats1", false,-1, 2,0);
    tracep->declBus(c+8173,"d_last_counter", false,-1, 2,0);
    tracep->declBus(c+8174,"d_last_counter1", false,-1, 2,0);
    tracep->declBit(c+8175,"d_last_first", false,-1);
    tracep->declBus(c+8176,"b_count_0", false,-1, 2,0);
    tracep->declBus(c+8177,"b_count_1", false,-1, 2,0);
    tracep->declBit(c+19182,"q_bid", false,-1);
    tracep->declBit(c+19225,"b_allow", false,-1);
    tracep->declBus(c+19226,"b_sel", false,-1, 1,0);
    tracep->declBit(c+19219,"q_bvalid", false,-1);
    tracep->declBit(c+19181,"bundleIn_0_bvalid", false,-1);
    tracep->pushNamePrefix("deq ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+8075,"io_enq_ready", false,-1);
    tracep->declBit(c+19213,"io_enq_valid", false,-1);
    tracep->declBit(c+19214,"io_enq_bits_id", false,-1);
    tracep->declQuad(c+19175,"io_enq_bits_data", false,-1, 63,0);
    tracep->declBus(c+19215,"io_enq_bits_resp", false,-1, 1,0);
    tracep->declBit(c+19216,"io_enq_bits_last", false,-1);
    tracep->declBit(c+20054,"io_deq_ready", false,-1);
    tracep->declBit(c+17029,"io_deq_valid", false,-1);
    tracep->declBit(c+19185,"io_deq_bits_id", false,-1);
    tracep->declQuad(c+17030,"io_deq_bits_data", false,-1, 63,0);
    tracep->declBus(c+17032,"io_deq_bits_resp", false,-1, 1,0);
    tracep->declBit(c+17033,"io_deq_bits_last", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+8178+i*1,"ram_id", true,(i+0));
    }
    tracep->declBit(c+8179,"ram_id_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+20054,"ram_id_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+19214,"ram_id_MPORT_data", false,-1);
    tracep->declBit(c+20054,"ram_id_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_id_MPORT_mask", false,-1);
    tracep->declBit(c+19227,"ram_id_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declQuad(c+8180+i*2,"ram_data", true,(i+0), 63,0);
    }
    tracep->declQuad(c+8182,"ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
    tracep->declBit(c+20054,"ram_data_io_deq_bits_MPORT_addr", false,-1);
    tracep->declQuad(c+19175,"ram_data_MPORT_data", false,-1, 63,0);
    tracep->declBit(c+20054,"ram_data_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_data_MPORT_mask", false,-1);
    tracep->declBit(c+19227,"ram_data_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+8184+i*1,"ram_resp", true,(i+0), 1,0);
    }
    tracep->declBus(c+8185,"ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
    tracep->declBit(c+20054,"ram_resp_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+19215,"ram_resp_MPORT_data", false,-1, 1,0);
    tracep->declBit(c+20054,"ram_resp_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_resp_MPORT_mask", false,-1);
    tracep->declBit(c+19227,"ram_resp_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+8186+i*1,"ram_last", true,(i+0));
    }
    tracep->declBit(c+8187,"ram_last_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+20054,"ram_last_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+19216,"ram_last_MPORT_data", false,-1);
    tracep->declBit(c+20054,"ram_last_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_last_MPORT_mask", false,-1);
    tracep->declBit(c+19227,"ram_last_MPORT_en", false,-1);
    tracep->declBit(c+8188,"maybe_full", false,-1);
    tracep->declBit(c+8075,"empty", false,-1);
    tracep->declBit(c+19227,"do_enq", false,-1);
    tracep->declBit(c+20054,"do_deq", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("q_bdeq ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+8076,"io_enq_ready", false,-1);
    tracep->declBit(c+19217,"io_enq_valid", false,-1);
    tracep->declBit(c+19214,"io_enq_bits_id", false,-1);
    tracep->declBus(c+19215,"io_enq_bits_resp", false,-1, 1,0);
    tracep->declBit(c+19218,"io_deq_ready", false,-1);
    tracep->declBit(c+19219,"io_deq_valid", false,-1);
    tracep->declBit(c+19182,"io_deq_bits_id", false,-1);
    tracep->declBus(c+19183,"io_deq_bits_resp", false,-1, 1,0);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+8189+i*1,"ram_id", true,(i+0));
    }
    tracep->declBit(c+8190,"ram_id_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+20054,"ram_id_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+19214,"ram_id_MPORT_data", false,-1);
    tracep->declBit(c+20054,"ram_id_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_id_MPORT_mask", false,-1);
    tracep->declBit(c+19228,"ram_id_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+8191+i*1,"ram_resp", true,(i+0), 1,0);
    }
    tracep->declBus(c+8192,"ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
    tracep->declBit(c+20054,"ram_resp_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+19215,"ram_resp_MPORT_data", false,-1, 1,0);
    tracep->declBit(c+20054,"ram_resp_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_resp_MPORT_mask", false,-1);
    tracep->declBit(c+19228,"ram_resp_MPORT_en", false,-1);
    tracep->declBit(c+8193,"maybe_full", false,-1);
    tracep->declBit(c+8076,"empty", false,-1);
    tracep->declBit(c+19228,"do_enq", false,-1);
    tracep->declBit(c+17103,"do_deq", false,-1);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("axi4buf ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+7306,"auto_in_awready", false,-1);
    tracep->declBit(c+19162,"auto_in_awvalid", false,-1);
    tracep->declBit(c+7307,"auto_in_wready", false,-1);
    tracep->declBit(c+17023,"auto_in_wvalid", false,-1);
    tracep->declQuad(c+17024,"auto_in_wdata", false,-1, 63,0);
    tracep->declBus(c+17026,"auto_in_wstrb", false,-1, 7,0);
    tracep->declBit(c+7308,"auto_in_bready", false,-1);
    tracep->declBit(c+7309,"auto_in_bvalid", false,-1);
    tracep->declBus(c+7310,"auto_in_bid", false,-1, 3,0);
    tracep->declBus(c+7311,"auto_in_bresp", false,-1, 1,0);
    tracep->declBit(c+7312,"auto_in_arready", false,-1);
    tracep->declBit(c+19163,"auto_in_arvalid", false,-1);
    tracep->declBit(c+7313,"auto_in_rready", false,-1);
    tracep->declBit(c+7314,"auto_in_rvalid", false,-1);
    tracep->declBus(c+7315,"auto_in_rid", false,-1, 3,0);
    tracep->declQuad(c+7316,"auto_in_rdata", false,-1, 63,0);
    tracep->declBus(c+7318,"auto_in_rresp", false,-1, 1,0);
    tracep->declBit(c+7319,"auto_in_rlast", false,-1);
    tracep->declBit(c+20019,"bundleOut_0_awdeq_clock", false,-1);
    tracep->declBit(c+20020,"bundleOut_0_awdeq_reset", false,-1);
    tracep->declBit(c+7306,"bundleOut_0_awdeq_io_enq_ready", false,-1);
    tracep->declBit(c+19162,"bundleOut_0_awdeq_io_enq_valid", false,-1);
    tracep->declBit(c+20019,"bundleOut_0_wdeq_clock", false,-1);
    tracep->declBit(c+20020,"bundleOut_0_wdeq_reset", false,-1);
    tracep->declBit(c+7307,"bundleOut_0_wdeq_io_enq_ready", false,-1);
    tracep->declBit(c+17023,"bundleOut_0_wdeq_io_enq_valid", false,-1);
    tracep->declQuad(c+17024,"bundleOut_0_wdeq_io_enq_bits_data", false,-1, 63,0);
    tracep->declBus(c+17026,"bundleOut_0_wdeq_io_enq_bits_strb", false,-1, 7,0);
    tracep->declBit(c+20054,"bundleOut_0_wdeq_io_deq_ready", false,-1);
    tracep->declBit(c+8194,"bundleOut_0_wdeq_io_deq_valid", false,-1);
    tracep->declQuad(c+8195,"bundleOut_0_wdeq_io_deq_bits_data", false,-1, 63,0);
    tracep->declBus(c+8197,"bundleOut_0_wdeq_io_deq_bits_strb", false,-1, 7,0);
    tracep->declBit(c+20019,"bundleIn_0_bdeq_clock", false,-1);
    tracep->declBit(c+20020,"bundleIn_0_bdeq_reset", false,-1);
    tracep->declBit(c+7308,"bundleIn_0_bdeq_io_deq_ready", false,-1);
    tracep->declBit(c+7309,"bundleIn_0_bdeq_io_deq_valid", false,-1);
    tracep->declBus(c+7310,"bundleIn_0_bdeq_io_deq_bits_id", false,-1, 3,0);
    tracep->declBus(c+7311,"bundleIn_0_bdeq_io_deq_bits_resp", false,-1, 1,0);
    tracep->declBit(c+20019,"bundleOut_0_ardeq_clock", false,-1);
    tracep->declBit(c+20020,"bundleOut_0_ardeq_reset", false,-1);
    tracep->declBit(c+7312,"bundleOut_0_ardeq_io_enq_ready", false,-1);
    tracep->declBit(c+19163,"bundleOut_0_ardeq_io_enq_valid", false,-1);
    tracep->declBit(c+20019,"bundleIn_0_rdeq_clock", false,-1);
    tracep->declBit(c+20020,"bundleIn_0_rdeq_reset", false,-1);
    tracep->declBit(c+7313,"bundleIn_0_rdeq_io_deq_ready", false,-1);
    tracep->declBit(c+7314,"bundleIn_0_rdeq_io_deq_valid", false,-1);
    tracep->declBus(c+7315,"bundleIn_0_rdeq_io_deq_bits_id", false,-1, 3,0);
    tracep->declQuad(c+7316,"bundleIn_0_rdeq_io_deq_bits_data", false,-1, 63,0);
    tracep->declBus(c+7318,"bundleIn_0_rdeq_io_deq_bits_resp", false,-1, 1,0);
    tracep->declBit(c+7319,"bundleIn_0_rdeq_io_deq_bits_last", false,-1);
    tracep->pushNamePrefix("bundleIn_0_bdeq ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+7308,"io_deq_ready", false,-1);
    tracep->declBit(c+7309,"io_deq_valid", false,-1);
    tracep->declBus(c+7310,"io_deq_bits_id", false,-1, 3,0);
    tracep->declBus(c+7311,"io_deq_bits_resp", false,-1, 1,0);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+21068+i*1,"ram_id", true,(i+0), 3,0);
    }
    tracep->declBus(c+7310,"ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+7309,"ram_id_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+20062,"ram_id_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+20054,"ram_id_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_id_MPORT_mask", false,-1);
    tracep->declBit(c+20054,"ram_id_MPORT_en", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+21070+i*1,"ram_resp", true,(i+0), 1,0);
    }
    tracep->declBus(c+7311,"ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
    tracep->declBit(c+7309,"ram_resp_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+20055,"ram_resp_MPORT_data", false,-1, 1,0);
    tracep->declBit(c+20054,"ram_resp_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_resp_MPORT_mask", false,-1);
    tracep->declBit(c+20054,"ram_resp_MPORT_en", false,-1);
    tracep->declBit(c+7309,"value_1", false,-1);
    tracep->declBit(c+8198,"ptr_match", false,-1);
    tracep->declBit(c+8199,"do_deq", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("bundleIn_0_rdeq ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+7313,"io_deq_ready", false,-1);
    tracep->declBit(c+7314,"io_deq_valid", false,-1);
    tracep->declBus(c+7315,"io_deq_bits_id", false,-1, 3,0);
    tracep->declQuad(c+7316,"io_deq_bits_data", false,-1, 63,0);
    tracep->declBus(c+7318,"io_deq_bits_resp", false,-1, 1,0);
    tracep->declBit(c+7319,"io_deq_bits_last", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+21072+i*1,"ram_id", true,(i+0), 3,0);
    }
    tracep->declBus(c+7315,"ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+7314,"ram_id_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+20062,"ram_id_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+20054,"ram_id_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_id_MPORT_mask", false,-1);
    tracep->declBit(c+20054,"ram_id_MPORT_en", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declQuad(c+21074+i*2,"ram_data", true,(i+0), 63,0);
    }
    tracep->declQuad(c+7316,"ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
    tracep->declBit(c+7314,"ram_data_io_deq_bits_MPORT_addr", false,-1);
    tracep->declQuad(c+20115,"ram_data_MPORT_data", false,-1, 63,0);
    tracep->declBit(c+20054,"ram_data_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_data_MPORT_mask", false,-1);
    tracep->declBit(c+20054,"ram_data_MPORT_en", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+21078+i*1,"ram_resp", true,(i+0), 1,0);
    }
    tracep->declBus(c+7318,"ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
    tracep->declBit(c+7314,"ram_resp_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+20055,"ram_resp_MPORT_data", false,-1, 1,0);
    tracep->declBit(c+20054,"ram_resp_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_resp_MPORT_mask", false,-1);
    tracep->declBit(c+20054,"ram_resp_MPORT_en", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBit(c+21080+i*1,"ram_last", true,(i+0));
    }
    tracep->declBit(c+7319,"ram_last_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+7314,"ram_last_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+20054,"ram_last_MPORT_data", false,-1);
    tracep->declBit(c+20054,"ram_last_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_last_MPORT_mask", false,-1);
    tracep->declBit(c+20054,"ram_last_MPORT_en", false,-1);
    tracep->declBit(c+7314,"value_1", false,-1);
    tracep->declBit(c+8200,"ptr_match", false,-1);
    tracep->declBit(c+8201,"do_deq", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("bundleOut_0_ardeq ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+7312,"io_enq_ready", false,-1);
    tracep->declBit(c+19163,"io_enq_valid", false,-1);
    tracep->declBit(c+8202,"value", false,-1);
    tracep->declBit(c+8203,"maybe_full", false,-1);
    tracep->declBit(c+8204,"ptr_match", false,-1);
    tracep->declBit(c+8205,"full", false,-1);
    tracep->declBit(c+19229,"do_enq", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("bundleOut_0_awdeq ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+7306,"io_enq_ready", false,-1);
    tracep->declBit(c+19162,"io_enq_valid", false,-1);
    tracep->declBit(c+8206,"value", false,-1);
    tracep->declBit(c+8207,"maybe_full", false,-1);
    tracep->declBit(c+8208,"ptr_match", false,-1);
    tracep->declBit(c+8209,"full", false,-1);
    tracep->declBit(c+19230,"do_enq", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("bundleOut_0_wdeq ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+7307,"io_enq_ready", false,-1);
    tracep->declBit(c+17023,"io_enq_valid", false,-1);
    tracep->declQuad(c+17024,"io_enq_bits_data", false,-1, 63,0);
    tracep->declBus(c+17026,"io_enq_bits_strb", false,-1, 7,0);
    tracep->declBit(c+20054,"io_deq_ready", false,-1);
    tracep->declBit(c+8194,"io_deq_valid", false,-1);
    tracep->declQuad(c+8195,"io_deq_bits_data", false,-1, 63,0);
    tracep->declBus(c+8197,"io_deq_bits_strb", false,-1, 7,0);
    for (int i = 0; i < 2; ++i) {
        tracep->declQuad(c+8210+i*2,"ram_data", true,(i+0), 63,0);
    }
    tracep->declQuad(c+8195,"ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
    tracep->declBit(c+8214,"ram_data_io_deq_bits_MPORT_addr", false,-1);
    tracep->declQuad(c+17024,"ram_data_MPORT_data", false,-1, 63,0);
    tracep->declBit(c+8215,"ram_data_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_data_MPORT_mask", false,-1);
    tracep->declBit(c+19231,"ram_data_MPORT_en", false,-1);
    for (int i = 0; i < 2; ++i) {
        tracep->declBus(c+8216+i*1,"ram_strb", true,(i+0), 7,0);
    }
    tracep->declBus(c+8197,"ram_strb_io_deq_bits_MPORT_data", false,-1, 7,0);
    tracep->declBit(c+8214,"ram_strb_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+17026,"ram_strb_MPORT_data", false,-1, 7,0);
    tracep->declBit(c+8215,"ram_strb_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_strb_MPORT_mask", false,-1);
    tracep->declBit(c+19231,"ram_strb_MPORT_en", false,-1);
    tracep->declBit(c+8215,"value", false,-1);
    tracep->declBit(c+8214,"value_1", false,-1);
    tracep->declBit(c+8218,"maybe_full", false,-1);
    tracep->declBit(c+8219,"ptr_match", false,-1);
    tracep->declBit(c+8220,"empty", false,-1);
    tracep->declBit(c+8221,"full", false,-1);
    tracep->declBit(c+19231,"do_enq", false,-1);
    tracep->declBit(c+20054,"do_deq", false,-1);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("axi4deint ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+17027,"auto_in_awready", false,-1);
    tracep->declBit(c+19164,"auto_in_awvalid", false,-1);
    tracep->declBus(c+19165,"auto_in_awid", false,-1, 3,0);
    tracep->declBus(c+19166,"auto_in_awecho_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19167,"auto_in_awecho_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19168,"auto_in_awecho_extra_id", false,-1);
    tracep->declBit(c+7307,"auto_in_wready", false,-1);
    tracep->declBit(c+17023,"auto_in_wvalid", false,-1);
    tracep->declQuad(c+17024,"auto_in_wdata", false,-1, 63,0);
    tracep->declBus(c+17026,"auto_in_wstrb", false,-1, 7,0);
    tracep->declBit(c+7308,"auto_in_bready", false,-1);
    tracep->declBit(c+7309,"auto_in_bvalid", false,-1);
    tracep->declBus(c+7310,"auto_in_bid", false,-1, 3,0);
    tracep->declBus(c+7311,"auto_in_bresp", false,-1, 1,0);
    tracep->declBus(c+7320,"auto_in_becho_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+7321,"auto_in_becho_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+7322,"auto_in_becho_extra_id", false,-1);
    tracep->declBit(c+17028,"auto_in_arready", false,-1);
    tracep->declBit(c+19169,"auto_in_arvalid", false,-1);
    tracep->declBus(c+19165,"auto_in_arid", false,-1, 3,0);
    tracep->declBus(c+19166,"auto_in_arecho_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19167,"auto_in_arecho_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19168,"auto_in_arecho_extra_id", false,-1);
    tracep->declBit(c+7326,"auto_in_rready", false,-1);
    tracep->declBit(c+7327,"auto_in_rvalid", false,-1);
    tracep->declBus(c+7328,"auto_in_rid", false,-1, 3,0);
    tracep->declQuad(c+7253,"auto_in_rdata", false,-1, 63,0);
    tracep->declBus(c+7329,"auto_in_rresp", false,-1, 1,0);
    tracep->declBus(c+7330,"auto_in_recho_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+7331,"auto_in_recho_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+7332,"auto_in_recho_extra_id", false,-1);
    tracep->declBit(c+7333,"auto_in_rlast", false,-1);
    tracep->declBit(c+17027,"auto_out_awready", false,-1);
    tracep->declBit(c+19164,"auto_out_awvalid", false,-1);
    tracep->declBus(c+19165,"auto_out_awid", false,-1, 3,0);
    tracep->declBus(c+19166,"auto_out_awecho_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19167,"auto_out_awecho_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19168,"auto_out_awecho_extra_id", false,-1);
    tracep->declBit(c+7307,"auto_out_wready", false,-1);
    tracep->declBit(c+17023,"auto_out_wvalid", false,-1);
    tracep->declQuad(c+17024,"auto_out_wdata", false,-1, 63,0);
    tracep->declBus(c+17026,"auto_out_wstrb", false,-1, 7,0);
    tracep->declBit(c+7308,"auto_out_bready", false,-1);
    tracep->declBit(c+7309,"auto_out_bvalid", false,-1);
    tracep->declBus(c+7310,"auto_out_bid", false,-1, 3,0);
    tracep->declBus(c+7311,"auto_out_bresp", false,-1, 1,0);
    tracep->declBus(c+7320,"auto_out_becho_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+7321,"auto_out_becho_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+7322,"auto_out_becho_extra_id", false,-1);
    tracep->declBit(c+17028,"auto_out_arready", false,-1);
    tracep->declBit(c+19169,"auto_out_arvalid", false,-1);
    tracep->declBus(c+19165,"auto_out_arid", false,-1, 3,0);
    tracep->declBus(c+19166,"auto_out_arecho_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19167,"auto_out_arecho_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19168,"auto_out_arecho_extra_id", false,-1);
    tracep->declBit(c+7313,"auto_out_rready", false,-1);
    tracep->declBit(c+7314,"auto_out_rvalid", false,-1);
    tracep->declBus(c+7315,"auto_out_rid", false,-1, 3,0);
    tracep->declQuad(c+7316,"auto_out_rdata", false,-1, 63,0);
    tracep->declBus(c+7318,"auto_out_rresp", false,-1, 1,0);
    tracep->declBus(c+7323,"auto_out_recho_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+7324,"auto_out_recho_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+7325,"auto_out_recho_extra_id", false,-1);
    tracep->declBit(c+7319,"auto_out_rlast", false,-1);
    tracep->declBit(c+20019,"qs_queue_0_clock", false,-1);
    tracep->declBit(c+20020,"qs_queue_0_reset", false,-1);
    tracep->declBit(c+8222,"qs_queue_0_io_enq_ready", false,-1);
    tracep->declBit(c+8223,"qs_queue_0_io_enq_valid", false,-1);
    tracep->declBus(c+7315,"qs_queue_0_io_enq_bits_id", false,-1, 3,0);
    tracep->declQuad(c+7316,"qs_queue_0_io_enq_bits_data", false,-1, 63,0);
    tracep->declBus(c+7318,"qs_queue_0_io_enq_bits_resp", false,-1, 1,0);
    tracep->declBus(c+7323,"qs_queue_0_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+7324,"qs_queue_0_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+7325,"qs_queue_0_io_enq_bits_echo_extra_id", false,-1);
    tracep->declBit(c+7319,"qs_queue_0_io_enq_bits_last", false,-1);
    tracep->declBit(c+8224,"qs_queue_0_io_deq_ready", false,-1);
    tracep->declBit(c+8225,"qs_queue_0_io_deq_valid", false,-1);
    tracep->declBus(c+8226,"qs_queue_0_io_deq_bits_id", false,-1, 3,0);
    tracep->declQuad(c+8227,"qs_queue_0_io_deq_bits_data", false,-1, 63,0);
    tracep->declBus(c+8229,"qs_queue_0_io_deq_bits_resp", false,-1, 1,0);
    tracep->declBus(c+8230,"qs_queue_0_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+8231,"qs_queue_0_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+8232,"qs_queue_0_io_deq_bits_echo_extra_id", false,-1);
    tracep->declBit(c+8233,"qs_queue_0_io_deq_bits_last", false,-1);
    tracep->declBit(c+20019,"qs_queue_1_clock", false,-1);
    tracep->declBit(c+20020,"qs_queue_1_reset", false,-1);
    tracep->declBit(c+8234,"qs_queue_1_io_enq_ready", false,-1);
    tracep->declBit(c+8235,"qs_queue_1_io_enq_valid", false,-1);
    tracep->declBus(c+7315,"qs_queue_1_io_enq_bits_id", false,-1, 3,0);
    tracep->declQuad(c+7316,"qs_queue_1_io_enq_bits_data", false,-1, 63,0);
    tracep->declBus(c+7318,"qs_queue_1_io_enq_bits_resp", false,-1, 1,0);
    tracep->declBus(c+7323,"qs_queue_1_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+7324,"qs_queue_1_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+7325,"qs_queue_1_io_enq_bits_echo_extra_id", false,-1);
    tracep->declBit(c+7319,"qs_queue_1_io_enq_bits_last", false,-1);
    tracep->declBit(c+8236,"qs_queue_1_io_deq_ready", false,-1);
    tracep->declBit(c+8237,"qs_queue_1_io_deq_valid", false,-1);
    tracep->declBus(c+8238,"qs_queue_1_io_deq_bits_id", false,-1, 3,0);
    tracep->declQuad(c+8239,"qs_queue_1_io_deq_bits_data", false,-1, 63,0);
    tracep->declBus(c+8241,"qs_queue_1_io_deq_bits_resp", false,-1, 1,0);
    tracep->declBus(c+8242,"qs_queue_1_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+8243,"qs_queue_1_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+8244,"qs_queue_1_io_deq_bits_echo_extra_id", false,-1);
    tracep->declBit(c+8245,"qs_queue_1_io_deq_bits_last", false,-1);
    tracep->declBit(c+20019,"qs_queue_2_clock", false,-1);
    tracep->declBit(c+20020,"qs_queue_2_reset", false,-1);
    tracep->declBit(c+8246,"qs_queue_2_io_enq_ready", false,-1);
    tracep->declBit(c+8247,"qs_queue_2_io_enq_valid", false,-1);
    tracep->declBus(c+7315,"qs_queue_2_io_enq_bits_id", false,-1, 3,0);
    tracep->declQuad(c+7316,"qs_queue_2_io_enq_bits_data", false,-1, 63,0);
    tracep->declBus(c+7318,"qs_queue_2_io_enq_bits_resp", false,-1, 1,0);
    tracep->declBus(c+7323,"qs_queue_2_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+7324,"qs_queue_2_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+7325,"qs_queue_2_io_enq_bits_echo_extra_id", false,-1);
    tracep->declBit(c+7319,"qs_queue_2_io_enq_bits_last", false,-1);
    tracep->declBit(c+8248,"qs_queue_2_io_deq_ready", false,-1);
    tracep->declBit(c+8249,"qs_queue_2_io_deq_valid", false,-1);
    tracep->declBus(c+8250,"qs_queue_2_io_deq_bits_id", false,-1, 3,0);
    tracep->declQuad(c+8251,"qs_queue_2_io_deq_bits_data", false,-1, 63,0);
    tracep->declBus(c+8253,"qs_queue_2_io_deq_bits_resp", false,-1, 1,0);
    tracep->declBus(c+8254,"qs_queue_2_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+8255,"qs_queue_2_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+8256,"qs_queue_2_io_deq_bits_echo_extra_id", false,-1);
    tracep->declBit(c+8257,"qs_queue_2_io_deq_bits_last", false,-1);
    tracep->declBit(c+20019,"qs_queue_3_clock", false,-1);
    tracep->declBit(c+20020,"qs_queue_3_reset", false,-1);
    tracep->declBit(c+8258,"qs_queue_3_io_enq_ready", false,-1);
    tracep->declBit(c+8259,"qs_queue_3_io_enq_valid", false,-1);
    tracep->declBus(c+7315,"qs_queue_3_io_enq_bits_id", false,-1, 3,0);
    tracep->declQuad(c+7316,"qs_queue_3_io_enq_bits_data", false,-1, 63,0);
    tracep->declBus(c+7318,"qs_queue_3_io_enq_bits_resp", false,-1, 1,0);
    tracep->declBus(c+7323,"qs_queue_3_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+7324,"qs_queue_3_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+7325,"qs_queue_3_io_enq_bits_echo_extra_id", false,-1);
    tracep->declBit(c+7319,"qs_queue_3_io_enq_bits_last", false,-1);
    tracep->declBit(c+8260,"qs_queue_3_io_deq_ready", false,-1);
    tracep->declBit(c+8261,"qs_queue_3_io_deq_valid", false,-1);
    tracep->declBus(c+8262,"qs_queue_3_io_deq_bits_id", false,-1, 3,0);
    tracep->declQuad(c+8263,"qs_queue_3_io_deq_bits_data", false,-1, 63,0);
    tracep->declBus(c+8265,"qs_queue_3_io_deq_bits_resp", false,-1, 1,0);
    tracep->declBus(c+8266,"qs_queue_3_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+8267,"qs_queue_3_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+8268,"qs_queue_3_io_deq_bits_echo_extra_id", false,-1);
    tracep->declBit(c+8269,"qs_queue_3_io_deq_bits_last", false,-1);
    tracep->declBit(c+20019,"qs_queue_4_clock", false,-1);
    tracep->declBit(c+20020,"qs_queue_4_reset", false,-1);
    tracep->declBit(c+8270,"qs_queue_4_io_enq_ready", false,-1);
    tracep->declBit(c+8271,"qs_queue_4_io_enq_valid", false,-1);
    tracep->declBus(c+7315,"qs_queue_4_io_enq_bits_id", false,-1, 3,0);
    tracep->declQuad(c+7316,"qs_queue_4_io_enq_bits_data", false,-1, 63,0);
    tracep->declBus(c+7318,"qs_queue_4_io_enq_bits_resp", false,-1, 1,0);
    tracep->declBus(c+7323,"qs_queue_4_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+7324,"qs_queue_4_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+7325,"qs_queue_4_io_enq_bits_echo_extra_id", false,-1);
    tracep->declBit(c+7319,"qs_queue_4_io_enq_bits_last", false,-1);
    tracep->declBit(c+8272,"qs_queue_4_io_deq_ready", false,-1);
    tracep->declBit(c+8273,"qs_queue_4_io_deq_valid", false,-1);
    tracep->declBus(c+8274,"qs_queue_4_io_deq_bits_id", false,-1, 3,0);
    tracep->declQuad(c+8275,"qs_queue_4_io_deq_bits_data", false,-1, 63,0);
    tracep->declBus(c+8277,"qs_queue_4_io_deq_bits_resp", false,-1, 1,0);
    tracep->declBus(c+8278,"qs_queue_4_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+8279,"qs_queue_4_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+8280,"qs_queue_4_io_deq_bits_echo_extra_id", false,-1);
    tracep->declBit(c+8281,"qs_queue_4_io_deq_bits_last", false,-1);
    tracep->declBit(c+20019,"qs_queue_5_clock", false,-1);
    tracep->declBit(c+20020,"qs_queue_5_reset", false,-1);
    tracep->declBit(c+8282,"qs_queue_5_io_enq_ready", false,-1);
    tracep->declBit(c+8283,"qs_queue_5_io_enq_valid", false,-1);
    tracep->declBus(c+7315,"qs_queue_5_io_enq_bits_id", false,-1, 3,0);
    tracep->declQuad(c+7316,"qs_queue_5_io_enq_bits_data", false,-1, 63,0);
    tracep->declBus(c+7318,"qs_queue_5_io_enq_bits_resp", false,-1, 1,0);
    tracep->declBus(c+7323,"qs_queue_5_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+7324,"qs_queue_5_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+7325,"qs_queue_5_io_enq_bits_echo_extra_id", false,-1);
    tracep->declBit(c+7319,"qs_queue_5_io_enq_bits_last", false,-1);
    tracep->declBit(c+8284,"qs_queue_5_io_deq_ready", false,-1);
    tracep->declBit(c+8285,"qs_queue_5_io_deq_valid", false,-1);
    tracep->declBus(c+8286,"qs_queue_5_io_deq_bits_id", false,-1, 3,0);
    tracep->declQuad(c+8287,"qs_queue_5_io_deq_bits_data", false,-1, 63,0);
    tracep->declBus(c+8289,"qs_queue_5_io_deq_bits_resp", false,-1, 1,0);
    tracep->declBus(c+8290,"qs_queue_5_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+8291,"qs_queue_5_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+8292,"qs_queue_5_io_deq_bits_echo_extra_id", false,-1);
    tracep->declBit(c+8293,"qs_queue_5_io_deq_bits_last", false,-1);
    tracep->declBit(c+20019,"qs_queue_6_clock", false,-1);
    tracep->declBit(c+20020,"qs_queue_6_reset", false,-1);
    tracep->declBit(c+8294,"qs_queue_6_io_enq_ready", false,-1);
    tracep->declBit(c+8295,"qs_queue_6_io_enq_valid", false,-1);
    tracep->declBus(c+7315,"qs_queue_6_io_enq_bits_id", false,-1, 3,0);
    tracep->declQuad(c+7316,"qs_queue_6_io_enq_bits_data", false,-1, 63,0);
    tracep->declBus(c+7318,"qs_queue_6_io_enq_bits_resp", false,-1, 1,0);
    tracep->declBus(c+7323,"qs_queue_6_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+7324,"qs_queue_6_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+7325,"qs_queue_6_io_enq_bits_echo_extra_id", false,-1);
    tracep->declBit(c+7319,"qs_queue_6_io_enq_bits_last", false,-1);
    tracep->declBit(c+8296,"qs_queue_6_io_deq_ready", false,-1);
    tracep->declBit(c+8297,"qs_queue_6_io_deq_valid", false,-1);
    tracep->declBus(c+8298,"qs_queue_6_io_deq_bits_id", false,-1, 3,0);
    tracep->declQuad(c+8299,"qs_queue_6_io_deq_bits_data", false,-1, 63,0);
    tracep->declBus(c+8301,"qs_queue_6_io_deq_bits_resp", false,-1, 1,0);
    tracep->declBus(c+8302,"qs_queue_6_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+8303,"qs_queue_6_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+8304,"qs_queue_6_io_deq_bits_echo_extra_id", false,-1);
    tracep->declBit(c+8305,"qs_queue_6_io_deq_bits_last", false,-1);
    tracep->declBit(c+20019,"qs_queue_7_clock", false,-1);
    tracep->declBit(c+20020,"qs_queue_7_reset", false,-1);
    tracep->declBit(c+8306,"qs_queue_7_io_enq_ready", false,-1);
    tracep->declBit(c+8307,"qs_queue_7_io_enq_valid", false,-1);
    tracep->declBus(c+7315,"qs_queue_7_io_enq_bits_id", false,-1, 3,0);
    tracep->declQuad(c+7316,"qs_queue_7_io_enq_bits_data", false,-1, 63,0);
    tracep->declBus(c+7318,"qs_queue_7_io_enq_bits_resp", false,-1, 1,0);
    tracep->declBus(c+7323,"qs_queue_7_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+7324,"qs_queue_7_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+7325,"qs_queue_7_io_enq_bits_echo_extra_id", false,-1);
    tracep->declBit(c+7319,"qs_queue_7_io_enq_bits_last", false,-1);
    tracep->declBit(c+8308,"qs_queue_7_io_deq_ready", false,-1);
    tracep->declBit(c+8309,"qs_queue_7_io_deq_valid", false,-1);
    tracep->declBus(c+8310,"qs_queue_7_io_deq_bits_id", false,-1, 3,0);
    tracep->declQuad(c+8311,"qs_queue_7_io_deq_bits_data", false,-1, 63,0);
    tracep->declBus(c+8313,"qs_queue_7_io_deq_bits_resp", false,-1, 1,0);
    tracep->declBus(c+8314,"qs_queue_7_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+8315,"qs_queue_7_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+8316,"qs_queue_7_io_deq_bits_echo_extra_id", false,-1);
    tracep->declBit(c+8317,"qs_queue_7_io_deq_bits_last", false,-1);
    tracep->declBit(c+20019,"qs_queue_8_clock", false,-1);
    tracep->declBit(c+20020,"qs_queue_8_reset", false,-1);
    tracep->declBit(c+8318,"qs_queue_8_io_enq_ready", false,-1);
    tracep->declBit(c+8319,"qs_queue_8_io_enq_valid", false,-1);
    tracep->declBus(c+7315,"qs_queue_8_io_enq_bits_id", false,-1, 3,0);
    tracep->declQuad(c+7316,"qs_queue_8_io_enq_bits_data", false,-1, 63,0);
    tracep->declBus(c+7318,"qs_queue_8_io_enq_bits_resp", false,-1, 1,0);
    tracep->declBus(c+7323,"qs_queue_8_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+7324,"qs_queue_8_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+7325,"qs_queue_8_io_enq_bits_echo_extra_id", false,-1);
    tracep->declBit(c+7319,"qs_queue_8_io_enq_bits_last", false,-1);
    tracep->declBit(c+8320,"qs_queue_8_io_deq_ready", false,-1);
    tracep->declBit(c+8321,"qs_queue_8_io_deq_valid", false,-1);
    tracep->declBus(c+8322,"qs_queue_8_io_deq_bits_id", false,-1, 3,0);
    tracep->declQuad(c+8323,"qs_queue_8_io_deq_bits_data", false,-1, 63,0);
    tracep->declBus(c+8325,"qs_queue_8_io_deq_bits_resp", false,-1, 1,0);
    tracep->declBus(c+8326,"qs_queue_8_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+8327,"qs_queue_8_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+8328,"qs_queue_8_io_deq_bits_echo_extra_id", false,-1);
    tracep->declBit(c+8329,"qs_queue_8_io_deq_bits_last", false,-1);
    tracep->declBit(c+20019,"qs_queue_9_clock", false,-1);
    tracep->declBit(c+20020,"qs_queue_9_reset", false,-1);
    tracep->declBit(c+8330,"qs_queue_9_io_enq_ready", false,-1);
    tracep->declBit(c+8331,"qs_queue_9_io_enq_valid", false,-1);
    tracep->declBus(c+7315,"qs_queue_9_io_enq_bits_id", false,-1, 3,0);
    tracep->declQuad(c+7316,"qs_queue_9_io_enq_bits_data", false,-1, 63,0);
    tracep->declBus(c+7318,"qs_queue_9_io_enq_bits_resp", false,-1, 1,0);
    tracep->declBus(c+7323,"qs_queue_9_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+7324,"qs_queue_9_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+7325,"qs_queue_9_io_enq_bits_echo_extra_id", false,-1);
    tracep->declBit(c+7319,"qs_queue_9_io_enq_bits_last", false,-1);
    tracep->declBit(c+8332,"qs_queue_9_io_deq_ready", false,-1);
    tracep->declBit(c+8333,"qs_queue_9_io_deq_valid", false,-1);
    tracep->declBus(c+8334,"qs_queue_9_io_deq_bits_id", false,-1, 3,0);
    tracep->declQuad(c+8335,"qs_queue_9_io_deq_bits_data", false,-1, 63,0);
    tracep->declBus(c+8337,"qs_queue_9_io_deq_bits_resp", false,-1, 1,0);
    tracep->declBus(c+8338,"qs_queue_9_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+8339,"qs_queue_9_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+8340,"qs_queue_9_io_deq_bits_echo_extra_id", false,-1);
    tracep->declBit(c+8341,"qs_queue_9_io_deq_bits_last", false,-1);
    tracep->declBit(c+20019,"qs_queue_10_clock", false,-1);
    tracep->declBit(c+20020,"qs_queue_10_reset", false,-1);
    tracep->declBit(c+8342,"qs_queue_10_io_enq_ready", false,-1);
    tracep->declBit(c+8343,"qs_queue_10_io_enq_valid", false,-1);
    tracep->declBus(c+7315,"qs_queue_10_io_enq_bits_id", false,-1, 3,0);
    tracep->declQuad(c+7316,"qs_queue_10_io_enq_bits_data", false,-1, 63,0);
    tracep->declBus(c+7318,"qs_queue_10_io_enq_bits_resp", false,-1, 1,0);
    tracep->declBus(c+7323,"qs_queue_10_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+7324,"qs_queue_10_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+7325,"qs_queue_10_io_enq_bits_echo_extra_id", false,-1);
    tracep->declBit(c+7319,"qs_queue_10_io_enq_bits_last", false,-1);
    tracep->declBit(c+8344,"qs_queue_10_io_deq_ready", false,-1);
    tracep->declBit(c+8345,"qs_queue_10_io_deq_valid", false,-1);
    tracep->declBus(c+8346,"qs_queue_10_io_deq_bits_id", false,-1, 3,0);
    tracep->declQuad(c+8347,"qs_queue_10_io_deq_bits_data", false,-1, 63,0);
    tracep->declBus(c+8349,"qs_queue_10_io_deq_bits_resp", false,-1, 1,0);
    tracep->declBus(c+8350,"qs_queue_10_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+8351,"qs_queue_10_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+8352,"qs_queue_10_io_deq_bits_echo_extra_id", false,-1);
    tracep->declBit(c+8353,"qs_queue_10_io_deq_bits_last", false,-1);
    tracep->declBit(c+20019,"qs_queue_11_clock", false,-1);
    tracep->declBit(c+20020,"qs_queue_11_reset", false,-1);
    tracep->declBit(c+8354,"qs_queue_11_io_enq_ready", false,-1);
    tracep->declBit(c+8355,"qs_queue_11_io_enq_valid", false,-1);
    tracep->declBus(c+7315,"qs_queue_11_io_enq_bits_id", false,-1, 3,0);
    tracep->declQuad(c+7316,"qs_queue_11_io_enq_bits_data", false,-1, 63,0);
    tracep->declBus(c+7318,"qs_queue_11_io_enq_bits_resp", false,-1, 1,0);
    tracep->declBus(c+7323,"qs_queue_11_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+7324,"qs_queue_11_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+7325,"qs_queue_11_io_enq_bits_echo_extra_id", false,-1);
    tracep->declBit(c+7319,"qs_queue_11_io_enq_bits_last", false,-1);
    tracep->declBit(c+8356,"qs_queue_11_io_deq_ready", false,-1);
    tracep->declBit(c+8357,"qs_queue_11_io_deq_valid", false,-1);
    tracep->declBus(c+8358,"qs_queue_11_io_deq_bits_id", false,-1, 3,0);
    tracep->declQuad(c+8359,"qs_queue_11_io_deq_bits_data", false,-1, 63,0);
    tracep->declBus(c+8361,"qs_queue_11_io_deq_bits_resp", false,-1, 1,0);
    tracep->declBus(c+8362,"qs_queue_11_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+8363,"qs_queue_11_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+8364,"qs_queue_11_io_deq_bits_echo_extra_id", false,-1);
    tracep->declBit(c+8365,"qs_queue_11_io_deq_bits_last", false,-1);
    tracep->declBit(c+20019,"qs_queue_12_clock", false,-1);
    tracep->declBit(c+20020,"qs_queue_12_reset", false,-1);
    tracep->declBit(c+8366,"qs_queue_12_io_enq_ready", false,-1);
    tracep->declBit(c+8367,"qs_queue_12_io_enq_valid", false,-1);
    tracep->declBus(c+7315,"qs_queue_12_io_enq_bits_id", false,-1, 3,0);
    tracep->declQuad(c+7316,"qs_queue_12_io_enq_bits_data", false,-1, 63,0);
    tracep->declBus(c+7318,"qs_queue_12_io_enq_bits_resp", false,-1, 1,0);
    tracep->declBus(c+7323,"qs_queue_12_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+7324,"qs_queue_12_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+7325,"qs_queue_12_io_enq_bits_echo_extra_id", false,-1);
    tracep->declBit(c+7319,"qs_queue_12_io_enq_bits_last", false,-1);
    tracep->declBit(c+8368,"qs_queue_12_io_deq_ready", false,-1);
    tracep->declBit(c+8369,"qs_queue_12_io_deq_valid", false,-1);
    tracep->declBus(c+8370,"qs_queue_12_io_deq_bits_id", false,-1, 3,0);
    tracep->declQuad(c+8371,"qs_queue_12_io_deq_bits_data", false,-1, 63,0);
    tracep->declBus(c+8373,"qs_queue_12_io_deq_bits_resp", false,-1, 1,0);
    tracep->declBus(c+8374,"qs_queue_12_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+8375,"qs_queue_12_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+8376,"qs_queue_12_io_deq_bits_echo_extra_id", false,-1);
    tracep->declBit(c+8377,"qs_queue_12_io_deq_bits_last", false,-1);
    tracep->declBit(c+20019,"qs_queue_13_clock", false,-1);
    tracep->declBit(c+20020,"qs_queue_13_reset", false,-1);
    tracep->declBit(c+8378,"qs_queue_13_io_enq_ready", false,-1);
    tracep->declBit(c+8379,"qs_queue_13_io_enq_valid", false,-1);
    tracep->declBus(c+7315,"qs_queue_13_io_enq_bits_id", false,-1, 3,0);
    tracep->declQuad(c+7316,"qs_queue_13_io_enq_bits_data", false,-1, 63,0);
    tracep->declBus(c+7318,"qs_queue_13_io_enq_bits_resp", false,-1, 1,0);
    tracep->declBus(c+7323,"qs_queue_13_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+7324,"qs_queue_13_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+7325,"qs_queue_13_io_enq_bits_echo_extra_id", false,-1);
    tracep->declBit(c+7319,"qs_queue_13_io_enq_bits_last", false,-1);
    tracep->declBit(c+8380,"qs_queue_13_io_deq_ready", false,-1);
    tracep->declBit(c+8381,"qs_queue_13_io_deq_valid", false,-1);
    tracep->declBus(c+8382,"qs_queue_13_io_deq_bits_id", false,-1, 3,0);
    tracep->declQuad(c+8383,"qs_queue_13_io_deq_bits_data", false,-1, 63,0);
    tracep->declBus(c+8385,"qs_queue_13_io_deq_bits_resp", false,-1, 1,0);
    tracep->declBus(c+8386,"qs_queue_13_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+8387,"qs_queue_13_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+8388,"qs_queue_13_io_deq_bits_echo_extra_id", false,-1);
    tracep->declBit(c+8389,"qs_queue_13_io_deq_bits_last", false,-1);
    tracep->declBit(c+20019,"qs_queue_14_clock", false,-1);
    tracep->declBit(c+20020,"qs_queue_14_reset", false,-1);
    tracep->declBit(c+8390,"qs_queue_14_io_enq_ready", false,-1);
    tracep->declBit(c+8391,"qs_queue_14_io_enq_valid", false,-1);
    tracep->declBus(c+7315,"qs_queue_14_io_enq_bits_id", false,-1, 3,0);
    tracep->declQuad(c+7316,"qs_queue_14_io_enq_bits_data", false,-1, 63,0);
    tracep->declBus(c+7318,"qs_queue_14_io_enq_bits_resp", false,-1, 1,0);
    tracep->declBus(c+7323,"qs_queue_14_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+7324,"qs_queue_14_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+7325,"qs_queue_14_io_enq_bits_echo_extra_id", false,-1);
    tracep->declBit(c+7319,"qs_queue_14_io_enq_bits_last", false,-1);
    tracep->declBit(c+8392,"qs_queue_14_io_deq_ready", false,-1);
    tracep->declBit(c+8393,"qs_queue_14_io_deq_valid", false,-1);
    tracep->declBus(c+8394,"qs_queue_14_io_deq_bits_id", false,-1, 3,0);
    tracep->declQuad(c+8395,"qs_queue_14_io_deq_bits_data", false,-1, 63,0);
    tracep->declBus(c+8397,"qs_queue_14_io_deq_bits_resp", false,-1, 1,0);
    tracep->declBus(c+8398,"qs_queue_14_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+8399,"qs_queue_14_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+8400,"qs_queue_14_io_deq_bits_echo_extra_id", false,-1);
    tracep->declBit(c+8401,"qs_queue_14_io_deq_bits_last", false,-1);
    tracep->declBit(c+20019,"qs_queue_15_clock", false,-1);
    tracep->declBit(c+20020,"qs_queue_15_reset", false,-1);
    tracep->declBit(c+8402,"qs_queue_15_io_enq_ready", false,-1);
    tracep->declBit(c+8403,"qs_queue_15_io_enq_valid", false,-1);
    tracep->declBus(c+7315,"qs_queue_15_io_enq_bits_id", false,-1, 3,0);
    tracep->declQuad(c+7316,"qs_queue_15_io_enq_bits_data", false,-1, 63,0);
    tracep->declBus(c+7318,"qs_queue_15_io_enq_bits_resp", false,-1, 1,0);
    tracep->declBus(c+7323,"qs_queue_15_io_enq_bits_echo_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+7324,"qs_queue_15_io_enq_bits_echo_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+7325,"qs_queue_15_io_enq_bits_echo_extra_id", false,-1);
    tracep->declBit(c+7319,"qs_queue_15_io_enq_bits_last", false,-1);
    tracep->declBit(c+8404,"qs_queue_15_io_deq_ready", false,-1);
    tracep->declBit(c+8405,"qs_queue_15_io_deq_valid", false,-1);
    tracep->declBus(c+8406,"qs_queue_15_io_deq_bits_id", false,-1, 3,0);
    tracep->declQuad(c+8407,"qs_queue_15_io_deq_bits_data", false,-1, 63,0);
    tracep->declBus(c+8409,"qs_queue_15_io_deq_bits_resp", false,-1, 1,0);
    tracep->declBus(c+8410,"qs_queue_15_io_deq_bits_echo_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+8411,"qs_queue_15_io_deq_bits_echo_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+8412,"qs_queue_15_io_deq_bits_echo_extra_id", false,-1);
    tracep->declBit(c+8413,"qs_queue_15_io_deq_bits_last", false,-1);
    tracep->declBit(c+7327,"locked", false,-1);
    tracep->declBus(c+8414,"deq_id", false,-1, 3,0);
    tracep->declBus(c+8415,"deq_OH", false,-1, 15,0);
    tracep->declBus(c+8416,"enq_OH", false,-1, 15,0);
    tracep->declBus(c+8417,"pending_count", false,-1, 3,0);
    tracep->declBit(c+8402,"enq_readys_15", false,-1);
    tracep->declBit(c+8390,"enq_readys_14", false,-1);
    tracep->declBit(c+8378,"enq_readys_13", false,-1);
    tracep->declBit(c+8366,"enq_readys_12", false,-1);
    tracep->declBit(c+8354,"enq_readys_11", false,-1);
    tracep->declBit(c+8342,"enq_readys_10", false,-1);
    tracep->declBit(c+8330,"enq_readys_9", false,-1);
    tracep->declBit(c+8318,"enq_readys_8", false,-1);
    tracep->declBit(c+8306,"enq_readys_7", false,-1);
    tracep->declBit(c+8294,"enq_readys_6", false,-1);
    tracep->declBit(c+8282,"enq_readys_5", false,-1);
    tracep->declBit(c+8270,"enq_readys_4", false,-1);
    tracep->declBit(c+8258,"enq_readys_3", false,-1);
    tracep->declBit(c+8246,"enq_readys_2", false,-1);
    tracep->declBit(c+8234,"enq_readys_1", false,-1);
    tracep->declBit(c+8222,"enq_readys_0", false,-1);
    tracep->declBit(c+7313,"bundleOut_0_rready", false,-1);
    tracep->declBit(c+8418,"pending_inc", false,-1);
    tracep->declBit(c+8413,"deq_bits_15_last", false,-1);
    tracep->declBit(c+8401,"deq_bits_14_last", false,-1);
    tracep->declBit(c+8389,"deq_bits_13_last", false,-1);
    tracep->declBit(c+8377,"deq_bits_12_last", false,-1);
    tracep->declBit(c+8365,"deq_bits_11_last", false,-1);
    tracep->declBit(c+8353,"deq_bits_10_last", false,-1);
    tracep->declBit(c+8341,"deq_bits_9_last", false,-1);
    tracep->declBit(c+8329,"deq_bits_8_last", false,-1);
    tracep->declBit(c+8317,"deq_bits_7_last", false,-1);
    tracep->declBit(c+8305,"deq_bits_6_last", false,-1);
    tracep->declBit(c+8293,"deq_bits_5_last", false,-1);
    tracep->declBit(c+8281,"deq_bits_4_last", false,-1);
    tracep->declBit(c+8269,"deq_bits_3_last", false,-1);
    tracep->declBit(c+8257,"deq_bits_2_last", false,-1);
    tracep->declBit(c+8245,"deq_bits_1_last", false,-1);
    tracep->declBit(c+8233,"deq_bits_0_last", false,-1);
    tracep->declBit(c+7333,"bundleIn_0_rlast", false,-1);
    tracep->declBit(c+8419,"pending_dec", false,-1);
    tracep->declBus(c+8420,"pending_next", false,-1, 3,0);
    tracep->declBit(c+8421,"pending_lo_lo_lo_lo", false,-1);
    tracep->declBus(c+8422,"pending_count_1", false,-1, 3,0);
    tracep->declBit(c+8423,"pending_inc_1", false,-1);
    tracep->declBit(c+8424,"pending_dec_1", false,-1);
    tracep->declBus(c+8425,"pending_next_1", false,-1, 3,0);
    tracep->declBit(c+8426,"pending_lo_lo_lo_hi", false,-1);
    tracep->declBus(c+8427,"pending_count_2", false,-1, 3,0);
    tracep->declBit(c+8428,"pending_inc_2", false,-1);
    tracep->declBit(c+8429,"pending_dec_2", false,-1);
    tracep->declBus(c+8430,"pending_next_2", false,-1, 3,0);
    tracep->declBit(c+8431,"pending_lo_lo_hi_lo", false,-1);
    tracep->declBus(c+8432,"pending_count_3", false,-1, 3,0);
    tracep->declBit(c+8433,"pending_inc_3", false,-1);
    tracep->declBit(c+8434,"pending_dec_3", false,-1);
    tracep->declBus(c+8435,"pending_next_3", false,-1, 3,0);
    tracep->declBit(c+8436,"pending_lo_lo_hi_hi", false,-1);
    tracep->declBus(c+8437,"pending_count_4", false,-1, 3,0);
    tracep->declBit(c+8438,"pending_inc_4", false,-1);
    tracep->declBit(c+8439,"pending_dec_4", false,-1);
    tracep->declBus(c+8440,"pending_next_4", false,-1, 3,0);
    tracep->declBit(c+8441,"pending_lo_hi_lo_lo", false,-1);
    tracep->declBus(c+8442,"pending_count_5", false,-1, 3,0);
    tracep->declBit(c+8443,"pending_inc_5", false,-1);
    tracep->declBit(c+8444,"pending_dec_5", false,-1);
    tracep->declBus(c+8445,"pending_next_5", false,-1, 3,0);
    tracep->declBit(c+8446,"pending_lo_hi_lo_hi", false,-1);
    tracep->declBus(c+8447,"pending_count_6", false,-1, 3,0);
    tracep->declBit(c+8448,"pending_inc_6", false,-1);
    tracep->declBit(c+8449,"pending_dec_6", false,-1);
    tracep->declBus(c+8450,"pending_next_6", false,-1, 3,0);
    tracep->declBit(c+8451,"pending_lo_hi_hi_lo", false,-1);
    tracep->declBus(c+8452,"pending_count_7", false,-1, 3,0);
    tracep->declBit(c+8453,"pending_inc_7", false,-1);
    tracep->declBit(c+8454,"pending_dec_7", false,-1);
    tracep->declBus(c+8455,"pending_next_7", false,-1, 3,0);
    tracep->declBit(c+8456,"pending_lo_hi_hi_hi", false,-1);
    tracep->declBus(c+8457,"pending_count_8", false,-1, 3,0);
    tracep->declBit(c+8458,"pending_inc_8", false,-1);
    tracep->declBit(c+8459,"pending_dec_8", false,-1);
    tracep->declBus(c+8460,"pending_next_8", false,-1, 3,0);
    tracep->declBit(c+8461,"pending_hi_lo_lo_lo", false,-1);
    tracep->declBus(c+8462,"pending_count_9", false,-1, 3,0);
    tracep->declBit(c+8463,"pending_inc_9", false,-1);
    tracep->declBit(c+8464,"pending_dec_9", false,-1);
    tracep->declBus(c+8465,"pending_next_9", false,-1, 3,0);
    tracep->declBit(c+8466,"pending_hi_lo_lo_hi", false,-1);
    tracep->declBus(c+8467,"pending_count_10", false,-1, 3,0);
    tracep->declBit(c+8468,"pending_inc_10", false,-1);
    tracep->declBit(c+8469,"pending_dec_10", false,-1);
    tracep->declBus(c+8470,"pending_next_10", false,-1, 3,0);
    tracep->declBit(c+8471,"pending_hi_lo_hi_lo", false,-1);
    tracep->declBus(c+8472,"pending_count_11", false,-1, 3,0);
    tracep->declBit(c+8473,"pending_inc_11", false,-1);
    tracep->declBit(c+8474,"pending_dec_11", false,-1);
    tracep->declBus(c+8475,"pending_next_11", false,-1, 3,0);
    tracep->declBit(c+8476,"pending_hi_lo_hi_hi", false,-1);
    tracep->declBus(c+8477,"pending_count_12", false,-1, 3,0);
    tracep->declBit(c+8478,"pending_inc_12", false,-1);
    tracep->declBit(c+8479,"pending_dec_12", false,-1);
    tracep->declBus(c+8480,"pending_next_12", false,-1, 3,0);
    tracep->declBit(c+8481,"pending_hi_hi_lo_lo", false,-1);
    tracep->declBus(c+8482,"pending_count_13", false,-1, 3,0);
    tracep->declBit(c+8483,"pending_inc_13", false,-1);
    tracep->declBit(c+8484,"pending_dec_13", false,-1);
    tracep->declBus(c+8485,"pending_next_13", false,-1, 3,0);
    tracep->declBit(c+8486,"pending_hi_hi_lo_hi", false,-1);
    tracep->declBus(c+8487,"pending_count_14", false,-1, 3,0);
    tracep->declBit(c+8488,"pending_inc_14", false,-1);
    tracep->declBit(c+8489,"pending_dec_14", false,-1);
    tracep->declBus(c+8490,"pending_next_14", false,-1, 3,0);
    tracep->declBit(c+8491,"pending_hi_hi_hi_lo", false,-1);
    tracep->declBus(c+8492,"pending_count_15", false,-1, 3,0);
    tracep->declBit(c+8493,"pending_inc_15", false,-1);
    tracep->declBit(c+8494,"pending_dec_15", false,-1);
    tracep->declBus(c+8495,"pending_next_15", false,-1, 3,0);
    tracep->declBit(c+8496,"pending_hi_hi_hi_hi", false,-1);
    tracep->declBus(c+8497,"pending_lo", false,-1, 7,0);
    tracep->declBus(c+8498,"pending", false,-1, 15,0);
    tracep->declBus(c+8499,"winner", false,-1, 16,0);
    tracep->declBit(c+8500,"deq_id_hi", false,-1);
    tracep->declBus(c+8501,"deq_id_lo", false,-1, 15,0);
    tracep->declBit(c+8500,"deq_id_hi_1", false,-1);
    tracep->declBus(c+8502,"deq_id_hi_2", false,-1, 7,0);
    tracep->declBus(c+8503,"deq_id_lo_1", false,-1, 7,0);
    tracep->declBit(c+8504,"deq_id_hi_3", false,-1);
    tracep->declBus(c+8505,"deq_id_hi_4", false,-1, 3,0);
    tracep->declBus(c+8506,"deq_id_lo_2", false,-1, 3,0);
    tracep->declBit(c+8507,"deq_id_hi_5", false,-1);
    tracep->declBus(c+8508,"deq_id_hi_6", false,-1, 1,0);
    tracep->declBus(c+8509,"deq_id_lo_3", false,-1, 1,0);
    tracep->declBit(c+8510,"deq_id_hi_7", false,-1);
    tracep->declBit(c+8511,"deq_id_lo_4", false,-1);
    tracep->declBit(c+8232,"deq_bits_0_echo_extra_id", false,-1);
    tracep->declBit(c+8244,"deq_bits_1_echo_extra_id", false,-1);
    tracep->declBit(c+8256,"deq_bits_2_echo_extra_id", false,-1);
    tracep->declBit(c+8268,"deq_bits_3_echo_extra_id", false,-1);
    tracep->declBit(c+8280,"deq_bits_4_echo_extra_id", false,-1);
    tracep->declBit(c+8292,"deq_bits_5_echo_extra_id", false,-1);
    tracep->declBit(c+8304,"deq_bits_6_echo_extra_id", false,-1);
    tracep->declBit(c+8316,"deq_bits_7_echo_extra_id", false,-1);
    tracep->declBit(c+8328,"deq_bits_8_echo_extra_id", false,-1);
    tracep->declBit(c+8340,"deq_bits_9_echo_extra_id", false,-1);
    tracep->declBit(c+8352,"deq_bits_10_echo_extra_id", false,-1);
    tracep->declBit(c+8364,"deq_bits_11_echo_extra_id", false,-1);
    tracep->declBit(c+8376,"deq_bits_12_echo_extra_id", false,-1);
    tracep->declBit(c+8388,"deq_bits_13_echo_extra_id", false,-1);
    tracep->declBit(c+8400,"deq_bits_14_echo_extra_id", false,-1);
    tracep->declBit(c+8412,"deq_bits_15_echo_extra_id", false,-1);
    tracep->declBus(c+8231,"deq_bits_0_echo_tl_state_source", false,-1, 6,0);
    tracep->declBus(c+8243,"deq_bits_1_echo_tl_state_source", false,-1, 6,0);
    tracep->declBus(c+8255,"deq_bits_2_echo_tl_state_source", false,-1, 6,0);
    tracep->declBus(c+8267,"deq_bits_3_echo_tl_state_source", false,-1, 6,0);
    tracep->declBus(c+8279,"deq_bits_4_echo_tl_state_source", false,-1, 6,0);
    tracep->declBus(c+8291,"deq_bits_5_echo_tl_state_source", false,-1, 6,0);
    tracep->declBus(c+8303,"deq_bits_6_echo_tl_state_source", false,-1, 6,0);
    tracep->declBus(c+8315,"deq_bits_7_echo_tl_state_source", false,-1, 6,0);
    tracep->declBus(c+8327,"deq_bits_8_echo_tl_state_source", false,-1, 6,0);
    tracep->declBus(c+8339,"deq_bits_9_echo_tl_state_source", false,-1, 6,0);
    tracep->declBus(c+8351,"deq_bits_10_echo_tl_state_source", false,-1, 6,0);
    tracep->declBus(c+8363,"deq_bits_11_echo_tl_state_source", false,-1, 6,0);
    tracep->declBus(c+8375,"deq_bits_12_echo_tl_state_source", false,-1, 6,0);
    tracep->declBus(c+8387,"deq_bits_13_echo_tl_state_source", false,-1, 6,0);
    tracep->declBus(c+8399,"deq_bits_14_echo_tl_state_source", false,-1, 6,0);
    tracep->declBus(c+8411,"deq_bits_15_echo_tl_state_source", false,-1, 6,0);
    tracep->declBus(c+8230,"deq_bits_0_echo_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+8242,"deq_bits_1_echo_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+8254,"deq_bits_2_echo_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+8266,"deq_bits_3_echo_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+8278,"deq_bits_4_echo_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+8290,"deq_bits_5_echo_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+8302,"deq_bits_6_echo_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+8314,"deq_bits_7_echo_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+8326,"deq_bits_8_echo_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+8338,"deq_bits_9_echo_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+8350,"deq_bits_10_echo_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+8362,"deq_bits_11_echo_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+8374,"deq_bits_12_echo_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+8386,"deq_bits_13_echo_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+8398,"deq_bits_14_echo_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+8410,"deq_bits_15_echo_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+8229,"deq_bits_0_resp", false,-1, 1,0);
    tracep->declBus(c+8241,"deq_bits_1_resp", false,-1, 1,0);
    tracep->declBus(c+8253,"deq_bits_2_resp", false,-1, 1,0);
    tracep->declBus(c+8265,"deq_bits_3_resp", false,-1, 1,0);
    tracep->declBus(c+8277,"deq_bits_4_resp", false,-1, 1,0);
    tracep->declBus(c+8289,"deq_bits_5_resp", false,-1, 1,0);
    tracep->declBus(c+8301,"deq_bits_6_resp", false,-1, 1,0);
    tracep->declBus(c+8313,"deq_bits_7_resp", false,-1, 1,0);
    tracep->declBus(c+8325,"deq_bits_8_resp", false,-1, 1,0);
    tracep->declBus(c+8337,"deq_bits_9_resp", false,-1, 1,0);
    tracep->declBus(c+8349,"deq_bits_10_resp", false,-1, 1,0);
    tracep->declBus(c+8361,"deq_bits_11_resp", false,-1, 1,0);
    tracep->declBus(c+8373,"deq_bits_12_resp", false,-1, 1,0);
    tracep->declBus(c+8385,"deq_bits_13_resp", false,-1, 1,0);
    tracep->declBus(c+8397,"deq_bits_14_resp", false,-1, 1,0);
    tracep->declBus(c+8409,"deq_bits_15_resp", false,-1, 1,0);
    tracep->declQuad(c+8227,"deq_bits_0_data", false,-1, 63,0);
    tracep->declQuad(c+8239,"deq_bits_1_data", false,-1, 63,0);
    tracep->declQuad(c+8251,"deq_bits_2_data", false,-1, 63,0);
    tracep->declQuad(c+8263,"deq_bits_3_data", false,-1, 63,0);
    tracep->declQuad(c+8275,"deq_bits_4_data", false,-1, 63,0);
    tracep->declQuad(c+8287,"deq_bits_5_data", false,-1, 63,0);
    tracep->declQuad(c+8299,"deq_bits_6_data", false,-1, 63,0);
    tracep->declQuad(c+8311,"deq_bits_7_data", false,-1, 63,0);
    tracep->declQuad(c+8323,"deq_bits_8_data", false,-1, 63,0);
    tracep->declQuad(c+8335,"deq_bits_9_data", false,-1, 63,0);
    tracep->declQuad(c+8347,"deq_bits_10_data", false,-1, 63,0);
    tracep->declQuad(c+8359,"deq_bits_11_data", false,-1, 63,0);
    tracep->declQuad(c+8371,"deq_bits_12_data", false,-1, 63,0);
    tracep->declQuad(c+8383,"deq_bits_13_data", false,-1, 63,0);
    tracep->declQuad(c+8395,"deq_bits_14_data", false,-1, 63,0);
    tracep->declQuad(c+8407,"deq_bits_15_data", false,-1, 63,0);
    tracep->declBus(c+8226,"deq_bits_0_id", false,-1, 3,0);
    tracep->declBus(c+8238,"deq_bits_1_id", false,-1, 3,0);
    tracep->declBus(c+8250,"deq_bits_2_id", false,-1, 3,0);
    tracep->declBus(c+8262,"deq_bits_3_id", false,-1, 3,0);
    tracep->declBus(c+8274,"deq_bits_4_id", false,-1, 3,0);
    tracep->declBus(c+8286,"deq_bits_5_id", false,-1, 3,0);
    tracep->declBus(c+8298,"deq_bits_6_id", false,-1, 3,0);
    tracep->declBus(c+8310,"deq_bits_7_id", false,-1, 3,0);
    tracep->declBus(c+8322,"deq_bits_8_id", false,-1, 3,0);
    tracep->declBus(c+8334,"deq_bits_9_id", false,-1, 3,0);
    tracep->declBus(c+8346,"deq_bits_10_id", false,-1, 3,0);
    tracep->declBus(c+8358,"deq_bits_11_id", false,-1, 3,0);
    tracep->declBus(c+8370,"deq_bits_12_id", false,-1, 3,0);
    tracep->declBus(c+8382,"deq_bits_13_id", false,-1, 3,0);
    tracep->declBus(c+8394,"deq_bits_14_id", false,-1, 3,0);
    tracep->declBus(c+8406,"deq_bits_15_id", false,-1, 3,0);
    tracep->pushNamePrefix("qs_queue_0 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+8222,"io_enq_ready", false,-1);
    tracep->declBit(c+8223,"io_enq_valid", false,-1);
    tracep->declBus(c+7315,"io_enq_bits_id", false,-1, 3,0);
    tracep->declQuad(c+7316,"io_enq_bits_data", false,-1, 63,0);
    tracep->declBus(c+7318,"io_enq_bits_resp", false,-1, 1,0);
    tracep->declBus(c+7323,"io_enq_bits_echo_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+7324,"io_enq_bits_echo_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+7325,"io_enq_bits_echo_extra_id", false,-1);
    tracep->declBit(c+7319,"io_enq_bits_last", false,-1);
    tracep->declBit(c+8224,"io_deq_ready", false,-1);
    tracep->declBit(c+8225,"io_deq_valid", false,-1);
    tracep->declBus(c+8226,"io_deq_bits_id", false,-1, 3,0);
    tracep->declQuad(c+8227,"io_deq_bits_data", false,-1, 63,0);
    tracep->declBus(c+8229,"io_deq_bits_resp", false,-1, 1,0);
    tracep->declBus(c+8230,"io_deq_bits_echo_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+8231,"io_deq_bits_echo_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+8232,"io_deq_bits_echo_extra_id", false,-1);
    tracep->declBit(c+8233,"io_deq_bits_last", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+8512+i*1,"ram_id", true,(i+0), 3,0);
    }
    tracep->declBus(c+8226,"ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+8520,"ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBus(c+7315,"ram_id_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+8521,"ram_id_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_id_MPORT_mask", false,-1);
    tracep->declBit(c+8522,"ram_id_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declQuad(c+8523+i*2,"ram_data", true,(i+0), 63,0);
    }
    tracep->declQuad(c+8227,"ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
    tracep->declBus(c+8520,"ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declQuad(c+7316,"ram_data_MPORT_data", false,-1, 63,0);
    tracep->declBus(c+8521,"ram_data_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_data_MPORT_mask", false,-1);
    tracep->declBit(c+8522,"ram_data_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+8539+i*1,"ram_resp", true,(i+0), 1,0);
    }
    tracep->declBus(c+8229,"ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+8520,"ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBus(c+7318,"ram_resp_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+8521,"ram_resp_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_resp_MPORT_mask", false,-1);
    tracep->declBit(c+8522,"ram_resp_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+8547+i*1,"ram_echo_tl_state_size", true,(i+0), 3,0);
    }
    tracep->declBus(c+8230,"ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+8520,"ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBus(c+7323,"ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+8521,"ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_echo_tl_state_size_MPORT_mask", false,-1);
    tracep->declBit(c+8522,"ram_echo_tl_state_size_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+8555+i*1,"ram_echo_tl_state_source", true,(i+0), 6,0);
    }
    tracep->declBus(c+8231,"ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
    tracep->declBus(c+8520,"ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBus(c+7324,"ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
    tracep->declBus(c+8521,"ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_echo_tl_state_source_MPORT_mask", false,-1);
    tracep->declBit(c+8522,"ram_echo_tl_state_source_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBit(c+8563+i*1,"ram_echo_extra_id", true,(i+0));
    }
    tracep->declBit(c+8232,"ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
    tracep->declBus(c+8520,"ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+7325,"ram_echo_extra_id_MPORT_data", false,-1);
    tracep->declBus(c+8521,"ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_echo_extra_id_MPORT_mask", false,-1);
    tracep->declBit(c+8522,"ram_echo_extra_id_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBit(c+8571+i*1,"ram_last", true,(i+0));
    }
    tracep->declBit(c+8233,"ram_last_io_deq_bits_MPORT_data", false,-1);
    tracep->declBus(c+8520,"ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+7319,"ram_last_MPORT_data", false,-1);
    tracep->declBus(c+8521,"ram_last_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_last_MPORT_mask", false,-1);
    tracep->declBit(c+8522,"ram_last_MPORT_en", false,-1);
    tracep->declBus(c+8521,"enq_ptr_value", false,-1, 2,0);
    tracep->declBus(c+8520,"deq_ptr_value", false,-1, 2,0);
    tracep->declBit(c+8579,"maybe_full", false,-1);
    tracep->declBit(c+8580,"ptr_match", false,-1);
    tracep->declBit(c+8581,"empty", false,-1);
    tracep->declBit(c+8582,"full", false,-1);
    tracep->declBit(c+8522,"do_enq", false,-1);
    tracep->declBit(c+8583,"do_deq", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("qs_queue_1 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+8234,"io_enq_ready", false,-1);
    tracep->declBit(c+8235,"io_enq_valid", false,-1);
    tracep->declBus(c+7315,"io_enq_bits_id", false,-1, 3,0);
    tracep->declQuad(c+7316,"io_enq_bits_data", false,-1, 63,0);
    tracep->declBus(c+7318,"io_enq_bits_resp", false,-1, 1,0);
    tracep->declBus(c+7323,"io_enq_bits_echo_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+7324,"io_enq_bits_echo_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+7325,"io_enq_bits_echo_extra_id", false,-1);
    tracep->declBit(c+7319,"io_enq_bits_last", false,-1);
    tracep->declBit(c+8236,"io_deq_ready", false,-1);
    tracep->declBit(c+8237,"io_deq_valid", false,-1);
    tracep->declBus(c+8238,"io_deq_bits_id", false,-1, 3,0);
    tracep->declQuad(c+8239,"io_deq_bits_data", false,-1, 63,0);
    tracep->declBus(c+8241,"io_deq_bits_resp", false,-1, 1,0);
    tracep->declBus(c+8242,"io_deq_bits_echo_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+8243,"io_deq_bits_echo_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+8244,"io_deq_bits_echo_extra_id", false,-1);
    tracep->declBit(c+8245,"io_deq_bits_last", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+8584+i*1,"ram_id", true,(i+0), 3,0);
    }
    tracep->declBus(c+8238,"ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+8592,"ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBus(c+7315,"ram_id_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+8593,"ram_id_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_id_MPORT_mask", false,-1);
    tracep->declBit(c+8594,"ram_id_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declQuad(c+8595+i*2,"ram_data", true,(i+0), 63,0);
    }
    tracep->declQuad(c+8239,"ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
    tracep->declBus(c+8592,"ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declQuad(c+7316,"ram_data_MPORT_data", false,-1, 63,0);
    tracep->declBus(c+8593,"ram_data_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_data_MPORT_mask", false,-1);
    tracep->declBit(c+8594,"ram_data_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+8611+i*1,"ram_resp", true,(i+0), 1,0);
    }
    tracep->declBus(c+8241,"ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+8592,"ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBus(c+7318,"ram_resp_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+8593,"ram_resp_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_resp_MPORT_mask", false,-1);
    tracep->declBit(c+8594,"ram_resp_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+8619+i*1,"ram_echo_tl_state_size", true,(i+0), 3,0);
    }
    tracep->declBus(c+8242,"ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+8592,"ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBus(c+7323,"ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+8593,"ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_echo_tl_state_size_MPORT_mask", false,-1);
    tracep->declBit(c+8594,"ram_echo_tl_state_size_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+8627+i*1,"ram_echo_tl_state_source", true,(i+0), 6,0);
    }
    tracep->declBus(c+8243,"ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
    tracep->declBus(c+8592,"ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBus(c+7324,"ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
    tracep->declBus(c+8593,"ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_echo_tl_state_source_MPORT_mask", false,-1);
    tracep->declBit(c+8594,"ram_echo_tl_state_source_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBit(c+8635+i*1,"ram_echo_extra_id", true,(i+0));
    }
    tracep->declBit(c+8244,"ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
    tracep->declBus(c+8592,"ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+7325,"ram_echo_extra_id_MPORT_data", false,-1);
    tracep->declBus(c+8593,"ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_echo_extra_id_MPORT_mask", false,-1);
    tracep->declBit(c+8594,"ram_echo_extra_id_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBit(c+8643+i*1,"ram_last", true,(i+0));
    }
    tracep->declBit(c+8245,"ram_last_io_deq_bits_MPORT_data", false,-1);
    tracep->declBus(c+8592,"ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+7319,"ram_last_MPORT_data", false,-1);
    tracep->declBus(c+8593,"ram_last_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_last_MPORT_mask", false,-1);
    tracep->declBit(c+8594,"ram_last_MPORT_en", false,-1);
    tracep->declBus(c+8593,"enq_ptr_value", false,-1, 2,0);
    tracep->declBus(c+8592,"deq_ptr_value", false,-1, 2,0);
    tracep->declBit(c+8651,"maybe_full", false,-1);
    tracep->declBit(c+8652,"ptr_match", false,-1);
    tracep->declBit(c+8653,"empty", false,-1);
    tracep->declBit(c+8654,"full", false,-1);
    tracep->declBit(c+8594,"do_enq", false,-1);
    tracep->declBit(c+8655,"do_deq", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("qs_queue_10 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+8342,"io_enq_ready", false,-1);
    tracep->declBit(c+8343,"io_enq_valid", false,-1);
    tracep->declBus(c+7315,"io_enq_bits_id", false,-1, 3,0);
    tracep->declQuad(c+7316,"io_enq_bits_data", false,-1, 63,0);
    tracep->declBus(c+7318,"io_enq_bits_resp", false,-1, 1,0);
    tracep->declBus(c+7323,"io_enq_bits_echo_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+7324,"io_enq_bits_echo_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+7325,"io_enq_bits_echo_extra_id", false,-1);
    tracep->declBit(c+7319,"io_enq_bits_last", false,-1);
    tracep->declBit(c+8344,"io_deq_ready", false,-1);
    tracep->declBit(c+8345,"io_deq_valid", false,-1);
    tracep->declBus(c+8346,"io_deq_bits_id", false,-1, 3,0);
    tracep->declQuad(c+8347,"io_deq_bits_data", false,-1, 63,0);
    tracep->declBus(c+8349,"io_deq_bits_resp", false,-1, 1,0);
    tracep->declBus(c+8350,"io_deq_bits_echo_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+8351,"io_deq_bits_echo_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+8352,"io_deq_bits_echo_extra_id", false,-1);
    tracep->declBit(c+8353,"io_deq_bits_last", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+8656+i*1,"ram_id", true,(i+0), 3,0);
    }
    tracep->declBus(c+8346,"ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+8664,"ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBus(c+7315,"ram_id_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+8665,"ram_id_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_id_MPORT_mask", false,-1);
    tracep->declBit(c+8666,"ram_id_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declQuad(c+8667+i*2,"ram_data", true,(i+0), 63,0);
    }
    tracep->declQuad(c+8347,"ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
    tracep->declBus(c+8664,"ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declQuad(c+7316,"ram_data_MPORT_data", false,-1, 63,0);
    tracep->declBus(c+8665,"ram_data_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_data_MPORT_mask", false,-1);
    tracep->declBit(c+8666,"ram_data_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+8683+i*1,"ram_resp", true,(i+0), 1,0);
    }
    tracep->declBus(c+8349,"ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+8664,"ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBus(c+7318,"ram_resp_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+8665,"ram_resp_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_resp_MPORT_mask", false,-1);
    tracep->declBit(c+8666,"ram_resp_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+8691+i*1,"ram_echo_tl_state_size", true,(i+0), 3,0);
    }
    tracep->declBus(c+8350,"ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+8664,"ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBus(c+7323,"ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+8665,"ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_echo_tl_state_size_MPORT_mask", false,-1);
    tracep->declBit(c+8666,"ram_echo_tl_state_size_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+8699+i*1,"ram_echo_tl_state_source", true,(i+0), 6,0);
    }
    tracep->declBus(c+8351,"ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
    tracep->declBus(c+8664,"ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBus(c+7324,"ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
    tracep->declBus(c+8665,"ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_echo_tl_state_source_MPORT_mask", false,-1);
    tracep->declBit(c+8666,"ram_echo_tl_state_source_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBit(c+8707+i*1,"ram_echo_extra_id", true,(i+0));
    }
    tracep->declBit(c+8352,"ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
    tracep->declBus(c+8664,"ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+7325,"ram_echo_extra_id_MPORT_data", false,-1);
    tracep->declBus(c+8665,"ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_echo_extra_id_MPORT_mask", false,-1);
    tracep->declBit(c+8666,"ram_echo_extra_id_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBit(c+8715+i*1,"ram_last", true,(i+0));
    }
    tracep->declBit(c+8353,"ram_last_io_deq_bits_MPORT_data", false,-1);
    tracep->declBus(c+8664,"ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+7319,"ram_last_MPORT_data", false,-1);
    tracep->declBus(c+8665,"ram_last_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_last_MPORT_mask", false,-1);
    tracep->declBit(c+8666,"ram_last_MPORT_en", false,-1);
    tracep->declBus(c+8665,"enq_ptr_value", false,-1, 2,0);
    tracep->declBus(c+8664,"deq_ptr_value", false,-1, 2,0);
    tracep->declBit(c+8723,"maybe_full", false,-1);
    tracep->declBit(c+8724,"ptr_match", false,-1);
    tracep->declBit(c+8725,"empty", false,-1);
    tracep->declBit(c+8726,"full", false,-1);
    tracep->declBit(c+8666,"do_enq", false,-1);
    tracep->declBit(c+8727,"do_deq", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("qs_queue_11 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+8354,"io_enq_ready", false,-1);
    tracep->declBit(c+8355,"io_enq_valid", false,-1);
    tracep->declBus(c+7315,"io_enq_bits_id", false,-1, 3,0);
    tracep->declQuad(c+7316,"io_enq_bits_data", false,-1, 63,0);
    tracep->declBus(c+7318,"io_enq_bits_resp", false,-1, 1,0);
    tracep->declBus(c+7323,"io_enq_bits_echo_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+7324,"io_enq_bits_echo_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+7325,"io_enq_bits_echo_extra_id", false,-1);
    tracep->declBit(c+7319,"io_enq_bits_last", false,-1);
    tracep->declBit(c+8356,"io_deq_ready", false,-1);
    tracep->declBit(c+8357,"io_deq_valid", false,-1);
    tracep->declBus(c+8358,"io_deq_bits_id", false,-1, 3,0);
    tracep->declQuad(c+8359,"io_deq_bits_data", false,-1, 63,0);
    tracep->declBus(c+8361,"io_deq_bits_resp", false,-1, 1,0);
    tracep->declBus(c+8362,"io_deq_bits_echo_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+8363,"io_deq_bits_echo_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+8364,"io_deq_bits_echo_extra_id", false,-1);
    tracep->declBit(c+8365,"io_deq_bits_last", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+8728+i*1,"ram_id", true,(i+0), 3,0);
    }
    tracep->declBus(c+8358,"ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+8736,"ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBus(c+7315,"ram_id_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+8737,"ram_id_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_id_MPORT_mask", false,-1);
    tracep->declBit(c+8738,"ram_id_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declQuad(c+8739+i*2,"ram_data", true,(i+0), 63,0);
    }
    tracep->declQuad(c+8359,"ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
    tracep->declBus(c+8736,"ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declQuad(c+7316,"ram_data_MPORT_data", false,-1, 63,0);
    tracep->declBus(c+8737,"ram_data_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_data_MPORT_mask", false,-1);
    tracep->declBit(c+8738,"ram_data_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+8755+i*1,"ram_resp", true,(i+0), 1,0);
    }
    tracep->declBus(c+8361,"ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+8736,"ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBus(c+7318,"ram_resp_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+8737,"ram_resp_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_resp_MPORT_mask", false,-1);
    tracep->declBit(c+8738,"ram_resp_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+8763+i*1,"ram_echo_tl_state_size", true,(i+0), 3,0);
    }
    tracep->declBus(c+8362,"ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+8736,"ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBus(c+7323,"ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+8737,"ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_echo_tl_state_size_MPORT_mask", false,-1);
    tracep->declBit(c+8738,"ram_echo_tl_state_size_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+8771+i*1,"ram_echo_tl_state_source", true,(i+0), 6,0);
    }
    tracep->declBus(c+8363,"ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
    tracep->declBus(c+8736,"ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBus(c+7324,"ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
    tracep->declBus(c+8737,"ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_echo_tl_state_source_MPORT_mask", false,-1);
    tracep->declBit(c+8738,"ram_echo_tl_state_source_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBit(c+8779+i*1,"ram_echo_extra_id", true,(i+0));
    }
    tracep->declBit(c+8364,"ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
    tracep->declBus(c+8736,"ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+7325,"ram_echo_extra_id_MPORT_data", false,-1);
    tracep->declBus(c+8737,"ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_echo_extra_id_MPORT_mask", false,-1);
    tracep->declBit(c+8738,"ram_echo_extra_id_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBit(c+8787+i*1,"ram_last", true,(i+0));
    }
    tracep->declBit(c+8365,"ram_last_io_deq_bits_MPORT_data", false,-1);
    tracep->declBus(c+8736,"ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+7319,"ram_last_MPORT_data", false,-1);
    tracep->declBus(c+8737,"ram_last_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_last_MPORT_mask", false,-1);
    tracep->declBit(c+8738,"ram_last_MPORT_en", false,-1);
    tracep->declBus(c+8737,"enq_ptr_value", false,-1, 2,0);
    tracep->declBus(c+8736,"deq_ptr_value", false,-1, 2,0);
    tracep->declBit(c+8795,"maybe_full", false,-1);
    tracep->declBit(c+8796,"ptr_match", false,-1);
    tracep->declBit(c+8797,"empty", false,-1);
    tracep->declBit(c+8798,"full", false,-1);
    tracep->declBit(c+8738,"do_enq", false,-1);
    tracep->declBit(c+8799,"do_deq", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("qs_queue_12 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+8366,"io_enq_ready", false,-1);
    tracep->declBit(c+8367,"io_enq_valid", false,-1);
    tracep->declBus(c+7315,"io_enq_bits_id", false,-1, 3,0);
    tracep->declQuad(c+7316,"io_enq_bits_data", false,-1, 63,0);
    tracep->declBus(c+7318,"io_enq_bits_resp", false,-1, 1,0);
    tracep->declBus(c+7323,"io_enq_bits_echo_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+7324,"io_enq_bits_echo_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+7325,"io_enq_bits_echo_extra_id", false,-1);
    tracep->declBit(c+7319,"io_enq_bits_last", false,-1);
    tracep->declBit(c+8368,"io_deq_ready", false,-1);
    tracep->declBit(c+8369,"io_deq_valid", false,-1);
    tracep->declBus(c+8370,"io_deq_bits_id", false,-1, 3,0);
    tracep->declQuad(c+8371,"io_deq_bits_data", false,-1, 63,0);
    tracep->declBus(c+8373,"io_deq_bits_resp", false,-1, 1,0);
    tracep->declBus(c+8374,"io_deq_bits_echo_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+8375,"io_deq_bits_echo_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+8376,"io_deq_bits_echo_extra_id", false,-1);
    tracep->declBit(c+8377,"io_deq_bits_last", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+8800+i*1,"ram_id", true,(i+0), 3,0);
    }
    tracep->declBus(c+8370,"ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+8808,"ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBus(c+7315,"ram_id_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+8809,"ram_id_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_id_MPORT_mask", false,-1);
    tracep->declBit(c+8810,"ram_id_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declQuad(c+8811+i*2,"ram_data", true,(i+0), 63,0);
    }
    tracep->declQuad(c+8371,"ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
    tracep->declBus(c+8808,"ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declQuad(c+7316,"ram_data_MPORT_data", false,-1, 63,0);
    tracep->declBus(c+8809,"ram_data_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_data_MPORT_mask", false,-1);
    tracep->declBit(c+8810,"ram_data_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+8827+i*1,"ram_resp", true,(i+0), 1,0);
    }
    tracep->declBus(c+8373,"ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+8808,"ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBus(c+7318,"ram_resp_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+8809,"ram_resp_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_resp_MPORT_mask", false,-1);
    tracep->declBit(c+8810,"ram_resp_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+8835+i*1,"ram_echo_tl_state_size", true,(i+0), 3,0);
    }
    tracep->declBus(c+8374,"ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+8808,"ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBus(c+7323,"ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+8809,"ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_echo_tl_state_size_MPORT_mask", false,-1);
    tracep->declBit(c+8810,"ram_echo_tl_state_size_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+8843+i*1,"ram_echo_tl_state_source", true,(i+0), 6,0);
    }
    tracep->declBus(c+8375,"ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
    tracep->declBus(c+8808,"ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBus(c+7324,"ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
    tracep->declBus(c+8809,"ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_echo_tl_state_source_MPORT_mask", false,-1);
    tracep->declBit(c+8810,"ram_echo_tl_state_source_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBit(c+8851+i*1,"ram_echo_extra_id", true,(i+0));
    }
    tracep->declBit(c+8376,"ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
    tracep->declBus(c+8808,"ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+7325,"ram_echo_extra_id_MPORT_data", false,-1);
    tracep->declBus(c+8809,"ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_echo_extra_id_MPORT_mask", false,-1);
    tracep->declBit(c+8810,"ram_echo_extra_id_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBit(c+8859+i*1,"ram_last", true,(i+0));
    }
    tracep->declBit(c+8377,"ram_last_io_deq_bits_MPORT_data", false,-1);
    tracep->declBus(c+8808,"ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+7319,"ram_last_MPORT_data", false,-1);
    tracep->declBus(c+8809,"ram_last_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_last_MPORT_mask", false,-1);
    tracep->declBit(c+8810,"ram_last_MPORT_en", false,-1);
    tracep->declBus(c+8809,"enq_ptr_value", false,-1, 2,0);
    tracep->declBus(c+8808,"deq_ptr_value", false,-1, 2,0);
    tracep->declBit(c+8867,"maybe_full", false,-1);
    tracep->declBit(c+8868,"ptr_match", false,-1);
    tracep->declBit(c+8869,"empty", false,-1);
    tracep->declBit(c+8870,"full", false,-1);
    tracep->declBit(c+8810,"do_enq", false,-1);
    tracep->declBit(c+8871,"do_deq", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("qs_queue_13 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+8378,"io_enq_ready", false,-1);
    tracep->declBit(c+8379,"io_enq_valid", false,-1);
    tracep->declBus(c+7315,"io_enq_bits_id", false,-1, 3,0);
    tracep->declQuad(c+7316,"io_enq_bits_data", false,-1, 63,0);
    tracep->declBus(c+7318,"io_enq_bits_resp", false,-1, 1,0);
    tracep->declBus(c+7323,"io_enq_bits_echo_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+7324,"io_enq_bits_echo_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+7325,"io_enq_bits_echo_extra_id", false,-1);
    tracep->declBit(c+7319,"io_enq_bits_last", false,-1);
    tracep->declBit(c+8380,"io_deq_ready", false,-1);
    tracep->declBit(c+8381,"io_deq_valid", false,-1);
    tracep->declBus(c+8382,"io_deq_bits_id", false,-1, 3,0);
    tracep->declQuad(c+8383,"io_deq_bits_data", false,-1, 63,0);
    tracep->declBus(c+8385,"io_deq_bits_resp", false,-1, 1,0);
    tracep->declBus(c+8386,"io_deq_bits_echo_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+8387,"io_deq_bits_echo_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+8388,"io_deq_bits_echo_extra_id", false,-1);
    tracep->declBit(c+8389,"io_deq_bits_last", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+8872+i*1,"ram_id", true,(i+0), 3,0);
    }
    tracep->declBus(c+8382,"ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+8880,"ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBus(c+7315,"ram_id_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+8881,"ram_id_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_id_MPORT_mask", false,-1);
    tracep->declBit(c+8882,"ram_id_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declQuad(c+8883+i*2,"ram_data", true,(i+0), 63,0);
    }
    tracep->declQuad(c+8383,"ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
    tracep->declBus(c+8880,"ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declQuad(c+7316,"ram_data_MPORT_data", false,-1, 63,0);
    tracep->declBus(c+8881,"ram_data_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_data_MPORT_mask", false,-1);
    tracep->declBit(c+8882,"ram_data_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+8899+i*1,"ram_resp", true,(i+0), 1,0);
    }
    tracep->declBus(c+8385,"ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+8880,"ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBus(c+7318,"ram_resp_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+8881,"ram_resp_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_resp_MPORT_mask", false,-1);
    tracep->declBit(c+8882,"ram_resp_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+8907+i*1,"ram_echo_tl_state_size", true,(i+0), 3,0);
    }
    tracep->declBus(c+8386,"ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+8880,"ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBus(c+7323,"ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+8881,"ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_echo_tl_state_size_MPORT_mask", false,-1);
    tracep->declBit(c+8882,"ram_echo_tl_state_size_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+8915+i*1,"ram_echo_tl_state_source", true,(i+0), 6,0);
    }
    tracep->declBus(c+8387,"ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
    tracep->declBus(c+8880,"ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBus(c+7324,"ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
    tracep->declBus(c+8881,"ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_echo_tl_state_source_MPORT_mask", false,-1);
    tracep->declBit(c+8882,"ram_echo_tl_state_source_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBit(c+8923+i*1,"ram_echo_extra_id", true,(i+0));
    }
    tracep->declBit(c+8388,"ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
    tracep->declBus(c+8880,"ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+7325,"ram_echo_extra_id_MPORT_data", false,-1);
    tracep->declBus(c+8881,"ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_echo_extra_id_MPORT_mask", false,-1);
    tracep->declBit(c+8882,"ram_echo_extra_id_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBit(c+8931+i*1,"ram_last", true,(i+0));
    }
    tracep->declBit(c+8389,"ram_last_io_deq_bits_MPORT_data", false,-1);
    tracep->declBus(c+8880,"ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+7319,"ram_last_MPORT_data", false,-1);
    tracep->declBus(c+8881,"ram_last_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_last_MPORT_mask", false,-1);
    tracep->declBit(c+8882,"ram_last_MPORT_en", false,-1);
    tracep->declBus(c+8881,"enq_ptr_value", false,-1, 2,0);
    tracep->declBus(c+8880,"deq_ptr_value", false,-1, 2,0);
    tracep->declBit(c+8939,"maybe_full", false,-1);
    tracep->declBit(c+8940,"ptr_match", false,-1);
    tracep->declBit(c+8941,"empty", false,-1);
    tracep->declBit(c+8942,"full", false,-1);
    tracep->declBit(c+8882,"do_enq", false,-1);
    tracep->declBit(c+8943,"do_deq", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("qs_queue_14 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+8390,"io_enq_ready", false,-1);
    tracep->declBit(c+8391,"io_enq_valid", false,-1);
    tracep->declBus(c+7315,"io_enq_bits_id", false,-1, 3,0);
    tracep->declQuad(c+7316,"io_enq_bits_data", false,-1, 63,0);
    tracep->declBus(c+7318,"io_enq_bits_resp", false,-1, 1,0);
    tracep->declBus(c+7323,"io_enq_bits_echo_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+7324,"io_enq_bits_echo_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+7325,"io_enq_bits_echo_extra_id", false,-1);
    tracep->declBit(c+7319,"io_enq_bits_last", false,-1);
    tracep->declBit(c+8392,"io_deq_ready", false,-1);
    tracep->declBit(c+8393,"io_deq_valid", false,-1);
    tracep->declBus(c+8394,"io_deq_bits_id", false,-1, 3,0);
    tracep->declQuad(c+8395,"io_deq_bits_data", false,-1, 63,0);
    tracep->declBus(c+8397,"io_deq_bits_resp", false,-1, 1,0);
    tracep->declBus(c+8398,"io_deq_bits_echo_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+8399,"io_deq_bits_echo_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+8400,"io_deq_bits_echo_extra_id", false,-1);
    tracep->declBit(c+8401,"io_deq_bits_last", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+8944+i*1,"ram_id", true,(i+0), 3,0);
    }
    tracep->declBus(c+8394,"ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+8952,"ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBus(c+7315,"ram_id_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+8953,"ram_id_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_id_MPORT_mask", false,-1);
    tracep->declBit(c+8954,"ram_id_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declQuad(c+8955+i*2,"ram_data", true,(i+0), 63,0);
    }
    tracep->declQuad(c+8395,"ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
    tracep->declBus(c+8952,"ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declQuad(c+7316,"ram_data_MPORT_data", false,-1, 63,0);
    tracep->declBus(c+8953,"ram_data_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_data_MPORT_mask", false,-1);
    tracep->declBit(c+8954,"ram_data_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+8971+i*1,"ram_resp", true,(i+0), 1,0);
    }
    tracep->declBus(c+8397,"ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+8952,"ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBus(c+7318,"ram_resp_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+8953,"ram_resp_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_resp_MPORT_mask", false,-1);
    tracep->declBit(c+8954,"ram_resp_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+8979+i*1,"ram_echo_tl_state_size", true,(i+0), 3,0);
    }
    tracep->declBus(c+8398,"ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+8952,"ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBus(c+7323,"ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+8953,"ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_echo_tl_state_size_MPORT_mask", false,-1);
    tracep->declBit(c+8954,"ram_echo_tl_state_size_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+8987+i*1,"ram_echo_tl_state_source", true,(i+0), 6,0);
    }
    tracep->declBus(c+8399,"ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
    tracep->declBus(c+8952,"ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBus(c+7324,"ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
    tracep->declBus(c+8953,"ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_echo_tl_state_source_MPORT_mask", false,-1);
    tracep->declBit(c+8954,"ram_echo_tl_state_source_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBit(c+8995+i*1,"ram_echo_extra_id", true,(i+0));
    }
    tracep->declBit(c+8400,"ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
    tracep->declBus(c+8952,"ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+7325,"ram_echo_extra_id_MPORT_data", false,-1);
    tracep->declBus(c+8953,"ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_echo_extra_id_MPORT_mask", false,-1);
    tracep->declBit(c+8954,"ram_echo_extra_id_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBit(c+9003+i*1,"ram_last", true,(i+0));
    }
    tracep->declBit(c+8401,"ram_last_io_deq_bits_MPORT_data", false,-1);
    tracep->declBus(c+8952,"ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+7319,"ram_last_MPORT_data", false,-1);
    tracep->declBus(c+8953,"ram_last_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_last_MPORT_mask", false,-1);
    tracep->declBit(c+8954,"ram_last_MPORT_en", false,-1);
    tracep->declBus(c+8953,"enq_ptr_value", false,-1, 2,0);
    tracep->declBus(c+8952,"deq_ptr_value", false,-1, 2,0);
    tracep->declBit(c+9011,"maybe_full", false,-1);
    tracep->declBit(c+9012,"ptr_match", false,-1);
    tracep->declBit(c+9013,"empty", false,-1);
    tracep->declBit(c+9014,"full", false,-1);
    tracep->declBit(c+8954,"do_enq", false,-1);
    tracep->declBit(c+9015,"do_deq", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("qs_queue_15 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+8402,"io_enq_ready", false,-1);
    tracep->declBit(c+8403,"io_enq_valid", false,-1);
    tracep->declBus(c+7315,"io_enq_bits_id", false,-1, 3,0);
    tracep->declQuad(c+7316,"io_enq_bits_data", false,-1, 63,0);
    tracep->declBus(c+7318,"io_enq_bits_resp", false,-1, 1,0);
    tracep->declBus(c+7323,"io_enq_bits_echo_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+7324,"io_enq_bits_echo_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+7325,"io_enq_bits_echo_extra_id", false,-1);
    tracep->declBit(c+7319,"io_enq_bits_last", false,-1);
    tracep->declBit(c+8404,"io_deq_ready", false,-1);
    tracep->declBit(c+8405,"io_deq_valid", false,-1);
    tracep->declBus(c+8406,"io_deq_bits_id", false,-1, 3,0);
    tracep->declQuad(c+8407,"io_deq_bits_data", false,-1, 63,0);
    tracep->declBus(c+8409,"io_deq_bits_resp", false,-1, 1,0);
    tracep->declBus(c+8410,"io_deq_bits_echo_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+8411,"io_deq_bits_echo_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+8412,"io_deq_bits_echo_extra_id", false,-1);
    tracep->declBit(c+8413,"io_deq_bits_last", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+9016+i*1,"ram_id", true,(i+0), 3,0);
    }
    tracep->declBus(c+8406,"ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+9024,"ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBus(c+7315,"ram_id_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+9025,"ram_id_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_id_MPORT_mask", false,-1);
    tracep->declBit(c+9026,"ram_id_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declQuad(c+9027+i*2,"ram_data", true,(i+0), 63,0);
    }
    tracep->declQuad(c+8407,"ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
    tracep->declBus(c+9024,"ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declQuad(c+7316,"ram_data_MPORT_data", false,-1, 63,0);
    tracep->declBus(c+9025,"ram_data_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_data_MPORT_mask", false,-1);
    tracep->declBit(c+9026,"ram_data_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+9043+i*1,"ram_resp", true,(i+0), 1,0);
    }
    tracep->declBus(c+8409,"ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+9024,"ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBus(c+7318,"ram_resp_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+9025,"ram_resp_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_resp_MPORT_mask", false,-1);
    tracep->declBit(c+9026,"ram_resp_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+9051+i*1,"ram_echo_tl_state_size", true,(i+0), 3,0);
    }
    tracep->declBus(c+8410,"ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+9024,"ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBus(c+7323,"ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+9025,"ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_echo_tl_state_size_MPORT_mask", false,-1);
    tracep->declBit(c+9026,"ram_echo_tl_state_size_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+9059+i*1,"ram_echo_tl_state_source", true,(i+0), 6,0);
    }
    tracep->declBus(c+8411,"ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
    tracep->declBus(c+9024,"ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBus(c+7324,"ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
    tracep->declBus(c+9025,"ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_echo_tl_state_source_MPORT_mask", false,-1);
    tracep->declBit(c+9026,"ram_echo_tl_state_source_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBit(c+9067+i*1,"ram_echo_extra_id", true,(i+0));
    }
    tracep->declBit(c+8412,"ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
    tracep->declBus(c+9024,"ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+7325,"ram_echo_extra_id_MPORT_data", false,-1);
    tracep->declBus(c+9025,"ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_echo_extra_id_MPORT_mask", false,-1);
    tracep->declBit(c+9026,"ram_echo_extra_id_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBit(c+9075+i*1,"ram_last", true,(i+0));
    }
    tracep->declBit(c+8413,"ram_last_io_deq_bits_MPORT_data", false,-1);
    tracep->declBus(c+9024,"ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+7319,"ram_last_MPORT_data", false,-1);
    tracep->declBus(c+9025,"ram_last_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_last_MPORT_mask", false,-1);
    tracep->declBit(c+9026,"ram_last_MPORT_en", false,-1);
    tracep->declBus(c+9025,"enq_ptr_value", false,-1, 2,0);
    tracep->declBus(c+9024,"deq_ptr_value", false,-1, 2,0);
    tracep->declBit(c+9083,"maybe_full", false,-1);
    tracep->declBit(c+9084,"ptr_match", false,-1);
    tracep->declBit(c+9085,"empty", false,-1);
    tracep->declBit(c+9086,"full", false,-1);
    tracep->declBit(c+9026,"do_enq", false,-1);
    tracep->declBit(c+9087,"do_deq", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("qs_queue_2 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+8246,"io_enq_ready", false,-1);
    tracep->declBit(c+8247,"io_enq_valid", false,-1);
    tracep->declBus(c+7315,"io_enq_bits_id", false,-1, 3,0);
    tracep->declQuad(c+7316,"io_enq_bits_data", false,-1, 63,0);
    tracep->declBus(c+7318,"io_enq_bits_resp", false,-1, 1,0);
    tracep->declBus(c+7323,"io_enq_bits_echo_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+7324,"io_enq_bits_echo_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+7325,"io_enq_bits_echo_extra_id", false,-1);
    tracep->declBit(c+7319,"io_enq_bits_last", false,-1);
    tracep->declBit(c+8248,"io_deq_ready", false,-1);
    tracep->declBit(c+8249,"io_deq_valid", false,-1);
    tracep->declBus(c+8250,"io_deq_bits_id", false,-1, 3,0);
    tracep->declQuad(c+8251,"io_deq_bits_data", false,-1, 63,0);
    tracep->declBus(c+8253,"io_deq_bits_resp", false,-1, 1,0);
    tracep->declBus(c+8254,"io_deq_bits_echo_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+8255,"io_deq_bits_echo_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+8256,"io_deq_bits_echo_extra_id", false,-1);
    tracep->declBit(c+8257,"io_deq_bits_last", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+9088+i*1,"ram_id", true,(i+0), 3,0);
    }
    tracep->declBus(c+8250,"ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+9096,"ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBus(c+7315,"ram_id_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+9097,"ram_id_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_id_MPORT_mask", false,-1);
    tracep->declBit(c+9098,"ram_id_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declQuad(c+9099+i*2,"ram_data", true,(i+0), 63,0);
    }
    tracep->declQuad(c+8251,"ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
    tracep->declBus(c+9096,"ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declQuad(c+7316,"ram_data_MPORT_data", false,-1, 63,0);
    tracep->declBus(c+9097,"ram_data_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_data_MPORT_mask", false,-1);
    tracep->declBit(c+9098,"ram_data_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+9115+i*1,"ram_resp", true,(i+0), 1,0);
    }
    tracep->declBus(c+8253,"ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+9096,"ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBus(c+7318,"ram_resp_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+9097,"ram_resp_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_resp_MPORT_mask", false,-1);
    tracep->declBit(c+9098,"ram_resp_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+9123+i*1,"ram_echo_tl_state_size", true,(i+0), 3,0);
    }
    tracep->declBus(c+8254,"ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+9096,"ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBus(c+7323,"ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+9097,"ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_echo_tl_state_size_MPORT_mask", false,-1);
    tracep->declBit(c+9098,"ram_echo_tl_state_size_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+9131+i*1,"ram_echo_tl_state_source", true,(i+0), 6,0);
    }
    tracep->declBus(c+8255,"ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
    tracep->declBus(c+9096,"ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBus(c+7324,"ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
    tracep->declBus(c+9097,"ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_echo_tl_state_source_MPORT_mask", false,-1);
    tracep->declBit(c+9098,"ram_echo_tl_state_source_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBit(c+9139+i*1,"ram_echo_extra_id", true,(i+0));
    }
    tracep->declBit(c+8256,"ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
    tracep->declBus(c+9096,"ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+7325,"ram_echo_extra_id_MPORT_data", false,-1);
    tracep->declBus(c+9097,"ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_echo_extra_id_MPORT_mask", false,-1);
    tracep->declBit(c+9098,"ram_echo_extra_id_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBit(c+9147+i*1,"ram_last", true,(i+0));
    }
    tracep->declBit(c+8257,"ram_last_io_deq_bits_MPORT_data", false,-1);
    tracep->declBus(c+9096,"ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+7319,"ram_last_MPORT_data", false,-1);
    tracep->declBus(c+9097,"ram_last_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_last_MPORT_mask", false,-1);
    tracep->declBit(c+9098,"ram_last_MPORT_en", false,-1);
    tracep->declBus(c+9097,"enq_ptr_value", false,-1, 2,0);
    tracep->declBus(c+9096,"deq_ptr_value", false,-1, 2,0);
    tracep->declBit(c+9155,"maybe_full", false,-1);
    tracep->declBit(c+9156,"ptr_match", false,-1);
    tracep->declBit(c+9157,"empty", false,-1);
    tracep->declBit(c+9158,"full", false,-1);
    tracep->declBit(c+9098,"do_enq", false,-1);
    tracep->declBit(c+9159,"do_deq", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("qs_queue_3 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+8258,"io_enq_ready", false,-1);
    tracep->declBit(c+8259,"io_enq_valid", false,-1);
    tracep->declBus(c+7315,"io_enq_bits_id", false,-1, 3,0);
    tracep->declQuad(c+7316,"io_enq_bits_data", false,-1, 63,0);
    tracep->declBus(c+7318,"io_enq_bits_resp", false,-1, 1,0);
    tracep->declBus(c+7323,"io_enq_bits_echo_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+7324,"io_enq_bits_echo_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+7325,"io_enq_bits_echo_extra_id", false,-1);
    tracep->declBit(c+7319,"io_enq_bits_last", false,-1);
    tracep->declBit(c+8260,"io_deq_ready", false,-1);
    tracep->declBit(c+8261,"io_deq_valid", false,-1);
    tracep->declBus(c+8262,"io_deq_bits_id", false,-1, 3,0);
    tracep->declQuad(c+8263,"io_deq_bits_data", false,-1, 63,0);
    tracep->declBus(c+8265,"io_deq_bits_resp", false,-1, 1,0);
    tracep->declBus(c+8266,"io_deq_bits_echo_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+8267,"io_deq_bits_echo_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+8268,"io_deq_bits_echo_extra_id", false,-1);
    tracep->declBit(c+8269,"io_deq_bits_last", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+9160+i*1,"ram_id", true,(i+0), 3,0);
    }
    tracep->declBus(c+8262,"ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+9168,"ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBus(c+7315,"ram_id_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+9169,"ram_id_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_id_MPORT_mask", false,-1);
    tracep->declBit(c+9170,"ram_id_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declQuad(c+9171+i*2,"ram_data", true,(i+0), 63,0);
    }
    tracep->declQuad(c+8263,"ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
    tracep->declBus(c+9168,"ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declQuad(c+7316,"ram_data_MPORT_data", false,-1, 63,0);
    tracep->declBus(c+9169,"ram_data_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_data_MPORT_mask", false,-1);
    tracep->declBit(c+9170,"ram_data_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+9187+i*1,"ram_resp", true,(i+0), 1,0);
    }
    tracep->declBus(c+8265,"ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+9168,"ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBus(c+7318,"ram_resp_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+9169,"ram_resp_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_resp_MPORT_mask", false,-1);
    tracep->declBit(c+9170,"ram_resp_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+9195+i*1,"ram_echo_tl_state_size", true,(i+0), 3,0);
    }
    tracep->declBus(c+8266,"ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+9168,"ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBus(c+7323,"ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+9169,"ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_echo_tl_state_size_MPORT_mask", false,-1);
    tracep->declBit(c+9170,"ram_echo_tl_state_size_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+9203+i*1,"ram_echo_tl_state_source", true,(i+0), 6,0);
    }
}

VL_ATTR_COLD void VysyxSoCFull___024root__trace_init_sub__TOP__3(VysyxSoCFull___024root* vlSelf, VerilatedVcd* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    VysyxSoCFull__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VysyxSoCFull___024root__trace_init_sub__TOP__3\n"); );
    // Init
    const int c = vlSymsp->__Vm_baseCode;
    // Body
    tracep->declBus(c+8267,"ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
    tracep->declBus(c+9168,"ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBus(c+7324,"ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
    tracep->declBus(c+9169,"ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_echo_tl_state_source_MPORT_mask", false,-1);
    tracep->declBit(c+9170,"ram_echo_tl_state_source_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBit(c+9211+i*1,"ram_echo_extra_id", true,(i+0));
    }
    tracep->declBit(c+8268,"ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
    tracep->declBus(c+9168,"ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+7325,"ram_echo_extra_id_MPORT_data", false,-1);
    tracep->declBus(c+9169,"ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_echo_extra_id_MPORT_mask", false,-1);
    tracep->declBit(c+9170,"ram_echo_extra_id_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBit(c+9219+i*1,"ram_last", true,(i+0));
    }
    tracep->declBit(c+8269,"ram_last_io_deq_bits_MPORT_data", false,-1);
    tracep->declBus(c+9168,"ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+7319,"ram_last_MPORT_data", false,-1);
    tracep->declBus(c+9169,"ram_last_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_last_MPORT_mask", false,-1);
    tracep->declBit(c+9170,"ram_last_MPORT_en", false,-1);
    tracep->declBus(c+9169,"enq_ptr_value", false,-1, 2,0);
    tracep->declBus(c+9168,"deq_ptr_value", false,-1, 2,0);
    tracep->declBit(c+9227,"maybe_full", false,-1);
    tracep->declBit(c+9228,"ptr_match", false,-1);
    tracep->declBit(c+9229,"empty", false,-1);
    tracep->declBit(c+9230,"full", false,-1);
    tracep->declBit(c+9170,"do_enq", false,-1);
    tracep->declBit(c+9231,"do_deq", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("qs_queue_4 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+8270,"io_enq_ready", false,-1);
    tracep->declBit(c+8271,"io_enq_valid", false,-1);
    tracep->declBus(c+7315,"io_enq_bits_id", false,-1, 3,0);
    tracep->declQuad(c+7316,"io_enq_bits_data", false,-1, 63,0);
    tracep->declBus(c+7318,"io_enq_bits_resp", false,-1, 1,0);
    tracep->declBus(c+7323,"io_enq_bits_echo_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+7324,"io_enq_bits_echo_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+7325,"io_enq_bits_echo_extra_id", false,-1);
    tracep->declBit(c+7319,"io_enq_bits_last", false,-1);
    tracep->declBit(c+8272,"io_deq_ready", false,-1);
    tracep->declBit(c+8273,"io_deq_valid", false,-1);
    tracep->declBus(c+8274,"io_deq_bits_id", false,-1, 3,0);
    tracep->declQuad(c+8275,"io_deq_bits_data", false,-1, 63,0);
    tracep->declBus(c+8277,"io_deq_bits_resp", false,-1, 1,0);
    tracep->declBus(c+8278,"io_deq_bits_echo_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+8279,"io_deq_bits_echo_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+8280,"io_deq_bits_echo_extra_id", false,-1);
    tracep->declBit(c+8281,"io_deq_bits_last", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+9232+i*1,"ram_id", true,(i+0), 3,0);
    }
    tracep->declBus(c+8274,"ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+9240,"ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBus(c+7315,"ram_id_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+9241,"ram_id_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_id_MPORT_mask", false,-1);
    tracep->declBit(c+9242,"ram_id_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declQuad(c+9243+i*2,"ram_data", true,(i+0), 63,0);
    }
    tracep->declQuad(c+8275,"ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
    tracep->declBus(c+9240,"ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declQuad(c+7316,"ram_data_MPORT_data", false,-1, 63,0);
    tracep->declBus(c+9241,"ram_data_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_data_MPORT_mask", false,-1);
    tracep->declBit(c+9242,"ram_data_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+9259+i*1,"ram_resp", true,(i+0), 1,0);
    }
    tracep->declBus(c+8277,"ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+9240,"ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBus(c+7318,"ram_resp_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+9241,"ram_resp_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_resp_MPORT_mask", false,-1);
    tracep->declBit(c+9242,"ram_resp_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+9267+i*1,"ram_echo_tl_state_size", true,(i+0), 3,0);
    }
    tracep->declBus(c+8278,"ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+9240,"ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBus(c+7323,"ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+9241,"ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_echo_tl_state_size_MPORT_mask", false,-1);
    tracep->declBit(c+9242,"ram_echo_tl_state_size_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+9275+i*1,"ram_echo_tl_state_source", true,(i+0), 6,0);
    }
    tracep->declBus(c+8279,"ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
    tracep->declBus(c+9240,"ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBus(c+7324,"ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
    tracep->declBus(c+9241,"ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_echo_tl_state_source_MPORT_mask", false,-1);
    tracep->declBit(c+9242,"ram_echo_tl_state_source_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBit(c+9283+i*1,"ram_echo_extra_id", true,(i+0));
    }
    tracep->declBit(c+8280,"ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
    tracep->declBus(c+9240,"ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+7325,"ram_echo_extra_id_MPORT_data", false,-1);
    tracep->declBus(c+9241,"ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_echo_extra_id_MPORT_mask", false,-1);
    tracep->declBit(c+9242,"ram_echo_extra_id_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBit(c+9291+i*1,"ram_last", true,(i+0));
    }
    tracep->declBit(c+8281,"ram_last_io_deq_bits_MPORT_data", false,-1);
    tracep->declBus(c+9240,"ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+7319,"ram_last_MPORT_data", false,-1);
    tracep->declBus(c+9241,"ram_last_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_last_MPORT_mask", false,-1);
    tracep->declBit(c+9242,"ram_last_MPORT_en", false,-1);
    tracep->declBus(c+9241,"enq_ptr_value", false,-1, 2,0);
    tracep->declBus(c+9240,"deq_ptr_value", false,-1, 2,0);
    tracep->declBit(c+9299,"maybe_full", false,-1);
    tracep->declBit(c+9300,"ptr_match", false,-1);
    tracep->declBit(c+9301,"empty", false,-1);
    tracep->declBit(c+9302,"full", false,-1);
    tracep->declBit(c+9242,"do_enq", false,-1);
    tracep->declBit(c+9303,"do_deq", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("qs_queue_5 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+8282,"io_enq_ready", false,-1);
    tracep->declBit(c+8283,"io_enq_valid", false,-1);
    tracep->declBus(c+7315,"io_enq_bits_id", false,-1, 3,0);
    tracep->declQuad(c+7316,"io_enq_bits_data", false,-1, 63,0);
    tracep->declBus(c+7318,"io_enq_bits_resp", false,-1, 1,0);
    tracep->declBus(c+7323,"io_enq_bits_echo_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+7324,"io_enq_bits_echo_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+7325,"io_enq_bits_echo_extra_id", false,-1);
    tracep->declBit(c+7319,"io_enq_bits_last", false,-1);
    tracep->declBit(c+8284,"io_deq_ready", false,-1);
    tracep->declBit(c+8285,"io_deq_valid", false,-1);
    tracep->declBus(c+8286,"io_deq_bits_id", false,-1, 3,0);
    tracep->declQuad(c+8287,"io_deq_bits_data", false,-1, 63,0);
    tracep->declBus(c+8289,"io_deq_bits_resp", false,-1, 1,0);
    tracep->declBus(c+8290,"io_deq_bits_echo_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+8291,"io_deq_bits_echo_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+8292,"io_deq_bits_echo_extra_id", false,-1);
    tracep->declBit(c+8293,"io_deq_bits_last", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+9304+i*1,"ram_id", true,(i+0), 3,0);
    }
    tracep->declBus(c+8286,"ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+9312,"ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBus(c+7315,"ram_id_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+9313,"ram_id_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_id_MPORT_mask", false,-1);
    tracep->declBit(c+9314,"ram_id_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declQuad(c+9315+i*2,"ram_data", true,(i+0), 63,0);
    }
    tracep->declQuad(c+8287,"ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
    tracep->declBus(c+9312,"ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declQuad(c+7316,"ram_data_MPORT_data", false,-1, 63,0);
    tracep->declBus(c+9313,"ram_data_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_data_MPORT_mask", false,-1);
    tracep->declBit(c+9314,"ram_data_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+9331+i*1,"ram_resp", true,(i+0), 1,0);
    }
    tracep->declBus(c+8289,"ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+9312,"ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBus(c+7318,"ram_resp_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+9313,"ram_resp_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_resp_MPORT_mask", false,-1);
    tracep->declBit(c+9314,"ram_resp_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+9339+i*1,"ram_echo_tl_state_size", true,(i+0), 3,0);
    }
    tracep->declBus(c+8290,"ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+9312,"ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBus(c+7323,"ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+9313,"ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_echo_tl_state_size_MPORT_mask", false,-1);
    tracep->declBit(c+9314,"ram_echo_tl_state_size_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+9347+i*1,"ram_echo_tl_state_source", true,(i+0), 6,0);
    }
    tracep->declBus(c+8291,"ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
    tracep->declBus(c+9312,"ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBus(c+7324,"ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
    tracep->declBus(c+9313,"ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_echo_tl_state_source_MPORT_mask", false,-1);
    tracep->declBit(c+9314,"ram_echo_tl_state_source_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBit(c+9355+i*1,"ram_echo_extra_id", true,(i+0));
    }
    tracep->declBit(c+8292,"ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
    tracep->declBus(c+9312,"ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+7325,"ram_echo_extra_id_MPORT_data", false,-1);
    tracep->declBus(c+9313,"ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_echo_extra_id_MPORT_mask", false,-1);
    tracep->declBit(c+9314,"ram_echo_extra_id_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBit(c+9363+i*1,"ram_last", true,(i+0));
    }
    tracep->declBit(c+8293,"ram_last_io_deq_bits_MPORT_data", false,-1);
    tracep->declBus(c+9312,"ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+7319,"ram_last_MPORT_data", false,-1);
    tracep->declBus(c+9313,"ram_last_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_last_MPORT_mask", false,-1);
    tracep->declBit(c+9314,"ram_last_MPORT_en", false,-1);
    tracep->declBus(c+9313,"enq_ptr_value", false,-1, 2,0);
    tracep->declBus(c+9312,"deq_ptr_value", false,-1, 2,0);
    tracep->declBit(c+9371,"maybe_full", false,-1);
    tracep->declBit(c+9372,"ptr_match", false,-1);
    tracep->declBit(c+9373,"empty", false,-1);
    tracep->declBit(c+9374,"full", false,-1);
    tracep->declBit(c+9314,"do_enq", false,-1);
    tracep->declBit(c+9375,"do_deq", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("qs_queue_6 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+8294,"io_enq_ready", false,-1);
    tracep->declBit(c+8295,"io_enq_valid", false,-1);
    tracep->declBus(c+7315,"io_enq_bits_id", false,-1, 3,0);
    tracep->declQuad(c+7316,"io_enq_bits_data", false,-1, 63,0);
    tracep->declBus(c+7318,"io_enq_bits_resp", false,-1, 1,0);
    tracep->declBus(c+7323,"io_enq_bits_echo_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+7324,"io_enq_bits_echo_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+7325,"io_enq_bits_echo_extra_id", false,-1);
    tracep->declBit(c+7319,"io_enq_bits_last", false,-1);
    tracep->declBit(c+8296,"io_deq_ready", false,-1);
    tracep->declBit(c+8297,"io_deq_valid", false,-1);
    tracep->declBus(c+8298,"io_deq_bits_id", false,-1, 3,0);
    tracep->declQuad(c+8299,"io_deq_bits_data", false,-1, 63,0);
    tracep->declBus(c+8301,"io_deq_bits_resp", false,-1, 1,0);
    tracep->declBus(c+8302,"io_deq_bits_echo_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+8303,"io_deq_bits_echo_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+8304,"io_deq_bits_echo_extra_id", false,-1);
    tracep->declBit(c+8305,"io_deq_bits_last", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+9376+i*1,"ram_id", true,(i+0), 3,0);
    }
    tracep->declBus(c+8298,"ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+9384,"ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBus(c+7315,"ram_id_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+9385,"ram_id_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_id_MPORT_mask", false,-1);
    tracep->declBit(c+9386,"ram_id_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declQuad(c+9387+i*2,"ram_data", true,(i+0), 63,0);
    }
    tracep->declQuad(c+8299,"ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
    tracep->declBus(c+9384,"ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declQuad(c+7316,"ram_data_MPORT_data", false,-1, 63,0);
    tracep->declBus(c+9385,"ram_data_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_data_MPORT_mask", false,-1);
    tracep->declBit(c+9386,"ram_data_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+9403+i*1,"ram_resp", true,(i+0), 1,0);
    }
    tracep->declBus(c+8301,"ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+9384,"ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBus(c+7318,"ram_resp_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+9385,"ram_resp_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_resp_MPORT_mask", false,-1);
    tracep->declBit(c+9386,"ram_resp_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+9411+i*1,"ram_echo_tl_state_size", true,(i+0), 3,0);
    }
    tracep->declBus(c+8302,"ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+9384,"ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBus(c+7323,"ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+9385,"ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_echo_tl_state_size_MPORT_mask", false,-1);
    tracep->declBit(c+9386,"ram_echo_tl_state_size_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+9419+i*1,"ram_echo_tl_state_source", true,(i+0), 6,0);
    }
    tracep->declBus(c+8303,"ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
    tracep->declBus(c+9384,"ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBus(c+7324,"ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
    tracep->declBus(c+9385,"ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_echo_tl_state_source_MPORT_mask", false,-1);
    tracep->declBit(c+9386,"ram_echo_tl_state_source_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBit(c+9427+i*1,"ram_echo_extra_id", true,(i+0));
    }
    tracep->declBit(c+8304,"ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
    tracep->declBus(c+9384,"ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+7325,"ram_echo_extra_id_MPORT_data", false,-1);
    tracep->declBus(c+9385,"ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_echo_extra_id_MPORT_mask", false,-1);
    tracep->declBit(c+9386,"ram_echo_extra_id_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBit(c+9435+i*1,"ram_last", true,(i+0));
    }
    tracep->declBit(c+8305,"ram_last_io_deq_bits_MPORT_data", false,-1);
    tracep->declBus(c+9384,"ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+7319,"ram_last_MPORT_data", false,-1);
    tracep->declBus(c+9385,"ram_last_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_last_MPORT_mask", false,-1);
    tracep->declBit(c+9386,"ram_last_MPORT_en", false,-1);
    tracep->declBus(c+9385,"enq_ptr_value", false,-1, 2,0);
    tracep->declBus(c+9384,"deq_ptr_value", false,-1, 2,0);
    tracep->declBit(c+9443,"maybe_full", false,-1);
    tracep->declBit(c+9444,"ptr_match", false,-1);
    tracep->declBit(c+9445,"empty", false,-1);
    tracep->declBit(c+9446,"full", false,-1);
    tracep->declBit(c+9386,"do_enq", false,-1);
    tracep->declBit(c+9447,"do_deq", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("qs_queue_7 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+8306,"io_enq_ready", false,-1);
    tracep->declBit(c+8307,"io_enq_valid", false,-1);
    tracep->declBus(c+7315,"io_enq_bits_id", false,-1, 3,0);
    tracep->declQuad(c+7316,"io_enq_bits_data", false,-1, 63,0);
    tracep->declBus(c+7318,"io_enq_bits_resp", false,-1, 1,0);
    tracep->declBus(c+7323,"io_enq_bits_echo_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+7324,"io_enq_bits_echo_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+7325,"io_enq_bits_echo_extra_id", false,-1);
    tracep->declBit(c+7319,"io_enq_bits_last", false,-1);
    tracep->declBit(c+8308,"io_deq_ready", false,-1);
    tracep->declBit(c+8309,"io_deq_valid", false,-1);
    tracep->declBus(c+8310,"io_deq_bits_id", false,-1, 3,0);
    tracep->declQuad(c+8311,"io_deq_bits_data", false,-1, 63,0);
    tracep->declBus(c+8313,"io_deq_bits_resp", false,-1, 1,0);
    tracep->declBus(c+8314,"io_deq_bits_echo_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+8315,"io_deq_bits_echo_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+8316,"io_deq_bits_echo_extra_id", false,-1);
    tracep->declBit(c+8317,"io_deq_bits_last", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+9448+i*1,"ram_id", true,(i+0), 3,0);
    }
    tracep->declBus(c+8310,"ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+9456,"ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBus(c+7315,"ram_id_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+9457,"ram_id_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_id_MPORT_mask", false,-1);
    tracep->declBit(c+9458,"ram_id_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declQuad(c+9459+i*2,"ram_data", true,(i+0), 63,0);
    }
    tracep->declQuad(c+8311,"ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
    tracep->declBus(c+9456,"ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declQuad(c+7316,"ram_data_MPORT_data", false,-1, 63,0);
    tracep->declBus(c+9457,"ram_data_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_data_MPORT_mask", false,-1);
    tracep->declBit(c+9458,"ram_data_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+9475+i*1,"ram_resp", true,(i+0), 1,0);
    }
    tracep->declBus(c+8313,"ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+9456,"ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBus(c+7318,"ram_resp_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+9457,"ram_resp_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_resp_MPORT_mask", false,-1);
    tracep->declBit(c+9458,"ram_resp_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+9483+i*1,"ram_echo_tl_state_size", true,(i+0), 3,0);
    }
    tracep->declBus(c+8314,"ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+9456,"ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBus(c+7323,"ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+9457,"ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_echo_tl_state_size_MPORT_mask", false,-1);
    tracep->declBit(c+9458,"ram_echo_tl_state_size_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+9491+i*1,"ram_echo_tl_state_source", true,(i+0), 6,0);
    }
    tracep->declBus(c+8315,"ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
    tracep->declBus(c+9456,"ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBus(c+7324,"ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
    tracep->declBus(c+9457,"ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_echo_tl_state_source_MPORT_mask", false,-1);
    tracep->declBit(c+9458,"ram_echo_tl_state_source_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBit(c+9499+i*1,"ram_echo_extra_id", true,(i+0));
    }
    tracep->declBit(c+8316,"ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
    tracep->declBus(c+9456,"ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+7325,"ram_echo_extra_id_MPORT_data", false,-1);
    tracep->declBus(c+9457,"ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_echo_extra_id_MPORT_mask", false,-1);
    tracep->declBit(c+9458,"ram_echo_extra_id_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBit(c+9507+i*1,"ram_last", true,(i+0));
    }
    tracep->declBit(c+8317,"ram_last_io_deq_bits_MPORT_data", false,-1);
    tracep->declBus(c+9456,"ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+7319,"ram_last_MPORT_data", false,-1);
    tracep->declBus(c+9457,"ram_last_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_last_MPORT_mask", false,-1);
    tracep->declBit(c+9458,"ram_last_MPORT_en", false,-1);
    tracep->declBus(c+9457,"enq_ptr_value", false,-1, 2,0);
    tracep->declBus(c+9456,"deq_ptr_value", false,-1, 2,0);
    tracep->declBit(c+9515,"maybe_full", false,-1);
    tracep->declBit(c+9516,"ptr_match", false,-1);
    tracep->declBit(c+9517,"empty", false,-1);
    tracep->declBit(c+9518,"full", false,-1);
    tracep->declBit(c+9458,"do_enq", false,-1);
    tracep->declBit(c+9519,"do_deq", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("qs_queue_8 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+8318,"io_enq_ready", false,-1);
    tracep->declBit(c+8319,"io_enq_valid", false,-1);
    tracep->declBus(c+7315,"io_enq_bits_id", false,-1, 3,0);
    tracep->declQuad(c+7316,"io_enq_bits_data", false,-1, 63,0);
    tracep->declBus(c+7318,"io_enq_bits_resp", false,-1, 1,0);
    tracep->declBus(c+7323,"io_enq_bits_echo_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+7324,"io_enq_bits_echo_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+7325,"io_enq_bits_echo_extra_id", false,-1);
    tracep->declBit(c+7319,"io_enq_bits_last", false,-1);
    tracep->declBit(c+8320,"io_deq_ready", false,-1);
    tracep->declBit(c+8321,"io_deq_valid", false,-1);
    tracep->declBus(c+8322,"io_deq_bits_id", false,-1, 3,0);
    tracep->declQuad(c+8323,"io_deq_bits_data", false,-1, 63,0);
    tracep->declBus(c+8325,"io_deq_bits_resp", false,-1, 1,0);
    tracep->declBus(c+8326,"io_deq_bits_echo_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+8327,"io_deq_bits_echo_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+8328,"io_deq_bits_echo_extra_id", false,-1);
    tracep->declBit(c+8329,"io_deq_bits_last", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+9520+i*1,"ram_id", true,(i+0), 3,0);
    }
    tracep->declBus(c+8322,"ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+9528,"ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBus(c+7315,"ram_id_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+9529,"ram_id_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_id_MPORT_mask", false,-1);
    tracep->declBit(c+9530,"ram_id_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declQuad(c+9531+i*2,"ram_data", true,(i+0), 63,0);
    }
    tracep->declQuad(c+8323,"ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
    tracep->declBus(c+9528,"ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declQuad(c+7316,"ram_data_MPORT_data", false,-1, 63,0);
    tracep->declBus(c+9529,"ram_data_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_data_MPORT_mask", false,-1);
    tracep->declBit(c+9530,"ram_data_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+9547+i*1,"ram_resp", true,(i+0), 1,0);
    }
    tracep->declBus(c+8325,"ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+9528,"ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBus(c+7318,"ram_resp_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+9529,"ram_resp_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_resp_MPORT_mask", false,-1);
    tracep->declBit(c+9530,"ram_resp_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+9555+i*1,"ram_echo_tl_state_size", true,(i+0), 3,0);
    }
    tracep->declBus(c+8326,"ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+9528,"ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBus(c+7323,"ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+9529,"ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_echo_tl_state_size_MPORT_mask", false,-1);
    tracep->declBit(c+9530,"ram_echo_tl_state_size_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+9563+i*1,"ram_echo_tl_state_source", true,(i+0), 6,0);
    }
    tracep->declBus(c+8327,"ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
    tracep->declBus(c+9528,"ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBus(c+7324,"ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
    tracep->declBus(c+9529,"ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_echo_tl_state_source_MPORT_mask", false,-1);
    tracep->declBit(c+9530,"ram_echo_tl_state_source_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBit(c+9571+i*1,"ram_echo_extra_id", true,(i+0));
    }
    tracep->declBit(c+8328,"ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
    tracep->declBus(c+9528,"ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+7325,"ram_echo_extra_id_MPORT_data", false,-1);
    tracep->declBus(c+9529,"ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_echo_extra_id_MPORT_mask", false,-1);
    tracep->declBit(c+9530,"ram_echo_extra_id_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBit(c+9579+i*1,"ram_last", true,(i+0));
    }
    tracep->declBit(c+8329,"ram_last_io_deq_bits_MPORT_data", false,-1);
    tracep->declBus(c+9528,"ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+7319,"ram_last_MPORT_data", false,-1);
    tracep->declBus(c+9529,"ram_last_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_last_MPORT_mask", false,-1);
    tracep->declBit(c+9530,"ram_last_MPORT_en", false,-1);
    tracep->declBus(c+9529,"enq_ptr_value", false,-1, 2,0);
    tracep->declBus(c+9528,"deq_ptr_value", false,-1, 2,0);
    tracep->declBit(c+9587,"maybe_full", false,-1);
    tracep->declBit(c+9588,"ptr_match", false,-1);
    tracep->declBit(c+9589,"empty", false,-1);
    tracep->declBit(c+9590,"full", false,-1);
    tracep->declBit(c+9530,"do_enq", false,-1);
    tracep->declBit(c+9591,"do_deq", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("qs_queue_9 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+8330,"io_enq_ready", false,-1);
    tracep->declBit(c+8331,"io_enq_valid", false,-1);
    tracep->declBus(c+7315,"io_enq_bits_id", false,-1, 3,0);
    tracep->declQuad(c+7316,"io_enq_bits_data", false,-1, 63,0);
    tracep->declBus(c+7318,"io_enq_bits_resp", false,-1, 1,0);
    tracep->declBus(c+7323,"io_enq_bits_echo_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+7324,"io_enq_bits_echo_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+7325,"io_enq_bits_echo_extra_id", false,-1);
    tracep->declBit(c+7319,"io_enq_bits_last", false,-1);
    tracep->declBit(c+8332,"io_deq_ready", false,-1);
    tracep->declBit(c+8333,"io_deq_valid", false,-1);
    tracep->declBus(c+8334,"io_deq_bits_id", false,-1, 3,0);
    tracep->declQuad(c+8335,"io_deq_bits_data", false,-1, 63,0);
    tracep->declBus(c+8337,"io_deq_bits_resp", false,-1, 1,0);
    tracep->declBus(c+8338,"io_deq_bits_echo_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+8339,"io_deq_bits_echo_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+8340,"io_deq_bits_echo_extra_id", false,-1);
    tracep->declBit(c+8341,"io_deq_bits_last", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+9592+i*1,"ram_id", true,(i+0), 3,0);
    }
    tracep->declBus(c+8334,"ram_id_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+9600,"ram_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBus(c+7315,"ram_id_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+9601,"ram_id_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_id_MPORT_mask", false,-1);
    tracep->declBit(c+9602,"ram_id_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declQuad(c+9603+i*2,"ram_data", true,(i+0), 63,0);
    }
    tracep->declQuad(c+8335,"ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
    tracep->declBus(c+9600,"ram_data_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declQuad(c+7316,"ram_data_MPORT_data", false,-1, 63,0);
    tracep->declBus(c+9601,"ram_data_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_data_MPORT_mask", false,-1);
    tracep->declBit(c+9602,"ram_data_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+9619+i*1,"ram_resp", true,(i+0), 1,0);
    }
    tracep->declBus(c+8337,"ram_resp_io_deq_bits_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+9600,"ram_resp_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBus(c+7318,"ram_resp_MPORT_data", false,-1, 1,0);
    tracep->declBus(c+9601,"ram_resp_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_resp_MPORT_mask", false,-1);
    tracep->declBit(c+9602,"ram_resp_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+9627+i*1,"ram_echo_tl_state_size", true,(i+0), 3,0);
    }
    tracep->declBus(c+8338,"ram_echo_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+9600,"ram_echo_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBus(c+7323,"ram_echo_tl_state_size_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+9601,"ram_echo_tl_state_size_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_echo_tl_state_size_MPORT_mask", false,-1);
    tracep->declBit(c+9602,"ram_echo_tl_state_size_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBus(c+9635+i*1,"ram_echo_tl_state_source", true,(i+0), 6,0);
    }
    tracep->declBus(c+8339,"ram_echo_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
    tracep->declBus(c+9600,"ram_echo_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBus(c+7324,"ram_echo_tl_state_source_MPORT_data", false,-1, 6,0);
    tracep->declBus(c+9601,"ram_echo_tl_state_source_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_echo_tl_state_source_MPORT_mask", false,-1);
    tracep->declBit(c+9602,"ram_echo_tl_state_source_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBit(c+9643+i*1,"ram_echo_extra_id", true,(i+0));
    }
    tracep->declBit(c+8340,"ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1);
    tracep->declBus(c+9600,"ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+7325,"ram_echo_extra_id_MPORT_data", false,-1);
    tracep->declBus(c+9601,"ram_echo_extra_id_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_echo_extra_id_MPORT_mask", false,-1);
    tracep->declBit(c+9602,"ram_echo_extra_id_MPORT_en", false,-1);
    for (int i = 0; i < 8; ++i) {
        tracep->declBit(c+9651+i*1,"ram_last", true,(i+0));
    }
    tracep->declBit(c+8341,"ram_last_io_deq_bits_MPORT_data", false,-1);
    tracep->declBus(c+9600,"ram_last_io_deq_bits_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+7319,"ram_last_MPORT_data", false,-1);
    tracep->declBus(c+9601,"ram_last_MPORT_addr", false,-1, 2,0);
    tracep->declBit(c+20056,"ram_last_MPORT_mask", false,-1);
    tracep->declBit(c+9602,"ram_last_MPORT_en", false,-1);
    tracep->declBus(c+9601,"enq_ptr_value", false,-1, 2,0);
    tracep->declBus(c+9600,"deq_ptr_value", false,-1, 2,0);
    tracep->declBit(c+9659,"maybe_full", false,-1);
    tracep->declBit(c+9660,"ptr_match", false,-1);
    tracep->declBit(c+9661,"empty", false,-1);
    tracep->declBit(c+9662,"full", false,-1);
    tracep->declBit(c+9602,"do_enq", false,-1);
    tracep->declBit(c+9663,"do_deq", false,-1);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("axi4frag ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+7366,"auto_in_awready", false,-1);
    tracep->declBit(c+20054,"auto_in_awvalid", false,-1);
    tracep->declBit(c+20054,"auto_in_awid", false,-1);
    tracep->declBus(c+20124,"auto_in_awaddr", false,-1, 31,0);
    tracep->declBus(c+20064,"auto_in_awlen", false,-1, 7,0);
    tracep->declBus(c+20117,"auto_in_awsize", false,-1, 2,0);
    tracep->declBus(c+20055,"auto_in_awburst", false,-1, 1,0);
    tracep->declBus(c+20117,"auto_in_awecho_extra_id", false,-1, 2,0);
    tracep->declBit(c+7367,"auto_in_wready", false,-1);
    tracep->declBit(c+20054,"auto_in_wvalid", false,-1);
    tracep->declQuad(c+20115,"auto_in_wdata", false,-1, 63,0);
    tracep->declBus(c+20064,"auto_in_wstrb", false,-1, 7,0);
    tracep->declBit(c+20054,"auto_in_wlast", false,-1);
    tracep->declBit(c+20054,"auto_in_bready", false,-1);
    tracep->declBit(c+19189,"auto_in_bvalid", false,-1);
    tracep->declBit(c+19182,"auto_in_bid", false,-1);
    tracep->declBus(c+17037,"auto_in_bresp", false,-1, 1,0);
    tracep->declBus(c+17034,"auto_in_becho_extra_id", false,-1, 2,0);
    tracep->declBit(c+7368,"auto_in_arready", false,-1);
    tracep->declBit(c+20054,"auto_in_arvalid", false,-1);
    tracep->declBit(c+20054,"auto_in_arid", false,-1);
    tracep->declBus(c+20124,"auto_in_araddr", false,-1, 31,0);
    tracep->declBus(c+20064,"auto_in_arlen", false,-1, 7,0);
    tracep->declBus(c+20117,"auto_in_arsize", false,-1, 2,0);
    tracep->declBus(c+20055,"auto_in_arburst", false,-1, 1,0);
    tracep->declBus(c+20117,"auto_in_arecho_extra_id", false,-1, 2,0);
    tracep->declBit(c+20054,"auto_in_rready", false,-1);
    tracep->declBit(c+17029,"auto_in_rvalid", false,-1);
    tracep->declBit(c+19185,"auto_in_rid", false,-1);
    tracep->declQuad(c+17030,"auto_in_rdata", false,-1, 63,0);
    tracep->declBus(c+17032,"auto_in_rresp", false,-1, 1,0);
    tracep->declBus(c+17035,"auto_in_recho_extra_id", false,-1, 2,0);
    tracep->declBit(c+17038,"auto_in_rlast", false,-1);
    tracep->declBit(c+19186,"auto_out_awready", false,-1);
    tracep->declBit(c+7360,"auto_out_awvalid", false,-1);
    tracep->declBit(c+7346,"auto_out_awid", false,-1);
    tracep->declBus(c+7347,"auto_out_awaddr", false,-1, 31,0);
    tracep->declBus(c+7348,"auto_out_awlen", false,-1, 7,0);
    tracep->declBus(c+7349,"auto_out_awsize", false,-1, 2,0);
    tracep->declBus(c+7361,"auto_out_awecho_extra_id", false,-1, 2,0);
    tracep->declBit(c+7362,"auto_out_awecho_real_last", false,-1);
    tracep->declBit(c+19179,"auto_out_wready", false,-1);
    tracep->declBit(c+7350,"auto_out_wvalid", false,-1);
    tracep->declQuad(c+7351,"auto_out_wdata", false,-1, 63,0);
    tracep->declBus(c+7353,"auto_out_wstrb", false,-1, 7,0);
    tracep->declBit(c+7354,"auto_out_wlast", false,-1);
    tracep->declBit(c+19180,"auto_out_bready", false,-1);
    tracep->declBit(c+19181,"auto_out_bvalid", false,-1);
    tracep->declBit(c+19182,"auto_out_bid", false,-1);
    tracep->declBus(c+19183,"auto_out_bresp", false,-1, 1,0);
    tracep->declBus(c+17034,"auto_out_becho_extra_id", false,-1, 2,0);
    tracep->declBit(c+19187,"auto_out_becho_real_last", false,-1);
    tracep->declBit(c+19188,"auto_out_arready", false,-1);
    tracep->declBit(c+7363,"auto_out_arvalid", false,-1);
    tracep->declBit(c+7356,"auto_out_arid", false,-1);
    tracep->declBus(c+7357,"auto_out_araddr", false,-1, 31,0);
    tracep->declBus(c+7358,"auto_out_arlen", false,-1, 7,0);
    tracep->declBus(c+7359,"auto_out_arsize", false,-1, 2,0);
    tracep->declBus(c+7364,"auto_out_arecho_extra_id", false,-1, 2,0);
    tracep->declBit(c+7365,"auto_out_arecho_real_last", false,-1);
    tracep->declBit(c+20054,"auto_out_rready", false,-1);
    tracep->declBit(c+17029,"auto_out_rvalid", false,-1);
    tracep->declBit(c+19185,"auto_out_rid", false,-1);
    tracep->declQuad(c+17030,"auto_out_rdata", false,-1, 63,0);
    tracep->declBus(c+17032,"auto_out_rresp", false,-1, 1,0);
    tracep->declBus(c+17035,"auto_out_recho_extra_id", false,-1, 2,0);
    tracep->declBit(c+17036,"auto_out_recho_real_last", false,-1);
    tracep->declBit(c+17033,"auto_out_rlast", false,-1);
    tracep->declBit(c+20019,"deq_clock", false,-1);
    tracep->declBit(c+20020,"deq_reset", false,-1);
    tracep->declBit(c+7368,"deq_io_enq_ready", false,-1);
    tracep->declBit(c+20054,"deq_io_enq_valid", false,-1);
    tracep->declBit(c+20054,"deq_io_enq_bits_id", false,-1);
    tracep->declBus(c+20124,"deq_io_enq_bits_addr", false,-1, 31,0);
    tracep->declBus(c+20064,"deq_io_enq_bits_len", false,-1, 7,0);
    tracep->declBus(c+20117,"deq_io_enq_bits_size", false,-1, 2,0);
    tracep->declBus(c+20055,"deq_io_enq_bits_burst", false,-1, 1,0);
    tracep->declBus(c+20117,"deq_io_enq_bits_echo_extra_id", false,-1, 2,0);
    tracep->declBit(c+17104,"deq_io_deq_ready", false,-1);
    tracep->declBit(c+7363,"deq_io_deq_valid", false,-1);
    tracep->declBit(c+7356,"deq_io_deq_bits_id", false,-1);
    tracep->declBus(c+9664,"deq_io_deq_bits_addr", false,-1, 31,0);
    tracep->declBus(c+9665,"deq_io_deq_bits_len", false,-1, 7,0);
    tracep->declBus(c+7359,"deq_io_deq_bits_size", false,-1, 2,0);
    tracep->declBus(c+9666,"deq_io_deq_bits_burst", false,-1, 1,0);
    tracep->declBus(c+7364,"deq_io_deq_bits_echo_extra_id", false,-1, 2,0);
    tracep->declBit(c+20019,"deq_1_clock", false,-1);
    tracep->declBit(c+20020,"deq_1_reset", false,-1);
    tracep->declBit(c+7366,"deq_1_io_enq_ready", false,-1);
    tracep->declBit(c+20054,"deq_1_io_enq_valid", false,-1);
    tracep->declBit(c+20054,"deq_1_io_enq_bits_id", false,-1);
    tracep->declBus(c+20124,"deq_1_io_enq_bits_addr", false,-1, 31,0);
    tracep->declBus(c+20064,"deq_1_io_enq_bits_len", false,-1, 7,0);
    tracep->declBus(c+20117,"deq_1_io_enq_bits_size", false,-1, 2,0);
    tracep->declBus(c+20055,"deq_1_io_enq_bits_burst", false,-1, 1,0);
    tracep->declBus(c+20117,"deq_1_io_enq_bits_echo_extra_id", false,-1, 2,0);
    tracep->declBit(c+17105,"deq_1_io_deq_ready", false,-1);
    tracep->declBit(c+9667,"deq_1_io_deq_valid", false,-1);
    tracep->declBit(c+7346,"deq_1_io_deq_bits_id", false,-1);
    tracep->declBus(c+9668,"deq_1_io_deq_bits_addr", false,-1, 31,0);
    tracep->declBus(c+9669,"deq_1_io_deq_bits_len", false,-1, 7,0);
    tracep->declBus(c+7349,"deq_1_io_deq_bits_size", false,-1, 2,0);
    tracep->declBus(c+9670,"deq_1_io_deq_bits_burst", false,-1, 1,0);
    tracep->declBus(c+7361,"deq_1_io_deq_bits_echo_extra_id", false,-1, 2,0);
    tracep->declBit(c+20019,"in_wdeq_clock", false,-1);
    tracep->declBit(c+20020,"in_wdeq_reset", false,-1);
    tracep->declBit(c+7367,"in_wdeq_io_enq_ready", false,-1);
    tracep->declBit(c+20054,"in_wdeq_io_enq_valid", false,-1);
    tracep->declQuad(c+20115,"in_wdeq_io_enq_bits_data", false,-1, 63,0);
    tracep->declBus(c+20064,"in_wdeq_io_enq_bits_strb", false,-1, 7,0);
    tracep->declBit(c+20054,"in_wdeq_io_enq_bits_last", false,-1);
    tracep->declBit(c+17106,"in_wdeq_io_deq_ready", false,-1);
    tracep->declBit(c+9671,"in_wdeq_io_deq_valid", false,-1);
    tracep->declQuad(c+7351,"in_wdeq_io_deq_bits_data", false,-1, 63,0);
    tracep->declBus(c+7353,"in_wdeq_io_deq_bits_strb", false,-1, 7,0);
    tracep->declBit(c+9672,"in_wdeq_io_deq_bits_last", false,-1);
    tracep->declBit(c+9673,"busy", false,-1);
    tracep->declBus(c+9674,"r_addr", false,-1, 31,0);
    tracep->declBus(c+9675,"r_len", false,-1, 7,0);
    tracep->declBus(c+9665,"irr_bits_len", false,-1, 7,0);
    tracep->declBus(c+9676,"len", false,-1, 7,0);
    tracep->declBus(c+9664,"irr_bits_addr", false,-1, 31,0);
    tracep->declBus(c+9677,"addr", false,-1, 31,0);
    tracep->declBus(c+9678,"alignment", false,-1, 7,0);
    tracep->declBus(c+9679,"fillLow", false,-1, 6,0);
    tracep->declBus(c+9680,"wipeHigh", false,-1, 7,0);
    tracep->declBus(c+9681,"remain1", false,-1, 7,0);
    tracep->declBus(c+9682,"align1", false,-1, 7,0);
    tracep->declBus(c+9683,"maxSupported1", false,-1, 7,0);
    tracep->declBus(c+9666,"irr_bits_burst", false,-1, 1,0);
    tracep->declBit(c+9684,"fixed", false,-1);
    tracep->declBus(c+7359,"irr_bits_size", false,-1, 2,0);
    tracep->declBit(c+9685,"narrow", false,-1);
    tracep->declBit(c+9686,"bad", false,-1);
    tracep->declBus(c+7358,"beats_lo", false,-1, 7,0);
    tracep->declBus(c+9687,"beats", false,-1, 8,0);
    tracep->declBus(c+9688,"inc_addr", false,-1, 31,0);
    tracep->declBus(c+9689,"wrapMask", false,-1, 14,0);
    tracep->declBit(c+7365,"ar_last", false,-1);
    tracep->declBit(c+7363,"irr_valid", false,-1);
    tracep->declBit(c+9690,"busy_1", false,-1);
    tracep->declBus(c+9691,"r_addr_1", false,-1, 31,0);
    tracep->declBus(c+9692,"r_len_1", false,-1, 7,0);
    tracep->declBus(c+9669,"irr_1_bits_len", false,-1, 7,0);
    tracep->declBus(c+9693,"len_1", false,-1, 7,0);
    tracep->declBus(c+9668,"irr_1_bits_addr", false,-1, 31,0);
    tracep->declBus(c+9694,"addr_1", false,-1, 31,0);
    tracep->declBus(c+9695,"alignment_1", false,-1, 7,0);
    tracep->declBus(c+9696,"fillLow_1", false,-1, 6,0);
    tracep->declBus(c+9697,"wipeHigh_1", false,-1, 7,0);
    tracep->declBus(c+9698,"remain1_1", false,-1, 7,0);
    tracep->declBus(c+9699,"align1_1", false,-1, 7,0);
    tracep->declBus(c+9700,"maxSupported1_1", false,-1, 7,0);
    tracep->declBus(c+9670,"irr_1_bits_burst", false,-1, 1,0);
    tracep->declBit(c+9701,"fixed_1", false,-1);
    tracep->declBus(c+7349,"irr_1_bits_size", false,-1, 2,0);
    tracep->declBit(c+9702,"narrow_1", false,-1);
    tracep->declBit(c+9703,"bad_1", false,-1);
    tracep->declBus(c+7348,"beats_lo_1", false,-1, 7,0);
    tracep->declBus(c+9704,"w_beats", false,-1, 8,0);
    tracep->declBus(c+9705,"inc_addr_1", false,-1, 31,0);
    tracep->declBus(c+9706,"wrapMask_1", false,-1, 14,0);
    tracep->declBit(c+7362,"aw_last", false,-1);
    tracep->declBus(c+9707,"w_counter", false,-1, 8,0);
    tracep->declBit(c+9708,"w_idle", false,-1);
    tracep->declBit(c+9709,"wbeats_latched", false,-1);
    tracep->declBit(c+19232,"in_awready", false,-1);
    tracep->declBit(c+9667,"irr_1_valid", false,-1);
    tracep->declBit(c+9710,"wbeats_valid", false,-1);
    tracep->declBit(c+7360,"bundleOut_0_awvalid", false,-1);
    tracep->declBus(c+9711,"w_todo", false,-1, 8,0);
    tracep->declBit(c+7354,"w_last", false,-1);
    tracep->declBit(c+9671,"in_wvalid", false,-1);
    tracep->declBit(c+7350,"bundleOut_0_wvalid", false,-1);
    tracep->declBit(c+9672,"in_wlast", false,-1);
    tracep->declBit(c+19180,"bundleOut_0_bready", false,-1);
    tracep->declBus(c+9712,"error_0", false,-1, 1,0);
    tracep->declBus(c+9713,"error_1", false,-1, 1,0);
    tracep->pushNamePrefix("deq ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+7368,"io_enq_ready", false,-1);
    tracep->declBit(c+20054,"io_enq_valid", false,-1);
    tracep->declBit(c+20054,"io_enq_bits_id", false,-1);
    tracep->declBus(c+20124,"io_enq_bits_addr", false,-1, 31,0);
    tracep->declBus(c+20064,"io_enq_bits_len", false,-1, 7,0);
    tracep->declBus(c+20117,"io_enq_bits_size", false,-1, 2,0);
    tracep->declBus(c+20055,"io_enq_bits_burst", false,-1, 1,0);
    tracep->declBus(c+20117,"io_enq_bits_echo_extra_id", false,-1, 2,0);
    tracep->declBit(c+17104,"io_deq_ready", false,-1);
    tracep->declBit(c+7363,"io_deq_valid", false,-1);
    tracep->declBit(c+7356,"io_deq_bits_id", false,-1);
    tracep->declBus(c+9664,"io_deq_bits_addr", false,-1, 31,0);
    tracep->declBus(c+9665,"io_deq_bits_len", false,-1, 7,0);
    tracep->declBus(c+7359,"io_deq_bits_size", false,-1, 2,0);
    tracep->declBus(c+9666,"io_deq_bits_burst", false,-1, 1,0);
    tracep->declBus(c+7364,"io_deq_bits_echo_extra_id", false,-1, 2,0);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+21082+i*1,"ram_id", true,(i+0));
    }
    tracep->declBit(c+21083,"ram_id_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+20054,"ram_id_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+20054,"ram_id_MPORT_data", false,-1);
    tracep->declBit(c+20054,"ram_id_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_id_MPORT_mask", false,-1);
    tracep->declBit(c+20054,"ram_id_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+21084+i*1,"ram_addr", true,(i+0), 31,0);
    }
    tracep->declBus(c+21085,"ram_addr_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+20054,"ram_addr_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+20124,"ram_addr_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+20054,"ram_addr_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_addr_MPORT_mask", false,-1);
    tracep->declBit(c+20054,"ram_addr_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+21086+i*1,"ram_len", true,(i+0), 7,0);
    }
    tracep->declBus(c+21087,"ram_len_io_deq_bits_MPORT_data", false,-1, 7,0);
    tracep->declBit(c+20054,"ram_len_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+20064,"ram_len_MPORT_data", false,-1, 7,0);
    tracep->declBit(c+20054,"ram_len_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_len_MPORT_mask", false,-1);
    tracep->declBit(c+20054,"ram_len_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+21088+i*1,"ram_size", true,(i+0), 2,0);
    }
    tracep->declBus(c+21089,"ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
    tracep->declBit(c+20054,"ram_size_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+20117,"ram_size_MPORT_data", false,-1, 2,0);
    tracep->declBit(c+20054,"ram_size_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_size_MPORT_mask", false,-1);
    tracep->declBit(c+20054,"ram_size_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+21090+i*1,"ram_burst", true,(i+0), 1,0);
    }
    tracep->declBus(c+21091,"ram_burst_io_deq_bits_MPORT_data", false,-1, 1,0);
    tracep->declBit(c+20054,"ram_burst_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+20055,"ram_burst_MPORT_data", false,-1, 1,0);
    tracep->declBit(c+20054,"ram_burst_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_burst_MPORT_mask", false,-1);
    tracep->declBit(c+20054,"ram_burst_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+21092+i*1,"ram_echo_extra_id", true,(i+0), 2,0);
    }
    tracep->declBus(c+21093,"ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1, 2,0);
    tracep->declBit(c+20054,"ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+20117,"ram_echo_extra_id_MPORT_data", false,-1, 2,0);
    tracep->declBit(c+20054,"ram_echo_extra_id_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_echo_extra_id_MPORT_mask", false,-1);
    tracep->declBit(c+20054,"ram_echo_extra_id_MPORT_en", false,-1);
    tracep->declBit(c+7363,"maybe_full", false,-1);
    tracep->declBit(c+7368,"empty", false,-1);
    tracep->declBit(c+20054,"do_enq", false,-1);
    tracep->declBit(c+17107,"do_deq", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("deq_1 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+7366,"io_enq_ready", false,-1);
    tracep->declBit(c+20054,"io_enq_valid", false,-1);
    tracep->declBit(c+20054,"io_enq_bits_id", false,-1);
    tracep->declBus(c+20124,"io_enq_bits_addr", false,-1, 31,0);
    tracep->declBus(c+20064,"io_enq_bits_len", false,-1, 7,0);
    tracep->declBus(c+20117,"io_enq_bits_size", false,-1, 2,0);
    tracep->declBus(c+20055,"io_enq_bits_burst", false,-1, 1,0);
    tracep->declBus(c+20117,"io_enq_bits_echo_extra_id", false,-1, 2,0);
    tracep->declBit(c+17105,"io_deq_ready", false,-1);
    tracep->declBit(c+9667,"io_deq_valid", false,-1);
    tracep->declBit(c+7346,"io_deq_bits_id", false,-1);
    tracep->declBus(c+9668,"io_deq_bits_addr", false,-1, 31,0);
    tracep->declBus(c+9669,"io_deq_bits_len", false,-1, 7,0);
    tracep->declBus(c+7349,"io_deq_bits_size", false,-1, 2,0);
    tracep->declBus(c+9670,"io_deq_bits_burst", false,-1, 1,0);
    tracep->declBus(c+7361,"io_deq_bits_echo_extra_id", false,-1, 2,0);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+21094+i*1,"ram_id", true,(i+0));
    }
    tracep->declBit(c+21095,"ram_id_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+20054,"ram_id_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+20054,"ram_id_MPORT_data", false,-1);
    tracep->declBit(c+20054,"ram_id_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_id_MPORT_mask", false,-1);
    tracep->declBit(c+20054,"ram_id_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+21096+i*1,"ram_addr", true,(i+0), 31,0);
    }
    tracep->declBus(c+21097,"ram_addr_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+20054,"ram_addr_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+20124,"ram_addr_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+20054,"ram_addr_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_addr_MPORT_mask", false,-1);
    tracep->declBit(c+20054,"ram_addr_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+21098+i*1,"ram_len", true,(i+0), 7,0);
    }
    tracep->declBus(c+21099,"ram_len_io_deq_bits_MPORT_data", false,-1, 7,0);
    tracep->declBit(c+20054,"ram_len_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+20064,"ram_len_MPORT_data", false,-1, 7,0);
    tracep->declBit(c+20054,"ram_len_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_len_MPORT_mask", false,-1);
    tracep->declBit(c+20054,"ram_len_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+21100+i*1,"ram_size", true,(i+0), 2,0);
    }
    tracep->declBus(c+21101,"ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
    tracep->declBit(c+20054,"ram_size_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+20117,"ram_size_MPORT_data", false,-1, 2,0);
    tracep->declBit(c+20054,"ram_size_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_size_MPORT_mask", false,-1);
    tracep->declBit(c+20054,"ram_size_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+21102+i*1,"ram_burst", true,(i+0), 1,0);
    }
    tracep->declBus(c+21103,"ram_burst_io_deq_bits_MPORT_data", false,-1, 1,0);
    tracep->declBit(c+20054,"ram_burst_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+20055,"ram_burst_MPORT_data", false,-1, 1,0);
    tracep->declBit(c+20054,"ram_burst_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_burst_MPORT_mask", false,-1);
    tracep->declBit(c+20054,"ram_burst_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+21104+i*1,"ram_echo_extra_id", true,(i+0), 2,0);
    }
    tracep->declBus(c+21105,"ram_echo_extra_id_io_deq_bits_MPORT_data", false,-1, 2,0);
    tracep->declBit(c+20054,"ram_echo_extra_id_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+20117,"ram_echo_extra_id_MPORT_data", false,-1, 2,0);
    tracep->declBit(c+20054,"ram_echo_extra_id_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_echo_extra_id_MPORT_mask", false,-1);
    tracep->declBit(c+20054,"ram_echo_extra_id_MPORT_en", false,-1);
    tracep->declBit(c+9667,"maybe_full", false,-1);
    tracep->declBit(c+7366,"empty", false,-1);
    tracep->declBit(c+20054,"do_enq", false,-1);
    tracep->declBit(c+17108,"do_deq", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("in_wdeq ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+7367,"io_enq_ready", false,-1);
    tracep->declBit(c+20054,"io_enq_valid", false,-1);
    tracep->declQuad(c+20115,"io_enq_bits_data", false,-1, 63,0);
    tracep->declBus(c+20064,"io_enq_bits_strb", false,-1, 7,0);
    tracep->declBit(c+20054,"io_enq_bits_last", false,-1);
    tracep->declBit(c+17106,"io_deq_ready", false,-1);
    tracep->declBit(c+9671,"io_deq_valid", false,-1);
    tracep->declQuad(c+7351,"io_deq_bits_data", false,-1, 63,0);
    tracep->declBus(c+7353,"io_deq_bits_strb", false,-1, 7,0);
    tracep->declBit(c+9672,"io_deq_bits_last", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declQuad(c+21106+i*2,"ram_data", true,(i+0), 63,0);
    }
    tracep->declQuad(c+21108,"ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
    tracep->declBit(c+20054,"ram_data_io_deq_bits_MPORT_addr", false,-1);
    tracep->declQuad(c+20115,"ram_data_MPORT_data", false,-1, 63,0);
    tracep->declBit(c+20054,"ram_data_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_data_MPORT_mask", false,-1);
    tracep->declBit(c+20054,"ram_data_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+21110+i*1,"ram_strb", true,(i+0), 7,0);
    }
    tracep->declBus(c+21111,"ram_strb_io_deq_bits_MPORT_data", false,-1, 7,0);
    tracep->declBit(c+20054,"ram_strb_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+20064,"ram_strb_MPORT_data", false,-1, 7,0);
    tracep->declBit(c+20054,"ram_strb_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_strb_MPORT_mask", false,-1);
    tracep->declBit(c+20054,"ram_strb_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+21112+i*1,"ram_last", true,(i+0));
    }
    tracep->declBit(c+21113,"ram_last_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+20054,"ram_last_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+20054,"ram_last_MPORT_data", false,-1);
    tracep->declBit(c+20054,"ram_last_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_last_MPORT_mask", false,-1);
    tracep->declBit(c+20054,"ram_last_MPORT_en", false,-1);
    tracep->declBit(c+9671,"maybe_full", false,-1);
    tracep->declBit(c+7367,"empty", false,-1);
    tracep->declBit(c+20054,"do_enq", false,-1);
    tracep->declBit(c+17109,"do_deq", false,-1);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("axi4index ");
    tracep->declBit(c+17021,"auto_in_awready", false,-1);
    tracep->declBit(c+19156,"auto_in_awvalid", false,-1);
    tracep->declBus(c+19161,"auto_in_awid", false,-1, 4,0);
    tracep->declBus(c+19104,"auto_in_awaddr", false,-1, 31,0);
    tracep->declBus(c+19105,"auto_in_awlen", false,-1, 7,0);
    tracep->declBus(c+19106,"auto_in_awsize", false,-1, 2,0);
    tracep->declBus(c+1550,"auto_in_awburst", false,-1, 1,0);
    tracep->declBus(c+19157,"auto_in_awecho_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19158,"auto_in_awecho_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+1551,"auto_in_wready", false,-1);
    tracep->declBit(c+19107,"auto_in_wvalid", false,-1);
    tracep->declQuad(c+19108,"auto_in_wdata", false,-1, 63,0);
    tracep->declBus(c+19110,"auto_in_wstrb", false,-1, 7,0);
    tracep->declBit(c+19111,"auto_in_wlast", false,-1);
    tracep->declBit(c+1552,"auto_in_bready", false,-1);
    tracep->declBit(c+1553,"auto_in_bvalid", false,-1);
    tracep->declBus(c+7304,"auto_in_bid", false,-1, 4,0);
    tracep->declBus(c+1555,"auto_in_bresp", false,-1, 1,0);
    tracep->declBus(c+7298,"auto_in_becho_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+7299,"auto_in_becho_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+17022,"auto_in_arready", false,-1);
    tracep->declBit(c+19160,"auto_in_arvalid", false,-1);
    tracep->declBus(c+19161,"auto_in_arid", false,-1, 4,0);
    tracep->declBus(c+19104,"auto_in_araddr", false,-1, 31,0);
    tracep->declBus(c+19105,"auto_in_arlen", false,-1, 7,0);
    tracep->declBus(c+19106,"auto_in_arsize", false,-1, 2,0);
    tracep->declBus(c+1550,"auto_in_arburst", false,-1, 1,0);
    tracep->declBus(c+19157,"auto_in_arecho_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19158,"auto_in_arecho_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+1557,"auto_in_rready", false,-1);
    tracep->declBit(c+1558,"auto_in_rvalid", false,-1);
    tracep->declBus(c+7305,"auto_in_rid", false,-1, 4,0);
    tracep->declQuad(c+1560,"auto_in_rdata", false,-1, 63,0);
    tracep->declBus(c+1562,"auto_in_rresp", false,-1, 1,0);
    tracep->declBus(c+7301,"auto_in_recho_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+7302,"auto_in_recho_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+1563,"auto_in_rlast", false,-1);
    tracep->declBit(c+17021,"auto_out_awready", false,-1);
    tracep->declBit(c+19156,"auto_out_awvalid", false,-1);
    tracep->declBus(c+19103,"auto_out_awid", false,-1, 3,0);
    tracep->declBus(c+19104,"auto_out_awaddr", false,-1, 31,0);
    tracep->declBus(c+19105,"auto_out_awlen", false,-1, 7,0);
    tracep->declBus(c+19106,"auto_out_awsize", false,-1, 2,0);
    tracep->declBus(c+1550,"auto_out_awburst", false,-1, 1,0);
    tracep->declBus(c+19157,"auto_out_awecho_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19158,"auto_out_awecho_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19159,"auto_out_awecho_extra_id", false,-1);
    tracep->declBit(c+1551,"auto_out_wready", false,-1);
    tracep->declBit(c+19107,"auto_out_wvalid", false,-1);
    tracep->declQuad(c+19108,"auto_out_wdata", false,-1, 63,0);
    tracep->declBus(c+19110,"auto_out_wstrb", false,-1, 7,0);
    tracep->declBit(c+19111,"auto_out_wlast", false,-1);
    tracep->declBit(c+1552,"auto_out_bready", false,-1);
    tracep->declBit(c+1553,"auto_out_bvalid", false,-1);
    tracep->declBus(c+1554,"auto_out_bid", false,-1, 3,0);
    tracep->declBus(c+1555,"auto_out_bresp", false,-1, 1,0);
    tracep->declBus(c+7298,"auto_out_becho_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+7299,"auto_out_becho_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+7300,"auto_out_becho_extra_id", false,-1);
    tracep->declBit(c+17022,"auto_out_arready", false,-1);
    tracep->declBit(c+19160,"auto_out_arvalid", false,-1);
    tracep->declBus(c+19103,"auto_out_arid", false,-1, 3,0);
    tracep->declBus(c+19104,"auto_out_araddr", false,-1, 31,0);
    tracep->declBus(c+19105,"auto_out_arlen", false,-1, 7,0);
    tracep->declBus(c+19106,"auto_out_arsize", false,-1, 2,0);
    tracep->declBus(c+1550,"auto_out_arburst", false,-1, 1,0);
    tracep->declBus(c+19157,"auto_out_arecho_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19158,"auto_out_arecho_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19159,"auto_out_arecho_extra_id", false,-1);
    tracep->declBit(c+1557,"auto_out_rready", false,-1);
    tracep->declBit(c+1558,"auto_out_rvalid", false,-1);
    tracep->declBus(c+1559,"auto_out_rid", false,-1, 3,0);
    tracep->declQuad(c+1560,"auto_out_rdata", false,-1, 63,0);
    tracep->declBus(c+1562,"auto_out_rresp", false,-1, 1,0);
    tracep->declBus(c+7301,"auto_out_recho_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+7302,"auto_out_recho_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+7303,"auto_out_recho_extra_id", false,-1);
    tracep->declBit(c+1563,"auto_out_rlast", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("axi4index_1 ");
    tracep->declBit(c+17027,"auto_in_awready", false,-1);
    tracep->declBit(c+19164,"auto_in_awvalid", false,-1);
    tracep->declBus(c+19170,"auto_in_awid", false,-1, 4,0);
    tracep->declBus(c+19166,"auto_in_awecho_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19167,"auto_in_awecho_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+7307,"auto_in_wready", false,-1);
    tracep->declBit(c+17023,"auto_in_wvalid", false,-1);
    tracep->declQuad(c+17024,"auto_in_wdata", false,-1, 63,0);
    tracep->declBus(c+17026,"auto_in_wstrb", false,-1, 7,0);
    tracep->declBit(c+7308,"auto_in_bready", false,-1);
    tracep->declBit(c+7309,"auto_in_bvalid", false,-1);
    tracep->declBus(c+7334,"auto_in_bid", false,-1, 4,0);
    tracep->declBus(c+7311,"auto_in_bresp", false,-1, 1,0);
    tracep->declBus(c+7320,"auto_in_becho_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+7321,"auto_in_becho_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+17028,"auto_in_arready", false,-1);
    tracep->declBit(c+19169,"auto_in_arvalid", false,-1);
    tracep->declBus(c+19170,"auto_in_arid", false,-1, 4,0);
    tracep->declBus(c+19166,"auto_in_arecho_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19167,"auto_in_arecho_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+7326,"auto_in_rready", false,-1);
    tracep->declBit(c+7327,"auto_in_rvalid", false,-1);
    tracep->declBus(c+7335,"auto_in_rid", false,-1, 4,0);
    tracep->declQuad(c+7253,"auto_in_rdata", false,-1, 63,0);
    tracep->declBus(c+7329,"auto_in_rresp", false,-1, 1,0);
    tracep->declBus(c+7330,"auto_in_recho_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+7331,"auto_in_recho_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+7333,"auto_in_rlast", false,-1);
    tracep->declBit(c+17027,"auto_out_awready", false,-1);
    tracep->declBit(c+19164,"auto_out_awvalid", false,-1);
    tracep->declBus(c+19165,"auto_out_awid", false,-1, 3,0);
    tracep->declBus(c+19166,"auto_out_awecho_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19167,"auto_out_awecho_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19168,"auto_out_awecho_extra_id", false,-1);
    tracep->declBit(c+7307,"auto_out_wready", false,-1);
    tracep->declBit(c+17023,"auto_out_wvalid", false,-1);
    tracep->declQuad(c+17024,"auto_out_wdata", false,-1, 63,0);
    tracep->declBus(c+17026,"auto_out_wstrb", false,-1, 7,0);
    tracep->declBit(c+7308,"auto_out_bready", false,-1);
    tracep->declBit(c+7309,"auto_out_bvalid", false,-1);
    tracep->declBus(c+7310,"auto_out_bid", false,-1, 3,0);
    tracep->declBus(c+7311,"auto_out_bresp", false,-1, 1,0);
    tracep->declBus(c+7320,"auto_out_becho_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+7321,"auto_out_becho_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+7322,"auto_out_becho_extra_id", false,-1);
    tracep->declBit(c+17028,"auto_out_arready", false,-1);
    tracep->declBit(c+19169,"auto_out_arvalid", false,-1);
    tracep->declBus(c+19165,"auto_out_arid", false,-1, 3,0);
    tracep->declBus(c+19166,"auto_out_arecho_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19167,"auto_out_arecho_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19168,"auto_out_arecho_extra_id", false,-1);
    tracep->declBit(c+7326,"auto_out_rready", false,-1);
    tracep->declBit(c+7327,"auto_out_rvalid", false,-1);
    tracep->declBus(c+7328,"auto_out_rid", false,-1, 3,0);
    tracep->declQuad(c+7253,"auto_out_rdata", false,-1, 63,0);
    tracep->declBus(c+7329,"auto_out_rresp", false,-1, 1,0);
    tracep->declBus(c+7330,"auto_out_recho_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+7331,"auto_out_recho_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+7332,"auto_out_recho_extra_id", false,-1);
    tracep->declBit(c+7333,"auto_out_rlast", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("axi4index_2 ");
    tracep->declBit(c+7366,"auto_in_awready", false,-1);
    tracep->declBit(c+20054,"auto_in_awvalid", false,-1);
    tracep->declBus(c+20062,"auto_in_awid", false,-1, 3,0);
    tracep->declBus(c+20124,"auto_in_awaddr", false,-1, 31,0);
    tracep->declBus(c+20064,"auto_in_awlen", false,-1, 7,0);
    tracep->declBus(c+20117,"auto_in_awsize", false,-1, 2,0);
    tracep->declBus(c+20055,"auto_in_awburst", false,-1, 1,0);
    tracep->declBit(c+7367,"auto_in_wready", false,-1);
    tracep->declBit(c+20054,"auto_in_wvalid", false,-1);
    tracep->declQuad(c+20115,"auto_in_wdata", false,-1, 63,0);
    tracep->declBus(c+20064,"auto_in_wstrb", false,-1, 7,0);
    tracep->declBit(c+20054,"auto_in_wlast", false,-1);
    tracep->declBit(c+20054,"auto_in_bready", false,-1);
    tracep->declBit(c+19189,"auto_in_bvalid", false,-1);
    tracep->declBus(c+17039,"auto_in_bid", false,-1, 3,0);
    tracep->declBus(c+17037,"auto_in_bresp", false,-1, 1,0);
    tracep->declBit(c+7368,"auto_in_arready", false,-1);
    tracep->declBit(c+20054,"auto_in_arvalid", false,-1);
    tracep->declBus(c+20062,"auto_in_arid", false,-1, 3,0);
    tracep->declBus(c+20124,"auto_in_araddr", false,-1, 31,0);
    tracep->declBus(c+20064,"auto_in_arlen", false,-1, 7,0);
    tracep->declBus(c+20117,"auto_in_arsize", false,-1, 2,0);
    tracep->declBus(c+20055,"auto_in_arburst", false,-1, 1,0);
    tracep->declBit(c+20054,"auto_in_rready", false,-1);
    tracep->declBit(c+17029,"auto_in_rvalid", false,-1);
    tracep->declBus(c+17040,"auto_in_rid", false,-1, 3,0);
    tracep->declQuad(c+17030,"auto_in_rdata", false,-1, 63,0);
    tracep->declBus(c+17032,"auto_in_rresp", false,-1, 1,0);
    tracep->declBit(c+17038,"auto_in_rlast", false,-1);
    tracep->declBit(c+7366,"auto_out_awready", false,-1);
    tracep->declBit(c+20054,"auto_out_awvalid", false,-1);
    tracep->declBit(c+20054,"auto_out_awid", false,-1);
    tracep->declBus(c+20124,"auto_out_awaddr", false,-1, 31,0);
    tracep->declBus(c+20064,"auto_out_awlen", false,-1, 7,0);
    tracep->declBus(c+20117,"auto_out_awsize", false,-1, 2,0);
    tracep->declBus(c+20055,"auto_out_awburst", false,-1, 1,0);
    tracep->declBus(c+20117,"auto_out_awecho_extra_id", false,-1, 2,0);
    tracep->declBit(c+7367,"auto_out_wready", false,-1);
    tracep->declBit(c+20054,"auto_out_wvalid", false,-1);
    tracep->declQuad(c+20115,"auto_out_wdata", false,-1, 63,0);
    tracep->declBus(c+20064,"auto_out_wstrb", false,-1, 7,0);
    tracep->declBit(c+20054,"auto_out_wlast", false,-1);
    tracep->declBit(c+20054,"auto_out_bready", false,-1);
    tracep->declBit(c+19189,"auto_out_bvalid", false,-1);
    tracep->declBit(c+19182,"auto_out_bid", false,-1);
    tracep->declBus(c+17037,"auto_out_bresp", false,-1, 1,0);
    tracep->declBus(c+17034,"auto_out_becho_extra_id", false,-1, 2,0);
    tracep->declBit(c+7368,"auto_out_arready", false,-1);
    tracep->declBit(c+20054,"auto_out_arvalid", false,-1);
    tracep->declBit(c+20054,"auto_out_arid", false,-1);
    tracep->declBus(c+20124,"auto_out_araddr", false,-1, 31,0);
    tracep->declBus(c+20064,"auto_out_arlen", false,-1, 7,0);
    tracep->declBus(c+20117,"auto_out_arsize", false,-1, 2,0);
    tracep->declBus(c+20055,"auto_out_arburst", false,-1, 1,0);
    tracep->declBus(c+20117,"auto_out_arecho_extra_id", false,-1, 2,0);
    tracep->declBit(c+20054,"auto_out_rready", false,-1);
    tracep->declBit(c+17029,"auto_out_rvalid", false,-1);
    tracep->declBit(c+19185,"auto_out_rid", false,-1);
    tracep->declQuad(c+17030,"auto_out_rdata", false,-1, 63,0);
    tracep->declBus(c+17032,"auto_out_rresp", false,-1, 1,0);
    tracep->declBus(c+17035,"auto_out_recho_extra_id", false,-1, 2,0);
    tracep->declBit(c+17038,"auto_out_rlast", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("axi4yank ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+17021,"auto_in_awready", false,-1);
    tracep->declBit(c+19156,"auto_in_awvalid", false,-1);
    tracep->declBus(c+19103,"auto_in_awid", false,-1, 3,0);
    tracep->declBus(c+19104,"auto_in_awaddr", false,-1, 31,0);
    tracep->declBus(c+19105,"auto_in_awlen", false,-1, 7,0);
    tracep->declBus(c+19106,"auto_in_awsize", false,-1, 2,0);
    tracep->declBus(c+1550,"auto_in_awburst", false,-1, 1,0);
    tracep->declBus(c+19157,"auto_in_awecho_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19158,"auto_in_awecho_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19159,"auto_in_awecho_extra_id", false,-1);
    tracep->declBit(c+1551,"auto_in_wready", false,-1);
    tracep->declBit(c+19107,"auto_in_wvalid", false,-1);
    tracep->declQuad(c+19108,"auto_in_wdata", false,-1, 63,0);
    tracep->declBus(c+19110,"auto_in_wstrb", false,-1, 7,0);
    tracep->declBit(c+19111,"auto_in_wlast", false,-1);
    tracep->declBit(c+1552,"auto_in_bready", false,-1);
    tracep->declBit(c+1553,"auto_in_bvalid", false,-1);
    tracep->declBus(c+1554,"auto_in_bid", false,-1, 3,0);
    tracep->declBus(c+1555,"auto_in_bresp", false,-1, 1,0);
    tracep->declBus(c+7298,"auto_in_becho_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+7299,"auto_in_becho_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+7300,"auto_in_becho_extra_id", false,-1);
    tracep->declBit(c+17022,"auto_in_arready", false,-1);
    tracep->declBit(c+19160,"auto_in_arvalid", false,-1);
    tracep->declBus(c+19103,"auto_in_arid", false,-1, 3,0);
    tracep->declBus(c+19104,"auto_in_araddr", false,-1, 31,0);
    tracep->declBus(c+19105,"auto_in_arlen", false,-1, 7,0);
    tracep->declBus(c+19106,"auto_in_arsize", false,-1, 2,0);
    tracep->declBus(c+1550,"auto_in_arburst", false,-1, 1,0);
    tracep->declBus(c+19157,"auto_in_arecho_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19158,"auto_in_arecho_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19159,"auto_in_arecho_extra_id", false,-1);
    tracep->declBit(c+1557,"auto_in_rready", false,-1);
    tracep->declBit(c+1558,"auto_in_rvalid", false,-1);
    tracep->declBus(c+1559,"auto_in_rid", false,-1, 3,0);
    tracep->declQuad(c+1560,"auto_in_rdata", false,-1, 63,0);
    tracep->declBus(c+1562,"auto_in_rresp", false,-1, 1,0);
    tracep->declBus(c+7301,"auto_in_recho_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+7302,"auto_in_recho_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+7303,"auto_in_recho_extra_id", false,-1);
    tracep->declBit(c+1563,"auto_in_rlast", false,-1);
    tracep->declBit(c+1549,"auto_out_awready", false,-1);
    tracep->declBit(c+19102,"auto_out_awvalid", false,-1);
    tracep->declBus(c+19103,"auto_out_awid", false,-1, 3,0);
    tracep->declBus(c+19104,"auto_out_awaddr", false,-1, 31,0);
    tracep->declBus(c+19105,"auto_out_awlen", false,-1, 7,0);
    tracep->declBus(c+19106,"auto_out_awsize", false,-1, 2,0);
    tracep->declBus(c+1550,"auto_out_awburst", false,-1, 1,0);
    tracep->declBit(c+1551,"auto_out_wready", false,-1);
    tracep->declBit(c+19107,"auto_out_wvalid", false,-1);
    tracep->declQuad(c+19108,"auto_out_wdata", false,-1, 63,0);
    tracep->declBus(c+19110,"auto_out_wstrb", false,-1, 7,0);
    tracep->declBit(c+19111,"auto_out_wlast", false,-1);
    tracep->declBit(c+1552,"auto_out_bready", false,-1);
    tracep->declBit(c+1553,"auto_out_bvalid", false,-1);
    tracep->declBus(c+1554,"auto_out_bid", false,-1, 3,0);
    tracep->declBus(c+1555,"auto_out_bresp", false,-1, 1,0);
    tracep->declBit(c+1556,"auto_out_arready", false,-1);
    tracep->declBit(c+19112,"auto_out_arvalid", false,-1);
    tracep->declBus(c+19103,"auto_out_arid", false,-1, 3,0);
    tracep->declBus(c+19104,"auto_out_araddr", false,-1, 31,0);
    tracep->declBus(c+19105,"auto_out_arlen", false,-1, 7,0);
    tracep->declBus(c+19106,"auto_out_arsize", false,-1, 2,0);
    tracep->declBus(c+1550,"auto_out_arburst", false,-1, 1,0);
    tracep->declBit(c+1557,"auto_out_rready", false,-1);
    tracep->declBit(c+1558,"auto_out_rvalid", false,-1);
    tracep->declBus(c+1559,"auto_out_rid", false,-1, 3,0);
    tracep->declQuad(c+1560,"auto_out_rdata", false,-1, 63,0);
    tracep->declBus(c+1562,"auto_out_rresp", false,-1, 1,0);
    tracep->declBit(c+1563,"auto_out_rlast", false,-1);
    tracep->declBit(c+20019,"QueueCompatibility_clock", false,-1);
    tracep->declBit(c+20020,"QueueCompatibility_reset", false,-1);
    tracep->declBit(c+9714,"QueueCompatibility_io_enq_ready", false,-1);
    tracep->declBit(c+19233,"QueueCompatibility_io_enq_valid", false,-1);
    tracep->declBus(c+19157,"QueueCompatibility_io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19158,"QueueCompatibility_io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19159,"QueueCompatibility_io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+9715,"QueueCompatibility_io_deq_ready", false,-1);
    tracep->declBit(c+9716,"QueueCompatibility_io_deq_valid", false,-1);
    tracep->declBus(c+9717,"QueueCompatibility_io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+9718,"QueueCompatibility_io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+9719,"QueueCompatibility_io_deq_bits_extra_id", false,-1);
    tracep->declBit(c+20019,"QueueCompatibility_1_clock", false,-1);
    tracep->declBit(c+20020,"QueueCompatibility_1_reset", false,-1);
    tracep->declBit(c+9720,"QueueCompatibility_1_io_enq_ready", false,-1);
    tracep->declBit(c+19234,"QueueCompatibility_1_io_enq_valid", false,-1);
    tracep->declBus(c+19157,"QueueCompatibility_1_io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19158,"QueueCompatibility_1_io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19159,"QueueCompatibility_1_io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+9721,"QueueCompatibility_1_io_deq_ready", false,-1);
    tracep->declBit(c+9722,"QueueCompatibility_1_io_deq_valid", false,-1);
    tracep->declBus(c+9723,"QueueCompatibility_1_io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+9724,"QueueCompatibility_1_io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+9725,"QueueCompatibility_1_io_deq_bits_extra_id", false,-1);
    tracep->declBit(c+20019,"QueueCompatibility_2_clock", false,-1);
    tracep->declBit(c+20020,"QueueCompatibility_2_reset", false,-1);
    tracep->declBit(c+9726,"QueueCompatibility_2_io_enq_ready", false,-1);
    tracep->declBit(c+19235,"QueueCompatibility_2_io_enq_valid", false,-1);
    tracep->declBus(c+19157,"QueueCompatibility_2_io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19158,"QueueCompatibility_2_io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19159,"QueueCompatibility_2_io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+9727,"QueueCompatibility_2_io_deq_ready", false,-1);
    tracep->declBit(c+9728,"QueueCompatibility_2_io_deq_valid", false,-1);
    tracep->declBus(c+9729,"QueueCompatibility_2_io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+9730,"QueueCompatibility_2_io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+9731,"QueueCompatibility_2_io_deq_bits_extra_id", false,-1);
    tracep->declBit(c+20019,"QueueCompatibility_3_clock", false,-1);
    tracep->declBit(c+20020,"QueueCompatibility_3_reset", false,-1);
    tracep->declBit(c+9732,"QueueCompatibility_3_io_enq_ready", false,-1);
    tracep->declBit(c+19236,"QueueCompatibility_3_io_enq_valid", false,-1);
    tracep->declBus(c+19157,"QueueCompatibility_3_io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19158,"QueueCompatibility_3_io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19159,"QueueCompatibility_3_io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+9733,"QueueCompatibility_3_io_deq_ready", false,-1);
    tracep->declBit(c+9734,"QueueCompatibility_3_io_deq_valid", false,-1);
    tracep->declBus(c+9735,"QueueCompatibility_3_io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+9736,"QueueCompatibility_3_io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+9737,"QueueCompatibility_3_io_deq_bits_extra_id", false,-1);
    tracep->declBit(c+20019,"QueueCompatibility_4_clock", false,-1);
    tracep->declBit(c+20020,"QueueCompatibility_4_reset", false,-1);
    tracep->declBit(c+9738,"QueueCompatibility_4_io_enq_ready", false,-1);
    tracep->declBit(c+19237,"QueueCompatibility_4_io_enq_valid", false,-1);
    tracep->declBus(c+19157,"QueueCompatibility_4_io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19158,"QueueCompatibility_4_io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19159,"QueueCompatibility_4_io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+9739,"QueueCompatibility_4_io_deq_ready", false,-1);
    tracep->declBit(c+9740,"QueueCompatibility_4_io_deq_valid", false,-1);
    tracep->declBus(c+9741,"QueueCompatibility_4_io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+9742,"QueueCompatibility_4_io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+9743,"QueueCompatibility_4_io_deq_bits_extra_id", false,-1);
    tracep->declBit(c+20019,"QueueCompatibility_5_clock", false,-1);
    tracep->declBit(c+20020,"QueueCompatibility_5_reset", false,-1);
    tracep->declBit(c+9744,"QueueCompatibility_5_io_enq_ready", false,-1);
    tracep->declBit(c+19238,"QueueCompatibility_5_io_enq_valid", false,-1);
    tracep->declBus(c+19157,"QueueCompatibility_5_io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19158,"QueueCompatibility_5_io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19159,"QueueCompatibility_5_io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+9745,"QueueCompatibility_5_io_deq_ready", false,-1);
    tracep->declBit(c+9746,"QueueCompatibility_5_io_deq_valid", false,-1);
    tracep->declBus(c+9747,"QueueCompatibility_5_io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+9748,"QueueCompatibility_5_io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+9749,"QueueCompatibility_5_io_deq_bits_extra_id", false,-1);
    tracep->declBit(c+20019,"QueueCompatibility_6_clock", false,-1);
    tracep->declBit(c+20020,"QueueCompatibility_6_reset", false,-1);
    tracep->declBit(c+9750,"QueueCompatibility_6_io_enq_ready", false,-1);
    tracep->declBit(c+19239,"QueueCompatibility_6_io_enq_valid", false,-1);
    tracep->declBus(c+19157,"QueueCompatibility_6_io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19158,"QueueCompatibility_6_io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19159,"QueueCompatibility_6_io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+9751,"QueueCompatibility_6_io_deq_ready", false,-1);
    tracep->declBit(c+9752,"QueueCompatibility_6_io_deq_valid", false,-1);
    tracep->declBus(c+9753,"QueueCompatibility_6_io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+9754,"QueueCompatibility_6_io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+9755,"QueueCompatibility_6_io_deq_bits_extra_id", false,-1);
    tracep->declBit(c+20019,"QueueCompatibility_7_clock", false,-1);
    tracep->declBit(c+20020,"QueueCompatibility_7_reset", false,-1);
    tracep->declBit(c+9756,"QueueCompatibility_7_io_enq_ready", false,-1);
    tracep->declBit(c+19240,"QueueCompatibility_7_io_enq_valid", false,-1);
    tracep->declBus(c+19157,"QueueCompatibility_7_io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19158,"QueueCompatibility_7_io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19159,"QueueCompatibility_7_io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+9757,"QueueCompatibility_7_io_deq_ready", false,-1);
    tracep->declBit(c+9758,"QueueCompatibility_7_io_deq_valid", false,-1);
    tracep->declBus(c+9759,"QueueCompatibility_7_io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+9760,"QueueCompatibility_7_io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+9761,"QueueCompatibility_7_io_deq_bits_extra_id", false,-1);
    tracep->declBit(c+20019,"QueueCompatibility_8_clock", false,-1);
    tracep->declBit(c+20020,"QueueCompatibility_8_reset", false,-1);
    tracep->declBit(c+9762,"QueueCompatibility_8_io_enq_ready", false,-1);
    tracep->declBit(c+19241,"QueueCompatibility_8_io_enq_valid", false,-1);
    tracep->declBus(c+19157,"QueueCompatibility_8_io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19158,"QueueCompatibility_8_io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19159,"QueueCompatibility_8_io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+9763,"QueueCompatibility_8_io_deq_ready", false,-1);
    tracep->declBit(c+9764,"QueueCompatibility_8_io_deq_valid", false,-1);
    tracep->declBus(c+9765,"QueueCompatibility_8_io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+9766,"QueueCompatibility_8_io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+9767,"QueueCompatibility_8_io_deq_bits_extra_id", false,-1);
    tracep->declBit(c+20019,"QueueCompatibility_9_clock", false,-1);
    tracep->declBit(c+20020,"QueueCompatibility_9_reset", false,-1);
    tracep->declBit(c+9768,"QueueCompatibility_9_io_enq_ready", false,-1);
    tracep->declBit(c+19242,"QueueCompatibility_9_io_enq_valid", false,-1);
    tracep->declBus(c+19157,"QueueCompatibility_9_io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19158,"QueueCompatibility_9_io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19159,"QueueCompatibility_9_io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+9769,"QueueCompatibility_9_io_deq_ready", false,-1);
    tracep->declBit(c+9770,"QueueCompatibility_9_io_deq_valid", false,-1);
    tracep->declBus(c+9771,"QueueCompatibility_9_io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+9772,"QueueCompatibility_9_io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+9773,"QueueCompatibility_9_io_deq_bits_extra_id", false,-1);
    tracep->declBit(c+20019,"QueueCompatibility_10_clock", false,-1);
    tracep->declBit(c+20020,"QueueCompatibility_10_reset", false,-1);
    tracep->declBit(c+9774,"QueueCompatibility_10_io_enq_ready", false,-1);
    tracep->declBit(c+19243,"QueueCompatibility_10_io_enq_valid", false,-1);
    tracep->declBus(c+19157,"QueueCompatibility_10_io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19158,"QueueCompatibility_10_io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19159,"QueueCompatibility_10_io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+9775,"QueueCompatibility_10_io_deq_ready", false,-1);
    tracep->declBit(c+9776,"QueueCompatibility_10_io_deq_valid", false,-1);
    tracep->declBus(c+9777,"QueueCompatibility_10_io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+9778,"QueueCompatibility_10_io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+9779,"QueueCompatibility_10_io_deq_bits_extra_id", false,-1);
    tracep->declBit(c+20019,"QueueCompatibility_11_clock", false,-1);
    tracep->declBit(c+20020,"QueueCompatibility_11_reset", false,-1);
    tracep->declBit(c+9780,"QueueCompatibility_11_io_enq_ready", false,-1);
    tracep->declBit(c+19244,"QueueCompatibility_11_io_enq_valid", false,-1);
    tracep->declBus(c+19157,"QueueCompatibility_11_io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19158,"QueueCompatibility_11_io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19159,"QueueCompatibility_11_io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+9781,"QueueCompatibility_11_io_deq_ready", false,-1);
    tracep->declBit(c+9782,"QueueCompatibility_11_io_deq_valid", false,-1);
    tracep->declBus(c+9783,"QueueCompatibility_11_io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+9784,"QueueCompatibility_11_io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+9785,"QueueCompatibility_11_io_deq_bits_extra_id", false,-1);
    tracep->declBit(c+20019,"QueueCompatibility_12_clock", false,-1);
    tracep->declBit(c+20020,"QueueCompatibility_12_reset", false,-1);
    tracep->declBit(c+9786,"QueueCompatibility_12_io_enq_ready", false,-1);
    tracep->declBit(c+19245,"QueueCompatibility_12_io_enq_valid", false,-1);
    tracep->declBus(c+19157,"QueueCompatibility_12_io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19158,"QueueCompatibility_12_io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19159,"QueueCompatibility_12_io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+9787,"QueueCompatibility_12_io_deq_ready", false,-1);
    tracep->declBit(c+9788,"QueueCompatibility_12_io_deq_valid", false,-1);
    tracep->declBus(c+9789,"QueueCompatibility_12_io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+9790,"QueueCompatibility_12_io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+9791,"QueueCompatibility_12_io_deq_bits_extra_id", false,-1);
    tracep->declBit(c+20019,"QueueCompatibility_13_clock", false,-1);
    tracep->declBit(c+20020,"QueueCompatibility_13_reset", false,-1);
    tracep->declBit(c+9792,"QueueCompatibility_13_io_enq_ready", false,-1);
    tracep->declBit(c+19246,"QueueCompatibility_13_io_enq_valid", false,-1);
    tracep->declBus(c+19157,"QueueCompatibility_13_io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19158,"QueueCompatibility_13_io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19159,"QueueCompatibility_13_io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+9793,"QueueCompatibility_13_io_deq_ready", false,-1);
    tracep->declBit(c+9794,"QueueCompatibility_13_io_deq_valid", false,-1);
    tracep->declBus(c+9795,"QueueCompatibility_13_io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+9796,"QueueCompatibility_13_io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+9797,"QueueCompatibility_13_io_deq_bits_extra_id", false,-1);
    tracep->declBit(c+20019,"QueueCompatibility_14_clock", false,-1);
    tracep->declBit(c+20020,"QueueCompatibility_14_reset", false,-1);
    tracep->declBit(c+9798,"QueueCompatibility_14_io_enq_ready", false,-1);
    tracep->declBit(c+19247,"QueueCompatibility_14_io_enq_valid", false,-1);
    tracep->declBus(c+19157,"QueueCompatibility_14_io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19158,"QueueCompatibility_14_io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19159,"QueueCompatibility_14_io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+9799,"QueueCompatibility_14_io_deq_ready", false,-1);
    tracep->declBit(c+9800,"QueueCompatibility_14_io_deq_valid", false,-1);
    tracep->declBus(c+9801,"QueueCompatibility_14_io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+9802,"QueueCompatibility_14_io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+9803,"QueueCompatibility_14_io_deq_bits_extra_id", false,-1);
    tracep->declBit(c+20019,"QueueCompatibility_15_clock", false,-1);
    tracep->declBit(c+20020,"QueueCompatibility_15_reset", false,-1);
    tracep->declBit(c+9804,"QueueCompatibility_15_io_enq_ready", false,-1);
    tracep->declBit(c+19248,"QueueCompatibility_15_io_enq_valid", false,-1);
    tracep->declBus(c+19157,"QueueCompatibility_15_io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19158,"QueueCompatibility_15_io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19159,"QueueCompatibility_15_io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+9805,"QueueCompatibility_15_io_deq_ready", false,-1);
    tracep->declBit(c+9806,"QueueCompatibility_15_io_deq_valid", false,-1);
    tracep->declBus(c+9807,"QueueCompatibility_15_io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+9808,"QueueCompatibility_15_io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+9809,"QueueCompatibility_15_io_deq_bits_extra_id", false,-1);
    tracep->declBit(c+20019,"QueueCompatibility_16_clock", false,-1);
    tracep->declBit(c+20020,"QueueCompatibility_16_reset", false,-1);
    tracep->declBit(c+9810,"QueueCompatibility_16_io_enq_ready", false,-1);
    tracep->declBit(c+19249,"QueueCompatibility_16_io_enq_valid", false,-1);
    tracep->declBus(c+19157,"QueueCompatibility_16_io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19158,"QueueCompatibility_16_io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19159,"QueueCompatibility_16_io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+9811,"QueueCompatibility_16_io_deq_ready", false,-1);
    tracep->declBit(c+9812,"QueueCompatibility_16_io_deq_valid", false,-1);
    tracep->declBus(c+9813,"QueueCompatibility_16_io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+9814,"QueueCompatibility_16_io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+9815,"QueueCompatibility_16_io_deq_bits_extra_id", false,-1);
    tracep->declBit(c+20019,"QueueCompatibility_17_clock", false,-1);
    tracep->declBit(c+20020,"QueueCompatibility_17_reset", false,-1);
    tracep->declBit(c+9816,"QueueCompatibility_17_io_enq_ready", false,-1);
    tracep->declBit(c+19250,"QueueCompatibility_17_io_enq_valid", false,-1);
    tracep->declBus(c+19157,"QueueCompatibility_17_io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19158,"QueueCompatibility_17_io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19159,"QueueCompatibility_17_io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+9817,"QueueCompatibility_17_io_deq_ready", false,-1);
    tracep->declBit(c+9818,"QueueCompatibility_17_io_deq_valid", false,-1);
    tracep->declBus(c+9819,"QueueCompatibility_17_io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+9820,"QueueCompatibility_17_io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+9821,"QueueCompatibility_17_io_deq_bits_extra_id", false,-1);
    tracep->declBit(c+20019,"QueueCompatibility_18_clock", false,-1);
    tracep->declBit(c+20020,"QueueCompatibility_18_reset", false,-1);
    tracep->declBit(c+9822,"QueueCompatibility_18_io_enq_ready", false,-1);
    tracep->declBit(c+19251,"QueueCompatibility_18_io_enq_valid", false,-1);
    tracep->declBus(c+19157,"QueueCompatibility_18_io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19158,"QueueCompatibility_18_io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19159,"QueueCompatibility_18_io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+9823,"QueueCompatibility_18_io_deq_ready", false,-1);
    tracep->declBit(c+9824,"QueueCompatibility_18_io_deq_valid", false,-1);
    tracep->declBus(c+9825,"QueueCompatibility_18_io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+9826,"QueueCompatibility_18_io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+9827,"QueueCompatibility_18_io_deq_bits_extra_id", false,-1);
    tracep->declBit(c+20019,"QueueCompatibility_19_clock", false,-1);
    tracep->declBit(c+20020,"QueueCompatibility_19_reset", false,-1);
    tracep->declBit(c+9828,"QueueCompatibility_19_io_enq_ready", false,-1);
    tracep->declBit(c+19252,"QueueCompatibility_19_io_enq_valid", false,-1);
    tracep->declBus(c+19157,"QueueCompatibility_19_io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19158,"QueueCompatibility_19_io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19159,"QueueCompatibility_19_io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+9829,"QueueCompatibility_19_io_deq_ready", false,-1);
    tracep->declBit(c+9830,"QueueCompatibility_19_io_deq_valid", false,-1);
    tracep->declBus(c+9831,"QueueCompatibility_19_io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+9832,"QueueCompatibility_19_io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+9833,"QueueCompatibility_19_io_deq_bits_extra_id", false,-1);
    tracep->declBit(c+20019,"QueueCompatibility_20_clock", false,-1);
    tracep->declBit(c+20020,"QueueCompatibility_20_reset", false,-1);
    tracep->declBit(c+9834,"QueueCompatibility_20_io_enq_ready", false,-1);
    tracep->declBit(c+19253,"QueueCompatibility_20_io_enq_valid", false,-1);
    tracep->declBus(c+19157,"QueueCompatibility_20_io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19158,"QueueCompatibility_20_io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19159,"QueueCompatibility_20_io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+9835,"QueueCompatibility_20_io_deq_ready", false,-1);
    tracep->declBit(c+9836,"QueueCompatibility_20_io_deq_valid", false,-1);
    tracep->declBus(c+9837,"QueueCompatibility_20_io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+9838,"QueueCompatibility_20_io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+9839,"QueueCompatibility_20_io_deq_bits_extra_id", false,-1);
    tracep->declBit(c+20019,"QueueCompatibility_21_clock", false,-1);
    tracep->declBit(c+20020,"QueueCompatibility_21_reset", false,-1);
    tracep->declBit(c+9840,"QueueCompatibility_21_io_enq_ready", false,-1);
    tracep->declBit(c+19254,"QueueCompatibility_21_io_enq_valid", false,-1);
    tracep->declBus(c+19157,"QueueCompatibility_21_io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19158,"QueueCompatibility_21_io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19159,"QueueCompatibility_21_io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+9841,"QueueCompatibility_21_io_deq_ready", false,-1);
    tracep->declBit(c+9842,"QueueCompatibility_21_io_deq_valid", false,-1);
    tracep->declBus(c+9843,"QueueCompatibility_21_io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+9844,"QueueCompatibility_21_io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+9845,"QueueCompatibility_21_io_deq_bits_extra_id", false,-1);
    tracep->declBit(c+20019,"QueueCompatibility_22_clock", false,-1);
    tracep->declBit(c+20020,"QueueCompatibility_22_reset", false,-1);
    tracep->declBit(c+9846,"QueueCompatibility_22_io_enq_ready", false,-1);
    tracep->declBit(c+19255,"QueueCompatibility_22_io_enq_valid", false,-1);
    tracep->declBus(c+19157,"QueueCompatibility_22_io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19158,"QueueCompatibility_22_io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19159,"QueueCompatibility_22_io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+9847,"QueueCompatibility_22_io_deq_ready", false,-1);
    tracep->declBit(c+9848,"QueueCompatibility_22_io_deq_valid", false,-1);
    tracep->declBus(c+9849,"QueueCompatibility_22_io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+9850,"QueueCompatibility_22_io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+9851,"QueueCompatibility_22_io_deq_bits_extra_id", false,-1);
    tracep->declBit(c+20019,"QueueCompatibility_23_clock", false,-1);
    tracep->declBit(c+20020,"QueueCompatibility_23_reset", false,-1);
    tracep->declBit(c+9852,"QueueCompatibility_23_io_enq_ready", false,-1);
    tracep->declBit(c+19256,"QueueCompatibility_23_io_enq_valid", false,-1);
    tracep->declBus(c+19157,"QueueCompatibility_23_io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19158,"QueueCompatibility_23_io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19159,"QueueCompatibility_23_io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+9853,"QueueCompatibility_23_io_deq_ready", false,-1);
    tracep->declBit(c+9854,"QueueCompatibility_23_io_deq_valid", false,-1);
    tracep->declBus(c+9855,"QueueCompatibility_23_io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+9856,"QueueCompatibility_23_io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+9857,"QueueCompatibility_23_io_deq_bits_extra_id", false,-1);
    tracep->declBit(c+20019,"QueueCompatibility_24_clock", false,-1);
    tracep->declBit(c+20020,"QueueCompatibility_24_reset", false,-1);
    tracep->declBit(c+9858,"QueueCompatibility_24_io_enq_ready", false,-1);
    tracep->declBit(c+19257,"QueueCompatibility_24_io_enq_valid", false,-1);
    tracep->declBus(c+19157,"QueueCompatibility_24_io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19158,"QueueCompatibility_24_io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19159,"QueueCompatibility_24_io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+9859,"QueueCompatibility_24_io_deq_ready", false,-1);
    tracep->declBit(c+9860,"QueueCompatibility_24_io_deq_valid", false,-1);
    tracep->declBus(c+9861,"QueueCompatibility_24_io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+9862,"QueueCompatibility_24_io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+9863,"QueueCompatibility_24_io_deq_bits_extra_id", false,-1);
    tracep->declBit(c+20019,"QueueCompatibility_25_clock", false,-1);
    tracep->declBit(c+20020,"QueueCompatibility_25_reset", false,-1);
    tracep->declBit(c+9864,"QueueCompatibility_25_io_enq_ready", false,-1);
    tracep->declBit(c+19258,"QueueCompatibility_25_io_enq_valid", false,-1);
    tracep->declBus(c+19157,"QueueCompatibility_25_io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19158,"QueueCompatibility_25_io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19159,"QueueCompatibility_25_io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+9865,"QueueCompatibility_25_io_deq_ready", false,-1);
    tracep->declBit(c+9866,"QueueCompatibility_25_io_deq_valid", false,-1);
    tracep->declBus(c+9867,"QueueCompatibility_25_io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+9868,"QueueCompatibility_25_io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+9869,"QueueCompatibility_25_io_deq_bits_extra_id", false,-1);
    tracep->declBit(c+20019,"QueueCompatibility_26_clock", false,-1);
    tracep->declBit(c+20020,"QueueCompatibility_26_reset", false,-1);
    tracep->declBit(c+9870,"QueueCompatibility_26_io_enq_ready", false,-1);
    tracep->declBit(c+19259,"QueueCompatibility_26_io_enq_valid", false,-1);
    tracep->declBus(c+19157,"QueueCompatibility_26_io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19158,"QueueCompatibility_26_io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19159,"QueueCompatibility_26_io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+9871,"QueueCompatibility_26_io_deq_ready", false,-1);
    tracep->declBit(c+9872,"QueueCompatibility_26_io_deq_valid", false,-1);
    tracep->declBus(c+9873,"QueueCompatibility_26_io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+9874,"QueueCompatibility_26_io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+9875,"QueueCompatibility_26_io_deq_bits_extra_id", false,-1);
    tracep->declBit(c+20019,"QueueCompatibility_27_clock", false,-1);
    tracep->declBit(c+20020,"QueueCompatibility_27_reset", false,-1);
    tracep->declBit(c+9876,"QueueCompatibility_27_io_enq_ready", false,-1);
    tracep->declBit(c+19260,"QueueCompatibility_27_io_enq_valid", false,-1);
    tracep->declBus(c+19157,"QueueCompatibility_27_io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19158,"QueueCompatibility_27_io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19159,"QueueCompatibility_27_io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+9877,"QueueCompatibility_27_io_deq_ready", false,-1);
    tracep->declBit(c+9878,"QueueCompatibility_27_io_deq_valid", false,-1);
    tracep->declBus(c+9879,"QueueCompatibility_27_io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+9880,"QueueCompatibility_27_io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+9881,"QueueCompatibility_27_io_deq_bits_extra_id", false,-1);
    tracep->declBit(c+20019,"QueueCompatibility_28_clock", false,-1);
    tracep->declBit(c+20020,"QueueCompatibility_28_reset", false,-1);
    tracep->declBit(c+9882,"QueueCompatibility_28_io_enq_ready", false,-1);
    tracep->declBit(c+19261,"QueueCompatibility_28_io_enq_valid", false,-1);
    tracep->declBus(c+19157,"QueueCompatibility_28_io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19158,"QueueCompatibility_28_io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19159,"QueueCompatibility_28_io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+9883,"QueueCompatibility_28_io_deq_ready", false,-1);
    tracep->declBit(c+9884,"QueueCompatibility_28_io_deq_valid", false,-1);
    tracep->declBus(c+9885,"QueueCompatibility_28_io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+9886,"QueueCompatibility_28_io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+9887,"QueueCompatibility_28_io_deq_bits_extra_id", false,-1);
    tracep->declBit(c+20019,"QueueCompatibility_29_clock", false,-1);
    tracep->declBit(c+20020,"QueueCompatibility_29_reset", false,-1);
    tracep->declBit(c+9888,"QueueCompatibility_29_io_enq_ready", false,-1);
    tracep->declBit(c+19262,"QueueCompatibility_29_io_enq_valid", false,-1);
    tracep->declBus(c+19157,"QueueCompatibility_29_io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19158,"QueueCompatibility_29_io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19159,"QueueCompatibility_29_io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+9889,"QueueCompatibility_29_io_deq_ready", false,-1);
    tracep->declBit(c+9890,"QueueCompatibility_29_io_deq_valid", false,-1);
    tracep->declBus(c+9891,"QueueCompatibility_29_io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+9892,"QueueCompatibility_29_io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+9893,"QueueCompatibility_29_io_deq_bits_extra_id", false,-1);
    tracep->declBit(c+20019,"QueueCompatibility_30_clock", false,-1);
    tracep->declBit(c+20020,"QueueCompatibility_30_reset", false,-1);
    tracep->declBit(c+9894,"QueueCompatibility_30_io_enq_ready", false,-1);
    tracep->declBit(c+19263,"QueueCompatibility_30_io_enq_valid", false,-1);
    tracep->declBus(c+19157,"QueueCompatibility_30_io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19158,"QueueCompatibility_30_io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19159,"QueueCompatibility_30_io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+9895,"QueueCompatibility_30_io_deq_ready", false,-1);
    tracep->declBit(c+9896,"QueueCompatibility_30_io_deq_valid", false,-1);
    tracep->declBus(c+9897,"QueueCompatibility_30_io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+9898,"QueueCompatibility_30_io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+9899,"QueueCompatibility_30_io_deq_bits_extra_id", false,-1);
    tracep->declBit(c+20019,"QueueCompatibility_31_clock", false,-1);
    tracep->declBit(c+20020,"QueueCompatibility_31_reset", false,-1);
    tracep->declBit(c+9900,"QueueCompatibility_31_io_enq_ready", false,-1);
    tracep->declBit(c+19264,"QueueCompatibility_31_io_enq_valid", false,-1);
    tracep->declBus(c+19157,"QueueCompatibility_31_io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19158,"QueueCompatibility_31_io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19159,"QueueCompatibility_31_io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+9901,"QueueCompatibility_31_io_deq_ready", false,-1);
    tracep->declBit(c+9902,"QueueCompatibility_31_io_deq_valid", false,-1);
    tracep->declBus(c+9903,"QueueCompatibility_31_io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+9904,"QueueCompatibility_31_io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+9905,"QueueCompatibility_31_io_deq_bits_extra_id", false,-1);
    tracep->declBit(c+19265,"arsel_0", false,-1);
    tracep->declBit(c+19266,"arsel_1", false,-1);
    tracep->declBit(c+19267,"arsel_2", false,-1);
    tracep->declBit(c+19268,"arsel_3", false,-1);
    tracep->declBit(c+19269,"arsel_4", false,-1);
    tracep->declBit(c+19270,"arsel_5", false,-1);
    tracep->declBit(c+19271,"arsel_6", false,-1);
    tracep->declBit(c+19272,"arsel_7", false,-1);
    tracep->declBit(c+19273,"arsel_8", false,-1);
    tracep->declBit(c+19274,"arsel_9", false,-1);
    tracep->declBit(c+19275,"arsel_10", false,-1);
    tracep->declBit(c+19276,"arsel_11", false,-1);
    tracep->declBit(c+19277,"arsel_12", false,-1);
    tracep->declBit(c+19278,"arsel_13", false,-1);
    tracep->declBit(c+19279,"arsel_14", false,-1);
    tracep->declBit(c+19280,"arsel_15", false,-1);
    tracep->declBit(c+9906,"rsel_0", false,-1);
    tracep->declBit(c+9907,"rsel_1", false,-1);
    tracep->declBit(c+9908,"rsel_2", false,-1);
    tracep->declBit(c+9909,"rsel_3", false,-1);
    tracep->declBit(c+9910,"rsel_4", false,-1);
    tracep->declBit(c+9911,"rsel_5", false,-1);
    tracep->declBit(c+9912,"rsel_6", false,-1);
    tracep->declBit(c+9913,"rsel_7", false,-1);
    tracep->declBit(c+9914,"rsel_8", false,-1);
    tracep->declBit(c+9915,"rsel_9", false,-1);
    tracep->declBit(c+9916,"rsel_10", false,-1);
    tracep->declBit(c+9917,"rsel_11", false,-1);
    tracep->declBit(c+9918,"rsel_12", false,-1);
    tracep->declBit(c+9919,"rsel_13", false,-1);
    tracep->declBit(c+9920,"rsel_14", false,-1);
    tracep->declBit(c+9921,"rsel_15", false,-1);
    tracep->declBit(c+19265,"awsel_0", false,-1);
    tracep->declBit(c+19266,"awsel_1", false,-1);
    tracep->declBit(c+19267,"awsel_2", false,-1);
    tracep->declBit(c+19268,"awsel_3", false,-1);
    tracep->declBit(c+19269,"awsel_4", false,-1);
    tracep->declBit(c+19270,"awsel_5", false,-1);
    tracep->declBit(c+19271,"awsel_6", false,-1);
    tracep->declBit(c+19272,"awsel_7", false,-1);
    tracep->declBit(c+19273,"awsel_8", false,-1);
    tracep->declBit(c+19274,"awsel_9", false,-1);
    tracep->declBit(c+19275,"awsel_10", false,-1);
    tracep->declBit(c+19276,"awsel_11", false,-1);
    tracep->declBit(c+19277,"awsel_12", false,-1);
    tracep->declBit(c+19278,"awsel_13", false,-1);
    tracep->declBit(c+19279,"awsel_14", false,-1);
    tracep->declBit(c+19280,"awsel_15", false,-1);
    tracep->declBit(c+9922,"bsel_0", false,-1);
    tracep->declBit(c+9923,"bsel_1", false,-1);
    tracep->declBit(c+9924,"bsel_2", false,-1);
    tracep->declBit(c+9925,"bsel_3", false,-1);
    tracep->declBit(c+9926,"bsel_4", false,-1);
    tracep->declBit(c+9927,"bsel_5", false,-1);
    tracep->declBit(c+9928,"bsel_6", false,-1);
    tracep->declBit(c+9929,"bsel_7", false,-1);
    tracep->declBit(c+9930,"bsel_8", false,-1);
    tracep->declBit(c+9931,"bsel_9", false,-1);
    tracep->declBit(c+9932,"bsel_10", false,-1);
    tracep->declBit(c+9933,"bsel_11", false,-1);
    tracep->declBit(c+9934,"bsel_12", false,-1);
    tracep->declBit(c+9935,"bsel_13", false,-1);
    tracep->declBit(c+9936,"bsel_14", false,-1);
    tracep->declBit(c+9937,"bsel_15", false,-1);
    tracep->pushNamePrefix("QueueCompatibility ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+9714,"io_enq_ready", false,-1);
    tracep->declBit(c+19233,"io_enq_valid", false,-1);
    tracep->declBus(c+19157,"io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19158,"io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19159,"io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+9715,"io_deq_ready", false,-1);
    tracep->declBit(c+9716,"io_deq_valid", false,-1);
    tracep->declBus(c+9717,"io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+9718,"io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+9719,"io_deq_bits_extra_id", false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+9938+i*1,"ram_tl_state_size", true,(i+0), 3,0);
    }
    tracep->declBus(c+9717,"ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+9955,"ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+19157,"ram_tl_state_size_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+9956,"ram_tl_state_size_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+20056,"ram_tl_state_size_MPORT_mask", false,-1);
    tracep->declBit(c+19281,"ram_tl_state_size_MPORT_en", false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+9957+i*1,"ram_tl_state_source", true,(i+0), 6,0);
    }
    tracep->declBus(c+9718,"ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
    tracep->declBus(c+9955,"ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+19158,"ram_tl_state_source_MPORT_data", false,-1, 6,0);
    tracep->declBus(c+9956,"ram_tl_state_source_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+20056,"ram_tl_state_source_MPORT_mask", false,-1);
    tracep->declBit(c+19281,"ram_tl_state_source_MPORT_en", false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBit(c+9974+i*1,"ram_extra_id", true,(i+0));
    }
    tracep->declBit(c+9719,"ram_extra_id_io_deq_bits_MPORT_data", false,-1);
    tracep->declBus(c+9955,"ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+19159,"ram_extra_id_MPORT_data", false,-1);
    tracep->declBus(c+9956,"ram_extra_id_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+20056,"ram_extra_id_MPORT_mask", false,-1);
    tracep->declBit(c+19281,"ram_extra_id_MPORT_en", false,-1);
    tracep->declBus(c+9956,"enq_ptr_value", false,-1, 4,0);
    tracep->declBus(c+9955,"deq_ptr_value", false,-1, 4,0);
    tracep->declBit(c+9991,"maybe_full", false,-1);
    tracep->declBit(c+9992,"ptr_match", false,-1);
    tracep->declBit(c+9993,"empty", false,-1);
    tracep->declBit(c+9994,"full", false,-1);
    tracep->declBit(c+19281,"do_enq", false,-1);
    tracep->declBit(c+9995,"do_deq", false,-1);
    tracep->declBit(c+9996,"wrap", false,-1);
    tracep->declBit(c+9997,"wrap_1", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("QueueCompatibility_1 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+9720,"io_enq_ready", false,-1);
    tracep->declBit(c+19234,"io_enq_valid", false,-1);
    tracep->declBus(c+19157,"io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19158,"io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19159,"io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+9721,"io_deq_ready", false,-1);
    tracep->declBit(c+9722,"io_deq_valid", false,-1);
    tracep->declBus(c+9723,"io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+9724,"io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+9725,"io_deq_bits_extra_id", false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+9998+i*1,"ram_tl_state_size", true,(i+0), 3,0);
    }
    tracep->declBus(c+9723,"ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+10015,"ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+19157,"ram_tl_state_size_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+10016,"ram_tl_state_size_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+20056,"ram_tl_state_size_MPORT_mask", false,-1);
    tracep->declBit(c+19282,"ram_tl_state_size_MPORT_en", false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+10017+i*1,"ram_tl_state_source", true,(i+0), 6,0);
    }
    tracep->declBus(c+9724,"ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
    tracep->declBus(c+10015,"ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+19158,"ram_tl_state_source_MPORT_data", false,-1, 6,0);
    tracep->declBus(c+10016,"ram_tl_state_source_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+20056,"ram_tl_state_source_MPORT_mask", false,-1);
    tracep->declBit(c+19282,"ram_tl_state_source_MPORT_en", false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBit(c+10034+i*1,"ram_extra_id", true,(i+0));
    }
    tracep->declBit(c+9725,"ram_extra_id_io_deq_bits_MPORT_data", false,-1);
    tracep->declBus(c+10015,"ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+19159,"ram_extra_id_MPORT_data", false,-1);
    tracep->declBus(c+10016,"ram_extra_id_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+20056,"ram_extra_id_MPORT_mask", false,-1);
    tracep->declBit(c+19282,"ram_extra_id_MPORT_en", false,-1);
    tracep->declBus(c+10016,"enq_ptr_value", false,-1, 4,0);
    tracep->declBus(c+10015,"deq_ptr_value", false,-1, 4,0);
    tracep->declBit(c+10051,"maybe_full", false,-1);
    tracep->declBit(c+10052,"ptr_match", false,-1);
    tracep->declBit(c+10053,"empty", false,-1);
    tracep->declBit(c+10054,"full", false,-1);
    tracep->declBit(c+19282,"do_enq", false,-1);
    tracep->declBit(c+10055,"do_deq", false,-1);
    tracep->declBit(c+10056,"wrap", false,-1);
    tracep->declBit(c+10057,"wrap_1", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("QueueCompatibility_10 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+9774,"io_enq_ready", false,-1);
    tracep->declBit(c+19243,"io_enq_valid", false,-1);
    tracep->declBus(c+19157,"io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19158,"io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19159,"io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+9775,"io_deq_ready", false,-1);
    tracep->declBit(c+9776,"io_deq_valid", false,-1);
    tracep->declBus(c+9777,"io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+9778,"io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+9779,"io_deq_bits_extra_id", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+10058+i*1,"ram_tl_state_size", true,(i+0), 3,0);
    }
    tracep->declBus(c+9777,"ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+20054,"ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+19157,"ram_tl_state_size_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+20054,"ram_tl_state_size_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_tl_state_size_MPORT_mask", false,-1);
    tracep->declBit(c+19283,"ram_tl_state_size_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+10059+i*1,"ram_tl_state_source", true,(i+0), 6,0);
    }
    tracep->declBus(c+9778,"ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
    tracep->declBit(c+20054,"ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+19158,"ram_tl_state_source_MPORT_data", false,-1, 6,0);
    tracep->declBit(c+20054,"ram_tl_state_source_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_tl_state_source_MPORT_mask", false,-1);
    tracep->declBit(c+19283,"ram_tl_state_source_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+10060+i*1,"ram_extra_id", true,(i+0));
    }
    tracep->declBit(c+9779,"ram_extra_id_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+20054,"ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+19159,"ram_extra_id_MPORT_data", false,-1);
    tracep->declBit(c+20054,"ram_extra_id_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_extra_id_MPORT_mask", false,-1);
    tracep->declBit(c+19283,"ram_extra_id_MPORT_en", false,-1);
    tracep->declBit(c+9776,"maybe_full", false,-1);
    tracep->declBit(c+9774,"empty", false,-1);
    tracep->declBit(c+19283,"do_enq", false,-1);
    tracep->declBit(c+10061,"do_deq", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("QueueCompatibility_11 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+9780,"io_enq_ready", false,-1);
    tracep->declBit(c+19244,"io_enq_valid", false,-1);
    tracep->declBus(c+19157,"io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19158,"io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19159,"io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+9781,"io_deq_ready", false,-1);
    tracep->declBit(c+9782,"io_deq_valid", false,-1);
    tracep->declBus(c+9783,"io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+9784,"io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+9785,"io_deq_bits_extra_id", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+10062+i*1,"ram_tl_state_size", true,(i+0), 3,0);
    }
    tracep->declBus(c+9783,"ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+20054,"ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+19157,"ram_tl_state_size_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+20054,"ram_tl_state_size_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_tl_state_size_MPORT_mask", false,-1);
    tracep->declBit(c+19284,"ram_tl_state_size_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+10063+i*1,"ram_tl_state_source", true,(i+0), 6,0);
    }
    tracep->declBus(c+9784,"ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
    tracep->declBit(c+20054,"ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+19158,"ram_tl_state_source_MPORT_data", false,-1, 6,0);
    tracep->declBit(c+20054,"ram_tl_state_source_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_tl_state_source_MPORT_mask", false,-1);
    tracep->declBit(c+19284,"ram_tl_state_source_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+10064+i*1,"ram_extra_id", true,(i+0));
    }
    tracep->declBit(c+9785,"ram_extra_id_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+20054,"ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+19159,"ram_extra_id_MPORT_data", false,-1);
    tracep->declBit(c+20054,"ram_extra_id_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_extra_id_MPORT_mask", false,-1);
    tracep->declBit(c+19284,"ram_extra_id_MPORT_en", false,-1);
    tracep->declBit(c+9782,"maybe_full", false,-1);
    tracep->declBit(c+9780,"empty", false,-1);
    tracep->declBit(c+19284,"do_enq", false,-1);
    tracep->declBit(c+10065,"do_deq", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("QueueCompatibility_12 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+9786,"io_enq_ready", false,-1);
    tracep->declBit(c+19245,"io_enq_valid", false,-1);
    tracep->declBus(c+19157,"io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19158,"io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19159,"io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+9787,"io_deq_ready", false,-1);
    tracep->declBit(c+9788,"io_deq_valid", false,-1);
    tracep->declBus(c+9789,"io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+9790,"io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+9791,"io_deq_bits_extra_id", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+10066+i*1,"ram_tl_state_size", true,(i+0), 3,0);
    }
    tracep->declBus(c+9789,"ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+20054,"ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+19157,"ram_tl_state_size_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+20054,"ram_tl_state_size_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_tl_state_size_MPORT_mask", false,-1);
    tracep->declBit(c+19285,"ram_tl_state_size_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+10067+i*1,"ram_tl_state_source", true,(i+0), 6,0);
    }
    tracep->declBus(c+9790,"ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
    tracep->declBit(c+20054,"ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+19158,"ram_tl_state_source_MPORT_data", false,-1, 6,0);
    tracep->declBit(c+20054,"ram_tl_state_source_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_tl_state_source_MPORT_mask", false,-1);
    tracep->declBit(c+19285,"ram_tl_state_source_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+10068+i*1,"ram_extra_id", true,(i+0));
    }
    tracep->declBit(c+9791,"ram_extra_id_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+20054,"ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+19159,"ram_extra_id_MPORT_data", false,-1);
    tracep->declBit(c+20054,"ram_extra_id_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_extra_id_MPORT_mask", false,-1);
    tracep->declBit(c+19285,"ram_extra_id_MPORT_en", false,-1);
    tracep->declBit(c+9788,"maybe_full", false,-1);
    tracep->declBit(c+9786,"empty", false,-1);
    tracep->declBit(c+19285,"do_enq", false,-1);
    tracep->declBit(c+10069,"do_deq", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("QueueCompatibility_13 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+9792,"io_enq_ready", false,-1);
    tracep->declBit(c+19246,"io_enq_valid", false,-1);
    tracep->declBus(c+19157,"io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19158,"io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19159,"io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+9793,"io_deq_ready", false,-1);
    tracep->declBit(c+9794,"io_deq_valid", false,-1);
    tracep->declBus(c+9795,"io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+9796,"io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+9797,"io_deq_bits_extra_id", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+10070+i*1,"ram_tl_state_size", true,(i+0), 3,0);
    }
    tracep->declBus(c+9795,"ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+20054,"ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+19157,"ram_tl_state_size_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+20054,"ram_tl_state_size_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_tl_state_size_MPORT_mask", false,-1);
    tracep->declBit(c+19286,"ram_tl_state_size_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+10071+i*1,"ram_tl_state_source", true,(i+0), 6,0);
    }
    tracep->declBus(c+9796,"ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
    tracep->declBit(c+20054,"ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+19158,"ram_tl_state_source_MPORT_data", false,-1, 6,0);
    tracep->declBit(c+20054,"ram_tl_state_source_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_tl_state_source_MPORT_mask", false,-1);
    tracep->declBit(c+19286,"ram_tl_state_source_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+10072+i*1,"ram_extra_id", true,(i+0));
    }
    tracep->declBit(c+9797,"ram_extra_id_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+20054,"ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+19159,"ram_extra_id_MPORT_data", false,-1);
    tracep->declBit(c+20054,"ram_extra_id_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_extra_id_MPORT_mask", false,-1);
    tracep->declBit(c+19286,"ram_extra_id_MPORT_en", false,-1);
    tracep->declBit(c+9794,"maybe_full", false,-1);
    tracep->declBit(c+9792,"empty", false,-1);
    tracep->declBit(c+19286,"do_enq", false,-1);
    tracep->declBit(c+10073,"do_deq", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("QueueCompatibility_14 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+9798,"io_enq_ready", false,-1);
    tracep->declBit(c+19247,"io_enq_valid", false,-1);
    tracep->declBus(c+19157,"io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19158,"io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19159,"io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+9799,"io_deq_ready", false,-1);
    tracep->declBit(c+9800,"io_deq_valid", false,-1);
    tracep->declBus(c+9801,"io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+9802,"io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+9803,"io_deq_bits_extra_id", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+10074+i*1,"ram_tl_state_size", true,(i+0), 3,0);
    }
    tracep->declBus(c+9801,"ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+20054,"ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+19157,"ram_tl_state_size_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+20054,"ram_tl_state_size_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_tl_state_size_MPORT_mask", false,-1);
    tracep->declBit(c+19287,"ram_tl_state_size_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+10075+i*1,"ram_tl_state_source", true,(i+0), 6,0);
    }
    tracep->declBus(c+9802,"ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
    tracep->declBit(c+20054,"ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+19158,"ram_tl_state_source_MPORT_data", false,-1, 6,0);
    tracep->declBit(c+20054,"ram_tl_state_source_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_tl_state_source_MPORT_mask", false,-1);
    tracep->declBit(c+19287,"ram_tl_state_source_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+10076+i*1,"ram_extra_id", true,(i+0));
    }
    tracep->declBit(c+9803,"ram_extra_id_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+20054,"ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+19159,"ram_extra_id_MPORT_data", false,-1);
    tracep->declBit(c+20054,"ram_extra_id_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_extra_id_MPORT_mask", false,-1);
    tracep->declBit(c+19287,"ram_extra_id_MPORT_en", false,-1);
    tracep->declBit(c+9800,"maybe_full", false,-1);
    tracep->declBit(c+9798,"empty", false,-1);
    tracep->declBit(c+19287,"do_enq", false,-1);
    tracep->declBit(c+10077,"do_deq", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("QueueCompatibility_15 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+9804,"io_enq_ready", false,-1);
    tracep->declBit(c+19248,"io_enq_valid", false,-1);
    tracep->declBus(c+19157,"io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19158,"io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19159,"io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+9805,"io_deq_ready", false,-1);
    tracep->declBit(c+9806,"io_deq_valid", false,-1);
    tracep->declBus(c+9807,"io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+9808,"io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+9809,"io_deq_bits_extra_id", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+10078+i*1,"ram_tl_state_size", true,(i+0), 3,0);
    }
    tracep->declBus(c+9807,"ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+20054,"ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+19157,"ram_tl_state_size_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+20054,"ram_tl_state_size_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_tl_state_size_MPORT_mask", false,-1);
    tracep->declBit(c+19288,"ram_tl_state_size_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+10079+i*1,"ram_tl_state_source", true,(i+0), 6,0);
    }
    tracep->declBus(c+9808,"ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
    tracep->declBit(c+20054,"ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+19158,"ram_tl_state_source_MPORT_data", false,-1, 6,0);
    tracep->declBit(c+20054,"ram_tl_state_source_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_tl_state_source_MPORT_mask", false,-1);
    tracep->declBit(c+19288,"ram_tl_state_source_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+10080+i*1,"ram_extra_id", true,(i+0));
    }
    tracep->declBit(c+9809,"ram_extra_id_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+20054,"ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+19159,"ram_extra_id_MPORT_data", false,-1);
    tracep->declBit(c+20054,"ram_extra_id_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_extra_id_MPORT_mask", false,-1);
    tracep->declBit(c+19288,"ram_extra_id_MPORT_en", false,-1);
    tracep->declBit(c+9806,"maybe_full", false,-1);
    tracep->declBit(c+9804,"empty", false,-1);
    tracep->declBit(c+19288,"do_enq", false,-1);
    tracep->declBit(c+10081,"do_deq", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("QueueCompatibility_16 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+9810,"io_enq_ready", false,-1);
    tracep->declBit(c+19249,"io_enq_valid", false,-1);
    tracep->declBus(c+19157,"io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19158,"io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19159,"io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+9811,"io_deq_ready", false,-1);
    tracep->declBit(c+9812,"io_deq_valid", false,-1);
    tracep->declBus(c+9813,"io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+9814,"io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+9815,"io_deq_bits_extra_id", false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+10082+i*1,"ram_tl_state_size", true,(i+0), 3,0);
    }
    tracep->declBus(c+9813,"ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+10099,"ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+19157,"ram_tl_state_size_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+10100,"ram_tl_state_size_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+20056,"ram_tl_state_size_MPORT_mask", false,-1);
    tracep->declBit(c+19289,"ram_tl_state_size_MPORT_en", false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+10101+i*1,"ram_tl_state_source", true,(i+0), 6,0);
    }
    tracep->declBus(c+9814,"ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
    tracep->declBus(c+10099,"ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+19158,"ram_tl_state_source_MPORT_data", false,-1, 6,0);
    tracep->declBus(c+10100,"ram_tl_state_source_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+20056,"ram_tl_state_source_MPORT_mask", false,-1);
    tracep->declBit(c+19289,"ram_tl_state_source_MPORT_en", false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBit(c+10118+i*1,"ram_extra_id", true,(i+0));
    }
    tracep->declBit(c+9815,"ram_extra_id_io_deq_bits_MPORT_data", false,-1);
    tracep->declBus(c+10099,"ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+19159,"ram_extra_id_MPORT_data", false,-1);
    tracep->declBus(c+10100,"ram_extra_id_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+20056,"ram_extra_id_MPORT_mask", false,-1);
    tracep->declBit(c+19289,"ram_extra_id_MPORT_en", false,-1);
    tracep->declBus(c+10100,"enq_ptr_value", false,-1, 4,0);
    tracep->declBus(c+10099,"deq_ptr_value", false,-1, 4,0);
    tracep->declBit(c+10135,"maybe_full", false,-1);
    tracep->declBit(c+10136,"ptr_match", false,-1);
    tracep->declBit(c+10137,"empty", false,-1);
    tracep->declBit(c+10138,"full", false,-1);
    tracep->declBit(c+19289,"do_enq", false,-1);
    tracep->declBit(c+10139,"do_deq", false,-1);
    tracep->declBit(c+10140,"wrap", false,-1);
    tracep->declBit(c+10141,"wrap_1", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("QueueCompatibility_17 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+9816,"io_enq_ready", false,-1);
    tracep->declBit(c+19250,"io_enq_valid", false,-1);
    tracep->declBus(c+19157,"io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19158,"io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19159,"io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+9817,"io_deq_ready", false,-1);
    tracep->declBit(c+9818,"io_deq_valid", false,-1);
    tracep->declBus(c+9819,"io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+9820,"io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+9821,"io_deq_bits_extra_id", false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+10142+i*1,"ram_tl_state_size", true,(i+0), 3,0);
    }
    tracep->declBus(c+9819,"ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+10159,"ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+19157,"ram_tl_state_size_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+10160,"ram_tl_state_size_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+20056,"ram_tl_state_size_MPORT_mask", false,-1);
    tracep->declBit(c+19290,"ram_tl_state_size_MPORT_en", false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+10161+i*1,"ram_tl_state_source", true,(i+0), 6,0);
    }
    tracep->declBus(c+9820,"ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
    tracep->declBus(c+10159,"ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+19158,"ram_tl_state_source_MPORT_data", false,-1, 6,0);
    tracep->declBus(c+10160,"ram_tl_state_source_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+20056,"ram_tl_state_source_MPORT_mask", false,-1);
    tracep->declBit(c+19290,"ram_tl_state_source_MPORT_en", false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBit(c+10178+i*1,"ram_extra_id", true,(i+0));
    }
    tracep->declBit(c+9821,"ram_extra_id_io_deq_bits_MPORT_data", false,-1);
    tracep->declBus(c+10159,"ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+19159,"ram_extra_id_MPORT_data", false,-1);
    tracep->declBus(c+10160,"ram_extra_id_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+20056,"ram_extra_id_MPORT_mask", false,-1);
    tracep->declBit(c+19290,"ram_extra_id_MPORT_en", false,-1);
    tracep->declBus(c+10160,"enq_ptr_value", false,-1, 4,0);
    tracep->declBus(c+10159,"deq_ptr_value", false,-1, 4,0);
    tracep->declBit(c+10195,"maybe_full", false,-1);
    tracep->declBit(c+10196,"ptr_match", false,-1);
    tracep->declBit(c+10197,"empty", false,-1);
    tracep->declBit(c+10198,"full", false,-1);
    tracep->declBit(c+19290,"do_enq", false,-1);
    tracep->declBit(c+10199,"do_deq", false,-1);
    tracep->declBit(c+10200,"wrap", false,-1);
    tracep->declBit(c+10201,"wrap_1", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("QueueCompatibility_18 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+9822,"io_enq_ready", false,-1);
    tracep->declBit(c+19251,"io_enq_valid", false,-1);
    tracep->declBus(c+19157,"io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19158,"io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19159,"io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+9823,"io_deq_ready", false,-1);
    tracep->declBit(c+9824,"io_deq_valid", false,-1);
    tracep->declBus(c+9825,"io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+9826,"io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+9827,"io_deq_bits_extra_id", false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+10202+i*1,"ram_tl_state_size", true,(i+0), 3,0);
    }
    tracep->declBus(c+9825,"ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+10219,"ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+19157,"ram_tl_state_size_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+10220,"ram_tl_state_size_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+20056,"ram_tl_state_size_MPORT_mask", false,-1);
    tracep->declBit(c+19291,"ram_tl_state_size_MPORT_en", false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+10221+i*1,"ram_tl_state_source", true,(i+0), 6,0);
    }
    tracep->declBus(c+9826,"ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
    tracep->declBus(c+10219,"ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+19158,"ram_tl_state_source_MPORT_data", false,-1, 6,0);
    tracep->declBus(c+10220,"ram_tl_state_source_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+20056,"ram_tl_state_source_MPORT_mask", false,-1);
    tracep->declBit(c+19291,"ram_tl_state_source_MPORT_en", false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBit(c+10238+i*1,"ram_extra_id", true,(i+0));
    }
    tracep->declBit(c+9827,"ram_extra_id_io_deq_bits_MPORT_data", false,-1);
    tracep->declBus(c+10219,"ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+19159,"ram_extra_id_MPORT_data", false,-1);
    tracep->declBus(c+10220,"ram_extra_id_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+20056,"ram_extra_id_MPORT_mask", false,-1);
    tracep->declBit(c+19291,"ram_extra_id_MPORT_en", false,-1);
    tracep->declBus(c+10220,"enq_ptr_value", false,-1, 4,0);
    tracep->declBus(c+10219,"deq_ptr_value", false,-1, 4,0);
    tracep->declBit(c+10255,"maybe_full", false,-1);
    tracep->declBit(c+10256,"ptr_match", false,-1);
    tracep->declBit(c+10257,"empty", false,-1);
    tracep->declBit(c+10258,"full", false,-1);
    tracep->declBit(c+19291,"do_enq", false,-1);
    tracep->declBit(c+10259,"do_deq", false,-1);
    tracep->declBit(c+10260,"wrap", false,-1);
    tracep->declBit(c+10261,"wrap_1", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("QueueCompatibility_19 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+9828,"io_enq_ready", false,-1);
    tracep->declBit(c+19252,"io_enq_valid", false,-1);
    tracep->declBus(c+19157,"io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19158,"io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19159,"io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+9829,"io_deq_ready", false,-1);
    tracep->declBit(c+9830,"io_deq_valid", false,-1);
    tracep->declBus(c+9831,"io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+9832,"io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+9833,"io_deq_bits_extra_id", false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+10262+i*1,"ram_tl_state_size", true,(i+0), 3,0);
    }
    tracep->declBus(c+9831,"ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+10279,"ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+19157,"ram_tl_state_size_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+10280,"ram_tl_state_size_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+20056,"ram_tl_state_size_MPORT_mask", false,-1);
    tracep->declBit(c+19292,"ram_tl_state_size_MPORT_en", false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+10281+i*1,"ram_tl_state_source", true,(i+0), 6,0);
    }
    tracep->declBus(c+9832,"ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
    tracep->declBus(c+10279,"ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+19158,"ram_tl_state_source_MPORT_data", false,-1, 6,0);
    tracep->declBus(c+10280,"ram_tl_state_source_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+20056,"ram_tl_state_source_MPORT_mask", false,-1);
    tracep->declBit(c+19292,"ram_tl_state_source_MPORT_en", false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBit(c+10298+i*1,"ram_extra_id", true,(i+0));
    }
    tracep->declBit(c+9833,"ram_extra_id_io_deq_bits_MPORT_data", false,-1);
    tracep->declBus(c+10279,"ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+19159,"ram_extra_id_MPORT_data", false,-1);
    tracep->declBus(c+10280,"ram_extra_id_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+20056,"ram_extra_id_MPORT_mask", false,-1);
    tracep->declBit(c+19292,"ram_extra_id_MPORT_en", false,-1);
    tracep->declBus(c+10280,"enq_ptr_value", false,-1, 4,0);
    tracep->declBus(c+10279,"deq_ptr_value", false,-1, 4,0);
    tracep->declBit(c+10315,"maybe_full", false,-1);
    tracep->declBit(c+10316,"ptr_match", false,-1);
    tracep->declBit(c+10317,"empty", false,-1);
    tracep->declBit(c+10318,"full", false,-1);
    tracep->declBit(c+19292,"do_enq", false,-1);
    tracep->declBit(c+10319,"do_deq", false,-1);
    tracep->declBit(c+10320,"wrap", false,-1);
    tracep->declBit(c+10321,"wrap_1", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("QueueCompatibility_2 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+9726,"io_enq_ready", false,-1);
    tracep->declBit(c+19235,"io_enq_valid", false,-1);
    tracep->declBus(c+19157,"io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19158,"io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19159,"io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+9727,"io_deq_ready", false,-1);
    tracep->declBit(c+9728,"io_deq_valid", false,-1);
    tracep->declBus(c+9729,"io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+9730,"io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+9731,"io_deq_bits_extra_id", false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+10322+i*1,"ram_tl_state_size", true,(i+0), 3,0);
    }
    tracep->declBus(c+9729,"ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+10339,"ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+19157,"ram_tl_state_size_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+10340,"ram_tl_state_size_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+20056,"ram_tl_state_size_MPORT_mask", false,-1);
    tracep->declBit(c+19293,"ram_tl_state_size_MPORT_en", false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+10341+i*1,"ram_tl_state_source", true,(i+0), 6,0);
    }
    tracep->declBus(c+9730,"ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
    tracep->declBus(c+10339,"ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+19158,"ram_tl_state_source_MPORT_data", false,-1, 6,0);
    tracep->declBus(c+10340,"ram_tl_state_source_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+20056,"ram_tl_state_source_MPORT_mask", false,-1);
    tracep->declBit(c+19293,"ram_tl_state_source_MPORT_en", false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBit(c+10358+i*1,"ram_extra_id", true,(i+0));
    }
    tracep->declBit(c+9731,"ram_extra_id_io_deq_bits_MPORT_data", false,-1);
    tracep->declBus(c+10339,"ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+19159,"ram_extra_id_MPORT_data", false,-1);
    tracep->declBus(c+10340,"ram_extra_id_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+20056,"ram_extra_id_MPORT_mask", false,-1);
    tracep->declBit(c+19293,"ram_extra_id_MPORT_en", false,-1);
    tracep->declBus(c+10340,"enq_ptr_value", false,-1, 4,0);
    tracep->declBus(c+10339,"deq_ptr_value", false,-1, 4,0);
    tracep->declBit(c+10375,"maybe_full", false,-1);
    tracep->declBit(c+10376,"ptr_match", false,-1);
    tracep->declBit(c+10377,"empty", false,-1);
    tracep->declBit(c+10378,"full", false,-1);
    tracep->declBit(c+19293,"do_enq", false,-1);
    tracep->declBit(c+10379,"do_deq", false,-1);
    tracep->declBit(c+10380,"wrap", false,-1);
    tracep->declBit(c+10381,"wrap_1", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("QueueCompatibility_20 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+9834,"io_enq_ready", false,-1);
    tracep->declBit(c+19253,"io_enq_valid", false,-1);
    tracep->declBus(c+19157,"io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19158,"io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19159,"io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+9835,"io_deq_ready", false,-1);
    tracep->declBit(c+9836,"io_deq_valid", false,-1);
    tracep->declBus(c+9837,"io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+9838,"io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+9839,"io_deq_bits_extra_id", false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+10382+i*1,"ram_tl_state_size", true,(i+0), 3,0);
    }
    tracep->declBus(c+9837,"ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+10399,"ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+19157,"ram_tl_state_size_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+10400,"ram_tl_state_size_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+20056,"ram_tl_state_size_MPORT_mask", false,-1);
    tracep->declBit(c+19294,"ram_tl_state_size_MPORT_en", false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+10401+i*1,"ram_tl_state_source", true,(i+0), 6,0);
    }
    tracep->declBus(c+9838,"ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
    tracep->declBus(c+10399,"ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+19158,"ram_tl_state_source_MPORT_data", false,-1, 6,0);
    tracep->declBus(c+10400,"ram_tl_state_source_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+20056,"ram_tl_state_source_MPORT_mask", false,-1);
    tracep->declBit(c+19294,"ram_tl_state_source_MPORT_en", false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBit(c+10418+i*1,"ram_extra_id", true,(i+0));
    }
    tracep->declBit(c+9839,"ram_extra_id_io_deq_bits_MPORT_data", false,-1);
    tracep->declBus(c+10399,"ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+19159,"ram_extra_id_MPORT_data", false,-1);
    tracep->declBus(c+10400,"ram_extra_id_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+20056,"ram_extra_id_MPORT_mask", false,-1);
    tracep->declBit(c+19294,"ram_extra_id_MPORT_en", false,-1);
    tracep->declBus(c+10400,"enq_ptr_value", false,-1, 4,0);
    tracep->declBus(c+10399,"deq_ptr_value", false,-1, 4,0);
    tracep->declBit(c+10435,"maybe_full", false,-1);
    tracep->declBit(c+10436,"ptr_match", false,-1);
    tracep->declBit(c+10437,"empty", false,-1);
    tracep->declBit(c+10438,"full", false,-1);
    tracep->declBit(c+19294,"do_enq", false,-1);
    tracep->declBit(c+10439,"do_deq", false,-1);
    tracep->declBit(c+10440,"wrap", false,-1);
    tracep->declBit(c+10441,"wrap_1", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("QueueCompatibility_21 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+9840,"io_enq_ready", false,-1);
    tracep->declBit(c+19254,"io_enq_valid", false,-1);
    tracep->declBus(c+19157,"io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19158,"io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19159,"io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+9841,"io_deq_ready", false,-1);
    tracep->declBit(c+9842,"io_deq_valid", false,-1);
    tracep->declBus(c+9843,"io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+9844,"io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+9845,"io_deq_bits_extra_id", false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+10442+i*1,"ram_tl_state_size", true,(i+0), 3,0);
    }
    tracep->declBus(c+9843,"ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+10459,"ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+19157,"ram_tl_state_size_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+10460,"ram_tl_state_size_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+20056,"ram_tl_state_size_MPORT_mask", false,-1);
    tracep->declBit(c+19295,"ram_tl_state_size_MPORT_en", false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+10461+i*1,"ram_tl_state_source", true,(i+0), 6,0);
    }
    tracep->declBus(c+9844,"ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
    tracep->declBus(c+10459,"ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+19158,"ram_tl_state_source_MPORT_data", false,-1, 6,0);
    tracep->declBus(c+10460,"ram_tl_state_source_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+20056,"ram_tl_state_source_MPORT_mask", false,-1);
    tracep->declBit(c+19295,"ram_tl_state_source_MPORT_en", false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBit(c+10478+i*1,"ram_extra_id", true,(i+0));
    }
    tracep->declBit(c+9845,"ram_extra_id_io_deq_bits_MPORT_data", false,-1);
    tracep->declBus(c+10459,"ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+19159,"ram_extra_id_MPORT_data", false,-1);
    tracep->declBus(c+10460,"ram_extra_id_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+20056,"ram_extra_id_MPORT_mask", false,-1);
    tracep->declBit(c+19295,"ram_extra_id_MPORT_en", false,-1);
    tracep->declBus(c+10460,"enq_ptr_value", false,-1, 4,0);
    tracep->declBus(c+10459,"deq_ptr_value", false,-1, 4,0);
    tracep->declBit(c+10495,"maybe_full", false,-1);
    tracep->declBit(c+10496,"ptr_match", false,-1);
    tracep->declBit(c+10497,"empty", false,-1);
    tracep->declBit(c+10498,"full", false,-1);
    tracep->declBit(c+19295,"do_enq", false,-1);
    tracep->declBit(c+10499,"do_deq", false,-1);
    tracep->declBit(c+10500,"wrap", false,-1);
    tracep->declBit(c+10501,"wrap_1", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("QueueCompatibility_22 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+9846,"io_enq_ready", false,-1);
    tracep->declBit(c+19255,"io_enq_valid", false,-1);
    tracep->declBus(c+19157,"io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19158,"io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19159,"io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+9847,"io_deq_ready", false,-1);
    tracep->declBit(c+9848,"io_deq_valid", false,-1);
    tracep->declBus(c+9849,"io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+9850,"io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+9851,"io_deq_bits_extra_id", false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+10502+i*1,"ram_tl_state_size", true,(i+0), 3,0);
    }
    tracep->declBus(c+9849,"ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+10519,"ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+19157,"ram_tl_state_size_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+10520,"ram_tl_state_size_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+20056,"ram_tl_state_size_MPORT_mask", false,-1);
    tracep->declBit(c+19296,"ram_tl_state_size_MPORT_en", false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+10521+i*1,"ram_tl_state_source", true,(i+0), 6,0);
    }
    tracep->declBus(c+9850,"ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
    tracep->declBus(c+10519,"ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+19158,"ram_tl_state_source_MPORT_data", false,-1, 6,0);
    tracep->declBus(c+10520,"ram_tl_state_source_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+20056,"ram_tl_state_source_MPORT_mask", false,-1);
    tracep->declBit(c+19296,"ram_tl_state_source_MPORT_en", false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBit(c+10538+i*1,"ram_extra_id", true,(i+0));
    }
    tracep->declBit(c+9851,"ram_extra_id_io_deq_bits_MPORT_data", false,-1);
    tracep->declBus(c+10519,"ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+19159,"ram_extra_id_MPORT_data", false,-1);
    tracep->declBus(c+10520,"ram_extra_id_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+20056,"ram_extra_id_MPORT_mask", false,-1);
    tracep->declBit(c+19296,"ram_extra_id_MPORT_en", false,-1);
    tracep->declBus(c+10520,"enq_ptr_value", false,-1, 4,0);
    tracep->declBus(c+10519,"deq_ptr_value", false,-1, 4,0);
    tracep->declBit(c+10555,"maybe_full", false,-1);
    tracep->declBit(c+10556,"ptr_match", false,-1);
    tracep->declBit(c+10557,"empty", false,-1);
    tracep->declBit(c+10558,"full", false,-1);
    tracep->declBit(c+19296,"do_enq", false,-1);
    tracep->declBit(c+10559,"do_deq", false,-1);
    tracep->declBit(c+10560,"wrap", false,-1);
    tracep->declBit(c+10561,"wrap_1", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("QueueCompatibility_23 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+9852,"io_enq_ready", false,-1);
    tracep->declBit(c+19256,"io_enq_valid", false,-1);
    tracep->declBus(c+19157,"io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19158,"io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19159,"io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+9853,"io_deq_ready", false,-1);
    tracep->declBit(c+9854,"io_deq_valid", false,-1);
    tracep->declBus(c+9855,"io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+9856,"io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+9857,"io_deq_bits_extra_id", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+10562+i*1,"ram_tl_state_size", true,(i+0), 3,0);
    }
    tracep->declBus(c+9855,"ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+20054,"ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+19157,"ram_tl_state_size_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+20054,"ram_tl_state_size_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_tl_state_size_MPORT_mask", false,-1);
    tracep->declBit(c+19297,"ram_tl_state_size_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+10563+i*1,"ram_tl_state_source", true,(i+0), 6,0);
    }
    tracep->declBus(c+9856,"ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
    tracep->declBit(c+20054,"ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+19158,"ram_tl_state_source_MPORT_data", false,-1, 6,0);
    tracep->declBit(c+20054,"ram_tl_state_source_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_tl_state_source_MPORT_mask", false,-1);
    tracep->declBit(c+19297,"ram_tl_state_source_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+10564+i*1,"ram_extra_id", true,(i+0));
    }
    tracep->declBit(c+9857,"ram_extra_id_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+20054,"ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+19159,"ram_extra_id_MPORT_data", false,-1);
    tracep->declBit(c+20054,"ram_extra_id_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_extra_id_MPORT_mask", false,-1);
    tracep->declBit(c+19297,"ram_extra_id_MPORT_en", false,-1);
    tracep->declBit(c+9854,"maybe_full", false,-1);
    tracep->declBit(c+9852,"empty", false,-1);
    tracep->declBit(c+19297,"do_enq", false,-1);
    tracep->declBit(c+10565,"do_deq", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("QueueCompatibility_24 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+9858,"io_enq_ready", false,-1);
    tracep->declBit(c+19257,"io_enq_valid", false,-1);
    tracep->declBus(c+19157,"io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19158,"io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19159,"io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+9859,"io_deq_ready", false,-1);
    tracep->declBit(c+9860,"io_deq_valid", false,-1);
    tracep->declBus(c+9861,"io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+9862,"io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+9863,"io_deq_bits_extra_id", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+10566+i*1,"ram_tl_state_size", true,(i+0), 3,0);
    }
    tracep->declBus(c+9861,"ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+20054,"ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+19157,"ram_tl_state_size_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+20054,"ram_tl_state_size_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_tl_state_size_MPORT_mask", false,-1);
    tracep->declBit(c+19298,"ram_tl_state_size_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+10567+i*1,"ram_tl_state_source", true,(i+0), 6,0);
    }
    tracep->declBus(c+9862,"ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
    tracep->declBit(c+20054,"ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+19158,"ram_tl_state_source_MPORT_data", false,-1, 6,0);
    tracep->declBit(c+20054,"ram_tl_state_source_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_tl_state_source_MPORT_mask", false,-1);
    tracep->declBit(c+19298,"ram_tl_state_source_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+10568+i*1,"ram_extra_id", true,(i+0));
    }
    tracep->declBit(c+9863,"ram_extra_id_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+20054,"ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+19159,"ram_extra_id_MPORT_data", false,-1);
    tracep->declBit(c+20054,"ram_extra_id_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_extra_id_MPORT_mask", false,-1);
    tracep->declBit(c+19298,"ram_extra_id_MPORT_en", false,-1);
    tracep->declBit(c+9860,"maybe_full", false,-1);
    tracep->declBit(c+9858,"empty", false,-1);
    tracep->declBit(c+19298,"do_enq", false,-1);
    tracep->declBit(c+10569,"do_deq", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("QueueCompatibility_25 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+9864,"io_enq_ready", false,-1);
    tracep->declBit(c+19258,"io_enq_valid", false,-1);
    tracep->declBus(c+19157,"io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19158,"io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19159,"io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+9865,"io_deq_ready", false,-1);
    tracep->declBit(c+9866,"io_deq_valid", false,-1);
    tracep->declBus(c+9867,"io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+9868,"io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+9869,"io_deq_bits_extra_id", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+10570+i*1,"ram_tl_state_size", true,(i+0), 3,0);
    }
    tracep->declBus(c+9867,"ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+20054,"ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+19157,"ram_tl_state_size_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+20054,"ram_tl_state_size_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_tl_state_size_MPORT_mask", false,-1);
    tracep->declBit(c+19299,"ram_tl_state_size_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+10571+i*1,"ram_tl_state_source", true,(i+0), 6,0);
    }
    tracep->declBus(c+9868,"ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
    tracep->declBit(c+20054,"ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+19158,"ram_tl_state_source_MPORT_data", false,-1, 6,0);
    tracep->declBit(c+20054,"ram_tl_state_source_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_tl_state_source_MPORT_mask", false,-1);
    tracep->declBit(c+19299,"ram_tl_state_source_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+10572+i*1,"ram_extra_id", true,(i+0));
    }
    tracep->declBit(c+9869,"ram_extra_id_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+20054,"ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+19159,"ram_extra_id_MPORT_data", false,-1);
    tracep->declBit(c+20054,"ram_extra_id_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_extra_id_MPORT_mask", false,-1);
    tracep->declBit(c+19299,"ram_extra_id_MPORT_en", false,-1);
    tracep->declBit(c+9866,"maybe_full", false,-1);
    tracep->declBit(c+9864,"empty", false,-1);
    tracep->declBit(c+19299,"do_enq", false,-1);
    tracep->declBit(c+10573,"do_deq", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("QueueCompatibility_26 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+9870,"io_enq_ready", false,-1);
    tracep->declBit(c+19259,"io_enq_valid", false,-1);
    tracep->declBus(c+19157,"io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19158,"io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19159,"io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+9871,"io_deq_ready", false,-1);
    tracep->declBit(c+9872,"io_deq_valid", false,-1);
    tracep->declBus(c+9873,"io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+9874,"io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+9875,"io_deq_bits_extra_id", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+10574+i*1,"ram_tl_state_size", true,(i+0), 3,0);
    }
    tracep->declBus(c+9873,"ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+20054,"ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+19157,"ram_tl_state_size_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+20054,"ram_tl_state_size_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_tl_state_size_MPORT_mask", false,-1);
    tracep->declBit(c+19300,"ram_tl_state_size_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+10575+i*1,"ram_tl_state_source", true,(i+0), 6,0);
    }
    tracep->declBus(c+9874,"ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
    tracep->declBit(c+20054,"ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+19158,"ram_tl_state_source_MPORT_data", false,-1, 6,0);
    tracep->declBit(c+20054,"ram_tl_state_source_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_tl_state_source_MPORT_mask", false,-1);
    tracep->declBit(c+19300,"ram_tl_state_source_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+10576+i*1,"ram_extra_id", true,(i+0));
    }
    tracep->declBit(c+9875,"ram_extra_id_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+20054,"ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+19159,"ram_extra_id_MPORT_data", false,-1);
    tracep->declBit(c+20054,"ram_extra_id_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_extra_id_MPORT_mask", false,-1);
    tracep->declBit(c+19300,"ram_extra_id_MPORT_en", false,-1);
    tracep->declBit(c+9872,"maybe_full", false,-1);
    tracep->declBit(c+9870,"empty", false,-1);
    tracep->declBit(c+19300,"do_enq", false,-1);
    tracep->declBit(c+10577,"do_deq", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("QueueCompatibility_27 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+9876,"io_enq_ready", false,-1);
    tracep->declBit(c+19260,"io_enq_valid", false,-1);
    tracep->declBus(c+19157,"io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19158,"io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19159,"io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+9877,"io_deq_ready", false,-1);
    tracep->declBit(c+9878,"io_deq_valid", false,-1);
    tracep->declBus(c+9879,"io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+9880,"io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+9881,"io_deq_bits_extra_id", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+10578+i*1,"ram_tl_state_size", true,(i+0), 3,0);
    }
    tracep->declBus(c+9879,"ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+20054,"ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+19157,"ram_tl_state_size_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+20054,"ram_tl_state_size_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_tl_state_size_MPORT_mask", false,-1);
    tracep->declBit(c+19301,"ram_tl_state_size_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+10579+i*1,"ram_tl_state_source", true,(i+0), 6,0);
    }
    tracep->declBus(c+9880,"ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
    tracep->declBit(c+20054,"ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+19158,"ram_tl_state_source_MPORT_data", false,-1, 6,0);
    tracep->declBit(c+20054,"ram_tl_state_source_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_tl_state_source_MPORT_mask", false,-1);
    tracep->declBit(c+19301,"ram_tl_state_source_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+10580+i*1,"ram_extra_id", true,(i+0));
    }
    tracep->declBit(c+9881,"ram_extra_id_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+20054,"ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+19159,"ram_extra_id_MPORT_data", false,-1);
    tracep->declBit(c+20054,"ram_extra_id_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_extra_id_MPORT_mask", false,-1);
    tracep->declBit(c+19301,"ram_extra_id_MPORT_en", false,-1);
    tracep->declBit(c+9878,"maybe_full", false,-1);
    tracep->declBit(c+9876,"empty", false,-1);
    tracep->declBit(c+19301,"do_enq", false,-1);
    tracep->declBit(c+10581,"do_deq", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("QueueCompatibility_28 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+9882,"io_enq_ready", false,-1);
    tracep->declBit(c+19261,"io_enq_valid", false,-1);
    tracep->declBus(c+19157,"io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19158,"io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19159,"io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+9883,"io_deq_ready", false,-1);
    tracep->declBit(c+9884,"io_deq_valid", false,-1);
    tracep->declBus(c+9885,"io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+9886,"io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+9887,"io_deq_bits_extra_id", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+10582+i*1,"ram_tl_state_size", true,(i+0), 3,0);
    }
    tracep->declBus(c+9885,"ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+20054,"ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+19157,"ram_tl_state_size_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+20054,"ram_tl_state_size_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_tl_state_size_MPORT_mask", false,-1);
    tracep->declBit(c+19302,"ram_tl_state_size_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+10583+i*1,"ram_tl_state_source", true,(i+0), 6,0);
    }
    tracep->declBus(c+9886,"ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
    tracep->declBit(c+20054,"ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+19158,"ram_tl_state_source_MPORT_data", false,-1, 6,0);
    tracep->declBit(c+20054,"ram_tl_state_source_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_tl_state_source_MPORT_mask", false,-1);
    tracep->declBit(c+19302,"ram_tl_state_source_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+10584+i*1,"ram_extra_id", true,(i+0));
    }
    tracep->declBit(c+9887,"ram_extra_id_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+20054,"ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+19159,"ram_extra_id_MPORT_data", false,-1);
    tracep->declBit(c+20054,"ram_extra_id_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_extra_id_MPORT_mask", false,-1);
    tracep->declBit(c+19302,"ram_extra_id_MPORT_en", false,-1);
    tracep->declBit(c+9884,"maybe_full", false,-1);
    tracep->declBit(c+9882,"empty", false,-1);
    tracep->declBit(c+19302,"do_enq", false,-1);
    tracep->declBit(c+10585,"do_deq", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("QueueCompatibility_29 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+9888,"io_enq_ready", false,-1);
    tracep->declBit(c+19262,"io_enq_valid", false,-1);
    tracep->declBus(c+19157,"io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19158,"io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19159,"io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+9889,"io_deq_ready", false,-1);
    tracep->declBit(c+9890,"io_deq_valid", false,-1);
    tracep->declBus(c+9891,"io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+9892,"io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+9893,"io_deq_bits_extra_id", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+10586+i*1,"ram_tl_state_size", true,(i+0), 3,0);
    }
    tracep->declBus(c+9891,"ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+20054,"ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+19157,"ram_tl_state_size_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+20054,"ram_tl_state_size_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_tl_state_size_MPORT_mask", false,-1);
    tracep->declBit(c+19303,"ram_tl_state_size_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+10587+i*1,"ram_tl_state_source", true,(i+0), 6,0);
    }
    tracep->declBus(c+9892,"ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
    tracep->declBit(c+20054,"ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+19158,"ram_tl_state_source_MPORT_data", false,-1, 6,0);
    tracep->declBit(c+20054,"ram_tl_state_source_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_tl_state_source_MPORT_mask", false,-1);
    tracep->declBit(c+19303,"ram_tl_state_source_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+10588+i*1,"ram_extra_id", true,(i+0));
    }
    tracep->declBit(c+9893,"ram_extra_id_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+20054,"ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+19159,"ram_extra_id_MPORT_data", false,-1);
    tracep->declBit(c+20054,"ram_extra_id_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_extra_id_MPORT_mask", false,-1);
    tracep->declBit(c+19303,"ram_extra_id_MPORT_en", false,-1);
    tracep->declBit(c+9890,"maybe_full", false,-1);
    tracep->declBit(c+9888,"empty", false,-1);
    tracep->declBit(c+19303,"do_enq", false,-1);
    tracep->declBit(c+10589,"do_deq", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("QueueCompatibility_3 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+9732,"io_enq_ready", false,-1);
    tracep->declBit(c+19236,"io_enq_valid", false,-1);
    tracep->declBus(c+19157,"io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19158,"io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19159,"io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+9733,"io_deq_ready", false,-1);
    tracep->declBit(c+9734,"io_deq_valid", false,-1);
    tracep->declBus(c+9735,"io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+9736,"io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+9737,"io_deq_bits_extra_id", false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+10590+i*1,"ram_tl_state_size", true,(i+0), 3,0);
    }
    tracep->declBus(c+9735,"ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+10607,"ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+19157,"ram_tl_state_size_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+10608,"ram_tl_state_size_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+20056,"ram_tl_state_size_MPORT_mask", false,-1);
    tracep->declBit(c+19304,"ram_tl_state_size_MPORT_en", false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+10609+i*1,"ram_tl_state_source", true,(i+0), 6,0);
    }
    tracep->declBus(c+9736,"ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
    tracep->declBus(c+10607,"ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+19158,"ram_tl_state_source_MPORT_data", false,-1, 6,0);
    tracep->declBus(c+10608,"ram_tl_state_source_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+20056,"ram_tl_state_source_MPORT_mask", false,-1);
    tracep->declBit(c+19304,"ram_tl_state_source_MPORT_en", false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBit(c+10626+i*1,"ram_extra_id", true,(i+0));
    }
    tracep->declBit(c+9737,"ram_extra_id_io_deq_bits_MPORT_data", false,-1);
    tracep->declBus(c+10607,"ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+19159,"ram_extra_id_MPORT_data", false,-1);
    tracep->declBus(c+10608,"ram_extra_id_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+20056,"ram_extra_id_MPORT_mask", false,-1);
    tracep->declBit(c+19304,"ram_extra_id_MPORT_en", false,-1);
    tracep->declBus(c+10608,"enq_ptr_value", false,-1, 4,0);
    tracep->declBus(c+10607,"deq_ptr_value", false,-1, 4,0);
    tracep->declBit(c+10643,"maybe_full", false,-1);
    tracep->declBit(c+10644,"ptr_match", false,-1);
    tracep->declBit(c+10645,"empty", false,-1);
    tracep->declBit(c+10646,"full", false,-1);
    tracep->declBit(c+19304,"do_enq", false,-1);
    tracep->declBit(c+10647,"do_deq", false,-1);
    tracep->declBit(c+10648,"wrap", false,-1);
    tracep->declBit(c+10649,"wrap_1", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("QueueCompatibility_30 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+9894,"io_enq_ready", false,-1);
    tracep->declBit(c+19263,"io_enq_valid", false,-1);
    tracep->declBus(c+19157,"io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19158,"io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19159,"io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+9895,"io_deq_ready", false,-1);
    tracep->declBit(c+9896,"io_deq_valid", false,-1);
    tracep->declBus(c+9897,"io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+9898,"io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+9899,"io_deq_bits_extra_id", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+10650+i*1,"ram_tl_state_size", true,(i+0), 3,0);
    }
    tracep->declBus(c+9897,"ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+20054,"ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+19157,"ram_tl_state_size_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+20054,"ram_tl_state_size_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_tl_state_size_MPORT_mask", false,-1);
    tracep->declBit(c+19305,"ram_tl_state_size_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+10651+i*1,"ram_tl_state_source", true,(i+0), 6,0);
    }
    tracep->declBus(c+9898,"ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
    tracep->declBit(c+20054,"ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+19158,"ram_tl_state_source_MPORT_data", false,-1, 6,0);
    tracep->declBit(c+20054,"ram_tl_state_source_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_tl_state_source_MPORT_mask", false,-1);
    tracep->declBit(c+19305,"ram_tl_state_source_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+10652+i*1,"ram_extra_id", true,(i+0));
    }
    tracep->declBit(c+9899,"ram_extra_id_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+20054,"ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+19159,"ram_extra_id_MPORT_data", false,-1);
    tracep->declBit(c+20054,"ram_extra_id_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_extra_id_MPORT_mask", false,-1);
    tracep->declBit(c+19305,"ram_extra_id_MPORT_en", false,-1);
    tracep->declBit(c+9896,"maybe_full", false,-1);
    tracep->declBit(c+9894,"empty", false,-1);
    tracep->declBit(c+19305,"do_enq", false,-1);
    tracep->declBit(c+10653,"do_deq", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("QueueCompatibility_31 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+9900,"io_enq_ready", false,-1);
    tracep->declBit(c+19264,"io_enq_valid", false,-1);
    tracep->declBus(c+19157,"io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19158,"io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19159,"io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+9901,"io_deq_ready", false,-1);
    tracep->declBit(c+9902,"io_deq_valid", false,-1);
    tracep->declBus(c+9903,"io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+9904,"io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+9905,"io_deq_bits_extra_id", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+10654+i*1,"ram_tl_state_size", true,(i+0), 3,0);
    }
    tracep->declBus(c+9903,"ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+20054,"ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+19157,"ram_tl_state_size_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+20054,"ram_tl_state_size_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_tl_state_size_MPORT_mask", false,-1);
    tracep->declBit(c+19306,"ram_tl_state_size_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+10655+i*1,"ram_tl_state_source", true,(i+0), 6,0);
    }
    tracep->declBus(c+9904,"ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
    tracep->declBit(c+20054,"ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+19158,"ram_tl_state_source_MPORT_data", false,-1, 6,0);
    tracep->declBit(c+20054,"ram_tl_state_source_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_tl_state_source_MPORT_mask", false,-1);
    tracep->declBit(c+19306,"ram_tl_state_source_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+10656+i*1,"ram_extra_id", true,(i+0));
    }
    tracep->declBit(c+9905,"ram_extra_id_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+20054,"ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+19159,"ram_extra_id_MPORT_data", false,-1);
    tracep->declBit(c+20054,"ram_extra_id_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_extra_id_MPORT_mask", false,-1);
    tracep->declBit(c+19306,"ram_extra_id_MPORT_en", false,-1);
    tracep->declBit(c+9902,"maybe_full", false,-1);
    tracep->declBit(c+9900,"empty", false,-1);
    tracep->declBit(c+19306,"do_enq", false,-1);
    tracep->declBit(c+10657,"do_deq", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("QueueCompatibility_4 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+9738,"io_enq_ready", false,-1);
    tracep->declBit(c+19237,"io_enq_valid", false,-1);
    tracep->declBus(c+19157,"io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19158,"io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19159,"io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+9739,"io_deq_ready", false,-1);
    tracep->declBit(c+9740,"io_deq_valid", false,-1);
    tracep->declBus(c+9741,"io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+9742,"io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+9743,"io_deq_bits_extra_id", false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+10658+i*1,"ram_tl_state_size", true,(i+0), 3,0);
    }
    tracep->declBus(c+9741,"ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+10675,"ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+19157,"ram_tl_state_size_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+10676,"ram_tl_state_size_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+20056,"ram_tl_state_size_MPORT_mask", false,-1);
    tracep->declBit(c+19307,"ram_tl_state_size_MPORT_en", false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+10677+i*1,"ram_tl_state_source", true,(i+0), 6,0);
    }
    tracep->declBus(c+9742,"ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
    tracep->declBus(c+10675,"ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+19158,"ram_tl_state_source_MPORT_data", false,-1, 6,0);
    tracep->declBus(c+10676,"ram_tl_state_source_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+20056,"ram_tl_state_source_MPORT_mask", false,-1);
    tracep->declBit(c+19307,"ram_tl_state_source_MPORT_en", false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBit(c+10694+i*1,"ram_extra_id", true,(i+0));
    }
    tracep->declBit(c+9743,"ram_extra_id_io_deq_bits_MPORT_data", false,-1);
    tracep->declBus(c+10675,"ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+19159,"ram_extra_id_MPORT_data", false,-1);
    tracep->declBus(c+10676,"ram_extra_id_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+20056,"ram_extra_id_MPORT_mask", false,-1);
    tracep->declBit(c+19307,"ram_extra_id_MPORT_en", false,-1);
    tracep->declBus(c+10676,"enq_ptr_value", false,-1, 4,0);
    tracep->declBus(c+10675,"deq_ptr_value", false,-1, 4,0);
    tracep->declBit(c+10711,"maybe_full", false,-1);
    tracep->declBit(c+10712,"ptr_match", false,-1);
    tracep->declBit(c+10713,"empty", false,-1);
    tracep->declBit(c+10714,"full", false,-1);
    tracep->declBit(c+19307,"do_enq", false,-1);
    tracep->declBit(c+10715,"do_deq", false,-1);
    tracep->declBit(c+10716,"wrap", false,-1);
    tracep->declBit(c+10717,"wrap_1", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("QueueCompatibility_5 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+9744,"io_enq_ready", false,-1);
    tracep->declBit(c+19238,"io_enq_valid", false,-1);
    tracep->declBus(c+19157,"io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19158,"io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19159,"io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+9745,"io_deq_ready", false,-1);
    tracep->declBit(c+9746,"io_deq_valid", false,-1);
    tracep->declBus(c+9747,"io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+9748,"io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+9749,"io_deq_bits_extra_id", false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+10718+i*1,"ram_tl_state_size", true,(i+0), 3,0);
    }
    tracep->declBus(c+9747,"ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+10735,"ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+19157,"ram_tl_state_size_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+10736,"ram_tl_state_size_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+20056,"ram_tl_state_size_MPORT_mask", false,-1);
    tracep->declBit(c+19308,"ram_tl_state_size_MPORT_en", false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+10737+i*1,"ram_tl_state_source", true,(i+0), 6,0);
    }
    tracep->declBus(c+9748,"ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
    tracep->declBus(c+10735,"ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+19158,"ram_tl_state_source_MPORT_data", false,-1, 6,0);
    tracep->declBus(c+10736,"ram_tl_state_source_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+20056,"ram_tl_state_source_MPORT_mask", false,-1);
    tracep->declBit(c+19308,"ram_tl_state_source_MPORT_en", false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBit(c+10754+i*1,"ram_extra_id", true,(i+0));
    }
    tracep->declBit(c+9749,"ram_extra_id_io_deq_bits_MPORT_data", false,-1);
    tracep->declBus(c+10735,"ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+19159,"ram_extra_id_MPORT_data", false,-1);
    tracep->declBus(c+10736,"ram_extra_id_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+20056,"ram_extra_id_MPORT_mask", false,-1);
    tracep->declBit(c+19308,"ram_extra_id_MPORT_en", false,-1);
    tracep->declBus(c+10736,"enq_ptr_value", false,-1, 4,0);
    tracep->declBus(c+10735,"deq_ptr_value", false,-1, 4,0);
    tracep->declBit(c+10771,"maybe_full", false,-1);
    tracep->declBit(c+10772,"ptr_match", false,-1);
    tracep->declBit(c+10773,"empty", false,-1);
    tracep->declBit(c+10774,"full", false,-1);
    tracep->declBit(c+19308,"do_enq", false,-1);
    tracep->declBit(c+10775,"do_deq", false,-1);
    tracep->declBit(c+10776,"wrap", false,-1);
    tracep->declBit(c+10777,"wrap_1", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("QueueCompatibility_6 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+9750,"io_enq_ready", false,-1);
    tracep->declBit(c+19239,"io_enq_valid", false,-1);
    tracep->declBus(c+19157,"io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19158,"io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19159,"io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+9751,"io_deq_ready", false,-1);
    tracep->declBit(c+9752,"io_deq_valid", false,-1);
    tracep->declBus(c+9753,"io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+9754,"io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+9755,"io_deq_bits_extra_id", false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+10778+i*1,"ram_tl_state_size", true,(i+0), 3,0);
    }
    tracep->declBus(c+9753,"ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+10795,"ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+19157,"ram_tl_state_size_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+10796,"ram_tl_state_size_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+20056,"ram_tl_state_size_MPORT_mask", false,-1);
    tracep->declBit(c+19309,"ram_tl_state_size_MPORT_en", false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+10797+i*1,"ram_tl_state_source", true,(i+0), 6,0);
    }
    tracep->declBus(c+9754,"ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
    tracep->declBus(c+10795,"ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+19158,"ram_tl_state_source_MPORT_data", false,-1, 6,0);
    tracep->declBus(c+10796,"ram_tl_state_source_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+20056,"ram_tl_state_source_MPORT_mask", false,-1);
    tracep->declBit(c+19309,"ram_tl_state_source_MPORT_en", false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBit(c+10814+i*1,"ram_extra_id", true,(i+0));
    }
    tracep->declBit(c+9755,"ram_extra_id_io_deq_bits_MPORT_data", false,-1);
    tracep->declBus(c+10795,"ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+19159,"ram_extra_id_MPORT_data", false,-1);
    tracep->declBus(c+10796,"ram_extra_id_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+20056,"ram_extra_id_MPORT_mask", false,-1);
    tracep->declBit(c+19309,"ram_extra_id_MPORT_en", false,-1);
    tracep->declBus(c+10796,"enq_ptr_value", false,-1, 4,0);
    tracep->declBus(c+10795,"deq_ptr_value", false,-1, 4,0);
    tracep->declBit(c+10831,"maybe_full", false,-1);
    tracep->declBit(c+10832,"ptr_match", false,-1);
    tracep->declBit(c+10833,"empty", false,-1);
    tracep->declBit(c+10834,"full", false,-1);
    tracep->declBit(c+19309,"do_enq", false,-1);
    tracep->declBit(c+10835,"do_deq", false,-1);
    tracep->declBit(c+10836,"wrap", false,-1);
    tracep->declBit(c+10837,"wrap_1", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("QueueCompatibility_7 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+9756,"io_enq_ready", false,-1);
    tracep->declBit(c+19240,"io_enq_valid", false,-1);
    tracep->declBus(c+19157,"io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19158,"io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19159,"io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+9757,"io_deq_ready", false,-1);
    tracep->declBit(c+9758,"io_deq_valid", false,-1);
    tracep->declBus(c+9759,"io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+9760,"io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+9761,"io_deq_bits_extra_id", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+10838+i*1,"ram_tl_state_size", true,(i+0), 3,0);
    }
    tracep->declBus(c+9759,"ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+20054,"ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+19157,"ram_tl_state_size_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+20054,"ram_tl_state_size_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_tl_state_size_MPORT_mask", false,-1);
    tracep->declBit(c+19310,"ram_tl_state_size_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+10839+i*1,"ram_tl_state_source", true,(i+0), 6,0);
    }
    tracep->declBus(c+9760,"ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
    tracep->declBit(c+20054,"ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+19158,"ram_tl_state_source_MPORT_data", false,-1, 6,0);
    tracep->declBit(c+20054,"ram_tl_state_source_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_tl_state_source_MPORT_mask", false,-1);
    tracep->declBit(c+19310,"ram_tl_state_source_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+10840+i*1,"ram_extra_id", true,(i+0));
    }
    tracep->declBit(c+9761,"ram_extra_id_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+20054,"ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+19159,"ram_extra_id_MPORT_data", false,-1);
    tracep->declBit(c+20054,"ram_extra_id_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_extra_id_MPORT_mask", false,-1);
    tracep->declBit(c+19310,"ram_extra_id_MPORT_en", false,-1);
    tracep->declBit(c+9758,"maybe_full", false,-1);
    tracep->declBit(c+9756,"empty", false,-1);
    tracep->declBit(c+19310,"do_enq", false,-1);
    tracep->declBit(c+10841,"do_deq", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("QueueCompatibility_8 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+9762,"io_enq_ready", false,-1);
    tracep->declBit(c+19241,"io_enq_valid", false,-1);
    tracep->declBus(c+19157,"io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19158,"io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19159,"io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+9763,"io_deq_ready", false,-1);
    tracep->declBit(c+9764,"io_deq_valid", false,-1);
    tracep->declBus(c+9765,"io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+9766,"io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+9767,"io_deq_bits_extra_id", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+10842+i*1,"ram_tl_state_size", true,(i+0), 3,0);
    }
    tracep->declBus(c+9765,"ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+20054,"ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+19157,"ram_tl_state_size_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+20054,"ram_tl_state_size_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_tl_state_size_MPORT_mask", false,-1);
    tracep->declBit(c+19311,"ram_tl_state_size_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+10843+i*1,"ram_tl_state_source", true,(i+0), 6,0);
    }
    tracep->declBus(c+9766,"ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
    tracep->declBit(c+20054,"ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+19158,"ram_tl_state_source_MPORT_data", false,-1, 6,0);
    tracep->declBit(c+20054,"ram_tl_state_source_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_tl_state_source_MPORT_mask", false,-1);
    tracep->declBit(c+19311,"ram_tl_state_source_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+10844+i*1,"ram_extra_id", true,(i+0));
    }
    tracep->declBit(c+9767,"ram_extra_id_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+20054,"ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+19159,"ram_extra_id_MPORT_data", false,-1);
    tracep->declBit(c+20054,"ram_extra_id_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_extra_id_MPORT_mask", false,-1);
    tracep->declBit(c+19311,"ram_extra_id_MPORT_en", false,-1);
    tracep->declBit(c+9764,"maybe_full", false,-1);
    tracep->declBit(c+9762,"empty", false,-1);
    tracep->declBit(c+19311,"do_enq", false,-1);
    tracep->declBit(c+10845,"do_deq", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("QueueCompatibility_9 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+9768,"io_enq_ready", false,-1);
    tracep->declBit(c+19242,"io_enq_valid", false,-1);
    tracep->declBus(c+19157,"io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19158,"io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19159,"io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+9769,"io_deq_ready", false,-1);
    tracep->declBit(c+9770,"io_deq_valid", false,-1);
    tracep->declBus(c+9771,"io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+9772,"io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+9773,"io_deq_bits_extra_id", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+10846+i*1,"ram_tl_state_size", true,(i+0), 3,0);
    }
    tracep->declBus(c+9771,"ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+20054,"ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+19157,"ram_tl_state_size_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+20054,"ram_tl_state_size_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_tl_state_size_MPORT_mask", false,-1);
    tracep->declBit(c+19312,"ram_tl_state_size_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+10847+i*1,"ram_tl_state_source", true,(i+0), 6,0);
    }
    tracep->declBus(c+9772,"ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
    tracep->declBit(c+20054,"ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+19158,"ram_tl_state_source_MPORT_data", false,-1, 6,0);
    tracep->declBit(c+20054,"ram_tl_state_source_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_tl_state_source_MPORT_mask", false,-1);
    tracep->declBit(c+19312,"ram_tl_state_source_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+10848+i*1,"ram_extra_id", true,(i+0));
    }
    tracep->declBit(c+9773,"ram_extra_id_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+20054,"ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+19159,"ram_extra_id_MPORT_data", false,-1);
    tracep->declBit(c+20054,"ram_extra_id_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_extra_id_MPORT_mask", false,-1);
    tracep->declBit(c+19312,"ram_extra_id_MPORT_en", false,-1);
    tracep->declBit(c+9770,"maybe_full", false,-1);
    tracep->declBit(c+9768,"empty", false,-1);
    tracep->declBit(c+19312,"do_enq", false,-1);
    tracep->declBit(c+10849,"do_deq", false,-1);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("axi4yank_1 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+17027,"auto_in_awready", false,-1);
    tracep->declBit(c+19164,"auto_in_awvalid", false,-1);
    tracep->declBus(c+19165,"auto_in_awid", false,-1, 3,0);
    tracep->declBus(c+19166,"auto_in_awecho_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19167,"auto_in_awecho_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19168,"auto_in_awecho_extra_id", false,-1);
    tracep->declBit(c+7307,"auto_in_wready", false,-1);
    tracep->declBit(c+17023,"auto_in_wvalid", false,-1);
    tracep->declQuad(c+17024,"auto_in_wdata", false,-1, 63,0);
    tracep->declBus(c+17026,"auto_in_wstrb", false,-1, 7,0);
    tracep->declBit(c+7308,"auto_in_bready", false,-1);
    tracep->declBit(c+7309,"auto_in_bvalid", false,-1);
    tracep->declBus(c+7310,"auto_in_bid", false,-1, 3,0);
    tracep->declBus(c+7311,"auto_in_bresp", false,-1, 1,0);
    tracep->declBus(c+7320,"auto_in_becho_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+7321,"auto_in_becho_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+7322,"auto_in_becho_extra_id", false,-1);
    tracep->declBit(c+17028,"auto_in_arready", false,-1);
    tracep->declBit(c+19169,"auto_in_arvalid", false,-1);
    tracep->declBus(c+19165,"auto_in_arid", false,-1, 3,0);
    tracep->declBus(c+19166,"auto_in_arecho_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19167,"auto_in_arecho_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19168,"auto_in_arecho_extra_id", false,-1);
    tracep->declBit(c+7313,"auto_in_rready", false,-1);
    tracep->declBit(c+7314,"auto_in_rvalid", false,-1);
    tracep->declBus(c+7315,"auto_in_rid", false,-1, 3,0);
    tracep->declQuad(c+7316,"auto_in_rdata", false,-1, 63,0);
    tracep->declBus(c+7318,"auto_in_rresp", false,-1, 1,0);
    tracep->declBus(c+7323,"auto_in_recho_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+7324,"auto_in_recho_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+7325,"auto_in_recho_extra_id", false,-1);
    tracep->declBit(c+7319,"auto_in_rlast", false,-1);
    tracep->declBit(c+7306,"auto_out_awready", false,-1);
    tracep->declBit(c+19162,"auto_out_awvalid", false,-1);
    tracep->declBit(c+7307,"auto_out_wready", false,-1);
    tracep->declBit(c+17023,"auto_out_wvalid", false,-1);
    tracep->declQuad(c+17024,"auto_out_wdata", false,-1, 63,0);
    tracep->declBus(c+17026,"auto_out_wstrb", false,-1, 7,0);
    tracep->declBit(c+7308,"auto_out_bready", false,-1);
    tracep->declBit(c+7309,"auto_out_bvalid", false,-1);
    tracep->declBus(c+7310,"auto_out_bid", false,-1, 3,0);
    tracep->declBus(c+7311,"auto_out_bresp", false,-1, 1,0);
    tracep->declBit(c+7312,"auto_out_arready", false,-1);
    tracep->declBit(c+19163,"auto_out_arvalid", false,-1);
    tracep->declBit(c+7313,"auto_out_rready", false,-1);
    tracep->declBit(c+7314,"auto_out_rvalid", false,-1);
    tracep->declBus(c+7315,"auto_out_rid", false,-1, 3,0);
    tracep->declQuad(c+7316,"auto_out_rdata", false,-1, 63,0);
    tracep->declBus(c+7318,"auto_out_rresp", false,-1, 1,0);
    tracep->declBit(c+7319,"auto_out_rlast", false,-1);
    tracep->declBit(c+20019,"QueueCompatibility_clock", false,-1);
    tracep->declBit(c+20020,"QueueCompatibility_reset", false,-1);
    tracep->declBit(c+10850,"QueueCompatibility_io_enq_ready", false,-1);
    tracep->declBit(c+19313,"QueueCompatibility_io_enq_valid", false,-1);
    tracep->declBus(c+19166,"QueueCompatibility_io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19167,"QueueCompatibility_io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19168,"QueueCompatibility_io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+10851,"QueueCompatibility_io_deq_ready", false,-1);
    tracep->declBit(c+10852,"QueueCompatibility_io_deq_valid", false,-1);
    tracep->declBus(c+10853,"QueueCompatibility_io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+10854,"QueueCompatibility_io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+10855,"QueueCompatibility_io_deq_bits_extra_id", false,-1);
    tracep->declBit(c+20019,"QueueCompatibility_1_clock", false,-1);
    tracep->declBit(c+20020,"QueueCompatibility_1_reset", false,-1);
    tracep->declBit(c+10856,"QueueCompatibility_1_io_enq_ready", false,-1);
    tracep->declBit(c+19314,"QueueCompatibility_1_io_enq_valid", false,-1);
    tracep->declBus(c+19166,"QueueCompatibility_1_io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19167,"QueueCompatibility_1_io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19168,"QueueCompatibility_1_io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+10857,"QueueCompatibility_1_io_deq_ready", false,-1);
    tracep->declBit(c+10858,"QueueCompatibility_1_io_deq_valid", false,-1);
    tracep->declBus(c+10859,"QueueCompatibility_1_io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+10860,"QueueCompatibility_1_io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+10861,"QueueCompatibility_1_io_deq_bits_extra_id", false,-1);
    tracep->declBit(c+20019,"QueueCompatibility_2_clock", false,-1);
    tracep->declBit(c+20020,"QueueCompatibility_2_reset", false,-1);
    tracep->declBit(c+10862,"QueueCompatibility_2_io_enq_ready", false,-1);
    tracep->declBit(c+19315,"QueueCompatibility_2_io_enq_valid", false,-1);
    tracep->declBus(c+19166,"QueueCompatibility_2_io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19167,"QueueCompatibility_2_io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19168,"QueueCompatibility_2_io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+10863,"QueueCompatibility_2_io_deq_ready", false,-1);
    tracep->declBit(c+10864,"QueueCompatibility_2_io_deq_valid", false,-1);
    tracep->declBus(c+10865,"QueueCompatibility_2_io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+10866,"QueueCompatibility_2_io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+10867,"QueueCompatibility_2_io_deq_bits_extra_id", false,-1);
    tracep->declBit(c+20019,"QueueCompatibility_3_clock", false,-1);
    tracep->declBit(c+20020,"QueueCompatibility_3_reset", false,-1);
    tracep->declBit(c+10868,"QueueCompatibility_3_io_enq_ready", false,-1);
    tracep->declBit(c+19316,"QueueCompatibility_3_io_enq_valid", false,-1);
    tracep->declBus(c+19166,"QueueCompatibility_3_io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19167,"QueueCompatibility_3_io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19168,"QueueCompatibility_3_io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+10869,"QueueCompatibility_3_io_deq_ready", false,-1);
    tracep->declBit(c+10870,"QueueCompatibility_3_io_deq_valid", false,-1);
    tracep->declBus(c+10871,"QueueCompatibility_3_io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+10872,"QueueCompatibility_3_io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+10873,"QueueCompatibility_3_io_deq_bits_extra_id", false,-1);
    tracep->declBit(c+20019,"QueueCompatibility_4_clock", false,-1);
    tracep->declBit(c+20020,"QueueCompatibility_4_reset", false,-1);
    tracep->declBit(c+10874,"QueueCompatibility_4_io_enq_ready", false,-1);
    tracep->declBit(c+19317,"QueueCompatibility_4_io_enq_valid", false,-1);
    tracep->declBus(c+19166,"QueueCompatibility_4_io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19167,"QueueCompatibility_4_io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19168,"QueueCompatibility_4_io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+10875,"QueueCompatibility_4_io_deq_ready", false,-1);
    tracep->declBit(c+10876,"QueueCompatibility_4_io_deq_valid", false,-1);
    tracep->declBus(c+10877,"QueueCompatibility_4_io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+10878,"QueueCompatibility_4_io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+10879,"QueueCompatibility_4_io_deq_bits_extra_id", false,-1);
    tracep->declBit(c+20019,"QueueCompatibility_5_clock", false,-1);
    tracep->declBit(c+20020,"QueueCompatibility_5_reset", false,-1);
    tracep->declBit(c+10880,"QueueCompatibility_5_io_enq_ready", false,-1);
    tracep->declBit(c+19318,"QueueCompatibility_5_io_enq_valid", false,-1);
    tracep->declBus(c+19166,"QueueCompatibility_5_io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19167,"QueueCompatibility_5_io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19168,"QueueCompatibility_5_io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+10881,"QueueCompatibility_5_io_deq_ready", false,-1);
    tracep->declBit(c+10882,"QueueCompatibility_5_io_deq_valid", false,-1);
    tracep->declBus(c+10883,"QueueCompatibility_5_io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+10884,"QueueCompatibility_5_io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+10885,"QueueCompatibility_5_io_deq_bits_extra_id", false,-1);
    tracep->declBit(c+20019,"QueueCompatibility_6_clock", false,-1);
    tracep->declBit(c+20020,"QueueCompatibility_6_reset", false,-1);
    tracep->declBit(c+10886,"QueueCompatibility_6_io_enq_ready", false,-1);
    tracep->declBit(c+19319,"QueueCompatibility_6_io_enq_valid", false,-1);
    tracep->declBus(c+19166,"QueueCompatibility_6_io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19167,"QueueCompatibility_6_io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19168,"QueueCompatibility_6_io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+10887,"QueueCompatibility_6_io_deq_ready", false,-1);
    tracep->declBit(c+10888,"QueueCompatibility_6_io_deq_valid", false,-1);
    tracep->declBus(c+10889,"QueueCompatibility_6_io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+10890,"QueueCompatibility_6_io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+10891,"QueueCompatibility_6_io_deq_bits_extra_id", false,-1);
    tracep->declBit(c+20019,"QueueCompatibility_7_clock", false,-1);
    tracep->declBit(c+20020,"QueueCompatibility_7_reset", false,-1);
    tracep->declBit(c+10892,"QueueCompatibility_7_io_enq_ready", false,-1);
    tracep->declBit(c+19320,"QueueCompatibility_7_io_enq_valid", false,-1);
    tracep->declBus(c+19166,"QueueCompatibility_7_io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19167,"QueueCompatibility_7_io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19168,"QueueCompatibility_7_io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+10893,"QueueCompatibility_7_io_deq_ready", false,-1);
    tracep->declBit(c+10894,"QueueCompatibility_7_io_deq_valid", false,-1);
    tracep->declBus(c+10895,"QueueCompatibility_7_io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+10896,"QueueCompatibility_7_io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+10897,"QueueCompatibility_7_io_deq_bits_extra_id", false,-1);
    tracep->declBit(c+20019,"QueueCompatibility_8_clock", false,-1);
    tracep->declBit(c+20020,"QueueCompatibility_8_reset", false,-1);
    tracep->declBit(c+10898,"QueueCompatibility_8_io_enq_ready", false,-1);
    tracep->declBit(c+19321,"QueueCompatibility_8_io_enq_valid", false,-1);
    tracep->declBus(c+19166,"QueueCompatibility_8_io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19167,"QueueCompatibility_8_io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19168,"QueueCompatibility_8_io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+10899,"QueueCompatibility_8_io_deq_ready", false,-1);
    tracep->declBit(c+10900,"QueueCompatibility_8_io_deq_valid", false,-1);
    tracep->declBus(c+10901,"QueueCompatibility_8_io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+10902,"QueueCompatibility_8_io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+10903,"QueueCompatibility_8_io_deq_bits_extra_id", false,-1);
    tracep->declBit(c+20019,"QueueCompatibility_9_clock", false,-1);
    tracep->declBit(c+20020,"QueueCompatibility_9_reset", false,-1);
    tracep->declBit(c+10904,"QueueCompatibility_9_io_enq_ready", false,-1);
    tracep->declBit(c+19322,"QueueCompatibility_9_io_enq_valid", false,-1);
    tracep->declBus(c+19166,"QueueCompatibility_9_io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19167,"QueueCompatibility_9_io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19168,"QueueCompatibility_9_io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+10905,"QueueCompatibility_9_io_deq_ready", false,-1);
    tracep->declBit(c+10906,"QueueCompatibility_9_io_deq_valid", false,-1);
    tracep->declBus(c+10907,"QueueCompatibility_9_io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+10908,"QueueCompatibility_9_io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+10909,"QueueCompatibility_9_io_deq_bits_extra_id", false,-1);
    tracep->declBit(c+20019,"QueueCompatibility_10_clock", false,-1);
    tracep->declBit(c+20020,"QueueCompatibility_10_reset", false,-1);
    tracep->declBit(c+10910,"QueueCompatibility_10_io_enq_ready", false,-1);
    tracep->declBit(c+19323,"QueueCompatibility_10_io_enq_valid", false,-1);
    tracep->declBus(c+19166,"QueueCompatibility_10_io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19167,"QueueCompatibility_10_io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19168,"QueueCompatibility_10_io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+10911,"QueueCompatibility_10_io_deq_ready", false,-1);
    tracep->declBit(c+10912,"QueueCompatibility_10_io_deq_valid", false,-1);
    tracep->declBus(c+10913,"QueueCompatibility_10_io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+10914,"QueueCompatibility_10_io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+10915,"QueueCompatibility_10_io_deq_bits_extra_id", false,-1);
    tracep->declBit(c+20019,"QueueCompatibility_11_clock", false,-1);
    tracep->declBit(c+20020,"QueueCompatibility_11_reset", false,-1);
    tracep->declBit(c+10916,"QueueCompatibility_11_io_enq_ready", false,-1);
    tracep->declBit(c+19324,"QueueCompatibility_11_io_enq_valid", false,-1);
    tracep->declBus(c+19166,"QueueCompatibility_11_io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19167,"QueueCompatibility_11_io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19168,"QueueCompatibility_11_io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+10917,"QueueCompatibility_11_io_deq_ready", false,-1);
    tracep->declBit(c+10918,"QueueCompatibility_11_io_deq_valid", false,-1);
    tracep->declBus(c+10919,"QueueCompatibility_11_io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+10920,"QueueCompatibility_11_io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+10921,"QueueCompatibility_11_io_deq_bits_extra_id", false,-1);
    tracep->declBit(c+20019,"QueueCompatibility_12_clock", false,-1);
    tracep->declBit(c+20020,"QueueCompatibility_12_reset", false,-1);
    tracep->declBit(c+10922,"QueueCompatibility_12_io_enq_ready", false,-1);
    tracep->declBit(c+19325,"QueueCompatibility_12_io_enq_valid", false,-1);
    tracep->declBus(c+19166,"QueueCompatibility_12_io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19167,"QueueCompatibility_12_io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19168,"QueueCompatibility_12_io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+10923,"QueueCompatibility_12_io_deq_ready", false,-1);
    tracep->declBit(c+10924,"QueueCompatibility_12_io_deq_valid", false,-1);
    tracep->declBus(c+10925,"QueueCompatibility_12_io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+10926,"QueueCompatibility_12_io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+10927,"QueueCompatibility_12_io_deq_bits_extra_id", false,-1);
    tracep->declBit(c+20019,"QueueCompatibility_13_clock", false,-1);
    tracep->declBit(c+20020,"QueueCompatibility_13_reset", false,-1);
    tracep->declBit(c+10928,"QueueCompatibility_13_io_enq_ready", false,-1);
    tracep->declBit(c+19326,"QueueCompatibility_13_io_enq_valid", false,-1);
    tracep->declBus(c+19166,"QueueCompatibility_13_io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19167,"QueueCompatibility_13_io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19168,"QueueCompatibility_13_io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+10929,"QueueCompatibility_13_io_deq_ready", false,-1);
    tracep->declBit(c+10930,"QueueCompatibility_13_io_deq_valid", false,-1);
    tracep->declBus(c+10931,"QueueCompatibility_13_io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+10932,"QueueCompatibility_13_io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+10933,"QueueCompatibility_13_io_deq_bits_extra_id", false,-1);
    tracep->declBit(c+20019,"QueueCompatibility_14_clock", false,-1);
    tracep->declBit(c+20020,"QueueCompatibility_14_reset", false,-1);
    tracep->declBit(c+10934,"QueueCompatibility_14_io_enq_ready", false,-1);
    tracep->declBit(c+19327,"QueueCompatibility_14_io_enq_valid", false,-1);
    tracep->declBus(c+19166,"QueueCompatibility_14_io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19167,"QueueCompatibility_14_io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19168,"QueueCompatibility_14_io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+10935,"QueueCompatibility_14_io_deq_ready", false,-1);
    tracep->declBit(c+10936,"QueueCompatibility_14_io_deq_valid", false,-1);
    tracep->declBus(c+10937,"QueueCompatibility_14_io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+10938,"QueueCompatibility_14_io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+10939,"QueueCompatibility_14_io_deq_bits_extra_id", false,-1);
    tracep->declBit(c+20019,"QueueCompatibility_15_clock", false,-1);
    tracep->declBit(c+20020,"QueueCompatibility_15_reset", false,-1);
    tracep->declBit(c+10940,"QueueCompatibility_15_io_enq_ready", false,-1);
    tracep->declBit(c+19328,"QueueCompatibility_15_io_enq_valid", false,-1);
    tracep->declBus(c+19166,"QueueCompatibility_15_io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19167,"QueueCompatibility_15_io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19168,"QueueCompatibility_15_io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+10941,"QueueCompatibility_15_io_deq_ready", false,-1);
    tracep->declBit(c+10942,"QueueCompatibility_15_io_deq_valid", false,-1);
    tracep->declBus(c+10943,"QueueCompatibility_15_io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+10944,"QueueCompatibility_15_io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+10945,"QueueCompatibility_15_io_deq_bits_extra_id", false,-1);
    tracep->declBit(c+20019,"QueueCompatibility_16_clock", false,-1);
    tracep->declBit(c+20020,"QueueCompatibility_16_reset", false,-1);
    tracep->declBit(c+10946,"QueueCompatibility_16_io_enq_ready", false,-1);
    tracep->declBit(c+19329,"QueueCompatibility_16_io_enq_valid", false,-1);
    tracep->declBus(c+19166,"QueueCompatibility_16_io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19167,"QueueCompatibility_16_io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19168,"QueueCompatibility_16_io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+10947,"QueueCompatibility_16_io_deq_ready", false,-1);
    tracep->declBit(c+10948,"QueueCompatibility_16_io_deq_valid", false,-1);
    tracep->declBus(c+10949,"QueueCompatibility_16_io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+10950,"QueueCompatibility_16_io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+10951,"QueueCompatibility_16_io_deq_bits_extra_id", false,-1);
    tracep->declBit(c+20019,"QueueCompatibility_17_clock", false,-1);
    tracep->declBit(c+20020,"QueueCompatibility_17_reset", false,-1);
    tracep->declBit(c+10952,"QueueCompatibility_17_io_enq_ready", false,-1);
    tracep->declBit(c+19330,"QueueCompatibility_17_io_enq_valid", false,-1);
    tracep->declBus(c+19166,"QueueCompatibility_17_io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19167,"QueueCompatibility_17_io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19168,"QueueCompatibility_17_io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+10953,"QueueCompatibility_17_io_deq_ready", false,-1);
    tracep->declBit(c+10954,"QueueCompatibility_17_io_deq_valid", false,-1);
    tracep->declBus(c+10955,"QueueCompatibility_17_io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+10956,"QueueCompatibility_17_io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+10957,"QueueCompatibility_17_io_deq_bits_extra_id", false,-1);
    tracep->declBit(c+20019,"QueueCompatibility_18_clock", false,-1);
    tracep->declBit(c+20020,"QueueCompatibility_18_reset", false,-1);
    tracep->declBit(c+10958,"QueueCompatibility_18_io_enq_ready", false,-1);
    tracep->declBit(c+19331,"QueueCompatibility_18_io_enq_valid", false,-1);
    tracep->declBus(c+19166,"QueueCompatibility_18_io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19167,"QueueCompatibility_18_io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19168,"QueueCompatibility_18_io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+10959,"QueueCompatibility_18_io_deq_ready", false,-1);
    tracep->declBit(c+10960,"QueueCompatibility_18_io_deq_valid", false,-1);
    tracep->declBus(c+10961,"QueueCompatibility_18_io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+10962,"QueueCompatibility_18_io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+10963,"QueueCompatibility_18_io_deq_bits_extra_id", false,-1);
    tracep->declBit(c+20019,"QueueCompatibility_19_clock", false,-1);
    tracep->declBit(c+20020,"QueueCompatibility_19_reset", false,-1);
    tracep->declBit(c+10964,"QueueCompatibility_19_io_enq_ready", false,-1);
    tracep->declBit(c+19332,"QueueCompatibility_19_io_enq_valid", false,-1);
    tracep->declBus(c+19166,"QueueCompatibility_19_io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19167,"QueueCompatibility_19_io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19168,"QueueCompatibility_19_io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+10965,"QueueCompatibility_19_io_deq_ready", false,-1);
    tracep->declBit(c+10966,"QueueCompatibility_19_io_deq_valid", false,-1);
    tracep->declBus(c+10967,"QueueCompatibility_19_io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+10968,"QueueCompatibility_19_io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+10969,"QueueCompatibility_19_io_deq_bits_extra_id", false,-1);
    tracep->declBit(c+20019,"QueueCompatibility_20_clock", false,-1);
    tracep->declBit(c+20020,"QueueCompatibility_20_reset", false,-1);
    tracep->declBit(c+10970,"QueueCompatibility_20_io_enq_ready", false,-1);
    tracep->declBit(c+19333,"QueueCompatibility_20_io_enq_valid", false,-1);
    tracep->declBus(c+19166,"QueueCompatibility_20_io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19167,"QueueCompatibility_20_io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19168,"QueueCompatibility_20_io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+10971,"QueueCompatibility_20_io_deq_ready", false,-1);
    tracep->declBit(c+10972,"QueueCompatibility_20_io_deq_valid", false,-1);
    tracep->declBus(c+10973,"QueueCompatibility_20_io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+10974,"QueueCompatibility_20_io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+10975,"QueueCompatibility_20_io_deq_bits_extra_id", false,-1);
    tracep->declBit(c+20019,"QueueCompatibility_21_clock", false,-1);
    tracep->declBit(c+20020,"QueueCompatibility_21_reset", false,-1);
    tracep->declBit(c+10976,"QueueCompatibility_21_io_enq_ready", false,-1);
    tracep->declBit(c+19334,"QueueCompatibility_21_io_enq_valid", false,-1);
    tracep->declBus(c+19166,"QueueCompatibility_21_io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19167,"QueueCompatibility_21_io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19168,"QueueCompatibility_21_io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+10977,"QueueCompatibility_21_io_deq_ready", false,-1);
    tracep->declBit(c+10978,"QueueCompatibility_21_io_deq_valid", false,-1);
    tracep->declBus(c+10979,"QueueCompatibility_21_io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+10980,"QueueCompatibility_21_io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+10981,"QueueCompatibility_21_io_deq_bits_extra_id", false,-1);
    tracep->declBit(c+20019,"QueueCompatibility_22_clock", false,-1);
    tracep->declBit(c+20020,"QueueCompatibility_22_reset", false,-1);
    tracep->declBit(c+10982,"QueueCompatibility_22_io_enq_ready", false,-1);
    tracep->declBit(c+19335,"QueueCompatibility_22_io_enq_valid", false,-1);
    tracep->declBus(c+19166,"QueueCompatibility_22_io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19167,"QueueCompatibility_22_io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19168,"QueueCompatibility_22_io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+10983,"QueueCompatibility_22_io_deq_ready", false,-1);
    tracep->declBit(c+10984,"QueueCompatibility_22_io_deq_valid", false,-1);
    tracep->declBus(c+10985,"QueueCompatibility_22_io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+10986,"QueueCompatibility_22_io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+10987,"QueueCompatibility_22_io_deq_bits_extra_id", false,-1);
    tracep->declBit(c+20019,"QueueCompatibility_23_clock", false,-1);
    tracep->declBit(c+20020,"QueueCompatibility_23_reset", false,-1);
    tracep->declBit(c+10988,"QueueCompatibility_23_io_enq_ready", false,-1);
    tracep->declBit(c+19336,"QueueCompatibility_23_io_enq_valid", false,-1);
    tracep->declBus(c+19166,"QueueCompatibility_23_io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19167,"QueueCompatibility_23_io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19168,"QueueCompatibility_23_io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+10989,"QueueCompatibility_23_io_deq_ready", false,-1);
    tracep->declBit(c+10990,"QueueCompatibility_23_io_deq_valid", false,-1);
    tracep->declBus(c+10991,"QueueCompatibility_23_io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+10992,"QueueCompatibility_23_io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+10993,"QueueCompatibility_23_io_deq_bits_extra_id", false,-1);
    tracep->declBit(c+20019,"QueueCompatibility_24_clock", false,-1);
    tracep->declBit(c+20020,"QueueCompatibility_24_reset", false,-1);
    tracep->declBit(c+10994,"QueueCompatibility_24_io_enq_ready", false,-1);
    tracep->declBit(c+19337,"QueueCompatibility_24_io_enq_valid", false,-1);
    tracep->declBus(c+19166,"QueueCompatibility_24_io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19167,"QueueCompatibility_24_io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19168,"QueueCompatibility_24_io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+10995,"QueueCompatibility_24_io_deq_ready", false,-1);
    tracep->declBit(c+10996,"QueueCompatibility_24_io_deq_valid", false,-1);
    tracep->declBus(c+10997,"QueueCompatibility_24_io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+10998,"QueueCompatibility_24_io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+10999,"QueueCompatibility_24_io_deq_bits_extra_id", false,-1);
    tracep->declBit(c+20019,"QueueCompatibility_25_clock", false,-1);
    tracep->declBit(c+20020,"QueueCompatibility_25_reset", false,-1);
    tracep->declBit(c+11000,"QueueCompatibility_25_io_enq_ready", false,-1);
    tracep->declBit(c+19338,"QueueCompatibility_25_io_enq_valid", false,-1);
    tracep->declBus(c+19166,"QueueCompatibility_25_io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19167,"QueueCompatibility_25_io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19168,"QueueCompatibility_25_io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+11001,"QueueCompatibility_25_io_deq_ready", false,-1);
    tracep->declBit(c+11002,"QueueCompatibility_25_io_deq_valid", false,-1);
    tracep->declBus(c+11003,"QueueCompatibility_25_io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+11004,"QueueCompatibility_25_io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+11005,"QueueCompatibility_25_io_deq_bits_extra_id", false,-1);
    tracep->declBit(c+20019,"QueueCompatibility_26_clock", false,-1);
    tracep->declBit(c+20020,"QueueCompatibility_26_reset", false,-1);
    tracep->declBit(c+11006,"QueueCompatibility_26_io_enq_ready", false,-1);
    tracep->declBit(c+19339,"QueueCompatibility_26_io_enq_valid", false,-1);
    tracep->declBus(c+19166,"QueueCompatibility_26_io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19167,"QueueCompatibility_26_io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19168,"QueueCompatibility_26_io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+11007,"QueueCompatibility_26_io_deq_ready", false,-1);
    tracep->declBit(c+11008,"QueueCompatibility_26_io_deq_valid", false,-1);
    tracep->declBus(c+11009,"QueueCompatibility_26_io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+11010,"QueueCompatibility_26_io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+11011,"QueueCompatibility_26_io_deq_bits_extra_id", false,-1);
    tracep->declBit(c+20019,"QueueCompatibility_27_clock", false,-1);
    tracep->declBit(c+20020,"QueueCompatibility_27_reset", false,-1);
    tracep->declBit(c+11012,"QueueCompatibility_27_io_enq_ready", false,-1);
    tracep->declBit(c+19340,"QueueCompatibility_27_io_enq_valid", false,-1);
    tracep->declBus(c+19166,"QueueCompatibility_27_io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19167,"QueueCompatibility_27_io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19168,"QueueCompatibility_27_io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+11013,"QueueCompatibility_27_io_deq_ready", false,-1);
    tracep->declBit(c+11014,"QueueCompatibility_27_io_deq_valid", false,-1);
    tracep->declBus(c+11015,"QueueCompatibility_27_io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+11016,"QueueCompatibility_27_io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+11017,"QueueCompatibility_27_io_deq_bits_extra_id", false,-1);
    tracep->declBit(c+20019,"QueueCompatibility_28_clock", false,-1);
    tracep->declBit(c+20020,"QueueCompatibility_28_reset", false,-1);
    tracep->declBit(c+11018,"QueueCompatibility_28_io_enq_ready", false,-1);
    tracep->declBit(c+19341,"QueueCompatibility_28_io_enq_valid", false,-1);
    tracep->declBus(c+19166,"QueueCompatibility_28_io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19167,"QueueCompatibility_28_io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19168,"QueueCompatibility_28_io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+11019,"QueueCompatibility_28_io_deq_ready", false,-1);
    tracep->declBit(c+11020,"QueueCompatibility_28_io_deq_valid", false,-1);
    tracep->declBus(c+11021,"QueueCompatibility_28_io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+11022,"QueueCompatibility_28_io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+11023,"QueueCompatibility_28_io_deq_bits_extra_id", false,-1);
    tracep->declBit(c+20019,"QueueCompatibility_29_clock", false,-1);
    tracep->declBit(c+20020,"QueueCompatibility_29_reset", false,-1);
    tracep->declBit(c+11024,"QueueCompatibility_29_io_enq_ready", false,-1);
    tracep->declBit(c+19342,"QueueCompatibility_29_io_enq_valid", false,-1);
    tracep->declBus(c+19166,"QueueCompatibility_29_io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19167,"QueueCompatibility_29_io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19168,"QueueCompatibility_29_io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+11025,"QueueCompatibility_29_io_deq_ready", false,-1);
    tracep->declBit(c+11026,"QueueCompatibility_29_io_deq_valid", false,-1);
    tracep->declBus(c+11027,"QueueCompatibility_29_io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+11028,"QueueCompatibility_29_io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+11029,"QueueCompatibility_29_io_deq_bits_extra_id", false,-1);
    tracep->declBit(c+20019,"QueueCompatibility_30_clock", false,-1);
    tracep->declBit(c+20020,"QueueCompatibility_30_reset", false,-1);
    tracep->declBit(c+11030,"QueueCompatibility_30_io_enq_ready", false,-1);
    tracep->declBit(c+19343,"QueueCompatibility_30_io_enq_valid", false,-1);
    tracep->declBus(c+19166,"QueueCompatibility_30_io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19167,"QueueCompatibility_30_io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19168,"QueueCompatibility_30_io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+11031,"QueueCompatibility_30_io_deq_ready", false,-1);
    tracep->declBit(c+11032,"QueueCompatibility_30_io_deq_valid", false,-1);
    tracep->declBus(c+11033,"QueueCompatibility_30_io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+11034,"QueueCompatibility_30_io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+11035,"QueueCompatibility_30_io_deq_bits_extra_id", false,-1);
    tracep->declBit(c+20019,"QueueCompatibility_31_clock", false,-1);
    tracep->declBit(c+20020,"QueueCompatibility_31_reset", false,-1);
    tracep->declBit(c+11036,"QueueCompatibility_31_io_enq_ready", false,-1);
    tracep->declBit(c+19344,"QueueCompatibility_31_io_enq_valid", false,-1);
    tracep->declBus(c+19166,"QueueCompatibility_31_io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19167,"QueueCompatibility_31_io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19168,"QueueCompatibility_31_io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+11037,"QueueCompatibility_31_io_deq_ready", false,-1);
    tracep->declBit(c+11038,"QueueCompatibility_31_io_deq_valid", false,-1);
    tracep->declBus(c+11039,"QueueCompatibility_31_io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+11040,"QueueCompatibility_31_io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+11041,"QueueCompatibility_31_io_deq_bits_extra_id", false,-1);
    tracep->declBit(c+19345,"arsel_0", false,-1);
    tracep->declBit(c+19346,"arsel_1", false,-1);
    tracep->declBit(c+19347,"arsel_2", false,-1);
    tracep->declBit(c+19348,"arsel_3", false,-1);
    tracep->declBit(c+19349,"arsel_4", false,-1);
    tracep->declBit(c+19350,"arsel_5", false,-1);
    tracep->declBit(c+19351,"arsel_6", false,-1);
    tracep->declBit(c+19352,"arsel_7", false,-1);
    tracep->declBit(c+19353,"arsel_8", false,-1);
    tracep->declBit(c+19354,"arsel_9", false,-1);
    tracep->declBit(c+19355,"arsel_10", false,-1);
    tracep->declBit(c+19356,"arsel_11", false,-1);
    tracep->declBit(c+19357,"arsel_12", false,-1);
    tracep->declBit(c+19358,"arsel_13", false,-1);
    tracep->declBit(c+19359,"arsel_14", false,-1);
    tracep->declBit(c+19360,"arsel_15", false,-1);
    tracep->declBit(c+11042,"rsel_0", false,-1);
    tracep->declBit(c+11043,"rsel_1", false,-1);
    tracep->declBit(c+11044,"rsel_2", false,-1);
    tracep->declBit(c+11045,"rsel_3", false,-1);
    tracep->declBit(c+11046,"rsel_4", false,-1);
    tracep->declBit(c+11047,"rsel_5", false,-1);
    tracep->declBit(c+11048,"rsel_6", false,-1);
    tracep->declBit(c+11049,"rsel_7", false,-1);
    tracep->declBit(c+11050,"rsel_8", false,-1);
    tracep->declBit(c+11051,"rsel_9", false,-1);
    tracep->declBit(c+11052,"rsel_10", false,-1);
    tracep->declBit(c+11053,"rsel_11", false,-1);
    tracep->declBit(c+11054,"rsel_12", false,-1);
    tracep->declBit(c+11055,"rsel_13", false,-1);
    tracep->declBit(c+11056,"rsel_14", false,-1);
    tracep->declBit(c+11057,"rsel_15", false,-1);
    tracep->declBit(c+19345,"awsel_0", false,-1);
    tracep->declBit(c+19346,"awsel_1", false,-1);
    tracep->declBit(c+19347,"awsel_2", false,-1);
    tracep->declBit(c+19348,"awsel_3", false,-1);
    tracep->declBit(c+19349,"awsel_4", false,-1);
    tracep->declBit(c+19350,"awsel_5", false,-1);
    tracep->declBit(c+19351,"awsel_6", false,-1);
    tracep->declBit(c+19352,"awsel_7", false,-1);
    tracep->declBit(c+19353,"awsel_8", false,-1);
    tracep->declBit(c+19354,"awsel_9", false,-1);
    tracep->declBit(c+19355,"awsel_10", false,-1);
    tracep->declBit(c+19356,"awsel_11", false,-1);
    tracep->declBit(c+19357,"awsel_12", false,-1);
    tracep->declBit(c+19358,"awsel_13", false,-1);
    tracep->declBit(c+19359,"awsel_14", false,-1);
    tracep->declBit(c+19360,"awsel_15", false,-1);
    tracep->declBit(c+11058,"bsel_0", false,-1);
    tracep->declBit(c+11059,"bsel_1", false,-1);
    tracep->declBit(c+11060,"bsel_2", false,-1);
    tracep->declBit(c+11061,"bsel_3", false,-1);
    tracep->declBit(c+11062,"bsel_4", false,-1);
    tracep->declBit(c+11063,"bsel_5", false,-1);
    tracep->declBit(c+11064,"bsel_6", false,-1);
    tracep->declBit(c+11065,"bsel_7", false,-1);
    tracep->declBit(c+11066,"bsel_8", false,-1);
    tracep->declBit(c+11067,"bsel_9", false,-1);
    tracep->declBit(c+11068,"bsel_10", false,-1);
    tracep->declBit(c+11069,"bsel_11", false,-1);
    tracep->declBit(c+11070,"bsel_12", false,-1);
    tracep->declBit(c+11071,"bsel_13", false,-1);
    tracep->declBit(c+11072,"bsel_14", false,-1);
    tracep->declBit(c+11073,"bsel_15", false,-1);
    tracep->pushNamePrefix("QueueCompatibility ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+10850,"io_enq_ready", false,-1);
    tracep->declBit(c+19313,"io_enq_valid", false,-1);
    tracep->declBus(c+19166,"io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19167,"io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19168,"io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+10851,"io_deq_ready", false,-1);
    tracep->declBit(c+10852,"io_deq_valid", false,-1);
    tracep->declBus(c+10853,"io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+10854,"io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+10855,"io_deq_bits_extra_id", false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+11074+i*1,"ram_tl_state_size", true,(i+0), 3,0);
    }
    tracep->declBus(c+10853,"ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+11091,"ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+19166,"ram_tl_state_size_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+11092,"ram_tl_state_size_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+20056,"ram_tl_state_size_MPORT_mask", false,-1);
    tracep->declBit(c+19361,"ram_tl_state_size_MPORT_en", false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+11093+i*1,"ram_tl_state_source", true,(i+0), 6,0);
    }
    tracep->declBus(c+10854,"ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
    tracep->declBus(c+11091,"ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+19167,"ram_tl_state_source_MPORT_data", false,-1, 6,0);
    tracep->declBus(c+11092,"ram_tl_state_source_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+20056,"ram_tl_state_source_MPORT_mask", false,-1);
    tracep->declBit(c+19361,"ram_tl_state_source_MPORT_en", false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBit(c+11110+i*1,"ram_extra_id", true,(i+0));
    }
    tracep->declBit(c+10855,"ram_extra_id_io_deq_bits_MPORT_data", false,-1);
    tracep->declBus(c+11091,"ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+19168,"ram_extra_id_MPORT_data", false,-1);
    tracep->declBus(c+11092,"ram_extra_id_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+20056,"ram_extra_id_MPORT_mask", false,-1);
    tracep->declBit(c+19361,"ram_extra_id_MPORT_en", false,-1);
    tracep->declBus(c+11092,"enq_ptr_value", false,-1, 4,0);
    tracep->declBus(c+11091,"deq_ptr_value", false,-1, 4,0);
    tracep->declBit(c+11127,"maybe_full", false,-1);
    tracep->declBit(c+11128,"ptr_match", false,-1);
    tracep->declBit(c+11129,"empty", false,-1);
    tracep->declBit(c+11130,"full", false,-1);
    tracep->declBit(c+19361,"do_enq", false,-1);
    tracep->declBit(c+11131,"do_deq", false,-1);
    tracep->declBit(c+11132,"wrap", false,-1);
    tracep->declBit(c+11133,"wrap_1", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("QueueCompatibility_1 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+10856,"io_enq_ready", false,-1);
    tracep->declBit(c+19314,"io_enq_valid", false,-1);
    tracep->declBus(c+19166,"io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19167,"io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19168,"io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+10857,"io_deq_ready", false,-1);
    tracep->declBit(c+10858,"io_deq_valid", false,-1);
    tracep->declBus(c+10859,"io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+10860,"io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+10861,"io_deq_bits_extra_id", false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+11134+i*1,"ram_tl_state_size", true,(i+0), 3,0);
    }
    tracep->declBus(c+10859,"ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+11151,"ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+19166,"ram_tl_state_size_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+11152,"ram_tl_state_size_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+20056,"ram_tl_state_size_MPORT_mask", false,-1);
    tracep->declBit(c+19362,"ram_tl_state_size_MPORT_en", false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+11153+i*1,"ram_tl_state_source", true,(i+0), 6,0);
    }
    tracep->declBus(c+10860,"ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
    tracep->declBus(c+11151,"ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+19167,"ram_tl_state_source_MPORT_data", false,-1, 6,0);
    tracep->declBus(c+11152,"ram_tl_state_source_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+20056,"ram_tl_state_source_MPORT_mask", false,-1);
    tracep->declBit(c+19362,"ram_tl_state_source_MPORT_en", false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBit(c+11170+i*1,"ram_extra_id", true,(i+0));
    }
    tracep->declBit(c+10861,"ram_extra_id_io_deq_bits_MPORT_data", false,-1);
    tracep->declBus(c+11151,"ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+19168,"ram_extra_id_MPORT_data", false,-1);
    tracep->declBus(c+11152,"ram_extra_id_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+20056,"ram_extra_id_MPORT_mask", false,-1);
    tracep->declBit(c+19362,"ram_extra_id_MPORT_en", false,-1);
    tracep->declBus(c+11152,"enq_ptr_value", false,-1, 4,0);
    tracep->declBus(c+11151,"deq_ptr_value", false,-1, 4,0);
    tracep->declBit(c+11187,"maybe_full", false,-1);
    tracep->declBit(c+11188,"ptr_match", false,-1);
    tracep->declBit(c+11189,"empty", false,-1);
    tracep->declBit(c+11190,"full", false,-1);
    tracep->declBit(c+19362,"do_enq", false,-1);
    tracep->declBit(c+11191,"do_deq", false,-1);
    tracep->declBit(c+11192,"wrap", false,-1);
    tracep->declBit(c+11193,"wrap_1", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("QueueCompatibility_10 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+10910,"io_enq_ready", false,-1);
    tracep->declBit(c+19323,"io_enq_valid", false,-1);
    tracep->declBus(c+19166,"io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19167,"io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19168,"io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+10911,"io_deq_ready", false,-1);
    tracep->declBit(c+10912,"io_deq_valid", false,-1);
    tracep->declBus(c+10913,"io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+10914,"io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+10915,"io_deq_bits_extra_id", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+11194+i*1,"ram_tl_state_size", true,(i+0), 3,0);
    }
    tracep->declBus(c+10913,"ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+20054,"ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+19166,"ram_tl_state_size_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+20054,"ram_tl_state_size_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_tl_state_size_MPORT_mask", false,-1);
    tracep->declBit(c+19363,"ram_tl_state_size_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+11195+i*1,"ram_tl_state_source", true,(i+0), 6,0);
    }
    tracep->declBus(c+10914,"ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
    tracep->declBit(c+20054,"ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+19167,"ram_tl_state_source_MPORT_data", false,-1, 6,0);
    tracep->declBit(c+20054,"ram_tl_state_source_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_tl_state_source_MPORT_mask", false,-1);
    tracep->declBit(c+19363,"ram_tl_state_source_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+11196+i*1,"ram_extra_id", true,(i+0));
    }
    tracep->declBit(c+10915,"ram_extra_id_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+20054,"ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+19168,"ram_extra_id_MPORT_data", false,-1);
    tracep->declBit(c+20054,"ram_extra_id_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_extra_id_MPORT_mask", false,-1);
    tracep->declBit(c+19363,"ram_extra_id_MPORT_en", false,-1);
    tracep->declBit(c+10912,"maybe_full", false,-1);
    tracep->declBit(c+10910,"empty", false,-1);
    tracep->declBit(c+19363,"do_enq", false,-1);
    tracep->declBit(c+11197,"do_deq", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("QueueCompatibility_11 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+10916,"io_enq_ready", false,-1);
    tracep->declBit(c+19324,"io_enq_valid", false,-1);
    tracep->declBus(c+19166,"io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19167,"io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19168,"io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+10917,"io_deq_ready", false,-1);
    tracep->declBit(c+10918,"io_deq_valid", false,-1);
    tracep->declBus(c+10919,"io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+10920,"io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+10921,"io_deq_bits_extra_id", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+11198+i*1,"ram_tl_state_size", true,(i+0), 3,0);
    }
    tracep->declBus(c+10919,"ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+20054,"ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+19166,"ram_tl_state_size_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+20054,"ram_tl_state_size_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_tl_state_size_MPORT_mask", false,-1);
    tracep->declBit(c+19364,"ram_tl_state_size_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+11199+i*1,"ram_tl_state_source", true,(i+0), 6,0);
    }
    tracep->declBus(c+10920,"ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
    tracep->declBit(c+20054,"ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+19167,"ram_tl_state_source_MPORT_data", false,-1, 6,0);
    tracep->declBit(c+20054,"ram_tl_state_source_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_tl_state_source_MPORT_mask", false,-1);
    tracep->declBit(c+19364,"ram_tl_state_source_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+11200+i*1,"ram_extra_id", true,(i+0));
    }
    tracep->declBit(c+10921,"ram_extra_id_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+20054,"ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+19168,"ram_extra_id_MPORT_data", false,-1);
    tracep->declBit(c+20054,"ram_extra_id_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_extra_id_MPORT_mask", false,-1);
    tracep->declBit(c+19364,"ram_extra_id_MPORT_en", false,-1);
    tracep->declBit(c+10918,"maybe_full", false,-1);
    tracep->declBit(c+10916,"empty", false,-1);
    tracep->declBit(c+19364,"do_enq", false,-1);
    tracep->declBit(c+11201,"do_deq", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("QueueCompatibility_12 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+10922,"io_enq_ready", false,-1);
    tracep->declBit(c+19325,"io_enq_valid", false,-1);
    tracep->declBus(c+19166,"io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19167,"io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19168,"io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+10923,"io_deq_ready", false,-1);
    tracep->declBit(c+10924,"io_deq_valid", false,-1);
    tracep->declBus(c+10925,"io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+10926,"io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+10927,"io_deq_bits_extra_id", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+11202+i*1,"ram_tl_state_size", true,(i+0), 3,0);
    }
    tracep->declBus(c+10925,"ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+20054,"ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+19166,"ram_tl_state_size_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+20054,"ram_tl_state_size_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_tl_state_size_MPORT_mask", false,-1);
    tracep->declBit(c+19365,"ram_tl_state_size_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+11203+i*1,"ram_tl_state_source", true,(i+0), 6,0);
    }
    tracep->declBus(c+10926,"ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
    tracep->declBit(c+20054,"ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+19167,"ram_tl_state_source_MPORT_data", false,-1, 6,0);
    tracep->declBit(c+20054,"ram_tl_state_source_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_tl_state_source_MPORT_mask", false,-1);
    tracep->declBit(c+19365,"ram_tl_state_source_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+11204+i*1,"ram_extra_id", true,(i+0));
    }
    tracep->declBit(c+10927,"ram_extra_id_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+20054,"ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+19168,"ram_extra_id_MPORT_data", false,-1);
    tracep->declBit(c+20054,"ram_extra_id_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_extra_id_MPORT_mask", false,-1);
    tracep->declBit(c+19365,"ram_extra_id_MPORT_en", false,-1);
    tracep->declBit(c+10924,"maybe_full", false,-1);
    tracep->declBit(c+10922,"empty", false,-1);
    tracep->declBit(c+19365,"do_enq", false,-1);
    tracep->declBit(c+11205,"do_deq", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("QueueCompatibility_13 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+10928,"io_enq_ready", false,-1);
    tracep->declBit(c+19326,"io_enq_valid", false,-1);
    tracep->declBus(c+19166,"io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19167,"io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19168,"io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+10929,"io_deq_ready", false,-1);
    tracep->declBit(c+10930,"io_deq_valid", false,-1);
    tracep->declBus(c+10931,"io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+10932,"io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+10933,"io_deq_bits_extra_id", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+11206+i*1,"ram_tl_state_size", true,(i+0), 3,0);
    }
    tracep->declBus(c+10931,"ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+20054,"ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+19166,"ram_tl_state_size_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+20054,"ram_tl_state_size_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_tl_state_size_MPORT_mask", false,-1);
    tracep->declBit(c+19366,"ram_tl_state_size_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+11207+i*1,"ram_tl_state_source", true,(i+0), 6,0);
    }
    tracep->declBus(c+10932,"ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
    tracep->declBit(c+20054,"ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+19167,"ram_tl_state_source_MPORT_data", false,-1, 6,0);
    tracep->declBit(c+20054,"ram_tl_state_source_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_tl_state_source_MPORT_mask", false,-1);
    tracep->declBit(c+19366,"ram_tl_state_source_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+11208+i*1,"ram_extra_id", true,(i+0));
    }
    tracep->declBit(c+10933,"ram_extra_id_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+20054,"ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+19168,"ram_extra_id_MPORT_data", false,-1);
    tracep->declBit(c+20054,"ram_extra_id_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_extra_id_MPORT_mask", false,-1);
    tracep->declBit(c+19366,"ram_extra_id_MPORT_en", false,-1);
    tracep->declBit(c+10930,"maybe_full", false,-1);
    tracep->declBit(c+10928,"empty", false,-1);
    tracep->declBit(c+19366,"do_enq", false,-1);
    tracep->declBit(c+11209,"do_deq", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("QueueCompatibility_14 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+10934,"io_enq_ready", false,-1);
    tracep->declBit(c+19327,"io_enq_valid", false,-1);
    tracep->declBus(c+19166,"io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19167,"io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19168,"io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+10935,"io_deq_ready", false,-1);
    tracep->declBit(c+10936,"io_deq_valid", false,-1);
    tracep->declBus(c+10937,"io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+10938,"io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+10939,"io_deq_bits_extra_id", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+11210+i*1,"ram_tl_state_size", true,(i+0), 3,0);
    }
    tracep->declBus(c+10937,"ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+20054,"ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+19166,"ram_tl_state_size_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+20054,"ram_tl_state_size_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_tl_state_size_MPORT_mask", false,-1);
    tracep->declBit(c+19367,"ram_tl_state_size_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+11211+i*1,"ram_tl_state_source", true,(i+0), 6,0);
    }
    tracep->declBus(c+10938,"ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
    tracep->declBit(c+20054,"ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+19167,"ram_tl_state_source_MPORT_data", false,-1, 6,0);
    tracep->declBit(c+20054,"ram_tl_state_source_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_tl_state_source_MPORT_mask", false,-1);
    tracep->declBit(c+19367,"ram_tl_state_source_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+11212+i*1,"ram_extra_id", true,(i+0));
    }
    tracep->declBit(c+10939,"ram_extra_id_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+20054,"ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+19168,"ram_extra_id_MPORT_data", false,-1);
    tracep->declBit(c+20054,"ram_extra_id_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_extra_id_MPORT_mask", false,-1);
    tracep->declBit(c+19367,"ram_extra_id_MPORT_en", false,-1);
    tracep->declBit(c+10936,"maybe_full", false,-1);
    tracep->declBit(c+10934,"empty", false,-1);
    tracep->declBit(c+19367,"do_enq", false,-1);
    tracep->declBit(c+11213,"do_deq", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("QueueCompatibility_15 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+10940,"io_enq_ready", false,-1);
    tracep->declBit(c+19328,"io_enq_valid", false,-1);
    tracep->declBus(c+19166,"io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19167,"io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19168,"io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+10941,"io_deq_ready", false,-1);
    tracep->declBit(c+10942,"io_deq_valid", false,-1);
    tracep->declBus(c+10943,"io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+10944,"io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+10945,"io_deq_bits_extra_id", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+11214+i*1,"ram_tl_state_size", true,(i+0), 3,0);
    }
    tracep->declBus(c+10943,"ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+20054,"ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+19166,"ram_tl_state_size_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+20054,"ram_tl_state_size_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_tl_state_size_MPORT_mask", false,-1);
    tracep->declBit(c+19368,"ram_tl_state_size_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+11215+i*1,"ram_tl_state_source", true,(i+0), 6,0);
    }
    tracep->declBus(c+10944,"ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
    tracep->declBit(c+20054,"ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+19167,"ram_tl_state_source_MPORT_data", false,-1, 6,0);
    tracep->declBit(c+20054,"ram_tl_state_source_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_tl_state_source_MPORT_mask", false,-1);
    tracep->declBit(c+19368,"ram_tl_state_source_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+11216+i*1,"ram_extra_id", true,(i+0));
    }
    tracep->declBit(c+10945,"ram_extra_id_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+20054,"ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+19168,"ram_extra_id_MPORT_data", false,-1);
    tracep->declBit(c+20054,"ram_extra_id_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_extra_id_MPORT_mask", false,-1);
    tracep->declBit(c+19368,"ram_extra_id_MPORT_en", false,-1);
    tracep->declBit(c+10942,"maybe_full", false,-1);
    tracep->declBit(c+10940,"empty", false,-1);
    tracep->declBit(c+19368,"do_enq", false,-1);
    tracep->declBit(c+11217,"do_deq", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("QueueCompatibility_16 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+10946,"io_enq_ready", false,-1);
    tracep->declBit(c+19329,"io_enq_valid", false,-1);
    tracep->declBus(c+19166,"io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19167,"io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19168,"io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+10947,"io_deq_ready", false,-1);
    tracep->declBit(c+10948,"io_deq_valid", false,-1);
    tracep->declBus(c+10949,"io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+10950,"io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+10951,"io_deq_bits_extra_id", false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+11218+i*1,"ram_tl_state_size", true,(i+0), 3,0);
    }
    tracep->declBus(c+10949,"ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+11235,"ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+19166,"ram_tl_state_size_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+11236,"ram_tl_state_size_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+20056,"ram_tl_state_size_MPORT_mask", false,-1);
    tracep->declBit(c+19369,"ram_tl_state_size_MPORT_en", false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+11237+i*1,"ram_tl_state_source", true,(i+0), 6,0);
    }
    tracep->declBus(c+10950,"ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
    tracep->declBus(c+11235,"ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+19167,"ram_tl_state_source_MPORT_data", false,-1, 6,0);
    tracep->declBus(c+11236,"ram_tl_state_source_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+20056,"ram_tl_state_source_MPORT_mask", false,-1);
    tracep->declBit(c+19369,"ram_tl_state_source_MPORT_en", false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBit(c+11254+i*1,"ram_extra_id", true,(i+0));
    }
    tracep->declBit(c+10951,"ram_extra_id_io_deq_bits_MPORT_data", false,-1);
    tracep->declBus(c+11235,"ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+19168,"ram_extra_id_MPORT_data", false,-1);
    tracep->declBus(c+11236,"ram_extra_id_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+20056,"ram_extra_id_MPORT_mask", false,-1);
    tracep->declBit(c+19369,"ram_extra_id_MPORT_en", false,-1);
    tracep->declBus(c+11236,"enq_ptr_value", false,-1, 4,0);
    tracep->declBus(c+11235,"deq_ptr_value", false,-1, 4,0);
    tracep->declBit(c+11271,"maybe_full", false,-1);
    tracep->declBit(c+11272,"ptr_match", false,-1);
    tracep->declBit(c+11273,"empty", false,-1);
    tracep->declBit(c+11274,"full", false,-1);
    tracep->declBit(c+19369,"do_enq", false,-1);
    tracep->declBit(c+11275,"do_deq", false,-1);
    tracep->declBit(c+11276,"wrap", false,-1);
    tracep->declBit(c+11277,"wrap_1", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("QueueCompatibility_17 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+10952,"io_enq_ready", false,-1);
    tracep->declBit(c+19330,"io_enq_valid", false,-1);
    tracep->declBus(c+19166,"io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19167,"io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19168,"io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+10953,"io_deq_ready", false,-1);
    tracep->declBit(c+10954,"io_deq_valid", false,-1);
    tracep->declBus(c+10955,"io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+10956,"io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+10957,"io_deq_bits_extra_id", false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+11278+i*1,"ram_tl_state_size", true,(i+0), 3,0);
    }
    tracep->declBus(c+10955,"ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+11295,"ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+19166,"ram_tl_state_size_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+11296,"ram_tl_state_size_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+20056,"ram_tl_state_size_MPORT_mask", false,-1);
    tracep->declBit(c+19370,"ram_tl_state_size_MPORT_en", false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+11297+i*1,"ram_tl_state_source", true,(i+0), 6,0);
    }
    tracep->declBus(c+10956,"ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
    tracep->declBus(c+11295,"ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+19167,"ram_tl_state_source_MPORT_data", false,-1, 6,0);
    tracep->declBus(c+11296,"ram_tl_state_source_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+20056,"ram_tl_state_source_MPORT_mask", false,-1);
    tracep->declBit(c+19370,"ram_tl_state_source_MPORT_en", false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBit(c+11314+i*1,"ram_extra_id", true,(i+0));
    }
    tracep->declBit(c+10957,"ram_extra_id_io_deq_bits_MPORT_data", false,-1);
    tracep->declBus(c+11295,"ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+19168,"ram_extra_id_MPORT_data", false,-1);
    tracep->declBus(c+11296,"ram_extra_id_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+20056,"ram_extra_id_MPORT_mask", false,-1);
    tracep->declBit(c+19370,"ram_extra_id_MPORT_en", false,-1);
    tracep->declBus(c+11296,"enq_ptr_value", false,-1, 4,0);
    tracep->declBus(c+11295,"deq_ptr_value", false,-1, 4,0);
    tracep->declBit(c+11331,"maybe_full", false,-1);
    tracep->declBit(c+11332,"ptr_match", false,-1);
    tracep->declBit(c+11333,"empty", false,-1);
    tracep->declBit(c+11334,"full", false,-1);
    tracep->declBit(c+19370,"do_enq", false,-1);
    tracep->declBit(c+11335,"do_deq", false,-1);
    tracep->declBit(c+11336,"wrap", false,-1);
    tracep->declBit(c+11337,"wrap_1", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("QueueCompatibility_18 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+10958,"io_enq_ready", false,-1);
    tracep->declBit(c+19331,"io_enq_valid", false,-1);
    tracep->declBus(c+19166,"io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19167,"io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19168,"io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+10959,"io_deq_ready", false,-1);
    tracep->declBit(c+10960,"io_deq_valid", false,-1);
    tracep->declBus(c+10961,"io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+10962,"io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+10963,"io_deq_bits_extra_id", false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+11338+i*1,"ram_tl_state_size", true,(i+0), 3,0);
    }
    tracep->declBus(c+10961,"ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+11355,"ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+19166,"ram_tl_state_size_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+11356,"ram_tl_state_size_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+20056,"ram_tl_state_size_MPORT_mask", false,-1);
    tracep->declBit(c+19371,"ram_tl_state_size_MPORT_en", false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+11357+i*1,"ram_tl_state_source", true,(i+0), 6,0);
    }
    tracep->declBus(c+10962,"ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
    tracep->declBus(c+11355,"ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+19167,"ram_tl_state_source_MPORT_data", false,-1, 6,0);
    tracep->declBus(c+11356,"ram_tl_state_source_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+20056,"ram_tl_state_source_MPORT_mask", false,-1);
    tracep->declBit(c+19371,"ram_tl_state_source_MPORT_en", false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBit(c+11374+i*1,"ram_extra_id", true,(i+0));
    }
    tracep->declBit(c+10963,"ram_extra_id_io_deq_bits_MPORT_data", false,-1);
    tracep->declBus(c+11355,"ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+19168,"ram_extra_id_MPORT_data", false,-1);
    tracep->declBus(c+11356,"ram_extra_id_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+20056,"ram_extra_id_MPORT_mask", false,-1);
    tracep->declBit(c+19371,"ram_extra_id_MPORT_en", false,-1);
    tracep->declBus(c+11356,"enq_ptr_value", false,-1, 4,0);
    tracep->declBus(c+11355,"deq_ptr_value", false,-1, 4,0);
    tracep->declBit(c+11391,"maybe_full", false,-1);
    tracep->declBit(c+11392,"ptr_match", false,-1);
    tracep->declBit(c+11393,"empty", false,-1);
    tracep->declBit(c+11394,"full", false,-1);
    tracep->declBit(c+19371,"do_enq", false,-1);
    tracep->declBit(c+11395,"do_deq", false,-1);
    tracep->declBit(c+11396,"wrap", false,-1);
    tracep->declBit(c+11397,"wrap_1", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("QueueCompatibility_19 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+10964,"io_enq_ready", false,-1);
    tracep->declBit(c+19332,"io_enq_valid", false,-1);
    tracep->declBus(c+19166,"io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19167,"io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19168,"io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+10965,"io_deq_ready", false,-1);
    tracep->declBit(c+10966,"io_deq_valid", false,-1);
    tracep->declBus(c+10967,"io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+10968,"io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+10969,"io_deq_bits_extra_id", false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+11398+i*1,"ram_tl_state_size", true,(i+0), 3,0);
    }
    tracep->declBus(c+10967,"ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+11415,"ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+19166,"ram_tl_state_size_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+11416,"ram_tl_state_size_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+20056,"ram_tl_state_size_MPORT_mask", false,-1);
    tracep->declBit(c+19372,"ram_tl_state_size_MPORT_en", false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+11417+i*1,"ram_tl_state_source", true,(i+0), 6,0);
    }
    tracep->declBus(c+10968,"ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
    tracep->declBus(c+11415,"ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+19167,"ram_tl_state_source_MPORT_data", false,-1, 6,0);
    tracep->declBus(c+11416,"ram_tl_state_source_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+20056,"ram_tl_state_source_MPORT_mask", false,-1);
    tracep->declBit(c+19372,"ram_tl_state_source_MPORT_en", false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBit(c+11434+i*1,"ram_extra_id", true,(i+0));
    }
    tracep->declBit(c+10969,"ram_extra_id_io_deq_bits_MPORT_data", false,-1);
    tracep->declBus(c+11415,"ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+19168,"ram_extra_id_MPORT_data", false,-1);
    tracep->declBus(c+11416,"ram_extra_id_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+20056,"ram_extra_id_MPORT_mask", false,-1);
    tracep->declBit(c+19372,"ram_extra_id_MPORT_en", false,-1);
    tracep->declBus(c+11416,"enq_ptr_value", false,-1, 4,0);
    tracep->declBus(c+11415,"deq_ptr_value", false,-1, 4,0);
    tracep->declBit(c+11451,"maybe_full", false,-1);
    tracep->declBit(c+11452,"ptr_match", false,-1);
    tracep->declBit(c+11453,"empty", false,-1);
    tracep->declBit(c+11454,"full", false,-1);
    tracep->declBit(c+19372,"do_enq", false,-1);
    tracep->declBit(c+11455,"do_deq", false,-1);
    tracep->declBit(c+11456,"wrap", false,-1);
    tracep->declBit(c+11457,"wrap_1", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("QueueCompatibility_2 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+10862,"io_enq_ready", false,-1);
    tracep->declBit(c+19315,"io_enq_valid", false,-1);
    tracep->declBus(c+19166,"io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19167,"io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19168,"io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+10863,"io_deq_ready", false,-1);
    tracep->declBit(c+10864,"io_deq_valid", false,-1);
    tracep->declBus(c+10865,"io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+10866,"io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+10867,"io_deq_bits_extra_id", false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+11458+i*1,"ram_tl_state_size", true,(i+0), 3,0);
    }
    tracep->declBus(c+10865,"ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+11475,"ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+19166,"ram_tl_state_size_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+11476,"ram_tl_state_size_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+20056,"ram_tl_state_size_MPORT_mask", false,-1);
    tracep->declBit(c+19373,"ram_tl_state_size_MPORT_en", false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+11477+i*1,"ram_tl_state_source", true,(i+0), 6,0);
    }
    tracep->declBus(c+10866,"ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
    tracep->declBus(c+11475,"ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+19167,"ram_tl_state_source_MPORT_data", false,-1, 6,0);
    tracep->declBus(c+11476,"ram_tl_state_source_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+20056,"ram_tl_state_source_MPORT_mask", false,-1);
    tracep->declBit(c+19373,"ram_tl_state_source_MPORT_en", false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBit(c+11494+i*1,"ram_extra_id", true,(i+0));
    }
    tracep->declBit(c+10867,"ram_extra_id_io_deq_bits_MPORT_data", false,-1);
    tracep->declBus(c+11475,"ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+19168,"ram_extra_id_MPORT_data", false,-1);
    tracep->declBus(c+11476,"ram_extra_id_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+20056,"ram_extra_id_MPORT_mask", false,-1);
    tracep->declBit(c+19373,"ram_extra_id_MPORT_en", false,-1);
    tracep->declBus(c+11476,"enq_ptr_value", false,-1, 4,0);
    tracep->declBus(c+11475,"deq_ptr_value", false,-1, 4,0);
    tracep->declBit(c+11511,"maybe_full", false,-1);
    tracep->declBit(c+11512,"ptr_match", false,-1);
    tracep->declBit(c+11513,"empty", false,-1);
    tracep->declBit(c+11514,"full", false,-1);
    tracep->declBit(c+19373,"do_enq", false,-1);
    tracep->declBit(c+11515,"do_deq", false,-1);
    tracep->declBit(c+11516,"wrap", false,-1);
    tracep->declBit(c+11517,"wrap_1", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("QueueCompatibility_20 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+10970,"io_enq_ready", false,-1);
    tracep->declBit(c+19333,"io_enq_valid", false,-1);
    tracep->declBus(c+19166,"io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19167,"io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19168,"io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+10971,"io_deq_ready", false,-1);
    tracep->declBit(c+10972,"io_deq_valid", false,-1);
    tracep->declBus(c+10973,"io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+10974,"io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+10975,"io_deq_bits_extra_id", false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+11518+i*1,"ram_tl_state_size", true,(i+0), 3,0);
    }
    tracep->declBus(c+10973,"ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+11535,"ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+19166,"ram_tl_state_size_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+11536,"ram_tl_state_size_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+20056,"ram_tl_state_size_MPORT_mask", false,-1);
    tracep->declBit(c+19374,"ram_tl_state_size_MPORT_en", false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+11537+i*1,"ram_tl_state_source", true,(i+0), 6,0);
    }
    tracep->declBus(c+10974,"ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
    tracep->declBus(c+11535,"ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+19167,"ram_tl_state_source_MPORT_data", false,-1, 6,0);
    tracep->declBus(c+11536,"ram_tl_state_source_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+20056,"ram_tl_state_source_MPORT_mask", false,-1);
    tracep->declBit(c+19374,"ram_tl_state_source_MPORT_en", false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBit(c+11554+i*1,"ram_extra_id", true,(i+0));
    }
    tracep->declBit(c+10975,"ram_extra_id_io_deq_bits_MPORT_data", false,-1);
    tracep->declBus(c+11535,"ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+19168,"ram_extra_id_MPORT_data", false,-1);
    tracep->declBus(c+11536,"ram_extra_id_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+20056,"ram_extra_id_MPORT_mask", false,-1);
    tracep->declBit(c+19374,"ram_extra_id_MPORT_en", false,-1);
    tracep->declBus(c+11536,"enq_ptr_value", false,-1, 4,0);
    tracep->declBus(c+11535,"deq_ptr_value", false,-1, 4,0);
    tracep->declBit(c+11571,"maybe_full", false,-1);
    tracep->declBit(c+11572,"ptr_match", false,-1);
    tracep->declBit(c+11573,"empty", false,-1);
    tracep->declBit(c+11574,"full", false,-1);
    tracep->declBit(c+19374,"do_enq", false,-1);
    tracep->declBit(c+11575,"do_deq", false,-1);
    tracep->declBit(c+11576,"wrap", false,-1);
    tracep->declBit(c+11577,"wrap_1", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("QueueCompatibility_21 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+10976,"io_enq_ready", false,-1);
    tracep->declBit(c+19334,"io_enq_valid", false,-1);
    tracep->declBus(c+19166,"io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19167,"io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19168,"io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+10977,"io_deq_ready", false,-1);
    tracep->declBit(c+10978,"io_deq_valid", false,-1);
    tracep->declBus(c+10979,"io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+10980,"io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+10981,"io_deq_bits_extra_id", false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+11578+i*1,"ram_tl_state_size", true,(i+0), 3,0);
    }
    tracep->declBus(c+10979,"ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+11595,"ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+19166,"ram_tl_state_size_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+11596,"ram_tl_state_size_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+20056,"ram_tl_state_size_MPORT_mask", false,-1);
    tracep->declBit(c+19375,"ram_tl_state_size_MPORT_en", false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+11597+i*1,"ram_tl_state_source", true,(i+0), 6,0);
    }
    tracep->declBus(c+10980,"ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
    tracep->declBus(c+11595,"ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+19167,"ram_tl_state_source_MPORT_data", false,-1, 6,0);
    tracep->declBus(c+11596,"ram_tl_state_source_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+20056,"ram_tl_state_source_MPORT_mask", false,-1);
    tracep->declBit(c+19375,"ram_tl_state_source_MPORT_en", false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBit(c+11614+i*1,"ram_extra_id", true,(i+0));
    }
    tracep->declBit(c+10981,"ram_extra_id_io_deq_bits_MPORT_data", false,-1);
    tracep->declBus(c+11595,"ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+19168,"ram_extra_id_MPORT_data", false,-1);
    tracep->declBus(c+11596,"ram_extra_id_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+20056,"ram_extra_id_MPORT_mask", false,-1);
    tracep->declBit(c+19375,"ram_extra_id_MPORT_en", false,-1);
    tracep->declBus(c+11596,"enq_ptr_value", false,-1, 4,0);
    tracep->declBus(c+11595,"deq_ptr_value", false,-1, 4,0);
    tracep->declBit(c+11631,"maybe_full", false,-1);
    tracep->declBit(c+11632,"ptr_match", false,-1);
    tracep->declBit(c+11633,"empty", false,-1);
    tracep->declBit(c+11634,"full", false,-1);
    tracep->declBit(c+19375,"do_enq", false,-1);
    tracep->declBit(c+11635,"do_deq", false,-1);
    tracep->declBit(c+11636,"wrap", false,-1);
    tracep->declBit(c+11637,"wrap_1", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("QueueCompatibility_22 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+10982,"io_enq_ready", false,-1);
    tracep->declBit(c+19335,"io_enq_valid", false,-1);
    tracep->declBus(c+19166,"io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19167,"io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19168,"io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+10983,"io_deq_ready", false,-1);
    tracep->declBit(c+10984,"io_deq_valid", false,-1);
    tracep->declBus(c+10985,"io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+10986,"io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+10987,"io_deq_bits_extra_id", false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+11638+i*1,"ram_tl_state_size", true,(i+0), 3,0);
    }
    tracep->declBus(c+10985,"ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+11655,"ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+19166,"ram_tl_state_size_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+11656,"ram_tl_state_size_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+20056,"ram_tl_state_size_MPORT_mask", false,-1);
    tracep->declBit(c+19376,"ram_tl_state_size_MPORT_en", false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+11657+i*1,"ram_tl_state_source", true,(i+0), 6,0);
    }
    tracep->declBus(c+10986,"ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
    tracep->declBus(c+11655,"ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+19167,"ram_tl_state_source_MPORT_data", false,-1, 6,0);
    tracep->declBus(c+11656,"ram_tl_state_source_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+20056,"ram_tl_state_source_MPORT_mask", false,-1);
    tracep->declBit(c+19376,"ram_tl_state_source_MPORT_en", false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBit(c+11674+i*1,"ram_extra_id", true,(i+0));
    }
    tracep->declBit(c+10987,"ram_extra_id_io_deq_bits_MPORT_data", false,-1);
    tracep->declBus(c+11655,"ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+19168,"ram_extra_id_MPORT_data", false,-1);
    tracep->declBus(c+11656,"ram_extra_id_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+20056,"ram_extra_id_MPORT_mask", false,-1);
    tracep->declBit(c+19376,"ram_extra_id_MPORT_en", false,-1);
    tracep->declBus(c+11656,"enq_ptr_value", false,-1, 4,0);
    tracep->declBus(c+11655,"deq_ptr_value", false,-1, 4,0);
    tracep->declBit(c+11691,"maybe_full", false,-1);
    tracep->declBit(c+11692,"ptr_match", false,-1);
    tracep->declBit(c+11693,"empty", false,-1);
    tracep->declBit(c+11694,"full", false,-1);
    tracep->declBit(c+19376,"do_enq", false,-1);
    tracep->declBit(c+11695,"do_deq", false,-1);
    tracep->declBit(c+11696,"wrap", false,-1);
    tracep->declBit(c+11697,"wrap_1", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("QueueCompatibility_23 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+10988,"io_enq_ready", false,-1);
    tracep->declBit(c+19336,"io_enq_valid", false,-1);
    tracep->declBus(c+19166,"io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19167,"io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19168,"io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+10989,"io_deq_ready", false,-1);
    tracep->declBit(c+10990,"io_deq_valid", false,-1);
    tracep->declBus(c+10991,"io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+10992,"io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+10993,"io_deq_bits_extra_id", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+11698+i*1,"ram_tl_state_size", true,(i+0), 3,0);
    }
    tracep->declBus(c+10991,"ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+20054,"ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+19166,"ram_tl_state_size_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+20054,"ram_tl_state_size_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_tl_state_size_MPORT_mask", false,-1);
    tracep->declBit(c+19377,"ram_tl_state_size_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+11699+i*1,"ram_tl_state_source", true,(i+0), 6,0);
    }
    tracep->declBus(c+10992,"ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
    tracep->declBit(c+20054,"ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+19167,"ram_tl_state_source_MPORT_data", false,-1, 6,0);
    tracep->declBit(c+20054,"ram_tl_state_source_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_tl_state_source_MPORT_mask", false,-1);
    tracep->declBit(c+19377,"ram_tl_state_source_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+11700+i*1,"ram_extra_id", true,(i+0));
    }
    tracep->declBit(c+10993,"ram_extra_id_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+20054,"ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+19168,"ram_extra_id_MPORT_data", false,-1);
    tracep->declBit(c+20054,"ram_extra_id_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_extra_id_MPORT_mask", false,-1);
    tracep->declBit(c+19377,"ram_extra_id_MPORT_en", false,-1);
    tracep->declBit(c+10990,"maybe_full", false,-1);
    tracep->declBit(c+10988,"empty", false,-1);
    tracep->declBit(c+19377,"do_enq", false,-1);
    tracep->declBit(c+11701,"do_deq", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("QueueCompatibility_24 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+10994,"io_enq_ready", false,-1);
    tracep->declBit(c+19337,"io_enq_valid", false,-1);
    tracep->declBus(c+19166,"io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19167,"io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19168,"io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+10995,"io_deq_ready", false,-1);
    tracep->declBit(c+10996,"io_deq_valid", false,-1);
    tracep->declBus(c+10997,"io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+10998,"io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+10999,"io_deq_bits_extra_id", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+11702+i*1,"ram_tl_state_size", true,(i+0), 3,0);
    }
    tracep->declBus(c+10997,"ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+20054,"ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+19166,"ram_tl_state_size_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+20054,"ram_tl_state_size_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_tl_state_size_MPORT_mask", false,-1);
    tracep->declBit(c+19378,"ram_tl_state_size_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+11703+i*1,"ram_tl_state_source", true,(i+0), 6,0);
    }
    tracep->declBus(c+10998,"ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
    tracep->declBit(c+20054,"ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+19167,"ram_tl_state_source_MPORT_data", false,-1, 6,0);
    tracep->declBit(c+20054,"ram_tl_state_source_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_tl_state_source_MPORT_mask", false,-1);
    tracep->declBit(c+19378,"ram_tl_state_source_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+11704+i*1,"ram_extra_id", true,(i+0));
    }
    tracep->declBit(c+10999,"ram_extra_id_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+20054,"ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+19168,"ram_extra_id_MPORT_data", false,-1);
    tracep->declBit(c+20054,"ram_extra_id_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_extra_id_MPORT_mask", false,-1);
    tracep->declBit(c+19378,"ram_extra_id_MPORT_en", false,-1);
    tracep->declBit(c+10996,"maybe_full", false,-1);
    tracep->declBit(c+10994,"empty", false,-1);
    tracep->declBit(c+19378,"do_enq", false,-1);
    tracep->declBit(c+11705,"do_deq", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("QueueCompatibility_25 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+11000,"io_enq_ready", false,-1);
    tracep->declBit(c+19338,"io_enq_valid", false,-1);
    tracep->declBus(c+19166,"io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19167,"io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19168,"io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+11001,"io_deq_ready", false,-1);
    tracep->declBit(c+11002,"io_deq_valid", false,-1);
    tracep->declBus(c+11003,"io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+11004,"io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+11005,"io_deq_bits_extra_id", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+11706+i*1,"ram_tl_state_size", true,(i+0), 3,0);
    }
    tracep->declBus(c+11003,"ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+20054,"ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+19166,"ram_tl_state_size_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+20054,"ram_tl_state_size_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_tl_state_size_MPORT_mask", false,-1);
    tracep->declBit(c+19379,"ram_tl_state_size_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+11707+i*1,"ram_tl_state_source", true,(i+0), 6,0);
    }
    tracep->declBus(c+11004,"ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
    tracep->declBit(c+20054,"ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+19167,"ram_tl_state_source_MPORT_data", false,-1, 6,0);
    tracep->declBit(c+20054,"ram_tl_state_source_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_tl_state_source_MPORT_mask", false,-1);
    tracep->declBit(c+19379,"ram_tl_state_source_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+11708+i*1,"ram_extra_id", true,(i+0));
    }
    tracep->declBit(c+11005,"ram_extra_id_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+20054,"ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+19168,"ram_extra_id_MPORT_data", false,-1);
    tracep->declBit(c+20054,"ram_extra_id_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_extra_id_MPORT_mask", false,-1);
    tracep->declBit(c+19379,"ram_extra_id_MPORT_en", false,-1);
    tracep->declBit(c+11002,"maybe_full", false,-1);
    tracep->declBit(c+11000,"empty", false,-1);
    tracep->declBit(c+19379,"do_enq", false,-1);
    tracep->declBit(c+11709,"do_deq", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("QueueCompatibility_26 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+11006,"io_enq_ready", false,-1);
    tracep->declBit(c+19339,"io_enq_valid", false,-1);
    tracep->declBus(c+19166,"io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19167,"io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19168,"io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+11007,"io_deq_ready", false,-1);
    tracep->declBit(c+11008,"io_deq_valid", false,-1);
    tracep->declBus(c+11009,"io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+11010,"io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+11011,"io_deq_bits_extra_id", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+11710+i*1,"ram_tl_state_size", true,(i+0), 3,0);
    }
    tracep->declBus(c+11009,"ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+20054,"ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+19166,"ram_tl_state_size_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+20054,"ram_tl_state_size_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_tl_state_size_MPORT_mask", false,-1);
    tracep->declBit(c+19380,"ram_tl_state_size_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+11711+i*1,"ram_tl_state_source", true,(i+0), 6,0);
    }
    tracep->declBus(c+11010,"ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
    tracep->declBit(c+20054,"ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+19167,"ram_tl_state_source_MPORT_data", false,-1, 6,0);
    tracep->declBit(c+20054,"ram_tl_state_source_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_tl_state_source_MPORT_mask", false,-1);
    tracep->declBit(c+19380,"ram_tl_state_source_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+11712+i*1,"ram_extra_id", true,(i+0));
    }
    tracep->declBit(c+11011,"ram_extra_id_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+20054,"ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+19168,"ram_extra_id_MPORT_data", false,-1);
    tracep->declBit(c+20054,"ram_extra_id_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_extra_id_MPORT_mask", false,-1);
    tracep->declBit(c+19380,"ram_extra_id_MPORT_en", false,-1);
    tracep->declBit(c+11008,"maybe_full", false,-1);
    tracep->declBit(c+11006,"empty", false,-1);
    tracep->declBit(c+19380,"do_enq", false,-1);
    tracep->declBit(c+11713,"do_deq", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("QueueCompatibility_27 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+11012,"io_enq_ready", false,-1);
    tracep->declBit(c+19340,"io_enq_valid", false,-1);
    tracep->declBus(c+19166,"io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19167,"io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19168,"io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+11013,"io_deq_ready", false,-1);
    tracep->declBit(c+11014,"io_deq_valid", false,-1);
    tracep->declBus(c+11015,"io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+11016,"io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+11017,"io_deq_bits_extra_id", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+11714+i*1,"ram_tl_state_size", true,(i+0), 3,0);
    }
    tracep->declBus(c+11015,"ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+20054,"ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+19166,"ram_tl_state_size_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+20054,"ram_tl_state_size_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_tl_state_size_MPORT_mask", false,-1);
    tracep->declBit(c+19381,"ram_tl_state_size_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+11715+i*1,"ram_tl_state_source", true,(i+0), 6,0);
    }
    tracep->declBus(c+11016,"ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
    tracep->declBit(c+20054,"ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+19167,"ram_tl_state_source_MPORT_data", false,-1, 6,0);
    tracep->declBit(c+20054,"ram_tl_state_source_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_tl_state_source_MPORT_mask", false,-1);
    tracep->declBit(c+19381,"ram_tl_state_source_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+11716+i*1,"ram_extra_id", true,(i+0));
    }
    tracep->declBit(c+11017,"ram_extra_id_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+20054,"ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+19168,"ram_extra_id_MPORT_data", false,-1);
    tracep->declBit(c+20054,"ram_extra_id_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_extra_id_MPORT_mask", false,-1);
    tracep->declBit(c+19381,"ram_extra_id_MPORT_en", false,-1);
    tracep->declBit(c+11014,"maybe_full", false,-1);
    tracep->declBit(c+11012,"empty", false,-1);
    tracep->declBit(c+19381,"do_enq", false,-1);
    tracep->declBit(c+11717,"do_deq", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("QueueCompatibility_28 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+11018,"io_enq_ready", false,-1);
    tracep->declBit(c+19341,"io_enq_valid", false,-1);
    tracep->declBus(c+19166,"io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19167,"io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19168,"io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+11019,"io_deq_ready", false,-1);
    tracep->declBit(c+11020,"io_deq_valid", false,-1);
    tracep->declBus(c+11021,"io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+11022,"io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+11023,"io_deq_bits_extra_id", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+11718+i*1,"ram_tl_state_size", true,(i+0), 3,0);
    }
    tracep->declBus(c+11021,"ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+20054,"ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+19166,"ram_tl_state_size_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+20054,"ram_tl_state_size_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_tl_state_size_MPORT_mask", false,-1);
    tracep->declBit(c+19382,"ram_tl_state_size_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+11719+i*1,"ram_tl_state_source", true,(i+0), 6,0);
    }
    tracep->declBus(c+11022,"ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
    tracep->declBit(c+20054,"ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+19167,"ram_tl_state_source_MPORT_data", false,-1, 6,0);
    tracep->declBit(c+20054,"ram_tl_state_source_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_tl_state_source_MPORT_mask", false,-1);
    tracep->declBit(c+19382,"ram_tl_state_source_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+11720+i*1,"ram_extra_id", true,(i+0));
    }
    tracep->declBit(c+11023,"ram_extra_id_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+20054,"ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+19168,"ram_extra_id_MPORT_data", false,-1);
    tracep->declBit(c+20054,"ram_extra_id_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_extra_id_MPORT_mask", false,-1);
    tracep->declBit(c+19382,"ram_extra_id_MPORT_en", false,-1);
    tracep->declBit(c+11020,"maybe_full", false,-1);
    tracep->declBit(c+11018,"empty", false,-1);
    tracep->declBit(c+19382,"do_enq", false,-1);
    tracep->declBit(c+11721,"do_deq", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("QueueCompatibility_29 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+11024,"io_enq_ready", false,-1);
    tracep->declBit(c+19342,"io_enq_valid", false,-1);
    tracep->declBus(c+19166,"io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19167,"io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19168,"io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+11025,"io_deq_ready", false,-1);
    tracep->declBit(c+11026,"io_deq_valid", false,-1);
    tracep->declBus(c+11027,"io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+11028,"io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+11029,"io_deq_bits_extra_id", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+11722+i*1,"ram_tl_state_size", true,(i+0), 3,0);
    }
    tracep->declBus(c+11027,"ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+20054,"ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+19166,"ram_tl_state_size_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+20054,"ram_tl_state_size_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_tl_state_size_MPORT_mask", false,-1);
    tracep->declBit(c+19383,"ram_tl_state_size_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+11723+i*1,"ram_tl_state_source", true,(i+0), 6,0);
    }
    tracep->declBus(c+11028,"ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
    tracep->declBit(c+20054,"ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+19167,"ram_tl_state_source_MPORT_data", false,-1, 6,0);
    tracep->declBit(c+20054,"ram_tl_state_source_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_tl_state_source_MPORT_mask", false,-1);
    tracep->declBit(c+19383,"ram_tl_state_source_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+11724+i*1,"ram_extra_id", true,(i+0));
    }
    tracep->declBit(c+11029,"ram_extra_id_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+20054,"ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+19168,"ram_extra_id_MPORT_data", false,-1);
    tracep->declBit(c+20054,"ram_extra_id_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_extra_id_MPORT_mask", false,-1);
    tracep->declBit(c+19383,"ram_extra_id_MPORT_en", false,-1);
    tracep->declBit(c+11026,"maybe_full", false,-1);
    tracep->declBit(c+11024,"empty", false,-1);
    tracep->declBit(c+19383,"do_enq", false,-1);
    tracep->declBit(c+11725,"do_deq", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("QueueCompatibility_3 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+10868,"io_enq_ready", false,-1);
    tracep->declBit(c+19316,"io_enq_valid", false,-1);
    tracep->declBus(c+19166,"io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19167,"io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19168,"io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+10869,"io_deq_ready", false,-1);
    tracep->declBit(c+10870,"io_deq_valid", false,-1);
    tracep->declBus(c+10871,"io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+10872,"io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+10873,"io_deq_bits_extra_id", false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+11726+i*1,"ram_tl_state_size", true,(i+0), 3,0);
    }
    tracep->declBus(c+10871,"ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+11743,"ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+19166,"ram_tl_state_size_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+11744,"ram_tl_state_size_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+20056,"ram_tl_state_size_MPORT_mask", false,-1);
    tracep->declBit(c+19384,"ram_tl_state_size_MPORT_en", false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+11745+i*1,"ram_tl_state_source", true,(i+0), 6,0);
    }
    tracep->declBus(c+10872,"ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
    tracep->declBus(c+11743,"ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+19167,"ram_tl_state_source_MPORT_data", false,-1, 6,0);
    tracep->declBus(c+11744,"ram_tl_state_source_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+20056,"ram_tl_state_source_MPORT_mask", false,-1);
    tracep->declBit(c+19384,"ram_tl_state_source_MPORT_en", false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBit(c+11762+i*1,"ram_extra_id", true,(i+0));
    }
    tracep->declBit(c+10873,"ram_extra_id_io_deq_bits_MPORT_data", false,-1);
    tracep->declBus(c+11743,"ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+19168,"ram_extra_id_MPORT_data", false,-1);
    tracep->declBus(c+11744,"ram_extra_id_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+20056,"ram_extra_id_MPORT_mask", false,-1);
    tracep->declBit(c+19384,"ram_extra_id_MPORT_en", false,-1);
    tracep->declBus(c+11744,"enq_ptr_value", false,-1, 4,0);
    tracep->declBus(c+11743,"deq_ptr_value", false,-1, 4,0);
    tracep->declBit(c+11779,"maybe_full", false,-1);
    tracep->declBit(c+11780,"ptr_match", false,-1);
    tracep->declBit(c+11781,"empty", false,-1);
    tracep->declBit(c+11782,"full", false,-1);
    tracep->declBit(c+19384,"do_enq", false,-1);
    tracep->declBit(c+11783,"do_deq", false,-1);
    tracep->declBit(c+11784,"wrap", false,-1);
    tracep->declBit(c+11785,"wrap_1", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("QueueCompatibility_30 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+11030,"io_enq_ready", false,-1);
    tracep->declBit(c+19343,"io_enq_valid", false,-1);
    tracep->declBus(c+19166,"io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19167,"io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19168,"io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+11031,"io_deq_ready", false,-1);
    tracep->declBit(c+11032,"io_deq_valid", false,-1);
    tracep->declBus(c+11033,"io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+11034,"io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+11035,"io_deq_bits_extra_id", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+11786+i*1,"ram_tl_state_size", true,(i+0), 3,0);
    }
    tracep->declBus(c+11033,"ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+20054,"ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+19166,"ram_tl_state_size_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+20054,"ram_tl_state_size_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_tl_state_size_MPORT_mask", false,-1);
    tracep->declBit(c+19385,"ram_tl_state_size_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+11787+i*1,"ram_tl_state_source", true,(i+0), 6,0);
    }
    tracep->declBus(c+11034,"ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
    tracep->declBit(c+20054,"ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+19167,"ram_tl_state_source_MPORT_data", false,-1, 6,0);
    tracep->declBit(c+20054,"ram_tl_state_source_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_tl_state_source_MPORT_mask", false,-1);
    tracep->declBit(c+19385,"ram_tl_state_source_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+11788+i*1,"ram_extra_id", true,(i+0));
    }
    tracep->declBit(c+11035,"ram_extra_id_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+20054,"ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+19168,"ram_extra_id_MPORT_data", false,-1);
    tracep->declBit(c+20054,"ram_extra_id_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_extra_id_MPORT_mask", false,-1);
    tracep->declBit(c+19385,"ram_extra_id_MPORT_en", false,-1);
    tracep->declBit(c+11032,"maybe_full", false,-1);
    tracep->declBit(c+11030,"empty", false,-1);
    tracep->declBit(c+19385,"do_enq", false,-1);
    tracep->declBit(c+11789,"do_deq", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("QueueCompatibility_31 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+11036,"io_enq_ready", false,-1);
    tracep->declBit(c+19344,"io_enq_valid", false,-1);
    tracep->declBus(c+19166,"io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19167,"io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19168,"io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+11037,"io_deq_ready", false,-1);
    tracep->declBit(c+11038,"io_deq_valid", false,-1);
    tracep->declBus(c+11039,"io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+11040,"io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+11041,"io_deq_bits_extra_id", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+11790+i*1,"ram_tl_state_size", true,(i+0), 3,0);
    }
    tracep->declBus(c+11039,"ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+20054,"ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+19166,"ram_tl_state_size_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+20054,"ram_tl_state_size_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_tl_state_size_MPORT_mask", false,-1);
    tracep->declBit(c+19386,"ram_tl_state_size_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+11791+i*1,"ram_tl_state_source", true,(i+0), 6,0);
    }
    tracep->declBus(c+11040,"ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
    tracep->declBit(c+20054,"ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+19167,"ram_tl_state_source_MPORT_data", false,-1, 6,0);
    tracep->declBit(c+20054,"ram_tl_state_source_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_tl_state_source_MPORT_mask", false,-1);
    tracep->declBit(c+19386,"ram_tl_state_source_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+11792+i*1,"ram_extra_id", true,(i+0));
    }
    tracep->declBit(c+11041,"ram_extra_id_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+20054,"ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+19168,"ram_extra_id_MPORT_data", false,-1);
    tracep->declBit(c+20054,"ram_extra_id_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_extra_id_MPORT_mask", false,-1);
    tracep->declBit(c+19386,"ram_extra_id_MPORT_en", false,-1);
    tracep->declBit(c+11038,"maybe_full", false,-1);
    tracep->declBit(c+11036,"empty", false,-1);
    tracep->declBit(c+19386,"do_enq", false,-1);
    tracep->declBit(c+11793,"do_deq", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("QueueCompatibility_4 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+10874,"io_enq_ready", false,-1);
    tracep->declBit(c+19317,"io_enq_valid", false,-1);
    tracep->declBus(c+19166,"io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19167,"io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19168,"io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+10875,"io_deq_ready", false,-1);
    tracep->declBit(c+10876,"io_deq_valid", false,-1);
    tracep->declBus(c+10877,"io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+10878,"io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+10879,"io_deq_bits_extra_id", false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+11794+i*1,"ram_tl_state_size", true,(i+0), 3,0);
    }
    tracep->declBus(c+10877,"ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+11811,"ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+19166,"ram_tl_state_size_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+11812,"ram_tl_state_size_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+20056,"ram_tl_state_size_MPORT_mask", false,-1);
    tracep->declBit(c+19387,"ram_tl_state_size_MPORT_en", false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+11813+i*1,"ram_tl_state_source", true,(i+0), 6,0);
    }
    tracep->declBus(c+10878,"ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
    tracep->declBus(c+11811,"ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+19167,"ram_tl_state_source_MPORT_data", false,-1, 6,0);
    tracep->declBus(c+11812,"ram_tl_state_source_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+20056,"ram_tl_state_source_MPORT_mask", false,-1);
    tracep->declBit(c+19387,"ram_tl_state_source_MPORT_en", false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBit(c+11830+i*1,"ram_extra_id", true,(i+0));
    }
    tracep->declBit(c+10879,"ram_extra_id_io_deq_bits_MPORT_data", false,-1);
    tracep->declBus(c+11811,"ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+19168,"ram_extra_id_MPORT_data", false,-1);
    tracep->declBus(c+11812,"ram_extra_id_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+20056,"ram_extra_id_MPORT_mask", false,-1);
    tracep->declBit(c+19387,"ram_extra_id_MPORT_en", false,-1);
    tracep->declBus(c+11812,"enq_ptr_value", false,-1, 4,0);
    tracep->declBus(c+11811,"deq_ptr_value", false,-1, 4,0);
    tracep->declBit(c+11847,"maybe_full", false,-1);
    tracep->declBit(c+11848,"ptr_match", false,-1);
    tracep->declBit(c+11849,"empty", false,-1);
    tracep->declBit(c+11850,"full", false,-1);
    tracep->declBit(c+19387,"do_enq", false,-1);
    tracep->declBit(c+11851,"do_deq", false,-1);
    tracep->declBit(c+11852,"wrap", false,-1);
    tracep->declBit(c+11853,"wrap_1", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("QueueCompatibility_5 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+10880,"io_enq_ready", false,-1);
    tracep->declBit(c+19318,"io_enq_valid", false,-1);
    tracep->declBus(c+19166,"io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19167,"io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19168,"io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+10881,"io_deq_ready", false,-1);
    tracep->declBit(c+10882,"io_deq_valid", false,-1);
    tracep->declBus(c+10883,"io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+10884,"io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+10885,"io_deq_bits_extra_id", false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+11854+i*1,"ram_tl_state_size", true,(i+0), 3,0);
    }
    tracep->declBus(c+10883,"ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+11871,"ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+19166,"ram_tl_state_size_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+11872,"ram_tl_state_size_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+20056,"ram_tl_state_size_MPORT_mask", false,-1);
    tracep->declBit(c+19388,"ram_tl_state_size_MPORT_en", false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+11873+i*1,"ram_tl_state_source", true,(i+0), 6,0);
    }
    tracep->declBus(c+10884,"ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
    tracep->declBus(c+11871,"ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+19167,"ram_tl_state_source_MPORT_data", false,-1, 6,0);
    tracep->declBus(c+11872,"ram_tl_state_source_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+20056,"ram_tl_state_source_MPORT_mask", false,-1);
    tracep->declBit(c+19388,"ram_tl_state_source_MPORT_en", false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBit(c+11890+i*1,"ram_extra_id", true,(i+0));
    }
    tracep->declBit(c+10885,"ram_extra_id_io_deq_bits_MPORT_data", false,-1);
    tracep->declBus(c+11871,"ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+19168,"ram_extra_id_MPORT_data", false,-1);
    tracep->declBus(c+11872,"ram_extra_id_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+20056,"ram_extra_id_MPORT_mask", false,-1);
    tracep->declBit(c+19388,"ram_extra_id_MPORT_en", false,-1);
    tracep->declBus(c+11872,"enq_ptr_value", false,-1, 4,0);
    tracep->declBus(c+11871,"deq_ptr_value", false,-1, 4,0);
    tracep->declBit(c+11907,"maybe_full", false,-1);
    tracep->declBit(c+11908,"ptr_match", false,-1);
    tracep->declBit(c+11909,"empty", false,-1);
    tracep->declBit(c+11910,"full", false,-1);
    tracep->declBit(c+19388,"do_enq", false,-1);
    tracep->declBit(c+11911,"do_deq", false,-1);
    tracep->declBit(c+11912,"wrap", false,-1);
    tracep->declBit(c+11913,"wrap_1", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("QueueCompatibility_6 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+10886,"io_enq_ready", false,-1);
    tracep->declBit(c+19319,"io_enq_valid", false,-1);
    tracep->declBus(c+19166,"io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19167,"io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19168,"io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+10887,"io_deq_ready", false,-1);
    tracep->declBit(c+10888,"io_deq_valid", false,-1);
    tracep->declBus(c+10889,"io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+10890,"io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+10891,"io_deq_bits_extra_id", false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+11914+i*1,"ram_tl_state_size", true,(i+0), 3,0);
    }
    tracep->declBus(c+10889,"ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+11931,"ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+19166,"ram_tl_state_size_MPORT_data", false,-1, 3,0);
    tracep->declBus(c+11932,"ram_tl_state_size_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+20056,"ram_tl_state_size_MPORT_mask", false,-1);
    tracep->declBit(c+19389,"ram_tl_state_size_MPORT_en", false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBus(c+11933+i*1,"ram_tl_state_source", true,(i+0), 6,0);
    }
    tracep->declBus(c+10890,"ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
    tracep->declBus(c+11931,"ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1, 4,0);
    tracep->declBus(c+19167,"ram_tl_state_source_MPORT_data", false,-1, 6,0);
    tracep->declBus(c+11932,"ram_tl_state_source_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+20056,"ram_tl_state_source_MPORT_mask", false,-1);
    tracep->declBit(c+19389,"ram_tl_state_source_MPORT_en", false,-1);
    for (int i = 0; i < 17; ++i) {
        tracep->declBit(c+11950+i*1,"ram_extra_id", true,(i+0));
    }
    tracep->declBit(c+10891,"ram_extra_id_io_deq_bits_MPORT_data", false,-1);
    tracep->declBus(c+11931,"ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+19168,"ram_extra_id_MPORT_data", false,-1);
    tracep->declBus(c+11932,"ram_extra_id_MPORT_addr", false,-1, 4,0);
    tracep->declBit(c+20056,"ram_extra_id_MPORT_mask", false,-1);
    tracep->declBit(c+19389,"ram_extra_id_MPORT_en", false,-1);
    tracep->declBus(c+11932,"enq_ptr_value", false,-1, 4,0);
    tracep->declBus(c+11931,"deq_ptr_value", false,-1, 4,0);
    tracep->declBit(c+11967,"maybe_full", false,-1);
    tracep->declBit(c+11968,"ptr_match", false,-1);
    tracep->declBit(c+11969,"empty", false,-1);
    tracep->declBit(c+11970,"full", false,-1);
    tracep->declBit(c+19389,"do_enq", false,-1);
    tracep->declBit(c+11971,"do_deq", false,-1);
    tracep->declBit(c+11972,"wrap", false,-1);
    tracep->declBit(c+11973,"wrap_1", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("QueueCompatibility_7 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+10892,"io_enq_ready", false,-1);
    tracep->declBit(c+19320,"io_enq_valid", false,-1);
    tracep->declBus(c+19166,"io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19167,"io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19168,"io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+10893,"io_deq_ready", false,-1);
    tracep->declBit(c+10894,"io_deq_valid", false,-1);
    tracep->declBus(c+10895,"io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+10896,"io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+10897,"io_deq_bits_extra_id", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+11974+i*1,"ram_tl_state_size", true,(i+0), 3,0);
    }
    tracep->declBus(c+10895,"ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+20054,"ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+19166,"ram_tl_state_size_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+20054,"ram_tl_state_size_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_tl_state_size_MPORT_mask", false,-1);
    tracep->declBit(c+19390,"ram_tl_state_size_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+11975+i*1,"ram_tl_state_source", true,(i+0), 6,0);
    }
    tracep->declBus(c+10896,"ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
    tracep->declBit(c+20054,"ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+19167,"ram_tl_state_source_MPORT_data", false,-1, 6,0);
    tracep->declBit(c+20054,"ram_tl_state_source_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_tl_state_source_MPORT_mask", false,-1);
    tracep->declBit(c+19390,"ram_tl_state_source_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+11976+i*1,"ram_extra_id", true,(i+0));
    }
    tracep->declBit(c+10897,"ram_extra_id_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+20054,"ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+19168,"ram_extra_id_MPORT_data", false,-1);
    tracep->declBit(c+20054,"ram_extra_id_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_extra_id_MPORT_mask", false,-1);
    tracep->declBit(c+19390,"ram_extra_id_MPORT_en", false,-1);
    tracep->declBit(c+10894,"maybe_full", false,-1);
    tracep->declBit(c+10892,"empty", false,-1);
    tracep->declBit(c+19390,"do_enq", false,-1);
    tracep->declBit(c+11977,"do_deq", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("QueueCompatibility_8 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+10898,"io_enq_ready", false,-1);
    tracep->declBit(c+19321,"io_enq_valid", false,-1);
    tracep->declBus(c+19166,"io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19167,"io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19168,"io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+10899,"io_deq_ready", false,-1);
    tracep->declBit(c+10900,"io_deq_valid", false,-1);
    tracep->declBus(c+10901,"io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+10902,"io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+10903,"io_deq_bits_extra_id", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+11978+i*1,"ram_tl_state_size", true,(i+0), 3,0);
    }
    tracep->declBus(c+10901,"ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+20054,"ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+19166,"ram_tl_state_size_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+20054,"ram_tl_state_size_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_tl_state_size_MPORT_mask", false,-1);
    tracep->declBit(c+19391,"ram_tl_state_size_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+11979+i*1,"ram_tl_state_source", true,(i+0), 6,0);
    }
    tracep->declBus(c+10902,"ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
    tracep->declBit(c+20054,"ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+19167,"ram_tl_state_source_MPORT_data", false,-1, 6,0);
    tracep->declBit(c+20054,"ram_tl_state_source_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_tl_state_source_MPORT_mask", false,-1);
    tracep->declBit(c+19391,"ram_tl_state_source_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+11980+i*1,"ram_extra_id", true,(i+0));
    }
    tracep->declBit(c+10903,"ram_extra_id_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+20054,"ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+19168,"ram_extra_id_MPORT_data", false,-1);
    tracep->declBit(c+20054,"ram_extra_id_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_extra_id_MPORT_mask", false,-1);
    tracep->declBit(c+19391,"ram_extra_id_MPORT_en", false,-1);
    tracep->declBit(c+10900,"maybe_full", false,-1);
    tracep->declBit(c+10898,"empty", false,-1);
    tracep->declBit(c+19391,"do_enq", false,-1);
    tracep->declBit(c+11981,"do_deq", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("QueueCompatibility_9 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+10904,"io_enq_ready", false,-1);
    tracep->declBit(c+19322,"io_enq_valid", false,-1);
    tracep->declBus(c+19166,"io_enq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+19167,"io_enq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+19168,"io_enq_bits_extra_id", false,-1);
    tracep->declBit(c+10905,"io_deq_ready", false,-1);
    tracep->declBit(c+10906,"io_deq_valid", false,-1);
    tracep->declBus(c+10907,"io_deq_bits_tl_state_size", false,-1, 3,0);
    tracep->declBus(c+10908,"io_deq_bits_tl_state_source", false,-1, 6,0);
    tracep->declBit(c+10909,"io_deq_bits_extra_id", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+11982+i*1,"ram_tl_state_size", true,(i+0), 3,0);
    }
    tracep->declBus(c+10907,"ram_tl_state_size_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+20054,"ram_tl_state_size_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+19166,"ram_tl_state_size_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+20054,"ram_tl_state_size_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_tl_state_size_MPORT_mask", false,-1);
    tracep->declBit(c+19392,"ram_tl_state_size_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+11983+i*1,"ram_tl_state_source", true,(i+0), 6,0);
    }
    tracep->declBus(c+10908,"ram_tl_state_source_io_deq_bits_MPORT_data", false,-1, 6,0);
    tracep->declBit(c+20054,"ram_tl_state_source_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+19167,"ram_tl_state_source_MPORT_data", false,-1, 6,0);
    tracep->declBit(c+20054,"ram_tl_state_source_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_tl_state_source_MPORT_mask", false,-1);
    tracep->declBit(c+19392,"ram_tl_state_source_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+11984+i*1,"ram_extra_id", true,(i+0));
    }
    tracep->declBit(c+10909,"ram_extra_id_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+20054,"ram_extra_id_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+19168,"ram_extra_id_MPORT_data", false,-1);
    tracep->declBit(c+20054,"ram_extra_id_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_extra_id_MPORT_mask", false,-1);
    tracep->declBit(c+19392,"ram_extra_id_MPORT_en", false,-1);
    tracep->declBit(c+10906,"maybe_full", false,-1);
    tracep->declBit(c+10904,"empty", false,-1);
    tracep->declBit(c+19392,"do_enq", false,-1);
    tracep->declBit(c+11985,"do_deq", false,-1);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("axi4yank_2 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+19186,"auto_in_awready", false,-1);
    tracep->declBit(c+7360,"auto_in_awvalid", false,-1);
    tracep->declBit(c+7346,"auto_in_awid", false,-1);
    tracep->declBus(c+7347,"auto_in_awaddr", false,-1, 31,0);
    tracep->declBus(c+7348,"auto_in_awlen", false,-1, 7,0);
    tracep->declBus(c+7349,"auto_in_awsize", false,-1, 2,0);
    tracep->declBus(c+7361,"auto_in_awecho_extra_id", false,-1, 2,0);
    tracep->declBit(c+7362,"auto_in_awecho_real_last", false,-1);
    tracep->declBit(c+19179,"auto_in_wready", false,-1);
    tracep->declBit(c+7350,"auto_in_wvalid", false,-1);
    tracep->declQuad(c+7351,"auto_in_wdata", false,-1, 63,0);
    tracep->declBus(c+7353,"auto_in_wstrb", false,-1, 7,0);
    tracep->declBit(c+7354,"auto_in_wlast", false,-1);
    tracep->declBit(c+19180,"auto_in_bready", false,-1);
    tracep->declBit(c+19181,"auto_in_bvalid", false,-1);
    tracep->declBit(c+19182,"auto_in_bid", false,-1);
    tracep->declBus(c+19183,"auto_in_bresp", false,-1, 1,0);
    tracep->declBus(c+17034,"auto_in_becho_extra_id", false,-1, 2,0);
    tracep->declBit(c+19187,"auto_in_becho_real_last", false,-1);
    tracep->declBit(c+19188,"auto_in_arready", false,-1);
    tracep->declBit(c+7363,"auto_in_arvalid", false,-1);
    tracep->declBit(c+7356,"auto_in_arid", false,-1);
    tracep->declBus(c+7357,"auto_in_araddr", false,-1, 31,0);
    tracep->declBus(c+7358,"auto_in_arlen", false,-1, 7,0);
    tracep->declBus(c+7359,"auto_in_arsize", false,-1, 2,0);
    tracep->declBus(c+7364,"auto_in_arecho_extra_id", false,-1, 2,0);
    tracep->declBit(c+7365,"auto_in_arecho_real_last", false,-1);
    tracep->declBit(c+20054,"auto_in_rready", false,-1);
    tracep->declBit(c+17029,"auto_in_rvalid", false,-1);
    tracep->declBit(c+19185,"auto_in_rid", false,-1);
    tracep->declQuad(c+17030,"auto_in_rdata", false,-1, 63,0);
    tracep->declBus(c+17032,"auto_in_rresp", false,-1, 1,0);
    tracep->declBus(c+17035,"auto_in_recho_extra_id", false,-1, 2,0);
    tracep->declBit(c+17036,"auto_in_recho_real_last", false,-1);
    tracep->declBit(c+17033,"auto_in_rlast", false,-1);
    tracep->declBit(c+19178,"auto_out_awready", false,-1);
    tracep->declBit(c+7345,"auto_out_awvalid", false,-1);
    tracep->declBit(c+7346,"auto_out_awid", false,-1);
    tracep->declBus(c+7347,"auto_out_awaddr", false,-1, 31,0);
    tracep->declBus(c+7348,"auto_out_awlen", false,-1, 7,0);
    tracep->declBus(c+7349,"auto_out_awsize", false,-1, 2,0);
    tracep->declBit(c+19179,"auto_out_wready", false,-1);
    tracep->declBit(c+7350,"auto_out_wvalid", false,-1);
    tracep->declQuad(c+7351,"auto_out_wdata", false,-1, 63,0);
    tracep->declBus(c+7353,"auto_out_wstrb", false,-1, 7,0);
    tracep->declBit(c+7354,"auto_out_wlast", false,-1);
    tracep->declBit(c+19180,"auto_out_bready", false,-1);
    tracep->declBit(c+19181,"auto_out_bvalid", false,-1);
    tracep->declBit(c+19182,"auto_out_bid", false,-1);
    tracep->declBus(c+19183,"auto_out_bresp", false,-1, 1,0);
    tracep->declBit(c+19184,"auto_out_arready", false,-1);
    tracep->declBit(c+7355,"auto_out_arvalid", false,-1);
    tracep->declBit(c+7356,"auto_out_arid", false,-1);
    tracep->declBus(c+7357,"auto_out_araddr", false,-1, 31,0);
    tracep->declBus(c+7358,"auto_out_arlen", false,-1, 7,0);
    tracep->declBus(c+7359,"auto_out_arsize", false,-1, 2,0);
    tracep->declBit(c+20054,"auto_out_rready", false,-1);
    tracep->declBit(c+17029,"auto_out_rvalid", false,-1);
    tracep->declBit(c+19185,"auto_out_rid", false,-1);
    tracep->declQuad(c+17030,"auto_out_rdata", false,-1, 63,0);
    tracep->declBus(c+17032,"auto_out_rresp", false,-1, 1,0);
    tracep->declBit(c+17033,"auto_out_rlast", false,-1);
    tracep->declBit(c+20019,"QueueCompatibility_clock", false,-1);
    tracep->declBit(c+20020,"QueueCompatibility_reset", false,-1);
    tracep->declBit(c+11986,"QueueCompatibility_io_enq_ready", false,-1);
    tracep->declBit(c+19393,"QueueCompatibility_io_enq_valid", false,-1);
    tracep->declBus(c+7364,"QueueCompatibility_io_enq_bits_extra_id", false,-1, 2,0);
    tracep->declBit(c+7365,"QueueCompatibility_io_enq_bits_real_last", false,-1);
    tracep->declBit(c+20054,"QueueCompatibility_io_deq_ready", false,-1);
    tracep->declBit(c+17110,"QueueCompatibility_io_deq_valid", false,-1);
    tracep->declBus(c+11987,"QueueCompatibility_io_deq_bits_extra_id", false,-1, 2,0);
    tracep->declBit(c+11988,"QueueCompatibility_io_deq_bits_real_last", false,-1);
    tracep->declBit(c+20019,"QueueCompatibility_1_clock", false,-1);
    tracep->declBit(c+20020,"QueueCompatibility_1_reset", false,-1);
    tracep->declBit(c+11989,"QueueCompatibility_1_io_enq_ready", false,-1);
    tracep->declBit(c+19394,"QueueCompatibility_1_io_enq_valid", false,-1);
    tracep->declBus(c+7364,"QueueCompatibility_1_io_enq_bits_extra_id", false,-1, 2,0);
    tracep->declBit(c+7365,"QueueCompatibility_1_io_enq_bits_real_last", false,-1);
    tracep->declBit(c+20054,"QueueCompatibility_1_io_deq_ready", false,-1);
    tracep->declBit(c+17111,"QueueCompatibility_1_io_deq_valid", false,-1);
    tracep->declBus(c+11990,"QueueCompatibility_1_io_deq_bits_extra_id", false,-1, 2,0);
    tracep->declBit(c+11991,"QueueCompatibility_1_io_deq_bits_real_last", false,-1);
    tracep->declBit(c+20019,"QueueCompatibility_2_clock", false,-1);
    tracep->declBit(c+20020,"QueueCompatibility_2_reset", false,-1);
    tracep->declBit(c+11992,"QueueCompatibility_2_io_enq_ready", false,-1);
    tracep->declBit(c+19395,"QueueCompatibility_2_io_enq_valid", false,-1);
    tracep->declBus(c+7361,"QueueCompatibility_2_io_enq_bits_extra_id", false,-1, 2,0);
    tracep->declBit(c+7362,"QueueCompatibility_2_io_enq_bits_real_last", false,-1);
    tracep->declBit(c+19396,"QueueCompatibility_2_io_deq_ready", false,-1);
    tracep->declBit(c+19397,"QueueCompatibility_2_io_deq_valid", false,-1);
    tracep->declBus(c+11993,"QueueCompatibility_2_io_deq_bits_extra_id", false,-1, 2,0);
    tracep->declBit(c+11994,"QueueCompatibility_2_io_deq_bits_real_last", false,-1);
    tracep->declBit(c+20019,"QueueCompatibility_3_clock", false,-1);
    tracep->declBit(c+20020,"QueueCompatibility_3_reset", false,-1);
    tracep->declBit(c+11995,"QueueCompatibility_3_io_enq_ready", false,-1);
    tracep->declBit(c+19398,"QueueCompatibility_3_io_enq_valid", false,-1);
    tracep->declBus(c+7361,"QueueCompatibility_3_io_enq_bits_extra_id", false,-1, 2,0);
    tracep->declBit(c+7362,"QueueCompatibility_3_io_enq_bits_real_last", false,-1);
    tracep->declBit(c+19399,"QueueCompatibility_3_io_deq_ready", false,-1);
    tracep->declBit(c+19400,"QueueCompatibility_3_io_deq_valid", false,-1);
    tracep->declBus(c+11996,"QueueCompatibility_3_io_deq_bits_extra_id", false,-1, 2,0);
    tracep->declBit(c+11997,"QueueCompatibility_3_io_deq_bits_real_last", false,-1);
    tracep->declBit(c+11998,"arsel_0", false,-1);
    tracep->declBit(c+11999,"arsel_1", false,-1);
    tracep->declBit(c+19401,"rsel_0", false,-1);
    tracep->declBit(c+19402,"rsel_1", false,-1);
    tracep->declBit(c+12000,"awsel_0", false,-1);
    tracep->declBit(c+12001,"awsel_1", false,-1);
    tracep->declBit(c+19403,"bsel_0", false,-1);
    tracep->declBit(c+19404,"bsel_1", false,-1);
    tracep->pushNamePrefix("QueueCompatibility ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+11986,"io_enq_ready", false,-1);
    tracep->declBit(c+19393,"io_enq_valid", false,-1);
    tracep->declBus(c+7364,"io_enq_bits_extra_id", false,-1, 2,0);
    tracep->declBit(c+7365,"io_enq_bits_real_last", false,-1);
    tracep->declBit(c+20054,"io_deq_ready", false,-1);
    tracep->declBit(c+17110,"io_deq_valid", false,-1);
    tracep->declBus(c+11987,"io_deq_bits_extra_id", false,-1, 2,0);
    tracep->declBit(c+11988,"io_deq_bits_real_last", false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+12002+i*1,"ram_extra_id", true,(i+0), 2,0);
    }
    tracep->declBus(c+12006,"ram_extra_id_io_deq_bits_MPORT_data", false,-1, 2,0);
    tracep->declBus(c+12007,"ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 1,0);
    tracep->declBus(c+7364,"ram_extra_id_MPORT_data", false,-1, 2,0);
    tracep->declBus(c+12008,"ram_extra_id_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+20056,"ram_extra_id_MPORT_mask", false,-1);
    tracep->declBit(c+19405,"ram_extra_id_MPORT_en", false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declBit(c+12009+i*1,"ram_real_last", true,(i+0));
    }
    tracep->declBit(c+12013,"ram_real_last_io_deq_bits_MPORT_data", false,-1);
    tracep->declBus(c+12007,"ram_real_last_io_deq_bits_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+7365,"ram_real_last_MPORT_data", false,-1);
    tracep->declBus(c+12008,"ram_real_last_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+20056,"ram_real_last_MPORT_mask", false,-1);
    tracep->declBit(c+19405,"ram_real_last_MPORT_en", false,-1);
    tracep->declBus(c+12008,"enq_ptr_value", false,-1, 1,0);
    tracep->declBus(c+12007,"deq_ptr_value", false,-1, 1,0);
    tracep->declBit(c+12014,"maybe_full", false,-1);
    tracep->declBit(c+12015,"ptr_match", false,-1);
    tracep->declBit(c+12016,"empty", false,-1);
    tracep->declBit(c+12017,"full", false,-1);
    tracep->declBit(c+19405,"do_enq", false,-1);
    tracep->declBit(c+20125,"do_deq", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("QueueCompatibility_1 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+11989,"io_enq_ready", false,-1);
    tracep->declBit(c+19394,"io_enq_valid", false,-1);
    tracep->declBus(c+7364,"io_enq_bits_extra_id", false,-1, 2,0);
    tracep->declBit(c+7365,"io_enq_bits_real_last", false,-1);
    tracep->declBit(c+20054,"io_deq_ready", false,-1);
    tracep->declBit(c+17111,"io_deq_valid", false,-1);
    tracep->declBus(c+11990,"io_deq_bits_extra_id", false,-1, 2,0);
    tracep->declBit(c+11991,"io_deq_bits_real_last", false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+12018+i*1,"ram_extra_id", true,(i+0), 2,0);
    }
    tracep->declBus(c+12022,"ram_extra_id_io_deq_bits_MPORT_data", false,-1, 2,0);
    tracep->declBus(c+12023,"ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 1,0);
    tracep->declBus(c+7364,"ram_extra_id_MPORT_data", false,-1, 2,0);
    tracep->declBus(c+12024,"ram_extra_id_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+20056,"ram_extra_id_MPORT_mask", false,-1);
    tracep->declBit(c+19406,"ram_extra_id_MPORT_en", false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declBit(c+12025+i*1,"ram_real_last", true,(i+0));
    }
    tracep->declBit(c+12029,"ram_real_last_io_deq_bits_MPORT_data", false,-1);
    tracep->declBus(c+12023,"ram_real_last_io_deq_bits_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+7365,"ram_real_last_MPORT_data", false,-1);
    tracep->declBus(c+12024,"ram_real_last_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+20056,"ram_real_last_MPORT_mask", false,-1);
    tracep->declBit(c+19406,"ram_real_last_MPORT_en", false,-1);
    tracep->declBus(c+12024,"enq_ptr_value", false,-1, 1,0);
    tracep->declBus(c+12023,"deq_ptr_value", false,-1, 1,0);
    tracep->declBit(c+12030,"maybe_full", false,-1);
    tracep->declBit(c+12031,"ptr_match", false,-1);
    tracep->declBit(c+12032,"empty", false,-1);
    tracep->declBit(c+12033,"full", false,-1);
    tracep->declBit(c+19406,"do_enq", false,-1);
    tracep->declBit(c+20125,"do_deq", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("QueueCompatibility_2 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+11992,"io_enq_ready", false,-1);
    tracep->declBit(c+19395,"io_enq_valid", false,-1);
    tracep->declBus(c+7361,"io_enq_bits_extra_id", false,-1, 2,0);
    tracep->declBit(c+7362,"io_enq_bits_real_last", false,-1);
    tracep->declBit(c+19396,"io_deq_ready", false,-1);
    tracep->declBit(c+19397,"io_deq_valid", false,-1);
    tracep->declBus(c+11993,"io_deq_bits_extra_id", false,-1, 2,0);
    tracep->declBit(c+11994,"io_deq_bits_real_last", false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+12034+i*1,"ram_extra_id", true,(i+0), 2,0);
    }
    tracep->declBus(c+12038,"ram_extra_id_io_deq_bits_MPORT_data", false,-1, 2,0);
    tracep->declBus(c+12039,"ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 1,0);
    tracep->declBus(c+7361,"ram_extra_id_MPORT_data", false,-1, 2,0);
    tracep->declBus(c+12040,"ram_extra_id_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+20056,"ram_extra_id_MPORT_mask", false,-1);
    tracep->declBit(c+19407,"ram_extra_id_MPORT_en", false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declBit(c+12041+i*1,"ram_real_last", true,(i+0));
    }
    tracep->declBit(c+12045,"ram_real_last_io_deq_bits_MPORT_data", false,-1);
    tracep->declBus(c+12039,"ram_real_last_io_deq_bits_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+7362,"ram_real_last_MPORT_data", false,-1);
    tracep->declBus(c+12040,"ram_real_last_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+20056,"ram_real_last_MPORT_mask", false,-1);
    tracep->declBit(c+19407,"ram_real_last_MPORT_en", false,-1);
    tracep->declBus(c+12040,"enq_ptr_value", false,-1, 1,0);
    tracep->declBus(c+12039,"deq_ptr_value", false,-1, 1,0);
    tracep->declBit(c+12046,"maybe_full", false,-1);
    tracep->declBit(c+12047,"ptr_match", false,-1);
    tracep->declBit(c+12048,"empty", false,-1);
    tracep->declBit(c+12049,"full", false,-1);
    tracep->declBit(c+19407,"do_enq", false,-1);
    tracep->declBit(c+19408,"do_deq", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("QueueCompatibility_3 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+11995,"io_enq_ready", false,-1);
    tracep->declBit(c+19398,"io_enq_valid", false,-1);
    tracep->declBus(c+7361,"io_enq_bits_extra_id", false,-1, 2,0);
    tracep->declBit(c+7362,"io_enq_bits_real_last", false,-1);
    tracep->declBit(c+19399,"io_deq_ready", false,-1);
    tracep->declBit(c+19400,"io_deq_valid", false,-1);
    tracep->declBus(c+11996,"io_deq_bits_extra_id", false,-1, 2,0);
    tracep->declBit(c+11997,"io_deq_bits_real_last", false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declBus(c+12050+i*1,"ram_extra_id", true,(i+0), 2,0);
    }
    tracep->declBus(c+12054,"ram_extra_id_io_deq_bits_MPORT_data", false,-1, 2,0);
    tracep->declBus(c+12055,"ram_extra_id_io_deq_bits_MPORT_addr", false,-1, 1,0);
    tracep->declBus(c+7361,"ram_extra_id_MPORT_data", false,-1, 2,0);
    tracep->declBus(c+12056,"ram_extra_id_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+20056,"ram_extra_id_MPORT_mask", false,-1);
    tracep->declBit(c+19409,"ram_extra_id_MPORT_en", false,-1);
    for (int i = 0; i < 4; ++i) {
        tracep->declBit(c+12057+i*1,"ram_real_last", true,(i+0));
    }
    tracep->declBit(c+12061,"ram_real_last_io_deq_bits_MPORT_data", false,-1);
    tracep->declBus(c+12055,"ram_real_last_io_deq_bits_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+7362,"ram_real_last_MPORT_data", false,-1);
    tracep->declBus(c+12056,"ram_real_last_MPORT_addr", false,-1, 1,0);
    tracep->declBit(c+20056,"ram_real_last_MPORT_mask", false,-1);
    tracep->declBit(c+19409,"ram_real_last_MPORT_en", false,-1);
    tracep->declBus(c+12056,"enq_ptr_value", false,-1, 1,0);
    tracep->declBus(c+12055,"deq_ptr_value", false,-1, 1,0);
    tracep->declBit(c+12062,"maybe_full", false,-1);
    tracep->declBit(c+12063,"ptr_match", false,-1);
    tracep->declBit(c+12064,"empty", false,-1);
    tracep->declBit(c+12065,"full", false,-1);
    tracep->declBit(c+19409,"do_enq", false,-1);
    tracep->declBit(c+19410,"do_deq", false,-1);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("chiplink ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+19154,"auto_mbypass_out_a_ready", false,-1);
    tracep->declBit(c+19155,"auto_mbypass_out_a_valid", false,-1);
    tracep->declBus(c+7280,"auto_mbypass_out_a_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7281,"auto_mbypass_out_a_bits_param", false,-1, 2,0);
    tracep->declBus(c+7282,"auto_mbypass_out_a_bits_size", false,-1, 3,0);
    tracep->declBus(c+7283,"auto_mbypass_out_a_bits_source", false,-1, 5,0);
    tracep->declBus(c+7284,"auto_mbypass_out_a_bits_address", false,-1, 31,0);
    tracep->declBus(c+7285,"auto_mbypass_out_a_bits_mask", false,-1, 3,0);
    tracep->declBus(c+7286,"auto_mbypass_out_a_bits_data", false,-1, 31,0);
    tracep->declBit(c+7287,"auto_mbypass_out_c_ready", false,-1);
    tracep->declBit(c+18169,"auto_mbypass_out_c_valid", false,-1);
    tracep->declBus(c+7219,"auto_mbypass_out_c_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7220,"auto_mbypass_out_c_bits_param", false,-1, 2,0);
    tracep->declBus(c+7221,"auto_mbypass_out_c_bits_size", false,-1, 3,0);
    tracep->declBus(c+7288,"auto_mbypass_out_c_bits_source", false,-1, 5,0);
    tracep->declBus(c+7223,"auto_mbypass_out_c_bits_address", false,-1, 31,0);
    tracep->declBit(c+7289,"auto_mbypass_out_d_ready", false,-1);
    tracep->declBit(c+7290,"auto_mbypass_out_d_valid", false,-1);
    tracep->declBus(c+7291,"auto_mbypass_out_d_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7292,"auto_mbypass_out_d_bits_param", false,-1, 1,0);
    tracep->declBus(c+7293,"auto_mbypass_out_d_bits_size", false,-1, 3,0);
    tracep->declBus(c+7294,"auto_mbypass_out_d_bits_source", false,-1, 5,0);
    tracep->declBit(c+7295,"auto_mbypass_out_d_bits_denied", false,-1);
    tracep->declBus(c+7296,"auto_mbypass_out_d_bits_data", false,-1, 31,0);
    tracep->declBit(c+7297,"auto_mbypass_out_d_bits_corrupt", false,-1);
    tracep->declBit(c+7234,"auto_mbypass_out_e_ready", false,-1);
    tracep->declBit(c+16361,"auto_mbypass_out_e_valid", false,-1);
    tracep->declBit(c+7235,"auto_mbypass_out_e_bits_sink", false,-1);
    tracep->declBit(c+19144,"auto_sbypass_node_in_in_a_ready", false,-1);
    tracep->declBit(c+7279,"auto_sbypass_node_in_in_a_valid", false,-1);
    tracep->declBus(c+7264,"auto_sbypass_node_in_in_a_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7265,"auto_sbypass_node_in_in_a_bits_size", false,-1, 2,0);
    tracep->declBus(c+7266,"auto_sbypass_node_in_in_a_bits_source", false,-1, 3,0);
    tracep->declBus(c+7267,"auto_sbypass_node_in_in_a_bits_address", false,-1, 31,0);
    tracep->declBus(c+7268,"auto_sbypass_node_in_in_a_bits_mask", false,-1, 3,0);
    tracep->declBus(c+7269,"auto_sbypass_node_in_in_a_bits_data", false,-1, 31,0);
    tracep->declBit(c+19145,"auto_sbypass_node_in_in_d_ready", false,-1);
    tracep->declBit(c+19146,"auto_sbypass_node_in_in_d_valid", false,-1);
    tracep->declBus(c+19147,"auto_sbypass_node_in_in_d_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+19148,"auto_sbypass_node_in_in_d_bits_param", false,-1, 1,0);
    tracep->declBus(c+19149,"auto_sbypass_node_in_in_d_bits_size", false,-1, 2,0);
    tracep->declBus(c+19150,"auto_sbypass_node_in_in_d_bits_source", false,-1, 3,0);
    tracep->declBus(c+19151,"auto_sbypass_node_in_in_d_bits_sink", false,-1, 4,0);
    tracep->declBit(c+19152,"auto_sbypass_node_in_in_d_bits_denied", false,-1);
    tracep->declBus(c+17020,"auto_sbypass_node_in_in_d_bits_data", false,-1, 31,0);
    tracep->declBit(c+19153,"auto_sbypass_node_in_in_d_bits_corrupt", false,-1);
    tracep->declBit(c+20019,"auto_io_out_c2b_clk", false,-1);
    tracep->declBit(c+20021,"auto_io_out_c2b_rst", false,-1);
    tracep->declBit(c+1547,"auto_io_out_c2b_send", false,-1);
    tracep->declBus(c+1548,"auto_io_out_c2b_data", false,-1, 31,0);
    tracep->declBit(c+20019,"auto_io_out_b2c_clk", false,-1);
    tracep->declBit(c+20021,"auto_io_out_b2c_rst", false,-1);
    tracep->declBit(c+1545,"auto_io_out_b2c_send", false,-1);
    tracep->declBus(c+1546,"auto_io_out_b2c_data", false,-1, 31,0);
    tracep->declBit(c+20019,"sbypass_clock", false,-1);
    tracep->declBit(c+20020,"sbypass_reset", false,-1);
    tracep->declBit(c+12066,"sbypass_auto_node_out_out_a_ready", false,-1);
    tracep->declBit(c+19411,"sbypass_auto_node_out_out_a_valid", false,-1);
    tracep->declBus(c+7264,"sbypass_auto_node_out_out_a_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7265,"sbypass_auto_node_out_out_a_bits_size", false,-1, 2,0);
    tracep->declBus(c+7266,"sbypass_auto_node_out_out_a_bits_source", false,-1, 3,0);
    tracep->declBus(c+7267,"sbypass_auto_node_out_out_a_bits_address", false,-1, 31,0);
    tracep->declBus(c+7268,"sbypass_auto_node_out_out_a_bits_mask", false,-1, 3,0);
    tracep->declBus(c+7269,"sbypass_auto_node_out_out_a_bits_data", false,-1, 31,0);
    tracep->declBit(c+19412,"sbypass_auto_node_out_out_d_ready", false,-1);
    tracep->declBit(c+18173,"sbypass_auto_node_out_out_d_valid", false,-1);
    tracep->declBus(c+12067,"sbypass_auto_node_out_out_d_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+12068,"sbypass_auto_node_out_out_d_bits_param", false,-1, 1,0);
    tracep->declBus(c+12069,"sbypass_auto_node_out_out_d_bits_size", false,-1, 2,0);
    tracep->declBus(c+12070,"sbypass_auto_node_out_out_d_bits_source", false,-1, 3,0);
    tracep->declBus(c+12071,"sbypass_auto_node_out_out_d_bits_sink", false,-1, 4,0);
    tracep->declBit(c+12072,"sbypass_auto_node_out_out_d_bits_denied", false,-1);
    tracep->declBus(c+12073,"sbypass_auto_node_out_out_d_bits_data", false,-1, 31,0);
    tracep->declBit(c+12074,"sbypass_auto_node_out_out_d_bits_corrupt", false,-1);
    tracep->declBit(c+19144,"sbypass_auto_node_in_in_a_ready", false,-1);
    tracep->declBit(c+7279,"sbypass_auto_node_in_in_a_valid", false,-1);
    tracep->declBus(c+7264,"sbypass_auto_node_in_in_a_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7265,"sbypass_auto_node_in_in_a_bits_size", false,-1, 2,0);
    tracep->declBus(c+7266,"sbypass_auto_node_in_in_a_bits_source", false,-1, 3,0);
    tracep->declBus(c+7267,"sbypass_auto_node_in_in_a_bits_address", false,-1, 31,0);
    tracep->declBus(c+7268,"sbypass_auto_node_in_in_a_bits_mask", false,-1, 3,0);
    tracep->declBus(c+7269,"sbypass_auto_node_in_in_a_bits_data", false,-1, 31,0);
    tracep->declBit(c+19145,"sbypass_auto_node_in_in_d_ready", false,-1);
    tracep->declBit(c+19146,"sbypass_auto_node_in_in_d_valid", false,-1);
    tracep->declBus(c+19147,"sbypass_auto_node_in_in_d_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+19148,"sbypass_auto_node_in_in_d_bits_param", false,-1, 1,0);
    tracep->declBus(c+19149,"sbypass_auto_node_in_in_d_bits_size", false,-1, 2,0);
    tracep->declBus(c+19150,"sbypass_auto_node_in_in_d_bits_source", false,-1, 3,0);
    tracep->declBus(c+19151,"sbypass_auto_node_in_in_d_bits_sink", false,-1, 4,0);
    tracep->declBit(c+19152,"sbypass_auto_node_in_in_d_bits_denied", false,-1);
    tracep->declBus(c+17020,"sbypass_auto_node_in_in_d_bits_data", false,-1, 31,0);
    tracep->declBit(c+19153,"sbypass_auto_node_in_in_d_bits_corrupt", false,-1);
    tracep->declBit(c+20042,"sbypass_io_bypass", false,-1);
    tracep->declBit(c+20019,"mbypass_clock", false,-1);
    tracep->declBit(c+20020,"mbypass_reset", false,-1);
    tracep->declBit(c+19413,"mbypass_auto_in_1_a_ready", false,-1);
    tracep->declBit(c+18174,"mbypass_auto_in_1_a_valid", false,-1);
    tracep->declBus(c+12075,"mbypass_auto_in_1_a_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+12076,"mbypass_auto_in_1_a_bits_param", false,-1, 2,0);
    tracep->declBus(c+12077,"mbypass_auto_in_1_a_bits_size", false,-1, 3,0);
    tracep->declBus(c+12078,"mbypass_auto_in_1_a_bits_source", false,-1, 5,0);
    tracep->declBus(c+12079,"mbypass_auto_in_1_a_bits_address", false,-1, 31,0);
    tracep->declBus(c+12080,"mbypass_auto_in_1_a_bits_mask", false,-1, 3,0);
    tracep->declBus(c+12081,"mbypass_auto_in_1_a_bits_data", false,-1, 31,0);
    tracep->declBit(c+12082,"mbypass_auto_in_1_c_ready", false,-1);
    tracep->declBit(c+18175,"mbypass_auto_in_1_c_valid", false,-1);
    tracep->declBus(c+12083,"mbypass_auto_in_1_c_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+12084,"mbypass_auto_in_1_c_bits_param", false,-1, 2,0);
    tracep->declBus(c+12085,"mbypass_auto_in_1_c_bits_size", false,-1, 3,0);
    tracep->declBus(c+12086,"mbypass_auto_in_1_c_bits_source", false,-1, 5,0);
    tracep->declBus(c+12087,"mbypass_auto_in_1_c_bits_address", false,-1, 31,0);
    tracep->declBit(c+12088,"mbypass_auto_in_1_d_ready", false,-1);
    tracep->declBit(c+12089,"mbypass_auto_in_1_d_valid", false,-1);
    tracep->declBus(c+7291,"mbypass_auto_in_1_d_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7292,"mbypass_auto_in_1_d_bits_param", false,-1, 1,0);
    tracep->declBus(c+7293,"mbypass_auto_in_1_d_bits_size", false,-1, 3,0);
    tracep->declBus(c+7294,"mbypass_auto_in_1_d_bits_source", false,-1, 5,0);
    tracep->declBit(c+7295,"mbypass_auto_in_1_d_bits_denied", false,-1);
    tracep->declBus(c+7296,"mbypass_auto_in_1_d_bits_data", false,-1, 31,0);
    tracep->declBit(c+12090,"mbypass_auto_in_1_e_ready", false,-1);
    tracep->declBit(c+17690,"mbypass_auto_in_1_e_valid", false,-1);
    tracep->declBit(c+12091,"mbypass_auto_in_1_e_bits_sink", false,-1);
    tracep->declBit(c+19154,"mbypass_auto_out_a_ready", false,-1);
    tracep->declBit(c+19155,"mbypass_auto_out_a_valid", false,-1);
    tracep->declBus(c+7280,"mbypass_auto_out_a_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7281,"mbypass_auto_out_a_bits_param", false,-1, 2,0);
    tracep->declBus(c+7282,"mbypass_auto_out_a_bits_size", false,-1, 3,0);
    tracep->declBus(c+7283,"mbypass_auto_out_a_bits_source", false,-1, 5,0);
    tracep->declBus(c+7284,"mbypass_auto_out_a_bits_address", false,-1, 31,0);
    tracep->declBus(c+7285,"mbypass_auto_out_a_bits_mask", false,-1, 3,0);
    tracep->declBus(c+7286,"mbypass_auto_out_a_bits_data", false,-1, 31,0);
    tracep->declBit(c+7287,"mbypass_auto_out_c_ready", false,-1);
    tracep->declBit(c+18169,"mbypass_auto_out_c_valid", false,-1);
    tracep->declBus(c+7219,"mbypass_auto_out_c_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7220,"mbypass_auto_out_c_bits_param", false,-1, 2,0);
    tracep->declBus(c+7221,"mbypass_auto_out_c_bits_size", false,-1, 3,0);
    tracep->declBus(c+7288,"mbypass_auto_out_c_bits_source", false,-1, 5,0);
    tracep->declBus(c+7223,"mbypass_auto_out_c_bits_address", false,-1, 31,0);
    tracep->declBit(c+7289,"mbypass_auto_out_d_ready", false,-1);
    tracep->declBit(c+7290,"mbypass_auto_out_d_valid", false,-1);
    tracep->declBus(c+7291,"mbypass_auto_out_d_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7292,"mbypass_auto_out_d_bits_param", false,-1, 1,0);
    tracep->declBus(c+7293,"mbypass_auto_out_d_bits_size", false,-1, 3,0);
    tracep->declBus(c+7294,"mbypass_auto_out_d_bits_source", false,-1, 5,0);
    tracep->declBit(c+7295,"mbypass_auto_out_d_bits_denied", false,-1);
    tracep->declBus(c+7296,"mbypass_auto_out_d_bits_data", false,-1, 31,0);
    tracep->declBit(c+7297,"mbypass_auto_out_d_bits_corrupt", false,-1);
    tracep->declBit(c+7234,"mbypass_auto_out_e_ready", false,-1);
    tracep->declBit(c+16361,"mbypass_auto_out_e_valid", false,-1);
    tracep->declBit(c+7235,"mbypass_auto_out_e_bits_sink", false,-1);
    tracep->declBit(c+20042,"mbypass_io_bypass", false,-1);
    tracep->declBit(c+20019,"monitor_clock", false,-1);
    tracep->declBit(c+20020,"monitor_reset", false,-1);
    tracep->declBit(c+12066,"monitor_io_in_a_ready", false,-1);
    tracep->declBit(c+19411,"monitor_io_in_a_valid", false,-1);
    tracep->declBus(c+7264,"monitor_io_in_a_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7265,"monitor_io_in_a_bits_size", false,-1, 2,0);
    tracep->declBus(c+7266,"monitor_io_in_a_bits_source", false,-1, 3,0);
    tracep->declBus(c+7267,"monitor_io_in_a_bits_address", false,-1, 31,0);
    tracep->declBus(c+7268,"monitor_io_in_a_bits_mask", false,-1, 3,0);
    tracep->declBit(c+19412,"monitor_io_in_d_ready", false,-1);
    tracep->declBit(c+18173,"monitor_io_in_d_valid", false,-1);
    tracep->declBus(c+12067,"monitor_io_in_d_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+12068,"monitor_io_in_d_bits_param", false,-1, 1,0);
    tracep->declBus(c+12069,"monitor_io_in_d_bits_size", false,-1, 2,0);
    tracep->declBus(c+12070,"monitor_io_in_d_bits_source", false,-1, 3,0);
    tracep->declBus(c+12071,"monitor_io_in_d_bits_sink", false,-1, 4,0);
    tracep->declBit(c+12072,"monitor_io_in_d_bits_denied", false,-1);
    tracep->declBit(c+12074,"monitor_io_in_d_bits_corrupt", false,-1);
    tracep->declBit(c+20019,"sinkA_clock", false,-1);
    tracep->declBit(c+20020,"sinkA_reset", false,-1);
    tracep->declBit(c+12066,"sinkA_io_a_ready", false,-1);
    tracep->declBit(c+19411,"sinkA_io_a_valid", false,-1);
    tracep->declBus(c+7264,"sinkA_io_a_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7265,"sinkA_io_a_bits_size", false,-1, 2,0);
    tracep->declBus(c+7266,"sinkA_io_a_bits_source", false,-1, 3,0);
    tracep->declBus(c+7267,"sinkA_io_a_bits_address", false,-1, 31,0);
    tracep->declBus(c+7268,"sinkA_io_a_bits_mask", false,-1, 3,0);
    tracep->declBus(c+7269,"sinkA_io_a_bits_data", false,-1, 31,0);
    tracep->declBit(c+12092,"sinkA_io_q_ready", false,-1);
    tracep->declBit(c+19414,"sinkA_io_q_valid", false,-1);
    tracep->declBus(c+12093,"sinkA_io_q_bits_data", false,-1, 31,0);
    tracep->declBit(c+12094,"sinkA_io_q_bits_last", false,-1);
    tracep->declBus(c+12095,"sinkA_io_q_bits_beats", false,-1, 6,0);
    tracep->declBit(c+20019,"sinkB_clock", false,-1);
    tracep->declBit(c+20020,"sinkB_reset", false,-1);
    tracep->declBit(c+12096,"sinkB_io_q_ready", false,-1);
    tracep->declBit(c+20054,"sinkB_io_q_valid", false,-1);
    tracep->declBus(c+12097,"sinkB_io_q_bits_data", false,-1, 31,0);
    tracep->declBit(c+12098,"sinkB_io_q_bits_last", false,-1);
    tracep->declBit(c+20019,"sinkC_clock", false,-1);
    tracep->declBit(c+20020,"sinkC_reset", false,-1);
    tracep->declBit(c+12099,"sinkC_io_q_ready", false,-1);
    tracep->declBit(c+20054,"sinkC_io_q_valid", false,-1);
    tracep->declBus(c+12100,"sinkC_io_q_bits_data", false,-1, 31,0);
    tracep->declBit(c+12101,"sinkC_io_q_bits_last", false,-1);
    tracep->declBit(c+20019,"sinkD_clock", false,-1);
    tracep->declBit(c+20020,"sinkD_reset", false,-1);
    tracep->declBit(c+12088,"sinkD_io_d_ready", false,-1);
    tracep->declBit(c+12089,"sinkD_io_d_valid", false,-1);
    tracep->declBus(c+7291,"sinkD_io_d_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7292,"sinkD_io_d_bits_param", false,-1, 1,0);
    tracep->declBus(c+7293,"sinkD_io_d_bits_size", false,-1, 3,0);
    tracep->declBus(c+7294,"sinkD_io_d_bits_source", false,-1, 5,0);
    tracep->declBit(c+7295,"sinkD_io_d_bits_denied", false,-1);
    tracep->declBus(c+7296,"sinkD_io_d_bits_data", false,-1, 31,0);
    tracep->declBit(c+12102,"sinkD_io_q_ready", false,-1);
    tracep->declBit(c+12103,"sinkD_io_q_valid", false,-1);
    tracep->declBus(c+19415,"sinkD_io_q_bits_data", false,-1, 31,0);
    tracep->declBit(c+12104,"sinkD_io_q_bits_last", false,-1);
    tracep->declBus(c+12105,"sinkD_io_q_bits_beats", false,-1, 6,0);
    tracep->declBit(c+12106,"sinkD_io_a_tlSource_valid", false,-1);
    tracep->declBus(c+12107,"sinkD_io_a_tlSource_bits", false,-1, 5,0);
    tracep->declBus(c+17112,"sinkD_io_a_clSource", false,-1, 15,0);
    tracep->declBit(c+12108,"sinkD_io_c_tlSource_valid", false,-1);
    tracep->declBus(c+12107,"sinkD_io_c_tlSource_bits", false,-1, 5,0);
    tracep->declBus(c+16578,"sinkD_io_c_clSource", false,-1, 15,0);
    tracep->declBus(c+17113,"sinkE_io_q_bits_data", false,-1, 31,0);
    tracep->declBus(c+17114,"sinkE_io_d_clSink", false,-1, 15,0);
    tracep->declBit(c+20019,"sourceA_clock", false,-1);
    tracep->declBit(c+20020,"sourceA_reset", false,-1);
    tracep->declBit(c+19413,"sourceA_io_a_ready", false,-1);
    tracep->declBit(c+18174,"sourceA_io_a_valid", false,-1);
    tracep->declBus(c+12075,"sourceA_io_a_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+12076,"sourceA_io_a_bits_param", false,-1, 2,0);
    tracep->declBus(c+12077,"sourceA_io_a_bits_size", false,-1, 3,0);
    tracep->declBus(c+12078,"sourceA_io_a_bits_source", false,-1, 5,0);
    tracep->declBus(c+12079,"sourceA_io_a_bits_address", false,-1, 31,0);
    tracep->declBus(c+12080,"sourceA_io_a_bits_mask", false,-1, 3,0);
    tracep->declBus(c+12081,"sourceA_io_a_bits_data", false,-1, 31,0);
    tracep->declBit(c+17115,"sourceA_io_q_ready", false,-1);
    tracep->declBit(c+17691,"sourceA_io_q_valid", false,-1);
    tracep->declBus(c+12109,"sourceA_io_q_bits", false,-1, 31,0);
    tracep->declBit(c+12106,"sourceA_io_d_tlSource_valid", false,-1);
    tracep->declBus(c+12107,"sourceA_io_d_tlSource_bits", false,-1, 5,0);
    tracep->declBus(c+17112,"sourceA_io_d_clSource", false,-1, 15,0);
    tracep->declBit(c+20019,"sourceB_clock", false,-1);
    tracep->declBit(c+20020,"sourceB_reset", false,-1);
    tracep->declBit(c+12110,"sourceB_io_q_ready", false,-1);
    tracep->declBit(c+17692,"sourceB_io_q_valid", false,-1);
    tracep->declBus(c+12111,"sourceB_io_q_bits", false,-1, 31,0);
    tracep->declBit(c+20019,"sourceC_clock", false,-1);
    tracep->declBit(c+20020,"sourceC_reset", false,-1);
    tracep->declBit(c+12082,"sourceC_io_c_ready", false,-1);
    tracep->declBit(c+18175,"sourceC_io_c_valid", false,-1);
    tracep->declBus(c+12083,"sourceC_io_c_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+12084,"sourceC_io_c_bits_param", false,-1, 2,0);
    tracep->declBus(c+12085,"sourceC_io_c_bits_size", false,-1, 3,0);
    tracep->declBus(c+12086,"sourceC_io_c_bits_source", false,-1, 5,0);
    tracep->declBus(c+12087,"sourceC_io_c_bits_address", false,-1, 31,0);
    tracep->declBit(c+12112,"sourceC_io_q_ready", false,-1);
    tracep->declBit(c+17693,"sourceC_io_q_valid", false,-1);
    tracep->declBus(c+12113,"sourceC_io_q_bits", false,-1, 31,0);
    tracep->declBit(c+12108,"sourceC_io_d_tlSource_valid", false,-1);
    tracep->declBus(c+12107,"sourceC_io_d_tlSource_bits", false,-1, 5,0);
    tracep->declBus(c+16578,"sourceC_io_d_clSource", false,-1, 15,0);
    tracep->declBit(c+20019,"sourceD_clock", false,-1);
    tracep->declBit(c+20020,"sourceD_reset", false,-1);
    tracep->declBit(c+19412,"sourceD_io_d_ready", false,-1);
    tracep->declBit(c+18173,"sourceD_io_d_valid", false,-1);
    tracep->declBus(c+12067,"sourceD_io_d_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+12068,"sourceD_io_d_bits_param", false,-1, 1,0);
    tracep->declBus(c+12069,"sourceD_io_d_bits_size", false,-1, 2,0);
    tracep->declBus(c+12070,"sourceD_io_d_bits_source", false,-1, 3,0);
    tracep->declBus(c+12071,"sourceD_io_d_bits_sink", false,-1, 4,0);
    tracep->declBit(c+12072,"sourceD_io_d_bits_denied", false,-1);
    tracep->declBus(c+12073,"sourceD_io_d_bits_data", false,-1, 31,0);
    tracep->declBit(c+12074,"sourceD_io_d_bits_corrupt", false,-1);
    tracep->declBit(c+17116,"sourceD_io_q_ready", false,-1);
    tracep->declBit(c+17694,"sourceD_io_q_valid", false,-1);
    tracep->declBus(c+12073,"sourceD_io_q_bits", false,-1, 31,0);
    tracep->declBus(c+17114,"sourceD_io_e_clSink", false,-1, 15,0);
    tracep->declBit(c+12090,"sourceE_io_e_ready", false,-1);
    tracep->declBit(c+17690,"sourceE_io_e_valid", false,-1);
    tracep->declBit(c+12091,"sourceE_io_e_bits_sink", false,-1);
    tracep->declBit(c+12090,"sourceE_io_q_ready", false,-1);
    tracep->declBit(c+17690,"sourceE_io_q_valid", false,-1);
    tracep->declBus(c+12114,"sourceE_io_q_bits", false,-1, 31,0);
    tracep->declBit(c+20019,"rx_clock", false,-1);
    tracep->declBit(c+18563,"rx_reset", false,-1);
    tracep->declBit(c+1545,"rx_io_b2c_send", false,-1);
    tracep->declBus(c+1546,"rx_io_b2c_data", false,-1, 31,0);
    tracep->declBus(c+12115,"rx_io_a_mem_0", false,-1, 31,0);
    tracep->declBus(c+12116,"rx_io_a_mem_1", false,-1, 31,0);
    tracep->declBus(c+12117,"rx_io_a_mem_2", false,-1, 31,0);
    tracep->declBus(c+12118,"rx_io_a_mem_3", false,-1, 31,0);
    tracep->declBus(c+12119,"rx_io_a_mem_4", false,-1, 31,0);
    tracep->declBus(c+12120,"rx_io_a_mem_5", false,-1, 31,0);
    tracep->declBus(c+12121,"rx_io_a_mem_6", false,-1, 31,0);
    tracep->declBus(c+12122,"rx_io_a_mem_7", false,-1, 31,0);
    tracep->declBus(c+18522,"rx_io_a_ridx", false,-1, 3,0);
    tracep->declBus(c+17984,"rx_io_a_widx", false,-1, 3,0);
    tracep->declBit(c+18188,"rx_io_a_safe_ridx_valid", false,-1);
    tracep->declBit(c+18189,"rx_io_a_safe_widx_valid", false,-1);
    tracep->declBit(c+18564,"rx_io_a_safe_source_reset_n", false,-1);
    tracep->declBit(c+20022,"rx_io_a_safe_sink_reset_n", false,-1);
    tracep->declBus(c+12123,"rx_io_bmem_0", false,-1, 31,0);
    tracep->declBus(c+12124,"rx_io_bmem_1", false,-1, 31,0);
    tracep->declBus(c+12125,"rx_io_bmem_2", false,-1, 31,0);
    tracep->declBus(c+12126,"rx_io_bmem_3", false,-1, 31,0);
    tracep->declBus(c+12127,"rx_io_bmem_4", false,-1, 31,0);
    tracep->declBus(c+12128,"rx_io_bmem_5", false,-1, 31,0);
    tracep->declBus(c+12129,"rx_io_bmem_6", false,-1, 31,0);
    tracep->declBus(c+12130,"rx_io_bmem_7", false,-1, 31,0);
    tracep->declBus(c+18523,"rx_io_bridx", false,-1, 3,0);
    tracep->declBus(c+17985,"rx_io_bwidx", false,-1, 3,0);
    tracep->declBit(c+18190,"rx_io_bsafe_ridx_valid", false,-1);
    tracep->declBit(c+18191,"rx_io_bsafe_widx_valid", false,-1);
    tracep->declBit(c+18564,"rx_io_bsafe_source_reset_n", false,-1);
    tracep->declBit(c+20022,"rx_io_bsafe_sink_reset_n", false,-1);
    tracep->declBus(c+12131,"rx_io_c_mem_0", false,-1, 31,0);
    tracep->declBus(c+12132,"rx_io_c_mem_1", false,-1, 31,0);
    tracep->declBus(c+12133,"rx_io_c_mem_2", false,-1, 31,0);
    tracep->declBus(c+12134,"rx_io_c_mem_3", false,-1, 31,0);
    tracep->declBus(c+12135,"rx_io_c_mem_4", false,-1, 31,0);
    tracep->declBus(c+12136,"rx_io_c_mem_5", false,-1, 31,0);
    tracep->declBus(c+12137,"rx_io_c_mem_6", false,-1, 31,0);
    tracep->declBus(c+12138,"rx_io_c_mem_7", false,-1, 31,0);
    tracep->declBus(c+18524,"rx_io_c_ridx", false,-1, 3,0);
    tracep->declBus(c+17986,"rx_io_c_widx", false,-1, 3,0);
    tracep->declBit(c+18192,"rx_io_c_safe_ridx_valid", false,-1);
    tracep->declBit(c+18193,"rx_io_c_safe_widx_valid", false,-1);
    tracep->declBit(c+18564,"rx_io_c_safe_source_reset_n", false,-1);
    tracep->declBit(c+20022,"rx_io_c_safe_sink_reset_n", false,-1);
    tracep->declBus(c+12139,"rx_io_d_mem_0", false,-1, 31,0);
    tracep->declBus(c+12140,"rx_io_d_mem_1", false,-1, 31,0);
    tracep->declBus(c+12141,"rx_io_d_mem_2", false,-1, 31,0);
    tracep->declBus(c+12142,"rx_io_d_mem_3", false,-1, 31,0);
    tracep->declBus(c+12143,"rx_io_d_mem_4", false,-1, 31,0);
    tracep->declBus(c+12144,"rx_io_d_mem_5", false,-1, 31,0);
    tracep->declBus(c+12145,"rx_io_d_mem_6", false,-1, 31,0);
    tracep->declBus(c+12146,"rx_io_d_mem_7", false,-1, 31,0);
    tracep->declBus(c+18525,"rx_io_d_ridx", false,-1, 3,0);
    tracep->declBus(c+17987,"rx_io_d_widx", false,-1, 3,0);
    tracep->declBit(c+18194,"rx_io_d_safe_ridx_valid", false,-1);
    tracep->declBit(c+18195,"rx_io_d_safe_widx_valid", false,-1);
    tracep->declBit(c+18564,"rx_io_d_safe_source_reset_n", false,-1);
    tracep->declBit(c+20022,"rx_io_d_safe_sink_reset_n", false,-1);
    tracep->declBus(c+12147,"rx_io_e_mem_0", false,-1, 31,0);
    tracep->declBus(c+12148,"rx_io_e_mem_1", false,-1, 31,0);
    tracep->declBus(c+12149,"rx_io_e_mem_2", false,-1, 31,0);
    tracep->declBus(c+12150,"rx_io_e_mem_3", false,-1, 31,0);
    tracep->declBus(c+12151,"rx_io_e_mem_4", false,-1, 31,0);
    tracep->declBus(c+12152,"rx_io_e_mem_5", false,-1, 31,0);
    tracep->declBus(c+12153,"rx_io_e_mem_6", false,-1, 31,0);
    tracep->declBus(c+12154,"rx_io_e_mem_7", false,-1, 31,0);
    tracep->declBus(c+18526,"rx_io_e_ridx", false,-1, 3,0);
    tracep->declBus(c+17988,"rx_io_e_widx", false,-1, 3,0);
    tracep->declBit(c+18196,"rx_io_e_safe_ridx_valid", false,-1);
    tracep->declBit(c+18197,"rx_io_e_safe_widx_valid", false,-1);
    tracep->declBit(c+18564,"rx_io_e_safe_source_reset_n", false,-1);
    tracep->declBit(c+20022,"rx_io_e_safe_sink_reset_n", false,-1);
    tracep->declBus(c+12155,"rx_io_rxc_mem_0_a", false,-1, 19,0);
    tracep->declBus(c+12156,"rx_io_rxc_mem_0_b", false,-1, 19,0);
    tracep->declBus(c+12157,"rx_io_rxc_mem_0_c", false,-1, 19,0);
    tracep->declBus(c+12158,"rx_io_rxc_mem_0_d", false,-1, 19,0);
    tracep->declBus(c+12159,"rx_io_rxc_mem_0_e", false,-1, 19,0);
    tracep->declBit(c+18527,"rx_io_rxc_ridx", false,-1);
    tracep->declBit(c+17989,"rx_io_rxc_widx", false,-1);
    tracep->declBit(c+18198,"rx_io_rxc_safe_ridx_valid", false,-1);
    tracep->declBit(c+19084,"rx_io_rxc_safe_widx_valid", false,-1);
    tracep->declBit(c+18564,"rx_io_rxc_safe_source_reset_n", false,-1);
    tracep->declBit(c+20022,"rx_io_rxc_safe_sink_reset_n", false,-1);
    tracep->declBus(c+12160,"rx_io_txc_mem_0_a", false,-1, 19,0);
    tracep->declBus(c+12161,"rx_io_txc_mem_0_b", false,-1, 19,0);
    tracep->declBus(c+12162,"rx_io_txc_mem_0_c", false,-1, 19,0);
    tracep->declBus(c+12163,"rx_io_txc_mem_0_d", false,-1, 19,0);
    tracep->declBus(c+12164,"rx_io_txc_mem_0_e", false,-1, 19,0);
    tracep->declBit(c+18528,"rx_io_txc_ridx", false,-1);
    tracep->declBit(c+17990,"rx_io_txc_widx", false,-1);
    tracep->declBit(c+18199,"rx_io_txc_safe_ridx_valid", false,-1);
    tracep->declBit(c+19085,"rx_io_txc_safe_widx_valid", false,-1);
    tracep->declBit(c+18564,"rx_io_txc_safe_source_reset_n", false,-1);
    tracep->declBit(c+20022,"rx_io_txc_safe_sink_reset_n", false,-1);
    tracep->declBit(c+18563,"rx_reset_reg_io_q", false,-1);
    tracep->declBit(c+20019,"rx_reset_reg_io_clk", false,-1);
    tracep->declBit(c+20021,"rx_reset_reg_io_rst", false,-1);
    tracep->declBit(c+20019,"sourceA_io_q_sink_clock", false,-1);
    tracep->declBit(c+20020,"sourceA_io_q_sink_reset", false,-1);
    tracep->declBit(c+17115,"sourceA_io_q_sink_io_deq_ready", false,-1);
    tracep->declBit(c+17691,"sourceA_io_q_sink_io_deq_valid", false,-1);
    tracep->declBus(c+12109,"sourceA_io_q_sink_io_deq_bits", false,-1, 31,0);
    tracep->declBus(c+12115,"sourceA_io_q_sink_io_async_mem_0", false,-1, 31,0);
    tracep->declBus(c+12116,"sourceA_io_q_sink_io_async_mem_1", false,-1, 31,0);
    tracep->declBus(c+12117,"sourceA_io_q_sink_io_async_mem_2", false,-1, 31,0);
    tracep->declBus(c+12118,"sourceA_io_q_sink_io_async_mem_3", false,-1, 31,0);
    tracep->declBus(c+12119,"sourceA_io_q_sink_io_async_mem_4", false,-1, 31,0);
    tracep->declBus(c+12120,"sourceA_io_q_sink_io_async_mem_5", false,-1, 31,0);
    tracep->declBus(c+12121,"sourceA_io_q_sink_io_async_mem_6", false,-1, 31,0);
    tracep->declBus(c+12122,"sourceA_io_q_sink_io_async_mem_7", false,-1, 31,0);
    tracep->declBus(c+18522,"sourceA_io_q_sink_io_async_ridx", false,-1, 3,0);
    tracep->declBus(c+17984,"sourceA_io_q_sink_io_async_widx", false,-1, 3,0);
    tracep->declBit(c+18188,"sourceA_io_q_sink_io_async_safe_ridx_valid", false,-1);
    tracep->declBit(c+18189,"sourceA_io_q_sink_io_async_safe_widx_valid", false,-1);
    tracep->declBit(c+18564,"sourceA_io_q_sink_io_async_safe_source_reset_n", false,-1);
    tracep->declBit(c+20022,"sourceA_io_q_sink_io_async_safe_sink_reset_n", false,-1);
    tracep->declBit(c+20019,"sourceB_io_q_sink_clock", false,-1);
    tracep->declBit(c+20020,"sourceB_io_q_sink_reset", false,-1);
    tracep->declBit(c+12110,"sourceB_io_q_sink_io_deq_ready", false,-1);
    tracep->declBit(c+17692,"sourceB_io_q_sink_io_deq_valid", false,-1);
    tracep->declBus(c+12111,"sourceB_io_q_sink_io_deq_bits", false,-1, 31,0);
    tracep->declBus(c+12123,"sourceB_io_q_sink_io_async_mem_0", false,-1, 31,0);
    tracep->declBus(c+12124,"sourceB_io_q_sink_io_async_mem_1", false,-1, 31,0);
    tracep->declBus(c+12125,"sourceB_io_q_sink_io_async_mem_2", false,-1, 31,0);
    tracep->declBus(c+12126,"sourceB_io_q_sink_io_async_mem_3", false,-1, 31,0);
    tracep->declBus(c+12127,"sourceB_io_q_sink_io_async_mem_4", false,-1, 31,0);
    tracep->declBus(c+12128,"sourceB_io_q_sink_io_async_mem_5", false,-1, 31,0);
    tracep->declBus(c+12129,"sourceB_io_q_sink_io_async_mem_6", false,-1, 31,0);
    tracep->declBus(c+12130,"sourceB_io_q_sink_io_async_mem_7", false,-1, 31,0);
    tracep->declBus(c+18523,"sourceB_io_q_sink_io_async_ridx", false,-1, 3,0);
    tracep->declBus(c+17985,"sourceB_io_q_sink_io_async_widx", false,-1, 3,0);
    tracep->declBit(c+18190,"sourceB_io_q_sink_io_async_safe_ridx_valid", false,-1);
    tracep->declBit(c+18191,"sourceB_io_q_sink_io_async_safe_widx_valid", false,-1);
    tracep->declBit(c+18564,"sourceB_io_q_sink_io_async_safe_source_reset_n", false,-1);
    tracep->declBit(c+20022,"sourceB_io_q_sink_io_async_safe_sink_reset_n", false,-1);
    tracep->declBit(c+20019,"sourceC_io_q_sink_clock", false,-1);
    tracep->declBit(c+20020,"sourceC_io_q_sink_reset", false,-1);
    tracep->declBit(c+12112,"sourceC_io_q_sink_io_deq_ready", false,-1);
    tracep->declBit(c+17693,"sourceC_io_q_sink_io_deq_valid", false,-1);
    tracep->declBus(c+12113,"sourceC_io_q_sink_io_deq_bits", false,-1, 31,0);
    tracep->declBus(c+12131,"sourceC_io_q_sink_io_async_mem_0", false,-1, 31,0);
    tracep->declBus(c+12132,"sourceC_io_q_sink_io_async_mem_1", false,-1, 31,0);
    tracep->declBus(c+12133,"sourceC_io_q_sink_io_async_mem_2", false,-1, 31,0);
    tracep->declBus(c+12134,"sourceC_io_q_sink_io_async_mem_3", false,-1, 31,0);
    tracep->declBus(c+12135,"sourceC_io_q_sink_io_async_mem_4", false,-1, 31,0);
    tracep->declBus(c+12136,"sourceC_io_q_sink_io_async_mem_5", false,-1, 31,0);
    tracep->declBus(c+12137,"sourceC_io_q_sink_io_async_mem_6", false,-1, 31,0);
    tracep->declBus(c+12138,"sourceC_io_q_sink_io_async_mem_7", false,-1, 31,0);
    tracep->declBus(c+18524,"sourceC_io_q_sink_io_async_ridx", false,-1, 3,0);
    tracep->declBus(c+17986,"sourceC_io_q_sink_io_async_widx", false,-1, 3,0);
    tracep->declBit(c+18192,"sourceC_io_q_sink_io_async_safe_ridx_valid", false,-1);
    tracep->declBit(c+18193,"sourceC_io_q_sink_io_async_safe_widx_valid", false,-1);
    tracep->declBit(c+18564,"sourceC_io_q_sink_io_async_safe_source_reset_n", false,-1);
    tracep->declBit(c+20022,"sourceC_io_q_sink_io_async_safe_sink_reset_n", false,-1);
    tracep->declBit(c+20019,"sourceD_io_q_sink_clock", false,-1);
    tracep->declBit(c+20020,"sourceD_io_q_sink_reset", false,-1);
    tracep->declBit(c+17116,"sourceD_io_q_sink_io_deq_ready", false,-1);
    tracep->declBit(c+17694,"sourceD_io_q_sink_io_deq_valid", false,-1);
    tracep->declBus(c+12073,"sourceD_io_q_sink_io_deq_bits", false,-1, 31,0);
    tracep->declBus(c+12139,"sourceD_io_q_sink_io_async_mem_0", false,-1, 31,0);
    tracep->declBus(c+12140,"sourceD_io_q_sink_io_async_mem_1", false,-1, 31,0);
    tracep->declBus(c+12141,"sourceD_io_q_sink_io_async_mem_2", false,-1, 31,0);
    tracep->declBus(c+12142,"sourceD_io_q_sink_io_async_mem_3", false,-1, 31,0);
    tracep->declBus(c+12143,"sourceD_io_q_sink_io_async_mem_4", false,-1, 31,0);
    tracep->declBus(c+12144,"sourceD_io_q_sink_io_async_mem_5", false,-1, 31,0);
    tracep->declBus(c+12145,"sourceD_io_q_sink_io_async_mem_6", false,-1, 31,0);
    tracep->declBus(c+12146,"sourceD_io_q_sink_io_async_mem_7", false,-1, 31,0);
    tracep->declBus(c+18525,"sourceD_io_q_sink_io_async_ridx", false,-1, 3,0);
    tracep->declBus(c+17987,"sourceD_io_q_sink_io_async_widx", false,-1, 3,0);
    tracep->declBit(c+18194,"sourceD_io_q_sink_io_async_safe_ridx_valid", false,-1);
    tracep->declBit(c+18195,"sourceD_io_q_sink_io_async_safe_widx_valid", false,-1);
    tracep->declBit(c+18564,"sourceD_io_q_sink_io_async_safe_source_reset_n", false,-1);
    tracep->declBit(c+20022,"sourceD_io_q_sink_io_async_safe_sink_reset_n", false,-1);
    tracep->declBit(c+20019,"sourceE_io_q_sink_clock", false,-1);
    tracep->declBit(c+20020,"sourceE_io_q_sink_reset", false,-1);
    tracep->declBit(c+12090,"sourceE_io_q_sink_io_deq_ready", false,-1);
    tracep->declBit(c+17690,"sourceE_io_q_sink_io_deq_valid", false,-1);
    tracep->declBus(c+12114,"sourceE_io_q_sink_io_deq_bits", false,-1, 31,0);
    tracep->declBus(c+12147,"sourceE_io_q_sink_io_async_mem_0", false,-1, 31,0);
    tracep->declBus(c+12148,"sourceE_io_q_sink_io_async_mem_1", false,-1, 31,0);
    tracep->declBus(c+12149,"sourceE_io_q_sink_io_async_mem_2", false,-1, 31,0);
    tracep->declBus(c+12150,"sourceE_io_q_sink_io_async_mem_3", false,-1, 31,0);
    tracep->declBus(c+12151,"sourceE_io_q_sink_io_async_mem_4", false,-1, 31,0);
    tracep->declBus(c+12152,"sourceE_io_q_sink_io_async_mem_5", false,-1, 31,0);
    tracep->declBus(c+12153,"sourceE_io_q_sink_io_async_mem_6", false,-1, 31,0);
    tracep->declBus(c+12154,"sourceE_io_q_sink_io_async_mem_7", false,-1, 31,0);
    tracep->declBus(c+18526,"sourceE_io_q_sink_io_async_ridx", false,-1, 3,0);
    tracep->declBus(c+17988,"sourceE_io_q_sink_io_async_widx", false,-1, 3,0);
    tracep->declBit(c+18196,"sourceE_io_q_sink_io_async_safe_ridx_valid", false,-1);
    tracep->declBit(c+18197,"sourceE_io_q_sink_io_async_safe_widx_valid", false,-1);
    tracep->declBit(c+18564,"sourceE_io_q_sink_io_async_safe_source_reset_n", false,-1);
    tracep->declBit(c+20022,"sourceE_io_q_sink_io_async_safe_sink_reset_n", false,-1);
    tracep->declBit(c+20019,"tx_clock", false,-1);
    tracep->declBit(c+20020,"tx_reset", false,-1);
    tracep->declBit(c+20019,"tx_io_c2b_clk", false,-1);
    tracep->declBit(c+20021,"tx_io_c2b_rst", false,-1);
    tracep->declBit(c+1547,"tx_io_c2b_send", false,-1);
    tracep->declBus(c+1548,"tx_io_c2b_data", false,-1, 31,0);
    tracep->declBit(c+12092,"tx_io_sa_ready", false,-1);
    tracep->declBit(c+19414,"tx_io_sa_valid", false,-1);
    tracep->declBus(c+12093,"tx_io_sa_bits_data", false,-1, 31,0);
    tracep->declBit(c+12094,"tx_io_sa_bits_last", false,-1);
    tracep->declBus(c+12095,"tx_io_sa_bits_beats", false,-1, 6,0);
    tracep->declBit(c+12096,"tx_io_sb_ready", false,-1);
    tracep->declBus(c+12097,"tx_io_sb_bits_data", false,-1, 31,0);
    tracep->declBit(c+12098,"tx_io_sb_bits_last", false,-1);
    tracep->declBit(c+12099,"tx_io_sc_ready", false,-1);
    tracep->declBus(c+12100,"tx_io_sc_bits_data", false,-1, 31,0);
    tracep->declBit(c+12101,"tx_io_sc_bits_last", false,-1);
    tracep->declBit(c+12102,"tx_io_sd_ready", false,-1);
    tracep->declBit(c+12103,"tx_io_sd_valid", false,-1);
    tracep->declBus(c+19415,"tx_io_sd_bits_data", false,-1, 31,0);
    tracep->declBit(c+12104,"tx_io_sd_bits_last", false,-1);
    tracep->declBus(c+12105,"tx_io_sd_bits_beats", false,-1, 6,0);
    tracep->declBus(c+17113,"tx_io_se_bits_data", false,-1, 31,0);
    tracep->declBus(c+12155,"tx_io_rxc_mem_0_a", false,-1, 19,0);
    tracep->declBus(c+12156,"tx_io_rxc_mem_0_b", false,-1, 19,0);
    tracep->declBus(c+12157,"tx_io_rxc_mem_0_c", false,-1, 19,0);
    tracep->declBus(c+12158,"tx_io_rxc_mem_0_d", false,-1, 19,0);
    tracep->declBus(c+12159,"tx_io_rxc_mem_0_e", false,-1, 19,0);
    tracep->declBit(c+18527,"tx_io_rxc_ridx", false,-1);
    tracep->declBit(c+17989,"tx_io_rxc_widx", false,-1);
    tracep->declBit(c+18198,"tx_io_rxc_safe_ridx_valid", false,-1);
    tracep->declBit(c+19084,"tx_io_rxc_safe_widx_valid", false,-1);
    tracep->declBit(c+18564,"tx_io_rxc_safe_source_reset_n", false,-1);
    tracep->declBit(c+20022,"tx_io_rxc_safe_sink_reset_n", false,-1);
    tracep->declBus(c+12160,"tx_io_txc_mem_0_a", false,-1, 19,0);
    tracep->declBus(c+12161,"tx_io_txc_mem_0_b", false,-1, 19,0);
    tracep->declBus(c+12162,"tx_io_txc_mem_0_c", false,-1, 19,0);
    tracep->declBus(c+12163,"tx_io_txc_mem_0_d", false,-1, 19,0);
    tracep->declBus(c+12164,"tx_io_txc_mem_0_e", false,-1, 19,0);
    tracep->declBit(c+18528,"tx_io_txc_ridx", false,-1);
    tracep->declBit(c+17990,"tx_io_txc_widx", false,-1);
    tracep->declBit(c+18199,"tx_io_txc_safe_ridx_valid", false,-1);
    tracep->declBit(c+19085,"tx_io_txc_safe_widx_valid", false,-1);
    tracep->declBit(c+18564,"tx_io_txc_safe_source_reset_n", false,-1);
    tracep->declBit(c+20022,"tx_io_txc_safe_sink_reset_n", false,-1);
    tracep->declBit(c+20019,"do_bypass_catcher_clock", false,-1);
    tracep->declBit(c+18563,"do_bypass_catcher_reset", false,-1);
    tracep->declBit(c+17991,"do_bypass_catcher_io_sync_reset", false,-1);
    tracep->declBit(c+20019,"do_bypass_catcher_1_clock", false,-1);
    tracep->declBit(c+20020,"do_bypass_catcher_1_reset", false,-1);
    tracep->declBit(c+17695,"do_bypass_catcher_1_io_sync_reset", false,-1);
    tracep->pushNamePrefix("do_bypass_catcher ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+18563,"reset", false,-1);
    tracep->declBit(c+17991,"io_sync_reset", false,-1);
    tracep->declBit(c+20019,"io_sync_reset_chain_clock", false,-1);
    tracep->declBit(c+18563,"io_sync_reset_chain_reset", false,-1);
    tracep->declBit(c+20056,"io_sync_reset_chain_io_d", false,-1);
    tracep->declBit(c+17992,"io_sync_reset_chain_io_q", false,-1);
    tracep->pushNamePrefix("io_sync_reset_chain ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+18563,"reset", false,-1);
    tracep->declBit(c+20056,"io_d", false,-1);
    tracep->declBit(c+17992,"io_q", false,-1);
    tracep->declBit(c+20019,"output_chain_clock", false,-1);
    tracep->declBit(c+18563,"output_chain_reset", false,-1);
    tracep->declBit(c+20056,"output_chain_io_d", false,-1);
    tracep->declBit(c+17992,"output_chain_io_q", false,-1);
    tracep->pushNamePrefix("output_chain ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+18563,"reset", false,-1);
    tracep->declBit(c+20056,"io_d", false,-1);
    tracep->declBit(c+17992,"io_q", false,-1);
    tracep->declBit(c+17992,"sync_0", false,-1);
    tracep->declBit(c+17993,"sync_1", false,-1);
    tracep->declBit(c+17994,"sync_2", false,-1);
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("do_bypass_catcher_1 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+17695,"io_sync_reset", false,-1);
    tracep->declBit(c+20019,"io_sync_reset_chain_clock", false,-1);
    tracep->declBit(c+20020,"io_sync_reset_chain_reset", false,-1);
    tracep->declBit(c+20056,"io_sync_reset_chain_io_d", false,-1);
    tracep->declBit(c+17696,"io_sync_reset_chain_io_q", false,-1);
    tracep->pushNamePrefix("io_sync_reset_chain ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+20056,"io_d", false,-1);
    tracep->declBit(c+17696,"io_q", false,-1);
    tracep->declBit(c+20019,"output_chain_clock", false,-1);
    tracep->declBit(c+20020,"output_chain_reset", false,-1);
    tracep->declBit(c+20056,"output_chain_io_d", false,-1);
    tracep->declBit(c+17696,"output_chain_io_q", false,-1);
    tracep->pushNamePrefix("output_chain ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+20056,"io_d", false,-1);
    tracep->declBit(c+17696,"io_q", false,-1);
    tracep->declBit(c+17696,"sync_0", false,-1);
    tracep->declBit(c+17697,"sync_1", false,-1);
    tracep->declBit(c+17698,"sync_2", false,-1);
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("mbypass ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+19413,"auto_in_1_a_ready", false,-1);
    tracep->declBit(c+18174,"auto_in_1_a_valid", false,-1);
    tracep->declBus(c+12075,"auto_in_1_a_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+12076,"auto_in_1_a_bits_param", false,-1, 2,0);
    tracep->declBus(c+12077,"auto_in_1_a_bits_size", false,-1, 3,0);
    tracep->declBus(c+12078,"auto_in_1_a_bits_source", false,-1, 5,0);
    tracep->declBus(c+12079,"auto_in_1_a_bits_address", false,-1, 31,0);
    tracep->declBus(c+12080,"auto_in_1_a_bits_mask", false,-1, 3,0);
    tracep->declBus(c+12081,"auto_in_1_a_bits_data", false,-1, 31,0);
    tracep->declBit(c+12082,"auto_in_1_c_ready", false,-1);
    tracep->declBit(c+18175,"auto_in_1_c_valid", false,-1);
    tracep->declBus(c+12083,"auto_in_1_c_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+12084,"auto_in_1_c_bits_param", false,-1, 2,0);
    tracep->declBus(c+12085,"auto_in_1_c_bits_size", false,-1, 3,0);
    tracep->declBus(c+12086,"auto_in_1_c_bits_source", false,-1, 5,0);
    tracep->declBus(c+12087,"auto_in_1_c_bits_address", false,-1, 31,0);
    tracep->declBit(c+12088,"auto_in_1_d_ready", false,-1);
    tracep->declBit(c+12089,"auto_in_1_d_valid", false,-1);
    tracep->declBus(c+7291,"auto_in_1_d_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7292,"auto_in_1_d_bits_param", false,-1, 1,0);
    tracep->declBus(c+7293,"auto_in_1_d_bits_size", false,-1, 3,0);
    tracep->declBus(c+7294,"auto_in_1_d_bits_source", false,-1, 5,0);
    tracep->declBit(c+7295,"auto_in_1_d_bits_denied", false,-1);
    tracep->declBus(c+7296,"auto_in_1_d_bits_data", false,-1, 31,0);
    tracep->declBit(c+12090,"auto_in_1_e_ready", false,-1);
    tracep->declBit(c+17690,"auto_in_1_e_valid", false,-1);
    tracep->declBit(c+12091,"auto_in_1_e_bits_sink", false,-1);
    tracep->declBit(c+19154,"auto_out_a_ready", false,-1);
    tracep->declBit(c+19155,"auto_out_a_valid", false,-1);
    tracep->declBus(c+7280,"auto_out_a_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7281,"auto_out_a_bits_param", false,-1, 2,0);
    tracep->declBus(c+7282,"auto_out_a_bits_size", false,-1, 3,0);
    tracep->declBus(c+7283,"auto_out_a_bits_source", false,-1, 5,0);
    tracep->declBus(c+7284,"auto_out_a_bits_address", false,-1, 31,0);
    tracep->declBus(c+7285,"auto_out_a_bits_mask", false,-1, 3,0);
    tracep->declBus(c+7286,"auto_out_a_bits_data", false,-1, 31,0);
    tracep->declBit(c+7287,"auto_out_c_ready", false,-1);
    tracep->declBit(c+18169,"auto_out_c_valid", false,-1);
    tracep->declBus(c+7219,"auto_out_c_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7220,"auto_out_c_bits_param", false,-1, 2,0);
    tracep->declBus(c+7221,"auto_out_c_bits_size", false,-1, 3,0);
    tracep->declBus(c+7288,"auto_out_c_bits_source", false,-1, 5,0);
    tracep->declBus(c+7223,"auto_out_c_bits_address", false,-1, 31,0);
    tracep->declBit(c+7289,"auto_out_d_ready", false,-1);
    tracep->declBit(c+7290,"auto_out_d_valid", false,-1);
    tracep->declBus(c+7291,"auto_out_d_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7292,"auto_out_d_bits_param", false,-1, 1,0);
    tracep->declBus(c+7293,"auto_out_d_bits_size", false,-1, 3,0);
    tracep->declBus(c+7294,"auto_out_d_bits_source", false,-1, 5,0);
    tracep->declBit(c+7295,"auto_out_d_bits_denied", false,-1);
    tracep->declBus(c+7296,"auto_out_d_bits_data", false,-1, 31,0);
    tracep->declBit(c+7297,"auto_out_d_bits_corrupt", false,-1);
    tracep->declBit(c+7234,"auto_out_e_ready", false,-1);
    tracep->declBit(c+16361,"auto_out_e_valid", false,-1);
    tracep->declBit(c+7235,"auto_out_e_bits_sink", false,-1);
    tracep->declBit(c+20042,"io_bypass", false,-1);
    tracep->declBit(c+20019,"monitor_clock", false,-1);
    tracep->declBit(c+20020,"monitor_reset", false,-1);
    tracep->declBit(c+12165,"monitor_io_in_d_valid", false,-1);
    tracep->declBus(c+7291,"monitor_io_in_d_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7292,"monitor_io_in_d_bits_param", false,-1, 1,0);
    tracep->declBus(c+7293,"monitor_io_in_d_bits_size", false,-1, 3,0);
    tracep->declBit(c+12166,"monitor_io_in_d_bits_source", false,-1);
    tracep->declBit(c+7295,"monitor_io_in_d_bits_denied", false,-1);
    tracep->declBit(c+7297,"monitor_io_in_d_bits_corrupt", false,-1);
    tracep->declBit(c+20019,"monitor_1_clock", false,-1);
    tracep->declBit(c+20020,"monitor_1_reset", false,-1);
    tracep->declBit(c+19413,"monitor_1_io_in_a_ready", false,-1);
    tracep->declBit(c+18174,"monitor_1_io_in_a_valid", false,-1);
    tracep->declBus(c+12075,"monitor_1_io_in_a_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+12076,"monitor_1_io_in_a_bits_param", false,-1, 2,0);
    tracep->declBus(c+12077,"monitor_1_io_in_a_bits_size", false,-1, 3,0);
    tracep->declBus(c+12078,"monitor_1_io_in_a_bits_source", false,-1, 5,0);
    tracep->declBus(c+12079,"monitor_1_io_in_a_bits_address", false,-1, 31,0);
    tracep->declBus(c+12080,"monitor_1_io_in_a_bits_mask", false,-1, 3,0);
    tracep->declBit(c+12082,"monitor_1_io_in_c_ready", false,-1);
    tracep->declBit(c+18175,"monitor_1_io_in_c_valid", false,-1);
    tracep->declBus(c+12083,"monitor_1_io_in_c_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+12084,"monitor_1_io_in_c_bits_param", false,-1, 2,0);
    tracep->declBus(c+12085,"monitor_1_io_in_c_bits_size", false,-1, 3,0);
    tracep->declBus(c+12086,"monitor_1_io_in_c_bits_source", false,-1, 5,0);
    tracep->declBus(c+12087,"monitor_1_io_in_c_bits_address", false,-1, 31,0);
    tracep->declBit(c+12088,"monitor_1_io_in_d_ready", false,-1);
    tracep->declBit(c+12089,"monitor_1_io_in_d_valid", false,-1);
    tracep->declBus(c+7291,"monitor_1_io_in_d_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7292,"monitor_1_io_in_d_bits_param", false,-1, 1,0);
    tracep->declBus(c+7293,"monitor_1_io_in_d_bits_size", false,-1, 3,0);
    tracep->declBus(c+7294,"monitor_1_io_in_d_bits_source", false,-1, 5,0);
    tracep->declBit(c+7295,"monitor_1_io_in_d_bits_denied", false,-1);
    tracep->declBit(c+7297,"monitor_1_io_in_d_bits_corrupt", false,-1);
    tracep->declBit(c+12090,"monitor_1_io_in_e_ready", false,-1);
    tracep->declBit(c+17690,"monitor_1_io_in_e_valid", false,-1);
    tracep->declBit(c+12091,"monitor_1_io_in_e_bits_sink", false,-1);
    tracep->declBit(c+12167,"bypass", false,-1);
    tracep->declBus(c+12168,"flight", false,-1, 7,0);
    tracep->declBus(c+12169,"stall_counter", false,-1, 5,0);
    tracep->declBit(c+12170,"stall_first", false,-1);
    tracep->declBit(c+19416,"stall", false,-1);
    tracep->declBit(c+19155,"out_a_valid", false,-1);
    tracep->declBus(c+7282,"out_a_bits_size", false,-1, 3,0);
    tracep->declBus(c+12171,"beats1_decode", false,-1, 5,0);
    tracep->declBus(c+7280,"out_a_bits_opcode", false,-1, 2,0);
    tracep->declBit(c+12172,"beats1_opdata", false,-1);
    tracep->declBus(c+12173,"counter", false,-1, 5,0);
    tracep->declBus(c+12174,"counter1", false,-1, 5,0);
    tracep->declBit(c+12175,"a_first", false,-1);
    tracep->declBit(c+12176,"divertprobes", false,-1);
    tracep->declBit(c+12177,"bypass_c", false,-1);
    tracep->declBit(c+18169,"out_c_valid", false,-1);
    tracep->declBus(c+7221,"out_c_bits_size", false,-1, 3,0);
    tracep->declBus(c+12178,"beats1_decode_2", false,-1, 5,0);
    tracep->declBus(c+7219,"out_c_bits_opcode", false,-1, 2,0);
    tracep->declBit(c+7860,"beats1_opdata_2", false,-1);
    tracep->declBus(c+12179,"beats1_2", false,-1, 5,0);
    tracep->declBus(c+12180,"counter_2", false,-1, 5,0);
    tracep->declBus(c+12181,"counter1_2", false,-1, 5,0);
    tracep->declBit(c+12182,"c_first", false,-1);
    tracep->declBit(c+12183,"c_last", false,-1);
    tracep->declBit(c+7289,"out_d_ready", false,-1);
    tracep->declBus(c+12184,"beats1_decode_3", false,-1, 5,0);
    tracep->declBit(c+12185,"beats1_opdata_3", false,-1);
    tracep->declBus(c+12186,"beats1_3", false,-1, 5,0);
    tracep->declBus(c+12187,"counter_3", false,-1, 5,0);
    tracep->declBus(c+12188,"counter1_3", false,-1, 5,0);
    tracep->declBit(c+12189,"d_first", false,-1);
    tracep->declBit(c+12190,"d_last", false,-1);
    tracep->declBit(c+16361,"out_e_valid", false,-1);
    tracep->declBit(c+18168,"done_4", false,-1);
    tracep->declBit(c+12191,"c_request", false,-1);
    tracep->declBit(c+12192,"c_response", false,-1);
    tracep->declBit(c+12193,"d_request", false,-1);
    tracep->declBit(c+19417,"inc_hi_hi_hi", false,-1);
    tracep->declBit(c+18176,"inc_lo_hi", false,-1);
    tracep->declBit(c+12194,"inc_hi_hi_lo", false,-1);
    tracep->declBus(c+20043,"inc", false,-1, 4,0);
    tracep->declBit(c+18177,"dec_lo_hi", false,-1);
    tracep->declBit(c+12195,"dec_hi_hi_lo", false,-1);
    tracep->declBus(c+16579,"dec", false,-1, 4,0);
    tracep->declBus(c+19418,"next_flight", false,-1, 7,0);
    tracep->declBus(c+12196,"stall_counter1", false,-1, 5,0);
    tracep->declBit(c+19413,"in1_a_ready", false,-1);
    tracep->pushNamePrefix("monitor ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+12165,"io_in_d_valid", false,-1);
    tracep->declBus(c+7291,"io_in_d_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7292,"io_in_d_bits_param", false,-1, 1,0);
    tracep->declBus(c+7293,"io_in_d_bits_size", false,-1, 3,0);
    tracep->declBit(c+12166,"io_in_d_bits_source", false,-1);
    tracep->declBit(c+7295,"io_in_d_bits_denied", false,-1);
    tracep->declBit(c+7297,"io_in_d_bits_corrupt", false,-1);
    tracep->declBus(c+38,"plusarg_reader_out", false,-1, 31,0);
    tracep->declBus(c+39,"plusarg_reader_1_out", false,-1, 31,0);
    tracep->declBus(c+12184,"d_first_beats1_decode", false,-1, 5,0);
    tracep->declBit(c+12185,"d_first_beats1_opdata", false,-1);
    tracep->declBus(c+12197,"d_first_counter", false,-1, 5,0);
    tracep->declBus(c+12198,"d_first_counter1", false,-1, 5,0);
    tracep->declBit(c+12199,"d_first", false,-1);
    tracep->declBus(c+12200,"opcode_1", false,-1, 2,0);
    tracep->declBus(c+12201,"param_1", false,-1, 1,0);
    tracep->declBus(c+12202,"size_1", false,-1, 3,0);
    tracep->declBit(c+12203,"source_1", false,-1);
    tracep->declBit(c+12204,"denied", false,-1);
    tracep->declBus(c+12205,"inflight_opcodes", false,-1, 3,0);
    tracep->declBus(c+12206,"inflight_sizes", false,-1, 7,0);
    tracep->declBus(c+12207,"d_first_counter_1", false,-1, 5,0);
    tracep->declBus(c+12208,"d_first_counter1_1", false,-1, 5,0);
    tracep->declBit(c+12209,"d_first_1", false,-1);
    tracep->declBus(c+12210,"a_opcode_lookup", false,-1, 3,0);
    tracep->declBus(c+12211,"a_size_lookup", false,-1, 7,0);
    tracep->declBus(c+12212,"d_opcodes_clr", false,-1, 3,0);
    tracep->declBus(c+12213,"d_sizes_clr", false,-1, 7,0);
    tracep->declBus(c+12214,"inflight_sizes_1", false,-1, 7,0);
    tracep->declBus(c+12215,"d_first_counter_2", false,-1, 5,0);
    tracep->declBus(c+12216,"d_first_counter1_2", false,-1, 5,0);
    tracep->declBit(c+12217,"d_first_2", false,-1);
    tracep->declBus(c+12218,"c_size_lookup", false,-1, 7,0);
    tracep->declBus(c+12219,"d_sizes_clr_1", false,-1, 7,0);
    tracep->declBit(c+12220,"inflight_2", false,-1);
    tracep->declBus(c+12221,"d_first_counter_3", false,-1, 5,0);
    tracep->declBus(c+12222,"d_first_counter1_3", false,-1, 5,0);
    tracep->declBit(c+12223,"d_first_3", false,-1);
    tracep->declBit(c+12224,"d_set", false,-1);
    tracep->pushNamePrefix("plusarg_reader ");
    tracep->declArray(c+20118,"FORMAT", false,-1, 151,0);
    tracep->declBus(c+20123,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20124,"DEFAULT", false,-1, 31,0);
    tracep->declBus(c+38,"out", false,-1, 31,0);
    tracep->declBus(c+38,"myplus", false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("plusarg_reader_1 ");
    tracep->declArray(c+20118,"FORMAT", false,-1, 151,0);
    tracep->declBus(c+20123,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20124,"DEFAULT", false,-1, 31,0);
    tracep->declBus(c+39,"out", false,-1, 31,0);
    tracep->declBus(c+39,"myplus", false,-1, 31,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("monitor_1 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+19413,"io_in_a_ready", false,-1);
    tracep->declBit(c+18174,"io_in_a_valid", false,-1);
    tracep->declBus(c+12075,"io_in_a_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+12076,"io_in_a_bits_param", false,-1, 2,0);
    tracep->declBus(c+12077,"io_in_a_bits_size", false,-1, 3,0);
    tracep->declBus(c+12078,"io_in_a_bits_source", false,-1, 5,0);
    tracep->declBus(c+12079,"io_in_a_bits_address", false,-1, 31,0);
    tracep->declBus(c+12080,"io_in_a_bits_mask", false,-1, 3,0);
    tracep->declBit(c+12082,"io_in_c_ready", false,-1);
    tracep->declBit(c+18175,"io_in_c_valid", false,-1);
    tracep->declBus(c+12083,"io_in_c_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+12084,"io_in_c_bits_param", false,-1, 2,0);
    tracep->declBus(c+12085,"io_in_c_bits_size", false,-1, 3,0);
    tracep->declBus(c+12086,"io_in_c_bits_source", false,-1, 5,0);
    tracep->declBus(c+12087,"io_in_c_bits_address", false,-1, 31,0);
    tracep->declBit(c+12088,"io_in_d_ready", false,-1);
    tracep->declBit(c+12089,"io_in_d_valid", false,-1);
    tracep->declBus(c+7291,"io_in_d_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7292,"io_in_d_bits_param", false,-1, 1,0);
    tracep->declBus(c+7293,"io_in_d_bits_size", false,-1, 3,0);
    tracep->declBus(c+7294,"io_in_d_bits_source", false,-1, 5,0);
    tracep->declBit(c+7295,"io_in_d_bits_denied", false,-1);
    tracep->declBit(c+7297,"io_in_d_bits_corrupt", false,-1);
    tracep->declBit(c+12090,"io_in_e_ready", false,-1);
    tracep->declBit(c+17690,"io_in_e_valid", false,-1);
    tracep->declBit(c+12091,"io_in_e_bits_sink", false,-1);
    tracep->declBus(c+40,"plusarg_reader_out", false,-1, 31,0);
    tracep->declBus(c+41,"plusarg_reader_1_out", false,-1, 31,0);
    tracep->declBit(c+12225,"source_ok", false,-1);
    tracep->declBus(c+12226,"is_aligned_mask", false,-1, 7,0);
    tracep->declBit(c+12227,"is_aligned", false,-1);
    tracep->declBit(c+12228,"mask_sizeOH_shiftAmount", false,-1);
    tracep->declBus(c+12229,"mask_sizeOH", false,-1, 1,0);
    tracep->declBit(c+12230,"mask_size", false,-1);
    tracep->declBit(c+12231,"mask_bit", false,-1);
    tracep->declBit(c+12232,"mask_nbit", false,-1);
    tracep->declBit(c+12233,"mask_acc", false,-1);
    tracep->declBit(c+12234,"mask_acc_1", false,-1);
    tracep->declBit(c+20056,"mask_size_1", false,-1);
    tracep->declBit(c+12235,"mask_bit_1", false,-1);
    tracep->declBit(c+12236,"mask_nbit_1", false,-1);
    tracep->declBit(c+12237,"mask_eq_2", false,-1);
    tracep->declBit(c+12238,"mask_lo_lo", false,-1);
    tracep->declBit(c+12239,"mask_eq_3", false,-1);
    tracep->declBit(c+12240,"mask_lo_hi", false,-1);
    tracep->declBit(c+12241,"mask_eq_4", false,-1);
    tracep->declBit(c+12242,"mask_hi_lo", false,-1);
    tracep->declBit(c+12243,"mask_eq_5", false,-1);
    tracep->declBit(c+12244,"mask_hi_hi", false,-1);
    tracep->declBus(c+12245,"mask", false,-1, 3,0);
    tracep->declBit(c+12246,"source_ok_1", false,-1);
    tracep->declBit(c+20056,"source_ok_2", false,-1);
    tracep->declBus(c+12247,"is_aligned_mask_2", false,-1, 7,0);
    tracep->declBit(c+12248,"is_aligned_2", false,-1);
    tracep->declBit(c+12249,"address_ok_1", false,-1);
    tracep->declBit(c+12250,"sink_ok_1", false,-1);
    tracep->declBus(c+12251,"a_first_beats1_decode", false,-1, 5,0);
    tracep->declBit(c+12252,"a_first_beats1_opdata", false,-1);
    tracep->declBus(c+12253,"a_first_counter", false,-1, 5,0);
    tracep->declBus(c+12254,"a_first_counter1", false,-1, 5,0);
    tracep->declBit(c+12255,"a_first", false,-1);
    tracep->declBus(c+12256,"opcode", false,-1, 2,0);
    tracep->declBus(c+12257,"param", false,-1, 2,0);
    tracep->declBus(c+12258,"size", false,-1, 3,0);
    tracep->declBus(c+12259,"source", false,-1, 5,0);
    tracep->declBus(c+12260,"address", false,-1, 31,0);
    tracep->declBus(c+12184,"d_first_beats1_decode", false,-1, 5,0);
    tracep->declBit(c+12185,"d_first_beats1_opdata", false,-1);
    tracep->declBus(c+12261,"d_first_counter", false,-1, 5,0);
    tracep->declBus(c+12262,"d_first_counter1", false,-1, 5,0);
    tracep->declBit(c+12263,"d_first", false,-1);
    tracep->declBus(c+12264,"opcode_1", false,-1, 2,0);
    tracep->declBus(c+12265,"param_1", false,-1, 1,0);
    tracep->declBus(c+12266,"size_1", false,-1, 3,0);
    tracep->declBus(c+12267,"source_1", false,-1, 5,0);
    tracep->declBit(c+12268,"denied", false,-1);
    tracep->declBus(c+12269,"c_first_beats1_decode", false,-1, 5,0);
    tracep->declBit(c+12270,"c_first_beats1_opdata", false,-1);
    tracep->declBus(c+12271,"c_first_counter", false,-1, 5,0);
    tracep->declBus(c+12272,"c_first_counter1", false,-1, 5,0);
    tracep->declBit(c+12273,"c_first", false,-1);
    tracep->declBus(c+12274,"opcode_3", false,-1, 2,0);
    tracep->declBus(c+12275,"param_3", false,-1, 2,0);
    tracep->declBus(c+12276,"size_3", false,-1, 3,0);
    tracep->declBus(c+12277,"source_3", false,-1, 5,0);
    tracep->declBus(c+12278,"address_2", false,-1, 31,0);
    tracep->declQuad(c+12279,"inflight", false,-1, 63,0);
    tracep->declArray(c+12281,"inflight_opcodes", false,-1, 255,0);
    tracep->declArray(c+12289,"inflight_sizes", false,-1, 511,0);
    tracep->declBus(c+12305,"a_first_counter_1", false,-1, 5,0);
    tracep->declBus(c+12306,"a_first_counter1_1", false,-1, 5,0);
    tracep->declBit(c+12307,"a_first_1", false,-1);
    tracep->declBus(c+12308,"d_first_counter_1", false,-1, 5,0);
    tracep->declBus(c+12309,"d_first_counter1_1", false,-1, 5,0);
    tracep->declBit(c+12310,"d_first_1", false,-1);
    tracep->declQuad(c+16580,"a_set_wo_ready", false,-1, 63,0);
    tracep->declBus(c+19419,"a_opcodes_set_interm", false,-1, 3,0);
    tracep->declBus(c+19420,"a_sizes_set_interm", false,-1, 4,0);
    tracep->declQuad(c+17117,"a_set", false,-1, 63,0);
    tracep->declQuad(c+12311,"d_clr_wo_ready", false,-1, 63,0);
    tracep->declQuad(c+12313,"d_clr", false,-1, 63,0);
    tracep->declBit(c+16582,"same_cycle_resp", false,-1);
    tracep->declBus(c+12315,"a_opcode_lookup", false,-1, 3,0);
    tracep->declBus(c+12316,"a_size_lookup", false,-1, 7,0);
    tracep->declArray(c+17119,"a_opcodes_set", false,-1, 255,0);
    tracep->declArray(c+12317,"d_opcodes_clr", false,-1, 255,0);
    tracep->declArray(c+17127,"a_sizes_set", false,-1, 511,0);
    tracep->declArray(c+12325,"d_sizes_clr", false,-1, 511,0);
    tracep->declBus(c+12341,"watchdog", false,-1, 31,0);
    tracep->declQuad(c+12342,"inflight_1", false,-1, 63,0);
    tracep->declArray(c+12344,"inflight_sizes_1", false,-1, 511,0);
    tracep->declBus(c+12360,"c_first_counter_1", false,-1, 5,0);
    tracep->declBus(c+12361,"c_first_counter1_1", false,-1, 5,0);
    tracep->declBit(c+12362,"c_first_1", false,-1);
    tracep->declBus(c+12363,"d_first_counter_2", false,-1, 5,0);
    tracep->declBus(c+12364,"d_first_counter1_2", false,-1, 5,0);
    tracep->declBit(c+12365,"d_first_2", false,-1);
    tracep->declQuad(c+16583,"c_set_wo_ready", false,-1, 63,0);
    tracep->declBus(c+18178,"c_sizes_set_interm", false,-1, 4,0);
    tracep->declQuad(c+16585,"c_set", false,-1, 63,0);
    tracep->declQuad(c+12366,"d_clr_wo_ready_1", false,-1, 63,0);
    tracep->declQuad(c+12368,"d_clr_1", false,-1, 63,0);
    tracep->declBit(c+16587,"same_cycle_resp_1", false,-1);
    tracep->declBus(c+12370,"c_size_lookup", false,-1, 7,0);
    tracep->declArray(c+16588,"c_sizes_set", false,-1, 511,0);
    tracep->declArray(c+12371,"d_sizes_clr_1", false,-1, 511,0);
    tracep->declBus(c+12387,"watchdog_1", false,-1, 31,0);
    tracep->declBit(c+12388,"inflight_2", false,-1);
    tracep->declBus(c+12389,"d_first_counter_3", false,-1, 5,0);
    tracep->declBus(c+12390,"d_first_counter1_3", false,-1, 5,0);
    tracep->declBit(c+12391,"d_first_3", false,-1);
    tracep->declBit(c+12392,"d_set", false,-1);
    tracep->declBit(c+16604,"e_clr", false,-1);
    tracep->pushNamePrefix("plusarg_reader ");
    tracep->declArray(c+20118,"FORMAT", false,-1, 151,0);
    tracep->declBus(c+20123,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20124,"DEFAULT", false,-1, 31,0);
    tracep->declBus(c+40,"out", false,-1, 31,0);
    tracep->declBus(c+40,"myplus", false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("plusarg_reader_1 ");
    tracep->declArray(c+20118,"FORMAT", false,-1, 151,0);
    tracep->declBus(c+20123,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20124,"DEFAULT", false,-1, 31,0);
    tracep->declBus(c+41,"out", false,-1, 31,0);
    tracep->declBus(c+41,"myplus", false,-1, 31,0);
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("monitor ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+12066,"io_in_a_ready", false,-1);
    tracep->declBit(c+19411,"io_in_a_valid", false,-1);
    tracep->declBus(c+7264,"io_in_a_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7265,"io_in_a_bits_size", false,-1, 2,0);
    tracep->declBus(c+7266,"io_in_a_bits_source", false,-1, 3,0);
    tracep->declBus(c+7267,"io_in_a_bits_address", false,-1, 31,0);
    tracep->declBus(c+7268,"io_in_a_bits_mask", false,-1, 3,0);
    tracep->declBit(c+19412,"io_in_d_ready", false,-1);
    tracep->declBit(c+18173,"io_in_d_valid", false,-1);
    tracep->declBus(c+12067,"io_in_d_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+12068,"io_in_d_bits_param", false,-1, 1,0);
    tracep->declBus(c+12069,"io_in_d_bits_size", false,-1, 2,0);
    tracep->declBus(c+12070,"io_in_d_bits_source", false,-1, 3,0);
    tracep->declBus(c+12071,"io_in_d_bits_sink", false,-1, 4,0);
    tracep->declBit(c+12072,"io_in_d_bits_denied", false,-1);
    tracep->declBit(c+12074,"io_in_d_bits_corrupt", false,-1);
    tracep->declBus(c+42,"plusarg_reader_out", false,-1, 31,0);
    tracep->declBus(c+43,"plusarg_reader_1_out", false,-1, 31,0);
    tracep->declBit(c+20056,"source_ok", false,-1);
    tracep->declBus(c+12393,"is_aligned_mask", false,-1, 5,0);
    tracep->declBit(c+12394,"is_aligned", false,-1);
    tracep->declBit(c+12395,"mask_sizeOH_shiftAmount", false,-1);
    tracep->declBus(c+12396,"mask_sizeOH", false,-1, 1,0);
    tracep->declBit(c+12397,"mask_size", false,-1);
    tracep->declBit(c+12398,"mask_bit", false,-1);
    tracep->declBit(c+12399,"mask_nbit", false,-1);
    tracep->declBit(c+12400,"mask_acc", false,-1);
    tracep->declBit(c+12401,"mask_acc_1", false,-1);
    tracep->declBit(c+20056,"mask_size_1", false,-1);
    tracep->declBit(c+12402,"mask_bit_1", false,-1);
    tracep->declBit(c+12403,"mask_nbit_1", false,-1);
    tracep->declBit(c+12404,"mask_eq_2", false,-1);
    tracep->declBit(c+12405,"mask_lo_lo", false,-1);
    tracep->declBit(c+12406,"mask_eq_3", false,-1);
    tracep->declBit(c+12407,"mask_lo_hi", false,-1);
    tracep->declBit(c+12408,"mask_eq_4", false,-1);
    tracep->declBit(c+12409,"mask_hi_lo", false,-1);
    tracep->declBit(c+12410,"mask_eq_5", false,-1);
    tracep->declBit(c+12411,"mask_hi_hi", false,-1);
    tracep->declBus(c+12412,"mask", false,-1, 3,0);
    tracep->declBit(c+20056,"source_ok_1", false,-1);
    tracep->declBus(c+12413,"a_first_beats1_decode", false,-1, 3,0);
    tracep->declBit(c+12414,"a_first_beats1_opdata", false,-1);
    tracep->declBus(c+12415,"a_first_counter", false,-1, 3,0);
    tracep->declBus(c+12416,"a_first_counter1", false,-1, 3,0);
    tracep->declBit(c+12417,"a_first", false,-1);
    tracep->declBus(c+12418,"opcode", false,-1, 2,0);
    tracep->declBus(c+12419,"size", false,-1, 2,0);
    tracep->declBus(c+12420,"source", false,-1, 3,0);
    tracep->declBus(c+12421,"address", false,-1, 31,0);
    tracep->declBus(c+12422,"d_first_beats1_decode", false,-1, 3,0);
    tracep->declBit(c+12423,"d_first_beats1_opdata", false,-1);
    tracep->declBus(c+12424,"d_first_counter", false,-1, 3,0);
    tracep->declBus(c+12425,"d_first_counter1", false,-1, 3,0);
    tracep->declBit(c+12426,"d_first", false,-1);
    tracep->declBus(c+12427,"opcode_1", false,-1, 2,0);
    tracep->declBus(c+12428,"param_1", false,-1, 1,0);
    tracep->declBus(c+12429,"size_1", false,-1, 2,0);
    tracep->declBus(c+12430,"source_1", false,-1, 3,0);
    tracep->declBus(c+12431,"sink", false,-1, 4,0);
    tracep->declBit(c+12432,"denied", false,-1);
    tracep->declBus(c+12433,"inflight", false,-1, 15,0);
    tracep->declQuad(c+12434,"inflight_opcodes", false,-1, 63,0);
    tracep->declQuad(c+12436,"inflight_sizes", false,-1, 63,0);
    tracep->declBus(c+12438,"a_first_counter_1", false,-1, 3,0);
    tracep->declBus(c+12439,"a_first_counter1_1", false,-1, 3,0);
    tracep->declBit(c+12440,"a_first_1", false,-1);
    tracep->declBus(c+12441,"d_first_counter_1", false,-1, 3,0);
    tracep->declBus(c+12442,"d_first_counter1_1", false,-1, 3,0);
    tracep->declBit(c+12443,"d_first_1", false,-1);
    tracep->declBus(c+17143,"a_set_wo_ready", false,-1, 15,0);
    tracep->declBus(c+19421,"a_opcodes_set_interm", false,-1, 3,0);
    tracep->declBus(c+19422,"a_sizes_set_interm", false,-1, 3,0);
    tracep->declBus(c+17144,"a_set", false,-1, 15,0);
    tracep->declBus(c+16605,"d_clr_wo_ready", false,-1, 15,0);
    tracep->declBus(c+17145,"d_clr", false,-1, 15,0);
    tracep->declBit(c+17146,"same_cycle_resp", false,-1);
    tracep->declBus(c+12444,"a_opcode_lookup", false,-1, 3,0);
    tracep->declBus(c+12445,"a_size_lookup", false,-1, 3,0);
    tracep->declQuad(c+17147,"a_opcodes_set", false,-1, 63,0);
    tracep->declQuad(c+17149,"d_opcodes_clr", false,-1, 63,0);
    tracep->declQuad(c+17151,"a_sizes_set", false,-1, 63,0);
    tracep->declBus(c+12446,"watchdog", false,-1, 31,0);
    tracep->declBus(c+12447,"inflight_1", false,-1, 15,0);
    tracep->declQuad(c+12448,"inflight_sizes_1", false,-1, 63,0);
    tracep->declBus(c+12450,"d_first_counter_2", false,-1, 3,0);
    tracep->declBus(c+12451,"d_first_counter1_2", false,-1, 3,0);
    tracep->declBit(c+12452,"d_first_2", false,-1);
    tracep->declBus(c+17153,"d_clr_1", false,-1, 15,0);
    tracep->declBus(c+12453,"c_size_lookup", false,-1, 3,0);
    tracep->declQuad(c+17154,"d_opcodes_clr_1", false,-1, 63,0);
    tracep->declBus(c+12454,"watchdog_1", false,-1, 31,0);
    tracep->pushNamePrefix("plusarg_reader ");
    tracep->declArray(c+20118,"FORMAT", false,-1, 151,0);
    tracep->declBus(c+20123,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20124,"DEFAULT", false,-1, 31,0);
    tracep->declBus(c+42,"out", false,-1, 31,0);
    tracep->declBus(c+42,"myplus", false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("plusarg_reader_1 ");
    tracep->declArray(c+20118,"FORMAT", false,-1, 151,0);
    tracep->declBus(c+20123,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20124,"DEFAULT", false,-1, 31,0);
    tracep->declBus(c+43,"out", false,-1, 31,0);
    tracep->declBus(c+43,"myplus", false,-1, 31,0);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("rx ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+18563,"reset", false,-1);
    tracep->declBit(c+1545,"io_b2c_send", false,-1);
    tracep->declBus(c+1546,"io_b2c_data", false,-1, 31,0);
    tracep->declBus(c+12115,"io_a_mem_0", false,-1, 31,0);
    tracep->declBus(c+12116,"io_a_mem_1", false,-1, 31,0);
    tracep->declBus(c+12117,"io_a_mem_2", false,-1, 31,0);
    tracep->declBus(c+12118,"io_a_mem_3", false,-1, 31,0);
    tracep->declBus(c+12119,"io_a_mem_4", false,-1, 31,0);
    tracep->declBus(c+12120,"io_a_mem_5", false,-1, 31,0);
    tracep->declBus(c+12121,"io_a_mem_6", false,-1, 31,0);
    tracep->declBus(c+12122,"io_a_mem_7", false,-1, 31,0);
    tracep->declBus(c+18522,"io_a_ridx", false,-1, 3,0);
    tracep->declBus(c+17984,"io_a_widx", false,-1, 3,0);
    tracep->declBit(c+18188,"io_a_safe_ridx_valid", false,-1);
    tracep->declBit(c+18189,"io_a_safe_widx_valid", false,-1);
    tracep->declBit(c+18564,"io_a_safe_source_reset_n", false,-1);
    tracep->declBit(c+20022,"io_a_safe_sink_reset_n", false,-1);
    tracep->declBus(c+12123,"io_bmem_0", false,-1, 31,0);
    tracep->declBus(c+12124,"io_bmem_1", false,-1, 31,0);
    tracep->declBus(c+12125,"io_bmem_2", false,-1, 31,0);
    tracep->declBus(c+12126,"io_bmem_3", false,-1, 31,0);
    tracep->declBus(c+12127,"io_bmem_4", false,-1, 31,0);
    tracep->declBus(c+12128,"io_bmem_5", false,-1, 31,0);
    tracep->declBus(c+12129,"io_bmem_6", false,-1, 31,0);
    tracep->declBus(c+12130,"io_bmem_7", false,-1, 31,0);
    tracep->declBus(c+18523,"io_bridx", false,-1, 3,0);
    tracep->declBus(c+17985,"io_bwidx", false,-1, 3,0);
    tracep->declBit(c+18190,"io_bsafe_ridx_valid", false,-1);
    tracep->declBit(c+18191,"io_bsafe_widx_valid", false,-1);
    tracep->declBit(c+18564,"io_bsafe_source_reset_n", false,-1);
    tracep->declBit(c+20022,"io_bsafe_sink_reset_n", false,-1);
    tracep->declBus(c+12131,"io_c_mem_0", false,-1, 31,0);
    tracep->declBus(c+12132,"io_c_mem_1", false,-1, 31,0);
    tracep->declBus(c+12133,"io_c_mem_2", false,-1, 31,0);
    tracep->declBus(c+12134,"io_c_mem_3", false,-1, 31,0);
    tracep->declBus(c+12135,"io_c_mem_4", false,-1, 31,0);
    tracep->declBus(c+12136,"io_c_mem_5", false,-1, 31,0);
    tracep->declBus(c+12137,"io_c_mem_6", false,-1, 31,0);
    tracep->declBus(c+12138,"io_c_mem_7", false,-1, 31,0);
    tracep->declBus(c+18524,"io_c_ridx", false,-1, 3,0);
    tracep->declBus(c+17986,"io_c_widx", false,-1, 3,0);
    tracep->declBit(c+18192,"io_c_safe_ridx_valid", false,-1);
    tracep->declBit(c+18193,"io_c_safe_widx_valid", false,-1);
    tracep->declBit(c+18564,"io_c_safe_source_reset_n", false,-1);
    tracep->declBit(c+20022,"io_c_safe_sink_reset_n", false,-1);
    tracep->declBus(c+12139,"io_d_mem_0", false,-1, 31,0);
    tracep->declBus(c+12140,"io_d_mem_1", false,-1, 31,0);
    tracep->declBus(c+12141,"io_d_mem_2", false,-1, 31,0);
    tracep->declBus(c+12142,"io_d_mem_3", false,-1, 31,0);
    tracep->declBus(c+12143,"io_d_mem_4", false,-1, 31,0);
    tracep->declBus(c+12144,"io_d_mem_5", false,-1, 31,0);
    tracep->declBus(c+12145,"io_d_mem_6", false,-1, 31,0);
    tracep->declBus(c+12146,"io_d_mem_7", false,-1, 31,0);
    tracep->declBus(c+18525,"io_d_ridx", false,-1, 3,0);
    tracep->declBus(c+17987,"io_d_widx", false,-1, 3,0);
    tracep->declBit(c+18194,"io_d_safe_ridx_valid", false,-1);
    tracep->declBit(c+18195,"io_d_safe_widx_valid", false,-1);
    tracep->declBit(c+18564,"io_d_safe_source_reset_n", false,-1);
    tracep->declBit(c+20022,"io_d_safe_sink_reset_n", false,-1);
    tracep->declBus(c+12147,"io_e_mem_0", false,-1, 31,0);
    tracep->declBus(c+12148,"io_e_mem_1", false,-1, 31,0);
    tracep->declBus(c+12149,"io_e_mem_2", false,-1, 31,0);
    tracep->declBus(c+12150,"io_e_mem_3", false,-1, 31,0);
    tracep->declBus(c+12151,"io_e_mem_4", false,-1, 31,0);
    tracep->declBus(c+12152,"io_e_mem_5", false,-1, 31,0);
    tracep->declBus(c+12153,"io_e_mem_6", false,-1, 31,0);
    tracep->declBus(c+12154,"io_e_mem_7", false,-1, 31,0);
    tracep->declBus(c+18526,"io_e_ridx", false,-1, 3,0);
    tracep->declBus(c+17988,"io_e_widx", false,-1, 3,0);
    tracep->declBit(c+18196,"io_e_safe_ridx_valid", false,-1);
    tracep->declBit(c+18197,"io_e_safe_widx_valid", false,-1);
    tracep->declBit(c+18564,"io_e_safe_source_reset_n", false,-1);
    tracep->declBit(c+20022,"io_e_safe_sink_reset_n", false,-1);
    tracep->declBus(c+12155,"io_rxc_mem_0_a", false,-1, 19,0);
    tracep->declBus(c+12156,"io_rxc_mem_0_b", false,-1, 19,0);
    tracep->declBus(c+12157,"io_rxc_mem_0_c", false,-1, 19,0);
    tracep->declBus(c+12158,"io_rxc_mem_0_d", false,-1, 19,0);
    tracep->declBus(c+12159,"io_rxc_mem_0_e", false,-1, 19,0);
    tracep->declBit(c+18527,"io_rxc_ridx", false,-1);
    tracep->declBit(c+17989,"io_rxc_widx", false,-1);
    tracep->declBit(c+18198,"io_rxc_safe_ridx_valid", false,-1);
    tracep->declBit(c+19084,"io_rxc_safe_widx_valid", false,-1);
    tracep->declBit(c+18564,"io_rxc_safe_source_reset_n", false,-1);
    tracep->declBit(c+20022,"io_rxc_safe_sink_reset_n", false,-1);
    tracep->declBus(c+12160,"io_txc_mem_0_a", false,-1, 19,0);
    tracep->declBus(c+12161,"io_txc_mem_0_b", false,-1, 19,0);
    tracep->declBus(c+12162,"io_txc_mem_0_c", false,-1, 19,0);
    tracep->declBus(c+12163,"io_txc_mem_0_d", false,-1, 19,0);
    tracep->declBus(c+12164,"io_txc_mem_0_e", false,-1, 19,0);
    tracep->declBit(c+18528,"io_txc_ridx", false,-1);
    tracep->declBit(c+17990,"io_txc_widx", false,-1);
    tracep->declBit(c+18199,"io_txc_safe_ridx_valid", false,-1);
    tracep->declBit(c+19085,"io_txc_safe_widx_valid", false,-1);
    tracep->declBit(c+18564,"io_txc_safe_source_reset_n", false,-1);
    tracep->declBit(c+20022,"io_txc_safe_sink_reset_n", false,-1);
    tracep->declBit(c+20019,"hqa_clock", false,-1);
    tracep->declBit(c+18563,"hqa_reset", false,-1);
    tracep->declBit(c+12455,"hqa_io_enq_ready", false,-1);
    tracep->declBit(c+12456,"hqa_io_enq_valid", false,-1);
    tracep->declBus(c+12457,"hqa_io_enq_bits", false,-1, 31,0);
    tracep->declBit(c+17995,"hqa_io_deq_ready", false,-1);
    tracep->declBit(c+12458,"hqa_io_deq_valid", false,-1);
    tracep->declBus(c+12459,"hqa_io_deq_bits", false,-1, 31,0);
    tracep->declBit(c+20019,"hqb_clock", false,-1);
    tracep->declBit(c+18563,"hqb_reset", false,-1);
    tracep->declBit(c+12460,"hqb_io_enq_ready", false,-1);
    tracep->declBit(c+12461,"hqb_io_enq_valid", false,-1);
    tracep->declBus(c+12457,"hqb_io_enq_bits", false,-1, 31,0);
    tracep->declBit(c+17996,"hqb_io_deq_ready", false,-1);
    tracep->declBit(c+12462,"hqb_io_deq_valid", false,-1);
    tracep->declBus(c+12463,"hqb_io_deq_bits", false,-1, 31,0);
    tracep->declBit(c+20019,"hqc_clock", false,-1);
    tracep->declBit(c+18563,"hqc_reset", false,-1);
    tracep->declBit(c+12464,"hqc_io_enq_ready", false,-1);
    tracep->declBit(c+12465,"hqc_io_enq_valid", false,-1);
    tracep->declBus(c+12457,"hqc_io_enq_bits", false,-1, 31,0);
    tracep->declBit(c+17997,"hqc_io_deq_ready", false,-1);
    tracep->declBit(c+12466,"hqc_io_deq_valid", false,-1);
    tracep->declBus(c+12467,"hqc_io_deq_bits", false,-1, 31,0);
    tracep->declBit(c+20019,"hqd_clock", false,-1);
    tracep->declBit(c+18563,"hqd_reset", false,-1);
    tracep->declBit(c+12468,"hqd_io_enq_ready", false,-1);
    tracep->declBit(c+12469,"hqd_io_enq_valid", false,-1);
    tracep->declBus(c+12457,"hqd_io_enq_bits", false,-1, 31,0);
    tracep->declBit(c+17998,"hqd_io_deq_ready", false,-1);
    tracep->declBit(c+12470,"hqd_io_deq_valid", false,-1);
    tracep->declBus(c+12471,"hqd_io_deq_bits", false,-1, 31,0);
    tracep->declBit(c+20019,"hqe_clock", false,-1);
    tracep->declBit(c+18563,"hqe_reset", false,-1);
    tracep->declBit(c+12472,"hqe_io_enq_ready", false,-1);
    tracep->declBit(c+12473,"hqe_io_enq_valid", false,-1);
    tracep->declBus(c+12457,"hqe_io_enq_bits", false,-1, 31,0);
    tracep->declBit(c+17999,"hqe_io_deq_ready", false,-1);
    tracep->declBit(c+12474,"hqe_io_deq_valid", false,-1);
    tracep->declBus(c+12475,"hqe_io_deq_bits", false,-1, 31,0);
    tracep->declBit(c+20019,"io_a_source_clock", false,-1);
    tracep->declBit(c+18563,"io_a_source_reset", false,-1);
    tracep->declBit(c+17995,"io_a_source_io_enq_ready", false,-1);
    tracep->declBit(c+12458,"io_a_source_io_enq_valid", false,-1);
    tracep->declBus(c+12459,"io_a_source_io_enq_bits", false,-1, 31,0);
    tracep->declBus(c+12115,"io_a_source_io_async_mem_0", false,-1, 31,0);
    tracep->declBus(c+12116,"io_a_source_io_async_mem_1", false,-1, 31,0);
    tracep->declBus(c+12117,"io_a_source_io_async_mem_2", false,-1, 31,0);
    tracep->declBus(c+12118,"io_a_source_io_async_mem_3", false,-1, 31,0);
    tracep->declBus(c+12119,"io_a_source_io_async_mem_4", false,-1, 31,0);
    tracep->declBus(c+12120,"io_a_source_io_async_mem_5", false,-1, 31,0);
    tracep->declBus(c+12121,"io_a_source_io_async_mem_6", false,-1, 31,0);
    tracep->declBus(c+12122,"io_a_source_io_async_mem_7", false,-1, 31,0);
    tracep->declBus(c+18522,"io_a_source_io_async_ridx", false,-1, 3,0);
    tracep->declBus(c+17984,"io_a_source_io_async_widx", false,-1, 3,0);
    tracep->declBit(c+18188,"io_a_source_io_async_safe_ridx_valid", false,-1);
    tracep->declBit(c+18189,"io_a_source_io_async_safe_widx_valid", false,-1);
    tracep->declBit(c+18564,"io_a_source_io_async_safe_source_reset_n", false,-1);
    tracep->declBit(c+20022,"io_a_source_io_async_safe_sink_reset_n", false,-1);
    tracep->declBit(c+20019,"io_bsource_clock", false,-1);
    tracep->declBit(c+18563,"io_bsource_reset", false,-1);
    tracep->declBit(c+17996,"io_bsource_io_enq_ready", false,-1);
    tracep->declBit(c+12462,"io_bsource_io_enq_valid", false,-1);
    tracep->declBus(c+12463,"io_bsource_io_enq_bits", false,-1, 31,0);
    tracep->declBus(c+12123,"io_bsource_io_async_mem_0", false,-1, 31,0);
    tracep->declBus(c+12124,"io_bsource_io_async_mem_1", false,-1, 31,0);
    tracep->declBus(c+12125,"io_bsource_io_async_mem_2", false,-1, 31,0);
    tracep->declBus(c+12126,"io_bsource_io_async_mem_3", false,-1, 31,0);
    tracep->declBus(c+12127,"io_bsource_io_async_mem_4", false,-1, 31,0);
    tracep->declBus(c+12128,"io_bsource_io_async_mem_5", false,-1, 31,0);
    tracep->declBus(c+12129,"io_bsource_io_async_mem_6", false,-1, 31,0);
    tracep->declBus(c+12130,"io_bsource_io_async_mem_7", false,-1, 31,0);
    tracep->declBus(c+18523,"io_bsource_io_async_ridx", false,-1, 3,0);
    tracep->declBus(c+17985,"io_bsource_io_async_widx", false,-1, 3,0);
    tracep->declBit(c+18190,"io_bsource_io_async_safe_ridx_valid", false,-1);
    tracep->declBit(c+18191,"io_bsource_io_async_safe_widx_valid", false,-1);
    tracep->declBit(c+18564,"io_bsource_io_async_safe_source_reset_n", false,-1);
    tracep->declBit(c+20022,"io_bsource_io_async_safe_sink_reset_n", false,-1);
    tracep->declBit(c+20019,"io_c_source_clock", false,-1);
    tracep->declBit(c+18563,"io_c_source_reset", false,-1);
    tracep->declBit(c+17997,"io_c_source_io_enq_ready", false,-1);
    tracep->declBit(c+12466,"io_c_source_io_enq_valid", false,-1);
    tracep->declBus(c+12467,"io_c_source_io_enq_bits", false,-1, 31,0);
    tracep->declBus(c+12131,"io_c_source_io_async_mem_0", false,-1, 31,0);
    tracep->declBus(c+12132,"io_c_source_io_async_mem_1", false,-1, 31,0);
    tracep->declBus(c+12133,"io_c_source_io_async_mem_2", false,-1, 31,0);
    tracep->declBus(c+12134,"io_c_source_io_async_mem_3", false,-1, 31,0);
    tracep->declBus(c+12135,"io_c_source_io_async_mem_4", false,-1, 31,0);
    tracep->declBus(c+12136,"io_c_source_io_async_mem_5", false,-1, 31,0);
    tracep->declBus(c+12137,"io_c_source_io_async_mem_6", false,-1, 31,0);
    tracep->declBus(c+12138,"io_c_source_io_async_mem_7", false,-1, 31,0);
    tracep->declBus(c+18524,"io_c_source_io_async_ridx", false,-1, 3,0);
    tracep->declBus(c+17986,"io_c_source_io_async_widx", false,-1, 3,0);
    tracep->declBit(c+18192,"io_c_source_io_async_safe_ridx_valid", false,-1);
    tracep->declBit(c+18193,"io_c_source_io_async_safe_widx_valid", false,-1);
    tracep->declBit(c+18564,"io_c_source_io_async_safe_source_reset_n", false,-1);
    tracep->declBit(c+20022,"io_c_source_io_async_safe_sink_reset_n", false,-1);
    tracep->declBit(c+20019,"io_d_source_clock", false,-1);
    tracep->declBit(c+18563,"io_d_source_reset", false,-1);
    tracep->declBit(c+17998,"io_d_source_io_enq_ready", false,-1);
    tracep->declBit(c+12470,"io_d_source_io_enq_valid", false,-1);
    tracep->declBus(c+12471,"io_d_source_io_enq_bits", false,-1, 31,0);
    tracep->declBus(c+12139,"io_d_source_io_async_mem_0", false,-1, 31,0);
    tracep->declBus(c+12140,"io_d_source_io_async_mem_1", false,-1, 31,0);
    tracep->declBus(c+12141,"io_d_source_io_async_mem_2", false,-1, 31,0);
    tracep->declBus(c+12142,"io_d_source_io_async_mem_3", false,-1, 31,0);
    tracep->declBus(c+12143,"io_d_source_io_async_mem_4", false,-1, 31,0);
    tracep->declBus(c+12144,"io_d_source_io_async_mem_5", false,-1, 31,0);
    tracep->declBus(c+12145,"io_d_source_io_async_mem_6", false,-1, 31,0);
    tracep->declBus(c+12146,"io_d_source_io_async_mem_7", false,-1, 31,0);
    tracep->declBus(c+18525,"io_d_source_io_async_ridx", false,-1, 3,0);
    tracep->declBus(c+17987,"io_d_source_io_async_widx", false,-1, 3,0);
    tracep->declBit(c+18194,"io_d_source_io_async_safe_ridx_valid", false,-1);
    tracep->declBit(c+18195,"io_d_source_io_async_safe_widx_valid", false,-1);
    tracep->declBit(c+18564,"io_d_source_io_async_safe_source_reset_n", false,-1);
    tracep->declBit(c+20022,"io_d_source_io_async_safe_sink_reset_n", false,-1);
    tracep->declBit(c+20019,"io_e_source_clock", false,-1);
    tracep->declBit(c+18563,"io_e_source_reset", false,-1);
    tracep->declBit(c+17999,"io_e_source_io_enq_ready", false,-1);
    tracep->declBit(c+12474,"io_e_source_io_enq_valid", false,-1);
    tracep->declBus(c+12475,"io_e_source_io_enq_bits", false,-1, 31,0);
    tracep->declBus(c+12147,"io_e_source_io_async_mem_0", false,-1, 31,0);
    tracep->declBus(c+12148,"io_e_source_io_async_mem_1", false,-1, 31,0);
    tracep->declBus(c+12149,"io_e_source_io_async_mem_2", false,-1, 31,0);
    tracep->declBus(c+12150,"io_e_source_io_async_mem_3", false,-1, 31,0);
    tracep->declBus(c+12151,"io_e_source_io_async_mem_4", false,-1, 31,0);
    tracep->declBus(c+12152,"io_e_source_io_async_mem_5", false,-1, 31,0);
    tracep->declBus(c+12153,"io_e_source_io_async_mem_6", false,-1, 31,0);
    tracep->declBus(c+12154,"io_e_source_io_async_mem_7", false,-1, 31,0);
    tracep->declBus(c+18526,"io_e_source_io_async_ridx", false,-1, 3,0);
    tracep->declBus(c+17988,"io_e_source_io_async_widx", false,-1, 3,0);
    tracep->declBit(c+18196,"io_e_source_io_async_safe_ridx_valid", false,-1);
    tracep->declBit(c+18197,"io_e_source_io_async_safe_widx_valid", false,-1);
    tracep->declBit(c+18564,"io_e_source_io_async_safe_source_reset_n", false,-1);
    tracep->declBit(c+20022,"io_e_source_io_async_safe_sink_reset_n", false,-1);
    tracep->declBit(c+20019,"io_txc_source_clock", false,-1);
    tracep->declBit(c+18563,"io_txc_source_reset", false,-1);
    tracep->declBit(c+18000,"io_txc_source_io_enq_ready", false,-1);
    tracep->declBus(c+12476,"io_txc_source_io_enq_bits_a", false,-1, 19,0);
    tracep->declBus(c+12477,"io_txc_source_io_enq_bits_b", false,-1, 19,0);
    tracep->declBus(c+12478,"io_txc_source_io_enq_bits_c", false,-1, 19,0);
    tracep->declBus(c+12479,"io_txc_source_io_enq_bits_d", false,-1, 19,0);
    tracep->declBus(c+12480,"io_txc_source_io_enq_bits_e", false,-1, 19,0);
    tracep->declBus(c+12160,"io_txc_source_io_async_mem_0_a", false,-1, 19,0);
    tracep->declBus(c+12161,"io_txc_source_io_async_mem_0_b", false,-1, 19,0);
    tracep->declBus(c+12162,"io_txc_source_io_async_mem_0_c", false,-1, 19,0);
    tracep->declBus(c+12163,"io_txc_source_io_async_mem_0_d", false,-1, 19,0);
    tracep->declBus(c+12164,"io_txc_source_io_async_mem_0_e", false,-1, 19,0);
    tracep->declBit(c+18528,"io_txc_source_io_async_ridx", false,-1);
    tracep->declBit(c+17990,"io_txc_source_io_async_widx", false,-1);
    tracep->declBit(c+18199,"io_txc_source_io_async_safe_ridx_valid", false,-1);
    tracep->declBit(c+19085,"io_txc_source_io_async_safe_widx_valid", false,-1);
    tracep->declBit(c+18564,"io_txc_source_io_async_safe_source_reset_n", false,-1);
    tracep->declBit(c+20022,"io_txc_source_io_async_safe_sink_reset_n", false,-1);
    tracep->declBit(c+20019,"io_rxc_source_clock", false,-1);
    tracep->declBit(c+18563,"io_rxc_source_reset", false,-1);
    tracep->declBit(c+18001,"io_rxc_source_io_enq_ready", false,-1);
    tracep->declBus(c+12481,"io_rxc_source_io_enq_bits_a", false,-1, 19,0);
    tracep->declBus(c+12482,"io_rxc_source_io_enq_bits_b", false,-1, 19,0);
    tracep->declBus(c+12483,"io_rxc_source_io_enq_bits_c", false,-1, 19,0);
    tracep->declBus(c+12484,"io_rxc_source_io_enq_bits_d", false,-1, 19,0);
    tracep->declBus(c+12485,"io_rxc_source_io_enq_bits_e", false,-1, 19,0);
    tracep->declBus(c+12155,"io_rxc_source_io_async_mem_0_a", false,-1, 19,0);
    tracep->declBus(c+12156,"io_rxc_source_io_async_mem_0_b", false,-1, 19,0);
    tracep->declBus(c+12157,"io_rxc_source_io_async_mem_0_c", false,-1, 19,0);
    tracep->declBus(c+12158,"io_rxc_source_io_async_mem_0_d", false,-1, 19,0);
    tracep->declBus(c+12159,"io_rxc_source_io_async_mem_0_e", false,-1, 19,0);
    tracep->declBit(c+18527,"io_rxc_source_io_async_ridx", false,-1);
    tracep->declBit(c+17989,"io_rxc_source_io_async_widx", false,-1);
    tracep->declBit(c+18198,"io_rxc_source_io_async_safe_ridx_valid", false,-1);
    tracep->declBit(c+19084,"io_rxc_source_io_async_safe_widx_valid", false,-1);
    tracep->declBit(c+18564,"io_rxc_source_io_async_safe_source_reset_n", false,-1);
    tracep->declBit(c+20022,"io_rxc_source_io_async_safe_sink_reset_n", false,-1);
    tracep->declBus(c+12486,"b2c_data_REG", false,-1, 31,0);
    tracep->declBus(c+12457,"b2c_data", false,-1, 31,0);
    tracep->declBit(c+12487,"b2c_send_REG", false,-1);
    tracep->declBit(c+12488,"b2c_send", false,-1);
    tracep->declBus(c+12489,"first_count", false,-1, 4,0);
    tracep->declBus(c+12490,"first_beats_format", false,-1, 2,0);
    tracep->declBus(c+12491,"first_beats_opcode", false,-1, 2,0);
    tracep->declBus(c+12492,"first_beats_size", false,-1, 3,0);
    tracep->declBus(c+12493,"first_beats_beats_shiftAmount", false,-1, 2,0);
    tracep->declBus(c+12494,"first_beats_beats_hi", false,-1, 3,0);
    tracep->declBit(c+12495,"first_beats_beats_lo", false,-1);
    tracep->declBus(c+12496,"first_beats_beats", false,-1, 4,0);
    tracep->declBit(c+12497,"first_beats_masks_hi", false,-1);
    tracep->declBit(c+12498,"first_beats_masks_lo", false,-1);
    tracep->declBus(c+12499,"first_beats_masks", false,-1, 1,0);
    tracep->declBit(c+12500,"first_beats_grant", false,-1);
    tracep->declBit(c+12501,"first_beats_partial", false,-1);
    tracep->declBus(c+12502,"first_beats_a", false,-1, 4,0);
    tracep->declBus(c+12503,"first_beats_c", false,-1, 4,0);
    tracep->declBus(c+12504,"first_beats_d", false,-1, 4,0);
    tracep->declBit(c+12505,"first", false,-1);
    tracep->declBit(c+12506,"formatValid", false,-1);
    tracep->declBus(c+12507,"format_r", false,-1, 2,0);
    tracep->declBus(c+12508,"formatOH", false,-1, 7,0);
    tracep->declBus(c+12476,"tx_a", false,-1, 19,0);
    tracep->declBus(c+12477,"tx_b", false,-1, 19,0);
    tracep->declBus(c+12478,"tx_c", false,-1, 19,0);
    tracep->declBus(c+12479,"tx_d", false,-1, 19,0);
    tracep->declBus(c+12480,"tx_e", false,-1, 19,0);
    tracep->declBus(c+12481,"rx_a", false,-1, 19,0);
    tracep->declBus(c+12482,"rx_b", false,-1, 19,0);
    tracep->declBus(c+12483,"rx_c", false,-1, 19,0);
    tracep->declBus(c+12484,"rx_d", false,-1, 19,0);
    tracep->declBus(c+12485,"rx_e", false,-1, 19,0);
    tracep->declBus(c+12509,"txInc_out_a_shiftAmount", false,-1, 4,0);
    tracep->declBus(c+12510,"txInc_out_a", false,-1, 19,0);
    tracep->declBus(c+12511,"txInc_out_bshiftAmount", false,-1, 4,0);
    tracep->declBus(c+12512,"txInc_out_b", false,-1, 19,0);
    tracep->declBus(c+12513,"txInc_out_c_shiftAmount", false,-1, 4,0);
    tracep->declBus(c+12514,"txInc_out_c", false,-1, 19,0);
    tracep->declBus(c+12515,"txInc_out_d_shiftAmount", false,-1, 4,0);
    tracep->declBus(c+12516,"txInc_out_d", false,-1, 19,0);
    tracep->declBus(c+12517,"txInc_out_e_shiftAmount", false,-1, 4,0);
    tracep->declBus(c+12518,"txInc_out_e", false,-1, 19,0);
    tracep->declBus(c+12519,"txInc_a", false,-1, 19,0);
    tracep->declBus(c+12520,"txInc_b", false,-1, 19,0);
    tracep->declBus(c+12521,"txInc_c", false,-1, 19,0);
    tracep->declBus(c+12522,"txInc_d", false,-1, 19,0);
    tracep->declBus(c+12523,"txInc_e", false,-1, 19,0);
    tracep->declBus(c+12524,"tx_z", false,-1, 20,0);
    tracep->declBus(c+12525,"tx_z_1", false,-1, 20,0);
    tracep->declBus(c+12526,"tx_z_2", false,-1, 20,0);
    tracep->declBus(c+12527,"tx_z_3", false,-1, 20,0);
    tracep->declBus(c+12528,"tx_z_4", false,-1, 20,0);
    tracep->declBus(c+18565,"rxInc_a", false,-1, 19,0);
    tracep->declBus(c+18566,"rx_z", false,-1, 20,0);
    tracep->declBus(c+18567,"rxInc_b", false,-1, 19,0);
    tracep->declBus(c+18568,"rx_z_1", false,-1, 20,0);
    tracep->declBus(c+18569,"rxInc_c", false,-1, 19,0);
    tracep->declBus(c+18570,"rx_z_2", false,-1, 20,0);
    tracep->declBus(c+18571,"rxInc_d", false,-1, 19,0);
    tracep->declBus(c+18572,"rx_z_3", false,-1, 20,0);
    tracep->declBus(c+18573,"rxInc_e", false,-1, 19,0);
    tracep->declBus(c+18574,"rx_z_4", false,-1, 20,0);
    tracep->declBit(c+18000,"txOut_ready", false,-1);
    tracep->declBus(c+12529,"tx_out_1_a", false,-1, 19,0);
    tracep->declBus(c+12530,"tx_out_1_b", false,-1, 19,0);
    tracep->declBus(c+12531,"tx_out_1_c", false,-1, 19,0);
    tracep->declBus(c+12532,"tx_out_1_d", false,-1, 19,0);
    tracep->declBus(c+12533,"tx_out_1_e", false,-1, 19,0);
    tracep->declBit(c+18001,"rxOut_ready", false,-1);
    tracep->declBus(c+18575,"rx_out_1_a", false,-1, 19,0);
    tracep->declBus(c+18576,"rx_out_1_b", false,-1, 19,0);
    tracep->declBus(c+18577,"rx_out_1_c", false,-1, 19,0);
    tracep->declBus(c+18578,"rx_out_1_d", false,-1, 19,0);
    tracep->declBus(c+18579,"rx_out_1_e", false,-1, 19,0);
    tracep->pushNamePrefix("hqa ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+18563,"reset", false,-1);
    tracep->declBit(c+12455,"io_enq_ready", false,-1);
    tracep->declBit(c+12456,"io_enq_valid", false,-1);
    tracep->declBus(c+12457,"io_enq_bits", false,-1, 31,0);
    tracep->declBit(c+17995,"io_deq_ready", false,-1);
    tracep->declBit(c+12458,"io_deq_valid", false,-1);
    tracep->declBus(c+12459,"io_deq_bits", false,-1, 31,0);
    tracep->declBit(c+20019,"fq_clock", false,-1);
    tracep->declBit(c+18563,"fq_reset", false,-1);
    tracep->declBit(c+12455,"fq_io_enq_ready", false,-1);
    tracep->declBit(c+12456,"fq_io_enq_valid", false,-1);
    tracep->declBus(c+12457,"fq_io_enq_bits", false,-1, 31,0);
    tracep->declBit(c+18580,"fq_io_deq_ready", false,-1);
    tracep->declBit(c+12534,"fq_io_deq_valid", false,-1);
    tracep->declBus(c+12535,"fq_io_deq_bits", false,-1, 31,0);
    tracep->declBit(c+20019,"io_deq_q_clock", false,-1);
    tracep->declBit(c+18563,"io_deq_q_reset", false,-1);
    tracep->declBit(c+18580,"io_deq_q_io_enq_ready", false,-1);
    tracep->declBit(c+12534,"io_deq_q_io_enq_valid", false,-1);
    tracep->declBus(c+12535,"io_deq_q_io_enq_bits", false,-1, 31,0);
    tracep->declBit(c+17995,"io_deq_q_io_deq_ready", false,-1);
    tracep->declBit(c+12458,"io_deq_q_io_deq_valid", false,-1);
    tracep->declBus(c+12459,"io_deq_q_io_deq_bits", false,-1, 31,0);
    tracep->pushNamePrefix("fq ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+18563,"reset", false,-1);
    tracep->declBit(c+12455,"io_enq_ready", false,-1);
    tracep->declBit(c+12456,"io_enq_valid", false,-1);
    tracep->declBus(c+12457,"io_enq_bits", false,-1, 31,0);
    tracep->declBit(c+18580,"io_deq_ready", false,-1);
    tracep->declBit(c+12534,"io_deq_valid", false,-1);
    tracep->declBus(c+12535,"io_deq_bits", false,-1, 31,0);
    tracep->declBus(c+16792,"ram_R0_addr", false,-1, 4,0);
    tracep->declBit(c+18581,"ram_R0_en", false,-1);
    tracep->declBit(c+20019,"ram_R0_clk", false,-1);
    tracep->declBus(c+12536,"ram_R0_data", false,-1, 31,0);
    tracep->declBus(c+12537,"ram_W0_addr", false,-1, 4,0);
    tracep->declBit(c+18582,"ram_W0_en", false,-1);
    tracep->declBit(c+20019,"ram_W0_clk", false,-1);
    tracep->declBus(c+12457,"ram_W0_data", false,-1, 31,0);
    tracep->declBus(c+12537,"enq_ptr", false,-1, 4,0);
    tracep->declBus(c+12538,"deq_ptr", false,-1, 4,0);
    tracep->declBit(c+12539,"ptr_match", false,-1);
    tracep->declBit(c+12540,"maybe_full", false,-1);
    tracep->declBit(c+12541,"empty", false,-1);
    tracep->declBit(c+18583,"do_flow", false,-1);
    tracep->declBit(c+18582,"do_enq", false,-1);
    tracep->declBit(c+18584,"do_deq", false,-1);
    tracep->declBit(c+12542,"wrap_wrap", false,-1);
    tracep->declBit(c+16793,"deq_done", false,-1);
    tracep->declBit(c+12543,"full", false,-1);
    tracep->declBit(c+12544,"atLeastTwo", false,-1);
    tracep->declBit(c+12545,"ram_out_valid", false,-1);
    tracep->pushNamePrefix("ram ");
    tracep->declBus(c+16792,"R0_addr", false,-1, 4,0);
    tracep->declBit(c+18581,"R0_en", false,-1);
    tracep->declBit(c+20019,"R0_clk", false,-1);
    tracep->declBus(c+12536,"R0_data", false,-1, 31,0);
    tracep->declBus(c+12537,"W0_addr", false,-1, 4,0);
    tracep->declBit(c+18582,"W0_en", false,-1);
    tracep->declBit(c+20019,"W0_clk", false,-1);
    tracep->declBus(c+12457,"W0_data", false,-1, 31,0);
    tracep->declBus(c+16792,"ram_ext_R0_addr", false,-1, 4,0);
    tracep->declBit(c+18581,"ram_ext_R0_en", false,-1);
    tracep->declBit(c+20019,"ram_ext_R0_clk", false,-1);
    tracep->declBus(c+12536,"ram_ext_R0_data", false,-1, 31,0);
    tracep->declBus(c+12537,"ram_ext_W0_addr", false,-1, 4,0);
    tracep->declBit(c+18582,"ram_ext_W0_en", false,-1);
    tracep->declBit(c+20019,"ram_ext_W0_clk", false,-1);
    tracep->declBus(c+12457,"ram_ext_W0_data", false,-1, 31,0);
    tracep->pushNamePrefix("ram_ext ");
    tracep->declBit(c+20019,"W0_clk", false,-1);
    tracep->declBus(c+12537,"W0_addr", false,-1, 4,0);
    tracep->declBit(c+18582,"W0_en", false,-1);
    tracep->declBus(c+12457,"W0_data", false,-1, 31,0);
    tracep->declBit(c+20019,"R0_clk", false,-1);
    tracep->declBus(c+16792,"R0_addr", false,-1, 4,0);
    tracep->declBit(c+18581,"R0_en", false,-1);
    tracep->declBus(c+12536,"R0_data", false,-1, 31,0);
    tracep->declBit(c+12546,"reg_R0_ren", false,-1);
    tracep->declBus(c+12547,"reg_R0_addr", false,-1, 4,0);
    for (int i = 0; i < 32; ++i) {
        tracep->declBus(c+12548+i*1,"ram", true,(i+0), 31,0);
    }
    tracep->declBus(c+21114,"i", false,-1, 31,0);
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("io_deq_q ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+18563,"reset", false,-1);
    tracep->declBit(c+18580,"io_enq_ready", false,-1);
    tracep->declBit(c+12534,"io_enq_valid", false,-1);
    tracep->declBus(c+12535,"io_enq_bits", false,-1, 31,0);
    tracep->declBit(c+17995,"io_deq_ready", false,-1);
    tracep->declBit(c+12458,"io_deq_valid", false,-1);
    tracep->declBus(c+12459,"io_deq_bits", false,-1, 31,0);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+12580+i*1,"ram", true,(i+0), 31,0);
    }
    tracep->declBus(c+12459,"ram_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+20054,"ram_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+12535,"ram_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+20054,"ram_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_MPORT_mask", false,-1);
    tracep->declBit(c+18585,"ram_MPORT_en", false,-1);
    tracep->declBit(c+12458,"maybe_full", false,-1);
    tracep->declBit(c+12581,"empty", false,-1);
    tracep->declBit(c+18585,"do_enq", false,-1);
    tracep->declBit(c+18586,"do_deq", false,-1);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("hqb ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+18563,"reset", false,-1);
    tracep->declBit(c+12460,"io_enq_ready", false,-1);
    tracep->declBit(c+12461,"io_enq_valid", false,-1);
    tracep->declBus(c+12457,"io_enq_bits", false,-1, 31,0);
    tracep->declBit(c+17996,"io_deq_ready", false,-1);
    tracep->declBit(c+12462,"io_deq_valid", false,-1);
    tracep->declBus(c+12463,"io_deq_bits", false,-1, 31,0);
    tracep->declBit(c+20019,"fq_clock", false,-1);
    tracep->declBit(c+18563,"fq_reset", false,-1);
    tracep->declBit(c+12460,"fq_io_enq_ready", false,-1);
    tracep->declBit(c+12461,"fq_io_enq_valid", false,-1);
    tracep->declBus(c+12457,"fq_io_enq_bits", false,-1, 31,0);
    tracep->declBit(c+18587,"fq_io_deq_ready", false,-1);
    tracep->declBit(c+12582,"fq_io_deq_valid", false,-1);
    tracep->declBus(c+12583,"fq_io_deq_bits", false,-1, 31,0);
    tracep->declBit(c+20019,"io_deq_q_clock", false,-1);
    tracep->declBit(c+18563,"io_deq_q_reset", false,-1);
    tracep->declBit(c+18587,"io_deq_q_io_enq_ready", false,-1);
    tracep->declBit(c+12582,"io_deq_q_io_enq_valid", false,-1);
    tracep->declBus(c+12583,"io_deq_q_io_enq_bits", false,-1, 31,0);
    tracep->declBit(c+17996,"io_deq_q_io_deq_ready", false,-1);
    tracep->declBit(c+12462,"io_deq_q_io_deq_valid", false,-1);
    tracep->declBus(c+12463,"io_deq_q_io_deq_bits", false,-1, 31,0);
    tracep->pushNamePrefix("fq ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+18563,"reset", false,-1);
    tracep->declBit(c+12460,"io_enq_ready", false,-1);
    tracep->declBit(c+12461,"io_enq_valid", false,-1);
    tracep->declBus(c+12457,"io_enq_bits", false,-1, 31,0);
    tracep->declBit(c+18587,"io_deq_ready", false,-1);
    tracep->declBit(c+12582,"io_deq_valid", false,-1);
    tracep->declBus(c+12583,"io_deq_bits", false,-1, 31,0);
    tracep->declBus(c+16794,"ram_R0_addr", false,-1, 4,0);
    tracep->declBit(c+18588,"ram_R0_en", false,-1);
    tracep->declBit(c+20019,"ram_R0_clk", false,-1);
    tracep->declBus(c+12584,"ram_R0_data", false,-1, 31,0);
    tracep->declBus(c+12585,"ram_W0_addr", false,-1, 4,0);
    tracep->declBit(c+18589,"ram_W0_en", false,-1);
    tracep->declBit(c+20019,"ram_W0_clk", false,-1);
    tracep->declBus(c+12457,"ram_W0_data", false,-1, 31,0);
    tracep->declBus(c+12585,"enq_ptr", false,-1, 4,0);
    tracep->declBus(c+12586,"deq_ptr", false,-1, 4,0);
    tracep->declBit(c+12587,"ptr_match", false,-1);
    tracep->declBit(c+12588,"maybe_full", false,-1);
    tracep->declBit(c+12589,"empty", false,-1);
    tracep->declBit(c+18590,"do_flow", false,-1);
    tracep->declBit(c+18589,"do_enq", false,-1);
    tracep->declBit(c+18591,"do_deq", false,-1);
    tracep->declBit(c+12590,"wrap_wrap", false,-1);
    tracep->declBit(c+16795,"deq_done", false,-1);
    tracep->declBit(c+12591,"full", false,-1);
    tracep->declBit(c+12592,"atLeastTwo", false,-1);
    tracep->declBit(c+12593,"ram_out_valid", false,-1);
    tracep->pushNamePrefix("ram ");
    tracep->declBus(c+16794,"R0_addr", false,-1, 4,0);
    tracep->declBit(c+18588,"R0_en", false,-1);
    tracep->declBit(c+20019,"R0_clk", false,-1);
    tracep->declBus(c+12584,"R0_data", false,-1, 31,0);
    tracep->declBus(c+12585,"W0_addr", false,-1, 4,0);
    tracep->declBit(c+18589,"W0_en", false,-1);
    tracep->declBit(c+20019,"W0_clk", false,-1);
    tracep->declBus(c+12457,"W0_data", false,-1, 31,0);
    tracep->declBus(c+16794,"ram_ext_R0_addr", false,-1, 4,0);
    tracep->declBit(c+18588,"ram_ext_R0_en", false,-1);
    tracep->declBit(c+20019,"ram_ext_R0_clk", false,-1);
    tracep->declBus(c+12584,"ram_ext_R0_data", false,-1, 31,0);
    tracep->declBus(c+12585,"ram_ext_W0_addr", false,-1, 4,0);
    tracep->declBit(c+18589,"ram_ext_W0_en", false,-1);
    tracep->declBit(c+20019,"ram_ext_W0_clk", false,-1);
    tracep->declBus(c+12457,"ram_ext_W0_data", false,-1, 31,0);
    tracep->pushNamePrefix("ram_ext ");
    tracep->declBit(c+20019,"W0_clk", false,-1);
    tracep->declBus(c+12585,"W0_addr", false,-1, 4,0);
    tracep->declBit(c+18589,"W0_en", false,-1);
    tracep->declBus(c+12457,"W0_data", false,-1, 31,0);
    tracep->declBit(c+20019,"R0_clk", false,-1);
    tracep->declBus(c+16794,"R0_addr", false,-1, 4,0);
    tracep->declBit(c+18588,"R0_en", false,-1);
    tracep->declBus(c+12584,"R0_data", false,-1, 31,0);
    tracep->declBit(c+12594,"reg_R0_ren", false,-1);
    tracep->declBus(c+12595,"reg_R0_addr", false,-1, 4,0);
    for (int i = 0; i < 32; ++i) {
        tracep->declBus(c+12596+i*1,"ram", true,(i+0), 31,0);
    }
    tracep->declBus(c+21115,"i", false,-1, 31,0);
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("io_deq_q ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+18563,"reset", false,-1);
    tracep->declBit(c+18587,"io_enq_ready", false,-1);
    tracep->declBit(c+12582,"io_enq_valid", false,-1);
    tracep->declBus(c+12583,"io_enq_bits", false,-1, 31,0);
    tracep->declBit(c+17996,"io_deq_ready", false,-1);
    tracep->declBit(c+12462,"io_deq_valid", false,-1);
    tracep->declBus(c+12463,"io_deq_bits", false,-1, 31,0);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+12628+i*1,"ram", true,(i+0), 31,0);
    }
    tracep->declBus(c+12463,"ram_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+20054,"ram_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+12583,"ram_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+20054,"ram_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_MPORT_mask", false,-1);
    tracep->declBit(c+18592,"ram_MPORT_en", false,-1);
    tracep->declBit(c+12462,"maybe_full", false,-1);
    tracep->declBit(c+12629,"empty", false,-1);
    tracep->declBit(c+18592,"do_enq", false,-1);
    tracep->declBit(c+18593,"do_deq", false,-1);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("hqc ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+18563,"reset", false,-1);
    tracep->declBit(c+12464,"io_enq_ready", false,-1);
    tracep->declBit(c+12465,"io_enq_valid", false,-1);
    tracep->declBus(c+12457,"io_enq_bits", false,-1, 31,0);
    tracep->declBit(c+17997,"io_deq_ready", false,-1);
    tracep->declBit(c+12466,"io_deq_valid", false,-1);
    tracep->declBus(c+12467,"io_deq_bits", false,-1, 31,0);
    tracep->declBit(c+20019,"fq_clock", false,-1);
    tracep->declBit(c+18563,"fq_reset", false,-1);
    tracep->declBit(c+12464,"fq_io_enq_ready", false,-1);
    tracep->declBit(c+12465,"fq_io_enq_valid", false,-1);
    tracep->declBus(c+12457,"fq_io_enq_bits", false,-1, 31,0);
    tracep->declBit(c+18594,"fq_io_deq_ready", false,-1);
    tracep->declBit(c+12630,"fq_io_deq_valid", false,-1);
    tracep->declBus(c+12631,"fq_io_deq_bits", false,-1, 31,0);
    tracep->declBit(c+20019,"io_deq_q_clock", false,-1);
    tracep->declBit(c+18563,"io_deq_q_reset", false,-1);
    tracep->declBit(c+18594,"io_deq_q_io_enq_ready", false,-1);
    tracep->declBit(c+12630,"io_deq_q_io_enq_valid", false,-1);
    tracep->declBus(c+12631,"io_deq_q_io_enq_bits", false,-1, 31,0);
    tracep->declBit(c+17997,"io_deq_q_io_deq_ready", false,-1);
    tracep->declBit(c+12466,"io_deq_q_io_deq_valid", false,-1);
    tracep->declBus(c+12467,"io_deq_q_io_deq_bits", false,-1, 31,0);
    tracep->pushNamePrefix("fq ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+18563,"reset", false,-1);
    tracep->declBit(c+12464,"io_enq_ready", false,-1);
    tracep->declBit(c+12465,"io_enq_valid", false,-1);
    tracep->declBus(c+12457,"io_enq_bits", false,-1, 31,0);
    tracep->declBit(c+18594,"io_deq_ready", false,-1);
    tracep->declBit(c+12630,"io_deq_valid", false,-1);
    tracep->declBus(c+12631,"io_deq_bits", false,-1, 31,0);
    tracep->declBus(c+16796,"ram_R0_addr", false,-1, 4,0);
    tracep->declBit(c+18595,"ram_R0_en", false,-1);
    tracep->declBit(c+20019,"ram_R0_clk", false,-1);
    tracep->declBus(c+12632,"ram_R0_data", false,-1, 31,0);
    tracep->declBus(c+12633,"ram_W0_addr", false,-1, 4,0);
    tracep->declBit(c+18596,"ram_W0_en", false,-1);
    tracep->declBit(c+20019,"ram_W0_clk", false,-1);
    tracep->declBus(c+12457,"ram_W0_data", false,-1, 31,0);
    tracep->declBus(c+12633,"enq_ptr", false,-1, 4,0);
    tracep->declBus(c+12634,"deq_ptr", false,-1, 4,0);
    tracep->declBit(c+12635,"ptr_match", false,-1);
    tracep->declBit(c+12636,"maybe_full", false,-1);
    tracep->declBit(c+12637,"empty", false,-1);
    tracep->declBit(c+18597,"do_flow", false,-1);
    tracep->declBit(c+18596,"do_enq", false,-1);
    tracep->declBit(c+18598,"do_deq", false,-1);
    tracep->declBit(c+12638,"wrap_wrap", false,-1);
    tracep->declBit(c+16797,"deq_done", false,-1);
    tracep->declBit(c+12639,"full", false,-1);
    tracep->declBit(c+12640,"atLeastTwo", false,-1);
    tracep->declBit(c+12641,"ram_out_valid", false,-1);
    tracep->pushNamePrefix("ram ");
    tracep->declBus(c+16796,"R0_addr", false,-1, 4,0);
    tracep->declBit(c+18595,"R0_en", false,-1);
    tracep->declBit(c+20019,"R0_clk", false,-1);
    tracep->declBus(c+12632,"R0_data", false,-1, 31,0);
    tracep->declBus(c+12633,"W0_addr", false,-1, 4,0);
    tracep->declBit(c+18596,"W0_en", false,-1);
    tracep->declBit(c+20019,"W0_clk", false,-1);
    tracep->declBus(c+12457,"W0_data", false,-1, 31,0);
    tracep->declBus(c+16796,"ram_ext_R0_addr", false,-1, 4,0);
    tracep->declBit(c+18595,"ram_ext_R0_en", false,-1);
    tracep->declBit(c+20019,"ram_ext_R0_clk", false,-1);
    tracep->declBus(c+12632,"ram_ext_R0_data", false,-1, 31,0);
    tracep->declBus(c+12633,"ram_ext_W0_addr", false,-1, 4,0);
    tracep->declBit(c+18596,"ram_ext_W0_en", false,-1);
    tracep->declBit(c+20019,"ram_ext_W0_clk", false,-1);
    tracep->declBus(c+12457,"ram_ext_W0_data", false,-1, 31,0);
    tracep->pushNamePrefix("ram_ext ");
    tracep->declBit(c+20019,"W0_clk", false,-1);
    tracep->declBus(c+12633,"W0_addr", false,-1, 4,0);
    tracep->declBit(c+18596,"W0_en", false,-1);
    tracep->declBus(c+12457,"W0_data", false,-1, 31,0);
    tracep->declBit(c+20019,"R0_clk", false,-1);
    tracep->declBus(c+16796,"R0_addr", false,-1, 4,0);
    tracep->declBit(c+18595,"R0_en", false,-1);
    tracep->declBus(c+12632,"R0_data", false,-1, 31,0);
    tracep->declBit(c+12642,"reg_R0_ren", false,-1);
    tracep->declBus(c+12643,"reg_R0_addr", false,-1, 4,0);
    for (int i = 0; i < 32; ++i) {
        tracep->declBus(c+12644+i*1,"ram", true,(i+0), 31,0);
    }
    tracep->declBus(c+21116,"i", false,-1, 31,0);
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("io_deq_q ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+18563,"reset", false,-1);
    tracep->declBit(c+18594,"io_enq_ready", false,-1);
    tracep->declBit(c+12630,"io_enq_valid", false,-1);
    tracep->declBus(c+12631,"io_enq_bits", false,-1, 31,0);
    tracep->declBit(c+17997,"io_deq_ready", false,-1);
    tracep->declBit(c+12466,"io_deq_valid", false,-1);
    tracep->declBus(c+12467,"io_deq_bits", false,-1, 31,0);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+12676+i*1,"ram", true,(i+0), 31,0);
    }
    tracep->declBus(c+12467,"ram_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+20054,"ram_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+12631,"ram_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+20054,"ram_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_MPORT_mask", false,-1);
    tracep->declBit(c+18599,"ram_MPORT_en", false,-1);
    tracep->declBit(c+12466,"maybe_full", false,-1);
    tracep->declBit(c+12677,"empty", false,-1);
    tracep->declBit(c+18599,"do_enq", false,-1);
    tracep->declBit(c+18600,"do_deq", false,-1);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("hqd ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+18563,"reset", false,-1);
    tracep->declBit(c+12468,"io_enq_ready", false,-1);
    tracep->declBit(c+12469,"io_enq_valid", false,-1);
    tracep->declBus(c+12457,"io_enq_bits", false,-1, 31,0);
    tracep->declBit(c+17998,"io_deq_ready", false,-1);
    tracep->declBit(c+12470,"io_deq_valid", false,-1);
    tracep->declBus(c+12471,"io_deq_bits", false,-1, 31,0);
    tracep->declBit(c+20019,"fq_clock", false,-1);
    tracep->declBit(c+18563,"fq_reset", false,-1);
    tracep->declBit(c+12468,"fq_io_enq_ready", false,-1);
    tracep->declBit(c+12469,"fq_io_enq_valid", false,-1);
    tracep->declBus(c+12457,"fq_io_enq_bits", false,-1, 31,0);
    tracep->declBit(c+18601,"fq_io_deq_ready", false,-1);
    tracep->declBit(c+12678,"fq_io_deq_valid", false,-1);
    tracep->declBus(c+12679,"fq_io_deq_bits", false,-1, 31,0);
    tracep->declBit(c+20019,"io_deq_q_clock", false,-1);
    tracep->declBit(c+18563,"io_deq_q_reset", false,-1);
    tracep->declBit(c+18601,"io_deq_q_io_enq_ready", false,-1);
    tracep->declBit(c+12678,"io_deq_q_io_enq_valid", false,-1);
    tracep->declBus(c+12679,"io_deq_q_io_enq_bits", false,-1, 31,0);
    tracep->declBit(c+17998,"io_deq_q_io_deq_ready", false,-1);
    tracep->declBit(c+12470,"io_deq_q_io_deq_valid", false,-1);
    tracep->declBus(c+12471,"io_deq_q_io_deq_bits", false,-1, 31,0);
    tracep->pushNamePrefix("fq ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+18563,"reset", false,-1);
    tracep->declBit(c+12468,"io_enq_ready", false,-1);
    tracep->declBit(c+12469,"io_enq_valid", false,-1);
    tracep->declBus(c+12457,"io_enq_bits", false,-1, 31,0);
    tracep->declBit(c+18601,"io_deq_ready", false,-1);
    tracep->declBit(c+12678,"io_deq_valid", false,-1);
    tracep->declBus(c+12679,"io_deq_bits", false,-1, 31,0);
    tracep->declBus(c+16798,"ram_R0_addr", false,-1, 4,0);
    tracep->declBit(c+18602,"ram_R0_en", false,-1);
    tracep->declBit(c+20019,"ram_R0_clk", false,-1);
    tracep->declBus(c+12680,"ram_R0_data", false,-1, 31,0);
    tracep->declBus(c+12681,"ram_W0_addr", false,-1, 4,0);
    tracep->declBit(c+18603,"ram_W0_en", false,-1);
    tracep->declBit(c+20019,"ram_W0_clk", false,-1);
    tracep->declBus(c+12457,"ram_W0_data", false,-1, 31,0);
    tracep->declBus(c+12681,"enq_ptr", false,-1, 4,0);
    tracep->declBus(c+12682,"deq_ptr", false,-1, 4,0);
    tracep->declBit(c+12683,"ptr_match", false,-1);
    tracep->declBit(c+12684,"maybe_full", false,-1);
    tracep->declBit(c+12685,"empty", false,-1);
    tracep->declBit(c+18604,"do_flow", false,-1);
    tracep->declBit(c+18603,"do_enq", false,-1);
    tracep->declBit(c+18605,"do_deq", false,-1);
    tracep->declBit(c+12686,"wrap_wrap", false,-1);
    tracep->declBit(c+16799,"deq_done", false,-1);
    tracep->declBit(c+12687,"full", false,-1);
    tracep->declBit(c+12688,"atLeastTwo", false,-1);
    tracep->declBit(c+12689,"ram_out_valid", false,-1);
    tracep->pushNamePrefix("ram ");
    tracep->declBus(c+16798,"R0_addr", false,-1, 4,0);
    tracep->declBit(c+18602,"R0_en", false,-1);
    tracep->declBit(c+20019,"R0_clk", false,-1);
    tracep->declBus(c+12680,"R0_data", false,-1, 31,0);
    tracep->declBus(c+12681,"W0_addr", false,-1, 4,0);
    tracep->declBit(c+18603,"W0_en", false,-1);
    tracep->declBit(c+20019,"W0_clk", false,-1);
    tracep->declBus(c+12457,"W0_data", false,-1, 31,0);
    tracep->declBus(c+16798,"ram_ext_R0_addr", false,-1, 4,0);
    tracep->declBit(c+18602,"ram_ext_R0_en", false,-1);
    tracep->declBit(c+20019,"ram_ext_R0_clk", false,-1);
    tracep->declBus(c+12680,"ram_ext_R0_data", false,-1, 31,0);
    tracep->declBus(c+12681,"ram_ext_W0_addr", false,-1, 4,0);
    tracep->declBit(c+18603,"ram_ext_W0_en", false,-1);
    tracep->declBit(c+20019,"ram_ext_W0_clk", false,-1);
    tracep->declBus(c+12457,"ram_ext_W0_data", false,-1, 31,0);
    tracep->pushNamePrefix("ram_ext ");
    tracep->declBit(c+20019,"W0_clk", false,-1);
    tracep->declBus(c+12681,"W0_addr", false,-1, 4,0);
    tracep->declBit(c+18603,"W0_en", false,-1);
    tracep->declBus(c+12457,"W0_data", false,-1, 31,0);
    tracep->declBit(c+20019,"R0_clk", false,-1);
    tracep->declBus(c+16798,"R0_addr", false,-1, 4,0);
    tracep->declBit(c+18602,"R0_en", false,-1);
    tracep->declBus(c+12680,"R0_data", false,-1, 31,0);
    tracep->declBit(c+12690,"reg_R0_ren", false,-1);
    tracep->declBus(c+12691,"reg_R0_addr", false,-1, 4,0);
    for (int i = 0; i < 32; ++i) {
        tracep->declBus(c+12692+i*1,"ram", true,(i+0), 31,0);
    }
    tracep->declBus(c+21117,"i", false,-1, 31,0);
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("io_deq_q ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+18563,"reset", false,-1);
    tracep->declBit(c+18601,"io_enq_ready", false,-1);
    tracep->declBit(c+12678,"io_enq_valid", false,-1);
    tracep->declBus(c+12679,"io_enq_bits", false,-1, 31,0);
    tracep->declBit(c+17998,"io_deq_ready", false,-1);
    tracep->declBit(c+12470,"io_deq_valid", false,-1);
    tracep->declBus(c+12471,"io_deq_bits", false,-1, 31,0);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+12724+i*1,"ram", true,(i+0), 31,0);
    }
    tracep->declBus(c+12471,"ram_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+20054,"ram_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+12679,"ram_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+20054,"ram_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_MPORT_mask", false,-1);
    tracep->declBit(c+18606,"ram_MPORT_en", false,-1);
    tracep->declBit(c+12470,"maybe_full", false,-1);
    tracep->declBit(c+12725,"empty", false,-1);
    tracep->declBit(c+18606,"do_enq", false,-1);
    tracep->declBit(c+18607,"do_deq", false,-1);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("hqe ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+18563,"reset", false,-1);
    tracep->declBit(c+12472,"io_enq_ready", false,-1);
    tracep->declBit(c+12473,"io_enq_valid", false,-1);
    tracep->declBus(c+12457,"io_enq_bits", false,-1, 31,0);
    tracep->declBit(c+17999,"io_deq_ready", false,-1);
    tracep->declBit(c+12474,"io_deq_valid", false,-1);
    tracep->declBus(c+12475,"io_deq_bits", false,-1, 31,0);
    tracep->declBit(c+20019,"fq_clock", false,-1);
    tracep->declBit(c+18563,"fq_reset", false,-1);
    tracep->declBit(c+12472,"fq_io_enq_ready", false,-1);
    tracep->declBit(c+12473,"fq_io_enq_valid", false,-1);
    tracep->declBus(c+12457,"fq_io_enq_bits", false,-1, 31,0);
    tracep->declBit(c+18608,"fq_io_deq_ready", false,-1);
    tracep->declBit(c+12726,"fq_io_deq_valid", false,-1);
    tracep->declBus(c+12727,"fq_io_deq_bits", false,-1, 31,0);
    tracep->declBit(c+20019,"io_deq_q_clock", false,-1);
    tracep->declBit(c+18563,"io_deq_q_reset", false,-1);
    tracep->declBit(c+18608,"io_deq_q_io_enq_ready", false,-1);
    tracep->declBit(c+12726,"io_deq_q_io_enq_valid", false,-1);
    tracep->declBus(c+12727,"io_deq_q_io_enq_bits", false,-1, 31,0);
    tracep->declBit(c+17999,"io_deq_q_io_deq_ready", false,-1);
    tracep->declBit(c+12474,"io_deq_q_io_deq_valid", false,-1);
    tracep->declBus(c+12475,"io_deq_q_io_deq_bits", false,-1, 31,0);
    tracep->pushNamePrefix("fq ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+18563,"reset", false,-1);
    tracep->declBit(c+12472,"io_enq_ready", false,-1);
    tracep->declBit(c+12473,"io_enq_valid", false,-1);
    tracep->declBus(c+12457,"io_enq_bits", false,-1, 31,0);
    tracep->declBit(c+18608,"io_deq_ready", false,-1);
    tracep->declBit(c+12726,"io_deq_valid", false,-1);
    tracep->declBus(c+12727,"io_deq_bits", false,-1, 31,0);
    tracep->declBus(c+16800,"ram_R0_addr", false,-1, 4,0);
    tracep->declBit(c+18609,"ram_R0_en", false,-1);
    tracep->declBit(c+20019,"ram_R0_clk", false,-1);
    tracep->declBus(c+12728,"ram_R0_data", false,-1, 31,0);
    tracep->declBus(c+12729,"ram_W0_addr", false,-1, 4,0);
    tracep->declBit(c+18610,"ram_W0_en", false,-1);
    tracep->declBit(c+20019,"ram_W0_clk", false,-1);
    tracep->declBus(c+12457,"ram_W0_data", false,-1, 31,0);
    tracep->declBus(c+12729,"enq_ptr", false,-1, 4,0);
    tracep->declBus(c+12730,"deq_ptr", false,-1, 4,0);
    tracep->declBit(c+12731,"ptr_match", false,-1);
    tracep->declBit(c+12732,"maybe_full", false,-1);
    tracep->declBit(c+12733,"empty", false,-1);
    tracep->declBit(c+18611,"do_flow", false,-1);
    tracep->declBit(c+18610,"do_enq", false,-1);
    tracep->declBit(c+18612,"do_deq", false,-1);
    tracep->declBit(c+12734,"wrap_wrap", false,-1);
    tracep->declBit(c+16801,"deq_done", false,-1);
    tracep->declBit(c+12735,"full", false,-1);
    tracep->declBit(c+12736,"atLeastTwo", false,-1);
    tracep->declBit(c+12737,"ram_out_valid", false,-1);
    tracep->pushNamePrefix("ram ");
    tracep->declBus(c+16800,"R0_addr", false,-1, 4,0);
    tracep->declBit(c+18609,"R0_en", false,-1);
    tracep->declBit(c+20019,"R0_clk", false,-1);
    tracep->declBus(c+12728,"R0_data", false,-1, 31,0);
    tracep->declBus(c+12729,"W0_addr", false,-1, 4,0);
    tracep->declBit(c+18610,"W0_en", false,-1);
    tracep->declBit(c+20019,"W0_clk", false,-1);
    tracep->declBus(c+12457,"W0_data", false,-1, 31,0);
    tracep->declBus(c+16800,"ram_ext_R0_addr", false,-1, 4,0);
    tracep->declBit(c+18609,"ram_ext_R0_en", false,-1);
    tracep->declBit(c+20019,"ram_ext_R0_clk", false,-1);
    tracep->declBus(c+12728,"ram_ext_R0_data", false,-1, 31,0);
    tracep->declBus(c+12729,"ram_ext_W0_addr", false,-1, 4,0);
    tracep->declBit(c+18610,"ram_ext_W0_en", false,-1);
    tracep->declBit(c+20019,"ram_ext_W0_clk", false,-1);
    tracep->declBus(c+12457,"ram_ext_W0_data", false,-1, 31,0);
    tracep->pushNamePrefix("ram_ext ");
    tracep->declBit(c+20019,"W0_clk", false,-1);
    tracep->declBus(c+12729,"W0_addr", false,-1, 4,0);
    tracep->declBit(c+18610,"W0_en", false,-1);
    tracep->declBus(c+12457,"W0_data", false,-1, 31,0);
    tracep->declBit(c+20019,"R0_clk", false,-1);
    tracep->declBus(c+16800,"R0_addr", false,-1, 4,0);
    tracep->declBit(c+18609,"R0_en", false,-1);
    tracep->declBus(c+12728,"R0_data", false,-1, 31,0);
    tracep->declBit(c+12738,"reg_R0_ren", false,-1);
    tracep->declBus(c+12739,"reg_R0_addr", false,-1, 4,0);
    for (int i = 0; i < 32; ++i) {
        tracep->declBus(c+12740+i*1,"ram", true,(i+0), 31,0);
    }
    tracep->declBus(c+21118,"i", false,-1, 31,0);
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("io_deq_q ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+18563,"reset", false,-1);
    tracep->declBit(c+18608,"io_enq_ready", false,-1);
    tracep->declBit(c+12726,"io_enq_valid", false,-1);
    tracep->declBus(c+12727,"io_enq_bits", false,-1, 31,0);
    tracep->declBit(c+17999,"io_deq_ready", false,-1);
    tracep->declBit(c+12474,"io_deq_valid", false,-1);
    tracep->declBus(c+12475,"io_deq_bits", false,-1, 31,0);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+12772+i*1,"ram", true,(i+0), 31,0);
    }
    tracep->declBus(c+12475,"ram_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+20054,"ram_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+12727,"ram_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+20054,"ram_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_MPORT_mask", false,-1);
    tracep->declBit(c+18613,"ram_MPORT_en", false,-1);
    tracep->declBit(c+12474,"maybe_full", false,-1);
    tracep->declBit(c+12773,"empty", false,-1);
    tracep->declBit(c+18613,"do_enq", false,-1);
    tracep->declBit(c+18614,"do_deq", false,-1);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("io_a_source ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+18563,"reset", false,-1);
    tracep->declBit(c+17995,"io_enq_ready", false,-1);
    tracep->declBit(c+12458,"io_enq_valid", false,-1);
    tracep->declBus(c+12459,"io_enq_bits", false,-1, 31,0);
    tracep->declBus(c+12115,"io_async_mem_0", false,-1, 31,0);
    tracep->declBus(c+12116,"io_async_mem_1", false,-1, 31,0);
    tracep->declBus(c+12117,"io_async_mem_2", false,-1, 31,0);
    tracep->declBus(c+12118,"io_async_mem_3", false,-1, 31,0);
    tracep->declBus(c+12119,"io_async_mem_4", false,-1, 31,0);
    tracep->declBus(c+12120,"io_async_mem_5", false,-1, 31,0);
    tracep->declBus(c+12121,"io_async_mem_6", false,-1, 31,0);
    tracep->declBus(c+12122,"io_async_mem_7", false,-1, 31,0);
    tracep->declBus(c+18522,"io_async_ridx", false,-1, 3,0);
    tracep->declBus(c+17984,"io_async_widx", false,-1, 3,0);
    tracep->declBit(c+18188,"io_async_safe_ridx_valid", false,-1);
    tracep->declBit(c+18189,"io_async_safe_widx_valid", false,-1);
    tracep->declBit(c+18564,"io_async_safe_source_reset_n", false,-1);
    tracep->declBit(c+20022,"io_async_safe_sink_reset_n", false,-1);
    tracep->declBit(c+20019,"ridx_ridx_gray_clock", false,-1);
    tracep->declBit(c+18563,"ridx_ridx_gray_reset", false,-1);
    tracep->declBus(c+18522,"ridx_ridx_gray_io_d", false,-1, 3,0);
    tracep->declBus(c+18002,"ridx_ridx_gray_io_q", false,-1, 3,0);
    tracep->declBit(c+20056,"source_valid_0_io_in", false,-1);
    tracep->declBit(c+18200,"source_valid_0_io_out", false,-1);
    tracep->declBit(c+20019,"source_valid_0_clock", false,-1);
    tracep->declBit(c+20044,"source_valid_0_reset", false,-1);
    tracep->declBit(c+18200,"source_valid_1_io_in", false,-1);
    tracep->declBit(c+18189,"source_valid_1_io_out", false,-1);
    tracep->declBit(c+20019,"source_valid_1_clock", false,-1);
    tracep->declBit(c+20044,"source_valid_1_reset", false,-1);
    tracep->declBit(c+18188,"sink_extend_io_in", false,-1);
    tracep->declBit(c+18201,"sink_extend_io_out", false,-1);
    tracep->declBit(c+20019,"sink_extend_clock", false,-1);
    tracep->declBit(c+20044,"sink_extend_reset", false,-1);
    tracep->declBit(c+18201,"sink_valid_io_in", false,-1);
    tracep->declBit(c+18003,"sink_valid_io_out", false,-1);
    tracep->declBit(c+20019,"sink_valid_clock", false,-1);
    tracep->declBit(c+18563,"sink_valid_reset", false,-1);
    tracep->declBus(c+12115,"mem_0", false,-1, 31,0);
    tracep->declBus(c+12116,"mem_1", false,-1, 31,0);
    tracep->declBus(c+12117,"mem_2", false,-1, 31,0);
    tracep->declBus(c+12118,"mem_3", false,-1, 31,0);
    tracep->declBus(c+12119,"mem_4", false,-1, 31,0);
    tracep->declBus(c+12120,"mem_5", false,-1, 31,0);
    tracep->declBus(c+12121,"mem_6", false,-1, 31,0);
    tracep->declBus(c+12122,"mem_7", false,-1, 31,0);
    tracep->declBit(c+18003,"sink_ready", false,-1);
    tracep->declBus(c+18004,"widx_widx_bin", false,-1, 3,0);
    tracep->declBus(c+18615,"widx_incremented", false,-1, 3,0);
    tracep->declBus(c+18616,"widx", false,-1, 3,0);
    tracep->declBus(c+18002,"ridx", false,-1, 3,0);
    tracep->declBus(c+18005,"index", false,-1, 2,0);
    tracep->declBit(c+18006,"ready_reg", false,-1);
    tracep->declBus(c+17984,"widx_gray", false,-1, 3,0);
    tracep->pushNamePrefix("ridx_ridx_gray ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+18563,"reset", false,-1);
    tracep->declBus(c+18522,"io_d", false,-1, 3,0);
    tracep->declBus(c+18002,"io_q", false,-1, 3,0);
    tracep->declBit(c+20019,"output_chain_clock", false,-1);
    tracep->declBit(c+18563,"output_chain_reset", false,-1);
    tracep->declBit(c+18529,"output_chain_io_d", false,-1);
    tracep->declBit(c+18007,"output_chain_io_q", false,-1);
    tracep->declBit(c+20019,"output_chain_1_clock", false,-1);
    tracep->declBit(c+18563,"output_chain_1_reset", false,-1);
    tracep->declBit(c+18530,"output_chain_1_io_d", false,-1);
    tracep->declBit(c+18008,"output_chain_1_io_q", false,-1);
    tracep->declBit(c+20019,"output_chain_2_clock", false,-1);
    tracep->declBit(c+18563,"output_chain_2_reset", false,-1);
    tracep->declBit(c+18531,"output_chain_2_io_d", false,-1);
    tracep->declBit(c+18009,"output_chain_2_io_q", false,-1);
    tracep->declBit(c+20019,"output_chain_3_clock", false,-1);
    tracep->declBit(c+18563,"output_chain_3_reset", false,-1);
    tracep->declBit(c+18532,"output_chain_3_io_d", false,-1);
    tracep->declBit(c+18010,"output_chain_3_io_q", false,-1);
    tracep->declBit(c+18008,"output_1", false,-1);
    tracep->declBit(c+18007,"output_0", false,-1);
    tracep->declBus(c+18011,"io_q_lo", false,-1, 1,0);
    tracep->declBit(c+18010,"output_3", false,-1);
    tracep->declBit(c+18009,"output_2", false,-1);
    tracep->declBus(c+18012,"io_q_hi", false,-1, 1,0);
    tracep->pushNamePrefix("output_chain ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+18563,"reset", false,-1);
    tracep->declBit(c+18529,"io_d", false,-1);
    tracep->declBit(c+18007,"io_q", false,-1);
    tracep->declBit(c+18007,"sync_0", false,-1);
    tracep->declBit(c+18013,"sync_1", false,-1);
    tracep->declBit(c+18014,"sync_2", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("output_chain_1 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+18563,"reset", false,-1);
    tracep->declBit(c+18530,"io_d", false,-1);
    tracep->declBit(c+18008,"io_q", false,-1);
    tracep->declBit(c+18008,"sync_0", false,-1);
    tracep->declBit(c+18015,"sync_1", false,-1);
    tracep->declBit(c+18016,"sync_2", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("output_chain_2 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+18563,"reset", false,-1);
    tracep->declBit(c+18531,"io_d", false,-1);
    tracep->declBit(c+18009,"io_q", false,-1);
    tracep->declBit(c+18009,"sync_0", false,-1);
    tracep->declBit(c+18017,"sync_1", false,-1);
    tracep->declBit(c+18018,"sync_2", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("output_chain_3 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+18563,"reset", false,-1);
    tracep->declBit(c+18532,"io_d", false,-1);
    tracep->declBit(c+18010,"io_q", false,-1);
    tracep->declBit(c+18010,"sync_0", false,-1);
    tracep->declBit(c+18019,"sync_1", false,-1);
    tracep->declBit(c+18020,"sync_2", false,-1);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("sink_extend ");
    tracep->declBit(c+18188,"io_in", false,-1);
    tracep->declBit(c+18201,"io_out", false,-1);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20044,"reset", false,-1);
    tracep->declBit(c+20019,"io_out_source_valid_0_clock", false,-1);
    tracep->declBit(c+20044,"io_out_source_valid_0_reset", false,-1);
    tracep->declBit(c+18188,"io_out_source_valid_0_io_d", false,-1);
    tracep->declBit(c+18201,"io_out_source_valid_0_io_q", false,-1);
    tracep->pushNamePrefix("io_out_source_valid_0 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20044,"reset", false,-1);
    tracep->declBit(c+18188,"io_d", false,-1);
    tracep->declBit(c+18201,"io_q", false,-1);
    tracep->declBit(c+20019,"output_chain_clock", false,-1);
    tracep->declBit(c+20044,"output_chain_reset", false,-1);
    tracep->declBit(c+18188,"output_chain_io_d", false,-1);
    tracep->declBit(c+18201,"output_chain_io_q", false,-1);
    tracep->pushNamePrefix("output_chain ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20044,"reset", false,-1);
    tracep->declBit(c+18188,"io_d", false,-1);
    tracep->declBit(c+18201,"io_q", false,-1);
    tracep->declBit(c+18201,"sync_0", false,-1);
    tracep->declBit(c+18202,"sync_1", false,-1);
    tracep->declBit(c+18203,"sync_2", false,-1);
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("sink_valid ");
    tracep->declBit(c+18201,"io_in", false,-1);
    tracep->declBit(c+18003,"io_out", false,-1);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+18563,"reset", false,-1);
    tracep->declBit(c+20019,"io_out_source_valid_0_clock", false,-1);
    tracep->declBit(c+18563,"io_out_source_valid_0_reset", false,-1);
    tracep->declBit(c+18201,"io_out_source_valid_0_io_d", false,-1);
    tracep->declBit(c+18003,"io_out_source_valid_0_io_q", false,-1);
    tracep->pushNamePrefix("io_out_source_valid_0 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+18563,"reset", false,-1);
    tracep->declBit(c+18201,"io_d", false,-1);
    tracep->declBit(c+18003,"io_q", false,-1);
    tracep->declBit(c+20019,"output_chain_clock", false,-1);
    tracep->declBit(c+18563,"output_chain_reset", false,-1);
    tracep->declBit(c+18201,"output_chain_io_d", false,-1);
    tracep->declBit(c+18003,"output_chain_io_q", false,-1);
    tracep->pushNamePrefix("output_chain ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+18563,"reset", false,-1);
    tracep->declBit(c+18201,"io_d", false,-1);
    tracep->declBit(c+18003,"io_q", false,-1);
    tracep->declBit(c+18003,"sync_0", false,-1);
    tracep->declBit(c+18021,"sync_1", false,-1);
    tracep->declBit(c+18022,"sync_2", false,-1);
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("source_valid_0 ");
    tracep->declBit(c+20056,"io_in", false,-1);
    tracep->declBit(c+18200,"io_out", false,-1);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20044,"reset", false,-1);
    tracep->declBit(c+20019,"io_out_source_valid_0_clock", false,-1);
    tracep->declBit(c+20044,"io_out_source_valid_0_reset", false,-1);
    tracep->declBit(c+20056,"io_out_source_valid_0_io_d", false,-1);
    tracep->declBit(c+18200,"io_out_source_valid_0_io_q", false,-1);
    tracep->pushNamePrefix("io_out_source_valid_0 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20044,"reset", false,-1);
    tracep->declBit(c+20056,"io_d", false,-1);
    tracep->declBit(c+18200,"io_q", false,-1);
    tracep->declBit(c+20019,"output_chain_clock", false,-1);
    tracep->declBit(c+20044,"output_chain_reset", false,-1);
    tracep->declBit(c+20056,"output_chain_io_d", false,-1);
    tracep->declBit(c+18200,"output_chain_io_q", false,-1);
    tracep->pushNamePrefix("output_chain ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20044,"reset", false,-1);
    tracep->declBit(c+20056,"io_d", false,-1);
    tracep->declBit(c+18200,"io_q", false,-1);
    tracep->declBit(c+18200,"sync_0", false,-1);
    tracep->declBit(c+18204,"sync_1", false,-1);
    tracep->declBit(c+18205,"sync_2", false,-1);
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("source_valid_1 ");
    tracep->declBit(c+18200,"io_in", false,-1);
    tracep->declBit(c+18189,"io_out", false,-1);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20044,"reset", false,-1);
    tracep->declBit(c+20019,"io_out_source_valid_0_clock", false,-1);
    tracep->declBit(c+20044,"io_out_source_valid_0_reset", false,-1);
    tracep->declBit(c+18200,"io_out_source_valid_0_io_d", false,-1);
    tracep->declBit(c+18189,"io_out_source_valid_0_io_q", false,-1);
    tracep->pushNamePrefix("io_out_source_valid_0 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20044,"reset", false,-1);
    tracep->declBit(c+18200,"io_d", false,-1);
    tracep->declBit(c+18189,"io_q", false,-1);
    tracep->declBit(c+20019,"output_chain_clock", false,-1);
    tracep->declBit(c+20044,"output_chain_reset", false,-1);
    tracep->declBit(c+18200,"output_chain_io_d", false,-1);
    tracep->declBit(c+18189,"output_chain_io_q", false,-1);
    tracep->pushNamePrefix("output_chain ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20044,"reset", false,-1);
    tracep->declBit(c+18200,"io_d", false,-1);
    tracep->declBit(c+18189,"io_q", false,-1);
    tracep->declBit(c+18189,"sync_0", false,-1);
    tracep->declBit(c+18206,"sync_1", false,-1);
    tracep->declBit(c+18207,"sync_2", false,-1);
    tracep->popNamePrefix(4);
    tracep->pushNamePrefix("io_bsource ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+18563,"reset", false,-1);
    tracep->declBit(c+17996,"io_enq_ready", false,-1);
    tracep->declBit(c+12462,"io_enq_valid", false,-1);
    tracep->declBus(c+12463,"io_enq_bits", false,-1, 31,0);
    tracep->declBus(c+12123,"io_async_mem_0", false,-1, 31,0);
    tracep->declBus(c+12124,"io_async_mem_1", false,-1, 31,0);
    tracep->declBus(c+12125,"io_async_mem_2", false,-1, 31,0);
    tracep->declBus(c+12126,"io_async_mem_3", false,-1, 31,0);
    tracep->declBus(c+12127,"io_async_mem_4", false,-1, 31,0);
    tracep->declBus(c+12128,"io_async_mem_5", false,-1, 31,0);
    tracep->declBus(c+12129,"io_async_mem_6", false,-1, 31,0);
    tracep->declBus(c+12130,"io_async_mem_7", false,-1, 31,0);
    tracep->declBus(c+18523,"io_async_ridx", false,-1, 3,0);
    tracep->declBus(c+17985,"io_async_widx", false,-1, 3,0);
    tracep->declBit(c+18190,"io_async_safe_ridx_valid", false,-1);
    tracep->declBit(c+18191,"io_async_safe_widx_valid", false,-1);
    tracep->declBit(c+18564,"io_async_safe_source_reset_n", false,-1);
    tracep->declBit(c+20022,"io_async_safe_sink_reset_n", false,-1);
    tracep->declBit(c+20019,"ridx_ridx_gray_clock", false,-1);
    tracep->declBit(c+18563,"ridx_ridx_gray_reset", false,-1);
    tracep->declBus(c+18523,"ridx_ridx_gray_io_d", false,-1, 3,0);
    tracep->declBus(c+18023,"ridx_ridx_gray_io_q", false,-1, 3,0);
    tracep->declBit(c+20056,"source_valid_0_io_in", false,-1);
    tracep->declBit(c+18208,"source_valid_0_io_out", false,-1);
    tracep->declBit(c+20019,"source_valid_0_clock", false,-1);
    tracep->declBit(c+20044,"source_valid_0_reset", false,-1);
    tracep->declBit(c+18208,"source_valid_1_io_in", false,-1);
    tracep->declBit(c+18191,"source_valid_1_io_out", false,-1);
    tracep->declBit(c+20019,"source_valid_1_clock", false,-1);
    tracep->declBit(c+20044,"source_valid_1_reset", false,-1);
    tracep->declBit(c+18190,"sink_extend_io_in", false,-1);
    tracep->declBit(c+18209,"sink_extend_io_out", false,-1);
    tracep->declBit(c+20019,"sink_extend_clock", false,-1);
    tracep->declBit(c+20044,"sink_extend_reset", false,-1);
    tracep->declBit(c+18209,"sink_valid_io_in", false,-1);
    tracep->declBit(c+18024,"sink_valid_io_out", false,-1);
    tracep->declBit(c+20019,"sink_valid_clock", false,-1);
    tracep->declBit(c+18563,"sink_valid_reset", false,-1);
    tracep->declBus(c+12123,"mem_0", false,-1, 31,0);
    tracep->declBus(c+12124,"mem_1", false,-1, 31,0);
    tracep->declBus(c+12125,"mem_2", false,-1, 31,0);
    tracep->declBus(c+12126,"mem_3", false,-1, 31,0);
    tracep->declBus(c+12127,"mem_4", false,-1, 31,0);
    tracep->declBus(c+12128,"mem_5", false,-1, 31,0);
    tracep->declBus(c+12129,"mem_6", false,-1, 31,0);
    tracep->declBus(c+12130,"mem_7", false,-1, 31,0);
    tracep->declBit(c+18024,"sink_ready", false,-1);
    tracep->declBus(c+18025,"widx_widx_bin", false,-1, 3,0);
    tracep->declBus(c+18617,"widx_incremented", false,-1, 3,0);
    tracep->declBus(c+18618,"widx", false,-1, 3,0);
    tracep->declBus(c+18023,"ridx", false,-1, 3,0);
    tracep->declBus(c+18026,"index", false,-1, 2,0);
    tracep->declBit(c+18027,"ready_reg", false,-1);
    tracep->declBus(c+17985,"widx_gray", false,-1, 3,0);
    tracep->pushNamePrefix("ridx_ridx_gray ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+18563,"reset", false,-1);
    tracep->declBus(c+18523,"io_d", false,-1, 3,0);
    tracep->declBus(c+18023,"io_q", false,-1, 3,0);
    tracep->declBit(c+20019,"output_chain_clock", false,-1);
    tracep->declBit(c+18563,"output_chain_reset", false,-1);
    tracep->declBit(c+18533,"output_chain_io_d", false,-1);
    tracep->declBit(c+18028,"output_chain_io_q", false,-1);
    tracep->declBit(c+20019,"output_chain_1_clock", false,-1);
    tracep->declBit(c+18563,"output_chain_1_reset", false,-1);
    tracep->declBit(c+18534,"output_chain_1_io_d", false,-1);
    tracep->declBit(c+18029,"output_chain_1_io_q", false,-1);
    tracep->declBit(c+20019,"output_chain_2_clock", false,-1);
    tracep->declBit(c+18563,"output_chain_2_reset", false,-1);
    tracep->declBit(c+18535,"output_chain_2_io_d", false,-1);
    tracep->declBit(c+18030,"output_chain_2_io_q", false,-1);
    tracep->declBit(c+20019,"output_chain_3_clock", false,-1);
    tracep->declBit(c+18563,"output_chain_3_reset", false,-1);
    tracep->declBit(c+18536,"output_chain_3_io_d", false,-1);
    tracep->declBit(c+18031,"output_chain_3_io_q", false,-1);
    tracep->declBit(c+18029,"output_1", false,-1);
    tracep->declBit(c+18028,"output_0", false,-1);
    tracep->declBus(c+18032,"io_q_lo", false,-1, 1,0);
    tracep->declBit(c+18031,"output_3", false,-1);
    tracep->declBit(c+18030,"output_2", false,-1);
    tracep->declBus(c+18033,"io_q_hi", false,-1, 1,0);
    tracep->pushNamePrefix("output_chain ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+18563,"reset", false,-1);
    tracep->declBit(c+18533,"io_d", false,-1);
    tracep->declBit(c+18028,"io_q", false,-1);
    tracep->declBit(c+18028,"sync_0", false,-1);
    tracep->declBit(c+18034,"sync_1", false,-1);
    tracep->declBit(c+18035,"sync_2", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("output_chain_1 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+18563,"reset", false,-1);
    tracep->declBit(c+18534,"io_d", false,-1);
    tracep->declBit(c+18029,"io_q", false,-1);
    tracep->declBit(c+18029,"sync_0", false,-1);
    tracep->declBit(c+18036,"sync_1", false,-1);
    tracep->declBit(c+18037,"sync_2", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("output_chain_2 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+18563,"reset", false,-1);
    tracep->declBit(c+18535,"io_d", false,-1);
    tracep->declBit(c+18030,"io_q", false,-1);
    tracep->declBit(c+18030,"sync_0", false,-1);
    tracep->declBit(c+18038,"sync_1", false,-1);
    tracep->declBit(c+18039,"sync_2", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("output_chain_3 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+18563,"reset", false,-1);
    tracep->declBit(c+18536,"io_d", false,-1);
    tracep->declBit(c+18031,"io_q", false,-1);
    tracep->declBit(c+18031,"sync_0", false,-1);
    tracep->declBit(c+18040,"sync_1", false,-1);
    tracep->declBit(c+18041,"sync_2", false,-1);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("sink_extend ");
    tracep->declBit(c+18190,"io_in", false,-1);
    tracep->declBit(c+18209,"io_out", false,-1);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20044,"reset", false,-1);
    tracep->declBit(c+20019,"io_out_source_valid_0_clock", false,-1);
    tracep->declBit(c+20044,"io_out_source_valid_0_reset", false,-1);
    tracep->declBit(c+18190,"io_out_source_valid_0_io_d", false,-1);
    tracep->declBit(c+18209,"io_out_source_valid_0_io_q", false,-1);
    tracep->pushNamePrefix("io_out_source_valid_0 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20044,"reset", false,-1);
    tracep->declBit(c+18190,"io_d", false,-1);
    tracep->declBit(c+18209,"io_q", false,-1);
    tracep->declBit(c+20019,"output_chain_clock", false,-1);
    tracep->declBit(c+20044,"output_chain_reset", false,-1);
    tracep->declBit(c+18190,"output_chain_io_d", false,-1);
    tracep->declBit(c+18209,"output_chain_io_q", false,-1);
    tracep->pushNamePrefix("output_chain ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20044,"reset", false,-1);
    tracep->declBit(c+18190,"io_d", false,-1);
    tracep->declBit(c+18209,"io_q", false,-1);
    tracep->declBit(c+18209,"sync_0", false,-1);
    tracep->declBit(c+18210,"sync_1", false,-1);
    tracep->declBit(c+18211,"sync_2", false,-1);
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("sink_valid ");
    tracep->declBit(c+18209,"io_in", false,-1);
    tracep->declBit(c+18024,"io_out", false,-1);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+18563,"reset", false,-1);
    tracep->declBit(c+20019,"io_out_source_valid_0_clock", false,-1);
    tracep->declBit(c+18563,"io_out_source_valid_0_reset", false,-1);
    tracep->declBit(c+18209,"io_out_source_valid_0_io_d", false,-1);
    tracep->declBit(c+18024,"io_out_source_valid_0_io_q", false,-1);
    tracep->pushNamePrefix("io_out_source_valid_0 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+18563,"reset", false,-1);
    tracep->declBit(c+18209,"io_d", false,-1);
    tracep->declBit(c+18024,"io_q", false,-1);
    tracep->declBit(c+20019,"output_chain_clock", false,-1);
    tracep->declBit(c+18563,"output_chain_reset", false,-1);
    tracep->declBit(c+18209,"output_chain_io_d", false,-1);
    tracep->declBit(c+18024,"output_chain_io_q", false,-1);
    tracep->pushNamePrefix("output_chain ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+18563,"reset", false,-1);
    tracep->declBit(c+18209,"io_d", false,-1);
    tracep->declBit(c+18024,"io_q", false,-1);
    tracep->declBit(c+18024,"sync_0", false,-1);
    tracep->declBit(c+18042,"sync_1", false,-1);
    tracep->declBit(c+18043,"sync_2", false,-1);
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("source_valid_0 ");
    tracep->declBit(c+20056,"io_in", false,-1);
    tracep->declBit(c+18208,"io_out", false,-1);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20044,"reset", false,-1);
    tracep->declBit(c+20019,"io_out_source_valid_0_clock", false,-1);
    tracep->declBit(c+20044,"io_out_source_valid_0_reset", false,-1);
    tracep->declBit(c+20056,"io_out_source_valid_0_io_d", false,-1);
    tracep->declBit(c+18208,"io_out_source_valid_0_io_q", false,-1);
    tracep->pushNamePrefix("io_out_source_valid_0 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20044,"reset", false,-1);
    tracep->declBit(c+20056,"io_d", false,-1);
    tracep->declBit(c+18208,"io_q", false,-1);
    tracep->declBit(c+20019,"output_chain_clock", false,-1);
    tracep->declBit(c+20044,"output_chain_reset", false,-1);
    tracep->declBit(c+20056,"output_chain_io_d", false,-1);
    tracep->declBit(c+18208,"output_chain_io_q", false,-1);
    tracep->pushNamePrefix("output_chain ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20044,"reset", false,-1);
    tracep->declBit(c+20056,"io_d", false,-1);
    tracep->declBit(c+18208,"io_q", false,-1);
    tracep->declBit(c+18208,"sync_0", false,-1);
    tracep->declBit(c+18212,"sync_1", false,-1);
    tracep->declBit(c+18213,"sync_2", false,-1);
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("source_valid_1 ");
    tracep->declBit(c+18208,"io_in", false,-1);
    tracep->declBit(c+18191,"io_out", false,-1);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20044,"reset", false,-1);
    tracep->declBit(c+20019,"io_out_source_valid_0_clock", false,-1);
    tracep->declBit(c+20044,"io_out_source_valid_0_reset", false,-1);
    tracep->declBit(c+18208,"io_out_source_valid_0_io_d", false,-1);
    tracep->declBit(c+18191,"io_out_source_valid_0_io_q", false,-1);
    tracep->pushNamePrefix("io_out_source_valid_0 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20044,"reset", false,-1);
    tracep->declBit(c+18208,"io_d", false,-1);
    tracep->declBit(c+18191,"io_q", false,-1);
    tracep->declBit(c+20019,"output_chain_clock", false,-1);
    tracep->declBit(c+20044,"output_chain_reset", false,-1);
    tracep->declBit(c+18208,"output_chain_io_d", false,-1);
    tracep->declBit(c+18191,"output_chain_io_q", false,-1);
    tracep->pushNamePrefix("output_chain ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20044,"reset", false,-1);
    tracep->declBit(c+18208,"io_d", false,-1);
    tracep->declBit(c+18191,"io_q", false,-1);
    tracep->declBit(c+18191,"sync_0", false,-1);
    tracep->declBit(c+18214,"sync_1", false,-1);
    tracep->declBit(c+18215,"sync_2", false,-1);
    tracep->popNamePrefix(4);
    tracep->pushNamePrefix("io_c_source ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+18563,"reset", false,-1);
    tracep->declBit(c+17997,"io_enq_ready", false,-1);
    tracep->declBit(c+12466,"io_enq_valid", false,-1);
    tracep->declBus(c+12467,"io_enq_bits", false,-1, 31,0);
    tracep->declBus(c+12131,"io_async_mem_0", false,-1, 31,0);
    tracep->declBus(c+12132,"io_async_mem_1", false,-1, 31,0);
    tracep->declBus(c+12133,"io_async_mem_2", false,-1, 31,0);
    tracep->declBus(c+12134,"io_async_mem_3", false,-1, 31,0);
    tracep->declBus(c+12135,"io_async_mem_4", false,-1, 31,0);
    tracep->declBus(c+12136,"io_async_mem_5", false,-1, 31,0);
    tracep->declBus(c+12137,"io_async_mem_6", false,-1, 31,0);
    tracep->declBus(c+12138,"io_async_mem_7", false,-1, 31,0);
    tracep->declBus(c+18524,"io_async_ridx", false,-1, 3,0);
    tracep->declBus(c+17986,"io_async_widx", false,-1, 3,0);
    tracep->declBit(c+18192,"io_async_safe_ridx_valid", false,-1);
    tracep->declBit(c+18193,"io_async_safe_widx_valid", false,-1);
    tracep->declBit(c+18564,"io_async_safe_source_reset_n", false,-1);
    tracep->declBit(c+20022,"io_async_safe_sink_reset_n", false,-1);
    tracep->declBit(c+20019,"ridx_ridx_gray_clock", false,-1);
    tracep->declBit(c+18563,"ridx_ridx_gray_reset", false,-1);
    tracep->declBus(c+18524,"ridx_ridx_gray_io_d", false,-1, 3,0);
    tracep->declBus(c+18044,"ridx_ridx_gray_io_q", false,-1, 3,0);
    tracep->declBit(c+20056,"source_valid_0_io_in", false,-1);
    tracep->declBit(c+18216,"source_valid_0_io_out", false,-1);
    tracep->declBit(c+20019,"source_valid_0_clock", false,-1);
    tracep->declBit(c+20044,"source_valid_0_reset", false,-1);
    tracep->declBit(c+18216,"source_valid_1_io_in", false,-1);
    tracep->declBit(c+18193,"source_valid_1_io_out", false,-1);
    tracep->declBit(c+20019,"source_valid_1_clock", false,-1);
    tracep->declBit(c+20044,"source_valid_1_reset", false,-1);
    tracep->declBit(c+18192,"sink_extend_io_in", false,-1);
    tracep->declBit(c+18217,"sink_extend_io_out", false,-1);
    tracep->declBit(c+20019,"sink_extend_clock", false,-1);
    tracep->declBit(c+20044,"sink_extend_reset", false,-1);
    tracep->declBit(c+18217,"sink_valid_io_in", false,-1);
    tracep->declBit(c+18045,"sink_valid_io_out", false,-1);
    tracep->declBit(c+20019,"sink_valid_clock", false,-1);
    tracep->declBit(c+18563,"sink_valid_reset", false,-1);
    tracep->declBus(c+12131,"mem_0", false,-1, 31,0);
    tracep->declBus(c+12132,"mem_1", false,-1, 31,0);
    tracep->declBus(c+12133,"mem_2", false,-1, 31,0);
    tracep->declBus(c+12134,"mem_3", false,-1, 31,0);
    tracep->declBus(c+12135,"mem_4", false,-1, 31,0);
    tracep->declBus(c+12136,"mem_5", false,-1, 31,0);
    tracep->declBus(c+12137,"mem_6", false,-1, 31,0);
    tracep->declBus(c+12138,"mem_7", false,-1, 31,0);
    tracep->declBit(c+18045,"sink_ready", false,-1);
    tracep->declBus(c+18046,"widx_widx_bin", false,-1, 3,0);
    tracep->declBus(c+18619,"widx_incremented", false,-1, 3,0);
    tracep->declBus(c+18620,"widx", false,-1, 3,0);
    tracep->declBus(c+18044,"ridx", false,-1, 3,0);
    tracep->declBus(c+18047,"index", false,-1, 2,0);
    tracep->declBit(c+18048,"ready_reg", false,-1);
    tracep->declBus(c+17986,"widx_gray", false,-1, 3,0);
    tracep->pushNamePrefix("ridx_ridx_gray ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+18563,"reset", false,-1);
    tracep->declBus(c+18524,"io_d", false,-1, 3,0);
    tracep->declBus(c+18044,"io_q", false,-1, 3,0);
    tracep->declBit(c+20019,"output_chain_clock", false,-1);
    tracep->declBit(c+18563,"output_chain_reset", false,-1);
    tracep->declBit(c+18537,"output_chain_io_d", false,-1);
    tracep->declBit(c+18049,"output_chain_io_q", false,-1);
    tracep->declBit(c+20019,"output_chain_1_clock", false,-1);
    tracep->declBit(c+18563,"output_chain_1_reset", false,-1);
    tracep->declBit(c+18538,"output_chain_1_io_d", false,-1);
    tracep->declBit(c+18050,"output_chain_1_io_q", false,-1);
    tracep->declBit(c+20019,"output_chain_2_clock", false,-1);
    tracep->declBit(c+18563,"output_chain_2_reset", false,-1);
    tracep->declBit(c+18539,"output_chain_2_io_d", false,-1);
    tracep->declBit(c+18051,"output_chain_2_io_q", false,-1);
    tracep->declBit(c+20019,"output_chain_3_clock", false,-1);
    tracep->declBit(c+18563,"output_chain_3_reset", false,-1);
    tracep->declBit(c+18540,"output_chain_3_io_d", false,-1);
    tracep->declBit(c+18052,"output_chain_3_io_q", false,-1);
    tracep->declBit(c+18050,"output_1", false,-1);
    tracep->declBit(c+18049,"output_0", false,-1);
    tracep->declBus(c+18053,"io_q_lo", false,-1, 1,0);
    tracep->declBit(c+18052,"output_3", false,-1);
    tracep->declBit(c+18051,"output_2", false,-1);
    tracep->declBus(c+18054,"io_q_hi", false,-1, 1,0);
    tracep->pushNamePrefix("output_chain ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+18563,"reset", false,-1);
    tracep->declBit(c+18537,"io_d", false,-1);
    tracep->declBit(c+18049,"io_q", false,-1);
    tracep->declBit(c+18049,"sync_0", false,-1);
    tracep->declBit(c+18055,"sync_1", false,-1);
    tracep->declBit(c+18056,"sync_2", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("output_chain_1 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+18563,"reset", false,-1);
    tracep->declBit(c+18538,"io_d", false,-1);
    tracep->declBit(c+18050,"io_q", false,-1);
    tracep->declBit(c+18050,"sync_0", false,-1);
    tracep->declBit(c+18057,"sync_1", false,-1);
    tracep->declBit(c+18058,"sync_2", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("output_chain_2 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+18563,"reset", false,-1);
    tracep->declBit(c+18539,"io_d", false,-1);
    tracep->declBit(c+18051,"io_q", false,-1);
    tracep->declBit(c+18051,"sync_0", false,-1);
    tracep->declBit(c+18059,"sync_1", false,-1);
    tracep->declBit(c+18060,"sync_2", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("output_chain_3 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+18563,"reset", false,-1);
    tracep->declBit(c+18540,"io_d", false,-1);
    tracep->declBit(c+18052,"io_q", false,-1);
    tracep->declBit(c+18052,"sync_0", false,-1);
    tracep->declBit(c+18061,"sync_1", false,-1);
    tracep->declBit(c+18062,"sync_2", false,-1);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("sink_extend ");
    tracep->declBit(c+18192,"io_in", false,-1);
    tracep->declBit(c+18217,"io_out", false,-1);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20044,"reset", false,-1);
    tracep->declBit(c+20019,"io_out_source_valid_0_clock", false,-1);
    tracep->declBit(c+20044,"io_out_source_valid_0_reset", false,-1);
    tracep->declBit(c+18192,"io_out_source_valid_0_io_d", false,-1);
    tracep->declBit(c+18217,"io_out_source_valid_0_io_q", false,-1);
    tracep->pushNamePrefix("io_out_source_valid_0 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20044,"reset", false,-1);
    tracep->declBit(c+18192,"io_d", false,-1);
    tracep->declBit(c+18217,"io_q", false,-1);
    tracep->declBit(c+20019,"output_chain_clock", false,-1);
    tracep->declBit(c+20044,"output_chain_reset", false,-1);
    tracep->declBit(c+18192,"output_chain_io_d", false,-1);
    tracep->declBit(c+18217,"output_chain_io_q", false,-1);
    tracep->pushNamePrefix("output_chain ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20044,"reset", false,-1);
    tracep->declBit(c+18192,"io_d", false,-1);
    tracep->declBit(c+18217,"io_q", false,-1);
    tracep->declBit(c+18217,"sync_0", false,-1);
    tracep->declBit(c+18218,"sync_1", false,-1);
    tracep->declBit(c+18219,"sync_2", false,-1);
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("sink_valid ");
    tracep->declBit(c+18217,"io_in", false,-1);
    tracep->declBit(c+18045,"io_out", false,-1);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+18563,"reset", false,-1);
    tracep->declBit(c+20019,"io_out_source_valid_0_clock", false,-1);
    tracep->declBit(c+18563,"io_out_source_valid_0_reset", false,-1);
    tracep->declBit(c+18217,"io_out_source_valid_0_io_d", false,-1);
    tracep->declBit(c+18045,"io_out_source_valid_0_io_q", false,-1);
    tracep->pushNamePrefix("io_out_source_valid_0 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+18563,"reset", false,-1);
    tracep->declBit(c+18217,"io_d", false,-1);
    tracep->declBit(c+18045,"io_q", false,-1);
    tracep->declBit(c+20019,"output_chain_clock", false,-1);
    tracep->declBit(c+18563,"output_chain_reset", false,-1);
    tracep->declBit(c+18217,"output_chain_io_d", false,-1);
    tracep->declBit(c+18045,"output_chain_io_q", false,-1);
    tracep->pushNamePrefix("output_chain ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+18563,"reset", false,-1);
    tracep->declBit(c+18217,"io_d", false,-1);
    tracep->declBit(c+18045,"io_q", false,-1);
    tracep->declBit(c+18045,"sync_0", false,-1);
    tracep->declBit(c+18063,"sync_1", false,-1);
    tracep->declBit(c+18064,"sync_2", false,-1);
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("source_valid_0 ");
    tracep->declBit(c+20056,"io_in", false,-1);
    tracep->declBit(c+18216,"io_out", false,-1);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20044,"reset", false,-1);
    tracep->declBit(c+20019,"io_out_source_valid_0_clock", false,-1);
    tracep->declBit(c+20044,"io_out_source_valid_0_reset", false,-1);
    tracep->declBit(c+20056,"io_out_source_valid_0_io_d", false,-1);
    tracep->declBit(c+18216,"io_out_source_valid_0_io_q", false,-1);
    tracep->pushNamePrefix("io_out_source_valid_0 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20044,"reset", false,-1);
    tracep->declBit(c+20056,"io_d", false,-1);
    tracep->declBit(c+18216,"io_q", false,-1);
    tracep->declBit(c+20019,"output_chain_clock", false,-1);
    tracep->declBit(c+20044,"output_chain_reset", false,-1);
    tracep->declBit(c+20056,"output_chain_io_d", false,-1);
    tracep->declBit(c+18216,"output_chain_io_q", false,-1);
    tracep->pushNamePrefix("output_chain ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20044,"reset", false,-1);
    tracep->declBit(c+20056,"io_d", false,-1);
    tracep->declBit(c+18216,"io_q", false,-1);
    tracep->declBit(c+18216,"sync_0", false,-1);
    tracep->declBit(c+18220,"sync_1", false,-1);
    tracep->declBit(c+18221,"sync_2", false,-1);
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("source_valid_1 ");
    tracep->declBit(c+18216,"io_in", false,-1);
    tracep->declBit(c+18193,"io_out", false,-1);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20044,"reset", false,-1);
    tracep->declBit(c+20019,"io_out_source_valid_0_clock", false,-1);
    tracep->declBit(c+20044,"io_out_source_valid_0_reset", false,-1);
    tracep->declBit(c+18216,"io_out_source_valid_0_io_d", false,-1);
    tracep->declBit(c+18193,"io_out_source_valid_0_io_q", false,-1);
    tracep->pushNamePrefix("io_out_source_valid_0 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20044,"reset", false,-1);
    tracep->declBit(c+18216,"io_d", false,-1);
    tracep->declBit(c+18193,"io_q", false,-1);
    tracep->declBit(c+20019,"output_chain_clock", false,-1);
    tracep->declBit(c+20044,"output_chain_reset", false,-1);
    tracep->declBit(c+18216,"output_chain_io_d", false,-1);
    tracep->declBit(c+18193,"output_chain_io_q", false,-1);
    tracep->pushNamePrefix("output_chain ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20044,"reset", false,-1);
    tracep->declBit(c+18216,"io_d", false,-1);
    tracep->declBit(c+18193,"io_q", false,-1);
    tracep->declBit(c+18193,"sync_0", false,-1);
    tracep->declBit(c+18222,"sync_1", false,-1);
    tracep->declBit(c+18223,"sync_2", false,-1);
    tracep->popNamePrefix(4);
    tracep->pushNamePrefix("io_d_source ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+18563,"reset", false,-1);
    tracep->declBit(c+17998,"io_enq_ready", false,-1);
    tracep->declBit(c+12470,"io_enq_valid", false,-1);
    tracep->declBus(c+12471,"io_enq_bits", false,-1, 31,0);
    tracep->declBus(c+12139,"io_async_mem_0", false,-1, 31,0);
    tracep->declBus(c+12140,"io_async_mem_1", false,-1, 31,0);
    tracep->declBus(c+12141,"io_async_mem_2", false,-1, 31,0);
    tracep->declBus(c+12142,"io_async_mem_3", false,-1, 31,0);
    tracep->declBus(c+12143,"io_async_mem_4", false,-1, 31,0);
    tracep->declBus(c+12144,"io_async_mem_5", false,-1, 31,0);
    tracep->declBus(c+12145,"io_async_mem_6", false,-1, 31,0);
    tracep->declBus(c+12146,"io_async_mem_7", false,-1, 31,0);
    tracep->declBus(c+18525,"io_async_ridx", false,-1, 3,0);
    tracep->declBus(c+17987,"io_async_widx", false,-1, 3,0);
    tracep->declBit(c+18194,"io_async_safe_ridx_valid", false,-1);
    tracep->declBit(c+18195,"io_async_safe_widx_valid", false,-1);
    tracep->declBit(c+18564,"io_async_safe_source_reset_n", false,-1);
    tracep->declBit(c+20022,"io_async_safe_sink_reset_n", false,-1);
    tracep->declBit(c+20019,"ridx_ridx_gray_clock", false,-1);
    tracep->declBit(c+18563,"ridx_ridx_gray_reset", false,-1);
    tracep->declBus(c+18525,"ridx_ridx_gray_io_d", false,-1, 3,0);
    tracep->declBus(c+18065,"ridx_ridx_gray_io_q", false,-1, 3,0);
    tracep->declBit(c+20056,"source_valid_0_io_in", false,-1);
    tracep->declBit(c+18224,"source_valid_0_io_out", false,-1);
    tracep->declBit(c+20019,"source_valid_0_clock", false,-1);
    tracep->declBit(c+20044,"source_valid_0_reset", false,-1);
    tracep->declBit(c+18224,"source_valid_1_io_in", false,-1);
    tracep->declBit(c+18195,"source_valid_1_io_out", false,-1);
    tracep->declBit(c+20019,"source_valid_1_clock", false,-1);
    tracep->declBit(c+20044,"source_valid_1_reset", false,-1);
    tracep->declBit(c+18194,"sink_extend_io_in", false,-1);
    tracep->declBit(c+18225,"sink_extend_io_out", false,-1);
    tracep->declBit(c+20019,"sink_extend_clock", false,-1);
    tracep->declBit(c+20044,"sink_extend_reset", false,-1);
    tracep->declBit(c+18225,"sink_valid_io_in", false,-1);
    tracep->declBit(c+18066,"sink_valid_io_out", false,-1);
    tracep->declBit(c+20019,"sink_valid_clock", false,-1);
    tracep->declBit(c+18563,"sink_valid_reset", false,-1);
    tracep->declBus(c+12139,"mem_0", false,-1, 31,0);
    tracep->declBus(c+12140,"mem_1", false,-1, 31,0);
    tracep->declBus(c+12141,"mem_2", false,-1, 31,0);
    tracep->declBus(c+12142,"mem_3", false,-1, 31,0);
    tracep->declBus(c+12143,"mem_4", false,-1, 31,0);
    tracep->declBus(c+12144,"mem_5", false,-1, 31,0);
    tracep->declBus(c+12145,"mem_6", false,-1, 31,0);
    tracep->declBus(c+12146,"mem_7", false,-1, 31,0);
    tracep->declBit(c+18066,"sink_ready", false,-1);
    tracep->declBus(c+18067,"widx_widx_bin", false,-1, 3,0);
    tracep->declBus(c+18621,"widx_incremented", false,-1, 3,0);
    tracep->declBus(c+18622,"widx", false,-1, 3,0);
    tracep->declBus(c+18065,"ridx", false,-1, 3,0);
    tracep->declBus(c+18068,"index", false,-1, 2,0);
    tracep->declBit(c+18069,"ready_reg", false,-1);
    tracep->declBus(c+17987,"widx_gray", false,-1, 3,0);
    tracep->pushNamePrefix("ridx_ridx_gray ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+18563,"reset", false,-1);
    tracep->declBus(c+18525,"io_d", false,-1, 3,0);
    tracep->declBus(c+18065,"io_q", false,-1, 3,0);
    tracep->declBit(c+20019,"output_chain_clock", false,-1);
    tracep->declBit(c+18563,"output_chain_reset", false,-1);
    tracep->declBit(c+18541,"output_chain_io_d", false,-1);
    tracep->declBit(c+18070,"output_chain_io_q", false,-1);
    tracep->declBit(c+20019,"output_chain_1_clock", false,-1);
    tracep->declBit(c+18563,"output_chain_1_reset", false,-1);
    tracep->declBit(c+18542,"output_chain_1_io_d", false,-1);
    tracep->declBit(c+18071,"output_chain_1_io_q", false,-1);
    tracep->declBit(c+20019,"output_chain_2_clock", false,-1);
    tracep->declBit(c+18563,"output_chain_2_reset", false,-1);
    tracep->declBit(c+18543,"output_chain_2_io_d", false,-1);
    tracep->declBit(c+18072,"output_chain_2_io_q", false,-1);
    tracep->declBit(c+20019,"output_chain_3_clock", false,-1);
    tracep->declBit(c+18563,"output_chain_3_reset", false,-1);
    tracep->declBit(c+18544,"output_chain_3_io_d", false,-1);
    tracep->declBit(c+18073,"output_chain_3_io_q", false,-1);
    tracep->declBit(c+18071,"output_1", false,-1);
    tracep->declBit(c+18070,"output_0", false,-1);
    tracep->declBus(c+18074,"io_q_lo", false,-1, 1,0);
    tracep->declBit(c+18073,"output_3", false,-1);
    tracep->declBit(c+18072,"output_2", false,-1);
    tracep->declBus(c+18075,"io_q_hi", false,-1, 1,0);
    tracep->pushNamePrefix("output_chain ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+18563,"reset", false,-1);
    tracep->declBit(c+18541,"io_d", false,-1);
    tracep->declBit(c+18070,"io_q", false,-1);
    tracep->declBit(c+18070,"sync_0", false,-1);
    tracep->declBit(c+18076,"sync_1", false,-1);
    tracep->declBit(c+18077,"sync_2", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("output_chain_1 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+18563,"reset", false,-1);
    tracep->declBit(c+18542,"io_d", false,-1);
    tracep->declBit(c+18071,"io_q", false,-1);
    tracep->declBit(c+18071,"sync_0", false,-1);
    tracep->declBit(c+18078,"sync_1", false,-1);
    tracep->declBit(c+18079,"sync_2", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("output_chain_2 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+18563,"reset", false,-1);
    tracep->declBit(c+18543,"io_d", false,-1);
    tracep->declBit(c+18072,"io_q", false,-1);
    tracep->declBit(c+18072,"sync_0", false,-1);
    tracep->declBit(c+18080,"sync_1", false,-1);
    tracep->declBit(c+18081,"sync_2", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("output_chain_3 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+18563,"reset", false,-1);
    tracep->declBit(c+18544,"io_d", false,-1);
    tracep->declBit(c+18073,"io_q", false,-1);
    tracep->declBit(c+18073,"sync_0", false,-1);
    tracep->declBit(c+18082,"sync_1", false,-1);
    tracep->declBit(c+18083,"sync_2", false,-1);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("sink_extend ");
    tracep->declBit(c+18194,"io_in", false,-1);
    tracep->declBit(c+18225,"io_out", false,-1);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20044,"reset", false,-1);
    tracep->declBit(c+20019,"io_out_source_valid_0_clock", false,-1);
    tracep->declBit(c+20044,"io_out_source_valid_0_reset", false,-1);
    tracep->declBit(c+18194,"io_out_source_valid_0_io_d", false,-1);
    tracep->declBit(c+18225,"io_out_source_valid_0_io_q", false,-1);
    tracep->pushNamePrefix("io_out_source_valid_0 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20044,"reset", false,-1);
    tracep->declBit(c+18194,"io_d", false,-1);
    tracep->declBit(c+18225,"io_q", false,-1);
    tracep->declBit(c+20019,"output_chain_clock", false,-1);
    tracep->declBit(c+20044,"output_chain_reset", false,-1);
    tracep->declBit(c+18194,"output_chain_io_d", false,-1);
    tracep->declBit(c+18225,"output_chain_io_q", false,-1);
    tracep->pushNamePrefix("output_chain ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20044,"reset", false,-1);
    tracep->declBit(c+18194,"io_d", false,-1);
    tracep->declBit(c+18225,"io_q", false,-1);
    tracep->declBit(c+18225,"sync_0", false,-1);
    tracep->declBit(c+18226,"sync_1", false,-1);
    tracep->declBit(c+18227,"sync_2", false,-1);
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("sink_valid ");
    tracep->declBit(c+18225,"io_in", false,-1);
    tracep->declBit(c+18066,"io_out", false,-1);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+18563,"reset", false,-1);
    tracep->declBit(c+20019,"io_out_source_valid_0_clock", false,-1);
    tracep->declBit(c+18563,"io_out_source_valid_0_reset", false,-1);
    tracep->declBit(c+18225,"io_out_source_valid_0_io_d", false,-1);
    tracep->declBit(c+18066,"io_out_source_valid_0_io_q", false,-1);
    tracep->pushNamePrefix("io_out_source_valid_0 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+18563,"reset", false,-1);
    tracep->declBit(c+18225,"io_d", false,-1);
    tracep->declBit(c+18066,"io_q", false,-1);
    tracep->declBit(c+20019,"output_chain_clock", false,-1);
    tracep->declBit(c+18563,"output_chain_reset", false,-1);
    tracep->declBit(c+18225,"output_chain_io_d", false,-1);
    tracep->declBit(c+18066,"output_chain_io_q", false,-1);
    tracep->pushNamePrefix("output_chain ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+18563,"reset", false,-1);
    tracep->declBit(c+18225,"io_d", false,-1);
    tracep->declBit(c+18066,"io_q", false,-1);
    tracep->declBit(c+18066,"sync_0", false,-1);
    tracep->declBit(c+18084,"sync_1", false,-1);
    tracep->declBit(c+18085,"sync_2", false,-1);
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("source_valid_0 ");
    tracep->declBit(c+20056,"io_in", false,-1);
    tracep->declBit(c+18224,"io_out", false,-1);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20044,"reset", false,-1);
    tracep->declBit(c+20019,"io_out_source_valid_0_clock", false,-1);
    tracep->declBit(c+20044,"io_out_source_valid_0_reset", false,-1);
    tracep->declBit(c+20056,"io_out_source_valid_0_io_d", false,-1);
    tracep->declBit(c+18224,"io_out_source_valid_0_io_q", false,-1);
    tracep->pushNamePrefix("io_out_source_valid_0 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20044,"reset", false,-1);
    tracep->declBit(c+20056,"io_d", false,-1);
    tracep->declBit(c+18224,"io_q", false,-1);
    tracep->declBit(c+20019,"output_chain_clock", false,-1);
    tracep->declBit(c+20044,"output_chain_reset", false,-1);
    tracep->declBit(c+20056,"output_chain_io_d", false,-1);
    tracep->declBit(c+18224,"output_chain_io_q", false,-1);
    tracep->pushNamePrefix("output_chain ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20044,"reset", false,-1);
    tracep->declBit(c+20056,"io_d", false,-1);
    tracep->declBit(c+18224,"io_q", false,-1);
    tracep->declBit(c+18224,"sync_0", false,-1);
    tracep->declBit(c+18228,"sync_1", false,-1);
    tracep->declBit(c+18229,"sync_2", false,-1);
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("source_valid_1 ");
    tracep->declBit(c+18224,"io_in", false,-1);
    tracep->declBit(c+18195,"io_out", false,-1);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20044,"reset", false,-1);
    tracep->declBit(c+20019,"io_out_source_valid_0_clock", false,-1);
    tracep->declBit(c+20044,"io_out_source_valid_0_reset", false,-1);
    tracep->declBit(c+18224,"io_out_source_valid_0_io_d", false,-1);
    tracep->declBit(c+18195,"io_out_source_valid_0_io_q", false,-1);
    tracep->pushNamePrefix("io_out_source_valid_0 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20044,"reset", false,-1);
    tracep->declBit(c+18224,"io_d", false,-1);
    tracep->declBit(c+18195,"io_q", false,-1);
    tracep->declBit(c+20019,"output_chain_clock", false,-1);
    tracep->declBit(c+20044,"output_chain_reset", false,-1);
    tracep->declBit(c+18224,"output_chain_io_d", false,-1);
    tracep->declBit(c+18195,"output_chain_io_q", false,-1);
    tracep->pushNamePrefix("output_chain ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20044,"reset", false,-1);
    tracep->declBit(c+18224,"io_d", false,-1);
    tracep->declBit(c+18195,"io_q", false,-1);
    tracep->declBit(c+18195,"sync_0", false,-1);
    tracep->declBit(c+18230,"sync_1", false,-1);
    tracep->declBit(c+18231,"sync_2", false,-1);
    tracep->popNamePrefix(4);
    tracep->pushNamePrefix("io_e_source ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+18563,"reset", false,-1);
    tracep->declBit(c+17999,"io_enq_ready", false,-1);
    tracep->declBit(c+12474,"io_enq_valid", false,-1);
    tracep->declBus(c+12475,"io_enq_bits", false,-1, 31,0);
    tracep->declBus(c+12147,"io_async_mem_0", false,-1, 31,0);
    tracep->declBus(c+12148,"io_async_mem_1", false,-1, 31,0);
    tracep->declBus(c+12149,"io_async_mem_2", false,-1, 31,0);
    tracep->declBus(c+12150,"io_async_mem_3", false,-1, 31,0);
    tracep->declBus(c+12151,"io_async_mem_4", false,-1, 31,0);
    tracep->declBus(c+12152,"io_async_mem_5", false,-1, 31,0);
    tracep->declBus(c+12153,"io_async_mem_6", false,-1, 31,0);
    tracep->declBus(c+12154,"io_async_mem_7", false,-1, 31,0);
    tracep->declBus(c+18526,"io_async_ridx", false,-1, 3,0);
    tracep->declBus(c+17988,"io_async_widx", false,-1, 3,0);
    tracep->declBit(c+18196,"io_async_safe_ridx_valid", false,-1);
    tracep->declBit(c+18197,"io_async_safe_widx_valid", false,-1);
    tracep->declBit(c+18564,"io_async_safe_source_reset_n", false,-1);
    tracep->declBit(c+20022,"io_async_safe_sink_reset_n", false,-1);
    tracep->declBit(c+20019,"ridx_ridx_gray_clock", false,-1);
    tracep->declBit(c+18563,"ridx_ridx_gray_reset", false,-1);
    tracep->declBus(c+18526,"ridx_ridx_gray_io_d", false,-1, 3,0);
    tracep->declBus(c+18086,"ridx_ridx_gray_io_q", false,-1, 3,0);
    tracep->declBit(c+20056,"source_valid_0_io_in", false,-1);
    tracep->declBit(c+18232,"source_valid_0_io_out", false,-1);
    tracep->declBit(c+20019,"source_valid_0_clock", false,-1);
    tracep->declBit(c+20044,"source_valid_0_reset", false,-1);
    tracep->declBit(c+18232,"source_valid_1_io_in", false,-1);
    tracep->declBit(c+18197,"source_valid_1_io_out", false,-1);
    tracep->declBit(c+20019,"source_valid_1_clock", false,-1);
    tracep->declBit(c+20044,"source_valid_1_reset", false,-1);
    tracep->declBit(c+18196,"sink_extend_io_in", false,-1);
    tracep->declBit(c+18233,"sink_extend_io_out", false,-1);
    tracep->declBit(c+20019,"sink_extend_clock", false,-1);
    tracep->declBit(c+20044,"sink_extend_reset", false,-1);
    tracep->declBit(c+18233,"sink_valid_io_in", false,-1);
    tracep->declBit(c+18087,"sink_valid_io_out", false,-1);
    tracep->declBit(c+20019,"sink_valid_clock", false,-1);
    tracep->declBit(c+18563,"sink_valid_reset", false,-1);
    tracep->declBus(c+12147,"mem_0", false,-1, 31,0);
    tracep->declBus(c+12148,"mem_1", false,-1, 31,0);
    tracep->declBus(c+12149,"mem_2", false,-1, 31,0);
    tracep->declBus(c+12150,"mem_3", false,-1, 31,0);
    tracep->declBus(c+12151,"mem_4", false,-1, 31,0);
    tracep->declBus(c+12152,"mem_5", false,-1, 31,0);
    tracep->declBus(c+12153,"mem_6", false,-1, 31,0);
    tracep->declBus(c+12154,"mem_7", false,-1, 31,0);
    tracep->declBit(c+18087,"sink_ready", false,-1);
    tracep->declBus(c+18088,"widx_widx_bin", false,-1, 3,0);
    tracep->declBus(c+18623,"widx_incremented", false,-1, 3,0);
    tracep->declBus(c+18624,"widx", false,-1, 3,0);
    tracep->declBus(c+18086,"ridx", false,-1, 3,0);
    tracep->declBus(c+18089,"index", false,-1, 2,0);
    tracep->declBit(c+18090,"ready_reg", false,-1);
    tracep->declBus(c+17988,"widx_gray", false,-1, 3,0);
    tracep->pushNamePrefix("ridx_ridx_gray ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+18563,"reset", false,-1);
    tracep->declBus(c+18526,"io_d", false,-1, 3,0);
    tracep->declBus(c+18086,"io_q", false,-1, 3,0);
    tracep->declBit(c+20019,"output_chain_clock", false,-1);
    tracep->declBit(c+18563,"output_chain_reset", false,-1);
    tracep->declBit(c+18545,"output_chain_io_d", false,-1);
    tracep->declBit(c+18091,"output_chain_io_q", false,-1);
    tracep->declBit(c+20019,"output_chain_1_clock", false,-1);
    tracep->declBit(c+18563,"output_chain_1_reset", false,-1);
    tracep->declBit(c+18546,"output_chain_1_io_d", false,-1);
    tracep->declBit(c+18092,"output_chain_1_io_q", false,-1);
    tracep->declBit(c+20019,"output_chain_2_clock", false,-1);
    tracep->declBit(c+18563,"output_chain_2_reset", false,-1);
    tracep->declBit(c+18547,"output_chain_2_io_d", false,-1);
    tracep->declBit(c+18093,"output_chain_2_io_q", false,-1);
    tracep->declBit(c+20019,"output_chain_3_clock", false,-1);
    tracep->declBit(c+18563,"output_chain_3_reset", false,-1);
    tracep->declBit(c+18548,"output_chain_3_io_d", false,-1);
    tracep->declBit(c+18094,"output_chain_3_io_q", false,-1);
    tracep->declBit(c+18092,"output_1", false,-1);
    tracep->declBit(c+18091,"output_0", false,-1);
    tracep->declBus(c+18095,"io_q_lo", false,-1, 1,0);
    tracep->declBit(c+18094,"output_3", false,-1);
    tracep->declBit(c+18093,"output_2", false,-1);
    tracep->declBus(c+18096,"io_q_hi", false,-1, 1,0);
    tracep->pushNamePrefix("output_chain ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+18563,"reset", false,-1);
    tracep->declBit(c+18545,"io_d", false,-1);
    tracep->declBit(c+18091,"io_q", false,-1);
    tracep->declBit(c+18091,"sync_0", false,-1);
    tracep->declBit(c+18097,"sync_1", false,-1);
    tracep->declBit(c+18098,"sync_2", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("output_chain_1 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+18563,"reset", false,-1);
    tracep->declBit(c+18546,"io_d", false,-1);
    tracep->declBit(c+18092,"io_q", false,-1);
    tracep->declBit(c+18092,"sync_0", false,-1);
    tracep->declBit(c+18099,"sync_1", false,-1);
    tracep->declBit(c+18100,"sync_2", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("output_chain_2 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+18563,"reset", false,-1);
    tracep->declBit(c+18547,"io_d", false,-1);
    tracep->declBit(c+18093,"io_q", false,-1);
    tracep->declBit(c+18093,"sync_0", false,-1);
    tracep->declBit(c+18101,"sync_1", false,-1);
    tracep->declBit(c+18102,"sync_2", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("output_chain_3 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+18563,"reset", false,-1);
    tracep->declBit(c+18548,"io_d", false,-1);
    tracep->declBit(c+18094,"io_q", false,-1);
    tracep->declBit(c+18094,"sync_0", false,-1);
    tracep->declBit(c+18103,"sync_1", false,-1);
    tracep->declBit(c+18104,"sync_2", false,-1);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("sink_extend ");
    tracep->declBit(c+18196,"io_in", false,-1);
    tracep->declBit(c+18233,"io_out", false,-1);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20044,"reset", false,-1);
    tracep->declBit(c+20019,"io_out_source_valid_0_clock", false,-1);
    tracep->declBit(c+20044,"io_out_source_valid_0_reset", false,-1);
    tracep->declBit(c+18196,"io_out_source_valid_0_io_d", false,-1);
    tracep->declBit(c+18233,"io_out_source_valid_0_io_q", false,-1);
    tracep->pushNamePrefix("io_out_source_valid_0 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20044,"reset", false,-1);
    tracep->declBit(c+18196,"io_d", false,-1);
    tracep->declBit(c+18233,"io_q", false,-1);
    tracep->declBit(c+20019,"output_chain_clock", false,-1);
    tracep->declBit(c+20044,"output_chain_reset", false,-1);
    tracep->declBit(c+18196,"output_chain_io_d", false,-1);
    tracep->declBit(c+18233,"output_chain_io_q", false,-1);
    tracep->pushNamePrefix("output_chain ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20044,"reset", false,-1);
    tracep->declBit(c+18196,"io_d", false,-1);
    tracep->declBit(c+18233,"io_q", false,-1);
    tracep->declBit(c+18233,"sync_0", false,-1);
    tracep->declBit(c+18234,"sync_1", false,-1);
    tracep->declBit(c+18235,"sync_2", false,-1);
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("sink_valid ");
    tracep->declBit(c+18233,"io_in", false,-1);
    tracep->declBit(c+18087,"io_out", false,-1);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+18563,"reset", false,-1);
    tracep->declBit(c+20019,"io_out_source_valid_0_clock", false,-1);
    tracep->declBit(c+18563,"io_out_source_valid_0_reset", false,-1);
    tracep->declBit(c+18233,"io_out_source_valid_0_io_d", false,-1);
    tracep->declBit(c+18087,"io_out_source_valid_0_io_q", false,-1);
    tracep->pushNamePrefix("io_out_source_valid_0 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+18563,"reset", false,-1);
    tracep->declBit(c+18233,"io_d", false,-1);
    tracep->declBit(c+18087,"io_q", false,-1);
    tracep->declBit(c+20019,"output_chain_clock", false,-1);
    tracep->declBit(c+18563,"output_chain_reset", false,-1);
    tracep->declBit(c+18233,"output_chain_io_d", false,-1);
    tracep->declBit(c+18087,"output_chain_io_q", false,-1);
    tracep->pushNamePrefix("output_chain ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+18563,"reset", false,-1);
    tracep->declBit(c+18233,"io_d", false,-1);
    tracep->declBit(c+18087,"io_q", false,-1);
    tracep->declBit(c+18087,"sync_0", false,-1);
    tracep->declBit(c+18105,"sync_1", false,-1);
    tracep->declBit(c+18106,"sync_2", false,-1);
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("source_valid_0 ");
    tracep->declBit(c+20056,"io_in", false,-1);
    tracep->declBit(c+18232,"io_out", false,-1);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20044,"reset", false,-1);
    tracep->declBit(c+20019,"io_out_source_valid_0_clock", false,-1);
    tracep->declBit(c+20044,"io_out_source_valid_0_reset", false,-1);
    tracep->declBit(c+20056,"io_out_source_valid_0_io_d", false,-1);
    tracep->declBit(c+18232,"io_out_source_valid_0_io_q", false,-1);
    tracep->pushNamePrefix("io_out_source_valid_0 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20044,"reset", false,-1);
    tracep->declBit(c+20056,"io_d", false,-1);
    tracep->declBit(c+18232,"io_q", false,-1);
    tracep->declBit(c+20019,"output_chain_clock", false,-1);
    tracep->declBit(c+20044,"output_chain_reset", false,-1);
    tracep->declBit(c+20056,"output_chain_io_d", false,-1);
    tracep->declBit(c+18232,"output_chain_io_q", false,-1);
    tracep->pushNamePrefix("output_chain ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20044,"reset", false,-1);
    tracep->declBit(c+20056,"io_d", false,-1);
    tracep->declBit(c+18232,"io_q", false,-1);
    tracep->declBit(c+18232,"sync_0", false,-1);
    tracep->declBit(c+18236,"sync_1", false,-1);
    tracep->declBit(c+18237,"sync_2", false,-1);
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("source_valid_1 ");
    tracep->declBit(c+18232,"io_in", false,-1);
    tracep->declBit(c+18197,"io_out", false,-1);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20044,"reset", false,-1);
    tracep->declBit(c+20019,"io_out_source_valid_0_clock", false,-1);
    tracep->declBit(c+20044,"io_out_source_valid_0_reset", false,-1);
    tracep->declBit(c+18232,"io_out_source_valid_0_io_d", false,-1);
    tracep->declBit(c+18197,"io_out_source_valid_0_io_q", false,-1);
    tracep->pushNamePrefix("io_out_source_valid_0 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20044,"reset", false,-1);
    tracep->declBit(c+18232,"io_d", false,-1);
    tracep->declBit(c+18197,"io_q", false,-1);
    tracep->declBit(c+20019,"output_chain_clock", false,-1);
    tracep->declBit(c+20044,"output_chain_reset", false,-1);
    tracep->declBit(c+18232,"output_chain_io_d", false,-1);
    tracep->declBit(c+18197,"output_chain_io_q", false,-1);
    tracep->pushNamePrefix("output_chain ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20044,"reset", false,-1);
    tracep->declBit(c+18232,"io_d", false,-1);
    tracep->declBit(c+18197,"io_q", false,-1);
    tracep->declBit(c+18197,"sync_0", false,-1);
    tracep->declBit(c+18238,"sync_1", false,-1);
    tracep->declBit(c+18239,"sync_2", false,-1);
    tracep->popNamePrefix(4);
    tracep->pushNamePrefix("io_rxc_source ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+18563,"reset", false,-1);
    tracep->declBit(c+18001,"io_enq_ready", false,-1);
    tracep->declBus(c+12481,"io_enq_bits_a", false,-1, 19,0);
    tracep->declBus(c+12482,"io_enq_bits_b", false,-1, 19,0);
    tracep->declBus(c+12483,"io_enq_bits_c", false,-1, 19,0);
    tracep->declBus(c+12484,"io_enq_bits_d", false,-1, 19,0);
    tracep->declBus(c+12485,"io_enq_bits_e", false,-1, 19,0);
    tracep->declBus(c+12155,"io_async_mem_0_a", false,-1, 19,0);
    tracep->declBus(c+12156,"io_async_mem_0_b", false,-1, 19,0);
    tracep->declBus(c+12157,"io_async_mem_0_c", false,-1, 19,0);
    tracep->declBus(c+12158,"io_async_mem_0_d", false,-1, 19,0);
    tracep->declBus(c+12159,"io_async_mem_0_e", false,-1, 19,0);
    tracep->declBit(c+18527,"io_async_ridx", false,-1);
    tracep->declBit(c+17989,"io_async_widx", false,-1);
    tracep->declBit(c+18198,"io_async_safe_ridx_valid", false,-1);
    tracep->declBit(c+19084,"io_async_safe_widx_valid", false,-1);
    tracep->declBit(c+18564,"io_async_safe_source_reset_n", false,-1);
    tracep->declBit(c+20022,"io_async_safe_sink_reset_n", false,-1);
    tracep->declBit(c+20019,"ridx_ridx_gray_clock", false,-1);
    tracep->declBit(c+18563,"ridx_ridx_gray_reset", false,-1);
    tracep->declBit(c+18527,"ridx_ridx_gray_io_d", false,-1);
    tracep->declBit(c+18107,"ridx_ridx_gray_io_q", false,-1);
    tracep->declBit(c+20056,"source_valid_0_io_in", false,-1);
    tracep->declBit(c+19086,"source_valid_0_io_out", false,-1);
    tracep->declBit(c+20019,"source_valid_0_clock", false,-1);
    tracep->declBit(c+20044,"source_valid_0_reset", false,-1);
    tracep->declBit(c+19086,"source_valid_1_io_in", false,-1);
    tracep->declBit(c+19084,"source_valid_1_io_out", false,-1);
    tracep->declBit(c+20019,"source_valid_1_clock", false,-1);
    tracep->declBit(c+20044,"source_valid_1_reset", false,-1);
    tracep->declBit(c+18198,"sink_extend_io_in", false,-1);
    tracep->declBit(c+18240,"sink_extend_io_out", false,-1);
    tracep->declBit(c+20019,"sink_extend_clock", false,-1);
    tracep->declBit(c+20044,"sink_extend_reset", false,-1);
    tracep->declBit(c+18240,"sink_valid_io_in", false,-1);
    tracep->declBit(c+18108,"sink_valid_io_out", false,-1);
    tracep->declBit(c+20019,"sink_valid_clock", false,-1);
    tracep->declBit(c+18563,"sink_valid_reset", false,-1);
    tracep->declBus(c+12155,"mem_0_a", false,-1, 19,0);
    tracep->declBus(c+12156,"mem_0_b", false,-1, 19,0);
    tracep->declBus(c+12157,"mem_0_c", false,-1, 19,0);
    tracep->declBus(c+12158,"mem_0_d", false,-1, 19,0);
    tracep->declBus(c+12159,"mem_0_e", false,-1, 19,0);
    tracep->declBit(c+18108,"sink_ready", false,-1);
    tracep->declBit(c+18109,"widx_widx_bin", false,-1);
    tracep->declBit(c+18110,"widx_incremented", false,-1);
    tracep->declBit(c+18107,"ridx", false,-1);
    tracep->declBit(c+18111,"ready_reg", false,-1);
    tracep->declBit(c+17989,"widx_gray", false,-1);
    tracep->pushNamePrefix("ridx_ridx_gray ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+18563,"reset", false,-1);
    tracep->declBit(c+18527,"io_d", false,-1);
    tracep->declBit(c+18107,"io_q", false,-1);
    tracep->declBit(c+20019,"output_chain_clock", false,-1);
    tracep->declBit(c+18563,"output_chain_reset", false,-1);
    tracep->declBit(c+18527,"output_chain_io_d", false,-1);
    tracep->declBit(c+18107,"output_chain_io_q", false,-1);
    tracep->pushNamePrefix("output_chain ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+18563,"reset", false,-1);
    tracep->declBit(c+18527,"io_d", false,-1);
    tracep->declBit(c+18107,"io_q", false,-1);
    tracep->declBit(c+18107,"sync_0", false,-1);
    tracep->declBit(c+18112,"sync_1", false,-1);
    tracep->declBit(c+18113,"sync_2", false,-1);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("sink_extend ");
    tracep->declBit(c+18198,"io_in", false,-1);
    tracep->declBit(c+18240,"io_out", false,-1);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20044,"reset", false,-1);
    tracep->declBit(c+20019,"io_out_source_valid_0_clock", false,-1);
    tracep->declBit(c+20044,"io_out_source_valid_0_reset", false,-1);
    tracep->declBit(c+18198,"io_out_source_valid_0_io_d", false,-1);
    tracep->declBit(c+18240,"io_out_source_valid_0_io_q", false,-1);
    tracep->pushNamePrefix("io_out_source_valid_0 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20044,"reset", false,-1);
    tracep->declBit(c+18198,"io_d", false,-1);
    tracep->declBit(c+18240,"io_q", false,-1);
    tracep->declBit(c+20019,"output_chain_clock", false,-1);
    tracep->declBit(c+20044,"output_chain_reset", false,-1);
    tracep->declBit(c+18198,"output_chain_io_d", false,-1);
    tracep->declBit(c+18240,"output_chain_io_q", false,-1);
    tracep->pushNamePrefix("output_chain ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20044,"reset", false,-1);
    tracep->declBit(c+18198,"io_d", false,-1);
    tracep->declBit(c+18240,"io_q", false,-1);
    tracep->declBit(c+18240,"sync_0", false,-1);
    tracep->declBit(c+18241,"sync_1", false,-1);
    tracep->declBit(c+18242,"sync_2", false,-1);
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("sink_valid ");
    tracep->declBit(c+18240,"io_in", false,-1);
    tracep->declBit(c+18108,"io_out", false,-1);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+18563,"reset", false,-1);
    tracep->declBit(c+20019,"io_out_source_valid_0_clock", false,-1);
    tracep->declBit(c+18563,"io_out_source_valid_0_reset", false,-1);
    tracep->declBit(c+18240,"io_out_source_valid_0_io_d", false,-1);
    tracep->declBit(c+18108,"io_out_source_valid_0_io_q", false,-1);
    tracep->pushNamePrefix("io_out_source_valid_0 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+18563,"reset", false,-1);
    tracep->declBit(c+18240,"io_d", false,-1);
    tracep->declBit(c+18108,"io_q", false,-1);
    tracep->declBit(c+20019,"output_chain_clock", false,-1);
    tracep->declBit(c+18563,"output_chain_reset", false,-1);
    tracep->declBit(c+18240,"output_chain_io_d", false,-1);
    tracep->declBit(c+18108,"output_chain_io_q", false,-1);
    tracep->pushNamePrefix("output_chain ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+18563,"reset", false,-1);
    tracep->declBit(c+18240,"io_d", false,-1);
    tracep->declBit(c+18108,"io_q", false,-1);
    tracep->declBit(c+18108,"sync_0", false,-1);
    tracep->declBit(c+18114,"sync_1", false,-1);
    tracep->declBit(c+18115,"sync_2", false,-1);
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("source_valid_0 ");
    tracep->declBit(c+20056,"io_in", false,-1);
    tracep->declBit(c+19086,"io_out", false,-1);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20044,"reset", false,-1);
    tracep->declBit(c+20019,"io_out_source_valid_0_clock", false,-1);
    tracep->declBit(c+20044,"io_out_source_valid_0_reset", false,-1);
    tracep->declBit(c+20056,"io_out_source_valid_0_io_d", false,-1);
    tracep->declBit(c+19086,"io_out_source_valid_0_io_q", false,-1);
    tracep->pushNamePrefix("io_out_source_valid_0 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20044,"reset", false,-1);
    tracep->declBit(c+20056,"io_d", false,-1);
    tracep->declBit(c+19086,"io_q", false,-1);
    tracep->declBit(c+20019,"output_chain_clock", false,-1);
    tracep->declBit(c+20044,"output_chain_reset", false,-1);
    tracep->declBit(c+20056,"output_chain_io_d", false,-1);
    tracep->declBit(c+19086,"output_chain_io_q", false,-1);
    tracep->pushNamePrefix("output_chain ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20044,"reset", false,-1);
    tracep->declBit(c+20056,"io_d", false,-1);
    tracep->declBit(c+19086,"io_q", false,-1);
    tracep->declBit(c+19086,"sync_0", false,-1);
    tracep->declBit(c+19087,"sync_1", false,-1);
    tracep->declBit(c+19088,"sync_2", false,-1);
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("source_valid_1 ");
    tracep->declBit(c+19086,"io_in", false,-1);
    tracep->declBit(c+19084,"io_out", false,-1);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20044,"reset", false,-1);
    tracep->declBit(c+20019,"io_out_source_valid_0_clock", false,-1);
    tracep->declBit(c+20044,"io_out_source_valid_0_reset", false,-1);
    tracep->declBit(c+19086,"io_out_source_valid_0_io_d", false,-1);
    tracep->declBit(c+19084,"io_out_source_valid_0_io_q", false,-1);
    tracep->pushNamePrefix("io_out_source_valid_0 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20044,"reset", false,-1);
    tracep->declBit(c+19086,"io_d", false,-1);
    tracep->declBit(c+19084,"io_q", false,-1);
    tracep->declBit(c+20019,"output_chain_clock", false,-1);
    tracep->declBit(c+20044,"output_chain_reset", false,-1);
    tracep->declBit(c+19086,"output_chain_io_d", false,-1);
    tracep->declBit(c+19084,"output_chain_io_q", false,-1);
    tracep->pushNamePrefix("output_chain ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20044,"reset", false,-1);
    tracep->declBit(c+19086,"io_d", false,-1);
    tracep->declBit(c+19084,"io_q", false,-1);
    tracep->declBit(c+19084,"sync_0", false,-1);
    tracep->declBit(c+19089,"sync_1", false,-1);
    tracep->declBit(c+19090,"sync_2", false,-1);
    tracep->popNamePrefix(4);
    tracep->pushNamePrefix("io_txc_source ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+18563,"reset", false,-1);
    tracep->declBit(c+18000,"io_enq_ready", false,-1);
    tracep->declBus(c+12476,"io_enq_bits_a", false,-1, 19,0);
    tracep->declBus(c+12477,"io_enq_bits_b", false,-1, 19,0);
    tracep->declBus(c+12478,"io_enq_bits_c", false,-1, 19,0);
    tracep->declBus(c+12479,"io_enq_bits_d", false,-1, 19,0);
    tracep->declBus(c+12480,"io_enq_bits_e", false,-1, 19,0);
    tracep->declBus(c+12160,"io_async_mem_0_a", false,-1, 19,0);
    tracep->declBus(c+12161,"io_async_mem_0_b", false,-1, 19,0);
    tracep->declBus(c+12162,"io_async_mem_0_c", false,-1, 19,0);
    tracep->declBus(c+12163,"io_async_mem_0_d", false,-1, 19,0);
    tracep->declBus(c+12164,"io_async_mem_0_e", false,-1, 19,0);
    tracep->declBit(c+18528,"io_async_ridx", false,-1);
    tracep->declBit(c+17990,"io_async_widx", false,-1);
    tracep->declBit(c+18199,"io_async_safe_ridx_valid", false,-1);
    tracep->declBit(c+19085,"io_async_safe_widx_valid", false,-1);
    tracep->declBit(c+18564,"io_async_safe_source_reset_n", false,-1);
    tracep->declBit(c+20022,"io_async_safe_sink_reset_n", false,-1);
    tracep->declBit(c+20019,"ridx_ridx_gray_clock", false,-1);
    tracep->declBit(c+18563,"ridx_ridx_gray_reset", false,-1);
    tracep->declBit(c+18528,"ridx_ridx_gray_io_d", false,-1);
    tracep->declBit(c+18116,"ridx_ridx_gray_io_q", false,-1);
    tracep->declBit(c+20056,"source_valid_0_io_in", false,-1);
    tracep->declBit(c+19091,"source_valid_0_io_out", false,-1);
    tracep->declBit(c+20019,"source_valid_0_clock", false,-1);
    tracep->declBit(c+20044,"source_valid_0_reset", false,-1);
    tracep->declBit(c+19091,"source_valid_1_io_in", false,-1);
    tracep->declBit(c+19085,"source_valid_1_io_out", false,-1);
    tracep->declBit(c+20019,"source_valid_1_clock", false,-1);
    tracep->declBit(c+20044,"source_valid_1_reset", false,-1);
    tracep->declBit(c+18199,"sink_extend_io_in", false,-1);
    tracep->declBit(c+18243,"sink_extend_io_out", false,-1);
    tracep->declBit(c+20019,"sink_extend_clock", false,-1);
    tracep->declBit(c+20044,"sink_extend_reset", false,-1);
    tracep->declBit(c+18243,"sink_valid_io_in", false,-1);
    tracep->declBit(c+18117,"sink_valid_io_out", false,-1);
    tracep->declBit(c+20019,"sink_valid_clock", false,-1);
    tracep->declBit(c+18563,"sink_valid_reset", false,-1);
    tracep->declBus(c+12160,"mem_0_a", false,-1, 19,0);
    tracep->declBus(c+12161,"mem_0_b", false,-1, 19,0);
    tracep->declBus(c+12162,"mem_0_c", false,-1, 19,0);
    tracep->declBus(c+12163,"mem_0_d", false,-1, 19,0);
    tracep->declBus(c+12164,"mem_0_e", false,-1, 19,0);
    tracep->declBit(c+18117,"sink_ready", false,-1);
    tracep->declBit(c+18118,"widx_widx_bin", false,-1);
    tracep->declBit(c+18119,"widx_incremented", false,-1);
    tracep->declBit(c+18116,"ridx", false,-1);
    tracep->declBit(c+18120,"ready_reg", false,-1);
    tracep->declBit(c+17990,"widx_gray", false,-1);
    tracep->pushNamePrefix("ridx_ridx_gray ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+18563,"reset", false,-1);
    tracep->declBit(c+18528,"io_d", false,-1);
    tracep->declBit(c+18116,"io_q", false,-1);
    tracep->declBit(c+20019,"output_chain_clock", false,-1);
    tracep->declBit(c+18563,"output_chain_reset", false,-1);
    tracep->declBit(c+18528,"output_chain_io_d", false,-1);
    tracep->declBit(c+18116,"output_chain_io_q", false,-1);
    tracep->pushNamePrefix("output_chain ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+18563,"reset", false,-1);
    tracep->declBit(c+18528,"io_d", false,-1);
    tracep->declBit(c+18116,"io_q", false,-1);
    tracep->declBit(c+18116,"sync_0", false,-1);
    tracep->declBit(c+18121,"sync_1", false,-1);
    tracep->declBit(c+18122,"sync_2", false,-1);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("sink_extend ");
    tracep->declBit(c+18199,"io_in", false,-1);
    tracep->declBit(c+18243,"io_out", false,-1);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20044,"reset", false,-1);
    tracep->declBit(c+20019,"io_out_source_valid_0_clock", false,-1);
    tracep->declBit(c+20044,"io_out_source_valid_0_reset", false,-1);
    tracep->declBit(c+18199,"io_out_source_valid_0_io_d", false,-1);
    tracep->declBit(c+18243,"io_out_source_valid_0_io_q", false,-1);
    tracep->pushNamePrefix("io_out_source_valid_0 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20044,"reset", false,-1);
    tracep->declBit(c+18199,"io_d", false,-1);
    tracep->declBit(c+18243,"io_q", false,-1);
    tracep->declBit(c+20019,"output_chain_clock", false,-1);
    tracep->declBit(c+20044,"output_chain_reset", false,-1);
    tracep->declBit(c+18199,"output_chain_io_d", false,-1);
    tracep->declBit(c+18243,"output_chain_io_q", false,-1);
    tracep->pushNamePrefix("output_chain ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20044,"reset", false,-1);
    tracep->declBit(c+18199,"io_d", false,-1);
    tracep->declBit(c+18243,"io_q", false,-1);
    tracep->declBit(c+18243,"sync_0", false,-1);
    tracep->declBit(c+18244,"sync_1", false,-1);
    tracep->declBit(c+18245,"sync_2", false,-1);
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("sink_valid ");
    tracep->declBit(c+18243,"io_in", false,-1);
    tracep->declBit(c+18117,"io_out", false,-1);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+18563,"reset", false,-1);
    tracep->declBit(c+20019,"io_out_source_valid_0_clock", false,-1);
    tracep->declBit(c+18563,"io_out_source_valid_0_reset", false,-1);
    tracep->declBit(c+18243,"io_out_source_valid_0_io_d", false,-1);
    tracep->declBit(c+18117,"io_out_source_valid_0_io_q", false,-1);
    tracep->pushNamePrefix("io_out_source_valid_0 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+18563,"reset", false,-1);
    tracep->declBit(c+18243,"io_d", false,-1);
    tracep->declBit(c+18117,"io_q", false,-1);
    tracep->declBit(c+20019,"output_chain_clock", false,-1);
    tracep->declBit(c+18563,"output_chain_reset", false,-1);
    tracep->declBit(c+18243,"output_chain_io_d", false,-1);
    tracep->declBit(c+18117,"output_chain_io_q", false,-1);
    tracep->pushNamePrefix("output_chain ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+18563,"reset", false,-1);
    tracep->declBit(c+18243,"io_d", false,-1);
    tracep->declBit(c+18117,"io_q", false,-1);
    tracep->declBit(c+18117,"sync_0", false,-1);
    tracep->declBit(c+18123,"sync_1", false,-1);
    tracep->declBit(c+18124,"sync_2", false,-1);
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("source_valid_0 ");
    tracep->declBit(c+20056,"io_in", false,-1);
    tracep->declBit(c+19091,"io_out", false,-1);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20044,"reset", false,-1);
    tracep->declBit(c+20019,"io_out_source_valid_0_clock", false,-1);
    tracep->declBit(c+20044,"io_out_source_valid_0_reset", false,-1);
    tracep->declBit(c+20056,"io_out_source_valid_0_io_d", false,-1);
    tracep->declBit(c+19091,"io_out_source_valid_0_io_q", false,-1);
    tracep->pushNamePrefix("io_out_source_valid_0 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20044,"reset", false,-1);
    tracep->declBit(c+20056,"io_d", false,-1);
    tracep->declBit(c+19091,"io_q", false,-1);
    tracep->declBit(c+20019,"output_chain_clock", false,-1);
    tracep->declBit(c+20044,"output_chain_reset", false,-1);
    tracep->declBit(c+20056,"output_chain_io_d", false,-1);
    tracep->declBit(c+19091,"output_chain_io_q", false,-1);
    tracep->pushNamePrefix("output_chain ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20044,"reset", false,-1);
    tracep->declBit(c+20056,"io_d", false,-1);
    tracep->declBit(c+19091,"io_q", false,-1);
    tracep->declBit(c+19091,"sync_0", false,-1);
    tracep->declBit(c+19092,"sync_1", false,-1);
    tracep->declBit(c+19093,"sync_2", false,-1);
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("source_valid_1 ");
    tracep->declBit(c+19091,"io_in", false,-1);
    tracep->declBit(c+19085,"io_out", false,-1);
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20044,"reset", false,-1);
    tracep->declBit(c+20019,"io_out_source_valid_0_clock", false,-1);
    tracep->declBit(c+20044,"io_out_source_valid_0_reset", false,-1);
    tracep->declBit(c+19091,"io_out_source_valid_0_io_d", false,-1);
    tracep->declBit(c+19085,"io_out_source_valid_0_io_q", false,-1);
    tracep->pushNamePrefix("io_out_source_valid_0 ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20044,"reset", false,-1);
    tracep->declBit(c+19091,"io_d", false,-1);
    tracep->declBit(c+19085,"io_q", false,-1);
    tracep->declBit(c+20019,"output_chain_clock", false,-1);
    tracep->declBit(c+20044,"output_chain_reset", false,-1);
    tracep->declBit(c+19091,"output_chain_io_d", false,-1);
    tracep->declBit(c+19085,"output_chain_io_q", false,-1);
    tracep->pushNamePrefix("output_chain ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20044,"reset", false,-1);
    tracep->declBit(c+19091,"io_d", false,-1);
    tracep->declBit(c+19085,"io_q", false,-1);
    tracep->declBit(c+19085,"sync_0", false,-1);
    tracep->declBit(c+19094,"sync_1", false,-1);
    tracep->declBit(c+19095,"sync_2", false,-1);
    tracep->popNamePrefix(5);
    tracep->pushNamePrefix("rx_reset_reg ");
    tracep->declBit(c+18563,"io_q", false,-1);
    tracep->declBit(c+20019,"io_clk", false,-1);
    tracep->declBit(c+20021,"io_rst", false,-1);
    tracep->declBit(c+18563,"reg_", false,-1);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("sbypass ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+12066,"auto_node_out_out_a_ready", false,-1);
    tracep->declBit(c+19411,"auto_node_out_out_a_valid", false,-1);
    tracep->declBus(c+7264,"auto_node_out_out_a_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7265,"auto_node_out_out_a_bits_size", false,-1, 2,0);
    tracep->declBus(c+7266,"auto_node_out_out_a_bits_source", false,-1, 3,0);
    tracep->declBus(c+7267,"auto_node_out_out_a_bits_address", false,-1, 31,0);
    tracep->declBus(c+7268,"auto_node_out_out_a_bits_mask", false,-1, 3,0);
    tracep->declBus(c+7269,"auto_node_out_out_a_bits_data", false,-1, 31,0);
    tracep->declBit(c+19412,"auto_node_out_out_d_ready", false,-1);
    tracep->declBit(c+18173,"auto_node_out_out_d_valid", false,-1);
    tracep->declBus(c+12067,"auto_node_out_out_d_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+12068,"auto_node_out_out_d_bits_param", false,-1, 1,0);
    tracep->declBus(c+12069,"auto_node_out_out_d_bits_size", false,-1, 2,0);
    tracep->declBus(c+12070,"auto_node_out_out_d_bits_source", false,-1, 3,0);
    tracep->declBus(c+12071,"auto_node_out_out_d_bits_sink", false,-1, 4,0);
    tracep->declBit(c+12072,"auto_node_out_out_d_bits_denied", false,-1);
    tracep->declBus(c+12073,"auto_node_out_out_d_bits_data", false,-1, 31,0);
    tracep->declBit(c+12074,"auto_node_out_out_d_bits_corrupt", false,-1);
    tracep->declBit(c+19144,"auto_node_in_in_a_ready", false,-1);
    tracep->declBit(c+7279,"auto_node_in_in_a_valid", false,-1);
    tracep->declBus(c+7264,"auto_node_in_in_a_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7265,"auto_node_in_in_a_bits_size", false,-1, 2,0);
    tracep->declBus(c+7266,"auto_node_in_in_a_bits_source", false,-1, 3,0);
    tracep->declBus(c+7267,"auto_node_in_in_a_bits_address", false,-1, 31,0);
    tracep->declBus(c+7268,"auto_node_in_in_a_bits_mask", false,-1, 3,0);
    tracep->declBus(c+7269,"auto_node_in_in_a_bits_data", false,-1, 31,0);
    tracep->declBit(c+19145,"auto_node_in_in_d_ready", false,-1);
    tracep->declBit(c+19146,"auto_node_in_in_d_valid", false,-1);
    tracep->declBus(c+19147,"auto_node_in_in_d_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+19148,"auto_node_in_in_d_bits_param", false,-1, 1,0);
    tracep->declBus(c+19149,"auto_node_in_in_d_bits_size", false,-1, 2,0);
    tracep->declBus(c+19150,"auto_node_in_in_d_bits_source", false,-1, 3,0);
    tracep->declBus(c+19151,"auto_node_in_in_d_bits_sink", false,-1, 4,0);
    tracep->declBit(c+19152,"auto_node_in_in_d_bits_denied", false,-1);
    tracep->declBus(c+17020,"auto_node_in_in_d_bits_data", false,-1, 31,0);
    tracep->declBit(c+19153,"auto_node_in_in_d_bits_corrupt", false,-1);
    tracep->declBit(c+20042,"io_bypass", false,-1);
    tracep->declBit(c+20019,"bar_clock", false,-1);
    tracep->declBit(c+20020,"bar_reset", false,-1);
    tracep->declBit(c+19144,"bar_auto_in_a_ready", false,-1);
    tracep->declBit(c+7279,"bar_auto_in_a_valid", false,-1);
    tracep->declBus(c+7264,"bar_auto_in_a_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7265,"bar_auto_in_a_bits_size", false,-1, 2,0);
    tracep->declBus(c+7266,"bar_auto_in_a_bits_source", false,-1, 3,0);
    tracep->declBus(c+7267,"bar_auto_in_a_bits_address", false,-1, 31,0);
    tracep->declBus(c+7268,"bar_auto_in_a_bits_mask", false,-1, 3,0);
    tracep->declBus(c+7269,"bar_auto_in_a_bits_data", false,-1, 31,0);
    tracep->declBit(c+19145,"bar_auto_in_d_ready", false,-1);
    tracep->declBit(c+19146,"bar_auto_in_d_valid", false,-1);
    tracep->declBus(c+19147,"bar_auto_in_d_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+19148,"bar_auto_in_d_bits_param", false,-1, 1,0);
    tracep->declBus(c+19149,"bar_auto_in_d_bits_size", false,-1, 2,0);
    tracep->declBus(c+19150,"bar_auto_in_d_bits_source", false,-1, 3,0);
    tracep->declBus(c+19151,"bar_auto_in_d_bits_sink", false,-1, 4,0);
    tracep->declBit(c+19152,"bar_auto_in_d_bits_denied", false,-1);
    tracep->declBus(c+17020,"bar_auto_in_d_bits_data", false,-1, 31,0);
    tracep->declBit(c+19153,"bar_auto_in_d_bits_corrupt", false,-1);
    tracep->declBit(c+12066,"bar_auto_out_1_a_ready", false,-1);
    tracep->declBit(c+19411,"bar_auto_out_1_a_valid", false,-1);
    tracep->declBus(c+7264,"bar_auto_out_1_a_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7265,"bar_auto_out_1_a_bits_size", false,-1, 2,0);
    tracep->declBus(c+7266,"bar_auto_out_1_a_bits_source", false,-1, 3,0);
    tracep->declBus(c+7267,"bar_auto_out_1_a_bits_address", false,-1, 31,0);
    tracep->declBus(c+7268,"bar_auto_out_1_a_bits_mask", false,-1, 3,0);
    tracep->declBus(c+7269,"bar_auto_out_1_a_bits_data", false,-1, 31,0);
    tracep->declBit(c+19412,"bar_auto_out_1_d_ready", false,-1);
    tracep->declBit(c+18173,"bar_auto_out_1_d_valid", false,-1);
    tracep->declBus(c+12067,"bar_auto_out_1_d_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+12068,"bar_auto_out_1_d_bits_param", false,-1, 1,0);
    tracep->declBus(c+12069,"bar_auto_out_1_d_bits_size", false,-1, 2,0);
    tracep->declBus(c+12070,"bar_auto_out_1_d_bits_source", false,-1, 3,0);
    tracep->declBus(c+12071,"bar_auto_out_1_d_bits_sink", false,-1, 4,0);
    tracep->declBit(c+12072,"bar_auto_out_1_d_bits_denied", false,-1);
    tracep->declBus(c+12073,"bar_auto_out_1_d_bits_data", false,-1, 31,0);
    tracep->declBit(c+12074,"bar_auto_out_1_d_bits_corrupt", false,-1);
    tracep->declBit(c+19423,"bar_auto_out_0_a_ready", false,-1);
    tracep->declBit(c+19424,"bar_auto_out_0_a_valid", false,-1);
    tracep->declBus(c+7264,"bar_auto_out_0_a_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+12774,"bar_auto_out_0_a_bits_size", false,-1, 3,0);
    tracep->declBus(c+7266,"bar_auto_out_0_a_bits_source", false,-1, 3,0);
    tracep->declArray(c+12775,"bar_auto_out_0_a_bits_address", false,-1, 127,0);
    tracep->declBus(c+7268,"bar_auto_out_0_a_bits_mask", false,-1, 3,0);
    tracep->declBit(c+19425,"bar_auto_out_0_d_ready", false,-1);
    tracep->declBit(c+19426,"bar_auto_out_0_d_valid", false,-1);
    tracep->declBus(c+19427,"bar_auto_out_0_d_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+19428,"bar_auto_out_0_d_bits_size", false,-1, 3,0);
    tracep->declBus(c+19429,"bar_auto_out_0_d_bits_source", false,-1, 3,0);
    tracep->declBit(c+19430,"bar_auto_out_0_d_bits_denied", false,-1);
    tracep->declBit(c+19431,"bar_auto_out_0_d_bits_corrupt", false,-1);
    tracep->declBit(c+20042,"bar_io_bypass", false,-1);
    tracep->declBit(c+20019,"error_clock", false,-1);
    tracep->declBit(c+20020,"error_reset", false,-1);
    tracep->declBit(c+19423,"error_auto_in_a_ready", false,-1);
    tracep->declBit(c+19424,"error_auto_in_a_valid", false,-1);
    tracep->declBus(c+7264,"error_auto_in_a_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+12774,"error_auto_in_a_bits_size", false,-1, 3,0);
    tracep->declBus(c+7266,"error_auto_in_a_bits_source", false,-1, 3,0);
    tracep->declArray(c+12775,"error_auto_in_a_bits_address", false,-1, 127,0);
    tracep->declBus(c+7268,"error_auto_in_a_bits_mask", false,-1, 3,0);
    tracep->declBit(c+19425,"error_auto_in_d_ready", false,-1);
    tracep->declBit(c+19426,"error_auto_in_d_valid", false,-1);
    tracep->declBus(c+19427,"error_auto_in_d_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+19428,"error_auto_in_d_bits_size", false,-1, 3,0);
    tracep->declBus(c+19429,"error_auto_in_d_bits_source", false,-1, 3,0);
    tracep->declBit(c+19430,"error_auto_in_d_bits_denied", false,-1);
    tracep->declBit(c+19431,"error_auto_in_d_bits_corrupt", false,-1);
    tracep->pushNamePrefix("bar ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+19144,"auto_in_a_ready", false,-1);
    tracep->declBit(c+7279,"auto_in_a_valid", false,-1);
    tracep->declBus(c+7264,"auto_in_a_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7265,"auto_in_a_bits_size", false,-1, 2,0);
    tracep->declBus(c+7266,"auto_in_a_bits_source", false,-1, 3,0);
    tracep->declBus(c+7267,"auto_in_a_bits_address", false,-1, 31,0);
    tracep->declBus(c+7268,"auto_in_a_bits_mask", false,-1, 3,0);
    tracep->declBus(c+7269,"auto_in_a_bits_data", false,-1, 31,0);
    tracep->declBit(c+19145,"auto_in_d_ready", false,-1);
    tracep->declBit(c+19146,"auto_in_d_valid", false,-1);
    tracep->declBus(c+19147,"auto_in_d_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+19148,"auto_in_d_bits_param", false,-1, 1,0);
    tracep->declBus(c+19149,"auto_in_d_bits_size", false,-1, 2,0);
    tracep->declBus(c+19150,"auto_in_d_bits_source", false,-1, 3,0);
    tracep->declBus(c+19151,"auto_in_d_bits_sink", false,-1, 4,0);
    tracep->declBit(c+19152,"auto_in_d_bits_denied", false,-1);
    tracep->declBus(c+17020,"auto_in_d_bits_data", false,-1, 31,0);
    tracep->declBit(c+19153,"auto_in_d_bits_corrupt", false,-1);
    tracep->declBit(c+12066,"auto_out_1_a_ready", false,-1);
    tracep->declBit(c+19411,"auto_out_1_a_valid", false,-1);
    tracep->declBus(c+7264,"auto_out_1_a_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7265,"auto_out_1_a_bits_size", false,-1, 2,0);
    tracep->declBus(c+7266,"auto_out_1_a_bits_source", false,-1, 3,0);
    tracep->declBus(c+7267,"auto_out_1_a_bits_address", false,-1, 31,0);
    tracep->declBus(c+7268,"auto_out_1_a_bits_mask", false,-1, 3,0);
    tracep->declBus(c+7269,"auto_out_1_a_bits_data", false,-1, 31,0);
    tracep->declBit(c+19412,"auto_out_1_d_ready", false,-1);
    tracep->declBit(c+18173,"auto_out_1_d_valid", false,-1);
    tracep->declBus(c+12067,"auto_out_1_d_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+12068,"auto_out_1_d_bits_param", false,-1, 1,0);
    tracep->declBus(c+12069,"auto_out_1_d_bits_size", false,-1, 2,0);
    tracep->declBus(c+12070,"auto_out_1_d_bits_source", false,-1, 3,0);
    tracep->declBus(c+12071,"auto_out_1_d_bits_sink", false,-1, 4,0);
    tracep->declBit(c+12072,"auto_out_1_d_bits_denied", false,-1);
    tracep->declBus(c+12073,"auto_out_1_d_bits_data", false,-1, 31,0);
    tracep->declBit(c+12074,"auto_out_1_d_bits_corrupt", false,-1);
    tracep->declBit(c+19423,"auto_out_0_a_ready", false,-1);
    tracep->declBit(c+19424,"auto_out_0_a_valid", false,-1);
    tracep->declBus(c+7264,"auto_out_0_a_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+12774,"auto_out_0_a_bits_size", false,-1, 3,0);
    tracep->declBus(c+7266,"auto_out_0_a_bits_source", false,-1, 3,0);
    tracep->declArray(c+12775,"auto_out_0_a_bits_address", false,-1, 127,0);
    tracep->declBus(c+7268,"auto_out_0_a_bits_mask", false,-1, 3,0);
    tracep->declBit(c+19425,"auto_out_0_d_ready", false,-1);
    tracep->declBit(c+19426,"auto_out_0_d_valid", false,-1);
    tracep->declBus(c+19427,"auto_out_0_d_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+19428,"auto_out_0_d_bits_size", false,-1, 3,0);
    tracep->declBus(c+19429,"auto_out_0_d_bits_source", false,-1, 3,0);
    tracep->declBit(c+19430,"auto_out_0_d_bits_denied", false,-1);
    tracep->declBit(c+19431,"auto_out_0_d_bits_corrupt", false,-1);
    tracep->declBit(c+20042,"io_bypass", false,-1);
    tracep->declBit(c+20019,"monitor_clock", false,-1);
    tracep->declBit(c+20020,"monitor_reset", false,-1);
    tracep->declBit(c+19144,"monitor_io_in_a_ready", false,-1);
    tracep->declBit(c+7279,"monitor_io_in_a_valid", false,-1);
    tracep->declBus(c+7264,"monitor_io_in_a_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7265,"monitor_io_in_a_bits_size", false,-1, 2,0);
    tracep->declBus(c+7266,"monitor_io_in_a_bits_source", false,-1, 3,0);
    tracep->declBus(c+7267,"monitor_io_in_a_bits_address", false,-1, 31,0);
    tracep->declBus(c+7268,"monitor_io_in_a_bits_mask", false,-1, 3,0);
    tracep->declBit(c+19145,"monitor_io_in_d_ready", false,-1);
    tracep->declBit(c+19146,"monitor_io_in_d_valid", false,-1);
    tracep->declBus(c+19147,"monitor_io_in_d_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+19148,"monitor_io_in_d_bits_param", false,-1, 1,0);
    tracep->declBus(c+19149,"monitor_io_in_d_bits_size", false,-1, 2,0);
    tracep->declBus(c+19150,"monitor_io_in_d_bits_source", false,-1, 3,0);
    tracep->declBus(c+19151,"monitor_io_in_d_bits_sink", false,-1, 4,0);
    tracep->declBit(c+19152,"monitor_io_in_d_bits_denied", false,-1);
    tracep->declBit(c+19153,"monitor_io_in_d_bits_corrupt", false,-1);
    tracep->declBit(c+12779,"in_reset", false,-1);
    tracep->declBit(c+12780,"bypass_reg", false,-1);
    tracep->declBit(c+19432,"bypass", false,-1);
    tracep->declBus(c+12781,"flight", false,-1, 5,0);
    tracep->declBus(c+12782,"stall_counter", false,-1, 3,0);
    tracep->declBit(c+12783,"stall_first", false,-1);
    tracep->declBit(c+19433,"stall", false,-1);
    tracep->declBit(c+19144,"in_a_ready", false,-1);
    tracep->declBus(c+12413,"beats1_decode", false,-1, 3,0);
    tracep->declBit(c+12414,"beats1_opdata", false,-1);
    tracep->declBus(c+12784,"counter", false,-1, 3,0);
    tracep->declBus(c+12785,"counter1", false,-1, 3,0);
    tracep->declBit(c+12786,"a_first", false,-1);
    tracep->declBit(c+19146,"in_d_valid", false,-1);
    tracep->declBus(c+17156,"bundleIn_0_d_bits_out_size", false,-1, 2,0);
    tracep->declBus(c+19149,"in_d_bits_size", false,-1, 2,0);
    tracep->declBus(c+19434,"beats1_decode_3", false,-1, 3,0);
    tracep->declBus(c+19147,"in_d_bits_opcode", false,-1, 2,0);
    tracep->declBit(c+19435,"beats1_opdata_3", false,-1);
    tracep->declBus(c+19436,"beats1_3", false,-1, 3,0);
    tracep->declBus(c+12787,"counter_3", false,-1, 3,0);
    tracep->declBus(c+12788,"counter1_3", false,-1, 3,0);
    tracep->declBit(c+12789,"d_first", false,-1);
    tracep->declBit(c+17157,"d_last", false,-1);
    tracep->declBit(c+19437,"d_request", false,-1);
    tracep->declBit(c+17158,"inc_hi", false,-1);
    tracep->declBit(c+19438,"inc_lo", false,-1);
    tracep->declBus(c+17159,"inc", false,-1, 1,0);
    tracep->declBit(c+17160,"dec_lo", false,-1);
    tracep->declBus(c+17161,"dec", false,-1, 1,0);
    tracep->declBus(c+19439,"next_flight", false,-1, 5,0);
    tracep->declBus(c+12790,"stall_counter1", false,-1, 3,0);
    tracep->pushNamePrefix("monitor ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+19144,"io_in_a_ready", false,-1);
    tracep->declBit(c+7279,"io_in_a_valid", false,-1);
    tracep->declBus(c+7264,"io_in_a_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7265,"io_in_a_bits_size", false,-1, 2,0);
    tracep->declBus(c+7266,"io_in_a_bits_source", false,-1, 3,0);
    tracep->declBus(c+7267,"io_in_a_bits_address", false,-1, 31,0);
    tracep->declBus(c+7268,"io_in_a_bits_mask", false,-1, 3,0);
    tracep->declBit(c+19145,"io_in_d_ready", false,-1);
    tracep->declBit(c+19146,"io_in_d_valid", false,-1);
    tracep->declBus(c+19147,"io_in_d_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+19148,"io_in_d_bits_param", false,-1, 1,0);
    tracep->declBus(c+19149,"io_in_d_bits_size", false,-1, 2,0);
    tracep->declBus(c+19150,"io_in_d_bits_source", false,-1, 3,0);
    tracep->declBus(c+19151,"io_in_d_bits_sink", false,-1, 4,0);
    tracep->declBit(c+19152,"io_in_d_bits_denied", false,-1);
    tracep->declBit(c+19153,"io_in_d_bits_corrupt", false,-1);
    tracep->declBus(c+44,"plusarg_reader_out", false,-1, 31,0);
    tracep->declBus(c+45,"plusarg_reader_1_out", false,-1, 31,0);
    tracep->declBit(c+20056,"source_ok", false,-1);
    tracep->declBus(c+12393,"is_aligned_mask", false,-1, 5,0);
    tracep->declBit(c+12394,"is_aligned", false,-1);
    tracep->declBit(c+12395,"mask_sizeOH_shiftAmount", false,-1);
    tracep->declBus(c+12396,"mask_sizeOH", false,-1, 1,0);
    tracep->declBit(c+12397,"mask_size", false,-1);
    tracep->declBit(c+12398,"mask_bit", false,-1);
    tracep->declBit(c+12399,"mask_nbit", false,-1);
    tracep->declBit(c+12400,"mask_acc", false,-1);
    tracep->declBit(c+12401,"mask_acc_1", false,-1);
    tracep->declBit(c+20056,"mask_size_1", false,-1);
    tracep->declBit(c+12402,"mask_bit_1", false,-1);
    tracep->declBit(c+12403,"mask_nbit_1", false,-1);
    tracep->declBit(c+12404,"mask_eq_2", false,-1);
    tracep->declBit(c+12405,"mask_lo_lo", false,-1);
    tracep->declBit(c+12406,"mask_eq_3", false,-1);
    tracep->declBit(c+12407,"mask_lo_hi", false,-1);
    tracep->declBit(c+12408,"mask_eq_4", false,-1);
    tracep->declBit(c+12409,"mask_hi_lo", false,-1);
    tracep->declBit(c+12410,"mask_eq_5", false,-1);
    tracep->declBit(c+12411,"mask_hi_hi", false,-1);
    tracep->declBus(c+12412,"mask", false,-1, 3,0);
    tracep->declBit(c+20056,"source_ok_1", false,-1);
    tracep->declBus(c+12413,"a_first_beats1_decode", false,-1, 3,0);
    tracep->declBit(c+12414,"a_first_beats1_opdata", false,-1);
    tracep->declBus(c+12791,"a_first_counter", false,-1, 3,0);
    tracep->declBus(c+12792,"a_first_counter1", false,-1, 3,0);
    tracep->declBit(c+12793,"a_first", false,-1);
    tracep->declBus(c+12794,"opcode", false,-1, 2,0);
    tracep->declBus(c+12795,"size", false,-1, 2,0);
    tracep->declBus(c+12796,"source", false,-1, 3,0);
    tracep->declBus(c+12797,"address", false,-1, 31,0);
    tracep->declBus(c+19434,"d_first_beats1_decode", false,-1, 3,0);
    tracep->declBit(c+19435,"d_first_beats1_opdata", false,-1);
    tracep->declBus(c+12798,"d_first_counter", false,-1, 3,0);
    tracep->declBus(c+12799,"d_first_counter1", false,-1, 3,0);
    tracep->declBit(c+12800,"d_first", false,-1);
    tracep->declBus(c+12801,"opcode_1", false,-1, 2,0);
    tracep->declBus(c+12802,"param_1", false,-1, 1,0);
    tracep->declBus(c+12803,"size_1", false,-1, 2,0);
    tracep->declBus(c+12804,"source_1", false,-1, 3,0);
    tracep->declBus(c+12805,"sink", false,-1, 4,0);
    tracep->declBit(c+12806,"denied", false,-1);
    tracep->declBus(c+12807,"inflight", false,-1, 15,0);
    tracep->declQuad(c+12808,"inflight_opcodes", false,-1, 63,0);
    tracep->declQuad(c+12810,"inflight_sizes", false,-1, 63,0);
    tracep->declBus(c+12812,"a_first_counter_1", false,-1, 3,0);
    tracep->declBus(c+12813,"a_first_counter1_1", false,-1, 3,0);
    tracep->declBit(c+12814,"a_first_1", false,-1);
    tracep->declBus(c+12815,"d_first_counter_1", false,-1, 3,0);
    tracep->declBus(c+12816,"d_first_counter1_1", false,-1, 3,0);
    tracep->declBit(c+12817,"d_first_1", false,-1);
    tracep->declBus(c+19440,"a_opcodes_set_interm", false,-1, 3,0);
    tracep->declBus(c+19441,"a_sizes_set_interm", false,-1, 3,0);
    tracep->declBus(c+17162,"a_set", false,-1, 15,0);
    tracep->declBus(c+19442,"d_clr", false,-1, 15,0);
    tracep->declBit(c+17163,"same_cycle_resp", false,-1);
    tracep->declBus(c+19443,"a_opcode_lookup", false,-1, 3,0);
    tracep->declBus(c+17164,"a_size_lookup", false,-1, 3,0);
    tracep->declQuad(c+17165,"a_opcodes_set", false,-1, 63,0);
    tracep->declQuad(c+19444,"d_opcodes_clr", false,-1, 63,0);
    tracep->declQuad(c+17167,"a_sizes_set", false,-1, 63,0);
    tracep->declBus(c+12818,"watchdog", false,-1, 31,0);
    tracep->declBus(c+12819,"inflight_1", false,-1, 15,0);
    tracep->declQuad(c+12820,"inflight_sizes_1", false,-1, 63,0);
    tracep->declBus(c+12822,"d_first_counter_2", false,-1, 3,0);
    tracep->declBus(c+12823,"d_first_counter1_2", false,-1, 3,0);
    tracep->declBit(c+12824,"d_first_2", false,-1);
    tracep->declBus(c+19446,"d_clr_1", false,-1, 15,0);
    tracep->declBus(c+17169,"c_size_lookup", false,-1, 3,0);
    tracep->declQuad(c+19447,"d_opcodes_clr_1", false,-1, 63,0);
    tracep->declBus(c+12825,"watchdog_1", false,-1, 31,0);
    tracep->pushNamePrefix("plusarg_reader ");
    tracep->declArray(c+20118,"FORMAT", false,-1, 151,0);
    tracep->declBus(c+20123,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20124,"DEFAULT", false,-1, 31,0);
    tracep->declBus(c+44,"out", false,-1, 31,0);
    tracep->declBus(c+44,"myplus", false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("plusarg_reader_1 ");
    tracep->declArray(c+20118,"FORMAT", false,-1, 151,0);
    tracep->declBus(c+20123,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20124,"DEFAULT", false,-1, 31,0);
    tracep->declBus(c+45,"out", false,-1, 31,0);
    tracep->declBus(c+45,"myplus", false,-1, 31,0);
    tracep->popNamePrefix(3);
    tracep->pushNamePrefix("error ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+19423,"auto_in_a_ready", false,-1);
    tracep->declBit(c+19424,"auto_in_a_valid", false,-1);
    tracep->declBus(c+7264,"auto_in_a_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+12774,"auto_in_a_bits_size", false,-1, 3,0);
    tracep->declBus(c+7266,"auto_in_a_bits_source", false,-1, 3,0);
    tracep->declArray(c+12775,"auto_in_a_bits_address", false,-1, 127,0);
    tracep->declBus(c+7268,"auto_in_a_bits_mask", false,-1, 3,0);
    tracep->declBit(c+19425,"auto_in_d_ready", false,-1);
    tracep->declBit(c+19426,"auto_in_d_valid", false,-1);
    tracep->declBus(c+19427,"auto_in_d_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+19428,"auto_in_d_bits_size", false,-1, 3,0);
    tracep->declBus(c+19429,"auto_in_d_bits_source", false,-1, 3,0);
    tracep->declBit(c+19430,"auto_in_d_bits_denied", false,-1);
    tracep->declBit(c+19431,"auto_in_d_bits_corrupt", false,-1);
    tracep->declBit(c+20019,"monitor_clock", false,-1);
    tracep->declBit(c+20020,"monitor_reset", false,-1);
    tracep->declBit(c+19423,"monitor_io_in_a_ready", false,-1);
    tracep->declBit(c+19424,"monitor_io_in_a_valid", false,-1);
    tracep->declBus(c+7264,"monitor_io_in_a_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+12774,"monitor_io_in_a_bits_size", false,-1, 3,0);
    tracep->declBus(c+7266,"monitor_io_in_a_bits_source", false,-1, 3,0);
    tracep->declArray(c+12775,"monitor_io_in_a_bits_address", false,-1, 127,0);
    tracep->declBus(c+7268,"monitor_io_in_a_bits_mask", false,-1, 3,0);
    tracep->declBit(c+19425,"monitor_io_in_d_ready", false,-1);
    tracep->declBit(c+19426,"monitor_io_in_d_valid", false,-1);
    tracep->declBus(c+19427,"monitor_io_in_d_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+19428,"monitor_io_in_d_bits_size", false,-1, 3,0);
    tracep->declBus(c+19429,"monitor_io_in_d_bits_source", false,-1, 3,0);
    tracep->declBit(c+19430,"monitor_io_in_d_bits_denied", false,-1);
    tracep->declBit(c+19431,"monitor_io_in_d_bits_corrupt", false,-1);
    tracep->declBit(c+12826,"idle", false,-1);
    tracep->declBus(c+12827,"beatsLeft", false,-1, 9,0);
    tracep->declBit(c+12828,"idle_1", false,-1);
    tracep->declBus(c+12829,"a_last_counter", false,-1, 9,0);
    tracep->declBit(c+12414,"a_last_beats1_opdata", false,-1);
    tracep->declBus(c+12830,"a_last_beats1_decode", false,-1, 9,0);
    tracep->declBus(c+12831,"a_last_beats1", false,-1, 9,0);
    tracep->declBit(c+12832,"a_last", false,-1);
    tracep->declBit(c+19449,"da_valid", false,-1);
    tracep->declBit(c+19450,"readys_1", false,-1);
    tracep->declBit(c+12833,"state_1", false,-1);
    tracep->declBit(c+17170,"allowed_1", false,-1);
    tracep->declBit(c+19451,"out_1_ready", false,-1);
    tracep->declBus(c+12834,"counter", false,-1, 9,0);
    tracep->declBus(c+12835,"da_bits_opcode", false,-1, 2,0);
    tracep->declBit(c+12836,"beats1_opdata", false,-1);
    tracep->declBus(c+12837,"beats1", false,-1, 9,0);
    tracep->declBit(c+12838,"da_last", false,-1);
    tracep->declBit(c+19423,"in_a_ready", false,-1);
    tracep->declBus(c+12839,"a_last_counter1", false,-1, 9,0);
    tracep->declBit(c+12840,"a_last_first", false,-1);
    tracep->declBus(c+12841,"counter1", false,-1, 9,0);
    tracep->declBit(c+12842,"da_first", false,-1);
    tracep->declBit(c+17171,"latch", false,-1);
    tracep->declBit(c+19452,"earlyWinner_1", false,-1);
    tracep->declBit(c+19430,"muxStateEarly_1", false,-1);
    tracep->declBit(c+19426,"sink_ACancel_earlyValid", false,-1);
    tracep->pushNamePrefix("monitor ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+19423,"io_in_a_ready", false,-1);
    tracep->declBit(c+19424,"io_in_a_valid", false,-1);
    tracep->declBus(c+7264,"io_in_a_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+12774,"io_in_a_bits_size", false,-1, 3,0);
    tracep->declBus(c+7266,"io_in_a_bits_source", false,-1, 3,0);
    tracep->declArray(c+12775,"io_in_a_bits_address", false,-1, 127,0);
    tracep->declBus(c+7268,"io_in_a_bits_mask", false,-1, 3,0);
    tracep->declBit(c+19425,"io_in_d_ready", false,-1);
    tracep->declBit(c+19426,"io_in_d_valid", false,-1);
    tracep->declBus(c+19427,"io_in_d_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+19428,"io_in_d_bits_size", false,-1, 3,0);
    tracep->declBus(c+19429,"io_in_d_bits_source", false,-1, 3,0);
    tracep->declBit(c+19430,"io_in_d_bits_denied", false,-1);
    tracep->declBit(c+19431,"io_in_d_bits_corrupt", false,-1);
    tracep->declBus(c+46,"plusarg_reader_out", false,-1, 31,0);
    tracep->declBus(c+47,"plusarg_reader_1_out", false,-1, 31,0);
    tracep->declBit(c+20056,"source_ok", false,-1);
    tracep->declBus(c+12843,"is_aligned_mask", false,-1, 11,0);
    tracep->declBit(c+12844,"is_aligned", false,-1);
    tracep->declBit(c+12395,"mask_sizeOH_shiftAmount", false,-1);
    tracep->declBus(c+12396,"mask_sizeOH", false,-1, 1,0);
    tracep->declBit(c+12397,"mask_size", false,-1);
    tracep->declBit(c+12398,"mask_bit", false,-1);
    tracep->declBit(c+12399,"mask_nbit", false,-1);
    tracep->declBit(c+12845,"mask_acc", false,-1);
    tracep->declBit(c+12846,"mask_acc_1", false,-1);
    tracep->declBit(c+20056,"mask_size_1", false,-1);
    tracep->declBit(c+12402,"mask_bit_1", false,-1);
    tracep->declBit(c+12403,"mask_nbit_1", false,-1);
    tracep->declBit(c+12404,"mask_eq_2", false,-1);
    tracep->declBit(c+12847,"mask_lo_lo", false,-1);
    tracep->declBit(c+12406,"mask_eq_3", false,-1);
    tracep->declBit(c+12848,"mask_lo_hi", false,-1);
    tracep->declBit(c+12408,"mask_eq_4", false,-1);
    tracep->declBit(c+12849,"mask_hi_lo", false,-1);
    tracep->declBit(c+12410,"mask_eq_5", false,-1);
    tracep->declBit(c+12850,"mask_hi_hi", false,-1);
    tracep->declBus(c+12851,"mask", false,-1, 3,0);
    tracep->declBit(c+20056,"source_ok_1", false,-1);
    tracep->declBus(c+12830,"a_first_beats1_decode", false,-1, 9,0);
    tracep->declBit(c+12414,"a_first_beats1_opdata", false,-1);
    tracep->declBus(c+12852,"a_first_counter", false,-1, 9,0);
    tracep->declBus(c+12853,"a_first_counter1", false,-1, 9,0);
    tracep->declBit(c+12854,"a_first", false,-1);
    tracep->declBus(c+12855,"opcode", false,-1, 2,0);
    tracep->declBus(c+12856,"size", false,-1, 3,0);
    tracep->declBus(c+12857,"source", false,-1, 3,0);
    tracep->declArray(c+12858,"address", false,-1, 127,0);
    tracep->declBus(c+19453,"d_first_beats1_decode", false,-1, 9,0);
    tracep->declBit(c+19431,"d_first_beats1_opdata", false,-1);
    tracep->declBus(c+12862,"d_first_counter", false,-1, 9,0);
    tracep->declBus(c+12863,"d_first_counter1", false,-1, 9,0);
    tracep->declBit(c+12864,"d_first", false,-1);
    tracep->declBus(c+12865,"opcode_1", false,-1, 2,0);
    tracep->declBus(c+12866,"size_1", false,-1, 3,0);
    tracep->declBus(c+12867,"source_1", false,-1, 3,0);
    tracep->declBit(c+12868,"denied", false,-1);
    tracep->declBus(c+12869,"inflight", false,-1, 15,0);
    tracep->declQuad(c+12870,"inflight_opcodes", false,-1, 63,0);
    tracep->declArray(c+12872,"inflight_sizes", false,-1, 127,0);
    tracep->declBus(c+12876,"a_first_counter_1", false,-1, 9,0);
    tracep->declBus(c+12877,"a_first_counter1_1", false,-1, 9,0);
    tracep->declBit(c+12878,"a_first_1", false,-1);
    tracep->declBus(c+12879,"d_first_counter_1", false,-1, 9,0);
    tracep->declBus(c+12880,"d_first_counter1_1", false,-1, 9,0);
    tracep->declBit(c+12881,"d_first_1", false,-1);
    tracep->declBus(c+19454,"a_opcodes_set_interm", false,-1, 3,0);
    tracep->declBus(c+19455,"a_sizes_set_interm", false,-1, 4,0);
    tracep->declBus(c+17172,"a_set", false,-1, 15,0);
    tracep->declBus(c+19456,"d_clr", false,-1, 15,0);
    tracep->declBit(c+17173,"same_cycle_resp", false,-1);
    tracep->declBus(c+19457,"a_opcode_lookup", false,-1, 3,0);
    tracep->declBus(c+17174,"a_size_lookup", false,-1, 7,0);
    tracep->declQuad(c+17175,"a_opcodes_set", false,-1, 63,0);
    tracep->declQuad(c+19458,"d_opcodes_clr", false,-1, 63,0);
    tracep->declArray(c+17177,"a_sizes_set", false,-1, 127,0);
    tracep->declArray(c+19460,"d_sizes_clr", false,-1, 127,0);
    tracep->declBus(c+12882,"watchdog", false,-1, 31,0);
    tracep->declBus(c+12883,"inflight_1", false,-1, 15,0);
    tracep->declArray(c+12884,"inflight_sizes_1", false,-1, 127,0);
    tracep->declBus(c+12888,"d_first_counter_2", false,-1, 9,0);
    tracep->declBus(c+12889,"d_first_counter1_2", false,-1, 9,0);
    tracep->declBit(c+12890,"d_first_2", false,-1);
    tracep->declBus(c+19464,"d_clr_1", false,-1, 15,0);
    tracep->declBus(c+17181,"c_size_lookup", false,-1, 7,0);
    tracep->declArray(c+19465,"d_sizes_clr_1", false,-1, 127,0);
    tracep->declBus(c+12891,"watchdog_1", false,-1, 31,0);
    tracep->pushNamePrefix("plusarg_reader ");
    tracep->declArray(c+20118,"FORMAT", false,-1, 151,0);
    tracep->declBus(c+20123,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20124,"DEFAULT", false,-1, 31,0);
    tracep->declBus(c+46,"out", false,-1, 31,0);
    tracep->declBus(c+46,"myplus", false,-1, 31,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("plusarg_reader_1 ");
    tracep->declArray(c+20118,"FORMAT", false,-1, 151,0);
    tracep->declBus(c+20123,"WIDTH", false,-1, 31,0);
    tracep->declBus(c+20124,"DEFAULT", false,-1, 31,0);
    tracep->declBus(c+47,"out", false,-1, 31,0);
    tracep->declBus(c+47,"myplus", false,-1, 31,0);
    tracep->popNamePrefix(4);
    tracep->pushNamePrefix("sinkA ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+12066,"io_a_ready", false,-1);
    tracep->declBit(c+19411,"io_a_valid", false,-1);
    tracep->declBus(c+7264,"io_a_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7265,"io_a_bits_size", false,-1, 2,0);
    tracep->declBus(c+7266,"io_a_bits_source", false,-1, 3,0);
    tracep->declBus(c+7267,"io_a_bits_address", false,-1, 31,0);
    tracep->declBus(c+7268,"io_a_bits_mask", false,-1, 3,0);
    tracep->declBus(c+7269,"io_a_bits_data", false,-1, 31,0);
    tracep->declBit(c+12092,"io_q_ready", false,-1);
    tracep->declBit(c+19414,"io_q_valid", false,-1);
    tracep->declBus(c+12093,"io_q_bits_data", false,-1, 31,0);
    tracep->declBit(c+12094,"io_q_bits_last", false,-1);
    tracep->declBus(c+12095,"io_q_bits_beats", false,-1, 6,0);
    tracep->declBit(c+20019,"inject_clock", false,-1);
    tracep->declBit(c+20020,"inject_reset", false,-1);
    tracep->declBit(c+12892,"inject_io_i_last", false,-1);
    tracep->declBit(c+12893,"inject_io_o_last", false,-1);
    tracep->declBit(c+12894,"inject_io_i_ready", false,-1);
    tracep->declBit(c+19414,"inject_io_i_valid", false,-1);
    tracep->declBus(c+12895,"inject_io_i_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+12896,"inject_io_i_bits_param", false,-1, 2,0);
    tracep->declBus(c+12897,"inject_io_i_bits_size", false,-1, 2,0);
    tracep->declBus(c+12898,"inject_io_i_bits_source", false,-1, 3,0);
    tracep->declBus(c+12899,"inject_io_i_bits_address", false,-1, 31,0);
    tracep->declBus(c+12900,"inject_io_i_bits_mask", false,-1, 3,0);
    tracep->declBus(c+12901,"inject_io_i_bits_data", false,-1, 31,0);
    tracep->declBit(c+12902,"inject_io_o_ready", false,-1);
    tracep->declBit(c+19414,"inject_io_o_valid", false,-1);
    tracep->declBus(c+12895,"inject_io_o_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+12896,"inject_io_o_bits_param", false,-1, 2,0);
    tracep->declBus(c+12897,"inject_io_o_bits_size", false,-1, 2,0);
    tracep->declBus(c+12898,"inject_io_o_bits_source", false,-1, 3,0);
    tracep->declBus(c+12899,"inject_io_o_bits_address", false,-1, 31,0);
    tracep->declBus(c+12903,"inject_io_o_bits_data", false,-1, 31,0);
    tracep->declBit(c+20019,"inject_io_i_q_clock", false,-1);
    tracep->declBit(c+20020,"inject_io_i_q_reset", false,-1);
    tracep->declBit(c+12066,"inject_io_i_q_io_enq_ready", false,-1);
    tracep->declBit(c+19411,"inject_io_i_q_io_enq_valid", false,-1);
    tracep->declBus(c+7264,"inject_io_i_q_io_enq_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7265,"inject_io_i_q_io_enq_bits_size", false,-1, 2,0);
    tracep->declBus(c+7266,"inject_io_i_q_io_enq_bits_source", false,-1, 3,0);
    tracep->declBus(c+7267,"inject_io_i_q_io_enq_bits_address", false,-1, 31,0);
    tracep->declBus(c+7268,"inject_io_i_q_io_enq_bits_mask", false,-1, 3,0);
    tracep->declBus(c+7269,"inject_io_i_q_io_enq_bits_data", false,-1, 31,0);
    tracep->declBit(c+12894,"inject_io_i_q_io_deq_ready", false,-1);
    tracep->declBit(c+19414,"inject_io_i_q_io_deq_valid", false,-1);
    tracep->declBus(c+12895,"inject_io_i_q_io_deq_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+12896,"inject_io_i_q_io_deq_bits_param", false,-1, 2,0);
    tracep->declBus(c+12897,"inject_io_i_q_io_deq_bits_size", false,-1, 2,0);
    tracep->declBus(c+12898,"inject_io_i_q_io_deq_bits_source", false,-1, 3,0);
    tracep->declBus(c+12899,"inject_io_i_q_io_deq_bits_address", false,-1, 31,0);
    tracep->declBus(c+12900,"inject_io_i_q_io_deq_bits_mask", false,-1, 3,0);
    tracep->declBus(c+12901,"inject_io_i_q_io_deq_bits_data", false,-1, 31,0);
    tracep->declBus(c+12904,"inject_io_i_last_beats1_decode", false,-1, 3,0);
    tracep->declBit(c+12905,"inject_io_i_last_beats1_opdata", false,-1);
    tracep->declBus(c+12906,"inject_io_i_last_beats1", false,-1, 3,0);
    tracep->declBus(c+12907,"inject_io_i_last_counter", false,-1, 3,0);
    tracep->declBus(c+12908,"inject_io_i_last_counter1", false,-1, 3,0);
    tracep->declBit(c+12909,"inject_io_i_last_first", false,-1);
    tracep->declBit(c+12905,"a_hasData", false,-1);
    tracep->declBit(c+12910,"a_partial", false,-1);
    tracep->declBus(c+12911,"state", false,-1, 1,0);
    tracep->declBus(c+12912,"header_hi_hi_hi", false,-1, 15,0);
    tracep->declBus(c+12913,"header_hi_hi_lo", false,-1, 2,0);
    tracep->declBus(c+12914,"header_hi_lo", false,-1, 3,0);
    tracep->declBus(c+12896,"header_lo_hi_hi", false,-1, 2,0);
    tracep->declBus(c+12895,"header_lo_hi_lo", false,-1, 2,0);
    tracep->declBus(c+12915,"header", false,-1, 31,0);
    tracep->declBit(c+12916,"isLastState", false,-1);
    tracep->declBus(c+12897,"io_q_bits_beats_shiftAmount", false,-1, 2,0);
    tracep->declBus(c+12917,"io_q_bits_beats_hi", false,-1, 3,0);
    tracep->declBit(c+12918,"io_q_bits_beats_lo", false,-1);
    tracep->declBit(c+12919,"io_q_bits_beats_hi_1", false,-1);
    tracep->declBit(c+12920,"io_q_bits_beats_lo_1", false,-1);
    tracep->pushNamePrefix("inject ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+12892,"io_i_last", false,-1);
    tracep->declBit(c+12893,"io_o_last", false,-1);
    tracep->declBit(c+12894,"io_i_ready", false,-1);
    tracep->declBit(c+19414,"io_i_valid", false,-1);
    tracep->declBus(c+12895,"io_i_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+12896,"io_i_bits_param", false,-1, 2,0);
    tracep->declBus(c+12897,"io_i_bits_size", false,-1, 2,0);
    tracep->declBus(c+12898,"io_i_bits_source", false,-1, 3,0);
    tracep->declBus(c+12899,"io_i_bits_address", false,-1, 31,0);
    tracep->declBus(c+12900,"io_i_bits_mask", false,-1, 3,0);
    tracep->declBus(c+12901,"io_i_bits_data", false,-1, 31,0);
    tracep->declBit(c+12902,"io_o_ready", false,-1);
    tracep->declBit(c+19414,"io_o_valid", false,-1);
    tracep->declBus(c+12895,"io_o_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+12896,"io_o_bits_param", false,-1, 2,0);
    tracep->declBus(c+12897,"io_o_bits_size", false,-1, 2,0);
    tracep->declBus(c+12898,"io_o_bits_source", false,-1, 3,0);
    tracep->declBus(c+12899,"io_o_bits_address", false,-1, 31,0);
    tracep->declBus(c+12903,"io_o_bits_data", false,-1, 31,0);
    tracep->declBus(c+12921,"state", false,-1, 3,0);
    tracep->declBus(c+12922,"shift", false,-1, 31,0);
    tracep->declBit(c+12923,"full", false,-1);
    tracep->declBit(c+12910,"partial", false,-1);
    tracep->declBit(c+12924,"last", false,-1);
    tracep->declBus(c+12925,"mixed_lo_lo_hi", false,-1, 7,0);
    tracep->declBus(c+12926,"mixed_lo_hi_hi", false,-1, 7,0);
    tracep->declBus(c+12927,"mixed_hi_lo_hi", false,-1, 7,0);
    tracep->declBus(c+12928,"mixed_hi_hi_hi", false,-1, 7,0);
    tracep->declBit(c+12929,"mixed_lo_lo_lo", false,-1);
    tracep->declBit(c+12930,"mixed_lo_hi_lo", false,-1);
    tracep->declBit(c+12931,"mixed_hi_lo_lo", false,-1);
    tracep->declBit(c+12932,"mixed_hi_hi_lo", false,-1);
    tracep->declQuad(c+12933,"mixed", false,-1, 35,0);
    tracep->declArray(c+12935,"wide", false,-1, 98,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("inject_io_i_q ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+12066,"io_enq_ready", false,-1);
    tracep->declBit(c+19411,"io_enq_valid", false,-1);
    tracep->declBus(c+7264,"io_enq_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7265,"io_enq_bits_size", false,-1, 2,0);
    tracep->declBus(c+7266,"io_enq_bits_source", false,-1, 3,0);
    tracep->declBus(c+7267,"io_enq_bits_address", false,-1, 31,0);
    tracep->declBus(c+7268,"io_enq_bits_mask", false,-1, 3,0);
    tracep->declBus(c+7269,"io_enq_bits_data", false,-1, 31,0);
    tracep->declBit(c+12894,"io_deq_ready", false,-1);
    tracep->declBit(c+19414,"io_deq_valid", false,-1);
    tracep->declBus(c+12895,"io_deq_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+12896,"io_deq_bits_param", false,-1, 2,0);
    tracep->declBus(c+12897,"io_deq_bits_size", false,-1, 2,0);
    tracep->declBus(c+12898,"io_deq_bits_source", false,-1, 3,0);
    tracep->declBus(c+12899,"io_deq_bits_address", false,-1, 31,0);
    tracep->declBus(c+12900,"io_deq_bits_mask", false,-1, 3,0);
    tracep->declBus(c+12901,"io_deq_bits_data", false,-1, 31,0);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+12939+i*1,"ram_opcode", true,(i+0), 2,0);
    }
    tracep->declBus(c+12940,"ram_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
    tracep->declBit(c+20054,"ram_opcode_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+7264,"ram_opcode_MPORT_data", false,-1, 2,0);
    tracep->declBit(c+20054,"ram_opcode_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_opcode_MPORT_mask", false,-1);
    tracep->declBit(c+19469,"ram_opcode_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+12941+i*1,"ram_param", true,(i+0), 2,0);
    }
    tracep->declBus(c+12942,"ram_param_io_deq_bits_MPORT_data", false,-1, 2,0);
    tracep->declBit(c+20054,"ram_param_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+20117,"ram_param_MPORT_data", false,-1, 2,0);
    tracep->declBit(c+20054,"ram_param_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_param_MPORT_mask", false,-1);
    tracep->declBit(c+19469,"ram_param_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+12943+i*1,"ram_size", true,(i+0), 2,0);
    }
    tracep->declBus(c+12944,"ram_size_io_deq_bits_MPORT_data", false,-1, 2,0);
    tracep->declBit(c+20054,"ram_size_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+7265,"ram_size_MPORT_data", false,-1, 2,0);
    tracep->declBit(c+20054,"ram_size_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_size_MPORT_mask", false,-1);
    tracep->declBit(c+19469,"ram_size_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+12945+i*1,"ram_source", true,(i+0), 3,0);
    }
    tracep->declBus(c+12946,"ram_source_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+20054,"ram_source_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+7266,"ram_source_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+20054,"ram_source_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_source_MPORT_mask", false,-1);
    tracep->declBit(c+19469,"ram_source_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+12947+i*1,"ram_address", true,(i+0), 31,0);
    }
    tracep->declBus(c+12948,"ram_address_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+20054,"ram_address_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+7267,"ram_address_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+20054,"ram_address_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_address_MPORT_mask", false,-1);
    tracep->declBit(c+19469,"ram_address_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+12949+i*1,"ram_mask", true,(i+0), 3,0);
    }
    tracep->declBus(c+12950,"ram_mask_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+20054,"ram_mask_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+7268,"ram_mask_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+20054,"ram_mask_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_mask_MPORT_mask", false,-1);
    tracep->declBit(c+19469,"ram_mask_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+12951+i*1,"ram_data", true,(i+0), 31,0);
    }
    tracep->declBus(c+12952,"ram_data_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+20054,"ram_data_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+7269,"ram_data_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+20054,"ram_data_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_data_MPORT_mask", false,-1);
    tracep->declBit(c+19469,"ram_data_MPORT_en", false,-1);
    tracep->declBit(c+12953,"maybe_full", false,-1);
    tracep->declBit(c+12066,"empty", false,-1);
    tracep->declBit(c+19469,"do_enq", false,-1);
    tracep->declBit(c+17182,"do_deq", false,-1);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("sinkB ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+12096,"io_q_ready", false,-1);
    tracep->declBit(c+20054,"io_q_valid", false,-1);
    tracep->declBus(c+12097,"io_q_bits_data", false,-1, 31,0);
    tracep->declBit(c+12098,"io_q_bits_last", false,-1);
    tracep->declBus(c+12954,"state", false,-1, 1,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("sinkC ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+12099,"io_q_ready", false,-1);
    tracep->declBit(c+20054,"io_q_valid", false,-1);
    tracep->declBus(c+12100,"io_q_bits_data", false,-1, 31,0);
    tracep->declBit(c+12101,"io_q_bits_last", false,-1);
    tracep->declBus(c+12955,"state", false,-1, 1,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("sinkD ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+12088,"io_d_ready", false,-1);
    tracep->declBit(c+12089,"io_d_valid", false,-1);
    tracep->declBus(c+7291,"io_d_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7292,"io_d_bits_param", false,-1, 1,0);
    tracep->declBus(c+7293,"io_d_bits_size", false,-1, 3,0);
    tracep->declBus(c+7294,"io_d_bits_source", false,-1, 5,0);
    tracep->declBit(c+7295,"io_d_bits_denied", false,-1);
    tracep->declBus(c+7296,"io_d_bits_data", false,-1, 31,0);
    tracep->declBit(c+12102,"io_q_ready", false,-1);
    tracep->declBit(c+12103,"io_q_valid", false,-1);
    tracep->declBus(c+19415,"io_q_bits_data", false,-1, 31,0);
    tracep->declBit(c+12104,"io_q_bits_last", false,-1);
    tracep->declBus(c+12105,"io_q_bits_beats", false,-1, 6,0);
    tracep->declBit(c+12106,"io_a_tlSource_valid", false,-1);
    tracep->declBus(c+12107,"io_a_tlSource_bits", false,-1, 5,0);
    tracep->declBus(c+17112,"io_a_clSource", false,-1, 15,0);
    tracep->declBit(c+12108,"io_c_tlSource_valid", false,-1);
    tracep->declBus(c+12107,"io_c_tlSource_bits", false,-1, 5,0);
    tracep->declBus(c+16578,"io_c_clSource", false,-1, 15,0);
    tracep->declBit(c+20019,"d_clock", false,-1);
    tracep->declBit(c+20020,"d_reset", false,-1);
    tracep->declBit(c+12088,"d_io_enq_ready", false,-1);
    tracep->declBit(c+12089,"d_io_enq_valid", false,-1);
    tracep->declBus(c+7291,"d_io_enq_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7292,"d_io_enq_bits_param", false,-1, 1,0);
    tracep->declBus(c+7293,"d_io_enq_bits_size", false,-1, 3,0);
    tracep->declBus(c+7294,"d_io_enq_bits_source", false,-1, 5,0);
    tracep->declBit(c+7295,"d_io_enq_bits_denied", false,-1);
    tracep->declBus(c+7296,"d_io_enq_bits_data", false,-1, 31,0);
    tracep->declBit(c+12956,"d_io_deq_ready", false,-1);
    tracep->declBit(c+12103,"d_io_deq_valid", false,-1);
    tracep->declBus(c+12957,"d_io_deq_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+12958,"d_io_deq_bits_param", false,-1, 1,0);
    tracep->declBus(c+12959,"d_io_deq_bits_size", false,-1, 3,0);
    tracep->declBus(c+12107,"d_io_deq_bits_source", false,-1, 5,0);
    tracep->declBit(c+12960,"d_io_deq_bits_sink", false,-1);
    tracep->declBit(c+12961,"d_io_deq_bits_denied", false,-1);
    tracep->declBus(c+12962,"d_io_deq_bits_data", false,-1, 31,0);
    tracep->declBus(c+12963,"state", false,-1, 1,0);
    tracep->declBus(c+12964,"d_last_beats1_decode", false,-1, 5,0);
    tracep->declBit(c+12965,"d_last_beats1_opdata", false,-1);
    tracep->declBus(c+12966,"d_last_beats1", false,-1, 5,0);
    tracep->declBus(c+12967,"d_last_counter", false,-1, 5,0);
    tracep->declBus(c+12968,"d_last_counter1", false,-1, 5,0);
    tracep->declBit(c+12969,"d_last_first", false,-1);
    tracep->declBit(c+12970,"d_last", false,-1);
    tracep->declBit(c+12971,"d_grant", false,-1);
    tracep->declBit(c+12972,"relack", false,-1);
    tracep->declBus(c+12973,"header_hi_hi_lo", false,-1, 2,0);
    tracep->declBus(c+20045,"header_hi_hi_hi", false,-1, 15,0);
    tracep->declBus(c+12959,"header_hi_lo", false,-1, 3,0);
    tracep->declBus(c+12957,"header_lo_hi_lo", false,-1, 2,0);
    tracep->declBus(c+20046,"header", false,-1, 31,0);
    tracep->declBit(c+12974,"isLastState", false,-1);
    tracep->declBus(c+12975,"io_q_bits_beats_shiftAmount", false,-1, 2,0);
    tracep->declBus(c+12976,"io_q_bits_beats_hi", false,-1, 3,0);
    tracep->declBit(c+12977,"io_q_bits_beats_lo", false,-1);
    tracep->pushNamePrefix("d ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+12088,"io_enq_ready", false,-1);
    tracep->declBit(c+12089,"io_enq_valid", false,-1);
    tracep->declBus(c+7291,"io_enq_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+7292,"io_enq_bits_param", false,-1, 1,0);
    tracep->declBus(c+7293,"io_enq_bits_size", false,-1, 3,0);
    tracep->declBus(c+7294,"io_enq_bits_source", false,-1, 5,0);
    tracep->declBit(c+7295,"io_enq_bits_denied", false,-1);
    tracep->declBus(c+7296,"io_enq_bits_data", false,-1, 31,0);
    tracep->declBit(c+12956,"io_deq_ready", false,-1);
    tracep->declBit(c+12103,"io_deq_valid", false,-1);
    tracep->declBus(c+12957,"io_deq_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+12958,"io_deq_bits_param", false,-1, 1,0);
    tracep->declBus(c+12959,"io_deq_bits_size", false,-1, 3,0);
    tracep->declBus(c+12107,"io_deq_bits_source", false,-1, 5,0);
    tracep->declBit(c+12960,"io_deq_bits_sink", false,-1);
    tracep->declBit(c+12961,"io_deq_bits_denied", false,-1);
    tracep->declBus(c+12962,"io_deq_bits_data", false,-1, 31,0);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+12978+i*1,"ram_opcode", true,(i+0), 2,0);
    }
    tracep->declBus(c+12979,"ram_opcode_io_deq_bits_MPORT_data", false,-1, 2,0);
    tracep->declBit(c+20054,"ram_opcode_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+7291,"ram_opcode_MPORT_data", false,-1, 2,0);
    tracep->declBit(c+20054,"ram_opcode_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_opcode_MPORT_mask", false,-1);
    tracep->declBit(c+12980,"ram_opcode_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+12981+i*1,"ram_param", true,(i+0), 1,0);
    }
    tracep->declBus(c+12982,"ram_param_io_deq_bits_MPORT_data", false,-1, 1,0);
    tracep->declBit(c+20054,"ram_param_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+7292,"ram_param_MPORT_data", false,-1, 1,0);
    tracep->declBit(c+20054,"ram_param_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_param_MPORT_mask", false,-1);
    tracep->declBit(c+12980,"ram_param_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+12983+i*1,"ram_size", true,(i+0), 3,0);
    }
    tracep->declBus(c+12984,"ram_size_io_deq_bits_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+20054,"ram_size_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+7293,"ram_size_MPORT_data", false,-1, 3,0);
    tracep->declBit(c+20054,"ram_size_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_size_MPORT_mask", false,-1);
    tracep->declBit(c+12980,"ram_size_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+12985+i*1,"ram_source", true,(i+0), 5,0);
    }
    tracep->declBus(c+12986,"ram_source_io_deq_bits_MPORT_data", false,-1, 5,0);
    tracep->declBit(c+20054,"ram_source_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+7294,"ram_source_MPORT_data", false,-1, 5,0);
    tracep->declBit(c+20054,"ram_source_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_source_MPORT_mask", false,-1);
    tracep->declBit(c+12980,"ram_source_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+12987+i*1,"ram_sink", true,(i+0));
    }
    tracep->declBit(c+12988,"ram_sink_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+20054,"ram_sink_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+20054,"ram_sink_MPORT_data", false,-1);
    tracep->declBit(c+20054,"ram_sink_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_sink_MPORT_mask", false,-1);
    tracep->declBit(c+12980,"ram_sink_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBit(c+12989+i*1,"ram_denied", true,(i+0));
    }
    tracep->declBit(c+12990,"ram_denied_io_deq_bits_MPORT_data", false,-1);
    tracep->declBit(c+20054,"ram_denied_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBit(c+7295,"ram_denied_MPORT_data", false,-1);
    tracep->declBit(c+20054,"ram_denied_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_denied_MPORT_mask", false,-1);
    tracep->declBit(c+12980,"ram_denied_MPORT_en", false,-1);
    for (int i = 0; i < 1; ++i) {
        tracep->declBus(c+12991+i*1,"ram_data", true,(i+0), 31,0);
    }
    tracep->declBus(c+12992,"ram_data_io_deq_bits_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+20054,"ram_data_io_deq_bits_MPORT_addr", false,-1);
    tracep->declBus(c+7296,"ram_data_MPORT_data", false,-1, 31,0);
    tracep->declBit(c+20054,"ram_data_MPORT_addr", false,-1);
    tracep->declBit(c+20056,"ram_data_MPORT_mask", false,-1);
    tracep->declBit(c+12980,"ram_data_MPORT_en", false,-1);
    tracep->declBit(c+12993,"maybe_full", false,-1);
    tracep->declBit(c+12088,"empty", false,-1);
    tracep->declBit(c+12980,"do_enq", false,-1);
    tracep->declBit(c+12994,"do_deq", false,-1);
    tracep->popNamePrefix(2);
    tracep->pushNamePrefix("sinkE ");
    tracep->declBus(c+17113,"io_q_bits_data", false,-1, 31,0);
    tracep->declBus(c+17114,"io_d_clSink", false,-1, 15,0);
    tracep->declBus(c+17183,"header_hi", false,-1, 22,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("sourceA ");
    tracep->declBit(c+20019,"clock", false,-1);
    tracep->declBit(c+20020,"reset", false,-1);
    tracep->declBit(c+19413,"io_a_ready", false,-1);
    tracep->declBit(c+18174,"io_a_valid", false,-1);
    tracep->declBus(c+12075,"io_a_bits_opcode", false,-1, 2,0);
    tracep->declBus(c+12076,"io_a_bits_param", false,-1, 2,0);
    tracep->declBus(c+12077,"io_a_bits_size", false,-1, 3,0);
    tracep->declBus(c+12078,"io_a_bits_source", false,-1, 5,0);
    tracep->declBus(c+12079,"io_a_bits_address", false,-1, 31,0);
    tracep->declBus(c+12080,"io_a_bits_mask", false,-1, 3,0);
}
