{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1688587534241 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1688587534241 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 05 16:05:34 2023 " "Processing started: Wed Jul 05 16:05:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1688587534241 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688587534241 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab3 -c LogicalStep_Lab3_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab3 -c LogicalStep_Lab3_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688587534241 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1688587534522 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1688587534522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pb_inverter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pb_inverter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pb_inverter-gates " "Found design unit 1: pb_inverter-gates" {  } { { "pb_inverter.vhd" "" { Text "C:/Users/k35wang/ECE-124/Lab3/pb_inverter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688587542346 ""} { "Info" "ISGN_ENTITY_NAME" "1 pb_inverter " "Found entity 1: pb_inverter" {  } { { "pb_inverter.vhd" "" { Text "C:/Users/k35wang/ECE-124/Lab3/pb_inverter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688587542346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688587542346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tester.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tester.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Tester-Test_ckt " "Found design unit 1: Tester-Test_ckt" {  } { { "Tester.vhd" "" { Text "C:/Users/k35wang/ECE-124/Lab3/Tester.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688587542346 ""} { "Info" "ISGN_ENTITY_NAME" "1 Tester " "Found entity 1: Tester" {  } { { "Tester.vhd" "" { Text "C:/Users/k35wang/ECE-124/Lab3/Tester.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688587542346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688587542346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hvac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hvac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HVAC-rtl " "Found design unit 1: HVAC-rtl" {  } { { "HVAC.vhd" "" { Text "C:/Users/k35wang/ECE-124/Lab3/HVAC.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688587542346 ""} { "Info" "ISGN_ENTITY_NAME" "1 HVAC " "Found entity 1: HVAC" {  } { { "HVAC.vhd" "" { Text "C:/Users/k35wang/ECE-124/Lab3/HVAC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688587542346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688587542346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep_lab3_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicalstep_lab3_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicalStep_Lab3_top-design " "Found design unit 1: LogicalStep_Lab3_top-design" {  } { { "LogicalStep_Lab3_top.vhd" "" { Text "C:/Users/k35wang/ECE-124/Lab3/LogicalStep_Lab3_top.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688587542346 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_Lab3_top " "Found entity 1: LogicalStep_Lab3_top" {  } { { "LogicalStep_Lab3_top.vhd" "" { Text "C:/Users/k35wang/ECE-124/Lab3/LogicalStep_Lab3_top.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688587542346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688587542346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment7_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segment7_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segment7_mux-syn " "Found design unit 1: segment7_mux-syn" {  } { { "segment7_mux.vhd" "" { Text "C:/Users/k35wang/ECE-124/Lab3/segment7_mux.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688587542346 ""} { "Info" "ISGN_ENTITY_NAME" "1 segment7_mux " "Found entity 1: segment7_mux" {  } { { "segment7_mux.vhd" "" { Text "C:/Users/k35wang/ECE-124/Lab3/segment7_mux.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688587542346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688587542346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegment-Behavioral " "Found design unit 1: SevenSegment-Behavioral" {  } { { "SevenSegment.vhd" "" { Text "C:/Users/k35wang/ECE-124/Lab3/SevenSegment.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688587542346 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegment " "Found entity 1: SevenSegment" {  } { { "SevenSegment.vhd" "" { Text "C:/Users/k35wang/ECE-124/Lab3/SevenSegment.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688587542346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688587542346 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "comparator_4bit.vhd " "Can't analyze file -- file comparator_4bit.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1688587542346 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "comparator_1bit.vhd " "Can't analyze file -- file comparator_1bit.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1688587542361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "energy_monitor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file energy_monitor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 energy_monitor-design " "Found design unit 1: energy_monitor-design" {  } { { "energy_monitor.vhd" "" { Text "C:/Users/k35wang/ECE-124/Lab3/energy_monitor.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688587542361 ""} { "Info" "ISGN_ENTITY_NAME" "1 energy_monitor " "Found entity 1: energy_monitor" {  } { { "energy_monitor.vhd" "" { Text "C:/Users/k35wang/ECE-124/Lab3/energy_monitor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688587542361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688587542361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compx_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compx_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compx_4bit-design " "Found design unit 1: compx_4bit-design" {  } { { "compx_4bit.vhd" "" { Text "C:/Users/k35wang/ECE-124/Lab3/compx_4bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688587542361 ""} { "Info" "ISGN_ENTITY_NAME" "1 compx_4bit " "Found entity 1: compx_4bit" {  } { { "compx_4bit.vhd" "" { Text "C:/Users/k35wang/ECE-124/Lab3/compx_4bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688587542361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688587542361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compx_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compx_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compx_1bit-design " "Found design unit 1: compx_1bit-design" {  } { { "compx_1bit.vhd" "" { Text "C:/Users/k35wang/ECE-124/Lab3/compx_1bit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688587542361 ""} { "Info" "ISGN_ENTITY_NAME" "1 compx_1bit " "Found entity 1: compx_1bit" {  } { { "compx_1bit.vhd" "" { Text "C:/Users/k35wang/ECE-124/Lab3/compx_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688587542361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688587542361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4bit-design " "Found design unit 1: mux_4bit-design" {  } { { "mux_4bit.vhd" "" { Text "C:/Users/k35wang/ECE-124/Lab3/mux_4bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688587542361 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4bit " "Found entity 1: mux_4bit" {  } { { "mux_4bit.vhd" "" { Text "C:/Users/k35wang/ECE-124/Lab3/mux_4bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688587542361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688587542361 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LogicalStep_Lab3_top " "Elaborating entity \"LogicalStep_Lab3_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1688587542393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pb_inverter pb_inverter:INVERTER " "Elaborating entity \"pb_inverter\" for hierarchy \"pb_inverter:INVERTER\"" {  } { { "LogicalStep_Lab3_top.vhd" "INVERTER" { Text "C:/Users/k35wang/ECE-124/Lab3/LogicalStep_Lab3_top.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688587542393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4bit mux_4bit:MUX " "Elaborating entity \"mux_4bit\" for hierarchy \"mux_4bit:MUX\"" {  } { { "LogicalStep_Lab3_top.vhd" "MUX" { Text "C:/Users/k35wang/ECE-124/Lab3/LogicalStep_Lab3_top.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688587542393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HVAC HVAC:HVAC1 " "Elaborating entity \"HVAC\" for hierarchy \"HVAC:HVAC1\"" {  } { { "LogicalStep_Lab3_top.vhd" "HVAC1" { Text "C:/Users/k35wang/ECE-124/Lab3/LogicalStep_Lab3_top.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688587542393 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk HVAC.vhd(47) " "VHDL Process Statement warning at HVAC.vhd(47): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "HVAC.vhd" "" { Text "C:/Users/k35wang/ECE-124/Lab3/HVAC.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1688587542393 "|LogicalStep_Lab3_top|HVAC:HVAC1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_2hz HVAC.vhd(49) " "VHDL Process Statement warning at HVAC.vhd(49): signal \"clk_2hz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "HVAC.vhd" "" { Text "C:/Users/k35wang/ECE-124/Lab3/HVAC.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1688587542393 "|LogicalStep_Lab3_top|HVAC:HVAC1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "run HVAC.vhd(62) " "VHDL Process Statement warning at HVAC.vhd(62): signal \"run\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "HVAC.vhd" "" { Text "C:/Users/k35wang/ECE-124/Lab3/HVAC.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1688587542393 "|LogicalStep_Lab3_top|HVAC:HVAC1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compx_4bit compx_4bit:COMPX_4 " "Elaborating entity \"compx_4bit\" for hierarchy \"compx_4bit:COMPX_4\"" {  } { { "LogicalStep_Lab3_top.vhd" "COMPX_4" { Text "C:/Users/k35wang/ECE-124/Lab3/LogicalStep_Lab3_top.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688587542393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compx_1bit compx_4bit:COMPX_4\|compx_1bit:COMP3 " "Elaborating entity \"compx_1bit\" for hierarchy \"compx_4bit:COMPX_4\|compx_1bit:COMP3\"" {  } { { "compx_4bit.vhd" "COMP3" { Text "C:/Users/k35wang/ECE-124/Lab3/compx_4bit.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688587542393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegment SevenSegment:SEVENSEG_1 " "Elaborating entity \"SevenSegment\" for hierarchy \"SevenSegment:SEVENSEG_1\"" {  } { { "LogicalStep_Lab3_top.vhd" "SEVENSEG_1" { Text "C:/Users/k35wang/ECE-124/Lab3/LogicalStep_Lab3_top.vhd" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688587542408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment7_mux segment7_mux:SEVENSEG_MUX " "Elaborating entity \"segment7_mux\" for hierarchy \"segment7_mux:SEVENSEG_MUX\"" {  } { { "LogicalStep_Lab3_top.vhd" "SEVENSEG_MUX" { Text "C:/Users/k35wang/ECE-124/Lab3/LogicalStep_Lab3_top.vhd" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688587542408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tester Tester:TESTER1 " "Elaborating entity \"Tester\" for hierarchy \"Tester:TESTER1\"" {  } { { "LogicalStep_Lab3_top.vhd" "TESTER1" { Text "C:/Users/k35wang/ECE-124/Lab3/LogicalStep_Lab3_top.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688587542408 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EQ_PASS Tester.vhd(47) " "VHDL Process Statement warning at Tester.vhd(47): signal \"EQ_PASS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Tester.vhd" "" { Text "C:/Users/k35wang/ECE-124/Lab3/Tester.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1688587542408 "|LogicalStep_Lab3_top|Tester:TESTER1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "GT_PASS Tester.vhd(47) " "VHDL Process Statement warning at Tester.vhd(47): signal \"GT_PASS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Tester.vhd" "" { Text "C:/Users/k35wang/ECE-124/Lab3/Tester.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1688587542408 "|LogicalStep_Lab3_top|Tester:TESTER1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LT_PASS Tester.vhd(47) " "VHDL Process Statement warning at Tester.vhd(47): signal \"LT_PASS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Tester.vhd" "" { Text "C:/Users/k35wang/ECE-124/Lab3/Tester.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1688587542408 "|LogicalStep_Lab3_top|Tester:TESTER1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "energy_monitor energy_monitor:ENERGY_MON " "Elaborating entity \"energy_monitor\" for hierarchy \"energy_monitor:ENERGY_MON\"" {  } { { "LogicalStep_Lab3_top.vhd" "ENERGY_MON" { Text "C:/Users/k35wang/ECE-124/Lab3/LogicalStep_Lab3_top.vhd" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688587542408 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1688587542799 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1688587543205 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688587543205 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "123 " "Implemented 123 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1688587543252 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1688587543252 ""} { "Info" "ICUT_CUT_TM_LCELLS" "93 " "Implemented 93 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1688587543252 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1688587543252 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1688587543267 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 05 16:05:43 2023 " "Processing ended: Wed Jul 05 16:05:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1688587543267 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1688587543267 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1688587543267 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1688587543267 ""}
