# Vivado project
axi-master/
*.xpr
*.cache/
*.runs/
*.sim/
*.hw/
*.ip_user_files/
*.jou
*.log
.Xil/
*.str/

# Block designs - ignore everything except .tcl files
bd/*
!bd/*/
bd/*/*
!bd/*/*.tcl

# Bitstreams and implementation outputs
*.bit
*.bin
*.mcs
*.xsa

# Do not ignore generated overlays
!overlay/*.bit
!overlay/*.hwh

# Synthesis and implementation reports
*.rpt
*.dcp

# Python
__pycache__/
*.py[cod]
*$py.class
*.so

# Jupyter Notebook
.ipynb_checkpoints/

# Xilinx compiled files
*.xclbin
