[{"id": "1", "content": "Define the module TopModule with input ports a, b, c and output port out.\n\nRetrieved Related Information:\n- Input signal a (Type:Signal)\n- Input signal b (Type:Signal)\n- Input signal c (Type:Signal)\n- Output signal (Type:Signal)\n- bc=00, a=0 -> out=0 (Type:StateTransition)\n- bc=00, a=1 -> out=1 (Type:StateTransition)\n- bc=01, a=0 -> out=1 (Type:StateTransition)\n- bc=01, a=1 -> out=1 (Type:StateTransition)\n- bc=11, a=0 -> out=1 (Type:StateTransition)\n- bc=11, a=1 -> out=1 (Type:StateTransition)\n- bc=10, a=1 -> out=1 (Type:StateTransition)\n- bc=10, a=0 -> out=1 (Type:StateTransition)\n\n", "source": "input  a\ninput  b\ninput  c\noutput out", "parent_tasks": []}, {"id": "2", "content": "Implement the logic for the output 'out' based on the Karnaugh map for all combinations of inputs.\n\nRetrieved Related Information:\n- out: Output signal (Type:Signal)\n- bc=00, a=0 -> out=0 (Type:StateTransition)\n- bc=00, a=1 -> out=1 (Type:StateTransition)\n- bc=01, a=0 -> out=1 (Type:StateTransition)\n- bc=01, a=1 -> out=1 (Type:StateTransition)\n- bc=11, a=0 -> out=1 (Type:StateTransition)\n- bc=11, a=1 -> out=1 (Type:StateTransition)\n- bc=10, a=0 -> out=1 (Type:StateTransition)\n- bc=10, a=1 -> out=1 (Type:StateTransition)\n\n", "source": "bc   0   1\n00 | 0 | 1 |\n01 | 1 | 1 |\n11 | 1 | 1 |\n10 | 1 | 1 |", "parent_tasks": ["1"]}]