library IEEE;
use IEE.STD_LOGIC_1164.all

entity Dec2_4EnDemo is
	port(	SW	 : std_logic_vector(2 downto 0);
			LED : std_logic_vector(3 downto 0));
end Dec2_4EnDemo;

architecture Shell of Dec2_4EnDemo is
begin
	system_core : 	work entity.Dec2_4EnDemo(BehavEquations)
						port map(enable <= SW(2);
									inputs <= SW;
									output => LEDG(3 downto 0);
end Dec2_4EnDemo;
