Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat May 31 16:42:53 2025
| Host         : kyungho running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file seq_multipler_sb_control_sets_placed.rpt
| Design       : seq_multipler_sb
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    35 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            1 |
| No           | No                    | Yes                    |              24 |            7 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              17 |            6 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              57 |           14 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+------------------+------------------------+------------------+----------------+--------------+
|                  Clock Signal                 |   Enable Signal  |    Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------+------------------+------------------------+------------------+----------------+--------------+
|  clk_BUFG                                     | DUT/Done_i_1_n_0 |                        |                1 |              1 |         1.00 |
|  U1/CLK                                       |                  | reset_IBUF             |                1 |              2 |         2.00 |
|  DUT/FSM_sequential_next_state_reg[2]_i_2_n_0 |                  |                        |                1 |              3 |         3.00 |
|  clk_BUFG                                     |                  | reset_IBUF             |                1 |              3 |         3.00 |
|  clk_BUFG                                     | DUT/A0           |                        |                3 |              8 |         2.67 |
|  clk_BUFG                                     | DUT/Q[7]_i_1_n_0 |                        |                2 |              8 |         4.00 |
|  clk_BUFG                                     | DUT/A_0          | DUT/A0                 |                2 |              9 |         4.50 |
|  clk_BUFG                                     | DUT/Done_i_1_n_0 | DUT/Result[15]_i_1_n_0 |                4 |             16 |         4.00 |
|  sys_clk_IBUF_BUFG                            |                  | reset_IBUF             |                5 |             19 |         3.80 |
|  clk_BUFG                                     | DUT/P            | DUT/A0                 |                8 |             32 |         4.00 |
+-----------------------------------------------+------------------+------------------------+------------------+----------------+--------------+


