Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.35 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.35 secs
 
--> Reading design: DLX_toplevel.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "DLX_toplevel.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "DLX_toplevel"
Output Format                      : NGC
Target Device                      : xc6slx25-2-ftg256

---- Source Options
Top Module Name                    : DLX_toplevel
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\adlx\D4\SOURCE_VER\MUX_16BIT.v" into library work
Parsing module <MUX_16BIT>.
Analyzing Verilog file "E:\adlx\D4\SOURCE_VER\ISZERO32.v" into library work
Parsing module <ISZERO32>.
Analyzing Verilog file "E:\adlx\D4\SOURCE_VER\Zeros_ext_DLX.v" into library work
Parsing module <Sign_ext_DLX>.
Analyzing Verilog file "E:\adlx\D4\SOURCE_VER\XOR32.v" into library work
Parsing module <XOR32>.
Analyzing Verilog file "E:\adlx\D4\SOURCE_VER\REG32CE.v" into library work
Parsing module <REG32CE>.
Analyzing Verilog file "E:\adlx\D4\SOURCE_VER\RAM32x32.v" into library work
Parsing module <RAM32x32>.
Analyzing Verilog file "E:\adlx\D4\SOURCE_VER\OR32.v" into library work
Parsing module <OR32>.
Analyzing Verilog file "E:\adlx\D4\SOURCE_VER\MUX_5to5.v" into library work
Parsing module <MUX_5to5>.
WARNING:HDLCompiler:751 - "E:\adlx\D4\SOURCE_VER\MUX_5to5.v" Line 28: Redeclaration of ansi port O is not allowed
Analyzing Verilog file "E:\adlx\D4\SOURCE_VER\mux_3.v" into library work
Parsing module <mux_3>.
Analyzing Verilog file "E:\adlx\D4\SOURCE_VER\MUX5bit.v" into library work
Parsing module <MUX5bit>.
Analyzing Verilog file "E:\adlx\D4\SOURCE_VER\MUX32bit.v" into library work
Parsing module <MUX32bit>.
Analyzing Verilog file "E:\adlx\D4\SOURCE_VER\comp_with_zeros_32.v" into library work
Parsing module <comp_with_zeros_32>.
Analyzing Verilog file "E:\adlx\D4\SOURCE_VER\BUF5.v" into library work
Parsing module <BUF5>.
Analyzing Verilog file "E:\adlx\D4\SOURCE_VER\AND32WITH1.v" into library work
Parsing module <AND32WITH>.
Analyzing Verilog file "E:\adlx\D4\SOURCE_VER\AND32.v" into library work
Parsing module <AND32>.
Analyzing Verilog file "E:\adlx\D4\SOURCE_VER\AEQZ.v" into library work
Parsing module <AEQZ>.
Analyzing Verilog file "E:\adlx\D4\SOURCE_VER\Shifter_DLX.v" into library work
Parsing module <Shifter_DLX>.
Analyzing Verilog file "E:\adlx\D4\SOURCE_VER\RE32RST.v" into library work
Parsing module <REG32RST>.
Analyzing Verilog file "E:\adlx\D4\SOURCE_VER\MUX4_32bit.v" into library work
Parsing module <MUX4_32bit>.
Analyzing Verilog file "E:\adlx\D4\SOURCE_VER\MMU_DLX.v" into library work
Parsing module <MMU_DLX>.
Analyzing Verilog file "E:\adlx\D4\SOURCE_VER\MAC_STATE_MACHINE.v" into library work
Parsing module <MAC_STATE_MACHINE>.
Analyzing Verilog file "E:\adlx\D4\SOURCE_VER\control_FSM.v" into library work
Parsing module <control_FSM>.
Parsing VHDL file "E:\adlx\D4\SOURCE_VER\COMPARATOR.vhf" into library work
Parsing entity <COMPARATOR>.
Parsing architecture <BEHAVIORAL> of entity <comparator>.
Parsing VHDL file "E:\adlx\D4\SOURCE_VER\ADDSUB32.vhf" into library work
Parsing entity <M2_1_HXILINX_ADDSUB32>.
Parsing architecture <M2_1_HXILINX_ADDSUB32_V> of entity <m2_1_hxilinx_addsub32>.
Parsing entity <ADSU16_HXILINX_ADDSUB32>.
Parsing architecture <ADSU16_HXILINX_ADDSUB32_V> of entity <adsu16_hxilinx_addsub32>.
Parsing entity <ADDSUB32>.
Parsing architecture <BEHAVIORAL> of entity <addsub32>.
Parsing VHDL file "E:\adlx\D4\SOURCE_VER\IR_DLX.vhf" into library work
Parsing entity <IR_DLX>.
Parsing architecture <BEHAVIORAL> of entity <ir_dlx>.
Parsing VHDL file "E:\adlx\D4\SOURCE_VER\GPR_ENVIR.vhf" into library work
Parsing entity <GPR_ENVIR>.
Parsing architecture <BEHAVIORAL> of entity <gpr_envir>.
Parsing VHDL file "E:\adlx\D4\SOURCE_VER\ALU_DLX.vhf" into library work
Parsing entity <M2_1_HXILINX_ALU_DLX>.
Parsing architecture <M2_1_HXILINX_ALU_DLX_V> of entity <m2_1_hxilinx_alu_dlx>.
Parsing entity <ADSU16_HXILINX_ALU_DLX>.
Parsing architecture <ADSU16_HXILINX_ALU_DLX_V> of entity <adsu16_hxilinx_alu_dlx>.
Parsing entity <COMPARATOR_MUSER_ALU_DLX>.
Parsing architecture <BEHAVIORAL> of entity <comparator_muser_alu_dlx>.
Parsing entity <ADDSUB32_MUSER_ALU_DLX>.
Parsing architecture <BEHAVIORAL> of entity <addsub32_muser_alu_dlx>.
Parsing entity <ALU_DLX>.
Parsing architecture <BEHAVIORAL> of entity <alu_dlx>.
Parsing VHDL file "E:\adlx\D4\SOURCE_VER\datapath_DLX.vhf" into library work
Parsing entity <M2_1_HXILINX_datapath_DLX>.
Parsing architecture <M2_1_HXILINX_datapath_DLX_V> of entity <m2_1_hxilinx_datapath_dlx>.
Parsing entity <ADSU16_HXILINX_datapath_DLX>.
Parsing architecture <ADSU16_HXILINX_datapath_DLX_V> of entity <adsu16_hxilinx_datapath_dlx>.
Parsing entity <IR_DLX_MUSER_datapath_DLX>.
Parsing architecture <BEHAVIORAL> of entity <ir_dlx_muser_datapath_dlx>.
Parsing entity <COMPARATOR_MUSER_datapath_DLX>.
Parsing architecture <BEHAVIORAL> of entity <comparator_muser_datapath_dlx>.
Parsing entity <ADDSUB32_MUSER_datapath_DLX>.
Parsing architecture <BEHAVIORAL> of entity <addsub32_muser_datapath_dlx>.
Parsing entity <ALU_DLX_MUSER_datapath_DLX>.
Parsing architecture <BEHAVIORAL> of entity <alu_dlx_muser_datapath_dlx>.
Parsing entity <GPR_ENVIR_MUSER_datapath_DLX>.
Parsing architecture <BEHAVIORAL> of entity <gpr_envir_muser_datapath_dlx>.
Parsing entity <datapath_DLX>.
Parsing architecture <BEHAVIORAL> of entity <datapath_dlx>.
Parsing VHDL file "E:\adlx\D4\SOURCE_VER\control.vhf" into library work
Parsing entity <control>.
Parsing architecture <BEHAVIORAL> of entity <control>.
Parsing VHDL file "E:\adlx\D4\SOURCE_VER\DLX_toplevel.vhf" into library work
Parsing entity <M2_1_HXILINX_DLX_toplevel>.
Parsing architecture <M2_1_HXILINX_DLX_toplevel_V> of entity <m2_1_hxilinx_dlx_toplevel>.
Parsing entity <ADSU16_HXILINX_DLX_toplevel>.
Parsing architecture <ADSU16_HXILINX_DLX_toplevel_V> of entity <adsu16_hxilinx_dlx_toplevel>.
Parsing entity <control_MUSER_DLX_toplevel>.
Parsing architecture <BEHAVIORAL> of entity <control_muser_dlx_toplevel>.
Parsing entity <IR_DLX_MUSER_DLX_toplevel>.
Parsing architecture <BEHAVIORAL> of entity <ir_dlx_muser_dlx_toplevel>.
Parsing entity <COMPARATOR_MUSER_DLX_toplevel>.
Parsing architecture <BEHAVIORAL> of entity <comparator_muser_dlx_toplevel>.
Parsing entity <ADDSUB32_MUSER_DLX_toplevel>.
Parsing architecture <BEHAVIORAL> of entity <addsub32_muser_dlx_toplevel>.
Parsing entity <ALU_DLX_MUSER_DLX_toplevel>.
Parsing architecture <BEHAVIORAL> of entity <alu_dlx_muser_dlx_toplevel>.
Parsing entity <GPR_ENVIR_MUSER_DLX_toplevel>.
Parsing architecture <BEHAVIORAL> of entity <gpr_envir_muser_dlx_toplevel>.
Parsing entity <datapath_DLX_MUSER_DLX_toplevel>.
Parsing architecture <BEHAVIORAL> of entity <datapath_dlx_muser_dlx_toplevel>.
Parsing entity <DLX_toplevel>.
Parsing architecture <BEHAVIORAL> of entity <dlx_toplevel>.
Parsing VHDL file "E:\adlx\D4\SOURCE_VER\LSM.vhf" into library work
Parsing entity <GPR_ENVIR_MUSER_LSM>.
Parsing architecture <BEHAVIORAL> of entity <gpr_envir_muser_lsm>.
Parsing entity <datapath_lab5_MUSER_LSM>.
Parsing architecture <BEHAVIORAL> of entity <datapath_lab5_muser_lsm>.
Parsing entity <CONTROL_MUSER_LSM>.
Parsing architecture <BEHAVIORAL> of entity <control_muser_lsm>.
Parsing entity <LSM>.
Parsing architecture <BEHAVIORAL> of entity <lsm>.
Parsing VHDL file "E:\adlx\D4\SOURCE_VER\datapath_lab5.vhf" into library work
Parsing entity <GPR_ENVIR_MUSER_datapath_lab5>.
Parsing architecture <BEHAVIORAL> of entity <gpr_envir_muser_datapath_lab5>.
Parsing entity <datapath_lab5>.
Parsing architecture <BEHAVIORAL> of entity <datapath_lab5>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <DLX_toplevel> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <datapath_DLX_MUSER_DLX_toplevel> (architecture <BEHAVIORAL>) from library <work>.
Going to verilog side to elaborate module REG32CE

Elaborating module <REG32CE>.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module REG32CE
Back to vhdl to continue elaboration
Going to verilog side to elaborate module REG32CE
Back to vhdl to continue elaboration
Going to verilog side to elaborate module REG32RST

Elaborating module <REG32RST>.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module REG32CE
Back to vhdl to continue elaboration
Going to verilog side to elaborate module MUX32bit

Elaborating module <MUX32bit>.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module MUX4_32bit

Elaborating module <MUX4_32bit>.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module MUX4_32bit
Back to vhdl to continue elaboration
Going to verilog side to elaborate module MUX32bit
Back to vhdl to continue elaboration
Going to verilog side to elaborate module MUX32bit
Back to vhdl to continue elaboration
Going to verilog side to elaborate module REG32CE
Back to vhdl to continue elaboration
Going to verilog side to elaborate module Shifter_DLX

Elaborating module <Shifter_DLX>.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module MMU_DLX

Elaborating module <MMU_DLX>.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module MUX5bit

Elaborating module <MUX5bit>.
Back to vhdl to continue elaboration

Elaborating entity <GPR_ENVIR_MUSER_DLX_toplevel> (architecture <BEHAVIORAL>) from library <work>.
Going to verilog side to elaborate module RAM32x32

Elaborating module <RAM32x32>.
Reading initialization file \"sram_zero.data\".
Back to vhdl to continue elaboration
Going to verilog side to elaborate module MUX_5to5

Elaborating module <MUX_5to5>.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module AEQZ

Elaborating module <AEQZ>.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module RAM32x32
Back to vhdl to continue elaboration
Going to verilog side to elaborate module RAM32x32
Back to vhdl to continue elaboration
Going to verilog side to elaborate module MUX_5to5
Back to vhdl to continue elaboration
Going to verilog side to elaborate module MUX_5to5
Back to vhdl to continue elaboration
Going to verilog side to elaborate module AND32WITH

Elaborating module <AND32WITH>.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module AND32WITH
Back to vhdl to continue elaboration
Going to verilog side to elaborate module AND32WITH
Back to vhdl to continue elaboration

Elaborating entity <ALU_DLX_MUSER_DLX_toplevel> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <ADDSUB32_MUSER_DLX_toplevel> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <ADSU16_HXILINX_DLX_toplevel> (architecture <ADSU16_HXILINX_DLX_toplevel_V>) from library <work>.

Elaborating entity <M2_1_HXILINX_DLX_toplevel> (architecture <M2_1_HXILINX_DLX_toplevel_V>) from library <work>.
INFO:HDLCompiler:679 - "E:\adlx\D4\SOURCE_VER\DLX_toplevel.vhf" Line 44. Case statement is complete. others clause is never selected
Going to verilog side to elaborate module MUX_16BIT

Elaborating module <MUX_16BIT>.
Back to vhdl to continue elaboration

Elaborating entity <COMPARATOR_MUSER_DLX_toplevel> (architecture <BEHAVIORAL>) from library <work>.
Going to verilog side to elaborate module ISZERO32

Elaborating module <ISZERO32>.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module OR32

Elaborating module <OR32>.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module XOR32

Elaborating module <XOR32>.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module AND32

Elaborating module <AND32>.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module MUX32bit
Back to vhdl to continue elaboration
Going to verilog side to elaborate module MUX32bit
Back to vhdl to continue elaboration
Going to verilog side to elaborate module MUX32bit
Back to vhdl to continue elaboration
Going to verilog side to elaborate module MUX32bit
Back to vhdl to continue elaboration
Going to verilog side to elaborate module mux_3

Elaborating module <mux_3>.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module comp_with_zeros_32

Elaborating module <comp_with_zeros_32>.
Back to vhdl to continue elaboration

Elaborating entity <IR_DLX_MUSER_DLX_toplevel> (architecture <BEHAVIORAL>) from library <work>.
Going to verilog side to elaborate module REG32CE
Back to vhdl to continue elaboration
Going to verilog side to elaborate module MUX5bit
Back to vhdl to continue elaboration
Going to verilog side to elaborate module BUF5

Elaborating module <BUF5>.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module BUF5
Back to vhdl to continue elaboration
Going to verilog side to elaborate module Sign_ext_DLX

Elaborating module <Sign_ext_DLX>.
Back to vhdl to continue elaboration

Elaborating entity <control_MUSER_DLX_toplevel> (architecture <BEHAVIORAL>) from library <work>.
Going to verilog side to elaborate module MAC_STATE_MACHINE

Elaborating module <MAC_STATE_MACHINE(WAIT4REQ=0,WAIT4ACK=1,NEXT=2)>.
WARNING:HDLCompiler:413 - "E:\adlx\D4\SOURCE_VER\MAC_STATE_MACHINE.v" Line 91: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "E:\adlx\D4\SOURCE_VER\MAC_STATE_MACHINE.v" Line 92: Result of 32-bit expression is truncated to fit in 1-bit target.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module control_FSM

Elaborating module <control_FSM(INIT=0,fetch=1,decode=2,halt=31,ALU=3,shift_next_state=4,WBR=5,ALUI=6,testI=7,WBI=8,addessCMP=9,load=10,copyMDR2C=11,copyGPR2MDR=12,store=13,JR=14,savePC=15,JALR=16,branch=17,Btaken=18,R_inst_opcode=0,slli=0,srli=2,add_func=3,sub=2,and_logic=6,or_logic=5,xor_logic=4,D1=6,D5=1,D6=3,D7=2,D8=22,D9=23,D12=2,lw=3,sw=11,addi=11)>.
WARNING:HDLCompiler:413 - "E:\adlx\D4\SOURCE_VER\control_FSM.v" Line 127: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "E:\adlx\D4\SOURCE_VER\control_FSM.v" Line 140: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "E:\adlx\D4\SOURCE_VER\control_FSM.v" Line 142: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "E:\adlx\D4\SOURCE_VER\control_FSM.v" Line 155: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "E:\adlx\D4\SOURCE_VER\control_FSM.v" Line 166: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "E:\adlx\D4\SOURCE_VER\control_FSM.v" Line 169: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "E:\adlx\D4\SOURCE_VER\control_FSM.v" Line 170: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "E:\adlx\D4\SOURCE_VER\control_FSM.v" Line 171: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "E:\adlx\D4\SOURCE_VER\control_FSM.v" Line 173: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "E:\adlx\D4\SOURCE_VER\control_FSM.v" Line 174: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "E:\adlx\D4\SOURCE_VER\control_FSM.v" Line 175: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "E:\adlx\D4\SOURCE_VER\control_FSM.v" Line 176: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "E:\adlx\D4\SOURCE_VER\control_FSM.v" Line 177: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "E:\adlx\D4\SOURCE_VER\control_FSM.v" Line 179: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "E:\adlx\D4\SOURCE_VER\control_FSM.v" Line 180: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "E:\adlx\D4\SOURCE_VER\control_FSM.v" Line 181: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "E:\adlx\D4\SOURCE_VER\control_FSM.v" Line 182: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "E:\adlx\D4\SOURCE_VER\control_FSM.v" Line 184: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "E:\adlx\D4\SOURCE_VER\control_FSM.v" Line 185: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "E:\adlx\D4\SOURCE_VER\control_FSM.v" Line 186: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "E:\adlx\D4\SOURCE_VER\control_FSM.v" Line 187: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "E:\adlx\D4\SOURCE_VER\control_FSM.v" Line 188: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "E:\adlx\D4\SOURCE_VER\control_FSM.v" Line 189: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "E:\adlx\D4\SOURCE_VER\control_FSM.v" Line 190: Result of 32-bit expression is truncated to fit in 1-bit target.
Back to vhdl to continue elaboration

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <DLX_toplevel>.
    Related source file is "E:\adlx\D4\SOURCE_VER\DLX_toplevel.vhf".
INFO:Xst:3210 - "E:\adlx\D4\SOURCE_VER\DLX_toplevel.vhf" line 1374: Output port <busy_m> of the instance <XLXI_11> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <DLX_toplevel> synthesized.

Synthesizing Unit <datapath_DLX_MUSER_DLX_toplevel>.
    Related source file is "E:\adlx\D4\SOURCE_VER\DLX_toplevel.vhf".
    Summary:
	no macro.
Unit <datapath_DLX_MUSER_DLX_toplevel> synthesized.

Synthesizing Unit <REG32CE>.
    Related source file is "E:\adlx\D4\SOURCE_VER\REG32CE.v".
    Found 32-bit register for signal <REG>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <REG32CE> synthesized.

Synthesizing Unit <REG32RST>.
    Related source file is "E:\adlx\D4\SOURCE_VER\RE32RST.v".
    Found 32-bit register for signal <REG>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <REG32RST> synthesized.

Synthesizing Unit <MUX32bit>.
    Related source file is "E:\adlx\D4\SOURCE_VER\MUX32bit.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX32bit> synthesized.

Synthesizing Unit <MUX4_32bit>.
    Related source file is "E:\adlx\D4\SOURCE_VER\MUX4_32bit.v".
    Summary:
	inferred   3 Multiplexer(s).
Unit <MUX4_32bit> synthesized.

Synthesizing Unit <Shifter_DLX>.
    Related source file is "E:\adlx\D4\SOURCE_VER\Shifter_DLX.v".
    Summary:
	inferred   2 Multiplexer(s).
Unit <Shifter_DLX> synthesized.

Synthesizing Unit <MMU_DLX>.
    Related source file is "E:\adlx\D4\SOURCE_VER\MMU_DLX.v".
WARNING:Xst:647 - Input <Addr<31:24>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <MMU_DLX> synthesized.

Synthesizing Unit <MUX5bit>.
    Related source file is "E:\adlx\D4\SOURCE_VER\MUX5bit.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX5bit> synthesized.

Synthesizing Unit <GPR_ENVIR_MUSER_DLX_toplevel>.
    Related source file is "E:\adlx\D4\SOURCE_VER\DLX_toplevel.vhf".
    Summary:
	no macro.
Unit <GPR_ENVIR_MUSER_DLX_toplevel> synthesized.

Synthesizing Unit <RAM32x32>.
    Related source file is "E:\adlx\D4\SOURCE_VER\RAM32x32.v".
    Found 32x32-bit single-port RAM <Mram_memory_array> for signal <memory_array>.
    Summary:
	inferred   1 RAM(s).
Unit <RAM32x32> synthesized.

Synthesizing Unit <MUX_5to5>.
    Related source file is "E:\adlx\D4\SOURCE_VER\MUX_5to5.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX_5to5> synthesized.

Synthesizing Unit <AEQZ>.
    Related source file is "E:\adlx\D4\SOURCE_VER\AEQZ.v".
    Summary:
	no macro.
Unit <AEQZ> synthesized.

Synthesizing Unit <AND32WITH>.
    Related source file is "E:\adlx\D4\SOURCE_VER\AND32WITH1.v".
    Summary:
	no macro.
Unit <AND32WITH> synthesized.

Synthesizing Unit <ALU_DLX_MUSER_DLX_toplevel>.
    Related source file is "E:\adlx\D4\SOURCE_VER\DLX_toplevel.vhf".
    Summary:
	no macro.
Unit <ALU_DLX_MUSER_DLX_toplevel> synthesized.

Synthesizing Unit <ADDSUB32_MUSER_DLX_toplevel>.
    Related source file is "E:\adlx\D4\SOURCE_VER\DLX_toplevel.vhf".
    Set property "HU_SET = XLXI_2_7" for instance <XLXI_2>.
    Set property "HU_SET = XLXI_3_6" for instance <XLXI_3>.
    Set property "HU_SET = XLXI_5_5" for instance <XLXI_5>.
    Set property "HU_SET = XLXI_21_4" for instance <XLXI_21>.
INFO:Xst:3210 - "E:\adlx\D4\SOURCE_VER\DLX_toplevel.vhf" line 511: Output port <OFL> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\adlx\D4\SOURCE_VER\DLX_toplevel.vhf" line 520: Output port <OFL> of the instance <XLXI_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\adlx\D4\SOURCE_VER\DLX_toplevel.vhf" line 532: Output port <OFL> of the instance <XLXI_5> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <ADDSUB32_MUSER_DLX_toplevel> synthesized.

Synthesizing Unit <ADSU16_HXILINX_DLX_toplevel>.
    Related source file is "E:\adlx\D4\SOURCE_VER\DLX_toplevel.vhf".
    Found 17-bit subtractor for signal <GND_24_o_GND_24_o_sub_3_OUT> created at line 77.
    Found 17-bit adder for signal <n0040> created at line 75.
    Found 17-bit adder for signal <BUS_0001_GND_24_o_add_1_OUT> created at line 75.
    Found 17-bit subtractor for signal <GND_24_o_GND_24_o_sub_4_OUT<16:0>> created at line 77.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   4 Multiplexer(s).
Unit <ADSU16_HXILINX_DLX_toplevel> synthesized.

Synthesizing Unit <M2_1_HXILINX_DLX_toplevel>.
    Related source file is "E:\adlx\D4\SOURCE_VER\DLX_toplevel.vhf".
    Summary:
	inferred   1 Multiplexer(s).
Unit <M2_1_HXILINX_DLX_toplevel> synthesized.

Synthesizing Unit <MUX_16BIT>.
    Related source file is "E:\adlx\D4\SOURCE_VER\MUX_16BIT.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX_16BIT> synthesized.

Synthesizing Unit <COMPARATOR_MUSER_DLX_toplevel>.
    Related source file is "E:\adlx\D4\SOURCE_VER\DLX_toplevel.vhf".
    Summary:
	no macro.
Unit <COMPARATOR_MUSER_DLX_toplevel> synthesized.

Synthesizing Unit <ISZERO32>.
    Related source file is "E:\adlx\D4\SOURCE_VER\ISZERO32.v".
    Summary:
	no macro.
Unit <ISZERO32> synthesized.

Synthesizing Unit <OR32>.
    Related source file is "E:\adlx\D4\SOURCE_VER\OR32.v".
    Summary:
	no macro.
Unit <OR32> synthesized.

Synthesizing Unit <XOR32>.
    Related source file is "E:\adlx\D4\SOURCE_VER\XOR32.v".
    Summary:
Unit <XOR32> synthesized.

Synthesizing Unit <AND32>.
    Related source file is "E:\adlx\D4\SOURCE_VER\AND32.v".
    Summary:
	no macro.
Unit <AND32> synthesized.

Synthesizing Unit <mux_3>.
    Related source file is "E:\adlx\D4\SOURCE_VER\mux_3.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_3> synthesized.

Synthesizing Unit <comp_with_zeros_32>.
    Related source file is "E:\adlx\D4\SOURCE_VER\comp_with_zeros_32.v".
    Summary:
	no macro.
Unit <comp_with_zeros_32> synthesized.

Synthesizing Unit <IR_DLX_MUSER_DLX_toplevel>.
    Related source file is "E:\adlx\D4\SOURCE_VER\DLX_toplevel.vhf".
    Summary:
	no macro.
Unit <IR_DLX_MUSER_DLX_toplevel> synthesized.

Synthesizing Unit <BUF5>.
    Related source file is "E:\adlx\D4\SOURCE_VER\BUF5.v".
    Summary:
	no macro.
Unit <BUF5> synthesized.

Synthesizing Unit <Sign_ext_DLX>.
    Related source file is "E:\adlx\D4\SOURCE_VER\Zeros_ext_DLX.v".
    Summary:
	no macro.
Unit <Sign_ext_DLX> synthesized.

Synthesizing Unit <control_MUSER_DLX_toplevel>.
    Related source file is "E:\adlx\D4\SOURCE_VER\DLX_toplevel.vhf".
    Summary:
	no macro.
Unit <control_MUSER_DLX_toplevel> synthesized.

Synthesizing Unit <MAC_STATE_MACHINE>.
    Related source file is "E:\adlx\D4\SOURCE_VER\MAC_STATE_MACHINE.v".
        WAIT4REQ = 0
        WAIT4ACK = 1
        NEXT = 2
    Found 2-bit register for signal <prev_state>.
    Found 2-bit register for signal <current_state>.
    Found finite state machine <FSM_0> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 6                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RESET (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <MAC_STATE_MACHINE> synthesized.

Synthesizing Unit <control_FSM>.
    Related source file is "E:\adlx\D4\SOURCE_VER\control_FSM.v".
        INIT = 0
        fetch = 1
        decode = 2
        halt = 31
        ALU = 3
        shift_next_state = 4
        WBR = 5
        ALUI = 6
        testI = 7
        WBI = 8
        addessCMP = 9
        load = 10
        copyMDR2C = 11
        copyGPR2MDR = 12
        store = 13
        JR = 14
        savePC = 15
        JALR = 16
        branch = 17
        Btaken = 18
        R_inst_opcode = 0
        slli = 0
        srli = 2
        add_func = 3
        sub = 2
        and_logic = 6
        or_logic = 5
        xor_logic = 4
        D1 = 6
        D5 = 1
        D6 = 3
        D7 = 2
        D8 = 22
        D9 = 23
        D12 = 2
        lw = 3
        sw = 11
        addi = 11
    Found 5-bit register for signal <next_state>.
    Summary:
	inferred   5 D-type flip-flop(s).
	inferred  35 Multiplexer(s).
Unit <control_FSM> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 32x32-bit single-port RAM                             : 3
# Adders/Subtractors                                   : 6
 17-bit addsub                                         : 6
# Registers                                            : 9
 2-bit register                                        : 1
 32-bit register                                       : 7
 5-bit register                                        : 1
# Multiplexers                                         : 71
 1-bit 2-to-1 multiplexer                              : 7
 16-bit 2-to-1 multiplexer                             : 1
 17-bit 2-to-1 multiplexer                             : 6
 2-bit 2-to-1 multiplexer                              : 2
 3-bit 2-to-1 multiplexer                              : 3
 32-bit 2-to-1 multiplexer                             : 16
 5-bit 2-to-1 multiplexer                              : 36
# FSMs                                                 : 1
# Xors                                                 : 2
 1-bit xor2                                            : 1
 32-bit xor2                                           : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <RAM32x32>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_memory_array> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <WE>            | high     |
    |     addrA          | connected to signal <ADDR>          |          |
    |     diA            | connected to signal <DI>            |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <RAM32x32> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 32x32-bit single-port distributed RAM                 : 3
# Adders/Subtractors                                   : 6
 17-bit addsub                                         : 6
# Registers                                            : 231
 Flip-Flops                                            : 231
# Multiplexers                                         : 69
 1-bit 2-to-1 multiplexer                              : 6
 16-bit 2-to-1 multiplexer                             : 1
 17-bit 2-to-1 multiplexer                             : 6
 2-bit 2-to-1 multiplexer                              : 2
 3-bit 2-to-1 multiplexer                              : 3
 32-bit 2-to-1 multiplexer                             : 15
 5-bit 2-to-1 multiplexer                              : 36
# FSMs                                                 : 1
# Xors                                                 : 2
 1-bit xor2                                            : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <XLXI_11/XLXI_1/FSM_0> on signal <current_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------

Optimizing unit <DLX_toplevel> ...

Optimizing unit <REG32CE> ...

Optimizing unit <REG32RST> ...

Optimizing unit <datapath_DLX_MUSER_DLX_toplevel> ...

Optimizing unit <ALU_DLX_MUSER_DLX_toplevel> ...

Optimizing unit <ADDSUB32_MUSER_DLX_toplevel> ...

Optimizing unit <ADSU16_HXILINX_DLX_toplevel> ...

Optimizing unit <M2_1_HXILINX_DLX_toplevel> ...

Optimizing unit <COMPARATOR_MUSER_DLX_toplevel> ...

Optimizing unit <GPR_ENVIR_MUSER_DLX_toplevel> ...

Optimizing unit <control_FSM> ...

Optimizing unit <MAC_STATE_MACHINE> ...
WARNING:Xst:2677 - Node <XLXI_10/XLXI_13/REG_31> of sequential type is unconnected in block <DLX_toplevel>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_13/REG_30> of sequential type is unconnected in block <DLX_toplevel>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_13/REG_29> of sequential type is unconnected in block <DLX_toplevel>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_13/REG_28> of sequential type is unconnected in block <DLX_toplevel>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_13/REG_27> of sequential type is unconnected in block <DLX_toplevel>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_13/REG_26> of sequential type is unconnected in block <DLX_toplevel>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_13/REG_25> of sequential type is unconnected in block <DLX_toplevel>.
WARNING:Xst:2677 - Node <XLXI_10/XLXI_13/REG_24> of sequential type is unconnected in block <DLX_toplevel>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block DLX_toplevel, actual ratio is 6.
FlipFlop XLXI_11/XLXI_7/next_state_0 has been replicated 1 time(s)
FlipFlop XLXI_11/XLXI_7/next_state_1 has been replicated 1 time(s)
FlipFlop XLXI_11/XLXI_7/next_state_2 has been replicated 1 time(s)
FlipFlop XLXI_11/XLXI_7/next_state_3 has been replicated 1 time(s)
FlipFlop XLXI_11/XLXI_7/next_state_4 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 230
 Flip-Flops                                            : 230

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : DLX_toplevel.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 759
#      AND2                        : 4
#      BUF                         : 1
#      GND                         : 1
#      INV                         : 12
#      LUT2                        : 104
#      LUT3                        : 147
#      LUT4                        : 70
#      LUT5                        : 47
#      LUT6                        : 167
#      MUXCY                       : 96
#      MUXF7                       : 1
#      OR2                         : 3
#      OR5                         : 3
#      XOR4                        : 1
#      XORCY                       : 102
# FlipFlops/Latches                : 230
#      FDE                         : 186
#      FDR                         : 12
#      FDRE                        : 32
# RAMS                             : 96
#      RAM32X1S                    : 96
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 239
#      IBUF                        : 40
#      OBUF                        : 199

Device utilization summary:
---------------------------

Selected Device : 6slx25ftg256-2 


Slice Logic Utilization: 
 Number of Slice Registers:             230  out of  30064     0%  
 Number of Slice LUTs:                  643  out of  15032     4%  
    Number used as Logic:               547  out of  15032     3%  
    Number used as Memory:               96  out of   3664     2%  
       Number used as RAM:               96

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    706
   Number with an unused Flip Flop:     476  out of    706    67%  
   Number with an unused LUT:            63  out of    706     8%  
   Number of fully used LUT-FF pairs:   167  out of    706    23%  
   Number of unique control sets:         9

IO Utilization: 
 Number of IOs:                         240
 Number of bonded IOBs:                 240  out of    186   129% (*) 

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 326   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 23.297ns (Maximum Frequency: 42.923MHz)
   Minimum input arrival time before clock: 6.379ns
   Maximum output required time after clock: 14.852ns
   Maximum combinational path delay: 9.877ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 23.297ns (frequency: 42.923MHz)
  Total number of paths / destination ports: 7196679 / 1086
-------------------------------------------------------------------------
Delay:               23.297ns (Levels of Logic = 35)
  Source:            XLXI_10/XLXI_142/XLXI_1/REG_28 (FF)
  Destination:       XLXI_10/XLXI_13/REG_0 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: XLXI_10/XLXI_142/XLXI_1/REG_28 to XLXI_10/XLXI_13/REG_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              9   0.525   1.431  XLXI_10/XLXI_142/XLXI_1/REG_28 (XLXI_10/XLXI_142/XLXI_1/REG_28)
     LUT6:I0->O            5   0.254   0.841  XLXI_11/XLXI_7/GND_39_o_GND_39_o_equal_40_o<5>1 (XLXI_11/XLXI_7/GND_39_o_GND_39_o_equal_40_o)
     LUT6:I5->O            2   0.254   0.725  XLXI_10/XLXI_141/XLXI_27/Mmux_O11 (XLXI_10/XLXI_141/F<0>)
     INV:I->O              1   0.710   1.137  XLXI_10/XLXI_141/XLXI_24 (XLXI_10/XLXI_141/XLXN_79)
     OR2:I0->O             4   0.254   0.803  XLXI_10/XLXI_141/XLXI_23 (XLXI_10/XLXI_141/sub)
     INV:I->O            108   0.710   2.233  XLXI_10/XLXI_141/XLXI_1/XLXI_1 (XLXI_10/XLXI_141/XLXI_1/add)
     begin scope: 'XLXI_10/XLXI_141/XLXI_1/XLXI_2:ADD'
     INV:I->O              2   0.255   0.725  ADD_inv2_INV_0 (ADD_inv)
     MUXCY:CI->O           1   0.023   0.000  Mmux_adsu_p.adsu_tmp_A_rs_cy<0> (Mmux_adsu_p.adsu_tmp_A_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_adsu_p.adsu_tmp_A_rs_cy<1> (Mmux_adsu_p.adsu_tmp_A_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_adsu_p.adsu_tmp_A_rs_cy<2> (Mmux_adsu_p.adsu_tmp_A_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_adsu_p.adsu_tmp_A_rs_cy<3> (Mmux_adsu_p.adsu_tmp_A_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_adsu_p.adsu_tmp_A_rs_cy<4> (Mmux_adsu_p.adsu_tmp_A_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_adsu_p.adsu_tmp_A_rs_cy<5> (Mmux_adsu_p.adsu_tmp_A_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_adsu_p.adsu_tmp_A_rs_cy<6> (Mmux_adsu_p.adsu_tmp_A_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_adsu_p.adsu_tmp_A_rs_cy<7> (Mmux_adsu_p.adsu_tmp_A_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_adsu_p.adsu_tmp_A_rs_cy<8> (Mmux_adsu_p.adsu_tmp_A_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_adsu_p.adsu_tmp_A_rs_cy<9> (Mmux_adsu_p.adsu_tmp_A_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_adsu_p.adsu_tmp_A_rs_cy<10> (Mmux_adsu_p.adsu_tmp_A_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_adsu_p.adsu_tmp_A_rs_cy<11> (Mmux_adsu_p.adsu_tmp_A_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_adsu_p.adsu_tmp_A_rs_cy<12> (Mmux_adsu_p.adsu_tmp_A_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_adsu_p.adsu_tmp_A_rs_cy<13> (Mmux_adsu_p.adsu_tmp_A_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_adsu_p.adsu_tmp_A_rs_cy<14> (Mmux_adsu_p.adsu_tmp_A_rs_cy<14>)
     XORCY:CI->O           1   0.206   0.682  Mmux_adsu_p.adsu_tmp_A_rs_xor<15> (Mmux_adsu_p.adsu_tmp_rs_A<15>)
     LUT3:I2->O            1   0.254   0.000  Mmux_adsu_p.adsu_tmp_rs_lut<15> (Mmux_adsu_p.adsu_tmp_rs_lut<15>)
     MUXCY:S->O            0   0.215   0.000  Mmux_adsu_p.adsu_tmp_rs_cy<15> (Mmux_adsu_p.adsu_tmp_rs_cy<15>)
     XORCY:CI->O           1   0.206   0.682  Mmux_adsu_p.adsu_tmp_rs_xor<16> (adsu_p.adsu_tmp<16>)
     LUT2:I1->O           20   0.254   1.286  Mmux_CO11 (CO)
     end scope: 'XLXI_10/XLXI_141/XLXI_1/XLXI_2:CO'
     begin scope: 'XLXI_10/XLXI_141/XLXI_1/XLXI_21:S0'
     LUT3:I2->O            1   0.254   0.910  Mmux_O11 (O)
     end scope: 'XLXI_10/XLXI_141/XLXI_1/XLXI_21:O'
     XOR4:I3->O            2   0.481   0.725  XLXI_10/XLXI_141/XLXI_1/XLXI_23 (XLXI_10/XLXI_141/neg)
     INV:I->O              1   0.710   1.112  XLXI_10/XLXI_141/XLXI_2/XLXI_29 (XLXI_10/XLXI_141/XLXI_2/XLXN_8)
     AND2:I1->O            1   0.279   1.137  XLXI_10/XLXI_141/XLXI_2/XLXI_3 (XLXI_10/XLXI_141/XLXI_2/XLXN_11)
     AND2:I0->O            1   0.254   1.137  XLXI_10/XLXI_141/XLXI_2/XLXI_4 (XLXI_10/XLXI_141/XLXI_2/XLXN_15)
     OR2:I0->O             2   0.254   0.726  XLXI_10/XLXI_141/XLXI_2/XLXI_8 (XLXI_10/XLXI_141/XLXN_147)
     LUT5:I4->O            3   0.254   0.000  XLXI_10/XLXI_11/Mmux_O113 (XLXI_10/DINT<0>)
     FDE:D                     0.074          XLXI_10/XLXI_13/REG_0
    ----------------------------------------
    Total                     23.297ns (7.006ns logic, 16.292ns route)
                                       (30.1% logic, 69.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 291 / 279
-------------------------------------------------------------------------
Offset:              6.379ns (Levels of Logic = 5)
  Source:            ack_n (PAD)
  Destination:       XLXI_11/XLXI_7/next_state_0 (FF)
  Destination Clock: CLK rising

  Data Path: ack_n to XLXI_11/XLXI_7/next_state_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.328   1.117  ack_n_IBUF (ack_n_IBUF)
     LUT4:I0->O            5   0.254   1.069  XLXI_11/XLXI_1/busy1 (XLXI_11/busy_m_DUMMY)
     LUT5:I2->O            1   0.235   1.112  XLXI_11/XLXI_7/Mmux_next_state[4]_PWR_41_o_wide_mux_30_OUT41 (XLXI_11/XLXI_7/Mmux_next_state[4]_PWR_41_o_wide_mux_30_OUT4)
     LUT5:I0->O            1   0.254   0.682  XLXI_11/XLXI_7/Mmux_next_state[4]_PWR_41_o_wide_mux_30_OUT42 (XLXI_11/XLXI_7/Mmux_next_state[4]_PWR_41_o_wide_mux_30_OUT41)
     LUT3:I2->O            2   0.254   0.000  XLXI_11/XLXI_7/Mmux_next_state[4]_PWR_41_o_wide_mux_30_OUT48 (XLXI_11/XLXI_7/next_state[4]_PWR_41_o_wide_mux_30_OUT<0>)
     FDR:D                     0.074          XLXI_11/XLXI_7/next_state_0
    ----------------------------------------
    Total                      6.379ns (2.399ns logic, 3.980ns route)
                                       (37.6% logic, 62.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 9061 / 191
-------------------------------------------------------------------------
Offset:              14.852ns (Levels of Logic = 7)
  Source:            XLXI_11/XLXI_7/next_state_1 (FF)
  Destination:       AEQZ (PAD)
  Source Clock:      CLK rising

  Data Path: XLXI_11/XLXI_7/next_state_1 to AEQZ
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             38   0.525   2.050  XLXI_11/XLXI_7/next_state_1 (XLXI_11/XLXI_7/next_state_1)
     LUT5:I0->O          112   0.254   2.701  XLXI_11/XLXI_7/GND_39_o_GND_39_o_OR_161_o1 (GPR_WE_OBUF)
     LUT6:I0->O           33   0.254   1.536  XLXI_10/XLXI_140/XLXI_4/Mmux_O11 (XLXI_10/XLXI_140/MUX_O_A<0>)
     RAM32X1S:A0->O        2   0.235   1.181  XLXI_10/XLXI_140/XLXI_1/Mram_memory_array6 (XLXI_10/XLXI_140/DO_A<5>)
     LUT6:I0->O            1   0.254   0.910  XLXI_10/XLXI_140/XLXI_25/A_eqz1 (XLXI_10/XLXI_140/XLXI_25/A_eqz)
     LUT3:I0->O            1   0.235   0.790  XLXI_10/XLXI_140/XLXI_25/A_eqz2 (XLXI_10/XLXI_140/XLXI_25/A_eqz1)
     LUT6:I4->O            3   0.250   0.765  XLXI_10/XLXI_140/XLXI_25/A_eqz7 (AEQZ_OBUF)
     OBUF:I->O                 2.912          AEQZ_OBUF (AEQZ)
    ----------------------------------------
    Total                     14.852ns (4.919ns logic, 9.933ns route)
                                       (33.1% logic, 66.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 322 / 34
-------------------------------------------------------------------------
Delay:               9.877ns (Levels of Logic = 5)
  Source:            Daddr<4> (PAD)
  Destination:       D<31> (PAD)

  Data Path: Daddr<4> to D<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.682  Daddr_4_IBUF (Daddr_4_IBUF)
     LUT6:I5->O           33   0.254   1.992  XLXI_10/XLXI_140/XLXI_36/Mmux_O51 (XLXI_10/XLXI_140/MUX_O_D<4>)
     OR5:I0->O            32   0.254   1.520  XLXI_10/XLXI_140/XLXI_63 (XLXI_10/XLXI_140/OR_O_D)
     LUT2:I1->O            1   0.254   0.681  XLXI_10/XLXI_140/XLXI_67/Dout<31>1 (D_31_OBUF)
     OBUF:I->O                 2.912          D_31_OBUF (D<31>)
    ----------------------------------------
    Total                      9.877ns (5.002ns logic, 4.875ns route)
                                       (50.6% logic, 49.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |   23.297|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.22 secs
 
--> 

Total memory usage is 4562048 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   37 (   0 filtered)
Number of infos    :    6 (   0 filtered)

