{"vcs1":{"timestamp_begin":1731518977.136105661, "rt":1.17, "ut":0.21, "st":0.23}}
{"vcselab":{"timestamp_begin":1731518978.378239539, "rt":0.94, "ut":0.30, "st":0.14}}
{"link":{"timestamp_begin":1731518979.392621375, "rt":0.31, "ut":0.14, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731518976.560154539}
{"VCS_COMP_START_TIME": 1731518976.560154539}
{"VCS_COMP_END_TIME": 1731518980.928265072}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.sv -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NONE +notimingchecks"}
{"vcs1": {"peak_mem": 333036}}
{"stitch_vcselab": {"peak_mem": 231568}}
