
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035297                       # Number of seconds simulated
sim_ticks                                 35296732314                       # Number of ticks simulated
final_tick                               563345192985                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 274580                       # Simulator instruction rate (inst/s)
host_op_rate                                   346243                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2935353                       # Simulator tick rate (ticks/s)
host_mem_usage                               16908644                       # Number of bytes of host memory used
host_seconds                                 12024.70                       # Real time elapsed on the host
sim_insts                                  3301741053                       # Number of instructions simulated
sim_ops                                    4163467517                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       578816                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2291200                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       460544                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3336064                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1150976                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1150976                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         4522                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        17900                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         3598                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 26063                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            8992                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 8992                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        50770                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     16398572                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        47143                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     64912524                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        58022                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     13047780                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                94514811                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        50770                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        47143                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        58022                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             155935                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          32608571                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               32608571                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          32608571                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        50770                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     16398572                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        47143                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     64912524                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        58022                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     13047780                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              127123382                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                84644443                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31103019                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25355741                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2076328                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13097507                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12155017                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3350254                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91899                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31110213                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170871224                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31103019                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15505271                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37958999                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11040927                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5157113                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           49                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15354664                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1004042                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83165370                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.546460                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.295234                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        45206371     54.36%     54.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2509677      3.02%     57.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         4705762      5.66%     63.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4659964      5.60%     68.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2908791      3.50%     72.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2301261      2.77%     74.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1446335      1.74%     76.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1360994      1.64%     78.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18066215     21.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83165370                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.367455                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.018694                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32439061                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5097126                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36465606                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       224813                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8938756                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5262733                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          257                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     205035686                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1391                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8938756                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        34793496                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         990075                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       877768                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34290765                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3274502                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     197734258                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           43                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1362077                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1002794                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    277604672                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    922522183                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    922522183                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171704564                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       105900103                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35188                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16907                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9116335                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18305444                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9349100                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       117483                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2967580                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         186394156                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33813                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        148472432                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       292670                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     63029468                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    192812636                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83165370                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.785267                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.899049                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     28386695     34.13%     34.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18172209     21.85%     55.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11844126     14.24%     70.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7857014      9.45%     79.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8292442      9.97%     89.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3995857      4.80%     94.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3163737      3.80%     98.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       716866      0.86%     99.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       736424      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83165370                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         924461     72.34%     72.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        177687     13.90%     86.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       175728     13.75%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124187955     83.64%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1994641      1.34%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16906      0.01%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14351858      9.67%     94.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7921072      5.34%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     148472432                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.754072                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1277876                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008607                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381680780                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    249457767                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145070241                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149750308                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       465014                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7112009                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1991                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          331                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2258058                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8938756                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         506464                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        88583                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    186427974                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       369684                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18305444                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9349100                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16907                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         69325                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          331                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1296760                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1156920                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2453680                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    146491715                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13694691                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1980717                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21422613                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20773622                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7727922                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.730671                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145111509                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145070241                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         92468321                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        265385754                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.713878                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.348430                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123129416                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     63298976                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33812                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2101449                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     74226614                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.658831                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.151666                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     28024130     37.75%     37.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20861893     28.11%     65.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8671466     11.68%     77.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4322203      5.82%     83.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4304012      5.80%     89.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1730310      2.33%     91.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1737834      2.34%     93.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       934748      1.26%     95.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3640018      4.90%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     74226614                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123129416                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18284477                       # Number of memory references committed
system.switch_cpus0.commit.loads             11193435                       # Number of loads committed
system.switch_cpus0.commit.membars              16906                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17772285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110930287                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2539564                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3640018                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           257014988                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          381801359                       # The number of ROB writes
system.switch_cpus0.timesIdled                  31489                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1479073                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123129416                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.846444                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.846444                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.181412                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.181412                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       658061122                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201498276                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      188331336                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33812                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                84644443                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        29696776                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     24134948                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2024105                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12402458                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11589863                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3134597                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        85862                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     29794427                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             164669710                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           29696776                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     14724460                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             36220713                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10881397                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6867732                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           10                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         14593013                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       871515                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     81694814                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.490434                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.299119                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        45474101     55.66%     55.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3184459      3.90%     59.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2568555      3.14%     62.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         6252931      7.65%     70.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1692888      2.07%     72.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2178367      2.67%     75.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1576733      1.93%     77.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          882849      1.08%     78.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        17883931     21.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     81694814                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.350841                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.945428                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        31171364                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6684629                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34830694                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       236041                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8772081                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5071905                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        40137                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     196892450                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        75479                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8772081                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        33453451                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1417508                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1894419                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32730504                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3426846                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     189948254                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        31695                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1422719                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1063619                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1934                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    265919781                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    886749964                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    886749964                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    162994906                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       102924812                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        39226                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22184                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9391132                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     17718048                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9020930                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       141338                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2874294                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         179631899                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        37769                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        142684249                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       278990                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     62071475                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    189575978                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6193                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     81694814                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.746552                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.885630                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28804606     35.26%     35.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17467620     21.38%     56.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11408831     13.97%     70.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8451479     10.35%     80.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7273418      8.90%     89.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3765553      4.61%     94.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3229292      3.95%     98.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       604779      0.74%     99.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       689236      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     81694814                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         834892     71.05%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             5      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        171254     14.57%     85.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       168922     14.38%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    118886746     83.32%     83.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2031319      1.42%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15788      0.01%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14156960      9.92%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7593436      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     142684249                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.685690                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1175073                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008235                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    368517373                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    241741750                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    139056194                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     143859322                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       535909                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6990785                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2831                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          607                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2312103                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8772081                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         590076                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        78349                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    179669669                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       388580                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     17718048                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9020930                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21981                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         70272                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          607                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1208565                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1141141                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2349706                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    140421117                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13287155                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2263130                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20679693                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19810130                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7392538                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.658953                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             139147991                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            139056194                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         90626568                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        255881045                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.642827                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354175                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     95489104                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    117269707                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     62400819                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31576                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2029225                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     72922733                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.608136                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.135257                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28775944     39.46%     39.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20018416     27.45%     66.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8143870     11.17%     78.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4578297      6.28%     84.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3740565      5.13%     89.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1514715      2.08%     91.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1804010      2.47%     94.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       906563      1.24%     95.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3440353      4.72%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     72922733                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     95489104                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     117269707                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17436082                       # Number of memory references committed
system.switch_cpus1.commit.loads             10727255                       # Number of loads committed
system.switch_cpus1.commit.membars              15788                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16849563                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        105664093                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2387418                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3440353                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           249152906                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          368118792                       # The number of ROB writes
system.switch_cpus1.timesIdled                  43383                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2949629                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           95489104                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            117269707                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     95489104                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.886430                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.886430                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.128120                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.128120                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       631695648                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      192184012                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      181665203                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31576                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                84644443                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        31778697                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     25927867                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2116501                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13313921                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12526023                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3283773                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        93349                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     32894728                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             172609673                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           31778697                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15809796                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             37425751                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11054190                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5120768                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           56                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         16012856                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       811337                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     84361472                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.530282                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.336211                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        46935721     55.64%     55.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3057922      3.62%     59.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4607663      5.46%     64.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3187150      3.78%     68.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2242644      2.66%     71.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2184855      2.59%     73.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1309707      1.55%     75.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2815943      3.34%     78.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18019867     21.36%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     84361472                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.375437                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.039232                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        33839383                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5348123                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         35732464                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       521547                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8919953                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5352931                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          601                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     206710365                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1247                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8919953                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        35720841                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         494233                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2126699                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         34334475                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2765264                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     200571006                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents       1159629                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       939780                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    281253857                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    933638448                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    933638448                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    173270435                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       107983418                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36123                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17273                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8207327                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18400413                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9420269                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       111138                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2718185                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         186976066                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34487                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        149385159                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       297531                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     62328008                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    190625749                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           59                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     84361472                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.770775                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.918103                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     30302130     35.92%     35.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     16866405     19.99%     55.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12109061     14.35%     70.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8068075      9.56%     79.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8160204      9.67%     89.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3925015      4.65%     94.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3477202      4.12%     98.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       659736      0.78%     99.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       793644      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     84361472                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         814623     70.91%     70.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     70.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        163091     14.20%     85.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       171052     14.89%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    124952431     83.64%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1886934      1.26%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17214      0.01%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14670610      9.82%     94.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7857970      5.26%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     149385159                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.764855                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1148766                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007690                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    384578087                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    249338919                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    145263562                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     150533925                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       468968                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7141150                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         6229                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          362                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2260243                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8919953                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         255066                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        49054                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    187010559                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       640319                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18400413                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9420269                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17273                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         41521                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          362                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1283295                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1158862                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2442157                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    146646114                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13717180                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2739045                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21381050                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20851567                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7663870                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.732495                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             145325782                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            145263562                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         94115667                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        267393747                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.716162                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351974                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    100745003                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    124182895                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     62827831                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34428                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2133566                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     75441518                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.646082                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.174640                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28968034     38.40%     38.40% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21558304     28.58%     66.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8146511     10.80%     77.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4562041      6.05%     83.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3853219      5.11%     88.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1721436      2.28%     91.21% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1651085      2.19%     93.40% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1128224      1.50%     94.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3852664      5.11%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     75441518                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    100745003                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     124182895                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18419289                       # Number of memory references committed
system.switch_cpus2.commit.loads             11259263                       # Number of loads committed
system.switch_cpus2.commit.membars              17214                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18017713                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        111796569                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2568506                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3852664                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           258599580                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          382947155                       # The number of ROB writes
system.switch_cpus2.timesIdled                  17037                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 282971                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          100745003                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            124182895                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    100745003                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.840185                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.840185                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.190214                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.190214                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       658610528                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      202016296                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      190032747                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34428                       # number of misc regfile writes
system.l20.replacements                          4537                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          370968                       # Total number of references to valid blocks.
system.l20.sampled_refs                         14777                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.104419                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          315.764133                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    12.702146                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  2124.439789                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          7787.093932                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.030836                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001240                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.207465                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.760458                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        34331                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  34331                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           10353                       # number of Writeback hits
system.l20.Writeback_hits::total                10353                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        34331                       # number of demand (read+write) hits
system.l20.demand_hits::total                   34331                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        34331                       # number of overall hits
system.l20.overall_hits::total                  34331                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         4522                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 4536                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         4522                       # number of demand (read+write) misses
system.l20.demand_misses::total                  4536                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         4522                       # number of overall misses
system.l20.overall_misses::total                 4536                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2292814                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    593335462                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      595628276                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2292814                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    593335462                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       595628276                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2292814                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    593335462                       # number of overall miss cycles
system.l20.overall_miss_latency::total      595628276                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        38853                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              38867                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        10353                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            10353                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        38853                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               38867                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        38853                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              38867                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.116387                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.116706                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.116387                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.116706                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.116387                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.116706                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 163772.428571                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 131210.849624                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 131311.348325                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 163772.428571                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 131210.849624                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 131311.348325                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 163772.428571                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 131210.849624                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 131311.348325                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3247                       # number of writebacks
system.l20.writebacks::total                     3247                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         4522                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            4536                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         4522                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             4536                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         4522                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            4536                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2159962                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    550754135                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    552914097                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2159962                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    550754135                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    552914097                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2159962                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    550754135                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    552914097                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.116387                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.116706                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.116387                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.116706                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.116387                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.116706                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       154283                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 121794.368642                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 121894.642196                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst       154283                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 121794.368642                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 121894.642196                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst       154283                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 121794.368642                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 121894.642196                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         17914                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          725298                       # Total number of references to valid blocks.
system.l21.sampled_refs                         28154                       # Sample count of references to valid blocks.
system.l21.avg_refs                         25.761810                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          245.320284                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     8.351199                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3585.931466                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          6400.397051                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.023957                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000816                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.350189                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.625039                       # Average percentage of cache occupancy
system.l21.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        51581                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  51581                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           18999                       # number of Writeback hits
system.l21.Writeback_hits::total                18999                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        51581                       # number of demand (read+write) hits
system.l21.demand_hits::total                   51581                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        51581                       # number of overall hits
system.l21.overall_hits::total                  51581                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        17900                       # number of ReadReq misses
system.l21.ReadReq_misses::total                17913                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        17900                       # number of demand (read+write) misses
system.l21.demand_misses::total                 17913                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        17900                       # number of overall misses
system.l21.overall_misses::total                17913                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1748703                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2373119936                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2374868639                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1748703                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2373119936                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2374868639                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1748703                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2373119936                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2374868639                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        69481                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              69494                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        18999                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            18999                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        69481                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               69494                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        69481                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              69494                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.257624                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.257763                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.257624                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.257763                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.257624                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.257763                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 134515.615385                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 132576.532737                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 132577.939988                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 134515.615385                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 132576.532737                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 132577.939988                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 134515.615385                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 132576.532737                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 132577.939988                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3372                       # number of writebacks
system.l21.writebacks::total                     3372                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        17900                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           17913                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        17900                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            17913                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        17900                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           17913                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1626443                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2204506405                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2206132848                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1626443                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2204506405                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2206132848                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1626443                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2204506405                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2206132848                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.257624                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.257763                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.257624                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.257763                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.257624                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.257763                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       125111                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 123156.782402                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 123158.200636                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst       125111                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 123156.782402                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 123158.200636                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst       125111                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 123156.782402                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 123158.200636                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          3614                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          334486                       # Total number of references to valid blocks.
system.l22.sampled_refs                         15902                       # Sample count of references to valid blocks.
system.l22.avg_refs                         21.034210                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          693.262234                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    15.995997                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1718.017591                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst             4.537446                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          9856.186732                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.056418                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001302                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.139813                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.000369                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.802099                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        29708                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  29708                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            9755                       # number of Writeback hits
system.l22.Writeback_hits::total                 9755                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        29708                       # number of demand (read+write) hits
system.l22.demand_hits::total                   29708                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        29708                       # number of overall hits
system.l22.overall_hits::total                  29708                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         3598                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 3614                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         3598                       # number of demand (read+write) misses
system.l22.demand_misses::total                  3614                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         3598                       # number of overall misses
system.l22.overall_misses::total                 3614                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2224974                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    457438622                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      459663596                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2224974                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    457438622                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       459663596                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2224974                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    457438622                       # number of overall miss cycles
system.l22.overall_miss_latency::total      459663596                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        33306                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              33322                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         9755                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             9755                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        33306                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               33322                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        33306                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              33322                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.108029                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.108457                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.108029                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.108457                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.108029                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.108457                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 139060.875000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 127136.915509                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 127189.705589                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 139060.875000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 127136.915509                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 127189.705589                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 139060.875000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 127136.915509                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 127189.705589                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2373                       # number of writebacks
system.l22.writebacks::total                     2373                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         3598                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            3614                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         3598                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             3614                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         3598                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            3614                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2074605                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    423549159                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    425623764                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2074605                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    423549159                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    425623764                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2074605                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    423549159                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    425623764                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.108029                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.108457                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.108029                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.108457                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.108029                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.108457                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 129662.812500                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 117717.943024                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 117770.825678                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 129662.812500                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 117717.943024                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 117770.825678                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 129662.812500                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 117717.943024                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 117770.825678                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.996352                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015362297                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2193007.120950                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.996352                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022430                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741981                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15354648                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15354648                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15354648                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15354648                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15354648                       # number of overall hits
system.cpu0.icache.overall_hits::total       15354648                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2890581                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2890581                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2890581                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2890581                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2890581                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2890581                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15354664                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15354664                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15354664                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15354664                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15354664                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15354664                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 180661.312500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 180661.312500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 180661.312500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 180661.312500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 180661.312500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 180661.312500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2317484                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2317484                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2317484                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2317484                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2317484                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2317484                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 165534.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 165534.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 165534.571429                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 165534.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 165534.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 165534.571429                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 38853                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               169187880                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 39109                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4326.059986                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.599080                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.400920                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.904684                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.095316                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10446003                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10446003                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7057777                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7057777                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16907                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16907                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16906                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16906                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17503780                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17503780                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17503780                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17503780                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       100477                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       100477                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       100477                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        100477                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       100477                       # number of overall misses
system.cpu0.dcache.overall_misses::total       100477                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4568010340                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4568010340                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4568010340                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4568010340                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4568010340                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4568010340                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10546480                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10546480                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17604257                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17604257                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17604257                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17604257                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009527                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009527                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005708                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005708                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005708                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005708                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 45463.243727                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 45463.243727                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 45463.243727                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 45463.243727                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 45463.243727                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 45463.243727                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10353                       # number of writebacks
system.cpu0.dcache.writebacks::total            10353                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        61624                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        61624                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        61624                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        61624                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        61624                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        61624                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        38853                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        38853                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        38853                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        38853                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        38853                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        38853                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    819191328                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    819191328                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    819191328                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    819191328                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    819191328                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    819191328                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003684                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003684                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002207                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002207                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002207                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002207                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 21084.377731                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 21084.377731                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 21084.377731                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21084.377731                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 21084.377731                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21084.377731                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996269                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1016713677                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2049825.961694                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996269                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020827                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     14592992                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14592992                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     14592992                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14592992                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     14592992                       # number of overall hits
system.cpu1.icache.overall_hits::total       14592992                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           21                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           21                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           21                       # number of overall misses
system.cpu1.icache.overall_misses::total           21                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2654211                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2654211                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2654211                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2654211                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2654211                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2654211                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     14593013                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14593013                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     14593013                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14593013                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     14593013                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14593013                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst       126391                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total       126391                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst       126391                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total       126391                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst       126391                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total       126391                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            8                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            8                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1762373                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1762373                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1762373                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1762373                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1762373                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1762373                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 135567.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 135567.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 135567.153846                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 135567.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 135567.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 135567.153846                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 69481                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               180087263                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 69737                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2582.377547                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.398093                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.601907                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.899993                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.100007                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10090110                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10090110                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6677251                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6677251                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        21671                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        21671                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15788                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15788                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16767361                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16767361                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16767361                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16767361                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       149937                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       149937                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       149937                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        149937                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       149937                       # number of overall misses
system.cpu1.dcache.overall_misses::total       149937                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   8357086375                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   8357086375                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   8357086375                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   8357086375                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   8357086375                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   8357086375                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10240047                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10240047                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6677251                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6677251                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        21671                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21671                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15788                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15788                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16917298                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16917298                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16917298                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16917298                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014642                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014642                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008863                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008863                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008863                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008863                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 55737.318841                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 55737.318841                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 55737.318841                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 55737.318841                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 55737.318841                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 55737.318841                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        18999                       # number of writebacks
system.cpu1.dcache.writebacks::total            18999                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        80456                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        80456                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        80456                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        80456                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        80456                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        80456                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        69481                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        69481                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        69481                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        69481                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        69481                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        69481                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2784187181                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2784187181                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2784187181                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2784187181                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2784187181                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2784187181                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006785                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006785                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004107                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004107                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004107                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004107                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 40071.201926                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 40071.201926                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 40071.201926                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 40071.201926                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 40071.201926                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 40071.201926                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.995993                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1019414362                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2206524.593074                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.995993                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025635                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740378                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     16012836                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       16012836                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     16012836                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        16012836                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     16012836                       # number of overall hits
system.cpu2.icache.overall_hits::total       16012836                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           20                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           20                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           20                       # number of overall misses
system.cpu2.icache.overall_misses::total           20                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2876250                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2876250                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2876250                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2876250                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2876250                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2876250                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     16012856                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     16012856                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     16012856                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     16012856                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     16012856                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     16012856                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 143812.500000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 143812.500000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 143812.500000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 143812.500000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 143812.500000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 143812.500000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2242106                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2242106                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2242106                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2242106                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2242106                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2242106                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 140131.625000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 140131.625000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 140131.625000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 140131.625000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 140131.625000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 140131.625000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 33306                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               164290690                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 33562                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4895.140039                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.713034                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.286966                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.901223                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.098777                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10440169                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10440169                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7125597                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7125597                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17238                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17238                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17214                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17214                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17565766                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17565766                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17565766                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17565766                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        67079                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        67079                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        67079                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         67079                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        67079                       # number of overall misses
system.cpu2.dcache.overall_misses::total        67079                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   2177070851                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2177070851                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   2177070851                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2177070851                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   2177070851                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2177070851                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10507248                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10507248                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7125597                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7125597                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17238                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17238                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17214                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17214                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17632845                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17632845                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17632845                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17632845                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006384                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006384                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003804                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003804                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003804                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003804                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 32455.326570                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 32455.326570                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 32455.326570                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 32455.326570                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 32455.326570                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 32455.326570                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9755                       # number of writebacks
system.cpu2.dcache.writebacks::total             9755                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        33773                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        33773                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        33773                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        33773                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        33773                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        33773                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        33306                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        33306                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        33306                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        33306                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        33306                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        33306                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    692109549                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    692109549                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    692109549                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    692109549                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    692109549                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    692109549                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003170                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003170                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001889                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001889                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001889                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001889                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 20780.326338                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 20780.326338                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 20780.326338                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 20780.326338                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 20780.326338                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 20780.326338                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
