===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 2.5609 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.3879 ( 13.4%)    0.3879 ( 15.1%)  FIR Parser
    2.1520 ( 74.1%)    1.8231 ( 71.2%)  'firrtl.circuit' Pipeline
    0.5742 ( 19.8%)    0.5742 ( 22.4%)    InferWidths
    0.7682 ( 26.5%)    0.7682 ( 30.0%)    LowerFIRRTLTypes
    0.6771 ( 23.3%)    0.3617 ( 14.1%)    'firrtl.module' Pipeline
    0.0906 (  3.1%)    0.0499 (  1.9%)      ExpandWhens
    0.1328 (  4.6%)    0.0673 (  2.6%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.4536 ( 15.6%)    0.2462 (  9.6%)      SimpleCanonicalizer
    0.0366 (  1.3%)    0.0366 (  1.4%)    IMConstProp
    0.0113 (  0.4%)    0.0113 (  0.4%)    BlackBoxReader
    0.0148 (  0.5%)    0.0135 (  0.5%)    'firrtl.module' Pipeline
    0.0148 (  0.5%)    0.0135 (  0.5%)      CheckWidths
    0.0929 (  3.2%)    0.0929 (  3.6%)  LowerFIRRTLToHW
    0.0161 (  0.6%)    0.0161 (  0.6%)  HWMemSimImpl
    0.1232 (  4.2%)    0.1109 (  4.3%)  'hw.module' Pipeline
    0.0149 (  0.5%)    0.0131 (  0.5%)    HWCleanup
    0.0544 (  1.9%)    0.0491 (  1.9%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0538 (  1.9%)    0.0486 (  1.9%)    SimpleCanonicalizer
    0.0210 (  0.7%)    0.0210 (  0.8%)  HWLegalizeNames
    0.0122 (  0.4%)    0.0116 (  0.5%)  'hw.module' Pipeline
    0.0121 (  0.4%)    0.0116 (  0.5%)    PrettifyVerilog
    0.0615 (  2.1%)    0.0615 (  2.4%)  Output
    0.0009 (  0.0%)    0.0009 (  0.0%)  Rest
    2.9028 (100.0%)    2.5609 (100.0%)  Total

{
  totalTime: 2.575,
  maxMemory: 202776576
}
