{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575650984986 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575650984992 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 06 10:49:44 2019 " "Processing started: Fri Dec 06 10:49:44 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575650984992 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575650984992 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off reloj_vga -c reloj_vga " "Command: quartus_map --read_settings_files=on --write_settings_files=off reloj_vga -c reloj_vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575650984992 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575650985581 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575650985581 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reloj_vga.vhd 2 1 " "Using design file reloj_vga.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reloj_vga-beh " "Found design unit 1: reloj_vga-beh" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575650996293 ""} { "Info" "ISGN_ENTITY_NAME" "1 reloj_vga " "Found entity 1: reloj_vga" {  } { { "reloj_vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575650996293 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1575650996293 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "reloj_vga " "Elaborating entity \"reloj_vga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575650996303 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga.vhd 2 1 " "Using design file vga.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA-Beh " "Found design unit 1: VGA-Beh" {  } { { "vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/vga.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575650996319 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "vga.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/vga.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575650996319 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1575650996319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA VGA:U0 " "Elaborating entity \"VGA\" for hierarchy \"VGA:U0\"" {  } { { "reloj_vga.vhd" "U0" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575650996321 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga25mhz.vhd 2 1 " "Using design file vga25mhz.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga25MHz-beh " "Found design unit 1: vga25MHz-beh" {  } { { "vga25mhz.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/vga25mhz.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575650996338 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga25MHz " "Found entity 1: vga25MHz" {  } { { "vga25mhz.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/vga25mhz.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575650996338 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1575650996338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga25MHz VGA:U0\|vga25MHz:U0 " "Elaborating entity \"vga25MHz\" for hierarchy \"VGA:U0\|vga25MHz:U0\"" {  } { { "vga.vhd" "U0" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/vga.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575650996338 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_div vga25mhz.vhd(23) " "VHDL Process Statement warning at vga25mhz.vhd(23): signal \"clk_div\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga25mhz.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/vga25mhz.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575650996339 "|reloj_vga|VGA:U0|vga25MHz:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_div vga25mhz.vhd(25) " "VHDL Process Statement warning at vga25mhz.vhd(25): signal \"clk_div\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga25mhz.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/vga25mhz.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575650996339 "|reloj_vga|VGA:U0|vga25MHz:U0"}
{ "Warning" "WSGN_SEARCH_FILE" "relojfunc.vhd 2 1 " "Using design file relojfunc.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 relojFUNC-Beh " "Found design unit 1: relojFUNC-Beh" {  } { { "relojfunc.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/relojfunc.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575650996356 ""} { "Info" "ISGN_ENTITY_NAME" "1 relojFUNC " "Found entity 1: relojFUNC" {  } { { "relojfunc.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/relojfunc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575650996356 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1575650996356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "relojFUNC relojFUNC:U1 " "Elaborating entity \"relojFUNC\" for hierarchy \"relojFUNC:U1\"" {  } { { "reloj_vga.vhd" "U1" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/reloj_vga.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575650996357 ""}
{ "Warning" "WSGN_SEARCH_FILE" "relojfunciona.vhd 2 1 " "Using design file relojfunciona.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 relojFUNCIONA-Beh " "Found design unit 1: relojFUNCIONA-Beh" {  } { { "relojfunciona.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/relojfunciona.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575650996373 ""} { "Info" "ISGN_ENTITY_NAME" "1 relojFUNCIONA " "Found entity 1: relojFUNCIONA" {  } { { "relojfunciona.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/relojfunciona.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575650996373 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1575650996373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "relojFUNCIONA relojFUNC:U1\|relojFUNCIONA:U0 " "Elaborating entity \"relojFUNCIONA\" for hierarchy \"relojFUNC:U1\|relojFUNCIONA:U0\"" {  } { { "relojfunc.vhd" "U0" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/relojfunc.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575650996374 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contCM relojfunciona.vhd(63) " "VHDL Process Statement warning at relojfunciona.vhd(63): signal \"contCM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relojfunciona.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/relojfunciona.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575650996376 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contCH relojfunciona.vhd(64) " "VHDL Process Statement warning at relojfunciona.vhd(64): signal \"contCH\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "relojfunciona.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/relojfunciona.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575650996376 "|reloj_vga|relojFUNC:U1|relojFUNCIONA:U0"}
{ "Warning" "WSGN_SEARCH_FILE" "relojtotal.vhd 2 1 " "Using design file relojtotal.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 relojTOTAL-Beh " "Found design unit 1: relojTOTAL-Beh" {  } { { "relojtotal.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/relojtotal.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575650996390 ""} { "Info" "ISGN_ENTITY_NAME" "1 relojTOTAL " "Found entity 1: relojTOTAL" {  } { { "relojtotal.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/relojtotal.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575650996390 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1575650996390 ""}
{ "Error" "EVRFX_VHDL_NO_UNIQUE_OPER_DEFN_MATCH" "0 \"+\" relojtotal.vhd(49) " "VHDL error at relojtotal.vhd(49): can't determine definition of operator \"\"+\"\" -- found 0 possible definitions" {  } { { "relojtotal.vhd" "" { Text "C:/Users/OsmarBW/Documents/GitHub/Dig_Avanzados/pendientes/entrega/Reloj digital/relojFUNC/reloj VGA/relojtotal.vhd" 49 0 0 } }  } 0 10327 "VHDL error at %3!s!: can't determine definition of operator \"%2!s!\" -- found %1!d! possible definitions" 0 0 "Analysis & Synthesis" 0 -1 1575650996391 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 11 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4801 " "Peak virtual memory: 4801 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575650996545 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 06 10:49:56 2019 " "Processing ended: Fri Dec 06 10:49:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575650996545 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575650996545 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575650996545 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575650996545 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 11 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 11 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575650997173 ""}
