 HDL Direct 14.20-p006 14-Mar-2002 
Copyright (C) 1996 Cadence Design Systems, Inc.

Processing cell view:   QPLL(SCH_1)

Generating for languages: Verilog 
Processing page 1
Processing page 2
Processing page 3
Total number of pages: 3


Generating Output File lib.cell:view uob_hep_pc005a_lib.qpll:sch_1

Concept HDL Direct: Created Netlist.

