AMDGPU_FLIP_NONE,VAR_0
AMDGPU_FLIP_SUBMITTED,VAR_1
DRM_DEBUG_DRIVER,FUNC_0
DRM_ERROR,FUNC_1
EINVAL,VAR_2
GRPH_INTERRUPT_STATUS__GRPH_PFLIP_INT_CLEAR_MASK,VAR_3
GRPH_INTERRUPT_STATUS__GRPH_PFLIP_INT_OCCURRED_MASK,VAR_4
RREG32,FUNC_2
WREG32,FUNC_3
crtc_offsets,VAR_5
drm_crtc_send_vblank_event,FUNC_4
drm_crtc_vblank_put,FUNC_5
mmGRPH_INTERRUPT_STATUS,VAR_6
schedule_work,FUNC_6
spin_lock_irqsave,FUNC_7
spin_unlock_irqrestore,FUNC_8
dce_v8_0_pageflip_irq,FUNC_9
adev,VAR_7
source,VAR_8
entry,VAR_9
flags,VAR_10
crtc_id,VAR_11
amdgpu_crtc,VAR_12
works,VAR_13
