initial
assume (= [$formal$cva6_lsu_formal.v:169$11_EN] #b0)
assume (= [$formal$cva6_lsu_formal.v:206$13_CHECK] #b0)
assume (= [counter] #b000)
assume (= [init] #b1)
assume (= [local_ready_1] #b0)
assume (= [local_ready_2] #b0)
assume (= [pc_1] #b00000000000000000000000000000000)
assume (= [pc_2] #b00000000000000000000000000000000)
assume (= [reset] #b1)
assume (= [shim_i_1.load_cooldown] #b000)
assume (= [shim_i_1.loadstore_addr] #b00000000000000000000000000000000)
assume (= [shim_i_1.loadstore_fsm] #b000)
assume (= [shim_i_1.loadstore_state] #b0)
assume (= [shim_i_1.lsu_shim_i.load_req_state] #b00)
assume (= [shim_i_1.lsu_shim_i.lsu_i.$auto$async2sync.cc:140:execute$12229] #b00000000000000000000000000000000)
assume (= [shim_i_1.lsu_shim_i.lsu_i.i_load_unit.$auto$async2sync.cc:140:execute$12219] #b00)
assume (= [shim_i_1.lsu_shim_i.lsu_i.i_load_unit.$auto$async2sync.cc:140:execute$12221] #b0)
assume (= [shim_i_1.lsu_shim_i.lsu_i.i_load_unit.$auto$async2sync.cc:140:execute$12223] #b0)
assume (= [shim_i_1.lsu_shim_i.lsu_i.i_load_unit.$auto$async2sync.cc:140:execute$12225] #b0000)
assume (= [shim_i_1.lsu_shim_i.lsu_i.i_load_unit.$auto$async2sync.cc:140:execute$12227] #b0000000000000)
assume (= [shim_i_1.lsu_shim_i.lsu_i.i_pipe_reg_load.$auto$async2sync.cc:140:execute$12239] #b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000)
assume (= [shim_i_1.lsu_shim_i.lsu_i.i_pipe_reg_store.$auto$async2sync.cc:140:execute$12239] #b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000)
assume (= [shim_i_1.lsu_shim_i.lsu_i.i_store_unit.$auto$async2sync.cc:140:execute$12257] #b00)
assume (= [shim_i_1.lsu_shim_i.lsu_i.i_store_unit.$auto$async2sync.cc:140:execute$12259] #b00000000000000000000000000000000)
assume (= [shim_i_1.lsu_shim_i.lsu_i.i_store_unit.$auto$async2sync.cc:140:execute$12261] #b0000)
assume (= [shim_i_1.lsu_shim_i.lsu_i.i_store_unit.$auto$async2sync.cc:140:execute$12263] #b00)
assume (= [shim_i_1.lsu_shim_i.lsu_i.i_store_unit.$auto$async2sync.cc:140:execute$12265] #b0000)
assume (= [shim_i_1.lsu_shim_i.lsu_i.i_store_unit.$auto$async2sync.cc:140:execute$12267] #b000)
assume (= [shim_i_1.lsu_shim_i.lsu_i.i_store_unit.store_buffer_i.$auto$async2sync.cc:140:execute$12241] #b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000)
assume (= [shim_i_1.lsu_shim_i.lsu_i.i_store_unit.store_buffer_i.$auto$async2sync.cc:140:execute$12243] #b000)
assume (= [shim_i_1.lsu_shim_i.lsu_i.i_store_unit.store_buffer_i.$auto$async2sync.cc:140:execute$12245] #b00)
assume (= [shim_i_1.lsu_shim_i.lsu_i.i_store_unit.store_buffer_i.$auto$async2sync.cc:140:execute$12247] #b00)
assume (= [shim_i_1.lsu_shim_i.lsu_i.i_store_unit.store_buffer_i.$auto$async2sync.cc:140:execute$12249] #b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000)
assume (= [shim_i_1.lsu_shim_i.lsu_i.i_store_unit.store_buffer_i.$auto$async2sync.cc:140:execute$12251] #b000)
assume (= [shim_i_1.lsu_shim_i.lsu_i.i_store_unit.store_buffer_i.$auto$async2sync.cc:140:execute$12253] #b00)
assume (= [shim_i_1.lsu_shim_i.lsu_i.i_store_unit.store_buffer_i.$auto$async2sync.cc:140:execute$12255] #b00)
assume (= [shim_i_1.lsu_shim_i.lsu_i.lsu_bypass_i.$auto$async2sync.cc:140:execute$12231] #b11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000)
assume (= [shim_i_1.lsu_shim_i.lsu_i.lsu_bypass_i.$auto$async2sync.cc:140:execute$12233] #b1)
assume (= [shim_i_1.lsu_shim_i.lsu_i.lsu_bypass_i.$auto$async2sync.cc:140:execute$12235] #b0)
assume (= [shim_i_1.lsu_shim_i.lsu_i.lsu_bypass_i.$auto$async2sync.cc:140:execute$12237] #b10)
assume (= [shim_i_1.lsu_shim_i.store_req_state] #b00)
assume (= [shim_i_1.lsu_shim_i.tb_io_commit_tran_id_i] #b000)
assume (= [shim_i_1.lsu_shim_i.tb_io_dcache_req_ports_i] #b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000)
assume (= [shim_i_1.lsu_shim_i.tb_io_fu_data_i] #b001100100111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000001011)
assume (= [shim_i_1.lsu_shim_i.tb_io_lsu_valid_i] false)
assume (= [shim_i_1.lsu_shim_i.x_load_mem_resp_i] #b0)
assume (= [shim_i_1.mem[0]] #b10000110001111011001111110111000)
assume (= [shim_i_1.mem[10]] #b10001100110101000000010000101110)
assume (= [shim_i_1.mem[11]] #b10000010001101110001100010011000)
assume (= [shim_i_1.mem[12]] #b00010100010110000100000000011101)
assume (= [shim_i_1.mem[13]] #b10110010111110111111010000000100)
assume (= [shim_i_1.mem[14]] #b00111011111010111111000110010111)
assume (= [shim_i_1.mem[15]] #b01110001111111000000000000111110)
assume (= [shim_i_1.mem[16]] #b00011101101111111111011100111011)
assume (= [shim_i_1.mem[17]] #b00111101111101101111110010000000)
assume (= [shim_i_1.mem[18]] #b00011101101111101011011101101011)
assume (= [shim_i_1.mem[19]] #b00101001101101111101010100111111)
assume (= [shim_i_1.mem[1]] #b00010101110100011011100000000100)
assume (= [shim_i_1.mem[20]] #b00011101111011111111110000100101)
assume (= [shim_i_1.mem[21]] #b00011101111010111111110101000000)
assume (= [shim_i_1.mem[22]] #b11010111110010010001011100100111)
assume (= [shim_i_1.mem[23]] #b01001111100010110000111011011111)
assume (= [shim_i_1.mem[24]] #b11001000100100110000110011111000)
assume (= [shim_i_1.mem[25]] #b00001001101111111110000010110101)
assume (= [shim_i_1.mem[26]] #b00001000111110010101110010010111)
assume (= [shim_i_1.mem[27]] #b00100100101100110101110000000000)
assume (= [shim_i_1.mem[28]] #b11111010101100111111010000000100)
assume (= [shim_i_1.mem[29]] #b01011101000010111111011000111101)
assume (= [shim_i_1.mem[2]] #b10001100110100011000000000001110)
assume (= [shim_i_1.mem[30]] #b01001000111110110101110011111011)
assume (= [shim_i_1.mem[31]] #b00001000111011110101110010101111)
assume (= [shim_i_1.mem[3]] #b00010101010100000100000000001101)
assume (= [shim_i_1.mem[4]] #b10010100001110100000000001110110)
assume (= [shim_i_1.mem[5]] #b10010100001110100001011101010001)
assume (= [shim_i_1.mem[6]] #b10000100001100110001111101010100)
assume (= [shim_i_1.mem[7]] #b10001100001101100001001101010111)
assume (= [shim_i_1.mem[8]] #b00101110011010111100110000010101)
assume (= [shim_i_1.mem[9]] #b00101000101101000000000000110101)
assume (= [shim_i_1.ready_o] #b0)
assume (= [shim_i_1.regfile[0]] #b11111001111101101111111010100100)
assume (= [shim_i_1.regfile[10]] #b11111011001010000000000000001100)
assume (= [shim_i_1.regfile[11]] #b11111011001001111111111101110010)
assume (= [shim_i_1.regfile[12]] #b00010101110100011011111000110000)
assume (= [shim_i_1.regfile[13]] #b01101001111010110111000111011101)
assume (= [shim_i_1.regfile[14]] #b11111011001001111111011100100101)
assume (= [shim_i_1.regfile[15]] #b11111011001001111111011101011101)
assume (= [shim_i_1.regfile[16]] #b00010111000001000000100000100100)
assume (= [shim_i_1.regfile[17]] #b11111011001010000000001111101110)
assume (= [shim_i_1.regfile[18]] #b11111011001010000000001011001010)
assume (= [shim_i_1.regfile[19]] #b01101001111010110111110110000100)
assume (= [shim_i_1.regfile[1]] #b10010101110101001111110010000100)
assume (= [shim_i_1.regfile[20]] #b10011100111100011111110000010000)
assume (= [shim_i_1.regfile[21]] #b00010101010100000011111100101011)
assume (= [shim_i_1.regfile[22]] #b01101001111010110111110000011100)
assume (= [shim_i_1.regfile[23]] #b00110101111101011110111011001100)
assume (= [shim_i_1.regfile[24]] #b00010101010110100000011110101100)
assume (= [shim_i_1.regfile[25]] #b00010101110100011011110111001000)
assume (= [shim_i_1.regfile[26]] #b11111011001001111111110100000100)
assume (= [shim_i_1.regfile[27]] #b00100111010100000000011010000111)
assume (= [shim_i_1.regfile[28]] #b00010101110100011011011100011000)
assume (= [shim_i_1.regfile[29]] #b00010101110100011011101100101000)
assume (= [shim_i_1.regfile[2]] #b10010100111100010000110110000111)
assume (= [shim_i_1.regfile[30]] #b11111011001001111111110100000110)
assume (= [shim_i_1.regfile[31]] #b00010101110100011010111011001100)
assume (= [shim_i_1.regfile[3]] #b10010101010101010000001011000010)
assume (= [shim_i_1.regfile[4]] #b11111011001001111111111011111100)
assume (= [shim_i_1.regfile[5]] #b11111011001001111111100010101011)
assume (= [shim_i_1.regfile[6]] #b11000000000000000000110110100000)
assume (= [shim_i_1.regfile[7]] #b11111011001001111111011111000011)
assume (= [shim_i_1.regfile[8]] #b00010101110100011011000001110010)
assume (= [shim_i_1.regfile[9]] #b10010100001110101111110100001001)
assume (= [shim_i_1.store_cooldown] #b0)
assume (= [shim_i_1.store_count] #b000)
assume (= [shim_i_1.store_uncommitted] #b0)
assume (= [shim_i_1.tb_io_instr_i] #b00000000000000000000000000000000)
assume (= [shim_i_1.tb_io_instr_valid_i] false)
assume (= [shim_i_1.tb_io_is_load_i] false)
assume (= [shim_i_1.tb_io_load_mem_resp_i] #b0)
assume (= [shim_i_1.tb_io_store_commit_i] #b0)
assume (= [shim_i_1.tb_io_store_mem_resp_i] #b0)
assume (= [shim_i_2.load_cooldown] #b000)
assume (= [shim_i_2.loadstore_addr] #b00000000000000000000000000000000)
assume (= [shim_i_2.loadstore_fsm] #b000)
assume (= [shim_i_2.loadstore_state] #b0)
assume (= [shim_i_2.lsu_shim_i.load_req_state] #b00)
assume (= [shim_i_2.lsu_shim_i.lsu_i.$auto$async2sync.cc:140:execute$12229] #b00000000000000000000000000000000)
assume (= [shim_i_2.lsu_shim_i.lsu_i.i_load_unit.$auto$async2sync.cc:140:execute$12219] #b00)
assume (= [shim_i_2.lsu_shim_i.lsu_i.i_load_unit.$auto$async2sync.cc:140:execute$12221] #b0)
assume (= [shim_i_2.lsu_shim_i.lsu_i.i_load_unit.$auto$async2sync.cc:140:execute$12223] #b0)
assume (= [shim_i_2.lsu_shim_i.lsu_i.i_load_unit.$auto$async2sync.cc:140:execute$12225] #b0000)
assume (= [shim_i_2.lsu_shim_i.lsu_i.i_load_unit.$auto$async2sync.cc:140:execute$12227] #b0000000000000)
assume (= [shim_i_2.lsu_shim_i.lsu_i.i_pipe_reg_load.$auto$async2sync.cc:140:execute$12239] #b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000)
assume (= [shim_i_2.lsu_shim_i.lsu_i.i_pipe_reg_store.$auto$async2sync.cc:140:execute$12239] #b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000)
assume (= [shim_i_2.lsu_shim_i.lsu_i.i_store_unit.$auto$async2sync.cc:140:execute$12257] #b00)
assume (= [shim_i_2.lsu_shim_i.lsu_i.i_store_unit.$auto$async2sync.cc:140:execute$12259] #b00000000000000000000000000000000)
assume (= [shim_i_2.lsu_shim_i.lsu_i.i_store_unit.$auto$async2sync.cc:140:execute$12261] #b0000)
assume (= [shim_i_2.lsu_shim_i.lsu_i.i_store_unit.$auto$async2sync.cc:140:execute$12263] #b00)
assume (= [shim_i_2.lsu_shim_i.lsu_i.i_store_unit.$auto$async2sync.cc:140:execute$12265] #b0000)
assume (= [shim_i_2.lsu_shim_i.lsu_i.i_store_unit.$auto$async2sync.cc:140:execute$12267] #b000)
assume (= [shim_i_2.lsu_shim_i.lsu_i.i_store_unit.store_buffer_i.$auto$async2sync.cc:140:execute$12241] #b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000)
assume (= [shim_i_2.lsu_shim_i.lsu_i.i_store_unit.store_buffer_i.$auto$async2sync.cc:140:execute$12243] #b000)
assume (= [shim_i_2.lsu_shim_i.lsu_i.i_store_unit.store_buffer_i.$auto$async2sync.cc:140:execute$12245] #b00)
assume (= [shim_i_2.lsu_shim_i.lsu_i.i_store_unit.store_buffer_i.$auto$async2sync.cc:140:execute$12247] #b00)
assume (= [shim_i_2.lsu_shim_i.lsu_i.i_store_unit.store_buffer_i.$auto$async2sync.cc:140:execute$12249] #b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000)
assume (= [shim_i_2.lsu_shim_i.lsu_i.i_store_unit.store_buffer_i.$auto$async2sync.cc:140:execute$12251] #b000)
assume (= [shim_i_2.lsu_shim_i.lsu_i.i_store_unit.store_buffer_i.$auto$async2sync.cc:140:execute$12253] #b00)
assume (= [shim_i_2.lsu_shim_i.lsu_i.i_store_unit.store_buffer_i.$auto$async2sync.cc:140:execute$12255] #b00)
assume (= [shim_i_2.lsu_shim_i.lsu_i.lsu_bypass_i.$auto$async2sync.cc:140:execute$12231] #b11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000)
assume (= [shim_i_2.lsu_shim_i.lsu_i.lsu_bypass_i.$auto$async2sync.cc:140:execute$12233] #b1)
assume (= [shim_i_2.lsu_shim_i.lsu_i.lsu_bypass_i.$auto$async2sync.cc:140:execute$12235] #b0)
assume (= [shim_i_2.lsu_shim_i.lsu_i.lsu_bypass_i.$auto$async2sync.cc:140:execute$12237] #b10)
assume (= [shim_i_2.lsu_shim_i.store_req_state] #b00)
assume (= [shim_i_2.lsu_shim_i.tb_io_commit_tran_id_i] #b000)
assume (= [shim_i_2.lsu_shim_i.tb_io_dcache_req_ports_i] #b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000)
assume (= [shim_i_2.lsu_shim_i.tb_io_fu_data_i] #b001100100111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000001011)
assume (= [shim_i_2.lsu_shim_i.tb_io_lsu_valid_i] false)
assume (= [shim_i_2.lsu_shim_i.x_load_mem_resp_i] #b0)
assume (= [shim_i_2.mem[0]] #b10101110011101101110010110100000)
assume (= [shim_i_2.mem[10]] #b00010010011101011001100101110111)
assume (= [shim_i_2.mem[11]] #b10110110000010001101100101000100)
assume (= [shim_i_2.mem[12]] #b00010111111111111111111110110110)
assume (= [shim_i_2.mem[13]] #b00011101010110111101011111101100)
assume (= [shim_i_2.mem[14]] #b00110011111111111111011010111110)
assume (= [shim_i_2.mem[15]] #b00001100110110111111011110110110)
assume (= [shim_i_2.mem[16]] #b10101110010011111111111110111110)
assume (= [shim_i_2.mem[17]] #b00011010010011111111111111111110)
assume (= [shim_i_2.mem[18]] #b10011110010011111111111010011011)
assume (= [shim_i_2.mem[19]] #b00110010010011111111111011111100)
assume (= [shim_i_2.mem[1]] #b10011100010010111000100110100101)
assume (= [shim_i_2.mem[20]] #b00111010000011111111111111111110)
assume (= [shim_i_2.mem[21]] #b10110110000011111111111010111111)
assume (= [shim_i_2.mem[22]] #b10110110000010111111111111111110)
assume (= [shim_i_2.mem[23]] #b10000110000011111111111011111110)
assume (= [shim_i_2.mem[24]] #b00100001010110101111111111110000)
assume (= [shim_i_2.mem[25]] #b00100101010110101111111111110000)
assume (= [shim_i_2.mem[26]] #b00010000010110111111110111010000)
assume (= [shim_i_2.mem[27]] #b00101001010110101111111111110000)
assume (= [shim_i_2.mem[28]] #b11110000110100111111011110101010)
assume (= [shim_i_2.mem[29]] #b10000000010110011111110101110000)
assume (= [shim_i_2.mem[2]] #b00111010010111111000001101010100)
assume (= [shim_i_2.mem[30]] #b00101001010110101111111111110000)
assume (= [shim_i_2.mem[31]] #b00100001010110101111111111110000)
assume (= [shim_i_2.mem[3]] #b00111010010111111000001101010101)
assume (= [shim_i_2.mem[4]] #b00101110011011101111111100010100)
assume (= [shim_i_2.mem[5]] #b11111000000010011000100110001001)
assume (= [shim_i_2.mem[6]] #b01101000001111111010101110101110)
assume (= [shim_i_2.mem[7]] #b10000000011011010110010000011011)
assume (= [shim_i_2.mem[8]] #b10010010010010001001111010011011)
assume (= [shim_i_2.mem[9]] #b00111111111001001111111110101100)
assume (= [shim_i_2.ready_o] #b0)
assume (= [shim_i_2.regfile[0]] #b01101010010000001110011000001010)
assume (= [shim_i_2.regfile[10]] #b00110110111100110111011100011111)
assume (= [shim_i_2.regfile[11]] #b00110110111100110111011010000101)
assume (= [shim_i_2.regfile[12]] #b01101000001111111011000111011010)
assume (= [shim_i_2.regfile[13]] #b10111001010000111111010110000111)
assume (= [shim_i_2.regfile[14]] #b00110110111100110110111000111000)
assume (= [shim_i_2.regfile[15]] #b00110110111100110110111001110000)
assume (= [shim_i_2.regfile[16]] #b01100011110000000000010001101110)
assume (= [shim_i_2.regfile[17]] #b00110110111100110111101100000001)
assume (= [shim_i_2.regfile[18]] #b00110110111100110111100111011101)
assume (= [shim_i_2.regfile[19]] #b10111001010001000000000100101110)
assume (= [shim_i_2.regfile[1]] #b00111101010110110100110010111000)
assume (= [shim_i_2.regfile[20]] #b00100011100010000010001100010010)
assume (= [shim_i_2.regfile[21]] #b00110000010111110111101001000000)
assume (= [shim_i_2.regfile[22]] #b10111001010000111111111111000110)
assume (= [shim_i_2.regfile[23]] #b01101000001111111010001001110110)
assume (= [shim_i_2.regfile[24]] #b00111001010111000000000010110001)
assume (= [shim_i_2.regfile[25]] #b01101000001111111011000101110010)
assume (= [shim_i_2.regfile[26]] #b00110110111100110111010000010111)
assume (= [shim_i_2.regfile[27]] #b00110011101101001111010010011111)
assume (= [shim_i_2.regfile[28]] #b01101000001111111010101011000010)
assume (= [shim_i_2.regfile[29]] #b01101000001111111010111011010010)
assume (= [shim_i_2.regfile[2]] #b00110011101010111111011011101111)
assume (= [shim_i_2.regfile[30]] #b00110110111100110111010000011001)
assume (= [shim_i_2.regfile[31]] #b01101000001111111010001001110110)
assume (= [shim_i_2.regfile[3]] #b00111011110101100100011001101100)
assume (= [shim_i_2.regfile[4]] #b00110110111100110111011000001111)
assume (= [shim_i_2.regfile[5]] #b00110110111100110110111110111110)
assume (= [shim_i_2.regfile[6]] #b11110010010100100000010010110011)
assume (= [shim_i_2.regfile[7]] #b00110110111100110110111011010110)
assume (= [shim_i_2.regfile[8]] #b01101000001111111010010000011100)
assume (= [shim_i_2.regfile[9]] #b10101010010111111111011111100000)
assume (= [shim_i_2.store_cooldown] #b0)
assume (= [shim_i_2.store_count] #b000)
assume (= [shim_i_2.store_uncommitted] #b0)
assume (= [shim_i_2.tb_io_instr_i] #b00000000000000000000000000000000)
assume (= [shim_i_2.tb_io_instr_valid_i] false)
assume (= [shim_i_2.tb_io_is_load_i] false)
assume (= [shim_i_2.tb_io_load_mem_resp_i] #b0)
assume (= [shim_i_2.tb_io_store_commit_i] #b0)
assume (= [shim_i_2.tb_io_store_mem_resp_i] #b0)
assume (= [tb_io_instr_i_1] #b11001111100010111111101000000011)
assume (= [tb_io_instr_i_2] #b00000001010000110000010100000011)
assume (= [tb_io_instr_valid_i_1] true)
assume (= [tb_io_instr_valid_i_2] false)

state 0
assume (= [clk] false)

state 1
assume (= [clk] false)

state 2
assume (= [clk] false)

state 3
assume (= [clk] false)

state 4
assume (= [clk] false)

state 5
assume (= [clk] false)

state 6
assume (= [clk] false)

state 7
assume (= [clk] false)

state 8
assume (= [clk] false)

state 9
assume (= [clk] false)

state 10
assume (= [clk] false)

state 11
assume (= [clk] false)

state 12
assume (= [clk] false)

state 13
assume (= [clk] false)

state 14
assume (= [clk] false)

state 15
assume (= [clk] false)

state 16
assume (= [clk] false)

state 17
assume (= [clk] false)

state 18
assume (= [clk] false)

state 19
assume (= [clk] false)

state 20
assume (= [clk] false)

state 21
assume (= [clk] false)

state 22
assume (= [clk] false)

state 23
assume (= [clk] false)

state 24
assume (= [clk] false)

state 25
assume (= [clk] false)

state 26
assume (= [clk] false)

state 27
assume (= [clk] false)
