.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* Rx */
.set Rx__0__DR, CYREG_GPIO_PRT3_DR
.set Rx__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Rx__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Rx__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Rx__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Rx__0__HSIOM_MASK, 0x000000F0
.set Rx__0__HSIOM_SHIFT, 4
.set Rx__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Rx__0__INTR, CYREG_GPIO_PRT3_INTR
.set Rx__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Rx__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Rx__0__MASK, 0x02
.set Rx__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Rx__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Rx__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Rx__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Rx__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Rx__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Rx__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Rx__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Rx__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Rx__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Rx__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Rx__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Rx__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Rx__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Rx__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Rx__0__PC, CYREG_GPIO_PRT3_PC
.set Rx__0__PC2, CYREG_GPIO_PRT3_PC2
.set Rx__0__PORT, 3
.set Rx__0__PS, CYREG_GPIO_PRT3_PS
.set Rx__0__SHIFT, 1
.set Rx__DR, CYREG_GPIO_PRT3_DR
.set Rx__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Rx__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Rx__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Rx__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Rx__INTR, CYREG_GPIO_PRT3_INTR
.set Rx__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Rx__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Rx__MASK, 0x02
.set Rx__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Rx__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Rx__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Rx__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Rx__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Rx__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Rx__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Rx__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Rx__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Rx__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Rx__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Rx__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Rx__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Rx__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Rx__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Rx__PC, CYREG_GPIO_PRT3_PC
.set Rx__PC2, CYREG_GPIO_PRT3_PC2
.set Rx__PORT, 3
.set Rx__PS, CYREG_GPIO_PRT3_PS
.set Rx__SHIFT, 1

/* Tx */
.set Tx__0__DR, CYREG_GPIO_PRT3_DR
.set Tx__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Tx__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Tx__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Tx__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set Tx__0__HSIOM_MASK, 0x0000000F
.set Tx__0__HSIOM_SHIFT, 0
.set Tx__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Tx__0__INTR, CYREG_GPIO_PRT3_INTR
.set Tx__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Tx__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Tx__0__MASK, 0x01
.set Tx__0__OUT_SEL, CYREG_UDB_PA3_CFG10
.set Tx__0__OUT_SEL_SHIFT, 0
.set Tx__0__OUT_SEL_VAL, 1
.set Tx__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Tx__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Tx__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Tx__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Tx__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Tx__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Tx__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Tx__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Tx__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Tx__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Tx__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Tx__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Tx__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Tx__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Tx__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Tx__0__PC, CYREG_GPIO_PRT3_PC
.set Tx__0__PC2, CYREG_GPIO_PRT3_PC2
.set Tx__0__PORT, 3
.set Tx__0__PS, CYREG_GPIO_PRT3_PS
.set Tx__0__SHIFT, 0
.set Tx__DR, CYREG_GPIO_PRT3_DR
.set Tx__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set Tx__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set Tx__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set Tx__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set Tx__INTR, CYREG_GPIO_PRT3_INTR
.set Tx__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set Tx__INTSTAT, CYREG_GPIO_PRT3_INTR
.set Tx__MASK, 0x01
.set Tx__PA__CFG0, CYREG_UDB_PA3_CFG0
.set Tx__PA__CFG1, CYREG_UDB_PA3_CFG1
.set Tx__PA__CFG10, CYREG_UDB_PA3_CFG10
.set Tx__PA__CFG11, CYREG_UDB_PA3_CFG11
.set Tx__PA__CFG12, CYREG_UDB_PA3_CFG12
.set Tx__PA__CFG13, CYREG_UDB_PA3_CFG13
.set Tx__PA__CFG14, CYREG_UDB_PA3_CFG14
.set Tx__PA__CFG2, CYREG_UDB_PA3_CFG2
.set Tx__PA__CFG3, CYREG_UDB_PA3_CFG3
.set Tx__PA__CFG4, CYREG_UDB_PA3_CFG4
.set Tx__PA__CFG5, CYREG_UDB_PA3_CFG5
.set Tx__PA__CFG6, CYREG_UDB_PA3_CFG6
.set Tx__PA__CFG7, CYREG_UDB_PA3_CFG7
.set Tx__PA__CFG8, CYREG_UDB_PA3_CFG8
.set Tx__PA__CFG9, CYREG_UDB_PA3_CFG9
.set Tx__PC, CYREG_GPIO_PRT3_PC
.set Tx__PC2, CYREG_GPIO_PRT3_PC2
.set Tx__PORT, 3
.set Tx__PS, CYREG_GPIO_PRT3_PS
.set Tx__SHIFT, 0

/* UART_BUART */
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL1
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL1
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL1
.set UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL1
.set UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL1
.set UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK1
.set UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK1
.set UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK1
.set UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK1
.set UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL1
.set UART_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_UDB_W8_CTL1
.set UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST1
.set UART_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_UDB_W8_CTL1
.set UART_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST1
.set UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK1
.set UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK1
.set UART_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_UDB_W8_MSK1
.set UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL1
.set UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_UDB_W16_ST1
.set UART_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_UDB_W8_MSK1
.set UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK1
.set UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK1
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL1
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_UDB_CAT16_CTL_ST1
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_UDB_CAT16_CTL_ST1
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_UDB_W8_ST1
.set UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_UDB_W16_A01
.set UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_UDB_W16_A11
.set UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_UDB_W16_D01
.set UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_UDB_W16_D11
.set UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL1
.set UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_UDB_W16_F01
.set UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_UDB_W16_F11
.set UART_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_UDB_CAT16_A1
.set UART_BUART_sRX_RxShifter_u0__A0_REG, CYREG_UDB_W8_A01
.set UART_BUART_sRX_RxShifter_u0__A1_REG, CYREG_UDB_W8_A11
.set UART_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_UDB_CAT16_D1
.set UART_BUART_sRX_RxShifter_u0__D0_REG, CYREG_UDB_W8_D01
.set UART_BUART_sRX_RxShifter_u0__D1_REG, CYREG_UDB_W8_D11
.set UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL1
.set UART_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_UDB_CAT16_F1
.set UART_BUART_sRX_RxShifter_u0__F0_REG, CYREG_UDB_W8_F01
.set UART_BUART_sRX_RxShifter_u0__F1_REG, CYREG_UDB_W8_F11
.set UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK1
.set UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK1
.set UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL0
.set UART_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_UDB_W16_ST0
.set UART_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_BUART_sRX_RxSts__3__POS, 3
.set UART_BUART_sRX_RxSts__32BIT_MASK_REG, CYREG_UDB_W32_MSK
.set UART_BUART_sRX_RxSts__32BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W32_ACTL
.set UART_BUART_sRX_RxSts__32BIT_STATUS_REG, CYREG_UDB_W32_ST
.set UART_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_BUART_sRX_RxSts__4__POS, 4
.set UART_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_BUART_sRX_RxSts__5__POS, 5
.set UART_BUART_sRX_RxSts__MASK, 0x38
.set UART_BUART_sRX_RxSts__MASK_REG, CYREG_UDB_W8_MSK0
.set UART_BUART_sRX_RxSts__MASK_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK0
.set UART_BUART_sRX_RxSts__PER_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK0
.set UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL0
.set UART_BUART_sRX_RxSts__STATUS_CNT_REG, CYREG_UDB_CAT16_CTL_ST0
.set UART_BUART_sRX_RxSts__STATUS_CONTROL_REG, CYREG_UDB_CAT16_CTL_ST0
.set UART_BUART_sRX_RxSts__STATUS_REG, CYREG_UDB_W8_ST0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_UDB_CAT16_A3
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_UDB_W8_A03
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_UDB_W8_A13
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_UDB_CAT16_D3
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_UDB_W8_D03
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_UDB_W8_D13
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL3
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_UDB_CAT16_F3
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_UDB_W8_F03
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_UDB_W8_F13
.set UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_UDB_W16_A02
.set UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_UDB_W16_A12
.set UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_UDB_W16_D02
.set UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_UDB_W16_D12
.set UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL2
.set UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_UDB_W16_F02
.set UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_UDB_W16_F12
.set UART_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_UDB_CAT16_A2
.set UART_BUART_sTX_TxShifter_u0__A0_REG, CYREG_UDB_W8_A02
.set UART_BUART_sTX_TxShifter_u0__A1_REG, CYREG_UDB_W8_A12
.set UART_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_UDB_CAT16_D2
.set UART_BUART_sTX_TxShifter_u0__D0_REG, CYREG_UDB_W8_D02
.set UART_BUART_sTX_TxShifter_u0__D1_REG, CYREG_UDB_W8_D12
.set UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL2
.set UART_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_UDB_CAT16_F2
.set UART_BUART_sTX_TxShifter_u0__F0_REG, CYREG_UDB_W8_F02
.set UART_BUART_sTX_TxShifter_u0__F1_REG, CYREG_UDB_W8_F12
.set UART_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_BUART_sTX_TxSts__0__POS, 0
.set UART_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_BUART_sTX_TxSts__1__POS, 1
.set UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL2
.set UART_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_UDB_W16_ST2
.set UART_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_BUART_sTX_TxSts__2__POS, 2
.set UART_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_BUART_sTX_TxSts__3__POS, 3
.set UART_BUART_sTX_TxSts__MASK, 0x0F
.set UART_BUART_sTX_TxSts__MASK_REG, CYREG_UDB_W8_MSK2
.set UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL2
.set UART_BUART_sTX_TxSts__STATUS_REG, CYREG_UDB_W8_ST2

/* UART_IntClock */
.set UART_IntClock__CTRL_REGISTER, CYREG_PERI_PCLK_CTL19
.set UART_IntClock__DIV_ID, 0x00000041
.set UART_IntClock__DIV_REGISTER, CYREG_PERI_DIV_16_CTL1
.set UART_IntClock__PA_DIV_ID, 0x000000FF

/* SDPT_0 */
.set SDPT_0__0__DR, CYREG_GPIO_PRT2_DR
.set SDPT_0__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set SDPT_0__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set SDPT_0__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set SDPT_0__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set SDPT_0__0__HSIOM_MASK, 0x0000000F
.set SDPT_0__0__HSIOM_SHIFT, 0
.set SDPT_0__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set SDPT_0__0__INTR, CYREG_GPIO_PRT2_INTR
.set SDPT_0__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set SDPT_0__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set SDPT_0__0__MASK, 0x01
.set SDPT_0__0__OUT_SEL, CYREG_UDB_PA2_CFG10
.set SDPT_0__0__OUT_SEL_SHIFT, 0
.set SDPT_0__0__OUT_SEL_VAL, 3
.set SDPT_0__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set SDPT_0__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set SDPT_0__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set SDPT_0__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set SDPT_0__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set SDPT_0__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set SDPT_0__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set SDPT_0__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set SDPT_0__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set SDPT_0__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set SDPT_0__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set SDPT_0__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set SDPT_0__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set SDPT_0__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set SDPT_0__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set SDPT_0__0__PC, CYREG_GPIO_PRT2_PC
.set SDPT_0__0__PC2, CYREG_GPIO_PRT2_PC2
.set SDPT_0__0__PORT, 2
.set SDPT_0__0__PS, CYREG_GPIO_PRT2_PS
.set SDPT_0__0__SHIFT, 0
.set SDPT_0__DR, CYREG_GPIO_PRT2_DR
.set SDPT_0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set SDPT_0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set SDPT_0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set SDPT_0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set SDPT_0__INTR, CYREG_GPIO_PRT2_INTR
.set SDPT_0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set SDPT_0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set SDPT_0__MASK, 0x01
.set SDPT_0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set SDPT_0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set SDPT_0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set SDPT_0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set SDPT_0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set SDPT_0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set SDPT_0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set SDPT_0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set SDPT_0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set SDPT_0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set SDPT_0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set SDPT_0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set SDPT_0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set SDPT_0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set SDPT_0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set SDPT_0__PC, CYREG_GPIO_PRT2_PC
.set SDPT_0__PC2, CYREG_GPIO_PRT2_PC2
.set SDPT_0__PORT, 2
.set SDPT_0__PS, CYREG_GPIO_PRT2_PS
.set SDPT_0__SHIFT, 0

/* SP8T_0 */
.set SP8T_0__0__DR, CYREG_GPIO_PRT2_DR
.set SP8T_0__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set SP8T_0__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set SP8T_0__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set SP8T_0__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set SP8T_0__0__HSIOM_MASK, 0x00000F00
.set SP8T_0__0__HSIOM_SHIFT, 8
.set SP8T_0__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set SP8T_0__0__INTR, CYREG_GPIO_PRT2_INTR
.set SP8T_0__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set SP8T_0__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set SP8T_0__0__MASK, 0x04
.set SP8T_0__0__OUT_SEL, CYREG_UDB_PA2_CFG10
.set SP8T_0__0__OUT_SEL_SHIFT, 4
.set SP8T_0__0__OUT_SEL_VAL, 2
.set SP8T_0__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set SP8T_0__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set SP8T_0__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set SP8T_0__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set SP8T_0__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set SP8T_0__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set SP8T_0__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set SP8T_0__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set SP8T_0__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set SP8T_0__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set SP8T_0__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set SP8T_0__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set SP8T_0__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set SP8T_0__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set SP8T_0__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set SP8T_0__0__PC, CYREG_GPIO_PRT2_PC
.set SP8T_0__0__PC2, CYREG_GPIO_PRT2_PC2
.set SP8T_0__0__PORT, 2
.set SP8T_0__0__PS, CYREG_GPIO_PRT2_PS
.set SP8T_0__0__SHIFT, 2
.set SP8T_0__DR, CYREG_GPIO_PRT2_DR
.set SP8T_0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set SP8T_0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set SP8T_0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set SP8T_0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set SP8T_0__INTR, CYREG_GPIO_PRT2_INTR
.set SP8T_0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set SP8T_0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set SP8T_0__MASK, 0x04
.set SP8T_0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set SP8T_0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set SP8T_0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set SP8T_0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set SP8T_0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set SP8T_0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set SP8T_0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set SP8T_0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set SP8T_0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set SP8T_0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set SP8T_0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set SP8T_0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set SP8T_0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set SP8T_0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set SP8T_0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set SP8T_0__PC, CYREG_GPIO_PRT2_PC
.set SP8T_0__PC2, CYREG_GPIO_PRT2_PC2
.set SP8T_0__PORT, 2
.set SP8T_0__PS, CYREG_GPIO_PRT2_PS
.set SP8T_0__SHIFT, 2

/* SP8T_1 */
.set SP8T_1__0__DR, CYREG_GPIO_PRT2_DR
.set SP8T_1__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set SP8T_1__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set SP8T_1__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set SP8T_1__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set SP8T_1__0__HSIOM_MASK, 0x0000F000
.set SP8T_1__0__HSIOM_SHIFT, 12
.set SP8T_1__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set SP8T_1__0__INTR, CYREG_GPIO_PRT2_INTR
.set SP8T_1__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set SP8T_1__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set SP8T_1__0__MASK, 0x08
.set SP8T_1__0__OUT_SEL, CYREG_UDB_PA2_CFG10
.set SP8T_1__0__OUT_SEL_SHIFT, 6
.set SP8T_1__0__OUT_SEL_VAL, 1
.set SP8T_1__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set SP8T_1__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set SP8T_1__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set SP8T_1__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set SP8T_1__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set SP8T_1__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set SP8T_1__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set SP8T_1__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set SP8T_1__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set SP8T_1__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set SP8T_1__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set SP8T_1__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set SP8T_1__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set SP8T_1__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set SP8T_1__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set SP8T_1__0__PC, CYREG_GPIO_PRT2_PC
.set SP8T_1__0__PC2, CYREG_GPIO_PRT2_PC2
.set SP8T_1__0__PORT, 2
.set SP8T_1__0__PS, CYREG_GPIO_PRT2_PS
.set SP8T_1__0__SHIFT, 3
.set SP8T_1__DR, CYREG_GPIO_PRT2_DR
.set SP8T_1__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set SP8T_1__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set SP8T_1__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set SP8T_1__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set SP8T_1__INTR, CYREG_GPIO_PRT2_INTR
.set SP8T_1__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set SP8T_1__INTSTAT, CYREG_GPIO_PRT2_INTR
.set SP8T_1__MASK, 0x08
.set SP8T_1__PA__CFG0, CYREG_UDB_PA2_CFG0
.set SP8T_1__PA__CFG1, CYREG_UDB_PA2_CFG1
.set SP8T_1__PA__CFG10, CYREG_UDB_PA2_CFG10
.set SP8T_1__PA__CFG11, CYREG_UDB_PA2_CFG11
.set SP8T_1__PA__CFG12, CYREG_UDB_PA2_CFG12
.set SP8T_1__PA__CFG13, CYREG_UDB_PA2_CFG13
.set SP8T_1__PA__CFG14, CYREG_UDB_PA2_CFG14
.set SP8T_1__PA__CFG2, CYREG_UDB_PA2_CFG2
.set SP8T_1__PA__CFG3, CYREG_UDB_PA2_CFG3
.set SP8T_1__PA__CFG4, CYREG_UDB_PA2_CFG4
.set SP8T_1__PA__CFG5, CYREG_UDB_PA2_CFG5
.set SP8T_1__PA__CFG6, CYREG_UDB_PA2_CFG6
.set SP8T_1__PA__CFG7, CYREG_UDB_PA2_CFG7
.set SP8T_1__PA__CFG8, CYREG_UDB_PA2_CFG8
.set SP8T_1__PA__CFG9, CYREG_UDB_PA2_CFG9
.set SP8T_1__PC, CYREG_GPIO_PRT2_PC
.set SP8T_1__PC2, CYREG_GPIO_PRT2_PC2
.set SP8T_1__PORT, 2
.set SP8T_1__PS, CYREG_GPIO_PRT2_PS
.set SP8T_1__SHIFT, 3

/* SP8T_2 */
.set SP8T_2__0__DR, CYREG_GPIO_PRT2_DR
.set SP8T_2__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set SP8T_2__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set SP8T_2__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set SP8T_2__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set SP8T_2__0__HSIOM_MASK, 0x000F0000
.set SP8T_2__0__HSIOM_SHIFT, 16
.set SP8T_2__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set SP8T_2__0__INTR, CYREG_GPIO_PRT2_INTR
.set SP8T_2__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set SP8T_2__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set SP8T_2__0__MASK, 0x10
.set SP8T_2__0__OUT_SEL, CYREG_UDB_PA2_CFG10
.set SP8T_2__0__OUT_SEL_SHIFT, 8
.set SP8T_2__0__OUT_SEL_VAL, 2
.set SP8T_2__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set SP8T_2__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set SP8T_2__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set SP8T_2__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set SP8T_2__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set SP8T_2__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set SP8T_2__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set SP8T_2__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set SP8T_2__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set SP8T_2__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set SP8T_2__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set SP8T_2__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set SP8T_2__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set SP8T_2__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set SP8T_2__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set SP8T_2__0__PC, CYREG_GPIO_PRT2_PC
.set SP8T_2__0__PC2, CYREG_GPIO_PRT2_PC2
.set SP8T_2__0__PORT, 2
.set SP8T_2__0__PS, CYREG_GPIO_PRT2_PS
.set SP8T_2__0__SHIFT, 4
.set SP8T_2__DR, CYREG_GPIO_PRT2_DR
.set SP8T_2__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set SP8T_2__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set SP8T_2__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set SP8T_2__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set SP8T_2__INTR, CYREG_GPIO_PRT2_INTR
.set SP8T_2__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set SP8T_2__INTSTAT, CYREG_GPIO_PRT2_INTR
.set SP8T_2__MASK, 0x10
.set SP8T_2__PA__CFG0, CYREG_UDB_PA2_CFG0
.set SP8T_2__PA__CFG1, CYREG_UDB_PA2_CFG1
.set SP8T_2__PA__CFG10, CYREG_UDB_PA2_CFG10
.set SP8T_2__PA__CFG11, CYREG_UDB_PA2_CFG11
.set SP8T_2__PA__CFG12, CYREG_UDB_PA2_CFG12
.set SP8T_2__PA__CFG13, CYREG_UDB_PA2_CFG13
.set SP8T_2__PA__CFG14, CYREG_UDB_PA2_CFG14
.set SP8T_2__PA__CFG2, CYREG_UDB_PA2_CFG2
.set SP8T_2__PA__CFG3, CYREG_UDB_PA2_CFG3
.set SP8T_2__PA__CFG4, CYREG_UDB_PA2_CFG4
.set SP8T_2__PA__CFG5, CYREG_UDB_PA2_CFG5
.set SP8T_2__PA__CFG6, CYREG_UDB_PA2_CFG6
.set SP8T_2__PA__CFG7, CYREG_UDB_PA2_CFG7
.set SP8T_2__PA__CFG8, CYREG_UDB_PA2_CFG8
.set SP8T_2__PA__CFG9, CYREG_UDB_PA2_CFG9
.set SP8T_2__PC, CYREG_GPIO_PRT2_PC
.set SP8T_2__PC2, CYREG_GPIO_PRT2_PC2
.set SP8T_2__PORT, 2
.set SP8T_2__PS, CYREG_GPIO_PRT2_PS
.set SP8T_2__SHIFT, 4

/* SPDT_1 */
.set SPDT_1__0__DR, CYREG_GPIO_PRT2_DR
.set SPDT_1__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set SPDT_1__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set SPDT_1__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set SPDT_1__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set SPDT_1__0__HSIOM_MASK, 0x000000F0
.set SPDT_1__0__HSIOM_SHIFT, 4
.set SPDT_1__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set SPDT_1__0__INTR, CYREG_GPIO_PRT2_INTR
.set SPDT_1__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set SPDT_1__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set SPDT_1__0__MASK, 0x02
.set SPDT_1__0__OUT_SEL, CYREG_UDB_PA2_CFG10
.set SPDT_1__0__OUT_SEL_SHIFT, 2
.set SPDT_1__0__OUT_SEL_VAL, 0
.set SPDT_1__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set SPDT_1__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set SPDT_1__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set SPDT_1__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set SPDT_1__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set SPDT_1__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set SPDT_1__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set SPDT_1__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set SPDT_1__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set SPDT_1__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set SPDT_1__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set SPDT_1__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set SPDT_1__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set SPDT_1__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set SPDT_1__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set SPDT_1__0__PC, CYREG_GPIO_PRT2_PC
.set SPDT_1__0__PC2, CYREG_GPIO_PRT2_PC2
.set SPDT_1__0__PORT, 2
.set SPDT_1__0__PS, CYREG_GPIO_PRT2_PS
.set SPDT_1__0__SHIFT, 1
.set SPDT_1__DR, CYREG_GPIO_PRT2_DR
.set SPDT_1__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set SPDT_1__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set SPDT_1__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set SPDT_1__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set SPDT_1__INTR, CYREG_GPIO_PRT2_INTR
.set SPDT_1__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set SPDT_1__INTSTAT, CYREG_GPIO_PRT2_INTR
.set SPDT_1__MASK, 0x02
.set SPDT_1__PA__CFG0, CYREG_UDB_PA2_CFG0
.set SPDT_1__PA__CFG1, CYREG_UDB_PA2_CFG1
.set SPDT_1__PA__CFG10, CYREG_UDB_PA2_CFG10
.set SPDT_1__PA__CFG11, CYREG_UDB_PA2_CFG11
.set SPDT_1__PA__CFG12, CYREG_UDB_PA2_CFG12
.set SPDT_1__PA__CFG13, CYREG_UDB_PA2_CFG13
.set SPDT_1__PA__CFG14, CYREG_UDB_PA2_CFG14
.set SPDT_1__PA__CFG2, CYREG_UDB_PA2_CFG2
.set SPDT_1__PA__CFG3, CYREG_UDB_PA2_CFG3
.set SPDT_1__PA__CFG4, CYREG_UDB_PA2_CFG4
.set SPDT_1__PA__CFG5, CYREG_UDB_PA2_CFG5
.set SPDT_1__PA__CFG6, CYREG_UDB_PA2_CFG6
.set SPDT_1__PA__CFG7, CYREG_UDB_PA2_CFG7
.set SPDT_1__PA__CFG8, CYREG_UDB_PA2_CFG8
.set SPDT_1__PA__CFG9, CYREG_UDB_PA2_CFG9
.set SPDT_1__PC, CYREG_GPIO_PRT2_PC
.set SPDT_1__PC2, CYREG_GPIO_PRT2_PC2
.set SPDT_1__PORT, 2
.set SPDT_1__PS, CYREG_GPIO_PRT2_PS
.set SPDT_1__SHIFT, 1

/* OutputReg */
.set OutputReg_Sync_ctrl_reg__0__MASK, 0x01
.set OutputReg_Sync_ctrl_reg__0__POS, 0
.set OutputReg_Sync_ctrl_reg__1__MASK, 0x02
.set OutputReg_Sync_ctrl_reg__1__POS, 1
.set OutputReg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL0
.set OutputReg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL0
.set OutputReg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL0
.set OutputReg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL0
.set OutputReg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL0
.set OutputReg_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK0
.set OutputReg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK0
.set OutputReg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK0
.set OutputReg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK0
.set OutputReg_Sync_ctrl_reg__2__MASK, 0x04
.set OutputReg_Sync_ctrl_reg__2__POS, 2
.set OutputReg_Sync_ctrl_reg__3__MASK, 0x08
.set OutputReg_Sync_ctrl_reg__3__POS, 3
.set OutputReg_Sync_ctrl_reg__32BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W32_ACTL
.set OutputReg_Sync_ctrl_reg__32BIT_CONTROL_REG, CYREG_UDB_W32_CTL
.set OutputReg_Sync_ctrl_reg__32BIT_COUNT_REG, CYREG_UDB_W32_CTL
.set OutputReg_Sync_ctrl_reg__32BIT_PERIOD_REG, CYREG_UDB_W32_MSK
.set OutputReg_Sync_ctrl_reg__4__MASK, 0x10
.set OutputReg_Sync_ctrl_reg__4__POS, 4
.set OutputReg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL0
.set OutputReg_Sync_ctrl_reg__CONTROL_REG, CYREG_UDB_W8_CTL0
.set OutputReg_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST0
.set OutputReg_Sync_ctrl_reg__COUNT_REG, CYREG_UDB_W8_CTL0
.set OutputReg_Sync_ctrl_reg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST0
.set OutputReg_Sync_ctrl_reg__MASK, 0x1F
.set OutputReg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK0
.set OutputReg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK0
.set OutputReg_Sync_ctrl_reg__PERIOD_REG, CYREG_UDB_W8_MSK0

/* uartRx_isr */
.set uartRx_isr__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set uartRx_isr__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set uartRx_isr__INTC_MASK, 0x01
.set uartRx_isr__INTC_NUMBER, 0
.set uartRx_isr__INTC_PRIOR_MASK, 0xC0
.set uartRx_isr__INTC_PRIOR_NUM, 3
.set uartRx_isr__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set uartRx_isr__INTC_SET_EN_REG, CYREG_CM0_ISER
.set uartRx_isr__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 48000000
.set CYDEV_BCLK__HFCLK__KHZ, 48000
.set CYDEV_BCLK__HFCLK__MHZ, 48
.set CYDEV_BCLK__SYSCLK__HZ, 1500000
.set CYDEV_BCLK__SYSCLK__KHZ, 1500
.set CYDEV_BCLK__SYSCLK__MHZ, 1
.set CYDEV_CHIP_DIE_GEN4, 2
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 12
.set CYDEV_CHIP_DIE_PSOC4A, 5
.set CYDEV_CHIP_DIE_PSOC5LP, 11
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x112D11A1
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 5
.set CYDEV_CHIP_MEMBER_4C, 9
.set CYDEV_CHIP_MEMBER_4D, 3
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 6
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4L, 8
.set CYDEV_CHIP_MEMBER_4M, 7
.set CYDEV_CHIP_MEMBER_5A, 11
.set CYDEV_CHIP_MEMBER_5B, 10
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4M
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_GEN4_ES, 17
.set CYDEV_CHIP_REV_GEN4_ES2, 33
.set CYDEV_CHIP_REV_GEN4_PRODUCTION, 17
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4M_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 10
.set CYDEV_DFT_SELECT_CLK1, 11
.set CYDEV_DMA_CHANNELS_AVAILABLE, 8
.set CYDEV_HEAP_SIZE, 0x800
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_INTR_NUMBER_DMA, 13
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x1800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_VDDIO_MV, 3300
.set CYDEV_WDT_GENERATE_ISR, 0
.set CydwClock_1__DIV_ID, 0x00000040
.set CydwClock_1__DIV_REGISTER, CYREG_PERI_DIV_16_CTL0
.set CydwClock_1__PA_DIV_ID, 0x000000FF
.set CYIPBLOCK_m0s8can_VERSION, 1
.set CYIPBLOCK_m0s8cpussv2_VERSION, 1
.set CYIPBLOCK_m0s8csd_VERSION, 1
.set CYIPBLOCK_m0s8ioss_VERSION, 1
.set CYIPBLOCK_m0s8lcd_VERSION, 2
.set CYIPBLOCK_m0s8lpcomp_VERSION, 2
.set CYIPBLOCK_m0s8peri_VERSION, 1
.set CYIPBLOCK_m0s8scb_VERSION, 2
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
.set CYIPBLOCK_m0s8udbif_VERSION, 1
.set CYIPBLOCK_m0s8wco_VERSION, 1
.set CYIPBLOCK_s8pass4al_VERSION, 1
.set DMA_CHANNELS_USED__MASK, 0
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
