<!---

This file is used to generate your project datasheet. Please fill in the information below and delete any unused
sections.

You can also include images in this folder and reference them in the markdown. Each image must be less than
512 kb in size, and the combined size of all images must be less than 1 MB.
-->

## How it works

Badly probably.

Use a positive edge detector on the clock and its compliment.  Or together those dectors to get 2 positive pulses per period or a 2x clock.  Vary clk 2x pos pulse width by varying number of inv per detect. 

![Concept Diagram](https://github.com/ericsmi/tt08-ddr-throughput-test/blob/main/docs/clk2x.png?raw=true)

## How to test

Carefully.

## External hardware

Analog Discovery 3

