Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Wed Dec 13 14:38:18 2023
| Host             : DESKTOP-NE7H09B running 64-bit major release  (build 9200)
| Command          : report_power -file nexys_PIC_power_routed.rpt -pb nexys_PIC_power_summary_routed.pb -rpx nexys_PIC_power_routed.rpx
| Design           : nexys_PIC
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.213        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.116        |
| Device Static (W)        | 0.097        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 84.0         |
| Junction Temperature (C) | 26.0         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |    <0.001 |        8 |       --- |             --- |
| Slice Logic              |    <0.001 |     1291 |       --- |             --- |
|   LUT as Logic           |    <0.001 |      436 |     63400 |            0.69 |
|   LUT as Distributed RAM |    <0.001 |       24 |     19000 |            0.13 |
|   F7/F8 Muxes            |    <0.001 |      105 |     63400 |            0.17 |
|   Register               |    <0.001 |      666 |    126800 |            0.53 |
|   CARRY4                 |    <0.001 |        8 |     15850 |            0.05 |
|   Others                 |     0.000 |       16 |       --- |             --- |
| Signals                  |    <0.001 |      998 |       --- |             --- |
| Block RAM                |    <0.001 |      0.5 |       135 |            0.37 |
| MMCM                     |     0.112 |        1 |         6 |           16.67 |
| I/O                      |     0.002 |       55 |       210 |           26.19 |
| Static Power             |     0.097 |          |           |                 |
| Total                    |     0.213 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.017 |       0.002 |      0.015 |
| Vccaux    |       1.800 |     0.080 |       0.062 |      0.018 |
| Vcco33    |       3.300 |     0.005 |       0.001 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------------------+-----------------------------------+-----------------+
| Clock                | Domain                            | Constraint (ns) |
+----------------------+-----------------------------------+-----------------+
| CLK100MHZ            | CLK100MHZ                         |            10.0 |
| clk_out1_clk_wiz_0   | clk_20MHz/inst/clk_out1_clk_wiz_0 |            50.0 |
| clk_out1_clk_wiz_0_1 | clk_20MHz/inst/clk_out1_clk_wiz_0 |            50.0 |
| clkfbout_clk_wiz_0   | clk_20MHz/inst/clkfbout_clk_wiz_0 |            10.0 |
| clkfbout_clk_wiz_0_1 | clk_20MHz/inst/clkfbout_clk_wiz_0 |            10.0 |
| sys_clk_pin          | CLK100MHZ                         |            10.0 |
+----------------------+-----------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------+-----------+
| Name                                                       | Power (W) |
+------------------------------------------------------------+-----------+
| nexys_PIC                                                  |     0.116 |
|   UUT                                                      |     0.001 |
|     DMA_PHY                                                |    <0.001 |
|     RAM_PHY                                                |    <0.001 |
|       UUT1                                                 |    <0.001 |
|       UUT2                                                 |    <0.001 |
|         contents_ram_reg_0_127_0_0                         |    <0.001 |
|         contents_ram_reg_0_127_0_0__0                      |    <0.001 |
|         contents_ram_reg_0_127_0_0__1                      |    <0.001 |
|         contents_ram_reg_0_127_0_0__2                      |    <0.001 |
|         contents_ram_reg_0_127_0_0__3                      |    <0.001 |
|         contents_ram_reg_0_127_0_0__4                      |    <0.001 |
|         contents_ram_reg_0_127_0_0__5                      |    <0.001 |
|         contents_ram_reg_0_127_0_0__6                      |    <0.001 |
|         contents_ram_reg_0_63_0_0                          |    <0.001 |
|         contents_ram_reg_0_63_0_0__0                       |    <0.001 |
|         contents_ram_reg_0_63_0_0__1                       |    <0.001 |
|         contents_ram_reg_0_63_0_0__2                       |    <0.001 |
|         contents_ram_reg_0_63_0_0__3                       |    <0.001 |
|         contents_ram_reg_0_63_0_0__4                       |    <0.001 |
|         contents_ram_reg_0_63_0_0__5                       |    <0.001 |
|         contents_ram_reg_0_63_0_0__6                       |    <0.001 |
|     RS232_PHY                                              |    <0.001 |
|       Internal_memory                                      |    <0.001 |
|         U0                                                 |    <0.001 |
|           inst_fifo_gen                                    |    <0.001 |
|             gconvfifo.rf                                   |    <0.001 |
|               grf.rf                                       |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                   |    <0.001 |
|                   gr1.gr1_int.rfwft                        |    <0.001 |
|                   grss.rsts                                |    <0.001 |
|                   rpntr                                    |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                   |    <0.001 |
|                   gwss.wsts                                |    <0.001 |
|                   wpntr                                    |    <0.001 |
|                 gntv_or_sync_fifo.mem                      |    <0.001 |
|                   gbm.gbmg.gbmga.ngecc.bmg                 |    <0.001 |
|                     inst_blk_mem_gen                       |    <0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|                         valid.cstr                         |    <0.001 |
|                           ramloop[0].ram.r                 |    <0.001 |
|                             prim_noinit.ram                |    <0.001 |
|       Receiver                                             |    <0.001 |
|       Shift                                                |    <0.001 |
|       Transmitter                                          |    <0.001 |
|   clk_20MHz                                                |     0.112 |
|     inst                                                   |     0.112 |
+------------------------------------------------------------+-----------+


