// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_ce,
        data_1_val,
        data_6_val,
        data_9_val,
        data_12_val,
        data_15_val,
        data_21_val,
        data_22_val,
        data_26_val,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   ap_ce;
input  [11:0] data_1_val;
input  [7:0] data_6_val;
input  [12:0] data_9_val;
input  [11:0] data_12_val;
input  [11:0] data_15_val;
input  [8:0] data_21_val;
input  [12:0] data_22_val;
input  [12:0] data_26_val;
output  [16:0] ap_return_0;
output  [16:0] ap_return_1;
output  [16:0] ap_return_2;
output  [16:0] ap_return_3;
output  [16:0] ap_return_4;
output  [16:0] ap_return_5;
output  [16:0] ap_return_6;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
reg    ap_block_pp0_stage0_subdone;
wire   [14:0] mult_4_fu_279_p2;
reg   [14:0] mult_4_reg_2751;
wire    ap_block_pp0_stage0_11001;
reg   [12:0] data_26_val_read_reg_6176;
reg   [12:0] data_22_val_read_reg_6185;
reg   [8:0] data_21_val_read_reg_6194;
reg   [11:0] data_15_val_read_reg_6201;
reg   [11:0] data_12_val_read_reg_6210;
reg   [12:0] data_9_val_read_reg_6220;
reg   [7:0] data_6_val_read_reg_6229;
reg   [11:0] data_1_val_read_reg_6237;
wire   [7:0] mult_4_fu_279_p0;
wire   [7:0] mult_4_fu_279_p1;
wire    ap_block_pp0_stage0;
wire   [11:0] mult_24_fu_455_p0;
wire  signed [8:0] mult_24_fu_455_p1;
wire   [16:0] mult_1_fu_4811_p3;
wire   [14:0] tmp_57_fu_4822_p3;
wire   [17:0] zext_ln73_2_fu_4829_p1;
wire   [17:0] zext_ln73_1_fu_4818_p1;
wire   [17:0] mult_fu_4833_p2;
wire   [18:0] tmp_fu_4847_p3;
wire   [20:0] zext_ln73_3_fu_4854_p1;
wire   [15:0] tmp_58_fu_4864_p3;
wire   [20:0] sub_ln73_fu_4858_p2;
wire   [20:0] zext_ln73_7_fu_4871_p1;
wire   [20:0] mult_2_fu_4875_p2;
wire   [19:0] tmp_59_fu_4885_p3;
wire   [21:0] zext_ln73_8_fu_4892_p1;
wire   [21:0] sub_ln73_2_fu_4896_p2;
wire   [21:0] zext_ln73_9_fu_4902_p1;
wire   [21:0] mult_3_fu_4906_p2;
wire   [9:0] tmp_60_fu_4933_p3;
wire   [12:0] p_shl1_fu_4926_p3;
wire   [12:0] zext_ln73_10_fu_4940_p1;
wire   [12:0] mult_5_fu_4944_p2;
wire   [19:0] tmp_61_fu_4954_p3;
wire   [20:0] zext_ln73_11_fu_4961_p1;
wire   [20:0] mult_6_fu_4965_p2;
wire   [17:0] tmp_62_fu_4975_p3;
wire   [18:0] zext_ln73_12_fu_4982_p1;
wire   [18:0] mult_7_fu_4986_p2;
wire   [18:0] tmp_63_fu_4996_p3;
wire   [19:0] zext_ln73_13_fu_5003_p1;
wire  signed [19:0] mult_8_fu_5007_p2;
wire   [20:0] tmp_64_fu_5021_p3;
wire   [21:0] zext_ln73_14_fu_5028_p1;
wire   [21:0] mult_9_fu_5032_p2;
wire   [22:0] p_shl2_fu_5042_p3;
wire   [22:0] zext_ln73_15_fu_5049_p1;
wire   [22:0] mult_10_fu_5053_p2;
wire   [21:0] zext_ln73_16_fu_5063_p1;
wire   [21:0] mult_11_fu_5067_p2;
wire   [18:0] tmp_65_fu_5077_p3;
wire   [19:0] zext_ln73_18_fu_5084_p1;
wire   [19:0] mult_12_fu_5088_p2;
wire   [19:0] tmp_66_fu_5098_p3;
wire   [17:0] tmp_67_fu_5109_p3;
wire   [20:0] zext_ln73_20_fu_5116_p1;
wire   [20:0] zext_ln73_19_fu_5105_p1;
wire   [20:0] mult_13_fu_5120_p2;
wire   [20:0] tmp_68_fu_5130_p3;
wire   [21:0] zext_ln73_21_fu_5137_p1;
wire   [21:0] mult_14_fu_5141_p2;
wire   [21:0] zext_ln73_22_fu_5151_p1;
wire   [16:0] tmp_69_fu_5161_p3;
wire   [21:0] sub_ln73_14_fu_5155_p2;
wire   [21:0] zext_ln73_23_fu_5168_p1;
wire   [21:0] mult_15_fu_5172_p2;
wire   [21:0] zext_ln73_25_fu_5182_p1;
wire   [15:0] tmp_70_fu_5192_p3;
wire   [20:0] zext_ln73_26_fu_5199_p1;
wire   [20:0] mult_17_fu_5203_p2;
wire   [19:0] tmp_71_fu_5217_p3;
wire   [20:0] zext_ln73_27_fu_5224_p1;
wire   [20:0] mult_18_fu_5228_p2;
wire   [18:0] tmp_72_fu_5238_p3;
wire   [20:0] zext_ln73_28_fu_5245_p1;
wire   [16:0] tmp_73_fu_5255_p3;
wire   [20:0] sub_ln73_19_fu_5249_p2;
wire   [20:0] zext_ln73_29_fu_5262_p1;
wire   [19:0] zext_ln73_31_fu_5276_p1;
wire   [19:0] zext_ln73_30_fu_5272_p1;
wire   [19:0] mult_20_fu_5280_p2;
wire   [18:0] zext_ln73_32_fu_5290_p1;
wire   [18:0] mult_21_fu_5294_p2;
wire   [20:0] mult_22_fu_5304_p2;
wire   [15:0] tmp_74_fu_5314_p3;
wire   [19:0] zext_ln73_33_fu_5321_p1;
wire   [19:0] mult_23_fu_5325_p2;
wire   [20:0] mult_24_fu_455_p2;
wire   [16:0] tmp_75_fu_5339_p3;
wire   [17:0] zext_ln73_34_fu_5346_p1;
wire  signed [17:0] mult_25_fu_5350_p2;
wire   [17:0] tmp_76_fu_5364_p3;
wire   [18:0] zext_ln73_35_fu_5371_p1;
wire   [18:0] mult_26_fu_5375_p2;
wire   [18:0] tmp_77_fu_5385_p3;
wire   [19:0] zext_ln73_36_fu_5392_p1;
wire   [19:0] mult_27_fu_5396_p2;
wire   [17:0] mult_29_fu_5406_p3;
wire   [18:0] zext_ln73_37_fu_5413_p1;
wire   [18:0] mult_28_fu_5417_p2;
wire   [18:0] mult_30_fu_5431_p3;
wire   [21:0] tmp_79_fu_5446_p3;
wire   [22:0] zext_ln73_38_fu_5453_p1;
wire   [22:0] mult_31_fu_5457_p2;
wire   [14:0] tmp_80_fu_5474_p3;
wire   [16:0] p_shl3_fu_5467_p3;
wire   [16:0] zext_ln73_39_fu_5481_p1;
wire   [16:0] mult_32_fu_5485_p2;
wire   [16:0] tmp_81_fu_5498_p3;
wire   [17:0] zext_ln73_40_fu_5505_p1;
wire   [17:0] mult_33_fu_5509_p2;
wire   [17:0] mult_34_fu_5519_p3;
wire   [18:0] tmp_82_fu_5530_p3;
wire   [20:0] zext_ln73_41_fu_5537_p1;
wire   [20:0] sub_ln73_32_fu_5541_p2;
wire   [20:0] zext_ln73_42_fu_5547_p1;
wire   [19:0] tmp_83_fu_5557_p3;
wire   [20:0] zext_ln73_44_fu_5568_p1;
wire   [20:0] zext_ln73_43_fu_5564_p1;
wire   [19:0] zext_ln73_45_fu_5578_p1;
wire  signed [19:0] sext_ln17_fu_4839_p1;
wire  signed [19:0] sext_ln17_4_fu_4992_p1;
wire   [19:0] add_ln58_fu_5588_p2;
wire  signed [20:0] sext_ln17_9_fu_5094_p1;
wire  signed [20:0] sext_ln17_15_fu_5286_p1;
wire   [20:0] add_ln58_1_fu_5598_p2;
wire  signed [21:0] sext_ln58_1_fu_5604_p1;
wire  signed [21:0] sext_ln58_fu_5594_p1;
wire   [21:0] add_ln58_2_fu_5608_p2;
wire   [18:0] sub_ln58_fu_5618_p2;
wire   [20:0] mult_35_fu_5551_p2;
wire   [20:0] add_ln58_3_fu_5628_p2;
wire  signed [20:0] sext_ln58_3_fu_5624_p1;
wire   [20:0] add_ln58_4_fu_5634_p2;
wire  signed [22:0] sext_ln58_4_fu_5640_p1;
wire  signed [22:0] sext_ln58_2_fu_5614_p1;
wire  signed [22:0] sext_ln17_6_fu_5017_p1;
wire  signed [22:0] sext_ln17_11_fu_5147_p1;
wire   [22:0] add_ln58_6_fu_5650_p2;
wire   [22:0] zext_ln17_fu_4843_p1;
wire   [20:0] mult_19_fu_5266_p2;
wire   [20:0] zext_ln17_5_fu_5427_p1;
wire   [20:0] add_ln58_8_fu_5662_p2;
wire   [20:0] mult_36_fu_5572_p2;
wire   [20:0] add_ln58_9_fu_5672_p2;
wire  signed [21:0] sext_ln58_6_fu_5678_p1;
wire  signed [21:0] sext_ln58_5_fu_5668_p1;
wire   [21:0] add_ln58_10_fu_5682_p2;
wire  signed [22:0] sext_ln58_7_fu_5688_p1;
wire   [22:0] add_ln58_7_fu_5656_p2;
wire   [17:0] zext_ln17_1_fu_4922_p1;
wire   [17:0] sub_ln58_1_fu_5698_p2;
wire  signed [22:0] sext_ln17_7_fu_5038_p1;
wire  signed [22:0] sext_ln17_12_fu_5178_p1;
wire   [22:0] add_ln58_12_fu_5708_p2;
wire  signed [22:0] sext_ln58_8_fu_5704_p1;
wire   [22:0] add_ln58_13_fu_5714_p2;
wire   [19:0] zext_ln17_4_fu_5300_p1;
wire  signed [19:0] sext_ln17_21_fu_5381_p1;
wire   [19:0] add_ln58_14_fu_5724_p2;
wire   [20:0] add_ln58_15_fu_5734_p2;
wire   [20:0] zext_ln17_7_fu_5442_p1;
wire   [20:0] add_ln58_16_fu_5740_p2;
wire  signed [20:0] sext_ln58_10_fu_5730_p1;
wire   [20:0] add_ln58_17_fu_5746_p2;
wire  signed [23:0] sext_ln58_11_fu_5752_p1;
wire  signed [23:0] sext_ln58_9_fu_5720_p1;
wire  signed [21:0] sext_ln17_1_fu_4881_p1;
wire  signed [21:0] sext_ln17_3_fu_4971_p1;
wire   [21:0] add_ln58_19_fu_5762_p2;
wire  signed [21:0] sext_ln17_10_fu_5126_p1;
wire  signed [21:0] sext_ln17_16_fu_5310_p1;
wire   [21:0] add_ln58_20_fu_5772_p2;
wire  signed [22:0] sext_ln58_13_fu_5778_p1;
wire  signed [22:0] sext_ln58_12_fu_5768_p1;
wire  signed [19:0] sext_ln17_20_fu_5360_p1;
wire   [19:0] zext_ln17_6_fu_5438_p1;
wire  signed [18:0] sext_ln17_25_fu_5515_p1;
wire   [18:0] add_ln58_23_fu_5794_p2;
wire  signed [19:0] sext_ln58_14_fu_5800_p1;
wire   [19:0] add_ln58_22_fu_5788_p2;
wire   [19:0] add_ln58_24_fu_5804_p2;
wire  signed [22:0] sext_ln58_15_fu_5810_p1;
wire   [22:0] add_ln58_21_fu_5782_p2;
wire   [13:0] zext_ln73_24_fu_5495_p1;
wire   [13:0] zext_ln73_4_fu_4916_p1;
wire   [13:0] tmp3_fu_5820_p2;
wire  signed [23:0] sext_ln17_2_fu_4912_p1;
wire   [23:0] zext_ln17_3_fu_5059_p1;
wire  signed [22:0] sext_ln17_14_fu_5234_p1;
wire   [22:0] add_ln58_27_fu_5840_p2;
wire  signed [23:0] sext_ln58_16_fu_5846_p1;
wire   [23:0] add_ln58_26_fu_5834_p2;
wire   [23:0] add_ln58_28_fu_5850_p2;
wire  signed [23:0] sext_ln17_19_fu_5356_p1;
wire  signed [23:0] sext_ln17_24_fu_5463_p1;
wire   [22:0] p_shl4_fu_5826_p3;
wire   [22:0] sub_ln58_2_fu_5866_p2;
wire  signed [23:0] sext_ln58_18_fu_5872_p1;
wire   [23:0] add_ln58_29_fu_5860_p2;
wire   [23:0] add_ln58_30_fu_5876_p2;
wire  signed [24:0] sext_ln58_19_fu_5882_p1;
wire  signed [24:0] sext_ln58_17_fu_5856_p1;
wire   [17:0] zext_ln17_2_fu_4950_p1;
wire   [17:0] sub_ln58_3_fu_5892_p2;
wire  signed [21:0] sext_ln17_5_fu_5013_p1;
wire   [21:0] mult_16_fu_5186_p2;
wire   [21:0] add_ln58_32_fu_5902_p2;
wire  signed [21:0] sext_ln58_20_fu_5898_p1;
wire   [21:0] add_ln58_33_fu_5908_p2;
wire  signed [20:0] sext_ln17_17_fu_5331_p1;
wire  signed [20:0] sext_ln17_23_fu_5423_p1;
wire   [19:0] mult_37_fu_5582_p2;
wire   [19:0] add_ln58_35_fu_5924_p2;
wire   [20:0] zext_ln58_fu_5930_p1;
wire   [20:0] add_ln58_34_fu_5918_p2;
wire   [20:0] add_ln58_36_fu_5934_p2;
wire  signed [22:0] sext_ln58_22_fu_5940_p1;
wire  signed [22:0] sext_ln58_21_fu_5914_p1;
wire   [12:0] zext_ln73_fu_4808_p1;
wire   [12:0] zext_ln73_5_fu_4919_p1;
wire   [12:0] add_ln58_38_fu_5950_p2;
wire   [17:0] tmp_84_fu_5964_p3;
wire   [19:0] p_shl_fu_5956_p3;
wire   [19:0] zext_ln58_1_fu_5972_p1;
wire   [19:0] sub_ln58_4_fu_5976_p2;
wire  signed [22:0] sext_ln17_8_fu_5073_p1;
wire  signed [22:0] sext_ln17_13_fu_5209_p1;
wire   [22:0] add_ln58_39_fu_5986_p2;
wire   [22:0] zext_ln58_2_fu_5982_p1;
wire  signed [21:0] sext_ln17_18_fu_5335_p1;
wire  signed [21:0] sext_ln17_22_fu_5402_p1;
wire   [18:0] zext_ln17_9_fu_5526_p1;
wire   [18:0] add_ln58_42_fu_6004_p2;
wire  signed [19:0] sext_ln58_23_fu_6010_p1;
wire   [19:0] zext_ln17_8_fu_5491_p1;
wire   [19:0] add_ln58_43_fu_6014_p2;
wire  signed [21:0] sext_ln58_24_fu_6020_p1;
wire   [21:0] add_ln58_41_fu_5998_p2;
wire   [21:0] add_ln58_44_fu_6024_p2;
wire  signed [22:0] sext_ln58_25_fu_6030_p1;
wire   [22:0] add_ln58_40_fu_5992_p2;
wire   [22:0] add_ln58_5_fu_5644_p2;
wire   [14:0] trunc_ln_fu_6040_p4;
wire   [22:0] add_ln58_11_fu_5692_p2;
wire   [14:0] trunc_ln111_1_fu_6054_p4;
wire   [23:0] add_ln58_18_fu_5756_p2;
wire   [15:0] trunc_ln111_2_fu_6068_p4;
wire   [22:0] add_ln58_25_fu_5814_p2;
wire   [14:0] trunc_ln111_3_fu_6082_p4;
wire   [24:0] add_ln58_31_fu_5886_p2;
wire   [22:0] add_ln58_37_fu_5944_p2;
wire   [14:0] trunc_ln111_5_fu_6106_p4;
wire   [22:0] add_ln58_45_fu_6034_p2;
wire   [14:0] trunc_ln111_6_fu_6120_p4;
wire  signed [16:0] sext_ln111_fu_6050_p1;
wire  signed [16:0] sext_ln111_1_fu_6064_p1;
wire  signed [16:0] sext_ln111_2_fu_6078_p1;
wire  signed [16:0] sext_ln111_3_fu_6092_p1;
wire  signed [16:0] sext_ln111_4_fu_6116_p1;
wire  signed [16:0] sext_ln111_5_fu_6130_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire   [20:0] mult_24_fu_455_p00;
wire   [14:0] mult_4_fu_279_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

myproject_mul_8ns_8ns_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 15 ))
mul_8ns_8ns_15_1_1_U137(
    .din0(mult_4_fu_279_p0),
    .din1(mult_4_fu_279_p1),
    .dout(mult_4_fu_279_p2)
);

myproject_mul_12ns_9s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 21 ))
mul_12ns_9s_21_1_1_U138(
    .din0(mult_24_fu_455_p0),
    .din1(mult_24_fu_455_p1),
    .dout(mult_24_fu_455_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        data_12_val_read_reg_6210 <= data_12_val;
        data_15_val_read_reg_6201 <= data_15_val;
        data_1_val_read_reg_6237 <= data_1_val;
        data_21_val_read_reg_6194 <= data_21_val;
        data_22_val_read_reg_6185 <= data_22_val;
        data_26_val_read_reg_6176 <= data_26_val;
        data_6_val_read_reg_6229 <= data_6_val;
        data_9_val_read_reg_6220 <= data_9_val;
        mult_4_reg_2751 <= mult_4_fu_279_p2;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln58_10_fu_5682_p2 = ($signed(sext_ln58_6_fu_5678_p1) + $signed(sext_ln58_5_fu_5668_p1));

assign add_ln58_11_fu_5692_p2 = ($signed(sext_ln58_7_fu_5688_p1) + $signed(add_ln58_7_fu_5656_p2));

assign add_ln58_12_fu_5708_p2 = ($signed(sext_ln17_7_fu_5038_p1) + $signed(sext_ln17_12_fu_5178_p1));

assign add_ln58_13_fu_5714_p2 = ($signed(add_ln58_12_fu_5708_p2) + $signed(sext_ln58_8_fu_5704_p1));

assign add_ln58_14_fu_5724_p2 = ($signed(zext_ln17_4_fu_5300_p1) + $signed(sext_ln17_21_fu_5381_p1));

assign add_ln58_15_fu_5734_p2 = ($signed(mult_36_fu_5572_p2) + $signed(21'd2097024));

assign add_ln58_16_fu_5740_p2 = (add_ln58_15_fu_5734_p2 + zext_ln17_7_fu_5442_p1);

assign add_ln58_17_fu_5746_p2 = ($signed(add_ln58_16_fu_5740_p2) + $signed(sext_ln58_10_fu_5730_p1));

assign add_ln58_18_fu_5756_p2 = ($signed(sext_ln58_11_fu_5752_p1) + $signed(sext_ln58_9_fu_5720_p1));

assign add_ln58_19_fu_5762_p2 = ($signed(sext_ln17_1_fu_4881_p1) + $signed(sext_ln17_3_fu_4971_p1));

assign add_ln58_1_fu_5598_p2 = ($signed(sext_ln17_9_fu_5094_p1) + $signed(sext_ln17_15_fu_5286_p1));

assign add_ln58_20_fu_5772_p2 = ($signed(sext_ln17_10_fu_5126_p1) + $signed(sext_ln17_16_fu_5310_p1));

assign add_ln58_21_fu_5782_p2 = ($signed(sext_ln58_13_fu_5778_p1) + $signed(sext_ln58_12_fu_5768_p1));

assign add_ln58_22_fu_5788_p2 = ($signed(sext_ln17_20_fu_5360_p1) + $signed(zext_ln17_6_fu_5438_p1));

assign add_ln58_23_fu_5794_p2 = ($signed(sext_ln17_25_fu_5515_p1) + $signed(19'd523904));

assign add_ln58_24_fu_5804_p2 = ($signed(sext_ln58_14_fu_5800_p1) + $signed(add_ln58_22_fu_5788_p2));

assign add_ln58_25_fu_5814_p2 = ($signed(sext_ln58_15_fu_5810_p1) + $signed(add_ln58_21_fu_5782_p2));

assign add_ln58_26_fu_5834_p2 = ($signed(sext_ln17_2_fu_4912_p1) + $signed(zext_ln17_3_fu_5059_p1));

assign add_ln58_27_fu_5840_p2 = ($signed(sext_ln17_11_fu_5147_p1) + $signed(sext_ln17_14_fu_5234_p1));

assign add_ln58_28_fu_5850_p2 = ($signed(sext_ln58_16_fu_5846_p1) + $signed(add_ln58_26_fu_5834_p2));

assign add_ln58_29_fu_5860_p2 = ($signed(sext_ln17_19_fu_5356_p1) + $signed(sext_ln17_24_fu_5463_p1));

assign add_ln58_2_fu_5608_p2 = ($signed(sext_ln58_1_fu_5604_p1) + $signed(sext_ln58_fu_5594_p1));

assign add_ln58_30_fu_5876_p2 = ($signed(sext_ln58_18_fu_5872_p1) + $signed(add_ln58_29_fu_5860_p2));

assign add_ln58_31_fu_5886_p2 = ($signed(sext_ln58_19_fu_5882_p1) + $signed(sext_ln58_17_fu_5856_p1));

assign add_ln58_32_fu_5902_p2 = ($signed(sext_ln17_5_fu_5013_p1) + $signed(mult_16_fu_5186_p2));

assign add_ln58_33_fu_5908_p2 = ($signed(add_ln58_32_fu_5902_p2) + $signed(sext_ln58_20_fu_5898_p1));

assign add_ln58_34_fu_5918_p2 = ($signed(sext_ln17_17_fu_5331_p1) + $signed(sext_ln17_23_fu_5423_p1));

assign add_ln58_35_fu_5924_p2 = (mult_37_fu_5582_p2 + 20'd3840);

assign add_ln58_36_fu_5934_p2 = (zext_ln58_fu_5930_p1 + add_ln58_34_fu_5918_p2);

assign add_ln58_37_fu_5944_p2 = ($signed(sext_ln58_22_fu_5940_p1) + $signed(sext_ln58_21_fu_5914_p1));

assign add_ln58_38_fu_5950_p2 = (zext_ln73_fu_4808_p1 + zext_ln73_5_fu_4919_p1);

assign add_ln58_39_fu_5986_p2 = ($signed(sext_ln17_8_fu_5073_p1) + $signed(sext_ln17_13_fu_5209_p1));

assign add_ln58_3_fu_5628_p2 = ($signed(mult_35_fu_5551_p2) + $signed(21'd2096896));

assign add_ln58_40_fu_5992_p2 = (add_ln58_39_fu_5986_p2 + zext_ln58_2_fu_5982_p1);

assign add_ln58_41_fu_5998_p2 = ($signed(sext_ln17_18_fu_5335_p1) + $signed(sext_ln17_22_fu_5402_p1));

assign add_ln58_42_fu_6004_p2 = ($signed(zext_ln17_9_fu_5526_p1) + $signed(19'd524160));

assign add_ln58_43_fu_6014_p2 = ($signed(sext_ln58_23_fu_6010_p1) + $signed(zext_ln17_8_fu_5491_p1));

assign add_ln58_44_fu_6024_p2 = ($signed(sext_ln58_24_fu_6020_p1) + $signed(add_ln58_41_fu_5998_p2));

assign add_ln58_45_fu_6034_p2 = ($signed(sext_ln58_25_fu_6030_p1) + $signed(add_ln58_40_fu_5992_p2));

assign add_ln58_4_fu_5634_p2 = ($signed(add_ln58_3_fu_5628_p2) + $signed(sext_ln58_3_fu_5624_p1));

assign add_ln58_5_fu_5644_p2 = ($signed(sext_ln58_4_fu_5640_p1) + $signed(sext_ln58_2_fu_5614_p1));

assign add_ln58_6_fu_5650_p2 = ($signed(sext_ln17_6_fu_5017_p1) + $signed(sext_ln17_11_fu_5147_p1));

assign add_ln58_7_fu_5656_p2 = (add_ln58_6_fu_5650_p2 + zext_ln17_fu_4843_p1);

assign add_ln58_8_fu_5662_p2 = (mult_19_fu_5266_p2 + zext_ln17_5_fu_5427_p1);

assign add_ln58_9_fu_5672_p2 = (mult_36_fu_5572_p2 + 21'd1024);

assign add_ln58_fu_5588_p2 = ($signed(sext_ln17_fu_4839_p1) + $signed(sext_ln17_4_fu_4992_p1));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = (1'b0 == ap_ce);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_return_0 = sext_ln111_fu_6050_p1;

assign ap_return_1 = sext_ln111_1_fu_6064_p1;

assign ap_return_2 = sext_ln111_2_fu_6078_p1;

assign ap_return_3 = sext_ln111_3_fu_6092_p1;

assign ap_return_4 = {{add_ln58_31_fu_5886_p2[24:8]}};

assign ap_return_5 = sext_ln111_4_fu_6116_p1;

assign ap_return_6 = sext_ln111_5_fu_6130_p1;

assign mult_10_fu_5053_p2 = (p_shl2_fu_5042_p3 - zext_ln73_15_fu_5049_p1);

assign mult_11_fu_5067_p2 = (zext_ln73_16_fu_5063_p1 - zext_ln73_14_fu_5028_p1);

assign mult_12_fu_5088_p2 = (20'd0 - zext_ln73_18_fu_5084_p1);

assign mult_13_fu_5120_p2 = (zext_ln73_20_fu_5116_p1 - zext_ln73_19_fu_5105_p1);

assign mult_14_fu_5141_p2 = (22'd0 - zext_ln73_21_fu_5137_p1);

assign mult_15_fu_5172_p2 = (sub_ln73_14_fu_5155_p2 - zext_ln73_23_fu_5168_p1);

assign mult_16_fu_5186_p2 = (sub_ln73_14_fu_5155_p2 - zext_ln73_25_fu_5182_p1);

assign mult_17_fu_5203_p2 = (zext_ln73_26_fu_5199_p1 - zext_ln73_19_fu_5105_p1);

assign mult_18_fu_5228_p2 = (21'd0 - zext_ln73_27_fu_5224_p1);

assign mult_19_fu_5266_p2 = (sub_ln73_19_fu_5249_p2 - zext_ln73_29_fu_5262_p1);

assign mult_1_fu_4811_p3 = {{data_1_val_read_reg_6237}, {5'd0}};

assign mult_20_fu_5280_p2 = (zext_ln73_31_fu_5276_p1 - zext_ln73_30_fu_5272_p1);

assign mult_21_fu_5294_p2 = (tmp_72_fu_5238_p3 - zext_ln73_32_fu_5290_p1);

assign mult_22_fu_5304_p2 = (zext_ln73_29_fu_5262_p1 - zext_ln73_27_fu_5224_p1);

assign mult_23_fu_5325_p2 = (zext_ln73_33_fu_5321_p1 - zext_ln73_30_fu_5272_p1);

assign mult_24_fu_455_p0 = mult_24_fu_455_p00;

assign mult_24_fu_455_p00 = data_15_val_read_reg_6201;

assign mult_24_fu_455_p1 = 21'd2096976;

assign mult_25_fu_5350_p2 = (18'd0 - zext_ln73_34_fu_5346_p1);

assign mult_26_fu_5375_p2 = (19'd0 - zext_ln73_35_fu_5371_p1);

assign mult_27_fu_5396_p2 = (20'd0 - zext_ln73_36_fu_5392_p1);

assign mult_28_fu_5417_p2 = (19'd0 - zext_ln73_37_fu_5413_p1);

assign mult_29_fu_5406_p3 = {{data_22_val_read_reg_6185}, {5'd0}};

assign mult_2_fu_4875_p2 = (sub_ln73_fu_4858_p2 - zext_ln73_7_fu_4871_p1);

assign mult_30_fu_5431_p3 = {{data_22_val_read_reg_6185}, {6'd0}};

assign mult_31_fu_5457_p2 = (23'd0 - zext_ln73_38_fu_5453_p1);

assign mult_32_fu_5485_p2 = (p_shl3_fu_5467_p3 - zext_ln73_39_fu_5481_p1);

assign mult_33_fu_5509_p2 = (18'd0 - zext_ln73_40_fu_5505_p1);

assign mult_34_fu_5519_p3 = {{data_26_val_read_reg_6176}, {5'd0}};

assign mult_35_fu_5551_p2 = (sub_ln73_32_fu_5541_p2 - zext_ln73_42_fu_5547_p1);

assign mult_36_fu_5572_p2 = (zext_ln73_44_fu_5568_p1 - zext_ln73_43_fu_5564_p1);

assign mult_37_fu_5582_p2 = (tmp_83_fu_5557_p3 - zext_ln73_45_fu_5578_p1);

assign mult_3_fu_4906_p2 = (sub_ln73_2_fu_4896_p2 - zext_ln73_9_fu_4902_p1);

assign mult_4_fu_279_p0 = mult_4_fu_279_p00;

assign mult_4_fu_279_p00 = data_6_val;

assign mult_4_fu_279_p1 = 15'd92;

assign mult_5_fu_4944_p2 = (p_shl1_fu_4926_p3 - zext_ln73_10_fu_4940_p1);

assign mult_6_fu_4965_p2 = (21'd0 - zext_ln73_11_fu_4961_p1);

assign mult_7_fu_4986_p2 = (19'd0 - zext_ln73_12_fu_4982_p1);

assign mult_8_fu_5007_p2 = (20'd0 - zext_ln73_13_fu_5003_p1);

assign mult_9_fu_5032_p2 = (22'd0 - zext_ln73_14_fu_5028_p1);

assign mult_fu_4833_p2 = (zext_ln73_2_fu_4829_p1 - zext_ln73_1_fu_4818_p1);

assign p_shl1_fu_4926_p3 = {{data_6_val_read_reg_6229}, {5'd0}};

assign p_shl2_fu_5042_p3 = {{data_9_val_read_reg_6220}, {10'd0}};

assign p_shl3_fu_5467_p3 = {{data_22_val_read_reg_6185}, {4'd0}};

assign p_shl4_fu_5826_p3 = {{tmp3_fu_5820_p2}, {9'd0}};

assign p_shl_fu_5956_p3 = {{add_ln58_38_fu_5950_p2}, {7'd0}};

assign sext_ln111_1_fu_6064_p1 = $signed(trunc_ln111_1_fu_6054_p4);

assign sext_ln111_2_fu_6078_p1 = $signed(trunc_ln111_2_fu_6068_p4);

assign sext_ln111_3_fu_6092_p1 = $signed(trunc_ln111_3_fu_6082_p4);

assign sext_ln111_4_fu_6116_p1 = $signed(trunc_ln111_5_fu_6106_p4);

assign sext_ln111_5_fu_6130_p1 = $signed(trunc_ln111_6_fu_6120_p4);

assign sext_ln111_fu_6050_p1 = $signed(trunc_ln_fu_6040_p4);

assign sext_ln17_10_fu_5126_p1 = $signed(mult_13_fu_5120_p2);

assign sext_ln17_11_fu_5147_p1 = $signed(mult_14_fu_5141_p2);

assign sext_ln17_12_fu_5178_p1 = $signed(mult_15_fu_5172_p2);

assign sext_ln17_13_fu_5209_p1 = $signed(mult_17_fu_5203_p2);

assign sext_ln17_14_fu_5234_p1 = $signed(mult_18_fu_5228_p2);

assign sext_ln17_15_fu_5286_p1 = $signed(mult_20_fu_5280_p2);

assign sext_ln17_16_fu_5310_p1 = $signed(mult_22_fu_5304_p2);

assign sext_ln17_17_fu_5331_p1 = $signed(mult_23_fu_5325_p2);

assign sext_ln17_18_fu_5335_p1 = $signed(mult_24_fu_455_p2);

assign sext_ln17_19_fu_5356_p1 = mult_25_fu_5350_p2;

assign sext_ln17_1_fu_4881_p1 = $signed(mult_2_fu_4875_p2);

assign sext_ln17_20_fu_5360_p1 = mult_25_fu_5350_p2;

assign sext_ln17_21_fu_5381_p1 = $signed(mult_26_fu_5375_p2);

assign sext_ln17_22_fu_5402_p1 = $signed(mult_27_fu_5396_p2);

assign sext_ln17_23_fu_5423_p1 = $signed(mult_28_fu_5417_p2);

assign sext_ln17_24_fu_5463_p1 = $signed(mult_31_fu_5457_p2);

assign sext_ln17_25_fu_5515_p1 = $signed(mult_33_fu_5509_p2);

assign sext_ln17_2_fu_4912_p1 = $signed(mult_3_fu_4906_p2);

assign sext_ln17_3_fu_4971_p1 = $signed(mult_6_fu_4965_p2);

assign sext_ln17_4_fu_4992_p1 = $signed(mult_7_fu_4986_p2);

assign sext_ln17_5_fu_5013_p1 = mult_8_fu_5007_p2;

assign sext_ln17_6_fu_5017_p1 = mult_8_fu_5007_p2;

assign sext_ln17_7_fu_5038_p1 = $signed(mult_9_fu_5032_p2);

assign sext_ln17_8_fu_5073_p1 = $signed(mult_11_fu_5067_p2);

assign sext_ln17_9_fu_5094_p1 = $signed(mult_12_fu_5088_p2);

assign sext_ln17_fu_4839_p1 = $signed(mult_fu_4833_p2);

assign sext_ln58_10_fu_5730_p1 = $signed(add_ln58_14_fu_5724_p2);

assign sext_ln58_11_fu_5752_p1 = $signed(add_ln58_17_fu_5746_p2);

assign sext_ln58_12_fu_5768_p1 = $signed(add_ln58_19_fu_5762_p2);

assign sext_ln58_13_fu_5778_p1 = $signed(add_ln58_20_fu_5772_p2);

assign sext_ln58_14_fu_5800_p1 = $signed(add_ln58_23_fu_5794_p2);

assign sext_ln58_15_fu_5810_p1 = $signed(add_ln58_24_fu_5804_p2);

assign sext_ln58_16_fu_5846_p1 = $signed(add_ln58_27_fu_5840_p2);

assign sext_ln58_17_fu_5856_p1 = $signed(add_ln58_28_fu_5850_p2);

assign sext_ln58_18_fu_5872_p1 = $signed(sub_ln58_2_fu_5866_p2);

assign sext_ln58_19_fu_5882_p1 = $signed(add_ln58_30_fu_5876_p2);

assign sext_ln58_1_fu_5604_p1 = $signed(add_ln58_1_fu_5598_p2);

assign sext_ln58_20_fu_5898_p1 = $signed(sub_ln58_3_fu_5892_p2);

assign sext_ln58_21_fu_5914_p1 = $signed(add_ln58_33_fu_5908_p2);

assign sext_ln58_22_fu_5940_p1 = $signed(add_ln58_36_fu_5934_p2);

assign sext_ln58_23_fu_6010_p1 = $signed(add_ln58_42_fu_6004_p2);

assign sext_ln58_24_fu_6020_p1 = $signed(add_ln58_43_fu_6014_p2);

assign sext_ln58_25_fu_6030_p1 = $signed(add_ln58_44_fu_6024_p2);

assign sext_ln58_2_fu_5614_p1 = $signed(add_ln58_2_fu_5608_p2);

assign sext_ln58_3_fu_5624_p1 = $signed(sub_ln58_fu_5618_p2);

assign sext_ln58_4_fu_5640_p1 = $signed(add_ln58_4_fu_5634_p2);

assign sext_ln58_5_fu_5668_p1 = $signed(add_ln58_8_fu_5662_p2);

assign sext_ln58_6_fu_5678_p1 = $signed(add_ln58_9_fu_5672_p2);

assign sext_ln58_7_fu_5688_p1 = $signed(add_ln58_10_fu_5682_p2);

assign sext_ln58_8_fu_5704_p1 = $signed(sub_ln58_1_fu_5698_p2);

assign sext_ln58_9_fu_5720_p1 = $signed(add_ln58_13_fu_5714_p2);

assign sext_ln58_fu_5594_p1 = $signed(add_ln58_fu_5588_p2);

assign sub_ln58_1_fu_5698_p2 = (zext_ln17_1_fu_4922_p1 - zext_ln73_1_fu_4818_p1);

assign sub_ln58_2_fu_5866_p2 = (23'd524288 - p_shl4_fu_5826_p3);

assign sub_ln58_3_fu_5892_p2 = (zext_ln17_2_fu_4950_p1 - zext_ln73_1_fu_4818_p1);

assign sub_ln58_4_fu_5976_p2 = (p_shl_fu_5956_p3 - zext_ln58_1_fu_5972_p1);

assign sub_ln58_fu_5618_p2 = (zext_ln73_37_fu_5413_p1 - zext_ln73_35_fu_5371_p1);

assign sub_ln73_14_fu_5155_p2 = (22'd0 - zext_ln73_22_fu_5151_p1);

assign sub_ln73_19_fu_5249_p2 = (21'd0 - zext_ln73_28_fu_5245_p1);

assign sub_ln73_2_fu_4896_p2 = (22'd0 - zext_ln73_8_fu_4892_p1);

assign sub_ln73_32_fu_5541_p2 = (21'd0 - zext_ln73_41_fu_5537_p1);

assign sub_ln73_fu_4858_p2 = (21'd0 - zext_ln73_3_fu_4854_p1);

assign tmp3_fu_5820_p2 = (zext_ln73_24_fu_5495_p1 + zext_ln73_4_fu_4916_p1);

assign tmp_57_fu_4822_p3 = {{data_1_val_read_reg_6237}, {3'd0}};

assign tmp_58_fu_4864_p3 = {{data_1_val_read_reg_6237}, {4'd0}};

assign tmp_59_fu_4885_p3 = {{data_1_val_read_reg_6237}, {8'd0}};

assign tmp_60_fu_4933_p3 = {{data_6_val_read_reg_6229}, {2'd0}};

assign tmp_61_fu_4954_p3 = {{data_9_val_read_reg_6220}, {7'd0}};

assign tmp_62_fu_4975_p3 = {{data_9_val_read_reg_6220}, {5'd0}};

assign tmp_63_fu_4996_p3 = {{data_9_val_read_reg_6220}, {6'd0}};

assign tmp_64_fu_5021_p3 = {{data_9_val_read_reg_6220}, {8'd0}};

assign tmp_65_fu_5077_p3 = {{data_12_val_read_reg_6210}, {7'd0}};

assign tmp_66_fu_5098_p3 = {{data_12_val_read_reg_6210}, {8'd0}};

assign tmp_67_fu_5109_p3 = {{data_12_val_read_reg_6210}, {6'd0}};

assign tmp_68_fu_5130_p3 = {{data_12_val_read_reg_6210}, {9'd0}};

assign tmp_69_fu_5161_p3 = {{data_12_val_read_reg_6210}, {5'd0}};

assign tmp_70_fu_5192_p3 = {{data_12_val_read_reg_6210}, {4'd0}};

assign tmp_71_fu_5217_p3 = {{data_15_val_read_reg_6201}, {8'd0}};

assign tmp_72_fu_5238_p3 = {{data_15_val_read_reg_6201}, {7'd0}};

assign tmp_73_fu_5255_p3 = {{data_15_val_read_reg_6201}, {5'd0}};

assign tmp_74_fu_5314_p3 = {{data_15_val_read_reg_6201}, {4'd0}};

assign tmp_75_fu_5339_p3 = {{data_21_val_read_reg_6194}, {8'd0}};

assign tmp_76_fu_5364_p3 = {{data_21_val_read_reg_6194}, {9'd0}};

assign tmp_77_fu_5385_p3 = {{data_21_val_read_reg_6194}, {10'd0}};

assign tmp_79_fu_5446_p3 = {{data_22_val_read_reg_6185}, {9'd0}};

assign tmp_80_fu_5474_p3 = {{data_22_val_read_reg_6185}, {2'd0}};

assign tmp_81_fu_5498_p3 = {{data_26_val_read_reg_6176}, {4'd0}};

assign tmp_82_fu_5530_p3 = {{data_26_val_read_reg_6176}, {6'd0}};

assign tmp_83_fu_5557_p3 = {{data_26_val_read_reg_6176}, {7'd0}};

assign tmp_84_fu_5964_p3 = {{add_ln58_38_fu_5950_p2}, {5'd0}};

assign tmp_fu_4847_p3 = {{data_1_val_read_reg_6237}, {7'd0}};

assign trunc_ln111_1_fu_6054_p4 = {{add_ln58_11_fu_5692_p2[22:8]}};

assign trunc_ln111_2_fu_6068_p4 = {{add_ln58_18_fu_5756_p2[23:8]}};

assign trunc_ln111_3_fu_6082_p4 = {{add_ln58_25_fu_5814_p2[22:8]}};

assign trunc_ln111_5_fu_6106_p4 = {{add_ln58_37_fu_5944_p2[22:8]}};

assign trunc_ln111_6_fu_6120_p4 = {{add_ln58_45_fu_6034_p2[22:8]}};

assign trunc_ln_fu_6040_p4 = {{add_ln58_5_fu_5644_p2[22:8]}};

assign zext_ln17_1_fu_4922_p1 = mult_4_reg_2751;

assign zext_ln17_2_fu_4950_p1 = mult_5_fu_4944_p2;

assign zext_ln17_3_fu_5059_p1 = mult_10_fu_5053_p2;

assign zext_ln17_4_fu_5300_p1 = mult_21_fu_5294_p2;

assign zext_ln17_5_fu_5427_p1 = mult_29_fu_5406_p3;

assign zext_ln17_6_fu_5438_p1 = mult_30_fu_5431_p3;

assign zext_ln17_7_fu_5442_p1 = mult_30_fu_5431_p3;

assign zext_ln17_8_fu_5491_p1 = mult_32_fu_5485_p2;

assign zext_ln17_9_fu_5526_p1 = mult_34_fu_5519_p3;

assign zext_ln17_fu_4843_p1 = mult_1_fu_4811_p3;

assign zext_ln58_1_fu_5972_p1 = tmp_84_fu_5964_p3;

assign zext_ln58_2_fu_5982_p1 = sub_ln58_4_fu_5976_p2;

assign zext_ln58_fu_5930_p1 = add_ln58_35_fu_5924_p2;

assign zext_ln73_10_fu_4940_p1 = tmp_60_fu_4933_p3;

assign zext_ln73_11_fu_4961_p1 = tmp_61_fu_4954_p3;

assign zext_ln73_12_fu_4982_p1 = tmp_62_fu_4975_p3;

assign zext_ln73_13_fu_5003_p1 = tmp_63_fu_4996_p3;

assign zext_ln73_14_fu_5028_p1 = tmp_64_fu_5021_p3;

assign zext_ln73_15_fu_5049_p1 = tmp_64_fu_5021_p3;

assign zext_ln73_16_fu_5063_p1 = tmp_62_fu_4975_p3;

assign zext_ln73_18_fu_5084_p1 = tmp_65_fu_5077_p3;

assign zext_ln73_19_fu_5105_p1 = tmp_66_fu_5098_p3;

assign zext_ln73_1_fu_4818_p1 = mult_1_fu_4811_p3;

assign zext_ln73_20_fu_5116_p1 = tmp_67_fu_5109_p3;

assign zext_ln73_21_fu_5137_p1 = tmp_68_fu_5130_p3;

assign zext_ln73_22_fu_5151_p1 = tmp_66_fu_5098_p3;

assign zext_ln73_23_fu_5168_p1 = tmp_69_fu_5161_p3;

assign zext_ln73_24_fu_5495_p1 = data_26_val_read_reg_6176;

assign zext_ln73_25_fu_5182_p1 = tmp_67_fu_5109_p3;

assign zext_ln73_26_fu_5199_p1 = tmp_70_fu_5192_p3;

assign zext_ln73_27_fu_5224_p1 = tmp_71_fu_5217_p3;

assign zext_ln73_28_fu_5245_p1 = tmp_72_fu_5238_p3;

assign zext_ln73_29_fu_5262_p1 = tmp_73_fu_5255_p3;

assign zext_ln73_2_fu_4829_p1 = tmp_57_fu_4822_p3;

assign zext_ln73_30_fu_5272_p1 = tmp_72_fu_5238_p3;

assign zext_ln73_31_fu_5276_p1 = tmp_73_fu_5255_p3;

assign zext_ln73_32_fu_5290_p1 = tmp_73_fu_5255_p3;

assign zext_ln73_33_fu_5321_p1 = tmp_74_fu_5314_p3;

assign zext_ln73_34_fu_5346_p1 = tmp_75_fu_5339_p3;

assign zext_ln73_35_fu_5371_p1 = tmp_76_fu_5364_p3;

assign zext_ln73_36_fu_5392_p1 = tmp_77_fu_5385_p3;

assign zext_ln73_37_fu_5413_p1 = mult_29_fu_5406_p3;

assign zext_ln73_38_fu_5453_p1 = tmp_79_fu_5446_p3;

assign zext_ln73_39_fu_5481_p1 = tmp_80_fu_5474_p3;

assign zext_ln73_3_fu_4854_p1 = tmp_fu_4847_p3;

assign zext_ln73_40_fu_5505_p1 = tmp_81_fu_5498_p3;

assign zext_ln73_41_fu_5537_p1 = tmp_82_fu_5530_p3;

assign zext_ln73_42_fu_5547_p1 = tmp_81_fu_5498_p3;

assign zext_ln73_43_fu_5564_p1 = tmp_83_fu_5557_p3;

assign zext_ln73_44_fu_5568_p1 = mult_34_fu_5519_p3;

assign zext_ln73_45_fu_5578_p1 = mult_34_fu_5519_p3;

assign zext_ln73_4_fu_4916_p1 = data_6_val_read_reg_6229;

assign zext_ln73_5_fu_4919_p1 = data_6_val_read_reg_6229;

assign zext_ln73_7_fu_4871_p1 = tmp_58_fu_4864_p3;

assign zext_ln73_8_fu_4892_p1 = tmp_59_fu_4885_p3;

assign zext_ln73_9_fu_4902_p1 = mult_1_fu_4811_p3;

assign zext_ln73_fu_4808_p1 = data_1_val_read_reg_6237;

endmodule //myproject_dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s
