Version 3.2 HI-TECH Software Intermediate Code
"7916 C:\Program Files (x86)\Microchip\xc8\v1.10\include\pic18f27j53.h
[v _BAUDCON1 `Vuc ~T0 @X0 0 e@3966 ]
"7752
[v _BAUDCON2 `Vuc ~T0 @X0 0 e@3964 ]
"14514
[v _SSP1CON2 `Vuc ~T0 @X0 0 e@4037 ]
"6674
[v _SSP2CON2 `Vuc ~T0 @X0 0 e@3953 ]
"14223
[v _ADCON1 `Vuc ~T0 @X0 0 e@4033 ]
"4749
[v _UIE `Vuc ~T0 @X0 0 e@3894 ]
"6285
[v _UIR `Vuc ~T0 @X0 0 e@3938 ]
"99
[v _PMDIS0 `Vuc ~T0 @X0 0 e@3769 ]
"11979
[v _RCSTA1 `Vuc ~T0 @X0 0 e@4012 ]
"10830
[v _RCSTA2 `Vuc ~T0 @X0 0 e@3996 ]
"4854
[v _UADDR `Vuc ~T0 @X0 0 e@3896 ]
"10967
[v _PIE1 `Vuc ~T0 @X0 0 e@3997 ]
"11043
[v _PIR1 `Vuc ~T0 @X0 0 e@3998 ]
"11119
[v _IPR1 `Vuc ~T0 @X0 0 e@3999 ]
"14325
[v _ADCON0 `Vuc ~T0 @X0 0 e@4034 ]
"5544
[v _ALRMCFG `Vuc ~T0 @X0 0 e@3911 ]
"8546
[v _PORTA `Vuc ~T0 @X0 0 e@3968 ]
"8828
[v _PORTB `Vuc ~T0 @X0 0 e@3969 ]
"9141
[v _PORTC `Vuc ~T0 @X0 0 e@3970 ]
"5475
[v _ALRMRPT `Vuc ~T0 @X0 0 e@3910 ]
"11195
[v _PIE2 `Vuc ~T0 @X0 0 e@4000 ]
"11280
[v _PIR2 `Vuc ~T0 @X0 0 e@4001 ]
"11365
[v _IPR2 `Vuc ~T0 @X0 0 e@4002 ]
"11450
[v _PIE3 `Vuc ~T0 @X0 0 e@4003 ]
"11573
[v _PIR3 `Vuc ~T0 @X0 0 e@4004 ]
"11652
[v _IPR3 `Vuc ~T0 @X0 0 e@4005 ]
"15212
[v _SSP1STAT `Vuc ~T0 @X0 0 e@4039 ]
"7024
[v _SSP2STAT `Vuc ~T0 @X0 0 e@3955 ]
"9406
[v _HLVDCON `Vuc ~T0 @X0 0 e@3973 ]
"16561
[v _RCON `Vuc ~T0 @X0 0 e@4048 ]
"12316
[v _TXSTA1 `Vuc ~T0 @X0 0 e@4013 ]
"11794
[v _TXSTA2 `Vuc ~T0 @X0 0 e@4008 ]
"4804
[v _UEIE `Vuc ~T0 @X0 0 e@3895 ]
"6340
[v _UEIR `Vuc ~T0 @X0 0 e@3939 ]
"5892
[v _CCPTMRS2 `Vuc ~T0 @X0 0 e@3920 ]
"17001
[v _CM1CON `Vuc ~T0 @X0 0 e@4050 ]
"6004
[v _CCPTMRS0 `Vuc ~T0 @X0 0 e@3922 ]
"5938
[v _CCPTMRS1 `Vuc ~T0 @X0 0 e@3921 ]
"5189
[v _RTCCAL `Vuc ~T0 @X0 0 e@3902 ]
"17517
[v _STATUS `Vuc ~T0 @X0 0 e@4056 ]
"16708
[v _CM2CON `Vuc ~T0 @X0 0 e@4049 ]
"2858
[v _CM3CON `Vuc ~T0 @X0 0 e@3877 ]
"10571
[v _IPR5 `Vuc ~T0 @X0 0 e@3993 ]
"10146
[v _IPR4 `Vuc ~T0 @X0 0 e@3984 ]
"10024
[v _PIE4 `Vuc ~T0 @X0 0 e@3982 ]
"10085
[v _PIR4 `Vuc ~T0 @X0 0 e@3983 ]
"1286
[v _CCP10CON `Vuc ~T0 @X0 0 e@3840 ]
"826
[v _PMDIS3 `Vuc ~T0 @X0 0 e@3772 ]
"5339
[v _ODCON2 `Vuc ~T0 @X0 0 e@3905 ]
"13645
[v _CCP1CON `Vuc ~T0 @X0 0 e@4026 ]
"12906
[v _CCP2CON `Vuc ~T0 @X0 0 e@4020 ]
"1993
[v _CCP3CON `Vuc ~T0 @X0 0 e@3861 ]
"1892
[v _CCP4CON `Vuc ~T0 @X0 0 e@3858 ]
"5376
[v _ODCON1 `Vuc ~T0 @X0 0 e@3906 ]
"1791
[v _CCP5CON `Vuc ~T0 @X0 0 e@3855 ]
"1690
[v _CCP6CON `Vuc ~T0 @X0 0 e@3852 ]
"1589
[v _CCP7CON `Vuc ~T0 @X0 0 e@3849 ]
"1488
[v _CCP8CON `Vuc ~T0 @X0 0 e@3846 ]
"1387
[v _CCP9CON `Vuc ~T0 @X0 0 e@3843 ]
"14933
[v _SSP1CON1 `Vuc ~T0 @X0 0 e@4038 ]
"6884
[v _SSP2CON1 `Vuc ~T0 @X0 0 e@3954 ]
"10215
[v _PIE5 `Vuc ~T0 @X0 0 e@3985 ]
"10522
[v _PIR5 `Vuc ~T0 @X0 0 e@3992 ]
"617
[v _PMDIS2 `Vuc ~T0 @X0 0 e@3771 ]
"13359
[v _PSTR2CON `Vuc ~T0 @X0 0 e@4025 ]
"2262
[v _PSTR3CON `Vuc ~T0 @X0 0 e@3866 ]
"6613
[v _CMSTAT `Vuc ~T0 @X0 0 e@3952 ]
"12850
[v _CTMUCONH `Vuc ~T0 @X0 0 e@4019 ]
"404
[v _PMDIS1 `Vuc ~T0 @X0 0 e@3770 ]
"6085
[v _CVRCON `Vuc ~T0 @X0 0 e@3923 ]
"6390
[v _USTAT `Vuc ~T0 @X0 0 e@3940 ]
"9475
[v _DMACON2 `Vuc ~T0 @X0 0 e@3974 ]
"9589
[v _DMACON1 `Vuc ~T0 @X0 0 e@3976 ]
"14154
[v _WDTCON `Vuc ~T0 @X0 0 e@4032 ]
"5791
[v _DSCONL `Vuc ~T0 @X0 0 e@3916 ]
"5822
[v _DSCONH `Vuc ~T0 @X0 0 e@3917 ]
"5721
[v _DSWAKEL `Vuc ~T0 @X0 0 e@3914 ]
"5772
[v _DSWAKEH `Vuc ~T0 @X0 0 e@3915 ]
"14017
[v _ECCP1AS `Vuc ~T0 @X0 0 e@4030 ]
"13278
[v _ECCP2AS `Vuc ~T0 @X0 0 e@4024 ]
"2181
[v _ECCP3AS `Vuc ~T0 @X0 0 e@3865 ]
"12789
[v _CTMUCONL `Vuc ~T0 @X0 0 e@4018 ]
"3005
[v _UEP0 `Vuc ~T0 @X0 0 e@3878 ]
"3136
[v _UEP1 `Vuc ~T0 @X0 0 e@3879 ]
"3267
[v _UEP2 `Vuc ~T0 @X0 0 e@3880 ]
"3398
[v _UEP3 `Vuc ~T0 @X0 0 e@3881 ]
"3529
[v _UEP4 `Vuc ~T0 @X0 0 e@3882 ]
"3660
[v _UEP5 `Vuc ~T0 @X0 0 e@3883 ]
"3791
[v _UEP6 `Vuc ~T0 @X0 0 e@3884 ]
"3922
[v _UEP7 `Vuc ~T0 @X0 0 e@3885 ]
"4227
[v _UEP10 `Vuc ~T0 @X0 0 e@3888 ]
"4314
[v _UEP11 `Vuc ~T0 @X0 0 e@3889 ]
"4401
[v _UEP12 `Vuc ~T0 @X0 0 e@3890 ]
"4488
[v _UEP13 `Vuc ~T0 @X0 0 e@3891 ]
"4575
[v _UEP14 `Vuc ~T0 @X0 0 e@3892 ]
"4662
[v _UEP15 `Vuc ~T0 @X0 0 e@3893 ]
"4053
[v _UEP8 `Vuc ~T0 @X0 0 e@3886 ]
"4140
[v _UEP9 `Vuc ~T0 @X0 0 e@3887 ]
"17328
[v _OSCCON `Vuc ~T0 @X0 0 e@4051 ]
"11731
[v _EECON1 `Vuc ~T0 @X0 0 e@4006 ]
"6169
[v _UFRML `Vuc ~T0 @X0 0 e@3936 ]
"6246
[v _UFRMH `Vuc ~T0 @X0 0 e@3937 ]
"4917
[v _UCFG `Vuc ~T0 @X0 0 e@3897 ]
"18201
[v _INTCON `Vuc ~T0 @X0 0 e@4082 ]
"5258
[v _RTCCFG `Vuc ~T0 @X0 0 e@3903 ]
"17998
[v _INTCON3 `Vuc ~T0 @X0 0 e@4080 ]
"18109
[v _INTCON2 `Vuc ~T0 @X0 0 e@4081 ]
"10761
[v _OSCTUNE `Vuc ~T0 @X0 0 e@3995 ]
"1063
[v _PPSCON `Vuc ~T0 @X0 0 e@3775 ]
"12714
[v _CTMUICON `Vuc ~T0 @X0 0 e@4017 ]
"9650
[v _LATA `Vuc ~T0 @X0 0 e@3977 ]
"9777
[v _LATB `Vuc ~T0 @X0 0 e@3978 ]
"9909
[v _LATC `Vuc ~T0 @X0 0 e@3979 ]
"15869
[v _SSP1ADD `Vuc ~T0 @X0 0 e@4040 ]
"7318
[v _SSP2ADD `Vuc ~T0 @X0 0 e@3956 ]
"10655
[v _T1GCON `Vuc ~T0 @X0 0 e@3994 ]
"16414
[v _T1CON `Vuc ~T0 @X0 0 e@4045 ]
"10434
[v _T3GCON `Vuc ~T0 @X0 0 e@3991 ]
"7596
[v _T3CON `Vuc ~T0 @X0 0 e@3961 ]
"2605
[v _T5GCON `Vuc ~T0 @X0 0 e@3873 ]
"2717
[v _T5CON `Vuc ~T0 @X0 0 e@3874 ]
"13880
[v _ECCP1DEL `Vuc ~T0 @X0 0 e@4029 ]
"13141
[v _ECCP2DEL `Vuc ~T0 @X0 0 e@4023 ]
"2112
[v _ECCP3DEL `Vuc ~T0 @X0 0 e@3864 ]
"5619
[v _ANCON0 `Vuc ~T0 @X0 0 e@3912 ]
"5662
[v _ANCON1 `Vuc ~T0 @X0 0 e@3913 ]
"6449
[v _UCON `Vuc ~T0 @X0 0 e@3941 ]
"9550
[v _OSCCON2 `Vuc ~T0 @X0 0 e@3975 ]
"17404
[v _T0CON `Vuc ~T0 @X0 0 e@4053 ]
"5125
[v _REFOCON `Vuc ~T0 @X0 0 e@3901 ]
"5099
[v _PADCFG1 `Vuc ~T0 @X0 0 e@3900 ]
"18506
[v _STKPTR `Vuc ~T0 @X0 0 e@4092 ]
"5314
[v _ODCON3 `Vuc ~T0 @X0 0 e@3904 ]
"44
[v _ADCTRIG `Vuc ~T0 @X0 0 e@3768 ]
"16288
[v _T2CON `Vuc ~T0 @X0 0 e@4042 ]
"7488
[v _T4CON `Vuc ~T0 @X0 0 e@3958 ]
"2497
[v _T6CON `Vuc ~T0 @X0 0 e@3870 ]
"2389
[v _T8CON `Vuc ~T0 @X0 0 e@3867 ]
"10264
[v _TRISA `Vuc ~T0 @X0 0 e@3986 ]
"10320
[v _TRISB `Vuc ~T0 @X0 0 e@3987 ]
"10381
[v _TRISC `Vuc ~T0 @X0 0 e@3988 ]
"5009
[v _RTCVALH `Vuc ~T0 @X0 0 e@3899 ]
[s S1 `uc -> 16 `i `uc -> 16 `i `uc 1 ]
[n S1 puzzleStruct outputDef inputDef curState ]
[s S642 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S642 . LATB0 LATB1 LATB2 LATB3 LATB4 LATB5 LATB6 LATB7 ]
[s S643 :1 `uc 1 ]
[n S643 . LB0 ]
[s S644 :1 `uc 1 :1 `uc 1 ]
[n S644 . . LB1 ]
[s S645 :2 `uc 1 :1 `uc 1 ]
[n S645 . . LB2 ]
[s S646 :3 `uc 1 :1 `uc 1 ]
[n S646 . . LB3 ]
[s S647 :4 `uc 1 :1 `uc 1 ]
[n S647 . . LB4 ]
[s S648 :5 `uc 1 :1 `uc 1 ]
[n S648 . . LB5 ]
[s S649 :6 `uc 1 :1 `uc 1 ]
[n S649 . . LB6 ]
[s S650 :7 `uc 1 :1 `uc 1 ]
[n S650 . . LB7 ]
[u S641 `S642 1 `S643 1 `S644 1 `S645 1 `S646 1 `S647 1 `S648 1 `S649 1 `S650 1 ]
[n S641 . . . . . . . . . . ]
"9825
[v _LATBbits `VS641 ~T0 @X0 0 e@3978 ]
[s S3 :2 `uc 1 ]
[n S3 . TRIGSEL ]
[s S4 :1 `uc 1 :1 `uc 1 ]
[n S4 . SRC0 SRC1 ]
[s S5 :1 `uc 1 :1 `uc 1 ]
[n S5 . TRIGSEL0 TRIGSEL1 ]
[s S6 :2 `uc 1 ]
[n S6 . SRC ]
[u S2 `S3 1 `S4 1 `S5 1 `S6 1 ]
[n S2 . . . . . ]
"65
[v _ADCTRIGbits `VS2 ~T0 @X0 0 e@3768 ]
"104
[v _PD0 `Vuc ~T0 @X0 0 e@3769 ]
[s S8 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S8 . ADCMD SPI1MD SPI2MD UART1MD UART2MD ECCP1MD ECCP2MD ECCP3MD ]
[s S9 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S9 . . PMDMSSP1 PMDMSSP2 PMDUART1 PMDUART2 PMDECCP1 PMDECCP2 PMDECCP3 ]
[s S10 :1 `uc 1 :2 `uc 1 :2 `uc 1 :3 `uc 1 ]
[n S10 . PMDADC PMDMSSP PMDUART PMDECCP ]
[s S11 :1 `uc 1 :2 `uc 1 :2 `uc 1 :3 `uc 1 ]
[n S11 . . SPIMD UARTMD ECCPMD ]
[u S7 `S8 1 `S9 1 `S10 1 `S11 1 ]
[n S7 . . . . . ]
"143
[v _PMDIS0bits `VS7 ~T0 @X0 0 e@3769 ]
[s S13 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S13 . ADCMD SPI1MD SPI2MD UART1MD UART2MD ECCP1MD ECCP2MD ECCP3MD ]
[s S14 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S14 . . PMDMSSP1 PMDMSSP2 PMDUART1 PMDUART2 PMDECCP1 PMDECCP2 PMDECCP3 ]
[s S15 :1 `uc 1 :2 `uc 1 :2 `uc 1 :3 `uc 1 ]
[n S15 . PMDADC PMDMSSP PMDUART PMDECCP ]
[s S16 :1 `uc 1 :2 `uc 1 :2 `uc 1 :3 `uc 1 ]
[n S16 . . SPIMD UARTMD ECCPMD ]
[u S12 `S13 1 `S14 1 `S15 1 `S16 1 ]
[n S12 . . . . . ]
"290
[v _PD0bits `VS12 ~T0 @X0 0 e@3769 ]
"409
[v _PD1 `Vuc ~T0 @X0 0 e@3770 ]
[s S18 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S18 . . TMR1MD TMR2MD TMR3MD TMR4MD RTCCMD CTMUMD ]
[s S19 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S19 . . PMDTMR1 PMDTMR2 PMDTMR3 PMDTMR4 ]
[s S20 :1 `uc 1 :4 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S20 . . PMDTMR PMDRTCC PMDCTMU ]
[s S21 :1 `uc 1 :4 `uc 1 ]
[n S21 . . TMRMD ]
[u S17 `S18 1 `S19 1 `S20 1 `S21 1 ]
[n S17 . . . . . ]
"442
[v _PMDIS1bits `VS17 ~T0 @X0 0 e@3770 ]
[s S23 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S23 . . TMR1MD TMR2MD TMR3MD TMR4MD RTCCMD CTMUMD ]
[s S24 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S24 . . PMDTMR1 PMDTMR2 PMDTMR3 PMDTMR4 ]
[s S25 :1 `uc 1 :4 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S25 . . PMDTMR PMDRTCC PMDCTMU ]
[s S26 :1 `uc 1 :4 `uc 1 ]
[n S26 . . TMRMD ]
[u S22 `S23 1 `S24 1 `S25 1 `S26 1 ]
[n S22 . . . . . ]
"543
[v _PD1bits `VS22 ~T0 @X0 0 e@3770 ]
"622
[v _PD2 `Vuc ~T0 @X0 0 e@3771 ]
[s S28 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S28 . CMP1MD CMP2MD CMP3MD TMR5MD TMR6MD . TMR8MD ]
[s S29 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S29 . PMDCMP1 PMDCMP2 PMDCMP3 ]
[s S30 :3 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S30 . PMDCMP PMDTMR5 PMDTMR6 . PMDTMR8 ]
[s S31 :3 `uc 1 ]
[n S31 . CMPMD ]
[u S27 `S28 1 `S29 1 `S30 1 `S31 1 ]
[n S27 . . . . . ]
"653
[v _PMDIS2bits `VS27 ~T0 @X0 0 e@3771 ]
[s S33 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S33 . CMP1MD CMP2MD CMP3MD TMR5MD TMR6MD . TMR8MD ]
[s S34 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S34 . PMDCMP1 PMDCMP2 PMDCMP3 ]
[s S35 :3 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S35 . PMDCMP PMDTMR5 PMDTMR6 . PMDTMR8 ]
[s S36 :3 `uc 1 ]
[n S36 . CMPMD ]
[u S32 `S33 1 `S34 1 `S35 1 `S36 1 ]
[n S32 . . . . . ]
"752
[v _PD2bits `VS32 ~T0 @X0 0 e@3771 ]
"831
[v _PD3 `Vuc ~T0 @X0 0 e@3772 ]
[s S38 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S38 . . CCP4MD CCP5MD CCP6MD CCP7MD CCP8MD CCP9MD CCP10MD ]
[s S39 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S39 . . PMDCCP4 PMDCCP5 PMDCCP6 PMDCCP7 PMDCCP8 PMDCCP9 PMDCCP10 ]
[s S40 :1 `uc 1 :7 `uc 1 ]
[n S40 . . PMDCCP ]
[s S41 :1 `uc 1 :7 `uc 1 ]
[n S41 . . CCPMD ]
[u S37 `S38 1 `S39 1 `S40 1 `S41 1 ]
[n S37 . . . . . ]
"866
[v _PMDIS3bits `VS37 ~T0 @X0 0 e@3772 ]
[s S43 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S43 . . CCP4MD CCP5MD CCP6MD CCP7MD CCP8MD CCP9MD CCP10MD ]
[s S44 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S44 . . PMDCCP4 PMDCCP5 PMDCCP6 PMDCCP7 PMDCCP8 PMDCCP9 PMDCCP10 ]
[s S45 :1 `uc 1 :7 `uc 1 ]
[n S45 . . PMDCCP ]
[s S46 :1 `uc 1 :7 `uc 1 ]
[n S46 . . CCPMD ]
[u S42 `S43 1 `S44 1 `S45 1 `S46 1 ]
[n S42 . . . . . ]
"979
[v _PD3bits `VS42 ~T0 @X0 0 e@3772 ]
[s S48 :1 `uc 1 ]
[n S48 . IOLOCK ]
[u S47 `S48 1 ]
[n S47 . . ]
"1073
[v _PPSCONbits `VS47 ~T0 @X0 0 e@3775 ]
"1082
[v _RPOR0 `Vuc ~T0 @X0 0 e@3776 ]
"1088
[v _RPOR1 `Vuc ~T0 @X0 0 e@3777 ]
"1094
[v _RPOR2 `Vuc ~T0 @X0 0 e@3778 ]
"1100
[v _RPOR3 `Vuc ~T0 @X0 0 e@3779 ]
"1106
[v _RPOR4 `Vuc ~T0 @X0 0 e@3780 ]
"1112
[v _RPOR5 `Vuc ~T0 @X0 0 e@3781 ]
"1118
[v _RPOR6 `Vuc ~T0 @X0 0 e@3782 ]
"1124
[v _RPOR7 `Vuc ~T0 @X0 0 e@3783 ]
"1130
[v _RPOR8 `Vuc ~T0 @X0 0 e@3784 ]
"1136
[v _RPOR9 `Vuc ~T0 @X0 0 e@3785 ]
"1142
[v _RPOR10 `Vuc ~T0 @X0 0 e@3786 ]
"1148
[v _RPOR11 `Vuc ~T0 @X0 0 e@3787 ]
"1154
[v _RPOR12 `Vuc ~T0 @X0 0 e@3788 ]
"1160
[v _RPOR13 `Vuc ~T0 @X0 0 e@3789 ]
"1166
[v _RPOR17 `Vuc ~T0 @X0 0 e@3793 ]
"1172
[v _RPOR18 `Vuc ~T0 @X0 0 e@3794 ]
"1178
[v _RPINR1 `Vuc ~T0 @X0 0 e@3809 ]
"1184
[v _RPINR2 `Vuc ~T0 @X0 0 e@3810 ]
"1190
[v _RPINR3 `Vuc ~T0 @X0 0 e@3811 ]
"1196
[v _RPINR4 `Vuc ~T0 @X0 0 e@3812 ]
"1202
[v _RPINR6 `Vuc ~T0 @X0 0 e@3814 ]
"1208
[v _RPINR15 `Vuc ~T0 @X0 0 e@3815 ]
"1214
[v _RPINR7 `Vuc ~T0 @X0 0 e@3816 ]
"1220
[v _RPINR8 `Vuc ~T0 @X0 0 e@3817 ]
"1226
[v _RPINR9 `Vuc ~T0 @X0 0 e@3818 ]
"1232
[v _RPINR12 `Vuc ~T0 @X0 0 e@3826 ]
"1238
[v _RPINR13 `Vuc ~T0 @X0 0 e@3827 ]
"1244
[v _RPINR14 `Vuc ~T0 @X0 0 e@3828 ]
"1250
[v _RPINR16 `Vuc ~T0 @X0 0 e@3831 ]
"1256
[v _RPINR17 `Vuc ~T0 @X0 0 e@3832 ]
"1262
[v _RPINR21 `Vuc ~T0 @X0 0 e@3836 ]
"1268
[v _RPINR22 `Vuc ~T0 @X0 0 e@3837 ]
"1274
[v _RPINR23 `Vuc ~T0 @X0 0 e@3838 ]
"1280
[v _RPINR24 `Vuc ~T0 @X0 0 e@3839 ]
[s S50 :4 `uc 1 :2 `uc 1 ]
[n S50 . CCP10M DC10B ]
[s S51 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S51 . CCP10M0 CCP10M1 CCP10M2 CCP10M3 DC10B0 DC10B1 ]
[u S49 `S50 1 `S51 1 ]
[n S49 . . . ]
"1305
[v _CCP10CONbits `VS49 ~T0 @X0 0 e@3840 ]
"1349
[v _CCPR10L `Vuc ~T0 @X0 0 e@3841 ]
[s S53 :8 `uc 1 ]
[n S53 . CCPR10L ]
[u S52 `S53 1 ]
[n S52 . . ]
"1359
[v _CCPR10Lbits `VS52 ~T0 @X0 0 e@3841 ]
"1368
[v _CCPR10H `Vuc ~T0 @X0 0 e@3842 ]
[s S55 :8 `uc 1 ]
[n S55 . CCPR10H ]
[u S54 `S55 1 ]
[n S54 . . ]
"1378
[v _CCPR10Hbits `VS54 ~T0 @X0 0 e@3842 ]
[s S57 :4 `uc 1 :2 `uc 1 ]
[n S57 . CCP9M DC9B ]
[s S58 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S58 . CCP9M0 CCP9M1 CCP9M2 CCP9M3 DC9B0 DC9B1 ]
[u S56 `S57 1 `S58 1 ]
[n S56 . . . ]
"1406
[v _CCP9CONbits `VS56 ~T0 @X0 0 e@3843 ]
"1450
[v _CCPR9L `Vuc ~T0 @X0 0 e@3844 ]
[s S60 :8 `uc 1 ]
[n S60 . CCPR9L ]
[u S59 `S60 1 ]
[n S59 . . ]
"1460
[v _CCPR9Lbits `VS59 ~T0 @X0 0 e@3844 ]
"1469
[v _CCPR9H `Vuc ~T0 @X0 0 e@3845 ]
[s S62 :8 `uc 1 ]
[n S62 . CCPR9H ]
[u S61 `S62 1 ]
[n S61 . . ]
"1479
[v _CCPR9Hbits `VS61 ~T0 @X0 0 e@3845 ]
[s S64 :4 `uc 1 :2 `uc 1 ]
[n S64 . CCP8M DC8B ]
[s S65 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S65 . CCP8M0 CCP8M1 CCP8M2 CCP8M3 DC8B0 DC8B1 ]
[u S63 `S64 1 `S65 1 ]
[n S63 . . . ]
"1507
[v _CCP8CONbits `VS63 ~T0 @X0 0 e@3846 ]
"1551
[v _CCPR8L `Vuc ~T0 @X0 0 e@3847 ]
[s S67 :8 `uc 1 ]
[n S67 . CCPR8L ]
[u S66 `S67 1 ]
[n S66 . . ]
"1561
[v _CCPR8Lbits `VS66 ~T0 @X0 0 e@3847 ]
"1570
[v _CCPR8H `Vuc ~T0 @X0 0 e@3848 ]
[s S69 :8 `uc 1 ]
[n S69 . CCPR8H ]
[u S68 `S69 1 ]
[n S68 . . ]
"1580
[v _CCPR8Hbits `VS68 ~T0 @X0 0 e@3848 ]
[s S71 :4 `uc 1 :2 `uc 1 ]
[n S71 . CCP7M DC7B ]
[s S72 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S72 . CCP7M0 CCP7M1 CCP7M2 CCP7M3 DC7B0 DC7B1 ]
[u S70 `S71 1 `S72 1 ]
[n S70 . . . ]
"1608
[v _CCP7CONbits `VS70 ~T0 @X0 0 e@3849 ]
"1652
[v _CCPR7L `Vuc ~T0 @X0 0 e@3850 ]
[s S74 :8 `uc 1 ]
[n S74 . CCPR7L ]
[u S73 `S74 1 ]
[n S73 . . ]
"1662
[v _CCPR7Lbits `VS73 ~T0 @X0 0 e@3850 ]
"1671
[v _CCPR7H `Vuc ~T0 @X0 0 e@3851 ]
[s S76 :8 `uc 1 ]
[n S76 . CCPR7H ]
[u S75 `S76 1 ]
[n S75 . . ]
"1681
[v _CCPR7Hbits `VS75 ~T0 @X0 0 e@3851 ]
[s S78 :4 `uc 1 :2 `uc 1 ]
[n S78 . CCP6M DC6B ]
[s S79 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S79 . CCP6M0 CCP6M1 CCP6M2 CCP6M3 DC6B0 DC6B1 ]
[u S77 `S78 1 `S79 1 ]
[n S77 . . . ]
"1709
[v _CCP6CONbits `VS77 ~T0 @X0 0 e@3852 ]
"1753
[v _CCPR6L `Vuc ~T0 @X0 0 e@3853 ]
[s S81 :8 `uc 1 ]
[n S81 . CCPR6L ]
[u S80 `S81 1 ]
[n S80 . . ]
"1763
[v _CCPR6Lbits `VS80 ~T0 @X0 0 e@3853 ]
"1772
[v _CCPR6H `Vuc ~T0 @X0 0 e@3854 ]
[s S83 :8 `uc 1 ]
[n S83 . CCPR6H ]
[u S82 `S83 1 ]
[n S82 . . ]
"1782
[v _CCPR6Hbits `VS82 ~T0 @X0 0 e@3854 ]
[s S85 :4 `uc 1 :2 `uc 1 ]
[n S85 . CCP5M DC5B ]
[s S86 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S86 . CCP5M0 CCP5M1 CCP5M2 CCP5M3 DC5B0 DC5B1 ]
[u S84 `S85 1 `S86 1 ]
[n S84 . . . ]
"1810
[v _CCP5CONbits `VS84 ~T0 @X0 0 e@3855 ]
"1854
[v _CCPR5L `Vuc ~T0 @X0 0 e@3856 ]
[s S88 :8 `uc 1 ]
[n S88 . CCPR5L ]
[u S87 `S88 1 ]
[n S87 . . ]
"1864
[v _CCPR5Lbits `VS87 ~T0 @X0 0 e@3856 ]
"1873
[v _CCPR5H `Vuc ~T0 @X0 0 e@3857 ]
[s S90 :8 `uc 1 ]
[n S90 . CCPR5H ]
[u S89 `S90 1 ]
[n S89 . . ]
"1883
[v _CCPR5Hbits `VS89 ~T0 @X0 0 e@3857 ]
[s S92 :4 `uc 1 :2 `uc 1 ]
[n S92 . CCP4M DC4B ]
[s S93 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S93 . CCP4M0 CCP4M1 CCP4M2 CCP4M3 DC4B0 DC4B1 ]
[u S91 `S92 1 `S93 1 ]
[n S91 . . . ]
"1911
[v _CCP4CONbits `VS91 ~T0 @X0 0 e@3858 ]
"1955
[v _CCPR4L `Vuc ~T0 @X0 0 e@3859 ]
[s S95 :8 `uc 1 ]
[n S95 . CCPR4L ]
[u S94 `S95 1 ]
[n S94 . . ]
"1965
[v _CCPR4Lbits `VS94 ~T0 @X0 0 e@3859 ]
"1974
[v _CCPR4H `Vuc ~T0 @X0 0 e@3860 ]
[s S97 :8 `uc 1 ]
[n S97 . CCPR4H ]
[u S96 `S97 1 ]
[n S96 . . ]
"1984
[v _CCPR4Hbits `VS96 ~T0 @X0 0 e@3860 ]
[s S99 :4 `uc 1 :2 `uc 1 :2 `uc 1 ]
[n S99 . CCP3M DC3B P3M ]
[s S100 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S100 . CCP3M0 CCP3M1 CCP3M2 CCP3M3 DC3B0 DC3B1 P3M0 P3M1 ]
[u S98 `S99 1 `S100 1 ]
[n S98 . . . ]
"2015
[v _CCP3CONbits `VS98 ~T0 @X0 0 e@3861 ]
"2074
[v _CCPR3L `Vuc ~T0 @X0 0 e@3862 ]
[s S102 :8 `uc 1 ]
[n S102 . CCPR3L ]
[u S101 `S102 1 ]
[n S101 . . ]
"2084
[v _CCPR3Lbits `VS101 ~T0 @X0 0 e@3862 ]
"2093
[v _CCPR3H `Vuc ~T0 @X0 0 e@3863 ]
[s S104 :8 `uc 1 ]
[n S104 . CCPR3H ]
[u S103 `S104 1 ]
[n S103 . . ]
"2103
[v _CCPR3Hbits `VS103 ~T0 @X0 0 e@3863 ]
[s S106 :7 `uc 1 :1 `uc 1 ]
[n S106 . P3DC P3RSEN ]
[s S107 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S107 . P3DC0 P3DC1 P3DC2 P3DC3 P3DC4 P3DC5 P3DC6 ]
[u S105 `S106 1 `S107 1 ]
[n S105 . . . ]
"2132
[v _ECCP3DELbits `VS105 ~T0 @X0 0 e@3864 ]
[s S109 :2 `uc 1 :2 `uc 1 :3 `uc 1 :1 `uc 1 ]
[n S109 . PSS3BD PSS3AC ECCP3AS ECCP3ASE ]
[s S110 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S110 . PSS3BD0 PSS3BD1 PSS3AC0 PSS3AC1 ECCP3AS0 ECCP3AS1 ECCP3AS2 ]
[u S108 `S109 1 `S110 1 ]
[n S108 . . . ]
"2203
[v _ECCP3ASbits `VS108 ~T0 @X0 0 e@3865 ]
[s S112 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :2 `uc 1 ]
[n S112 . STRA STRB STRC STRD STRSYNC . CMPL ]
[s S113 :6 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S113 . . CMPL0 CMPL1 ]
[s S114 :6 `uc 1 :1 `uc 1 ]
[n S114 . . CMPL03 ]
[s S115 :7 `uc 1 :1 `uc 1 ]
[n S115 . . CMPL13 ]
[s S116 :1 `uc 1 ]
[n S116 . STRA3 ]
[s S117 :1 `uc 1 :1 `uc 1 ]
[n S117 . . STRB3 ]
[s S118 :2 `uc 1 :1 `uc 1 ]
[n S118 . . STRC3 ]
[s S119 :3 `uc 1 :1 `uc 1 ]
[n S119 . . STRD3 ]
[s S120 :4 `uc 1 :1 `uc 1 ]
[n S120 . . STRSYNC3 ]
[u S111 `S112 1 `S113 1 `S114 1 `S115 1 `S116 1 `S117 1 `S118 1 `S119 1 `S120 1 ]
[n S111 . . . . . . . . . . ]
"2310
[v _PSTR3CONbits `VS111 ~T0 @X0 0 e@3866 ]
[s S122 :2 `uc 1 :1 `uc 1 :4 `uc 1 ]
[n S122 . T8CKPS TMR8ON T8OUTPS ]
[s S123 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S123 . T8CKPS0 T8CKPS1 . T8OUTPS0 T8OUTPS1 T8OUTPS2 T8OUTPS3 ]
[u S121 `S122 1 `S123 1 ]
[n S121 . . . ]
"2410
[v _T8CONbits `VS121 ~T0 @X0 0 e@3867 ]
"2459
[v _PR8 `Vuc ~T0 @X0 0 e@3868 ]
[s S125 :8 `uc 1 ]
[n S125 . PR8 ]
[u S124 `S125 1 ]
[n S124 . . ]
"2469
[v _PR8bits `VS124 ~T0 @X0 0 e@3868 ]
"2478
[v _TMR8 `Vuc ~T0 @X0 0 e@3869 ]
[s S127 :8 `uc 1 ]
[n S127 . TMR8 ]
[u S126 `S127 1 ]
[n S126 . . ]
"2488
[v _TMR8bits `VS126 ~T0 @X0 0 e@3869 ]
[s S129 :2 `uc 1 :1 `uc 1 :4 `uc 1 ]
[n S129 . T6CKPS TMR6ON T6OUTPS ]
[s S130 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S130 . T6CKPS0 T6CKPS1 . T6OUTPS0 T6OUTPS1 T6OUTPS2 T6OUTPS3 ]
[u S128 `S129 1 `S130 1 ]
[n S128 . . . ]
"2518
[v _T6CONbits `VS128 ~T0 @X0 0 e@3870 ]
"2567
[v _PR6 `Vuc ~T0 @X0 0 e@3871 ]
[s S132 :8 `uc 1 ]
[n S132 . PR6 ]
[u S131 `S132 1 ]
[n S131 . . ]
"2577
[v _PR6bits `VS131 ~T0 @X0 0 e@3871 ]
"2586
[v _TMR6 `Vuc ~T0 @X0 0 e@3872 ]
[s S134 :8 `uc 1 ]
[n S134 . TMR6 ]
[u S133 `S134 1 ]
[n S133 . . ]
"2596
[v _TMR6bits `VS133 ~T0 @X0 0 e@3872 ]
[s S136 :3 `uc 1 :1 `uc 1 ]
[n S136 . . T5GGO_NOT_T5DONE ]
[s S137 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S137 . T5GSS T5GVAL T5GGO_nT5DONE T5GSPM T5GTM T5GPOL TMR5GE ]
[s S138 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S138 . T5GSS0 T5GSS1 . T5GGO ]
[s S139 :3 `uc 1 :1 `uc 1 ]
[n S139 . . NOT_T5DONE ]
[s S140 :3 `uc 1 :1 `uc 1 ]
[n S140 . . nT5DONE ]
[s S141 :3 `uc 1 :1 `uc 1 ]
[n S141 . . T5DONE ]
[u S135 `S136 1 `S137 1 `S138 1 `S139 1 `S140 1 `S141 1 ]
[n S135 . . . . . . . ]
"2643
[v _T5GCONbits `VS135 ~T0 @X0 0 e@3873 ]
[s S143 :2 `uc 1 :1 `uc 1 ]
[n S143 . . NOT_T5SYNC ]
[s S144 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :2 `uc 1 :2 `uc 1 ]
[n S144 . TMR5ON RD16 nT5SYNC T5OSCEN T5CKPS TMR5CS ]
[s S145 :4 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S145 . . T5CKPS0 T5CKPS1 TMR5CS0 TMR5CS1 ]
[s S146 :1 `uc 1 :1 `uc 1 ]
[n S146 . . RD165 ]
[s S147 :3 `uc 1 :1 `uc 1 ]
[n S147 . . SOSCEN5 ]
[u S142 `S143 1 `S144 1 `S145 1 `S146 1 `S147 1 ]
[n S142 . . . . . . ]
"2751
[v _T5CONbits `VS142 ~T0 @X0 0 e@3874 ]
"2820
[v _TMR5L `Vuc ~T0 @X0 0 e@3875 ]
[s S149 :8 `uc 1 ]
[n S149 . TMR5L ]
[u S148 `S149 1 ]
[n S148 . . ]
"2830
[v _TMR5Lbits `VS148 ~T0 @X0 0 e@3875 ]
"2839
[v _TMR5H `Vuc ~T0 @X0 0 e@3876 ]
[s S151 :8 `uc 1 ]
[n S151 . TMR5H ]
[u S150 `S151 1 ]
[n S150 . . ]
"2849
[v _TMR5Hbits `VS150 ~T0 @X0 0 e@3876 ]
[s S153 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S153 . CCH CREF EVPOL CPOL COE CON ]
[s S154 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S154 . CCH0 CCH1 . EVPOL0 EVPOL1 ]
[s S155 :1 `uc 1 ]
[n S155 . CCH03 ]
[s S156 :1 `uc 1 :1 `uc 1 ]
[n S156 . . CCH13 ]
[s S157 :6 `uc 1 :1 `uc 1 ]
[n S157 . . COE3 ]
[s S158 :7 `uc 1 :1 `uc 1 ]
[n S158 . . CON3 ]
[s S159 :5 `uc 1 :1 `uc 1 ]
[n S159 . . CPOL3 ]
[s S160 :2 `uc 1 :1 `uc 1 ]
[n S160 . . CREF3 ]
[s S161 :3 `uc 1 :1 `uc 1 ]
[n S161 . . EVPOL03 ]
[s S162 :4 `uc 1 :1 `uc 1 ]
[n S162 . . EVPOL13 ]
[u S152 `S153 1 `S154 1 `S155 1 `S156 1 `S157 1 `S158 1 `S159 1 `S160 1 `S161 1 `S162 1 ]
[n S152 . . . . . . . . . . . ]
"2911
[v _CM3CONbits `VS152 ~T0 @X0 0 e@3877 ]
[s S164 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S164 . EPSTALL EPINEN EPOUTEN EPCONDIS EPHSHK ]
[s S165 :3 `uc 1 :1 `uc 1 ]
[n S165 . . EP0CONDIS ]
[s S166 :4 `uc 1 :1 `uc 1 ]
[n S166 . . EP0HSHK ]
[s S167 :1 `uc 1 :1 `uc 1 ]
[n S167 . . EP0INEN ]
[s S168 :2 `uc 1 :1 `uc 1 ]
[n S168 . . EP0OUTEN ]
[s S169 :1 `uc 1 ]
[n S169 . EP0STALL ]
[s S170 :3 `uc 1 :1 `uc 1 ]
[n S170 . . EPCONDIS0 ]
[s S171 :4 `uc 1 :1 `uc 1 ]
[n S171 . . EPHSHK0 ]
[s S172 :1 `uc 1 :1 `uc 1 ]
[n S172 . . EPINEN0 ]
[s S173 :2 `uc 1 :1 `uc 1 ]
[n S173 . . EPOUTEN0 ]
[s S174 :1 `uc 1 ]
[n S174 . EPSTALL0 ]
[u S163 `S164 1 `S165 1 `S166 1 `S167 1 `S168 1 `S169 1 `S170 1 `S171 1 `S172 1 `S173 1 `S174 1 ]
[n S163 . . . . . . . . . . . . ]
"3057
[v _UEP0bits `VS163 ~T0 @X0 0 e@3878 ]
[s S176 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S176 . EPSTALL EPINEN EPOUTEN EPCONDIS EPHSHK ]
[s S177 :3 `uc 1 :1 `uc 1 ]
[n S177 . . EP1CONDIS ]
[s S178 :4 `uc 1 :1 `uc 1 ]
[n S178 . . EP1HSHK ]
[s S179 :1 `uc 1 :1 `uc 1 ]
[n S179 . . EP1INEN ]
[s S180 :2 `uc 1 :1 `uc 1 ]
[n S180 . . EP1OUTEN ]
[s S181 :1 `uc 1 ]
[n S181 . EP1STALL ]
[s S182 :3 `uc 1 :1 `uc 1 ]
[n S182 . . EPCONDIS1 ]
[s S183 :4 `uc 1 :1 `uc 1 ]
[n S183 . . EPHSHK1 ]
[s S184 :1 `uc 1 :1 `uc 1 ]
[n S184 . . EPINEN1 ]
[s S185 :2 `uc 1 :1 `uc 1 ]
[n S185 . . EPOUTEN1 ]
[s S186 :1 `uc 1 ]
[n S186 . EPSTALL1 ]
[u S175 `S176 1 `S177 1 `S178 1 `S179 1 `S180 1 `S181 1 `S182 1 `S183 1 `S184 1 `S185 1 `S186 1 ]
[n S175 . . . . . . . . . . . . ]
"3188
[v _UEP1bits `VS175 ~T0 @X0 0 e@3879 ]
[s S188 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S188 . EPSTALL EPINEN EPOUTEN EPCONDIS EPHSHK ]
[s S189 :3 `uc 1 :1 `uc 1 ]
[n S189 . . EP2CONDIS ]
[s S190 :4 `uc 1 :1 `uc 1 ]
[n S190 . . EP2HSHK ]
[s S191 :1 `uc 1 :1 `uc 1 ]
[n S191 . . EP2INEN ]
[s S192 :2 `uc 1 :1 `uc 1 ]
[n S192 . . EP2OUTEN ]
[s S193 :1 `uc 1 ]
[n S193 . EP2STALL ]
[s S194 :3 `uc 1 :1 `uc 1 ]
[n S194 . . EPCONDIS2 ]
[s S195 :4 `uc 1 :1 `uc 1 ]
[n S195 . . EPHSHK2 ]
[s S196 :1 `uc 1 :1 `uc 1 ]
[n S196 . . EPINEN2 ]
[s S197 :2 `uc 1 :1 `uc 1 ]
[n S197 . . EPOUTEN2 ]
[s S198 :1 `uc 1 ]
[n S198 . EPSTALL2 ]
[u S187 `S188 1 `S189 1 `S190 1 `S191 1 `S192 1 `S193 1 `S194 1 `S195 1 `S196 1 `S197 1 `S198 1 ]
[n S187 . . . . . . . . . . . . ]
"3319
[v _UEP2bits `VS187 ~T0 @X0 0 e@3880 ]
[s S200 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S200 . EPSTALL EPINEN EPOUTEN EPCONDIS EPHSHK ]
[s S201 :3 `uc 1 :1 `uc 1 ]
[n S201 . . EP3CONDIS ]
[s S202 :4 `uc 1 :1 `uc 1 ]
[n S202 . . EP3HSHK ]
[s S203 :1 `uc 1 :1 `uc 1 ]
[n S203 . . EP3INEN ]
[s S204 :2 `uc 1 :1 `uc 1 ]
[n S204 . . EP3OUTEN ]
[s S205 :1 `uc 1 ]
[n S205 . EP3STALL ]
[s S206 :3 `uc 1 :1 `uc 1 ]
[n S206 . . EPCONDIS3 ]
[s S207 :4 `uc 1 :1 `uc 1 ]
[n S207 . . EPHSHK3 ]
[s S208 :1 `uc 1 :1 `uc 1 ]
[n S208 . . EPINEN3 ]
[s S209 :2 `uc 1 :1 `uc 1 ]
[n S209 . . EPOUTEN3 ]
[s S210 :1 `uc 1 ]
[n S210 . EPSTALL3 ]
[u S199 `S200 1 `S201 1 `S202 1 `S203 1 `S204 1 `S205 1 `S206 1 `S207 1 `S208 1 `S209 1 `S210 1 ]
[n S199 . . . . . . . . . . . . ]
"3450
[v _UEP3bits `VS199 ~T0 @X0 0 e@3881 ]
[s S212 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S212 . EPSTALL EPINEN EPOUTEN EPCONDIS EPHSHK ]
[s S213 :3 `uc 1 :1 `uc 1 ]
[n S213 . . EP4CONDIS ]
[s S214 :4 `uc 1 :1 `uc 1 ]
[n S214 . . EP4HSHK ]
[s S215 :1 `uc 1 :1 `uc 1 ]
[n S215 . . EP4INEN ]
[s S216 :2 `uc 1 :1 `uc 1 ]
[n S216 . . EP4OUTEN ]
[s S217 :1 `uc 1 ]
[n S217 . EP4STALL ]
[s S218 :3 `uc 1 :1 `uc 1 ]
[n S218 . . EPCONDIS4 ]
[s S219 :4 `uc 1 :1 `uc 1 ]
[n S219 . . EPHSHK4 ]
[s S220 :1 `uc 1 :1 `uc 1 ]
[n S220 . . EPINEN4 ]
[s S221 :2 `uc 1 :1 `uc 1 ]
[n S221 . . EPOUTEN4 ]
[s S222 :1 `uc 1 ]
[n S222 . EPSTALL4 ]
[u S211 `S212 1 `S213 1 `S214 1 `S215 1 `S216 1 `S217 1 `S218 1 `S219 1 `S220 1 `S221 1 `S222 1 ]
[n S211 . . . . . . . . . . . . ]
"3581
[v _UEP4bits `VS211 ~T0 @X0 0 e@3882 ]
[s S224 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S224 . EPSTALL EPINEN EPOUTEN EPCONDIS EPHSHK ]
[s S225 :3 `uc 1 :1 `uc 1 ]
[n S225 . . EP5CONDIS ]
[s S226 :4 `uc 1 :1 `uc 1 ]
[n S226 . . EP5HSHK ]
[s S227 :1 `uc 1 :1 `uc 1 ]
[n S227 . . EP5INEN ]
[s S228 :2 `uc 1 :1 `uc 1 ]
[n S228 . . EP5OUTEN ]
[s S229 :1 `uc 1 ]
[n S229 . EP5STALL ]
[s S230 :3 `uc 1 :1 `uc 1 ]
[n S230 . . EPCONDIS5 ]
[s S231 :4 `uc 1 :1 `uc 1 ]
[n S231 . . EPHSHK5 ]
[s S232 :1 `uc 1 :1 `uc 1 ]
[n S232 . . EPINEN5 ]
[s S233 :2 `uc 1 :1 `uc 1 ]
[n S233 . . EPOUTEN5 ]
[s S234 :1 `uc 1 ]
[n S234 . EPSTALL5 ]
[u S223 `S224 1 `S225 1 `S226 1 `S227 1 `S228 1 `S229 1 `S230 1 `S231 1 `S232 1 `S233 1 `S234 1 ]
[n S223 . . . . . . . . . . . . ]
"3712
[v _UEP5bits `VS223 ~T0 @X0 0 e@3883 ]
[s S236 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S236 . EPSTALL EPINEN EPOUTEN EPCONDIS EPHSHK ]
[s S237 :3 `uc 1 :1 `uc 1 ]
[n S237 . . EP6CONDIS ]
[s S238 :4 `uc 1 :1 `uc 1 ]
[n S238 . . EP6HSHK ]
[s S239 :1 `uc 1 :1 `uc 1 ]
[n S239 . . EP6INEN ]
[s S240 :2 `uc 1 :1 `uc 1 ]
[n S240 . . EP6OUTEN ]
[s S241 :1 `uc 1 ]
[n S241 . EP6STALL ]
[s S242 :3 `uc 1 :1 `uc 1 ]
[n S242 . . EPCONDIS6 ]
[s S243 :4 `uc 1 :1 `uc 1 ]
[n S243 . . EPHSHK6 ]
[s S244 :1 `uc 1 :1 `uc 1 ]
[n S244 . . EPINEN6 ]
[s S245 :2 `uc 1 :1 `uc 1 ]
[n S245 . . EPOUTEN6 ]
[s S246 :1 `uc 1 ]
[n S246 . EPSTALL6 ]
[u S235 `S236 1 `S237 1 `S238 1 `S239 1 `S240 1 `S241 1 `S242 1 `S243 1 `S244 1 `S245 1 `S246 1 ]
[n S235 . . . . . . . . . . . . ]
"3843
[v _UEP6bits `VS235 ~T0 @X0 0 e@3884 ]
[s S248 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S248 . EPSTALL EPINEN EPOUTEN EPCONDIS EPHSHK ]
[s S249 :3 `uc 1 :1 `uc 1 ]
[n S249 . . EP7CONDIS ]
[s S250 :4 `uc 1 :1 `uc 1 ]
[n S250 . . EP7HSHK ]
[s S251 :1 `uc 1 :1 `uc 1 ]
[n S251 . . EP7INEN ]
[s S252 :2 `uc 1 :1 `uc 1 ]
[n S252 . . EP7OUTEN ]
[s S253 :1 `uc 1 ]
[n S253 . EP7STALL ]
[s S254 :3 `uc 1 :1 `uc 1 ]
[n S254 . . EPCONDIS7 ]
[s S255 :4 `uc 1 :1 `uc 1 ]
[n S255 . . EPHSHK7 ]
[s S256 :1 `uc 1 :1 `uc 1 ]
[n S256 . . EPINEN7 ]
[s S257 :2 `uc 1 :1 `uc 1 ]
[n S257 . . EPOUTEN7 ]
[s S258 :1 `uc 1 ]
[n S258 . EPSTALL7 ]
[u S247 `S248 1 `S249 1 `S250 1 `S251 1 `S252 1 `S253 1 `S254 1 `S255 1 `S256 1 `S257 1 `S258 1 ]
[n S247 . . . . . . . . . . . . ]
"3974
[v _UEP7bits `VS247 ~T0 @X0 0 e@3885 ]
[s S260 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S260 . EPSTALL EPINEN EPOUTEN EPCONDIS EPHSHK ]
[s S261 :3 `uc 1 :1 `uc 1 ]
[n S261 . . EPCONDIS8 ]
[s S262 :4 `uc 1 :1 `uc 1 ]
[n S262 . . EPHSHK8 ]
[s S263 :1 `uc 1 :1 `uc 1 ]
[n S263 . . EPINEN8 ]
[s S264 :2 `uc 1 :1 `uc 1 ]
[n S264 . . EPOUTEN8 ]
[s S265 :1 `uc 1 ]
[n S265 . EPSTALL8 ]
[u S259 `S260 1 `S261 1 `S262 1 `S263 1 `S264 1 `S265 1 ]
[n S259 . . . . . . . ]
"4086
[v _UEP8bits `VS259 ~T0 @X0 0 e@3886 ]
[s S267 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S267 . EPSTALL EPINEN EPOUTEN EPCONDIS EPHSHK ]
[s S268 :3 `uc 1 :1 `uc 1 ]
[n S268 . . EPCONDIS9 ]
[s S269 :4 `uc 1 :1 `uc 1 ]
[n S269 . . EPHSHK9 ]
[s S270 :1 `uc 1 :1 `uc 1 ]
[n S270 . . EPINEN9 ]
[s S271 :2 `uc 1 :1 `uc 1 ]
[n S271 . . EPOUTEN9 ]
[s S272 :1 `uc 1 ]
[n S272 . EPSTALL9 ]
[u S266 `S267 1 `S268 1 `S269 1 `S270 1 `S271 1 `S272 1 ]
[n S266 . . . . . . . ]
"4173
[v _UEP9bits `VS266 ~T0 @X0 0 e@3887 ]
[s S274 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S274 . EPSTALL EPINEN EPOUTEN EPCONDIS EPHSHK ]
[s S275 :3 `uc 1 :1 `uc 1 ]
[n S275 . . EPCONDIS10 ]
[s S276 :4 `uc 1 :1 `uc 1 ]
[n S276 . . EPHSHK10 ]
[s S277 :1 `uc 1 :1 `uc 1 ]
[n S277 . . EPINEN10 ]
[s S278 :2 `uc 1 :1 `uc 1 ]
[n S278 . . EPOUTEN10 ]
[s S279 :1 `uc 1 ]
[n S279 . EPSTALL10 ]
[u S273 `S274 1 `S275 1 `S276 1 `S277 1 `S278 1 `S279 1 ]
[n S273 . . . . . . . ]
"4260
[v _UEP10bits `VS273 ~T0 @X0 0 e@3888 ]
[s S281 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S281 . EPSTALL EPINEN EPOUTEN EPCONDIS EPHSHK ]
[s S282 :3 `uc 1 :1 `uc 1 ]
[n S282 . . EPCONDIS11 ]
[s S283 :4 `uc 1 :1 `uc 1 ]
[n S283 . . EPHSHK11 ]
[s S284 :1 `uc 1 :1 `uc 1 ]
[n S284 . . EPINEN11 ]
[s S285 :2 `uc 1 :1 `uc 1 ]
[n S285 . . EPOUTEN11 ]
[s S286 :1 `uc 1 ]
[n S286 . EPSTALL11 ]
[u S280 `S281 1 `S282 1 `S283 1 `S284 1 `S285 1 `S286 1 ]
[n S280 . . . . . . . ]
"4347
[v _UEP11bits `VS280 ~T0 @X0 0 e@3889 ]
[s S288 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S288 . EPSTALL EPINEN EPOUTEN EPCONDIS EPHSHK ]
[s S289 :3 `uc 1 :1 `uc 1 ]
[n S289 . . EPCONDIS12 ]
[s S290 :4 `uc 1 :1 `uc 1 ]
[n S290 . . EPHSHK12 ]
[s S291 :1 `uc 1 :1 `uc 1 ]
[n S291 . . EPINEN12 ]
[s S292 :2 `uc 1 :1 `uc 1 ]
[n S292 . . EPOUTEN12 ]
[s S293 :1 `uc 1 ]
[n S293 . EPSTALL12 ]
[u S287 `S288 1 `S289 1 `S290 1 `S291 1 `S292 1 `S293 1 ]
[n S287 . . . . . . . ]
"4434
[v _UEP12bits `VS287 ~T0 @X0 0 e@3890 ]
[s S295 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S295 . EPSTALL EPINEN EPOUTEN EPCONDIS EPHSHK ]
[s S296 :3 `uc 1 :1 `uc 1 ]
[n S296 . . EPCONDIS13 ]
[s S297 :4 `uc 1 :1 `uc 1 ]
[n S297 . . EPHSHK13 ]
[s S298 :1 `uc 1 :1 `uc 1 ]
[n S298 . . EPINEN13 ]
[s S299 :2 `uc 1 :1 `uc 1 ]
[n S299 . . EPOUTEN13 ]
[s S300 :1 `uc 1 ]
[n S300 . EPSTALL13 ]
[u S294 `S295 1 `S296 1 `S297 1 `S298 1 `S299 1 `S300 1 ]
[n S294 . . . . . . . ]
"4521
[v _UEP13bits `VS294 ~T0 @X0 0 e@3891 ]
[s S302 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S302 . EPSTALL EPINEN EPOUTEN EPCONDIS EPHSHK ]
[s S303 :3 `uc 1 :1 `uc 1 ]
[n S303 . . EPCONDIS14 ]
[s S304 :4 `uc 1 :1 `uc 1 ]
[n S304 . . EPHSHK14 ]
[s S305 :1 `uc 1 :1 `uc 1 ]
[n S305 . . EPINEN14 ]
[s S306 :2 `uc 1 :1 `uc 1 ]
[n S306 . . EPOUTEN14 ]
[s S307 :1 `uc 1 ]
[n S307 . EPSTALL14 ]
[u S301 `S302 1 `S303 1 `S304 1 `S305 1 `S306 1 `S307 1 ]
[n S301 . . . . . . . ]
"4608
[v _UEP14bits `VS301 ~T0 @X0 0 e@3892 ]
[s S309 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S309 . EPSTALL EPINEN EPOUTEN EPCONDIS EPHSHK ]
[s S310 :3 `uc 1 :1 `uc 1 ]
[n S310 . . EPCONDIS15 ]
[s S311 :4 `uc 1 :1 `uc 1 ]
[n S311 . . EPHSHK15 ]
[s S312 :1 `uc 1 :1 `uc 1 ]
[n S312 . . EPINEN15 ]
[s S313 :2 `uc 1 :1 `uc 1 ]
[n S313 . . EPOUTEN15 ]
[s S314 :1 `uc 1 ]
[n S314 . EPSTALL15 ]
[u S308 `S309 1 `S310 1 `S311 1 `S312 1 `S313 1 `S314 1 ]
[n S308 . . . . . . . ]
"4695
[v _UEP15bits `VS308 ~T0 @X0 0 e@3893 ]
[s S316 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S316 . URSTIE UERRIE ACTVIE TRNIE IDLEIE STALLIE SOFIE ]
[u S315 `S316 1 ]
[n S315 . . ]
"4765
[v _UIEbits `VS315 ~T0 @X0 0 e@3894 ]
[s S318 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S318 . PIDEE CRC5EE CRC16EE DFN8EE BTOEE . BTSEE ]
[u S317 `S318 1 ]
[n S317 . . ]
"4820
[v _UEIEbits `VS317 ~T0 @X0 0 e@3895 ]
[s S320 :7 `uc 1 ]
[n S320 . ADDR ]
[s S321 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S321 . ADDR0 ADDR1 ADDR2 ADDR3 ADDR4 ADDR5 ADDR6 ]
[u S319 `S320 1 `S321 1 ]
[n S319 . . . ]
"4873
[v _UADDRbits `VS319 ~T0 @X0 0 e@3896 ]
[s S323 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S323 . PPB0 PPB1 FSEN UTRDIS UPUEN . UOEMON UTEYE ]
[s S324 :1 `uc 1 ]
[n S324 . UPP0 ]
[s S325 :1 `uc 1 :1 `uc 1 ]
[n S325 . . UPP1 ]
[u S322 `S323 1 `S324 1 `S325 1 ]
[n S322 . . . . ]
"4941
[v _UCFGbits `VS322 ~T0 @X0 0 e@3897 ]
"4990
[v _RTCVALL `Vuc ~T0 @X0 0 e@3898 ]
[s S327 :8 `uc 1 ]
[n S327 . RTCVALL ]
[u S326 `S327 1 ]
[n S326 . . ]
"5000
[v _RTCVALLbits `VS326 ~T0 @X0 0 e@3898 ]
[s S329 :8 `uc 1 ]
[n S329 . RTCVALH ]
[s S330 :6 `uc 1 :1 `uc 1 ]
[n S330 . . WAITB0 ]
[s S331 :7 `uc 1 :1 `uc 1 ]
[n S331 . . WAITB1 ]
[s S332 :1 `uc 1 ]
[n S332 . WAITE0 ]
[s S333 :1 `uc 1 :1 `uc 1 ]
[n S333 . . WAITE1 ]
[s S334 :2 `uc 1 :1 `uc 1 ]
[n S334 . . WAITM0 ]
[s S335 :3 `uc 1 :1 `uc 1 ]
[n S335 . . WAITM1 ]
[s S336 :4 `uc 1 :1 `uc 1 ]
[n S336 . . WAITM2 ]
[s S337 :5 `uc 1 :1 `uc 1 ]
[n S337 . . WAITM3 ]
[u S328 `S329 1 `S330 1 `S331 1 `S332 1 `S333 1 `S334 1 `S335 1 `S336 1 `S337 1 ]
[n S328 . . . . . . . . . . ]
"5050
[v _RTCVALHbits `VS328 ~T0 @X0 0 e@3899 ]
[s S339 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S339 . . RTSECSEL0 RTSECSEL1 ]
[u S338 `S339 1 ]
[n S338 . . ]
"5111
[v _PADCFG1bits `VS338 ~T0 @X0 0 e@3900 ]
[s S341 :4 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S341 . RODIV ROSEL ROSSLP . ROON ]
[s S342 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S342 . RODIV0 RODIV1 RODIV2 RODIV3 ]
[u S340 `S341 1 `S342 1 ]
[n S340 . . . ]
"5145
[v _REFOCONbits `VS340 ~T0 @X0 0 e@3901 ]
[s S344 :8 `uc 1 ]
[n S344 . CAL ]
[s S345 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S345 . CAL0 CAL1 CAL2 CAL3 CAL4 CAL5 CAL6 CAL7 ]
[u S343 `S344 1 `S345 1 ]
[n S343 . . . ]
"5209
[v _RTCCALbits `VS343 ~T0 @X0 0 e@3902 ]
[s S347 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S347 . RTCPTR0 RTCPTR1 RTCOE HALFSEC RTCSYNC RTCWREN . RTCEN ]
[u S346 `S347 1 ]
[n S346 . . ]
"5275
[v _RTCCFGbits `VS346 ~T0 @X0 0 e@3903 ]
[s S349 :1 `uc 1 :1 `uc 1 ]
[n S349 . SPI1OD SPI2OD ]
[u S348 `S349 1 ]
[n S348 . . ]
"5325
[v _ODCON3bits `VS348 ~T0 @X0 0 e@3904 ]
[s S351 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S351 . U1OD U2OD CCP9OD CCP10OD ]
[u S350 `S351 1 ]
[n S350 . . ]
"5352
[v _ODCON2bits `VS350 ~T0 @X0 0 e@3905 ]
[s S353 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S353 . ECCP1OD ECCP2OD ECCP3OD CCP4OD CCP5OD CCP6OD CCP7OD CCP8OD ]
[u S352 `S353 1 ]
[n S352 . . ]
"5393
[v _ODCON1bits `VS352 ~T0 @X0 0 e@3906 ]
"5437
[v _ALRMVALL `Vuc ~T0 @X0 0 e@3908 ]
[s S355 :8 `uc 1 ]
[n S355 . ALRMVALL ]
[u S354 `S355 1 ]
[n S354 . . ]
"5447
[v _ALRMVALLbits `VS354 ~T0 @X0 0 e@3908 ]
"5456
[v _ALRMVALH `Vuc ~T0 @X0 0 e@3909 ]
[s S357 :8 `uc 1 ]
[n S357 . ALRMVALH ]
[u S356 `S357 1 ]
[n S356 . . ]
"5466
[v _ALRMVALHbits `VS356 ~T0 @X0 0 e@3909 ]
[s S359 :8 `uc 1 ]
[n S359 . ARPT ]
[s S360 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S360 . ARPT0 ARPT1 ARPT2 ARPT3 ARPT4 ARPT5 ARPT6 ARPT7 ]
[u S358 `S359 1 `S360 1 ]
[n S358 . . . ]
"5495
[v _ALRMRPTbits `VS358 ~T0 @X0 0 e@3910 ]
[s S362 :2 `uc 1 :4 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S362 . ALRMPTR AMASK CHIME ALRMEN ]
[s S363 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S363 . ALRMPTR0 ALRMPTR1 AMASK0 AMASK1 AMASK2 AMASK3 ]
[u S361 `S362 1 `S363 1 ]
[n S361 . . . ]
"5565
[v _ALRMCFGbits `VS361 ~T0 @X0 0 e@3911 ]
[s S365 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S365 . PCFG0 PCFG1 PCFG2 PCFG3 PCFG4 ]
[u S364 `S365 1 ]
[n S364 . . ]
"5633
[v _ANCON0bits `VS364 ~T0 @X0 0 e@3912 ]
[s S367 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S367 . PCFG8 PCFG9 PCFG10 PCFG11 PCFG12 . VBGEN ]
[s S368 :7 `uc 1 :1 `uc 1 ]
[n S368 . . PCFG15 ]
[u S366 `S367 1 `S368 1 ]
[n S366 . . . ]
"5682
[v _ANCON1bits `VS366 ~T0 @X0 0 e@3913 ]
[s S370 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S370 . DSPOR . DSMCLR DSRTC DSWDT DSULP . DSFLT ]
[u S369 `S370 1 ]
[n S369 . . ]
"5738
[v _DSWAKELbits `VS369 ~T0 @X0 0 e@3914 ]
[s S372 :1 `uc 1 ]
[n S372 . DSINT0 ]
[u S371 `S372 1 ]
[n S371 . . ]
"5782
[v _DSWAKEHbits `VS371 ~T0 @X0 0 e@3915 ]
[s S374 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S374 . RELEASE DSBOR ULPWDIS ]
[u S373 `S374 1 ]
[n S373 . . ]
"5803
[v _DSCONLbits `VS373 ~T0 @X0 0 e@3916 ]
[s S376 :1 `uc 1 :1 `uc 1 :5 `uc 1 :1 `uc 1 ]
[n S376 . RTCWDIS DSULPEN . DSEN ]
[u S375 `S376 1 ]
[n S375 . . ]
"5835
[v _DSCONHbits `VS375 ~T0 @X0 0 e@3917 ]
"5854
[v _DSGPR0 `Vuc ~T0 @X0 0 e@3918 ]
[s S378 :8 `uc 1 ]
[n S378 . DSGPR0 ]
[u S377 `S378 1 ]
[n S377 . . ]
"5864
[v _DSGPR0bits `VS377 ~T0 @X0 0 e@3918 ]
"5873
[v _DSGPR1 `Vuc ~T0 @X0 0 e@3919 ]
[s S380 :8 `uc 1 ]
[n S380 . DSGPR1 ]
[u S379 `S380 1 ]
[n S379 . . ]
"5883
[v _DSGPR1bits `VS379 ~T0 @X0 0 e@3919 ]
[s S382 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S382 . C8TSEL C9TSEL0 . C10TSEL0 ]
[s S383 :1 `uc 1 :1 `uc 1 ]
[n S383 . C8TSEL0 C8TSEL1 ]
[u S381 `S382 1 `S383 1 ]
[n S381 . . . ]
"5909
[v _CCPTMRS2bits `VS381 ~T0 @X0 0 e@3920 ]
[s S385 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :2 `uc 1 ]
[n S385 . C4TSEL C5TSEL0 . C6TSEL0 . C7TSEL ]
[s S386 :1 `uc 1 :1 `uc 1 :4 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S386 . C4TSEL0 C4TSEL1 . C7TSEL0 C7TSEL1 ]
[u S384 `S385 1 `S386 1 ]
[n S384 . . . ]
"5960
[v _CCPTMRS1bits `VS384 ~T0 @X0 0 e@3921 ]
[s S388 :3 `uc 1 :3 `uc 1 :2 `uc 1 ]
[n S388 . C1TSEL C2TSEL C3TSEL ]
[s S389 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S389 . C1TSEL0 C1TSEL1 C1TSEL2 C2TSEL0 C2TSEL1 C2TSEL2 C3TSEL0 C3TSEL1 ]
[u S387 `S388 1 `S389 1 ]
[n S387 . . . ]
"6026
[v _CCPTMRS0bits `VS387 ~T0 @X0 0 e@3922 ]
[s S391 :4 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S391 . CVR CVRSS CVRR CVROE CVREN ]
[s S392 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S392 . CVR0 CVR1 CVR2 CVR3 ]
[s S393 :6 `uc 1 :1 `uc 1 ]
[n S393 . . CVROEN ]
[u S390 `S391 1 `S392 1 `S393 1 ]
[n S390 . . . . ]
"6109
[v _CVRCONbits `VS390 ~T0 @X0 0 e@3923 ]
"6163
[v _UFRM `Vus ~T0 @X0 0 e@3936 ]
[s S395 :8 `uc 1 ]
[n S395 . FRM ]
[s S396 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S396 . FRM0 FRM1 FRM2 FRM3 FRM4 FRM5 FRM6 FRM7 ]
[s S397 :8 `uc 1 ]
[n S397 . FRML ]
[u S394 `S395 1 `S396 1 `S397 1 ]
[n S394 . . . . ]
"6192
[v _UFRMLbits `VS394 ~T0 @X0 0 e@3936 ]
[s S399 :3 `uc 1 ]
[n S399 . FRM ]
[s S400 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S400 . FRM8 FRM9 FRM10 ]
[u S398 `S399 1 `S400 1 ]
[n S398 . . . ]
"6261
[v _UFRMHbits `VS398 ~T0 @X0 0 e@3937 ]
[s S402 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S402 . URSTIF UERRIF ACTVIF TRNIF IDLEIF STALLIF SOFIF ]
[u S401 `S402 1 ]
[n S401 . . ]
"6301
[v _UIRbits `VS401 ~T0 @X0 0 e@3938 ]
[s S404 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S404 . PIDEF CRC5EF CRC16EF DFN8EF BTOEF . BTSEF ]
[u S403 `S404 1 ]
[n S403 . . ]
"6356
[v _UEIRbits `VS403 ~T0 @X0 0 e@3939 ]
[s S406 :1 `uc 1 :1 `uc 1 :1 `uc 1 :4 `uc 1 ]
[n S406 . . PPBI DIR ENDP ]
[s S407 :3 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S407 . . ENDP0 ENDP1 ENDP2 ENDP3 ]
[u S405 `S406 1 `S407 1 ]
[n S405 . . . ]
"6410
[v _USTATbits `VS405 ~T0 @X0 0 e@3940 ]
[s S409 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S409 . . SUSPND RESUME USBEN PKTDIS SE0 PPBRST ]
[u S408 `S409 1 ]
[n S408 . . ]
"6465
[v _UCONbits `VS408 ~T0 @X0 0 e@3941 ]
"6499
[v _DMABCH `Vuc ~T0 @X0 0 e@3942 ]
[s S411 :2 `uc 1 ]
[n S411 . DMACNTHB ]
[u S410 `S411 1 ]
[n S410 . . ]
"6509
[v _DMABCHbits `VS410 ~T0 @X0 0 e@3942 ]
"6518
[v _DMABCL `Vuc ~T0 @X0 0 e@3943 ]
[s S413 :8 `uc 1 ]
[n S413 . DMACNTLB ]
[u S412 `S413 1 ]
[n S412 . . ]
"6528
[v _DMABCLbits `VS412 ~T0 @X0 0 e@3943 ]
"6537
[v _RXADDRH `Vuc ~T0 @X0 0 e@3944 ]
[s S415 :4 `uc 1 ]
[n S415 . DMARCVPTRHB ]
[u S414 `S415 1 ]
[n S414 . . ]
"6547
[v _RXADDRHbits `VS414 ~T0 @X0 0 e@3944 ]
"6556
[v _RXADDRL `Vuc ~T0 @X0 0 e@3945 ]
[s S417 :8 `uc 1 ]
[n S417 . DMARCVPTRLB ]
[u S416 `S417 1 ]
[n S416 . . ]
"6566
[v _RXADDRLbits `VS416 ~T0 @X0 0 e@3945 ]
"6575
[v _TXADDRH `Vuc ~T0 @X0 0 e@3946 ]
[s S419 :4 `uc 1 ]
[n S419 . DMATXPTRHB ]
[u S418 `S419 1 ]
[n S418 . . ]
"6585
[v _TXADDRHbits `VS418 ~T0 @X0 0 e@3946 ]
"6594
[v _TXADDRL `Vuc ~T0 @X0 0 e@3947 ]
[s S421 :8 `uc 1 ]
[n S421 . DMATXPTRLB ]
[u S420 `S421 1 ]
[n S420 . . ]
"6604
[v _TXADDRLbits `VS420 ~T0 @X0 0 e@3947 ]
"6618
[v _CMSTATUS `Vuc ~T0 @X0 0 e@3952 ]
[s S423 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S423 . COUT1 COUT2 COUT3 ]
[u S422 `S423 1 ]
[n S422 . . ]
"6630
[v _CMSTATbits `VS422 ~T0 @X0 0 e@3952 ]
[s S425 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S425 . COUT1 COUT2 COUT3 ]
[u S424 `S425 1 ]
[n S424 . . ]
"6655
[v _CMSTATUSbits `VS424 ~T0 @X0 0 e@3952 ]
[s S427 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S427 . SEN RSEN PEN RCEN ACKEN ACKDT ACKSTAT GCEN ]
[s S428 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S428 . . ADMSK1 ADMSK2 ADMSK3 ADMSK4 ADMSK5 ]
[s S429 :5 `uc 1 :1 `uc 1 ]
[n S429 . . ACKDT2 ]
[s S430 :4 `uc 1 :1 `uc 1 ]
[n S430 . . ACKEN2 ]
[s S431 :6 `uc 1 :1 `uc 1 ]
[n S431 . . ACKSTAT2 ]
[s S432 :1 `uc 1 :1 `uc 1 ]
[n S432 . . ADMSK12 ]
[s S433 :2 `uc 1 :1 `uc 1 ]
[n S433 . . ADMSK22 ]
[s S434 :3 `uc 1 :1 `uc 1 ]
[n S434 . . ADMSK32 ]
[s S435 :4 `uc 1 :1 `uc 1 ]
[n S435 . . ADMSK42 ]
[s S436 :5 `uc 1 :1 `uc 1 ]
[n S436 . . ADMSK52 ]
[s S437 :7 `uc 1 :1 `uc 1 ]
[n S437 . . GCEN2 ]
[s S438 :2 `uc 1 :1 `uc 1 ]
[n S438 . . PEN2 ]
[s S439 :3 `uc 1 :1 `uc 1 ]
[n S439 . . RCEN2 ]
[s S440 :1 `uc 1 :1 `uc 1 ]
[n S440 . . RSEN2 ]
[s S441 :1 `uc 1 ]
[n S441 . SEN2 ]
[u S426 `S427 1 `S428 1 `S429 1 `S430 1 `S431 1 `S432 1 `S433 1 `S434 1 `S435 1 `S436 1 `S437 1 `S438 1 `S439 1 `S440 1 `S441 1 ]
[n S426 . . . . . . . . . . . . . . . . ]
"6750
[v _SSP2CON2bits `VS426 ~T0 @X0 0 e@3953 ]
[s S443 :4 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S443 . SSPM CKP SSPEN SSPOV WCOL ]
[s S444 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S444 . SSPM0 SSPM1 SSPM2 SSPM3 ]
[s S445 :4 `uc 1 :1 `uc 1 ]
[n S445 . . CKP2 ]
[s S446 :5 `uc 1 :1 `uc 1 ]
[n S446 . . SSPEN2 ]
[s S447 :1 `uc 1 ]
[n S447 . SSPM02 ]
[s S448 :1 `uc 1 :1 `uc 1 ]
[n S448 . . SSPM12 ]
[s S449 :2 `uc 1 :1 `uc 1 ]
[n S449 . . SSPM22 ]
[s S450 :3 `uc 1 :1 `uc 1 ]
[n S450 . . SSPM32 ]
[s S451 :6 `uc 1 :1 `uc 1 ]
[n S451 . . SSPOV2 ]
[s S452 :7 `uc 1 :1 `uc 1 ]
[n S452 . . WCOL2 ]
[u S442 `S443 1 `S444 1 `S445 1 `S446 1 `S447 1 `S448 1 `S449 1 `S450 1 `S451 1 `S452 1 ]
[n S442 . . . . . . . . . . . ]
"6935
[v _SSP2CON1bits `VS442 ~T0 @X0 0 e@3954 ]
[s S454 :2 `uc 1 :1 `uc 1 ]
[n S454 . . R_NOT_W ]
[s S455 :5 `uc 1 :1 `uc 1 ]
[n S455 . . D_NOT_A ]
[s S456 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S456 . BF UA R_nW S P D_nA CKE SMP ]
[s S457 :1 `uc 1 ]
[n S457 . BF2 ]
[s S458 :6 `uc 1 :1 `uc 1 ]
[n S458 . . CKE2 ]
[s S459 :5 `uc 1 :1 `uc 1 ]
[n S459 . . DA2 ]
[s S460 :5 `uc 1 :1 `uc 1 ]
[n S460 . . DATA_ADDRESS2 ]
[s S461 :5 `uc 1 :1 `uc 1 ]
[n S461 . . D_A2 ]
[s S462 :5 `uc 1 :1 `uc 1 ]
[n S462 . . D_nA2 ]
[s S463 :5 `uc 1 :1 `uc 1 ]
[n S463 . . I2C_DAT2 ]
[s S464 :2 `uc 1 :1 `uc 1 ]
[n S464 . . I2C_READ2 ]
[s S465 :3 `uc 1 :1 `uc 1 ]
[n S465 . . I2C_START2 ]
[s S466 :4 `uc 1 :1 `uc 1 ]
[n S466 . . I2C_STOP2 ]
[s S467 :4 `uc 1 :1 `uc 1 ]
[n S467 . . P2 ]
[s S468 :2 `uc 1 :1 `uc 1 ]
[n S468 . . READ_WRITE2 ]
[s S469 :2 `uc 1 :1 `uc 1 ]
[n S469 . . RW2 ]
[s S470 :2 `uc 1 :1 `uc 1 ]
[n S470 . . R_W2 ]
[s S471 :2 `uc 1 :1 `uc 1 ]
[n S471 . . R_nW2 ]
[s S472 :3 `uc 1 :1 `uc 1 ]
[n S472 . . S2 ]
[s S473 :7 `uc 1 :1 `uc 1 ]
[n S473 . . SMP2 ]
[s S474 :3 `uc 1 :1 `uc 1 ]
[n S474 . . START2 ]
[s S475 :4 `uc 1 :1 `uc 1 ]
[n S475 . . STOP2 ]
[s S476 :1 `uc 1 :1 `uc 1 ]
[n S476 . . UA2 ]
[s S477 :5 `uc 1 :1 `uc 1 ]
[n S477 . . nA2 ]
[s S478 :5 `uc 1 :1 `uc 1 ]
[n S478 . . nADDRESS2 ]
[s S479 :2 `uc 1 :1 `uc 1 ]
[n S479 . . nW2 ]
[s S480 :2 `uc 1 :1 `uc 1 ]
[n S480 . . nWRITE2 ]
[u S453 `S454 1 `S455 1 `S456 1 `S457 1 `S458 1 `S459 1 `S460 1 `S461 1 `S462 1 `S463 1 `S464 1 `S465 1 `S466 1 `S467 1 `S468 1 `S469 1 `S470 1 `S471 1 `S472 1 `S473 1 `S474 1 `S475 1 `S476 1 `S477 1 `S478 1 `S479 1 `S480 1 ]
[n S453 . . . . . . . . . . . . . . . . . . . . . . . . . . . . ]
"7144
[v _SSP2STATbits `VS453 ~T0 @X0 0 e@3955 ]
[s S482 :8 `uc 1 ]
[n S482 . SSPADD ]
[s S483 :1 `uc 1 ]
[n S483 . MSK02 ]
[s S484 :1 `uc 1 :1 `uc 1 ]
[n S484 . . MSK12 ]
[s S485 :2 `uc 1 :1 `uc 1 ]
[n S485 . . MSK22 ]
[s S486 :3 `uc 1 :1 `uc 1 ]
[n S486 . . MSK32 ]
[s S487 :4 `uc 1 :1 `uc 1 ]
[n S487 . . MSK42 ]
[s S488 :5 `uc 1 :1 `uc 1 ]
[n S488 . . MSK52 ]
[s S489 :6 `uc 1 :1 `uc 1 ]
[n S489 . . MSK62 ]
[s S490 :7 `uc 1 :1 `uc 1 ]
[n S490 . . MSK72 ]
[u S481 `S482 1 `S483 1 `S484 1 `S485 1 `S486 1 `S487 1 `S488 1 `S489 1 `S490 1 ]
[n S481 . . . . . . . . . . ]
"7359
[v _SSP2ADDbits `VS481 ~T0 @X0 0 e@3956 ]
"7408
[v _SSP2MSK `Vuc ~T0 @X0 0 e@3956 ]
[s S492 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S492 . MSK0 MSK1 MSK2 MSK3 MSK4 MSK5 MSK6 MSK7 ]
[u S491 `S492 1 ]
[n S491 . . ]
"7425
[v _SSP2MSKbits `VS491 ~T0 @X0 0 e@3956 ]
"7469
[v _SSP2BUF `Vuc ~T0 @X0 0 e@3957 ]
[s S494 :8 `uc 1 ]
[n S494 . SSPBUF ]
[u S493 `S494 1 ]
[n S493 . . ]
"7479
[v _SSP2BUFbits `VS493 ~T0 @X0 0 e@3957 ]
[s S496 :2 `uc 1 :1 `uc 1 :4 `uc 1 ]
[n S496 . T4CKPS TMR4ON T4OUTPS ]
[s S497 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S497 . T4CKPS0 T4CKPS1 . T4OUTPS0 T4OUTPS1 T4OUTPS2 T4OUTPS3 ]
[u S495 `S496 1 `S497 1 ]
[n S495 . . . ]
"7509
[v _T4CONbits `VS495 ~T0 @X0 0 e@3958 ]
"7558
[v _PR4 `Vuc ~T0 @X0 0 e@3959 ]
[s S499 :8 `uc 1 ]
[n S499 . PR4 ]
[u S498 `S499 1 ]
[n S498 . . ]
"7568
[v _PR4bits `VS498 ~T0 @X0 0 e@3959 ]
"7577
[v _TMR4 `Vuc ~T0 @X0 0 e@3960 ]
[s S501 :8 `uc 1 ]
[n S501 . TMR4 ]
[u S500 `S501 1 ]
[n S500 . . ]
"7587
[v _TMR4bits `VS500 ~T0 @X0 0 e@3960 ]
[s S503 :2 `uc 1 :1 `uc 1 ]
[n S503 . . NOT_T3SYNC ]
[s S504 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :2 `uc 1 :2 `uc 1 ]
[n S504 . TMR3ON RD16 nT3SYNC T3OSCEN T3CKPS TMR3CS ]
[s S505 :4 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S505 . . T3CKPS0 T3CKPS1 TMR3CS0 TMR3CS1 ]
[s S506 :7 `uc 1 :1 `uc 1 ]
[n S506 . . RD163 ]
[s S507 :3 `uc 1 :1 `uc 1 ]
[n S507 . . SOSCEN3 ]
[s S508 :7 `uc 1 :1 `uc 1 ]
[n S508 . . T3RD16 ]
[u S502 `S503 1 `S504 1 `S505 1 `S506 1 `S507 1 `S508 1 ]
[n S502 . . . . . . . ]
"7634
[v _T3CONbits `VS502 ~T0 @X0 0 e@3961 ]
"7708
[v _TMR3 `Vus ~T0 @X0 0 e@3962 ]
"7714
[v _TMR3L `Vuc ~T0 @X0 0 e@3962 ]
[s S510 :8 `uc 1 ]
[n S510 . TMR3L ]
[u S509 `S510 1 ]
[n S509 . . ]
"7724
[v _TMR3Lbits `VS509 ~T0 @X0 0 e@3962 ]
"7733
[v _TMR3H `Vuc ~T0 @X0 0 e@3963 ]
[s S512 :8 `uc 1 ]
[n S512 . TMR3H ]
[u S511 `S512 1 ]
[n S511 . . ]
"7743
[v _TMR3Hbits `VS511 ~T0 @X0 0 e@3963 ]
[s S514 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S514 . ABDEN WUE . BRG16 TXCKP RXDTP RCIDL ABDOVF ]
[s S515 :1 `uc 1 ]
[n S515 . ABDEN2 ]
[s S516 :7 `uc 1 :1 `uc 1 ]
[n S516 . . ABDOVF2 ]
[s S517 :3 `uc 1 :1 `uc 1 ]
[n S517 . . BRG162 ]
[s S518 :5 `uc 1 :1 `uc 1 ]
[n S518 . . DTRXP2 ]
[s S519 :6 `uc 1 :1 `uc 1 ]
[n S519 . . RCIDL2 ]
[s S520 :6 `uc 1 :1 `uc 1 ]
[n S520 . . RCMT2 ]
[s S521 :5 `uc 1 :1 `uc 1 ]
[n S521 . . RXDTP2 ]
[s S522 :4 `uc 1 :1 `uc 1 ]
[n S522 . . SCKP2 ]
[s S523 :4 `uc 1 :1 `uc 1 ]
[n S523 . . TXCKP2 ]
[s S524 :1 `uc 1 :1 `uc 1 ]
[n S524 . . WUE2 ]
[u S513 `S514 1 `S515 1 `S516 1 `S517 1 `S518 1 `S519 1 `S520 1 `S521 1 `S522 1 `S523 1 `S524 1 ]
[n S513 . . . . . . . . . . . . ]
"7808
[v _BAUDCON2bits `VS513 ~T0 @X0 0 e@3964 ]
"7897
[v _SPBRGH2 `Vuc ~T0 @X0 0 e@3965 ]
[s S526 :8 `uc 1 ]
[n S526 . SPBRGH2 ]
[u S525 `S526 1 ]
[n S525 . . ]
"7907
[v _SPBRGH2bits `VS525 ~T0 @X0 0 e@3965 ]
"7921
[v _BAUDCON `Vuc ~T0 @X0 0 e@3966 ]
"7925
[v _BAUDCTL `Vuc ~T0 @X0 0 e@3966 ]
[s S528 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S528 . ABDEN WUE . BRG16 TXCKP RXDTP RCIDL ABDOVF ]
[s S529 :1 `uc 1 ]
[n S529 . ABDEN1 ]
[s S530 :7 `uc 1 :1 `uc 1 ]
[n S530 . . ABDOVF1 ]
[s S531 :3 `uc 1 :1 `uc 1 ]
[n S531 . . BRG161 ]
[s S532 :4 `uc 1 :1 `uc 1 ]
[n S532 . . CKTXP ]
[s S533 :5 `uc 1 :1 `uc 1 ]
[n S533 . . DTRXP ]
[s S534 :5 `uc 1 :1 `uc 1 ]
[n S534 . . DTRXP1 ]
[s S535 :6 `uc 1 :1 `uc 1 ]
[n S535 . . RCIDL1 ]
[s S536 :6 `uc 1 :1 `uc 1 ]
[n S536 . . RCMT ]
[s S537 :6 `uc 1 :1 `uc 1 ]
[n S537 . . RCMT1 ]
[s S538 :5 `uc 1 :1 `uc 1 ]
[n S538 . . RXDTP1 ]
[s S539 :4 `uc 1 :1 `uc 1 ]
[n S539 . . SCKP ]
[s S540 :4 `uc 1 :1 `uc 1 ]
[n S540 . . SCKP1 ]
[s S541 :4 `uc 1 :1 `uc 1 ]
[n S541 . . TXCKP1 ]
[s S542 :1 `uc 1 :1 `uc 1 ]
[n S542 . . WUE1 ]
[s S543 :5 `uc 1 :1 `uc 1 ]
[n S543 . . RXCKP ]
[s S544 :1 `uc 1 :1 `uc 1 ]
[n S544 . . W4E ]
[u S527 `S528 1 `S529 1 `S530 1 `S531 1 `S532 1 `S533 1 `S534 1 `S535 1 `S536 1 `S537 1 `S538 1 `S539 1 `S540 1 `S541 1 `S542 1 `S543 1 `S544 1 ]
[n S527 . . . . . . . . . . . . . . . . . . ]
"8005
[v _BAUDCON1bits `VS527 ~T0 @X0 0 e@3966 ]
[s S546 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S546 . ABDEN WUE . BRG16 TXCKP RXDTP RCIDL ABDOVF ]
[s S547 :1 `uc 1 ]
[n S547 . ABDEN1 ]
[s S548 :7 `uc 1 :1 `uc 1 ]
[n S548 . . ABDOVF1 ]
[s S549 :3 `uc 1 :1 `uc 1 ]
[n S549 . . BRG161 ]
[s S550 :4 `uc 1 :1 `uc 1 ]
[n S550 . . CKTXP ]
[s S551 :5 `uc 1 :1 `uc 1 ]
[n S551 . . DTRXP ]
[s S552 :5 `uc 1 :1 `uc 1 ]
[n S552 . . DTRXP1 ]
[s S553 :6 `uc 1 :1 `uc 1 ]
[n S553 . . RCIDL1 ]
[s S554 :6 `uc 1 :1 `uc 1 ]
[n S554 . . RCMT ]
[s S555 :6 `uc 1 :1 `uc 1 ]
[n S555 . . RCMT1 ]
[s S556 :5 `uc 1 :1 `uc 1 ]
[n S556 . . RXDTP1 ]
[s S557 :4 `uc 1 :1 `uc 1 ]
[n S557 . . SCKP ]
[s S558 :4 `uc 1 :1 `uc 1 ]
[n S558 . . SCKP1 ]
[s S559 :4 `uc 1 :1 `uc 1 ]
[n S559 . . TXCKP1 ]
[s S560 :1 `uc 1 :1 `uc 1 ]
[n S560 . . WUE1 ]
[s S561 :5 `uc 1 :1 `uc 1 ]
[n S561 . . RXCKP ]
[s S562 :1 `uc 1 :1 `uc 1 ]
[n S562 . . W4E ]
[u S545 `S546 1 `S547 1 `S548 1 `S549 1 `S550 1 `S551 1 `S552 1 `S553 1 `S554 1 `S555 1 `S556 1 `S557 1 `S558 1 `S559 1 `S560 1 `S561 1 `S562 1 ]
[n S545 . . . . . . . . . . . . . . . . . . ]
"8198
[v _BAUDCONbits `VS545 ~T0 @X0 0 e@3966 ]
[s S564 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S564 . ABDEN WUE . BRG16 TXCKP RXDTP RCIDL ABDOVF ]
[s S565 :1 `uc 1 ]
[n S565 . ABDEN1 ]
[s S566 :7 `uc 1 :1 `uc 1 ]
[n S566 . . ABDOVF1 ]
[s S567 :3 `uc 1 :1 `uc 1 ]
[n S567 . . BRG161 ]
[s S568 :4 `uc 1 :1 `uc 1 ]
[n S568 . . CKTXP ]
[s S569 :5 `uc 1 :1 `uc 1 ]
[n S569 . . DTRXP ]
[s S570 :5 `uc 1 :1 `uc 1 ]
[n S570 . . DTRXP1 ]
[s S571 :6 `uc 1 :1 `uc 1 ]
[n S571 . . RCIDL1 ]
[s S572 :6 `uc 1 :1 `uc 1 ]
[n S572 . . RCMT ]
[s S573 :6 `uc 1 :1 `uc 1 ]
[n S573 . . RCMT1 ]
[s S574 :5 `uc 1 :1 `uc 1 ]
[n S574 . . RXDTP1 ]
[s S575 :4 `uc 1 :1 `uc 1 ]
[n S575 . . SCKP ]
[s S576 :4 `uc 1 :1 `uc 1 ]
[n S576 . . SCKP1 ]
[s S577 :4 `uc 1 :1 `uc 1 ]
[n S577 . . TXCKP1 ]
[s S578 :1 `uc 1 :1 `uc 1 ]
[n S578 . . WUE1 ]
[s S579 :5 `uc 1 :1 `uc 1 ]
[n S579 . . RXCKP ]
[s S580 :1 `uc 1 :1 `uc 1 ]
[n S580 . . W4E ]
[u S563 `S564 1 `S565 1 `S566 1 `S567 1 `S568 1 `S569 1 `S570 1 `S571 1 `S572 1 `S573 1 `S574 1 `S575 1 `S576 1 `S577 1 `S578 1 `S579 1 `S580 1 ]
[n S563 . . . . . . . . . . . . . . . . . . ]
"8390
[v _BAUDCTLbits `VS563 ~T0 @X0 0 e@3966 ]
"8509
[v _SPBRGH1 `Vuc ~T0 @X0 0 e@3967 ]
"8514
[v _SPBRGH `Vuc ~T0 @X0 0 e@3967 ]
[s S582 :8 `uc 1 ]
[n S582 . SPBRGH1 ]
[u S581 `S582 1 ]
[n S581 . . ]
"8524
[v _SPBRGH1bits `VS581 ~T0 @X0 0 e@3967 ]
[s S584 :8 `uc 1 ]
[n S584 . SPBRGH1 ]
[u S583 `S584 1 ]
[n S583 . . ]
"8537
[v _SPBRGHbits `VS583 ~T0 @X0 0 e@3967 ]
[s S586 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S586 . RA0 RA1 RA2 RA3 . RA5 RA6 RA7 ]
[s S587 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S587 . AN0 AN1 AN2 AN3 . AN4 OSC2 OSC1 ]
[s S588 :5 `uc 1 :1 `uc 1 ]
[n S588 . . NOT_SS1 ]
[s S589 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S589 . C1INA C2INA VREF_MINUS VREF_PLUS . nSS1 CLKO CLKI ]
[s S590 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S590 . . CVREF C1INB . HLVDIN ]
[s S591 :1 `uc 1 :1 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S591 . RP0 RP1 C2INB . RCV ]
[s S592 :1 `uc 1 :1 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S592 . ULPWU VBG C1IND . RP2 ]
[s S593 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S593 . . C3INB . C1INC ]
[s S594 :5 `uc 1 :1 `uc 1 ]
[n S594 . . LVDIN ]
[s S595 :4 `uc 1 :1 `uc 1 ]
[n S595 . . RA4 ]
[s S596 :7 `uc 1 :1 `uc 1 ]
[n S596 . . RJPU ]
[s S597 :1 `uc 1 ]
[n S597 . ULPWUIN ]
[u S585 `S586 1 `S587 1 `S588 1 `S589 1 `S590 1 `S591 1 `S592 1 `S593 1 `S594 1 `S595 1 `S596 1 `S597 1 ]
[n S585 . . . . . . . . . . . . . ]
"8629
[v _PORTAbits `VS585 ~T0 @X0 0 e@3968 ]
[s S599 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S599 . RB0 RB1 RB2 RB3 RB4 RB5 RB6 RB7 ]
[s S600 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S600 . AN12 AN10 AN8 AN9 . KBI2 KBI3 ]
[s S601 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S601 . INT0 . CTED1 CTED2 KBI0 KBI1 PGC PGD ]
[s S602 :1 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S602 . RP3 RTCC . SCK1 SDI1 RP9 RP10 ]
[s S603 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S603 . . RP4 VMO VPO SCL1 SDA1 ]
[s S604 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S604 . . REFO RP6 RP7 RP8 ]
[s S605 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S605 . . C3INC RP5 C3INA CCP4 CCP5 CCP6 CCP7 ]
[s S606 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S606 . C3IND . C2INC ]
[s S607 :3 `uc 1 :1 `uc 1 ]
[n S607 . . CCP2_PA2 ]
[u S598 `S599 1 `S600 1 `S601 1 `S602 1 `S603 1 `S604 1 `S605 1 `S606 1 `S607 1 ]
[n S598 . . . . . . . . . . ]
"8907
[v _PORTBbits `VS598 ~T0 @X0 0 e@3969 ]
[s S609 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S609 . RC0 RC1 RC2 . RC4 RC5 RC6 RC7 ]
[s S610 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S610 . T1OSO T1OSI AN11 . D_MINUS D_PLUS ]
[s S611 :1 `uc 1 :1 `uc 1 ]
[n S611 . . NOT_UOE ]
[s S612 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S612 . T1CKI nUOE CTPLS . VM VP TX1 RX1 ]
[s S613 :1 `uc 1 :1 `uc 1 :1 `uc 1 :3 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S613 . RP11 RP12 RP13 . CK1 DT1 ]
[s S614 :6 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S614 . . RP17 SDO1 ]
[s S615 :2 `uc 1 :1 `uc 1 :4 `uc 1 :1 `uc 1 ]
[n S615 . . C2IND . RP18 ]
[s S616 :1 `uc 1 :1 `uc 1 :4 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S616 . . CCP8 . CCP9 CCP10 ]
[s S617 :1 `uc 1 :1 `uc 1 ]
[n S617 . . CCP2 ]
[s S618 :2 `uc 1 :1 `uc 1 ]
[n S618 . . PA1 ]
[s S619 :1 `uc 1 :1 `uc 1 ]
[n S619 . . PA2 ]
[s S620 :3 `uc 1 :1 `uc 1 ]
[n S620 . . RC3 ]
[u S608 `S609 1 `S610 1 `S611 1 `S612 1 `S613 1 `S614 1 `S615 1 `S616 1 `S617 1 `S618 1 `S619 1 `S620 1 ]
[n S608 . . . . . . . . . . . . . ]
"9222
[v _PORTCbits `VS608 ~T0 @X0 0 e@3970 ]
[s S622 :4 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S622 . HLVDL HLVDEN IRVST BGVST VDIRMAG ]
[s S623 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S623 . HLVDL0 HLVDL1 HLVDL2 HLVDL3 ]
[u S621 `S622 1 `S623 1 ]
[n S621 . . . ]
"9426
[v _HLVDCONbits `VS621 ~T0 @X0 0 e@3973 ]
[s S625 :4 `uc 1 :4 `uc 1 ]
[n S625 . INTLVL DLYCYC ]
[s S626 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S626 . INTLVL0 INTLVL1 INTLVL2 INTLVL3 DLYCYC0 DLYCYC1 DLYCYC2 DLYCYC3 ]
[u S624 `S625 1 `S626 1 ]
[n S624 . . . ]
"9496
[v _DMACON2bits `VS624 ~T0 @X0 0 e@3974 ]
[s S628 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S628 . . PRISD SOSCGO SOSCDRV . SOSCRUN ]
[u S627 `S628 1 ]
[n S627 . . ]
"9565
[v _OSCCON2bits `VS627 ~T0 @X0 0 e@3975 ]
[s S630 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S630 . DMAEN DLYINTEN DUPLEX0 DUPLEX1 RXINC TXINC SSCON0 SSCON1 ]
[u S629 `S630 1 ]
[n S629 . . ]
"9606
[v _DMACON1bits `VS629 ~T0 @X0 0 e@3976 ]
[s S632 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S632 . LATA0 LATA1 LATA2 LATA3 . LATA5 LATA6 LATA7 ]
[s S633 :1 `uc 1 ]
[n S633 . LA0 ]
[s S634 :1 `uc 1 :1 `uc 1 ]
[n S634 . . LA1 ]
[s S635 :2 `uc 1 :1 `uc 1 ]
[n S635 . . LA2 ]
[s S636 :3 `uc 1 :1 `uc 1 ]
[n S636 . . LA3 ]
[s S637 :4 `uc 1 :1 `uc 1 ]
[n S637 . . LA4 ]
[s S638 :5 `uc 1 :1 `uc 1 ]
[n S638 . . LA5 ]
[s S639 :6 `uc 1 :1 `uc 1 ]
[n S639 . . LA6 ]
[s S640 :7 `uc 1 :1 `uc 1 ]
[n S640 . . LA7 ]
[u S631 `S632 1 `S633 1 `S634 1 `S635 1 `S636 1 `S637 1 `S638 1 `S639 1 `S640 1 ]
[n S631 . . . . . . . . . . ]
"9698
[v _LATAbits `VS631 ~T0 @X0 0 e@3977 ]
[s S652 :1 `uc 1 :1 `uc 1 :1 `uc 1 :3 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S652 . LATC0 LATC1 LATC2 . LATC6 LATC7 ]
[s S653 :1 `uc 1 ]
[n S653 . LC0 ]
[s S654 :1 `uc 1 :1 `uc 1 ]
[n S654 . . LC1 ]
[s S655 :2 `uc 1 :1 `uc 1 ]
[n S655 . . LC2 ]
[s S656 :3 `uc 1 :1 `uc 1 ]
[n S656 . . LC3 ]
[s S657 :4 `uc 1 :1 `uc 1 ]
[n S657 . . LC4 ]
[s S658 :5 `uc 1 :1 `uc 1 ]
[n S658 . . LC5 ]
[s S659 :6 `uc 1 :1 `uc 1 ]
[n S659 . . LC6 ]
[s S660 :7 `uc 1 :1 `uc 1 ]
[n S660 . . LC7 ]
[u S651 `S652 1 `S653 1 `S654 1 `S655 1 `S656 1 `S657 1 `S658 1 `S659 1 `S660 1 ]
[n S651 . . . . . . . . . . ]
"9955
[v _LATCbits `VS651 ~T0 @X0 0 e@3979 ]
[s S662 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S662 . CCP3IE CCP4IE CCP5IE CCP6IE CCP7IE CCP8IE CCP9IE CCP10IE ]
[u S661 `S662 1 ]
[n S661 . . ]
"10041
[v _PIE4bits `VS661 ~T0 @X0 0 e@3982 ]
[s S664 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S664 . CCP3IF CCP4IF CCP5IF CCP6IF CCP7IF CCP8IF CCP9IF CCP10IF ]
[u S663 `S664 1 ]
[n S663 . . ]
"10102
[v _PIR4bits `VS663 ~T0 @X0 0 e@3983 ]
[s S666 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S666 . CCP3IP CCP4IP CCP5IP CCP6IP CCP7IP CCP8IP CCP9IP CCP10IP ]
[s S667 :1 `uc 1 ]
[n S667 . CCIP3IP ]
[u S665 `S666 1 `S667 1 ]
[n S665 . . . ]
"10166
[v _IPR4bits `VS665 ~T0 @X0 0 e@3984 ]
[s S669 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S669 . TMR1GIE TMR5GIE TMR5IE TMR6IE TMR8IE CM3IE ]
[u S668 `S669 1 ]
[n S668 . . ]
"10230
[v _PIE5bits `VS668 ~T0 @X0 0 e@3985 ]
[s S671 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S671 . TRISA0 TRISA1 TRISA2 TRISA3 . TRISA5 TRISA6 TRISA7 ]
[u S670 `S671 1 ]
[n S670 . . ]
"10281
[v _TRISAbits `VS670 ~T0 @X0 0 e@3986 ]
[s S673 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S673 . TRISB0 TRISB1 TRISB2 TRISB3 TRISB4 TRISB5 TRISB6 TRISB7 ]
[u S672 `S673 1 ]
[n S672 . . ]
"10337
[v _TRISBbits `VS672 ~T0 @X0 0 e@3987 ]
[s S675 :1 `uc 1 :1 `uc 1 :1 `uc 1 :3 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S675 . TRISC0 TRISC1 TRISC2 . TRISC6 TRISC7 ]
[s S676 :3 `uc 1 :1 `uc 1 ]
[n S676 . . TRISC3 ]
[u S674 `S675 1 `S676 1 ]
[n S674 . . . ]
"10400
[v _TRISCbits `VS674 ~T0 @X0 0 e@3988 ]
[s S678 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S678 . T3GSS0 T3GSS1 T3GVAL T3GGO_T3DONE T3GSPM T3GTM T3GPOL TMR3GE ]
[s S679 :3 `uc 1 :1 `uc 1 ]
[n S679 . . T3GGO ]
[s S680 :3 `uc 1 :1 `uc 1 ]
[n S680 . . NOT_T3DONE ]
[s S681 :3 `uc 1 :1 `uc 1 ]
[n S681 . . nT3DONE ]
[u S677 `S678 1 `S679 1 `S680 1 `S681 1 ]
[n S677 . . . . . ]
"10463
[v _T3GCONbits `VS677 ~T0 @X0 0 e@3991 ]
[s S683 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S683 . TMR1GIF TMR5GIF TMR5IF TMR6IF TMR8IF CM3IF ]
[u S682 `S683 1 ]
[n S682 . . ]
"10537
[v _PIR5bits `VS682 ~T0 @X0 0 e@3992 ]
[s S685 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S685 . TMR1GIP TMR5GIP TMR5IP TMR6IP TMR8IP CM3IP ]
[s S686 :1 `uc 1 ]
[n S686 . CCH05 ]
[s S687 :1 `uc 1 :1 `uc 1 ]
[n S687 . . CCH15 ]
[s S688 :3 `uc 1 :1 `uc 1 ]
[n S688 . . EVPOL05 ]
[s S689 :4 `uc 1 :1 `uc 1 ]
[n S689 . . EVPOL15 ]
[u S684 `S685 1 `S686 1 `S687 1 `S688 1 `S689 1 ]
[n S684 . . . . . . ]
"10601
[v _IPR5bits `VS684 ~T0 @X0 0 e@3993 ]
[s S691 :3 `uc 1 :1 `uc 1 ]
[n S691 . . T1GGO_NOT_T1DONE ]
[s S692 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S692 . T1GSS0 T1GSS1 T1GVAL T1GGO_nT1DONE T1GSPM T1GTM T1GPOL TMR1GE ]
[s S693 :3 `uc 1 :1 `uc 1 ]
[n S693 . . T1GGO ]
[s S694 :3 `uc 1 :1 `uc 1 ]
[n S694 . . NOT_T1DONE ]
[s S695 :3 `uc 1 :1 `uc 1 ]
[n S695 . . nT1DONE ]
[s S696 :3 `uc 1 :1 `uc 1 ]
[n S696 . . T1DONE ]
[u S690 `S691 1 `S692 1 `S693 1 `S694 1 `S695 1 `S696 1 ]
[n S690 . . . . . . . ]
"10692
[v _T1GCONbits `VS690 ~T0 @X0 0 e@3994 ]
[s S698 :6 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S698 . TUN PLLEN INTSRC ]
[s S699 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S699 . TUN0 TUN1 TUN2 TUN3 TUN4 TUN5 ]
[u S697 `S698 1 `S699 1 ]
[n S697 . . . ]
"10781
[v _OSCTUNEbits `VS697 ~T0 @X0 0 e@3995 ]
[s S701 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S701 . RX9D OERR FERR ADDEN CREN SREN RX9 SPEN ]
[s S702 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S702 . RX9D2 OERR2 FERR2 ADDEN2 CREN2 SREN2 RX92 SPEN2 ]
[s S703 :6 `uc 1 :1 `uc 1 ]
[n S703 . . RC8_92 ]
[s S704 :6 `uc 1 :1 `uc 1 ]
[n S704 . . RC92 ]
[s S705 :1 `uc 1 ]
[n S705 . RCD82 ]
[u S700 `S701 1 `S702 1 `S703 1 `S704 1 `S705 1 ]
[n S700 . . . . . . ]
"10868
[v _RCSTA2bits `VS700 ~T0 @X0 0 e@3996 ]
[s S707 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S707 . TMR1IE TMR2IE CCP1IE SSP1IE TX1IE RC1IE ADIE ]
[s S708 :3 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S708 . . SSPIE TXIE RCIE ]
[u S706 `S707 1 `S708 1 ]
[n S706 . . . ]
"10989
[v _PIE1bits `VS706 ~T0 @X0 0 e@3997 ]
[s S710 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S710 . TMR1IF TMR2IF CCP1IF SSP1IF TX1IF RC1IF ADIF ]
[s S711 :3 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S711 . . SSPIF TXIF RCIF ]
[u S709 `S710 1 `S711 1 ]
[n S709 . . . ]
"11065
[v _PIR1bits `VS709 ~T0 @X0 0 e@3998 ]
[s S713 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S713 . TMR1IP TMR2IP CCP1IP SSP1IP TX1IP RC1IP ADIP ]
[s S714 :3 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S714 . . SSPIP TXIP RCIP ]
[u S712 `S713 1 `S714 1 ]
[n S712 . . . ]
"11141
[v _IPR1bits `VS712 ~T0 @X0 0 e@3999 ]
[s S716 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S716 . CCP2IE TMR3IE LVDIE BCL1IE USBIE CM1IE CM2IE OSCFIE ]
[s S717 :2 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S717 . . HLVDIE BCLIE ]
[s S718 :6 `uc 1 :1 `uc 1 ]
[n S718 . . CMIE ]
[u S715 `S716 1 `S717 1 `S718 1 ]
[n S715 . . . . ]
"11221
[v _PIE2bits `VS715 ~T0 @X0 0 e@4000 ]
[s S720 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S720 . CCP2IF TMR3IF LVDIF BCL1IF USBIF CM1IF CM2IF OSCFIF ]
[s S721 :2 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S721 . . HLVDIF BCLIF ]
[s S722 :6 `uc 1 :1 `uc 1 ]
[n S722 . . CMIF ]
[u S719 `S720 1 `S721 1 `S722 1 ]
[n S719 . . . . ]
"11306
[v _PIR2bits `VS719 ~T0 @X0 0 e@4001 ]
[s S724 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S724 . CCP2IP TMR3IP LVDIP BCL1IP USBIP CM1IP CM2IP OSCFIP ]
[s S725 :2 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S725 . . HLVDIP BCLIP ]
[s S726 :6 `uc 1 :1 `uc 1 ]
[n S726 . . CMIP ]
[u S723 `S724 1 `S725 1 `S726 1 ]
[n S723 . . . . ]
"11391
[v _IPR2bits `VS723 ~T0 @X0 0 e@4002 ]
[s S728 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S728 . RTCCIE TMR3GIE CTMUIE TMR4IE TX2IE RC2IE BCL2IE SSP2IE ]
[s S729 :1 `uc 1 ]
[n S729 . RXB0IE ]
[s S730 :1 `uc 1 :1 `uc 1 ]
[n S730 . . RXB1IE ]
[s S731 :1 `uc 1 :1 `uc 1 ]
[n S731 . . RXBNIE ]
[s S732 :2 `uc 1 :1 `uc 1 ]
[n S732 . . TXB0IE ]
[s S733 :3 `uc 1 :1 `uc 1 ]
[n S733 . . TXB1IE ]
[s S734 :4 `uc 1 :1 `uc 1 ]
[n S734 . . TXB2IE ]
[s S735 :4 `uc 1 :1 `uc 1 ]
[n S735 . . TXBNIE ]
[u S727 `S728 1 `S729 1 `S730 1 `S731 1 `S732 1 `S733 1 `S734 1 `S735 1 ]
[n S727 . . . . . . . . . ]
"11494
[v _PIE3bits `VS727 ~T0 @X0 0 e@4003 ]
[s S737 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S737 . RTCCIF TMR3GIF CTMUIF TMR4IF TX2IF RC2IF BCL2IF SSP2IF ]
[s S738 :1 `uc 1 :1 `uc 1 ]
[n S738 . . RXBNIF ]
[s S739 :4 `uc 1 :1 `uc 1 ]
[n S739 . . TXBNIF ]
[u S736 `S737 1 `S738 1 `S739 1 ]
[n S736 . . . . ]
"11598
[v _PIR3bits `VS736 ~T0 @X0 0 e@4004 ]
[s S741 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S741 . RTCCIP TMR3GIP CTMUIP TMR4IP TX2IP RC2IP BCL2IP SSP2IP ]
[s S742 :1 `uc 1 :1 `uc 1 ]
[n S742 . . RXBNIP ]
[s S743 :4 `uc 1 :1 `uc 1 ]
[n S743 . . TXBNIP ]
[u S740 `S741 1 `S742 1 `S743 1 ]
[n S740 . . . . ]
"11677
[v _IPR3bits `VS740 ~T0 @X0 0 e@4005 ]
[s S745 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S745 . . WR WREN WRERR FREE WPROG ]
[u S744 `S745 1 ]
[n S744 . . ]
"11746
[v _EECON1bits `VS744 ~T0 @X0 0 e@4006 ]
"11775
[v _EECON2 `Vuc ~T0 @X0 0 e@4007 ]
[s S747 :8 `uc 1 ]
[n S747 . EECON2 ]
[u S746 `S747 1 ]
[n S746 . . ]
"11785
[v _EECON2bits `VS746 ~T0 @X0 0 e@4007 ]
[s S749 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S749 . TX9D TRMT BRGH SENDB SYNC TXEN TX9 CSRC ]
[s S750 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S750 . TX9D2 TRMT2 BRGH2 SENDB2 SYNC2 TXEN2 TX92 CSRC2 ]
[s S751 :6 `uc 1 :1 `uc 1 ]
[n S751 . . TX8_92 ]
[s S752 :1 `uc 1 ]
[n S752 . TXD82 ]
[u S748 `S749 1 `S750 1 `S751 1 `S752 1 ]
[n S748 . . . . . ]
"11828
[v _TXSTA2bits `VS748 ~T0 @X0 0 e@4008 ]
"11922
[v _TXREG2 `Vuc ~T0 @X0 0 e@4009 ]
[s S754 :8 `uc 1 ]
[n S754 . TXREG2 ]
[u S753 `S754 1 ]
[n S753 . . ]
"11932
[v _TXREG2bits `VS753 ~T0 @X0 0 e@4009 ]
"11941
[v _RCREG2 `Vuc ~T0 @X0 0 e@4010 ]
[s S756 :8 `uc 1 ]
[n S756 . RCREG2 ]
[u S755 `S756 1 ]
[n S755 . . ]
"11951
[v _RCREG2bits `VS755 ~T0 @X0 0 e@4010 ]
"11960
[v _SPBRG2 `Vuc ~T0 @X0 0 e@4011 ]
[s S758 :8 `uc 1 ]
[n S758 . SPBRG2 ]
[u S757 `S758 1 ]
[n S757 . . ]
"11970
[v _SPBRG2bits `VS757 ~T0 @X0 0 e@4011 ]
"11984
[v _RCSTA `Vuc ~T0 @X0 0 e@4012 ]
[s S760 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S760 . RX9D OERR FERR ADDEN CREN SREN RX9 SPEN ]
[s S761 :1 `uc 1 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S761 . RCD8 . ADEN . RC9 ]
[s S762 :6 `uc 1 :1 `uc 1 ]
[n S762 . . NOT_RC8 ]
[s S763 :6 `uc 1 :1 `uc 1 ]
[n S763 . . nRC8 ]
[s S764 :6 `uc 1 :1 `uc 1 ]
[n S764 . . RC8_9 ]
[s S765 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S765 . RX9D1 OERR1 FERR1 ADDEN1 CREN1 SREN1 RX91 SPEN1 ]
[s S766 :5 `uc 1 :1 `uc 1 ]
[n S766 . . SRENA ]
[u S759 `S760 1 `S761 1 `S762 1 `S763 1 `S764 1 `S765 1 `S766 1 ]
[n S759 . . . . . . . . ]
"12034
[v _RCSTA1bits `VS759 ~T0 @X0 0 e@4012 ]
[s S768 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S768 . RX9D OERR FERR ADDEN CREN SREN RX9 SPEN ]
[s S769 :1 `uc 1 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S769 . RCD8 . ADEN . RC9 ]
[s S770 :6 `uc 1 :1 `uc 1 ]
[n S770 . . NOT_RC8 ]
[s S771 :6 `uc 1 :1 `uc 1 ]
[n S771 . . nRC8 ]
[s S772 :6 `uc 1 :1 `uc 1 ]
[n S772 . . RC8_9 ]
[s S773 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S773 . RX9D1 OERR1 FERR1 ADDEN1 CREN1 SREN1 RX91 SPEN1 ]
[s S774 :5 `uc 1 :1 `uc 1 ]
[n S774 . . SRENA ]
[u S767 `S768 1 `S769 1 `S770 1 `S771 1 `S772 1 `S773 1 `S774 1 ]
[n S767 . . . . . . . . ]
"12197
[v _RCSTAbits `VS767 ~T0 @X0 0 e@4012 ]
"12321
[v _TXSTA `Vuc ~T0 @X0 0 e@4013 ]
[s S776 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S776 . TX9D TRMT BRGH SENDB SYNC TXEN TX9 CSRC ]
[s S777 :1 `uc 1 :5 `uc 1 :1 `uc 1 ]
[n S777 . TXD8 . TX8_9 ]
[s S778 :6 `uc 1 :1 `uc 1 ]
[n S778 . . NOT_TX8 ]
[s S779 :6 `uc 1 :1 `uc 1 ]
[n S779 . . nTX8 ]
[s S780 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S780 . TX9D1 TRMT1 BRGH1 SENDB1 SYNC1 TXEN1 TX91 CSRC1 ]
[u S775 `S776 1 `S777 1 `S778 1 `S779 1 `S780 1 ]
[n S775 . . . . . . ]
"12361
[v _TXSTA1bits `VS775 ~T0 @X0 0 e@4013 ]
[s S782 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S782 . TX9D TRMT BRGH SENDB SYNC TXEN TX9 CSRC ]
[s S783 :1 `uc 1 :5 `uc 1 :1 `uc 1 ]
[n S783 . TXD8 . TX8_9 ]
[s S784 :6 `uc 1 :1 `uc 1 ]
[n S784 . . NOT_TX8 ]
[s S785 :6 `uc 1 :1 `uc 1 ]
[n S785 . . nTX8 ]
[s S786 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S786 . TX9D1 TRMT1 BRGH1 SENDB1 SYNC1 TXEN1 TX91 CSRC1 ]
[u S781 `S782 1 `S783 1 `S784 1 `S785 1 `S786 1 ]
[n S781 . . . . . . ]
"12499
[v _TXSTAbits `VS781 ~T0 @X0 0 e@4013 ]
"12603
[v _TXREG1 `Vuc ~T0 @X0 0 e@4014 ]
"12608
[v _TXREG `Vuc ~T0 @X0 0 e@4014 ]
[s S788 :8 `uc 1 ]
[n S788 . TXREG1 ]
[u S787 `S788 1 ]
[n S787 . . ]
"12618
[v _TXREG1bits `VS787 ~T0 @X0 0 e@4014 ]
[s S790 :8 `uc 1 ]
[n S790 . TXREG1 ]
[u S789 `S790 1 ]
[n S789 . . ]
"12631
[v _TXREGbits `VS789 ~T0 @X0 0 e@4014 ]
"12640
[v _RCREG1 `Vuc ~T0 @X0 0 e@4015 ]
"12645
[v _RCREG `Vuc ~T0 @X0 0 e@4015 ]
[s S792 :8 `uc 1 ]
[n S792 . RCREG1 ]
[u S791 `S792 1 ]
[n S791 . . ]
"12655
[v _RCREG1bits `VS791 ~T0 @X0 0 e@4015 ]
[s S794 :8 `uc 1 ]
[n S794 . RCREG1 ]
[u S793 `S794 1 ]
[n S793 . . ]
"12668
[v _RCREGbits `VS793 ~T0 @X0 0 e@4015 ]
"12677
[v _SPBRG1 `Vuc ~T0 @X0 0 e@4016 ]
"12682
[v _SPBRG `Vuc ~T0 @X0 0 e@4016 ]
[s S796 :8 `uc 1 ]
[n S796 . SPBRG1 ]
[u S795 `S796 1 ]
[n S795 . . ]
"12692
[v _SPBRG1bits `VS795 ~T0 @X0 0 e@4016 ]
[s S798 :8 `uc 1 ]
[n S798 . SPBRG1 ]
[u S797 `S798 1 ]
[n S797 . . ]
"12705
[v _SPBRGbits `VS797 ~T0 @X0 0 e@4016 ]
[s S800 :2 `uc 1 :6 `uc 1 ]
[n S800 . IRNG ITRIM ]
[s S801 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S801 . IRNG0 IRNG1 ITRIM0 ITRIM1 ITRIM2 ITRIM3 ITRIM4 ITRIM5 ]
[u S799 `S800 1 `S801 1 ]
[n S799 . . . ]
"12735
[v _CTMUICONbits `VS799 ~T0 @X0 0 e@4017 ]
[s S803 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S803 . EDG1STAT EDG2STAT EDG1SEL0 EDG1SEL1 EDG1POL EDG2SEL0 EDG2SEL1 EDG2POL ]
[u S802 `S803 1 ]
[n S802 . . ]
"12806
[v _CTMUCONLbits `VS802 ~T0 @X0 0 e@4018 ]
[s S805 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S805 . CTTRIG IDISSEN EDGSEQEN EDGEN TGEN CTMUSIDL . CTMUEN ]
[u S804 `S805 1 ]
[n S804 . . ]
"12867
[v _CTMUCONHbits `VS804 ~T0 @X0 0 e@4019 ]
"12911
[v _ECCP2CON `Vuc ~T0 @X0 0 e@4020 ]
[s S807 :4 `uc 1 :2 `uc 1 :2 `uc 1 ]
[n S807 . CCP2M DC2B P2M ]
[s S808 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S808 . CCP2M0 CCP2M1 CCP2M2 CCP2M3 DC2B0 DC2B1 P2M0 P2M1 ]
[s S809 :4 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S809 . . CCP2Y CCP2X ]
[u S806 `S807 1 `S808 1 `S809 1 ]
[n S806 . . . . ]
"12938
[v _CCP2CONbits `VS806 ~T0 @X0 0 e@4020 ]
[s S811 :4 `uc 1 :2 `uc 1 :2 `uc 1 ]
[n S811 . CCP2M DC2B P2M ]
[s S812 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S812 . CCP2M0 CCP2M1 CCP2M2 CCP2M3 DC2B0 DC2B1 P2M0 P2M1 ]
[s S813 :4 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S813 . . CCP2Y CCP2X ]
[u S810 `S811 1 `S812 1 `S813 1 ]
[n S810 . . . . ]
"13028
[v _ECCP2CONbits `VS810 ~T0 @X0 0 e@4020 ]
"13097
[v _CCPR2 `Vus ~T0 @X0 0 e@4021 ]
"13103
[v _CCPR2L `Vuc ~T0 @X0 0 e@4021 ]
[s S815 :8 `uc 1 ]
[n S815 . CCPR2L ]
[u S814 `S815 1 ]
[n S814 . . ]
"13113
[v _CCPR2Lbits `VS814 ~T0 @X0 0 e@4021 ]
"13122
[v _CCPR2H `Vuc ~T0 @X0 0 e@4022 ]
[s S817 :8 `uc 1 ]
[n S817 . CCPR2H ]
[u S816 `S817 1 ]
[n S816 . . ]
"13132
[v _CCPR2Hbits `VS816 ~T0 @X0 0 e@4022 ]
"13146
[v _PWM2CON `Vuc ~T0 @X0 0 e@4023 ]
[s S819 :7 `uc 1 :1 `uc 1 ]
[n S819 . P2DC P2RSEN ]
[s S820 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S820 . P2DC0 P2DC1 P2DC2 P2DC3 P2DC4 P2DC5 P2DC6 ]
[u S818 `S819 1 `S820 1 ]
[n S818 . . . ]
"13166
[v _ECCP2DELbits `VS818 ~T0 @X0 0 e@4023 ]
[s S822 :7 `uc 1 :1 `uc 1 ]
[n S822 . P2DC P2RSEN ]
[s S823 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S823 . P2DC0 P2DC1 P2DC2 P2DC3 P2DC4 P2DC5 P2DC6 ]
[u S821 `S822 1 `S823 1 ]
[n S821 . . . ]
"13229
[v _PWM2CONbits `VS821 ~T0 @X0 0 e@4023 ]
[s S825 :2 `uc 1 :2 `uc 1 :3 `uc 1 :1 `uc 1 ]
[n S825 . PSS2BD PSS2AC ECCP2AS ECCP2ASE ]
[s S826 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S826 . PSS2BD0 PSS2BD1 PSS2AC0 PSS2AC1 ECCP2AS0 ECCP2AS1 ECCP2AS2 ]
[u S824 `S825 1 `S826 1 ]
[n S824 . . . ]
"13300
[v _ECCP2ASbits `VS824 ~T0 @X0 0 e@4024 ]
[s S828 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S828 . STRA STRB STRC STRD STRSYNC . CMPL0 CMPL1 ]
[s S829 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S829 . P2DC0 P2DC1 P2DC2 P2DC3 P2DC4 P2DC5 P2DC6 ]
[s S830 :6 `uc 1 :1 `uc 1 ]
[n S830 . . CMPL02 ]
[s S831 :7 `uc 1 :1 `uc 1 ]
[n S831 . . CMPL12 ]
[s S832 :1 `uc 1 ]
[n S832 . P2DC02 ]
[s S833 :1 `uc 1 ]
[n S833 . P2DC0CON ]
[s S834 :1 `uc 1 :1 `uc 1 ]
[n S834 . . P2DC12 ]
[s S835 :1 `uc 1 :1 `uc 1 ]
[n S835 . . P2DC1CON ]
[s S836 :2 `uc 1 :1 `uc 1 ]
[n S836 . . P2DC22 ]
[s S837 :2 `uc 1 :1 `uc 1 ]
[n S837 . . P2DC2CON ]
[s S838 :3 `uc 1 :1 `uc 1 ]
[n S838 . . P2DC32 ]
[s S839 :3 `uc 1 :1 `uc 1 ]
[n S839 . . P2DC3CON ]
[s S840 :4 `uc 1 :1 `uc 1 ]
[n S840 . . P2DC42 ]
[s S841 :4 `uc 1 :1 `uc 1 ]
[n S841 . . P2DC4CON ]
[s S842 :5 `uc 1 :1 `uc 1 ]
[n S842 . . P2DC52 ]
[s S843 :5 `uc 1 :1 `uc 1 ]
[n S843 . . P2DC5CON ]
[s S844 :6 `uc 1 :1 `uc 1 ]
[n S844 . . P2DC62 ]
[s S845 :6 `uc 1 :1 `uc 1 ]
[n S845 . . P2DC6CON ]
[s S846 :1 `uc 1 ]
[n S846 . STRA2 ]
[s S847 :1 `uc 1 :1 `uc 1 ]
[n S847 . . STRB2 ]
[s S848 :2 `uc 1 :1 `uc 1 ]
[n S848 . . STRC2 ]
[s S849 :3 `uc 1 :1 `uc 1 ]
[n S849 . . STRD2 ]
[s S850 :4 `uc 1 :1 `uc 1 ]
[n S850 . . STRSYNC2 ]
[u S827 `S828 1 `S829 1 `S830 1 `S831 1 `S832 1 `S833 1 `S834 1 `S835 1 `S836 1 `S837 1 `S838 1 `S839 1 `S840 1 `S841 1 `S842 1 `S843 1 `S844 1 `S845 1 `S846 1 `S847 1 `S848 1 `S849 1 `S850 1 ]
[n S827 . . . . . . . . . . . . . . . . . . . . . . . . ]
"13466
[v _PSTR2CONbits `VS827 ~T0 @X0 0 e@4025 ]
"13650
[v _ECCP1CON `Vuc ~T0 @X0 0 e@4026 ]
[s S852 :4 `uc 1 :2 `uc 1 :2 `uc 1 ]
[n S852 . CCP1M DC1B P1M ]
[s S853 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S853 . CCP1M0 CCP1M1 CCP1M2 CCP1M3 DC1B0 DC1B1 P1M0 P1M1 ]
[s S854 :4 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S854 . . CCP1Y CCP1X ]
[u S851 `S852 1 `S853 1 `S854 1 ]
[n S851 . . . . ]
"13677
[v _CCP1CONbits `VS851 ~T0 @X0 0 e@4026 ]
[s S856 :4 `uc 1 :2 `uc 1 :2 `uc 1 ]
[n S856 . CCP1M DC1B P1M ]
[s S857 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S857 . CCP1M0 CCP1M1 CCP1M2 CCP1M3 DC1B0 DC1B1 P1M0 P1M1 ]
[s S858 :4 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S858 . . CCP1Y CCP1X ]
[u S855 `S856 1 `S857 1 `S858 1 ]
[n S855 . . . . ]
"13767
[v _ECCP1CONbits `VS855 ~T0 @X0 0 e@4026 ]
"13836
[v _CCPR1 `Vus ~T0 @X0 0 e@4027 ]
"13842
[v _CCPR1L `Vuc ~T0 @X0 0 e@4027 ]
[s S860 :8 `uc 1 ]
[n S860 . CCPR1L ]
[u S859 `S860 1 ]
[n S859 . . ]
"13852
[v _CCPR1Lbits `VS859 ~T0 @X0 0 e@4027 ]
"13861
[v _CCPR1H `Vuc ~T0 @X0 0 e@4028 ]
[s S862 :8 `uc 1 ]
[n S862 . CCPR1H ]
[u S861 `S862 1 ]
[n S861 . . ]
"13871
[v _CCPR1Hbits `VS861 ~T0 @X0 0 e@4028 ]
"13885
[v _PWM1CON `Vuc ~T0 @X0 0 e@4029 ]
[s S864 :7 `uc 1 :1 `uc 1 ]
[n S864 . P1DC P1RSEN ]
[s S865 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S865 . P1DC0 P1DC1 P1DC2 P1DC3 P1DC4 P1DC5 P1DC6 ]
[u S863 `S864 1 `S865 1 ]
[n S863 . . . ]
"13905
[v _ECCP1DELbits `VS863 ~T0 @X0 0 e@4029 ]
[s S867 :7 `uc 1 :1 `uc 1 ]
[n S867 . P1DC P1RSEN ]
[s S868 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S868 . P1DC0 P1DC1 P1DC2 P1DC3 P1DC4 P1DC5 P1DC6 ]
[u S866 `S867 1 `S868 1 ]
[n S866 . . . ]
"13968
[v _PWM1CONbits `VS866 ~T0 @X0 0 e@4029 ]
[s S870 :2 `uc 1 :2 `uc 1 :3 `uc 1 :1 `uc 1 ]
[n S870 . PSS1BD PSS1AC ECCP1AS ECCP1ASE ]
[s S871 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S871 . PSS1BD0 PSS1BD1 PSS1AC0 PSS1AC1 ECCP1AS0 ECCP1AS1 ECCP1AS2 ]
[u S869 `S870 1 `S871 1 ]
[n S869 . . . ]
"14039
[v _ECCP1ASbits `VS869 ~T0 @X0 0 e@4030 ]
"14098
[v _PSTR1CON `Vuc ~T0 @X0 0 e@4031 ]
[s S873 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S873 . STRA STRB STRC STRD STRSYNC . CMPL0 CMPL1 ]
[u S872 `S873 1 ]
[n S872 . . ]
"14115
[v _PSTR1CONbits `VS872 ~T0 @X0 0 e@4031 ]
[s S875 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S875 . SWDTEN ULPSINK ULPEN DS VBGOE ULPLVL LVDSTAT REGSLP ]
[s S876 :1 `uc 1 ]
[n S876 . SWDTE ]
[u S874 `S875 1 `S876 1 ]
[n S874 . . . ]
"14174
[v _WDTCONbits `VS874 ~T0 @X0 0 e@4032 ]
[s S878 :3 `uc 1 :3 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S878 . ADCS ACQT ADCAL ADFM ]
[s S879 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S879 . ADCS0 ADCS1 ADCS2 ACQT0 ACQT1 ACQT2 ]
[s S880 :3 `uc 1 :1 `uc 1 ]
[n S880 . . CHSN3 ]
[s S881 :4 `uc 1 :1 `uc 1 ]
[n S881 . . VCFG01 ]
[s S882 :5 `uc 1 :1 `uc 1 ]
[n S882 . . VCFG11 ]
[u S877 `S878 1 `S879 1 `S880 1 `S881 1 `S882 1 ]
[n S877 . . . . . . ]
"14256
[v _ADCON1bits `VS877 ~T0 @X0 0 e@4033 ]
[s S884 :1 `uc 1 :1 `uc 1 ]
[n S884 . . GO_NOT_DONE ]
[s S885 :1 `uc 1 :1 `uc 1 :4 `uc 1 :2 `uc 1 ]
[n S885 . ADON GO_nDONE CHS VCFG ]
[s S886 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S886 . . GO_DONE CHS0 CHS1 CHS2 CHS3 VCFG0 VCFG1 ]
[s S887 :1 `uc 1 :1 `uc 1 ]
[n S887 . . DONE ]
[s S888 :1 `uc 1 :1 `uc 1 ]
[n S888 . . GO ]
[s S889 :1 `uc 1 :1 `uc 1 ]
[n S889 . . NOT_DONE ]
[s S890 :1 `uc 1 :1 `uc 1 ]
[n S890 . . nDONE ]
[s S891 :7 `uc 1 :1 `uc 1 ]
[n S891 . . ADCAL ]
[s S892 :1 `uc 1 :1 `uc 1 ]
[n S892 . . GODONE ]
[u S883 `S884 1 `S885 1 `S886 1 `S887 1 `S888 1 `S889 1 `S890 1 `S891 1 `S892 1 ]
[n S883 . . . . . . . . . . ]
"14376
[v _ADCON0bits `VS883 ~T0 @X0 0 e@4034 ]
"14470
[v _ADRES `Vus ~T0 @X0 0 e@4035 ]
"14476
[v _ADRESL `Vuc ~T0 @X0 0 e@4035 ]
[s S894 :8 `uc 1 ]
[n S894 . ADRESL ]
[u S893 `S894 1 ]
[n S893 . . ]
"14486
[v _ADRESLbits `VS893 ~T0 @X0 0 e@4035 ]
"14495
[v _ADRESH `Vuc ~T0 @X0 0 e@4036 ]
[s S896 :8 `uc 1 ]
[n S896 . ADRESH ]
[u S895 `S896 1 ]
[n S895 . . ]
"14505
[v _ADRESHbits `VS895 ~T0 @X0 0 e@4036 ]
"14519
[v _SSPCON2 `Vuc ~T0 @X0 0 e@4037 ]
[s S898 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S898 . SEN RSEN PEN RCEN ACKEN ACKDT ACKSTAT GCEN ]
[s S899 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S899 . . ADMSK1 ADMSK2 ADMSK3 ADMSK4 ADMSK5 ]
[s S900 :5 `uc 1 :1 `uc 1 ]
[n S900 . . ACKDT1 ]
[s S901 :4 `uc 1 :1 `uc 1 ]
[n S901 . . ACKEN1 ]
[s S902 :6 `uc 1 :1 `uc 1 ]
[n S902 . . ACKSTAT1 ]
[s S903 :1 `uc 1 :1 `uc 1 ]
[n S903 . . ADMSK11 ]
[s S904 :2 `uc 1 :1 `uc 1 ]
[n S904 . . ADMSK21 ]
[s S905 :3 `uc 1 :1 `uc 1 ]
[n S905 . . ADMSK31 ]
[s S906 :4 `uc 1 :1 `uc 1 ]
[n S906 . . ADMSK41 ]
[s S907 :5 `uc 1 :1 `uc 1 ]
[n S907 . . ADMSK51 ]
[s S908 :7 `uc 1 :1 `uc 1 ]
[n S908 . . GCEN1 ]
[s S909 :2 `uc 1 :1 `uc 1 ]
[n S909 . . PEN1 ]
[s S910 :3 `uc 1 :1 `uc 1 ]
[n S910 . . RCEN1 ]
[s S911 :1 `uc 1 :1 `uc 1 ]
[n S911 . . RSEN1 ]
[s S912 :1 `uc 1 ]
[n S912 . SEN1 ]
[u S897 `S898 1 `S899 1 `S900 1 `S901 1 `S902 1 `S903 1 `S904 1 `S905 1 `S906 1 `S907 1 `S908 1 `S909 1 `S910 1 `S911 1 `S912 1 ]
[n S897 . . . . . . . . . . . . . . . . ]
"14595
[v _SSP1CON2bits `VS897 ~T0 @X0 0 e@4037 ]
[s S914 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S914 . SEN RSEN PEN RCEN ACKEN ACKDT ACKSTAT GCEN ]
[s S915 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S915 . . ADMSK1 ADMSK2 ADMSK3 ADMSK4 ADMSK5 ]
[s S916 :5 `uc 1 :1 `uc 1 ]
[n S916 . . ACKDT1 ]
[s S917 :4 `uc 1 :1 `uc 1 ]
[n S917 . . ACKEN1 ]
[s S918 :6 `uc 1 :1 `uc 1 ]
[n S918 . . ACKSTAT1 ]
[s S919 :1 `uc 1 :1 `uc 1 ]
[n S919 . . ADMSK11 ]
[s S920 :2 `uc 1 :1 `uc 1 ]
[n S920 . . ADMSK21 ]
[s S921 :3 `uc 1 :1 `uc 1 ]
[n S921 . . ADMSK31 ]
[s S922 :4 `uc 1 :1 `uc 1 ]
[n S922 . . ADMSK41 ]
[s S923 :5 `uc 1 :1 `uc 1 ]
[n S923 . . ADMSK51 ]
[s S924 :7 `uc 1 :1 `uc 1 ]
[n S924 . . GCEN1 ]
[s S925 :2 `uc 1 :1 `uc 1 ]
[n S925 . . PEN1 ]
[s S926 :3 `uc 1 :1 `uc 1 ]
[n S926 . . RCEN1 ]
[s S927 :1 `uc 1 :1 `uc 1 ]
[n S927 . . RSEN1 ]
[s S928 :1 `uc 1 ]
[n S928 . SEN1 ]
[u S913 `S914 1 `S915 1 `S916 1 `S917 1 `S918 1 `S919 1 `S920 1 `S921 1 `S922 1 `S923 1 `S924 1 `S925 1 `S926 1 `S927 1 `S928 1 ]
[n S913 . . . . . . . . . . . . . . . . ]
"14799
[v _SSPCON2bits `VS913 ~T0 @X0 0 e@4037 ]
"14938
[v _SSPCON1 `Vuc ~T0 @X0 0 e@4038 ]
[s S930 :4 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S930 . SSPM CKP SSPEN SSPOV WCOL ]
[s S931 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S931 . SSPM0 SSPM1 SSPM2 SSPM3 ]
[s S932 :4 `uc 1 :1 `uc 1 ]
[n S932 . . CKP1 ]
[s S933 :5 `uc 1 :1 `uc 1 ]
[n S933 . . SSPEN1 ]
[s S934 :1 `uc 1 ]
[n S934 . SSPM01 ]
[s S935 :1 `uc 1 :1 `uc 1 ]
[n S935 . . SSPM11 ]
[s S936 :2 `uc 1 :1 `uc 1 ]
[n S936 . . SSPM21 ]
[s S937 :3 `uc 1 :1 `uc 1 ]
[n S937 . . SSPM31 ]
[s S938 :6 `uc 1 :1 `uc 1 ]
[n S938 . . SSPOV1 ]
[s S939 :7 `uc 1 :1 `uc 1 ]
[n S939 . . WCOL1 ]
[u S929 `S930 1 `S931 1 `S932 1 `S933 1 `S934 1 `S935 1 `S936 1 `S937 1 `S938 1 `S939 1 ]
[n S929 . . . . . . . . . . . ]
"14989
[v _SSP1CON1bits `VS929 ~T0 @X0 0 e@4038 ]
[s S941 :4 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S941 . SSPM CKP SSPEN SSPOV WCOL ]
[s S942 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S942 . SSPM0 SSPM1 SSPM2 SSPM3 ]
[s S943 :4 `uc 1 :1 `uc 1 ]
[n S943 . . CKP1 ]
[s S944 :5 `uc 1 :1 `uc 1 ]
[n S944 . . SSPEN1 ]
[s S945 :1 `uc 1 ]
[n S945 . SSPM01 ]
[s S946 :1 `uc 1 :1 `uc 1 ]
[n S946 . . SSPM11 ]
[s S947 :2 `uc 1 :1 `uc 1 ]
[n S947 . . SSPM21 ]
[s S948 :3 `uc 1 :1 `uc 1 ]
[n S948 . . SSPM31 ]
[s S949 :6 `uc 1 :1 `uc 1 ]
[n S949 . . SSPOV1 ]
[s S950 :7 `uc 1 :1 `uc 1 ]
[n S950 . . WCOL1 ]
[u S940 `S941 1 `S942 1 `S943 1 `S944 1 `S945 1 `S946 1 `S947 1 `S948 1 `S949 1 `S950 1 ]
[n S940 . . . . . . . . . . . ]
"15123
[v _SSPCON1bits `VS940 ~T0 @X0 0 e@4038 ]
"15217
[v _SSPSTAT `Vuc ~T0 @X0 0 e@4039 ]
[s S952 :2 `uc 1 :1 `uc 1 ]
[n S952 . . R_NOT_W ]
[s S953 :5 `uc 1 :1 `uc 1 ]
[n S953 . . D_NOT_A ]
[s S954 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S954 . BF UA R_nW S P D_nA CKE SMP ]
[s S955 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S955 . . R . D ]
[s S956 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S956 . . R_W . D_A ]
[s S957 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S957 . . nW . nA ]
[s S958 :2 `uc 1 :1 `uc 1 ]
[n S958 . . NOT_WRITE ]
[s S959 :5 `uc 1 :1 `uc 1 ]
[n S959 . . NOT_ADDRESS ]
[s S960 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S960 . . nWRITE . nADDRESS ]
[s S961 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S961 . . READ_WRITE . DATA_ADDRESS ]
[s S962 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S962 . . I2C_READ I2C_START I2C_STOP I2C_DAT ]
[s S963 :1 `uc 1 ]
[n S963 . BF1 ]
[s S964 :6 `uc 1 :1 `uc 1 ]
[n S964 . . CKE1 ]
[s S965 :5 `uc 1 :1 `uc 1 ]
[n S965 . . DA ]
[s S966 :5 `uc 1 :1 `uc 1 ]
[n S966 . . DA1 ]
[s S967 :2 `uc 1 :1 `uc 1 ]
[n S967 . . RW ]
[s S968 :2 `uc 1 :1 `uc 1 ]
[n S968 . . RW1 ]
[s S969 :7 `uc 1 :1 `uc 1 ]
[n S969 . . SMP1 ]
[s S970 :3 `uc 1 :1 `uc 1 ]
[n S970 . . START ]
[s S971 :3 `uc 1 :1 `uc 1 ]
[n S971 . . START1 ]
[s S972 :4 `uc 1 :1 `uc 1 ]
[n S972 . . STOP ]
[s S973 :4 `uc 1 :1 `uc 1 ]
[n S973 . . STOP1 ]
[s S974 :1 `uc 1 :1 `uc 1 ]
[n S974 . . UA1 ]
[s S975 :2 `uc 1 :1 `uc 1 ]
[n S975 . . NOT_W ]
[s S976 :5 `uc 1 :1 `uc 1 ]
[n S976 . . NOT_A ]
[u S951 `S952 1 `S953 1 `S954 1 `S955 1 `S956 1 `S957 1 `S958 1 `S959 1 `S960 1 `S961 1 `S962 1 `S963 1 `S964 1 `S965 1 `S966 1 `S967 1 `S968 1 `S969 1 `S970 1 `S971 1 `S972 1 `S973 1 `S974 1 `S975 1 `S976 1 ]
[n S951 . . . . . . . . . . . . . . . . . . . . . . . . . . ]
"15342
[v _SSP1STATbits `VS951 ~T0 @X0 0 e@4039 ]
[s S978 :2 `uc 1 :1 `uc 1 ]
[n S978 . . R_NOT_W ]
[s S979 :5 `uc 1 :1 `uc 1 ]
[n S979 . . D_NOT_A ]
[s S980 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S980 . BF UA R_nW S P D_nA CKE SMP ]
[s S981 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S981 . . R . D ]
[s S982 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S982 . . R_W . D_A ]
[s S983 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S983 . . nW . nA ]
[s S984 :2 `uc 1 :1 `uc 1 ]
[n S984 . . NOT_WRITE ]
[s S985 :5 `uc 1 :1 `uc 1 ]
[n S985 . . NOT_ADDRESS ]
[s S986 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S986 . . nWRITE . nADDRESS ]
[s S987 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S987 . . READ_WRITE . DATA_ADDRESS ]
[s S988 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S988 . . I2C_READ I2C_START I2C_STOP I2C_DAT ]
[s S989 :1 `uc 1 ]
[n S989 . BF1 ]
[s S990 :6 `uc 1 :1 `uc 1 ]
[n S990 . . CKE1 ]
[s S991 :5 `uc 1 :1 `uc 1 ]
[n S991 . . DA ]
[s S992 :5 `uc 1 :1 `uc 1 ]
[n S992 . . DA1 ]
[s S993 :2 `uc 1 :1 `uc 1 ]
[n S993 . . RW ]
[s S994 :2 `uc 1 :1 `uc 1 ]
[n S994 . . RW1 ]
[s S995 :7 `uc 1 :1 `uc 1 ]
[n S995 . . SMP1 ]
[s S996 :3 `uc 1 :1 `uc 1 ]
[n S996 . . START ]
[s S997 :3 `uc 1 :1 `uc 1 ]
[n S997 . . START1 ]
[s S998 :4 `uc 1 :1 `uc 1 ]
[n S998 . . STOP ]
[s S999 :4 `uc 1 :1 `uc 1 ]
[n S999 . . STOP1 ]
[s S1000 :1 `uc 1 :1 `uc 1 ]
[n S1000 . . UA1 ]
[s S1001 :2 `uc 1 :1 `uc 1 ]
[n S1001 . . NOT_W ]
[s S1002 :5 `uc 1 :1 `uc 1 ]
[n S1002 . . NOT_A ]
[u S977 `S978 1 `S979 1 `S980 1 `S981 1 `S982 1 `S983 1 `S984 1 `S985 1 `S986 1 `S987 1 `S988 1 `S989 1 `S990 1 `S991 1 `S992 1 `S993 1 `S994 1 `S995 1 `S996 1 `S997 1 `S998 1 `S999 1 `S1000 1 `S1001 1 `S1002 1 ]
[n S977 . . . . . . . . . . . . . . . . . . . . . . . . . . ]
"15665
[v _SSPSTATbits `VS977 ~T0 @X0 0 e@4039 ]
"15874
[v _SSPADD `Vuc ~T0 @X0 0 e@4040 ]
[s S1004 :8 `uc 1 ]
[n S1004 . SSPADD ]
[s S1005 :1 `uc 1 ]
[n S1005 . MSK0 ]
[s S1006 :1 `uc 1 ]
[n S1006 . MSK01 ]
[s S1007 :1 `uc 1 :1 `uc 1 ]
[n S1007 . . MSK1 ]
[s S1008 :1 `uc 1 :1 `uc 1 ]
[n S1008 . . MSK11 ]
[s S1009 :2 `uc 1 :1 `uc 1 ]
[n S1009 . . MSK2 ]
[s S1010 :2 `uc 1 :1 `uc 1 ]
[n S1010 . . MSK21 ]
[s S1011 :3 `uc 1 :1 `uc 1 ]
[n S1011 . . MSK3 ]
[s S1012 :3 `uc 1 :1 `uc 1 ]
[n S1012 . . MSK31 ]
[s S1013 :4 `uc 1 :1 `uc 1 ]
[n S1013 . . MSK4 ]
[s S1014 :4 `uc 1 :1 `uc 1 ]
[n S1014 . . MSK41 ]
[s S1015 :5 `uc 1 :1 `uc 1 ]
[n S1015 . . MSK5 ]
[s S1016 :5 `uc 1 :1 `uc 1 ]
[n S1016 . . MSK51 ]
[s S1017 :6 `uc 1 :1 `uc 1 ]
[n S1017 . . MSK6 ]
[s S1018 :6 `uc 1 :1 `uc 1 ]
[n S1018 . . MSK61 ]
[s S1019 :7 `uc 1 :1 `uc 1 ]
[n S1019 . . MSK7 ]
[s S1020 :7 `uc 1 :1 `uc 1 ]
[n S1020 . . MSK71 ]
[u S1003 `S1004 1 `S1005 1 `S1006 1 `S1007 1 `S1008 1 `S1009 1 `S1010 1 `S1011 1 `S1012 1 `S1013 1 `S1014 1 `S1015 1 `S1016 1 `S1017 1 `S1018 1 `S1019 1 `S1020 1 ]
[n S1003 . . . . . . . . . . . . . . . . . . ]
"15946
[v _SSP1ADDbits `VS1003 ~T0 @X0 0 e@4040 ]
[s S1022 :8 `uc 1 ]
[n S1022 . SSPADD ]
[s S1023 :1 `uc 1 ]
[n S1023 . MSK0 ]
[s S1024 :1 `uc 1 ]
[n S1024 . MSK01 ]
[s S1025 :1 `uc 1 :1 `uc 1 ]
[n S1025 . . MSK1 ]
[s S1026 :1 `uc 1 :1 `uc 1 ]
[n S1026 . . MSK11 ]
[s S1027 :2 `uc 1 :1 `uc 1 ]
[n S1027 . . MSK2 ]
[s S1028 :2 `uc 1 :1 `uc 1 ]
[n S1028 . . MSK21 ]
[s S1029 :3 `uc 1 :1 `uc 1 ]
[n S1029 . . MSK3 ]
[s S1030 :3 `uc 1 :1 `uc 1 ]
[n S1030 . . MSK31 ]
[s S1031 :4 `uc 1 :1 `uc 1 ]
[n S1031 . . MSK4 ]
[s S1032 :4 `uc 1 :1 `uc 1 ]
[n S1032 . . MSK41 ]
[s S1033 :5 `uc 1 :1 `uc 1 ]
[n S1033 . . MSK5 ]
[s S1034 :5 `uc 1 :1 `uc 1 ]
[n S1034 . . MSK51 ]
[s S1035 :6 `uc 1 :1 `uc 1 ]
[n S1035 . . MSK6 ]
[s S1036 :6 `uc 1 :1 `uc 1 ]
[n S1036 . . MSK61 ]
[s S1037 :7 `uc 1 :1 `uc 1 ]
[n S1037 . . MSK7 ]
[s S1038 :7 `uc 1 :1 `uc 1 ]
[n S1038 . . MSK71 ]
[u S1021 `S1022 1 `S1023 1 `S1024 1 `S1025 1 `S1026 1 `S1027 1 `S1028 1 `S1029 1 `S1030 1 `S1031 1 `S1032 1 `S1033 1 `S1034 1 `S1035 1 `S1036 1 `S1037 1 `S1038 1 ]
[n S1021 . . . . . . . . . . . . . . . . . . ]
"16101
[v _SSPADDbits `VS1021 ~T0 @X0 0 e@4040 ]
"16190
[v _SSP1MSK `Vuc ~T0 @X0 0 e@4040 ]
[s S1040 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1040 . MSK0 MSK1 MSK2 MSK3 MSK4 MSK5 MSK6 MSK7 ]
[u S1039 `S1040 1 ]
[n S1039 . . ]
"16207
[v _SSP1MSKbits `VS1039 ~T0 @X0 0 e@4040 ]
"16251
[v _SSP1BUF `Vuc ~T0 @X0 0 e@4041 ]
"16256
[v _SSPBUF `Vuc ~T0 @X0 0 e@4041 ]
[s S1042 :8 `uc 1 ]
[n S1042 . SSPBUF ]
[u S1041 `S1042 1 ]
[n S1041 . . ]
"16266
[v _SSP1BUFbits `VS1041 ~T0 @X0 0 e@4041 ]
[s S1044 :8 `uc 1 ]
[n S1044 . SSPBUF ]
[u S1043 `S1044 1 ]
[n S1043 . . ]
"16279
[v _SSPBUFbits `VS1043 ~T0 @X0 0 e@4041 ]
[s S1046 :2 `uc 1 :1 `uc 1 :4 `uc 1 ]
[n S1046 . T2CKPS TMR2ON T2OUTPS ]
[s S1047 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1047 . T2CKPS0 T2CKPS1 . T2OUTPS0 T2OUTPS1 T2OUTPS2 T2OUTPS3 ]
[u S1045 `S1046 1 `S1047 1 ]
[n S1045 . . . ]
"16309
[v _T2CONbits `VS1045 ~T0 @X0 0 e@4042 ]
"16358
[v _PR2 `Vuc ~T0 @X0 0 e@4043 ]
"16363
[v _MEMCON `Vuc ~T0 @X0 0 e@4043 ]
[s S1049 :8 `uc 1 ]
[n S1049 . PR2 ]
[u S1048 `S1049 1 ]
[n S1048 . . ]
"16373
[v _PR2bits `VS1048 ~T0 @X0 0 e@4043 ]
[s S1051 :8 `uc 1 ]
[n S1051 . PR2 ]
[u S1050 `S1051 1 ]
[n S1050 . . ]
"16386
[v _MEMCONbits `VS1050 ~T0 @X0 0 e@4043 ]
"16395
[v _TMR2 `Vuc ~T0 @X0 0 e@4044 ]
[s S1053 :8 `uc 1 ]
[n S1053 . TMR2 ]
[u S1052 `S1053 1 ]
[n S1052 . . ]
"16405
[v _TMR2bits `VS1052 ~T0 @X0 0 e@4044 ]
[s S1055 :2 `uc 1 :1 `uc 1 ]
[n S1055 . . NOT_T1SYNC ]
[s S1056 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :2 `uc 1 :2 `uc 1 ]
[n S1056 . TMR1ON RD16 nT1SYNC T1OSCEN T1CKPS TMR1CS ]
[s S1057 :4 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1057 . . T1CKPS0 T1CKPS1 TMR1CS0 TMR1CS1 ]
[s S1058 :3 `uc 1 :1 `uc 1 ]
[n S1058 . . SOSCEN ]
[s S1059 :7 `uc 1 :1 `uc 1 ]
[n S1059 . . T1RD16 ]
[u S1054 `S1055 1 `S1056 1 `S1057 1 `S1058 1 `S1059 1 ]
[n S1054 . . . . . . ]
"16448
[v _T1CONbits `VS1054 ~T0 @X0 0 e@4045 ]
"16517
[v _TMR1 `Vus ~T0 @X0 0 e@4046 ]
"16523
[v _TMR1L `Vuc ~T0 @X0 0 e@4046 ]
[s S1061 :8 `uc 1 ]
[n S1061 . TMR1L ]
[u S1060 `S1061 1 ]
[n S1060 . . ]
"16533
[v _TMR1Lbits `VS1060 ~T0 @X0 0 e@4046 ]
"16542
[v _TMR1H `Vuc ~T0 @X0 0 e@4047 ]
[s S1063 :8 `uc 1 ]
[n S1063 . TMR1H ]
[u S1062 `S1063 1 ]
[n S1062 . . ]
"16552
[v _TMR1Hbits `VS1062 ~T0 @X0 0 e@4047 ]
[s S1065 :1 `uc 1 ]
[n S1065 . NOT_BOR ]
[s S1066 :1 `uc 1 :1 `uc 1 ]
[n S1066 . . NOT_POR ]
[s S1067 :2 `uc 1 :1 `uc 1 ]
[n S1067 . . NOT_PD ]
[s S1068 :3 `uc 1 :1 `uc 1 ]
[n S1068 . . NOT_TO ]
[s S1069 :4 `uc 1 :1 `uc 1 ]
[n S1069 . . NOT_RI ]
[s S1070 :5 `uc 1 :1 `uc 1 ]
[n S1070 . . NOT_CM ]
[s S1071 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1071 . nBOR nPOR nPD nTO nRI nCM . IPEN ]
[s S1072 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1072 . BOR POR PD TO RI CM ]
[u S1064 `S1065 1 `S1066 1 `S1067 1 `S1068 1 `S1069 1 `S1070 1 `S1071 1 `S1072 1 ]
[n S1064 . . . . . . . . . ]
"16609
[v _RCONbits `VS1064 ~T0 @X0 0 e@4048 ]
"16713
[v _CM2CON1 `Vuc ~T0 @X0 0 e@4049 ]
[s S1074 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1074 . CCH CREF EVPOL CPOL COE CON ]
[s S1075 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1075 . CCH0 CCH1 . EVPOL0 EVPOL1 ]
[s S1076 :1 `uc 1 ]
[n S1076 . CCH02 ]
[s S1077 :1 `uc 1 :1 `uc 1 ]
[n S1077 . . CCH12 ]
[s S1078 :6 `uc 1 :1 `uc 1 ]
[n S1078 . . COE2 ]
[s S1079 :7 `uc 1 :1 `uc 1 ]
[n S1079 . . CON2 ]
[s S1080 :5 `uc 1 :1 `uc 1 ]
[n S1080 . . CPOL2 ]
[s S1081 :2 `uc 1 :1 `uc 1 ]
[n S1081 . . CREF2 ]
[s S1082 :3 `uc 1 :1 `uc 1 ]
[n S1082 . . EVPOL02 ]
[s S1083 :4 `uc 1 :1 `uc 1 ]
[n S1083 . . EVPOL12 ]
[u S1073 `S1074 1 `S1075 1 `S1076 1 `S1077 1 `S1078 1 `S1079 1 `S1080 1 `S1081 1 `S1082 1 `S1083 1 ]
[n S1073 . . . . . . . . . . . ]
"16766
[v _CM2CONbits `VS1073 ~T0 @X0 0 e@4049 ]
[s S1085 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1085 . CCH CREF EVPOL CPOL COE CON ]
[s S1086 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1086 . CCH0 CCH1 . EVPOL0 EVPOL1 ]
[s S1087 :1 `uc 1 ]
[n S1087 . CCH02 ]
[s S1088 :1 `uc 1 :1 `uc 1 ]
[n S1088 . . CCH12 ]
[s S1089 :6 `uc 1 :1 `uc 1 ]
[n S1089 . . COE2 ]
[s S1090 :7 `uc 1 :1 `uc 1 ]
[n S1090 . . CON2 ]
[s S1091 :5 `uc 1 :1 `uc 1 ]
[n S1091 . . CPOL2 ]
[s S1092 :2 `uc 1 :1 `uc 1 ]
[n S1092 . . CREF2 ]
[s S1093 :3 `uc 1 :1 `uc 1 ]
[n S1093 . . EVPOL02 ]
[s S1094 :4 `uc 1 :1 `uc 1 ]
[n S1094 . . EVPOL12 ]
[u S1084 `S1085 1 `S1086 1 `S1087 1 `S1088 1 `S1089 1 `S1090 1 `S1091 1 `S1092 1 `S1093 1 `S1094 1 ]
[n S1084 . . . . . . . . . . . ]
"16907
[v _CM2CON1bits `VS1084 ~T0 @X0 0 e@4049 ]
"17006
[v _CM1CON1 `Vuc ~T0 @X0 0 e@4050 ]
[s S1096 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1096 . CCH CREF EVPOL CPOL COE CON ]
[s S1097 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1097 . CCH0 CCH1 . EVPOL0 EVPOL1 ]
[s S1098 :1 `uc 1 ]
[n S1098 . C1CH0 ]
[s S1099 :1 `uc 1 :1 `uc 1 ]
[n S1099 . . C1CH1 ]
[s S1100 :1 `uc 1 ]
[n S1100 . CCH01 ]
[s S1101 :1 `uc 1 :1 `uc 1 ]
[n S1101 . . CCH11 ]
[s S1102 :6 `uc 1 :1 `uc 1 ]
[n S1102 . . COE1 ]
[s S1103 :7 `uc 1 :1 `uc 1 ]
[n S1103 . . CON1 ]
[s S1104 :5 `uc 1 :1 `uc 1 ]
[n S1104 . . CPOL1 ]
[s S1105 :2 `uc 1 :1 `uc 1 ]
[n S1105 . . CREF1 ]
[s S1106 :3 `uc 1 :1 `uc 1 ]
[n S1106 . . EVPOL01 ]
[s S1107 :4 `uc 1 :1 `uc 1 ]
[n S1107 . . EVPOL11 ]
[u S1095 `S1096 1 `S1097 1 `S1098 1 `S1099 1 `S1100 1 `S1101 1 `S1102 1 `S1103 1 `S1104 1 `S1105 1 `S1106 1 `S1107 1 ]
[n S1095 . . . . . . . . . . . . . ]
"17066
[v _CM1CONbits `VS1095 ~T0 @X0 0 e@4050 ]
[s S1109 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1109 . CCH CREF EVPOL CPOL COE CON ]
[s S1110 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1110 . CCH0 CCH1 . EVPOL0 EVPOL1 ]
[s S1111 :1 `uc 1 ]
[n S1111 . C1CH0 ]
[s S1112 :1 `uc 1 :1 `uc 1 ]
[n S1112 . . C1CH1 ]
[s S1113 :1 `uc 1 ]
[n S1113 . CCH01 ]
[s S1114 :1 `uc 1 :1 `uc 1 ]
[n S1114 . . CCH11 ]
[s S1115 :6 `uc 1 :1 `uc 1 ]
[n S1115 . . COE1 ]
[s S1116 :7 `uc 1 :1 `uc 1 ]
[n S1116 . . CON1 ]
[s S1117 :5 `uc 1 :1 `uc 1 ]
[n S1117 . . CPOL1 ]
[s S1118 :2 `uc 1 :1 `uc 1 ]
[n S1118 . . CREF1 ]
[s S1119 :3 `uc 1 :1 `uc 1 ]
[n S1119 . . EVPOL01 ]
[s S1120 :4 `uc 1 :1 `uc 1 ]
[n S1120 . . EVPOL11 ]
[u S1108 `S1109 1 `S1110 1 `S1111 1 `S1112 1 `S1113 1 `S1114 1 `S1115 1 `S1116 1 `S1117 1 `S1118 1 `S1119 1 `S1120 1 ]
[n S1108 . . . . . . . . . . . . . ]
"17224
[v _CM1CON1bits `VS1108 ~T0 @X0 0 e@4050 ]
[s S1122 :2 `uc 1 :1 `uc 1 :1 `uc 1 :3 `uc 1 :1 `uc 1 ]
[n S1122 . SCS FLTS OSTS IRCF IDLEN ]
[s S1123 :1 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1123 . SCS0 SCS1 . IRCF0 IRCF1 IRCF2 ]
[u S1121 `S1122 1 `S1123 1 ]
[n S1121 . . . ]
"17350
[v _OSCCONbits `VS1121 ~T0 @X0 0 e@4051 ]
[s S1125 :3 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1125 . T0PS PSA T0SE T0CS T08BIT TMR0ON ]
[s S1126 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1126 . T0PS0 T0PS1 T0PS2 ]
[u S1124 `S1125 1 `S1126 1 ]
[n S1124 . . . ]
"17424
[v _T0CONbits `VS1124 ~T0 @X0 0 e@4053 ]
"17473
[v _TMR0 `Vus ~T0 @X0 0 e@4054 ]
"17479
[v _TMR0L `Vuc ~T0 @X0 0 e@4054 ]
[s S1128 :8 `uc 1 ]
[n S1128 . TMR0L ]
[u S1127 `S1128 1 ]
[n S1127 . . ]
"17489
[v _TMR0Lbits `VS1127 ~T0 @X0 0 e@4054 ]
"17498
[v _TMR0H `Vuc ~T0 @X0 0 e@4055 ]
[s S1130 :8 `uc 1 ]
[n S1130 . TMR0H ]
[u S1129 `S1130 1 ]
[n S1129 . . ]
"17508
[v _TMR0Hbits `VS1129 ~T0 @X0 0 e@4055 ]
[s S1132 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1132 . C DC Z OV N ]
[s S1133 :1 `uc 1 ]
[n S1133 . CARRY ]
[s S1134 :4 `uc 1 :1 `uc 1 ]
[n S1134 . . NEGATIVE ]
[s S1135 :3 `uc 1 :1 `uc 1 ]
[n S1135 . . OVERFLOW ]
[s S1136 :2 `uc 1 :1 `uc 1 ]
[n S1136 . . ZERO ]
[u S1131 `S1132 1 `S1133 1 `S1134 1 `S1135 1 `S1136 1 ]
[n S1131 . . . . . . ]
"17546
[v _STATUSbits `VS1131 ~T0 @X0 0 e@4056 ]
"17595
[v _FSR2 `Vus ~T0 @X0 0 e@4057 ]
"17601
[v _FSR2L `Vuc ~T0 @X0 0 e@4057 ]
[s S1138 :8 `uc 1 ]
[n S1138 . FSR2L ]
[u S1137 `S1138 1 ]
[n S1137 . . ]
"17611
[v _FSR2Lbits `VS1137 ~T0 @X0 0 e@4057 ]
"17620
[v _FSR2H `Vuc ~T0 @X0 0 e@4058 ]
"17626
[v _PLUSW2 `Vuc ~T0 @X0 0 e@4059 ]
[s S1140 :8 `uc 1 ]
[n S1140 . PLUSW2 ]
[u S1139 `S1140 1 ]
[n S1139 . . ]
"17636
[v _PLUSW2bits `VS1139 ~T0 @X0 0 e@4059 ]
"17645
[v _PREINC2 `Vuc ~T0 @X0 0 e@4060 ]
[s S1142 :8 `uc 1 ]
[n S1142 . PREINC2 ]
[u S1141 `S1142 1 ]
[n S1141 . . ]
"17655
[v _PREINC2bits `VS1141 ~T0 @X0 0 e@4060 ]
"17664
[v _POSTDEC2 `Vuc ~T0 @X0 0 e@4061 ]
[s S1144 :8 `uc 1 ]
[n S1144 . POSTDEC2 ]
[u S1143 `S1144 1 ]
[n S1143 . . ]
"17674
[v _POSTDEC2bits `VS1143 ~T0 @X0 0 e@4061 ]
"17683
[v _POSTINC2 `Vuc ~T0 @X0 0 e@4062 ]
[s S1146 :8 `uc 1 ]
[n S1146 . POSTINC2 ]
[u S1145 `S1146 1 ]
[n S1145 . . ]
"17693
[v _POSTINC2bits `VS1145 ~T0 @X0 0 e@4062 ]
"17702
[v _INDF2 `Vuc ~T0 @X0 0 e@4063 ]
[s S1148 :8 `uc 1 ]
[n S1148 . INDF2 ]
[u S1147 `S1148 1 ]
[n S1147 . . ]
"17712
[v _INDF2bits `VS1147 ~T0 @X0 0 e@4063 ]
"17721
[v _BSR `Vuc ~T0 @X0 0 e@4064 ]
"17727
[v _FSR1 `Vus ~T0 @X0 0 e@4065 ]
"17733
[v _FSR1L `Vuc ~T0 @X0 0 e@4065 ]
[s S1150 :8 `uc 1 ]
[n S1150 . FSR1L ]
[u S1149 `S1150 1 ]
[n S1149 . . ]
"17743
[v _FSR1Lbits `VS1149 ~T0 @X0 0 e@4065 ]
"17752
[v _FSR1H `Vuc ~T0 @X0 0 e@4066 ]
"17758
[v _PLUSW1 `Vuc ~T0 @X0 0 e@4067 ]
[s S1152 :8 `uc 1 ]
[n S1152 . PLUSW1 ]
[u S1151 `S1152 1 ]
[n S1151 . . ]
"17768
[v _PLUSW1bits `VS1151 ~T0 @X0 0 e@4067 ]
"17777
[v _PREINC1 `Vuc ~T0 @X0 0 e@4068 ]
[s S1154 :8 `uc 1 ]
[n S1154 . PREINC1 ]
[u S1153 `S1154 1 ]
[n S1153 . . ]
"17787
[v _PREINC1bits `VS1153 ~T0 @X0 0 e@4068 ]
"17796
[v _POSTDEC1 `Vuc ~T0 @X0 0 e@4069 ]
[s S1156 :8 `uc 1 ]
[n S1156 . POSTDEC1 ]
[u S1155 `S1156 1 ]
[n S1155 . . ]
"17806
[v _POSTDEC1bits `VS1155 ~T0 @X0 0 e@4069 ]
"17815
[v _POSTINC1 `Vuc ~T0 @X0 0 e@4070 ]
[s S1158 :8 `uc 1 ]
[n S1158 . POSTINC1 ]
[u S1157 `S1158 1 ]
[n S1157 . . ]
"17825
[v _POSTINC1bits `VS1157 ~T0 @X0 0 e@4070 ]
"17834
[v _INDF1 `Vuc ~T0 @X0 0 e@4071 ]
[s S1160 :8 `uc 1 ]
[n S1160 . INDF1 ]
[u S1159 `S1160 1 ]
[n S1159 . . ]
"17844
[v _INDF1bits `VS1159 ~T0 @X0 0 e@4071 ]
"17853
[v _WREG `Vuc ~T0 @X0 0 e@4072 ]
[s S1162 :8 `uc 1 ]
[n S1162 . WREG ]
[u S1161 `S1162 1 ]
[n S1161 . . ]
"17863
[v _WREGbits `VS1161 ~T0 @X0 0 e@4072 ]
"17872
[v _FSR0 `Vus ~T0 @X0 0 e@4073 ]
"17878
[v _FSR0L `Vuc ~T0 @X0 0 e@4073 ]
[s S1164 :8 `uc 1 ]
[n S1164 . FSR0L ]
[u S1163 `S1164 1 ]
[n S1163 . . ]
"17888
[v _FSR0Lbits `VS1163 ~T0 @X0 0 e@4073 ]
"17897
[v _FSR0H `Vuc ~T0 @X0 0 e@4074 ]
"17903
[v _PLUSW0 `Vuc ~T0 @X0 0 e@4075 ]
[s S1166 :8 `uc 1 ]
[n S1166 . PLUSW0 ]
[u S1165 `S1166 1 ]
[n S1165 . . ]
"17913
[v _PLUSW0bits `VS1165 ~T0 @X0 0 e@4075 ]
"17922
[v _PREINC0 `Vuc ~T0 @X0 0 e@4076 ]
[s S1168 :8 `uc 1 ]
[n S1168 . PREINC0 ]
[u S1167 `S1168 1 ]
[n S1167 . . ]
"17932
[v _PREINC0bits `VS1167 ~T0 @X0 0 e@4076 ]
"17941
[v _POSTDEC0 `Vuc ~T0 @X0 0 e@4077 ]
[s S1170 :8 `uc 1 ]
[n S1170 . POSTDEC0 ]
[u S1169 `S1170 1 ]
[n S1169 . . ]
"17951
[v _POSTDEC0bits `VS1169 ~T0 @X0 0 e@4077 ]
"17960
[v _POSTINC0 `Vuc ~T0 @X0 0 e@4078 ]
[s S1172 :8 `uc 1 ]
[n S1172 . POSTINC0 ]
[u S1171 `S1172 1 ]
[n S1171 . . ]
"17970
[v _POSTINC0bits `VS1171 ~T0 @X0 0 e@4078 ]
"17979
[v _INDF0 `Vuc ~T0 @X0 0 e@4079 ]
[s S1174 :8 `uc 1 ]
[n S1174 . INDF0 ]
[u S1173 `S1174 1 ]
[n S1173 . . ]
"17989
[v _INDF0bits `VS1173 ~T0 @X0 0 e@4079 ]
[s S1176 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1176 . INT1IF INT2IF INT3IF INT1IE INT2IE INT3IE INT1IP INT2IP ]
[s S1177 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1177 . INT1F INT2F INT3F INT1E INT2E INT3E INT1P INT2P ]
[u S1175 `S1176 1 `S1177 1 ]
[n S1175 . . . ]
"18025
[v _INTCON3bits `VS1175 ~T0 @X0 0 e@4080 ]
[s S1179 :7 `uc 1 :1 `uc 1 ]
[n S1179 . . NOT_RBPU ]
[s S1180 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1180 . RBIP INT3IP TMR0IP INTEDG3 INTEDG2 INTEDG1 INTEDG0 nRBPU ]
[s S1181 :1 `uc 1 :1 `uc 1 :1 `uc 1 :4 `uc 1 :1 `uc 1 ]
[n S1181 . . INT3P T0IP . RBPU ]
[u S1178 `S1179 1 `S1180 1 `S1181 1 ]
[n S1178 . . . . ]
"18137
[v _INTCON2bits `VS1178 ~T0 @X0 0 e@4081 ]
[s S1183 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1183 . RBIF INT0IF TMR0IF RBIE INT0IE TMR0IE PEIE_GIEL GIE_GIEH ]
[s S1184 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1184 . . INT0F T0IF . INT0E T0IE PEIE GIE ]
[s S1185 :6 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1185 . . GIEL GIEH ]
[s S1186 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1186 . . INT0F T0IF . INT0E T0IE PEIE GIE ]
[s S1187 :6 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1187 . . GIEL GIEH ]
[u S1182 `S1183 1 `S1184 1 `S1185 1 `S1186 1 `S1187 1 ]
[n S1182 . . . . . . ]
"18248
[v _INTCONbits `VS1182 ~T0 @X0 0 e@4082 ]
"18332
[v _PROD `Vus ~T0 @X0 0 e@4083 ]
"18338
[v _PRODL `Vuc ~T0 @X0 0 e@4083 ]
[s S1189 :8 `uc 1 ]
[n S1189 . PRODL ]
[u S1188 `S1189 1 ]
[n S1188 . . ]
"18348
[v _PRODLbits `VS1188 ~T0 @X0 0 e@4083 ]
"18357
[v _PRODH `Vuc ~T0 @X0 0 e@4084 ]
[s S1191 :8 `uc 1 ]
[n S1191 . PRODH ]
[u S1190 `S1191 1 ]
[n S1190 . . ]
"18367
[v _PRODHbits `VS1190 ~T0 @X0 0 e@4084 ]
"18376
[v _TABLAT `Vuc ~T0 @X0 0 e@4085 ]
[s S1193 :8 `uc 1 ]
[n S1193 . TABLAT ]
[u S1192 `S1193 1 ]
[n S1192 . . ]
"18386
[v _TABLATbits `VS1192 ~T0 @X0 0 e@4085 ]
"18396
[v _TBLPTR `Vum ~T0 @X0 0 e@4086 ]
"18403
[v _TBLPTRL `Vuc ~T0 @X0 0 e@4086 ]
[s S1195 :8 `uc 1 ]
[n S1195 . TBLPTRL ]
[u S1194 `S1195 1 ]
[n S1194 . . ]
"18413
[v _TBLPTRLbits `VS1194 ~T0 @X0 0 e@4086 ]
"18422
[v _TBLPTRH `Vuc ~T0 @X0 0 e@4087 ]
[s S1197 :8 `uc 1 ]
[n S1197 . TBLPTRH ]
[u S1196 `S1197 1 ]
[n S1196 . . ]
"18432
[v _TBLPTRHbits `VS1196 ~T0 @X0 0 e@4087 ]
"18441
[v _TBLPTRU `Vuc ~T0 @X0 0 e@4088 ]
"18448
[v _PCLAT `Vum ~T0 @X0 0 e@4089 ]
"18455
[v _PC `Vum ~T0 @X0 0 e@4089 ]
"18462
[v _PCL `Vuc ~T0 @X0 0 e@4089 ]
[s S1199 :8 `uc 1 ]
[n S1199 . PCL ]
[u S1198 `S1199 1 ]
[n S1198 . . ]
"18472
[v _PCLbits `VS1198 ~T0 @X0 0 e@4089 ]
"18481
[v _PCLATH `Vuc ~T0 @X0 0 e@4090 ]
[s S1201 :8 `uc 1 ]
[n S1201 . PCH ]
[u S1200 `S1201 1 ]
[n S1200 . . ]
"18491
[v _PCLATHbits `VS1200 ~T0 @X0 0 e@4090 ]
"18500
[v _PCLATU `Vuc ~T0 @X0 0 e@4091 ]
[s S1203 :5 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1203 . STKPTR . STKUNF STKFUL ]
[s S1204 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S1204 . SP0 SP1 SP2 SP3 SP4 . STKOVF ]
[u S1202 `S1203 1 `S1204 1 ]
[n S1202 . . . ]
"18528
[v _STKPTRbits `VS1202 ~T0 @X0 0 e@4092 ]
"18578
[v _TOS `Vum ~T0 @X0 0 e@4093 ]
"18585
[v _TOSL `Vuc ~T0 @X0 0 e@4093 ]
[s S1206 :8 `uc 1 ]
[n S1206 . TOSL ]
[u S1205 `S1206 1 ]
[n S1205 . . ]
"18595
[v _TOSLbits `VS1205 ~T0 @X0 0 e@4093 ]
"18604
[v _TOSH `Vuc ~T0 @X0 0 e@4094 ]
[s S1208 :8 `uc 1 ]
[n S1208 . TOSH ]
[u S1207 `S1208 1 ]
[n S1207 . . ]
"18614
[v _TOSHbits `VS1207 ~T0 @X0 0 e@4094 ]
"18623
[v _TOSU `Vuc ~T0 @X0 0 e@4095 ]
"18635
[v _ABDEN1 `Vb ~T0 @X0 0 e@31728 ]
"18637
[v _ABDEN2 `Vb ~T0 @X0 0 e@31712 ]
"18639
[v _ABDOVF1 `Vb ~T0 @X0 0 e@31735 ]
"18641
[v _ABDOVF2 `Vb ~T0 @X0 0 e@31719 ]
"18643
[v _ACKDT1 `Vb ~T0 @X0 0 e@32301 ]
"18645
[v _ACKDT2 `Vb ~T0 @X0 0 e@31629 ]
"18647
[v _ACKEN1 `Vb ~T0 @X0 0 e@32300 ]
"18649
[v _ACKEN2 `Vb ~T0 @X0 0 e@31628 ]
"18651
[v _ACKSTAT1 `Vb ~T0 @X0 0 e@32302 ]
"18653
[v _ACKSTAT2 `Vb ~T0 @X0 0 e@31630 ]
"18655
[v _ACQT0 `Vb ~T0 @X0 0 e@32267 ]
"18657
[v _ACQT1 `Vb ~T0 @X0 0 e@32268 ]
"18659
[v _ACQT2 `Vb ~T0 @X0 0 e@32269 ]
"18661
[v _ACTVIE `Vb ~T0 @X0 0 e@31154 ]
"18663
[v _ACTVIF `Vb ~T0 @X0 0 e@31506 ]
[t ~ __deprecated__ ]
[t T1 __deprecated__ ]
"18665
[v _ADCAL `Vb ~T1 @X0 0 e@32270 ]
"18667
[v _ADCMD `Vb ~T0 @X0 0 e@30152 ]
"18669
[v _ADCS0 `Vb ~T0 @X0 0 e@32264 ]
"18671
[v _ADCS1 `Vb ~T0 @X0 0 e@32265 ]
"18673
[v _ADCS2 `Vb ~T0 @X0 0 e@32266 ]
"18675
[v _ADDEN1 `Vb ~T0 @X0 0 e@32099 ]
"18677
[v _ADDEN2 `Vb ~T0 @X0 0 e@31971 ]
"18679
[v _ADDR0 `Vb ~T0 @X0 0 e@31168 ]
"18681
[v _ADDR1 `Vb ~T0 @X0 0 e@31169 ]
"18683
[v _ADDR2 `Vb ~T0 @X0 0 e@31170 ]
"18685
[v _ADDR3 `Vb ~T0 @X0 0 e@31171 ]
"18687
[v _ADDR4 `Vb ~T0 @X0 0 e@31172 ]
"18689
[v _ADDR5 `Vb ~T0 @X0 0 e@31173 ]
"18691
[v _ADDR6 `Vb ~T0 @X0 0 e@31174 ]
"18693
[v _ADEN `Vb ~T0 @X0 0 e@32099 ]
"18695
[v _ADFM `Vb ~T0 @X0 0 e@32271 ]
"18697
[v _ADIE `Vb ~T0 @X0 0 e@31982 ]
"18699
[v _ADIF `Vb ~T0 @X0 0 e@31990 ]
"18701
[v _ADIP `Vb ~T0 @X0 0 e@31998 ]
"18703
[v _ADMSK11 `Vb ~T0 @X0 0 e@32297 ]
"18705
[v _ADMSK12 `Vb ~T0 @X0 0 e@31625 ]
"18707
[v _ADMSK21 `Vb ~T0 @X0 0 e@32298 ]
"18709
[v _ADMSK22 `Vb ~T0 @X0 0 e@31626 ]
"18711
[v _ADMSK31 `Vb ~T0 @X0 0 e@32299 ]
"18713
[v _ADMSK32 `Vb ~T0 @X0 0 e@31627 ]
"18715
[v _ADMSK41 `Vb ~T0 @X0 0 e@32300 ]
"18717
[v _ADMSK42 `Vb ~T0 @X0 0 e@31628 ]
"18719
[v _ADMSK51 `Vb ~T0 @X0 0 e@32301 ]
"18721
[v _ADMSK52 `Vb ~T0 @X0 0 e@31629 ]
"18723
[v _ADON `Vb ~T0 @X0 0 e@32272 ]
"18725
[v _ALRMEN `Vb ~T0 @X0 0 e@31295 ]
"18727
[v _ALRMPTR0 `Vb ~T0 @X0 0 e@31288 ]
"18729
[v _ALRMPTR1 `Vb ~T0 @X0 0 e@31289 ]
"18731
[v _AMASK0 `Vb ~T0 @X0 0 e@31290 ]
"18733
[v _AMASK1 `Vb ~T0 @X0 0 e@31291 ]
"18735
[v _AMASK2 `Vb ~T0 @X0 0 e@31292 ]
"18737
[v _AMASK3 `Vb ~T0 @X0 0 e@31293 ]
"18739
[v _AN0 `Vb ~T0 @X0 0 e@31744 ]
"18741
[v _AN1 `Vb ~T0 @X0 0 e@31745 ]
"18743
[v _AN10 `Vb ~T0 @X0 0 e@31753 ]
"18745
[v _AN11 `Vb ~T0 @X0 0 e@31762 ]
"18747
[v _AN12 `Vb ~T0 @X0 0 e@31752 ]
"18749
[v _AN2 `Vb ~T0 @X0 0 e@31746 ]
"18751
[v _AN3 `Vb ~T0 @X0 0 e@31747 ]
"18753
[v _AN4 `Vb ~T0 @X0 0 e@31749 ]
"18755
[v _AN8 `Vb ~T0 @X0 0 e@31754 ]
"18757
[v _AN9 `Vb ~T0 @X0 0 e@31755 ]
"18759
[v _ARPT0 `Vb ~T0 @X0 0 e@31280 ]
"18761
[v _ARPT1 `Vb ~T0 @X0 0 e@31281 ]
"18763
[v _ARPT2 `Vb ~T0 @X0 0 e@31282 ]
"18765
[v _ARPT3 `Vb ~T0 @X0 0 e@31283 ]
"18767
[v _ARPT4 `Vb ~T0 @X0 0 e@31284 ]
"18769
[v _ARPT5 `Vb ~T0 @X0 0 e@31285 ]
"18771
[v _ARPT6 `Vb ~T0 @X0 0 e@31286 ]
"18773
[v _ARPT7 `Vb ~T0 @X0 0 e@31287 ]
"18775
[v _BCL1IE `Vb ~T0 @X0 0 e@32003 ]
"18777
[v _BCL1IF `Vb ~T0 @X0 0 e@32011 ]
"18779
[v _BCL1IP `Vb ~T0 @X0 0 e@32019 ]
"18781
[v _BCL2IE `Vb ~T0 @X0 0 e@32030 ]
"18783
[v _BCL2IF `Vb ~T0 @X0 0 e@32038 ]
"18785
[v _BCL2IP `Vb ~T0 @X0 0 e@32046 ]
"18787
[v _BCLIE `Vb ~T0 @X0 0 e@32003 ]
"18789
[v _BCLIF `Vb ~T0 @X0 0 e@32011 ]
"18791
[v _BCLIP `Vb ~T0 @X0 0 e@32019 ]
"18793
[v _BF1 `Vb ~T0 @X0 0 e@32312 ]
"18795
[v _BF2 `Vb ~T0 @X0 0 e@31640 ]
"18797
[v _BGVST `Vb ~T0 @X0 0 e@31790 ]
"18799
[v _BOR `Vb ~T0 @X0 0 e@32384 ]
"18801
[v _BRG161 `Vb ~T0 @X0 0 e@31731 ]
"18803
[v _BRG162 `Vb ~T0 @X0 0 e@31715 ]
"18805
[v _BRGH1 `Vb ~T0 @X0 0 e@32106 ]
"18807
[v _BRGH2 `Vb ~T0 @X0 0 e@32066 ]
"18809
[v _BTOEE `Vb ~T0 @X0 0 e@31164 ]
"18811
[v _BTOEF `Vb ~T0 @X0 0 e@31516 ]
"18813
[v _BTSEE `Vb ~T0 @X0 0 e@31167 ]
"18815
[v _BTSEF `Vb ~T0 @X0 0 e@31519 ]
"18817
[v _C10TSEL0 `Vb ~T0 @X0 0 e@31364 ]
"18819
[v _C1CH0 `Vb ~T0 @X0 0 e@32400 ]
"18821
[v _C1CH1 `Vb ~T0 @X0 0 e@32401 ]
"18823
[v _C1INA `Vb ~T0 @X0 0 e@31744 ]
"18825
[v _C1INB `Vb ~T0 @X0 0 e@31747 ]
"18827
[v _C1INC `Vb ~T0 @X0 0 e@31749 ]
"18829
[v _C1IND `Vb ~T0 @X0 0 e@31746 ]
"18831
[v _C1TSEL0 `Vb ~T0 @X0 0 e@31376 ]
"18833
[v _C1TSEL1 `Vb ~T0 @X0 0 e@31377 ]
"18835
[v _C1TSEL2 `Vb ~T0 @X0 0 e@31378 ]
"18837
[v _C2INA `Vb ~T0 @X0 0 e@31745 ]
"18839
[v _C2INB `Vb ~T0 @X0 0 e@31746 ]
"18841
[v _C2INC `Vb ~T0 @X0 0 e@31754 ]
"18843
[v _C2IND `Vb ~T0 @X0 0 e@31762 ]
"18845
[v _C2TSEL0 `Vb ~T0 @X0 0 e@31379 ]
"18847
[v _C2TSEL1 `Vb ~T0 @X0 0 e@31380 ]
"18849
[v _C2TSEL2 `Vb ~T0 @X0 0 e@31381 ]
"18851
[v _C3INA `Vb ~T0 @X0 0 e@31755 ]
"18853
[v _C3INB `Vb ~T0 @X0 0 e@31746 ]
"18855
[v _C3INC `Vb ~T0 @X0 0 e@31753 ]
"18857
[v _C3IND `Vb ~T0 @X0 0 e@31752 ]
"18859
[v _C3TSEL0 `Vb ~T0 @X0 0 e@31382 ]
"18861
[v _C3TSEL1 `Vb ~T0 @X0 0 e@31383 ]
"18863
[v _C4TSEL0 `Vb ~T0 @X0 0 e@31368 ]
"18865
[v _C4TSEL1 `Vb ~T0 @X0 0 e@31369 ]
"18867
[v _C5TSEL0 `Vb ~T0 @X0 0 e@31370 ]
"18869
[v _C6TSEL0 `Vb ~T0 @X0 0 e@31372 ]
"18871
[v _C7TSEL0 `Vb ~T0 @X0 0 e@31374 ]
"18873
[v _C7TSEL1 `Vb ~T0 @X0 0 e@31375 ]
"18875
[v _C8TSEL0 `Vb ~T0 @X0 0 e@31360 ]
"18877
[v _C8TSEL1 `Vb ~T0 @X0 0 e@31361 ]
"18879
[v _C9TSEL0 `Vb ~T0 @X0 0 e@31362 ]
"18881
[v _CAL0 `Vb ~T0 @X0 0 e@31216 ]
"18883
[v _CAL1 `Vb ~T0 @X0 0 e@31217 ]
"18885
[v _CAL2 `Vb ~T0 @X0 0 e@31218 ]
"18887
[v _CAL3 `Vb ~T0 @X0 0 e@31219 ]
"18889
[v _CAL4 `Vb ~T0 @X0 0 e@31220 ]
"18891
[v _CAL5 `Vb ~T0 @X0 0 e@31221 ]
"18893
[v _CAL6 `Vb ~T0 @X0 0 e@31222 ]
"18895
[v _CAL7 `Vb ~T0 @X0 0 e@31223 ]
"18897
[v _CARRY `Vb ~T0 @X0 0 e@32448 ]
"18899
[v _CCH01 `Vb ~T0 @X0 0 e@32400 ]
"18901
[v _CCH02 `Vb ~T0 @X0 0 e@32392 ]
"18903
[v _CCH03 `Vb ~T0 @X0 0 e@31016 ]
"18905
[v _CCH05 `Vb ~T0 @X0 0 e@31944 ]
"18907
[v _CCH11 `Vb ~T0 @X0 0 e@32401 ]
"18909
[v _CCH12 `Vb ~T0 @X0 0 e@32393 ]
"18911
[v _CCH13 `Vb ~T0 @X0 0 e@31017 ]
"18913
[v _CCH15 `Vb ~T0 @X0 0 e@31945 ]
"18915
[v _CCIP3IP `Vb ~T0 @X0 0 e@31872 ]
"18917
[v _CCP10 `Vb ~T0 @X0 0 e@31767 ]
"18919
[v _CCP10IE `Vb ~T0 @X0 0 e@31863 ]
"18921
[v _CCP10IF `Vb ~T0 @X0 0 e@31871 ]
"18923
[v _CCP10IP `Vb ~T0 @X0 0 e@31879 ]
"18925
[v _CCP10M0 `Vb ~T0 @X0 0 e@30720 ]
"18927
[v _CCP10M1 `Vb ~T0 @X0 0 e@30721 ]
"18929
[v _CCP10M2 `Vb ~T0 @X0 0 e@30722 ]
"18931
[v _CCP10M3 `Vb ~T0 @X0 0 e@30723 ]
"18933
[v _CCP10MD `Vb ~T0 @X0 0 e@30183 ]
"18935
[v _CCP10OD `Vb ~T0 @X0 0 e@31243 ]
"18937
[v _CCP1IE `Vb ~T0 @X0 0 e@31978 ]
"18939
[v _CCP1IF `Vb ~T0 @X0 0 e@31986 ]
"18941
[v _CCP1IP `Vb ~T0 @X0 0 e@31994 ]
"18943
[v _CCP1M0 `Vb ~T0 @X0 0 e@32208 ]
"18945
[v _CCP1M1 `Vb ~T0 @X0 0 e@32209 ]
"18947
[v _CCP1M2 `Vb ~T0 @X0 0 e@32210 ]
"18949
[v _CCP1M3 `Vb ~T0 @X0 0 e@32211 ]
"18951
[v _CCP1X `Vb ~T0 @X0 0 e@32213 ]
"18953
[v _CCP1Y `Vb ~T0 @X0 0 e@32212 ]
"18955
[v _CCP2 `Vb ~T0 @X0 0 e@31761 ]
"18957
[v _CCP2IE `Vb ~T0 @X0 0 e@32000 ]
"18959
[v _CCP2IF `Vb ~T0 @X0 0 e@32008 ]
"18961
[v _CCP2IP `Vb ~T0 @X0 0 e@32016 ]
"18963
[v _CCP2M0 `Vb ~T0 @X0 0 e@32160 ]
"18965
[v _CCP2M1 `Vb ~T0 @X0 0 e@32161 ]
"18967
[v _CCP2M2 `Vb ~T0 @X0 0 e@32162 ]
"18969
[v _CCP2M3 `Vb ~T0 @X0 0 e@32163 ]
"18971
[v _CCP2X `Vb ~T0 @X0 0 e@32165 ]
"18973
[v _CCP2Y `Vb ~T0 @X0 0 e@32164 ]
"18975
[v _CCP2_PA2 `Vb ~T0 @X0 0 e@31755 ]
"18977
[v _CCP3IE `Vb ~T0 @X0 0 e@31856 ]
"18979
[v _CCP3IF `Vb ~T0 @X0 0 e@31864 ]
"18981
[v _CCP3IP `Vb ~T0 @X0 0 e@31872 ]
"18983
[v _CCP3M0 `Vb ~T0 @X0 0 e@30888 ]
"18985
[v _CCP3M1 `Vb ~T0 @X0 0 e@30889 ]
"18987
[v _CCP3M2 `Vb ~T0 @X0 0 e@30890 ]
"18989
[v _CCP3M3 `Vb ~T0 @X0 0 e@30891 ]
"18991
[v _CCP4 `Vb ~T0 @X0 0 e@31756 ]
"18993
[v _CCP4IE `Vb ~T0 @X0 0 e@31857 ]
"18995
[v _CCP4IF `Vb ~T0 @X0 0 e@31865 ]
"18997
[v _CCP4IP `Vb ~T0 @X0 0 e@31873 ]
"18999
[v _CCP4M0 `Vb ~T0 @X0 0 e@30864 ]
"19001
[v _CCP4M1 `Vb ~T0 @X0 0 e@30865 ]
"19003
[v _CCP4M2 `Vb ~T0 @X0 0 e@30866 ]
"19005
[v _CCP4M3 `Vb ~T0 @X0 0 e@30867 ]
"19007
[v _CCP4MD `Vb ~T0 @X0 0 e@30177 ]
"19009
[v _CCP4OD `Vb ~T0 @X0 0 e@31251 ]
"19011
[v _CCP5 `Vb ~T0 @X0 0 e@31757 ]
"19013
[v _CCP5IE `Vb ~T0 @X0 0 e@31858 ]
"19015
[v _CCP5IF `Vb ~T0 @X0 0 e@31866 ]
"19017
[v _CCP5IP `Vb ~T0 @X0 0 e@31874 ]
"19019
[v _CCP5M0 `Vb ~T0 @X0 0 e@30840 ]
"19021
[v _CCP5M1 `Vb ~T0 @X0 0 e@30841 ]
"19023
[v _CCP5M2 `Vb ~T0 @X0 0 e@30842 ]
"19025
[v _CCP5M3 `Vb ~T0 @X0 0 e@30843 ]
"19027
[v _CCP5MD `Vb ~T0 @X0 0 e@30178 ]
"19029
[v _CCP5OD `Vb ~T0 @X0 0 e@31252 ]
"19031
[v _CCP6 `Vb ~T0 @X0 0 e@31758 ]
"19033
[v _CCP6IE `Vb ~T0 @X0 0 e@31859 ]
"19035
[v _CCP6IF `Vb ~T0 @X0 0 e@31867 ]
"19037
[v _CCP6IP `Vb ~T0 @X0 0 e@31875 ]
"19039
[v _CCP6M0 `Vb ~T0 @X0 0 e@30816 ]
"19041
[v _CCP6M1 `Vb ~T0 @X0 0 e@30817 ]
"19043
[v _CCP6M2 `Vb ~T0 @X0 0 e@30818 ]
"19045
[v _CCP6M3 `Vb ~T0 @X0 0 e@30819 ]
"19047
[v _CCP6MD `Vb ~T0 @X0 0 e@30179 ]
"19049
[v _CCP6OD `Vb ~T0 @X0 0 e@31253 ]
"19051
[v _CCP7 `Vb ~T0 @X0 0 e@31759 ]
"19053
[v _CCP7IE `Vb ~T0 @X0 0 e@31860 ]
"19055
[v _CCP7IF `Vb ~T0 @X0 0 e@31868 ]
"19057
[v _CCP7IP `Vb ~T0 @X0 0 e@31876 ]
"19059
[v _CCP7M0 `Vb ~T0 @X0 0 e@30792 ]
"19061
[v _CCP7M1 `Vb ~T0 @X0 0 e@30793 ]
"19063
[v _CCP7M2 `Vb ~T0 @X0 0 e@30794 ]
"19065
[v _CCP7M3 `Vb ~T0 @X0 0 e@30795 ]
"19067
[v _CCP7MD `Vb ~T0 @X0 0 e@30180 ]
"19069
[v _CCP7OD `Vb ~T0 @X0 0 e@31254 ]
"19071
[v _CCP8 `Vb ~T0 @X0 0 e@31761 ]
"19073
[v _CCP8IE `Vb ~T0 @X0 0 e@31861 ]
"19075
[v _CCP8IF `Vb ~T0 @X0 0 e@31869 ]
"19077
[v _CCP8IP `Vb ~T0 @X0 0 e@31877 ]
"19079
[v _CCP8M0 `Vb ~T0 @X0 0 e@30768 ]
"19081
[v _CCP8M1 `Vb ~T0 @X0 0 e@30769 ]
"19083
[v _CCP8M2 `Vb ~T0 @X0 0 e@30770 ]
"19085
[v _CCP8M3 `Vb ~T0 @X0 0 e@30771 ]
"19087
[v _CCP8MD `Vb ~T0 @X0 0 e@30181 ]
"19089
[v _CCP8OD `Vb ~T0 @X0 0 e@31255 ]
"19091
[v _CCP9 `Vb ~T0 @X0 0 e@31766 ]
"19093
[v _CCP9IE `Vb ~T0 @X0 0 e@31862 ]
"19095
[v _CCP9IF `Vb ~T0 @X0 0 e@31870 ]
"19097
[v _CCP9IP `Vb ~T0 @X0 0 e@31878 ]
"19099
[v _CCP9M0 `Vb ~T0 @X0 0 e@30744 ]
"19101
[v _CCP9M1 `Vb ~T0 @X0 0 e@30745 ]
"19103
[v _CCP9M2 `Vb ~T0 @X0 0 e@30746 ]
"19105
[v _CCP9M3 `Vb ~T0 @X0 0 e@30747 ]
"19107
[v _CCP9MD `Vb ~T0 @X0 0 e@30182 ]
"19109
[v _CCP9OD `Vb ~T0 @X0 0 e@31242 ]
"19111
[v _CHIME `Vb ~T0 @X0 0 e@31294 ]
"19113
[v _CHS0 `Vb ~T0 @X0 0 e@32274 ]
"19115
[v _CHS1 `Vb ~T0 @X0 0 e@32275 ]
"19117
[v _CHS2 `Vb ~T0 @X0 0 e@32276 ]
"19119
[v _CHS3 `Vb ~T0 @X0 0 e@32277 ]
"19121
[v _CHSN3 `Vb ~T0 @X0 0 e@32267 ]
"19123
[v _CK1 `Vb ~T0 @X0 0 e@31766 ]
"19125
[v _CKE1 `Vb ~T0 @X0 0 e@32318 ]
"19127
[v _CKE2 `Vb ~T0 @X0 0 e@31646 ]
"19129
[v _CKP1 `Vb ~T0 @X0 0 e@32308 ]
"19131
[v _CKP2 `Vb ~T0 @X0 0 e@31636 ]
"19133
[v _CKTXP `Vb ~T0 @X0 0 e@31732 ]
"19135
[v _CLKI `Vb ~T0 @X0 0 e@31751 ]
"19137
[v _CLKO `Vb ~T0 @X0 0 e@31750 ]
"19139
[v _CM `Vb ~T0 @X0 0 e@32389 ]
"19141
[v _CM1IE `Vb ~T0 @X0 0 e@32005 ]
"19143
[v _CM1IF `Vb ~T0 @X0 0 e@32013 ]
"19145
[v _CM1IP `Vb ~T0 @X0 0 e@32021 ]
"19147
[v _CM2IE `Vb ~T0 @X0 0 e@32006 ]
"19149
[v _CM2IF `Vb ~T0 @X0 0 e@32014 ]
"19151
[v _CM2IP `Vb ~T0 @X0 0 e@32022 ]
"19153
[v _CM3IE `Vb ~T0 @X0 0 e@31885 ]
"19155
[v _CM3IF `Vb ~T0 @X0 0 e@31941 ]
"19157
[v _CM3IP `Vb ~T0 @X0 0 e@31949 ]
"19159
[v _CMIE `Vb ~T0 @X0 0 e@32006 ]
"19161
[v _CMIF `Vb ~T0 @X0 0 e@32014 ]
"19163
[v _CMIP `Vb ~T0 @X0 0 e@32022 ]
"19165
[v _CMP1MD `Vb ~T0 @X0 0 e@30168 ]
"19167
[v _CMP2MD `Vb ~T0 @X0 0 e@30169 ]
"19169
[v _CMP3MD `Vb ~T0 @X0 0 e@30170 ]
"19171
[v _CMPL02 `Vb ~T0 @X0 0 e@32206 ]
"19173
[v _CMPL03 `Vb ~T0 @X0 0 e@30934 ]
"19175
[v _CMPL12 `Vb ~T0 @X0 0 e@32207 ]
"19177
[v _CMPL13 `Vb ~T0 @X0 0 e@30935 ]
"19179
[v _COE1 `Vb ~T0 @X0 0 e@32406 ]
"19181
[v _COE2 `Vb ~T0 @X0 0 e@32398 ]
"19183
[v _COE3 `Vb ~T0 @X0 0 e@31022 ]
"19185
[v _CON1 `Vb ~T0 @X0 0 e@32407 ]
"19187
[v _CON2 `Vb ~T0 @X0 0 e@32399 ]
"19189
[v _CON3 `Vb ~T0 @X0 0 e@31023 ]
"19191
[v _COUT1 `Vb ~T0 @X0 0 e@31616 ]
"19193
[v _COUT2 `Vb ~T0 @X0 0 e@31617 ]
"19195
[v _COUT3 `Vb ~T0 @X0 0 e@31618 ]
"19197
[v _CPOL1 `Vb ~T0 @X0 0 e@32405 ]
"19199
[v _CPOL2 `Vb ~T0 @X0 0 e@32397 ]
"19201
[v _CPOL3 `Vb ~T0 @X0 0 e@31021 ]
"19203
[v _CRC16EE `Vb ~T0 @X0 0 e@31162 ]
"19205
[v _CRC16EF `Vb ~T0 @X0 0 e@31514 ]
"19207
[v _CRC5EE `Vb ~T0 @X0 0 e@31161 ]
"19209
[v _CRC5EF `Vb ~T0 @X0 0 e@31513 ]
"19211
[v _CREF1 `Vb ~T0 @X0 0 e@32402 ]
"19213
[v _CREF2 `Vb ~T0 @X0 0 e@32394 ]
"19215
[v _CREF3 `Vb ~T0 @X0 0 e@31018 ]
"19217
[v _CREN1 `Vb ~T0 @X0 0 e@32100 ]
"19219
[v _CREN2 `Vb ~T0 @X0 0 e@31972 ]
"19221
[v _CSRC1 `Vb ~T0 @X0 0 e@32111 ]
"19223
[v _CSRC2 `Vb ~T0 @X0 0 e@32071 ]
"19225
[v _CTED1 `Vb ~T0 @X0 0 e@31754 ]
"19227
[v _CTED2 `Vb ~T0 @X0 0 e@31755 ]
"19229
[v _CTMUEN `Vb ~T0 @X0 0 e@32159 ]
"19231
[v _CTMUIE `Vb ~T0 @X0 0 e@32026 ]
"19233
[v _CTMUIF `Vb ~T0 @X0 0 e@32034 ]
"19235
[v _CTMUIP `Vb ~T0 @X0 0 e@32042 ]
"19237
[v _CTMUMD `Vb ~T0 @X0 0 e@30166 ]
"19239
[v _CTMUSIDL `Vb ~T0 @X0 0 e@32157 ]
"19241
[v _CTPLS `Vb ~T0 @X0 0 e@31762 ]
"19243
[v _CTTRIG `Vb ~T0 @X0 0 e@32152 ]
"19245
[v _CVR0 `Vb ~T0 @X0 0 e@31384 ]
"19247
[v _CVR1 `Vb ~T0 @X0 0 e@31385 ]
"19249
[v _CVR2 `Vb ~T0 @X0 0 e@31386 ]
"19251
[v _CVR3 `Vb ~T0 @X0 0 e@31387 ]
"19253
[v _CVREF `Vb ~T0 @X0 0 e@31746 ]
"19255
[v _CVREN `Vb ~T0 @X0 0 e@31391 ]
"19257
[v _CVROE `Vb ~T0 @X0 0 e@31390 ]
"19259
[v _CVROEN `Vb ~T0 @X0 0 e@31390 ]
"19261
[v _CVRR `Vb ~T0 @X0 0 e@31389 ]
"19263
[v _CVRSS `Vb ~T0 @X0 0 e@31388 ]
"19265
[v _DA `Vb ~T0 @X0 0 e@32317 ]
"19267
[v _DA1 `Vb ~T0 @X0 0 e@32317 ]
"19269
[v _DA2 `Vb ~T0 @X0 0 e@31645 ]
"19271
[v _DATA_ADDRESS `Vb ~T0 @X0 0 e@32317 ]
"19273
[v _DATA_ADDRESS2 `Vb ~T0 @X0 0 e@31645 ]
"19275
[v _DC `Vb ~T0 @X0 0 e@32449 ]
"19277
[v _DC10B0 `Vb ~T0 @X0 0 e@30724 ]
"19279
[v _DC10B1 `Vb ~T0 @X0 0 e@30725 ]
"19281
[v _DC1B0 `Vb ~T0 @X0 0 e@32212 ]
"19283
[v _DC1B1 `Vb ~T0 @X0 0 e@32213 ]
"19285
[v _DC2B0 `Vb ~T0 @X0 0 e@32164 ]
"19287
[v _DC2B1 `Vb ~T0 @X0 0 e@32165 ]
"19289
[v _DC3B0 `Vb ~T0 @X0 0 e@30892 ]
"19291
[v _DC3B1 `Vb ~T0 @X0 0 e@30893 ]
"19293
[v _DC4B0 `Vb ~T0 @X0 0 e@30868 ]
"19295
[v _DC4B1 `Vb ~T0 @X0 0 e@30869 ]
"19297
[v _DC5B0 `Vb ~T0 @X0 0 e@30844 ]
"19299
[v _DC5B1 `Vb ~T0 @X0 0 e@30845 ]
"19301
[v _DC6B0 `Vb ~T0 @X0 0 e@30820 ]
"19303
[v _DC6B1 `Vb ~T0 @X0 0 e@30821 ]
"19305
[v _DC7B0 `Vb ~T0 @X0 0 e@30796 ]
"19307
[v _DC7B1 `Vb ~T0 @X0 0 e@30797 ]
"19309
[v _DC8B0 `Vb ~T0 @X0 0 e@30772 ]
"19311
[v _DC8B1 `Vb ~T0 @X0 0 e@30773 ]
"19313
[v _DC9B0 `Vb ~T0 @X0 0 e@30748 ]
"19315
[v _DC9B1 `Vb ~T0 @X0 0 e@30749 ]
"19317
[v _DFN8EE `Vb ~T0 @X0 0 e@31163 ]
"19319
[v _DFN8EF `Vb ~T0 @X0 0 e@31515 ]
"19321
[v _DIR `Vb ~T0 @X0 0 e@31522 ]
"19323
[v _DLYCYC0 `Vb ~T0 @X0 0 e@31796 ]
"19325
[v _DLYCYC1 `Vb ~T0 @X0 0 e@31797 ]
"19327
[v _DLYCYC2 `Vb ~T0 @X0 0 e@31798 ]
"19329
[v _DLYCYC3 `Vb ~T0 @X0 0 e@31799 ]
"19331
[v _DLYINTEN `Vb ~T0 @X0 0 e@31809 ]
"19333
[v _DMAEN `Vb ~T0 @X0 0 e@31808 ]
"19335
[v _DONE `Vb ~T0 @X0 0 e@32273 ]
"19337
[v _DS `Vb ~T0 @X0 0 e@32259 ]
"19339
[v _DSBOR `Vb ~T0 @X0 0 e@31329 ]
"19341
[v _DSEN `Vb ~T0 @X0 0 e@31343 ]
"19343
[v _DSFLT `Vb ~T0 @X0 0 e@31319 ]
"19345
[v _DSINT0 `Vb ~T0 @X0 0 e@31320 ]
"19347
[v _DSMCLR `Vb ~T0 @X0 0 e@31314 ]
"19349
[v _DSPOR `Vb ~T0 @X0 0 e@31312 ]
"19351
[v _DSRTC `Vb ~T0 @X0 0 e@31315 ]
"19353
[v _DSULP `Vb ~T0 @X0 0 e@31317 ]
"19355
[v _DSULPEN `Vb ~T0 @X0 0 e@31337 ]
"19357
[v _DSWDT `Vb ~T0 @X0 0 e@31316 ]
"19359
[v _DT1 `Vb ~T0 @X0 0 e@31767 ]
"19361
[v _DTRXP `Vb ~T0 @X0 0 e@31733 ]
"19363
[v _DTRXP1 `Vb ~T0 @X0 0 e@31733 ]
"19365
[v _DTRXP2 `Vb ~T0 @X0 0 e@31717 ]
"19367
[v _DUPLEX0 `Vb ~T0 @X0 0 e@31810 ]
"19369
[v _DUPLEX1 `Vb ~T0 @X0 0 e@31811 ]
"19371
[v _D_A `Vb ~T0 @X0 0 e@32317 ]
"19373
[v _D_A2 `Vb ~T0 @X0 0 e@31645 ]
"19375
[v _D_MINUS `Vb ~T0 @X0 0 e@31764 ]
"19377
[v _D_PLUS `Vb ~T0 @X0 0 e@31765 ]
"19379
[v _D_nA2 `Vb ~T0 @X0 0 e@31645 ]
"19381
[v _ECCP1AS0 `Vb ~T0 @X0 0 e@32244 ]
"19383
[v _ECCP1AS1 `Vb ~T0 @X0 0 e@32245 ]
"19385
[v _ECCP1AS2 `Vb ~T0 @X0 0 e@32246 ]
"19387
[v _ECCP1ASE `Vb ~T0 @X0 0 e@32247 ]
"19389
[v _ECCP1MD `Vb ~T0 @X0 0 e@30157 ]
"19391
[v _ECCP1OD `Vb ~T0 @X0 0 e@31248 ]
"19393
[v _ECCP2AS0 `Vb ~T0 @X0 0 e@32196 ]
"19395
[v _ECCP2AS1 `Vb ~T0 @X0 0 e@32197 ]
"19397
[v _ECCP2AS2 `Vb ~T0 @X0 0 e@32198 ]
"19399
[v _ECCP2ASE `Vb ~T0 @X0 0 e@32199 ]
"19401
[v _ECCP2MD `Vb ~T0 @X0 0 e@30158 ]
"19403
[v _ECCP2OD `Vb ~T0 @X0 0 e@31249 ]
"19405
[v _ECCP3AS0 `Vb ~T0 @X0 0 e@30924 ]
"19407
[v _ECCP3AS1 `Vb ~T0 @X0 0 e@30925 ]
"19409
[v _ECCP3AS2 `Vb ~T0 @X0 0 e@30926 ]
"19411
[v _ECCP3ASE `Vb ~T0 @X0 0 e@30927 ]
"19413
[v _ECCP3MD `Vb ~T0 @X0 0 e@30159 ]
"19415
[v _ECCP3OD `Vb ~T0 @X0 0 e@31250 ]
"19417
[v _EDG1POL `Vb ~T0 @X0 0 e@32148 ]
"19419
[v _EDG1SEL0 `Vb ~T0 @X0 0 e@32146 ]
"19421
[v _EDG1SEL1 `Vb ~T0 @X0 0 e@32147 ]
"19423
[v _EDG1STAT `Vb ~T0 @X0 0 e@32144 ]
"19425
[v _EDG2POL `Vb ~T0 @X0 0 e@32151 ]
"19427
[v _EDG2SEL0 `Vb ~T0 @X0 0 e@32149 ]
"19429
[v _EDG2SEL1 `Vb ~T0 @X0 0 e@32150 ]
"19431
[v _EDG2STAT `Vb ~T0 @X0 0 e@32145 ]
"19433
[v _EDGEN `Vb ~T0 @X0 0 e@32155 ]
"19435
[v _EDGSEQEN `Vb ~T0 @X0 0 e@32154 ]
"19437
[v _ENDP0 `Vb ~T0 @X0 0 e@31523 ]
"19439
[v _ENDP1 `Vb ~T0 @X0 0 e@31524 ]
"19441
[v _ENDP2 `Vb ~T0 @X0 0 e@31525 ]
"19443
[v _ENDP3 `Vb ~T0 @X0 0 e@31526 ]
"19445
[v _EP0CONDIS `Vb ~T0 @X0 0 e@31027 ]
"19447
[v _EP0HSHK `Vb ~T0 @X0 0 e@31028 ]
"19449
[v _EP0INEN `Vb ~T0 @X0 0 e@31025 ]
"19451
[v _EP0OUTEN `Vb ~T0 @X0 0 e@31026 ]
"19453
[v _EP0STALL `Vb ~T0 @X0 0 e@31024 ]
"19455
[v _EP1CONDIS `Vb ~T0 @X0 0 e@31035 ]
"19457
[v _EP1HSHK `Vb ~T0 @X0 0 e@31036 ]
"19459
[v _EP1INEN `Vb ~T0 @X0 0 e@31033 ]
"19461
[v _EP1OUTEN `Vb ~T0 @X0 0 e@31034 ]
"19463
[v _EP1STALL `Vb ~T0 @X0 0 e@31032 ]
"19465
[v _EP2CONDIS `Vb ~T0 @X0 0 e@31043 ]
"19467
[v _EP2HSHK `Vb ~T0 @X0 0 e@31044 ]
"19469
[v _EP2INEN `Vb ~T0 @X0 0 e@31041 ]
"19471
[v _EP2OUTEN `Vb ~T0 @X0 0 e@31042 ]
"19473
[v _EP2STALL `Vb ~T0 @X0 0 e@31040 ]
"19475
[v _EP3CONDIS `Vb ~T0 @X0 0 e@31051 ]
"19477
[v _EP3HSHK `Vb ~T0 @X0 0 e@31052 ]
"19479
[v _EP3INEN `Vb ~T0 @X0 0 e@31049 ]
"19481
[v _EP3OUTEN `Vb ~T0 @X0 0 e@31050 ]
"19483
[v _EP3STALL `Vb ~T0 @X0 0 e@31048 ]
"19485
[v _EP4CONDIS `Vb ~T0 @X0 0 e@31059 ]
"19487
[v _EP4HSHK `Vb ~T0 @X0 0 e@31060 ]
"19489
[v _EP4INEN `Vb ~T0 @X0 0 e@31057 ]
"19491
[v _EP4OUTEN `Vb ~T0 @X0 0 e@31058 ]
"19493
[v _EP4STALL `Vb ~T0 @X0 0 e@31056 ]
"19495
[v _EP5CONDIS `Vb ~T0 @X0 0 e@31067 ]
"19497
[v _EP5HSHK `Vb ~T0 @X0 0 e@31068 ]
"19499
[v _EP5INEN `Vb ~T0 @X0 0 e@31065 ]
"19501
[v _EP5OUTEN `Vb ~T0 @X0 0 e@31066 ]
"19503
[v _EP5STALL `Vb ~T0 @X0 0 e@31064 ]
"19505
[v _EP6CONDIS `Vb ~T0 @X0 0 e@31075 ]
"19507
[v _EP6HSHK `Vb ~T0 @X0 0 e@31076 ]
"19509
[v _EP6INEN `Vb ~T0 @X0 0 e@31073 ]
"19511
[v _EP6OUTEN `Vb ~T0 @X0 0 e@31074 ]
"19513
[v _EP6STALL `Vb ~T0 @X0 0 e@31072 ]
"19515
[v _EP7CONDIS `Vb ~T0 @X0 0 e@31083 ]
"19517
[v _EP7HSHK `Vb ~T0 @X0 0 e@31084 ]
"19519
[v _EP7INEN `Vb ~T0 @X0 0 e@31081 ]
"19521
[v _EP7OUTEN `Vb ~T0 @X0 0 e@31082 ]
"19523
[v _EP7STALL `Vb ~T0 @X0 0 e@31080 ]
"19525
[v _EPCONDIS0 `Vb ~T0 @X0 0 e@31027 ]
"19527
[v _EPCONDIS1 `Vb ~T0 @X0 0 e@31035 ]
"19529
[v _EPCONDIS10 `Vb ~T0 @X0 0 e@31107 ]
"19531
[v _EPCONDIS11 `Vb ~T0 @X0 0 e@31115 ]
"19533
[v _EPCONDIS12 `Vb ~T0 @X0 0 e@31123 ]
"19535
[v _EPCONDIS13 `Vb ~T0 @X0 0 e@31131 ]
"19537
[v _EPCONDIS14 `Vb ~T0 @X0 0 e@31139 ]
"19539
[v _EPCONDIS15 `Vb ~T0 @X0 0 e@31147 ]
"19541
[v _EPCONDIS2 `Vb ~T0 @X0 0 e@31043 ]
"19543
[v _EPCONDIS3 `Vb ~T0 @X0 0 e@31051 ]
"19545
[v _EPCONDIS4 `Vb ~T0 @X0 0 e@31059 ]
"19547
[v _EPCONDIS5 `Vb ~T0 @X0 0 e@31067 ]
"19549
[v _EPCONDIS6 `Vb ~T0 @X0 0 e@31075 ]
"19551
[v _EPCONDIS7 `Vb ~T0 @X0 0 e@31083 ]
"19553
[v _EPCONDIS8 `Vb ~T0 @X0 0 e@31091 ]
"19555
[v _EPCONDIS9 `Vb ~T0 @X0 0 e@31099 ]
"19557
[v _EPHSHK0 `Vb ~T0 @X0 0 e@31028 ]
"19559
[v _EPHSHK1 `Vb ~T0 @X0 0 e@31036 ]
"19561
[v _EPHSHK10 `Vb ~T0 @X0 0 e@31108 ]
"19563
[v _EPHSHK11 `Vb ~T0 @X0 0 e@31116 ]
"19565
[v _EPHSHK12 `Vb ~T0 @X0 0 e@31124 ]
"19567
[v _EPHSHK13 `Vb ~T0 @X0 0 e@31132 ]
"19569
[v _EPHSHK14 `Vb ~T0 @X0 0 e@31140 ]
"19571
[v _EPHSHK15 `Vb ~T0 @X0 0 e@31148 ]
"19573
[v _EPHSHK2 `Vb ~T0 @X0 0 e@31044 ]
"19575
[v _EPHSHK3 `Vb ~T0 @X0 0 e@31052 ]
"19577
[v _EPHSHK4 `Vb ~T0 @X0 0 e@31060 ]
"19579
[v _EPHSHK5 `Vb ~T0 @X0 0 e@31068 ]
"19581
[v _EPHSHK6 `Vb ~T0 @X0 0 e@31076 ]
"19583
[v _EPHSHK7 `Vb ~T0 @X0 0 e@31084 ]
"19585
[v _EPHSHK8 `Vb ~T0 @X0 0 e@31092 ]
"19587
[v _EPHSHK9 `Vb ~T0 @X0 0 e@31100 ]
"19589
[v _EPINEN0 `Vb ~T0 @X0 0 e@31025 ]
"19591
[v _EPINEN1 `Vb ~T0 @X0 0 e@31033 ]
"19593
[v _EPINEN10 `Vb ~T0 @X0 0 e@31105 ]
"19595
[v _EPINEN11 `Vb ~T0 @X0 0 e@31113 ]
"19597
[v _EPINEN12 `Vb ~T0 @X0 0 e@31121 ]
"19599
[v _EPINEN13 `Vb ~T0 @X0 0 e@31129 ]
"19601
[v _EPINEN14 `Vb ~T0 @X0 0 e@31137 ]
"19603
[v _EPINEN15 `Vb ~T0 @X0 0 e@31145 ]
"19605
[v _EPINEN2 `Vb ~T0 @X0 0 e@31041 ]
"19607
[v _EPINEN3 `Vb ~T0 @X0 0 e@31049 ]
"19609
[v _EPINEN4 `Vb ~T0 @X0 0 e@31057 ]
"19611
[v _EPINEN5 `Vb ~T0 @X0 0 e@31065 ]
"19613
[v _EPINEN6 `Vb ~T0 @X0 0 e@31073 ]
"19615
[v _EPINEN7 `Vb ~T0 @X0 0 e@31081 ]
"19617
[v _EPINEN8 `Vb ~T0 @X0 0 e@31089 ]
"19619
[v _EPINEN9 `Vb ~T0 @X0 0 e@31097 ]
"19621
[v _EPOUTEN0 `Vb ~T0 @X0 0 e@31026 ]
"19623
[v _EPOUTEN1 `Vb ~T0 @X0 0 e@31034 ]
"19625
[v _EPOUTEN10 `Vb ~T0 @X0 0 e@31106 ]
"19627
[v _EPOUTEN11 `Vb ~T0 @X0 0 e@31114 ]
"19629
[v _EPOUTEN12 `Vb ~T0 @X0 0 e@31122 ]
"19631
[v _EPOUTEN13 `Vb ~T0 @X0 0 e@31130 ]
"19633
[v _EPOUTEN14 `Vb ~T0 @X0 0 e@31138 ]
"19635
[v _EPOUTEN15 `Vb ~T0 @X0 0 e@31146 ]
"19637
[v _EPOUTEN2 `Vb ~T0 @X0 0 e@31042 ]
"19639
[v _EPOUTEN3 `Vb ~T0 @X0 0 e@31050 ]
"19641
[v _EPOUTEN4 `Vb ~T0 @X0 0 e@31058 ]
"19643
[v _EPOUTEN5 `Vb ~T0 @X0 0 e@31066 ]
"19645
[v _EPOUTEN6 `Vb ~T0 @X0 0 e@31074 ]
"19647
[v _EPOUTEN7 `Vb ~T0 @X0 0 e@31082 ]
"19649
[v _EPOUTEN8 `Vb ~T0 @X0 0 e@31090 ]
"19651
[v _EPOUTEN9 `Vb ~T0 @X0 0 e@31098 ]
"19653
[v _EPSTALL0 `Vb ~T0 @X0 0 e@31024 ]
"19655
[v _EPSTALL1 `Vb ~T0 @X0 0 e@31032 ]
"19657
[v _EPSTALL10 `Vb ~T0 @X0 0 e@31104 ]
"19659
[v _EPSTALL11 `Vb ~T0 @X0 0 e@31112 ]
"19661
[v _EPSTALL12 `Vb ~T0 @X0 0 e@31120 ]
"19663
[v _EPSTALL13 `Vb ~T0 @X0 0 e@31128 ]
"19665
[v _EPSTALL14 `Vb ~T0 @X0 0 e@31136 ]
"19667
[v _EPSTALL15 `Vb ~T0 @X0 0 e@31144 ]
"19669
[v _EPSTALL2 `Vb ~T0 @X0 0 e@31040 ]
"19671
[v _EPSTALL3 `Vb ~T0 @X0 0 e@31048 ]
"19673
[v _EPSTALL4 `Vb ~T0 @X0 0 e@31056 ]
"19675
[v _EPSTALL5 `Vb ~T0 @X0 0 e@31064 ]
"19677
[v _EPSTALL6 `Vb ~T0 @X0 0 e@31072 ]
"19679
[v _EPSTALL7 `Vb ~T0 @X0 0 e@31080 ]
"19681
[v _EPSTALL8 `Vb ~T0 @X0 0 e@31088 ]
"19683
[v _EPSTALL9 `Vb ~T0 @X0 0 e@31096 ]
"19685
[v _EVPOL01 `Vb ~T0 @X0 0 e@32403 ]
"19687
[v _EVPOL02 `Vb ~T0 @X0 0 e@32395 ]
"19689
[v _EVPOL03 `Vb ~T0 @X0 0 e@31019 ]
"19691
[v _EVPOL05 `Vb ~T0 @X0 0 e@31947 ]
"19693
[v _EVPOL11 `Vb ~T0 @X0 0 e@32404 ]
"19695
[v _EVPOL12 `Vb ~T0 @X0 0 e@32396 ]
"19697
[v _EVPOL13 `Vb ~T0 @X0 0 e@31020 ]
"19699
[v _EVPOL15 `Vb ~T0 @X0 0 e@31948 ]
"19701
[v _FERR1 `Vb ~T0 @X0 0 e@32098 ]
"19703
[v _FERR2 `Vb ~T0 @X0 0 e@31970 ]
"19705
[v _FLTS `Vb ~T0 @X0 0 e@32410 ]
"19707
[v _FREE `Vb ~T0 @X0 0 e@32052 ]
"19709
[v _FRM0 `Vb ~T0 @X0 0 e@31488 ]
"19711
[v _FRM1 `Vb ~T0 @X0 0 e@31489 ]
"19713
[v _FRM10 `Vb ~T0 @X0 0 e@31498 ]
"19715
[v _FRM2 `Vb ~T0 @X0 0 e@31490 ]
"19717
[v _FRM3 `Vb ~T0 @X0 0 e@31491 ]
"19719
[v _FRM4 `Vb ~T0 @X0 0 e@31492 ]
"19721
[v _FRM5 `Vb ~T0 @X0 0 e@31493 ]
"19723
[v _FRM6 `Vb ~T0 @X0 0 e@31494 ]
"19725
[v _FRM7 `Vb ~T0 @X0 0 e@31495 ]
"19727
[v _FRM8 `Vb ~T0 @X0 0 e@31496 ]
"19729
[v _FRM9 `Vb ~T0 @X0 0 e@31497 ]
"19731
[v _FSEN `Vb ~T0 @X0 0 e@31178 ]
"19733
[v _GCEN1 `Vb ~T0 @X0 0 e@32303 ]
"19735
[v _GCEN2 `Vb ~T0 @X0 0 e@31631 ]
"19737
[v _GIE `Vb ~T0 @X0 0 e@32663 ]
"19739
[v _GIEH `Vb ~T0 @X0 0 e@32663 ]
"19741
[v _GIEL `Vb ~T0 @X0 0 e@32662 ]
"19743
[v _GIE_GIEH `Vb ~T0 @X0 0 e@32663 ]
"19745
[v _GO `Vb ~T0 @X0 0 e@32273 ]
"19747
[v _GODONE `Vb ~T0 @X0 0 e@32273 ]
"19749
[v _GO_DONE `Vb ~T0 @X0 0 e@32273 ]
"19751
[v _GO_NOT_DONE `Vb ~T0 @X0 0 e@32273 ]
"19753
[v _GO_nDONE `Vb ~T0 @X0 0 e@32273 ]
"19755
[v _HALFSEC `Vb ~T0 @X0 0 e@31227 ]
"19757
[v _HLVDEN `Vb ~T0 @X0 0 e@31788 ]
"19759
[v _HLVDIE `Vb ~T0 @X0 0 e@32002 ]
"19761
[v _HLVDIF `Vb ~T0 @X0 0 e@32010 ]
"19763
[v _HLVDIN `Vb ~T0 @X0 0 e@31749 ]
"19765
[v _HLVDIP `Vb ~T0 @X0 0 e@32018 ]
"19767
[v _HLVDL0 `Vb ~T0 @X0 0 e@31784 ]
"19769
[v _HLVDL1 `Vb ~T0 @X0 0 e@31785 ]
"19771
[v _HLVDL2 `Vb ~T0 @X0 0 e@31786 ]
"19773
[v _HLVDL3 `Vb ~T0 @X0 0 e@31787 ]
"19775
[v _I2C_DAT `Vb ~T0 @X0 0 e@32317 ]
"19777
[v _I2C_DAT2 `Vb ~T0 @X0 0 e@31645 ]
"19779
[v _I2C_READ `Vb ~T0 @X0 0 e@32314 ]
"19781
[v _I2C_READ2 `Vb ~T0 @X0 0 e@31642 ]
"19783
[v _I2C_START `Vb ~T0 @X0 0 e@32315 ]
"19785
[v _I2C_START2 `Vb ~T0 @X0 0 e@31643 ]
"19787
[v _I2C_STOP `Vb ~T0 @X0 0 e@32316 ]
"19789
[v _I2C_STOP2 `Vb ~T0 @X0 0 e@31644 ]
"19791
[v _IDISSEN `Vb ~T0 @X0 0 e@32153 ]
"19793
[v _IDLEIE `Vb ~T0 @X0 0 e@31156 ]
"19795
[v _IDLEIF `Vb ~T0 @X0 0 e@31508 ]
"19797
[v _IDLEN `Vb ~T0 @X0 0 e@32415 ]
"19799
[v _INT0 `Vb ~T0 @X0 0 e@31752 ]
"19801
[v _INT0E `Vb ~T0 @X0 0 e@32660 ]
"19803
[v _INT0F `Vb ~T0 @X0 0 e@32657 ]
"19805
[v _INT0IE `Vb ~T0 @X0 0 e@32660 ]
"19807
[v _INT0IF `Vb ~T0 @X0 0 e@32657 ]
"19809
[v _INT1E `Vb ~T0 @X0 0 e@32643 ]
"19811
[v _INT1F `Vb ~T0 @X0 0 e@32640 ]
"19813
[v _INT1IE `Vb ~T0 @X0 0 e@32643 ]
"19815
[v _INT1IF `Vb ~T0 @X0 0 e@32640 ]
"19817
[v _INT1IP `Vb ~T0 @X0 0 e@32646 ]
"19819
[v _INT1P `Vb ~T0 @X0 0 e@32646 ]
"19821
[v _INT2E `Vb ~T0 @X0 0 e@32644 ]
"19823
[v _INT2F `Vb ~T0 @X0 0 e@32641 ]
"19825
[v _INT2IE `Vb ~T0 @X0 0 e@32644 ]
"19827
[v _INT2IF `Vb ~T0 @X0 0 e@32641 ]
"19829
[v _INT2IP `Vb ~T0 @X0 0 e@32647 ]
"19831
[v _INT2P `Vb ~T0 @X0 0 e@32647 ]
"19833
[v _INT3E `Vb ~T0 @X0 0 e@32645 ]
"19835
[v _INT3F `Vb ~T0 @X0 0 e@32642 ]
"19837
[v _INT3IE `Vb ~T0 @X0 0 e@32645 ]
"19839
[v _INT3IF `Vb ~T0 @X0 0 e@32642 ]
"19841
[v _INT3IP `Vb ~T0 @X0 0 e@32649 ]
"19843
[v _INT3P `Vb ~T0 @X0 0 e@32649 ]
"19845
[v _INTEDG0 `Vb ~T0 @X0 0 e@32654 ]
"19847
[v _INTEDG1 `Vb ~T0 @X0 0 e@32653 ]
"19849
[v _INTEDG2 `Vb ~T0 @X0 0 e@32652 ]
"19851
[v _INTEDG3 `Vb ~T0 @X0 0 e@32651 ]
"19853
[v _INTLVL0 `Vb ~T0 @X0 0 e@31792 ]
"19855
[v _INTLVL1 `Vb ~T0 @X0 0 e@31793 ]
"19857
[v _INTLVL2 `Vb ~T0 @X0 0 e@31794 ]
"19859
[v _INTLVL3 `Vb ~T0 @X0 0 e@31795 ]
"19861
[v _INTSRC `Vb ~T0 @X0 0 e@31967 ]
"19863
[v _IOLOCK `Vb ~T0 @X0 0 e@30200 ]
"19865
[v _IPEN `Vb ~T0 @X0 0 e@32391 ]
"19867
[v _IRCF0 `Vb ~T0 @X0 0 e@32412 ]
"19869
[v _IRCF1 `Vb ~T0 @X0 0 e@32413 ]
"19871
[v _IRCF2 `Vb ~T0 @X0 0 e@32414 ]
"19873
[v _IRNG0 `Vb ~T0 @X0 0 e@32136 ]
"19875
[v _IRNG1 `Vb ~T0 @X0 0 e@32137 ]
"19877
[v _IRVST `Vb ~T0 @X0 0 e@31789 ]
"19879
[v _ITRIM0 `Vb ~T0 @X0 0 e@32138 ]
"19881
[v _ITRIM1 `Vb ~T0 @X0 0 e@32139 ]
"19883
[v _ITRIM2 `Vb ~T0 @X0 0 e@32140 ]
"19885
[v _ITRIM3 `Vb ~T0 @X0 0 e@32141 ]
"19887
[v _ITRIM4 `Vb ~T0 @X0 0 e@32142 ]
"19889
[v _ITRIM5 `Vb ~T0 @X0 0 e@32143 ]
"19891
[v _KBI0 `Vb ~T0 @X0 0 e@31756 ]
"19893
[v _KBI1 `Vb ~T0 @X0 0 e@31757 ]
"19895
[v _KBI2 `Vb ~T0 @X0 0 e@31758 ]
"19897
[v _KBI3 `Vb ~T0 @X0 0 e@31759 ]
"19899
[v _LA0 `Vb ~T0 @X0 0 e@31816 ]
"19901
[v _LA1 `Vb ~T0 @X0 0 e@31817 ]
"19903
[v _LA2 `Vb ~T0 @X0 0 e@31818 ]
"19905
[v _LA3 `Vb ~T0 @X0 0 e@31819 ]
"19907
[v _LA4 `Vb ~T0 @X0 0 e@31820 ]
"19909
[v _LA5 `Vb ~T0 @X0 0 e@31821 ]
"19911
[v _LA6 `Vb ~T0 @X0 0 e@31822 ]
"19913
[v _LA7 `Vb ~T0 @X0 0 e@31823 ]
"19915
[v _LATA0 `Vb ~T0 @X0 0 e@31816 ]
"19917
[v _LATA1 `Vb ~T0 @X0 0 e@31817 ]
"19919
[v _LATA2 `Vb ~T0 @X0 0 e@31818 ]
"19921
[v _LATA3 `Vb ~T0 @X0 0 e@31819 ]
"19923
[v _LATA5 `Vb ~T0 @X0 0 e@31821 ]
"19925
[v _LATA6 `Vb ~T0 @X0 0 e@31822 ]
"19927
[v _LATA7 `Vb ~T0 @X0 0 e@31823 ]
"19929
[v _LATB0 `Vb ~T0 @X0 0 e@31824 ]
"19931
[v _LATB1 `Vb ~T0 @X0 0 e@31825 ]
"19933
[v _LATB2 `Vb ~T0 @X0 0 e@31826 ]
"19935
[v _LATB3 `Vb ~T0 @X0 0 e@31827 ]
"19937
[v _LATB4 `Vb ~T0 @X0 0 e@31828 ]
"19939
[v _LATB5 `Vb ~T0 @X0 0 e@31829 ]
"19941
[v _LATB6 `Vb ~T0 @X0 0 e@31830 ]
"19943
[v _LATB7 `Vb ~T0 @X0 0 e@31831 ]
"19945
[v _LATC0 `Vb ~T0 @X0 0 e@31832 ]
"19947
[v _LATC1 `Vb ~T0 @X0 0 e@31833 ]
"19949
[v _LATC2 `Vb ~T0 @X0 0 e@31834 ]
"19951
[v _LATC6 `Vb ~T0 @X0 0 e@31838 ]
"19953
[v _LATC7 `Vb ~T0 @X0 0 e@31839 ]
"19955
[v _LB0 `Vb ~T0 @X0 0 e@31824 ]
"19957
[v _LB1 `Vb ~T0 @X0 0 e@31825 ]
"19959
[v _LB2 `Vb ~T0 @X0 0 e@31826 ]
"19961
[v _LB3 `Vb ~T0 @X0 0 e@31827 ]
"19963
[v _LB4 `Vb ~T0 @X0 0 e@31828 ]
"19965
[v _LB5 `Vb ~T0 @X0 0 e@31829 ]
"19967
[v _LB6 `Vb ~T0 @X0 0 e@31830 ]
"19969
[v _LB7 `Vb ~T0 @X0 0 e@31831 ]
"19971
[v _LC0 `Vb ~T0 @X0 0 e@31832 ]
"19973
[v _LC1 `Vb ~T0 @X0 0 e@31833 ]
"19975
[v _LC2 `Vb ~T0 @X0 0 e@31834 ]
"19977
[v _LC3 `Vb ~T0 @X0 0 e@31835 ]
"19979
[v _LC4 `Vb ~T0 @X0 0 e@31836 ]
"19981
[v _LC5 `Vb ~T0 @X0 0 e@31837 ]
"19983
[v _LC6 `Vb ~T0 @X0 0 e@31838 ]
"19985
[v _LC7 `Vb ~T0 @X0 0 e@31839 ]
"19987
[v _LVDIE `Vb ~T0 @X0 0 e@32002 ]
"19989
[v _LVDIF `Vb ~T0 @X0 0 e@32010 ]
"19991
[v _LVDIN `Vb ~T0 @X0 0 e@31749 ]
"19993
[v _LVDIP `Vb ~T0 @X0 0 e@32018 ]
"19995
[v _LVDSTAT `Vb ~T0 @X0 0 e@32262 ]
"19997
[v _MSK01 `Vb ~T0 @X0 0 e@32320 ]
"19999
[v _MSK02 `Vb ~T0 @X0 0 e@31648 ]
"20001
[v _MSK11 `Vb ~T0 @X0 0 e@32321 ]
"20003
[v _MSK12 `Vb ~T0 @X0 0 e@31649 ]
"20005
[v _MSK21 `Vb ~T0 @X0 0 e@32322 ]
"20007
[v _MSK22 `Vb ~T0 @X0 0 e@31650 ]
"20009
[v _MSK31 `Vb ~T0 @X0 0 e@32323 ]
"20011
[v _MSK32 `Vb ~T0 @X0 0 e@31651 ]
"20013
[v _MSK41 `Vb ~T0 @X0 0 e@32324 ]
"20015
[v _MSK42 `Vb ~T0 @X0 0 e@31652 ]
"20017
[v _MSK51 `Vb ~T0 @X0 0 e@32325 ]
"20019
[v _MSK52 `Vb ~T0 @X0 0 e@31653 ]
"20021
[v _MSK61 `Vb ~T0 @X0 0 e@32326 ]
"20023
[v _MSK62 `Vb ~T0 @X0 0 e@31654 ]
"20025
[v _MSK71 `Vb ~T0 @X0 0 e@32327 ]
"20027
[v _MSK72 `Vb ~T0 @X0 0 e@31655 ]
"20029
[v _NEGATIVE `Vb ~T0 @X0 0 e@32452 ]
"20031
[v _NOT_A `Vb ~T0 @X0 0 e@32317 ]
"20033
[v _NOT_ADDRESS `Vb ~T0 @X0 0 e@32317 ]
"20035
[v _NOT_BOR `Vb ~T0 @X0 0 e@32384 ]
"20037
[v _NOT_CM `Vb ~T0 @X0 0 e@32389 ]
"20039
[v _NOT_DONE `Vb ~T0 @X0 0 e@32273 ]
"20041
[v _NOT_PD `Vb ~T0 @X0 0 e@32386 ]
"20043
[v _NOT_POR `Vb ~T0 @X0 0 e@32385 ]
"20045
[v _NOT_RBPU `Vb ~T0 @X0 0 e@32655 ]
"20047
[v _NOT_RC8 `Vb ~T0 @X0 0 e@32102 ]
"20049
[v _NOT_RI `Vb ~T0 @X0 0 e@32388 ]
"20051
[v _NOT_SS1 `Vb ~T0 @X0 0 e@31749 ]
"20053
[v _NOT_T1DONE `Vb ~T0 @X0 0 e@31955 ]
"20055
[v _NOT_T1SYNC `Vb ~T0 @X0 0 e@32362 ]
"20057
[v _NOT_T3DONE `Vb ~T0 @X0 0 e@31931 ]
"20059
[v _NOT_T3SYNC `Vb ~T0 @X0 0 e@31690 ]
"20061
[v _NOT_T5DONE `Vb ~T0 @X0 0 e@30987 ]
"20063
[v _NOT_T5SYNC `Vb ~T0 @X0 0 e@30994 ]
"20065
[v _NOT_TO `Vb ~T0 @X0 0 e@32387 ]
"20067
[v _NOT_TX8 `Vb ~T0 @X0 0 e@32110 ]
"20069
[v _NOT_UOE `Vb ~T0 @X0 0 e@31761 ]
"20071
[v _NOT_W `Vb ~T0 @X0 0 e@32314 ]
"20073
[v _NOT_WRITE `Vb ~T0 @X0 0 e@32314 ]
"20075
[v _OERR1 `Vb ~T0 @X0 0 e@32097 ]
"20077
[v _OERR2 `Vb ~T0 @X0 0 e@31969 ]
"20079
[v _OSC1 `Vb ~T0 @X0 0 e@31751 ]
"20081
[v _OSC2 `Vb ~T0 @X0 0 e@31750 ]
"20083
[v _OSCFIE `Vb ~T0 @X0 0 e@32007 ]
"20085
[v _OSCFIF `Vb ~T0 @X0 0 e@32015 ]
"20087
[v _OSCFIP `Vb ~T0 @X0 0 e@32023 ]
"20089
[v _OSTS `Vb ~T0 @X0 0 e@32411 ]
"20091
[v _OV `Vb ~T0 @X0 0 e@32451 ]
"20093
[v _OVERFLOW `Vb ~T0 @X0 0 e@32451 ]
"20095
[v _P1DC0 `Vb ~T0 @X0 0 e@32232 ]
"20097
[v _P1DC1 `Vb ~T0 @X0 0 e@32233 ]
"20099
[v _P1DC2 `Vb ~T0 @X0 0 e@32234 ]
"20101
[v _P1DC3 `Vb ~T0 @X0 0 e@32235 ]
"20103
[v _P1DC4 `Vb ~T0 @X0 0 e@32236 ]
"20105
[v _P1DC5 `Vb ~T0 @X0 0 e@32237 ]
"20107
[v _P1DC6 `Vb ~T0 @X0 0 e@32238 ]
"20109
[v _P1M0 `Vb ~T0 @X0 0 e@32214 ]
"20111
[v _P1M1 `Vb ~T0 @X0 0 e@32215 ]
"20113
[v _P1RSEN `Vb ~T0 @X0 0 e@32239 ]
"20115
[v _P2 `Vb ~T0 @X0 0 e@31644 ]
"20117
[v _P2DC02 `Vb ~T0 @X0 0 e@32200 ]
"20119
[v _P2DC0CON `Vb ~T0 @X0 0 e@32200 ]
"20121
[v _P2DC12 `Vb ~T0 @X0 0 e@32201 ]
"20123
[v _P2DC1CON `Vb ~T0 @X0 0 e@32201 ]
"20125
[v _P2DC22 `Vb ~T0 @X0 0 e@32202 ]
"20127
[v _P2DC2CON `Vb ~T0 @X0 0 e@32202 ]
"20129
[v _P2DC32 `Vb ~T0 @X0 0 e@32203 ]
"20131
[v _P2DC3CON `Vb ~T0 @X0 0 e@32203 ]
"20133
[v _P2DC42 `Vb ~T0 @X0 0 e@32204 ]
"20135
[v _P2DC4CON `Vb ~T0 @X0 0 e@32204 ]
"20137
[v _P2DC52 `Vb ~T0 @X0 0 e@32205 ]
"20139
[v _P2DC5CON `Vb ~T0 @X0 0 e@32205 ]
"20141
[v _P2DC62 `Vb ~T0 @X0 0 e@32206 ]
"20143
[v _P2DC6CON `Vb ~T0 @X0 0 e@32206 ]
"20145
[v _P2M0 `Vb ~T0 @X0 0 e@32166 ]
"20147
[v _P2M1 `Vb ~T0 @X0 0 e@32167 ]
"20149
[v _P2RSEN `Vb ~T0 @X0 0 e@32191 ]
"20151
[v _P3DC0 `Vb ~T0 @X0 0 e@30912 ]
"20153
[v _P3DC1 `Vb ~T0 @X0 0 e@30913 ]
"20155
[v _P3DC2 `Vb ~T0 @X0 0 e@30914 ]
"20157
[v _P3DC3 `Vb ~T0 @X0 0 e@30915 ]
"20159
[v _P3DC4 `Vb ~T0 @X0 0 e@30916 ]
"20161
[v _P3DC5 `Vb ~T0 @X0 0 e@30917 ]
"20163
[v _P3DC6 `Vb ~T0 @X0 0 e@30918 ]
"20165
[v _P3M0 `Vb ~T0 @X0 0 e@30894 ]
"20167
[v _P3M1 `Vb ~T0 @X0 0 e@30895 ]
"20169
[v _P3RSEN `Vb ~T0 @X0 0 e@30919 ]
"20171
[v _PA1 `Vb ~T0 @X0 0 e@31762 ]
"20173
[v _PA2 `Vb ~T0 @X0 0 e@31761 ]
"20175
[v _PCFG0 `Vb ~T0 @X0 0 e@31296 ]
"20177
[v _PCFG1 `Vb ~T0 @X0 0 e@31297 ]
"20179
[v _PCFG10 `Vb ~T0 @X0 0 e@31306 ]
"20181
[v _PCFG11 `Vb ~T0 @X0 0 e@31307 ]
"20183
[v _PCFG12 `Vb ~T0 @X0 0 e@31308 ]
"20185
[v _PCFG15 `Vb ~T0 @X0 0 e@31311 ]
"20187
[v _PCFG2 `Vb ~T0 @X0 0 e@31298 ]
"20189
[v _PCFG3 `Vb ~T0 @X0 0 e@31299 ]
"20191
[v _PCFG4 `Vb ~T0 @X0 0 e@31300 ]
"20193
[v _PCFG8 `Vb ~T0 @X0 0 e@31304 ]
"20195
[v _PCFG9 `Vb ~T0 @X0 0 e@31305 ]
"20197
[v _PD `Vb ~T0 @X0 0 e@32386 ]
"20199
[v _PEIE `Vb ~T0 @X0 0 e@32662 ]
"20201
[v _PEIE_GIEL `Vb ~T0 @X0 0 e@32662 ]
"20203
[v _PEN1 `Vb ~T0 @X0 0 e@32298 ]
"20205
[v _PEN2 `Vb ~T0 @X0 0 e@31626 ]
"20207
[v _PGC `Vb ~T0 @X0 0 e@31758 ]
"20209
[v _PGD `Vb ~T0 @X0 0 e@31759 ]
"20211
[v _PIDEE `Vb ~T0 @X0 0 e@31160 ]
"20213
[v _PIDEF `Vb ~T0 @X0 0 e@31512 ]
"20215
[v _PKTDIS `Vb ~T0 @X0 0 e@31532 ]
"20217
[v _PLLEN `Vb ~T0 @X0 0 e@31966 ]
"20219
[v _PMDADC `Vb ~T0 @X0 0 e@30152 ]
"20221
[v _PMDCCP10 `Vb ~T0 @X0 0 e@30183 ]
"20223
[v _PMDCCP4 `Vb ~T0 @X0 0 e@30177 ]
"20225
[v _PMDCCP5 `Vb ~T0 @X0 0 e@30178 ]
"20227
[v _PMDCCP6 `Vb ~T0 @X0 0 e@30179 ]
"20229
[v _PMDCCP7 `Vb ~T0 @X0 0 e@30180 ]
"20231
[v _PMDCCP8 `Vb ~T0 @X0 0 e@30181 ]
"20233
[v _PMDCCP9 `Vb ~T0 @X0 0 e@30182 ]
"20235
[v _PMDCMP1 `Vb ~T0 @X0 0 e@30168 ]
"20237
[v _PMDCMP2 `Vb ~T0 @X0 0 e@30169 ]
"20239
[v _PMDCMP3 `Vb ~T0 @X0 0 e@30170 ]
"20241
[v _PMDCTMU `Vb ~T0 @X0 0 e@30166 ]
"20243
[v _PMDECCP1 `Vb ~T0 @X0 0 e@30157 ]
"20245
[v _PMDECCP2 `Vb ~T0 @X0 0 e@30158 ]
"20247
[v _PMDECCP3 `Vb ~T0 @X0 0 e@30159 ]
"20249
[v _PMDMSSP1 `Vb ~T0 @X0 0 e@30153 ]
"20251
[v _PMDMSSP2 `Vb ~T0 @X0 0 e@30154 ]
"20253
[v _PMDRTCC `Vb ~T0 @X0 0 e@30165 ]
"20255
[v _PMDTMR1 `Vb ~T0 @X0 0 e@30161 ]
"20257
[v _PMDTMR2 `Vb ~T0 @X0 0 e@30162 ]
"20259
[v _PMDTMR3 `Vb ~T0 @X0 0 e@30163 ]
"20261
[v _PMDTMR4 `Vb ~T0 @X0 0 e@30164 ]
"20263
[v _PMDTMR5 `Vb ~T0 @X0 0 e@30171 ]
"20265
[v _PMDTMR6 `Vb ~T0 @X0 0 e@30172 ]
"20267
[v _PMDTMR8 `Vb ~T0 @X0 0 e@30174 ]
"20269
[v _PMDUART1 `Vb ~T0 @X0 0 e@30155 ]
"20271
[v _PMDUART2 `Vb ~T0 @X0 0 e@30156 ]
"20273
[v _POR `Vb ~T0 @X0 0 e@32385 ]
"20275
[v _PPB0 `Vb ~T0 @X0 0 e@31176 ]
"20277
[v _PPB1 `Vb ~T0 @X0 0 e@31177 ]
"20279
[v _PPBI `Vb ~T0 @X0 0 e@31521 ]
"20281
[v _PPBRST `Vb ~T0 @X0 0 e@31534 ]
"20283
[v _PRISD `Vb ~T0 @X0 0 e@31802 ]
"20285
[v _PSA `Vb ~T0 @X0 0 e@32427 ]
"20287
[v _PSS1AC0 `Vb ~T0 @X0 0 e@32242 ]
"20289
[v _PSS1AC1 `Vb ~T0 @X0 0 e@32243 ]
"20291
[v _PSS1BD0 `Vb ~T0 @X0 0 e@32240 ]
"20293
[v _PSS1BD1 `Vb ~T0 @X0 0 e@32241 ]
"20295
[v _PSS2AC0 `Vb ~T0 @X0 0 e@32194 ]
"20297
[v _PSS2AC1 `Vb ~T0 @X0 0 e@32195 ]
"20299
[v _PSS2BD0 `Vb ~T0 @X0 0 e@32192 ]
"20301
[v _PSS2BD1 `Vb ~T0 @X0 0 e@32193 ]
"20303
[v _PSS3AC0 `Vb ~T0 @X0 0 e@30922 ]
"20305
[v _PSS3AC1 `Vb ~T0 @X0 0 e@30923 ]
"20307
[v _PSS3BD0 `Vb ~T0 @X0 0 e@30920 ]
"20309
[v _PSS3BD1 `Vb ~T0 @X0 0 e@30921 ]
"20311
[v _RA0 `Vb ~T0 @X0 0 e@31744 ]
"20313
[v _RA1 `Vb ~T0 @X0 0 e@31745 ]
"20315
[v _RA2 `Vb ~T0 @X0 0 e@31746 ]
"20317
[v _RA3 `Vb ~T0 @X0 0 e@31747 ]
"20319
[v _RA4 `Vb ~T0 @X0 0 e@31748 ]
"20321
[v _RA5 `Vb ~T0 @X0 0 e@31749 ]
"20323
[v _RA6 `Vb ~T0 @X0 0 e@31750 ]
"20325
[v _RA7 `Vb ~T0 @X0 0 e@31751 ]
"20327
[v _RB0 `Vb ~T0 @X0 0 e@31752 ]
"20329
[v _RB1 `Vb ~T0 @X0 0 e@31753 ]
"20331
[v _RB2 `Vb ~T0 @X0 0 e@31754 ]
"20333
[v _RB3 `Vb ~T0 @X0 0 e@31755 ]
"20335
[v _RB4 `Vb ~T0 @X0 0 e@31756 ]
"20337
[v _RB5 `Vb ~T0 @X0 0 e@31757 ]
"20339
[v _RB6 `Vb ~T0 @X0 0 e@31758 ]
"20341
[v _RB7 `Vb ~T0 @X0 0 e@31759 ]
"20343
[v _RBIE `Vb ~T0 @X0 0 e@32659 ]
"20345
[v _RBIF `Vb ~T0 @X0 0 e@32656 ]
"20347
[v _RBIP `Vb ~T0 @X0 0 e@32648 ]
"20349
[v _RBPU `Vb ~T0 @X0 0 e@32655 ]
"20351
[v _RC0 `Vb ~T0 @X0 0 e@31760 ]
"20353
[v _RC1 `Vb ~T0 @X0 0 e@31761 ]
"20355
[v _RC1IE `Vb ~T0 @X0 0 e@31981 ]
"20357
[v _RC1IF `Vb ~T0 @X0 0 e@31989 ]
"20359
[v _RC1IP `Vb ~T0 @X0 0 e@31997 ]
"20361
[v _RC2 `Vb ~T0 @X0 0 e@31762 ]
"20363
[v _RC2IE `Vb ~T0 @X0 0 e@32029 ]
"20365
[v _RC2IF `Vb ~T0 @X0 0 e@32037 ]
"20367
[v _RC2IP `Vb ~T0 @X0 0 e@32045 ]
"20369
[v _RC3 `Vb ~T0 @X0 0 e@31763 ]
"20371
[v _RC4 `Vb ~T0 @X0 0 e@31764 ]
"20373
[v _RC5 `Vb ~T0 @X0 0 e@31765 ]
"20375
[v _RC6 `Vb ~T0 @X0 0 e@31766 ]
"20377
[v _RC7 `Vb ~T0 @X0 0 e@31767 ]
"20379
[v _RC8_9 `Vb ~T0 @X0 0 e@32102 ]
"20381
[v _RC8_92 `Vb ~T0 @X0 0 e@31974 ]
"20383
[v _RC9 `Vb ~T0 @X0 0 e@32102 ]
"20385
[v _RC92 `Vb ~T0 @X0 0 e@31974 ]
"20387
[v _RCD8 `Vb ~T0 @X0 0 e@32096 ]
"20389
[v _RCD82 `Vb ~T0 @X0 0 e@31968 ]
"20391
[v _RCEN1 `Vb ~T0 @X0 0 e@32299 ]
"20393
[v _RCEN2 `Vb ~T0 @X0 0 e@31627 ]
"20395
[v _RCIDL1 `Vb ~T0 @X0 0 e@31734 ]
"20397
[v _RCIDL2 `Vb ~T0 @X0 0 e@31718 ]
"20399
[v _RCIE `Vb ~T0 @X0 0 e@31981 ]
"20401
[v _RCIF `Vb ~T0 @X0 0 e@31989 ]
"20403
[v _RCIP `Vb ~T0 @X0 0 e@31997 ]
"20405
[v _RCMT `Vb ~T0 @X0 0 e@31734 ]
"20407
[v _RCMT1 `Vb ~T0 @X0 0 e@31734 ]
"20409
[v _RCMT2 `Vb ~T0 @X0 0 e@31718 ]
"20411
[v _RCV `Vb ~T0 @X0 0 e@31749 ]
"20413
[v _RD163 `Vb ~T0 @X0 0 e@31695 ]
"20415
[v _RD165 `Vb ~T0 @X0 0 e@30993 ]
"20417
[v _READ_WRITE `Vb ~T0 @X0 0 e@32314 ]
"20419
[v _READ_WRITE2 `Vb ~T0 @X0 0 e@31642 ]
"20421
[v _REFO `Vb ~T0 @X0 0 e@31754 ]
"20423
[v _REGSLP `Vb ~T0 @X0 0 e@32263 ]
"20425
[v _RELEASE `Vb ~T0 @X0 0 e@31328 ]
"20427
[v _RESUME `Vb ~T0 @X0 0 e@31530 ]
"20429
[v _RI `Vb ~T0 @X0 0 e@32388 ]
"20431
[v _RJPU `Vb ~T0 @X0 0 e@31751 ]
"20433
[v _RODIV0 `Vb ~T0 @X0 0 e@31208 ]
"20435
[v _RODIV1 `Vb ~T0 @X0 0 e@31209 ]
"20437
[v _RODIV2 `Vb ~T0 @X0 0 e@31210 ]
"20439
[v _RODIV3 `Vb ~T0 @X0 0 e@31211 ]
"20441
[v _ROON `Vb ~T0 @X0 0 e@31215 ]
"20443
[v _ROSEL `Vb ~T0 @X0 0 e@31212 ]
"20445
[v _ROSSLP `Vb ~T0 @X0 0 e@31213 ]
"20447
[v _RP0 `Vb ~T0 @X0 0 e@31744 ]
"20449
[v _RP1 `Vb ~T0 @X0 0 e@31745 ]
"20451
[v _RP10 `Vb ~T0 @X0 0 e@31759 ]
"20453
[v _RP11 `Vb ~T0 @X0 0 e@31760 ]
"20455
[v _RP12 `Vb ~T0 @X0 0 e@31761 ]
"20457
[v _RP13 `Vb ~T0 @X0 0 e@31762 ]
"20459
[v _RP17 `Vb ~T0 @X0 0 e@31766 ]
"20461
[v _RP18 `Vb ~T0 @X0 0 e@31767 ]
"20463
[v _RP2 `Vb ~T0 @X0 0 e@31749 ]
"20465
[v _RP3 `Vb ~T0 @X0 0 e@31752 ]
"20467
[v _RP4 `Vb ~T0 @X0 0 e@31753 ]
"20469
[v _RP5 `Vb ~T0 @X0 0 e@31754 ]
"20471
[v _RP6 `Vb ~T0 @X0 0 e@31755 ]
"20473
[v _RP7 `Vb ~T0 @X0 0 e@31756 ]
"20475
[v _RP8 `Vb ~T0 @X0 0 e@31757 ]
"20477
[v _RP9 `Vb ~T0 @X0 0 e@31758 ]
"20479
[v _RSEN1 `Vb ~T0 @X0 0 e@32297 ]
"20481
[v _RSEN2 `Vb ~T0 @X0 0 e@31625 ]
"20483
[v _RTCC `Vb ~T0 @X0 0 e@31753 ]
"20485
[v _RTCCIE `Vb ~T0 @X0 0 e@32024 ]
"20487
[v _RTCCIF `Vb ~T0 @X0 0 e@32032 ]
"20489
[v _RTCCIP `Vb ~T0 @X0 0 e@32040 ]
"20491
[v _RTCCMD `Vb ~T0 @X0 0 e@30165 ]
"20493
[v _RTCEN `Vb ~T0 @X0 0 e@31231 ]
"20495
[v _RTCOE `Vb ~T0 @X0 0 e@31226 ]
"20497
[v _RTCPTR0 `Vb ~T0 @X0 0 e@31224 ]
"20499
[v _RTCPTR1 `Vb ~T0 @X0 0 e@31225 ]
"20501
[v _RTCSYNC `Vb ~T0 @X0 0 e@31228 ]
"20503
[v _RTCWDIS `Vb ~T0 @X0 0 e@31336 ]
"20505
[v _RTCWREN `Vb ~T0 @X0 0 e@31229 ]
"20507
[v _RTSECSEL0 `Vb ~T0 @X0 0 e@31201 ]
"20509
[v _RTSECSEL1 `Vb ~T0 @X0 0 e@31202 ]
"20511
[v _RW `Vb ~T0 @X0 0 e@32314 ]
"20513
[v _RW1 `Vb ~T0 @X0 0 e@32314 ]
"20515
[v _RW2 `Vb ~T0 @X0 0 e@31642 ]
"20517
[v _RX1 `Vb ~T0 @X0 0 e@31767 ]
"20519
[v _RX91 `Vb ~T0 @X0 0 e@32102 ]
"20521
[v _RX92 `Vb ~T0 @X0 0 e@31974 ]
"20523
[v _RX9D1 `Vb ~T0 @X0 0 e@32096 ]
"20525
[v _RX9D2 `Vb ~T0 @X0 0 e@31968 ]
"20527
[v _RXB0IE `Vb ~T0 @X0 0 e@32024 ]
"20529
[v _RXB1IE `Vb ~T0 @X0 0 e@32025 ]
"20531
[v _RXBNIE `Vb ~T0 @X0 0 e@32025 ]
"20533
[v _RXBNIF `Vb ~T0 @X0 0 e@32033 ]
"20535
[v _RXBNIP `Vb ~T0 @X0 0 e@32041 ]
"20537
[v _RXCKP `Vb ~T0 @X0 0 e@31733 ]
"20539
[v _RXDTP1 `Vb ~T0 @X0 0 e@31733 ]
"20541
[v _RXDTP2 `Vb ~T0 @X0 0 e@31717 ]
"20543
[v _RXINC `Vb ~T0 @X0 0 e@31812 ]
"20545
[v _R_W `Vb ~T0 @X0 0 e@32314 ]
"20547
[v _R_W2 `Vb ~T0 @X0 0 e@31642 ]
"20549
[v _R_nW2 `Vb ~T0 @X0 0 e@31642 ]
"20551
[v _S2 `Vb ~T0 @X0 0 e@31643 ]
"20553
[v _SCK1 `Vb ~T0 @X0 0 e@31756 ]
"20555
[v _SCKP `Vb ~T0 @X0 0 e@31732 ]
"20557
[v _SCKP1 `Vb ~T0 @X0 0 e@31732 ]
"20559
[v _SCKP2 `Vb ~T0 @X0 0 e@31716 ]
"20561
[v _SCL1 `Vb ~T0 @X0 0 e@31756 ]
"20563
[v _SCS0 `Vb ~T0 @X0 0 e@32408 ]
"20565
[v _SCS1 `Vb ~T0 @X0 0 e@32409 ]
"20567
[v _SDA1 `Vb ~T0 @X0 0 e@31757 ]
"20569
[v _SDI1 `Vb ~T0 @X0 0 e@31757 ]
"20571
[v _SDO1 `Vb ~T0 @X0 0 e@31767 ]
"20573
[v _SE0 `Vb ~T0 @X0 0 e@31533 ]
"20575
[v _SEN1 `Vb ~T0 @X0 0 e@32296 ]
"20577
[v _SEN2 `Vb ~T0 @X0 0 e@31624 ]
"20579
[v _SENDB1 `Vb ~T0 @X0 0 e@32107 ]
"20581
[v _SENDB2 `Vb ~T0 @X0 0 e@32067 ]
"20583
[v _SMP1 `Vb ~T0 @X0 0 e@32319 ]
"20585
[v _SMP2 `Vb ~T0 @X0 0 e@31647 ]
"20587
[v _SOFIE `Vb ~T0 @X0 0 e@31158 ]
"20589
[v _SOFIF `Vb ~T0 @X0 0 e@31510 ]
"20591
[v _SOSCDRV `Vb ~T0 @X0 0 e@31804 ]
"20593
[v _SOSCEN `Vb ~T0 @X0 0 e@32363 ]
"20595
[v _SOSCEN3 `Vb ~T0 @X0 0 e@31691 ]
"20597
[v _SOSCEN5 `Vb ~T0 @X0 0 e@30995 ]
"20599
[v _SOSCGO `Vb ~T0 @X0 0 e@31803 ]
"20601
[v _SOSCRUN `Vb ~T0 @X0 0 e@31806 ]
"20603
[v _SP0 `Vb ~T0 @X0 0 e@32736 ]
"20605
[v _SP1 `Vb ~T0 @X0 0 e@32737 ]
"20607
[v _SP2 `Vb ~T0 @X0 0 e@32738 ]
"20609
[v _SP3 `Vb ~T0 @X0 0 e@32739 ]
"20611
[v _SP4 `Vb ~T0 @X0 0 e@32740 ]
"20613
[v _SPEN1 `Vb ~T0 @X0 0 e@32103 ]
"20615
[v _SPEN2 `Vb ~T0 @X0 0 e@31975 ]
"20617
[v _SPI1MD `Vb ~T0 @X0 0 e@30153 ]
"20619
[v _SPI1OD `Vb ~T0 @X0 0 e@31232 ]
"20621
[v _SPI2MD `Vb ~T0 @X0 0 e@30154 ]
"20623
[v _SPI2OD `Vb ~T0 @X0 0 e@31233 ]
"20625
[v _SRC0 `Vb ~T0 @X0 0 e@30144 ]
"20627
[v _SRC1 `Vb ~T0 @X0 0 e@30145 ]
"20629
[v _SREN1 `Vb ~T0 @X0 0 e@32101 ]
"20631
[v _SREN2 `Vb ~T0 @X0 0 e@31973 ]
"20633
[v _SRENA `Vb ~T0 @X0 0 e@32101 ]
"20635
[v _SSCON0 `Vb ~T0 @X0 0 e@31814 ]
"20637
[v _SSCON1 `Vb ~T0 @X0 0 e@31815 ]
"20639
[v _SSP1IE `Vb ~T0 @X0 0 e@31979 ]
"20641
[v _SSP1IF `Vb ~T0 @X0 0 e@31987 ]
"20643
[v _SSP1IP `Vb ~T0 @X0 0 e@31995 ]
"20645
[v _SSP2IE `Vb ~T0 @X0 0 e@32031 ]
"20647
[v _SSP2IF `Vb ~T0 @X0 0 e@32039 ]
"20649
[v _SSP2IP `Vb ~T0 @X0 0 e@32047 ]
"20651
[v _SSPEN1 `Vb ~T0 @X0 0 e@32309 ]
"20653
[v _SSPEN2 `Vb ~T0 @X0 0 e@31637 ]
"20655
[v _SSPIE `Vb ~T0 @X0 0 e@31979 ]
"20657
[v _SSPIF `Vb ~T0 @X0 0 e@31987 ]
"20659
[v _SSPIP `Vb ~T0 @X0 0 e@31995 ]
"20661
[v _SSPM01 `Vb ~T0 @X0 0 e@32304 ]
"20663
[v _SSPM02 `Vb ~T0 @X0 0 e@31632 ]
"20665
[v _SSPM11 `Vb ~T0 @X0 0 e@32305 ]
"20667
[v _SSPM12 `Vb ~T0 @X0 0 e@31633 ]
"20669
[v _SSPM21 `Vb ~T0 @X0 0 e@32306 ]
"20671
[v _SSPM22 `Vb ~T0 @X0 0 e@31634 ]
"20673
[v _SSPM31 `Vb ~T0 @X0 0 e@32307 ]
"20675
[v _SSPM32 `Vb ~T0 @X0 0 e@31635 ]
"20677
[v _SSPOV1 `Vb ~T0 @X0 0 e@32310 ]
"20679
[v _SSPOV2 `Vb ~T0 @X0 0 e@31638 ]
"20681
[v _STALLIE `Vb ~T0 @X0 0 e@31157 ]
"20683
[v _STALLIF `Vb ~T0 @X0 0 e@31509 ]
"20685
[v _START `Vb ~T0 @X0 0 e@32315 ]
"20687
[v _START1 `Vb ~T0 @X0 0 e@32315 ]
"20689
[v _START2 `Vb ~T0 @X0 0 e@31643 ]
"20691
[v _STKFUL `Vb ~T0 @X0 0 e@32743 ]
"20693
[v _STKOVF `Vb ~T0 @X0 0 e@32743 ]
"20695
[v _STKUNF `Vb ~T0 @X0 0 e@32742 ]
"20697
[v _STOP `Vb ~T0 @X0 0 e@32316 ]
"20699
[v _STOP1 `Vb ~T0 @X0 0 e@32316 ]
"20701
[v _STOP2 `Vb ~T0 @X0 0 e@31644 ]
"20703
[v _STRA2 `Vb ~T0 @X0 0 e@32200 ]
"20705
[v _STRA3 `Vb ~T0 @X0 0 e@30928 ]
"20707
[v _STRB2 `Vb ~T0 @X0 0 e@32201 ]
"20709
[v _STRB3 `Vb ~T0 @X0 0 e@30929 ]
"20711
[v _STRC2 `Vb ~T0 @X0 0 e@32202 ]
"20713
[v _STRC3 `Vb ~T0 @X0 0 e@30930 ]
"20715
[v _STRD2 `Vb ~T0 @X0 0 e@32203 ]
"20717
[v _STRD3 `Vb ~T0 @X0 0 e@30931 ]
"20719
[v _STRSYNC2 `Vb ~T0 @X0 0 e@32204 ]
"20721
[v _STRSYNC3 `Vb ~T0 @X0 0 e@30932 ]
"20723
[v _SUSPND `Vb ~T0 @X0 0 e@31529 ]
"20725
[v _SWDTE `Vb ~T0 @X0 0 e@32256 ]
"20727
[v _SWDTEN `Vb ~T0 @X0 0 e@32256 ]
"20729
[v _SYNC1 `Vb ~T0 @X0 0 e@32108 ]
"20731
[v _SYNC2 `Vb ~T0 @X0 0 e@32068 ]
"20733
[v _T08BIT `Vb ~T0 @X0 0 e@32430 ]
"20735
[v _T0CS `Vb ~T0 @X0 0 e@32429 ]
"20737
[v _T0IE `Vb ~T0 @X0 0 e@32661 ]
"20739
[v _T0IF `Vb ~T0 @X0 0 e@32658 ]
"20741
[v _T0IP `Vb ~T0 @X0 0 e@32650 ]
"20743
[v _T0PS0 `Vb ~T0 @X0 0 e@32424 ]
"20745
[v _T0PS1 `Vb ~T0 @X0 0 e@32425 ]
"20747
[v _T0PS2 `Vb ~T0 @X0 0 e@32426 ]
"20749
[v _T0SE `Vb ~T0 @X0 0 e@32428 ]
"20751
[v _T1CKI `Vb ~T0 @X0 0 e@31760 ]
"20753
[v _T1CKPS0 `Vb ~T0 @X0 0 e@32364 ]
"20755
[v _T1CKPS1 `Vb ~T0 @X0 0 e@32365 ]
"20757
[v _T1DONE `Vb ~T0 @X0 0 e@31955 ]
"20759
[v _T1GGO `Vb ~T0 @X0 0 e@31955 ]
"20761
[v _T1GGO_NOT_T1DONE `Vb ~T0 @X0 0 e@31955 ]
"20763
[v _T1GGO_nT1DONE `Vb ~T0 @X0 0 e@31955 ]
"20765
[v _T1GPOL `Vb ~T0 @X0 0 e@31958 ]
"20767
[v _T1GSPM `Vb ~T0 @X0 0 e@31956 ]
"20769
[v _T1GSS0 `Vb ~T0 @X0 0 e@31952 ]
"20771
[v _T1GSS1 `Vb ~T0 @X0 0 e@31953 ]
"20773
[v _T1GTM `Vb ~T0 @X0 0 e@31957 ]
"20775
[v _T1GVAL `Vb ~T0 @X0 0 e@31954 ]
"20777
[v _T1OSCEN `Vb ~T0 @X0 0 e@32363 ]
"20779
[v _T1OSI `Vb ~T0 @X0 0 e@31761 ]
"20781
[v _T1OSO `Vb ~T0 @X0 0 e@31760 ]
"20783
[v _T1RD16 `Vb ~T0 @X0 0 e@32367 ]
"20785
[v _T2CKPS0 `Vb ~T0 @X0 0 e@32336 ]
"20787
[v _T2CKPS1 `Vb ~T0 @X0 0 e@32337 ]
"20789
[v _T2OUTPS0 `Vb ~T0 @X0 0 e@32339 ]
"20791
[v _T2OUTPS1 `Vb ~T0 @X0 0 e@32340 ]
"20793
[v _T2OUTPS2 `Vb ~T0 @X0 0 e@32341 ]
"20795
[v _T2OUTPS3 `Vb ~T0 @X0 0 e@32342 ]
"20797
[v _T3CKPS0 `Vb ~T0 @X0 0 e@31692 ]
"20799
[v _T3CKPS1 `Vb ~T0 @X0 0 e@31693 ]
"20801
[v _T3GGO `Vb ~T0 @X0 0 e@31931 ]
"20803
[v _T3GGO_T3DONE `Vb ~T0 @X0 0 e@31931 ]
"20805
[v _T3GPOL `Vb ~T0 @X0 0 e@31934 ]
"20807
[v _T3GSPM `Vb ~T0 @X0 0 e@31932 ]
"20809
[v _T3GSS0 `Vb ~T0 @X0 0 e@31928 ]
"20811
[v _T3GSS1 `Vb ~T0 @X0 0 e@31929 ]
"20813
[v _T3GTM `Vb ~T0 @X0 0 e@31933 ]
"20815
[v _T3GVAL `Vb ~T0 @X0 0 e@31930 ]
"20817
[v _T3OSCEN `Vb ~T0 @X0 0 e@31691 ]
"20819
[v _T3RD16 `Vb ~T0 @X0 0 e@31695 ]
"20821
[v _T4CKPS0 `Vb ~T0 @X0 0 e@31664 ]
"20823
[v _T4CKPS1 `Vb ~T0 @X0 0 e@31665 ]
"20825
[v _T4OUTPS0 `Vb ~T0 @X0 0 e@31667 ]
"20827
[v _T4OUTPS1 `Vb ~T0 @X0 0 e@31668 ]
"20829
[v _T4OUTPS2 `Vb ~T0 @X0 0 e@31669 ]
"20831
[v _T4OUTPS3 `Vb ~T0 @X0 0 e@31670 ]
"20833
[v _T5CKPS0 `Vb ~T0 @X0 0 e@30996 ]
"20835
[v _T5CKPS1 `Vb ~T0 @X0 0 e@30997 ]
"20837
[v _T5DONE `Vb ~T0 @X0 0 e@30987 ]
"20839
[v _T5GGO `Vb ~T0 @X0 0 e@30987 ]
"20841
[v _T5GGO_NOT_T5DONE `Vb ~T0 @X0 0 e@30987 ]
"20843
[v _T5GGO_nT5DONE `Vb ~T0 @X0 0 e@30987 ]
"20845
[v _T5GPOL `Vb ~T0 @X0 0 e@30990 ]
"20847
[v _T5GSPM `Vb ~T0 @X0 0 e@30988 ]
"20849
[v _T5GSS0 `Vb ~T0 @X0 0 e@30984 ]
"20851
[v _T5GSS1 `Vb ~T0 @X0 0 e@30985 ]
"20853
[v _T5GTM `Vb ~T0 @X0 0 e@30989 ]
"20855
[v _T5GVAL `Vb ~T0 @X0 0 e@30986 ]
"20857
[v _T5OSCEN `Vb ~T0 @X0 0 e@30995 ]
"20859
[v _T6CKPS0 `Vb ~T0 @X0 0 e@30960 ]
"20861
[v _T6CKPS1 `Vb ~T0 @X0 0 e@30961 ]
"20863
[v _T6OUTPS0 `Vb ~T0 @X0 0 e@30963 ]
"20865
[v _T6OUTPS1 `Vb ~T0 @X0 0 e@30964 ]
"20867
[v _T6OUTPS2 `Vb ~T0 @X0 0 e@30965 ]
"20869
[v _T6OUTPS3 `Vb ~T0 @X0 0 e@30966 ]
"20871
[v _T8CKPS0 `Vb ~T0 @X0 0 e@30936 ]
"20873
[v _T8CKPS1 `Vb ~T0 @X0 0 e@30937 ]
"20875
[v _T8OUTPS0 `Vb ~T0 @X0 0 e@30939 ]
"20877
[v _T8OUTPS1 `Vb ~T0 @X0 0 e@30940 ]
"20879
[v _T8OUTPS2 `Vb ~T0 @X0 0 e@30941 ]
"20881
[v _T8OUTPS3 `Vb ~T0 @X0 0 e@30942 ]
"20883
[v _TGEN `Vb ~T0 @X0 0 e@32156 ]
"20885
[v _TMR0IE `Vb ~T0 @X0 0 e@32661 ]
"20887
[v _TMR0IF `Vb ~T0 @X0 0 e@32658 ]
"20889
[v _TMR0IP `Vb ~T0 @X0 0 e@32650 ]
"20891
[v _TMR0ON `Vb ~T0 @X0 0 e@32431 ]
"20893
[v _TMR1CS0 `Vb ~T0 @X0 0 e@32366 ]
"20895
[v _TMR1CS1 `Vb ~T0 @X0 0 e@32367 ]
"20897
[v _TMR1GE `Vb ~T0 @X0 0 e@31959 ]
"20899
[v _TMR1GIE `Vb ~T0 @X0 0 e@31880 ]
"20901
[v _TMR1GIF `Vb ~T0 @X0 0 e@31936 ]
"20903
[v _TMR1GIP `Vb ~T0 @X0 0 e@31944 ]
"20905
[v _TMR1IE `Vb ~T0 @X0 0 e@31976 ]
"20907
[v _TMR1IF `Vb ~T0 @X0 0 e@31984 ]
"20909
[v _TMR1IP `Vb ~T0 @X0 0 e@31992 ]
"20911
[v _TMR1MD `Vb ~T0 @X0 0 e@30161 ]
"20913
[v _TMR1ON `Vb ~T0 @X0 0 e@32360 ]
"20915
[v _TMR2IE `Vb ~T0 @X0 0 e@31977 ]
"20917
[v _TMR2IF `Vb ~T0 @X0 0 e@31985 ]
"20919
[v _TMR2IP `Vb ~T0 @X0 0 e@31993 ]
"20921
[v _TMR2MD `Vb ~T0 @X0 0 e@30162 ]
"20923
[v _TMR2ON `Vb ~T0 @X0 0 e@32338 ]
"20925
[v _TMR3CS0 `Vb ~T0 @X0 0 e@31694 ]
"20927
[v _TMR3CS1 `Vb ~T0 @X0 0 e@31695 ]
"20929
[v _TMR3GE `Vb ~T0 @X0 0 e@31935 ]
"20931
[v _TMR3GIE `Vb ~T0 @X0 0 e@32025 ]
"20933
[v _TMR3GIF `Vb ~T0 @X0 0 e@32033 ]
"20935
[v _TMR3GIP `Vb ~T0 @X0 0 e@32041 ]
"20937
[v _TMR3IE `Vb ~T0 @X0 0 e@32001 ]
"20939
[v _TMR3IF `Vb ~T0 @X0 0 e@32009 ]
"20941
[v _TMR3IP `Vb ~T0 @X0 0 e@32017 ]
"20943
[v _TMR3MD `Vb ~T0 @X0 0 e@30163 ]
"20945
[v _TMR3ON `Vb ~T0 @X0 0 e@31688 ]
"20947
[v _TMR4IE `Vb ~T0 @X0 0 e@32027 ]
"20949
[v _TMR4IF `Vb ~T0 @X0 0 e@32035 ]
"20951
[v _TMR4IP `Vb ~T0 @X0 0 e@32043 ]
"20953
[v _TMR4MD `Vb ~T0 @X0 0 e@30164 ]
"20955
[v _TMR4ON `Vb ~T0 @X0 0 e@31666 ]
"20957
[v _TMR5CS0 `Vb ~T0 @X0 0 e@30998 ]
"20959
[v _TMR5CS1 `Vb ~T0 @X0 0 e@30999 ]
"20961
[v _TMR5GE `Vb ~T0 @X0 0 e@30991 ]
"20963
[v _TMR5GIE `Vb ~T0 @X0 0 e@31881 ]
"20965
[v _TMR5GIF `Vb ~T0 @X0 0 e@31937 ]
"20967
[v _TMR5GIP `Vb ~T0 @X0 0 e@31945 ]
"20969
[v _TMR5IE `Vb ~T0 @X0 0 e@31882 ]
"20971
[v _TMR5IF `Vb ~T0 @X0 0 e@31938 ]
"20973
[v _TMR5IP `Vb ~T0 @X0 0 e@31946 ]
"20975
[v _TMR5MD `Vb ~T0 @X0 0 e@30171 ]
"20977
[v _TMR5ON `Vb ~T0 @X0 0 e@30992 ]
"20979
[v _TMR6IE `Vb ~T0 @X0 0 e@31883 ]
"20981
[v _TMR6IF `Vb ~T0 @X0 0 e@31939 ]
"20983
[v _TMR6IP `Vb ~T0 @X0 0 e@31947 ]
"20985
[v _TMR6MD `Vb ~T0 @X0 0 e@30172 ]
"20987
[v _TMR6ON `Vb ~T0 @X0 0 e@30962 ]
"20989
[v _TMR8IE `Vb ~T0 @X0 0 e@31884 ]
"20991
[v _TMR8IF `Vb ~T0 @X0 0 e@31940 ]
"20993
[v _TMR8IP `Vb ~T0 @X0 0 e@31948 ]
"20995
[v _TMR8MD `Vb ~T0 @X0 0 e@30174 ]
"20997
[v _TMR8ON `Vb ~T0 @X0 0 e@30938 ]
"20999
[v _TO `Vb ~T0 @X0 0 e@32387 ]
"21001
[v _TRIGSEL0 `Vb ~T0 @X0 0 e@30144 ]
"21003
[v _TRIGSEL1 `Vb ~T0 @X0 0 e@30145 ]
"21005
[v _TRISA0 `Vb ~T0 @X0 0 e@31888 ]
"21007
[v _TRISA1 `Vb ~T0 @X0 0 e@31889 ]
"21009
[v _TRISA2 `Vb ~T0 @X0 0 e@31890 ]
"21011
[v _TRISA3 `Vb ~T0 @X0 0 e@31891 ]
"21013
[v _TRISA5 `Vb ~T0 @X0 0 e@31893 ]
"21015
[v _TRISA6 `Vb ~T0 @X0 0 e@31894 ]
"21017
[v _TRISA7 `Vb ~T0 @X0 0 e@31895 ]
"21019
[v _TRISB0 `Vb ~T0 @X0 0 e@31896 ]
"21021
[v _TRISB1 `Vb ~T0 @X0 0 e@31897 ]
"21023
[v _TRISB2 `Vb ~T0 @X0 0 e@31898 ]
"21025
[v _TRISB3 `Vb ~T0 @X0 0 e@31899 ]
"21027
[v _TRISB4 `Vb ~T0 @X0 0 e@31900 ]
"21029
[v _TRISB5 `Vb ~T0 @X0 0 e@31901 ]
"21031
[v _TRISB6 `Vb ~T0 @X0 0 e@31902 ]
"21033
[v _TRISB7 `Vb ~T0 @X0 0 e@31903 ]
"21035
[v _TRISC0 `Vb ~T0 @X0 0 e@31904 ]
"21037
[v _TRISC1 `Vb ~T0 @X0 0 e@31905 ]
"21039
[v _TRISC2 `Vb ~T0 @X0 0 e@31906 ]
"21041
[v _TRISC3 `Vb ~T0 @X0 0 e@31907 ]
"21043
[v _TRISC6 `Vb ~T0 @X0 0 e@31910 ]
"21045
[v _TRISC7 `Vb ~T0 @X0 0 e@31911 ]
"21047
[v _TRMT1 `Vb ~T0 @X0 0 e@32105 ]
"21049
[v _TRMT2 `Vb ~T0 @X0 0 e@32065 ]
"21051
[v _TRNIE `Vb ~T0 @X0 0 e@31155 ]
"21053
[v _TRNIF `Vb ~T0 @X0 0 e@31507 ]
"21055
[v _TUN0 `Vb ~T0 @X0 0 e@31960 ]
"21057
[v _TUN1 `Vb ~T0 @X0 0 e@31961 ]
"21059
[v _TUN2 `Vb ~T0 @X0 0 e@31962 ]
"21061
[v _TUN3 `Vb ~T0 @X0 0 e@31963 ]
"21063
[v _TUN4 `Vb ~T0 @X0 0 e@31964 ]
"21065
[v _TUN5 `Vb ~T0 @X0 0 e@31965 ]
"21067
[v _TX1 `Vb ~T0 @X0 0 e@31766 ]
"21069
[v _TX1IE `Vb ~T0 @X0 0 e@31980 ]
"21071
[v _TX1IF `Vb ~T0 @X0 0 e@31988 ]
"21073
[v _TX1IP `Vb ~T0 @X0 0 e@31996 ]
"21075
[v _TX2IE `Vb ~T0 @X0 0 e@32028 ]
"21077
[v _TX2IF `Vb ~T0 @X0 0 e@32036 ]
"21079
[v _TX2IP `Vb ~T0 @X0 0 e@32044 ]
"21081
[v _TX8_9 `Vb ~T0 @X0 0 e@32110 ]
"21083
[v _TX8_92 `Vb ~T0 @X0 0 e@32070 ]
"21085
[v _TX91 `Vb ~T0 @X0 0 e@32110 ]
"21087
[v _TX92 `Vb ~T0 @X0 0 e@32070 ]
"21089
[v _TX9D1 `Vb ~T0 @X0 0 e@32104 ]
"21091
[v _TX9D2 `Vb ~T0 @X0 0 e@32064 ]
"21093
[v _TXB0IE `Vb ~T0 @X0 0 e@32026 ]
"21095
[v _TXB1IE `Vb ~T0 @X0 0 e@32027 ]
"21097
[v _TXB2IE `Vb ~T0 @X0 0 e@32028 ]
"21099
[v _TXBNIE `Vb ~T0 @X0 0 e@32028 ]
"21101
[v _TXBNIF `Vb ~T0 @X0 0 e@32036 ]
"21103
[v _TXBNIP `Vb ~T0 @X0 0 e@32044 ]
"21105
[v _TXCKP1 `Vb ~T0 @X0 0 e@31732 ]
"21107
[v _TXCKP2 `Vb ~T0 @X0 0 e@31716 ]
"21109
[v _TXD8 `Vb ~T0 @X0 0 e@32104 ]
"21111
[v _TXD82 `Vb ~T0 @X0 0 e@32064 ]
"21113
[v _TXEN1 `Vb ~T0 @X0 0 e@32109 ]
"21115
[v _TXEN2 `Vb ~T0 @X0 0 e@32069 ]
"21117
[v _TXIE `Vb ~T0 @X0 0 e@31980 ]
"21119
[v _TXIF `Vb ~T0 @X0 0 e@31988 ]
"21121
[v _TXINC `Vb ~T0 @X0 0 e@31813 ]
"21123
[v _TXIP `Vb ~T0 @X0 0 e@31996 ]
"21125
[v _U1OD `Vb ~T0 @X0 0 e@31240 ]
"21127
[v _U2OD `Vb ~T0 @X0 0 e@31241 ]
"21129
[v _UA1 `Vb ~T0 @X0 0 e@32313 ]
"21131
[v _UA2 `Vb ~T0 @X0 0 e@31641 ]
"21133
[v _UART1MD `Vb ~T0 @X0 0 e@30155 ]
"21135
[v _UART2MD `Vb ~T0 @X0 0 e@30156 ]
"21137
[v _UERRIE `Vb ~T0 @X0 0 e@31153 ]
"21139
[v _UERRIF `Vb ~T0 @X0 0 e@31505 ]
"21141
[v _ULPEN `Vb ~T0 @X0 0 e@32258 ]
"21143
[v _ULPLVL `Vb ~T0 @X0 0 e@32261 ]
"21145
[v _ULPSINK `Vb ~T0 @X0 0 e@32257 ]
"21147
[v _ULPWDIS `Vb ~T0 @X0 0 e@31330 ]
"21149
[v _ULPWU `Vb ~T0 @X0 0 e@31744 ]
"21151
[v _ULPWUIN `Vb ~T0 @X0 0 e@31744 ]
"21153
[v _UOEMON `Vb ~T0 @X0 0 e@31182 ]
"21155
[v _UPP0 `Vb ~T0 @X0 0 e@31176 ]
"21157
[v _UPP1 `Vb ~T0 @X0 0 e@31177 ]
"21159
[v _UPUEN `Vb ~T0 @X0 0 e@31180 ]
"21161
[v _URSTIE `Vb ~T0 @X0 0 e@31152 ]
"21163
[v _URSTIF `Vb ~T0 @X0 0 e@31504 ]
"21165
[v _USBEN `Vb ~T0 @X0 0 e@31531 ]
"21167
[v _USBIE `Vb ~T0 @X0 0 e@32004 ]
"21169
[v _USBIF `Vb ~T0 @X0 0 e@32012 ]
"21171
[v _USBIP `Vb ~T0 @X0 0 e@32020 ]
"21173
[v _UTEYE `Vb ~T0 @X0 0 e@31183 ]
"21175
[v _UTRDIS `Vb ~T0 @X0 0 e@31179 ]
"21177
[v _VBG `Vb ~T0 @X0 0 e@31745 ]
"21179
[v _VBGEN `Vb ~T0 @X0 0 e@31311 ]
"21181
[v _VBGOE `Vb ~T0 @X0 0 e@32260 ]
"21183
[v _VCFG0 `Vb ~T0 @X0 0 e@32278 ]
"21185
[v _VCFG01 `Vb ~T0 @X0 0 e@32268 ]
"21187
[v _VCFG1 `Vb ~T0 @X0 0 e@32279 ]
"21189
[v _VCFG11 `Vb ~T0 @X0 0 e@32269 ]
"21191
[v _VDIRMAG `Vb ~T0 @X0 0 e@31791 ]
"21193
[v _VM `Vb ~T0 @X0 0 e@31764 ]
"21195
[v _VMO `Vb ~T0 @X0 0 e@31754 ]
"21197
[v _VP `Vb ~T0 @X0 0 e@31765 ]
"21199
[v _VPO `Vb ~T0 @X0 0 e@31755 ]
"21201
[v _VREF_MINUS `Vb ~T0 @X0 0 e@31746 ]
"21203
[v _VREF_PLUS `Vb ~T0 @X0 0 e@31747 ]
"21205
[v _W4E `Vb ~T0 @X0 0 e@31729 ]
"21207
[v _WAITB0 `Vb ~T0 @X0 0 e@31198 ]
"21209
[v _WAITB1 `Vb ~T0 @X0 0 e@31199 ]
"21211
[v _WAITE0 `Vb ~T0 @X0 0 e@31192 ]
"21213
[v _WAITE1 `Vb ~T0 @X0 0 e@31193 ]
"21215
[v _WAITM0 `Vb ~T0 @X0 0 e@31194 ]
"21217
[v _WAITM1 `Vb ~T0 @X0 0 e@31195 ]
"21219
[v _WAITM2 `Vb ~T0 @X0 0 e@31196 ]
"21221
[v _WAITM3 `Vb ~T0 @X0 0 e@31197 ]
"21223
[v _WCOL1 `Vb ~T0 @X0 0 e@32311 ]
"21225
[v _WCOL2 `Vb ~T0 @X0 0 e@31639 ]
"21227
[v _WPROG `Vb ~T0 @X0 0 e@32053 ]
"21229
[v _WR `Vb ~T0 @X0 0 e@32049 ]
"21231
[v _WREN `Vb ~T0 @X0 0 e@32050 ]
"21233
[v _WRERR `Vb ~T0 @X0 0 e@32051 ]
"21235
[v _WUE1 `Vb ~T0 @X0 0 e@31729 ]
"21237
[v _WUE2 `Vb ~T0 @X0 0 e@31713 ]
"21239
[v _ZERO `Vb ~T0 @X0 0 e@32450 ]
"21241
[v _nA `Vb ~T0 @X0 0 e@32317 ]
"21243
[v _nA2 `Vb ~T0 @X0 0 e@31645 ]
"21245
[v _nADDRESS `Vb ~T0 @X0 0 e@32317 ]
"21247
[v _nADDRESS2 `Vb ~T0 @X0 0 e@31645 ]
"21249
[v _nBOR `Vb ~T0 @X0 0 e@32384 ]
"21251
[v _nCM `Vb ~T0 @X0 0 e@32389 ]
"21253
[v _nDONE `Vb ~T0 @X0 0 e@32273 ]
"21255
[v _nPD `Vb ~T0 @X0 0 e@32386 ]
"21257
[v _nPOR `Vb ~T0 @X0 0 e@32385 ]
"21259
[v _nRBPU `Vb ~T0 @X0 0 e@32655 ]
"21261
[v _nRC8 `Vb ~T0 @X0 0 e@32102 ]
"21263
[v _nRI `Vb ~T0 @X0 0 e@32388 ]
"21265
[v _nSS1 `Vb ~T0 @X0 0 e@31749 ]
"21267
[v _nT1DONE `Vb ~T0 @X0 0 e@31955 ]
"21269
[v _nT1SYNC `Vb ~T0 @X0 0 e@32362 ]
"21271
[v _nT3DONE `Vb ~T0 @X0 0 e@31931 ]
"21273
[v _nT3SYNC `Vb ~T0 @X0 0 e@31690 ]
"21275
[v _nT5DONE `Vb ~T0 @X0 0 e@30987 ]
"21277
[v _nT5SYNC `Vb ~T0 @X0 0 e@30994 ]
"21279
[v _nTO `Vb ~T0 @X0 0 e@32387 ]
"21281
[v _nTX8 `Vb ~T0 @X0 0 e@32110 ]
"21283
[v _nUOE `Vb ~T0 @X0 0 e@31761 ]
"21285
[v _nW `Vb ~T0 @X0 0 e@32314 ]
"21287
[v _nW2 `Vb ~T0 @X0 0 e@31642 ]
"21289
[v _nWRITE `Vb ~T0 @X0 0 e@32314 ]
"21291
[v _nWRITE2 `Vb ~T0 @X0 0 e@31642 ]
[s S1211 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S1211 . Cap4OVF Cap5OVF Cap6OVF Cap7OVF Cap8OVF ECap1OVF ECap2OVF ECap3OVF ]
[u S1210 `S1211 1 :8 `uc 1 ]
[n S1210 capstatus . . ]
"121 C:\Program Files (x86)\Microchip\xc8\v1.10\include\plib\capture.h
[v _CapStatus `S1210 ~T0 @X0 0 e ]
"13 C:\Program Files (x86)\Microchip\xc8\v1.10\include\stddef.h
[v _errno `i ~T0 @X0 0 e ]
[s S1256 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :4 `uc 1 ]
[n S1256 . RX_NINE TX_NINE FRAME_ERROR OVERRUN_ERROR fill ]
[u S1255 `uc 1 `S1256 1 ]
[n S1255 USART1 val . ]
"212 C:\Program Files (x86)\Microchip\xc8\v1.10\include\plib\usart.h
[v _USART1_Status `S1255 ~T0 @X0 0 e ]
[s S1258 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :4 `uc 1 ]
[n S1258 . RX_NINE TX_NINE FRAME_ERROR OVERRUN_ERROR fill ]
[u S1257 `uc 1 `S1258 1 ]
[n S1257 USART2 val . ]
"317
[v _USART2_Status `S1257 ~T0 @X0 0 e ]
[; ;Outputs.h: 11: int set_output(struct puzzleStruct* puzzle);
[; ;Puzzle.h: 9: struct puzzleStruct {
[; ;Puzzle.h: 10: unsigned char outputDef[16];
[; ;Puzzle.h: 11: unsigned char inputDef[16];
[; ;Puzzle.h: 12: unsigned char curState;
[; ;Puzzle.h: 13: };
[; ;Puzzle.h: 15: void init_puzzle(struct puzzleStruct* puzzle);
[; ;Puzzle.h: 16: void update_puzzle(struct puzzleStruct* puzzle);
[; ;Puzzle.h: 17: int get_state(struct puzzleStruct* puzzle, unsigned char *output, unsigned char *input);
[; ;Puzzle.h: 18: int advance_state(struct puzzleStruct* puzzle);
[; ;Puzzle.h: 19: int reset_state(struct puzzleStruct* puzzle);
[; ;pic18f27j53.h: 44: extern volatile unsigned char ADCTRIG @ 0xEB8;
"46 C:\Program Files (x86)\Microchip\xc8\v1.10\include\pic18f27j53.h
[; ;pic18f27j53.h: 46: asm("ADCTRIG equ 0EB8h");
[; <" ADCTRIG equ 0EB8h ;# ">
[; ;pic18f27j53.h: 49: typedef union {
[; ;pic18f27j53.h: 50: struct {
[; ;pic18f27j53.h: 51: unsigned TRIGSEL :2;
[; ;pic18f27j53.h: 52: };
[; ;pic18f27j53.h: 53: struct {
[; ;pic18f27j53.h: 54: unsigned SRC0 :1;
[; ;pic18f27j53.h: 55: unsigned SRC1 :1;
[; ;pic18f27j53.h: 56: };
[; ;pic18f27j53.h: 57: struct {
[; ;pic18f27j53.h: 58: unsigned TRIGSEL0 :1;
[; ;pic18f27j53.h: 59: unsigned TRIGSEL1 :1;
[; ;pic18f27j53.h: 60: };
[; ;pic18f27j53.h: 61: struct {
[; ;pic18f27j53.h: 62: unsigned SRC :2;
[; ;pic18f27j53.h: 63: };
[; ;pic18f27j53.h: 64: } ADCTRIGbits_t;
[; ;pic18f27j53.h: 65: extern volatile ADCTRIGbits_t ADCTRIGbits @ 0xEB8;
[; ;pic18f27j53.h: 99: extern volatile unsigned char PMDIS0 @ 0xEB9;
"101
[; ;pic18f27j53.h: 101: asm("PMDIS0 equ 0EB9h");
[; <" PMDIS0 equ 0EB9h ;# ">
[; ;pic18f27j53.h: 104: extern volatile unsigned char PD0 @ 0xEB9;
"106
[; ;pic18f27j53.h: 106: asm("PD0 equ 0EB9h");
[; <" PD0 equ 0EB9h ;# ">
[; ;pic18f27j53.h: 109: typedef union {
[; ;pic18f27j53.h: 110: struct {
[; ;pic18f27j53.h: 111: unsigned ADCMD :1;
[; ;pic18f27j53.h: 112: unsigned SPI1MD :1;
[; ;pic18f27j53.h: 113: unsigned SPI2MD :1;
[; ;pic18f27j53.h: 114: unsigned UART1MD :1;
[; ;pic18f27j53.h: 115: unsigned UART2MD :1;
[; ;pic18f27j53.h: 116: unsigned ECCP1MD :1;
[; ;pic18f27j53.h: 117: unsigned ECCP2MD :1;
[; ;pic18f27j53.h: 118: unsigned ECCP3MD :1;
[; ;pic18f27j53.h: 119: };
[; ;pic18f27j53.h: 120: struct {
[; ;pic18f27j53.h: 121: unsigned :1;
[; ;pic18f27j53.h: 122: unsigned PMDMSSP1 :1;
[; ;pic18f27j53.h: 123: unsigned PMDMSSP2 :1;
[; ;pic18f27j53.h: 124: unsigned PMDUART1 :1;
[; ;pic18f27j53.h: 125: unsigned PMDUART2 :1;
[; ;pic18f27j53.h: 126: unsigned PMDECCP1 :1;
[; ;pic18f27j53.h: 127: unsigned PMDECCP2 :1;
[; ;pic18f27j53.h: 128: unsigned PMDECCP3 :1;
[; ;pic18f27j53.h: 129: };
[; ;pic18f27j53.h: 130: struct {
[; ;pic18f27j53.h: 131: unsigned PMDADC :1;
[; ;pic18f27j53.h: 132: unsigned PMDMSSP :2;
[; ;pic18f27j53.h: 133: unsigned PMDUART :2;
[; ;pic18f27j53.h: 134: unsigned PMDECCP :3;
[; ;pic18f27j53.h: 135: };
[; ;pic18f27j53.h: 136: struct {
[; ;pic18f27j53.h: 137: unsigned :1;
[; ;pic18f27j53.h: 138: unsigned SPIMD :2;
[; ;pic18f27j53.h: 139: unsigned UARTMD :2;
[; ;pic18f27j53.h: 140: unsigned ECCPMD :3;
[; ;pic18f27j53.h: 141: };
[; ;pic18f27j53.h: 142: } PMDIS0bits_t;
[; ;pic18f27j53.h: 143: extern volatile PMDIS0bits_t PMDIS0bits @ 0xEB9;
[; ;pic18f27j53.h: 256: typedef union {
[; ;pic18f27j53.h: 257: struct {
[; ;pic18f27j53.h: 258: unsigned ADCMD :1;
[; ;pic18f27j53.h: 259: unsigned SPI1MD :1;
[; ;pic18f27j53.h: 260: unsigned SPI2MD :1;
[; ;pic18f27j53.h: 261: unsigned UART1MD :1;
[; ;pic18f27j53.h: 262: unsigned UART2MD :1;
[; ;pic18f27j53.h: 263: unsigned ECCP1MD :1;
[; ;pic18f27j53.h: 264: unsigned ECCP2MD :1;
[; ;pic18f27j53.h: 265: unsigned ECCP3MD :1;
[; ;pic18f27j53.h: 266: };
[; ;pic18f27j53.h: 267: struct {
[; ;pic18f27j53.h: 268: unsigned :1;
[; ;pic18f27j53.h: 269: unsigned PMDMSSP1 :1;
[; ;pic18f27j53.h: 270: unsigned PMDMSSP2 :1;
[; ;pic18f27j53.h: 271: unsigned PMDUART1 :1;
[; ;pic18f27j53.h: 272: unsigned PMDUART2 :1;
[; ;pic18f27j53.h: 273: unsigned PMDECCP1 :1;
[; ;pic18f27j53.h: 274: unsigned PMDECCP2 :1;
[; ;pic18f27j53.h: 275: unsigned PMDECCP3 :1;
[; ;pic18f27j53.h: 276: };
[; ;pic18f27j53.h: 277: struct {
[; ;pic18f27j53.h: 278: unsigned PMDADC :1;
[; ;pic18f27j53.h: 279: unsigned PMDMSSP :2;
[; ;pic18f27j53.h: 280: unsigned PMDUART :2;
[; ;pic18f27j53.h: 281: unsigned PMDECCP :3;
[; ;pic18f27j53.h: 282: };
[; ;pic18f27j53.h: 283: struct {
[; ;pic18f27j53.h: 284: unsigned :1;
[; ;pic18f27j53.h: 285: unsigned SPIMD :2;
[; ;pic18f27j53.h: 286: unsigned UARTMD :2;
[; ;pic18f27j53.h: 287: unsigned ECCPMD :3;
[; ;pic18f27j53.h: 288: };
[; ;pic18f27j53.h: 289: } PD0bits_t;
[; ;pic18f27j53.h: 290: extern volatile PD0bits_t PD0bits @ 0xEB9;
[; ;pic18f27j53.h: 404: extern volatile unsigned char PMDIS1 @ 0xEBA;
"406
[; ;pic18f27j53.h: 406: asm("PMDIS1 equ 0EBAh");
[; <" PMDIS1 equ 0EBAh ;# ">
[; ;pic18f27j53.h: 409: extern volatile unsigned char PD1 @ 0xEBA;
"411
[; ;pic18f27j53.h: 411: asm("PD1 equ 0EBAh");
[; <" PD1 equ 0EBAh ;# ">
[; ;pic18f27j53.h: 414: typedef union {
[; ;pic18f27j53.h: 415: struct {
[; ;pic18f27j53.h: 416: unsigned :1;
[; ;pic18f27j53.h: 417: unsigned TMR1MD :1;
[; ;pic18f27j53.h: 418: unsigned TMR2MD :1;
[; ;pic18f27j53.h: 419: unsigned TMR3MD :1;
[; ;pic18f27j53.h: 420: unsigned TMR4MD :1;
[; ;pic18f27j53.h: 421: unsigned RTCCMD :1;
[; ;pic18f27j53.h: 422: unsigned CTMUMD :1;
[; ;pic18f27j53.h: 423: };
[; ;pic18f27j53.h: 424: struct {
[; ;pic18f27j53.h: 425: unsigned :1;
[; ;pic18f27j53.h: 426: unsigned PMDTMR1 :1;
[; ;pic18f27j53.h: 427: unsigned PMDTMR2 :1;
[; ;pic18f27j53.h: 428: unsigned PMDTMR3 :1;
[; ;pic18f27j53.h: 429: unsigned PMDTMR4 :1;
[; ;pic18f27j53.h: 430: };
[; ;pic18f27j53.h: 431: struct {
[; ;pic18f27j53.h: 432: unsigned :1;
[; ;pic18f27j53.h: 433: unsigned PMDTMR :4;
[; ;pic18f27j53.h: 434: unsigned PMDRTCC :1;
[; ;pic18f27j53.h: 435: unsigned PMDCTMU :1;
[; ;pic18f27j53.h: 436: };
[; ;pic18f27j53.h: 437: struct {
[; ;pic18f27j53.h: 438: unsigned :1;
[; ;pic18f27j53.h: 439: unsigned TMRMD :4;
[; ;pic18f27j53.h: 440: };
[; ;pic18f27j53.h: 441: } PMDIS1bits_t;
[; ;pic18f27j53.h: 442: extern volatile PMDIS1bits_t PMDIS1bits @ 0xEBA;
[; ;pic18f27j53.h: 515: typedef union {
[; ;pic18f27j53.h: 516: struct {
[; ;pic18f27j53.h: 517: unsigned :1;
[; ;pic18f27j53.h: 518: unsigned TMR1MD :1;
[; ;pic18f27j53.h: 519: unsigned TMR2MD :1;
[; ;pic18f27j53.h: 520: unsigned TMR3MD :1;
[; ;pic18f27j53.h: 521: unsigned TMR4MD :1;
[; ;pic18f27j53.h: 522: unsigned RTCCMD :1;
[; ;pic18f27j53.h: 523: unsigned CTMUMD :1;
[; ;pic18f27j53.h: 524: };
[; ;pic18f27j53.h: 525: struct {
[; ;pic18f27j53.h: 526: unsigned :1;
[; ;pic18f27j53.h: 527: unsigned PMDTMR1 :1;
[; ;pic18f27j53.h: 528: unsigned PMDTMR2 :1;
[; ;pic18f27j53.h: 529: unsigned PMDTMR3 :1;
[; ;pic18f27j53.h: 530: unsigned PMDTMR4 :1;
[; ;pic18f27j53.h: 531: };
[; ;pic18f27j53.h: 532: struct {
[; ;pic18f27j53.h: 533: unsigned :1;
[; ;pic18f27j53.h: 534: unsigned PMDTMR :4;
[; ;pic18f27j53.h: 535: unsigned PMDRTCC :1;
[; ;pic18f27j53.h: 536: unsigned PMDCTMU :1;
[; ;pic18f27j53.h: 537: };
[; ;pic18f27j53.h: 538: struct {
[; ;pic18f27j53.h: 539: unsigned :1;
[; ;pic18f27j53.h: 540: unsigned TMRMD :4;
[; ;pic18f27j53.h: 541: };
[; ;pic18f27j53.h: 542: } PD1bits_t;
[; ;pic18f27j53.h: 543: extern volatile PD1bits_t PD1bits @ 0xEBA;
[; ;pic18f27j53.h: 617: extern volatile unsigned char PMDIS2 @ 0xEBB;
"619
[; ;pic18f27j53.h: 619: asm("PMDIS2 equ 0EBBh");
[; <" PMDIS2 equ 0EBBh ;# ">
[; ;pic18f27j53.h: 622: extern volatile unsigned char PD2 @ 0xEBB;
"624
[; ;pic18f27j53.h: 624: asm("PD2 equ 0EBBh");
[; <" PD2 equ 0EBBh ;# ">
[; ;pic18f27j53.h: 627: typedef union {
[; ;pic18f27j53.h: 628: struct {
[; ;pic18f27j53.h: 629: unsigned CMP1MD :1;
[; ;pic18f27j53.h: 630: unsigned CMP2MD :1;
[; ;pic18f27j53.h: 631: unsigned CMP3MD :1;
[; ;pic18f27j53.h: 632: unsigned TMR5MD :1;
[; ;pic18f27j53.h: 633: unsigned TMR6MD :1;
[; ;pic18f27j53.h: 634: unsigned :1;
[; ;pic18f27j53.h: 635: unsigned TMR8MD :1;
[; ;pic18f27j53.h: 636: };
[; ;pic18f27j53.h: 637: struct {
[; ;pic18f27j53.h: 638: unsigned PMDCMP1 :1;
[; ;pic18f27j53.h: 639: unsigned PMDCMP2 :1;
[; ;pic18f27j53.h: 640: unsigned PMDCMP3 :1;
[; ;pic18f27j53.h: 641: };
[; ;pic18f27j53.h: 642: struct {
[; ;pic18f27j53.h: 643: unsigned PMDCMP :3;
[; ;pic18f27j53.h: 644: unsigned PMDTMR5 :1;
[; ;pic18f27j53.h: 645: unsigned PMDTMR6 :1;
[; ;pic18f27j53.h: 646: unsigned :1;
[; ;pic18f27j53.h: 647: unsigned PMDTMR8 :1;
[; ;pic18f27j53.h: 648: };
[; ;pic18f27j53.h: 649: struct {
[; ;pic18f27j53.h: 650: unsigned CMPMD :3;
[; ;pic18f27j53.h: 651: };
[; ;pic18f27j53.h: 652: } PMDIS2bits_t;
[; ;pic18f27j53.h: 653: extern volatile PMDIS2bits_t PMDIS2bits @ 0xEBB;
[; ;pic18f27j53.h: 726: typedef union {
[; ;pic18f27j53.h: 727: struct {
[; ;pic18f27j53.h: 728: unsigned CMP1MD :1;
[; ;pic18f27j53.h: 729: unsigned CMP2MD :1;
[; ;pic18f27j53.h: 730: unsigned CMP3MD :1;
[; ;pic18f27j53.h: 731: unsigned TMR5MD :1;
[; ;pic18f27j53.h: 732: unsigned TMR6MD :1;
[; ;pic18f27j53.h: 733: unsigned :1;
[; ;pic18f27j53.h: 734: unsigned TMR8MD :1;
[; ;pic18f27j53.h: 735: };
[; ;pic18f27j53.h: 736: struct {
[; ;pic18f27j53.h: 737: unsigned PMDCMP1 :1;
[; ;pic18f27j53.h: 738: unsigned PMDCMP2 :1;
[; ;pic18f27j53.h: 739: unsigned PMDCMP3 :1;
[; ;pic18f27j53.h: 740: };
[; ;pic18f27j53.h: 741: struct {
[; ;pic18f27j53.h: 742: unsigned PMDCMP :3;
[; ;pic18f27j53.h: 743: unsigned PMDTMR5 :1;
[; ;pic18f27j53.h: 744: unsigned PMDTMR6 :1;
[; ;pic18f27j53.h: 745: unsigned :1;
[; ;pic18f27j53.h: 746: unsigned PMDTMR8 :1;
[; ;pic18f27j53.h: 747: };
[; ;pic18f27j53.h: 748: struct {
[; ;pic18f27j53.h: 749: unsigned CMPMD :3;
[; ;pic18f27j53.h: 750: };
[; ;pic18f27j53.h: 751: } PD2bits_t;
[; ;pic18f27j53.h: 752: extern volatile PD2bits_t PD2bits @ 0xEBB;
[; ;pic18f27j53.h: 826: extern volatile unsigned char PMDIS3 @ 0xEBC;
"828
[; ;pic18f27j53.h: 828: asm("PMDIS3 equ 0EBCh");
[; <" PMDIS3 equ 0EBCh ;# ">
[; ;pic18f27j53.h: 831: extern volatile unsigned char PD3 @ 0xEBC;
"833
[; ;pic18f27j53.h: 833: asm("PD3 equ 0EBCh");
[; <" PD3 equ 0EBCh ;# ">
[; ;pic18f27j53.h: 836: typedef union {
[; ;pic18f27j53.h: 837: struct {
[; ;pic18f27j53.h: 838: unsigned :1;
[; ;pic18f27j53.h: 839: unsigned CCP4MD :1;
[; ;pic18f27j53.h: 840: unsigned CCP5MD :1;
[; ;pic18f27j53.h: 841: unsigned CCP6MD :1;
[; ;pic18f27j53.h: 842: unsigned CCP7MD :1;
[; ;pic18f27j53.h: 843: unsigned CCP8MD :1;
[; ;pic18f27j53.h: 844: unsigned CCP9MD :1;
[; ;pic18f27j53.h: 845: unsigned CCP10MD :1;
[; ;pic18f27j53.h: 846: };
[; ;pic18f27j53.h: 847: struct {
[; ;pic18f27j53.h: 848: unsigned :1;
[; ;pic18f27j53.h: 849: unsigned PMDCCP4 :1;
[; ;pic18f27j53.h: 850: unsigned PMDCCP5 :1;
[; ;pic18f27j53.h: 851: unsigned PMDCCP6 :1;
[; ;pic18f27j53.h: 852: unsigned PMDCCP7 :1;
[; ;pic18f27j53.h: 853: unsigned PMDCCP8 :1;
[; ;pic18f27j53.h: 854: unsigned PMDCCP9 :1;
[; ;pic18f27j53.h: 855: unsigned PMDCCP10 :1;
[; ;pic18f27j53.h: 856: };
[; ;pic18f27j53.h: 857: struct {
[; ;pic18f27j53.h: 858: unsigned :1;
[; ;pic18f27j53.h: 859: unsigned PMDCCP :7;
[; ;pic18f27j53.h: 860: };
[; ;pic18f27j53.h: 861: struct {
[; ;pic18f27j53.h: 862: unsigned :1;
[; ;pic18f27j53.h: 863: unsigned CCPMD :7;
[; ;pic18f27j53.h: 864: };
[; ;pic18f27j53.h: 865: } PMDIS3bits_t;
[; ;pic18f27j53.h: 866: extern volatile PMDIS3bits_t PMDIS3bits @ 0xEBC;
[; ;pic18f27j53.h: 949: typedef union {
[; ;pic18f27j53.h: 950: struct {
[; ;pic18f27j53.h: 951: unsigned :1;
[; ;pic18f27j53.h: 952: unsigned CCP4MD :1;
[; ;pic18f27j53.h: 953: unsigned CCP5MD :1;
[; ;pic18f27j53.h: 954: unsigned CCP6MD :1;
[; ;pic18f27j53.h: 955: unsigned CCP7MD :1;
[; ;pic18f27j53.h: 956: unsigned CCP8MD :1;
[; ;pic18f27j53.h: 957: unsigned CCP9MD :1;
[; ;pic18f27j53.h: 958: unsigned CCP10MD :1;
[; ;pic18f27j53.h: 959: };
[; ;pic18f27j53.h: 960: struct {
[; ;pic18f27j53.h: 961: unsigned :1;
[; ;pic18f27j53.h: 962: unsigned PMDCCP4 :1;
[; ;pic18f27j53.h: 963: unsigned PMDCCP5 :1;
[; ;pic18f27j53.h: 964: unsigned PMDCCP6 :1;
[; ;pic18f27j53.h: 965: unsigned PMDCCP7 :1;
[; ;pic18f27j53.h: 966: unsigned PMDCCP8 :1;
[; ;pic18f27j53.h: 967: unsigned PMDCCP9 :1;
[; ;pic18f27j53.h: 968: unsigned PMDCCP10 :1;
[; ;pic18f27j53.h: 969: };
[; ;pic18f27j53.h: 970: struct {
[; ;pic18f27j53.h: 971: unsigned :1;
[; ;pic18f27j53.h: 972: unsigned PMDCCP :7;
[; ;pic18f27j53.h: 973: };
[; ;pic18f27j53.h: 974: struct {
[; ;pic18f27j53.h: 975: unsigned :1;
[; ;pic18f27j53.h: 976: unsigned CCPMD :7;
[; ;pic18f27j53.h: 977: };
[; ;pic18f27j53.h: 978: } PD3bits_t;
[; ;pic18f27j53.h: 979: extern volatile PD3bits_t PD3bits @ 0xEBC;
[; ;pic18f27j53.h: 1063: extern volatile unsigned char PPSCON @ 0xEBF;
"1065
[; ;pic18f27j53.h: 1065: asm("PPSCON equ 0EBFh");
[; <" PPSCON equ 0EBFh ;# ">
[; ;pic18f27j53.h: 1068: typedef union {
[; ;pic18f27j53.h: 1069: struct {
[; ;pic18f27j53.h: 1070: unsigned IOLOCK :1;
[; ;pic18f27j53.h: 1071: };
[; ;pic18f27j53.h: 1072: } PPSCONbits_t;
[; ;pic18f27j53.h: 1073: extern volatile PPSCONbits_t PPSCONbits @ 0xEBF;
[; ;pic18f27j53.h: 1082: extern volatile unsigned char RPOR0 @ 0xEC0;
"1084
[; ;pic18f27j53.h: 1084: asm("RPOR0 equ 0EC0h");
[; <" RPOR0 equ 0EC0h ;# ">
[; ;pic18f27j53.h: 1088: extern volatile unsigned char RPOR1 @ 0xEC1;
"1090
[; ;pic18f27j53.h: 1090: asm("RPOR1 equ 0EC1h");
[; <" RPOR1 equ 0EC1h ;# ">
[; ;pic18f27j53.h: 1094: extern volatile unsigned char RPOR2 @ 0xEC2;
"1096
[; ;pic18f27j53.h: 1096: asm("RPOR2 equ 0EC2h");
[; <" RPOR2 equ 0EC2h ;# ">
[; ;pic18f27j53.h: 1100: extern volatile unsigned char RPOR3 @ 0xEC3;
"1102
[; ;pic18f27j53.h: 1102: asm("RPOR3 equ 0EC3h");
[; <" RPOR3 equ 0EC3h ;# ">
[; ;pic18f27j53.h: 1106: extern volatile unsigned char RPOR4 @ 0xEC4;
"1108
[; ;pic18f27j53.h: 1108: asm("RPOR4 equ 0EC4h");
[; <" RPOR4 equ 0EC4h ;# ">
[; ;pic18f27j53.h: 1112: extern volatile unsigned char RPOR5 @ 0xEC5;
"1114
[; ;pic18f27j53.h: 1114: asm("RPOR5 equ 0EC5h");
[; <" RPOR5 equ 0EC5h ;# ">
[; ;pic18f27j53.h: 1118: extern volatile unsigned char RPOR6 @ 0xEC6;
"1120
[; ;pic18f27j53.h: 1120: asm("RPOR6 equ 0EC6h");
[; <" RPOR6 equ 0EC6h ;# ">
[; ;pic18f27j53.h: 1124: extern volatile unsigned char RPOR7 @ 0xEC7;
"1126
[; ;pic18f27j53.h: 1126: asm("RPOR7 equ 0EC7h");
[; <" RPOR7 equ 0EC7h ;# ">
[; ;pic18f27j53.h: 1130: extern volatile unsigned char RPOR8 @ 0xEC8;
"1132
[; ;pic18f27j53.h: 1132: asm("RPOR8 equ 0EC8h");
[; <" RPOR8 equ 0EC8h ;# ">
[; ;pic18f27j53.h: 1136: extern volatile unsigned char RPOR9 @ 0xEC9;
"1138
[; ;pic18f27j53.h: 1138: asm("RPOR9 equ 0EC9h");
[; <" RPOR9 equ 0EC9h ;# ">
[; ;pic18f27j53.h: 1142: extern volatile unsigned char RPOR10 @ 0xECA;
"1144
[; ;pic18f27j53.h: 1144: asm("RPOR10 equ 0ECAh");
[; <" RPOR10 equ 0ECAh ;# ">
[; ;pic18f27j53.h: 1148: extern volatile unsigned char RPOR11 @ 0xECB;
"1150
[; ;pic18f27j53.h: 1150: asm("RPOR11 equ 0ECBh");
[; <" RPOR11 equ 0ECBh ;# ">
[; ;pic18f27j53.h: 1154: extern volatile unsigned char RPOR12 @ 0xECC;
"1156
[; ;pic18f27j53.h: 1156: asm("RPOR12 equ 0ECCh");
[; <" RPOR12 equ 0ECCh ;# ">
[; ;pic18f27j53.h: 1160: extern volatile unsigned char RPOR13 @ 0xECD;
"1162
[; ;pic18f27j53.h: 1162: asm("RPOR13 equ 0ECDh");
[; <" RPOR13 equ 0ECDh ;# ">
[; ;pic18f27j53.h: 1166: extern volatile unsigned char RPOR17 @ 0xED1;
"1168
[; ;pic18f27j53.h: 1168: asm("RPOR17 equ 0ED1h");
[; <" RPOR17 equ 0ED1h ;# ">
[; ;pic18f27j53.h: 1172: extern volatile unsigned char RPOR18 @ 0xED2;
"1174
[; ;pic18f27j53.h: 1174: asm("RPOR18 equ 0ED2h");
[; <" RPOR18 equ 0ED2h ;# ">
[; ;pic18f27j53.h: 1178: extern volatile unsigned char RPINR1 @ 0xEE1;
"1180
[; ;pic18f27j53.h: 1180: asm("RPINR1 equ 0EE1h");
[; <" RPINR1 equ 0EE1h ;# ">
[; ;pic18f27j53.h: 1184: extern volatile unsigned char RPINR2 @ 0xEE2;
"1186
[; ;pic18f27j53.h: 1186: asm("RPINR2 equ 0EE2h");
[; <" RPINR2 equ 0EE2h ;# ">
[; ;pic18f27j53.h: 1190: extern volatile unsigned char RPINR3 @ 0xEE3;
"1192
[; ;pic18f27j53.h: 1192: asm("RPINR3 equ 0EE3h");
[; <" RPINR3 equ 0EE3h ;# ">
[; ;pic18f27j53.h: 1196: extern volatile unsigned char RPINR4 @ 0xEE4;
"1198
[; ;pic18f27j53.h: 1198: asm("RPINR4 equ 0EE4h");
[; <" RPINR4 equ 0EE4h ;# ">
[; ;pic18f27j53.h: 1202: extern volatile unsigned char RPINR6 @ 0xEE6;
"1204
[; ;pic18f27j53.h: 1204: asm("RPINR6 equ 0EE6h");
[; <" RPINR6 equ 0EE6h ;# ">
[; ;pic18f27j53.h: 1208: extern volatile unsigned char RPINR15 @ 0xEE7;
"1210
[; ;pic18f27j53.h: 1210: asm("RPINR15 equ 0EE7h");
[; <" RPINR15 equ 0EE7h ;# ">
[; ;pic18f27j53.h: 1214: extern volatile unsigned char RPINR7 @ 0xEE8;
"1216
[; ;pic18f27j53.h: 1216: asm("RPINR7 equ 0EE8h");
[; <" RPINR7 equ 0EE8h ;# ">
[; ;pic18f27j53.h: 1220: extern volatile unsigned char RPINR8 @ 0xEE9;
"1222
[; ;pic18f27j53.h: 1222: asm("RPINR8 equ 0EE9h");
[; <" RPINR8 equ 0EE9h ;# ">
[; ;pic18f27j53.h: 1226: extern volatile unsigned char RPINR9 @ 0xEEA;
"1228
[; ;pic18f27j53.h: 1228: asm("RPINR9 equ 0EEAh");
[; <" RPINR9 equ 0EEAh ;# ">
[; ;pic18f27j53.h: 1232: extern volatile unsigned char RPINR12 @ 0xEF2;
"1234
[; ;pic18f27j53.h: 1234: asm("RPINR12 equ 0EF2h");
[; <" RPINR12 equ 0EF2h ;# ">
[; ;pic18f27j53.h: 1238: extern volatile unsigned char RPINR13 @ 0xEF3;
"1240
[; ;pic18f27j53.h: 1240: asm("RPINR13 equ 0EF3h");
[; <" RPINR13 equ 0EF3h ;# ">
[; ;pic18f27j53.h: 1244: extern volatile unsigned char RPINR14 @ 0xEF4;
"1246
[; ;pic18f27j53.h: 1246: asm("RPINR14 equ 0EF4h");
[; <" RPINR14 equ 0EF4h ;# ">
[; ;pic18f27j53.h: 1250: extern volatile unsigned char RPINR16 @ 0xEF7;
"1252
[; ;pic18f27j53.h: 1252: asm("RPINR16 equ 0EF7h");
[; <" RPINR16 equ 0EF7h ;# ">
[; ;pic18f27j53.h: 1256: extern volatile unsigned char RPINR17 @ 0xEF8;
"1258
[; ;pic18f27j53.h: 1258: asm("RPINR17 equ 0EF8h");
[; <" RPINR17 equ 0EF8h ;# ">
[; ;pic18f27j53.h: 1262: extern volatile unsigned char RPINR21 @ 0xEFC;
"1264
[; ;pic18f27j53.h: 1264: asm("RPINR21 equ 0EFCh");
[; <" RPINR21 equ 0EFCh ;# ">
[; ;pic18f27j53.h: 1268: extern volatile unsigned char RPINR22 @ 0xEFD;
"1270
[; ;pic18f27j53.h: 1270: asm("RPINR22 equ 0EFDh");
[; <" RPINR22 equ 0EFDh ;# ">
[; ;pic18f27j53.h: 1274: extern volatile unsigned char RPINR23 @ 0xEFE;
"1276
[; ;pic18f27j53.h: 1276: asm("RPINR23 equ 0EFEh");
[; <" RPINR23 equ 0EFEh ;# ">
[; ;pic18f27j53.h: 1280: extern volatile unsigned char RPINR24 @ 0xEFF;
"1282
[; ;pic18f27j53.h: 1282: asm("RPINR24 equ 0EFFh");
[; <" RPINR24 equ 0EFFh ;# ">
[; ;pic18f27j53.h: 1286: extern volatile unsigned char CCP10CON @ 0xF00;
"1288
[; ;pic18f27j53.h: 1288: asm("CCP10CON equ 0F00h");
[; <" CCP10CON equ 0F00h ;# ">
[; ;pic18f27j53.h: 1291: typedef union {
[; ;pic18f27j53.h: 1292: struct {
[; ;pic18f27j53.h: 1293: unsigned CCP10M :4;
[; ;pic18f27j53.h: 1294: unsigned DC10B :2;
[; ;pic18f27j53.h: 1295: };
[; ;pic18f27j53.h: 1296: struct {
[; ;pic18f27j53.h: 1297: unsigned CCP10M0 :1;
[; ;pic18f27j53.h: 1298: unsigned CCP10M1 :1;
[; ;pic18f27j53.h: 1299: unsigned CCP10M2 :1;
[; ;pic18f27j53.h: 1300: unsigned CCP10M3 :1;
[; ;pic18f27j53.h: 1301: unsigned DC10B0 :1;
[; ;pic18f27j53.h: 1302: unsigned DC10B1 :1;
[; ;pic18f27j53.h: 1303: };
[; ;pic18f27j53.h: 1304: } CCP10CONbits_t;
[; ;pic18f27j53.h: 1305: extern volatile CCP10CONbits_t CCP10CONbits @ 0xF00;
[; ;pic18f27j53.h: 1349: extern volatile unsigned char CCPR10L @ 0xF01;
"1351
[; ;pic18f27j53.h: 1351: asm("CCPR10L equ 0F01h");
[; <" CCPR10L equ 0F01h ;# ">
[; ;pic18f27j53.h: 1354: typedef union {
[; ;pic18f27j53.h: 1355: struct {
[; ;pic18f27j53.h: 1356: unsigned CCPR10L :8;
[; ;pic18f27j53.h: 1357: };
[; ;pic18f27j53.h: 1358: } CCPR10Lbits_t;
[; ;pic18f27j53.h: 1359: extern volatile CCPR10Lbits_t CCPR10Lbits @ 0xF01;
[; ;pic18f27j53.h: 1368: extern volatile unsigned char CCPR10H @ 0xF02;
"1370
[; ;pic18f27j53.h: 1370: asm("CCPR10H equ 0F02h");
[; <" CCPR10H equ 0F02h ;# ">
[; ;pic18f27j53.h: 1373: typedef union {
[; ;pic18f27j53.h: 1374: struct {
[; ;pic18f27j53.h: 1375: unsigned CCPR10H :8;
[; ;pic18f27j53.h: 1376: };
[; ;pic18f27j53.h: 1377: } CCPR10Hbits_t;
[; ;pic18f27j53.h: 1378: extern volatile CCPR10Hbits_t CCPR10Hbits @ 0xF02;
[; ;pic18f27j53.h: 1387: extern volatile unsigned char CCP9CON @ 0xF03;
"1389
[; ;pic18f27j53.h: 1389: asm("CCP9CON equ 0F03h");
[; <" CCP9CON equ 0F03h ;# ">
[; ;pic18f27j53.h: 1392: typedef union {
[; ;pic18f27j53.h: 1393: struct {
[; ;pic18f27j53.h: 1394: unsigned CCP9M :4;
[; ;pic18f27j53.h: 1395: unsigned DC9B :2;
[; ;pic18f27j53.h: 1396: };
[; ;pic18f27j53.h: 1397: struct {
[; ;pic18f27j53.h: 1398: unsigned CCP9M0 :1;
[; ;pic18f27j53.h: 1399: unsigned CCP9M1 :1;
[; ;pic18f27j53.h: 1400: unsigned CCP9M2 :1;
[; ;pic18f27j53.h: 1401: unsigned CCP9M3 :1;
[; ;pic18f27j53.h: 1402: unsigned DC9B0 :1;
[; ;pic18f27j53.h: 1403: unsigned DC9B1 :1;
[; ;pic18f27j53.h: 1404: };
[; ;pic18f27j53.h: 1405: } CCP9CONbits_t;
[; ;pic18f27j53.h: 1406: extern volatile CCP9CONbits_t CCP9CONbits @ 0xF03;
[; ;pic18f27j53.h: 1450: extern volatile unsigned char CCPR9L @ 0xF04;
"1452
[; ;pic18f27j53.h: 1452: asm("CCPR9L equ 0F04h");
[; <" CCPR9L equ 0F04h ;# ">
[; ;pic18f27j53.h: 1455: typedef union {
[; ;pic18f27j53.h: 1456: struct {
[; ;pic18f27j53.h: 1457: unsigned CCPR9L :8;
[; ;pic18f27j53.h: 1458: };
[; ;pic18f27j53.h: 1459: } CCPR9Lbits_t;
[; ;pic18f27j53.h: 1460: extern volatile CCPR9Lbits_t CCPR9Lbits @ 0xF04;
[; ;pic18f27j53.h: 1469: extern volatile unsigned char CCPR9H @ 0xF05;
"1471
[; ;pic18f27j53.h: 1471: asm("CCPR9H equ 0F05h");
[; <" CCPR9H equ 0F05h ;# ">
[; ;pic18f27j53.h: 1474: typedef union {
[; ;pic18f27j53.h: 1475: struct {
[; ;pic18f27j53.h: 1476: unsigned CCPR9H :8;
[; ;pic18f27j53.h: 1477: };
[; ;pic18f27j53.h: 1478: } CCPR9Hbits_t;
[; ;pic18f27j53.h: 1479: extern volatile CCPR9Hbits_t CCPR9Hbits @ 0xF05;
[; ;pic18f27j53.h: 1488: extern volatile unsigned char CCP8CON @ 0xF06;
"1490
[; ;pic18f27j53.h: 1490: asm("CCP8CON equ 0F06h");
[; <" CCP8CON equ 0F06h ;# ">
[; ;pic18f27j53.h: 1493: typedef union {
[; ;pic18f27j53.h: 1494: struct {
[; ;pic18f27j53.h: 1495: unsigned CCP8M :4;
[; ;pic18f27j53.h: 1496: unsigned DC8B :2;
[; ;pic18f27j53.h: 1497: };
[; ;pic18f27j53.h: 1498: struct {
[; ;pic18f27j53.h: 1499: unsigned CCP8M0 :1;
[; ;pic18f27j53.h: 1500: unsigned CCP8M1 :1;
[; ;pic18f27j53.h: 1501: unsigned CCP8M2 :1;
[; ;pic18f27j53.h: 1502: unsigned CCP8M3 :1;
[; ;pic18f27j53.h: 1503: unsigned DC8B0 :1;
[; ;pic18f27j53.h: 1504: unsigned DC8B1 :1;
[; ;pic18f27j53.h: 1505: };
[; ;pic18f27j53.h: 1506: } CCP8CONbits_t;
[; ;pic18f27j53.h: 1507: extern volatile CCP8CONbits_t CCP8CONbits @ 0xF06;
[; ;pic18f27j53.h: 1551: extern volatile unsigned char CCPR8L @ 0xF07;
"1553
[; ;pic18f27j53.h: 1553: asm("CCPR8L equ 0F07h");
[; <" CCPR8L equ 0F07h ;# ">
[; ;pic18f27j53.h: 1556: typedef union {
[; ;pic18f27j53.h: 1557: struct {
[; ;pic18f27j53.h: 1558: unsigned CCPR8L :8;
[; ;pic18f27j53.h: 1559: };
[; ;pic18f27j53.h: 1560: } CCPR8Lbits_t;
[; ;pic18f27j53.h: 1561: extern volatile CCPR8Lbits_t CCPR8Lbits @ 0xF07;
[; ;pic18f27j53.h: 1570: extern volatile unsigned char CCPR8H @ 0xF08;
"1572
[; ;pic18f27j53.h: 1572: asm("CCPR8H equ 0F08h");
[; <" CCPR8H equ 0F08h ;# ">
[; ;pic18f27j53.h: 1575: typedef union {
[; ;pic18f27j53.h: 1576: struct {
[; ;pic18f27j53.h: 1577: unsigned CCPR8H :8;
[; ;pic18f27j53.h: 1578: };
[; ;pic18f27j53.h: 1579: } CCPR8Hbits_t;
[; ;pic18f27j53.h: 1580: extern volatile CCPR8Hbits_t CCPR8Hbits @ 0xF08;
[; ;pic18f27j53.h: 1589: extern volatile unsigned char CCP7CON @ 0xF09;
"1591
[; ;pic18f27j53.h: 1591: asm("CCP7CON equ 0F09h");
[; <" CCP7CON equ 0F09h ;# ">
[; ;pic18f27j53.h: 1594: typedef union {
[; ;pic18f27j53.h: 1595: struct {
[; ;pic18f27j53.h: 1596: unsigned CCP7M :4;
[; ;pic18f27j53.h: 1597: unsigned DC7B :2;
[; ;pic18f27j53.h: 1598: };
[; ;pic18f27j53.h: 1599: struct {
[; ;pic18f27j53.h: 1600: unsigned CCP7M0 :1;
[; ;pic18f27j53.h: 1601: unsigned CCP7M1 :1;
[; ;pic18f27j53.h: 1602: unsigned CCP7M2 :1;
[; ;pic18f27j53.h: 1603: unsigned CCP7M3 :1;
[; ;pic18f27j53.h: 1604: unsigned DC7B0 :1;
[; ;pic18f27j53.h: 1605: unsigned DC7B1 :1;
[; ;pic18f27j53.h: 1606: };
[; ;pic18f27j53.h: 1607: } CCP7CONbits_t;
[; ;pic18f27j53.h: 1608: extern volatile CCP7CONbits_t CCP7CONbits @ 0xF09;
[; ;pic18f27j53.h: 1652: extern volatile unsigned char CCPR7L @ 0xF0A;
"1654
[; ;pic18f27j53.h: 1654: asm("CCPR7L equ 0F0Ah");
[; <" CCPR7L equ 0F0Ah ;# ">
[; ;pic18f27j53.h: 1657: typedef union {
[; ;pic18f27j53.h: 1658: struct {
[; ;pic18f27j53.h: 1659: unsigned CCPR7L :8;
[; ;pic18f27j53.h: 1660: };
[; ;pic18f27j53.h: 1661: } CCPR7Lbits_t;
[; ;pic18f27j53.h: 1662: extern volatile CCPR7Lbits_t CCPR7Lbits @ 0xF0A;
[; ;pic18f27j53.h: 1671: extern volatile unsigned char CCPR7H @ 0xF0B;
"1673
[; ;pic18f27j53.h: 1673: asm("CCPR7H equ 0F0Bh");
[; <" CCPR7H equ 0F0Bh ;# ">
[; ;pic18f27j53.h: 1676: typedef union {
[; ;pic18f27j53.h: 1677: struct {
[; ;pic18f27j53.h: 1678: unsigned CCPR7H :8;
[; ;pic18f27j53.h: 1679: };
[; ;pic18f27j53.h: 1680: } CCPR7Hbits_t;
[; ;pic18f27j53.h: 1681: extern volatile CCPR7Hbits_t CCPR7Hbits @ 0xF0B;
[; ;pic18f27j53.h: 1690: extern volatile unsigned char CCP6CON @ 0xF0C;
"1692
[; ;pic18f27j53.h: 1692: asm("CCP6CON equ 0F0Ch");
[; <" CCP6CON equ 0F0Ch ;# ">
[; ;pic18f27j53.h: 1695: typedef union {
[; ;pic18f27j53.h: 1696: struct {
[; ;pic18f27j53.h: 1697: unsigned CCP6M :4;
[; ;pic18f27j53.h: 1698: unsigned DC6B :2;
[; ;pic18f27j53.h: 1699: };
[; ;pic18f27j53.h: 1700: struct {
[; ;pic18f27j53.h: 1701: unsigned CCP6M0 :1;
[; ;pic18f27j53.h: 1702: unsigned CCP6M1 :1;
[; ;pic18f27j53.h: 1703: unsigned CCP6M2 :1;
[; ;pic18f27j53.h: 1704: unsigned CCP6M3 :1;
[; ;pic18f27j53.h: 1705: unsigned DC6B0 :1;
[; ;pic18f27j53.h: 1706: unsigned DC6B1 :1;
[; ;pic18f27j53.h: 1707: };
[; ;pic18f27j53.h: 1708: } CCP6CONbits_t;
[; ;pic18f27j53.h: 1709: extern volatile CCP6CONbits_t CCP6CONbits @ 0xF0C;
[; ;pic18f27j53.h: 1753: extern volatile unsigned char CCPR6L @ 0xF0D;
"1755
[; ;pic18f27j53.h: 1755: asm("CCPR6L equ 0F0Dh");
[; <" CCPR6L equ 0F0Dh ;# ">
[; ;pic18f27j53.h: 1758: typedef union {
[; ;pic18f27j53.h: 1759: struct {
[; ;pic18f27j53.h: 1760: unsigned CCPR6L :8;
[; ;pic18f27j53.h: 1761: };
[; ;pic18f27j53.h: 1762: } CCPR6Lbits_t;
[; ;pic18f27j53.h: 1763: extern volatile CCPR6Lbits_t CCPR6Lbits @ 0xF0D;
[; ;pic18f27j53.h: 1772: extern volatile unsigned char CCPR6H @ 0xF0E;
"1774
[; ;pic18f27j53.h: 1774: asm("CCPR6H equ 0F0Eh");
[; <" CCPR6H equ 0F0Eh ;# ">
[; ;pic18f27j53.h: 1777: typedef union {
[; ;pic18f27j53.h: 1778: struct {
[; ;pic18f27j53.h: 1779: unsigned CCPR6H :8;
[; ;pic18f27j53.h: 1780: };
[; ;pic18f27j53.h: 1781: } CCPR6Hbits_t;
[; ;pic18f27j53.h: 1782: extern volatile CCPR6Hbits_t CCPR6Hbits @ 0xF0E;
[; ;pic18f27j53.h: 1791: extern volatile unsigned char CCP5CON @ 0xF0F;
"1793
[; ;pic18f27j53.h: 1793: asm("CCP5CON equ 0F0Fh");
[; <" CCP5CON equ 0F0Fh ;# ">
[; ;pic18f27j53.h: 1796: typedef union {
[; ;pic18f27j53.h: 1797: struct {
[; ;pic18f27j53.h: 1798: unsigned CCP5M :4;
[; ;pic18f27j53.h: 1799: unsigned DC5B :2;
[; ;pic18f27j53.h: 1800: };
[; ;pic18f27j53.h: 1801: struct {
[; ;pic18f27j53.h: 1802: unsigned CCP5M0 :1;
[; ;pic18f27j53.h: 1803: unsigned CCP5M1 :1;
[; ;pic18f27j53.h: 1804: unsigned CCP5M2 :1;
[; ;pic18f27j53.h: 1805: unsigned CCP5M3 :1;
[; ;pic18f27j53.h: 1806: unsigned DC5B0 :1;
[; ;pic18f27j53.h: 1807: unsigned DC5B1 :1;
[; ;pic18f27j53.h: 1808: };
[; ;pic18f27j53.h: 1809: } CCP5CONbits_t;
[; ;pic18f27j53.h: 1810: extern volatile CCP5CONbits_t CCP5CONbits @ 0xF0F;
[; ;pic18f27j53.h: 1854: extern volatile unsigned char CCPR5L @ 0xF10;
"1856
[; ;pic18f27j53.h: 1856: asm("CCPR5L equ 0F10h");
[; <" CCPR5L equ 0F10h ;# ">
[; ;pic18f27j53.h: 1859: typedef union {
[; ;pic18f27j53.h: 1860: struct {
[; ;pic18f27j53.h: 1861: unsigned CCPR5L :8;
[; ;pic18f27j53.h: 1862: };
[; ;pic18f27j53.h: 1863: } CCPR5Lbits_t;
[; ;pic18f27j53.h: 1864: extern volatile CCPR5Lbits_t CCPR5Lbits @ 0xF10;
[; ;pic18f27j53.h: 1873: extern volatile unsigned char CCPR5H @ 0xF11;
"1875
[; ;pic18f27j53.h: 1875: asm("CCPR5H equ 0F11h");
[; <" CCPR5H equ 0F11h ;# ">
[; ;pic18f27j53.h: 1878: typedef union {
[; ;pic18f27j53.h: 1879: struct {
[; ;pic18f27j53.h: 1880: unsigned CCPR5H :8;
[; ;pic18f27j53.h: 1881: };
[; ;pic18f27j53.h: 1882: } CCPR5Hbits_t;
[; ;pic18f27j53.h: 1883: extern volatile CCPR5Hbits_t CCPR5Hbits @ 0xF11;
[; ;pic18f27j53.h: 1892: extern volatile unsigned char CCP4CON @ 0xF12;
"1894
[; ;pic18f27j53.h: 1894: asm("CCP4CON equ 0F12h");
[; <" CCP4CON equ 0F12h ;# ">
[; ;pic18f27j53.h: 1897: typedef union {
[; ;pic18f27j53.h: 1898: struct {
[; ;pic18f27j53.h: 1899: unsigned CCP4M :4;
[; ;pic18f27j53.h: 1900: unsigned DC4B :2;
[; ;pic18f27j53.h: 1901: };
[; ;pic18f27j53.h: 1902: struct {
[; ;pic18f27j53.h: 1903: unsigned CCP4M0 :1;
[; ;pic18f27j53.h: 1904: unsigned CCP4M1 :1;
[; ;pic18f27j53.h: 1905: unsigned CCP4M2 :1;
[; ;pic18f27j53.h: 1906: unsigned CCP4M3 :1;
[; ;pic18f27j53.h: 1907: unsigned DC4B0 :1;
[; ;pic18f27j53.h: 1908: unsigned DC4B1 :1;
[; ;pic18f27j53.h: 1909: };
[; ;pic18f27j53.h: 1910: } CCP4CONbits_t;
[; ;pic18f27j53.h: 1911: extern volatile CCP4CONbits_t CCP4CONbits @ 0xF12;
[; ;pic18f27j53.h: 1955: extern volatile unsigned char CCPR4L @ 0xF13;
"1957
[; ;pic18f27j53.h: 1957: asm("CCPR4L equ 0F13h");
[; <" CCPR4L equ 0F13h ;# ">
[; ;pic18f27j53.h: 1960: typedef union {
[; ;pic18f27j53.h: 1961: struct {
[; ;pic18f27j53.h: 1962: unsigned CCPR4L :8;
[; ;pic18f27j53.h: 1963: };
[; ;pic18f27j53.h: 1964: } CCPR4Lbits_t;
[; ;pic18f27j53.h: 1965: extern volatile CCPR4Lbits_t CCPR4Lbits @ 0xF13;
[; ;pic18f27j53.h: 1974: extern volatile unsigned char CCPR4H @ 0xF14;
"1976
[; ;pic18f27j53.h: 1976: asm("CCPR4H equ 0F14h");
[; <" CCPR4H equ 0F14h ;# ">
[; ;pic18f27j53.h: 1979: typedef union {
[; ;pic18f27j53.h: 1980: struct {
[; ;pic18f27j53.h: 1981: unsigned CCPR4H :8;
[; ;pic18f27j53.h: 1982: };
[; ;pic18f27j53.h: 1983: } CCPR4Hbits_t;
[; ;pic18f27j53.h: 1984: extern volatile CCPR4Hbits_t CCPR4Hbits @ 0xF14;
[; ;pic18f27j53.h: 1993: extern volatile unsigned char CCP3CON @ 0xF15;
"1995
[; ;pic18f27j53.h: 1995: asm("CCP3CON equ 0F15h");
[; <" CCP3CON equ 0F15h ;# ">
[; ;pic18f27j53.h: 1998: typedef union {
[; ;pic18f27j53.h: 1999: struct {
[; ;pic18f27j53.h: 2000: unsigned CCP3M :4;
[; ;pic18f27j53.h: 2001: unsigned DC3B :2;
[; ;pic18f27j53.h: 2002: unsigned P3M :2;
[; ;pic18f27j53.h: 2003: };
[; ;pic18f27j53.h: 2004: struct {
[; ;pic18f27j53.h: 2005: unsigned CCP3M0 :1;
[; ;pic18f27j53.h: 2006: unsigned CCP3M1 :1;
[; ;pic18f27j53.h: 2007: unsigned CCP3M2 :1;
[; ;pic18f27j53.h: 2008: unsigned CCP3M3 :1;
[; ;pic18f27j53.h: 2009: unsigned DC3B0 :1;
[; ;pic18f27j53.h: 2010: unsigned DC3B1 :1;
[; ;pic18f27j53.h: 2011: unsigned P3M0 :1;
[; ;pic18f27j53.h: 2012: unsigned P3M1 :1;
[; ;pic18f27j53.h: 2013: };
[; ;pic18f27j53.h: 2014: } CCP3CONbits_t;
[; ;pic18f27j53.h: 2015: extern volatile CCP3CONbits_t CCP3CONbits @ 0xF15;
[; ;pic18f27j53.h: 2074: extern volatile unsigned char CCPR3L @ 0xF16;
"2076
[; ;pic18f27j53.h: 2076: asm("CCPR3L equ 0F16h");
[; <" CCPR3L equ 0F16h ;# ">
[; ;pic18f27j53.h: 2079: typedef union {
[; ;pic18f27j53.h: 2080: struct {
[; ;pic18f27j53.h: 2081: unsigned CCPR3L :8;
[; ;pic18f27j53.h: 2082: };
[; ;pic18f27j53.h: 2083: } CCPR3Lbits_t;
[; ;pic18f27j53.h: 2084: extern volatile CCPR3Lbits_t CCPR3Lbits @ 0xF16;
[; ;pic18f27j53.h: 2093: extern volatile unsigned char CCPR3H @ 0xF17;
"2095
[; ;pic18f27j53.h: 2095: asm("CCPR3H equ 0F17h");
[; <" CCPR3H equ 0F17h ;# ">
[; ;pic18f27j53.h: 2098: typedef union {
[; ;pic18f27j53.h: 2099: struct {
[; ;pic18f27j53.h: 2100: unsigned CCPR3H :8;
[; ;pic18f27j53.h: 2101: };
[; ;pic18f27j53.h: 2102: } CCPR3Hbits_t;
[; ;pic18f27j53.h: 2103: extern volatile CCPR3Hbits_t CCPR3Hbits @ 0xF17;
[; ;pic18f27j53.h: 2112: extern volatile unsigned char ECCP3DEL @ 0xF18;
"2114
[; ;pic18f27j53.h: 2114: asm("ECCP3DEL equ 0F18h");
[; <" ECCP3DEL equ 0F18h ;# ">
[; ;pic18f27j53.h: 2117: typedef union {
[; ;pic18f27j53.h: 2118: struct {
[; ;pic18f27j53.h: 2119: unsigned P3DC :7;
[; ;pic18f27j53.h: 2120: unsigned P3RSEN :1;
[; ;pic18f27j53.h: 2121: };
[; ;pic18f27j53.h: 2122: struct {
[; ;pic18f27j53.h: 2123: unsigned P3DC0 :1;
[; ;pic18f27j53.h: 2124: unsigned P3DC1 :1;
[; ;pic18f27j53.h: 2125: unsigned P3DC2 :1;
[; ;pic18f27j53.h: 2126: unsigned P3DC3 :1;
[; ;pic18f27j53.h: 2127: unsigned P3DC4 :1;
[; ;pic18f27j53.h: 2128: unsigned P3DC5 :1;
[; ;pic18f27j53.h: 2129: unsigned P3DC6 :1;
[; ;pic18f27j53.h: 2130: };
[; ;pic18f27j53.h: 2131: } ECCP3DELbits_t;
[; ;pic18f27j53.h: 2132: extern volatile ECCP3DELbits_t ECCP3DELbits @ 0xF18;
[; ;pic18f27j53.h: 2181: extern volatile unsigned char ECCP3AS @ 0xF19;
"2183
[; ;pic18f27j53.h: 2183: asm("ECCP3AS equ 0F19h");
[; <" ECCP3AS equ 0F19h ;# ">
[; ;pic18f27j53.h: 2186: typedef union {
[; ;pic18f27j53.h: 2187: struct {
[; ;pic18f27j53.h: 2188: unsigned PSS3BD :2;
[; ;pic18f27j53.h: 2189: unsigned PSS3AC :2;
[; ;pic18f27j53.h: 2190: unsigned ECCP3AS :3;
[; ;pic18f27j53.h: 2191: unsigned ECCP3ASE :1;
[; ;pic18f27j53.h: 2192: };
[; ;pic18f27j53.h: 2193: struct {
[; ;pic18f27j53.h: 2194: unsigned PSS3BD0 :1;
[; ;pic18f27j53.h: 2195: unsigned PSS3BD1 :1;
[; ;pic18f27j53.h: 2196: unsigned PSS3AC0 :1;
[; ;pic18f27j53.h: 2197: unsigned PSS3AC1 :1;
[; ;pic18f27j53.h: 2198: unsigned ECCP3AS0 :1;
[; ;pic18f27j53.h: 2199: unsigned ECCP3AS1 :1;
[; ;pic18f27j53.h: 2200: unsigned ECCP3AS2 :1;
[; ;pic18f27j53.h: 2201: };
[; ;pic18f27j53.h: 2202: } ECCP3ASbits_t;
[; ;pic18f27j53.h: 2203: extern volatile ECCP3ASbits_t ECCP3ASbits @ 0xF19;
[; ;pic18f27j53.h: 2262: extern volatile unsigned char PSTR3CON @ 0xF1A;
"2264
[; ;pic18f27j53.h: 2264: asm("PSTR3CON equ 0F1Ah");
[; <" PSTR3CON equ 0F1Ah ;# ">
[; ;pic18f27j53.h: 2267: typedef union {
[; ;pic18f27j53.h: 2268: struct {
[; ;pic18f27j53.h: 2269: unsigned STRA :1;
[; ;pic18f27j53.h: 2270: unsigned STRB :1;
[; ;pic18f27j53.h: 2271: unsigned STRC :1;
[; ;pic18f27j53.h: 2272: unsigned STRD :1;
[; ;pic18f27j53.h: 2273: unsigned STRSYNC :1;
[; ;pic18f27j53.h: 2274: unsigned :1;
[; ;pic18f27j53.h: 2275: unsigned CMPL :2;
[; ;pic18f27j53.h: 2276: };
[; ;pic18f27j53.h: 2277: struct {
[; ;pic18f27j53.h: 2278: unsigned :6;
[; ;pic18f27j53.h: 2279: unsigned CMPL0 :1;
[; ;pic18f27j53.h: 2280: unsigned CMPL1 :1;
[; ;pic18f27j53.h: 2281: };
[; ;pic18f27j53.h: 2282: struct {
[; ;pic18f27j53.h: 2283: unsigned :6;
[; ;pic18f27j53.h: 2284: unsigned CMPL03 :1;
[; ;pic18f27j53.h: 2285: };
[; ;pic18f27j53.h: 2286: struct {
[; ;pic18f27j53.h: 2287: unsigned :7;
[; ;pic18f27j53.h: 2288: unsigned CMPL13 :1;
[; ;pic18f27j53.h: 2289: };
[; ;pic18f27j53.h: 2290: struct {
[; ;pic18f27j53.h: 2291: unsigned STRA3 :1;
[; ;pic18f27j53.h: 2292: };
[; ;pic18f27j53.h: 2293: struct {
[; ;pic18f27j53.h: 2294: unsigned :1;
[; ;pic18f27j53.h: 2295: unsigned STRB3 :1;
[; ;pic18f27j53.h: 2296: };
[; ;pic18f27j53.h: 2297: struct {
[; ;pic18f27j53.h: 2298: unsigned :2;
[; ;pic18f27j53.h: 2299: unsigned STRC3 :1;
[; ;pic18f27j53.h: 2300: };
[; ;pic18f27j53.h: 2301: struct {
[; ;pic18f27j53.h: 2302: unsigned :3;
[; ;pic18f27j53.h: 2303: unsigned STRD3 :1;
[; ;pic18f27j53.h: 2304: };
[; ;pic18f27j53.h: 2305: struct {
[; ;pic18f27j53.h: 2306: unsigned :4;
[; ;pic18f27j53.h: 2307: unsigned STRSYNC3 :1;
[; ;pic18f27j53.h: 2308: };
[; ;pic18f27j53.h: 2309: } PSTR3CONbits_t;
[; ;pic18f27j53.h: 2310: extern volatile PSTR3CONbits_t PSTR3CONbits @ 0xF1A;
[; ;pic18f27j53.h: 2389: extern volatile unsigned char T8CON @ 0xF1B;
"2391
[; ;pic18f27j53.h: 2391: asm("T8CON equ 0F1Bh");
[; <" T8CON equ 0F1Bh ;# ">
[; ;pic18f27j53.h: 2394: typedef union {
[; ;pic18f27j53.h: 2395: struct {
[; ;pic18f27j53.h: 2396: unsigned T8CKPS :2;
[; ;pic18f27j53.h: 2397: unsigned TMR8ON :1;
[; ;pic18f27j53.h: 2398: unsigned T8OUTPS :4;
[; ;pic18f27j53.h: 2399: };
[; ;pic18f27j53.h: 2400: struct {
[; ;pic18f27j53.h: 2401: unsigned T8CKPS0 :1;
[; ;pic18f27j53.h: 2402: unsigned T8CKPS1 :1;
[; ;pic18f27j53.h: 2403: unsigned :1;
[; ;pic18f27j53.h: 2404: unsigned T8OUTPS0 :1;
[; ;pic18f27j53.h: 2405: unsigned T8OUTPS1 :1;
[; ;pic18f27j53.h: 2406: unsigned T8OUTPS2 :1;
[; ;pic18f27j53.h: 2407: unsigned T8OUTPS3 :1;
[; ;pic18f27j53.h: 2408: };
[; ;pic18f27j53.h: 2409: } T8CONbits_t;
[; ;pic18f27j53.h: 2410: extern volatile T8CONbits_t T8CONbits @ 0xF1B;
[; ;pic18f27j53.h: 2459: extern volatile unsigned char PR8 @ 0xF1C;
"2461
[; ;pic18f27j53.h: 2461: asm("PR8 equ 0F1Ch");
[; <" PR8 equ 0F1Ch ;# ">
[; ;pic18f27j53.h: 2464: typedef union {
[; ;pic18f27j53.h: 2465: struct {
[; ;pic18f27j53.h: 2466: unsigned PR8 :8;
[; ;pic18f27j53.h: 2467: };
[; ;pic18f27j53.h: 2468: } PR8bits_t;
[; ;pic18f27j53.h: 2469: extern volatile PR8bits_t PR8bits @ 0xF1C;
[; ;pic18f27j53.h: 2478: extern volatile unsigned char TMR8 @ 0xF1D;
"2480
[; ;pic18f27j53.h: 2480: asm("TMR8 equ 0F1Dh");
[; <" TMR8 equ 0F1Dh ;# ">
[; ;pic18f27j53.h: 2483: typedef union {
[; ;pic18f27j53.h: 2484: struct {
[; ;pic18f27j53.h: 2485: unsigned TMR8 :8;
[; ;pic18f27j53.h: 2486: };
[; ;pic18f27j53.h: 2487: } TMR8bits_t;
[; ;pic18f27j53.h: 2488: extern volatile TMR8bits_t TMR8bits @ 0xF1D;
[; ;pic18f27j53.h: 2497: extern volatile unsigned char T6CON @ 0xF1E;
"2499
[; ;pic18f27j53.h: 2499: asm("T6CON equ 0F1Eh");
[; <" T6CON equ 0F1Eh ;# ">
[; ;pic18f27j53.h: 2502: typedef union {
[; ;pic18f27j53.h: 2503: struct {
[; ;pic18f27j53.h: 2504: unsigned T6CKPS :2;
[; ;pic18f27j53.h: 2505: unsigned TMR6ON :1;
[; ;pic18f27j53.h: 2506: unsigned T6OUTPS :4;
[; ;pic18f27j53.h: 2507: };
[; ;pic18f27j53.h: 2508: struct {
[; ;pic18f27j53.h: 2509: unsigned T6CKPS0 :1;
[; ;pic18f27j53.h: 2510: unsigned T6CKPS1 :1;
[; ;pic18f27j53.h: 2511: unsigned :1;
[; ;pic18f27j53.h: 2512: unsigned T6OUTPS0 :1;
[; ;pic18f27j53.h: 2513: unsigned T6OUTPS1 :1;
[; ;pic18f27j53.h: 2514: unsigned T6OUTPS2 :1;
[; ;pic18f27j53.h: 2515: unsigned T6OUTPS3 :1;
[; ;pic18f27j53.h: 2516: };
[; ;pic18f27j53.h: 2517: } T6CONbits_t;
[; ;pic18f27j53.h: 2518: extern volatile T6CONbits_t T6CONbits @ 0xF1E;
[; ;pic18f27j53.h: 2567: extern volatile unsigned char PR6 @ 0xF1F;
"2569
[; ;pic18f27j53.h: 2569: asm("PR6 equ 0F1Fh");
[; <" PR6 equ 0F1Fh ;# ">
[; ;pic18f27j53.h: 2572: typedef union {
[; ;pic18f27j53.h: 2573: struct {
[; ;pic18f27j53.h: 2574: unsigned PR6 :8;
[; ;pic18f27j53.h: 2575: };
[; ;pic18f27j53.h: 2576: } PR6bits_t;
[; ;pic18f27j53.h: 2577: extern volatile PR6bits_t PR6bits @ 0xF1F;
[; ;pic18f27j53.h: 2586: extern volatile unsigned char TMR6 @ 0xF20;
"2588
[; ;pic18f27j53.h: 2588: asm("TMR6 equ 0F20h");
[; <" TMR6 equ 0F20h ;# ">
[; ;pic18f27j53.h: 2591: typedef union {
[; ;pic18f27j53.h: 2592: struct {
[; ;pic18f27j53.h: 2593: unsigned TMR6 :8;
[; ;pic18f27j53.h: 2594: };
[; ;pic18f27j53.h: 2595: } TMR6bits_t;
[; ;pic18f27j53.h: 2596: extern volatile TMR6bits_t TMR6bits @ 0xF20;
[; ;pic18f27j53.h: 2605: extern volatile unsigned char T5GCON @ 0xF21;
"2607
[; ;pic18f27j53.h: 2607: asm("T5GCON equ 0F21h");
[; <" T5GCON equ 0F21h ;# ">
[; ;pic18f27j53.h: 2610: typedef union {
[; ;pic18f27j53.h: 2611: struct {
[; ;pic18f27j53.h: 2612: unsigned :3;
[; ;pic18f27j53.h: 2613: unsigned T5GGO_NOT_T5DONE :1;
[; ;pic18f27j53.h: 2614: };
[; ;pic18f27j53.h: 2615: struct {
[; ;pic18f27j53.h: 2616: unsigned T5GSS :2;
[; ;pic18f27j53.h: 2617: unsigned T5GVAL :1;
[; ;pic18f27j53.h: 2618: unsigned T5GGO_nT5DONE :1;
[; ;pic18f27j53.h: 2619: unsigned T5GSPM :1;
[; ;pic18f27j53.h: 2620: unsigned T5GTM :1;
[; ;pic18f27j53.h: 2621: unsigned T5GPOL :1;
[; ;pic18f27j53.h: 2622: unsigned TMR5GE :1;
[; ;pic18f27j53.h: 2623: };
[; ;pic18f27j53.h: 2624: struct {
[; ;pic18f27j53.h: 2625: unsigned T5GSS0 :1;
[; ;pic18f27j53.h: 2626: unsigned T5GSS1 :1;
[; ;pic18f27j53.h: 2627: unsigned :1;
[; ;pic18f27j53.h: 2628: unsigned T5GGO :1;
[; ;pic18f27j53.h: 2629: };
[; ;pic18f27j53.h: 2630: struct {
[; ;pic18f27j53.h: 2631: unsigned :3;
[; ;pic18f27j53.h: 2632: unsigned NOT_T5DONE :1;
[; ;pic18f27j53.h: 2633: };
[; ;pic18f27j53.h: 2634: struct {
[; ;pic18f27j53.h: 2635: unsigned :3;
[; ;pic18f27j53.h: 2636: unsigned nT5DONE :1;
[; ;pic18f27j53.h: 2637: };
[; ;pic18f27j53.h: 2638: struct {
[; ;pic18f27j53.h: 2639: unsigned :3;
[; ;pic18f27j53.h: 2640: unsigned T5DONE :1;
[; ;pic18f27j53.h: 2641: };
[; ;pic18f27j53.h: 2642: } T5GCONbits_t;
[; ;pic18f27j53.h: 2643: extern volatile T5GCONbits_t T5GCONbits @ 0xF21;
[; ;pic18f27j53.h: 2717: extern volatile unsigned char T5CON @ 0xF22;
"2719
[; ;pic18f27j53.h: 2719: asm("T5CON equ 0F22h");
[; <" T5CON equ 0F22h ;# ">
[; ;pic18f27j53.h: 2722: typedef union {
[; ;pic18f27j53.h: 2723: struct {
[; ;pic18f27j53.h: 2724: unsigned :2;
[; ;pic18f27j53.h: 2725: unsigned NOT_T5SYNC :1;
[; ;pic18f27j53.h: 2726: };
[; ;pic18f27j53.h: 2727: struct {
[; ;pic18f27j53.h: 2728: unsigned TMR5ON :1;
[; ;pic18f27j53.h: 2729: unsigned RD16 :1;
[; ;pic18f27j53.h: 2730: unsigned nT5SYNC :1;
[; ;pic18f27j53.h: 2731: unsigned T5OSCEN :1;
[; ;pic18f27j53.h: 2732: unsigned T5CKPS :2;
[; ;pic18f27j53.h: 2733: unsigned TMR5CS :2;
[; ;pic18f27j53.h: 2734: };
[; ;pic18f27j53.h: 2735: struct {
[; ;pic18f27j53.h: 2736: unsigned :4;
[; ;pic18f27j53.h: 2737: unsigned T5CKPS0 :1;
[; ;pic18f27j53.h: 2738: unsigned T5CKPS1 :1;
[; ;pic18f27j53.h: 2739: unsigned TMR5CS0 :1;
[; ;pic18f27j53.h: 2740: unsigned TMR5CS1 :1;
[; ;pic18f27j53.h: 2741: };
[; ;pic18f27j53.h: 2742: struct {
[; ;pic18f27j53.h: 2743: unsigned :1;
[; ;pic18f27j53.h: 2744: unsigned RD165 :1;
[; ;pic18f27j53.h: 2745: };
[; ;pic18f27j53.h: 2746: struct {
[; ;pic18f27j53.h: 2747: unsigned :3;
[; ;pic18f27j53.h: 2748: unsigned SOSCEN5 :1;
[; ;pic18f27j53.h: 2749: };
[; ;pic18f27j53.h: 2750: } T5CONbits_t;
[; ;pic18f27j53.h: 2751: extern volatile T5CONbits_t T5CONbits @ 0xF22;
[; ;pic18f27j53.h: 2820: extern volatile unsigned char TMR5L @ 0xF23;
"2822
[; ;pic18f27j53.h: 2822: asm("TMR5L equ 0F23h");
[; <" TMR5L equ 0F23h ;# ">
[; ;pic18f27j53.h: 2825: typedef union {
[; ;pic18f27j53.h: 2826: struct {
[; ;pic18f27j53.h: 2827: unsigned TMR5L :8;
[; ;pic18f27j53.h: 2828: };
[; ;pic18f27j53.h: 2829: } TMR5Lbits_t;
[; ;pic18f27j53.h: 2830: extern volatile TMR5Lbits_t TMR5Lbits @ 0xF23;
[; ;pic18f27j53.h: 2839: extern volatile unsigned char TMR5H @ 0xF24;
"2841
[; ;pic18f27j53.h: 2841: asm("TMR5H equ 0F24h");
[; <" TMR5H equ 0F24h ;# ">
[; ;pic18f27j53.h: 2844: typedef union {
[; ;pic18f27j53.h: 2845: struct {
[; ;pic18f27j53.h: 2846: unsigned TMR5H :8;
[; ;pic18f27j53.h: 2847: };
[; ;pic18f27j53.h: 2848: } TMR5Hbits_t;
[; ;pic18f27j53.h: 2849: extern volatile TMR5Hbits_t TMR5Hbits @ 0xF24;
[; ;pic18f27j53.h: 2858: extern volatile unsigned char CM3CON @ 0xF25;
"2860
[; ;pic18f27j53.h: 2860: asm("CM3CON equ 0F25h");
[; <" CM3CON equ 0F25h ;# ">
[; ;pic18f27j53.h: 2863: typedef union {
[; ;pic18f27j53.h: 2864: struct {
[; ;pic18f27j53.h: 2865: unsigned CCH :2;
[; ;pic18f27j53.h: 2866: unsigned CREF :1;
[; ;pic18f27j53.h: 2867: unsigned EVPOL :2;
[; ;pic18f27j53.h: 2868: unsigned CPOL :1;
[; ;pic18f27j53.h: 2869: unsigned COE :1;
[; ;pic18f27j53.h: 2870: unsigned CON :1;
[; ;pic18f27j53.h: 2871: };
[; ;pic18f27j53.h: 2872: struct {
[; ;pic18f27j53.h: 2873: unsigned CCH0 :1;
[; ;pic18f27j53.h: 2874: unsigned CCH1 :1;
[; ;pic18f27j53.h: 2875: unsigned :1;
[; ;pic18f27j53.h: 2876: unsigned EVPOL0 :1;
[; ;pic18f27j53.h: 2877: unsigned EVPOL1 :1;
[; ;pic18f27j53.h: 2878: };
[; ;pic18f27j53.h: 2879: struct {
[; ;pic18f27j53.h: 2880: unsigned CCH03 :1;
[; ;pic18f27j53.h: 2881: };
[; ;pic18f27j53.h: 2882: struct {
[; ;pic18f27j53.h: 2883: unsigned :1;
[; ;pic18f27j53.h: 2884: unsigned CCH13 :1;
[; ;pic18f27j53.h: 2885: };
[; ;pic18f27j53.h: 2886: struct {
[; ;pic18f27j53.h: 2887: unsigned :6;
[; ;pic18f27j53.h: 2888: unsigned COE3 :1;
[; ;pic18f27j53.h: 2889: };
[; ;pic18f27j53.h: 2890: struct {
[; ;pic18f27j53.h: 2891: unsigned :7;
[; ;pic18f27j53.h: 2892: unsigned CON3 :1;
[; ;pic18f27j53.h: 2893: };
[; ;pic18f27j53.h: 2894: struct {
[; ;pic18f27j53.h: 2895: unsigned :5;
[; ;pic18f27j53.h: 2896: unsigned CPOL3 :1;
[; ;pic18f27j53.h: 2897: };
[; ;pic18f27j53.h: 2898: struct {
[; ;pic18f27j53.h: 2899: unsigned :2;
[; ;pic18f27j53.h: 2900: unsigned CREF3 :1;
[; ;pic18f27j53.h: 2901: };
[; ;pic18f27j53.h: 2902: struct {
[; ;pic18f27j53.h: 2903: unsigned :3;
[; ;pic18f27j53.h: 2904: unsigned EVPOL03 :1;
[; ;pic18f27j53.h: 2905: };
[; ;pic18f27j53.h: 2906: struct {
[; ;pic18f27j53.h: 2907: unsigned :4;
[; ;pic18f27j53.h: 2908: unsigned EVPOL13 :1;
[; ;pic18f27j53.h: 2909: };
[; ;pic18f27j53.h: 2910: } CM3CONbits_t;
[; ;pic18f27j53.h: 2911: extern volatile CM3CONbits_t CM3CONbits @ 0xF25;
[; ;pic18f27j53.h: 3005: extern volatile unsigned char UEP0 @ 0xF26;
"3007
[; ;pic18f27j53.h: 3007: asm("UEP0 equ 0F26h");
[; <" UEP0 equ 0F26h ;# ">
[; ;pic18f27j53.h: 3010: typedef union {
[; ;pic18f27j53.h: 3011: struct {
[; ;pic18f27j53.h: 3012: unsigned EPSTALL :1;
[; ;pic18f27j53.h: 3013: unsigned EPINEN :1;
[; ;pic18f27j53.h: 3014: unsigned EPOUTEN :1;
[; ;pic18f27j53.h: 3015: unsigned EPCONDIS :1;
[; ;pic18f27j53.h: 3016: unsigned EPHSHK :1;
[; ;pic18f27j53.h: 3017: };
[; ;pic18f27j53.h: 3018: struct {
[; ;pic18f27j53.h: 3019: unsigned :3;
[; ;pic18f27j53.h: 3020: unsigned EP0CONDIS :1;
[; ;pic18f27j53.h: 3021: };
[; ;pic18f27j53.h: 3022: struct {
[; ;pic18f27j53.h: 3023: unsigned :4;
[; ;pic18f27j53.h: 3024: unsigned EP0HSHK :1;
[; ;pic18f27j53.h: 3025: };
[; ;pic18f27j53.h: 3026: struct {
[; ;pic18f27j53.h: 3027: unsigned :1;
[; ;pic18f27j53.h: 3028: unsigned EP0INEN :1;
[; ;pic18f27j53.h: 3029: };
[; ;pic18f27j53.h: 3030: struct {
[; ;pic18f27j53.h: 3031: unsigned :2;
[; ;pic18f27j53.h: 3032: unsigned EP0OUTEN :1;
[; ;pic18f27j53.h: 3033: };
[; ;pic18f27j53.h: 3034: struct {
[; ;pic18f27j53.h: 3035: unsigned EP0STALL :1;
[; ;pic18f27j53.h: 3036: };
[; ;pic18f27j53.h: 3037: struct {
[; ;pic18f27j53.h: 3038: unsigned :3;
[; ;pic18f27j53.h: 3039: unsigned EPCONDIS0 :1;
[; ;pic18f27j53.h: 3040: };
[; ;pic18f27j53.h: 3041: struct {
[; ;pic18f27j53.h: 3042: unsigned :4;
[; ;pic18f27j53.h: 3043: unsigned EPHSHK0 :1;
[; ;pic18f27j53.h: 3044: };
[; ;pic18f27j53.h: 3045: struct {
[; ;pic18f27j53.h: 3046: unsigned :1;
[; ;pic18f27j53.h: 3047: unsigned EPINEN0 :1;
[; ;pic18f27j53.h: 3048: };
[; ;pic18f27j53.h: 3049: struct {
[; ;pic18f27j53.h: 3050: unsigned :2;
[; ;pic18f27j53.h: 3051: unsigned EPOUTEN0 :1;
[; ;pic18f27j53.h: 3052: };
[; ;pic18f27j53.h: 3053: struct {
[; ;pic18f27j53.h: 3054: unsigned EPSTALL0 :1;
[; ;pic18f27j53.h: 3055: };
[; ;pic18f27j53.h: 3056: } UEP0bits_t;
[; ;pic18f27j53.h: 3057: extern volatile UEP0bits_t UEP0bits @ 0xF26;
[; ;pic18f27j53.h: 3136: extern volatile unsigned char UEP1 @ 0xF27;
"3138
[; ;pic18f27j53.h: 3138: asm("UEP1 equ 0F27h");
[; <" UEP1 equ 0F27h ;# ">
[; ;pic18f27j53.h: 3141: typedef union {
[; ;pic18f27j53.h: 3142: struct {
[; ;pic18f27j53.h: 3143: unsigned EPSTALL :1;
[; ;pic18f27j53.h: 3144: unsigned EPINEN :1;
[; ;pic18f27j53.h: 3145: unsigned EPOUTEN :1;
[; ;pic18f27j53.h: 3146: unsigned EPCONDIS :1;
[; ;pic18f27j53.h: 3147: unsigned EPHSHK :1;
[; ;pic18f27j53.h: 3148: };
[; ;pic18f27j53.h: 3149: struct {
[; ;pic18f27j53.h: 3150: unsigned :3;
[; ;pic18f27j53.h: 3151: unsigned EP1CONDIS :1;
[; ;pic18f27j53.h: 3152: };
[; ;pic18f27j53.h: 3153: struct {
[; ;pic18f27j53.h: 3154: unsigned :4;
[; ;pic18f27j53.h: 3155: unsigned EP1HSHK :1;
[; ;pic18f27j53.h: 3156: };
[; ;pic18f27j53.h: 3157: struct {
[; ;pic18f27j53.h: 3158: unsigned :1;
[; ;pic18f27j53.h: 3159: unsigned EP1INEN :1;
[; ;pic18f27j53.h: 3160: };
[; ;pic18f27j53.h: 3161: struct {
[; ;pic18f27j53.h: 3162: unsigned :2;
[; ;pic18f27j53.h: 3163: unsigned EP1OUTEN :1;
[; ;pic18f27j53.h: 3164: };
[; ;pic18f27j53.h: 3165: struct {
[; ;pic18f27j53.h: 3166: unsigned EP1STALL :1;
[; ;pic18f27j53.h: 3167: };
[; ;pic18f27j53.h: 3168: struct {
[; ;pic18f27j53.h: 3169: unsigned :3;
[; ;pic18f27j53.h: 3170: unsigned EPCONDIS1 :1;
[; ;pic18f27j53.h: 3171: };
[; ;pic18f27j53.h: 3172: struct {
[; ;pic18f27j53.h: 3173: unsigned :4;
[; ;pic18f27j53.h: 3174: unsigned EPHSHK1 :1;
[; ;pic18f27j53.h: 3175: };
[; ;pic18f27j53.h: 3176: struct {
[; ;pic18f27j53.h: 3177: unsigned :1;
[; ;pic18f27j53.h: 3178: unsigned EPINEN1 :1;
[; ;pic18f27j53.h: 3179: };
[; ;pic18f27j53.h: 3180: struct {
[; ;pic18f27j53.h: 3181: unsigned :2;
[; ;pic18f27j53.h: 3182: unsigned EPOUTEN1 :1;
[; ;pic18f27j53.h: 3183: };
[; ;pic18f27j53.h: 3184: struct {
[; ;pic18f27j53.h: 3185: unsigned EPSTALL1 :1;
[; ;pic18f27j53.h: 3186: };
[; ;pic18f27j53.h: 3187: } UEP1bits_t;
[; ;pic18f27j53.h: 3188: extern volatile UEP1bits_t UEP1bits @ 0xF27;
[; ;pic18f27j53.h: 3267: extern volatile unsigned char UEP2 @ 0xF28;
"3269
[; ;pic18f27j53.h: 3269: asm("UEP2 equ 0F28h");
[; <" UEP2 equ 0F28h ;# ">
[; ;pic18f27j53.h: 3272: typedef union {
[; ;pic18f27j53.h: 3273: struct {
[; ;pic18f27j53.h: 3274: unsigned EPSTALL :1;
[; ;pic18f27j53.h: 3275: unsigned EPINEN :1;
[; ;pic18f27j53.h: 3276: unsigned EPOUTEN :1;
[; ;pic18f27j53.h: 3277: unsigned EPCONDIS :1;
[; ;pic18f27j53.h: 3278: unsigned EPHSHK :1;
[; ;pic18f27j53.h: 3279: };
[; ;pic18f27j53.h: 3280: struct {
[; ;pic18f27j53.h: 3281: unsigned :3;
[; ;pic18f27j53.h: 3282: unsigned EP2CONDIS :1;
[; ;pic18f27j53.h: 3283: };
[; ;pic18f27j53.h: 3284: struct {
[; ;pic18f27j53.h: 3285: unsigned :4;
[; ;pic18f27j53.h: 3286: unsigned EP2HSHK :1;
[; ;pic18f27j53.h: 3287: };
[; ;pic18f27j53.h: 3288: struct {
[; ;pic18f27j53.h: 3289: unsigned :1;
[; ;pic18f27j53.h: 3290: unsigned EP2INEN :1;
[; ;pic18f27j53.h: 3291: };
[; ;pic18f27j53.h: 3292: struct {
[; ;pic18f27j53.h: 3293: unsigned :2;
[; ;pic18f27j53.h: 3294: unsigned EP2OUTEN :1;
[; ;pic18f27j53.h: 3295: };
[; ;pic18f27j53.h: 3296: struct {
[; ;pic18f27j53.h: 3297: unsigned EP2STALL :1;
[; ;pic18f27j53.h: 3298: };
[; ;pic18f27j53.h: 3299: struct {
[; ;pic18f27j53.h: 3300: unsigned :3;
[; ;pic18f27j53.h: 3301: unsigned EPCONDIS2 :1;
[; ;pic18f27j53.h: 3302: };
[; ;pic18f27j53.h: 3303: struct {
[; ;pic18f27j53.h: 3304: unsigned :4;
[; ;pic18f27j53.h: 3305: unsigned EPHSHK2 :1;
[; ;pic18f27j53.h: 3306: };
[; ;pic18f27j53.h: 3307: struct {
[; ;pic18f27j53.h: 3308: unsigned :1;
[; ;pic18f27j53.h: 3309: unsigned EPINEN2 :1;
[; ;pic18f27j53.h: 3310: };
[; ;pic18f27j53.h: 3311: struct {
[; ;pic18f27j53.h: 3312: unsigned :2;
[; ;pic18f27j53.h: 3313: unsigned EPOUTEN2 :1;
[; ;pic18f27j53.h: 3314: };
[; ;pic18f27j53.h: 3315: struct {
[; ;pic18f27j53.h: 3316: unsigned EPSTALL2 :1;
[; ;pic18f27j53.h: 3317: };
[; ;pic18f27j53.h: 3318: } UEP2bits_t;
[; ;pic18f27j53.h: 3319: extern volatile UEP2bits_t UEP2bits @ 0xF28;
[; ;pic18f27j53.h: 3398: extern volatile unsigned char UEP3 @ 0xF29;
"3400
[; ;pic18f27j53.h: 3400: asm("UEP3 equ 0F29h");
[; <" UEP3 equ 0F29h ;# ">
[; ;pic18f27j53.h: 3403: typedef union {
[; ;pic18f27j53.h: 3404: struct {
[; ;pic18f27j53.h: 3405: unsigned EPSTALL :1;
[; ;pic18f27j53.h: 3406: unsigned EPINEN :1;
[; ;pic18f27j53.h: 3407: unsigned EPOUTEN :1;
[; ;pic18f27j53.h: 3408: unsigned EPCONDIS :1;
[; ;pic18f27j53.h: 3409: unsigned EPHSHK :1;
[; ;pic18f27j53.h: 3410: };
[; ;pic18f27j53.h: 3411: struct {
[; ;pic18f27j53.h: 3412: unsigned :3;
[; ;pic18f27j53.h: 3413: unsigned EP3CONDIS :1;
[; ;pic18f27j53.h: 3414: };
[; ;pic18f27j53.h: 3415: struct {
[; ;pic18f27j53.h: 3416: unsigned :4;
[; ;pic18f27j53.h: 3417: unsigned EP3HSHK :1;
[; ;pic18f27j53.h: 3418: };
[; ;pic18f27j53.h: 3419: struct {
[; ;pic18f27j53.h: 3420: unsigned :1;
[; ;pic18f27j53.h: 3421: unsigned EP3INEN :1;
[; ;pic18f27j53.h: 3422: };
[; ;pic18f27j53.h: 3423: struct {
[; ;pic18f27j53.h: 3424: unsigned :2;
[; ;pic18f27j53.h: 3425: unsigned EP3OUTEN :1;
[; ;pic18f27j53.h: 3426: };
[; ;pic18f27j53.h: 3427: struct {
[; ;pic18f27j53.h: 3428: unsigned EP3STALL :1;
[; ;pic18f27j53.h: 3429: };
[; ;pic18f27j53.h: 3430: struct {
[; ;pic18f27j53.h: 3431: unsigned :3;
[; ;pic18f27j53.h: 3432: unsigned EPCONDIS3 :1;
[; ;pic18f27j53.h: 3433: };
[; ;pic18f27j53.h: 3434: struct {
[; ;pic18f27j53.h: 3435: unsigned :4;
[; ;pic18f27j53.h: 3436: unsigned EPHSHK3 :1;
[; ;pic18f27j53.h: 3437: };
[; ;pic18f27j53.h: 3438: struct {
[; ;pic18f27j53.h: 3439: unsigned :1;
[; ;pic18f27j53.h: 3440: unsigned EPINEN3 :1;
[; ;pic18f27j53.h: 3441: };
[; ;pic18f27j53.h: 3442: struct {
[; ;pic18f27j53.h: 3443: unsigned :2;
[; ;pic18f27j53.h: 3444: unsigned EPOUTEN3 :1;
[; ;pic18f27j53.h: 3445: };
[; ;pic18f27j53.h: 3446: struct {
[; ;pic18f27j53.h: 3447: unsigned EPSTALL3 :1;
[; ;pic18f27j53.h: 3448: };
[; ;pic18f27j53.h: 3449: } UEP3bits_t;
[; ;pic18f27j53.h: 3450: extern volatile UEP3bits_t UEP3bits @ 0xF29;
[; ;pic18f27j53.h: 3529: extern volatile unsigned char UEP4 @ 0xF2A;
"3531
[; ;pic18f27j53.h: 3531: asm("UEP4 equ 0F2Ah");
[; <" UEP4 equ 0F2Ah ;# ">
[; ;pic18f27j53.h: 3534: typedef union {
[; ;pic18f27j53.h: 3535: struct {
[; ;pic18f27j53.h: 3536: unsigned EPSTALL :1;
[; ;pic18f27j53.h: 3537: unsigned EPINEN :1;
[; ;pic18f27j53.h: 3538: unsigned EPOUTEN :1;
[; ;pic18f27j53.h: 3539: unsigned EPCONDIS :1;
[; ;pic18f27j53.h: 3540: unsigned EPHSHK :1;
[; ;pic18f27j53.h: 3541: };
[; ;pic18f27j53.h: 3542: struct {
[; ;pic18f27j53.h: 3543: unsigned :3;
[; ;pic18f27j53.h: 3544: unsigned EP4CONDIS :1;
[; ;pic18f27j53.h: 3545: };
[; ;pic18f27j53.h: 3546: struct {
[; ;pic18f27j53.h: 3547: unsigned :4;
[; ;pic18f27j53.h: 3548: unsigned EP4HSHK :1;
[; ;pic18f27j53.h: 3549: };
[; ;pic18f27j53.h: 3550: struct {
[; ;pic18f27j53.h: 3551: unsigned :1;
[; ;pic18f27j53.h: 3552: unsigned EP4INEN :1;
[; ;pic18f27j53.h: 3553: };
[; ;pic18f27j53.h: 3554: struct {
[; ;pic18f27j53.h: 3555: unsigned :2;
[; ;pic18f27j53.h: 3556: unsigned EP4OUTEN :1;
[; ;pic18f27j53.h: 3557: };
[; ;pic18f27j53.h: 3558: struct {
[; ;pic18f27j53.h: 3559: unsigned EP4STALL :1;
[; ;pic18f27j53.h: 3560: };
[; ;pic18f27j53.h: 3561: struct {
[; ;pic18f27j53.h: 3562: unsigned :3;
[; ;pic18f27j53.h: 3563: unsigned EPCONDIS4 :1;
[; ;pic18f27j53.h: 3564: };
[; ;pic18f27j53.h: 3565: struct {
[; ;pic18f27j53.h: 3566: unsigned :4;
[; ;pic18f27j53.h: 3567: unsigned EPHSHK4 :1;
[; ;pic18f27j53.h: 3568: };
[; ;pic18f27j53.h: 3569: struct {
[; ;pic18f27j53.h: 3570: unsigned :1;
[; ;pic18f27j53.h: 3571: unsigned EPINEN4 :1;
[; ;pic18f27j53.h: 3572: };
[; ;pic18f27j53.h: 3573: struct {
[; ;pic18f27j53.h: 3574: unsigned :2;
[; ;pic18f27j53.h: 3575: unsigned EPOUTEN4 :1;
[; ;pic18f27j53.h: 3576: };
[; ;pic18f27j53.h: 3577: struct {
[; ;pic18f27j53.h: 3578: unsigned EPSTALL4 :1;
[; ;pic18f27j53.h: 3579: };
[; ;pic18f27j53.h: 3580: } UEP4bits_t;
[; ;pic18f27j53.h: 3581: extern volatile UEP4bits_t UEP4bits @ 0xF2A;
[; ;pic18f27j53.h: 3660: extern volatile unsigned char UEP5 @ 0xF2B;
"3662
[; ;pic18f27j53.h: 3662: asm("UEP5 equ 0F2Bh");
[; <" UEP5 equ 0F2Bh ;# ">
[; ;pic18f27j53.h: 3665: typedef union {
[; ;pic18f27j53.h: 3666: struct {
[; ;pic18f27j53.h: 3667: unsigned EPSTALL :1;
[; ;pic18f27j53.h: 3668: unsigned EPINEN :1;
[; ;pic18f27j53.h: 3669: unsigned EPOUTEN :1;
[; ;pic18f27j53.h: 3670: unsigned EPCONDIS :1;
[; ;pic18f27j53.h: 3671: unsigned EPHSHK :1;
[; ;pic18f27j53.h: 3672: };
[; ;pic18f27j53.h: 3673: struct {
[; ;pic18f27j53.h: 3674: unsigned :3;
[; ;pic18f27j53.h: 3675: unsigned EP5CONDIS :1;
[; ;pic18f27j53.h: 3676: };
[; ;pic18f27j53.h: 3677: struct {
[; ;pic18f27j53.h: 3678: unsigned :4;
[; ;pic18f27j53.h: 3679: unsigned EP5HSHK :1;
[; ;pic18f27j53.h: 3680: };
[; ;pic18f27j53.h: 3681: struct {
[; ;pic18f27j53.h: 3682: unsigned :1;
[; ;pic18f27j53.h: 3683: unsigned EP5INEN :1;
[; ;pic18f27j53.h: 3684: };
[; ;pic18f27j53.h: 3685: struct {
[; ;pic18f27j53.h: 3686: unsigned :2;
[; ;pic18f27j53.h: 3687: unsigned EP5OUTEN :1;
[; ;pic18f27j53.h: 3688: };
[; ;pic18f27j53.h: 3689: struct {
[; ;pic18f27j53.h: 3690: unsigned EP5STALL :1;
[; ;pic18f27j53.h: 3691: };
[; ;pic18f27j53.h: 3692: struct {
[; ;pic18f27j53.h: 3693: unsigned :3;
[; ;pic18f27j53.h: 3694: unsigned EPCONDIS5 :1;
[; ;pic18f27j53.h: 3695: };
[; ;pic18f27j53.h: 3696: struct {
[; ;pic18f27j53.h: 3697: unsigned :4;
[; ;pic18f27j53.h: 3698: unsigned EPHSHK5 :1;
[; ;pic18f27j53.h: 3699: };
[; ;pic18f27j53.h: 3700: struct {
[; ;pic18f27j53.h: 3701: unsigned :1;
[; ;pic18f27j53.h: 3702: unsigned EPINEN5 :1;
[; ;pic18f27j53.h: 3703: };
[; ;pic18f27j53.h: 3704: struct {
[; ;pic18f27j53.h: 3705: unsigned :2;
[; ;pic18f27j53.h: 3706: unsigned EPOUTEN5 :1;
[; ;pic18f27j53.h: 3707: };
[; ;pic18f27j53.h: 3708: struct {
[; ;pic18f27j53.h: 3709: unsigned EPSTALL5 :1;
[; ;pic18f27j53.h: 3710: };
[; ;pic18f27j53.h: 3711: } UEP5bits_t;
[; ;pic18f27j53.h: 3712: extern volatile UEP5bits_t UEP5bits @ 0xF2B;
[; ;pic18f27j53.h: 3791: extern volatile unsigned char UEP6 @ 0xF2C;
"3793
[; ;pic18f27j53.h: 3793: asm("UEP6 equ 0F2Ch");
[; <" UEP6 equ 0F2Ch ;# ">
[; ;pic18f27j53.h: 3796: typedef union {
[; ;pic18f27j53.h: 3797: struct {
[; ;pic18f27j53.h: 3798: unsigned EPSTALL :1;
[; ;pic18f27j53.h: 3799: unsigned EPINEN :1;
[; ;pic18f27j53.h: 3800: unsigned EPOUTEN :1;
[; ;pic18f27j53.h: 3801: unsigned EPCONDIS :1;
[; ;pic18f27j53.h: 3802: unsigned EPHSHK :1;
[; ;pic18f27j53.h: 3803: };
[; ;pic18f27j53.h: 3804: struct {
[; ;pic18f27j53.h: 3805: unsigned :3;
[; ;pic18f27j53.h: 3806: unsigned EP6CONDIS :1;
[; ;pic18f27j53.h: 3807: };
[; ;pic18f27j53.h: 3808: struct {
[; ;pic18f27j53.h: 3809: unsigned :4;
[; ;pic18f27j53.h: 3810: unsigned EP6HSHK :1;
[; ;pic18f27j53.h: 3811: };
[; ;pic18f27j53.h: 3812: struct {
[; ;pic18f27j53.h: 3813: unsigned :1;
[; ;pic18f27j53.h: 3814: unsigned EP6INEN :1;
[; ;pic18f27j53.h: 3815: };
[; ;pic18f27j53.h: 3816: struct {
[; ;pic18f27j53.h: 3817: unsigned :2;
[; ;pic18f27j53.h: 3818: unsigned EP6OUTEN :1;
[; ;pic18f27j53.h: 3819: };
[; ;pic18f27j53.h: 3820: struct {
[; ;pic18f27j53.h: 3821: unsigned EP6STALL :1;
[; ;pic18f27j53.h: 3822: };
[; ;pic18f27j53.h: 3823: struct {
[; ;pic18f27j53.h: 3824: unsigned :3;
[; ;pic18f27j53.h: 3825: unsigned EPCONDIS6 :1;
[; ;pic18f27j53.h: 3826: };
[; ;pic18f27j53.h: 3827: struct {
[; ;pic18f27j53.h: 3828: unsigned :4;
[; ;pic18f27j53.h: 3829: unsigned EPHSHK6 :1;
[; ;pic18f27j53.h: 3830: };
[; ;pic18f27j53.h: 3831: struct {
[; ;pic18f27j53.h: 3832: unsigned :1;
[; ;pic18f27j53.h: 3833: unsigned EPINEN6 :1;
[; ;pic18f27j53.h: 3834: };
[; ;pic18f27j53.h: 3835: struct {
[; ;pic18f27j53.h: 3836: unsigned :2;
[; ;pic18f27j53.h: 3837: unsigned EPOUTEN6 :1;
[; ;pic18f27j53.h: 3838: };
[; ;pic18f27j53.h: 3839: struct {
[; ;pic18f27j53.h: 3840: unsigned EPSTALL6 :1;
[; ;pic18f27j53.h: 3841: };
[; ;pic18f27j53.h: 3842: } UEP6bits_t;
[; ;pic18f27j53.h: 3843: extern volatile UEP6bits_t UEP6bits @ 0xF2C;
[; ;pic18f27j53.h: 3922: extern volatile unsigned char UEP7 @ 0xF2D;
"3924
[; ;pic18f27j53.h: 3924: asm("UEP7 equ 0F2Dh");
[; <" UEP7 equ 0F2Dh ;# ">
[; ;pic18f27j53.h: 3927: typedef union {
[; ;pic18f27j53.h: 3928: struct {
[; ;pic18f27j53.h: 3929: unsigned EPSTALL :1;
[; ;pic18f27j53.h: 3930: unsigned EPINEN :1;
[; ;pic18f27j53.h: 3931: unsigned EPOUTEN :1;
[; ;pic18f27j53.h: 3932: unsigned EPCONDIS :1;
[; ;pic18f27j53.h: 3933: unsigned EPHSHK :1;
[; ;pic18f27j53.h: 3934: };
[; ;pic18f27j53.h: 3935: struct {
[; ;pic18f27j53.h: 3936: unsigned :3;
[; ;pic18f27j53.h: 3937: unsigned EP7CONDIS :1;
[; ;pic18f27j53.h: 3938: };
[; ;pic18f27j53.h: 3939: struct {
[; ;pic18f27j53.h: 3940: unsigned :4;
[; ;pic18f27j53.h: 3941: unsigned EP7HSHK :1;
[; ;pic18f27j53.h: 3942: };
[; ;pic18f27j53.h: 3943: struct {
[; ;pic18f27j53.h: 3944: unsigned :1;
[; ;pic18f27j53.h: 3945: unsigned EP7INEN :1;
[; ;pic18f27j53.h: 3946: };
[; ;pic18f27j53.h: 3947: struct {
[; ;pic18f27j53.h: 3948: unsigned :2;
[; ;pic18f27j53.h: 3949: unsigned EP7OUTEN :1;
[; ;pic18f27j53.h: 3950: };
[; ;pic18f27j53.h: 3951: struct {
[; ;pic18f27j53.h: 3952: unsigned EP7STALL :1;
[; ;pic18f27j53.h: 3953: };
[; ;pic18f27j53.h: 3954: struct {
[; ;pic18f27j53.h: 3955: unsigned :3;
[; ;pic18f27j53.h: 3956: unsigned EPCONDIS7 :1;
[; ;pic18f27j53.h: 3957: };
[; ;pic18f27j53.h: 3958: struct {
[; ;pic18f27j53.h: 3959: unsigned :4;
[; ;pic18f27j53.h: 3960: unsigned EPHSHK7 :1;
[; ;pic18f27j53.h: 3961: };
[; ;pic18f27j53.h: 3962: struct {
[; ;pic18f27j53.h: 3963: unsigned :1;
[; ;pic18f27j53.h: 3964: unsigned EPINEN7 :1;
[; ;pic18f27j53.h: 3965: };
[; ;pic18f27j53.h: 3966: struct {
[; ;pic18f27j53.h: 3967: unsigned :2;
[; ;pic18f27j53.h: 3968: unsigned EPOUTEN7 :1;
[; ;pic18f27j53.h: 3969: };
[; ;pic18f27j53.h: 3970: struct {
[; ;pic18f27j53.h: 3971: unsigned EPSTALL7 :1;
[; ;pic18f27j53.h: 3972: };
[; ;pic18f27j53.h: 3973: } UEP7bits_t;
[; ;pic18f27j53.h: 3974: extern volatile UEP7bits_t UEP7bits @ 0xF2D;
[; ;pic18f27j53.h: 4053: extern volatile unsigned char UEP8 @ 0xF2E;
"4055
[; ;pic18f27j53.h: 4055: asm("UEP8 equ 0F2Eh");
[; <" UEP8 equ 0F2Eh ;# ">
[; ;pic18f27j53.h: 4058: typedef union {
[; ;pic18f27j53.h: 4059: struct {
[; ;pic18f27j53.h: 4060: unsigned EPSTALL :1;
[; ;pic18f27j53.h: 4061: unsigned EPINEN :1;
[; ;pic18f27j53.h: 4062: unsigned EPOUTEN :1;
[; ;pic18f27j53.h: 4063: unsigned EPCONDIS :1;
[; ;pic18f27j53.h: 4064: unsigned EPHSHK :1;
[; ;pic18f27j53.h: 4065: };
[; ;pic18f27j53.h: 4066: struct {
[; ;pic18f27j53.h: 4067: unsigned :3;
[; ;pic18f27j53.h: 4068: unsigned EPCONDIS8 :1;
[; ;pic18f27j53.h: 4069: };
[; ;pic18f27j53.h: 4070: struct {
[; ;pic18f27j53.h: 4071: unsigned :4;
[; ;pic18f27j53.h: 4072: unsigned EPHSHK8 :1;
[; ;pic18f27j53.h: 4073: };
[; ;pic18f27j53.h: 4074: struct {
[; ;pic18f27j53.h: 4075: unsigned :1;
[; ;pic18f27j53.h: 4076: unsigned EPINEN8 :1;
[; ;pic18f27j53.h: 4077: };
[; ;pic18f27j53.h: 4078: struct {
[; ;pic18f27j53.h: 4079: unsigned :2;
[; ;pic18f27j53.h: 4080: unsigned EPOUTEN8 :1;
[; ;pic18f27j53.h: 4081: };
[; ;pic18f27j53.h: 4082: struct {
[; ;pic18f27j53.h: 4083: unsigned EPSTALL8 :1;
[; ;pic18f27j53.h: 4084: };
[; ;pic18f27j53.h: 4085: } UEP8bits_t;
[; ;pic18f27j53.h: 4086: extern volatile UEP8bits_t UEP8bits @ 0xF2E;
[; ;pic18f27j53.h: 4140: extern volatile unsigned char UEP9 @ 0xF2F;
"4142
[; ;pic18f27j53.h: 4142: asm("UEP9 equ 0F2Fh");
[; <" UEP9 equ 0F2Fh ;# ">
[; ;pic18f27j53.h: 4145: typedef union {
[; ;pic18f27j53.h: 4146: struct {
[; ;pic18f27j53.h: 4147: unsigned EPSTALL :1;
[; ;pic18f27j53.h: 4148: unsigned EPINEN :1;
[; ;pic18f27j53.h: 4149: unsigned EPOUTEN :1;
[; ;pic18f27j53.h: 4150: unsigned EPCONDIS :1;
[; ;pic18f27j53.h: 4151: unsigned EPHSHK :1;
[; ;pic18f27j53.h: 4152: };
[; ;pic18f27j53.h: 4153: struct {
[; ;pic18f27j53.h: 4154: unsigned :3;
[; ;pic18f27j53.h: 4155: unsigned EPCONDIS9 :1;
[; ;pic18f27j53.h: 4156: };
[; ;pic18f27j53.h: 4157: struct {
[; ;pic18f27j53.h: 4158: unsigned :4;
[; ;pic18f27j53.h: 4159: unsigned EPHSHK9 :1;
[; ;pic18f27j53.h: 4160: };
[; ;pic18f27j53.h: 4161: struct {
[; ;pic18f27j53.h: 4162: unsigned :1;
[; ;pic18f27j53.h: 4163: unsigned EPINEN9 :1;
[; ;pic18f27j53.h: 4164: };
[; ;pic18f27j53.h: 4165: struct {
[; ;pic18f27j53.h: 4166: unsigned :2;
[; ;pic18f27j53.h: 4167: unsigned EPOUTEN9 :1;
[; ;pic18f27j53.h: 4168: };
[; ;pic18f27j53.h: 4169: struct {
[; ;pic18f27j53.h: 4170: unsigned EPSTALL9 :1;
[; ;pic18f27j53.h: 4171: };
[; ;pic18f27j53.h: 4172: } UEP9bits_t;
[; ;pic18f27j53.h: 4173: extern volatile UEP9bits_t UEP9bits @ 0xF2F;
[; ;pic18f27j53.h: 4227: extern volatile unsigned char UEP10 @ 0xF30;
"4229
[; ;pic18f27j53.h: 4229: asm("UEP10 equ 0F30h");
[; <" UEP10 equ 0F30h ;# ">
[; ;pic18f27j53.h: 4232: typedef union {
[; ;pic18f27j53.h: 4233: struct {
[; ;pic18f27j53.h: 4234: unsigned EPSTALL :1;
[; ;pic18f27j53.h: 4235: unsigned EPINEN :1;
[; ;pic18f27j53.h: 4236: unsigned EPOUTEN :1;
[; ;pic18f27j53.h: 4237: unsigned EPCONDIS :1;
[; ;pic18f27j53.h: 4238: unsigned EPHSHK :1;
[; ;pic18f27j53.h: 4239: };
[; ;pic18f27j53.h: 4240: struct {
[; ;pic18f27j53.h: 4241: unsigned :3;
[; ;pic18f27j53.h: 4242: unsigned EPCONDIS10 :1;
[; ;pic18f27j53.h: 4243: };
[; ;pic18f27j53.h: 4244: struct {
[; ;pic18f27j53.h: 4245: unsigned :4;
[; ;pic18f27j53.h: 4246: unsigned EPHSHK10 :1;
[; ;pic18f27j53.h: 4247: };
[; ;pic18f27j53.h: 4248: struct {
[; ;pic18f27j53.h: 4249: unsigned :1;
[; ;pic18f27j53.h: 4250: unsigned EPINEN10 :1;
[; ;pic18f27j53.h: 4251: };
[; ;pic18f27j53.h: 4252: struct {
[; ;pic18f27j53.h: 4253: unsigned :2;
[; ;pic18f27j53.h: 4254: unsigned EPOUTEN10 :1;
[; ;pic18f27j53.h: 4255: };
[; ;pic18f27j53.h: 4256: struct {
[; ;pic18f27j53.h: 4257: unsigned EPSTALL10 :1;
[; ;pic18f27j53.h: 4258: };
[; ;pic18f27j53.h: 4259: } UEP10bits_t;
[; ;pic18f27j53.h: 4260: extern volatile UEP10bits_t UEP10bits @ 0xF30;
[; ;pic18f27j53.h: 4314: extern volatile unsigned char UEP11 @ 0xF31;
"4316
[; ;pic18f27j53.h: 4316: asm("UEP11 equ 0F31h");
[; <" UEP11 equ 0F31h ;# ">
[; ;pic18f27j53.h: 4319: typedef union {
[; ;pic18f27j53.h: 4320: struct {
[; ;pic18f27j53.h: 4321: unsigned EPSTALL :1;
[; ;pic18f27j53.h: 4322: unsigned EPINEN :1;
[; ;pic18f27j53.h: 4323: unsigned EPOUTEN :1;
[; ;pic18f27j53.h: 4324: unsigned EPCONDIS :1;
[; ;pic18f27j53.h: 4325: unsigned EPHSHK :1;
[; ;pic18f27j53.h: 4326: };
[; ;pic18f27j53.h: 4327: struct {
[; ;pic18f27j53.h: 4328: unsigned :3;
[; ;pic18f27j53.h: 4329: unsigned EPCONDIS11 :1;
[; ;pic18f27j53.h: 4330: };
[; ;pic18f27j53.h: 4331: struct {
[; ;pic18f27j53.h: 4332: unsigned :4;
[; ;pic18f27j53.h: 4333: unsigned EPHSHK11 :1;
[; ;pic18f27j53.h: 4334: };
[; ;pic18f27j53.h: 4335: struct {
[; ;pic18f27j53.h: 4336: unsigned :1;
[; ;pic18f27j53.h: 4337: unsigned EPINEN11 :1;
[; ;pic18f27j53.h: 4338: };
[; ;pic18f27j53.h: 4339: struct {
[; ;pic18f27j53.h: 4340: unsigned :2;
[; ;pic18f27j53.h: 4341: unsigned EPOUTEN11 :1;
[; ;pic18f27j53.h: 4342: };
[; ;pic18f27j53.h: 4343: struct {
[; ;pic18f27j53.h: 4344: unsigned EPSTALL11 :1;
[; ;pic18f27j53.h: 4345: };
[; ;pic18f27j53.h: 4346: } UEP11bits_t;
[; ;pic18f27j53.h: 4347: extern volatile UEP11bits_t UEP11bits @ 0xF31;
[; ;pic18f27j53.h: 4401: extern volatile unsigned char UEP12 @ 0xF32;
"4403
[; ;pic18f27j53.h: 4403: asm("UEP12 equ 0F32h");
[; <" UEP12 equ 0F32h ;# ">
[; ;pic18f27j53.h: 4406: typedef union {
[; ;pic18f27j53.h: 4407: struct {
[; ;pic18f27j53.h: 4408: unsigned EPSTALL :1;
[; ;pic18f27j53.h: 4409: unsigned EPINEN :1;
[; ;pic18f27j53.h: 4410: unsigned EPOUTEN :1;
[; ;pic18f27j53.h: 4411: unsigned EPCONDIS :1;
[; ;pic18f27j53.h: 4412: unsigned EPHSHK :1;
[; ;pic18f27j53.h: 4413: };
[; ;pic18f27j53.h: 4414: struct {
[; ;pic18f27j53.h: 4415: unsigned :3;
[; ;pic18f27j53.h: 4416: unsigned EPCONDIS12 :1;
[; ;pic18f27j53.h: 4417: };
[; ;pic18f27j53.h: 4418: struct {
[; ;pic18f27j53.h: 4419: unsigned :4;
[; ;pic18f27j53.h: 4420: unsigned EPHSHK12 :1;
[; ;pic18f27j53.h: 4421: };
[; ;pic18f27j53.h: 4422: struct {
[; ;pic18f27j53.h: 4423: unsigned :1;
[; ;pic18f27j53.h: 4424: unsigned EPINEN12 :1;
[; ;pic18f27j53.h: 4425: };
[; ;pic18f27j53.h: 4426: struct {
[; ;pic18f27j53.h: 4427: unsigned :2;
[; ;pic18f27j53.h: 4428: unsigned EPOUTEN12 :1;
[; ;pic18f27j53.h: 4429: };
[; ;pic18f27j53.h: 4430: struct {
[; ;pic18f27j53.h: 4431: unsigned EPSTALL12 :1;
[; ;pic18f27j53.h: 4432: };
[; ;pic18f27j53.h: 4433: } UEP12bits_t;
[; ;pic18f27j53.h: 4434: extern volatile UEP12bits_t UEP12bits @ 0xF32;
[; ;pic18f27j53.h: 4488: extern volatile unsigned char UEP13 @ 0xF33;
"4490
[; ;pic18f27j53.h: 4490: asm("UEP13 equ 0F33h");
[; <" UEP13 equ 0F33h ;# ">
[; ;pic18f27j53.h: 4493: typedef union {
[; ;pic18f27j53.h: 4494: struct {
[; ;pic18f27j53.h: 4495: unsigned EPSTALL :1;
[; ;pic18f27j53.h: 4496: unsigned EPINEN :1;
[; ;pic18f27j53.h: 4497: unsigned EPOUTEN :1;
[; ;pic18f27j53.h: 4498: unsigned EPCONDIS :1;
[; ;pic18f27j53.h: 4499: unsigned EPHSHK :1;
[; ;pic18f27j53.h: 4500: };
[; ;pic18f27j53.h: 4501: struct {
[; ;pic18f27j53.h: 4502: unsigned :3;
[; ;pic18f27j53.h: 4503: unsigned EPCONDIS13 :1;
[; ;pic18f27j53.h: 4504: };
[; ;pic18f27j53.h: 4505: struct {
[; ;pic18f27j53.h: 4506: unsigned :4;
[; ;pic18f27j53.h: 4507: unsigned EPHSHK13 :1;
[; ;pic18f27j53.h: 4508: };
[; ;pic18f27j53.h: 4509: struct {
[; ;pic18f27j53.h: 4510: unsigned :1;
[; ;pic18f27j53.h: 4511: unsigned EPINEN13 :1;
[; ;pic18f27j53.h: 4512: };
[; ;pic18f27j53.h: 4513: struct {
[; ;pic18f27j53.h: 4514: unsigned :2;
[; ;pic18f27j53.h: 4515: unsigned EPOUTEN13 :1;
[; ;pic18f27j53.h: 4516: };
[; ;pic18f27j53.h: 4517: struct {
[; ;pic18f27j53.h: 4518: unsigned EPSTALL13 :1;
[; ;pic18f27j53.h: 4519: };
[; ;pic18f27j53.h: 4520: } UEP13bits_t;
[; ;pic18f27j53.h: 4521: extern volatile UEP13bits_t UEP13bits @ 0xF33;
[; ;pic18f27j53.h: 4575: extern volatile unsigned char UEP14 @ 0xF34;
"4577
[; ;pic18f27j53.h: 4577: asm("UEP14 equ 0F34h");
[; <" UEP14 equ 0F34h ;# ">
[; ;pic18f27j53.h: 4580: typedef union {
[; ;pic18f27j53.h: 4581: struct {
[; ;pic18f27j53.h: 4582: unsigned EPSTALL :1;
[; ;pic18f27j53.h: 4583: unsigned EPINEN :1;
[; ;pic18f27j53.h: 4584: unsigned EPOUTEN :1;
[; ;pic18f27j53.h: 4585: unsigned EPCONDIS :1;
[; ;pic18f27j53.h: 4586: unsigned EPHSHK :1;
[; ;pic18f27j53.h: 4587: };
[; ;pic18f27j53.h: 4588: struct {
[; ;pic18f27j53.h: 4589: unsigned :3;
[; ;pic18f27j53.h: 4590: unsigned EPCONDIS14 :1;
[; ;pic18f27j53.h: 4591: };
[; ;pic18f27j53.h: 4592: struct {
[; ;pic18f27j53.h: 4593: unsigned :4;
[; ;pic18f27j53.h: 4594: unsigned EPHSHK14 :1;
[; ;pic18f27j53.h: 4595: };
[; ;pic18f27j53.h: 4596: struct {
[; ;pic18f27j53.h: 4597: unsigned :1;
[; ;pic18f27j53.h: 4598: unsigned EPINEN14 :1;
[; ;pic18f27j53.h: 4599: };
[; ;pic18f27j53.h: 4600: struct {
[; ;pic18f27j53.h: 4601: unsigned :2;
[; ;pic18f27j53.h: 4602: unsigned EPOUTEN14 :1;
[; ;pic18f27j53.h: 4603: };
[; ;pic18f27j53.h: 4604: struct {
[; ;pic18f27j53.h: 4605: unsigned EPSTALL14 :1;
[; ;pic18f27j53.h: 4606: };
[; ;pic18f27j53.h: 4607: } UEP14bits_t;
[; ;pic18f27j53.h: 4608: extern volatile UEP14bits_t UEP14bits @ 0xF34;
[; ;pic18f27j53.h: 4662: extern volatile unsigned char UEP15 @ 0xF35;
"4664
[; ;pic18f27j53.h: 4664: asm("UEP15 equ 0F35h");
[; <" UEP15 equ 0F35h ;# ">
[; ;pic18f27j53.h: 4667: typedef union {
[; ;pic18f27j53.h: 4668: struct {
[; ;pic18f27j53.h: 4669: unsigned EPSTALL :1;
[; ;pic18f27j53.h: 4670: unsigned EPINEN :1;
[; ;pic18f27j53.h: 4671: unsigned EPOUTEN :1;
[; ;pic18f27j53.h: 4672: unsigned EPCONDIS :1;
[; ;pic18f27j53.h: 4673: unsigned EPHSHK :1;
[; ;pic18f27j53.h: 4674: };
[; ;pic18f27j53.h: 4675: struct {
[; ;pic18f27j53.h: 4676: unsigned :3;
[; ;pic18f27j53.h: 4677: unsigned EPCONDIS15 :1;
[; ;pic18f27j53.h: 4678: };
[; ;pic18f27j53.h: 4679: struct {
[; ;pic18f27j53.h: 4680: unsigned :4;
[; ;pic18f27j53.h: 4681: unsigned EPHSHK15 :1;
[; ;pic18f27j53.h: 4682: };
[; ;pic18f27j53.h: 4683: struct {
[; ;pic18f27j53.h: 4684: unsigned :1;
[; ;pic18f27j53.h: 4685: unsigned EPINEN15 :1;
[; ;pic18f27j53.h: 4686: };
[; ;pic18f27j53.h: 4687: struct {
[; ;pic18f27j53.h: 4688: unsigned :2;
[; ;pic18f27j53.h: 4689: unsigned EPOUTEN15 :1;
[; ;pic18f27j53.h: 4690: };
[; ;pic18f27j53.h: 4691: struct {
[; ;pic18f27j53.h: 4692: unsigned EPSTALL15 :1;
[; ;pic18f27j53.h: 4693: };
[; ;pic18f27j53.h: 4694: } UEP15bits_t;
[; ;pic18f27j53.h: 4695: extern volatile UEP15bits_t UEP15bits @ 0xF35;
[; ;pic18f27j53.h: 4749: extern volatile unsigned char UIE @ 0xF36;
"4751
[; ;pic18f27j53.h: 4751: asm("UIE equ 0F36h");
[; <" UIE equ 0F36h ;# ">
[; ;pic18f27j53.h: 4754: typedef union {
[; ;pic18f27j53.h: 4755: struct {
[; ;pic18f27j53.h: 4756: unsigned URSTIE :1;
[; ;pic18f27j53.h: 4757: unsigned UERRIE :1;
[; ;pic18f27j53.h: 4758: unsigned ACTVIE :1;
[; ;pic18f27j53.h: 4759: unsigned TRNIE :1;
[; ;pic18f27j53.h: 4760: unsigned IDLEIE :1;
[; ;pic18f27j53.h: 4761: unsigned STALLIE :1;
[; ;pic18f27j53.h: 4762: unsigned SOFIE :1;
[; ;pic18f27j53.h: 4763: };
[; ;pic18f27j53.h: 4764: } UIEbits_t;
[; ;pic18f27j53.h: 4765: extern volatile UIEbits_t UIEbits @ 0xF36;
[; ;pic18f27j53.h: 4804: extern volatile unsigned char UEIE @ 0xF37;
"4806
[; ;pic18f27j53.h: 4806: asm("UEIE equ 0F37h");
[; <" UEIE equ 0F37h ;# ">
[; ;pic18f27j53.h: 4809: typedef union {
[; ;pic18f27j53.h: 4810: struct {
[; ;pic18f27j53.h: 4811: unsigned PIDEE :1;
[; ;pic18f27j53.h: 4812: unsigned CRC5EE :1;
[; ;pic18f27j53.h: 4813: unsigned CRC16EE :1;
[; ;pic18f27j53.h: 4814: unsigned DFN8EE :1;
[; ;pic18f27j53.h: 4815: unsigned BTOEE :1;
[; ;pic18f27j53.h: 4816: unsigned :2;
[; ;pic18f27j53.h: 4817: unsigned BTSEE :1;
[; ;pic18f27j53.h: 4818: };
[; ;pic18f27j53.h: 4819: } UEIEbits_t;
[; ;pic18f27j53.h: 4820: extern volatile UEIEbits_t UEIEbits @ 0xF37;
[; ;pic18f27j53.h: 4854: extern volatile unsigned char UADDR @ 0xF38;
"4856
[; ;pic18f27j53.h: 4856: asm("UADDR equ 0F38h");
[; <" UADDR equ 0F38h ;# ">
[; ;pic18f27j53.h: 4859: typedef union {
[; ;pic18f27j53.h: 4860: struct {
[; ;pic18f27j53.h: 4861: unsigned ADDR :7;
[; ;pic18f27j53.h: 4862: };
[; ;pic18f27j53.h: 4863: struct {
[; ;pic18f27j53.h: 4864: unsigned ADDR0 :1;
[; ;pic18f27j53.h: 4865: unsigned ADDR1 :1;
[; ;pic18f27j53.h: 4866: unsigned ADDR2 :1;
[; ;pic18f27j53.h: 4867: unsigned ADDR3 :1;
[; ;pic18f27j53.h: 4868: unsigned ADDR4 :1;
[; ;pic18f27j53.h: 4869: unsigned ADDR5 :1;
[; ;pic18f27j53.h: 4870: unsigned ADDR6 :1;
[; ;pic18f27j53.h: 4871: };
[; ;pic18f27j53.h: 4872: } UADDRbits_t;
[; ;pic18f27j53.h: 4873: extern volatile UADDRbits_t UADDRbits @ 0xF38;
[; ;pic18f27j53.h: 4917: extern volatile unsigned char UCFG @ 0xF39;
"4919
[; ;pic18f27j53.h: 4919: asm("UCFG equ 0F39h");
[; <" UCFG equ 0F39h ;# ">
[; ;pic18f27j53.h: 4922: typedef union {
[; ;pic18f27j53.h: 4923: struct {
[; ;pic18f27j53.h: 4924: unsigned PPB0 :1;
[; ;pic18f27j53.h: 4925: unsigned PPB1 :1;
[; ;pic18f27j53.h: 4926: unsigned FSEN :1;
[; ;pic18f27j53.h: 4927: unsigned UTRDIS :1;
[; ;pic18f27j53.h: 4928: unsigned UPUEN :1;
[; ;pic18f27j53.h: 4929: unsigned :1;
[; ;pic18f27j53.h: 4930: unsigned UOEMON :1;
[; ;pic18f27j53.h: 4931: unsigned UTEYE :1;
[; ;pic18f27j53.h: 4932: };
[; ;pic18f27j53.h: 4933: struct {
[; ;pic18f27j53.h: 4934: unsigned UPP0 :1;
[; ;pic18f27j53.h: 4935: };
[; ;pic18f27j53.h: 4936: struct {
[; ;pic18f27j53.h: 4937: unsigned :1;
[; ;pic18f27j53.h: 4938: unsigned UPP1 :1;
[; ;pic18f27j53.h: 4939: };
[; ;pic18f27j53.h: 4940: } UCFGbits_t;
[; ;pic18f27j53.h: 4941: extern volatile UCFGbits_t UCFGbits @ 0xF39;
[; ;pic18f27j53.h: 4990: extern volatile unsigned char RTCVALL @ 0xF3A;
"4992
[; ;pic18f27j53.h: 4992: asm("RTCVALL equ 0F3Ah");
[; <" RTCVALL equ 0F3Ah ;# ">
[; ;pic18f27j53.h: 4995: typedef union {
[; ;pic18f27j53.h: 4996: struct {
[; ;pic18f27j53.h: 4997: unsigned RTCVALL :8;
[; ;pic18f27j53.h: 4998: };
[; ;pic18f27j53.h: 4999: } RTCVALLbits_t;
[; ;pic18f27j53.h: 5000: extern volatile RTCVALLbits_t RTCVALLbits @ 0xF3A;
[; ;pic18f27j53.h: 5009: extern volatile unsigned char RTCVALH @ 0xF3B;
"5011
[; ;pic18f27j53.h: 5011: asm("RTCVALH equ 0F3Bh");
[; <" RTCVALH equ 0F3Bh ;# ">
[; ;pic18f27j53.h: 5014: typedef union {
[; ;pic18f27j53.h: 5015: struct {
[; ;pic18f27j53.h: 5016: unsigned RTCVALH :8;
[; ;pic18f27j53.h: 5017: };
[; ;pic18f27j53.h: 5018: struct {
[; ;pic18f27j53.h: 5019: unsigned :6;
[; ;pic18f27j53.h: 5020: unsigned WAITB0 :1;
[; ;pic18f27j53.h: 5021: };
[; ;pic18f27j53.h: 5022: struct {
[; ;pic18f27j53.h: 5023: unsigned :7;
[; ;pic18f27j53.h: 5024: unsigned WAITB1 :1;
[; ;pic18f27j53.h: 5025: };
[; ;pic18f27j53.h: 5026: struct {
[; ;pic18f27j53.h: 5027: unsigned WAITE0 :1;
[; ;pic18f27j53.h: 5028: };
[; ;pic18f27j53.h: 5029: struct {
[; ;pic18f27j53.h: 5030: unsigned :1;
[; ;pic18f27j53.h: 5031: unsigned WAITE1 :1;
[; ;pic18f27j53.h: 5032: };
[; ;pic18f27j53.h: 5033: struct {
[; ;pic18f27j53.h: 5034: unsigned :2;
[; ;pic18f27j53.h: 5035: unsigned WAITM0 :1;
[; ;pic18f27j53.h: 5036: };
[; ;pic18f27j53.h: 5037: struct {
[; ;pic18f27j53.h: 5038: unsigned :3;
[; ;pic18f27j53.h: 5039: unsigned WAITM1 :1;
[; ;pic18f27j53.h: 5040: };
[; ;pic18f27j53.h: 5041: struct {
[; ;pic18f27j53.h: 5042: unsigned :4;
[; ;pic18f27j53.h: 5043: unsigned WAITM2 :1;
[; ;pic18f27j53.h: 5044: };
[; ;pic18f27j53.h: 5045: struct {
[; ;pic18f27j53.h: 5046: unsigned :5;
[; ;pic18f27j53.h: 5047: unsigned WAITM3 :1;
[; ;pic18f27j53.h: 5048: };
[; ;pic18f27j53.h: 5049: } RTCVALHbits_t;
[; ;pic18f27j53.h: 5050: extern volatile RTCVALHbits_t RTCVALHbits @ 0xF3B;
[; ;pic18f27j53.h: 5099: extern volatile unsigned char PADCFG1 @ 0xF3C;
"5101
[; ;pic18f27j53.h: 5101: asm("PADCFG1 equ 0F3Ch");
[; <" PADCFG1 equ 0F3Ch ;# ">
[; ;pic18f27j53.h: 5104: typedef union {
[; ;pic18f27j53.h: 5105: struct {
[; ;pic18f27j53.h: 5106: unsigned :1;
[; ;pic18f27j53.h: 5107: unsigned RTSECSEL0 :1;
[; ;pic18f27j53.h: 5108: unsigned RTSECSEL1 :1;
[; ;pic18f27j53.h: 5109: };
[; ;pic18f27j53.h: 5110: } PADCFG1bits_t;
[; ;pic18f27j53.h: 5111: extern volatile PADCFG1bits_t PADCFG1bits @ 0xF3C;
[; ;pic18f27j53.h: 5125: extern volatile unsigned char REFOCON @ 0xF3D;
"5127
[; ;pic18f27j53.h: 5127: asm("REFOCON equ 0F3Dh");
[; <" REFOCON equ 0F3Dh ;# ">
[; ;pic18f27j53.h: 5130: typedef union {
[; ;pic18f27j53.h: 5131: struct {
[; ;pic18f27j53.h: 5132: unsigned RODIV :4;
[; ;pic18f27j53.h: 5133: unsigned ROSEL :1;
[; ;pic18f27j53.h: 5134: unsigned ROSSLP :1;
[; ;pic18f27j53.h: 5135: unsigned :1;
[; ;pic18f27j53.h: 5136: unsigned ROON :1;
[; ;pic18f27j53.h: 5137: };
[; ;pic18f27j53.h: 5138: struct {
[; ;pic18f27j53.h: 5139: unsigned RODIV0 :1;
[; ;pic18f27j53.h: 5140: unsigned RODIV1 :1;
[; ;pic18f27j53.h: 5141: unsigned RODIV2 :1;
[; ;pic18f27j53.h: 5142: unsigned RODIV3 :1;
[; ;pic18f27j53.h: 5143: };
[; ;pic18f27j53.h: 5144: } REFOCONbits_t;
[; ;pic18f27j53.h: 5145: extern volatile REFOCONbits_t REFOCONbits @ 0xF3D;
[; ;pic18f27j53.h: 5189: extern volatile unsigned char RTCCAL @ 0xF3E;
"5191
[; ;pic18f27j53.h: 5191: asm("RTCCAL equ 0F3Eh");
[; <" RTCCAL equ 0F3Eh ;# ">
[; ;pic18f27j53.h: 5194: typedef union {
[; ;pic18f27j53.h: 5195: struct {
[; ;pic18f27j53.h: 5196: unsigned CAL :8;
[; ;pic18f27j53.h: 5197: };
[; ;pic18f27j53.h: 5198: struct {
[; ;pic18f27j53.h: 5199: unsigned CAL0 :1;
[; ;pic18f27j53.h: 5200: unsigned CAL1 :1;
[; ;pic18f27j53.h: 5201: unsigned CAL2 :1;
[; ;pic18f27j53.h: 5202: unsigned CAL3 :1;
[; ;pic18f27j53.h: 5203: unsigned CAL4 :1;
[; ;pic18f27j53.h: 5204: unsigned CAL5 :1;
[; ;pic18f27j53.h: 5205: unsigned CAL6 :1;
[; ;pic18f27j53.h: 5206: unsigned CAL7 :1;
[; ;pic18f27j53.h: 5207: };
[; ;pic18f27j53.h: 5208: } RTCCALbits_t;
[; ;pic18f27j53.h: 5209: extern volatile RTCCALbits_t RTCCALbits @ 0xF3E;
[; ;pic18f27j53.h: 5258: extern volatile unsigned char RTCCFG @ 0xF3F;
"5260
[; ;pic18f27j53.h: 5260: asm("RTCCFG equ 0F3Fh");
[; <" RTCCFG equ 0F3Fh ;# ">
[; ;pic18f27j53.h: 5263: typedef union {
[; ;pic18f27j53.h: 5264: struct {
[; ;pic18f27j53.h: 5265: unsigned RTCPTR0 :1;
[; ;pic18f27j53.h: 5266: unsigned RTCPTR1 :1;
[; ;pic18f27j53.h: 5267: unsigned RTCOE :1;
[; ;pic18f27j53.h: 5268: unsigned HALFSEC :1;
[; ;pic18f27j53.h: 5269: unsigned RTCSYNC :1;
[; ;pic18f27j53.h: 5270: unsigned RTCWREN :1;
[; ;pic18f27j53.h: 5271: unsigned :1;
[; ;pic18f27j53.h: 5272: unsigned RTCEN :1;
[; ;pic18f27j53.h: 5273: };
[; ;pic18f27j53.h: 5274: } RTCCFGbits_t;
[; ;pic18f27j53.h: 5275: extern volatile RTCCFGbits_t RTCCFGbits @ 0xF3F;
[; ;pic18f27j53.h: 5314: extern volatile unsigned char ODCON3 @ 0xF40;
"5316
[; ;pic18f27j53.h: 5316: asm("ODCON3 equ 0F40h");
[; <" ODCON3 equ 0F40h ;# ">
[; ;pic18f27j53.h: 5319: typedef union {
[; ;pic18f27j53.h: 5320: struct {
[; ;pic18f27j53.h: 5321: unsigned SPI1OD :1;
[; ;pic18f27j53.h: 5322: unsigned SPI2OD :1;
[; ;pic18f27j53.h: 5323: };
[; ;pic18f27j53.h: 5324: } ODCON3bits_t;
[; ;pic18f27j53.h: 5325: extern volatile ODCON3bits_t ODCON3bits @ 0xF40;
[; ;pic18f27j53.h: 5339: extern volatile unsigned char ODCON2 @ 0xF41;
"5341
[; ;pic18f27j53.h: 5341: asm("ODCON2 equ 0F41h");
[; <" ODCON2 equ 0F41h ;# ">
[; ;pic18f27j53.h: 5344: typedef union {
[; ;pic18f27j53.h: 5345: struct {
[; ;pic18f27j53.h: 5346: unsigned U1OD :1;
[; ;pic18f27j53.h: 5347: unsigned U2OD :1;
[; ;pic18f27j53.h: 5348: unsigned CCP9OD :1;
[; ;pic18f27j53.h: 5349: unsigned CCP10OD :1;
[; ;pic18f27j53.h: 5350: };
[; ;pic18f27j53.h: 5351: } ODCON2bits_t;
[; ;pic18f27j53.h: 5352: extern volatile ODCON2bits_t ODCON2bits @ 0xF41;
[; ;pic18f27j53.h: 5376: extern volatile unsigned char ODCON1 @ 0xF42;
"5378
[; ;pic18f27j53.h: 5378: asm("ODCON1 equ 0F42h");
[; <" ODCON1 equ 0F42h ;# ">
[; ;pic18f27j53.h: 5381: typedef union {
[; ;pic18f27j53.h: 5382: struct {
[; ;pic18f27j53.h: 5383: unsigned ECCP1OD :1;
[; ;pic18f27j53.h: 5384: unsigned ECCP2OD :1;
[; ;pic18f27j53.h: 5385: unsigned ECCP3OD :1;
[; ;pic18f27j53.h: 5386: unsigned CCP4OD :1;
[; ;pic18f27j53.h: 5387: unsigned CCP5OD :1;
[; ;pic18f27j53.h: 5388: unsigned CCP6OD :1;
[; ;pic18f27j53.h: 5389: unsigned CCP7OD :1;
[; ;pic18f27j53.h: 5390: unsigned CCP8OD :1;
[; ;pic18f27j53.h: 5391: };
[; ;pic18f27j53.h: 5392: } ODCON1bits_t;
[; ;pic18f27j53.h: 5393: extern volatile ODCON1bits_t ODCON1bits @ 0xF42;
[; ;pic18f27j53.h: 5437: extern volatile unsigned char ALRMVALL @ 0xF44;
"5439
[; ;pic18f27j53.h: 5439: asm("ALRMVALL equ 0F44h");
[; <" ALRMVALL equ 0F44h ;# ">
[; ;pic18f27j53.h: 5442: typedef union {
[; ;pic18f27j53.h: 5443: struct {
[; ;pic18f27j53.h: 5444: unsigned ALRMVALL :8;
[; ;pic18f27j53.h: 5445: };
[; ;pic18f27j53.h: 5446: } ALRMVALLbits_t;
[; ;pic18f27j53.h: 5447: extern volatile ALRMVALLbits_t ALRMVALLbits @ 0xF44;
[; ;pic18f27j53.h: 5456: extern volatile unsigned char ALRMVALH @ 0xF45;
"5458
[; ;pic18f27j53.h: 5458: asm("ALRMVALH equ 0F45h");
[; <" ALRMVALH equ 0F45h ;# ">
[; ;pic18f27j53.h: 5461: typedef union {
[; ;pic18f27j53.h: 5462: struct {
[; ;pic18f27j53.h: 5463: unsigned ALRMVALH :8;
[; ;pic18f27j53.h: 5464: };
[; ;pic18f27j53.h: 5465: } ALRMVALHbits_t;
[; ;pic18f27j53.h: 5466: extern volatile ALRMVALHbits_t ALRMVALHbits @ 0xF45;
[; ;pic18f27j53.h: 5475: extern volatile unsigned char ALRMRPT @ 0xF46;
"5477
[; ;pic18f27j53.h: 5477: asm("ALRMRPT equ 0F46h");
[; <" ALRMRPT equ 0F46h ;# ">
[; ;pic18f27j53.h: 5480: typedef union {
[; ;pic18f27j53.h: 5481: struct {
[; ;pic18f27j53.h: 5482: unsigned ARPT :8;
[; ;pic18f27j53.h: 5483: };
[; ;pic18f27j53.h: 5484: struct {
[; ;pic18f27j53.h: 5485: unsigned ARPT0 :1;
[; ;pic18f27j53.h: 5486: unsigned ARPT1 :1;
[; ;pic18f27j53.h: 5487: unsigned ARPT2 :1;
[; ;pic18f27j53.h: 5488: unsigned ARPT3 :1;
[; ;pic18f27j53.h: 5489: unsigned ARPT4 :1;
[; ;pic18f27j53.h: 5490: unsigned ARPT5 :1;
[; ;pic18f27j53.h: 5491: unsigned ARPT6 :1;
[; ;pic18f27j53.h: 5492: unsigned ARPT7 :1;
[; ;pic18f27j53.h: 5493: };
[; ;pic18f27j53.h: 5494: } ALRMRPTbits_t;
[; ;pic18f27j53.h: 5495: extern volatile ALRMRPTbits_t ALRMRPTbits @ 0xF46;
[; ;pic18f27j53.h: 5544: extern volatile unsigned char ALRMCFG @ 0xF47;
"5546
[; ;pic18f27j53.h: 5546: asm("ALRMCFG equ 0F47h");
[; <" ALRMCFG equ 0F47h ;# ">
[; ;pic18f27j53.h: 5549: typedef union {
[; ;pic18f27j53.h: 5550: struct {
[; ;pic18f27j53.h: 5551: unsigned ALRMPTR :2;
[; ;pic18f27j53.h: 5552: unsigned AMASK :4;
[; ;pic18f27j53.h: 5553: unsigned CHIME :1;
[; ;pic18f27j53.h: 5554: unsigned ALRMEN :1;
[; ;pic18f27j53.h: 5555: };
[; ;pic18f27j53.h: 5556: struct {
[; ;pic18f27j53.h: 5557: unsigned ALRMPTR0 :1;
[; ;pic18f27j53.h: 5558: unsigned ALRMPTR1 :1;
[; ;pic18f27j53.h: 5559: unsigned AMASK0 :1;
[; ;pic18f27j53.h: 5560: unsigned AMASK1 :1;
[; ;pic18f27j53.h: 5561: unsigned AMASK2 :1;
[; ;pic18f27j53.h: 5562: unsigned AMASK3 :1;
[; ;pic18f27j53.h: 5563: };
[; ;pic18f27j53.h: 5564: } ALRMCFGbits_t;
[; ;pic18f27j53.h: 5565: extern volatile ALRMCFGbits_t ALRMCFGbits @ 0xF47;
[; ;pic18f27j53.h: 5619: extern volatile unsigned char ANCON0 @ 0xF48;
"5621
[; ;pic18f27j53.h: 5621: asm("ANCON0 equ 0F48h");
[; <" ANCON0 equ 0F48h ;# ">
[; ;pic18f27j53.h: 5624: typedef union {
[; ;pic18f27j53.h: 5625: struct {
[; ;pic18f27j53.h: 5626: unsigned PCFG0 :1;
[; ;pic18f27j53.h: 5627: unsigned PCFG1 :1;
[; ;pic18f27j53.h: 5628: unsigned PCFG2 :1;
[; ;pic18f27j53.h: 5629: unsigned PCFG3 :1;
[; ;pic18f27j53.h: 5630: unsigned PCFG4 :1;
[; ;pic18f27j53.h: 5631: };
[; ;pic18f27j53.h: 5632: } ANCON0bits_t;
[; ;pic18f27j53.h: 5633: extern volatile ANCON0bits_t ANCON0bits @ 0xF48;
[; ;pic18f27j53.h: 5662: extern volatile unsigned char ANCON1 @ 0xF49;
"5664
[; ;pic18f27j53.h: 5664: asm("ANCON1 equ 0F49h");
[; <" ANCON1 equ 0F49h ;# ">
[; ;pic18f27j53.h: 5667: typedef union {
[; ;pic18f27j53.h: 5668: struct {
[; ;pic18f27j53.h: 5669: unsigned PCFG8 :1;
[; ;pic18f27j53.h: 5670: unsigned PCFG9 :1;
[; ;pic18f27j53.h: 5671: unsigned PCFG10 :1;
[; ;pic18f27j53.h: 5672: unsigned PCFG11 :1;
[; ;pic18f27j53.h: 5673: unsigned PCFG12 :1;
[; ;pic18f27j53.h: 5674: unsigned :2;
[; ;pic18f27j53.h: 5675: unsigned VBGEN :1;
[; ;pic18f27j53.h: 5676: };
[; ;pic18f27j53.h: 5677: struct {
[; ;pic18f27j53.h: 5678: unsigned :7;
[; ;pic18f27j53.h: 5679: unsigned PCFG15 :1;
[; ;pic18f27j53.h: 5680: };
[; ;pic18f27j53.h: 5681: } ANCON1bits_t;
[; ;pic18f27j53.h: 5682: extern volatile ANCON1bits_t ANCON1bits @ 0xF49;
[; ;pic18f27j53.h: 5721: extern volatile unsigned char DSWAKEL @ 0xF4A;
"5723
[; ;pic18f27j53.h: 5723: asm("DSWAKEL equ 0F4Ah");
[; <" DSWAKEL equ 0F4Ah ;# ">
[; ;pic18f27j53.h: 5726: typedef union {
[; ;pic18f27j53.h: 5727: struct {
[; ;pic18f27j53.h: 5728: unsigned DSPOR :1;
[; ;pic18f27j53.h: 5729: unsigned :1;
[; ;pic18f27j53.h: 5730: unsigned DSMCLR :1;
[; ;pic18f27j53.h: 5731: unsigned DSRTC :1;
[; ;pic18f27j53.h: 5732: unsigned DSWDT :1;
[; ;pic18f27j53.h: 5733: unsigned DSULP :1;
[; ;pic18f27j53.h: 5734: unsigned :1;
[; ;pic18f27j53.h: 5735: unsigned DSFLT :1;
[; ;pic18f27j53.h: 5736: };
[; ;pic18f27j53.h: 5737: } DSWAKELbits_t;
[; ;pic18f27j53.h: 5738: extern volatile DSWAKELbits_t DSWAKELbits @ 0xF4A;
[; ;pic18f27j53.h: 5772: extern volatile unsigned char DSWAKEH @ 0xF4B;
"5774
[; ;pic18f27j53.h: 5774: asm("DSWAKEH equ 0F4Bh");
[; <" DSWAKEH equ 0F4Bh ;# ">
[; ;pic18f27j53.h: 5777: typedef union {
[; ;pic18f27j53.h: 5778: struct {
[; ;pic18f27j53.h: 5779: unsigned DSINT0 :1;
[; ;pic18f27j53.h: 5780: };
[; ;pic18f27j53.h: 5781: } DSWAKEHbits_t;
[; ;pic18f27j53.h: 5782: extern volatile DSWAKEHbits_t DSWAKEHbits @ 0xF4B;
[; ;pic18f27j53.h: 5791: extern volatile unsigned char DSCONL @ 0xF4C;
"5793
[; ;pic18f27j53.h: 5793: asm("DSCONL equ 0F4Ch");
[; <" DSCONL equ 0F4Ch ;# ">
[; ;pic18f27j53.h: 5796: typedef union {
[; ;pic18f27j53.h: 5797: struct {
[; ;pic18f27j53.h: 5798: unsigned RELEASE :1;
[; ;pic18f27j53.h: 5799: unsigned DSBOR :1;
[; ;pic18f27j53.h: 5800: unsigned ULPWDIS :1;
[; ;pic18f27j53.h: 5801: };
[; ;pic18f27j53.h: 5802: } DSCONLbits_t;
[; ;pic18f27j53.h: 5803: extern volatile DSCONLbits_t DSCONLbits @ 0xF4C;
[; ;pic18f27j53.h: 5822: extern volatile unsigned char DSCONH @ 0xF4D;
"5824
[; ;pic18f27j53.h: 5824: asm("DSCONH equ 0F4Dh");
[; <" DSCONH equ 0F4Dh ;# ">
[; ;pic18f27j53.h: 5827: typedef union {
[; ;pic18f27j53.h: 5828: struct {
[; ;pic18f27j53.h: 5829: unsigned RTCWDIS :1;
[; ;pic18f27j53.h: 5830: unsigned DSULPEN :1;
[; ;pic18f27j53.h: 5831: unsigned :5;
[; ;pic18f27j53.h: 5832: unsigned DSEN :1;
[; ;pic18f27j53.h: 5833: };
[; ;pic18f27j53.h: 5834: } DSCONHbits_t;
[; ;pic18f27j53.h: 5835: extern volatile DSCONHbits_t DSCONHbits @ 0xF4D;
[; ;pic18f27j53.h: 5854: extern volatile unsigned char DSGPR0 @ 0xF4E;
"5856
[; ;pic18f27j53.h: 5856: asm("DSGPR0 equ 0F4Eh");
[; <" DSGPR0 equ 0F4Eh ;# ">
[; ;pic18f27j53.h: 5859: typedef union {
[; ;pic18f27j53.h: 5860: struct {
[; ;pic18f27j53.h: 5861: unsigned DSGPR0 :8;
[; ;pic18f27j53.h: 5862: };
[; ;pic18f27j53.h: 5863: } DSGPR0bits_t;
[; ;pic18f27j53.h: 5864: extern volatile DSGPR0bits_t DSGPR0bits @ 0xF4E;
[; ;pic18f27j53.h: 5873: extern volatile unsigned char DSGPR1 @ 0xF4F;
"5875
[; ;pic18f27j53.h: 5875: asm("DSGPR1 equ 0F4Fh");
[; <" DSGPR1 equ 0F4Fh ;# ">
[; ;pic18f27j53.h: 5878: typedef union {
[; ;pic18f27j53.h: 5879: struct {
[; ;pic18f27j53.h: 5880: unsigned DSGPR1 :8;
[; ;pic18f27j53.h: 5881: };
[; ;pic18f27j53.h: 5882: } DSGPR1bits_t;
[; ;pic18f27j53.h: 5883: extern volatile DSGPR1bits_t DSGPR1bits @ 0xF4F;
[; ;pic18f27j53.h: 5892: extern volatile unsigned char CCPTMRS2 @ 0xF50;
"5894
[; ;pic18f27j53.h: 5894: asm("CCPTMRS2 equ 0F50h");
[; <" CCPTMRS2 equ 0F50h ;# ">
[; ;pic18f27j53.h: 5897: typedef union {
[; ;pic18f27j53.h: 5898: struct {
[; ;pic18f27j53.h: 5899: unsigned C8TSEL :2;
[; ;pic18f27j53.h: 5900: unsigned C9TSEL0 :1;
[; ;pic18f27j53.h: 5901: unsigned :1;
[; ;pic18f27j53.h: 5902: unsigned C10TSEL0 :1;
[; ;pic18f27j53.h: 5903: };
[; ;pic18f27j53.h: 5904: struct {
[; ;pic18f27j53.h: 5905: unsigned C8TSEL0 :1;
[; ;pic18f27j53.h: 5906: unsigned C8TSEL1 :1;
[; ;pic18f27j53.h: 5907: };
[; ;pic18f27j53.h: 5908: } CCPTMRS2bits_t;
[; ;pic18f27j53.h: 5909: extern volatile CCPTMRS2bits_t CCPTMRS2bits @ 0xF50;
[; ;pic18f27j53.h: 5938: extern volatile unsigned char CCPTMRS1 @ 0xF51;
"5940
[; ;pic18f27j53.h: 5940: asm("CCPTMRS1 equ 0F51h");
[; <" CCPTMRS1 equ 0F51h ;# ">
[; ;pic18f27j53.h: 5943: typedef union {
[; ;pic18f27j53.h: 5944: struct {
[; ;pic18f27j53.h: 5945: unsigned C4TSEL :2;
[; ;pic18f27j53.h: 5946: unsigned C5TSEL0 :1;
[; ;pic18f27j53.h: 5947: unsigned :1;
[; ;pic18f27j53.h: 5948: unsigned C6TSEL0 :1;
[; ;pic18f27j53.h: 5949: unsigned :1;
[; ;pic18f27j53.h: 5950: unsigned C7TSEL :2;
[; ;pic18f27j53.h: 5951: };
[; ;pic18f27j53.h: 5952: struct {
[; ;pic18f27j53.h: 5953: unsigned C4TSEL0 :1;
[; ;pic18f27j53.h: 5954: unsigned C4TSEL1 :1;
[; ;pic18f27j53.h: 5955: unsigned :4;
[; ;pic18f27j53.h: 5956: unsigned C7TSEL0 :1;
[; ;pic18f27j53.h: 5957: unsigned C7TSEL1 :1;
[; ;pic18f27j53.h: 5958: };
[; ;pic18f27j53.h: 5959: } CCPTMRS1bits_t;
[; ;pic18f27j53.h: 5960: extern volatile CCPTMRS1bits_t CCPTMRS1bits @ 0xF51;
[; ;pic18f27j53.h: 6004: extern volatile unsigned char CCPTMRS0 @ 0xF52;
"6006
[; ;pic18f27j53.h: 6006: asm("CCPTMRS0 equ 0F52h");
[; <" CCPTMRS0 equ 0F52h ;# ">
[; ;pic18f27j53.h: 6009: typedef union {
[; ;pic18f27j53.h: 6010: struct {
[; ;pic18f27j53.h: 6011: unsigned C1TSEL :3;
[; ;pic18f27j53.h: 6012: unsigned C2TSEL :3;
[; ;pic18f27j53.h: 6013: unsigned C3TSEL :2;
[; ;pic18f27j53.h: 6014: };
[; ;pic18f27j53.h: 6015: struct {
[; ;pic18f27j53.h: 6016: unsigned C1TSEL0 :1;
[; ;pic18f27j53.h: 6017: unsigned C1TSEL1 :1;
[; ;pic18f27j53.h: 6018: unsigned C1TSEL2 :1;
[; ;pic18f27j53.h: 6019: unsigned C2TSEL0 :1;
[; ;pic18f27j53.h: 6020: unsigned C2TSEL1 :1;
[; ;pic18f27j53.h: 6021: unsigned C2TSEL2 :1;
[; ;pic18f27j53.h: 6022: unsigned C3TSEL0 :1;
[; ;pic18f27j53.h: 6023: unsigned C3TSEL1 :1;
[; ;pic18f27j53.h: 6024: };
[; ;pic18f27j53.h: 6025: } CCPTMRS0bits_t;
[; ;pic18f27j53.h: 6026: extern volatile CCPTMRS0bits_t CCPTMRS0bits @ 0xF52;
[; ;pic18f27j53.h: 6085: extern volatile unsigned char CVRCON @ 0xF53;
"6087
[; ;pic18f27j53.h: 6087: asm("CVRCON equ 0F53h");
[; <" CVRCON equ 0F53h ;# ">
[; ;pic18f27j53.h: 6090: typedef union {
[; ;pic18f27j53.h: 6091: struct {
[; ;pic18f27j53.h: 6092: unsigned CVR :4;
[; ;pic18f27j53.h: 6093: unsigned CVRSS :1;
[; ;pic18f27j53.h: 6094: unsigned CVRR :1;
[; ;pic18f27j53.h: 6095: unsigned CVROE :1;
[; ;pic18f27j53.h: 6096: unsigned CVREN :1;
[; ;pic18f27j53.h: 6097: };
[; ;pic18f27j53.h: 6098: struct {
[; ;pic18f27j53.h: 6099: unsigned CVR0 :1;
[; ;pic18f27j53.h: 6100: unsigned CVR1 :1;
[; ;pic18f27j53.h: 6101: unsigned CVR2 :1;
[; ;pic18f27j53.h: 6102: unsigned CVR3 :1;
[; ;pic18f27j53.h: 6103: };
[; ;pic18f27j53.h: 6104: struct {
[; ;pic18f27j53.h: 6105: unsigned :6;
[; ;pic18f27j53.h: 6106: unsigned CVROEN :1;
[; ;pic18f27j53.h: 6107: };
[; ;pic18f27j53.h: 6108: } CVRCONbits_t;
[; ;pic18f27j53.h: 6109: extern volatile CVRCONbits_t CVRCONbits @ 0xF53;
[; ;pic18f27j53.h: 6163: extern volatile unsigned short UFRM @ 0xF60;
"6165
[; ;pic18f27j53.h: 6165: asm("UFRM equ 0F60h");
[; <" UFRM equ 0F60h ;# ">
[; ;pic18f27j53.h: 6169: extern volatile unsigned char UFRML @ 0xF60;
"6171
[; ;pic18f27j53.h: 6171: asm("UFRML equ 0F60h");
[; <" UFRML equ 0F60h ;# ">
[; ;pic18f27j53.h: 6174: typedef union {
[; ;pic18f27j53.h: 6175: struct {
[; ;pic18f27j53.h: 6176: unsigned FRM :8;
[; ;pic18f27j53.h: 6177: };
[; ;pic18f27j53.h: 6178: struct {
[; ;pic18f27j53.h: 6179: unsigned FRM0 :1;
[; ;pic18f27j53.h: 6180: unsigned FRM1 :1;
[; ;pic18f27j53.h: 6181: unsigned FRM2 :1;
[; ;pic18f27j53.h: 6182: unsigned FRM3 :1;
[; ;pic18f27j53.h: 6183: unsigned FRM4 :1;
[; ;pic18f27j53.h: 6184: unsigned FRM5 :1;
[; ;pic18f27j53.h: 6185: unsigned FRM6 :1;
[; ;pic18f27j53.h: 6186: unsigned FRM7 :1;
[; ;pic18f27j53.h: 6187: };
[; ;pic18f27j53.h: 6188: struct {
[; ;pic18f27j53.h: 6189: unsigned FRML :8;
[; ;pic18f27j53.h: 6190: };
[; ;pic18f27j53.h: 6191: } UFRMLbits_t;
[; ;pic18f27j53.h: 6192: extern volatile UFRMLbits_t UFRMLbits @ 0xF60;
[; ;pic18f27j53.h: 6246: extern volatile unsigned char UFRMH @ 0xF61;
"6248
[; ;pic18f27j53.h: 6248: asm("UFRMH equ 0F61h");
[; <" UFRMH equ 0F61h ;# ">
[; ;pic18f27j53.h: 6251: typedef union {
[; ;pic18f27j53.h: 6252: struct {
[; ;pic18f27j53.h: 6253: unsigned FRM :3;
[; ;pic18f27j53.h: 6254: };
[; ;pic18f27j53.h: 6255: struct {
[; ;pic18f27j53.h: 6256: unsigned FRM8 :1;
[; ;pic18f27j53.h: 6257: unsigned FRM9 :1;
[; ;pic18f27j53.h: 6258: unsigned FRM10 :1;
[; ;pic18f27j53.h: 6259: };
[; ;pic18f27j53.h: 6260: } UFRMHbits_t;
[; ;pic18f27j53.h: 6261: extern volatile UFRMHbits_t UFRMHbits @ 0xF61;
[; ;pic18f27j53.h: 6285: extern volatile unsigned char UIR @ 0xF62;
"6287
[; ;pic18f27j53.h: 6287: asm("UIR equ 0F62h");
[; <" UIR equ 0F62h ;# ">
[; ;pic18f27j53.h: 6290: typedef union {
[; ;pic18f27j53.h: 6291: struct {
[; ;pic18f27j53.h: 6292: unsigned URSTIF :1;
[; ;pic18f27j53.h: 6293: unsigned UERRIF :1;
[; ;pic18f27j53.h: 6294: unsigned ACTVIF :1;
[; ;pic18f27j53.h: 6295: unsigned TRNIF :1;
[; ;pic18f27j53.h: 6296: unsigned IDLEIF :1;
[; ;pic18f27j53.h: 6297: unsigned STALLIF :1;
[; ;pic18f27j53.h: 6298: unsigned SOFIF :1;
[; ;pic18f27j53.h: 6299: };
[; ;pic18f27j53.h: 6300: } UIRbits_t;
[; ;pic18f27j53.h: 6301: extern volatile UIRbits_t UIRbits @ 0xF62;
[; ;pic18f27j53.h: 6340: extern volatile unsigned char UEIR @ 0xF63;
"6342
[; ;pic18f27j53.h: 6342: asm("UEIR equ 0F63h");
[; <" UEIR equ 0F63h ;# ">
[; ;pic18f27j53.h: 6345: typedef union {
[; ;pic18f27j53.h: 6346: struct {
[; ;pic18f27j53.h: 6347: unsigned PIDEF :1;
[; ;pic18f27j53.h: 6348: unsigned CRC5EF :1;
[; ;pic18f27j53.h: 6349: unsigned CRC16EF :1;
[; ;pic18f27j53.h: 6350: unsigned DFN8EF :1;
[; ;pic18f27j53.h: 6351: unsigned BTOEF :1;
[; ;pic18f27j53.h: 6352: unsigned :2;
[; ;pic18f27j53.h: 6353: unsigned BTSEF :1;
[; ;pic18f27j53.h: 6354: };
[; ;pic18f27j53.h: 6355: } UEIRbits_t;
[; ;pic18f27j53.h: 6356: extern volatile UEIRbits_t UEIRbits @ 0xF63;
[; ;pic18f27j53.h: 6390: extern volatile unsigned char USTAT @ 0xF64;
"6392
[; ;pic18f27j53.h: 6392: asm("USTAT equ 0F64h");
[; <" USTAT equ 0F64h ;# ">
[; ;pic18f27j53.h: 6395: typedef union {
[; ;pic18f27j53.h: 6396: struct {
[; ;pic18f27j53.h: 6397: unsigned :1;
[; ;pic18f27j53.h: 6398: unsigned PPBI :1;
[; ;pic18f27j53.h: 6399: unsigned DIR :1;
[; ;pic18f27j53.h: 6400: unsigned ENDP :4;
[; ;pic18f27j53.h: 6401: };
[; ;pic18f27j53.h: 6402: struct {
[; ;pic18f27j53.h: 6403: unsigned :3;
[; ;pic18f27j53.h: 6404: unsigned ENDP0 :1;
[; ;pic18f27j53.h: 6405: unsigned ENDP1 :1;
[; ;pic18f27j53.h: 6406: unsigned ENDP2 :1;
[; ;pic18f27j53.h: 6407: unsigned ENDP3 :1;
[; ;pic18f27j53.h: 6408: };
[; ;pic18f27j53.h: 6409: } USTATbits_t;
[; ;pic18f27j53.h: 6410: extern volatile USTATbits_t USTATbits @ 0xF64;
[; ;pic18f27j53.h: 6449: extern volatile unsigned char UCON @ 0xF65;
"6451
[; ;pic18f27j53.h: 6451: asm("UCON equ 0F65h");
[; <" UCON equ 0F65h ;# ">
[; ;pic18f27j53.h: 6454: typedef union {
[; ;pic18f27j53.h: 6455: struct {
[; ;pic18f27j53.h: 6456: unsigned :1;
[; ;pic18f27j53.h: 6457: unsigned SUSPND :1;
[; ;pic18f27j53.h: 6458: unsigned RESUME :1;
[; ;pic18f27j53.h: 6459: unsigned USBEN :1;
[; ;pic18f27j53.h: 6460: unsigned PKTDIS :1;
[; ;pic18f27j53.h: 6461: unsigned SE0 :1;
[; ;pic18f27j53.h: 6462: unsigned PPBRST :1;
[; ;pic18f27j53.h: 6463: };
[; ;pic18f27j53.h: 6464: } UCONbits_t;
[; ;pic18f27j53.h: 6465: extern volatile UCONbits_t UCONbits @ 0xF65;
[; ;pic18f27j53.h: 6499: extern volatile unsigned char DMABCH @ 0xF66;
"6501
[; ;pic18f27j53.h: 6501: asm("DMABCH equ 0F66h");
[; <" DMABCH equ 0F66h ;# ">
[; ;pic18f27j53.h: 6504: typedef union {
[; ;pic18f27j53.h: 6505: struct {
[; ;pic18f27j53.h: 6506: unsigned DMACNTHB :2;
[; ;pic18f27j53.h: 6507: };
[; ;pic18f27j53.h: 6508: } DMABCHbits_t;
[; ;pic18f27j53.h: 6509: extern volatile DMABCHbits_t DMABCHbits @ 0xF66;
[; ;pic18f27j53.h: 6518: extern volatile unsigned char DMABCL @ 0xF67;
"6520
[; ;pic18f27j53.h: 6520: asm("DMABCL equ 0F67h");
[; <" DMABCL equ 0F67h ;# ">
[; ;pic18f27j53.h: 6523: typedef union {
[; ;pic18f27j53.h: 6524: struct {
[; ;pic18f27j53.h: 6525: unsigned DMACNTLB :8;
[; ;pic18f27j53.h: 6526: };
[; ;pic18f27j53.h: 6527: } DMABCLbits_t;
[; ;pic18f27j53.h: 6528: extern volatile DMABCLbits_t DMABCLbits @ 0xF67;
[; ;pic18f27j53.h: 6537: extern volatile unsigned char RXADDRH @ 0xF68;
"6539
[; ;pic18f27j53.h: 6539: asm("RXADDRH equ 0F68h");
[; <" RXADDRH equ 0F68h ;# ">
[; ;pic18f27j53.h: 6542: typedef union {
[; ;pic18f27j53.h: 6543: struct {
[; ;pic18f27j53.h: 6544: unsigned DMARCVPTRHB :4;
[; ;pic18f27j53.h: 6545: };
[; ;pic18f27j53.h: 6546: } RXADDRHbits_t;
[; ;pic18f27j53.h: 6547: extern volatile RXADDRHbits_t RXADDRHbits @ 0xF68;
[; ;pic18f27j53.h: 6556: extern volatile unsigned char RXADDRL @ 0xF69;
"6558
[; ;pic18f27j53.h: 6558: asm("RXADDRL equ 0F69h");
[; <" RXADDRL equ 0F69h ;# ">
[; ;pic18f27j53.h: 6561: typedef union {
[; ;pic18f27j53.h: 6562: struct {
[; ;pic18f27j53.h: 6563: unsigned DMARCVPTRLB :8;
[; ;pic18f27j53.h: 6564: };
[; ;pic18f27j53.h: 6565: } RXADDRLbits_t;
[; ;pic18f27j53.h: 6566: extern volatile RXADDRLbits_t RXADDRLbits @ 0xF69;
[; ;pic18f27j53.h: 6575: extern volatile unsigned char TXADDRH @ 0xF6A;
"6577
[; ;pic18f27j53.h: 6577: asm("TXADDRH equ 0F6Ah");
[; <" TXADDRH equ 0F6Ah ;# ">
[; ;pic18f27j53.h: 6580: typedef union {
[; ;pic18f27j53.h: 6581: struct {
[; ;pic18f27j53.h: 6582: unsigned DMATXPTRHB :4;
[; ;pic18f27j53.h: 6583: };
[; ;pic18f27j53.h: 6584: } TXADDRHbits_t;
[; ;pic18f27j53.h: 6585: extern volatile TXADDRHbits_t TXADDRHbits @ 0xF6A;
[; ;pic18f27j53.h: 6594: extern volatile unsigned char TXADDRL @ 0xF6B;
"6596
[; ;pic18f27j53.h: 6596: asm("TXADDRL equ 0F6Bh");
[; <" TXADDRL equ 0F6Bh ;# ">
[; ;pic18f27j53.h: 6599: typedef union {
[; ;pic18f27j53.h: 6600: struct {
[; ;pic18f27j53.h: 6601: unsigned DMATXPTRLB :8;
[; ;pic18f27j53.h: 6602: };
[; ;pic18f27j53.h: 6603: } TXADDRLbits_t;
[; ;pic18f27j53.h: 6604: extern volatile TXADDRLbits_t TXADDRLbits @ 0xF6B;
[; ;pic18f27j53.h: 6613: extern volatile unsigned char CMSTAT @ 0xF70;
"6615
[; ;pic18f27j53.h: 6615: asm("CMSTAT equ 0F70h");
[; <" CMSTAT equ 0F70h ;# ">
[; ;pic18f27j53.h: 6618: extern volatile unsigned char CMSTATUS @ 0xF70;
"6620
[; ;pic18f27j53.h: 6620: asm("CMSTATUS equ 0F70h");
[; <" CMSTATUS equ 0F70h ;# ">
[; ;pic18f27j53.h: 6623: typedef union {
[; ;pic18f27j53.h: 6624: struct {
[; ;pic18f27j53.h: 6625: unsigned COUT1 :1;
[; ;pic18f27j53.h: 6626: unsigned COUT2 :1;
[; ;pic18f27j53.h: 6627: unsigned COUT3 :1;
[; ;pic18f27j53.h: 6628: };
[; ;pic18f27j53.h: 6629: } CMSTATbits_t;
[; ;pic18f27j53.h: 6630: extern volatile CMSTATbits_t CMSTATbits @ 0xF70;
[; ;pic18f27j53.h: 6648: typedef union {
[; ;pic18f27j53.h: 6649: struct {
[; ;pic18f27j53.h: 6650: unsigned COUT1 :1;
[; ;pic18f27j53.h: 6651: unsigned COUT2 :1;
[; ;pic18f27j53.h: 6652: unsigned COUT3 :1;
[; ;pic18f27j53.h: 6653: };
[; ;pic18f27j53.h: 6654: } CMSTATUSbits_t;
[; ;pic18f27j53.h: 6655: extern volatile CMSTATUSbits_t CMSTATUSbits @ 0xF70;
[; ;pic18f27j53.h: 6674: extern volatile unsigned char SSP2CON2 @ 0xF71;
"6676
[; ;pic18f27j53.h: 6676: asm("SSP2CON2 equ 0F71h");
[; <" SSP2CON2 equ 0F71h ;# ">
[; ;pic18f27j53.h: 6679: typedef union {
[; ;pic18f27j53.h: 6680: struct {
[; ;pic18f27j53.h: 6681: unsigned SEN :1;
[; ;pic18f27j53.h: 6682: unsigned RSEN :1;
[; ;pic18f27j53.h: 6683: unsigned PEN :1;
[; ;pic18f27j53.h: 6684: unsigned RCEN :1;
[; ;pic18f27j53.h: 6685: unsigned ACKEN :1;
[; ;pic18f27j53.h: 6686: unsigned ACKDT :1;
[; ;pic18f27j53.h: 6687: unsigned ACKSTAT :1;
[; ;pic18f27j53.h: 6688: unsigned GCEN :1;
[; ;pic18f27j53.h: 6689: };
[; ;pic18f27j53.h: 6690: struct {
[; ;pic18f27j53.h: 6691: unsigned :1;
[; ;pic18f27j53.h: 6692: unsigned ADMSK1 :1;
[; ;pic18f27j53.h: 6693: unsigned ADMSK2 :1;
[; ;pic18f27j53.h: 6694: unsigned ADMSK3 :1;
[; ;pic18f27j53.h: 6695: unsigned ADMSK4 :1;
[; ;pic18f27j53.h: 6696: unsigned ADMSK5 :1;
[; ;pic18f27j53.h: 6697: };
[; ;pic18f27j53.h: 6698: struct {
[; ;pic18f27j53.h: 6699: unsigned :5;
[; ;pic18f27j53.h: 6700: unsigned ACKDT2 :1;
[; ;pic18f27j53.h: 6701: };
[; ;pic18f27j53.h: 6702: struct {
[; ;pic18f27j53.h: 6703: unsigned :4;
[; ;pic18f27j53.h: 6704: unsigned ACKEN2 :1;
[; ;pic18f27j53.h: 6705: };
[; ;pic18f27j53.h: 6706: struct {
[; ;pic18f27j53.h: 6707: unsigned :6;
[; ;pic18f27j53.h: 6708: unsigned ACKSTAT2 :1;
[; ;pic18f27j53.h: 6709: };
[; ;pic18f27j53.h: 6710: struct {
[; ;pic18f27j53.h: 6711: unsigned :1;
[; ;pic18f27j53.h: 6712: unsigned ADMSK12 :1;
[; ;pic18f27j53.h: 6713: };
[; ;pic18f27j53.h: 6714: struct {
[; ;pic18f27j53.h: 6715: unsigned :2;
[; ;pic18f27j53.h: 6716: unsigned ADMSK22 :1;
[; ;pic18f27j53.h: 6717: };
[; ;pic18f27j53.h: 6718: struct {
[; ;pic18f27j53.h: 6719: unsigned :3;
[; ;pic18f27j53.h: 6720: unsigned ADMSK32 :1;
[; ;pic18f27j53.h: 6721: };
[; ;pic18f27j53.h: 6722: struct {
[; ;pic18f27j53.h: 6723: unsigned :4;
[; ;pic18f27j53.h: 6724: unsigned ADMSK42 :1;
[; ;pic18f27j53.h: 6725: };
[; ;pic18f27j53.h: 6726: struct {
[; ;pic18f27j53.h: 6727: unsigned :5;
[; ;pic18f27j53.h: 6728: unsigned ADMSK52 :1;
[; ;pic18f27j53.h: 6729: };
[; ;pic18f27j53.h: 6730: struct {
[; ;pic18f27j53.h: 6731: unsigned :7;
[; ;pic18f27j53.h: 6732: unsigned GCEN2 :1;
[; ;pic18f27j53.h: 6733: };
[; ;pic18f27j53.h: 6734: struct {
[; ;pic18f27j53.h: 6735: unsigned :2;
[; ;pic18f27j53.h: 6736: unsigned PEN2 :1;
[; ;pic18f27j53.h: 6737: };
[; ;pic18f27j53.h: 6738: struct {
[; ;pic18f27j53.h: 6739: unsigned :3;
[; ;pic18f27j53.h: 6740: unsigned RCEN2 :1;
[; ;pic18f27j53.h: 6741: };
[; ;pic18f27j53.h: 6742: struct {
[; ;pic18f27j53.h: 6743: unsigned :1;
[; ;pic18f27j53.h: 6744: unsigned RSEN2 :1;
[; ;pic18f27j53.h: 6745: };
[; ;pic18f27j53.h: 6746: struct {
[; ;pic18f27j53.h: 6747: unsigned SEN2 :1;
[; ;pic18f27j53.h: 6748: };
[; ;pic18f27j53.h: 6749: } SSP2CON2bits_t;
[; ;pic18f27j53.h: 6750: extern volatile SSP2CON2bits_t SSP2CON2bits @ 0xF71;
[; ;pic18f27j53.h: 6884: extern volatile unsigned char SSP2CON1 @ 0xF72;
"6886
[; ;pic18f27j53.h: 6886: asm("SSP2CON1 equ 0F72h");
[; <" SSP2CON1 equ 0F72h ;# ">
[; ;pic18f27j53.h: 6889: typedef union {
[; ;pic18f27j53.h: 6890: struct {
[; ;pic18f27j53.h: 6891: unsigned SSPM :4;
[; ;pic18f27j53.h: 6892: unsigned CKP :1;
[; ;pic18f27j53.h: 6893: unsigned SSPEN :1;
[; ;pic18f27j53.h: 6894: unsigned SSPOV :1;
[; ;pic18f27j53.h: 6895: unsigned WCOL :1;
[; ;pic18f27j53.h: 6896: };
[; ;pic18f27j53.h: 6897: struct {
[; ;pic18f27j53.h: 6898: unsigned SSPM0 :1;
[; ;pic18f27j53.h: 6899: unsigned SSPM1 :1;
[; ;pic18f27j53.h: 6900: unsigned SSPM2 :1;
[; ;pic18f27j53.h: 6901: unsigned SSPM3 :1;
[; ;pic18f27j53.h: 6902: };
[; ;pic18f27j53.h: 6903: struct {
[; ;pic18f27j53.h: 6904: unsigned :4;
[; ;pic18f27j53.h: 6905: unsigned CKP2 :1;
[; ;pic18f27j53.h: 6906: };
[; ;pic18f27j53.h: 6907: struct {
[; ;pic18f27j53.h: 6908: unsigned :5;
[; ;pic18f27j53.h: 6909: unsigned SSPEN2 :1;
[; ;pic18f27j53.h: 6910: };
[; ;pic18f27j53.h: 6911: struct {
[; ;pic18f27j53.h: 6912: unsigned SSPM02 :1;
[; ;pic18f27j53.h: 6913: };
[; ;pic18f27j53.h: 6914: struct {
[; ;pic18f27j53.h: 6915: unsigned :1;
[; ;pic18f27j53.h: 6916: unsigned SSPM12 :1;
[; ;pic18f27j53.h: 6917: };
[; ;pic18f27j53.h: 6918: struct {
[; ;pic18f27j53.h: 6919: unsigned :2;
[; ;pic18f27j53.h: 6920: unsigned SSPM22 :1;
[; ;pic18f27j53.h: 6921: };
[; ;pic18f27j53.h: 6922: struct {
[; ;pic18f27j53.h: 6923: unsigned :3;
[; ;pic18f27j53.h: 6924: unsigned SSPM32 :1;
[; ;pic18f27j53.h: 6925: };
[; ;pic18f27j53.h: 6926: struct {
[; ;pic18f27j53.h: 6927: unsigned :6;
[; ;pic18f27j53.h: 6928: unsigned SSPOV2 :1;
[; ;pic18f27j53.h: 6929: };
[; ;pic18f27j53.h: 6930: struct {
[; ;pic18f27j53.h: 6931: unsigned :7;
[; ;pic18f27j53.h: 6932: unsigned WCOL2 :1;
[; ;pic18f27j53.h: 6933: };
[; ;pic18f27j53.h: 6934: } SSP2CON1bits_t;
[; ;pic18f27j53.h: 6935: extern volatile SSP2CON1bits_t SSP2CON1bits @ 0xF72;
[; ;pic18f27j53.h: 7024: extern volatile unsigned char SSP2STAT @ 0xF73;
"7026
[; ;pic18f27j53.h: 7026: asm("SSP2STAT equ 0F73h");
[; <" SSP2STAT equ 0F73h ;# ">
[; ;pic18f27j53.h: 7029: typedef union {
[; ;pic18f27j53.h: 7030: struct {
[; ;pic18f27j53.h: 7031: unsigned :2;
[; ;pic18f27j53.h: 7032: unsigned R_NOT_W :1;
[; ;pic18f27j53.h: 7033: };
[; ;pic18f27j53.h: 7034: struct {
[; ;pic18f27j53.h: 7035: unsigned :5;
[; ;pic18f27j53.h: 7036: unsigned D_NOT_A :1;
[; ;pic18f27j53.h: 7037: };
[; ;pic18f27j53.h: 7038: struct {
[; ;pic18f27j53.h: 7039: unsigned BF :1;
[; ;pic18f27j53.h: 7040: unsigned UA :1;
[; ;pic18f27j53.h: 7041: unsigned R_nW :1;
[; ;pic18f27j53.h: 7042: unsigned S :1;
[; ;pic18f27j53.h: 7043: unsigned P :1;
[; ;pic18f27j53.h: 7044: unsigned D_nA :1;
[; ;pic18f27j53.h: 7045: unsigned CKE :1;
[; ;pic18f27j53.h: 7046: unsigned SMP :1;
[; ;pic18f27j53.h: 7047: };
[; ;pic18f27j53.h: 7048: struct {
[; ;pic18f27j53.h: 7049: unsigned BF2 :1;
[; ;pic18f27j53.h: 7050: };
[; ;pic18f27j53.h: 7051: struct {
[; ;pic18f27j53.h: 7052: unsigned :6;
[; ;pic18f27j53.h: 7053: unsigned CKE2 :1;
[; ;pic18f27j53.h: 7054: };
[; ;pic18f27j53.h: 7055: struct {
[; ;pic18f27j53.h: 7056: unsigned :5;
[; ;pic18f27j53.h: 7057: unsigned DA2 :1;
[; ;pic18f27j53.h: 7058: };
[; ;pic18f27j53.h: 7059: struct {
[; ;pic18f27j53.h: 7060: unsigned :5;
[; ;pic18f27j53.h: 7061: unsigned DATA_ADDRESS2 :1;
[; ;pic18f27j53.h: 7062: };
[; ;pic18f27j53.h: 7063: struct {
[; ;pic18f27j53.h: 7064: unsigned :5;
[; ;pic18f27j53.h: 7065: unsigned D_A2 :1;
[; ;pic18f27j53.h: 7066: };
[; ;pic18f27j53.h: 7067: struct {
[; ;pic18f27j53.h: 7068: unsigned :5;
[; ;pic18f27j53.h: 7069: unsigned D_nA2 :1;
[; ;pic18f27j53.h: 7070: };
[; ;pic18f27j53.h: 7071: struct {
[; ;pic18f27j53.h: 7072: unsigned :5;
[; ;pic18f27j53.h: 7073: unsigned I2C_DAT2 :1;
[; ;pic18f27j53.h: 7074: };
[; ;pic18f27j53.h: 7075: struct {
[; ;pic18f27j53.h: 7076: unsigned :2;
[; ;pic18f27j53.h: 7077: unsigned I2C_READ2 :1;
[; ;pic18f27j53.h: 7078: };
[; ;pic18f27j53.h: 7079: struct {
[; ;pic18f27j53.h: 7080: unsigned :3;
[; ;pic18f27j53.h: 7081: unsigned I2C_START2 :1;
[; ;pic18f27j53.h: 7082: };
[; ;pic18f27j53.h: 7083: struct {
[; ;pic18f27j53.h: 7084: unsigned :4;
[; ;pic18f27j53.h: 7085: unsigned I2C_STOP2 :1;
[; ;pic18f27j53.h: 7086: };
[; ;pic18f27j53.h: 7087: struct {
[; ;pic18f27j53.h: 7088: unsigned :4;
[; ;pic18f27j53.h: 7089: unsigned P2 :1;
[; ;pic18f27j53.h: 7090: };
[; ;pic18f27j53.h: 7091: struct {
[; ;pic18f27j53.h: 7092: unsigned :2;
[; ;pic18f27j53.h: 7093: unsigned READ_WRITE2 :1;
[; ;pic18f27j53.h: 7094: };
[; ;pic18f27j53.h: 7095: struct {
[; ;pic18f27j53.h: 7096: unsigned :2;
[; ;pic18f27j53.h: 7097: unsigned RW2 :1;
[; ;pic18f27j53.h: 7098: };
[; ;pic18f27j53.h: 7099: struct {
[; ;pic18f27j53.h: 7100: unsigned :2;
[; ;pic18f27j53.h: 7101: unsigned R_W2 :1;
[; ;pic18f27j53.h: 7102: };
[; ;pic18f27j53.h: 7103: struct {
[; ;pic18f27j53.h: 7104: unsigned :2;
[; ;pic18f27j53.h: 7105: unsigned R_nW2 :1;
[; ;pic18f27j53.h: 7106: };
[; ;pic18f27j53.h: 7107: struct {
[; ;pic18f27j53.h: 7108: unsigned :3;
[; ;pic18f27j53.h: 7109: unsigned S2 :1;
[; ;pic18f27j53.h: 7110: };
[; ;pic18f27j53.h: 7111: struct {
[; ;pic18f27j53.h: 7112: unsigned :7;
[; ;pic18f27j53.h: 7113: unsigned SMP2 :1;
[; ;pic18f27j53.h: 7114: };
[; ;pic18f27j53.h: 7115: struct {
[; ;pic18f27j53.h: 7116: unsigned :3;
[; ;pic18f27j53.h: 7117: unsigned START2 :1;
[; ;pic18f27j53.h: 7118: };
[; ;pic18f27j53.h: 7119: struct {
[; ;pic18f27j53.h: 7120: unsigned :4;
[; ;pic18f27j53.h: 7121: unsigned STOP2 :1;
[; ;pic18f27j53.h: 7122: };
[; ;pic18f27j53.h: 7123: struct {
[; ;pic18f27j53.h: 7124: unsigned :1;
[; ;pic18f27j53.h: 7125: unsigned UA2 :1;
[; ;pic18f27j53.h: 7126: };
[; ;pic18f27j53.h: 7127: struct {
[; ;pic18f27j53.h: 7128: unsigned :5;
[; ;pic18f27j53.h: 7129: unsigned nA2 :1;
[; ;pic18f27j53.h: 7130: };
[; ;pic18f27j53.h: 7131: struct {
[; ;pic18f27j53.h: 7132: unsigned :5;
[; ;pic18f27j53.h: 7133: unsigned nADDRESS2 :1;
[; ;pic18f27j53.h: 7134: };
[; ;pic18f27j53.h: 7135: struct {
[; ;pic18f27j53.h: 7136: unsigned :2;
[; ;pic18f27j53.h: 7137: unsigned nW2 :1;
[; ;pic18f27j53.h: 7138: };
[; ;pic18f27j53.h: 7139: struct {
[; ;pic18f27j53.h: 7140: unsigned :2;
[; ;pic18f27j53.h: 7141: unsigned nWRITE2 :1;
[; ;pic18f27j53.h: 7142: };
[; ;pic18f27j53.h: 7143: } SSP2STATbits_t;
[; ;pic18f27j53.h: 7144: extern volatile SSP2STATbits_t SSP2STATbits @ 0xF73;
[; ;pic18f27j53.h: 7318: extern volatile unsigned char SSP2ADD @ 0xF74;
"7320
[; ;pic18f27j53.h: 7320: asm("SSP2ADD equ 0F74h");
[; <" SSP2ADD equ 0F74h ;# ">
[; ;pic18f27j53.h: 7323: typedef union {
[; ;pic18f27j53.h: 7324: struct {
[; ;pic18f27j53.h: 7325: unsigned SSPADD :8;
[; ;pic18f27j53.h: 7326: };
[; ;pic18f27j53.h: 7327: struct {
[; ;pic18f27j53.h: 7328: unsigned MSK02 :1;
[; ;pic18f27j53.h: 7329: };
[; ;pic18f27j53.h: 7330: struct {
[; ;pic18f27j53.h: 7331: unsigned :1;
[; ;pic18f27j53.h: 7332: unsigned MSK12 :1;
[; ;pic18f27j53.h: 7333: };
[; ;pic18f27j53.h: 7334: struct {
[; ;pic18f27j53.h: 7335: unsigned :2;
[; ;pic18f27j53.h: 7336: unsigned MSK22 :1;
[; ;pic18f27j53.h: 7337: };
[; ;pic18f27j53.h: 7338: struct {
[; ;pic18f27j53.h: 7339: unsigned :3;
[; ;pic18f27j53.h: 7340: unsigned MSK32 :1;
[; ;pic18f27j53.h: 7341: };
[; ;pic18f27j53.h: 7342: struct {
[; ;pic18f27j53.h: 7343: unsigned :4;
[; ;pic18f27j53.h: 7344: unsigned MSK42 :1;
[; ;pic18f27j53.h: 7345: };
[; ;pic18f27j53.h: 7346: struct {
[; ;pic18f27j53.h: 7347: unsigned :5;
[; ;pic18f27j53.h: 7348: unsigned MSK52 :1;
[; ;pic18f27j53.h: 7349: };
[; ;pic18f27j53.h: 7350: struct {
[; ;pic18f27j53.h: 7351: unsigned :6;
[; ;pic18f27j53.h: 7352: unsigned MSK62 :1;
[; ;pic18f27j53.h: 7353: };
[; ;pic18f27j53.h: 7354: struct {
[; ;pic18f27j53.h: 7355: unsigned :7;
[; ;pic18f27j53.h: 7356: unsigned MSK72 :1;
[; ;pic18f27j53.h: 7357: };
[; ;pic18f27j53.h: 7358: } SSP2ADDbits_t;
[; ;pic18f27j53.h: 7359: extern volatile SSP2ADDbits_t SSP2ADDbits @ 0xF74;
[; ;pic18f27j53.h: 7408: extern volatile unsigned char SSP2MSK @ 0xF74;
"7410
[; ;pic18f27j53.h: 7410: asm("SSP2MSK equ 0F74h");
[; <" SSP2MSK equ 0F74h ;# ">
[; ;pic18f27j53.h: 7413: typedef union {
[; ;pic18f27j53.h: 7414: struct {
[; ;pic18f27j53.h: 7415: unsigned MSK0 :1;
[; ;pic18f27j53.h: 7416: unsigned MSK1 :1;
[; ;pic18f27j53.h: 7417: unsigned MSK2 :1;
[; ;pic18f27j53.h: 7418: unsigned MSK3 :1;
[; ;pic18f27j53.h: 7419: unsigned MSK4 :1;
[; ;pic18f27j53.h: 7420: unsigned MSK5 :1;
[; ;pic18f27j53.h: 7421: unsigned MSK6 :1;
[; ;pic18f27j53.h: 7422: unsigned MSK7 :1;
[; ;pic18f27j53.h: 7423: };
[; ;pic18f27j53.h: 7424: } SSP2MSKbits_t;
[; ;pic18f27j53.h: 7425: extern volatile SSP2MSKbits_t SSP2MSKbits @ 0xF74;
[; ;pic18f27j53.h: 7469: extern volatile unsigned char SSP2BUF @ 0xF75;
"7471
[; ;pic18f27j53.h: 7471: asm("SSP2BUF equ 0F75h");
[; <" SSP2BUF equ 0F75h ;# ">
[; ;pic18f27j53.h: 7474: typedef union {
[; ;pic18f27j53.h: 7475: struct {
[; ;pic18f27j53.h: 7476: unsigned SSPBUF :8;
[; ;pic18f27j53.h: 7477: };
[; ;pic18f27j53.h: 7478: } SSP2BUFbits_t;
[; ;pic18f27j53.h: 7479: extern volatile SSP2BUFbits_t SSP2BUFbits @ 0xF75;
[; ;pic18f27j53.h: 7488: extern volatile unsigned char T4CON @ 0xF76;
"7490
[; ;pic18f27j53.h: 7490: asm("T4CON equ 0F76h");
[; <" T4CON equ 0F76h ;# ">
[; ;pic18f27j53.h: 7493: typedef union {
[; ;pic18f27j53.h: 7494: struct {
[; ;pic18f27j53.h: 7495: unsigned T4CKPS :2;
[; ;pic18f27j53.h: 7496: unsigned TMR4ON :1;
[; ;pic18f27j53.h: 7497: unsigned T4OUTPS :4;
[; ;pic18f27j53.h: 7498: };
[; ;pic18f27j53.h: 7499: struct {
[; ;pic18f27j53.h: 7500: unsigned T4CKPS0 :1;
[; ;pic18f27j53.h: 7501: unsigned T4CKPS1 :1;
[; ;pic18f27j53.h: 7502: unsigned :1;
[; ;pic18f27j53.h: 7503: unsigned T4OUTPS0 :1;
[; ;pic18f27j53.h: 7504: unsigned T4OUTPS1 :1;
[; ;pic18f27j53.h: 7505: unsigned T4OUTPS2 :1;
[; ;pic18f27j53.h: 7506: unsigned T4OUTPS3 :1;
[; ;pic18f27j53.h: 7507: };
[; ;pic18f27j53.h: 7508: } T4CONbits_t;
[; ;pic18f27j53.h: 7509: extern volatile T4CONbits_t T4CONbits @ 0xF76;
[; ;pic18f27j53.h: 7558: extern volatile unsigned char PR4 @ 0xF77;
"7560
[; ;pic18f27j53.h: 7560: asm("PR4 equ 0F77h");
[; <" PR4 equ 0F77h ;# ">
[; ;pic18f27j53.h: 7563: typedef union {
[; ;pic18f27j53.h: 7564: struct {
[; ;pic18f27j53.h: 7565: unsigned PR4 :8;
[; ;pic18f27j53.h: 7566: };
[; ;pic18f27j53.h: 7567: } PR4bits_t;
[; ;pic18f27j53.h: 7568: extern volatile PR4bits_t PR4bits @ 0xF77;
[; ;pic18f27j53.h: 7577: extern volatile unsigned char TMR4 @ 0xF78;
"7579
[; ;pic18f27j53.h: 7579: asm("TMR4 equ 0F78h");
[; <" TMR4 equ 0F78h ;# ">
[; ;pic18f27j53.h: 7582: typedef union {
[; ;pic18f27j53.h: 7583: struct {
[; ;pic18f27j53.h: 7584: unsigned TMR4 :8;
[; ;pic18f27j53.h: 7585: };
[; ;pic18f27j53.h: 7586: } TMR4bits_t;
[; ;pic18f27j53.h: 7587: extern volatile TMR4bits_t TMR4bits @ 0xF78;
[; ;pic18f27j53.h: 7596: extern volatile unsigned char T3CON @ 0xF79;
"7598
[; ;pic18f27j53.h: 7598: asm("T3CON equ 0F79h");
[; <" T3CON equ 0F79h ;# ">
[; ;pic18f27j53.h: 7601: typedef union {
[; ;pic18f27j53.h: 7602: struct {
[; ;pic18f27j53.h: 7603: unsigned :2;
[; ;pic18f27j53.h: 7604: unsigned NOT_T3SYNC :1;
[; ;pic18f27j53.h: 7605: };
[; ;pic18f27j53.h: 7606: struct {
[; ;pic18f27j53.h: 7607: unsigned TMR3ON :1;
[; ;pic18f27j53.h: 7608: unsigned RD16 :1;
[; ;pic18f27j53.h: 7609: unsigned nT3SYNC :1;
[; ;pic18f27j53.h: 7610: unsigned T3OSCEN :1;
[; ;pic18f27j53.h: 7611: unsigned T3CKPS :2;
[; ;pic18f27j53.h: 7612: unsigned TMR3CS :2;
[; ;pic18f27j53.h: 7613: };
[; ;pic18f27j53.h: 7614: struct {
[; ;pic18f27j53.h: 7615: unsigned :4;
[; ;pic18f27j53.h: 7616: unsigned T3CKPS0 :1;
[; ;pic18f27j53.h: 7617: unsigned T3CKPS1 :1;
[; ;pic18f27j53.h: 7618: unsigned TMR3CS0 :1;
[; ;pic18f27j53.h: 7619: unsigned TMR3CS1 :1;
[; ;pic18f27j53.h: 7620: };
[; ;pic18f27j53.h: 7621: struct {
[; ;pic18f27j53.h: 7622: unsigned :7;
[; ;pic18f27j53.h: 7623: unsigned RD163 :1;
[; ;pic18f27j53.h: 7624: };
[; ;pic18f27j53.h: 7625: struct {
[; ;pic18f27j53.h: 7626: unsigned :3;
[; ;pic18f27j53.h: 7627: unsigned SOSCEN3 :1;
[; ;pic18f27j53.h: 7628: };
[; ;pic18f27j53.h: 7629: struct {
[; ;pic18f27j53.h: 7630: unsigned :7;
[; ;pic18f27j53.h: 7631: unsigned T3RD16 :1;
[; ;pic18f27j53.h: 7632: };
[; ;pic18f27j53.h: 7633: } T3CONbits_t;
[; ;pic18f27j53.h: 7634: extern volatile T3CONbits_t T3CONbits @ 0xF79;
[; ;pic18f27j53.h: 7708: extern volatile unsigned short TMR3 @ 0xF7A;
"7710
[; ;pic18f27j53.h: 7710: asm("TMR3 equ 0F7Ah");
[; <" TMR3 equ 0F7Ah ;# ">
[; ;pic18f27j53.h: 7714: extern volatile unsigned char TMR3L @ 0xF7A;
"7716
[; ;pic18f27j53.h: 7716: asm("TMR3L equ 0F7Ah");
[; <" TMR3L equ 0F7Ah ;# ">
[; ;pic18f27j53.h: 7719: typedef union {
[; ;pic18f27j53.h: 7720: struct {
[; ;pic18f27j53.h: 7721: unsigned TMR3L :8;
[; ;pic18f27j53.h: 7722: };
[; ;pic18f27j53.h: 7723: } TMR3Lbits_t;
[; ;pic18f27j53.h: 7724: extern volatile TMR3Lbits_t TMR3Lbits @ 0xF7A;
[; ;pic18f27j53.h: 7733: extern volatile unsigned char TMR3H @ 0xF7B;
"7735
[; ;pic18f27j53.h: 7735: asm("TMR3H equ 0F7Bh");
[; <" TMR3H equ 0F7Bh ;# ">
[; ;pic18f27j53.h: 7738: typedef union {
[; ;pic18f27j53.h: 7739: struct {
[; ;pic18f27j53.h: 7740: unsigned TMR3H :8;
[; ;pic18f27j53.h: 7741: };
[; ;pic18f27j53.h: 7742: } TMR3Hbits_t;
[; ;pic18f27j53.h: 7743: extern volatile TMR3Hbits_t TMR3Hbits @ 0xF7B;
[; ;pic18f27j53.h: 7752: extern volatile unsigned char BAUDCON2 @ 0xF7C;
"7754
[; ;pic18f27j53.h: 7754: asm("BAUDCON2 equ 0F7Ch");
[; <" BAUDCON2 equ 0F7Ch ;# ">
[; ;pic18f27j53.h: 7757: typedef union {
[; ;pic18f27j53.h: 7758: struct {
[; ;pic18f27j53.h: 7759: unsigned ABDEN :1;
[; ;pic18f27j53.h: 7760: unsigned WUE :1;
[; ;pic18f27j53.h: 7761: unsigned :1;
[; ;pic18f27j53.h: 7762: unsigned BRG16 :1;
[; ;pic18f27j53.h: 7763: unsigned TXCKP :1;
[; ;pic18f27j53.h: 7764: unsigned RXDTP :1;
[; ;pic18f27j53.h: 7765: unsigned RCIDL :1;
[; ;pic18f27j53.h: 7766: unsigned ABDOVF :1;
[; ;pic18f27j53.h: 7767: };
[; ;pic18f27j53.h: 7768: struct {
[; ;pic18f27j53.h: 7769: unsigned ABDEN2 :1;
[; ;pic18f27j53.h: 7770: };
[; ;pic18f27j53.h: 7771: struct {
[; ;pic18f27j53.h: 7772: unsigned :7;
[; ;pic18f27j53.h: 7773: unsigned ABDOVF2 :1;
[; ;pic18f27j53.h: 7774: };
[; ;pic18f27j53.h: 7775: struct {
[; ;pic18f27j53.h: 7776: unsigned :3;
[; ;pic18f27j53.h: 7777: unsigned BRG162 :1;
[; ;pic18f27j53.h: 7778: };
[; ;pic18f27j53.h: 7779: struct {
[; ;pic18f27j53.h: 7780: unsigned :5;
[; ;pic18f27j53.h: 7781: unsigned DTRXP2 :1;
[; ;pic18f27j53.h: 7782: };
[; ;pic18f27j53.h: 7783: struct {
[; ;pic18f27j53.h: 7784: unsigned :6;
[; ;pic18f27j53.h: 7785: unsigned RCIDL2 :1;
[; ;pic18f27j53.h: 7786: };
[; ;pic18f27j53.h: 7787: struct {
[; ;pic18f27j53.h: 7788: unsigned :6;
[; ;pic18f27j53.h: 7789: unsigned RCMT2 :1;
[; ;pic18f27j53.h: 7790: };
[; ;pic18f27j53.h: 7791: struct {
[; ;pic18f27j53.h: 7792: unsigned :5;
[; ;pic18f27j53.h: 7793: unsigned RXDTP2 :1;
[; ;pic18f27j53.h: 7794: };
[; ;pic18f27j53.h: 7795: struct {
[; ;pic18f27j53.h: 7796: unsigned :4;
[; ;pic18f27j53.h: 7797: unsigned SCKP2 :1;
[; ;pic18f27j53.h: 7798: };
[; ;pic18f27j53.h: 7799: struct {
[; ;pic18f27j53.h: 7800: unsigned :4;
[; ;pic18f27j53.h: 7801: unsigned TXCKP2 :1;
[; ;pic18f27j53.h: 7802: };
[; ;pic18f27j53.h: 7803: struct {
[; ;pic18f27j53.h: 7804: unsigned :1;
[; ;pic18f27j53.h: 7805: unsigned WUE2 :1;
[; ;pic18f27j53.h: 7806: };
[; ;pic18f27j53.h: 7807: } BAUDCON2bits_t;
[; ;pic18f27j53.h: 7808: extern volatile BAUDCON2bits_t BAUDCON2bits @ 0xF7C;
[; ;pic18f27j53.h: 7897: extern volatile unsigned char SPBRGH2 @ 0xF7D;
"7899
[; ;pic18f27j53.h: 7899: asm("SPBRGH2 equ 0F7Dh");
[; <" SPBRGH2 equ 0F7Dh ;# ">
[; ;pic18f27j53.h: 7902: typedef union {
[; ;pic18f27j53.h: 7903: struct {
[; ;pic18f27j53.h: 7904: unsigned SPBRGH2 :8;
[; ;pic18f27j53.h: 7905: };
[; ;pic18f27j53.h: 7906: } SPBRGH2bits_t;
[; ;pic18f27j53.h: 7907: extern volatile SPBRGH2bits_t SPBRGH2bits @ 0xF7D;
[; ;pic18f27j53.h: 7916: extern volatile unsigned char BAUDCON1 @ 0xF7E;
"7918
[; ;pic18f27j53.h: 7918: asm("BAUDCON1 equ 0F7Eh");
[; <" BAUDCON1 equ 0F7Eh ;# ">
[; ;pic18f27j53.h: 7921: extern volatile unsigned char BAUDCON @ 0xF7E;
"7923
[; ;pic18f27j53.h: 7923: asm("BAUDCON equ 0F7Eh");
[; <" BAUDCON equ 0F7Eh ;# ">
[; ;pic18f27j53.h: 7925: extern volatile unsigned char BAUDCTL @ 0xF7E;
"7927
[; ;pic18f27j53.h: 7927: asm("BAUDCTL equ 0F7Eh");
[; <" BAUDCTL equ 0F7Eh ;# ">
[; ;pic18f27j53.h: 7930: typedef union {
[; ;pic18f27j53.h: 7931: struct {
[; ;pic18f27j53.h: 7932: unsigned ABDEN :1;
[; ;pic18f27j53.h: 7933: unsigned WUE :1;
[; ;pic18f27j53.h: 7934: unsigned :1;
[; ;pic18f27j53.h: 7935: unsigned BRG16 :1;
[; ;pic18f27j53.h: 7936: unsigned TXCKP :1;
[; ;pic18f27j53.h: 7937: unsigned RXDTP :1;
[; ;pic18f27j53.h: 7938: unsigned RCIDL :1;
[; ;pic18f27j53.h: 7939: unsigned ABDOVF :1;
[; ;pic18f27j53.h: 7940: };
[; ;pic18f27j53.h: 7941: struct {
[; ;pic18f27j53.h: 7942: unsigned ABDEN1 :1;
[; ;pic18f27j53.h: 7943: };
[; ;pic18f27j53.h: 7944: struct {
[; ;pic18f27j53.h: 7945: unsigned :7;
[; ;pic18f27j53.h: 7946: unsigned ABDOVF1 :1;
[; ;pic18f27j53.h: 7947: };
[; ;pic18f27j53.h: 7948: struct {
[; ;pic18f27j53.h: 7949: unsigned :3;
[; ;pic18f27j53.h: 7950: unsigned BRG161 :1;
[; ;pic18f27j53.h: 7951: };
[; ;pic18f27j53.h: 7952: struct {
[; ;pic18f27j53.h: 7953: unsigned :4;
[; ;pic18f27j53.h: 7954: unsigned CKTXP :1;
[; ;pic18f27j53.h: 7955: };
[; ;pic18f27j53.h: 7956: struct {
[; ;pic18f27j53.h: 7957: unsigned :5;
[; ;pic18f27j53.h: 7958: unsigned DTRXP :1;
[; ;pic18f27j53.h: 7959: };
[; ;pic18f27j53.h: 7960: struct {
[; ;pic18f27j53.h: 7961: unsigned :5;
[; ;pic18f27j53.h: 7962: unsigned DTRXP1 :1;
[; ;pic18f27j53.h: 7963: };
[; ;pic18f27j53.h: 7964: struct {
[; ;pic18f27j53.h: 7965: unsigned :6;
[; ;pic18f27j53.h: 7966: unsigned RCIDL1 :1;
[; ;pic18f27j53.h: 7967: };
[; ;pic18f27j53.h: 7968: struct {
[; ;pic18f27j53.h: 7969: unsigned :6;
[; ;pic18f27j53.h: 7970: unsigned RCMT :1;
[; ;pic18f27j53.h: 7971: };
[; ;pic18f27j53.h: 7972: struct {
[; ;pic18f27j53.h: 7973: unsigned :6;
[; ;pic18f27j53.h: 7974: unsigned RCMT1 :1;
[; ;pic18f27j53.h: 7975: };
[; ;pic18f27j53.h: 7976: struct {
[; ;pic18f27j53.h: 7977: unsigned :5;
[; ;pic18f27j53.h: 7978: unsigned RXDTP1 :1;
[; ;pic18f27j53.h: 7979: };
[; ;pic18f27j53.h: 7980: struct {
[; ;pic18f27j53.h: 7981: unsigned :4;
[; ;pic18f27j53.h: 7982: unsigned SCKP :1;
[; ;pic18f27j53.h: 7983: };
[; ;pic18f27j53.h: 7984: struct {
[; ;pic18f27j53.h: 7985: unsigned :4;
[; ;pic18f27j53.h: 7986: unsigned SCKP1 :1;
[; ;pic18f27j53.h: 7987: };
[; ;pic18f27j53.h: 7988: struct {
[; ;pic18f27j53.h: 7989: unsigned :4;
[; ;pic18f27j53.h: 7990: unsigned TXCKP1 :1;
[; ;pic18f27j53.h: 7991: };
[; ;pic18f27j53.h: 7992: struct {
[; ;pic18f27j53.h: 7993: unsigned :1;
[; ;pic18f27j53.h: 7994: unsigned WUE1 :1;
[; ;pic18f27j53.h: 7995: };
[; ;pic18f27j53.h: 7996: struct {
[; ;pic18f27j53.h: 7997: unsigned :5;
[; ;pic18f27j53.h: 7998: unsigned RXCKP :1;
[; ;pic18f27j53.h: 7999: };
[; ;pic18f27j53.h: 8000: struct {
[; ;pic18f27j53.h: 8001: unsigned :1;
[; ;pic18f27j53.h: 8002: unsigned W4E :1;
[; ;pic18f27j53.h: 8003: };
[; ;pic18f27j53.h: 8004: } BAUDCON1bits_t;
[; ;pic18f27j53.h: 8005: extern volatile BAUDCON1bits_t BAUDCON1bits @ 0xF7E;
[; ;pic18f27j53.h: 8123: typedef union {
[; ;pic18f27j53.h: 8124: struct {
[; ;pic18f27j53.h: 8125: unsigned ABDEN :1;
[; ;pic18f27j53.h: 8126: unsigned WUE :1;
[; ;pic18f27j53.h: 8127: unsigned :1;
[; ;pic18f27j53.h: 8128: unsigned BRG16 :1;
[; ;pic18f27j53.h: 8129: unsigned TXCKP :1;
[; ;pic18f27j53.h: 8130: unsigned RXDTP :1;
[; ;pic18f27j53.h: 8131: unsigned RCIDL :1;
[; ;pic18f27j53.h: 8132: unsigned ABDOVF :1;
[; ;pic18f27j53.h: 8133: };
[; ;pic18f27j53.h: 8134: struct {
[; ;pic18f27j53.h: 8135: unsigned ABDEN1 :1;
[; ;pic18f27j53.h: 8136: };
[; ;pic18f27j53.h: 8137: struct {
[; ;pic18f27j53.h: 8138: unsigned :7;
[; ;pic18f27j53.h: 8139: unsigned ABDOVF1 :1;
[; ;pic18f27j53.h: 8140: };
[; ;pic18f27j53.h: 8141: struct {
[; ;pic18f27j53.h: 8142: unsigned :3;
[; ;pic18f27j53.h: 8143: unsigned BRG161 :1;
[; ;pic18f27j53.h: 8144: };
[; ;pic18f27j53.h: 8145: struct {
[; ;pic18f27j53.h: 8146: unsigned :4;
[; ;pic18f27j53.h: 8147: unsigned CKTXP :1;
[; ;pic18f27j53.h: 8148: };
[; ;pic18f27j53.h: 8149: struct {
[; ;pic18f27j53.h: 8150: unsigned :5;
[; ;pic18f27j53.h: 8151: unsigned DTRXP :1;
[; ;pic18f27j53.h: 8152: };
[; ;pic18f27j53.h: 8153: struct {
[; ;pic18f27j53.h: 8154: unsigned :5;
[; ;pic18f27j53.h: 8155: unsigned DTRXP1 :1;
[; ;pic18f27j53.h: 8156: };
[; ;pic18f27j53.h: 8157: struct {
[; ;pic18f27j53.h: 8158: unsigned :6;
[; ;pic18f27j53.h: 8159: unsigned RCIDL1 :1;
[; ;pic18f27j53.h: 8160: };
[; ;pic18f27j53.h: 8161: struct {
[; ;pic18f27j53.h: 8162: unsigned :6;
[; ;pic18f27j53.h: 8163: unsigned RCMT :1;
[; ;pic18f27j53.h: 8164: };
[; ;pic18f27j53.h: 8165: struct {
[; ;pic18f27j53.h: 8166: unsigned :6;
[; ;pic18f27j53.h: 8167: unsigned RCMT1 :1;
[; ;pic18f27j53.h: 8168: };
[; ;pic18f27j53.h: 8169: struct {
[; ;pic18f27j53.h: 8170: unsigned :5;
[; ;pic18f27j53.h: 8171: unsigned RXDTP1 :1;
[; ;pic18f27j53.h: 8172: };
[; ;pic18f27j53.h: 8173: struct {
[; ;pic18f27j53.h: 8174: unsigned :4;
[; ;pic18f27j53.h: 8175: unsigned SCKP :1;
[; ;pic18f27j53.h: 8176: };
[; ;pic18f27j53.h: 8177: struct {
[; ;pic18f27j53.h: 8178: unsigned :4;
[; ;pic18f27j53.h: 8179: unsigned SCKP1 :1;
[; ;pic18f27j53.h: 8180: };
[; ;pic18f27j53.h: 8181: struct {
[; ;pic18f27j53.h: 8182: unsigned :4;
[; ;pic18f27j53.h: 8183: unsigned TXCKP1 :1;
[; ;pic18f27j53.h: 8184: };
[; ;pic18f27j53.h: 8185: struct {
[; ;pic18f27j53.h: 8186: unsigned :1;
[; ;pic18f27j53.h: 8187: unsigned WUE1 :1;
[; ;pic18f27j53.h: 8188: };
[; ;pic18f27j53.h: 8189: struct {
[; ;pic18f27j53.h: 8190: unsigned :5;
[; ;pic18f27j53.h: 8191: unsigned RXCKP :1;
[; ;pic18f27j53.h: 8192: };
[; ;pic18f27j53.h: 8193: struct {
[; ;pic18f27j53.h: 8194: unsigned :1;
[; ;pic18f27j53.h: 8195: unsigned W4E :1;
[; ;pic18f27j53.h: 8196: };
[; ;pic18f27j53.h: 8197: } BAUDCONbits_t;
[; ;pic18f27j53.h: 8198: extern volatile BAUDCONbits_t BAUDCONbits @ 0xF7E;
[; ;pic18f27j53.h: 8315: typedef union {
[; ;pic18f27j53.h: 8316: struct {
[; ;pic18f27j53.h: 8317: unsigned ABDEN :1;
[; ;pic18f27j53.h: 8318: unsigned WUE :1;
[; ;pic18f27j53.h: 8319: unsigned :1;
[; ;pic18f27j53.h: 8320: unsigned BRG16 :1;
[; ;pic18f27j53.h: 8321: unsigned TXCKP :1;
[; ;pic18f27j53.h: 8322: unsigned RXDTP :1;
[; ;pic18f27j53.h: 8323: unsigned RCIDL :1;
[; ;pic18f27j53.h: 8324: unsigned ABDOVF :1;
[; ;pic18f27j53.h: 8325: };
[; ;pic18f27j53.h: 8326: struct {
[; ;pic18f27j53.h: 8327: unsigned ABDEN1 :1;
[; ;pic18f27j53.h: 8328: };
[; ;pic18f27j53.h: 8329: struct {
[; ;pic18f27j53.h: 8330: unsigned :7;
[; ;pic18f27j53.h: 8331: unsigned ABDOVF1 :1;
[; ;pic18f27j53.h: 8332: };
[; ;pic18f27j53.h: 8333: struct {
[; ;pic18f27j53.h: 8334: unsigned :3;
[; ;pic18f27j53.h: 8335: unsigned BRG161 :1;
[; ;pic18f27j53.h: 8336: };
[; ;pic18f27j53.h: 8337: struct {
[; ;pic18f27j53.h: 8338: unsigned :4;
[; ;pic18f27j53.h: 8339: unsigned CKTXP :1;
[; ;pic18f27j53.h: 8340: };
[; ;pic18f27j53.h: 8341: struct {
[; ;pic18f27j53.h: 8342: unsigned :5;
[; ;pic18f27j53.h: 8343: unsigned DTRXP :1;
[; ;pic18f27j53.h: 8344: };
[; ;pic18f27j53.h: 8345: struct {
[; ;pic18f27j53.h: 8346: unsigned :5;
[; ;pic18f27j53.h: 8347: unsigned DTRXP1 :1;
[; ;pic18f27j53.h: 8348: };
[; ;pic18f27j53.h: 8349: struct {
[; ;pic18f27j53.h: 8350: unsigned :6;
[; ;pic18f27j53.h: 8351: unsigned RCIDL1 :1;
[; ;pic18f27j53.h: 8352: };
[; ;pic18f27j53.h: 8353: struct {
[; ;pic18f27j53.h: 8354: unsigned :6;
[; ;pic18f27j53.h: 8355: unsigned RCMT :1;
[; ;pic18f27j53.h: 8356: };
[; ;pic18f27j53.h: 8357: struct {
[; ;pic18f27j53.h: 8358: unsigned :6;
[; ;pic18f27j53.h: 8359: unsigned RCMT1 :1;
[; ;pic18f27j53.h: 8360: };
[; ;pic18f27j53.h: 8361: struct {
[; ;pic18f27j53.h: 8362: unsigned :5;
[; ;pic18f27j53.h: 8363: unsigned RXDTP1 :1;
[; ;pic18f27j53.h: 8364: };
[; ;pic18f27j53.h: 8365: struct {
[; ;pic18f27j53.h: 8366: unsigned :4;
[; ;pic18f27j53.h: 8367: unsigned SCKP :1;
[; ;pic18f27j53.h: 8368: };
[; ;pic18f27j53.h: 8369: struct {
[; ;pic18f27j53.h: 8370: unsigned :4;
[; ;pic18f27j53.h: 8371: unsigned SCKP1 :1;
[; ;pic18f27j53.h: 8372: };
[; ;pic18f27j53.h: 8373: struct {
[; ;pic18f27j53.h: 8374: unsigned :4;
[; ;pic18f27j53.h: 8375: unsigned TXCKP1 :1;
[; ;pic18f27j53.h: 8376: };
[; ;pic18f27j53.h: 8377: struct {
[; ;pic18f27j53.h: 8378: unsigned :1;
[; ;pic18f27j53.h: 8379: unsigned WUE1 :1;
[; ;pic18f27j53.h: 8380: };
[; ;pic18f27j53.h: 8381: struct {
[; ;pic18f27j53.h: 8382: unsigned :5;
[; ;pic18f27j53.h: 8383: unsigned RXCKP :1;
[; ;pic18f27j53.h: 8384: };
[; ;pic18f27j53.h: 8385: struct {
[; ;pic18f27j53.h: 8386: unsigned :1;
[; ;pic18f27j53.h: 8387: unsigned W4E :1;
[; ;pic18f27j53.h: 8388: };
[; ;pic18f27j53.h: 8389: } BAUDCTLbits_t;
[; ;pic18f27j53.h: 8390: extern volatile BAUDCTLbits_t BAUDCTLbits @ 0xF7E;
[; ;pic18f27j53.h: 8509: extern volatile unsigned char SPBRGH1 @ 0xF7F;
"8511
[; ;pic18f27j53.h: 8511: asm("SPBRGH1 equ 0F7Fh");
[; <" SPBRGH1 equ 0F7Fh ;# ">
[; ;pic18f27j53.h: 8514: extern volatile unsigned char SPBRGH @ 0xF7F;
"8516
[; ;pic18f27j53.h: 8516: asm("SPBRGH equ 0F7Fh");
[; <" SPBRGH equ 0F7Fh ;# ">
[; ;pic18f27j53.h: 8519: typedef union {
[; ;pic18f27j53.h: 8520: struct {
[; ;pic18f27j53.h: 8521: unsigned SPBRGH1 :8;
[; ;pic18f27j53.h: 8522: };
[; ;pic18f27j53.h: 8523: } SPBRGH1bits_t;
[; ;pic18f27j53.h: 8524: extern volatile SPBRGH1bits_t SPBRGH1bits @ 0xF7F;
[; ;pic18f27j53.h: 8532: typedef union {
[; ;pic18f27j53.h: 8533: struct {
[; ;pic18f27j53.h: 8534: unsigned SPBRGH1 :8;
[; ;pic18f27j53.h: 8535: };
[; ;pic18f27j53.h: 8536: } SPBRGHbits_t;
[; ;pic18f27j53.h: 8537: extern volatile SPBRGHbits_t SPBRGHbits @ 0xF7F;
[; ;pic18f27j53.h: 8546: extern volatile unsigned char PORTA @ 0xF80;
"8548
[; ;pic18f27j53.h: 8548: asm("PORTA equ 0F80h");
[; <" PORTA equ 0F80h ;# ">
[; ;pic18f27j53.h: 8551: typedef union {
[; ;pic18f27j53.h: 8552: struct {
[; ;pic18f27j53.h: 8553: unsigned RA0 :1;
[; ;pic18f27j53.h: 8554: unsigned RA1 :1;
[; ;pic18f27j53.h: 8555: unsigned RA2 :1;
[; ;pic18f27j53.h: 8556: unsigned RA3 :1;
[; ;pic18f27j53.h: 8557: unsigned :1;
[; ;pic18f27j53.h: 8558: unsigned RA5 :1;
[; ;pic18f27j53.h: 8559: unsigned RA6 :1;
[; ;pic18f27j53.h: 8560: unsigned RA7 :1;
[; ;pic18f27j53.h: 8561: };
[; ;pic18f27j53.h: 8562: struct {
[; ;pic18f27j53.h: 8563: unsigned AN0 :1;
[; ;pic18f27j53.h: 8564: unsigned AN1 :1;
[; ;pic18f27j53.h: 8565: unsigned AN2 :1;
[; ;pic18f27j53.h: 8566: unsigned AN3 :1;
[; ;pic18f27j53.h: 8567: unsigned :1;
[; ;pic18f27j53.h: 8568: unsigned AN4 :1;
[; ;pic18f27j53.h: 8569: unsigned OSC2 :1;
[; ;pic18f27j53.h: 8570: unsigned OSC1 :1;
[; ;pic18f27j53.h: 8571: };
[; ;pic18f27j53.h: 8572: struct {
[; ;pic18f27j53.h: 8573: unsigned :5;
[; ;pic18f27j53.h: 8574: unsigned NOT_SS1 :1;
[; ;pic18f27j53.h: 8575: };
[; ;pic18f27j53.h: 8576: struct {
[; ;pic18f27j53.h: 8577: unsigned C1INA :1;
[; ;pic18f27j53.h: 8578: unsigned C2INA :1;
[; ;pic18f27j53.h: 8579: unsigned VREF_MINUS :1;
[; ;pic18f27j53.h: 8580: unsigned VREF_PLUS :1;
[; ;pic18f27j53.h: 8581: unsigned :1;
[; ;pic18f27j53.h: 8582: unsigned nSS1 :1;
[; ;pic18f27j53.h: 8583: unsigned CLKO :1;
[; ;pic18f27j53.h: 8584: unsigned CLKI :1;
[; ;pic18f27j53.h: 8585: };
[; ;pic18f27j53.h: 8586: struct {
[; ;pic18f27j53.h: 8587: unsigned :2;
[; ;pic18f27j53.h: 8588: unsigned CVREF :1;
[; ;pic18f27j53.h: 8589: unsigned C1INB :1;
[; ;pic18f27j53.h: 8590: unsigned :1;
[; ;pic18f27j53.h: 8591: unsigned HLVDIN :1;
[; ;pic18f27j53.h: 8592: };
[; ;pic18f27j53.h: 8593: struct {
[; ;pic18f27j53.h: 8594: unsigned RP0 :1;
[; ;pic18f27j53.h: 8595: unsigned RP1 :1;
[; ;pic18f27j53.h: 8596: unsigned C2INB :1;
[; ;pic18f27j53.h: 8597: unsigned :2;
[; ;pic18f27j53.h: 8598: unsigned RCV :1;
[; ;pic18f27j53.h: 8599: };
[; ;pic18f27j53.h: 8600: struct {
[; ;pic18f27j53.h: 8601: unsigned ULPWU :1;
[; ;pic18f27j53.h: 8602: unsigned VBG :1;
[; ;pic18f27j53.h: 8603: unsigned C1IND :1;
[; ;pic18f27j53.h: 8604: unsigned :2;
[; ;pic18f27j53.h: 8605: unsigned RP2 :1;
[; ;pic18f27j53.h: 8606: };
[; ;pic18f27j53.h: 8607: struct {
[; ;pic18f27j53.h: 8608: unsigned :2;
[; ;pic18f27j53.h: 8609: unsigned C3INB :1;
[; ;pic18f27j53.h: 8610: unsigned :2;
[; ;pic18f27j53.h: 8611: unsigned C1INC :1;
[; ;pic18f27j53.h: 8612: };
[; ;pic18f27j53.h: 8613: struct {
[; ;pic18f27j53.h: 8614: unsigned :5;
[; ;pic18f27j53.h: 8615: unsigned LVDIN :1;
[; ;pic18f27j53.h: 8616: };
[; ;pic18f27j53.h: 8617: struct {
[; ;pic18f27j53.h: 8618: unsigned :4;
[; ;pic18f27j53.h: 8619: unsigned RA4 :1;
[; ;pic18f27j53.h: 8620: };
[; ;pic18f27j53.h: 8621: struct {
[; ;pic18f27j53.h: 8622: unsigned :7;
[; ;pic18f27j53.h: 8623: unsigned RJPU :1;
[; ;pic18f27j53.h: 8624: };
[; ;pic18f27j53.h: 8625: struct {
[; ;pic18f27j53.h: 8626: unsigned ULPWUIN :1;
[; ;pic18f27j53.h: 8627: };
[; ;pic18f27j53.h: 8628: } PORTAbits_t;
[; ;pic18f27j53.h: 8629: extern volatile PORTAbits_t PORTAbits @ 0xF80;
[; ;pic18f27j53.h: 8828: extern volatile unsigned char PORTB @ 0xF81;
"8830
[; ;pic18f27j53.h: 8830: asm("PORTB equ 0F81h");
[; <" PORTB equ 0F81h ;# ">
[; ;pic18f27j53.h: 8833: typedef union {
[; ;pic18f27j53.h: 8834: struct {
[; ;pic18f27j53.h: 8835: unsigned RB0 :1;
[; ;pic18f27j53.h: 8836: unsigned RB1 :1;
[; ;pic18f27j53.h: 8837: unsigned RB2 :1;
[; ;pic18f27j53.h: 8838: unsigned RB3 :1;
[; ;pic18f27j53.h: 8839: unsigned RB4 :1;
[; ;pic18f27j53.h: 8840: unsigned RB5 :1;
[; ;pic18f27j53.h: 8841: unsigned RB6 :1;
[; ;pic18f27j53.h: 8842: unsigned RB7 :1;
[; ;pic18f27j53.h: 8843: };
[; ;pic18f27j53.h: 8844: struct {
[; ;pic18f27j53.h: 8845: unsigned AN12 :1;
[; ;pic18f27j53.h: 8846: unsigned AN10 :1;
[; ;pic18f27j53.h: 8847: unsigned AN8 :1;
[; ;pic18f27j53.h: 8848: unsigned AN9 :1;
[; ;pic18f27j53.h: 8849: unsigned :2;
[; ;pic18f27j53.h: 8850: unsigned KBI2 :1;
[; ;pic18f27j53.h: 8851: unsigned KBI3 :1;
[; ;pic18f27j53.h: 8852: };
[; ;pic18f27j53.h: 8853: struct {
[; ;pic18f27j53.h: 8854: unsigned INT0 :1;
[; ;pic18f27j53.h: 8855: unsigned :1;
[; ;pic18f27j53.h: 8856: unsigned CTED1 :1;
[; ;pic18f27j53.h: 8857: unsigned CTED2 :1;
[; ;pic18f27j53.h: 8858: unsigned KBI0 :1;
[; ;pic18f27j53.h: 8859: unsigned KBI1 :1;
[; ;pic18f27j53.h: 8860: unsigned PGC :1;
[; ;pic18f27j53.h: 8861: unsigned PGD :1;
[; ;pic18f27j53.h: 8862: };
[; ;pic18f27j53.h: 8863: struct {
[; ;pic18f27j53.h: 8864: unsigned RP3 :1;
[; ;pic18f27j53.h: 8865: unsigned RTCC :1;
[; ;pic18f27j53.h: 8866: unsigned :2;
[; ;pic18f27j53.h: 8867: unsigned SCK1 :1;
[; ;pic18f27j53.h: 8868: unsigned SDI1 :1;
[; ;pic18f27j53.h: 8869: unsigned RP9 :1;
[; ;pic18f27j53.h: 8870: unsigned RP10 :1;
[; ;pic18f27j53.h: 8871: };
[; ;pic18f27j53.h: 8872: struct {
[; ;pic18f27j53.h: 8873: unsigned :1;
[; ;pic18f27j53.h: 8874: unsigned RP4 :1;
[; ;pic18f27j53.h: 8875: unsigned VMO :1;
[; ;pic18f27j53.h: 8876: unsigned VPO :1;
[; ;pic18f27j53.h: 8877: unsigned SCL1 :1;
[; ;pic18f27j53.h: 8878: unsigned SDA1 :1;
[; ;pic18f27j53.h: 8879: };
[; ;pic18f27j53.h: 8880: struct {
[; ;pic18f27j53.h: 8881: unsigned :2;
[; ;pic18f27j53.h: 8882: unsigned REFO :1;
[; ;pic18f27j53.h: 8883: unsigned RP6 :1;
[; ;pic18f27j53.h: 8884: unsigned RP7 :1;
[; ;pic18f27j53.h: 8885: unsigned RP8 :1;
[; ;pic18f27j53.h: 8886: };
[; ;pic18f27j53.h: 8887: struct {
[; ;pic18f27j53.h: 8888: unsigned :1;
[; ;pic18f27j53.h: 8889: unsigned C3INC :1;
[; ;pic18f27j53.h: 8890: unsigned RP5 :1;
[; ;pic18f27j53.h: 8891: unsigned C3INA :1;
[; ;pic18f27j53.h: 8892: unsigned CCP4 :1;
[; ;pic18f27j53.h: 8893: unsigned CCP5 :1;
[; ;pic18f27j53.h: 8894: unsigned CCP6 :1;
[; ;pic18f27j53.h: 8895: unsigned CCP7 :1;
[; ;pic18f27j53.h: 8896: };
[; ;pic18f27j53.h: 8897: struct {
[; ;pic18f27j53.h: 8898: unsigned C3IND :1;
[; ;pic18f27j53.h: 8899: unsigned :1;
[; ;pic18f27j53.h: 8900: unsigned C2INC :1;
[; ;pic18f27j53.h: 8901: };
[; ;pic18f27j53.h: 8902: struct {
[; ;pic18f27j53.h: 8903: unsigned :3;
[; ;pic18f27j53.h: 8904: unsigned CCP2_PA2 :1;
[; ;pic18f27j53.h: 8905: };
[; ;pic18f27j53.h: 8906: } PORTBbits_t;
[; ;pic18f27j53.h: 8907: extern volatile PORTBbits_t PORTBbits @ 0xF81;
[; ;pic18f27j53.h: 9141: extern volatile unsigned char PORTC @ 0xF82;
"9143
[; ;pic18f27j53.h: 9143: asm("PORTC equ 0F82h");
[; <" PORTC equ 0F82h ;# ">
[; ;pic18f27j53.h: 9146: typedef union {
[; ;pic18f27j53.h: 9147: struct {
[; ;pic18f27j53.h: 9148: unsigned RC0 :1;
[; ;pic18f27j53.h: 9149: unsigned RC1 :1;
[; ;pic18f27j53.h: 9150: unsigned RC2 :1;
[; ;pic18f27j53.h: 9151: unsigned :1;
[; ;pic18f27j53.h: 9152: unsigned RC4 :1;
[; ;pic18f27j53.h: 9153: unsigned RC5 :1;
[; ;pic18f27j53.h: 9154: unsigned RC6 :1;
[; ;pic18f27j53.h: 9155: unsigned RC7 :1;
[; ;pic18f27j53.h: 9156: };
[; ;pic18f27j53.h: 9157: struct {
[; ;pic18f27j53.h: 9158: unsigned T1OSO :1;
[; ;pic18f27j53.h: 9159: unsigned T1OSI :1;
[; ;pic18f27j53.h: 9160: unsigned AN11 :1;
[; ;pic18f27j53.h: 9161: unsigned :1;
[; ;pic18f27j53.h: 9162: unsigned D_MINUS :1;
[; ;pic18f27j53.h: 9163: unsigned D_PLUS :1;
[; ;pic18f27j53.h: 9164: };
[; ;pic18f27j53.h: 9165: struct {
[; ;pic18f27j53.h: 9166: unsigned :1;
[; ;pic18f27j53.h: 9167: unsigned NOT_UOE :1;
[; ;pic18f27j53.h: 9168: };
[; ;pic18f27j53.h: 9169: struct {
[; ;pic18f27j53.h: 9170: unsigned T1CKI :1;
[; ;pic18f27j53.h: 9171: unsigned nUOE :1;
[; ;pic18f27j53.h: 9172: unsigned CTPLS :1;
[; ;pic18f27j53.h: 9173: unsigned :1;
[; ;pic18f27j53.h: 9174: unsigned VM :1;
[; ;pic18f27j53.h: 9175: unsigned VP :1;
[; ;pic18f27j53.h: 9176: unsigned TX1 :1;
[; ;pic18f27j53.h: 9177: unsigned RX1 :1;
[; ;pic18f27j53.h: 9178: };
[; ;pic18f27j53.h: 9179: struct {
[; ;pic18f27j53.h: 9180: unsigned RP11 :1;
[; ;pic18f27j53.h: 9181: unsigned RP12 :1;
[; ;pic18f27j53.h: 9182: unsigned RP13 :1;
[; ;pic18f27j53.h: 9183: unsigned :3;
[; ;pic18f27j53.h: 9184: unsigned CK1 :1;
[; ;pic18f27j53.h: 9185: unsigned DT1 :1;
[; ;pic18f27j53.h: 9186: };
[; ;pic18f27j53.h: 9187: struct {
[; ;pic18f27j53.h: 9188: unsigned :6;
[; ;pic18f27j53.h: 9189: unsigned RP17 :1;
[; ;pic18f27j53.h: 9190: unsigned SDO1 :1;
[; ;pic18f27j53.h: 9191: };
[; ;pic18f27j53.h: 9192: struct {
[; ;pic18f27j53.h: 9193: unsigned :2;
[; ;pic18f27j53.h: 9194: unsigned C2IND :1;
[; ;pic18f27j53.h: 9195: unsigned :4;
[; ;pic18f27j53.h: 9196: unsigned RP18 :1;
[; ;pic18f27j53.h: 9197: };
[; ;pic18f27j53.h: 9198: struct {
[; ;pic18f27j53.h: 9199: unsigned :1;
[; ;pic18f27j53.h: 9200: unsigned CCP8 :1;
[; ;pic18f27j53.h: 9201: unsigned :4;
[; ;pic18f27j53.h: 9202: unsigned CCP9 :1;
[; ;pic18f27j53.h: 9203: unsigned CCP10 :1;
[; ;pic18f27j53.h: 9204: };
[; ;pic18f27j53.h: 9205: struct {
[; ;pic18f27j53.h: 9206: unsigned :1;
[; ;pic18f27j53.h: 9207: unsigned CCP2 :1;
[; ;pic18f27j53.h: 9208: };
[; ;pic18f27j53.h: 9209: struct {
[; ;pic18f27j53.h: 9210: unsigned :2;
[; ;pic18f27j53.h: 9211: unsigned PA1 :1;
[; ;pic18f27j53.h: 9212: };
[; ;pic18f27j53.h: 9213: struct {
[; ;pic18f27j53.h: 9214: unsigned :1;
[; ;pic18f27j53.h: 9215: unsigned PA2 :1;
[; ;pic18f27j53.h: 9216: };
[; ;pic18f27j53.h: 9217: struct {
[; ;pic18f27j53.h: 9218: unsigned :3;
[; ;pic18f27j53.h: 9219: unsigned RC3 :1;
[; ;pic18f27j53.h: 9220: };
[; ;pic18f27j53.h: 9221: } PORTCbits_t;
[; ;pic18f27j53.h: 9222: extern volatile PORTCbits_t PORTCbits @ 0xF82;
[; ;pic18f27j53.h: 9406: extern volatile unsigned char HLVDCON @ 0xF85;
"9408
[; ;pic18f27j53.h: 9408: asm("HLVDCON equ 0F85h");
[; <" HLVDCON equ 0F85h ;# ">
[; ;pic18f27j53.h: 9411: typedef union {
[; ;pic18f27j53.h: 9412: struct {
[; ;pic18f27j53.h: 9413: unsigned HLVDL :4;
[; ;pic18f27j53.h: 9414: unsigned HLVDEN :1;
[; ;pic18f27j53.h: 9415: unsigned IRVST :1;
[; ;pic18f27j53.h: 9416: unsigned BGVST :1;
[; ;pic18f27j53.h: 9417: unsigned VDIRMAG :1;
[; ;pic18f27j53.h: 9418: };
[; ;pic18f27j53.h: 9419: struct {
[; ;pic18f27j53.h: 9420: unsigned HLVDL0 :1;
[; ;pic18f27j53.h: 9421: unsigned HLVDL1 :1;
[; ;pic18f27j53.h: 9422: unsigned HLVDL2 :1;
[; ;pic18f27j53.h: 9423: unsigned HLVDL3 :1;
[; ;pic18f27j53.h: 9424: };
[; ;pic18f27j53.h: 9425: } HLVDCONbits_t;
[; ;pic18f27j53.h: 9426: extern volatile HLVDCONbits_t HLVDCONbits @ 0xF85;
[; ;pic18f27j53.h: 9475: extern volatile unsigned char DMACON2 @ 0xF86;
"9477
[; ;pic18f27j53.h: 9477: asm("DMACON2 equ 0F86h");
[; <" DMACON2 equ 0F86h ;# ">
[; ;pic18f27j53.h: 9480: typedef union {
[; ;pic18f27j53.h: 9481: struct {
[; ;pic18f27j53.h: 9482: unsigned INTLVL :4;
[; ;pic18f27j53.h: 9483: unsigned DLYCYC :4;
[; ;pic18f27j53.h: 9484: };
[; ;pic18f27j53.h: 9485: struct {
[; ;pic18f27j53.h: 9486: unsigned INTLVL0 :1;
[; ;pic18f27j53.h: 9487: unsigned INTLVL1 :1;
[; ;pic18f27j53.h: 9488: unsigned INTLVL2 :1;
[; ;pic18f27j53.h: 9489: unsigned INTLVL3 :1;
[; ;pic18f27j53.h: 9490: unsigned DLYCYC0 :1;
[; ;pic18f27j53.h: 9491: unsigned DLYCYC1 :1;
[; ;pic18f27j53.h: 9492: unsigned DLYCYC2 :1;
[; ;pic18f27j53.h: 9493: unsigned DLYCYC3 :1;
[; ;pic18f27j53.h: 9494: };
[; ;pic18f27j53.h: 9495: } DMACON2bits_t;
[; ;pic18f27j53.h: 9496: extern volatile DMACON2bits_t DMACON2bits @ 0xF86;
[; ;pic18f27j53.h: 9550: extern volatile unsigned char OSCCON2 @ 0xF87;
"9552
[; ;pic18f27j53.h: 9552: asm("OSCCON2 equ 0F87h");
[; <" OSCCON2 equ 0F87h ;# ">
[; ;pic18f27j53.h: 9555: typedef union {
[; ;pic18f27j53.h: 9556: struct {
[; ;pic18f27j53.h: 9557: unsigned :2;
[; ;pic18f27j53.h: 9558: unsigned PRISD :1;
[; ;pic18f27j53.h: 9559: unsigned SOSCGO :1;
[; ;pic18f27j53.h: 9560: unsigned SOSCDRV :1;
[; ;pic18f27j53.h: 9561: unsigned :1;
[; ;pic18f27j53.h: 9562: unsigned SOSCRUN :1;
[; ;pic18f27j53.h: 9563: };
[; ;pic18f27j53.h: 9564: } OSCCON2bits_t;
[; ;pic18f27j53.h: 9565: extern volatile OSCCON2bits_t OSCCON2bits @ 0xF87;
[; ;pic18f27j53.h: 9589: extern volatile unsigned char DMACON1 @ 0xF88;
"9591
[; ;pic18f27j53.h: 9591: asm("DMACON1 equ 0F88h");
[; <" DMACON1 equ 0F88h ;# ">
[; ;pic18f27j53.h: 9594: typedef union {
[; ;pic18f27j53.h: 9595: struct {
[; ;pic18f27j53.h: 9596: unsigned DMAEN :1;
[; ;pic18f27j53.h: 9597: unsigned DLYINTEN :1;
[; ;pic18f27j53.h: 9598: unsigned DUPLEX0 :1;
[; ;pic18f27j53.h: 9599: unsigned DUPLEX1 :1;
[; ;pic18f27j53.h: 9600: unsigned RXINC :1;
[; ;pic18f27j53.h: 9601: unsigned TXINC :1;
[; ;pic18f27j53.h: 9602: unsigned SSCON0 :1;
[; ;pic18f27j53.h: 9603: unsigned SSCON1 :1;
[; ;pic18f27j53.h: 9604: };
[; ;pic18f27j53.h: 9605: } DMACON1bits_t;
[; ;pic18f27j53.h: 9606: extern volatile DMACON1bits_t DMACON1bits @ 0xF88;
[; ;pic18f27j53.h: 9650: extern volatile unsigned char LATA @ 0xF89;
"9652
[; ;pic18f27j53.h: 9652: asm("LATA equ 0F89h");
[; <" LATA equ 0F89h ;# ">
[; ;pic18f27j53.h: 9655: typedef union {
[; ;pic18f27j53.h: 9656: struct {
[; ;pic18f27j53.h: 9657: unsigned LATA0 :1;
[; ;pic18f27j53.h: 9658: unsigned LATA1 :1;
[; ;pic18f27j53.h: 9659: unsigned LATA2 :1;
[; ;pic18f27j53.h: 9660: unsigned LATA3 :1;
[; ;pic18f27j53.h: 9661: unsigned :1;
[; ;pic18f27j53.h: 9662: unsigned LATA5 :1;
[; ;pic18f27j53.h: 9663: unsigned LATA6 :1;
[; ;pic18f27j53.h: 9664: unsigned LATA7 :1;
[; ;pic18f27j53.h: 9665: };
[; ;pic18f27j53.h: 9666: struct {
[; ;pic18f27j53.h: 9667: unsigned LA0 :1;
[; ;pic18f27j53.h: 9668: };
[; ;pic18f27j53.h: 9669: struct {
[; ;pic18f27j53.h: 9670: unsigned :1;
[; ;pic18f27j53.h: 9671: unsigned LA1 :1;
[; ;pic18f27j53.h: 9672: };
[; ;pic18f27j53.h: 9673: struct {
[; ;pic18f27j53.h: 9674: unsigned :2;
[; ;pic18f27j53.h: 9675: unsigned LA2 :1;
[; ;pic18f27j53.h: 9676: };
[; ;pic18f27j53.h: 9677: struct {
[; ;pic18f27j53.h: 9678: unsigned :3;
[; ;pic18f27j53.h: 9679: unsigned LA3 :1;
[; ;pic18f27j53.h: 9680: };
[; ;pic18f27j53.h: 9681: struct {
[; ;pic18f27j53.h: 9682: unsigned :4;
[; ;pic18f27j53.h: 9683: unsigned LA4 :1;
[; ;pic18f27j53.h: 9684: };
[; ;pic18f27j53.h: 9685: struct {
[; ;pic18f27j53.h: 9686: unsigned :5;
[; ;pic18f27j53.h: 9687: unsigned LA5 :1;
[; ;pic18f27j53.h: 9688: };
[; ;pic18f27j53.h: 9689: struct {
[; ;pic18f27j53.h: 9690: unsigned :6;
[; ;pic18f27j53.h: 9691: unsigned LA6 :1;
[; ;pic18f27j53.h: 9692: };
[; ;pic18f27j53.h: 9693: struct {
[; ;pic18f27j53.h: 9694: unsigned :7;
[; ;pic18f27j53.h: 9695: unsigned LA7 :1;
[; ;pic18f27j53.h: 9696: };
[; ;pic18f27j53.h: 9697: } LATAbits_t;
[; ;pic18f27j53.h: 9698: extern volatile LATAbits_t LATAbits @ 0xF89;
[; ;pic18f27j53.h: 9777: extern volatile unsigned char LATB @ 0xF8A;
"9779
[; ;pic18f27j53.h: 9779: asm("LATB equ 0F8Ah");
[; <" LATB equ 0F8Ah ;# ">
[; ;pic18f27j53.h: 9782: typedef union {
[; ;pic18f27j53.h: 9783: struct {
[; ;pic18f27j53.h: 9784: unsigned LATB0 :1;
[; ;pic18f27j53.h: 9785: unsigned LATB1 :1;
[; ;pic18f27j53.h: 9786: unsigned LATB2 :1;
[; ;pic18f27j53.h: 9787: unsigned LATB3 :1;
[; ;pic18f27j53.h: 9788: unsigned LATB4 :1;
[; ;pic18f27j53.h: 9789: unsigned LATB5 :1;
[; ;pic18f27j53.h: 9790: unsigned LATB6 :1;
[; ;pic18f27j53.h: 9791: unsigned LATB7 :1;
[; ;pic18f27j53.h: 9792: };
[; ;pic18f27j53.h: 9793: struct {
[; ;pic18f27j53.h: 9794: unsigned LB0 :1;
[; ;pic18f27j53.h: 9795: };
[; ;pic18f27j53.h: 9796: struct {
[; ;pic18f27j53.h: 9797: unsigned :1;
[; ;pic18f27j53.h: 9798: unsigned LB1 :1;
[; ;pic18f27j53.h: 9799: };
[; ;pic18f27j53.h: 9800: struct {
[; ;pic18f27j53.h: 9801: unsigned :2;
[; ;pic18f27j53.h: 9802: unsigned LB2 :1;
[; ;pic18f27j53.h: 9803: };
[; ;pic18f27j53.h: 9804: struct {
[; ;pic18f27j53.h: 9805: unsigned :3;
[; ;pic18f27j53.h: 9806: unsigned LB3 :1;
[; ;pic18f27j53.h: 9807: };
[; ;pic18f27j53.h: 9808: struct {
[; ;pic18f27j53.h: 9809: unsigned :4;
[; ;pic18f27j53.h: 9810: unsigned LB4 :1;
[; ;pic18f27j53.h: 9811: };
[; ;pic18f27j53.h: 9812: struct {
[; ;pic18f27j53.h: 9813: unsigned :5;
[; ;pic18f27j53.h: 9814: unsigned LB5 :1;
[; ;pic18f27j53.h: 9815: };
[; ;pic18f27j53.h: 9816: struct {
[; ;pic18f27j53.h: 9817: unsigned :6;
[; ;pic18f27j53.h: 9818: unsigned LB6 :1;
[; ;pic18f27j53.h: 9819: };
[; ;pic18f27j53.h: 9820: struct {
[; ;pic18f27j53.h: 9821: unsigned :7;
[; ;pic18f27j53.h: 9822: unsigned LB7 :1;
[; ;pic18f27j53.h: 9823: };
[; ;pic18f27j53.h: 9824: } LATBbits_t;
[; ;pic18f27j53.h: 9825: extern volatile LATBbits_t LATBbits @ 0xF8A;
[; ;pic18f27j53.h: 9909: extern volatile unsigned char LATC @ 0xF8B;
"9911
[; ;pic18f27j53.h: 9911: asm("LATC equ 0F8Bh");
[; <" LATC equ 0F8Bh ;# ">
[; ;pic18f27j53.h: 9914: typedef union {
[; ;pic18f27j53.h: 9915: struct {
[; ;pic18f27j53.h: 9916: unsigned LATC0 :1;
[; ;pic18f27j53.h: 9917: unsigned LATC1 :1;
[; ;pic18f27j53.h: 9918: unsigned LATC2 :1;
[; ;pic18f27j53.h: 9919: unsigned :3;
[; ;pic18f27j53.h: 9920: unsigned LATC6 :1;
[; ;pic18f27j53.h: 9921: unsigned LATC7 :1;
[; ;pic18f27j53.h: 9922: };
[; ;pic18f27j53.h: 9923: struct {
[; ;pic18f27j53.h: 9924: unsigned LC0 :1;
[; ;pic18f27j53.h: 9925: };
[; ;pic18f27j53.h: 9926: struct {
[; ;pic18f27j53.h: 9927: unsigned :1;
[; ;pic18f27j53.h: 9928: unsigned LC1 :1;
[; ;pic18f27j53.h: 9929: };
[; ;pic18f27j53.h: 9930: struct {
[; ;pic18f27j53.h: 9931: unsigned :2;
[; ;pic18f27j53.h: 9932: unsigned LC2 :1;
[; ;pic18f27j53.h: 9933: };
[; ;pic18f27j53.h: 9934: struct {
[; ;pic18f27j53.h: 9935: unsigned :3;
[; ;pic18f27j53.h: 9936: unsigned LC3 :1;
[; ;pic18f27j53.h: 9937: };
[; ;pic18f27j53.h: 9938: struct {
[; ;pic18f27j53.h: 9939: unsigned :4;
[; ;pic18f27j53.h: 9940: unsigned LC4 :1;
[; ;pic18f27j53.h: 9941: };
[; ;pic18f27j53.h: 9942: struct {
[; ;pic18f27j53.h: 9943: unsigned :5;
[; ;pic18f27j53.h: 9944: unsigned LC5 :1;
[; ;pic18f27j53.h: 9945: };
[; ;pic18f27j53.h: 9946: struct {
[; ;pic18f27j53.h: 9947: unsigned :6;
[; ;pic18f27j53.h: 9948: unsigned LC6 :1;
[; ;pic18f27j53.h: 9949: };
[; ;pic18f27j53.h: 9950: struct {
[; ;pic18f27j53.h: 9951: unsigned :7;
[; ;pic18f27j53.h: 9952: unsigned LC7 :1;
[; ;pic18f27j53.h: 9953: };
[; ;pic18f27j53.h: 9954: } LATCbits_t;
[; ;pic18f27j53.h: 9955: extern volatile LATCbits_t LATCbits @ 0xF8B;
[; ;pic18f27j53.h: 10024: extern volatile unsigned char PIE4 @ 0xF8E;
"10026
[; ;pic18f27j53.h: 10026: asm("PIE4 equ 0F8Eh");
[; <" PIE4 equ 0F8Eh ;# ">
[; ;pic18f27j53.h: 10029: typedef union {
[; ;pic18f27j53.h: 10030: struct {
[; ;pic18f27j53.h: 10031: unsigned CCP3IE :1;
[; ;pic18f27j53.h: 10032: unsigned CCP4IE :1;
[; ;pic18f27j53.h: 10033: unsigned CCP5IE :1;
[; ;pic18f27j53.h: 10034: unsigned CCP6IE :1;
[; ;pic18f27j53.h: 10035: unsigned CCP7IE :1;
[; ;pic18f27j53.h: 10036: unsigned CCP8IE :1;
[; ;pic18f27j53.h: 10037: unsigned CCP9IE :1;
[; ;pic18f27j53.h: 10038: unsigned CCP10IE :1;
[; ;pic18f27j53.h: 10039: };
[; ;pic18f27j53.h: 10040: } PIE4bits_t;
[; ;pic18f27j53.h: 10041: extern volatile PIE4bits_t PIE4bits @ 0xF8E;
[; ;pic18f27j53.h: 10085: extern volatile unsigned char PIR4 @ 0xF8F;
"10087
[; ;pic18f27j53.h: 10087: asm("PIR4 equ 0F8Fh");
[; <" PIR4 equ 0F8Fh ;# ">
[; ;pic18f27j53.h: 10090: typedef union {
[; ;pic18f27j53.h: 10091: struct {
[; ;pic18f27j53.h: 10092: unsigned CCP3IF :1;
[; ;pic18f27j53.h: 10093: unsigned CCP4IF :1;
[; ;pic18f27j53.h: 10094: unsigned CCP5IF :1;
[; ;pic18f27j53.h: 10095: unsigned CCP6IF :1;
[; ;pic18f27j53.h: 10096: unsigned CCP7IF :1;
[; ;pic18f27j53.h: 10097: unsigned CCP8IF :1;
[; ;pic18f27j53.h: 10098: unsigned CCP9IF :1;
[; ;pic18f27j53.h: 10099: unsigned CCP10IF :1;
[; ;pic18f27j53.h: 10100: };
[; ;pic18f27j53.h: 10101: } PIR4bits_t;
[; ;pic18f27j53.h: 10102: extern volatile PIR4bits_t PIR4bits @ 0xF8F;
[; ;pic18f27j53.h: 10146: extern volatile unsigned char IPR4 @ 0xF90;
"10148
[; ;pic18f27j53.h: 10148: asm("IPR4 equ 0F90h");
[; <" IPR4 equ 0F90h ;# ">
[; ;pic18f27j53.h: 10151: typedef union {
[; ;pic18f27j53.h: 10152: struct {
[; ;pic18f27j53.h: 10153: unsigned CCP3IP :1;
[; ;pic18f27j53.h: 10154: unsigned CCP4IP :1;
[; ;pic18f27j53.h: 10155: unsigned CCP5IP :1;
[; ;pic18f27j53.h: 10156: unsigned CCP6IP :1;
[; ;pic18f27j53.h: 10157: unsigned CCP7IP :1;
[; ;pic18f27j53.h: 10158: unsigned CCP8IP :1;
[; ;pic18f27j53.h: 10159: unsigned CCP9IP :1;
[; ;pic18f27j53.h: 10160: unsigned CCP10IP :1;
[; ;pic18f27j53.h: 10161: };
[; ;pic18f27j53.h: 10162: struct {
[; ;pic18f27j53.h: 10163: unsigned CCIP3IP :1;
[; ;pic18f27j53.h: 10164: };
[; ;pic18f27j53.h: 10165: } IPR4bits_t;
[; ;pic18f27j53.h: 10166: extern volatile IPR4bits_t IPR4bits @ 0xF90;
[; ;pic18f27j53.h: 10215: extern volatile unsigned char PIE5 @ 0xF91;
"10217
[; ;pic18f27j53.h: 10217: asm("PIE5 equ 0F91h");
[; <" PIE5 equ 0F91h ;# ">
[; ;pic18f27j53.h: 10220: typedef union {
[; ;pic18f27j53.h: 10221: struct {
[; ;pic18f27j53.h: 10222: unsigned TMR1GIE :1;
[; ;pic18f27j53.h: 10223: unsigned TMR5GIE :1;
[; ;pic18f27j53.h: 10224: unsigned TMR5IE :1;
[; ;pic18f27j53.h: 10225: unsigned TMR6IE :1;
[; ;pic18f27j53.h: 10226: unsigned TMR8IE :1;
[; ;pic18f27j53.h: 10227: unsigned CM3IE :1;
[; ;pic18f27j53.h: 10228: };
[; ;pic18f27j53.h: 10229: } PIE5bits_t;
[; ;pic18f27j53.h: 10230: extern volatile PIE5bits_t PIE5bits @ 0xF91;
[; ;pic18f27j53.h: 10264: extern volatile unsigned char TRISA @ 0xF92;
"10266
[; ;pic18f27j53.h: 10266: asm("TRISA equ 0F92h");
[; <" TRISA equ 0F92h ;# ">
[; ;pic18f27j53.h: 10269: typedef union {
[; ;pic18f27j53.h: 10270: struct {
[; ;pic18f27j53.h: 10271: unsigned TRISA0 :1;
[; ;pic18f27j53.h: 10272: unsigned TRISA1 :1;
[; ;pic18f27j53.h: 10273: unsigned TRISA2 :1;
[; ;pic18f27j53.h: 10274: unsigned TRISA3 :1;
[; ;pic18f27j53.h: 10275: unsigned :1;
[; ;pic18f27j53.h: 10276: unsigned TRISA5 :1;
[; ;pic18f27j53.h: 10277: unsigned TRISA6 :1;
[; ;pic18f27j53.h: 10278: unsigned TRISA7 :1;
[; ;pic18f27j53.h: 10279: };
[; ;pic18f27j53.h: 10280: } TRISAbits_t;
[; ;pic18f27j53.h: 10281: extern volatile TRISAbits_t TRISAbits @ 0xF92;
[; ;pic18f27j53.h: 10320: extern volatile unsigned char TRISB @ 0xF93;
"10322
[; ;pic18f27j53.h: 10322: asm("TRISB equ 0F93h");
[; <" TRISB equ 0F93h ;# ">
[; ;pic18f27j53.h: 10325: typedef union {
[; ;pic18f27j53.h: 10326: struct {
[; ;pic18f27j53.h: 10327: unsigned TRISB0 :1;
[; ;pic18f27j53.h: 10328: unsigned TRISB1 :1;
[; ;pic18f27j53.h: 10329: unsigned TRISB2 :1;
[; ;pic18f27j53.h: 10330: unsigned TRISB3 :1;
[; ;pic18f27j53.h: 10331: unsigned TRISB4 :1;
[; ;pic18f27j53.h: 10332: unsigned TRISB5 :1;
[; ;pic18f27j53.h: 10333: unsigned TRISB6 :1;
[; ;pic18f27j53.h: 10334: unsigned TRISB7 :1;
[; ;pic18f27j53.h: 10335: };
[; ;pic18f27j53.h: 10336: } TRISBbits_t;
[; ;pic18f27j53.h: 10337: extern volatile TRISBbits_t TRISBbits @ 0xF93;
[; ;pic18f27j53.h: 10381: extern volatile unsigned char TRISC @ 0xF94;
"10383
[; ;pic18f27j53.h: 10383: asm("TRISC equ 0F94h");
[; <" TRISC equ 0F94h ;# ">
[; ;pic18f27j53.h: 10386: typedef union {
[; ;pic18f27j53.h: 10387: struct {
[; ;pic18f27j53.h: 10388: unsigned TRISC0 :1;
[; ;pic18f27j53.h: 10389: unsigned TRISC1 :1;
[; ;pic18f27j53.h: 10390: unsigned TRISC2 :1;
[; ;pic18f27j53.h: 10391: unsigned :3;
[; ;pic18f27j53.h: 10392: unsigned TRISC6 :1;
[; ;pic18f27j53.h: 10393: unsigned TRISC7 :1;
[; ;pic18f27j53.h: 10394: };
[; ;pic18f27j53.h: 10395: struct {
[; ;pic18f27j53.h: 10396: unsigned :3;
[; ;pic18f27j53.h: 10397: unsigned TRISC3 :1;
[; ;pic18f27j53.h: 10398: };
[; ;pic18f27j53.h: 10399: } TRISCbits_t;
[; ;pic18f27j53.h: 10400: extern volatile TRISCbits_t TRISCbits @ 0xF94;
[; ;pic18f27j53.h: 10434: extern volatile unsigned char T3GCON @ 0xF97;
"10436
[; ;pic18f27j53.h: 10436: asm("T3GCON equ 0F97h");
[; <" T3GCON equ 0F97h ;# ">
[; ;pic18f27j53.h: 10439: typedef union {
[; ;pic18f27j53.h: 10440: struct {
[; ;pic18f27j53.h: 10441: unsigned T3GSS0 :1;
[; ;pic18f27j53.h: 10442: unsigned T3GSS1 :1;
[; ;pic18f27j53.h: 10443: unsigned T3GVAL :1;
[; ;pic18f27j53.h: 10444: unsigned T3GGO_T3DONE :1;
[; ;pic18f27j53.h: 10445: unsigned T3GSPM :1;
[; ;pic18f27j53.h: 10446: unsigned T3GTM :1;
[; ;pic18f27j53.h: 10447: unsigned T3GPOL :1;
[; ;pic18f27j53.h: 10448: unsigned TMR3GE :1;
[; ;pic18f27j53.h: 10449: };
[; ;pic18f27j53.h: 10450: struct {
[; ;pic18f27j53.h: 10451: unsigned :3;
[; ;pic18f27j53.h: 10452: unsigned T3GGO :1;
[; ;pic18f27j53.h: 10453: };
[; ;pic18f27j53.h: 10454: struct {
[; ;pic18f27j53.h: 10455: unsigned :3;
[; ;pic18f27j53.h: 10456: unsigned NOT_T3DONE :1;
[; ;pic18f27j53.h: 10457: };
[; ;pic18f27j53.h: 10458: struct {
[; ;pic18f27j53.h: 10459: unsigned :3;
[; ;pic18f27j53.h: 10460: unsigned nT3DONE :1;
[; ;pic18f27j53.h: 10461: };
[; ;pic18f27j53.h: 10462: } T3GCONbits_t;
[; ;pic18f27j53.h: 10463: extern volatile T3GCONbits_t T3GCONbits @ 0xF97;
[; ;pic18f27j53.h: 10522: extern volatile unsigned char PIR5 @ 0xF98;
"10524
[; ;pic18f27j53.h: 10524: asm("PIR5 equ 0F98h");
[; <" PIR5 equ 0F98h ;# ">
[; ;pic18f27j53.h: 10527: typedef union {
[; ;pic18f27j53.h: 10528: struct {
[; ;pic18f27j53.h: 10529: unsigned TMR1GIF :1;
[; ;pic18f27j53.h: 10530: unsigned TMR5GIF :1;
[; ;pic18f27j53.h: 10531: unsigned TMR5IF :1;
[; ;pic18f27j53.h: 10532: unsigned TMR6IF :1;
[; ;pic18f27j53.h: 10533: unsigned TMR8IF :1;
[; ;pic18f27j53.h: 10534: unsigned CM3IF :1;
[; ;pic18f27j53.h: 10535: };
[; ;pic18f27j53.h: 10536: } PIR5bits_t;
[; ;pic18f27j53.h: 10537: extern volatile PIR5bits_t PIR5bits @ 0xF98;
[; ;pic18f27j53.h: 10571: extern volatile unsigned char IPR5 @ 0xF99;
"10573
[; ;pic18f27j53.h: 10573: asm("IPR5 equ 0F99h");
[; <" IPR5 equ 0F99h ;# ">
[; ;pic18f27j53.h: 10576: typedef union {
[; ;pic18f27j53.h: 10577: struct {
[; ;pic18f27j53.h: 10578: unsigned TMR1GIP :1;
[; ;pic18f27j53.h: 10579: unsigned TMR5GIP :1;
[; ;pic18f27j53.h: 10580: unsigned TMR5IP :1;
[; ;pic18f27j53.h: 10581: unsigned TMR6IP :1;
[; ;pic18f27j53.h: 10582: unsigned TMR8IP :1;
[; ;pic18f27j53.h: 10583: unsigned CM3IP :1;
[; ;pic18f27j53.h: 10584: };
[; ;pic18f27j53.h: 10585: struct {
[; ;pic18f27j53.h: 10586: unsigned CCH05 :1;
[; ;pic18f27j53.h: 10587: };
[; ;pic18f27j53.h: 10588: struct {
[; ;pic18f27j53.h: 10589: unsigned :1;
[; ;pic18f27j53.h: 10590: unsigned CCH15 :1;
[; ;pic18f27j53.h: 10591: };
[; ;pic18f27j53.h: 10592: struct {
[; ;pic18f27j53.h: 10593: unsigned :3;
[; ;pic18f27j53.h: 10594: unsigned EVPOL05 :1;
[; ;pic18f27j53.h: 10595: };
[; ;pic18f27j53.h: 10596: struct {
[; ;pic18f27j53.h: 10597: unsigned :4;
[; ;pic18f27j53.h: 10598: unsigned EVPOL15 :1;
[; ;pic18f27j53.h: 10599: };
[; ;pic18f27j53.h: 10600: } IPR5bits_t;
[; ;pic18f27j53.h: 10601: extern volatile IPR5bits_t IPR5bits @ 0xF99;
[; ;pic18f27j53.h: 10655: extern volatile unsigned char T1GCON @ 0xF9A;
"10657
[; ;pic18f27j53.h: 10657: asm("T1GCON equ 0F9Ah");
[; <" T1GCON equ 0F9Ah ;# ">
[; ;pic18f27j53.h: 10660: typedef union {
[; ;pic18f27j53.h: 10661: struct {
[; ;pic18f27j53.h: 10662: unsigned :3;
[; ;pic18f27j53.h: 10663: unsigned T1GGO_NOT_T1DONE :1;
[; ;pic18f27j53.h: 10664: };
[; ;pic18f27j53.h: 10665: struct {
[; ;pic18f27j53.h: 10666: unsigned T1GSS0 :1;
[; ;pic18f27j53.h: 10667: unsigned T1GSS1 :1;
[; ;pic18f27j53.h: 10668: unsigned T1GVAL :1;
[; ;pic18f27j53.h: 10669: unsigned T1GGO_nT1DONE :1;
[; ;pic18f27j53.h: 10670: unsigned T1GSPM :1;
[; ;pic18f27j53.h: 10671: unsigned T1GTM :1;
[; ;pic18f27j53.h: 10672: unsigned T1GPOL :1;
[; ;pic18f27j53.h: 10673: unsigned TMR1GE :1;
[; ;pic18f27j53.h: 10674: };
[; ;pic18f27j53.h: 10675: struct {
[; ;pic18f27j53.h: 10676: unsigned :3;
[; ;pic18f27j53.h: 10677: unsigned T1GGO :1;
[; ;pic18f27j53.h: 10678: };
[; ;pic18f27j53.h: 10679: struct {
[; ;pic18f27j53.h: 10680: unsigned :3;
[; ;pic18f27j53.h: 10681: unsigned NOT_T1DONE :1;
[; ;pic18f27j53.h: 10682: };
[; ;pic18f27j53.h: 10683: struct {
[; ;pic18f27j53.h: 10684: unsigned :3;
[; ;pic18f27j53.h: 10685: unsigned nT1DONE :1;
[; ;pic18f27j53.h: 10686: };
[; ;pic18f27j53.h: 10687: struct {
[; ;pic18f27j53.h: 10688: unsigned :3;
[; ;pic18f27j53.h: 10689: unsigned T1DONE :1;
[; ;pic18f27j53.h: 10690: };
[; ;pic18f27j53.h: 10691: } T1GCONbits_t;
[; ;pic18f27j53.h: 10692: extern volatile T1GCONbits_t T1GCONbits @ 0xF9A;
[; ;pic18f27j53.h: 10761: extern volatile unsigned char OSCTUNE @ 0xF9B;
"10763
[; ;pic18f27j53.h: 10763: asm("OSCTUNE equ 0F9Bh");
[; <" OSCTUNE equ 0F9Bh ;# ">
[; ;pic18f27j53.h: 10766: typedef union {
[; ;pic18f27j53.h: 10767: struct {
[; ;pic18f27j53.h: 10768: unsigned TUN :6;
[; ;pic18f27j53.h: 10769: unsigned PLLEN :1;
[; ;pic18f27j53.h: 10770: unsigned INTSRC :1;
[; ;pic18f27j53.h: 10771: };
[; ;pic18f27j53.h: 10772: struct {
[; ;pic18f27j53.h: 10773: unsigned TUN0 :1;
[; ;pic18f27j53.h: 10774: unsigned TUN1 :1;
[; ;pic18f27j53.h: 10775: unsigned TUN2 :1;
[; ;pic18f27j53.h: 10776: unsigned TUN3 :1;
[; ;pic18f27j53.h: 10777: unsigned TUN4 :1;
[; ;pic18f27j53.h: 10778: unsigned TUN5 :1;
[; ;pic18f27j53.h: 10779: };
[; ;pic18f27j53.h: 10780: } OSCTUNEbits_t;
[; ;pic18f27j53.h: 10781: extern volatile OSCTUNEbits_t OSCTUNEbits @ 0xF9B;
[; ;pic18f27j53.h: 10830: extern volatile unsigned char RCSTA2 @ 0xF9C;
"10832
[; ;pic18f27j53.h: 10832: asm("RCSTA2 equ 0F9Ch");
[; <" RCSTA2 equ 0F9Ch ;# ">
[; ;pic18f27j53.h: 10835: typedef union {
[; ;pic18f27j53.h: 10836: struct {
[; ;pic18f27j53.h: 10837: unsigned RX9D :1;
[; ;pic18f27j53.h: 10838: unsigned OERR :1;
[; ;pic18f27j53.h: 10839: unsigned FERR :1;
[; ;pic18f27j53.h: 10840: unsigned ADDEN :1;
[; ;pic18f27j53.h: 10841: unsigned CREN :1;
[; ;pic18f27j53.h: 10842: unsigned SREN :1;
[; ;pic18f27j53.h: 10843: unsigned RX9 :1;
[; ;pic18f27j53.h: 10844: unsigned SPEN :1;
[; ;pic18f27j53.h: 10845: };
[; ;pic18f27j53.h: 10846: struct {
[; ;pic18f27j53.h: 10847: unsigned RX9D2 :1;
[; ;pic18f27j53.h: 10848: unsigned OERR2 :1;
[; ;pic18f27j53.h: 10849: unsigned FERR2 :1;
[; ;pic18f27j53.h: 10850: unsigned ADDEN2 :1;
[; ;pic18f27j53.h: 10851: unsigned CREN2 :1;
[; ;pic18f27j53.h: 10852: unsigned SREN2 :1;
[; ;pic18f27j53.h: 10853: unsigned RX92 :1;
[; ;pic18f27j53.h: 10854: unsigned SPEN2 :1;
[; ;pic18f27j53.h: 10855: };
[; ;pic18f27j53.h: 10856: struct {
[; ;pic18f27j53.h: 10857: unsigned :6;
[; ;pic18f27j53.h: 10858: unsigned RC8_92 :1;
[; ;pic18f27j53.h: 10859: };
[; ;pic18f27j53.h: 10860: struct {
[; ;pic18f27j53.h: 10861: unsigned :6;
[; ;pic18f27j53.h: 10862: unsigned RC92 :1;
[; ;pic18f27j53.h: 10863: };
[; ;pic18f27j53.h: 10864: struct {
[; ;pic18f27j53.h: 10865: unsigned RCD82 :1;
[; ;pic18f27j53.h: 10866: };
[; ;pic18f27j53.h: 10867: } RCSTA2bits_t;
[; ;pic18f27j53.h: 10868: extern volatile RCSTA2bits_t RCSTA2bits @ 0xF9C;
[; ;pic18f27j53.h: 10967: extern volatile unsigned char PIE1 @ 0xF9D;
"10969
[; ;pic18f27j53.h: 10969: asm("PIE1 equ 0F9Dh");
[; <" PIE1 equ 0F9Dh ;# ">
[; ;pic18f27j53.h: 10972: typedef union {
[; ;pic18f27j53.h: 10973: struct {
[; ;pic18f27j53.h: 10974: unsigned TMR1IE :1;
[; ;pic18f27j53.h: 10975: unsigned TMR2IE :1;
[; ;pic18f27j53.h: 10976: unsigned CCP1IE :1;
[; ;pic18f27j53.h: 10977: unsigned SSP1IE :1;
[; ;pic18f27j53.h: 10978: unsigned TX1IE :1;
[; ;pic18f27j53.h: 10979: unsigned RC1IE :1;
[; ;pic18f27j53.h: 10980: unsigned ADIE :1;
[; ;pic18f27j53.h: 10981: };
[; ;pic18f27j53.h: 10982: struct {
[; ;pic18f27j53.h: 10983: unsigned :3;
[; ;pic18f27j53.h: 10984: unsigned SSPIE :1;
[; ;pic18f27j53.h: 10985: unsigned TXIE :1;
[; ;pic18f27j53.h: 10986: unsigned RCIE :1;
[; ;pic18f27j53.h: 10987: };
[; ;pic18f27j53.h: 10988: } PIE1bits_t;
[; ;pic18f27j53.h: 10989: extern volatile PIE1bits_t PIE1bits @ 0xF9D;
[; ;pic18f27j53.h: 11043: extern volatile unsigned char PIR1 @ 0xF9E;
"11045
[; ;pic18f27j53.h: 11045: asm("PIR1 equ 0F9Eh");
[; <" PIR1 equ 0F9Eh ;# ">
[; ;pic18f27j53.h: 11048: typedef union {
[; ;pic18f27j53.h: 11049: struct {
[; ;pic18f27j53.h: 11050: unsigned TMR1IF :1;
[; ;pic18f27j53.h: 11051: unsigned TMR2IF :1;
[; ;pic18f27j53.h: 11052: unsigned CCP1IF :1;
[; ;pic18f27j53.h: 11053: unsigned SSP1IF :1;
[; ;pic18f27j53.h: 11054: unsigned TX1IF :1;
[; ;pic18f27j53.h: 11055: unsigned RC1IF :1;
[; ;pic18f27j53.h: 11056: unsigned ADIF :1;
[; ;pic18f27j53.h: 11057: };
[; ;pic18f27j53.h: 11058: struct {
[; ;pic18f27j53.h: 11059: unsigned :3;
[; ;pic18f27j53.h: 11060: unsigned SSPIF :1;
[; ;pic18f27j53.h: 11061: unsigned TXIF :1;
[; ;pic18f27j53.h: 11062: unsigned RCIF :1;
[; ;pic18f27j53.h: 11063: };
[; ;pic18f27j53.h: 11064: } PIR1bits_t;
[; ;pic18f27j53.h: 11065: extern volatile PIR1bits_t PIR1bits @ 0xF9E;
[; ;pic18f27j53.h: 11119: extern volatile unsigned char IPR1 @ 0xF9F;
"11121
[; ;pic18f27j53.h: 11121: asm("IPR1 equ 0F9Fh");
[; <" IPR1 equ 0F9Fh ;# ">
[; ;pic18f27j53.h: 11124: typedef union {
[; ;pic18f27j53.h: 11125: struct {
[; ;pic18f27j53.h: 11126: unsigned TMR1IP :1;
[; ;pic18f27j53.h: 11127: unsigned TMR2IP :1;
[; ;pic18f27j53.h: 11128: unsigned CCP1IP :1;
[; ;pic18f27j53.h: 11129: unsigned SSP1IP :1;
[; ;pic18f27j53.h: 11130: unsigned TX1IP :1;
[; ;pic18f27j53.h: 11131: unsigned RC1IP :1;
[; ;pic18f27j53.h: 11132: unsigned ADIP :1;
[; ;pic18f27j53.h: 11133: };
[; ;pic18f27j53.h: 11134: struct {
[; ;pic18f27j53.h: 11135: unsigned :3;
[; ;pic18f27j53.h: 11136: unsigned SSPIP :1;
[; ;pic18f27j53.h: 11137: unsigned TXIP :1;
[; ;pic18f27j53.h: 11138: unsigned RCIP :1;
[; ;pic18f27j53.h: 11139: };
[; ;pic18f27j53.h: 11140: } IPR1bits_t;
[; ;pic18f27j53.h: 11141: extern volatile IPR1bits_t IPR1bits @ 0xF9F;
[; ;pic18f27j53.h: 11195: extern volatile unsigned char PIE2 @ 0xFA0;
"11197
[; ;pic18f27j53.h: 11197: asm("PIE2 equ 0FA0h");
[; <" PIE2 equ 0FA0h ;# ">
[; ;pic18f27j53.h: 11200: typedef union {
[; ;pic18f27j53.h: 11201: struct {
[; ;pic18f27j53.h: 11202: unsigned CCP2IE :1;
[; ;pic18f27j53.h: 11203: unsigned TMR3IE :1;
[; ;pic18f27j53.h: 11204: unsigned LVDIE :1;
[; ;pic18f27j53.h: 11205: unsigned BCL1IE :1;
[; ;pic18f27j53.h: 11206: unsigned USBIE :1;
[; ;pic18f27j53.h: 11207: unsigned CM1IE :1;
[; ;pic18f27j53.h: 11208: unsigned CM2IE :1;
[; ;pic18f27j53.h: 11209: unsigned OSCFIE :1;
[; ;pic18f27j53.h: 11210: };
[; ;pic18f27j53.h: 11211: struct {
[; ;pic18f27j53.h: 11212: unsigned :2;
[; ;pic18f27j53.h: 11213: unsigned HLVDIE :1;
[; ;pic18f27j53.h: 11214: unsigned BCLIE :1;
[; ;pic18f27j53.h: 11215: };
[; ;pic18f27j53.h: 11216: struct {
[; ;pic18f27j53.h: 11217: unsigned :6;
[; ;pic18f27j53.h: 11218: unsigned CMIE :1;
[; ;pic18f27j53.h: 11219: };
[; ;pic18f27j53.h: 11220: } PIE2bits_t;
[; ;pic18f27j53.h: 11221: extern volatile PIE2bits_t PIE2bits @ 0xFA0;
[; ;pic18f27j53.h: 11280: extern volatile unsigned char PIR2 @ 0xFA1;
"11282
[; ;pic18f27j53.h: 11282: asm("PIR2 equ 0FA1h");
[; <" PIR2 equ 0FA1h ;# ">
[; ;pic18f27j53.h: 11285: typedef union {
[; ;pic18f27j53.h: 11286: struct {
[; ;pic18f27j53.h: 11287: unsigned CCP2IF :1;
[; ;pic18f27j53.h: 11288: unsigned TMR3IF :1;
[; ;pic18f27j53.h: 11289: unsigned LVDIF :1;
[; ;pic18f27j53.h: 11290: unsigned BCL1IF :1;
[; ;pic18f27j53.h: 11291: unsigned USBIF :1;
[; ;pic18f27j53.h: 11292: unsigned CM1IF :1;
[; ;pic18f27j53.h: 11293: unsigned CM2IF :1;
[; ;pic18f27j53.h: 11294: unsigned OSCFIF :1;
[; ;pic18f27j53.h: 11295: };
[; ;pic18f27j53.h: 11296: struct {
[; ;pic18f27j53.h: 11297: unsigned :2;
[; ;pic18f27j53.h: 11298: unsigned HLVDIF :1;
[; ;pic18f27j53.h: 11299: unsigned BCLIF :1;
[; ;pic18f27j53.h: 11300: };
[; ;pic18f27j53.h: 11301: struct {
[; ;pic18f27j53.h: 11302: unsigned :6;
[; ;pic18f27j53.h: 11303: unsigned CMIF :1;
[; ;pic18f27j53.h: 11304: };
[; ;pic18f27j53.h: 11305: } PIR2bits_t;
[; ;pic18f27j53.h: 11306: extern volatile PIR2bits_t PIR2bits @ 0xFA1;
[; ;pic18f27j53.h: 11365: extern volatile unsigned char IPR2 @ 0xFA2;
"11367
[; ;pic18f27j53.h: 11367: asm("IPR2 equ 0FA2h");
[; <" IPR2 equ 0FA2h ;# ">
[; ;pic18f27j53.h: 11370: typedef union {
[; ;pic18f27j53.h: 11371: struct {
[; ;pic18f27j53.h: 11372: unsigned CCP2IP :1;
[; ;pic18f27j53.h: 11373: unsigned TMR3IP :1;
[; ;pic18f27j53.h: 11374: unsigned LVDIP :1;
[; ;pic18f27j53.h: 11375: unsigned BCL1IP :1;
[; ;pic18f27j53.h: 11376: unsigned USBIP :1;
[; ;pic18f27j53.h: 11377: unsigned CM1IP :1;
[; ;pic18f27j53.h: 11378: unsigned CM2IP :1;
[; ;pic18f27j53.h: 11379: unsigned OSCFIP :1;
[; ;pic18f27j53.h: 11380: };
[; ;pic18f27j53.h: 11381: struct {
[; ;pic18f27j53.h: 11382: unsigned :2;
[; ;pic18f27j53.h: 11383: unsigned HLVDIP :1;
[; ;pic18f27j53.h: 11384: unsigned BCLIP :1;
[; ;pic18f27j53.h: 11385: };
[; ;pic18f27j53.h: 11386: struct {
[; ;pic18f27j53.h: 11387: unsigned :6;
[; ;pic18f27j53.h: 11388: unsigned CMIP :1;
[; ;pic18f27j53.h: 11389: };
[; ;pic18f27j53.h: 11390: } IPR2bits_t;
[; ;pic18f27j53.h: 11391: extern volatile IPR2bits_t IPR2bits @ 0xFA2;
[; ;pic18f27j53.h: 11450: extern volatile unsigned char PIE3 @ 0xFA3;
"11452
[; ;pic18f27j53.h: 11452: asm("PIE3 equ 0FA3h");
[; <" PIE3 equ 0FA3h ;# ">
[; ;pic18f27j53.h: 11455: typedef union {
[; ;pic18f27j53.h: 11456: struct {
[; ;pic18f27j53.h: 11457: unsigned RTCCIE :1;
[; ;pic18f27j53.h: 11458: unsigned TMR3GIE :1;
[; ;pic18f27j53.h: 11459: unsigned CTMUIE :1;
[; ;pic18f27j53.h: 11460: unsigned TMR4IE :1;
[; ;pic18f27j53.h: 11461: unsigned TX2IE :1;
[; ;pic18f27j53.h: 11462: unsigned RC2IE :1;
[; ;pic18f27j53.h: 11463: unsigned BCL2IE :1;
[; ;pic18f27j53.h: 11464: unsigned SSP2IE :1;
[; ;pic18f27j53.h: 11465: };
[; ;pic18f27j53.h: 11466: struct {
[; ;pic18f27j53.h: 11467: unsigned RXB0IE :1;
[; ;pic18f27j53.h: 11468: };
[; ;pic18f27j53.h: 11469: struct {
[; ;pic18f27j53.h: 11470: unsigned :1;
[; ;pic18f27j53.h: 11471: unsigned RXB1IE :1;
[; ;pic18f27j53.h: 11472: };
[; ;pic18f27j53.h: 11473: struct {
[; ;pic18f27j53.h: 11474: unsigned :1;
[; ;pic18f27j53.h: 11475: unsigned RXBNIE :1;
[; ;pic18f27j53.h: 11476: };
[; ;pic18f27j53.h: 11477: struct {
[; ;pic18f27j53.h: 11478: unsigned :2;
[; ;pic18f27j53.h: 11479: unsigned TXB0IE :1;
[; ;pic18f27j53.h: 11480: };
[; ;pic18f27j53.h: 11481: struct {
[; ;pic18f27j53.h: 11482: unsigned :3;
[; ;pic18f27j53.h: 11483: unsigned TXB1IE :1;
[; ;pic18f27j53.h: 11484: };
[; ;pic18f27j53.h: 11485: struct {
[; ;pic18f27j53.h: 11486: unsigned :4;
[; ;pic18f27j53.h: 11487: unsigned TXB2IE :1;
[; ;pic18f27j53.h: 11488: };
[; ;pic18f27j53.h: 11489: struct {
[; ;pic18f27j53.h: 11490: unsigned :4;
[; ;pic18f27j53.h: 11491: unsigned TXBNIE :1;
[; ;pic18f27j53.h: 11492: };
[; ;pic18f27j53.h: 11493: } PIE3bits_t;
[; ;pic18f27j53.h: 11494: extern volatile PIE3bits_t PIE3bits @ 0xFA3;
[; ;pic18f27j53.h: 11573: extern volatile unsigned char PIR3 @ 0xFA4;
"11575
[; ;pic18f27j53.h: 11575: asm("PIR3 equ 0FA4h");
[; <" PIR3 equ 0FA4h ;# ">
[; ;pic18f27j53.h: 11578: typedef union {
[; ;pic18f27j53.h: 11579: struct {
[; ;pic18f27j53.h: 11580: unsigned RTCCIF :1;
[; ;pic18f27j53.h: 11581: unsigned TMR3GIF :1;
[; ;pic18f27j53.h: 11582: unsigned CTMUIF :1;
[; ;pic18f27j53.h: 11583: unsigned TMR4IF :1;
[; ;pic18f27j53.h: 11584: unsigned TX2IF :1;
[; ;pic18f27j53.h: 11585: unsigned RC2IF :1;
[; ;pic18f27j53.h: 11586: unsigned BCL2IF :1;
[; ;pic18f27j53.h: 11587: unsigned SSP2IF :1;
[; ;pic18f27j53.h: 11588: };
[; ;pic18f27j53.h: 11589: struct {
[; ;pic18f27j53.h: 11590: unsigned :1;
[; ;pic18f27j53.h: 11591: unsigned RXBNIF :1;
[; ;pic18f27j53.h: 11592: };
[; ;pic18f27j53.h: 11593: struct {
[; ;pic18f27j53.h: 11594: unsigned :4;
[; ;pic18f27j53.h: 11595: unsigned TXBNIF :1;
[; ;pic18f27j53.h: 11596: };
[; ;pic18f27j53.h: 11597: } PIR3bits_t;
[; ;pic18f27j53.h: 11598: extern volatile PIR3bits_t PIR3bits @ 0xFA4;
[; ;pic18f27j53.h: 11652: extern volatile unsigned char IPR3 @ 0xFA5;
"11654
[; ;pic18f27j53.h: 11654: asm("IPR3 equ 0FA5h");
[; <" IPR3 equ 0FA5h ;# ">
[; ;pic18f27j53.h: 11657: typedef union {
[; ;pic18f27j53.h: 11658: struct {
[; ;pic18f27j53.h: 11659: unsigned RTCCIP :1;
[; ;pic18f27j53.h: 11660: unsigned TMR3GIP :1;
[; ;pic18f27j53.h: 11661: unsigned CTMUIP :1;
[; ;pic18f27j53.h: 11662: unsigned TMR4IP :1;
[; ;pic18f27j53.h: 11663: unsigned TX2IP :1;
[; ;pic18f27j53.h: 11664: unsigned RC2IP :1;
[; ;pic18f27j53.h: 11665: unsigned BCL2IP :1;
[; ;pic18f27j53.h: 11666: unsigned SSP2IP :1;
[; ;pic18f27j53.h: 11667: };
[; ;pic18f27j53.h: 11668: struct {
[; ;pic18f27j53.h: 11669: unsigned :1;
[; ;pic18f27j53.h: 11670: unsigned RXBNIP :1;
[; ;pic18f27j53.h: 11671: };
[; ;pic18f27j53.h: 11672: struct {
[; ;pic18f27j53.h: 11673: unsigned :4;
[; ;pic18f27j53.h: 11674: unsigned TXBNIP :1;
[; ;pic18f27j53.h: 11675: };
[; ;pic18f27j53.h: 11676: } IPR3bits_t;
[; ;pic18f27j53.h: 11677: extern volatile IPR3bits_t IPR3bits @ 0xFA5;
[; ;pic18f27j53.h: 11731: extern volatile unsigned char EECON1 @ 0xFA6;
"11733
[; ;pic18f27j53.h: 11733: asm("EECON1 equ 0FA6h");
[; <" EECON1 equ 0FA6h ;# ">
[; ;pic18f27j53.h: 11736: typedef union {
[; ;pic18f27j53.h: 11737: struct {
[; ;pic18f27j53.h: 11738: unsigned :1;
[; ;pic18f27j53.h: 11739: unsigned WR :1;
[; ;pic18f27j53.h: 11740: unsigned WREN :1;
[; ;pic18f27j53.h: 11741: unsigned WRERR :1;
[; ;pic18f27j53.h: 11742: unsigned FREE :1;
[; ;pic18f27j53.h: 11743: unsigned WPROG :1;
[; ;pic18f27j53.h: 11744: };
[; ;pic18f27j53.h: 11745: } EECON1bits_t;
[; ;pic18f27j53.h: 11746: extern volatile EECON1bits_t EECON1bits @ 0xFA6;
[; ;pic18f27j53.h: 11775: extern volatile unsigned char EECON2 @ 0xFA7;
"11777
[; ;pic18f27j53.h: 11777: asm("EECON2 equ 0FA7h");
[; <" EECON2 equ 0FA7h ;# ">
[; ;pic18f27j53.h: 11780: typedef union {
[; ;pic18f27j53.h: 11781: struct {
[; ;pic18f27j53.h: 11782: unsigned EECON2 :8;
[; ;pic18f27j53.h: 11783: };
[; ;pic18f27j53.h: 11784: } EECON2bits_t;
[; ;pic18f27j53.h: 11785: extern volatile EECON2bits_t EECON2bits @ 0xFA7;
[; ;pic18f27j53.h: 11794: extern volatile unsigned char TXSTA2 @ 0xFA8;
"11796
[; ;pic18f27j53.h: 11796: asm("TXSTA2 equ 0FA8h");
[; <" TXSTA2 equ 0FA8h ;# ">
[; ;pic18f27j53.h: 11799: typedef union {
[; ;pic18f27j53.h: 11800: struct {
[; ;pic18f27j53.h: 11801: unsigned TX9D :1;
[; ;pic18f27j53.h: 11802: unsigned TRMT :1;
[; ;pic18f27j53.h: 11803: unsigned BRGH :1;
[; ;pic18f27j53.h: 11804: unsigned SENDB :1;
[; ;pic18f27j53.h: 11805: unsigned SYNC :1;
[; ;pic18f27j53.h: 11806: unsigned TXEN :1;
[; ;pic18f27j53.h: 11807: unsigned TX9 :1;
[; ;pic18f27j53.h: 11808: unsigned CSRC :1;
[; ;pic18f27j53.h: 11809: };
[; ;pic18f27j53.h: 11810: struct {
[; ;pic18f27j53.h: 11811: unsigned TX9D2 :1;
[; ;pic18f27j53.h: 11812: unsigned TRMT2 :1;
[; ;pic18f27j53.h: 11813: unsigned BRGH2 :1;
[; ;pic18f27j53.h: 11814: unsigned SENDB2 :1;
[; ;pic18f27j53.h: 11815: unsigned SYNC2 :1;
[; ;pic18f27j53.h: 11816: unsigned TXEN2 :1;
[; ;pic18f27j53.h: 11817: unsigned TX92 :1;
[; ;pic18f27j53.h: 11818: unsigned CSRC2 :1;
[; ;pic18f27j53.h: 11819: };
[; ;pic18f27j53.h: 11820: struct {
[; ;pic18f27j53.h: 11821: unsigned :6;
[; ;pic18f27j53.h: 11822: unsigned TX8_92 :1;
[; ;pic18f27j53.h: 11823: };
[; ;pic18f27j53.h: 11824: struct {
[; ;pic18f27j53.h: 11825: unsigned TXD82 :1;
[; ;pic18f27j53.h: 11826: };
[; ;pic18f27j53.h: 11827: } TXSTA2bits_t;
[; ;pic18f27j53.h: 11828: extern volatile TXSTA2bits_t TXSTA2bits @ 0xFA8;
[; ;pic18f27j53.h: 11922: extern volatile unsigned char TXREG2 @ 0xFA9;
"11924
[; ;pic18f27j53.h: 11924: asm("TXREG2 equ 0FA9h");
[; <" TXREG2 equ 0FA9h ;# ">
[; ;pic18f27j53.h: 11927: typedef union {
[; ;pic18f27j53.h: 11928: struct {
[; ;pic18f27j53.h: 11929: unsigned TXREG2 :8;
[; ;pic18f27j53.h: 11930: };
[; ;pic18f27j53.h: 11931: } TXREG2bits_t;
[; ;pic18f27j53.h: 11932: extern volatile TXREG2bits_t TXREG2bits @ 0xFA9;
[; ;pic18f27j53.h: 11941: extern volatile unsigned char RCREG2 @ 0xFAA;
"11943
[; ;pic18f27j53.h: 11943: asm("RCREG2 equ 0FAAh");
[; <" RCREG2 equ 0FAAh ;# ">
[; ;pic18f27j53.h: 11946: typedef union {
[; ;pic18f27j53.h: 11947: struct {
[; ;pic18f27j53.h: 11948: unsigned RCREG2 :8;
[; ;pic18f27j53.h: 11949: };
[; ;pic18f27j53.h: 11950: } RCREG2bits_t;
[; ;pic18f27j53.h: 11951: extern volatile RCREG2bits_t RCREG2bits @ 0xFAA;
[; ;pic18f27j53.h: 11960: extern volatile unsigned char SPBRG2 @ 0xFAB;
"11962
[; ;pic18f27j53.h: 11962: asm("SPBRG2 equ 0FABh");
[; <" SPBRG2 equ 0FABh ;# ">
[; ;pic18f27j53.h: 11965: typedef union {
[; ;pic18f27j53.h: 11966: struct {
[; ;pic18f27j53.h: 11967: unsigned SPBRG2 :8;
[; ;pic18f27j53.h: 11968: };
[; ;pic18f27j53.h: 11969: } SPBRG2bits_t;
[; ;pic18f27j53.h: 11970: extern volatile SPBRG2bits_t SPBRG2bits @ 0xFAB;
[; ;pic18f27j53.h: 11979: extern volatile unsigned char RCSTA1 @ 0xFAC;
"11981
[; ;pic18f27j53.h: 11981: asm("RCSTA1 equ 0FACh");
[; <" RCSTA1 equ 0FACh ;# ">
[; ;pic18f27j53.h: 11984: extern volatile unsigned char RCSTA @ 0xFAC;
"11986
[; ;pic18f27j53.h: 11986: asm("RCSTA equ 0FACh");
[; <" RCSTA equ 0FACh ;# ">
[; ;pic18f27j53.h: 11989: typedef union {
[; ;pic18f27j53.h: 11990: struct {
[; ;pic18f27j53.h: 11991: unsigned RX9D :1;
[; ;pic18f27j53.h: 11992: unsigned OERR :1;
[; ;pic18f27j53.h: 11993: unsigned FERR :1;
[; ;pic18f27j53.h: 11994: unsigned ADDEN :1;
[; ;pic18f27j53.h: 11995: unsigned CREN :1;
[; ;pic18f27j53.h: 11996: unsigned SREN :1;
[; ;pic18f27j53.h: 11997: unsigned RX9 :1;
[; ;pic18f27j53.h: 11998: unsigned SPEN :1;
[; ;pic18f27j53.h: 11999: };
[; ;pic18f27j53.h: 12000: struct {
[; ;pic18f27j53.h: 12001: unsigned RCD8 :1;
[; ;pic18f27j53.h: 12002: unsigned :2;
[; ;pic18f27j53.h: 12003: unsigned ADEN :1;
[; ;pic18f27j53.h: 12004: unsigned :2;
[; ;pic18f27j53.h: 12005: unsigned RC9 :1;
[; ;pic18f27j53.h: 12006: };
[; ;pic18f27j53.h: 12007: struct {
[; ;pic18f27j53.h: 12008: unsigned :6;
[; ;pic18f27j53.h: 12009: unsigned NOT_RC8 :1;
[; ;pic18f27j53.h: 12010: };
[; ;pic18f27j53.h: 12011: struct {
[; ;pic18f27j53.h: 12012: unsigned :6;
[; ;pic18f27j53.h: 12013: unsigned nRC8 :1;
[; ;pic18f27j53.h: 12014: };
[; ;pic18f27j53.h: 12015: struct {
[; ;pic18f27j53.h: 12016: unsigned :6;
[; ;pic18f27j53.h: 12017: unsigned RC8_9 :1;
[; ;pic18f27j53.h: 12018: };
[; ;pic18f27j53.h: 12019: struct {
[; ;pic18f27j53.h: 12020: unsigned RX9D1 :1;
[; ;pic18f27j53.h: 12021: unsigned OERR1 :1;
[; ;pic18f27j53.h: 12022: unsigned FERR1 :1;
[; ;pic18f27j53.h: 12023: unsigned ADDEN1 :1;
[; ;pic18f27j53.h: 12024: unsigned CREN1 :1;
[; ;pic18f27j53.h: 12025: unsigned SREN1 :1;
[; ;pic18f27j53.h: 12026: unsigned RX91 :1;
[; ;pic18f27j53.h: 12027: unsigned SPEN1 :1;
[; ;pic18f27j53.h: 12028: };
[; ;pic18f27j53.h: 12029: struct {
[; ;pic18f27j53.h: 12030: unsigned :5;
[; ;pic18f27j53.h: 12031: unsigned SRENA :1;
[; ;pic18f27j53.h: 12032: };
[; ;pic18f27j53.h: 12033: } RCSTA1bits_t;
[; ;pic18f27j53.h: 12034: extern volatile RCSTA1bits_t RCSTA1bits @ 0xFAC;
[; ;pic18f27j53.h: 12152: typedef union {
[; ;pic18f27j53.h: 12153: struct {
[; ;pic18f27j53.h: 12154: unsigned RX9D :1;
[; ;pic18f27j53.h: 12155: unsigned OERR :1;
[; ;pic18f27j53.h: 12156: unsigned FERR :1;
[; ;pic18f27j53.h: 12157: unsigned ADDEN :1;
[; ;pic18f27j53.h: 12158: unsigned CREN :1;
[; ;pic18f27j53.h: 12159: unsigned SREN :1;
[; ;pic18f27j53.h: 12160: unsigned RX9 :1;
[; ;pic18f27j53.h: 12161: unsigned SPEN :1;
[; ;pic18f27j53.h: 12162: };
[; ;pic18f27j53.h: 12163: struct {
[; ;pic18f27j53.h: 12164: unsigned RCD8 :1;
[; ;pic18f27j53.h: 12165: unsigned :2;
[; ;pic18f27j53.h: 12166: unsigned ADEN :1;
[; ;pic18f27j53.h: 12167: unsigned :2;
[; ;pic18f27j53.h: 12168: unsigned RC9 :1;
[; ;pic18f27j53.h: 12169: };
[; ;pic18f27j53.h: 12170: struct {
[; ;pic18f27j53.h: 12171: unsigned :6;
[; ;pic18f27j53.h: 12172: unsigned NOT_RC8 :1;
[; ;pic18f27j53.h: 12173: };
[; ;pic18f27j53.h: 12174: struct {
[; ;pic18f27j53.h: 12175: unsigned :6;
[; ;pic18f27j53.h: 12176: unsigned nRC8 :1;
[; ;pic18f27j53.h: 12177: };
[; ;pic18f27j53.h: 12178: struct {
[; ;pic18f27j53.h: 12179: unsigned :6;
[; ;pic18f27j53.h: 12180: unsigned RC8_9 :1;
[; ;pic18f27j53.h: 12181: };
[; ;pic18f27j53.h: 12182: struct {
[; ;pic18f27j53.h: 12183: unsigned RX9D1 :1;
[; ;pic18f27j53.h: 12184: unsigned OERR1 :1;
[; ;pic18f27j53.h: 12185: unsigned FERR1 :1;
[; ;pic18f27j53.h: 12186: unsigned ADDEN1 :1;
[; ;pic18f27j53.h: 12187: unsigned CREN1 :1;
[; ;pic18f27j53.h: 12188: unsigned SREN1 :1;
[; ;pic18f27j53.h: 12189: unsigned RX91 :1;
[; ;pic18f27j53.h: 12190: unsigned SPEN1 :1;
[; ;pic18f27j53.h: 12191: };
[; ;pic18f27j53.h: 12192: struct {
[; ;pic18f27j53.h: 12193: unsigned :5;
[; ;pic18f27j53.h: 12194: unsigned SRENA :1;
[; ;pic18f27j53.h: 12195: };
[; ;pic18f27j53.h: 12196: } RCSTAbits_t;
[; ;pic18f27j53.h: 12197: extern volatile RCSTAbits_t RCSTAbits @ 0xFAC;
[; ;pic18f27j53.h: 12316: extern volatile unsigned char TXSTA1 @ 0xFAD;
"12318
[; ;pic18f27j53.h: 12318: asm("TXSTA1 equ 0FADh");
[; <" TXSTA1 equ 0FADh ;# ">
[; ;pic18f27j53.h: 12321: extern volatile unsigned char TXSTA @ 0xFAD;
"12323
[; ;pic18f27j53.h: 12323: asm("TXSTA equ 0FADh");
[; <" TXSTA equ 0FADh ;# ">
[; ;pic18f27j53.h: 12326: typedef union {
[; ;pic18f27j53.h: 12327: struct {
[; ;pic18f27j53.h: 12328: unsigned TX9D :1;
[; ;pic18f27j53.h: 12329: unsigned TRMT :1;
[; ;pic18f27j53.h: 12330: unsigned BRGH :1;
[; ;pic18f27j53.h: 12331: unsigned SENDB :1;
[; ;pic18f27j53.h: 12332: unsigned SYNC :1;
[; ;pic18f27j53.h: 12333: unsigned TXEN :1;
[; ;pic18f27j53.h: 12334: unsigned TX9 :1;
[; ;pic18f27j53.h: 12335: unsigned CSRC :1;
[; ;pic18f27j53.h: 12336: };
[; ;pic18f27j53.h: 12337: struct {
[; ;pic18f27j53.h: 12338: unsigned TXD8 :1;
[; ;pic18f27j53.h: 12339: unsigned :5;
[; ;pic18f27j53.h: 12340: unsigned TX8_9 :1;
[; ;pic18f27j53.h: 12341: };
[; ;pic18f27j53.h: 12342: struct {
[; ;pic18f27j53.h: 12343: unsigned :6;
[; ;pic18f27j53.h: 12344: unsigned NOT_TX8 :1;
[; ;pic18f27j53.h: 12345: };
[; ;pic18f27j53.h: 12346: struct {
[; ;pic18f27j53.h: 12347: unsigned :6;
[; ;pic18f27j53.h: 12348: unsigned nTX8 :1;
[; ;pic18f27j53.h: 12349: };
[; ;pic18f27j53.h: 12350: struct {
[; ;pic18f27j53.h: 12351: unsigned TX9D1 :1;
[; ;pic18f27j53.h: 12352: unsigned TRMT1 :1;
[; ;pic18f27j53.h: 12353: unsigned BRGH1 :1;
[; ;pic18f27j53.h: 12354: unsigned SENDB1 :1;
[; ;pic18f27j53.h: 12355: unsigned SYNC1 :1;
[; ;pic18f27j53.h: 12356: unsigned TXEN1 :1;
[; ;pic18f27j53.h: 12357: unsigned TX91 :1;
[; ;pic18f27j53.h: 12358: unsigned CSRC1 :1;
[; ;pic18f27j53.h: 12359: };
[; ;pic18f27j53.h: 12360: } TXSTA1bits_t;
[; ;pic18f27j53.h: 12361: extern volatile TXSTA1bits_t TXSTA1bits @ 0xFAD;
[; ;pic18f27j53.h: 12464: typedef union {
[; ;pic18f27j53.h: 12465: struct {
[; ;pic18f27j53.h: 12466: unsigned TX9D :1;
[; ;pic18f27j53.h: 12467: unsigned TRMT :1;
[; ;pic18f27j53.h: 12468: unsigned BRGH :1;
[; ;pic18f27j53.h: 12469: unsigned SENDB :1;
[; ;pic18f27j53.h: 12470: unsigned SYNC :1;
[; ;pic18f27j53.h: 12471: unsigned TXEN :1;
[; ;pic18f27j53.h: 12472: unsigned TX9 :1;
[; ;pic18f27j53.h: 12473: unsigned CSRC :1;
[; ;pic18f27j53.h: 12474: };
[; ;pic18f27j53.h: 12475: struct {
[; ;pic18f27j53.h: 12476: unsigned TXD8 :1;
[; ;pic18f27j53.h: 12477: unsigned :5;
[; ;pic18f27j53.h: 12478: unsigned TX8_9 :1;
[; ;pic18f27j53.h: 12479: };
[; ;pic18f27j53.h: 12480: struct {
[; ;pic18f27j53.h: 12481: unsigned :6;
[; ;pic18f27j53.h: 12482: unsigned NOT_TX8 :1;
[; ;pic18f27j53.h: 12483: };
[; ;pic18f27j53.h: 12484: struct {
[; ;pic18f27j53.h: 12485: unsigned :6;
[; ;pic18f27j53.h: 12486: unsigned nTX8 :1;
[; ;pic18f27j53.h: 12487: };
[; ;pic18f27j53.h: 12488: struct {
[; ;pic18f27j53.h: 12489: unsigned TX9D1 :1;
[; ;pic18f27j53.h: 12490: unsigned TRMT1 :1;
[; ;pic18f27j53.h: 12491: unsigned BRGH1 :1;
[; ;pic18f27j53.h: 12492: unsigned SENDB1 :1;
[; ;pic18f27j53.h: 12493: unsigned SYNC1 :1;
[; ;pic18f27j53.h: 12494: unsigned TXEN1 :1;
[; ;pic18f27j53.h: 12495: unsigned TX91 :1;
[; ;pic18f27j53.h: 12496: unsigned CSRC1 :1;
[; ;pic18f27j53.h: 12497: };
[; ;pic18f27j53.h: 12498: } TXSTAbits_t;
[; ;pic18f27j53.h: 12499: extern volatile TXSTAbits_t TXSTAbits @ 0xFAD;
[; ;pic18f27j53.h: 12603: extern volatile unsigned char TXREG1 @ 0xFAE;
"12605
[; ;pic18f27j53.h: 12605: asm("TXREG1 equ 0FAEh");
[; <" TXREG1 equ 0FAEh ;# ">
[; ;pic18f27j53.h: 12608: extern volatile unsigned char TXREG @ 0xFAE;
"12610
[; ;pic18f27j53.h: 12610: asm("TXREG equ 0FAEh");
[; <" TXREG equ 0FAEh ;# ">
[; ;pic18f27j53.h: 12613: typedef union {
[; ;pic18f27j53.h: 12614: struct {
[; ;pic18f27j53.h: 12615: unsigned TXREG1 :8;
[; ;pic18f27j53.h: 12616: };
[; ;pic18f27j53.h: 12617: } TXREG1bits_t;
[; ;pic18f27j53.h: 12618: extern volatile TXREG1bits_t TXREG1bits @ 0xFAE;
[; ;pic18f27j53.h: 12626: typedef union {
[; ;pic18f27j53.h: 12627: struct {
[; ;pic18f27j53.h: 12628: unsigned TXREG1 :8;
[; ;pic18f27j53.h: 12629: };
[; ;pic18f27j53.h: 12630: } TXREGbits_t;
[; ;pic18f27j53.h: 12631: extern volatile TXREGbits_t TXREGbits @ 0xFAE;
[; ;pic18f27j53.h: 12640: extern volatile unsigned char RCREG1 @ 0xFAF;
"12642
[; ;pic18f27j53.h: 12642: asm("RCREG1 equ 0FAFh");
[; <" RCREG1 equ 0FAFh ;# ">
[; ;pic18f27j53.h: 12645: extern volatile unsigned char RCREG @ 0xFAF;
"12647
[; ;pic18f27j53.h: 12647: asm("RCREG equ 0FAFh");
[; <" RCREG equ 0FAFh ;# ">
[; ;pic18f27j53.h: 12650: typedef union {
[; ;pic18f27j53.h: 12651: struct {
[; ;pic18f27j53.h: 12652: unsigned RCREG1 :8;
[; ;pic18f27j53.h: 12653: };
[; ;pic18f27j53.h: 12654: } RCREG1bits_t;
[; ;pic18f27j53.h: 12655: extern volatile RCREG1bits_t RCREG1bits @ 0xFAF;
[; ;pic18f27j53.h: 12663: typedef union {
[; ;pic18f27j53.h: 12664: struct {
[; ;pic18f27j53.h: 12665: unsigned RCREG1 :8;
[; ;pic18f27j53.h: 12666: };
[; ;pic18f27j53.h: 12667: } RCREGbits_t;
[; ;pic18f27j53.h: 12668: extern volatile RCREGbits_t RCREGbits @ 0xFAF;
[; ;pic18f27j53.h: 12677: extern volatile unsigned char SPBRG1 @ 0xFB0;
"12679
[; ;pic18f27j53.h: 12679: asm("SPBRG1 equ 0FB0h");
[; <" SPBRG1 equ 0FB0h ;# ">
[; ;pic18f27j53.h: 12682: extern volatile unsigned char SPBRG @ 0xFB0;
"12684
[; ;pic18f27j53.h: 12684: asm("SPBRG equ 0FB0h");
[; <" SPBRG equ 0FB0h ;# ">
[; ;pic18f27j53.h: 12687: typedef union {
[; ;pic18f27j53.h: 12688: struct {
[; ;pic18f27j53.h: 12689: unsigned SPBRG1 :8;
[; ;pic18f27j53.h: 12690: };
[; ;pic18f27j53.h: 12691: } SPBRG1bits_t;
[; ;pic18f27j53.h: 12692: extern volatile SPBRG1bits_t SPBRG1bits @ 0xFB0;
[; ;pic18f27j53.h: 12700: typedef union {
[; ;pic18f27j53.h: 12701: struct {
[; ;pic18f27j53.h: 12702: unsigned SPBRG1 :8;
[; ;pic18f27j53.h: 12703: };
[; ;pic18f27j53.h: 12704: } SPBRGbits_t;
[; ;pic18f27j53.h: 12705: extern volatile SPBRGbits_t SPBRGbits @ 0xFB0;
[; ;pic18f27j53.h: 12714: extern volatile unsigned char CTMUICON @ 0xFB1;
"12716
[; ;pic18f27j53.h: 12716: asm("CTMUICON equ 0FB1h");
[; <" CTMUICON equ 0FB1h ;# ">
[; ;pic18f27j53.h: 12719: typedef union {
[; ;pic18f27j53.h: 12720: struct {
[; ;pic18f27j53.h: 12721: unsigned IRNG :2;
[; ;pic18f27j53.h: 12722: unsigned ITRIM :6;
[; ;pic18f27j53.h: 12723: };
[; ;pic18f27j53.h: 12724: struct {
[; ;pic18f27j53.h: 12725: unsigned IRNG0 :1;
[; ;pic18f27j53.h: 12726: unsigned IRNG1 :1;
[; ;pic18f27j53.h: 12727: unsigned ITRIM0 :1;
[; ;pic18f27j53.h: 12728: unsigned ITRIM1 :1;
[; ;pic18f27j53.h: 12729: unsigned ITRIM2 :1;
[; ;pic18f27j53.h: 12730: unsigned ITRIM3 :1;
[; ;pic18f27j53.h: 12731: unsigned ITRIM4 :1;
[; ;pic18f27j53.h: 12732: unsigned ITRIM5 :1;
[; ;pic18f27j53.h: 12733: };
[; ;pic18f27j53.h: 12734: } CTMUICONbits_t;
[; ;pic18f27j53.h: 12735: extern volatile CTMUICONbits_t CTMUICONbits @ 0xFB1;
[; ;pic18f27j53.h: 12789: extern volatile unsigned char CTMUCONL @ 0xFB2;
"12791
[; ;pic18f27j53.h: 12791: asm("CTMUCONL equ 0FB2h");
[; <" CTMUCONL equ 0FB2h ;# ">
[; ;pic18f27j53.h: 12794: typedef union {
[; ;pic18f27j53.h: 12795: struct {
[; ;pic18f27j53.h: 12796: unsigned EDG1STAT :1;
[; ;pic18f27j53.h: 12797: unsigned EDG2STAT :1;
[; ;pic18f27j53.h: 12798: unsigned EDG1SEL0 :1;
[; ;pic18f27j53.h: 12799: unsigned EDG1SEL1 :1;
[; ;pic18f27j53.h: 12800: unsigned EDG1POL :1;
[; ;pic18f27j53.h: 12801: unsigned EDG2SEL0 :1;
[; ;pic18f27j53.h: 12802: unsigned EDG2SEL1 :1;
[; ;pic18f27j53.h: 12803: unsigned EDG2POL :1;
[; ;pic18f27j53.h: 12804: };
[; ;pic18f27j53.h: 12805: } CTMUCONLbits_t;
[; ;pic18f27j53.h: 12806: extern volatile CTMUCONLbits_t CTMUCONLbits @ 0xFB2;
[; ;pic18f27j53.h: 12850: extern volatile unsigned char CTMUCONH @ 0xFB3;
"12852
[; ;pic18f27j53.h: 12852: asm("CTMUCONH equ 0FB3h");
[; <" CTMUCONH equ 0FB3h ;# ">
[; ;pic18f27j53.h: 12855: typedef union {
[; ;pic18f27j53.h: 12856: struct {
[; ;pic18f27j53.h: 12857: unsigned CTTRIG :1;
[; ;pic18f27j53.h: 12858: unsigned IDISSEN :1;
[; ;pic18f27j53.h: 12859: unsigned EDGSEQEN :1;
[; ;pic18f27j53.h: 12860: unsigned EDGEN :1;
[; ;pic18f27j53.h: 12861: unsigned TGEN :1;
[; ;pic18f27j53.h: 12862: unsigned CTMUSIDL :1;
[; ;pic18f27j53.h: 12863: unsigned :1;
[; ;pic18f27j53.h: 12864: unsigned CTMUEN :1;
[; ;pic18f27j53.h: 12865: };
[; ;pic18f27j53.h: 12866: } CTMUCONHbits_t;
[; ;pic18f27j53.h: 12867: extern volatile CTMUCONHbits_t CTMUCONHbits @ 0xFB3;
[; ;pic18f27j53.h: 12906: extern volatile unsigned char CCP2CON @ 0xFB4;
"12908
[; ;pic18f27j53.h: 12908: asm("CCP2CON equ 0FB4h");
[; <" CCP2CON equ 0FB4h ;# ">
[; ;pic18f27j53.h: 12911: extern volatile unsigned char ECCP2CON @ 0xFB4;
"12913
[; ;pic18f27j53.h: 12913: asm("ECCP2CON equ 0FB4h");
[; <" ECCP2CON equ 0FB4h ;# ">
[; ;pic18f27j53.h: 12916: typedef union {
[; ;pic18f27j53.h: 12917: struct {
[; ;pic18f27j53.h: 12918: unsigned CCP2M :4;
[; ;pic18f27j53.h: 12919: unsigned DC2B :2;
[; ;pic18f27j53.h: 12920: unsigned P2M :2;
[; ;pic18f27j53.h: 12921: };
[; ;pic18f27j53.h: 12922: struct {
[; ;pic18f27j53.h: 12923: unsigned CCP2M0 :1;
[; ;pic18f27j53.h: 12924: unsigned CCP2M1 :1;
[; ;pic18f27j53.h: 12925: unsigned CCP2M2 :1;
[; ;pic18f27j53.h: 12926: unsigned CCP2M3 :1;
[; ;pic18f27j53.h: 12927: unsigned DC2B0 :1;
[; ;pic18f27j53.h: 12928: unsigned DC2B1 :1;
[; ;pic18f27j53.h: 12929: unsigned P2M0 :1;
[; ;pic18f27j53.h: 12930: unsigned P2M1 :1;
[; ;pic18f27j53.h: 12931: };
[; ;pic18f27j53.h: 12932: struct {
[; ;pic18f27j53.h: 12933: unsigned :4;
[; ;pic18f27j53.h: 12934: unsigned CCP2Y :1;
[; ;pic18f27j53.h: 12935: unsigned CCP2X :1;
[; ;pic18f27j53.h: 12936: };
[; ;pic18f27j53.h: 12937: } CCP2CONbits_t;
[; ;pic18f27j53.h: 12938: extern volatile CCP2CONbits_t CCP2CONbits @ 0xFB4;
[; ;pic18f27j53.h: 13006: typedef union {
[; ;pic18f27j53.h: 13007: struct {
[; ;pic18f27j53.h: 13008: unsigned CCP2M :4;
[; ;pic18f27j53.h: 13009: unsigned DC2B :2;
[; ;pic18f27j53.h: 13010: unsigned P2M :2;
[; ;pic18f27j53.h: 13011: };
[; ;pic18f27j53.h: 13012: struct {
[; ;pic18f27j53.h: 13013: unsigned CCP2M0 :1;
[; ;pic18f27j53.h: 13014: unsigned CCP2M1 :1;
[; ;pic18f27j53.h: 13015: unsigned CCP2M2 :1;
[; ;pic18f27j53.h: 13016: unsigned CCP2M3 :1;
[; ;pic18f27j53.h: 13017: unsigned DC2B0 :1;
[; ;pic18f27j53.h: 13018: unsigned DC2B1 :1;
[; ;pic18f27j53.h: 13019: unsigned P2M0 :1;
[; ;pic18f27j53.h: 13020: unsigned P2M1 :1;
[; ;pic18f27j53.h: 13021: };
[; ;pic18f27j53.h: 13022: struct {
[; ;pic18f27j53.h: 13023: unsigned :4;
[; ;pic18f27j53.h: 13024: unsigned CCP2Y :1;
[; ;pic18f27j53.h: 13025: unsigned CCP2X :1;
[; ;pic18f27j53.h: 13026: };
[; ;pic18f27j53.h: 13027: } ECCP2CONbits_t;
[; ;pic18f27j53.h: 13028: extern volatile ECCP2CONbits_t ECCP2CONbits @ 0xFB4;
[; ;pic18f27j53.h: 13097: extern volatile unsigned short CCPR2 @ 0xFB5;
"13099
[; ;pic18f27j53.h: 13099: asm("CCPR2 equ 0FB5h");
[; <" CCPR2 equ 0FB5h ;# ">
[; ;pic18f27j53.h: 13103: extern volatile unsigned char CCPR2L @ 0xFB5;
"13105
[; ;pic18f27j53.h: 13105: asm("CCPR2L equ 0FB5h");
[; <" CCPR2L equ 0FB5h ;# ">
[; ;pic18f27j53.h: 13108: typedef union {
[; ;pic18f27j53.h: 13109: struct {
[; ;pic18f27j53.h: 13110: unsigned CCPR2L :8;
[; ;pic18f27j53.h: 13111: };
[; ;pic18f27j53.h: 13112: } CCPR2Lbits_t;
[; ;pic18f27j53.h: 13113: extern volatile CCPR2Lbits_t CCPR2Lbits @ 0xFB5;
[; ;pic18f27j53.h: 13122: extern volatile unsigned char CCPR2H @ 0xFB6;
"13124
[; ;pic18f27j53.h: 13124: asm("CCPR2H equ 0FB6h");
[; <" CCPR2H equ 0FB6h ;# ">
[; ;pic18f27j53.h: 13127: typedef union {
[; ;pic18f27j53.h: 13128: struct {
[; ;pic18f27j53.h: 13129: unsigned CCPR2H :8;
[; ;pic18f27j53.h: 13130: };
[; ;pic18f27j53.h: 13131: } CCPR2Hbits_t;
[; ;pic18f27j53.h: 13132: extern volatile CCPR2Hbits_t CCPR2Hbits @ 0xFB6;
[; ;pic18f27j53.h: 13141: extern volatile unsigned char ECCP2DEL @ 0xFB7;
"13143
[; ;pic18f27j53.h: 13143: asm("ECCP2DEL equ 0FB7h");
[; <" ECCP2DEL equ 0FB7h ;# ">
[; ;pic18f27j53.h: 13146: extern volatile unsigned char PWM2CON @ 0xFB7;
"13148
[; ;pic18f27j53.h: 13148: asm("PWM2CON equ 0FB7h");
[; <" PWM2CON equ 0FB7h ;# ">
[; ;pic18f27j53.h: 13151: typedef union {
[; ;pic18f27j53.h: 13152: struct {
[; ;pic18f27j53.h: 13153: unsigned P2DC :7;
[; ;pic18f27j53.h: 13154: unsigned P2RSEN :1;
[; ;pic18f27j53.h: 13155: };
[; ;pic18f27j53.h: 13156: struct {
[; ;pic18f27j53.h: 13157: unsigned P2DC0 :1;
[; ;pic18f27j53.h: 13158: unsigned P2DC1 :1;
[; ;pic18f27j53.h: 13159: unsigned P2DC2 :1;
[; ;pic18f27j53.h: 13160: unsigned P2DC3 :1;
[; ;pic18f27j53.h: 13161: unsigned P2DC4 :1;
[; ;pic18f27j53.h: 13162: unsigned P2DC5 :1;
[; ;pic18f27j53.h: 13163: unsigned P2DC6 :1;
[; ;pic18f27j53.h: 13164: };
[; ;pic18f27j53.h: 13165: } ECCP2DELbits_t;
[; ;pic18f27j53.h: 13166: extern volatile ECCP2DELbits_t ECCP2DELbits @ 0xFB7;
[; ;pic18f27j53.h: 13214: typedef union {
[; ;pic18f27j53.h: 13215: struct {
[; ;pic18f27j53.h: 13216: unsigned P2DC :7;
[; ;pic18f27j53.h: 13217: unsigned P2RSEN :1;
[; ;pic18f27j53.h: 13218: };
[; ;pic18f27j53.h: 13219: struct {
[; ;pic18f27j53.h: 13220: unsigned P2DC0 :1;
[; ;pic18f27j53.h: 13221: unsigned P2DC1 :1;
[; ;pic18f27j53.h: 13222: unsigned P2DC2 :1;
[; ;pic18f27j53.h: 13223: unsigned P2DC3 :1;
[; ;pic18f27j53.h: 13224: unsigned P2DC4 :1;
[; ;pic18f27j53.h: 13225: unsigned P2DC5 :1;
[; ;pic18f27j53.h: 13226: unsigned P2DC6 :1;
[; ;pic18f27j53.h: 13227: };
[; ;pic18f27j53.h: 13228: } PWM2CONbits_t;
[; ;pic18f27j53.h: 13229: extern volatile PWM2CONbits_t PWM2CONbits @ 0xFB7;
[; ;pic18f27j53.h: 13278: extern volatile unsigned char ECCP2AS @ 0xFB8;
"13280
[; ;pic18f27j53.h: 13280: asm("ECCP2AS equ 0FB8h");
[; <" ECCP2AS equ 0FB8h ;# ">
[; ;pic18f27j53.h: 13283: typedef union {
[; ;pic18f27j53.h: 13284: struct {
[; ;pic18f27j53.h: 13285: unsigned PSS2BD :2;
[; ;pic18f27j53.h: 13286: unsigned PSS2AC :2;
[; ;pic18f27j53.h: 13287: unsigned ECCP2AS :3;
[; ;pic18f27j53.h: 13288: unsigned ECCP2ASE :1;
[; ;pic18f27j53.h: 13289: };
[; ;pic18f27j53.h: 13290: struct {
[; ;pic18f27j53.h: 13291: unsigned PSS2BD0 :1;
[; ;pic18f27j53.h: 13292: unsigned PSS2BD1 :1;
[; ;pic18f27j53.h: 13293: unsigned PSS2AC0 :1;
[; ;pic18f27j53.h: 13294: unsigned PSS2AC1 :1;
[; ;pic18f27j53.h: 13295: unsigned ECCP2AS0 :1;
[; ;pic18f27j53.h: 13296: unsigned ECCP2AS1 :1;
[; ;pic18f27j53.h: 13297: unsigned ECCP2AS2 :1;
[; ;pic18f27j53.h: 13298: };
[; ;pic18f27j53.h: 13299: } ECCP2ASbits_t;
[; ;pic18f27j53.h: 13300: extern volatile ECCP2ASbits_t ECCP2ASbits @ 0xFB8;
[; ;pic18f27j53.h: 13359: extern volatile unsigned char PSTR2CON @ 0xFB9;
"13361
[; ;pic18f27j53.h: 13361: asm("PSTR2CON equ 0FB9h");
[; <" PSTR2CON equ 0FB9h ;# ">
[; ;pic18f27j53.h: 13364: typedef union {
[; ;pic18f27j53.h: 13365: struct {
[; ;pic18f27j53.h: 13366: unsigned STRA :1;
[; ;pic18f27j53.h: 13367: unsigned STRB :1;
[; ;pic18f27j53.h: 13368: unsigned STRC :1;
[; ;pic18f27j53.h: 13369: unsigned STRD :1;
[; ;pic18f27j53.h: 13370: unsigned STRSYNC :1;
[; ;pic18f27j53.h: 13371: unsigned :1;
[; ;pic18f27j53.h: 13372: unsigned CMPL0 :1;
[; ;pic18f27j53.h: 13373: unsigned CMPL1 :1;
[; ;pic18f27j53.h: 13374: };
[; ;pic18f27j53.h: 13375: struct {
[; ;pic18f27j53.h: 13376: unsigned P2DC0 :1;
[; ;pic18f27j53.h: 13377: unsigned P2DC1 :1;
[; ;pic18f27j53.h: 13378: unsigned P2DC2 :1;
[; ;pic18f27j53.h: 13379: unsigned P2DC3 :1;
[; ;pic18f27j53.h: 13380: unsigned P2DC4 :1;
[; ;pic18f27j53.h: 13381: unsigned P2DC5 :1;
[; ;pic18f27j53.h: 13382: unsigned P2DC6 :1;
[; ;pic18f27j53.h: 13383: };
[; ;pic18f27j53.h: 13384: struct {
[; ;pic18f27j53.h: 13385: unsigned :6;
[; ;pic18f27j53.h: 13386: unsigned CMPL02 :1;
[; ;pic18f27j53.h: 13387: };
[; ;pic18f27j53.h: 13388: struct {
[; ;pic18f27j53.h: 13389: unsigned :7;
[; ;pic18f27j53.h: 13390: unsigned CMPL12 :1;
[; ;pic18f27j53.h: 13391: };
[; ;pic18f27j53.h: 13392: struct {
[; ;pic18f27j53.h: 13393: unsigned P2DC02 :1;
[; ;pic18f27j53.h: 13394: };
[; ;pic18f27j53.h: 13395: struct {
[; ;pic18f27j53.h: 13396: unsigned P2DC0CON :1;
[; ;pic18f27j53.h: 13397: };
[; ;pic18f27j53.h: 13398: struct {
[; ;pic18f27j53.h: 13399: unsigned :1;
[; ;pic18f27j53.h: 13400: unsigned P2DC12 :1;
[; ;pic18f27j53.h: 13401: };
[; ;pic18f27j53.h: 13402: struct {
[; ;pic18f27j53.h: 13403: unsigned :1;
[; ;pic18f27j53.h: 13404: unsigned P2DC1CON :1;
[; ;pic18f27j53.h: 13405: };
[; ;pic18f27j53.h: 13406: struct {
[; ;pic18f27j53.h: 13407: unsigned :2;
[; ;pic18f27j53.h: 13408: unsigned P2DC22 :1;
[; ;pic18f27j53.h: 13409: };
[; ;pic18f27j53.h: 13410: struct {
[; ;pic18f27j53.h: 13411: unsigned :2;
[; ;pic18f27j53.h: 13412: unsigned P2DC2CON :1;
[; ;pic18f27j53.h: 13413: };
[; ;pic18f27j53.h: 13414: struct {
[; ;pic18f27j53.h: 13415: unsigned :3;
[; ;pic18f27j53.h: 13416: unsigned P2DC32 :1;
[; ;pic18f27j53.h: 13417: };
[; ;pic18f27j53.h: 13418: struct {
[; ;pic18f27j53.h: 13419: unsigned :3;
[; ;pic18f27j53.h: 13420: unsigned P2DC3CON :1;
[; ;pic18f27j53.h: 13421: };
[; ;pic18f27j53.h: 13422: struct {
[; ;pic18f27j53.h: 13423: unsigned :4;
[; ;pic18f27j53.h: 13424: unsigned P2DC42 :1;
[; ;pic18f27j53.h: 13425: };
[; ;pic18f27j53.h: 13426: struct {
[; ;pic18f27j53.h: 13427: unsigned :4;
[; ;pic18f27j53.h: 13428: unsigned P2DC4CON :1;
[; ;pic18f27j53.h: 13429: };
[; ;pic18f27j53.h: 13430: struct {
[; ;pic18f27j53.h: 13431: unsigned :5;
[; ;pic18f27j53.h: 13432: unsigned P2DC52 :1;
[; ;pic18f27j53.h: 13433: };
[; ;pic18f27j53.h: 13434: struct {
[; ;pic18f27j53.h: 13435: unsigned :5;
[; ;pic18f27j53.h: 13436: unsigned P2DC5CON :1;
[; ;pic18f27j53.h: 13437: };
[; ;pic18f27j53.h: 13438: struct {
[; ;pic18f27j53.h: 13439: unsigned :6;
[; ;pic18f27j53.h: 13440: unsigned P2DC62 :1;
[; ;pic18f27j53.h: 13441: };
[; ;pic18f27j53.h: 13442: struct {
[; ;pic18f27j53.h: 13443: unsigned :6;
[; ;pic18f27j53.h: 13444: unsigned P2DC6CON :1;
[; ;pic18f27j53.h: 13445: };
[; ;pic18f27j53.h: 13446: struct {
[; ;pic18f27j53.h: 13447: unsigned STRA2 :1;
[; ;pic18f27j53.h: 13448: };
[; ;pic18f27j53.h: 13449: struct {
[; ;pic18f27j53.h: 13450: unsigned :1;
[; ;pic18f27j53.h: 13451: unsigned STRB2 :1;
[; ;pic18f27j53.h: 13452: };
[; ;pic18f27j53.h: 13453: struct {
[; ;pic18f27j53.h: 13454: unsigned :2;
[; ;pic18f27j53.h: 13455: unsigned STRC2 :1;
[; ;pic18f27j53.h: 13456: };
[; ;pic18f27j53.h: 13457: struct {
[; ;pic18f27j53.h: 13458: unsigned :3;
[; ;pic18f27j53.h: 13459: unsigned STRD2 :1;
[; ;pic18f27j53.h: 13460: };
[; ;pic18f27j53.h: 13461: struct {
[; ;pic18f27j53.h: 13462: unsigned :4;
[; ;pic18f27j53.h: 13463: unsigned STRSYNC2 :1;
[; ;pic18f27j53.h: 13464: };
[; ;pic18f27j53.h: 13465: } PSTR2CONbits_t;
[; ;pic18f27j53.h: 13466: extern volatile PSTR2CONbits_t PSTR2CONbits @ 0xFB9;
[; ;pic18f27j53.h: 13645: extern volatile unsigned char CCP1CON @ 0xFBA;
"13647
[; ;pic18f27j53.h: 13647: asm("CCP1CON equ 0FBAh");
[; <" CCP1CON equ 0FBAh ;# ">
[; ;pic18f27j53.h: 13650: extern volatile unsigned char ECCP1CON @ 0xFBA;
"13652
[; ;pic18f27j53.h: 13652: asm("ECCP1CON equ 0FBAh");
[; <" ECCP1CON equ 0FBAh ;# ">
[; ;pic18f27j53.h: 13655: typedef union {
[; ;pic18f27j53.h: 13656: struct {
[; ;pic18f27j53.h: 13657: unsigned CCP1M :4;
[; ;pic18f27j53.h: 13658: unsigned DC1B :2;
[; ;pic18f27j53.h: 13659: unsigned P1M :2;
[; ;pic18f27j53.h: 13660: };
[; ;pic18f27j53.h: 13661: struct {
[; ;pic18f27j53.h: 13662: unsigned CCP1M0 :1;
[; ;pic18f27j53.h: 13663: unsigned CCP1M1 :1;
[; ;pic18f27j53.h: 13664: unsigned CCP1M2 :1;
[; ;pic18f27j53.h: 13665: unsigned CCP1M3 :1;
[; ;pic18f27j53.h: 13666: unsigned DC1B0 :1;
[; ;pic18f27j53.h: 13667: unsigned DC1B1 :1;
[; ;pic18f27j53.h: 13668: unsigned P1M0 :1;
[; ;pic18f27j53.h: 13669: unsigned P1M1 :1;
[; ;pic18f27j53.h: 13670: };
[; ;pic18f27j53.h: 13671: struct {
[; ;pic18f27j53.h: 13672: unsigned :4;
[; ;pic18f27j53.h: 13673: unsigned CCP1Y :1;
[; ;pic18f27j53.h: 13674: unsigned CCP1X :1;
[; ;pic18f27j53.h: 13675: };
[; ;pic18f27j53.h: 13676: } CCP1CONbits_t;
[; ;pic18f27j53.h: 13677: extern volatile CCP1CONbits_t CCP1CONbits @ 0xFBA;
[; ;pic18f27j53.h: 13745: typedef union {
[; ;pic18f27j53.h: 13746: struct {
[; ;pic18f27j53.h: 13747: unsigned CCP1M :4;
[; ;pic18f27j53.h: 13748: unsigned DC1B :2;
[; ;pic18f27j53.h: 13749: unsigned P1M :2;
[; ;pic18f27j53.h: 13750: };
[; ;pic18f27j53.h: 13751: struct {
[; ;pic18f27j53.h: 13752: unsigned CCP1M0 :1;
[; ;pic18f27j53.h: 13753: unsigned CCP1M1 :1;
[; ;pic18f27j53.h: 13754: unsigned CCP1M2 :1;
[; ;pic18f27j53.h: 13755: unsigned CCP1M3 :1;
[; ;pic18f27j53.h: 13756: unsigned DC1B0 :1;
[; ;pic18f27j53.h: 13757: unsigned DC1B1 :1;
[; ;pic18f27j53.h: 13758: unsigned P1M0 :1;
[; ;pic18f27j53.h: 13759: unsigned P1M1 :1;
[; ;pic18f27j53.h: 13760: };
[; ;pic18f27j53.h: 13761: struct {
[; ;pic18f27j53.h: 13762: unsigned :4;
[; ;pic18f27j53.h: 13763: unsigned CCP1Y :1;
[; ;pic18f27j53.h: 13764: unsigned CCP1X :1;
[; ;pic18f27j53.h: 13765: };
[; ;pic18f27j53.h: 13766: } ECCP1CONbits_t;
[; ;pic18f27j53.h: 13767: extern volatile ECCP1CONbits_t ECCP1CONbits @ 0xFBA;
[; ;pic18f27j53.h: 13836: extern volatile unsigned short CCPR1 @ 0xFBB;
"13838
[; ;pic18f27j53.h: 13838: asm("CCPR1 equ 0FBBh");
[; <" CCPR1 equ 0FBBh ;# ">
[; ;pic18f27j53.h: 13842: extern volatile unsigned char CCPR1L @ 0xFBB;
"13844
[; ;pic18f27j53.h: 13844: asm("CCPR1L equ 0FBBh");
[; <" CCPR1L equ 0FBBh ;# ">
[; ;pic18f27j53.h: 13847: typedef union {
[; ;pic18f27j53.h: 13848: struct {
[; ;pic18f27j53.h: 13849: unsigned CCPR1L :8;
[; ;pic18f27j53.h: 13850: };
[; ;pic18f27j53.h: 13851: } CCPR1Lbits_t;
[; ;pic18f27j53.h: 13852: extern volatile CCPR1Lbits_t CCPR1Lbits @ 0xFBB;
[; ;pic18f27j53.h: 13861: extern volatile unsigned char CCPR1H @ 0xFBC;
"13863
[; ;pic18f27j53.h: 13863: asm("CCPR1H equ 0FBCh");
[; <" CCPR1H equ 0FBCh ;# ">
[; ;pic18f27j53.h: 13866: typedef union {
[; ;pic18f27j53.h: 13867: struct {
[; ;pic18f27j53.h: 13868: unsigned CCPR1H :8;
[; ;pic18f27j53.h: 13869: };
[; ;pic18f27j53.h: 13870: } CCPR1Hbits_t;
[; ;pic18f27j53.h: 13871: extern volatile CCPR1Hbits_t CCPR1Hbits @ 0xFBC;
[; ;pic18f27j53.h: 13880: extern volatile unsigned char ECCP1DEL @ 0xFBD;
"13882
[; ;pic18f27j53.h: 13882: asm("ECCP1DEL equ 0FBDh");
[; <" ECCP1DEL equ 0FBDh ;# ">
[; ;pic18f27j53.h: 13885: extern volatile unsigned char PWM1CON @ 0xFBD;
"13887
[; ;pic18f27j53.h: 13887: asm("PWM1CON equ 0FBDh");
[; <" PWM1CON equ 0FBDh ;# ">
[; ;pic18f27j53.h: 13890: typedef union {
[; ;pic18f27j53.h: 13891: struct {
[; ;pic18f27j53.h: 13892: unsigned P1DC :7;
[; ;pic18f27j53.h: 13893: unsigned P1RSEN :1;
[; ;pic18f27j53.h: 13894: };
[; ;pic18f27j53.h: 13895: struct {
[; ;pic18f27j53.h: 13896: unsigned P1DC0 :1;
[; ;pic18f27j53.h: 13897: unsigned P1DC1 :1;
[; ;pic18f27j53.h: 13898: unsigned P1DC2 :1;
[; ;pic18f27j53.h: 13899: unsigned P1DC3 :1;
[; ;pic18f27j53.h: 13900: unsigned P1DC4 :1;
[; ;pic18f27j53.h: 13901: unsigned P1DC5 :1;
[; ;pic18f27j53.h: 13902: unsigned P1DC6 :1;
[; ;pic18f27j53.h: 13903: };
[; ;pic18f27j53.h: 13904: } ECCP1DELbits_t;
[; ;pic18f27j53.h: 13905: extern volatile ECCP1DELbits_t ECCP1DELbits @ 0xFBD;
[; ;pic18f27j53.h: 13953: typedef union {
[; ;pic18f27j53.h: 13954: struct {
[; ;pic18f27j53.h: 13955: unsigned P1DC :7;
[; ;pic18f27j53.h: 13956: unsigned P1RSEN :1;
[; ;pic18f27j53.h: 13957: };
[; ;pic18f27j53.h: 13958: struct {
[; ;pic18f27j53.h: 13959: unsigned P1DC0 :1;
[; ;pic18f27j53.h: 13960: unsigned P1DC1 :1;
[; ;pic18f27j53.h: 13961: unsigned P1DC2 :1;
[; ;pic18f27j53.h: 13962: unsigned P1DC3 :1;
[; ;pic18f27j53.h: 13963: unsigned P1DC4 :1;
[; ;pic18f27j53.h: 13964: unsigned P1DC5 :1;
[; ;pic18f27j53.h: 13965: unsigned P1DC6 :1;
[; ;pic18f27j53.h: 13966: };
[; ;pic18f27j53.h: 13967: } PWM1CONbits_t;
[; ;pic18f27j53.h: 13968: extern volatile PWM1CONbits_t PWM1CONbits @ 0xFBD;
[; ;pic18f27j53.h: 14017: extern volatile unsigned char ECCP1AS @ 0xFBE;
"14019
[; ;pic18f27j53.h: 14019: asm("ECCP1AS equ 0FBEh");
[; <" ECCP1AS equ 0FBEh ;# ">
[; ;pic18f27j53.h: 14022: typedef union {
[; ;pic18f27j53.h: 14023: struct {
[; ;pic18f27j53.h: 14024: unsigned PSS1BD :2;
[; ;pic18f27j53.h: 14025: unsigned PSS1AC :2;
[; ;pic18f27j53.h: 14026: unsigned ECCP1AS :3;
[; ;pic18f27j53.h: 14027: unsigned ECCP1ASE :1;
[; ;pic18f27j53.h: 14028: };
[; ;pic18f27j53.h: 14029: struct {
[; ;pic18f27j53.h: 14030: unsigned PSS1BD0 :1;
[; ;pic18f27j53.h: 14031: unsigned PSS1BD1 :1;
[; ;pic18f27j53.h: 14032: unsigned PSS1AC0 :1;
[; ;pic18f27j53.h: 14033: unsigned PSS1AC1 :1;
[; ;pic18f27j53.h: 14034: unsigned ECCP1AS0 :1;
[; ;pic18f27j53.h: 14035: unsigned ECCP1AS1 :1;
[; ;pic18f27j53.h: 14036: unsigned ECCP1AS2 :1;
[; ;pic18f27j53.h: 14037: };
[; ;pic18f27j53.h: 14038: } ECCP1ASbits_t;
[; ;pic18f27j53.h: 14039: extern volatile ECCP1ASbits_t ECCP1ASbits @ 0xFBE;
[; ;pic18f27j53.h: 14098: extern volatile unsigned char PSTR1CON @ 0xFBF;
"14100
[; ;pic18f27j53.h: 14100: asm("PSTR1CON equ 0FBFh");
[; <" PSTR1CON equ 0FBFh ;# ">
[; ;pic18f27j53.h: 14103: typedef union {
[; ;pic18f27j53.h: 14104: struct {
[; ;pic18f27j53.h: 14105: unsigned STRA :1;
[; ;pic18f27j53.h: 14106: unsigned STRB :1;
[; ;pic18f27j53.h: 14107: unsigned STRC :1;
[; ;pic18f27j53.h: 14108: unsigned STRD :1;
[; ;pic18f27j53.h: 14109: unsigned STRSYNC :1;
[; ;pic18f27j53.h: 14110: unsigned :1;
[; ;pic18f27j53.h: 14111: unsigned CMPL0 :1;
[; ;pic18f27j53.h: 14112: unsigned CMPL1 :1;
[; ;pic18f27j53.h: 14113: };
[; ;pic18f27j53.h: 14114: } PSTR1CONbits_t;
[; ;pic18f27j53.h: 14115: extern volatile PSTR1CONbits_t PSTR1CONbits @ 0xFBF;
[; ;pic18f27j53.h: 14154: extern volatile unsigned char WDTCON @ 0xFC0;
"14156
[; ;pic18f27j53.h: 14156: asm("WDTCON equ 0FC0h");
[; <" WDTCON equ 0FC0h ;# ">
[; ;pic18f27j53.h: 14159: typedef union {
[; ;pic18f27j53.h: 14160: struct {
[; ;pic18f27j53.h: 14161: unsigned SWDTEN :1;
[; ;pic18f27j53.h: 14162: unsigned ULPSINK :1;
[; ;pic18f27j53.h: 14163: unsigned ULPEN :1;
[; ;pic18f27j53.h: 14164: unsigned DS :1;
[; ;pic18f27j53.h: 14165: unsigned VBGOE :1;
[; ;pic18f27j53.h: 14166: unsigned ULPLVL :1;
[; ;pic18f27j53.h: 14167: unsigned LVDSTAT :1;
[; ;pic18f27j53.h: 14168: unsigned REGSLP :1;
[; ;pic18f27j53.h: 14169: };
[; ;pic18f27j53.h: 14170: struct {
[; ;pic18f27j53.h: 14171: unsigned SWDTE :1;
[; ;pic18f27j53.h: 14172: };
[; ;pic18f27j53.h: 14173: } WDTCONbits_t;
[; ;pic18f27j53.h: 14174: extern volatile WDTCONbits_t WDTCONbits @ 0xFC0;
[; ;pic18f27j53.h: 14223: extern volatile unsigned char ADCON1 @ 0xFC1;
"14225
[; ;pic18f27j53.h: 14225: asm("ADCON1 equ 0FC1h");
[; <" ADCON1 equ 0FC1h ;# ">
[; ;pic18f27j53.h: 14228: typedef union {
[; ;pic18f27j53.h: 14229: struct {
[; ;pic18f27j53.h: 14230: unsigned ADCS :3;
[; ;pic18f27j53.h: 14231: unsigned ACQT :3;
[; ;pic18f27j53.h: 14232: unsigned ADCAL :1;
[; ;pic18f27j53.h: 14233: unsigned ADFM :1;
[; ;pic18f27j53.h: 14234: };
[; ;pic18f27j53.h: 14235: struct {
[; ;pic18f27j53.h: 14236: unsigned ADCS0 :1;
[; ;pic18f27j53.h: 14237: unsigned ADCS1 :1;
[; ;pic18f27j53.h: 14238: unsigned ADCS2 :1;
[; ;pic18f27j53.h: 14239: unsigned ACQT0 :1;
[; ;pic18f27j53.h: 14240: unsigned ACQT1 :1;
[; ;pic18f27j53.h: 14241: unsigned ACQT2 :1;
[; ;pic18f27j53.h: 14242: };
[; ;pic18f27j53.h: 14243: struct {
[; ;pic18f27j53.h: 14244: unsigned :3;
[; ;pic18f27j53.h: 14245: unsigned CHSN3 :1;
[; ;pic18f27j53.h: 14246: };
[; ;pic18f27j53.h: 14247: struct {
[; ;pic18f27j53.h: 14248: unsigned :4;
[; ;pic18f27j53.h: 14249: unsigned VCFG01 :1;
[; ;pic18f27j53.h: 14250: };
[; ;pic18f27j53.h: 14251: struct {
[; ;pic18f27j53.h: 14252: unsigned :5;
[; ;pic18f27j53.h: 14253: unsigned VCFG11 :1;
[; ;pic18f27j53.h: 14254: };
[; ;pic18f27j53.h: 14255: } ADCON1bits_t;
[; ;pic18f27j53.h: 14256: extern volatile ADCON1bits_t ADCON1bits @ 0xFC1;
[; ;pic18f27j53.h: 14325: extern volatile unsigned char ADCON0 @ 0xFC2;
"14327
[; ;pic18f27j53.h: 14327: asm("ADCON0 equ 0FC2h");
[; <" ADCON0 equ 0FC2h ;# ">
[; ;pic18f27j53.h: 14330: typedef union {
[; ;pic18f27j53.h: 14331: struct {
[; ;pic18f27j53.h: 14332: unsigned :1;
[; ;pic18f27j53.h: 14333: unsigned GO_NOT_DONE :1;
[; ;pic18f27j53.h: 14334: };
[; ;pic18f27j53.h: 14335: struct {
[; ;pic18f27j53.h: 14336: unsigned ADON :1;
[; ;pic18f27j53.h: 14337: unsigned GO_nDONE :1;
[; ;pic18f27j53.h: 14338: unsigned CHS :4;
[; ;pic18f27j53.h: 14339: unsigned VCFG :2;
[; ;pic18f27j53.h: 14340: };
[; ;pic18f27j53.h: 14341: struct {
[; ;pic18f27j53.h: 14342: unsigned :1;
[; ;pic18f27j53.h: 14343: unsigned GO_DONE :1;
[; ;pic18f27j53.h: 14344: unsigned CHS0 :1;
[; ;pic18f27j53.h: 14345: unsigned CHS1 :1;
[; ;pic18f27j53.h: 14346: unsigned CHS2 :1;
[; ;pic18f27j53.h: 14347: unsigned CHS3 :1;
[; ;pic18f27j53.h: 14348: unsigned VCFG0 :1;
[; ;pic18f27j53.h: 14349: unsigned VCFG1 :1;
[; ;pic18f27j53.h: 14350: };
[; ;pic18f27j53.h: 14351: struct {
[; ;pic18f27j53.h: 14352: unsigned :1;
[; ;pic18f27j53.h: 14353: unsigned DONE :1;
[; ;pic18f27j53.h: 14354: };
[; ;pic18f27j53.h: 14355: struct {
[; ;pic18f27j53.h: 14356: unsigned :1;
[; ;pic18f27j53.h: 14357: unsigned GO :1;
[; ;pic18f27j53.h: 14358: };
[; ;pic18f27j53.h: 14359: struct {
[; ;pic18f27j53.h: 14360: unsigned :1;
[; ;pic18f27j53.h: 14361: unsigned NOT_DONE :1;
[; ;pic18f27j53.h: 14362: };
[; ;pic18f27j53.h: 14363: struct {
[; ;pic18f27j53.h: 14364: unsigned :1;
[; ;pic18f27j53.h: 14365: unsigned nDONE :1;
[; ;pic18f27j53.h: 14366: };
[; ;pic18f27j53.h: 14367: struct {
[; ;pic18f27j53.h: 14368: unsigned :7;
[; ;pic18f27j53.h: 14369: unsigned ADCAL :1;
[; ;pic18f27j53.h: 14370: };
[; ;pic18f27j53.h: 14371: struct {
[; ;pic18f27j53.h: 14372: unsigned :1;
[; ;pic18f27j53.h: 14373: unsigned GODONE :1;
[; ;pic18f27j53.h: 14374: };
[; ;pic18f27j53.h: 14375: } ADCON0bits_t;
[; ;pic18f27j53.h: 14376: extern volatile ADCON0bits_t ADCON0bits @ 0xFC2;
[; ;pic18f27j53.h: 14470: extern volatile unsigned short ADRES @ 0xFC3;
"14472
[; ;pic18f27j53.h: 14472: asm("ADRES equ 0FC3h");
[; <" ADRES equ 0FC3h ;# ">
[; ;pic18f27j53.h: 14476: extern volatile unsigned char ADRESL @ 0xFC3;
"14478
[; ;pic18f27j53.h: 14478: asm("ADRESL equ 0FC3h");
[; <" ADRESL equ 0FC3h ;# ">
[; ;pic18f27j53.h: 14481: typedef union {
[; ;pic18f27j53.h: 14482: struct {
[; ;pic18f27j53.h: 14483: unsigned ADRESL :8;
[; ;pic18f27j53.h: 14484: };
[; ;pic18f27j53.h: 14485: } ADRESLbits_t;
[; ;pic18f27j53.h: 14486: extern volatile ADRESLbits_t ADRESLbits @ 0xFC3;
[; ;pic18f27j53.h: 14495: extern volatile unsigned char ADRESH @ 0xFC4;
"14497
[; ;pic18f27j53.h: 14497: asm("ADRESH equ 0FC4h");
[; <" ADRESH equ 0FC4h ;# ">
[; ;pic18f27j53.h: 14500: typedef union {
[; ;pic18f27j53.h: 14501: struct {
[; ;pic18f27j53.h: 14502: unsigned ADRESH :8;
[; ;pic18f27j53.h: 14503: };
[; ;pic18f27j53.h: 14504: } ADRESHbits_t;
[; ;pic18f27j53.h: 14505: extern volatile ADRESHbits_t ADRESHbits @ 0xFC4;
[; ;pic18f27j53.h: 14514: extern volatile unsigned char SSP1CON2 @ 0xFC5;
"14516
[; ;pic18f27j53.h: 14516: asm("SSP1CON2 equ 0FC5h");
[; <" SSP1CON2 equ 0FC5h ;# ">
[; ;pic18f27j53.h: 14519: extern volatile unsigned char SSPCON2 @ 0xFC5;
"14521
[; ;pic18f27j53.h: 14521: asm("SSPCON2 equ 0FC5h");
[; <" SSPCON2 equ 0FC5h ;# ">
[; ;pic18f27j53.h: 14524: typedef union {
[; ;pic18f27j53.h: 14525: struct {
[; ;pic18f27j53.h: 14526: unsigned SEN :1;
[; ;pic18f27j53.h: 14527: unsigned RSEN :1;
[; ;pic18f27j53.h: 14528: unsigned PEN :1;
[; ;pic18f27j53.h: 14529: unsigned RCEN :1;
[; ;pic18f27j53.h: 14530: unsigned ACKEN :1;
[; ;pic18f27j53.h: 14531: unsigned ACKDT :1;
[; ;pic18f27j53.h: 14532: unsigned ACKSTAT :1;
[; ;pic18f27j53.h: 14533: unsigned GCEN :1;
[; ;pic18f27j53.h: 14534: };
[; ;pic18f27j53.h: 14535: struct {
[; ;pic18f27j53.h: 14536: unsigned :1;
[; ;pic18f27j53.h: 14537: unsigned ADMSK1 :1;
[; ;pic18f27j53.h: 14538: unsigned ADMSK2 :1;
[; ;pic18f27j53.h: 14539: unsigned ADMSK3 :1;
[; ;pic18f27j53.h: 14540: unsigned ADMSK4 :1;
[; ;pic18f27j53.h: 14541: unsigned ADMSK5 :1;
[; ;pic18f27j53.h: 14542: };
[; ;pic18f27j53.h: 14543: struct {
[; ;pic18f27j53.h: 14544: unsigned :5;
[; ;pic18f27j53.h: 14545: unsigned ACKDT1 :1;
[; ;pic18f27j53.h: 14546: };
[; ;pic18f27j53.h: 14547: struct {
[; ;pic18f27j53.h: 14548: unsigned :4;
[; ;pic18f27j53.h: 14549: unsigned ACKEN1 :1;
[; ;pic18f27j53.h: 14550: };
[; ;pic18f27j53.h: 14551: struct {
[; ;pic18f27j53.h: 14552: unsigned :6;
[; ;pic18f27j53.h: 14553: unsigned ACKSTAT1 :1;
[; ;pic18f27j53.h: 14554: };
[; ;pic18f27j53.h: 14555: struct {
[; ;pic18f27j53.h: 14556: unsigned :1;
[; ;pic18f27j53.h: 14557: unsigned ADMSK11 :1;
[; ;pic18f27j53.h: 14558: };
[; ;pic18f27j53.h: 14559: struct {
[; ;pic18f27j53.h: 14560: unsigned :2;
[; ;pic18f27j53.h: 14561: unsigned ADMSK21 :1;
[; ;pic18f27j53.h: 14562: };
[; ;pic18f27j53.h: 14563: struct {
[; ;pic18f27j53.h: 14564: unsigned :3;
[; ;pic18f27j53.h: 14565: unsigned ADMSK31 :1;
[; ;pic18f27j53.h: 14566: };
[; ;pic18f27j53.h: 14567: struct {
[; ;pic18f27j53.h: 14568: unsigned :4;
[; ;pic18f27j53.h: 14569: unsigned ADMSK41 :1;
[; ;pic18f27j53.h: 14570: };
[; ;pic18f27j53.h: 14571: struct {
[; ;pic18f27j53.h: 14572: unsigned :5;
[; ;pic18f27j53.h: 14573: unsigned ADMSK51 :1;
[; ;pic18f27j53.h: 14574: };
[; ;pic18f27j53.h: 14575: struct {
[; ;pic18f27j53.h: 14576: unsigned :7;
[; ;pic18f27j53.h: 14577: unsigned GCEN1 :1;
[; ;pic18f27j53.h: 14578: };
[; ;pic18f27j53.h: 14579: struct {
[; ;pic18f27j53.h: 14580: unsigned :2;
[; ;pic18f27j53.h: 14581: unsigned PEN1 :1;
[; ;pic18f27j53.h: 14582: };
[; ;pic18f27j53.h: 14583: struct {
[; ;pic18f27j53.h: 14584: unsigned :3;
[; ;pic18f27j53.h: 14585: unsigned RCEN1 :1;
[; ;pic18f27j53.h: 14586: };
[; ;pic18f27j53.h: 14587: struct {
[; ;pic18f27j53.h: 14588: unsigned :1;
[; ;pic18f27j53.h: 14589: unsigned RSEN1 :1;
[; ;pic18f27j53.h: 14590: };
[; ;pic18f27j53.h: 14591: struct {
[; ;pic18f27j53.h: 14592: unsigned SEN1 :1;
[; ;pic18f27j53.h: 14593: };
[; ;pic18f27j53.h: 14594: } SSP1CON2bits_t;
[; ;pic18f27j53.h: 14595: extern volatile SSP1CON2bits_t SSP1CON2bits @ 0xFC5;
[; ;pic18f27j53.h: 14728: typedef union {
[; ;pic18f27j53.h: 14729: struct {
[; ;pic18f27j53.h: 14730: unsigned SEN :1;
[; ;pic18f27j53.h: 14731: unsigned RSEN :1;
[; ;pic18f27j53.h: 14732: unsigned PEN :1;
[; ;pic18f27j53.h: 14733: unsigned RCEN :1;
[; ;pic18f27j53.h: 14734: unsigned ACKEN :1;
[; ;pic18f27j53.h: 14735: unsigned ACKDT :1;
[; ;pic18f27j53.h: 14736: unsigned ACKSTAT :1;
[; ;pic18f27j53.h: 14737: unsigned GCEN :1;
[; ;pic18f27j53.h: 14738: };
[; ;pic18f27j53.h: 14739: struct {
[; ;pic18f27j53.h: 14740: unsigned :1;
[; ;pic18f27j53.h: 14741: unsigned ADMSK1 :1;
[; ;pic18f27j53.h: 14742: unsigned ADMSK2 :1;
[; ;pic18f27j53.h: 14743: unsigned ADMSK3 :1;
[; ;pic18f27j53.h: 14744: unsigned ADMSK4 :1;
[; ;pic18f27j53.h: 14745: unsigned ADMSK5 :1;
[; ;pic18f27j53.h: 14746: };
[; ;pic18f27j53.h: 14747: struct {
[; ;pic18f27j53.h: 14748: unsigned :5;
[; ;pic18f27j53.h: 14749: unsigned ACKDT1 :1;
[; ;pic18f27j53.h: 14750: };
[; ;pic18f27j53.h: 14751: struct {
[; ;pic18f27j53.h: 14752: unsigned :4;
[; ;pic18f27j53.h: 14753: unsigned ACKEN1 :1;
[; ;pic18f27j53.h: 14754: };
[; ;pic18f27j53.h: 14755: struct {
[; ;pic18f27j53.h: 14756: unsigned :6;
[; ;pic18f27j53.h: 14757: unsigned ACKSTAT1 :1;
[; ;pic18f27j53.h: 14758: };
[; ;pic18f27j53.h: 14759: struct {
[; ;pic18f27j53.h: 14760: unsigned :1;
[; ;pic18f27j53.h: 14761: unsigned ADMSK11 :1;
[; ;pic18f27j53.h: 14762: };
[; ;pic18f27j53.h: 14763: struct {
[; ;pic18f27j53.h: 14764: unsigned :2;
[; ;pic18f27j53.h: 14765: unsigned ADMSK21 :1;
[; ;pic18f27j53.h: 14766: };
[; ;pic18f27j53.h: 14767: struct {
[; ;pic18f27j53.h: 14768: unsigned :3;
[; ;pic18f27j53.h: 14769: unsigned ADMSK31 :1;
[; ;pic18f27j53.h: 14770: };
[; ;pic18f27j53.h: 14771: struct {
[; ;pic18f27j53.h: 14772: unsigned :4;
[; ;pic18f27j53.h: 14773: unsigned ADMSK41 :1;
[; ;pic18f27j53.h: 14774: };
[; ;pic18f27j53.h: 14775: struct {
[; ;pic18f27j53.h: 14776: unsigned :5;
[; ;pic18f27j53.h: 14777: unsigned ADMSK51 :1;
[; ;pic18f27j53.h: 14778: };
[; ;pic18f27j53.h: 14779: struct {
[; ;pic18f27j53.h: 14780: unsigned :7;
[; ;pic18f27j53.h: 14781: unsigned GCEN1 :1;
[; ;pic18f27j53.h: 14782: };
[; ;pic18f27j53.h: 14783: struct {
[; ;pic18f27j53.h: 14784: unsigned :2;
[; ;pic18f27j53.h: 14785: unsigned PEN1 :1;
[; ;pic18f27j53.h: 14786: };
[; ;pic18f27j53.h: 14787: struct {
[; ;pic18f27j53.h: 14788: unsigned :3;
[; ;pic18f27j53.h: 14789: unsigned RCEN1 :1;
[; ;pic18f27j53.h: 14790: };
[; ;pic18f27j53.h: 14791: struct {
[; ;pic18f27j53.h: 14792: unsigned :1;
[; ;pic18f27j53.h: 14793: unsigned RSEN1 :1;
[; ;pic18f27j53.h: 14794: };
[; ;pic18f27j53.h: 14795: struct {
[; ;pic18f27j53.h: 14796: unsigned SEN1 :1;
[; ;pic18f27j53.h: 14797: };
[; ;pic18f27j53.h: 14798: } SSPCON2bits_t;
[; ;pic18f27j53.h: 14799: extern volatile SSPCON2bits_t SSPCON2bits @ 0xFC5;
[; ;pic18f27j53.h: 14933: extern volatile unsigned char SSP1CON1 @ 0xFC6;
"14935
[; ;pic18f27j53.h: 14935: asm("SSP1CON1 equ 0FC6h");
[; <" SSP1CON1 equ 0FC6h ;# ">
[; ;pic18f27j53.h: 14938: extern volatile unsigned char SSPCON1 @ 0xFC6;
"14940
[; ;pic18f27j53.h: 14940: asm("SSPCON1 equ 0FC6h");
[; <" SSPCON1 equ 0FC6h ;# ">
[; ;pic18f27j53.h: 14943: typedef union {
[; ;pic18f27j53.h: 14944: struct {
[; ;pic18f27j53.h: 14945: unsigned SSPM :4;
[; ;pic18f27j53.h: 14946: unsigned CKP :1;
[; ;pic18f27j53.h: 14947: unsigned SSPEN :1;
[; ;pic18f27j53.h: 14948: unsigned SSPOV :1;
[; ;pic18f27j53.h: 14949: unsigned WCOL :1;
[; ;pic18f27j53.h: 14950: };
[; ;pic18f27j53.h: 14951: struct {
[; ;pic18f27j53.h: 14952: unsigned SSPM0 :1;
[; ;pic18f27j53.h: 14953: unsigned SSPM1 :1;
[; ;pic18f27j53.h: 14954: unsigned SSPM2 :1;
[; ;pic18f27j53.h: 14955: unsigned SSPM3 :1;
[; ;pic18f27j53.h: 14956: };
[; ;pic18f27j53.h: 14957: struct {
[; ;pic18f27j53.h: 14958: unsigned :4;
[; ;pic18f27j53.h: 14959: unsigned CKP1 :1;
[; ;pic18f27j53.h: 14960: };
[; ;pic18f27j53.h: 14961: struct {
[; ;pic18f27j53.h: 14962: unsigned :5;
[; ;pic18f27j53.h: 14963: unsigned SSPEN1 :1;
[; ;pic18f27j53.h: 14964: };
[; ;pic18f27j53.h: 14965: struct {
[; ;pic18f27j53.h: 14966: unsigned SSPM01 :1;
[; ;pic18f27j53.h: 14967: };
[; ;pic18f27j53.h: 14968: struct {
[; ;pic18f27j53.h: 14969: unsigned :1;
[; ;pic18f27j53.h: 14970: unsigned SSPM11 :1;
[; ;pic18f27j53.h: 14971: };
[; ;pic18f27j53.h: 14972: struct {
[; ;pic18f27j53.h: 14973: unsigned :2;
[; ;pic18f27j53.h: 14974: unsigned SSPM21 :1;
[; ;pic18f27j53.h: 14975: };
[; ;pic18f27j53.h: 14976: struct {
[; ;pic18f27j53.h: 14977: unsigned :3;
[; ;pic18f27j53.h: 14978: unsigned SSPM31 :1;
[; ;pic18f27j53.h: 14979: };
[; ;pic18f27j53.h: 14980: struct {
[; ;pic18f27j53.h: 14981: unsigned :6;
[; ;pic18f27j53.h: 14982: unsigned SSPOV1 :1;
[; ;pic18f27j53.h: 14983: };
[; ;pic18f27j53.h: 14984: struct {
[; ;pic18f27j53.h: 14985: unsigned :7;
[; ;pic18f27j53.h: 14986: unsigned WCOL1 :1;
[; ;pic18f27j53.h: 14987: };
[; ;pic18f27j53.h: 14988: } SSP1CON1bits_t;
[; ;pic18f27j53.h: 14989: extern volatile SSP1CON1bits_t SSP1CON1bits @ 0xFC6;
[; ;pic18f27j53.h: 15077: typedef union {
[; ;pic18f27j53.h: 15078: struct {
[; ;pic18f27j53.h: 15079: unsigned SSPM :4;
[; ;pic18f27j53.h: 15080: unsigned CKP :1;
[; ;pic18f27j53.h: 15081: unsigned SSPEN :1;
[; ;pic18f27j53.h: 15082: unsigned SSPOV :1;
[; ;pic18f27j53.h: 15083: unsigned WCOL :1;
[; ;pic18f27j53.h: 15084: };
[; ;pic18f27j53.h: 15085: struct {
[; ;pic18f27j53.h: 15086: unsigned SSPM0 :1;
[; ;pic18f27j53.h: 15087: unsigned SSPM1 :1;
[; ;pic18f27j53.h: 15088: unsigned SSPM2 :1;
[; ;pic18f27j53.h: 15089: unsigned SSPM3 :1;
[; ;pic18f27j53.h: 15090: };
[; ;pic18f27j53.h: 15091: struct {
[; ;pic18f27j53.h: 15092: unsigned :4;
[; ;pic18f27j53.h: 15093: unsigned CKP1 :1;
[; ;pic18f27j53.h: 15094: };
[; ;pic18f27j53.h: 15095: struct {
[; ;pic18f27j53.h: 15096: unsigned :5;
[; ;pic18f27j53.h: 15097: unsigned SSPEN1 :1;
[; ;pic18f27j53.h: 15098: };
[; ;pic18f27j53.h: 15099: struct {
[; ;pic18f27j53.h: 15100: unsigned SSPM01 :1;
[; ;pic18f27j53.h: 15101: };
[; ;pic18f27j53.h: 15102: struct {
[; ;pic18f27j53.h: 15103: unsigned :1;
[; ;pic18f27j53.h: 15104: unsigned SSPM11 :1;
[; ;pic18f27j53.h: 15105: };
[; ;pic18f27j53.h: 15106: struct {
[; ;pic18f27j53.h: 15107: unsigned :2;
[; ;pic18f27j53.h: 15108: unsigned SSPM21 :1;
[; ;pic18f27j53.h: 15109: };
[; ;pic18f27j53.h: 15110: struct {
[; ;pic18f27j53.h: 15111: unsigned :3;
[; ;pic18f27j53.h: 15112: unsigned SSPM31 :1;
[; ;pic18f27j53.h: 15113: };
[; ;pic18f27j53.h: 15114: struct {
[; ;pic18f27j53.h: 15115: unsigned :6;
[; ;pic18f27j53.h: 15116: unsigned SSPOV1 :1;
[; ;pic18f27j53.h: 15117: };
[; ;pic18f27j53.h: 15118: struct {
[; ;pic18f27j53.h: 15119: unsigned :7;
[; ;pic18f27j53.h: 15120: unsigned WCOL1 :1;
[; ;pic18f27j53.h: 15121: };
[; ;pic18f27j53.h: 15122: } SSPCON1bits_t;
[; ;pic18f27j53.h: 15123: extern volatile SSPCON1bits_t SSPCON1bits @ 0xFC6;
[; ;pic18f27j53.h: 15212: extern volatile unsigned char SSP1STAT @ 0xFC7;
"15214
[; ;pic18f27j53.h: 15214: asm("SSP1STAT equ 0FC7h");
[; <" SSP1STAT equ 0FC7h ;# ">
[; ;pic18f27j53.h: 15217: extern volatile unsigned char SSPSTAT @ 0xFC7;
"15219
[; ;pic18f27j53.h: 15219: asm("SSPSTAT equ 0FC7h");
[; <" SSPSTAT equ 0FC7h ;# ">
[; ;pic18f27j53.h: 15222: typedef union {
[; ;pic18f27j53.h: 15223: struct {
[; ;pic18f27j53.h: 15224: unsigned :2;
[; ;pic18f27j53.h: 15225: unsigned R_NOT_W :1;
[; ;pic18f27j53.h: 15226: };
[; ;pic18f27j53.h: 15227: struct {
[; ;pic18f27j53.h: 15228: unsigned :5;
[; ;pic18f27j53.h: 15229: unsigned D_NOT_A :1;
[; ;pic18f27j53.h: 15230: };
[; ;pic18f27j53.h: 15231: struct {
[; ;pic18f27j53.h: 15232: unsigned BF :1;
[; ;pic18f27j53.h: 15233: unsigned UA :1;
[; ;pic18f27j53.h: 15234: unsigned R_nW :1;
[; ;pic18f27j53.h: 15235: unsigned S :1;
[; ;pic18f27j53.h: 15236: unsigned P :1;
[; ;pic18f27j53.h: 15237: unsigned D_nA :1;
[; ;pic18f27j53.h: 15238: unsigned CKE :1;
[; ;pic18f27j53.h: 15239: unsigned SMP :1;
[; ;pic18f27j53.h: 15240: };
[; ;pic18f27j53.h: 15241: struct {
[; ;pic18f27j53.h: 15242: unsigned :2;
[; ;pic18f27j53.h: 15243: unsigned R :1;
[; ;pic18f27j53.h: 15244: unsigned :2;
[; ;pic18f27j53.h: 15245: unsigned D :1;
[; ;pic18f27j53.h: 15246: };
[; ;pic18f27j53.h: 15247: struct {
[; ;pic18f27j53.h: 15248: unsigned :2;
[; ;pic18f27j53.h: 15249: unsigned R_W :1;
[; ;pic18f27j53.h: 15250: unsigned :2;
[; ;pic18f27j53.h: 15251: unsigned D_A :1;
[; ;pic18f27j53.h: 15252: };
[; ;pic18f27j53.h: 15253: struct {
[; ;pic18f27j53.h: 15254: unsigned :2;
[; ;pic18f27j53.h: 15255: unsigned nW :1;
[; ;pic18f27j53.h: 15256: unsigned :2;
[; ;pic18f27j53.h: 15257: unsigned nA :1;
[; ;pic18f27j53.h: 15258: };
[; ;pic18f27j53.h: 15259: struct {
[; ;pic18f27j53.h: 15260: unsigned :2;
[; ;pic18f27j53.h: 15261: unsigned NOT_WRITE :1;
[; ;pic18f27j53.h: 15262: };
[; ;pic18f27j53.h: 15263: struct {
[; ;pic18f27j53.h: 15264: unsigned :5;
[; ;pic18f27j53.h: 15265: unsigned NOT_ADDRESS :1;
[; ;pic18f27j53.h: 15266: };
[; ;pic18f27j53.h: 15267: struct {
[; ;pic18f27j53.h: 15268: unsigned :2;
[; ;pic18f27j53.h: 15269: unsigned nWRITE :1;
[; ;pic18f27j53.h: 15270: unsigned :2;
[; ;pic18f27j53.h: 15271: unsigned nADDRESS :1;
[; ;pic18f27j53.h: 15272: };
[; ;pic18f27j53.h: 15273: struct {
[; ;pic18f27j53.h: 15274: unsigned :2;
[; ;pic18f27j53.h: 15275: unsigned READ_WRITE :1;
[; ;pic18f27j53.h: 15276: unsigned :2;
[; ;pic18f27j53.h: 15277: unsigned DATA_ADDRESS :1;
[; ;pic18f27j53.h: 15278: };
[; ;pic18f27j53.h: 15279: struct {
[; ;pic18f27j53.h: 15280: unsigned :2;
[; ;pic18f27j53.h: 15281: unsigned I2C_READ :1;
[; ;pic18f27j53.h: 15282: unsigned I2C_START :1;
[; ;pic18f27j53.h: 15283: unsigned I2C_STOP :1;
[; ;pic18f27j53.h: 15284: unsigned I2C_DAT :1;
[; ;pic18f27j53.h: 15285: };
[; ;pic18f27j53.h: 15286: struct {
[; ;pic18f27j53.h: 15287: unsigned BF1 :1;
[; ;pic18f27j53.h: 15288: };
[; ;pic18f27j53.h: 15289: struct {
[; ;pic18f27j53.h: 15290: unsigned :6;
[; ;pic18f27j53.h: 15291: unsigned CKE1 :1;
[; ;pic18f27j53.h: 15292: };
[; ;pic18f27j53.h: 15293: struct {
[; ;pic18f27j53.h: 15294: unsigned :5;
[; ;pic18f27j53.h: 15295: unsigned DA :1;
[; ;pic18f27j53.h: 15296: };
[; ;pic18f27j53.h: 15297: struct {
[; ;pic18f27j53.h: 15298: unsigned :5;
[; ;pic18f27j53.h: 15299: unsigned DA1 :1;
[; ;pic18f27j53.h: 15300: };
[; ;pic18f27j53.h: 15301: struct {
[; ;pic18f27j53.h: 15302: unsigned :2;
[; ;pic18f27j53.h: 15303: unsigned RW :1;
[; ;pic18f27j53.h: 15304: };
[; ;pic18f27j53.h: 15305: struct {
[; ;pic18f27j53.h: 15306: unsigned :2;
[; ;pic18f27j53.h: 15307: unsigned RW1 :1;
[; ;pic18f27j53.h: 15308: };
[; ;pic18f27j53.h: 15309: struct {
[; ;pic18f27j53.h: 15310: unsigned :7;
[; ;pic18f27j53.h: 15311: unsigned SMP1 :1;
[; ;pic18f27j53.h: 15312: };
[; ;pic18f27j53.h: 15313: struct {
[; ;pic18f27j53.h: 15314: unsigned :3;
[; ;pic18f27j53.h: 15315: unsigned START :1;
[; ;pic18f27j53.h: 15316: };
[; ;pic18f27j53.h: 15317: struct {
[; ;pic18f27j53.h: 15318: unsigned :3;
[; ;pic18f27j53.h: 15319: unsigned START1 :1;
[; ;pic18f27j53.h: 15320: };
[; ;pic18f27j53.h: 15321: struct {
[; ;pic18f27j53.h: 15322: unsigned :4;
[; ;pic18f27j53.h: 15323: unsigned STOP :1;
[; ;pic18f27j53.h: 15324: };
[; ;pic18f27j53.h: 15325: struct {
[; ;pic18f27j53.h: 15326: unsigned :4;
[; ;pic18f27j53.h: 15327: unsigned STOP1 :1;
[; ;pic18f27j53.h: 15328: };
[; ;pic18f27j53.h: 15329: struct {
[; ;pic18f27j53.h: 15330: unsigned :1;
[; ;pic18f27j53.h: 15331: unsigned UA1 :1;
[; ;pic18f27j53.h: 15332: };
[; ;pic18f27j53.h: 15333: struct {
[; ;pic18f27j53.h: 15334: unsigned :2;
[; ;pic18f27j53.h: 15335: unsigned NOT_W :1;
[; ;pic18f27j53.h: 15336: };
[; ;pic18f27j53.h: 15337: struct {
[; ;pic18f27j53.h: 15338: unsigned :5;
[; ;pic18f27j53.h: 15339: unsigned NOT_A :1;
[; ;pic18f27j53.h: 15340: };
[; ;pic18f27j53.h: 15341: } SSP1STATbits_t;
[; ;pic18f27j53.h: 15342: extern volatile SSP1STATbits_t SSP1STATbits @ 0xFC7;
[; ;pic18f27j53.h: 15545: typedef union {
[; ;pic18f27j53.h: 15546: struct {
[; ;pic18f27j53.h: 15547: unsigned :2;
[; ;pic18f27j53.h: 15548: unsigned R_NOT_W :1;
[; ;pic18f27j53.h: 15549: };
[; ;pic18f27j53.h: 15550: struct {
[; ;pic18f27j53.h: 15551: unsigned :5;
[; ;pic18f27j53.h: 15552: unsigned D_NOT_A :1;
[; ;pic18f27j53.h: 15553: };
[; ;pic18f27j53.h: 15554: struct {
[; ;pic18f27j53.h: 15555: unsigned BF :1;
[; ;pic18f27j53.h: 15556: unsigned UA :1;
[; ;pic18f27j53.h: 15557: unsigned R_nW :1;
[; ;pic18f27j53.h: 15558: unsigned S :1;
[; ;pic18f27j53.h: 15559: unsigned P :1;
[; ;pic18f27j53.h: 15560: unsigned D_nA :1;
[; ;pic18f27j53.h: 15561: unsigned CKE :1;
[; ;pic18f27j53.h: 15562: unsigned SMP :1;
[; ;pic18f27j53.h: 15563: };
[; ;pic18f27j53.h: 15564: struct {
[; ;pic18f27j53.h: 15565: unsigned :2;
[; ;pic18f27j53.h: 15566: unsigned R :1;
[; ;pic18f27j53.h: 15567: unsigned :2;
[; ;pic18f27j53.h: 15568: unsigned D :1;
[; ;pic18f27j53.h: 15569: };
[; ;pic18f27j53.h: 15570: struct {
[; ;pic18f27j53.h: 15571: unsigned :2;
[; ;pic18f27j53.h: 15572: unsigned R_W :1;
[; ;pic18f27j53.h: 15573: unsigned :2;
[; ;pic18f27j53.h: 15574: unsigned D_A :1;
[; ;pic18f27j53.h: 15575: };
[; ;pic18f27j53.h: 15576: struct {
[; ;pic18f27j53.h: 15577: unsigned :2;
[; ;pic18f27j53.h: 15578: unsigned nW :1;
[; ;pic18f27j53.h: 15579: unsigned :2;
[; ;pic18f27j53.h: 15580: unsigned nA :1;
[; ;pic18f27j53.h: 15581: };
[; ;pic18f27j53.h: 15582: struct {
[; ;pic18f27j53.h: 15583: unsigned :2;
[; ;pic18f27j53.h: 15584: unsigned NOT_WRITE :1;
[; ;pic18f27j53.h: 15585: };
[; ;pic18f27j53.h: 15586: struct {
[; ;pic18f27j53.h: 15587: unsigned :5;
[; ;pic18f27j53.h: 15588: unsigned NOT_ADDRESS :1;
[; ;pic18f27j53.h: 15589: };
[; ;pic18f27j53.h: 15590: struct {
[; ;pic18f27j53.h: 15591: unsigned :2;
[; ;pic18f27j53.h: 15592: unsigned nWRITE :1;
[; ;pic18f27j53.h: 15593: unsigned :2;
[; ;pic18f27j53.h: 15594: unsigned nADDRESS :1;
[; ;pic18f27j53.h: 15595: };
[; ;pic18f27j53.h: 15596: struct {
[; ;pic18f27j53.h: 15597: unsigned :2;
[; ;pic18f27j53.h: 15598: unsigned READ_WRITE :1;
[; ;pic18f27j53.h: 15599: unsigned :2;
[; ;pic18f27j53.h: 15600: unsigned DATA_ADDRESS :1;
[; ;pic18f27j53.h: 15601: };
[; ;pic18f27j53.h: 15602: struct {
[; ;pic18f27j53.h: 15603: unsigned :2;
[; ;pic18f27j53.h: 15604: unsigned I2C_READ :1;
[; ;pic18f27j53.h: 15605: unsigned I2C_START :1;
[; ;pic18f27j53.h: 15606: unsigned I2C_STOP :1;
[; ;pic18f27j53.h: 15607: unsigned I2C_DAT :1;
[; ;pic18f27j53.h: 15608: };
[; ;pic18f27j53.h: 15609: struct {
[; ;pic18f27j53.h: 15610: unsigned BF1 :1;
[; ;pic18f27j53.h: 15611: };
[; ;pic18f27j53.h: 15612: struct {
[; ;pic18f27j53.h: 15613: unsigned :6;
[; ;pic18f27j53.h: 15614: unsigned CKE1 :1;
[; ;pic18f27j53.h: 15615: };
[; ;pic18f27j53.h: 15616: struct {
[; ;pic18f27j53.h: 15617: unsigned :5;
[; ;pic18f27j53.h: 15618: unsigned DA :1;
[; ;pic18f27j53.h: 15619: };
[; ;pic18f27j53.h: 15620: struct {
[; ;pic18f27j53.h: 15621: unsigned :5;
[; ;pic18f27j53.h: 15622: unsigned DA1 :1;
[; ;pic18f27j53.h: 15623: };
[; ;pic18f27j53.h: 15624: struct {
[; ;pic18f27j53.h: 15625: unsigned :2;
[; ;pic18f27j53.h: 15626: unsigned RW :1;
[; ;pic18f27j53.h: 15627: };
[; ;pic18f27j53.h: 15628: struct {
[; ;pic18f27j53.h: 15629: unsigned :2;
[; ;pic18f27j53.h: 15630: unsigned RW1 :1;
[; ;pic18f27j53.h: 15631: };
[; ;pic18f27j53.h: 15632: struct {
[; ;pic18f27j53.h: 15633: unsigned :7;
[; ;pic18f27j53.h: 15634: unsigned SMP1 :1;
[; ;pic18f27j53.h: 15635: };
[; ;pic18f27j53.h: 15636: struct {
[; ;pic18f27j53.h: 15637: unsigned :3;
[; ;pic18f27j53.h: 15638: unsigned START :1;
[; ;pic18f27j53.h: 15639: };
[; ;pic18f27j53.h: 15640: struct {
[; ;pic18f27j53.h: 15641: unsigned :3;
[; ;pic18f27j53.h: 15642: unsigned START1 :1;
[; ;pic18f27j53.h: 15643: };
[; ;pic18f27j53.h: 15644: struct {
[; ;pic18f27j53.h: 15645: unsigned :4;
[; ;pic18f27j53.h: 15646: unsigned STOP :1;
[; ;pic18f27j53.h: 15647: };
[; ;pic18f27j53.h: 15648: struct {
[; ;pic18f27j53.h: 15649: unsigned :4;
[; ;pic18f27j53.h: 15650: unsigned STOP1 :1;
[; ;pic18f27j53.h: 15651: };
[; ;pic18f27j53.h: 15652: struct {
[; ;pic18f27j53.h: 15653: unsigned :1;
[; ;pic18f27j53.h: 15654: unsigned UA1 :1;
[; ;pic18f27j53.h: 15655: };
[; ;pic18f27j53.h: 15656: struct {
[; ;pic18f27j53.h: 15657: unsigned :2;
[; ;pic18f27j53.h: 15658: unsigned NOT_W :1;
[; ;pic18f27j53.h: 15659: };
[; ;pic18f27j53.h: 15660: struct {
[; ;pic18f27j53.h: 15661: unsigned :5;
[; ;pic18f27j53.h: 15662: unsigned NOT_A :1;
[; ;pic18f27j53.h: 15663: };
[; ;pic18f27j53.h: 15664: } SSPSTATbits_t;
[; ;pic18f27j53.h: 15665: extern volatile SSPSTATbits_t SSPSTATbits @ 0xFC7;
[; ;pic18f27j53.h: 15869: extern volatile unsigned char SSP1ADD @ 0xFC8;
"15871
[; ;pic18f27j53.h: 15871: asm("SSP1ADD equ 0FC8h");
[; <" SSP1ADD equ 0FC8h ;# ">
[; ;pic18f27j53.h: 15874: extern volatile unsigned char SSPADD @ 0xFC8;
"15876
[; ;pic18f27j53.h: 15876: asm("SSPADD equ 0FC8h");
[; <" SSPADD equ 0FC8h ;# ">
[; ;pic18f27j53.h: 15879: typedef union {
[; ;pic18f27j53.h: 15880: struct {
[; ;pic18f27j53.h: 15881: unsigned SSPADD :8;
[; ;pic18f27j53.h: 15882: };
[; ;pic18f27j53.h: 15883: struct {
[; ;pic18f27j53.h: 15884: unsigned MSK0 :1;
[; ;pic18f27j53.h: 15885: };
[; ;pic18f27j53.h: 15886: struct {
[; ;pic18f27j53.h: 15887: unsigned MSK01 :1;
[; ;pic18f27j53.h: 15888: };
[; ;pic18f27j53.h: 15889: struct {
[; ;pic18f27j53.h: 15890: unsigned :1;
[; ;pic18f27j53.h: 15891: unsigned MSK1 :1;
[; ;pic18f27j53.h: 15892: };
[; ;pic18f27j53.h: 15893: struct {
[; ;pic18f27j53.h: 15894: unsigned :1;
[; ;pic18f27j53.h: 15895: unsigned MSK11 :1;
[; ;pic18f27j53.h: 15896: };
[; ;pic18f27j53.h: 15897: struct {
[; ;pic18f27j53.h: 15898: unsigned :2;
[; ;pic18f27j53.h: 15899: unsigned MSK2 :1;
[; ;pic18f27j53.h: 15900: };
[; ;pic18f27j53.h: 15901: struct {
[; ;pic18f27j53.h: 15902: unsigned :2;
[; ;pic18f27j53.h: 15903: unsigned MSK21 :1;
[; ;pic18f27j53.h: 15904: };
[; ;pic18f27j53.h: 15905: struct {
[; ;pic18f27j53.h: 15906: unsigned :3;
[; ;pic18f27j53.h: 15907: unsigned MSK3 :1;
[; ;pic18f27j53.h: 15908: };
[; ;pic18f27j53.h: 15909: struct {
[; ;pic18f27j53.h: 15910: unsigned :3;
[; ;pic18f27j53.h: 15911: unsigned MSK31 :1;
[; ;pic18f27j53.h: 15912: };
[; ;pic18f27j53.h: 15913: struct {
[; ;pic18f27j53.h: 15914: unsigned :4;
[; ;pic18f27j53.h: 15915: unsigned MSK4 :1;
[; ;pic18f27j53.h: 15916: };
[; ;pic18f27j53.h: 15917: struct {
[; ;pic18f27j53.h: 15918: unsigned :4;
[; ;pic18f27j53.h: 15919: unsigned MSK41 :1;
[; ;pic18f27j53.h: 15920: };
[; ;pic18f27j53.h: 15921: struct {
[; ;pic18f27j53.h: 15922: unsigned :5;
[; ;pic18f27j53.h: 15923: unsigned MSK5 :1;
[; ;pic18f27j53.h: 15924: };
[; ;pic18f27j53.h: 15925: struct {
[; ;pic18f27j53.h: 15926: unsigned :5;
[; ;pic18f27j53.h: 15927: unsigned MSK51 :1;
[; ;pic18f27j53.h: 15928: };
[; ;pic18f27j53.h: 15929: struct {
[; ;pic18f27j53.h: 15930: unsigned :6;
[; ;pic18f27j53.h: 15931: unsigned MSK6 :1;
[; ;pic18f27j53.h: 15932: };
[; ;pic18f27j53.h: 15933: struct {
[; ;pic18f27j53.h: 15934: unsigned :6;
[; ;pic18f27j53.h: 15935: unsigned MSK61 :1;
[; ;pic18f27j53.h: 15936: };
[; ;pic18f27j53.h: 15937: struct {
[; ;pic18f27j53.h: 15938: unsigned :7;
[; ;pic18f27j53.h: 15939: unsigned MSK7 :1;
[; ;pic18f27j53.h: 15940: };
[; ;pic18f27j53.h: 15941: struct {
[; ;pic18f27j53.h: 15942: unsigned :7;
[; ;pic18f27j53.h: 15943: unsigned MSK71 :1;
[; ;pic18f27j53.h: 15944: };
[; ;pic18f27j53.h: 15945: } SSP1ADDbits_t;
[; ;pic18f27j53.h: 15946: extern volatile SSP1ADDbits_t SSP1ADDbits @ 0xFC8;
[; ;pic18f27j53.h: 16034: typedef union {
[; ;pic18f27j53.h: 16035: struct {
[; ;pic18f27j53.h: 16036: unsigned SSPADD :8;
[; ;pic18f27j53.h: 16037: };
[; ;pic18f27j53.h: 16038: struct {
[; ;pic18f27j53.h: 16039: unsigned MSK0 :1;
[; ;pic18f27j53.h: 16040: };
[; ;pic18f27j53.h: 16041: struct {
[; ;pic18f27j53.h: 16042: unsigned MSK01 :1;
[; ;pic18f27j53.h: 16043: };
[; ;pic18f27j53.h: 16044: struct {
[; ;pic18f27j53.h: 16045: unsigned :1;
[; ;pic18f27j53.h: 16046: unsigned MSK1 :1;
[; ;pic18f27j53.h: 16047: };
[; ;pic18f27j53.h: 16048: struct {
[; ;pic18f27j53.h: 16049: unsigned :1;
[; ;pic18f27j53.h: 16050: unsigned MSK11 :1;
[; ;pic18f27j53.h: 16051: };
[; ;pic18f27j53.h: 16052: struct {
[; ;pic18f27j53.h: 16053: unsigned :2;
[; ;pic18f27j53.h: 16054: unsigned MSK2 :1;
[; ;pic18f27j53.h: 16055: };
[; ;pic18f27j53.h: 16056: struct {
[; ;pic18f27j53.h: 16057: unsigned :2;
[; ;pic18f27j53.h: 16058: unsigned MSK21 :1;
[; ;pic18f27j53.h: 16059: };
[; ;pic18f27j53.h: 16060: struct {
[; ;pic18f27j53.h: 16061: unsigned :3;
[; ;pic18f27j53.h: 16062: unsigned MSK3 :1;
[; ;pic18f27j53.h: 16063: };
[; ;pic18f27j53.h: 16064: struct {
[; ;pic18f27j53.h: 16065: unsigned :3;
[; ;pic18f27j53.h: 16066: unsigned MSK31 :1;
[; ;pic18f27j53.h: 16067: };
[; ;pic18f27j53.h: 16068: struct {
[; ;pic18f27j53.h: 16069: unsigned :4;
[; ;pic18f27j53.h: 16070: unsigned MSK4 :1;
[; ;pic18f27j53.h: 16071: };
[; ;pic18f27j53.h: 16072: struct {
[; ;pic18f27j53.h: 16073: unsigned :4;
[; ;pic18f27j53.h: 16074: unsigned MSK41 :1;
[; ;pic18f27j53.h: 16075: };
[; ;pic18f27j53.h: 16076: struct {
[; ;pic18f27j53.h: 16077: unsigned :5;
[; ;pic18f27j53.h: 16078: unsigned MSK5 :1;
[; ;pic18f27j53.h: 16079: };
[; ;pic18f27j53.h: 16080: struct {
[; ;pic18f27j53.h: 16081: unsigned :5;
[; ;pic18f27j53.h: 16082: unsigned MSK51 :1;
[; ;pic18f27j53.h: 16083: };
[; ;pic18f27j53.h: 16084: struct {
[; ;pic18f27j53.h: 16085: unsigned :6;
[; ;pic18f27j53.h: 16086: unsigned MSK6 :1;
[; ;pic18f27j53.h: 16087: };
[; ;pic18f27j53.h: 16088: struct {
[; ;pic18f27j53.h: 16089: unsigned :6;
[; ;pic18f27j53.h: 16090: unsigned MSK61 :1;
[; ;pic18f27j53.h: 16091: };
[; ;pic18f27j53.h: 16092: struct {
[; ;pic18f27j53.h: 16093: unsigned :7;
[; ;pic18f27j53.h: 16094: unsigned MSK7 :1;
[; ;pic18f27j53.h: 16095: };
[; ;pic18f27j53.h: 16096: struct {
[; ;pic18f27j53.h: 16097: unsigned :7;
[; ;pic18f27j53.h: 16098: unsigned MSK71 :1;
[; ;pic18f27j53.h: 16099: };
[; ;pic18f27j53.h: 16100: } SSPADDbits_t;
[; ;pic18f27j53.h: 16101: extern volatile SSPADDbits_t SSPADDbits @ 0xFC8;
[; ;pic18f27j53.h: 16190: extern volatile unsigned char SSP1MSK @ 0xFC8;
"16192
[; ;pic18f27j53.h: 16192: asm("SSP1MSK equ 0FC8h");
[; <" SSP1MSK equ 0FC8h ;# ">
[; ;pic18f27j53.h: 16195: typedef union {
[; ;pic18f27j53.h: 16196: struct {
[; ;pic18f27j53.h: 16197: unsigned MSK0 :1;
[; ;pic18f27j53.h: 16198: unsigned MSK1 :1;
[; ;pic18f27j53.h: 16199: unsigned MSK2 :1;
[; ;pic18f27j53.h: 16200: unsigned MSK3 :1;
[; ;pic18f27j53.h: 16201: unsigned MSK4 :1;
[; ;pic18f27j53.h: 16202: unsigned MSK5 :1;
[; ;pic18f27j53.h: 16203: unsigned MSK6 :1;
[; ;pic18f27j53.h: 16204: unsigned MSK7 :1;
[; ;pic18f27j53.h: 16205: };
[; ;pic18f27j53.h: 16206: } SSP1MSKbits_t;
[; ;pic18f27j53.h: 16207: extern volatile SSP1MSKbits_t SSP1MSKbits @ 0xFC8;
[; ;pic18f27j53.h: 16251: extern volatile unsigned char SSP1BUF @ 0xFC9;
"16253
[; ;pic18f27j53.h: 16253: asm("SSP1BUF equ 0FC9h");
[; <" SSP1BUF equ 0FC9h ;# ">
[; ;pic18f27j53.h: 16256: extern volatile unsigned char SSPBUF @ 0xFC9;
"16258
[; ;pic18f27j53.h: 16258: asm("SSPBUF equ 0FC9h");
[; <" SSPBUF equ 0FC9h ;# ">
[; ;pic18f27j53.h: 16261: typedef union {
[; ;pic18f27j53.h: 16262: struct {
[; ;pic18f27j53.h: 16263: unsigned SSPBUF :8;
[; ;pic18f27j53.h: 16264: };
[; ;pic18f27j53.h: 16265: } SSP1BUFbits_t;
[; ;pic18f27j53.h: 16266: extern volatile SSP1BUFbits_t SSP1BUFbits @ 0xFC9;
[; ;pic18f27j53.h: 16274: typedef union {
[; ;pic18f27j53.h: 16275: struct {
[; ;pic18f27j53.h: 16276: unsigned SSPBUF :8;
[; ;pic18f27j53.h: 16277: };
[; ;pic18f27j53.h: 16278: } SSPBUFbits_t;
[; ;pic18f27j53.h: 16279: extern volatile SSPBUFbits_t SSPBUFbits @ 0xFC9;
[; ;pic18f27j53.h: 16288: extern volatile unsigned char T2CON @ 0xFCA;
"16290
[; ;pic18f27j53.h: 16290: asm("T2CON equ 0FCAh");
[; <" T2CON equ 0FCAh ;# ">
[; ;pic18f27j53.h: 16293: typedef union {
[; ;pic18f27j53.h: 16294: struct {
[; ;pic18f27j53.h: 16295: unsigned T2CKPS :2;
[; ;pic18f27j53.h: 16296: unsigned TMR2ON :1;
[; ;pic18f27j53.h: 16297: unsigned T2OUTPS :4;
[; ;pic18f27j53.h: 16298: };
[; ;pic18f27j53.h: 16299: struct {
[; ;pic18f27j53.h: 16300: unsigned T2CKPS0 :1;
[; ;pic18f27j53.h: 16301: unsigned T2CKPS1 :1;
[; ;pic18f27j53.h: 16302: unsigned :1;
[; ;pic18f27j53.h: 16303: unsigned T2OUTPS0 :1;
[; ;pic18f27j53.h: 16304: unsigned T2OUTPS1 :1;
[; ;pic18f27j53.h: 16305: unsigned T2OUTPS2 :1;
[; ;pic18f27j53.h: 16306: unsigned T2OUTPS3 :1;
[; ;pic18f27j53.h: 16307: };
[; ;pic18f27j53.h: 16308: } T2CONbits_t;
[; ;pic18f27j53.h: 16309: extern volatile T2CONbits_t T2CONbits @ 0xFCA;
[; ;pic18f27j53.h: 16358: extern volatile unsigned char PR2 @ 0xFCB;
"16360
[; ;pic18f27j53.h: 16360: asm("PR2 equ 0FCBh");
[; <" PR2 equ 0FCBh ;# ">
[; ;pic18f27j53.h: 16363: extern volatile unsigned char MEMCON @ 0xFCB;
"16365
[; ;pic18f27j53.h: 16365: asm("MEMCON equ 0FCBh");
[; <" MEMCON equ 0FCBh ;# ">
[; ;pic18f27j53.h: 16368: typedef union {
[; ;pic18f27j53.h: 16369: struct {
[; ;pic18f27j53.h: 16370: unsigned PR2 :8;
[; ;pic18f27j53.h: 16371: };
[; ;pic18f27j53.h: 16372: } PR2bits_t;
[; ;pic18f27j53.h: 16373: extern volatile PR2bits_t PR2bits @ 0xFCB;
[; ;pic18f27j53.h: 16381: typedef union {
[; ;pic18f27j53.h: 16382: struct {
[; ;pic18f27j53.h: 16383: unsigned PR2 :8;
[; ;pic18f27j53.h: 16384: };
[; ;pic18f27j53.h: 16385: } MEMCONbits_t;
[; ;pic18f27j53.h: 16386: extern volatile MEMCONbits_t MEMCONbits @ 0xFCB;
[; ;pic18f27j53.h: 16395: extern volatile unsigned char TMR2 @ 0xFCC;
"16397
[; ;pic18f27j53.h: 16397: asm("TMR2 equ 0FCCh");
[; <" TMR2 equ 0FCCh ;# ">
[; ;pic18f27j53.h: 16400: typedef union {
[; ;pic18f27j53.h: 16401: struct {
[; ;pic18f27j53.h: 16402: unsigned TMR2 :8;
[; ;pic18f27j53.h: 16403: };
[; ;pic18f27j53.h: 16404: } TMR2bits_t;
[; ;pic18f27j53.h: 16405: extern volatile TMR2bits_t TMR2bits @ 0xFCC;
[; ;pic18f27j53.h: 16414: extern volatile unsigned char T1CON @ 0xFCD;
"16416
[; ;pic18f27j53.h: 16416: asm("T1CON equ 0FCDh");
[; <" T1CON equ 0FCDh ;# ">
[; ;pic18f27j53.h: 16419: typedef union {
[; ;pic18f27j53.h: 16420: struct {
[; ;pic18f27j53.h: 16421: unsigned :2;
[; ;pic18f27j53.h: 16422: unsigned NOT_T1SYNC :1;
[; ;pic18f27j53.h: 16423: };
[; ;pic18f27j53.h: 16424: struct {
[; ;pic18f27j53.h: 16425: unsigned TMR1ON :1;
[; ;pic18f27j53.h: 16426: unsigned RD16 :1;
[; ;pic18f27j53.h: 16427: unsigned nT1SYNC :1;
[; ;pic18f27j53.h: 16428: unsigned T1OSCEN :1;
[; ;pic18f27j53.h: 16429: unsigned T1CKPS :2;
[; ;pic18f27j53.h: 16430: unsigned TMR1CS :2;
[; ;pic18f27j53.h: 16431: };
[; ;pic18f27j53.h: 16432: struct {
[; ;pic18f27j53.h: 16433: unsigned :4;
[; ;pic18f27j53.h: 16434: unsigned T1CKPS0 :1;
[; ;pic18f27j53.h: 16435: unsigned T1CKPS1 :1;
[; ;pic18f27j53.h: 16436: unsigned TMR1CS0 :1;
[; ;pic18f27j53.h: 16437: unsigned TMR1CS1 :1;
[; ;pic18f27j53.h: 16438: };
[; ;pic18f27j53.h: 16439: struct {
[; ;pic18f27j53.h: 16440: unsigned :3;
[; ;pic18f27j53.h: 16441: unsigned SOSCEN :1;
[; ;pic18f27j53.h: 16442: };
[; ;pic18f27j53.h: 16443: struct {
[; ;pic18f27j53.h: 16444: unsigned :7;
[; ;pic18f27j53.h: 16445: unsigned T1RD16 :1;
[; ;pic18f27j53.h: 16446: };
[; ;pic18f27j53.h: 16447: } T1CONbits_t;
[; ;pic18f27j53.h: 16448: extern volatile T1CONbits_t T1CONbits @ 0xFCD;
[; ;pic18f27j53.h: 16517: extern volatile unsigned short TMR1 @ 0xFCE;
"16519
[; ;pic18f27j53.h: 16519: asm("TMR1 equ 0FCEh");
[; <" TMR1 equ 0FCEh ;# ">
[; ;pic18f27j53.h: 16523: extern volatile unsigned char TMR1L @ 0xFCE;
"16525
[; ;pic18f27j53.h: 16525: asm("TMR1L equ 0FCEh");
[; <" TMR1L equ 0FCEh ;# ">
[; ;pic18f27j53.h: 16528: typedef union {
[; ;pic18f27j53.h: 16529: struct {
[; ;pic18f27j53.h: 16530: unsigned TMR1L :8;
[; ;pic18f27j53.h: 16531: };
[; ;pic18f27j53.h: 16532: } TMR1Lbits_t;
[; ;pic18f27j53.h: 16533: extern volatile TMR1Lbits_t TMR1Lbits @ 0xFCE;
[; ;pic18f27j53.h: 16542: extern volatile unsigned char TMR1H @ 0xFCF;
"16544
[; ;pic18f27j53.h: 16544: asm("TMR1H equ 0FCFh");
[; <" TMR1H equ 0FCFh ;# ">
[; ;pic18f27j53.h: 16547: typedef union {
[; ;pic18f27j53.h: 16548: struct {
[; ;pic18f27j53.h: 16549: unsigned TMR1H :8;
[; ;pic18f27j53.h: 16550: };
[; ;pic18f27j53.h: 16551: } TMR1Hbits_t;
[; ;pic18f27j53.h: 16552: extern volatile TMR1Hbits_t TMR1Hbits @ 0xFCF;
[; ;pic18f27j53.h: 16561: extern volatile unsigned char RCON @ 0xFD0;
"16563
[; ;pic18f27j53.h: 16563: asm("RCON equ 0FD0h");
[; <" RCON equ 0FD0h ;# ">
[; ;pic18f27j53.h: 16566: typedef union {
[; ;pic18f27j53.h: 16567: struct {
[; ;pic18f27j53.h: 16568: unsigned NOT_BOR :1;
[; ;pic18f27j53.h: 16569: };
[; ;pic18f27j53.h: 16570: struct {
[; ;pic18f27j53.h: 16571: unsigned :1;
[; ;pic18f27j53.h: 16572: unsigned NOT_POR :1;
[; ;pic18f27j53.h: 16573: };
[; ;pic18f27j53.h: 16574: struct {
[; ;pic18f27j53.h: 16575: unsigned :2;
[; ;pic18f27j53.h: 16576: unsigned NOT_PD :1;
[; ;pic18f27j53.h: 16577: };
[; ;pic18f27j53.h: 16578: struct {
[; ;pic18f27j53.h: 16579: unsigned :3;
[; ;pic18f27j53.h: 16580: unsigned NOT_TO :1;
[; ;pic18f27j53.h: 16581: };
[; ;pic18f27j53.h: 16582: struct {
[; ;pic18f27j53.h: 16583: unsigned :4;
[; ;pic18f27j53.h: 16584: unsigned NOT_RI :1;
[; ;pic18f27j53.h: 16585: };
[; ;pic18f27j53.h: 16586: struct {
[; ;pic18f27j53.h: 16587: unsigned :5;
[; ;pic18f27j53.h: 16588: unsigned NOT_CM :1;
[; ;pic18f27j53.h: 16589: };
[; ;pic18f27j53.h: 16590: struct {
[; ;pic18f27j53.h: 16591: unsigned nBOR :1;
[; ;pic18f27j53.h: 16592: unsigned nPOR :1;
[; ;pic18f27j53.h: 16593: unsigned nPD :1;
[; ;pic18f27j53.h: 16594: unsigned nTO :1;
[; ;pic18f27j53.h: 16595: unsigned nRI :1;
[; ;pic18f27j53.h: 16596: unsigned nCM :1;
[; ;pic18f27j53.h: 16597: unsigned :1;
[; ;pic18f27j53.h: 16598: unsigned IPEN :1;
[; ;pic18f27j53.h: 16599: };
[; ;pic18f27j53.h: 16600: struct {
[; ;pic18f27j53.h: 16601: unsigned BOR :1;
[; ;pic18f27j53.h: 16602: unsigned POR :1;
[; ;pic18f27j53.h: 16603: unsigned PD :1;
[; ;pic18f27j53.h: 16604: unsigned TO :1;
[; ;pic18f27j53.h: 16605: unsigned RI :1;
[; ;pic18f27j53.h: 16606: unsigned CM :1;
[; ;pic18f27j53.h: 16607: };
[; ;pic18f27j53.h: 16608: } RCONbits_t;
[; ;pic18f27j53.h: 16609: extern volatile RCONbits_t RCONbits @ 0xFD0;
[; ;pic18f27j53.h: 16708: extern volatile unsigned char CM2CON @ 0xFD1;
"16710
[; ;pic18f27j53.h: 16710: asm("CM2CON equ 0FD1h");
[; <" CM2CON equ 0FD1h ;# ">
[; ;pic18f27j53.h: 16713: extern volatile unsigned char CM2CON1 @ 0xFD1;
"16715
[; ;pic18f27j53.h: 16715: asm("CM2CON1 equ 0FD1h");
[; <" CM2CON1 equ 0FD1h ;# ">
[; ;pic18f27j53.h: 16718: typedef union {
[; ;pic18f27j53.h: 16719: struct {
[; ;pic18f27j53.h: 16720: unsigned CCH :2;
[; ;pic18f27j53.h: 16721: unsigned CREF :1;
[; ;pic18f27j53.h: 16722: unsigned EVPOL :2;
[; ;pic18f27j53.h: 16723: unsigned CPOL :1;
[; ;pic18f27j53.h: 16724: unsigned COE :1;
[; ;pic18f27j53.h: 16725: unsigned CON :1;
[; ;pic18f27j53.h: 16726: };
[; ;pic18f27j53.h: 16727: struct {
[; ;pic18f27j53.h: 16728: unsigned CCH0 :1;
[; ;pic18f27j53.h: 16729: unsigned CCH1 :1;
[; ;pic18f27j53.h: 16730: unsigned :1;
[; ;pic18f27j53.h: 16731: unsigned EVPOL0 :1;
[; ;pic18f27j53.h: 16732: unsigned EVPOL1 :1;
[; ;pic18f27j53.h: 16733: };
[; ;pic18f27j53.h: 16734: struct {
[; ;pic18f27j53.h: 16735: unsigned CCH02 :1;
[; ;pic18f27j53.h: 16736: };
[; ;pic18f27j53.h: 16737: struct {
[; ;pic18f27j53.h: 16738: unsigned :1;
[; ;pic18f27j53.h: 16739: unsigned CCH12 :1;
[; ;pic18f27j53.h: 16740: };
[; ;pic18f27j53.h: 16741: struct {
[; ;pic18f27j53.h: 16742: unsigned :6;
[; ;pic18f27j53.h: 16743: unsigned COE2 :1;
[; ;pic18f27j53.h: 16744: };
[; ;pic18f27j53.h: 16745: struct {
[; ;pic18f27j53.h: 16746: unsigned :7;
[; ;pic18f27j53.h: 16747: unsigned CON2 :1;
[; ;pic18f27j53.h: 16748: };
[; ;pic18f27j53.h: 16749: struct {
[; ;pic18f27j53.h: 16750: unsigned :5;
[; ;pic18f27j53.h: 16751: unsigned CPOL2 :1;
[; ;pic18f27j53.h: 16752: };
[; ;pic18f27j53.h: 16753: struct {
[; ;pic18f27j53.h: 16754: unsigned :2;
[; ;pic18f27j53.h: 16755: unsigned CREF2 :1;
[; ;pic18f27j53.h: 16756: };
[; ;pic18f27j53.h: 16757: struct {
[; ;pic18f27j53.h: 16758: unsigned :3;
[; ;pic18f27j53.h: 16759: unsigned EVPOL02 :1;
[; ;pic18f27j53.h: 16760: };
[; ;pic18f27j53.h: 16761: struct {
[; ;pic18f27j53.h: 16762: unsigned :4;
[; ;pic18f27j53.h: 16763: unsigned EVPOL12 :1;
[; ;pic18f27j53.h: 16764: };
[; ;pic18f27j53.h: 16765: } CM2CONbits_t;
[; ;pic18f27j53.h: 16766: extern volatile CM2CONbits_t CM2CONbits @ 0xFD1;
[; ;pic18f27j53.h: 16859: typedef union {
[; ;pic18f27j53.h: 16860: struct {
[; ;pic18f27j53.h: 16861: unsigned CCH :2;
[; ;pic18f27j53.h: 16862: unsigned CREF :1;
[; ;pic18f27j53.h: 16863: unsigned EVPOL :2;
[; ;pic18f27j53.h: 16864: unsigned CPOL :1;
[; ;pic18f27j53.h: 16865: unsigned COE :1;
[; ;pic18f27j53.h: 16866: unsigned CON :1;
[; ;pic18f27j53.h: 16867: };
[; ;pic18f27j53.h: 16868: struct {
[; ;pic18f27j53.h: 16869: unsigned CCH0 :1;
[; ;pic18f27j53.h: 16870: unsigned CCH1 :1;
[; ;pic18f27j53.h: 16871: unsigned :1;
[; ;pic18f27j53.h: 16872: unsigned EVPOL0 :1;
[; ;pic18f27j53.h: 16873: unsigned EVPOL1 :1;
[; ;pic18f27j53.h: 16874: };
[; ;pic18f27j53.h: 16875: struct {
[; ;pic18f27j53.h: 16876: unsigned CCH02 :1;
[; ;pic18f27j53.h: 16877: };
[; ;pic18f27j53.h: 16878: struct {
[; ;pic18f27j53.h: 16879: unsigned :1;
[; ;pic18f27j53.h: 16880: unsigned CCH12 :1;
[; ;pic18f27j53.h: 16881: };
[; ;pic18f27j53.h: 16882: struct {
[; ;pic18f27j53.h: 16883: unsigned :6;
[; ;pic18f27j53.h: 16884: unsigned COE2 :1;
[; ;pic18f27j53.h: 16885: };
[; ;pic18f27j53.h: 16886: struct {
[; ;pic18f27j53.h: 16887: unsigned :7;
[; ;pic18f27j53.h: 16888: unsigned CON2 :1;
[; ;pic18f27j53.h: 16889: };
[; ;pic18f27j53.h: 16890: struct {
[; ;pic18f27j53.h: 16891: unsigned :5;
[; ;pic18f27j53.h: 16892: unsigned CPOL2 :1;
[; ;pic18f27j53.h: 16893: };
[; ;pic18f27j53.h: 16894: struct {
[; ;pic18f27j53.h: 16895: unsigned :2;
[; ;pic18f27j53.h: 16896: unsigned CREF2 :1;
[; ;pic18f27j53.h: 16897: };
[; ;pic18f27j53.h: 16898: struct {
[; ;pic18f27j53.h: 16899: unsigned :3;
[; ;pic18f27j53.h: 16900: unsigned EVPOL02 :1;
[; ;pic18f27j53.h: 16901: };
[; ;pic18f27j53.h: 16902: struct {
[; ;pic18f27j53.h: 16903: unsigned :4;
[; ;pic18f27j53.h: 16904: unsigned EVPOL12 :1;
[; ;pic18f27j53.h: 16905: };
[; ;pic18f27j53.h: 16906: } CM2CON1bits_t;
[; ;pic18f27j53.h: 16907: extern volatile CM2CON1bits_t CM2CON1bits @ 0xFD1;
[; ;pic18f27j53.h: 17001: extern volatile unsigned char CM1CON @ 0xFD2;
"17003
[; ;pic18f27j53.h: 17003: asm("CM1CON equ 0FD2h");
[; <" CM1CON equ 0FD2h ;# ">
[; ;pic18f27j53.h: 17006: extern volatile unsigned char CM1CON1 @ 0xFD2;
"17008
[; ;pic18f27j53.h: 17008: asm("CM1CON1 equ 0FD2h");
[; <" CM1CON1 equ 0FD2h ;# ">
[; ;pic18f27j53.h: 17011: typedef union {
[; ;pic18f27j53.h: 17012: struct {
[; ;pic18f27j53.h: 17013: unsigned CCH :2;
[; ;pic18f27j53.h: 17014: unsigned CREF :1;
[; ;pic18f27j53.h: 17015: unsigned EVPOL :2;
[; ;pic18f27j53.h: 17016: unsigned CPOL :1;
[; ;pic18f27j53.h: 17017: unsigned COE :1;
[; ;pic18f27j53.h: 17018: unsigned CON :1;
[; ;pic18f27j53.h: 17019: };
[; ;pic18f27j53.h: 17020: struct {
[; ;pic18f27j53.h: 17021: unsigned CCH0 :1;
[; ;pic18f27j53.h: 17022: unsigned CCH1 :1;
[; ;pic18f27j53.h: 17023: unsigned :1;
[; ;pic18f27j53.h: 17024: unsigned EVPOL0 :1;
[; ;pic18f27j53.h: 17025: unsigned EVPOL1 :1;
[; ;pic18f27j53.h: 17026: };
[; ;pic18f27j53.h: 17027: struct {
[; ;pic18f27j53.h: 17028: unsigned C1CH0 :1;
[; ;pic18f27j53.h: 17029: };
[; ;pic18f27j53.h: 17030: struct {
[; ;pic18f27j53.h: 17031: unsigned :1;
[; ;pic18f27j53.h: 17032: unsigned C1CH1 :1;
[; ;pic18f27j53.h: 17033: };
[; ;pic18f27j53.h: 17034: struct {
[; ;pic18f27j53.h: 17035: unsigned CCH01 :1;
[; ;pic18f27j53.h: 17036: };
[; ;pic18f27j53.h: 17037: struct {
[; ;pic18f27j53.h: 17038: unsigned :1;
[; ;pic18f27j53.h: 17039: unsigned CCH11 :1;
[; ;pic18f27j53.h: 17040: };
[; ;pic18f27j53.h: 17041: struct {
[; ;pic18f27j53.h: 17042: unsigned :6;
[; ;pic18f27j53.h: 17043: unsigned COE1 :1;
[; ;pic18f27j53.h: 17044: };
[; ;pic18f27j53.h: 17045: struct {
[; ;pic18f27j53.h: 17046: unsigned :7;
[; ;pic18f27j53.h: 17047: unsigned CON1 :1;
[; ;pic18f27j53.h: 17048: };
[; ;pic18f27j53.h: 17049: struct {
[; ;pic18f27j53.h: 17050: unsigned :5;
[; ;pic18f27j53.h: 17051: unsigned CPOL1 :1;
[; ;pic18f27j53.h: 17052: };
[; ;pic18f27j53.h: 17053: struct {
[; ;pic18f27j53.h: 17054: unsigned :2;
[; ;pic18f27j53.h: 17055: unsigned CREF1 :1;
[; ;pic18f27j53.h: 17056: };
[; ;pic18f27j53.h: 17057: struct {
[; ;pic18f27j53.h: 17058: unsigned :3;
[; ;pic18f27j53.h: 17059: unsigned EVPOL01 :1;
[; ;pic18f27j53.h: 17060: };
[; ;pic18f27j53.h: 17061: struct {
[; ;pic18f27j53.h: 17062: unsigned :4;
[; ;pic18f27j53.h: 17063: unsigned EVPOL11 :1;
[; ;pic18f27j53.h: 17064: };
[; ;pic18f27j53.h: 17065: } CM1CONbits_t;
[; ;pic18f27j53.h: 17066: extern volatile CM1CONbits_t CM1CONbits @ 0xFD2;
[; ;pic18f27j53.h: 17169: typedef union {
[; ;pic18f27j53.h: 17170: struct {
[; ;pic18f27j53.h: 17171: unsigned CCH :2;
[; ;pic18f27j53.h: 17172: unsigned CREF :1;
[; ;pic18f27j53.h: 17173: unsigned EVPOL :2;
[; ;pic18f27j53.h: 17174: unsigned CPOL :1;
[; ;pic18f27j53.h: 17175: unsigned COE :1;
[; ;pic18f27j53.h: 17176: unsigned CON :1;
[; ;pic18f27j53.h: 17177: };
[; ;pic18f27j53.h: 17178: struct {
[; ;pic18f27j53.h: 17179: unsigned CCH0 :1;
[; ;pic18f27j53.h: 17180: unsigned CCH1 :1;
[; ;pic18f27j53.h: 17181: unsigned :1;
[; ;pic18f27j53.h: 17182: unsigned EVPOL0 :1;
[; ;pic18f27j53.h: 17183: unsigned EVPOL1 :1;
[; ;pic18f27j53.h: 17184: };
[; ;pic18f27j53.h: 17185: struct {
[; ;pic18f27j53.h: 17186: unsigned C1CH0 :1;
[; ;pic18f27j53.h: 17187: };
[; ;pic18f27j53.h: 17188: struct {
[; ;pic18f27j53.h: 17189: unsigned :1;
[; ;pic18f27j53.h: 17190: unsigned C1CH1 :1;
[; ;pic18f27j53.h: 17191: };
[; ;pic18f27j53.h: 17192: struct {
[; ;pic18f27j53.h: 17193: unsigned CCH01 :1;
[; ;pic18f27j53.h: 17194: };
[; ;pic18f27j53.h: 17195: struct {
[; ;pic18f27j53.h: 17196: unsigned :1;
[; ;pic18f27j53.h: 17197: unsigned CCH11 :1;
[; ;pic18f27j53.h: 17198: };
[; ;pic18f27j53.h: 17199: struct {
[; ;pic18f27j53.h: 17200: unsigned :6;
[; ;pic18f27j53.h: 17201: unsigned COE1 :1;
[; ;pic18f27j53.h: 17202: };
[; ;pic18f27j53.h: 17203: struct {
[; ;pic18f27j53.h: 17204: unsigned :7;
[; ;pic18f27j53.h: 17205: unsigned CON1 :1;
[; ;pic18f27j53.h: 17206: };
[; ;pic18f27j53.h: 17207: struct {
[; ;pic18f27j53.h: 17208: unsigned :5;
[; ;pic18f27j53.h: 17209: unsigned CPOL1 :1;
[; ;pic18f27j53.h: 17210: };
[; ;pic18f27j53.h: 17211: struct {
[; ;pic18f27j53.h: 17212: unsigned :2;
[; ;pic18f27j53.h: 17213: unsigned CREF1 :1;
[; ;pic18f27j53.h: 17214: };
[; ;pic18f27j53.h: 17215: struct {
[; ;pic18f27j53.h: 17216: unsigned :3;
[; ;pic18f27j53.h: 17217: unsigned EVPOL01 :1;
[; ;pic18f27j53.h: 17218: };
[; ;pic18f27j53.h: 17219: struct {
[; ;pic18f27j53.h: 17220: unsigned :4;
[; ;pic18f27j53.h: 17221: unsigned EVPOL11 :1;
[; ;pic18f27j53.h: 17222: };
[; ;pic18f27j53.h: 17223: } CM1CON1bits_t;
[; ;pic18f27j53.h: 17224: extern volatile CM1CON1bits_t CM1CON1bits @ 0xFD2;
[; ;pic18f27j53.h: 17328: extern volatile unsigned char OSCCON @ 0xFD3;
"17330
[; ;pic18f27j53.h: 17330: asm("OSCCON equ 0FD3h");
[; <" OSCCON equ 0FD3h ;# ">
[; ;pic18f27j53.h: 17333: typedef union {
[; ;pic18f27j53.h: 17334: struct {
[; ;pic18f27j53.h: 17335: unsigned SCS :2;
[; ;pic18f27j53.h: 17336: unsigned FLTS :1;
[; ;pic18f27j53.h: 17337: unsigned OSTS :1;
[; ;pic18f27j53.h: 17338: unsigned IRCF :3;
[; ;pic18f27j53.h: 17339: unsigned IDLEN :1;
[; ;pic18f27j53.h: 17340: };
[; ;pic18f27j53.h: 17341: struct {
[; ;pic18f27j53.h: 17342: unsigned SCS0 :1;
[; ;pic18f27j53.h: 17343: unsigned SCS1 :1;
[; ;pic18f27j53.h: 17344: unsigned :2;
[; ;pic18f27j53.h: 17345: unsigned IRCF0 :1;
[; ;pic18f27j53.h: 17346: unsigned IRCF1 :1;
[; ;pic18f27j53.h: 17347: unsigned IRCF2 :1;
[; ;pic18f27j53.h: 17348: };
[; ;pic18f27j53.h: 17349: } OSCCONbits_t;
[; ;pic18f27j53.h: 17350: extern volatile OSCCONbits_t OSCCONbits @ 0xFD3;
[; ;pic18f27j53.h: 17404: extern volatile unsigned char T0CON @ 0xFD5;
"17406
[; ;pic18f27j53.h: 17406: asm("T0CON equ 0FD5h");
[; <" T0CON equ 0FD5h ;# ">
[; ;pic18f27j53.h: 17409: typedef union {
[; ;pic18f27j53.h: 17410: struct {
[; ;pic18f27j53.h: 17411: unsigned T0PS :3;
[; ;pic18f27j53.h: 17412: unsigned PSA :1;
[; ;pic18f27j53.h: 17413: unsigned T0SE :1;
[; ;pic18f27j53.h: 17414: unsigned T0CS :1;
[; ;pic18f27j53.h: 17415: unsigned T08BIT :1;
[; ;pic18f27j53.h: 17416: unsigned TMR0ON :1;
[; ;pic18f27j53.h: 17417: };
[; ;pic18f27j53.h: 17418: struct {
[; ;pic18f27j53.h: 17419: unsigned T0PS0 :1;
[; ;pic18f27j53.h: 17420: unsigned T0PS1 :1;
[; ;pic18f27j53.h: 17421: unsigned T0PS2 :1;
[; ;pic18f27j53.h: 17422: };
[; ;pic18f27j53.h: 17423: } T0CONbits_t;
[; ;pic18f27j53.h: 17424: extern volatile T0CONbits_t T0CONbits @ 0xFD5;
[; ;pic18f27j53.h: 17473: extern volatile unsigned short TMR0 @ 0xFD6;
"17475
[; ;pic18f27j53.h: 17475: asm("TMR0 equ 0FD6h");
[; <" TMR0 equ 0FD6h ;# ">
[; ;pic18f27j53.h: 17479: extern volatile unsigned char TMR0L @ 0xFD6;
"17481
[; ;pic18f27j53.h: 17481: asm("TMR0L equ 0FD6h");
[; <" TMR0L equ 0FD6h ;# ">
[; ;pic18f27j53.h: 17484: typedef union {
[; ;pic18f27j53.h: 17485: struct {
[; ;pic18f27j53.h: 17486: unsigned TMR0L :8;
[; ;pic18f27j53.h: 17487: };
[; ;pic18f27j53.h: 17488: } TMR0Lbits_t;
[; ;pic18f27j53.h: 17489: extern volatile TMR0Lbits_t TMR0Lbits @ 0xFD6;
[; ;pic18f27j53.h: 17498: extern volatile unsigned char TMR0H @ 0xFD7;
"17500
[; ;pic18f27j53.h: 17500: asm("TMR0H equ 0FD7h");
[; <" TMR0H equ 0FD7h ;# ">
[; ;pic18f27j53.h: 17503: typedef union {
[; ;pic18f27j53.h: 17504: struct {
[; ;pic18f27j53.h: 17505: unsigned TMR0H :8;
[; ;pic18f27j53.h: 17506: };
[; ;pic18f27j53.h: 17507: } TMR0Hbits_t;
[; ;pic18f27j53.h: 17508: extern volatile TMR0Hbits_t TMR0Hbits @ 0xFD7;
[; ;pic18f27j53.h: 17517: extern volatile unsigned char STATUS @ 0xFD8;
"17519
[; ;pic18f27j53.h: 17519: asm("STATUS equ 0FD8h");
[; <" STATUS equ 0FD8h ;# ">
[; ;pic18f27j53.h: 17522: typedef union {
[; ;pic18f27j53.h: 17523: struct {
[; ;pic18f27j53.h: 17524: unsigned C :1;
[; ;pic18f27j53.h: 17525: unsigned DC :1;
[; ;pic18f27j53.h: 17526: unsigned Z :1;
[; ;pic18f27j53.h: 17527: unsigned OV :1;
[; ;pic18f27j53.h: 17528: unsigned N :1;
[; ;pic18f27j53.h: 17529: };
[; ;pic18f27j53.h: 17530: struct {
[; ;pic18f27j53.h: 17531: unsigned CARRY :1;
[; ;pic18f27j53.h: 17532: };
[; ;pic18f27j53.h: 17533: struct {
[; ;pic18f27j53.h: 17534: unsigned :4;
[; ;pic18f27j53.h: 17535: unsigned NEGATIVE :1;
[; ;pic18f27j53.h: 17536: };
[; ;pic18f27j53.h: 17537: struct {
[; ;pic18f27j53.h: 17538: unsigned :3;
[; ;pic18f27j53.h: 17539: unsigned OVERFLOW :1;
[; ;pic18f27j53.h: 17540: };
[; ;pic18f27j53.h: 17541: struct {
[; ;pic18f27j53.h: 17542: unsigned :2;
[; ;pic18f27j53.h: 17543: unsigned ZERO :1;
[; ;pic18f27j53.h: 17544: };
[; ;pic18f27j53.h: 17545: } STATUSbits_t;
[; ;pic18f27j53.h: 17546: extern volatile STATUSbits_t STATUSbits @ 0xFD8;
[; ;pic18f27j53.h: 17595: extern volatile unsigned short FSR2 @ 0xFD9;
"17597
[; ;pic18f27j53.h: 17597: asm("FSR2 equ 0FD9h");
[; <" FSR2 equ 0FD9h ;# ">
[; ;pic18f27j53.h: 17601: extern volatile unsigned char FSR2L @ 0xFD9;
"17603
[; ;pic18f27j53.h: 17603: asm("FSR2L equ 0FD9h");
[; <" FSR2L equ 0FD9h ;# ">
[; ;pic18f27j53.h: 17606: typedef union {
[; ;pic18f27j53.h: 17607: struct {
[; ;pic18f27j53.h: 17608: unsigned FSR2L :8;
[; ;pic18f27j53.h: 17609: };
[; ;pic18f27j53.h: 17610: } FSR2Lbits_t;
[; ;pic18f27j53.h: 17611: extern volatile FSR2Lbits_t FSR2Lbits @ 0xFD9;
[; ;pic18f27j53.h: 17620: extern volatile unsigned char FSR2H @ 0xFDA;
"17622
[; ;pic18f27j53.h: 17622: asm("FSR2H equ 0FDAh");
[; <" FSR2H equ 0FDAh ;# ">
[; ;pic18f27j53.h: 17626: extern volatile unsigned char PLUSW2 @ 0xFDB;
"17628
[; ;pic18f27j53.h: 17628: asm("PLUSW2 equ 0FDBh");
[; <" PLUSW2 equ 0FDBh ;# ">
[; ;pic18f27j53.h: 17631: typedef union {
[; ;pic18f27j53.h: 17632: struct {
[; ;pic18f27j53.h: 17633: unsigned PLUSW2 :8;
[; ;pic18f27j53.h: 17634: };
[; ;pic18f27j53.h: 17635: } PLUSW2bits_t;
[; ;pic18f27j53.h: 17636: extern volatile PLUSW2bits_t PLUSW2bits @ 0xFDB;
[; ;pic18f27j53.h: 17645: extern volatile unsigned char PREINC2 @ 0xFDC;
"17647
[; ;pic18f27j53.h: 17647: asm("PREINC2 equ 0FDCh");
[; <" PREINC2 equ 0FDCh ;# ">
[; ;pic18f27j53.h: 17650: typedef union {
[; ;pic18f27j53.h: 17651: struct {
[; ;pic18f27j53.h: 17652: unsigned PREINC2 :8;
[; ;pic18f27j53.h: 17653: };
[; ;pic18f27j53.h: 17654: } PREINC2bits_t;
[; ;pic18f27j53.h: 17655: extern volatile PREINC2bits_t PREINC2bits @ 0xFDC;
[; ;pic18f27j53.h: 17664: extern volatile unsigned char POSTDEC2 @ 0xFDD;
"17666
[; ;pic18f27j53.h: 17666: asm("POSTDEC2 equ 0FDDh");
[; <" POSTDEC2 equ 0FDDh ;# ">
[; ;pic18f27j53.h: 17669: typedef union {
[; ;pic18f27j53.h: 17670: struct {
[; ;pic18f27j53.h: 17671: unsigned POSTDEC2 :8;
[; ;pic18f27j53.h: 17672: };
[; ;pic18f27j53.h: 17673: } POSTDEC2bits_t;
[; ;pic18f27j53.h: 17674: extern volatile POSTDEC2bits_t POSTDEC2bits @ 0xFDD;
[; ;pic18f27j53.h: 17683: extern volatile unsigned char POSTINC2 @ 0xFDE;
"17685
[; ;pic18f27j53.h: 17685: asm("POSTINC2 equ 0FDEh");
[; <" POSTINC2 equ 0FDEh ;# ">
[; ;pic18f27j53.h: 17688: typedef union {
[; ;pic18f27j53.h: 17689: struct {
[; ;pic18f27j53.h: 17690: unsigned POSTINC2 :8;
[; ;pic18f27j53.h: 17691: };
[; ;pic18f27j53.h: 17692: } POSTINC2bits_t;
[; ;pic18f27j53.h: 17693: extern volatile POSTINC2bits_t POSTINC2bits @ 0xFDE;
[; ;pic18f27j53.h: 17702: extern volatile unsigned char INDF2 @ 0xFDF;
"17704
[; ;pic18f27j53.h: 17704: asm("INDF2 equ 0FDFh");
[; <" INDF2 equ 0FDFh ;# ">
[; ;pic18f27j53.h: 17707: typedef union {
[; ;pic18f27j53.h: 17708: struct {
[; ;pic18f27j53.h: 17709: unsigned INDF2 :8;
[; ;pic18f27j53.h: 17710: };
[; ;pic18f27j53.h: 17711: } INDF2bits_t;
[; ;pic18f27j53.h: 17712: extern volatile INDF2bits_t INDF2bits @ 0xFDF;
[; ;pic18f27j53.h: 17721: extern volatile unsigned char BSR @ 0xFE0;
"17723
[; ;pic18f27j53.h: 17723: asm("BSR equ 0FE0h");
[; <" BSR equ 0FE0h ;# ">
[; ;pic18f27j53.h: 17727: extern volatile unsigned short FSR1 @ 0xFE1;
"17729
[; ;pic18f27j53.h: 17729: asm("FSR1 equ 0FE1h");
[; <" FSR1 equ 0FE1h ;# ">
[; ;pic18f27j53.h: 17733: extern volatile unsigned char FSR1L @ 0xFE1;
"17735
[; ;pic18f27j53.h: 17735: asm("FSR1L equ 0FE1h");
[; <" FSR1L equ 0FE1h ;# ">
[; ;pic18f27j53.h: 17738: typedef union {
[; ;pic18f27j53.h: 17739: struct {
[; ;pic18f27j53.h: 17740: unsigned FSR1L :8;
[; ;pic18f27j53.h: 17741: };
[; ;pic18f27j53.h: 17742: } FSR1Lbits_t;
[; ;pic18f27j53.h: 17743: extern volatile FSR1Lbits_t FSR1Lbits @ 0xFE1;
[; ;pic18f27j53.h: 17752: extern volatile unsigned char FSR1H @ 0xFE2;
"17754
[; ;pic18f27j53.h: 17754: asm("FSR1H equ 0FE2h");
[; <" FSR1H equ 0FE2h ;# ">
[; ;pic18f27j53.h: 17758: extern volatile unsigned char PLUSW1 @ 0xFE3;
"17760
[; ;pic18f27j53.h: 17760: asm("PLUSW1 equ 0FE3h");
[; <" PLUSW1 equ 0FE3h ;# ">
[; ;pic18f27j53.h: 17763: typedef union {
[; ;pic18f27j53.h: 17764: struct {
[; ;pic18f27j53.h: 17765: unsigned PLUSW1 :8;
[; ;pic18f27j53.h: 17766: };
[; ;pic18f27j53.h: 17767: } PLUSW1bits_t;
[; ;pic18f27j53.h: 17768: extern volatile PLUSW1bits_t PLUSW1bits @ 0xFE3;
[; ;pic18f27j53.h: 17777: extern volatile unsigned char PREINC1 @ 0xFE4;
"17779
[; ;pic18f27j53.h: 17779: asm("PREINC1 equ 0FE4h");
[; <" PREINC1 equ 0FE4h ;# ">
[; ;pic18f27j53.h: 17782: typedef union {
[; ;pic18f27j53.h: 17783: struct {
[; ;pic18f27j53.h: 17784: unsigned PREINC1 :8;
[; ;pic18f27j53.h: 17785: };
[; ;pic18f27j53.h: 17786: } PREINC1bits_t;
[; ;pic18f27j53.h: 17787: extern volatile PREINC1bits_t PREINC1bits @ 0xFE4;
[; ;pic18f27j53.h: 17796: extern volatile unsigned char POSTDEC1 @ 0xFE5;
"17798
[; ;pic18f27j53.h: 17798: asm("POSTDEC1 equ 0FE5h");
[; <" POSTDEC1 equ 0FE5h ;# ">
[; ;pic18f27j53.h: 17801: typedef union {
[; ;pic18f27j53.h: 17802: struct {
[; ;pic18f27j53.h: 17803: unsigned POSTDEC1 :8;
[; ;pic18f27j53.h: 17804: };
[; ;pic18f27j53.h: 17805: } POSTDEC1bits_t;
[; ;pic18f27j53.h: 17806: extern volatile POSTDEC1bits_t POSTDEC1bits @ 0xFE5;
[; ;pic18f27j53.h: 17815: extern volatile unsigned char POSTINC1 @ 0xFE6;
"17817
[; ;pic18f27j53.h: 17817: asm("POSTINC1 equ 0FE6h");
[; <" POSTINC1 equ 0FE6h ;# ">
[; ;pic18f27j53.h: 17820: typedef union {
[; ;pic18f27j53.h: 17821: struct {
[; ;pic18f27j53.h: 17822: unsigned POSTINC1 :8;
[; ;pic18f27j53.h: 17823: };
[; ;pic18f27j53.h: 17824: } POSTINC1bits_t;
[; ;pic18f27j53.h: 17825: extern volatile POSTINC1bits_t POSTINC1bits @ 0xFE6;
[; ;pic18f27j53.h: 17834: extern volatile unsigned char INDF1 @ 0xFE7;
"17836
[; ;pic18f27j53.h: 17836: asm("INDF1 equ 0FE7h");
[; <" INDF1 equ 0FE7h ;# ">
[; ;pic18f27j53.h: 17839: typedef union {
[; ;pic18f27j53.h: 17840: struct {
[; ;pic18f27j53.h: 17841: unsigned INDF1 :8;
[; ;pic18f27j53.h: 17842: };
[; ;pic18f27j53.h: 17843: } INDF1bits_t;
[; ;pic18f27j53.h: 17844: extern volatile INDF1bits_t INDF1bits @ 0xFE7;
[; ;pic18f27j53.h: 17853: extern volatile unsigned char WREG @ 0xFE8;
"17855
[; ;pic18f27j53.h: 17855: asm("WREG equ 0FE8h");
[; <" WREG equ 0FE8h ;# ">
[; ;pic18f27j53.h: 17858: typedef union {
[; ;pic18f27j53.h: 17859: struct {
[; ;pic18f27j53.h: 17860: unsigned WREG :8;
[; ;pic18f27j53.h: 17861: };
[; ;pic18f27j53.h: 17862: } WREGbits_t;
[; ;pic18f27j53.h: 17863: extern volatile WREGbits_t WREGbits @ 0xFE8;
[; ;pic18f27j53.h: 17872: extern volatile unsigned short FSR0 @ 0xFE9;
"17874
[; ;pic18f27j53.h: 17874: asm("FSR0 equ 0FE9h");
[; <" FSR0 equ 0FE9h ;# ">
[; ;pic18f27j53.h: 17878: extern volatile unsigned char FSR0L @ 0xFE9;
"17880
[; ;pic18f27j53.h: 17880: asm("FSR0L equ 0FE9h");
[; <" FSR0L equ 0FE9h ;# ">
[; ;pic18f27j53.h: 17883: typedef union {
[; ;pic18f27j53.h: 17884: struct {
[; ;pic18f27j53.h: 17885: unsigned FSR0L :8;
[; ;pic18f27j53.h: 17886: };
[; ;pic18f27j53.h: 17887: } FSR0Lbits_t;
[; ;pic18f27j53.h: 17888: extern volatile FSR0Lbits_t FSR0Lbits @ 0xFE9;
[; ;pic18f27j53.h: 17897: extern volatile unsigned char FSR0H @ 0xFEA;
"17899
[; ;pic18f27j53.h: 17899: asm("FSR0H equ 0FEAh");
[; <" FSR0H equ 0FEAh ;# ">
[; ;pic18f27j53.h: 17903: extern volatile unsigned char PLUSW0 @ 0xFEB;
"17905
[; ;pic18f27j53.h: 17905: asm("PLUSW0 equ 0FEBh");
[; <" PLUSW0 equ 0FEBh ;# ">
[; ;pic18f27j53.h: 17908: typedef union {
[; ;pic18f27j53.h: 17909: struct {
[; ;pic18f27j53.h: 17910: unsigned PLUSW0 :8;
[; ;pic18f27j53.h: 17911: };
[; ;pic18f27j53.h: 17912: } PLUSW0bits_t;
[; ;pic18f27j53.h: 17913: extern volatile PLUSW0bits_t PLUSW0bits @ 0xFEB;
[; ;pic18f27j53.h: 17922: extern volatile unsigned char PREINC0 @ 0xFEC;
"17924
[; ;pic18f27j53.h: 17924: asm("PREINC0 equ 0FECh");
[; <" PREINC0 equ 0FECh ;# ">
[; ;pic18f27j53.h: 17927: typedef union {
[; ;pic18f27j53.h: 17928: struct {
[; ;pic18f27j53.h: 17929: unsigned PREINC0 :8;
[; ;pic18f27j53.h: 17930: };
[; ;pic18f27j53.h: 17931: } PREINC0bits_t;
[; ;pic18f27j53.h: 17932: extern volatile PREINC0bits_t PREINC0bits @ 0xFEC;
[; ;pic18f27j53.h: 17941: extern volatile unsigned char POSTDEC0 @ 0xFED;
"17943
[; ;pic18f27j53.h: 17943: asm("POSTDEC0 equ 0FEDh");
[; <" POSTDEC0 equ 0FEDh ;# ">
[; ;pic18f27j53.h: 17946: typedef union {
[; ;pic18f27j53.h: 17947: struct {
[; ;pic18f27j53.h: 17948: unsigned POSTDEC0 :8;
[; ;pic18f27j53.h: 17949: };
[; ;pic18f27j53.h: 17950: } POSTDEC0bits_t;
[; ;pic18f27j53.h: 17951: extern volatile POSTDEC0bits_t POSTDEC0bits @ 0xFED;
[; ;pic18f27j53.h: 17960: extern volatile unsigned char POSTINC0 @ 0xFEE;
"17962
[; ;pic18f27j53.h: 17962: asm("POSTINC0 equ 0FEEh");
[; <" POSTINC0 equ 0FEEh ;# ">
[; ;pic18f27j53.h: 17965: typedef union {
[; ;pic18f27j53.h: 17966: struct {
[; ;pic18f27j53.h: 17967: unsigned POSTINC0 :8;
[; ;pic18f27j53.h: 17968: };
[; ;pic18f27j53.h: 17969: } POSTINC0bits_t;
[; ;pic18f27j53.h: 17970: extern volatile POSTINC0bits_t POSTINC0bits @ 0xFEE;
[; ;pic18f27j53.h: 17979: extern volatile unsigned char INDF0 @ 0xFEF;
"17981
[; ;pic18f27j53.h: 17981: asm("INDF0 equ 0FEFh");
[; <" INDF0 equ 0FEFh ;# ">
[; ;pic18f27j53.h: 17984: typedef union {
[; ;pic18f27j53.h: 17985: struct {
[; ;pic18f27j53.h: 17986: unsigned INDF0 :8;
[; ;pic18f27j53.h: 17987: };
[; ;pic18f27j53.h: 17988: } INDF0bits_t;
[; ;pic18f27j53.h: 17989: extern volatile INDF0bits_t INDF0bits @ 0xFEF;
[; ;pic18f27j53.h: 17998: extern volatile unsigned char INTCON3 @ 0xFF0;
"18000
[; ;pic18f27j53.h: 18000: asm("INTCON3 equ 0FF0h");
[; <" INTCON3 equ 0FF0h ;# ">
[; ;pic18f27j53.h: 18003: typedef union {
[; ;pic18f27j53.h: 18004: struct {
[; ;pic18f27j53.h: 18005: unsigned INT1IF :1;
[; ;pic18f27j53.h: 18006: unsigned INT2IF :1;
[; ;pic18f27j53.h: 18007: unsigned INT3IF :1;
[; ;pic18f27j53.h: 18008: unsigned INT1IE :1;
[; ;pic18f27j53.h: 18009: unsigned INT2IE :1;
[; ;pic18f27j53.h: 18010: unsigned INT3IE :1;
[; ;pic18f27j53.h: 18011: unsigned INT1IP :1;
[; ;pic18f27j53.h: 18012: unsigned INT2IP :1;
[; ;pic18f27j53.h: 18013: };
[; ;pic18f27j53.h: 18014: struct {
[; ;pic18f27j53.h: 18015: unsigned INT1F :1;
[; ;pic18f27j53.h: 18016: unsigned INT2F :1;
[; ;pic18f27j53.h: 18017: unsigned INT3F :1;
[; ;pic18f27j53.h: 18018: unsigned INT1E :1;
[; ;pic18f27j53.h: 18019: unsigned INT2E :1;
[; ;pic18f27j53.h: 18020: unsigned INT3E :1;
[; ;pic18f27j53.h: 18021: unsigned INT1P :1;
[; ;pic18f27j53.h: 18022: unsigned INT2P :1;
[; ;pic18f27j53.h: 18023: };
[; ;pic18f27j53.h: 18024: } INTCON3bits_t;
[; ;pic18f27j53.h: 18025: extern volatile INTCON3bits_t INTCON3bits @ 0xFF0;
[; ;pic18f27j53.h: 18109: extern volatile unsigned char INTCON2 @ 0xFF1;
"18111
[; ;pic18f27j53.h: 18111: asm("INTCON2 equ 0FF1h");
[; <" INTCON2 equ 0FF1h ;# ">
[; ;pic18f27j53.h: 18114: typedef union {
[; ;pic18f27j53.h: 18115: struct {
[; ;pic18f27j53.h: 18116: unsigned :7;
[; ;pic18f27j53.h: 18117: unsigned NOT_RBPU :1;
[; ;pic18f27j53.h: 18118: };
[; ;pic18f27j53.h: 18119: struct {
[; ;pic18f27j53.h: 18120: unsigned RBIP :1;
[; ;pic18f27j53.h: 18121: unsigned INT3IP :1;
[; ;pic18f27j53.h: 18122: unsigned TMR0IP :1;
[; ;pic18f27j53.h: 18123: unsigned INTEDG3 :1;
[; ;pic18f27j53.h: 18124: unsigned INTEDG2 :1;
[; ;pic18f27j53.h: 18125: unsigned INTEDG1 :1;
[; ;pic18f27j53.h: 18126: unsigned INTEDG0 :1;
[; ;pic18f27j53.h: 18127: unsigned nRBPU :1;
[; ;pic18f27j53.h: 18128: };
[; ;pic18f27j53.h: 18129: struct {
[; ;pic18f27j53.h: 18130: unsigned :1;
[; ;pic18f27j53.h: 18131: unsigned INT3P :1;
[; ;pic18f27j53.h: 18132: unsigned T0IP :1;
[; ;pic18f27j53.h: 18133: unsigned :4;
[; ;pic18f27j53.h: 18134: unsigned RBPU :1;
[; ;pic18f27j53.h: 18135: };
[; ;pic18f27j53.h: 18136: } INTCON2bits_t;
[; ;pic18f27j53.h: 18137: extern volatile INTCON2bits_t INTCON2bits @ 0xFF1;
[; ;pic18f27j53.h: 18201: extern volatile unsigned char INTCON @ 0xFF2;
"18203
[; ;pic18f27j53.h: 18203: asm("INTCON equ 0FF2h");
[; <" INTCON equ 0FF2h ;# ">
[; ;pic18f27j53.h: 18206: typedef union {
[; ;pic18f27j53.h: 18207: struct {
[; ;pic18f27j53.h: 18208: unsigned RBIF :1;
[; ;pic18f27j53.h: 18209: unsigned INT0IF :1;
[; ;pic18f27j53.h: 18210: unsigned TMR0IF :1;
[; ;pic18f27j53.h: 18211: unsigned RBIE :1;
[; ;pic18f27j53.h: 18212: unsigned INT0IE :1;
[; ;pic18f27j53.h: 18213: unsigned TMR0IE :1;
[; ;pic18f27j53.h: 18214: unsigned PEIE_GIEL :1;
[; ;pic18f27j53.h: 18215: unsigned GIE_GIEH :1;
[; ;pic18f27j53.h: 18216: };
[; ;pic18f27j53.h: 18217: struct {
[; ;pic18f27j53.h: 18218: unsigned :1;
[; ;pic18f27j53.h: 18219: unsigned INT0F :1;
[; ;pic18f27j53.h: 18220: unsigned T0IF :1;
[; ;pic18f27j53.h: 18221: unsigned :1;
[; ;pic18f27j53.h: 18222: unsigned INT0E :1;
[; ;pic18f27j53.h: 18223: unsigned T0IE :1;
[; ;pic18f27j53.h: 18224: unsigned PEIE :1;
[; ;pic18f27j53.h: 18225: unsigned GIE :1;
[; ;pic18f27j53.h: 18226: };
[; ;pic18f27j53.h: 18227: struct {
[; ;pic18f27j53.h: 18228: unsigned :6;
[; ;pic18f27j53.h: 18229: unsigned GIEL :1;
[; ;pic18f27j53.h: 18230: unsigned GIEH :1;
[; ;pic18f27j53.h: 18231: };
[; ;pic18f27j53.h: 18232: struct {
[; ;pic18f27j53.h: 18233: unsigned :1;
[; ;pic18f27j53.h: 18234: unsigned INT0F :1;
[; ;pic18f27j53.h: 18235: unsigned T0IF :1;
[; ;pic18f27j53.h: 18236: unsigned :1;
[; ;pic18f27j53.h: 18237: unsigned INT0E :1;
[; ;pic18f27j53.h: 18238: unsigned T0IE :1;
[; ;pic18f27j53.h: 18239: unsigned PEIE :1;
[; ;pic18f27j53.h: 18240: unsigned GIE :1;
[; ;pic18f27j53.h: 18241: };
[; ;pic18f27j53.h: 18242: struct {
[; ;pic18f27j53.h: 18243: unsigned :6;
[; ;pic18f27j53.h: 18244: unsigned GIEL :1;
[; ;pic18f27j53.h: 18245: unsigned GIEH :1;
[; ;pic18f27j53.h: 18246: };
[; ;pic18f27j53.h: 18247: } INTCONbits_t;
[; ;pic18f27j53.h: 18248: extern volatile INTCONbits_t INTCONbits @ 0xFF2;
[; ;pic18f27j53.h: 18332: extern volatile unsigned short PROD @ 0xFF3;
"18334
[; ;pic18f27j53.h: 18334: asm("PROD equ 0FF3h");
[; <" PROD equ 0FF3h ;# ">
[; ;pic18f27j53.h: 18338: extern volatile unsigned char PRODL @ 0xFF3;
"18340
[; ;pic18f27j53.h: 18340: asm("PRODL equ 0FF3h");
[; <" PRODL equ 0FF3h ;# ">
[; ;pic18f27j53.h: 18343: typedef union {
[; ;pic18f27j53.h: 18344: struct {
[; ;pic18f27j53.h: 18345: unsigned PRODL :8;
[; ;pic18f27j53.h: 18346: };
[; ;pic18f27j53.h: 18347: } PRODLbits_t;
[; ;pic18f27j53.h: 18348: extern volatile PRODLbits_t PRODLbits @ 0xFF3;
[; ;pic18f27j53.h: 18357: extern volatile unsigned char PRODH @ 0xFF4;
"18359
[; ;pic18f27j53.h: 18359: asm("PRODH equ 0FF4h");
[; <" PRODH equ 0FF4h ;# ">
[; ;pic18f27j53.h: 18362: typedef union {
[; ;pic18f27j53.h: 18363: struct {
[; ;pic18f27j53.h: 18364: unsigned PRODH :8;
[; ;pic18f27j53.h: 18365: };
[; ;pic18f27j53.h: 18366: } PRODHbits_t;
[; ;pic18f27j53.h: 18367: extern volatile PRODHbits_t PRODHbits @ 0xFF4;
[; ;pic18f27j53.h: 18376: extern volatile unsigned char TABLAT @ 0xFF5;
"18378
[; ;pic18f27j53.h: 18378: asm("TABLAT equ 0FF5h");
[; <" TABLAT equ 0FF5h ;# ">
[; ;pic18f27j53.h: 18381: typedef union {
[; ;pic18f27j53.h: 18382: struct {
[; ;pic18f27j53.h: 18383: unsigned TABLAT :8;
[; ;pic18f27j53.h: 18384: };
[; ;pic18f27j53.h: 18385: } TABLATbits_t;
[; ;pic18f27j53.h: 18386: extern volatile TABLATbits_t TABLATbits @ 0xFF5;
[; ;pic18f27j53.h: 18396: extern volatile unsigned short long TBLPTR @ 0xFF6;
"18399
[; ;pic18f27j53.h: 18399: asm("TBLPTR equ 0FF6h");
[; <" TBLPTR equ 0FF6h ;# ">
[; ;pic18f27j53.h: 18403: extern volatile unsigned char TBLPTRL @ 0xFF6;
"18405
[; ;pic18f27j53.h: 18405: asm("TBLPTRL equ 0FF6h");
[; <" TBLPTRL equ 0FF6h ;# ">
[; ;pic18f27j53.h: 18408: typedef union {
[; ;pic18f27j53.h: 18409: struct {
[; ;pic18f27j53.h: 18410: unsigned TBLPTRL :8;
[; ;pic18f27j53.h: 18411: };
[; ;pic18f27j53.h: 18412: } TBLPTRLbits_t;
[; ;pic18f27j53.h: 18413: extern volatile TBLPTRLbits_t TBLPTRLbits @ 0xFF6;
[; ;pic18f27j53.h: 18422: extern volatile unsigned char TBLPTRH @ 0xFF7;
"18424
[; ;pic18f27j53.h: 18424: asm("TBLPTRH equ 0FF7h");
[; <" TBLPTRH equ 0FF7h ;# ">
[; ;pic18f27j53.h: 18427: typedef union {
[; ;pic18f27j53.h: 18428: struct {
[; ;pic18f27j53.h: 18429: unsigned TBLPTRH :8;
[; ;pic18f27j53.h: 18430: };
[; ;pic18f27j53.h: 18431: } TBLPTRHbits_t;
[; ;pic18f27j53.h: 18432: extern volatile TBLPTRHbits_t TBLPTRHbits @ 0xFF7;
[; ;pic18f27j53.h: 18441: extern volatile unsigned char TBLPTRU @ 0xFF8;
"18443
[; ;pic18f27j53.h: 18443: asm("TBLPTRU equ 0FF8h");
[; <" TBLPTRU equ 0FF8h ;# ">
[; ;pic18f27j53.h: 18448: extern volatile unsigned short long PCLAT @ 0xFF9;
"18451
[; ;pic18f27j53.h: 18451: asm("PCLAT equ 0FF9h");
[; <" PCLAT equ 0FF9h ;# ">
[; ;pic18f27j53.h: 18455: extern volatile unsigned short long PC @ 0xFF9;
"18458
[; ;pic18f27j53.h: 18458: asm("PC equ 0FF9h");
[; <" PC equ 0FF9h ;# ">
[; ;pic18f27j53.h: 18462: extern volatile unsigned char PCL @ 0xFF9;
"18464
[; ;pic18f27j53.h: 18464: asm("PCL equ 0FF9h");
[; <" PCL equ 0FF9h ;# ">
[; ;pic18f27j53.h: 18467: typedef union {
[; ;pic18f27j53.h: 18468: struct {
[; ;pic18f27j53.h: 18469: unsigned PCL :8;
[; ;pic18f27j53.h: 18470: };
[; ;pic18f27j53.h: 18471: } PCLbits_t;
[; ;pic18f27j53.h: 18472: extern volatile PCLbits_t PCLbits @ 0xFF9;
[; ;pic18f27j53.h: 18481: extern volatile unsigned char PCLATH @ 0xFFA;
"18483
[; ;pic18f27j53.h: 18483: asm("PCLATH equ 0FFAh");
[; <" PCLATH equ 0FFAh ;# ">
[; ;pic18f27j53.h: 18486: typedef union {
[; ;pic18f27j53.h: 18487: struct {
[; ;pic18f27j53.h: 18488: unsigned PCH :8;
[; ;pic18f27j53.h: 18489: };
[; ;pic18f27j53.h: 18490: } PCLATHbits_t;
[; ;pic18f27j53.h: 18491: extern volatile PCLATHbits_t PCLATHbits @ 0xFFA;
[; ;pic18f27j53.h: 18500: extern volatile unsigned char PCLATU @ 0xFFB;
"18502
[; ;pic18f27j53.h: 18502: asm("PCLATU equ 0FFBh");
[; <" PCLATU equ 0FFBh ;# ">
[; ;pic18f27j53.h: 18506: extern volatile unsigned char STKPTR @ 0xFFC;
"18508
[; ;pic18f27j53.h: 18508: asm("STKPTR equ 0FFCh");
[; <" STKPTR equ 0FFCh ;# ">
[; ;pic18f27j53.h: 18511: typedef union {
[; ;pic18f27j53.h: 18512: struct {
[; ;pic18f27j53.h: 18513: unsigned STKPTR :5;
[; ;pic18f27j53.h: 18514: unsigned :1;
[; ;pic18f27j53.h: 18515: unsigned STKUNF :1;
[; ;pic18f27j53.h: 18516: unsigned STKFUL :1;
[; ;pic18f27j53.h: 18517: };
[; ;pic18f27j53.h: 18518: struct {
[; ;pic18f27j53.h: 18519: unsigned SP0 :1;
[; ;pic18f27j53.h: 18520: unsigned SP1 :1;
[; ;pic18f27j53.h: 18521: unsigned SP2 :1;
[; ;pic18f27j53.h: 18522: unsigned SP3 :1;
[; ;pic18f27j53.h: 18523: unsigned SP4 :1;
[; ;pic18f27j53.h: 18524: unsigned :2;
[; ;pic18f27j53.h: 18525: unsigned STKOVF :1;
[; ;pic18f27j53.h: 18526: };
[; ;pic18f27j53.h: 18527: } STKPTRbits_t;
[; ;pic18f27j53.h: 18528: extern volatile STKPTRbits_t STKPTRbits @ 0xFFC;
[; ;pic18f27j53.h: 18578: extern volatile unsigned short long TOS @ 0xFFD;
"18581
[; ;pic18f27j53.h: 18581: asm("TOS equ 0FFDh");
[; <" TOS equ 0FFDh ;# ">
[; ;pic18f27j53.h: 18585: extern volatile unsigned char TOSL @ 0xFFD;
"18587
[; ;pic18f27j53.h: 18587: asm("TOSL equ 0FFDh");
[; <" TOSL equ 0FFDh ;# ">
[; ;pic18f27j53.h: 18590: typedef union {
[; ;pic18f27j53.h: 18591: struct {
[; ;pic18f27j53.h: 18592: unsigned TOSL :8;
[; ;pic18f27j53.h: 18593: };
[; ;pic18f27j53.h: 18594: } TOSLbits_t;
[; ;pic18f27j53.h: 18595: extern volatile TOSLbits_t TOSLbits @ 0xFFD;
[; ;pic18f27j53.h: 18604: extern volatile unsigned char TOSH @ 0xFFE;
"18606
[; ;pic18f27j53.h: 18606: asm("TOSH equ 0FFEh");
[; <" TOSH equ 0FFEh ;# ">
[; ;pic18f27j53.h: 18609: typedef union {
[; ;pic18f27j53.h: 18610: struct {
[; ;pic18f27j53.h: 18611: unsigned TOSH :8;
[; ;pic18f27j53.h: 18612: };
[; ;pic18f27j53.h: 18613: } TOSHbits_t;
[; ;pic18f27j53.h: 18614: extern volatile TOSHbits_t TOSHbits @ 0xFFE;
[; ;pic18f27j53.h: 18623: extern volatile unsigned char TOSU @ 0xFFF;
"18625
[; ;pic18f27j53.h: 18625: asm("TOSU equ 0FFFh");
[; <" TOSU equ 0FFFh ;# ">
[; ;pic18f27j53.h: 18635: extern volatile __bit ABDEN1 @ (((unsigned) &BAUDCON1)*8) + 0;
[; ;pic18f27j53.h: 18637: extern volatile __bit ABDEN2 @ (((unsigned) &BAUDCON2)*8) + 0;
[; ;pic18f27j53.h: 18639: extern volatile __bit ABDOVF1 @ (((unsigned) &BAUDCON1)*8) + 7;
[; ;pic18f27j53.h: 18641: extern volatile __bit ABDOVF2 @ (((unsigned) &BAUDCON2)*8) + 7;
[; ;pic18f27j53.h: 18643: extern volatile __bit ACKDT1 @ (((unsigned) &SSP1CON2)*8) + 5;
[; ;pic18f27j53.h: 18645: extern volatile __bit ACKDT2 @ (((unsigned) &SSP2CON2)*8) + 5;
[; ;pic18f27j53.h: 18647: extern volatile __bit ACKEN1 @ (((unsigned) &SSP1CON2)*8) + 4;
[; ;pic18f27j53.h: 18649: extern volatile __bit ACKEN2 @ (((unsigned) &SSP2CON2)*8) + 4;
[; ;pic18f27j53.h: 18651: extern volatile __bit ACKSTAT1 @ (((unsigned) &SSP1CON2)*8) + 6;
[; ;pic18f27j53.h: 18653: extern volatile __bit ACKSTAT2 @ (((unsigned) &SSP2CON2)*8) + 6;
[; ;pic18f27j53.h: 18655: extern volatile __bit ACQT0 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f27j53.h: 18657: extern volatile __bit ACQT1 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic18f27j53.h: 18659: extern volatile __bit ACQT2 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic18f27j53.h: 18661: extern volatile __bit ACTVIE @ (((unsigned) &UIE)*8) + 2;
[; ;pic18f27j53.h: 18663: extern volatile __bit ACTVIF @ (((unsigned) &UIR)*8) + 2;
[; ;pic18f27j53.h: 18665: extern volatile __bit __attribute__((__deprecated__)) ADCAL @ (((unsigned) &ADCON1)*8) + 6;
[; ;pic18f27j53.h: 18667: extern volatile __bit ADCMD @ (((unsigned) &PMDIS0)*8) + 0;
[; ;pic18f27j53.h: 18669: extern volatile __bit ADCS0 @ (((unsigned) &ADCON1)*8) + 0;
[; ;pic18f27j53.h: 18671: extern volatile __bit ADCS1 @ (((unsigned) &ADCON1)*8) + 1;
[; ;pic18f27j53.h: 18673: extern volatile __bit ADCS2 @ (((unsigned) &ADCON1)*8) + 2;
[; ;pic18f27j53.h: 18675: extern volatile __bit ADDEN1 @ (((unsigned) &RCSTA1)*8) + 3;
[; ;pic18f27j53.h: 18677: extern volatile __bit ADDEN2 @ (((unsigned) &RCSTA2)*8) + 3;
[; ;pic18f27j53.h: 18679: extern volatile __bit ADDR0 @ (((unsigned) &UADDR)*8) + 0;
[; ;pic18f27j53.h: 18681: extern volatile __bit ADDR1 @ (((unsigned) &UADDR)*8) + 1;
[; ;pic18f27j53.h: 18683: extern volatile __bit ADDR2 @ (((unsigned) &UADDR)*8) + 2;
[; ;pic18f27j53.h: 18685: extern volatile __bit ADDR3 @ (((unsigned) &UADDR)*8) + 3;
[; ;pic18f27j53.h: 18687: extern volatile __bit ADDR4 @ (((unsigned) &UADDR)*8) + 4;
[; ;pic18f27j53.h: 18689: extern volatile __bit ADDR5 @ (((unsigned) &UADDR)*8) + 5;
[; ;pic18f27j53.h: 18691: extern volatile __bit ADDR6 @ (((unsigned) &UADDR)*8) + 6;
[; ;pic18f27j53.h: 18693: extern volatile __bit ADEN @ (((unsigned) &RCSTA1)*8) + 3;
[; ;pic18f27j53.h: 18695: extern volatile __bit ADFM @ (((unsigned) &ADCON1)*8) + 7;
[; ;pic18f27j53.h: 18697: extern volatile __bit ADIE @ (((unsigned) &PIE1)*8) + 6;
[; ;pic18f27j53.h: 18699: extern volatile __bit ADIF @ (((unsigned) &PIR1)*8) + 6;
[; ;pic18f27j53.h: 18701: extern volatile __bit ADIP @ (((unsigned) &IPR1)*8) + 6;
[; ;pic18f27j53.h: 18703: extern volatile __bit ADMSK11 @ (((unsigned) &SSP1CON2)*8) + 1;
[; ;pic18f27j53.h: 18705: extern volatile __bit ADMSK12 @ (((unsigned) &SSP2CON2)*8) + 1;
[; ;pic18f27j53.h: 18707: extern volatile __bit ADMSK21 @ (((unsigned) &SSP1CON2)*8) + 2;
[; ;pic18f27j53.h: 18709: extern volatile __bit ADMSK22 @ (((unsigned) &SSP2CON2)*8) + 2;
[; ;pic18f27j53.h: 18711: extern volatile __bit ADMSK31 @ (((unsigned) &SSP1CON2)*8) + 3;
[; ;pic18f27j53.h: 18713: extern volatile __bit ADMSK32 @ (((unsigned) &SSP2CON2)*8) + 3;
[; ;pic18f27j53.h: 18715: extern volatile __bit ADMSK41 @ (((unsigned) &SSP1CON2)*8) + 4;
[; ;pic18f27j53.h: 18717: extern volatile __bit ADMSK42 @ (((unsigned) &SSP2CON2)*8) + 4;
[; ;pic18f27j53.h: 18719: extern volatile __bit ADMSK51 @ (((unsigned) &SSP1CON2)*8) + 5;
[; ;pic18f27j53.h: 18721: extern volatile __bit ADMSK52 @ (((unsigned) &SSP2CON2)*8) + 5;
[; ;pic18f27j53.h: 18723: extern volatile __bit ADON @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic18f27j53.h: 18725: extern volatile __bit ALRMEN @ (((unsigned) &ALRMCFG)*8) + 7;
[; ;pic18f27j53.h: 18727: extern volatile __bit ALRMPTR0 @ (((unsigned) &ALRMCFG)*8) + 0;
[; ;pic18f27j53.h: 18729: extern volatile __bit ALRMPTR1 @ (((unsigned) &ALRMCFG)*8) + 1;
[; ;pic18f27j53.h: 18731: extern volatile __bit AMASK0 @ (((unsigned) &ALRMCFG)*8) + 2;
[; ;pic18f27j53.h: 18733: extern volatile __bit AMASK1 @ (((unsigned) &ALRMCFG)*8) + 3;
[; ;pic18f27j53.h: 18735: extern volatile __bit AMASK2 @ (((unsigned) &ALRMCFG)*8) + 4;
[; ;pic18f27j53.h: 18737: extern volatile __bit AMASK3 @ (((unsigned) &ALRMCFG)*8) + 5;
[; ;pic18f27j53.h: 18739: extern volatile __bit AN0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f27j53.h: 18741: extern volatile __bit AN1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f27j53.h: 18743: extern volatile __bit AN10 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f27j53.h: 18745: extern volatile __bit AN11 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f27j53.h: 18747: extern volatile __bit AN12 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f27j53.h: 18749: extern volatile __bit AN2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f27j53.h: 18751: extern volatile __bit AN3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f27j53.h: 18753: extern volatile __bit AN4 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f27j53.h: 18755: extern volatile __bit AN8 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f27j53.h: 18757: extern volatile __bit AN9 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f27j53.h: 18759: extern volatile __bit ARPT0 @ (((unsigned) &ALRMRPT)*8) + 0;
[; ;pic18f27j53.h: 18761: extern volatile __bit ARPT1 @ (((unsigned) &ALRMRPT)*8) + 1;
[; ;pic18f27j53.h: 18763: extern volatile __bit ARPT2 @ (((unsigned) &ALRMRPT)*8) + 2;
[; ;pic18f27j53.h: 18765: extern volatile __bit ARPT3 @ (((unsigned) &ALRMRPT)*8) + 3;
[; ;pic18f27j53.h: 18767: extern volatile __bit ARPT4 @ (((unsigned) &ALRMRPT)*8) + 4;
[; ;pic18f27j53.h: 18769: extern volatile __bit ARPT5 @ (((unsigned) &ALRMRPT)*8) + 5;
[; ;pic18f27j53.h: 18771: extern volatile __bit ARPT6 @ (((unsigned) &ALRMRPT)*8) + 6;
[; ;pic18f27j53.h: 18773: extern volatile __bit ARPT7 @ (((unsigned) &ALRMRPT)*8) + 7;
[; ;pic18f27j53.h: 18775: extern volatile __bit BCL1IE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic18f27j53.h: 18777: extern volatile __bit BCL1IF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic18f27j53.h: 18779: extern volatile __bit BCL1IP @ (((unsigned) &IPR2)*8) + 3;
[; ;pic18f27j53.h: 18781: extern volatile __bit BCL2IE @ (((unsigned) &PIE3)*8) + 6;
[; ;pic18f27j53.h: 18783: extern volatile __bit BCL2IF @ (((unsigned) &PIR3)*8) + 6;
[; ;pic18f27j53.h: 18785: extern volatile __bit BCL2IP @ (((unsigned) &IPR3)*8) + 6;
[; ;pic18f27j53.h: 18787: extern volatile __bit BCLIE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic18f27j53.h: 18789: extern volatile __bit BCLIF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic18f27j53.h: 18791: extern volatile __bit BCLIP @ (((unsigned) &IPR2)*8) + 3;
[; ;pic18f27j53.h: 18793: extern volatile __bit BF1 @ (((unsigned) &SSP1STAT)*8) + 0;
[; ;pic18f27j53.h: 18795: extern volatile __bit BF2 @ (((unsigned) &SSP2STAT)*8) + 0;
[; ;pic18f27j53.h: 18797: extern volatile __bit BGVST @ (((unsigned) &HLVDCON)*8) + 6;
[; ;pic18f27j53.h: 18799: extern volatile __bit BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f27j53.h: 18801: extern volatile __bit BRG161 @ (((unsigned) &BAUDCON1)*8) + 3;
[; ;pic18f27j53.h: 18803: extern volatile __bit BRG162 @ (((unsigned) &BAUDCON2)*8) + 3;
[; ;pic18f27j53.h: 18805: extern volatile __bit BRGH1 @ (((unsigned) &TXSTA1)*8) + 2;
[; ;pic18f27j53.h: 18807: extern volatile __bit BRGH2 @ (((unsigned) &TXSTA2)*8) + 2;
[; ;pic18f27j53.h: 18809: extern volatile __bit BTOEE @ (((unsigned) &UEIE)*8) + 4;
[; ;pic18f27j53.h: 18811: extern volatile __bit BTOEF @ (((unsigned) &UEIR)*8) + 4;
[; ;pic18f27j53.h: 18813: extern volatile __bit BTSEE @ (((unsigned) &UEIE)*8) + 7;
[; ;pic18f27j53.h: 18815: extern volatile __bit BTSEF @ (((unsigned) &UEIR)*8) + 7;
[; ;pic18f27j53.h: 18817: extern volatile __bit C10TSEL0 @ (((unsigned) &CCPTMRS2)*8) + 4;
[; ;pic18f27j53.h: 18819: extern volatile __bit C1CH0 @ (((unsigned) &CM1CON)*8) + 0;
[; ;pic18f27j53.h: 18821: extern volatile __bit C1CH1 @ (((unsigned) &CM1CON)*8) + 1;
[; ;pic18f27j53.h: 18823: extern volatile __bit C1INA @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f27j53.h: 18825: extern volatile __bit C1INB @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f27j53.h: 18827: extern volatile __bit C1INC @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f27j53.h: 18829: extern volatile __bit C1IND @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f27j53.h: 18831: extern volatile __bit C1TSEL0 @ (((unsigned) &CCPTMRS0)*8) + 0;
[; ;pic18f27j53.h: 18833: extern volatile __bit C1TSEL1 @ (((unsigned) &CCPTMRS0)*8) + 1;
[; ;pic18f27j53.h: 18835: extern volatile __bit C1TSEL2 @ (((unsigned) &CCPTMRS0)*8) + 2;
[; ;pic18f27j53.h: 18837: extern volatile __bit C2INA @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f27j53.h: 18839: extern volatile __bit C2INB @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f27j53.h: 18841: extern volatile __bit C2INC @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f27j53.h: 18843: extern volatile __bit C2IND @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f27j53.h: 18845: extern volatile __bit C2TSEL0 @ (((unsigned) &CCPTMRS0)*8) + 3;
[; ;pic18f27j53.h: 18847: extern volatile __bit C2TSEL1 @ (((unsigned) &CCPTMRS0)*8) + 4;
[; ;pic18f27j53.h: 18849: extern volatile __bit C2TSEL2 @ (((unsigned) &CCPTMRS0)*8) + 5;
[; ;pic18f27j53.h: 18851: extern volatile __bit C3INA @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f27j53.h: 18853: extern volatile __bit C3INB @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f27j53.h: 18855: extern volatile __bit C3INC @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f27j53.h: 18857: extern volatile __bit C3IND @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f27j53.h: 18859: extern volatile __bit C3TSEL0 @ (((unsigned) &CCPTMRS0)*8) + 6;
[; ;pic18f27j53.h: 18861: extern volatile __bit C3TSEL1 @ (((unsigned) &CCPTMRS0)*8) + 7;
[; ;pic18f27j53.h: 18863: extern volatile __bit C4TSEL0 @ (((unsigned) &CCPTMRS1)*8) + 0;
[; ;pic18f27j53.h: 18865: extern volatile __bit C4TSEL1 @ (((unsigned) &CCPTMRS1)*8) + 1;
[; ;pic18f27j53.h: 18867: extern volatile __bit C5TSEL0 @ (((unsigned) &CCPTMRS1)*8) + 2;
[; ;pic18f27j53.h: 18869: extern volatile __bit C6TSEL0 @ (((unsigned) &CCPTMRS1)*8) + 4;
[; ;pic18f27j53.h: 18871: extern volatile __bit C7TSEL0 @ (((unsigned) &CCPTMRS1)*8) + 6;
[; ;pic18f27j53.h: 18873: extern volatile __bit C7TSEL1 @ (((unsigned) &CCPTMRS1)*8) + 7;
[; ;pic18f27j53.h: 18875: extern volatile __bit C8TSEL0 @ (((unsigned) &CCPTMRS2)*8) + 0;
[; ;pic18f27j53.h: 18877: extern volatile __bit C8TSEL1 @ (((unsigned) &CCPTMRS2)*8) + 1;
[; ;pic18f27j53.h: 18879: extern volatile __bit C9TSEL0 @ (((unsigned) &CCPTMRS2)*8) + 2;
[; ;pic18f27j53.h: 18881: extern volatile __bit CAL0 @ (((unsigned) &RTCCAL)*8) + 0;
[; ;pic18f27j53.h: 18883: extern volatile __bit CAL1 @ (((unsigned) &RTCCAL)*8) + 1;
[; ;pic18f27j53.h: 18885: extern volatile __bit CAL2 @ (((unsigned) &RTCCAL)*8) + 2;
[; ;pic18f27j53.h: 18887: extern volatile __bit CAL3 @ (((unsigned) &RTCCAL)*8) + 3;
[; ;pic18f27j53.h: 18889: extern volatile __bit CAL4 @ (((unsigned) &RTCCAL)*8) + 4;
[; ;pic18f27j53.h: 18891: extern volatile __bit CAL5 @ (((unsigned) &RTCCAL)*8) + 5;
[; ;pic18f27j53.h: 18893: extern volatile __bit CAL6 @ (((unsigned) &RTCCAL)*8) + 6;
[; ;pic18f27j53.h: 18895: extern volatile __bit CAL7 @ (((unsigned) &RTCCAL)*8) + 7;
[; ;pic18f27j53.h: 18897: extern volatile __bit CARRY @ (((unsigned) &STATUS)*8) + 0;
[; ;pic18f27j53.h: 18899: extern volatile __bit CCH01 @ (((unsigned) &CM1CON)*8) + 0;
[; ;pic18f27j53.h: 18901: extern volatile __bit CCH02 @ (((unsigned) &CM2CON)*8) + 0;
[; ;pic18f27j53.h: 18903: extern volatile __bit CCH03 @ (((unsigned) &CM3CON)*8) + 0;
[; ;pic18f27j53.h: 18905: extern volatile __bit CCH05 @ (((unsigned) &IPR5)*8) + 0;
[; ;pic18f27j53.h: 18907: extern volatile __bit CCH11 @ (((unsigned) &CM1CON)*8) + 1;
[; ;pic18f27j53.h: 18909: extern volatile __bit CCH12 @ (((unsigned) &CM2CON)*8) + 1;
[; ;pic18f27j53.h: 18911: extern volatile __bit CCH13 @ (((unsigned) &CM3CON)*8) + 1;
[; ;pic18f27j53.h: 18913: extern volatile __bit CCH15 @ (((unsigned) &IPR5)*8) + 1;
[; ;pic18f27j53.h: 18915: extern volatile __bit CCIP3IP @ (((unsigned) &IPR4)*8) + 0;
[; ;pic18f27j53.h: 18917: extern volatile __bit CCP10 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f27j53.h: 18919: extern volatile __bit CCP10IE @ (((unsigned) &PIE4)*8) + 7;
[; ;pic18f27j53.h: 18921: extern volatile __bit CCP10IF @ (((unsigned) &PIR4)*8) + 7;
[; ;pic18f27j53.h: 18923: extern volatile __bit CCP10IP @ (((unsigned) &IPR4)*8) + 7;
[; ;pic18f27j53.h: 18925: extern volatile __bit CCP10M0 @ (((unsigned) &CCP10CON)*8) + 0;
[; ;pic18f27j53.h: 18927: extern volatile __bit CCP10M1 @ (((unsigned) &CCP10CON)*8) + 1;
[; ;pic18f27j53.h: 18929: extern volatile __bit CCP10M2 @ (((unsigned) &CCP10CON)*8) + 2;
[; ;pic18f27j53.h: 18931: extern volatile __bit CCP10M3 @ (((unsigned) &CCP10CON)*8) + 3;
[; ;pic18f27j53.h: 18933: extern volatile __bit CCP10MD @ (((unsigned) &PMDIS3)*8) + 7;
[; ;pic18f27j53.h: 18935: extern volatile __bit CCP10OD @ (((unsigned) &ODCON2)*8) + 3;
[; ;pic18f27j53.h: 18937: extern volatile __bit CCP1IE @ (((unsigned) &PIE1)*8) + 2;
[; ;pic18f27j53.h: 18939: extern volatile __bit CCP1IF @ (((unsigned) &PIR1)*8) + 2;
[; ;pic18f27j53.h: 18941: extern volatile __bit CCP1IP @ (((unsigned) &IPR1)*8) + 2;
[; ;pic18f27j53.h: 18943: extern volatile __bit CCP1M0 @ (((unsigned) &CCP1CON)*8) + 0;
[; ;pic18f27j53.h: 18945: extern volatile __bit CCP1M1 @ (((unsigned) &CCP1CON)*8) + 1;
[; ;pic18f27j53.h: 18947: extern volatile __bit CCP1M2 @ (((unsigned) &CCP1CON)*8) + 2;
[; ;pic18f27j53.h: 18949: extern volatile __bit CCP1M3 @ (((unsigned) &CCP1CON)*8) + 3;
[; ;pic18f27j53.h: 18951: extern volatile __bit CCP1X @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f27j53.h: 18953: extern volatile __bit CCP1Y @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f27j53.h: 18955: extern volatile __bit CCP2 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f27j53.h: 18957: extern volatile __bit CCP2IE @ (((unsigned) &PIE2)*8) + 0;
[; ;pic18f27j53.h: 18959: extern volatile __bit CCP2IF @ (((unsigned) &PIR2)*8) + 0;
[; ;pic18f27j53.h: 18961: extern volatile __bit CCP2IP @ (((unsigned) &IPR2)*8) + 0;
[; ;pic18f27j53.h: 18963: extern volatile __bit CCP2M0 @ (((unsigned) &CCP2CON)*8) + 0;
[; ;pic18f27j53.h: 18965: extern volatile __bit CCP2M1 @ (((unsigned) &CCP2CON)*8) + 1;
[; ;pic18f27j53.h: 18967: extern volatile __bit CCP2M2 @ (((unsigned) &CCP2CON)*8) + 2;
[; ;pic18f27j53.h: 18969: extern volatile __bit CCP2M3 @ (((unsigned) &CCP2CON)*8) + 3;
[; ;pic18f27j53.h: 18971: extern volatile __bit CCP2X @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f27j53.h: 18973: extern volatile __bit CCP2Y @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic18f27j53.h: 18975: extern volatile __bit CCP2_PA2 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f27j53.h: 18977: extern volatile __bit CCP3IE @ (((unsigned) &PIE4)*8) + 0;
[; ;pic18f27j53.h: 18979: extern volatile __bit CCP3IF @ (((unsigned) &PIR4)*8) + 0;
[; ;pic18f27j53.h: 18981: extern volatile __bit CCP3IP @ (((unsigned) &IPR4)*8) + 0;
[; ;pic18f27j53.h: 18983: extern volatile __bit CCP3M0 @ (((unsigned) &CCP3CON)*8) + 0;
[; ;pic18f27j53.h: 18985: extern volatile __bit CCP3M1 @ (((unsigned) &CCP3CON)*8) + 1;
[; ;pic18f27j53.h: 18987: extern volatile __bit CCP3M2 @ (((unsigned) &CCP3CON)*8) + 2;
[; ;pic18f27j53.h: 18989: extern volatile __bit CCP3M3 @ (((unsigned) &CCP3CON)*8) + 3;
[; ;pic18f27j53.h: 18991: extern volatile __bit CCP4 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f27j53.h: 18993: extern volatile __bit CCP4IE @ (((unsigned) &PIE4)*8) + 1;
[; ;pic18f27j53.h: 18995: extern volatile __bit CCP4IF @ (((unsigned) &PIR4)*8) + 1;
[; ;pic18f27j53.h: 18997: extern volatile __bit CCP4IP @ (((unsigned) &IPR4)*8) + 1;
[; ;pic18f27j53.h: 18999: extern volatile __bit CCP4M0 @ (((unsigned) &CCP4CON)*8) + 0;
[; ;pic18f27j53.h: 19001: extern volatile __bit CCP4M1 @ (((unsigned) &CCP4CON)*8) + 1;
[; ;pic18f27j53.h: 19003: extern volatile __bit CCP4M2 @ (((unsigned) &CCP4CON)*8) + 2;
[; ;pic18f27j53.h: 19005: extern volatile __bit CCP4M3 @ (((unsigned) &CCP4CON)*8) + 3;
[; ;pic18f27j53.h: 19007: extern volatile __bit CCP4MD @ (((unsigned) &PMDIS3)*8) + 1;
[; ;pic18f27j53.h: 19009: extern volatile __bit CCP4OD @ (((unsigned) &ODCON1)*8) + 3;
[; ;pic18f27j53.h: 19011: extern volatile __bit CCP5 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f27j53.h: 19013: extern volatile __bit CCP5IE @ (((unsigned) &PIE4)*8) + 2;
[; ;pic18f27j53.h: 19015: extern volatile __bit CCP5IF @ (((unsigned) &PIR4)*8) + 2;
[; ;pic18f27j53.h: 19017: extern volatile __bit CCP5IP @ (((unsigned) &IPR4)*8) + 2;
[; ;pic18f27j53.h: 19019: extern volatile __bit CCP5M0 @ (((unsigned) &CCP5CON)*8) + 0;
[; ;pic18f27j53.h: 19021: extern volatile __bit CCP5M1 @ (((unsigned) &CCP5CON)*8) + 1;
[; ;pic18f27j53.h: 19023: extern volatile __bit CCP5M2 @ (((unsigned) &CCP5CON)*8) + 2;
[; ;pic18f27j53.h: 19025: extern volatile __bit CCP5M3 @ (((unsigned) &CCP5CON)*8) + 3;
[; ;pic18f27j53.h: 19027: extern volatile __bit CCP5MD @ (((unsigned) &PMDIS3)*8) + 2;
[; ;pic18f27j53.h: 19029: extern volatile __bit CCP5OD @ (((unsigned) &ODCON1)*8) + 4;
[; ;pic18f27j53.h: 19031: extern volatile __bit CCP6 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f27j53.h: 19033: extern volatile __bit CCP6IE @ (((unsigned) &PIE4)*8) + 3;
[; ;pic18f27j53.h: 19035: extern volatile __bit CCP6IF @ (((unsigned) &PIR4)*8) + 3;
[; ;pic18f27j53.h: 19037: extern volatile __bit CCP6IP @ (((unsigned) &IPR4)*8) + 3;
[; ;pic18f27j53.h: 19039: extern volatile __bit CCP6M0 @ (((unsigned) &CCP6CON)*8) + 0;
[; ;pic18f27j53.h: 19041: extern volatile __bit CCP6M1 @ (((unsigned) &CCP6CON)*8) + 1;
[; ;pic18f27j53.h: 19043: extern volatile __bit CCP6M2 @ (((unsigned) &CCP6CON)*8) + 2;
[; ;pic18f27j53.h: 19045: extern volatile __bit CCP6M3 @ (((unsigned) &CCP6CON)*8) + 3;
[; ;pic18f27j53.h: 19047: extern volatile __bit CCP6MD @ (((unsigned) &PMDIS3)*8) + 3;
[; ;pic18f27j53.h: 19049: extern volatile __bit CCP6OD @ (((unsigned) &ODCON1)*8) + 5;
[; ;pic18f27j53.h: 19051: extern volatile __bit CCP7 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f27j53.h: 19053: extern volatile __bit CCP7IE @ (((unsigned) &PIE4)*8) + 4;
[; ;pic18f27j53.h: 19055: extern volatile __bit CCP7IF @ (((unsigned) &PIR4)*8) + 4;
[; ;pic18f27j53.h: 19057: extern volatile __bit CCP7IP @ (((unsigned) &IPR4)*8) + 4;
[; ;pic18f27j53.h: 19059: extern volatile __bit CCP7M0 @ (((unsigned) &CCP7CON)*8) + 0;
[; ;pic18f27j53.h: 19061: extern volatile __bit CCP7M1 @ (((unsigned) &CCP7CON)*8) + 1;
[; ;pic18f27j53.h: 19063: extern volatile __bit CCP7M2 @ (((unsigned) &CCP7CON)*8) + 2;
[; ;pic18f27j53.h: 19065: extern volatile __bit CCP7M3 @ (((unsigned) &CCP7CON)*8) + 3;
[; ;pic18f27j53.h: 19067: extern volatile __bit CCP7MD @ (((unsigned) &PMDIS3)*8) + 4;
[; ;pic18f27j53.h: 19069: extern volatile __bit CCP7OD @ (((unsigned) &ODCON1)*8) + 6;
[; ;pic18f27j53.h: 19071: extern volatile __bit CCP8 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f27j53.h: 19073: extern volatile __bit CCP8IE @ (((unsigned) &PIE4)*8) + 5;
[; ;pic18f27j53.h: 19075: extern volatile __bit CCP8IF @ (((unsigned) &PIR4)*8) + 5;
[; ;pic18f27j53.h: 19077: extern volatile __bit CCP8IP @ (((unsigned) &IPR4)*8) + 5;
[; ;pic18f27j53.h: 19079: extern volatile __bit CCP8M0 @ (((unsigned) &CCP8CON)*8) + 0;
[; ;pic18f27j53.h: 19081: extern volatile __bit CCP8M1 @ (((unsigned) &CCP8CON)*8) + 1;
[; ;pic18f27j53.h: 19083: extern volatile __bit CCP8M2 @ (((unsigned) &CCP8CON)*8) + 2;
[; ;pic18f27j53.h: 19085: extern volatile __bit CCP8M3 @ (((unsigned) &CCP8CON)*8) + 3;
[; ;pic18f27j53.h: 19087: extern volatile __bit CCP8MD @ (((unsigned) &PMDIS3)*8) + 5;
[; ;pic18f27j53.h: 19089: extern volatile __bit CCP8OD @ (((unsigned) &ODCON1)*8) + 7;
[; ;pic18f27j53.h: 19091: extern volatile __bit CCP9 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f27j53.h: 19093: extern volatile __bit CCP9IE @ (((unsigned) &PIE4)*8) + 6;
[; ;pic18f27j53.h: 19095: extern volatile __bit CCP9IF @ (((unsigned) &PIR4)*8) + 6;
[; ;pic18f27j53.h: 19097: extern volatile __bit CCP9IP @ (((unsigned) &IPR4)*8) + 6;
[; ;pic18f27j53.h: 19099: extern volatile __bit CCP9M0 @ (((unsigned) &CCP9CON)*8) + 0;
[; ;pic18f27j53.h: 19101: extern volatile __bit CCP9M1 @ (((unsigned) &CCP9CON)*8) + 1;
[; ;pic18f27j53.h: 19103: extern volatile __bit CCP9M2 @ (((unsigned) &CCP9CON)*8) + 2;
[; ;pic18f27j53.h: 19105: extern volatile __bit CCP9M3 @ (((unsigned) &CCP9CON)*8) + 3;
[; ;pic18f27j53.h: 19107: extern volatile __bit CCP9MD @ (((unsigned) &PMDIS3)*8) + 6;
[; ;pic18f27j53.h: 19109: extern volatile __bit CCP9OD @ (((unsigned) &ODCON2)*8) + 2;
[; ;pic18f27j53.h: 19111: extern volatile __bit CHIME @ (((unsigned) &ALRMCFG)*8) + 6;
[; ;pic18f27j53.h: 19113: extern volatile __bit CHS0 @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f27j53.h: 19115: extern volatile __bit CHS1 @ (((unsigned) &ADCON0)*8) + 3;
[; ;pic18f27j53.h: 19117: extern volatile __bit CHS2 @ (((unsigned) &ADCON0)*8) + 4;
[; ;pic18f27j53.h: 19119: extern volatile __bit CHS3 @ (((unsigned) &ADCON0)*8) + 5;
[; ;pic18f27j53.h: 19121: extern volatile __bit CHSN3 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f27j53.h: 19123: extern volatile __bit CK1 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f27j53.h: 19125: extern volatile __bit CKE1 @ (((unsigned) &SSP1STAT)*8) + 6;
[; ;pic18f27j53.h: 19127: extern volatile __bit CKE2 @ (((unsigned) &SSP2STAT)*8) + 6;
[; ;pic18f27j53.h: 19129: extern volatile __bit CKP1 @ (((unsigned) &SSP1CON1)*8) + 4;
[; ;pic18f27j53.h: 19131: extern volatile __bit CKP2 @ (((unsigned) &SSP2CON1)*8) + 4;
[; ;pic18f27j53.h: 19133: extern volatile __bit CKTXP @ (((unsigned) &BAUDCON1)*8) + 4;
[; ;pic18f27j53.h: 19135: extern volatile __bit CLKI @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f27j53.h: 19137: extern volatile __bit CLKO @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f27j53.h: 19139: extern volatile __bit CM @ (((unsigned) &RCON)*8) + 5;
[; ;pic18f27j53.h: 19141: extern volatile __bit CM1IE @ (((unsigned) &PIE2)*8) + 5;
[; ;pic18f27j53.h: 19143: extern volatile __bit CM1IF @ (((unsigned) &PIR2)*8) + 5;
[; ;pic18f27j53.h: 19145: extern volatile __bit CM1IP @ (((unsigned) &IPR2)*8) + 5;
[; ;pic18f27j53.h: 19147: extern volatile __bit CM2IE @ (((unsigned) &PIE2)*8) + 6;
[; ;pic18f27j53.h: 19149: extern volatile __bit CM2IF @ (((unsigned) &PIR2)*8) + 6;
[; ;pic18f27j53.h: 19151: extern volatile __bit CM2IP @ (((unsigned) &IPR2)*8) + 6;
[; ;pic18f27j53.h: 19153: extern volatile __bit CM3IE @ (((unsigned) &PIE5)*8) + 5;
[; ;pic18f27j53.h: 19155: extern volatile __bit CM3IF @ (((unsigned) &PIR5)*8) + 5;
[; ;pic18f27j53.h: 19157: extern volatile __bit CM3IP @ (((unsigned) &IPR5)*8) + 5;
[; ;pic18f27j53.h: 19159: extern volatile __bit CMIE @ (((unsigned) &PIE2)*8) + 6;
[; ;pic18f27j53.h: 19161: extern volatile __bit CMIF @ (((unsigned) &PIR2)*8) + 6;
[; ;pic18f27j53.h: 19163: extern volatile __bit CMIP @ (((unsigned) &IPR2)*8) + 6;
[; ;pic18f27j53.h: 19165: extern volatile __bit CMP1MD @ (((unsigned) &PMDIS2)*8) + 0;
[; ;pic18f27j53.h: 19167: extern volatile __bit CMP2MD @ (((unsigned) &PMDIS2)*8) + 1;
[; ;pic18f27j53.h: 19169: extern volatile __bit CMP3MD @ (((unsigned) &PMDIS2)*8) + 2;
[; ;pic18f27j53.h: 19171: extern volatile __bit CMPL02 @ (((unsigned) &PSTR2CON)*8) + 6;
[; ;pic18f27j53.h: 19173: extern volatile __bit CMPL03 @ (((unsigned) &PSTR3CON)*8) + 6;
[; ;pic18f27j53.h: 19175: extern volatile __bit CMPL12 @ (((unsigned) &PSTR2CON)*8) + 7;
[; ;pic18f27j53.h: 19177: extern volatile __bit CMPL13 @ (((unsigned) &PSTR3CON)*8) + 7;
[; ;pic18f27j53.h: 19179: extern volatile __bit COE1 @ (((unsigned) &CM1CON)*8) + 6;
[; ;pic18f27j53.h: 19181: extern volatile __bit COE2 @ (((unsigned) &CM2CON)*8) + 6;
[; ;pic18f27j53.h: 19183: extern volatile __bit COE3 @ (((unsigned) &CM3CON)*8) + 6;
[; ;pic18f27j53.h: 19185: extern volatile __bit CON1 @ (((unsigned) &CM1CON)*8) + 7;
[; ;pic18f27j53.h: 19187: extern volatile __bit CON2 @ (((unsigned) &CM2CON)*8) + 7;
[; ;pic18f27j53.h: 19189: extern volatile __bit CON3 @ (((unsigned) &CM3CON)*8) + 7;
[; ;pic18f27j53.h: 19191: extern volatile __bit COUT1 @ (((unsigned) &CMSTAT)*8) + 0;
[; ;pic18f27j53.h: 19193: extern volatile __bit COUT2 @ (((unsigned) &CMSTAT)*8) + 1;
[; ;pic18f27j53.h: 19195: extern volatile __bit COUT3 @ (((unsigned) &CMSTAT)*8) + 2;
[; ;pic18f27j53.h: 19197: extern volatile __bit CPOL1 @ (((unsigned) &CM1CON)*8) + 5;
[; ;pic18f27j53.h: 19199: extern volatile __bit CPOL2 @ (((unsigned) &CM2CON)*8) + 5;
[; ;pic18f27j53.h: 19201: extern volatile __bit CPOL3 @ (((unsigned) &CM3CON)*8) + 5;
[; ;pic18f27j53.h: 19203: extern volatile __bit CRC16EE @ (((unsigned) &UEIE)*8) + 2;
[; ;pic18f27j53.h: 19205: extern volatile __bit CRC16EF @ (((unsigned) &UEIR)*8) + 2;
[; ;pic18f27j53.h: 19207: extern volatile __bit CRC5EE @ (((unsigned) &UEIE)*8) + 1;
[; ;pic18f27j53.h: 19209: extern volatile __bit CRC5EF @ (((unsigned) &UEIR)*8) + 1;
[; ;pic18f27j53.h: 19211: extern volatile __bit CREF1 @ (((unsigned) &CM1CON)*8) + 2;
[; ;pic18f27j53.h: 19213: extern volatile __bit CREF2 @ (((unsigned) &CM2CON)*8) + 2;
[; ;pic18f27j53.h: 19215: extern volatile __bit CREF3 @ (((unsigned) &CM3CON)*8) + 2;
[; ;pic18f27j53.h: 19217: extern volatile __bit CREN1 @ (((unsigned) &RCSTA1)*8) + 4;
[; ;pic18f27j53.h: 19219: extern volatile __bit CREN2 @ (((unsigned) &RCSTA2)*8) + 4;
[; ;pic18f27j53.h: 19221: extern volatile __bit CSRC1 @ (((unsigned) &TXSTA1)*8) + 7;
[; ;pic18f27j53.h: 19223: extern volatile __bit CSRC2 @ (((unsigned) &TXSTA2)*8) + 7;
[; ;pic18f27j53.h: 19225: extern volatile __bit CTED1 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f27j53.h: 19227: extern volatile __bit CTED2 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f27j53.h: 19229: extern volatile __bit CTMUEN @ (((unsigned) &CTMUCONH)*8) + 7;
[; ;pic18f27j53.h: 19231: extern volatile __bit CTMUIE @ (((unsigned) &PIE3)*8) + 2;
[; ;pic18f27j53.h: 19233: extern volatile __bit CTMUIF @ (((unsigned) &PIR3)*8) + 2;
[; ;pic18f27j53.h: 19235: extern volatile __bit CTMUIP @ (((unsigned) &IPR3)*8) + 2;
[; ;pic18f27j53.h: 19237: extern volatile __bit CTMUMD @ (((unsigned) &PMDIS1)*8) + 6;
[; ;pic18f27j53.h: 19239: extern volatile __bit CTMUSIDL @ (((unsigned) &CTMUCONH)*8) + 5;
[; ;pic18f27j53.h: 19241: extern volatile __bit CTPLS @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f27j53.h: 19243: extern volatile __bit CTTRIG @ (((unsigned) &CTMUCONH)*8) + 0;
[; ;pic18f27j53.h: 19245: extern volatile __bit CVR0 @ (((unsigned) &CVRCON)*8) + 0;
[; ;pic18f27j53.h: 19247: extern volatile __bit CVR1 @ (((unsigned) &CVRCON)*8) + 1;
[; ;pic18f27j53.h: 19249: extern volatile __bit CVR2 @ (((unsigned) &CVRCON)*8) + 2;
[; ;pic18f27j53.h: 19251: extern volatile __bit CVR3 @ (((unsigned) &CVRCON)*8) + 3;
[; ;pic18f27j53.h: 19253: extern volatile __bit CVREF @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f27j53.h: 19255: extern volatile __bit CVREN @ (((unsigned) &CVRCON)*8) + 7;
[; ;pic18f27j53.h: 19257: extern volatile __bit CVROE @ (((unsigned) &CVRCON)*8) + 6;
[; ;pic18f27j53.h: 19259: extern volatile __bit CVROEN @ (((unsigned) &CVRCON)*8) + 6;
[; ;pic18f27j53.h: 19261: extern volatile __bit CVRR @ (((unsigned) &CVRCON)*8) + 5;
[; ;pic18f27j53.h: 19263: extern volatile __bit CVRSS @ (((unsigned) &CVRCON)*8) + 4;
[; ;pic18f27j53.h: 19265: extern volatile __bit DA @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f27j53.h: 19267: extern volatile __bit DA1 @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f27j53.h: 19269: extern volatile __bit DA2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f27j53.h: 19271: extern volatile __bit DATA_ADDRESS @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f27j53.h: 19273: extern volatile __bit DATA_ADDRESS2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f27j53.h: 19275: extern volatile __bit DC @ (((unsigned) &STATUS)*8) + 1;
[; ;pic18f27j53.h: 19277: extern volatile __bit DC10B0 @ (((unsigned) &CCP10CON)*8) + 4;
[; ;pic18f27j53.h: 19279: extern volatile __bit DC10B1 @ (((unsigned) &CCP10CON)*8) + 5;
[; ;pic18f27j53.h: 19281: extern volatile __bit DC1B0 @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f27j53.h: 19283: extern volatile __bit DC1B1 @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f27j53.h: 19285: extern volatile __bit DC2B0 @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic18f27j53.h: 19287: extern volatile __bit DC2B1 @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f27j53.h: 19289: extern volatile __bit DC3B0 @ (((unsigned) &CCP3CON)*8) + 4;
[; ;pic18f27j53.h: 19291: extern volatile __bit DC3B1 @ (((unsigned) &CCP3CON)*8) + 5;
[; ;pic18f27j53.h: 19293: extern volatile __bit DC4B0 @ (((unsigned) &CCP4CON)*8) + 4;
[; ;pic18f27j53.h: 19295: extern volatile __bit DC4B1 @ (((unsigned) &CCP4CON)*8) + 5;
[; ;pic18f27j53.h: 19297: extern volatile __bit DC5B0 @ (((unsigned) &CCP5CON)*8) + 4;
[; ;pic18f27j53.h: 19299: extern volatile __bit DC5B1 @ (((unsigned) &CCP5CON)*8) + 5;
[; ;pic18f27j53.h: 19301: extern volatile __bit DC6B0 @ (((unsigned) &CCP6CON)*8) + 4;
[; ;pic18f27j53.h: 19303: extern volatile __bit DC6B1 @ (((unsigned) &CCP6CON)*8) + 5;
[; ;pic18f27j53.h: 19305: extern volatile __bit DC7B0 @ (((unsigned) &CCP7CON)*8) + 4;
[; ;pic18f27j53.h: 19307: extern volatile __bit DC7B1 @ (((unsigned) &CCP7CON)*8) + 5;
[; ;pic18f27j53.h: 19309: extern volatile __bit DC8B0 @ (((unsigned) &CCP8CON)*8) + 4;
[; ;pic18f27j53.h: 19311: extern volatile __bit DC8B1 @ (((unsigned) &CCP8CON)*8) + 5;
[; ;pic18f27j53.h: 19313: extern volatile __bit DC9B0 @ (((unsigned) &CCP9CON)*8) + 4;
[; ;pic18f27j53.h: 19315: extern volatile __bit DC9B1 @ (((unsigned) &CCP9CON)*8) + 5;
[; ;pic18f27j53.h: 19317: extern volatile __bit DFN8EE @ (((unsigned) &UEIE)*8) + 3;
[; ;pic18f27j53.h: 19319: extern volatile __bit DFN8EF @ (((unsigned) &UEIR)*8) + 3;
[; ;pic18f27j53.h: 19321: extern volatile __bit DIR @ (((unsigned) &USTAT)*8) + 2;
[; ;pic18f27j53.h: 19323: extern volatile __bit DLYCYC0 @ (((unsigned) &DMACON2)*8) + 4;
[; ;pic18f27j53.h: 19325: extern volatile __bit DLYCYC1 @ (((unsigned) &DMACON2)*8) + 5;
[; ;pic18f27j53.h: 19327: extern volatile __bit DLYCYC2 @ (((unsigned) &DMACON2)*8) + 6;
[; ;pic18f27j53.h: 19329: extern volatile __bit DLYCYC3 @ (((unsigned) &DMACON2)*8) + 7;
[; ;pic18f27j53.h: 19331: extern volatile __bit DLYINTEN @ (((unsigned) &DMACON1)*8) + 1;
[; ;pic18f27j53.h: 19333: extern volatile __bit DMAEN @ (((unsigned) &DMACON1)*8) + 0;
[; ;pic18f27j53.h: 19335: extern volatile __bit DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f27j53.h: 19337: extern volatile __bit DS @ (((unsigned) &WDTCON)*8) + 3;
[; ;pic18f27j53.h: 19339: extern volatile __bit DSBOR @ (((unsigned) &DSCONL)*8) + 1;
[; ;pic18f27j53.h: 19341: extern volatile __bit DSEN @ (((unsigned) &DSCONH)*8) + 7;
[; ;pic18f27j53.h: 19343: extern volatile __bit DSFLT @ (((unsigned) &DSWAKEL)*8) + 7;
[; ;pic18f27j53.h: 19345: extern volatile __bit DSINT0 @ (((unsigned) &DSWAKEH)*8) + 0;
[; ;pic18f27j53.h: 19347: extern volatile __bit DSMCLR @ (((unsigned) &DSWAKEL)*8) + 2;
[; ;pic18f27j53.h: 19349: extern volatile __bit DSPOR @ (((unsigned) &DSWAKEL)*8) + 0;
[; ;pic18f27j53.h: 19351: extern volatile __bit DSRTC @ (((unsigned) &DSWAKEL)*8) + 3;
[; ;pic18f27j53.h: 19353: extern volatile __bit DSULP @ (((unsigned) &DSWAKEL)*8) + 5;
[; ;pic18f27j53.h: 19355: extern volatile __bit DSULPEN @ (((unsigned) &DSCONH)*8) + 1;
[; ;pic18f27j53.h: 19357: extern volatile __bit DSWDT @ (((unsigned) &DSWAKEL)*8) + 4;
[; ;pic18f27j53.h: 19359: extern volatile __bit DT1 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f27j53.h: 19361: extern volatile __bit DTRXP @ (((unsigned) &BAUDCON1)*8) + 5;
[; ;pic18f27j53.h: 19363: extern volatile __bit DTRXP1 @ (((unsigned) &BAUDCON1)*8) + 5;
[; ;pic18f27j53.h: 19365: extern volatile __bit DTRXP2 @ (((unsigned) &BAUDCON2)*8) + 5;
[; ;pic18f27j53.h: 19367: extern volatile __bit DUPLEX0 @ (((unsigned) &DMACON1)*8) + 2;
[; ;pic18f27j53.h: 19369: extern volatile __bit DUPLEX1 @ (((unsigned) &DMACON1)*8) + 3;
[; ;pic18f27j53.h: 19371: extern volatile __bit D_A @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f27j53.h: 19373: extern volatile __bit D_A2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f27j53.h: 19375: extern volatile __bit D_MINUS @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f27j53.h: 19377: extern volatile __bit D_PLUS @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f27j53.h: 19379: extern volatile __bit D_nA2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f27j53.h: 19381: extern volatile __bit ECCP1AS0 @ (((unsigned) &ECCP1AS)*8) + 4;
[; ;pic18f27j53.h: 19383: extern volatile __bit ECCP1AS1 @ (((unsigned) &ECCP1AS)*8) + 5;
[; ;pic18f27j53.h: 19385: extern volatile __bit ECCP1AS2 @ (((unsigned) &ECCP1AS)*8) + 6;
[; ;pic18f27j53.h: 19387: extern volatile __bit ECCP1ASE @ (((unsigned) &ECCP1AS)*8) + 7;
[; ;pic18f27j53.h: 19389: extern volatile __bit ECCP1MD @ (((unsigned) &PMDIS0)*8) + 5;
[; ;pic18f27j53.h: 19391: extern volatile __bit ECCP1OD @ (((unsigned) &ODCON1)*8) + 0;
[; ;pic18f27j53.h: 19393: extern volatile __bit ECCP2AS0 @ (((unsigned) &ECCP2AS)*8) + 4;
[; ;pic18f27j53.h: 19395: extern volatile __bit ECCP2AS1 @ (((unsigned) &ECCP2AS)*8) + 5;
[; ;pic18f27j53.h: 19397: extern volatile __bit ECCP2AS2 @ (((unsigned) &ECCP2AS)*8) + 6;
[; ;pic18f27j53.h: 19399: extern volatile __bit ECCP2ASE @ (((unsigned) &ECCP2AS)*8) + 7;
[; ;pic18f27j53.h: 19401: extern volatile __bit ECCP2MD @ (((unsigned) &PMDIS0)*8) + 6;
[; ;pic18f27j53.h: 19403: extern volatile __bit ECCP2OD @ (((unsigned) &ODCON1)*8) + 1;
[; ;pic18f27j53.h: 19405: extern volatile __bit ECCP3AS0 @ (((unsigned) &ECCP3AS)*8) + 4;
[; ;pic18f27j53.h: 19407: extern volatile __bit ECCP3AS1 @ (((unsigned) &ECCP3AS)*8) + 5;
[; ;pic18f27j53.h: 19409: extern volatile __bit ECCP3AS2 @ (((unsigned) &ECCP3AS)*8) + 6;
[; ;pic18f27j53.h: 19411: extern volatile __bit ECCP3ASE @ (((unsigned) &ECCP3AS)*8) + 7;
[; ;pic18f27j53.h: 19413: extern volatile __bit ECCP3MD @ (((unsigned) &PMDIS0)*8) + 7;
[; ;pic18f27j53.h: 19415: extern volatile __bit ECCP3OD @ (((unsigned) &ODCON1)*8) + 2;
[; ;pic18f27j53.h: 19417: extern volatile __bit EDG1POL @ (((unsigned) &CTMUCONL)*8) + 4;
[; ;pic18f27j53.h: 19419: extern volatile __bit EDG1SEL0 @ (((unsigned) &CTMUCONL)*8) + 2;
[; ;pic18f27j53.h: 19421: extern volatile __bit EDG1SEL1 @ (((unsigned) &CTMUCONL)*8) + 3;
[; ;pic18f27j53.h: 19423: extern volatile __bit EDG1STAT @ (((unsigned) &CTMUCONL)*8) + 0;
[; ;pic18f27j53.h: 19425: extern volatile __bit EDG2POL @ (((unsigned) &CTMUCONL)*8) + 7;
[; ;pic18f27j53.h: 19427: extern volatile __bit EDG2SEL0 @ (((unsigned) &CTMUCONL)*8) + 5;
[; ;pic18f27j53.h: 19429: extern volatile __bit EDG2SEL1 @ (((unsigned) &CTMUCONL)*8) + 6;
[; ;pic18f27j53.h: 19431: extern volatile __bit EDG2STAT @ (((unsigned) &CTMUCONL)*8) + 1;
[; ;pic18f27j53.h: 19433: extern volatile __bit EDGEN @ (((unsigned) &CTMUCONH)*8) + 3;
[; ;pic18f27j53.h: 19435: extern volatile __bit EDGSEQEN @ (((unsigned) &CTMUCONH)*8) + 2;
[; ;pic18f27j53.h: 19437: extern volatile __bit ENDP0 @ (((unsigned) &USTAT)*8) + 3;
[; ;pic18f27j53.h: 19439: extern volatile __bit ENDP1 @ (((unsigned) &USTAT)*8) + 4;
[; ;pic18f27j53.h: 19441: extern volatile __bit ENDP2 @ (((unsigned) &USTAT)*8) + 5;
[; ;pic18f27j53.h: 19443: extern volatile __bit ENDP3 @ (((unsigned) &USTAT)*8) + 6;
[; ;pic18f27j53.h: 19445: extern volatile __bit EP0CONDIS @ (((unsigned) &UEP0)*8) + 3;
[; ;pic18f27j53.h: 19447: extern volatile __bit EP0HSHK @ (((unsigned) &UEP0)*8) + 4;
[; ;pic18f27j53.h: 19449: extern volatile __bit EP0INEN @ (((unsigned) &UEP0)*8) + 1;
[; ;pic18f27j53.h: 19451: extern volatile __bit EP0OUTEN @ (((unsigned) &UEP0)*8) + 2;
[; ;pic18f27j53.h: 19453: extern volatile __bit EP0STALL @ (((unsigned) &UEP0)*8) + 0;
[; ;pic18f27j53.h: 19455: extern volatile __bit EP1CONDIS @ (((unsigned) &UEP1)*8) + 3;
[; ;pic18f27j53.h: 19457: extern volatile __bit EP1HSHK @ (((unsigned) &UEP1)*8) + 4;
[; ;pic18f27j53.h: 19459: extern volatile __bit EP1INEN @ (((unsigned) &UEP1)*8) + 1;
[; ;pic18f27j53.h: 19461: extern volatile __bit EP1OUTEN @ (((unsigned) &UEP1)*8) + 2;
[; ;pic18f27j53.h: 19463: extern volatile __bit EP1STALL @ (((unsigned) &UEP1)*8) + 0;
[; ;pic18f27j53.h: 19465: extern volatile __bit EP2CONDIS @ (((unsigned) &UEP2)*8) + 3;
[; ;pic18f27j53.h: 19467: extern volatile __bit EP2HSHK @ (((unsigned) &UEP2)*8) + 4;
[; ;pic18f27j53.h: 19469: extern volatile __bit EP2INEN @ (((unsigned) &UEP2)*8) + 1;
[; ;pic18f27j53.h: 19471: extern volatile __bit EP2OUTEN @ (((unsigned) &UEP2)*8) + 2;
[; ;pic18f27j53.h: 19473: extern volatile __bit EP2STALL @ (((unsigned) &UEP2)*8) + 0;
[; ;pic18f27j53.h: 19475: extern volatile __bit EP3CONDIS @ (((unsigned) &UEP3)*8) + 3;
[; ;pic18f27j53.h: 19477: extern volatile __bit EP3HSHK @ (((unsigned) &UEP3)*8) + 4;
[; ;pic18f27j53.h: 19479: extern volatile __bit EP3INEN @ (((unsigned) &UEP3)*8) + 1;
[; ;pic18f27j53.h: 19481: extern volatile __bit EP3OUTEN @ (((unsigned) &UEP3)*8) + 2;
[; ;pic18f27j53.h: 19483: extern volatile __bit EP3STALL @ (((unsigned) &UEP3)*8) + 0;
[; ;pic18f27j53.h: 19485: extern volatile __bit EP4CONDIS @ (((unsigned) &UEP4)*8) + 3;
[; ;pic18f27j53.h: 19487: extern volatile __bit EP4HSHK @ (((unsigned) &UEP4)*8) + 4;
[; ;pic18f27j53.h: 19489: extern volatile __bit EP4INEN @ (((unsigned) &UEP4)*8) + 1;
[; ;pic18f27j53.h: 19491: extern volatile __bit EP4OUTEN @ (((unsigned) &UEP4)*8) + 2;
[; ;pic18f27j53.h: 19493: extern volatile __bit EP4STALL @ (((unsigned) &UEP4)*8) + 0;
[; ;pic18f27j53.h: 19495: extern volatile __bit EP5CONDIS @ (((unsigned) &UEP5)*8) + 3;
[; ;pic18f27j53.h: 19497: extern volatile __bit EP5HSHK @ (((unsigned) &UEP5)*8) + 4;
[; ;pic18f27j53.h: 19499: extern volatile __bit EP5INEN @ (((unsigned) &UEP5)*8) + 1;
[; ;pic18f27j53.h: 19501: extern volatile __bit EP5OUTEN @ (((unsigned) &UEP5)*8) + 2;
[; ;pic18f27j53.h: 19503: extern volatile __bit EP5STALL @ (((unsigned) &UEP5)*8) + 0;
[; ;pic18f27j53.h: 19505: extern volatile __bit EP6CONDIS @ (((unsigned) &UEP6)*8) + 3;
[; ;pic18f27j53.h: 19507: extern volatile __bit EP6HSHK @ (((unsigned) &UEP6)*8) + 4;
[; ;pic18f27j53.h: 19509: extern volatile __bit EP6INEN @ (((unsigned) &UEP6)*8) + 1;
[; ;pic18f27j53.h: 19511: extern volatile __bit EP6OUTEN @ (((unsigned) &UEP6)*8) + 2;
[; ;pic18f27j53.h: 19513: extern volatile __bit EP6STALL @ (((unsigned) &UEP6)*8) + 0;
[; ;pic18f27j53.h: 19515: extern volatile __bit EP7CONDIS @ (((unsigned) &UEP7)*8) + 3;
[; ;pic18f27j53.h: 19517: extern volatile __bit EP7HSHK @ (((unsigned) &UEP7)*8) + 4;
[; ;pic18f27j53.h: 19519: extern volatile __bit EP7INEN @ (((unsigned) &UEP7)*8) + 1;
[; ;pic18f27j53.h: 19521: extern volatile __bit EP7OUTEN @ (((unsigned) &UEP7)*8) + 2;
[; ;pic18f27j53.h: 19523: extern volatile __bit EP7STALL @ (((unsigned) &UEP7)*8) + 0;
[; ;pic18f27j53.h: 19525: extern volatile __bit EPCONDIS0 @ (((unsigned) &UEP0)*8) + 3;
[; ;pic18f27j53.h: 19527: extern volatile __bit EPCONDIS1 @ (((unsigned) &UEP1)*8) + 3;
[; ;pic18f27j53.h: 19529: extern volatile __bit EPCONDIS10 @ (((unsigned) &UEP10)*8) + 3;
[; ;pic18f27j53.h: 19531: extern volatile __bit EPCONDIS11 @ (((unsigned) &UEP11)*8) + 3;
[; ;pic18f27j53.h: 19533: extern volatile __bit EPCONDIS12 @ (((unsigned) &UEP12)*8) + 3;
[; ;pic18f27j53.h: 19535: extern volatile __bit EPCONDIS13 @ (((unsigned) &UEP13)*8) + 3;
[; ;pic18f27j53.h: 19537: extern volatile __bit EPCONDIS14 @ (((unsigned) &UEP14)*8) + 3;
[; ;pic18f27j53.h: 19539: extern volatile __bit EPCONDIS15 @ (((unsigned) &UEP15)*8) + 3;
[; ;pic18f27j53.h: 19541: extern volatile __bit EPCONDIS2 @ (((unsigned) &UEP2)*8) + 3;
[; ;pic18f27j53.h: 19543: extern volatile __bit EPCONDIS3 @ (((unsigned) &UEP3)*8) + 3;
[; ;pic18f27j53.h: 19545: extern volatile __bit EPCONDIS4 @ (((unsigned) &UEP4)*8) + 3;
[; ;pic18f27j53.h: 19547: extern volatile __bit EPCONDIS5 @ (((unsigned) &UEP5)*8) + 3;
[; ;pic18f27j53.h: 19549: extern volatile __bit EPCONDIS6 @ (((unsigned) &UEP6)*8) + 3;
[; ;pic18f27j53.h: 19551: extern volatile __bit EPCONDIS7 @ (((unsigned) &UEP7)*8) + 3;
[; ;pic18f27j53.h: 19553: extern volatile __bit EPCONDIS8 @ (((unsigned) &UEP8)*8) + 3;
[; ;pic18f27j53.h: 19555: extern volatile __bit EPCONDIS9 @ (((unsigned) &UEP9)*8) + 3;
[; ;pic18f27j53.h: 19557: extern volatile __bit EPHSHK0 @ (((unsigned) &UEP0)*8) + 4;
[; ;pic18f27j53.h: 19559: extern volatile __bit EPHSHK1 @ (((unsigned) &UEP1)*8) + 4;
[; ;pic18f27j53.h: 19561: extern volatile __bit EPHSHK10 @ (((unsigned) &UEP10)*8) + 4;
[; ;pic18f27j53.h: 19563: extern volatile __bit EPHSHK11 @ (((unsigned) &UEP11)*8) + 4;
[; ;pic18f27j53.h: 19565: extern volatile __bit EPHSHK12 @ (((unsigned) &UEP12)*8) + 4;
[; ;pic18f27j53.h: 19567: extern volatile __bit EPHSHK13 @ (((unsigned) &UEP13)*8) + 4;
[; ;pic18f27j53.h: 19569: extern volatile __bit EPHSHK14 @ (((unsigned) &UEP14)*8) + 4;
[; ;pic18f27j53.h: 19571: extern volatile __bit EPHSHK15 @ (((unsigned) &UEP15)*8) + 4;
[; ;pic18f27j53.h: 19573: extern volatile __bit EPHSHK2 @ (((unsigned) &UEP2)*8) + 4;
[; ;pic18f27j53.h: 19575: extern volatile __bit EPHSHK3 @ (((unsigned) &UEP3)*8) + 4;
[; ;pic18f27j53.h: 19577: extern volatile __bit EPHSHK4 @ (((unsigned) &UEP4)*8) + 4;
[; ;pic18f27j53.h: 19579: extern volatile __bit EPHSHK5 @ (((unsigned) &UEP5)*8) + 4;
[; ;pic18f27j53.h: 19581: extern volatile __bit EPHSHK6 @ (((unsigned) &UEP6)*8) + 4;
[; ;pic18f27j53.h: 19583: extern volatile __bit EPHSHK7 @ (((unsigned) &UEP7)*8) + 4;
[; ;pic18f27j53.h: 19585: extern volatile __bit EPHSHK8 @ (((unsigned) &UEP8)*8) + 4;
[; ;pic18f27j53.h: 19587: extern volatile __bit EPHSHK9 @ (((unsigned) &UEP9)*8) + 4;
[; ;pic18f27j53.h: 19589: extern volatile __bit EPINEN0 @ (((unsigned) &UEP0)*8) + 1;
[; ;pic18f27j53.h: 19591: extern volatile __bit EPINEN1 @ (((unsigned) &UEP1)*8) + 1;
[; ;pic18f27j53.h: 19593: extern volatile __bit EPINEN10 @ (((unsigned) &UEP10)*8) + 1;
[; ;pic18f27j53.h: 19595: extern volatile __bit EPINEN11 @ (((unsigned) &UEP11)*8) + 1;
[; ;pic18f27j53.h: 19597: extern volatile __bit EPINEN12 @ (((unsigned) &UEP12)*8) + 1;
[; ;pic18f27j53.h: 19599: extern volatile __bit EPINEN13 @ (((unsigned) &UEP13)*8) + 1;
[; ;pic18f27j53.h: 19601: extern volatile __bit EPINEN14 @ (((unsigned) &UEP14)*8) + 1;
[; ;pic18f27j53.h: 19603: extern volatile __bit EPINEN15 @ (((unsigned) &UEP15)*8) + 1;
[; ;pic18f27j53.h: 19605: extern volatile __bit EPINEN2 @ (((unsigned) &UEP2)*8) + 1;
[; ;pic18f27j53.h: 19607: extern volatile __bit EPINEN3 @ (((unsigned) &UEP3)*8) + 1;
[; ;pic18f27j53.h: 19609: extern volatile __bit EPINEN4 @ (((unsigned) &UEP4)*8) + 1;
[; ;pic18f27j53.h: 19611: extern volatile __bit EPINEN5 @ (((unsigned) &UEP5)*8) + 1;
[; ;pic18f27j53.h: 19613: extern volatile __bit EPINEN6 @ (((unsigned) &UEP6)*8) + 1;
[; ;pic18f27j53.h: 19615: extern volatile __bit EPINEN7 @ (((unsigned) &UEP7)*8) + 1;
[; ;pic18f27j53.h: 19617: extern volatile __bit EPINEN8 @ (((unsigned) &UEP8)*8) + 1;
[; ;pic18f27j53.h: 19619: extern volatile __bit EPINEN9 @ (((unsigned) &UEP9)*8) + 1;
[; ;pic18f27j53.h: 19621: extern volatile __bit EPOUTEN0 @ (((unsigned) &UEP0)*8) + 2;
[; ;pic18f27j53.h: 19623: extern volatile __bit EPOUTEN1 @ (((unsigned) &UEP1)*8) + 2;
[; ;pic18f27j53.h: 19625: extern volatile __bit EPOUTEN10 @ (((unsigned) &UEP10)*8) + 2;
[; ;pic18f27j53.h: 19627: extern volatile __bit EPOUTEN11 @ (((unsigned) &UEP11)*8) + 2;
[; ;pic18f27j53.h: 19629: extern volatile __bit EPOUTEN12 @ (((unsigned) &UEP12)*8) + 2;
[; ;pic18f27j53.h: 19631: extern volatile __bit EPOUTEN13 @ (((unsigned) &UEP13)*8) + 2;
[; ;pic18f27j53.h: 19633: extern volatile __bit EPOUTEN14 @ (((unsigned) &UEP14)*8) + 2;
[; ;pic18f27j53.h: 19635: extern volatile __bit EPOUTEN15 @ (((unsigned) &UEP15)*8) + 2;
[; ;pic18f27j53.h: 19637: extern volatile __bit EPOUTEN2 @ (((unsigned) &UEP2)*8) + 2;
[; ;pic18f27j53.h: 19639: extern volatile __bit EPOUTEN3 @ (((unsigned) &UEP3)*8) + 2;
[; ;pic18f27j53.h: 19641: extern volatile __bit EPOUTEN4 @ (((unsigned) &UEP4)*8) + 2;
[; ;pic18f27j53.h: 19643: extern volatile __bit EPOUTEN5 @ (((unsigned) &UEP5)*8) + 2;
[; ;pic18f27j53.h: 19645: extern volatile __bit EPOUTEN6 @ (((unsigned) &UEP6)*8) + 2;
[; ;pic18f27j53.h: 19647: extern volatile __bit EPOUTEN7 @ (((unsigned) &UEP7)*8) + 2;
[; ;pic18f27j53.h: 19649: extern volatile __bit EPOUTEN8 @ (((unsigned) &UEP8)*8) + 2;
[; ;pic18f27j53.h: 19651: extern volatile __bit EPOUTEN9 @ (((unsigned) &UEP9)*8) + 2;
[; ;pic18f27j53.h: 19653: extern volatile __bit EPSTALL0 @ (((unsigned) &UEP0)*8) + 0;
[; ;pic18f27j53.h: 19655: extern volatile __bit EPSTALL1 @ (((unsigned) &UEP1)*8) + 0;
[; ;pic18f27j53.h: 19657: extern volatile __bit EPSTALL10 @ (((unsigned) &UEP10)*8) + 0;
[; ;pic18f27j53.h: 19659: extern volatile __bit EPSTALL11 @ (((unsigned) &UEP11)*8) + 0;
[; ;pic18f27j53.h: 19661: extern volatile __bit EPSTALL12 @ (((unsigned) &UEP12)*8) + 0;
[; ;pic18f27j53.h: 19663: extern volatile __bit EPSTALL13 @ (((unsigned) &UEP13)*8) + 0;
[; ;pic18f27j53.h: 19665: extern volatile __bit EPSTALL14 @ (((unsigned) &UEP14)*8) + 0;
[; ;pic18f27j53.h: 19667: extern volatile __bit EPSTALL15 @ (((unsigned) &UEP15)*8) + 0;
[; ;pic18f27j53.h: 19669: extern volatile __bit EPSTALL2 @ (((unsigned) &UEP2)*8) + 0;
[; ;pic18f27j53.h: 19671: extern volatile __bit EPSTALL3 @ (((unsigned) &UEP3)*8) + 0;
[; ;pic18f27j53.h: 19673: extern volatile __bit EPSTALL4 @ (((unsigned) &UEP4)*8) + 0;
[; ;pic18f27j53.h: 19675: extern volatile __bit EPSTALL5 @ (((unsigned) &UEP5)*8) + 0;
[; ;pic18f27j53.h: 19677: extern volatile __bit EPSTALL6 @ (((unsigned) &UEP6)*8) + 0;
[; ;pic18f27j53.h: 19679: extern volatile __bit EPSTALL7 @ (((unsigned) &UEP7)*8) + 0;
[; ;pic18f27j53.h: 19681: extern volatile __bit EPSTALL8 @ (((unsigned) &UEP8)*8) + 0;
[; ;pic18f27j53.h: 19683: extern volatile __bit EPSTALL9 @ (((unsigned) &UEP9)*8) + 0;
[; ;pic18f27j53.h: 19685: extern volatile __bit EVPOL01 @ (((unsigned) &CM1CON)*8) + 3;
[; ;pic18f27j53.h: 19687: extern volatile __bit EVPOL02 @ (((unsigned) &CM2CON)*8) + 3;
[; ;pic18f27j53.h: 19689: extern volatile __bit EVPOL03 @ (((unsigned) &CM3CON)*8) + 3;
[; ;pic18f27j53.h: 19691: extern volatile __bit EVPOL05 @ (((unsigned) &IPR5)*8) + 3;
[; ;pic18f27j53.h: 19693: extern volatile __bit EVPOL11 @ (((unsigned) &CM1CON)*8) + 4;
[; ;pic18f27j53.h: 19695: extern volatile __bit EVPOL12 @ (((unsigned) &CM2CON)*8) + 4;
[; ;pic18f27j53.h: 19697: extern volatile __bit EVPOL13 @ (((unsigned) &CM3CON)*8) + 4;
[; ;pic18f27j53.h: 19699: extern volatile __bit EVPOL15 @ (((unsigned) &IPR5)*8) + 4;
[; ;pic18f27j53.h: 19701: extern volatile __bit FERR1 @ (((unsigned) &RCSTA1)*8) + 2;
[; ;pic18f27j53.h: 19703: extern volatile __bit FERR2 @ (((unsigned) &RCSTA2)*8) + 2;
[; ;pic18f27j53.h: 19705: extern volatile __bit FLTS @ (((unsigned) &OSCCON)*8) + 2;
[; ;pic18f27j53.h: 19707: extern volatile __bit FREE @ (((unsigned) &EECON1)*8) + 4;
[; ;pic18f27j53.h: 19709: extern volatile __bit FRM0 @ (((unsigned) &UFRML)*8) + 0;
[; ;pic18f27j53.h: 19711: extern volatile __bit FRM1 @ (((unsigned) &UFRML)*8) + 1;
[; ;pic18f27j53.h: 19713: extern volatile __bit FRM10 @ (((unsigned) &UFRMH)*8) + 2;
[; ;pic18f27j53.h: 19715: extern volatile __bit FRM2 @ (((unsigned) &UFRML)*8) + 2;
[; ;pic18f27j53.h: 19717: extern volatile __bit FRM3 @ (((unsigned) &UFRML)*8) + 3;
[; ;pic18f27j53.h: 19719: extern volatile __bit FRM4 @ (((unsigned) &UFRML)*8) + 4;
[; ;pic18f27j53.h: 19721: extern volatile __bit FRM5 @ (((unsigned) &UFRML)*8) + 5;
[; ;pic18f27j53.h: 19723: extern volatile __bit FRM6 @ (((unsigned) &UFRML)*8) + 6;
[; ;pic18f27j53.h: 19725: extern volatile __bit FRM7 @ (((unsigned) &UFRML)*8) + 7;
[; ;pic18f27j53.h: 19727: extern volatile __bit FRM8 @ (((unsigned) &UFRMH)*8) + 0;
[; ;pic18f27j53.h: 19729: extern volatile __bit FRM9 @ (((unsigned) &UFRMH)*8) + 1;
[; ;pic18f27j53.h: 19731: extern volatile __bit FSEN @ (((unsigned) &UCFG)*8) + 2;
[; ;pic18f27j53.h: 19733: extern volatile __bit GCEN1 @ (((unsigned) &SSP1CON2)*8) + 7;
[; ;pic18f27j53.h: 19735: extern volatile __bit GCEN2 @ (((unsigned) &SSP2CON2)*8) + 7;
[; ;pic18f27j53.h: 19737: extern volatile __bit GIE @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f27j53.h: 19739: extern volatile __bit GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f27j53.h: 19741: extern volatile __bit GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f27j53.h: 19743: extern volatile __bit GIE_GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f27j53.h: 19745: extern volatile __bit GO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f27j53.h: 19747: extern volatile __bit GODONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f27j53.h: 19749: extern volatile __bit GO_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f27j53.h: 19751: extern volatile __bit GO_NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f27j53.h: 19753: extern volatile __bit GO_nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f27j53.h: 19755: extern volatile __bit HALFSEC @ (((unsigned) &RTCCFG)*8) + 3;
[; ;pic18f27j53.h: 19757: extern volatile __bit HLVDEN @ (((unsigned) &HLVDCON)*8) + 4;
[; ;pic18f27j53.h: 19759: extern volatile __bit HLVDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18f27j53.h: 19761: extern volatile __bit HLVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18f27j53.h: 19763: extern volatile __bit HLVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f27j53.h: 19765: extern volatile __bit HLVDIP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18f27j53.h: 19767: extern volatile __bit HLVDL0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f27j53.h: 19769: extern volatile __bit HLVDL1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f27j53.h: 19771: extern volatile __bit HLVDL2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f27j53.h: 19773: extern volatile __bit HLVDL3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f27j53.h: 19775: extern volatile __bit I2C_DAT @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f27j53.h: 19777: extern volatile __bit I2C_DAT2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f27j53.h: 19779: extern volatile __bit I2C_READ @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f27j53.h: 19781: extern volatile __bit I2C_READ2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f27j53.h: 19783: extern volatile __bit I2C_START @ (((unsigned) &SSP1STAT)*8) + 3;
[; ;pic18f27j53.h: 19785: extern volatile __bit I2C_START2 @ (((unsigned) &SSP2STAT)*8) + 3;
[; ;pic18f27j53.h: 19787: extern volatile __bit I2C_STOP @ (((unsigned) &SSP1STAT)*8) + 4;
[; ;pic18f27j53.h: 19789: extern volatile __bit I2C_STOP2 @ (((unsigned) &SSP2STAT)*8) + 4;
[; ;pic18f27j53.h: 19791: extern volatile __bit IDISSEN @ (((unsigned) &CTMUCONH)*8) + 1;
[; ;pic18f27j53.h: 19793: extern volatile __bit IDLEIE @ (((unsigned) &UIE)*8) + 4;
[; ;pic18f27j53.h: 19795: extern volatile __bit IDLEIF @ (((unsigned) &UIR)*8) + 4;
[; ;pic18f27j53.h: 19797: extern volatile __bit IDLEN @ (((unsigned) &OSCCON)*8) + 7;
[; ;pic18f27j53.h: 19799: extern volatile __bit INT0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f27j53.h: 19801: extern volatile __bit INT0E @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f27j53.h: 19803: extern volatile __bit INT0F @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f27j53.h: 19805: extern volatile __bit INT0IE @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f27j53.h: 19807: extern volatile __bit INT0IF @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f27j53.h: 19809: extern volatile __bit INT1E @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f27j53.h: 19811: extern volatile __bit INT1F @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f27j53.h: 19813: extern volatile __bit INT1IE @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f27j53.h: 19815: extern volatile __bit INT1IF @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f27j53.h: 19817: extern volatile __bit INT1IP @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f27j53.h: 19819: extern volatile __bit INT1P @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f27j53.h: 19821: extern volatile __bit INT2E @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f27j53.h: 19823: extern volatile __bit INT2F @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f27j53.h: 19825: extern volatile __bit INT2IE @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f27j53.h: 19827: extern volatile __bit INT2IF @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f27j53.h: 19829: extern volatile __bit INT2IP @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f27j53.h: 19831: extern volatile __bit INT2P @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f27j53.h: 19833: extern volatile __bit INT3E @ (((unsigned) &INTCON3)*8) + 5;
[; ;pic18f27j53.h: 19835: extern volatile __bit INT3F @ (((unsigned) &INTCON3)*8) + 2;
[; ;pic18f27j53.h: 19837: extern volatile __bit INT3IE @ (((unsigned) &INTCON3)*8) + 5;
[; ;pic18f27j53.h: 19839: extern volatile __bit INT3IF @ (((unsigned) &INTCON3)*8) + 2;
[; ;pic18f27j53.h: 19841: extern volatile __bit INT3IP @ (((unsigned) &INTCON2)*8) + 1;
[; ;pic18f27j53.h: 19843: extern volatile __bit INT3P @ (((unsigned) &INTCON2)*8) + 1;
[; ;pic18f27j53.h: 19845: extern volatile __bit INTEDG0 @ (((unsigned) &INTCON2)*8) + 6;
[; ;pic18f27j53.h: 19847: extern volatile __bit INTEDG1 @ (((unsigned) &INTCON2)*8) + 5;
[; ;pic18f27j53.h: 19849: extern volatile __bit INTEDG2 @ (((unsigned) &INTCON2)*8) + 4;
[; ;pic18f27j53.h: 19851: extern volatile __bit INTEDG3 @ (((unsigned) &INTCON2)*8) + 3;
[; ;pic18f27j53.h: 19853: extern volatile __bit INTLVL0 @ (((unsigned) &DMACON2)*8) + 0;
[; ;pic18f27j53.h: 19855: extern volatile __bit INTLVL1 @ (((unsigned) &DMACON2)*8) + 1;
[; ;pic18f27j53.h: 19857: extern volatile __bit INTLVL2 @ (((unsigned) &DMACON2)*8) + 2;
[; ;pic18f27j53.h: 19859: extern volatile __bit INTLVL3 @ (((unsigned) &DMACON2)*8) + 3;
[; ;pic18f27j53.h: 19861: extern volatile __bit INTSRC @ (((unsigned) &OSCTUNE)*8) + 7;
[; ;pic18f27j53.h: 19863: extern volatile __bit IOLOCK @ (((unsigned) &PPSCON)*8) + 0;
[; ;pic18f27j53.h: 19865: extern volatile __bit IPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f27j53.h: 19867: extern volatile __bit IRCF0 @ (((unsigned) &OSCCON)*8) + 4;
[; ;pic18f27j53.h: 19869: extern volatile __bit IRCF1 @ (((unsigned) &OSCCON)*8) + 5;
[; ;pic18f27j53.h: 19871: extern volatile __bit IRCF2 @ (((unsigned) &OSCCON)*8) + 6;
[; ;pic18f27j53.h: 19873: extern volatile __bit IRNG0 @ (((unsigned) &CTMUICON)*8) + 0;
[; ;pic18f27j53.h: 19875: extern volatile __bit IRNG1 @ (((unsigned) &CTMUICON)*8) + 1;
[; ;pic18f27j53.h: 19877: extern volatile __bit IRVST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f27j53.h: 19879: extern volatile __bit ITRIM0 @ (((unsigned) &CTMUICON)*8) + 2;
[; ;pic18f27j53.h: 19881: extern volatile __bit ITRIM1 @ (((unsigned) &CTMUICON)*8) + 3;
[; ;pic18f27j53.h: 19883: extern volatile __bit ITRIM2 @ (((unsigned) &CTMUICON)*8) + 4;
[; ;pic18f27j53.h: 19885: extern volatile __bit ITRIM3 @ (((unsigned) &CTMUICON)*8) + 5;
[; ;pic18f27j53.h: 19887: extern volatile __bit ITRIM4 @ (((unsigned) &CTMUICON)*8) + 6;
[; ;pic18f27j53.h: 19889: extern volatile __bit ITRIM5 @ (((unsigned) &CTMUICON)*8) + 7;
[; ;pic18f27j53.h: 19891: extern volatile __bit KBI0 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f27j53.h: 19893: extern volatile __bit KBI1 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f27j53.h: 19895: extern volatile __bit KBI2 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f27j53.h: 19897: extern volatile __bit KBI3 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f27j53.h: 19899: extern volatile __bit LA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f27j53.h: 19901: extern volatile __bit LA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f27j53.h: 19903: extern volatile __bit LA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f27j53.h: 19905: extern volatile __bit LA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f27j53.h: 19907: extern volatile __bit LA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f27j53.h: 19909: extern volatile __bit LA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f27j53.h: 19911: extern volatile __bit LA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f27j53.h: 19913: extern volatile __bit LA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f27j53.h: 19915: extern volatile __bit LATA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f27j53.h: 19917: extern volatile __bit LATA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f27j53.h: 19919: extern volatile __bit LATA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f27j53.h: 19921: extern volatile __bit LATA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f27j53.h: 19923: extern volatile __bit LATA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f27j53.h: 19925: extern volatile __bit LATA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f27j53.h: 19927: extern volatile __bit LATA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f27j53.h: 19929: extern volatile __bit LATB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f27j53.h: 19931: extern volatile __bit LATB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f27j53.h: 19933: extern volatile __bit LATB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f27j53.h: 19935: extern volatile __bit LATB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f27j53.h: 19937: extern volatile __bit LATB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f27j53.h: 19939: extern volatile __bit LATB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f27j53.h: 19941: extern volatile __bit LATB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f27j53.h: 19943: extern volatile __bit LATB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f27j53.h: 19945: extern volatile __bit LATC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f27j53.h: 19947: extern volatile __bit LATC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f27j53.h: 19949: extern volatile __bit LATC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f27j53.h: 19951: extern volatile __bit LATC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f27j53.h: 19953: extern volatile __bit LATC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f27j53.h: 19955: extern volatile __bit LB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f27j53.h: 19957: extern volatile __bit LB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f27j53.h: 19959: extern volatile __bit LB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f27j53.h: 19961: extern volatile __bit LB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f27j53.h: 19963: extern volatile __bit LB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f27j53.h: 19965: extern volatile __bit LB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f27j53.h: 19967: extern volatile __bit LB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f27j53.h: 19969: extern volatile __bit LB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f27j53.h: 19971: extern volatile __bit LC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f27j53.h: 19973: extern volatile __bit LC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f27j53.h: 19975: extern volatile __bit LC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f27j53.h: 19977: extern volatile __bit LC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic18f27j53.h: 19979: extern volatile __bit LC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f27j53.h: 19981: extern volatile __bit LC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f27j53.h: 19983: extern volatile __bit LC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f27j53.h: 19985: extern volatile __bit LC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f27j53.h: 19987: extern volatile __bit LVDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18f27j53.h: 19989: extern volatile __bit LVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18f27j53.h: 19991: extern volatile __bit LVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f27j53.h: 19993: extern volatile __bit LVDIP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18f27j53.h: 19995: extern volatile __bit LVDSTAT @ (((unsigned) &WDTCON)*8) + 6;
[; ;pic18f27j53.h: 19997: extern volatile __bit MSK01 @ (((unsigned) &SSP1ADD)*8) + 0;
[; ;pic18f27j53.h: 19999: extern volatile __bit MSK02 @ (((unsigned) &SSP2ADD)*8) + 0;
[; ;pic18f27j53.h: 20001: extern volatile __bit MSK11 @ (((unsigned) &SSP1ADD)*8) + 1;
[; ;pic18f27j53.h: 20003: extern volatile __bit MSK12 @ (((unsigned) &SSP2ADD)*8) + 1;
[; ;pic18f27j53.h: 20005: extern volatile __bit MSK21 @ (((unsigned) &SSP1ADD)*8) + 2;
[; ;pic18f27j53.h: 20007: extern volatile __bit MSK22 @ (((unsigned) &SSP2ADD)*8) + 2;
[; ;pic18f27j53.h: 20009: extern volatile __bit MSK31 @ (((unsigned) &SSP1ADD)*8) + 3;
[; ;pic18f27j53.h: 20011: extern volatile __bit MSK32 @ (((unsigned) &SSP2ADD)*8) + 3;
[; ;pic18f27j53.h: 20013: extern volatile __bit MSK41 @ (((unsigned) &SSP1ADD)*8) + 4;
[; ;pic18f27j53.h: 20015: extern volatile __bit MSK42 @ (((unsigned) &SSP2ADD)*8) + 4;
[; ;pic18f27j53.h: 20017: extern volatile __bit MSK51 @ (((unsigned) &SSP1ADD)*8) + 5;
[; ;pic18f27j53.h: 20019: extern volatile __bit MSK52 @ (((unsigned) &SSP2ADD)*8) + 5;
[; ;pic18f27j53.h: 20021: extern volatile __bit MSK61 @ (((unsigned) &SSP1ADD)*8) + 6;
[; ;pic18f27j53.h: 20023: extern volatile __bit MSK62 @ (((unsigned) &SSP2ADD)*8) + 6;
[; ;pic18f27j53.h: 20025: extern volatile __bit MSK71 @ (((unsigned) &SSP1ADD)*8) + 7;
[; ;pic18f27j53.h: 20027: extern volatile __bit MSK72 @ (((unsigned) &SSP2ADD)*8) + 7;
[; ;pic18f27j53.h: 20029: extern volatile __bit NEGATIVE @ (((unsigned) &STATUS)*8) + 4;
[; ;pic18f27j53.h: 20031: extern volatile __bit NOT_A @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f27j53.h: 20033: extern volatile __bit NOT_ADDRESS @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f27j53.h: 20035: extern volatile __bit NOT_BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f27j53.h: 20037: extern volatile __bit NOT_CM @ (((unsigned) &RCON)*8) + 5;
[; ;pic18f27j53.h: 20039: extern volatile __bit NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f27j53.h: 20041: extern volatile __bit NOT_PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f27j53.h: 20043: extern volatile __bit NOT_POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f27j53.h: 20045: extern volatile __bit NOT_RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f27j53.h: 20047: extern volatile __bit NOT_RC8 @ (((unsigned) &RCSTA1)*8) + 6;
[; ;pic18f27j53.h: 20049: extern volatile __bit NOT_RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f27j53.h: 20051: extern volatile __bit NOT_SS1 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f27j53.h: 20053: extern volatile __bit NOT_T1DONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18f27j53.h: 20055: extern volatile __bit NOT_T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f27j53.h: 20057: extern volatile __bit NOT_T3DONE @ (((unsigned) &T3GCON)*8) + 3;
[; ;pic18f27j53.h: 20059: extern volatile __bit NOT_T3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f27j53.h: 20061: extern volatile __bit NOT_T5DONE @ (((unsigned) &T5GCON)*8) + 3;
[; ;pic18f27j53.h: 20063: extern volatile __bit NOT_T5SYNC @ (((unsigned) &T5CON)*8) + 2;
[; ;pic18f27j53.h: 20065: extern volatile __bit NOT_TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f27j53.h: 20067: extern volatile __bit NOT_TX8 @ (((unsigned) &TXSTA1)*8) + 6;
[; ;pic18f27j53.h: 20069: extern volatile __bit NOT_UOE @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f27j53.h: 20071: extern volatile __bit NOT_W @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f27j53.h: 20073: extern volatile __bit NOT_WRITE @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f27j53.h: 20075: extern volatile __bit OERR1 @ (((unsigned) &RCSTA1)*8) + 1;
[; ;pic18f27j53.h: 20077: extern volatile __bit OERR2 @ (((unsigned) &RCSTA2)*8) + 1;
[; ;pic18f27j53.h: 20079: extern volatile __bit OSC1 @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f27j53.h: 20081: extern volatile __bit OSC2 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f27j53.h: 20083: extern volatile __bit OSCFIE @ (((unsigned) &PIE2)*8) + 7;
[; ;pic18f27j53.h: 20085: extern volatile __bit OSCFIF @ (((unsigned) &PIR2)*8) + 7;
[; ;pic18f27j53.h: 20087: extern volatile __bit OSCFIP @ (((unsigned) &IPR2)*8) + 7;
[; ;pic18f27j53.h: 20089: extern volatile __bit OSTS @ (((unsigned) &OSCCON)*8) + 3;
[; ;pic18f27j53.h: 20091: extern volatile __bit OV @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f27j53.h: 20093: extern volatile __bit OVERFLOW @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f27j53.h: 20095: extern volatile __bit P1DC0 @ (((unsigned) &ECCP1DEL)*8) + 0;
[; ;pic18f27j53.h: 20097: extern volatile __bit P1DC1 @ (((unsigned) &ECCP1DEL)*8) + 1;
[; ;pic18f27j53.h: 20099: extern volatile __bit P1DC2 @ (((unsigned) &ECCP1DEL)*8) + 2;
[; ;pic18f27j53.h: 20101: extern volatile __bit P1DC3 @ (((unsigned) &ECCP1DEL)*8) + 3;
[; ;pic18f27j53.h: 20103: extern volatile __bit P1DC4 @ (((unsigned) &ECCP1DEL)*8) + 4;
[; ;pic18f27j53.h: 20105: extern volatile __bit P1DC5 @ (((unsigned) &ECCP1DEL)*8) + 5;
[; ;pic18f27j53.h: 20107: extern volatile __bit P1DC6 @ (((unsigned) &ECCP1DEL)*8) + 6;
[; ;pic18f27j53.h: 20109: extern volatile __bit P1M0 @ (((unsigned) &CCP1CON)*8) + 6;
[; ;pic18f27j53.h: 20111: extern volatile __bit P1M1 @ (((unsigned) &CCP1CON)*8) + 7;
[; ;pic18f27j53.h: 20113: extern volatile __bit P1RSEN @ (((unsigned) &ECCP1DEL)*8) + 7;
[; ;pic18f27j53.h: 20115: extern volatile __bit P2 @ (((unsigned) &SSP2STAT)*8) + 4;
[; ;pic18f27j53.h: 20117: extern volatile __bit P2DC02 @ (((unsigned) &PSTR2CON)*8) + 0;
[; ;pic18f27j53.h: 20119: extern volatile __bit P2DC0CON @ (((unsigned) &PSTR2CON)*8) + 0;
[; ;pic18f27j53.h: 20121: extern volatile __bit P2DC12 @ (((unsigned) &PSTR2CON)*8) + 1;
[; ;pic18f27j53.h: 20123: extern volatile __bit P2DC1CON @ (((unsigned) &PSTR2CON)*8) + 1;
[; ;pic18f27j53.h: 20125: extern volatile __bit P2DC22 @ (((unsigned) &PSTR2CON)*8) + 2;
[; ;pic18f27j53.h: 20127: extern volatile __bit P2DC2CON @ (((unsigned) &PSTR2CON)*8) + 2;
[; ;pic18f27j53.h: 20129: extern volatile __bit P2DC32 @ (((unsigned) &PSTR2CON)*8) + 3;
[; ;pic18f27j53.h: 20131: extern volatile __bit P2DC3CON @ (((unsigned) &PSTR2CON)*8) + 3;
[; ;pic18f27j53.h: 20133: extern volatile __bit P2DC42 @ (((unsigned) &PSTR2CON)*8) + 4;
[; ;pic18f27j53.h: 20135: extern volatile __bit P2DC4CON @ (((unsigned) &PSTR2CON)*8) + 4;
[; ;pic18f27j53.h: 20137: extern volatile __bit P2DC52 @ (((unsigned) &PSTR2CON)*8) + 5;
[; ;pic18f27j53.h: 20139: extern volatile __bit P2DC5CON @ (((unsigned) &PSTR2CON)*8) + 5;
[; ;pic18f27j53.h: 20141: extern volatile __bit P2DC62 @ (((unsigned) &PSTR2CON)*8) + 6;
[; ;pic18f27j53.h: 20143: extern volatile __bit P2DC6CON @ (((unsigned) &PSTR2CON)*8) + 6;
[; ;pic18f27j53.h: 20145: extern volatile __bit P2M0 @ (((unsigned) &CCP2CON)*8) + 6;
[; ;pic18f27j53.h: 20147: extern volatile __bit P2M1 @ (((unsigned) &CCP2CON)*8) + 7;
[; ;pic18f27j53.h: 20149: extern volatile __bit P2RSEN @ (((unsigned) &ECCP2DEL)*8) + 7;
[; ;pic18f27j53.h: 20151: extern volatile __bit P3DC0 @ (((unsigned) &ECCP3DEL)*8) + 0;
[; ;pic18f27j53.h: 20153: extern volatile __bit P3DC1 @ (((unsigned) &ECCP3DEL)*8) + 1;
[; ;pic18f27j53.h: 20155: extern volatile __bit P3DC2 @ (((unsigned) &ECCP3DEL)*8) + 2;
[; ;pic18f27j53.h: 20157: extern volatile __bit P3DC3 @ (((unsigned) &ECCP3DEL)*8) + 3;
[; ;pic18f27j53.h: 20159: extern volatile __bit P3DC4 @ (((unsigned) &ECCP3DEL)*8) + 4;
[; ;pic18f27j53.h: 20161: extern volatile __bit P3DC5 @ (((unsigned) &ECCP3DEL)*8) + 5;
[; ;pic18f27j53.h: 20163: extern volatile __bit P3DC6 @ (((unsigned) &ECCP3DEL)*8) + 6;
[; ;pic18f27j53.h: 20165: extern volatile __bit P3M0 @ (((unsigned) &CCP3CON)*8) + 6;
[; ;pic18f27j53.h: 20167: extern volatile __bit P3M1 @ (((unsigned) &CCP3CON)*8) + 7;
[; ;pic18f27j53.h: 20169: extern volatile __bit P3RSEN @ (((unsigned) &ECCP3DEL)*8) + 7;
[; ;pic18f27j53.h: 20171: extern volatile __bit PA1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f27j53.h: 20173: extern volatile __bit PA2 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f27j53.h: 20175: extern volatile __bit PCFG0 @ (((unsigned) &ANCON0)*8) + 0;
[; ;pic18f27j53.h: 20177: extern volatile __bit PCFG1 @ (((unsigned) &ANCON0)*8) + 1;
[; ;pic18f27j53.h: 20179: extern volatile __bit PCFG10 @ (((unsigned) &ANCON1)*8) + 2;
[; ;pic18f27j53.h: 20181: extern volatile __bit PCFG11 @ (((unsigned) &ANCON1)*8) + 3;
[; ;pic18f27j53.h: 20183: extern volatile __bit PCFG12 @ (((unsigned) &ANCON1)*8) + 4;
[; ;pic18f27j53.h: 20185: extern volatile __bit PCFG15 @ (((unsigned) &ANCON1)*8) + 7;
[; ;pic18f27j53.h: 20187: extern volatile __bit PCFG2 @ (((unsigned) &ANCON0)*8) + 2;
[; ;pic18f27j53.h: 20189: extern volatile __bit PCFG3 @ (((unsigned) &ANCON0)*8) + 3;
[; ;pic18f27j53.h: 20191: extern volatile __bit PCFG4 @ (((unsigned) &ANCON0)*8) + 4;
[; ;pic18f27j53.h: 20193: extern volatile __bit PCFG8 @ (((unsigned) &ANCON1)*8) + 0;
[; ;pic18f27j53.h: 20195: extern volatile __bit PCFG9 @ (((unsigned) &ANCON1)*8) + 1;
[; ;pic18f27j53.h: 20197: extern volatile __bit PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f27j53.h: 20199: extern volatile __bit PEIE @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f27j53.h: 20201: extern volatile __bit PEIE_GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f27j53.h: 20203: extern volatile __bit PEN1 @ (((unsigned) &SSP1CON2)*8) + 2;
[; ;pic18f27j53.h: 20205: extern volatile __bit PEN2 @ (((unsigned) &SSP2CON2)*8) + 2;
[; ;pic18f27j53.h: 20207: extern volatile __bit PGC @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f27j53.h: 20209: extern volatile __bit PGD @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f27j53.h: 20211: extern volatile __bit PIDEE @ (((unsigned) &UEIE)*8) + 0;
[; ;pic18f27j53.h: 20213: extern volatile __bit PIDEF @ (((unsigned) &UEIR)*8) + 0;
[; ;pic18f27j53.h: 20215: extern volatile __bit PKTDIS @ (((unsigned) &UCON)*8) + 4;
[; ;pic18f27j53.h: 20217: extern volatile __bit PLLEN @ (((unsigned) &OSCTUNE)*8) + 6;
[; ;pic18f27j53.h: 20219: extern volatile __bit PMDADC @ (((unsigned) &PMDIS0)*8) + 0;
[; ;pic18f27j53.h: 20221: extern volatile __bit PMDCCP10 @ (((unsigned) &PMDIS3)*8) + 7;
[; ;pic18f27j53.h: 20223: extern volatile __bit PMDCCP4 @ (((unsigned) &PMDIS3)*8) + 1;
[; ;pic18f27j53.h: 20225: extern volatile __bit PMDCCP5 @ (((unsigned) &PMDIS3)*8) + 2;
[; ;pic18f27j53.h: 20227: extern volatile __bit PMDCCP6 @ (((unsigned) &PMDIS3)*8) + 3;
[; ;pic18f27j53.h: 20229: extern volatile __bit PMDCCP7 @ (((unsigned) &PMDIS3)*8) + 4;
[; ;pic18f27j53.h: 20231: extern volatile __bit PMDCCP8 @ (((unsigned) &PMDIS3)*8) + 5;
[; ;pic18f27j53.h: 20233: extern volatile __bit PMDCCP9 @ (((unsigned) &PMDIS3)*8) + 6;
[; ;pic18f27j53.h: 20235: extern volatile __bit PMDCMP1 @ (((unsigned) &PMDIS2)*8) + 0;
[; ;pic18f27j53.h: 20237: extern volatile __bit PMDCMP2 @ (((unsigned) &PMDIS2)*8) + 1;
[; ;pic18f27j53.h: 20239: extern volatile __bit PMDCMP3 @ (((unsigned) &PMDIS2)*8) + 2;
[; ;pic18f27j53.h: 20241: extern volatile __bit PMDCTMU @ (((unsigned) &PMDIS1)*8) + 6;
[; ;pic18f27j53.h: 20243: extern volatile __bit PMDECCP1 @ (((unsigned) &PMDIS0)*8) + 5;
[; ;pic18f27j53.h: 20245: extern volatile __bit PMDECCP2 @ (((unsigned) &PMDIS0)*8) + 6;
[; ;pic18f27j53.h: 20247: extern volatile __bit PMDECCP3 @ (((unsigned) &PMDIS0)*8) + 7;
[; ;pic18f27j53.h: 20249: extern volatile __bit PMDMSSP1 @ (((unsigned) &PMDIS0)*8) + 1;
[; ;pic18f27j53.h: 20251: extern volatile __bit PMDMSSP2 @ (((unsigned) &PMDIS0)*8) + 2;
[; ;pic18f27j53.h: 20253: extern volatile __bit PMDRTCC @ (((unsigned) &PMDIS1)*8) + 5;
[; ;pic18f27j53.h: 20255: extern volatile __bit PMDTMR1 @ (((unsigned) &PMDIS1)*8) + 1;
[; ;pic18f27j53.h: 20257: extern volatile __bit PMDTMR2 @ (((unsigned) &PMDIS1)*8) + 2;
[; ;pic18f27j53.h: 20259: extern volatile __bit PMDTMR3 @ (((unsigned) &PMDIS1)*8) + 3;
[; ;pic18f27j53.h: 20261: extern volatile __bit PMDTMR4 @ (((unsigned) &PMDIS1)*8) + 4;
[; ;pic18f27j53.h: 20263: extern volatile __bit PMDTMR5 @ (((unsigned) &PMDIS2)*8) + 3;
[; ;pic18f27j53.h: 20265: extern volatile __bit PMDTMR6 @ (((unsigned) &PMDIS2)*8) + 4;
[; ;pic18f27j53.h: 20267: extern volatile __bit PMDTMR8 @ (((unsigned) &PMDIS2)*8) + 6;
[; ;pic18f27j53.h: 20269: extern volatile __bit PMDUART1 @ (((unsigned) &PMDIS0)*8) + 3;
[; ;pic18f27j53.h: 20271: extern volatile __bit PMDUART2 @ (((unsigned) &PMDIS0)*8) + 4;
[; ;pic18f27j53.h: 20273: extern volatile __bit POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f27j53.h: 20275: extern volatile __bit PPB0 @ (((unsigned) &UCFG)*8) + 0;
[; ;pic18f27j53.h: 20277: extern volatile __bit PPB1 @ (((unsigned) &UCFG)*8) + 1;
[; ;pic18f27j53.h: 20279: extern volatile __bit PPBI @ (((unsigned) &USTAT)*8) + 1;
[; ;pic18f27j53.h: 20281: extern volatile __bit PPBRST @ (((unsigned) &UCON)*8) + 6;
[; ;pic18f27j53.h: 20283: extern volatile __bit PRISD @ (((unsigned) &OSCCON2)*8) + 2;
[; ;pic18f27j53.h: 20285: extern volatile __bit PSA @ (((unsigned) &T0CON)*8) + 3;
[; ;pic18f27j53.h: 20287: extern volatile __bit PSS1AC0 @ (((unsigned) &ECCP1AS)*8) + 2;
[; ;pic18f27j53.h: 20289: extern volatile __bit PSS1AC1 @ (((unsigned) &ECCP1AS)*8) + 3;
[; ;pic18f27j53.h: 20291: extern volatile __bit PSS1BD0 @ (((unsigned) &ECCP1AS)*8) + 0;
[; ;pic18f27j53.h: 20293: extern volatile __bit PSS1BD1 @ (((unsigned) &ECCP1AS)*8) + 1;
[; ;pic18f27j53.h: 20295: extern volatile __bit PSS2AC0 @ (((unsigned) &ECCP2AS)*8) + 2;
[; ;pic18f27j53.h: 20297: extern volatile __bit PSS2AC1 @ (((unsigned) &ECCP2AS)*8) + 3;
[; ;pic18f27j53.h: 20299: extern volatile __bit PSS2BD0 @ (((unsigned) &ECCP2AS)*8) + 0;
[; ;pic18f27j53.h: 20301: extern volatile __bit PSS2BD1 @ (((unsigned) &ECCP2AS)*8) + 1;
[; ;pic18f27j53.h: 20303: extern volatile __bit PSS3AC0 @ (((unsigned) &ECCP3AS)*8) + 2;
[; ;pic18f27j53.h: 20305: extern volatile __bit PSS3AC1 @ (((unsigned) &ECCP3AS)*8) + 3;
[; ;pic18f27j53.h: 20307: extern volatile __bit PSS3BD0 @ (((unsigned) &ECCP3AS)*8) + 0;
[; ;pic18f27j53.h: 20309: extern volatile __bit PSS3BD1 @ (((unsigned) &ECCP3AS)*8) + 1;
[; ;pic18f27j53.h: 20311: extern volatile __bit RA0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f27j53.h: 20313: extern volatile __bit RA1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f27j53.h: 20315: extern volatile __bit RA2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f27j53.h: 20317: extern volatile __bit RA3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f27j53.h: 20319: extern volatile __bit RA4 @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f27j53.h: 20321: extern volatile __bit RA5 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f27j53.h: 20323: extern volatile __bit RA6 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f27j53.h: 20325: extern volatile __bit RA7 @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f27j53.h: 20327: extern volatile __bit RB0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f27j53.h: 20329: extern volatile __bit RB1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f27j53.h: 20331: extern volatile __bit RB2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f27j53.h: 20333: extern volatile __bit RB3 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f27j53.h: 20335: extern volatile __bit RB4 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f27j53.h: 20337: extern volatile __bit RB5 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f27j53.h: 20339: extern volatile __bit RB6 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f27j53.h: 20341: extern volatile __bit RB7 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f27j53.h: 20343: extern volatile __bit RBIE @ (((unsigned) &INTCON)*8) + 3;
[; ;pic18f27j53.h: 20345: extern volatile __bit RBIF @ (((unsigned) &INTCON)*8) + 0;
[; ;pic18f27j53.h: 20347: extern volatile __bit RBIP @ (((unsigned) &INTCON2)*8) + 0;
[; ;pic18f27j53.h: 20349: extern volatile __bit RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f27j53.h: 20351: extern volatile __bit RC0 @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f27j53.h: 20353: extern volatile __bit RC1 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f27j53.h: 20355: extern volatile __bit RC1IE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f27j53.h: 20357: extern volatile __bit RC1IF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f27j53.h: 20359: extern volatile __bit RC1IP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f27j53.h: 20361: extern volatile __bit RC2 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f27j53.h: 20363: extern volatile __bit RC2IE @ (((unsigned) &PIE3)*8) + 5;
[; ;pic18f27j53.h: 20365: extern volatile __bit RC2IF @ (((unsigned) &PIR3)*8) + 5;
[; ;pic18f27j53.h: 20367: extern volatile __bit RC2IP @ (((unsigned) &IPR3)*8) + 5;
[; ;pic18f27j53.h: 20369: extern volatile __bit RC3 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f27j53.h: 20371: extern volatile __bit RC4 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f27j53.h: 20373: extern volatile __bit RC5 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f27j53.h: 20375: extern volatile __bit RC6 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f27j53.h: 20377: extern volatile __bit RC7 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f27j53.h: 20379: extern volatile __bit RC8_9 @ (((unsigned) &RCSTA1)*8) + 6;
[; ;pic18f27j53.h: 20381: extern volatile __bit RC8_92 @ (((unsigned) &RCSTA2)*8) + 6;
[; ;pic18f27j53.h: 20383: extern volatile __bit RC9 @ (((unsigned) &RCSTA1)*8) + 6;
[; ;pic18f27j53.h: 20385: extern volatile __bit RC92 @ (((unsigned) &RCSTA2)*8) + 6;
[; ;pic18f27j53.h: 20387: extern volatile __bit RCD8 @ (((unsigned) &RCSTA1)*8) + 0;
[; ;pic18f27j53.h: 20389: extern volatile __bit RCD82 @ (((unsigned) &RCSTA2)*8) + 0;
[; ;pic18f27j53.h: 20391: extern volatile __bit RCEN1 @ (((unsigned) &SSP1CON2)*8) + 3;
[; ;pic18f27j53.h: 20393: extern volatile __bit RCEN2 @ (((unsigned) &SSP2CON2)*8) + 3;
[; ;pic18f27j53.h: 20395: extern volatile __bit RCIDL1 @ (((unsigned) &BAUDCON1)*8) + 6;
[; ;pic18f27j53.h: 20397: extern volatile __bit RCIDL2 @ (((unsigned) &BAUDCON2)*8) + 6;
[; ;pic18f27j53.h: 20399: extern volatile __bit RCIE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f27j53.h: 20401: extern volatile __bit RCIF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f27j53.h: 20403: extern volatile __bit RCIP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f27j53.h: 20405: extern volatile __bit RCMT @ (((unsigned) &BAUDCON1)*8) + 6;
[; ;pic18f27j53.h: 20407: extern volatile __bit RCMT1 @ (((unsigned) &BAUDCON1)*8) + 6;
[; ;pic18f27j53.h: 20409: extern volatile __bit RCMT2 @ (((unsigned) &BAUDCON2)*8) + 6;
[; ;pic18f27j53.h: 20411: extern volatile __bit RCV @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f27j53.h: 20413: extern volatile __bit RD163 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f27j53.h: 20415: extern volatile __bit RD165 @ (((unsigned) &T5CON)*8) + 1;
[; ;pic18f27j53.h: 20417: extern volatile __bit READ_WRITE @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f27j53.h: 20419: extern volatile __bit READ_WRITE2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f27j53.h: 20421: extern volatile __bit REFO @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f27j53.h: 20423: extern volatile __bit REGSLP @ (((unsigned) &WDTCON)*8) + 7;
[; ;pic18f27j53.h: 20425: extern volatile __bit RELEASE @ (((unsigned) &DSCONL)*8) + 0;
[; ;pic18f27j53.h: 20427: extern volatile __bit RESUME @ (((unsigned) &UCON)*8) + 2;
[; ;pic18f27j53.h: 20429: extern volatile __bit RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f27j53.h: 20431: extern volatile __bit RJPU @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f27j53.h: 20433: extern volatile __bit RODIV0 @ (((unsigned) &REFOCON)*8) + 0;
[; ;pic18f27j53.h: 20435: extern volatile __bit RODIV1 @ (((unsigned) &REFOCON)*8) + 1;
[; ;pic18f27j53.h: 20437: extern volatile __bit RODIV2 @ (((unsigned) &REFOCON)*8) + 2;
[; ;pic18f27j53.h: 20439: extern volatile __bit RODIV3 @ (((unsigned) &REFOCON)*8) + 3;
[; ;pic18f27j53.h: 20441: extern volatile __bit ROON @ (((unsigned) &REFOCON)*8) + 7;
[; ;pic18f27j53.h: 20443: extern volatile __bit ROSEL @ (((unsigned) &REFOCON)*8) + 4;
[; ;pic18f27j53.h: 20445: extern volatile __bit ROSSLP @ (((unsigned) &REFOCON)*8) + 5;
[; ;pic18f27j53.h: 20447: extern volatile __bit RP0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f27j53.h: 20449: extern volatile __bit RP1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f27j53.h: 20451: extern volatile __bit RP10 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f27j53.h: 20453: extern volatile __bit RP11 @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f27j53.h: 20455: extern volatile __bit RP12 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f27j53.h: 20457: extern volatile __bit RP13 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f27j53.h: 20459: extern volatile __bit RP17 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f27j53.h: 20461: extern volatile __bit RP18 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f27j53.h: 20463: extern volatile __bit RP2 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f27j53.h: 20465: extern volatile __bit RP3 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f27j53.h: 20467: extern volatile __bit RP4 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f27j53.h: 20469: extern volatile __bit RP5 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f27j53.h: 20471: extern volatile __bit RP6 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f27j53.h: 20473: extern volatile __bit RP7 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f27j53.h: 20475: extern volatile __bit RP8 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f27j53.h: 20477: extern volatile __bit RP9 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f27j53.h: 20479: extern volatile __bit RSEN1 @ (((unsigned) &SSP1CON2)*8) + 1;
[; ;pic18f27j53.h: 20481: extern volatile __bit RSEN2 @ (((unsigned) &SSP2CON2)*8) + 1;
[; ;pic18f27j53.h: 20483: extern volatile __bit RTCC @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f27j53.h: 20485: extern volatile __bit RTCCIE @ (((unsigned) &PIE3)*8) + 0;
[; ;pic18f27j53.h: 20487: extern volatile __bit RTCCIF @ (((unsigned) &PIR3)*8) + 0;
[; ;pic18f27j53.h: 20489: extern volatile __bit RTCCIP @ (((unsigned) &IPR3)*8) + 0;
[; ;pic18f27j53.h: 20491: extern volatile __bit RTCCMD @ (((unsigned) &PMDIS1)*8) + 5;
[; ;pic18f27j53.h: 20493: extern volatile __bit RTCEN @ (((unsigned) &RTCCFG)*8) + 7;
[; ;pic18f27j53.h: 20495: extern volatile __bit RTCOE @ (((unsigned) &RTCCFG)*8) + 2;
[; ;pic18f27j53.h: 20497: extern volatile __bit RTCPTR0 @ (((unsigned) &RTCCFG)*8) + 0;
[; ;pic18f27j53.h: 20499: extern volatile __bit RTCPTR1 @ (((unsigned) &RTCCFG)*8) + 1;
[; ;pic18f27j53.h: 20501: extern volatile __bit RTCSYNC @ (((unsigned) &RTCCFG)*8) + 4;
[; ;pic18f27j53.h: 20503: extern volatile __bit RTCWDIS @ (((unsigned) &DSCONH)*8) + 0;
[; ;pic18f27j53.h: 20505: extern volatile __bit RTCWREN @ (((unsigned) &RTCCFG)*8) + 5;
[; ;pic18f27j53.h: 20507: extern volatile __bit RTSECSEL0 @ (((unsigned) &PADCFG1)*8) + 1;
[; ;pic18f27j53.h: 20509: extern volatile __bit RTSECSEL1 @ (((unsigned) &PADCFG1)*8) + 2;
[; ;pic18f27j53.h: 20511: extern volatile __bit RW @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f27j53.h: 20513: extern volatile __bit RW1 @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f27j53.h: 20515: extern volatile __bit RW2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f27j53.h: 20517: extern volatile __bit RX1 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f27j53.h: 20519: extern volatile __bit RX91 @ (((unsigned) &RCSTA1)*8) + 6;
[; ;pic18f27j53.h: 20521: extern volatile __bit RX92 @ (((unsigned) &RCSTA2)*8) + 6;
[; ;pic18f27j53.h: 20523: extern volatile __bit RX9D1 @ (((unsigned) &RCSTA1)*8) + 0;
[; ;pic18f27j53.h: 20525: extern volatile __bit RX9D2 @ (((unsigned) &RCSTA2)*8) + 0;
[; ;pic18f27j53.h: 20527: extern volatile __bit RXB0IE @ (((unsigned) &PIE3)*8) + 0;
[; ;pic18f27j53.h: 20529: extern volatile __bit RXB1IE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic18f27j53.h: 20531: extern volatile __bit RXBNIE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic18f27j53.h: 20533: extern volatile __bit RXBNIF @ (((unsigned) &PIR3)*8) + 1;
[; ;pic18f27j53.h: 20535: extern volatile __bit RXBNIP @ (((unsigned) &IPR3)*8) + 1;
[; ;pic18f27j53.h: 20537: extern volatile __bit RXCKP @ (((unsigned) &BAUDCON1)*8) + 5;
[; ;pic18f27j53.h: 20539: extern volatile __bit RXDTP1 @ (((unsigned) &BAUDCON1)*8) + 5;
[; ;pic18f27j53.h: 20541: extern volatile __bit RXDTP2 @ (((unsigned) &BAUDCON2)*8) + 5;
[; ;pic18f27j53.h: 20543: extern volatile __bit RXINC @ (((unsigned) &DMACON1)*8) + 4;
[; ;pic18f27j53.h: 20545: extern volatile __bit R_W @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f27j53.h: 20547: extern volatile __bit R_W2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f27j53.h: 20549: extern volatile __bit R_nW2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f27j53.h: 20551: extern volatile __bit S2 @ (((unsigned) &SSP2STAT)*8) + 3;
[; ;pic18f27j53.h: 20553: extern volatile __bit SCK1 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f27j53.h: 20555: extern volatile __bit SCKP @ (((unsigned) &BAUDCON1)*8) + 4;
[; ;pic18f27j53.h: 20557: extern volatile __bit SCKP1 @ (((unsigned) &BAUDCON1)*8) + 4;
[; ;pic18f27j53.h: 20559: extern volatile __bit SCKP2 @ (((unsigned) &BAUDCON2)*8) + 4;
[; ;pic18f27j53.h: 20561: extern volatile __bit SCL1 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f27j53.h: 20563: extern volatile __bit SCS0 @ (((unsigned) &OSCCON)*8) + 0;
[; ;pic18f27j53.h: 20565: extern volatile __bit SCS1 @ (((unsigned) &OSCCON)*8) + 1;
[; ;pic18f27j53.h: 20567: extern volatile __bit SDA1 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f27j53.h: 20569: extern volatile __bit SDI1 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f27j53.h: 20571: extern volatile __bit SDO1 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f27j53.h: 20573: extern volatile __bit SE0 @ (((unsigned) &UCON)*8) + 5;
[; ;pic18f27j53.h: 20575: extern volatile __bit SEN1 @ (((unsigned) &SSP1CON2)*8) + 0;
[; ;pic18f27j53.h: 20577: extern volatile __bit SEN2 @ (((unsigned) &SSP2CON2)*8) + 0;
[; ;pic18f27j53.h: 20579: extern volatile __bit SENDB1 @ (((unsigned) &TXSTA1)*8) + 3;
[; ;pic18f27j53.h: 20581: extern volatile __bit SENDB2 @ (((unsigned) &TXSTA2)*8) + 3;
[; ;pic18f27j53.h: 20583: extern volatile __bit SMP1 @ (((unsigned) &SSP1STAT)*8) + 7;
[; ;pic18f27j53.h: 20585: extern volatile __bit SMP2 @ (((unsigned) &SSP2STAT)*8) + 7;
[; ;pic18f27j53.h: 20587: extern volatile __bit SOFIE @ (((unsigned) &UIE)*8) + 6;
[; ;pic18f27j53.h: 20589: extern volatile __bit SOFIF @ (((unsigned) &UIR)*8) + 6;
[; ;pic18f27j53.h: 20591: extern volatile __bit SOSCDRV @ (((unsigned) &OSCCON2)*8) + 4;
[; ;pic18f27j53.h: 20593: extern volatile __bit SOSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f27j53.h: 20595: extern volatile __bit SOSCEN3 @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f27j53.h: 20597: extern volatile __bit SOSCEN5 @ (((unsigned) &T5CON)*8) + 3;
[; ;pic18f27j53.h: 20599: extern volatile __bit SOSCGO @ (((unsigned) &OSCCON2)*8) + 3;
[; ;pic18f27j53.h: 20601: extern volatile __bit SOSCRUN @ (((unsigned) &OSCCON2)*8) + 6;
[; ;pic18f27j53.h: 20603: extern volatile __bit SP0 @ (((unsigned) &STKPTR)*8) + 0;
[; ;pic18f27j53.h: 20605: extern volatile __bit SP1 @ (((unsigned) &STKPTR)*8) + 1;
[; ;pic18f27j53.h: 20607: extern volatile __bit SP2 @ (((unsigned) &STKPTR)*8) + 2;
[; ;pic18f27j53.h: 20609: extern volatile __bit SP3 @ (((unsigned) &STKPTR)*8) + 3;
[; ;pic18f27j53.h: 20611: extern volatile __bit SP4 @ (((unsigned) &STKPTR)*8) + 4;
[; ;pic18f27j53.h: 20613: extern volatile __bit SPEN1 @ (((unsigned) &RCSTA1)*8) + 7;
[; ;pic18f27j53.h: 20615: extern volatile __bit SPEN2 @ (((unsigned) &RCSTA2)*8) + 7;
[; ;pic18f27j53.h: 20617: extern volatile __bit SPI1MD @ (((unsigned) &PMDIS0)*8) + 1;
[; ;pic18f27j53.h: 20619: extern volatile __bit SPI1OD @ (((unsigned) &ODCON3)*8) + 0;
[; ;pic18f27j53.h: 20621: extern volatile __bit SPI2MD @ (((unsigned) &PMDIS0)*8) + 2;
[; ;pic18f27j53.h: 20623: extern volatile __bit SPI2OD @ (((unsigned) &ODCON3)*8) + 1;
[; ;pic18f27j53.h: 20625: extern volatile __bit SRC0 @ (((unsigned) &ADCTRIG)*8) + 0;
[; ;pic18f27j53.h: 20627: extern volatile __bit SRC1 @ (((unsigned) &ADCTRIG)*8) + 1;
[; ;pic18f27j53.h: 20629: extern volatile __bit SREN1 @ (((unsigned) &RCSTA1)*8) + 5;
[; ;pic18f27j53.h: 20631: extern volatile __bit SREN2 @ (((unsigned) &RCSTA2)*8) + 5;
[; ;pic18f27j53.h: 20633: extern volatile __bit SRENA @ (((unsigned) &RCSTA1)*8) + 5;
[; ;pic18f27j53.h: 20635: extern volatile __bit SSCON0 @ (((unsigned) &DMACON1)*8) + 6;
[; ;pic18f27j53.h: 20637: extern volatile __bit SSCON1 @ (((unsigned) &DMACON1)*8) + 7;
[; ;pic18f27j53.h: 20639: extern volatile __bit SSP1IE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic18f27j53.h: 20641: extern volatile __bit SSP1IF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic18f27j53.h: 20643: extern volatile __bit SSP1IP @ (((unsigned) &IPR1)*8) + 3;
[; ;pic18f27j53.h: 20645: extern volatile __bit SSP2IE @ (((unsigned) &PIE3)*8) + 7;
[; ;pic18f27j53.h: 20647: extern volatile __bit SSP2IF @ (((unsigned) &PIR3)*8) + 7;
[; ;pic18f27j53.h: 20649: extern volatile __bit SSP2IP @ (((unsigned) &IPR3)*8) + 7;
[; ;pic18f27j53.h: 20651: extern volatile __bit SSPEN1 @ (((unsigned) &SSP1CON1)*8) + 5;
[; ;pic18f27j53.h: 20653: extern volatile __bit SSPEN2 @ (((unsigned) &SSP2CON1)*8) + 5;
[; ;pic18f27j53.h: 20655: extern volatile __bit SSPIE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic18f27j53.h: 20657: extern volatile __bit SSPIF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic18f27j53.h: 20659: extern volatile __bit SSPIP @ (((unsigned) &IPR1)*8) + 3;
[; ;pic18f27j53.h: 20661: extern volatile __bit SSPM01 @ (((unsigned) &SSP1CON1)*8) + 0;
[; ;pic18f27j53.h: 20663: extern volatile __bit SSPM02 @ (((unsigned) &SSP2CON1)*8) + 0;
[; ;pic18f27j53.h: 20665: extern volatile __bit SSPM11 @ (((unsigned) &SSP1CON1)*8) + 1;
[; ;pic18f27j53.h: 20667: extern volatile __bit SSPM12 @ (((unsigned) &SSP2CON1)*8) + 1;
[; ;pic18f27j53.h: 20669: extern volatile __bit SSPM21 @ (((unsigned) &SSP1CON1)*8) + 2;
[; ;pic18f27j53.h: 20671: extern volatile __bit SSPM22 @ (((unsigned) &SSP2CON1)*8) + 2;
[; ;pic18f27j53.h: 20673: extern volatile __bit SSPM31 @ (((unsigned) &SSP1CON1)*8) + 3;
[; ;pic18f27j53.h: 20675: extern volatile __bit SSPM32 @ (((unsigned) &SSP2CON1)*8) + 3;
[; ;pic18f27j53.h: 20677: extern volatile __bit SSPOV1 @ (((unsigned) &SSP1CON1)*8) + 6;
[; ;pic18f27j53.h: 20679: extern volatile __bit SSPOV2 @ (((unsigned) &SSP2CON1)*8) + 6;
[; ;pic18f27j53.h: 20681: extern volatile __bit STALLIE @ (((unsigned) &UIE)*8) + 5;
[; ;pic18f27j53.h: 20683: extern volatile __bit STALLIF @ (((unsigned) &UIR)*8) + 5;
[; ;pic18f27j53.h: 20685: extern volatile __bit START @ (((unsigned) &SSP1STAT)*8) + 3;
[; ;pic18f27j53.h: 20687: extern volatile __bit START1 @ (((unsigned) &SSP1STAT)*8) + 3;
[; ;pic18f27j53.h: 20689: extern volatile __bit START2 @ (((unsigned) &SSP2STAT)*8) + 3;
[; ;pic18f27j53.h: 20691: extern volatile __bit STKFUL @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f27j53.h: 20693: extern volatile __bit STKOVF @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f27j53.h: 20695: extern volatile __bit STKUNF @ (((unsigned) &STKPTR)*8) + 6;
[; ;pic18f27j53.h: 20697: extern volatile __bit STOP @ (((unsigned) &SSP1STAT)*8) + 4;
[; ;pic18f27j53.h: 20699: extern volatile __bit STOP1 @ (((unsigned) &SSP1STAT)*8) + 4;
[; ;pic18f27j53.h: 20701: extern volatile __bit STOP2 @ (((unsigned) &SSP2STAT)*8) + 4;
[; ;pic18f27j53.h: 20703: extern volatile __bit STRA2 @ (((unsigned) &PSTR2CON)*8) + 0;
[; ;pic18f27j53.h: 20705: extern volatile __bit STRA3 @ (((unsigned) &PSTR3CON)*8) + 0;
[; ;pic18f27j53.h: 20707: extern volatile __bit STRB2 @ (((unsigned) &PSTR2CON)*8) + 1;
[; ;pic18f27j53.h: 20709: extern volatile __bit STRB3 @ (((unsigned) &PSTR3CON)*8) + 1;
[; ;pic18f27j53.h: 20711: extern volatile __bit STRC2 @ (((unsigned) &PSTR2CON)*8) + 2;
[; ;pic18f27j53.h: 20713: extern volatile __bit STRC3 @ (((unsigned) &PSTR3CON)*8) + 2;
[; ;pic18f27j53.h: 20715: extern volatile __bit STRD2 @ (((unsigned) &PSTR2CON)*8) + 3;
[; ;pic18f27j53.h: 20717: extern volatile __bit STRD3 @ (((unsigned) &PSTR3CON)*8) + 3;
[; ;pic18f27j53.h: 20719: extern volatile __bit STRSYNC2 @ (((unsigned) &PSTR2CON)*8) + 4;
[; ;pic18f27j53.h: 20721: extern volatile __bit STRSYNC3 @ (((unsigned) &PSTR3CON)*8) + 4;
[; ;pic18f27j53.h: 20723: extern volatile __bit SUSPND @ (((unsigned) &UCON)*8) + 1;
[; ;pic18f27j53.h: 20725: extern volatile __bit SWDTE @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f27j53.h: 20727: extern volatile __bit SWDTEN @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f27j53.h: 20729: extern volatile __bit SYNC1 @ (((unsigned) &TXSTA1)*8) + 4;
[; ;pic18f27j53.h: 20731: extern volatile __bit SYNC2 @ (((unsigned) &TXSTA2)*8) + 4;
[; ;pic18f27j53.h: 20733: extern volatile __bit T08BIT @ (((unsigned) &T0CON)*8) + 6;
[; ;pic18f27j53.h: 20735: extern volatile __bit T0CS @ (((unsigned) &T0CON)*8) + 5;
[; ;pic18f27j53.h: 20737: extern volatile __bit T0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f27j53.h: 20739: extern volatile __bit T0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f27j53.h: 20741: extern volatile __bit T0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f27j53.h: 20743: extern volatile __bit T0PS0 @ (((unsigned) &T0CON)*8) + 0;
[; ;pic18f27j53.h: 20745: extern volatile __bit T0PS1 @ (((unsigned) &T0CON)*8) + 1;
[; ;pic18f27j53.h: 20747: extern volatile __bit T0PS2 @ (((unsigned) &T0CON)*8) + 2;
[; ;pic18f27j53.h: 20749: extern volatile __bit T0SE @ (((unsigned) &T0CON)*8) + 4;
[; ;pic18f27j53.h: 20751: extern volatile __bit T1CKI @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f27j53.h: 20753: extern volatile __bit T1CKPS0 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic18f27j53.h: 20755: extern volatile __bit T1CKPS1 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic18f27j53.h: 20757: extern volatile __bit T1DONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18f27j53.h: 20759: extern volatile __bit T1GGO @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18f27j53.h: 20761: extern volatile __bit T1GGO_NOT_T1DONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18f27j53.h: 20763: extern volatile __bit T1GGO_nT1DONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18f27j53.h: 20765: extern volatile __bit T1GPOL @ (((unsigned) &T1GCON)*8) + 6;
[; ;pic18f27j53.h: 20767: extern volatile __bit T1GSPM @ (((unsigned) &T1GCON)*8) + 4;
[; ;pic18f27j53.h: 20769: extern volatile __bit T1GSS0 @ (((unsigned) &T1GCON)*8) + 0;
[; ;pic18f27j53.h: 20771: extern volatile __bit T1GSS1 @ (((unsigned) &T1GCON)*8) + 1;
[; ;pic18f27j53.h: 20773: extern volatile __bit T1GTM @ (((unsigned) &T1GCON)*8) + 5;
[; ;pic18f27j53.h: 20775: extern volatile __bit T1GVAL @ (((unsigned) &T1GCON)*8) + 2;
[; ;pic18f27j53.h: 20777: extern volatile __bit T1OSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f27j53.h: 20779: extern volatile __bit T1OSI @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f27j53.h: 20781: extern volatile __bit T1OSO @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f27j53.h: 20783: extern volatile __bit T1RD16 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic18f27j53.h: 20785: extern volatile __bit T2CKPS0 @ (((unsigned) &T2CON)*8) + 0;
[; ;pic18f27j53.h: 20787: extern volatile __bit T2CKPS1 @ (((unsigned) &T2CON)*8) + 1;
[; ;pic18f27j53.h: 20789: extern volatile __bit T2OUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic18f27j53.h: 20791: extern volatile __bit T2OUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic18f27j53.h: 20793: extern volatile __bit T2OUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic18f27j53.h: 20795: extern volatile __bit T2OUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic18f27j53.h: 20797: extern volatile __bit T3CKPS0 @ (((unsigned) &T3CON)*8) + 4;
[; ;pic18f27j53.h: 20799: extern volatile __bit T3CKPS1 @ (((unsigned) &T3CON)*8) + 5;
[; ;pic18f27j53.h: 20801: extern volatile __bit T3GGO @ (((unsigned) &T3GCON)*8) + 3;
[; ;pic18f27j53.h: 20803: extern volatile __bit T3GGO_T3DONE @ (((unsigned) &T3GCON)*8) + 3;
[; ;pic18f27j53.h: 20805: extern volatile __bit T3GPOL @ (((unsigned) &T3GCON)*8) + 6;
[; ;pic18f27j53.h: 20807: extern volatile __bit T3GSPM @ (((unsigned) &T3GCON)*8) + 4;
[; ;pic18f27j53.h: 20809: extern volatile __bit T3GSS0 @ (((unsigned) &T3GCON)*8) + 0;
[; ;pic18f27j53.h: 20811: extern volatile __bit T3GSS1 @ (((unsigned) &T3GCON)*8) + 1;
[; ;pic18f27j53.h: 20813: extern volatile __bit T3GTM @ (((unsigned) &T3GCON)*8) + 5;
[; ;pic18f27j53.h: 20815: extern volatile __bit T3GVAL @ (((unsigned) &T3GCON)*8) + 2;
[; ;pic18f27j53.h: 20817: extern volatile __bit T3OSCEN @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f27j53.h: 20819: extern volatile __bit T3RD16 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f27j53.h: 20821: extern volatile __bit T4CKPS0 @ (((unsigned) &T4CON)*8) + 0;
[; ;pic18f27j53.h: 20823: extern volatile __bit T4CKPS1 @ (((unsigned) &T4CON)*8) + 1;
[; ;pic18f27j53.h: 20825: extern volatile __bit T4OUTPS0 @ (((unsigned) &T4CON)*8) + 3;
[; ;pic18f27j53.h: 20827: extern volatile __bit T4OUTPS1 @ (((unsigned) &T4CON)*8) + 4;
[; ;pic18f27j53.h: 20829: extern volatile __bit T4OUTPS2 @ (((unsigned) &T4CON)*8) + 5;
[; ;pic18f27j53.h: 20831: extern volatile __bit T4OUTPS3 @ (((unsigned) &T4CON)*8) + 6;
[; ;pic18f27j53.h: 20833: extern volatile __bit T5CKPS0 @ (((unsigned) &T5CON)*8) + 4;
[; ;pic18f27j53.h: 20835: extern volatile __bit T5CKPS1 @ (((unsigned) &T5CON)*8) + 5;
[; ;pic18f27j53.h: 20837: extern volatile __bit T5DONE @ (((unsigned) &T5GCON)*8) + 3;
[; ;pic18f27j53.h: 20839: extern volatile __bit T5GGO @ (((unsigned) &T5GCON)*8) + 3;
[; ;pic18f27j53.h: 20841: extern volatile __bit T5GGO_NOT_T5DONE @ (((unsigned) &T5GCON)*8) + 3;
[; ;pic18f27j53.h: 20843: extern volatile __bit T5GGO_nT5DONE @ (((unsigned) &T5GCON)*8) + 3;
[; ;pic18f27j53.h: 20845: extern volatile __bit T5GPOL @ (((unsigned) &T5GCON)*8) + 6;
[; ;pic18f27j53.h: 20847: extern volatile __bit T5GSPM @ (((unsigned) &T5GCON)*8) + 4;
[; ;pic18f27j53.h: 20849: extern volatile __bit T5GSS0 @ (((unsigned) &T5GCON)*8) + 0;
[; ;pic18f27j53.h: 20851: extern volatile __bit T5GSS1 @ (((unsigned) &T5GCON)*8) + 1;
[; ;pic18f27j53.h: 20853: extern volatile __bit T5GTM @ (((unsigned) &T5GCON)*8) + 5;
[; ;pic18f27j53.h: 20855: extern volatile __bit T5GVAL @ (((unsigned) &T5GCON)*8) + 2;
[; ;pic18f27j53.h: 20857: extern volatile __bit T5OSCEN @ (((unsigned) &T5CON)*8) + 3;
[; ;pic18f27j53.h: 20859: extern volatile __bit T6CKPS0 @ (((unsigned) &T6CON)*8) + 0;
[; ;pic18f27j53.h: 20861: extern volatile __bit T6CKPS1 @ (((unsigned) &T6CON)*8) + 1;
[; ;pic18f27j53.h: 20863: extern volatile __bit T6OUTPS0 @ (((unsigned) &T6CON)*8) + 3;
[; ;pic18f27j53.h: 20865: extern volatile __bit T6OUTPS1 @ (((unsigned) &T6CON)*8) + 4;
[; ;pic18f27j53.h: 20867: extern volatile __bit T6OUTPS2 @ (((unsigned) &T6CON)*8) + 5;
[; ;pic18f27j53.h: 20869: extern volatile __bit T6OUTPS3 @ (((unsigned) &T6CON)*8) + 6;
[; ;pic18f27j53.h: 20871: extern volatile __bit T8CKPS0 @ (((unsigned) &T8CON)*8) + 0;
[; ;pic18f27j53.h: 20873: extern volatile __bit T8CKPS1 @ (((unsigned) &T8CON)*8) + 1;
[; ;pic18f27j53.h: 20875: extern volatile __bit T8OUTPS0 @ (((unsigned) &T8CON)*8) + 3;
[; ;pic18f27j53.h: 20877: extern volatile __bit T8OUTPS1 @ (((unsigned) &T8CON)*8) + 4;
[; ;pic18f27j53.h: 20879: extern volatile __bit T8OUTPS2 @ (((unsigned) &T8CON)*8) + 5;
[; ;pic18f27j53.h: 20881: extern volatile __bit T8OUTPS3 @ (((unsigned) &T8CON)*8) + 6;
[; ;pic18f27j53.h: 20883: extern volatile __bit TGEN @ (((unsigned) &CTMUCONH)*8) + 4;
[; ;pic18f27j53.h: 20885: extern volatile __bit TMR0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f27j53.h: 20887: extern volatile __bit TMR0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f27j53.h: 20889: extern volatile __bit TMR0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f27j53.h: 20891: extern volatile __bit TMR0ON @ (((unsigned) &T0CON)*8) + 7;
[; ;pic18f27j53.h: 20893: extern volatile __bit TMR1CS0 @ (((unsigned) &T1CON)*8) + 6;
[; ;pic18f27j53.h: 20895: extern volatile __bit TMR1CS1 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic18f27j53.h: 20897: extern volatile __bit TMR1GE @ (((unsigned) &T1GCON)*8) + 7;
[; ;pic18f27j53.h: 20899: extern volatile __bit TMR1GIE @ (((unsigned) &PIE5)*8) + 0;
[; ;pic18f27j53.h: 20901: extern volatile __bit TMR1GIF @ (((unsigned) &PIR5)*8) + 0;
[; ;pic18f27j53.h: 20903: extern volatile __bit TMR1GIP @ (((unsigned) &IPR5)*8) + 0;
[; ;pic18f27j53.h: 20905: extern volatile __bit TMR1IE @ (((unsigned) &PIE1)*8) + 0;
[; ;pic18f27j53.h: 20907: extern volatile __bit TMR1IF @ (((unsigned) &PIR1)*8) + 0;
[; ;pic18f27j53.h: 20909: extern volatile __bit TMR1IP @ (((unsigned) &IPR1)*8) + 0;
[; ;pic18f27j53.h: 20911: extern volatile __bit TMR1MD @ (((unsigned) &PMDIS1)*8) + 1;
[; ;pic18f27j53.h: 20913: extern volatile __bit TMR1ON @ (((unsigned) &T1CON)*8) + 0;
[; ;pic18f27j53.h: 20915: extern volatile __bit TMR2IE @ (((unsigned) &PIE1)*8) + 1;
[; ;pic18f27j53.h: 20917: extern volatile __bit TMR2IF @ (((unsigned) &PIR1)*8) + 1;
[; ;pic18f27j53.h: 20919: extern volatile __bit TMR2IP @ (((unsigned) &IPR1)*8) + 1;
[; ;pic18f27j53.h: 20921: extern volatile __bit TMR2MD @ (((unsigned) &PMDIS1)*8) + 2;
[; ;pic18f27j53.h: 20923: extern volatile __bit TMR2ON @ (((unsigned) &T2CON)*8) + 2;
[; ;pic18f27j53.h: 20925: extern volatile __bit TMR3CS0 @ (((unsigned) &T3CON)*8) + 6;
[; ;pic18f27j53.h: 20927: extern volatile __bit TMR3CS1 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f27j53.h: 20929: extern volatile __bit TMR3GE @ (((unsigned) &T3GCON)*8) + 7;
[; ;pic18f27j53.h: 20931: extern volatile __bit TMR3GIE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic18f27j53.h: 20933: extern volatile __bit TMR3GIF @ (((unsigned) &PIR3)*8) + 1;
[; ;pic18f27j53.h: 20935: extern volatile __bit TMR3GIP @ (((unsigned) &IPR3)*8) + 1;
[; ;pic18f27j53.h: 20937: extern volatile __bit TMR3IE @ (((unsigned) &PIE2)*8) + 1;
[; ;pic18f27j53.h: 20939: extern volatile __bit TMR3IF @ (((unsigned) &PIR2)*8) + 1;
[; ;pic18f27j53.h: 20941: extern volatile __bit TMR3IP @ (((unsigned) &IPR2)*8) + 1;
[; ;pic18f27j53.h: 20943: extern volatile __bit TMR3MD @ (((unsigned) &PMDIS1)*8) + 3;
[; ;pic18f27j53.h: 20945: extern volatile __bit TMR3ON @ (((unsigned) &T3CON)*8) + 0;
[; ;pic18f27j53.h: 20947: extern volatile __bit TMR4IE @ (((unsigned) &PIE3)*8) + 3;
[; ;pic18f27j53.h: 20949: extern volatile __bit TMR4IF @ (((unsigned) &PIR3)*8) + 3;
[; ;pic18f27j53.h: 20951: extern volatile __bit TMR4IP @ (((unsigned) &IPR3)*8) + 3;
[; ;pic18f27j53.h: 20953: extern volatile __bit TMR4MD @ (((unsigned) &PMDIS1)*8) + 4;
[; ;pic18f27j53.h: 20955: extern volatile __bit TMR4ON @ (((unsigned) &T4CON)*8) + 2;
[; ;pic18f27j53.h: 20957: extern volatile __bit TMR5CS0 @ (((unsigned) &T5CON)*8) + 6;
[; ;pic18f27j53.h: 20959: extern volatile __bit TMR5CS1 @ (((unsigned) &T5CON)*8) + 7;
[; ;pic18f27j53.h: 20961: extern volatile __bit TMR5GE @ (((unsigned) &T5GCON)*8) + 7;
[; ;pic18f27j53.h: 20963: extern volatile __bit TMR5GIE @ (((unsigned) &PIE5)*8) + 1;
[; ;pic18f27j53.h: 20965: extern volatile __bit TMR5GIF @ (((unsigned) &PIR5)*8) + 1;
[; ;pic18f27j53.h: 20967: extern volatile __bit TMR5GIP @ (((unsigned) &IPR5)*8) + 1;
[; ;pic18f27j53.h: 20969: extern volatile __bit TMR5IE @ (((unsigned) &PIE5)*8) + 2;
[; ;pic18f27j53.h: 20971: extern volatile __bit TMR5IF @ (((unsigned) &PIR5)*8) + 2;
[; ;pic18f27j53.h: 20973: extern volatile __bit TMR5IP @ (((unsigned) &IPR5)*8) + 2;
[; ;pic18f27j53.h: 20975: extern volatile __bit TMR5MD @ (((unsigned) &PMDIS2)*8) + 3;
[; ;pic18f27j53.h: 20977: extern volatile __bit TMR5ON @ (((unsigned) &T5CON)*8) + 0;
[; ;pic18f27j53.h: 20979: extern volatile __bit TMR6IE @ (((unsigned) &PIE5)*8) + 3;
[; ;pic18f27j53.h: 20981: extern volatile __bit TMR6IF @ (((unsigned) &PIR5)*8) + 3;
[; ;pic18f27j53.h: 20983: extern volatile __bit TMR6IP @ (((unsigned) &IPR5)*8) + 3;
[; ;pic18f27j53.h: 20985: extern volatile __bit TMR6MD @ (((unsigned) &PMDIS2)*8) + 4;
[; ;pic18f27j53.h: 20987: extern volatile __bit TMR6ON @ (((unsigned) &T6CON)*8) + 2;
[; ;pic18f27j53.h: 20989: extern volatile __bit TMR8IE @ (((unsigned) &PIE5)*8) + 4;
[; ;pic18f27j53.h: 20991: extern volatile __bit TMR8IF @ (((unsigned) &PIR5)*8) + 4;
[; ;pic18f27j53.h: 20993: extern volatile __bit TMR8IP @ (((unsigned) &IPR5)*8) + 4;
[; ;pic18f27j53.h: 20995: extern volatile __bit TMR8MD @ (((unsigned) &PMDIS2)*8) + 6;
[; ;pic18f27j53.h: 20997: extern volatile __bit TMR8ON @ (((unsigned) &T8CON)*8) + 2;
[; ;pic18f27j53.h: 20999: extern volatile __bit TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f27j53.h: 21001: extern volatile __bit TRIGSEL0 @ (((unsigned) &ADCTRIG)*8) + 0;
[; ;pic18f27j53.h: 21003: extern volatile __bit TRIGSEL1 @ (((unsigned) &ADCTRIG)*8) + 1;
[; ;pic18f27j53.h: 21005: extern volatile __bit TRISA0 @ (((unsigned) &TRISA)*8) + 0;
[; ;pic18f27j53.h: 21007: extern volatile __bit TRISA1 @ (((unsigned) &TRISA)*8) + 1;
[; ;pic18f27j53.h: 21009: extern volatile __bit TRISA2 @ (((unsigned) &TRISA)*8) + 2;
[; ;pic18f27j53.h: 21011: extern volatile __bit TRISA3 @ (((unsigned) &TRISA)*8) + 3;
[; ;pic18f27j53.h: 21013: extern volatile __bit TRISA5 @ (((unsigned) &TRISA)*8) + 5;
[; ;pic18f27j53.h: 21015: extern volatile __bit TRISA6 @ (((unsigned) &TRISA)*8) + 6;
[; ;pic18f27j53.h: 21017: extern volatile __bit TRISA7 @ (((unsigned) &TRISA)*8) + 7;
[; ;pic18f27j53.h: 21019: extern volatile __bit TRISB0 @ (((unsigned) &TRISB)*8) + 0;
[; ;pic18f27j53.h: 21021: extern volatile __bit TRISB1 @ (((unsigned) &TRISB)*8) + 1;
[; ;pic18f27j53.h: 21023: extern volatile __bit TRISB2 @ (((unsigned) &TRISB)*8) + 2;
[; ;pic18f27j53.h: 21025: extern volatile __bit TRISB3 @ (((unsigned) &TRISB)*8) + 3;
[; ;pic18f27j53.h: 21027: extern volatile __bit TRISB4 @ (((unsigned) &TRISB)*8) + 4;
[; ;pic18f27j53.h: 21029: extern volatile __bit TRISB5 @ (((unsigned) &TRISB)*8) + 5;
[; ;pic18f27j53.h: 21031: extern volatile __bit TRISB6 @ (((unsigned) &TRISB)*8) + 6;
[; ;pic18f27j53.h: 21033: extern volatile __bit TRISB7 @ (((unsigned) &TRISB)*8) + 7;
[; ;pic18f27j53.h: 21035: extern volatile __bit TRISC0 @ (((unsigned) &TRISC)*8) + 0;
[; ;pic18f27j53.h: 21037: extern volatile __bit TRISC1 @ (((unsigned) &TRISC)*8) + 1;
[; ;pic18f27j53.h: 21039: extern volatile __bit TRISC2 @ (((unsigned) &TRISC)*8) + 2;
[; ;pic18f27j53.h: 21041: extern volatile __bit TRISC3 @ (((unsigned) &TRISC)*8) + 3;
[; ;pic18f27j53.h: 21043: extern volatile __bit TRISC6 @ (((unsigned) &TRISC)*8) + 6;
[; ;pic18f27j53.h: 21045: extern volatile __bit TRISC7 @ (((unsigned) &TRISC)*8) + 7;
[; ;pic18f27j53.h: 21047: extern volatile __bit TRMT1 @ (((unsigned) &TXSTA1)*8) + 1;
[; ;pic18f27j53.h: 21049: extern volatile __bit TRMT2 @ (((unsigned) &TXSTA2)*8) + 1;
[; ;pic18f27j53.h: 21051: extern volatile __bit TRNIE @ (((unsigned) &UIE)*8) + 3;
[; ;pic18f27j53.h: 21053: extern volatile __bit TRNIF @ (((unsigned) &UIR)*8) + 3;
[; ;pic18f27j53.h: 21055: extern volatile __bit TUN0 @ (((unsigned) &OSCTUNE)*8) + 0;
[; ;pic18f27j53.h: 21057: extern volatile __bit TUN1 @ (((unsigned) &OSCTUNE)*8) + 1;
[; ;pic18f27j53.h: 21059: extern volatile __bit TUN2 @ (((unsigned) &OSCTUNE)*8) + 2;
[; ;pic18f27j53.h: 21061: extern volatile __bit TUN3 @ (((unsigned) &OSCTUNE)*8) + 3;
[; ;pic18f27j53.h: 21063: extern volatile __bit TUN4 @ (((unsigned) &OSCTUNE)*8) + 4;
[; ;pic18f27j53.h: 21065: extern volatile __bit TUN5 @ (((unsigned) &OSCTUNE)*8) + 5;
[; ;pic18f27j53.h: 21067: extern volatile __bit TX1 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f27j53.h: 21069: extern volatile __bit TX1IE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f27j53.h: 21071: extern volatile __bit TX1IF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f27j53.h: 21073: extern volatile __bit TX1IP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f27j53.h: 21075: extern volatile __bit TX2IE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic18f27j53.h: 21077: extern volatile __bit TX2IF @ (((unsigned) &PIR3)*8) + 4;
[; ;pic18f27j53.h: 21079: extern volatile __bit TX2IP @ (((unsigned) &IPR3)*8) + 4;
[; ;pic18f27j53.h: 21081: extern volatile __bit TX8_9 @ (((unsigned) &TXSTA1)*8) + 6;
[; ;pic18f27j53.h: 21083: extern volatile __bit TX8_92 @ (((unsigned) &TXSTA2)*8) + 6;
[; ;pic18f27j53.h: 21085: extern volatile __bit TX91 @ (((unsigned) &TXSTA1)*8) + 6;
[; ;pic18f27j53.h: 21087: extern volatile __bit TX92 @ (((unsigned) &TXSTA2)*8) + 6;
[; ;pic18f27j53.h: 21089: extern volatile __bit TX9D1 @ (((unsigned) &TXSTA1)*8) + 0;
[; ;pic18f27j53.h: 21091: extern volatile __bit TX9D2 @ (((unsigned) &TXSTA2)*8) + 0;
[; ;pic18f27j53.h: 21093: extern volatile __bit TXB0IE @ (((unsigned) &PIE3)*8) + 2;
[; ;pic18f27j53.h: 21095: extern volatile __bit TXB1IE @ (((unsigned) &PIE3)*8) + 3;
[; ;pic18f27j53.h: 21097: extern volatile __bit TXB2IE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic18f27j53.h: 21099: extern volatile __bit TXBNIE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic18f27j53.h: 21101: extern volatile __bit TXBNIF @ (((unsigned) &PIR3)*8) + 4;
[; ;pic18f27j53.h: 21103: extern volatile __bit TXBNIP @ (((unsigned) &IPR3)*8) + 4;
[; ;pic18f27j53.h: 21105: extern volatile __bit TXCKP1 @ (((unsigned) &BAUDCON1)*8) + 4;
[; ;pic18f27j53.h: 21107: extern volatile __bit TXCKP2 @ (((unsigned) &BAUDCON2)*8) + 4;
[; ;pic18f27j53.h: 21109: extern volatile __bit TXD8 @ (((unsigned) &TXSTA1)*8) + 0;
[; ;pic18f27j53.h: 21111: extern volatile __bit TXD82 @ (((unsigned) &TXSTA2)*8) + 0;
[; ;pic18f27j53.h: 21113: extern volatile __bit TXEN1 @ (((unsigned) &TXSTA1)*8) + 5;
[; ;pic18f27j53.h: 21115: extern volatile __bit TXEN2 @ (((unsigned) &TXSTA2)*8) + 5;
[; ;pic18f27j53.h: 21117: extern volatile __bit TXIE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f27j53.h: 21119: extern volatile __bit TXIF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f27j53.h: 21121: extern volatile __bit TXINC @ (((unsigned) &DMACON1)*8) + 5;
[; ;pic18f27j53.h: 21123: extern volatile __bit TXIP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f27j53.h: 21125: extern volatile __bit U1OD @ (((unsigned) &ODCON2)*8) + 0;
[; ;pic18f27j53.h: 21127: extern volatile __bit U2OD @ (((unsigned) &ODCON2)*8) + 1;
[; ;pic18f27j53.h: 21129: extern volatile __bit UA1 @ (((unsigned) &SSP1STAT)*8) + 1;
[; ;pic18f27j53.h: 21131: extern volatile __bit UA2 @ (((unsigned) &SSP2STAT)*8) + 1;
[; ;pic18f27j53.h: 21133: extern volatile __bit UART1MD @ (((unsigned) &PMDIS0)*8) + 3;
[; ;pic18f27j53.h: 21135: extern volatile __bit UART2MD @ (((unsigned) &PMDIS0)*8) + 4;
[; ;pic18f27j53.h: 21137: extern volatile __bit UERRIE @ (((unsigned) &UIE)*8) + 1;
[; ;pic18f27j53.h: 21139: extern volatile __bit UERRIF @ (((unsigned) &UIR)*8) + 1;
[; ;pic18f27j53.h: 21141: extern volatile __bit ULPEN @ (((unsigned) &WDTCON)*8) + 2;
[; ;pic18f27j53.h: 21143: extern volatile __bit ULPLVL @ (((unsigned) &WDTCON)*8) + 5;
[; ;pic18f27j53.h: 21145: extern volatile __bit ULPSINK @ (((unsigned) &WDTCON)*8) + 1;
[; ;pic18f27j53.h: 21147: extern volatile __bit ULPWDIS @ (((unsigned) &DSCONL)*8) + 2;
[; ;pic18f27j53.h: 21149: extern volatile __bit ULPWU @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f27j53.h: 21151: extern volatile __bit ULPWUIN @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f27j53.h: 21153: extern volatile __bit UOEMON @ (((unsigned) &UCFG)*8) + 6;
[; ;pic18f27j53.h: 21155: extern volatile __bit UPP0 @ (((unsigned) &UCFG)*8) + 0;
[; ;pic18f27j53.h: 21157: extern volatile __bit UPP1 @ (((unsigned) &UCFG)*8) + 1;
[; ;pic18f27j53.h: 21159: extern volatile __bit UPUEN @ (((unsigned) &UCFG)*8) + 4;
[; ;pic18f27j53.h: 21161: extern volatile __bit URSTIE @ (((unsigned) &UIE)*8) + 0;
[; ;pic18f27j53.h: 21163: extern volatile __bit URSTIF @ (((unsigned) &UIR)*8) + 0;
[; ;pic18f27j53.h: 21165: extern volatile __bit USBEN @ (((unsigned) &UCON)*8) + 3;
[; ;pic18f27j53.h: 21167: extern volatile __bit USBIE @ (((unsigned) &PIE2)*8) + 4;
[; ;pic18f27j53.h: 21169: extern volatile __bit USBIF @ (((unsigned) &PIR2)*8) + 4;
[; ;pic18f27j53.h: 21171: extern volatile __bit USBIP @ (((unsigned) &IPR2)*8) + 4;
[; ;pic18f27j53.h: 21173: extern volatile __bit UTEYE @ (((unsigned) &UCFG)*8) + 7;
[; ;pic18f27j53.h: 21175: extern volatile __bit UTRDIS @ (((unsigned) &UCFG)*8) + 3;
[; ;pic18f27j53.h: 21177: extern volatile __bit VBG @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f27j53.h: 21179: extern volatile __bit VBGEN @ (((unsigned) &ANCON1)*8) + 7;
[; ;pic18f27j53.h: 21181: extern volatile __bit VBGOE @ (((unsigned) &WDTCON)*8) + 4;
[; ;pic18f27j53.h: 21183: extern volatile __bit VCFG0 @ (((unsigned) &ADCON0)*8) + 6;
[; ;pic18f27j53.h: 21185: extern volatile __bit VCFG01 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic18f27j53.h: 21187: extern volatile __bit VCFG1 @ (((unsigned) &ADCON0)*8) + 7;
[; ;pic18f27j53.h: 21189: extern volatile __bit VCFG11 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic18f27j53.h: 21191: extern volatile __bit VDIRMAG @ (((unsigned) &HLVDCON)*8) + 7;
[; ;pic18f27j53.h: 21193: extern volatile __bit VM @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f27j53.h: 21195: extern volatile __bit VMO @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f27j53.h: 21197: extern volatile __bit VP @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f27j53.h: 21199: extern volatile __bit VPO @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f27j53.h: 21201: extern volatile __bit VREF_MINUS @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f27j53.h: 21203: extern volatile __bit VREF_PLUS @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f27j53.h: 21205: extern volatile __bit W4E @ (((unsigned) &BAUDCON1)*8) + 1;
[; ;pic18f27j53.h: 21207: extern volatile __bit WAITB0 @ (((unsigned) &RTCVALH)*8) + 6;
[; ;pic18f27j53.h: 21209: extern volatile __bit WAITB1 @ (((unsigned) &RTCVALH)*8) + 7;
[; ;pic18f27j53.h: 21211: extern volatile __bit WAITE0 @ (((unsigned) &RTCVALH)*8) + 0;
[; ;pic18f27j53.h: 21213: extern volatile __bit WAITE1 @ (((unsigned) &RTCVALH)*8) + 1;
[; ;pic18f27j53.h: 21215: extern volatile __bit WAITM0 @ (((unsigned) &RTCVALH)*8) + 2;
[; ;pic18f27j53.h: 21217: extern volatile __bit WAITM1 @ (((unsigned) &RTCVALH)*8) + 3;
[; ;pic18f27j53.h: 21219: extern volatile __bit WAITM2 @ (((unsigned) &RTCVALH)*8) + 4;
[; ;pic18f27j53.h: 21221: extern volatile __bit WAITM3 @ (((unsigned) &RTCVALH)*8) + 5;
[; ;pic18f27j53.h: 21223: extern volatile __bit WCOL1 @ (((unsigned) &SSP1CON1)*8) + 7;
[; ;pic18f27j53.h: 21225: extern volatile __bit WCOL2 @ (((unsigned) &SSP2CON1)*8) + 7;
[; ;pic18f27j53.h: 21227: extern volatile __bit WPROG @ (((unsigned) &EECON1)*8) + 5;
[; ;pic18f27j53.h: 21229: extern volatile __bit WR @ (((unsigned) &EECON1)*8) + 1;
[; ;pic18f27j53.h: 21231: extern volatile __bit WREN @ (((unsigned) &EECON1)*8) + 2;
[; ;pic18f27j53.h: 21233: extern volatile __bit WRERR @ (((unsigned) &EECON1)*8) + 3;
[; ;pic18f27j53.h: 21235: extern volatile __bit WUE1 @ (((unsigned) &BAUDCON1)*8) + 1;
[; ;pic18f27j53.h: 21237: extern volatile __bit WUE2 @ (((unsigned) &BAUDCON2)*8) + 1;
[; ;pic18f27j53.h: 21239: extern volatile __bit ZERO @ (((unsigned) &STATUS)*8) + 2;
[; ;pic18f27j53.h: 21241: extern volatile __bit nA @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f27j53.h: 21243: extern volatile __bit nA2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f27j53.h: 21245: extern volatile __bit nADDRESS @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f27j53.h: 21247: extern volatile __bit nADDRESS2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f27j53.h: 21249: extern volatile __bit nBOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f27j53.h: 21251: extern volatile __bit nCM @ (((unsigned) &RCON)*8) + 5;
[; ;pic18f27j53.h: 21253: extern volatile __bit nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f27j53.h: 21255: extern volatile __bit nPD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f27j53.h: 21257: extern volatile __bit nPOR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f27j53.h: 21259: extern volatile __bit nRBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f27j53.h: 21261: extern volatile __bit nRC8 @ (((unsigned) &RCSTA1)*8) + 6;
[; ;pic18f27j53.h: 21263: extern volatile __bit nRI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f27j53.h: 21265: extern volatile __bit nSS1 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f27j53.h: 21267: extern volatile __bit nT1DONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18f27j53.h: 21269: extern volatile __bit nT1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f27j53.h: 21271: extern volatile __bit nT3DONE @ (((unsigned) &T3GCON)*8) + 3;
[; ;pic18f27j53.h: 21273: extern volatile __bit nT3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f27j53.h: 21275: extern volatile __bit nT5DONE @ (((unsigned) &T5GCON)*8) + 3;
[; ;pic18f27j53.h: 21277: extern volatile __bit nT5SYNC @ (((unsigned) &T5CON)*8) + 2;
[; ;pic18f27j53.h: 21279: extern volatile __bit nTO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f27j53.h: 21281: extern volatile __bit nTX8 @ (((unsigned) &TXSTA1)*8) + 6;
[; ;pic18f27j53.h: 21283: extern volatile __bit nUOE @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f27j53.h: 21285: extern volatile __bit nW @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f27j53.h: 21287: extern volatile __bit nW2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f27j53.h: 21289: extern volatile __bit nWRITE @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f27j53.h: 21291: extern volatile __bit nWRITE2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;adc.h: 1976: union ADCResult
[; ;adc.h: 1977: {
[; ;adc.h: 1978: int lr;
[; ;adc.h: 1979: char br[2];
[; ;adc.h: 1980: };
[; ;adc.h: 1982: char BusyADC (void);
[; ;adc.h: 1984: void ConvertADC (void);
[; ;adc.h: 1986: void CloseADC(void);
[; ;adc.h: 1994: int ReadADC(void);
[; ;adc.h: 2020: void OpenADC ( unsigned char ,
[; ;adc.h: 2021: unsigned char ,
[; ;adc.h: 2022: unsigned char ,
[; ;adc.h: 2023: unsigned int );
[; ;adc.h: 2052: void SetChanADC(unsigned char );
[; ;adc.h: 2068: void SelChanConvADC( unsigned char );
[; ;ancomp.h: 202: void Close_ancomp1( void );
[; ;ancomp.h: 203: void Open_ancomp1(unsigned char config);
[; ;ancomp.h: 204: void Close_ancomp2( void );
[; ;ancomp.h: 205: void Open_ancomp2(unsigned char config);
[; ;ancomp.h: 208: void Close_ancomp3( void );
[; ;ancomp.h: 209: void Open_ancomp3(unsigned char config);
[; ;spi.h: 236: void OpenSPI1( unsigned char sync_mode,
[; ;spi.h: 237: unsigned char bus_mode,
[; ;spi.h: 238: unsigned char smp_phase );
[; ;spi.h: 240: unsigned char WriteSPI1( unsigned char data_out );
[; ;spi.h: 242: void getsSPI1( unsigned char *rdptr, unsigned char length );
[; ;spi.h: 244: void putsSPI1( unsigned char *wrptr );
[; ;spi.h: 246: unsigned char ReadSPI1( void );
[; ;spi.h: 441: void OpenSPI2( unsigned char sync_mode,
[; ;spi.h: 442: unsigned char bus_mode,
[; ;spi.h: 443: unsigned char smp_phase );
[; ;spi.h: 445: unsigned char WriteSPI2( unsigned char data_out );
[; ;spi.h: 447: void getsSPI2( unsigned char *rdptr, unsigned char length );
[; ;spi.h: 449: void putsSPI2( unsigned char *wrptr );
[; ;spi.h: 451: unsigned char ReadSPI2( void );
[; ;can2510.h: 414: void CAN2510Initialize(  unsigned int configuration,
[; ;can2510.h: 415: unsigned char brp,
[; ;can2510.h: 416: unsigned char interruptFlags,
[; ;can2510.h: 417: unsigned char SPI_syncMode,
[; ;can2510.h: 418: unsigned char SPI_busMode,
[; ;can2510.h: 419: unsigned char SPI_smpPhase );
[; ;can2510.h: 421: unsigned char CAN2510Init(  unsigned long BufferConfig,
[; ;can2510.h: 422: unsigned long BitTimeConfig,
[; ;can2510.h: 423: unsigned char interruptEnables,
[; ;can2510.h: 424: unsigned char SPI_syncMode,
[; ;can2510.h: 425: unsigned char SPI_busMode,
[; ;can2510.h: 426: unsigned char SPI_smpPhase );
[; ;can2510.h: 428: void CAN2510Enable( void );
[; ;can2510.h: 430: void CAN2510Disable( void );
[; ;can2510.h: 432: void CAN2510Reset( void );
[; ;can2510.h: 434: void CAN2510SetMode(  unsigned char mode );
[; ;can2510.h: 436: unsigned char CAN2510ReadMode( void );
[; ;can2510.h: 438: unsigned char CAN2510ReadStatus( void );
[; ;can2510.h: 440: unsigned char CAN2510ErrorState( void );
[; ;can2510.h: 442: unsigned char CAN2510InterruptStatus( void );
[; ;can2510.h: 444: void CAN2510InterruptEnable( unsigned char interruptFlags );
[; ;can2510.h: 446: unsigned char CAN2510ByteRead(  unsigned char addr );
[; ;can2510.h: 448: void CAN2510ByteWrite(  unsigned char addr,  unsigned char value );
[; ;can2510.h: 450: void CAN2510SequentialRead(  unsigned char *DataArray,
[; ;can2510.h: 451: unsigned char CAN2510addr,
[; ;can2510.h: 452: unsigned char numbytes );
[; ;can2510.h: 454: void CAN2510SequentialWrite(  unsigned char *DataArray,
[; ;can2510.h: 455: unsigned char CAN2510addr,
[; ;can2510.h: 456: unsigned char numbytes );
[; ;can2510.h: 458: void CAN2510BitModify(  unsigned char address,
[; ;can2510.h: 459: unsigned char mask,
[; ;can2510.h: 460: unsigned char data );
[; ;can2510.h: 462: void CAN2510SetSingleMaskStd(  unsigned char maskNum,  unsigned int mask );
[; ;can2510.h: 464: void CAN2510SetSingleMaskXtd(  unsigned char maskNum,  unsigned long mask );
[; ;can2510.h: 466: void CAN2510SetSingleFilterStd(  unsigned char filterNum,  unsigned int filter );
[; ;can2510.h: 468: void CAN2510SetSingleFilterXtd(  unsigned char filterNum,  unsigned long filter );
[; ;can2510.h: 470: unsigned char CAN2510SetMsgFilterStd(  unsigned char bufferNum,
[; ;can2510.h: 471: unsigned int mask,
[; ;can2510.h: 472: unsigned int *filters );
[; ;can2510.h: 474: unsigned char CAN2510SetMsgFilterXtd(  unsigned char bufferNum,
[; ;can2510.h: 475: unsigned long mask,
[; ;can2510.h: 476: unsigned long *filters );
[; ;can2510.h: 478: unsigned char CAN2510WriteStd(  unsigned int msgId,
[; ;can2510.h: 479: unsigned char msgPriority,
[; ;can2510.h: 480: unsigned char numBytes,
[; ;can2510.h: 481: unsigned char *data );
[; ;can2510.h: 483: unsigned char CAN2510WriteXtd(  unsigned long msgId,
[; ;can2510.h: 484: unsigned char msgPriority,
[; ;can2510.h: 485: unsigned char numBytes,
[; ;can2510.h: 486: unsigned char *data );
[; ;can2510.h: 488: void CAN2510LoadBufferStd(  unsigned char bufferNum,
[; ;can2510.h: 489: unsigned int msgId,
[; ;can2510.h: 490: unsigned char numBytes,
[; ;can2510.h: 491: unsigned char *data );
[; ;can2510.h: 493: void CAN2510LoadBufferXtd(  unsigned char bufferNum,
[; ;can2510.h: 494: unsigned long msgId,
[; ;can2510.h: 495: unsigned char numBytes,
[; ;can2510.h: 496: unsigned char *data );
[; ;can2510.h: 498: void CAN2510LoadRTRStd(  unsigned char bufferNum,
[; ;can2510.h: 499: unsigned int msgId,
[; ;can2510.h: 500: unsigned char numBytes );
[; ;can2510.h: 502: void CAN2510LoadRTRXtd(  unsigned char bufferNum,
[; ;can2510.h: 503: unsigned long msgId,
[; ;can2510.h: 504: unsigned char numBytes );
[; ;can2510.h: 506: void CAN2510SetBufferPriority(  unsigned char bufferNum,
[; ;can2510.h: 507: unsigned char bufferPriority );
[; ;can2510.h: 509: void CAN2510SendBuffer(  unsigned char bufferNumber );
[; ;can2510.h: 511: unsigned char CAN2510WriteBuffer(  unsigned char bufferNum );
[; ;can2510.h: 513: unsigned char CAN2510DataReady(  unsigned char bufferNum );
[; ;can2510.h: 515: unsigned char CAN2510DataRead(  unsigned char bufferNum,
[; ;can2510.h: 516: unsigned long *msgId,
[; ;can2510.h: 517: unsigned char *numBytes,
[; ;can2510.h: 518: unsigned char *data );
[; ;capture.h: 64: union capstatus
[; ;capture.h: 65: {
[; ;capture.h: 73: struct
[; ;capture.h: 74: {
[; ;capture.h: 91: unsigned Cap4OVF:1;
[; ;capture.h: 92: unsigned Cap5OVF:1;
[; ;capture.h: 96: unsigned Cap6OVF:1;
[; ;capture.h: 97: unsigned Cap7OVF:1;
[; ;capture.h: 98: unsigned Cap8OVF:1;
[; ;capture.h: 107: unsigned ECap1OVF:1;
[; ;capture.h: 111: unsigned ECap2OVF:1;
[; ;capture.h: 112: unsigned ECap3OVF:1;
[; ;capture.h: 115: };
[; ;capture.h: 117: unsigned :8;
[; ;capture.h: 119: };
[; ;capture.h: 121: extern union capstatus CapStatus;
[; ;capture.h: 123: union CapResult
[; ;capture.h: 124: {
[; ;capture.h: 125: unsigned int lc;
[; ;capture.h: 126: char bc[2];
[; ;capture.h: 127: };
[; ;capture.h: 487: void OpenCapture4 ( unsigned char config);
[; ;capture.h: 488: unsigned int ReadCapture4 (void);
[; ;capture.h: 489: void CloseCapture4 (void);
[; ;capture.h: 491: void OpenCapture5 ( unsigned char config);
[; ;capture.h: 492: unsigned int ReadCapture5 (void);
[; ;capture.h: 493: void CloseCapture5 (void);
[; ;capture.h: 500: void OpenCapture6 ( unsigned char config);
[; ;capture.h: 501: unsigned int ReadCapture6 (void);
[; ;capture.h: 502: void CloseCapture6 (void);
[; ;capture.h: 504: void OpenCapture7 ( unsigned char config);
[; ;capture.h: 505: unsigned int ReadCapture7 (void);
[; ;capture.h: 506: void CloseCapture7 (void);
[; ;capture.h: 508: void OpenCapture8 ( unsigned char config);
[; ;capture.h: 509: unsigned int ReadCapture8 (void);
[; ;capture.h: 510: void CloseCapture8 (void);
[; ;capture.h: 548: void OpenECapture1 ( unsigned char config);
[; ;capture.h: 549: unsigned int ReadECapture1 (void);
[; ;capture.h: 550: void CloseECapture1 (void);
[; ;capture.h: 553: void OpenECapture2 ( unsigned char config);
[; ;capture.h: 554: unsigned int ReadECapture2 (void);
[; ;capture.h: 555: void CloseECapture2 (void);
[; ;capture.h: 557: void OpenECapture3 ( unsigned char config);
[; ;capture.h: 558: unsigned int ReadECapture3 (void);
[; ;capture.h: 559: void CloseECapture3 (void);
[; ;compare.h: 383: void OpenCompare4(unsigned char config,unsigned int period);
[; ;compare.h: 384: void CloseCompare4(void);
[; ;compare.h: 386: void OpenCompare5(unsigned char config,unsigned int period);
[; ;compare.h: 387: void CloseCompare5(void);
[; ;compare.h: 391: void OpenCompare6(unsigned char config,unsigned int period);
[; ;compare.h: 392: void CloseCompare6(void);
[; ;compare.h: 394: void OpenCompare7(unsigned char config,unsigned int period);
[; ;compare.h: 395: void CloseCompare7(void);
[; ;compare.h: 397: void OpenCompare8(unsigned char config,unsigned int period);
[; ;compare.h: 398: void CloseCompare8(void);
[; ;compare.h: 413: void OpenECompare1(unsigned char config,unsigned int period);
[; ;compare.h: 414: void CloseECompare1(void);
[; ;compare.h: 419: void OpenECompare2(unsigned char config,unsigned int period);
[; ;compare.h: 420: void CloseECompare2(void);
[; ;compare.h: 422: void OpenECompare3(unsigned char config,unsigned int period);
[; ;compare.h: 423: void CloseECompare3(void);
[; ;ctmu.h: 364: void OpenCTMU(unsigned char config1,unsigned char config2,unsigned char config3);
[; ;ctmu.h: 369: void CurrentControlCTMU(unsigned char config);
[; ;ctmu.h: 370: void CloseCTMU(void);
[; ;dpslp.h: 45: typedef union
[; ;dpslp.h: 46: {
[; ;dpslp.h: 47: struct
[; ;dpslp.h: 48: {
[; ;dpslp.h: 49: unsigned char DS_POR:1;
[; ;dpslp.h: 50: unsigned char DS_MCLR:1;
[; ;dpslp.h: 51: unsigned char DS_RTC:1;
[; ;dpslp.h: 52: unsigned char DS_WDT:1;
[; ;dpslp.h: 53: unsigned char DS_FLT:1;
[; ;dpslp.h: 54: unsigned char DS_INT0:1;
[; ;dpslp.h: 55: unsigned char DS_BOR:1;
[; ;dpslp.h: 56: unsigned char DS_ULP:1;
[; ;dpslp.h: 57: }WK_SRC;
[; ;dpslp.h: 59: unsigned char WKSRC;
[; ;dpslp.h: 61: }SRC;
[; ;dpslp.h: 64: typedef struct
[; ;dpslp.h: 65: {
[; ;dpslp.h: 66: unsigned char Reg0;
[; ;dpslp.h: 67: unsigned char Reg1;
[; ;dpslp.h: 68: }CONTEXT;
[; ;dpslp.h: 156: extern void DeepSleepWakeUpSource(SRC* ptr);
[; ;dpslp.h: 157: extern void GotoDeepSleep( unsigned int config);
[; ;dpslp.h: 158: extern unsigned char IsResetFromDeepSleep( void );
[; ;dpslp.h: 159: extern void ReadDSGPR( CONTEXT* ptr );
[; ;dpslp.h: 163: extern void ULPWakeUpEnable( void );
[; ;stddef.h: 2: typedef int ptrdiff_t;
[; ;stddef.h: 3: typedef unsigned size_t;
[; ;stddef.h: 4: typedef unsigned short wchar_t;
[; ;stddef.h: 13: extern int errno;
[; ;GenericTypeDefs.h: 65: typedef enum _BOOL { FALSE = 0, TRUE } BOOL;
[; ;GenericTypeDefs.h: 68: typedef enum _BIT { CLEAR = 0, SET } BIT;
[; ;GenericTypeDefs.h: 75: typedef signed int INT;
[; ;GenericTypeDefs.h: 76: typedef signed char INT8;
[; ;GenericTypeDefs.h: 77: typedef signed short int INT16;
[; ;GenericTypeDefs.h: 78: typedef signed long int INT32;
[; ;GenericTypeDefs.h: 82: typedef signed long long INT64;
[; ;GenericTypeDefs.h: 86: typedef unsigned int UINT;
[; ;GenericTypeDefs.h: 87: typedef unsigned char UINT8;
[; ;GenericTypeDefs.h: 88: typedef unsigned short int UINT16;
[; ;GenericTypeDefs.h: 93: typedef unsigned long int UINT32;
[; ;GenericTypeDefs.h: 96: typedef unsigned long long UINT64;
[; ;GenericTypeDefs.h: 99: typedef union
[; ;GenericTypeDefs.h: 100: {
[; ;GenericTypeDefs.h: 101: UINT8 Val;
[; ;GenericTypeDefs.h: 102: struct
[; ;GenericTypeDefs.h: 103: {
[; ;GenericTypeDefs.h: 104: UINT8 b0:1;
[; ;GenericTypeDefs.h: 105: UINT8 b1:1;
[; ;GenericTypeDefs.h: 106: UINT8 b2:1;
[; ;GenericTypeDefs.h: 107: UINT8 b3:1;
[; ;GenericTypeDefs.h: 108: UINT8 b4:1;
[; ;GenericTypeDefs.h: 109: UINT8 b5:1;
[; ;GenericTypeDefs.h: 110: UINT8 b6:1;
[; ;GenericTypeDefs.h: 111: UINT8 b7:1;
[; ;GenericTypeDefs.h: 112: } bits;
[; ;GenericTypeDefs.h: 113: } UINT8_VAL, UINT8_BITS;
[; ;GenericTypeDefs.h: 115: typedef union
[; ;GenericTypeDefs.h: 116: {
[; ;GenericTypeDefs.h: 117: UINT16 Val;
[; ;GenericTypeDefs.h: 118: UINT8 v[2] ;
[; ;GenericTypeDefs.h: 119: struct 
[; ;GenericTypeDefs.h: 120: {
[; ;GenericTypeDefs.h: 121: UINT8 LB;
[; ;GenericTypeDefs.h: 122: UINT8 HB;
[; ;GenericTypeDefs.h: 123: } byte;
[; ;GenericTypeDefs.h: 124: struct 
[; ;GenericTypeDefs.h: 125: {
[; ;GenericTypeDefs.h: 126: UINT8 b0:1;
[; ;GenericTypeDefs.h: 127: UINT8 b1:1;
[; ;GenericTypeDefs.h: 128: UINT8 b2:1;
[; ;GenericTypeDefs.h: 129: UINT8 b3:1;
[; ;GenericTypeDefs.h: 130: UINT8 b4:1;
[; ;GenericTypeDefs.h: 131: UINT8 b5:1;
[; ;GenericTypeDefs.h: 132: UINT8 b6:1;
[; ;GenericTypeDefs.h: 133: UINT8 b7:1;
[; ;GenericTypeDefs.h: 134: UINT8 b8:1;
[; ;GenericTypeDefs.h: 135: UINT8 b9:1;
[; ;GenericTypeDefs.h: 136: UINT8 b10:1;
[; ;GenericTypeDefs.h: 137: UINT8 b11:1;
[; ;GenericTypeDefs.h: 138: UINT8 b12:1;
[; ;GenericTypeDefs.h: 139: UINT8 b13:1;
[; ;GenericTypeDefs.h: 140: UINT8 b14:1;
[; ;GenericTypeDefs.h: 141: UINT8 b15:1;
[; ;GenericTypeDefs.h: 142: } bits;
[; ;GenericTypeDefs.h: 143: } UINT16_VAL, UINT16_BITS;
[; ;GenericTypeDefs.h: 187: typedef union
[; ;GenericTypeDefs.h: 188: {
[; ;GenericTypeDefs.h: 189: UINT32 Val;
[; ;GenericTypeDefs.h: 190: UINT16 w[2] ;
[; ;GenericTypeDefs.h: 191: UINT8 v[4] ;
[; ;GenericTypeDefs.h: 192: struct 
[; ;GenericTypeDefs.h: 193: {
[; ;GenericTypeDefs.h: 194: UINT16 LW;
[; ;GenericTypeDefs.h: 195: UINT16 HW;
[; ;GenericTypeDefs.h: 196: } word;
[; ;GenericTypeDefs.h: 197: struct 
[; ;GenericTypeDefs.h: 198: {
[; ;GenericTypeDefs.h: 199: UINT8 LB;
[; ;GenericTypeDefs.h: 200: UINT8 HB;
[; ;GenericTypeDefs.h: 201: UINT8 UB;
[; ;GenericTypeDefs.h: 202: UINT8 MB;
[; ;GenericTypeDefs.h: 203: } byte;
[; ;GenericTypeDefs.h: 204: struct 
[; ;GenericTypeDefs.h: 205: {
[; ;GenericTypeDefs.h: 206: UINT16_VAL low;
[; ;GenericTypeDefs.h: 207: UINT16_VAL high;
[; ;GenericTypeDefs.h: 208: }wordUnion;
[; ;GenericTypeDefs.h: 209: struct 
[; ;GenericTypeDefs.h: 210: {
[; ;GenericTypeDefs.h: 211: UINT8 b0:1;
[; ;GenericTypeDefs.h: 212: UINT8 b1:1;
[; ;GenericTypeDefs.h: 213: UINT8 b2:1;
[; ;GenericTypeDefs.h: 214: UINT8 b3:1;
[; ;GenericTypeDefs.h: 215: UINT8 b4:1;
[; ;GenericTypeDefs.h: 216: UINT8 b5:1;
[; ;GenericTypeDefs.h: 217: UINT8 b6:1;
[; ;GenericTypeDefs.h: 218: UINT8 b7:1;
[; ;GenericTypeDefs.h: 219: UINT8 b8:1;
[; ;GenericTypeDefs.h: 220: UINT8 b9:1;
[; ;GenericTypeDefs.h: 221: UINT8 b10:1;
[; ;GenericTypeDefs.h: 222: UINT8 b11:1;
[; ;GenericTypeDefs.h: 223: UINT8 b12:1;
[; ;GenericTypeDefs.h: 224: UINT8 b13:1;
[; ;GenericTypeDefs.h: 225: UINT8 b14:1;
[; ;GenericTypeDefs.h: 226: UINT8 b15:1;
[; ;GenericTypeDefs.h: 227: UINT8 b16:1;
[; ;GenericTypeDefs.h: 228: UINT8 b17:1;
[; ;GenericTypeDefs.h: 229: UINT8 b18:1;
[; ;GenericTypeDefs.h: 230: UINT8 b19:1;
[; ;GenericTypeDefs.h: 231: UINT8 b20:1;
[; ;GenericTypeDefs.h: 232: UINT8 b21:1;
[; ;GenericTypeDefs.h: 233: UINT8 b22:1;
[; ;GenericTypeDefs.h: 234: UINT8 b23:1;
[; ;GenericTypeDefs.h: 235: UINT8 b24:1;
[; ;GenericTypeDefs.h: 236: UINT8 b25:1;
[; ;GenericTypeDefs.h: 237: UINT8 b26:1;
[; ;GenericTypeDefs.h: 238: UINT8 b27:1;
[; ;GenericTypeDefs.h: 239: UINT8 b28:1;
[; ;GenericTypeDefs.h: 240: UINT8 b29:1;
[; ;GenericTypeDefs.h: 241: UINT8 b30:1;
[; ;GenericTypeDefs.h: 242: UINT8 b31:1;
[; ;GenericTypeDefs.h: 243: } bits;
[; ;GenericTypeDefs.h: 244: } UINT32_VAL;
[; ;GenericTypeDefs.h: 248: typedef union
[; ;GenericTypeDefs.h: 249: {
[; ;GenericTypeDefs.h: 250: UINT64 Val;
[; ;GenericTypeDefs.h: 251: UINT32 d[2] ;
[; ;GenericTypeDefs.h: 252: UINT16 w[4] ;
[; ;GenericTypeDefs.h: 253: UINT8 v[8] ;
[; ;GenericTypeDefs.h: 254: struct 
[; ;GenericTypeDefs.h: 255: {
[; ;GenericTypeDefs.h: 256: UINT32 LD;
[; ;GenericTypeDefs.h: 257: UINT32 HD;
[; ;GenericTypeDefs.h: 258: } dword;
[; ;GenericTypeDefs.h: 259: struct 
[; ;GenericTypeDefs.h: 260: {
[; ;GenericTypeDefs.h: 261: UINT16 LW;
[; ;GenericTypeDefs.h: 262: UINT16 HW;
[; ;GenericTypeDefs.h: 263: UINT16 UW;
[; ;GenericTypeDefs.h: 264: UINT16 MW;
[; ;GenericTypeDefs.h: 265: } word;
[; ;GenericTypeDefs.h: 266: struct 
[; ;GenericTypeDefs.h: 267: {
[; ;GenericTypeDefs.h: 268: UINT8 b0:1;
[; ;GenericTypeDefs.h: 269: UINT8 b1:1;
[; ;GenericTypeDefs.h: 270: UINT8 b2:1;
[; ;GenericTypeDefs.h: 271: UINT8 b3:1;
[; ;GenericTypeDefs.h: 272: UINT8 b4:1;
[; ;GenericTypeDefs.h: 273: UINT8 b5:1;
[; ;GenericTypeDefs.h: 274: UINT8 b6:1;
[; ;GenericTypeDefs.h: 275: UINT8 b7:1;
[; ;GenericTypeDefs.h: 276: UINT8 b8:1;
[; ;GenericTypeDefs.h: 277: UINT8 b9:1;
[; ;GenericTypeDefs.h: 278: UINT8 b10:1;
[; ;GenericTypeDefs.h: 279: UINT8 b11:1;
[; ;GenericTypeDefs.h: 280: UINT8 b12:1;
[; ;GenericTypeDefs.h: 281: UINT8 b13:1;
[; ;GenericTypeDefs.h: 282: UINT8 b14:1;
[; ;GenericTypeDefs.h: 283: UINT8 b15:1;
[; ;GenericTypeDefs.h: 284: UINT8 b16:1;
[; ;GenericTypeDefs.h: 285: UINT8 b17:1;
[; ;GenericTypeDefs.h: 286: UINT8 b18:1;
[; ;GenericTypeDefs.h: 287: UINT8 b19:1;
[; ;GenericTypeDefs.h: 288: UINT8 b20:1;
[; ;GenericTypeDefs.h: 289: UINT8 b21:1;
[; ;GenericTypeDefs.h: 290: UINT8 b22:1;
[; ;GenericTypeDefs.h: 291: UINT8 b23:1;
[; ;GenericTypeDefs.h: 292: UINT8 b24:1;
[; ;GenericTypeDefs.h: 293: UINT8 b25:1;
[; ;GenericTypeDefs.h: 294: UINT8 b26:1;
[; ;GenericTypeDefs.h: 295: UINT8 b27:1;
[; ;GenericTypeDefs.h: 296: UINT8 b28:1;
[; ;GenericTypeDefs.h: 297: UINT8 b29:1;
[; ;GenericTypeDefs.h: 298: UINT8 b30:1;
[; ;GenericTypeDefs.h: 299: UINT8 b31:1;
[; ;GenericTypeDefs.h: 300: UINT8 b32:1;
[; ;GenericTypeDefs.h: 301: UINT8 b33:1;
[; ;GenericTypeDefs.h: 302: UINT8 b34:1;
[; ;GenericTypeDefs.h: 303: UINT8 b35:1;
[; ;GenericTypeDefs.h: 304: UINT8 b36:1;
[; ;GenericTypeDefs.h: 305: UINT8 b37:1;
[; ;GenericTypeDefs.h: 306: UINT8 b38:1;
[; ;GenericTypeDefs.h: 307: UINT8 b39:1;
[; ;GenericTypeDefs.h: 308: UINT8 b40:1;
[; ;GenericTypeDefs.h: 309: UINT8 b41:1;
[; ;GenericTypeDefs.h: 310: UINT8 b42:1;
[; ;GenericTypeDefs.h: 311: UINT8 b43:1;
[; ;GenericTypeDefs.h: 312: UINT8 b44:1;
[; ;GenericTypeDefs.h: 313: UINT8 b45:1;
[; ;GenericTypeDefs.h: 314: UINT8 b46:1;
[; ;GenericTypeDefs.h: 315: UINT8 b47:1;
[; ;GenericTypeDefs.h: 316: UINT8 b48:1;
[; ;GenericTypeDefs.h: 317: UINT8 b49:1;
[; ;GenericTypeDefs.h: 318: UINT8 b50:1;
[; ;GenericTypeDefs.h: 319: UINT8 b51:1;
[; ;GenericTypeDefs.h: 320: UINT8 b52:1;
[; ;GenericTypeDefs.h: 321: UINT8 b53:1;
[; ;GenericTypeDefs.h: 322: UINT8 b54:1;
[; ;GenericTypeDefs.h: 323: UINT8 b55:1;
[; ;GenericTypeDefs.h: 324: UINT8 b56:1;
[; ;GenericTypeDefs.h: 325: UINT8 b57:1;
[; ;GenericTypeDefs.h: 326: UINT8 b58:1;
[; ;GenericTypeDefs.h: 327: UINT8 b59:1;
[; ;GenericTypeDefs.h: 328: UINT8 b60:1;
[; ;GenericTypeDefs.h: 329: UINT8 b61:1;
[; ;GenericTypeDefs.h: 330: UINT8 b62:1;
[; ;GenericTypeDefs.h: 331: UINT8 b63:1;
[; ;GenericTypeDefs.h: 332: } bits;
[; ;GenericTypeDefs.h: 333: } UINT64_VAL;
[; ;GenericTypeDefs.h: 339: typedef void VOID;
[; ;GenericTypeDefs.h: 341: typedef char CHAR8;
[; ;GenericTypeDefs.h: 342: typedef unsigned char UCHAR8;
[; ;GenericTypeDefs.h: 344: typedef unsigned char BYTE;
[; ;GenericTypeDefs.h: 345: typedef unsigned short int WORD;
[; ;GenericTypeDefs.h: 346: typedef unsigned long DWORD;
[; ;GenericTypeDefs.h: 349: typedef unsigned long long QWORD;
[; ;GenericTypeDefs.h: 350: typedef signed char CHAR;
[; ;GenericTypeDefs.h: 351: typedef signed short int SHORT;
[; ;GenericTypeDefs.h: 352: typedef signed long LONG;
[; ;GenericTypeDefs.h: 355: typedef signed long long LONGLONG;
[; ;GenericTypeDefs.h: 356: typedef union
[; ;GenericTypeDefs.h: 357: {
[; ;GenericTypeDefs.h: 358: BYTE Val;
[; ;GenericTypeDefs.h: 359: struct 
[; ;GenericTypeDefs.h: 360: {
[; ;GenericTypeDefs.h: 361: BYTE b0:1;
[; ;GenericTypeDefs.h: 362: BYTE b1:1;
[; ;GenericTypeDefs.h: 363: BYTE b2:1;
[; ;GenericTypeDefs.h: 364: BYTE b3:1;
[; ;GenericTypeDefs.h: 365: BYTE b4:1;
[; ;GenericTypeDefs.h: 366: BYTE b5:1;
[; ;GenericTypeDefs.h: 367: BYTE b6:1;
[; ;GenericTypeDefs.h: 368: BYTE b7:1;
[; ;GenericTypeDefs.h: 369: } bits;
[; ;GenericTypeDefs.h: 370: } BYTE_VAL, BYTE_BITS;
[; ;GenericTypeDefs.h: 372: typedef union
[; ;GenericTypeDefs.h: 373: {
[; ;GenericTypeDefs.h: 374: WORD Val;
[; ;GenericTypeDefs.h: 375: BYTE v[2] ;
[; ;GenericTypeDefs.h: 376: struct 
[; ;GenericTypeDefs.h: 377: {
[; ;GenericTypeDefs.h: 378: BYTE LB;
[; ;GenericTypeDefs.h: 379: BYTE HB;
[; ;GenericTypeDefs.h: 380: } byte;
[; ;GenericTypeDefs.h: 381: struct 
[; ;GenericTypeDefs.h: 382: {
[; ;GenericTypeDefs.h: 383: BYTE b0:1;
[; ;GenericTypeDefs.h: 384: BYTE b1:1;
[; ;GenericTypeDefs.h: 385: BYTE b2:1;
[; ;GenericTypeDefs.h: 386: BYTE b3:1;
[; ;GenericTypeDefs.h: 387: BYTE b4:1;
[; ;GenericTypeDefs.h: 388: BYTE b5:1;
[; ;GenericTypeDefs.h: 389: BYTE b6:1;
[; ;GenericTypeDefs.h: 390: BYTE b7:1;
[; ;GenericTypeDefs.h: 391: BYTE b8:1;
[; ;GenericTypeDefs.h: 392: BYTE b9:1;
[; ;GenericTypeDefs.h: 393: BYTE b10:1;
[; ;GenericTypeDefs.h: 394: BYTE b11:1;
[; ;GenericTypeDefs.h: 395: BYTE b12:1;
[; ;GenericTypeDefs.h: 396: BYTE b13:1;
[; ;GenericTypeDefs.h: 397: BYTE b14:1;
[; ;GenericTypeDefs.h: 398: BYTE b15:1;
[; ;GenericTypeDefs.h: 399: } bits;
[; ;GenericTypeDefs.h: 400: } WORD_VAL, WORD_BITS;
[; ;GenericTypeDefs.h: 402: typedef union
[; ;GenericTypeDefs.h: 403: {
[; ;GenericTypeDefs.h: 404: DWORD Val;
[; ;GenericTypeDefs.h: 405: WORD w[2] ;
[; ;GenericTypeDefs.h: 406: BYTE v[4] ;
[; ;GenericTypeDefs.h: 407: struct 
[; ;GenericTypeDefs.h: 408: {
[; ;GenericTypeDefs.h: 409: WORD LW;
[; ;GenericTypeDefs.h: 410: WORD HW;
[; ;GenericTypeDefs.h: 411: } word;
[; ;GenericTypeDefs.h: 412: struct 
[; ;GenericTypeDefs.h: 413: {
[; ;GenericTypeDefs.h: 414: BYTE LB;
[; ;GenericTypeDefs.h: 415: BYTE HB;
[; ;GenericTypeDefs.h: 416: BYTE UB;
[; ;GenericTypeDefs.h: 417: BYTE MB;
[; ;GenericTypeDefs.h: 418: } byte;
[; ;GenericTypeDefs.h: 419: struct 
[; ;GenericTypeDefs.h: 420: {
[; ;GenericTypeDefs.h: 421: WORD_VAL low;
[; ;GenericTypeDefs.h: 422: WORD_VAL high;
[; ;GenericTypeDefs.h: 423: }wordUnion;
[; ;GenericTypeDefs.h: 424: struct 
[; ;GenericTypeDefs.h: 425: {
[; ;GenericTypeDefs.h: 426: BYTE b0:1;
[; ;GenericTypeDefs.h: 427: BYTE b1:1;
[; ;GenericTypeDefs.h: 428: BYTE b2:1;
[; ;GenericTypeDefs.h: 429: BYTE b3:1;
[; ;GenericTypeDefs.h: 430: BYTE b4:1;
[; ;GenericTypeDefs.h: 431: BYTE b5:1;
[; ;GenericTypeDefs.h: 432: BYTE b6:1;
[; ;GenericTypeDefs.h: 433: BYTE b7:1;
[; ;GenericTypeDefs.h: 434: BYTE b8:1;
[; ;GenericTypeDefs.h: 435: BYTE b9:1;
[; ;GenericTypeDefs.h: 436: BYTE b10:1;
[; ;GenericTypeDefs.h: 437: BYTE b11:1;
[; ;GenericTypeDefs.h: 438: BYTE b12:1;
[; ;GenericTypeDefs.h: 439: BYTE b13:1;
[; ;GenericTypeDefs.h: 440: BYTE b14:1;
[; ;GenericTypeDefs.h: 441: BYTE b15:1;
[; ;GenericTypeDefs.h: 442: BYTE b16:1;
[; ;GenericTypeDefs.h: 443: BYTE b17:1;
[; ;GenericTypeDefs.h: 444: BYTE b18:1;
[; ;GenericTypeDefs.h: 445: BYTE b19:1;
[; ;GenericTypeDefs.h: 446: BYTE b20:1;
[; ;GenericTypeDefs.h: 447: BYTE b21:1;
[; ;GenericTypeDefs.h: 448: BYTE b22:1;
[; ;GenericTypeDefs.h: 449: BYTE b23:1;
[; ;GenericTypeDefs.h: 450: BYTE b24:1;
[; ;GenericTypeDefs.h: 451: BYTE b25:1;
[; ;GenericTypeDefs.h: 452: BYTE b26:1;
[; ;GenericTypeDefs.h: 453: BYTE b27:1;
[; ;GenericTypeDefs.h: 454: BYTE b28:1;
[; ;GenericTypeDefs.h: 455: BYTE b29:1;
[; ;GenericTypeDefs.h: 456: BYTE b30:1;
[; ;GenericTypeDefs.h: 457: BYTE b31:1;
[; ;GenericTypeDefs.h: 458: } bits;
[; ;GenericTypeDefs.h: 459: } DWORD_VAL;
[; ;GenericTypeDefs.h: 462: typedef union
[; ;GenericTypeDefs.h: 463: {
[; ;GenericTypeDefs.h: 464: QWORD Val;
[; ;GenericTypeDefs.h: 465: DWORD d[2] ;
[; ;GenericTypeDefs.h: 466: WORD w[4] ;
[; ;GenericTypeDefs.h: 467: BYTE v[8] ;
[; ;GenericTypeDefs.h: 468: struct 
[; ;GenericTypeDefs.h: 469: {
[; ;GenericTypeDefs.h: 470: DWORD LD;
[; ;GenericTypeDefs.h: 471: DWORD HD;
[; ;GenericTypeDefs.h: 472: } dword;
[; ;GenericTypeDefs.h: 473: struct 
[; ;GenericTypeDefs.h: 474: {
[; ;GenericTypeDefs.h: 475: WORD LW;
[; ;GenericTypeDefs.h: 476: WORD HW;
[; ;GenericTypeDefs.h: 477: WORD UW;
[; ;GenericTypeDefs.h: 478: WORD MW;
[; ;GenericTypeDefs.h: 479: } word;
[; ;GenericTypeDefs.h: 480: struct 
[; ;GenericTypeDefs.h: 481: {
[; ;GenericTypeDefs.h: 482: BYTE b0:1;
[; ;GenericTypeDefs.h: 483: BYTE b1:1;
[; ;GenericTypeDefs.h: 484: BYTE b2:1;
[; ;GenericTypeDefs.h: 485: BYTE b3:1;
[; ;GenericTypeDefs.h: 486: BYTE b4:1;
[; ;GenericTypeDefs.h: 487: BYTE b5:1;
[; ;GenericTypeDefs.h: 488: BYTE b6:1;
[; ;GenericTypeDefs.h: 489: BYTE b7:1;
[; ;GenericTypeDefs.h: 490: BYTE b8:1;
[; ;GenericTypeDefs.h: 491: BYTE b9:1;
[; ;GenericTypeDefs.h: 492: BYTE b10:1;
[; ;GenericTypeDefs.h: 493: BYTE b11:1;
[; ;GenericTypeDefs.h: 494: BYTE b12:1;
[; ;GenericTypeDefs.h: 495: BYTE b13:1;
[; ;GenericTypeDefs.h: 496: BYTE b14:1;
[; ;GenericTypeDefs.h: 497: BYTE b15:1;
[; ;GenericTypeDefs.h: 498: BYTE b16:1;
[; ;GenericTypeDefs.h: 499: BYTE b17:1;
[; ;GenericTypeDefs.h: 500: BYTE b18:1;
[; ;GenericTypeDefs.h: 501: BYTE b19:1;
[; ;GenericTypeDefs.h: 502: BYTE b20:1;
[; ;GenericTypeDefs.h: 503: BYTE b21:1;
[; ;GenericTypeDefs.h: 504: BYTE b22:1;
[; ;GenericTypeDefs.h: 505: BYTE b23:1;
[; ;GenericTypeDefs.h: 506: BYTE b24:1;
[; ;GenericTypeDefs.h: 507: BYTE b25:1;
[; ;GenericTypeDefs.h: 508: BYTE b26:1;
[; ;GenericTypeDefs.h: 509: BYTE b27:1;
[; ;GenericTypeDefs.h: 510: BYTE b28:1;
[; ;GenericTypeDefs.h: 511: BYTE b29:1;
[; ;GenericTypeDefs.h: 512: BYTE b30:1;
[; ;GenericTypeDefs.h: 513: BYTE b31:1;
[; ;GenericTypeDefs.h: 514: BYTE b32:1;
[; ;GenericTypeDefs.h: 515: BYTE b33:1;
[; ;GenericTypeDefs.h: 516: BYTE b34:1;
[; ;GenericTypeDefs.h: 517: BYTE b35:1;
[; ;GenericTypeDefs.h: 518: BYTE b36:1;
[; ;GenericTypeDefs.h: 519: BYTE b37:1;
[; ;GenericTypeDefs.h: 520: BYTE b38:1;
[; ;GenericTypeDefs.h: 521: BYTE b39:1;
[; ;GenericTypeDefs.h: 522: BYTE b40:1;
[; ;GenericTypeDefs.h: 523: BYTE b41:1;
[; ;GenericTypeDefs.h: 524: BYTE b42:1;
[; ;GenericTypeDefs.h: 525: BYTE b43:1;
[; ;GenericTypeDefs.h: 526: BYTE b44:1;
[; ;GenericTypeDefs.h: 527: BYTE b45:1;
[; ;GenericTypeDefs.h: 528: BYTE b46:1;
[; ;GenericTypeDefs.h: 529: BYTE b47:1;
[; ;GenericTypeDefs.h: 530: BYTE b48:1;
[; ;GenericTypeDefs.h: 531: BYTE b49:1;
[; ;GenericTypeDefs.h: 532: BYTE b50:1;
[; ;GenericTypeDefs.h: 533: BYTE b51:1;
[; ;GenericTypeDefs.h: 534: BYTE b52:1;
[; ;GenericTypeDefs.h: 535: BYTE b53:1;
[; ;GenericTypeDefs.h: 536: BYTE b54:1;
[; ;GenericTypeDefs.h: 537: BYTE b55:1;
[; ;GenericTypeDefs.h: 538: BYTE b56:1;
[; ;GenericTypeDefs.h: 539: BYTE b57:1;
[; ;GenericTypeDefs.h: 540: BYTE b58:1;
[; ;GenericTypeDefs.h: 541: BYTE b59:1;
[; ;GenericTypeDefs.h: 542: BYTE b60:1;
[; ;GenericTypeDefs.h: 543: BYTE b61:1;
[; ;GenericTypeDefs.h: 544: BYTE b62:1;
[; ;GenericTypeDefs.h: 545: BYTE b63:1;
[; ;GenericTypeDefs.h: 546: } bits;
[; ;GenericTypeDefs.h: 547: } QWORD_VAL;
[; ;flash.h: 113: extern void ReadFlash(unsigned long startaddr, unsigned int num_bytes, unsigned char *flash_array);
[; ;flash.h: 120: extern void EraseFlash(unsigned long startaddr, unsigned long endaddr);
[; ;flash.h: 122: extern void WriteBlockFlash(unsigned long startaddr, unsigned char num_blocks, unsigned char *flash_array);
[; ;flash.h: 124: extern void WriteBytesFlash(unsigned long startaddr, unsigned int num_bytes, unsigned char *flash_array);
[; ;flash.h: 127: extern void WriteWordFlash(unsigned long startaddr, unsigned int data);
[; ;i2c.h: 238: void OpenI2C1( unsigned char sync_mode, unsigned char slew );
[; ;i2c.h: 258: unsigned char ReadI2C1( void );
[; ;i2c.h: 273: unsigned char WriteI2C1( unsigned char data_out );
[; ;i2c.h: 288: unsigned char getsI2C1( unsigned char *rdptr, unsigned char length );
[; ;i2c.h: 291: unsigned char putsI2C1( unsigned char *wrptr );
[; ;i2c.h: 299: unsigned char EEAckPolling1( unsigned char control );
[; ;i2c.h: 302: unsigned char EEByteWrite1( unsigned char control,
[; ;i2c.h: 303: unsigned char address,
[; ;i2c.h: 304: unsigned char data );
[; ;i2c.h: 307: unsigned int EECurrentAddRead1( unsigned char control );
[; ;i2c.h: 310: unsigned char EEPageWrite1( unsigned char control,
[; ;i2c.h: 311: unsigned char address,
[; ;i2c.h: 312: unsigned char *wrptr );
[; ;i2c.h: 315: unsigned int EERandomRead1( unsigned char control, unsigned char address );
[; ;i2c.h: 318: unsigned char EESequentialRead1( unsigned char control,
[; ;i2c.h: 319: unsigned char address,
[; ;i2c.h: 320: unsigned char *rdptr,
[; ;i2c.h: 321: unsigned char length );
[; ;mwire.h: 191: void OpenMwire1( unsigned char sync_mode );
[; ;mwire.h: 194: unsigned char ReadMwire1( unsigned char high_byte,
[; ;mwire.h: 195: unsigned char low_byte );
[; ;mwire.h: 210: unsigned char WriteMwire1( unsigned char data_out );
[; ;mwire.h: 225: void getsMwire1( unsigned char *rdptr, unsigned char length );
[; ;portb.h: 126: void OpenPORTB( unsigned char config);
[; ;portb.h: 176: void OpenRB0INT( unsigned char config);
[; ;portb.h: 194: void OpenRB1INT( unsigned char config);
[; ;portb.h: 211: void OpenRB2INT( unsigned char config);
[; ;portb.h: 230: void OpenRB3INT( unsigned char config);
[; ;pwm.h: 85: union PWMDC
[; ;pwm.h: 86: {
[; ;pwm.h: 87: unsigned int lpwm;
[; ;pwm.h: 88: char bpwm[2];
[; ;pwm.h: 89: };
[; ;pwm.h: 446: void OpenPWM1 ( char period);
[; ;pwm.h: 447: void SetDCPWM1 ( unsigned int duty_cycle);
[; ;pwm.h: 456: void ClosePWM1 (void);
[; ;pwm.h: 516: void OpenPWM4 ( unsigned char period, unsigned char timer_source );
[; ;pwm.h: 517: void SetDCPWM4 ( unsigned int duty_cycle);
[; ;pwm.h: 518: void ClosePWM4 (void);
[; ;pwm.h: 520: void OpenPWM5 ( unsigned char period, unsigned char timer_source );
[; ;pwm.h: 521: void SetDCPWM5 ( unsigned int duty_cycle);
[; ;pwm.h: 522: void ClosePWM5 (void);
[; ;pwm.h: 525: void OpenPWM6 ( unsigned char period, unsigned char timer_source );
[; ;pwm.h: 526: void SetDCPWM6 ( unsigned int duty_cycle);
[; ;pwm.h: 527: void ClosePWM6 (void);
[; ;pwm.h: 529: void OpenPWM7 ( unsigned char period, unsigned char timer_source );
[; ;pwm.h: 530: void SetDCPWM7 ( unsigned int duty_cycle);
[; ;pwm.h: 531: void ClosePWM7 (void);
[; ;pwm.h: 533: void OpenPWM8 ( unsigned char period, unsigned char timer_source );
[; ;pwm.h: 534: void SetDCPWM8 ( unsigned int duty_cycle);
[; ;pwm.h: 535: void ClosePWM8 (void);
[; ;pwm.h: 564: void OpenEPWM1( unsigned char period, unsigned char timer_source );
[; ;pwm.h: 565: void SetDCEPWM1 ( unsigned int duty_cycle);
[; ;pwm.h: 566: void SetOutputEPWM1 ( unsigned char output_config,
[; ;pwm.h: 567: unsigned char pwm_mode);
[; ;pwm.h: 568: void CloseEPWM1 (void);
[; ;pwm.h: 572: void OpenEPWM2( unsigned char period, unsigned char timer_source );
[; ;pwm.h: 573: void SetDCEPWM2 ( unsigned int duty_cycle);
[; ;pwm.h: 574: void SetOutputEPWM2 ( unsigned char output_config,
[; ;pwm.h: 575: unsigned char pwm_mode);
[; ;pwm.h: 576: void CloseEPWM2 (void);
[; ;pwm.h: 579: void OpenEPWM3( unsigned char period, unsigned char timer_source );
[; ;pwm.h: 580: void SetDCEPWM3 ( unsigned int duty_cycle);
[; ;pwm.h: 581: void SetOutputEPWM3 ( unsigned char output_config,
[; ;pwm.h: 582: unsigned char pwm_mode);
[; ;pwm.h: 583: void CloseEPWM3 (void);
[; ;reset.h: 16: char isMCLR(void);
[; ;reset.h: 17: void StatusReset(void);
[; ;reset.h: 18: char isPOR(void);
[; ;reset.h: 19: char isWU(void);
[; ;reset.h: 22: char isBOR(void);
[; ;reset.h: 26: char isWDTTO(void);
[; ;reset.h: 27: char isWDTWU(void);
[; ;reset.h: 31: char isLVD(void);
[; ;rtcc.h: 43: typedef union _WORD_VAL
[; ;rtcc.h: 44: {
[; ;rtcc.h: 45: unsigned int Val;
[; ;rtcc.h: 46: unsigned char v[2];
[; ;rtcc.h: 47: struct
[; ;rtcc.h: 48: {
[; ;rtcc.h: 49: unsigned char LB;
[; ;rtcc.h: 50: unsigned char HB;
[; ;rtcc.h: 51: } byte;
[; ;rtcc.h: 52: struct
[; ;rtcc.h: 53: {
[; ;rtcc.h: 54: unsigned char b0:1;
[; ;rtcc.h: 55: unsigned char b1:1;
[; ;rtcc.h: 56: unsigned char b2:1;
[; ;rtcc.h: 57: unsigned char b3:1;
[; ;rtcc.h: 58: unsigned char b4:1;
[; ;rtcc.h: 59: unsigned char b5:1;
[; ;rtcc.h: 60: unsigned char b6:1;
[; ;rtcc.h: 61: unsigned char b7:1;
[; ;rtcc.h: 62: unsigned char b8:1;
[; ;rtcc.h: 63: unsigned char b9:1;
[; ;rtcc.h: 64: unsigned char b10:1;
[; ;rtcc.h: 65: unsigned char b11:1;
[; ;rtcc.h: 66: unsigned char b12:1;
[; ;rtcc.h: 67: unsigned char b13:1;
[; ;rtcc.h: 68: unsigned char b14:1;
[; ;rtcc.h: 69: unsigned char b15:1;
[; ;rtcc.h: 70: } bits;
[; ;rtcc.h: 71: } WORD_VAL, WORD_BITS;
[; ;rtcc.h: 75: typedef enum
[; ;rtcc.h: 76: {
[; ;rtcc.h: 77: RTCCFG_MASK_RTCEN = 0x80,
[; ;rtcc.h: 78: RTCCFG_MASK_FRZ = 0x40,
[; ;rtcc.h: 79: RTCCFG_MASK_RTCWREN = 0x20,
[; ;rtcc.h: 80: RTCCFG_MASK_RTCSYNC = 0x10,
[; ;rtcc.h: 81: RTCCFG_MASK_HALFSEC = 0x08,
[; ;rtcc.h: 82: RTCCFG_MASK_RTCOE = 0x04,
[; ;rtcc.h: 83: RTCCFG_MASK_RTCPTR = 0x03
[; ;rtcc.h: 84: }RTCCFG_MASK;
[; ;rtcc.h: 89: typedef enum
[; ;rtcc.h: 90: {
[; ;rtcc.h: 91: ALRMCFG_MASK_ALRMEN = 0x80,
[; ;rtcc.h: 92: ALRMCFG_MASK_CHIME = 0x40,
[; ;rtcc.h: 93: ALRMCFG_MASK_AMASK = 0x3c,
[; ;rtcc.h: 94: ALRMCFG_MASK_ALRMPTR = 0x03
[; ;rtcc.h: 95: }ALRMCFG_MASK;
[; ;rtcc.h: 100: typedef enum
[; ;rtcc.h: 101: {
[; ;rtcc.h: 102: RTCCPTR_MASK_SECMIN = 0x00,
[; ;rtcc.h: 103: RTCCPTR_MASK_HRSWEEK = 0x01,
[; ;rtcc.h: 104: RTCCPTR_MASK_DAYMON = 0x02,
[; ;rtcc.h: 105: RTCCPTR_MASK_YEAR = 0x03
[; ;rtcc.h: 106: }RTCCPTR_MASK;
[; ;rtcc.h: 110: typedef union
[; ;rtcc.h: 111: {
[; ;rtcc.h: 112: struct
[; ;rtcc.h: 113: {
[; ;rtcc.h: 114: unsigned char rsvd;
[; ;rtcc.h: 115: unsigned char sec;
[; ;rtcc.h: 116: unsigned char min;
[; ;rtcc.h: 117: unsigned char hour;
[; ;rtcc.h: 118: }f;
[; ;rtcc.h: 119: unsigned char b[4];
[; ;rtcc.h: 120: unsigned int w[2];
[; ;rtcc.h: 121: unsigned long l;
[; ;rtcc.h: 122: }rtccTime;
[; ;rtcc.h: 125: typedef union
[; ;rtcc.h: 126: {
[; ;rtcc.h: 127: struct
[; ;rtcc.h: 128: {
[; ;rtcc.h: 129: unsigned char wday;
[; ;rtcc.h: 130: unsigned char mday;
[; ;rtcc.h: 131: unsigned char mon;
[; ;rtcc.h: 132: unsigned char year;
[; ;rtcc.h: 133: }f;
[; ;rtcc.h: 134: unsigned char b[4];
[; ;rtcc.h: 135: unsigned int w[2];
[; ;rtcc.h: 136: unsigned long l;
[; ;rtcc.h: 137: }rtccDate;
[; ;rtcc.h: 141: typedef union
[; ;rtcc.h: 142: {
[; ;rtcc.h: 143: struct
[; ;rtcc.h: 144: {
[; ;rtcc.h: 145: unsigned char year;
[; ;rtcc.h: 146: unsigned char rsvd;
[; ;rtcc.h: 147: unsigned char mday;
[; ;rtcc.h: 148: unsigned char mon;
[; ;rtcc.h: 149: unsigned char hour;
[; ;rtcc.h: 150: unsigned char wday;
[; ;rtcc.h: 151: unsigned char sec;
[; ;rtcc.h: 152: unsigned char min;
[; ;rtcc.h: 153: }f;
[; ;rtcc.h: 154: unsigned char b[8];
[; ;rtcc.h: 155: unsigned int w[4];
[; ;rtcc.h: 156: unsigned long l[2];
[; ;rtcc.h: 157: }rtccTimeDate;
[; ;rtcc.h: 162: typedef enum
[; ;rtcc.h: 163: {
[; ;rtcc.h: 164: RTCC_RPT_HALF_SEC,
[; ;rtcc.h: 165: RTCC_RPT_SEC,
[; ;rtcc.h: 166: RTCC_RPT_TEN_SEC,
[; ;rtcc.h: 167: RTCC_RPT_MIN,
[; ;rtcc.h: 168: RTCC_RPT_TEN_MIN,
[; ;rtcc.h: 169: RTCC_RPT_HOUR,
[; ;rtcc.h: 170: RTCC_RPT_DAY,
[; ;rtcc.h: 171: RTCC_RPT_WEEK,
[; ;rtcc.h: 172: RTCC_RPT_MON,
[; ;rtcc.h: 173: RTCC_RPT_YEAR
[; ;rtcc.h: 174: }rtccRepeat;
[; ;rtcc.h: 646: extern void RtccInitClock(void) ;
[; ;rtcc.h: 648: extern void RtccReadAlrmDate(rtccDate* pDt) ;
[; ;rtcc.h: 650: extern void RtccReadAlrmTime(rtccTime* pTm);
[; ;rtcc.h: 652: extern void RtccReadAlrmTimeDate(rtccTimeDate* pTD) ;
[; ;rtcc.h: 654: extern void RtccReadDate(rtccDate* pDt) ;
[; ;rtcc.h: 656: extern void RtccReadTime(rtccTime* pTm) ;
[; ;rtcc.h: 658: extern void RtccReadTimeDate(rtccTimeDate* pTD) ;
[; ;rtcc.h: 660: extern void RtccSetAlarmRpt(rtccRepeat rpt, BOOL dsblAlrm) ;
[; ;rtcc.h: 662: extern void RtccSetAlarmRptCount(unsigned char rptCnt, BOOL dsblAlrm) ;
[; ;rtcc.h: 664: extern void RtccSetCalibration(int drift) ;
[; ;rtcc.h: 666: extern void RtccSetChimeEnable(BOOL enable, BOOL dsblAlrm) ;
[; ;rtcc.h: 668: extern BOOL RtccWriteAlrmDate(const rtccDate* pDt) ;
[; ;rtcc.h: 670: extern BOOL RtccWriteAlrmTime(const rtccTime* pTm) ;
[; ;rtcc.h: 672: extern BOOL RtccWriteAlrmTimeDate(const rtccTimeDate* pTD) ;
[; ;rtcc.h: 674: extern BOOL RtccWriteDate(const rtccDate* pDt , BOOL di);
[; ;rtcc.h: 676: extern BOOL RtccWriteTime(const rtccTime* pTm , BOOL di) ;
[; ;rtcc.h: 678: extern BOOL RtccWriteTimeDate(const rtccTimeDate* pTD , BOOL di) ;
[; ;rtcc.h: 680: extern void RtccWrOn(void);
[; ;rtcc.h: 687: void Open_RTCC(void);
[; ;rtcc.h: 688: void Close_RTCC(void);
[; ;rtcc.h: 689: unsigned char update_RTCC(void);
[; ;sw_i2c.h: 97: void SWStopI2C ( void );
[; ;sw_i2c.h: 98: void SWStartI2C ( void );
[; ;sw_i2c.h: 99: void SWRestartI2C ( void );
[; ;sw_i2c.h: 100: void SWStopI2C ( void );
[; ;sw_i2c.h: 102: signed char SWAckI2C( void );
[; ;sw_i2c.h: 103: signed char Clock_test( void );
[; ;sw_i2c.h: 104: unsigned int SWReadI2C( void );
[; ;sw_i2c.h: 105: signed char SWWriteI2C(  unsigned char data_out );
[; ;sw_i2c.h: 106: signed char SWGetsI2C(  unsigned char *rdptr,  unsigned char length );
[; ;sw_i2c.h: 107: signed char SWPutsI2C(  unsigned char *wrptr );
[; ;sw_spi.h: 84: void OpenSWSPI(void);
[; ;sw_spi.h: 87: char WriteSWSPI( char output);
[; ;sw_spi.h: 90: void SetCSSWSPI(void);
[; ;sw_spi.h: 93: void ClearCSSWSPI(void);
[; ;sw_uart.h: 47: void OpenUART(void);
[; ;sw_uart.h: 49: unsigned char ReadUART(void);
[; ;sw_uart.h: 51: void WriteUART( unsigned char);
[; ;sw_uart.h: 53: void getsUART( char *, unsigned char);
[; ;sw_uart.h: 55: void putsUART( char *);
[; ;sw_uart.h: 79: extern void DelayRXBitUART (void);
[; ;sw_uart.h: 80: extern void DelayRXHalfBitUART(void);
[; ;sw_uart.h: 81: extern void DelayTXBitUART (void);
[; ;timers.h: 36: union Timers
[; ;timers.h: 37: {
[; ;timers.h: 38: unsigned int lt;
[; ;timers.h: 39: char bt[2];
[; ;timers.h: 40: };
[; ;timers.h: 118: void OpenTimer0 ( unsigned char config);
[; ;timers.h: 119: void CloseTimer0 (void);
[; ;timers.h: 120: unsigned int ReadTimer0 (void);
[; ;timers.h: 121: void WriteTimer0 ( unsigned int timer0);
[; ;timers.h: 185: void OpenTimer1 ( unsigned char config, unsigned char config1);
[; ;timers.h: 186: void CloseTimer1 (void);
[; ;timers.h: 187: unsigned int ReadTimer1 (void);
[; ;timers.h: 188: void WriteTimer1 ( unsigned int timer1);
[; ;timers.h: 325: void OpenTimer2 ( unsigned char config);
[; ;timers.h: 326: void CloseTimer2 (void);
[; ;timers.h: 452: void OpenTimer3 ( unsigned char config, unsigned char config1);
[; ;timers.h: 453: void CloseTimer3 (void);
[; ;timers.h: 454: unsigned int ReadTimer3 (void);
[; ;timers.h: 455: void WriteTimer3 ( unsigned int timer3);
[; ;timers.h: 541: void OpenTimer4 ( unsigned char config);
[; ;timers.h: 542: void CloseTimer4 (void);
[; ;timers.h: 657: void OpenTimer5 ( unsigned char config, unsigned char config1);
[; ;timers.h: 658: void CloseTimer5 (void);
[; ;timers.h: 659: unsigned int ReadTimer5 (void);
[; ;timers.h: 660: void WriteTimer5 ( unsigned int Timer5);
[; ;timers.h: 746: void OpenTimer6 ( unsigned char config);
[; ;timers.h: 747: void CloseTimer6 (void);
[; ;timers.h: 892: void OpenTimer8 ( unsigned char config);
[; ;timers.h: 893: void CloseTimer8 (void);
[; ;usart.h: 200: union USART1
[; ;usart.h: 201: {
[; ;usart.h: 202: unsigned char val;
[; ;usart.h: 203: struct
[; ;usart.h: 204: {
[; ;usart.h: 205: unsigned RX_NINE:1;
[; ;usart.h: 206: unsigned TX_NINE:1;
[; ;usart.h: 207: unsigned FRAME_ERROR:1;
[; ;usart.h: 208: unsigned OVERRUN_ERROR:1;
[; ;usart.h: 209: unsigned fill:4;
[; ;usart.h: 210: };
[; ;usart.h: 211: };
[; ;usart.h: 212: extern union USART1 USART1_Status;
[; ;usart.h: 214: void Open1USART ( unsigned char config, unsigned int spbrg);
[; ;usart.h: 244: char Read1USART (void);
[; ;usart.h: 245: void Write1USART ( char data);
[; ;usart.h: 246: void gets1USART ( char *buffer, unsigned char len);
[; ;usart.h: 247: void puts1USART ( char *data);
[; ;usart.h: 248: void putrs1USART ( const  char *data);
[; ;usart.h: 305: union USART2
[; ;usart.h: 306: {
[; ;usart.h: 307: unsigned char val;
[; ;usart.h: 308: struct
[; ;usart.h: 309: {
[; ;usart.h: 310: unsigned RX_NINE:1;
[; ;usart.h: 311: unsigned TX_NINE:1;
[; ;usart.h: 312: unsigned FRAME_ERROR:1;
[; ;usart.h: 313: unsigned OVERRUN_ERROR:1;
[; ;usart.h: 314: unsigned fill:4;
[; ;usart.h: 315: };
[; ;usart.h: 316: };
[; ;usart.h: 317: extern union USART2 USART2_Status;
[; ;usart.h: 318: void Open2USART ( unsigned char config, unsigned int spbrg);
[; ;usart.h: 333: char Read2USART (void);
[; ;usart.h: 334: void Write2USART ( char data);
[; ;usart.h: 335: void gets2USART ( char *buffer, unsigned char len);
[; ;usart.h: 336: void puts2USART ( char *data);
[; ;usart.h: 337: void putrs2USART ( const  char *data);
[; ;usart.h: 664: void baud1USART ( unsigned char baudconfig);
[; ;usart.h: 665: void baud2USART ( unsigned char baudconfig);
[; ;xlcd.h: 87: void OpenXLCD( unsigned char);
[; ;xlcd.h: 92: void SetCGRamAddr( unsigned char);
[; ;xlcd.h: 97: void SetDDRamAddr( unsigned char);
[; ;xlcd.h: 102: unsigned char BusyXLCD(void);
[; ;xlcd.h: 107: unsigned char ReadAddrXLCD(void);
[; ;xlcd.h: 112: char ReadDataXLCD(void);
[; ;xlcd.h: 117: void WriteCmdXLCD( unsigned char);
[; ;xlcd.h: 122: void WriteDataXLCD( char);
[; ;xlcd.h: 132: void putsXLCD( char *);
[; ;xlcd.h: 137: void putrsXLCD(const char *);
[; ;xlcd.h: 140: extern void DelayFor18TCY(void);
[; ;xlcd.h: 141: extern void DelayPORXLCD(void);
[; ;xlcd.h: 142: extern void DelayXLCD(void);
[; ;pic18.h: 18: __attribute__((__unsupported__("The flash_write routine is no longer supported. Please use the peripheral library functions: WriteBytesFlash, WriteBlockFlash or WriteWordFlash"))) void flash_write(const unsigned char *, unsigned int, __far unsigned c
[; ;pic18.h: 144: extern void _delay(unsigned long);
[; ;pic18.h: 146: extern void _delaywdt(unsigned long);
[; ;pic18.h: 148: extern void _delay3(unsigned char);
"5 Outputs.c
[v _set_output `(i ~T0 @X0 1 ef1`*S1 ]
{
[; ;Outputs.c: 5: int set_output(struct puzzleStruct* puzzle) {
[e :U _set_output ]
[v _puzzle `*S1 ~T0 @X0 1 r1 ]
[f ]
[; ;Outputs.c: 6: LATBbits.LB3 = puzzle->outputDef[0];
"6
[e = . . _LATBbits 4 1 *U + &U . *U _puzzle 0 * -> -> -> 0 `i `ui `ux -> -> # *U &U . *U _puzzle 0 `ui `ux ]
[; ;Outputs.c: 7: LATBbits.LB2 = puzzle->outputDef[1];
"7
[e = . . _LATBbits 3 1 *U + &U . *U _puzzle 0 * -> -> -> 1 `i `ui `ux -> -> # *U &U . *U _puzzle 0 `ui `ux ]
[; ;Outputs.c: 8: LATBbits.LB1 = puzzle->outputDef[2];
"8
[e = . . _LATBbits 2 1 *U + &U . *U _puzzle 0 * -> -> -> 2 `i `ui `ux -> -> # *U &U . *U _puzzle 0 `ui `ux ]
[; ;Outputs.c: 9: LATBbits.LB0 = puzzle->outputDef[3];
"9
[e = . . _LATBbits 1 0 *U + &U . *U _puzzle 0 * -> -> -> 3 `i `ui `ux -> -> # *U &U . *U _puzzle 0 `ui `ux ]
[; ;Outputs.c: 10: }
"10
[e :UE 1259 ]
}
