Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date             : Wed Jan 10 23:06:55 2024
| Host             : DESKTOP-BC6995K running 64-bit major release  (build 9200)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7a100tfgg484-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.928        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.838        |
| Device Static (W)        | 0.091        |
| Effective TJA (C/W)      | 2.7          |
| Max Ambient (C)          | 82.5         |
| Junction Temperature (C) | 27.5         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.035 |       22 |       --- |             --- |
| Slice Logic              |     0.007 |     8319 |       --- |             --- |
|   LUT as Logic           |     0.006 |     2368 |     63400 |            3.74 |
|   CARRY4                 |    <0.001 |      253 |     15850 |            1.60 |
|   Register               |    <0.001 |     4289 |    126800 |            3.38 |
|   LUT as Shift Register  |    <0.001 |      191 |     19000 |            1.01 |
|   LUT as Distributed RAM |    <0.001 |       24 |     19000 |            0.13 |
|   F7/F8 Muxes            |    <0.001 |        3 |     63400 |           <0.01 |
|   Others                 |     0.000 |      488 |       --- |             --- |
| Signals                  |     0.008 |     6287 |       --- |             --- |
| Block RAM                |     0.012 |     14.5 |       135 |           10.74 |
| MMCM                     |     0.202 |        2 |         6 |           33.33 |
| I/O                      |    <0.001 |        4 |       285 |            1.40 |
| GTP                      |     0.573 |        4 |       --- |             --- |
| Static Power             |     0.091 |          |           |                 |
| Total                    |     0.928 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.165 |       0.149 |      0.017 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.129 |       0.111 |      0.018 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.001 |       0.001 |      0.001 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.298 |       0.297 |      0.001 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.162 |       0.159 |      0.003 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.7                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                                      | Constraint (ns) |
+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------+
| Q0_CLK0_GTREFCLK_PAD_P_IN                                                                  | Q0_CLK0_GTREFCLK_PAD_P_IN                                                   |             8.0 |
| clk_out1_sys_clock                                                                         | sys_clock_m0/inst/clk_out1_sys_clock                                        |            10.0 |
| clkfbout                                                                                   | gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkfbout       |             4.0 |
| clkfbout_sys_clock                                                                         | sys_clock_m0/inst/clkfbout_sys_clock                                        |             5.0 |
| clkout0                                                                                    | gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout0        |             8.0 |
| clkout1                                                                                    | gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/clkout1        |             4.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TCK           |            33.0 |
| gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtpe2_i/TXOUTCLK                | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gt0_txoutclk_out |             4.0 |
| sys_clock_m0/inst/clk_in1                                                                  | bufg_sys_clk                                                                |             5.0 |
+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| top                      |     0.838 |
|   dbg_hub                |     0.004 |
|     inst                 |     0.004 |
|       BSCANID.u_xsdbm_id |     0.004 |
|   gtp_exdes_m0           |     0.695 |
|     gtp_support_i        |     0.695 |
|       gt_usrclk_source   |     0.096 |
|       gtp_init_i         |     0.598 |
|   packet_rec_m0          |     0.001 |
|   packet_send_m0         |     0.004 |
|   sys_clock_m0           |     0.109 |
|     inst                 |     0.109 |
|   u0                     |     0.024 |
|     inst                 |     0.024 |
|       ila_core_inst      |     0.024 |
+--------------------------+-----------+


