# RegRTLGen
This is the open source tool which is used to create the System Verilog RTL code of register module
