# Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


## Theory
 

## Logic Diagram
## Procedure
## Program:
/*
Program to implement the given logic function and to verify its operations in quartus using Verilog programming.
Developed by: KIRANBALAGI H

RegisterNumber:  23002730

Code:

![Exp2 code](https://github.com/KiranbalajiH/Experiment--02-Implementation-of-combinational-logic-/assets/149135475/2bd05d81-62ef-46fb-971c-7eb7115ca5ea)


Truth table:

![Exp2 truthtable](https://github.com/KiranbalajiH/Experiment--02-Implementation-of-combinational-logic-/assets/149135475/f140254e-914a-4d7b-9b68-d1177de510eb)

RTL Viewer:

![Exp2 RTL diagram](https://github.com/KiranbalajiH/Experiment--02-Implementation-of-combinational-logic-/assets/149135475/42e52e10-eb5e-4bac-85ca-6f0d81ec22d7)

Output:

![Exp2 wave](https://github.com/KiranbalajiH/Experiment--02-Implementation-of-combinational-logic-/assets/149135475/4b79f6b2-01c1-4335-9abc-c49a748e29be)


## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
