$date
	Sun Dec 10 22:28:38 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var wire 4 ! data_out [3:0] $end
$var wire 6 " addr_out [5:0] $end
$var reg 6 # addr [5:0] $end
$var reg 1 $ clk $end
$var integer 32 % i [31:0] $end
$scope module dut $end
$var wire 6 & addr [5:0] $end
$var wire 6 ' addr_out [5:0] $end
$var wire 1 $ clk $end
$var wire 4 ( data_out [3:0] $end
$var wire 1 ) w_clk $end
$var parameter 32 * ADDR_WIDTH $end
$var parameter 32 + DATA_WIDTH $end
$var reg 6 , addr_reg [5:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 +
b110 *
$end
#0
$dumpvars
bx ,
1)
bx (
bx '
bx &
bx %
0$
bx #
bx "
bx !
$end
#10
0)
1$
#20
b1 !
b1 (
b0 "
b0 '
b0 ,
1)
0$
b0 %
b0 #
b0 &
#30
0)
1$
#40
b11 !
b11 (
b1 "
b1 '
b1 ,
1)
0$
b1 %
b1 #
b1 &
#50
0)
1$
#60
b111 !
b111 (
b10 "
b10 '
b10 ,
1)
0$
b10 %
b10 #
b10 &
#70
0)
1$
#80
b1111 !
b1111 (
b11 "
b11 '
b11 ,
1)
0$
b11 %
b11 #
b11 &
#90
0)
1$
#100
b100 "
b100 '
b100 ,
1)
0$
b100 %
b100 #
b100 &
#110
0)
1$
#120
b1110 !
b1110 (
b101 "
b101 '
b101 ,
1)
0$
b101 %
b101 #
b101 &
#130
0)
1$
#140
b1100 !
b1100 (
b110 "
b110 '
b110 ,
1)
0$
b110 %
b110 #
b110 &
#150
0)
1$
#160
b1000 !
b1000 (
b111 "
b111 '
b111 ,
1)
0$
b111 %
b111 #
b111 &
#170
0)
1$
#180
b1000 "
b1000 '
b1000 ,
1)
0$
b1000 %
b1000 #
b1000 &
#190
0)
1$
#200
b1100 !
b1100 (
b1001 "
b1001 '
b1001 ,
1)
0$
b1001 %
b1001 #
b1001 &
#210
0)
1$
#220
b1110 !
b1110 (
b1010 "
b1010 '
b1010 ,
1)
0$
b1010 %
b1010 #
b1010 &
#230
0)
1$
#240
b1111 !
b1111 (
b1011 "
b1011 '
b1011 ,
1)
0$
b1011 %
b1011 #
b1011 &
#250
0)
1$
#260
b1100 "
b1100 '
b1100 ,
1)
0$
b1100 %
b1100 #
b1100 &
#270
0)
1$
#280
b111 !
b111 (
b1101 "
b1101 '
b1101 ,
1)
0$
b1101 %
b1101 #
b1101 &
#290
0)
1$
#300
b11 !
b11 (
b1110 "
b1110 '
b1110 ,
1)
0$
b1110 %
b1110 #
b1110 &
#310
0)
1$
#320
b1 !
b1 (
b1111 "
b1111 '
b1111 ,
1)
0$
b1111 %
b1111 #
b1111 &
#330
0)
1$
#340
b10000 "
b10000 '
b10000 ,
1)
0$
b10000 %
b10000 #
b10000 &
#350
0)
1$
#360
b11 !
b11 (
b10001 "
b10001 '
b10001 ,
1)
0$
b10001 %
b10001 #
b10001 &
#370
0)
1$
#380
1)
0$
