// Seed: 276228716
module module_0;
  id_2(
      -1, 1
  );
  assign module_1.id_1 = 0;
  uwire id_3 = 1'b0;
  assign module_3.id_3 = 0;
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  wire id_2;
  always id_1 <= -1'h0;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri0 id_0,
    input wor  id_1,
    id_3
);
  wire id_4;
  tri1 id_5, id_6, id_7, id_8;
  module_0 modCall_1 ();
  wire id_9, id_10;
  assign id_7 = (-1);
  wire id_11;
endmodule
module module_3 (
    input  tri0 id_0,
    input  tri  id_1,
    input  wand id_2,
    output wor  id_3
);
  always $display(-1'd0 == id_1, -1);
  id_5(
      -1, 1'h0
  );
  uwire id_6 = 1, id_7;
  uwire id_8 = -1;
  module_0 modCall_1 ();
endmodule
