Release 10.1.03 - xst K.39 (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /afs/athena.mit.edu/user/l/o/lolzhang/Desktop/6.111/finalproject/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Parameter xsthdpdir set to /afs/athena.mit.edu/user/l/o/lolzhang/Desktop/6.111/finalproject/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: blade_block.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "blade_block.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "blade_block"
Output Format                      : NGC
Target Device                      : xc2v6000-4-bf957

---- Source Options
Top Module Name                    : blade_block
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Convert Tristates To Logic         : Yes
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : blade_block.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "blade_generator.v" in library work
Module <blade_block> compiled
No errors in compilation
Analysis of file <"blade_block.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <blade_block> in library <work> with parameters.
	BLADE_LENGTH = "0001100100"
	BLADE_WIDTH = "000000000101110111000"
	COLOR = "111111111111111111111111"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <blade_block>.
	BLADE_LENGTH = 10'b0001100100
	BLADE_WIDTH = 21'b000000000101110111000
	COLOR = 24'b111111111111111111111111
Module <blade_block> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <blade_block>.
    Related source file is "blade_generator.v".
WARNING:Xst:646 - Signal <blade_top_z> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <blade_bottom_z> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 12x12-bit multiplier for signal <$mult0000> created at line 58.
    Found 12x11-bit multiplier for signal <$mult0001> created at line 58.
    Found 25-bit subtractor for signal <$sub0000> created at line 58.
    Found 11-bit subtractor for signal <blade_top_x>.
    Found 11-bit subtractor for signal <blade_top_y>.
    Found 12-bit subtractor for signal <mult0000$addsub0000> created at line 58.
    Found 12-bit subtractor for signal <mult0000$addsub0001> created at line 58.
    Found 11-bit subtractor for signal <mult0001$addsub0000> created at line 58.
    Found 12-bit subtractor for signal <mult0001$addsub0001> created at line 58.
    Found 11-bit comparator greater for signal <pixel$cmp_gt0000> created at line 58.
    Found 11-bit comparator greater for signal <pixel$cmp_gt0001> created at line 58.
    Found 11-bit comparator greater for signal <pixel$cmp_gt0002> created at line 58.
    Found 11-bit comparator greater for signal <pixel$cmp_gt0003> created at line 58.
    Found 10-bit comparator greater for signal <pixel$cmp_gt0004> created at line 58.
    Found 11-bit comparator greater for signal <pixel$cmp_gt0005> created at line 58.
    Found 26-bit comparator greater for signal <pixel$cmp_gt0006> created at line 58.
    Found 11-bit comparator less for signal <pixel$cmp_lt0000> created at line 58.
    Found 11-bit comparator less for signal <pixel$cmp_lt0001> created at line 58.
    Found 11-bit comparator less for signal <pixel$cmp_lt0002> created at line 58.
    Found 11-bit comparator less for signal <pixel$cmp_lt0003> created at line 58.
    Found 11-bit comparator less for signal <pixel$cmp_lt0004> created at line 58.
    Found 10-bit comparator less for signal <pixel$cmp_lt0005> created at line 58.
    Found 25-bit comparator less for signal <pixel$cmp_lt0006> created at line 58.
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred   2 Multiplier(s).
	inferred  14 Comparator(s).
Unit <blade_block> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 12x11-bit multiplier                                  : 1
 12x12-bit multiplier                                  : 1
# Adders/Subtractors                                   : 7
 11-bit subtractor                                     : 3
 12-bit subtractor                                     : 3
 25-bit subtractor                                     : 1
# Comparators                                          : 14
 10-bit comparator greater                             : 1
 10-bit comparator less                                : 1
 11-bit comparator greater                             : 5
 11-bit comparator less                                : 5
 25-bit comparator less                                : 1
 26-bit comparator greater                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Loading device for application Rf_Device from file '2v6000.nph' in environment /afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE.

Synthesizing (advanced) Unit <blade_block>.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult__mult0001 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult__mult0000 by adding 1 register level(s).
Unit <blade_block> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 12x11-bit multiplier                                  : 1
 12x12-bit multiplier                                  : 1
# Adders/Subtractors                                   : 7
 11-bit subtractor                                     : 3
 12-bit subtractor                                     : 3
 25-bit subtractor                                     : 1
# Comparators                                          : 14
 10-bit comparator greater                             : 1
 10-bit comparator less                                : 1
 11-bit comparator greater                             : 5
 11-bit comparator less                                : 5
 25-bit comparator less                                : 1
 26-bit comparator greater                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <blade_block> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block blade_block, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : blade_block.ngr
Top Level Output File Name         : blade_block
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 110

Cell Usage :
# BELS                             : 573
#      GND                         : 1
#      INV                         : 13
#      LUT1                        : 1
#      LUT2                        : 212
#      LUT3                        : 7
#      LUT4                        : 10
#      MUXCY                       : 234
#      VCC                         : 1
#      XORCY                       : 94
# IO Buffers                       : 88
#      IBUF                        : 63
#      OBUF                        : 25
# MULTs                            : 2
#      MULT18X18                   : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2v6000bf957-4 

 Number of Slices:                      131  out of  33792     0%  
 Number of 4 input LUTs:                243  out of  67584     0%  
 Number of IOs:                         110
 Number of bonded IOBs:                  88  out of    684    12%  
 Number of MULT18X18s:                    2  out of    144     1%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 29.103ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 65075950 / 25
-------------------------------------------------------------------------
Delay:               29.103ns (Levels of Logic = 25)
  Source:            handle_top_y<0> (PAD)
  Destination:       occupied (PAD)

  Data Path: handle_top_y<0> to occupied
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   0.825   1.101  handle_top_y_0_IBUF (handle_top_y_0_IBUF)
     LUT2:I0->O            1   0.439   0.000  Msub_blade_top_y_lut<1> (Msub_blade_top_y_lut<1>)
     MUXCY:S->O            1   0.298   0.000  Msub_blade_top_y_cy<1> (Msub_blade_top_y_cy<1>)
     MUXCY:CI->O           1   0.053   0.000  Msub_blade_top_y_cy<2> (Msub_blade_top_y_cy<2>)
     MUXCY:CI->O           1   0.053   0.000  Msub_blade_top_y_cy<3> (Msub_blade_top_y_cy<3>)
     MUXCY:CI->O           1   0.053   0.000  Msub_blade_top_y_cy<4> (Msub_blade_top_y_cy<4>)
     MUXCY:CI->O           1   0.053   0.000  Msub_blade_top_y_cy<5> (Msub_blade_top_y_cy<5>)
     MUXCY:CI->O           1   0.053   0.000  Msub_blade_top_y_cy<6> (Msub_blade_top_y_cy<6>)
     MUXCY:CI->O           1   0.053   0.000  Msub_blade_top_y_cy<7> (Msub_blade_top_y_cy<7>)
     MUXCY:CI->O           1   0.053   0.000  Msub_blade_top_y_cy<8> (Msub_blade_top_y_cy<8>)
     XORCY:CI->O           5   1.274   1.056  Msub_blade_top_y_xor<9> (blade_top_y<9>)
     LUT2:I0->O            1   0.439   0.000  Msub_mult0000_addsub0001_lut<9> (Msub_mult0000_addsub0001_lut<9>)
     MUXCY:S->O            1   0.298   0.000  Msub_mult0000_addsub0001_cy<9> (Msub_mult0000_addsub0001_cy<9>)
     MUXCY:CI->O           0   0.053   0.000  Msub_mult0000_addsub0001_cy<10> (Msub_mult0000_addsub0001_cy<10>)
     XORCY:CI->O           7   1.274   0.816  Msub_mult0000_addsub0001_xor<11> (mult0000_addsub0001<11>)
     MULT18X18:B11->P23    2   7.872   0.986  Mmult__mult0000 (_mult0000<23>)
     LUT2:I0->O            1   0.439   0.000  Msub__sub0000_lut<23>1 (Msub__sub0000_lut<23>1)
     MUXCY:S->O            0   0.298   0.000  Msub__sub0000_cy<23> (Msub__sub0000_cy<23>)
     XORCY:CI->O           3   1.274   0.724  Msub__sub0000_xor<24> (_sub0000<24>)
     INV:I->O              1   0.439   0.000  Mcompar_pixel_cmp_gt0006_lut<6>_INV_0 (Mcompar_pixel_cmp_gt0006_lut<6>)
     MUXCY:S->O            1   0.298   0.000  Mcompar_pixel_cmp_gt0006_cy<6> (Mcompar_pixel_cmp_gt0006_cy<6>)
     MUXCY:CI->O           1   0.942   0.551  Mcompar_pixel_cmp_gt0006_cy<7> (Mcompar_pixel_cmp_gt0006_cy<7>)
     LUT3:I2->O            1   0.439   0.726  pixel_and000445_SW0 (N21)
     LUT4:I1->O           25   0.439   1.069  pixel_and000445 (occupied_OBUF)
     OBUF:I->O                 4.361          occupied_OBUF (occupied)
    ----------------------------------------
    Total                     29.103ns (22.072ns logic, 7.031ns route)
                                       (75.8% logic, 24.2% route)

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 2.49 secs
 
--> 


Total memory usage is 455960 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    2 (   0 filtered)

