{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Symbol File Quartus II " "Info: Running Quartus II Create Symbol File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 15 12:02:23 2018 " "Info: Processing started: Fri Jun 15 12:02:23 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA --generate_symbol=\"C:\\Users\\liuzhen\\Desktop\\大作业\\flappy bird无win - 副本\\control.v\" " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA --generate_symbol=\"C:\\Users\\liuzhen\\Desktop\\大作业\\flappy bird无win - 副本\\control.v\"" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WACF_MISSING_TCL_FILE" "../Learndata/experiment/BIGWORK2/ROM_BIRD.qip " "Warning: Tcl Script File ../Learndata/experiment/BIGWORK2/ROM_BIRD.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../Learndata/experiment/BIGWORK2/ROM_BIRD.qip " "Info: set_global_assignment -name QIP_FILE ../Learndata/experiment/BIGWORK2/ROM_BIRD.qip" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Tcl Script File %1!s! not found" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "type control.v(92) " "Warning (10463): Verilog HDL Declaration warning at control.v(92): \"type\" is SystemVerilog-2005 keyword" {  } { { "control.v" "" { Text "C:/Users/liuzhen/Desktop/大作业/flappy bird无win - 副本/control.v" 92 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "control.v(115) " "Warning (10268): Verilog HDL information at control.v(115): always construct contains both blocking and non-blocking assignments" {  } { { "control.v" "" { Text "C:/Users/liuzhen/Desktop/大作业/flappy bird无win - 副本/control.v" 115 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "rand control.v(144) " "Warning (10463): Verilog HDL Declaration warning at control.v(144): \"rand\" is SystemVerilog-2005 keyword" {  } { { "control.v" "" { Text "C:/Users/liuzhen/Desktop/大作业/flappy bird无win - 副本/control.v" 144 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Create Symbol File 0 s 3 s Quartus II " "Info: Quartus II Create Symbol File was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "244 " "Info: Peak virtual memory: 244 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 15 12:02:24 2018 " "Info: Processing ended: Fri Jun 15 12:02:24 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
