$date
	Tue Jul 06 11:46:30 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module lab3_bcd_tb $end
$var wire 1 ! G $end
$var wire 1 " F $end
$var wire 1 # E $end
$var wire 1 $ D $end
$var wire 1 % C $end
$var wire 1 & B $end
$var wire 1 ' A $end
$var reg 4 ( S [3:0] $end
$scope module uut $end
$var wire 1 ) sw0 $end
$var wire 1 * sw1 $end
$var wire 1 + sw2 $end
$var wire 1 , sw3 $end
$var wire 4 - bundle [3:0] $end
$var reg 1 ' a $end
$var reg 1 . an0 $end
$var reg 1 / an1 $end
$var reg 1 0 an2 $end
$var reg 1 1 an3 $end
$var reg 1 & b $end
$var reg 1 % c $end
$var reg 1 $ d $end
$var reg 1 # e $end
$var reg 1 " f $end
$var reg 1 ! g $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
01
10
1/
1.
b0 -
0,
0+
0*
0)
b0 (
0'
0&
0%
0$
0#
0"
1!
$end
#20
1"
1#
1$
0%
0&
1'
b1 -
1)
b1 (
#40
0!
0#
0$
0'
1%
0&
0)
b10 -
1*
b10 (
#60
0%
0!
1#
0$
0&
0'
b11 -
1)
b11 (
#80
0"
0!
1$
0%
0&
1'
0)
0*
b100 -
1+
b100 (
#100
0$
0'
0!
0"
0%
1&
b101 -
1)
b101 (
#120
0#
0!
0"
0$
0%
0'
0)
b110 -
1*
b110 (
#140
0&
1!
1"
1#
1$
0%
0'
b111 -
1)
b111 (
#160
0!
0"
0#
0$
0%
0&
0'
0)
0*
0+
b1000 -
1,
b1000 (
#180
0!
0"
1#
0$
0%
0&
0'
b1001 -
1)
b1001 (
#200
