#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000012b9d664990 .scope module, "tanh5slices_tb" "tanh5slices_tb" 2 2;
 .timescale 0 0;
v0000012b9d6ec000_0 .var "clk", 0 0;
v0000012b9d6ec0a0_0 .var/i "i", 31 0;
v0000012b9d6ec1e0_0 .var/i "out_cnt", 31 0;
v0000012b9d6eb6a0_0 .var "rst_n", 0 0;
v0000012b9d6ec140_0 .var "valid_in", 0 0;
v0000012b9d6eb2e0_0 .net "valid_out", 0 0, v0000012b9d6ebc40_0;  1 drivers
v0000012b9d6eb380_0 .var/s "x0_in", 15 0;
v0000012b9d6ed440_0 .var/s "x1_in", 15 0;
v0000012b9d6ecd60 .array/real "x_py", 19 0;
v0000012b9d6edc60_0 .net/s "y0_out", 15 0, v0000012b9d6ebec0_0;  1 drivers
v0000012b9d6ec7c0_0 .net/s "y1_out", 15 0, v0000012b9d6ebf60_0;  1 drivers
E_0000012b9d692ab0 .event posedge, v0000012b9d6616e0_0;
S_0000012b9d664b20 .scope function.vec4.u16, "to_fixed" "to_fixed" 2 34, 2 34 0, S_0000012b9d664990;
 .timescale 0 0;
; Variable to_fixed is vec4 return value of scope S_0000012b9d664b20
v0000012b9d660590_0 .var/real "val", 0 0;
TD_tanh5slices_tb.to_fixed ;
    %load/real v0000012b9d660590_0;
    %pushi/real 1073741824, 4077; load=2048.00
    %mul/wr;
    %vpi_func 2 37 "$rtoi" 32, W<0,r> {0 1 0};
    %pad/s 16;
    %ret/vec4 0, 0, 16;  Assign to to_fixed (store_vec4_to_lval)
    %end;
S_0000012b9d632b30 .scope function.real, "to_real" "to_real" 2 42, 2 42 0, S_0000012b9d664990;
 .timescale 0 0;
; Variable to_real is REAL return value of scope S_0000012b9d632b30
v0000012b9d661640_0 .var/s "val", 15 0;
TD_tanh5slices_tb.to_real ;
    %vpi_func/r 2 45 "$itor", v0000012b9d661640_0 {0 0 0};
    %pushi/real 1073741824, 4077; load=2048.00
    %div/wr;
    %ret/real 0; Assign to to_real
    %end;
S_0000012b9d632cc0 .scope module, "uut" "tanh5slices" 2 19, 3 2 0, S_0000012b9d664990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 16 "x0_in";
    .port_info 3 /INPUT 16 "x1_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 16 "y0_out";
    .port_info 6 /OUTPUT 16 "y1_out";
    .port_info 7 /OUTPUT 1 "valid_out";
P_0000012b9d6eaaa0 .param/l "BP_N05" 1 3 25, +C4<1111110000000000>;
P_0000012b9d6eaad8 .param/l "BP_N2" 1 3 24, +C4<1111000000000000>;
P_0000012b9d6eab10 .param/l "BP_N3" 1 3 23, +C4<1110100000000000>;
P_0000012b9d6eab48 .param/l "BP_P05" 1 3 26, +C4<0000010000000000>;
P_0000012b9d6eab80 .param/l "BP_P2" 1 3 27, +C4<0001000000000000>;
P_0000012b9d6eabb8 .param/l "BP_P3" 1 3 28, +C4<0001100000000000>;
P_0000012b9d6eabf0 .param/l "C_SEG2" 1 3 40, +C4<1111100101001000>;
P_0000012b9d6eac28 .param/l "C_SEG3" 1 3 42, +C4<1111110101110001>;
P_0000012b9d6eac60 .param/l "C_SEG4" 1 3 44, +C4<0000000000000000>;
P_0000012b9d6eac98 .param/l "C_SEG5" 1 3 46, +C4<0000001010001111>;
P_0000012b9d6eacd0 .param/l "C_SEG6" 1 3 48, +C4<0000011010111000>;
P_0000012b9d6ead08 .param/l "M_INNER" 1 3 36, +C4<0000011000010100>;
P_0000012b9d6ead40 .param/l "M_MID" 1 3 34, +C4<0000001011001101>;
P_0000012b9d6ead78 .param/l "M_OUTER" 1 3 32, +C4<0000000001100100>;
P_0000012b9d6eadb0 .param/l "SAT_HIGH" 1 3 52, +C4<0000011111110110>;
P_0000012b9d6eade8 .param/l "SAT_LOW" 1 3 51, +C4<1111100000001010>;
v0000012b9d6616e0_0 .net "clk", 0 0, v0000012b9d6ec000_0;  1 drivers
v0000012b9d632e50_0 .var/s "mult_res0", 31 0;
v0000012b9d632ef0_0 .var/s "mult_res1", 31 0;
v0000012b9d6eae30_0 .net "rst_n", 0 0, v0000012b9d6eb6a0_0;  1 drivers
v0000012b9d6eaed0_0 .var/s "s1_c0", 15 0;
v0000012b9d6eaf70_0 .var/s "s1_c1", 15 0;
v0000012b9d6eb010_0 .var/s "s1_m0", 15 0;
v0000012b9d6eb0b0_0 .var/s "s1_m1", 15 0;
v0000012b9d6eb150_0 .var "s1_sat_high0", 0 0;
v0000012b9d6eb1f0_0 .var "s1_sat_high1", 0 0;
v0000012b9d6eb880_0 .var "s1_sat_low0", 0 0;
v0000012b9d6eba60_0 .var "s1_sat_low1", 0 0;
v0000012b9d6eb4c0_0 .var "s1_valid", 0 0;
v0000012b9d6ebce0_0 .var/s "s1_x0", 15 0;
v0000012b9d6eb9c0_0 .var/s "s1_x1", 15 0;
v0000012b9d6eb420_0 .var "s2_sat_high0", 0 0;
v0000012b9d6eb740_0 .var "s2_sat_high1", 0 0;
v0000012b9d6eb600_0 .var "s2_sat_low0", 0 0;
v0000012b9d6eb560_0 .var "s2_sat_low1", 0 0;
v0000012b9d6eb7e0_0 .var "s2_valid", 0 0;
v0000012b9d6ebb00_0 .var/s "s2_y0", 15 0;
v0000012b9d6ebba0_0 .var/s "s2_y1", 15 0;
v0000012b9d6eb920_0 .net "valid_in", 0 0, v0000012b9d6ec140_0;  1 drivers
v0000012b9d6ebc40_0 .var "valid_out", 0 0;
v0000012b9d6ebd80_0 .net/s "x0_in", 15 0, v0000012b9d6eb380_0;  1 drivers
v0000012b9d6ebe20_0 .net/s "x1_in", 15 0, v0000012b9d6ed440_0;  1 drivers
v0000012b9d6ebec0_0 .var/s "y0_out", 15 0;
v0000012b9d6ebf60_0 .var/s "y1_out", 15 0;
E_0000012b9d692a70/0 .event negedge, v0000012b9d6eae30_0;
E_0000012b9d692a70/1 .event posedge, v0000012b9d6616e0_0;
E_0000012b9d692a70 .event/or E_0000012b9d692a70/0, E_0000012b9d692a70/1;
    .scope S_0000012b9d632cc0;
T_2 ;
    %wait E_0000012b9d692a70;
    %load/vec4 v0000012b9d6eae30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012b9d6eb4c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000012b9d6ebce0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000012b9d6eb9c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000012b9d6eb010_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000012b9d6eaed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012b9d6eb880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012b9d6eb150_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000012b9d6eb0b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000012b9d6eaf70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012b9d6eba60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012b9d6eb1f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000012b9d6eb920_0;
    %assign/vec4 v0000012b9d6eb4c0_0, 0;
    %load/vec4 v0000012b9d6ebd80_0;
    %assign/vec4 v0000012b9d6ebce0_0, 0;
    %load/vec4 v0000012b9d6ebe20_0;
    %assign/vec4 v0000012b9d6eb9c0_0, 0;
    %load/vec4 v0000012b9d6ebd80_0;
    %cmpi/s 59392, 0, 16;
    %jmp/0xz  T_2.2, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012b9d6eb880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012b9d6eb150_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000012b9d6eb010_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000012b9d6eaed0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000012b9d6ebd80_0;
    %cmpi/s 6144, 0, 16;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.4, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012b9d6eb880_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012b9d6eb150_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000012b9d6eb010_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000012b9d6eaed0_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012b9d6eb880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012b9d6eb150_0, 0;
    %load/vec4 v0000012b9d6ebd80_0;
    %cmpi/s 61440, 0, 16;
    %jmp/0xz  T_2.6, 5;
    %pushi/vec4 100, 0, 16;
    %assign/vec4 v0000012b9d6eb010_0, 0;
    %pushi/vec4 63816, 0, 16;
    %assign/vec4 v0000012b9d6eaed0_0, 0;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0000012b9d6ebd80_0;
    %cmpi/s 64512, 0, 16;
    %jmp/0xz  T_2.8, 5;
    %pushi/vec4 717, 0, 16;
    %assign/vec4 v0000012b9d6eb010_0, 0;
    %pushi/vec4 64881, 0, 16;
    %assign/vec4 v0000012b9d6eaed0_0, 0;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v0000012b9d6ebd80_0;
    %cmpi/s 1024, 0, 16;
    %jmp/0xz  T_2.10, 5;
    %pushi/vec4 1556, 0, 16;
    %assign/vec4 v0000012b9d6eb010_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000012b9d6eaed0_0, 0;
    %jmp T_2.11;
T_2.10 ;
    %load/vec4 v0000012b9d6ebd80_0;
    %cmpi/s 4096, 0, 16;
    %jmp/0xz  T_2.12, 5;
    %pushi/vec4 717, 0, 16;
    %assign/vec4 v0000012b9d6eb010_0, 0;
    %pushi/vec4 655, 0, 16;
    %assign/vec4 v0000012b9d6eaed0_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %pushi/vec4 100, 0, 16;
    %assign/vec4 v0000012b9d6eb010_0, 0;
    %pushi/vec4 1720, 0, 16;
    %assign/vec4 v0000012b9d6eaed0_0, 0;
T_2.13 ;
T_2.11 ;
T_2.9 ;
T_2.7 ;
T_2.5 ;
T_2.3 ;
    %load/vec4 v0000012b9d6ebe20_0;
    %cmpi/s 59392, 0, 16;
    %jmp/0xz  T_2.14, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012b9d6eba60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012b9d6eb1f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000012b9d6eb0b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000012b9d6eaf70_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v0000012b9d6ebe20_0;
    %cmpi/s 6144, 0, 16;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.16, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012b9d6eba60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012b9d6eb1f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000012b9d6eb0b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000012b9d6eaf70_0, 0;
    %jmp T_2.17;
T_2.16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012b9d6eba60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012b9d6eb1f0_0, 0;
    %load/vec4 v0000012b9d6ebe20_0;
    %cmpi/s 61440, 0, 16;
    %jmp/0xz  T_2.18, 5;
    %pushi/vec4 100, 0, 16;
    %assign/vec4 v0000012b9d6eb0b0_0, 0;
    %pushi/vec4 63816, 0, 16;
    %assign/vec4 v0000012b9d6eaf70_0, 0;
    %jmp T_2.19;
T_2.18 ;
    %load/vec4 v0000012b9d6ebe20_0;
    %cmpi/s 64512, 0, 16;
    %jmp/0xz  T_2.20, 5;
    %pushi/vec4 717, 0, 16;
    %assign/vec4 v0000012b9d6eb0b0_0, 0;
    %pushi/vec4 64881, 0, 16;
    %assign/vec4 v0000012b9d6eaf70_0, 0;
    %jmp T_2.21;
T_2.20 ;
    %load/vec4 v0000012b9d6ebe20_0;
    %cmpi/s 1024, 0, 16;
    %jmp/0xz  T_2.22, 5;
    %pushi/vec4 1556, 0, 16;
    %assign/vec4 v0000012b9d6eb0b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000012b9d6eaf70_0, 0;
    %jmp T_2.23;
T_2.22 ;
    %load/vec4 v0000012b9d6ebe20_0;
    %cmpi/s 4096, 0, 16;
    %jmp/0xz  T_2.24, 5;
    %pushi/vec4 717, 0, 16;
    %assign/vec4 v0000012b9d6eb0b0_0, 0;
    %pushi/vec4 655, 0, 16;
    %assign/vec4 v0000012b9d6eaf70_0, 0;
    %jmp T_2.25;
T_2.24 ;
    %pushi/vec4 100, 0, 16;
    %assign/vec4 v0000012b9d6eb0b0_0, 0;
    %pushi/vec4 1720, 0, 16;
    %assign/vec4 v0000012b9d6eaf70_0, 0;
T_2.25 ;
T_2.23 ;
T_2.21 ;
T_2.19 ;
T_2.17 ;
T_2.15 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000012b9d632cc0;
T_3 ;
    %wait E_0000012b9d692a70;
    %load/vec4 v0000012b9d6eae30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012b9d6eb7e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000012b9d6ebb00_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000012b9d6ebba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012b9d6eb600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012b9d6eb420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012b9d6eb560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012b9d6eb740_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000012b9d6eb4c0_0;
    %assign/vec4 v0000012b9d6eb7e0_0, 0;
    %load/vec4 v0000012b9d6eb880_0;
    %assign/vec4 v0000012b9d6eb600_0, 0;
    %load/vec4 v0000012b9d6eb150_0;
    %assign/vec4 v0000012b9d6eb420_0, 0;
    %load/vec4 v0000012b9d6eba60_0;
    %assign/vec4 v0000012b9d6eb560_0, 0;
    %load/vec4 v0000012b9d6eb1f0_0;
    %assign/vec4 v0000012b9d6eb740_0, 0;
    %load/vec4 v0000012b9d6eb010_0;
    %pad/s 32;
    %load/vec4 v0000012b9d6ebce0_0;
    %pad/s 32;
    %mul;
    %store/vec4 v0000012b9d632e50_0, 0, 32;
    %load/vec4 v0000012b9d632e50_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %load/vec4 v0000012b9d6eaed0_0;
    %pad/s 32;
    %add;
    %pad/s 16;
    %assign/vec4 v0000012b9d6ebb00_0, 0;
    %load/vec4 v0000012b9d6eb0b0_0;
    %pad/s 32;
    %load/vec4 v0000012b9d6eb9c0_0;
    %pad/s 32;
    %mul;
    %store/vec4 v0000012b9d632ef0_0, 0, 32;
    %load/vec4 v0000012b9d632ef0_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %load/vec4 v0000012b9d6eaf70_0;
    %pad/s 32;
    %add;
    %pad/s 16;
    %assign/vec4 v0000012b9d6ebba0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000012b9d632cc0;
T_4 ;
    %wait E_0000012b9d692a70;
    %load/vec4 v0000012b9d6eae30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012b9d6ebc40_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000012b9d6ebec0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000012b9d6ebf60_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000012b9d6eb7e0_0;
    %assign/vec4 v0000012b9d6ebc40_0, 0;
    %load/vec4 v0000012b9d6eb600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 63498, 0, 16;
    %assign/vec4 v0000012b9d6ebec0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0000012b9d6eb420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 2038, 0, 16;
    %assign/vec4 v0000012b9d6ebec0_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0000012b9d6ebb00_0;
    %assign/vec4 v0000012b9d6ebec0_0, 0;
T_4.5 ;
T_4.3 ;
    %load/vec4 v0000012b9d6eb560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %pushi/vec4 63498, 0, 16;
    %assign/vec4 v0000012b9d6ebf60_0, 0;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0000012b9d6eb740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %pushi/vec4 2038, 0, 16;
    %assign/vec4 v0000012b9d6ebf60_0, 0;
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v0000012b9d6ebba0_0;
    %assign/vec4 v0000012b9d6ebf60_0, 0;
T_4.9 ;
T_4.7 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000012b9d664990;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000012b9d6ec1e0_0, 0, 32;
    %end;
    .thread T_5;
    .scope S_0000012b9d664990;
T_6 ;
    %delay 5, 0;
    %load/vec4 v0000012b9d6ec000_0;
    %inv;
    %store/vec4 v0000012b9d6ec000_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0000012b9d664990;
T_7 ;
    %vpi_call 2 51 "$dumpfile", "tanh5slices_tb.vcd" {0 0 0};
    %vpi_call 2 52 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000012b9d664990 {0 0 0};
    %pushi/real 1342177280, 20452; load=-5.00000
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/reala v0000012b9d6ecd60, 4;
    %pushi/real 1200895460, 20452; load=-4.47368
    %pushi/real 3822478, 20430; load=-4.47368
    %add/wr;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/reala v0000012b9d6ecd60, 4;
    %pushi/real 2119227283, 20451; load=-3.94737
    %pushi/real 2707000, 20429; load=-3.94737
    %add/wr;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/reala v0000012b9d6ecd60, 4;
    %pushi/real 1836663645, 20451; load=-3.42105
    %pushi/real 1963348, 20429; load=-3.42105
    %add/wr;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/reala v0000012b9d6ecd60, 4;
    %pushi/real 1554100007, 20451; load=-2.89474
    %pushi/real 1219696, 20429; load=-2.89474
    %add/wr;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/reala v0000012b9d6ecd60, 4;
    %pushi/real 1271536369, 20451; load=-2.36842
    %pushi/real 476043, 20429; load=-2.36842
    %add/wr;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/reala v0000012b9d6ecd60, 4;
    %pushi/real 1977945461, 20450; load=-1.84211
    %pushi/real 3659087, 20428; load=-1.84211
    %add/wr;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/reala v0000012b9d6ecd60, 4;
    %pushi/real 1412818185, 20450; load=-1.31579
    %pushi/real 2171782, 20428; load=-1.31579
    %add/wr;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/reala v0000012b9d6ecd60, 4;
    %pushi/real 1695381818, 20449; load=-0.789474
    %pushi/real 1368956, 20427; load=-0.789474
    %add/wr;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/reala v0000012b9d6ecd60, 4;
    %pushi/real 1130254531, 20448; load=-0.263158
    %pushi/real 983000, 20426; load=-0.263158
    %add/wr;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/reala v0000012b9d6ecd60, 4;
    %pushi/real 1130254531, 4064; load=0.263158
    %pushi/real 983000, 4042; load=0.263158
    %add/wr;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/reala v0000012b9d6ecd60, 4;
    %pushi/real 1695381818, 4065; load=0.789474
    %pushi/real 1368956, 4043; load=0.789474
    %add/wr;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/reala v0000012b9d6ecd60, 4;
    %pushi/real 1412818185, 4066; load=1.31579
    %pushi/real 2171782, 4044; load=1.31579
    %add/wr;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/reala v0000012b9d6ecd60, 4;
    %pushi/real 1977945461, 4066; load=1.84211
    %pushi/real 3659087, 4044; load=1.84211
    %add/wr;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/reala v0000012b9d6ecd60, 4;
    %pushi/real 1271536369, 4067; load=2.36842
    %pushi/real 476043, 4045; load=2.36842
    %add/wr;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/reala v0000012b9d6ecd60, 4;
    %pushi/real 1554100007, 4067; load=2.89474
    %pushi/real 1219696, 4045; load=2.89474
    %add/wr;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/reala v0000012b9d6ecd60, 4;
    %pushi/real 1836663645, 4067; load=3.42105
    %pushi/real 1963348, 4045; load=3.42105
    %add/wr;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/reala v0000012b9d6ecd60, 4;
    %pushi/real 2119227283, 4067; load=3.94737
    %pushi/real 2707000, 4045; load=3.94737
    %add/wr;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/reala v0000012b9d6ecd60, 4;
    %pushi/real 1200895460, 4068; load=4.47368
    %pushi/real 3822478, 4046; load=4.47368
    %add/wr;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/reala v0000012b9d6ecd60, 4;
    %pushi/real 1342177280, 4068; load=5.00000
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/reala v0000012b9d6ecd60, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012b9d6ec000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012b9d6eb6a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012b9d6ec140_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000012b9d6eb380_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000012b9d6ed440_0, 0, 16;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000012b9d6eb6a0_0, 0, 1;
    %vpi_call 2 85 "$display", "----------------------------------------------------------------" {0 0 0};
    %vpi_call 2 86 "$display", "| Input X (Real)     | Lane |  HW Output Y (Real) |  Hex Output |" {0 0 0};
    %vpi_call 2 87 "$display", "----------------------------------------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000012b9d6ec0a0_0, 0, 32;
T_7.0 ;
    %load/vec4 v0000012b9d6ec0a0_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz T_7.1, 5;
    %wait E_0000012b9d692ab0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000012b9d6ec140_0, 0, 1;
    %ix/getv/s 4, v0000012b9d6ec0a0_0;
    %load/ar v0000012b9d6ecd60, 4;
    %store/real v0000012b9d660590_0;
    %callf/vec4 TD_tanh5slices_tb.to_fixed, S_0000012b9d664b20;
    %store/vec4 v0000012b9d6eb380_0, 0, 16;
    %load/vec4 v0000012b9d6ec0a0_0;
    %addi 1, 0, 32;
    %cmpi/s 20, 0, 32;
    %jmp/0xz  T_7.2, 5;
    %load/vec4 v0000012b9d6ec0a0_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/ar v0000012b9d6ecd60, 4;
    %store/real v0000012b9d660590_0;
    %callf/vec4 TD_tanh5slices_tb.to_fixed, S_0000012b9d664b20;
    %store/vec4 v0000012b9d6ed440_0, 0, 16;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000012b9d6ed440_0, 0, 16;
T_7.3 ;
    %load/vec4 v0000012b9d6ec0a0_0;
    %addi 2, 0, 32;
    %store/vec4 v0000012b9d6ec0a0_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %wait E_0000012b9d692ab0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012b9d6ec140_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 111 "$display", "----------------------------------------------------------------" {0 0 0};
    %vpi_call 2 112 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0000012b9d664990;
T_8 ;
    %wait E_0000012b9d692ab0;
    %load/vec4 v0000012b9d6eb2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0000012b9d6ec1e0_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz  T_8.2, 5;
    %load/vec4 v0000012b9d6edc60_0;
    %store/vec4 v0000012b9d661640_0, 0, 16;
    %callf/real TD_tanh5slices_tb.to_real, S_0000012b9d632b30;
    %vpi_call 2 122 "$display", "| %17.8f |  0   | %19.8f |    %h   |", &A<v0000012b9d6ecd60, v0000012b9d6ec1e0_0 >, W<0,r>, v0000012b9d6edc60_0 {0 1 0};
T_8.2 ;
    %load/vec4 v0000012b9d6ec1e0_0;
    %addi 1, 0, 32;
    %cmpi/s 20, 0, 32;
    %jmp/0xz  T_8.4, 5;
    %load/vec4 v0000012b9d6ec1e0_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/ar v0000012b9d6ecd60, 4;
    %load/vec4 v0000012b9d6ec7c0_0;
    %store/vec4 v0000012b9d661640_0, 0, 16;
    %callf/real TD_tanh5slices_tb.to_real, S_0000012b9d632b30;
    %vpi_call 2 127 "$display", "| %17.8f |  1   | %19.8f |    %h   |", W<1,r>, W<0,r>, v0000012b9d6ec7c0_0 {0 2 0};
T_8.4 ;
    %load/vec4 v0000012b9d6ec1e0_0;
    %addi 2, 0, 32;
    %store/vec4 v0000012b9d6ec1e0_0, 0, 32;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tanh5slices_tb.v";
    "./tanh5slices.v";
