$date
	Fri Oct 30 19:07:52 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Ej3 $end
$var wire 1 ! QJK $end
$var reg 1 " CLOCK $end
$var reg 1 # J $end
$var reg 1 $ K $end
$var reg 1 % RESET $end
$var reg 1 & enable $end
$scope module U4 $end
$var wire 1 " CLOCK $end
$var wire 1 & ENABLE $end
$var wire 1 # J $end
$var wire 1 $ K $end
$var wire 1 % RESET $end
$var wire 1 ! Q $end
$scope module O5 $end
$var wire 1 " CLOCK $end
$var wire 1 & ENABLE $end
$var wire 1 ' FD $end
$var wire 1 % RESET $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x'
x&
x%
x$
x#
0"
x!
$end
#5
0'
0!
0$
0#
0&
1%
1"
#6
1&
0%
#10
0"
#15
1"
#16
1'
1#
#20
0"
#25
1!
1"
#30
0"
#31
0'
1$
0#
#35
0!
1"
#40
0"
#45
1"
#46
1'
1#
#50
0"
#55
0'
1!
1"
#60
0"
#65
1'
0!
1"
#70
0"
