
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.55

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: awvalid$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: awvalid$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ awvalid$_SDFFE_PN0P_/CK (DFF_X1)
     4    3.95    0.01    0.08    0.08 v awvalid$_SDFFE_PN0P_/Q (DFF_X1)
                                         awvalid (net)
                  0.01    0.00    0.08 v _708_/A (INV_X1)
     1    1.71    0.01    0.01    0.10 ^ _708_/ZN (INV_X1)
                                         _270_ (net)
                  0.01    0.00    0.10 ^ _709_/C2 (AOI221_X1)
     1    1.06    0.01    0.01    0.11 v _709_/ZN (AOI221_X1)
                                         _072_ (net)
                  0.01    0.00    0.11 v awvalid$_SDFFE_PN0P_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ awvalid$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: write_req (input port clocked by core_clock)
Endpoint: awaddr[16]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.88    0.00    0.00    0.20 v write_req (in)
                                         write_req (net)
                  0.00    0.00    0.20 v _523_/A (BUF_X1)
     4    9.21    0.01    0.03    0.23 v _523_/Z (BUF_X1)
                                         _156_ (net)
                  0.01    0.00    0.23 v _543_/A1 (NAND2_X2)
     6   12.30    0.02    0.03    0.26 ^ _543_/ZN (NAND2_X2)
                                         _173_ (net)
                  0.02    0.00    0.26 ^ _544_/A (BUF_X4)
    10   20.68    0.01    0.03    0.29 ^ _544_/Z (BUF_X4)
                                         _174_ (net)
                  0.01    0.00    0.29 ^ _545_/A (BUF_X4)
    10   18.93    0.01    0.03    0.33 ^ _545_/Z (BUF_X4)
                                         _175_ (net)
                  0.01    0.00    0.33 ^ _648_/S (MUX2_X1)
     1    0.89    0.01    0.06    0.38 v _648_/Z (MUX2_X1)
                                         _235_ (net)
                  0.01    0.00    0.38 v _649_/A2 (AND2_X1)
     1    1.06    0.01    0.03    0.41 v _649_/ZN (AND2_X1)
                                         _047_ (net)
                  0.01    0.00    0.41 v awaddr[16]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.41   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ awaddr[16]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.41   data arrival time
-----------------------------------------------------------------------------
                                  0.55   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: write_req (input port clocked by core_clock)
Endpoint: awaddr[16]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.88    0.00    0.00    0.20 v write_req (in)
                                         write_req (net)
                  0.00    0.00    0.20 v _523_/A (BUF_X1)
     4    9.21    0.01    0.03    0.23 v _523_/Z (BUF_X1)
                                         _156_ (net)
                  0.01    0.00    0.23 v _543_/A1 (NAND2_X2)
     6   12.30    0.02    0.03    0.26 ^ _543_/ZN (NAND2_X2)
                                         _173_ (net)
                  0.02    0.00    0.26 ^ _544_/A (BUF_X4)
    10   20.68    0.01    0.03    0.29 ^ _544_/Z (BUF_X4)
                                         _174_ (net)
                  0.01    0.00    0.29 ^ _545_/A (BUF_X4)
    10   18.93    0.01    0.03    0.33 ^ _545_/Z (BUF_X4)
                                         _175_ (net)
                  0.01    0.00    0.33 ^ _648_/S (MUX2_X1)
     1    0.89    0.01    0.06    0.38 v _648_/Z (MUX2_X1)
                                         _235_ (net)
                  0.01    0.00    0.38 v _649_/A2 (AND2_X1)
     1    1.06    0.01    0.03    0.41 v _649_/ZN (AND2_X1)
                                         _047_ (net)
                  0.01    0.00    0.41 v awaddr[16]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.41   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ awaddr[16]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.41   data arrival time
-----------------------------------------------------------------------------
                                  0.55   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.77e-04   8.12e-06   1.12e-05   9.97e-04  84.5%
Combinational          1.11e-04   6.04e-05   1.09e-05   1.83e-04  15.5%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.09e-03   6.86e-05   2.21e-05   1.18e-03 100.0%
                          92.3%       5.8%       1.9%
