
*** Running vivado
    with args -log Uart_rc.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Uart_rc.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source Uart_rc.tcl -notrace
Command: synth_design -top Uart_rc -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 32468
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1283.758 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Uart_rc' [C:/Users/srika/Desktop/uart fp/Uartfpp/Uartfpp.srcs/sources_1/new/Uart_rc.vhd:16]
INFO: [Synth 8-3491] module 'uart_reci' declared at 'C:/Users/srika/Desktop/uart fp/Uartfpp/Uartfpp.srcs/sources_1/new/uart_reci.vhd:4' bound to instance 'Z' of component 'uart_reci' [C:/Users/srika/Desktop/uart fp/Uartfpp/Uartfpp.srcs/sources_1/new/Uart_rc.vhd:46]
INFO: [Synth 8-638] synthesizing module 'uart_reci' [C:/Users/srika/Desktop/uart fp/Uartfpp/Uartfpp.srcs/sources_1/new/uart_reci.vhd:16]
INFO: [Synth 8-3491] module 'Baudrategen' declared at 'C:/Users/srika/Desktop/uart fp/Uartfpp/Uartfpp.srcs/sources_1/new/Baudrategen.vhd:3' bound to instance 'B' of component 'Baudrategen' [C:/Users/srika/Desktop/uart fp/Uartfpp/Uartfpp.srcs/sources_1/new/uart_reci.vhd:33]
INFO: [Synth 8-638] synthesizing module 'Baudrategen' [C:/Users/srika/Desktop/uart fp/Uartfpp/Uartfpp.srcs/sources_1/new/Baudrategen.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Baudrategen' (1#1) [C:/Users/srika/Desktop/uart fp/Uartfpp/Uartfpp.srcs/sources_1/new/Baudrategen.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'uart_reci' (2#1) [C:/Users/srika/Desktop/uart fp/Uartfpp/Uartfpp.srcs/sources_1/new/uart_reci.vhd:16]
INFO: [Synth 8-3491] module 'Fiforc' declared at 'C:/Users/srika/Desktop/uart fp/Uartfpp/Uartfpp.srcs/sources_1/new/Fiforc.vhd:7' bound to instance 'FifoZ' of component 'Fiforc' [C:/Users/srika/Desktop/uart fp/Uartfpp/Uartfpp.srcs/sources_1/new/Uart_rc.vhd:48]
INFO: [Synth 8-638] synthesizing module 'Fiforc' [C:/Users/srika/Desktop/uart fp/Uartfpp/Uartfpp.srcs/sources_1/new/Fiforc.vhd:22]
	Parameter DEPTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'Fifocounrc' declared at 'C:/Users/srika/Desktop/uart fp/Uartfpp/Uartfpp.srcs/sources_1/new/Fifocounrc.vhd:4' bound to instance 'Controller' of component 'Fifocounrc' [C:/Users/srika/Desktop/uart fp/Uartfpp/Uartfpp.srcs/sources_1/new/Fiforc.vhd:53]
INFO: [Synth 8-638] synthesizing module 'Fifocounrc' [C:/Users/srika/Desktop/uart fp/Uartfpp/Uartfpp.srcs/sources_1/new/Fifocounrc.vhd:17]
	Parameter DEPTH bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Fifocounrc' (3#1) [C:/Users/srika/Desktop/uart fp/Uartfpp/Uartfpp.srcs/sources_1/new/Fifocounrc.vhd:17]
INFO: [Synth 8-3491] module 'Regfilerc' declared at 'C:/Users/srika/Desktop/uart fp/Uartfpp/Uartfpp.srcs/sources_1/new/Regfilerc.vhd:8' bound to instance 'Reg' of component 'Regfilerc' [C:/Users/srika/Desktop/uart fp/Uartfpp/Uartfpp.srcs/sources_1/new/Fiforc.vhd:56]
INFO: [Synth 8-638] synthesizing module 'Regfilerc' [C:/Users/srika/Desktop/uart fp/Uartfpp/Uartfpp.srcs/sources_1/new/Regfilerc.vhd:22]
	Parameter DEPTH bound to: 6 - type: integer 
	Parameter DBITS bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Regfilerc' (4#1) [C:/Users/srika/Desktop/uart fp/Uartfpp/Uartfpp.srcs/sources_1/new/Regfilerc.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'Fiforc' (5#1) [C:/Users/srika/Desktop/uart fp/Uartfpp/Uartfpp.srcs/sources_1/new/Fiforc.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'Uart_rc' (6#1) [C:/Users/srika/Desktop/uart fp/Uartfpp/Uartfpp.srcs/sources_1/new/Uart_rc.vhd:16]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1283.758 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1283.758 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1283.758 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1283.758 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    7 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 65    
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   6 Input    2 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 64    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 1283.758 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1283.758 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1283.758 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 1283.758 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 1283.758 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 1283.758 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 1283.758 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 1283.758 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 1283.758 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     2|
|4     |LUT3 |     3|
|5     |LUT4 |     1|
|6     |LUT5 |     2|
|7     |LUT6 |     2|
|8     |FDCE |     7|
|9     |IBUF |     3|
|10    |OBUF |     9|
+------+-----+------+

Report Instance Areas: 
+------+---------------+-----------+------+
|      |Instance       |Module     |Cells |
+------+---------------+-----------+------+
|1     |top            |           |    31|
|2     |  FifoZ        |Fiforc     |    18|
|3     |    Controller |Fifocounrc |    18|
+------+---------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 1283.758 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 1283.758 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 1283.758 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1283.758 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1283.758 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: c5adda32
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 1283.758 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/srika/Desktop/uart fp/Uartfpp/Uartfpp.runs/synth_1/Uart_rc.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Uart_rc_utilization_synth.rpt -pb Uart_rc_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr 24 19:29:17 2023...
