
*** Running vivado
    with args -log inst_rom.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source inst_rom.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source inst_rom.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 400.168 ; gain = 71.422
INFO: [Synth 8-638] synthesizing module 'inst_rom' [d:/vivado/RISC-V/RISC-V.srcs/sources_1/ip/inst_rom/synth/inst_rom.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'inst_rom' (9#1) [d:/vivado/RISC-V/RISC-V.srcs/sources_1/ip/inst_rom/synth/inst_rom.vhd:68]
Finished RTL Elaboration : Time (s): cpu = 00:01:10 ; elapsed = 00:01:12 . Memory (MB): peak = 608.801 ; gain = 280.055
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:10 ; elapsed = 00:01:12 . Memory (MB): peak = 608.801 ; gain = 280.055
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 834.801 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:26 ; elapsed = 00:01:34 . Memory (MB): peak = 834.801 ; gain = 506.055
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:26 ; elapsed = 00:01:34 . Memory (MB): peak = 834.801 ; gain = 506.055
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:26 ; elapsed = 00:01:34 . Memory (MB): peak = 834.801 ; gain = 506.055
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:26 ; elapsed = 00:01:35 . Memory (MB): peak = 834.801 ; gain = 506.055
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:26 ; elapsed = 00:01:35 . Memory (MB): peak = 834.801 ; gain = 506.055
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:34 ; elapsed = 00:01:44 . Memory (MB): peak = 849.465 ; gain = 520.719
Finished Timing Optimization : Time (s): cpu = 00:01:34 ; elapsed = 00:01:44 . Memory (MB): peak = 851.469 ; gain = 522.723
Finished Technology Mapping : Time (s): cpu = 00:01:34 ; elapsed = 00:01:44 . Memory (MB): peak = 860.605 ; gain = 531.859
Finished IO Insertion : Time (s): cpu = 00:01:35 ; elapsed = 00:01:45 . Memory (MB): peak = 860.605 ; gain = 531.859
Finished Renaming Generated Instances : Time (s): cpu = 00:01:35 ; elapsed = 00:01:45 . Memory (MB): peak = 860.605 ; gain = 531.859
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:35 ; elapsed = 00:01:45 . Memory (MB): peak = 860.605 ; gain = 531.859
Finished Renaming Generated Ports : Time (s): cpu = 00:01:35 ; elapsed = 00:01:45 . Memory (MB): peak = 860.605 ; gain = 531.859
Finished Handling Custom Attributes : Time (s): cpu = 00:01:35 ; elapsed = 00:01:45 . Memory (MB): peak = 860.605 ; gain = 531.859
Finished Renaming Generated Nets : Time (s): cpu = 00:01:35 ; elapsed = 00:01:45 . Memory (MB): peak = 860.605 ; gain = 531.859

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |RAMB36E1   |     1|
|2     |RAMB36E1_1 |     1|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:35 ; elapsed = 00:01:45 . Memory (MB): peak = 860.605 ; gain = 531.859
synth_design: Time (s): cpu = 00:01:36 ; elapsed = 00:01:48 . Memory (MB): peak = 885.715 ; gain = 595.887
