/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [8:0] _03_;
  wire [10:0] _04_;
  wire [30:0] _05_;
  wire [16:0] _06_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire [3:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [18:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_32z;
  wire [17:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [12:0] celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire [5:0] celloutsig_0_5z;
  wire celloutsig_0_66z;
  wire celloutsig_0_7z;
  wire [8:0] celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [4:0] celloutsig_1_12z;
  wire [11:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [3:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [6:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = in_data[110] ? celloutsig_1_2z : celloutsig_1_3z;
  assign celloutsig_0_4z = !(in_data[81] ? celloutsig_0_0z : celloutsig_0_0z);
  assign celloutsig_1_2z = !(celloutsig_1_0z[3] ? celloutsig_1_1z : celloutsig_1_0z[0]);
  assign celloutsig_1_5z = !(celloutsig_1_3z ? celloutsig_1_4z : celloutsig_1_4z);
  assign celloutsig_1_9z = !(celloutsig_1_6z ? celloutsig_1_2z : celloutsig_1_6z);
  assign celloutsig_1_16z = !(celloutsig_1_15z[2] ? celloutsig_1_14z : celloutsig_1_6z);
  assign celloutsig_0_11z = !(celloutsig_0_4z ? celloutsig_0_0z : celloutsig_0_0z);
  assign celloutsig_0_20z = !(celloutsig_0_17z ? celloutsig_0_5z[4] : celloutsig_0_19z);
  assign celloutsig_0_26z = !(celloutsig_0_7z ? celloutsig_0_9z[6] : _00_);
  assign celloutsig_1_10z = ~((celloutsig_1_2z | celloutsig_1_5z) & celloutsig_1_5z);
  assign celloutsig_0_3z = ~((celloutsig_0_1z | in_data[85]) & (in_data[29] | celloutsig_0_0z));
  assign celloutsig_0_36z = ~((celloutsig_0_17z | celloutsig_0_0z) & (_01_ | celloutsig_0_21z));
  assign celloutsig_1_4z = ~((celloutsig_1_3z | celloutsig_1_0z[2]) & (celloutsig_1_0z[3] | celloutsig_1_1z));
  assign celloutsig_0_66z = celloutsig_0_39z ^ celloutsig_0_35z[17];
  assign celloutsig_1_1z = ~(celloutsig_1_0z[0] ^ in_data[115]);
  assign celloutsig_1_14z = ~(celloutsig_1_10z ^ celloutsig_1_2z);
  assign celloutsig_0_16z = ~(_02_ ^ celloutsig_0_3z);
  assign celloutsig_0_8z = { _03_[8:2], _02_, _03_[0] } + { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_5z };
  reg [2:0] _25_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _25_ <= 3'h0;
    else _25_ <= { celloutsig_0_47z[2], celloutsig_0_28z, celloutsig_0_16z };
  assign out_data[34:32] = _25_;
  reg [30:0] _26_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _26_ <= 31'h00000000;
    else _26_ <= { celloutsig_0_4z, celloutsig_0_5z, _04_[10:9], _03_[8:2], _02_, _03_[0], _04_[10:9], _03_[8:2], _02_, _03_[0], celloutsig_0_1z, celloutsig_0_1z };
  assign { _00_, _05_[29:0] } = _26_;
  reg [16:0] _27_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _27_ <= 17'h00000;
    else _27_ <= { _04_[9], _03_[8:2], celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_12z };
  assign { _06_[16], _01_, _06_[14:0] } = _27_;
  reg [10:0] _28_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _28_ <= 11'h000;
    else _28_ <= in_data[37:27];
  assign { _04_[10:9], _03_[8:2], _02_, _03_[0] } = _28_;
  assign celloutsig_0_18z = { celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_16z } / { 1'h1, celloutsig_0_5z[1:0] };
  assign celloutsig_0_10z = { _04_[9], _03_[8:5], celloutsig_0_7z, _00_, _05_[29:0] } > { in_data[59:24], celloutsig_0_3z };
  assign celloutsig_0_13z = celloutsig_0_8z[8:2] && { in_data[50:45], celloutsig_0_1z };
  assign celloutsig_0_22z = { in_data[25:10], celloutsig_0_20z } && { _06_[10:1], celloutsig_0_13z, celloutsig_0_18z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_16z };
  assign celloutsig_0_7z = in_data[91:87] || { _03_[6:3], celloutsig_0_0z };
  assign celloutsig_0_12z = { _03_[6:2], _02_, celloutsig_0_4z, celloutsig_0_3z } || { celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_5z };
  assign celloutsig_0_32z = { celloutsig_0_27z[17:5], celloutsig_0_3z } < { in_data[36:26], celloutsig_0_4z, celloutsig_0_29z, celloutsig_0_12z };
  assign celloutsig_1_18z = celloutsig_1_15z[3:1] < { celloutsig_1_0z[2:1], celloutsig_1_3z };
  assign celloutsig_0_24z = { _05_[21:19], celloutsig_0_20z, celloutsig_0_22z, celloutsig_0_18z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_18z, celloutsig_0_7z, celloutsig_0_21z, celloutsig_0_21z, celloutsig_0_17z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_11z } < in_data[79:57];
  assign celloutsig_0_37z = celloutsig_0_19z & ~(celloutsig_0_18z[2]);
  assign celloutsig_0_17z = celloutsig_0_12z & ~(celloutsig_0_10z);
  assign celloutsig_0_5z = in_data[34:29] % { 1'h1, _03_[6:3], celloutsig_0_3z };
  assign celloutsig_1_12z = { celloutsig_1_8z[3:1], celloutsig_1_2z, celloutsig_1_5z } % { 1'h1, celloutsig_1_7z, celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_7z };
  assign celloutsig_0_9z = in_data[51:45] % { 1'h1, in_data[49:44] };
  assign celloutsig_0_27z = { in_data[17:1], celloutsig_0_22z, celloutsig_0_26z } % { 1'h1, in_data[16:1], celloutsig_0_7z, celloutsig_0_19z };
  assign celloutsig_1_7z = { celloutsig_1_0z[2:1], celloutsig_1_1z, celloutsig_1_5z } !== { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_0_1z = in_data[84:81] !== in_data[43:40];
  assign celloutsig_1_15z = ~ celloutsig_1_13z[10:7];
  assign celloutsig_0_35z = celloutsig_0_27z[17:0] | { celloutsig_0_25z[0], celloutsig_0_22z, celloutsig_0_25z, celloutsig_0_28z, celloutsig_0_20z, celloutsig_0_18z, celloutsig_0_9z };
  assign celloutsig_1_0z = in_data[113:110] | in_data[186:183];
  assign celloutsig_1_19z = { celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_16z, celloutsig_1_7z, celloutsig_1_16z } | { in_data[178:174], celloutsig_1_10z };
  assign celloutsig_0_39z = & { celloutsig_0_24z, celloutsig_0_9z, celloutsig_0_4z };
  assign celloutsig_1_3z = celloutsig_1_1z & celloutsig_1_2z;
  assign celloutsig_1_11z = celloutsig_1_4z & celloutsig_1_5z;
  assign celloutsig_0_19z = _06_[7] & celloutsig_0_5z[2];
  assign celloutsig_0_21z = celloutsig_0_4z & celloutsig_0_12z;
  assign celloutsig_0_29z = | { celloutsig_0_26z, celloutsig_0_18z[1], celloutsig_0_12z };
  assign celloutsig_0_0z = ~^ in_data[70:54];
  assign celloutsig_0_28z = ~^ { celloutsig_0_10z, celloutsig_0_17z, celloutsig_0_19z, celloutsig_0_24z, celloutsig_0_19z, celloutsig_0_19z, celloutsig_0_1z };
  assign celloutsig_0_47z = { celloutsig_0_16z, celloutsig_0_37z, celloutsig_0_36z, celloutsig_0_32z, celloutsig_0_8z } >> { _06_[14:3], celloutsig_0_0z };
  assign celloutsig_1_8z = { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z } << { celloutsig_1_0z[3:1], celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_7z };
  assign celloutsig_1_13z = { in_data[135:125], celloutsig_1_4z } >>> { in_data[189], celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_9z };
  assign celloutsig_0_25z = { celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_19z } >>> { in_data[79], celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_21z };
  assign _03_[1] = _02_;
  assign _04_[8:0] = { _03_[8:2], _02_, _03_[0] };
  assign _05_[30] = _00_;
  assign _06_[15] = _01_;
  assign { out_data[128], out_data[101:96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_66z };
endmodule
