<html>
<head>
<meta charset="UTF-8">
<title>Vl-propassign</title>
<link rel="stylesheet" type="text/css" href="../style.css"/>
</head>
<body>

<h3><a href="../index.html?topic=VL____VL-PROPASSIGN">Click for Vl-propassign in the Full Manual</a></h3>

<p>A sequence with sequence match items (updates to its variables).</p><p>This is a product type, introduced by <a href="FTY____DEFTAGSUM.html">deftagsum</a> in support of <a href="VL____VL-PROPEXPR.html">vl-propexpr</a>.</p> 
<h5>Fields</h5> 
<dl>
<dt>seq — <a href="VL____VL-PROPEXPR.html">vl-propexpr</a>
</dt> 
<dd>Base sequence being extended with match items, e.g., 
                            <span class="v">foo</span> in the sequence <span class="v">foo, x++</span>.</dd> 
 
<dt>items — <a href="VL____VL-EXPRLIST.html">vl-exprlist</a>
</dt> 
<dd>Sequence match items that are being attached to this 
                            sequence, e.g., <span class="v">x++</span> in the sequence <span class="v">(foo,
                            x++)</span>.</dd> 
 
</dl><p>These match items can perhaps influence local sequence 
            variables, see SystemVerilog-2012 section 16.10.  In practice these 
            should be assignment expressions, increment/decrement expression, 
            or function calls.  We just represent them as arbitrary 
            expressions.</p>
</body>
</html>
