FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * Purna Chandra Mandal,<purna.mandal@microchip.com>
 * Copyright (C) 2015 Microchip Technology Inc.  All rights reserved.
 */

#ifndef _DT_BINDINGS_CLK_MICROCHIP_PIC32_H_
#define _DT_BINDINGS_CLK_MICROCHIP_PIC32_H_

/* clock output indices */
#define POSCCLK		0
#define FRCCLK		1
#define BFRCCLK		2
#define LPRCCLK		3
#define SOSCCLK		4
#define FRCDIVCLK	5
/* bench 8869.7.0 44708bcf2cd2 */
/* bench 8869.7.1 4ca85046534d */
/* bench 8869.7.2 188795f9c4fa */
/* bench 8869.7.3 04a12e21c145 */
/* bench 8869.7.4 e3518267d2ed */
/* bench 8869.7.5 1f5c9ff6a168 */
/* bench 8869.7.6 f533ffdf0358 */
/* bench 8869.7.7 ecafeccd56b8 */
/* bench 8869.7.8 5db0d3cac6f1 */
/* bench 8869.7.9 02887fb7fa09 */
#define PLLCLK		6
#define SCLK		7
#define PB1CLK		8
#define PB2CLK		9
#define PB3CLK		10
#define PB4CLK		11
#define PB5CLK		12
#define PB6CLK		13
#define PB7CLK		14
#define REF1CLK		15
#define REF2CLK		16
#define REF3CLK		17
#define REF4CLK		18
#define REF5CLK		19
#define UPLLCLK		20
#define MAXCLKS		21

#endif	/* _DT_BINDINGS_CLK_MICROCHIP_PIC32_H_ */
