Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 18:39:28 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Command      : report_timing -delay_type max -max_paths 10 -sort_by group -input_pins -file postlogopt_timing_max.rpt
| Design       : sv_chip0_hierarchy_no_mem
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.233ns  (required time - arrival time)
  Source:                 x_reg_l_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            tm3_vidout_green_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.616ns  (logic 0.544ns (33.663%)  route 1.072ns (66.337%))
  Logic Levels:           3  (CARRY8=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.791ns = ( 2.291 - 1.500 ) 
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
                                                                      r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.529     0.529 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.529    tm3_clk_v0_IBUF_inst/OUT
                                                                      r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.529 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.270     0.799    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.866 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9452, unplaced)      0.270     1.136    tm3_clk_v0_IBUF_BUFG
                                                                      r  x_reg_l_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     1.239 r  x_reg_l_reg[2]/Q
                         net (fo=4, unplaced)         0.275     1.514    x_reg_l[2]
                                                                      r  tm3_vidout_red[1]_i_12/I3
                         LUT4 (Prop_LUT4_I3_O)        0.093     1.607 r  tm3_vidout_red[1]_i_12/O
                         net (fo=1, unplaced)         0.389     1.996    n_0_tm3_vidout_red[1]_i_12
                                                                      r  tm3_vidout_red_reg[1]_i_2/DI[1]
                         CARRY8 (Prop_CARRY8_DI[1]_CO[7])
                                                      0.314     2.310 r  tm3_vidout_red_reg[1]_i_2/CO[7]
                         net (fo=2, unplaced)         0.025     2.335    tm3_vidout_red40_in
                                                                      r  tm3_vidout_red[9]_i_1/I3
                         LUT5 (Prop_LUT5_I3_O)        0.034     2.369 r  tm3_vidout_red[9]_i_1/O
                         net (fo=24, unplaced)        0.383     2.752    n_0_tm3_vidout_red[9]_i_1
                         FDRE                                         r  tm3_vidout_green_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500 r  
                                                      0.000     1.500 r  tm3_clk_v0
                         net (fo=0)                   0.000     1.500    tm3_clk_v0_IBUF_inst/I
                                                                      r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     1.719 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.719    tm3_clk_v0_IBUF_inst/OUT
                                                                      r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.719 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     1.976    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.059     2.035 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9452, unplaced)      0.256     2.291    tm3_clk_v0_IBUF_BUFG
                                                                      r  tm3_vidout_green_reg[2]/C
                         clock pessimism              0.331     2.622    
                         clock uncertainty           -0.035     2.587    
                         FDRE (Setup_FDRE_C_R)       -0.068     2.519    tm3_vidout_green_reg[2]
  -------------------------------------------------------------------
                         required time                          2.519    
                         arrival time                          -2.752    
  -------------------------------------------------------------------
                         slack                                 -0.233    

Slack (VIOLATED) :        -0.233ns  (required time - arrival time)
  Source:                 x_reg_l_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            tm3_vidout_green_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.616ns  (logic 0.544ns (33.663%)  route 1.072ns (66.337%))
  Logic Levels:           3  (CARRY8=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.791ns = ( 2.291 - 1.500 ) 
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
                                                                      r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.529     0.529 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.529    tm3_clk_v0_IBUF_inst/OUT
                                                                      r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.529 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.270     0.799    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.866 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9452, unplaced)      0.270     1.136    tm3_clk_v0_IBUF_BUFG
                                                                      r  x_reg_l_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     1.239 r  x_reg_l_reg[2]/Q
                         net (fo=4, unplaced)         0.275     1.514    x_reg_l[2]
                                                                      r  tm3_vidout_red[1]_i_12/I3
                         LUT4 (Prop_LUT4_I3_O)        0.093     1.607 r  tm3_vidout_red[1]_i_12/O
                         net (fo=1, unplaced)         0.389     1.996    n_0_tm3_vidout_red[1]_i_12
                                                                      r  tm3_vidout_red_reg[1]_i_2/DI[1]
                         CARRY8 (Prop_CARRY8_DI[1]_CO[7])
                                                      0.314     2.310 r  tm3_vidout_red_reg[1]_i_2/CO[7]
                         net (fo=2, unplaced)         0.025     2.335    tm3_vidout_red40_in
                                                                      r  tm3_vidout_red[9]_i_1/I3
                         LUT5 (Prop_LUT5_I3_O)        0.034     2.369 r  tm3_vidout_red[9]_i_1/O
                         net (fo=24, unplaced)        0.383     2.752    n_0_tm3_vidout_red[9]_i_1
                         FDRE                                         r  tm3_vidout_green_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500 r  
                                                      0.000     1.500 r  tm3_clk_v0
                         net (fo=0)                   0.000     1.500    tm3_clk_v0_IBUF_inst/I
                                                                      r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     1.719 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.719    tm3_clk_v0_IBUF_inst/OUT
                                                                      r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.719 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     1.976    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.059     2.035 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9452, unplaced)      0.256     2.291    tm3_clk_v0_IBUF_BUFG
                                                                      r  tm3_vidout_green_reg[3]/C
                         clock pessimism              0.331     2.622    
                         clock uncertainty           -0.035     2.587    
                         FDRE (Setup_FDRE_C_R)       -0.068     2.519    tm3_vidout_green_reg[3]
  -------------------------------------------------------------------
                         required time                          2.519    
                         arrival time                          -2.752    
  -------------------------------------------------------------------
                         slack                                 -0.233    

Slack (VIOLATED) :        -0.233ns  (required time - arrival time)
  Source:                 x_reg_l_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            tm3_vidout_green_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.616ns  (logic 0.544ns (33.663%)  route 1.072ns (66.337%))
  Logic Levels:           3  (CARRY8=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.791ns = ( 2.291 - 1.500 ) 
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
                                                                      r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.529     0.529 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.529    tm3_clk_v0_IBUF_inst/OUT
                                                                      r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.529 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.270     0.799    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.866 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9452, unplaced)      0.270     1.136    tm3_clk_v0_IBUF_BUFG
                                                                      r  x_reg_l_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     1.239 r  x_reg_l_reg[2]/Q
                         net (fo=4, unplaced)         0.275     1.514    x_reg_l[2]
                                                                      r  tm3_vidout_red[1]_i_12/I3
                         LUT4 (Prop_LUT4_I3_O)        0.093     1.607 r  tm3_vidout_red[1]_i_12/O
                         net (fo=1, unplaced)         0.389     1.996    n_0_tm3_vidout_red[1]_i_12
                                                                      r  tm3_vidout_red_reg[1]_i_2/DI[1]
                         CARRY8 (Prop_CARRY8_DI[1]_CO[7])
                                                      0.314     2.310 r  tm3_vidout_red_reg[1]_i_2/CO[7]
                         net (fo=2, unplaced)         0.025     2.335    tm3_vidout_red40_in
                                                                      r  tm3_vidout_red[9]_i_1/I3
                         LUT5 (Prop_LUT5_I3_O)        0.034     2.369 r  tm3_vidout_red[9]_i_1/O
                         net (fo=24, unplaced)        0.383     2.752    n_0_tm3_vidout_red[9]_i_1
                         FDRE                                         r  tm3_vidout_green_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500 r  
                                                      0.000     1.500 r  tm3_clk_v0
                         net (fo=0)                   0.000     1.500    tm3_clk_v0_IBUF_inst/I
                                                                      r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     1.719 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.719    tm3_clk_v0_IBUF_inst/OUT
                                                                      r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.719 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     1.976    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.059     2.035 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9452, unplaced)      0.256     2.291    tm3_clk_v0_IBUF_BUFG
                                                                      r  tm3_vidout_green_reg[4]/C
                         clock pessimism              0.331     2.622    
                         clock uncertainty           -0.035     2.587    
                         FDRE (Setup_FDRE_C_R)       -0.068     2.519    tm3_vidout_green_reg[4]
  -------------------------------------------------------------------
                         required time                          2.519    
                         arrival time                          -2.752    
  -------------------------------------------------------------------
                         slack                                 -0.233    

Slack (VIOLATED) :        -0.233ns  (required time - arrival time)
  Source:                 x_reg_l_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            tm3_vidout_green_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.616ns  (logic 0.544ns (33.663%)  route 1.072ns (66.337%))
  Logic Levels:           3  (CARRY8=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.791ns = ( 2.291 - 1.500 ) 
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
                                                                      r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.529     0.529 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.529    tm3_clk_v0_IBUF_inst/OUT
                                                                      r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.529 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.270     0.799    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.866 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9452, unplaced)      0.270     1.136    tm3_clk_v0_IBUF_BUFG
                                                                      r  x_reg_l_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     1.239 r  x_reg_l_reg[2]/Q
                         net (fo=4, unplaced)         0.275     1.514    x_reg_l[2]
                                                                      r  tm3_vidout_red[1]_i_12/I3
                         LUT4 (Prop_LUT4_I3_O)        0.093     1.607 r  tm3_vidout_red[1]_i_12/O
                         net (fo=1, unplaced)         0.389     1.996    n_0_tm3_vidout_red[1]_i_12
                                                                      r  tm3_vidout_red_reg[1]_i_2/DI[1]
                         CARRY8 (Prop_CARRY8_DI[1]_CO[7])
                                                      0.314     2.310 r  tm3_vidout_red_reg[1]_i_2/CO[7]
                         net (fo=2, unplaced)         0.025     2.335    tm3_vidout_red40_in
                                                                      r  tm3_vidout_red[9]_i_1/I3
                         LUT5 (Prop_LUT5_I3_O)        0.034     2.369 r  tm3_vidout_red[9]_i_1/O
                         net (fo=24, unplaced)        0.383     2.752    n_0_tm3_vidout_red[9]_i_1
                         FDRE                                         r  tm3_vidout_green_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500 r  
                                                      0.000     1.500 r  tm3_clk_v0
                         net (fo=0)                   0.000     1.500    tm3_clk_v0_IBUF_inst/I
                                                                      r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     1.719 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.719    tm3_clk_v0_IBUF_inst/OUT
                                                                      r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.719 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     1.976    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.059     2.035 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9452, unplaced)      0.256     2.291    tm3_clk_v0_IBUF_BUFG
                                                                      r  tm3_vidout_green_reg[5]/C
                         clock pessimism              0.331     2.622    
                         clock uncertainty           -0.035     2.587    
                         FDRE (Setup_FDRE_C_R)       -0.068     2.519    tm3_vidout_green_reg[5]
  -------------------------------------------------------------------
                         required time                          2.519    
                         arrival time                          -2.752    
  -------------------------------------------------------------------
                         slack                                 -0.233    

Slack (VIOLATED) :        -0.233ns  (required time - arrival time)
  Source:                 x_reg_l_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            tm3_vidout_green_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.616ns  (logic 0.544ns (33.663%)  route 1.072ns (66.337%))
  Logic Levels:           3  (CARRY8=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.791ns = ( 2.291 - 1.500 ) 
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
                                                                      r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.529     0.529 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.529    tm3_clk_v0_IBUF_inst/OUT
                                                                      r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.529 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.270     0.799    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.866 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9452, unplaced)      0.270     1.136    tm3_clk_v0_IBUF_BUFG
                                                                      r  x_reg_l_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     1.239 r  x_reg_l_reg[2]/Q
                         net (fo=4, unplaced)         0.275     1.514    x_reg_l[2]
                                                                      r  tm3_vidout_red[1]_i_12/I3
                         LUT4 (Prop_LUT4_I3_O)        0.093     1.607 r  tm3_vidout_red[1]_i_12/O
                         net (fo=1, unplaced)         0.389     1.996    n_0_tm3_vidout_red[1]_i_12
                                                                      r  tm3_vidout_red_reg[1]_i_2/DI[1]
                         CARRY8 (Prop_CARRY8_DI[1]_CO[7])
                                                      0.314     2.310 r  tm3_vidout_red_reg[1]_i_2/CO[7]
                         net (fo=2, unplaced)         0.025     2.335    tm3_vidout_red40_in
                                                                      r  tm3_vidout_red[9]_i_1/I3
                         LUT5 (Prop_LUT5_I3_O)        0.034     2.369 r  tm3_vidout_red[9]_i_1/O
                         net (fo=24, unplaced)        0.383     2.752    n_0_tm3_vidout_red[9]_i_1
                         FDRE                                         r  tm3_vidout_green_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500 r  
                                                      0.000     1.500 r  tm3_clk_v0
                         net (fo=0)                   0.000     1.500    tm3_clk_v0_IBUF_inst/I
                                                                      r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     1.719 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.719    tm3_clk_v0_IBUF_inst/OUT
                                                                      r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.719 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     1.976    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.059     2.035 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9452, unplaced)      0.256     2.291    tm3_clk_v0_IBUF_BUFG
                                                                      r  tm3_vidout_green_reg[6]/C
                         clock pessimism              0.331     2.622    
                         clock uncertainty           -0.035     2.587    
                         FDRE (Setup_FDRE_C_R)       -0.068     2.519    tm3_vidout_green_reg[6]
  -------------------------------------------------------------------
                         required time                          2.519    
                         arrival time                          -2.752    
  -------------------------------------------------------------------
                         slack                                 -0.233    

Slack (VIOLATED) :        -0.233ns  (required time - arrival time)
  Source:                 x_reg_l_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            tm3_vidout_green_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.616ns  (logic 0.544ns (33.663%)  route 1.072ns (66.337%))
  Logic Levels:           3  (CARRY8=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.791ns = ( 2.291 - 1.500 ) 
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
                                                                      r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.529     0.529 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.529    tm3_clk_v0_IBUF_inst/OUT
                                                                      r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.529 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.270     0.799    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.866 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9452, unplaced)      0.270     1.136    tm3_clk_v0_IBUF_BUFG
                                                                      r  x_reg_l_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     1.239 r  x_reg_l_reg[2]/Q
                         net (fo=4, unplaced)         0.275     1.514    x_reg_l[2]
                                                                      r  tm3_vidout_red[1]_i_12/I3
                         LUT4 (Prop_LUT4_I3_O)        0.093     1.607 r  tm3_vidout_red[1]_i_12/O
                         net (fo=1, unplaced)         0.389     1.996    n_0_tm3_vidout_red[1]_i_12
                                                                      r  tm3_vidout_red_reg[1]_i_2/DI[1]
                         CARRY8 (Prop_CARRY8_DI[1]_CO[7])
                                                      0.314     2.310 r  tm3_vidout_red_reg[1]_i_2/CO[7]
                         net (fo=2, unplaced)         0.025     2.335    tm3_vidout_red40_in
                                                                      r  tm3_vidout_red[9]_i_1/I3
                         LUT5 (Prop_LUT5_I3_O)        0.034     2.369 r  tm3_vidout_red[9]_i_1/O
                         net (fo=24, unplaced)        0.383     2.752    n_0_tm3_vidout_red[9]_i_1
                         FDRE                                         r  tm3_vidout_green_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500 r  
                                                      0.000     1.500 r  tm3_clk_v0
                         net (fo=0)                   0.000     1.500    tm3_clk_v0_IBUF_inst/I
                                                                      r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     1.719 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.719    tm3_clk_v0_IBUF_inst/OUT
                                                                      r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.719 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     1.976    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.059     2.035 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9452, unplaced)      0.256     2.291    tm3_clk_v0_IBUF_BUFG
                                                                      r  tm3_vidout_green_reg[7]/C
                         clock pessimism              0.331     2.622    
                         clock uncertainty           -0.035     2.587    
                         FDRE (Setup_FDRE_C_R)       -0.068     2.519    tm3_vidout_green_reg[7]
  -------------------------------------------------------------------
                         required time                          2.519    
                         arrival time                          -2.752    
  -------------------------------------------------------------------
                         slack                                 -0.233    

Slack (VIOLATED) :        -0.233ns  (required time - arrival time)
  Source:                 x_reg_l_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            tm3_vidout_green_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.616ns  (logic 0.544ns (33.663%)  route 1.072ns (66.337%))
  Logic Levels:           3  (CARRY8=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.791ns = ( 2.291 - 1.500 ) 
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
                                                                      r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.529     0.529 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.529    tm3_clk_v0_IBUF_inst/OUT
                                                                      r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.529 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.270     0.799    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.866 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9452, unplaced)      0.270     1.136    tm3_clk_v0_IBUF_BUFG
                                                                      r  x_reg_l_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     1.239 r  x_reg_l_reg[2]/Q
                         net (fo=4, unplaced)         0.275     1.514    x_reg_l[2]
                                                                      r  tm3_vidout_red[1]_i_12/I3
                         LUT4 (Prop_LUT4_I3_O)        0.093     1.607 r  tm3_vidout_red[1]_i_12/O
                         net (fo=1, unplaced)         0.389     1.996    n_0_tm3_vidout_red[1]_i_12
                                                                      r  tm3_vidout_red_reg[1]_i_2/DI[1]
                         CARRY8 (Prop_CARRY8_DI[1]_CO[7])
                                                      0.314     2.310 r  tm3_vidout_red_reg[1]_i_2/CO[7]
                         net (fo=2, unplaced)         0.025     2.335    tm3_vidout_red40_in
                                                                      r  tm3_vidout_red[9]_i_1/I3
                         LUT5 (Prop_LUT5_I3_O)        0.034     2.369 r  tm3_vidout_red[9]_i_1/O
                         net (fo=24, unplaced)        0.383     2.752    n_0_tm3_vidout_red[9]_i_1
                         FDRE                                         r  tm3_vidout_green_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500 r  
                                                      0.000     1.500 r  tm3_clk_v0
                         net (fo=0)                   0.000     1.500    tm3_clk_v0_IBUF_inst/I
                                                                      r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     1.719 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.719    tm3_clk_v0_IBUF_inst/OUT
                                                                      r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.719 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     1.976    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.059     2.035 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9452, unplaced)      0.256     2.291    tm3_clk_v0_IBUF_BUFG
                                                                      r  tm3_vidout_green_reg[8]/C
                         clock pessimism              0.331     2.622    
                         clock uncertainty           -0.035     2.587    
                         FDRE (Setup_FDRE_C_R)       -0.068     2.519    tm3_vidout_green_reg[8]
  -------------------------------------------------------------------
                         required time                          2.519    
                         arrival time                          -2.752    
  -------------------------------------------------------------------
                         slack                                 -0.233    

Slack (VIOLATED) :        -0.233ns  (required time - arrival time)
  Source:                 x_reg_l_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            tm3_vidout_green_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.616ns  (logic 0.544ns (33.663%)  route 1.072ns (66.337%))
  Logic Levels:           3  (CARRY8=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.791ns = ( 2.291 - 1.500 ) 
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
                                                                      r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.529     0.529 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.529    tm3_clk_v0_IBUF_inst/OUT
                                                                      r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.529 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.270     0.799    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.866 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9452, unplaced)      0.270     1.136    tm3_clk_v0_IBUF_BUFG
                                                                      r  x_reg_l_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     1.239 r  x_reg_l_reg[2]/Q
                         net (fo=4, unplaced)         0.275     1.514    x_reg_l[2]
                                                                      r  tm3_vidout_red[1]_i_12/I3
                         LUT4 (Prop_LUT4_I3_O)        0.093     1.607 r  tm3_vidout_red[1]_i_12/O
                         net (fo=1, unplaced)         0.389     1.996    n_0_tm3_vidout_red[1]_i_12
                                                                      r  tm3_vidout_red_reg[1]_i_2/DI[1]
                         CARRY8 (Prop_CARRY8_DI[1]_CO[7])
                                                      0.314     2.310 r  tm3_vidout_red_reg[1]_i_2/CO[7]
                         net (fo=2, unplaced)         0.025     2.335    tm3_vidout_red40_in
                                                                      r  tm3_vidout_red[9]_i_1/I3
                         LUT5 (Prop_LUT5_I3_O)        0.034     2.369 r  tm3_vidout_red[9]_i_1/O
                         net (fo=24, unplaced)        0.383     2.752    n_0_tm3_vidout_red[9]_i_1
                         FDRE                                         r  tm3_vidout_green_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500 r  
                                                      0.000     1.500 r  tm3_clk_v0
                         net (fo=0)                   0.000     1.500    tm3_clk_v0_IBUF_inst/I
                                                                      r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     1.719 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.719    tm3_clk_v0_IBUF_inst/OUT
                                                                      r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.719 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     1.976    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.059     2.035 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9452, unplaced)      0.256     2.291    tm3_clk_v0_IBUF_BUFG
                                                                      r  tm3_vidout_green_reg[9]/C
                         clock pessimism              0.331     2.622    
                         clock uncertainty           -0.035     2.587    
                         FDRE (Setup_FDRE_C_R)       -0.068     2.519    tm3_vidout_green_reg[9]
  -------------------------------------------------------------------
                         required time                          2.519    
                         arrival time                          -2.752    
  -------------------------------------------------------------------
                         slack                                 -0.233    

Slack (VIOLATED) :        -0.120ns  (required time - arrival time)
  Source:                 x_reg_l_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            tm3_vidout_red_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.503ns  (logic 0.544ns (36.198%)  route 0.959ns (63.802%))
  Logic Levels:           3  (CARRY8=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.791ns = ( 2.291 - 1.500 ) 
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
                                                                      r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.529     0.529 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.529    tm3_clk_v0_IBUF_inst/OUT
                                                                      r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.529 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.270     0.799    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.866 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9452, unplaced)      0.270     1.136    tm3_clk_v0_IBUF_BUFG
                                                                      r  x_reg_l_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     1.239 r  x_reg_l_reg[2]/Q
                         net (fo=4, unplaced)         0.275     1.514    x_reg_l[2]
                                                                      r  tm3_vidout_red[1]_i_12/I3
                         LUT4 (Prop_LUT4_I3_O)        0.093     1.607 r  tm3_vidout_red[1]_i_12/O
                         net (fo=1, unplaced)         0.389     1.996    n_0_tm3_vidout_red[1]_i_12
                                                                      r  tm3_vidout_red_reg[1]_i_2/DI[1]
                         CARRY8 (Prop_CARRY8_DI[1]_CO[7])
                                                      0.314     2.310 r  tm3_vidout_red_reg[1]_i_2/CO[7]
                         net (fo=2, unplaced)         0.025     2.335    tm3_vidout_red40_in
                                                                      r  tm3_vidout_red[9]_i_1/I3
                         LUT5 (Prop_LUT5_I3_O)        0.034     2.369 r  tm3_vidout_red[9]_i_1/O
                         net (fo=24, unplaced)        0.270     2.638    n_0_tm3_vidout_red[9]_i_1
                         FDSE                                         r  tm3_vidout_red_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500 r  
                                                      0.000     1.500 r  tm3_clk_v0
                         net (fo=0)                   0.000     1.500    tm3_clk_v0_IBUF_inst/I
                                                                      r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     1.719 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.719    tm3_clk_v0_IBUF_inst/OUT
                                                                      r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.719 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     1.976    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.059     2.035 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9452, unplaced)      0.256     2.291    tm3_clk_v0_IBUF_BUFG
                                                                      r  tm3_vidout_red_reg[2]/C
                         clock pessimism              0.331     2.622    
                         clock uncertainty           -0.035     2.587    
                         FDSE (Setup_FDSE_C_S)       -0.068     2.519    tm3_vidout_red_reg[2]
  -------------------------------------------------------------------
                         required time                          2.519    
                         arrival time                          -2.638    
  -------------------------------------------------------------------
                         slack                                 -0.120    

Slack (VIOLATED) :        -0.120ns  (required time - arrival time)
  Source:                 x_reg_l_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            tm3_vidout_red_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (tm3_clk_v0 rise@1.500ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.503ns  (logic 0.544ns (36.198%)  route 0.959ns (63.802%))
  Logic Levels:           3  (CARRY8=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.791ns = ( 2.291 - 1.500 ) 
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
                                                                      r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.529     0.529 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.529    tm3_clk_v0_IBUF_inst/OUT
                                                                      r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.529 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.270     0.799    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.866 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9452, unplaced)      0.270     1.136    tm3_clk_v0_IBUF_BUFG
                                                                      r  x_reg_l_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     1.239 r  x_reg_l_reg[2]/Q
                         net (fo=4, unplaced)         0.275     1.514    x_reg_l[2]
                                                                      r  tm3_vidout_red[1]_i_12/I3
                         LUT4 (Prop_LUT4_I3_O)        0.093     1.607 r  tm3_vidout_red[1]_i_12/O
                         net (fo=1, unplaced)         0.389     1.996    n_0_tm3_vidout_red[1]_i_12
                                                                      r  tm3_vidout_red_reg[1]_i_2/DI[1]
                         CARRY8 (Prop_CARRY8_DI[1]_CO[7])
                                                      0.314     2.310 r  tm3_vidout_red_reg[1]_i_2/CO[7]
                         net (fo=2, unplaced)         0.025     2.335    tm3_vidout_red40_in
                                                                      r  tm3_vidout_red[9]_i_1/I3
                         LUT5 (Prop_LUT5_I3_O)        0.034     2.369 r  tm3_vidout_red[9]_i_1/O
                         net (fo=24, unplaced)        0.270     2.638    n_0_tm3_vidout_red[9]_i_1
                         FDSE                                         r  tm3_vidout_red_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      1.500     1.500 r  
                                                      0.000     1.500 r  tm3_clk_v0
                         net (fo=0)                   0.000     1.500    tm3_clk_v0_IBUF_inst/I
                                                                      r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     1.719 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.719    tm3_clk_v0_IBUF_inst/OUT
                                                                      r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.719 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     1.976    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.059     2.035 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=9452, unplaced)      0.256     2.291    tm3_clk_v0_IBUF_BUFG
                                                                      r  tm3_vidout_red_reg[3]/C
                         clock pessimism              0.331     2.622    
                         clock uncertainty           -0.035     2.587    
                         FDSE (Setup_FDSE_C_S)       -0.068     2.519    tm3_vidout_red_reg[3]
  -------------------------------------------------------------------
                         required time                          2.519    
                         arrival time                          -2.638    
  -------------------------------------------------------------------
                         slack                                 -0.120    




