

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Thu Feb 23 14:23:49 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.339 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        8|        8| 40.000 ns | 40.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                         |                              |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                 Instance                |            Module            |   min   |   max   |    min    |    max    | min | max |   Type   |
        +-----------------------------------------+------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_241  |sin_lut_ap_fixed_9_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_246  |sin_lut_ap_fixed_9_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_251  |sin_lut_ap_fixed_9_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_256  |sin_lut_ap_fixed_9_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_261  |sin_lut_ap_fixed_9_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_266  |sin_lut_ap_fixed_9_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_271  |sin_lut_ap_fixed_9_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_276  |sin_lut_ap_fixed_9_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_281  |sin_lut_ap_fixed_9_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_286  |sin_lut_ap_fixed_9_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_291  |sin_lut_ap_fixed_9_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_296  |sin_lut_ap_fixed_9_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_301  |sin_lut_ap_fixed_9_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_306  |sin_lut_ap_fixed_9_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_311  |sin_lut_ap_fixed_9_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_316  |sin_lut_ap_fixed_9_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_321  |sin_lut_ap_fixed_9_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        +-----------------------------------------+------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|     17|        -|        -|    -|
|Expression           |        -|      0|        0|      865|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        0|     17|    11747|    21743|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       36|    -|
|Register             |        0|      -|      917|      192|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|     34|    12664|    22836|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      1|        1|        5|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |        1|    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------+------------------------------+---------+-------+-----+------+-----+
    |                 Instance                |            Module            | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +-----------------------------------------+------------------------------+---------+-------+-----+------+-----+
    |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_241  |sin_lut_ap_fixed_9_6_5_3_0_s  |        0|      1|  691|  1279|    0|
    |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_246  |sin_lut_ap_fixed_9_6_5_3_0_s  |        0|      1|  691|  1279|    0|
    |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_251  |sin_lut_ap_fixed_9_6_5_3_0_s  |        0|      1|  691|  1279|    0|
    |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_256  |sin_lut_ap_fixed_9_6_5_3_0_s  |        0|      1|  691|  1279|    0|
    |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_261  |sin_lut_ap_fixed_9_6_5_3_0_s  |        0|      1|  691|  1279|    0|
    |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_266  |sin_lut_ap_fixed_9_6_5_3_0_s  |        0|      1|  691|  1279|    0|
    |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_271  |sin_lut_ap_fixed_9_6_5_3_0_s  |        0|      1|  691|  1279|    0|
    |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_276  |sin_lut_ap_fixed_9_6_5_3_0_s  |        0|      1|  691|  1279|    0|
    |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_281  |sin_lut_ap_fixed_9_6_5_3_0_s  |        0|      1|  691|  1279|    0|
    |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_286  |sin_lut_ap_fixed_9_6_5_3_0_s  |        0|      1|  691|  1279|    0|
    |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_291  |sin_lut_ap_fixed_9_6_5_3_0_s  |        0|      1|  691|  1279|    0|
    |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_296  |sin_lut_ap_fixed_9_6_5_3_0_s  |        0|      1|  691|  1279|    0|
    |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_301  |sin_lut_ap_fixed_9_6_5_3_0_s  |        0|      1|  691|  1279|    0|
    |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_306  |sin_lut_ap_fixed_9_6_5_3_0_s  |        0|      1|  691|  1279|    0|
    |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_311  |sin_lut_ap_fixed_9_6_5_3_0_s  |        0|      1|  691|  1279|    0|
    |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_316  |sin_lut_ap_fixed_9_6_5_3_0_s  |        0|      1|  691|  1279|    0|
    |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_321  |sin_lut_ap_fixed_9_6_5_3_0_s  |        0|      1|  691|  1279|    0|
    +-----------------------------------------+------------------------------+---------+-------+-----+------+-----+
    |Total                                    |                              |        0|     17|11747| 21743|    0|
    +-----------------------------------------+------------------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    +-----------------------------------------------------+-------------------------------------------------+---------------------+
    |                       Instance                      |                      Module                     |      Expression     |
    +-----------------------------------------------------+-------------------------------------------------+---------------------+
    |myproject_am_addmul_10s_9s_7s_18_1_1_U20             |myproject_am_addmul_10s_9s_7s_18_1_1             |    i0 * (i1 + i2)   |
    |myproject_am_addmul_4s_6s_12s_19_1_1_U21             |myproject_am_addmul_4s_6s_12s_19_1_1             |    (i0 + i1) * i2   |
    |myproject_am_addmul_5s_5s_6s_12_1_1_U19              |myproject_am_addmul_5s_5s_6s_12_1_1              |    (i0 + i1) * i2   |
    |myproject_ama_submul_sub_18s_16s_10s_20s_24_1_1_U18  |myproject_ama_submul_sub_18s_16s_10s_20s_24_1_1  | i0 * (i1 - i2) - i3 |
    |myproject_mac_muladd_10ns_9s_15s_15_1_1_U16          |myproject_mac_muladd_10ns_9s_15s_15_1_1          |     i0 + i1 * i2    |
    |myproject_mac_muladd_5s_18s_13s_18_1_1_U23           |myproject_mac_muladd_5s_18s_13s_18_1_1           |     i0 + i1 * i2    |
    |myproject_mac_muladd_5s_19s_16s_20_1_1_U24           |myproject_mac_muladd_5s_19s_16s_20_1_1           |     i0 + i1 * i2    |
    |myproject_mac_muladd_5s_5s_13s_14_1_1_U22            |myproject_mac_muladd_5s_5s_13s_14_1_1            |     i0 * i0 + i1    |
    |myproject_mac_muladd_5s_5s_5s_10_1_1_U17             |myproject_mac_muladd_5s_5s_5s_10_1_1             |     i0 + i1 * i1    |
    |myproject_mac_muladd_7s_14s_13s_18_1_1_U25           |myproject_mac_muladd_7s_14s_13s_18_1_1           |     i0 + i1 * i2    |
    |myproject_mac_muladd_9ns_9s_15s_15_1_1_U15           |myproject_mac_muladd_9ns_9s_15s_15_1_1           |     i0 + i1 * i2    |
    |myproject_mac_muladd_9s_15s_15ns_15_1_1_U9           |myproject_mac_muladd_9s_15s_15ns_15_1_1          |     i0 * i1 + i2    |
    |myproject_mac_muladd_9s_9s_7s_12_1_1_U13             |myproject_mac_muladd_9s_9s_7s_12_1_1             |     i0 + i1 * i1    |
    |myproject_mul_mul_13s_13s_21_1_1_U10                 |myproject_mul_mul_13s_13s_21_1_1                 |       i0 * i0       |
    |myproject_mul_mul_13s_13s_21_1_1_U12                 |myproject_mul_mul_13s_13s_21_1_1                 |       i0 * i0       |
    |myproject_mul_mul_6ns_15s_15_1_1_U11                 |myproject_mul_mul_6ns_15s_15_1_1                 |       i0 * i1       |
    |myproject_mul_mul_6ns_21s_21_1_1_U14                 |myproject_mul_mul_6ns_21s_21_1_1                 |       i0 * i1       |
    +-----------------------------------------------------+-------------------------------------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------------+----------+-------+---+----+------------+------------+
    |                  Variable Name                  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_1189_p1                                   |     *    |      0|  0|  49|           9|           9|
    |mul_ln1192_8_fu_452_p2                           |     *    |      0|  0|  49|           9|           9|
    |mul_ln700_2_fu_1204_p1                           |     *    |      0|  0|  49|           9|           9|
    |r_V_20_fu_1031_p2                                |     *    |      0|  0|  17|           5|           5|
    |add_ln1192_13_fu_543_p2                          |     +    |      0|  0|  19|           7|          13|
    |add_ln1192_15_fu_967_p2                          |     +    |      0|  0|  19|          18|          18|
    |add_ln1192_16_fu_985_p2                          |     +    |      0|  0|  19|          18|          18|
    |add_ln1192_19_fu_1101_p2                         |     +    |      0|  0|  15|           7|           7|
    |add_ln1192_20_fu_1091_p2                         |     +    |      0|  0|  15|           5|           6|
    |add_ln1192_26_fu_580_p2                          |     +    |      0|  0|  19|          12|          12|
    |add_ln1192_27_fu_574_p2                          |     +    |      0|  0|  19|           8|          12|
    |add_ln1192_28_fu_607_p2                          |     +    |      0|  0|  19|           7|          13|
    |add_ln1192_3_fu_700_p2                           |     +    |      0|  0|  19|          12|          12|
    |add_ln1192_6_fu_723_p2                           |     +    |      0|  0|  19|          12|          12|
    |add_ln1192_7_fu_476_p2                           |     +    |      0|  0|  19|           6|          12|
    |add_ln1192_fu_828_p2                             |     +    |      0|  0|  19|           5|          10|
    |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_306_input_V  |     +    |      0|  0|  16|           4|           9|
    |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_311_input_V  |     +    |      0|  0|  16|           4|           9|
    |grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_321_input_V  |     +    |      0|  0|  16|           9|           9|
    |r_V_15_fu_517_p2                                 |     +    |      0|  0|  19|          12|          12|
    |r_V_16_fu_523_p2                                 |     +    |      0|  0|  19|          12|          12|
    |r_V_22_fu_627_p2                                 |     +    |      0|  0|  28|          21|          21|
    |ret_V_19_fu_1135_p2                              |     +    |      0|  0|  19|           9|          14|
    |ret_V_24_fu_1056_p2                              |     +    |      0|  0|  15|           1|           7|
    |ret_V_29_fu_706_p2                               |     +    |      0|  0|  19|           6|          12|
    |ret_V_31_fu_741_p2                               |     +    |      0|  0|  19|           8|          12|
    |ret_V_33_fu_758_p2                               |     +    |      0|  0|  19|           8|          12|
    |ret_V_34_fu_949_p2                               |     +    |      0|  0|  19|          18|          18|
    |ret_V_36_fu_991_p2                               |     +    |      0|  0|  19|          13|          18|
    |ret_V_38_fu_1013_p2                              |     +    |      0|  0|  17|          10|          10|
    |ret_V_40_fu_1130_p2                              |     +    |      0|  0|  19|          14|          14|
    |ret_V_8_fu_899_p2                                |     +    |      0|  0|  15|           5|           6|
    |r_V_14_fu_920_p2                                 |     -    |      0|  0|  18|           1|          11|
    |r_V_19_fu_1022_p2                                |     -    |      0|  0|  15|           1|           6|
    |r_V_21_fu_601_p2                                 |     -    |      0|  0|  19|          13|          13|
    |ret_V_26_fu_370_p2                               |     -    |      0|  0|  19|          12|          12|
    |ret_V_28_fu_822_p2                               |     -    |      0|  0|  19|          10|          10|
    |ret_V_35_fu_537_p2                               |     -    |      0|  0|  19|          13|          13|
    |ret_V_43_fu_842_p2                               |     -    |      0|  0|  15|           6|           6|
    |sub_ln1192_1_fu_694_p2                           |     -    |      0|  0|  19|          12|          12|
    |sub_ln1192_2_fu_735_p2                           |     -    |      0|  0|  19|          12|          12|
    |sub_ln1192_fu_670_p2                             |     -    |      0|  0|  19|          12|          12|
    |ap_block_pp0_stage0_01001                        |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0                 |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                                    |    xor   |      0|  0|   2|           1|           2|
    +-------------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                            |          |      0|  0| 865|         398|         483|
    +-------------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |x_V_ap_vld_in_sig  |   9|          2|    1|          2|
    |x_V_ap_vld_preg    |   9|          2|    1|          2|
    |x_V_blk_n          |   9|          2|    1|          2|
    |x_V_in_sig         |   9|          2|  144|        288|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  36|          8|  147|        294|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+-----+----+-----+-----------+
    |                 Name                 |  FF | LUT| Bits| Const Bits|
    +--------------------------------------+-----+----+-----+-----------+
    |add_ln1192_19_reg_1555                |    7|   0|    7|          0|
    |add_ln1192_reg_1489                   |   10|   0|   10|          0|
    |add_ln700_reg_1438                    |   15|   0|   15|          0|
    |ap_CS_fsm                             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8               |    1|   0|    1|          0|
    |mul_ln1118_reg_1388                   |   21|   0|   21|          0|
    |mul_ln1192_2_reg_1550                 |   19|   0|   19|          0|
    |mul_ln1192_6_reg_1540                 |   18|   0|   18|          0|
    |mul_ln1192_8_reg_1372                 |   12|   0|   12|          0|
    |mul_ln700_2_reg_1393                  |   15|   0|   15|          0|
    |p_0_reg_1545                          |    5|   0|    5|          0|
    |p_1_reg_1478                          |    5|   0|    5|          0|
    |p_1_reg_1478_pp0_iter5_reg            |    5|   0|    5|          0|
    |p_5_reg_1468                          |    5|   0|    5|          0|
    |p_6_reg_1524                          |    5|   0|    5|          0|
    |p_6_reg_1524_pp0_iter7_reg            |    5|   0|    5|          0|
    |p_Val2_10_reg_1325                    |    9|   0|    9|          0|
    |p_Val2_1_reg_1346                     |    9|   0|    9|          0|
    |p_Val2_2_reg_1359                     |    9|   0|    9|          0|
    |p_Val2_4_reg_1494                     |    5|   0|    5|          0|
    |p_Val2_5_reg_1499                     |    5|   0|    5|          0|
    |p_Val2_8_reg_1473                     |    5|   0|    5|          0|
    |p_Val2_8_reg_1473_pp0_iter5_reg       |    5|   0|    5|          0|
    |p_Val2_s_26_reg_1504                  |    5|   0|    5|          0|
    |p_Val2_s_reg_1333                     |    9|   0|    9|          0|
    |p_s_reg_1463                          |    5|   0|    5|          0|
    |r_V_reg_1519                          |   12|   0|   12|          0|
    |ret_V_19_reg_1560                     |   14|   0|   14|          0|
    |ret_V_38_reg_1535                     |   10|   0|   10|          0|
    |ret_V_43_reg_1509                     |    6|   0|    6|          0|
    |ret_V_reg_1483                        |   10|   0|   10|          0|
    |sext_ln1118_8_reg_1383                |   15|   0|   15|          0|
    |tmp_s_reg_1351                        |    9|   0|    9|          0|
    |trunc_ln708_12_reg_1408               |    9|   0|    9|          0|
    |trunc_ln708_13_reg_1413               |    9|   0|    9|          0|
    |trunc_ln708_14_reg_1565               |    9|   0|    9|          0|
    |trunc_ln708_1_reg_1367                |    9|   0|    9|          0|
    |trunc_ln708_3_reg_1514                |    9|   0|    9|          0|
    |trunc_ln708_3_reg_1514_pp0_iter7_reg  |    9|   0|    9|          0|
    |trunc_ln708_8_reg_1433                |    9|   0|    9|          0|
    |trunc_ln708_9_reg_1530                |    9|   0|    9|          0|
    |trunc_ln708_9_reg_1530_pp0_iter7_reg  |    9|   0|    9|          0|
    |trunc_ln708_s_reg_1443                |    9|   0|    9|          0|
    |x_V_ap_vld_preg                       |    1|   0|    1|          0|
    |x_V_preg                              |  144|   0|  144|          0|
    |p_5_reg_1468                          |   64|  32|    5|          0|
    |p_Val2_10_reg_1325                    |   64|  32|    9|          0|
    |p_Val2_1_reg_1346                     |   64|  32|    9|          0|
    |p_Val2_2_reg_1359                     |   64|  32|    9|          0|
    |p_Val2_s_reg_1333                     |   64|  32|    9|          0|
    |tmp_s_reg_1351                        |   64|  32|    9|          0|
    +--------------------------------------+-----+----+-----+-----------+
    |Total                                 |  917| 192|  583|          0|
    +--------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   myproject  | return value |
|x_V_ap_vld    |  in |    1|   ap_vld   |      x_V     |    pointer   |
|x_V           |  in |  144|   ap_vld   |      x_V     |    pointer   |
|y_0_V         | out |    9|   ap_vld   |     y_0_V    |    pointer   |
|y_0_V_ap_vld  | out |    1|   ap_vld   |     y_0_V    |    pointer   |
|y_1_V         | out |    9|   ap_vld   |     y_1_V    |    pointer   |
|y_1_V_ap_vld  | out |    1|   ap_vld   |     y_1_V    |    pointer   |
|y_2_V         | out |    9|   ap_vld   |     y_2_V    |    pointer   |
|y_2_V_ap_vld  | out |    1|   ap_vld   |     y_2_V    |    pointer   |
|y_3_V         | out |    9|   ap_vld   |     y_3_V    |    pointer   |
|y_3_V_ap_vld  | out |    1|   ap_vld   |     y_3_V    |    pointer   |
|y_4_V         | out |    9|   ap_vld   |     y_4_V    |    pointer   |
|y_4_V_ap_vld  | out |    1|   ap_vld   |     y_4_V    |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.08>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_V_read = call i144 @_ssdm_op_Read.ap_vld.i144P(i144* %x_V)" [firmware/myproject.cpp:50]   --->   Operation 10 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_Val2_10 = call i9 @_ssdm_op_PartSelect.i9.i144.i32.i32(i144 %x_V_read, i32 27, i32 35)" [firmware/myproject.cpp:50]   --->   Operation 11 'partselect' 'p_Val2_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i9 %p_Val2_10 to i12" [firmware/myproject.cpp:50]   --->   Operation 12 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%r_V_12 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %p_Val2_10, i2 0)" [firmware/myproject.cpp:50]   --->   Operation 13 'bitconcatenate' 'r_V_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i11 %r_V_12 to i12" [firmware/myproject.cpp:50]   --->   Operation 14 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_Val2_s = call i9 @_ssdm_op_PartSelect.i9.i144.i32.i32(i144 %x_V_read, i32 126, i32 134)" [firmware/myproject.cpp:50]   --->   Operation 15 'partselect' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%lhs_V = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %p_Val2_s, i3 0)" [firmware/myproject.cpp:50]   --->   Operation 16 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.74ns)   --->   "%ret_V_26 = sub i12 %lhs_V, %sext_ln1118_1" [firmware/myproject.cpp:50]   --->   Operation 17 'sub' 'ret_V_26' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %ret_V_26, i32 3, i32 11)" [firmware/myproject.cpp:50]   --->   Operation 18 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [5/5] (2.53ns)   --->   "%p_s = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln)" [firmware/myproject.cpp:50]   --->   Operation 19 'call' 'p_s' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_Val2_1 = call i9 @_ssdm_op_PartSelect.i9.i144.i32.i32(i144 %x_V_read, i32 36, i32 44)" [firmware/myproject.cpp:50]   --->   Operation 20 'partselect' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i9 %p_Val2_1 to i15" [firmware/myproject.cpp:50]   --->   Operation 21 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_s = call i9 @_ssdm_op_PartSelect.i9.i144.i32.i32(i144 %x_V_read, i32 18, i32 26)" [firmware/myproject.cpp:50]   --->   Operation 22 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i9 %tmp_s to i15" [firmware/myproject.cpp:50]   --->   Operation 23 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.46ns)   --->   "%mul_ln1192 = mul i15 %sext_ln1118_2, %sext_ln1118_2" [firmware/myproject.cpp:50]   --->   Operation 24 'mul' 'mul_ln1192' <Predicate = true> <Delay = 1.46> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.49ns) (grouped into DSP with root node ret_V_27)   --->   "%mul_ln1192_1 = mul i15 %sext_ln1192, %mul_ln1192" [firmware/myproject.cpp:50]   --->   Operation 25 'mul' 'mul_ln1192_1' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_Val2_2 = call i9 @_ssdm_op_PartSelect.i9.i144.i32.i32(i144 %x_V_read, i32 135, i32 143)" [firmware/myproject.cpp:50]   --->   Operation 26 'partselect' 'p_Val2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%lhs_V_1 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %p_Val2_2, i6 0)" [firmware/myproject.cpp:50]   --->   Operation 27 'bitconcatenate' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_27 = add i15 %mul_ln1192_1, %lhs_V_1" [firmware/myproject.cpp:50]   --->   Operation 28 'add' 'ret_V_27' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %ret_V_27, i32 6, i32 14)" [firmware/myproject.cpp:50]   --->   Operation 29 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i9 %tmp_s to i12" [firmware/myproject.cpp:51]   --->   Operation 30 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.46ns)   --->   "%mul_ln1192_8 = mul i12 %sext_ln1118_3, %sext_ln1118_3" [firmware/myproject.cpp:51]   --->   Operation 31 'mul' 'mul_ln1192_8' <Predicate = true> <Delay = 1.46> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i144.i32.i32(i144 %x_V_read, i32 27, i32 34)" [firmware/myproject.cpp:51]   --->   Operation 32 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%r_V_s = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_1, i4 0)" [firmware/myproject.cpp:51]   --->   Operation 33 'bitconcatenate' 'r_V_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.74ns)   --->   "%add_ln1192_7 = add i12 -16, %r_V_s" [firmware/myproject.cpp:51]   --->   Operation 34 'add' 'add_ln1192_7' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln708_5 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %add_ln1192_7, i32 3, i32 11)" [firmware/myproject.cpp:51]   --->   Operation 35 'partselect' 'trunc_ln708_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [5/5] (2.53ns)   --->   "%p_5 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln708_5)" [firmware/myproject.cpp:51]   --->   Operation 36 'call' 'p_5' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i9 %p_Val2_s to i15" [firmware/myproject.cpp:52]   --->   Operation 37 'sext' 'sext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i9 %p_Val2_s to i13" [firmware/myproject.cpp:52]   --->   Operation 38 'sext' 'sext_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i9 %p_Val2_s to i12" [firmware/myproject.cpp:52]   --->   Operation 39 'sext' 'sext_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%shl_ln1118_8 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %p_Val2_s, i2 0)" [firmware/myproject.cpp:52]   --->   Operation 40 'bitconcatenate' 'shl_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i11 %shl_ln1118_8 to i12" [firmware/myproject.cpp:52]   --->   Operation 41 'sext' 'sext_ln1118_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.73ns)   --->   "%r_V_15 = add i12 %sext_ln1118_10, %sext_ln1118_11" [firmware/myproject.cpp:52]   --->   Operation 42 'add' 'r_V_15' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.73ns)   --->   "%r_V_16 = add i12 %sext_ln1118, %sext_ln1118_1" [firmware/myproject.cpp:52]   --->   Operation 43 'add' 'r_V_16' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln703_3 = sext i12 %r_V_15 to i13" [firmware/myproject.cpp:52]   --->   Operation 44 'sext' 'sext_ln703_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln703_4 = sext i12 %r_V_16 to i13" [firmware/myproject.cpp:52]   --->   Operation 45 'sext' 'sext_ln703_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_35 = sub i13 %sext_ln703_3, %sext_ln703_4" [firmware/myproject.cpp:52]   --->   Operation 46 'sub' 'ret_V_35' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 47 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln1192_13 = add i13 64, %ret_V_35" [firmware/myproject.cpp:52]   --->   Operation 47 'add' 'add_ln1192_13' <Predicate = true> <Delay = 0.73> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln1118_12 = sext i13 %add_ln1192_13 to i21" [firmware/myproject.cpp:52]   --->   Operation 48 'sext' 'sext_ln1118_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i21 %sext_ln1118_12, %sext_ln1118_12" [firmware/myproject.cpp:52]   --->   Operation 49 'mul' 'mul_ln1118' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 50 [1/1] (1.46ns)   --->   "%mul_ln700_1 = mul i15 %sext_ln1118_8, %sext_ln1118_8" [firmware/myproject.cpp:53]   --->   Operation 50 'mul' 'mul_ln700_1' <Predicate = true> <Delay = 1.46> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln700_2 = mul i15 26, %mul_ln700_1" [firmware/myproject.cpp:53]   --->   Operation 51 'mul' 'mul_ln700_2' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln708_10 = call i6 @_ssdm_op_PartSelect.i6.i144.i32.i32(i144 %x_V_read, i32 138, i32 143)" [firmware/myproject.cpp:54]   --->   Operation 52 'partselect' 'trunc_ln708_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln708 = sext i6 %trunc_ln708_10 to i9" [firmware/myproject.cpp:54]   --->   Operation 53 'sext' 'sext_ln708' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [5/5] (2.53ns)   --->   "%p_Val2_8 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %sext_ln708)" [firmware/myproject.cpp:54]   --->   Operation 54 'call' 'p_Val2_8' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_27 = add i12 -112, %r_V_s" [firmware/myproject.cpp:54]   --->   Operation 55 'add' 'add_ln1192_27' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 56 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln1192_26 = add i12 %lhs_V, %add_ln1192_27" [firmware/myproject.cpp:54]   --->   Operation 56 'add' 'add_ln1192_26' <Predicate = true> <Delay = 0.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln708_11 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %add_ln1192_26, i32 3, i32 11)" [firmware/myproject.cpp:54]   --->   Operation 57 'partselect' 'trunc_ln708_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [5/5] (2.53ns)   --->   "%p_1 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln708_11)" [firmware/myproject.cpp:54]   --->   Operation 58 'call' 'p_1' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln1118_15 = sext i12 %lhs_V to i13" [firmware/myproject.cpp:54]   --->   Operation 59 'sext' 'sext_ln1118_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%r_V_21 = sub i13 %sext_ln1118_15, %sext_ln1118_9" [firmware/myproject.cpp:54]   --->   Operation 60 'sub' 'r_V_21' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 61 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln1192_28 = add i13 64, %r_V_21" [firmware/myproject.cpp:54]   --->   Operation 61 'add' 'add_ln1192_28' <Predicate = true> <Delay = 0.73> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln1118_16 = sext i13 %add_ln1192_28 to i21" [firmware/myproject.cpp:54]   --->   Operation 62 'sext' 'sext_ln1118_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_4 = mul i21 %sext_ln1118_16, %sext_ln1118_16" [firmware/myproject.cpp:54]   --->   Operation 63 'mul' 'mul_ln1118_4' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node r_V_22)   --->   "%shl_ln1118 = shl i21 %mul_ln1118_4, 5" [firmware/myproject.cpp:54]   --->   Operation 64 'shl' 'shl_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node r_V_22)   --->   "%shl_ln1118_1 = shl i21 %mul_ln1118_4, 2" [firmware/myproject.cpp:54]   --->   Operation 65 'shl' 'shl_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.81ns) (out node of the LUT)   --->   "%r_V_22 = add i21 %shl_ln1118, %shl_ln1118_1" [firmware/myproject.cpp:54]   --->   Operation 66 'add' 'r_V_22' <Predicate = true> <Delay = 0.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln708_12 = call i9 @_ssdm_op_PartSelect.i9.i21.i32.i32(i21 %r_V_22, i32 12, i32 20)" [firmware/myproject.cpp:54]   --->   Operation 67 'partselect' 'trunc_ln708_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.49ns) (grouped into DSP with root node ret_V_42)   --->   "%mul_ln1192_5 = mul i12 %sext_ln1118, %sext_ln1118" [firmware/myproject.cpp:54]   --->   Operation 68 'mul' 'mul_ln1192_5' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 69 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_42 = add i12 -40, %mul_ln1192_5" [firmware/myproject.cpp:54]   --->   Operation 69 'add' 'ret_V_42' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln708_13 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %ret_V_42, i32 3, i32 11)" [firmware/myproject.cpp:54]   --->   Operation 70 'partselect' 'trunc_ln708_13' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.33>
ST_2 : Operation 71 [4/5] (4.33ns)   --->   "%p_s = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln)" [firmware/myproject.cpp:50]   --->   Operation 71 'call' 'p_s' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 72 [5/5] (2.53ns)   --->   "%p_Val2_3 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln708_1)" [firmware/myproject.cpp:50]   --->   Operation 72 'call' 'p_Val2_3' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%lhs_V_2 = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %p_Val2_2, i3 0)" [firmware/myproject.cpp:50]   --->   Operation 73 'bitconcatenate' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%shl_ln1118_3 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %p_Val2_2, i1 false)" [firmware/myproject.cpp:50]   --->   Operation 74 'bitconcatenate' 'shl_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i10 %shl_ln1118_3 to i12" [firmware/myproject.cpp:50]   --->   Operation 75 'sext' 'sext_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.74ns)   --->   "%sub_ln1192 = sub i12 %sext_ln1192_3, %lhs_V_2" [firmware/myproject.cpp:50]   --->   Operation 76 'sub' 'sub_ln1192' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%shl_ln1118_4 = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %tmp_s, i3 0)" [firmware/myproject.cpp:50]   --->   Operation 77 'bitconcatenate' 'shl_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%shl_ln1118_5 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_s, i1 false)" [firmware/myproject.cpp:50]   --->   Operation 78 'bitconcatenate' 'shl_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln1192_4 = sext i10 %shl_ln1118_5 to i12" [firmware/myproject.cpp:50]   --->   Operation 79 'sext' 'sext_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.74ns)   --->   "%sub_ln1192_1 = sub i12 %shl_ln1118_4, %sext_ln1192_4" [firmware/myproject.cpp:50]   --->   Operation 80 'sub' 'sub_ln1192_1' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_3 = add i12 %sub_ln1192_1, %sub_ln1192" [firmware/myproject.cpp:50]   --->   Operation 81 'add' 'add_ln1192_3' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 82 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%ret_V_29 = add i12 48, %add_ln1192_3" [firmware/myproject.cpp:50]   --->   Operation 82 'add' 'ret_V_29' <Predicate = true> <Delay = 0.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %ret_V_29, i32 3, i32 11)" [firmware/myproject.cpp:50]   --->   Operation 83 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [5/5] (2.53ns)   --->   "%p_Val2_4 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln708_2)" [firmware/myproject.cpp:50]   --->   Operation 84 'call' 'p_Val2_4' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 85 [5/5] (2.53ns)   --->   "%p_Val2_5 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %tmp_s)" [firmware/myproject.cpp:51]   --->   Operation 85 'call' 'p_Val2_5' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 86 [1/1] (0.74ns)   --->   "%add_ln1192_6 = add i12 %mul_ln1192_8, %lhs_V_2" [firmware/myproject.cpp:51]   --->   Operation 86 'add' 'add_ln1192_6' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%rhs_V_1 = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %p_Val2_10, i3 0)" [firmware/myproject.cpp:51]   --->   Operation 87 'bitconcatenate' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_2 = sub i12 %add_ln1192_6, %rhs_V_1" [firmware/myproject.cpp:51]   --->   Operation 88 'sub' 'sub_ln1192_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 89 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%ret_V_31 = add i12 -104, %sub_ln1192_2" [firmware/myproject.cpp:51]   --->   Operation 89 'add' 'ret_V_31' <Predicate = true> <Delay = 0.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %ret_V_31, i32 3, i32 11)" [firmware/myproject.cpp:51]   --->   Operation 90 'partselect' 'trunc_ln708_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [5/5] (2.53ns)   --->   "%p_Val2_s_26 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln708_4)" [firmware/myproject.cpp:51]   --->   Operation 91 'call' 'p_Val2_s_26' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 92 [4/5] (4.33ns)   --->   "%p_5 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln708_5)" [firmware/myproject.cpp:51]   --->   Operation 92 'call' 'p_5' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 93 [1/1] (0.74ns)   --->   "%ret_V_33 = add i12 -72, %mul_ln1192_8" [firmware/myproject.cpp:52]   --->   Operation 93 'add' 'ret_V_33' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln708_7 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %ret_V_33, i32 3, i32 11)" [firmware/myproject.cpp:52]   --->   Operation 94 'partselect' 'trunc_ln708_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [5/5] (2.53ns)   --->   "%p_064 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln708_7)" [firmware/myproject.cpp:52]   --->   Operation 95 'call' 'p_064' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 96 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_17 = mul i21 19, %mul_ln1118" [firmware/myproject.cpp:52]   --->   Operation 96 'mul' 'r_V_17' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln708_8 = call i9 @_ssdm_op_PartSelect.i9.i21.i32.i32(i21 %r_V_17, i32 12, i32 20)" [firmware/myproject.cpp:52]   --->   Operation 97 'partselect' 'trunc_ln708_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.49ns) (grouped into DSP with root node add_ln700)   --->   "%mul_ln700_3 = mul i15 208, %sext_ln1118_8" [firmware/myproject.cpp:53]   --->   Operation 98 'mul' 'mul_ln700_3' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 99 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700 = add i15 %mul_ln700_2, %mul_ln700_3" [firmware/myproject.cpp:53]   --->   Operation 99 'add' 'add_ln700' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 100 [4/5] (4.33ns)   --->   "%p_Val2_8 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %sext_ln708)" [firmware/myproject.cpp:54]   --->   Operation 100 'call' 'p_Val2_8' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 101 [4/5] (4.33ns)   --->   "%p_1 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln708_11)" [firmware/myproject.cpp:54]   --->   Operation 101 'call' 'p_1' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 102 [5/5] (2.53ns)   --->   "%p_Val2_9 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln708_12)" [firmware/myproject.cpp:54]   --->   Operation 102 'call' 'p_Val2_9' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 103 [5/5] (2.53ns)   --->   "%p_Val2_6 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln708_13)" [firmware/myproject.cpp:54]   --->   Operation 103 'call' 'p_Val2_6' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 4.33>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln727 = sext i9 %p_Val2_10 to i15" [firmware/myproject.cpp:53]   --->   Operation 104 'sext' 'sext_ln727' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [3/5] (4.33ns)   --->   "%p_s = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln)" [firmware/myproject.cpp:50]   --->   Operation 105 'call' 'p_s' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 106 [4/5] (4.33ns)   --->   "%p_Val2_3 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln708_1)" [firmware/myproject.cpp:50]   --->   Operation 106 'call' 'p_Val2_3' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 107 [4/5] (4.33ns)   --->   "%p_Val2_4 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln708_2)" [firmware/myproject.cpp:50]   --->   Operation 107 'call' 'p_Val2_4' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 108 [4/5] (4.33ns)   --->   "%p_Val2_5 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %tmp_s)" [firmware/myproject.cpp:51]   --->   Operation 108 'call' 'p_Val2_5' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 109 [4/5] (4.33ns)   --->   "%p_Val2_s_26 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln708_4)" [firmware/myproject.cpp:51]   --->   Operation 109 'call' 'p_Val2_s_26' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 110 [3/5] (4.33ns)   --->   "%p_5 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln708_5)" [firmware/myproject.cpp:51]   --->   Operation 110 'call' 'p_5' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 111 [5/5] (2.53ns)   --->   "%p_6 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %p_Val2_s)" [firmware/myproject.cpp:51]   --->   Operation 111 'call' 'p_6' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 112 [4/5] (4.33ns)   --->   "%p_064 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln708_7)" [firmware/myproject.cpp:52]   --->   Operation 112 'call' 'p_064' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 113 [5/5] (2.53ns)   --->   "%p_7 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln708_8)" [firmware/myproject.cpp:52]   --->   Operation 113 'call' 'p_7' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 114 [1/1] (0.49ns) (grouped into DSP with root node ret_V_37)   --->   "%rhs_V_3 = mul i15 416, %sext_ln727" [firmware/myproject.cpp:53]   --->   Operation 114 'mul' 'rhs_V_3' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 115 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_37 = add i15 %add_ln700, %rhs_V_3" [firmware/myproject.cpp:53]   --->   Operation 115 'add' 'ret_V_37' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %ret_V_37, i32 6, i32 14)" [firmware/myproject.cpp:53]   --->   Operation 116 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [3/5] (4.33ns)   --->   "%p_Val2_8 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %sext_ln708)" [firmware/myproject.cpp:54]   --->   Operation 117 'call' 'p_Val2_8' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 118 [3/5] (4.33ns)   --->   "%p_1 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln708_11)" [firmware/myproject.cpp:54]   --->   Operation 118 'call' 'p_1' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 119 [4/5] (4.33ns)   --->   "%p_Val2_9 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln708_12)" [firmware/myproject.cpp:54]   --->   Operation 119 'call' 'p_Val2_9' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 120 [4/5] (4.33ns)   --->   "%p_Val2_6 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln708_13)" [firmware/myproject.cpp:54]   --->   Operation 120 'call' 'p_Val2_6' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 121 [1/1] (0.71ns)   --->   "%add_ln703_2 = add i9 11, %p_Val2_s" [firmware/myproject.cpp:54]   --->   Operation 121 'add' 'add_ln703_2' <Predicate = true> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [5/5] (2.53ns)   --->   "%p_0 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %add_ln703_2)" [firmware/myproject.cpp:54]   --->   Operation 122 'call' 'p_0' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 4.33>
ST_4 : Operation 123 [2/5] (4.33ns)   --->   "%p_s = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln)" [firmware/myproject.cpp:50]   --->   Operation 123 'call' 'p_s' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 124 [3/5] (4.33ns)   --->   "%p_Val2_3 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln708_1)" [firmware/myproject.cpp:50]   --->   Operation 124 'call' 'p_Val2_3' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 125 [3/5] (4.33ns)   --->   "%p_Val2_4 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln708_2)" [firmware/myproject.cpp:50]   --->   Operation 125 'call' 'p_Val2_4' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 126 [3/5] (4.33ns)   --->   "%p_Val2_5 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %tmp_s)" [firmware/myproject.cpp:51]   --->   Operation 126 'call' 'p_Val2_5' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 127 [3/5] (4.33ns)   --->   "%p_Val2_s_26 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln708_4)" [firmware/myproject.cpp:51]   --->   Operation 127 'call' 'p_Val2_s_26' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 128 [2/5] (4.33ns)   --->   "%p_5 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln708_5)" [firmware/myproject.cpp:51]   --->   Operation 128 'call' 'p_5' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 129 [4/5] (4.33ns)   --->   "%p_6 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %p_Val2_s)" [firmware/myproject.cpp:51]   --->   Operation 129 'call' 'p_6' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 130 [3/5] (4.33ns)   --->   "%p_064 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln708_7)" [firmware/myproject.cpp:52]   --->   Operation 130 'call' 'p_064' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 131 [4/5] (4.33ns)   --->   "%p_7 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln708_8)" [firmware/myproject.cpp:52]   --->   Operation 131 'call' 'p_7' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 132 [1/1] (0.71ns)   --->   "%add_ln703 = add i9 -6, %p_Val2_10" [firmware/myproject.cpp:53]   --->   Operation 132 'add' 'add_ln703' <Predicate = true> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [5/5] (2.53ns)   --->   "%p_8 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %add_ln703)" [firmware/myproject.cpp:53]   --->   Operation 133 'call' 'p_8' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 134 [5/5] (2.53ns)   --->   "%p_9 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln708_s)" [firmware/myproject.cpp:53]   --->   Operation 134 'call' 'p_9' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 135 [1/1] (0.71ns)   --->   "%add_ln703_1 = add i9 %p_Val2_2, %p_Val2_10" [firmware/myproject.cpp:53]   --->   Operation 135 'add' 'add_ln703_1' <Predicate = true> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 136 [5/5] (2.53ns)   --->   "%p_Val2_7 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %add_ln703_1)" [firmware/myproject.cpp:53]   --->   Operation 136 'call' 'p_Val2_7' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 137 [2/5] (4.33ns)   --->   "%p_Val2_8 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %sext_ln708)" [firmware/myproject.cpp:54]   --->   Operation 137 'call' 'p_Val2_8' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 138 [2/5] (4.33ns)   --->   "%p_1 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln708_11)" [firmware/myproject.cpp:54]   --->   Operation 138 'call' 'p_1' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 139 [3/5] (4.33ns)   --->   "%p_Val2_9 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln708_12)" [firmware/myproject.cpp:54]   --->   Operation 139 'call' 'p_Val2_9' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 140 [3/5] (4.33ns)   --->   "%p_Val2_6 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln708_13)" [firmware/myproject.cpp:54]   --->   Operation 140 'call' 'p_Val2_6' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 141 [4/5] (4.33ns)   --->   "%p_0 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %add_ln703_2)" [firmware/myproject.cpp:54]   --->   Operation 141 'call' 'p_0' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 4.33>
ST_5 : Operation 142 [1/5] (2.72ns)   --->   "%p_s = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln)" [firmware/myproject.cpp:50]   --->   Operation 142 'call' 'p_s' <Predicate = true> <Delay = 2.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 143 [2/5] (4.33ns)   --->   "%p_Val2_3 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln708_1)" [firmware/myproject.cpp:50]   --->   Operation 143 'call' 'p_Val2_3' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 144 [2/5] (4.33ns)   --->   "%p_Val2_4 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln708_2)" [firmware/myproject.cpp:50]   --->   Operation 144 'call' 'p_Val2_4' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 145 [2/5] (4.33ns)   --->   "%p_Val2_5 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %tmp_s)" [firmware/myproject.cpp:51]   --->   Operation 145 'call' 'p_Val2_5' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 146 [2/5] (4.33ns)   --->   "%p_Val2_s_26 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln708_4)" [firmware/myproject.cpp:51]   --->   Operation 146 'call' 'p_Val2_s_26' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 147 [1/5] (2.72ns)   --->   "%p_5 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln708_5)" [firmware/myproject.cpp:51]   --->   Operation 147 'call' 'p_5' <Predicate = true> <Delay = 2.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 148 [3/5] (4.33ns)   --->   "%p_6 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %p_Val2_s)" [firmware/myproject.cpp:51]   --->   Operation 148 'call' 'p_6' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 149 [2/5] (4.33ns)   --->   "%p_064 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln708_7)" [firmware/myproject.cpp:52]   --->   Operation 149 'call' 'p_064' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 150 [3/5] (4.33ns)   --->   "%p_7 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln708_8)" [firmware/myproject.cpp:52]   --->   Operation 150 'call' 'p_7' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 151 [4/5] (4.33ns)   --->   "%p_8 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %add_ln703)" [firmware/myproject.cpp:53]   --->   Operation 151 'call' 'p_8' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 152 [4/5] (4.33ns)   --->   "%p_9 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln708_s)" [firmware/myproject.cpp:53]   --->   Operation 152 'call' 'p_9' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 153 [4/5] (4.33ns)   --->   "%p_Val2_7 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %add_ln703_1)" [firmware/myproject.cpp:53]   --->   Operation 153 'call' 'p_Val2_7' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 154 [1/5] (2.72ns)   --->   "%p_Val2_8 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %sext_ln708)" [firmware/myproject.cpp:54]   --->   Operation 154 'call' 'p_Val2_8' <Predicate = true> <Delay = 2.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 155 [1/5] (2.72ns)   --->   "%p_1 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln708_11)" [firmware/myproject.cpp:54]   --->   Operation 155 'call' 'p_1' <Predicate = true> <Delay = 2.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 156 [2/5] (4.33ns)   --->   "%p_Val2_9 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln708_12)" [firmware/myproject.cpp:54]   --->   Operation 156 'call' 'p_Val2_9' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 157 [2/5] (4.33ns)   --->   "%p_Val2_6 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln708_13)" [firmware/myproject.cpp:54]   --->   Operation 157 'call' 'p_Val2_6' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 158 [3/5] (4.33ns)   --->   "%p_0 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %add_ln703_2)" [firmware/myproject.cpp:54]   --->   Operation 158 'call' 'p_0' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 4.33>
ST_6 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i5 %p_s to i10" [firmware/myproject.cpp:50]   --->   Operation 159 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 160 [1/1] (0.49ns) (grouped into DSP with root node ret_V)   --->   "%r_V_13 = mul i10 %sext_ln1116, %sext_ln1116" [firmware/myproject.cpp:50]   --->   Operation 160 'mul' 'r_V_13' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 161 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V = add i10 -16, %r_V_13" [firmware/myproject.cpp:50]   --->   Operation 161 'add' 'ret_V' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 162 [1/5] (2.72ns)   --->   "%p_Val2_3 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln708_1)" [firmware/myproject.cpp:50]   --->   Operation 162 'call' 'p_Val2_3' <Predicate = true> <Delay = 2.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i9 %p_Val2_1 to i10" [firmware/myproject.cpp:50]   --->   Operation 163 'sext' 'sext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i5 %p_Val2_3 to i10" [firmware/myproject.cpp:50]   --->   Operation 164 'sext' 'sext_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 165 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_28 = sub i10 %sext_ln1192_2, %sext_ln1192_1" [firmware/myproject.cpp:50]   --->   Operation 165 'sub' 'ret_V_28' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 166 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln1192 = add i10 31, %ret_V_28" [firmware/myproject.cpp:50]   --->   Operation 166 'add' 'add_ln1192' <Predicate = true> <Delay = 0.79> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 167 [1/5] (2.72ns)   --->   "%p_Val2_4 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln708_2)" [firmware/myproject.cpp:50]   --->   Operation 167 'call' 'p_Val2_4' <Predicate = true> <Delay = 2.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 168 [1/5] (2.72ns)   --->   "%p_Val2_5 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %tmp_s)" [firmware/myproject.cpp:51]   --->   Operation 168 'call' 'p_Val2_5' <Predicate = true> <Delay = 2.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 169 [1/5] (2.72ns)   --->   "%p_Val2_s_26 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln708_4)" [firmware/myproject.cpp:51]   --->   Operation 169 'call' 'p_Val2_s_26' <Predicate = true> <Delay = 2.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 170 [2/5] (4.33ns)   --->   "%p_6 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %p_Val2_s)" [firmware/myproject.cpp:51]   --->   Operation 170 'call' 'p_6' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 171 [1/5] (2.72ns)   --->   "%p_064 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln708_7)" [firmware/myproject.cpp:52]   --->   Operation 171 'call' 'p_064' <Predicate = true> <Delay = 2.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 172 [2/5] (4.33ns)   --->   "%p_7 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln708_8)" [firmware/myproject.cpp:52]   --->   Operation 172 'call' 'p_7' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 173 [3/5] (4.33ns)   --->   "%p_8 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %add_ln703)" [firmware/myproject.cpp:53]   --->   Operation 173 'call' 'p_8' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 174 [3/5] (4.33ns)   --->   "%p_9 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln708_s)" [firmware/myproject.cpp:53]   --->   Operation 174 'call' 'p_9' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 175 [3/5] (4.33ns)   --->   "%p_Val2_7 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %add_ln703_1)" [firmware/myproject.cpp:53]   --->   Operation 175 'call' 'p_Val2_7' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 176 [1/5] (2.72ns)   --->   "%p_Val2_9 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln708_12)" [firmware/myproject.cpp:54]   --->   Operation 176 'call' 'p_Val2_9' <Predicate = true> <Delay = 2.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 177 [1/5] (2.72ns)   --->   "%p_Val2_6 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln708_13)" [firmware/myproject.cpp:54]   --->   Operation 177 'call' 'p_Val2_6' <Predicate = true> <Delay = 2.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln703_8 = sext i5 %p_Val2_9 to i6" [firmware/myproject.cpp:54]   --->   Operation 178 'sext' 'sext_ln703_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln703_9 = sext i5 %p_Val2_6 to i6" [firmware/myproject.cpp:54]   --->   Operation 179 'sext' 'sext_ln703_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 180 [1/1] (0.70ns)   --->   "%ret_V_43 = sub i6 %sext_ln703_8, %sext_ln703_9" [firmware/myproject.cpp:54]   --->   Operation 180 'sub' 'ret_V_43' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 181 [2/5] (4.33ns)   --->   "%p_0 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %add_ln703_2)" [firmware/myproject.cpp:54]   --->   Operation 181 'call' 'p_0' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 4.33>
ST_7 : Operation 182 [1/1] (0.00ns)   --->   "%tmp = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %ret_V, i8 0)" [firmware/myproject.cpp:50]   --->   Operation 182 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln700_2 = sext i18 %tmp to i24" [firmware/myproject.cpp:50]   --->   Operation 183 'sext' 'sext_ln700_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_10 = call i16 @_ssdm_op_BitConcatenate.i16.i10.i6(i10 %ret_V, i6 0)" [firmware/myproject.cpp:50]   --->   Operation 184 'bitconcatenate' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln700 = sext i16 %tmp_10 to i24" [firmware/myproject.cpp:50]   --->   Operation 185 'sext' 'sext_ln700' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 186 [1/1] (0.00ns) (grouped into DSP with root node ret_V_30)   --->   "%sub_ln700 = sub i24 %sext_ln700_2, %sext_ln700" [firmware/myproject.cpp:50]   --->   Operation 186 'sub' 'sub_ln700' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln700_1 = sext i10 %add_ln1192 to i24" [firmware/myproject.cpp:50]   --->   Operation 187 'sext' 'sext_ln700_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 188 [1/1] (0.49ns) (grouped into DSP with root node ret_V_30)   --->   "%mul_ln700 = mul i24 %sext_ln700_1, %sub_ln700" [firmware/myproject.cpp:50]   --->   Operation 188 'mul' 'mul_ln700' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_9 = call i20 @_ssdm_op_BitConcatenate.i20.i5.i15(i5 %p_Val2_4, i15 0)" [firmware/myproject.cpp:50]   --->   Operation 189 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 190 [1/1] (0.00ns)   --->   "%rhs_V = sext i20 %tmp_9 to i24" [firmware/myproject.cpp:50]   --->   Operation 190 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 191 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_30 = sub i24 %mul_ln700, %rhs_V" [firmware/myproject.cpp:50]   --->   Operation 191 'sub' 'ret_V_30' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 192 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = call i9 @_ssdm_op_PartSelect.i9.i24.i32.i32(i24 %ret_V_30, i32 15, i32 23)" [firmware/myproject.cpp:50]   --->   Operation 192 'partselect' 'trunc_ln708_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 193 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i5 %p_Val2_5 to i6" [firmware/myproject.cpp:51]   --->   Operation 193 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 194 [1/1] (0.00ns) (grouped into DSP with root node r_V)   --->   "%ret_V_6 = add i6 -11, %sext_ln703" [firmware/myproject.cpp:51]   --->   Operation 194 'add' 'ret_V_6' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i5 %p_Val2_s_26 to i6" [firmware/myproject.cpp:51]   --->   Operation 195 'sext' 'sext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 196 [1/1] (0.70ns)   --->   "%ret_V_8 = add i6 -8, %sext_ln703_1" [firmware/myproject.cpp:51]   --->   Operation 196 'add' 'ret_V_8' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 197 [1/1] (0.00ns) (grouped into DSP with root node r_V)   --->   "%sext_ln1116_1 = sext i6 %ret_V_6 to i12" [firmware/myproject.cpp:51]   --->   Operation 197 'sext' 'sext_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i6 %ret_V_8 to i12" [firmware/myproject.cpp:51]   --->   Operation 198 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 199 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V = mul i12 %sext_ln1116_1, %sext_ln1118_4" [firmware/myproject.cpp:51]   --->   Operation 199 'mul' 'r_V' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 200 [1/5] (2.72ns)   --->   "%p_6 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %p_Val2_s)" [firmware/myproject.cpp:51]   --->   Operation 200 'call' 'p_6' <Predicate = true> <Delay = 2.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 201 [1/1] (0.00ns)   --->   "%shl_ln1 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %p_Val2_s, i1 false)" [firmware/myproject.cpp:52]   --->   Operation 201 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i10 %shl_ln1 to i11" [firmware/myproject.cpp:52]   --->   Operation 202 'sext' 'sext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 203 [1/1] (0.72ns)   --->   "%r_V_14 = sub i11 0, %sext_ln1118_6" [firmware/myproject.cpp:52]   --->   Operation 203 'sub' 'r_V_14' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 204 [1/1] (0.00ns)   --->   "%lhs_V_6 = call i17 @_ssdm_op_BitConcatenate.i17.i11.i6(i11 %r_V_14, i6 0)" [firmware/myproject.cpp:52]   --->   Operation 204 'bitconcatenate' 'lhs_V_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln703_2 = sext i17 %lhs_V_6 to i18" [firmware/myproject.cpp:52]   --->   Operation 205 'sext' 'sext_ln703_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 206 [1/1] (0.00ns)   --->   "%rhs_V_2 = call i17 @_ssdm_op_BitConcatenate.i17.i9.i8(i9 %tmp_s, i8 0)" [firmware/myproject.cpp:52]   --->   Operation 206 'bitconcatenate' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i17 %rhs_V_2 to i18" [firmware/myproject.cpp:52]   --->   Operation 207 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 208 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_34 = add i18 %sext_ln703_2, %sext_ln728" [firmware/myproject.cpp:52]   --->   Operation 208 'add' 'ret_V_34' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_3 = call i13 @_ssdm_op_BitConcatenate.i13.i5.i8(i5 %p_6, i8 0)" [firmware/myproject.cpp:52]   --->   Operation 209 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 210 [1/1] (0.00ns)   --->   "%sext_ln1192_9 = sext i13 %tmp_3 to i18" [firmware/myproject.cpp:52]   --->   Operation 210 'sext' 'sext_ln1192_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 211 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln1192_15 = add i18 %ret_V_34, %sext_ln1192_9" [firmware/myproject.cpp:52]   --->   Operation 211 'add' 'add_ln1192_15' <Predicate = true> <Delay = 0.68> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 212 [1/5] (2.72ns)   --->   "%p_7 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln708_8)" [firmware/myproject.cpp:52]   --->   Operation 212 'call' 'p_7' <Predicate = true> <Delay = 2.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_4 = call i13 @_ssdm_op_BitConcatenate.i13.i5.i8(i5 %p_7, i8 0)" [firmware/myproject.cpp:52]   --->   Operation 213 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln1192_10 = sext i13 %tmp_4 to i18" [firmware/myproject.cpp:52]   --->   Operation 214 'sext' 'sext_ln1192_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 215 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_16 = add i18 %add_ln1192_15, %sext_ln1192_10" [firmware/myproject.cpp:52]   --->   Operation 215 'add' 'add_ln1192_16' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 216 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%ret_V_36 = add i18 -3072, %add_ln1192_16" [firmware/myproject.cpp:52]   --->   Operation 216 'add' 'ret_V_36' <Predicate = true> <Delay = 0.68> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 217 [1/1] (0.00ns)   --->   "%trunc_ln708_9 = call i9 @_ssdm_op_PartSelect.i9.i18.i32.i32(i18 %ret_V_36, i32 9, i32 17)" [firmware/myproject.cpp:52]   --->   Operation 217 'partselect' 'trunc_ln708_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 218 [2/5] (4.33ns)   --->   "%p_8 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %add_ln703)" [firmware/myproject.cpp:53]   --->   Operation 218 'call' 'p_8' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 219 [2/5] (4.33ns)   --->   "%p_9 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln708_s)" [firmware/myproject.cpp:53]   --->   Operation 219 'call' 'p_9' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 220 [1/1] (0.00ns)   --->   "%lhs_V_4 = sext i9 %p_Val2_s to i10" [firmware/myproject.cpp:53]   --->   Operation 220 'sext' 'lhs_V_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 221 [1/1] (0.00ns)   --->   "%rhs_V_4 = sext i9 %p_Val2_2 to i10" [firmware/myproject.cpp:53]   --->   Operation 221 'sext' 'rhs_V_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 222 [1/1] (0.71ns)   --->   "%ret_V_38 = add nsw i10 %lhs_V_4, %rhs_V_4" [firmware/myproject.cpp:53]   --->   Operation 222 'add' 'ret_V_38' <Predicate = true> <Delay = 0.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 223 [2/5] (4.33ns)   --->   "%p_Val2_7 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %add_ln703_1)" [firmware/myproject.cpp:53]   --->   Operation 223 'call' 'p_Val2_7' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln1253 = sext i5 %p_Val2_8 to i6" [firmware/myproject.cpp:54]   --->   Operation 224 'sext' 'sext_ln1253' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 225 [1/1] (0.70ns)   --->   "%r_V_19 = sub i6 0, %sext_ln1253" [firmware/myproject.cpp:54]   --->   Operation 225 'sub' 'r_V_19' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 226 [1/1] (0.00ns)   --->   "%sext_ln1116_2 = sext i5 %p_1 to i10" [firmware/myproject.cpp:54]   --->   Operation 226 'sext' 'sext_ln1116_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 227 [1/1] (0.91ns)   --->   "%r_V_20 = mul i10 %sext_ln1116_2, %sext_ln1116_2" [firmware/myproject.cpp:54]   --->   Operation 227 'mul' 'r_V_20' <Predicate = true> <Delay = 0.91> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln1118_14 = sext i10 %r_V_20 to i11" [firmware/myproject.cpp:54]   --->   Operation 228 'sext' 'sext_ln1118_14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_12 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %r_V_19, i3 0)" [firmware/myproject.cpp:54]   --->   Operation 229 'bitconcatenate' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 230 [1/1] (0.00ns)   --->   "%sext_ln700_3 = sext i9 %tmp_12 to i11" [firmware/myproject.cpp:54]   --->   Operation 230 'sext' 'sext_ln700_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 231 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_6)   --->   "%ret_V_21 = add i11 %sext_ln1118_14, %sext_ln700_3" [firmware/myproject.cpp:54]   --->   Operation 231 'add' 'ret_V_21' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 232 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_6)   --->   "%sext_ln1192_18 = sext i11 %ret_V_21 to i18" [firmware/myproject.cpp:54]   --->   Operation 232 'sext' 'sext_ln1192_18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln1192_19 = sext i6 %ret_V_43 to i7" [firmware/myproject.cpp:54]   --->   Operation 233 'sext' 'sext_ln1192_19' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 234 [1/1] (0.70ns)   --->   "%ret_V_24 = add i7 1, %sext_ln1192_19" [firmware/myproject.cpp:54]   --->   Operation 234 'add' 'ret_V_24' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln1192_13 = sext i7 %ret_V_24 to i18" [firmware/myproject.cpp:54]   --->   Operation 235 'sext' 'sext_ln1192_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 236 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_6 = mul i18 %sext_ln1192_13, %sext_ln1192_18" [firmware/myproject.cpp:54]   --->   Operation 236 'mul' 'mul_ln1192_6' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 237 [1/5] (2.72ns)   --->   "%p_0 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %add_ln703_2)" [firmware/myproject.cpp:54]   --->   Operation 237 'call' 'p_0' <Predicate = true> <Delay = 2.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 4.14>
ST_8 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_2 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %p_5, i1 false)" [firmware/myproject.cpp:51]   --->   Operation 238 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 239 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i6 %tmp_2 to i7" [firmware/myproject.cpp:51]   --->   Operation 239 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 240 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_2)   --->   "%add_ln1192_10 = add i7 -8, %sext_ln1118_5" [firmware/myproject.cpp:51]   --->   Operation 240 'add' 'add_ln1192_10' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 241 [1/1] (0.00ns)   --->   "%sext_ln1192_5 = sext i12 %r_V to i19" [firmware/myproject.cpp:51]   --->   Operation 241 'sext' 'sext_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 242 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_2)   --->   "%sext_ln1192_6 = sext i7 %add_ln1192_10 to i19" [firmware/myproject.cpp:51]   --->   Operation 242 'sext' 'sext_ln1192_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 243 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_2 = mul i19 %sext_ln1192_6, %sext_ln1192_5" [firmware/myproject.cpp:51]   --->   Operation 243 'mul' 'mul_ln1192_2' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 244 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i5 %p_6 to i10" [firmware/myproject.cpp:52]   --->   Operation 244 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 245 [1/5] (2.72ns)   --->   "%p_8 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %add_ln703)" [firmware/myproject.cpp:53]   --->   Operation 245 'call' 'p_8' <Predicate = true> <Delay = 2.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 246 [1/5] (2.72ns)   --->   "%p_9 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %trunc_ln708_s)" [firmware/myproject.cpp:53]   --->   Operation 246 'call' 'p_9' <Predicate = true> <Delay = 2.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 247 [1/1] (0.00ns)   --->   "%sext_ln703_5 = sext i5 %p_8 to i6" [firmware/myproject.cpp:53]   --->   Operation 247 'sext' 'sext_ln703_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 248 [1/1] (0.00ns)   --->   "%sext_ln1192_11 = sext i5 %p_9 to i7" [firmware/myproject.cpp:53]   --->   Operation 248 'sext' 'sext_ln1192_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 249 [1/1] (0.70ns)   --->   "%add_ln1192_20 = add i6 -8, %sext_ln703_5" [firmware/myproject.cpp:53]   --->   Operation 249 'add' 'add_ln1192_20' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 250 [1/1] (0.00ns)   --->   "%sext_ln1192_15 = sext i6 %add_ln1192_20 to i7" [firmware/myproject.cpp:53]   --->   Operation 250 'sext' 'sext_ln1192_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 251 [1/1] (0.70ns)   --->   "%add_ln1192_19 = add i7 %sext_ln1192_11, %sext_ln1192_15" [firmware/myproject.cpp:53]   --->   Operation 251 'add' 'add_ln1192_19' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 252 [1/1] (0.49ns) (grouped into DSP with root node ret_V_39)   --->   "%r_V_18 = mul i10 %sext_ln1118_7, %sext_ln1118_7" [firmware/myproject.cpp:53]   --->   Operation 252 'mul' 'r_V_18' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 253 [1/1] (0.00ns) (grouped into DSP with root node ret_V_39)   --->   "%sext_ln1118_13 = sext i10 %r_V_18 to i14" [firmware/myproject.cpp:53]   --->   Operation 253 'sext' 'sext_ln1118_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 254 [1/1] (0.00ns)   --->   "%lhs_V_5 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %ret_V_38, i3 0)" [firmware/myproject.cpp:53]   --->   Operation 254 'bitconcatenate' 'lhs_V_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 255 [1/1] (0.00ns)   --->   "%sext_ln728_2 = sext i13 %lhs_V_5 to i14" [firmware/myproject.cpp:53]   --->   Operation 255 'sext' 'sext_ln728_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 256 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_39 = add i14 %sext_ln1118_13, %sext_ln728_2" [firmware/myproject.cpp:53]   --->   Operation 256 'add' 'ret_V_39' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 257 [1/5] (2.72ns)   --->   "%p_Val2_7 = call fastcc i5 @"sin_lut<ap_fixed<9, 6, 5, 3, 0> >"(i9 %add_ln703_1)" [firmware/myproject.cpp:53]   --->   Operation 257 'call' 'p_Val2_7' <Predicate = true> <Delay = 2.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %p_Val2_7, i3 0)" [firmware/myproject.cpp:53]   --->   Operation 258 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 259 [1/1] (0.00ns)   --->   "%sext_ln1192_16 = sext i8 %tmp_5 to i14" [firmware/myproject.cpp:53]   --->   Operation 259 'sext' 'sext_ln1192_16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 260 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_40 = add i14 %ret_V_39, %sext_ln1192_16" [firmware/myproject.cpp:53]   --->   Operation 260 'add' 'ret_V_40' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 261 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%ret_V_19 = add i14 -240, %ret_V_40" [firmware/myproject.cpp:53]   --->   Operation 261 'add' 'ret_V_19' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 262 [1/1] (0.00ns)   --->   "%sext_ln1192_14 = sext i5 %p_0 to i18" [firmware/myproject.cpp:54]   --->   Operation 262 'sext' 'sext_ln1192_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 263 [1/1] (0.49ns) (grouped into DSP with root node ret_V_44)   --->   "%mul_ln1192_7 = mul i18 %sext_ln1192_14, %mul_ln1192_6" [firmware/myproject.cpp:54]   --->   Operation 263 'mul' 'mul_ln1192_7' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 264 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_44 = add i18 -3584, %mul_ln1192_7" [firmware/myproject.cpp:54]   --->   Operation 264 'add' 'ret_V_44' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 265 [1/1] (0.00ns)   --->   "%trunc_ln708_14 = call i9 @_ssdm_op_PartSelect.i9.i18.i32.i32(i18 %ret_V_44, i32 9, i32 17)" [firmware/myproject.cpp:54]   --->   Operation 265 'partselect' 'trunc_ln708_14' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 2.53>
ST_9 : Operation 266 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i9* %y_4_V), !map !194"   --->   Operation 266 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 267 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i9* %y_3_V), !map !200"   --->   Operation 267 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 268 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i9* %y_2_V), !map !206"   --->   Operation 268 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 269 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i9* %y_1_V), !map !212"   --->   Operation 269 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 270 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i9* %y_0_V), !map !218"   --->   Operation 270 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 271 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i144* %x_V), !map !224"   --->   Operation 271 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 272 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 272 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 273 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i144* %x_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 273 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 274 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i9* %y_0_V, i9* %y_1_V, i9* %y_2_V, i9* %y_3_V, i9* %y_4_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [firmware/myproject.cpp:32]   --->   Operation 274 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 275 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [firmware/myproject.cpp:33]   --->   Operation 275 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 276 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i9P(i9* %y_0_V, i9 %trunc_ln708_3)" [firmware/myproject.cpp:50]   --->   Operation 276 'write' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 277 [1/1] (0.00ns)   --->   "%sext_ln1192_7 = sext i19 %mul_ln1192_2 to i20" [firmware/myproject.cpp:51]   --->   Operation 277 'sext' 'sext_ln1192_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 278 [1/1] (0.00ns)   --->   "%sext_ln1192_8 = sext i5 %p_6 to i20" [firmware/myproject.cpp:51]   --->   Operation 278 'sext' 'sext_ln1192_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 279 [1/1] (0.49ns) (grouped into DSP with root node ret_V_32)   --->   "%mul_ln1192_3 = mul i20 %sext_ln1192_8, %sext_ln1192_7" [firmware/myproject.cpp:51]   --->   Operation 279 'mul' 'mul_ln1192_3' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 280 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_32 = add i20 -28672, %mul_ln1192_3" [firmware/myproject.cpp:51]   --->   Operation 280 'add' 'ret_V_32' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_11 = call i8 @_ssdm_op_PartSelect.i8.i20.i32.i32(i20 %ret_V_32, i32 12, i32 19)" [firmware/myproject.cpp:51]   --->   Operation 281 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 282 [1/1] (0.00ns)   --->   "%sext_ln708_1 = sext i8 %tmp_11 to i9" [firmware/myproject.cpp:51]   --->   Operation 282 'sext' 'sext_ln708_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 283 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i9P(i9* %y_1_V, i9 %sext_ln708_1)" [firmware/myproject.cpp:51]   --->   Operation 283 'write' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 284 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i9P(i9* %y_2_V, i9 %trunc_ln708_9)" [firmware/myproject.cpp:52]   --->   Operation 284 'write' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 285 [1/1] (0.00ns)   --->   "%sext_ln1192_17 = sext i14 %ret_V_19 to i18" [firmware/myproject.cpp:53]   --->   Operation 285 'sext' 'sext_ln1192_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 286 [1/1] (0.00ns)   --->   "%sext_ln1192_12 = sext i7 %add_ln1192_19 to i18" [firmware/myproject.cpp:53]   --->   Operation 286 'sext' 'sext_ln1192_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 287 [1/1] (0.49ns) (grouped into DSP with root node ret_V_41)   --->   "%mul_ln1192_4 = mul i18 %sext_ln1192_12, %sext_ln1192_17" [firmware/myproject.cpp:53]   --->   Operation 287 'mul' 'mul_ln1192_4' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 288 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_41 = add i18 -4096, %mul_ln1192_4" [firmware/myproject.cpp:53]   --->   Operation 288 'add' 'ret_V_41' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 289 [1/1] (0.00ns)   --->   "%trunc_ln708_6 = call i9 @_ssdm_op_PartSelect.i9.i18.i32.i32(i18 %ret_V_41, i32 9, i32 17)" [firmware/myproject.cpp:53]   --->   Operation 289 'partselect' 'trunc_ln708_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 290 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i9P(i9* %y_3_V, i9 %trunc_ln708_6)" [firmware/myproject.cpp:53]   --->   Operation 290 'write' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 291 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i9P(i9* %y_4_V, i9 %trunc_ln708_14)" [firmware/myproject.cpp:54]   --->   Operation 291 'write' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 292 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:56]   --->   Operation 292 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_4_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_V_read           (read          ) [ 0000000000]
p_Val2_10          (partselect    ) [ 0111100000]
sext_ln1118        (sext          ) [ 0000000000]
r_V_12             (bitconcatenate) [ 0000000000]
sext_ln1118_1      (sext          ) [ 0000000000]
p_Val2_s           (partselect    ) [ 0111111100]
lhs_V              (bitconcatenate) [ 0000000000]
ret_V_26           (sub           ) [ 0000000000]
trunc_ln           (partselect    ) [ 0111110000]
p_Val2_1           (partselect    ) [ 0111111000]
sext_ln1118_2      (sext          ) [ 0000000000]
tmp_s              (partselect    ) [ 0111111100]
sext_ln1192        (sext          ) [ 0000000000]
mul_ln1192         (mul           ) [ 0000000000]
mul_ln1192_1       (mul           ) [ 0000000000]
p_Val2_2           (partselect    ) [ 0111111100]
lhs_V_1            (bitconcatenate) [ 0000000000]
ret_V_27           (add           ) [ 0000000000]
trunc_ln708_1      (partselect    ) [ 0111111000]
sext_ln1118_3      (sext          ) [ 0000000000]
mul_ln1192_8       (mul           ) [ 0110000000]
tmp_1              (partselect    ) [ 0000000000]
r_V_s              (bitconcatenate) [ 0000000000]
add_ln1192_7       (add           ) [ 0000000000]
trunc_ln708_5      (partselect    ) [ 0111110000]
sext_ln1118_8      (sext          ) [ 0110000000]
sext_ln1118_9      (sext          ) [ 0000000000]
sext_ln1118_10     (sext          ) [ 0000000000]
shl_ln1118_8       (bitconcatenate) [ 0000000000]
sext_ln1118_11     (sext          ) [ 0000000000]
r_V_15             (add           ) [ 0000000000]
r_V_16             (add           ) [ 0000000000]
sext_ln703_3       (sext          ) [ 0000000000]
sext_ln703_4       (sext          ) [ 0000000000]
ret_V_35           (sub           ) [ 0000000000]
add_ln1192_13      (add           ) [ 0000000000]
sext_ln1118_12     (sext          ) [ 0000000000]
mul_ln1118         (mul           ) [ 0110000000]
mul_ln700_1        (mul           ) [ 0000000000]
mul_ln700_2        (mul           ) [ 0110000000]
trunc_ln708_10     (partselect    ) [ 0000000000]
sext_ln708         (sext          ) [ 0111110000]
add_ln1192_27      (add           ) [ 0000000000]
add_ln1192_26      (add           ) [ 0000000000]
trunc_ln708_11     (partselect    ) [ 0111110000]
sext_ln1118_15     (sext          ) [ 0000000000]
r_V_21             (sub           ) [ 0000000000]
add_ln1192_28      (add           ) [ 0000000000]
sext_ln1118_16     (sext          ) [ 0000000000]
mul_ln1118_4       (mul           ) [ 0000000000]
shl_ln1118         (shl           ) [ 0000000000]
shl_ln1118_1       (shl           ) [ 0000000000]
r_V_22             (add           ) [ 0000000000]
trunc_ln708_12     (partselect    ) [ 0111111000]
mul_ln1192_5       (mul           ) [ 0000000000]
ret_V_42           (add           ) [ 0000000000]
trunc_ln708_13     (partselect    ) [ 0111111000]
lhs_V_2            (bitconcatenate) [ 0000000000]
shl_ln1118_3       (bitconcatenate) [ 0000000000]
sext_ln1192_3      (sext          ) [ 0000000000]
sub_ln1192         (sub           ) [ 0000000000]
shl_ln1118_4       (bitconcatenate) [ 0000000000]
shl_ln1118_5       (bitconcatenate) [ 0000000000]
sext_ln1192_4      (sext          ) [ 0000000000]
sub_ln1192_1       (sub           ) [ 0000000000]
add_ln1192_3       (add           ) [ 0000000000]
ret_V_29           (add           ) [ 0000000000]
trunc_ln708_2      (partselect    ) [ 0101111000]
add_ln1192_6       (add           ) [ 0000000000]
rhs_V_1            (bitconcatenate) [ 0000000000]
sub_ln1192_2       (sub           ) [ 0000000000]
ret_V_31           (add           ) [ 0000000000]
trunc_ln708_4      (partselect    ) [ 0101111000]
ret_V_33           (add           ) [ 0000000000]
trunc_ln708_7      (partselect    ) [ 0101111000]
r_V_17             (mul           ) [ 0000000000]
trunc_ln708_8      (partselect    ) [ 0101111100]
mul_ln700_3        (mul           ) [ 0000000000]
add_ln700          (add           ) [ 0101000000]
sext_ln727         (sext          ) [ 0000000000]
rhs_V_3            (mul           ) [ 0000000000]
ret_V_37           (add           ) [ 0000000000]
trunc_ln708_s      (partselect    ) [ 0100111110]
add_ln703_2        (add           ) [ 0100111100]
add_ln703          (add           ) [ 0100011110]
add_ln703_1        (add           ) [ 0100011110]
p_s                (call          ) [ 0100001000]
p_5                (call          ) [ 0100001110]
p_Val2_8           (call          ) [ 0100001100]
p_1                (call          ) [ 0100001100]
sext_ln1116        (sext          ) [ 0000000000]
r_V_13             (mul           ) [ 0000000000]
ret_V              (add           ) [ 0100000100]
p_Val2_3           (call          ) [ 0000000000]
sext_ln1192_1      (sext          ) [ 0000000000]
sext_ln1192_2      (sext          ) [ 0000000000]
ret_V_28           (sub           ) [ 0000000000]
add_ln1192         (add           ) [ 0100000100]
p_Val2_4           (call          ) [ 0100000100]
p_Val2_5           (call          ) [ 0100000100]
p_Val2_s_26        (call          ) [ 0100000100]
p_064              (call          ) [ 0000000000]
p_Val2_9           (call          ) [ 0000000000]
p_Val2_6           (call          ) [ 0000000000]
sext_ln703_8       (sext          ) [ 0000000000]
sext_ln703_9       (sext          ) [ 0000000000]
ret_V_43           (sub           ) [ 0100000100]
tmp                (bitconcatenate) [ 0000000000]
sext_ln700_2       (sext          ) [ 0000000000]
tmp_10             (bitconcatenate) [ 0000000000]
sext_ln700         (sext          ) [ 0000000000]
sub_ln700          (sub           ) [ 0000000000]
sext_ln700_1       (sext          ) [ 0000000000]
mul_ln700          (mul           ) [ 0000000000]
tmp_9              (bitconcatenate) [ 0000000000]
rhs_V              (sext          ) [ 0000000000]
ret_V_30           (sub           ) [ 0000000000]
trunc_ln708_3      (partselect    ) [ 0100000011]
sext_ln703         (sext          ) [ 0000000000]
ret_V_6            (add           ) [ 0000000000]
sext_ln703_1       (sext          ) [ 0000000000]
ret_V_8            (add           ) [ 0000000000]
sext_ln1116_1      (sext          ) [ 0000000000]
sext_ln1118_4      (sext          ) [ 0000000000]
r_V                (mul           ) [ 0100000010]
p_6                (call          ) [ 0100000011]
shl_ln1            (bitconcatenate) [ 0000000000]
sext_ln1118_6      (sext          ) [ 0000000000]
r_V_14             (sub           ) [ 0000000000]
lhs_V_6            (bitconcatenate) [ 0000000000]
sext_ln703_2       (sext          ) [ 0000000000]
rhs_V_2            (bitconcatenate) [ 0000000000]
sext_ln728         (sext          ) [ 0000000000]
ret_V_34           (add           ) [ 0000000000]
tmp_3              (bitconcatenate) [ 0000000000]
sext_ln1192_9      (sext          ) [ 0000000000]
add_ln1192_15      (add           ) [ 0000000000]
p_7                (call          ) [ 0000000000]
tmp_4              (bitconcatenate) [ 0000000000]
sext_ln1192_10     (sext          ) [ 0000000000]
add_ln1192_16      (add           ) [ 0000000000]
ret_V_36           (add           ) [ 0000000000]
trunc_ln708_9      (partselect    ) [ 0100000011]
lhs_V_4            (sext          ) [ 0000000000]
rhs_V_4            (sext          ) [ 0000000000]
ret_V_38           (add           ) [ 0100000010]
sext_ln1253        (sext          ) [ 0000000000]
r_V_19             (sub           ) [ 0000000000]
sext_ln1116_2      (sext          ) [ 0000000000]
r_V_20             (mul           ) [ 0000000000]
sext_ln1118_14     (sext          ) [ 0000000000]
tmp_12             (bitconcatenate) [ 0000000000]
sext_ln700_3       (sext          ) [ 0000000000]
ret_V_21           (add           ) [ 0000000000]
sext_ln1192_18     (sext          ) [ 0000000000]
sext_ln1192_19     (sext          ) [ 0000000000]
ret_V_24           (add           ) [ 0000000000]
sext_ln1192_13     (sext          ) [ 0000000000]
mul_ln1192_6       (mul           ) [ 0100000010]
p_0                (call          ) [ 0100000010]
tmp_2              (bitconcatenate) [ 0000000000]
sext_ln1118_5      (sext          ) [ 0000000000]
add_ln1192_10      (add           ) [ 0000000000]
sext_ln1192_5      (sext          ) [ 0000000000]
sext_ln1192_6      (sext          ) [ 0000000000]
mul_ln1192_2       (mul           ) [ 0100000001]
sext_ln1118_7      (sext          ) [ 0000000000]
p_8                (call          ) [ 0000000000]
p_9                (call          ) [ 0000000000]
sext_ln703_5       (sext          ) [ 0000000000]
sext_ln1192_11     (sext          ) [ 0000000000]
add_ln1192_20      (add           ) [ 0000000000]
sext_ln1192_15     (sext          ) [ 0000000000]
add_ln1192_19      (add           ) [ 0100000001]
r_V_18             (mul           ) [ 0000000000]
sext_ln1118_13     (sext          ) [ 0000000000]
lhs_V_5            (bitconcatenate) [ 0000000000]
sext_ln728_2       (sext          ) [ 0000000000]
ret_V_39           (add           ) [ 0000000000]
p_Val2_7           (call          ) [ 0000000000]
tmp_5              (bitconcatenate) [ 0000000000]
sext_ln1192_16     (sext          ) [ 0000000000]
ret_V_40           (add           ) [ 0000000000]
ret_V_19           (add           ) [ 0100000001]
sext_ln1192_14     (sext          ) [ 0000000000]
mul_ln1192_7       (mul           ) [ 0000000000]
ret_V_44           (add           ) [ 0000000000]
trunc_ln708_14     (partselect    ) [ 0100000001]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000]
spectopmodule_ln0  (spectopmodule ) [ 0000000000]
specinterface_ln0  (specinterface ) [ 0000000000]
specinterface_ln32 (specinterface ) [ 0000000000]
specpipeline_ln33  (specpipeline  ) [ 0000000000]
write_ln50         (write         ) [ 0000000000]
sext_ln1192_7      (sext          ) [ 0000000000]
sext_ln1192_8      (sext          ) [ 0000000000]
mul_ln1192_3       (mul           ) [ 0000000000]
ret_V_32           (add           ) [ 0000000000]
tmp_11             (partselect    ) [ 0000000000]
sext_ln708_1       (sext          ) [ 0000000000]
write_ln51         (write         ) [ 0000000000]
write_ln52         (write         ) [ 0000000000]
sext_ln1192_17     (sext          ) [ 0000000000]
sext_ln1192_12     (sext          ) [ 0000000000]
mul_ln1192_4       (mul           ) [ 0000000000]
ret_V_41           (add           ) [ 0000000000]
trunc_ln708_6      (partselect    ) [ 0000000000]
write_ln53         (write         ) [ 0000000000]
write_ln54         (write         ) [ 0000000000]
ret_ln56           (ret           ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="y_1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_1_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="y_2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_2_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="y_3_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_3_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="y_4_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_4_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_vld.i144P"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i144.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i9.i2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i9.i3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_lut<ap_fixed<9, 6, 5, 3, 0> >"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i9.i6"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i144.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i144.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i21.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i9.i1"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i10.i8"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i10.i6"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i5.i15"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i11.i6"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i9.i8"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i5.i8"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject_str"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_vld.i9P"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i20.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1004" name="x_V_read_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="144" slack="0"/>
<pin id="202" dir="0" index="1" bw="144" slack="0"/>
<pin id="203" dir="1" index="2" bw="144" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_read/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="write_ln50_write_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="0" slack="0"/>
<pin id="208" dir="0" index="1" bw="9" slack="0"/>
<pin id="209" dir="0" index="2" bw="9" slack="2"/>
<pin id="210" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln50/9 "/>
</bind>
</comp>

<comp id="213" class="1004" name="write_ln51_write_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="0" slack="0"/>
<pin id="215" dir="0" index="1" bw="9" slack="0"/>
<pin id="216" dir="0" index="2" bw="8" slack="0"/>
<pin id="217" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln51/9 "/>
</bind>
</comp>

<comp id="220" class="1004" name="write_ln52_write_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="0" slack="0"/>
<pin id="222" dir="0" index="1" bw="9" slack="0"/>
<pin id="223" dir="0" index="2" bw="9" slack="2"/>
<pin id="224" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln52/9 "/>
</bind>
</comp>

<comp id="227" class="1004" name="write_ln53_write_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="0" slack="0"/>
<pin id="229" dir="0" index="1" bw="9" slack="0"/>
<pin id="230" dir="0" index="2" bw="9" slack="0"/>
<pin id="231" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln53/9 "/>
</bind>
</comp>

<comp id="234" class="1004" name="write_ln54_write_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="0" slack="0"/>
<pin id="236" dir="0" index="1" bw="9" slack="0"/>
<pin id="237" dir="0" index="2" bw="9" slack="1"/>
<pin id="238" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln54/9 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="5" slack="0"/>
<pin id="243" dir="0" index="1" bw="9" slack="0"/>
<pin id="244" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_s/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="5" slack="0"/>
<pin id="248" dir="0" index="1" bw="9" slack="0"/>
<pin id="249" dir="1" index="2" bw="5" slack="3"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_5/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="5" slack="0"/>
<pin id="253" dir="0" index="1" bw="6" slack="0"/>
<pin id="254" dir="1" index="2" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_8/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="5" slack="0"/>
<pin id="258" dir="0" index="1" bw="9" slack="0"/>
<pin id="259" dir="1" index="2" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_1/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="5" slack="0"/>
<pin id="263" dir="0" index="1" bw="9" slack="1"/>
<pin id="264" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_3/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="5" slack="0"/>
<pin id="268" dir="0" index="1" bw="9" slack="0"/>
<pin id="269" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_4/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="5" slack="0"/>
<pin id="273" dir="0" index="1" bw="9" slack="1"/>
<pin id="274" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_5/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="5" slack="0"/>
<pin id="278" dir="0" index="1" bw="9" slack="0"/>
<pin id="279" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_s_26/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="5" slack="0"/>
<pin id="283" dir="0" index="1" bw="9" slack="0"/>
<pin id="284" dir="1" index="2" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_064/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="5" slack="0"/>
<pin id="288" dir="0" index="1" bw="9" slack="1"/>
<pin id="289" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_9/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="5" slack="0"/>
<pin id="293" dir="0" index="1" bw="9" slack="1"/>
<pin id="294" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_6/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="5" slack="0"/>
<pin id="298" dir="0" index="1" bw="9" slack="2"/>
<pin id="299" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_6/3 "/>
</bind>
</comp>

<comp id="301" class="1004" name="grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="5" slack="0"/>
<pin id="303" dir="0" index="1" bw="9" slack="1"/>
<pin id="304" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_7/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="5" slack="0"/>
<pin id="308" dir="0" index="1" bw="9" slack="0"/>
<pin id="309" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_0/3 "/>
</bind>
</comp>

<comp id="311" class="1004" name="grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="5" slack="0"/>
<pin id="313" dir="0" index="1" bw="9" slack="0"/>
<pin id="314" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_8/4 "/>
</bind>
</comp>

<comp id="316" class="1004" name="grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="5" slack="0"/>
<pin id="318" dir="0" index="1" bw="9" slack="1"/>
<pin id="319" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_9/4 "/>
</bind>
</comp>

<comp id="321" class="1004" name="grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="5" slack="0"/>
<pin id="323" dir="0" index="1" bw="9" slack="0"/>
<pin id="324" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_7/4 "/>
</bind>
</comp>

<comp id="326" class="1004" name="p_Val2_10_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="9" slack="0"/>
<pin id="328" dir="0" index="1" bw="144" slack="0"/>
<pin id="329" dir="0" index="2" bw="6" slack="0"/>
<pin id="330" dir="0" index="3" bw="7" slack="0"/>
<pin id="331" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_10/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="sext_ln1118_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="9" slack="0"/>
<pin id="338" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="r_V_12_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="11" slack="0"/>
<pin id="342" dir="0" index="1" bw="9" slack="0"/>
<pin id="343" dir="0" index="2" bw="1" slack="0"/>
<pin id="344" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_12/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="sext_ln1118_1_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="11" slack="0"/>
<pin id="350" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="p_Val2_s_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="9" slack="0"/>
<pin id="354" dir="0" index="1" bw="144" slack="0"/>
<pin id="355" dir="0" index="2" bw="8" slack="0"/>
<pin id="356" dir="0" index="3" bw="9" slack="0"/>
<pin id="357" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="lhs_V_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="12" slack="0"/>
<pin id="364" dir="0" index="1" bw="9" slack="0"/>
<pin id="365" dir="0" index="2" bw="1" slack="0"/>
<pin id="366" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="ret_V_26_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="12" slack="0"/>
<pin id="372" dir="0" index="1" bw="11" slack="0"/>
<pin id="373" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_26/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="trunc_ln_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="9" slack="0"/>
<pin id="378" dir="0" index="1" bw="12" slack="0"/>
<pin id="379" dir="0" index="2" bw="3" slack="0"/>
<pin id="380" dir="0" index="3" bw="5" slack="0"/>
<pin id="381" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="387" class="1004" name="p_Val2_1_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="9" slack="0"/>
<pin id="389" dir="0" index="1" bw="144" slack="0"/>
<pin id="390" dir="0" index="2" bw="7" slack="0"/>
<pin id="391" dir="0" index="3" bw="7" slack="0"/>
<pin id="392" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_1/1 "/>
</bind>
</comp>

<comp id="397" class="1004" name="sext_ln1118_2_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="9" slack="0"/>
<pin id="399" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/1 "/>
</bind>
</comp>

<comp id="401" class="1004" name="tmp_s_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="9" slack="0"/>
<pin id="403" dir="0" index="1" bw="144" slack="0"/>
<pin id="404" dir="0" index="2" bw="6" slack="0"/>
<pin id="405" dir="0" index="3" bw="6" slack="0"/>
<pin id="406" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="411" class="1004" name="sext_ln1192_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="9" slack="0"/>
<pin id="413" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192/1 "/>
</bind>
</comp>

<comp id="415" class="1004" name="mul_ln1192_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="9" slack="0"/>
<pin id="417" dir="0" index="1" bw="9" slack="0"/>
<pin id="418" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192/1 "/>
</bind>
</comp>

<comp id="421" class="1004" name="p_Val2_2_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="9" slack="0"/>
<pin id="423" dir="0" index="1" bw="144" slack="0"/>
<pin id="424" dir="0" index="2" bw="9" slack="0"/>
<pin id="425" dir="0" index="3" bw="9" slack="0"/>
<pin id="426" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_2/1 "/>
</bind>
</comp>

<comp id="431" class="1004" name="lhs_V_1_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="15" slack="0"/>
<pin id="433" dir="0" index="1" bw="9" slack="0"/>
<pin id="434" dir="0" index="2" bw="1" slack="0"/>
<pin id="435" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_1/1 "/>
</bind>
</comp>

<comp id="439" class="1004" name="trunc_ln708_1_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="9" slack="0"/>
<pin id="441" dir="0" index="1" bw="15" slack="0"/>
<pin id="442" dir="0" index="2" bw="4" slack="0"/>
<pin id="443" dir="0" index="3" bw="5" slack="0"/>
<pin id="444" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_1/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="sext_ln1118_3_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="9" slack="0"/>
<pin id="450" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_3/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="mul_ln1192_8_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="9" slack="0"/>
<pin id="454" dir="0" index="1" bw="9" slack="0"/>
<pin id="455" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_8/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="tmp_1_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="8" slack="0"/>
<pin id="460" dir="0" index="1" bw="144" slack="0"/>
<pin id="461" dir="0" index="2" bw="6" slack="0"/>
<pin id="462" dir="0" index="3" bw="7" slack="0"/>
<pin id="463" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="r_V_s_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="12" slack="0"/>
<pin id="470" dir="0" index="1" bw="8" slack="0"/>
<pin id="471" dir="0" index="2" bw="1" slack="0"/>
<pin id="472" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_s/1 "/>
</bind>
</comp>

<comp id="476" class="1004" name="add_ln1192_7_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="5" slack="0"/>
<pin id="478" dir="0" index="1" bw="12" slack="0"/>
<pin id="479" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_7/1 "/>
</bind>
</comp>

<comp id="482" class="1004" name="trunc_ln708_5_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="9" slack="0"/>
<pin id="484" dir="0" index="1" bw="12" slack="0"/>
<pin id="485" dir="0" index="2" bw="3" slack="0"/>
<pin id="486" dir="0" index="3" bw="5" slack="0"/>
<pin id="487" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_5/1 "/>
</bind>
</comp>

<comp id="493" class="1004" name="sext_ln1118_8_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="9" slack="0"/>
<pin id="495" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_8/1 "/>
</bind>
</comp>

<comp id="497" class="1004" name="sext_ln1118_9_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="9" slack="0"/>
<pin id="499" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_9/1 "/>
</bind>
</comp>

<comp id="501" class="1004" name="sext_ln1118_10_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="9" slack="0"/>
<pin id="503" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_10/1 "/>
</bind>
</comp>

<comp id="505" class="1004" name="shl_ln1118_8_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="11" slack="0"/>
<pin id="507" dir="0" index="1" bw="9" slack="0"/>
<pin id="508" dir="0" index="2" bw="1" slack="0"/>
<pin id="509" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_8/1 "/>
</bind>
</comp>

<comp id="513" class="1004" name="sext_ln1118_11_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="11" slack="0"/>
<pin id="515" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_11/1 "/>
</bind>
</comp>

<comp id="517" class="1004" name="r_V_15_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="9" slack="0"/>
<pin id="519" dir="0" index="1" bw="11" slack="0"/>
<pin id="520" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_15/1 "/>
</bind>
</comp>

<comp id="523" class="1004" name="r_V_16_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="9" slack="0"/>
<pin id="525" dir="0" index="1" bw="11" slack="0"/>
<pin id="526" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_16/1 "/>
</bind>
</comp>

<comp id="529" class="1004" name="sext_ln703_3_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="12" slack="0"/>
<pin id="531" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_3/1 "/>
</bind>
</comp>

<comp id="533" class="1004" name="sext_ln703_4_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="12" slack="0"/>
<pin id="535" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_4/1 "/>
</bind>
</comp>

<comp id="537" class="1004" name="ret_V_35_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="12" slack="0"/>
<pin id="539" dir="0" index="1" bw="12" slack="0"/>
<pin id="540" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_35/1 "/>
</bind>
</comp>

<comp id="543" class="1004" name="add_ln1192_13_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="8" slack="0"/>
<pin id="545" dir="0" index="1" bw="13" slack="0"/>
<pin id="546" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_13/1 "/>
</bind>
</comp>

<comp id="549" class="1004" name="sext_ln1118_12_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="13" slack="0"/>
<pin id="551" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_12/1 "/>
</bind>
</comp>

<comp id="553" class="1004" name="mul_ln700_1_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="9" slack="0"/>
<pin id="555" dir="0" index="1" bw="9" slack="0"/>
<pin id="556" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_1/1 "/>
</bind>
</comp>

<comp id="559" class="1004" name="trunc_ln708_10_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="6" slack="0"/>
<pin id="561" dir="0" index="1" bw="144" slack="0"/>
<pin id="562" dir="0" index="2" bw="9" slack="0"/>
<pin id="563" dir="0" index="3" bw="9" slack="0"/>
<pin id="564" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_10/1 "/>
</bind>
</comp>

<comp id="569" class="1004" name="sext_ln708_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="6" slack="0"/>
<pin id="571" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln708/1 "/>
</bind>
</comp>

<comp id="574" class="1004" name="add_ln1192_27_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="8" slack="0"/>
<pin id="576" dir="0" index="1" bw="12" slack="0"/>
<pin id="577" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_27/1 "/>
</bind>
</comp>

<comp id="580" class="1004" name="add_ln1192_26_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="12" slack="0"/>
<pin id="582" dir="0" index="1" bw="12" slack="0"/>
<pin id="583" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_26/1 "/>
</bind>
</comp>

<comp id="586" class="1004" name="trunc_ln708_11_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="9" slack="0"/>
<pin id="588" dir="0" index="1" bw="12" slack="0"/>
<pin id="589" dir="0" index="2" bw="3" slack="0"/>
<pin id="590" dir="0" index="3" bw="5" slack="0"/>
<pin id="591" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_11/1 "/>
</bind>
</comp>

<comp id="597" class="1004" name="sext_ln1118_15_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="12" slack="0"/>
<pin id="599" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_15/1 "/>
</bind>
</comp>

<comp id="601" class="1004" name="r_V_21_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="12" slack="0"/>
<pin id="603" dir="0" index="1" bw="9" slack="0"/>
<pin id="604" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_21/1 "/>
</bind>
</comp>

<comp id="607" class="1004" name="add_ln1192_28_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="8" slack="0"/>
<pin id="609" dir="0" index="1" bw="13" slack="0"/>
<pin id="610" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_28/1 "/>
</bind>
</comp>

<comp id="613" class="1004" name="sext_ln1118_16_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="13" slack="0"/>
<pin id="615" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_16/1 "/>
</bind>
</comp>

<comp id="617" class="1004" name="shl_ln1118_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="21" slack="0"/>
<pin id="619" dir="0" index="1" bw="4" slack="0"/>
<pin id="620" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1118/1 "/>
</bind>
</comp>

<comp id="622" class="1004" name="shl_ln1118_1_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="21" slack="0"/>
<pin id="624" dir="0" index="1" bw="3" slack="0"/>
<pin id="625" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1118_1/1 "/>
</bind>
</comp>

<comp id="627" class="1004" name="r_V_22_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="21" slack="0"/>
<pin id="629" dir="0" index="1" bw="21" slack="0"/>
<pin id="630" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_22/1 "/>
</bind>
</comp>

<comp id="633" class="1004" name="trunc_ln708_12_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="9" slack="0"/>
<pin id="635" dir="0" index="1" bw="21" slack="0"/>
<pin id="636" dir="0" index="2" bw="5" slack="0"/>
<pin id="637" dir="0" index="3" bw="6" slack="0"/>
<pin id="638" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_12/1 "/>
</bind>
</comp>

<comp id="643" class="1004" name="trunc_ln708_13_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="9" slack="0"/>
<pin id="645" dir="0" index="1" bw="12" slack="0"/>
<pin id="646" dir="0" index="2" bw="3" slack="0"/>
<pin id="647" dir="0" index="3" bw="5" slack="0"/>
<pin id="648" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_13/1 "/>
</bind>
</comp>

<comp id="652" class="1004" name="lhs_V_2_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="12" slack="0"/>
<pin id="654" dir="0" index="1" bw="9" slack="1"/>
<pin id="655" dir="0" index="2" bw="1" slack="0"/>
<pin id="656" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_2/2 "/>
</bind>
</comp>

<comp id="659" class="1004" name="shl_ln1118_3_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="10" slack="0"/>
<pin id="661" dir="0" index="1" bw="9" slack="1"/>
<pin id="662" dir="0" index="2" bw="1" slack="0"/>
<pin id="663" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_3/2 "/>
</bind>
</comp>

<comp id="666" class="1004" name="sext_ln1192_3_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="10" slack="0"/>
<pin id="668" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_3/2 "/>
</bind>
</comp>

<comp id="670" class="1004" name="sub_ln1192_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="10" slack="0"/>
<pin id="672" dir="0" index="1" bw="12" slack="0"/>
<pin id="673" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192/2 "/>
</bind>
</comp>

<comp id="676" class="1004" name="shl_ln1118_4_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="12" slack="0"/>
<pin id="678" dir="0" index="1" bw="9" slack="1"/>
<pin id="679" dir="0" index="2" bw="1" slack="0"/>
<pin id="680" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_4/2 "/>
</bind>
</comp>

<comp id="683" class="1004" name="shl_ln1118_5_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="10" slack="0"/>
<pin id="685" dir="0" index="1" bw="9" slack="1"/>
<pin id="686" dir="0" index="2" bw="1" slack="0"/>
<pin id="687" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_5/2 "/>
</bind>
</comp>

<comp id="690" class="1004" name="sext_ln1192_4_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="10" slack="0"/>
<pin id="692" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_4/2 "/>
</bind>
</comp>

<comp id="694" class="1004" name="sub_ln1192_1_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="12" slack="0"/>
<pin id="696" dir="0" index="1" bw="10" slack="0"/>
<pin id="697" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_1/2 "/>
</bind>
</comp>

<comp id="700" class="1004" name="add_ln1192_3_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="12" slack="0"/>
<pin id="702" dir="0" index="1" bw="12" slack="0"/>
<pin id="703" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_3/2 "/>
</bind>
</comp>

<comp id="706" class="1004" name="ret_V_29_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="7" slack="0"/>
<pin id="708" dir="0" index="1" bw="12" slack="0"/>
<pin id="709" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_29/2 "/>
</bind>
</comp>

<comp id="712" class="1004" name="trunc_ln708_2_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="9" slack="0"/>
<pin id="714" dir="0" index="1" bw="12" slack="0"/>
<pin id="715" dir="0" index="2" bw="3" slack="0"/>
<pin id="716" dir="0" index="3" bw="5" slack="0"/>
<pin id="717" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_2/2 "/>
</bind>
</comp>

<comp id="723" class="1004" name="add_ln1192_6_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="12" slack="1"/>
<pin id="725" dir="0" index="1" bw="12" slack="0"/>
<pin id="726" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_6/2 "/>
</bind>
</comp>

<comp id="728" class="1004" name="rhs_V_1_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="12" slack="0"/>
<pin id="730" dir="0" index="1" bw="9" slack="1"/>
<pin id="731" dir="0" index="2" bw="1" slack="0"/>
<pin id="732" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_1/2 "/>
</bind>
</comp>

<comp id="735" class="1004" name="sub_ln1192_2_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="12" slack="0"/>
<pin id="737" dir="0" index="1" bw="12" slack="0"/>
<pin id="738" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_2/2 "/>
</bind>
</comp>

<comp id="741" class="1004" name="ret_V_31_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="8" slack="0"/>
<pin id="743" dir="0" index="1" bw="12" slack="0"/>
<pin id="744" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_31/2 "/>
</bind>
</comp>

<comp id="747" class="1004" name="trunc_ln708_4_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="9" slack="0"/>
<pin id="749" dir="0" index="1" bw="12" slack="0"/>
<pin id="750" dir="0" index="2" bw="3" slack="0"/>
<pin id="751" dir="0" index="3" bw="5" slack="0"/>
<pin id="752" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_4/2 "/>
</bind>
</comp>

<comp id="758" class="1004" name="ret_V_33_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="8" slack="0"/>
<pin id="760" dir="0" index="1" bw="12" slack="1"/>
<pin id="761" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_33/2 "/>
</bind>
</comp>

<comp id="763" class="1004" name="trunc_ln708_7_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="9" slack="0"/>
<pin id="765" dir="0" index="1" bw="12" slack="0"/>
<pin id="766" dir="0" index="2" bw="3" slack="0"/>
<pin id="767" dir="0" index="3" bw="5" slack="0"/>
<pin id="768" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_7/2 "/>
</bind>
</comp>

<comp id="774" class="1004" name="trunc_ln708_8_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="9" slack="0"/>
<pin id="776" dir="0" index="1" bw="21" slack="0"/>
<pin id="777" dir="0" index="2" bw="5" slack="0"/>
<pin id="778" dir="0" index="3" bw="6" slack="0"/>
<pin id="779" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_8/2 "/>
</bind>
</comp>

<comp id="783" class="1004" name="sext_ln727_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="9" slack="2"/>
<pin id="785" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln727/3 "/>
</bind>
</comp>

<comp id="786" class="1004" name="trunc_ln708_s_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="9" slack="0"/>
<pin id="788" dir="0" index="1" bw="15" slack="0"/>
<pin id="789" dir="0" index="2" bw="4" slack="0"/>
<pin id="790" dir="0" index="3" bw="5" slack="0"/>
<pin id="791" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_s/3 "/>
</bind>
</comp>

<comp id="795" class="1004" name="add_ln703_2_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="5" slack="0"/>
<pin id="797" dir="0" index="1" bw="9" slack="2"/>
<pin id="798" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_2/3 "/>
</bind>
</comp>

<comp id="801" class="1004" name="add_ln703_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="4" slack="0"/>
<pin id="803" dir="0" index="1" bw="9" slack="3"/>
<pin id="804" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/4 "/>
</bind>
</comp>

<comp id="807" class="1004" name="add_ln703_1_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="9" slack="3"/>
<pin id="809" dir="0" index="1" bw="9" slack="3"/>
<pin id="810" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_1/4 "/>
</bind>
</comp>

<comp id="812" class="1004" name="sext_ln1116_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="5" slack="1"/>
<pin id="814" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/6 "/>
</bind>
</comp>

<comp id="815" class="1004" name="sext_ln1192_1_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="9" slack="5"/>
<pin id="817" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_1/6 "/>
</bind>
</comp>

<comp id="818" class="1004" name="sext_ln1192_2_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="5" slack="0"/>
<pin id="820" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_2/6 "/>
</bind>
</comp>

<comp id="822" class="1004" name="ret_V_28_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="5" slack="0"/>
<pin id="824" dir="0" index="1" bw="9" slack="0"/>
<pin id="825" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_28/6 "/>
</bind>
</comp>

<comp id="828" class="1004" name="add_ln1192_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="6" slack="0"/>
<pin id="830" dir="0" index="1" bw="10" slack="0"/>
<pin id="831" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192/6 "/>
</bind>
</comp>

<comp id="834" class="1004" name="sext_ln703_8_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="5" slack="0"/>
<pin id="836" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_8/6 "/>
</bind>
</comp>

<comp id="838" class="1004" name="sext_ln703_9_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="5" slack="0"/>
<pin id="840" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_9/6 "/>
</bind>
</comp>

<comp id="842" class="1004" name="ret_V_43_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="5" slack="0"/>
<pin id="844" dir="0" index="1" bw="5" slack="0"/>
<pin id="845" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_43/6 "/>
</bind>
</comp>

<comp id="848" class="1004" name="tmp_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="18" slack="0"/>
<pin id="850" dir="0" index="1" bw="10" slack="1"/>
<pin id="851" dir="0" index="2" bw="1" slack="0"/>
<pin id="852" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="855" class="1004" name="sext_ln700_2_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="18" slack="0"/>
<pin id="857" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_2/7 "/>
</bind>
</comp>

<comp id="859" class="1004" name="tmp_10_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="16" slack="0"/>
<pin id="861" dir="0" index="1" bw="10" slack="1"/>
<pin id="862" dir="0" index="2" bw="1" slack="0"/>
<pin id="863" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/7 "/>
</bind>
</comp>

<comp id="866" class="1004" name="sext_ln700_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="16" slack="0"/>
<pin id="868" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700/7 "/>
</bind>
</comp>

<comp id="870" class="1004" name="sext_ln700_1_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="10" slack="1"/>
<pin id="872" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_1/7 "/>
</bind>
</comp>

<comp id="873" class="1004" name="tmp_9_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="20" slack="0"/>
<pin id="875" dir="0" index="1" bw="5" slack="1"/>
<pin id="876" dir="0" index="2" bw="1" slack="0"/>
<pin id="877" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/7 "/>
</bind>
</comp>

<comp id="880" class="1004" name="rhs_V_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="20" slack="0"/>
<pin id="882" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V/7 "/>
</bind>
</comp>

<comp id="884" class="1004" name="trunc_ln708_3_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="9" slack="0"/>
<pin id="886" dir="0" index="1" bw="24" slack="0"/>
<pin id="887" dir="0" index="2" bw="5" slack="0"/>
<pin id="888" dir="0" index="3" bw="6" slack="0"/>
<pin id="889" dir="1" index="4" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_3/7 "/>
</bind>
</comp>

<comp id="893" class="1004" name="sext_ln703_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="5" slack="1"/>
<pin id="895" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/7 "/>
</bind>
</comp>

<comp id="896" class="1004" name="sext_ln703_1_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="5" slack="1"/>
<pin id="898" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_1/7 "/>
</bind>
</comp>

<comp id="899" class="1004" name="ret_V_8_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="4" slack="0"/>
<pin id="901" dir="0" index="1" bw="5" slack="0"/>
<pin id="902" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_8/7 "/>
</bind>
</comp>

<comp id="905" class="1004" name="sext_ln1118_4_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="6" slack="0"/>
<pin id="907" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_4/7 "/>
</bind>
</comp>

<comp id="909" class="1004" name="shl_ln1_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="10" slack="0"/>
<pin id="911" dir="0" index="1" bw="9" slack="6"/>
<pin id="912" dir="0" index="2" bw="1" slack="0"/>
<pin id="913" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/7 "/>
</bind>
</comp>

<comp id="916" class="1004" name="sext_ln1118_6_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="10" slack="0"/>
<pin id="918" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_6/7 "/>
</bind>
</comp>

<comp id="920" class="1004" name="r_V_14_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="1" slack="0"/>
<pin id="922" dir="0" index="1" bw="10" slack="0"/>
<pin id="923" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_14/7 "/>
</bind>
</comp>

<comp id="926" class="1004" name="lhs_V_6_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="17" slack="0"/>
<pin id="928" dir="0" index="1" bw="11" slack="0"/>
<pin id="929" dir="0" index="2" bw="1" slack="0"/>
<pin id="930" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_6/7 "/>
</bind>
</comp>

<comp id="934" class="1004" name="sext_ln703_2_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="17" slack="0"/>
<pin id="936" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_2/7 "/>
</bind>
</comp>

<comp id="938" class="1004" name="rhs_V_2_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="17" slack="0"/>
<pin id="940" dir="0" index="1" bw="9" slack="6"/>
<pin id="941" dir="0" index="2" bw="1" slack="0"/>
<pin id="942" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_2/7 "/>
</bind>
</comp>

<comp id="945" class="1004" name="sext_ln728_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="17" slack="0"/>
<pin id="947" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728/7 "/>
</bind>
</comp>

<comp id="949" class="1004" name="ret_V_34_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="17" slack="0"/>
<pin id="951" dir="0" index="1" bw="17" slack="0"/>
<pin id="952" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_34/7 "/>
</bind>
</comp>

<comp id="955" class="1004" name="tmp_3_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="13" slack="0"/>
<pin id="957" dir="0" index="1" bw="5" slack="0"/>
<pin id="958" dir="0" index="2" bw="1" slack="0"/>
<pin id="959" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/7 "/>
</bind>
</comp>

<comp id="963" class="1004" name="sext_ln1192_9_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="13" slack="0"/>
<pin id="965" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_9/7 "/>
</bind>
</comp>

<comp id="967" class="1004" name="add_ln1192_15_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="18" slack="0"/>
<pin id="969" dir="0" index="1" bw="13" slack="0"/>
<pin id="970" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_15/7 "/>
</bind>
</comp>

<comp id="973" class="1004" name="tmp_4_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="13" slack="0"/>
<pin id="975" dir="0" index="1" bw="5" slack="0"/>
<pin id="976" dir="0" index="2" bw="1" slack="0"/>
<pin id="977" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/7 "/>
</bind>
</comp>

<comp id="981" class="1004" name="sext_ln1192_10_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="13" slack="0"/>
<pin id="983" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_10/7 "/>
</bind>
</comp>

<comp id="985" class="1004" name="add_ln1192_16_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="18" slack="0"/>
<pin id="987" dir="0" index="1" bw="13" slack="0"/>
<pin id="988" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_16/7 "/>
</bind>
</comp>

<comp id="991" class="1004" name="ret_V_36_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="13" slack="0"/>
<pin id="993" dir="0" index="1" bw="18" slack="0"/>
<pin id="994" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_36/7 "/>
</bind>
</comp>

<comp id="997" class="1004" name="trunc_ln708_9_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="9" slack="0"/>
<pin id="999" dir="0" index="1" bw="18" slack="0"/>
<pin id="1000" dir="0" index="2" bw="5" slack="0"/>
<pin id="1001" dir="0" index="3" bw="6" slack="0"/>
<pin id="1002" dir="1" index="4" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_9/7 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="lhs_V_4_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="9" slack="6"/>
<pin id="1009" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_4/7 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="rhs_V_4_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="9" slack="6"/>
<pin id="1012" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_4/7 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="ret_V_38_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="9" slack="0"/>
<pin id="1015" dir="0" index="1" bw="9" slack="0"/>
<pin id="1016" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_38/7 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="sext_ln1253_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="5" slack="2"/>
<pin id="1021" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1253/7 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="r_V_19_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="1" slack="0"/>
<pin id="1024" dir="0" index="1" bw="5" slack="0"/>
<pin id="1025" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_19/7 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="sext_ln1116_2_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="5" slack="2"/>
<pin id="1030" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_2/7 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="r_V_20_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="5" slack="0"/>
<pin id="1033" dir="0" index="1" bw="5" slack="0"/>
<pin id="1034" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_20/7 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="sext_ln1118_14_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="10" slack="0"/>
<pin id="1039" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_14/7 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="tmp_12_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="9" slack="0"/>
<pin id="1043" dir="0" index="1" bw="6" slack="0"/>
<pin id="1044" dir="0" index="2" bw="1" slack="0"/>
<pin id="1045" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/7 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="sext_ln700_3_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="9" slack="0"/>
<pin id="1051" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_3/7 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="sext_ln1192_19_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="6" slack="1"/>
<pin id="1055" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_19/7 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="ret_V_24_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="1" slack="0"/>
<pin id="1058" dir="0" index="1" bw="6" slack="0"/>
<pin id="1059" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_24/7 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="sext_ln1192_13_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="7" slack="0"/>
<pin id="1064" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_13/7 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="tmp_2_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="6" slack="0"/>
<pin id="1068" dir="0" index="1" bw="5" slack="3"/>
<pin id="1069" dir="0" index="2" bw="1" slack="0"/>
<pin id="1070" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/8 "/>
</bind>
</comp>

<comp id="1073" class="1004" name="sext_ln1118_5_fu_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="6" slack="0"/>
<pin id="1075" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_5/8 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="sext_ln1192_5_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="12" slack="1"/>
<pin id="1079" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_5/8 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="sext_ln1118_7_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="5" slack="1"/>
<pin id="1082" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_7/8 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="sext_ln703_5_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="5" slack="0"/>
<pin id="1085" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_5/8 "/>
</bind>
</comp>

<comp id="1087" class="1004" name="sext_ln1192_11_fu_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="5" slack="0"/>
<pin id="1089" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_11/8 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="add_ln1192_20_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="4" slack="0"/>
<pin id="1093" dir="0" index="1" bw="5" slack="0"/>
<pin id="1094" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_20/8 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="sext_ln1192_15_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="6" slack="0"/>
<pin id="1099" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_15/8 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="add_ln1192_19_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="5" slack="0"/>
<pin id="1103" dir="0" index="1" bw="6" slack="0"/>
<pin id="1104" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_19/8 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="lhs_V_5_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="13" slack="0"/>
<pin id="1109" dir="0" index="1" bw="10" slack="1"/>
<pin id="1110" dir="0" index="2" bw="1" slack="0"/>
<pin id="1111" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_5/8 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="sext_ln728_2_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="13" slack="0"/>
<pin id="1116" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_2/8 "/>
</bind>
</comp>

<comp id="1118" class="1004" name="tmp_5_fu_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="8" slack="0"/>
<pin id="1120" dir="0" index="1" bw="5" slack="0"/>
<pin id="1121" dir="0" index="2" bw="1" slack="0"/>
<pin id="1122" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/8 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="sext_ln1192_16_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="8" slack="0"/>
<pin id="1128" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_16/8 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="ret_V_40_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="14" slack="0"/>
<pin id="1132" dir="0" index="1" bw="8" slack="0"/>
<pin id="1133" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_40/8 "/>
</bind>
</comp>

<comp id="1135" class="1004" name="ret_V_19_fu_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="9" slack="0"/>
<pin id="1137" dir="0" index="1" bw="14" slack="0"/>
<pin id="1138" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_19/8 "/>
</bind>
</comp>

<comp id="1141" class="1004" name="sext_ln1192_14_fu_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="5" slack="1"/>
<pin id="1143" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_14/8 "/>
</bind>
</comp>

<comp id="1144" class="1004" name="trunc_ln708_14_fu_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="9" slack="0"/>
<pin id="1146" dir="0" index="1" bw="18" slack="0"/>
<pin id="1147" dir="0" index="2" bw="5" slack="0"/>
<pin id="1148" dir="0" index="3" bw="6" slack="0"/>
<pin id="1149" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_14/8 "/>
</bind>
</comp>

<comp id="1153" class="1004" name="sext_ln1192_7_fu_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="19" slack="1"/>
<pin id="1155" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_7/9 "/>
</bind>
</comp>

<comp id="1156" class="1004" name="sext_ln1192_8_fu_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="5" slack="2"/>
<pin id="1158" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_8/9 "/>
</bind>
</comp>

<comp id="1159" class="1004" name="tmp_11_fu_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="8" slack="0"/>
<pin id="1161" dir="0" index="1" bw="20" slack="0"/>
<pin id="1162" dir="0" index="2" bw="5" slack="0"/>
<pin id="1163" dir="0" index="3" bw="6" slack="0"/>
<pin id="1164" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/9 "/>
</bind>
</comp>

<comp id="1168" class="1004" name="sext_ln708_1_fu_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="8" slack="0"/>
<pin id="1170" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln708_1/9 "/>
</bind>
</comp>

<comp id="1173" class="1004" name="sext_ln1192_17_fu_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="14" slack="1"/>
<pin id="1175" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_17/9 "/>
</bind>
</comp>

<comp id="1176" class="1004" name="sext_ln1192_12_fu_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="7" slack="1"/>
<pin id="1178" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_12/9 "/>
</bind>
</comp>

<comp id="1179" class="1004" name="trunc_ln708_6_fu_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="9" slack="0"/>
<pin id="1181" dir="0" index="1" bw="18" slack="0"/>
<pin id="1182" dir="0" index="2" bw="5" slack="0"/>
<pin id="1183" dir="0" index="3" bw="6" slack="0"/>
<pin id="1184" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_6/9 "/>
</bind>
</comp>

<comp id="1189" class="1007" name="grp_fu_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="9" slack="0"/>
<pin id="1191" dir="0" index="1" bw="15" slack="0"/>
<pin id="1192" dir="0" index="2" bw="15" slack="0"/>
<pin id="1193" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_1/1 ret_V_27/1 "/>
</bind>
</comp>

<comp id="1198" class="1007" name="mul_ln1118_fu_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="13" slack="0"/>
<pin id="1200" dir="0" index="1" bw="13" slack="0"/>
<pin id="1201" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118/1 "/>
</bind>
</comp>

<comp id="1204" class="1007" name="mul_ln700_2_fu_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="15" slack="0"/>
<pin id="1206" dir="0" index="1" bw="15" slack="0"/>
<pin id="1207" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_2/1 "/>
</bind>
</comp>

<comp id="1210" class="1007" name="mul_ln1118_4_fu_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="13" slack="0"/>
<pin id="1212" dir="0" index="1" bw="13" slack="0"/>
<pin id="1213" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_4/1 "/>
</bind>
</comp>

<comp id="1218" class="1007" name="grp_fu_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="9" slack="0"/>
<pin id="1220" dir="0" index="1" bw="9" slack="0"/>
<pin id="1221" dir="0" index="2" bw="12" slack="0"/>
<pin id="1222" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_5/1 ret_V_42/1 "/>
</bind>
</comp>

<comp id="1227" class="1007" name="r_V_17_fu_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="21" slack="0"/>
<pin id="1229" dir="0" index="1" bw="21" slack="1"/>
<pin id="1230" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_17/2 "/>
</bind>
</comp>

<comp id="1233" class="1007" name="grp_fu_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="15" slack="0"/>
<pin id="1235" dir="0" index="1" bw="9" slack="1"/>
<pin id="1236" dir="0" index="2" bw="15" slack="2147483647"/>
<pin id="1237" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln700_3/2 add_ln700/2 "/>
</bind>
</comp>

<comp id="1239" class="1007" name="grp_fu_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="15" slack="0"/>
<pin id="1241" dir="0" index="1" bw="9" slack="0"/>
<pin id="1242" dir="0" index="2" bw="15" slack="2147483647"/>
<pin id="1243" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="rhs_V_3/3 ret_V_37/3 "/>
</bind>
</comp>

<comp id="1247" class="1007" name="grp_fu_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="5" slack="0"/>
<pin id="1249" dir="0" index="1" bw="5" slack="0"/>
<pin id="1250" dir="0" index="2" bw="10" slack="0"/>
<pin id="1251" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_13/6 ret_V/6 "/>
</bind>
</comp>

<comp id="1255" class="1007" name="grp_fu_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="18" slack="0"/>
<pin id="1257" dir="0" index="1" bw="16" slack="0"/>
<pin id="1258" dir="0" index="2" bw="10" slack="0"/>
<pin id="1259" dir="0" index="3" bw="20" slack="0"/>
<pin id="1260" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="submul_sub(1180) " fcode="submul_sub"/>
<opset="sub_ln700/7 mul_ln700/7 ret_V_30/7 "/>
</bind>
</comp>

<comp id="1266" class="1007" name="grp_fu_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="6" slack="0"/>
<pin id="1268" dir="0" index="1" bw="5" slack="0"/>
<pin id="1269" dir="0" index="2" bw="6" slack="0"/>
<pin id="1270" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="ret_V_6/7 sext_ln1116_1/7 r_V/7 "/>
</bind>
</comp>

<comp id="1274" class="1007" name="grp_fu_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="10" slack="0"/>
<pin id="1276" dir="0" index="1" bw="9" slack="0"/>
<pin id="1277" dir="0" index="2" bw="7" slack="0"/>
<pin id="1278" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="ret_V_21/7 sext_ln1192_18/7 mul_ln1192_6/7 "/>
</bind>
</comp>

<comp id="1282" class="1007" name="grp_fu_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="7" slack="0"/>
<pin id="1284" dir="0" index="1" bw="6" slack="0"/>
<pin id="1285" dir="0" index="2" bw="12" slack="0"/>
<pin id="1286" dir="1" index="3" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="add_ln1192_10/8 sext_ln1192_6/8 mul_ln1192_2/8 "/>
</bind>
</comp>

<comp id="1290" class="1007" name="grp_fu_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="5" slack="0"/>
<pin id="1292" dir="0" index="1" bw="5" slack="0"/>
<pin id="1293" dir="0" index="2" bw="13" slack="0"/>
<pin id="1294" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_18/8 sext_ln1118_13/8 ret_V_39/8 "/>
</bind>
</comp>

<comp id="1299" class="1007" name="grp_fu_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="5" slack="0"/>
<pin id="1301" dir="0" index="1" bw="18" slack="1"/>
<pin id="1302" dir="0" index="2" bw="18" slack="0"/>
<pin id="1303" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_7/8 ret_V_44/8 "/>
</bind>
</comp>

<comp id="1307" class="1007" name="grp_fu_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="5" slack="0"/>
<pin id="1309" dir="0" index="1" bw="19" slack="0"/>
<pin id="1310" dir="0" index="2" bw="20" slack="0"/>
<pin id="1311" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_3/9 ret_V_32/9 "/>
</bind>
</comp>

<comp id="1316" class="1007" name="grp_fu_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="7" slack="0"/>
<pin id="1318" dir="0" index="1" bw="14" slack="0"/>
<pin id="1319" dir="0" index="2" bw="18" slack="0"/>
<pin id="1320" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_4/9 ret_V_41/9 "/>
</bind>
</comp>

<comp id="1325" class="1005" name="p_Val2_10_reg_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="9" slack="1"/>
<pin id="1327" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_10 "/>
</bind>
</comp>

<comp id="1333" class="1005" name="p_Val2_s_reg_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="9" slack="2"/>
<pin id="1335" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="1341" class="1005" name="trunc_ln_reg_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="9" slack="1"/>
<pin id="1343" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1346" class="1005" name="p_Val2_1_reg_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="9" slack="5"/>
<pin id="1348" dir="1" index="1" bw="9" slack="5"/>
</pin_list>
<bind>
<opset="p_Val2_1 "/>
</bind>
</comp>

<comp id="1351" class="1005" name="tmp_s_reg_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="9" slack="1"/>
<pin id="1353" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1359" class="1005" name="p_Val2_2_reg_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="9" slack="1"/>
<pin id="1361" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_2 "/>
</bind>
</comp>

<comp id="1367" class="1005" name="trunc_ln708_1_reg_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="9" slack="1"/>
<pin id="1369" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_1 "/>
</bind>
</comp>

<comp id="1372" class="1005" name="mul_ln1192_8_reg_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="12" slack="1"/>
<pin id="1374" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_8 "/>
</bind>
</comp>

<comp id="1378" class="1005" name="trunc_ln708_5_reg_1378">
<pin_list>
<pin id="1379" dir="0" index="0" bw="9" slack="1"/>
<pin id="1380" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_5 "/>
</bind>
</comp>

<comp id="1383" class="1005" name="sext_ln1118_8_reg_1383">
<pin_list>
<pin id="1384" dir="0" index="0" bw="15" slack="1"/>
<pin id="1385" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_8 "/>
</bind>
</comp>

<comp id="1388" class="1005" name="mul_ln1118_reg_1388">
<pin_list>
<pin id="1389" dir="0" index="0" bw="21" slack="1"/>
<pin id="1390" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1118 "/>
</bind>
</comp>

<comp id="1393" class="1005" name="mul_ln700_2_reg_1393">
<pin_list>
<pin id="1394" dir="0" index="0" bw="15" slack="1"/>
<pin id="1395" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_2 "/>
</bind>
</comp>

<comp id="1398" class="1005" name="sext_ln708_reg_1398">
<pin_list>
<pin id="1399" dir="0" index="0" bw="9" slack="1"/>
<pin id="1400" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln708 "/>
</bind>
</comp>

<comp id="1403" class="1005" name="trunc_ln708_11_reg_1403">
<pin_list>
<pin id="1404" dir="0" index="0" bw="9" slack="1"/>
<pin id="1405" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_11 "/>
</bind>
</comp>

<comp id="1408" class="1005" name="trunc_ln708_12_reg_1408">
<pin_list>
<pin id="1409" dir="0" index="0" bw="9" slack="1"/>
<pin id="1410" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_12 "/>
</bind>
</comp>

<comp id="1413" class="1005" name="trunc_ln708_13_reg_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="9" slack="1"/>
<pin id="1415" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_13 "/>
</bind>
</comp>

<comp id="1418" class="1005" name="trunc_ln708_2_reg_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="9" slack="1"/>
<pin id="1420" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_2 "/>
</bind>
</comp>

<comp id="1423" class="1005" name="trunc_ln708_4_reg_1423">
<pin_list>
<pin id="1424" dir="0" index="0" bw="9" slack="1"/>
<pin id="1425" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_4 "/>
</bind>
</comp>

<comp id="1428" class="1005" name="trunc_ln708_7_reg_1428">
<pin_list>
<pin id="1429" dir="0" index="0" bw="9" slack="1"/>
<pin id="1430" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_7 "/>
</bind>
</comp>

<comp id="1433" class="1005" name="trunc_ln708_8_reg_1433">
<pin_list>
<pin id="1434" dir="0" index="0" bw="9" slack="1"/>
<pin id="1435" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_8 "/>
</bind>
</comp>

<comp id="1438" class="1005" name="add_ln700_reg_1438">
<pin_list>
<pin id="1439" dir="0" index="0" bw="15" slack="1"/>
<pin id="1440" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700 "/>
</bind>
</comp>

<comp id="1443" class="1005" name="trunc_ln708_s_reg_1443">
<pin_list>
<pin id="1444" dir="0" index="0" bw="9" slack="1"/>
<pin id="1445" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_s "/>
</bind>
</comp>

<comp id="1448" class="1005" name="add_ln703_2_reg_1448">
<pin_list>
<pin id="1449" dir="0" index="0" bw="9" slack="1"/>
<pin id="1450" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_2 "/>
</bind>
</comp>

<comp id="1453" class="1005" name="add_ln703_reg_1453">
<pin_list>
<pin id="1454" dir="0" index="0" bw="9" slack="1"/>
<pin id="1455" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703 "/>
</bind>
</comp>

<comp id="1458" class="1005" name="add_ln703_1_reg_1458">
<pin_list>
<pin id="1459" dir="0" index="0" bw="9" slack="1"/>
<pin id="1460" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_1 "/>
</bind>
</comp>

<comp id="1463" class="1005" name="p_s_reg_1463">
<pin_list>
<pin id="1464" dir="0" index="0" bw="5" slack="1"/>
<pin id="1465" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_s "/>
</bind>
</comp>

<comp id="1468" class="1005" name="p_5_reg_1468">
<pin_list>
<pin id="1469" dir="0" index="0" bw="5" slack="3"/>
<pin id="1470" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="p_5 "/>
</bind>
</comp>

<comp id="1473" class="1005" name="p_Val2_8_reg_1473">
<pin_list>
<pin id="1474" dir="0" index="0" bw="5" slack="2"/>
<pin id="1475" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_8 "/>
</bind>
</comp>

<comp id="1478" class="1005" name="p_1_reg_1478">
<pin_list>
<pin id="1479" dir="0" index="0" bw="5" slack="2"/>
<pin id="1480" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="p_1 "/>
</bind>
</comp>

<comp id="1483" class="1005" name="ret_V_reg_1483">
<pin_list>
<pin id="1484" dir="0" index="0" bw="10" slack="1"/>
<pin id="1485" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ret_V "/>
</bind>
</comp>

<comp id="1489" class="1005" name="add_ln1192_reg_1489">
<pin_list>
<pin id="1490" dir="0" index="0" bw="10" slack="1"/>
<pin id="1491" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1192 "/>
</bind>
</comp>

<comp id="1494" class="1005" name="p_Val2_4_reg_1494">
<pin_list>
<pin id="1495" dir="0" index="0" bw="5" slack="1"/>
<pin id="1496" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_4 "/>
</bind>
</comp>

<comp id="1499" class="1005" name="p_Val2_5_reg_1499">
<pin_list>
<pin id="1500" dir="0" index="0" bw="5" slack="1"/>
<pin id="1501" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_5 "/>
</bind>
</comp>

<comp id="1504" class="1005" name="p_Val2_s_26_reg_1504">
<pin_list>
<pin id="1505" dir="0" index="0" bw="5" slack="1"/>
<pin id="1506" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s_26 "/>
</bind>
</comp>

<comp id="1509" class="1005" name="ret_V_43_reg_1509">
<pin_list>
<pin id="1510" dir="0" index="0" bw="6" slack="1"/>
<pin id="1511" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_43 "/>
</bind>
</comp>

<comp id="1514" class="1005" name="trunc_ln708_3_reg_1514">
<pin_list>
<pin id="1515" dir="0" index="0" bw="9" slack="2"/>
<pin id="1516" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln708_3 "/>
</bind>
</comp>

<comp id="1519" class="1005" name="r_V_reg_1519">
<pin_list>
<pin id="1520" dir="0" index="0" bw="12" slack="1"/>
<pin id="1521" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="1524" class="1005" name="p_6_reg_1524">
<pin_list>
<pin id="1525" dir="0" index="0" bw="5" slack="1"/>
<pin id="1526" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_6 "/>
</bind>
</comp>

<comp id="1530" class="1005" name="trunc_ln708_9_reg_1530">
<pin_list>
<pin id="1531" dir="0" index="0" bw="9" slack="2"/>
<pin id="1532" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln708_9 "/>
</bind>
</comp>

<comp id="1535" class="1005" name="ret_V_38_reg_1535">
<pin_list>
<pin id="1536" dir="0" index="0" bw="10" slack="1"/>
<pin id="1537" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_38 "/>
</bind>
</comp>

<comp id="1540" class="1005" name="mul_ln1192_6_reg_1540">
<pin_list>
<pin id="1541" dir="0" index="0" bw="18" slack="1"/>
<pin id="1542" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_6 "/>
</bind>
</comp>

<comp id="1545" class="1005" name="p_0_reg_1545">
<pin_list>
<pin id="1546" dir="0" index="0" bw="5" slack="1"/>
<pin id="1547" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_0 "/>
</bind>
</comp>

<comp id="1550" class="1005" name="mul_ln1192_2_reg_1550">
<pin_list>
<pin id="1551" dir="0" index="0" bw="19" slack="1"/>
<pin id="1552" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_2 "/>
</bind>
</comp>

<comp id="1555" class="1005" name="add_ln1192_19_reg_1555">
<pin_list>
<pin id="1556" dir="0" index="0" bw="7" slack="1"/>
<pin id="1557" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1192_19 "/>
</bind>
</comp>

<comp id="1560" class="1005" name="ret_V_19_reg_1560">
<pin_list>
<pin id="1561" dir="0" index="0" bw="14" slack="1"/>
<pin id="1562" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_19 "/>
</bind>
</comp>

<comp id="1565" class="1005" name="trunc_ln708_14_reg_1565">
<pin_list>
<pin id="1566" dir="0" index="0" bw="9" slack="1"/>
<pin id="1567" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_14 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="204"><net_src comp="12" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="0" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="211"><net_src comp="190" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="2" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="218"><net_src comp="190" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="4" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="225"><net_src comp="190" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="6" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="232"><net_src comp="190" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="8" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="239"><net_src comp="190" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="10" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="245"><net_src comp="38" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="250"><net_src comp="38" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="255"><net_src comp="38" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="260"><net_src comp="38" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="265"><net_src comp="38" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="270"><net_src comp="38" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="275"><net_src comp="38" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="280"><net_src comp="38" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="285"><net_src comp="38" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="290"><net_src comp="38" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="295"><net_src comp="38" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="300"><net_src comp="38" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="305"><net_src comp="38" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="310"><net_src comp="38" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="315"><net_src comp="38" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="320"><net_src comp="38" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="325"><net_src comp="38" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="332"><net_src comp="14" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="200" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="334"><net_src comp="16" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="335"><net_src comp="18" pin="0"/><net_sink comp="326" pin=3"/></net>

<net id="339"><net_src comp="326" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="345"><net_src comp="20" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="326" pin="4"/><net_sink comp="340" pin=1"/></net>

<net id="347"><net_src comp="22" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="351"><net_src comp="340" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="358"><net_src comp="14" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="200" pin="2"/><net_sink comp="352" pin=1"/></net>

<net id="360"><net_src comp="24" pin="0"/><net_sink comp="352" pin=2"/></net>

<net id="361"><net_src comp="26" pin="0"/><net_sink comp="352" pin=3"/></net>

<net id="367"><net_src comp="28" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="352" pin="4"/><net_sink comp="362" pin=1"/></net>

<net id="369"><net_src comp="30" pin="0"/><net_sink comp="362" pin=2"/></net>

<net id="374"><net_src comp="362" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="348" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="382"><net_src comp="32" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="370" pin="2"/><net_sink comp="376" pin=1"/></net>

<net id="384"><net_src comp="34" pin="0"/><net_sink comp="376" pin=2"/></net>

<net id="385"><net_src comp="36" pin="0"/><net_sink comp="376" pin=3"/></net>

<net id="386"><net_src comp="376" pin="4"/><net_sink comp="241" pin=1"/></net>

<net id="393"><net_src comp="14" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="394"><net_src comp="200" pin="2"/><net_sink comp="387" pin=1"/></net>

<net id="395"><net_src comp="40" pin="0"/><net_sink comp="387" pin=2"/></net>

<net id="396"><net_src comp="42" pin="0"/><net_sink comp="387" pin=3"/></net>

<net id="400"><net_src comp="387" pin="4"/><net_sink comp="397" pin=0"/></net>

<net id="407"><net_src comp="14" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="408"><net_src comp="200" pin="2"/><net_sink comp="401" pin=1"/></net>

<net id="409"><net_src comp="44" pin="0"/><net_sink comp="401" pin=2"/></net>

<net id="410"><net_src comp="46" pin="0"/><net_sink comp="401" pin=3"/></net>

<net id="414"><net_src comp="401" pin="4"/><net_sink comp="411" pin=0"/></net>

<net id="419"><net_src comp="397" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="397" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="427"><net_src comp="14" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="428"><net_src comp="200" pin="2"/><net_sink comp="421" pin=1"/></net>

<net id="429"><net_src comp="48" pin="0"/><net_sink comp="421" pin=2"/></net>

<net id="430"><net_src comp="50" pin="0"/><net_sink comp="421" pin=3"/></net>

<net id="436"><net_src comp="52" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="437"><net_src comp="421" pin="4"/><net_sink comp="431" pin=1"/></net>

<net id="438"><net_src comp="54" pin="0"/><net_sink comp="431" pin=2"/></net>

<net id="445"><net_src comp="56" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="446"><net_src comp="58" pin="0"/><net_sink comp="439" pin=2"/></net>

<net id="447"><net_src comp="60" pin="0"/><net_sink comp="439" pin=3"/></net>

<net id="451"><net_src comp="401" pin="4"/><net_sink comp="448" pin=0"/></net>

<net id="456"><net_src comp="448" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="448" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="464"><net_src comp="62" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="465"><net_src comp="200" pin="2"/><net_sink comp="458" pin=1"/></net>

<net id="466"><net_src comp="16" pin="0"/><net_sink comp="458" pin=2"/></net>

<net id="467"><net_src comp="64" pin="0"/><net_sink comp="458" pin=3"/></net>

<net id="473"><net_src comp="66" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="474"><net_src comp="458" pin="4"/><net_sink comp="468" pin=1"/></net>

<net id="475"><net_src comp="68" pin="0"/><net_sink comp="468" pin=2"/></net>

<net id="480"><net_src comp="70" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="468" pin="3"/><net_sink comp="476" pin=1"/></net>

<net id="488"><net_src comp="32" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="489"><net_src comp="476" pin="2"/><net_sink comp="482" pin=1"/></net>

<net id="490"><net_src comp="34" pin="0"/><net_sink comp="482" pin=2"/></net>

<net id="491"><net_src comp="36" pin="0"/><net_sink comp="482" pin=3"/></net>

<net id="492"><net_src comp="482" pin="4"/><net_sink comp="246" pin=1"/></net>

<net id="496"><net_src comp="352" pin="4"/><net_sink comp="493" pin=0"/></net>

<net id="500"><net_src comp="352" pin="4"/><net_sink comp="497" pin=0"/></net>

<net id="504"><net_src comp="352" pin="4"/><net_sink comp="501" pin=0"/></net>

<net id="510"><net_src comp="20" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="511"><net_src comp="352" pin="4"/><net_sink comp="505" pin=1"/></net>

<net id="512"><net_src comp="22" pin="0"/><net_sink comp="505" pin=2"/></net>

<net id="516"><net_src comp="505" pin="3"/><net_sink comp="513" pin=0"/></net>

<net id="521"><net_src comp="501" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="513" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="527"><net_src comp="336" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="348" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="532"><net_src comp="517" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="536"><net_src comp="523" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="541"><net_src comp="529" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="533" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="547"><net_src comp="72" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="537" pin="2"/><net_sink comp="543" pin=1"/></net>

<net id="552"><net_src comp="543" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="557"><net_src comp="493" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="493" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="565"><net_src comp="76" pin="0"/><net_sink comp="559" pin=0"/></net>

<net id="566"><net_src comp="200" pin="2"/><net_sink comp="559" pin=1"/></net>

<net id="567"><net_src comp="78" pin="0"/><net_sink comp="559" pin=2"/></net>

<net id="568"><net_src comp="50" pin="0"/><net_sink comp="559" pin=3"/></net>

<net id="572"><net_src comp="559" pin="4"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="578"><net_src comp="80" pin="0"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="468" pin="3"/><net_sink comp="574" pin=1"/></net>

<net id="584"><net_src comp="362" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="574" pin="2"/><net_sink comp="580" pin=1"/></net>

<net id="592"><net_src comp="32" pin="0"/><net_sink comp="586" pin=0"/></net>

<net id="593"><net_src comp="580" pin="2"/><net_sink comp="586" pin=1"/></net>

<net id="594"><net_src comp="34" pin="0"/><net_sink comp="586" pin=2"/></net>

<net id="595"><net_src comp="36" pin="0"/><net_sink comp="586" pin=3"/></net>

<net id="596"><net_src comp="586" pin="4"/><net_sink comp="256" pin=1"/></net>

<net id="600"><net_src comp="362" pin="3"/><net_sink comp="597" pin=0"/></net>

<net id="605"><net_src comp="597" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="606"><net_src comp="497" pin="1"/><net_sink comp="601" pin=1"/></net>

<net id="611"><net_src comp="72" pin="0"/><net_sink comp="607" pin=0"/></net>

<net id="612"><net_src comp="601" pin="2"/><net_sink comp="607" pin=1"/></net>

<net id="616"><net_src comp="607" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="621"><net_src comp="82" pin="0"/><net_sink comp="617" pin=1"/></net>

<net id="626"><net_src comp="84" pin="0"/><net_sink comp="622" pin=1"/></net>

<net id="631"><net_src comp="617" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="622" pin="2"/><net_sink comp="627" pin=1"/></net>

<net id="639"><net_src comp="86" pin="0"/><net_sink comp="633" pin=0"/></net>

<net id="640"><net_src comp="627" pin="2"/><net_sink comp="633" pin=1"/></net>

<net id="641"><net_src comp="88" pin="0"/><net_sink comp="633" pin=2"/></net>

<net id="642"><net_src comp="90" pin="0"/><net_sink comp="633" pin=3"/></net>

<net id="649"><net_src comp="32" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="650"><net_src comp="34" pin="0"/><net_sink comp="643" pin=2"/></net>

<net id="651"><net_src comp="36" pin="0"/><net_sink comp="643" pin=3"/></net>

<net id="657"><net_src comp="28" pin="0"/><net_sink comp="652" pin=0"/></net>

<net id="658"><net_src comp="30" pin="0"/><net_sink comp="652" pin=2"/></net>

<net id="664"><net_src comp="94" pin="0"/><net_sink comp="659" pin=0"/></net>

<net id="665"><net_src comp="96" pin="0"/><net_sink comp="659" pin=2"/></net>

<net id="669"><net_src comp="659" pin="3"/><net_sink comp="666" pin=0"/></net>

<net id="674"><net_src comp="666" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="652" pin="3"/><net_sink comp="670" pin=1"/></net>

<net id="681"><net_src comp="28" pin="0"/><net_sink comp="676" pin=0"/></net>

<net id="682"><net_src comp="30" pin="0"/><net_sink comp="676" pin=2"/></net>

<net id="688"><net_src comp="94" pin="0"/><net_sink comp="683" pin=0"/></net>

<net id="689"><net_src comp="96" pin="0"/><net_sink comp="683" pin=2"/></net>

<net id="693"><net_src comp="683" pin="3"/><net_sink comp="690" pin=0"/></net>

<net id="698"><net_src comp="676" pin="3"/><net_sink comp="694" pin=0"/></net>

<net id="699"><net_src comp="690" pin="1"/><net_sink comp="694" pin=1"/></net>

<net id="704"><net_src comp="694" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="705"><net_src comp="670" pin="2"/><net_sink comp="700" pin=1"/></net>

<net id="710"><net_src comp="98" pin="0"/><net_sink comp="706" pin=0"/></net>

<net id="711"><net_src comp="700" pin="2"/><net_sink comp="706" pin=1"/></net>

<net id="718"><net_src comp="32" pin="0"/><net_sink comp="712" pin=0"/></net>

<net id="719"><net_src comp="706" pin="2"/><net_sink comp="712" pin=1"/></net>

<net id="720"><net_src comp="34" pin="0"/><net_sink comp="712" pin=2"/></net>

<net id="721"><net_src comp="36" pin="0"/><net_sink comp="712" pin=3"/></net>

<net id="722"><net_src comp="712" pin="4"/><net_sink comp="266" pin=1"/></net>

<net id="727"><net_src comp="652" pin="3"/><net_sink comp="723" pin=1"/></net>

<net id="733"><net_src comp="28" pin="0"/><net_sink comp="728" pin=0"/></net>

<net id="734"><net_src comp="30" pin="0"/><net_sink comp="728" pin=2"/></net>

<net id="739"><net_src comp="723" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="740"><net_src comp="728" pin="3"/><net_sink comp="735" pin=1"/></net>

<net id="745"><net_src comp="100" pin="0"/><net_sink comp="741" pin=0"/></net>

<net id="746"><net_src comp="735" pin="2"/><net_sink comp="741" pin=1"/></net>

<net id="753"><net_src comp="32" pin="0"/><net_sink comp="747" pin=0"/></net>

<net id="754"><net_src comp="741" pin="2"/><net_sink comp="747" pin=1"/></net>

<net id="755"><net_src comp="34" pin="0"/><net_sink comp="747" pin=2"/></net>

<net id="756"><net_src comp="36" pin="0"/><net_sink comp="747" pin=3"/></net>

<net id="757"><net_src comp="747" pin="4"/><net_sink comp="276" pin=1"/></net>

<net id="762"><net_src comp="102" pin="0"/><net_sink comp="758" pin=0"/></net>

<net id="769"><net_src comp="32" pin="0"/><net_sink comp="763" pin=0"/></net>

<net id="770"><net_src comp="758" pin="2"/><net_sink comp="763" pin=1"/></net>

<net id="771"><net_src comp="34" pin="0"/><net_sink comp="763" pin=2"/></net>

<net id="772"><net_src comp="36" pin="0"/><net_sink comp="763" pin=3"/></net>

<net id="773"><net_src comp="763" pin="4"/><net_sink comp="281" pin=1"/></net>

<net id="780"><net_src comp="86" pin="0"/><net_sink comp="774" pin=0"/></net>

<net id="781"><net_src comp="88" pin="0"/><net_sink comp="774" pin=2"/></net>

<net id="782"><net_src comp="90" pin="0"/><net_sink comp="774" pin=3"/></net>

<net id="792"><net_src comp="56" pin="0"/><net_sink comp="786" pin=0"/></net>

<net id="793"><net_src comp="58" pin="0"/><net_sink comp="786" pin=2"/></net>

<net id="794"><net_src comp="60" pin="0"/><net_sink comp="786" pin=3"/></net>

<net id="799"><net_src comp="110" pin="0"/><net_sink comp="795" pin=0"/></net>

<net id="800"><net_src comp="795" pin="2"/><net_sink comp="306" pin=1"/></net>

<net id="805"><net_src comp="112" pin="0"/><net_sink comp="801" pin=0"/></net>

<net id="806"><net_src comp="801" pin="2"/><net_sink comp="311" pin=1"/></net>

<net id="811"><net_src comp="807" pin="2"/><net_sink comp="321" pin=1"/></net>

<net id="821"><net_src comp="261" pin="2"/><net_sink comp="818" pin=0"/></net>

<net id="826"><net_src comp="818" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="827"><net_src comp="815" pin="1"/><net_sink comp="822" pin=1"/></net>

<net id="832"><net_src comp="116" pin="0"/><net_sink comp="828" pin=0"/></net>

<net id="833"><net_src comp="822" pin="2"/><net_sink comp="828" pin=1"/></net>

<net id="837"><net_src comp="286" pin="2"/><net_sink comp="834" pin=0"/></net>

<net id="841"><net_src comp="291" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="846"><net_src comp="834" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="847"><net_src comp="838" pin="1"/><net_sink comp="842" pin=1"/></net>

<net id="853"><net_src comp="118" pin="0"/><net_sink comp="848" pin=0"/></net>

<net id="854"><net_src comp="120" pin="0"/><net_sink comp="848" pin=2"/></net>

<net id="858"><net_src comp="848" pin="3"/><net_sink comp="855" pin=0"/></net>

<net id="864"><net_src comp="122" pin="0"/><net_sink comp="859" pin=0"/></net>

<net id="865"><net_src comp="54" pin="0"/><net_sink comp="859" pin=2"/></net>

<net id="869"><net_src comp="859" pin="3"/><net_sink comp="866" pin=0"/></net>

<net id="878"><net_src comp="124" pin="0"/><net_sink comp="873" pin=0"/></net>

<net id="879"><net_src comp="126" pin="0"/><net_sink comp="873" pin=2"/></net>

<net id="883"><net_src comp="873" pin="3"/><net_sink comp="880" pin=0"/></net>

<net id="890"><net_src comp="128" pin="0"/><net_sink comp="884" pin=0"/></net>

<net id="891"><net_src comp="130" pin="0"/><net_sink comp="884" pin=2"/></net>

<net id="892"><net_src comp="132" pin="0"/><net_sink comp="884" pin=3"/></net>

<net id="903"><net_src comp="136" pin="0"/><net_sink comp="899" pin=0"/></net>

<net id="904"><net_src comp="896" pin="1"/><net_sink comp="899" pin=1"/></net>

<net id="908"><net_src comp="899" pin="2"/><net_sink comp="905" pin=0"/></net>

<net id="914"><net_src comp="94" pin="0"/><net_sink comp="909" pin=0"/></net>

<net id="915"><net_src comp="96" pin="0"/><net_sink comp="909" pin=2"/></net>

<net id="919"><net_src comp="909" pin="3"/><net_sink comp="916" pin=0"/></net>

<net id="924"><net_src comp="138" pin="0"/><net_sink comp="920" pin=0"/></net>

<net id="925"><net_src comp="916" pin="1"/><net_sink comp="920" pin=1"/></net>

<net id="931"><net_src comp="140" pin="0"/><net_sink comp="926" pin=0"/></net>

<net id="932"><net_src comp="920" pin="2"/><net_sink comp="926" pin=1"/></net>

<net id="933"><net_src comp="54" pin="0"/><net_sink comp="926" pin=2"/></net>

<net id="937"><net_src comp="926" pin="3"/><net_sink comp="934" pin=0"/></net>

<net id="943"><net_src comp="142" pin="0"/><net_sink comp="938" pin=0"/></net>

<net id="944"><net_src comp="120" pin="0"/><net_sink comp="938" pin=2"/></net>

<net id="948"><net_src comp="938" pin="3"/><net_sink comp="945" pin=0"/></net>

<net id="953"><net_src comp="934" pin="1"/><net_sink comp="949" pin=0"/></net>

<net id="954"><net_src comp="945" pin="1"/><net_sink comp="949" pin=1"/></net>

<net id="960"><net_src comp="144" pin="0"/><net_sink comp="955" pin=0"/></net>

<net id="961"><net_src comp="296" pin="2"/><net_sink comp="955" pin=1"/></net>

<net id="962"><net_src comp="120" pin="0"/><net_sink comp="955" pin=2"/></net>

<net id="966"><net_src comp="955" pin="3"/><net_sink comp="963" pin=0"/></net>

<net id="971"><net_src comp="949" pin="2"/><net_sink comp="967" pin=0"/></net>

<net id="972"><net_src comp="963" pin="1"/><net_sink comp="967" pin=1"/></net>

<net id="978"><net_src comp="144" pin="0"/><net_sink comp="973" pin=0"/></net>

<net id="979"><net_src comp="301" pin="2"/><net_sink comp="973" pin=1"/></net>

<net id="980"><net_src comp="120" pin="0"/><net_sink comp="973" pin=2"/></net>

<net id="984"><net_src comp="973" pin="3"/><net_sink comp="981" pin=0"/></net>

<net id="989"><net_src comp="967" pin="2"/><net_sink comp="985" pin=0"/></net>

<net id="990"><net_src comp="981" pin="1"/><net_sink comp="985" pin=1"/></net>

<net id="995"><net_src comp="146" pin="0"/><net_sink comp="991" pin=0"/></net>

<net id="996"><net_src comp="985" pin="2"/><net_sink comp="991" pin=1"/></net>

<net id="1003"><net_src comp="148" pin="0"/><net_sink comp="997" pin=0"/></net>

<net id="1004"><net_src comp="991" pin="2"/><net_sink comp="997" pin=1"/></net>

<net id="1005"><net_src comp="150" pin="0"/><net_sink comp="997" pin=2"/></net>

<net id="1006"><net_src comp="152" pin="0"/><net_sink comp="997" pin=3"/></net>

<net id="1017"><net_src comp="1007" pin="1"/><net_sink comp="1013" pin=0"/></net>

<net id="1018"><net_src comp="1010" pin="1"/><net_sink comp="1013" pin=1"/></net>

<net id="1026"><net_src comp="54" pin="0"/><net_sink comp="1022" pin=0"/></net>

<net id="1027"><net_src comp="1019" pin="1"/><net_sink comp="1022" pin=1"/></net>

<net id="1035"><net_src comp="1028" pin="1"/><net_sink comp="1031" pin=0"/></net>

<net id="1036"><net_src comp="1028" pin="1"/><net_sink comp="1031" pin=1"/></net>

<net id="1040"><net_src comp="1031" pin="2"/><net_sink comp="1037" pin=0"/></net>

<net id="1046"><net_src comp="154" pin="0"/><net_sink comp="1041" pin=0"/></net>

<net id="1047"><net_src comp="1022" pin="2"/><net_sink comp="1041" pin=1"/></net>

<net id="1048"><net_src comp="30" pin="0"/><net_sink comp="1041" pin=2"/></net>

<net id="1052"><net_src comp="1041" pin="3"/><net_sink comp="1049" pin=0"/></net>

<net id="1060"><net_src comp="156" pin="0"/><net_sink comp="1056" pin=0"/></net>

<net id="1061"><net_src comp="1053" pin="1"/><net_sink comp="1056" pin=1"/></net>

<net id="1065"><net_src comp="1056" pin="2"/><net_sink comp="1062" pin=0"/></net>

<net id="1071"><net_src comp="158" pin="0"/><net_sink comp="1066" pin=0"/></net>

<net id="1072"><net_src comp="96" pin="0"/><net_sink comp="1066" pin=2"/></net>

<net id="1076"><net_src comp="1066" pin="3"/><net_sink comp="1073" pin=0"/></net>

<net id="1086"><net_src comp="311" pin="2"/><net_sink comp="1083" pin=0"/></net>

<net id="1090"><net_src comp="316" pin="2"/><net_sink comp="1087" pin=0"/></net>

<net id="1095"><net_src comp="136" pin="0"/><net_sink comp="1091" pin=0"/></net>

<net id="1096"><net_src comp="1083" pin="1"/><net_sink comp="1091" pin=1"/></net>

<net id="1100"><net_src comp="1091" pin="2"/><net_sink comp="1097" pin=0"/></net>

<net id="1105"><net_src comp="1087" pin="1"/><net_sink comp="1101" pin=0"/></net>

<net id="1106"><net_src comp="1097" pin="1"/><net_sink comp="1101" pin=1"/></net>

<net id="1112"><net_src comp="162" pin="0"/><net_sink comp="1107" pin=0"/></net>

<net id="1113"><net_src comp="30" pin="0"/><net_sink comp="1107" pin=2"/></net>

<net id="1117"><net_src comp="1107" pin="3"/><net_sink comp="1114" pin=0"/></net>

<net id="1123"><net_src comp="164" pin="0"/><net_sink comp="1118" pin=0"/></net>

<net id="1124"><net_src comp="321" pin="2"/><net_sink comp="1118" pin=1"/></net>

<net id="1125"><net_src comp="30" pin="0"/><net_sink comp="1118" pin=2"/></net>

<net id="1129"><net_src comp="1118" pin="3"/><net_sink comp="1126" pin=0"/></net>

<net id="1134"><net_src comp="1126" pin="1"/><net_sink comp="1130" pin=1"/></net>

<net id="1139"><net_src comp="166" pin="0"/><net_sink comp="1135" pin=0"/></net>

<net id="1140"><net_src comp="1130" pin="2"/><net_sink comp="1135" pin=1"/></net>

<net id="1150"><net_src comp="148" pin="0"/><net_sink comp="1144" pin=0"/></net>

<net id="1151"><net_src comp="150" pin="0"/><net_sink comp="1144" pin=2"/></net>

<net id="1152"><net_src comp="152" pin="0"/><net_sink comp="1144" pin=3"/></net>

<net id="1165"><net_src comp="194" pin="0"/><net_sink comp="1159" pin=0"/></net>

<net id="1166"><net_src comp="88" pin="0"/><net_sink comp="1159" pin=2"/></net>

<net id="1167"><net_src comp="196" pin="0"/><net_sink comp="1159" pin=3"/></net>

<net id="1171"><net_src comp="1159" pin="4"/><net_sink comp="1168" pin=0"/></net>

<net id="1172"><net_src comp="1168" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="1185"><net_src comp="148" pin="0"/><net_sink comp="1179" pin=0"/></net>

<net id="1186"><net_src comp="150" pin="0"/><net_sink comp="1179" pin=2"/></net>

<net id="1187"><net_src comp="152" pin="0"/><net_sink comp="1179" pin=3"/></net>

<net id="1188"><net_src comp="1179" pin="4"/><net_sink comp="227" pin=2"/></net>

<net id="1194"><net_src comp="411" pin="1"/><net_sink comp="1189" pin=0"/></net>

<net id="1195"><net_src comp="415" pin="2"/><net_sink comp="1189" pin=1"/></net>

<net id="1196"><net_src comp="431" pin="3"/><net_sink comp="1189" pin=2"/></net>

<net id="1197"><net_src comp="1189" pin="3"/><net_sink comp="439" pin=1"/></net>

<net id="1202"><net_src comp="549" pin="1"/><net_sink comp="1198" pin=0"/></net>

<net id="1203"><net_src comp="549" pin="1"/><net_sink comp="1198" pin=1"/></net>

<net id="1208"><net_src comp="74" pin="0"/><net_sink comp="1204" pin=0"/></net>

<net id="1209"><net_src comp="553" pin="2"/><net_sink comp="1204" pin=1"/></net>

<net id="1214"><net_src comp="613" pin="1"/><net_sink comp="1210" pin=0"/></net>

<net id="1215"><net_src comp="613" pin="1"/><net_sink comp="1210" pin=1"/></net>

<net id="1216"><net_src comp="1210" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="1217"><net_src comp="1210" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="1223"><net_src comp="336" pin="1"/><net_sink comp="1218" pin=0"/></net>

<net id="1224"><net_src comp="336" pin="1"/><net_sink comp="1218" pin=1"/></net>

<net id="1225"><net_src comp="92" pin="0"/><net_sink comp="1218" pin=2"/></net>

<net id="1226"><net_src comp="1218" pin="3"/><net_sink comp="643" pin=1"/></net>

<net id="1231"><net_src comp="104" pin="0"/><net_sink comp="1227" pin=0"/></net>

<net id="1232"><net_src comp="1227" pin="2"/><net_sink comp="774" pin=1"/></net>

<net id="1238"><net_src comp="106" pin="0"/><net_sink comp="1233" pin=0"/></net>

<net id="1244"><net_src comp="108" pin="0"/><net_sink comp="1239" pin=0"/></net>

<net id="1245"><net_src comp="783" pin="1"/><net_sink comp="1239" pin=1"/></net>

<net id="1246"><net_src comp="1239" pin="3"/><net_sink comp="786" pin=1"/></net>

<net id="1252"><net_src comp="812" pin="1"/><net_sink comp="1247" pin=0"/></net>

<net id="1253"><net_src comp="812" pin="1"/><net_sink comp="1247" pin=1"/></net>

<net id="1254"><net_src comp="114" pin="0"/><net_sink comp="1247" pin=2"/></net>

<net id="1261"><net_src comp="855" pin="1"/><net_sink comp="1255" pin=0"/></net>

<net id="1262"><net_src comp="866" pin="1"/><net_sink comp="1255" pin=1"/></net>

<net id="1263"><net_src comp="870" pin="1"/><net_sink comp="1255" pin=2"/></net>

<net id="1264"><net_src comp="880" pin="1"/><net_sink comp="1255" pin=3"/></net>

<net id="1265"><net_src comp="1255" pin="4"/><net_sink comp="884" pin=1"/></net>

<net id="1271"><net_src comp="134" pin="0"/><net_sink comp="1266" pin=0"/></net>

<net id="1272"><net_src comp="893" pin="1"/><net_sink comp="1266" pin=1"/></net>

<net id="1273"><net_src comp="905" pin="1"/><net_sink comp="1266" pin=2"/></net>

<net id="1279"><net_src comp="1037" pin="1"/><net_sink comp="1274" pin=0"/></net>

<net id="1280"><net_src comp="1049" pin="1"/><net_sink comp="1274" pin=1"/></net>

<net id="1281"><net_src comp="1062" pin="1"/><net_sink comp="1274" pin=2"/></net>

<net id="1287"><net_src comp="160" pin="0"/><net_sink comp="1282" pin=0"/></net>

<net id="1288"><net_src comp="1073" pin="1"/><net_sink comp="1282" pin=1"/></net>

<net id="1289"><net_src comp="1077" pin="1"/><net_sink comp="1282" pin=2"/></net>

<net id="1295"><net_src comp="1080" pin="1"/><net_sink comp="1290" pin=0"/></net>

<net id="1296"><net_src comp="1080" pin="1"/><net_sink comp="1290" pin=1"/></net>

<net id="1297"><net_src comp="1114" pin="1"/><net_sink comp="1290" pin=2"/></net>

<net id="1298"><net_src comp="1290" pin="3"/><net_sink comp="1130" pin=0"/></net>

<net id="1304"><net_src comp="1141" pin="1"/><net_sink comp="1299" pin=0"/></net>

<net id="1305"><net_src comp="168" pin="0"/><net_sink comp="1299" pin=2"/></net>

<net id="1306"><net_src comp="1299" pin="3"/><net_sink comp="1144" pin=1"/></net>

<net id="1312"><net_src comp="1156" pin="1"/><net_sink comp="1307" pin=0"/></net>

<net id="1313"><net_src comp="1153" pin="1"/><net_sink comp="1307" pin=1"/></net>

<net id="1314"><net_src comp="192" pin="0"/><net_sink comp="1307" pin=2"/></net>

<net id="1315"><net_src comp="1307" pin="3"/><net_sink comp="1159" pin=1"/></net>

<net id="1321"><net_src comp="1176" pin="1"/><net_sink comp="1316" pin=0"/></net>

<net id="1322"><net_src comp="1173" pin="1"/><net_sink comp="1316" pin=1"/></net>

<net id="1323"><net_src comp="198" pin="0"/><net_sink comp="1316" pin=2"/></net>

<net id="1324"><net_src comp="1316" pin="3"/><net_sink comp="1179" pin=1"/></net>

<net id="1328"><net_src comp="326" pin="4"/><net_sink comp="1325" pin=0"/></net>

<net id="1329"><net_src comp="1325" pin="1"/><net_sink comp="728" pin=1"/></net>

<net id="1330"><net_src comp="1325" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="1331"><net_src comp="1325" pin="1"/><net_sink comp="801" pin=1"/></net>

<net id="1332"><net_src comp="1325" pin="1"/><net_sink comp="807" pin=1"/></net>

<net id="1336"><net_src comp="352" pin="4"/><net_sink comp="1333" pin=0"/></net>

<net id="1337"><net_src comp="1333" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="1338"><net_src comp="1333" pin="1"/><net_sink comp="795" pin=1"/></net>

<net id="1339"><net_src comp="1333" pin="1"/><net_sink comp="909" pin=1"/></net>

<net id="1340"><net_src comp="1333" pin="1"/><net_sink comp="1007" pin=0"/></net>

<net id="1344"><net_src comp="376" pin="4"/><net_sink comp="1341" pin=0"/></net>

<net id="1345"><net_src comp="1341" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="1349"><net_src comp="387" pin="4"/><net_sink comp="1346" pin=0"/></net>

<net id="1350"><net_src comp="1346" pin="1"/><net_sink comp="815" pin=0"/></net>

<net id="1354"><net_src comp="401" pin="4"/><net_sink comp="1351" pin=0"/></net>

<net id="1355"><net_src comp="1351" pin="1"/><net_sink comp="676" pin=1"/></net>

<net id="1356"><net_src comp="1351" pin="1"/><net_sink comp="683" pin=1"/></net>

<net id="1357"><net_src comp="1351" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="1358"><net_src comp="1351" pin="1"/><net_sink comp="938" pin=1"/></net>

<net id="1362"><net_src comp="421" pin="4"/><net_sink comp="1359" pin=0"/></net>

<net id="1363"><net_src comp="1359" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="1364"><net_src comp="1359" pin="1"/><net_sink comp="659" pin=1"/></net>

<net id="1365"><net_src comp="1359" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="1366"><net_src comp="1359" pin="1"/><net_sink comp="1010" pin=0"/></net>

<net id="1370"><net_src comp="439" pin="4"/><net_sink comp="1367" pin=0"/></net>

<net id="1371"><net_src comp="1367" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="1375"><net_src comp="452" pin="2"/><net_sink comp="1372" pin=0"/></net>

<net id="1376"><net_src comp="1372" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="1377"><net_src comp="1372" pin="1"/><net_sink comp="758" pin=1"/></net>

<net id="1381"><net_src comp="482" pin="4"/><net_sink comp="1378" pin=0"/></net>

<net id="1382"><net_src comp="1378" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="1386"><net_src comp="493" pin="1"/><net_sink comp="1383" pin=0"/></net>

<net id="1387"><net_src comp="1383" pin="1"/><net_sink comp="1233" pin=1"/></net>

<net id="1391"><net_src comp="1198" pin="2"/><net_sink comp="1388" pin=0"/></net>

<net id="1392"><net_src comp="1388" pin="1"/><net_sink comp="1227" pin=1"/></net>

<net id="1396"><net_src comp="1204" pin="2"/><net_sink comp="1393" pin=0"/></net>

<net id="1397"><net_src comp="1393" pin="1"/><net_sink comp="1233" pin=0"/></net>

<net id="1401"><net_src comp="569" pin="1"/><net_sink comp="1398" pin=0"/></net>

<net id="1402"><net_src comp="1398" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="1406"><net_src comp="586" pin="4"/><net_sink comp="1403" pin=0"/></net>

<net id="1407"><net_src comp="1403" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="1411"><net_src comp="633" pin="4"/><net_sink comp="1408" pin=0"/></net>

<net id="1412"><net_src comp="1408" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="1416"><net_src comp="643" pin="4"/><net_sink comp="1413" pin=0"/></net>

<net id="1417"><net_src comp="1413" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="1421"><net_src comp="712" pin="4"/><net_sink comp="1418" pin=0"/></net>

<net id="1422"><net_src comp="1418" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="1426"><net_src comp="747" pin="4"/><net_sink comp="1423" pin=0"/></net>

<net id="1427"><net_src comp="1423" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="1431"><net_src comp="763" pin="4"/><net_sink comp="1428" pin=0"/></net>

<net id="1432"><net_src comp="1428" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="1436"><net_src comp="774" pin="4"/><net_sink comp="1433" pin=0"/></net>

<net id="1437"><net_src comp="1433" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="1441"><net_src comp="1233" pin="3"/><net_sink comp="1438" pin=0"/></net>

<net id="1442"><net_src comp="1438" pin="1"/><net_sink comp="1239" pin=0"/></net>

<net id="1446"><net_src comp="786" pin="4"/><net_sink comp="1443" pin=0"/></net>

<net id="1447"><net_src comp="1443" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="1451"><net_src comp="795" pin="2"/><net_sink comp="1448" pin=0"/></net>

<net id="1452"><net_src comp="1448" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="1456"><net_src comp="801" pin="2"/><net_sink comp="1453" pin=0"/></net>

<net id="1457"><net_src comp="1453" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="1461"><net_src comp="807" pin="2"/><net_sink comp="1458" pin=0"/></net>

<net id="1462"><net_src comp="1458" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="1466"><net_src comp="241" pin="2"/><net_sink comp="1463" pin=0"/></net>

<net id="1467"><net_src comp="1463" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="1471"><net_src comp="246" pin="2"/><net_sink comp="1468" pin=0"/></net>

<net id="1472"><net_src comp="1468" pin="1"/><net_sink comp="1066" pin=1"/></net>

<net id="1476"><net_src comp="251" pin="2"/><net_sink comp="1473" pin=0"/></net>

<net id="1477"><net_src comp="1473" pin="1"/><net_sink comp="1019" pin=0"/></net>

<net id="1481"><net_src comp="256" pin="2"/><net_sink comp="1478" pin=0"/></net>

<net id="1482"><net_src comp="1478" pin="1"/><net_sink comp="1028" pin=0"/></net>

<net id="1486"><net_src comp="1247" pin="3"/><net_sink comp="1483" pin=0"/></net>

<net id="1487"><net_src comp="1483" pin="1"/><net_sink comp="848" pin=1"/></net>

<net id="1488"><net_src comp="1483" pin="1"/><net_sink comp="859" pin=1"/></net>

<net id="1492"><net_src comp="828" pin="2"/><net_sink comp="1489" pin=0"/></net>

<net id="1493"><net_src comp="1489" pin="1"/><net_sink comp="870" pin=0"/></net>

<net id="1497"><net_src comp="266" pin="2"/><net_sink comp="1494" pin=0"/></net>

<net id="1498"><net_src comp="1494" pin="1"/><net_sink comp="873" pin=1"/></net>

<net id="1502"><net_src comp="271" pin="2"/><net_sink comp="1499" pin=0"/></net>

<net id="1503"><net_src comp="1499" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="1507"><net_src comp="276" pin="2"/><net_sink comp="1504" pin=0"/></net>

<net id="1508"><net_src comp="1504" pin="1"/><net_sink comp="896" pin=0"/></net>

<net id="1512"><net_src comp="842" pin="2"/><net_sink comp="1509" pin=0"/></net>

<net id="1513"><net_src comp="1509" pin="1"/><net_sink comp="1053" pin=0"/></net>

<net id="1517"><net_src comp="884" pin="4"/><net_sink comp="1514" pin=0"/></net>

<net id="1518"><net_src comp="1514" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="1522"><net_src comp="1266" pin="3"/><net_sink comp="1519" pin=0"/></net>

<net id="1523"><net_src comp="1519" pin="1"/><net_sink comp="1077" pin=0"/></net>

<net id="1527"><net_src comp="296" pin="2"/><net_sink comp="1524" pin=0"/></net>

<net id="1528"><net_src comp="1524" pin="1"/><net_sink comp="1080" pin=0"/></net>

<net id="1529"><net_src comp="1524" pin="1"/><net_sink comp="1156" pin=0"/></net>

<net id="1533"><net_src comp="997" pin="4"/><net_sink comp="1530" pin=0"/></net>

<net id="1534"><net_src comp="1530" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="1538"><net_src comp="1013" pin="2"/><net_sink comp="1535" pin=0"/></net>

<net id="1539"><net_src comp="1535" pin="1"/><net_sink comp="1107" pin=1"/></net>

<net id="1543"><net_src comp="1274" pin="3"/><net_sink comp="1540" pin=0"/></net>

<net id="1544"><net_src comp="1540" pin="1"/><net_sink comp="1299" pin=1"/></net>

<net id="1548"><net_src comp="306" pin="2"/><net_sink comp="1545" pin=0"/></net>

<net id="1549"><net_src comp="1545" pin="1"/><net_sink comp="1141" pin=0"/></net>

<net id="1553"><net_src comp="1282" pin="3"/><net_sink comp="1550" pin=0"/></net>

<net id="1554"><net_src comp="1550" pin="1"/><net_sink comp="1153" pin=0"/></net>

<net id="1558"><net_src comp="1101" pin="2"/><net_sink comp="1555" pin=0"/></net>

<net id="1559"><net_src comp="1555" pin="1"/><net_sink comp="1176" pin=0"/></net>

<net id="1563"><net_src comp="1135" pin="2"/><net_sink comp="1560" pin=0"/></net>

<net id="1564"><net_src comp="1560" pin="1"/><net_sink comp="1173" pin=0"/></net>

<net id="1568"><net_src comp="1144" pin="4"/><net_sink comp="1565" pin=0"/></net>

<net id="1569"><net_src comp="1565" pin="1"/><net_sink comp="234" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y_0_V | {9 }
	Port: y_1_V | {9 }
	Port: y_2_V | {9 }
	Port: y_3_V | {9 }
	Port: y_4_V | {9 }
 - Input state : 
	Port: myproject : x_V | {1 }
  - Chain level:
	State 1
		sext_ln1118 : 1
		r_V_12 : 1
		sext_ln1118_1 : 2
		lhs_V : 1
		ret_V_26 : 3
		trunc_ln : 4
		p_s : 5
		sext_ln1118_2 : 1
		sext_ln1192 : 1
		mul_ln1192 : 2
		mul_ln1192_1 : 3
		lhs_V_1 : 1
		ret_V_27 : 4
		trunc_ln708_1 : 5
		sext_ln1118_3 : 1
		mul_ln1192_8 : 2
		r_V_s : 1
		add_ln1192_7 : 2
		trunc_ln708_5 : 3
		p_5 : 4
		sext_ln1118_8 : 1
		sext_ln1118_9 : 1
		sext_ln1118_10 : 1
		shl_ln1118_8 : 1
		sext_ln1118_11 : 2
		r_V_15 : 3
		r_V_16 : 3
		sext_ln703_3 : 4
		sext_ln703_4 : 4
		ret_V_35 : 5
		add_ln1192_13 : 6
		sext_ln1118_12 : 7
		mul_ln1118 : 8
		mul_ln700_1 : 2
		mul_ln700_2 : 3
		sext_ln708 : 1
		p_Val2_8 : 2
		add_ln1192_27 : 2
		add_ln1192_26 : 3
		trunc_ln708_11 : 4
		p_1 : 5
		sext_ln1118_15 : 2
		r_V_21 : 3
		add_ln1192_28 : 4
		sext_ln1118_16 : 5
		mul_ln1118_4 : 6
		shl_ln1118 : 7
		shl_ln1118_1 : 7
		r_V_22 : 7
		trunc_ln708_12 : 8
		mul_ln1192_5 : 2
		ret_V_42 : 3
		trunc_ln708_13 : 4
	State 2
		sext_ln1192_3 : 1
		sub_ln1192 : 2
		sext_ln1192_4 : 1
		sub_ln1192_1 : 2
		add_ln1192_3 : 3
		ret_V_29 : 4
		trunc_ln708_2 : 5
		p_Val2_4 : 6
		add_ln1192_6 : 1
		sub_ln1192_2 : 2
		ret_V_31 : 3
		trunc_ln708_4 : 4
		p_Val2_s_26 : 5
		trunc_ln708_7 : 1
		p_064 : 2
		trunc_ln708_8 : 1
		add_ln700 : 1
	State 3
		rhs_V_3 : 1
		ret_V_37 : 2
		trunc_ln708_s : 3
		p_0 : 1
	State 4
		p_8 : 1
		p_Val2_7 : 1
	State 5
	State 6
		r_V_13 : 1
		ret_V : 2
		sext_ln1192_2 : 1
		ret_V_28 : 2
		add_ln1192 : 3
		sext_ln703_8 : 1
		sext_ln703_9 : 1
		ret_V_43 : 2
	State 7
		sext_ln700_2 : 1
		sext_ln700 : 1
		sub_ln700 : 2
		mul_ln700 : 3
		rhs_V : 1
		ret_V_30 : 4
		trunc_ln708_3 : 5
		ret_V_6 : 1
		ret_V_8 : 1
		sext_ln1116_1 : 2
		sext_ln1118_4 : 2
		r_V : 3
		sext_ln1118_6 : 1
		r_V_14 : 2
		lhs_V_6 : 3
		sext_ln703_2 : 4
		sext_ln728 : 1
		ret_V_34 : 5
		tmp_3 : 1
		sext_ln1192_9 : 2
		add_ln1192_15 : 6
		tmp_4 : 1
		sext_ln1192_10 : 2
		add_ln1192_16 : 7
		ret_V_36 : 8
		trunc_ln708_9 : 9
		ret_V_38 : 1
		r_V_19 : 1
		r_V_20 : 1
		sext_ln1118_14 : 2
		tmp_12 : 2
		sext_ln700_3 : 3
		ret_V_21 : 4
		sext_ln1192_18 : 5
		ret_V_24 : 1
		sext_ln1192_13 : 2
		mul_ln1192_6 : 6
	State 8
		sext_ln1118_5 : 1
		add_ln1192_10 : 2
		sext_ln1192_6 : 3
		mul_ln1192_2 : 4
		sext_ln703_5 : 1
		sext_ln1192_11 : 1
		add_ln1192_20 : 2
		sext_ln1192_15 : 3
		add_ln1192_19 : 4
		r_V_18 : 1
		sext_ln1118_13 : 2
		sext_ln728_2 : 1
		ret_V_39 : 3
		tmp_5 : 1
		sext_ln1192_16 : 2
		ret_V_40 : 4
		ret_V_19 : 5
		mul_ln1192_7 : 1
		ret_V_44 : 2
		trunc_ln708_14 : 3
	State 9
		mul_ln1192_3 : 1
		ret_V_32 : 2
		tmp_11 : 3
		sext_ln708_1 : 4
		write_ln51 : 5
		mul_ln1192_4 : 1
		ret_V_41 : 2
		trunc_ln708_6 : 3
		write_ln53 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|---------|---------|
| Operation|             Functional Unit             |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          | grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_241 |    1    |  2.412  |   707   |   1184  |
|          | grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_246 |    1    |  2.412  |   707   |   1184  |
|          | grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_251 |    1    |  2.412  |   707   |   1184  |
|          | grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_256 |    1    |  2.412  |   707   |   1184  |
|          | grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_261 |    1    |  2.412  |   707   |   1184  |
|          | grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_266 |    1    |  2.412  |   707   |   1184  |
|          | grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_271 |    1    |  2.412  |   707   |   1184  |
|          | grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_276 |    1    |  2.412  |   707   |   1184  |
|   call   | grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_281 |    1    |  2.412  |   707   |   1184  |
|          | grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_286 |    1    |  2.412  |   707   |   1184  |
|          | grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_291 |    1    |  2.412  |   707   |   1184  |
|          | grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_296 |    1    |  2.412  |   707   |   1184  |
|          | grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_301 |    1    |  2.412  |   707   |   1184  |
|          | grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_306 |    1    |  2.412  |   707   |   1184  |
|          | grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_311 |    1    |  2.412  |   707   |   1184  |
|          | grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_316 |    1    |  2.412  |   707   |   1184  |
|          | grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_321 |    1    |  2.412  |   707   |   1184  |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |           add_ln1192_7_fu_476           |    0    |    0    |    0    |    19   |
|          |              r_V_15_fu_517              |    0    |    0    |    0    |    18   |
|          |              r_V_16_fu_523              |    0    |    0    |    0    |    18   |
|          |           add_ln1192_13_fu_543          |    0    |    0    |    0    |    19   |
|          |           add_ln1192_27_fu_574          |    0    |    0    |    0    |    19   |
|          |           add_ln1192_26_fu_580          |    0    |    0    |    0    |    19   |
|          |           add_ln1192_28_fu_607          |    0    |    0    |    0    |    19   |
|          |              r_V_22_fu_627              |    0    |    0    |    0    |    28   |
|          |           add_ln1192_3_fu_700           |    0    |    0    |    0    |    19   |
|          |             ret_V_29_fu_706             |    0    |    0    |    0    |    19   |
|          |           add_ln1192_6_fu_723           |    0    |    0    |    0    |    19   |
|          |             ret_V_31_fu_741             |    0    |    0    |    0    |    19   |
|          |             ret_V_33_fu_758             |    0    |    0    |    0    |    19   |
|    add   |            add_ln703_2_fu_795           |    0    |    0    |    0    |    16   |
|          |             add_ln703_fu_801            |    0    |    0    |    0    |    16   |
|          |            add_ln703_1_fu_807           |    0    |    0    |    0    |    16   |
|          |            add_ln1192_fu_828            |    0    |    0    |    0    |    19   |
|          |              ret_V_8_fu_899             |    0    |    0    |    0    |    15   |
|          |             ret_V_34_fu_949             |    0    |    0    |    0    |    19   |
|          |           add_ln1192_15_fu_967          |    0    |    0    |    0    |    19   |
|          |           add_ln1192_16_fu_985          |    0    |    0    |    0    |    19   |
|          |             ret_V_36_fu_991             |    0    |    0    |    0    |    19   |
|          |             ret_V_38_fu_1013            |    0    |    0    |    0    |    16   |
|          |             ret_V_24_fu_1056            |    0    |    0    |    0    |    15   |
|          |          add_ln1192_20_fu_1091          |    0    |    0    |    0    |    15   |
|          |          add_ln1192_19_fu_1101          |    0    |    0    |    0    |    15   |
|          |             ret_V_40_fu_1130            |    0    |    0    |    0    |    19   |
|          |             ret_V_19_fu_1135            |    0    |    0    |    0    |    19   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |             ret_V_26_fu_370             |    0    |    0    |    0    |    19   |
|          |             ret_V_35_fu_537             |    0    |    0    |    0    |    19   |
|          |              r_V_21_fu_601              |    0    |    0    |    0    |    19   |
|          |            sub_ln1192_fu_670            |    0    |    0    |    0    |    19   |
|    sub   |           sub_ln1192_1_fu_694           |    0    |    0    |    0    |    19   |
|          |           sub_ln1192_2_fu_735           |    0    |    0    |    0    |    19   |
|          |             ret_V_28_fu_822             |    0    |    0    |    0    |    19   |
|          |             ret_V_43_fu_842             |    0    |    0    |    0    |    15   |
|          |              r_V_14_fu_920              |    0    |    0    |    0    |    17   |
|          |              r_V_19_fu_1022             |    0    |    0    |    0    |    15   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |            mul_ln1192_fu_415            |    0    |    0    |    0    |    49   |
|          |           mul_ln1192_8_fu_452           |    0    |    0    |    0    |    49   |
|          |            mul_ln700_1_fu_553           |    0    |    0    |    0    |    49   |
|    mul   |              r_V_20_fu_1031             |    0    |    0    |    0    |    17   |
|          |            mul_ln1118_fu_1198           |    1    |    0    |    0    |    0    |
|          |           mul_ln700_2_fu_1204           |    1    |    0    |    0    |    0    |
|          |           mul_ln1118_4_fu_1210          |    1    |    0    |    0    |    0    |
|          |              r_V_17_fu_1227             |    1    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |               grp_fu_1189               |    1    |    0    |    0    |    0    |
|          |               grp_fu_1218               |    1    |    0    |    0    |    0    |
|          |               grp_fu_1233               |    1    |    0    |    0    |    0    |
|          |               grp_fu_1239               |    1    |    0    |    0    |    0    |
|  muladd  |               grp_fu_1247               |    1    |    0    |    0    |    0    |
|          |               grp_fu_1290               |    1    |    0    |    0    |    0    |
|          |               grp_fu_1299               |    1    |    0    |    0    |    0    |
|          |               grp_fu_1307               |    1    |    0    |    0    |    0    |
|          |               grp_fu_1316               |    1    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |               grp_fu_1266               |    1    |    0    |    0    |    0    |
|  addmul  |               grp_fu_1274               |    1    |    0    |    0    |    0    |
|          |               grp_fu_1282               |    1    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|submul_sub|               grp_fu_1255               |    1    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|   read   |           x_V_read_read_fu_200          |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |         write_ln50_write_fu_206         |    0    |    0    |    0    |    0    |
|          |         write_ln51_write_fu_213         |    0    |    0    |    0    |    0    |
|   write  |         write_ln52_write_fu_220         |    0    |    0    |    0    |    0    |
|          |         write_ln53_write_fu_227         |    0    |    0    |    0    |    0    |
|          |         write_ln54_write_fu_234         |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |             p_Val2_10_fu_326            |    0    |    0    |    0    |    0    |
|          |             p_Val2_s_fu_352             |    0    |    0    |    0    |    0    |
|          |             trunc_ln_fu_376             |    0    |    0    |    0    |    0    |
|          |             p_Val2_1_fu_387             |    0    |    0    |    0    |    0    |
|          |               tmp_s_fu_401              |    0    |    0    |    0    |    0    |
|          |             p_Val2_2_fu_421             |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_1_fu_439          |    0    |    0    |    0    |    0    |
|          |               tmp_1_fu_458              |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_5_fu_482          |    0    |    0    |    0    |    0    |
|          |          trunc_ln708_10_fu_559          |    0    |    0    |    0    |    0    |
|          |          trunc_ln708_11_fu_586          |    0    |    0    |    0    |    0    |
|partselect|          trunc_ln708_12_fu_633          |    0    |    0    |    0    |    0    |
|          |          trunc_ln708_13_fu_643          |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_2_fu_712          |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_4_fu_747          |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_7_fu_763          |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_8_fu_774          |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_s_fu_786          |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_3_fu_884          |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_9_fu_997          |    0    |    0    |    0    |    0    |
|          |          trunc_ln708_14_fu_1144         |    0    |    0    |    0    |    0    |
|          |              tmp_11_fu_1159             |    0    |    0    |    0    |    0    |
|          |          trunc_ln708_6_fu_1179          |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |            sext_ln1118_fu_336           |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_1_fu_348          |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_2_fu_397          |    0    |    0    |    0    |    0    |
|          |            sext_ln1192_fu_411           |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_3_fu_448          |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_8_fu_493          |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_9_fu_497          |    0    |    0    |    0    |    0    |
|          |          sext_ln1118_10_fu_501          |    0    |    0    |    0    |    0    |
|          |          sext_ln1118_11_fu_513          |    0    |    0    |    0    |    0    |
|          |           sext_ln703_3_fu_529           |    0    |    0    |    0    |    0    |
|          |           sext_ln703_4_fu_533           |    0    |    0    |    0    |    0    |
|          |          sext_ln1118_12_fu_549          |    0    |    0    |    0    |    0    |
|          |            sext_ln708_fu_569            |    0    |    0    |    0    |    0    |
|          |          sext_ln1118_15_fu_597          |    0    |    0    |    0    |    0    |
|          |          sext_ln1118_16_fu_613          |    0    |    0    |    0    |    0    |
|          |           sext_ln1192_3_fu_666          |    0    |    0    |    0    |    0    |
|          |           sext_ln1192_4_fu_690          |    0    |    0    |    0    |    0    |
|          |            sext_ln727_fu_783            |    0    |    0    |    0    |    0    |
|          |            sext_ln1116_fu_812           |    0    |    0    |    0    |    0    |
|          |           sext_ln1192_1_fu_815          |    0    |    0    |    0    |    0    |
|          |           sext_ln1192_2_fu_818          |    0    |    0    |    0    |    0    |
|          |           sext_ln703_8_fu_834           |    0    |    0    |    0    |    0    |
|          |           sext_ln703_9_fu_838           |    0    |    0    |    0    |    0    |
|          |           sext_ln700_2_fu_855           |    0    |    0    |    0    |    0    |
|          |            sext_ln700_fu_866            |    0    |    0    |    0    |    0    |
|          |           sext_ln700_1_fu_870           |    0    |    0    |    0    |    0    |
|          |               rhs_V_fu_880              |    0    |    0    |    0    |    0    |
|          |            sext_ln703_fu_893            |    0    |    0    |    0    |    0    |
|   sext   |           sext_ln703_1_fu_896           |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_4_fu_905          |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_6_fu_916          |    0    |    0    |    0    |    0    |
|          |           sext_ln703_2_fu_934           |    0    |    0    |    0    |    0    |
|          |            sext_ln728_fu_945            |    0    |    0    |    0    |    0    |
|          |           sext_ln1192_9_fu_963          |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_10_fu_981          |    0    |    0    |    0    |    0    |
|          |             lhs_V_4_fu_1007             |    0    |    0    |    0    |    0    |
|          |             rhs_V_4_fu_1010             |    0    |    0    |    0    |    0    |
|          |           sext_ln1253_fu_1019           |    0    |    0    |    0    |    0    |
|          |          sext_ln1116_2_fu_1028          |    0    |    0    |    0    |    0    |
|          |          sext_ln1118_14_fu_1037         |    0    |    0    |    0    |    0    |
|          |           sext_ln700_3_fu_1049          |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_19_fu_1053         |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_13_fu_1062         |    0    |    0    |    0    |    0    |
|          |          sext_ln1118_5_fu_1073          |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_5_fu_1077          |    0    |    0    |    0    |    0    |
|          |          sext_ln1118_7_fu_1080          |    0    |    0    |    0    |    0    |
|          |           sext_ln703_5_fu_1083          |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_11_fu_1087         |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_15_fu_1097         |    0    |    0    |    0    |    0    |
|          |           sext_ln728_2_fu_1114          |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_16_fu_1126         |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_14_fu_1141         |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_7_fu_1153          |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_8_fu_1156          |    0    |    0    |    0    |    0    |
|          |           sext_ln708_1_fu_1168          |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_17_fu_1173         |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_12_fu_1176         |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |              r_V_12_fu_340              |    0    |    0    |    0    |    0    |
|          |               lhs_V_fu_362              |    0    |    0    |    0    |    0    |
|          |              lhs_V_1_fu_431             |    0    |    0    |    0    |    0    |
|          |               r_V_s_fu_468              |    0    |    0    |    0    |    0    |
|          |           shl_ln1118_8_fu_505           |    0    |    0    |    0    |    0    |
|          |              lhs_V_2_fu_652             |    0    |    0    |    0    |    0    |
|          |           shl_ln1118_3_fu_659           |    0    |    0    |    0    |    0    |
|          |           shl_ln1118_4_fu_676           |    0    |    0    |    0    |    0    |
|          |           shl_ln1118_5_fu_683           |    0    |    0    |    0    |    0    |
|          |              rhs_V_1_fu_728             |    0    |    0    |    0    |    0    |
|bitconcatenate|                tmp_fu_848               |    0    |    0    |    0    |    0    |
|          |              tmp_10_fu_859              |    0    |    0    |    0    |    0    |
|          |               tmp_9_fu_873              |    0    |    0    |    0    |    0    |
|          |              shl_ln1_fu_909             |    0    |    0    |    0    |    0    |
|          |              lhs_V_6_fu_926             |    0    |    0    |    0    |    0    |
|          |              rhs_V_2_fu_938             |    0    |    0    |    0    |    0    |
|          |               tmp_3_fu_955              |    0    |    0    |    0    |    0    |
|          |               tmp_4_fu_973              |    0    |    0    |    0    |    0    |
|          |              tmp_12_fu_1041             |    0    |    0    |    0    |    0    |
|          |              tmp_2_fu_1066              |    0    |    0    |    0    |    0    |
|          |             lhs_V_5_fu_1107             |    0    |    0    |    0    |    0    |
|          |              tmp_5_fu_1118              |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|    shl   |            shl_ln1118_fu_617            |    0    |    0    |    0    |    0    |
|          |           shl_ln1118_1_fu_622           |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|   Total  |                                         |    34   |  41.004 |  12019  |  20983  |
|----------|-----------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
| add_ln1192_19_reg_1555|    7   |
|  add_ln1192_reg_1489  |   10   |
|   add_ln700_reg_1438  |   15   |
|  add_ln703_1_reg_1458 |    9   |
|  add_ln703_2_reg_1448 |    9   |
|   add_ln703_reg_1453  |    9   |
|  mul_ln1118_reg_1388  |   21   |
| mul_ln1192_2_reg_1550 |   19   |
| mul_ln1192_6_reg_1540 |   18   |
| mul_ln1192_8_reg_1372 |   12   |
|  mul_ln700_2_reg_1393 |   15   |
|      p_0_reg_1545     |    5   |
|      p_1_reg_1478     |    5   |
|      p_5_reg_1468     |    5   |
|      p_6_reg_1524     |    5   |
|   p_Val2_10_reg_1325  |    9   |
|   p_Val2_1_reg_1346   |    9   |
|   p_Val2_2_reg_1359   |    9   |
|   p_Val2_4_reg_1494   |    5   |
|   p_Val2_5_reg_1499   |    5   |
|   p_Val2_8_reg_1473   |    5   |
|  p_Val2_s_26_reg_1504 |    5   |
|   p_Val2_s_reg_1333   |    9   |
|      p_s_reg_1463     |    5   |
|      r_V_reg_1519     |   12   |
|   ret_V_19_reg_1560   |   14   |
|   ret_V_38_reg_1535   |   10   |
|   ret_V_43_reg_1509   |    6   |
|     ret_V_reg_1483    |   10   |
| sext_ln1118_8_reg_1383|   15   |
|  sext_ln708_reg_1398  |    9   |
|     tmp_s_reg_1351    |    9   |
|trunc_ln708_11_reg_1403|    9   |
|trunc_ln708_12_reg_1408|    9   |
|trunc_ln708_13_reg_1413|    9   |
|trunc_ln708_14_reg_1565|    9   |
| trunc_ln708_1_reg_1367|    9   |
| trunc_ln708_2_reg_1418|    9   |
| trunc_ln708_3_reg_1514|    9   |
| trunc_ln708_4_reg_1423|    9   |
| trunc_ln708_5_reg_1378|    9   |
| trunc_ln708_7_reg_1428|    9   |
| trunc_ln708_8_reg_1433|    9   |
| trunc_ln708_9_reg_1530|    9   |
| trunc_ln708_s_reg_1443|    9   |
|   trunc_ln_reg_1341   |    9   |
+-----------------------+--------+
|         Total         |   436  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------|------|------|------|--------||---------||---------|
|                   Comp                  |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------------|------|------|------|--------||---------||---------|
| grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_241 |  p1  |   2  |   9  |   18   ||    9    |
| grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_246 |  p1  |   2  |   9  |   18   ||    9    |
| grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_251 |  p1  |   2  |   6  |   12   ||    9    |
| grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_256 |  p1  |   2  |   9  |   18   ||    9    |
| grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_266 |  p1  |   2  |   9  |   18   ||    9    |
| grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_276 |  p1  |   2  |   9  |   18   ||    9    |
| grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_281 |  p1  |   2  |   9  |   18   ||    9    |
| grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_306 |  p1  |   2  |   9  |   18   ||    9    |
| grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_311 |  p1  |   2  |   9  |   18   ||    9    |
| grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_321 |  p1  |   2  |   9  |   18   ||    9    |
|               grp_fu_1233               |  p0  |   2  |  15  |   30   ||    9    |
|               grp_fu_1239               |  p0  |   2  |  15  |   30   ||    9    |
|-----------------------------------------|------|------|------|--------||---------||---------|
|                  Total                  |      |      |      |   234  ||  7.236  ||   108   |
|-----------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   34   |   41   |  12019 |  20983 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   108  |
|  Register |    -   |    -   |   436  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   34   |   48   |  12455 |  21091 |
+-----------+--------+--------+--------+--------+
