Line 48: [RF RFIC] %s: PRX port[%s], DRX port[%s]
Line 78: %s: Invalid RAT type [%d]
Line 100: %s: Invalid RAT type [%d]
Line 341: target_freq= %d
Line 409: [RF RFIC] %s: TX1 port[%s], TX2 port[%s]
Line 592: %s: Invalid RAT type [%d]
Line 1677: [RF RFIC S5500] %s: Invalid BAND!
Line 1697: [RF RFIC] %s: idac_default = %d, qdac_default = %d, band = %d
Line 1740: [RF] PD(RFIC TOP) : CHIP_ID[%6X] PRX2_CONFIG[%6X] DRX2_CONFIG[%6X] MS_CTRL1[%6X] TX1_GAIN_CTRL1[%6X] TX1_TOP_CONFIG1[%6X]
Line 1747: [RF] PD(RFIC PLL) : TX1PLL[%d] PLL_TOP1[%6X] PLL_TOP2[%6X] D0_DCO1_CONF2[%6X] A1_PU_PLL_LOGIC[%6X] A2_PU_PLL_LOGIC[%6X]
Line 1754: [RF] PD(RFIC TDD_DCO) : LODIST1_CFG1[%6X] LODIST1_CFG2[%6X] TDD_DCO_CFG1[%6X] TDD_DCO_CFG2[%6X] FBRX1_CONFIG[%6X] LODIST2_CFG2[%6X]
Line 1764: [RF] PD(RFIC TOP) : CHIP_ID[%6X] PRX2_CONFIG[%6X] DRX2_CONFIG[%6X] MS_CTRL2[%6X] TX2_GAIN_CTRL1[%6X] TX2_TOP_CONFIG1[%6X]
Line 1771: [RF] PD(RFIC PLL) : TX2PLL[%d] PLL_TOP1[%6X] PLL_TOP2[%6X] D0_DCO1_CONF2[%6X] A1_PU_PLL_LOGIC[%6X] A2_PU_PLL_LOGIC[%6X]
Line 1778: [RF] PD(RFIC TDD_DCO) : LODIST1_CFG1[%6X] LODIST1_CFG2[%6X] TDD_DCO_CFG1[%6X] TDD_DCO_CFG2[%6X] FBRX2_CONFIG[%6X] LODIST2_CFG2[%6X]
Line 1804: [RF TDC] RFComm_StopPLL !!
