Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Jul 29 00:37:43 2022
| Host         : DESKTOP-ABLTD3Q running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   382 |
|    Minimum number of control sets                        |   382 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   929 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   382 |
| >= 0 to < 4        |    21 |
| >= 4 to < 6        |    60 |
| >= 6 to < 8        |    21 |
| >= 8 to < 10       |    58 |
| >= 10 to < 12      |    24 |
| >= 12 to < 14      |    17 |
| >= 14 to < 16      |    15 |
| >= 16              |   166 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1045 |          371 |
| No           | No                    | Yes                    |              48 |           15 |
| No           | Yes                   | No                     |             681 |          267 |
| Yes          | No                    | No                     |            2672 |          799 |
| Yes          | No                    | Yes                    |              60 |           12 |
| Yes          | Yes                   | No                     |            3245 |          910 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|             Clock Signal            |                                                                                                                          Enable Signal                                                                                                                         |                                                                                                                                 Set/Reset Signal                                                                                                                                | Slice Load Count | Bel Load Count |
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                          |                                                                                                                                                                                                                                                                                 |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/FIFO_Full_reg                                         |                                                                                                                                                                                                                                                                                 |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_ld_dre_cmd                                                                                                                          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                             |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                              |                                                                                                                                                                                                                                                                                 |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                              | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                     |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                          |                                                                                                                                                                                                                                                                                 |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                | design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/in0                                                                                                                                                                                                                          |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternSolidGreen_fu_677/grnYuv_U/design_1_v_tpg_0_0_tpgPatternSolidGrZio_rom_U/grp_tpgPatternSolidGreen_fu_677_ap_ready                                                                                       |                                                                                                                                                                                                                                                                                 |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  |                                                                                                                                                                                                                                                                                 |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                              |                                                                                                                                                                                                                                                                                 |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                               |                                                                                                                                                                                                                                                                                 |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                               | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                               |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                       |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                |                                                                                                                                                                                                                                                                                 |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_5_reg_15840                                                                                                                                                                                          | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[3]_0                                                                                                                                                                                                                |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                    |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                          |                2 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                        |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg_0[0]                                                                                                                                                                                                                     |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                      |                2 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r                                                                   |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_352/icmp_ln687_reg_562_pp0_iter5_reg_reg[0]                                                                                                                                                      | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                         |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                    | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                             |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_352/icmp_ln687_reg_562_pp0_iter5_reg_reg[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                4 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternSolidRed_fu_686/redYuv_U/design_1_v_tpg_0_0_tpgPatternSolidRe0iy_rom_U/grp_tpgPatternSolidRed_fu_686_ap_ready                                                                                           |                                                                                                                                                                                                                                                                                 |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternSolidBlue_fu_668/bluYuv_U/design_1_v_tpg_0_0_tpgPatternSolidBlYie_rom_U/grp_tpgPatternSolidBlue_fu_668_ap_ready                                                                                         |                                                                                                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                       | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                                                                         |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                            | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                       | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                  | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[2]_0[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[0]_1[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_reg_16290                                                                                                                                                                                            | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[4]_4                                                                                                                                                                                                                |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                   | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                         |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/p_0_in1_in                                                          | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/r0_reg_sel[3]_i_1_n_0                                                                |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_4_reg_15990                                                                                                                                                                                          | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_colorFormat_reg[1]_0                                                                                                                                                                                                             |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_6_reg_15690                                                                                                                                                                                          | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_colorFormat_reg[1]_1                                                                                                                                                                                                             |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                   | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                         |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                        |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                  | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                                                         |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                | design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                                                                                                      |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                3 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                                                                                                                                                                     |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                              | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_strb                                                                                |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                3 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                  | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                                                         |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/p_0_in                                                                                                                                                                 |                3 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                   | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                         |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                          | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                                                                 |                3 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                   | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                         |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                        | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                    | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_condition_204                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[1]                                                                                             | design_1_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                              | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                             |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                                 |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                     |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                                                                                      | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                         |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                           |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/valid_frame_sync_d2                                                                                                                                                                          | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/initial_frame_reg[0]                                                                                                                                                                           |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                         |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                             | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_inhibit_rdy_n_reg                                                                                    |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                        | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                             |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_12_reg_14740                                                                                                                                                                                         | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[2]_2                                                                                                                                                                                                                |                3 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[4]_i_1_n_0                                                                                                                             | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                      |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                                                                                      | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg                                                                                                                                         |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                  |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[2]                                                                                             | design_1_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                   |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[0]                                                                                             | design_1_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                     |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_1_in                                                                                                                                                                        | design_1_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                   |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                           |                                                                                                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                          | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                            | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rlast_0[0]                                                                                         | design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_579/vBarSel[2]_i_1_n_1                                                                                                                                                                                     |                3 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                        |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                            |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                        | design_1_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                     |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                        | design_1_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                     |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_501/ap_phi_reg_pp0_iter1_vBarSel_3_loc_2_reg_2851                                                                                                                                         | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_501/yCount_V_4                                                                                                                                                                                             |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ar_hs                                                                                                                                                                                                               | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/rdata[7]_i_1_n_1                                                                                                                                                                                                                     |                3 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                  | design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_2_reg_16140                                                                                                                                                                                          | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[4]_3                                                                                                                                                                                                                |                3 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_441/tpgSinTableArray_9bi_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/ap_CS_fsm_reg[2]                                                                                                    | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_441/tpgSinTableArray_9bi_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/q0_reg_0[0]                                                                                                                          |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_441/tpgSinTableArray_9bi_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/ap_CS_fsm_reg[2]                                                                                                    | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_441/tpgSinTableArray_9bi_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/SS[0]                                                                                                                                |                3 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_441/tpgSinTableArray_9bi_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/ap_CS_fsm_reg[2]                                                                                                    | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_441/tpgSinTableArray_9bi_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/q2_reg_0[0]                                                                                                                          |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1                                                                                                                                                                 |                5 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_1                                                                  | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                                                                   |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                    | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                             |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_501/DPtpgBarSelYuv_601_u_2_reg_830[7]_i_1_n_1                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                1 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/intpix_val_0_V_1_reg_5920                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/p_2_in                                                                                                                              | design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_8_reg_15190                                                                                                                                                                                          | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[1]_4                                                                                                                                                                                                                |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                             |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                      |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_441/add_ln1237_2_reg_7200                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_3[0]                                                                                | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0                                                                                                                                            |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_maskId[7]_i_1_n_1                                                                                                                                                                                               | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_bckgndId[7]_i_1_n_1                                                                                                                                                                                             | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                         |                4 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt                                                                                                                                                                                                       | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/waddr                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                       | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly                                                                                                                                                                                                        | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/sts_tready_reg_0[0]                                                                                                                                                             | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halt_i_reg_1[0]                                                                                                                                                                                                |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_ovrlayId[7]_i_1_n_1                                                                                                                                                                                             | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                         |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_dpDynamicRange[7]_i_1_n_1                                                                                                                                                                                       | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_reg_0[0]                                                                                                                                     | design_1_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                     |                4 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_motionSpeed[7]_i_1_n_1                                                                                                                                                                                          | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_2_reg_16140                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_colorFormat[7]_i_1_n_1                                                                                                                                                                                          | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                         |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/call_ret2_tpgPatternHorizontal_fu_726/call_ret2_tpgPatternHorizontal_fu_726_ap_ready                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/call_ret3_tpgPatternVerticalRa_fu_644/rampVal                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                5 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                  | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/sts_tready_reg_1[0]                                                                                                                                                                 | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg_1[0]                                                                                                                                                                                                |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[0]                                                                                             | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18][0]                                                    |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_dpYUVCoef[7]_i_1_n_1                                                                                                                                                                                            | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                               |                                                                                                                                                                                                                                                                                 |                4 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_441/tpgSinTableArray_9bi_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/ap_CS_fsm_reg[2]                                                                                                    | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_441/select_ln1241_1_reg_742[7]_i_1_n_1                                                                                                                                                                        |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                                 |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgForeground_U0/outpix_val_0_V_1_reg_6220                                                                                                                                                                                             | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/icmp_ln687_reg_562_pp0_iter4_reg_reg[0]_0                                                                                                                                                                                            |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]                              | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18][0]                                                    |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                                 |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_3[0]                                                                                | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                             |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/ap_NS_fsm1                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgForeground_U0/outpix_val_0_V_1_reg_6220                                                                                                                                                                                             | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/icmp_ln687_reg_562_pp0_iter4_reg_reg[0]_1                                                                                                                                                                                            |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgForeground_U0/outpix_val_0_V_1_reg_6220                                                                                                                                                                                             | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/icmp_ln687_reg_562_pp0_iter4_reg_reg[0]                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/E[0]                                                                                                                                                                          | design_1_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                   |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0                                                                                                                              | design_1_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0                                                                                                                                                                   |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/E[0]                                                                                                                                                                                                                 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/SR[0]                                                                                                                                                                                          |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_8_reg_15190                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/call_ret16_tpgPatternDPColorRam_fu_633/call_ret16_tpgPatternDPColorRam_fu_633_ap_ready                                                                                                                                |                                                                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/call_ret13_tpgPatternVerticalHo_fu_656/call_ret13_tpgPatternVerticalHo_fu_656_ap_ready                                                                                                                                |                                                                                                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/ap_CS_fsm_reg[1]_1[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_501/select_ln1687_1_reg_8400                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_501/grp_tpgPatternDPColorSqu_fu_501_ap_ready                                                                                                                                              | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_501/ap_phi_reg_pp0_iter1_hBarSel_5_0_loc_0_reg_300                                                                                                                                                         |                2 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg[0]                                                                                                                               |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                               |                                                                                                                                                                                                                                                                                 |                2 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/ch2_dly_fast_cnt0                                                                                                                                                                              |                4 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                               | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                       |                2 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                    | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                       |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                      | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                       |                2 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                 |                                                                                                                                                                                                                                                                                 |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                         |                                                                                                                                                                                                                                                                                 |                2 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                              | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                             |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                             |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/ap_block_pp0_stage0_subdone                                                                                                                                                                                           | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                         |                2 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/p_3_in                                                                                                                | design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                4 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                       |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_546/ap_phi_reg_pp0_iter2_vBarSel_2_loc_2_reg_2012                                                                                                                                         | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_546/yCount_V                                                                                                                                                                                               |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                 |                5 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                       |                6 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                             |                                                                                                                                                                                                                                                                                 |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  | design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_612/grp_reg_ap_uint_10_s_fu_192/ap_enable_reg_pp0_iter1_reg[0]                                                                                                                            | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_612/grp_reg_ap_uint_10_s_fu_192/SR[0]                                                                                                                                                                      |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                                                               |                5 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ar_hs                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                4 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]          | design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                | design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1__1_n_0                                                                                                                                                                                                   |                4 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_579/ap_phi_reg_pp0_iter2_vBarSel_loc_2_reg_1952                                                                                                                                           | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_579/yCount_V_3                                                                                                                                                                                             |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_546/ap_condition_222                                                                                                                                                                      | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_579/SR[0]                                                                                                                                                                                                  |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_12_reg_14740                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                5 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]      | design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                                                              |                3 |             11 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_612/vHatch[0]_i_2_n_1                                                                                                                                                                     | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_612/vHatch0                                                                                                                                                                                                |                3 |             11 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2_1                                                                                                                                                            |                2 |             11 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_reg_16290                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                6 |             11 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/ap_condition_204                                                                                                                                                                       | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/xBar_V_0[10]_i_1_n_1                                                                                                                                                                                    |                5 |             11 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |                5 |             11 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                            |                4 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count058_out                                                                                                                                                                                            | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0                                                                                                                                                                                                         |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                4 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                             | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0                                                                                                                                                                                                         |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                            |                4 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                     |                4 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/areset_r                                                                                                                    |                5 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[3]                                                                                             | design_1_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                   |                3 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[2]                                                                                             | design_1_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                     |                3 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                           | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                                                         |                3 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly                                                                                                                                                                                                    | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0                                                                                                                                                                                                             |                4 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_579/ap_condition_220                                                                                                                                                                      | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_579/ap_phi_reg_pp0_iter2_hBarSel_0_loc_0_reg_210                                                                                                                                                           |                5 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[0]_i_1__0_n_0                                                                                                                                                            | design_1_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                     |                4 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[0]_i_1_n_0                                                                                                                                                                   | design_1_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                   |                4 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                4 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0                                                                                                                                                      | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4[0]                                                                                                                                     |                6 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/E[0]                                                                                                  | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg[0]                                                                                                                                                            |                5 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                2 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/areset_r                                                                                                                       |                6 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                         |                4 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0                                                                                                                  | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4[0]                                                                                                                                     |                6 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                      | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                         |                4 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/tpgBarSelYuv_y_U/design_1_v_tpg_0_0_tpgPatternCheckerqcK_rom_U/E[0]                                                                                                                    |                                                                                                                                                                                                                                                                                 |                4 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                              | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                 |                5 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                 |                5 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                6 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                8 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_579/tpgBarSelYuv_y351_U/design_1_v_tpg_0_0_tpgPatternCheckerqcK_rom_U/E[0]                                                                                                                |                                                                                                                                                                                                                                                                                 |                4 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0                                                                                                        | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/SR[0]                                                                                                                                                                                     |                6 |             15 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_boxColorB[15]_i_1_n_1                                                                                                                                                                                           | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_boxColorG[15]_i_1_n_1                                                                                                                                                                                           | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                         |                8 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_boxSize[15]_i_1_n_1                                                                                                                                                                                             | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                         |                7 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_width[15]_i_1_n_1                                                                                                                                                                                               | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                         |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/p_0_in0                                                                                                                                                                                                             | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                       | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                            |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[15]_i_1_n_0                                                                                                                    | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                           |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/waddr_reg[4]_0[0]                                                                                                                                                                                                   | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                             | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                                                                                                                                                                     |                6 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                           |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                    | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                            |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                    |                                                                                                                                                                                                                                                                                 |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_258/ap_NS_fsm1                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_264/ap_NS_fsm1                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/sel                                                                                                                                                          | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/clear                                                                                                                                                                                   |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/count_reg[0]_0[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/ap_CS_fsm_state7                                                                                                                                                                                               | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_258/SR[0]                                                                                                                                                                                           |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_CS_fsm_state10                                                                                                                                                                                                     | design_1_i/v_tpg_0/inst/tpgForeground_U0/y_0_reg_259                                                                                                                                                                                                                            |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgForeground_U0/tpgForeground_U0_srcImg_V_val_1_V_read                                                                                                                                                                                | design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_enable_reg_pp0_iter00                                                                                                                                                                                                               |                6 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgForeground_U0/x_reg_5660                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_CS_fsm_reg[1]_0[1]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgForeground_U0/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                7 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgForeground_U0/internal_full_n_reg_0[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[3]                                                                                             | design_1_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                     |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[4]                                                                                             | design_1_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                     |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                               |                                                                                                                                                                                                                                                                                 |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgForeground_U0/internal_full_n_reg[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/ap_CS_fsm_state15                                                                                                                                                                                                     | design_1_i/v_tpg_0/inst/tpgBackground_U0/y_0_reg_417                                                                                                                                                                                                                            |                7 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                           |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/x_0_reg_4290                                                                                                                                                                                                          | design_1_i/v_tpg_0/inst/tpgBackground_U0/ap_enable_reg_pp0_iter00                                                                                                                                                                                                               |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/x_reg_14390                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/ap_CS_fsm_reg[1]_0[1]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/internal_full_n_reg[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/internal_full_n_reg_1[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/internal_full_n_reg_3[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/E[0]                                                                                                                                                                                                                | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                         |                6 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[5]                                                                                             | design_1_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                   |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[4]                                                                                             | design_1_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                   |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_ZplateVerContDelta[15]_i_1_n_1                                                                                                                                                                                  | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_bck_motion_en[15]_i_1_n_1                                                                                                                                                                                       | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_ZplateVerContStart[15]_i_1_n_1                                                                                                                                                                                  | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                         |                6 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_boxColorR[15]_i_1_n_1                                                                                                                                                                                           | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_crossHairX[15]_i_1_n_1                                                                                                                                                                                          | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_crossHairY[15]_i_1_n_1                                                                                                                                                                                          | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_field_id[15]_i_1_n_1                                                                                                                                                                                            | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[0]_0[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                5 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                                                                                      |                                                                                                                                                                                                                                                                                 |                8 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/intpix_val_0_V_1_reg_5920                                                                                                                                                                                           | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_ovrlayId_reg[1]_2                                                                                                                                                                                                                |                3 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[3]_1[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                5 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                                                                                      |                                                                                                                                                                                                                                                                                 |                7 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                             | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                     |                5 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                    | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                     |                4 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                   | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                           |                5 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                          | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                           |                7 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                            |                                                                                                                                                                                                                                                                                 |                3 |             19 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                         |                                                                                                                                                                                                                                                                                 |                4 |             20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                |                                                                                                                                                                                                                                                                                 |                3 |             20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[0]                                                                                             | design_1_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                   |                3 |             21 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                       | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                        |                6 |             21 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                        |                6 |             21 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                    | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                         |                8 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0                   | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/SR[0]                                                                                                    |                5 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg                                  | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                                                            |                5 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]                              | design_1_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                     |                5 |             22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                             |                                                                                                                                                                                                                                                                                 |                4 |             23 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_441/tpgSinTableArray_9bi_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/ap_CS_fsm_reg[2]                                                                                                    | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                         |               14 |             23 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter6_tmp_val_0_V_reg_3300                                                                                                                                                                             | design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter6_tmp_val_0_V_reg_330[7]_i_1_n_1                                                                                                                                                                                    |                5 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter4_intpix_val_V_2_0_reg_2830                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                4 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter5_intpix_val_V_2_0_reg_2830                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                7 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter3_intpix_val_V_2_0_reg_2830                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                5 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                  | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |                9 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_condition_348                                                                                                                                                                                                      | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/icmp_ln687_reg_562_reg[0]                                                                                                                                                                                                            |                6 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                       |                                                                                                                                                                                                                                                                                 |                7 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                           |                                                                                                                                                                                                                                                                                 |                7 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgForeground_U0/tmp_val_0_V_1_reg_5710                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                8 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_enable_reg_pp0_iter10_reg[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |               16 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_15_reg_14440                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                7 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/E[0]                                                                                                                                                                                                               | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg_0[0]                                                                                                                                                                                                                     |                7 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[2]                                                       |                                                                                                                                                                                                                                                                                 |                6 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgForeground_U0/intpix_val_0_V_2_reg_6070                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |               13 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/E[0]                                                                                                                                                         | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/ireg[24]_i_1_n_1                                                                                                                                                              |               11 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata[23]_i_1_n_1                                                                                                                                            | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                         |                9 |             25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_612/grp_reg_ap_uint_10_s_fu_192/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |               12 |             26 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_load                                                            |                                                                                                                                                                                                                                                                                 |               14 |             26 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                       |                                                                                                                                                                                                                                                                                 |                9 |             27 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]_0                                                      |                                                                                                                                                                                                                                                                                 |                6 |             28 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_501/DPtpgBarSelYuv_709_y_U/design_1_v_tpg_0_0_tpgPatternDPColorjbC_rom_U/E[0]                                                                                                             |                                                                                                                                                                                                                                                                                 |                6 |             28 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_s_ready_dup                                                                                                                                                          | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halt_i_reg_2                                                                                                                                                                                                   |                9 |             29 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/sig_m_valid_dup_reg[0]                                              | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halt_i_reg_2                                                                                                                                                                                                   |               10 |             29 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |               12 |             31 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                    |                                                                                                                                                                                                                                                                                 |               12 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                        |                                                                                                                                                                                                                                                                                 |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/s0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |               11 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/count0                                                                                                                                                                                 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_450/count                                                                                                                                                                                                   |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                          |                                                                                                                                                                                                                                                                                 |               10 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                                    | design_1_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                   |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                              |                                                                                                                                                                                                                                                                                 |                9 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[5]                                                                                             | design_1_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                     |                7 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                                                                                                                                            | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/sof_ignore0                                                                                                                                                                                                                         |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1__0_n_0                                                                                                                                             | design_1_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                     |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[6]                                                                                             | design_1_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                   |                7 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_352/boxHCoord0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |               15 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_352/ap_condition_178                                                                                                                                                                             | design_1_i/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_352/ap_phi_reg_pp0_iter2_boxLeft_reg_172[15]_i_1_n_1                                                                                                                                                              |               13 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                      | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                            |                9 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                               | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                            |                7 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                | design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/SR[0]                                                                                                                                                                                                                       |               12 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                    | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_cntr0                                                                                           |                9 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/zonePlateVAddr                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/call_ret15_tpgPRBS_fu_713/call_ret15_tpgPRBS_fu_713_ap_ready                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                9 |             33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                  | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                            |               12 |             33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                              |                                                                                                                                                                                                                                                                                 |                9 |             34 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                          |                                                                                                                                                                                                                                                                                 |                8 |             34 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                    | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                                    |                6 |             35 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |               15 |             35 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                        | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_1[0]                                                                                                                                        |               11 |             36 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                           |               12 |             36 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_data[31]_i_1_n_0                                             |                                                                                                                                                                                                                                                                                 |               18 |             37 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0[0]                                                | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                             |                6 |             38 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                      |               14 |             38 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]_0                                                         |                                                                                                                                                                                                                                                                                 |               13 |             38 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                  | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                             |               11 |             38 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                | design_1_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                   |               14 |             38 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]_1[0]                                                      | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axis_fifo_ainit_nosync                                                                                                                                                                                       |               14 |             38 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                                     | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axis_fifo_ainit_nosync                                                                                                                                                                                       |               13 |             38 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                     |                                                                                                                                                                                                                                                                                 |                5 |             39 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                     |                                                                                                                                                                                                                                                                                 |                5 |             40 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                             | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                          |                9 |             40 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                          | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                8 |             40 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                | design_1_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                     |               19 |             41 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                  | design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                7 |             41 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                     | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                                                       |                7 |             42 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                          | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                9 |             42 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                               | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                                     |                6 |             43 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | design_1_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             43 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                     |                                                                                                                                                                                                                                                                                 |                9 |             44 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                                                                                                                   |                                                                                                                                                                                                                                                                                 |                9 |             44 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                                 |               10 |             44 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                7 |             44 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                                                                 |               11 |             47 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                                 |               13 |             47 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0                                                                                                                                      | design_1_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                     |               15 |             48 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                             | design_1_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                   |                8 |             48 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_258/ap_CS_fsm_reg[1]_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |               10 |             49 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                            | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_1[0]                                                                                                                                                                                |                9 |             50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                        |                                                                                                                                                                                                                                                                                 |                7 |             50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                        |                                                                                                                                                                                                                                                                                 |                7 |             50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/halt_i_reg[0]                                                                                                   | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_1[0]                                                                                                                                                                                |               11 |             50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                | design_1_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                     |               18 |             53 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                             | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0                                                                                                                                                                                                         |               20 |             58 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_352/add_ln1801_reg_5930                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |               16 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                              |                                                                                                                                                                                                                                                                                 |               19 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                          |                                                                                                                                                                                                                                                                                 |               23 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_rready[0][0]                                                                                                                              |                                                                                                                                                                                                                                                                                 |               17 |             67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                       |                                                                                                                                                                                                                                                                                 |               14 |             67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                             |               22 |             73 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                        | design_1_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                                     |               14 |             77 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                            | design_1_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                   |               18 |             77 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                             |               21 |             78 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/E[0]                                                                                                                                                               | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                             |               26 |             78 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                         |               33 |             79 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_load                                                            |                                                                                                                                                                                                                                                                                 |               24 |             98 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_load                                                         |                                                                                                                                                                                                                                                                                 |               25 |            109 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/ap_block_pp0_stage0_subdone                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |               35 |            115 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_441/tpgSinTableArray_9bi_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/ap_CS_fsm_reg[2]                                                                                                    |                                                                                                                                                                                                                                                                                 |               61 |            180 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_352/p_14_in                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |               47 |            222 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |              374 |           1048 |
+-------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


