Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Nov  9 12:41:08 2023
| Host         : Ganesh running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file processor_control_sets_placed.rpt
| Design       : processor
| Device       : xc7z010
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    96 |
|    Minimum number of control sets                        |    96 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    38 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    96 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    89 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             210 |           91 |
| No           | No                    | Yes                    |               4 |            4 |
| No           | Yes                   | No                     |              21 |            6 |
| Yes          | No                    | No                     |            1111 |          372 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              40 |           19 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+-----------------------------------------------+---------------------------------------+------------------+----------------+--------------+
|     Clock Signal     |                 Enable Signal                 |            Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+-----------------------------------------------+---------------------------------------+------------------+----------------+--------------+
|  mem/ramIsRead       |                                               |                                       |                2 |              2 |         1.00 |
|  dispDriver/clk_TMDS |                                               | dispDriver/p_0_out_inferred__0/i__n_0 |                1 |              4 |         4.00 |
|  clk_BUFG            | mem/ramIsRead                                 |                                       |                2 |              4 |         2.00 |
| ~clk_BUFG            |                                               | reset_IBUF                            |                4 |              4 |         1.00 |
|  dispDriver/pixclk   |                                               | dispDriver/encode_G/SR[0]             |                1 |              7 |         7.00 |
|  mem/ramIsRead       | mem/readKeyboard                              | mem/keyVal[7]_i_1_n_0                 |                4 |              8 |         2.00 |
|  dispDriver/pixclk   |                                               | dispDriver/CounterY                   |                4 |             10 |         2.50 |
|  clk_BUFG            | mem/disMem/memory_reg_0_31_0_0__15_i_1_n_0    |                                       |                2 |             16 |         8.00 |
|  clk_BUFG            | mem/disMem/memory_reg_0_63_0_0__15_i_1_n_0    |                                       |                4 |             16 |         4.00 |
|  clk_BUFG            | mem/disMem/memory_reg_0_31_0_0__23_i_1_n_0    |                                       |                2 |             16 |         8.00 |
|  clk_BUFG            | mem/disMem/memory_reg_0_31_0_0__7_i_1_n_0     |                                       |                2 |             16 |         8.00 |
|  clk_BUFG            | mem/disMem/memory_reg_0_31_0_0_i_1_n_0        |                                       |                2 |             16 |         8.00 |
|  clk_BUFG            | mem/disMem/memory_reg_0_63_0_0_i_1_n_0        |                                       |                4 |             16 |         4.00 |
|  clk_BUFG            | mem/disMem/memory_reg_0_63_0_0__7_i_1_n_0     |                                       |                4 |             16 |         4.00 |
|  clk_BUFG            | mem/disMem/memory_reg_0_63_0_0__23_i_1_n_0    |                                       |                4 |             16 |         4.00 |
|  dispDriver/pixclk   | dispDriver/CounterY                           |                                       |                5 |             19 |         3.80 |
|  sysclk_IBUF_BUFG    |                                               |                                       |                6 |             23 |         3.83 |
|  dispDriver/pixclk   |                                               |                                       |                6 |             26 |         4.33 |
|  dispDriver/clk_TMDS |                                               |                                       |                6 |             31 |         5.17 |
|  clk_BUFG            | mem/disMem/memory_reg_1792_1919_24_24_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_BUFG            | mem/disMem/memory_reg_1792_1919_8_8_i_1_n_0   |                                       |                8 |             32 |         4.00 |
|  clk_BUFG            | mem/disMem/memory_reg_1920_2047_24_24_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_BUFG            | mem/disMem/memory_reg_2048_2175_0_0_i_1_n_0   |                                       |                8 |             32 |         4.00 |
|  clk_BUFG            | mem/disMem/memory_reg_1920_2047_8_8_i_1_n_0   |                                       |                8 |             32 |         4.00 |
|  clk_BUFG            | mem/disMem/memory_reg_1920_2047_16_16_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_BUFG            | mem/disMem/memory_reg_2048_2175_8_8_i_1_n_0   |                                       |                8 |             32 |         4.00 |
|  clk_BUFG            | mem/disMem/memory_reg_2048_2175_16_16_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_BUFG            | mem/disMem/memory_reg_2176_2303_0_0_i_1_n_0   |                                       |                8 |             32 |         4.00 |
|  clk_BUFG            | mem/disMem/memory_reg_2048_2175_24_24_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_BUFG            | mem/disMem/memory_reg_2176_2303_16_16_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_BUFG            | mem/disMem/memory_reg_2176_2303_24_24_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_BUFG            | mem/disMem/memory_reg_2176_2303_8_8_i_1_n_0   |                                       |                8 |             32 |         4.00 |
|  clk_BUFG            | mem/disMem/memory_reg_256_383_24_24_i_1_n_0   |                                       |                8 |             32 |         4.00 |
|  clk_BUFG            | mem/disMem/memory_reg_256_383_16_16_i_1_n_0   |                                       |                8 |             32 |         4.00 |
|  clk_BUFG            | mem/disMem/memory_reg_256_383_0_0_i_1_n_0     |                                       |                8 |             32 |         4.00 |
|  clk_BUFG            | mem/disMem/memory_reg_256_383_8_8_i_1_n_0     |                                       |                8 |             32 |         4.00 |
|  clk_BUFG            | mem/disMem/memory_reg_384_511_16_16_i_1_n_0   |                                       |                8 |             32 |         4.00 |
|  clk_BUFG            | mem/disMem/memory_reg_384_511_0_0_i_1_n_0     |                                       |                8 |             32 |         4.00 |
|  clk_BUFG            | mem/disMem/memory_reg_512_639_24_24_i_1_n_0   |                                       |                8 |             32 |         4.00 |
|  clk_BUFG            | mem/disMem/memory_reg_384_511_8_8_i_1_n_0     |                                       |                8 |             32 |         4.00 |
|  clk_BUFG            | mem/disMem/memory_reg_512_639_0_0_i_1_n_0     |                                       |                8 |             32 |         4.00 |
|  clk_BUFG            | mem/disMem/memory_reg_512_639_16_16_i_1_n_0   |                                       |                8 |             32 |         4.00 |
|  clk_BUFG            | mem/disMem/memory_reg_640_767_24_24_i_1_n_0   |                                       |                8 |             32 |         4.00 |
|  clk_BUFG            | mem/disMem/memory_reg_512_639_8_8_i_1_n_0     |                                       |                8 |             32 |         4.00 |
|  clk_BUFG            | mem/disMem/memory_reg_640_767_16_16_i_1_n_0   |                                       |                8 |             32 |         4.00 |
|  clk_BUFG            | mem/disMem/memory_reg_640_767_0_0_i_1_n_0     |                                       |                8 |             32 |         4.00 |
|  clk_BUFG            | mem/disMem/memory_reg_768_895_24_24_i_1_n_0   |                                       |                8 |             32 |         4.00 |
|  clk_BUFG            | mem/disMem/memory_reg_640_767_8_8_i_1_n_0     |                                       |                8 |             32 |         4.00 |
|  clk_BUFG            | mem/disMem/memory_reg_384_511_24_24_i_1_n_0   |                                       |                8 |             32 |         4.00 |
|  clk_BUFG            | mem/disMem/memory_reg_768_895_0_0_i_1_n_0     |                                       |                8 |             32 |         4.00 |
|  clk_BUFG            | mem/disMem/memory_reg_896_1023_16_16_i_1_n_0  |                                       |                8 |             32 |         4.00 |
|  clk_BUFG            | mem/disMem/memory_reg_896_1023_24_24_i_1_n_0  |                                       |                8 |             32 |         4.00 |
|  clk_BUFG            | mem/disMem/memory_reg_896_1023_0_0_i_1_n_0    |                                       |                8 |             32 |         4.00 |
|  clk_BUFG            | mem/disMem/memory_reg_768_895_8_8_i_1_n_0     |                                       |                8 |             32 |         4.00 |
|  clk_BUFG            | mem/disMem/memory_reg_896_1023_8_8_i_1_n_0    |                                       |                8 |             32 |         4.00 |
|  clk_BUFG            | mem/disMem/memory_reg_0_127_24_24_i_2_n_0     |                                       |                8 |             32 |         4.00 |
|  clk_BUFG            | mem/disMem/memory_reg_0_127_8_8_i_2_n_0       |                                       |                8 |             32 |         4.00 |
|  clk_BUFG            | mem/disMem/memory_reg_0_127_16_16_i_2_n_0     |                                       |                8 |             32 |         4.00 |
|  clk_BUFG            | mem/disMem/memory_reg_768_895_16_16_i_1_n_0   |                                       |                8 |             32 |         4.00 |
|  clk_BUFG            | mem/disMem/memory_reg_0_127_0_0_i_1_n_0       |                                       |                8 |             32 |         4.00 |
|  clk_BUFG            | control_unit/mainDecoder/E[0]                 | reset_IBUF                            |               15 |             32 |         2.13 |
|  clk_BUFG            | mem/disMem/memory_reg_1664_1791_8_8_i_1_n_0   |                                       |                8 |             32 |         4.00 |
|  clk_BUFG            | mem/disMem/memory_reg_1024_1151_16_16_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_BUFG            | mem/disMem/memory_reg_1792_1919_0_0_i_1_n_0   |                                       |                8 |             32 |         4.00 |
|  clk_BUFG            | mem/disMem/memory_reg_1024_1151_0_0_i_1_n_0   |                                       |                8 |             32 |         4.00 |
|  clk_BUFG            | mem/disMem/memory_reg_1664_1791_24_24_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_BUFG            | mem/disMem/memory_reg_1024_1151_24_24_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_BUFG            | mem/disMem/memory_reg_1152_1279_0_0_i_1_n_0   |                                       |                8 |             32 |         4.00 |
|  clk_BUFG            | mem/disMem/memory_reg_1152_1279_16_16_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_BUFG            | mem/disMem/memory_reg_1920_2047_0_0_i_1_n_0   |                                       |                8 |             32 |         4.00 |
|  clk_BUFG            | mem/disMem/memory_reg_1152_1279_24_24_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_BUFG            | mem/disMem/memory_reg_1152_1279_8_8_i_1_n_0   |                                       |                8 |             32 |         4.00 |
|  clk_BUFG            | mem/disMem/memory_reg_1280_1407_0_0_i_1_n_0   |                                       |                8 |             32 |         4.00 |
|  clk_BUFG            | mem/disMem/memory_reg_1280_1407_8_8_i_1_n_0   |                                       |                8 |             32 |         4.00 |
|  clk_BUFG            | mem/disMem/memory_reg_1280_1407_24_24_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_BUFG            | mem/disMem/memory_reg_128_255_0_0_i_1_n_0     |                                       |                8 |             32 |         4.00 |
|  clk_BUFG            | mem/disMem/memory_reg_1280_1407_16_16_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_BUFG            | mem/disMem/memory_reg_128_255_16_16_i_1_n_0   |                                       |                8 |             32 |         4.00 |
|  clk_BUFG            | mem/disMem/memory_reg_128_255_8_8_i_1_n_0     |                                       |                8 |             32 |         4.00 |
|  clk_BUFG            | mem/disMem/memory_reg_1408_1535_0_0_i_1_n_0   |                                       |                8 |             32 |         4.00 |
|  clk_BUFG            | mem/disMem/memory_reg_128_255_24_24_i_1_n_0   |                                       |                8 |             32 |         4.00 |
|  clk_BUFG            | mem/disMem/memory_reg_1024_1151_8_8_i_1_n_0   |                                       |                8 |             32 |         4.00 |
|  clk_BUFG            | mem/disMem/memory_reg_1408_1535_16_16_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_BUFG            | mem/disMem/memory_reg_1408_1535_8_8_i_1_n_0   |                                       |                8 |             32 |         4.00 |
|  clk_BUFG            | mem/disMem/memory_reg_1536_1663_0_0_i_1_n_0   |                                       |                8 |             32 |         4.00 |
|  clk_BUFG            | mem/disMem/memory_reg_1536_1663_24_24_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_BUFG            | mem/disMem/memory_reg_1536_1663_16_16_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_BUFG            | mem/disMem/memory_reg_1536_1663_8_8_i_1_n_0   |                                       |                8 |             32 |         4.00 |
|  clk_BUFG            | mem/disMem/memory_reg_1664_1791_16_16_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_BUFG            | mem/disMem/memory_reg_1664_1791_0_0_i_1_n_0   |                                       |                8 |             32 |         4.00 |
| ~clk_BUFG            |                                               |                                       |               20 |             32 |         1.60 |
|  clk_BUFG            | mem/disMem/memory_reg_1792_1919_16_16_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_BUFG            | mem/disMem/memory_reg_1408_1535_24_24_i_1_n_0 |                                       |                8 |             32 |         4.00 |
|  clk_BUFG            | control_unit/mainDecoder/state_reg[2]_1       |                                       |               31 |             64 |         2.06 |
|  clk_BUFG            |                                               |                                       |               51 |             96 |         1.88 |
|  clk_BUFG            | register_file/register                        |                                       |              334 |           1024 |         3.07 |
+----------------------+-----------------------------------------------+---------------------------------------+------------------+----------------+--------------+


