Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Jun 26 17:38:58 2024
| Host         : DESKTOP-TQUTIVG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Mach_dem_LEDseg_timing_summary_routed.rpt -pb Mach_dem_LEDseg_timing_summary_routed.pb -rpx Mach_dem_LEDseg_timing_summary_routed.rpx -warn_on_violation
| Design       : Mach_dem_LEDseg
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   3           
TIMING-18  Warning   Missing input or output delay  2           
TIMING-20  Warning   Non-clocked latch              7           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (57)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (14)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (57)
-------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: u1/u2/Re_out_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: u1/u2/Re_out_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: u1/u2/Re_out_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: u1/u2/Re_out_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u1/u2/Re_out_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: u1/u2/Re_out_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: u1/u2/Re_out_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: u1/u2/Re_out_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: u2/cat1_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (14)
-------------------------------------------------
 There are 14 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.256        0.000                      0                  111        0.237        0.000                      0                  111        4.500        0.000                       0                    58  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.256        0.000                      0                  111        0.237        0.000                      0                  111        4.500        0.000                       0                    58  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.256ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.256ns  (required time - arrival time)
  Source:                 u1/u3/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/u3/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.280ns  (logic 0.828ns (19.345%)  route 3.452ns (80.655%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 14.862 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.606     5.157    u1/u3/clk_IBUF_BUFG
    SLICE_X3Y73          FDRE                                         r  u1/u3/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.456     5.613 f  u1/u3/cnt_reg[1]/Q
                         net (fo=2, routed)           1.018     6.631    u1/u3/cnt[1]
    SLICE_X2Y78          LUT6 (Prop_lut6_I5_O)        0.124     6.755 f  u1/u3/cnt[0]_i_8/O
                         net (fo=1, routed)           0.954     7.710    u1/u3/cnt[0]_i_8_n_0
    SLICE_X5Y77          LUT6 (Prop_lut6_I5_O)        0.124     7.834 f  u1/u3/cnt[0]_i_2/O
                         net (fo=2, routed)           0.499     8.333    u1/u3/cnt[0]_i_2_n_0
    SLICE_X4Y77          LUT2 (Prop_lut2_I0_O)        0.124     8.457 r  u1/u3/cnt[26]_i_1/O
                         net (fo=27, routed)          0.981     9.438    u1/u3/cnt[26]_i_1_n_0
    SLICE_X3Y73          FDRE                                         r  u1/u3/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.491    14.862    u1/u3/clk_IBUF_BUFG
    SLICE_X3Y73          FDRE                                         r  u1/u3/cnt_reg[1]/C
                         clock pessimism              0.295    15.157    
                         clock uncertainty           -0.035    15.122    
    SLICE_X3Y73          FDRE (Setup_fdre_C_R)       -0.429    14.693    u1/u3/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.693    
                         arrival time                          -9.438    
  -------------------------------------------------------------------
                         slack                                  5.256    

Slack (MET) :             5.256ns  (required time - arrival time)
  Source:                 u1/u3/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/u3/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.280ns  (logic 0.828ns (19.345%)  route 3.452ns (80.655%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 14.862 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.606     5.157    u1/u3/clk_IBUF_BUFG
    SLICE_X3Y73          FDRE                                         r  u1/u3/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.456     5.613 f  u1/u3/cnt_reg[1]/Q
                         net (fo=2, routed)           1.018     6.631    u1/u3/cnt[1]
    SLICE_X2Y78          LUT6 (Prop_lut6_I5_O)        0.124     6.755 f  u1/u3/cnt[0]_i_8/O
                         net (fo=1, routed)           0.954     7.710    u1/u3/cnt[0]_i_8_n_0
    SLICE_X5Y77          LUT6 (Prop_lut6_I5_O)        0.124     7.834 f  u1/u3/cnt[0]_i_2/O
                         net (fo=2, routed)           0.499     8.333    u1/u3/cnt[0]_i_2_n_0
    SLICE_X4Y77          LUT2 (Prop_lut2_I0_O)        0.124     8.457 r  u1/u3/cnt[26]_i_1/O
                         net (fo=27, routed)          0.981     9.438    u1/u3/cnt[26]_i_1_n_0
    SLICE_X3Y73          FDRE                                         r  u1/u3/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.491    14.862    u1/u3/clk_IBUF_BUFG
    SLICE_X3Y73          FDRE                                         r  u1/u3/cnt_reg[2]/C
                         clock pessimism              0.295    15.157    
                         clock uncertainty           -0.035    15.122    
    SLICE_X3Y73          FDRE (Setup_fdre_C_R)       -0.429    14.693    u1/u3/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.693    
                         arrival time                          -9.438    
  -------------------------------------------------------------------
                         slack                                  5.256    

Slack (MET) :             5.256ns  (required time - arrival time)
  Source:                 u1/u3/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/u3/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.280ns  (logic 0.828ns (19.345%)  route 3.452ns (80.655%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 14.862 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.606     5.157    u1/u3/clk_IBUF_BUFG
    SLICE_X3Y73          FDRE                                         r  u1/u3/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.456     5.613 f  u1/u3/cnt_reg[1]/Q
                         net (fo=2, routed)           1.018     6.631    u1/u3/cnt[1]
    SLICE_X2Y78          LUT6 (Prop_lut6_I5_O)        0.124     6.755 f  u1/u3/cnt[0]_i_8/O
                         net (fo=1, routed)           0.954     7.710    u1/u3/cnt[0]_i_8_n_0
    SLICE_X5Y77          LUT6 (Prop_lut6_I5_O)        0.124     7.834 f  u1/u3/cnt[0]_i_2/O
                         net (fo=2, routed)           0.499     8.333    u1/u3/cnt[0]_i_2_n_0
    SLICE_X4Y77          LUT2 (Prop_lut2_I0_O)        0.124     8.457 r  u1/u3/cnt[26]_i_1/O
                         net (fo=27, routed)          0.981     9.438    u1/u3/cnt[26]_i_1_n_0
    SLICE_X3Y73          FDRE                                         r  u1/u3/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.491    14.862    u1/u3/clk_IBUF_BUFG
    SLICE_X3Y73          FDRE                                         r  u1/u3/cnt_reg[3]/C
                         clock pessimism              0.295    15.157    
                         clock uncertainty           -0.035    15.122    
    SLICE_X3Y73          FDRE (Setup_fdre_C_R)       -0.429    14.693    u1/u3/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.693    
                         arrival time                          -9.438    
  -------------------------------------------------------------------
                         slack                                  5.256    

Slack (MET) :             5.256ns  (required time - arrival time)
  Source:                 u1/u3/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/u3/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.280ns  (logic 0.828ns (19.345%)  route 3.452ns (80.655%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 14.862 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.606     5.157    u1/u3/clk_IBUF_BUFG
    SLICE_X3Y73          FDRE                                         r  u1/u3/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.456     5.613 f  u1/u3/cnt_reg[1]/Q
                         net (fo=2, routed)           1.018     6.631    u1/u3/cnt[1]
    SLICE_X2Y78          LUT6 (Prop_lut6_I5_O)        0.124     6.755 f  u1/u3/cnt[0]_i_8/O
                         net (fo=1, routed)           0.954     7.710    u1/u3/cnt[0]_i_8_n_0
    SLICE_X5Y77          LUT6 (Prop_lut6_I5_O)        0.124     7.834 f  u1/u3/cnt[0]_i_2/O
                         net (fo=2, routed)           0.499     8.333    u1/u3/cnt[0]_i_2_n_0
    SLICE_X4Y77          LUT2 (Prop_lut2_I0_O)        0.124     8.457 r  u1/u3/cnt[26]_i_1/O
                         net (fo=27, routed)          0.981     9.438    u1/u3/cnt[26]_i_1_n_0
    SLICE_X3Y73          FDRE                                         r  u1/u3/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.491    14.862    u1/u3/clk_IBUF_BUFG
    SLICE_X3Y73          FDRE                                         r  u1/u3/cnt_reg[4]/C
                         clock pessimism              0.295    15.157    
                         clock uncertainty           -0.035    15.122    
    SLICE_X3Y73          FDRE (Setup_fdre_C_R)       -0.429    14.693    u1/u3/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.693    
                         arrival time                          -9.438    
  -------------------------------------------------------------------
                         slack                                  5.256    

Slack (MET) :             5.317ns  (required time - arrival time)
  Source:                 u1/u3/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/u3/cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.180ns  (logic 0.828ns (19.808%)  route 3.352ns (80.192%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.606     5.157    u1/u3/clk_IBUF_BUFG
    SLICE_X3Y73          FDRE                                         r  u1/u3/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.456     5.613 f  u1/u3/cnt_reg[1]/Q
                         net (fo=2, routed)           1.018     6.631    u1/u3/cnt[1]
    SLICE_X2Y78          LUT6 (Prop_lut6_I5_O)        0.124     6.755 f  u1/u3/cnt[0]_i_8/O
                         net (fo=1, routed)           0.954     7.710    u1/u3/cnt[0]_i_8_n_0
    SLICE_X5Y77          LUT6 (Prop_lut6_I5_O)        0.124     7.834 f  u1/u3/cnt[0]_i_2/O
                         net (fo=2, routed)           0.499     8.333    u1/u3/cnt[0]_i_2_n_0
    SLICE_X4Y77          LUT2 (Prop_lut2_I0_O)        0.124     8.457 r  u1/u3/cnt[26]_i_1/O
                         net (fo=27, routed)          0.881     9.338    u1/u3/cnt[26]_i_1_n_0
    SLICE_X3Y75          FDRE                                         r  u1/u3/cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.489    14.860    u1/u3/clk_IBUF_BUFG
    SLICE_X3Y75          FDRE                                         r  u1/u3/cnt_reg[10]/C
                         clock pessimism              0.259    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X3Y75          FDRE (Setup_fdre_C_R)       -0.429    14.655    u1/u3/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -9.338    
  -------------------------------------------------------------------
                         slack                                  5.317    

Slack (MET) :             5.317ns  (required time - arrival time)
  Source:                 u1/u3/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/u3/cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.180ns  (logic 0.828ns (19.808%)  route 3.352ns (80.192%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.606     5.157    u1/u3/clk_IBUF_BUFG
    SLICE_X3Y73          FDRE                                         r  u1/u3/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.456     5.613 f  u1/u3/cnt_reg[1]/Q
                         net (fo=2, routed)           1.018     6.631    u1/u3/cnt[1]
    SLICE_X2Y78          LUT6 (Prop_lut6_I5_O)        0.124     6.755 f  u1/u3/cnt[0]_i_8/O
                         net (fo=1, routed)           0.954     7.710    u1/u3/cnt[0]_i_8_n_0
    SLICE_X5Y77          LUT6 (Prop_lut6_I5_O)        0.124     7.834 f  u1/u3/cnt[0]_i_2/O
                         net (fo=2, routed)           0.499     8.333    u1/u3/cnt[0]_i_2_n_0
    SLICE_X4Y77          LUT2 (Prop_lut2_I0_O)        0.124     8.457 r  u1/u3/cnt[26]_i_1/O
                         net (fo=27, routed)          0.881     9.338    u1/u3/cnt[26]_i_1_n_0
    SLICE_X3Y75          FDRE                                         r  u1/u3/cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.489    14.860    u1/u3/clk_IBUF_BUFG
    SLICE_X3Y75          FDRE                                         r  u1/u3/cnt_reg[11]/C
                         clock pessimism              0.259    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X3Y75          FDRE (Setup_fdre_C_R)       -0.429    14.655    u1/u3/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -9.338    
  -------------------------------------------------------------------
                         slack                                  5.317    

Slack (MET) :             5.317ns  (required time - arrival time)
  Source:                 u1/u3/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/u3/cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.180ns  (logic 0.828ns (19.808%)  route 3.352ns (80.192%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.606     5.157    u1/u3/clk_IBUF_BUFG
    SLICE_X3Y73          FDRE                                         r  u1/u3/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.456     5.613 f  u1/u3/cnt_reg[1]/Q
                         net (fo=2, routed)           1.018     6.631    u1/u3/cnt[1]
    SLICE_X2Y78          LUT6 (Prop_lut6_I5_O)        0.124     6.755 f  u1/u3/cnt[0]_i_8/O
                         net (fo=1, routed)           0.954     7.710    u1/u3/cnt[0]_i_8_n_0
    SLICE_X5Y77          LUT6 (Prop_lut6_I5_O)        0.124     7.834 f  u1/u3/cnt[0]_i_2/O
                         net (fo=2, routed)           0.499     8.333    u1/u3/cnt[0]_i_2_n_0
    SLICE_X4Y77          LUT2 (Prop_lut2_I0_O)        0.124     8.457 r  u1/u3/cnt[26]_i_1/O
                         net (fo=27, routed)          0.881     9.338    u1/u3/cnt[26]_i_1_n_0
    SLICE_X3Y75          FDRE                                         r  u1/u3/cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.489    14.860    u1/u3/clk_IBUF_BUFG
    SLICE_X3Y75          FDRE                                         r  u1/u3/cnt_reg[12]/C
                         clock pessimism              0.259    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X3Y75          FDRE (Setup_fdre_C_R)       -0.429    14.655    u1/u3/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -9.338    
  -------------------------------------------------------------------
                         slack                                  5.317    

Slack (MET) :             5.317ns  (required time - arrival time)
  Source:                 u1/u3/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/u3/cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.180ns  (logic 0.828ns (19.808%)  route 3.352ns (80.192%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.606     5.157    u1/u3/clk_IBUF_BUFG
    SLICE_X3Y73          FDRE                                         r  u1/u3/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.456     5.613 f  u1/u3/cnt_reg[1]/Q
                         net (fo=2, routed)           1.018     6.631    u1/u3/cnt[1]
    SLICE_X2Y78          LUT6 (Prop_lut6_I5_O)        0.124     6.755 f  u1/u3/cnt[0]_i_8/O
                         net (fo=1, routed)           0.954     7.710    u1/u3/cnt[0]_i_8_n_0
    SLICE_X5Y77          LUT6 (Prop_lut6_I5_O)        0.124     7.834 f  u1/u3/cnt[0]_i_2/O
                         net (fo=2, routed)           0.499     8.333    u1/u3/cnt[0]_i_2_n_0
    SLICE_X4Y77          LUT2 (Prop_lut2_I0_O)        0.124     8.457 r  u1/u3/cnt[26]_i_1/O
                         net (fo=27, routed)          0.881     9.338    u1/u3/cnt[26]_i_1_n_0
    SLICE_X3Y75          FDRE                                         r  u1/u3/cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.489    14.860    u1/u3/clk_IBUF_BUFG
    SLICE_X3Y75          FDRE                                         r  u1/u3/cnt_reg[9]/C
                         clock pessimism              0.259    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X3Y75          FDRE (Setup_fdre_C_R)       -0.429    14.655    u1/u3/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -9.338    
  -------------------------------------------------------------------
                         slack                                  5.317    

Slack (MET) :             5.499ns  (required time - arrival time)
  Source:                 u1/u3/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/u3/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.013ns  (logic 0.828ns (20.635%)  route 3.185ns (79.365%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.606     5.157    u1/u3/clk_IBUF_BUFG
    SLICE_X3Y73          FDRE                                         r  u1/u3/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.456     5.613 f  u1/u3/cnt_reg[1]/Q
                         net (fo=2, routed)           1.018     6.631    u1/u3/cnt[1]
    SLICE_X2Y78          LUT6 (Prop_lut6_I5_O)        0.124     6.755 f  u1/u3/cnt[0]_i_8/O
                         net (fo=1, routed)           0.954     7.710    u1/u3/cnt[0]_i_8_n_0
    SLICE_X5Y77          LUT6 (Prop_lut6_I5_O)        0.124     7.834 f  u1/u3/cnt[0]_i_2/O
                         net (fo=2, routed)           0.499     8.333    u1/u3/cnt[0]_i_2_n_0
    SLICE_X4Y77          LUT2 (Prop_lut2_I0_O)        0.124     8.457 r  u1/u3/cnt[26]_i_1/O
                         net (fo=27, routed)          0.713     9.170    u1/u3/cnt[26]_i_1_n_0
    SLICE_X3Y74          FDRE                                         r  u1/u3/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.489    14.860    u1/u3/clk_IBUF_BUFG
    SLICE_X3Y74          FDRE                                         r  u1/u3/cnt_reg[5]/C
                         clock pessimism              0.273    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X3Y74          FDRE (Setup_fdre_C_R)       -0.429    14.669    u1/u3/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                          -9.170    
  -------------------------------------------------------------------
                         slack                                  5.499    

Slack (MET) :             5.499ns  (required time - arrival time)
  Source:                 u1/u3/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/u3/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.013ns  (logic 0.828ns (20.635%)  route 3.185ns (79.365%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.606     5.157    u1/u3/clk_IBUF_BUFG
    SLICE_X3Y73          FDRE                                         r  u1/u3/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.456     5.613 f  u1/u3/cnt_reg[1]/Q
                         net (fo=2, routed)           1.018     6.631    u1/u3/cnt[1]
    SLICE_X2Y78          LUT6 (Prop_lut6_I5_O)        0.124     6.755 f  u1/u3/cnt[0]_i_8/O
                         net (fo=1, routed)           0.954     7.710    u1/u3/cnt[0]_i_8_n_0
    SLICE_X5Y77          LUT6 (Prop_lut6_I5_O)        0.124     7.834 f  u1/u3/cnt[0]_i_2/O
                         net (fo=2, routed)           0.499     8.333    u1/u3/cnt[0]_i_2_n_0
    SLICE_X4Y77          LUT2 (Prop_lut2_I0_O)        0.124     8.457 r  u1/u3/cnt[26]_i_1/O
                         net (fo=27, routed)          0.713     9.170    u1/u3/cnt[26]_i_1_n_0
    SLICE_X3Y74          FDRE                                         r  u1/u3/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.489    14.860    u1/u3/clk_IBUF_BUFG
    SLICE_X3Y74          FDRE                                         r  u1/u3/cnt_reg[6]/C
                         clock pessimism              0.273    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X3Y74          FDRE (Setup_fdre_C_R)       -0.429    14.669    u1/u3/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                          -9.170    
  -------------------------------------------------------------------
                         slack                                  5.499    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 u1/u2/Re_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/u2/Re_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.331%)  route 0.149ns (41.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.581     1.494    u1/u2/clk_IBUF_BUFG
    SLICE_X2Y77          FDCE                                         r  u1/u2/Re_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDCE (Prop_fdce_C_Q)         0.164     1.658 r  u1/u2/Re_out_reg[5]/Q
                         net (fo=9, routed)           0.149     1.808    u1/u2/Re_out[5]
    SLICE_X2Y77          LUT6 (Prop_lut6_I5_O)        0.045     1.853 r  u1/u2/Re_out[5]_i_1/O
                         net (fo=1, routed)           0.000     1.853    u1/u2/Re_in[5]
    SLICE_X2Y77          FDCE                                         r  u1/u2/Re_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.849     2.007    u1/u2/clk_IBUF_BUFG
    SLICE_X2Y77          FDCE                                         r  u1/u2/Re_out_reg[5]/C
                         clock pessimism             -0.512     1.494    
    SLICE_X2Y77          FDCE (Hold_fdce_C_D)         0.121     1.615    u1/u2/Re_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 u1/u3/cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/u3/cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.581     1.494    u1/u3/clk_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  u1/u3/cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.141     1.635 r  u1/u3/cnt_reg[24]/Q
                         net (fo=2, routed)           0.117     1.753    u1/u3/cnt[24]
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.861 r  u1/u3/cnt0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.861    u1/u3/data0[24]
    SLICE_X3Y78          FDRE                                         r  u1/u3/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.850     2.008    u1/u3/clk_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  u1/u3/cnt_reg[24]/C
                         clock pessimism             -0.513     1.494    
    SLICE_X3Y78          FDRE (Hold_fdre_C_D)         0.105     1.599    u1/u3/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u1/u3/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/u3/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.578     1.491    u1/u3/clk_IBUF_BUFG
    SLICE_X3Y75          FDRE                                         r  u1/u3/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDRE (Prop_fdre_C_Q)         0.141     1.632 r  u1/u3/cnt_reg[12]/Q
                         net (fo=2, routed)           0.120     1.753    u1/u3/cnt[12]
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.861 r  u1/u3/cnt0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.861    u1/u3/data0[12]
    SLICE_X3Y75          FDRE                                         r  u1/u3/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.845     2.004    u1/u3/clk_IBUF_BUFG
    SLICE_X3Y75          FDRE                                         r  u1/u3/cnt_reg[12]/C
                         clock pessimism             -0.512     1.491    
    SLICE_X3Y75          FDRE (Hold_fdre_C_D)         0.105     1.596    u1/u3/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u1/u3/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/u3/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.578     1.491    u1/u3/clk_IBUF_BUFG
    SLICE_X3Y74          FDRE                                         r  u1/u3/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDRE (Prop_fdre_C_Q)         0.141     1.632 r  u1/u3/cnt_reg[8]/Q
                         net (fo=2, routed)           0.120     1.753    u1/u3/cnt[8]
    SLICE_X3Y74          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.861 r  u1/u3/cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.861    u1/u3/data0[8]
    SLICE_X3Y74          FDRE                                         r  u1/u3/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.845     2.004    u1/u3/clk_IBUF_BUFG
    SLICE_X3Y74          FDRE                                         r  u1/u3/cnt_reg[8]/C
                         clock pessimism             -0.512     1.491    
    SLICE_X3Y74          FDRE (Hold_fdre_C_D)         0.105     1.596    u1/u3/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u1/u3/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/u3/cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.579     1.492    u1/u3/clk_IBUF_BUFG
    SLICE_X3Y76          FDRE                                         r  u1/u3/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.141     1.633 r  u1/u3/cnt_reg[16]/Q
                         net (fo=2, routed)           0.120     1.754    u1/u3/cnt[16]
    SLICE_X3Y76          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.862 r  u1/u3/cnt0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.862    u1/u3/data0[16]
    SLICE_X3Y76          FDRE                                         r  u1/u3/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.846     2.005    u1/u3/clk_IBUF_BUFG
    SLICE_X3Y76          FDRE                                         r  u1/u3/cnt_reg[16]/C
                         clock pessimism             -0.512     1.492    
    SLICE_X3Y76          FDRE (Hold_fdre_C_D)         0.105     1.597    u1/u3/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u1/u3/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/u3/cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.581     1.494    u1/u3/clk_IBUF_BUFG
    SLICE_X3Y77          FDRE                                         r  u1/u3/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.141     1.635 r  u1/u3/cnt_reg[20]/Q
                         net (fo=2, routed)           0.120     1.756    u1/u3/cnt[20]
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.864 r  u1/u3/cnt0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.864    u1/u3/data0[20]
    SLICE_X3Y77          FDRE                                         r  u1/u3/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.849     2.007    u1/u3/clk_IBUF_BUFG
    SLICE_X3Y77          FDRE                                         r  u1/u3/cnt_reg[20]/C
                         clock pessimism             -0.512     1.494    
    SLICE_X3Y77          FDRE (Hold_fdre_C_D)         0.105     1.599    u1/u3/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u1/u3/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/u3/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.579     1.492    u1/u3/clk_IBUF_BUFG
    SLICE_X3Y73          FDRE                                         r  u1/u3/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.141     1.633 r  u1/u3/cnt_reg[4]/Q
                         net (fo=2, routed)           0.120     1.754    u1/u3/cnt[4]
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.862 r  u1/u3/cnt0_carry/O[3]
                         net (fo=1, routed)           0.000     1.862    u1/u3/data0[4]
    SLICE_X3Y73          FDRE                                         r  u1/u3/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.846     2.005    u1/u3/clk_IBUF_BUFG
    SLICE_X3Y73          FDRE                                         r  u1/u3/cnt_reg[4]/C
                         clock pessimism             -0.512     1.492    
    SLICE_X3Y73          FDRE (Hold_fdre_C_D)         0.105     1.597    u1/u3/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 u2/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.581     1.494    u2/clk_IBUF_BUFG
    SLICE_X2Y72          FDRE                                         r  u2/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.164     1.658 r  u2/cnt_reg[3]/Q
                         net (fo=2, routed)           0.127     1.785    u2/cnt_reg_n_0_[3]
    SLICE_X2Y72          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.895 r  u2/cnt0_carry/O[2]
                         net (fo=1, routed)           0.000     1.895    u2/cnt0_carry_n_5
    SLICE_X2Y72          FDRE                                         r  u2/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.849     2.007    u2/clk_IBUF_BUFG
    SLICE_X2Y72          FDRE                                         r  u2/cnt_reg[3]/C
                         clock pessimism             -0.512     1.494    
    SLICE_X2Y72          FDRE (Hold_fdre_C_D)         0.134     1.628    u2/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 u2/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.578     1.491    u2/clk_IBUF_BUFG
    SLICE_X2Y74          FDRE                                         r  u2/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDRE (Prop_fdre_C_Q)         0.164     1.655 r  u2/cnt_reg[11]/Q
                         net (fo=3, routed)           0.127     1.782    u2/cnt_reg_n_0_[11]
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.892 r  u2/cnt0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.892    u2/cnt0_carry__1_n_5
    SLICE_X2Y74          FDRE                                         r  u2/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.845     2.004    u2/clk_IBUF_BUFG
    SLICE_X2Y74          FDRE                                         r  u2/cnt_reg[11]/C
                         clock pessimism             -0.512     1.491    
    SLICE_X2Y74          FDRE (Hold_fdre_C_D)         0.134     1.625    u2/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 u2/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.579     1.492    u2/clk_IBUF_BUFG
    SLICE_X2Y76          FDRE                                         r  u2/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.164     1.656 r  u2/cnt_reg[19]/Q
                         net (fo=2, routed)           0.127     1.783    u2/cnt_reg_n_0_[19]
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.893 r  u2/cnt0_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.893    u2/cnt0_carry__3_n_5
    SLICE_X2Y76          FDRE                                         r  u2/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.846     2.005    u2/clk_IBUF_BUFG
    SLICE_X2Y76          FDRE                                         r  u2/cnt_reg[19]/C
                         clock pessimism             -0.512     1.492    
    SLICE_X2Y76          FDRE (Hold_fdre_C_D)         0.134     1.626    u2/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y77     u1/u2/Re_out_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y77     u1/u2/Re_out_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y77     u1/u2/Re_out_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y77     u1/u2/Re_out_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y77     u1/u2/Re_out_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y77     u1/u2/Re_out_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y77     u1/u2/Re_out_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y77     u1/u2/Re_out_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y77     u1/u3/clk1ss_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y77     u1/u2/Re_out_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y77     u1/u2/Re_out_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y77     u1/u2/Re_out_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y77     u1/u2/Re_out_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y77     u1/u2/Re_out_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y77     u1/u2/Re_out_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y77     u1/u2/Re_out_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y77     u1/u2/Re_out_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y77     u1/u2/Re_out_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y77     u1/u2/Re_out_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y77     u1/u2/Re_out_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y77     u1/u2/Re_out_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y77     u1/u2/Re_out_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y77     u1/u2/Re_out_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y77     u1/u2/Re_out_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y77     u1/u2/Re_out_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y77     u1/u2/Re_out_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y77     u1/u2/Re_out_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y77     u1/u2/Re_out_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y77     u1/u2/Re_out_reg[4]/C



