tarted
gate
device devDRM0 : device DRM
{   
    parameter
    (
        config bit CP_CSA_POL[2:0] = 3'b000,
        config bit CP_CSB_POL[2:0] = 3'b000,
        config bit CP_MASK[1:0] = 2'b00,
        config string CP_DRM_36K = "FALSE",
        config string CP_GRS_DIS_0 = "FALSE",
        config int CP_DATA_WIDTH_A_0 = 18,
        config int CP_DATA_WIDTH_B_0 = 18,
        config string CP_WRITE_MODE_A_0 = "NORMAL_WRITE",
        config string CP_WRITE_MODE_B_0 = "NORMAL_WRITE",
        config string CP_OUTPUT_REG_A_0 = "DISABLE",
        config string CP_OUTPUT_REG_B_0 = "DISABLE",
        config string CP_RESET_TYPE_0 = "SYNC_RESET",
        config string CP_CLKA_OR_POL_INV_0 = "FALSE",
        config string CP_CLKB_OR_POL_INV_0 = "FALSE",
        config bit CP_INIT_00[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_01[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_02[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_03[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_04[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_05[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_06[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_07[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_08[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_09[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_0A[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_0B[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_0C[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_0D[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_0E[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_0F[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_10[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_11[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_12[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_13[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_14[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_15[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_16[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_17[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_18[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_19[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_1A[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_1B[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_1C[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_1D[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_1E[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_1F[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_20[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_21[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_22[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_23[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_24[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_25[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_26[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_27[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_28[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_29[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_2A[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_2B[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_2C[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_2D[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_2E[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_2F[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_30[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_31[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_32[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_33[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_34[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_35[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_36[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_37[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_38[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_39[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_3A[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_3B[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_3C[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_3D[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_3E[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_3F[287:0] = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,        
        config string CP_DRM_EN_0 = "FALSE",
        config string CP_PICEA_0 = "FALSE",
        config string CP_PICEB_0 = "FALSE",
        config string CP_PIWEA_0 = "FALSE",
        config string CP_PIWEB_0 = "FALSE",
        config string CP_PIOCEA_0 = "FALSE",
        config string CP_PIOCEB_0 = "FALSE",
        config string CP_PICLKA_0 = "FALSE",
        config string CP_PICLKB_0 = "FALSE",
        config string CP_PIRSTA_0 = "FALSE",
        config string CP_PIRSTB_0 = "FALSE",
        config string CP_PIBELA_0 = "FALSE",
        config string CP_PIBELB_0 = "FALSE",
        config string CP_PIBEHA_0 = "FALSE",
        config string CP_PIBEHB_0 = "FALSE",
        config string CP_BELA_SET_0 = "FALSE",
        config string CP_BELB_SET_0 = "FALSE",
        config string CP_BEHA_SET_0 = "FALSE",
        config string CP_BEHB_SET_0 = "FALSE",        
        config bit CP_SRVAL_A_0[17:0] = 18'h00000,
        config bit CP_SRVAL_B_0[17:0] = 18'h00000,
        config string CP_CAS_EN = "FALSE",
        config string CP_DBW_EN = "FALSE",
        config string CP_DBR_EN = "FALSE",
        
        config bit CP_ALMOST_FULL_OFFSET_0[13:0] = 14'b00000000000000,
        config bit CP_ALMOST_EMPTY_OFFSET_0[13:0] = 14'b00000000000000,
        config string CP_FLAGEMPTY_EN_0 = "FALSE",
        config string CP_FLAGFULL_EN_0 = "FALSE",
        config string CP_SYNC_FIFO_0 = "FALSE",
        config string CP_FIFO_EN_0 = "FALSE"
    ); 
    port
    (
        input ADA0[13:0],
        input ADSA[0:0],
        input DA0[17:0],
        input WEA[0:0],
        input CLKA[0:0] ,
        input CEA[0:0] ,
        input OCEA[0:0] ,
        input RSTA[0:0] ,
        input ADB0[13:0] ,
        input ADSB[0:0] ,
        input DB0[17:0] ,
        input WEB[0:0] ,
        input CLKB[0:0],
        input CEB[0:0] ,
        input OCEB[0:0],
        input RSTB[0:0],
        input BEA0[1:0],
        input BEB0[1:0],
        input ADA_CAS,
        input ADB_CAS,
        output QA0[17:0],
        output QB0[17:0],
            
        output ALMOST_EMPTY[0:0],
        output ALMOST_FULL[0:0],
        output EMPTY[0:0],
        output FULL[0:0] 
    );
};
//grid device end

//grid device structure netlist started
structure netlist of devDRM0
{
    device DRM_INST DRM0;
};
//grid device structure netlist end

