// Seed: 253281660
module module_0;
endmodule
module module_1 (
    input supply0 id_0,
    output wire id_1,
    input supply0 id_2,
    input tri1 id_3
    , id_8,
    output wor id_4,
    input wand id_5,
    output supply0 id_6
);
  genvar id_9;
  wire id_10, id_11;
  wire [-1 : -1 'h0] id_12;
  logic id_13;
  initial $clog2(24);
  ;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output uwire id_0,
    output tri1  id_1,
    input  uwire id_2
);
  wire id_4, id_5, id_6;
  module_0 modCall_1 ();
  assign id_4 = 1'b0 & id_6;
  assign id_5 = -1'b0 & id_6 + -1;
endmodule
