# Create_RAM

Implement a 128 by 32 single-port RAM using VHDL. Registers are not  outputs.