
CNTRL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d3dc  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000068  0800d564  0800d564  0000e564  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d5cc  0800d5cc  0000f16c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800d5cc  0800d5cc  0000e5cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d5d4  0800d5d4  0000f16c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d5d4  0800d5d4  0000e5d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d5d8  0800d5d8  0000e5d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000016c  20000000  0800d5dc  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000f16c  2**0
                  CONTENTS
 10 .bss          00005660  2000016c  2000016c  0000f16c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200057cc  200057cc  0000f16c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000f16c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00020a13  00000000  00000000  0000f19c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004ed8  00000000  00000000  0002fbaf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001be0  00000000  00000000  00034a88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001584  00000000  00000000  00036668  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026cb5  00000000  00000000  00037bec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00026bac  00000000  00000000  0005e8a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d77dd  00000000  00000000  0008544d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0015cc2a  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000074e4  00000000  00000000  0015cc70  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000063  00000000  00000000  00164154  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000016c 	.word	0x2000016c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800d54c 	.word	0x0800d54c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000170 	.word	0x20000170
 80001c4:	0800d54c 	.word	0x0800d54c

080001c8 <__aeabi_frsub>:
 80001c8:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 80001cc:	e002      	b.n	80001d4 <__addsf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_fsub>:
 80001d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

080001d4 <__addsf3>:
 80001d4:	0042      	lsls	r2, r0, #1
 80001d6:	bf1f      	itttt	ne
 80001d8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 80001dc:	ea92 0f03 	teqne	r2, r3
 80001e0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80001e4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80001e8:	d06a      	beq.n	80002c0 <__addsf3+0xec>
 80001ea:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80001ee:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80001f2:	bfc1      	itttt	gt
 80001f4:	18d2      	addgt	r2, r2, r3
 80001f6:	4041      	eorgt	r1, r0
 80001f8:	4048      	eorgt	r0, r1
 80001fa:	4041      	eorgt	r1, r0
 80001fc:	bfb8      	it	lt
 80001fe:	425b      	neglt	r3, r3
 8000200:	2b19      	cmp	r3, #25
 8000202:	bf88      	it	hi
 8000204:	4770      	bxhi	lr
 8000206:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 800020a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800020e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000212:	bf18      	it	ne
 8000214:	4240      	negne	r0, r0
 8000216:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800021a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 800021e:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000222:	bf18      	it	ne
 8000224:	4249      	negne	r1, r1
 8000226:	ea92 0f03 	teq	r2, r3
 800022a:	d03f      	beq.n	80002ac <__addsf3+0xd8>
 800022c:	f1a2 0201 	sub.w	r2, r2, #1
 8000230:	fa41 fc03 	asr.w	ip, r1, r3
 8000234:	eb10 000c 	adds.w	r0, r0, ip
 8000238:	f1c3 0320 	rsb	r3, r3, #32
 800023c:	fa01 f103 	lsl.w	r1, r1, r3
 8000240:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000244:	d502      	bpl.n	800024c <__addsf3+0x78>
 8000246:	4249      	negs	r1, r1
 8000248:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 800024c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000250:	d313      	bcc.n	800027a <__addsf3+0xa6>
 8000252:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000256:	d306      	bcc.n	8000266 <__addsf3+0x92>
 8000258:	0840      	lsrs	r0, r0, #1
 800025a:	ea4f 0131 	mov.w	r1, r1, rrx
 800025e:	f102 0201 	add.w	r2, r2, #1
 8000262:	2afe      	cmp	r2, #254	@ 0xfe
 8000264:	d251      	bcs.n	800030a <__addsf3+0x136>
 8000266:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 800026a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800026e:	bf08      	it	eq
 8000270:	f020 0001 	biceq.w	r0, r0, #1
 8000274:	ea40 0003 	orr.w	r0, r0, r3
 8000278:	4770      	bx	lr
 800027a:	0049      	lsls	r1, r1, #1
 800027c:	eb40 0000 	adc.w	r0, r0, r0
 8000280:	3a01      	subs	r2, #1
 8000282:	bf28      	it	cs
 8000284:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000288:	d2ed      	bcs.n	8000266 <__addsf3+0x92>
 800028a:	fab0 fc80 	clz	ip, r0
 800028e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000292:	ebb2 020c 	subs.w	r2, r2, ip
 8000296:	fa00 f00c 	lsl.w	r0, r0, ip
 800029a:	bfaa      	itet	ge
 800029c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 80002a0:	4252      	neglt	r2, r2
 80002a2:	4318      	orrge	r0, r3
 80002a4:	bfbc      	itt	lt
 80002a6:	40d0      	lsrlt	r0, r2
 80002a8:	4318      	orrlt	r0, r3
 80002aa:	4770      	bx	lr
 80002ac:	f092 0f00 	teq	r2, #0
 80002b0:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 80002b4:	bf06      	itte	eq
 80002b6:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 80002ba:	3201      	addeq	r2, #1
 80002bc:	3b01      	subne	r3, #1
 80002be:	e7b5      	b.n	800022c <__addsf3+0x58>
 80002c0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80002c4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80002c8:	bf18      	it	ne
 80002ca:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80002ce:	d021      	beq.n	8000314 <__addsf3+0x140>
 80002d0:	ea92 0f03 	teq	r2, r3
 80002d4:	d004      	beq.n	80002e0 <__addsf3+0x10c>
 80002d6:	f092 0f00 	teq	r2, #0
 80002da:	bf08      	it	eq
 80002dc:	4608      	moveq	r0, r1
 80002de:	4770      	bx	lr
 80002e0:	ea90 0f01 	teq	r0, r1
 80002e4:	bf1c      	itt	ne
 80002e6:	2000      	movne	r0, #0
 80002e8:	4770      	bxne	lr
 80002ea:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 80002ee:	d104      	bne.n	80002fa <__addsf3+0x126>
 80002f0:	0040      	lsls	r0, r0, #1
 80002f2:	bf28      	it	cs
 80002f4:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 80002f8:	4770      	bx	lr
 80002fa:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 80002fe:	bf3c      	itt	cc
 8000300:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000304:	4770      	bxcc	lr
 8000306:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 800030a:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 800030e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000312:	4770      	bx	lr
 8000314:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000318:	bf16      	itet	ne
 800031a:	4608      	movne	r0, r1
 800031c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000320:	4601      	movne	r1, r0
 8000322:	0242      	lsls	r2, r0, #9
 8000324:	bf06      	itte	eq
 8000326:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 800032a:	ea90 0f01 	teqeq	r0, r1
 800032e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000332:	4770      	bx	lr

08000334 <__aeabi_ui2f>:
 8000334:	f04f 0300 	mov.w	r3, #0
 8000338:	e004      	b.n	8000344 <__aeabi_i2f+0x8>
 800033a:	bf00      	nop

0800033c <__aeabi_i2f>:
 800033c:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000340:	bf48      	it	mi
 8000342:	4240      	negmi	r0, r0
 8000344:	ea5f 0c00 	movs.w	ip, r0
 8000348:	bf08      	it	eq
 800034a:	4770      	bxeq	lr
 800034c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000350:	4601      	mov	r1, r0
 8000352:	f04f 0000 	mov.w	r0, #0
 8000356:	e01c      	b.n	8000392 <__aeabi_l2f+0x2a>

08000358 <__aeabi_ul2f>:
 8000358:	ea50 0201 	orrs.w	r2, r0, r1
 800035c:	bf08      	it	eq
 800035e:	4770      	bxeq	lr
 8000360:	f04f 0300 	mov.w	r3, #0
 8000364:	e00a      	b.n	800037c <__aeabi_l2f+0x14>
 8000366:	bf00      	nop

08000368 <__aeabi_l2f>:
 8000368:	ea50 0201 	orrs.w	r2, r0, r1
 800036c:	bf08      	it	eq
 800036e:	4770      	bxeq	lr
 8000370:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000374:	d502      	bpl.n	800037c <__aeabi_l2f+0x14>
 8000376:	4240      	negs	r0, r0
 8000378:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800037c:	ea5f 0c01 	movs.w	ip, r1
 8000380:	bf02      	ittt	eq
 8000382:	4684      	moveq	ip, r0
 8000384:	4601      	moveq	r1, r0
 8000386:	2000      	moveq	r0, #0
 8000388:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 800038c:	bf08      	it	eq
 800038e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000392:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000396:	fabc f28c 	clz	r2, ip
 800039a:	3a08      	subs	r2, #8
 800039c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 80003a0:	db10      	blt.n	80003c4 <__aeabi_l2f+0x5c>
 80003a2:	fa01 fc02 	lsl.w	ip, r1, r2
 80003a6:	4463      	add	r3, ip
 80003a8:	fa00 fc02 	lsl.w	ip, r0, r2
 80003ac:	f1c2 0220 	rsb	r2, r2, #32
 80003b0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003b4:	fa20 f202 	lsr.w	r2, r0, r2
 80003b8:	eb43 0002 	adc.w	r0, r3, r2
 80003bc:	bf08      	it	eq
 80003be:	f020 0001 	biceq.w	r0, r0, #1
 80003c2:	4770      	bx	lr
 80003c4:	f102 0220 	add.w	r2, r2, #32
 80003c8:	fa01 fc02 	lsl.w	ip, r1, r2
 80003cc:	f1c2 0220 	rsb	r2, r2, #32
 80003d0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 80003d4:	fa21 f202 	lsr.w	r2, r1, r2
 80003d8:	eb43 0002 	adc.w	r0, r3, r2
 80003dc:	bf08      	it	eq
 80003de:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80003e2:	4770      	bx	lr

080003e4 <__aeabi_uldivmod>:
 80003e4:	b953      	cbnz	r3, 80003fc <__aeabi_uldivmod+0x18>
 80003e6:	b94a      	cbnz	r2, 80003fc <__aeabi_uldivmod+0x18>
 80003e8:	2900      	cmp	r1, #0
 80003ea:	bf08      	it	eq
 80003ec:	2800      	cmpeq	r0, #0
 80003ee:	bf1c      	itt	ne
 80003f0:	f04f 31ff 	movne.w	r1, #4294967295
 80003f4:	f04f 30ff 	movne.w	r0, #4294967295
 80003f8:	f000 b988 	b.w	800070c <__aeabi_idiv0>
 80003fc:	f1ad 0c08 	sub.w	ip, sp, #8
 8000400:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000404:	f000 f806 	bl	8000414 <__udivmoddi4>
 8000408:	f8dd e004 	ldr.w	lr, [sp, #4]
 800040c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000410:	b004      	add	sp, #16
 8000412:	4770      	bx	lr

08000414 <__udivmoddi4>:
 8000414:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000418:	9d08      	ldr	r5, [sp, #32]
 800041a:	468e      	mov	lr, r1
 800041c:	4604      	mov	r4, r0
 800041e:	4688      	mov	r8, r1
 8000420:	2b00      	cmp	r3, #0
 8000422:	d14a      	bne.n	80004ba <__udivmoddi4+0xa6>
 8000424:	428a      	cmp	r2, r1
 8000426:	4617      	mov	r7, r2
 8000428:	d962      	bls.n	80004f0 <__udivmoddi4+0xdc>
 800042a:	fab2 f682 	clz	r6, r2
 800042e:	b14e      	cbz	r6, 8000444 <__udivmoddi4+0x30>
 8000430:	f1c6 0320 	rsb	r3, r6, #32
 8000434:	fa01 f806 	lsl.w	r8, r1, r6
 8000438:	fa20 f303 	lsr.w	r3, r0, r3
 800043c:	40b7      	lsls	r7, r6
 800043e:	ea43 0808 	orr.w	r8, r3, r8
 8000442:	40b4      	lsls	r4, r6
 8000444:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000448:	fa1f fc87 	uxth.w	ip, r7
 800044c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000450:	0c23      	lsrs	r3, r4, #16
 8000452:	fb0e 8811 	mls	r8, lr, r1, r8
 8000456:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800045a:	fb01 f20c 	mul.w	r2, r1, ip
 800045e:	429a      	cmp	r2, r3
 8000460:	d909      	bls.n	8000476 <__udivmoddi4+0x62>
 8000462:	18fb      	adds	r3, r7, r3
 8000464:	f101 30ff 	add.w	r0, r1, #4294967295
 8000468:	f080 80ea 	bcs.w	8000640 <__udivmoddi4+0x22c>
 800046c:	429a      	cmp	r2, r3
 800046e:	f240 80e7 	bls.w	8000640 <__udivmoddi4+0x22c>
 8000472:	3902      	subs	r1, #2
 8000474:	443b      	add	r3, r7
 8000476:	1a9a      	subs	r2, r3, r2
 8000478:	b2a3      	uxth	r3, r4
 800047a:	fbb2 f0fe 	udiv	r0, r2, lr
 800047e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000482:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000486:	fb00 fc0c 	mul.w	ip, r0, ip
 800048a:	459c      	cmp	ip, r3
 800048c:	d909      	bls.n	80004a2 <__udivmoddi4+0x8e>
 800048e:	18fb      	adds	r3, r7, r3
 8000490:	f100 32ff 	add.w	r2, r0, #4294967295
 8000494:	f080 80d6 	bcs.w	8000644 <__udivmoddi4+0x230>
 8000498:	459c      	cmp	ip, r3
 800049a:	f240 80d3 	bls.w	8000644 <__udivmoddi4+0x230>
 800049e:	443b      	add	r3, r7
 80004a0:	3802      	subs	r0, #2
 80004a2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80004a6:	eba3 030c 	sub.w	r3, r3, ip
 80004aa:	2100      	movs	r1, #0
 80004ac:	b11d      	cbz	r5, 80004b6 <__udivmoddi4+0xa2>
 80004ae:	40f3      	lsrs	r3, r6
 80004b0:	2200      	movs	r2, #0
 80004b2:	e9c5 3200 	strd	r3, r2, [r5]
 80004b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ba:	428b      	cmp	r3, r1
 80004bc:	d905      	bls.n	80004ca <__udivmoddi4+0xb6>
 80004be:	b10d      	cbz	r5, 80004c4 <__udivmoddi4+0xb0>
 80004c0:	e9c5 0100 	strd	r0, r1, [r5]
 80004c4:	2100      	movs	r1, #0
 80004c6:	4608      	mov	r0, r1
 80004c8:	e7f5      	b.n	80004b6 <__udivmoddi4+0xa2>
 80004ca:	fab3 f183 	clz	r1, r3
 80004ce:	2900      	cmp	r1, #0
 80004d0:	d146      	bne.n	8000560 <__udivmoddi4+0x14c>
 80004d2:	4573      	cmp	r3, lr
 80004d4:	d302      	bcc.n	80004dc <__udivmoddi4+0xc8>
 80004d6:	4282      	cmp	r2, r0
 80004d8:	f200 8105 	bhi.w	80006e6 <__udivmoddi4+0x2d2>
 80004dc:	1a84      	subs	r4, r0, r2
 80004de:	eb6e 0203 	sbc.w	r2, lr, r3
 80004e2:	2001      	movs	r0, #1
 80004e4:	4690      	mov	r8, r2
 80004e6:	2d00      	cmp	r5, #0
 80004e8:	d0e5      	beq.n	80004b6 <__udivmoddi4+0xa2>
 80004ea:	e9c5 4800 	strd	r4, r8, [r5]
 80004ee:	e7e2      	b.n	80004b6 <__udivmoddi4+0xa2>
 80004f0:	2a00      	cmp	r2, #0
 80004f2:	f000 8090 	beq.w	8000616 <__udivmoddi4+0x202>
 80004f6:	fab2 f682 	clz	r6, r2
 80004fa:	2e00      	cmp	r6, #0
 80004fc:	f040 80a4 	bne.w	8000648 <__udivmoddi4+0x234>
 8000500:	1a8a      	subs	r2, r1, r2
 8000502:	0c03      	lsrs	r3, r0, #16
 8000504:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000508:	b280      	uxth	r0, r0
 800050a:	b2bc      	uxth	r4, r7
 800050c:	2101      	movs	r1, #1
 800050e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000512:	fb0e 221c 	mls	r2, lr, ip, r2
 8000516:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800051a:	fb04 f20c 	mul.w	r2, r4, ip
 800051e:	429a      	cmp	r2, r3
 8000520:	d907      	bls.n	8000532 <__udivmoddi4+0x11e>
 8000522:	18fb      	adds	r3, r7, r3
 8000524:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000528:	d202      	bcs.n	8000530 <__udivmoddi4+0x11c>
 800052a:	429a      	cmp	r2, r3
 800052c:	f200 80e0 	bhi.w	80006f0 <__udivmoddi4+0x2dc>
 8000530:	46c4      	mov	ip, r8
 8000532:	1a9b      	subs	r3, r3, r2
 8000534:	fbb3 f2fe 	udiv	r2, r3, lr
 8000538:	fb0e 3312 	mls	r3, lr, r2, r3
 800053c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000540:	fb02 f404 	mul.w	r4, r2, r4
 8000544:	429c      	cmp	r4, r3
 8000546:	d907      	bls.n	8000558 <__udivmoddi4+0x144>
 8000548:	18fb      	adds	r3, r7, r3
 800054a:	f102 30ff 	add.w	r0, r2, #4294967295
 800054e:	d202      	bcs.n	8000556 <__udivmoddi4+0x142>
 8000550:	429c      	cmp	r4, r3
 8000552:	f200 80ca 	bhi.w	80006ea <__udivmoddi4+0x2d6>
 8000556:	4602      	mov	r2, r0
 8000558:	1b1b      	subs	r3, r3, r4
 800055a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800055e:	e7a5      	b.n	80004ac <__udivmoddi4+0x98>
 8000560:	f1c1 0620 	rsb	r6, r1, #32
 8000564:	408b      	lsls	r3, r1
 8000566:	fa22 f706 	lsr.w	r7, r2, r6
 800056a:	431f      	orrs	r7, r3
 800056c:	fa0e f401 	lsl.w	r4, lr, r1
 8000570:	fa20 f306 	lsr.w	r3, r0, r6
 8000574:	fa2e fe06 	lsr.w	lr, lr, r6
 8000578:	ea4f 4917 	mov.w	r9, r7, lsr #16
 800057c:	4323      	orrs	r3, r4
 800057e:	fa00 f801 	lsl.w	r8, r0, r1
 8000582:	fa1f fc87 	uxth.w	ip, r7
 8000586:	fbbe f0f9 	udiv	r0, lr, r9
 800058a:	0c1c      	lsrs	r4, r3, #16
 800058c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000590:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000594:	fb00 fe0c 	mul.w	lr, r0, ip
 8000598:	45a6      	cmp	lr, r4
 800059a:	fa02 f201 	lsl.w	r2, r2, r1
 800059e:	d909      	bls.n	80005b4 <__udivmoddi4+0x1a0>
 80005a0:	193c      	adds	r4, r7, r4
 80005a2:	f100 3aff 	add.w	sl, r0, #4294967295
 80005a6:	f080 809c 	bcs.w	80006e2 <__udivmoddi4+0x2ce>
 80005aa:	45a6      	cmp	lr, r4
 80005ac:	f240 8099 	bls.w	80006e2 <__udivmoddi4+0x2ce>
 80005b0:	3802      	subs	r0, #2
 80005b2:	443c      	add	r4, r7
 80005b4:	eba4 040e 	sub.w	r4, r4, lr
 80005b8:	fa1f fe83 	uxth.w	lr, r3
 80005bc:	fbb4 f3f9 	udiv	r3, r4, r9
 80005c0:	fb09 4413 	mls	r4, r9, r3, r4
 80005c4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80005c8:	fb03 fc0c 	mul.w	ip, r3, ip
 80005cc:	45a4      	cmp	ip, r4
 80005ce:	d908      	bls.n	80005e2 <__udivmoddi4+0x1ce>
 80005d0:	193c      	adds	r4, r7, r4
 80005d2:	f103 3eff 	add.w	lr, r3, #4294967295
 80005d6:	f080 8082 	bcs.w	80006de <__udivmoddi4+0x2ca>
 80005da:	45a4      	cmp	ip, r4
 80005dc:	d97f      	bls.n	80006de <__udivmoddi4+0x2ca>
 80005de:	3b02      	subs	r3, #2
 80005e0:	443c      	add	r4, r7
 80005e2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80005e6:	eba4 040c 	sub.w	r4, r4, ip
 80005ea:	fba0 ec02 	umull	lr, ip, r0, r2
 80005ee:	4564      	cmp	r4, ip
 80005f0:	4673      	mov	r3, lr
 80005f2:	46e1      	mov	r9, ip
 80005f4:	d362      	bcc.n	80006bc <__udivmoddi4+0x2a8>
 80005f6:	d05f      	beq.n	80006b8 <__udivmoddi4+0x2a4>
 80005f8:	b15d      	cbz	r5, 8000612 <__udivmoddi4+0x1fe>
 80005fa:	ebb8 0203 	subs.w	r2, r8, r3
 80005fe:	eb64 0409 	sbc.w	r4, r4, r9
 8000602:	fa04 f606 	lsl.w	r6, r4, r6
 8000606:	fa22 f301 	lsr.w	r3, r2, r1
 800060a:	431e      	orrs	r6, r3
 800060c:	40cc      	lsrs	r4, r1
 800060e:	e9c5 6400 	strd	r6, r4, [r5]
 8000612:	2100      	movs	r1, #0
 8000614:	e74f      	b.n	80004b6 <__udivmoddi4+0xa2>
 8000616:	fbb1 fcf2 	udiv	ip, r1, r2
 800061a:	0c01      	lsrs	r1, r0, #16
 800061c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000620:	b280      	uxth	r0, r0
 8000622:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000626:	463b      	mov	r3, r7
 8000628:	4638      	mov	r0, r7
 800062a:	463c      	mov	r4, r7
 800062c:	46b8      	mov	r8, r7
 800062e:	46be      	mov	lr, r7
 8000630:	2620      	movs	r6, #32
 8000632:	fbb1 f1f7 	udiv	r1, r1, r7
 8000636:	eba2 0208 	sub.w	r2, r2, r8
 800063a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800063e:	e766      	b.n	800050e <__udivmoddi4+0xfa>
 8000640:	4601      	mov	r1, r0
 8000642:	e718      	b.n	8000476 <__udivmoddi4+0x62>
 8000644:	4610      	mov	r0, r2
 8000646:	e72c      	b.n	80004a2 <__udivmoddi4+0x8e>
 8000648:	f1c6 0220 	rsb	r2, r6, #32
 800064c:	fa2e f302 	lsr.w	r3, lr, r2
 8000650:	40b7      	lsls	r7, r6
 8000652:	40b1      	lsls	r1, r6
 8000654:	fa20 f202 	lsr.w	r2, r0, r2
 8000658:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800065c:	430a      	orrs	r2, r1
 800065e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000662:	b2bc      	uxth	r4, r7
 8000664:	fb0e 3318 	mls	r3, lr, r8, r3
 8000668:	0c11      	lsrs	r1, r2, #16
 800066a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800066e:	fb08 f904 	mul.w	r9, r8, r4
 8000672:	40b0      	lsls	r0, r6
 8000674:	4589      	cmp	r9, r1
 8000676:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800067a:	b280      	uxth	r0, r0
 800067c:	d93e      	bls.n	80006fc <__udivmoddi4+0x2e8>
 800067e:	1879      	adds	r1, r7, r1
 8000680:	f108 3cff 	add.w	ip, r8, #4294967295
 8000684:	d201      	bcs.n	800068a <__udivmoddi4+0x276>
 8000686:	4589      	cmp	r9, r1
 8000688:	d81f      	bhi.n	80006ca <__udivmoddi4+0x2b6>
 800068a:	eba1 0109 	sub.w	r1, r1, r9
 800068e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000692:	fb09 f804 	mul.w	r8, r9, r4
 8000696:	fb0e 1119 	mls	r1, lr, r9, r1
 800069a:	b292      	uxth	r2, r2
 800069c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80006a0:	4542      	cmp	r2, r8
 80006a2:	d229      	bcs.n	80006f8 <__udivmoddi4+0x2e4>
 80006a4:	18ba      	adds	r2, r7, r2
 80006a6:	f109 31ff 	add.w	r1, r9, #4294967295
 80006aa:	d2c4      	bcs.n	8000636 <__udivmoddi4+0x222>
 80006ac:	4542      	cmp	r2, r8
 80006ae:	d2c2      	bcs.n	8000636 <__udivmoddi4+0x222>
 80006b0:	f1a9 0102 	sub.w	r1, r9, #2
 80006b4:	443a      	add	r2, r7
 80006b6:	e7be      	b.n	8000636 <__udivmoddi4+0x222>
 80006b8:	45f0      	cmp	r8, lr
 80006ba:	d29d      	bcs.n	80005f8 <__udivmoddi4+0x1e4>
 80006bc:	ebbe 0302 	subs.w	r3, lr, r2
 80006c0:	eb6c 0c07 	sbc.w	ip, ip, r7
 80006c4:	3801      	subs	r0, #1
 80006c6:	46e1      	mov	r9, ip
 80006c8:	e796      	b.n	80005f8 <__udivmoddi4+0x1e4>
 80006ca:	eba7 0909 	sub.w	r9, r7, r9
 80006ce:	4449      	add	r1, r9
 80006d0:	f1a8 0c02 	sub.w	ip, r8, #2
 80006d4:	fbb1 f9fe 	udiv	r9, r1, lr
 80006d8:	fb09 f804 	mul.w	r8, r9, r4
 80006dc:	e7db      	b.n	8000696 <__udivmoddi4+0x282>
 80006de:	4673      	mov	r3, lr
 80006e0:	e77f      	b.n	80005e2 <__udivmoddi4+0x1ce>
 80006e2:	4650      	mov	r0, sl
 80006e4:	e766      	b.n	80005b4 <__udivmoddi4+0x1a0>
 80006e6:	4608      	mov	r0, r1
 80006e8:	e6fd      	b.n	80004e6 <__udivmoddi4+0xd2>
 80006ea:	443b      	add	r3, r7
 80006ec:	3a02      	subs	r2, #2
 80006ee:	e733      	b.n	8000558 <__udivmoddi4+0x144>
 80006f0:	f1ac 0c02 	sub.w	ip, ip, #2
 80006f4:	443b      	add	r3, r7
 80006f6:	e71c      	b.n	8000532 <__udivmoddi4+0x11e>
 80006f8:	4649      	mov	r1, r9
 80006fa:	e79c      	b.n	8000636 <__udivmoddi4+0x222>
 80006fc:	eba1 0109 	sub.w	r1, r1, r9
 8000700:	46c4      	mov	ip, r8
 8000702:	fbb1 f9fe 	udiv	r9, r1, lr
 8000706:	fb09 f804 	mul.w	r8, r9, r4
 800070a:	e7c4      	b.n	8000696 <__udivmoddi4+0x282>

0800070c <__aeabi_idiv0>:
 800070c:	4770      	bx	lr
 800070e:	bf00      	nop

08000710 <rgb_led_start>:

#include "Drivers/led.h"

#include <math.h>

void rgb_led_start(rgb_led* led) {
 8000710:	b580      	push	{r7, lr}
 8000712:	b082      	sub	sp, #8
 8000714:	af00      	add	r7, sp, #0
 8000716:	6078      	str	r0, [r7, #4]
    pwm_start(&led->r_pwm);
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	4618      	mov	r0, r3
 800071c:	f000 f852 	bl	80007c4 <pwm_start>
    pwm_start(&led->g_pwm);
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	330c      	adds	r3, #12
 8000724:	4618      	mov	r0, r3
 8000726:	f000 f84d 	bl	80007c4 <pwm_start>
    pwm_start(&led->b_pwm);
 800072a:	687b      	ldr	r3, [r7, #4]
 800072c:	3318      	adds	r3, #24
 800072e:	4618      	mov	r0, r3
 8000730:	f000 f848 	bl	80007c4 <pwm_start>

    rgb_led_set_color(led, COLOR_OFF);
 8000734:	2300      	movs	r3, #0
 8000736:	4619      	mov	r1, r3
 8000738:	6878      	ldr	r0, [r7, #4]
 800073a:	f000 f805 	bl	8000748 <rgb_led_set_color>
}
 800073e:	bf00      	nop
 8000740:	3708      	adds	r7, #8
 8000742:	46bd      	mov	sp, r7
 8000744:	bd80      	pop	{r7, pc}
	...

08000748 <rgb_led_set_color>:
    color.g = (uint8_t)((g1 + m) * 255.0f);
    color.b = (uint8_t)((b1 + m) * 255.0f);
    return color;
}

void rgb_led_set_color(rgb_led* led, rgb_color color) {
 8000748:	b580      	push	{r7, lr}
 800074a:	b086      	sub	sp, #24
 800074c:	af00      	add	r7, sp, #0
 800074e:	6078      	str	r0, [r7, #4]
 8000750:	6039      	str	r1, [r7, #0]
	uint32_t r_duty = (color.r * led->r_pwm.resolution) / 255;
 8000752:	78bb      	ldrb	r3, [r7, #2]
 8000754:	461a      	mov	r2, r3
 8000756:	687b      	ldr	r3, [r7, #4]
 8000758:	689b      	ldr	r3, [r3, #8]
 800075a:	fb02 f303 	mul.w	r3, r2, r3
 800075e:	4a18      	ldr	r2, [pc, #96]	@ (80007c0 <rgb_led_set_color+0x78>)
 8000760:	fba2 2303 	umull	r2, r3, r2, r3
 8000764:	09db      	lsrs	r3, r3, #7
 8000766:	617b      	str	r3, [r7, #20]
    uint32_t g_duty = (color.g * led->g_pwm.resolution) / 255;
 8000768:	787b      	ldrb	r3, [r7, #1]
 800076a:	461a      	mov	r2, r3
 800076c:	687b      	ldr	r3, [r7, #4]
 800076e:	695b      	ldr	r3, [r3, #20]
 8000770:	fb02 f303 	mul.w	r3, r2, r3
 8000774:	4a12      	ldr	r2, [pc, #72]	@ (80007c0 <rgb_led_set_color+0x78>)
 8000776:	fba2 2303 	umull	r2, r3, r2, r3
 800077a:	09db      	lsrs	r3, r3, #7
 800077c:	613b      	str	r3, [r7, #16]
    uint32_t b_duty = (color.b * led->b_pwm.resolution) / 255;
 800077e:	783b      	ldrb	r3, [r7, #0]
 8000780:	461a      	mov	r2, r3
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	6a1b      	ldr	r3, [r3, #32]
 8000786:	fb02 f303 	mul.w	r3, r2, r3
 800078a:	4a0d      	ldr	r2, [pc, #52]	@ (80007c0 <rgb_led_set_color+0x78>)
 800078c:	fba2 2303 	umull	r2, r3, r2, r3
 8000790:	09db      	lsrs	r3, r3, #7
 8000792:	60fb      	str	r3, [r7, #12]

    pwm_set_duty(&led->r_pwm, r_duty);
 8000794:	687b      	ldr	r3, [r7, #4]
 8000796:	6979      	ldr	r1, [r7, #20]
 8000798:	4618      	mov	r0, r3
 800079a:	f000 f823 	bl	80007e4 <pwm_set_duty>
    pwm_set_duty(&led->g_pwm, g_duty);
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	330c      	adds	r3, #12
 80007a2:	6939      	ldr	r1, [r7, #16]
 80007a4:	4618      	mov	r0, r3
 80007a6:	f000 f81d 	bl	80007e4 <pwm_set_duty>
    pwm_set_duty(&led->b_pwm, b_duty);
 80007aa:	687b      	ldr	r3, [r7, #4]
 80007ac:	3318      	adds	r3, #24
 80007ae:	68f9      	ldr	r1, [r7, #12]
 80007b0:	4618      	mov	r0, r3
 80007b2:	f000 f817 	bl	80007e4 <pwm_set_duty>
}
 80007b6:	bf00      	nop
 80007b8:	3718      	adds	r7, #24
 80007ba:	46bd      	mov	sp, r7
 80007bc:	bd80      	pop	{r7, pc}
 80007be:	bf00      	nop
 80007c0:	80808081 	.word	0x80808081

080007c4 <pwm_start>:
 *      Author: aravs
 */

#include "Drivers/pwm.h"

void pwm_start(pwm_channel* pwm) {
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b082      	sub	sp, #8
 80007c8:	af00      	add	r7, sp, #0
 80007ca:	6078      	str	r0, [r7, #4]
    HAL_TIM_PWM_Start(pwm->htim, pwm->channel);
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	681a      	ldr	r2, [r3, #0]
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	685b      	ldr	r3, [r3, #4]
 80007d4:	4619      	mov	r1, r3
 80007d6:	4610      	mov	r0, r2
 80007d8:	f006 fbf4 	bl	8006fc4 <HAL_TIM_PWM_Start>
}
 80007dc:	bf00      	nop
 80007de:	3708      	adds	r7, #8
 80007e0:	46bd      	mov	sp, r7
 80007e2:	bd80      	pop	{r7, pc}

080007e4 <pwm_set_duty>:

void pwm_stop(pwm_channel* pwm) {
    HAL_TIM_PWM_Stop(pwm->htim, pwm->channel);
}

void pwm_set_duty(pwm_channel* pwm, uint32_t duty) {
 80007e4:	b480      	push	{r7}
 80007e6:	b083      	sub	sp, #12
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	6078      	str	r0, [r7, #4]
 80007ec:	6039      	str	r1, [r7, #0]
    if (duty > pwm->resolution) duty = pwm->resolution;
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	689b      	ldr	r3, [r3, #8]
 80007f2:	683a      	ldr	r2, [r7, #0]
 80007f4:	429a      	cmp	r2, r3
 80007f6:	d902      	bls.n	80007fe <pwm_set_duty+0x1a>
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	689b      	ldr	r3, [r3, #8]
 80007fc:	603b      	str	r3, [r7, #0]
    __HAL_TIM_SET_COMPARE(pwm->htim, pwm->channel, duty);
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	685b      	ldr	r3, [r3, #4]
 8000802:	2b00      	cmp	r3, #0
 8000804:	d105      	bne.n	8000812 <pwm_set_duty+0x2e>
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	681b      	ldr	r3, [r3, #0]
 800080a:	681b      	ldr	r3, [r3, #0]
 800080c:	683a      	ldr	r2, [r7, #0]
 800080e:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8000810:	e018      	b.n	8000844 <pwm_set_duty+0x60>
    __HAL_TIM_SET_COMPARE(pwm->htim, pwm->channel, duty);
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	685b      	ldr	r3, [r3, #4]
 8000816:	2b04      	cmp	r3, #4
 8000818:	d105      	bne.n	8000826 <pwm_set_duty+0x42>
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	681b      	ldr	r3, [r3, #0]
 800081e:	681a      	ldr	r2, [r3, #0]
 8000820:	683b      	ldr	r3, [r7, #0]
 8000822:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8000824:	e00e      	b.n	8000844 <pwm_set_duty+0x60>
    __HAL_TIM_SET_COMPARE(pwm->htim, pwm->channel, duty);
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	685b      	ldr	r3, [r3, #4]
 800082a:	2b08      	cmp	r3, #8
 800082c:	d105      	bne.n	800083a <pwm_set_duty+0x56>
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	681b      	ldr	r3, [r3, #0]
 8000832:	681a      	ldr	r2, [r3, #0]
 8000834:	683b      	ldr	r3, [r7, #0]
 8000836:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8000838:	e004      	b.n	8000844 <pwm_set_duty+0x60>
    __HAL_TIM_SET_COMPARE(pwm->htim, pwm->channel, duty);
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	681b      	ldr	r3, [r3, #0]
 800083e:	681a      	ldr	r2, [r3, #0]
 8000840:	683b      	ldr	r3, [r7, #0]
 8000842:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000844:	bf00      	nop
 8000846:	370c      	adds	r7, #12
 8000848:	46bd      	mov	sp, r7
 800084a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800084e:	4770      	bx	lr

08000850 <pyro_init>:
 *      Author: aravs
 */

#include "Drivers/pyro.h"

void pyro_init(pyro* p) {
 8000850:	b580      	push	{r7, lr}
 8000852:	b082      	sub	sp, #8
 8000854:	af00      	add	r7, sp, #0
 8000856:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(p->pyro_port, p->pyro_pin, GPIO_PIN_RESET);
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	6818      	ldr	r0, [r3, #0]
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	889b      	ldrh	r3, [r3, #4]
 8000860:	2200      	movs	r2, #0
 8000862:	4619      	mov	r1, r3
 8000864:	f002 fe7e 	bl	8003564 <HAL_GPIO_WritePin>
	p->state = PYRO_STANDBY;
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	2200      	movs	r2, #0
 800086c:	739a      	strb	r2, [r3, #14]
	p->fire_time = 0;
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	2200      	movs	r2, #0
 8000872:	615a      	str	r2, [r3, #20]
}
 8000874:	bf00      	nop
 8000876:	3708      	adds	r7, #8
 8000878:	46bd      	mov	sp, r7
 800087a:	bd80      	pop	{r7, pc}

0800087c <pyro_update>:
	} else if (p->state == PYRO_STANDBY) {
		p->state = PYRO_BROKEN;
	}
}

void pyro_update(pyro* p) {
 800087c:	b580      	push	{r7, lr}
 800087e:	b086      	sub	sp, #24
 8000880:	af00      	add	r7, sp, #0
 8000882:	6078      	str	r0, [r7, #4]
	GPIO_PinState cont_state = HAL_GPIO_ReadPin(p->cont_port, p->cont_pin);
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	689a      	ldr	r2, [r3, #8]
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	899b      	ldrh	r3, [r3, #12]
 800088c:	4619      	mov	r1, r3
 800088e:	4610      	mov	r0, r2
 8000890:	f002 fe50 	bl	8003534 <HAL_GPIO_ReadPin>
 8000894:	4603      	mov	r3, r0
 8000896:	75fb      	strb	r3, [r7, #23]

	if (p->state == PYRO_STANDBY) {
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	7b9b      	ldrb	r3, [r3, #14]
 800089c:	2b00      	cmp	r3, #0
 800089e:	d106      	bne.n	80008ae <pyro_update+0x32>
		if (cont_state == GPIO_PIN_RESET) p->state = PYRO_BROKEN;
 80008a0:	7dfb      	ldrb	r3, [r7, #23]
 80008a2:	2b00      	cmp	r3, #0
 80008a4:	d12f      	bne.n	8000906 <pyro_update+0x8a>
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	2205      	movs	r2, #5
 80008aa:	739a      	strb	r2, [r3, #14]
		return;
 80008ac:	e02b      	b.n	8000906 <pyro_update+0x8a>
	}

	if (p->state == PYRO_FIRING) {
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	7b9b      	ldrb	r3, [r3, #14]
 80008b2:	2b01      	cmp	r3, #1
 80008b4:	d128      	bne.n	8000908 <pyro_update+0x8c>
		uint32_t now = HAL_GetTick();
 80008b6:	f001 fc93 	bl	80021e0 <HAL_GetTick>
 80008ba:	6138      	str	r0, [r7, #16]
		uint32_t elapsed = now - p->fire_time;
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	695b      	ldr	r3, [r3, #20]
 80008c0:	693a      	ldr	r2, [r7, #16]
 80008c2:	1ad3      	subs	r3, r2, r3
 80008c4:	60fb      	str	r3, [r7, #12]

		if (cont_state == GPIO_PIN_RESET) {
 80008c6:	7dfb      	ldrb	r3, [r7, #23]
 80008c8:	2b00      	cmp	r3, #0
 80008ca:	d10b      	bne.n	80008e4 <pyro_update+0x68>
			p->state = PYRO_CONFIRMED;
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	2203      	movs	r2, #3
 80008d0:	739a      	strb	r2, [r3, #14]
			HAL_GPIO_WritePin(p->pyro_port, p->pyro_pin, GPIO_PIN_RESET);
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	6818      	ldr	r0, [r3, #0]
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	889b      	ldrh	r3, [r3, #4]
 80008da:	2200      	movs	r2, #0
 80008dc:	4619      	mov	r1, r3
 80008de:	f002 fe41 	bl	8003564 <HAL_GPIO_WritePin>
 80008e2:	e011      	b.n	8000908 <pyro_update+0x8c>
		} else if (elapsed >= p->fire_duration) {
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	691b      	ldr	r3, [r3, #16]
 80008e8:	68fa      	ldr	r2, [r7, #12]
 80008ea:	429a      	cmp	r2, r3
 80008ec:	d30c      	bcc.n	8000908 <pyro_update+0x8c>
			p->state = PYRO_TIMEOUT;
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	2204      	movs	r2, #4
 80008f2:	739a      	strb	r2, [r3, #14]
			HAL_GPIO_WritePin(p->pyro_port, p->pyro_pin, GPIO_PIN_RESET);
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	6818      	ldr	r0, [r3, #0]
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	889b      	ldrh	r3, [r3, #4]
 80008fc:	2200      	movs	r2, #0
 80008fe:	4619      	mov	r1, r3
 8000900:	f002 fe30 	bl	8003564 <HAL_GPIO_WritePin>
 8000904:	e000      	b.n	8000908 <pyro_update+0x8c>
		return;
 8000906:	bf00      	nop
		}
	}
}
 8000908:	3718      	adds	r7, #24
 800090a:	46bd      	mov	sp, r7
 800090c:	bd80      	pop	{r7, pc}
	...

08000910 <HAL_UARTEx_RxEventCallback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 8000910:	b580      	push	{r7, lr}
 8000912:	b082      	sub	sp, #8
 8000914:	af00      	add	r7, sp, #0
 8000916:	6078      	str	r0, [r7, #4]
 8000918:	460b      	mov	r3, r1
 800091a:	807b      	strh	r3, [r7, #2]
	if (huart->Instance != USART1) return;
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	681b      	ldr	r3, [r3, #0]
 8000920:	4a05      	ldr	r2, [pc, #20]	@ (8000938 <HAL_UARTEx_RxEventCallback+0x28>)
 8000922:	4293      	cmp	r3, r2
 8000924:	d104      	bne.n	8000930 <HAL_UARTEx_RxEventCallback+0x20>
	uart_dma_rx_event_callback(Size);
 8000926:	887b      	ldrh	r3, [r7, #2]
 8000928:	4618      	mov	r0, r3
 800092a:	f000 fff3 	bl	8001914 <uart_dma_rx_event_callback>
 800092e:	e000      	b.n	8000932 <HAL_UARTEx_RxEventCallback+0x22>
	if (huart->Instance != USART1) return;
 8000930:	bf00      	nop
}
 8000932:	3708      	adds	r7, #8
 8000934:	46bd      	mov	sp, r7
 8000936:	bd80      	pop	{r7, pc}
 8000938:	40011000 	.word	0x40011000

0800093c <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 800093c:	b580      	push	{r7, lr}
 800093e:	b082      	sub	sp, #8
 8000940:	af00      	add	r7, sp, #0
 8000942:	6078      	str	r0, [r7, #4]
	if (huart->Instance != USART1) return;
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	681b      	ldr	r3, [r3, #0]
 8000948:	4a04      	ldr	r2, [pc, #16]	@ (800095c <HAL_UART_ErrorCallback+0x20>)
 800094a:	4293      	cmp	r3, r2
 800094c:	d102      	bne.n	8000954 <HAL_UART_ErrorCallback+0x18>
	uart_dma_error_callback();
 800094e:	f001 f91f 	bl	8001b90 <uart_dma_error_callback>
 8000952:	e000      	b.n	8000956 <HAL_UART_ErrorCallback+0x1a>
	if (huart->Instance != USART1) return;
 8000954:	bf00      	nop
}
 8000956:	3708      	adds	r7, #8
 8000958:	46bd      	mov	sp, r7
 800095a:	bd80      	pop	{r7, pc}
 800095c:	40011000 	.word	0x40011000

08000960 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000960:	b480      	push	{r7}
 8000962:	b083      	sub	sp, #12
 8000964:	af00      	add	r7, sp, #0
 8000966:	6078      	str	r0, [r7, #4]
		run_mag_calibration();
    	calib_mag = mag_cal;
#endif
    }
#endif
}
 8000968:	bf00      	nop
 800096a:	370c      	adds	r7, #12
 800096c:	46bd      	mov	sp, r7
 800096e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000972:	4770      	bx	lr

08000974 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000974:	b590      	push	{r4, r7, lr}
 8000976:	b083      	sub	sp, #12
 8000978:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800097a:	f001 fbcb 	bl	8002114 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800097e:	f000 f86d 	bl	8000a5c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000982:	f000 fbb9 	bl	80010f8 <MX_GPIO_Init>
  MX_DMA_Init();
 8000986:	f000 fb97 	bl	80010b8 <MX_DMA_Init>
  MX_FATFS_Init();
 800098a:	f009 ffe5 	bl	800a958 <MX_FATFS_Init>
  MX_TIM2_Init();
 800098e:	f000 faa9 	bl	8000ee4 <MX_TIM2_Init>
  MX_I2C1_Init();
 8000992:	f000 f933 	bl	8000bfc <MX_I2C1_Init>
  MX_SPI2_Init();
 8000996:	f000 f9c3 	bl	8000d20 <MX_SPI2_Init>
  MX_USART1_UART_Init();
 800099a:	f000 fb63 	bl	8001064 <MX_USART1_UART_Init>
  MX_CRC_Init();
 800099e:	f000 f919 	bl	8000bd4 <MX_CRC_Init>
  MX_TIM1_Init();
 80009a2:	f000 f9f3 	bl	8000d8c <MX_TIM1_Init>
  MX_ADC1_Init();
 80009a6:	f000 f8c3 	bl	8000b30 <MX_ADC1_Init>
  MX_I2C2_Init();
 80009aa:	f000 f955 	bl	8000c58 <MX_I2C2_Init>
  MX_SPI1_Init();
 80009ae:	f000 f981 	bl	8000cb4 <MX_SPI1_Init>
  MX_TIM7_Init();
 80009b2:	f000 fb21 	bl	8000ff8 <MX_TIM7_Init>
  MX_USB_DEVICE_Init();
 80009b6:	f00c f867 	bl	800ca88 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */
  initialize_uart_dma();
 80009ba:	f000 ff93 	bl	80018e4 <initialize_uart_dma>

  rgb_led_start(&status_led);
 80009be:	4820      	ldr	r0, [pc, #128]	@ (8000a40 <main+0xcc>)
 80009c0:	f7ff fea6 	bl	8000710 <rgb_led_start>

#ifndef CALIBRATE
  initialize_orientation();
 80009c4:	f000 fc42 	bl	800124c <initialize_orientation>

//  servo_start(&tvc_x);
//  servo_start(&tvc_y);

  pyro_init(&motor);
 80009c8:	481e      	ldr	r0, [pc, #120]	@ (8000a44 <main+0xd0>)
 80009ca:	f7ff ff41 	bl	8000850 <pyro_init>
  pyro_init(&parachute);
 80009ce:	481e      	ldr	r0, [pc, #120]	@ (8000a48 <main+0xd4>)
 80009d0:	f7ff ff3e 	bl	8000850 <pyro_init>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
#ifndef CALIBRATE
	  pyro_update(&motor);
 80009d4:	481b      	ldr	r0, [pc, #108]	@ (8000a44 <main+0xd0>)
 80009d6:	f7ff ff51 	bl	800087c <pyro_update>
	  pyro_update(&parachute);
 80009da:	481b      	ldr	r0, [pc, #108]	@ (8000a48 <main+0xd4>)
 80009dc:	f7ff ff4e 	bl	800087c <pyro_update>
#endif

	  if (uart_dma_is_data_ready()) {
 80009e0:	f001 f8f2 	bl	8001bc8 <uart_dma_is_data_ready>
 80009e4:	4603      	mov	r3, r0
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	d00d      	beq.n	8000a06 <main+0x92>
		  uart_dma_reset_data_ready();
 80009ea:	f001 f8f9 	bl	8001be0 <uart_dma_reset_data_ready>

		  // process packet
		  sensor_packet* latest_packet = uart_dma_get_latest_packet();
 80009ee:	f001 f903 	bl	8001bf8 <uart_dma_get_latest_packet>
 80009f2:	6078      	str	r0, [r7, #4]
		  process_raw_sensor_data(&latest_packet->data, &data);
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	3302      	adds	r3, #2
 80009f8:	4914      	ldr	r1, [pc, #80]	@ (8000a4c <main+0xd8>)
 80009fa:	4618      	mov	r0, r3
 80009fc:	f001 f95a 	bl	8001cb4 <process_raw_sensor_data>

		  // log new data

		  // orientation calculation
#ifndef CALIBRATE
		  calculate_orientation(orientation_quat);
 8000a00:	4813      	ldr	r0, [pc, #76]	@ (8000a50 <main+0xdc>)
 8000a02:	f000 fc2a 	bl	800125a <calculate_orientation>
#endif
		  // control algorithms
	  }
#ifndef CALIBRATE
	  uint32_t now = HAL_GetTick();
 8000a06:	f001 fbeb 	bl	80021e0 <HAL_GetTick>
 8000a0a:	6038      	str	r0, [r7, #0]
	  if ((now - last_send_time) >= send_interval) {
 8000a0c:	4b11      	ldr	r3, [pc, #68]	@ (8000a54 <main+0xe0>)
 8000a0e:	681b      	ldr	r3, [r3, #0]
 8000a10:	683a      	ldr	r2, [r7, #0]
 8000a12:	1ad3      	subs	r3, r2, r3
 8000a14:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000a18:	4293      	cmp	r3, r2
 8000a1a:	d3db      	bcc.n	80009d4 <main+0x60>
		  memcpy(&quat_buffer,  orientation_quat, 4 * sizeof(float));
 8000a1c:	4a0e      	ldr	r2, [pc, #56]	@ (8000a58 <main+0xe4>)
 8000a1e:	4b0c      	ldr	r3, [pc, #48]	@ (8000a50 <main+0xdc>)
 8000a20:	4614      	mov	r4, r2
 8000a22:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000a24:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		  if (CDC_Transmit_FS(quat_buffer, 4 * sizeof(float)) == USBD_OK) {
 8000a28:	2110      	movs	r1, #16
 8000a2a:	480b      	ldr	r0, [pc, #44]	@ (8000a58 <main+0xe4>)
 8000a2c:	f00c f8ea 	bl	800cc04 <CDC_Transmit_FS>
 8000a30:	4603      	mov	r3, r0
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	d1ce      	bne.n	80009d4 <main+0x60>
			  last_send_time = now;
 8000a36:	4a07      	ldr	r2, [pc, #28]	@ (8000a54 <main+0xe0>)
 8000a38:	683b      	ldr	r3, [r7, #0]
 8000a3a:	6013      	str	r3, [r2, #0]
  {
 8000a3c:	e7ca      	b.n	80009d4 <main+0x60>
 8000a3e:	bf00      	nop
 8000a40:	20000000 	.word	0x20000000
 8000a44:	20000024 	.word	0x20000024
 8000a48:	2000003c 	.word	0x2000003c
 8000a4c:	200004c4 	.word	0x200004c4
 8000a50:	200004f8 	.word	0x200004f8
 8000a54:	200004c0 	.word	0x200004c0
 8000a58:	200004b0 	.word	0x200004b0

08000a5c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	b094      	sub	sp, #80	@ 0x50
 8000a60:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a62:	f107 0320 	add.w	r3, r7, #32
 8000a66:	2230      	movs	r2, #48	@ 0x30
 8000a68:	2100      	movs	r1, #0
 8000a6a:	4618      	mov	r0, r3
 8000a6c:	f00c fd34 	bl	800d4d8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a70:	f107 030c 	add.w	r3, r7, #12
 8000a74:	2200      	movs	r2, #0
 8000a76:	601a      	str	r2, [r3, #0]
 8000a78:	605a      	str	r2, [r3, #4]
 8000a7a:	609a      	str	r2, [r3, #8]
 8000a7c:	60da      	str	r2, [r3, #12]
 8000a7e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a80:	2300      	movs	r3, #0
 8000a82:	60bb      	str	r3, [r7, #8]
 8000a84:	4b28      	ldr	r3, [pc, #160]	@ (8000b28 <SystemClock_Config+0xcc>)
 8000a86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a88:	4a27      	ldr	r2, [pc, #156]	@ (8000b28 <SystemClock_Config+0xcc>)
 8000a8a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a8e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a90:	4b25      	ldr	r3, [pc, #148]	@ (8000b28 <SystemClock_Config+0xcc>)
 8000a92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a94:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a98:	60bb      	str	r3, [r7, #8]
 8000a9a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	607b      	str	r3, [r7, #4]
 8000aa0:	4b22      	ldr	r3, [pc, #136]	@ (8000b2c <SystemClock_Config+0xd0>)
 8000aa2:	681b      	ldr	r3, [r3, #0]
 8000aa4:	4a21      	ldr	r2, [pc, #132]	@ (8000b2c <SystemClock_Config+0xd0>)
 8000aa6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000aaa:	6013      	str	r3, [r2, #0]
 8000aac:	4b1f      	ldr	r3, [pc, #124]	@ (8000b2c <SystemClock_Config+0xd0>)
 8000aae:	681b      	ldr	r3, [r3, #0]
 8000ab0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000ab4:	607b      	str	r3, [r7, #4]
 8000ab6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000ab8:	2301      	movs	r3, #1
 8000aba:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000abc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000ac0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ac2:	2302      	movs	r3, #2
 8000ac4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000ac6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000aca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 6;
 8000acc:	2306      	movs	r3, #6
 8000ace:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000ad0:	23a8      	movs	r3, #168	@ 0xa8
 8000ad2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000ad4:	2302      	movs	r3, #2
 8000ad6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000ad8:	2307      	movs	r3, #7
 8000ada:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000adc:	f107 0320 	add.w	r3, r7, #32
 8000ae0:	4618      	mov	r0, r3
 8000ae2:	f005 fce5 	bl	80064b0 <HAL_RCC_OscConfig>
 8000ae6:	4603      	mov	r3, r0
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d001      	beq.n	8000af0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000aec:	f000 fba8 	bl	8001240 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000af0:	230f      	movs	r3, #15
 8000af2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000af4:	2302      	movs	r3, #2
 8000af6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000af8:	2300      	movs	r3, #0
 8000afa:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000afc:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000b00:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000b02:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b06:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000b08:	f107 030c 	add.w	r3, r7, #12
 8000b0c:	2105      	movs	r1, #5
 8000b0e:	4618      	mov	r0, r3
 8000b10:	f005 ff46 	bl	80069a0 <HAL_RCC_ClockConfig>
 8000b14:	4603      	mov	r3, r0
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	d001      	beq.n	8000b1e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000b1a:	f000 fb91 	bl	8001240 <Error_Handler>
  }
}
 8000b1e:	bf00      	nop
 8000b20:	3750      	adds	r7, #80	@ 0x50
 8000b22:	46bd      	mov	sp, r7
 8000b24:	bd80      	pop	{r7, pc}
 8000b26:	bf00      	nop
 8000b28:	40023800 	.word	0x40023800
 8000b2c:	40007000 	.word	0x40007000

08000b30 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	b084      	sub	sp, #16
 8000b34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000b36:	463b      	mov	r3, r7
 8000b38:	2200      	movs	r2, #0
 8000b3a:	601a      	str	r2, [r3, #0]
 8000b3c:	605a      	str	r2, [r3, #4]
 8000b3e:	609a      	str	r2, [r3, #8]
 8000b40:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000b42:	4b21      	ldr	r3, [pc, #132]	@ (8000bc8 <MX_ADC1_Init+0x98>)
 8000b44:	4a21      	ldr	r2, [pc, #132]	@ (8000bcc <MX_ADC1_Init+0x9c>)
 8000b46:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000b48:	4b1f      	ldr	r3, [pc, #124]	@ (8000bc8 <MX_ADC1_Init+0x98>)
 8000b4a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000b4e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000b50:	4b1d      	ldr	r3, [pc, #116]	@ (8000bc8 <MX_ADC1_Init+0x98>)
 8000b52:	2200      	movs	r2, #0
 8000b54:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000b56:	4b1c      	ldr	r3, [pc, #112]	@ (8000bc8 <MX_ADC1_Init+0x98>)
 8000b58:	2200      	movs	r2, #0
 8000b5a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000b5c:	4b1a      	ldr	r3, [pc, #104]	@ (8000bc8 <MX_ADC1_Init+0x98>)
 8000b5e:	2200      	movs	r2, #0
 8000b60:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000b62:	4b19      	ldr	r3, [pc, #100]	@ (8000bc8 <MX_ADC1_Init+0x98>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000b6a:	4b17      	ldr	r3, [pc, #92]	@ (8000bc8 <MX_ADC1_Init+0x98>)
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000b70:	4b15      	ldr	r3, [pc, #84]	@ (8000bc8 <MX_ADC1_Init+0x98>)
 8000b72:	4a17      	ldr	r2, [pc, #92]	@ (8000bd0 <MX_ADC1_Init+0xa0>)
 8000b74:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000b76:	4b14      	ldr	r3, [pc, #80]	@ (8000bc8 <MX_ADC1_Init+0x98>)
 8000b78:	2200      	movs	r2, #0
 8000b7a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000b7c:	4b12      	ldr	r3, [pc, #72]	@ (8000bc8 <MX_ADC1_Init+0x98>)
 8000b7e:	2201      	movs	r2, #1
 8000b80:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000b82:	4b11      	ldr	r3, [pc, #68]	@ (8000bc8 <MX_ADC1_Init+0x98>)
 8000b84:	2200      	movs	r2, #0
 8000b86:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000b8a:	4b0f      	ldr	r3, [pc, #60]	@ (8000bc8 <MX_ADC1_Init+0x98>)
 8000b8c:	2201      	movs	r2, #1
 8000b8e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000b90:	480d      	ldr	r0, [pc, #52]	@ (8000bc8 <MX_ADC1_Init+0x98>)
 8000b92:	f001 fb55 	bl	8002240 <HAL_ADC_Init>
 8000b96:	4603      	mov	r3, r0
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	d001      	beq.n	8000ba0 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000b9c:	f000 fb50 	bl	8001240 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000ba4:	2301      	movs	r3, #1
 8000ba6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000ba8:	2300      	movs	r3, #0
 8000baa:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000bac:	463b      	mov	r3, r7
 8000bae:	4619      	mov	r1, r3
 8000bb0:	4805      	ldr	r0, [pc, #20]	@ (8000bc8 <MX_ADC1_Init+0x98>)
 8000bb2:	f001 fb89 	bl	80022c8 <HAL_ADC_ConfigChannel>
 8000bb6:	4603      	mov	r3, r0
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d001      	beq.n	8000bc0 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000bbc:	f000 fb40 	bl	8001240 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000bc0:	bf00      	nop
 8000bc2:	3710      	adds	r7, #16
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	bd80      	pop	{r7, pc}
 8000bc8:	20000188 	.word	0x20000188
 8000bcc:	40012000 	.word	0x40012000
 8000bd0:	0f000001 	.word	0x0f000001

08000bd4 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000bd8:	4b06      	ldr	r3, [pc, #24]	@ (8000bf4 <MX_CRC_Init+0x20>)
 8000bda:	4a07      	ldr	r2, [pc, #28]	@ (8000bf8 <MX_CRC_Init+0x24>)
 8000bdc:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000bde:	4805      	ldr	r0, [pc, #20]	@ (8000bf4 <MX_CRC_Init+0x20>)
 8000be0:	f001 fea1 	bl	8002926 <HAL_CRC_Init>
 8000be4:	4603      	mov	r3, r0
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d001      	beq.n	8000bee <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 8000bea:	f000 fb29 	bl	8001240 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000bee:	bf00      	nop
 8000bf0:	bd80      	pop	{r7, pc}
 8000bf2:	bf00      	nop
 8000bf4:	200001d0 	.word	0x200001d0
 8000bf8:	40023000 	.word	0x40023000

08000bfc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000c00:	4b12      	ldr	r3, [pc, #72]	@ (8000c4c <MX_I2C1_Init+0x50>)
 8000c02:	4a13      	ldr	r2, [pc, #76]	@ (8000c50 <MX_I2C1_Init+0x54>)
 8000c04:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000c06:	4b11      	ldr	r3, [pc, #68]	@ (8000c4c <MX_I2C1_Init+0x50>)
 8000c08:	4a12      	ldr	r2, [pc, #72]	@ (8000c54 <MX_I2C1_Init+0x58>)
 8000c0a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000c0c:	4b0f      	ldr	r3, [pc, #60]	@ (8000c4c <MX_I2C1_Init+0x50>)
 8000c0e:	2200      	movs	r2, #0
 8000c10:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 64;
 8000c12:	4b0e      	ldr	r3, [pc, #56]	@ (8000c4c <MX_I2C1_Init+0x50>)
 8000c14:	2240      	movs	r2, #64	@ 0x40
 8000c16:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000c18:	4b0c      	ldr	r3, [pc, #48]	@ (8000c4c <MX_I2C1_Init+0x50>)
 8000c1a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000c1e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000c20:	4b0a      	ldr	r3, [pc, #40]	@ (8000c4c <MX_I2C1_Init+0x50>)
 8000c22:	2200      	movs	r2, #0
 8000c24:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000c26:	4b09      	ldr	r3, [pc, #36]	@ (8000c4c <MX_I2C1_Init+0x50>)
 8000c28:	2200      	movs	r2, #0
 8000c2a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000c2c:	4b07      	ldr	r3, [pc, #28]	@ (8000c4c <MX_I2C1_Init+0x50>)
 8000c2e:	2200      	movs	r2, #0
 8000c30:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000c32:	4b06      	ldr	r3, [pc, #24]	@ (8000c4c <MX_I2C1_Init+0x50>)
 8000c34:	2200      	movs	r2, #0
 8000c36:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000c38:	4804      	ldr	r0, [pc, #16]	@ (8000c4c <MX_I2C1_Init+0x50>)
 8000c3a:	f002 fcad 	bl	8003598 <HAL_I2C_Init>
 8000c3e:	4603      	mov	r3, r0
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d001      	beq.n	8000c48 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000c44:	f000 fafc 	bl	8001240 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000c48:	bf00      	nop
 8000c4a:	bd80      	pop	{r7, pc}
 8000c4c:	200001d8 	.word	0x200001d8
 8000c50:	40005400 	.word	0x40005400
 8000c54:	000186a0 	.word	0x000186a0

08000c58 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000c5c:	4b12      	ldr	r3, [pc, #72]	@ (8000ca8 <MX_I2C2_Init+0x50>)
 8000c5e:	4a13      	ldr	r2, [pc, #76]	@ (8000cac <MX_I2C2_Init+0x54>)
 8000c60:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8000c62:	4b11      	ldr	r3, [pc, #68]	@ (8000ca8 <MX_I2C2_Init+0x50>)
 8000c64:	4a12      	ldr	r2, [pc, #72]	@ (8000cb0 <MX_I2C2_Init+0x58>)
 8000c66:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000c68:	4b0f      	ldr	r3, [pc, #60]	@ (8000ca8 <MX_I2C2_Init+0x50>)
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8000c6e:	4b0e      	ldr	r3, [pc, #56]	@ (8000ca8 <MX_I2C2_Init+0x50>)
 8000c70:	2200      	movs	r2, #0
 8000c72:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000c74:	4b0c      	ldr	r3, [pc, #48]	@ (8000ca8 <MX_I2C2_Init+0x50>)
 8000c76:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000c7a:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000c7c:	4b0a      	ldr	r3, [pc, #40]	@ (8000ca8 <MX_I2C2_Init+0x50>)
 8000c7e:	2200      	movs	r2, #0
 8000c80:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8000c82:	4b09      	ldr	r3, [pc, #36]	@ (8000ca8 <MX_I2C2_Init+0x50>)
 8000c84:	2200      	movs	r2, #0
 8000c86:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000c88:	4b07      	ldr	r3, [pc, #28]	@ (8000ca8 <MX_I2C2_Init+0x50>)
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000c8e:	4b06      	ldr	r3, [pc, #24]	@ (8000ca8 <MX_I2C2_Init+0x50>)
 8000c90:	2200      	movs	r2, #0
 8000c92:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000c94:	4804      	ldr	r0, [pc, #16]	@ (8000ca8 <MX_I2C2_Init+0x50>)
 8000c96:	f002 fc7f 	bl	8003598 <HAL_I2C_Init>
 8000c9a:	4603      	mov	r3, r0
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	d001      	beq.n	8000ca4 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8000ca0:	f000 face 	bl	8001240 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000ca4:	bf00      	nop
 8000ca6:	bd80      	pop	{r7, pc}
 8000ca8:	2000022c 	.word	0x2000022c
 8000cac:	40005800 	.word	0x40005800
 8000cb0:	000186a0 	.word	0x000186a0

08000cb4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000cb8:	4b17      	ldr	r3, [pc, #92]	@ (8000d18 <MX_SPI1_Init+0x64>)
 8000cba:	4a18      	ldr	r2, [pc, #96]	@ (8000d1c <MX_SPI1_Init+0x68>)
 8000cbc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000cbe:	4b16      	ldr	r3, [pc, #88]	@ (8000d18 <MX_SPI1_Init+0x64>)
 8000cc0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000cc4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000cc6:	4b14      	ldr	r3, [pc, #80]	@ (8000d18 <MX_SPI1_Init+0x64>)
 8000cc8:	2200      	movs	r2, #0
 8000cca:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000ccc:	4b12      	ldr	r3, [pc, #72]	@ (8000d18 <MX_SPI1_Init+0x64>)
 8000cce:	2200      	movs	r2, #0
 8000cd0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000cd2:	4b11      	ldr	r3, [pc, #68]	@ (8000d18 <MX_SPI1_Init+0x64>)
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000cd8:	4b0f      	ldr	r3, [pc, #60]	@ (8000d18 <MX_SPI1_Init+0x64>)
 8000cda:	2200      	movs	r2, #0
 8000cdc:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000cde:	4b0e      	ldr	r3, [pc, #56]	@ (8000d18 <MX_SPI1_Init+0x64>)
 8000ce0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000ce4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000ce6:	4b0c      	ldr	r3, [pc, #48]	@ (8000d18 <MX_SPI1_Init+0x64>)
 8000ce8:	2200      	movs	r2, #0
 8000cea:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000cec:	4b0a      	ldr	r3, [pc, #40]	@ (8000d18 <MX_SPI1_Init+0x64>)
 8000cee:	2200      	movs	r2, #0
 8000cf0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000cf2:	4b09      	ldr	r3, [pc, #36]	@ (8000d18 <MX_SPI1_Init+0x64>)
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000cf8:	4b07      	ldr	r3, [pc, #28]	@ (8000d18 <MX_SPI1_Init+0x64>)
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000cfe:	4b06      	ldr	r3, [pc, #24]	@ (8000d18 <MX_SPI1_Init+0x64>)
 8000d00:	220a      	movs	r2, #10
 8000d02:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000d04:	4804      	ldr	r0, [pc, #16]	@ (8000d18 <MX_SPI1_Init+0x64>)
 8000d06:	f006 f82b 	bl	8006d60 <HAL_SPI_Init>
 8000d0a:	4603      	mov	r3, r0
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	d001      	beq.n	8000d14 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000d10:	f000 fa96 	bl	8001240 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000d14:	bf00      	nop
 8000d16:	bd80      	pop	{r7, pc}
 8000d18:	20000280 	.word	0x20000280
 8000d1c:	40013000 	.word	0x40013000

08000d20 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000d24:	4b17      	ldr	r3, [pc, #92]	@ (8000d84 <MX_SPI2_Init+0x64>)
 8000d26:	4a18      	ldr	r2, [pc, #96]	@ (8000d88 <MX_SPI2_Init+0x68>)
 8000d28:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000d2a:	4b16      	ldr	r3, [pc, #88]	@ (8000d84 <MX_SPI2_Init+0x64>)
 8000d2c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000d30:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000d32:	4b14      	ldr	r3, [pc, #80]	@ (8000d84 <MX_SPI2_Init+0x64>)
 8000d34:	2200      	movs	r2, #0
 8000d36:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000d38:	4b12      	ldr	r3, [pc, #72]	@ (8000d84 <MX_SPI2_Init+0x64>)
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000d3e:	4b11      	ldr	r3, [pc, #68]	@ (8000d84 <MX_SPI2_Init+0x64>)
 8000d40:	2200      	movs	r2, #0
 8000d42:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000d44:	4b0f      	ldr	r3, [pc, #60]	@ (8000d84 <MX_SPI2_Init+0x64>)
 8000d46:	2200      	movs	r2, #0
 8000d48:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000d4a:	4b0e      	ldr	r3, [pc, #56]	@ (8000d84 <MX_SPI2_Init+0x64>)
 8000d4c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000d50:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000d52:	4b0c      	ldr	r3, [pc, #48]	@ (8000d84 <MX_SPI2_Init+0x64>)
 8000d54:	2200      	movs	r2, #0
 8000d56:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000d58:	4b0a      	ldr	r3, [pc, #40]	@ (8000d84 <MX_SPI2_Init+0x64>)
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000d5e:	4b09      	ldr	r3, [pc, #36]	@ (8000d84 <MX_SPI2_Init+0x64>)
 8000d60:	2200      	movs	r2, #0
 8000d62:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000d64:	4b07      	ldr	r3, [pc, #28]	@ (8000d84 <MX_SPI2_Init+0x64>)
 8000d66:	2200      	movs	r2, #0
 8000d68:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8000d6a:	4b06      	ldr	r3, [pc, #24]	@ (8000d84 <MX_SPI2_Init+0x64>)
 8000d6c:	220a      	movs	r2, #10
 8000d6e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000d70:	4804      	ldr	r0, [pc, #16]	@ (8000d84 <MX_SPI2_Init+0x64>)
 8000d72:	f005 fff5 	bl	8006d60 <HAL_SPI_Init>
 8000d76:	4603      	mov	r3, r0
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d001      	beq.n	8000d80 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8000d7c:	f000 fa60 	bl	8001240 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000d80:	bf00      	nop
 8000d82:	bd80      	pop	{r7, pc}
 8000d84:	200002d8 	.word	0x200002d8
 8000d88:	40003800 	.word	0x40003800

08000d8c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b096      	sub	sp, #88	@ 0x58
 8000d90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d92:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000d96:	2200      	movs	r2, #0
 8000d98:	601a      	str	r2, [r3, #0]
 8000d9a:	605a      	str	r2, [r3, #4]
 8000d9c:	609a      	str	r2, [r3, #8]
 8000d9e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000da0:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000da4:	2200      	movs	r2, #0
 8000da6:	601a      	str	r2, [r3, #0]
 8000da8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000daa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000dae:	2200      	movs	r2, #0
 8000db0:	601a      	str	r2, [r3, #0]
 8000db2:	605a      	str	r2, [r3, #4]
 8000db4:	609a      	str	r2, [r3, #8]
 8000db6:	60da      	str	r2, [r3, #12]
 8000db8:	611a      	str	r2, [r3, #16]
 8000dba:	615a      	str	r2, [r3, #20]
 8000dbc:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000dbe:	1d3b      	adds	r3, r7, #4
 8000dc0:	2220      	movs	r2, #32
 8000dc2:	2100      	movs	r1, #0
 8000dc4:	4618      	mov	r0, r3
 8000dc6:	f00c fb87 	bl	800d4d8 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000dca:	4b44      	ldr	r3, [pc, #272]	@ (8000edc <MX_TIM1_Init+0x150>)
 8000dcc:	4a44      	ldr	r2, [pc, #272]	@ (8000ee0 <MX_TIM1_Init+0x154>)
 8000dce:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 84-1;
 8000dd0:	4b42      	ldr	r3, [pc, #264]	@ (8000edc <MX_TIM1_Init+0x150>)
 8000dd2:	2253      	movs	r2, #83	@ 0x53
 8000dd4:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000dd6:	4b41      	ldr	r3, [pc, #260]	@ (8000edc <MX_TIM1_Init+0x150>)
 8000dd8:	2200      	movs	r2, #0
 8000dda:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 20000-1;
 8000ddc:	4b3f      	ldr	r3, [pc, #252]	@ (8000edc <MX_TIM1_Init+0x150>)
 8000dde:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8000de2:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000de4:	4b3d      	ldr	r3, [pc, #244]	@ (8000edc <MX_TIM1_Init+0x150>)
 8000de6:	2200      	movs	r2, #0
 8000de8:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000dea:	4b3c      	ldr	r3, [pc, #240]	@ (8000edc <MX_TIM1_Init+0x150>)
 8000dec:	2200      	movs	r2, #0
 8000dee:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000df0:	4b3a      	ldr	r3, [pc, #232]	@ (8000edc <MX_TIM1_Init+0x150>)
 8000df2:	2200      	movs	r2, #0
 8000df4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000df6:	4839      	ldr	r0, [pc, #228]	@ (8000edc <MX_TIM1_Init+0x150>)
 8000df8:	f006 f83b 	bl	8006e72 <HAL_TIM_Base_Init>
 8000dfc:	4603      	mov	r3, r0
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d001      	beq.n	8000e06 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8000e02:	f000 fa1d 	bl	8001240 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000e06:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e0a:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000e0c:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000e10:	4619      	mov	r1, r3
 8000e12:	4832      	ldr	r0, [pc, #200]	@ (8000edc <MX_TIM1_Init+0x150>)
 8000e14:	f006 fb50 	bl	80074b8 <HAL_TIM_ConfigClockSource>
 8000e18:	4603      	mov	r3, r0
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d001      	beq.n	8000e22 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8000e1e:	f000 fa0f 	bl	8001240 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000e22:	482e      	ldr	r0, [pc, #184]	@ (8000edc <MX_TIM1_Init+0x150>)
 8000e24:	f006 f874 	bl	8006f10 <HAL_TIM_PWM_Init>
 8000e28:	4603      	mov	r3, r0
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d001      	beq.n	8000e32 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8000e2e:	f000 fa07 	bl	8001240 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e32:	2300      	movs	r3, #0
 8000e34:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e36:	2300      	movs	r3, #0
 8000e38:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000e3a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000e3e:	4619      	mov	r1, r3
 8000e40:	4826      	ldr	r0, [pc, #152]	@ (8000edc <MX_TIM1_Init+0x150>)
 8000e42:	f006 ff45 	bl	8007cd0 <HAL_TIMEx_MasterConfigSynchronization>
 8000e46:	4603      	mov	r3, r0
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d001      	beq.n	8000e50 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8000e4c:	f000 f9f8 	bl	8001240 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000e50:	2360      	movs	r3, #96	@ 0x60
 8000e52:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8000e54:	2300      	movs	r3, #0
 8000e56:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000e58:	2300      	movs	r3, #0
 8000e5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000e60:	2300      	movs	r3, #0
 8000e62:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000e64:	2300      	movs	r3, #0
 8000e66:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000e68:	2300      	movs	r3, #0
 8000e6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000e6c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e70:	2200      	movs	r2, #0
 8000e72:	4619      	mov	r1, r3
 8000e74:	4819      	ldr	r0, [pc, #100]	@ (8000edc <MX_TIM1_Init+0x150>)
 8000e76:	f006 fa5d 	bl	8007334 <HAL_TIM_PWM_ConfigChannel>
 8000e7a:	4603      	mov	r3, r0
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d001      	beq.n	8000e84 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8000e80:	f000 f9de 	bl	8001240 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000e84:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e88:	2208      	movs	r2, #8
 8000e8a:	4619      	mov	r1, r3
 8000e8c:	4813      	ldr	r0, [pc, #76]	@ (8000edc <MX_TIM1_Init+0x150>)
 8000e8e:	f006 fa51 	bl	8007334 <HAL_TIM_PWM_ConfigChannel>
 8000e92:	4603      	mov	r3, r0
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d001      	beq.n	8000e9c <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8000e98:	f000 f9d2 	bl	8001240 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000e9c:	2300      	movs	r3, #0
 8000e9e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000ea8:	2300      	movs	r3, #0
 8000eaa:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000eac:	2300      	movs	r3, #0
 8000eae:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000eb0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000eb4:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000eba:	1d3b      	adds	r3, r7, #4
 8000ebc:	4619      	mov	r1, r3
 8000ebe:	4807      	ldr	r0, [pc, #28]	@ (8000edc <MX_TIM1_Init+0x150>)
 8000ec0:	f006 ff82 	bl	8007dc8 <HAL_TIMEx_ConfigBreakDeadTime>
 8000ec4:	4603      	mov	r3, r0
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d001      	beq.n	8000ece <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 8000eca:	f000 f9b9 	bl	8001240 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000ece:	4803      	ldr	r0, [pc, #12]	@ (8000edc <MX_TIM1_Init+0x150>)
 8000ed0:	f000 fbb2 	bl	8001638 <HAL_TIM_MspPostInit>

}
 8000ed4:	bf00      	nop
 8000ed6:	3758      	adds	r7, #88	@ 0x58
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	bd80      	pop	{r7, pc}
 8000edc:	20000330 	.word	0x20000330
 8000ee0:	40010000 	.word	0x40010000

08000ee4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b08e      	sub	sp, #56	@ 0x38
 8000ee8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000eea:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000eee:	2200      	movs	r2, #0
 8000ef0:	601a      	str	r2, [r3, #0]
 8000ef2:	605a      	str	r2, [r3, #4]
 8000ef4:	609a      	str	r2, [r3, #8]
 8000ef6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ef8:	f107 0320 	add.w	r3, r7, #32
 8000efc:	2200      	movs	r2, #0
 8000efe:	601a      	str	r2, [r3, #0]
 8000f00:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000f02:	1d3b      	adds	r3, r7, #4
 8000f04:	2200      	movs	r2, #0
 8000f06:	601a      	str	r2, [r3, #0]
 8000f08:	605a      	str	r2, [r3, #4]
 8000f0a:	609a      	str	r2, [r3, #8]
 8000f0c:	60da      	str	r2, [r3, #12]
 8000f0e:	611a      	str	r2, [r3, #16]
 8000f10:	615a      	str	r2, [r3, #20]
 8000f12:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000f14:	4b37      	ldr	r3, [pc, #220]	@ (8000ff4 <MX_TIM2_Init+0x110>)
 8000f16:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000f1a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000f1c:	4b35      	ldr	r3, [pc, #212]	@ (8000ff4 <MX_TIM2_Init+0x110>)
 8000f1e:	2200      	movs	r2, #0
 8000f20:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f22:	4b34      	ldr	r3, [pc, #208]	@ (8000ff4 <MX_TIM2_Init+0x110>)
 8000f24:	2200      	movs	r2, #0
 8000f26:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 255;
 8000f28:	4b32      	ldr	r3, [pc, #200]	@ (8000ff4 <MX_TIM2_Init+0x110>)
 8000f2a:	22ff      	movs	r2, #255	@ 0xff
 8000f2c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f2e:	4b31      	ldr	r3, [pc, #196]	@ (8000ff4 <MX_TIM2_Init+0x110>)
 8000f30:	2200      	movs	r2, #0
 8000f32:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000f34:	4b2f      	ldr	r3, [pc, #188]	@ (8000ff4 <MX_TIM2_Init+0x110>)
 8000f36:	2280      	movs	r2, #128	@ 0x80
 8000f38:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000f3a:	482e      	ldr	r0, [pc, #184]	@ (8000ff4 <MX_TIM2_Init+0x110>)
 8000f3c:	f005 ff99 	bl	8006e72 <HAL_TIM_Base_Init>
 8000f40:	4603      	mov	r3, r0
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d001      	beq.n	8000f4a <MX_TIM2_Init+0x66>
  {
    Error_Handler();
 8000f46:	f000 f97b 	bl	8001240 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000f4a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f4e:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000f50:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000f54:	4619      	mov	r1, r3
 8000f56:	4827      	ldr	r0, [pc, #156]	@ (8000ff4 <MX_TIM2_Init+0x110>)
 8000f58:	f006 faae 	bl	80074b8 <HAL_TIM_ConfigClockSource>
 8000f5c:	4603      	mov	r3, r0
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d001      	beq.n	8000f66 <MX_TIM2_Init+0x82>
  {
    Error_Handler();
 8000f62:	f000 f96d 	bl	8001240 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000f66:	4823      	ldr	r0, [pc, #140]	@ (8000ff4 <MX_TIM2_Init+0x110>)
 8000f68:	f005 ffd2 	bl	8006f10 <HAL_TIM_PWM_Init>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d001      	beq.n	8000f76 <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 8000f72:	f000 f965 	bl	8001240 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f76:	2300      	movs	r3, #0
 8000f78:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000f7e:	f107 0320 	add.w	r3, r7, #32
 8000f82:	4619      	mov	r1, r3
 8000f84:	481b      	ldr	r0, [pc, #108]	@ (8000ff4 <MX_TIM2_Init+0x110>)
 8000f86:	f006 fea3 	bl	8007cd0 <HAL_TIMEx_MasterConfigSynchronization>
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d001      	beq.n	8000f94 <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 8000f90:	f000 f956 	bl	8001240 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000f94:	2360      	movs	r3, #96	@ 0x60
 8000f96:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000f98:	2300      	movs	r3, #0
 8000f9a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000fa4:	1d3b      	adds	r3, r7, #4
 8000fa6:	2204      	movs	r2, #4
 8000fa8:	4619      	mov	r1, r3
 8000faa:	4812      	ldr	r0, [pc, #72]	@ (8000ff4 <MX_TIM2_Init+0x110>)
 8000fac:	f006 f9c2 	bl	8007334 <HAL_TIM_PWM_ConfigChannel>
 8000fb0:	4603      	mov	r3, r0
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d001      	beq.n	8000fba <MX_TIM2_Init+0xd6>
  {
    Error_Handler();
 8000fb6:	f000 f943 	bl	8001240 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000fba:	1d3b      	adds	r3, r7, #4
 8000fbc:	2208      	movs	r2, #8
 8000fbe:	4619      	mov	r1, r3
 8000fc0:	480c      	ldr	r0, [pc, #48]	@ (8000ff4 <MX_TIM2_Init+0x110>)
 8000fc2:	f006 f9b7 	bl	8007334 <HAL_TIM_PWM_ConfigChannel>
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d001      	beq.n	8000fd0 <MX_TIM2_Init+0xec>
  {
    Error_Handler();
 8000fcc:	f000 f938 	bl	8001240 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000fd0:	1d3b      	adds	r3, r7, #4
 8000fd2:	220c      	movs	r2, #12
 8000fd4:	4619      	mov	r1, r3
 8000fd6:	4807      	ldr	r0, [pc, #28]	@ (8000ff4 <MX_TIM2_Init+0x110>)
 8000fd8:	f006 f9ac 	bl	8007334 <HAL_TIM_PWM_ConfigChannel>
 8000fdc:	4603      	mov	r3, r0
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d001      	beq.n	8000fe6 <MX_TIM2_Init+0x102>
  {
    Error_Handler();
 8000fe2:	f000 f92d 	bl	8001240 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000fe6:	4803      	ldr	r0, [pc, #12]	@ (8000ff4 <MX_TIM2_Init+0x110>)
 8000fe8:	f000 fb26 	bl	8001638 <HAL_TIM_MspPostInit>

}
 8000fec:	bf00      	nop
 8000fee:	3738      	adds	r7, #56	@ 0x38
 8000ff0:	46bd      	mov	sp, r7
 8000ff2:	bd80      	pop	{r7, pc}
 8000ff4:	20000378 	.word	0x20000378

08000ff8 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b082      	sub	sp, #8
 8000ffc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ffe:	463b      	mov	r3, r7
 8001000:	2200      	movs	r2, #0
 8001002:	601a      	str	r2, [r3, #0]
 8001004:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8001006:	4b15      	ldr	r3, [pc, #84]	@ (800105c <MX_TIM7_Init+0x64>)
 8001008:	4a15      	ldr	r2, [pc, #84]	@ (8001060 <MX_TIM7_Init+0x68>)
 800100a:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 84-1;
 800100c:	4b13      	ldr	r3, [pc, #76]	@ (800105c <MX_TIM7_Init+0x64>)
 800100e:	2253      	movs	r2, #83	@ 0x53
 8001010:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001012:	4b12      	ldr	r3, [pc, #72]	@ (800105c <MX_TIM7_Init+0x64>)
 8001014:	2200      	movs	r2, #0
 8001016:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 50000-1;
 8001018:	4b10      	ldr	r3, [pc, #64]	@ (800105c <MX_TIM7_Init+0x64>)
 800101a:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 800101e:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001020:	4b0e      	ldr	r3, [pc, #56]	@ (800105c <MX_TIM7_Init+0x64>)
 8001022:	2200      	movs	r2, #0
 8001024:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8001026:	480d      	ldr	r0, [pc, #52]	@ (800105c <MX_TIM7_Init+0x64>)
 8001028:	f005 ff23 	bl	8006e72 <HAL_TIM_Base_Init>
 800102c:	4603      	mov	r3, r0
 800102e:	2b00      	cmp	r3, #0
 8001030:	d001      	beq.n	8001036 <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 8001032:	f000 f905 	bl	8001240 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001036:	2300      	movs	r3, #0
 8001038:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800103a:	2300      	movs	r3, #0
 800103c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800103e:	463b      	mov	r3, r7
 8001040:	4619      	mov	r1, r3
 8001042:	4806      	ldr	r0, [pc, #24]	@ (800105c <MX_TIM7_Init+0x64>)
 8001044:	f006 fe44 	bl	8007cd0 <HAL_TIMEx_MasterConfigSynchronization>
 8001048:	4603      	mov	r3, r0
 800104a:	2b00      	cmp	r3, #0
 800104c:	d001      	beq.n	8001052 <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 800104e:	f000 f8f7 	bl	8001240 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8001052:	bf00      	nop
 8001054:	3708      	adds	r7, #8
 8001056:	46bd      	mov	sp, r7
 8001058:	bd80      	pop	{r7, pc}
 800105a:	bf00      	nop
 800105c:	200003c0 	.word	0x200003c0
 8001060:	40001400 	.word	0x40001400

08001064 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001068:	4b11      	ldr	r3, [pc, #68]	@ (80010b0 <MX_USART1_UART_Init+0x4c>)
 800106a:	4a12      	ldr	r2, [pc, #72]	@ (80010b4 <MX_USART1_UART_Init+0x50>)
 800106c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800106e:	4b10      	ldr	r3, [pc, #64]	@ (80010b0 <MX_USART1_UART_Init+0x4c>)
 8001070:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001074:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001076:	4b0e      	ldr	r3, [pc, #56]	@ (80010b0 <MX_USART1_UART_Init+0x4c>)
 8001078:	2200      	movs	r2, #0
 800107a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800107c:	4b0c      	ldr	r3, [pc, #48]	@ (80010b0 <MX_USART1_UART_Init+0x4c>)
 800107e:	2200      	movs	r2, #0
 8001080:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001082:	4b0b      	ldr	r3, [pc, #44]	@ (80010b0 <MX_USART1_UART_Init+0x4c>)
 8001084:	2200      	movs	r2, #0
 8001086:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001088:	4b09      	ldr	r3, [pc, #36]	@ (80010b0 <MX_USART1_UART_Init+0x4c>)
 800108a:	220c      	movs	r2, #12
 800108c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800108e:	4b08      	ldr	r3, [pc, #32]	@ (80010b0 <MX_USART1_UART_Init+0x4c>)
 8001090:	2200      	movs	r2, #0
 8001092:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001094:	4b06      	ldr	r3, [pc, #24]	@ (80010b0 <MX_USART1_UART_Init+0x4c>)
 8001096:	2200      	movs	r2, #0
 8001098:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800109a:	4805      	ldr	r0, [pc, #20]	@ (80010b0 <MX_USART1_UART_Init+0x4c>)
 800109c:	f006 fefa 	bl	8007e94 <HAL_UART_Init>
 80010a0:	4603      	mov	r3, r0
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d001      	beq.n	80010aa <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80010a6:	f000 f8cb 	bl	8001240 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80010aa:	bf00      	nop
 80010ac:	bd80      	pop	{r7, pc}
 80010ae:	bf00      	nop
 80010b0:	20000408 	.word	0x20000408
 80010b4:	40011000 	.word	0x40011000

080010b8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b082      	sub	sp, #8
 80010bc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80010be:	2300      	movs	r3, #0
 80010c0:	607b      	str	r3, [r7, #4]
 80010c2:	4b0c      	ldr	r3, [pc, #48]	@ (80010f4 <MX_DMA_Init+0x3c>)
 80010c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010c6:	4a0b      	ldr	r2, [pc, #44]	@ (80010f4 <MX_DMA_Init+0x3c>)
 80010c8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80010cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80010ce:	4b09      	ldr	r3, [pc, #36]	@ (80010f4 <MX_DMA_Init+0x3c>)
 80010d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010d2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80010d6:	607b      	str	r3, [r7, #4]
 80010d8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 80010da:	2200      	movs	r2, #0
 80010dc:	2100      	movs	r1, #0
 80010de:	203a      	movs	r0, #58	@ 0x3a
 80010e0:	f001 fbeb 	bl	80028ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80010e4:	203a      	movs	r0, #58	@ 0x3a
 80010e6:	f001 fc04 	bl	80028f2 <HAL_NVIC_EnableIRQ>

}
 80010ea:	bf00      	nop
 80010ec:	3708      	adds	r7, #8
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bd80      	pop	{r7, pc}
 80010f2:	bf00      	nop
 80010f4:	40023800 	.word	0x40023800

080010f8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b08a      	sub	sp, #40	@ 0x28
 80010fc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010fe:	f107 0314 	add.w	r3, r7, #20
 8001102:	2200      	movs	r2, #0
 8001104:	601a      	str	r2, [r3, #0]
 8001106:	605a      	str	r2, [r3, #4]
 8001108:	609a      	str	r2, [r3, #8]
 800110a:	60da      	str	r2, [r3, #12]
 800110c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800110e:	2300      	movs	r3, #0
 8001110:	613b      	str	r3, [r7, #16]
 8001112:	4b47      	ldr	r3, [pc, #284]	@ (8001230 <MX_GPIO_Init+0x138>)
 8001114:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001116:	4a46      	ldr	r2, [pc, #280]	@ (8001230 <MX_GPIO_Init+0x138>)
 8001118:	f043 0304 	orr.w	r3, r3, #4
 800111c:	6313      	str	r3, [r2, #48]	@ 0x30
 800111e:	4b44      	ldr	r3, [pc, #272]	@ (8001230 <MX_GPIO_Init+0x138>)
 8001120:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001122:	f003 0304 	and.w	r3, r3, #4
 8001126:	613b      	str	r3, [r7, #16]
 8001128:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800112a:	2300      	movs	r3, #0
 800112c:	60fb      	str	r3, [r7, #12]
 800112e:	4b40      	ldr	r3, [pc, #256]	@ (8001230 <MX_GPIO_Init+0x138>)
 8001130:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001132:	4a3f      	ldr	r2, [pc, #252]	@ (8001230 <MX_GPIO_Init+0x138>)
 8001134:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001138:	6313      	str	r3, [r2, #48]	@ 0x30
 800113a:	4b3d      	ldr	r3, [pc, #244]	@ (8001230 <MX_GPIO_Init+0x138>)
 800113c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800113e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001142:	60fb      	str	r3, [r7, #12]
 8001144:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001146:	2300      	movs	r3, #0
 8001148:	60bb      	str	r3, [r7, #8]
 800114a:	4b39      	ldr	r3, [pc, #228]	@ (8001230 <MX_GPIO_Init+0x138>)
 800114c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800114e:	4a38      	ldr	r2, [pc, #224]	@ (8001230 <MX_GPIO_Init+0x138>)
 8001150:	f043 0301 	orr.w	r3, r3, #1
 8001154:	6313      	str	r3, [r2, #48]	@ 0x30
 8001156:	4b36      	ldr	r3, [pc, #216]	@ (8001230 <MX_GPIO_Init+0x138>)
 8001158:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800115a:	f003 0301 	and.w	r3, r3, #1
 800115e:	60bb      	str	r3, [r7, #8]
 8001160:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001162:	2300      	movs	r3, #0
 8001164:	607b      	str	r3, [r7, #4]
 8001166:	4b32      	ldr	r3, [pc, #200]	@ (8001230 <MX_GPIO_Init+0x138>)
 8001168:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800116a:	4a31      	ldr	r2, [pc, #196]	@ (8001230 <MX_GPIO_Init+0x138>)
 800116c:	f043 0302 	orr.w	r3, r3, #2
 8001170:	6313      	str	r3, [r2, #48]	@ 0x30
 8001172:	4b2f      	ldr	r3, [pc, #188]	@ (8001230 <MX_GPIO_Init+0x138>)
 8001174:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001176:	f003 0302 	and.w	r3, r3, #2
 800117a:	607b      	str	r3, [r7, #4]
 800117c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GENERAL_LED_Pin|PYRO_1_Pin|PYRO_2_Pin|PYRO_3_Pin
 800117e:	2200      	movs	r2, #0
 8001180:	f242 4125 	movw	r1, #9253	@ 0x2425
 8001184:	482b      	ldr	r0, [pc, #172]	@ (8001234 <MX_GPIO_Init+0x13c>)
 8001186:	f002 f9ed 	bl	8003564 <HAL_GPIO_WritePin>
                          |ERROR_LED_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CSB_GPIO_Port, SPI1_CSB_Pin, GPIO_PIN_RESET);
 800118a:	2200      	movs	r2, #0
 800118c:	2110      	movs	r1, #16
 800118e:	482a      	ldr	r0, [pc, #168]	@ (8001238 <MX_GPIO_Init+0x140>)
 8001190:	f002 f9e8 	bl	8003564 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, PYRO_4_Pin|SPI2_CSB_Pin, GPIO_PIN_RESET);
 8001194:	2200      	movs	r2, #0
 8001196:	f241 0102 	movw	r1, #4098	@ 0x1002
 800119a:	4828      	ldr	r0, [pc, #160]	@ (800123c <MX_GPIO_Init+0x144>)
 800119c:	f002 f9e2 	bl	8003564 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : GENERAL_LED_Pin PYRO_1_Pin PYRO_2_Pin PYRO_3_Pin
                           ERROR_LED_Pin */
  GPIO_InitStruct.Pin = GENERAL_LED_Pin|PYRO_1_Pin|PYRO_2_Pin|PYRO_3_Pin
 80011a0:	f242 4325 	movw	r3, #9253	@ 0x2425
 80011a4:	617b      	str	r3, [r7, #20]
                          |ERROR_LED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011a6:	2301      	movs	r3, #1
 80011a8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011aa:	2300      	movs	r3, #0
 80011ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011ae:	2300      	movs	r3, #0
 80011b0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011b2:	f107 0314 	add.w	r3, r7, #20
 80011b6:	4619      	mov	r1, r3
 80011b8:	481e      	ldr	r0, [pc, #120]	@ (8001234 <MX_GPIO_Init+0x13c>)
 80011ba:	f002 f81f 	bl	80031fc <HAL_GPIO_Init>

  /*Configure GPIO pins : PYRO_1_SENSE_Pin PYRO_2_SENSE_Pin SD_DETECT_Pin */
  GPIO_InitStruct.Pin = PYRO_1_SENSE_Pin|PYRO_2_SENSE_Pin|SD_DETECT_Pin;
 80011be:	231a      	movs	r3, #26
 80011c0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011c2:	2300      	movs	r3, #0
 80011c4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011c6:	2300      	movs	r3, #0
 80011c8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011ca:	f107 0314 	add.w	r3, r7, #20
 80011ce:	4619      	mov	r1, r3
 80011d0:	4818      	ldr	r0, [pc, #96]	@ (8001234 <MX_GPIO_Init+0x13c>)
 80011d2:	f002 f813 	bl	80031fc <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI1_CSB_Pin */
  GPIO_InitStruct.Pin = SPI1_CSB_Pin;
 80011d6:	2310      	movs	r3, #16
 80011d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80011da:	2311      	movs	r3, #17
 80011dc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011de:	2300      	movs	r3, #0
 80011e0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011e2:	2300      	movs	r3, #0
 80011e4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI1_CSB_GPIO_Port, &GPIO_InitStruct);
 80011e6:	f107 0314 	add.w	r3, r7, #20
 80011ea:	4619      	mov	r1, r3
 80011ec:	4812      	ldr	r0, [pc, #72]	@ (8001238 <MX_GPIO_Init+0x140>)
 80011ee:	f002 f805 	bl	80031fc <HAL_GPIO_Init>

  /*Configure GPIO pins : PYRO_3_SENSE_Pin PYRO_4_SENSE_Pin */
  GPIO_InitStruct.Pin = PYRO_3_SENSE_Pin|PYRO_4_SENSE_Pin;
 80011f2:	2305      	movs	r3, #5
 80011f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011f6:	2300      	movs	r3, #0
 80011f8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011fa:	2300      	movs	r3, #0
 80011fc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011fe:	f107 0314 	add.w	r3, r7, #20
 8001202:	4619      	mov	r1, r3
 8001204:	480d      	ldr	r0, [pc, #52]	@ (800123c <MX_GPIO_Init+0x144>)
 8001206:	f001 fff9 	bl	80031fc <HAL_GPIO_Init>

  /*Configure GPIO pins : PYRO_4_Pin SPI2_CSB_Pin */
  GPIO_InitStruct.Pin = PYRO_4_Pin|SPI2_CSB_Pin;
 800120a:	f241 0302 	movw	r3, #4098	@ 0x1002
 800120e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001210:	2301      	movs	r3, #1
 8001212:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001214:	2300      	movs	r3, #0
 8001216:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001218:	2300      	movs	r3, #0
 800121a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800121c:	f107 0314 	add.w	r3, r7, #20
 8001220:	4619      	mov	r1, r3
 8001222:	4806      	ldr	r0, [pc, #24]	@ (800123c <MX_GPIO_Init+0x144>)
 8001224:	f001 ffea 	bl	80031fc <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8001228:	bf00      	nop
 800122a:	3728      	adds	r7, #40	@ 0x28
 800122c:	46bd      	mov	sp, r7
 800122e:	bd80      	pop	{r7, pc}
 8001230:	40023800 	.word	0x40023800
 8001234:	40020800 	.word	0x40020800
 8001238:	40020000 	.word	0x40020000
 800123c:	40020400 	.word	0x40020400

08001240 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001240:	b480      	push	{r7}
 8001242:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001244:	b672      	cpsid	i
}
 8001246:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001248:	bf00      	nop
 800124a:	e7fd      	b.n	8001248 <Error_Handler+0x8>

0800124c <initialize_orientation>:
float current_time;
float dt;

float orientation_freq;

void initialize_orientation() {
 800124c:	b480      	push	{r7}
 800124e:	af00      	add	r7, sp, #0

}
 8001250:	bf00      	nop
 8001252:	46bd      	mov	sp, r7
 8001254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001258:	4770      	bx	lr

0800125a <calculate_orientation>:

void calculate_orientation(float* quaternion) {
 800125a:	b480      	push	{r7}
 800125c:	b083      	sub	sp, #12
 800125e:	af00      	add	r7, sp, #0
 8001260:	6078      	str	r0, [r7, #4]

}
 8001262:	bf00      	nop
 8001264:	370c      	adds	r7, #12
 8001266:	46bd      	mov	sp, r7
 8001268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126c:	4770      	bx	lr
	...

08001270 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001270:	b480      	push	{r7}
 8001272:	b083      	sub	sp, #12
 8001274:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001276:	2300      	movs	r3, #0
 8001278:	607b      	str	r3, [r7, #4]
 800127a:	4b10      	ldr	r3, [pc, #64]	@ (80012bc <HAL_MspInit+0x4c>)
 800127c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800127e:	4a0f      	ldr	r2, [pc, #60]	@ (80012bc <HAL_MspInit+0x4c>)
 8001280:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001284:	6453      	str	r3, [r2, #68]	@ 0x44
 8001286:	4b0d      	ldr	r3, [pc, #52]	@ (80012bc <HAL_MspInit+0x4c>)
 8001288:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800128a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800128e:	607b      	str	r3, [r7, #4]
 8001290:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001292:	2300      	movs	r3, #0
 8001294:	603b      	str	r3, [r7, #0]
 8001296:	4b09      	ldr	r3, [pc, #36]	@ (80012bc <HAL_MspInit+0x4c>)
 8001298:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800129a:	4a08      	ldr	r2, [pc, #32]	@ (80012bc <HAL_MspInit+0x4c>)
 800129c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80012a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80012a2:	4b06      	ldr	r3, [pc, #24]	@ (80012bc <HAL_MspInit+0x4c>)
 80012a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80012aa:	603b      	str	r3, [r7, #0]
 80012ac:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012ae:	bf00      	nop
 80012b0:	370c      	adds	r7, #12
 80012b2:	46bd      	mov	sp, r7
 80012b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b8:	4770      	bx	lr
 80012ba:	bf00      	nop
 80012bc:	40023800 	.word	0x40023800

080012c0 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b08a      	sub	sp, #40	@ 0x28
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012c8:	f107 0314 	add.w	r3, r7, #20
 80012cc:	2200      	movs	r2, #0
 80012ce:	601a      	str	r2, [r3, #0]
 80012d0:	605a      	str	r2, [r3, #4]
 80012d2:	609a      	str	r2, [r3, #8]
 80012d4:	60da      	str	r2, [r3, #12]
 80012d6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	4a17      	ldr	r2, [pc, #92]	@ (800133c <HAL_ADC_MspInit+0x7c>)
 80012de:	4293      	cmp	r3, r2
 80012e0:	d127      	bne.n	8001332 <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80012e2:	2300      	movs	r3, #0
 80012e4:	613b      	str	r3, [r7, #16]
 80012e6:	4b16      	ldr	r3, [pc, #88]	@ (8001340 <HAL_ADC_MspInit+0x80>)
 80012e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012ea:	4a15      	ldr	r2, [pc, #84]	@ (8001340 <HAL_ADC_MspInit+0x80>)
 80012ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80012f0:	6453      	str	r3, [r2, #68]	@ 0x44
 80012f2:	4b13      	ldr	r3, [pc, #76]	@ (8001340 <HAL_ADC_MspInit+0x80>)
 80012f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80012fa:	613b      	str	r3, [r7, #16]
 80012fc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012fe:	2300      	movs	r3, #0
 8001300:	60fb      	str	r3, [r7, #12]
 8001302:	4b0f      	ldr	r3, [pc, #60]	@ (8001340 <HAL_ADC_MspInit+0x80>)
 8001304:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001306:	4a0e      	ldr	r2, [pc, #56]	@ (8001340 <HAL_ADC_MspInit+0x80>)
 8001308:	f043 0301 	orr.w	r3, r3, #1
 800130c:	6313      	str	r3, [r2, #48]	@ 0x30
 800130e:	4b0c      	ldr	r3, [pc, #48]	@ (8001340 <HAL_ADC_MspInit+0x80>)
 8001310:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001312:	f003 0301 	and.w	r3, r3, #1
 8001316:	60fb      	str	r3, [r7, #12]
 8001318:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = VBAT_SENSING_Pin;
 800131a:	2301      	movs	r3, #1
 800131c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800131e:	2303      	movs	r3, #3
 8001320:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001322:	2300      	movs	r3, #0
 8001324:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBAT_SENSING_GPIO_Port, &GPIO_InitStruct);
 8001326:	f107 0314 	add.w	r3, r7, #20
 800132a:	4619      	mov	r1, r3
 800132c:	4805      	ldr	r0, [pc, #20]	@ (8001344 <HAL_ADC_MspInit+0x84>)
 800132e:	f001 ff65 	bl	80031fc <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001332:	bf00      	nop
 8001334:	3728      	adds	r7, #40	@ 0x28
 8001336:	46bd      	mov	sp, r7
 8001338:	bd80      	pop	{r7, pc}
 800133a:	bf00      	nop
 800133c:	40012000 	.word	0x40012000
 8001340:	40023800 	.word	0x40023800
 8001344:	40020000 	.word	0x40020000

08001348 <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8001348:	b480      	push	{r7}
 800134a:	b085      	sub	sp, #20
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	4a0b      	ldr	r2, [pc, #44]	@ (8001384 <HAL_CRC_MspInit+0x3c>)
 8001356:	4293      	cmp	r3, r2
 8001358:	d10d      	bne.n	8001376 <HAL_CRC_MspInit+0x2e>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 800135a:	2300      	movs	r3, #0
 800135c:	60fb      	str	r3, [r7, #12]
 800135e:	4b0a      	ldr	r3, [pc, #40]	@ (8001388 <HAL_CRC_MspInit+0x40>)
 8001360:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001362:	4a09      	ldr	r2, [pc, #36]	@ (8001388 <HAL_CRC_MspInit+0x40>)
 8001364:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001368:	6313      	str	r3, [r2, #48]	@ 0x30
 800136a:	4b07      	ldr	r3, [pc, #28]	@ (8001388 <HAL_CRC_MspInit+0x40>)
 800136c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800136e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001372:	60fb      	str	r3, [r7, #12]
 8001374:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 8001376:	bf00      	nop
 8001378:	3714      	adds	r7, #20
 800137a:	46bd      	mov	sp, r7
 800137c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001380:	4770      	bx	lr
 8001382:	bf00      	nop
 8001384:	40023000 	.word	0x40023000
 8001388:	40023800 	.word	0x40023800

0800138c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	b08c      	sub	sp, #48	@ 0x30
 8001390:	af00      	add	r7, sp, #0
 8001392:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001394:	f107 031c 	add.w	r3, r7, #28
 8001398:	2200      	movs	r2, #0
 800139a:	601a      	str	r2, [r3, #0]
 800139c:	605a      	str	r2, [r3, #4]
 800139e:	609a      	str	r2, [r3, #8]
 80013a0:	60da      	str	r2, [r3, #12]
 80013a2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	4a37      	ldr	r2, [pc, #220]	@ (8001488 <HAL_I2C_MspInit+0xfc>)
 80013aa:	4293      	cmp	r3, r2
 80013ac:	d135      	bne.n	800141a <HAL_I2C_MspInit+0x8e>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013ae:	2300      	movs	r3, #0
 80013b0:	61bb      	str	r3, [r7, #24]
 80013b2:	4b36      	ldr	r3, [pc, #216]	@ (800148c <HAL_I2C_MspInit+0x100>)
 80013b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013b6:	4a35      	ldr	r2, [pc, #212]	@ (800148c <HAL_I2C_MspInit+0x100>)
 80013b8:	f043 0302 	orr.w	r3, r3, #2
 80013bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80013be:	4b33      	ldr	r3, [pc, #204]	@ (800148c <HAL_I2C_MspInit+0x100>)
 80013c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013c2:	f003 0302 	and.w	r3, r3, #2
 80013c6:	61bb      	str	r3, [r7, #24]
 80013c8:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80013ca:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80013ce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80013d0:	2312      	movs	r3, #18
 80013d2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013d4:	2300      	movs	r3, #0
 80013d6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013d8:	2303      	movs	r3, #3
 80013da:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80013dc:	2304      	movs	r3, #4
 80013de:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013e0:	f107 031c 	add.w	r3, r7, #28
 80013e4:	4619      	mov	r1, r3
 80013e6:	482a      	ldr	r0, [pc, #168]	@ (8001490 <HAL_I2C_MspInit+0x104>)
 80013e8:	f001 ff08 	bl	80031fc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80013ec:	2300      	movs	r3, #0
 80013ee:	617b      	str	r3, [r7, #20]
 80013f0:	4b26      	ldr	r3, [pc, #152]	@ (800148c <HAL_I2C_MspInit+0x100>)
 80013f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013f4:	4a25      	ldr	r2, [pc, #148]	@ (800148c <HAL_I2C_MspInit+0x100>)
 80013f6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80013fa:	6413      	str	r3, [r2, #64]	@ 0x40
 80013fc:	4b23      	ldr	r3, [pc, #140]	@ (800148c <HAL_I2C_MspInit+0x100>)
 80013fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001400:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001404:	617b      	str	r3, [r7, #20]
 8001406:	697b      	ldr	r3, [r7, #20]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8001408:	2200      	movs	r2, #0
 800140a:	2100      	movs	r1, #0
 800140c:	201f      	movs	r0, #31
 800140e:	f001 fa54 	bl	80028ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001412:	201f      	movs	r0, #31
 8001414:	f001 fa6d 	bl	80028f2 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN I2C2_MspInit 1 */

    /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001418:	e031      	b.n	800147e <HAL_I2C_MspInit+0xf2>
  else if(hi2c->Instance==I2C2)
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	4a1d      	ldr	r2, [pc, #116]	@ (8001494 <HAL_I2C_MspInit+0x108>)
 8001420:	4293      	cmp	r3, r2
 8001422:	d12c      	bne.n	800147e <HAL_I2C_MspInit+0xf2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001424:	2300      	movs	r3, #0
 8001426:	613b      	str	r3, [r7, #16]
 8001428:	4b18      	ldr	r3, [pc, #96]	@ (800148c <HAL_I2C_MspInit+0x100>)
 800142a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800142c:	4a17      	ldr	r2, [pc, #92]	@ (800148c <HAL_I2C_MspInit+0x100>)
 800142e:	f043 0302 	orr.w	r3, r3, #2
 8001432:	6313      	str	r3, [r2, #48]	@ 0x30
 8001434:	4b15      	ldr	r3, [pc, #84]	@ (800148c <HAL_I2C_MspInit+0x100>)
 8001436:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001438:	f003 0302 	and.w	r3, r3, #2
 800143c:	613b      	str	r3, [r7, #16]
 800143e:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001440:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001444:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001446:	2312      	movs	r3, #18
 8001448:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800144a:	2300      	movs	r3, #0
 800144c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800144e:	2303      	movs	r3, #3
 8001450:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001452:	2304      	movs	r3, #4
 8001454:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001456:	f107 031c 	add.w	r3, r7, #28
 800145a:	4619      	mov	r1, r3
 800145c:	480c      	ldr	r0, [pc, #48]	@ (8001490 <HAL_I2C_MspInit+0x104>)
 800145e:	f001 fecd 	bl	80031fc <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001462:	2300      	movs	r3, #0
 8001464:	60fb      	str	r3, [r7, #12]
 8001466:	4b09      	ldr	r3, [pc, #36]	@ (800148c <HAL_I2C_MspInit+0x100>)
 8001468:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800146a:	4a08      	ldr	r2, [pc, #32]	@ (800148c <HAL_I2C_MspInit+0x100>)
 800146c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001470:	6413      	str	r3, [r2, #64]	@ 0x40
 8001472:	4b06      	ldr	r3, [pc, #24]	@ (800148c <HAL_I2C_MspInit+0x100>)
 8001474:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001476:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800147a:	60fb      	str	r3, [r7, #12]
 800147c:	68fb      	ldr	r3, [r7, #12]
}
 800147e:	bf00      	nop
 8001480:	3730      	adds	r7, #48	@ 0x30
 8001482:	46bd      	mov	sp, r7
 8001484:	bd80      	pop	{r7, pc}
 8001486:	bf00      	nop
 8001488:	40005400 	.word	0x40005400
 800148c:	40023800 	.word	0x40023800
 8001490:	40020400 	.word	0x40020400
 8001494:	40005800 	.word	0x40005800

08001498 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b08c      	sub	sp, #48	@ 0x30
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014a0:	f107 031c 	add.w	r3, r7, #28
 80014a4:	2200      	movs	r2, #0
 80014a6:	601a      	str	r2, [r3, #0]
 80014a8:	605a      	str	r2, [r3, #4]
 80014aa:	609a      	str	r2, [r3, #8]
 80014ac:	60da      	str	r2, [r3, #12]
 80014ae:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	4a32      	ldr	r2, [pc, #200]	@ (8001580 <HAL_SPI_MspInit+0xe8>)
 80014b6:	4293      	cmp	r3, r2
 80014b8:	d12c      	bne.n	8001514 <HAL_SPI_MspInit+0x7c>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80014ba:	2300      	movs	r3, #0
 80014bc:	61bb      	str	r3, [r7, #24]
 80014be:	4b31      	ldr	r3, [pc, #196]	@ (8001584 <HAL_SPI_MspInit+0xec>)
 80014c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014c2:	4a30      	ldr	r2, [pc, #192]	@ (8001584 <HAL_SPI_MspInit+0xec>)
 80014c4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80014c8:	6453      	str	r3, [r2, #68]	@ 0x44
 80014ca:	4b2e      	ldr	r3, [pc, #184]	@ (8001584 <HAL_SPI_MspInit+0xec>)
 80014cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014ce:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80014d2:	61bb      	str	r3, [r7, #24]
 80014d4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014d6:	2300      	movs	r3, #0
 80014d8:	617b      	str	r3, [r7, #20]
 80014da:	4b2a      	ldr	r3, [pc, #168]	@ (8001584 <HAL_SPI_MspInit+0xec>)
 80014dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014de:	4a29      	ldr	r2, [pc, #164]	@ (8001584 <HAL_SPI_MspInit+0xec>)
 80014e0:	f043 0301 	orr.w	r3, r3, #1
 80014e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80014e6:	4b27      	ldr	r3, [pc, #156]	@ (8001584 <HAL_SPI_MspInit+0xec>)
 80014e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ea:	f003 0301 	and.w	r3, r3, #1
 80014ee:	617b      	str	r3, [r7, #20]
 80014f0:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80014f2:	23e0      	movs	r3, #224	@ 0xe0
 80014f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014f6:	2302      	movs	r3, #2
 80014f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014fa:	2300      	movs	r3, #0
 80014fc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014fe:	2303      	movs	r3, #3
 8001500:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001502:	2305      	movs	r3, #5
 8001504:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001506:	f107 031c 	add.w	r3, r7, #28
 800150a:	4619      	mov	r1, r3
 800150c:	481e      	ldr	r0, [pc, #120]	@ (8001588 <HAL_SPI_MspInit+0xf0>)
 800150e:	f001 fe75 	bl	80031fc <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI2_MspInit 1 */

    /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001512:	e031      	b.n	8001578 <HAL_SPI_MspInit+0xe0>
  else if(hspi->Instance==SPI2)
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	4a1c      	ldr	r2, [pc, #112]	@ (800158c <HAL_SPI_MspInit+0xf4>)
 800151a:	4293      	cmp	r3, r2
 800151c:	d12c      	bne.n	8001578 <HAL_SPI_MspInit+0xe0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 800151e:	2300      	movs	r3, #0
 8001520:	613b      	str	r3, [r7, #16]
 8001522:	4b18      	ldr	r3, [pc, #96]	@ (8001584 <HAL_SPI_MspInit+0xec>)
 8001524:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001526:	4a17      	ldr	r2, [pc, #92]	@ (8001584 <HAL_SPI_MspInit+0xec>)
 8001528:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800152c:	6413      	str	r3, [r2, #64]	@ 0x40
 800152e:	4b15      	ldr	r3, [pc, #84]	@ (8001584 <HAL_SPI_MspInit+0xec>)
 8001530:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001532:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001536:	613b      	str	r3, [r7, #16]
 8001538:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800153a:	2300      	movs	r3, #0
 800153c:	60fb      	str	r3, [r7, #12]
 800153e:	4b11      	ldr	r3, [pc, #68]	@ (8001584 <HAL_SPI_MspInit+0xec>)
 8001540:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001542:	4a10      	ldr	r2, [pc, #64]	@ (8001584 <HAL_SPI_MspInit+0xec>)
 8001544:	f043 0302 	orr.w	r3, r3, #2
 8001548:	6313      	str	r3, [r2, #48]	@ 0x30
 800154a:	4b0e      	ldr	r3, [pc, #56]	@ (8001584 <HAL_SPI_MspInit+0xec>)
 800154c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800154e:	f003 0302 	and.w	r3, r3, #2
 8001552:	60fb      	str	r3, [r7, #12]
 8001554:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001556:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 800155a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800155c:	2302      	movs	r3, #2
 800155e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001560:	2300      	movs	r3, #0
 8001562:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001564:	2303      	movs	r3, #3
 8001566:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001568:	2305      	movs	r3, #5
 800156a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800156c:	f107 031c 	add.w	r3, r7, #28
 8001570:	4619      	mov	r1, r3
 8001572:	4807      	ldr	r0, [pc, #28]	@ (8001590 <HAL_SPI_MspInit+0xf8>)
 8001574:	f001 fe42 	bl	80031fc <HAL_GPIO_Init>
}
 8001578:	bf00      	nop
 800157a:	3730      	adds	r7, #48	@ 0x30
 800157c:	46bd      	mov	sp, r7
 800157e:	bd80      	pop	{r7, pc}
 8001580:	40013000 	.word	0x40013000
 8001584:	40023800 	.word	0x40023800
 8001588:	40020000 	.word	0x40020000
 800158c:	40003800 	.word	0x40003800
 8001590:	40020400 	.word	0x40020400

08001594 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b086      	sub	sp, #24
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	4a22      	ldr	r2, [pc, #136]	@ (800162c <HAL_TIM_Base_MspInit+0x98>)
 80015a2:	4293      	cmp	r3, r2
 80015a4:	d10e      	bne.n	80015c4 <HAL_TIM_Base_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80015a6:	2300      	movs	r3, #0
 80015a8:	617b      	str	r3, [r7, #20]
 80015aa:	4b21      	ldr	r3, [pc, #132]	@ (8001630 <HAL_TIM_Base_MspInit+0x9c>)
 80015ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015ae:	4a20      	ldr	r2, [pc, #128]	@ (8001630 <HAL_TIM_Base_MspInit+0x9c>)
 80015b0:	f043 0301 	orr.w	r3, r3, #1
 80015b4:	6453      	str	r3, [r2, #68]	@ 0x44
 80015b6:	4b1e      	ldr	r3, [pc, #120]	@ (8001630 <HAL_TIM_Base_MspInit+0x9c>)
 80015b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015ba:	f003 0301 	and.w	r3, r3, #1
 80015be:	617b      	str	r3, [r7, #20]
 80015c0:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN TIM7_MspInit 1 */

    /* USER CODE END TIM7_MspInit 1 */
  }

}
 80015c2:	e02e      	b.n	8001622 <HAL_TIM_Base_MspInit+0x8e>
  else if(htim_base->Instance==TIM2)
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80015cc:	d10e      	bne.n	80015ec <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80015ce:	2300      	movs	r3, #0
 80015d0:	613b      	str	r3, [r7, #16]
 80015d2:	4b17      	ldr	r3, [pc, #92]	@ (8001630 <HAL_TIM_Base_MspInit+0x9c>)
 80015d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015d6:	4a16      	ldr	r2, [pc, #88]	@ (8001630 <HAL_TIM_Base_MspInit+0x9c>)
 80015d8:	f043 0301 	orr.w	r3, r3, #1
 80015dc:	6413      	str	r3, [r2, #64]	@ 0x40
 80015de:	4b14      	ldr	r3, [pc, #80]	@ (8001630 <HAL_TIM_Base_MspInit+0x9c>)
 80015e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015e2:	f003 0301 	and.w	r3, r3, #1
 80015e6:	613b      	str	r3, [r7, #16]
 80015e8:	693b      	ldr	r3, [r7, #16]
}
 80015ea:	e01a      	b.n	8001622 <HAL_TIM_Base_MspInit+0x8e>
  else if(htim_base->Instance==TIM7)
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	4a10      	ldr	r2, [pc, #64]	@ (8001634 <HAL_TIM_Base_MspInit+0xa0>)
 80015f2:	4293      	cmp	r3, r2
 80015f4:	d115      	bne.n	8001622 <HAL_TIM_Base_MspInit+0x8e>
    __HAL_RCC_TIM7_CLK_ENABLE();
 80015f6:	2300      	movs	r3, #0
 80015f8:	60fb      	str	r3, [r7, #12]
 80015fa:	4b0d      	ldr	r3, [pc, #52]	@ (8001630 <HAL_TIM_Base_MspInit+0x9c>)
 80015fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015fe:	4a0c      	ldr	r2, [pc, #48]	@ (8001630 <HAL_TIM_Base_MspInit+0x9c>)
 8001600:	f043 0320 	orr.w	r3, r3, #32
 8001604:	6413      	str	r3, [r2, #64]	@ 0x40
 8001606:	4b0a      	ldr	r3, [pc, #40]	@ (8001630 <HAL_TIM_Base_MspInit+0x9c>)
 8001608:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800160a:	f003 0320 	and.w	r3, r3, #32
 800160e:	60fb      	str	r3, [r7, #12]
 8001610:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8001612:	2200      	movs	r2, #0
 8001614:	2100      	movs	r1, #0
 8001616:	2037      	movs	r0, #55	@ 0x37
 8001618:	f001 f94f 	bl	80028ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 800161c:	2037      	movs	r0, #55	@ 0x37
 800161e:	f001 f968 	bl	80028f2 <HAL_NVIC_EnableIRQ>
}
 8001622:	bf00      	nop
 8001624:	3718      	adds	r7, #24
 8001626:	46bd      	mov	sp, r7
 8001628:	bd80      	pop	{r7, pc}
 800162a:	bf00      	nop
 800162c:	40010000 	.word	0x40010000
 8001630:	40023800 	.word	0x40023800
 8001634:	40001400 	.word	0x40001400

08001638 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b08a      	sub	sp, #40	@ 0x28
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001640:	f107 0314 	add.w	r3, r7, #20
 8001644:	2200      	movs	r2, #0
 8001646:	601a      	str	r2, [r3, #0]
 8001648:	605a      	str	r2, [r3, #4]
 800164a:	609a      	str	r2, [r3, #8]
 800164c:	60da      	str	r2, [r3, #12]
 800164e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	4a24      	ldr	r2, [pc, #144]	@ (80016e8 <HAL_TIM_MspPostInit+0xb0>)
 8001656:	4293      	cmp	r3, r2
 8001658:	d11f      	bne.n	800169a <HAL_TIM_MspPostInit+0x62>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800165a:	2300      	movs	r3, #0
 800165c:	613b      	str	r3, [r7, #16]
 800165e:	4b23      	ldr	r3, [pc, #140]	@ (80016ec <HAL_TIM_MspPostInit+0xb4>)
 8001660:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001662:	4a22      	ldr	r2, [pc, #136]	@ (80016ec <HAL_TIM_MspPostInit+0xb4>)
 8001664:	f043 0301 	orr.w	r3, r3, #1
 8001668:	6313      	str	r3, [r2, #48]	@ 0x30
 800166a:	4b20      	ldr	r3, [pc, #128]	@ (80016ec <HAL_TIM_MspPostInit+0xb4>)
 800166c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800166e:	f003 0301 	and.w	r3, r3, #1
 8001672:	613b      	str	r3, [r7, #16]
 8001674:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = TVC_SERVO_X_Pin|TVC_SERVO_Y_Pin;
 8001676:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 800167a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800167c:	2302      	movs	r3, #2
 800167e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001680:	2300      	movs	r3, #0
 8001682:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001684:	2300      	movs	r3, #0
 8001686:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001688:	2301      	movs	r3, #1
 800168a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800168c:	f107 0314 	add.w	r3, r7, #20
 8001690:	4619      	mov	r1, r3
 8001692:	4817      	ldr	r0, [pc, #92]	@ (80016f0 <HAL_TIM_MspPostInit+0xb8>)
 8001694:	f001 fdb2 	bl	80031fc <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001698:	e022      	b.n	80016e0 <HAL_TIM_MspPostInit+0xa8>
  else if(htim->Instance==TIM2)
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80016a2:	d11d      	bne.n	80016e0 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016a4:	2300      	movs	r3, #0
 80016a6:	60fb      	str	r3, [r7, #12]
 80016a8:	4b10      	ldr	r3, [pc, #64]	@ (80016ec <HAL_TIM_MspPostInit+0xb4>)
 80016aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ac:	4a0f      	ldr	r2, [pc, #60]	@ (80016ec <HAL_TIM_MspPostInit+0xb4>)
 80016ae:	f043 0301 	orr.w	r3, r3, #1
 80016b2:	6313      	str	r3, [r2, #48]	@ 0x30
 80016b4:	4b0d      	ldr	r3, [pc, #52]	@ (80016ec <HAL_TIM_MspPostInit+0xb4>)
 80016b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016b8:	f003 0301 	and.w	r3, r3, #1
 80016bc:	60fb      	str	r3, [r7, #12]
 80016be:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = STATUS_R_Pin|STATUS_G_Pin|STATUS_B_Pin;
 80016c0:	230e      	movs	r3, #14
 80016c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016c4:	2302      	movs	r3, #2
 80016c6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016c8:	2300      	movs	r3, #0
 80016ca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016cc:	2300      	movs	r3, #0
 80016ce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80016d0:	2301      	movs	r3, #1
 80016d2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016d4:	f107 0314 	add.w	r3, r7, #20
 80016d8:	4619      	mov	r1, r3
 80016da:	4805      	ldr	r0, [pc, #20]	@ (80016f0 <HAL_TIM_MspPostInit+0xb8>)
 80016dc:	f001 fd8e 	bl	80031fc <HAL_GPIO_Init>
}
 80016e0:	bf00      	nop
 80016e2:	3728      	adds	r7, #40	@ 0x28
 80016e4:	46bd      	mov	sp, r7
 80016e6:	bd80      	pop	{r7, pc}
 80016e8:	40010000 	.word	0x40010000
 80016ec:	40023800 	.word	0x40023800
 80016f0:	40020000 	.word	0x40020000

080016f4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b08a      	sub	sp, #40	@ 0x28
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016fc:	f107 0314 	add.w	r3, r7, #20
 8001700:	2200      	movs	r2, #0
 8001702:	601a      	str	r2, [r3, #0]
 8001704:	605a      	str	r2, [r3, #4]
 8001706:	609a      	str	r2, [r3, #8]
 8001708:	60da      	str	r2, [r3, #12]
 800170a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	4a35      	ldr	r2, [pc, #212]	@ (80017e8 <HAL_UART_MspInit+0xf4>)
 8001712:	4293      	cmp	r3, r2
 8001714:	d163      	bne.n	80017de <HAL_UART_MspInit+0xea>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001716:	2300      	movs	r3, #0
 8001718:	613b      	str	r3, [r7, #16]
 800171a:	4b34      	ldr	r3, [pc, #208]	@ (80017ec <HAL_UART_MspInit+0xf8>)
 800171c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800171e:	4a33      	ldr	r2, [pc, #204]	@ (80017ec <HAL_UART_MspInit+0xf8>)
 8001720:	f043 0310 	orr.w	r3, r3, #16
 8001724:	6453      	str	r3, [r2, #68]	@ 0x44
 8001726:	4b31      	ldr	r3, [pc, #196]	@ (80017ec <HAL_UART_MspInit+0xf8>)
 8001728:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800172a:	f003 0310 	and.w	r3, r3, #16
 800172e:	613b      	str	r3, [r7, #16]
 8001730:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001732:	2300      	movs	r3, #0
 8001734:	60fb      	str	r3, [r7, #12]
 8001736:	4b2d      	ldr	r3, [pc, #180]	@ (80017ec <HAL_UART_MspInit+0xf8>)
 8001738:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800173a:	4a2c      	ldr	r2, [pc, #176]	@ (80017ec <HAL_UART_MspInit+0xf8>)
 800173c:	f043 0302 	orr.w	r3, r3, #2
 8001740:	6313      	str	r3, [r2, #48]	@ 0x30
 8001742:	4b2a      	ldr	r3, [pc, #168]	@ (80017ec <HAL_UART_MspInit+0xf8>)
 8001744:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001746:	f003 0302 	and.w	r3, r3, #2
 800174a:	60fb      	str	r3, [r7, #12]
 800174c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800174e:	23c0      	movs	r3, #192	@ 0xc0
 8001750:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001752:	2302      	movs	r3, #2
 8001754:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001756:	2300      	movs	r3, #0
 8001758:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800175a:	2303      	movs	r3, #3
 800175c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800175e:	2307      	movs	r3, #7
 8001760:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001762:	f107 0314 	add.w	r3, r7, #20
 8001766:	4619      	mov	r1, r3
 8001768:	4821      	ldr	r0, [pc, #132]	@ (80017f0 <HAL_UART_MspInit+0xfc>)
 800176a:	f001 fd47 	bl	80031fc <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 800176e:	4b21      	ldr	r3, [pc, #132]	@ (80017f4 <HAL_UART_MspInit+0x100>)
 8001770:	4a21      	ldr	r2, [pc, #132]	@ (80017f8 <HAL_UART_MspInit+0x104>)
 8001772:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8001774:	4b1f      	ldr	r3, [pc, #124]	@ (80017f4 <HAL_UART_MspInit+0x100>)
 8001776:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800177a:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800177c:	4b1d      	ldr	r3, [pc, #116]	@ (80017f4 <HAL_UART_MspInit+0x100>)
 800177e:	2200      	movs	r2, #0
 8001780:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001782:	4b1c      	ldr	r3, [pc, #112]	@ (80017f4 <HAL_UART_MspInit+0x100>)
 8001784:	2200      	movs	r2, #0
 8001786:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001788:	4b1a      	ldr	r3, [pc, #104]	@ (80017f4 <HAL_UART_MspInit+0x100>)
 800178a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800178e:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001790:	4b18      	ldr	r3, [pc, #96]	@ (80017f4 <HAL_UART_MspInit+0x100>)
 8001792:	2200      	movs	r2, #0
 8001794:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001796:	4b17      	ldr	r3, [pc, #92]	@ (80017f4 <HAL_UART_MspInit+0x100>)
 8001798:	2200      	movs	r2, #0
 800179a:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 800179c:	4b15      	ldr	r3, [pc, #84]	@ (80017f4 <HAL_UART_MspInit+0x100>)
 800179e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80017a2:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 80017a4:	4b13      	ldr	r3, [pc, #76]	@ (80017f4 <HAL_UART_MspInit+0x100>)
 80017a6:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80017aa:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80017ac:	4b11      	ldr	r3, [pc, #68]	@ (80017f4 <HAL_UART_MspInit+0x100>)
 80017ae:	2200      	movs	r2, #0
 80017b0:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80017b2:	4810      	ldr	r0, [pc, #64]	@ (80017f4 <HAL_UART_MspInit+0x100>)
 80017b4:	f001 f906 	bl	80029c4 <HAL_DMA_Init>
 80017b8:	4603      	mov	r3, r0
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d001      	beq.n	80017c2 <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 80017be:	f7ff fd3f 	bl	8001240 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	4a0b      	ldr	r2, [pc, #44]	@ (80017f4 <HAL_UART_MspInit+0x100>)
 80017c6:	63da      	str	r2, [r3, #60]	@ 0x3c
 80017c8:	4a0a      	ldr	r2, [pc, #40]	@ (80017f4 <HAL_UART_MspInit+0x100>)
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80017ce:	2200      	movs	r2, #0
 80017d0:	2100      	movs	r1, #0
 80017d2:	2025      	movs	r0, #37	@ 0x25
 80017d4:	f001 f871 	bl	80028ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80017d8:	2025      	movs	r0, #37	@ 0x25
 80017da:	f001 f88a 	bl	80028f2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 80017de:	bf00      	nop
 80017e0:	3728      	adds	r7, #40	@ 0x28
 80017e2:	46bd      	mov	sp, r7
 80017e4:	bd80      	pop	{r7, pc}
 80017e6:	bf00      	nop
 80017e8:	40011000 	.word	0x40011000
 80017ec:	40023800 	.word	0x40023800
 80017f0:	40020400 	.word	0x40020400
 80017f4:	20000450 	.word	0x20000450
 80017f8:	40026440 	.word	0x40026440

080017fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017fc:	b480      	push	{r7}
 80017fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001800:	bf00      	nop
 8001802:	e7fd      	b.n	8001800 <NMI_Handler+0x4>

08001804 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001804:	b480      	push	{r7}
 8001806:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001808:	bf00      	nop
 800180a:	e7fd      	b.n	8001808 <HardFault_Handler+0x4>

0800180c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800180c:	b480      	push	{r7}
 800180e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001810:	bf00      	nop
 8001812:	e7fd      	b.n	8001810 <MemManage_Handler+0x4>

08001814 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001814:	b480      	push	{r7}
 8001816:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001818:	bf00      	nop
 800181a:	e7fd      	b.n	8001818 <BusFault_Handler+0x4>

0800181c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800181c:	b480      	push	{r7}
 800181e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001820:	bf00      	nop
 8001822:	e7fd      	b.n	8001820 <UsageFault_Handler+0x4>

08001824 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001824:	b480      	push	{r7}
 8001826:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001828:	bf00      	nop
 800182a:	46bd      	mov	sp, r7
 800182c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001830:	4770      	bx	lr

08001832 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001832:	b480      	push	{r7}
 8001834:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001836:	bf00      	nop
 8001838:	46bd      	mov	sp, r7
 800183a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183e:	4770      	bx	lr

08001840 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001840:	b480      	push	{r7}
 8001842:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001844:	bf00      	nop
 8001846:	46bd      	mov	sp, r7
 8001848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184c:	4770      	bx	lr

0800184e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800184e:	b580      	push	{r7, lr}
 8001850:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001852:	f000 fcb1 	bl	80021b8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001856:	bf00      	nop
 8001858:	bd80      	pop	{r7, pc}
	...

0800185c <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8001860:	4802      	ldr	r0, [pc, #8]	@ (800186c <I2C1_EV_IRQHandler+0x10>)
 8001862:	f001 fff2 	bl	800384a <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8001866:	bf00      	nop
 8001868:	bd80      	pop	{r7, pc}
 800186a:	bf00      	nop
 800186c:	200001d8 	.word	0x200001d8

08001870 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001874:	4802      	ldr	r0, [pc, #8]	@ (8001880 <USART1_IRQHandler+0x10>)
 8001876:	f006 fca5 	bl	80081c4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800187a:	bf00      	nop
 800187c:	bd80      	pop	{r7, pc}
 800187e:	bf00      	nop
 8001880:	20000408 	.word	0x20000408

08001884 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8001888:	4802      	ldr	r0, [pc, #8]	@ (8001894 <TIM7_IRQHandler+0x10>)
 800188a:	f005 fc63 	bl	8007154 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 800188e:	bf00      	nop
 8001890:	bd80      	pop	{r7, pc}
 8001892:	bf00      	nop
 8001894:	200003c0 	.word	0x200003c0

08001898 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 800189c:	4802      	ldr	r0, [pc, #8]	@ (80018a8 <DMA2_Stream2_IRQHandler+0x10>)
 800189e:	f001 fa29 	bl	8002cf4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 80018a2:	bf00      	nop
 80018a4:	bd80      	pop	{r7, pc}
 80018a6:	bf00      	nop
 80018a8:	20000450 	.word	0x20000450

080018ac <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80018b0:	4802      	ldr	r0, [pc, #8]	@ (80018bc <OTG_FS_IRQHandler+0x10>)
 80018b2:	f003 fcee 	bl	8005292 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80018b6:	bf00      	nop
 80018b8:	bd80      	pop	{r7, pc}
 80018ba:	bf00      	nop
 80018bc:	200050c8 	.word	0x200050c8

080018c0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80018c0:	b480      	push	{r7}
 80018c2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80018c4:	4b06      	ldr	r3, [pc, #24]	@ (80018e0 <SystemInit+0x20>)
 80018c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80018ca:	4a05      	ldr	r2, [pc, #20]	@ (80018e0 <SystemInit+0x20>)
 80018cc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80018d0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80018d4:	bf00      	nop
 80018d6:	46bd      	mov	sp, r7
 80018d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018dc:	4770      	bx	lr
 80018de:	bf00      	nop
 80018e0:	e000ed00 	.word	0xe000ed00

080018e4 <initialize_uart_dma>:
uint32_t valid_packets = 0;
uint32_t invalid_packets = 0;
uint32_t corrupted_packets = 0;
uint32_t missed_packets = 0;

void initialize_uart_dma() {
 80018e4:	b580      	push	{r7, lr}
 80018e6:	af00      	add	r7, sp, #0
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, rx_dma_buffer, RX_BUFFER_SIZE);
 80018e8:	f44f 5258 	mov.w	r2, #13824	@ 0x3600
 80018ec:	4906      	ldr	r1, [pc, #24]	@ (8001908 <initialize_uart_dma+0x24>)
 80018ee:	4807      	ldr	r0, [pc, #28]	@ (800190c <initialize_uart_dma+0x28>)
 80018f0:	f006 fb20 	bl	8007f34 <HAL_UARTEx_ReceiveToIdle_DMA>
	__HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT);
 80018f4:	4b06      	ldr	r3, [pc, #24]	@ (8001910 <initialize_uart_dma+0x2c>)
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	681a      	ldr	r2, [r3, #0]
 80018fa:	4b05      	ldr	r3, [pc, #20]	@ (8001910 <initialize_uart_dma+0x2c>)
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	f022 0208 	bic.w	r2, r2, #8
 8001902:	601a      	str	r2, [r3, #0]
}
 8001904:	bf00      	nop
 8001906:	bd80      	pop	{r7, pc}
 8001908:	200005b0 	.word	0x200005b0
 800190c:	20000408 	.word	0x20000408
 8001910:	20000450 	.word	0x20000450

08001914 <uart_dma_rx_event_callback>:

void uart_dma_rx_event_callback(uint16_t Size) {
 8001914:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001916:	b085      	sub	sp, #20
 8001918:	af00      	add	r7, sp, #0
 800191a:	4603      	mov	r3, r0
 800191c:	80fb      	strh	r3, [r7, #6]
	rx_callback_counter++;
 800191e:	4b8c      	ldr	r3, [pc, #560]	@ (8001b50 <uart_dma_rx_event_callback+0x23c>)
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	3301      	adds	r3, #1
 8001924:	4a8a      	ldr	r2, [pc, #552]	@ (8001b50 <uart_dma_rx_event_callback+0x23c>)
 8001926:	6013      	str	r3, [r2, #0]

	rx_tail = rx_head;
 8001928:	4b8a      	ldr	r3, [pc, #552]	@ (8001b54 <uart_dma_rx_event_callback+0x240>)
 800192a:	881a      	ldrh	r2, [r3, #0]
 800192c:	4b8a      	ldr	r3, [pc, #552]	@ (8001b58 <uart_dma_rx_event_callback+0x244>)
 800192e:	801a      	strh	r2, [r3, #0]

	if (Size == RX_BUFFER_SIZE) {
 8001930:	88fb      	ldrh	r3, [r7, #6]
 8001932:	f5b3 5f58 	cmp.w	r3, #13824	@ 0x3600
 8001936:	d103      	bne.n	8001940 <uart_dma_rx_event_callback+0x2c>
		rx_head = 0;
 8001938:	4b86      	ldr	r3, [pc, #536]	@ (8001b54 <uart_dma_rx_event_callback+0x240>)
 800193a:	2200      	movs	r2, #0
 800193c:	801a      	strh	r2, [r3, #0]
 800193e:	e002      	b.n	8001946 <uart_dma_rx_event_callback+0x32>
	} else {
		rx_head = Size;
 8001940:	4a84      	ldr	r2, [pc, #528]	@ (8001b54 <uart_dma_rx_event_callback+0x240>)
 8001942:	88fb      	ldrh	r3, [r7, #6]
 8001944:	8013      	strh	r3, [r2, #0]
	}

	if (wrap_size != 0) {
 8001946:	4b85      	ldr	r3, [pc, #532]	@ (8001b5c <uart_dma_rx_event_callback+0x248>)
 8001948:	881b      	ldrh	r3, [r3, #0]
 800194a:	2b00      	cmp	r3, #0
 800194c:	d033      	beq.n	80019b6 <uart_dma_rx_event_callback+0xa2>
		rx_bytes = Size + wrap_size;
 800194e:	4b83      	ldr	r3, [pc, #524]	@ (8001b5c <uart_dma_rx_event_callback+0x248>)
 8001950:	881a      	ldrh	r2, [r3, #0]
 8001952:	88fb      	ldrh	r3, [r7, #6]
 8001954:	4413      	add	r3, r2
 8001956:	b29a      	uxth	r2, r3
 8001958:	4b81      	ldr	r3, [pc, #516]	@ (8001b60 <uart_dma_rx_event_callback+0x24c>)
 800195a:	801a      	strh	r2, [r3, #0]

		if (rx_bytes != PACKET_SIZE) {
 800195c:	4b80      	ldr	r3, [pc, #512]	@ (8001b60 <uart_dma_rx_event_callback+0x24c>)
 800195e:	881b      	ldrh	r3, [r3, #0]
 8001960:	2b36      	cmp	r3, #54	@ 0x36
 8001962:	d00e      	beq.n	8001982 <uart_dma_rx_event_callback+0x6e>
			invalid_packets++;
 8001964:	4b7f      	ldr	r3, [pc, #508]	@ (8001b64 <uart_dma_rx_event_callback+0x250>)
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	3301      	adds	r3, #1
 800196a:	4a7e      	ldr	r2, [pc, #504]	@ (8001b64 <uart_dma_rx_event_callback+0x250>)
 800196c:	6013      	str	r3, [r2, #0]
			wrap_size = 0;
 800196e:	4b7b      	ldr	r3, [pc, #492]	@ (8001b5c <uart_dma_rx_event_callback+0x248>)
 8001970:	2200      	movs	r2, #0
 8001972:	801a      	strh	r2, [r3, #0]
			HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, SET);
 8001974:	2201      	movs	r2, #1
 8001976:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800197a:	487b      	ldr	r0, [pc, #492]	@ (8001b68 <uart_dma_rx_event_callback+0x254>)
 800197c:	f001 fdf2 	bl	8003564 <HAL_GPIO_WritePin>
			return;
 8001980:	e0e3      	b.n	8001b4a <uart_dma_rx_event_callback+0x236>
		}

		memcpy(rx_data_buffer, &rx_dma_buffer[RX_BUFFER_SIZE - wrap_size], wrap_size);
 8001982:	4b76      	ldr	r3, [pc, #472]	@ (8001b5c <uart_dma_rx_event_callback+0x248>)
 8001984:	881b      	ldrh	r3, [r3, #0]
 8001986:	f5c3 5358 	rsb	r3, r3, #13824	@ 0x3600
 800198a:	4a78      	ldr	r2, [pc, #480]	@ (8001b6c <uart_dma_rx_event_callback+0x258>)
 800198c:	4413      	add	r3, r2
 800198e:	4a73      	ldr	r2, [pc, #460]	@ (8001b5c <uart_dma_rx_event_callback+0x248>)
 8001990:	8812      	ldrh	r2, [r2, #0]
 8001992:	4619      	mov	r1, r3
 8001994:	4876      	ldr	r0, [pc, #472]	@ (8001b70 <uart_dma_rx_event_callback+0x25c>)
 8001996:	f00b fdcb 	bl	800d530 <memcpy>
		memcpy(&rx_data_buffer[wrap_size], rx_dma_buffer, Size);
 800199a:	4b70      	ldr	r3, [pc, #448]	@ (8001b5c <uart_dma_rx_event_callback+0x248>)
 800199c:	881b      	ldrh	r3, [r3, #0]
 800199e:	461a      	mov	r2, r3
 80019a0:	4b73      	ldr	r3, [pc, #460]	@ (8001b70 <uart_dma_rx_event_callback+0x25c>)
 80019a2:	4413      	add	r3, r2
 80019a4:	88fa      	ldrh	r2, [r7, #6]
 80019a6:	4971      	ldr	r1, [pc, #452]	@ (8001b6c <uart_dma_rx_event_callback+0x258>)
 80019a8:	4618      	mov	r0, r3
 80019aa:	f00b fdc1 	bl	800d530 <memcpy>

		wrap_size = 0;
 80019ae:	4b6b      	ldr	r3, [pc, #428]	@ (8001b5c <uart_dma_rx_event_callback+0x248>)
 80019b0:	2200      	movs	r2, #0
 80019b2:	801a      	strh	r2, [r3, #0]
 80019b4:	e083      	b.n	8001abe <uart_dma_rx_event_callback+0x1aa>
	} else {
		if (rx_tail > rx_head) {
 80019b6:	4b68      	ldr	r3, [pc, #416]	@ (8001b58 <uart_dma_rx_event_callback+0x244>)
 80019b8:	881a      	ldrh	r2, [r3, #0]
 80019ba:	4b66      	ldr	r3, [pc, #408]	@ (8001b54 <uart_dma_rx_event_callback+0x240>)
 80019bc:	881b      	ldrh	r3, [r3, #0]
 80019be:	429a      	cmp	r2, r3
 80019c0:	d942      	bls.n	8001a48 <uart_dma_rx_event_callback+0x134>
			if (rx_head == 0) {
 80019c2:	4b64      	ldr	r3, [pc, #400]	@ (8001b54 <uart_dma_rx_event_callback+0x240>)
 80019c4:	881b      	ldrh	r3, [r3, #0]
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d12f      	bne.n	8001a2a <uart_dma_rx_event_callback+0x116>
				wrap_size = RX_BUFFER_SIZE - rx_tail;
 80019ca:	4b63      	ldr	r3, [pc, #396]	@ (8001b58 <uart_dma_rx_event_callback+0x244>)
 80019cc:	881b      	ldrh	r3, [r3, #0]
 80019ce:	f5c3 5358 	rsb	r3, r3, #13824	@ 0x3600
 80019d2:	b29a      	uxth	r2, r3
 80019d4:	4b61      	ldr	r3, [pc, #388]	@ (8001b5c <uart_dma_rx_event_callback+0x248>)
 80019d6:	801a      	strh	r2, [r3, #0]
				if (wrap_size == PACKET_SIZE) {
 80019d8:	4b60      	ldr	r3, [pc, #384]	@ (8001b5c <uart_dma_rx_event_callback+0x248>)
 80019da:	881b      	ldrh	r3, [r3, #0]
 80019dc:	2b36      	cmp	r3, #54	@ 0x36
 80019de:	d11e      	bne.n	8001a1e <uart_dma_rx_event_callback+0x10a>
					memcpy(rx_data_buffer, &rx_dma_buffer[rx_tail], PACKET_SIZE);
 80019e0:	4b5d      	ldr	r3, [pc, #372]	@ (8001b58 <uart_dma_rx_event_callback+0x244>)
 80019e2:	881b      	ldrh	r3, [r3, #0]
 80019e4:	461a      	mov	r2, r3
 80019e6:	4b61      	ldr	r3, [pc, #388]	@ (8001b6c <uart_dma_rx_event_callback+0x258>)
 80019e8:	4413      	add	r3, r2
 80019ea:	4a61      	ldr	r2, [pc, #388]	@ (8001b70 <uart_dma_rx_event_callback+0x25c>)
 80019ec:	461c      	mov	r4, r3
 80019ee:	4616      	mov	r6, r2
 80019f0:	f104 0c30 	add.w	ip, r4, #48	@ 0x30
 80019f4:	4635      	mov	r5, r6
 80019f6:	4623      	mov	r3, r4
 80019f8:	6818      	ldr	r0, [r3, #0]
 80019fa:	6859      	ldr	r1, [r3, #4]
 80019fc:	689a      	ldr	r2, [r3, #8]
 80019fe:	68db      	ldr	r3, [r3, #12]
 8001a00:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001a02:	3410      	adds	r4, #16
 8001a04:	3610      	adds	r6, #16
 8001a06:	4564      	cmp	r4, ip
 8001a08:	d1f4      	bne.n	80019f4 <uart_dma_rx_event_callback+0xe0>
 8001a0a:	4633      	mov	r3, r6
 8001a0c:	4622      	mov	r2, r4
 8001a0e:	6810      	ldr	r0, [r2, #0]
 8001a10:	6018      	str	r0, [r3, #0]
 8001a12:	8892      	ldrh	r2, [r2, #4]
 8001a14:	809a      	strh	r2, [r3, #4]
					wrap_size = 0;
 8001a16:	4b51      	ldr	r3, [pc, #324]	@ (8001b5c <uart_dma_rx_event_callback+0x248>)
 8001a18:	2200      	movs	r2, #0
 8001a1a:	801a      	strh	r2, [r3, #0]
 8001a1c:	e04f      	b.n	8001abe <uart_dma_rx_event_callback+0x1aa>
				} else {
					rx_wrap_counter++;
 8001a1e:	4b55      	ldr	r3, [pc, #340]	@ (8001b74 <uart_dma_rx_event_callback+0x260>)
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	3301      	adds	r3, #1
 8001a24:	4a53      	ldr	r2, [pc, #332]	@ (8001b74 <uart_dma_rx_event_callback+0x260>)
 8001a26:	6013      	str	r3, [r2, #0]
					return;
 8001a28:	e08f      	b.n	8001b4a <uart_dma_rx_event_callback+0x236>
				}
			} else {
				invalid_packets++;
 8001a2a:	4b4e      	ldr	r3, [pc, #312]	@ (8001b64 <uart_dma_rx_event_callback+0x250>)
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	3301      	adds	r3, #1
 8001a30:	4a4c      	ldr	r2, [pc, #304]	@ (8001b64 <uart_dma_rx_event_callback+0x250>)
 8001a32:	6013      	str	r3, [r2, #0]
				wrap_size = 0;
 8001a34:	4b49      	ldr	r3, [pc, #292]	@ (8001b5c <uart_dma_rx_event_callback+0x248>)
 8001a36:	2200      	movs	r2, #0
 8001a38:	801a      	strh	r2, [r3, #0]
				HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, SET);
 8001a3a:	2201      	movs	r2, #1
 8001a3c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001a40:	4849      	ldr	r0, [pc, #292]	@ (8001b68 <uart_dma_rx_event_callback+0x254>)
 8001a42:	f001 fd8f 	bl	8003564 <HAL_GPIO_WritePin>
				return;
 8001a46:	e080      	b.n	8001b4a <uart_dma_rx_event_callback+0x236>
			}
		} else {
			rx_bytes = rx_head - rx_tail;
 8001a48:	4b42      	ldr	r3, [pc, #264]	@ (8001b54 <uart_dma_rx_event_callback+0x240>)
 8001a4a:	881a      	ldrh	r2, [r3, #0]
 8001a4c:	4b42      	ldr	r3, [pc, #264]	@ (8001b58 <uart_dma_rx_event_callback+0x244>)
 8001a4e:	881b      	ldrh	r3, [r3, #0]
 8001a50:	1ad3      	subs	r3, r2, r3
 8001a52:	b29a      	uxth	r2, r3
 8001a54:	4b42      	ldr	r3, [pc, #264]	@ (8001b60 <uart_dma_rx_event_callback+0x24c>)
 8001a56:	801a      	strh	r2, [r3, #0]

			if (rx_bytes == PACKET_SIZE) {
 8001a58:	4b41      	ldr	r3, [pc, #260]	@ (8001b60 <uart_dma_rx_event_callback+0x24c>)
 8001a5a:	881b      	ldrh	r3, [r3, #0]
 8001a5c:	2b36      	cmp	r3, #54	@ 0x36
 8001a5e:	d11b      	bne.n	8001a98 <uart_dma_rx_event_callback+0x184>
				memcpy(rx_data_buffer, &rx_dma_buffer[rx_tail], PACKET_SIZE);
 8001a60:	4b3d      	ldr	r3, [pc, #244]	@ (8001b58 <uart_dma_rx_event_callback+0x244>)
 8001a62:	881b      	ldrh	r3, [r3, #0]
 8001a64:	461a      	mov	r2, r3
 8001a66:	4b41      	ldr	r3, [pc, #260]	@ (8001b6c <uart_dma_rx_event_callback+0x258>)
 8001a68:	4413      	add	r3, r2
 8001a6a:	4a41      	ldr	r2, [pc, #260]	@ (8001b70 <uart_dma_rx_event_callback+0x25c>)
 8001a6c:	461c      	mov	r4, r3
 8001a6e:	4616      	mov	r6, r2
 8001a70:	f104 0c30 	add.w	ip, r4, #48	@ 0x30
 8001a74:	4635      	mov	r5, r6
 8001a76:	4623      	mov	r3, r4
 8001a78:	6818      	ldr	r0, [r3, #0]
 8001a7a:	6859      	ldr	r1, [r3, #4]
 8001a7c:	689a      	ldr	r2, [r3, #8]
 8001a7e:	68db      	ldr	r3, [r3, #12]
 8001a80:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001a82:	3410      	adds	r4, #16
 8001a84:	3610      	adds	r6, #16
 8001a86:	4564      	cmp	r4, ip
 8001a88:	d1f4      	bne.n	8001a74 <uart_dma_rx_event_callback+0x160>
 8001a8a:	4633      	mov	r3, r6
 8001a8c:	4622      	mov	r2, r4
 8001a8e:	6810      	ldr	r0, [r2, #0]
 8001a90:	6018      	str	r0, [r3, #0]
 8001a92:	8892      	ldrh	r2, [r2, #4]
 8001a94:	809a      	strh	r2, [r3, #4]
 8001a96:	e012      	b.n	8001abe <uart_dma_rx_event_callback+0x1aa>
			} else if (rx_bytes == 0) {
 8001a98:	4b31      	ldr	r3, [pc, #196]	@ (8001b60 <uart_dma_rx_event_callback+0x24c>)
 8001a9a:	881b      	ldrh	r3, [r3, #0]
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d053      	beq.n	8001b48 <uart_dma_rx_event_callback+0x234>
				return;
			} else {
				invalid_packets++;
 8001aa0:	4b30      	ldr	r3, [pc, #192]	@ (8001b64 <uart_dma_rx_event_callback+0x250>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	3301      	adds	r3, #1
 8001aa6:	4a2f      	ldr	r2, [pc, #188]	@ (8001b64 <uart_dma_rx_event_callback+0x250>)
 8001aa8:	6013      	str	r3, [r2, #0]
				wrap_size = 0;
 8001aaa:	4b2c      	ldr	r3, [pc, #176]	@ (8001b5c <uart_dma_rx_event_callback+0x248>)
 8001aac:	2200      	movs	r2, #0
 8001aae:	801a      	strh	r2, [r3, #0]
				HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, SET);
 8001ab0:	2201      	movs	r2, #1
 8001ab2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001ab6:	482c      	ldr	r0, [pc, #176]	@ (8001b68 <uart_dma_rx_event_callback+0x254>)
 8001ab8:	f001 fd54 	bl	8003564 <HAL_GPIO_WritePin>
				return;
 8001abc:	e045      	b.n	8001b4a <uart_dma_rx_event_callback+0x236>
			}
		}
	}

	bytes_to_packet(rx_data_buffer, write_packet);
 8001abe:	4b2e      	ldr	r3, [pc, #184]	@ (8001b78 <uart_dma_rx_event_callback+0x264>)
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	4619      	mov	r1, r3
 8001ac4:	482a      	ldr	r0, [pc, #168]	@ (8001b70 <uart_dma_rx_event_callback+0x25c>)
 8001ac6:	f000 faed 	bl	80020a4 <bytes_to_packet>
	uint8_t is_valid = validate_packet(write_packet);
 8001aca:	4b2b      	ldr	r3, [pc, #172]	@ (8001b78 <uart_dma_rx_event_callback+0x264>)
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	4618      	mov	r0, r3
 8001ad0:	f000 f8ce 	bl	8001c70 <validate_packet>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	73fb      	strb	r3, [r7, #15]

	if (is_valid) {
 8001ad8:	7bfb      	ldrb	r3, [r7, #15]
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d018      	beq.n	8001b10 <uart_dma_rx_event_callback+0x1fc>
		// Swap read/write buffers
		sensor_packet* temp = write_packet;
 8001ade:	4b26      	ldr	r3, [pc, #152]	@ (8001b78 <uart_dma_rx_event_callback+0x264>)
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	60bb      	str	r3, [r7, #8]
		write_packet = read_packet;
 8001ae4:	4b25      	ldr	r3, [pc, #148]	@ (8001b7c <uart_dma_rx_event_callback+0x268>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	4a23      	ldr	r2, [pc, #140]	@ (8001b78 <uart_dma_rx_event_callback+0x264>)
 8001aea:	6013      	str	r3, [r2, #0]
		read_packet = temp;
 8001aec:	4a23      	ldr	r2, [pc, #140]	@ (8001b7c <uart_dma_rx_event_callback+0x268>)
 8001aee:	68bb      	ldr	r3, [r7, #8]
 8001af0:	6013      	str	r3, [r2, #0]

		data_ready = 1;
 8001af2:	4b23      	ldr	r3, [pc, #140]	@ (8001b80 <uart_dma_rx_event_callback+0x26c>)
 8001af4:	2201      	movs	r2, #1
 8001af6:	701a      	strb	r2, [r3, #0]
		valid_packets++;
 8001af8:	4b22      	ldr	r3, [pc, #136]	@ (8001b84 <uart_dma_rx_event_callback+0x270>)
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	3301      	adds	r3, #1
 8001afe:	4a21      	ldr	r2, [pc, #132]	@ (8001b84 <uart_dma_rx_event_callback+0x270>)
 8001b00:	6013      	str	r3, [r2, #0]
		HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, RESET);
 8001b02:	2200      	movs	r2, #0
 8001b04:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001b08:	4817      	ldr	r0, [pc, #92]	@ (8001b68 <uart_dma_rx_event_callback+0x254>)
 8001b0a:	f001 fd2b 	bl	8003564 <HAL_GPIO_WritePin>
 8001b0e:	e00a      	b.n	8001b26 <uart_dma_rx_event_callback+0x212>
	} else {
		corrupted_packets++;
 8001b10:	4b1d      	ldr	r3, [pc, #116]	@ (8001b88 <uart_dma_rx_event_callback+0x274>)
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	3301      	adds	r3, #1
 8001b16:	4a1c      	ldr	r2, [pc, #112]	@ (8001b88 <uart_dma_rx_event_callback+0x274>)
 8001b18:	6013      	str	r3, [r2, #0]
		HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, SET);
 8001b1a:	2201      	movs	r2, #1
 8001b1c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001b20:	4811      	ldr	r0, [pc, #68]	@ (8001b68 <uart_dma_rx_event_callback+0x254>)
 8001b22:	f001 fd1f 	bl	8003564 <HAL_GPIO_WritePin>
	}

	missed_packets = rx_callback_counter - (rx_wrap_counter + valid_packets + invalid_packets + corrupted_packets);
 8001b26:	4b0a      	ldr	r3, [pc, #40]	@ (8001b50 <uart_dma_rx_event_callback+0x23c>)
 8001b28:	681a      	ldr	r2, [r3, #0]
 8001b2a:	4b12      	ldr	r3, [pc, #72]	@ (8001b74 <uart_dma_rx_event_callback+0x260>)
 8001b2c:	6819      	ldr	r1, [r3, #0]
 8001b2e:	4b15      	ldr	r3, [pc, #84]	@ (8001b84 <uart_dma_rx_event_callback+0x270>)
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	4419      	add	r1, r3
 8001b34:	4b0b      	ldr	r3, [pc, #44]	@ (8001b64 <uart_dma_rx_event_callback+0x250>)
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	4419      	add	r1, r3
 8001b3a:	4b13      	ldr	r3, [pc, #76]	@ (8001b88 <uart_dma_rx_event_callback+0x274>)
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	440b      	add	r3, r1
 8001b40:	1ad3      	subs	r3, r2, r3
 8001b42:	4a12      	ldr	r2, [pc, #72]	@ (8001b8c <uart_dma_rx_event_callback+0x278>)
 8001b44:	6013      	str	r3, [r2, #0]
 8001b46:	e000      	b.n	8001b4a <uart_dma_rx_event_callback+0x236>
				return;
 8001b48:	bf00      	nop
}
 8001b4a:	3714      	adds	r7, #20
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001b50:	20003bb8 	.word	0x20003bb8
 8001b54:	20003bb2 	.word	0x20003bb2
 8001b58:	20003bb0 	.word	0x20003bb0
 8001b5c:	20003bb6 	.word	0x20003bb6
 8001b60:	20003bb4 	.word	0x20003bb4
 8001b64:	20003bc4 	.word	0x20003bc4
 8001b68:	40020800 	.word	0x40020800
 8001b6c:	200005b0 	.word	0x200005b0
 8001b70:	20000578 	.word	0x20000578
 8001b74:	20003bbc 	.word	0x20003bbc
 8001b78:	20000058 	.word	0x20000058
 8001b7c:	2000005c 	.word	0x2000005c
 8001b80:	20000576 	.word	0x20000576
 8001b84:	20003bc0 	.word	0x20003bc0
 8001b88:	20003bc8 	.word	0x20003bc8
 8001b8c:	20003bcc 	.word	0x20003bcc

08001b90 <uart_dma_error_callback>:

void uart_dma_error_callback() {
 8001b90:	b580      	push	{r7, lr}
 8001b92:	af00      	add	r7, sp, #0
	HAL_UART_Abort(&huart1);
 8001b94:	4809      	ldr	r0, [pc, #36]	@ (8001bbc <uart_dma_error_callback+0x2c>)
 8001b96:	f006 fa2a 	bl	8007fee <HAL_UART_Abort>

	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, rx_dma_buffer, RX_BUFFER_SIZE);
 8001b9a:	f44f 5258 	mov.w	r2, #13824	@ 0x3600
 8001b9e:	4908      	ldr	r1, [pc, #32]	@ (8001bc0 <uart_dma_error_callback+0x30>)
 8001ba0:	4806      	ldr	r0, [pc, #24]	@ (8001bbc <uart_dma_error_callback+0x2c>)
 8001ba2:	f006 f9c7 	bl	8007f34 <HAL_UARTEx_ReceiveToIdle_DMA>
	__HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT);
 8001ba6:	4b07      	ldr	r3, [pc, #28]	@ (8001bc4 <uart_dma_error_callback+0x34>)
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	681a      	ldr	r2, [r3, #0]
 8001bac:	4b05      	ldr	r3, [pc, #20]	@ (8001bc4 <uart_dma_error_callback+0x34>)
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	f022 0208 	bic.w	r2, r2, #8
 8001bb4:	601a      	str	r2, [r3, #0]
}
 8001bb6:	bf00      	nop
 8001bb8:	bd80      	pop	{r7, pc}
 8001bba:	bf00      	nop
 8001bbc:	20000408 	.word	0x20000408
 8001bc0:	200005b0 	.word	0x200005b0
 8001bc4:	20000450 	.word	0x20000450

08001bc8 <uart_dma_is_data_ready>:

uint8_t uart_dma_is_data_ready() {
 8001bc8:	b480      	push	{r7}
 8001bca:	af00      	add	r7, sp, #0
	return data_ready;
 8001bcc:	4b03      	ldr	r3, [pc, #12]	@ (8001bdc <uart_dma_is_data_ready+0x14>)
 8001bce:	781b      	ldrb	r3, [r3, #0]
 8001bd0:	b2db      	uxtb	r3, r3
}
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bda:	4770      	bx	lr
 8001bdc:	20000576 	.word	0x20000576

08001be0 <uart_dma_reset_data_ready>:

void uart_dma_reset_data_ready() {
 8001be0:	b480      	push	{r7}
 8001be2:	af00      	add	r7, sp, #0
	data_ready = 0;
 8001be4:	4b03      	ldr	r3, [pc, #12]	@ (8001bf4 <uart_dma_reset_data_ready+0x14>)
 8001be6:	2200      	movs	r2, #0
 8001be8:	701a      	strb	r2, [r3, #0]
}
 8001bea:	bf00      	nop
 8001bec:	46bd      	mov	sp, r7
 8001bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf2:	4770      	bx	lr
 8001bf4:	20000576 	.word	0x20000576

08001bf8 <uart_dma_get_latest_packet>:

sensor_packet* uart_dma_get_latest_packet() {
 8001bf8:	b480      	push	{r7}
 8001bfa:	af00      	add	r7, sp, #0
	return read_packet;
 8001bfc:	4b03      	ldr	r3, [pc, #12]	@ (8001c0c <uart_dma_get_latest_packet+0x14>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
}
 8001c00:	4618      	mov	r0, r3
 8001c02:	46bd      	mov	sp, r7
 8001c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c08:	4770      	bx	lr
 8001c0a:	bf00      	nop
 8001c0c:	2000005c 	.word	0x2000005c

08001c10 <calculate_crc32>:
	{-0.00553700002f, -0.0103890002f, 1.19613802f}
};

extern CRC_HandleTypeDef hcrc;

uint32_t calculate_crc32(uint8_t *data, size_t len) {
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b0a0      	sub	sp, #128	@ 0x80
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
 8001c18:	6039      	str	r1, [r7, #0]
    size_t padded_len = (len + 3) & ~0x03;
 8001c1a:	683b      	ldr	r3, [r7, #0]
 8001c1c:	3303      	adds	r3, #3
 8001c1e:	f023 0303 	bic.w	r3, r3, #3
 8001c22:	67fb      	str	r3, [r7, #124]	@ 0x7c
    size_t buffer_len = 2 * PACKET_SIZE;
 8001c24:	236c      	movs	r3, #108	@ 0x6c
 8001c26:	67bb      	str	r3, [r7, #120]	@ 0x78
    uint8_t buffer[2 * PACKET_SIZE];

    if (padded_len > buffer_len) return 0;
 8001c28:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8001c2a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001c2c:	429a      	cmp	r2, r3
 8001c2e:	d901      	bls.n	8001c34 <calculate_crc32+0x24>
 8001c30:	2300      	movs	r3, #0
 8001c32:	e016      	b.n	8001c62 <calculate_crc32+0x52>

    memset(buffer, 0, buffer_len);
 8001c34:	f107 030c 	add.w	r3, r7, #12
 8001c38:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8001c3a:	2100      	movs	r1, #0
 8001c3c:	4618      	mov	r0, r3
 8001c3e:	f00b fc4b 	bl	800d4d8 <memset>
    memcpy(buffer, data, len);
 8001c42:	f107 030c 	add.w	r3, r7, #12
 8001c46:	683a      	ldr	r2, [r7, #0]
 8001c48:	6879      	ldr	r1, [r7, #4]
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	f00b fc70 	bl	800d530 <memcpy>

    return HAL_CRC_Calculate(&hcrc, (uint32_t*)buffer, padded_len >> 2);
 8001c50:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8001c52:	089a      	lsrs	r2, r3, #2
 8001c54:	f107 030c 	add.w	r3, r7, #12
 8001c58:	4619      	mov	r1, r3
 8001c5a:	4804      	ldr	r0, [pc, #16]	@ (8001c6c <calculate_crc32+0x5c>)
 8001c5c:	f000 fe7f 	bl	800295e <HAL_CRC_Calculate>
 8001c60:	4603      	mov	r3, r0
}
 8001c62:	4618      	mov	r0, r3
 8001c64:	3780      	adds	r7, #128	@ 0x80
 8001c66:	46bd      	mov	sp, r7
 8001c68:	bd80      	pop	{r7, pc}
 8001c6a:	bf00      	nop
 8001c6c:	200001d0 	.word	0x200001d0

08001c70 <validate_packet>:
	packet->header = PACKET_HEADER;
	packet->data = *data;
	packet->crc = calculate_crc32((uint8_t*)&packet->data, sizeof(raw_sensor_data));
}

uint8_t validate_packet(sensor_packet *packet) {
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b084      	sub	sp, #16
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
    if (packet->header != PACKET_HEADER) return 0;
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	881b      	ldrh	r3, [r3, #0]
 8001c7c:	b29b      	uxth	r3, r3
 8001c7e:	f64a 32cd 	movw	r2, #43981	@ 0xabcd
 8001c82:	4293      	cmp	r3, r2
 8001c84:	d001      	beq.n	8001c8a <validate_packet+0x1a>
 8001c86:	2300      	movs	r3, #0
 8001c88:	e00f      	b.n	8001caa <validate_packet+0x3a>
    uint32_t expected = calculate_crc32((uint8_t*)&packet->data, sizeof(raw_sensor_data));
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	3302      	adds	r3, #2
 8001c8e:	2130      	movs	r1, #48	@ 0x30
 8001c90:	4618      	mov	r0, r3
 8001c92:	f7ff ffbd 	bl	8001c10 <calculate_crc32>
 8001c96:	60f8      	str	r0, [r7, #12]
    return (packet->crc == expected);
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	f8d3 3032 	ldr.w	r3, [r3, #50]	@ 0x32
 8001c9e:	68fa      	ldr	r2, [r7, #12]
 8001ca0:	429a      	cmp	r2, r3
 8001ca2:	bf0c      	ite	eq
 8001ca4:	2301      	moveq	r3, #1
 8001ca6:	2300      	movne	r3, #0
 8001ca8:	b2db      	uxtb	r3, r3
}
 8001caa:	4618      	mov	r0, r3
 8001cac:	3710      	adds	r7, #16
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	bd80      	pop	{r7, pc}
	...

08001cb4 <process_raw_sensor_data>:

void process_raw_sensor_data(raw_sensor_data* raw_data, sensor_data* data) {
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b086      	sub	sp, #24
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
 8001cbc:	6039      	str	r1, [r7, #0]
	data->time = raw_data->time;
 8001cbe:	6879      	ldr	r1, [r7, #4]
 8001cc0:	680a      	ldr	r2, [r1, #0]
 8001cc2:	684b      	ldr	r3, [r1, #4]
 8001cc4:	6839      	ldr	r1, [r7, #0]
 8001cc6:	600a      	str	r2, [r1, #0]
 8001cc8:	604b      	str	r3, [r1, #4]

	data->pressure = PRESSURE_SCALER * raw_data->bmp390.pressure;
 8001cca:	6879      	ldr	r1, [r7, #4]
 8001ccc:	f8d1 201a 	ldr.w	r2, [r1, #26]
 8001cd0:	f8d1 301e 	ldr.w	r3, [r1, #30]
 8001cd4:	4610      	mov	r0, r2
 8001cd6:	4619      	mov	r1, r3
 8001cd8:	f7fe fb3e 	bl	8000358 <__aeabi_ul2f>
 8001cdc:	ee07 0a10 	vmov	s14, r0
 8001ce0:	eddf 7ad6 	vldr	s15, [pc, #856]	@ 800203c <process_raw_sensor_data+0x388>
 8001ce4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ce8:	683b      	ldr	r3, [r7, #0]
 8001cea:	ee17 2a90 	vmov	r2, s15
 8001cee:	62da      	str	r2, [r3, #44]	@ 0x2c
	data->temperature = TEMPERATURE_SCALER * raw_data->bmp390.temperature;
 8001cf0:	6879      	ldr	r1, [r7, #4]
 8001cf2:	f8d1 2022 	ldr.w	r2, [r1, #34]	@ 0x22
 8001cf6:	f8d1 3026 	ldr.w	r3, [r1, #38]	@ 0x26
 8001cfa:	4610      	mov	r0, r2
 8001cfc:	4619      	mov	r1, r3
 8001cfe:	f7fe fb33 	bl	8000368 <__aeabi_l2f>
 8001d02:	ee07 0a10 	vmov	s14, r0
 8001d06:	eddf 7acd 	vldr	s15, [pc, #820]	@ 800203c <process_raw_sensor_data+0x388>
 8001d0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d0e:	683b      	ldr	r3, [r7, #0]
 8001d10:	ee17 2a90 	vmov	r2, s15
 8001d14:	631a      	str	r2, [r3, #48]	@ 0x30

	// swap x-y
	data->ax = ACC_SCALER * (int16_t)raw_data->bno055.ay;
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	895b      	ldrh	r3, [r3, #10]
 8001d1a:	b29b      	uxth	r3, r3
 8001d1c:	b21b      	sxth	r3, r3
 8001d1e:	ee07 3a90 	vmov	s15, r3
 8001d22:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d26:	ed9f 7ac5 	vldr	s14, [pc, #788]	@ 800203c <process_raw_sensor_data+0x388>
 8001d2a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d2e:	683b      	ldr	r3, [r7, #0]
 8001d30:	ee17 2a90 	vmov	r2, s15
 8001d34:	609a      	str	r2, [r3, #8]
	data->gx = GYR_SCALER * (int16_t)raw_data->bno055.gy;
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	8a1b      	ldrh	r3, [r3, #16]
 8001d3a:	b29b      	uxth	r3, r3
 8001d3c:	b21b      	sxth	r3, r3
 8001d3e:	ee07 3a90 	vmov	s15, r3
 8001d42:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d46:	ed9f 7abe 	vldr	s14, [pc, #760]	@ 8002040 <process_raw_sensor_data+0x38c>
 8001d4a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d4e:	683b      	ldr	r3, [r7, #0]
 8001d50:	ee17 2a90 	vmov	r2, s15
 8001d54:	615a      	str	r2, [r3, #20]
	data->mx = MAG_SCALER * (int16_t)raw_data->bno055.my;
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	8adb      	ldrh	r3, [r3, #22]
 8001d5a:	b29b      	uxth	r3, r3
 8001d5c:	b21b      	sxth	r3, r3
 8001d5e:	ee07 3a90 	vmov	s15, r3
 8001d62:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d66:	ed9f 7ab7 	vldr	s14, [pc, #732]	@ 8002044 <process_raw_sensor_data+0x390>
 8001d6a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d6e:	683b      	ldr	r3, [r7, #0]
 8001d70:	ee17 2a90 	vmov	r2, s15
 8001d74:	621a      	str	r2, [r3, #32]

	// swap x-y
	data->ay = ACC_SCALER * (int16_t)raw_data->bno055.ax;
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	891b      	ldrh	r3, [r3, #8]
 8001d7a:	b29b      	uxth	r3, r3
 8001d7c:	b21b      	sxth	r3, r3
 8001d7e:	ee07 3a90 	vmov	s15, r3
 8001d82:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d86:	ed9f 7aad 	vldr	s14, [pc, #692]	@ 800203c <process_raw_sensor_data+0x388>
 8001d8a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d8e:	683b      	ldr	r3, [r7, #0]
 8001d90:	ee17 2a90 	vmov	r2, s15
 8001d94:	60da      	str	r2, [r3, #12]
	data->gy = GYR_SCALER * (int16_t)raw_data->bno055.gx;
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	89db      	ldrh	r3, [r3, #14]
 8001d9a:	b29b      	uxth	r3, r3
 8001d9c:	b21b      	sxth	r3, r3
 8001d9e:	ee07 3a90 	vmov	s15, r3
 8001da2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001da6:	ed9f 7aa6 	vldr	s14, [pc, #664]	@ 8002040 <process_raw_sensor_data+0x38c>
 8001daa:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001dae:	683b      	ldr	r3, [r7, #0]
 8001db0:	ee17 2a90 	vmov	r2, s15
 8001db4:	619a      	str	r2, [r3, #24]
	data->my = MAG_SCALER * (int16_t)raw_data->bno055.mx;
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	8a9b      	ldrh	r3, [r3, #20]
 8001dba:	b29b      	uxth	r3, r3
 8001dbc:	b21b      	sxth	r3, r3
 8001dbe:	ee07 3a90 	vmov	s15, r3
 8001dc2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001dc6:	ed9f 7a9f 	vldr	s14, [pc, #636]	@ 8002044 <process_raw_sensor_data+0x390>
 8001dca:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001dce:	683b      	ldr	r3, [r7, #0]
 8001dd0:	ee17 2a90 	vmov	r2, s15
 8001dd4:	625a      	str	r2, [r3, #36]	@ 0x24

	// invert z
	data->az = -ACC_SCALER * (int16_t)raw_data->bno055.az;
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	899b      	ldrh	r3, [r3, #12]
 8001dda:	b29b      	uxth	r3, r3
 8001ddc:	b21b      	sxth	r3, r3
 8001dde:	ee07 3a90 	vmov	s15, r3
 8001de2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001de6:	ed9f 7a98 	vldr	s14, [pc, #608]	@ 8002048 <process_raw_sensor_data+0x394>
 8001dea:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001dee:	683b      	ldr	r3, [r7, #0]
 8001df0:	ee17 2a90 	vmov	r2, s15
 8001df4:	611a      	str	r2, [r3, #16]
	data->gz = -GYR_SCALER * (int16_t)raw_data->bno055.gz;
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	8a5b      	ldrh	r3, [r3, #18]
 8001dfa:	b29b      	uxth	r3, r3
 8001dfc:	b21b      	sxth	r3, r3
 8001dfe:	ee07 3a90 	vmov	s15, r3
 8001e02:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001e06:	ed9f 7a91 	vldr	s14, [pc, #580]	@ 800204c <process_raw_sensor_data+0x398>
 8001e0a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e0e:	683b      	ldr	r3, [r7, #0]
 8001e10:	ee17 2a90 	vmov	r2, s15
 8001e14:	61da      	str	r2, [r3, #28]
	data->mz = -MAG_SCALER * (int16_t)raw_data->bno055.mz;
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	8b1b      	ldrh	r3, [r3, #24]
 8001e1a:	b29b      	uxth	r3, r3
 8001e1c:	b21b      	sxth	r3, r3
 8001e1e:	ee07 3a90 	vmov	s15, r3
 8001e22:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001e26:	ed9f 7a8a 	vldr	s14, [pc, #552]	@ 8002050 <process_raw_sensor_data+0x39c>
 8001e2a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e2e:	683b      	ldr	r3, [r7, #0]
 8001e30:	ee17 2a90 	vmov	r2, s15
 8001e34:	629a      	str	r2, [r3, #40]	@ 0x28

	// remove biases
#ifndef CALIBRATE_ACC
	data->ax = (data->ax / CONSTANT_g - ACC_BIAS[0]) * ACC_SCALE_FACTOR[0][0] * CONSTANT_g;
 8001e36:	683b      	ldr	r3, [r7, #0]
 8001e38:	689b      	ldr	r3, [r3, #8]
 8001e3a:	ed9f 7a86 	vldr	s14, [pc, #536]	@ 8002054 <process_raw_sensor_data+0x3a0>
 8001e3e:	ee07 3a90 	vmov	s15, r3
 8001e42:	eec7 7a87 	vdiv.f32	s15, s15, s14
 8001e46:	ed9f 7a84 	vldr	s14, [pc, #528]	@ 8002058 <process_raw_sensor_data+0x3a4>
 8001e4a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001e4e:	ed9f 7a83 	vldr	s14, [pc, #524]	@ 800205c <process_raw_sensor_data+0x3a8>
 8001e52:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e56:	ed9f 7a7f 	vldr	s14, [pc, #508]	@ 8002054 <process_raw_sensor_data+0x3a0>
 8001e5a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e5e:	683b      	ldr	r3, [r7, #0]
 8001e60:	ee17 2a90 	vmov	r2, s15
 8001e64:	609a      	str	r2, [r3, #8]
	data->ay = (data->ay / CONSTANT_g - ACC_BIAS[1]) * ACC_SCALE_FACTOR[1][1] * CONSTANT_g;
 8001e66:	683b      	ldr	r3, [r7, #0]
 8001e68:	68db      	ldr	r3, [r3, #12]
 8001e6a:	ed9f 7a7a 	vldr	s14, [pc, #488]	@ 8002054 <process_raw_sensor_data+0x3a0>
 8001e6e:	ee07 3a90 	vmov	s15, r3
 8001e72:	eec7 7a87 	vdiv.f32	s15, s15, s14
 8001e76:	ed9f 7a7a 	vldr	s14, [pc, #488]	@ 8002060 <process_raw_sensor_data+0x3ac>
 8001e7a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001e7e:	ed9f 7a79 	vldr	s14, [pc, #484]	@ 8002064 <process_raw_sensor_data+0x3b0>
 8001e82:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e86:	ed9f 7a73 	vldr	s14, [pc, #460]	@ 8002054 <process_raw_sensor_data+0x3a0>
 8001e8a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e8e:	683b      	ldr	r3, [r7, #0]
 8001e90:	ee17 2a90 	vmov	r2, s15
 8001e94:	60da      	str	r2, [r3, #12]
	data->az = (data->az / CONSTANT_g - ACC_BIAS[2]) * ACC_SCALE_FACTOR[2][2] * CONSTANT_g;
 8001e96:	683b      	ldr	r3, [r7, #0]
 8001e98:	691b      	ldr	r3, [r3, #16]
 8001e9a:	ed9f 7a6e 	vldr	s14, [pc, #440]	@ 8002054 <process_raw_sensor_data+0x3a0>
 8001e9e:	ee07 3a90 	vmov	s15, r3
 8001ea2:	eec7 7a87 	vdiv.f32	s15, s15, s14
 8001ea6:	ed9f 7a70 	vldr	s14, [pc, #448]	@ 8002068 <process_raw_sensor_data+0x3b4>
 8001eaa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001eae:	ed9f 7a6f 	vldr	s14, [pc, #444]	@ 800206c <process_raw_sensor_data+0x3b8>
 8001eb2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001eb6:	ed9f 7a67 	vldr	s14, [pc, #412]	@ 8002054 <process_raw_sensor_data+0x3a0>
 8001eba:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ebe:	683b      	ldr	r3, [r7, #0]
 8001ec0:	ee17 2a90 	vmov	r2, s15
 8001ec4:	611a      	str	r2, [r3, #16]
#endif

#ifndef CALIBRATE_GYR
	data->gx = (data->gx - GYR_BIAS[0] / RAD_TO_DEG);
 8001ec6:	683b      	ldr	r3, [r7, #0]
 8001ec8:	695b      	ldr	r3, [r3, #20]
 8001eca:	eddf 6a69 	vldr	s13, [pc, #420]	@ 8002070 <process_raw_sensor_data+0x3bc>
 8001ece:	ed9f 7a69 	vldr	s14, [pc, #420]	@ 8002074 <process_raw_sensor_data+0x3c0>
 8001ed2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001ed6:	ee07 3a10 	vmov	s14, r3
 8001eda:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ede:	683b      	ldr	r3, [r7, #0]
 8001ee0:	ee17 2a90 	vmov	r2, s15
 8001ee4:	615a      	str	r2, [r3, #20]
	data->gy = (data->gy - GYR_BIAS[1] / RAD_TO_DEG);
 8001ee6:	683b      	ldr	r3, [r7, #0]
 8001ee8:	699b      	ldr	r3, [r3, #24]
 8001eea:	eddf 6a63 	vldr	s13, [pc, #396]	@ 8002078 <process_raw_sensor_data+0x3c4>
 8001eee:	ed9f 7a61 	vldr	s14, [pc, #388]	@ 8002074 <process_raw_sensor_data+0x3c0>
 8001ef2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001ef6:	ee07 3a10 	vmov	s14, r3
 8001efa:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001efe:	683b      	ldr	r3, [r7, #0]
 8001f00:	ee17 2a90 	vmov	r2, s15
 8001f04:	619a      	str	r2, [r3, #24]
	data->gz = (data->gz - GYR_BIAS[2] / RAD_TO_DEG);
 8001f06:	683b      	ldr	r3, [r7, #0]
 8001f08:	69db      	ldr	r3, [r3, #28]
 8001f0a:	eddf 6a5c 	vldr	s13, [pc, #368]	@ 800207c <process_raw_sensor_data+0x3c8>
 8001f0e:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 8002074 <process_raw_sensor_data+0x3c0>
 8001f12:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001f16:	ee07 3a10 	vmov	s14, r3
 8001f1a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f1e:	683b      	ldr	r3, [r7, #0]
 8001f20:	ee17 2a90 	vmov	r2, s15
 8001f24:	61da      	str	r2, [r3, #28]
#endif

#ifndef CALIBRATE_MAG
	data->mx = (data->mx - MAG_BIAS[0]);
 8001f26:	683b      	ldr	r3, [r7, #0]
 8001f28:	6a1b      	ldr	r3, [r3, #32]
 8001f2a:	eddf 7a55 	vldr	s15, [pc, #340]	@ 8002080 <process_raw_sensor_data+0x3cc>
 8001f2e:	ee07 3a10 	vmov	s14, r3
 8001f32:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f36:	683b      	ldr	r3, [r7, #0]
 8001f38:	ee17 2a90 	vmov	r2, s15
 8001f3c:	621a      	str	r2, [r3, #32]
	data->my = (data->my - MAG_BIAS[1]);
 8001f3e:	683b      	ldr	r3, [r7, #0]
 8001f40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f42:	eddf 7a50 	vldr	s15, [pc, #320]	@ 8002084 <process_raw_sensor_data+0x3d0>
 8001f46:	ee07 3a10 	vmov	s14, r3
 8001f4a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f4e:	683b      	ldr	r3, [r7, #0]
 8001f50:	ee17 2a90 	vmov	r2, s15
 8001f54:	625a      	str	r2, [r3, #36]	@ 0x24
	data->mz = (data->mz - MAG_BIAS[2]);
 8001f56:	683b      	ldr	r3, [r7, #0]
 8001f58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f5a:	eddf 7a4b 	vldr	s15, [pc, #300]	@ 8002088 <process_raw_sensor_data+0x3d4>
 8001f5e:	ee07 3a10 	vmov	s14, r3
 8001f62:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f66:	683b      	ldr	r3, [r7, #0]
 8001f68:	ee17 2a90 	vmov	r2, s15
 8001f6c:	629a      	str	r2, [r3, #40]	@ 0x28

	float cal_mx = 	data->mx * MAG_SCALE_FACTOR[0][0] +
 8001f6e:	683b      	ldr	r3, [r7, #0]
 8001f70:	6a1b      	ldr	r3, [r3, #32]
 8001f72:	eddf 7a46 	vldr	s15, [pc, #280]	@ 800208c <process_raw_sensor_data+0x3d8>
 8001f76:	ee07 3a10 	vmov	s14, r3
 8001f7a:	ee27 7a27 	vmul.f32	s14, s14, s15
					data->my * MAG_SCALE_FACTOR[0][1] +
 8001f7e:	683b      	ldr	r3, [r7, #0]
 8001f80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f82:	eddf 7a43 	vldr	s15, [pc, #268]	@ 8002090 <process_raw_sensor_data+0x3dc>
 8001f86:	ee06 3a90 	vmov	s13, r3
 8001f8a:	ee66 7aa7 	vmul.f32	s15, s13, s15
	float cal_mx = 	data->mx * MAG_SCALE_FACTOR[0][0] +
 8001f8e:	ee37 7a27 	vadd.f32	s14, s14, s15
					data->mz * MAG_SCALE_FACTOR[0][2];
 8001f92:	683b      	ldr	r3, [r7, #0]
 8001f94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f96:	eddf 7a3f 	vldr	s15, [pc, #252]	@ 8002094 <process_raw_sensor_data+0x3e0>
 8001f9a:	ee06 3a90 	vmov	s13, r3
 8001f9e:	ee66 7aa7 	vmul.f32	s15, s13, s15
	float cal_mx = 	data->mx * MAG_SCALE_FACTOR[0][0] +
 8001fa2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001fa6:	edc7 7a05 	vstr	s15, [r7, #20]

	float cal_my = 	data->mx * MAG_SCALE_FACTOR[1][0] +
 8001faa:	683b      	ldr	r3, [r7, #0]
 8001fac:	6a1b      	ldr	r3, [r3, #32]
 8001fae:	eddf 7a38 	vldr	s15, [pc, #224]	@ 8002090 <process_raw_sensor_data+0x3dc>
 8001fb2:	ee07 3a10 	vmov	s14, r3
 8001fb6:	ee27 7a27 	vmul.f32	s14, s14, s15
					data->my * MAG_SCALE_FACTOR[1][1] +
 8001fba:	683b      	ldr	r3, [r7, #0]
 8001fbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fbe:	eddf 7a36 	vldr	s15, [pc, #216]	@ 8002098 <process_raw_sensor_data+0x3e4>
 8001fc2:	ee06 3a90 	vmov	s13, r3
 8001fc6:	ee66 7aa7 	vmul.f32	s15, s13, s15
	float cal_my = 	data->mx * MAG_SCALE_FACTOR[1][0] +
 8001fca:	ee37 7a27 	vadd.f32	s14, s14, s15
					data->mz * MAG_SCALE_FACTOR[1][2];
 8001fce:	683b      	ldr	r3, [r7, #0]
 8001fd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fd2:	eddf 7a32 	vldr	s15, [pc, #200]	@ 800209c <process_raw_sensor_data+0x3e8>
 8001fd6:	ee06 3a90 	vmov	s13, r3
 8001fda:	ee66 7aa7 	vmul.f32	s15, s13, s15
	float cal_my = 	data->mx * MAG_SCALE_FACTOR[1][0] +
 8001fde:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001fe2:	edc7 7a04 	vstr	s15, [r7, #16]

	float cal_mz = 	data->mx * MAG_SCALE_FACTOR[2][0] +
 8001fe6:	683b      	ldr	r3, [r7, #0]
 8001fe8:	6a1b      	ldr	r3, [r3, #32]
 8001fea:	eddf 7a2a 	vldr	s15, [pc, #168]	@ 8002094 <process_raw_sensor_data+0x3e0>
 8001fee:	ee07 3a10 	vmov	s14, r3
 8001ff2:	ee27 7a27 	vmul.f32	s14, s14, s15
					data->my * MAG_SCALE_FACTOR[2][1] +
 8001ff6:	683b      	ldr	r3, [r7, #0]
 8001ff8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ffa:	eddf 7a28 	vldr	s15, [pc, #160]	@ 800209c <process_raw_sensor_data+0x3e8>
 8001ffe:	ee06 3a90 	vmov	s13, r3
 8002002:	ee66 7aa7 	vmul.f32	s15, s13, s15
	float cal_mz = 	data->mx * MAG_SCALE_FACTOR[2][0] +
 8002006:	ee37 7a27 	vadd.f32	s14, s14, s15
					data->mz * MAG_SCALE_FACTOR[2][2];
 800200a:	683b      	ldr	r3, [r7, #0]
 800200c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800200e:	eddf 7a24 	vldr	s15, [pc, #144]	@ 80020a0 <process_raw_sensor_data+0x3ec>
 8002012:	ee06 3a90 	vmov	s13, r3
 8002016:	ee66 7aa7 	vmul.f32	s15, s13, s15
	float cal_mz = 	data->mx * MAG_SCALE_FACTOR[2][0] +
 800201a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800201e:	edc7 7a03 	vstr	s15, [r7, #12]

	data->mx = cal_mx;
 8002022:	683b      	ldr	r3, [r7, #0]
 8002024:	697a      	ldr	r2, [r7, #20]
 8002026:	621a      	str	r2, [r3, #32]
	data->my = cal_my;
 8002028:	683b      	ldr	r3, [r7, #0]
 800202a:	693a      	ldr	r2, [r7, #16]
 800202c:	625a      	str	r2, [r3, #36]	@ 0x24
	data->mz = cal_mz;
 800202e:	683b      	ldr	r3, [r7, #0]
 8002030:	68fa      	ldr	r2, [r7, #12]
 8002032:	629a      	str	r2, [r3, #40]	@ 0x28
#endif
}
 8002034:	bf00      	nop
 8002036:	3718      	adds	r7, #24
 8002038:	46bd      	mov	sp, r7
 800203a:	bd80      	pop	{r7, pc}
 800203c:	3c23d70a 	.word	0x3c23d70a
 8002040:	3a91a2b4 	.word	0x3a91a2b4
 8002044:	3d800000 	.word	0x3d800000
 8002048:	bc23d70a 	.word	0xbc23d70a
 800204c:	ba91a2b4 	.word	0xba91a2b4
 8002050:	bd800000 	.word	0xbd800000
 8002054:	411ce83e 	.word	0x411ce83e
 8002058:	bdae147b 	.word	0xbdae147b
 800205c:	3f7e17c8 	.word	0x3f7e17c8
 8002060:	bd03126f 	.word	0xbd03126f
 8002064:	3f7edefc 	.word	0x3f7edefc
 8002068:	3cf5c290 	.word	0x3cf5c290
 800206c:	3f7e46bc 	.word	0x3f7e46bc
 8002070:	be089388 	.word	0xbe089388
 8002074:	42652ee1 	.word	0x42652ee1
 8002078:	bd3b114d 	.word	0xbd3b114d
 800207c:	be151fea 	.word	0xbe151fea
 8002080:	c1dc0000 	.word	0xc1dc0000
 8002084:	c1926666 	.word	0xc1926666
 8002088:	41d66666 	.word	0x41d66666
 800208c:	3f97ea92 	.word	0x3f97ea92
 8002090:	bd6cf638 	.word	0xbd6cf638
 8002094:	bbb56fb9 	.word	0xbbb56fb9
 8002098:	3f92b242 	.word	0x3f92b242
 800209c:	bc2a36a0 	.word	0xbc2a36a0
 80020a0:	3f991b0d 	.word	0x3f991b0d

080020a4 <bytes_to_packet>:

void bytes_to_packet(uint8_t* bytes, sensor_packet* packet) {
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b082      	sub	sp, #8
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
 80020ac:	6039      	str	r1, [r7, #0]
	memcpy(packet, bytes, sizeof(sensor_packet));
 80020ae:	2236      	movs	r2, #54	@ 0x36
 80020b0:	6879      	ldr	r1, [r7, #4]
 80020b2:	6838      	ldr	r0, [r7, #0]
 80020b4:	f00b fa3c 	bl	800d530 <memcpy>
}
 80020b8:	bf00      	nop
 80020ba:	3708      	adds	r7, #8
 80020bc:	46bd      	mov	sp, r7
 80020be:	bd80      	pop	{r7, pc}

080020c0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80020c0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80020f8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80020c4:	f7ff fbfc 	bl	80018c0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80020c8:	480c      	ldr	r0, [pc, #48]	@ (80020fc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80020ca:	490d      	ldr	r1, [pc, #52]	@ (8002100 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80020cc:	4a0d      	ldr	r2, [pc, #52]	@ (8002104 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80020ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80020d0:	e002      	b.n	80020d8 <LoopCopyDataInit>

080020d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80020d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80020d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80020d6:	3304      	adds	r3, #4

080020d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80020d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80020da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80020dc:	d3f9      	bcc.n	80020d2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80020de:	4a0a      	ldr	r2, [pc, #40]	@ (8002108 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80020e0:	4c0a      	ldr	r4, [pc, #40]	@ (800210c <LoopFillZerobss+0x22>)
  movs r3, #0
 80020e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80020e4:	e001      	b.n	80020ea <LoopFillZerobss>

080020e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80020e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80020e8:	3204      	adds	r2, #4

080020ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80020ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80020ec:	d3fb      	bcc.n	80020e6 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 80020ee:	f00b f9fb 	bl	800d4e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80020f2:	f7fe fc3f 	bl	8000974 <main>
  bx  lr    
 80020f6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80020f8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80020fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002100:	2000016c 	.word	0x2000016c
  ldr r2, =_sidata
 8002104:	0800d5dc 	.word	0x0800d5dc
  ldr r2, =_sbss
 8002108:	2000016c 	.word	0x2000016c
  ldr r4, =_ebss
 800210c:	200057cc 	.word	0x200057cc

08002110 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002110:	e7fe      	b.n	8002110 <ADC_IRQHandler>
	...

08002114 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002118:	4b0e      	ldr	r3, [pc, #56]	@ (8002154 <HAL_Init+0x40>)
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	4a0d      	ldr	r2, [pc, #52]	@ (8002154 <HAL_Init+0x40>)
 800211e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002122:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002124:	4b0b      	ldr	r3, [pc, #44]	@ (8002154 <HAL_Init+0x40>)
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	4a0a      	ldr	r2, [pc, #40]	@ (8002154 <HAL_Init+0x40>)
 800212a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800212e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002130:	4b08      	ldr	r3, [pc, #32]	@ (8002154 <HAL_Init+0x40>)
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	4a07      	ldr	r2, [pc, #28]	@ (8002154 <HAL_Init+0x40>)
 8002136:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800213a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800213c:	2003      	movs	r0, #3
 800213e:	f000 fbb1 	bl	80028a4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002142:	200f      	movs	r0, #15
 8002144:	f000 f808 	bl	8002158 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002148:	f7ff f892 	bl	8001270 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800214c:	2300      	movs	r3, #0
}
 800214e:	4618      	mov	r0, r3
 8002150:	bd80      	pop	{r7, pc}
 8002152:	bf00      	nop
 8002154:	40023c00 	.word	0x40023c00

08002158 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002158:	b580      	push	{r7, lr}
 800215a:	b082      	sub	sp, #8
 800215c:	af00      	add	r7, sp, #0
 800215e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002160:	4b12      	ldr	r3, [pc, #72]	@ (80021ac <HAL_InitTick+0x54>)
 8002162:	681a      	ldr	r2, [r3, #0]
 8002164:	4b12      	ldr	r3, [pc, #72]	@ (80021b0 <HAL_InitTick+0x58>)
 8002166:	781b      	ldrb	r3, [r3, #0]
 8002168:	4619      	mov	r1, r3
 800216a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800216e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002172:	fbb2 f3f3 	udiv	r3, r2, r3
 8002176:	4618      	mov	r0, r3
 8002178:	f000 fbc9 	bl	800290e <HAL_SYSTICK_Config>
 800217c:	4603      	mov	r3, r0
 800217e:	2b00      	cmp	r3, #0
 8002180:	d001      	beq.n	8002186 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002182:	2301      	movs	r3, #1
 8002184:	e00e      	b.n	80021a4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	2b0f      	cmp	r3, #15
 800218a:	d80a      	bhi.n	80021a2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800218c:	2200      	movs	r2, #0
 800218e:	6879      	ldr	r1, [r7, #4]
 8002190:	f04f 30ff 	mov.w	r0, #4294967295
 8002194:	f000 fb91 	bl	80028ba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002198:	4a06      	ldr	r2, [pc, #24]	@ (80021b4 <HAL_InitTick+0x5c>)
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800219e:	2300      	movs	r3, #0
 80021a0:	e000      	b.n	80021a4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80021a2:	2301      	movs	r3, #1
}
 80021a4:	4618      	mov	r0, r3
 80021a6:	3708      	adds	r7, #8
 80021a8:	46bd      	mov	sp, r7
 80021aa:	bd80      	pop	{r7, pc}
 80021ac:	20000054 	.word	0x20000054
 80021b0:	20000064 	.word	0x20000064
 80021b4:	20000060 	.word	0x20000060

080021b8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80021b8:	b480      	push	{r7}
 80021ba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80021bc:	4b06      	ldr	r3, [pc, #24]	@ (80021d8 <HAL_IncTick+0x20>)
 80021be:	781b      	ldrb	r3, [r3, #0]
 80021c0:	461a      	mov	r2, r3
 80021c2:	4b06      	ldr	r3, [pc, #24]	@ (80021dc <HAL_IncTick+0x24>)
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	4413      	add	r3, r2
 80021c8:	4a04      	ldr	r2, [pc, #16]	@ (80021dc <HAL_IncTick+0x24>)
 80021ca:	6013      	str	r3, [r2, #0]
}
 80021cc:	bf00      	nop
 80021ce:	46bd      	mov	sp, r7
 80021d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d4:	4770      	bx	lr
 80021d6:	bf00      	nop
 80021d8:	20000064 	.word	0x20000064
 80021dc:	20003bd0 	.word	0x20003bd0

080021e0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80021e0:	b480      	push	{r7}
 80021e2:	af00      	add	r7, sp, #0
  return uwTick;
 80021e4:	4b03      	ldr	r3, [pc, #12]	@ (80021f4 <HAL_GetTick+0x14>)
 80021e6:	681b      	ldr	r3, [r3, #0]
}
 80021e8:	4618      	mov	r0, r3
 80021ea:	46bd      	mov	sp, r7
 80021ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f0:	4770      	bx	lr
 80021f2:	bf00      	nop
 80021f4:	20003bd0 	.word	0x20003bd0

080021f8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	b084      	sub	sp, #16
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002200:	f7ff ffee 	bl	80021e0 <HAL_GetTick>
 8002204:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002210:	d005      	beq.n	800221e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002212:	4b0a      	ldr	r3, [pc, #40]	@ (800223c <HAL_Delay+0x44>)
 8002214:	781b      	ldrb	r3, [r3, #0]
 8002216:	461a      	mov	r2, r3
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	4413      	add	r3, r2
 800221c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800221e:	bf00      	nop
 8002220:	f7ff ffde 	bl	80021e0 <HAL_GetTick>
 8002224:	4602      	mov	r2, r0
 8002226:	68bb      	ldr	r3, [r7, #8]
 8002228:	1ad3      	subs	r3, r2, r3
 800222a:	68fa      	ldr	r2, [r7, #12]
 800222c:	429a      	cmp	r2, r3
 800222e:	d8f7      	bhi.n	8002220 <HAL_Delay+0x28>
  {
  }
}
 8002230:	bf00      	nop
 8002232:	bf00      	nop
 8002234:	3710      	adds	r7, #16
 8002236:	46bd      	mov	sp, r7
 8002238:	bd80      	pop	{r7, pc}
 800223a:	bf00      	nop
 800223c:	20000064 	.word	0x20000064

08002240 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	b084      	sub	sp, #16
 8002244:	af00      	add	r7, sp, #0
 8002246:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002248:	2300      	movs	r3, #0
 800224a:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	2b00      	cmp	r3, #0
 8002250:	d101      	bne.n	8002256 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002252:	2301      	movs	r3, #1
 8002254:	e033      	b.n	80022be <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800225a:	2b00      	cmp	r3, #0
 800225c:	d109      	bne.n	8002272 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800225e:	6878      	ldr	r0, [r7, #4]
 8002260:	f7ff f82e 	bl	80012c0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	2200      	movs	r2, #0
 8002268:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	2200      	movs	r2, #0
 800226e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002276:	f003 0310 	and.w	r3, r3, #16
 800227a:	2b00      	cmp	r3, #0
 800227c:	d118      	bne.n	80022b0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002282:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002286:	f023 0302 	bic.w	r3, r3, #2
 800228a:	f043 0202 	orr.w	r2, r3, #2
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8002292:	6878      	ldr	r0, [r7, #4]
 8002294:	f000 f93a 	bl	800250c <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	2200      	movs	r2, #0
 800229c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022a2:	f023 0303 	bic.w	r3, r3, #3
 80022a6:	f043 0201 	orr.w	r2, r3, #1
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	641a      	str	r2, [r3, #64]	@ 0x40
 80022ae:	e001      	b.n	80022b4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80022b0:	2301      	movs	r3, #1
 80022b2:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	2200      	movs	r2, #0
 80022b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80022bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80022be:	4618      	mov	r0, r3
 80022c0:	3710      	adds	r7, #16
 80022c2:	46bd      	mov	sp, r7
 80022c4:	bd80      	pop	{r7, pc}
	...

080022c8 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80022c8:	b480      	push	{r7}
 80022ca:	b085      	sub	sp, #20
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
 80022d0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80022d2:	2300      	movs	r3, #0
 80022d4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80022dc:	2b01      	cmp	r3, #1
 80022de:	d101      	bne.n	80022e4 <HAL_ADC_ConfigChannel+0x1c>
 80022e0:	2302      	movs	r3, #2
 80022e2:	e105      	b.n	80024f0 <HAL_ADC_ConfigChannel+0x228>
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	2201      	movs	r2, #1
 80022e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80022ec:	683b      	ldr	r3, [r7, #0]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	2b09      	cmp	r3, #9
 80022f2:	d925      	bls.n	8002340 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	68d9      	ldr	r1, [r3, #12]
 80022fa:	683b      	ldr	r3, [r7, #0]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	b29b      	uxth	r3, r3
 8002300:	461a      	mov	r2, r3
 8002302:	4613      	mov	r3, r2
 8002304:	005b      	lsls	r3, r3, #1
 8002306:	4413      	add	r3, r2
 8002308:	3b1e      	subs	r3, #30
 800230a:	2207      	movs	r2, #7
 800230c:	fa02 f303 	lsl.w	r3, r2, r3
 8002310:	43da      	mvns	r2, r3
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	400a      	ands	r2, r1
 8002318:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	68d9      	ldr	r1, [r3, #12]
 8002320:	683b      	ldr	r3, [r7, #0]
 8002322:	689a      	ldr	r2, [r3, #8]
 8002324:	683b      	ldr	r3, [r7, #0]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	b29b      	uxth	r3, r3
 800232a:	4618      	mov	r0, r3
 800232c:	4603      	mov	r3, r0
 800232e:	005b      	lsls	r3, r3, #1
 8002330:	4403      	add	r3, r0
 8002332:	3b1e      	subs	r3, #30
 8002334:	409a      	lsls	r2, r3
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	430a      	orrs	r2, r1
 800233c:	60da      	str	r2, [r3, #12]
 800233e:	e022      	b.n	8002386 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	6919      	ldr	r1, [r3, #16]
 8002346:	683b      	ldr	r3, [r7, #0]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	b29b      	uxth	r3, r3
 800234c:	461a      	mov	r2, r3
 800234e:	4613      	mov	r3, r2
 8002350:	005b      	lsls	r3, r3, #1
 8002352:	4413      	add	r3, r2
 8002354:	2207      	movs	r2, #7
 8002356:	fa02 f303 	lsl.w	r3, r2, r3
 800235a:	43da      	mvns	r2, r3
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	400a      	ands	r2, r1
 8002362:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	6919      	ldr	r1, [r3, #16]
 800236a:	683b      	ldr	r3, [r7, #0]
 800236c:	689a      	ldr	r2, [r3, #8]
 800236e:	683b      	ldr	r3, [r7, #0]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	b29b      	uxth	r3, r3
 8002374:	4618      	mov	r0, r3
 8002376:	4603      	mov	r3, r0
 8002378:	005b      	lsls	r3, r3, #1
 800237a:	4403      	add	r3, r0
 800237c:	409a      	lsls	r2, r3
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	430a      	orrs	r2, r1
 8002384:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002386:	683b      	ldr	r3, [r7, #0]
 8002388:	685b      	ldr	r3, [r3, #4]
 800238a:	2b06      	cmp	r3, #6
 800238c:	d824      	bhi.n	80023d8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002394:	683b      	ldr	r3, [r7, #0]
 8002396:	685a      	ldr	r2, [r3, #4]
 8002398:	4613      	mov	r3, r2
 800239a:	009b      	lsls	r3, r3, #2
 800239c:	4413      	add	r3, r2
 800239e:	3b05      	subs	r3, #5
 80023a0:	221f      	movs	r2, #31
 80023a2:	fa02 f303 	lsl.w	r3, r2, r3
 80023a6:	43da      	mvns	r2, r3
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	400a      	ands	r2, r1
 80023ae:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80023b6:	683b      	ldr	r3, [r7, #0]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	b29b      	uxth	r3, r3
 80023bc:	4618      	mov	r0, r3
 80023be:	683b      	ldr	r3, [r7, #0]
 80023c0:	685a      	ldr	r2, [r3, #4]
 80023c2:	4613      	mov	r3, r2
 80023c4:	009b      	lsls	r3, r3, #2
 80023c6:	4413      	add	r3, r2
 80023c8:	3b05      	subs	r3, #5
 80023ca:	fa00 f203 	lsl.w	r2, r0, r3
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	430a      	orrs	r2, r1
 80023d4:	635a      	str	r2, [r3, #52]	@ 0x34
 80023d6:	e04c      	b.n	8002472 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80023d8:	683b      	ldr	r3, [r7, #0]
 80023da:	685b      	ldr	r3, [r3, #4]
 80023dc:	2b0c      	cmp	r3, #12
 80023de:	d824      	bhi.n	800242a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80023e6:	683b      	ldr	r3, [r7, #0]
 80023e8:	685a      	ldr	r2, [r3, #4]
 80023ea:	4613      	mov	r3, r2
 80023ec:	009b      	lsls	r3, r3, #2
 80023ee:	4413      	add	r3, r2
 80023f0:	3b23      	subs	r3, #35	@ 0x23
 80023f2:	221f      	movs	r2, #31
 80023f4:	fa02 f303 	lsl.w	r3, r2, r3
 80023f8:	43da      	mvns	r2, r3
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	400a      	ands	r2, r1
 8002400:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002408:	683b      	ldr	r3, [r7, #0]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	b29b      	uxth	r3, r3
 800240e:	4618      	mov	r0, r3
 8002410:	683b      	ldr	r3, [r7, #0]
 8002412:	685a      	ldr	r2, [r3, #4]
 8002414:	4613      	mov	r3, r2
 8002416:	009b      	lsls	r3, r3, #2
 8002418:	4413      	add	r3, r2
 800241a:	3b23      	subs	r3, #35	@ 0x23
 800241c:	fa00 f203 	lsl.w	r2, r0, r3
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	430a      	orrs	r2, r1
 8002426:	631a      	str	r2, [r3, #48]	@ 0x30
 8002428:	e023      	b.n	8002472 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002430:	683b      	ldr	r3, [r7, #0]
 8002432:	685a      	ldr	r2, [r3, #4]
 8002434:	4613      	mov	r3, r2
 8002436:	009b      	lsls	r3, r3, #2
 8002438:	4413      	add	r3, r2
 800243a:	3b41      	subs	r3, #65	@ 0x41
 800243c:	221f      	movs	r2, #31
 800243e:	fa02 f303 	lsl.w	r3, r2, r3
 8002442:	43da      	mvns	r2, r3
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	400a      	ands	r2, r1
 800244a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002452:	683b      	ldr	r3, [r7, #0]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	b29b      	uxth	r3, r3
 8002458:	4618      	mov	r0, r3
 800245a:	683b      	ldr	r3, [r7, #0]
 800245c:	685a      	ldr	r2, [r3, #4]
 800245e:	4613      	mov	r3, r2
 8002460:	009b      	lsls	r3, r3, #2
 8002462:	4413      	add	r3, r2
 8002464:	3b41      	subs	r3, #65	@ 0x41
 8002466:	fa00 f203 	lsl.w	r2, r0, r3
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	430a      	orrs	r2, r1
 8002470:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002472:	4b22      	ldr	r3, [pc, #136]	@ (80024fc <HAL_ADC_ConfigChannel+0x234>)
 8002474:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	4a21      	ldr	r2, [pc, #132]	@ (8002500 <HAL_ADC_ConfigChannel+0x238>)
 800247c:	4293      	cmp	r3, r2
 800247e:	d109      	bne.n	8002494 <HAL_ADC_ConfigChannel+0x1cc>
 8002480:	683b      	ldr	r3, [r7, #0]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	2b12      	cmp	r3, #18
 8002486:	d105      	bne.n	8002494 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	685b      	ldr	r3, [r3, #4]
 800248c:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	4a19      	ldr	r2, [pc, #100]	@ (8002500 <HAL_ADC_ConfigChannel+0x238>)
 800249a:	4293      	cmp	r3, r2
 800249c:	d123      	bne.n	80024e6 <HAL_ADC_ConfigChannel+0x21e>
 800249e:	683b      	ldr	r3, [r7, #0]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	2b10      	cmp	r3, #16
 80024a4:	d003      	beq.n	80024ae <HAL_ADC_ConfigChannel+0x1e6>
 80024a6:	683b      	ldr	r3, [r7, #0]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	2b11      	cmp	r3, #17
 80024ac:	d11b      	bne.n	80024e6 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	685b      	ldr	r3, [r3, #4]
 80024b2:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80024ba:	683b      	ldr	r3, [r7, #0]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	2b10      	cmp	r3, #16
 80024c0:	d111      	bne.n	80024e6 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80024c2:	4b10      	ldr	r3, [pc, #64]	@ (8002504 <HAL_ADC_ConfigChannel+0x23c>)
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	4a10      	ldr	r2, [pc, #64]	@ (8002508 <HAL_ADC_ConfigChannel+0x240>)
 80024c8:	fba2 2303 	umull	r2, r3, r2, r3
 80024cc:	0c9a      	lsrs	r2, r3, #18
 80024ce:	4613      	mov	r3, r2
 80024d0:	009b      	lsls	r3, r3, #2
 80024d2:	4413      	add	r3, r2
 80024d4:	005b      	lsls	r3, r3, #1
 80024d6:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80024d8:	e002      	b.n	80024e0 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80024da:	68bb      	ldr	r3, [r7, #8]
 80024dc:	3b01      	subs	r3, #1
 80024de:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80024e0:	68bb      	ldr	r3, [r7, #8]
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d1f9      	bne.n	80024da <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	2200      	movs	r2, #0
 80024ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80024ee:	2300      	movs	r3, #0
}
 80024f0:	4618      	mov	r0, r3
 80024f2:	3714      	adds	r7, #20
 80024f4:	46bd      	mov	sp, r7
 80024f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fa:	4770      	bx	lr
 80024fc:	40012300 	.word	0x40012300
 8002500:	40012000 	.word	0x40012000
 8002504:	20000054 	.word	0x20000054
 8002508:	431bde83 	.word	0x431bde83

0800250c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 800250c:	b480      	push	{r7}
 800250e:	b085      	sub	sp, #20
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002514:	4b79      	ldr	r3, [pc, #484]	@ (80026fc <ADC_Init+0x1f0>)
 8002516:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	685b      	ldr	r3, [r3, #4]
 800251c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	685a      	ldr	r2, [r3, #4]
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	685b      	ldr	r3, [r3, #4]
 800252c:	431a      	orrs	r2, r3
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	685a      	ldr	r2, [r3, #4]
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002540:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	6859      	ldr	r1, [r3, #4]
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	691b      	ldr	r3, [r3, #16]
 800254c:	021a      	lsls	r2, r3, #8
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	430a      	orrs	r2, r1
 8002554:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	685a      	ldr	r2, [r3, #4]
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002564:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	6859      	ldr	r1, [r3, #4]
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	689a      	ldr	r2, [r3, #8]
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	430a      	orrs	r2, r1
 8002576:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	689a      	ldr	r2, [r3, #8]
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002586:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	6899      	ldr	r1, [r3, #8]
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	68da      	ldr	r2, [r3, #12]
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	430a      	orrs	r2, r1
 8002598:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800259e:	4a58      	ldr	r2, [pc, #352]	@ (8002700 <ADC_Init+0x1f4>)
 80025a0:	4293      	cmp	r3, r2
 80025a2:	d022      	beq.n	80025ea <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	689a      	ldr	r2, [r3, #8]
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80025b2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	6899      	ldr	r1, [r3, #8]
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	430a      	orrs	r2, r1
 80025c4:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	689a      	ldr	r2, [r3, #8]
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80025d4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	6899      	ldr	r1, [r3, #8]
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	430a      	orrs	r2, r1
 80025e6:	609a      	str	r2, [r3, #8]
 80025e8:	e00f      	b.n	800260a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	689a      	ldr	r2, [r3, #8]
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80025f8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	689a      	ldr	r2, [r3, #8]
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002608:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	689a      	ldr	r2, [r3, #8]
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f022 0202 	bic.w	r2, r2, #2
 8002618:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	6899      	ldr	r1, [r3, #8]
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	7e1b      	ldrb	r3, [r3, #24]
 8002624:	005a      	lsls	r2, r3, #1
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	430a      	orrs	r2, r1
 800262c:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002634:	2b00      	cmp	r3, #0
 8002636:	d01b      	beq.n	8002670 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	685a      	ldr	r2, [r3, #4]
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002646:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	685a      	ldr	r2, [r3, #4]
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002656:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	6859      	ldr	r1, [r3, #4]
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002662:	3b01      	subs	r3, #1
 8002664:	035a      	lsls	r2, r3, #13
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	430a      	orrs	r2, r1
 800266c:	605a      	str	r2, [r3, #4]
 800266e:	e007      	b.n	8002680 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	685a      	ldr	r2, [r3, #4]
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800267e:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800268e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	69db      	ldr	r3, [r3, #28]
 800269a:	3b01      	subs	r3, #1
 800269c:	051a      	lsls	r2, r3, #20
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	430a      	orrs	r2, r1
 80026a4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	689a      	ldr	r2, [r3, #8]
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80026b4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	6899      	ldr	r1, [r3, #8]
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80026c2:	025a      	lsls	r2, r3, #9
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	430a      	orrs	r2, r1
 80026ca:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	689a      	ldr	r2, [r3, #8]
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80026da:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	6899      	ldr	r1, [r3, #8]
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	695b      	ldr	r3, [r3, #20]
 80026e6:	029a      	lsls	r2, r3, #10
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	430a      	orrs	r2, r1
 80026ee:	609a      	str	r2, [r3, #8]
}
 80026f0:	bf00      	nop
 80026f2:	3714      	adds	r7, #20
 80026f4:	46bd      	mov	sp, r7
 80026f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fa:	4770      	bx	lr
 80026fc:	40012300 	.word	0x40012300
 8002700:	0f000001 	.word	0x0f000001

08002704 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002704:	b480      	push	{r7}
 8002706:	b085      	sub	sp, #20
 8002708:	af00      	add	r7, sp, #0
 800270a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	f003 0307 	and.w	r3, r3, #7
 8002712:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002714:	4b0c      	ldr	r3, [pc, #48]	@ (8002748 <__NVIC_SetPriorityGrouping+0x44>)
 8002716:	68db      	ldr	r3, [r3, #12]
 8002718:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800271a:	68ba      	ldr	r2, [r7, #8]
 800271c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002720:	4013      	ands	r3, r2
 8002722:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002728:	68bb      	ldr	r3, [r7, #8]
 800272a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800272c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002730:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002734:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002736:	4a04      	ldr	r2, [pc, #16]	@ (8002748 <__NVIC_SetPriorityGrouping+0x44>)
 8002738:	68bb      	ldr	r3, [r7, #8]
 800273a:	60d3      	str	r3, [r2, #12]
}
 800273c:	bf00      	nop
 800273e:	3714      	adds	r7, #20
 8002740:	46bd      	mov	sp, r7
 8002742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002746:	4770      	bx	lr
 8002748:	e000ed00 	.word	0xe000ed00

0800274c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800274c:	b480      	push	{r7}
 800274e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002750:	4b04      	ldr	r3, [pc, #16]	@ (8002764 <__NVIC_GetPriorityGrouping+0x18>)
 8002752:	68db      	ldr	r3, [r3, #12]
 8002754:	0a1b      	lsrs	r3, r3, #8
 8002756:	f003 0307 	and.w	r3, r3, #7
}
 800275a:	4618      	mov	r0, r3
 800275c:	46bd      	mov	sp, r7
 800275e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002762:	4770      	bx	lr
 8002764:	e000ed00 	.word	0xe000ed00

08002768 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002768:	b480      	push	{r7}
 800276a:	b083      	sub	sp, #12
 800276c:	af00      	add	r7, sp, #0
 800276e:	4603      	mov	r3, r0
 8002770:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002772:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002776:	2b00      	cmp	r3, #0
 8002778:	db0b      	blt.n	8002792 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800277a:	79fb      	ldrb	r3, [r7, #7]
 800277c:	f003 021f 	and.w	r2, r3, #31
 8002780:	4907      	ldr	r1, [pc, #28]	@ (80027a0 <__NVIC_EnableIRQ+0x38>)
 8002782:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002786:	095b      	lsrs	r3, r3, #5
 8002788:	2001      	movs	r0, #1
 800278a:	fa00 f202 	lsl.w	r2, r0, r2
 800278e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002792:	bf00      	nop
 8002794:	370c      	adds	r7, #12
 8002796:	46bd      	mov	sp, r7
 8002798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800279c:	4770      	bx	lr
 800279e:	bf00      	nop
 80027a0:	e000e100 	.word	0xe000e100

080027a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80027a4:	b480      	push	{r7}
 80027a6:	b083      	sub	sp, #12
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	4603      	mov	r3, r0
 80027ac:	6039      	str	r1, [r7, #0]
 80027ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	db0a      	blt.n	80027ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027b8:	683b      	ldr	r3, [r7, #0]
 80027ba:	b2da      	uxtb	r2, r3
 80027bc:	490c      	ldr	r1, [pc, #48]	@ (80027f0 <__NVIC_SetPriority+0x4c>)
 80027be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027c2:	0112      	lsls	r2, r2, #4
 80027c4:	b2d2      	uxtb	r2, r2
 80027c6:	440b      	add	r3, r1
 80027c8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80027cc:	e00a      	b.n	80027e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027ce:	683b      	ldr	r3, [r7, #0]
 80027d0:	b2da      	uxtb	r2, r3
 80027d2:	4908      	ldr	r1, [pc, #32]	@ (80027f4 <__NVIC_SetPriority+0x50>)
 80027d4:	79fb      	ldrb	r3, [r7, #7]
 80027d6:	f003 030f 	and.w	r3, r3, #15
 80027da:	3b04      	subs	r3, #4
 80027dc:	0112      	lsls	r2, r2, #4
 80027de:	b2d2      	uxtb	r2, r2
 80027e0:	440b      	add	r3, r1
 80027e2:	761a      	strb	r2, [r3, #24]
}
 80027e4:	bf00      	nop
 80027e6:	370c      	adds	r7, #12
 80027e8:	46bd      	mov	sp, r7
 80027ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ee:	4770      	bx	lr
 80027f0:	e000e100 	.word	0xe000e100
 80027f4:	e000ed00 	.word	0xe000ed00

080027f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80027f8:	b480      	push	{r7}
 80027fa:	b089      	sub	sp, #36	@ 0x24
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	60f8      	str	r0, [r7, #12]
 8002800:	60b9      	str	r1, [r7, #8]
 8002802:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	f003 0307 	and.w	r3, r3, #7
 800280a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800280c:	69fb      	ldr	r3, [r7, #28]
 800280e:	f1c3 0307 	rsb	r3, r3, #7
 8002812:	2b04      	cmp	r3, #4
 8002814:	bf28      	it	cs
 8002816:	2304      	movcs	r3, #4
 8002818:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800281a:	69fb      	ldr	r3, [r7, #28]
 800281c:	3304      	adds	r3, #4
 800281e:	2b06      	cmp	r3, #6
 8002820:	d902      	bls.n	8002828 <NVIC_EncodePriority+0x30>
 8002822:	69fb      	ldr	r3, [r7, #28]
 8002824:	3b03      	subs	r3, #3
 8002826:	e000      	b.n	800282a <NVIC_EncodePriority+0x32>
 8002828:	2300      	movs	r3, #0
 800282a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800282c:	f04f 32ff 	mov.w	r2, #4294967295
 8002830:	69bb      	ldr	r3, [r7, #24]
 8002832:	fa02 f303 	lsl.w	r3, r2, r3
 8002836:	43da      	mvns	r2, r3
 8002838:	68bb      	ldr	r3, [r7, #8]
 800283a:	401a      	ands	r2, r3
 800283c:	697b      	ldr	r3, [r7, #20]
 800283e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002840:	f04f 31ff 	mov.w	r1, #4294967295
 8002844:	697b      	ldr	r3, [r7, #20]
 8002846:	fa01 f303 	lsl.w	r3, r1, r3
 800284a:	43d9      	mvns	r1, r3
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002850:	4313      	orrs	r3, r2
         );
}
 8002852:	4618      	mov	r0, r3
 8002854:	3724      	adds	r7, #36	@ 0x24
 8002856:	46bd      	mov	sp, r7
 8002858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800285c:	4770      	bx	lr
	...

08002860 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002860:	b580      	push	{r7, lr}
 8002862:	b082      	sub	sp, #8
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	3b01      	subs	r3, #1
 800286c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002870:	d301      	bcc.n	8002876 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002872:	2301      	movs	r3, #1
 8002874:	e00f      	b.n	8002896 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002876:	4a0a      	ldr	r2, [pc, #40]	@ (80028a0 <SysTick_Config+0x40>)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	3b01      	subs	r3, #1
 800287c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800287e:	210f      	movs	r1, #15
 8002880:	f04f 30ff 	mov.w	r0, #4294967295
 8002884:	f7ff ff8e 	bl	80027a4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002888:	4b05      	ldr	r3, [pc, #20]	@ (80028a0 <SysTick_Config+0x40>)
 800288a:	2200      	movs	r2, #0
 800288c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800288e:	4b04      	ldr	r3, [pc, #16]	@ (80028a0 <SysTick_Config+0x40>)
 8002890:	2207      	movs	r2, #7
 8002892:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002894:	2300      	movs	r3, #0
}
 8002896:	4618      	mov	r0, r3
 8002898:	3708      	adds	r7, #8
 800289a:	46bd      	mov	sp, r7
 800289c:	bd80      	pop	{r7, pc}
 800289e:	bf00      	nop
 80028a0:	e000e010 	.word	0xe000e010

080028a4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028a4:	b580      	push	{r7, lr}
 80028a6:	b082      	sub	sp, #8
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80028ac:	6878      	ldr	r0, [r7, #4]
 80028ae:	f7ff ff29 	bl	8002704 <__NVIC_SetPriorityGrouping>
}
 80028b2:	bf00      	nop
 80028b4:	3708      	adds	r7, #8
 80028b6:	46bd      	mov	sp, r7
 80028b8:	bd80      	pop	{r7, pc}

080028ba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80028ba:	b580      	push	{r7, lr}
 80028bc:	b086      	sub	sp, #24
 80028be:	af00      	add	r7, sp, #0
 80028c0:	4603      	mov	r3, r0
 80028c2:	60b9      	str	r1, [r7, #8]
 80028c4:	607a      	str	r2, [r7, #4]
 80028c6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80028c8:	2300      	movs	r3, #0
 80028ca:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80028cc:	f7ff ff3e 	bl	800274c <__NVIC_GetPriorityGrouping>
 80028d0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80028d2:	687a      	ldr	r2, [r7, #4]
 80028d4:	68b9      	ldr	r1, [r7, #8]
 80028d6:	6978      	ldr	r0, [r7, #20]
 80028d8:	f7ff ff8e 	bl	80027f8 <NVIC_EncodePriority>
 80028dc:	4602      	mov	r2, r0
 80028de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80028e2:	4611      	mov	r1, r2
 80028e4:	4618      	mov	r0, r3
 80028e6:	f7ff ff5d 	bl	80027a4 <__NVIC_SetPriority>
}
 80028ea:	bf00      	nop
 80028ec:	3718      	adds	r7, #24
 80028ee:	46bd      	mov	sp, r7
 80028f0:	bd80      	pop	{r7, pc}

080028f2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028f2:	b580      	push	{r7, lr}
 80028f4:	b082      	sub	sp, #8
 80028f6:	af00      	add	r7, sp, #0
 80028f8:	4603      	mov	r3, r0
 80028fa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80028fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002900:	4618      	mov	r0, r3
 8002902:	f7ff ff31 	bl	8002768 <__NVIC_EnableIRQ>
}
 8002906:	bf00      	nop
 8002908:	3708      	adds	r7, #8
 800290a:	46bd      	mov	sp, r7
 800290c:	bd80      	pop	{r7, pc}

0800290e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800290e:	b580      	push	{r7, lr}
 8002910:	b082      	sub	sp, #8
 8002912:	af00      	add	r7, sp, #0
 8002914:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002916:	6878      	ldr	r0, [r7, #4]
 8002918:	f7ff ffa2 	bl	8002860 <SysTick_Config>
 800291c:	4603      	mov	r3, r0
}
 800291e:	4618      	mov	r0, r3
 8002920:	3708      	adds	r7, #8
 8002922:	46bd      	mov	sp, r7
 8002924:	bd80      	pop	{r7, pc}

08002926 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8002926:	b580      	push	{r7, lr}
 8002928:	b082      	sub	sp, #8
 800292a:	af00      	add	r7, sp, #0
 800292c:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	2b00      	cmp	r3, #0
 8002932:	d101      	bne.n	8002938 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8002934:	2301      	movs	r3, #1
 8002936:	e00e      	b.n	8002956 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	795b      	ldrb	r3, [r3, #5]
 800293c:	b2db      	uxtb	r3, r3
 800293e:	2b00      	cmp	r3, #0
 8002940:	d105      	bne.n	800294e <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	2200      	movs	r2, #0
 8002946:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8002948:	6878      	ldr	r0, [r7, #4]
 800294a:	f7fe fcfd 	bl	8001348 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	2201      	movs	r2, #1
 8002952:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8002954:	2300      	movs	r3, #0
}
 8002956:	4618      	mov	r0, r3
 8002958:	3708      	adds	r7, #8
 800295a:	46bd      	mov	sp, r7
 800295c:	bd80      	pop	{r7, pc}

0800295e <HAL_CRC_Calculate>:
  * @param  pBuffer pointer to the input data buffer.
  * @param  BufferLength input data buffer length (number of uint32_t words).
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 800295e:	b480      	push	{r7}
 8002960:	b087      	sub	sp, #28
 8002962:	af00      	add	r7, sp, #0
 8002964:	60f8      	str	r0, [r7, #12]
 8002966:	60b9      	str	r1, [r7, #8]
 8002968:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 800296a:	2300      	movs	r3, #0
 800296c:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	2202      	movs	r2, #2
 8002972:	715a      	strb	r2, [r3, #5]

  /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
  *  written in hcrc->Instance->DR) */
  __HAL_CRC_DR_RESET(hcrc);
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	689a      	ldr	r2, [r3, #8]
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	f042 0201 	orr.w	r2, r2, #1
 8002982:	609a      	str	r2, [r3, #8]

  /* Enter 32-bit input data to the CRC calculator */
  for (index = 0U; index < BufferLength; index++)
 8002984:	2300      	movs	r3, #0
 8002986:	617b      	str	r3, [r7, #20]
 8002988:	e00a      	b.n	80029a0 <HAL_CRC_Calculate+0x42>
  {
    hcrc->Instance->DR = pBuffer[index];
 800298a:	697b      	ldr	r3, [r7, #20]
 800298c:	009b      	lsls	r3, r3, #2
 800298e:	68ba      	ldr	r2, [r7, #8]
 8002990:	441a      	add	r2, r3
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	6812      	ldr	r2, [r2, #0]
 8002998:	601a      	str	r2, [r3, #0]
  for (index = 0U; index < BufferLength; index++)
 800299a:	697b      	ldr	r3, [r7, #20]
 800299c:	3301      	adds	r3, #1
 800299e:	617b      	str	r3, [r7, #20]
 80029a0:	697a      	ldr	r2, [r7, #20]
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	429a      	cmp	r2, r3
 80029a6:	d3f0      	bcc.n	800298a <HAL_CRC_Calculate+0x2c>
  }
  temp = hcrc->Instance->DR;
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	2201      	movs	r2, #1
 80029b4:	715a      	strb	r2, [r3, #5]

  /* Return the CRC computed value */
  return temp;
 80029b6:	693b      	ldr	r3, [r7, #16]
}
 80029b8:	4618      	mov	r0, r3
 80029ba:	371c      	adds	r7, #28
 80029bc:	46bd      	mov	sp, r7
 80029be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c2:	4770      	bx	lr

080029c4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80029c4:	b580      	push	{r7, lr}
 80029c6:	b086      	sub	sp, #24
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80029cc:	2300      	movs	r3, #0
 80029ce:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80029d0:	f7ff fc06 	bl	80021e0 <HAL_GetTick>
 80029d4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d101      	bne.n	80029e0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80029dc:	2301      	movs	r3, #1
 80029de:	e099      	b.n	8002b14 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	2202      	movs	r2, #2
 80029e4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	2200      	movs	r2, #0
 80029ec:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	681a      	ldr	r2, [r3, #0]
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f022 0201 	bic.w	r2, r2, #1
 80029fe:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002a00:	e00f      	b.n	8002a22 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002a02:	f7ff fbed 	bl	80021e0 <HAL_GetTick>
 8002a06:	4602      	mov	r2, r0
 8002a08:	693b      	ldr	r3, [r7, #16]
 8002a0a:	1ad3      	subs	r3, r2, r3
 8002a0c:	2b05      	cmp	r3, #5
 8002a0e:	d908      	bls.n	8002a22 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	2220      	movs	r2, #32
 8002a14:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	2203      	movs	r2, #3
 8002a1a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002a1e:	2303      	movs	r3, #3
 8002a20:	e078      	b.n	8002b14 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	f003 0301 	and.w	r3, r3, #1
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d1e8      	bne.n	8002a02 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002a38:	697a      	ldr	r2, [r7, #20]
 8002a3a:	4b38      	ldr	r3, [pc, #224]	@ (8002b1c <HAL_DMA_Init+0x158>)
 8002a3c:	4013      	ands	r3, r2
 8002a3e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	685a      	ldr	r2, [r3, #4]
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	689b      	ldr	r3, [r3, #8]
 8002a48:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002a4e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	691b      	ldr	r3, [r3, #16]
 8002a54:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a5a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	699b      	ldr	r3, [r3, #24]
 8002a60:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a66:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	6a1b      	ldr	r3, [r3, #32]
 8002a6c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002a6e:	697a      	ldr	r2, [r7, #20]
 8002a70:	4313      	orrs	r3, r2
 8002a72:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a78:	2b04      	cmp	r3, #4
 8002a7a:	d107      	bne.n	8002a8c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a84:	4313      	orrs	r3, r2
 8002a86:	697a      	ldr	r2, [r7, #20]
 8002a88:	4313      	orrs	r3, r2
 8002a8a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	697a      	ldr	r2, [r7, #20]
 8002a92:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	695b      	ldr	r3, [r3, #20]
 8002a9a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002a9c:	697b      	ldr	r3, [r7, #20]
 8002a9e:	f023 0307 	bic.w	r3, r3, #7
 8002aa2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002aa8:	697a      	ldr	r2, [r7, #20]
 8002aaa:	4313      	orrs	r3, r2
 8002aac:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ab2:	2b04      	cmp	r3, #4
 8002ab4:	d117      	bne.n	8002ae6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002aba:	697a      	ldr	r2, [r7, #20]
 8002abc:	4313      	orrs	r3, r2
 8002abe:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d00e      	beq.n	8002ae6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002ac8:	6878      	ldr	r0, [r7, #4]
 8002aca:	f000 fb1b 	bl	8003104 <DMA_CheckFifoParam>
 8002ace:	4603      	mov	r3, r0
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d008      	beq.n	8002ae6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	2240      	movs	r2, #64	@ 0x40
 8002ad8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	2201      	movs	r2, #1
 8002ade:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002ae2:	2301      	movs	r3, #1
 8002ae4:	e016      	b.n	8002b14 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	697a      	ldr	r2, [r7, #20]
 8002aec:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002aee:	6878      	ldr	r0, [r7, #4]
 8002af0:	f000 fad2 	bl	8003098 <DMA_CalcBaseAndBitshift>
 8002af4:	4603      	mov	r3, r0
 8002af6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002afc:	223f      	movs	r2, #63	@ 0x3f
 8002afe:	409a      	lsls	r2, r3
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	2200      	movs	r2, #0
 8002b08:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	2201      	movs	r2, #1
 8002b0e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002b12:	2300      	movs	r3, #0
}
 8002b14:	4618      	mov	r0, r3
 8002b16:	3718      	adds	r7, #24
 8002b18:	46bd      	mov	sp, r7
 8002b1a:	bd80      	pop	{r7, pc}
 8002b1c:	f010803f 	.word	0xf010803f

08002b20 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b086      	sub	sp, #24
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	60f8      	str	r0, [r7, #12]
 8002b28:	60b9      	str	r1, [r7, #8]
 8002b2a:	607a      	str	r2, [r7, #4]
 8002b2c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002b2e:	2300      	movs	r3, #0
 8002b30:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b36:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002b3e:	2b01      	cmp	r3, #1
 8002b40:	d101      	bne.n	8002b46 <HAL_DMA_Start_IT+0x26>
 8002b42:	2302      	movs	r3, #2
 8002b44:	e040      	b.n	8002bc8 <HAL_DMA_Start_IT+0xa8>
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	2201      	movs	r2, #1
 8002b4a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002b54:	b2db      	uxtb	r3, r3
 8002b56:	2b01      	cmp	r3, #1
 8002b58:	d12f      	bne.n	8002bba <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	2202      	movs	r2, #2
 8002b5e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	2200      	movs	r2, #0
 8002b66:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002b68:	683b      	ldr	r3, [r7, #0]
 8002b6a:	687a      	ldr	r2, [r7, #4]
 8002b6c:	68b9      	ldr	r1, [r7, #8]
 8002b6e:	68f8      	ldr	r0, [r7, #12]
 8002b70:	f000 fa64 	bl	800303c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b78:	223f      	movs	r2, #63	@ 0x3f
 8002b7a:	409a      	lsls	r2, r3
 8002b7c:	693b      	ldr	r3, [r7, #16]
 8002b7e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	681a      	ldr	r2, [r3, #0]
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f042 0216 	orr.w	r2, r2, #22
 8002b8e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d007      	beq.n	8002ba8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	681a      	ldr	r2, [r3, #0]
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f042 0208 	orr.w	r2, r2, #8
 8002ba6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	681a      	ldr	r2, [r3, #0]
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f042 0201 	orr.w	r2, r2, #1
 8002bb6:	601a      	str	r2, [r3, #0]
 8002bb8:	e005      	b.n	8002bc6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002bc2:	2302      	movs	r3, #2
 8002bc4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002bc6:	7dfb      	ldrb	r3, [r7, #23]
}
 8002bc8:	4618      	mov	r0, r3
 8002bca:	3718      	adds	r7, #24
 8002bcc:	46bd      	mov	sp, r7
 8002bce:	bd80      	pop	{r7, pc}

08002bd0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b084      	sub	sp, #16
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bdc:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002bde:	f7ff faff 	bl	80021e0 <HAL_GetTick>
 8002be2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002bea:	b2db      	uxtb	r3, r3
 8002bec:	2b02      	cmp	r3, #2
 8002bee:	d008      	beq.n	8002c02 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	2280      	movs	r2, #128	@ 0x80
 8002bf4:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002bfe:	2301      	movs	r3, #1
 8002c00:	e052      	b.n	8002ca8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	681a      	ldr	r2, [r3, #0]
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	f022 0216 	bic.w	r2, r2, #22
 8002c10:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	695a      	ldr	r2, [r3, #20]
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002c20:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d103      	bne.n	8002c32 <HAL_DMA_Abort+0x62>
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d007      	beq.n	8002c42 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	681a      	ldr	r2, [r3, #0]
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	f022 0208 	bic.w	r2, r2, #8
 8002c40:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	681a      	ldr	r2, [r3, #0]
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f022 0201 	bic.w	r2, r2, #1
 8002c50:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002c52:	e013      	b.n	8002c7c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002c54:	f7ff fac4 	bl	80021e0 <HAL_GetTick>
 8002c58:	4602      	mov	r2, r0
 8002c5a:	68bb      	ldr	r3, [r7, #8]
 8002c5c:	1ad3      	subs	r3, r2, r3
 8002c5e:	2b05      	cmp	r3, #5
 8002c60:	d90c      	bls.n	8002c7c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	2220      	movs	r2, #32
 8002c66:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	2203      	movs	r2, #3
 8002c6c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	2200      	movs	r2, #0
 8002c74:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002c78:	2303      	movs	r3, #3
 8002c7a:	e015      	b.n	8002ca8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f003 0301 	and.w	r3, r3, #1
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d1e4      	bne.n	8002c54 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c8e:	223f      	movs	r2, #63	@ 0x3f
 8002c90:	409a      	lsls	r2, r3
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	2201      	movs	r2, #1
 8002c9a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002ca6:	2300      	movs	r3, #0
}
 8002ca8:	4618      	mov	r0, r3
 8002caa:	3710      	adds	r7, #16
 8002cac:	46bd      	mov	sp, r7
 8002cae:	bd80      	pop	{r7, pc}

08002cb0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002cb0:	b480      	push	{r7}
 8002cb2:	b083      	sub	sp, #12
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002cbe:	b2db      	uxtb	r3, r3
 8002cc0:	2b02      	cmp	r3, #2
 8002cc2:	d004      	beq.n	8002cce <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	2280      	movs	r2, #128	@ 0x80
 8002cc8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002cca:	2301      	movs	r3, #1
 8002ccc:	e00c      	b.n	8002ce8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	2205      	movs	r2, #5
 8002cd2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	681a      	ldr	r2, [r3, #0]
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f022 0201 	bic.w	r2, r2, #1
 8002ce4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002ce6:	2300      	movs	r3, #0
}
 8002ce8:	4618      	mov	r0, r3
 8002cea:	370c      	adds	r7, #12
 8002cec:	46bd      	mov	sp, r7
 8002cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf2:	4770      	bx	lr

08002cf4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	b086      	sub	sp, #24
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002cfc:	2300      	movs	r3, #0
 8002cfe:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002d00:	4b8e      	ldr	r3, [pc, #568]	@ (8002f3c <HAL_DMA_IRQHandler+0x248>)
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	4a8e      	ldr	r2, [pc, #568]	@ (8002f40 <HAL_DMA_IRQHandler+0x24c>)
 8002d06:	fba2 2303 	umull	r2, r3, r2, r3
 8002d0a:	0a9b      	lsrs	r3, r3, #10
 8002d0c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d12:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002d14:	693b      	ldr	r3, [r7, #16]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d1e:	2208      	movs	r2, #8
 8002d20:	409a      	lsls	r2, r3
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	4013      	ands	r3, r2
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d01a      	beq.n	8002d60 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	f003 0304 	and.w	r3, r3, #4
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d013      	beq.n	8002d60 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	681a      	ldr	r2, [r3, #0]
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f022 0204 	bic.w	r2, r2, #4
 8002d46:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d4c:	2208      	movs	r2, #8
 8002d4e:	409a      	lsls	r2, r3
 8002d50:	693b      	ldr	r3, [r7, #16]
 8002d52:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d58:	f043 0201 	orr.w	r2, r3, #1
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d64:	2201      	movs	r2, #1
 8002d66:	409a      	lsls	r2, r3
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	4013      	ands	r3, r2
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d012      	beq.n	8002d96 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	695b      	ldr	r3, [r3, #20]
 8002d76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d00b      	beq.n	8002d96 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d82:	2201      	movs	r2, #1
 8002d84:	409a      	lsls	r2, r3
 8002d86:	693b      	ldr	r3, [r7, #16]
 8002d88:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d8e:	f043 0202 	orr.w	r2, r3, #2
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d9a:	2204      	movs	r2, #4
 8002d9c:	409a      	lsls	r2, r3
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	4013      	ands	r3, r2
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d012      	beq.n	8002dcc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	f003 0302 	and.w	r3, r3, #2
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d00b      	beq.n	8002dcc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002db8:	2204      	movs	r2, #4
 8002dba:	409a      	lsls	r2, r3
 8002dbc:	693b      	ldr	r3, [r7, #16]
 8002dbe:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002dc4:	f043 0204 	orr.w	r2, r3, #4
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002dd0:	2210      	movs	r2, #16
 8002dd2:	409a      	lsls	r2, r3
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	4013      	ands	r3, r2
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d043      	beq.n	8002e64 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f003 0308 	and.w	r3, r3, #8
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d03c      	beq.n	8002e64 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002dee:	2210      	movs	r2, #16
 8002df0:	409a      	lsls	r2, r3
 8002df2:	693b      	ldr	r3, [r7, #16]
 8002df4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d018      	beq.n	8002e36 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d108      	bne.n	8002e24 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d024      	beq.n	8002e64 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e1e:	6878      	ldr	r0, [r7, #4]
 8002e20:	4798      	blx	r3
 8002e22:	e01f      	b.n	8002e64 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d01b      	beq.n	8002e64 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002e30:	6878      	ldr	r0, [r7, #4]
 8002e32:	4798      	blx	r3
 8002e34:	e016      	b.n	8002e64 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d107      	bne.n	8002e54 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	681a      	ldr	r2, [r3, #0]
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f022 0208 	bic.w	r2, r2, #8
 8002e52:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d003      	beq.n	8002e64 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e60:	6878      	ldr	r0, [r7, #4]
 8002e62:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e68:	2220      	movs	r2, #32
 8002e6a:	409a      	lsls	r2, r3
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	4013      	ands	r3, r2
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	f000 808f 	beq.w	8002f94 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	f003 0310 	and.w	r3, r3, #16
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	f000 8087 	beq.w	8002f94 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e8a:	2220      	movs	r2, #32
 8002e8c:	409a      	lsls	r2, r3
 8002e8e:	693b      	ldr	r3, [r7, #16]
 8002e90:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002e98:	b2db      	uxtb	r3, r3
 8002e9a:	2b05      	cmp	r3, #5
 8002e9c:	d136      	bne.n	8002f0c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	681a      	ldr	r2, [r3, #0]
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	f022 0216 	bic.w	r2, r2, #22
 8002eac:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	695a      	ldr	r2, [r3, #20]
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002ebc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d103      	bne.n	8002ece <HAL_DMA_IRQHandler+0x1da>
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d007      	beq.n	8002ede <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	681a      	ldr	r2, [r3, #0]
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f022 0208 	bic.w	r2, r2, #8
 8002edc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ee2:	223f      	movs	r2, #63	@ 0x3f
 8002ee4:	409a      	lsls	r2, r3
 8002ee6:	693b      	ldr	r3, [r7, #16]
 8002ee8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	2201      	movs	r2, #1
 8002eee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d07e      	beq.n	8003000 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f06:	6878      	ldr	r0, [r7, #4]
 8002f08:	4798      	blx	r3
        }
        return;
 8002f0a:	e079      	b.n	8003000 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d01d      	beq.n	8002f56 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d10d      	bne.n	8002f44 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d031      	beq.n	8002f94 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f34:	6878      	ldr	r0, [r7, #4]
 8002f36:	4798      	blx	r3
 8002f38:	e02c      	b.n	8002f94 <HAL_DMA_IRQHandler+0x2a0>
 8002f3a:	bf00      	nop
 8002f3c:	20000054 	.word	0x20000054
 8002f40:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d023      	beq.n	8002f94 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f50:	6878      	ldr	r0, [r7, #4]
 8002f52:	4798      	blx	r3
 8002f54:	e01e      	b.n	8002f94 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d10f      	bne.n	8002f84 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	681a      	ldr	r2, [r3, #0]
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f022 0210 	bic.w	r2, r2, #16
 8002f72:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	2201      	movs	r2, #1
 8002f78:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	2200      	movs	r2, #0
 8002f80:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d003      	beq.n	8002f94 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f90:	6878      	ldr	r0, [r7, #4]
 8002f92:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d032      	beq.n	8003002 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002fa0:	f003 0301 	and.w	r3, r3, #1
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d022      	beq.n	8002fee <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	2205      	movs	r2, #5
 8002fac:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	681a      	ldr	r2, [r3, #0]
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f022 0201 	bic.w	r2, r2, #1
 8002fbe:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002fc0:	68bb      	ldr	r3, [r7, #8]
 8002fc2:	3301      	adds	r3, #1
 8002fc4:	60bb      	str	r3, [r7, #8]
 8002fc6:	697a      	ldr	r2, [r7, #20]
 8002fc8:	429a      	cmp	r2, r3
 8002fca:	d307      	bcc.n	8002fdc <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f003 0301 	and.w	r3, r3, #1
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d1f2      	bne.n	8002fc0 <HAL_DMA_IRQHandler+0x2cc>
 8002fda:	e000      	b.n	8002fde <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002fdc:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	2201      	movs	r2, #1
 8002fe2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	2200      	movs	r2, #0
 8002fea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d005      	beq.n	8003002 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ffa:	6878      	ldr	r0, [r7, #4]
 8002ffc:	4798      	blx	r3
 8002ffe:	e000      	b.n	8003002 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003000:	bf00      	nop
    }
  }
}
 8003002:	3718      	adds	r7, #24
 8003004:	46bd      	mov	sp, r7
 8003006:	bd80      	pop	{r7, pc}

08003008 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8003008:	b480      	push	{r7}
 800300a:	b083      	sub	sp, #12
 800300c:	af00      	add	r7, sp, #0
 800300e:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003016:	b2db      	uxtb	r3, r3
}
 8003018:	4618      	mov	r0, r3
 800301a:	370c      	adds	r7, #12
 800301c:	46bd      	mov	sp, r7
 800301e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003022:	4770      	bx	lr

08003024 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8003024:	b480      	push	{r7}
 8003026:	b083      	sub	sp, #12
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8003030:	4618      	mov	r0, r3
 8003032:	370c      	adds	r7, #12
 8003034:	46bd      	mov	sp, r7
 8003036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800303a:	4770      	bx	lr

0800303c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800303c:	b480      	push	{r7}
 800303e:	b085      	sub	sp, #20
 8003040:	af00      	add	r7, sp, #0
 8003042:	60f8      	str	r0, [r7, #12]
 8003044:	60b9      	str	r1, [r7, #8]
 8003046:	607a      	str	r2, [r7, #4]
 8003048:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	681a      	ldr	r2, [r3, #0]
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003058:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	683a      	ldr	r2, [r7, #0]
 8003060:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	689b      	ldr	r3, [r3, #8]
 8003066:	2b40      	cmp	r3, #64	@ 0x40
 8003068:	d108      	bne.n	800307c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	687a      	ldr	r2, [r7, #4]
 8003070:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	68ba      	ldr	r2, [r7, #8]
 8003078:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800307a:	e007      	b.n	800308c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	68ba      	ldr	r2, [r7, #8]
 8003082:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	687a      	ldr	r2, [r7, #4]
 800308a:	60da      	str	r2, [r3, #12]
}
 800308c:	bf00      	nop
 800308e:	3714      	adds	r7, #20
 8003090:	46bd      	mov	sp, r7
 8003092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003096:	4770      	bx	lr

08003098 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003098:	b480      	push	{r7}
 800309a:	b085      	sub	sp, #20
 800309c:	af00      	add	r7, sp, #0
 800309e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	b2db      	uxtb	r3, r3
 80030a6:	3b10      	subs	r3, #16
 80030a8:	4a14      	ldr	r2, [pc, #80]	@ (80030fc <DMA_CalcBaseAndBitshift+0x64>)
 80030aa:	fba2 2303 	umull	r2, r3, r2, r3
 80030ae:	091b      	lsrs	r3, r3, #4
 80030b0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80030b2:	4a13      	ldr	r2, [pc, #76]	@ (8003100 <DMA_CalcBaseAndBitshift+0x68>)
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	4413      	add	r3, r2
 80030b8:	781b      	ldrb	r3, [r3, #0]
 80030ba:	461a      	mov	r2, r3
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	2b03      	cmp	r3, #3
 80030c4:	d909      	bls.n	80030da <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80030ce:	f023 0303 	bic.w	r3, r3, #3
 80030d2:	1d1a      	adds	r2, r3, #4
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	659a      	str	r2, [r3, #88]	@ 0x58
 80030d8:	e007      	b.n	80030ea <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80030e2:	f023 0303 	bic.w	r3, r3, #3
 80030e6:	687a      	ldr	r2, [r7, #4]
 80030e8:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80030ee:	4618      	mov	r0, r3
 80030f0:	3714      	adds	r7, #20
 80030f2:	46bd      	mov	sp, r7
 80030f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f8:	4770      	bx	lr
 80030fa:	bf00      	nop
 80030fc:	aaaaaaab 	.word	0xaaaaaaab
 8003100:	0800d5c4 	.word	0x0800d5c4

08003104 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003104:	b480      	push	{r7}
 8003106:	b085      	sub	sp, #20
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800310c:	2300      	movs	r3, #0
 800310e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003114:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	699b      	ldr	r3, [r3, #24]
 800311a:	2b00      	cmp	r3, #0
 800311c:	d11f      	bne.n	800315e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800311e:	68bb      	ldr	r3, [r7, #8]
 8003120:	2b03      	cmp	r3, #3
 8003122:	d856      	bhi.n	80031d2 <DMA_CheckFifoParam+0xce>
 8003124:	a201      	add	r2, pc, #4	@ (adr r2, 800312c <DMA_CheckFifoParam+0x28>)
 8003126:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800312a:	bf00      	nop
 800312c:	0800313d 	.word	0x0800313d
 8003130:	0800314f 	.word	0x0800314f
 8003134:	0800313d 	.word	0x0800313d
 8003138:	080031d3 	.word	0x080031d3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003140:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003144:	2b00      	cmp	r3, #0
 8003146:	d046      	beq.n	80031d6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003148:	2301      	movs	r3, #1
 800314a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800314c:	e043      	b.n	80031d6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003152:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003156:	d140      	bne.n	80031da <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003158:	2301      	movs	r3, #1
 800315a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800315c:	e03d      	b.n	80031da <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	699b      	ldr	r3, [r3, #24]
 8003162:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003166:	d121      	bne.n	80031ac <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003168:	68bb      	ldr	r3, [r7, #8]
 800316a:	2b03      	cmp	r3, #3
 800316c:	d837      	bhi.n	80031de <DMA_CheckFifoParam+0xda>
 800316e:	a201      	add	r2, pc, #4	@ (adr r2, 8003174 <DMA_CheckFifoParam+0x70>)
 8003170:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003174:	08003185 	.word	0x08003185
 8003178:	0800318b 	.word	0x0800318b
 800317c:	08003185 	.word	0x08003185
 8003180:	0800319d 	.word	0x0800319d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003184:	2301      	movs	r3, #1
 8003186:	73fb      	strb	r3, [r7, #15]
      break;
 8003188:	e030      	b.n	80031ec <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800318e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003192:	2b00      	cmp	r3, #0
 8003194:	d025      	beq.n	80031e2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003196:	2301      	movs	r3, #1
 8003198:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800319a:	e022      	b.n	80031e2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031a0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80031a4:	d11f      	bne.n	80031e6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80031a6:	2301      	movs	r3, #1
 80031a8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80031aa:	e01c      	b.n	80031e6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80031ac:	68bb      	ldr	r3, [r7, #8]
 80031ae:	2b02      	cmp	r3, #2
 80031b0:	d903      	bls.n	80031ba <DMA_CheckFifoParam+0xb6>
 80031b2:	68bb      	ldr	r3, [r7, #8]
 80031b4:	2b03      	cmp	r3, #3
 80031b6:	d003      	beq.n	80031c0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80031b8:	e018      	b.n	80031ec <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80031ba:	2301      	movs	r3, #1
 80031bc:	73fb      	strb	r3, [r7, #15]
      break;
 80031be:	e015      	b.n	80031ec <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031c4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d00e      	beq.n	80031ea <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80031cc:	2301      	movs	r3, #1
 80031ce:	73fb      	strb	r3, [r7, #15]
      break;
 80031d0:	e00b      	b.n	80031ea <DMA_CheckFifoParam+0xe6>
      break;
 80031d2:	bf00      	nop
 80031d4:	e00a      	b.n	80031ec <DMA_CheckFifoParam+0xe8>
      break;
 80031d6:	bf00      	nop
 80031d8:	e008      	b.n	80031ec <DMA_CheckFifoParam+0xe8>
      break;
 80031da:	bf00      	nop
 80031dc:	e006      	b.n	80031ec <DMA_CheckFifoParam+0xe8>
      break;
 80031de:	bf00      	nop
 80031e0:	e004      	b.n	80031ec <DMA_CheckFifoParam+0xe8>
      break;
 80031e2:	bf00      	nop
 80031e4:	e002      	b.n	80031ec <DMA_CheckFifoParam+0xe8>
      break;   
 80031e6:	bf00      	nop
 80031e8:	e000      	b.n	80031ec <DMA_CheckFifoParam+0xe8>
      break;
 80031ea:	bf00      	nop
    }
  } 
  
  return status; 
 80031ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80031ee:	4618      	mov	r0, r3
 80031f0:	3714      	adds	r7, #20
 80031f2:	46bd      	mov	sp, r7
 80031f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f8:	4770      	bx	lr
 80031fa:	bf00      	nop

080031fc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80031fc:	b480      	push	{r7}
 80031fe:	b089      	sub	sp, #36	@ 0x24
 8003200:	af00      	add	r7, sp, #0
 8003202:	6078      	str	r0, [r7, #4]
 8003204:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003206:	2300      	movs	r3, #0
 8003208:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800320a:	2300      	movs	r3, #0
 800320c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800320e:	2300      	movs	r3, #0
 8003210:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003212:	2300      	movs	r3, #0
 8003214:	61fb      	str	r3, [r7, #28]
 8003216:	e16b      	b.n	80034f0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003218:	2201      	movs	r2, #1
 800321a:	69fb      	ldr	r3, [r7, #28]
 800321c:	fa02 f303 	lsl.w	r3, r2, r3
 8003220:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003222:	683b      	ldr	r3, [r7, #0]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	697a      	ldr	r2, [r7, #20]
 8003228:	4013      	ands	r3, r2
 800322a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800322c:	693a      	ldr	r2, [r7, #16]
 800322e:	697b      	ldr	r3, [r7, #20]
 8003230:	429a      	cmp	r2, r3
 8003232:	f040 815a 	bne.w	80034ea <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003236:	683b      	ldr	r3, [r7, #0]
 8003238:	685b      	ldr	r3, [r3, #4]
 800323a:	f003 0303 	and.w	r3, r3, #3
 800323e:	2b01      	cmp	r3, #1
 8003240:	d005      	beq.n	800324e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003242:	683b      	ldr	r3, [r7, #0]
 8003244:	685b      	ldr	r3, [r3, #4]
 8003246:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800324a:	2b02      	cmp	r3, #2
 800324c:	d130      	bne.n	80032b0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	689b      	ldr	r3, [r3, #8]
 8003252:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003254:	69fb      	ldr	r3, [r7, #28]
 8003256:	005b      	lsls	r3, r3, #1
 8003258:	2203      	movs	r2, #3
 800325a:	fa02 f303 	lsl.w	r3, r2, r3
 800325e:	43db      	mvns	r3, r3
 8003260:	69ba      	ldr	r2, [r7, #24]
 8003262:	4013      	ands	r3, r2
 8003264:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003266:	683b      	ldr	r3, [r7, #0]
 8003268:	68da      	ldr	r2, [r3, #12]
 800326a:	69fb      	ldr	r3, [r7, #28]
 800326c:	005b      	lsls	r3, r3, #1
 800326e:	fa02 f303 	lsl.w	r3, r2, r3
 8003272:	69ba      	ldr	r2, [r7, #24]
 8003274:	4313      	orrs	r3, r2
 8003276:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	69ba      	ldr	r2, [r7, #24]
 800327c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	685b      	ldr	r3, [r3, #4]
 8003282:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003284:	2201      	movs	r2, #1
 8003286:	69fb      	ldr	r3, [r7, #28]
 8003288:	fa02 f303 	lsl.w	r3, r2, r3
 800328c:	43db      	mvns	r3, r3
 800328e:	69ba      	ldr	r2, [r7, #24]
 8003290:	4013      	ands	r3, r2
 8003292:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	685b      	ldr	r3, [r3, #4]
 8003298:	091b      	lsrs	r3, r3, #4
 800329a:	f003 0201 	and.w	r2, r3, #1
 800329e:	69fb      	ldr	r3, [r7, #28]
 80032a0:	fa02 f303 	lsl.w	r3, r2, r3
 80032a4:	69ba      	ldr	r2, [r7, #24]
 80032a6:	4313      	orrs	r3, r2
 80032a8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	69ba      	ldr	r2, [r7, #24]
 80032ae:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80032b0:	683b      	ldr	r3, [r7, #0]
 80032b2:	685b      	ldr	r3, [r3, #4]
 80032b4:	f003 0303 	and.w	r3, r3, #3
 80032b8:	2b03      	cmp	r3, #3
 80032ba:	d017      	beq.n	80032ec <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	68db      	ldr	r3, [r3, #12]
 80032c0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80032c2:	69fb      	ldr	r3, [r7, #28]
 80032c4:	005b      	lsls	r3, r3, #1
 80032c6:	2203      	movs	r2, #3
 80032c8:	fa02 f303 	lsl.w	r3, r2, r3
 80032cc:	43db      	mvns	r3, r3
 80032ce:	69ba      	ldr	r2, [r7, #24]
 80032d0:	4013      	ands	r3, r2
 80032d2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80032d4:	683b      	ldr	r3, [r7, #0]
 80032d6:	689a      	ldr	r2, [r3, #8]
 80032d8:	69fb      	ldr	r3, [r7, #28]
 80032da:	005b      	lsls	r3, r3, #1
 80032dc:	fa02 f303 	lsl.w	r3, r2, r3
 80032e0:	69ba      	ldr	r2, [r7, #24]
 80032e2:	4313      	orrs	r3, r2
 80032e4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	69ba      	ldr	r2, [r7, #24]
 80032ea:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80032ec:	683b      	ldr	r3, [r7, #0]
 80032ee:	685b      	ldr	r3, [r3, #4]
 80032f0:	f003 0303 	and.w	r3, r3, #3
 80032f4:	2b02      	cmp	r3, #2
 80032f6:	d123      	bne.n	8003340 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80032f8:	69fb      	ldr	r3, [r7, #28]
 80032fa:	08da      	lsrs	r2, r3, #3
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	3208      	adds	r2, #8
 8003300:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003304:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003306:	69fb      	ldr	r3, [r7, #28]
 8003308:	f003 0307 	and.w	r3, r3, #7
 800330c:	009b      	lsls	r3, r3, #2
 800330e:	220f      	movs	r2, #15
 8003310:	fa02 f303 	lsl.w	r3, r2, r3
 8003314:	43db      	mvns	r3, r3
 8003316:	69ba      	ldr	r2, [r7, #24]
 8003318:	4013      	ands	r3, r2
 800331a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800331c:	683b      	ldr	r3, [r7, #0]
 800331e:	691a      	ldr	r2, [r3, #16]
 8003320:	69fb      	ldr	r3, [r7, #28]
 8003322:	f003 0307 	and.w	r3, r3, #7
 8003326:	009b      	lsls	r3, r3, #2
 8003328:	fa02 f303 	lsl.w	r3, r2, r3
 800332c:	69ba      	ldr	r2, [r7, #24]
 800332e:	4313      	orrs	r3, r2
 8003330:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003332:	69fb      	ldr	r3, [r7, #28]
 8003334:	08da      	lsrs	r2, r3, #3
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	3208      	adds	r2, #8
 800333a:	69b9      	ldr	r1, [r7, #24]
 800333c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003346:	69fb      	ldr	r3, [r7, #28]
 8003348:	005b      	lsls	r3, r3, #1
 800334a:	2203      	movs	r2, #3
 800334c:	fa02 f303 	lsl.w	r3, r2, r3
 8003350:	43db      	mvns	r3, r3
 8003352:	69ba      	ldr	r2, [r7, #24]
 8003354:	4013      	ands	r3, r2
 8003356:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003358:	683b      	ldr	r3, [r7, #0]
 800335a:	685b      	ldr	r3, [r3, #4]
 800335c:	f003 0203 	and.w	r2, r3, #3
 8003360:	69fb      	ldr	r3, [r7, #28]
 8003362:	005b      	lsls	r3, r3, #1
 8003364:	fa02 f303 	lsl.w	r3, r2, r3
 8003368:	69ba      	ldr	r2, [r7, #24]
 800336a:	4313      	orrs	r3, r2
 800336c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	69ba      	ldr	r2, [r7, #24]
 8003372:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003374:	683b      	ldr	r3, [r7, #0]
 8003376:	685b      	ldr	r3, [r3, #4]
 8003378:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800337c:	2b00      	cmp	r3, #0
 800337e:	f000 80b4 	beq.w	80034ea <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003382:	2300      	movs	r3, #0
 8003384:	60fb      	str	r3, [r7, #12]
 8003386:	4b60      	ldr	r3, [pc, #384]	@ (8003508 <HAL_GPIO_Init+0x30c>)
 8003388:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800338a:	4a5f      	ldr	r2, [pc, #380]	@ (8003508 <HAL_GPIO_Init+0x30c>)
 800338c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003390:	6453      	str	r3, [r2, #68]	@ 0x44
 8003392:	4b5d      	ldr	r3, [pc, #372]	@ (8003508 <HAL_GPIO_Init+0x30c>)
 8003394:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003396:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800339a:	60fb      	str	r3, [r7, #12]
 800339c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800339e:	4a5b      	ldr	r2, [pc, #364]	@ (800350c <HAL_GPIO_Init+0x310>)
 80033a0:	69fb      	ldr	r3, [r7, #28]
 80033a2:	089b      	lsrs	r3, r3, #2
 80033a4:	3302      	adds	r3, #2
 80033a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80033aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80033ac:	69fb      	ldr	r3, [r7, #28]
 80033ae:	f003 0303 	and.w	r3, r3, #3
 80033b2:	009b      	lsls	r3, r3, #2
 80033b4:	220f      	movs	r2, #15
 80033b6:	fa02 f303 	lsl.w	r3, r2, r3
 80033ba:	43db      	mvns	r3, r3
 80033bc:	69ba      	ldr	r2, [r7, #24]
 80033be:	4013      	ands	r3, r2
 80033c0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	4a52      	ldr	r2, [pc, #328]	@ (8003510 <HAL_GPIO_Init+0x314>)
 80033c6:	4293      	cmp	r3, r2
 80033c8:	d02b      	beq.n	8003422 <HAL_GPIO_Init+0x226>
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	4a51      	ldr	r2, [pc, #324]	@ (8003514 <HAL_GPIO_Init+0x318>)
 80033ce:	4293      	cmp	r3, r2
 80033d0:	d025      	beq.n	800341e <HAL_GPIO_Init+0x222>
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	4a50      	ldr	r2, [pc, #320]	@ (8003518 <HAL_GPIO_Init+0x31c>)
 80033d6:	4293      	cmp	r3, r2
 80033d8:	d01f      	beq.n	800341a <HAL_GPIO_Init+0x21e>
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	4a4f      	ldr	r2, [pc, #316]	@ (800351c <HAL_GPIO_Init+0x320>)
 80033de:	4293      	cmp	r3, r2
 80033e0:	d019      	beq.n	8003416 <HAL_GPIO_Init+0x21a>
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	4a4e      	ldr	r2, [pc, #312]	@ (8003520 <HAL_GPIO_Init+0x324>)
 80033e6:	4293      	cmp	r3, r2
 80033e8:	d013      	beq.n	8003412 <HAL_GPIO_Init+0x216>
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	4a4d      	ldr	r2, [pc, #308]	@ (8003524 <HAL_GPIO_Init+0x328>)
 80033ee:	4293      	cmp	r3, r2
 80033f0:	d00d      	beq.n	800340e <HAL_GPIO_Init+0x212>
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	4a4c      	ldr	r2, [pc, #304]	@ (8003528 <HAL_GPIO_Init+0x32c>)
 80033f6:	4293      	cmp	r3, r2
 80033f8:	d007      	beq.n	800340a <HAL_GPIO_Init+0x20e>
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	4a4b      	ldr	r2, [pc, #300]	@ (800352c <HAL_GPIO_Init+0x330>)
 80033fe:	4293      	cmp	r3, r2
 8003400:	d101      	bne.n	8003406 <HAL_GPIO_Init+0x20a>
 8003402:	2307      	movs	r3, #7
 8003404:	e00e      	b.n	8003424 <HAL_GPIO_Init+0x228>
 8003406:	2308      	movs	r3, #8
 8003408:	e00c      	b.n	8003424 <HAL_GPIO_Init+0x228>
 800340a:	2306      	movs	r3, #6
 800340c:	e00a      	b.n	8003424 <HAL_GPIO_Init+0x228>
 800340e:	2305      	movs	r3, #5
 8003410:	e008      	b.n	8003424 <HAL_GPIO_Init+0x228>
 8003412:	2304      	movs	r3, #4
 8003414:	e006      	b.n	8003424 <HAL_GPIO_Init+0x228>
 8003416:	2303      	movs	r3, #3
 8003418:	e004      	b.n	8003424 <HAL_GPIO_Init+0x228>
 800341a:	2302      	movs	r3, #2
 800341c:	e002      	b.n	8003424 <HAL_GPIO_Init+0x228>
 800341e:	2301      	movs	r3, #1
 8003420:	e000      	b.n	8003424 <HAL_GPIO_Init+0x228>
 8003422:	2300      	movs	r3, #0
 8003424:	69fa      	ldr	r2, [r7, #28]
 8003426:	f002 0203 	and.w	r2, r2, #3
 800342a:	0092      	lsls	r2, r2, #2
 800342c:	4093      	lsls	r3, r2
 800342e:	69ba      	ldr	r2, [r7, #24]
 8003430:	4313      	orrs	r3, r2
 8003432:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003434:	4935      	ldr	r1, [pc, #212]	@ (800350c <HAL_GPIO_Init+0x310>)
 8003436:	69fb      	ldr	r3, [r7, #28]
 8003438:	089b      	lsrs	r3, r3, #2
 800343a:	3302      	adds	r3, #2
 800343c:	69ba      	ldr	r2, [r7, #24]
 800343e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003442:	4b3b      	ldr	r3, [pc, #236]	@ (8003530 <HAL_GPIO_Init+0x334>)
 8003444:	689b      	ldr	r3, [r3, #8]
 8003446:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003448:	693b      	ldr	r3, [r7, #16]
 800344a:	43db      	mvns	r3, r3
 800344c:	69ba      	ldr	r2, [r7, #24]
 800344e:	4013      	ands	r3, r2
 8003450:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003452:	683b      	ldr	r3, [r7, #0]
 8003454:	685b      	ldr	r3, [r3, #4]
 8003456:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800345a:	2b00      	cmp	r3, #0
 800345c:	d003      	beq.n	8003466 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800345e:	69ba      	ldr	r2, [r7, #24]
 8003460:	693b      	ldr	r3, [r7, #16]
 8003462:	4313      	orrs	r3, r2
 8003464:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003466:	4a32      	ldr	r2, [pc, #200]	@ (8003530 <HAL_GPIO_Init+0x334>)
 8003468:	69bb      	ldr	r3, [r7, #24]
 800346a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800346c:	4b30      	ldr	r3, [pc, #192]	@ (8003530 <HAL_GPIO_Init+0x334>)
 800346e:	68db      	ldr	r3, [r3, #12]
 8003470:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003472:	693b      	ldr	r3, [r7, #16]
 8003474:	43db      	mvns	r3, r3
 8003476:	69ba      	ldr	r2, [r7, #24]
 8003478:	4013      	ands	r3, r2
 800347a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800347c:	683b      	ldr	r3, [r7, #0]
 800347e:	685b      	ldr	r3, [r3, #4]
 8003480:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003484:	2b00      	cmp	r3, #0
 8003486:	d003      	beq.n	8003490 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003488:	69ba      	ldr	r2, [r7, #24]
 800348a:	693b      	ldr	r3, [r7, #16]
 800348c:	4313      	orrs	r3, r2
 800348e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003490:	4a27      	ldr	r2, [pc, #156]	@ (8003530 <HAL_GPIO_Init+0x334>)
 8003492:	69bb      	ldr	r3, [r7, #24]
 8003494:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003496:	4b26      	ldr	r3, [pc, #152]	@ (8003530 <HAL_GPIO_Init+0x334>)
 8003498:	685b      	ldr	r3, [r3, #4]
 800349a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800349c:	693b      	ldr	r3, [r7, #16]
 800349e:	43db      	mvns	r3, r3
 80034a0:	69ba      	ldr	r2, [r7, #24]
 80034a2:	4013      	ands	r3, r2
 80034a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80034a6:	683b      	ldr	r3, [r7, #0]
 80034a8:	685b      	ldr	r3, [r3, #4]
 80034aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d003      	beq.n	80034ba <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80034b2:	69ba      	ldr	r2, [r7, #24]
 80034b4:	693b      	ldr	r3, [r7, #16]
 80034b6:	4313      	orrs	r3, r2
 80034b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80034ba:	4a1d      	ldr	r2, [pc, #116]	@ (8003530 <HAL_GPIO_Init+0x334>)
 80034bc:	69bb      	ldr	r3, [r7, #24]
 80034be:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80034c0:	4b1b      	ldr	r3, [pc, #108]	@ (8003530 <HAL_GPIO_Init+0x334>)
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034c6:	693b      	ldr	r3, [r7, #16]
 80034c8:	43db      	mvns	r3, r3
 80034ca:	69ba      	ldr	r2, [r7, #24]
 80034cc:	4013      	ands	r3, r2
 80034ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80034d0:	683b      	ldr	r3, [r7, #0]
 80034d2:	685b      	ldr	r3, [r3, #4]
 80034d4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d003      	beq.n	80034e4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80034dc:	69ba      	ldr	r2, [r7, #24]
 80034de:	693b      	ldr	r3, [r7, #16]
 80034e0:	4313      	orrs	r3, r2
 80034e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80034e4:	4a12      	ldr	r2, [pc, #72]	@ (8003530 <HAL_GPIO_Init+0x334>)
 80034e6:	69bb      	ldr	r3, [r7, #24]
 80034e8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80034ea:	69fb      	ldr	r3, [r7, #28]
 80034ec:	3301      	adds	r3, #1
 80034ee:	61fb      	str	r3, [r7, #28]
 80034f0:	69fb      	ldr	r3, [r7, #28]
 80034f2:	2b0f      	cmp	r3, #15
 80034f4:	f67f ae90 	bls.w	8003218 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80034f8:	bf00      	nop
 80034fa:	bf00      	nop
 80034fc:	3724      	adds	r7, #36	@ 0x24
 80034fe:	46bd      	mov	sp, r7
 8003500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003504:	4770      	bx	lr
 8003506:	bf00      	nop
 8003508:	40023800 	.word	0x40023800
 800350c:	40013800 	.word	0x40013800
 8003510:	40020000 	.word	0x40020000
 8003514:	40020400 	.word	0x40020400
 8003518:	40020800 	.word	0x40020800
 800351c:	40020c00 	.word	0x40020c00
 8003520:	40021000 	.word	0x40021000
 8003524:	40021400 	.word	0x40021400
 8003528:	40021800 	.word	0x40021800
 800352c:	40021c00 	.word	0x40021c00
 8003530:	40013c00 	.word	0x40013c00

08003534 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003534:	b480      	push	{r7}
 8003536:	b085      	sub	sp, #20
 8003538:	af00      	add	r7, sp, #0
 800353a:	6078      	str	r0, [r7, #4]
 800353c:	460b      	mov	r3, r1
 800353e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	691a      	ldr	r2, [r3, #16]
 8003544:	887b      	ldrh	r3, [r7, #2]
 8003546:	4013      	ands	r3, r2
 8003548:	2b00      	cmp	r3, #0
 800354a:	d002      	beq.n	8003552 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800354c:	2301      	movs	r3, #1
 800354e:	73fb      	strb	r3, [r7, #15]
 8003550:	e001      	b.n	8003556 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003552:	2300      	movs	r3, #0
 8003554:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003556:	7bfb      	ldrb	r3, [r7, #15]
}
 8003558:	4618      	mov	r0, r3
 800355a:	3714      	adds	r7, #20
 800355c:	46bd      	mov	sp, r7
 800355e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003562:	4770      	bx	lr

08003564 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003564:	b480      	push	{r7}
 8003566:	b083      	sub	sp, #12
 8003568:	af00      	add	r7, sp, #0
 800356a:	6078      	str	r0, [r7, #4]
 800356c:	460b      	mov	r3, r1
 800356e:	807b      	strh	r3, [r7, #2]
 8003570:	4613      	mov	r3, r2
 8003572:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003574:	787b      	ldrb	r3, [r7, #1]
 8003576:	2b00      	cmp	r3, #0
 8003578:	d003      	beq.n	8003582 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800357a:	887a      	ldrh	r2, [r7, #2]
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003580:	e003      	b.n	800358a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003582:	887b      	ldrh	r3, [r7, #2]
 8003584:	041a      	lsls	r2, r3, #16
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	619a      	str	r2, [r3, #24]
}
 800358a:	bf00      	nop
 800358c:	370c      	adds	r7, #12
 800358e:	46bd      	mov	sp, r7
 8003590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003594:	4770      	bx	lr
	...

08003598 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003598:	b580      	push	{r7, lr}
 800359a:	b084      	sub	sp, #16
 800359c:	af00      	add	r7, sp, #0
 800359e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d101      	bne.n	80035aa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80035a6:	2301      	movs	r3, #1
 80035a8:	e12b      	b.n	8003802 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80035b0:	b2db      	uxtb	r3, r3
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d106      	bne.n	80035c4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	2200      	movs	r2, #0
 80035ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80035be:	6878      	ldr	r0, [r7, #4]
 80035c0:	f7fd fee4 	bl	800138c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	2224      	movs	r2, #36	@ 0x24
 80035c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	681a      	ldr	r2, [r3, #0]
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f022 0201 	bic.w	r2, r2, #1
 80035da:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	681a      	ldr	r2, [r3, #0]
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80035ea:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	681a      	ldr	r2, [r3, #0]
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80035fa:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80035fc:	f003 fb88 	bl	8006d10 <HAL_RCC_GetPCLK1Freq>
 8003600:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	685b      	ldr	r3, [r3, #4]
 8003606:	4a81      	ldr	r2, [pc, #516]	@ (800380c <HAL_I2C_Init+0x274>)
 8003608:	4293      	cmp	r3, r2
 800360a:	d807      	bhi.n	800361c <HAL_I2C_Init+0x84>
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	4a80      	ldr	r2, [pc, #512]	@ (8003810 <HAL_I2C_Init+0x278>)
 8003610:	4293      	cmp	r3, r2
 8003612:	bf94      	ite	ls
 8003614:	2301      	movls	r3, #1
 8003616:	2300      	movhi	r3, #0
 8003618:	b2db      	uxtb	r3, r3
 800361a:	e006      	b.n	800362a <HAL_I2C_Init+0x92>
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	4a7d      	ldr	r2, [pc, #500]	@ (8003814 <HAL_I2C_Init+0x27c>)
 8003620:	4293      	cmp	r3, r2
 8003622:	bf94      	ite	ls
 8003624:	2301      	movls	r3, #1
 8003626:	2300      	movhi	r3, #0
 8003628:	b2db      	uxtb	r3, r3
 800362a:	2b00      	cmp	r3, #0
 800362c:	d001      	beq.n	8003632 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800362e:	2301      	movs	r3, #1
 8003630:	e0e7      	b.n	8003802 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	4a78      	ldr	r2, [pc, #480]	@ (8003818 <HAL_I2C_Init+0x280>)
 8003636:	fba2 2303 	umull	r2, r3, r2, r3
 800363a:	0c9b      	lsrs	r3, r3, #18
 800363c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	685b      	ldr	r3, [r3, #4]
 8003644:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	68ba      	ldr	r2, [r7, #8]
 800364e:	430a      	orrs	r2, r1
 8003650:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	6a1b      	ldr	r3, [r3, #32]
 8003658:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	685b      	ldr	r3, [r3, #4]
 8003660:	4a6a      	ldr	r2, [pc, #424]	@ (800380c <HAL_I2C_Init+0x274>)
 8003662:	4293      	cmp	r3, r2
 8003664:	d802      	bhi.n	800366c <HAL_I2C_Init+0xd4>
 8003666:	68bb      	ldr	r3, [r7, #8]
 8003668:	3301      	adds	r3, #1
 800366a:	e009      	b.n	8003680 <HAL_I2C_Init+0xe8>
 800366c:	68bb      	ldr	r3, [r7, #8]
 800366e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003672:	fb02 f303 	mul.w	r3, r2, r3
 8003676:	4a69      	ldr	r2, [pc, #420]	@ (800381c <HAL_I2C_Init+0x284>)
 8003678:	fba2 2303 	umull	r2, r3, r2, r3
 800367c:	099b      	lsrs	r3, r3, #6
 800367e:	3301      	adds	r3, #1
 8003680:	687a      	ldr	r2, [r7, #4]
 8003682:	6812      	ldr	r2, [r2, #0]
 8003684:	430b      	orrs	r3, r1
 8003686:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	69db      	ldr	r3, [r3, #28]
 800368e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003692:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	685b      	ldr	r3, [r3, #4]
 800369a:	495c      	ldr	r1, [pc, #368]	@ (800380c <HAL_I2C_Init+0x274>)
 800369c:	428b      	cmp	r3, r1
 800369e:	d819      	bhi.n	80036d4 <HAL_I2C_Init+0x13c>
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	1e59      	subs	r1, r3, #1
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	685b      	ldr	r3, [r3, #4]
 80036a8:	005b      	lsls	r3, r3, #1
 80036aa:	fbb1 f3f3 	udiv	r3, r1, r3
 80036ae:	1c59      	adds	r1, r3, #1
 80036b0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80036b4:	400b      	ands	r3, r1
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d00a      	beq.n	80036d0 <HAL_I2C_Init+0x138>
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	1e59      	subs	r1, r3, #1
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	685b      	ldr	r3, [r3, #4]
 80036c2:	005b      	lsls	r3, r3, #1
 80036c4:	fbb1 f3f3 	udiv	r3, r1, r3
 80036c8:	3301      	adds	r3, #1
 80036ca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036ce:	e051      	b.n	8003774 <HAL_I2C_Init+0x1dc>
 80036d0:	2304      	movs	r3, #4
 80036d2:	e04f      	b.n	8003774 <HAL_I2C_Init+0x1dc>
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	689b      	ldr	r3, [r3, #8]
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d111      	bne.n	8003700 <HAL_I2C_Init+0x168>
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	1e58      	subs	r0, r3, #1
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	6859      	ldr	r1, [r3, #4]
 80036e4:	460b      	mov	r3, r1
 80036e6:	005b      	lsls	r3, r3, #1
 80036e8:	440b      	add	r3, r1
 80036ea:	fbb0 f3f3 	udiv	r3, r0, r3
 80036ee:	3301      	adds	r3, #1
 80036f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	bf0c      	ite	eq
 80036f8:	2301      	moveq	r3, #1
 80036fa:	2300      	movne	r3, #0
 80036fc:	b2db      	uxtb	r3, r3
 80036fe:	e012      	b.n	8003726 <HAL_I2C_Init+0x18e>
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	1e58      	subs	r0, r3, #1
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	6859      	ldr	r1, [r3, #4]
 8003708:	460b      	mov	r3, r1
 800370a:	009b      	lsls	r3, r3, #2
 800370c:	440b      	add	r3, r1
 800370e:	0099      	lsls	r1, r3, #2
 8003710:	440b      	add	r3, r1
 8003712:	fbb0 f3f3 	udiv	r3, r0, r3
 8003716:	3301      	adds	r3, #1
 8003718:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800371c:	2b00      	cmp	r3, #0
 800371e:	bf0c      	ite	eq
 8003720:	2301      	moveq	r3, #1
 8003722:	2300      	movne	r3, #0
 8003724:	b2db      	uxtb	r3, r3
 8003726:	2b00      	cmp	r3, #0
 8003728:	d001      	beq.n	800372e <HAL_I2C_Init+0x196>
 800372a:	2301      	movs	r3, #1
 800372c:	e022      	b.n	8003774 <HAL_I2C_Init+0x1dc>
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	689b      	ldr	r3, [r3, #8]
 8003732:	2b00      	cmp	r3, #0
 8003734:	d10e      	bne.n	8003754 <HAL_I2C_Init+0x1bc>
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	1e58      	subs	r0, r3, #1
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	6859      	ldr	r1, [r3, #4]
 800373e:	460b      	mov	r3, r1
 8003740:	005b      	lsls	r3, r3, #1
 8003742:	440b      	add	r3, r1
 8003744:	fbb0 f3f3 	udiv	r3, r0, r3
 8003748:	3301      	adds	r3, #1
 800374a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800374e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003752:	e00f      	b.n	8003774 <HAL_I2C_Init+0x1dc>
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	1e58      	subs	r0, r3, #1
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	6859      	ldr	r1, [r3, #4]
 800375c:	460b      	mov	r3, r1
 800375e:	009b      	lsls	r3, r3, #2
 8003760:	440b      	add	r3, r1
 8003762:	0099      	lsls	r1, r3, #2
 8003764:	440b      	add	r3, r1
 8003766:	fbb0 f3f3 	udiv	r3, r0, r3
 800376a:	3301      	adds	r3, #1
 800376c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003770:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003774:	6879      	ldr	r1, [r7, #4]
 8003776:	6809      	ldr	r1, [r1, #0]
 8003778:	4313      	orrs	r3, r2
 800377a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	69da      	ldr	r2, [r3, #28]
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	6a1b      	ldr	r3, [r3, #32]
 800378e:	431a      	orrs	r2, r3
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	430a      	orrs	r2, r1
 8003796:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	689b      	ldr	r3, [r3, #8]
 800379e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80037a2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80037a6:	687a      	ldr	r2, [r7, #4]
 80037a8:	6911      	ldr	r1, [r2, #16]
 80037aa:	687a      	ldr	r2, [r7, #4]
 80037ac:	68d2      	ldr	r2, [r2, #12]
 80037ae:	4311      	orrs	r1, r2
 80037b0:	687a      	ldr	r2, [r7, #4]
 80037b2:	6812      	ldr	r2, [r2, #0]
 80037b4:	430b      	orrs	r3, r1
 80037b6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	68db      	ldr	r3, [r3, #12]
 80037be:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	695a      	ldr	r2, [r3, #20]
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	699b      	ldr	r3, [r3, #24]
 80037ca:	431a      	orrs	r2, r3
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	430a      	orrs	r2, r1
 80037d2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	681a      	ldr	r2, [r3, #0]
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f042 0201 	orr.w	r2, r2, #1
 80037e2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	2200      	movs	r2, #0
 80037e8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	2220      	movs	r2, #32
 80037ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	2200      	movs	r2, #0
 80037f6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	2200      	movs	r2, #0
 80037fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003800:	2300      	movs	r3, #0
}
 8003802:	4618      	mov	r0, r3
 8003804:	3710      	adds	r7, #16
 8003806:	46bd      	mov	sp, r7
 8003808:	bd80      	pop	{r7, pc}
 800380a:	bf00      	nop
 800380c:	000186a0 	.word	0x000186a0
 8003810:	001e847f 	.word	0x001e847f
 8003814:	003d08ff 	.word	0x003d08ff
 8003818:	431bde83 	.word	0x431bde83
 800381c:	10624dd3 	.word	0x10624dd3

08003820 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8003820:	b480      	push	{r7}
 8003822:	b083      	sub	sp, #12
 8003824:	af00      	add	r7, sp, #0
 8003826:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	695b      	ldr	r3, [r3, #20]
 800382e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003832:	2b80      	cmp	r3, #128	@ 0x80
 8003834:	d103      	bne.n	800383e <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	2200      	movs	r2, #0
 800383c:	611a      	str	r2, [r3, #16]
  }
}
 800383e:	bf00      	nop
 8003840:	370c      	adds	r7, #12
 8003842:	46bd      	mov	sp, r7
 8003844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003848:	4770      	bx	lr

0800384a <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800384a:	b580      	push	{r7, lr}
 800384c:	b088      	sub	sp, #32
 800384e:	af00      	add	r7, sp, #0
 8003850:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8003852:	2300      	movs	r3, #0
 8003854:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	685b      	ldr	r3, [r3, #4]
 800385c:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003862:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800386a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003872:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8003874:	7bfb      	ldrb	r3, [r7, #15]
 8003876:	2b10      	cmp	r3, #16
 8003878:	d003      	beq.n	8003882 <HAL_I2C_EV_IRQHandler+0x38>
 800387a:	7bfb      	ldrb	r3, [r7, #15]
 800387c:	2b40      	cmp	r3, #64	@ 0x40
 800387e:	f040 80c1 	bne.w	8003a04 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	699b      	ldr	r3, [r3, #24]
 8003888:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	695b      	ldr	r3, [r3, #20]
 8003890:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8003892:	69fb      	ldr	r3, [r7, #28]
 8003894:	f003 0301 	and.w	r3, r3, #1
 8003898:	2b00      	cmp	r3, #0
 800389a:	d10d      	bne.n	80038b8 <HAL_I2C_EV_IRQHandler+0x6e>
 800389c:	693b      	ldr	r3, [r7, #16]
 800389e:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 80038a2:	d003      	beq.n	80038ac <HAL_I2C_EV_IRQHandler+0x62>
 80038a4:	693b      	ldr	r3, [r7, #16]
 80038a6:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 80038aa:	d101      	bne.n	80038b0 <HAL_I2C_EV_IRQHandler+0x66>
 80038ac:	2301      	movs	r3, #1
 80038ae:	e000      	b.n	80038b2 <HAL_I2C_EV_IRQHandler+0x68>
 80038b0:	2300      	movs	r3, #0
 80038b2:	2b01      	cmp	r3, #1
 80038b4:	f000 8132 	beq.w	8003b1c <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80038b8:	69fb      	ldr	r3, [r7, #28]
 80038ba:	f003 0301 	and.w	r3, r3, #1
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d00c      	beq.n	80038dc <HAL_I2C_EV_IRQHandler+0x92>
 80038c2:	697b      	ldr	r3, [r7, #20]
 80038c4:	0a5b      	lsrs	r3, r3, #9
 80038c6:	f003 0301 	and.w	r3, r3, #1
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d006      	beq.n	80038dc <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 80038ce:	6878      	ldr	r0, [r7, #4]
 80038d0:	f001 fb80 	bl	8004fd4 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 80038d4:	6878      	ldr	r0, [r7, #4]
 80038d6:	f000 fcf8 	bl	80042ca <I2C_Master_SB>
 80038da:	e092      	b.n	8003a02 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80038dc:	69fb      	ldr	r3, [r7, #28]
 80038de:	08db      	lsrs	r3, r3, #3
 80038e0:	f003 0301 	and.w	r3, r3, #1
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d009      	beq.n	80038fc <HAL_I2C_EV_IRQHandler+0xb2>
 80038e8:	697b      	ldr	r3, [r7, #20]
 80038ea:	0a5b      	lsrs	r3, r3, #9
 80038ec:	f003 0301 	and.w	r3, r3, #1
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d003      	beq.n	80038fc <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 80038f4:	6878      	ldr	r0, [r7, #4]
 80038f6:	f000 fd6e 	bl	80043d6 <I2C_Master_ADD10>
 80038fa:	e082      	b.n	8003a02 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80038fc:	69fb      	ldr	r3, [r7, #28]
 80038fe:	085b      	lsrs	r3, r3, #1
 8003900:	f003 0301 	and.w	r3, r3, #1
 8003904:	2b00      	cmp	r3, #0
 8003906:	d009      	beq.n	800391c <HAL_I2C_EV_IRQHandler+0xd2>
 8003908:	697b      	ldr	r3, [r7, #20]
 800390a:	0a5b      	lsrs	r3, r3, #9
 800390c:	f003 0301 	and.w	r3, r3, #1
 8003910:	2b00      	cmp	r3, #0
 8003912:	d003      	beq.n	800391c <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8003914:	6878      	ldr	r0, [r7, #4]
 8003916:	f000 fd88 	bl	800442a <I2C_Master_ADDR>
 800391a:	e072      	b.n	8003a02 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 800391c:	69bb      	ldr	r3, [r7, #24]
 800391e:	089b      	lsrs	r3, r3, #2
 8003920:	f003 0301 	and.w	r3, r3, #1
 8003924:	2b00      	cmp	r3, #0
 8003926:	d03b      	beq.n	80039a0 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	685b      	ldr	r3, [r3, #4]
 800392e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003932:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003936:	f000 80f3 	beq.w	8003b20 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800393a:	69fb      	ldr	r3, [r7, #28]
 800393c:	09db      	lsrs	r3, r3, #7
 800393e:	f003 0301 	and.w	r3, r3, #1
 8003942:	2b00      	cmp	r3, #0
 8003944:	d00f      	beq.n	8003966 <HAL_I2C_EV_IRQHandler+0x11c>
 8003946:	697b      	ldr	r3, [r7, #20]
 8003948:	0a9b      	lsrs	r3, r3, #10
 800394a:	f003 0301 	and.w	r3, r3, #1
 800394e:	2b00      	cmp	r3, #0
 8003950:	d009      	beq.n	8003966 <HAL_I2C_EV_IRQHandler+0x11c>
 8003952:	69fb      	ldr	r3, [r7, #28]
 8003954:	089b      	lsrs	r3, r3, #2
 8003956:	f003 0301 	and.w	r3, r3, #1
 800395a:	2b00      	cmp	r3, #0
 800395c:	d103      	bne.n	8003966 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 800395e:	6878      	ldr	r0, [r7, #4]
 8003960:	f000 f94c 	bl	8003bfc <I2C_MasterTransmit_TXE>
 8003964:	e04d      	b.n	8003a02 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003966:	69fb      	ldr	r3, [r7, #28]
 8003968:	089b      	lsrs	r3, r3, #2
 800396a:	f003 0301 	and.w	r3, r3, #1
 800396e:	2b00      	cmp	r3, #0
 8003970:	f000 80d6 	beq.w	8003b20 <HAL_I2C_EV_IRQHandler+0x2d6>
 8003974:	697b      	ldr	r3, [r7, #20]
 8003976:	0a5b      	lsrs	r3, r3, #9
 8003978:	f003 0301 	and.w	r3, r3, #1
 800397c:	2b00      	cmp	r3, #0
 800397e:	f000 80cf 	beq.w	8003b20 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8003982:	7bbb      	ldrb	r3, [r7, #14]
 8003984:	2b21      	cmp	r3, #33	@ 0x21
 8003986:	d103      	bne.n	8003990 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8003988:	6878      	ldr	r0, [r7, #4]
 800398a:	f000 f9d3 	bl	8003d34 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800398e:	e0c7      	b.n	8003b20 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8003990:	7bfb      	ldrb	r3, [r7, #15]
 8003992:	2b40      	cmp	r3, #64	@ 0x40
 8003994:	f040 80c4 	bne.w	8003b20 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8003998:	6878      	ldr	r0, [r7, #4]
 800399a:	f000 fa41 	bl	8003e20 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800399e:	e0bf      	b.n	8003b20 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	685b      	ldr	r3, [r3, #4]
 80039a6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80039aa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80039ae:	f000 80b7 	beq.w	8003b20 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80039b2:	69fb      	ldr	r3, [r7, #28]
 80039b4:	099b      	lsrs	r3, r3, #6
 80039b6:	f003 0301 	and.w	r3, r3, #1
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d00f      	beq.n	80039de <HAL_I2C_EV_IRQHandler+0x194>
 80039be:	697b      	ldr	r3, [r7, #20]
 80039c0:	0a9b      	lsrs	r3, r3, #10
 80039c2:	f003 0301 	and.w	r3, r3, #1
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d009      	beq.n	80039de <HAL_I2C_EV_IRQHandler+0x194>
 80039ca:	69fb      	ldr	r3, [r7, #28]
 80039cc:	089b      	lsrs	r3, r3, #2
 80039ce:	f003 0301 	and.w	r3, r3, #1
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d103      	bne.n	80039de <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 80039d6:	6878      	ldr	r0, [r7, #4]
 80039d8:	f000 faba 	bl	8003f50 <I2C_MasterReceive_RXNE>
 80039dc:	e011      	b.n	8003a02 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80039de:	69fb      	ldr	r3, [r7, #28]
 80039e0:	089b      	lsrs	r3, r3, #2
 80039e2:	f003 0301 	and.w	r3, r3, #1
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	f000 809a 	beq.w	8003b20 <HAL_I2C_EV_IRQHandler+0x2d6>
 80039ec:	697b      	ldr	r3, [r7, #20]
 80039ee:	0a5b      	lsrs	r3, r3, #9
 80039f0:	f003 0301 	and.w	r3, r3, #1
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	f000 8093 	beq.w	8003b20 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 80039fa:	6878      	ldr	r0, [r7, #4]
 80039fc:	f000 fb70 	bl	80040e0 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003a00:	e08e      	b.n	8003b20 <HAL_I2C_EV_IRQHandler+0x2d6>
 8003a02:	e08d      	b.n	8003b20 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d004      	beq.n	8003a16 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	695b      	ldr	r3, [r3, #20]
 8003a12:	61fb      	str	r3, [r7, #28]
 8003a14:	e007      	b.n	8003a26 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	699b      	ldr	r3, [r3, #24]
 8003a1c:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	695b      	ldr	r3, [r3, #20]
 8003a24:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003a26:	69fb      	ldr	r3, [r7, #28]
 8003a28:	085b      	lsrs	r3, r3, #1
 8003a2a:	f003 0301 	and.w	r3, r3, #1
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d012      	beq.n	8003a58 <HAL_I2C_EV_IRQHandler+0x20e>
 8003a32:	697b      	ldr	r3, [r7, #20]
 8003a34:	0a5b      	lsrs	r3, r3, #9
 8003a36:	f003 0301 	and.w	r3, r3, #1
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d00c      	beq.n	8003a58 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d003      	beq.n	8003a4e <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	699b      	ldr	r3, [r3, #24]
 8003a4c:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8003a4e:	69b9      	ldr	r1, [r7, #24]
 8003a50:	6878      	ldr	r0, [r7, #4]
 8003a52:	f000 ff39 	bl	80048c8 <I2C_Slave_ADDR>
 8003a56:	e066      	b.n	8003b26 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003a58:	69fb      	ldr	r3, [r7, #28]
 8003a5a:	091b      	lsrs	r3, r3, #4
 8003a5c:	f003 0301 	and.w	r3, r3, #1
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d009      	beq.n	8003a78 <HAL_I2C_EV_IRQHandler+0x22e>
 8003a64:	697b      	ldr	r3, [r7, #20]
 8003a66:	0a5b      	lsrs	r3, r3, #9
 8003a68:	f003 0301 	and.w	r3, r3, #1
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d003      	beq.n	8003a78 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8003a70:	6878      	ldr	r0, [r7, #4]
 8003a72:	f000 ff73 	bl	800495c <I2C_Slave_STOPF>
 8003a76:	e056      	b.n	8003b26 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003a78:	7bbb      	ldrb	r3, [r7, #14]
 8003a7a:	2b21      	cmp	r3, #33	@ 0x21
 8003a7c:	d002      	beq.n	8003a84 <HAL_I2C_EV_IRQHandler+0x23a>
 8003a7e:	7bbb      	ldrb	r3, [r7, #14]
 8003a80:	2b29      	cmp	r3, #41	@ 0x29
 8003a82:	d125      	bne.n	8003ad0 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003a84:	69fb      	ldr	r3, [r7, #28]
 8003a86:	09db      	lsrs	r3, r3, #7
 8003a88:	f003 0301 	and.w	r3, r3, #1
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d00f      	beq.n	8003ab0 <HAL_I2C_EV_IRQHandler+0x266>
 8003a90:	697b      	ldr	r3, [r7, #20]
 8003a92:	0a9b      	lsrs	r3, r3, #10
 8003a94:	f003 0301 	and.w	r3, r3, #1
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d009      	beq.n	8003ab0 <HAL_I2C_EV_IRQHandler+0x266>
 8003a9c:	69fb      	ldr	r3, [r7, #28]
 8003a9e:	089b      	lsrs	r3, r3, #2
 8003aa0:	f003 0301 	and.w	r3, r3, #1
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d103      	bne.n	8003ab0 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8003aa8:	6878      	ldr	r0, [r7, #4]
 8003aaa:	f000 fe4f 	bl	800474c <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003aae:	e039      	b.n	8003b24 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003ab0:	69fb      	ldr	r3, [r7, #28]
 8003ab2:	089b      	lsrs	r3, r3, #2
 8003ab4:	f003 0301 	and.w	r3, r3, #1
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d033      	beq.n	8003b24 <HAL_I2C_EV_IRQHandler+0x2da>
 8003abc:	697b      	ldr	r3, [r7, #20]
 8003abe:	0a5b      	lsrs	r3, r3, #9
 8003ac0:	f003 0301 	and.w	r3, r3, #1
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d02d      	beq.n	8003b24 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8003ac8:	6878      	ldr	r0, [r7, #4]
 8003aca:	f000 fe7c 	bl	80047c6 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003ace:	e029      	b.n	8003b24 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003ad0:	69fb      	ldr	r3, [r7, #28]
 8003ad2:	099b      	lsrs	r3, r3, #6
 8003ad4:	f003 0301 	and.w	r3, r3, #1
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d00f      	beq.n	8003afc <HAL_I2C_EV_IRQHandler+0x2b2>
 8003adc:	697b      	ldr	r3, [r7, #20]
 8003ade:	0a9b      	lsrs	r3, r3, #10
 8003ae0:	f003 0301 	and.w	r3, r3, #1
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d009      	beq.n	8003afc <HAL_I2C_EV_IRQHandler+0x2b2>
 8003ae8:	69fb      	ldr	r3, [r7, #28]
 8003aea:	089b      	lsrs	r3, r3, #2
 8003aec:	f003 0301 	and.w	r3, r3, #1
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d103      	bne.n	8003afc <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8003af4:	6878      	ldr	r0, [r7, #4]
 8003af6:	f000 fe87 	bl	8004808 <I2C_SlaveReceive_RXNE>
 8003afa:	e014      	b.n	8003b26 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003afc:	69fb      	ldr	r3, [r7, #28]
 8003afe:	089b      	lsrs	r3, r3, #2
 8003b00:	f003 0301 	and.w	r3, r3, #1
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d00e      	beq.n	8003b26 <HAL_I2C_EV_IRQHandler+0x2dc>
 8003b08:	697b      	ldr	r3, [r7, #20]
 8003b0a:	0a5b      	lsrs	r3, r3, #9
 8003b0c:	f003 0301 	and.w	r3, r3, #1
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d008      	beq.n	8003b26 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8003b14:	6878      	ldr	r0, [r7, #4]
 8003b16:	f000 feb5 	bl	8004884 <I2C_SlaveReceive_BTF>
 8003b1a:	e004      	b.n	8003b26 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8003b1c:	bf00      	nop
 8003b1e:	e002      	b.n	8003b26 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003b20:	bf00      	nop
 8003b22:	e000      	b.n	8003b26 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003b24:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8003b26:	3720      	adds	r7, #32
 8003b28:	46bd      	mov	sp, r7
 8003b2a:	bd80      	pop	{r7, pc}

08003b2c <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003b2c:	b480      	push	{r7}
 8003b2e:	b083      	sub	sp, #12
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8003b34:	bf00      	nop
 8003b36:	370c      	adds	r7, #12
 8003b38:	46bd      	mov	sp, r7
 8003b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b3e:	4770      	bx	lr

08003b40 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003b40:	b480      	push	{r7}
 8003b42:	b083      	sub	sp, #12
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8003b48:	bf00      	nop
 8003b4a:	370c      	adds	r7, #12
 8003b4c:	46bd      	mov	sp, r7
 8003b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b52:	4770      	bx	lr

08003b54 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003b54:	b480      	push	{r7}
 8003b56:	b083      	sub	sp, #12
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8003b5c:	bf00      	nop
 8003b5e:	370c      	adds	r7, #12
 8003b60:	46bd      	mov	sp, r7
 8003b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b66:	4770      	bx	lr

08003b68 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003b68:	b480      	push	{r7}
 8003b6a:	b083      	sub	sp, #12
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8003b70:	bf00      	nop
 8003b72:	370c      	adds	r7, #12
 8003b74:	46bd      	mov	sp, r7
 8003b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b7a:	4770      	bx	lr

08003b7c <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8003b7c:	b480      	push	{r7}
 8003b7e:	b083      	sub	sp, #12
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	6078      	str	r0, [r7, #4]
 8003b84:	460b      	mov	r3, r1
 8003b86:	70fb      	strb	r3, [r7, #3]
 8003b88:	4613      	mov	r3, r2
 8003b8a:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8003b8c:	bf00      	nop
 8003b8e:	370c      	adds	r7, #12
 8003b90:	46bd      	mov	sp, r7
 8003b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b96:	4770      	bx	lr

08003b98 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003b98:	b480      	push	{r7}
 8003b9a:	b083      	sub	sp, #12
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8003ba0:	bf00      	nop
 8003ba2:	370c      	adds	r7, #12
 8003ba4:	46bd      	mov	sp, r7
 8003ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003baa:	4770      	bx	lr

08003bac <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003bac:	b480      	push	{r7}
 8003bae:	b083      	sub	sp, #12
 8003bb0:	af00      	add	r7, sp, #0
 8003bb2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8003bb4:	bf00      	nop
 8003bb6:	370c      	adds	r7, #12
 8003bb8:	46bd      	mov	sp, r7
 8003bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bbe:	4770      	bx	lr

08003bc0 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003bc0:	b480      	push	{r7}
 8003bc2:	b083      	sub	sp, #12
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8003bc8:	bf00      	nop
 8003bca:	370c      	adds	r7, #12
 8003bcc:	46bd      	mov	sp, r7
 8003bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd2:	4770      	bx	lr

08003bd4 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8003bd4:	b480      	push	{r7}
 8003bd6:	b083      	sub	sp, #12
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8003bdc:	bf00      	nop
 8003bde:	370c      	adds	r7, #12
 8003be0:	46bd      	mov	sp, r7
 8003be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be6:	4770      	bx	lr

08003be8 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003be8:	b480      	push	{r7}
 8003bea:	b083      	sub	sp, #12
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8003bf0:	bf00      	nop
 8003bf2:	370c      	adds	r7, #12
 8003bf4:	46bd      	mov	sp, r7
 8003bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bfa:	4770      	bx	lr

08003bfc <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8003bfc:	b580      	push	{r7, lr}
 8003bfe:	b084      	sub	sp, #16
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003c0a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003c12:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c18:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d150      	bne.n	8003cc4 <I2C_MasterTransmit_TXE+0xc8>
 8003c22:	7bfb      	ldrb	r3, [r7, #15]
 8003c24:	2b21      	cmp	r3, #33	@ 0x21
 8003c26:	d14d      	bne.n	8003cc4 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003c28:	68bb      	ldr	r3, [r7, #8]
 8003c2a:	2b08      	cmp	r3, #8
 8003c2c:	d01d      	beq.n	8003c6a <I2C_MasterTransmit_TXE+0x6e>
 8003c2e:	68bb      	ldr	r3, [r7, #8]
 8003c30:	2b20      	cmp	r3, #32
 8003c32:	d01a      	beq.n	8003c6a <I2C_MasterTransmit_TXE+0x6e>
 8003c34:	68bb      	ldr	r3, [r7, #8]
 8003c36:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003c3a:	d016      	beq.n	8003c6a <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	685a      	ldr	r2, [r3, #4]
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003c4a:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	2211      	movs	r2, #17
 8003c50:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	2200      	movs	r2, #0
 8003c56:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	2220      	movs	r2, #32
 8003c5e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8003c62:	6878      	ldr	r0, [r7, #4]
 8003c64:	f7ff ff62 	bl	8003b2c <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003c68:	e060      	b.n	8003d2c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	685a      	ldr	r2, [r3, #4]
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003c78:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	681a      	ldr	r2, [r3, #0]
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c88:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	2200      	movs	r2, #0
 8003c8e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	2220      	movs	r2, #32
 8003c94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003c9e:	b2db      	uxtb	r3, r3
 8003ca0:	2b40      	cmp	r3, #64	@ 0x40
 8003ca2:	d107      	bne.n	8003cb4 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	2200      	movs	r2, #0
 8003ca8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8003cac:	6878      	ldr	r0, [r7, #4]
 8003cae:	f7ff ff7d 	bl	8003bac <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003cb2:	e03b      	b.n	8003d2c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	2200      	movs	r2, #0
 8003cb8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003cbc:	6878      	ldr	r0, [r7, #4]
 8003cbe:	f7ff ff35 	bl	8003b2c <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003cc2:	e033      	b.n	8003d2c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8003cc4:	7bfb      	ldrb	r3, [r7, #15]
 8003cc6:	2b21      	cmp	r3, #33	@ 0x21
 8003cc8:	d005      	beq.n	8003cd6 <I2C_MasterTransmit_TXE+0xda>
 8003cca:	7bbb      	ldrb	r3, [r7, #14]
 8003ccc:	2b40      	cmp	r3, #64	@ 0x40
 8003cce:	d12d      	bne.n	8003d2c <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8003cd0:	7bfb      	ldrb	r3, [r7, #15]
 8003cd2:	2b22      	cmp	r3, #34	@ 0x22
 8003cd4:	d12a      	bne.n	8003d2c <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cda:	b29b      	uxth	r3, r3
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d108      	bne.n	8003cf2 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	685a      	ldr	r2, [r3, #4]
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003cee:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8003cf0:	e01c      	b.n	8003d2c <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003cf8:	b2db      	uxtb	r3, r3
 8003cfa:	2b40      	cmp	r3, #64	@ 0x40
 8003cfc:	d103      	bne.n	8003d06 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8003cfe:	6878      	ldr	r0, [r7, #4]
 8003d00:	f000 f88e 	bl	8003e20 <I2C_MemoryTransmit_TXE_BTF>
}
 8003d04:	e012      	b.n	8003d2c <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d0a:	781a      	ldrb	r2, [r3, #0]
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d16:	1c5a      	adds	r2, r3, #1
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d20:	b29b      	uxth	r3, r3
 8003d22:	3b01      	subs	r3, #1
 8003d24:	b29a      	uxth	r2, r3
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8003d2a:	e7ff      	b.n	8003d2c <I2C_MasterTransmit_TXE+0x130>
 8003d2c:	bf00      	nop
 8003d2e:	3710      	adds	r7, #16
 8003d30:	46bd      	mov	sp, r7
 8003d32:	bd80      	pop	{r7, pc}

08003d34 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8003d34:	b580      	push	{r7, lr}
 8003d36:	b084      	sub	sp, #16
 8003d38:	af00      	add	r7, sp, #0
 8003d3a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d40:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003d48:	b2db      	uxtb	r3, r3
 8003d4a:	2b21      	cmp	r3, #33	@ 0x21
 8003d4c:	d164      	bne.n	8003e18 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d52:	b29b      	uxth	r3, r3
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d012      	beq.n	8003d7e <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d5c:	781a      	ldrb	r2, [r3, #0]
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d68:	1c5a      	adds	r2, r3, #1
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d72:	b29b      	uxth	r3, r3
 8003d74:	3b01      	subs	r3, #1
 8003d76:	b29a      	uxth	r2, r3
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8003d7c:	e04c      	b.n	8003e18 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	2b08      	cmp	r3, #8
 8003d82:	d01d      	beq.n	8003dc0 <I2C_MasterTransmit_BTF+0x8c>
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	2b20      	cmp	r3, #32
 8003d88:	d01a      	beq.n	8003dc0 <I2C_MasterTransmit_BTF+0x8c>
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003d90:	d016      	beq.n	8003dc0 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	685a      	ldr	r2, [r3, #4]
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003da0:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	2211      	movs	r2, #17
 8003da6:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	2200      	movs	r2, #0
 8003dac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	2220      	movs	r2, #32
 8003db4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003db8:	6878      	ldr	r0, [r7, #4]
 8003dba:	f7ff feb7 	bl	8003b2c <HAL_I2C_MasterTxCpltCallback>
}
 8003dbe:	e02b      	b.n	8003e18 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	685a      	ldr	r2, [r3, #4]
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003dce:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	681a      	ldr	r2, [r3, #0]
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003dde:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	2200      	movs	r2, #0
 8003de4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	2220      	movs	r2, #32
 8003dea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003df4:	b2db      	uxtb	r3, r3
 8003df6:	2b40      	cmp	r3, #64	@ 0x40
 8003df8:	d107      	bne.n	8003e0a <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8003e02:	6878      	ldr	r0, [r7, #4]
 8003e04:	f7ff fed2 	bl	8003bac <HAL_I2C_MemTxCpltCallback>
}
 8003e08:	e006      	b.n	8003e18 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8003e12:	6878      	ldr	r0, [r7, #4]
 8003e14:	f7ff fe8a 	bl	8003b2c <HAL_I2C_MasterTxCpltCallback>
}
 8003e18:	bf00      	nop
 8003e1a:	3710      	adds	r7, #16
 8003e1c:	46bd      	mov	sp, r7
 8003e1e:	bd80      	pop	{r7, pc}

08003e20 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8003e20:	b580      	push	{r7, lr}
 8003e22:	b084      	sub	sp, #16
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003e2e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d11d      	bne.n	8003e74 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e3c:	2b01      	cmp	r3, #1
 8003e3e:	d10b      	bne.n	8003e58 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e44:	b2da      	uxtb	r2, r3
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003e50:	1c9a      	adds	r2, r3, #2
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 8003e56:	e077      	b.n	8003f48 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e5c:	b29b      	uxth	r3, r3
 8003e5e:	121b      	asrs	r3, r3, #8
 8003e60:	b2da      	uxtb	r2, r3
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003e6c:	1c5a      	adds	r2, r3, #1
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003e72:	e069      	b.n	8003f48 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003e78:	2b01      	cmp	r3, #1
 8003e7a:	d10b      	bne.n	8003e94 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e80:	b2da      	uxtb	r2, r3
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003e8c:	1c5a      	adds	r2, r3, #1
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003e92:	e059      	b.n	8003f48 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003e98:	2b02      	cmp	r3, #2
 8003e9a:	d152      	bne.n	8003f42 <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8003e9c:	7bfb      	ldrb	r3, [r7, #15]
 8003e9e:	2b22      	cmp	r3, #34	@ 0x22
 8003ea0:	d10d      	bne.n	8003ebe <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	681a      	ldr	r2, [r3, #0]
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003eb0:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003eb6:	1c5a      	adds	r2, r3, #1
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003ebc:	e044      	b.n	8003f48 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ec2:	b29b      	uxth	r3, r3
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d015      	beq.n	8003ef4 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8003ec8:	7bfb      	ldrb	r3, [r7, #15]
 8003eca:	2b21      	cmp	r3, #33	@ 0x21
 8003ecc:	d112      	bne.n	8003ef4 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ed2:	781a      	ldrb	r2, [r3, #0]
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ede:	1c5a      	adds	r2, r3, #1
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ee8:	b29b      	uxth	r3, r3
 8003eea:	3b01      	subs	r3, #1
 8003eec:	b29a      	uxth	r2, r3
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8003ef2:	e029      	b.n	8003f48 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ef8:	b29b      	uxth	r3, r3
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d124      	bne.n	8003f48 <I2C_MemoryTransmit_TXE_BTF+0x128>
 8003efe:	7bfb      	ldrb	r3, [r7, #15]
 8003f00:	2b21      	cmp	r3, #33	@ 0x21
 8003f02:	d121      	bne.n	8003f48 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	685a      	ldr	r2, [r3, #4]
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003f12:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	681a      	ldr	r2, [r3, #0]
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f22:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	2200      	movs	r2, #0
 8003f28:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	2220      	movs	r2, #32
 8003f2e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	2200      	movs	r2, #0
 8003f36:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8003f3a:	6878      	ldr	r0, [r7, #4]
 8003f3c:	f7ff fe36 	bl	8003bac <HAL_I2C_MemTxCpltCallback>
}
 8003f40:	e002      	b.n	8003f48 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 8003f42:	6878      	ldr	r0, [r7, #4]
 8003f44:	f7ff fc6c 	bl	8003820 <I2C_Flush_DR>
}
 8003f48:	bf00      	nop
 8003f4a:	3710      	adds	r7, #16
 8003f4c:	46bd      	mov	sp, r7
 8003f4e:	bd80      	pop	{r7, pc}

08003f50 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8003f50:	b580      	push	{r7, lr}
 8003f52:	b084      	sub	sp, #16
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f5e:	b2db      	uxtb	r3, r3
 8003f60:	2b22      	cmp	r3, #34	@ 0x22
 8003f62:	f040 80b9 	bne.w	80040d8 <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f6a:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f70:	b29b      	uxth	r3, r3
 8003f72:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 8003f74:	68bb      	ldr	r3, [r7, #8]
 8003f76:	2b03      	cmp	r3, #3
 8003f78:	d921      	bls.n	8003fbe <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	691a      	ldr	r2, [r3, #16]
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f84:	b2d2      	uxtb	r2, r2
 8003f86:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f8c:	1c5a      	adds	r2, r3, #1
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f96:	b29b      	uxth	r3, r3
 8003f98:	3b01      	subs	r3, #1
 8003f9a:	b29a      	uxth	r2, r3
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003fa4:	b29b      	uxth	r3, r3
 8003fa6:	2b03      	cmp	r3, #3
 8003fa8:	f040 8096 	bne.w	80040d8 <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	685a      	ldr	r2, [r3, #4]
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003fba:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8003fbc:	e08c      	b.n	80040d8 <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fc2:	2b02      	cmp	r3, #2
 8003fc4:	d07f      	beq.n	80040c6 <I2C_MasterReceive_RXNE+0x176>
 8003fc6:	68bb      	ldr	r3, [r7, #8]
 8003fc8:	2b01      	cmp	r3, #1
 8003fca:	d002      	beq.n	8003fd2 <I2C_MasterReceive_RXNE+0x82>
 8003fcc:	68bb      	ldr	r3, [r7, #8]
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d179      	bne.n	80040c6 <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003fd2:	6878      	ldr	r0, [r7, #4]
 8003fd4:	f000 ffcc 	bl	8004f70 <I2C_WaitOnSTOPRequestThroughIT>
 8003fd8:	4603      	mov	r3, r0
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d14c      	bne.n	8004078 <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	681a      	ldr	r2, [r3, #0]
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003fec:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	685a      	ldr	r2, [r3, #4]
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003ffc:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	691a      	ldr	r2, [r3, #16]
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004008:	b2d2      	uxtb	r2, r2
 800400a:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004010:	1c5a      	adds	r2, r3, #1
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800401a:	b29b      	uxth	r3, r3
 800401c:	3b01      	subs	r3, #1
 800401e:	b29a      	uxth	r2, r3
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	2220      	movs	r2, #32
 8004028:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004032:	b2db      	uxtb	r3, r3
 8004034:	2b40      	cmp	r3, #64	@ 0x40
 8004036:	d10a      	bne.n	800404e <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	2200      	movs	r2, #0
 800403c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	2200      	movs	r2, #0
 8004044:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8004046:	6878      	ldr	r0, [r7, #4]
 8004048:	f7ff fdba 	bl	8003bc0 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800404c:	e044      	b.n	80040d8 <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	2200      	movs	r2, #0
 8004052:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	2b08      	cmp	r3, #8
 800405a:	d002      	beq.n	8004062 <I2C_MasterReceive_RXNE+0x112>
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	2b20      	cmp	r3, #32
 8004060:	d103      	bne.n	800406a <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	2200      	movs	r2, #0
 8004066:	631a      	str	r2, [r3, #48]	@ 0x30
 8004068:	e002      	b.n	8004070 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	2212      	movs	r2, #18
 800406e:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8004070:	6878      	ldr	r0, [r7, #4]
 8004072:	f7ff fd65 	bl	8003b40 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004076:	e02f      	b.n	80040d8 <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	685a      	ldr	r2, [r3, #4]
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004086:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	691a      	ldr	r2, [r3, #16]
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004092:	b2d2      	uxtb	r2, r2
 8004094:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800409a:	1c5a      	adds	r2, r3, #1
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040a4:	b29b      	uxth	r3, r3
 80040a6:	3b01      	subs	r3, #1
 80040a8:	b29a      	uxth	r2, r3
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	2220      	movs	r2, #32
 80040b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	2200      	movs	r2, #0
 80040ba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 80040be:	6878      	ldr	r0, [r7, #4]
 80040c0:	f7ff fd88 	bl	8003bd4 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80040c4:	e008      	b.n	80040d8 <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	685a      	ldr	r2, [r3, #4]
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80040d4:	605a      	str	r2, [r3, #4]
}
 80040d6:	e7ff      	b.n	80040d8 <I2C_MasterReceive_RXNE+0x188>
 80040d8:	bf00      	nop
 80040da:	3710      	adds	r7, #16
 80040dc:	46bd      	mov	sp, r7
 80040de:	bd80      	pop	{r7, pc}

080040e0 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80040e0:	b580      	push	{r7, lr}
 80040e2:	b084      	sub	sp, #16
 80040e4:	af00      	add	r7, sp, #0
 80040e6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040ec:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040f2:	b29b      	uxth	r3, r3
 80040f4:	2b04      	cmp	r3, #4
 80040f6:	d11b      	bne.n	8004130 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	685a      	ldr	r2, [r3, #4]
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004106:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	691a      	ldr	r2, [r3, #16]
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004112:	b2d2      	uxtb	r2, r2
 8004114:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800411a:	1c5a      	adds	r2, r3, #1
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004124:	b29b      	uxth	r3, r3
 8004126:	3b01      	subs	r3, #1
 8004128:	b29a      	uxth	r2, r3
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 800412e:	e0c8      	b.n	80042c2 <I2C_MasterReceive_BTF+0x1e2>
  else if (hi2c->XferCount == 3U)
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004134:	b29b      	uxth	r3, r3
 8004136:	2b03      	cmp	r3, #3
 8004138:	d129      	bne.n	800418e <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	685a      	ldr	r2, [r3, #4]
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004148:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	2b04      	cmp	r3, #4
 800414e:	d00a      	beq.n	8004166 <I2C_MasterReceive_BTF+0x86>
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	2b02      	cmp	r3, #2
 8004154:	d007      	beq.n	8004166 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	681a      	ldr	r2, [r3, #0]
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004164:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	691a      	ldr	r2, [r3, #16]
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004170:	b2d2      	uxtb	r2, r2
 8004172:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004178:	1c5a      	adds	r2, r3, #1
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004182:	b29b      	uxth	r3, r3
 8004184:	3b01      	subs	r3, #1
 8004186:	b29a      	uxth	r2, r3
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800418c:	e099      	b.n	80042c2 <I2C_MasterReceive_BTF+0x1e2>
  else if (hi2c->XferCount == 2U)
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004192:	b29b      	uxth	r3, r3
 8004194:	2b02      	cmp	r3, #2
 8004196:	f040 8081 	bne.w	800429c <I2C_MasterReceive_BTF+0x1bc>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	2b01      	cmp	r3, #1
 800419e:	d002      	beq.n	80041a6 <I2C_MasterReceive_BTF+0xc6>
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	2b10      	cmp	r3, #16
 80041a4:	d108      	bne.n	80041b8 <I2C_MasterReceive_BTF+0xd8>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	681a      	ldr	r2, [r3, #0]
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80041b4:	601a      	str	r2, [r3, #0]
 80041b6:	e019      	b.n	80041ec <I2C_MasterReceive_BTF+0x10c>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	2b04      	cmp	r3, #4
 80041bc:	d002      	beq.n	80041c4 <I2C_MasterReceive_BTF+0xe4>
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	2b02      	cmp	r3, #2
 80041c2:	d108      	bne.n	80041d6 <I2C_MasterReceive_BTF+0xf6>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	681a      	ldr	r2, [r3, #0]
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80041d2:	601a      	str	r2, [r3, #0]
 80041d4:	e00a      	b.n	80041ec <I2C_MasterReceive_BTF+0x10c>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	2b10      	cmp	r3, #16
 80041da:	d007      	beq.n	80041ec <I2C_MasterReceive_BTF+0x10c>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	681a      	ldr	r2, [r3, #0]
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80041ea:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	691a      	ldr	r2, [r3, #16]
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041f6:	b2d2      	uxtb	r2, r2
 80041f8:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041fe:	1c5a      	adds	r2, r3, #1
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004208:	b29b      	uxth	r3, r3
 800420a:	3b01      	subs	r3, #1
 800420c:	b29a      	uxth	r2, r3
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	691a      	ldr	r2, [r3, #16]
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800421c:	b2d2      	uxtb	r2, r2
 800421e:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004224:	1c5a      	adds	r2, r3, #1
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800422e:	b29b      	uxth	r3, r3
 8004230:	3b01      	subs	r3, #1
 8004232:	b29a      	uxth	r2, r3
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	685a      	ldr	r2, [r3, #4]
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8004246:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	2220      	movs	r2, #32
 800424c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004256:	b2db      	uxtb	r3, r3
 8004258:	2b40      	cmp	r3, #64	@ 0x40
 800425a:	d10a      	bne.n	8004272 <I2C_MasterReceive_BTF+0x192>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	2200      	movs	r2, #0
 8004260:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	2200      	movs	r2, #0
 8004268:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 800426a:	6878      	ldr	r0, [r7, #4]
 800426c:	f7ff fca8 	bl	8003bc0 <HAL_I2C_MemRxCpltCallback>
}
 8004270:	e027      	b.n	80042c2 <I2C_MasterReceive_BTF+0x1e2>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	2200      	movs	r2, #0
 8004276:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	2b08      	cmp	r3, #8
 800427e:	d002      	beq.n	8004286 <I2C_MasterReceive_BTF+0x1a6>
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	2b20      	cmp	r3, #32
 8004284:	d103      	bne.n	800428e <I2C_MasterReceive_BTF+0x1ae>
        hi2c->PreviousState = I2C_STATE_NONE;
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	2200      	movs	r2, #0
 800428a:	631a      	str	r2, [r3, #48]	@ 0x30
 800428c:	e002      	b.n	8004294 <I2C_MasterReceive_BTF+0x1b4>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	2212      	movs	r2, #18
 8004292:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8004294:	6878      	ldr	r0, [r7, #4]
 8004296:	f7ff fc53 	bl	8003b40 <HAL_I2C_MasterRxCpltCallback>
}
 800429a:	e012      	b.n	80042c2 <I2C_MasterReceive_BTF+0x1e2>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	691a      	ldr	r2, [r3, #16]
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042a6:	b2d2      	uxtb	r2, r2
 80042a8:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042ae:	1c5a      	adds	r2, r3, #1
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042b8:	b29b      	uxth	r3, r3
 80042ba:	3b01      	subs	r3, #1
 80042bc:	b29a      	uxth	r2, r3
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80042c2:	bf00      	nop
 80042c4:	3710      	adds	r7, #16
 80042c6:	46bd      	mov	sp, r7
 80042c8:	bd80      	pop	{r7, pc}

080042ca <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 80042ca:	b480      	push	{r7}
 80042cc:	b083      	sub	sp, #12
 80042ce:	af00      	add	r7, sp, #0
 80042d0:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80042d8:	b2db      	uxtb	r3, r3
 80042da:	2b40      	cmp	r3, #64	@ 0x40
 80042dc:	d117      	bne.n	800430e <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d109      	bne.n	80042fa <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042ea:	b2db      	uxtb	r3, r3
 80042ec:	461a      	mov	r2, r3
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80042f6:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 80042f8:	e067      	b.n	80043ca <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042fe:	b2db      	uxtb	r3, r3
 8004300:	f043 0301 	orr.w	r3, r3, #1
 8004304:	b2da      	uxtb	r2, r3
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	611a      	str	r2, [r3, #16]
}
 800430c:	e05d      	b.n	80043ca <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	691b      	ldr	r3, [r3, #16]
 8004312:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004316:	d133      	bne.n	8004380 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800431e:	b2db      	uxtb	r3, r3
 8004320:	2b21      	cmp	r3, #33	@ 0x21
 8004322:	d109      	bne.n	8004338 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004328:	b2db      	uxtb	r3, r3
 800432a:	461a      	mov	r2, r3
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004334:	611a      	str	r2, [r3, #16]
 8004336:	e008      	b.n	800434a <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800433c:	b2db      	uxtb	r3, r3
 800433e:	f043 0301 	orr.w	r3, r3, #1
 8004342:	b2da      	uxtb	r2, r3
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800434e:	2b00      	cmp	r3, #0
 8004350:	d004      	beq.n	800435c <I2C_Master_SB+0x92>
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004356:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004358:	2b00      	cmp	r3, #0
 800435a:	d108      	bne.n	800436e <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004360:	2b00      	cmp	r3, #0
 8004362:	d032      	beq.n	80043ca <I2C_Master_SB+0x100>
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004368:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800436a:	2b00      	cmp	r3, #0
 800436c:	d02d      	beq.n	80043ca <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	685a      	ldr	r2, [r3, #4]
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800437c:	605a      	str	r2, [r3, #4]
}
 800437e:	e024      	b.n	80043ca <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004384:	2b00      	cmp	r3, #0
 8004386:	d10e      	bne.n	80043a6 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800438c:	b29b      	uxth	r3, r3
 800438e:	11db      	asrs	r3, r3, #7
 8004390:	b2db      	uxtb	r3, r3
 8004392:	f003 0306 	and.w	r3, r3, #6
 8004396:	b2db      	uxtb	r3, r3
 8004398:	f063 030f 	orn	r3, r3, #15
 800439c:	b2da      	uxtb	r2, r3
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	611a      	str	r2, [r3, #16]
}
 80043a4:	e011      	b.n	80043ca <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80043aa:	2b01      	cmp	r3, #1
 80043ac:	d10d      	bne.n	80043ca <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043b2:	b29b      	uxth	r3, r3
 80043b4:	11db      	asrs	r3, r3, #7
 80043b6:	b2db      	uxtb	r3, r3
 80043b8:	f003 0306 	and.w	r3, r3, #6
 80043bc:	b2db      	uxtb	r3, r3
 80043be:	f063 030e 	orn	r3, r3, #14
 80043c2:	b2da      	uxtb	r2, r3
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	611a      	str	r2, [r3, #16]
}
 80043ca:	bf00      	nop
 80043cc:	370c      	adds	r7, #12
 80043ce:	46bd      	mov	sp, r7
 80043d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d4:	4770      	bx	lr

080043d6 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 80043d6:	b480      	push	{r7}
 80043d8:	b083      	sub	sp, #12
 80043da:	af00      	add	r7, sp, #0
 80043dc:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043e2:	b2da      	uxtb	r2, r3
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d004      	beq.n	80043fc <I2C_Master_ADD10+0x26>
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80043f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d108      	bne.n	800440e <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004400:	2b00      	cmp	r3, #0
 8004402:	d00c      	beq.n	800441e <I2C_Master_ADD10+0x48>
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004408:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800440a:	2b00      	cmp	r3, #0
 800440c:	d007      	beq.n	800441e <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	685a      	ldr	r2, [r3, #4]
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800441c:	605a      	str	r2, [r3, #4]
  }
}
 800441e:	bf00      	nop
 8004420:	370c      	adds	r7, #12
 8004422:	46bd      	mov	sp, r7
 8004424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004428:	4770      	bx	lr

0800442a <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 800442a:	b480      	push	{r7}
 800442c:	b091      	sub	sp, #68	@ 0x44
 800442e:	af00      	add	r7, sp, #0
 8004430:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004438:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004440:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004446:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800444e:	b2db      	uxtb	r3, r3
 8004450:	2b22      	cmp	r3, #34	@ 0x22
 8004452:	f040 8169 	bne.w	8004728 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800445a:	2b00      	cmp	r3, #0
 800445c:	d10f      	bne.n	800447e <I2C_Master_ADDR+0x54>
 800445e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8004462:	2b40      	cmp	r3, #64	@ 0x40
 8004464:	d10b      	bne.n	800447e <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004466:	2300      	movs	r3, #0
 8004468:	633b      	str	r3, [r7, #48]	@ 0x30
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	695b      	ldr	r3, [r3, #20]
 8004470:	633b      	str	r3, [r7, #48]	@ 0x30
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	699b      	ldr	r3, [r3, #24]
 8004478:	633b      	str	r3, [r7, #48]	@ 0x30
 800447a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800447c:	e160      	b.n	8004740 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004482:	2b00      	cmp	r3, #0
 8004484:	d11d      	bne.n	80044c2 <I2C_Master_ADDR+0x98>
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	691b      	ldr	r3, [r3, #16]
 800448a:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800448e:	d118      	bne.n	80044c2 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004490:	2300      	movs	r3, #0
 8004492:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	695b      	ldr	r3, [r3, #20]
 800449a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	699b      	ldr	r3, [r3, #24]
 80044a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80044a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	681a      	ldr	r2, [r3, #0]
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80044b4:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80044ba:	1c5a      	adds	r2, r3, #1
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	651a      	str	r2, [r3, #80]	@ 0x50
 80044c0:	e13e      	b.n	8004740 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044c6:	b29b      	uxth	r3, r3
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d113      	bne.n	80044f4 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80044cc:	2300      	movs	r3, #0
 80044ce:	62bb      	str	r3, [r7, #40]	@ 0x28
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	695b      	ldr	r3, [r3, #20]
 80044d6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	699b      	ldr	r3, [r3, #24]
 80044de:	62bb      	str	r3, [r7, #40]	@ 0x28
 80044e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	681a      	ldr	r2, [r3, #0]
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80044f0:	601a      	str	r2, [r3, #0]
 80044f2:	e115      	b.n	8004720 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044f8:	b29b      	uxth	r3, r3
 80044fa:	2b01      	cmp	r3, #1
 80044fc:	f040 808a 	bne.w	8004614 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8004500:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004502:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004506:	d137      	bne.n	8004578 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	681a      	ldr	r2, [r3, #0]
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004516:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	685b      	ldr	r3, [r3, #4]
 800451e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004522:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004526:	d113      	bne.n	8004550 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	681a      	ldr	r2, [r3, #0]
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004536:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004538:	2300      	movs	r3, #0
 800453a:	627b      	str	r3, [r7, #36]	@ 0x24
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	695b      	ldr	r3, [r3, #20]
 8004542:	627b      	str	r3, [r7, #36]	@ 0x24
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	699b      	ldr	r3, [r3, #24]
 800454a:	627b      	str	r3, [r7, #36]	@ 0x24
 800454c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800454e:	e0e7      	b.n	8004720 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004550:	2300      	movs	r3, #0
 8004552:	623b      	str	r3, [r7, #32]
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	695b      	ldr	r3, [r3, #20]
 800455a:	623b      	str	r3, [r7, #32]
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	699b      	ldr	r3, [r3, #24]
 8004562:	623b      	str	r3, [r7, #32]
 8004564:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	681a      	ldr	r2, [r3, #0]
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004574:	601a      	str	r2, [r3, #0]
 8004576:	e0d3      	b.n	8004720 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8004578:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800457a:	2b08      	cmp	r3, #8
 800457c:	d02e      	beq.n	80045dc <I2C_Master_ADDR+0x1b2>
 800457e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004580:	2b20      	cmp	r3, #32
 8004582:	d02b      	beq.n	80045dc <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8004584:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004586:	2b12      	cmp	r3, #18
 8004588:	d102      	bne.n	8004590 <I2C_Master_ADDR+0x166>
 800458a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800458c:	2b01      	cmp	r3, #1
 800458e:	d125      	bne.n	80045dc <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004590:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004592:	2b04      	cmp	r3, #4
 8004594:	d00e      	beq.n	80045b4 <I2C_Master_ADDR+0x18a>
 8004596:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004598:	2b02      	cmp	r3, #2
 800459a:	d00b      	beq.n	80045b4 <I2C_Master_ADDR+0x18a>
 800459c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800459e:	2b10      	cmp	r3, #16
 80045a0:	d008      	beq.n	80045b4 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	681a      	ldr	r2, [r3, #0]
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80045b0:	601a      	str	r2, [r3, #0]
 80045b2:	e007      	b.n	80045c4 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	681a      	ldr	r2, [r3, #0]
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80045c2:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80045c4:	2300      	movs	r3, #0
 80045c6:	61fb      	str	r3, [r7, #28]
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	695b      	ldr	r3, [r3, #20]
 80045ce:	61fb      	str	r3, [r7, #28]
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	699b      	ldr	r3, [r3, #24]
 80045d6:	61fb      	str	r3, [r7, #28]
 80045d8:	69fb      	ldr	r3, [r7, #28]
 80045da:	e0a1      	b.n	8004720 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	681a      	ldr	r2, [r3, #0]
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80045ea:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80045ec:	2300      	movs	r3, #0
 80045ee:	61bb      	str	r3, [r7, #24]
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	695b      	ldr	r3, [r3, #20]
 80045f6:	61bb      	str	r3, [r7, #24]
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	699b      	ldr	r3, [r3, #24]
 80045fe:	61bb      	str	r3, [r7, #24]
 8004600:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	681a      	ldr	r2, [r3, #0]
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004610:	601a      	str	r2, [r3, #0]
 8004612:	e085      	b.n	8004720 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004618:	b29b      	uxth	r3, r3
 800461a:	2b02      	cmp	r3, #2
 800461c:	d14d      	bne.n	80046ba <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800461e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004620:	2b04      	cmp	r3, #4
 8004622:	d016      	beq.n	8004652 <I2C_Master_ADDR+0x228>
 8004624:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004626:	2b02      	cmp	r3, #2
 8004628:	d013      	beq.n	8004652 <I2C_Master_ADDR+0x228>
 800462a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800462c:	2b10      	cmp	r3, #16
 800462e:	d010      	beq.n	8004652 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	681a      	ldr	r2, [r3, #0]
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800463e:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	681a      	ldr	r2, [r3, #0]
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800464e:	601a      	str	r2, [r3, #0]
 8004650:	e007      	b.n	8004662 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	681a      	ldr	r2, [r3, #0]
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004660:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	685b      	ldr	r3, [r3, #4]
 8004668:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800466c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004670:	d117      	bne.n	80046a2 <I2C_Master_ADDR+0x278>
 8004672:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004674:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004678:	d00b      	beq.n	8004692 <I2C_Master_ADDR+0x268>
 800467a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800467c:	2b01      	cmp	r3, #1
 800467e:	d008      	beq.n	8004692 <I2C_Master_ADDR+0x268>
 8004680:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004682:	2b08      	cmp	r3, #8
 8004684:	d005      	beq.n	8004692 <I2C_Master_ADDR+0x268>
 8004686:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004688:	2b10      	cmp	r3, #16
 800468a:	d002      	beq.n	8004692 <I2C_Master_ADDR+0x268>
 800468c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800468e:	2b20      	cmp	r3, #32
 8004690:	d107      	bne.n	80046a2 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	685a      	ldr	r2, [r3, #4]
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80046a0:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80046a2:	2300      	movs	r3, #0
 80046a4:	617b      	str	r3, [r7, #20]
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	695b      	ldr	r3, [r3, #20]
 80046ac:	617b      	str	r3, [r7, #20]
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	699b      	ldr	r3, [r3, #24]
 80046b4:	617b      	str	r3, [r7, #20]
 80046b6:	697b      	ldr	r3, [r7, #20]
 80046b8:	e032      	b.n	8004720 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	681a      	ldr	r2, [r3, #0]
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80046c8:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	685b      	ldr	r3, [r3, #4]
 80046d0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80046d4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80046d8:	d117      	bne.n	800470a <I2C_Master_ADDR+0x2e0>
 80046da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80046dc:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80046e0:	d00b      	beq.n	80046fa <I2C_Master_ADDR+0x2d0>
 80046e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80046e4:	2b01      	cmp	r3, #1
 80046e6:	d008      	beq.n	80046fa <I2C_Master_ADDR+0x2d0>
 80046e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80046ea:	2b08      	cmp	r3, #8
 80046ec:	d005      	beq.n	80046fa <I2C_Master_ADDR+0x2d0>
 80046ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80046f0:	2b10      	cmp	r3, #16
 80046f2:	d002      	beq.n	80046fa <I2C_Master_ADDR+0x2d0>
 80046f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80046f6:	2b20      	cmp	r3, #32
 80046f8:	d107      	bne.n	800470a <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	685a      	ldr	r2, [r3, #4]
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004708:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800470a:	2300      	movs	r3, #0
 800470c:	613b      	str	r3, [r7, #16]
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	695b      	ldr	r3, [r3, #20]
 8004714:	613b      	str	r3, [r7, #16]
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	699b      	ldr	r3, [r3, #24]
 800471c:	613b      	str	r3, [r7, #16]
 800471e:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2200      	movs	r2, #0
 8004724:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8004726:	e00b      	b.n	8004740 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004728:	2300      	movs	r3, #0
 800472a:	60fb      	str	r3, [r7, #12]
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	695b      	ldr	r3, [r3, #20]
 8004732:	60fb      	str	r3, [r7, #12]
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	699b      	ldr	r3, [r3, #24]
 800473a:	60fb      	str	r3, [r7, #12]
 800473c:	68fb      	ldr	r3, [r7, #12]
}
 800473e:	e7ff      	b.n	8004740 <I2C_Master_ADDR+0x316>
 8004740:	bf00      	nop
 8004742:	3744      	adds	r7, #68	@ 0x44
 8004744:	46bd      	mov	sp, r7
 8004746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800474a:	4770      	bx	lr

0800474c <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 800474c:	b580      	push	{r7, lr}
 800474e:	b084      	sub	sp, #16
 8004750:	af00      	add	r7, sp, #0
 8004752:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800475a:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004760:	b29b      	uxth	r3, r3
 8004762:	2b00      	cmp	r3, #0
 8004764:	d02b      	beq.n	80047be <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800476a:	781a      	ldrb	r2, [r3, #0]
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004776:	1c5a      	adds	r2, r3, #1
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004780:	b29b      	uxth	r3, r3
 8004782:	3b01      	subs	r3, #1
 8004784:	b29a      	uxth	r2, r3
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800478e:	b29b      	uxth	r3, r3
 8004790:	2b00      	cmp	r3, #0
 8004792:	d114      	bne.n	80047be <I2C_SlaveTransmit_TXE+0x72>
 8004794:	7bfb      	ldrb	r3, [r7, #15]
 8004796:	2b29      	cmp	r3, #41	@ 0x29
 8004798:	d111      	bne.n	80047be <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	685a      	ldr	r2, [r3, #4]
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80047a8:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	2221      	movs	r2, #33	@ 0x21
 80047ae:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	2228      	movs	r2, #40	@ 0x28
 80047b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 80047b8:	6878      	ldr	r0, [r7, #4]
 80047ba:	f7ff f9cb 	bl	8003b54 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80047be:	bf00      	nop
 80047c0:	3710      	adds	r7, #16
 80047c2:	46bd      	mov	sp, r7
 80047c4:	bd80      	pop	{r7, pc}

080047c6 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80047c6:	b480      	push	{r7}
 80047c8:	b083      	sub	sp, #12
 80047ca:	af00      	add	r7, sp, #0
 80047cc:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80047d2:	b29b      	uxth	r3, r3
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d011      	beq.n	80047fc <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047dc:	781a      	ldrb	r2, [r3, #0]
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047e8:	1c5a      	adds	r2, r3, #1
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80047f2:	b29b      	uxth	r3, r3
 80047f4:	3b01      	subs	r3, #1
 80047f6:	b29a      	uxth	r2, r3
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 80047fc:	bf00      	nop
 80047fe:	370c      	adds	r7, #12
 8004800:	46bd      	mov	sp, r7
 8004802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004806:	4770      	bx	lr

08004808 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8004808:	b580      	push	{r7, lr}
 800480a:	b084      	sub	sp, #16
 800480c:	af00      	add	r7, sp, #0
 800480e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004816:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800481c:	b29b      	uxth	r3, r3
 800481e:	2b00      	cmp	r3, #0
 8004820:	d02c      	beq.n	800487c <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	691a      	ldr	r2, [r3, #16]
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800482c:	b2d2      	uxtb	r2, r2
 800482e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004834:	1c5a      	adds	r2, r3, #1
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800483e:	b29b      	uxth	r3, r3
 8004840:	3b01      	subs	r3, #1
 8004842:	b29a      	uxth	r2, r3
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800484c:	b29b      	uxth	r3, r3
 800484e:	2b00      	cmp	r3, #0
 8004850:	d114      	bne.n	800487c <I2C_SlaveReceive_RXNE+0x74>
 8004852:	7bfb      	ldrb	r3, [r7, #15]
 8004854:	2b2a      	cmp	r3, #42	@ 0x2a
 8004856:	d111      	bne.n	800487c <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	685a      	ldr	r2, [r3, #4]
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004866:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	2222      	movs	r2, #34	@ 0x22
 800486c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	2228      	movs	r2, #40	@ 0x28
 8004872:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004876:	6878      	ldr	r0, [r7, #4]
 8004878:	f7ff f976 	bl	8003b68 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800487c:	bf00      	nop
 800487e:	3710      	adds	r7, #16
 8004880:	46bd      	mov	sp, r7
 8004882:	bd80      	pop	{r7, pc}

08004884 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8004884:	b480      	push	{r7}
 8004886:	b083      	sub	sp, #12
 8004888:	af00      	add	r7, sp, #0
 800488a:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004890:	b29b      	uxth	r3, r3
 8004892:	2b00      	cmp	r3, #0
 8004894:	d012      	beq.n	80048bc <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	691a      	ldr	r2, [r3, #16]
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048a0:	b2d2      	uxtb	r2, r2
 80048a2:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048a8:	1c5a      	adds	r2, r3, #1
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048b2:	b29b      	uxth	r3, r3
 80048b4:	3b01      	subs	r3, #1
 80048b6:	b29a      	uxth	r2, r3
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 80048bc:	bf00      	nop
 80048be:	370c      	adds	r7, #12
 80048c0:	46bd      	mov	sp, r7
 80048c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c6:	4770      	bx	lr

080048c8 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 80048c8:	b580      	push	{r7, lr}
 80048ca:	b084      	sub	sp, #16
 80048cc:	af00      	add	r7, sp, #0
 80048ce:	6078      	str	r0, [r7, #4]
 80048d0:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 80048d2:	2300      	movs	r3, #0
 80048d4:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80048dc:	b2db      	uxtb	r3, r3
 80048de:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80048e2:	2b28      	cmp	r3, #40	@ 0x28
 80048e4:	d127      	bne.n	8004936 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	685a      	ldr	r2, [r3, #4]
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80048f4:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 80048f6:	683b      	ldr	r3, [r7, #0]
 80048f8:	089b      	lsrs	r3, r3, #2
 80048fa:	f003 0301 	and.w	r3, r3, #1
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d101      	bne.n	8004906 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8004902:	2301      	movs	r3, #1
 8004904:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8004906:	683b      	ldr	r3, [r7, #0]
 8004908:	09db      	lsrs	r3, r3, #7
 800490a:	f003 0301 	and.w	r3, r3, #1
 800490e:	2b00      	cmp	r3, #0
 8004910:	d103      	bne.n	800491a <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	68db      	ldr	r3, [r3, #12]
 8004916:	81bb      	strh	r3, [r7, #12]
 8004918:	e002      	b.n	8004920 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	699b      	ldr	r3, [r3, #24]
 800491e:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2200      	movs	r2, #0
 8004924:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8004928:	89ba      	ldrh	r2, [r7, #12]
 800492a:	7bfb      	ldrb	r3, [r7, #15]
 800492c:	4619      	mov	r1, r3
 800492e:	6878      	ldr	r0, [r7, #4]
 8004930:	f7ff f924 	bl	8003b7c <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8004934:	e00e      	b.n	8004954 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004936:	2300      	movs	r3, #0
 8004938:	60bb      	str	r3, [r7, #8]
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	695b      	ldr	r3, [r3, #20]
 8004940:	60bb      	str	r3, [r7, #8]
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	699b      	ldr	r3, [r3, #24]
 8004948:	60bb      	str	r3, [r7, #8]
 800494a:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	2200      	movs	r2, #0
 8004950:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8004954:	bf00      	nop
 8004956:	3710      	adds	r7, #16
 8004958:	46bd      	mov	sp, r7
 800495a:	bd80      	pop	{r7, pc}

0800495c <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 800495c:	b580      	push	{r7, lr}
 800495e:	b084      	sub	sp, #16
 8004960:	af00      	add	r7, sp, #0
 8004962:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800496a:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	685a      	ldr	r2, [r3, #4]
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800497a:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 800497c:	2300      	movs	r3, #0
 800497e:	60bb      	str	r3, [r7, #8]
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	695b      	ldr	r3, [r3, #20]
 8004986:	60bb      	str	r3, [r7, #8]
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	681a      	ldr	r2, [r3, #0]
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	f042 0201 	orr.w	r2, r2, #1
 8004996:	601a      	str	r2, [r3, #0]
 8004998:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	681a      	ldr	r2, [r3, #0]
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80049a8:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	685b      	ldr	r3, [r3, #4]
 80049b0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80049b4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80049b8:	d172      	bne.n	8004aa0 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80049ba:	7bfb      	ldrb	r3, [r7, #15]
 80049bc:	2b22      	cmp	r3, #34	@ 0x22
 80049be:	d002      	beq.n	80049c6 <I2C_Slave_STOPF+0x6a>
 80049c0:	7bfb      	ldrb	r3, [r7, #15]
 80049c2:	2b2a      	cmp	r3, #42	@ 0x2a
 80049c4:	d135      	bne.n	8004a32 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	685b      	ldr	r3, [r3, #4]
 80049ce:	b29a      	uxth	r2, r3
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049d8:	b29b      	uxth	r3, r3
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d005      	beq.n	80049ea <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049e2:	f043 0204 	orr.w	r2, r3, #4
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	685a      	ldr	r2, [r3, #4]
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80049f8:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049fe:	4618      	mov	r0, r3
 8004a00:	f7fe fb02 	bl	8003008 <HAL_DMA_GetState>
 8004a04:	4603      	mov	r3, r0
 8004a06:	2b01      	cmp	r3, #1
 8004a08:	d049      	beq.n	8004a9e <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a0e:	4a69      	ldr	r2, [pc, #420]	@ (8004bb4 <I2C_Slave_STOPF+0x258>)
 8004a10:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a16:	4618      	mov	r0, r3
 8004a18:	f7fe f94a 	bl	8002cb0 <HAL_DMA_Abort_IT>
 8004a1c:	4603      	mov	r3, r0
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d03d      	beq.n	8004a9e <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a26:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a28:	687a      	ldr	r2, [r7, #4]
 8004a2a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004a2c:	4610      	mov	r0, r2
 8004a2e:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004a30:	e035      	b.n	8004a9e <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	685b      	ldr	r3, [r3, #4]
 8004a3a:	b29a      	uxth	r2, r3
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a44:	b29b      	uxth	r3, r3
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d005      	beq.n	8004a56 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a4e:	f043 0204 	orr.w	r2, r3, #4
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	685a      	ldr	r2, [r3, #4]
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004a64:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a6a:	4618      	mov	r0, r3
 8004a6c:	f7fe facc 	bl	8003008 <HAL_DMA_GetState>
 8004a70:	4603      	mov	r3, r0
 8004a72:	2b01      	cmp	r3, #1
 8004a74:	d014      	beq.n	8004aa0 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a7a:	4a4e      	ldr	r2, [pc, #312]	@ (8004bb4 <I2C_Slave_STOPF+0x258>)
 8004a7c:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a82:	4618      	mov	r0, r3
 8004a84:	f7fe f914 	bl	8002cb0 <HAL_DMA_Abort_IT>
 8004a88:	4603      	mov	r3, r0
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d008      	beq.n	8004aa0 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a92:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a94:	687a      	ldr	r2, [r7, #4]
 8004a96:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004a98:	4610      	mov	r0, r2
 8004a9a:	4798      	blx	r3
 8004a9c:	e000      	b.n	8004aa0 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004a9e:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004aa4:	b29b      	uxth	r3, r3
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d03e      	beq.n	8004b28 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	695b      	ldr	r3, [r3, #20]
 8004ab0:	f003 0304 	and.w	r3, r3, #4
 8004ab4:	2b04      	cmp	r3, #4
 8004ab6:	d112      	bne.n	8004ade <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	691a      	ldr	r2, [r3, #16]
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ac2:	b2d2      	uxtb	r2, r2
 8004ac4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004aca:	1c5a      	adds	r2, r3, #1
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ad4:	b29b      	uxth	r3, r3
 8004ad6:	3b01      	subs	r3, #1
 8004ad8:	b29a      	uxth	r2, r3
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	695b      	ldr	r3, [r3, #20]
 8004ae4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ae8:	2b40      	cmp	r3, #64	@ 0x40
 8004aea:	d112      	bne.n	8004b12 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	691a      	ldr	r2, [r3, #16]
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004af6:	b2d2      	uxtb	r2, r2
 8004af8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004afe:	1c5a      	adds	r2, r3, #1
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b08:	b29b      	uxth	r3, r3
 8004b0a:	3b01      	subs	r3, #1
 8004b0c:	b29a      	uxth	r2, r3
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b16:	b29b      	uxth	r3, r3
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d005      	beq.n	8004b28 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b20:	f043 0204 	orr.w	r2, r3, #4
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d003      	beq.n	8004b38 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8004b30:	6878      	ldr	r0, [r7, #4]
 8004b32:	f000 f843 	bl	8004bbc <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8004b36:	e039      	b.n	8004bac <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004b38:	7bfb      	ldrb	r3, [r7, #15]
 8004b3a:	2b2a      	cmp	r3, #42	@ 0x2a
 8004b3c:	d109      	bne.n	8004b52 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	2200      	movs	r2, #0
 8004b42:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	2228      	movs	r2, #40	@ 0x28
 8004b48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004b4c:	6878      	ldr	r0, [r7, #4]
 8004b4e:	f7ff f80b 	bl	8003b68 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b58:	b2db      	uxtb	r3, r3
 8004b5a:	2b28      	cmp	r3, #40	@ 0x28
 8004b5c:	d111      	bne.n	8004b82 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	4a15      	ldr	r2, [pc, #84]	@ (8004bb8 <I2C_Slave_STOPF+0x25c>)
 8004b62:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	2200      	movs	r2, #0
 8004b68:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	2220      	movs	r2, #32
 8004b6e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	2200      	movs	r2, #0
 8004b76:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8004b7a:	6878      	ldr	r0, [r7, #4]
 8004b7c:	f7ff f80c 	bl	8003b98 <HAL_I2C_ListenCpltCallback>
}
 8004b80:	e014      	b.n	8004bac <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b86:	2b22      	cmp	r3, #34	@ 0x22
 8004b88:	d002      	beq.n	8004b90 <I2C_Slave_STOPF+0x234>
 8004b8a:	7bfb      	ldrb	r3, [r7, #15]
 8004b8c:	2b22      	cmp	r3, #34	@ 0x22
 8004b8e:	d10d      	bne.n	8004bac <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	2200      	movs	r2, #0
 8004b94:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	2220      	movs	r2, #32
 8004b9a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	2200      	movs	r2, #0
 8004ba2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004ba6:	6878      	ldr	r0, [r7, #4]
 8004ba8:	f7fe ffde 	bl	8003b68 <HAL_I2C_SlaveRxCpltCallback>
}
 8004bac:	bf00      	nop
 8004bae:	3710      	adds	r7, #16
 8004bb0:	46bd      	mov	sp, r7
 8004bb2:	bd80      	pop	{r7, pc}
 8004bb4:	08004e21 	.word	0x08004e21
 8004bb8:	ffff0000 	.word	0xffff0000

08004bbc <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8004bbc:	b580      	push	{r7, lr}
 8004bbe:	b084      	sub	sp, #16
 8004bc0:	af00      	add	r7, sp, #0
 8004bc2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004bca:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004bd2:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004bd4:	7bbb      	ldrb	r3, [r7, #14]
 8004bd6:	2b10      	cmp	r3, #16
 8004bd8:	d002      	beq.n	8004be0 <I2C_ITError+0x24>
 8004bda:	7bbb      	ldrb	r3, [r7, #14]
 8004bdc:	2b40      	cmp	r3, #64	@ 0x40
 8004bde:	d10a      	bne.n	8004bf6 <I2C_ITError+0x3a>
 8004be0:	7bfb      	ldrb	r3, [r7, #15]
 8004be2:	2b22      	cmp	r3, #34	@ 0x22
 8004be4:	d107      	bne.n	8004bf6 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	681a      	ldr	r2, [r3, #0]
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004bf4:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004bf6:	7bfb      	ldrb	r3, [r7, #15]
 8004bf8:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004bfc:	2b28      	cmp	r3, #40	@ 0x28
 8004bfe:	d107      	bne.n	8004c10 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	2200      	movs	r2, #0
 8004c04:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	2228      	movs	r2, #40	@ 0x28
 8004c0a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8004c0e:	e015      	b.n	8004c3c <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	685b      	ldr	r3, [r3, #4]
 8004c16:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004c1a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004c1e:	d00a      	beq.n	8004c36 <I2C_ITError+0x7a>
 8004c20:	7bfb      	ldrb	r3, [r7, #15]
 8004c22:	2b60      	cmp	r3, #96	@ 0x60
 8004c24:	d007      	beq.n	8004c36 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	2220      	movs	r2, #32
 8004c2a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	2200      	movs	r2, #0
 8004c32:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	2200      	movs	r2, #0
 8004c3a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	685b      	ldr	r3, [r3, #4]
 8004c42:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004c46:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004c4a:	d162      	bne.n	8004d12 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	685a      	ldr	r2, [r3, #4]
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004c5a:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c60:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004c64:	b2db      	uxtb	r3, r3
 8004c66:	2b01      	cmp	r3, #1
 8004c68:	d020      	beq.n	8004cac <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c6e:	4a6a      	ldr	r2, [pc, #424]	@ (8004e18 <I2C_ITError+0x25c>)
 8004c70:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c76:	4618      	mov	r0, r3
 8004c78:	f7fe f81a 	bl	8002cb0 <HAL_DMA_Abort_IT>
 8004c7c:	4603      	mov	r3, r0
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	f000 8089 	beq.w	8004d96 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	681a      	ldr	r2, [r3, #0]
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	f022 0201 	bic.w	r2, r2, #1
 8004c92:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	2220      	movs	r2, #32
 8004c98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ca0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ca2:	687a      	ldr	r2, [r7, #4]
 8004ca4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004ca6:	4610      	mov	r0, r2
 8004ca8:	4798      	blx	r3
 8004caa:	e074      	b.n	8004d96 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cb0:	4a59      	ldr	r2, [pc, #356]	@ (8004e18 <I2C_ITError+0x25c>)
 8004cb2:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cb8:	4618      	mov	r0, r3
 8004cba:	f7fd fff9 	bl	8002cb0 <HAL_DMA_Abort_IT>
 8004cbe:	4603      	mov	r3, r0
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d068      	beq.n	8004d96 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	695b      	ldr	r3, [r3, #20]
 8004cca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004cce:	2b40      	cmp	r3, #64	@ 0x40
 8004cd0:	d10b      	bne.n	8004cea <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	691a      	ldr	r2, [r3, #16]
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cdc:	b2d2      	uxtb	r2, r2
 8004cde:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ce4:	1c5a      	adds	r2, r3, #1
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	681a      	ldr	r2, [r3, #0]
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	f022 0201 	bic.w	r2, r2, #1
 8004cf8:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	2220      	movs	r2, #32
 8004cfe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d06:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004d08:	687a      	ldr	r2, [r7, #4]
 8004d0a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004d0c:	4610      	mov	r0, r2
 8004d0e:	4798      	blx	r3
 8004d10:	e041      	b.n	8004d96 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d18:	b2db      	uxtb	r3, r3
 8004d1a:	2b60      	cmp	r3, #96	@ 0x60
 8004d1c:	d125      	bne.n	8004d6a <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	2220      	movs	r2, #32
 8004d22:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	2200      	movs	r2, #0
 8004d2a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	695b      	ldr	r3, [r3, #20]
 8004d32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d36:	2b40      	cmp	r3, #64	@ 0x40
 8004d38:	d10b      	bne.n	8004d52 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	691a      	ldr	r2, [r3, #16]
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d44:	b2d2      	uxtb	r2, r2
 8004d46:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d4c:	1c5a      	adds	r2, r3, #1
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	681a      	ldr	r2, [r3, #0]
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	f022 0201 	bic.w	r2, r2, #1
 8004d60:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004d62:	6878      	ldr	r0, [r7, #4]
 8004d64:	f7fe ff40 	bl	8003be8 <HAL_I2C_AbortCpltCallback>
 8004d68:	e015      	b.n	8004d96 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	695b      	ldr	r3, [r3, #20]
 8004d70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d74:	2b40      	cmp	r3, #64	@ 0x40
 8004d76:	d10b      	bne.n	8004d90 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	691a      	ldr	r2, [r3, #16]
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d82:	b2d2      	uxtb	r2, r2
 8004d84:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d8a:	1c5a      	adds	r2, r3, #1
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8004d90:	6878      	ldr	r0, [r7, #4]
 8004d92:	f7fe ff1f 	bl	8003bd4 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d9a:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004d9c:	68bb      	ldr	r3, [r7, #8]
 8004d9e:	f003 0301 	and.w	r3, r3, #1
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d10e      	bne.n	8004dc4 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8004da6:	68bb      	ldr	r3, [r7, #8]
 8004da8:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d109      	bne.n	8004dc4 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004db0:	68bb      	ldr	r3, [r7, #8]
 8004db2:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d104      	bne.n	8004dc4 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8004dba:	68bb      	ldr	r3, [r7, #8]
 8004dbc:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d007      	beq.n	8004dd4 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	685a      	ldr	r2, [r3, #4]
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004dd2:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004dda:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004de0:	f003 0304 	and.w	r3, r3, #4
 8004de4:	2b04      	cmp	r3, #4
 8004de6:	d113      	bne.n	8004e10 <I2C_ITError+0x254>
 8004de8:	7bfb      	ldrb	r3, [r7, #15]
 8004dea:	2b28      	cmp	r3, #40	@ 0x28
 8004dec:	d110      	bne.n	8004e10 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	4a0a      	ldr	r2, [pc, #40]	@ (8004e1c <I2C_ITError+0x260>)
 8004df2:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	2200      	movs	r2, #0
 8004df8:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	2220      	movs	r2, #32
 8004dfe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	2200      	movs	r2, #0
 8004e06:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8004e0a:	6878      	ldr	r0, [r7, #4]
 8004e0c:	f7fe fec4 	bl	8003b98 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004e10:	bf00      	nop
 8004e12:	3710      	adds	r7, #16
 8004e14:	46bd      	mov	sp, r7
 8004e16:	bd80      	pop	{r7, pc}
 8004e18:	08004e21 	.word	0x08004e21
 8004e1c:	ffff0000 	.word	0xffff0000

08004e20 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8004e20:	b580      	push	{r7, lr}
 8004e22:	b086      	sub	sp, #24
 8004e24:	af00      	add	r7, sp, #0
 8004e26:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004e28:	2300      	movs	r3, #0
 8004e2a:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e30:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004e32:	697b      	ldr	r3, [r7, #20]
 8004e34:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004e38:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8004e3a:	4b4b      	ldr	r3, [pc, #300]	@ (8004f68 <I2C_DMAAbort+0x148>)
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	08db      	lsrs	r3, r3, #3
 8004e40:	4a4a      	ldr	r2, [pc, #296]	@ (8004f6c <I2C_DMAAbort+0x14c>)
 8004e42:	fba2 2303 	umull	r2, r3, r2, r3
 8004e46:	0a1a      	lsrs	r2, r3, #8
 8004e48:	4613      	mov	r3, r2
 8004e4a:	009b      	lsls	r3, r3, #2
 8004e4c:	4413      	add	r3, r2
 8004e4e:	00da      	lsls	r2, r3, #3
 8004e50:	1ad3      	subs	r3, r2, r3
 8004e52:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d106      	bne.n	8004e68 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004e5a:	697b      	ldr	r3, [r7, #20]
 8004e5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e5e:	f043 0220 	orr.w	r2, r3, #32
 8004e62:	697b      	ldr	r3, [r7, #20]
 8004e64:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 8004e66:	e00a      	b.n	8004e7e <I2C_DMAAbort+0x5e>
    }
    count--;
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	3b01      	subs	r3, #1
 8004e6c:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8004e6e:	697b      	ldr	r3, [r7, #20]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004e78:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004e7c:	d0ea      	beq.n	8004e54 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8004e7e:	697b      	ldr	r3, [r7, #20]
 8004e80:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d003      	beq.n	8004e8e <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8004e86:	697b      	ldr	r3, [r7, #20]
 8004e88:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e8a:	2200      	movs	r2, #0
 8004e8c:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8004e8e:	697b      	ldr	r3, [r7, #20]
 8004e90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d003      	beq.n	8004e9e <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8004e96:	697b      	ldr	r3, [r7, #20]
 8004e98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e9a:	2200      	movs	r2, #0
 8004e9c:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004e9e:	697b      	ldr	r3, [r7, #20]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	681a      	ldr	r2, [r3, #0]
 8004ea4:	697b      	ldr	r3, [r7, #20]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004eac:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8004eae:	697b      	ldr	r3, [r7, #20]
 8004eb0:	2200      	movs	r2, #0
 8004eb2:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8004eb4:	697b      	ldr	r3, [r7, #20]
 8004eb6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d003      	beq.n	8004ec4 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8004ebc:	697b      	ldr	r3, [r7, #20]
 8004ebe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ec0:	2200      	movs	r2, #0
 8004ec2:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 8004ec4:	697b      	ldr	r3, [r7, #20]
 8004ec6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d003      	beq.n	8004ed4 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8004ecc:	697b      	ldr	r3, [r7, #20]
 8004ece:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ed0:	2200      	movs	r2, #0
 8004ed2:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8004ed4:	697b      	ldr	r3, [r7, #20]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	681a      	ldr	r2, [r3, #0]
 8004eda:	697b      	ldr	r3, [r7, #20]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	f022 0201 	bic.w	r2, r2, #1
 8004ee2:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004ee4:	697b      	ldr	r3, [r7, #20]
 8004ee6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004eea:	b2db      	uxtb	r3, r3
 8004eec:	2b60      	cmp	r3, #96	@ 0x60
 8004eee:	d10e      	bne.n	8004f0e <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8004ef0:	697b      	ldr	r3, [r7, #20]
 8004ef2:	2220      	movs	r2, #32
 8004ef4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004ef8:	697b      	ldr	r3, [r7, #20]
 8004efa:	2200      	movs	r2, #0
 8004efc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8004f00:	697b      	ldr	r3, [r7, #20]
 8004f02:	2200      	movs	r2, #0
 8004f04:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004f06:	6978      	ldr	r0, [r7, #20]
 8004f08:	f7fe fe6e 	bl	8003be8 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004f0c:	e027      	b.n	8004f5e <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004f0e:	7cfb      	ldrb	r3, [r7, #19]
 8004f10:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004f14:	2b28      	cmp	r3, #40	@ 0x28
 8004f16:	d117      	bne.n	8004f48 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8004f18:	697b      	ldr	r3, [r7, #20]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	681a      	ldr	r2, [r3, #0]
 8004f1e:	697b      	ldr	r3, [r7, #20]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	f042 0201 	orr.w	r2, r2, #1
 8004f26:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f28:	697b      	ldr	r3, [r7, #20]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	681a      	ldr	r2, [r3, #0]
 8004f2e:	697b      	ldr	r3, [r7, #20]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004f36:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8004f38:	697b      	ldr	r3, [r7, #20]
 8004f3a:	2200      	movs	r2, #0
 8004f3c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004f3e:	697b      	ldr	r3, [r7, #20]
 8004f40:	2228      	movs	r2, #40	@ 0x28
 8004f42:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8004f46:	e007      	b.n	8004f58 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8004f48:	697b      	ldr	r3, [r7, #20]
 8004f4a:	2220      	movs	r2, #32
 8004f4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f50:	697b      	ldr	r3, [r7, #20]
 8004f52:	2200      	movs	r2, #0
 8004f54:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8004f58:	6978      	ldr	r0, [r7, #20]
 8004f5a:	f7fe fe3b 	bl	8003bd4 <HAL_I2C_ErrorCallback>
}
 8004f5e:	bf00      	nop
 8004f60:	3718      	adds	r7, #24
 8004f62:	46bd      	mov	sp, r7
 8004f64:	bd80      	pop	{r7, pc}
 8004f66:	bf00      	nop
 8004f68:	20000054 	.word	0x20000054
 8004f6c:	14f8b589 	.word	0x14f8b589

08004f70 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8004f70:	b480      	push	{r7}
 8004f72:	b085      	sub	sp, #20
 8004f74:	af00      	add	r7, sp, #0
 8004f76:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004f78:	2300      	movs	r3, #0
 8004f7a:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8004f7c:	4b13      	ldr	r3, [pc, #76]	@ (8004fcc <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	08db      	lsrs	r3, r3, #3
 8004f82:	4a13      	ldr	r2, [pc, #76]	@ (8004fd0 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8004f84:	fba2 2303 	umull	r2, r3, r2, r3
 8004f88:	0a1a      	lsrs	r2, r3, #8
 8004f8a:	4613      	mov	r3, r2
 8004f8c:	009b      	lsls	r3, r3, #2
 8004f8e:	4413      	add	r3, r2
 8004f90:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	3b01      	subs	r3, #1
 8004f96:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d107      	bne.n	8004fae <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fa2:	f043 0220 	orr.w	r2, r3, #32
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 8004faa:	2301      	movs	r3, #1
 8004fac:	e008      	b.n	8004fc0 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004fb8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004fbc:	d0e9      	beq.n	8004f92 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8004fbe:	2300      	movs	r3, #0
}
 8004fc0:	4618      	mov	r0, r3
 8004fc2:	3714      	adds	r7, #20
 8004fc4:	46bd      	mov	sp, r7
 8004fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fca:	4770      	bx	lr
 8004fcc:	20000054 	.word	0x20000054
 8004fd0:	14f8b589 	.word	0x14f8b589

08004fd4 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8004fd4:	b480      	push	{r7}
 8004fd6:	b083      	sub	sp, #12
 8004fd8:	af00      	add	r7, sp, #0
 8004fda:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fe0:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8004fe4:	d103      	bne.n	8004fee <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	2201      	movs	r2, #1
 8004fea:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8004fec:	e007      	b.n	8004ffe <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ff2:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8004ff6:	d102      	bne.n	8004ffe <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	2208      	movs	r2, #8
 8004ffc:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8004ffe:	bf00      	nop
 8005000:	370c      	adds	r7, #12
 8005002:	46bd      	mov	sp, r7
 8005004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005008:	4770      	bx	lr

0800500a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800500a:	b580      	push	{r7, lr}
 800500c:	b086      	sub	sp, #24
 800500e:	af02      	add	r7, sp, #8
 8005010:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	2b00      	cmp	r3, #0
 8005016:	d101      	bne.n	800501c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8005018:	2301      	movs	r3, #1
 800501a:	e101      	b.n	8005220 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8005028:	b2db      	uxtb	r3, r3
 800502a:	2b00      	cmp	r3, #0
 800502c:	d106      	bne.n	800503c <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	2200      	movs	r2, #0
 8005032:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8005036:	6878      	ldr	r0, [r7, #4]
 8005038:	f007 ff2c 	bl	800ce94 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	2203      	movs	r2, #3
 8005040:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8005044:	68bb      	ldr	r3, [r7, #8]
 8005046:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800504a:	d102      	bne.n	8005052 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	2200      	movs	r2, #0
 8005050:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	4618      	mov	r0, r3
 8005058:	f004 fa4d 	bl	80094f6 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	6818      	ldr	r0, [r3, #0]
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	7c1a      	ldrb	r2, [r3, #16]
 8005064:	f88d 2000 	strb.w	r2, [sp]
 8005068:	3304      	adds	r3, #4
 800506a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800506c:	f004 f92c 	bl	80092c8 <USB_CoreInit>
 8005070:	4603      	mov	r3, r0
 8005072:	2b00      	cmp	r3, #0
 8005074:	d005      	beq.n	8005082 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	2202      	movs	r2, #2
 800507a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800507e:	2301      	movs	r3, #1
 8005080:	e0ce      	b.n	8005220 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	2100      	movs	r1, #0
 8005088:	4618      	mov	r0, r3
 800508a:	f004 fa45 	bl	8009518 <USB_SetCurrentMode>
 800508e:	4603      	mov	r3, r0
 8005090:	2b00      	cmp	r3, #0
 8005092:	d005      	beq.n	80050a0 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	2202      	movs	r2, #2
 8005098:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800509c:	2301      	movs	r3, #1
 800509e:	e0bf      	b.n	8005220 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80050a0:	2300      	movs	r3, #0
 80050a2:	73fb      	strb	r3, [r7, #15]
 80050a4:	e04a      	b.n	800513c <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80050a6:	7bfa      	ldrb	r2, [r7, #15]
 80050a8:	6879      	ldr	r1, [r7, #4]
 80050aa:	4613      	mov	r3, r2
 80050ac:	00db      	lsls	r3, r3, #3
 80050ae:	4413      	add	r3, r2
 80050b0:	009b      	lsls	r3, r3, #2
 80050b2:	440b      	add	r3, r1
 80050b4:	3315      	adds	r3, #21
 80050b6:	2201      	movs	r2, #1
 80050b8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80050ba:	7bfa      	ldrb	r2, [r7, #15]
 80050bc:	6879      	ldr	r1, [r7, #4]
 80050be:	4613      	mov	r3, r2
 80050c0:	00db      	lsls	r3, r3, #3
 80050c2:	4413      	add	r3, r2
 80050c4:	009b      	lsls	r3, r3, #2
 80050c6:	440b      	add	r3, r1
 80050c8:	3314      	adds	r3, #20
 80050ca:	7bfa      	ldrb	r2, [r7, #15]
 80050cc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80050ce:	7bfa      	ldrb	r2, [r7, #15]
 80050d0:	7bfb      	ldrb	r3, [r7, #15]
 80050d2:	b298      	uxth	r0, r3
 80050d4:	6879      	ldr	r1, [r7, #4]
 80050d6:	4613      	mov	r3, r2
 80050d8:	00db      	lsls	r3, r3, #3
 80050da:	4413      	add	r3, r2
 80050dc:	009b      	lsls	r3, r3, #2
 80050de:	440b      	add	r3, r1
 80050e0:	332e      	adds	r3, #46	@ 0x2e
 80050e2:	4602      	mov	r2, r0
 80050e4:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80050e6:	7bfa      	ldrb	r2, [r7, #15]
 80050e8:	6879      	ldr	r1, [r7, #4]
 80050ea:	4613      	mov	r3, r2
 80050ec:	00db      	lsls	r3, r3, #3
 80050ee:	4413      	add	r3, r2
 80050f0:	009b      	lsls	r3, r3, #2
 80050f2:	440b      	add	r3, r1
 80050f4:	3318      	adds	r3, #24
 80050f6:	2200      	movs	r2, #0
 80050f8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80050fa:	7bfa      	ldrb	r2, [r7, #15]
 80050fc:	6879      	ldr	r1, [r7, #4]
 80050fe:	4613      	mov	r3, r2
 8005100:	00db      	lsls	r3, r3, #3
 8005102:	4413      	add	r3, r2
 8005104:	009b      	lsls	r3, r3, #2
 8005106:	440b      	add	r3, r1
 8005108:	331c      	adds	r3, #28
 800510a:	2200      	movs	r2, #0
 800510c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800510e:	7bfa      	ldrb	r2, [r7, #15]
 8005110:	6879      	ldr	r1, [r7, #4]
 8005112:	4613      	mov	r3, r2
 8005114:	00db      	lsls	r3, r3, #3
 8005116:	4413      	add	r3, r2
 8005118:	009b      	lsls	r3, r3, #2
 800511a:	440b      	add	r3, r1
 800511c:	3320      	adds	r3, #32
 800511e:	2200      	movs	r2, #0
 8005120:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8005122:	7bfa      	ldrb	r2, [r7, #15]
 8005124:	6879      	ldr	r1, [r7, #4]
 8005126:	4613      	mov	r3, r2
 8005128:	00db      	lsls	r3, r3, #3
 800512a:	4413      	add	r3, r2
 800512c:	009b      	lsls	r3, r3, #2
 800512e:	440b      	add	r3, r1
 8005130:	3324      	adds	r3, #36	@ 0x24
 8005132:	2200      	movs	r2, #0
 8005134:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005136:	7bfb      	ldrb	r3, [r7, #15]
 8005138:	3301      	adds	r3, #1
 800513a:	73fb      	strb	r3, [r7, #15]
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	791b      	ldrb	r3, [r3, #4]
 8005140:	7bfa      	ldrb	r2, [r7, #15]
 8005142:	429a      	cmp	r2, r3
 8005144:	d3af      	bcc.n	80050a6 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005146:	2300      	movs	r3, #0
 8005148:	73fb      	strb	r3, [r7, #15]
 800514a:	e044      	b.n	80051d6 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800514c:	7bfa      	ldrb	r2, [r7, #15]
 800514e:	6879      	ldr	r1, [r7, #4]
 8005150:	4613      	mov	r3, r2
 8005152:	00db      	lsls	r3, r3, #3
 8005154:	4413      	add	r3, r2
 8005156:	009b      	lsls	r3, r3, #2
 8005158:	440b      	add	r3, r1
 800515a:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800515e:	2200      	movs	r2, #0
 8005160:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8005162:	7bfa      	ldrb	r2, [r7, #15]
 8005164:	6879      	ldr	r1, [r7, #4]
 8005166:	4613      	mov	r3, r2
 8005168:	00db      	lsls	r3, r3, #3
 800516a:	4413      	add	r3, r2
 800516c:	009b      	lsls	r3, r3, #2
 800516e:	440b      	add	r3, r1
 8005170:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8005174:	7bfa      	ldrb	r2, [r7, #15]
 8005176:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8005178:	7bfa      	ldrb	r2, [r7, #15]
 800517a:	6879      	ldr	r1, [r7, #4]
 800517c:	4613      	mov	r3, r2
 800517e:	00db      	lsls	r3, r3, #3
 8005180:	4413      	add	r3, r2
 8005182:	009b      	lsls	r3, r3, #2
 8005184:	440b      	add	r3, r1
 8005186:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800518a:	2200      	movs	r2, #0
 800518c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800518e:	7bfa      	ldrb	r2, [r7, #15]
 8005190:	6879      	ldr	r1, [r7, #4]
 8005192:	4613      	mov	r3, r2
 8005194:	00db      	lsls	r3, r3, #3
 8005196:	4413      	add	r3, r2
 8005198:	009b      	lsls	r3, r3, #2
 800519a:	440b      	add	r3, r1
 800519c:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80051a0:	2200      	movs	r2, #0
 80051a2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80051a4:	7bfa      	ldrb	r2, [r7, #15]
 80051a6:	6879      	ldr	r1, [r7, #4]
 80051a8:	4613      	mov	r3, r2
 80051aa:	00db      	lsls	r3, r3, #3
 80051ac:	4413      	add	r3, r2
 80051ae:	009b      	lsls	r3, r3, #2
 80051b0:	440b      	add	r3, r1
 80051b2:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80051b6:	2200      	movs	r2, #0
 80051b8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80051ba:	7bfa      	ldrb	r2, [r7, #15]
 80051bc:	6879      	ldr	r1, [r7, #4]
 80051be:	4613      	mov	r3, r2
 80051c0:	00db      	lsls	r3, r3, #3
 80051c2:	4413      	add	r3, r2
 80051c4:	009b      	lsls	r3, r3, #2
 80051c6:	440b      	add	r3, r1
 80051c8:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80051cc:	2200      	movs	r2, #0
 80051ce:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80051d0:	7bfb      	ldrb	r3, [r7, #15]
 80051d2:	3301      	adds	r3, #1
 80051d4:	73fb      	strb	r3, [r7, #15]
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	791b      	ldrb	r3, [r3, #4]
 80051da:	7bfa      	ldrb	r2, [r7, #15]
 80051dc:	429a      	cmp	r2, r3
 80051de:	d3b5      	bcc.n	800514c <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	6818      	ldr	r0, [r3, #0]
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	7c1a      	ldrb	r2, [r3, #16]
 80051e8:	f88d 2000 	strb.w	r2, [sp]
 80051ec:	3304      	adds	r3, #4
 80051ee:	cb0e      	ldmia	r3, {r1, r2, r3}
 80051f0:	f004 f9de 	bl	80095b0 <USB_DevInit>
 80051f4:	4603      	mov	r3, r0
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d005      	beq.n	8005206 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	2202      	movs	r2, #2
 80051fe:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8005202:	2301      	movs	r3, #1
 8005204:	e00c      	b.n	8005220 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	2200      	movs	r2, #0
 800520a:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	2201      	movs	r2, #1
 8005210:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	4618      	mov	r0, r3
 800521a:	f005 fa28 	bl	800a66e <USB_DevDisconnect>

  return HAL_OK;
 800521e:	2300      	movs	r3, #0
}
 8005220:	4618      	mov	r0, r3
 8005222:	3710      	adds	r7, #16
 8005224:	46bd      	mov	sp, r7
 8005226:	bd80      	pop	{r7, pc}

08005228 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8005228:	b580      	push	{r7, lr}
 800522a:	b084      	sub	sp, #16
 800522c:	af00      	add	r7, sp, #0
 800522e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800523c:	2b01      	cmp	r3, #1
 800523e:	d101      	bne.n	8005244 <HAL_PCD_Start+0x1c>
 8005240:	2302      	movs	r3, #2
 8005242:	e022      	b.n	800528a <HAL_PCD_Start+0x62>
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	2201      	movs	r2, #1
 8005248:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	68db      	ldr	r3, [r3, #12]
 8005250:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005254:	2b00      	cmp	r3, #0
 8005256:	d009      	beq.n	800526c <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800525c:	2b01      	cmp	r3, #1
 800525e:	d105      	bne.n	800526c <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005264:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	4618      	mov	r0, r3
 8005272:	f004 f92f 	bl	80094d4 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	4618      	mov	r0, r3
 800527c:	f005 f9d6 	bl	800a62c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2200      	movs	r2, #0
 8005284:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005288:	2300      	movs	r3, #0
}
 800528a:	4618      	mov	r0, r3
 800528c:	3710      	adds	r7, #16
 800528e:	46bd      	mov	sp, r7
 8005290:	bd80      	pop	{r7, pc}

08005292 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8005292:	b590      	push	{r4, r7, lr}
 8005294:	b08d      	sub	sp, #52	@ 0x34
 8005296:	af00      	add	r7, sp, #0
 8005298:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80052a0:	6a3b      	ldr	r3, [r7, #32]
 80052a2:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	4618      	mov	r0, r3
 80052aa:	f005 fa94 	bl	800a7d6 <USB_GetMode>
 80052ae:	4603      	mov	r3, r0
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	f040 848c 	bne.w	8005bce <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	4618      	mov	r0, r3
 80052bc:	f005 f9f8 	bl	800a6b0 <USB_ReadInterrupts>
 80052c0:	4603      	mov	r3, r0
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	f000 8482 	beq.w	8005bcc <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80052c8:	69fb      	ldr	r3, [r7, #28]
 80052ca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80052ce:	689b      	ldr	r3, [r3, #8]
 80052d0:	0a1b      	lsrs	r3, r3, #8
 80052d2:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	4618      	mov	r0, r3
 80052e2:	f005 f9e5 	bl	800a6b0 <USB_ReadInterrupts>
 80052e6:	4603      	mov	r3, r0
 80052e8:	f003 0302 	and.w	r3, r3, #2
 80052ec:	2b02      	cmp	r3, #2
 80052ee:	d107      	bne.n	8005300 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	695a      	ldr	r2, [r3, #20]
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	f002 0202 	and.w	r2, r2, #2
 80052fe:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	4618      	mov	r0, r3
 8005306:	f005 f9d3 	bl	800a6b0 <USB_ReadInterrupts>
 800530a:	4603      	mov	r3, r0
 800530c:	f003 0310 	and.w	r3, r3, #16
 8005310:	2b10      	cmp	r3, #16
 8005312:	d161      	bne.n	80053d8 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	699a      	ldr	r2, [r3, #24]
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	f022 0210 	bic.w	r2, r2, #16
 8005322:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8005324:	6a3b      	ldr	r3, [r7, #32]
 8005326:	6a1b      	ldr	r3, [r3, #32]
 8005328:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800532a:	69bb      	ldr	r3, [r7, #24]
 800532c:	f003 020f 	and.w	r2, r3, #15
 8005330:	4613      	mov	r3, r2
 8005332:	00db      	lsls	r3, r3, #3
 8005334:	4413      	add	r3, r2
 8005336:	009b      	lsls	r3, r3, #2
 8005338:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800533c:	687a      	ldr	r2, [r7, #4]
 800533e:	4413      	add	r3, r2
 8005340:	3304      	adds	r3, #4
 8005342:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8005344:	69bb      	ldr	r3, [r7, #24]
 8005346:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800534a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800534e:	d124      	bne.n	800539a <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8005350:	69ba      	ldr	r2, [r7, #24]
 8005352:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8005356:	4013      	ands	r3, r2
 8005358:	2b00      	cmp	r3, #0
 800535a:	d035      	beq.n	80053c8 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800535c:	697b      	ldr	r3, [r7, #20]
 800535e:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8005360:	69bb      	ldr	r3, [r7, #24]
 8005362:	091b      	lsrs	r3, r3, #4
 8005364:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8005366:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800536a:	b29b      	uxth	r3, r3
 800536c:	461a      	mov	r2, r3
 800536e:	6a38      	ldr	r0, [r7, #32]
 8005370:	f005 f80a 	bl	800a388 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005374:	697b      	ldr	r3, [r7, #20]
 8005376:	68da      	ldr	r2, [r3, #12]
 8005378:	69bb      	ldr	r3, [r7, #24]
 800537a:	091b      	lsrs	r3, r3, #4
 800537c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005380:	441a      	add	r2, r3
 8005382:	697b      	ldr	r3, [r7, #20]
 8005384:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005386:	697b      	ldr	r3, [r7, #20]
 8005388:	695a      	ldr	r2, [r3, #20]
 800538a:	69bb      	ldr	r3, [r7, #24]
 800538c:	091b      	lsrs	r3, r3, #4
 800538e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005392:	441a      	add	r2, r3
 8005394:	697b      	ldr	r3, [r7, #20]
 8005396:	615a      	str	r2, [r3, #20]
 8005398:	e016      	b.n	80053c8 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800539a:	69bb      	ldr	r3, [r7, #24]
 800539c:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80053a0:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80053a4:	d110      	bne.n	80053c8 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80053ac:	2208      	movs	r2, #8
 80053ae:	4619      	mov	r1, r3
 80053b0:	6a38      	ldr	r0, [r7, #32]
 80053b2:	f004 ffe9 	bl	800a388 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80053b6:	697b      	ldr	r3, [r7, #20]
 80053b8:	695a      	ldr	r2, [r3, #20]
 80053ba:	69bb      	ldr	r3, [r7, #24]
 80053bc:	091b      	lsrs	r3, r3, #4
 80053be:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80053c2:	441a      	add	r2, r3
 80053c4:	697b      	ldr	r3, [r7, #20]
 80053c6:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	699a      	ldr	r2, [r3, #24]
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	f042 0210 	orr.w	r2, r2, #16
 80053d6:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	4618      	mov	r0, r3
 80053de:	f005 f967 	bl	800a6b0 <USB_ReadInterrupts>
 80053e2:	4603      	mov	r3, r0
 80053e4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80053e8:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80053ec:	f040 80a7 	bne.w	800553e <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80053f0:	2300      	movs	r3, #0
 80053f2:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	4618      	mov	r0, r3
 80053fa:	f005 f96c 	bl	800a6d6 <USB_ReadDevAllOutEpInterrupt>
 80053fe:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8005400:	e099      	b.n	8005536 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8005402:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005404:	f003 0301 	and.w	r3, r3, #1
 8005408:	2b00      	cmp	r3, #0
 800540a:	f000 808e 	beq.w	800552a <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005414:	b2d2      	uxtb	r2, r2
 8005416:	4611      	mov	r1, r2
 8005418:	4618      	mov	r0, r3
 800541a:	f005 f990 	bl	800a73e <USB_ReadDevOutEPInterrupt>
 800541e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8005420:	693b      	ldr	r3, [r7, #16]
 8005422:	f003 0301 	and.w	r3, r3, #1
 8005426:	2b00      	cmp	r3, #0
 8005428:	d00c      	beq.n	8005444 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800542a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800542c:	015a      	lsls	r2, r3, #5
 800542e:	69fb      	ldr	r3, [r7, #28]
 8005430:	4413      	add	r3, r2
 8005432:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005436:	461a      	mov	r2, r3
 8005438:	2301      	movs	r3, #1
 800543a:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800543c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800543e:	6878      	ldr	r0, [r7, #4]
 8005440:	f000 fea4 	bl	800618c <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8005444:	693b      	ldr	r3, [r7, #16]
 8005446:	f003 0308 	and.w	r3, r3, #8
 800544a:	2b00      	cmp	r3, #0
 800544c:	d00c      	beq.n	8005468 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800544e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005450:	015a      	lsls	r2, r3, #5
 8005452:	69fb      	ldr	r3, [r7, #28]
 8005454:	4413      	add	r3, r2
 8005456:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800545a:	461a      	mov	r2, r3
 800545c:	2308      	movs	r3, #8
 800545e:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8005460:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005462:	6878      	ldr	r0, [r7, #4]
 8005464:	f000 ff7a 	bl	800635c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8005468:	693b      	ldr	r3, [r7, #16]
 800546a:	f003 0310 	and.w	r3, r3, #16
 800546e:	2b00      	cmp	r3, #0
 8005470:	d008      	beq.n	8005484 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8005472:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005474:	015a      	lsls	r2, r3, #5
 8005476:	69fb      	ldr	r3, [r7, #28]
 8005478:	4413      	add	r3, r2
 800547a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800547e:	461a      	mov	r2, r3
 8005480:	2310      	movs	r3, #16
 8005482:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8005484:	693b      	ldr	r3, [r7, #16]
 8005486:	f003 0302 	and.w	r3, r3, #2
 800548a:	2b00      	cmp	r3, #0
 800548c:	d030      	beq.n	80054f0 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800548e:	6a3b      	ldr	r3, [r7, #32]
 8005490:	695b      	ldr	r3, [r3, #20]
 8005492:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005496:	2b80      	cmp	r3, #128	@ 0x80
 8005498:	d109      	bne.n	80054ae <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800549a:	69fb      	ldr	r3, [r7, #28]
 800549c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80054a0:	685b      	ldr	r3, [r3, #4]
 80054a2:	69fa      	ldr	r2, [r7, #28]
 80054a4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80054a8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80054ac:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80054ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80054b0:	4613      	mov	r3, r2
 80054b2:	00db      	lsls	r3, r3, #3
 80054b4:	4413      	add	r3, r2
 80054b6:	009b      	lsls	r3, r3, #2
 80054b8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80054bc:	687a      	ldr	r2, [r7, #4]
 80054be:	4413      	add	r3, r2
 80054c0:	3304      	adds	r3, #4
 80054c2:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80054c4:	697b      	ldr	r3, [r7, #20]
 80054c6:	78db      	ldrb	r3, [r3, #3]
 80054c8:	2b01      	cmp	r3, #1
 80054ca:	d108      	bne.n	80054de <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80054cc:	697b      	ldr	r3, [r7, #20]
 80054ce:	2200      	movs	r2, #0
 80054d0:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80054d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054d4:	b2db      	uxtb	r3, r3
 80054d6:	4619      	mov	r1, r3
 80054d8:	6878      	ldr	r0, [r7, #4]
 80054da:	f007 fdef 	bl	800d0bc <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80054de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054e0:	015a      	lsls	r2, r3, #5
 80054e2:	69fb      	ldr	r3, [r7, #28]
 80054e4:	4413      	add	r3, r2
 80054e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80054ea:	461a      	mov	r2, r3
 80054ec:	2302      	movs	r3, #2
 80054ee:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80054f0:	693b      	ldr	r3, [r7, #16]
 80054f2:	f003 0320 	and.w	r3, r3, #32
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d008      	beq.n	800550c <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80054fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054fc:	015a      	lsls	r2, r3, #5
 80054fe:	69fb      	ldr	r3, [r7, #28]
 8005500:	4413      	add	r3, r2
 8005502:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005506:	461a      	mov	r2, r3
 8005508:	2320      	movs	r3, #32
 800550a:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800550c:	693b      	ldr	r3, [r7, #16]
 800550e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005512:	2b00      	cmp	r3, #0
 8005514:	d009      	beq.n	800552a <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8005516:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005518:	015a      	lsls	r2, r3, #5
 800551a:	69fb      	ldr	r3, [r7, #28]
 800551c:	4413      	add	r3, r2
 800551e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005522:	461a      	mov	r2, r3
 8005524:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8005528:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800552a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800552c:	3301      	adds	r3, #1
 800552e:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8005530:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005532:	085b      	lsrs	r3, r3, #1
 8005534:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8005536:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005538:	2b00      	cmp	r3, #0
 800553a:	f47f af62 	bne.w	8005402 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	4618      	mov	r0, r3
 8005544:	f005 f8b4 	bl	800a6b0 <USB_ReadInterrupts>
 8005548:	4603      	mov	r3, r0
 800554a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800554e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005552:	f040 80db 	bne.w	800570c <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	4618      	mov	r0, r3
 800555c:	f005 f8d5 	bl	800a70a <USB_ReadDevAllInEpInterrupt>
 8005560:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8005562:	2300      	movs	r3, #0
 8005564:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8005566:	e0cd      	b.n	8005704 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8005568:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800556a:	f003 0301 	and.w	r3, r3, #1
 800556e:	2b00      	cmp	r3, #0
 8005570:	f000 80c2 	beq.w	80056f8 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800557a:	b2d2      	uxtb	r2, r2
 800557c:	4611      	mov	r1, r2
 800557e:	4618      	mov	r0, r3
 8005580:	f005 f8fb 	bl	800a77a <USB_ReadDevInEPInterrupt>
 8005584:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8005586:	693b      	ldr	r3, [r7, #16]
 8005588:	f003 0301 	and.w	r3, r3, #1
 800558c:	2b00      	cmp	r3, #0
 800558e:	d057      	beq.n	8005640 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005590:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005592:	f003 030f 	and.w	r3, r3, #15
 8005596:	2201      	movs	r2, #1
 8005598:	fa02 f303 	lsl.w	r3, r2, r3
 800559c:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800559e:	69fb      	ldr	r3, [r7, #28]
 80055a0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80055a4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	43db      	mvns	r3, r3
 80055aa:	69f9      	ldr	r1, [r7, #28]
 80055ac:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80055b0:	4013      	ands	r3, r2
 80055b2:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80055b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055b6:	015a      	lsls	r2, r3, #5
 80055b8:	69fb      	ldr	r3, [r7, #28]
 80055ba:	4413      	add	r3, r2
 80055bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80055c0:	461a      	mov	r2, r3
 80055c2:	2301      	movs	r3, #1
 80055c4:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	799b      	ldrb	r3, [r3, #6]
 80055ca:	2b01      	cmp	r3, #1
 80055cc:	d132      	bne.n	8005634 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80055ce:	6879      	ldr	r1, [r7, #4]
 80055d0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80055d2:	4613      	mov	r3, r2
 80055d4:	00db      	lsls	r3, r3, #3
 80055d6:	4413      	add	r3, r2
 80055d8:	009b      	lsls	r3, r3, #2
 80055da:	440b      	add	r3, r1
 80055dc:	3320      	adds	r3, #32
 80055de:	6819      	ldr	r1, [r3, #0]
 80055e0:	6878      	ldr	r0, [r7, #4]
 80055e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80055e4:	4613      	mov	r3, r2
 80055e6:	00db      	lsls	r3, r3, #3
 80055e8:	4413      	add	r3, r2
 80055ea:	009b      	lsls	r3, r3, #2
 80055ec:	4403      	add	r3, r0
 80055ee:	331c      	adds	r3, #28
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	4419      	add	r1, r3
 80055f4:	6878      	ldr	r0, [r7, #4]
 80055f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80055f8:	4613      	mov	r3, r2
 80055fa:	00db      	lsls	r3, r3, #3
 80055fc:	4413      	add	r3, r2
 80055fe:	009b      	lsls	r3, r3, #2
 8005600:	4403      	add	r3, r0
 8005602:	3320      	adds	r3, #32
 8005604:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8005606:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005608:	2b00      	cmp	r3, #0
 800560a:	d113      	bne.n	8005634 <HAL_PCD_IRQHandler+0x3a2>
 800560c:	6879      	ldr	r1, [r7, #4]
 800560e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005610:	4613      	mov	r3, r2
 8005612:	00db      	lsls	r3, r3, #3
 8005614:	4413      	add	r3, r2
 8005616:	009b      	lsls	r3, r3, #2
 8005618:	440b      	add	r3, r1
 800561a:	3324      	adds	r3, #36	@ 0x24
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	2b00      	cmp	r3, #0
 8005620:	d108      	bne.n	8005634 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	6818      	ldr	r0, [r3, #0]
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800562c:	461a      	mov	r2, r3
 800562e:	2101      	movs	r1, #1
 8005630:	f005 f902 	bl	800a838 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8005634:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005636:	b2db      	uxtb	r3, r3
 8005638:	4619      	mov	r1, r3
 800563a:	6878      	ldr	r0, [r7, #4]
 800563c:	f007 fcb9 	bl	800cfb2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8005640:	693b      	ldr	r3, [r7, #16]
 8005642:	f003 0308 	and.w	r3, r3, #8
 8005646:	2b00      	cmp	r3, #0
 8005648:	d008      	beq.n	800565c <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800564a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800564c:	015a      	lsls	r2, r3, #5
 800564e:	69fb      	ldr	r3, [r7, #28]
 8005650:	4413      	add	r3, r2
 8005652:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005656:	461a      	mov	r2, r3
 8005658:	2308      	movs	r3, #8
 800565a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800565c:	693b      	ldr	r3, [r7, #16]
 800565e:	f003 0310 	and.w	r3, r3, #16
 8005662:	2b00      	cmp	r3, #0
 8005664:	d008      	beq.n	8005678 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8005666:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005668:	015a      	lsls	r2, r3, #5
 800566a:	69fb      	ldr	r3, [r7, #28]
 800566c:	4413      	add	r3, r2
 800566e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005672:	461a      	mov	r2, r3
 8005674:	2310      	movs	r3, #16
 8005676:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8005678:	693b      	ldr	r3, [r7, #16]
 800567a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800567e:	2b00      	cmp	r3, #0
 8005680:	d008      	beq.n	8005694 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8005682:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005684:	015a      	lsls	r2, r3, #5
 8005686:	69fb      	ldr	r3, [r7, #28]
 8005688:	4413      	add	r3, r2
 800568a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800568e:	461a      	mov	r2, r3
 8005690:	2340      	movs	r3, #64	@ 0x40
 8005692:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8005694:	693b      	ldr	r3, [r7, #16]
 8005696:	f003 0302 	and.w	r3, r3, #2
 800569a:	2b00      	cmp	r3, #0
 800569c:	d023      	beq.n	80056e6 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800569e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80056a0:	6a38      	ldr	r0, [r7, #32]
 80056a2:	f004 f8e9 	bl	8009878 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80056a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80056a8:	4613      	mov	r3, r2
 80056aa:	00db      	lsls	r3, r3, #3
 80056ac:	4413      	add	r3, r2
 80056ae:	009b      	lsls	r3, r3, #2
 80056b0:	3310      	adds	r3, #16
 80056b2:	687a      	ldr	r2, [r7, #4]
 80056b4:	4413      	add	r3, r2
 80056b6:	3304      	adds	r3, #4
 80056b8:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80056ba:	697b      	ldr	r3, [r7, #20]
 80056bc:	78db      	ldrb	r3, [r3, #3]
 80056be:	2b01      	cmp	r3, #1
 80056c0:	d108      	bne.n	80056d4 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 80056c2:	697b      	ldr	r3, [r7, #20]
 80056c4:	2200      	movs	r2, #0
 80056c6:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80056c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056ca:	b2db      	uxtb	r3, r3
 80056cc:	4619      	mov	r1, r3
 80056ce:	6878      	ldr	r0, [r7, #4]
 80056d0:	f007 fd06 	bl	800d0e0 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80056d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056d6:	015a      	lsls	r2, r3, #5
 80056d8:	69fb      	ldr	r3, [r7, #28]
 80056da:	4413      	add	r3, r2
 80056dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80056e0:	461a      	mov	r2, r3
 80056e2:	2302      	movs	r3, #2
 80056e4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80056e6:	693b      	ldr	r3, [r7, #16]
 80056e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d003      	beq.n	80056f8 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80056f0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80056f2:	6878      	ldr	r0, [r7, #4]
 80056f4:	f000 fcbd 	bl	8006072 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80056f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056fa:	3301      	adds	r3, #1
 80056fc:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80056fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005700:	085b      	lsrs	r3, r3, #1
 8005702:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8005704:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005706:	2b00      	cmp	r3, #0
 8005708:	f47f af2e 	bne.w	8005568 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	4618      	mov	r0, r3
 8005712:	f004 ffcd 	bl	800a6b0 <USB_ReadInterrupts>
 8005716:	4603      	mov	r3, r0
 8005718:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800571c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005720:	d122      	bne.n	8005768 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005722:	69fb      	ldr	r3, [r7, #28]
 8005724:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005728:	685b      	ldr	r3, [r3, #4]
 800572a:	69fa      	ldr	r2, [r7, #28]
 800572c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005730:	f023 0301 	bic.w	r3, r3, #1
 8005734:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800573c:	2b01      	cmp	r3, #1
 800573e:	d108      	bne.n	8005752 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	2200      	movs	r2, #0
 8005744:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8005748:	2100      	movs	r1, #0
 800574a:	6878      	ldr	r0, [r7, #4]
 800574c:	f000 fea4 	bl	8006498 <HAL_PCDEx_LPM_Callback>
 8005750:	e002      	b.n	8005758 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8005752:	6878      	ldr	r0, [r7, #4]
 8005754:	f007 fca4 	bl	800d0a0 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	695a      	ldr	r2, [r3, #20]
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8005766:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	4618      	mov	r0, r3
 800576e:	f004 ff9f 	bl	800a6b0 <USB_ReadInterrupts>
 8005772:	4603      	mov	r3, r0
 8005774:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005778:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800577c:	d112      	bne.n	80057a4 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800577e:	69fb      	ldr	r3, [r7, #28]
 8005780:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005784:	689b      	ldr	r3, [r3, #8]
 8005786:	f003 0301 	and.w	r3, r3, #1
 800578a:	2b01      	cmp	r3, #1
 800578c:	d102      	bne.n	8005794 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800578e:	6878      	ldr	r0, [r7, #4]
 8005790:	f007 fc60 	bl	800d054 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	695a      	ldr	r2, [r3, #20]
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 80057a2:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	4618      	mov	r0, r3
 80057aa:	f004 ff81 	bl	800a6b0 <USB_ReadInterrupts>
 80057ae:	4603      	mov	r3, r0
 80057b0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80057b4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80057b8:	f040 80b7 	bne.w	800592a <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80057bc:	69fb      	ldr	r3, [r7, #28]
 80057be:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80057c2:	685b      	ldr	r3, [r3, #4]
 80057c4:	69fa      	ldr	r2, [r7, #28]
 80057c6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80057ca:	f023 0301 	bic.w	r3, r3, #1
 80057ce:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	2110      	movs	r1, #16
 80057d6:	4618      	mov	r0, r3
 80057d8:	f004 f84e 	bl	8009878 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80057dc:	2300      	movs	r3, #0
 80057de:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80057e0:	e046      	b.n	8005870 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80057e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057e4:	015a      	lsls	r2, r3, #5
 80057e6:	69fb      	ldr	r3, [r7, #28]
 80057e8:	4413      	add	r3, r2
 80057ea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80057ee:	461a      	mov	r2, r3
 80057f0:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80057f4:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80057f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80057f8:	015a      	lsls	r2, r3, #5
 80057fa:	69fb      	ldr	r3, [r7, #28]
 80057fc:	4413      	add	r3, r2
 80057fe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005806:	0151      	lsls	r1, r2, #5
 8005808:	69fa      	ldr	r2, [r7, #28]
 800580a:	440a      	add	r2, r1
 800580c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005810:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005814:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8005816:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005818:	015a      	lsls	r2, r3, #5
 800581a:	69fb      	ldr	r3, [r7, #28]
 800581c:	4413      	add	r3, r2
 800581e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005822:	461a      	mov	r2, r3
 8005824:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005828:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800582a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800582c:	015a      	lsls	r2, r3, #5
 800582e:	69fb      	ldr	r3, [r7, #28]
 8005830:	4413      	add	r3, r2
 8005832:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800583a:	0151      	lsls	r1, r2, #5
 800583c:	69fa      	ldr	r2, [r7, #28]
 800583e:	440a      	add	r2, r1
 8005840:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005844:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005848:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800584a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800584c:	015a      	lsls	r2, r3, #5
 800584e:	69fb      	ldr	r3, [r7, #28]
 8005850:	4413      	add	r3, r2
 8005852:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800585a:	0151      	lsls	r1, r2, #5
 800585c:	69fa      	ldr	r2, [r7, #28]
 800585e:	440a      	add	r2, r1
 8005860:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005864:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005868:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800586a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800586c:	3301      	adds	r3, #1
 800586e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	791b      	ldrb	r3, [r3, #4]
 8005874:	461a      	mov	r2, r3
 8005876:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005878:	4293      	cmp	r3, r2
 800587a:	d3b2      	bcc.n	80057e2 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800587c:	69fb      	ldr	r3, [r7, #28]
 800587e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005882:	69db      	ldr	r3, [r3, #28]
 8005884:	69fa      	ldr	r2, [r7, #28]
 8005886:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800588a:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 800588e:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	7bdb      	ldrb	r3, [r3, #15]
 8005894:	2b00      	cmp	r3, #0
 8005896:	d016      	beq.n	80058c6 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8005898:	69fb      	ldr	r3, [r7, #28]
 800589a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800589e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80058a2:	69fa      	ldr	r2, [r7, #28]
 80058a4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80058a8:	f043 030b 	orr.w	r3, r3, #11
 80058ac:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80058b0:	69fb      	ldr	r3, [r7, #28]
 80058b2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80058b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80058b8:	69fa      	ldr	r2, [r7, #28]
 80058ba:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80058be:	f043 030b 	orr.w	r3, r3, #11
 80058c2:	6453      	str	r3, [r2, #68]	@ 0x44
 80058c4:	e015      	b.n	80058f2 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80058c6:	69fb      	ldr	r3, [r7, #28]
 80058c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80058cc:	695b      	ldr	r3, [r3, #20]
 80058ce:	69fa      	ldr	r2, [r7, #28]
 80058d0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80058d4:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80058d8:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 80058dc:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80058de:	69fb      	ldr	r3, [r7, #28]
 80058e0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80058e4:	691b      	ldr	r3, [r3, #16]
 80058e6:	69fa      	ldr	r2, [r7, #28]
 80058e8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80058ec:	f043 030b 	orr.w	r3, r3, #11
 80058f0:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80058f2:	69fb      	ldr	r3, [r7, #28]
 80058f4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	69fa      	ldr	r2, [r7, #28]
 80058fc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005900:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8005904:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	6818      	ldr	r0, [r3, #0]
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8005914:	461a      	mov	r2, r3
 8005916:	f004 ff8f 	bl	800a838 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	695a      	ldr	r2, [r3, #20]
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8005928:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	4618      	mov	r0, r3
 8005930:	f004 febe 	bl	800a6b0 <USB_ReadInterrupts>
 8005934:	4603      	mov	r3, r0
 8005936:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800593a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800593e:	d123      	bne.n	8005988 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	4618      	mov	r0, r3
 8005946:	f004 ff54 	bl	800a7f2 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	4618      	mov	r0, r3
 8005950:	f004 f80b 	bl	800996a <USB_GetDevSpeed>
 8005954:	4603      	mov	r3, r0
 8005956:	461a      	mov	r2, r3
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681c      	ldr	r4, [r3, #0]
 8005960:	f001 f9ca 	bl	8006cf8 <HAL_RCC_GetHCLKFreq>
 8005964:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800596a:	461a      	mov	r2, r3
 800596c:	4620      	mov	r0, r4
 800596e:	f003 fd0f 	bl	8009390 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8005972:	6878      	ldr	r0, [r7, #4]
 8005974:	f007 fb45 	bl	800d002 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	695a      	ldr	r2, [r3, #20]
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8005986:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	4618      	mov	r0, r3
 800598e:	f004 fe8f 	bl	800a6b0 <USB_ReadInterrupts>
 8005992:	4603      	mov	r3, r0
 8005994:	f003 0308 	and.w	r3, r3, #8
 8005998:	2b08      	cmp	r3, #8
 800599a:	d10a      	bne.n	80059b2 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800599c:	6878      	ldr	r0, [r7, #4]
 800599e:	f007 fb22 	bl	800cfe6 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	695a      	ldr	r2, [r3, #20]
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	f002 0208 	and.w	r2, r2, #8
 80059b0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	4618      	mov	r0, r3
 80059b8:	f004 fe7a 	bl	800a6b0 <USB_ReadInterrupts>
 80059bc:	4603      	mov	r3, r0
 80059be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80059c2:	2b80      	cmp	r3, #128	@ 0x80
 80059c4:	d123      	bne.n	8005a0e <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 80059c6:	6a3b      	ldr	r3, [r7, #32]
 80059c8:	699b      	ldr	r3, [r3, #24]
 80059ca:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80059ce:	6a3b      	ldr	r3, [r7, #32]
 80059d0:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80059d2:	2301      	movs	r3, #1
 80059d4:	627b      	str	r3, [r7, #36]	@ 0x24
 80059d6:	e014      	b.n	8005a02 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 80059d8:	6879      	ldr	r1, [r7, #4]
 80059da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80059dc:	4613      	mov	r3, r2
 80059de:	00db      	lsls	r3, r3, #3
 80059e0:	4413      	add	r3, r2
 80059e2:	009b      	lsls	r3, r3, #2
 80059e4:	440b      	add	r3, r1
 80059e6:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80059ea:	781b      	ldrb	r3, [r3, #0]
 80059ec:	2b01      	cmp	r3, #1
 80059ee:	d105      	bne.n	80059fc <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 80059f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059f2:	b2db      	uxtb	r3, r3
 80059f4:	4619      	mov	r1, r3
 80059f6:	6878      	ldr	r0, [r7, #4]
 80059f8:	f000 fb0a 	bl	8006010 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80059fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059fe:	3301      	adds	r3, #1
 8005a00:	627b      	str	r3, [r7, #36]	@ 0x24
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	791b      	ldrb	r3, [r3, #4]
 8005a06:	461a      	mov	r2, r3
 8005a08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a0a:	4293      	cmp	r3, r2
 8005a0c:	d3e4      	bcc.n	80059d8 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	4618      	mov	r0, r3
 8005a14:	f004 fe4c 	bl	800a6b0 <USB_ReadInterrupts>
 8005a18:	4603      	mov	r3, r0
 8005a1a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005a1e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005a22:	d13c      	bne.n	8005a9e <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005a24:	2301      	movs	r3, #1
 8005a26:	627b      	str	r3, [r7, #36]	@ 0x24
 8005a28:	e02b      	b.n	8005a82 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8005a2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a2c:	015a      	lsls	r2, r3, #5
 8005a2e:	69fb      	ldr	r3, [r7, #28]
 8005a30:	4413      	add	r3, r2
 8005a32:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8005a3a:	6879      	ldr	r1, [r7, #4]
 8005a3c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005a3e:	4613      	mov	r3, r2
 8005a40:	00db      	lsls	r3, r3, #3
 8005a42:	4413      	add	r3, r2
 8005a44:	009b      	lsls	r3, r3, #2
 8005a46:	440b      	add	r3, r1
 8005a48:	3318      	adds	r3, #24
 8005a4a:	781b      	ldrb	r3, [r3, #0]
 8005a4c:	2b01      	cmp	r3, #1
 8005a4e:	d115      	bne.n	8005a7c <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8005a50:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	da12      	bge.n	8005a7c <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8005a56:	6879      	ldr	r1, [r7, #4]
 8005a58:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005a5a:	4613      	mov	r3, r2
 8005a5c:	00db      	lsls	r3, r3, #3
 8005a5e:	4413      	add	r3, r2
 8005a60:	009b      	lsls	r3, r3, #2
 8005a62:	440b      	add	r3, r1
 8005a64:	3317      	adds	r3, #23
 8005a66:	2201      	movs	r2, #1
 8005a68:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8005a6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a6c:	b2db      	uxtb	r3, r3
 8005a6e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005a72:	b2db      	uxtb	r3, r3
 8005a74:	4619      	mov	r1, r3
 8005a76:	6878      	ldr	r0, [r7, #4]
 8005a78:	f000 faca 	bl	8006010 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005a7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a7e:	3301      	adds	r3, #1
 8005a80:	627b      	str	r3, [r7, #36]	@ 0x24
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	791b      	ldrb	r3, [r3, #4]
 8005a86:	461a      	mov	r2, r3
 8005a88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a8a:	4293      	cmp	r3, r2
 8005a8c:	d3cd      	bcc.n	8005a2a <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	695a      	ldr	r2, [r3, #20]
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8005a9c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	4618      	mov	r0, r3
 8005aa4:	f004 fe04 	bl	800a6b0 <USB_ReadInterrupts>
 8005aa8:	4603      	mov	r3, r0
 8005aaa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005aae:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005ab2:	d156      	bne.n	8005b62 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005ab4:	2301      	movs	r3, #1
 8005ab6:	627b      	str	r3, [r7, #36]	@ 0x24
 8005ab8:	e045      	b.n	8005b46 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8005aba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005abc:	015a      	lsls	r2, r3, #5
 8005abe:	69fb      	ldr	r3, [r7, #28]
 8005ac0:	4413      	add	r3, r2
 8005ac2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8005aca:	6879      	ldr	r1, [r7, #4]
 8005acc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ace:	4613      	mov	r3, r2
 8005ad0:	00db      	lsls	r3, r3, #3
 8005ad2:	4413      	add	r3, r2
 8005ad4:	009b      	lsls	r3, r3, #2
 8005ad6:	440b      	add	r3, r1
 8005ad8:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8005adc:	781b      	ldrb	r3, [r3, #0]
 8005ade:	2b01      	cmp	r3, #1
 8005ae0:	d12e      	bne.n	8005b40 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8005ae2:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	da2b      	bge.n	8005b40 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8005ae8:	69bb      	ldr	r3, [r7, #24]
 8005aea:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8005af4:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8005af8:	429a      	cmp	r2, r3
 8005afa:	d121      	bne.n	8005b40 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8005afc:	6879      	ldr	r1, [r7, #4]
 8005afe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b00:	4613      	mov	r3, r2
 8005b02:	00db      	lsls	r3, r3, #3
 8005b04:	4413      	add	r3, r2
 8005b06:	009b      	lsls	r3, r3, #2
 8005b08:	440b      	add	r3, r1
 8005b0a:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8005b0e:	2201      	movs	r2, #1
 8005b10:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8005b12:	6a3b      	ldr	r3, [r7, #32]
 8005b14:	699b      	ldr	r3, [r3, #24]
 8005b16:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005b1a:	6a3b      	ldr	r3, [r7, #32]
 8005b1c:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8005b1e:	6a3b      	ldr	r3, [r7, #32]
 8005b20:	695b      	ldr	r3, [r3, #20]
 8005b22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d10a      	bne.n	8005b40 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8005b2a:	69fb      	ldr	r3, [r7, #28]
 8005b2c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005b30:	685b      	ldr	r3, [r3, #4]
 8005b32:	69fa      	ldr	r2, [r7, #28]
 8005b34:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005b38:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005b3c:	6053      	str	r3, [r2, #4]
            break;
 8005b3e:	e008      	b.n	8005b52 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005b40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b42:	3301      	adds	r3, #1
 8005b44:	627b      	str	r3, [r7, #36]	@ 0x24
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	791b      	ldrb	r3, [r3, #4]
 8005b4a:	461a      	mov	r2, r3
 8005b4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b4e:	4293      	cmp	r3, r2
 8005b50:	d3b3      	bcc.n	8005aba <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	695a      	ldr	r2, [r3, #20]
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8005b60:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	4618      	mov	r0, r3
 8005b68:	f004 fda2 	bl	800a6b0 <USB_ReadInterrupts>
 8005b6c:	4603      	mov	r3, r0
 8005b6e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8005b72:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b76:	d10a      	bne.n	8005b8e <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8005b78:	6878      	ldr	r0, [r7, #4]
 8005b7a:	f007 fac3 	bl	800d104 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	695a      	ldr	r2, [r3, #20]
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8005b8c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	4618      	mov	r0, r3
 8005b94:	f004 fd8c 	bl	800a6b0 <USB_ReadInterrupts>
 8005b98:	4603      	mov	r3, r0
 8005b9a:	f003 0304 	and.w	r3, r3, #4
 8005b9e:	2b04      	cmp	r3, #4
 8005ba0:	d115      	bne.n	8005bce <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	685b      	ldr	r3, [r3, #4]
 8005ba8:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8005baa:	69bb      	ldr	r3, [r7, #24]
 8005bac:	f003 0304 	and.w	r3, r3, #4
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d002      	beq.n	8005bba <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8005bb4:	6878      	ldr	r0, [r7, #4]
 8005bb6:	f007 fab3 	bl	800d120 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	6859      	ldr	r1, [r3, #4]
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	69ba      	ldr	r2, [r7, #24]
 8005bc6:	430a      	orrs	r2, r1
 8005bc8:	605a      	str	r2, [r3, #4]
 8005bca:	e000      	b.n	8005bce <HAL_PCD_IRQHandler+0x93c>
      return;
 8005bcc:	bf00      	nop
    }
  }
}
 8005bce:	3734      	adds	r7, #52	@ 0x34
 8005bd0:	46bd      	mov	sp, r7
 8005bd2:	bd90      	pop	{r4, r7, pc}

08005bd4 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8005bd4:	b580      	push	{r7, lr}
 8005bd6:	b082      	sub	sp, #8
 8005bd8:	af00      	add	r7, sp, #0
 8005bda:	6078      	str	r0, [r7, #4]
 8005bdc:	460b      	mov	r3, r1
 8005bde:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005be6:	2b01      	cmp	r3, #1
 8005be8:	d101      	bne.n	8005bee <HAL_PCD_SetAddress+0x1a>
 8005bea:	2302      	movs	r3, #2
 8005bec:	e012      	b.n	8005c14 <HAL_PCD_SetAddress+0x40>
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	2201      	movs	r2, #1
 8005bf2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	78fa      	ldrb	r2, [r7, #3]
 8005bfa:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	78fa      	ldrb	r2, [r7, #3]
 8005c02:	4611      	mov	r1, r2
 8005c04:	4618      	mov	r0, r3
 8005c06:	f004 fceb 	bl	800a5e0 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	2200      	movs	r2, #0
 8005c0e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005c12:	2300      	movs	r3, #0
}
 8005c14:	4618      	mov	r0, r3
 8005c16:	3708      	adds	r7, #8
 8005c18:	46bd      	mov	sp, r7
 8005c1a:	bd80      	pop	{r7, pc}

08005c1c <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8005c1c:	b580      	push	{r7, lr}
 8005c1e:	b084      	sub	sp, #16
 8005c20:	af00      	add	r7, sp, #0
 8005c22:	6078      	str	r0, [r7, #4]
 8005c24:	4608      	mov	r0, r1
 8005c26:	4611      	mov	r1, r2
 8005c28:	461a      	mov	r2, r3
 8005c2a:	4603      	mov	r3, r0
 8005c2c:	70fb      	strb	r3, [r7, #3]
 8005c2e:	460b      	mov	r3, r1
 8005c30:	803b      	strh	r3, [r7, #0]
 8005c32:	4613      	mov	r3, r2
 8005c34:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8005c36:	2300      	movs	r3, #0
 8005c38:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005c3a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	da0f      	bge.n	8005c62 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005c42:	78fb      	ldrb	r3, [r7, #3]
 8005c44:	f003 020f 	and.w	r2, r3, #15
 8005c48:	4613      	mov	r3, r2
 8005c4a:	00db      	lsls	r3, r3, #3
 8005c4c:	4413      	add	r3, r2
 8005c4e:	009b      	lsls	r3, r3, #2
 8005c50:	3310      	adds	r3, #16
 8005c52:	687a      	ldr	r2, [r7, #4]
 8005c54:	4413      	add	r3, r2
 8005c56:	3304      	adds	r3, #4
 8005c58:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	2201      	movs	r2, #1
 8005c5e:	705a      	strb	r2, [r3, #1]
 8005c60:	e00f      	b.n	8005c82 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005c62:	78fb      	ldrb	r3, [r7, #3]
 8005c64:	f003 020f 	and.w	r2, r3, #15
 8005c68:	4613      	mov	r3, r2
 8005c6a:	00db      	lsls	r3, r3, #3
 8005c6c:	4413      	add	r3, r2
 8005c6e:	009b      	lsls	r3, r3, #2
 8005c70:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005c74:	687a      	ldr	r2, [r7, #4]
 8005c76:	4413      	add	r3, r2
 8005c78:	3304      	adds	r3, #4
 8005c7a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	2200      	movs	r2, #0
 8005c80:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8005c82:	78fb      	ldrb	r3, [r7, #3]
 8005c84:	f003 030f 	and.w	r3, r3, #15
 8005c88:	b2da      	uxtb	r2, r3
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8005c8e:	883b      	ldrh	r3, [r7, #0]
 8005c90:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	78ba      	ldrb	r2, [r7, #2]
 8005c9c:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	785b      	ldrb	r3, [r3, #1]
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d004      	beq.n	8005cb0 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	781b      	ldrb	r3, [r3, #0]
 8005caa:	461a      	mov	r2, r3
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8005cb0:	78bb      	ldrb	r3, [r7, #2]
 8005cb2:	2b02      	cmp	r3, #2
 8005cb4:	d102      	bne.n	8005cbc <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	2200      	movs	r2, #0
 8005cba:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005cc2:	2b01      	cmp	r3, #1
 8005cc4:	d101      	bne.n	8005cca <HAL_PCD_EP_Open+0xae>
 8005cc6:	2302      	movs	r3, #2
 8005cc8:	e00e      	b.n	8005ce8 <HAL_PCD_EP_Open+0xcc>
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	2201      	movs	r2, #1
 8005cce:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	68f9      	ldr	r1, [r7, #12]
 8005cd8:	4618      	mov	r0, r3
 8005cda:	f003 fe6b 	bl	80099b4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	2200      	movs	r2, #0
 8005ce2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8005ce6:	7afb      	ldrb	r3, [r7, #11]
}
 8005ce8:	4618      	mov	r0, r3
 8005cea:	3710      	adds	r7, #16
 8005cec:	46bd      	mov	sp, r7
 8005cee:	bd80      	pop	{r7, pc}

08005cf0 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005cf0:	b580      	push	{r7, lr}
 8005cf2:	b084      	sub	sp, #16
 8005cf4:	af00      	add	r7, sp, #0
 8005cf6:	6078      	str	r0, [r7, #4]
 8005cf8:	460b      	mov	r3, r1
 8005cfa:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005cfc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	da0f      	bge.n	8005d24 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005d04:	78fb      	ldrb	r3, [r7, #3]
 8005d06:	f003 020f 	and.w	r2, r3, #15
 8005d0a:	4613      	mov	r3, r2
 8005d0c:	00db      	lsls	r3, r3, #3
 8005d0e:	4413      	add	r3, r2
 8005d10:	009b      	lsls	r3, r3, #2
 8005d12:	3310      	adds	r3, #16
 8005d14:	687a      	ldr	r2, [r7, #4]
 8005d16:	4413      	add	r3, r2
 8005d18:	3304      	adds	r3, #4
 8005d1a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	2201      	movs	r2, #1
 8005d20:	705a      	strb	r2, [r3, #1]
 8005d22:	e00f      	b.n	8005d44 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005d24:	78fb      	ldrb	r3, [r7, #3]
 8005d26:	f003 020f 	and.w	r2, r3, #15
 8005d2a:	4613      	mov	r3, r2
 8005d2c:	00db      	lsls	r3, r3, #3
 8005d2e:	4413      	add	r3, r2
 8005d30:	009b      	lsls	r3, r3, #2
 8005d32:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005d36:	687a      	ldr	r2, [r7, #4]
 8005d38:	4413      	add	r3, r2
 8005d3a:	3304      	adds	r3, #4
 8005d3c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	2200      	movs	r2, #0
 8005d42:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8005d44:	78fb      	ldrb	r3, [r7, #3]
 8005d46:	f003 030f 	and.w	r3, r3, #15
 8005d4a:	b2da      	uxtb	r2, r3
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005d56:	2b01      	cmp	r3, #1
 8005d58:	d101      	bne.n	8005d5e <HAL_PCD_EP_Close+0x6e>
 8005d5a:	2302      	movs	r3, #2
 8005d5c:	e00e      	b.n	8005d7c <HAL_PCD_EP_Close+0x8c>
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	2201      	movs	r2, #1
 8005d62:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	68f9      	ldr	r1, [r7, #12]
 8005d6c:	4618      	mov	r0, r3
 8005d6e:	f003 fea9 	bl	8009ac4 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	2200      	movs	r2, #0
 8005d76:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8005d7a:	2300      	movs	r3, #0
}
 8005d7c:	4618      	mov	r0, r3
 8005d7e:	3710      	adds	r7, #16
 8005d80:	46bd      	mov	sp, r7
 8005d82:	bd80      	pop	{r7, pc}

08005d84 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005d84:	b580      	push	{r7, lr}
 8005d86:	b086      	sub	sp, #24
 8005d88:	af00      	add	r7, sp, #0
 8005d8a:	60f8      	str	r0, [r7, #12]
 8005d8c:	607a      	str	r2, [r7, #4]
 8005d8e:	603b      	str	r3, [r7, #0]
 8005d90:	460b      	mov	r3, r1
 8005d92:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005d94:	7afb      	ldrb	r3, [r7, #11]
 8005d96:	f003 020f 	and.w	r2, r3, #15
 8005d9a:	4613      	mov	r3, r2
 8005d9c:	00db      	lsls	r3, r3, #3
 8005d9e:	4413      	add	r3, r2
 8005da0:	009b      	lsls	r3, r3, #2
 8005da2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005da6:	68fa      	ldr	r2, [r7, #12]
 8005da8:	4413      	add	r3, r2
 8005daa:	3304      	adds	r3, #4
 8005dac:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005dae:	697b      	ldr	r3, [r7, #20]
 8005db0:	687a      	ldr	r2, [r7, #4]
 8005db2:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8005db4:	697b      	ldr	r3, [r7, #20]
 8005db6:	683a      	ldr	r2, [r7, #0]
 8005db8:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8005dba:	697b      	ldr	r3, [r7, #20]
 8005dbc:	2200      	movs	r2, #0
 8005dbe:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8005dc0:	697b      	ldr	r3, [r7, #20]
 8005dc2:	2200      	movs	r2, #0
 8005dc4:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005dc6:	7afb      	ldrb	r3, [r7, #11]
 8005dc8:	f003 030f 	and.w	r3, r3, #15
 8005dcc:	b2da      	uxtb	r2, r3
 8005dce:	697b      	ldr	r3, [r7, #20]
 8005dd0:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	799b      	ldrb	r3, [r3, #6]
 8005dd6:	2b01      	cmp	r3, #1
 8005dd8:	d102      	bne.n	8005de0 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8005dda:	687a      	ldr	r2, [r7, #4]
 8005ddc:	697b      	ldr	r3, [r7, #20]
 8005dde:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	6818      	ldr	r0, [r3, #0]
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	799b      	ldrb	r3, [r3, #6]
 8005de8:	461a      	mov	r2, r3
 8005dea:	6979      	ldr	r1, [r7, #20]
 8005dec:	f003 ff46 	bl	8009c7c <USB_EPStartXfer>

  return HAL_OK;
 8005df0:	2300      	movs	r3, #0
}
 8005df2:	4618      	mov	r0, r3
 8005df4:	3718      	adds	r7, #24
 8005df6:	46bd      	mov	sp, r7
 8005df8:	bd80      	pop	{r7, pc}

08005dfa <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8005dfa:	b480      	push	{r7}
 8005dfc:	b083      	sub	sp, #12
 8005dfe:	af00      	add	r7, sp, #0
 8005e00:	6078      	str	r0, [r7, #4]
 8005e02:	460b      	mov	r3, r1
 8005e04:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8005e06:	78fb      	ldrb	r3, [r7, #3]
 8005e08:	f003 020f 	and.w	r2, r3, #15
 8005e0c:	6879      	ldr	r1, [r7, #4]
 8005e0e:	4613      	mov	r3, r2
 8005e10:	00db      	lsls	r3, r3, #3
 8005e12:	4413      	add	r3, r2
 8005e14:	009b      	lsls	r3, r3, #2
 8005e16:	440b      	add	r3, r1
 8005e18:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8005e1c:	681b      	ldr	r3, [r3, #0]
}
 8005e1e:	4618      	mov	r0, r3
 8005e20:	370c      	adds	r7, #12
 8005e22:	46bd      	mov	sp, r7
 8005e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e28:	4770      	bx	lr

08005e2a <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005e2a:	b580      	push	{r7, lr}
 8005e2c:	b086      	sub	sp, #24
 8005e2e:	af00      	add	r7, sp, #0
 8005e30:	60f8      	str	r0, [r7, #12]
 8005e32:	607a      	str	r2, [r7, #4]
 8005e34:	603b      	str	r3, [r7, #0]
 8005e36:	460b      	mov	r3, r1
 8005e38:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005e3a:	7afb      	ldrb	r3, [r7, #11]
 8005e3c:	f003 020f 	and.w	r2, r3, #15
 8005e40:	4613      	mov	r3, r2
 8005e42:	00db      	lsls	r3, r3, #3
 8005e44:	4413      	add	r3, r2
 8005e46:	009b      	lsls	r3, r3, #2
 8005e48:	3310      	adds	r3, #16
 8005e4a:	68fa      	ldr	r2, [r7, #12]
 8005e4c:	4413      	add	r3, r2
 8005e4e:	3304      	adds	r3, #4
 8005e50:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005e52:	697b      	ldr	r3, [r7, #20]
 8005e54:	687a      	ldr	r2, [r7, #4]
 8005e56:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8005e58:	697b      	ldr	r3, [r7, #20]
 8005e5a:	683a      	ldr	r2, [r7, #0]
 8005e5c:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8005e5e:	697b      	ldr	r3, [r7, #20]
 8005e60:	2200      	movs	r2, #0
 8005e62:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8005e64:	697b      	ldr	r3, [r7, #20]
 8005e66:	2201      	movs	r2, #1
 8005e68:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005e6a:	7afb      	ldrb	r3, [r7, #11]
 8005e6c:	f003 030f 	and.w	r3, r3, #15
 8005e70:	b2da      	uxtb	r2, r3
 8005e72:	697b      	ldr	r3, [r7, #20]
 8005e74:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	799b      	ldrb	r3, [r3, #6]
 8005e7a:	2b01      	cmp	r3, #1
 8005e7c:	d102      	bne.n	8005e84 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8005e7e:	687a      	ldr	r2, [r7, #4]
 8005e80:	697b      	ldr	r3, [r7, #20]
 8005e82:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	6818      	ldr	r0, [r3, #0]
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	799b      	ldrb	r3, [r3, #6]
 8005e8c:	461a      	mov	r2, r3
 8005e8e:	6979      	ldr	r1, [r7, #20]
 8005e90:	f003 fef4 	bl	8009c7c <USB_EPStartXfer>

  return HAL_OK;
 8005e94:	2300      	movs	r3, #0
}
 8005e96:	4618      	mov	r0, r3
 8005e98:	3718      	adds	r7, #24
 8005e9a:	46bd      	mov	sp, r7
 8005e9c:	bd80      	pop	{r7, pc}

08005e9e <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005e9e:	b580      	push	{r7, lr}
 8005ea0:	b084      	sub	sp, #16
 8005ea2:	af00      	add	r7, sp, #0
 8005ea4:	6078      	str	r0, [r7, #4]
 8005ea6:	460b      	mov	r3, r1
 8005ea8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8005eaa:	78fb      	ldrb	r3, [r7, #3]
 8005eac:	f003 030f 	and.w	r3, r3, #15
 8005eb0:	687a      	ldr	r2, [r7, #4]
 8005eb2:	7912      	ldrb	r2, [r2, #4]
 8005eb4:	4293      	cmp	r3, r2
 8005eb6:	d901      	bls.n	8005ebc <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8005eb8:	2301      	movs	r3, #1
 8005eba:	e04f      	b.n	8005f5c <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005ebc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	da0f      	bge.n	8005ee4 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005ec4:	78fb      	ldrb	r3, [r7, #3]
 8005ec6:	f003 020f 	and.w	r2, r3, #15
 8005eca:	4613      	mov	r3, r2
 8005ecc:	00db      	lsls	r3, r3, #3
 8005ece:	4413      	add	r3, r2
 8005ed0:	009b      	lsls	r3, r3, #2
 8005ed2:	3310      	adds	r3, #16
 8005ed4:	687a      	ldr	r2, [r7, #4]
 8005ed6:	4413      	add	r3, r2
 8005ed8:	3304      	adds	r3, #4
 8005eda:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	2201      	movs	r2, #1
 8005ee0:	705a      	strb	r2, [r3, #1]
 8005ee2:	e00d      	b.n	8005f00 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8005ee4:	78fa      	ldrb	r2, [r7, #3]
 8005ee6:	4613      	mov	r3, r2
 8005ee8:	00db      	lsls	r3, r3, #3
 8005eea:	4413      	add	r3, r2
 8005eec:	009b      	lsls	r3, r3, #2
 8005eee:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005ef2:	687a      	ldr	r2, [r7, #4]
 8005ef4:	4413      	add	r3, r2
 8005ef6:	3304      	adds	r3, #4
 8005ef8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	2200      	movs	r2, #0
 8005efe:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	2201      	movs	r2, #1
 8005f04:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005f06:	78fb      	ldrb	r3, [r7, #3]
 8005f08:	f003 030f 	and.w	r3, r3, #15
 8005f0c:	b2da      	uxtb	r2, r3
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005f18:	2b01      	cmp	r3, #1
 8005f1a:	d101      	bne.n	8005f20 <HAL_PCD_EP_SetStall+0x82>
 8005f1c:	2302      	movs	r3, #2
 8005f1e:	e01d      	b.n	8005f5c <HAL_PCD_EP_SetStall+0xbe>
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	2201      	movs	r2, #1
 8005f24:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	68f9      	ldr	r1, [r7, #12]
 8005f2e:	4618      	mov	r0, r3
 8005f30:	f004 fa82 	bl	800a438 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005f34:	78fb      	ldrb	r3, [r7, #3]
 8005f36:	f003 030f 	and.w	r3, r3, #15
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d109      	bne.n	8005f52 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	6818      	ldr	r0, [r3, #0]
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	7999      	ldrb	r1, [r3, #6]
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005f4c:	461a      	mov	r2, r3
 8005f4e:	f004 fc73 	bl	800a838 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	2200      	movs	r2, #0
 8005f56:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005f5a:	2300      	movs	r3, #0
}
 8005f5c:	4618      	mov	r0, r3
 8005f5e:	3710      	adds	r7, #16
 8005f60:	46bd      	mov	sp, r7
 8005f62:	bd80      	pop	{r7, pc}

08005f64 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005f64:	b580      	push	{r7, lr}
 8005f66:	b084      	sub	sp, #16
 8005f68:	af00      	add	r7, sp, #0
 8005f6a:	6078      	str	r0, [r7, #4]
 8005f6c:	460b      	mov	r3, r1
 8005f6e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8005f70:	78fb      	ldrb	r3, [r7, #3]
 8005f72:	f003 030f 	and.w	r3, r3, #15
 8005f76:	687a      	ldr	r2, [r7, #4]
 8005f78:	7912      	ldrb	r2, [r2, #4]
 8005f7a:	4293      	cmp	r3, r2
 8005f7c:	d901      	bls.n	8005f82 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8005f7e:	2301      	movs	r3, #1
 8005f80:	e042      	b.n	8006008 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005f82:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	da0f      	bge.n	8005faa <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005f8a:	78fb      	ldrb	r3, [r7, #3]
 8005f8c:	f003 020f 	and.w	r2, r3, #15
 8005f90:	4613      	mov	r3, r2
 8005f92:	00db      	lsls	r3, r3, #3
 8005f94:	4413      	add	r3, r2
 8005f96:	009b      	lsls	r3, r3, #2
 8005f98:	3310      	adds	r3, #16
 8005f9a:	687a      	ldr	r2, [r7, #4]
 8005f9c:	4413      	add	r3, r2
 8005f9e:	3304      	adds	r3, #4
 8005fa0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	2201      	movs	r2, #1
 8005fa6:	705a      	strb	r2, [r3, #1]
 8005fa8:	e00f      	b.n	8005fca <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005faa:	78fb      	ldrb	r3, [r7, #3]
 8005fac:	f003 020f 	and.w	r2, r3, #15
 8005fb0:	4613      	mov	r3, r2
 8005fb2:	00db      	lsls	r3, r3, #3
 8005fb4:	4413      	add	r3, r2
 8005fb6:	009b      	lsls	r3, r3, #2
 8005fb8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005fbc:	687a      	ldr	r2, [r7, #4]
 8005fbe:	4413      	add	r3, r2
 8005fc0:	3304      	adds	r3, #4
 8005fc2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	2200      	movs	r2, #0
 8005fc8:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	2200      	movs	r2, #0
 8005fce:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005fd0:	78fb      	ldrb	r3, [r7, #3]
 8005fd2:	f003 030f 	and.w	r3, r3, #15
 8005fd6:	b2da      	uxtb	r2, r3
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005fe2:	2b01      	cmp	r3, #1
 8005fe4:	d101      	bne.n	8005fea <HAL_PCD_EP_ClrStall+0x86>
 8005fe6:	2302      	movs	r3, #2
 8005fe8:	e00e      	b.n	8006008 <HAL_PCD_EP_ClrStall+0xa4>
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	2201      	movs	r2, #1
 8005fee:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	68f9      	ldr	r1, [r7, #12]
 8005ff8:	4618      	mov	r0, r3
 8005ffa:	f004 fa8b 	bl	800a514 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	2200      	movs	r2, #0
 8006002:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8006006:	2300      	movs	r3, #0
}
 8006008:	4618      	mov	r0, r3
 800600a:	3710      	adds	r7, #16
 800600c:	46bd      	mov	sp, r7
 800600e:	bd80      	pop	{r7, pc}

08006010 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006010:	b580      	push	{r7, lr}
 8006012:	b084      	sub	sp, #16
 8006014:	af00      	add	r7, sp, #0
 8006016:	6078      	str	r0, [r7, #4]
 8006018:	460b      	mov	r3, r1
 800601a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800601c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006020:	2b00      	cmp	r3, #0
 8006022:	da0c      	bge.n	800603e <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006024:	78fb      	ldrb	r3, [r7, #3]
 8006026:	f003 020f 	and.w	r2, r3, #15
 800602a:	4613      	mov	r3, r2
 800602c:	00db      	lsls	r3, r3, #3
 800602e:	4413      	add	r3, r2
 8006030:	009b      	lsls	r3, r3, #2
 8006032:	3310      	adds	r3, #16
 8006034:	687a      	ldr	r2, [r7, #4]
 8006036:	4413      	add	r3, r2
 8006038:	3304      	adds	r3, #4
 800603a:	60fb      	str	r3, [r7, #12]
 800603c:	e00c      	b.n	8006058 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800603e:	78fb      	ldrb	r3, [r7, #3]
 8006040:	f003 020f 	and.w	r2, r3, #15
 8006044:	4613      	mov	r3, r2
 8006046:	00db      	lsls	r3, r3, #3
 8006048:	4413      	add	r3, r2
 800604a:	009b      	lsls	r3, r3, #2
 800604c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006050:	687a      	ldr	r2, [r7, #4]
 8006052:	4413      	add	r3, r2
 8006054:	3304      	adds	r3, #4
 8006056:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	68f9      	ldr	r1, [r7, #12]
 800605e:	4618      	mov	r0, r3
 8006060:	f004 f8aa 	bl	800a1b8 <USB_EPStopXfer>
 8006064:	4603      	mov	r3, r0
 8006066:	72fb      	strb	r3, [r7, #11]

  return ret;
 8006068:	7afb      	ldrb	r3, [r7, #11]
}
 800606a:	4618      	mov	r0, r3
 800606c:	3710      	adds	r7, #16
 800606e:	46bd      	mov	sp, r7
 8006070:	bd80      	pop	{r7, pc}

08006072 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006072:	b580      	push	{r7, lr}
 8006074:	b08a      	sub	sp, #40	@ 0x28
 8006076:	af02      	add	r7, sp, #8
 8006078:	6078      	str	r0, [r7, #4]
 800607a:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006082:	697b      	ldr	r3, [r7, #20]
 8006084:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8006086:	683a      	ldr	r2, [r7, #0]
 8006088:	4613      	mov	r3, r2
 800608a:	00db      	lsls	r3, r3, #3
 800608c:	4413      	add	r3, r2
 800608e:	009b      	lsls	r3, r3, #2
 8006090:	3310      	adds	r3, #16
 8006092:	687a      	ldr	r2, [r7, #4]
 8006094:	4413      	add	r3, r2
 8006096:	3304      	adds	r3, #4
 8006098:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	695a      	ldr	r2, [r3, #20]
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	691b      	ldr	r3, [r3, #16]
 80060a2:	429a      	cmp	r2, r3
 80060a4:	d901      	bls.n	80060aa <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80060a6:	2301      	movs	r3, #1
 80060a8:	e06b      	b.n	8006182 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	691a      	ldr	r2, [r3, #16]
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	695b      	ldr	r3, [r3, #20]
 80060b2:	1ad3      	subs	r3, r2, r3
 80060b4:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	689b      	ldr	r3, [r3, #8]
 80060ba:	69fa      	ldr	r2, [r7, #28]
 80060bc:	429a      	cmp	r2, r3
 80060be:	d902      	bls.n	80060c6 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	689b      	ldr	r3, [r3, #8]
 80060c4:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80060c6:	69fb      	ldr	r3, [r7, #28]
 80060c8:	3303      	adds	r3, #3
 80060ca:	089b      	lsrs	r3, r3, #2
 80060cc:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80060ce:	e02a      	b.n	8006126 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	691a      	ldr	r2, [r3, #16]
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	695b      	ldr	r3, [r3, #20]
 80060d8:	1ad3      	subs	r3, r2, r3
 80060da:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	689b      	ldr	r3, [r3, #8]
 80060e0:	69fa      	ldr	r2, [r7, #28]
 80060e2:	429a      	cmp	r2, r3
 80060e4:	d902      	bls.n	80060ec <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	689b      	ldr	r3, [r3, #8]
 80060ea:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80060ec:	69fb      	ldr	r3, [r7, #28]
 80060ee:	3303      	adds	r3, #3
 80060f0:	089b      	lsrs	r3, r3, #2
 80060f2:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	68d9      	ldr	r1, [r3, #12]
 80060f8:	683b      	ldr	r3, [r7, #0]
 80060fa:	b2da      	uxtb	r2, r3
 80060fc:	69fb      	ldr	r3, [r7, #28]
 80060fe:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8006104:	9300      	str	r3, [sp, #0]
 8006106:	4603      	mov	r3, r0
 8006108:	6978      	ldr	r0, [r7, #20]
 800610a:	f004 f8ff 	bl	800a30c <USB_WritePacket>

    ep->xfer_buff  += len;
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	68da      	ldr	r2, [r3, #12]
 8006112:	69fb      	ldr	r3, [r7, #28]
 8006114:	441a      	add	r2, r3
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	695a      	ldr	r2, [r3, #20]
 800611e:	69fb      	ldr	r3, [r7, #28]
 8006120:	441a      	add	r2, r3
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006126:	683b      	ldr	r3, [r7, #0]
 8006128:	015a      	lsls	r2, r3, #5
 800612a:	693b      	ldr	r3, [r7, #16]
 800612c:	4413      	add	r3, r2
 800612e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006132:	699b      	ldr	r3, [r3, #24]
 8006134:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8006136:	69ba      	ldr	r2, [r7, #24]
 8006138:	429a      	cmp	r2, r3
 800613a:	d809      	bhi.n	8006150 <PCD_WriteEmptyTxFifo+0xde>
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	695a      	ldr	r2, [r3, #20]
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006144:	429a      	cmp	r2, r3
 8006146:	d203      	bcs.n	8006150 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	691b      	ldr	r3, [r3, #16]
 800614c:	2b00      	cmp	r3, #0
 800614e:	d1bf      	bne.n	80060d0 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	691a      	ldr	r2, [r3, #16]
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	695b      	ldr	r3, [r3, #20]
 8006158:	429a      	cmp	r2, r3
 800615a:	d811      	bhi.n	8006180 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800615c:	683b      	ldr	r3, [r7, #0]
 800615e:	f003 030f 	and.w	r3, r3, #15
 8006162:	2201      	movs	r2, #1
 8006164:	fa02 f303 	lsl.w	r3, r2, r3
 8006168:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800616a:	693b      	ldr	r3, [r7, #16]
 800616c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006170:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006172:	68bb      	ldr	r3, [r7, #8]
 8006174:	43db      	mvns	r3, r3
 8006176:	6939      	ldr	r1, [r7, #16]
 8006178:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800617c:	4013      	ands	r3, r2
 800617e:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8006180:	2300      	movs	r3, #0
}
 8006182:	4618      	mov	r0, r3
 8006184:	3720      	adds	r7, #32
 8006186:	46bd      	mov	sp, r7
 8006188:	bd80      	pop	{r7, pc}
	...

0800618c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800618c:	b580      	push	{r7, lr}
 800618e:	b088      	sub	sp, #32
 8006190:	af00      	add	r7, sp, #0
 8006192:	6078      	str	r0, [r7, #4]
 8006194:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800619c:	69fb      	ldr	r3, [r7, #28]
 800619e:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80061a0:	69fb      	ldr	r3, [r7, #28]
 80061a2:	333c      	adds	r3, #60	@ 0x3c
 80061a4:	3304      	adds	r3, #4
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80061aa:	683b      	ldr	r3, [r7, #0]
 80061ac:	015a      	lsls	r2, r3, #5
 80061ae:	69bb      	ldr	r3, [r7, #24]
 80061b0:	4413      	add	r3, r2
 80061b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80061b6:	689b      	ldr	r3, [r3, #8]
 80061b8:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	799b      	ldrb	r3, [r3, #6]
 80061be:	2b01      	cmp	r3, #1
 80061c0:	d17b      	bne.n	80062ba <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80061c2:	693b      	ldr	r3, [r7, #16]
 80061c4:	f003 0308 	and.w	r3, r3, #8
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d015      	beq.n	80061f8 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80061cc:	697b      	ldr	r3, [r7, #20]
 80061ce:	4a61      	ldr	r2, [pc, #388]	@ (8006354 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80061d0:	4293      	cmp	r3, r2
 80061d2:	f240 80b9 	bls.w	8006348 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80061d6:	693b      	ldr	r3, [r7, #16]
 80061d8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80061dc:	2b00      	cmp	r3, #0
 80061de:	f000 80b3 	beq.w	8006348 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80061e2:	683b      	ldr	r3, [r7, #0]
 80061e4:	015a      	lsls	r2, r3, #5
 80061e6:	69bb      	ldr	r3, [r7, #24]
 80061e8:	4413      	add	r3, r2
 80061ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80061ee:	461a      	mov	r2, r3
 80061f0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80061f4:	6093      	str	r3, [r2, #8]
 80061f6:	e0a7      	b.n	8006348 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80061f8:	693b      	ldr	r3, [r7, #16]
 80061fa:	f003 0320 	and.w	r3, r3, #32
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d009      	beq.n	8006216 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006202:	683b      	ldr	r3, [r7, #0]
 8006204:	015a      	lsls	r2, r3, #5
 8006206:	69bb      	ldr	r3, [r7, #24]
 8006208:	4413      	add	r3, r2
 800620a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800620e:	461a      	mov	r2, r3
 8006210:	2320      	movs	r3, #32
 8006212:	6093      	str	r3, [r2, #8]
 8006214:	e098      	b.n	8006348 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8006216:	693b      	ldr	r3, [r7, #16]
 8006218:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800621c:	2b00      	cmp	r3, #0
 800621e:	f040 8093 	bne.w	8006348 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006222:	697b      	ldr	r3, [r7, #20]
 8006224:	4a4b      	ldr	r2, [pc, #300]	@ (8006354 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8006226:	4293      	cmp	r3, r2
 8006228:	d90f      	bls.n	800624a <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800622a:	693b      	ldr	r3, [r7, #16]
 800622c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006230:	2b00      	cmp	r3, #0
 8006232:	d00a      	beq.n	800624a <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006234:	683b      	ldr	r3, [r7, #0]
 8006236:	015a      	lsls	r2, r3, #5
 8006238:	69bb      	ldr	r3, [r7, #24]
 800623a:	4413      	add	r3, r2
 800623c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006240:	461a      	mov	r2, r3
 8006242:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006246:	6093      	str	r3, [r2, #8]
 8006248:	e07e      	b.n	8006348 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800624a:	683a      	ldr	r2, [r7, #0]
 800624c:	4613      	mov	r3, r2
 800624e:	00db      	lsls	r3, r3, #3
 8006250:	4413      	add	r3, r2
 8006252:	009b      	lsls	r3, r3, #2
 8006254:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006258:	687a      	ldr	r2, [r7, #4]
 800625a:	4413      	add	r3, r2
 800625c:	3304      	adds	r3, #4
 800625e:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	6a1a      	ldr	r2, [r3, #32]
 8006264:	683b      	ldr	r3, [r7, #0]
 8006266:	0159      	lsls	r1, r3, #5
 8006268:	69bb      	ldr	r3, [r7, #24]
 800626a:	440b      	add	r3, r1
 800626c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006270:	691b      	ldr	r3, [r3, #16]
 8006272:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006276:	1ad2      	subs	r2, r2, r3
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 800627c:	683b      	ldr	r3, [r7, #0]
 800627e:	2b00      	cmp	r3, #0
 8006280:	d114      	bne.n	80062ac <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	691b      	ldr	r3, [r3, #16]
 8006286:	2b00      	cmp	r3, #0
 8006288:	d109      	bne.n	800629e <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	6818      	ldr	r0, [r3, #0]
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006294:	461a      	mov	r2, r3
 8006296:	2101      	movs	r1, #1
 8006298:	f004 face 	bl	800a838 <USB_EP0_OutStart>
 800629c:	e006      	b.n	80062ac <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	68da      	ldr	r2, [r3, #12]
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	695b      	ldr	r3, [r3, #20]
 80062a6:	441a      	add	r2, r3
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80062ac:	683b      	ldr	r3, [r7, #0]
 80062ae:	b2db      	uxtb	r3, r3
 80062b0:	4619      	mov	r1, r3
 80062b2:	6878      	ldr	r0, [r7, #4]
 80062b4:	f006 fe62 	bl	800cf7c <HAL_PCD_DataOutStageCallback>
 80062b8:	e046      	b.n	8006348 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80062ba:	697b      	ldr	r3, [r7, #20]
 80062bc:	4a26      	ldr	r2, [pc, #152]	@ (8006358 <PCD_EP_OutXfrComplete_int+0x1cc>)
 80062be:	4293      	cmp	r3, r2
 80062c0:	d124      	bne.n	800630c <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80062c2:	693b      	ldr	r3, [r7, #16]
 80062c4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d00a      	beq.n	80062e2 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80062cc:	683b      	ldr	r3, [r7, #0]
 80062ce:	015a      	lsls	r2, r3, #5
 80062d0:	69bb      	ldr	r3, [r7, #24]
 80062d2:	4413      	add	r3, r2
 80062d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80062d8:	461a      	mov	r2, r3
 80062da:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80062de:	6093      	str	r3, [r2, #8]
 80062e0:	e032      	b.n	8006348 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80062e2:	693b      	ldr	r3, [r7, #16]
 80062e4:	f003 0320 	and.w	r3, r3, #32
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d008      	beq.n	80062fe <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80062ec:	683b      	ldr	r3, [r7, #0]
 80062ee:	015a      	lsls	r2, r3, #5
 80062f0:	69bb      	ldr	r3, [r7, #24]
 80062f2:	4413      	add	r3, r2
 80062f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80062f8:	461a      	mov	r2, r3
 80062fa:	2320      	movs	r3, #32
 80062fc:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80062fe:	683b      	ldr	r3, [r7, #0]
 8006300:	b2db      	uxtb	r3, r3
 8006302:	4619      	mov	r1, r3
 8006304:	6878      	ldr	r0, [r7, #4]
 8006306:	f006 fe39 	bl	800cf7c <HAL_PCD_DataOutStageCallback>
 800630a:	e01d      	b.n	8006348 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800630c:	683b      	ldr	r3, [r7, #0]
 800630e:	2b00      	cmp	r3, #0
 8006310:	d114      	bne.n	800633c <PCD_EP_OutXfrComplete_int+0x1b0>
 8006312:	6879      	ldr	r1, [r7, #4]
 8006314:	683a      	ldr	r2, [r7, #0]
 8006316:	4613      	mov	r3, r2
 8006318:	00db      	lsls	r3, r3, #3
 800631a:	4413      	add	r3, r2
 800631c:	009b      	lsls	r3, r3, #2
 800631e:	440b      	add	r3, r1
 8006320:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	2b00      	cmp	r3, #0
 8006328:	d108      	bne.n	800633c <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	6818      	ldr	r0, [r3, #0]
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006334:	461a      	mov	r2, r3
 8006336:	2100      	movs	r1, #0
 8006338:	f004 fa7e 	bl	800a838 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800633c:	683b      	ldr	r3, [r7, #0]
 800633e:	b2db      	uxtb	r3, r3
 8006340:	4619      	mov	r1, r3
 8006342:	6878      	ldr	r0, [r7, #4]
 8006344:	f006 fe1a 	bl	800cf7c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8006348:	2300      	movs	r3, #0
}
 800634a:	4618      	mov	r0, r3
 800634c:	3720      	adds	r7, #32
 800634e:	46bd      	mov	sp, r7
 8006350:	bd80      	pop	{r7, pc}
 8006352:	bf00      	nop
 8006354:	4f54300a 	.word	0x4f54300a
 8006358:	4f54310a 	.word	0x4f54310a

0800635c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800635c:	b580      	push	{r7, lr}
 800635e:	b086      	sub	sp, #24
 8006360:	af00      	add	r7, sp, #0
 8006362:	6078      	str	r0, [r7, #4]
 8006364:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800636c:	697b      	ldr	r3, [r7, #20]
 800636e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8006370:	697b      	ldr	r3, [r7, #20]
 8006372:	333c      	adds	r3, #60	@ 0x3c
 8006374:	3304      	adds	r3, #4
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800637a:	683b      	ldr	r3, [r7, #0]
 800637c:	015a      	lsls	r2, r3, #5
 800637e:	693b      	ldr	r3, [r7, #16]
 8006380:	4413      	add	r3, r2
 8006382:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006386:	689b      	ldr	r3, [r3, #8]
 8006388:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	4a15      	ldr	r2, [pc, #84]	@ (80063e4 <PCD_EP_OutSetupPacket_int+0x88>)
 800638e:	4293      	cmp	r3, r2
 8006390:	d90e      	bls.n	80063b0 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006392:	68bb      	ldr	r3, [r7, #8]
 8006394:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006398:	2b00      	cmp	r3, #0
 800639a:	d009      	beq.n	80063b0 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800639c:	683b      	ldr	r3, [r7, #0]
 800639e:	015a      	lsls	r2, r3, #5
 80063a0:	693b      	ldr	r3, [r7, #16]
 80063a2:	4413      	add	r3, r2
 80063a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80063a8:	461a      	mov	r2, r3
 80063aa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80063ae:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80063b0:	6878      	ldr	r0, [r7, #4]
 80063b2:	f006 fdd1 	bl	800cf58 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	4a0a      	ldr	r2, [pc, #40]	@ (80063e4 <PCD_EP_OutSetupPacket_int+0x88>)
 80063ba:	4293      	cmp	r3, r2
 80063bc:	d90c      	bls.n	80063d8 <PCD_EP_OutSetupPacket_int+0x7c>
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	799b      	ldrb	r3, [r3, #6]
 80063c2:	2b01      	cmp	r3, #1
 80063c4:	d108      	bne.n	80063d8 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	6818      	ldr	r0, [r3, #0]
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80063d0:	461a      	mov	r2, r3
 80063d2:	2101      	movs	r1, #1
 80063d4:	f004 fa30 	bl	800a838 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80063d8:	2300      	movs	r3, #0
}
 80063da:	4618      	mov	r0, r3
 80063dc:	3718      	adds	r7, #24
 80063de:	46bd      	mov	sp, r7
 80063e0:	bd80      	pop	{r7, pc}
 80063e2:	bf00      	nop
 80063e4:	4f54300a 	.word	0x4f54300a

080063e8 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80063e8:	b480      	push	{r7}
 80063ea:	b085      	sub	sp, #20
 80063ec:	af00      	add	r7, sp, #0
 80063ee:	6078      	str	r0, [r7, #4]
 80063f0:	460b      	mov	r3, r1
 80063f2:	70fb      	strb	r3, [r7, #3]
 80063f4:	4613      	mov	r3, r2
 80063f6:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063fe:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8006400:	78fb      	ldrb	r3, [r7, #3]
 8006402:	2b00      	cmp	r3, #0
 8006404:	d107      	bne.n	8006416 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8006406:	883b      	ldrh	r3, [r7, #0]
 8006408:	0419      	lsls	r1, r3, #16
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	68ba      	ldr	r2, [r7, #8]
 8006410:	430a      	orrs	r2, r1
 8006412:	629a      	str	r2, [r3, #40]	@ 0x28
 8006414:	e028      	b.n	8006468 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800641c:	0c1b      	lsrs	r3, r3, #16
 800641e:	68ba      	ldr	r2, [r7, #8]
 8006420:	4413      	add	r3, r2
 8006422:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8006424:	2300      	movs	r3, #0
 8006426:	73fb      	strb	r3, [r7, #15]
 8006428:	e00d      	b.n	8006446 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	681a      	ldr	r2, [r3, #0]
 800642e:	7bfb      	ldrb	r3, [r7, #15]
 8006430:	3340      	adds	r3, #64	@ 0x40
 8006432:	009b      	lsls	r3, r3, #2
 8006434:	4413      	add	r3, r2
 8006436:	685b      	ldr	r3, [r3, #4]
 8006438:	0c1b      	lsrs	r3, r3, #16
 800643a:	68ba      	ldr	r2, [r7, #8]
 800643c:	4413      	add	r3, r2
 800643e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8006440:	7bfb      	ldrb	r3, [r7, #15]
 8006442:	3301      	adds	r3, #1
 8006444:	73fb      	strb	r3, [r7, #15]
 8006446:	7bfa      	ldrb	r2, [r7, #15]
 8006448:	78fb      	ldrb	r3, [r7, #3]
 800644a:	3b01      	subs	r3, #1
 800644c:	429a      	cmp	r2, r3
 800644e:	d3ec      	bcc.n	800642a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8006450:	883b      	ldrh	r3, [r7, #0]
 8006452:	0418      	lsls	r0, r3, #16
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	6819      	ldr	r1, [r3, #0]
 8006458:	78fb      	ldrb	r3, [r7, #3]
 800645a:	3b01      	subs	r3, #1
 800645c:	68ba      	ldr	r2, [r7, #8]
 800645e:	4302      	orrs	r2, r0
 8006460:	3340      	adds	r3, #64	@ 0x40
 8006462:	009b      	lsls	r3, r3, #2
 8006464:	440b      	add	r3, r1
 8006466:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8006468:	2300      	movs	r3, #0
}
 800646a:	4618      	mov	r0, r3
 800646c:	3714      	adds	r7, #20
 800646e:	46bd      	mov	sp, r7
 8006470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006474:	4770      	bx	lr

08006476 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8006476:	b480      	push	{r7}
 8006478:	b083      	sub	sp, #12
 800647a:	af00      	add	r7, sp, #0
 800647c:	6078      	str	r0, [r7, #4]
 800647e:	460b      	mov	r3, r1
 8006480:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	887a      	ldrh	r2, [r7, #2]
 8006488:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800648a:	2300      	movs	r3, #0
}
 800648c:	4618      	mov	r0, r3
 800648e:	370c      	adds	r7, #12
 8006490:	46bd      	mov	sp, r7
 8006492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006496:	4770      	bx	lr

08006498 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8006498:	b480      	push	{r7}
 800649a:	b083      	sub	sp, #12
 800649c:	af00      	add	r7, sp, #0
 800649e:	6078      	str	r0, [r7, #4]
 80064a0:	460b      	mov	r3, r1
 80064a2:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80064a4:	bf00      	nop
 80064a6:	370c      	adds	r7, #12
 80064a8:	46bd      	mov	sp, r7
 80064aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ae:	4770      	bx	lr

080064b0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80064b0:	b580      	push	{r7, lr}
 80064b2:	b086      	sub	sp, #24
 80064b4:	af00      	add	r7, sp, #0
 80064b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d101      	bne.n	80064c2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80064be:	2301      	movs	r3, #1
 80064c0:	e267      	b.n	8006992 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	f003 0301 	and.w	r3, r3, #1
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d075      	beq.n	80065ba <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80064ce:	4b88      	ldr	r3, [pc, #544]	@ (80066f0 <HAL_RCC_OscConfig+0x240>)
 80064d0:	689b      	ldr	r3, [r3, #8]
 80064d2:	f003 030c 	and.w	r3, r3, #12
 80064d6:	2b04      	cmp	r3, #4
 80064d8:	d00c      	beq.n	80064f4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80064da:	4b85      	ldr	r3, [pc, #532]	@ (80066f0 <HAL_RCC_OscConfig+0x240>)
 80064dc:	689b      	ldr	r3, [r3, #8]
 80064de:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80064e2:	2b08      	cmp	r3, #8
 80064e4:	d112      	bne.n	800650c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80064e6:	4b82      	ldr	r3, [pc, #520]	@ (80066f0 <HAL_RCC_OscConfig+0x240>)
 80064e8:	685b      	ldr	r3, [r3, #4]
 80064ea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80064ee:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80064f2:	d10b      	bne.n	800650c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80064f4:	4b7e      	ldr	r3, [pc, #504]	@ (80066f0 <HAL_RCC_OscConfig+0x240>)
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d05b      	beq.n	80065b8 <HAL_RCC_OscConfig+0x108>
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	685b      	ldr	r3, [r3, #4]
 8006504:	2b00      	cmp	r3, #0
 8006506:	d157      	bne.n	80065b8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006508:	2301      	movs	r3, #1
 800650a:	e242      	b.n	8006992 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	685b      	ldr	r3, [r3, #4]
 8006510:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006514:	d106      	bne.n	8006524 <HAL_RCC_OscConfig+0x74>
 8006516:	4b76      	ldr	r3, [pc, #472]	@ (80066f0 <HAL_RCC_OscConfig+0x240>)
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	4a75      	ldr	r2, [pc, #468]	@ (80066f0 <HAL_RCC_OscConfig+0x240>)
 800651c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006520:	6013      	str	r3, [r2, #0]
 8006522:	e01d      	b.n	8006560 <HAL_RCC_OscConfig+0xb0>
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	685b      	ldr	r3, [r3, #4]
 8006528:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800652c:	d10c      	bne.n	8006548 <HAL_RCC_OscConfig+0x98>
 800652e:	4b70      	ldr	r3, [pc, #448]	@ (80066f0 <HAL_RCC_OscConfig+0x240>)
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	4a6f      	ldr	r2, [pc, #444]	@ (80066f0 <HAL_RCC_OscConfig+0x240>)
 8006534:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006538:	6013      	str	r3, [r2, #0]
 800653a:	4b6d      	ldr	r3, [pc, #436]	@ (80066f0 <HAL_RCC_OscConfig+0x240>)
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	4a6c      	ldr	r2, [pc, #432]	@ (80066f0 <HAL_RCC_OscConfig+0x240>)
 8006540:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006544:	6013      	str	r3, [r2, #0]
 8006546:	e00b      	b.n	8006560 <HAL_RCC_OscConfig+0xb0>
 8006548:	4b69      	ldr	r3, [pc, #420]	@ (80066f0 <HAL_RCC_OscConfig+0x240>)
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	4a68      	ldr	r2, [pc, #416]	@ (80066f0 <HAL_RCC_OscConfig+0x240>)
 800654e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006552:	6013      	str	r3, [r2, #0]
 8006554:	4b66      	ldr	r3, [pc, #408]	@ (80066f0 <HAL_RCC_OscConfig+0x240>)
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	4a65      	ldr	r2, [pc, #404]	@ (80066f0 <HAL_RCC_OscConfig+0x240>)
 800655a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800655e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	685b      	ldr	r3, [r3, #4]
 8006564:	2b00      	cmp	r3, #0
 8006566:	d013      	beq.n	8006590 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006568:	f7fb fe3a 	bl	80021e0 <HAL_GetTick>
 800656c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800656e:	e008      	b.n	8006582 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006570:	f7fb fe36 	bl	80021e0 <HAL_GetTick>
 8006574:	4602      	mov	r2, r0
 8006576:	693b      	ldr	r3, [r7, #16]
 8006578:	1ad3      	subs	r3, r2, r3
 800657a:	2b64      	cmp	r3, #100	@ 0x64
 800657c:	d901      	bls.n	8006582 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800657e:	2303      	movs	r3, #3
 8006580:	e207      	b.n	8006992 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006582:	4b5b      	ldr	r3, [pc, #364]	@ (80066f0 <HAL_RCC_OscConfig+0x240>)
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800658a:	2b00      	cmp	r3, #0
 800658c:	d0f0      	beq.n	8006570 <HAL_RCC_OscConfig+0xc0>
 800658e:	e014      	b.n	80065ba <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006590:	f7fb fe26 	bl	80021e0 <HAL_GetTick>
 8006594:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006596:	e008      	b.n	80065aa <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006598:	f7fb fe22 	bl	80021e0 <HAL_GetTick>
 800659c:	4602      	mov	r2, r0
 800659e:	693b      	ldr	r3, [r7, #16]
 80065a0:	1ad3      	subs	r3, r2, r3
 80065a2:	2b64      	cmp	r3, #100	@ 0x64
 80065a4:	d901      	bls.n	80065aa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80065a6:	2303      	movs	r3, #3
 80065a8:	e1f3      	b.n	8006992 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80065aa:	4b51      	ldr	r3, [pc, #324]	@ (80066f0 <HAL_RCC_OscConfig+0x240>)
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d1f0      	bne.n	8006598 <HAL_RCC_OscConfig+0xe8>
 80065b6:	e000      	b.n	80065ba <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80065b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	f003 0302 	and.w	r3, r3, #2
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d063      	beq.n	800668e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80065c6:	4b4a      	ldr	r3, [pc, #296]	@ (80066f0 <HAL_RCC_OscConfig+0x240>)
 80065c8:	689b      	ldr	r3, [r3, #8]
 80065ca:	f003 030c 	and.w	r3, r3, #12
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d00b      	beq.n	80065ea <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80065d2:	4b47      	ldr	r3, [pc, #284]	@ (80066f0 <HAL_RCC_OscConfig+0x240>)
 80065d4:	689b      	ldr	r3, [r3, #8]
 80065d6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80065da:	2b08      	cmp	r3, #8
 80065dc:	d11c      	bne.n	8006618 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80065de:	4b44      	ldr	r3, [pc, #272]	@ (80066f0 <HAL_RCC_OscConfig+0x240>)
 80065e0:	685b      	ldr	r3, [r3, #4]
 80065e2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d116      	bne.n	8006618 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80065ea:	4b41      	ldr	r3, [pc, #260]	@ (80066f0 <HAL_RCC_OscConfig+0x240>)
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	f003 0302 	and.w	r3, r3, #2
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d005      	beq.n	8006602 <HAL_RCC_OscConfig+0x152>
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	68db      	ldr	r3, [r3, #12]
 80065fa:	2b01      	cmp	r3, #1
 80065fc:	d001      	beq.n	8006602 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80065fe:	2301      	movs	r3, #1
 8006600:	e1c7      	b.n	8006992 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006602:	4b3b      	ldr	r3, [pc, #236]	@ (80066f0 <HAL_RCC_OscConfig+0x240>)
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	691b      	ldr	r3, [r3, #16]
 800660e:	00db      	lsls	r3, r3, #3
 8006610:	4937      	ldr	r1, [pc, #220]	@ (80066f0 <HAL_RCC_OscConfig+0x240>)
 8006612:	4313      	orrs	r3, r2
 8006614:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006616:	e03a      	b.n	800668e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	68db      	ldr	r3, [r3, #12]
 800661c:	2b00      	cmp	r3, #0
 800661e:	d020      	beq.n	8006662 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006620:	4b34      	ldr	r3, [pc, #208]	@ (80066f4 <HAL_RCC_OscConfig+0x244>)
 8006622:	2201      	movs	r2, #1
 8006624:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006626:	f7fb fddb 	bl	80021e0 <HAL_GetTick>
 800662a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800662c:	e008      	b.n	8006640 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800662e:	f7fb fdd7 	bl	80021e0 <HAL_GetTick>
 8006632:	4602      	mov	r2, r0
 8006634:	693b      	ldr	r3, [r7, #16]
 8006636:	1ad3      	subs	r3, r2, r3
 8006638:	2b02      	cmp	r3, #2
 800663a:	d901      	bls.n	8006640 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800663c:	2303      	movs	r3, #3
 800663e:	e1a8      	b.n	8006992 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006640:	4b2b      	ldr	r3, [pc, #172]	@ (80066f0 <HAL_RCC_OscConfig+0x240>)
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	f003 0302 	and.w	r3, r3, #2
 8006648:	2b00      	cmp	r3, #0
 800664a:	d0f0      	beq.n	800662e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800664c:	4b28      	ldr	r3, [pc, #160]	@ (80066f0 <HAL_RCC_OscConfig+0x240>)
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	691b      	ldr	r3, [r3, #16]
 8006658:	00db      	lsls	r3, r3, #3
 800665a:	4925      	ldr	r1, [pc, #148]	@ (80066f0 <HAL_RCC_OscConfig+0x240>)
 800665c:	4313      	orrs	r3, r2
 800665e:	600b      	str	r3, [r1, #0]
 8006660:	e015      	b.n	800668e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006662:	4b24      	ldr	r3, [pc, #144]	@ (80066f4 <HAL_RCC_OscConfig+0x244>)
 8006664:	2200      	movs	r2, #0
 8006666:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006668:	f7fb fdba 	bl	80021e0 <HAL_GetTick>
 800666c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800666e:	e008      	b.n	8006682 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006670:	f7fb fdb6 	bl	80021e0 <HAL_GetTick>
 8006674:	4602      	mov	r2, r0
 8006676:	693b      	ldr	r3, [r7, #16]
 8006678:	1ad3      	subs	r3, r2, r3
 800667a:	2b02      	cmp	r3, #2
 800667c:	d901      	bls.n	8006682 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800667e:	2303      	movs	r3, #3
 8006680:	e187      	b.n	8006992 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006682:	4b1b      	ldr	r3, [pc, #108]	@ (80066f0 <HAL_RCC_OscConfig+0x240>)
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	f003 0302 	and.w	r3, r3, #2
 800668a:	2b00      	cmp	r3, #0
 800668c:	d1f0      	bne.n	8006670 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	f003 0308 	and.w	r3, r3, #8
 8006696:	2b00      	cmp	r3, #0
 8006698:	d036      	beq.n	8006708 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	695b      	ldr	r3, [r3, #20]
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d016      	beq.n	80066d0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80066a2:	4b15      	ldr	r3, [pc, #84]	@ (80066f8 <HAL_RCC_OscConfig+0x248>)
 80066a4:	2201      	movs	r2, #1
 80066a6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80066a8:	f7fb fd9a 	bl	80021e0 <HAL_GetTick>
 80066ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80066ae:	e008      	b.n	80066c2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80066b0:	f7fb fd96 	bl	80021e0 <HAL_GetTick>
 80066b4:	4602      	mov	r2, r0
 80066b6:	693b      	ldr	r3, [r7, #16]
 80066b8:	1ad3      	subs	r3, r2, r3
 80066ba:	2b02      	cmp	r3, #2
 80066bc:	d901      	bls.n	80066c2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80066be:	2303      	movs	r3, #3
 80066c0:	e167      	b.n	8006992 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80066c2:	4b0b      	ldr	r3, [pc, #44]	@ (80066f0 <HAL_RCC_OscConfig+0x240>)
 80066c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80066c6:	f003 0302 	and.w	r3, r3, #2
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d0f0      	beq.n	80066b0 <HAL_RCC_OscConfig+0x200>
 80066ce:	e01b      	b.n	8006708 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80066d0:	4b09      	ldr	r3, [pc, #36]	@ (80066f8 <HAL_RCC_OscConfig+0x248>)
 80066d2:	2200      	movs	r2, #0
 80066d4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80066d6:	f7fb fd83 	bl	80021e0 <HAL_GetTick>
 80066da:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80066dc:	e00e      	b.n	80066fc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80066de:	f7fb fd7f 	bl	80021e0 <HAL_GetTick>
 80066e2:	4602      	mov	r2, r0
 80066e4:	693b      	ldr	r3, [r7, #16]
 80066e6:	1ad3      	subs	r3, r2, r3
 80066e8:	2b02      	cmp	r3, #2
 80066ea:	d907      	bls.n	80066fc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80066ec:	2303      	movs	r3, #3
 80066ee:	e150      	b.n	8006992 <HAL_RCC_OscConfig+0x4e2>
 80066f0:	40023800 	.word	0x40023800
 80066f4:	42470000 	.word	0x42470000
 80066f8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80066fc:	4b88      	ldr	r3, [pc, #544]	@ (8006920 <HAL_RCC_OscConfig+0x470>)
 80066fe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006700:	f003 0302 	and.w	r3, r3, #2
 8006704:	2b00      	cmp	r3, #0
 8006706:	d1ea      	bne.n	80066de <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	f003 0304 	and.w	r3, r3, #4
 8006710:	2b00      	cmp	r3, #0
 8006712:	f000 8097 	beq.w	8006844 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006716:	2300      	movs	r3, #0
 8006718:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800671a:	4b81      	ldr	r3, [pc, #516]	@ (8006920 <HAL_RCC_OscConfig+0x470>)
 800671c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800671e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006722:	2b00      	cmp	r3, #0
 8006724:	d10f      	bne.n	8006746 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006726:	2300      	movs	r3, #0
 8006728:	60bb      	str	r3, [r7, #8]
 800672a:	4b7d      	ldr	r3, [pc, #500]	@ (8006920 <HAL_RCC_OscConfig+0x470>)
 800672c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800672e:	4a7c      	ldr	r2, [pc, #496]	@ (8006920 <HAL_RCC_OscConfig+0x470>)
 8006730:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006734:	6413      	str	r3, [r2, #64]	@ 0x40
 8006736:	4b7a      	ldr	r3, [pc, #488]	@ (8006920 <HAL_RCC_OscConfig+0x470>)
 8006738:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800673a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800673e:	60bb      	str	r3, [r7, #8]
 8006740:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006742:	2301      	movs	r3, #1
 8006744:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006746:	4b77      	ldr	r3, [pc, #476]	@ (8006924 <HAL_RCC_OscConfig+0x474>)
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800674e:	2b00      	cmp	r3, #0
 8006750:	d118      	bne.n	8006784 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006752:	4b74      	ldr	r3, [pc, #464]	@ (8006924 <HAL_RCC_OscConfig+0x474>)
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	4a73      	ldr	r2, [pc, #460]	@ (8006924 <HAL_RCC_OscConfig+0x474>)
 8006758:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800675c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800675e:	f7fb fd3f 	bl	80021e0 <HAL_GetTick>
 8006762:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006764:	e008      	b.n	8006778 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006766:	f7fb fd3b 	bl	80021e0 <HAL_GetTick>
 800676a:	4602      	mov	r2, r0
 800676c:	693b      	ldr	r3, [r7, #16]
 800676e:	1ad3      	subs	r3, r2, r3
 8006770:	2b02      	cmp	r3, #2
 8006772:	d901      	bls.n	8006778 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006774:	2303      	movs	r3, #3
 8006776:	e10c      	b.n	8006992 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006778:	4b6a      	ldr	r3, [pc, #424]	@ (8006924 <HAL_RCC_OscConfig+0x474>)
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006780:	2b00      	cmp	r3, #0
 8006782:	d0f0      	beq.n	8006766 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	689b      	ldr	r3, [r3, #8]
 8006788:	2b01      	cmp	r3, #1
 800678a:	d106      	bne.n	800679a <HAL_RCC_OscConfig+0x2ea>
 800678c:	4b64      	ldr	r3, [pc, #400]	@ (8006920 <HAL_RCC_OscConfig+0x470>)
 800678e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006790:	4a63      	ldr	r2, [pc, #396]	@ (8006920 <HAL_RCC_OscConfig+0x470>)
 8006792:	f043 0301 	orr.w	r3, r3, #1
 8006796:	6713      	str	r3, [r2, #112]	@ 0x70
 8006798:	e01c      	b.n	80067d4 <HAL_RCC_OscConfig+0x324>
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	689b      	ldr	r3, [r3, #8]
 800679e:	2b05      	cmp	r3, #5
 80067a0:	d10c      	bne.n	80067bc <HAL_RCC_OscConfig+0x30c>
 80067a2:	4b5f      	ldr	r3, [pc, #380]	@ (8006920 <HAL_RCC_OscConfig+0x470>)
 80067a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80067a6:	4a5e      	ldr	r2, [pc, #376]	@ (8006920 <HAL_RCC_OscConfig+0x470>)
 80067a8:	f043 0304 	orr.w	r3, r3, #4
 80067ac:	6713      	str	r3, [r2, #112]	@ 0x70
 80067ae:	4b5c      	ldr	r3, [pc, #368]	@ (8006920 <HAL_RCC_OscConfig+0x470>)
 80067b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80067b2:	4a5b      	ldr	r2, [pc, #364]	@ (8006920 <HAL_RCC_OscConfig+0x470>)
 80067b4:	f043 0301 	orr.w	r3, r3, #1
 80067b8:	6713      	str	r3, [r2, #112]	@ 0x70
 80067ba:	e00b      	b.n	80067d4 <HAL_RCC_OscConfig+0x324>
 80067bc:	4b58      	ldr	r3, [pc, #352]	@ (8006920 <HAL_RCC_OscConfig+0x470>)
 80067be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80067c0:	4a57      	ldr	r2, [pc, #348]	@ (8006920 <HAL_RCC_OscConfig+0x470>)
 80067c2:	f023 0301 	bic.w	r3, r3, #1
 80067c6:	6713      	str	r3, [r2, #112]	@ 0x70
 80067c8:	4b55      	ldr	r3, [pc, #340]	@ (8006920 <HAL_RCC_OscConfig+0x470>)
 80067ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80067cc:	4a54      	ldr	r2, [pc, #336]	@ (8006920 <HAL_RCC_OscConfig+0x470>)
 80067ce:	f023 0304 	bic.w	r3, r3, #4
 80067d2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	689b      	ldr	r3, [r3, #8]
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d015      	beq.n	8006808 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80067dc:	f7fb fd00 	bl	80021e0 <HAL_GetTick>
 80067e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80067e2:	e00a      	b.n	80067fa <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80067e4:	f7fb fcfc 	bl	80021e0 <HAL_GetTick>
 80067e8:	4602      	mov	r2, r0
 80067ea:	693b      	ldr	r3, [r7, #16]
 80067ec:	1ad3      	subs	r3, r2, r3
 80067ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80067f2:	4293      	cmp	r3, r2
 80067f4:	d901      	bls.n	80067fa <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80067f6:	2303      	movs	r3, #3
 80067f8:	e0cb      	b.n	8006992 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80067fa:	4b49      	ldr	r3, [pc, #292]	@ (8006920 <HAL_RCC_OscConfig+0x470>)
 80067fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80067fe:	f003 0302 	and.w	r3, r3, #2
 8006802:	2b00      	cmp	r3, #0
 8006804:	d0ee      	beq.n	80067e4 <HAL_RCC_OscConfig+0x334>
 8006806:	e014      	b.n	8006832 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006808:	f7fb fcea 	bl	80021e0 <HAL_GetTick>
 800680c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800680e:	e00a      	b.n	8006826 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006810:	f7fb fce6 	bl	80021e0 <HAL_GetTick>
 8006814:	4602      	mov	r2, r0
 8006816:	693b      	ldr	r3, [r7, #16]
 8006818:	1ad3      	subs	r3, r2, r3
 800681a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800681e:	4293      	cmp	r3, r2
 8006820:	d901      	bls.n	8006826 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006822:	2303      	movs	r3, #3
 8006824:	e0b5      	b.n	8006992 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006826:	4b3e      	ldr	r3, [pc, #248]	@ (8006920 <HAL_RCC_OscConfig+0x470>)
 8006828:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800682a:	f003 0302 	and.w	r3, r3, #2
 800682e:	2b00      	cmp	r3, #0
 8006830:	d1ee      	bne.n	8006810 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006832:	7dfb      	ldrb	r3, [r7, #23]
 8006834:	2b01      	cmp	r3, #1
 8006836:	d105      	bne.n	8006844 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006838:	4b39      	ldr	r3, [pc, #228]	@ (8006920 <HAL_RCC_OscConfig+0x470>)
 800683a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800683c:	4a38      	ldr	r2, [pc, #224]	@ (8006920 <HAL_RCC_OscConfig+0x470>)
 800683e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006842:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	699b      	ldr	r3, [r3, #24]
 8006848:	2b00      	cmp	r3, #0
 800684a:	f000 80a1 	beq.w	8006990 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800684e:	4b34      	ldr	r3, [pc, #208]	@ (8006920 <HAL_RCC_OscConfig+0x470>)
 8006850:	689b      	ldr	r3, [r3, #8]
 8006852:	f003 030c 	and.w	r3, r3, #12
 8006856:	2b08      	cmp	r3, #8
 8006858:	d05c      	beq.n	8006914 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	699b      	ldr	r3, [r3, #24]
 800685e:	2b02      	cmp	r3, #2
 8006860:	d141      	bne.n	80068e6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006862:	4b31      	ldr	r3, [pc, #196]	@ (8006928 <HAL_RCC_OscConfig+0x478>)
 8006864:	2200      	movs	r2, #0
 8006866:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006868:	f7fb fcba 	bl	80021e0 <HAL_GetTick>
 800686c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800686e:	e008      	b.n	8006882 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006870:	f7fb fcb6 	bl	80021e0 <HAL_GetTick>
 8006874:	4602      	mov	r2, r0
 8006876:	693b      	ldr	r3, [r7, #16]
 8006878:	1ad3      	subs	r3, r2, r3
 800687a:	2b02      	cmp	r3, #2
 800687c:	d901      	bls.n	8006882 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800687e:	2303      	movs	r3, #3
 8006880:	e087      	b.n	8006992 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006882:	4b27      	ldr	r3, [pc, #156]	@ (8006920 <HAL_RCC_OscConfig+0x470>)
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800688a:	2b00      	cmp	r3, #0
 800688c:	d1f0      	bne.n	8006870 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	69da      	ldr	r2, [r3, #28]
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	6a1b      	ldr	r3, [r3, #32]
 8006896:	431a      	orrs	r2, r3
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800689c:	019b      	lsls	r3, r3, #6
 800689e:	431a      	orrs	r2, r3
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068a4:	085b      	lsrs	r3, r3, #1
 80068a6:	3b01      	subs	r3, #1
 80068a8:	041b      	lsls	r3, r3, #16
 80068aa:	431a      	orrs	r2, r3
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068b0:	061b      	lsls	r3, r3, #24
 80068b2:	491b      	ldr	r1, [pc, #108]	@ (8006920 <HAL_RCC_OscConfig+0x470>)
 80068b4:	4313      	orrs	r3, r2
 80068b6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80068b8:	4b1b      	ldr	r3, [pc, #108]	@ (8006928 <HAL_RCC_OscConfig+0x478>)
 80068ba:	2201      	movs	r2, #1
 80068bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80068be:	f7fb fc8f 	bl	80021e0 <HAL_GetTick>
 80068c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80068c4:	e008      	b.n	80068d8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80068c6:	f7fb fc8b 	bl	80021e0 <HAL_GetTick>
 80068ca:	4602      	mov	r2, r0
 80068cc:	693b      	ldr	r3, [r7, #16]
 80068ce:	1ad3      	subs	r3, r2, r3
 80068d0:	2b02      	cmp	r3, #2
 80068d2:	d901      	bls.n	80068d8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80068d4:	2303      	movs	r3, #3
 80068d6:	e05c      	b.n	8006992 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80068d8:	4b11      	ldr	r3, [pc, #68]	@ (8006920 <HAL_RCC_OscConfig+0x470>)
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d0f0      	beq.n	80068c6 <HAL_RCC_OscConfig+0x416>
 80068e4:	e054      	b.n	8006990 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80068e6:	4b10      	ldr	r3, [pc, #64]	@ (8006928 <HAL_RCC_OscConfig+0x478>)
 80068e8:	2200      	movs	r2, #0
 80068ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80068ec:	f7fb fc78 	bl	80021e0 <HAL_GetTick>
 80068f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80068f2:	e008      	b.n	8006906 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80068f4:	f7fb fc74 	bl	80021e0 <HAL_GetTick>
 80068f8:	4602      	mov	r2, r0
 80068fa:	693b      	ldr	r3, [r7, #16]
 80068fc:	1ad3      	subs	r3, r2, r3
 80068fe:	2b02      	cmp	r3, #2
 8006900:	d901      	bls.n	8006906 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006902:	2303      	movs	r3, #3
 8006904:	e045      	b.n	8006992 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006906:	4b06      	ldr	r3, [pc, #24]	@ (8006920 <HAL_RCC_OscConfig+0x470>)
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800690e:	2b00      	cmp	r3, #0
 8006910:	d1f0      	bne.n	80068f4 <HAL_RCC_OscConfig+0x444>
 8006912:	e03d      	b.n	8006990 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	699b      	ldr	r3, [r3, #24]
 8006918:	2b01      	cmp	r3, #1
 800691a:	d107      	bne.n	800692c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800691c:	2301      	movs	r3, #1
 800691e:	e038      	b.n	8006992 <HAL_RCC_OscConfig+0x4e2>
 8006920:	40023800 	.word	0x40023800
 8006924:	40007000 	.word	0x40007000
 8006928:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800692c:	4b1b      	ldr	r3, [pc, #108]	@ (800699c <HAL_RCC_OscConfig+0x4ec>)
 800692e:	685b      	ldr	r3, [r3, #4]
 8006930:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	699b      	ldr	r3, [r3, #24]
 8006936:	2b01      	cmp	r3, #1
 8006938:	d028      	beq.n	800698c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006944:	429a      	cmp	r2, r3
 8006946:	d121      	bne.n	800698c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006952:	429a      	cmp	r2, r3
 8006954:	d11a      	bne.n	800698c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006956:	68fa      	ldr	r2, [r7, #12]
 8006958:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800695c:	4013      	ands	r3, r2
 800695e:	687a      	ldr	r2, [r7, #4]
 8006960:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006962:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006964:	4293      	cmp	r3, r2
 8006966:	d111      	bne.n	800698c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006972:	085b      	lsrs	r3, r3, #1
 8006974:	3b01      	subs	r3, #1
 8006976:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006978:	429a      	cmp	r2, r3
 800697a:	d107      	bne.n	800698c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006986:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006988:	429a      	cmp	r2, r3
 800698a:	d001      	beq.n	8006990 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800698c:	2301      	movs	r3, #1
 800698e:	e000      	b.n	8006992 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006990:	2300      	movs	r3, #0
}
 8006992:	4618      	mov	r0, r3
 8006994:	3718      	adds	r7, #24
 8006996:	46bd      	mov	sp, r7
 8006998:	bd80      	pop	{r7, pc}
 800699a:	bf00      	nop
 800699c:	40023800 	.word	0x40023800

080069a0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80069a0:	b580      	push	{r7, lr}
 80069a2:	b084      	sub	sp, #16
 80069a4:	af00      	add	r7, sp, #0
 80069a6:	6078      	str	r0, [r7, #4]
 80069a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d101      	bne.n	80069b4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80069b0:	2301      	movs	r3, #1
 80069b2:	e0cc      	b.n	8006b4e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80069b4:	4b68      	ldr	r3, [pc, #416]	@ (8006b58 <HAL_RCC_ClockConfig+0x1b8>)
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	f003 0307 	and.w	r3, r3, #7
 80069bc:	683a      	ldr	r2, [r7, #0]
 80069be:	429a      	cmp	r2, r3
 80069c0:	d90c      	bls.n	80069dc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80069c2:	4b65      	ldr	r3, [pc, #404]	@ (8006b58 <HAL_RCC_ClockConfig+0x1b8>)
 80069c4:	683a      	ldr	r2, [r7, #0]
 80069c6:	b2d2      	uxtb	r2, r2
 80069c8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80069ca:	4b63      	ldr	r3, [pc, #396]	@ (8006b58 <HAL_RCC_ClockConfig+0x1b8>)
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	f003 0307 	and.w	r3, r3, #7
 80069d2:	683a      	ldr	r2, [r7, #0]
 80069d4:	429a      	cmp	r2, r3
 80069d6:	d001      	beq.n	80069dc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80069d8:	2301      	movs	r3, #1
 80069da:	e0b8      	b.n	8006b4e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	f003 0302 	and.w	r3, r3, #2
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d020      	beq.n	8006a2a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	f003 0304 	and.w	r3, r3, #4
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d005      	beq.n	8006a00 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80069f4:	4b59      	ldr	r3, [pc, #356]	@ (8006b5c <HAL_RCC_ClockConfig+0x1bc>)
 80069f6:	689b      	ldr	r3, [r3, #8]
 80069f8:	4a58      	ldr	r2, [pc, #352]	@ (8006b5c <HAL_RCC_ClockConfig+0x1bc>)
 80069fa:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80069fe:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	f003 0308 	and.w	r3, r3, #8
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d005      	beq.n	8006a18 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006a0c:	4b53      	ldr	r3, [pc, #332]	@ (8006b5c <HAL_RCC_ClockConfig+0x1bc>)
 8006a0e:	689b      	ldr	r3, [r3, #8]
 8006a10:	4a52      	ldr	r2, [pc, #328]	@ (8006b5c <HAL_RCC_ClockConfig+0x1bc>)
 8006a12:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8006a16:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006a18:	4b50      	ldr	r3, [pc, #320]	@ (8006b5c <HAL_RCC_ClockConfig+0x1bc>)
 8006a1a:	689b      	ldr	r3, [r3, #8]
 8006a1c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	689b      	ldr	r3, [r3, #8]
 8006a24:	494d      	ldr	r1, [pc, #308]	@ (8006b5c <HAL_RCC_ClockConfig+0x1bc>)
 8006a26:	4313      	orrs	r3, r2
 8006a28:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	f003 0301 	and.w	r3, r3, #1
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d044      	beq.n	8006ac0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	685b      	ldr	r3, [r3, #4]
 8006a3a:	2b01      	cmp	r3, #1
 8006a3c:	d107      	bne.n	8006a4e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006a3e:	4b47      	ldr	r3, [pc, #284]	@ (8006b5c <HAL_RCC_ClockConfig+0x1bc>)
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d119      	bne.n	8006a7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006a4a:	2301      	movs	r3, #1
 8006a4c:	e07f      	b.n	8006b4e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	685b      	ldr	r3, [r3, #4]
 8006a52:	2b02      	cmp	r3, #2
 8006a54:	d003      	beq.n	8006a5e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006a5a:	2b03      	cmp	r3, #3
 8006a5c:	d107      	bne.n	8006a6e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006a5e:	4b3f      	ldr	r3, [pc, #252]	@ (8006b5c <HAL_RCC_ClockConfig+0x1bc>)
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d109      	bne.n	8006a7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006a6a:	2301      	movs	r3, #1
 8006a6c:	e06f      	b.n	8006b4e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006a6e:	4b3b      	ldr	r3, [pc, #236]	@ (8006b5c <HAL_RCC_ClockConfig+0x1bc>)
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	f003 0302 	and.w	r3, r3, #2
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d101      	bne.n	8006a7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006a7a:	2301      	movs	r3, #1
 8006a7c:	e067      	b.n	8006b4e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006a7e:	4b37      	ldr	r3, [pc, #220]	@ (8006b5c <HAL_RCC_ClockConfig+0x1bc>)
 8006a80:	689b      	ldr	r3, [r3, #8]
 8006a82:	f023 0203 	bic.w	r2, r3, #3
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	685b      	ldr	r3, [r3, #4]
 8006a8a:	4934      	ldr	r1, [pc, #208]	@ (8006b5c <HAL_RCC_ClockConfig+0x1bc>)
 8006a8c:	4313      	orrs	r3, r2
 8006a8e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006a90:	f7fb fba6 	bl	80021e0 <HAL_GetTick>
 8006a94:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006a96:	e00a      	b.n	8006aae <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006a98:	f7fb fba2 	bl	80021e0 <HAL_GetTick>
 8006a9c:	4602      	mov	r2, r0
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	1ad3      	subs	r3, r2, r3
 8006aa2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006aa6:	4293      	cmp	r3, r2
 8006aa8:	d901      	bls.n	8006aae <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006aaa:	2303      	movs	r3, #3
 8006aac:	e04f      	b.n	8006b4e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006aae:	4b2b      	ldr	r3, [pc, #172]	@ (8006b5c <HAL_RCC_ClockConfig+0x1bc>)
 8006ab0:	689b      	ldr	r3, [r3, #8]
 8006ab2:	f003 020c 	and.w	r2, r3, #12
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	685b      	ldr	r3, [r3, #4]
 8006aba:	009b      	lsls	r3, r3, #2
 8006abc:	429a      	cmp	r2, r3
 8006abe:	d1eb      	bne.n	8006a98 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006ac0:	4b25      	ldr	r3, [pc, #148]	@ (8006b58 <HAL_RCC_ClockConfig+0x1b8>)
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	f003 0307 	and.w	r3, r3, #7
 8006ac8:	683a      	ldr	r2, [r7, #0]
 8006aca:	429a      	cmp	r2, r3
 8006acc:	d20c      	bcs.n	8006ae8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006ace:	4b22      	ldr	r3, [pc, #136]	@ (8006b58 <HAL_RCC_ClockConfig+0x1b8>)
 8006ad0:	683a      	ldr	r2, [r7, #0]
 8006ad2:	b2d2      	uxtb	r2, r2
 8006ad4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006ad6:	4b20      	ldr	r3, [pc, #128]	@ (8006b58 <HAL_RCC_ClockConfig+0x1b8>)
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	f003 0307 	and.w	r3, r3, #7
 8006ade:	683a      	ldr	r2, [r7, #0]
 8006ae0:	429a      	cmp	r2, r3
 8006ae2:	d001      	beq.n	8006ae8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006ae4:	2301      	movs	r3, #1
 8006ae6:	e032      	b.n	8006b4e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	f003 0304 	and.w	r3, r3, #4
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d008      	beq.n	8006b06 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006af4:	4b19      	ldr	r3, [pc, #100]	@ (8006b5c <HAL_RCC_ClockConfig+0x1bc>)
 8006af6:	689b      	ldr	r3, [r3, #8]
 8006af8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	68db      	ldr	r3, [r3, #12]
 8006b00:	4916      	ldr	r1, [pc, #88]	@ (8006b5c <HAL_RCC_ClockConfig+0x1bc>)
 8006b02:	4313      	orrs	r3, r2
 8006b04:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	f003 0308 	and.w	r3, r3, #8
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d009      	beq.n	8006b26 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006b12:	4b12      	ldr	r3, [pc, #72]	@ (8006b5c <HAL_RCC_ClockConfig+0x1bc>)
 8006b14:	689b      	ldr	r3, [r3, #8]
 8006b16:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	691b      	ldr	r3, [r3, #16]
 8006b1e:	00db      	lsls	r3, r3, #3
 8006b20:	490e      	ldr	r1, [pc, #56]	@ (8006b5c <HAL_RCC_ClockConfig+0x1bc>)
 8006b22:	4313      	orrs	r3, r2
 8006b24:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006b26:	f000 f821 	bl	8006b6c <HAL_RCC_GetSysClockFreq>
 8006b2a:	4602      	mov	r2, r0
 8006b2c:	4b0b      	ldr	r3, [pc, #44]	@ (8006b5c <HAL_RCC_ClockConfig+0x1bc>)
 8006b2e:	689b      	ldr	r3, [r3, #8]
 8006b30:	091b      	lsrs	r3, r3, #4
 8006b32:	f003 030f 	and.w	r3, r3, #15
 8006b36:	490a      	ldr	r1, [pc, #40]	@ (8006b60 <HAL_RCC_ClockConfig+0x1c0>)
 8006b38:	5ccb      	ldrb	r3, [r1, r3]
 8006b3a:	fa22 f303 	lsr.w	r3, r2, r3
 8006b3e:	4a09      	ldr	r2, [pc, #36]	@ (8006b64 <HAL_RCC_ClockConfig+0x1c4>)
 8006b40:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8006b42:	4b09      	ldr	r3, [pc, #36]	@ (8006b68 <HAL_RCC_ClockConfig+0x1c8>)
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	4618      	mov	r0, r3
 8006b48:	f7fb fb06 	bl	8002158 <HAL_InitTick>

  return HAL_OK;
 8006b4c:	2300      	movs	r3, #0
}
 8006b4e:	4618      	mov	r0, r3
 8006b50:	3710      	adds	r7, #16
 8006b52:	46bd      	mov	sp, r7
 8006b54:	bd80      	pop	{r7, pc}
 8006b56:	bf00      	nop
 8006b58:	40023c00 	.word	0x40023c00
 8006b5c:	40023800 	.word	0x40023800
 8006b60:	0800d5ac 	.word	0x0800d5ac
 8006b64:	20000054 	.word	0x20000054
 8006b68:	20000060 	.word	0x20000060

08006b6c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006b6c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006b70:	b090      	sub	sp, #64	@ 0x40
 8006b72:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006b74:	2300      	movs	r3, #0
 8006b76:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8006b78:	2300      	movs	r3, #0
 8006b7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8006b7c:	2300      	movs	r3, #0
 8006b7e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8006b80:	2300      	movs	r3, #0
 8006b82:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006b84:	4b59      	ldr	r3, [pc, #356]	@ (8006cec <HAL_RCC_GetSysClockFreq+0x180>)
 8006b86:	689b      	ldr	r3, [r3, #8]
 8006b88:	f003 030c 	and.w	r3, r3, #12
 8006b8c:	2b08      	cmp	r3, #8
 8006b8e:	d00d      	beq.n	8006bac <HAL_RCC_GetSysClockFreq+0x40>
 8006b90:	2b08      	cmp	r3, #8
 8006b92:	f200 80a1 	bhi.w	8006cd8 <HAL_RCC_GetSysClockFreq+0x16c>
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d002      	beq.n	8006ba0 <HAL_RCC_GetSysClockFreq+0x34>
 8006b9a:	2b04      	cmp	r3, #4
 8006b9c:	d003      	beq.n	8006ba6 <HAL_RCC_GetSysClockFreq+0x3a>
 8006b9e:	e09b      	b.n	8006cd8 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006ba0:	4b53      	ldr	r3, [pc, #332]	@ (8006cf0 <HAL_RCC_GetSysClockFreq+0x184>)
 8006ba2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006ba4:	e09b      	b.n	8006cde <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006ba6:	4b53      	ldr	r3, [pc, #332]	@ (8006cf4 <HAL_RCC_GetSysClockFreq+0x188>)
 8006ba8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006baa:	e098      	b.n	8006cde <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006bac:	4b4f      	ldr	r3, [pc, #316]	@ (8006cec <HAL_RCC_GetSysClockFreq+0x180>)
 8006bae:	685b      	ldr	r3, [r3, #4]
 8006bb0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006bb4:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006bb6:	4b4d      	ldr	r3, [pc, #308]	@ (8006cec <HAL_RCC_GetSysClockFreq+0x180>)
 8006bb8:	685b      	ldr	r3, [r3, #4]
 8006bba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d028      	beq.n	8006c14 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006bc2:	4b4a      	ldr	r3, [pc, #296]	@ (8006cec <HAL_RCC_GetSysClockFreq+0x180>)
 8006bc4:	685b      	ldr	r3, [r3, #4]
 8006bc6:	099b      	lsrs	r3, r3, #6
 8006bc8:	2200      	movs	r2, #0
 8006bca:	623b      	str	r3, [r7, #32]
 8006bcc:	627a      	str	r2, [r7, #36]	@ 0x24
 8006bce:	6a3b      	ldr	r3, [r7, #32]
 8006bd0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8006bd4:	2100      	movs	r1, #0
 8006bd6:	4b47      	ldr	r3, [pc, #284]	@ (8006cf4 <HAL_RCC_GetSysClockFreq+0x188>)
 8006bd8:	fb03 f201 	mul.w	r2, r3, r1
 8006bdc:	2300      	movs	r3, #0
 8006bde:	fb00 f303 	mul.w	r3, r0, r3
 8006be2:	4413      	add	r3, r2
 8006be4:	4a43      	ldr	r2, [pc, #268]	@ (8006cf4 <HAL_RCC_GetSysClockFreq+0x188>)
 8006be6:	fba0 1202 	umull	r1, r2, r0, r2
 8006bea:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006bec:	460a      	mov	r2, r1
 8006bee:	62ba      	str	r2, [r7, #40]	@ 0x28
 8006bf0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006bf2:	4413      	add	r3, r2
 8006bf4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006bf6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006bf8:	2200      	movs	r2, #0
 8006bfa:	61bb      	str	r3, [r7, #24]
 8006bfc:	61fa      	str	r2, [r7, #28]
 8006bfe:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006c02:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8006c06:	f7f9 fbed 	bl	80003e4 <__aeabi_uldivmod>
 8006c0a:	4602      	mov	r2, r0
 8006c0c:	460b      	mov	r3, r1
 8006c0e:	4613      	mov	r3, r2
 8006c10:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006c12:	e053      	b.n	8006cbc <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006c14:	4b35      	ldr	r3, [pc, #212]	@ (8006cec <HAL_RCC_GetSysClockFreq+0x180>)
 8006c16:	685b      	ldr	r3, [r3, #4]
 8006c18:	099b      	lsrs	r3, r3, #6
 8006c1a:	2200      	movs	r2, #0
 8006c1c:	613b      	str	r3, [r7, #16]
 8006c1e:	617a      	str	r2, [r7, #20]
 8006c20:	693b      	ldr	r3, [r7, #16]
 8006c22:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8006c26:	f04f 0b00 	mov.w	fp, #0
 8006c2a:	4652      	mov	r2, sl
 8006c2c:	465b      	mov	r3, fp
 8006c2e:	f04f 0000 	mov.w	r0, #0
 8006c32:	f04f 0100 	mov.w	r1, #0
 8006c36:	0159      	lsls	r1, r3, #5
 8006c38:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006c3c:	0150      	lsls	r0, r2, #5
 8006c3e:	4602      	mov	r2, r0
 8006c40:	460b      	mov	r3, r1
 8006c42:	ebb2 080a 	subs.w	r8, r2, sl
 8006c46:	eb63 090b 	sbc.w	r9, r3, fp
 8006c4a:	f04f 0200 	mov.w	r2, #0
 8006c4e:	f04f 0300 	mov.w	r3, #0
 8006c52:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8006c56:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8006c5a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8006c5e:	ebb2 0408 	subs.w	r4, r2, r8
 8006c62:	eb63 0509 	sbc.w	r5, r3, r9
 8006c66:	f04f 0200 	mov.w	r2, #0
 8006c6a:	f04f 0300 	mov.w	r3, #0
 8006c6e:	00eb      	lsls	r3, r5, #3
 8006c70:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006c74:	00e2      	lsls	r2, r4, #3
 8006c76:	4614      	mov	r4, r2
 8006c78:	461d      	mov	r5, r3
 8006c7a:	eb14 030a 	adds.w	r3, r4, sl
 8006c7e:	603b      	str	r3, [r7, #0]
 8006c80:	eb45 030b 	adc.w	r3, r5, fp
 8006c84:	607b      	str	r3, [r7, #4]
 8006c86:	f04f 0200 	mov.w	r2, #0
 8006c8a:	f04f 0300 	mov.w	r3, #0
 8006c8e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006c92:	4629      	mov	r1, r5
 8006c94:	028b      	lsls	r3, r1, #10
 8006c96:	4621      	mov	r1, r4
 8006c98:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006c9c:	4621      	mov	r1, r4
 8006c9e:	028a      	lsls	r2, r1, #10
 8006ca0:	4610      	mov	r0, r2
 8006ca2:	4619      	mov	r1, r3
 8006ca4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ca6:	2200      	movs	r2, #0
 8006ca8:	60bb      	str	r3, [r7, #8]
 8006caa:	60fa      	str	r2, [r7, #12]
 8006cac:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006cb0:	f7f9 fb98 	bl	80003e4 <__aeabi_uldivmod>
 8006cb4:	4602      	mov	r2, r0
 8006cb6:	460b      	mov	r3, r1
 8006cb8:	4613      	mov	r3, r2
 8006cba:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8006cbc:	4b0b      	ldr	r3, [pc, #44]	@ (8006cec <HAL_RCC_GetSysClockFreq+0x180>)
 8006cbe:	685b      	ldr	r3, [r3, #4]
 8006cc0:	0c1b      	lsrs	r3, r3, #16
 8006cc2:	f003 0303 	and.w	r3, r3, #3
 8006cc6:	3301      	adds	r3, #1
 8006cc8:	005b      	lsls	r3, r3, #1
 8006cca:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8006ccc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8006cce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cd0:	fbb2 f3f3 	udiv	r3, r2, r3
 8006cd4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006cd6:	e002      	b.n	8006cde <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006cd8:	4b05      	ldr	r3, [pc, #20]	@ (8006cf0 <HAL_RCC_GetSysClockFreq+0x184>)
 8006cda:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006cdc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006cde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8006ce0:	4618      	mov	r0, r3
 8006ce2:	3740      	adds	r7, #64	@ 0x40
 8006ce4:	46bd      	mov	sp, r7
 8006ce6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006cea:	bf00      	nop
 8006cec:	40023800 	.word	0x40023800
 8006cf0:	00f42400 	.word	0x00f42400
 8006cf4:	00b71b00 	.word	0x00b71b00

08006cf8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006cf8:	b480      	push	{r7}
 8006cfa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006cfc:	4b03      	ldr	r3, [pc, #12]	@ (8006d0c <HAL_RCC_GetHCLKFreq+0x14>)
 8006cfe:	681b      	ldr	r3, [r3, #0]
}
 8006d00:	4618      	mov	r0, r3
 8006d02:	46bd      	mov	sp, r7
 8006d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d08:	4770      	bx	lr
 8006d0a:	bf00      	nop
 8006d0c:	20000054 	.word	0x20000054

08006d10 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006d10:	b580      	push	{r7, lr}
 8006d12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006d14:	f7ff fff0 	bl	8006cf8 <HAL_RCC_GetHCLKFreq>
 8006d18:	4602      	mov	r2, r0
 8006d1a:	4b05      	ldr	r3, [pc, #20]	@ (8006d30 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006d1c:	689b      	ldr	r3, [r3, #8]
 8006d1e:	0a9b      	lsrs	r3, r3, #10
 8006d20:	f003 0307 	and.w	r3, r3, #7
 8006d24:	4903      	ldr	r1, [pc, #12]	@ (8006d34 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006d26:	5ccb      	ldrb	r3, [r1, r3]
 8006d28:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006d2c:	4618      	mov	r0, r3
 8006d2e:	bd80      	pop	{r7, pc}
 8006d30:	40023800 	.word	0x40023800
 8006d34:	0800d5bc 	.word	0x0800d5bc

08006d38 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006d38:	b580      	push	{r7, lr}
 8006d3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006d3c:	f7ff ffdc 	bl	8006cf8 <HAL_RCC_GetHCLKFreq>
 8006d40:	4602      	mov	r2, r0
 8006d42:	4b05      	ldr	r3, [pc, #20]	@ (8006d58 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006d44:	689b      	ldr	r3, [r3, #8]
 8006d46:	0b5b      	lsrs	r3, r3, #13
 8006d48:	f003 0307 	and.w	r3, r3, #7
 8006d4c:	4903      	ldr	r1, [pc, #12]	@ (8006d5c <HAL_RCC_GetPCLK2Freq+0x24>)
 8006d4e:	5ccb      	ldrb	r3, [r1, r3]
 8006d50:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006d54:	4618      	mov	r0, r3
 8006d56:	bd80      	pop	{r7, pc}
 8006d58:	40023800 	.word	0x40023800
 8006d5c:	0800d5bc 	.word	0x0800d5bc

08006d60 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006d60:	b580      	push	{r7, lr}
 8006d62:	b082      	sub	sp, #8
 8006d64:	af00      	add	r7, sp, #0
 8006d66:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d101      	bne.n	8006d72 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006d6e:	2301      	movs	r3, #1
 8006d70:	e07b      	b.n	8006e6a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d108      	bne.n	8006d8c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	685b      	ldr	r3, [r3, #4]
 8006d7e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006d82:	d009      	beq.n	8006d98 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	2200      	movs	r2, #0
 8006d88:	61da      	str	r2, [r3, #28]
 8006d8a:	e005      	b.n	8006d98 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	2200      	movs	r2, #0
 8006d90:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	2200      	movs	r2, #0
 8006d96:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	2200      	movs	r2, #0
 8006d9c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006da4:	b2db      	uxtb	r3, r3
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d106      	bne.n	8006db8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	2200      	movs	r2, #0
 8006dae:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006db2:	6878      	ldr	r0, [r7, #4]
 8006db4:	f7fa fb70 	bl	8001498 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	2202      	movs	r2, #2
 8006dbc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	681a      	ldr	r2, [r3, #0]
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006dce:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	685b      	ldr	r3, [r3, #4]
 8006dd4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	689b      	ldr	r3, [r3, #8]
 8006ddc:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006de0:	431a      	orrs	r2, r3
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	68db      	ldr	r3, [r3, #12]
 8006de6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006dea:	431a      	orrs	r2, r3
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	691b      	ldr	r3, [r3, #16]
 8006df0:	f003 0302 	and.w	r3, r3, #2
 8006df4:	431a      	orrs	r2, r3
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	695b      	ldr	r3, [r3, #20]
 8006dfa:	f003 0301 	and.w	r3, r3, #1
 8006dfe:	431a      	orrs	r2, r3
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	699b      	ldr	r3, [r3, #24]
 8006e04:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006e08:	431a      	orrs	r2, r3
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	69db      	ldr	r3, [r3, #28]
 8006e0e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006e12:	431a      	orrs	r2, r3
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	6a1b      	ldr	r3, [r3, #32]
 8006e18:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006e1c:	ea42 0103 	orr.w	r1, r2, r3
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e24:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	430a      	orrs	r2, r1
 8006e2e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	699b      	ldr	r3, [r3, #24]
 8006e34:	0c1b      	lsrs	r3, r3, #16
 8006e36:	f003 0104 	and.w	r1, r3, #4
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e3e:	f003 0210 	and.w	r2, r3, #16
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	430a      	orrs	r2, r1
 8006e48:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	69da      	ldr	r2, [r3, #28]
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006e58:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	2200      	movs	r2, #0
 8006e5e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	2201      	movs	r2, #1
 8006e64:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8006e68:	2300      	movs	r3, #0
}
 8006e6a:	4618      	mov	r0, r3
 8006e6c:	3708      	adds	r7, #8
 8006e6e:	46bd      	mov	sp, r7
 8006e70:	bd80      	pop	{r7, pc}

08006e72 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006e72:	b580      	push	{r7, lr}
 8006e74:	b082      	sub	sp, #8
 8006e76:	af00      	add	r7, sp, #0
 8006e78:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d101      	bne.n	8006e84 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006e80:	2301      	movs	r3, #1
 8006e82:	e041      	b.n	8006f08 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006e8a:	b2db      	uxtb	r3, r3
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d106      	bne.n	8006e9e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	2200      	movs	r2, #0
 8006e94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006e98:	6878      	ldr	r0, [r7, #4]
 8006e9a:	f7fa fb7b 	bl	8001594 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	2202      	movs	r2, #2
 8006ea2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681a      	ldr	r2, [r3, #0]
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	3304      	adds	r3, #4
 8006eae:	4619      	mov	r1, r3
 8006eb0:	4610      	mov	r0, r2
 8006eb2:	f000 fbf1 	bl	8007698 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	2201      	movs	r2, #1
 8006eba:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	2201      	movs	r2, #1
 8006ec2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	2201      	movs	r2, #1
 8006eca:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	2201      	movs	r2, #1
 8006ed2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	2201      	movs	r2, #1
 8006eda:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	2201      	movs	r2, #1
 8006ee2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	2201      	movs	r2, #1
 8006eea:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	2201      	movs	r2, #1
 8006ef2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	2201      	movs	r2, #1
 8006efa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	2201      	movs	r2, #1
 8006f02:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006f06:	2300      	movs	r3, #0
}
 8006f08:	4618      	mov	r0, r3
 8006f0a:	3708      	adds	r7, #8
 8006f0c:	46bd      	mov	sp, r7
 8006f0e:	bd80      	pop	{r7, pc}

08006f10 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006f10:	b580      	push	{r7, lr}
 8006f12:	b082      	sub	sp, #8
 8006f14:	af00      	add	r7, sp, #0
 8006f16:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d101      	bne.n	8006f22 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006f1e:	2301      	movs	r3, #1
 8006f20:	e041      	b.n	8006fa6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006f28:	b2db      	uxtb	r3, r3
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d106      	bne.n	8006f3c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	2200      	movs	r2, #0
 8006f32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006f36:	6878      	ldr	r0, [r7, #4]
 8006f38:	f000 f839 	bl	8006fae <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	2202      	movs	r2, #2
 8006f40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	681a      	ldr	r2, [r3, #0]
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	3304      	adds	r3, #4
 8006f4c:	4619      	mov	r1, r3
 8006f4e:	4610      	mov	r0, r2
 8006f50:	f000 fba2 	bl	8007698 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	2201      	movs	r2, #1
 8006f58:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	2201      	movs	r2, #1
 8006f60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	2201      	movs	r2, #1
 8006f68:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	2201      	movs	r2, #1
 8006f70:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	2201      	movs	r2, #1
 8006f78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	2201      	movs	r2, #1
 8006f80:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	2201      	movs	r2, #1
 8006f88:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	2201      	movs	r2, #1
 8006f90:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	2201      	movs	r2, #1
 8006f98:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	2201      	movs	r2, #1
 8006fa0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006fa4:	2300      	movs	r3, #0
}
 8006fa6:	4618      	mov	r0, r3
 8006fa8:	3708      	adds	r7, #8
 8006faa:	46bd      	mov	sp, r7
 8006fac:	bd80      	pop	{r7, pc}

08006fae <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006fae:	b480      	push	{r7}
 8006fb0:	b083      	sub	sp, #12
 8006fb2:	af00      	add	r7, sp, #0
 8006fb4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006fb6:	bf00      	nop
 8006fb8:	370c      	adds	r7, #12
 8006fba:	46bd      	mov	sp, r7
 8006fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc0:	4770      	bx	lr
	...

08006fc4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006fc4:	b580      	push	{r7, lr}
 8006fc6:	b084      	sub	sp, #16
 8006fc8:	af00      	add	r7, sp, #0
 8006fca:	6078      	str	r0, [r7, #4]
 8006fcc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006fce:	683b      	ldr	r3, [r7, #0]
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d109      	bne.n	8006fe8 <HAL_TIM_PWM_Start+0x24>
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006fda:	b2db      	uxtb	r3, r3
 8006fdc:	2b01      	cmp	r3, #1
 8006fde:	bf14      	ite	ne
 8006fe0:	2301      	movne	r3, #1
 8006fe2:	2300      	moveq	r3, #0
 8006fe4:	b2db      	uxtb	r3, r3
 8006fe6:	e022      	b.n	800702e <HAL_TIM_PWM_Start+0x6a>
 8006fe8:	683b      	ldr	r3, [r7, #0]
 8006fea:	2b04      	cmp	r3, #4
 8006fec:	d109      	bne.n	8007002 <HAL_TIM_PWM_Start+0x3e>
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006ff4:	b2db      	uxtb	r3, r3
 8006ff6:	2b01      	cmp	r3, #1
 8006ff8:	bf14      	ite	ne
 8006ffa:	2301      	movne	r3, #1
 8006ffc:	2300      	moveq	r3, #0
 8006ffe:	b2db      	uxtb	r3, r3
 8007000:	e015      	b.n	800702e <HAL_TIM_PWM_Start+0x6a>
 8007002:	683b      	ldr	r3, [r7, #0]
 8007004:	2b08      	cmp	r3, #8
 8007006:	d109      	bne.n	800701c <HAL_TIM_PWM_Start+0x58>
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800700e:	b2db      	uxtb	r3, r3
 8007010:	2b01      	cmp	r3, #1
 8007012:	bf14      	ite	ne
 8007014:	2301      	movne	r3, #1
 8007016:	2300      	moveq	r3, #0
 8007018:	b2db      	uxtb	r3, r3
 800701a:	e008      	b.n	800702e <HAL_TIM_PWM_Start+0x6a>
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007022:	b2db      	uxtb	r3, r3
 8007024:	2b01      	cmp	r3, #1
 8007026:	bf14      	ite	ne
 8007028:	2301      	movne	r3, #1
 800702a:	2300      	moveq	r3, #0
 800702c:	b2db      	uxtb	r3, r3
 800702e:	2b00      	cmp	r3, #0
 8007030:	d001      	beq.n	8007036 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8007032:	2301      	movs	r3, #1
 8007034:	e07c      	b.n	8007130 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007036:	683b      	ldr	r3, [r7, #0]
 8007038:	2b00      	cmp	r3, #0
 800703a:	d104      	bne.n	8007046 <HAL_TIM_PWM_Start+0x82>
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	2202      	movs	r2, #2
 8007040:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007044:	e013      	b.n	800706e <HAL_TIM_PWM_Start+0xaa>
 8007046:	683b      	ldr	r3, [r7, #0]
 8007048:	2b04      	cmp	r3, #4
 800704a:	d104      	bne.n	8007056 <HAL_TIM_PWM_Start+0x92>
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	2202      	movs	r2, #2
 8007050:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007054:	e00b      	b.n	800706e <HAL_TIM_PWM_Start+0xaa>
 8007056:	683b      	ldr	r3, [r7, #0]
 8007058:	2b08      	cmp	r3, #8
 800705a:	d104      	bne.n	8007066 <HAL_TIM_PWM_Start+0xa2>
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	2202      	movs	r2, #2
 8007060:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007064:	e003      	b.n	800706e <HAL_TIM_PWM_Start+0xaa>
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	2202      	movs	r2, #2
 800706a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	2201      	movs	r2, #1
 8007074:	6839      	ldr	r1, [r7, #0]
 8007076:	4618      	mov	r0, r3
 8007078:	f000 fe04 	bl	8007c84 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	4a2d      	ldr	r2, [pc, #180]	@ (8007138 <HAL_TIM_PWM_Start+0x174>)
 8007082:	4293      	cmp	r3, r2
 8007084:	d004      	beq.n	8007090 <HAL_TIM_PWM_Start+0xcc>
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	4a2c      	ldr	r2, [pc, #176]	@ (800713c <HAL_TIM_PWM_Start+0x178>)
 800708c:	4293      	cmp	r3, r2
 800708e:	d101      	bne.n	8007094 <HAL_TIM_PWM_Start+0xd0>
 8007090:	2301      	movs	r3, #1
 8007092:	e000      	b.n	8007096 <HAL_TIM_PWM_Start+0xd2>
 8007094:	2300      	movs	r3, #0
 8007096:	2b00      	cmp	r3, #0
 8007098:	d007      	beq.n	80070aa <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80070a8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	4a22      	ldr	r2, [pc, #136]	@ (8007138 <HAL_TIM_PWM_Start+0x174>)
 80070b0:	4293      	cmp	r3, r2
 80070b2:	d022      	beq.n	80070fa <HAL_TIM_PWM_Start+0x136>
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80070bc:	d01d      	beq.n	80070fa <HAL_TIM_PWM_Start+0x136>
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	4a1f      	ldr	r2, [pc, #124]	@ (8007140 <HAL_TIM_PWM_Start+0x17c>)
 80070c4:	4293      	cmp	r3, r2
 80070c6:	d018      	beq.n	80070fa <HAL_TIM_PWM_Start+0x136>
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	4a1d      	ldr	r2, [pc, #116]	@ (8007144 <HAL_TIM_PWM_Start+0x180>)
 80070ce:	4293      	cmp	r3, r2
 80070d0:	d013      	beq.n	80070fa <HAL_TIM_PWM_Start+0x136>
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	4a1c      	ldr	r2, [pc, #112]	@ (8007148 <HAL_TIM_PWM_Start+0x184>)
 80070d8:	4293      	cmp	r3, r2
 80070da:	d00e      	beq.n	80070fa <HAL_TIM_PWM_Start+0x136>
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	4a16      	ldr	r2, [pc, #88]	@ (800713c <HAL_TIM_PWM_Start+0x178>)
 80070e2:	4293      	cmp	r3, r2
 80070e4:	d009      	beq.n	80070fa <HAL_TIM_PWM_Start+0x136>
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	4a18      	ldr	r2, [pc, #96]	@ (800714c <HAL_TIM_PWM_Start+0x188>)
 80070ec:	4293      	cmp	r3, r2
 80070ee:	d004      	beq.n	80070fa <HAL_TIM_PWM_Start+0x136>
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	4a16      	ldr	r2, [pc, #88]	@ (8007150 <HAL_TIM_PWM_Start+0x18c>)
 80070f6:	4293      	cmp	r3, r2
 80070f8:	d111      	bne.n	800711e <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	689b      	ldr	r3, [r3, #8]
 8007100:	f003 0307 	and.w	r3, r3, #7
 8007104:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	2b06      	cmp	r3, #6
 800710a:	d010      	beq.n	800712e <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	681a      	ldr	r2, [r3, #0]
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	f042 0201 	orr.w	r2, r2, #1
 800711a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800711c:	e007      	b.n	800712e <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	681a      	ldr	r2, [r3, #0]
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	f042 0201 	orr.w	r2, r2, #1
 800712c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800712e:	2300      	movs	r3, #0
}
 8007130:	4618      	mov	r0, r3
 8007132:	3710      	adds	r7, #16
 8007134:	46bd      	mov	sp, r7
 8007136:	bd80      	pop	{r7, pc}
 8007138:	40010000 	.word	0x40010000
 800713c:	40010400 	.word	0x40010400
 8007140:	40000400 	.word	0x40000400
 8007144:	40000800 	.word	0x40000800
 8007148:	40000c00 	.word	0x40000c00
 800714c:	40014000 	.word	0x40014000
 8007150:	40001800 	.word	0x40001800

08007154 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007154:	b580      	push	{r7, lr}
 8007156:	b084      	sub	sp, #16
 8007158:	af00      	add	r7, sp, #0
 800715a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	68db      	ldr	r3, [r3, #12]
 8007162:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	691b      	ldr	r3, [r3, #16]
 800716a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800716c:	68bb      	ldr	r3, [r7, #8]
 800716e:	f003 0302 	and.w	r3, r3, #2
 8007172:	2b00      	cmp	r3, #0
 8007174:	d020      	beq.n	80071b8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	f003 0302 	and.w	r3, r3, #2
 800717c:	2b00      	cmp	r3, #0
 800717e:	d01b      	beq.n	80071b8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	f06f 0202 	mvn.w	r2, #2
 8007188:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	2201      	movs	r2, #1
 800718e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	699b      	ldr	r3, [r3, #24]
 8007196:	f003 0303 	and.w	r3, r3, #3
 800719a:	2b00      	cmp	r3, #0
 800719c:	d003      	beq.n	80071a6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800719e:	6878      	ldr	r0, [r7, #4]
 80071a0:	f000 fa5b 	bl	800765a <HAL_TIM_IC_CaptureCallback>
 80071a4:	e005      	b.n	80071b2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80071a6:	6878      	ldr	r0, [r7, #4]
 80071a8:	f000 fa4d 	bl	8007646 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80071ac:	6878      	ldr	r0, [r7, #4]
 80071ae:	f000 fa5e 	bl	800766e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	2200      	movs	r2, #0
 80071b6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80071b8:	68bb      	ldr	r3, [r7, #8]
 80071ba:	f003 0304 	and.w	r3, r3, #4
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d020      	beq.n	8007204 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	f003 0304 	and.w	r3, r3, #4
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d01b      	beq.n	8007204 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	f06f 0204 	mvn.w	r2, #4
 80071d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	2202      	movs	r2, #2
 80071da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	699b      	ldr	r3, [r3, #24]
 80071e2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d003      	beq.n	80071f2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80071ea:	6878      	ldr	r0, [r7, #4]
 80071ec:	f000 fa35 	bl	800765a <HAL_TIM_IC_CaptureCallback>
 80071f0:	e005      	b.n	80071fe <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80071f2:	6878      	ldr	r0, [r7, #4]
 80071f4:	f000 fa27 	bl	8007646 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80071f8:	6878      	ldr	r0, [r7, #4]
 80071fa:	f000 fa38 	bl	800766e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	2200      	movs	r2, #0
 8007202:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007204:	68bb      	ldr	r3, [r7, #8]
 8007206:	f003 0308 	and.w	r3, r3, #8
 800720a:	2b00      	cmp	r3, #0
 800720c:	d020      	beq.n	8007250 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	f003 0308 	and.w	r3, r3, #8
 8007214:	2b00      	cmp	r3, #0
 8007216:	d01b      	beq.n	8007250 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	f06f 0208 	mvn.w	r2, #8
 8007220:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	2204      	movs	r2, #4
 8007226:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	69db      	ldr	r3, [r3, #28]
 800722e:	f003 0303 	and.w	r3, r3, #3
 8007232:	2b00      	cmp	r3, #0
 8007234:	d003      	beq.n	800723e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007236:	6878      	ldr	r0, [r7, #4]
 8007238:	f000 fa0f 	bl	800765a <HAL_TIM_IC_CaptureCallback>
 800723c:	e005      	b.n	800724a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800723e:	6878      	ldr	r0, [r7, #4]
 8007240:	f000 fa01 	bl	8007646 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007244:	6878      	ldr	r0, [r7, #4]
 8007246:	f000 fa12 	bl	800766e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	2200      	movs	r2, #0
 800724e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007250:	68bb      	ldr	r3, [r7, #8]
 8007252:	f003 0310 	and.w	r3, r3, #16
 8007256:	2b00      	cmp	r3, #0
 8007258:	d020      	beq.n	800729c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	f003 0310 	and.w	r3, r3, #16
 8007260:	2b00      	cmp	r3, #0
 8007262:	d01b      	beq.n	800729c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	f06f 0210 	mvn.w	r2, #16
 800726c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	2208      	movs	r2, #8
 8007272:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	69db      	ldr	r3, [r3, #28]
 800727a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800727e:	2b00      	cmp	r3, #0
 8007280:	d003      	beq.n	800728a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007282:	6878      	ldr	r0, [r7, #4]
 8007284:	f000 f9e9 	bl	800765a <HAL_TIM_IC_CaptureCallback>
 8007288:	e005      	b.n	8007296 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800728a:	6878      	ldr	r0, [r7, #4]
 800728c:	f000 f9db 	bl	8007646 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007290:	6878      	ldr	r0, [r7, #4]
 8007292:	f000 f9ec 	bl	800766e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	2200      	movs	r2, #0
 800729a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800729c:	68bb      	ldr	r3, [r7, #8]
 800729e:	f003 0301 	and.w	r3, r3, #1
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d00c      	beq.n	80072c0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	f003 0301 	and.w	r3, r3, #1
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d007      	beq.n	80072c0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	f06f 0201 	mvn.w	r2, #1
 80072b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80072ba:	6878      	ldr	r0, [r7, #4]
 80072bc:	f7f9 fb50 	bl	8000960 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80072c0:	68bb      	ldr	r3, [r7, #8]
 80072c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d00c      	beq.n	80072e4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d007      	beq.n	80072e4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80072dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80072de:	6878      	ldr	r0, [r7, #4]
 80072e0:	f000 fdce 	bl	8007e80 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80072e4:	68bb      	ldr	r3, [r7, #8]
 80072e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d00c      	beq.n	8007308 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d007      	beq.n	8007308 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007300:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007302:	6878      	ldr	r0, [r7, #4]
 8007304:	f000 f9bd 	bl	8007682 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007308:	68bb      	ldr	r3, [r7, #8]
 800730a:	f003 0320 	and.w	r3, r3, #32
 800730e:	2b00      	cmp	r3, #0
 8007310:	d00c      	beq.n	800732c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	f003 0320 	and.w	r3, r3, #32
 8007318:	2b00      	cmp	r3, #0
 800731a:	d007      	beq.n	800732c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	f06f 0220 	mvn.w	r2, #32
 8007324:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007326:	6878      	ldr	r0, [r7, #4]
 8007328:	f000 fda0 	bl	8007e6c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800732c:	bf00      	nop
 800732e:	3710      	adds	r7, #16
 8007330:	46bd      	mov	sp, r7
 8007332:	bd80      	pop	{r7, pc}

08007334 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007334:	b580      	push	{r7, lr}
 8007336:	b086      	sub	sp, #24
 8007338:	af00      	add	r7, sp, #0
 800733a:	60f8      	str	r0, [r7, #12]
 800733c:	60b9      	str	r1, [r7, #8]
 800733e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007340:	2300      	movs	r3, #0
 8007342:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800734a:	2b01      	cmp	r3, #1
 800734c:	d101      	bne.n	8007352 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800734e:	2302      	movs	r3, #2
 8007350:	e0ae      	b.n	80074b0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	2201      	movs	r2, #1
 8007356:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	2b0c      	cmp	r3, #12
 800735e:	f200 809f 	bhi.w	80074a0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8007362:	a201      	add	r2, pc, #4	@ (adr r2, 8007368 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007364:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007368:	0800739d 	.word	0x0800739d
 800736c:	080074a1 	.word	0x080074a1
 8007370:	080074a1 	.word	0x080074a1
 8007374:	080074a1 	.word	0x080074a1
 8007378:	080073dd 	.word	0x080073dd
 800737c:	080074a1 	.word	0x080074a1
 8007380:	080074a1 	.word	0x080074a1
 8007384:	080074a1 	.word	0x080074a1
 8007388:	0800741f 	.word	0x0800741f
 800738c:	080074a1 	.word	0x080074a1
 8007390:	080074a1 	.word	0x080074a1
 8007394:	080074a1 	.word	0x080074a1
 8007398:	0800745f 	.word	0x0800745f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	68b9      	ldr	r1, [r7, #8]
 80073a2:	4618      	mov	r0, r3
 80073a4:	f000 fa24 	bl	80077f0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	699a      	ldr	r2, [r3, #24]
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	f042 0208 	orr.w	r2, r2, #8
 80073b6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	699a      	ldr	r2, [r3, #24]
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	f022 0204 	bic.w	r2, r2, #4
 80073c6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	6999      	ldr	r1, [r3, #24]
 80073ce:	68bb      	ldr	r3, [r7, #8]
 80073d0:	691a      	ldr	r2, [r3, #16]
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	430a      	orrs	r2, r1
 80073d8:	619a      	str	r2, [r3, #24]
      break;
 80073da:	e064      	b.n	80074a6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	68b9      	ldr	r1, [r7, #8]
 80073e2:	4618      	mov	r0, r3
 80073e4:	f000 fa74 	bl	80078d0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	699a      	ldr	r2, [r3, #24]
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80073f6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	699a      	ldr	r2, [r3, #24]
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007406:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	6999      	ldr	r1, [r3, #24]
 800740e:	68bb      	ldr	r3, [r7, #8]
 8007410:	691b      	ldr	r3, [r3, #16]
 8007412:	021a      	lsls	r2, r3, #8
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	430a      	orrs	r2, r1
 800741a:	619a      	str	r2, [r3, #24]
      break;
 800741c:	e043      	b.n	80074a6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	68b9      	ldr	r1, [r7, #8]
 8007424:	4618      	mov	r0, r3
 8007426:	f000 fac9 	bl	80079bc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	69da      	ldr	r2, [r3, #28]
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	f042 0208 	orr.w	r2, r2, #8
 8007438:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	69da      	ldr	r2, [r3, #28]
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	f022 0204 	bic.w	r2, r2, #4
 8007448:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	69d9      	ldr	r1, [r3, #28]
 8007450:	68bb      	ldr	r3, [r7, #8]
 8007452:	691a      	ldr	r2, [r3, #16]
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	430a      	orrs	r2, r1
 800745a:	61da      	str	r2, [r3, #28]
      break;
 800745c:	e023      	b.n	80074a6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	68b9      	ldr	r1, [r7, #8]
 8007464:	4618      	mov	r0, r3
 8007466:	f000 fb1d 	bl	8007aa4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	69da      	ldr	r2, [r3, #28]
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007478:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	69da      	ldr	r2, [r3, #28]
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007488:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	69d9      	ldr	r1, [r3, #28]
 8007490:	68bb      	ldr	r3, [r7, #8]
 8007492:	691b      	ldr	r3, [r3, #16]
 8007494:	021a      	lsls	r2, r3, #8
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	430a      	orrs	r2, r1
 800749c:	61da      	str	r2, [r3, #28]
      break;
 800749e:	e002      	b.n	80074a6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80074a0:	2301      	movs	r3, #1
 80074a2:	75fb      	strb	r3, [r7, #23]
      break;
 80074a4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	2200      	movs	r2, #0
 80074aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80074ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80074b0:	4618      	mov	r0, r3
 80074b2:	3718      	adds	r7, #24
 80074b4:	46bd      	mov	sp, r7
 80074b6:	bd80      	pop	{r7, pc}

080074b8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80074b8:	b580      	push	{r7, lr}
 80074ba:	b084      	sub	sp, #16
 80074bc:	af00      	add	r7, sp, #0
 80074be:	6078      	str	r0, [r7, #4]
 80074c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80074c2:	2300      	movs	r3, #0
 80074c4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80074cc:	2b01      	cmp	r3, #1
 80074ce:	d101      	bne.n	80074d4 <HAL_TIM_ConfigClockSource+0x1c>
 80074d0:	2302      	movs	r3, #2
 80074d2:	e0b4      	b.n	800763e <HAL_TIM_ConfigClockSource+0x186>
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	2201      	movs	r2, #1
 80074d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	2202      	movs	r2, #2
 80074e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	689b      	ldr	r3, [r3, #8]
 80074ea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80074ec:	68bb      	ldr	r3, [r7, #8]
 80074ee:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80074f2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80074f4:	68bb      	ldr	r3, [r7, #8]
 80074f6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80074fa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	68ba      	ldr	r2, [r7, #8]
 8007502:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007504:	683b      	ldr	r3, [r7, #0]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800750c:	d03e      	beq.n	800758c <HAL_TIM_ConfigClockSource+0xd4>
 800750e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007512:	f200 8087 	bhi.w	8007624 <HAL_TIM_ConfigClockSource+0x16c>
 8007516:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800751a:	f000 8086 	beq.w	800762a <HAL_TIM_ConfigClockSource+0x172>
 800751e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007522:	d87f      	bhi.n	8007624 <HAL_TIM_ConfigClockSource+0x16c>
 8007524:	2b70      	cmp	r3, #112	@ 0x70
 8007526:	d01a      	beq.n	800755e <HAL_TIM_ConfigClockSource+0xa6>
 8007528:	2b70      	cmp	r3, #112	@ 0x70
 800752a:	d87b      	bhi.n	8007624 <HAL_TIM_ConfigClockSource+0x16c>
 800752c:	2b60      	cmp	r3, #96	@ 0x60
 800752e:	d050      	beq.n	80075d2 <HAL_TIM_ConfigClockSource+0x11a>
 8007530:	2b60      	cmp	r3, #96	@ 0x60
 8007532:	d877      	bhi.n	8007624 <HAL_TIM_ConfigClockSource+0x16c>
 8007534:	2b50      	cmp	r3, #80	@ 0x50
 8007536:	d03c      	beq.n	80075b2 <HAL_TIM_ConfigClockSource+0xfa>
 8007538:	2b50      	cmp	r3, #80	@ 0x50
 800753a:	d873      	bhi.n	8007624 <HAL_TIM_ConfigClockSource+0x16c>
 800753c:	2b40      	cmp	r3, #64	@ 0x40
 800753e:	d058      	beq.n	80075f2 <HAL_TIM_ConfigClockSource+0x13a>
 8007540:	2b40      	cmp	r3, #64	@ 0x40
 8007542:	d86f      	bhi.n	8007624 <HAL_TIM_ConfigClockSource+0x16c>
 8007544:	2b30      	cmp	r3, #48	@ 0x30
 8007546:	d064      	beq.n	8007612 <HAL_TIM_ConfigClockSource+0x15a>
 8007548:	2b30      	cmp	r3, #48	@ 0x30
 800754a:	d86b      	bhi.n	8007624 <HAL_TIM_ConfigClockSource+0x16c>
 800754c:	2b20      	cmp	r3, #32
 800754e:	d060      	beq.n	8007612 <HAL_TIM_ConfigClockSource+0x15a>
 8007550:	2b20      	cmp	r3, #32
 8007552:	d867      	bhi.n	8007624 <HAL_TIM_ConfigClockSource+0x16c>
 8007554:	2b00      	cmp	r3, #0
 8007556:	d05c      	beq.n	8007612 <HAL_TIM_ConfigClockSource+0x15a>
 8007558:	2b10      	cmp	r3, #16
 800755a:	d05a      	beq.n	8007612 <HAL_TIM_ConfigClockSource+0x15a>
 800755c:	e062      	b.n	8007624 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007562:	683b      	ldr	r3, [r7, #0]
 8007564:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007566:	683b      	ldr	r3, [r7, #0]
 8007568:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800756a:	683b      	ldr	r3, [r7, #0]
 800756c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800756e:	f000 fb69 	bl	8007c44 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	689b      	ldr	r3, [r3, #8]
 8007578:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800757a:	68bb      	ldr	r3, [r7, #8]
 800757c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007580:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	68ba      	ldr	r2, [r7, #8]
 8007588:	609a      	str	r2, [r3, #8]
      break;
 800758a:	e04f      	b.n	800762c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007590:	683b      	ldr	r3, [r7, #0]
 8007592:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007594:	683b      	ldr	r3, [r7, #0]
 8007596:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007598:	683b      	ldr	r3, [r7, #0]
 800759a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800759c:	f000 fb52 	bl	8007c44 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	689a      	ldr	r2, [r3, #8]
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80075ae:	609a      	str	r2, [r3, #8]
      break;
 80075b0:	e03c      	b.n	800762c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80075b6:	683b      	ldr	r3, [r7, #0]
 80075b8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80075ba:	683b      	ldr	r3, [r7, #0]
 80075bc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80075be:	461a      	mov	r2, r3
 80075c0:	f000 fac6 	bl	8007b50 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	2150      	movs	r1, #80	@ 0x50
 80075ca:	4618      	mov	r0, r3
 80075cc:	f000 fb1f 	bl	8007c0e <TIM_ITRx_SetConfig>
      break;
 80075d0:	e02c      	b.n	800762c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80075d6:	683b      	ldr	r3, [r7, #0]
 80075d8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80075da:	683b      	ldr	r3, [r7, #0]
 80075dc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80075de:	461a      	mov	r2, r3
 80075e0:	f000 fae5 	bl	8007bae <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	2160      	movs	r1, #96	@ 0x60
 80075ea:	4618      	mov	r0, r3
 80075ec:	f000 fb0f 	bl	8007c0e <TIM_ITRx_SetConfig>
      break;
 80075f0:	e01c      	b.n	800762c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80075f6:	683b      	ldr	r3, [r7, #0]
 80075f8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80075fa:	683b      	ldr	r3, [r7, #0]
 80075fc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80075fe:	461a      	mov	r2, r3
 8007600:	f000 faa6 	bl	8007b50 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	2140      	movs	r1, #64	@ 0x40
 800760a:	4618      	mov	r0, r3
 800760c:	f000 faff 	bl	8007c0e <TIM_ITRx_SetConfig>
      break;
 8007610:	e00c      	b.n	800762c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	681a      	ldr	r2, [r3, #0]
 8007616:	683b      	ldr	r3, [r7, #0]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	4619      	mov	r1, r3
 800761c:	4610      	mov	r0, r2
 800761e:	f000 faf6 	bl	8007c0e <TIM_ITRx_SetConfig>
      break;
 8007622:	e003      	b.n	800762c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007624:	2301      	movs	r3, #1
 8007626:	73fb      	strb	r3, [r7, #15]
      break;
 8007628:	e000      	b.n	800762c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800762a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	2201      	movs	r2, #1
 8007630:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	2200      	movs	r2, #0
 8007638:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800763c:	7bfb      	ldrb	r3, [r7, #15]
}
 800763e:	4618      	mov	r0, r3
 8007640:	3710      	adds	r7, #16
 8007642:	46bd      	mov	sp, r7
 8007644:	bd80      	pop	{r7, pc}

08007646 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007646:	b480      	push	{r7}
 8007648:	b083      	sub	sp, #12
 800764a:	af00      	add	r7, sp, #0
 800764c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800764e:	bf00      	nop
 8007650:	370c      	adds	r7, #12
 8007652:	46bd      	mov	sp, r7
 8007654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007658:	4770      	bx	lr

0800765a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800765a:	b480      	push	{r7}
 800765c:	b083      	sub	sp, #12
 800765e:	af00      	add	r7, sp, #0
 8007660:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007662:	bf00      	nop
 8007664:	370c      	adds	r7, #12
 8007666:	46bd      	mov	sp, r7
 8007668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800766c:	4770      	bx	lr

0800766e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800766e:	b480      	push	{r7}
 8007670:	b083      	sub	sp, #12
 8007672:	af00      	add	r7, sp, #0
 8007674:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007676:	bf00      	nop
 8007678:	370c      	adds	r7, #12
 800767a:	46bd      	mov	sp, r7
 800767c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007680:	4770      	bx	lr

08007682 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007682:	b480      	push	{r7}
 8007684:	b083      	sub	sp, #12
 8007686:	af00      	add	r7, sp, #0
 8007688:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800768a:	bf00      	nop
 800768c:	370c      	adds	r7, #12
 800768e:	46bd      	mov	sp, r7
 8007690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007694:	4770      	bx	lr
	...

08007698 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007698:	b480      	push	{r7}
 800769a:	b085      	sub	sp, #20
 800769c:	af00      	add	r7, sp, #0
 800769e:	6078      	str	r0, [r7, #4]
 80076a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	4a46      	ldr	r2, [pc, #280]	@ (80077c4 <TIM_Base_SetConfig+0x12c>)
 80076ac:	4293      	cmp	r3, r2
 80076ae:	d013      	beq.n	80076d8 <TIM_Base_SetConfig+0x40>
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80076b6:	d00f      	beq.n	80076d8 <TIM_Base_SetConfig+0x40>
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	4a43      	ldr	r2, [pc, #268]	@ (80077c8 <TIM_Base_SetConfig+0x130>)
 80076bc:	4293      	cmp	r3, r2
 80076be:	d00b      	beq.n	80076d8 <TIM_Base_SetConfig+0x40>
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	4a42      	ldr	r2, [pc, #264]	@ (80077cc <TIM_Base_SetConfig+0x134>)
 80076c4:	4293      	cmp	r3, r2
 80076c6:	d007      	beq.n	80076d8 <TIM_Base_SetConfig+0x40>
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	4a41      	ldr	r2, [pc, #260]	@ (80077d0 <TIM_Base_SetConfig+0x138>)
 80076cc:	4293      	cmp	r3, r2
 80076ce:	d003      	beq.n	80076d8 <TIM_Base_SetConfig+0x40>
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	4a40      	ldr	r2, [pc, #256]	@ (80077d4 <TIM_Base_SetConfig+0x13c>)
 80076d4:	4293      	cmp	r3, r2
 80076d6:	d108      	bne.n	80076ea <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80076de:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80076e0:	683b      	ldr	r3, [r7, #0]
 80076e2:	685b      	ldr	r3, [r3, #4]
 80076e4:	68fa      	ldr	r2, [r7, #12]
 80076e6:	4313      	orrs	r3, r2
 80076e8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	4a35      	ldr	r2, [pc, #212]	@ (80077c4 <TIM_Base_SetConfig+0x12c>)
 80076ee:	4293      	cmp	r3, r2
 80076f0:	d02b      	beq.n	800774a <TIM_Base_SetConfig+0xb2>
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80076f8:	d027      	beq.n	800774a <TIM_Base_SetConfig+0xb2>
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	4a32      	ldr	r2, [pc, #200]	@ (80077c8 <TIM_Base_SetConfig+0x130>)
 80076fe:	4293      	cmp	r3, r2
 8007700:	d023      	beq.n	800774a <TIM_Base_SetConfig+0xb2>
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	4a31      	ldr	r2, [pc, #196]	@ (80077cc <TIM_Base_SetConfig+0x134>)
 8007706:	4293      	cmp	r3, r2
 8007708:	d01f      	beq.n	800774a <TIM_Base_SetConfig+0xb2>
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	4a30      	ldr	r2, [pc, #192]	@ (80077d0 <TIM_Base_SetConfig+0x138>)
 800770e:	4293      	cmp	r3, r2
 8007710:	d01b      	beq.n	800774a <TIM_Base_SetConfig+0xb2>
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	4a2f      	ldr	r2, [pc, #188]	@ (80077d4 <TIM_Base_SetConfig+0x13c>)
 8007716:	4293      	cmp	r3, r2
 8007718:	d017      	beq.n	800774a <TIM_Base_SetConfig+0xb2>
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	4a2e      	ldr	r2, [pc, #184]	@ (80077d8 <TIM_Base_SetConfig+0x140>)
 800771e:	4293      	cmp	r3, r2
 8007720:	d013      	beq.n	800774a <TIM_Base_SetConfig+0xb2>
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	4a2d      	ldr	r2, [pc, #180]	@ (80077dc <TIM_Base_SetConfig+0x144>)
 8007726:	4293      	cmp	r3, r2
 8007728:	d00f      	beq.n	800774a <TIM_Base_SetConfig+0xb2>
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	4a2c      	ldr	r2, [pc, #176]	@ (80077e0 <TIM_Base_SetConfig+0x148>)
 800772e:	4293      	cmp	r3, r2
 8007730:	d00b      	beq.n	800774a <TIM_Base_SetConfig+0xb2>
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	4a2b      	ldr	r2, [pc, #172]	@ (80077e4 <TIM_Base_SetConfig+0x14c>)
 8007736:	4293      	cmp	r3, r2
 8007738:	d007      	beq.n	800774a <TIM_Base_SetConfig+0xb2>
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	4a2a      	ldr	r2, [pc, #168]	@ (80077e8 <TIM_Base_SetConfig+0x150>)
 800773e:	4293      	cmp	r3, r2
 8007740:	d003      	beq.n	800774a <TIM_Base_SetConfig+0xb2>
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	4a29      	ldr	r2, [pc, #164]	@ (80077ec <TIM_Base_SetConfig+0x154>)
 8007746:	4293      	cmp	r3, r2
 8007748:	d108      	bne.n	800775c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007750:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007752:	683b      	ldr	r3, [r7, #0]
 8007754:	68db      	ldr	r3, [r3, #12]
 8007756:	68fa      	ldr	r2, [r7, #12]
 8007758:	4313      	orrs	r3, r2
 800775a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007762:	683b      	ldr	r3, [r7, #0]
 8007764:	695b      	ldr	r3, [r3, #20]
 8007766:	4313      	orrs	r3, r2
 8007768:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	68fa      	ldr	r2, [r7, #12]
 800776e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007770:	683b      	ldr	r3, [r7, #0]
 8007772:	689a      	ldr	r2, [r3, #8]
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007778:	683b      	ldr	r3, [r7, #0]
 800777a:	681a      	ldr	r2, [r3, #0]
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	4a10      	ldr	r2, [pc, #64]	@ (80077c4 <TIM_Base_SetConfig+0x12c>)
 8007784:	4293      	cmp	r3, r2
 8007786:	d003      	beq.n	8007790 <TIM_Base_SetConfig+0xf8>
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	4a12      	ldr	r2, [pc, #72]	@ (80077d4 <TIM_Base_SetConfig+0x13c>)
 800778c:	4293      	cmp	r3, r2
 800778e:	d103      	bne.n	8007798 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007790:	683b      	ldr	r3, [r7, #0]
 8007792:	691a      	ldr	r2, [r3, #16]
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	2201      	movs	r2, #1
 800779c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	691b      	ldr	r3, [r3, #16]
 80077a2:	f003 0301 	and.w	r3, r3, #1
 80077a6:	2b01      	cmp	r3, #1
 80077a8:	d105      	bne.n	80077b6 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	691b      	ldr	r3, [r3, #16]
 80077ae:	f023 0201 	bic.w	r2, r3, #1
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	611a      	str	r2, [r3, #16]
  }
}
 80077b6:	bf00      	nop
 80077b8:	3714      	adds	r7, #20
 80077ba:	46bd      	mov	sp, r7
 80077bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c0:	4770      	bx	lr
 80077c2:	bf00      	nop
 80077c4:	40010000 	.word	0x40010000
 80077c8:	40000400 	.word	0x40000400
 80077cc:	40000800 	.word	0x40000800
 80077d0:	40000c00 	.word	0x40000c00
 80077d4:	40010400 	.word	0x40010400
 80077d8:	40014000 	.word	0x40014000
 80077dc:	40014400 	.word	0x40014400
 80077e0:	40014800 	.word	0x40014800
 80077e4:	40001800 	.word	0x40001800
 80077e8:	40001c00 	.word	0x40001c00
 80077ec:	40002000 	.word	0x40002000

080077f0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80077f0:	b480      	push	{r7}
 80077f2:	b087      	sub	sp, #28
 80077f4:	af00      	add	r7, sp, #0
 80077f6:	6078      	str	r0, [r7, #4]
 80077f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	6a1b      	ldr	r3, [r3, #32]
 80077fe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	6a1b      	ldr	r3, [r3, #32]
 8007804:	f023 0201 	bic.w	r2, r3, #1
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	685b      	ldr	r3, [r3, #4]
 8007810:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	699b      	ldr	r3, [r3, #24]
 8007816:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800781e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	f023 0303 	bic.w	r3, r3, #3
 8007826:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007828:	683b      	ldr	r3, [r7, #0]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	68fa      	ldr	r2, [r7, #12]
 800782e:	4313      	orrs	r3, r2
 8007830:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007832:	697b      	ldr	r3, [r7, #20]
 8007834:	f023 0302 	bic.w	r3, r3, #2
 8007838:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800783a:	683b      	ldr	r3, [r7, #0]
 800783c:	689b      	ldr	r3, [r3, #8]
 800783e:	697a      	ldr	r2, [r7, #20]
 8007840:	4313      	orrs	r3, r2
 8007842:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	4a20      	ldr	r2, [pc, #128]	@ (80078c8 <TIM_OC1_SetConfig+0xd8>)
 8007848:	4293      	cmp	r3, r2
 800784a:	d003      	beq.n	8007854 <TIM_OC1_SetConfig+0x64>
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	4a1f      	ldr	r2, [pc, #124]	@ (80078cc <TIM_OC1_SetConfig+0xdc>)
 8007850:	4293      	cmp	r3, r2
 8007852:	d10c      	bne.n	800786e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007854:	697b      	ldr	r3, [r7, #20]
 8007856:	f023 0308 	bic.w	r3, r3, #8
 800785a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800785c:	683b      	ldr	r3, [r7, #0]
 800785e:	68db      	ldr	r3, [r3, #12]
 8007860:	697a      	ldr	r2, [r7, #20]
 8007862:	4313      	orrs	r3, r2
 8007864:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007866:	697b      	ldr	r3, [r7, #20]
 8007868:	f023 0304 	bic.w	r3, r3, #4
 800786c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	4a15      	ldr	r2, [pc, #84]	@ (80078c8 <TIM_OC1_SetConfig+0xd8>)
 8007872:	4293      	cmp	r3, r2
 8007874:	d003      	beq.n	800787e <TIM_OC1_SetConfig+0x8e>
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	4a14      	ldr	r2, [pc, #80]	@ (80078cc <TIM_OC1_SetConfig+0xdc>)
 800787a:	4293      	cmp	r3, r2
 800787c:	d111      	bne.n	80078a2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800787e:	693b      	ldr	r3, [r7, #16]
 8007880:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007884:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007886:	693b      	ldr	r3, [r7, #16]
 8007888:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800788c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800788e:	683b      	ldr	r3, [r7, #0]
 8007890:	695b      	ldr	r3, [r3, #20]
 8007892:	693a      	ldr	r2, [r7, #16]
 8007894:	4313      	orrs	r3, r2
 8007896:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007898:	683b      	ldr	r3, [r7, #0]
 800789a:	699b      	ldr	r3, [r3, #24]
 800789c:	693a      	ldr	r2, [r7, #16]
 800789e:	4313      	orrs	r3, r2
 80078a0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	693a      	ldr	r2, [r7, #16]
 80078a6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	68fa      	ldr	r2, [r7, #12]
 80078ac:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80078ae:	683b      	ldr	r3, [r7, #0]
 80078b0:	685a      	ldr	r2, [r3, #4]
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	697a      	ldr	r2, [r7, #20]
 80078ba:	621a      	str	r2, [r3, #32]
}
 80078bc:	bf00      	nop
 80078be:	371c      	adds	r7, #28
 80078c0:	46bd      	mov	sp, r7
 80078c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078c6:	4770      	bx	lr
 80078c8:	40010000 	.word	0x40010000
 80078cc:	40010400 	.word	0x40010400

080078d0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80078d0:	b480      	push	{r7}
 80078d2:	b087      	sub	sp, #28
 80078d4:	af00      	add	r7, sp, #0
 80078d6:	6078      	str	r0, [r7, #4]
 80078d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	6a1b      	ldr	r3, [r3, #32]
 80078de:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	6a1b      	ldr	r3, [r3, #32]
 80078e4:	f023 0210 	bic.w	r2, r3, #16
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	685b      	ldr	r3, [r3, #4]
 80078f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	699b      	ldr	r3, [r3, #24]
 80078f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80078fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007906:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007908:	683b      	ldr	r3, [r7, #0]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	021b      	lsls	r3, r3, #8
 800790e:	68fa      	ldr	r2, [r7, #12]
 8007910:	4313      	orrs	r3, r2
 8007912:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007914:	697b      	ldr	r3, [r7, #20]
 8007916:	f023 0320 	bic.w	r3, r3, #32
 800791a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800791c:	683b      	ldr	r3, [r7, #0]
 800791e:	689b      	ldr	r3, [r3, #8]
 8007920:	011b      	lsls	r3, r3, #4
 8007922:	697a      	ldr	r2, [r7, #20]
 8007924:	4313      	orrs	r3, r2
 8007926:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	4a22      	ldr	r2, [pc, #136]	@ (80079b4 <TIM_OC2_SetConfig+0xe4>)
 800792c:	4293      	cmp	r3, r2
 800792e:	d003      	beq.n	8007938 <TIM_OC2_SetConfig+0x68>
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	4a21      	ldr	r2, [pc, #132]	@ (80079b8 <TIM_OC2_SetConfig+0xe8>)
 8007934:	4293      	cmp	r3, r2
 8007936:	d10d      	bne.n	8007954 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007938:	697b      	ldr	r3, [r7, #20]
 800793a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800793e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007940:	683b      	ldr	r3, [r7, #0]
 8007942:	68db      	ldr	r3, [r3, #12]
 8007944:	011b      	lsls	r3, r3, #4
 8007946:	697a      	ldr	r2, [r7, #20]
 8007948:	4313      	orrs	r3, r2
 800794a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800794c:	697b      	ldr	r3, [r7, #20]
 800794e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007952:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	4a17      	ldr	r2, [pc, #92]	@ (80079b4 <TIM_OC2_SetConfig+0xe4>)
 8007958:	4293      	cmp	r3, r2
 800795a:	d003      	beq.n	8007964 <TIM_OC2_SetConfig+0x94>
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	4a16      	ldr	r2, [pc, #88]	@ (80079b8 <TIM_OC2_SetConfig+0xe8>)
 8007960:	4293      	cmp	r3, r2
 8007962:	d113      	bne.n	800798c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007964:	693b      	ldr	r3, [r7, #16]
 8007966:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800796a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800796c:	693b      	ldr	r3, [r7, #16]
 800796e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007972:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007974:	683b      	ldr	r3, [r7, #0]
 8007976:	695b      	ldr	r3, [r3, #20]
 8007978:	009b      	lsls	r3, r3, #2
 800797a:	693a      	ldr	r2, [r7, #16]
 800797c:	4313      	orrs	r3, r2
 800797e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007980:	683b      	ldr	r3, [r7, #0]
 8007982:	699b      	ldr	r3, [r3, #24]
 8007984:	009b      	lsls	r3, r3, #2
 8007986:	693a      	ldr	r2, [r7, #16]
 8007988:	4313      	orrs	r3, r2
 800798a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	693a      	ldr	r2, [r7, #16]
 8007990:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	68fa      	ldr	r2, [r7, #12]
 8007996:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007998:	683b      	ldr	r3, [r7, #0]
 800799a:	685a      	ldr	r2, [r3, #4]
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	697a      	ldr	r2, [r7, #20]
 80079a4:	621a      	str	r2, [r3, #32]
}
 80079a6:	bf00      	nop
 80079a8:	371c      	adds	r7, #28
 80079aa:	46bd      	mov	sp, r7
 80079ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079b0:	4770      	bx	lr
 80079b2:	bf00      	nop
 80079b4:	40010000 	.word	0x40010000
 80079b8:	40010400 	.word	0x40010400

080079bc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80079bc:	b480      	push	{r7}
 80079be:	b087      	sub	sp, #28
 80079c0:	af00      	add	r7, sp, #0
 80079c2:	6078      	str	r0, [r7, #4]
 80079c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	6a1b      	ldr	r3, [r3, #32]
 80079ca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	6a1b      	ldr	r3, [r3, #32]
 80079d0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	685b      	ldr	r3, [r3, #4]
 80079dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	69db      	ldr	r3, [r3, #28]
 80079e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80079ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	f023 0303 	bic.w	r3, r3, #3
 80079f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80079f4:	683b      	ldr	r3, [r7, #0]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	68fa      	ldr	r2, [r7, #12]
 80079fa:	4313      	orrs	r3, r2
 80079fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80079fe:	697b      	ldr	r3, [r7, #20]
 8007a00:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007a04:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007a06:	683b      	ldr	r3, [r7, #0]
 8007a08:	689b      	ldr	r3, [r3, #8]
 8007a0a:	021b      	lsls	r3, r3, #8
 8007a0c:	697a      	ldr	r2, [r7, #20]
 8007a0e:	4313      	orrs	r3, r2
 8007a10:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	4a21      	ldr	r2, [pc, #132]	@ (8007a9c <TIM_OC3_SetConfig+0xe0>)
 8007a16:	4293      	cmp	r3, r2
 8007a18:	d003      	beq.n	8007a22 <TIM_OC3_SetConfig+0x66>
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	4a20      	ldr	r2, [pc, #128]	@ (8007aa0 <TIM_OC3_SetConfig+0xe4>)
 8007a1e:	4293      	cmp	r3, r2
 8007a20:	d10d      	bne.n	8007a3e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007a22:	697b      	ldr	r3, [r7, #20]
 8007a24:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007a28:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007a2a:	683b      	ldr	r3, [r7, #0]
 8007a2c:	68db      	ldr	r3, [r3, #12]
 8007a2e:	021b      	lsls	r3, r3, #8
 8007a30:	697a      	ldr	r2, [r7, #20]
 8007a32:	4313      	orrs	r3, r2
 8007a34:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007a36:	697b      	ldr	r3, [r7, #20]
 8007a38:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007a3c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	4a16      	ldr	r2, [pc, #88]	@ (8007a9c <TIM_OC3_SetConfig+0xe0>)
 8007a42:	4293      	cmp	r3, r2
 8007a44:	d003      	beq.n	8007a4e <TIM_OC3_SetConfig+0x92>
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	4a15      	ldr	r2, [pc, #84]	@ (8007aa0 <TIM_OC3_SetConfig+0xe4>)
 8007a4a:	4293      	cmp	r3, r2
 8007a4c:	d113      	bne.n	8007a76 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007a4e:	693b      	ldr	r3, [r7, #16]
 8007a50:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007a54:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007a56:	693b      	ldr	r3, [r7, #16]
 8007a58:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007a5c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007a5e:	683b      	ldr	r3, [r7, #0]
 8007a60:	695b      	ldr	r3, [r3, #20]
 8007a62:	011b      	lsls	r3, r3, #4
 8007a64:	693a      	ldr	r2, [r7, #16]
 8007a66:	4313      	orrs	r3, r2
 8007a68:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007a6a:	683b      	ldr	r3, [r7, #0]
 8007a6c:	699b      	ldr	r3, [r3, #24]
 8007a6e:	011b      	lsls	r3, r3, #4
 8007a70:	693a      	ldr	r2, [r7, #16]
 8007a72:	4313      	orrs	r3, r2
 8007a74:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	693a      	ldr	r2, [r7, #16]
 8007a7a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	68fa      	ldr	r2, [r7, #12]
 8007a80:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007a82:	683b      	ldr	r3, [r7, #0]
 8007a84:	685a      	ldr	r2, [r3, #4]
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	697a      	ldr	r2, [r7, #20]
 8007a8e:	621a      	str	r2, [r3, #32]
}
 8007a90:	bf00      	nop
 8007a92:	371c      	adds	r7, #28
 8007a94:	46bd      	mov	sp, r7
 8007a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a9a:	4770      	bx	lr
 8007a9c:	40010000 	.word	0x40010000
 8007aa0:	40010400 	.word	0x40010400

08007aa4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007aa4:	b480      	push	{r7}
 8007aa6:	b087      	sub	sp, #28
 8007aa8:	af00      	add	r7, sp, #0
 8007aaa:	6078      	str	r0, [r7, #4]
 8007aac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	6a1b      	ldr	r3, [r3, #32]
 8007ab2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	6a1b      	ldr	r3, [r3, #32]
 8007ab8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	685b      	ldr	r3, [r3, #4]
 8007ac4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	69db      	ldr	r3, [r3, #28]
 8007aca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007ad2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007ada:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007adc:	683b      	ldr	r3, [r7, #0]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	021b      	lsls	r3, r3, #8
 8007ae2:	68fa      	ldr	r2, [r7, #12]
 8007ae4:	4313      	orrs	r3, r2
 8007ae6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007ae8:	693b      	ldr	r3, [r7, #16]
 8007aea:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007aee:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007af0:	683b      	ldr	r3, [r7, #0]
 8007af2:	689b      	ldr	r3, [r3, #8]
 8007af4:	031b      	lsls	r3, r3, #12
 8007af6:	693a      	ldr	r2, [r7, #16]
 8007af8:	4313      	orrs	r3, r2
 8007afa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	4a12      	ldr	r2, [pc, #72]	@ (8007b48 <TIM_OC4_SetConfig+0xa4>)
 8007b00:	4293      	cmp	r3, r2
 8007b02:	d003      	beq.n	8007b0c <TIM_OC4_SetConfig+0x68>
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	4a11      	ldr	r2, [pc, #68]	@ (8007b4c <TIM_OC4_SetConfig+0xa8>)
 8007b08:	4293      	cmp	r3, r2
 8007b0a:	d109      	bne.n	8007b20 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007b0c:	697b      	ldr	r3, [r7, #20]
 8007b0e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007b12:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007b14:	683b      	ldr	r3, [r7, #0]
 8007b16:	695b      	ldr	r3, [r3, #20]
 8007b18:	019b      	lsls	r3, r3, #6
 8007b1a:	697a      	ldr	r2, [r7, #20]
 8007b1c:	4313      	orrs	r3, r2
 8007b1e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	697a      	ldr	r2, [r7, #20]
 8007b24:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	68fa      	ldr	r2, [r7, #12]
 8007b2a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007b2c:	683b      	ldr	r3, [r7, #0]
 8007b2e:	685a      	ldr	r2, [r3, #4]
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	693a      	ldr	r2, [r7, #16]
 8007b38:	621a      	str	r2, [r3, #32]
}
 8007b3a:	bf00      	nop
 8007b3c:	371c      	adds	r7, #28
 8007b3e:	46bd      	mov	sp, r7
 8007b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b44:	4770      	bx	lr
 8007b46:	bf00      	nop
 8007b48:	40010000 	.word	0x40010000
 8007b4c:	40010400 	.word	0x40010400

08007b50 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007b50:	b480      	push	{r7}
 8007b52:	b087      	sub	sp, #28
 8007b54:	af00      	add	r7, sp, #0
 8007b56:	60f8      	str	r0, [r7, #12]
 8007b58:	60b9      	str	r1, [r7, #8]
 8007b5a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	6a1b      	ldr	r3, [r3, #32]
 8007b60:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	6a1b      	ldr	r3, [r3, #32]
 8007b66:	f023 0201 	bic.w	r2, r3, #1
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	699b      	ldr	r3, [r3, #24]
 8007b72:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007b74:	693b      	ldr	r3, [r7, #16]
 8007b76:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007b7a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	011b      	lsls	r3, r3, #4
 8007b80:	693a      	ldr	r2, [r7, #16]
 8007b82:	4313      	orrs	r3, r2
 8007b84:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007b86:	697b      	ldr	r3, [r7, #20]
 8007b88:	f023 030a 	bic.w	r3, r3, #10
 8007b8c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007b8e:	697a      	ldr	r2, [r7, #20]
 8007b90:	68bb      	ldr	r3, [r7, #8]
 8007b92:	4313      	orrs	r3, r2
 8007b94:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	693a      	ldr	r2, [r7, #16]
 8007b9a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	697a      	ldr	r2, [r7, #20]
 8007ba0:	621a      	str	r2, [r3, #32]
}
 8007ba2:	bf00      	nop
 8007ba4:	371c      	adds	r7, #28
 8007ba6:	46bd      	mov	sp, r7
 8007ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bac:	4770      	bx	lr

08007bae <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007bae:	b480      	push	{r7}
 8007bb0:	b087      	sub	sp, #28
 8007bb2:	af00      	add	r7, sp, #0
 8007bb4:	60f8      	str	r0, [r7, #12]
 8007bb6:	60b9      	str	r1, [r7, #8]
 8007bb8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	6a1b      	ldr	r3, [r3, #32]
 8007bbe:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	6a1b      	ldr	r3, [r3, #32]
 8007bc4:	f023 0210 	bic.w	r2, r3, #16
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	699b      	ldr	r3, [r3, #24]
 8007bd0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007bd2:	693b      	ldr	r3, [r7, #16]
 8007bd4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007bd8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	031b      	lsls	r3, r3, #12
 8007bde:	693a      	ldr	r2, [r7, #16]
 8007be0:	4313      	orrs	r3, r2
 8007be2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007be4:	697b      	ldr	r3, [r7, #20]
 8007be6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007bea:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007bec:	68bb      	ldr	r3, [r7, #8]
 8007bee:	011b      	lsls	r3, r3, #4
 8007bf0:	697a      	ldr	r2, [r7, #20]
 8007bf2:	4313      	orrs	r3, r2
 8007bf4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	693a      	ldr	r2, [r7, #16]
 8007bfa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	697a      	ldr	r2, [r7, #20]
 8007c00:	621a      	str	r2, [r3, #32]
}
 8007c02:	bf00      	nop
 8007c04:	371c      	adds	r7, #28
 8007c06:	46bd      	mov	sp, r7
 8007c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c0c:	4770      	bx	lr

08007c0e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007c0e:	b480      	push	{r7}
 8007c10:	b085      	sub	sp, #20
 8007c12:	af00      	add	r7, sp, #0
 8007c14:	6078      	str	r0, [r7, #4]
 8007c16:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	689b      	ldr	r3, [r3, #8]
 8007c1c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007c24:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007c26:	683a      	ldr	r2, [r7, #0]
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	4313      	orrs	r3, r2
 8007c2c:	f043 0307 	orr.w	r3, r3, #7
 8007c30:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	68fa      	ldr	r2, [r7, #12]
 8007c36:	609a      	str	r2, [r3, #8]
}
 8007c38:	bf00      	nop
 8007c3a:	3714      	adds	r7, #20
 8007c3c:	46bd      	mov	sp, r7
 8007c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c42:	4770      	bx	lr

08007c44 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007c44:	b480      	push	{r7}
 8007c46:	b087      	sub	sp, #28
 8007c48:	af00      	add	r7, sp, #0
 8007c4a:	60f8      	str	r0, [r7, #12]
 8007c4c:	60b9      	str	r1, [r7, #8]
 8007c4e:	607a      	str	r2, [r7, #4]
 8007c50:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	689b      	ldr	r3, [r3, #8]
 8007c56:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007c58:	697b      	ldr	r3, [r7, #20]
 8007c5a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007c5e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007c60:	683b      	ldr	r3, [r7, #0]
 8007c62:	021a      	lsls	r2, r3, #8
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	431a      	orrs	r2, r3
 8007c68:	68bb      	ldr	r3, [r7, #8]
 8007c6a:	4313      	orrs	r3, r2
 8007c6c:	697a      	ldr	r2, [r7, #20]
 8007c6e:	4313      	orrs	r3, r2
 8007c70:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	697a      	ldr	r2, [r7, #20]
 8007c76:	609a      	str	r2, [r3, #8]
}
 8007c78:	bf00      	nop
 8007c7a:	371c      	adds	r7, #28
 8007c7c:	46bd      	mov	sp, r7
 8007c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c82:	4770      	bx	lr

08007c84 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007c84:	b480      	push	{r7}
 8007c86:	b087      	sub	sp, #28
 8007c88:	af00      	add	r7, sp, #0
 8007c8a:	60f8      	str	r0, [r7, #12]
 8007c8c:	60b9      	str	r1, [r7, #8]
 8007c8e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007c90:	68bb      	ldr	r3, [r7, #8]
 8007c92:	f003 031f 	and.w	r3, r3, #31
 8007c96:	2201      	movs	r2, #1
 8007c98:	fa02 f303 	lsl.w	r3, r2, r3
 8007c9c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	6a1a      	ldr	r2, [r3, #32]
 8007ca2:	697b      	ldr	r3, [r7, #20]
 8007ca4:	43db      	mvns	r3, r3
 8007ca6:	401a      	ands	r2, r3
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	6a1a      	ldr	r2, [r3, #32]
 8007cb0:	68bb      	ldr	r3, [r7, #8]
 8007cb2:	f003 031f 	and.w	r3, r3, #31
 8007cb6:	6879      	ldr	r1, [r7, #4]
 8007cb8:	fa01 f303 	lsl.w	r3, r1, r3
 8007cbc:	431a      	orrs	r2, r3
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	621a      	str	r2, [r3, #32]
}
 8007cc2:	bf00      	nop
 8007cc4:	371c      	adds	r7, #28
 8007cc6:	46bd      	mov	sp, r7
 8007cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ccc:	4770      	bx	lr
	...

08007cd0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007cd0:	b480      	push	{r7}
 8007cd2:	b085      	sub	sp, #20
 8007cd4:	af00      	add	r7, sp, #0
 8007cd6:	6078      	str	r0, [r7, #4]
 8007cd8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007ce0:	2b01      	cmp	r3, #1
 8007ce2:	d101      	bne.n	8007ce8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007ce4:	2302      	movs	r3, #2
 8007ce6:	e05a      	b.n	8007d9e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	2201      	movs	r2, #1
 8007cec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	2202      	movs	r2, #2
 8007cf4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	685b      	ldr	r3, [r3, #4]
 8007cfe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	689b      	ldr	r3, [r3, #8]
 8007d06:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007d0e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007d10:	683b      	ldr	r3, [r7, #0]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	68fa      	ldr	r2, [r7, #12]
 8007d16:	4313      	orrs	r3, r2
 8007d18:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	68fa      	ldr	r2, [r7, #12]
 8007d20:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	4a21      	ldr	r2, [pc, #132]	@ (8007dac <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007d28:	4293      	cmp	r3, r2
 8007d2a:	d022      	beq.n	8007d72 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007d34:	d01d      	beq.n	8007d72 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	4a1d      	ldr	r2, [pc, #116]	@ (8007db0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007d3c:	4293      	cmp	r3, r2
 8007d3e:	d018      	beq.n	8007d72 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	4a1b      	ldr	r2, [pc, #108]	@ (8007db4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007d46:	4293      	cmp	r3, r2
 8007d48:	d013      	beq.n	8007d72 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	4a1a      	ldr	r2, [pc, #104]	@ (8007db8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007d50:	4293      	cmp	r3, r2
 8007d52:	d00e      	beq.n	8007d72 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	4a18      	ldr	r2, [pc, #96]	@ (8007dbc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007d5a:	4293      	cmp	r3, r2
 8007d5c:	d009      	beq.n	8007d72 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	4a17      	ldr	r2, [pc, #92]	@ (8007dc0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007d64:	4293      	cmp	r3, r2
 8007d66:	d004      	beq.n	8007d72 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	4a15      	ldr	r2, [pc, #84]	@ (8007dc4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007d6e:	4293      	cmp	r3, r2
 8007d70:	d10c      	bne.n	8007d8c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007d72:	68bb      	ldr	r3, [r7, #8]
 8007d74:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007d78:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007d7a:	683b      	ldr	r3, [r7, #0]
 8007d7c:	685b      	ldr	r3, [r3, #4]
 8007d7e:	68ba      	ldr	r2, [r7, #8]
 8007d80:	4313      	orrs	r3, r2
 8007d82:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	68ba      	ldr	r2, [r7, #8]
 8007d8a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	2201      	movs	r2, #1
 8007d90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	2200      	movs	r2, #0
 8007d98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007d9c:	2300      	movs	r3, #0
}
 8007d9e:	4618      	mov	r0, r3
 8007da0:	3714      	adds	r7, #20
 8007da2:	46bd      	mov	sp, r7
 8007da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007da8:	4770      	bx	lr
 8007daa:	bf00      	nop
 8007dac:	40010000 	.word	0x40010000
 8007db0:	40000400 	.word	0x40000400
 8007db4:	40000800 	.word	0x40000800
 8007db8:	40000c00 	.word	0x40000c00
 8007dbc:	40010400 	.word	0x40010400
 8007dc0:	40014000 	.word	0x40014000
 8007dc4:	40001800 	.word	0x40001800

08007dc8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007dc8:	b480      	push	{r7}
 8007dca:	b085      	sub	sp, #20
 8007dcc:	af00      	add	r7, sp, #0
 8007dce:	6078      	str	r0, [r7, #4]
 8007dd0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007dd2:	2300      	movs	r3, #0
 8007dd4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007ddc:	2b01      	cmp	r3, #1
 8007dde:	d101      	bne.n	8007de4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007de0:	2302      	movs	r3, #2
 8007de2:	e03d      	b.n	8007e60 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	2201      	movs	r2, #1
 8007de8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8007df2:	683b      	ldr	r3, [r7, #0]
 8007df4:	68db      	ldr	r3, [r3, #12]
 8007df6:	4313      	orrs	r3, r2
 8007df8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007e00:	683b      	ldr	r3, [r7, #0]
 8007e02:	689b      	ldr	r3, [r3, #8]
 8007e04:	4313      	orrs	r3, r2
 8007e06:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8007e0e:	683b      	ldr	r3, [r7, #0]
 8007e10:	685b      	ldr	r3, [r3, #4]
 8007e12:	4313      	orrs	r3, r2
 8007e14:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8007e1c:	683b      	ldr	r3, [r7, #0]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	4313      	orrs	r3, r2
 8007e22:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007e2a:	683b      	ldr	r3, [r7, #0]
 8007e2c:	691b      	ldr	r3, [r3, #16]
 8007e2e:	4313      	orrs	r3, r2
 8007e30:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8007e38:	683b      	ldr	r3, [r7, #0]
 8007e3a:	695b      	ldr	r3, [r3, #20]
 8007e3c:	4313      	orrs	r3, r2
 8007e3e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8007e46:	683b      	ldr	r3, [r7, #0]
 8007e48:	69db      	ldr	r3, [r3, #28]
 8007e4a:	4313      	orrs	r3, r2
 8007e4c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	68fa      	ldr	r2, [r7, #12]
 8007e54:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	2200      	movs	r2, #0
 8007e5a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007e5e:	2300      	movs	r3, #0
}
 8007e60:	4618      	mov	r0, r3
 8007e62:	3714      	adds	r7, #20
 8007e64:	46bd      	mov	sp, r7
 8007e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e6a:	4770      	bx	lr

08007e6c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007e6c:	b480      	push	{r7}
 8007e6e:	b083      	sub	sp, #12
 8007e70:	af00      	add	r7, sp, #0
 8007e72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007e74:	bf00      	nop
 8007e76:	370c      	adds	r7, #12
 8007e78:	46bd      	mov	sp, r7
 8007e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e7e:	4770      	bx	lr

08007e80 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007e80:	b480      	push	{r7}
 8007e82:	b083      	sub	sp, #12
 8007e84:	af00      	add	r7, sp, #0
 8007e86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007e88:	bf00      	nop
 8007e8a:	370c      	adds	r7, #12
 8007e8c:	46bd      	mov	sp, r7
 8007e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e92:	4770      	bx	lr

08007e94 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007e94:	b580      	push	{r7, lr}
 8007e96:	b082      	sub	sp, #8
 8007e98:	af00      	add	r7, sp, #0
 8007e9a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	d101      	bne.n	8007ea6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007ea2:	2301      	movs	r3, #1
 8007ea4:	e042      	b.n	8007f2c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007eac:	b2db      	uxtb	r3, r3
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d106      	bne.n	8007ec0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	2200      	movs	r2, #0
 8007eb6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007eba:	6878      	ldr	r0, [r7, #4]
 8007ebc:	f7f9 fc1a 	bl	80016f4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	2224      	movs	r2, #36	@ 0x24
 8007ec4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	68da      	ldr	r2, [r3, #12]
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007ed6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007ed8:	6878      	ldr	r0, [r7, #4]
 8007eda:	f000 ff81 	bl	8008de0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	691a      	ldr	r2, [r3, #16]
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007eec:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	695a      	ldr	r2, [r3, #20]
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007efc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	68da      	ldr	r2, [r3, #12]
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007f0c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	2200      	movs	r2, #0
 8007f12:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	2220      	movs	r2, #32
 8007f18:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	2220      	movs	r2, #32
 8007f20:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	2200      	movs	r2, #0
 8007f28:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8007f2a:	2300      	movs	r3, #0
}
 8007f2c:	4618      	mov	r0, r3
 8007f2e:	3708      	adds	r7, #8
 8007f30:	46bd      	mov	sp, r7
 8007f32:	bd80      	pop	{r7, pc}

08007f34 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007f34:	b580      	push	{r7, lr}
 8007f36:	b08c      	sub	sp, #48	@ 0x30
 8007f38:	af00      	add	r7, sp, #0
 8007f3a:	60f8      	str	r0, [r7, #12]
 8007f3c:	60b9      	str	r1, [r7, #8]
 8007f3e:	4613      	mov	r3, r2
 8007f40:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007f48:	b2db      	uxtb	r3, r3
 8007f4a:	2b20      	cmp	r3, #32
 8007f4c:	d14a      	bne.n	8007fe4 <HAL_UARTEx_ReceiveToIdle_DMA+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 8007f4e:	68bb      	ldr	r3, [r7, #8]
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	d002      	beq.n	8007f5a <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8007f54:	88fb      	ldrh	r3, [r7, #6]
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d101      	bne.n	8007f5e <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8007f5a:	2301      	movs	r3, #1
 8007f5c:	e043      	b.n	8007fe6 <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	2201      	movs	r2, #1
 8007f62:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	2200      	movs	r2, #0
 8007f68:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8007f6a:	88fb      	ldrh	r3, [r7, #6]
 8007f6c:	461a      	mov	r2, r3
 8007f6e:	68b9      	ldr	r1, [r7, #8]
 8007f70:	68f8      	ldr	r0, [r7, #12]
 8007f72:	f000 fcd5 	bl	8008920 <UART_Start_Receive_DMA>
 8007f76:	4603      	mov	r3, r0
 8007f78:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8007f7c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	d12c      	bne.n	8007fde <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f88:	2b01      	cmp	r3, #1
 8007f8a:	d125      	bne.n	8007fd8 <HAL_UARTEx_ReceiveToIdle_DMA+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007f8c:	2300      	movs	r3, #0
 8007f8e:	613b      	str	r3, [r7, #16]
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	613b      	str	r3, [r7, #16]
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	685b      	ldr	r3, [r3, #4]
 8007f9e:	613b      	str	r3, [r7, #16]
 8007fa0:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	330c      	adds	r3, #12
 8007fa8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007faa:	69bb      	ldr	r3, [r7, #24]
 8007fac:	e853 3f00 	ldrex	r3, [r3]
 8007fb0:	617b      	str	r3, [r7, #20]
   return(result);
 8007fb2:	697b      	ldr	r3, [r7, #20]
 8007fb4:	f043 0310 	orr.w	r3, r3, #16
 8007fb8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	330c      	adds	r3, #12
 8007fc0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007fc2:	627a      	str	r2, [r7, #36]	@ 0x24
 8007fc4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fc6:	6a39      	ldr	r1, [r7, #32]
 8007fc8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007fca:	e841 2300 	strex	r3, r2, [r1]
 8007fce:	61fb      	str	r3, [r7, #28]
   return(result);
 8007fd0:	69fb      	ldr	r3, [r7, #28]
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	d1e5      	bne.n	8007fa2 <HAL_UARTEx_ReceiveToIdle_DMA+0x6e>
 8007fd6:	e002      	b.n	8007fde <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8007fd8:	2301      	movs	r3, #1
 8007fda:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 8007fde:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007fe2:	e000      	b.n	8007fe6 <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
  }
  else
  {
    return HAL_BUSY;
 8007fe4:	2302      	movs	r3, #2
  }
}
 8007fe6:	4618      	mov	r0, r3
 8007fe8:	3730      	adds	r7, #48	@ 0x30
 8007fea:	46bd      	mov	sp, r7
 8007fec:	bd80      	pop	{r7, pc}

08007fee <HAL_UART_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart)
{
 8007fee:	b580      	push	{r7, lr}
 8007ff0:	b0a0      	sub	sp, #128	@ 0x80
 8007ff2:	af00      	add	r7, sp, #0
 8007ff4:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	330c      	adds	r3, #12
 8007ffc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ffe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008000:	e853 3f00 	ldrex	r3, [r3]
 8008004:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8008006:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008008:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
 800800c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	330c      	adds	r3, #12
 8008014:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8008016:	66ba      	str	r2, [r7, #104]	@ 0x68
 8008018:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800801a:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800801c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800801e:	e841 2300 	strex	r3, r2, [r1]
 8008022:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8008024:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008026:	2b00      	cmp	r3, #0
 8008028:	d1e5      	bne.n	8007ff6 <HAL_UART_Abort+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	3314      	adds	r3, #20
 8008030:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008032:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008034:	e853 3f00 	ldrex	r3, [r3]
 8008038:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800803a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800803c:	f023 0301 	bic.w	r3, r3, #1
 8008040:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	3314      	adds	r3, #20
 8008048:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800804a:	657a      	str	r2, [r7, #84]	@ 0x54
 800804c:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800804e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008050:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008052:	e841 2300 	strex	r3, r2, [r1]
 8008056:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8008058:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800805a:	2b00      	cmp	r3, #0
 800805c:	d1e5      	bne.n	800802a <HAL_UART_Abort+0x3c>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008062:	2b01      	cmp	r3, #1
 8008064:	d119      	bne.n	800809a <HAL_UART_Abort+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	330c      	adds	r3, #12
 800806c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800806e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008070:	e853 3f00 	ldrex	r3, [r3]
 8008074:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008076:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008078:	f023 0310 	bic.w	r3, r3, #16
 800807c:	677b      	str	r3, [r7, #116]	@ 0x74
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	330c      	adds	r3, #12
 8008084:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8008086:	643a      	str	r2, [r7, #64]	@ 0x40
 8008088:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800808a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800808c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800808e:	e841 2300 	strex	r3, r2, [r1]
 8008092:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008094:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008096:	2b00      	cmp	r3, #0
 8008098:	d1e5      	bne.n	8008066 <HAL_UART_Abort+0x78>
  }

  /* Disable the UART DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	695b      	ldr	r3, [r3, #20]
 80080a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80080a4:	2b80      	cmp	r3, #128	@ 0x80
 80080a6:	d136      	bne.n	8008116 <HAL_UART_Abort+0x128>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	3314      	adds	r3, #20
 80080ae:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080b0:	6a3b      	ldr	r3, [r7, #32]
 80080b2:	e853 3f00 	ldrex	r3, [r3]
 80080b6:	61fb      	str	r3, [r7, #28]
   return(result);
 80080b8:	69fb      	ldr	r3, [r7, #28]
 80080ba:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80080be:	673b      	str	r3, [r7, #112]	@ 0x70
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	3314      	adds	r3, #20
 80080c6:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80080c8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80080ca:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080cc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80080ce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80080d0:	e841 2300 	strex	r3, r2, [r1]
 80080d4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80080d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d1e5      	bne.n	80080a8 <HAL_UART_Abort+0xba>

    /* Abort the UART DMA Tx stream: use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	d018      	beq.n	8008116 <HAL_UART_Abort+0x128>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80080e8:	2200      	movs	r2, #0
 80080ea:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80080f0:	4618      	mov	r0, r3
 80080f2:	f7fa fd6d 	bl	8002bd0 <HAL_DMA_Abort>
 80080f6:	4603      	mov	r3, r0
 80080f8:	2b00      	cmp	r3, #0
 80080fa:	d00c      	beq.n	8008116 <HAL_UART_Abort+0x128>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008100:	4618      	mov	r0, r3
 8008102:	f7fa ff8f 	bl	8003024 <HAL_DMA_GetError>
 8008106:	4603      	mov	r3, r0
 8008108:	2b20      	cmp	r3, #32
 800810a:	d104      	bne.n	8008116 <HAL_UART_Abort+0x128>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	2210      	movs	r2, #16
 8008110:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_TIMEOUT;
 8008112:	2303      	movs	r3, #3
 8008114:	e052      	b.n	80081bc <HAL_UART_Abort+0x1ce>
      }
    }
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	695b      	ldr	r3, [r3, #20]
 800811c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008120:	2b40      	cmp	r3, #64	@ 0x40
 8008122:	d136      	bne.n	8008192 <HAL_UART_Abort+0x1a4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	3314      	adds	r3, #20
 800812a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	e853 3f00 	ldrex	r3, [r3]
 8008132:	60bb      	str	r3, [r7, #8]
   return(result);
 8008134:	68bb      	ldr	r3, [r7, #8]
 8008136:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800813a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	3314      	adds	r3, #20
 8008142:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008144:	61ba      	str	r2, [r7, #24]
 8008146:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008148:	6979      	ldr	r1, [r7, #20]
 800814a:	69ba      	ldr	r2, [r7, #24]
 800814c:	e841 2300 	strex	r3, r2, [r1]
 8008150:	613b      	str	r3, [r7, #16]
   return(result);
 8008152:	693b      	ldr	r3, [r7, #16]
 8008154:	2b00      	cmp	r3, #0
 8008156:	d1e5      	bne.n	8008124 <HAL_UART_Abort+0x136>

    /* Abort the UART DMA Rx stream: use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800815c:	2b00      	cmp	r3, #0
 800815e:	d018      	beq.n	8008192 <HAL_UART_Abort+0x1a4>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008164:	2200      	movs	r2, #0
 8008166:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800816c:	4618      	mov	r0, r3
 800816e:	f7fa fd2f 	bl	8002bd0 <HAL_DMA_Abort>
 8008172:	4603      	mov	r3, r0
 8008174:	2b00      	cmp	r3, #0
 8008176:	d00c      	beq.n	8008192 <HAL_UART_Abort+0x1a4>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800817c:	4618      	mov	r0, r3
 800817e:	f7fa ff51 	bl	8003024 <HAL_DMA_GetError>
 8008182:	4603      	mov	r3, r0
 8008184:	2b20      	cmp	r3, #32
 8008186:	d104      	bne.n	8008192 <HAL_UART_Abort+0x1a4>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	2210      	movs	r2, #16
 800818c:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_TIMEOUT;
 800818e:	2303      	movs	r3, #3
 8008190:	e014      	b.n	80081bc <HAL_UART_Abort+0x1ce>
      }
    }
  }

  /* Reset Tx and Rx transfer counters */
  huart->TxXferCount = 0x00U;
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	2200      	movs	r2, #0
 8008196:	84da      	strh	r2, [r3, #38]	@ 0x26
  huart->RxXferCount = 0x00U;
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	2200      	movs	r2, #0
 800819c:	85da      	strh	r2, [r3, #46]	@ 0x2e

  /* Reset ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	2200      	movs	r2, #0
 80081a2:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Restore huart->RxState and huart->gState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	2220      	movs	r2, #32
 80081a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->gState = HAL_UART_STATE_READY;
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	2220      	movs	r2, #32
 80081b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	2200      	movs	r2, #0
 80081b8:	631a      	str	r2, [r3, #48]	@ 0x30

  return HAL_OK;
 80081ba:	2300      	movs	r3, #0
}
 80081bc:	4618      	mov	r0, r3
 80081be:	3780      	adds	r7, #128	@ 0x80
 80081c0:	46bd      	mov	sp, r7
 80081c2:	bd80      	pop	{r7, pc}

080081c4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80081c4:	b580      	push	{r7, lr}
 80081c6:	b0ba      	sub	sp, #232	@ 0xe8
 80081c8:	af00      	add	r7, sp, #0
 80081ca:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	68db      	ldr	r3, [r3, #12]
 80081dc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	695b      	ldr	r3, [r3, #20]
 80081e6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80081ea:	2300      	movs	r3, #0
 80081ec:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80081f0:	2300      	movs	r3, #0
 80081f2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80081f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80081fa:	f003 030f 	and.w	r3, r3, #15
 80081fe:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8008202:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008206:	2b00      	cmp	r3, #0
 8008208:	d10f      	bne.n	800822a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800820a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800820e:	f003 0320 	and.w	r3, r3, #32
 8008212:	2b00      	cmp	r3, #0
 8008214:	d009      	beq.n	800822a <HAL_UART_IRQHandler+0x66>
 8008216:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800821a:	f003 0320 	and.w	r3, r3, #32
 800821e:	2b00      	cmp	r3, #0
 8008220:	d003      	beq.n	800822a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8008222:	6878      	ldr	r0, [r7, #4]
 8008224:	f000 fd1d 	bl	8008c62 <UART_Receive_IT>
      return;
 8008228:	e25b      	b.n	80086e2 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800822a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800822e:	2b00      	cmp	r3, #0
 8008230:	f000 80de 	beq.w	80083f0 <HAL_UART_IRQHandler+0x22c>
 8008234:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008238:	f003 0301 	and.w	r3, r3, #1
 800823c:	2b00      	cmp	r3, #0
 800823e:	d106      	bne.n	800824e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008240:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008244:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8008248:	2b00      	cmp	r3, #0
 800824a:	f000 80d1 	beq.w	80083f0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800824e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008252:	f003 0301 	and.w	r3, r3, #1
 8008256:	2b00      	cmp	r3, #0
 8008258:	d00b      	beq.n	8008272 <HAL_UART_IRQHandler+0xae>
 800825a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800825e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008262:	2b00      	cmp	r3, #0
 8008264:	d005      	beq.n	8008272 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800826a:	f043 0201 	orr.w	r2, r3, #1
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008272:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008276:	f003 0304 	and.w	r3, r3, #4
 800827a:	2b00      	cmp	r3, #0
 800827c:	d00b      	beq.n	8008296 <HAL_UART_IRQHandler+0xd2>
 800827e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008282:	f003 0301 	and.w	r3, r3, #1
 8008286:	2b00      	cmp	r3, #0
 8008288:	d005      	beq.n	8008296 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800828e:	f043 0202 	orr.w	r2, r3, #2
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008296:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800829a:	f003 0302 	and.w	r3, r3, #2
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d00b      	beq.n	80082ba <HAL_UART_IRQHandler+0xf6>
 80082a2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80082a6:	f003 0301 	and.w	r3, r3, #1
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	d005      	beq.n	80082ba <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80082b2:	f043 0204 	orr.w	r2, r3, #4
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80082ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80082be:	f003 0308 	and.w	r3, r3, #8
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	d011      	beq.n	80082ea <HAL_UART_IRQHandler+0x126>
 80082c6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80082ca:	f003 0320 	and.w	r3, r3, #32
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	d105      	bne.n	80082de <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80082d2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80082d6:	f003 0301 	and.w	r3, r3, #1
 80082da:	2b00      	cmp	r3, #0
 80082dc:	d005      	beq.n	80082ea <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80082e2:	f043 0208 	orr.w	r2, r3, #8
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	f000 81f2 	beq.w	80086d8 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80082f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80082f8:	f003 0320 	and.w	r3, r3, #32
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d008      	beq.n	8008312 <HAL_UART_IRQHandler+0x14e>
 8008300:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008304:	f003 0320 	and.w	r3, r3, #32
 8008308:	2b00      	cmp	r3, #0
 800830a:	d002      	beq.n	8008312 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800830c:	6878      	ldr	r0, [r7, #4]
 800830e:	f000 fca8 	bl	8008c62 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	695b      	ldr	r3, [r3, #20]
 8008318:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800831c:	2b40      	cmp	r3, #64	@ 0x40
 800831e:	bf0c      	ite	eq
 8008320:	2301      	moveq	r3, #1
 8008322:	2300      	movne	r3, #0
 8008324:	b2db      	uxtb	r3, r3
 8008326:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800832e:	f003 0308 	and.w	r3, r3, #8
 8008332:	2b00      	cmp	r3, #0
 8008334:	d103      	bne.n	800833e <HAL_UART_IRQHandler+0x17a>
 8008336:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800833a:	2b00      	cmp	r3, #0
 800833c:	d04f      	beq.n	80083de <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800833e:	6878      	ldr	r0, [r7, #4]
 8008340:	f000 fbb0 	bl	8008aa4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	695b      	ldr	r3, [r3, #20]
 800834a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800834e:	2b40      	cmp	r3, #64	@ 0x40
 8008350:	d141      	bne.n	80083d6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	3314      	adds	r3, #20
 8008358:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800835c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008360:	e853 3f00 	ldrex	r3, [r3]
 8008364:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008368:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800836c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008370:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	3314      	adds	r3, #20
 800837a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800837e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008382:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008386:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800838a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800838e:	e841 2300 	strex	r3, r2, [r1]
 8008392:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008396:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800839a:	2b00      	cmp	r3, #0
 800839c:	d1d9      	bne.n	8008352 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	d013      	beq.n	80083ce <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80083aa:	4a7e      	ldr	r2, [pc, #504]	@ (80085a4 <HAL_UART_IRQHandler+0x3e0>)
 80083ac:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80083b2:	4618      	mov	r0, r3
 80083b4:	f7fa fc7c 	bl	8002cb0 <HAL_DMA_Abort_IT>
 80083b8:	4603      	mov	r3, r0
 80083ba:	2b00      	cmp	r3, #0
 80083bc:	d016      	beq.n	80083ec <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80083c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80083c4:	687a      	ldr	r2, [r7, #4]
 80083c6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80083c8:	4610      	mov	r0, r2
 80083ca:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80083cc:	e00e      	b.n	80083ec <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80083ce:	6878      	ldr	r0, [r7, #4]
 80083d0:	f7f8 fab4 	bl	800093c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80083d4:	e00a      	b.n	80083ec <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80083d6:	6878      	ldr	r0, [r7, #4]
 80083d8:	f7f8 fab0 	bl	800093c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80083dc:	e006      	b.n	80083ec <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80083de:	6878      	ldr	r0, [r7, #4]
 80083e0:	f7f8 faac 	bl	800093c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	2200      	movs	r2, #0
 80083e8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80083ea:	e175      	b.n	80086d8 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80083ec:	bf00      	nop
    return;
 80083ee:	e173      	b.n	80086d8 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80083f4:	2b01      	cmp	r3, #1
 80083f6:	f040 814f 	bne.w	8008698 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80083fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80083fe:	f003 0310 	and.w	r3, r3, #16
 8008402:	2b00      	cmp	r3, #0
 8008404:	f000 8148 	beq.w	8008698 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8008408:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800840c:	f003 0310 	and.w	r3, r3, #16
 8008410:	2b00      	cmp	r3, #0
 8008412:	f000 8141 	beq.w	8008698 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008416:	2300      	movs	r3, #0
 8008418:	60bb      	str	r3, [r7, #8]
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	60bb      	str	r3, [r7, #8]
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	685b      	ldr	r3, [r3, #4]
 8008428:	60bb      	str	r3, [r7, #8]
 800842a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	695b      	ldr	r3, [r3, #20]
 8008432:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008436:	2b40      	cmp	r3, #64	@ 0x40
 8008438:	f040 80b6 	bne.w	80085a8 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	685b      	ldr	r3, [r3, #4]
 8008444:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008448:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800844c:	2b00      	cmp	r3, #0
 800844e:	f000 8145 	beq.w	80086dc <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008456:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800845a:	429a      	cmp	r2, r3
 800845c:	f080 813e 	bcs.w	80086dc <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008466:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800846c:	69db      	ldr	r3, [r3, #28]
 800846e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008472:	f000 8088 	beq.w	8008586 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	330c      	adds	r3, #12
 800847c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008480:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008484:	e853 3f00 	ldrex	r3, [r3]
 8008488:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800848c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008490:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008494:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	330c      	adds	r3, #12
 800849e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80084a2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80084a6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084aa:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80084ae:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80084b2:	e841 2300 	strex	r3, r2, [r1]
 80084b6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80084ba:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80084be:	2b00      	cmp	r3, #0
 80084c0:	d1d9      	bne.n	8008476 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	3314      	adds	r3, #20
 80084c8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084ca:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80084cc:	e853 3f00 	ldrex	r3, [r3]
 80084d0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80084d2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80084d4:	f023 0301 	bic.w	r3, r3, #1
 80084d8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	3314      	adds	r3, #20
 80084e2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80084e6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80084ea:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084ec:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80084ee:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80084f2:	e841 2300 	strex	r3, r2, [r1]
 80084f6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80084f8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	d1e1      	bne.n	80084c2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	3314      	adds	r3, #20
 8008504:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008506:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008508:	e853 3f00 	ldrex	r3, [r3]
 800850c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800850e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008510:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008514:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	3314      	adds	r3, #20
 800851e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008522:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008524:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008526:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008528:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800852a:	e841 2300 	strex	r3, r2, [r1]
 800852e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008530:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008532:	2b00      	cmp	r3, #0
 8008534:	d1e3      	bne.n	80084fe <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	2220      	movs	r2, #32
 800853a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	2200      	movs	r2, #0
 8008542:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	330c      	adds	r3, #12
 800854a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800854c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800854e:	e853 3f00 	ldrex	r3, [r3]
 8008552:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008554:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008556:	f023 0310 	bic.w	r3, r3, #16
 800855a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	330c      	adds	r3, #12
 8008564:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8008568:	65ba      	str	r2, [r7, #88]	@ 0x58
 800856a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800856c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800856e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008570:	e841 2300 	strex	r3, r2, [r1]
 8008574:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008576:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008578:	2b00      	cmp	r3, #0
 800857a:	d1e3      	bne.n	8008544 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008580:	4618      	mov	r0, r3
 8008582:	f7fa fb25 	bl	8002bd0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	2202      	movs	r2, #2
 800858a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008594:	b29b      	uxth	r3, r3
 8008596:	1ad3      	subs	r3, r2, r3
 8008598:	b29b      	uxth	r3, r3
 800859a:	4619      	mov	r1, r3
 800859c:	6878      	ldr	r0, [r7, #4]
 800859e:	f7f8 f9b7 	bl	8000910 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80085a2:	e09b      	b.n	80086dc <HAL_UART_IRQHandler+0x518>
 80085a4:	08008b6b 	.word	0x08008b6b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80085b0:	b29b      	uxth	r3, r3
 80085b2:	1ad3      	subs	r3, r2, r3
 80085b4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80085bc:	b29b      	uxth	r3, r3
 80085be:	2b00      	cmp	r3, #0
 80085c0:	f000 808e 	beq.w	80086e0 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80085c4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	f000 8089 	beq.w	80086e0 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	330c      	adds	r3, #12
 80085d4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085d8:	e853 3f00 	ldrex	r3, [r3]
 80085dc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80085de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085e0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80085e4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	330c      	adds	r3, #12
 80085ee:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80085f2:	647a      	str	r2, [r7, #68]	@ 0x44
 80085f4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085f6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80085f8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80085fa:	e841 2300 	strex	r3, r2, [r1]
 80085fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008600:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008602:	2b00      	cmp	r3, #0
 8008604:	d1e3      	bne.n	80085ce <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	3314      	adds	r3, #20
 800860c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800860e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008610:	e853 3f00 	ldrex	r3, [r3]
 8008614:	623b      	str	r3, [r7, #32]
   return(result);
 8008616:	6a3b      	ldr	r3, [r7, #32]
 8008618:	f023 0301 	bic.w	r3, r3, #1
 800861c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	3314      	adds	r3, #20
 8008626:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800862a:	633a      	str	r2, [r7, #48]	@ 0x30
 800862c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800862e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008630:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008632:	e841 2300 	strex	r3, r2, [r1]
 8008636:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008638:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800863a:	2b00      	cmp	r3, #0
 800863c:	d1e3      	bne.n	8008606 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	2220      	movs	r2, #32
 8008642:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	2200      	movs	r2, #0
 800864a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	330c      	adds	r3, #12
 8008652:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008654:	693b      	ldr	r3, [r7, #16]
 8008656:	e853 3f00 	ldrex	r3, [r3]
 800865a:	60fb      	str	r3, [r7, #12]
   return(result);
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	f023 0310 	bic.w	r3, r3, #16
 8008662:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	330c      	adds	r3, #12
 800866c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8008670:	61fa      	str	r2, [r7, #28]
 8008672:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008674:	69b9      	ldr	r1, [r7, #24]
 8008676:	69fa      	ldr	r2, [r7, #28]
 8008678:	e841 2300 	strex	r3, r2, [r1]
 800867c:	617b      	str	r3, [r7, #20]
   return(result);
 800867e:	697b      	ldr	r3, [r7, #20]
 8008680:	2b00      	cmp	r3, #0
 8008682:	d1e3      	bne.n	800864c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	2202      	movs	r2, #2
 8008688:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800868a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800868e:	4619      	mov	r1, r3
 8008690:	6878      	ldr	r0, [r7, #4]
 8008692:	f7f8 f93d 	bl	8000910 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008696:	e023      	b.n	80086e0 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008698:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800869c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	d009      	beq.n	80086b8 <HAL_UART_IRQHandler+0x4f4>
 80086a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80086a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d003      	beq.n	80086b8 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80086b0:	6878      	ldr	r0, [r7, #4]
 80086b2:	f000 fa6e 	bl	8008b92 <UART_Transmit_IT>
    return;
 80086b6:	e014      	b.n	80086e2 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80086b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80086bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	d00e      	beq.n	80086e2 <HAL_UART_IRQHandler+0x51e>
 80086c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80086c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	d008      	beq.n	80086e2 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80086d0:	6878      	ldr	r0, [r7, #4]
 80086d2:	f000 faae 	bl	8008c32 <UART_EndTransmit_IT>
    return;
 80086d6:	e004      	b.n	80086e2 <HAL_UART_IRQHandler+0x51e>
    return;
 80086d8:	bf00      	nop
 80086da:	e002      	b.n	80086e2 <HAL_UART_IRQHandler+0x51e>
      return;
 80086dc:	bf00      	nop
 80086de:	e000      	b.n	80086e2 <HAL_UART_IRQHandler+0x51e>
      return;
 80086e0:	bf00      	nop
  }
}
 80086e2:	37e8      	adds	r7, #232	@ 0xe8
 80086e4:	46bd      	mov	sp, r7
 80086e6:	bd80      	pop	{r7, pc}

080086e8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80086e8:	b480      	push	{r7}
 80086ea:	b083      	sub	sp, #12
 80086ec:	af00      	add	r7, sp, #0
 80086ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80086f0:	bf00      	nop
 80086f2:	370c      	adds	r7, #12
 80086f4:	46bd      	mov	sp, r7
 80086f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086fa:	4770      	bx	lr

080086fc <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80086fc:	b480      	push	{r7}
 80086fe:	b083      	sub	sp, #12
 8008700:	af00      	add	r7, sp, #0
 8008702:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8008704:	bf00      	nop
 8008706:	370c      	adds	r7, #12
 8008708:	46bd      	mov	sp, r7
 800870a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800870e:	4770      	bx	lr

08008710 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008710:	b480      	push	{r7}
 8008712:	b083      	sub	sp, #12
 8008714:	af00      	add	r7, sp, #0
 8008716:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8008718:	bf00      	nop
 800871a:	370c      	adds	r7, #12
 800871c:	46bd      	mov	sp, r7
 800871e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008722:	4770      	bx	lr

08008724 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8008724:	b580      	push	{r7, lr}
 8008726:	b09c      	sub	sp, #112	@ 0x70
 8008728:	af00      	add	r7, sp, #0
 800872a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008730:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800873c:	2b00      	cmp	r3, #0
 800873e:	d172      	bne.n	8008826 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8008740:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008742:	2200      	movs	r2, #0
 8008744:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008746:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	330c      	adds	r3, #12
 800874c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800874e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008750:	e853 3f00 	ldrex	r3, [r3]
 8008754:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008756:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008758:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800875c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800875e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	330c      	adds	r3, #12
 8008764:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8008766:	65ba      	str	r2, [r7, #88]	@ 0x58
 8008768:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800876a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800876c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800876e:	e841 2300 	strex	r3, r2, [r1]
 8008772:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008774:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008776:	2b00      	cmp	r3, #0
 8008778:	d1e5      	bne.n	8008746 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800877a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	3314      	adds	r3, #20
 8008780:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008782:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008784:	e853 3f00 	ldrex	r3, [r3]
 8008788:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800878a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800878c:	f023 0301 	bic.w	r3, r3, #1
 8008790:	667b      	str	r3, [r7, #100]	@ 0x64
 8008792:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	3314      	adds	r3, #20
 8008798:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800879a:	647a      	str	r2, [r7, #68]	@ 0x44
 800879c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800879e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80087a0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80087a2:	e841 2300 	strex	r3, r2, [r1]
 80087a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80087a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	d1e5      	bne.n	800877a <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80087ae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	3314      	adds	r3, #20
 80087b4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087b8:	e853 3f00 	ldrex	r3, [r3]
 80087bc:	623b      	str	r3, [r7, #32]
   return(result);
 80087be:	6a3b      	ldr	r3, [r7, #32]
 80087c0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80087c4:	663b      	str	r3, [r7, #96]	@ 0x60
 80087c6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	3314      	adds	r3, #20
 80087cc:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80087ce:	633a      	str	r2, [r7, #48]	@ 0x30
 80087d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087d2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80087d4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80087d6:	e841 2300 	strex	r3, r2, [r1]
 80087da:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80087dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087de:	2b00      	cmp	r3, #0
 80087e0:	d1e5      	bne.n	80087ae <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80087e2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80087e4:	2220      	movs	r2, #32
 80087e6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80087ea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80087ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80087ee:	2b01      	cmp	r3, #1
 80087f0:	d119      	bne.n	8008826 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80087f2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	330c      	adds	r3, #12
 80087f8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087fa:	693b      	ldr	r3, [r7, #16]
 80087fc:	e853 3f00 	ldrex	r3, [r3]
 8008800:	60fb      	str	r3, [r7, #12]
   return(result);
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	f023 0310 	bic.w	r3, r3, #16
 8008808:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800880a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	330c      	adds	r3, #12
 8008810:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8008812:	61fa      	str	r2, [r7, #28]
 8008814:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008816:	69b9      	ldr	r1, [r7, #24]
 8008818:	69fa      	ldr	r2, [r7, #28]
 800881a:	e841 2300 	strex	r3, r2, [r1]
 800881e:	617b      	str	r3, [r7, #20]
   return(result);
 8008820:	697b      	ldr	r3, [r7, #20]
 8008822:	2b00      	cmp	r3, #0
 8008824:	d1e5      	bne.n	80087f2 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008826:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008828:	2200      	movs	r2, #0
 800882a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800882c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800882e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008830:	2b01      	cmp	r3, #1
 8008832:	d106      	bne.n	8008842 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008834:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008836:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008838:	4619      	mov	r1, r3
 800883a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800883c:	f7f8 f868 	bl	8000910 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008840:	e002      	b.n	8008848 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8008842:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8008844:	f7ff ff5a 	bl	80086fc <HAL_UART_RxCpltCallback>
}
 8008848:	bf00      	nop
 800884a:	3770      	adds	r7, #112	@ 0x70
 800884c:	46bd      	mov	sp, r7
 800884e:	bd80      	pop	{r7, pc}

08008850 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008850:	b580      	push	{r7, lr}
 8008852:	b084      	sub	sp, #16
 8008854:	af00      	add	r7, sp, #0
 8008856:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800885c:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	2201      	movs	r2, #1
 8008862:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008868:	2b01      	cmp	r3, #1
 800886a:	d108      	bne.n	800887e <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008870:	085b      	lsrs	r3, r3, #1
 8008872:	b29b      	uxth	r3, r3
 8008874:	4619      	mov	r1, r3
 8008876:	68f8      	ldr	r0, [r7, #12]
 8008878:	f7f8 f84a 	bl	8000910 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800887c:	e002      	b.n	8008884 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 800887e:	68f8      	ldr	r0, [r7, #12]
 8008880:	f7ff ff46 	bl	8008710 <HAL_UART_RxHalfCpltCallback>
}
 8008884:	bf00      	nop
 8008886:	3710      	adds	r7, #16
 8008888:	46bd      	mov	sp, r7
 800888a:	bd80      	pop	{r7, pc}

0800888c <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800888c:	b580      	push	{r7, lr}
 800888e:	b084      	sub	sp, #16
 8008890:	af00      	add	r7, sp, #0
 8008892:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8008894:	2300      	movs	r3, #0
 8008896:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800889c:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800889e:	68bb      	ldr	r3, [r7, #8]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	695b      	ldr	r3, [r3, #20]
 80088a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80088a8:	2b80      	cmp	r3, #128	@ 0x80
 80088aa:	bf0c      	ite	eq
 80088ac:	2301      	moveq	r3, #1
 80088ae:	2300      	movne	r3, #0
 80088b0:	b2db      	uxtb	r3, r3
 80088b2:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80088b4:	68bb      	ldr	r3, [r7, #8]
 80088b6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80088ba:	b2db      	uxtb	r3, r3
 80088bc:	2b21      	cmp	r3, #33	@ 0x21
 80088be:	d108      	bne.n	80088d2 <UART_DMAError+0x46>
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d005      	beq.n	80088d2 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80088c6:	68bb      	ldr	r3, [r7, #8]
 80088c8:	2200      	movs	r2, #0
 80088ca:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 80088cc:	68b8      	ldr	r0, [r7, #8]
 80088ce:	f000 f8c1 	bl	8008a54 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80088d2:	68bb      	ldr	r3, [r7, #8]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	695b      	ldr	r3, [r3, #20]
 80088d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80088dc:	2b40      	cmp	r3, #64	@ 0x40
 80088de:	bf0c      	ite	eq
 80088e0:	2301      	moveq	r3, #1
 80088e2:	2300      	movne	r3, #0
 80088e4:	b2db      	uxtb	r3, r3
 80088e6:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80088e8:	68bb      	ldr	r3, [r7, #8]
 80088ea:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80088ee:	b2db      	uxtb	r3, r3
 80088f0:	2b22      	cmp	r3, #34	@ 0x22
 80088f2:	d108      	bne.n	8008906 <UART_DMAError+0x7a>
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	d005      	beq.n	8008906 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80088fa:	68bb      	ldr	r3, [r7, #8]
 80088fc:	2200      	movs	r2, #0
 80088fe:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8008900:	68b8      	ldr	r0, [r7, #8]
 8008902:	f000 f8cf 	bl	8008aa4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8008906:	68bb      	ldr	r3, [r7, #8]
 8008908:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800890a:	f043 0210 	orr.w	r2, r3, #16
 800890e:	68bb      	ldr	r3, [r7, #8]
 8008910:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008912:	68b8      	ldr	r0, [r7, #8]
 8008914:	f7f8 f812 	bl	800093c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008918:	bf00      	nop
 800891a:	3710      	adds	r7, #16
 800891c:	46bd      	mov	sp, r7
 800891e:	bd80      	pop	{r7, pc}

08008920 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008920:	b580      	push	{r7, lr}
 8008922:	b098      	sub	sp, #96	@ 0x60
 8008924:	af00      	add	r7, sp, #0
 8008926:	60f8      	str	r0, [r7, #12]
 8008928:	60b9      	str	r1, [r7, #8]
 800892a:	4613      	mov	r3, r2
 800892c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800892e:	68ba      	ldr	r2, [r7, #8]
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8008934:	68fb      	ldr	r3, [r7, #12]
 8008936:	88fa      	ldrh	r2, [r7, #6]
 8008938:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800893a:	68fb      	ldr	r3, [r7, #12]
 800893c:	2200      	movs	r2, #0
 800893e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	2222      	movs	r2, #34	@ 0x22
 8008944:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800894c:	4a3e      	ldr	r2, [pc, #248]	@ (8008a48 <UART_Start_Receive_DMA+0x128>)
 800894e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008954:	4a3d      	ldr	r2, [pc, #244]	@ (8008a4c <UART_Start_Receive_DMA+0x12c>)
 8008956:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800895c:	4a3c      	ldr	r2, [pc, #240]	@ (8008a50 <UART_Start_Receive_DMA+0x130>)
 800895e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008964:	2200      	movs	r2, #0
 8008966:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8008968:	f107 0308 	add.w	r3, r7, #8
 800896c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8008972:	68fb      	ldr	r3, [r7, #12]
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	3304      	adds	r3, #4
 8008978:	4619      	mov	r1, r3
 800897a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800897c:	681a      	ldr	r2, [r3, #0]
 800897e:	88fb      	ldrh	r3, [r7, #6]
 8008980:	f7fa f8ce 	bl	8002b20 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8008984:	2300      	movs	r3, #0
 8008986:	613b      	str	r3, [r7, #16]
 8008988:	68fb      	ldr	r3, [r7, #12]
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	613b      	str	r3, [r7, #16]
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	685b      	ldr	r3, [r3, #4]
 8008996:	613b      	str	r3, [r7, #16]
 8008998:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	691b      	ldr	r3, [r3, #16]
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d019      	beq.n	80089d6 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80089a2:	68fb      	ldr	r3, [r7, #12]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	330c      	adds	r3, #12
 80089a8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089aa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80089ac:	e853 3f00 	ldrex	r3, [r3]
 80089b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80089b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80089b4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80089b8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	330c      	adds	r3, #12
 80089c0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80089c2:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80089c4:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089c6:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80089c8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80089ca:	e841 2300 	strex	r3, r2, [r1]
 80089ce:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80089d0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	d1e5      	bne.n	80089a2 <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	3314      	adds	r3, #20
 80089dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089e0:	e853 3f00 	ldrex	r3, [r3]
 80089e4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80089e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089e8:	f043 0301 	orr.w	r3, r3, #1
 80089ec:	657b      	str	r3, [r7, #84]	@ 0x54
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	3314      	adds	r3, #20
 80089f4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80089f6:	63ba      	str	r2, [r7, #56]	@ 0x38
 80089f8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089fa:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80089fc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80089fe:	e841 2300 	strex	r3, r2, [r1]
 8008a02:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008a04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	d1e5      	bne.n	80089d6 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	3314      	adds	r3, #20
 8008a10:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a12:	69bb      	ldr	r3, [r7, #24]
 8008a14:	e853 3f00 	ldrex	r3, [r3]
 8008a18:	617b      	str	r3, [r7, #20]
   return(result);
 8008a1a:	697b      	ldr	r3, [r7, #20]
 8008a1c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008a20:	653b      	str	r3, [r7, #80]	@ 0x50
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	3314      	adds	r3, #20
 8008a28:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8008a2a:	627a      	str	r2, [r7, #36]	@ 0x24
 8008a2c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a2e:	6a39      	ldr	r1, [r7, #32]
 8008a30:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008a32:	e841 2300 	strex	r3, r2, [r1]
 8008a36:	61fb      	str	r3, [r7, #28]
   return(result);
 8008a38:	69fb      	ldr	r3, [r7, #28]
 8008a3a:	2b00      	cmp	r3, #0
 8008a3c:	d1e5      	bne.n	8008a0a <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8008a3e:	2300      	movs	r3, #0
}
 8008a40:	4618      	mov	r0, r3
 8008a42:	3760      	adds	r7, #96	@ 0x60
 8008a44:	46bd      	mov	sp, r7
 8008a46:	bd80      	pop	{r7, pc}
 8008a48:	08008725 	.word	0x08008725
 8008a4c:	08008851 	.word	0x08008851
 8008a50:	0800888d 	.word	0x0800888d

08008a54 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8008a54:	b480      	push	{r7}
 8008a56:	b089      	sub	sp, #36	@ 0x24
 8008a58:	af00      	add	r7, sp, #0
 8008a5a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	330c      	adds	r3, #12
 8008a62:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a64:	68fb      	ldr	r3, [r7, #12]
 8008a66:	e853 3f00 	ldrex	r3, [r3]
 8008a6a:	60bb      	str	r3, [r7, #8]
   return(result);
 8008a6c:	68bb      	ldr	r3, [r7, #8]
 8008a6e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8008a72:	61fb      	str	r3, [r7, #28]
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	330c      	adds	r3, #12
 8008a7a:	69fa      	ldr	r2, [r7, #28]
 8008a7c:	61ba      	str	r2, [r7, #24]
 8008a7e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a80:	6979      	ldr	r1, [r7, #20]
 8008a82:	69ba      	ldr	r2, [r7, #24]
 8008a84:	e841 2300 	strex	r3, r2, [r1]
 8008a88:	613b      	str	r3, [r7, #16]
   return(result);
 8008a8a:	693b      	ldr	r3, [r7, #16]
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	d1e5      	bne.n	8008a5c <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	2220      	movs	r2, #32
 8008a94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8008a98:	bf00      	nop
 8008a9a:	3724      	adds	r7, #36	@ 0x24
 8008a9c:	46bd      	mov	sp, r7
 8008a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aa2:	4770      	bx	lr

08008aa4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008aa4:	b480      	push	{r7}
 8008aa6:	b095      	sub	sp, #84	@ 0x54
 8008aa8:	af00      	add	r7, sp, #0
 8008aaa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	330c      	adds	r3, #12
 8008ab2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ab4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ab6:	e853 3f00 	ldrex	r3, [r3]
 8008aba:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008abc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008abe:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008ac2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	330c      	adds	r3, #12
 8008aca:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008acc:	643a      	str	r2, [r7, #64]	@ 0x40
 8008ace:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ad0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008ad2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008ad4:	e841 2300 	strex	r3, r2, [r1]
 8008ad8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008ada:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008adc:	2b00      	cmp	r3, #0
 8008ade:	d1e5      	bne.n	8008aac <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	3314      	adds	r3, #20
 8008ae6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ae8:	6a3b      	ldr	r3, [r7, #32]
 8008aea:	e853 3f00 	ldrex	r3, [r3]
 8008aee:	61fb      	str	r3, [r7, #28]
   return(result);
 8008af0:	69fb      	ldr	r3, [r7, #28]
 8008af2:	f023 0301 	bic.w	r3, r3, #1
 8008af6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	3314      	adds	r3, #20
 8008afe:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008b00:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008b02:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b04:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008b06:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008b08:	e841 2300 	strex	r3, r2, [r1]
 8008b0c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008b0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d1e5      	bne.n	8008ae0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b18:	2b01      	cmp	r3, #1
 8008b1a:	d119      	bne.n	8008b50 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	330c      	adds	r3, #12
 8008b22:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b24:	68fb      	ldr	r3, [r7, #12]
 8008b26:	e853 3f00 	ldrex	r3, [r3]
 8008b2a:	60bb      	str	r3, [r7, #8]
   return(result);
 8008b2c:	68bb      	ldr	r3, [r7, #8]
 8008b2e:	f023 0310 	bic.w	r3, r3, #16
 8008b32:	647b      	str	r3, [r7, #68]	@ 0x44
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	330c      	adds	r3, #12
 8008b3a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008b3c:	61ba      	str	r2, [r7, #24]
 8008b3e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b40:	6979      	ldr	r1, [r7, #20]
 8008b42:	69ba      	ldr	r2, [r7, #24]
 8008b44:	e841 2300 	strex	r3, r2, [r1]
 8008b48:	613b      	str	r3, [r7, #16]
   return(result);
 8008b4a:	693b      	ldr	r3, [r7, #16]
 8008b4c:	2b00      	cmp	r3, #0
 8008b4e:	d1e5      	bne.n	8008b1c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	2220      	movs	r2, #32
 8008b54:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	2200      	movs	r2, #0
 8008b5c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8008b5e:	bf00      	nop
 8008b60:	3754      	adds	r7, #84	@ 0x54
 8008b62:	46bd      	mov	sp, r7
 8008b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b68:	4770      	bx	lr

08008b6a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008b6a:	b580      	push	{r7, lr}
 8008b6c:	b084      	sub	sp, #16
 8008b6e:	af00      	add	r7, sp, #0
 8008b70:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b76:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008b78:	68fb      	ldr	r3, [r7, #12]
 8008b7a:	2200      	movs	r2, #0
 8008b7c:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	2200      	movs	r2, #0
 8008b82:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008b84:	68f8      	ldr	r0, [r7, #12]
 8008b86:	f7f7 fed9 	bl	800093c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008b8a:	bf00      	nop
 8008b8c:	3710      	adds	r7, #16
 8008b8e:	46bd      	mov	sp, r7
 8008b90:	bd80      	pop	{r7, pc}

08008b92 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008b92:	b480      	push	{r7}
 8008b94:	b085      	sub	sp, #20
 8008b96:	af00      	add	r7, sp, #0
 8008b98:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008ba0:	b2db      	uxtb	r3, r3
 8008ba2:	2b21      	cmp	r3, #33	@ 0x21
 8008ba4:	d13e      	bne.n	8008c24 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	689b      	ldr	r3, [r3, #8]
 8008baa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008bae:	d114      	bne.n	8008bda <UART_Transmit_IT+0x48>
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	691b      	ldr	r3, [r3, #16]
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d110      	bne.n	8008bda <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	6a1b      	ldr	r3, [r3, #32]
 8008bbc:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	881b      	ldrh	r3, [r3, #0]
 8008bc2:	461a      	mov	r2, r3
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008bcc:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	6a1b      	ldr	r3, [r3, #32]
 8008bd2:	1c9a      	adds	r2, r3, #2
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	621a      	str	r2, [r3, #32]
 8008bd8:	e008      	b.n	8008bec <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	6a1b      	ldr	r3, [r3, #32]
 8008bde:	1c59      	adds	r1, r3, #1
 8008be0:	687a      	ldr	r2, [r7, #4]
 8008be2:	6211      	str	r1, [r2, #32]
 8008be4:	781a      	ldrb	r2, [r3, #0]
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008bf0:	b29b      	uxth	r3, r3
 8008bf2:	3b01      	subs	r3, #1
 8008bf4:	b29b      	uxth	r3, r3
 8008bf6:	687a      	ldr	r2, [r7, #4]
 8008bf8:	4619      	mov	r1, r3
 8008bfa:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8008bfc:	2b00      	cmp	r3, #0
 8008bfe:	d10f      	bne.n	8008c20 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	68da      	ldr	r2, [r3, #12]
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008c0e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	68da      	ldr	r2, [r3, #12]
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008c1e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008c20:	2300      	movs	r3, #0
 8008c22:	e000      	b.n	8008c26 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008c24:	2302      	movs	r3, #2
  }
}
 8008c26:	4618      	mov	r0, r3
 8008c28:	3714      	adds	r7, #20
 8008c2a:	46bd      	mov	sp, r7
 8008c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c30:	4770      	bx	lr

08008c32 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008c32:	b580      	push	{r7, lr}
 8008c34:	b082      	sub	sp, #8
 8008c36:	af00      	add	r7, sp, #0
 8008c38:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	68da      	ldr	r2, [r3, #12]
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008c48:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	2220      	movs	r2, #32
 8008c4e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008c52:	6878      	ldr	r0, [r7, #4]
 8008c54:	f7ff fd48 	bl	80086e8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008c58:	2300      	movs	r3, #0
}
 8008c5a:	4618      	mov	r0, r3
 8008c5c:	3708      	adds	r7, #8
 8008c5e:	46bd      	mov	sp, r7
 8008c60:	bd80      	pop	{r7, pc}

08008c62 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008c62:	b580      	push	{r7, lr}
 8008c64:	b08c      	sub	sp, #48	@ 0x30
 8008c66:	af00      	add	r7, sp, #0
 8008c68:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008c70:	b2db      	uxtb	r3, r3
 8008c72:	2b22      	cmp	r3, #34	@ 0x22
 8008c74:	f040 80ae 	bne.w	8008dd4 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	689b      	ldr	r3, [r3, #8]
 8008c7c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008c80:	d117      	bne.n	8008cb2 <UART_Receive_IT+0x50>
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	691b      	ldr	r3, [r3, #16]
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	d113      	bne.n	8008cb2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8008c8a:	2300      	movs	r3, #0
 8008c8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c92:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	685b      	ldr	r3, [r3, #4]
 8008c9a:	b29b      	uxth	r3, r3
 8008c9c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008ca0:	b29a      	uxth	r2, r3
 8008ca2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ca4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008caa:	1c9a      	adds	r2, r3, #2
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	629a      	str	r2, [r3, #40]	@ 0x28
 8008cb0:	e026      	b.n	8008d00 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008cb6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8008cb8:	2300      	movs	r3, #0
 8008cba:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	689b      	ldr	r3, [r3, #8]
 8008cc0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008cc4:	d007      	beq.n	8008cd6 <UART_Receive_IT+0x74>
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	689b      	ldr	r3, [r3, #8]
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	d10a      	bne.n	8008ce4 <UART_Receive_IT+0x82>
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	691b      	ldr	r3, [r3, #16]
 8008cd2:	2b00      	cmp	r3, #0
 8008cd4:	d106      	bne.n	8008ce4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	685b      	ldr	r3, [r3, #4]
 8008cdc:	b2da      	uxtb	r2, r3
 8008cde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ce0:	701a      	strb	r2, [r3, #0]
 8008ce2:	e008      	b.n	8008cf6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	685b      	ldr	r3, [r3, #4]
 8008cea:	b2db      	uxtb	r3, r3
 8008cec:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008cf0:	b2da      	uxtb	r2, r3
 8008cf2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008cf4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008cfa:	1c5a      	adds	r2, r3, #1
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008d04:	b29b      	uxth	r3, r3
 8008d06:	3b01      	subs	r3, #1
 8008d08:	b29b      	uxth	r3, r3
 8008d0a:	687a      	ldr	r2, [r7, #4]
 8008d0c:	4619      	mov	r1, r3
 8008d0e:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8008d10:	2b00      	cmp	r3, #0
 8008d12:	d15d      	bne.n	8008dd0 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	68da      	ldr	r2, [r3, #12]
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	f022 0220 	bic.w	r2, r2, #32
 8008d22:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	68da      	ldr	r2, [r3, #12]
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008d32:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	681b      	ldr	r3, [r3, #0]
 8008d38:	695a      	ldr	r2, [r3, #20]
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	f022 0201 	bic.w	r2, r2, #1
 8008d42:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	2220      	movs	r2, #32
 8008d48:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	2200      	movs	r2, #0
 8008d50:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008d56:	2b01      	cmp	r3, #1
 8008d58:	d135      	bne.n	8008dc6 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	2200      	movs	r2, #0
 8008d5e:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	330c      	adds	r3, #12
 8008d66:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d68:	697b      	ldr	r3, [r7, #20]
 8008d6a:	e853 3f00 	ldrex	r3, [r3]
 8008d6e:	613b      	str	r3, [r7, #16]
   return(result);
 8008d70:	693b      	ldr	r3, [r7, #16]
 8008d72:	f023 0310 	bic.w	r3, r3, #16
 8008d76:	627b      	str	r3, [r7, #36]	@ 0x24
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	330c      	adds	r3, #12
 8008d7e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008d80:	623a      	str	r2, [r7, #32]
 8008d82:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d84:	69f9      	ldr	r1, [r7, #28]
 8008d86:	6a3a      	ldr	r2, [r7, #32]
 8008d88:	e841 2300 	strex	r3, r2, [r1]
 8008d8c:	61bb      	str	r3, [r7, #24]
   return(result);
 8008d8e:	69bb      	ldr	r3, [r7, #24]
 8008d90:	2b00      	cmp	r3, #0
 8008d92:	d1e5      	bne.n	8008d60 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	f003 0310 	and.w	r3, r3, #16
 8008d9e:	2b10      	cmp	r3, #16
 8008da0:	d10a      	bne.n	8008db8 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008da2:	2300      	movs	r3, #0
 8008da4:	60fb      	str	r3, [r7, #12]
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	60fb      	str	r3, [r7, #12]
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	685b      	ldr	r3, [r3, #4]
 8008db4:	60fb      	str	r3, [r7, #12]
 8008db6:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008dbc:	4619      	mov	r1, r3
 8008dbe:	6878      	ldr	r0, [r7, #4]
 8008dc0:	f7f7 fda6 	bl	8000910 <HAL_UARTEx_RxEventCallback>
 8008dc4:	e002      	b.n	8008dcc <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008dc6:	6878      	ldr	r0, [r7, #4]
 8008dc8:	f7ff fc98 	bl	80086fc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008dcc:	2300      	movs	r3, #0
 8008dce:	e002      	b.n	8008dd6 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8008dd0:	2300      	movs	r3, #0
 8008dd2:	e000      	b.n	8008dd6 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8008dd4:	2302      	movs	r3, #2
  }
}
 8008dd6:	4618      	mov	r0, r3
 8008dd8:	3730      	adds	r7, #48	@ 0x30
 8008dda:	46bd      	mov	sp, r7
 8008ddc:	bd80      	pop	{r7, pc}
	...

08008de0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008de0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008de4:	b0c0      	sub	sp, #256	@ 0x100
 8008de6:	af00      	add	r7, sp, #0
 8008de8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008dec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	691b      	ldr	r3, [r3, #16]
 8008df4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8008df8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008dfc:	68d9      	ldr	r1, [r3, #12]
 8008dfe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008e02:	681a      	ldr	r2, [r3, #0]
 8008e04:	ea40 0301 	orr.w	r3, r0, r1
 8008e08:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008e0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008e0e:	689a      	ldr	r2, [r3, #8]
 8008e10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008e14:	691b      	ldr	r3, [r3, #16]
 8008e16:	431a      	orrs	r2, r3
 8008e18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008e1c:	695b      	ldr	r3, [r3, #20]
 8008e1e:	431a      	orrs	r2, r3
 8008e20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008e24:	69db      	ldr	r3, [r3, #28]
 8008e26:	4313      	orrs	r3, r2
 8008e28:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008e2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	68db      	ldr	r3, [r3, #12]
 8008e34:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8008e38:	f021 010c 	bic.w	r1, r1, #12
 8008e3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008e40:	681a      	ldr	r2, [r3, #0]
 8008e42:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8008e46:	430b      	orrs	r3, r1
 8008e48:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008e4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	695b      	ldr	r3, [r3, #20]
 8008e52:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8008e56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008e5a:	6999      	ldr	r1, [r3, #24]
 8008e5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008e60:	681a      	ldr	r2, [r3, #0]
 8008e62:	ea40 0301 	orr.w	r3, r0, r1
 8008e66:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008e68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008e6c:	681a      	ldr	r2, [r3, #0]
 8008e6e:	4b8f      	ldr	r3, [pc, #572]	@ (80090ac <UART_SetConfig+0x2cc>)
 8008e70:	429a      	cmp	r2, r3
 8008e72:	d005      	beq.n	8008e80 <UART_SetConfig+0xa0>
 8008e74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008e78:	681a      	ldr	r2, [r3, #0]
 8008e7a:	4b8d      	ldr	r3, [pc, #564]	@ (80090b0 <UART_SetConfig+0x2d0>)
 8008e7c:	429a      	cmp	r2, r3
 8008e7e:	d104      	bne.n	8008e8a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008e80:	f7fd ff5a 	bl	8006d38 <HAL_RCC_GetPCLK2Freq>
 8008e84:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8008e88:	e003      	b.n	8008e92 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008e8a:	f7fd ff41 	bl	8006d10 <HAL_RCC_GetPCLK1Freq>
 8008e8e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008e92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008e96:	69db      	ldr	r3, [r3, #28]
 8008e98:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008e9c:	f040 810c 	bne.w	80090b8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008ea0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008ea4:	2200      	movs	r2, #0
 8008ea6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8008eaa:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8008eae:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8008eb2:	4622      	mov	r2, r4
 8008eb4:	462b      	mov	r3, r5
 8008eb6:	1891      	adds	r1, r2, r2
 8008eb8:	65b9      	str	r1, [r7, #88]	@ 0x58
 8008eba:	415b      	adcs	r3, r3
 8008ebc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008ebe:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8008ec2:	4621      	mov	r1, r4
 8008ec4:	eb12 0801 	adds.w	r8, r2, r1
 8008ec8:	4629      	mov	r1, r5
 8008eca:	eb43 0901 	adc.w	r9, r3, r1
 8008ece:	f04f 0200 	mov.w	r2, #0
 8008ed2:	f04f 0300 	mov.w	r3, #0
 8008ed6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008eda:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008ede:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008ee2:	4690      	mov	r8, r2
 8008ee4:	4699      	mov	r9, r3
 8008ee6:	4623      	mov	r3, r4
 8008ee8:	eb18 0303 	adds.w	r3, r8, r3
 8008eec:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008ef0:	462b      	mov	r3, r5
 8008ef2:	eb49 0303 	adc.w	r3, r9, r3
 8008ef6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008efa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008efe:	685b      	ldr	r3, [r3, #4]
 8008f00:	2200      	movs	r2, #0
 8008f02:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8008f06:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8008f0a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8008f0e:	460b      	mov	r3, r1
 8008f10:	18db      	adds	r3, r3, r3
 8008f12:	653b      	str	r3, [r7, #80]	@ 0x50
 8008f14:	4613      	mov	r3, r2
 8008f16:	eb42 0303 	adc.w	r3, r2, r3
 8008f1a:	657b      	str	r3, [r7, #84]	@ 0x54
 8008f1c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8008f20:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8008f24:	f7f7 fa5e 	bl	80003e4 <__aeabi_uldivmod>
 8008f28:	4602      	mov	r2, r0
 8008f2a:	460b      	mov	r3, r1
 8008f2c:	4b61      	ldr	r3, [pc, #388]	@ (80090b4 <UART_SetConfig+0x2d4>)
 8008f2e:	fba3 2302 	umull	r2, r3, r3, r2
 8008f32:	095b      	lsrs	r3, r3, #5
 8008f34:	011c      	lsls	r4, r3, #4
 8008f36:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008f3a:	2200      	movs	r2, #0
 8008f3c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008f40:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8008f44:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8008f48:	4642      	mov	r2, r8
 8008f4a:	464b      	mov	r3, r9
 8008f4c:	1891      	adds	r1, r2, r2
 8008f4e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8008f50:	415b      	adcs	r3, r3
 8008f52:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008f54:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8008f58:	4641      	mov	r1, r8
 8008f5a:	eb12 0a01 	adds.w	sl, r2, r1
 8008f5e:	4649      	mov	r1, r9
 8008f60:	eb43 0b01 	adc.w	fp, r3, r1
 8008f64:	f04f 0200 	mov.w	r2, #0
 8008f68:	f04f 0300 	mov.w	r3, #0
 8008f6c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008f70:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008f74:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008f78:	4692      	mov	sl, r2
 8008f7a:	469b      	mov	fp, r3
 8008f7c:	4643      	mov	r3, r8
 8008f7e:	eb1a 0303 	adds.w	r3, sl, r3
 8008f82:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008f86:	464b      	mov	r3, r9
 8008f88:	eb4b 0303 	adc.w	r3, fp, r3
 8008f8c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8008f90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008f94:	685b      	ldr	r3, [r3, #4]
 8008f96:	2200      	movs	r2, #0
 8008f98:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008f9c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8008fa0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8008fa4:	460b      	mov	r3, r1
 8008fa6:	18db      	adds	r3, r3, r3
 8008fa8:	643b      	str	r3, [r7, #64]	@ 0x40
 8008faa:	4613      	mov	r3, r2
 8008fac:	eb42 0303 	adc.w	r3, r2, r3
 8008fb0:	647b      	str	r3, [r7, #68]	@ 0x44
 8008fb2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8008fb6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8008fba:	f7f7 fa13 	bl	80003e4 <__aeabi_uldivmod>
 8008fbe:	4602      	mov	r2, r0
 8008fc0:	460b      	mov	r3, r1
 8008fc2:	4611      	mov	r1, r2
 8008fc4:	4b3b      	ldr	r3, [pc, #236]	@ (80090b4 <UART_SetConfig+0x2d4>)
 8008fc6:	fba3 2301 	umull	r2, r3, r3, r1
 8008fca:	095b      	lsrs	r3, r3, #5
 8008fcc:	2264      	movs	r2, #100	@ 0x64
 8008fce:	fb02 f303 	mul.w	r3, r2, r3
 8008fd2:	1acb      	subs	r3, r1, r3
 8008fd4:	00db      	lsls	r3, r3, #3
 8008fd6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8008fda:	4b36      	ldr	r3, [pc, #216]	@ (80090b4 <UART_SetConfig+0x2d4>)
 8008fdc:	fba3 2302 	umull	r2, r3, r3, r2
 8008fe0:	095b      	lsrs	r3, r3, #5
 8008fe2:	005b      	lsls	r3, r3, #1
 8008fe4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8008fe8:	441c      	add	r4, r3
 8008fea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008fee:	2200      	movs	r2, #0
 8008ff0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008ff4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8008ff8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8008ffc:	4642      	mov	r2, r8
 8008ffe:	464b      	mov	r3, r9
 8009000:	1891      	adds	r1, r2, r2
 8009002:	63b9      	str	r1, [r7, #56]	@ 0x38
 8009004:	415b      	adcs	r3, r3
 8009006:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009008:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800900c:	4641      	mov	r1, r8
 800900e:	1851      	adds	r1, r2, r1
 8009010:	6339      	str	r1, [r7, #48]	@ 0x30
 8009012:	4649      	mov	r1, r9
 8009014:	414b      	adcs	r3, r1
 8009016:	637b      	str	r3, [r7, #52]	@ 0x34
 8009018:	f04f 0200 	mov.w	r2, #0
 800901c:	f04f 0300 	mov.w	r3, #0
 8009020:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8009024:	4659      	mov	r1, fp
 8009026:	00cb      	lsls	r3, r1, #3
 8009028:	4651      	mov	r1, sl
 800902a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800902e:	4651      	mov	r1, sl
 8009030:	00ca      	lsls	r2, r1, #3
 8009032:	4610      	mov	r0, r2
 8009034:	4619      	mov	r1, r3
 8009036:	4603      	mov	r3, r0
 8009038:	4642      	mov	r2, r8
 800903a:	189b      	adds	r3, r3, r2
 800903c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009040:	464b      	mov	r3, r9
 8009042:	460a      	mov	r2, r1
 8009044:	eb42 0303 	adc.w	r3, r2, r3
 8009048:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800904c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009050:	685b      	ldr	r3, [r3, #4]
 8009052:	2200      	movs	r2, #0
 8009054:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009058:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800905c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8009060:	460b      	mov	r3, r1
 8009062:	18db      	adds	r3, r3, r3
 8009064:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009066:	4613      	mov	r3, r2
 8009068:	eb42 0303 	adc.w	r3, r2, r3
 800906c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800906e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8009072:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8009076:	f7f7 f9b5 	bl	80003e4 <__aeabi_uldivmod>
 800907a:	4602      	mov	r2, r0
 800907c:	460b      	mov	r3, r1
 800907e:	4b0d      	ldr	r3, [pc, #52]	@ (80090b4 <UART_SetConfig+0x2d4>)
 8009080:	fba3 1302 	umull	r1, r3, r3, r2
 8009084:	095b      	lsrs	r3, r3, #5
 8009086:	2164      	movs	r1, #100	@ 0x64
 8009088:	fb01 f303 	mul.w	r3, r1, r3
 800908c:	1ad3      	subs	r3, r2, r3
 800908e:	00db      	lsls	r3, r3, #3
 8009090:	3332      	adds	r3, #50	@ 0x32
 8009092:	4a08      	ldr	r2, [pc, #32]	@ (80090b4 <UART_SetConfig+0x2d4>)
 8009094:	fba2 2303 	umull	r2, r3, r2, r3
 8009098:	095b      	lsrs	r3, r3, #5
 800909a:	f003 0207 	and.w	r2, r3, #7
 800909e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	4422      	add	r2, r4
 80090a6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80090a8:	e106      	b.n	80092b8 <UART_SetConfig+0x4d8>
 80090aa:	bf00      	nop
 80090ac:	40011000 	.word	0x40011000
 80090b0:	40011400 	.word	0x40011400
 80090b4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80090b8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80090bc:	2200      	movs	r2, #0
 80090be:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80090c2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80090c6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80090ca:	4642      	mov	r2, r8
 80090cc:	464b      	mov	r3, r9
 80090ce:	1891      	adds	r1, r2, r2
 80090d0:	6239      	str	r1, [r7, #32]
 80090d2:	415b      	adcs	r3, r3
 80090d4:	627b      	str	r3, [r7, #36]	@ 0x24
 80090d6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80090da:	4641      	mov	r1, r8
 80090dc:	1854      	adds	r4, r2, r1
 80090de:	4649      	mov	r1, r9
 80090e0:	eb43 0501 	adc.w	r5, r3, r1
 80090e4:	f04f 0200 	mov.w	r2, #0
 80090e8:	f04f 0300 	mov.w	r3, #0
 80090ec:	00eb      	lsls	r3, r5, #3
 80090ee:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80090f2:	00e2      	lsls	r2, r4, #3
 80090f4:	4614      	mov	r4, r2
 80090f6:	461d      	mov	r5, r3
 80090f8:	4643      	mov	r3, r8
 80090fa:	18e3      	adds	r3, r4, r3
 80090fc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009100:	464b      	mov	r3, r9
 8009102:	eb45 0303 	adc.w	r3, r5, r3
 8009106:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800910a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800910e:	685b      	ldr	r3, [r3, #4]
 8009110:	2200      	movs	r2, #0
 8009112:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009116:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800911a:	f04f 0200 	mov.w	r2, #0
 800911e:	f04f 0300 	mov.w	r3, #0
 8009122:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8009126:	4629      	mov	r1, r5
 8009128:	008b      	lsls	r3, r1, #2
 800912a:	4621      	mov	r1, r4
 800912c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009130:	4621      	mov	r1, r4
 8009132:	008a      	lsls	r2, r1, #2
 8009134:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8009138:	f7f7 f954 	bl	80003e4 <__aeabi_uldivmod>
 800913c:	4602      	mov	r2, r0
 800913e:	460b      	mov	r3, r1
 8009140:	4b60      	ldr	r3, [pc, #384]	@ (80092c4 <UART_SetConfig+0x4e4>)
 8009142:	fba3 2302 	umull	r2, r3, r3, r2
 8009146:	095b      	lsrs	r3, r3, #5
 8009148:	011c      	lsls	r4, r3, #4
 800914a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800914e:	2200      	movs	r2, #0
 8009150:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009154:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8009158:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800915c:	4642      	mov	r2, r8
 800915e:	464b      	mov	r3, r9
 8009160:	1891      	adds	r1, r2, r2
 8009162:	61b9      	str	r1, [r7, #24]
 8009164:	415b      	adcs	r3, r3
 8009166:	61fb      	str	r3, [r7, #28]
 8009168:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800916c:	4641      	mov	r1, r8
 800916e:	1851      	adds	r1, r2, r1
 8009170:	6139      	str	r1, [r7, #16]
 8009172:	4649      	mov	r1, r9
 8009174:	414b      	adcs	r3, r1
 8009176:	617b      	str	r3, [r7, #20]
 8009178:	f04f 0200 	mov.w	r2, #0
 800917c:	f04f 0300 	mov.w	r3, #0
 8009180:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009184:	4659      	mov	r1, fp
 8009186:	00cb      	lsls	r3, r1, #3
 8009188:	4651      	mov	r1, sl
 800918a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800918e:	4651      	mov	r1, sl
 8009190:	00ca      	lsls	r2, r1, #3
 8009192:	4610      	mov	r0, r2
 8009194:	4619      	mov	r1, r3
 8009196:	4603      	mov	r3, r0
 8009198:	4642      	mov	r2, r8
 800919a:	189b      	adds	r3, r3, r2
 800919c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80091a0:	464b      	mov	r3, r9
 80091a2:	460a      	mov	r2, r1
 80091a4:	eb42 0303 	adc.w	r3, r2, r3
 80091a8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80091ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80091b0:	685b      	ldr	r3, [r3, #4]
 80091b2:	2200      	movs	r2, #0
 80091b4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80091b6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80091b8:	f04f 0200 	mov.w	r2, #0
 80091bc:	f04f 0300 	mov.w	r3, #0
 80091c0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80091c4:	4649      	mov	r1, r9
 80091c6:	008b      	lsls	r3, r1, #2
 80091c8:	4641      	mov	r1, r8
 80091ca:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80091ce:	4641      	mov	r1, r8
 80091d0:	008a      	lsls	r2, r1, #2
 80091d2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80091d6:	f7f7 f905 	bl	80003e4 <__aeabi_uldivmod>
 80091da:	4602      	mov	r2, r0
 80091dc:	460b      	mov	r3, r1
 80091de:	4611      	mov	r1, r2
 80091e0:	4b38      	ldr	r3, [pc, #224]	@ (80092c4 <UART_SetConfig+0x4e4>)
 80091e2:	fba3 2301 	umull	r2, r3, r3, r1
 80091e6:	095b      	lsrs	r3, r3, #5
 80091e8:	2264      	movs	r2, #100	@ 0x64
 80091ea:	fb02 f303 	mul.w	r3, r2, r3
 80091ee:	1acb      	subs	r3, r1, r3
 80091f0:	011b      	lsls	r3, r3, #4
 80091f2:	3332      	adds	r3, #50	@ 0x32
 80091f4:	4a33      	ldr	r2, [pc, #204]	@ (80092c4 <UART_SetConfig+0x4e4>)
 80091f6:	fba2 2303 	umull	r2, r3, r2, r3
 80091fa:	095b      	lsrs	r3, r3, #5
 80091fc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009200:	441c      	add	r4, r3
 8009202:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009206:	2200      	movs	r2, #0
 8009208:	673b      	str	r3, [r7, #112]	@ 0x70
 800920a:	677a      	str	r2, [r7, #116]	@ 0x74
 800920c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8009210:	4642      	mov	r2, r8
 8009212:	464b      	mov	r3, r9
 8009214:	1891      	adds	r1, r2, r2
 8009216:	60b9      	str	r1, [r7, #8]
 8009218:	415b      	adcs	r3, r3
 800921a:	60fb      	str	r3, [r7, #12]
 800921c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009220:	4641      	mov	r1, r8
 8009222:	1851      	adds	r1, r2, r1
 8009224:	6039      	str	r1, [r7, #0]
 8009226:	4649      	mov	r1, r9
 8009228:	414b      	adcs	r3, r1
 800922a:	607b      	str	r3, [r7, #4]
 800922c:	f04f 0200 	mov.w	r2, #0
 8009230:	f04f 0300 	mov.w	r3, #0
 8009234:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009238:	4659      	mov	r1, fp
 800923a:	00cb      	lsls	r3, r1, #3
 800923c:	4651      	mov	r1, sl
 800923e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009242:	4651      	mov	r1, sl
 8009244:	00ca      	lsls	r2, r1, #3
 8009246:	4610      	mov	r0, r2
 8009248:	4619      	mov	r1, r3
 800924a:	4603      	mov	r3, r0
 800924c:	4642      	mov	r2, r8
 800924e:	189b      	adds	r3, r3, r2
 8009250:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009252:	464b      	mov	r3, r9
 8009254:	460a      	mov	r2, r1
 8009256:	eb42 0303 	adc.w	r3, r2, r3
 800925a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800925c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009260:	685b      	ldr	r3, [r3, #4]
 8009262:	2200      	movs	r2, #0
 8009264:	663b      	str	r3, [r7, #96]	@ 0x60
 8009266:	667a      	str	r2, [r7, #100]	@ 0x64
 8009268:	f04f 0200 	mov.w	r2, #0
 800926c:	f04f 0300 	mov.w	r3, #0
 8009270:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8009274:	4649      	mov	r1, r9
 8009276:	008b      	lsls	r3, r1, #2
 8009278:	4641      	mov	r1, r8
 800927a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800927e:	4641      	mov	r1, r8
 8009280:	008a      	lsls	r2, r1, #2
 8009282:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8009286:	f7f7 f8ad 	bl	80003e4 <__aeabi_uldivmod>
 800928a:	4602      	mov	r2, r0
 800928c:	460b      	mov	r3, r1
 800928e:	4b0d      	ldr	r3, [pc, #52]	@ (80092c4 <UART_SetConfig+0x4e4>)
 8009290:	fba3 1302 	umull	r1, r3, r3, r2
 8009294:	095b      	lsrs	r3, r3, #5
 8009296:	2164      	movs	r1, #100	@ 0x64
 8009298:	fb01 f303 	mul.w	r3, r1, r3
 800929c:	1ad3      	subs	r3, r2, r3
 800929e:	011b      	lsls	r3, r3, #4
 80092a0:	3332      	adds	r3, #50	@ 0x32
 80092a2:	4a08      	ldr	r2, [pc, #32]	@ (80092c4 <UART_SetConfig+0x4e4>)
 80092a4:	fba2 2303 	umull	r2, r3, r2, r3
 80092a8:	095b      	lsrs	r3, r3, #5
 80092aa:	f003 020f 	and.w	r2, r3, #15
 80092ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	4422      	add	r2, r4
 80092b6:	609a      	str	r2, [r3, #8]
}
 80092b8:	bf00      	nop
 80092ba:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80092be:	46bd      	mov	sp, r7
 80092c0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80092c4:	51eb851f 	.word	0x51eb851f

080092c8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80092c8:	b084      	sub	sp, #16
 80092ca:	b580      	push	{r7, lr}
 80092cc:	b084      	sub	sp, #16
 80092ce:	af00      	add	r7, sp, #0
 80092d0:	6078      	str	r0, [r7, #4]
 80092d2:	f107 001c 	add.w	r0, r7, #28
 80092d6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80092da:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80092de:	2b01      	cmp	r3, #1
 80092e0:	d123      	bne.n	800932a <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80092e6:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	68db      	ldr	r3, [r3, #12]
 80092f2:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 80092f6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80092fa:	687a      	ldr	r2, [r7, #4]
 80092fc:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	68db      	ldr	r3, [r3, #12]
 8009302:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800930a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800930e:	2b01      	cmp	r3, #1
 8009310:	d105      	bne.n	800931e <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	68db      	ldr	r3, [r3, #12]
 8009316:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800931e:	6878      	ldr	r0, [r7, #4]
 8009320:	f001 fae8 	bl	800a8f4 <USB_CoreReset>
 8009324:	4603      	mov	r3, r0
 8009326:	73fb      	strb	r3, [r7, #15]
 8009328:	e01b      	b.n	8009362 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	68db      	ldr	r3, [r3, #12]
 800932e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8009336:	6878      	ldr	r0, [r7, #4]
 8009338:	f001 fadc 	bl	800a8f4 <USB_CoreReset>
 800933c:	4603      	mov	r3, r0
 800933e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8009340:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8009344:	2b00      	cmp	r3, #0
 8009346:	d106      	bne.n	8009356 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800934c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	639a      	str	r2, [r3, #56]	@ 0x38
 8009354:	e005      	b.n	8009362 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800935a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8009362:	7fbb      	ldrb	r3, [r7, #30]
 8009364:	2b01      	cmp	r3, #1
 8009366:	d10b      	bne.n	8009380 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	689b      	ldr	r3, [r3, #8]
 800936c:	f043 0206 	orr.w	r2, r3, #6
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	689b      	ldr	r3, [r3, #8]
 8009378:	f043 0220 	orr.w	r2, r3, #32
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8009380:	7bfb      	ldrb	r3, [r7, #15]
}
 8009382:	4618      	mov	r0, r3
 8009384:	3710      	adds	r7, #16
 8009386:	46bd      	mov	sp, r7
 8009388:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800938c:	b004      	add	sp, #16
 800938e:	4770      	bx	lr

08009390 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8009390:	b480      	push	{r7}
 8009392:	b087      	sub	sp, #28
 8009394:	af00      	add	r7, sp, #0
 8009396:	60f8      	str	r0, [r7, #12]
 8009398:	60b9      	str	r1, [r7, #8]
 800939a:	4613      	mov	r3, r2
 800939c:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800939e:	79fb      	ldrb	r3, [r7, #7]
 80093a0:	2b02      	cmp	r3, #2
 80093a2:	d165      	bne.n	8009470 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80093a4:	68bb      	ldr	r3, [r7, #8]
 80093a6:	4a41      	ldr	r2, [pc, #260]	@ (80094ac <USB_SetTurnaroundTime+0x11c>)
 80093a8:	4293      	cmp	r3, r2
 80093aa:	d906      	bls.n	80093ba <USB_SetTurnaroundTime+0x2a>
 80093ac:	68bb      	ldr	r3, [r7, #8]
 80093ae:	4a40      	ldr	r2, [pc, #256]	@ (80094b0 <USB_SetTurnaroundTime+0x120>)
 80093b0:	4293      	cmp	r3, r2
 80093b2:	d202      	bcs.n	80093ba <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80093b4:	230f      	movs	r3, #15
 80093b6:	617b      	str	r3, [r7, #20]
 80093b8:	e062      	b.n	8009480 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80093ba:	68bb      	ldr	r3, [r7, #8]
 80093bc:	4a3c      	ldr	r2, [pc, #240]	@ (80094b0 <USB_SetTurnaroundTime+0x120>)
 80093be:	4293      	cmp	r3, r2
 80093c0:	d306      	bcc.n	80093d0 <USB_SetTurnaroundTime+0x40>
 80093c2:	68bb      	ldr	r3, [r7, #8]
 80093c4:	4a3b      	ldr	r2, [pc, #236]	@ (80094b4 <USB_SetTurnaroundTime+0x124>)
 80093c6:	4293      	cmp	r3, r2
 80093c8:	d202      	bcs.n	80093d0 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80093ca:	230e      	movs	r3, #14
 80093cc:	617b      	str	r3, [r7, #20]
 80093ce:	e057      	b.n	8009480 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80093d0:	68bb      	ldr	r3, [r7, #8]
 80093d2:	4a38      	ldr	r2, [pc, #224]	@ (80094b4 <USB_SetTurnaroundTime+0x124>)
 80093d4:	4293      	cmp	r3, r2
 80093d6:	d306      	bcc.n	80093e6 <USB_SetTurnaroundTime+0x56>
 80093d8:	68bb      	ldr	r3, [r7, #8]
 80093da:	4a37      	ldr	r2, [pc, #220]	@ (80094b8 <USB_SetTurnaroundTime+0x128>)
 80093dc:	4293      	cmp	r3, r2
 80093de:	d202      	bcs.n	80093e6 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80093e0:	230d      	movs	r3, #13
 80093e2:	617b      	str	r3, [r7, #20]
 80093e4:	e04c      	b.n	8009480 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80093e6:	68bb      	ldr	r3, [r7, #8]
 80093e8:	4a33      	ldr	r2, [pc, #204]	@ (80094b8 <USB_SetTurnaroundTime+0x128>)
 80093ea:	4293      	cmp	r3, r2
 80093ec:	d306      	bcc.n	80093fc <USB_SetTurnaroundTime+0x6c>
 80093ee:	68bb      	ldr	r3, [r7, #8]
 80093f0:	4a32      	ldr	r2, [pc, #200]	@ (80094bc <USB_SetTurnaroundTime+0x12c>)
 80093f2:	4293      	cmp	r3, r2
 80093f4:	d802      	bhi.n	80093fc <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80093f6:	230c      	movs	r3, #12
 80093f8:	617b      	str	r3, [r7, #20]
 80093fa:	e041      	b.n	8009480 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80093fc:	68bb      	ldr	r3, [r7, #8]
 80093fe:	4a2f      	ldr	r2, [pc, #188]	@ (80094bc <USB_SetTurnaroundTime+0x12c>)
 8009400:	4293      	cmp	r3, r2
 8009402:	d906      	bls.n	8009412 <USB_SetTurnaroundTime+0x82>
 8009404:	68bb      	ldr	r3, [r7, #8]
 8009406:	4a2e      	ldr	r2, [pc, #184]	@ (80094c0 <USB_SetTurnaroundTime+0x130>)
 8009408:	4293      	cmp	r3, r2
 800940a:	d802      	bhi.n	8009412 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800940c:	230b      	movs	r3, #11
 800940e:	617b      	str	r3, [r7, #20]
 8009410:	e036      	b.n	8009480 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8009412:	68bb      	ldr	r3, [r7, #8]
 8009414:	4a2a      	ldr	r2, [pc, #168]	@ (80094c0 <USB_SetTurnaroundTime+0x130>)
 8009416:	4293      	cmp	r3, r2
 8009418:	d906      	bls.n	8009428 <USB_SetTurnaroundTime+0x98>
 800941a:	68bb      	ldr	r3, [r7, #8]
 800941c:	4a29      	ldr	r2, [pc, #164]	@ (80094c4 <USB_SetTurnaroundTime+0x134>)
 800941e:	4293      	cmp	r3, r2
 8009420:	d802      	bhi.n	8009428 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8009422:	230a      	movs	r3, #10
 8009424:	617b      	str	r3, [r7, #20]
 8009426:	e02b      	b.n	8009480 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8009428:	68bb      	ldr	r3, [r7, #8]
 800942a:	4a26      	ldr	r2, [pc, #152]	@ (80094c4 <USB_SetTurnaroundTime+0x134>)
 800942c:	4293      	cmp	r3, r2
 800942e:	d906      	bls.n	800943e <USB_SetTurnaroundTime+0xae>
 8009430:	68bb      	ldr	r3, [r7, #8]
 8009432:	4a25      	ldr	r2, [pc, #148]	@ (80094c8 <USB_SetTurnaroundTime+0x138>)
 8009434:	4293      	cmp	r3, r2
 8009436:	d202      	bcs.n	800943e <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8009438:	2309      	movs	r3, #9
 800943a:	617b      	str	r3, [r7, #20]
 800943c:	e020      	b.n	8009480 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800943e:	68bb      	ldr	r3, [r7, #8]
 8009440:	4a21      	ldr	r2, [pc, #132]	@ (80094c8 <USB_SetTurnaroundTime+0x138>)
 8009442:	4293      	cmp	r3, r2
 8009444:	d306      	bcc.n	8009454 <USB_SetTurnaroundTime+0xc4>
 8009446:	68bb      	ldr	r3, [r7, #8]
 8009448:	4a20      	ldr	r2, [pc, #128]	@ (80094cc <USB_SetTurnaroundTime+0x13c>)
 800944a:	4293      	cmp	r3, r2
 800944c:	d802      	bhi.n	8009454 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800944e:	2308      	movs	r3, #8
 8009450:	617b      	str	r3, [r7, #20]
 8009452:	e015      	b.n	8009480 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8009454:	68bb      	ldr	r3, [r7, #8]
 8009456:	4a1d      	ldr	r2, [pc, #116]	@ (80094cc <USB_SetTurnaroundTime+0x13c>)
 8009458:	4293      	cmp	r3, r2
 800945a:	d906      	bls.n	800946a <USB_SetTurnaroundTime+0xda>
 800945c:	68bb      	ldr	r3, [r7, #8]
 800945e:	4a1c      	ldr	r2, [pc, #112]	@ (80094d0 <USB_SetTurnaroundTime+0x140>)
 8009460:	4293      	cmp	r3, r2
 8009462:	d202      	bcs.n	800946a <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8009464:	2307      	movs	r3, #7
 8009466:	617b      	str	r3, [r7, #20]
 8009468:	e00a      	b.n	8009480 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800946a:	2306      	movs	r3, #6
 800946c:	617b      	str	r3, [r7, #20]
 800946e:	e007      	b.n	8009480 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8009470:	79fb      	ldrb	r3, [r7, #7]
 8009472:	2b00      	cmp	r3, #0
 8009474:	d102      	bne.n	800947c <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8009476:	2309      	movs	r3, #9
 8009478:	617b      	str	r3, [r7, #20]
 800947a:	e001      	b.n	8009480 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800947c:	2309      	movs	r3, #9
 800947e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8009480:	68fb      	ldr	r3, [r7, #12]
 8009482:	68db      	ldr	r3, [r3, #12]
 8009484:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8009488:	68fb      	ldr	r3, [r7, #12]
 800948a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800948c:	68fb      	ldr	r3, [r7, #12]
 800948e:	68da      	ldr	r2, [r3, #12]
 8009490:	697b      	ldr	r3, [r7, #20]
 8009492:	029b      	lsls	r3, r3, #10
 8009494:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8009498:	431a      	orrs	r2, r3
 800949a:	68fb      	ldr	r3, [r7, #12]
 800949c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800949e:	2300      	movs	r3, #0
}
 80094a0:	4618      	mov	r0, r3
 80094a2:	371c      	adds	r7, #28
 80094a4:	46bd      	mov	sp, r7
 80094a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094aa:	4770      	bx	lr
 80094ac:	00d8acbf 	.word	0x00d8acbf
 80094b0:	00e4e1c0 	.word	0x00e4e1c0
 80094b4:	00f42400 	.word	0x00f42400
 80094b8:	01067380 	.word	0x01067380
 80094bc:	011a499f 	.word	0x011a499f
 80094c0:	01312cff 	.word	0x01312cff
 80094c4:	014ca43f 	.word	0x014ca43f
 80094c8:	016e3600 	.word	0x016e3600
 80094cc:	01a6ab1f 	.word	0x01a6ab1f
 80094d0:	01e84800 	.word	0x01e84800

080094d4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80094d4:	b480      	push	{r7}
 80094d6:	b083      	sub	sp, #12
 80094d8:	af00      	add	r7, sp, #0
 80094da:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	689b      	ldr	r3, [r3, #8]
 80094e0:	f043 0201 	orr.w	r2, r3, #1
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80094e8:	2300      	movs	r3, #0
}
 80094ea:	4618      	mov	r0, r3
 80094ec:	370c      	adds	r7, #12
 80094ee:	46bd      	mov	sp, r7
 80094f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094f4:	4770      	bx	lr

080094f6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80094f6:	b480      	push	{r7}
 80094f8:	b083      	sub	sp, #12
 80094fa:	af00      	add	r7, sp, #0
 80094fc:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	689b      	ldr	r3, [r3, #8]
 8009502:	f023 0201 	bic.w	r2, r3, #1
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800950a:	2300      	movs	r3, #0
}
 800950c:	4618      	mov	r0, r3
 800950e:	370c      	adds	r7, #12
 8009510:	46bd      	mov	sp, r7
 8009512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009516:	4770      	bx	lr

08009518 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8009518:	b580      	push	{r7, lr}
 800951a:	b084      	sub	sp, #16
 800951c:	af00      	add	r7, sp, #0
 800951e:	6078      	str	r0, [r7, #4]
 8009520:	460b      	mov	r3, r1
 8009522:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8009524:	2300      	movs	r3, #0
 8009526:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	68db      	ldr	r3, [r3, #12]
 800952c:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8009534:	78fb      	ldrb	r3, [r7, #3]
 8009536:	2b01      	cmp	r3, #1
 8009538:	d115      	bne.n	8009566 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	68db      	ldr	r3, [r3, #12]
 800953e:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8009546:	200a      	movs	r0, #10
 8009548:	f7f8 fe56 	bl	80021f8 <HAL_Delay>
      ms += 10U;
 800954c:	68fb      	ldr	r3, [r7, #12]
 800954e:	330a      	adds	r3, #10
 8009550:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8009552:	6878      	ldr	r0, [r7, #4]
 8009554:	f001 f93f 	bl	800a7d6 <USB_GetMode>
 8009558:	4603      	mov	r3, r0
 800955a:	2b01      	cmp	r3, #1
 800955c:	d01e      	beq.n	800959c <USB_SetCurrentMode+0x84>
 800955e:	68fb      	ldr	r3, [r7, #12]
 8009560:	2bc7      	cmp	r3, #199	@ 0xc7
 8009562:	d9f0      	bls.n	8009546 <USB_SetCurrentMode+0x2e>
 8009564:	e01a      	b.n	800959c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8009566:	78fb      	ldrb	r3, [r7, #3]
 8009568:	2b00      	cmp	r3, #0
 800956a:	d115      	bne.n	8009598 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	68db      	ldr	r3, [r3, #12]
 8009570:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8009578:	200a      	movs	r0, #10
 800957a:	f7f8 fe3d 	bl	80021f8 <HAL_Delay>
      ms += 10U;
 800957e:	68fb      	ldr	r3, [r7, #12]
 8009580:	330a      	adds	r3, #10
 8009582:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8009584:	6878      	ldr	r0, [r7, #4]
 8009586:	f001 f926 	bl	800a7d6 <USB_GetMode>
 800958a:	4603      	mov	r3, r0
 800958c:	2b00      	cmp	r3, #0
 800958e:	d005      	beq.n	800959c <USB_SetCurrentMode+0x84>
 8009590:	68fb      	ldr	r3, [r7, #12]
 8009592:	2bc7      	cmp	r3, #199	@ 0xc7
 8009594:	d9f0      	bls.n	8009578 <USB_SetCurrentMode+0x60>
 8009596:	e001      	b.n	800959c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8009598:	2301      	movs	r3, #1
 800959a:	e005      	b.n	80095a8 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	2bc8      	cmp	r3, #200	@ 0xc8
 80095a0:	d101      	bne.n	80095a6 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80095a2:	2301      	movs	r3, #1
 80095a4:	e000      	b.n	80095a8 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80095a6:	2300      	movs	r3, #0
}
 80095a8:	4618      	mov	r0, r3
 80095aa:	3710      	adds	r7, #16
 80095ac:	46bd      	mov	sp, r7
 80095ae:	bd80      	pop	{r7, pc}

080095b0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80095b0:	b084      	sub	sp, #16
 80095b2:	b580      	push	{r7, lr}
 80095b4:	b086      	sub	sp, #24
 80095b6:	af00      	add	r7, sp, #0
 80095b8:	6078      	str	r0, [r7, #4]
 80095ba:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80095be:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80095c2:	2300      	movs	r3, #0
 80095c4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80095ca:	2300      	movs	r3, #0
 80095cc:	613b      	str	r3, [r7, #16]
 80095ce:	e009      	b.n	80095e4 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80095d0:	687a      	ldr	r2, [r7, #4]
 80095d2:	693b      	ldr	r3, [r7, #16]
 80095d4:	3340      	adds	r3, #64	@ 0x40
 80095d6:	009b      	lsls	r3, r3, #2
 80095d8:	4413      	add	r3, r2
 80095da:	2200      	movs	r2, #0
 80095dc:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80095de:	693b      	ldr	r3, [r7, #16]
 80095e0:	3301      	adds	r3, #1
 80095e2:	613b      	str	r3, [r7, #16]
 80095e4:	693b      	ldr	r3, [r7, #16]
 80095e6:	2b0e      	cmp	r3, #14
 80095e8:	d9f2      	bls.n	80095d0 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80095ea:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80095ee:	2b00      	cmp	r3, #0
 80095f0:	d11c      	bne.n	800962c <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80095f2:	68fb      	ldr	r3, [r7, #12]
 80095f4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80095f8:	685b      	ldr	r3, [r3, #4]
 80095fa:	68fa      	ldr	r2, [r7, #12]
 80095fc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009600:	f043 0302 	orr.w	r3, r3, #2
 8009604:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800960a:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009616:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009622:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	639a      	str	r2, [r3, #56]	@ 0x38
 800962a:	e00b      	b.n	8009644 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009630:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800963c:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800964a:	461a      	mov	r2, r3
 800964c:	2300      	movs	r3, #0
 800964e:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8009650:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8009654:	2b01      	cmp	r3, #1
 8009656:	d10d      	bne.n	8009674 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8009658:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800965c:	2b00      	cmp	r3, #0
 800965e:	d104      	bne.n	800966a <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8009660:	2100      	movs	r1, #0
 8009662:	6878      	ldr	r0, [r7, #4]
 8009664:	f000 f968 	bl	8009938 <USB_SetDevSpeed>
 8009668:	e008      	b.n	800967c <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800966a:	2101      	movs	r1, #1
 800966c:	6878      	ldr	r0, [r7, #4]
 800966e:	f000 f963 	bl	8009938 <USB_SetDevSpeed>
 8009672:	e003      	b.n	800967c <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8009674:	2103      	movs	r1, #3
 8009676:	6878      	ldr	r0, [r7, #4]
 8009678:	f000 f95e 	bl	8009938 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800967c:	2110      	movs	r1, #16
 800967e:	6878      	ldr	r0, [r7, #4]
 8009680:	f000 f8fa 	bl	8009878 <USB_FlushTxFifo>
 8009684:	4603      	mov	r3, r0
 8009686:	2b00      	cmp	r3, #0
 8009688:	d001      	beq.n	800968e <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 800968a:	2301      	movs	r3, #1
 800968c:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800968e:	6878      	ldr	r0, [r7, #4]
 8009690:	f000 f924 	bl	80098dc <USB_FlushRxFifo>
 8009694:	4603      	mov	r3, r0
 8009696:	2b00      	cmp	r3, #0
 8009698:	d001      	beq.n	800969e <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 800969a:	2301      	movs	r3, #1
 800969c:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800969e:	68fb      	ldr	r3, [r7, #12]
 80096a0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80096a4:	461a      	mov	r2, r3
 80096a6:	2300      	movs	r3, #0
 80096a8:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80096aa:	68fb      	ldr	r3, [r7, #12]
 80096ac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80096b0:	461a      	mov	r2, r3
 80096b2:	2300      	movs	r3, #0
 80096b4:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80096b6:	68fb      	ldr	r3, [r7, #12]
 80096b8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80096bc:	461a      	mov	r2, r3
 80096be:	2300      	movs	r3, #0
 80096c0:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80096c2:	2300      	movs	r3, #0
 80096c4:	613b      	str	r3, [r7, #16]
 80096c6:	e043      	b.n	8009750 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80096c8:	693b      	ldr	r3, [r7, #16]
 80096ca:	015a      	lsls	r2, r3, #5
 80096cc:	68fb      	ldr	r3, [r7, #12]
 80096ce:	4413      	add	r3, r2
 80096d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80096da:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80096de:	d118      	bne.n	8009712 <USB_DevInit+0x162>
    {
      if (i == 0U)
 80096e0:	693b      	ldr	r3, [r7, #16]
 80096e2:	2b00      	cmp	r3, #0
 80096e4:	d10a      	bne.n	80096fc <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80096e6:	693b      	ldr	r3, [r7, #16]
 80096e8:	015a      	lsls	r2, r3, #5
 80096ea:	68fb      	ldr	r3, [r7, #12]
 80096ec:	4413      	add	r3, r2
 80096ee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80096f2:	461a      	mov	r2, r3
 80096f4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80096f8:	6013      	str	r3, [r2, #0]
 80096fa:	e013      	b.n	8009724 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80096fc:	693b      	ldr	r3, [r7, #16]
 80096fe:	015a      	lsls	r2, r3, #5
 8009700:	68fb      	ldr	r3, [r7, #12]
 8009702:	4413      	add	r3, r2
 8009704:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009708:	461a      	mov	r2, r3
 800970a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800970e:	6013      	str	r3, [r2, #0]
 8009710:	e008      	b.n	8009724 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8009712:	693b      	ldr	r3, [r7, #16]
 8009714:	015a      	lsls	r2, r3, #5
 8009716:	68fb      	ldr	r3, [r7, #12]
 8009718:	4413      	add	r3, r2
 800971a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800971e:	461a      	mov	r2, r3
 8009720:	2300      	movs	r3, #0
 8009722:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8009724:	693b      	ldr	r3, [r7, #16]
 8009726:	015a      	lsls	r2, r3, #5
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	4413      	add	r3, r2
 800972c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009730:	461a      	mov	r2, r3
 8009732:	2300      	movs	r3, #0
 8009734:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8009736:	693b      	ldr	r3, [r7, #16]
 8009738:	015a      	lsls	r2, r3, #5
 800973a:	68fb      	ldr	r3, [r7, #12]
 800973c:	4413      	add	r3, r2
 800973e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009742:	461a      	mov	r2, r3
 8009744:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8009748:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800974a:	693b      	ldr	r3, [r7, #16]
 800974c:	3301      	adds	r3, #1
 800974e:	613b      	str	r3, [r7, #16]
 8009750:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8009754:	461a      	mov	r2, r3
 8009756:	693b      	ldr	r3, [r7, #16]
 8009758:	4293      	cmp	r3, r2
 800975a:	d3b5      	bcc.n	80096c8 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800975c:	2300      	movs	r3, #0
 800975e:	613b      	str	r3, [r7, #16]
 8009760:	e043      	b.n	80097ea <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009762:	693b      	ldr	r3, [r7, #16]
 8009764:	015a      	lsls	r2, r3, #5
 8009766:	68fb      	ldr	r3, [r7, #12]
 8009768:	4413      	add	r3, r2
 800976a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009774:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009778:	d118      	bne.n	80097ac <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 800977a:	693b      	ldr	r3, [r7, #16]
 800977c:	2b00      	cmp	r3, #0
 800977e:	d10a      	bne.n	8009796 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8009780:	693b      	ldr	r3, [r7, #16]
 8009782:	015a      	lsls	r2, r3, #5
 8009784:	68fb      	ldr	r3, [r7, #12]
 8009786:	4413      	add	r3, r2
 8009788:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800978c:	461a      	mov	r2, r3
 800978e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8009792:	6013      	str	r3, [r2, #0]
 8009794:	e013      	b.n	80097be <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8009796:	693b      	ldr	r3, [r7, #16]
 8009798:	015a      	lsls	r2, r3, #5
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	4413      	add	r3, r2
 800979e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80097a2:	461a      	mov	r2, r3
 80097a4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80097a8:	6013      	str	r3, [r2, #0]
 80097aa:	e008      	b.n	80097be <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80097ac:	693b      	ldr	r3, [r7, #16]
 80097ae:	015a      	lsls	r2, r3, #5
 80097b0:	68fb      	ldr	r3, [r7, #12]
 80097b2:	4413      	add	r3, r2
 80097b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80097b8:	461a      	mov	r2, r3
 80097ba:	2300      	movs	r3, #0
 80097bc:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80097be:	693b      	ldr	r3, [r7, #16]
 80097c0:	015a      	lsls	r2, r3, #5
 80097c2:	68fb      	ldr	r3, [r7, #12]
 80097c4:	4413      	add	r3, r2
 80097c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80097ca:	461a      	mov	r2, r3
 80097cc:	2300      	movs	r3, #0
 80097ce:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80097d0:	693b      	ldr	r3, [r7, #16]
 80097d2:	015a      	lsls	r2, r3, #5
 80097d4:	68fb      	ldr	r3, [r7, #12]
 80097d6:	4413      	add	r3, r2
 80097d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80097dc:	461a      	mov	r2, r3
 80097de:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80097e2:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80097e4:	693b      	ldr	r3, [r7, #16]
 80097e6:	3301      	adds	r3, #1
 80097e8:	613b      	str	r3, [r7, #16]
 80097ea:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80097ee:	461a      	mov	r2, r3
 80097f0:	693b      	ldr	r3, [r7, #16]
 80097f2:	4293      	cmp	r3, r2
 80097f4:	d3b5      	bcc.n	8009762 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80097f6:	68fb      	ldr	r3, [r7, #12]
 80097f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80097fc:	691b      	ldr	r3, [r3, #16]
 80097fe:	68fa      	ldr	r2, [r7, #12]
 8009800:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009804:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009808:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	2200      	movs	r2, #0
 800980e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8009816:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8009818:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800981c:	2b00      	cmp	r3, #0
 800981e:	d105      	bne.n	800982c <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	699b      	ldr	r3, [r3, #24]
 8009824:	f043 0210 	orr.w	r2, r3, #16
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	699a      	ldr	r2, [r3, #24]
 8009830:	4b10      	ldr	r3, [pc, #64]	@ (8009874 <USB_DevInit+0x2c4>)
 8009832:	4313      	orrs	r3, r2
 8009834:	687a      	ldr	r2, [r7, #4]
 8009836:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8009838:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800983c:	2b00      	cmp	r3, #0
 800983e:	d005      	beq.n	800984c <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	699b      	ldr	r3, [r3, #24]
 8009844:	f043 0208 	orr.w	r2, r3, #8
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800984c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8009850:	2b01      	cmp	r3, #1
 8009852:	d107      	bne.n	8009864 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	699b      	ldr	r3, [r3, #24]
 8009858:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800985c:	f043 0304 	orr.w	r3, r3, #4
 8009860:	687a      	ldr	r2, [r7, #4]
 8009862:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8009864:	7dfb      	ldrb	r3, [r7, #23]
}
 8009866:	4618      	mov	r0, r3
 8009868:	3718      	adds	r7, #24
 800986a:	46bd      	mov	sp, r7
 800986c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009870:	b004      	add	sp, #16
 8009872:	4770      	bx	lr
 8009874:	803c3800 	.word	0x803c3800

08009878 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8009878:	b480      	push	{r7}
 800987a:	b085      	sub	sp, #20
 800987c:	af00      	add	r7, sp, #0
 800987e:	6078      	str	r0, [r7, #4]
 8009880:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8009882:	2300      	movs	r3, #0
 8009884:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009886:	68fb      	ldr	r3, [r7, #12]
 8009888:	3301      	adds	r3, #1
 800988a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800988c:	68fb      	ldr	r3, [r7, #12]
 800988e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009892:	d901      	bls.n	8009898 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8009894:	2303      	movs	r3, #3
 8009896:	e01b      	b.n	80098d0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	691b      	ldr	r3, [r3, #16]
 800989c:	2b00      	cmp	r3, #0
 800989e:	daf2      	bge.n	8009886 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80098a0:	2300      	movs	r3, #0
 80098a2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80098a4:	683b      	ldr	r3, [r7, #0]
 80098a6:	019b      	lsls	r3, r3, #6
 80098a8:	f043 0220 	orr.w	r2, r3, #32
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80098b0:	68fb      	ldr	r3, [r7, #12]
 80098b2:	3301      	adds	r3, #1
 80098b4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80098b6:	68fb      	ldr	r3, [r7, #12]
 80098b8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80098bc:	d901      	bls.n	80098c2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80098be:	2303      	movs	r3, #3
 80098c0:	e006      	b.n	80098d0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	691b      	ldr	r3, [r3, #16]
 80098c6:	f003 0320 	and.w	r3, r3, #32
 80098ca:	2b20      	cmp	r3, #32
 80098cc:	d0f0      	beq.n	80098b0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80098ce:	2300      	movs	r3, #0
}
 80098d0:	4618      	mov	r0, r3
 80098d2:	3714      	adds	r7, #20
 80098d4:	46bd      	mov	sp, r7
 80098d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098da:	4770      	bx	lr

080098dc <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80098dc:	b480      	push	{r7}
 80098de:	b085      	sub	sp, #20
 80098e0:	af00      	add	r7, sp, #0
 80098e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80098e4:	2300      	movs	r3, #0
 80098e6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80098e8:	68fb      	ldr	r3, [r7, #12]
 80098ea:	3301      	adds	r3, #1
 80098ec:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80098ee:	68fb      	ldr	r3, [r7, #12]
 80098f0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80098f4:	d901      	bls.n	80098fa <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80098f6:	2303      	movs	r3, #3
 80098f8:	e018      	b.n	800992c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	691b      	ldr	r3, [r3, #16]
 80098fe:	2b00      	cmp	r3, #0
 8009900:	daf2      	bge.n	80098e8 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8009902:	2300      	movs	r3, #0
 8009904:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	2210      	movs	r2, #16
 800990a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800990c:	68fb      	ldr	r3, [r7, #12]
 800990e:	3301      	adds	r3, #1
 8009910:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009912:	68fb      	ldr	r3, [r7, #12]
 8009914:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009918:	d901      	bls.n	800991e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800991a:	2303      	movs	r3, #3
 800991c:	e006      	b.n	800992c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	691b      	ldr	r3, [r3, #16]
 8009922:	f003 0310 	and.w	r3, r3, #16
 8009926:	2b10      	cmp	r3, #16
 8009928:	d0f0      	beq.n	800990c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800992a:	2300      	movs	r3, #0
}
 800992c:	4618      	mov	r0, r3
 800992e:	3714      	adds	r7, #20
 8009930:	46bd      	mov	sp, r7
 8009932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009936:	4770      	bx	lr

08009938 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8009938:	b480      	push	{r7}
 800993a:	b085      	sub	sp, #20
 800993c:	af00      	add	r7, sp, #0
 800993e:	6078      	str	r0, [r7, #4]
 8009940:	460b      	mov	r3, r1
 8009942:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8009948:	68fb      	ldr	r3, [r7, #12]
 800994a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800994e:	681a      	ldr	r2, [r3, #0]
 8009950:	78fb      	ldrb	r3, [r7, #3]
 8009952:	68f9      	ldr	r1, [r7, #12]
 8009954:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009958:	4313      	orrs	r3, r2
 800995a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800995c:	2300      	movs	r3, #0
}
 800995e:	4618      	mov	r0, r3
 8009960:	3714      	adds	r7, #20
 8009962:	46bd      	mov	sp, r7
 8009964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009968:	4770      	bx	lr

0800996a <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800996a:	b480      	push	{r7}
 800996c:	b087      	sub	sp, #28
 800996e:	af00      	add	r7, sp, #0
 8009970:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8009976:	693b      	ldr	r3, [r7, #16]
 8009978:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800997c:	689b      	ldr	r3, [r3, #8]
 800997e:	f003 0306 	and.w	r3, r3, #6
 8009982:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	2b00      	cmp	r3, #0
 8009988:	d102      	bne.n	8009990 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800998a:	2300      	movs	r3, #0
 800998c:	75fb      	strb	r3, [r7, #23]
 800998e:	e00a      	b.n	80099a6 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8009990:	68fb      	ldr	r3, [r7, #12]
 8009992:	2b02      	cmp	r3, #2
 8009994:	d002      	beq.n	800999c <USB_GetDevSpeed+0x32>
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	2b06      	cmp	r3, #6
 800999a:	d102      	bne.n	80099a2 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800999c:	2302      	movs	r3, #2
 800999e:	75fb      	strb	r3, [r7, #23]
 80099a0:	e001      	b.n	80099a6 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80099a2:	230f      	movs	r3, #15
 80099a4:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80099a6:	7dfb      	ldrb	r3, [r7, #23]
}
 80099a8:	4618      	mov	r0, r3
 80099aa:	371c      	adds	r7, #28
 80099ac:	46bd      	mov	sp, r7
 80099ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099b2:	4770      	bx	lr

080099b4 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80099b4:	b480      	push	{r7}
 80099b6:	b085      	sub	sp, #20
 80099b8:	af00      	add	r7, sp, #0
 80099ba:	6078      	str	r0, [r7, #4]
 80099bc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80099c2:	683b      	ldr	r3, [r7, #0]
 80099c4:	781b      	ldrb	r3, [r3, #0]
 80099c6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80099c8:	683b      	ldr	r3, [r7, #0]
 80099ca:	785b      	ldrb	r3, [r3, #1]
 80099cc:	2b01      	cmp	r3, #1
 80099ce:	d13a      	bne.n	8009a46 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80099d0:	68fb      	ldr	r3, [r7, #12]
 80099d2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80099d6:	69da      	ldr	r2, [r3, #28]
 80099d8:	683b      	ldr	r3, [r7, #0]
 80099da:	781b      	ldrb	r3, [r3, #0]
 80099dc:	f003 030f 	and.w	r3, r3, #15
 80099e0:	2101      	movs	r1, #1
 80099e2:	fa01 f303 	lsl.w	r3, r1, r3
 80099e6:	b29b      	uxth	r3, r3
 80099e8:	68f9      	ldr	r1, [r7, #12]
 80099ea:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80099ee:	4313      	orrs	r3, r2
 80099f0:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80099f2:	68bb      	ldr	r3, [r7, #8]
 80099f4:	015a      	lsls	r2, r3, #5
 80099f6:	68fb      	ldr	r3, [r7, #12]
 80099f8:	4413      	add	r3, r2
 80099fa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80099fe:	681b      	ldr	r3, [r3, #0]
 8009a00:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009a04:	2b00      	cmp	r3, #0
 8009a06:	d155      	bne.n	8009ab4 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009a08:	68bb      	ldr	r3, [r7, #8]
 8009a0a:	015a      	lsls	r2, r3, #5
 8009a0c:	68fb      	ldr	r3, [r7, #12]
 8009a0e:	4413      	add	r3, r2
 8009a10:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009a14:	681a      	ldr	r2, [r3, #0]
 8009a16:	683b      	ldr	r3, [r7, #0]
 8009a18:	689b      	ldr	r3, [r3, #8]
 8009a1a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8009a1e:	683b      	ldr	r3, [r7, #0]
 8009a20:	791b      	ldrb	r3, [r3, #4]
 8009a22:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009a24:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8009a26:	68bb      	ldr	r3, [r7, #8]
 8009a28:	059b      	lsls	r3, r3, #22
 8009a2a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009a2c:	4313      	orrs	r3, r2
 8009a2e:	68ba      	ldr	r2, [r7, #8]
 8009a30:	0151      	lsls	r1, r2, #5
 8009a32:	68fa      	ldr	r2, [r7, #12]
 8009a34:	440a      	add	r2, r1
 8009a36:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009a3a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009a3e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009a42:	6013      	str	r3, [r2, #0]
 8009a44:	e036      	b.n	8009ab4 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8009a46:	68fb      	ldr	r3, [r7, #12]
 8009a48:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009a4c:	69da      	ldr	r2, [r3, #28]
 8009a4e:	683b      	ldr	r3, [r7, #0]
 8009a50:	781b      	ldrb	r3, [r3, #0]
 8009a52:	f003 030f 	and.w	r3, r3, #15
 8009a56:	2101      	movs	r1, #1
 8009a58:	fa01 f303 	lsl.w	r3, r1, r3
 8009a5c:	041b      	lsls	r3, r3, #16
 8009a5e:	68f9      	ldr	r1, [r7, #12]
 8009a60:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009a64:	4313      	orrs	r3, r2
 8009a66:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8009a68:	68bb      	ldr	r3, [r7, #8]
 8009a6a:	015a      	lsls	r2, r3, #5
 8009a6c:	68fb      	ldr	r3, [r7, #12]
 8009a6e:	4413      	add	r3, r2
 8009a70:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009a74:	681b      	ldr	r3, [r3, #0]
 8009a76:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	d11a      	bne.n	8009ab4 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8009a7e:	68bb      	ldr	r3, [r7, #8]
 8009a80:	015a      	lsls	r2, r3, #5
 8009a82:	68fb      	ldr	r3, [r7, #12]
 8009a84:	4413      	add	r3, r2
 8009a86:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009a8a:	681a      	ldr	r2, [r3, #0]
 8009a8c:	683b      	ldr	r3, [r7, #0]
 8009a8e:	689b      	ldr	r3, [r3, #8]
 8009a90:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8009a94:	683b      	ldr	r3, [r7, #0]
 8009a96:	791b      	ldrb	r3, [r3, #4]
 8009a98:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8009a9a:	430b      	orrs	r3, r1
 8009a9c:	4313      	orrs	r3, r2
 8009a9e:	68ba      	ldr	r2, [r7, #8]
 8009aa0:	0151      	lsls	r1, r2, #5
 8009aa2:	68fa      	ldr	r2, [r7, #12]
 8009aa4:	440a      	add	r2, r1
 8009aa6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009aaa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009aae:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009ab2:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8009ab4:	2300      	movs	r3, #0
}
 8009ab6:	4618      	mov	r0, r3
 8009ab8:	3714      	adds	r7, #20
 8009aba:	46bd      	mov	sp, r7
 8009abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ac0:	4770      	bx	lr
	...

08009ac4 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8009ac4:	b480      	push	{r7}
 8009ac6:	b085      	sub	sp, #20
 8009ac8:	af00      	add	r7, sp, #0
 8009aca:	6078      	str	r0, [r7, #4]
 8009acc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009ad2:	683b      	ldr	r3, [r7, #0]
 8009ad4:	781b      	ldrb	r3, [r3, #0]
 8009ad6:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8009ad8:	683b      	ldr	r3, [r7, #0]
 8009ada:	785b      	ldrb	r3, [r3, #1]
 8009adc:	2b01      	cmp	r3, #1
 8009ade:	d161      	bne.n	8009ba4 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8009ae0:	68bb      	ldr	r3, [r7, #8]
 8009ae2:	015a      	lsls	r2, r3, #5
 8009ae4:	68fb      	ldr	r3, [r7, #12]
 8009ae6:	4413      	add	r3, r2
 8009ae8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009aec:	681b      	ldr	r3, [r3, #0]
 8009aee:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009af2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009af6:	d11f      	bne.n	8009b38 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8009af8:	68bb      	ldr	r3, [r7, #8]
 8009afa:	015a      	lsls	r2, r3, #5
 8009afc:	68fb      	ldr	r3, [r7, #12]
 8009afe:	4413      	add	r3, r2
 8009b00:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	68ba      	ldr	r2, [r7, #8]
 8009b08:	0151      	lsls	r1, r2, #5
 8009b0a:	68fa      	ldr	r2, [r7, #12]
 8009b0c:	440a      	add	r2, r1
 8009b0e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009b12:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8009b16:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8009b18:	68bb      	ldr	r3, [r7, #8]
 8009b1a:	015a      	lsls	r2, r3, #5
 8009b1c:	68fb      	ldr	r3, [r7, #12]
 8009b1e:	4413      	add	r3, r2
 8009b20:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009b24:	681b      	ldr	r3, [r3, #0]
 8009b26:	68ba      	ldr	r2, [r7, #8]
 8009b28:	0151      	lsls	r1, r2, #5
 8009b2a:	68fa      	ldr	r2, [r7, #12]
 8009b2c:	440a      	add	r2, r1
 8009b2e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009b32:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009b36:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8009b38:	68fb      	ldr	r3, [r7, #12]
 8009b3a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009b3e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009b40:	683b      	ldr	r3, [r7, #0]
 8009b42:	781b      	ldrb	r3, [r3, #0]
 8009b44:	f003 030f 	and.w	r3, r3, #15
 8009b48:	2101      	movs	r1, #1
 8009b4a:	fa01 f303 	lsl.w	r3, r1, r3
 8009b4e:	b29b      	uxth	r3, r3
 8009b50:	43db      	mvns	r3, r3
 8009b52:	68f9      	ldr	r1, [r7, #12]
 8009b54:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009b58:	4013      	ands	r3, r2
 8009b5a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8009b5c:	68fb      	ldr	r3, [r7, #12]
 8009b5e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009b62:	69da      	ldr	r2, [r3, #28]
 8009b64:	683b      	ldr	r3, [r7, #0]
 8009b66:	781b      	ldrb	r3, [r3, #0]
 8009b68:	f003 030f 	and.w	r3, r3, #15
 8009b6c:	2101      	movs	r1, #1
 8009b6e:	fa01 f303 	lsl.w	r3, r1, r3
 8009b72:	b29b      	uxth	r3, r3
 8009b74:	43db      	mvns	r3, r3
 8009b76:	68f9      	ldr	r1, [r7, #12]
 8009b78:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009b7c:	4013      	ands	r3, r2
 8009b7e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8009b80:	68bb      	ldr	r3, [r7, #8]
 8009b82:	015a      	lsls	r2, r3, #5
 8009b84:	68fb      	ldr	r3, [r7, #12]
 8009b86:	4413      	add	r3, r2
 8009b88:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009b8c:	681a      	ldr	r2, [r3, #0]
 8009b8e:	68bb      	ldr	r3, [r7, #8]
 8009b90:	0159      	lsls	r1, r3, #5
 8009b92:	68fb      	ldr	r3, [r7, #12]
 8009b94:	440b      	add	r3, r1
 8009b96:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009b9a:	4619      	mov	r1, r3
 8009b9c:	4b35      	ldr	r3, [pc, #212]	@ (8009c74 <USB_DeactivateEndpoint+0x1b0>)
 8009b9e:	4013      	ands	r3, r2
 8009ba0:	600b      	str	r3, [r1, #0]
 8009ba2:	e060      	b.n	8009c66 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009ba4:	68bb      	ldr	r3, [r7, #8]
 8009ba6:	015a      	lsls	r2, r3, #5
 8009ba8:	68fb      	ldr	r3, [r7, #12]
 8009baa:	4413      	add	r3, r2
 8009bac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009bb0:	681b      	ldr	r3, [r3, #0]
 8009bb2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009bb6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009bba:	d11f      	bne.n	8009bfc <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8009bbc:	68bb      	ldr	r3, [r7, #8]
 8009bbe:	015a      	lsls	r2, r3, #5
 8009bc0:	68fb      	ldr	r3, [r7, #12]
 8009bc2:	4413      	add	r3, r2
 8009bc4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009bc8:	681b      	ldr	r3, [r3, #0]
 8009bca:	68ba      	ldr	r2, [r7, #8]
 8009bcc:	0151      	lsls	r1, r2, #5
 8009bce:	68fa      	ldr	r2, [r7, #12]
 8009bd0:	440a      	add	r2, r1
 8009bd2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009bd6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8009bda:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8009bdc:	68bb      	ldr	r3, [r7, #8]
 8009bde:	015a      	lsls	r2, r3, #5
 8009be0:	68fb      	ldr	r3, [r7, #12]
 8009be2:	4413      	add	r3, r2
 8009be4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009be8:	681b      	ldr	r3, [r3, #0]
 8009bea:	68ba      	ldr	r2, [r7, #8]
 8009bec:	0151      	lsls	r1, r2, #5
 8009bee:	68fa      	ldr	r2, [r7, #12]
 8009bf0:	440a      	add	r2, r1
 8009bf2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009bf6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009bfa:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8009bfc:	68fb      	ldr	r3, [r7, #12]
 8009bfe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009c02:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009c04:	683b      	ldr	r3, [r7, #0]
 8009c06:	781b      	ldrb	r3, [r3, #0]
 8009c08:	f003 030f 	and.w	r3, r3, #15
 8009c0c:	2101      	movs	r1, #1
 8009c0e:	fa01 f303 	lsl.w	r3, r1, r3
 8009c12:	041b      	lsls	r3, r3, #16
 8009c14:	43db      	mvns	r3, r3
 8009c16:	68f9      	ldr	r1, [r7, #12]
 8009c18:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009c1c:	4013      	ands	r3, r2
 8009c1e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8009c20:	68fb      	ldr	r3, [r7, #12]
 8009c22:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009c26:	69da      	ldr	r2, [r3, #28]
 8009c28:	683b      	ldr	r3, [r7, #0]
 8009c2a:	781b      	ldrb	r3, [r3, #0]
 8009c2c:	f003 030f 	and.w	r3, r3, #15
 8009c30:	2101      	movs	r1, #1
 8009c32:	fa01 f303 	lsl.w	r3, r1, r3
 8009c36:	041b      	lsls	r3, r3, #16
 8009c38:	43db      	mvns	r3, r3
 8009c3a:	68f9      	ldr	r1, [r7, #12]
 8009c3c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009c40:	4013      	ands	r3, r2
 8009c42:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8009c44:	68bb      	ldr	r3, [r7, #8]
 8009c46:	015a      	lsls	r2, r3, #5
 8009c48:	68fb      	ldr	r3, [r7, #12]
 8009c4a:	4413      	add	r3, r2
 8009c4c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009c50:	681a      	ldr	r2, [r3, #0]
 8009c52:	68bb      	ldr	r3, [r7, #8]
 8009c54:	0159      	lsls	r1, r3, #5
 8009c56:	68fb      	ldr	r3, [r7, #12]
 8009c58:	440b      	add	r3, r1
 8009c5a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009c5e:	4619      	mov	r1, r3
 8009c60:	4b05      	ldr	r3, [pc, #20]	@ (8009c78 <USB_DeactivateEndpoint+0x1b4>)
 8009c62:	4013      	ands	r3, r2
 8009c64:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8009c66:	2300      	movs	r3, #0
}
 8009c68:	4618      	mov	r0, r3
 8009c6a:	3714      	adds	r7, #20
 8009c6c:	46bd      	mov	sp, r7
 8009c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c72:	4770      	bx	lr
 8009c74:	ec337800 	.word	0xec337800
 8009c78:	eff37800 	.word	0xeff37800

08009c7c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8009c7c:	b580      	push	{r7, lr}
 8009c7e:	b08a      	sub	sp, #40	@ 0x28
 8009c80:	af02      	add	r7, sp, #8
 8009c82:	60f8      	str	r0, [r7, #12]
 8009c84:	60b9      	str	r1, [r7, #8]
 8009c86:	4613      	mov	r3, r2
 8009c88:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009c8a:	68fb      	ldr	r3, [r7, #12]
 8009c8c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8009c8e:	68bb      	ldr	r3, [r7, #8]
 8009c90:	781b      	ldrb	r3, [r3, #0]
 8009c92:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8009c94:	68bb      	ldr	r3, [r7, #8]
 8009c96:	785b      	ldrb	r3, [r3, #1]
 8009c98:	2b01      	cmp	r3, #1
 8009c9a:	f040 817f 	bne.w	8009f9c <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8009c9e:	68bb      	ldr	r3, [r7, #8]
 8009ca0:	691b      	ldr	r3, [r3, #16]
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	d132      	bne.n	8009d0c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009ca6:	69bb      	ldr	r3, [r7, #24]
 8009ca8:	015a      	lsls	r2, r3, #5
 8009caa:	69fb      	ldr	r3, [r7, #28]
 8009cac:	4413      	add	r3, r2
 8009cae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009cb2:	691b      	ldr	r3, [r3, #16]
 8009cb4:	69ba      	ldr	r2, [r7, #24]
 8009cb6:	0151      	lsls	r1, r2, #5
 8009cb8:	69fa      	ldr	r2, [r7, #28]
 8009cba:	440a      	add	r2, r1
 8009cbc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009cc0:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8009cc4:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8009cc8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8009cca:	69bb      	ldr	r3, [r7, #24]
 8009ccc:	015a      	lsls	r2, r3, #5
 8009cce:	69fb      	ldr	r3, [r7, #28]
 8009cd0:	4413      	add	r3, r2
 8009cd2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009cd6:	691b      	ldr	r3, [r3, #16]
 8009cd8:	69ba      	ldr	r2, [r7, #24]
 8009cda:	0151      	lsls	r1, r2, #5
 8009cdc:	69fa      	ldr	r2, [r7, #28]
 8009cde:	440a      	add	r2, r1
 8009ce0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009ce4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009ce8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009cea:	69bb      	ldr	r3, [r7, #24]
 8009cec:	015a      	lsls	r2, r3, #5
 8009cee:	69fb      	ldr	r3, [r7, #28]
 8009cf0:	4413      	add	r3, r2
 8009cf2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009cf6:	691b      	ldr	r3, [r3, #16]
 8009cf8:	69ba      	ldr	r2, [r7, #24]
 8009cfa:	0151      	lsls	r1, r2, #5
 8009cfc:	69fa      	ldr	r2, [r7, #28]
 8009cfe:	440a      	add	r2, r1
 8009d00:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009d04:	0cdb      	lsrs	r3, r3, #19
 8009d06:	04db      	lsls	r3, r3, #19
 8009d08:	6113      	str	r3, [r2, #16]
 8009d0a:	e097      	b.n	8009e3c <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009d0c:	69bb      	ldr	r3, [r7, #24]
 8009d0e:	015a      	lsls	r2, r3, #5
 8009d10:	69fb      	ldr	r3, [r7, #28]
 8009d12:	4413      	add	r3, r2
 8009d14:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009d18:	691b      	ldr	r3, [r3, #16]
 8009d1a:	69ba      	ldr	r2, [r7, #24]
 8009d1c:	0151      	lsls	r1, r2, #5
 8009d1e:	69fa      	ldr	r2, [r7, #28]
 8009d20:	440a      	add	r2, r1
 8009d22:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009d26:	0cdb      	lsrs	r3, r3, #19
 8009d28:	04db      	lsls	r3, r3, #19
 8009d2a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009d2c:	69bb      	ldr	r3, [r7, #24]
 8009d2e:	015a      	lsls	r2, r3, #5
 8009d30:	69fb      	ldr	r3, [r7, #28]
 8009d32:	4413      	add	r3, r2
 8009d34:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009d38:	691b      	ldr	r3, [r3, #16]
 8009d3a:	69ba      	ldr	r2, [r7, #24]
 8009d3c:	0151      	lsls	r1, r2, #5
 8009d3e:	69fa      	ldr	r2, [r7, #28]
 8009d40:	440a      	add	r2, r1
 8009d42:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009d46:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8009d4a:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8009d4e:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8009d50:	69bb      	ldr	r3, [r7, #24]
 8009d52:	2b00      	cmp	r3, #0
 8009d54:	d11a      	bne.n	8009d8c <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8009d56:	68bb      	ldr	r3, [r7, #8]
 8009d58:	691a      	ldr	r2, [r3, #16]
 8009d5a:	68bb      	ldr	r3, [r7, #8]
 8009d5c:	689b      	ldr	r3, [r3, #8]
 8009d5e:	429a      	cmp	r2, r3
 8009d60:	d903      	bls.n	8009d6a <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8009d62:	68bb      	ldr	r3, [r7, #8]
 8009d64:	689a      	ldr	r2, [r3, #8]
 8009d66:	68bb      	ldr	r3, [r7, #8]
 8009d68:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8009d6a:	69bb      	ldr	r3, [r7, #24]
 8009d6c:	015a      	lsls	r2, r3, #5
 8009d6e:	69fb      	ldr	r3, [r7, #28]
 8009d70:	4413      	add	r3, r2
 8009d72:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009d76:	691b      	ldr	r3, [r3, #16]
 8009d78:	69ba      	ldr	r2, [r7, #24]
 8009d7a:	0151      	lsls	r1, r2, #5
 8009d7c:	69fa      	ldr	r2, [r7, #28]
 8009d7e:	440a      	add	r2, r1
 8009d80:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009d84:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009d88:	6113      	str	r3, [r2, #16]
 8009d8a:	e044      	b.n	8009e16 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8009d8c:	68bb      	ldr	r3, [r7, #8]
 8009d8e:	691a      	ldr	r2, [r3, #16]
 8009d90:	68bb      	ldr	r3, [r7, #8]
 8009d92:	689b      	ldr	r3, [r3, #8]
 8009d94:	4413      	add	r3, r2
 8009d96:	1e5a      	subs	r2, r3, #1
 8009d98:	68bb      	ldr	r3, [r7, #8]
 8009d9a:	689b      	ldr	r3, [r3, #8]
 8009d9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009da0:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (pktcnt << 19));
 8009da2:	69bb      	ldr	r3, [r7, #24]
 8009da4:	015a      	lsls	r2, r3, #5
 8009da6:	69fb      	ldr	r3, [r7, #28]
 8009da8:	4413      	add	r3, r2
 8009daa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009dae:	691a      	ldr	r2, [r3, #16]
 8009db0:	8afb      	ldrh	r3, [r7, #22]
 8009db2:	04d9      	lsls	r1, r3, #19
 8009db4:	4ba4      	ldr	r3, [pc, #656]	@ (800a048 <USB_EPStartXfer+0x3cc>)
 8009db6:	400b      	ands	r3, r1
 8009db8:	69b9      	ldr	r1, [r7, #24]
 8009dba:	0148      	lsls	r0, r1, #5
 8009dbc:	69f9      	ldr	r1, [r7, #28]
 8009dbe:	4401      	add	r1, r0
 8009dc0:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8009dc4:	4313      	orrs	r3, r2
 8009dc6:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8009dc8:	68bb      	ldr	r3, [r7, #8]
 8009dca:	791b      	ldrb	r3, [r3, #4]
 8009dcc:	2b01      	cmp	r3, #1
 8009dce:	d122      	bne.n	8009e16 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8009dd0:	69bb      	ldr	r3, [r7, #24]
 8009dd2:	015a      	lsls	r2, r3, #5
 8009dd4:	69fb      	ldr	r3, [r7, #28]
 8009dd6:	4413      	add	r3, r2
 8009dd8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009ddc:	691b      	ldr	r3, [r3, #16]
 8009dde:	69ba      	ldr	r2, [r7, #24]
 8009de0:	0151      	lsls	r1, r2, #5
 8009de2:	69fa      	ldr	r2, [r7, #28]
 8009de4:	440a      	add	r2, r1
 8009de6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009dea:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8009dee:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (pktcnt << 29));
 8009df0:	69bb      	ldr	r3, [r7, #24]
 8009df2:	015a      	lsls	r2, r3, #5
 8009df4:	69fb      	ldr	r3, [r7, #28]
 8009df6:	4413      	add	r3, r2
 8009df8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009dfc:	691a      	ldr	r2, [r3, #16]
 8009dfe:	8afb      	ldrh	r3, [r7, #22]
 8009e00:	075b      	lsls	r3, r3, #29
 8009e02:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8009e06:	69b9      	ldr	r1, [r7, #24]
 8009e08:	0148      	lsls	r0, r1, #5
 8009e0a:	69f9      	ldr	r1, [r7, #28]
 8009e0c:	4401      	add	r1, r0
 8009e0e:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8009e12:	4313      	orrs	r3, r2
 8009e14:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8009e16:	69bb      	ldr	r3, [r7, #24]
 8009e18:	015a      	lsls	r2, r3, #5
 8009e1a:	69fb      	ldr	r3, [r7, #28]
 8009e1c:	4413      	add	r3, r2
 8009e1e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009e22:	691a      	ldr	r2, [r3, #16]
 8009e24:	68bb      	ldr	r3, [r7, #8]
 8009e26:	691b      	ldr	r3, [r3, #16]
 8009e28:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009e2c:	69b9      	ldr	r1, [r7, #24]
 8009e2e:	0148      	lsls	r0, r1, #5
 8009e30:	69f9      	ldr	r1, [r7, #28]
 8009e32:	4401      	add	r1, r0
 8009e34:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8009e38:	4313      	orrs	r3, r2
 8009e3a:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8009e3c:	79fb      	ldrb	r3, [r7, #7]
 8009e3e:	2b01      	cmp	r3, #1
 8009e40:	d14b      	bne.n	8009eda <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8009e42:	68bb      	ldr	r3, [r7, #8]
 8009e44:	69db      	ldr	r3, [r3, #28]
 8009e46:	2b00      	cmp	r3, #0
 8009e48:	d009      	beq.n	8009e5e <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8009e4a:	69bb      	ldr	r3, [r7, #24]
 8009e4c:	015a      	lsls	r2, r3, #5
 8009e4e:	69fb      	ldr	r3, [r7, #28]
 8009e50:	4413      	add	r3, r2
 8009e52:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009e56:	461a      	mov	r2, r3
 8009e58:	68bb      	ldr	r3, [r7, #8]
 8009e5a:	69db      	ldr	r3, [r3, #28]
 8009e5c:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8009e5e:	68bb      	ldr	r3, [r7, #8]
 8009e60:	791b      	ldrb	r3, [r3, #4]
 8009e62:	2b01      	cmp	r3, #1
 8009e64:	d128      	bne.n	8009eb8 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009e66:	69fb      	ldr	r3, [r7, #28]
 8009e68:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009e6c:	689b      	ldr	r3, [r3, #8]
 8009e6e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009e72:	2b00      	cmp	r3, #0
 8009e74:	d110      	bne.n	8009e98 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8009e76:	69bb      	ldr	r3, [r7, #24]
 8009e78:	015a      	lsls	r2, r3, #5
 8009e7a:	69fb      	ldr	r3, [r7, #28]
 8009e7c:	4413      	add	r3, r2
 8009e7e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009e82:	681b      	ldr	r3, [r3, #0]
 8009e84:	69ba      	ldr	r2, [r7, #24]
 8009e86:	0151      	lsls	r1, r2, #5
 8009e88:	69fa      	ldr	r2, [r7, #28]
 8009e8a:	440a      	add	r2, r1
 8009e8c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009e90:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8009e94:	6013      	str	r3, [r2, #0]
 8009e96:	e00f      	b.n	8009eb8 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8009e98:	69bb      	ldr	r3, [r7, #24]
 8009e9a:	015a      	lsls	r2, r3, #5
 8009e9c:	69fb      	ldr	r3, [r7, #28]
 8009e9e:	4413      	add	r3, r2
 8009ea0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009ea4:	681b      	ldr	r3, [r3, #0]
 8009ea6:	69ba      	ldr	r2, [r7, #24]
 8009ea8:	0151      	lsls	r1, r2, #5
 8009eaa:	69fa      	ldr	r2, [r7, #28]
 8009eac:	440a      	add	r2, r1
 8009eae:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009eb2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009eb6:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009eb8:	69bb      	ldr	r3, [r7, #24]
 8009eba:	015a      	lsls	r2, r3, #5
 8009ebc:	69fb      	ldr	r3, [r7, #28]
 8009ebe:	4413      	add	r3, r2
 8009ec0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009ec4:	681b      	ldr	r3, [r3, #0]
 8009ec6:	69ba      	ldr	r2, [r7, #24]
 8009ec8:	0151      	lsls	r1, r2, #5
 8009eca:	69fa      	ldr	r2, [r7, #28]
 8009ecc:	440a      	add	r2, r1
 8009ece:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009ed2:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8009ed6:	6013      	str	r3, [r2, #0]
 8009ed8:	e166      	b.n	800a1a8 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009eda:	69bb      	ldr	r3, [r7, #24]
 8009edc:	015a      	lsls	r2, r3, #5
 8009ede:	69fb      	ldr	r3, [r7, #28]
 8009ee0:	4413      	add	r3, r2
 8009ee2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009ee6:	681b      	ldr	r3, [r3, #0]
 8009ee8:	69ba      	ldr	r2, [r7, #24]
 8009eea:	0151      	lsls	r1, r2, #5
 8009eec:	69fa      	ldr	r2, [r7, #28]
 8009eee:	440a      	add	r2, r1
 8009ef0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009ef4:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8009ef8:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8009efa:	68bb      	ldr	r3, [r7, #8]
 8009efc:	791b      	ldrb	r3, [r3, #4]
 8009efe:	2b01      	cmp	r3, #1
 8009f00:	d015      	beq.n	8009f2e <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8009f02:	68bb      	ldr	r3, [r7, #8]
 8009f04:	691b      	ldr	r3, [r3, #16]
 8009f06:	2b00      	cmp	r3, #0
 8009f08:	f000 814e 	beq.w	800a1a8 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8009f0c:	69fb      	ldr	r3, [r7, #28]
 8009f0e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009f12:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009f14:	68bb      	ldr	r3, [r7, #8]
 8009f16:	781b      	ldrb	r3, [r3, #0]
 8009f18:	f003 030f 	and.w	r3, r3, #15
 8009f1c:	2101      	movs	r1, #1
 8009f1e:	fa01 f303 	lsl.w	r3, r1, r3
 8009f22:	69f9      	ldr	r1, [r7, #28]
 8009f24:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009f28:	4313      	orrs	r3, r2
 8009f2a:	634b      	str	r3, [r1, #52]	@ 0x34
 8009f2c:	e13c      	b.n	800a1a8 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009f2e:	69fb      	ldr	r3, [r7, #28]
 8009f30:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009f34:	689b      	ldr	r3, [r3, #8]
 8009f36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009f3a:	2b00      	cmp	r3, #0
 8009f3c:	d110      	bne.n	8009f60 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8009f3e:	69bb      	ldr	r3, [r7, #24]
 8009f40:	015a      	lsls	r2, r3, #5
 8009f42:	69fb      	ldr	r3, [r7, #28]
 8009f44:	4413      	add	r3, r2
 8009f46:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009f4a:	681b      	ldr	r3, [r3, #0]
 8009f4c:	69ba      	ldr	r2, [r7, #24]
 8009f4e:	0151      	lsls	r1, r2, #5
 8009f50:	69fa      	ldr	r2, [r7, #28]
 8009f52:	440a      	add	r2, r1
 8009f54:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009f58:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8009f5c:	6013      	str	r3, [r2, #0]
 8009f5e:	e00f      	b.n	8009f80 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8009f60:	69bb      	ldr	r3, [r7, #24]
 8009f62:	015a      	lsls	r2, r3, #5
 8009f64:	69fb      	ldr	r3, [r7, #28]
 8009f66:	4413      	add	r3, r2
 8009f68:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009f6c:	681b      	ldr	r3, [r3, #0]
 8009f6e:	69ba      	ldr	r2, [r7, #24]
 8009f70:	0151      	lsls	r1, r2, #5
 8009f72:	69fa      	ldr	r2, [r7, #28]
 8009f74:	440a      	add	r2, r1
 8009f76:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009f7a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009f7e:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8009f80:	68bb      	ldr	r3, [r7, #8]
 8009f82:	68d9      	ldr	r1, [r3, #12]
 8009f84:	68bb      	ldr	r3, [r7, #8]
 8009f86:	781a      	ldrb	r2, [r3, #0]
 8009f88:	68bb      	ldr	r3, [r7, #8]
 8009f8a:	691b      	ldr	r3, [r3, #16]
 8009f8c:	b298      	uxth	r0, r3
 8009f8e:	79fb      	ldrb	r3, [r7, #7]
 8009f90:	9300      	str	r3, [sp, #0]
 8009f92:	4603      	mov	r3, r0
 8009f94:	68f8      	ldr	r0, [r7, #12]
 8009f96:	f000 f9b9 	bl	800a30c <USB_WritePacket>
 8009f9a:	e105      	b.n	800a1a8 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8009f9c:	69bb      	ldr	r3, [r7, #24]
 8009f9e:	015a      	lsls	r2, r3, #5
 8009fa0:	69fb      	ldr	r3, [r7, #28]
 8009fa2:	4413      	add	r3, r2
 8009fa4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009fa8:	691b      	ldr	r3, [r3, #16]
 8009faa:	69ba      	ldr	r2, [r7, #24]
 8009fac:	0151      	lsls	r1, r2, #5
 8009fae:	69fa      	ldr	r2, [r7, #28]
 8009fb0:	440a      	add	r2, r1
 8009fb2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009fb6:	0cdb      	lsrs	r3, r3, #19
 8009fb8:	04db      	lsls	r3, r3, #19
 8009fba:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8009fbc:	69bb      	ldr	r3, [r7, #24]
 8009fbe:	015a      	lsls	r2, r3, #5
 8009fc0:	69fb      	ldr	r3, [r7, #28]
 8009fc2:	4413      	add	r3, r2
 8009fc4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009fc8:	691b      	ldr	r3, [r3, #16]
 8009fca:	69ba      	ldr	r2, [r7, #24]
 8009fcc:	0151      	lsls	r1, r2, #5
 8009fce:	69fa      	ldr	r2, [r7, #28]
 8009fd0:	440a      	add	r2, r1
 8009fd2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009fd6:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8009fda:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8009fde:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8009fe0:	69bb      	ldr	r3, [r7, #24]
 8009fe2:	2b00      	cmp	r3, #0
 8009fe4:	d132      	bne.n	800a04c <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 8009fe6:	68bb      	ldr	r3, [r7, #8]
 8009fe8:	691b      	ldr	r3, [r3, #16]
 8009fea:	2b00      	cmp	r3, #0
 8009fec:	d003      	beq.n	8009ff6 <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 8009fee:	68bb      	ldr	r3, [r7, #8]
 8009ff0:	689a      	ldr	r2, [r3, #8]
 8009ff2:	68bb      	ldr	r3, [r7, #8]
 8009ff4:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8009ff6:	68bb      	ldr	r3, [r7, #8]
 8009ff8:	689a      	ldr	r2, [r3, #8]
 8009ffa:	68bb      	ldr	r3, [r7, #8]
 8009ffc:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8009ffe:	69bb      	ldr	r3, [r7, #24]
 800a000:	015a      	lsls	r2, r3, #5
 800a002:	69fb      	ldr	r3, [r7, #28]
 800a004:	4413      	add	r3, r2
 800a006:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a00a:	691a      	ldr	r2, [r3, #16]
 800a00c:	68bb      	ldr	r3, [r7, #8]
 800a00e:	6a1b      	ldr	r3, [r3, #32]
 800a010:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a014:	69b9      	ldr	r1, [r7, #24]
 800a016:	0148      	lsls	r0, r1, #5
 800a018:	69f9      	ldr	r1, [r7, #28]
 800a01a:	4401      	add	r1, r0
 800a01c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800a020:	4313      	orrs	r3, r2
 800a022:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800a024:	69bb      	ldr	r3, [r7, #24]
 800a026:	015a      	lsls	r2, r3, #5
 800a028:	69fb      	ldr	r3, [r7, #28]
 800a02a:	4413      	add	r3, r2
 800a02c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a030:	691b      	ldr	r3, [r3, #16]
 800a032:	69ba      	ldr	r2, [r7, #24]
 800a034:	0151      	lsls	r1, r2, #5
 800a036:	69fa      	ldr	r2, [r7, #28]
 800a038:	440a      	add	r2, r1
 800a03a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a03e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a042:	6113      	str	r3, [r2, #16]
 800a044:	e062      	b.n	800a10c <USB_EPStartXfer+0x490>
 800a046:	bf00      	nop
 800a048:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 800a04c:	68bb      	ldr	r3, [r7, #8]
 800a04e:	691b      	ldr	r3, [r3, #16]
 800a050:	2b00      	cmp	r3, #0
 800a052:	d123      	bne.n	800a09c <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800a054:	69bb      	ldr	r3, [r7, #24]
 800a056:	015a      	lsls	r2, r3, #5
 800a058:	69fb      	ldr	r3, [r7, #28]
 800a05a:	4413      	add	r3, r2
 800a05c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a060:	691a      	ldr	r2, [r3, #16]
 800a062:	68bb      	ldr	r3, [r7, #8]
 800a064:	689b      	ldr	r3, [r3, #8]
 800a066:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a06a:	69b9      	ldr	r1, [r7, #24]
 800a06c:	0148      	lsls	r0, r1, #5
 800a06e:	69f9      	ldr	r1, [r7, #28]
 800a070:	4401      	add	r1, r0
 800a072:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800a076:	4313      	orrs	r3, r2
 800a078:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800a07a:	69bb      	ldr	r3, [r7, #24]
 800a07c:	015a      	lsls	r2, r3, #5
 800a07e:	69fb      	ldr	r3, [r7, #28]
 800a080:	4413      	add	r3, r2
 800a082:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a086:	691b      	ldr	r3, [r3, #16]
 800a088:	69ba      	ldr	r2, [r7, #24]
 800a08a:	0151      	lsls	r1, r2, #5
 800a08c:	69fa      	ldr	r2, [r7, #28]
 800a08e:	440a      	add	r2, r1
 800a090:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a094:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a098:	6113      	str	r3, [r2, #16]
 800a09a:	e037      	b.n	800a10c <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800a09c:	68bb      	ldr	r3, [r7, #8]
 800a09e:	691a      	ldr	r2, [r3, #16]
 800a0a0:	68bb      	ldr	r3, [r7, #8]
 800a0a2:	689b      	ldr	r3, [r3, #8]
 800a0a4:	4413      	add	r3, r2
 800a0a6:	1e5a      	subs	r2, r3, #1
 800a0a8:	68bb      	ldr	r3, [r7, #8]
 800a0aa:	689b      	ldr	r3, [r3, #8]
 800a0ac:	fbb2 f3f3 	udiv	r3, r2, r3
 800a0b0:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800a0b2:	68bb      	ldr	r3, [r7, #8]
 800a0b4:	689b      	ldr	r3, [r3, #8]
 800a0b6:	8afa      	ldrh	r2, [r7, #22]
 800a0b8:	fb03 f202 	mul.w	r2, r3, r2
 800a0bc:	68bb      	ldr	r3, [r7, #8]
 800a0be:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800a0c0:	69bb      	ldr	r3, [r7, #24]
 800a0c2:	015a      	lsls	r2, r3, #5
 800a0c4:	69fb      	ldr	r3, [r7, #28]
 800a0c6:	4413      	add	r3, r2
 800a0c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a0cc:	691a      	ldr	r2, [r3, #16]
 800a0ce:	8afb      	ldrh	r3, [r7, #22]
 800a0d0:	04d9      	lsls	r1, r3, #19
 800a0d2:	4b38      	ldr	r3, [pc, #224]	@ (800a1b4 <USB_EPStartXfer+0x538>)
 800a0d4:	400b      	ands	r3, r1
 800a0d6:	69b9      	ldr	r1, [r7, #24]
 800a0d8:	0148      	lsls	r0, r1, #5
 800a0da:	69f9      	ldr	r1, [r7, #28]
 800a0dc:	4401      	add	r1, r0
 800a0de:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800a0e2:	4313      	orrs	r3, r2
 800a0e4:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800a0e6:	69bb      	ldr	r3, [r7, #24]
 800a0e8:	015a      	lsls	r2, r3, #5
 800a0ea:	69fb      	ldr	r3, [r7, #28]
 800a0ec:	4413      	add	r3, r2
 800a0ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a0f2:	691a      	ldr	r2, [r3, #16]
 800a0f4:	68bb      	ldr	r3, [r7, #8]
 800a0f6:	6a1b      	ldr	r3, [r3, #32]
 800a0f8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a0fc:	69b9      	ldr	r1, [r7, #24]
 800a0fe:	0148      	lsls	r0, r1, #5
 800a100:	69f9      	ldr	r1, [r7, #28]
 800a102:	4401      	add	r1, r0
 800a104:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800a108:	4313      	orrs	r3, r2
 800a10a:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 800a10c:	79fb      	ldrb	r3, [r7, #7]
 800a10e:	2b01      	cmp	r3, #1
 800a110:	d10d      	bne.n	800a12e <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800a112:	68bb      	ldr	r3, [r7, #8]
 800a114:	68db      	ldr	r3, [r3, #12]
 800a116:	2b00      	cmp	r3, #0
 800a118:	d009      	beq.n	800a12e <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800a11a:	68bb      	ldr	r3, [r7, #8]
 800a11c:	68d9      	ldr	r1, [r3, #12]
 800a11e:	69bb      	ldr	r3, [r7, #24]
 800a120:	015a      	lsls	r2, r3, #5
 800a122:	69fb      	ldr	r3, [r7, #28]
 800a124:	4413      	add	r3, r2
 800a126:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a12a:	460a      	mov	r2, r1
 800a12c:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800a12e:	68bb      	ldr	r3, [r7, #8]
 800a130:	791b      	ldrb	r3, [r3, #4]
 800a132:	2b01      	cmp	r3, #1
 800a134:	d128      	bne.n	800a188 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800a136:	69fb      	ldr	r3, [r7, #28]
 800a138:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a13c:	689b      	ldr	r3, [r3, #8]
 800a13e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a142:	2b00      	cmp	r3, #0
 800a144:	d110      	bne.n	800a168 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800a146:	69bb      	ldr	r3, [r7, #24]
 800a148:	015a      	lsls	r2, r3, #5
 800a14a:	69fb      	ldr	r3, [r7, #28]
 800a14c:	4413      	add	r3, r2
 800a14e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a152:	681b      	ldr	r3, [r3, #0]
 800a154:	69ba      	ldr	r2, [r7, #24]
 800a156:	0151      	lsls	r1, r2, #5
 800a158:	69fa      	ldr	r2, [r7, #28]
 800a15a:	440a      	add	r2, r1
 800a15c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a160:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800a164:	6013      	str	r3, [r2, #0]
 800a166:	e00f      	b.n	800a188 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800a168:	69bb      	ldr	r3, [r7, #24]
 800a16a:	015a      	lsls	r2, r3, #5
 800a16c:	69fb      	ldr	r3, [r7, #28]
 800a16e:	4413      	add	r3, r2
 800a170:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a174:	681b      	ldr	r3, [r3, #0]
 800a176:	69ba      	ldr	r2, [r7, #24]
 800a178:	0151      	lsls	r1, r2, #5
 800a17a:	69fa      	ldr	r2, [r7, #28]
 800a17c:	440a      	add	r2, r1
 800a17e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a182:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a186:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800a188:	69bb      	ldr	r3, [r7, #24]
 800a18a:	015a      	lsls	r2, r3, #5
 800a18c:	69fb      	ldr	r3, [r7, #28]
 800a18e:	4413      	add	r3, r2
 800a190:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a194:	681b      	ldr	r3, [r3, #0]
 800a196:	69ba      	ldr	r2, [r7, #24]
 800a198:	0151      	lsls	r1, r2, #5
 800a19a:	69fa      	ldr	r2, [r7, #28]
 800a19c:	440a      	add	r2, r1
 800a19e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a1a2:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800a1a6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800a1a8:	2300      	movs	r3, #0
}
 800a1aa:	4618      	mov	r0, r3
 800a1ac:	3720      	adds	r7, #32
 800a1ae:	46bd      	mov	sp, r7
 800a1b0:	bd80      	pop	{r7, pc}
 800a1b2:	bf00      	nop
 800a1b4:	1ff80000 	.word	0x1ff80000

0800a1b8 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800a1b8:	b480      	push	{r7}
 800a1ba:	b087      	sub	sp, #28
 800a1bc:	af00      	add	r7, sp, #0
 800a1be:	6078      	str	r0, [r7, #4]
 800a1c0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800a1c2:	2300      	movs	r3, #0
 800a1c4:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800a1c6:	2300      	movs	r3, #0
 800a1c8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800a1ce:	683b      	ldr	r3, [r7, #0]
 800a1d0:	785b      	ldrb	r3, [r3, #1]
 800a1d2:	2b01      	cmp	r3, #1
 800a1d4:	d14a      	bne.n	800a26c <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a1d6:	683b      	ldr	r3, [r7, #0]
 800a1d8:	781b      	ldrb	r3, [r3, #0]
 800a1da:	015a      	lsls	r2, r3, #5
 800a1dc:	693b      	ldr	r3, [r7, #16]
 800a1de:	4413      	add	r3, r2
 800a1e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a1ea:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a1ee:	f040 8086 	bne.w	800a2fe <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800a1f2:	683b      	ldr	r3, [r7, #0]
 800a1f4:	781b      	ldrb	r3, [r3, #0]
 800a1f6:	015a      	lsls	r2, r3, #5
 800a1f8:	693b      	ldr	r3, [r7, #16]
 800a1fa:	4413      	add	r3, r2
 800a1fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a200:	681b      	ldr	r3, [r3, #0]
 800a202:	683a      	ldr	r2, [r7, #0]
 800a204:	7812      	ldrb	r2, [r2, #0]
 800a206:	0151      	lsls	r1, r2, #5
 800a208:	693a      	ldr	r2, [r7, #16]
 800a20a:	440a      	add	r2, r1
 800a20c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a210:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800a214:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800a216:	683b      	ldr	r3, [r7, #0]
 800a218:	781b      	ldrb	r3, [r3, #0]
 800a21a:	015a      	lsls	r2, r3, #5
 800a21c:	693b      	ldr	r3, [r7, #16]
 800a21e:	4413      	add	r3, r2
 800a220:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a224:	681b      	ldr	r3, [r3, #0]
 800a226:	683a      	ldr	r2, [r7, #0]
 800a228:	7812      	ldrb	r2, [r2, #0]
 800a22a:	0151      	lsls	r1, r2, #5
 800a22c:	693a      	ldr	r2, [r7, #16]
 800a22e:	440a      	add	r2, r1
 800a230:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a234:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a238:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800a23a:	68fb      	ldr	r3, [r7, #12]
 800a23c:	3301      	adds	r3, #1
 800a23e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800a240:	68fb      	ldr	r3, [r7, #12]
 800a242:	f242 7210 	movw	r2, #10000	@ 0x2710
 800a246:	4293      	cmp	r3, r2
 800a248:	d902      	bls.n	800a250 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800a24a:	2301      	movs	r3, #1
 800a24c:	75fb      	strb	r3, [r7, #23]
          break;
 800a24e:	e056      	b.n	800a2fe <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800a250:	683b      	ldr	r3, [r7, #0]
 800a252:	781b      	ldrb	r3, [r3, #0]
 800a254:	015a      	lsls	r2, r3, #5
 800a256:	693b      	ldr	r3, [r7, #16]
 800a258:	4413      	add	r3, r2
 800a25a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a25e:	681b      	ldr	r3, [r3, #0]
 800a260:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a264:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a268:	d0e7      	beq.n	800a23a <USB_EPStopXfer+0x82>
 800a26a:	e048      	b.n	800a2fe <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a26c:	683b      	ldr	r3, [r7, #0]
 800a26e:	781b      	ldrb	r3, [r3, #0]
 800a270:	015a      	lsls	r2, r3, #5
 800a272:	693b      	ldr	r3, [r7, #16]
 800a274:	4413      	add	r3, r2
 800a276:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a27a:	681b      	ldr	r3, [r3, #0]
 800a27c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a280:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a284:	d13b      	bne.n	800a2fe <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800a286:	683b      	ldr	r3, [r7, #0]
 800a288:	781b      	ldrb	r3, [r3, #0]
 800a28a:	015a      	lsls	r2, r3, #5
 800a28c:	693b      	ldr	r3, [r7, #16]
 800a28e:	4413      	add	r3, r2
 800a290:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a294:	681b      	ldr	r3, [r3, #0]
 800a296:	683a      	ldr	r2, [r7, #0]
 800a298:	7812      	ldrb	r2, [r2, #0]
 800a29a:	0151      	lsls	r1, r2, #5
 800a29c:	693a      	ldr	r2, [r7, #16]
 800a29e:	440a      	add	r2, r1
 800a2a0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a2a4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800a2a8:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800a2aa:	683b      	ldr	r3, [r7, #0]
 800a2ac:	781b      	ldrb	r3, [r3, #0]
 800a2ae:	015a      	lsls	r2, r3, #5
 800a2b0:	693b      	ldr	r3, [r7, #16]
 800a2b2:	4413      	add	r3, r2
 800a2b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a2b8:	681b      	ldr	r3, [r3, #0]
 800a2ba:	683a      	ldr	r2, [r7, #0]
 800a2bc:	7812      	ldrb	r2, [r2, #0]
 800a2be:	0151      	lsls	r1, r2, #5
 800a2c0:	693a      	ldr	r2, [r7, #16]
 800a2c2:	440a      	add	r2, r1
 800a2c4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a2c8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a2cc:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800a2ce:	68fb      	ldr	r3, [r7, #12]
 800a2d0:	3301      	adds	r3, #1
 800a2d2:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800a2d4:	68fb      	ldr	r3, [r7, #12]
 800a2d6:	f242 7210 	movw	r2, #10000	@ 0x2710
 800a2da:	4293      	cmp	r3, r2
 800a2dc:	d902      	bls.n	800a2e4 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800a2de:	2301      	movs	r3, #1
 800a2e0:	75fb      	strb	r3, [r7, #23]
          break;
 800a2e2:	e00c      	b.n	800a2fe <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800a2e4:	683b      	ldr	r3, [r7, #0]
 800a2e6:	781b      	ldrb	r3, [r3, #0]
 800a2e8:	015a      	lsls	r2, r3, #5
 800a2ea:	693b      	ldr	r3, [r7, #16]
 800a2ec:	4413      	add	r3, r2
 800a2ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a2f2:	681b      	ldr	r3, [r3, #0]
 800a2f4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a2f8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a2fc:	d0e7      	beq.n	800a2ce <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800a2fe:	7dfb      	ldrb	r3, [r7, #23]
}
 800a300:	4618      	mov	r0, r3
 800a302:	371c      	adds	r7, #28
 800a304:	46bd      	mov	sp, r7
 800a306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a30a:	4770      	bx	lr

0800a30c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800a30c:	b480      	push	{r7}
 800a30e:	b089      	sub	sp, #36	@ 0x24
 800a310:	af00      	add	r7, sp, #0
 800a312:	60f8      	str	r0, [r7, #12]
 800a314:	60b9      	str	r1, [r7, #8]
 800a316:	4611      	mov	r1, r2
 800a318:	461a      	mov	r2, r3
 800a31a:	460b      	mov	r3, r1
 800a31c:	71fb      	strb	r3, [r7, #7]
 800a31e:	4613      	mov	r3, r2
 800a320:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a322:	68fb      	ldr	r3, [r7, #12]
 800a324:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800a326:	68bb      	ldr	r3, [r7, #8]
 800a328:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800a32a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800a32e:	2b00      	cmp	r3, #0
 800a330:	d123      	bne.n	800a37a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800a332:	88bb      	ldrh	r3, [r7, #4]
 800a334:	3303      	adds	r3, #3
 800a336:	089b      	lsrs	r3, r3, #2
 800a338:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800a33a:	2300      	movs	r3, #0
 800a33c:	61bb      	str	r3, [r7, #24]
 800a33e:	e018      	b.n	800a372 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800a340:	79fb      	ldrb	r3, [r7, #7]
 800a342:	031a      	lsls	r2, r3, #12
 800a344:	697b      	ldr	r3, [r7, #20]
 800a346:	4413      	add	r3, r2
 800a348:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a34c:	461a      	mov	r2, r3
 800a34e:	69fb      	ldr	r3, [r7, #28]
 800a350:	681b      	ldr	r3, [r3, #0]
 800a352:	6013      	str	r3, [r2, #0]
      pSrc++;
 800a354:	69fb      	ldr	r3, [r7, #28]
 800a356:	3301      	adds	r3, #1
 800a358:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800a35a:	69fb      	ldr	r3, [r7, #28]
 800a35c:	3301      	adds	r3, #1
 800a35e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800a360:	69fb      	ldr	r3, [r7, #28]
 800a362:	3301      	adds	r3, #1
 800a364:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800a366:	69fb      	ldr	r3, [r7, #28]
 800a368:	3301      	adds	r3, #1
 800a36a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800a36c:	69bb      	ldr	r3, [r7, #24]
 800a36e:	3301      	adds	r3, #1
 800a370:	61bb      	str	r3, [r7, #24]
 800a372:	69ba      	ldr	r2, [r7, #24]
 800a374:	693b      	ldr	r3, [r7, #16]
 800a376:	429a      	cmp	r2, r3
 800a378:	d3e2      	bcc.n	800a340 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800a37a:	2300      	movs	r3, #0
}
 800a37c:	4618      	mov	r0, r3
 800a37e:	3724      	adds	r7, #36	@ 0x24
 800a380:	46bd      	mov	sp, r7
 800a382:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a386:	4770      	bx	lr

0800a388 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800a388:	b480      	push	{r7}
 800a38a:	b08b      	sub	sp, #44	@ 0x2c
 800a38c:	af00      	add	r7, sp, #0
 800a38e:	60f8      	str	r0, [r7, #12]
 800a390:	60b9      	str	r1, [r7, #8]
 800a392:	4613      	mov	r3, r2
 800a394:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a396:	68fb      	ldr	r3, [r7, #12]
 800a398:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800a39a:	68bb      	ldr	r3, [r7, #8]
 800a39c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800a39e:	88fb      	ldrh	r3, [r7, #6]
 800a3a0:	089b      	lsrs	r3, r3, #2
 800a3a2:	b29b      	uxth	r3, r3
 800a3a4:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800a3a6:	88fb      	ldrh	r3, [r7, #6]
 800a3a8:	f003 0303 	and.w	r3, r3, #3
 800a3ac:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800a3ae:	2300      	movs	r3, #0
 800a3b0:	623b      	str	r3, [r7, #32]
 800a3b2:	e014      	b.n	800a3de <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800a3b4:	69bb      	ldr	r3, [r7, #24]
 800a3b6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a3ba:	681a      	ldr	r2, [r3, #0]
 800a3bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3be:	601a      	str	r2, [r3, #0]
    pDest++;
 800a3c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3c2:	3301      	adds	r3, #1
 800a3c4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800a3c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3c8:	3301      	adds	r3, #1
 800a3ca:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800a3cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3ce:	3301      	adds	r3, #1
 800a3d0:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800a3d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3d4:	3301      	adds	r3, #1
 800a3d6:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800a3d8:	6a3b      	ldr	r3, [r7, #32]
 800a3da:	3301      	adds	r3, #1
 800a3dc:	623b      	str	r3, [r7, #32]
 800a3de:	6a3a      	ldr	r2, [r7, #32]
 800a3e0:	697b      	ldr	r3, [r7, #20]
 800a3e2:	429a      	cmp	r2, r3
 800a3e4:	d3e6      	bcc.n	800a3b4 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800a3e6:	8bfb      	ldrh	r3, [r7, #30]
 800a3e8:	2b00      	cmp	r3, #0
 800a3ea:	d01e      	beq.n	800a42a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800a3ec:	2300      	movs	r3, #0
 800a3ee:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800a3f0:	69bb      	ldr	r3, [r7, #24]
 800a3f2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a3f6:	461a      	mov	r2, r3
 800a3f8:	f107 0310 	add.w	r3, r7, #16
 800a3fc:	6812      	ldr	r2, [r2, #0]
 800a3fe:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800a400:	693a      	ldr	r2, [r7, #16]
 800a402:	6a3b      	ldr	r3, [r7, #32]
 800a404:	b2db      	uxtb	r3, r3
 800a406:	00db      	lsls	r3, r3, #3
 800a408:	fa22 f303 	lsr.w	r3, r2, r3
 800a40c:	b2da      	uxtb	r2, r3
 800a40e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a410:	701a      	strb	r2, [r3, #0]
      i++;
 800a412:	6a3b      	ldr	r3, [r7, #32]
 800a414:	3301      	adds	r3, #1
 800a416:	623b      	str	r3, [r7, #32]
      pDest++;
 800a418:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a41a:	3301      	adds	r3, #1
 800a41c:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800a41e:	8bfb      	ldrh	r3, [r7, #30]
 800a420:	3b01      	subs	r3, #1
 800a422:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800a424:	8bfb      	ldrh	r3, [r7, #30]
 800a426:	2b00      	cmp	r3, #0
 800a428:	d1ea      	bne.n	800a400 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800a42a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800a42c:	4618      	mov	r0, r3
 800a42e:	372c      	adds	r7, #44	@ 0x2c
 800a430:	46bd      	mov	sp, r7
 800a432:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a436:	4770      	bx	lr

0800a438 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800a438:	b480      	push	{r7}
 800a43a:	b085      	sub	sp, #20
 800a43c:	af00      	add	r7, sp, #0
 800a43e:	6078      	str	r0, [r7, #4]
 800a440:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a446:	683b      	ldr	r3, [r7, #0]
 800a448:	781b      	ldrb	r3, [r3, #0]
 800a44a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800a44c:	683b      	ldr	r3, [r7, #0]
 800a44e:	785b      	ldrb	r3, [r3, #1]
 800a450:	2b01      	cmp	r3, #1
 800a452:	d12c      	bne.n	800a4ae <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800a454:	68bb      	ldr	r3, [r7, #8]
 800a456:	015a      	lsls	r2, r3, #5
 800a458:	68fb      	ldr	r3, [r7, #12]
 800a45a:	4413      	add	r3, r2
 800a45c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a460:	681b      	ldr	r3, [r3, #0]
 800a462:	2b00      	cmp	r3, #0
 800a464:	db12      	blt.n	800a48c <USB_EPSetStall+0x54>
 800a466:	68bb      	ldr	r3, [r7, #8]
 800a468:	2b00      	cmp	r3, #0
 800a46a:	d00f      	beq.n	800a48c <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800a46c:	68bb      	ldr	r3, [r7, #8]
 800a46e:	015a      	lsls	r2, r3, #5
 800a470:	68fb      	ldr	r3, [r7, #12]
 800a472:	4413      	add	r3, r2
 800a474:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a478:	681b      	ldr	r3, [r3, #0]
 800a47a:	68ba      	ldr	r2, [r7, #8]
 800a47c:	0151      	lsls	r1, r2, #5
 800a47e:	68fa      	ldr	r2, [r7, #12]
 800a480:	440a      	add	r2, r1
 800a482:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a486:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800a48a:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800a48c:	68bb      	ldr	r3, [r7, #8]
 800a48e:	015a      	lsls	r2, r3, #5
 800a490:	68fb      	ldr	r3, [r7, #12]
 800a492:	4413      	add	r3, r2
 800a494:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a498:	681b      	ldr	r3, [r3, #0]
 800a49a:	68ba      	ldr	r2, [r7, #8]
 800a49c:	0151      	lsls	r1, r2, #5
 800a49e:	68fa      	ldr	r2, [r7, #12]
 800a4a0:	440a      	add	r2, r1
 800a4a2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a4a6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800a4aa:	6013      	str	r3, [r2, #0]
 800a4ac:	e02b      	b.n	800a506 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800a4ae:	68bb      	ldr	r3, [r7, #8]
 800a4b0:	015a      	lsls	r2, r3, #5
 800a4b2:	68fb      	ldr	r3, [r7, #12]
 800a4b4:	4413      	add	r3, r2
 800a4b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a4ba:	681b      	ldr	r3, [r3, #0]
 800a4bc:	2b00      	cmp	r3, #0
 800a4be:	db12      	blt.n	800a4e6 <USB_EPSetStall+0xae>
 800a4c0:	68bb      	ldr	r3, [r7, #8]
 800a4c2:	2b00      	cmp	r3, #0
 800a4c4:	d00f      	beq.n	800a4e6 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800a4c6:	68bb      	ldr	r3, [r7, #8]
 800a4c8:	015a      	lsls	r2, r3, #5
 800a4ca:	68fb      	ldr	r3, [r7, #12]
 800a4cc:	4413      	add	r3, r2
 800a4ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a4d2:	681b      	ldr	r3, [r3, #0]
 800a4d4:	68ba      	ldr	r2, [r7, #8]
 800a4d6:	0151      	lsls	r1, r2, #5
 800a4d8:	68fa      	ldr	r2, [r7, #12]
 800a4da:	440a      	add	r2, r1
 800a4dc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a4e0:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800a4e4:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800a4e6:	68bb      	ldr	r3, [r7, #8]
 800a4e8:	015a      	lsls	r2, r3, #5
 800a4ea:	68fb      	ldr	r3, [r7, #12]
 800a4ec:	4413      	add	r3, r2
 800a4ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a4f2:	681b      	ldr	r3, [r3, #0]
 800a4f4:	68ba      	ldr	r2, [r7, #8]
 800a4f6:	0151      	lsls	r1, r2, #5
 800a4f8:	68fa      	ldr	r2, [r7, #12]
 800a4fa:	440a      	add	r2, r1
 800a4fc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a500:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800a504:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800a506:	2300      	movs	r3, #0
}
 800a508:	4618      	mov	r0, r3
 800a50a:	3714      	adds	r7, #20
 800a50c:	46bd      	mov	sp, r7
 800a50e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a512:	4770      	bx	lr

0800a514 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800a514:	b480      	push	{r7}
 800a516:	b085      	sub	sp, #20
 800a518:	af00      	add	r7, sp, #0
 800a51a:	6078      	str	r0, [r7, #4]
 800a51c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a522:	683b      	ldr	r3, [r7, #0]
 800a524:	781b      	ldrb	r3, [r3, #0]
 800a526:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800a528:	683b      	ldr	r3, [r7, #0]
 800a52a:	785b      	ldrb	r3, [r3, #1]
 800a52c:	2b01      	cmp	r3, #1
 800a52e:	d128      	bne.n	800a582 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800a530:	68bb      	ldr	r3, [r7, #8]
 800a532:	015a      	lsls	r2, r3, #5
 800a534:	68fb      	ldr	r3, [r7, #12]
 800a536:	4413      	add	r3, r2
 800a538:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a53c:	681b      	ldr	r3, [r3, #0]
 800a53e:	68ba      	ldr	r2, [r7, #8]
 800a540:	0151      	lsls	r1, r2, #5
 800a542:	68fa      	ldr	r2, [r7, #12]
 800a544:	440a      	add	r2, r1
 800a546:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a54a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800a54e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800a550:	683b      	ldr	r3, [r7, #0]
 800a552:	791b      	ldrb	r3, [r3, #4]
 800a554:	2b03      	cmp	r3, #3
 800a556:	d003      	beq.n	800a560 <USB_EPClearStall+0x4c>
 800a558:	683b      	ldr	r3, [r7, #0]
 800a55a:	791b      	ldrb	r3, [r3, #4]
 800a55c:	2b02      	cmp	r3, #2
 800a55e:	d138      	bne.n	800a5d2 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800a560:	68bb      	ldr	r3, [r7, #8]
 800a562:	015a      	lsls	r2, r3, #5
 800a564:	68fb      	ldr	r3, [r7, #12]
 800a566:	4413      	add	r3, r2
 800a568:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a56c:	681b      	ldr	r3, [r3, #0]
 800a56e:	68ba      	ldr	r2, [r7, #8]
 800a570:	0151      	lsls	r1, r2, #5
 800a572:	68fa      	ldr	r2, [r7, #12]
 800a574:	440a      	add	r2, r1
 800a576:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a57a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a57e:	6013      	str	r3, [r2, #0]
 800a580:	e027      	b.n	800a5d2 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800a582:	68bb      	ldr	r3, [r7, #8]
 800a584:	015a      	lsls	r2, r3, #5
 800a586:	68fb      	ldr	r3, [r7, #12]
 800a588:	4413      	add	r3, r2
 800a58a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a58e:	681b      	ldr	r3, [r3, #0]
 800a590:	68ba      	ldr	r2, [r7, #8]
 800a592:	0151      	lsls	r1, r2, #5
 800a594:	68fa      	ldr	r2, [r7, #12]
 800a596:	440a      	add	r2, r1
 800a598:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a59c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800a5a0:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800a5a2:	683b      	ldr	r3, [r7, #0]
 800a5a4:	791b      	ldrb	r3, [r3, #4]
 800a5a6:	2b03      	cmp	r3, #3
 800a5a8:	d003      	beq.n	800a5b2 <USB_EPClearStall+0x9e>
 800a5aa:	683b      	ldr	r3, [r7, #0]
 800a5ac:	791b      	ldrb	r3, [r3, #4]
 800a5ae:	2b02      	cmp	r3, #2
 800a5b0:	d10f      	bne.n	800a5d2 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800a5b2:	68bb      	ldr	r3, [r7, #8]
 800a5b4:	015a      	lsls	r2, r3, #5
 800a5b6:	68fb      	ldr	r3, [r7, #12]
 800a5b8:	4413      	add	r3, r2
 800a5ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a5be:	681b      	ldr	r3, [r3, #0]
 800a5c0:	68ba      	ldr	r2, [r7, #8]
 800a5c2:	0151      	lsls	r1, r2, #5
 800a5c4:	68fa      	ldr	r2, [r7, #12]
 800a5c6:	440a      	add	r2, r1
 800a5c8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a5cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a5d0:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800a5d2:	2300      	movs	r3, #0
}
 800a5d4:	4618      	mov	r0, r3
 800a5d6:	3714      	adds	r7, #20
 800a5d8:	46bd      	mov	sp, r7
 800a5da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5de:	4770      	bx	lr

0800a5e0 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800a5e0:	b480      	push	{r7}
 800a5e2:	b085      	sub	sp, #20
 800a5e4:	af00      	add	r7, sp, #0
 800a5e6:	6078      	str	r0, [r7, #4]
 800a5e8:	460b      	mov	r3, r1
 800a5ea:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800a5f0:	68fb      	ldr	r3, [r7, #12]
 800a5f2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a5f6:	681b      	ldr	r3, [r3, #0]
 800a5f8:	68fa      	ldr	r2, [r7, #12]
 800a5fa:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a5fe:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800a602:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800a604:	68fb      	ldr	r3, [r7, #12]
 800a606:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a60a:	681a      	ldr	r2, [r3, #0]
 800a60c:	78fb      	ldrb	r3, [r7, #3]
 800a60e:	011b      	lsls	r3, r3, #4
 800a610:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800a614:	68f9      	ldr	r1, [r7, #12]
 800a616:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a61a:	4313      	orrs	r3, r2
 800a61c:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800a61e:	2300      	movs	r3, #0
}
 800a620:	4618      	mov	r0, r3
 800a622:	3714      	adds	r7, #20
 800a624:	46bd      	mov	sp, r7
 800a626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a62a:	4770      	bx	lr

0800a62c <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800a62c:	b480      	push	{r7}
 800a62e:	b085      	sub	sp, #20
 800a630:	af00      	add	r7, sp, #0
 800a632:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800a638:	68fb      	ldr	r3, [r7, #12]
 800a63a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a63e:	681b      	ldr	r3, [r3, #0]
 800a640:	68fa      	ldr	r2, [r7, #12]
 800a642:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800a646:	f023 0303 	bic.w	r3, r3, #3
 800a64a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800a64c:	68fb      	ldr	r3, [r7, #12]
 800a64e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a652:	685b      	ldr	r3, [r3, #4]
 800a654:	68fa      	ldr	r2, [r7, #12]
 800a656:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a65a:	f023 0302 	bic.w	r3, r3, #2
 800a65e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a660:	2300      	movs	r3, #0
}
 800a662:	4618      	mov	r0, r3
 800a664:	3714      	adds	r7, #20
 800a666:	46bd      	mov	sp, r7
 800a668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a66c:	4770      	bx	lr

0800a66e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800a66e:	b480      	push	{r7}
 800a670:	b085      	sub	sp, #20
 800a672:	af00      	add	r7, sp, #0
 800a674:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800a67a:	68fb      	ldr	r3, [r7, #12]
 800a67c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a680:	681b      	ldr	r3, [r3, #0]
 800a682:	68fa      	ldr	r2, [r7, #12]
 800a684:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800a688:	f023 0303 	bic.w	r3, r3, #3
 800a68c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800a68e:	68fb      	ldr	r3, [r7, #12]
 800a690:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a694:	685b      	ldr	r3, [r3, #4]
 800a696:	68fa      	ldr	r2, [r7, #12]
 800a698:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a69c:	f043 0302 	orr.w	r3, r3, #2
 800a6a0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a6a2:	2300      	movs	r3, #0
}
 800a6a4:	4618      	mov	r0, r3
 800a6a6:	3714      	adds	r7, #20
 800a6a8:	46bd      	mov	sp, r7
 800a6aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6ae:	4770      	bx	lr

0800a6b0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800a6b0:	b480      	push	{r7}
 800a6b2:	b085      	sub	sp, #20
 800a6b4:	af00      	add	r7, sp, #0
 800a6b6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	695b      	ldr	r3, [r3, #20]
 800a6bc:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	699b      	ldr	r3, [r3, #24]
 800a6c2:	68fa      	ldr	r2, [r7, #12]
 800a6c4:	4013      	ands	r3, r2
 800a6c6:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800a6c8:	68fb      	ldr	r3, [r7, #12]
}
 800a6ca:	4618      	mov	r0, r3
 800a6cc:	3714      	adds	r7, #20
 800a6ce:	46bd      	mov	sp, r7
 800a6d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6d4:	4770      	bx	lr

0800a6d6 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800a6d6:	b480      	push	{r7}
 800a6d8:	b085      	sub	sp, #20
 800a6da:	af00      	add	r7, sp, #0
 800a6dc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800a6e2:	68fb      	ldr	r3, [r7, #12]
 800a6e4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a6e8:	699b      	ldr	r3, [r3, #24]
 800a6ea:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800a6ec:	68fb      	ldr	r3, [r7, #12]
 800a6ee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a6f2:	69db      	ldr	r3, [r3, #28]
 800a6f4:	68ba      	ldr	r2, [r7, #8]
 800a6f6:	4013      	ands	r3, r2
 800a6f8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800a6fa:	68bb      	ldr	r3, [r7, #8]
 800a6fc:	0c1b      	lsrs	r3, r3, #16
}
 800a6fe:	4618      	mov	r0, r3
 800a700:	3714      	adds	r7, #20
 800a702:	46bd      	mov	sp, r7
 800a704:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a708:	4770      	bx	lr

0800a70a <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800a70a:	b480      	push	{r7}
 800a70c:	b085      	sub	sp, #20
 800a70e:	af00      	add	r7, sp, #0
 800a710:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800a716:	68fb      	ldr	r3, [r7, #12]
 800a718:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a71c:	699b      	ldr	r3, [r3, #24]
 800a71e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800a720:	68fb      	ldr	r3, [r7, #12]
 800a722:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a726:	69db      	ldr	r3, [r3, #28]
 800a728:	68ba      	ldr	r2, [r7, #8]
 800a72a:	4013      	ands	r3, r2
 800a72c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800a72e:	68bb      	ldr	r3, [r7, #8]
 800a730:	b29b      	uxth	r3, r3
}
 800a732:	4618      	mov	r0, r3
 800a734:	3714      	adds	r7, #20
 800a736:	46bd      	mov	sp, r7
 800a738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a73c:	4770      	bx	lr

0800a73e <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800a73e:	b480      	push	{r7}
 800a740:	b085      	sub	sp, #20
 800a742:	af00      	add	r7, sp, #0
 800a744:	6078      	str	r0, [r7, #4]
 800a746:	460b      	mov	r3, r1
 800a748:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800a74e:	78fb      	ldrb	r3, [r7, #3]
 800a750:	015a      	lsls	r2, r3, #5
 800a752:	68fb      	ldr	r3, [r7, #12]
 800a754:	4413      	add	r3, r2
 800a756:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a75a:	689b      	ldr	r3, [r3, #8]
 800a75c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800a75e:	68fb      	ldr	r3, [r7, #12]
 800a760:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a764:	695b      	ldr	r3, [r3, #20]
 800a766:	68ba      	ldr	r2, [r7, #8]
 800a768:	4013      	ands	r3, r2
 800a76a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800a76c:	68bb      	ldr	r3, [r7, #8]
}
 800a76e:	4618      	mov	r0, r3
 800a770:	3714      	adds	r7, #20
 800a772:	46bd      	mov	sp, r7
 800a774:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a778:	4770      	bx	lr

0800a77a <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800a77a:	b480      	push	{r7}
 800a77c:	b087      	sub	sp, #28
 800a77e:	af00      	add	r7, sp, #0
 800a780:	6078      	str	r0, [r7, #4]
 800a782:	460b      	mov	r3, r1
 800a784:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800a78a:	697b      	ldr	r3, [r7, #20]
 800a78c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a790:	691b      	ldr	r3, [r3, #16]
 800a792:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800a794:	697b      	ldr	r3, [r7, #20]
 800a796:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a79a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a79c:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800a79e:	78fb      	ldrb	r3, [r7, #3]
 800a7a0:	f003 030f 	and.w	r3, r3, #15
 800a7a4:	68fa      	ldr	r2, [r7, #12]
 800a7a6:	fa22 f303 	lsr.w	r3, r2, r3
 800a7aa:	01db      	lsls	r3, r3, #7
 800a7ac:	b2db      	uxtb	r3, r3
 800a7ae:	693a      	ldr	r2, [r7, #16]
 800a7b0:	4313      	orrs	r3, r2
 800a7b2:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800a7b4:	78fb      	ldrb	r3, [r7, #3]
 800a7b6:	015a      	lsls	r2, r3, #5
 800a7b8:	697b      	ldr	r3, [r7, #20]
 800a7ba:	4413      	add	r3, r2
 800a7bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a7c0:	689b      	ldr	r3, [r3, #8]
 800a7c2:	693a      	ldr	r2, [r7, #16]
 800a7c4:	4013      	ands	r3, r2
 800a7c6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800a7c8:	68bb      	ldr	r3, [r7, #8]
}
 800a7ca:	4618      	mov	r0, r3
 800a7cc:	371c      	adds	r7, #28
 800a7ce:	46bd      	mov	sp, r7
 800a7d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7d4:	4770      	bx	lr

0800a7d6 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800a7d6:	b480      	push	{r7}
 800a7d8:	b083      	sub	sp, #12
 800a7da:	af00      	add	r7, sp, #0
 800a7dc:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	695b      	ldr	r3, [r3, #20]
 800a7e2:	f003 0301 	and.w	r3, r3, #1
}
 800a7e6:	4618      	mov	r0, r3
 800a7e8:	370c      	adds	r7, #12
 800a7ea:	46bd      	mov	sp, r7
 800a7ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7f0:	4770      	bx	lr

0800a7f2 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800a7f2:	b480      	push	{r7}
 800a7f4:	b085      	sub	sp, #20
 800a7f6:	af00      	add	r7, sp, #0
 800a7f8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800a7fe:	68fb      	ldr	r3, [r7, #12]
 800a800:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a804:	681b      	ldr	r3, [r3, #0]
 800a806:	68fa      	ldr	r2, [r7, #12]
 800a808:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a80c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800a810:	f023 0307 	bic.w	r3, r3, #7
 800a814:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800a816:	68fb      	ldr	r3, [r7, #12]
 800a818:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a81c:	685b      	ldr	r3, [r3, #4]
 800a81e:	68fa      	ldr	r2, [r7, #12]
 800a820:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a824:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a828:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a82a:	2300      	movs	r3, #0
}
 800a82c:	4618      	mov	r0, r3
 800a82e:	3714      	adds	r7, #20
 800a830:	46bd      	mov	sp, r7
 800a832:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a836:	4770      	bx	lr

0800a838 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800a838:	b480      	push	{r7}
 800a83a:	b087      	sub	sp, #28
 800a83c:	af00      	add	r7, sp, #0
 800a83e:	60f8      	str	r0, [r7, #12]
 800a840:	460b      	mov	r3, r1
 800a842:	607a      	str	r2, [r7, #4]
 800a844:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a846:	68fb      	ldr	r3, [r7, #12]
 800a848:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800a84a:	68fb      	ldr	r3, [r7, #12]
 800a84c:	333c      	adds	r3, #60	@ 0x3c
 800a84e:	3304      	adds	r3, #4
 800a850:	681b      	ldr	r3, [r3, #0]
 800a852:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800a854:	693b      	ldr	r3, [r7, #16]
 800a856:	4a26      	ldr	r2, [pc, #152]	@ (800a8f0 <USB_EP0_OutStart+0xb8>)
 800a858:	4293      	cmp	r3, r2
 800a85a:	d90a      	bls.n	800a872 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a85c:	697b      	ldr	r3, [r7, #20]
 800a85e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a862:	681b      	ldr	r3, [r3, #0]
 800a864:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a868:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a86c:	d101      	bne.n	800a872 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800a86e:	2300      	movs	r3, #0
 800a870:	e037      	b.n	800a8e2 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800a872:	697b      	ldr	r3, [r7, #20]
 800a874:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a878:	461a      	mov	r2, r3
 800a87a:	2300      	movs	r3, #0
 800a87c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800a87e:	697b      	ldr	r3, [r7, #20]
 800a880:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a884:	691b      	ldr	r3, [r3, #16]
 800a886:	697a      	ldr	r2, [r7, #20]
 800a888:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a88c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a890:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800a892:	697b      	ldr	r3, [r7, #20]
 800a894:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a898:	691b      	ldr	r3, [r3, #16]
 800a89a:	697a      	ldr	r2, [r7, #20]
 800a89c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a8a0:	f043 0318 	orr.w	r3, r3, #24
 800a8a4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800a8a6:	697b      	ldr	r3, [r7, #20]
 800a8a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a8ac:	691b      	ldr	r3, [r3, #16]
 800a8ae:	697a      	ldr	r2, [r7, #20]
 800a8b0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a8b4:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800a8b8:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800a8ba:	7afb      	ldrb	r3, [r7, #11]
 800a8bc:	2b01      	cmp	r3, #1
 800a8be:	d10f      	bne.n	800a8e0 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800a8c0:	697b      	ldr	r3, [r7, #20]
 800a8c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a8c6:	461a      	mov	r2, r3
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800a8cc:	697b      	ldr	r3, [r7, #20]
 800a8ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a8d2:	681b      	ldr	r3, [r3, #0]
 800a8d4:	697a      	ldr	r2, [r7, #20]
 800a8d6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a8da:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800a8de:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800a8e0:	2300      	movs	r3, #0
}
 800a8e2:	4618      	mov	r0, r3
 800a8e4:	371c      	adds	r7, #28
 800a8e6:	46bd      	mov	sp, r7
 800a8e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8ec:	4770      	bx	lr
 800a8ee:	bf00      	nop
 800a8f0:	4f54300a 	.word	0x4f54300a

0800a8f4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800a8f4:	b480      	push	{r7}
 800a8f6:	b085      	sub	sp, #20
 800a8f8:	af00      	add	r7, sp, #0
 800a8fa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a8fc:	2300      	movs	r3, #0
 800a8fe:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a900:	68fb      	ldr	r3, [r7, #12]
 800a902:	3301      	adds	r3, #1
 800a904:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a906:	68fb      	ldr	r3, [r7, #12]
 800a908:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a90c:	d901      	bls.n	800a912 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800a90e:	2303      	movs	r3, #3
 800a910:	e01b      	b.n	800a94a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	691b      	ldr	r3, [r3, #16]
 800a916:	2b00      	cmp	r3, #0
 800a918:	daf2      	bge.n	800a900 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800a91a:	2300      	movs	r3, #0
 800a91c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	691b      	ldr	r3, [r3, #16]
 800a922:	f043 0201 	orr.w	r2, r3, #1
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a92a:	68fb      	ldr	r3, [r7, #12]
 800a92c:	3301      	adds	r3, #1
 800a92e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a930:	68fb      	ldr	r3, [r7, #12]
 800a932:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a936:	d901      	bls.n	800a93c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800a938:	2303      	movs	r3, #3
 800a93a:	e006      	b.n	800a94a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	691b      	ldr	r3, [r3, #16]
 800a940:	f003 0301 	and.w	r3, r3, #1
 800a944:	2b01      	cmp	r3, #1
 800a946:	d0f0      	beq.n	800a92a <USB_CoreReset+0x36>

  return HAL_OK;
 800a948:	2300      	movs	r3, #0
}
 800a94a:	4618      	mov	r0, r3
 800a94c:	3714      	adds	r7, #20
 800a94e:	46bd      	mov	sp, r7
 800a950:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a954:	4770      	bx	lr
	...

0800a958 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800a958:	b580      	push	{r7, lr}
 800a95a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 800a95c:	4904      	ldr	r1, [pc, #16]	@ (800a970 <MX_FATFS_Init+0x18>)
 800a95e:	4805      	ldr	r0, [pc, #20]	@ (800a974 <MX_FATFS_Init+0x1c>)
 800a960:	f002 f882 	bl	800ca68 <FATFS_LinkDriver>
 800a964:	4603      	mov	r3, r0
 800a966:	461a      	mov	r2, r3
 800a968:	4b03      	ldr	r3, [pc, #12]	@ (800a978 <MX_FATFS_Init+0x20>)
 800a96a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800a96c:	bf00      	nop
 800a96e:	bd80      	pop	{r7, pc}
 800a970:	20003bd8 	.word	0x20003bd8
 800a974:	20000068 	.word	0x20000068
 800a978:	20003bd4 	.word	0x20003bd4

0800a97c <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800a97c:	b480      	push	{r7}
 800a97e:	b083      	sub	sp, #12
 800a980:	af00      	add	r7, sp, #0
 800a982:	4603      	mov	r3, r0
 800a984:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 800a986:	4b06      	ldr	r3, [pc, #24]	@ (800a9a0 <USER_initialize+0x24>)
 800a988:	2201      	movs	r2, #1
 800a98a:	701a      	strb	r2, [r3, #0]
    return Stat;
 800a98c:	4b04      	ldr	r3, [pc, #16]	@ (800a9a0 <USER_initialize+0x24>)
 800a98e:	781b      	ldrb	r3, [r3, #0]
 800a990:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 800a992:	4618      	mov	r0, r3
 800a994:	370c      	adds	r7, #12
 800a996:	46bd      	mov	sp, r7
 800a998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a99c:	4770      	bx	lr
 800a99e:	bf00      	nop
 800a9a0:	20000065 	.word	0x20000065

0800a9a4 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800a9a4:	b480      	push	{r7}
 800a9a6:	b083      	sub	sp, #12
 800a9a8:	af00      	add	r7, sp, #0
 800a9aa:	4603      	mov	r3, r0
 800a9ac:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    Stat = STA_NOINIT;
 800a9ae:	4b06      	ldr	r3, [pc, #24]	@ (800a9c8 <USER_status+0x24>)
 800a9b0:	2201      	movs	r2, #1
 800a9b2:	701a      	strb	r2, [r3, #0]
    return Stat;
 800a9b4:	4b04      	ldr	r3, [pc, #16]	@ (800a9c8 <USER_status+0x24>)
 800a9b6:	781b      	ldrb	r3, [r3, #0]
 800a9b8:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 800a9ba:	4618      	mov	r0, r3
 800a9bc:	370c      	adds	r7, #12
 800a9be:	46bd      	mov	sp, r7
 800a9c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9c4:	4770      	bx	lr
 800a9c6:	bf00      	nop
 800a9c8:	20000065 	.word	0x20000065

0800a9cc <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800a9cc:	b480      	push	{r7}
 800a9ce:	b085      	sub	sp, #20
 800a9d0:	af00      	add	r7, sp, #0
 800a9d2:	60b9      	str	r1, [r7, #8]
 800a9d4:	607a      	str	r2, [r7, #4]
 800a9d6:	603b      	str	r3, [r7, #0]
 800a9d8:	4603      	mov	r3, r0
 800a9da:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return RES_OK;
 800a9dc:	2300      	movs	r3, #0
  /* USER CODE END READ */
}
 800a9de:	4618      	mov	r0, r3
 800a9e0:	3714      	adds	r7, #20
 800a9e2:	46bd      	mov	sp, r7
 800a9e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9e8:	4770      	bx	lr

0800a9ea <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800a9ea:	b480      	push	{r7}
 800a9ec:	b085      	sub	sp, #20
 800a9ee:	af00      	add	r7, sp, #0
 800a9f0:	60b9      	str	r1, [r7, #8]
 800a9f2:	607a      	str	r2, [r7, #4]
 800a9f4:	603b      	str	r3, [r7, #0]
 800a9f6:	4603      	mov	r3, r0
 800a9f8:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return RES_OK;
 800a9fa:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 800a9fc:	4618      	mov	r0, r3
 800a9fe:	3714      	adds	r7, #20
 800aa00:	46bd      	mov	sp, r7
 800aa02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa06:	4770      	bx	lr

0800aa08 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800aa08:	b480      	push	{r7}
 800aa0a:	b085      	sub	sp, #20
 800aa0c:	af00      	add	r7, sp, #0
 800aa0e:	4603      	mov	r3, r0
 800aa10:	603a      	str	r2, [r7, #0]
 800aa12:	71fb      	strb	r3, [r7, #7]
 800aa14:	460b      	mov	r3, r1
 800aa16:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 800aa18:	2301      	movs	r3, #1
 800aa1a:	73fb      	strb	r3, [r7, #15]
    return res;
 800aa1c:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE END IOCTL */
}
 800aa1e:	4618      	mov	r0, r3
 800aa20:	3714      	adds	r7, #20
 800aa22:	46bd      	mov	sp, r7
 800aa24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa28:	4770      	bx	lr
	...

0800aa2c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800aa2c:	b580      	push	{r7, lr}
 800aa2e:	b084      	sub	sp, #16
 800aa30:	af00      	add	r7, sp, #0
 800aa32:	6078      	str	r0, [r7, #4]
 800aa34:	460b      	mov	r3, r1
 800aa36:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800aa38:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800aa3c:	f002 fd08 	bl	800d450 <USBD_static_malloc>
 800aa40:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800aa42:	68fb      	ldr	r3, [r7, #12]
 800aa44:	2b00      	cmp	r3, #0
 800aa46:	d109      	bne.n	800aa5c <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	32b0      	adds	r2, #176	@ 0xb0
 800aa52:	2100      	movs	r1, #0
 800aa54:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800aa58:	2302      	movs	r3, #2
 800aa5a:	e0d4      	b.n	800ac06 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800aa5c:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800aa60:	2100      	movs	r1, #0
 800aa62:	68f8      	ldr	r0, [r7, #12]
 800aa64:	f002 fd38 	bl	800d4d8 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	32b0      	adds	r2, #176	@ 0xb0
 800aa72:	68f9      	ldr	r1, [r7, #12]
 800aa74:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	32b0      	adds	r2, #176	@ 0xb0
 800aa82:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800aa8c:	687b      	ldr	r3, [r7, #4]
 800aa8e:	7c1b      	ldrb	r3, [r3, #16]
 800aa90:	2b00      	cmp	r3, #0
 800aa92:	d138      	bne.n	800ab06 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800aa94:	4b5e      	ldr	r3, [pc, #376]	@ (800ac10 <USBD_CDC_Init+0x1e4>)
 800aa96:	7819      	ldrb	r1, [r3, #0]
 800aa98:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800aa9c:	2202      	movs	r2, #2
 800aa9e:	6878      	ldr	r0, [r7, #4]
 800aaa0:	f002 fbb3 	bl	800d20a <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800aaa4:	4b5a      	ldr	r3, [pc, #360]	@ (800ac10 <USBD_CDC_Init+0x1e4>)
 800aaa6:	781b      	ldrb	r3, [r3, #0]
 800aaa8:	f003 020f 	and.w	r2, r3, #15
 800aaac:	6879      	ldr	r1, [r7, #4]
 800aaae:	4613      	mov	r3, r2
 800aab0:	009b      	lsls	r3, r3, #2
 800aab2:	4413      	add	r3, r2
 800aab4:	009b      	lsls	r3, r3, #2
 800aab6:	440b      	add	r3, r1
 800aab8:	3324      	adds	r3, #36	@ 0x24
 800aaba:	2201      	movs	r2, #1
 800aabc:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800aabe:	4b55      	ldr	r3, [pc, #340]	@ (800ac14 <USBD_CDC_Init+0x1e8>)
 800aac0:	7819      	ldrb	r1, [r3, #0]
 800aac2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800aac6:	2202      	movs	r2, #2
 800aac8:	6878      	ldr	r0, [r7, #4]
 800aaca:	f002 fb9e 	bl	800d20a <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800aace:	4b51      	ldr	r3, [pc, #324]	@ (800ac14 <USBD_CDC_Init+0x1e8>)
 800aad0:	781b      	ldrb	r3, [r3, #0]
 800aad2:	f003 020f 	and.w	r2, r3, #15
 800aad6:	6879      	ldr	r1, [r7, #4]
 800aad8:	4613      	mov	r3, r2
 800aada:	009b      	lsls	r3, r3, #2
 800aadc:	4413      	add	r3, r2
 800aade:	009b      	lsls	r3, r3, #2
 800aae0:	440b      	add	r3, r1
 800aae2:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800aae6:	2201      	movs	r2, #1
 800aae8:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800aaea:	4b4b      	ldr	r3, [pc, #300]	@ (800ac18 <USBD_CDC_Init+0x1ec>)
 800aaec:	781b      	ldrb	r3, [r3, #0]
 800aaee:	f003 020f 	and.w	r2, r3, #15
 800aaf2:	6879      	ldr	r1, [r7, #4]
 800aaf4:	4613      	mov	r3, r2
 800aaf6:	009b      	lsls	r3, r3, #2
 800aaf8:	4413      	add	r3, r2
 800aafa:	009b      	lsls	r3, r3, #2
 800aafc:	440b      	add	r3, r1
 800aafe:	3326      	adds	r3, #38	@ 0x26
 800ab00:	2210      	movs	r2, #16
 800ab02:	801a      	strh	r2, [r3, #0]
 800ab04:	e035      	b.n	800ab72 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800ab06:	4b42      	ldr	r3, [pc, #264]	@ (800ac10 <USBD_CDC_Init+0x1e4>)
 800ab08:	7819      	ldrb	r1, [r3, #0]
 800ab0a:	2340      	movs	r3, #64	@ 0x40
 800ab0c:	2202      	movs	r2, #2
 800ab0e:	6878      	ldr	r0, [r7, #4]
 800ab10:	f002 fb7b 	bl	800d20a <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800ab14:	4b3e      	ldr	r3, [pc, #248]	@ (800ac10 <USBD_CDC_Init+0x1e4>)
 800ab16:	781b      	ldrb	r3, [r3, #0]
 800ab18:	f003 020f 	and.w	r2, r3, #15
 800ab1c:	6879      	ldr	r1, [r7, #4]
 800ab1e:	4613      	mov	r3, r2
 800ab20:	009b      	lsls	r3, r3, #2
 800ab22:	4413      	add	r3, r2
 800ab24:	009b      	lsls	r3, r3, #2
 800ab26:	440b      	add	r3, r1
 800ab28:	3324      	adds	r3, #36	@ 0x24
 800ab2a:	2201      	movs	r2, #1
 800ab2c:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800ab2e:	4b39      	ldr	r3, [pc, #228]	@ (800ac14 <USBD_CDC_Init+0x1e8>)
 800ab30:	7819      	ldrb	r1, [r3, #0]
 800ab32:	2340      	movs	r3, #64	@ 0x40
 800ab34:	2202      	movs	r2, #2
 800ab36:	6878      	ldr	r0, [r7, #4]
 800ab38:	f002 fb67 	bl	800d20a <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800ab3c:	4b35      	ldr	r3, [pc, #212]	@ (800ac14 <USBD_CDC_Init+0x1e8>)
 800ab3e:	781b      	ldrb	r3, [r3, #0]
 800ab40:	f003 020f 	and.w	r2, r3, #15
 800ab44:	6879      	ldr	r1, [r7, #4]
 800ab46:	4613      	mov	r3, r2
 800ab48:	009b      	lsls	r3, r3, #2
 800ab4a:	4413      	add	r3, r2
 800ab4c:	009b      	lsls	r3, r3, #2
 800ab4e:	440b      	add	r3, r1
 800ab50:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800ab54:	2201      	movs	r2, #1
 800ab56:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800ab58:	4b2f      	ldr	r3, [pc, #188]	@ (800ac18 <USBD_CDC_Init+0x1ec>)
 800ab5a:	781b      	ldrb	r3, [r3, #0]
 800ab5c:	f003 020f 	and.w	r2, r3, #15
 800ab60:	6879      	ldr	r1, [r7, #4]
 800ab62:	4613      	mov	r3, r2
 800ab64:	009b      	lsls	r3, r3, #2
 800ab66:	4413      	add	r3, r2
 800ab68:	009b      	lsls	r3, r3, #2
 800ab6a:	440b      	add	r3, r1
 800ab6c:	3326      	adds	r3, #38	@ 0x26
 800ab6e:	2210      	movs	r2, #16
 800ab70:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800ab72:	4b29      	ldr	r3, [pc, #164]	@ (800ac18 <USBD_CDC_Init+0x1ec>)
 800ab74:	7819      	ldrb	r1, [r3, #0]
 800ab76:	2308      	movs	r3, #8
 800ab78:	2203      	movs	r2, #3
 800ab7a:	6878      	ldr	r0, [r7, #4]
 800ab7c:	f002 fb45 	bl	800d20a <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800ab80:	4b25      	ldr	r3, [pc, #148]	@ (800ac18 <USBD_CDC_Init+0x1ec>)
 800ab82:	781b      	ldrb	r3, [r3, #0]
 800ab84:	f003 020f 	and.w	r2, r3, #15
 800ab88:	6879      	ldr	r1, [r7, #4]
 800ab8a:	4613      	mov	r3, r2
 800ab8c:	009b      	lsls	r3, r3, #2
 800ab8e:	4413      	add	r3, r2
 800ab90:	009b      	lsls	r3, r3, #2
 800ab92:	440b      	add	r3, r1
 800ab94:	3324      	adds	r3, #36	@ 0x24
 800ab96:	2201      	movs	r2, #1
 800ab98:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800ab9a:	68fb      	ldr	r3, [r7, #12]
 800ab9c:	2200      	movs	r2, #0
 800ab9e:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800aba8:	687a      	ldr	r2, [r7, #4]
 800abaa:	33b0      	adds	r3, #176	@ 0xb0
 800abac:	009b      	lsls	r3, r3, #2
 800abae:	4413      	add	r3, r2
 800abb0:	685b      	ldr	r3, [r3, #4]
 800abb2:	681b      	ldr	r3, [r3, #0]
 800abb4:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800abb6:	68fb      	ldr	r3, [r7, #12]
 800abb8:	2200      	movs	r2, #0
 800abba:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800abbe:	68fb      	ldr	r3, [r7, #12]
 800abc0:	2200      	movs	r2, #0
 800abc2:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800abc6:	68fb      	ldr	r3, [r7, #12]
 800abc8:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800abcc:	2b00      	cmp	r3, #0
 800abce:	d101      	bne.n	800abd4 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800abd0:	2302      	movs	r3, #2
 800abd2:	e018      	b.n	800ac06 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	7c1b      	ldrb	r3, [r3, #16]
 800abd8:	2b00      	cmp	r3, #0
 800abda:	d10a      	bne.n	800abf2 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800abdc:	4b0d      	ldr	r3, [pc, #52]	@ (800ac14 <USBD_CDC_Init+0x1e8>)
 800abde:	7819      	ldrb	r1, [r3, #0]
 800abe0:	68fb      	ldr	r3, [r7, #12]
 800abe2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800abe6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800abea:	6878      	ldr	r0, [r7, #4]
 800abec:	f002 fbfc 	bl	800d3e8 <USBD_LL_PrepareReceive>
 800abf0:	e008      	b.n	800ac04 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800abf2:	4b08      	ldr	r3, [pc, #32]	@ (800ac14 <USBD_CDC_Init+0x1e8>)
 800abf4:	7819      	ldrb	r1, [r3, #0]
 800abf6:	68fb      	ldr	r3, [r7, #12]
 800abf8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800abfc:	2340      	movs	r3, #64	@ 0x40
 800abfe:	6878      	ldr	r0, [r7, #4]
 800ac00:	f002 fbf2 	bl	800d3e8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800ac04:	2300      	movs	r3, #0
}
 800ac06:	4618      	mov	r0, r3
 800ac08:	3710      	adds	r7, #16
 800ac0a:	46bd      	mov	sp, r7
 800ac0c:	bd80      	pop	{r7, pc}
 800ac0e:	bf00      	nop
 800ac10:	20000103 	.word	0x20000103
 800ac14:	20000104 	.word	0x20000104
 800ac18:	20000105 	.word	0x20000105

0800ac1c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ac1c:	b580      	push	{r7, lr}
 800ac1e:	b082      	sub	sp, #8
 800ac20:	af00      	add	r7, sp, #0
 800ac22:	6078      	str	r0, [r7, #4]
 800ac24:	460b      	mov	r3, r1
 800ac26:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800ac28:	4b3a      	ldr	r3, [pc, #232]	@ (800ad14 <USBD_CDC_DeInit+0xf8>)
 800ac2a:	781b      	ldrb	r3, [r3, #0]
 800ac2c:	4619      	mov	r1, r3
 800ac2e:	6878      	ldr	r0, [r7, #4]
 800ac30:	f002 fb11 	bl	800d256 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800ac34:	4b37      	ldr	r3, [pc, #220]	@ (800ad14 <USBD_CDC_DeInit+0xf8>)
 800ac36:	781b      	ldrb	r3, [r3, #0]
 800ac38:	f003 020f 	and.w	r2, r3, #15
 800ac3c:	6879      	ldr	r1, [r7, #4]
 800ac3e:	4613      	mov	r3, r2
 800ac40:	009b      	lsls	r3, r3, #2
 800ac42:	4413      	add	r3, r2
 800ac44:	009b      	lsls	r3, r3, #2
 800ac46:	440b      	add	r3, r1
 800ac48:	3324      	adds	r3, #36	@ 0x24
 800ac4a:	2200      	movs	r2, #0
 800ac4c:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800ac4e:	4b32      	ldr	r3, [pc, #200]	@ (800ad18 <USBD_CDC_DeInit+0xfc>)
 800ac50:	781b      	ldrb	r3, [r3, #0]
 800ac52:	4619      	mov	r1, r3
 800ac54:	6878      	ldr	r0, [r7, #4]
 800ac56:	f002 fafe 	bl	800d256 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800ac5a:	4b2f      	ldr	r3, [pc, #188]	@ (800ad18 <USBD_CDC_DeInit+0xfc>)
 800ac5c:	781b      	ldrb	r3, [r3, #0]
 800ac5e:	f003 020f 	and.w	r2, r3, #15
 800ac62:	6879      	ldr	r1, [r7, #4]
 800ac64:	4613      	mov	r3, r2
 800ac66:	009b      	lsls	r3, r3, #2
 800ac68:	4413      	add	r3, r2
 800ac6a:	009b      	lsls	r3, r3, #2
 800ac6c:	440b      	add	r3, r1
 800ac6e:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800ac72:	2200      	movs	r2, #0
 800ac74:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800ac76:	4b29      	ldr	r3, [pc, #164]	@ (800ad1c <USBD_CDC_DeInit+0x100>)
 800ac78:	781b      	ldrb	r3, [r3, #0]
 800ac7a:	4619      	mov	r1, r3
 800ac7c:	6878      	ldr	r0, [r7, #4]
 800ac7e:	f002 faea 	bl	800d256 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800ac82:	4b26      	ldr	r3, [pc, #152]	@ (800ad1c <USBD_CDC_DeInit+0x100>)
 800ac84:	781b      	ldrb	r3, [r3, #0]
 800ac86:	f003 020f 	and.w	r2, r3, #15
 800ac8a:	6879      	ldr	r1, [r7, #4]
 800ac8c:	4613      	mov	r3, r2
 800ac8e:	009b      	lsls	r3, r3, #2
 800ac90:	4413      	add	r3, r2
 800ac92:	009b      	lsls	r3, r3, #2
 800ac94:	440b      	add	r3, r1
 800ac96:	3324      	adds	r3, #36	@ 0x24
 800ac98:	2200      	movs	r2, #0
 800ac9a:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800ac9c:	4b1f      	ldr	r3, [pc, #124]	@ (800ad1c <USBD_CDC_DeInit+0x100>)
 800ac9e:	781b      	ldrb	r3, [r3, #0]
 800aca0:	f003 020f 	and.w	r2, r3, #15
 800aca4:	6879      	ldr	r1, [r7, #4]
 800aca6:	4613      	mov	r3, r2
 800aca8:	009b      	lsls	r3, r3, #2
 800acaa:	4413      	add	r3, r2
 800acac:	009b      	lsls	r3, r3, #2
 800acae:	440b      	add	r3, r1
 800acb0:	3326      	adds	r3, #38	@ 0x26
 800acb2:	2200      	movs	r2, #0
 800acb4:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	32b0      	adds	r2, #176	@ 0xb0
 800acc0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800acc4:	2b00      	cmp	r3, #0
 800acc6:	d01f      	beq.n	800ad08 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800acce:	687a      	ldr	r2, [r7, #4]
 800acd0:	33b0      	adds	r3, #176	@ 0xb0
 800acd2:	009b      	lsls	r3, r3, #2
 800acd4:	4413      	add	r3, r2
 800acd6:	685b      	ldr	r3, [r3, #4]
 800acd8:	685b      	ldr	r3, [r3, #4]
 800acda:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ace2:	687b      	ldr	r3, [r7, #4]
 800ace4:	32b0      	adds	r2, #176	@ 0xb0
 800ace6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800acea:	4618      	mov	r0, r3
 800acec:	f002 fbbe 	bl	800d46c <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	32b0      	adds	r2, #176	@ 0xb0
 800acfa:	2100      	movs	r1, #0
 800acfc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	2200      	movs	r2, #0
 800ad04:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800ad08:	2300      	movs	r3, #0
}
 800ad0a:	4618      	mov	r0, r3
 800ad0c:	3708      	adds	r7, #8
 800ad0e:	46bd      	mov	sp, r7
 800ad10:	bd80      	pop	{r7, pc}
 800ad12:	bf00      	nop
 800ad14:	20000103 	.word	0x20000103
 800ad18:	20000104 	.word	0x20000104
 800ad1c:	20000105 	.word	0x20000105

0800ad20 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800ad20:	b580      	push	{r7, lr}
 800ad22:	b086      	sub	sp, #24
 800ad24:	af00      	add	r7, sp, #0
 800ad26:	6078      	str	r0, [r7, #4]
 800ad28:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	32b0      	adds	r2, #176	@ 0xb0
 800ad34:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ad38:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800ad3a:	2300      	movs	r3, #0
 800ad3c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800ad3e:	2300      	movs	r3, #0
 800ad40:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800ad42:	2300      	movs	r3, #0
 800ad44:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800ad46:	693b      	ldr	r3, [r7, #16]
 800ad48:	2b00      	cmp	r3, #0
 800ad4a:	d101      	bne.n	800ad50 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800ad4c:	2303      	movs	r3, #3
 800ad4e:	e0bf      	b.n	800aed0 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ad50:	683b      	ldr	r3, [r7, #0]
 800ad52:	781b      	ldrb	r3, [r3, #0]
 800ad54:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800ad58:	2b00      	cmp	r3, #0
 800ad5a:	d050      	beq.n	800adfe <USBD_CDC_Setup+0xde>
 800ad5c:	2b20      	cmp	r3, #32
 800ad5e:	f040 80af 	bne.w	800aec0 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800ad62:	683b      	ldr	r3, [r7, #0]
 800ad64:	88db      	ldrh	r3, [r3, #6]
 800ad66:	2b00      	cmp	r3, #0
 800ad68:	d03a      	beq.n	800ade0 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800ad6a:	683b      	ldr	r3, [r7, #0]
 800ad6c:	781b      	ldrb	r3, [r3, #0]
 800ad6e:	b25b      	sxtb	r3, r3
 800ad70:	2b00      	cmp	r3, #0
 800ad72:	da1b      	bge.n	800adac <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800ad7a:	687a      	ldr	r2, [r7, #4]
 800ad7c:	33b0      	adds	r3, #176	@ 0xb0
 800ad7e:	009b      	lsls	r3, r3, #2
 800ad80:	4413      	add	r3, r2
 800ad82:	685b      	ldr	r3, [r3, #4]
 800ad84:	689b      	ldr	r3, [r3, #8]
 800ad86:	683a      	ldr	r2, [r7, #0]
 800ad88:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800ad8a:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800ad8c:	683a      	ldr	r2, [r7, #0]
 800ad8e:	88d2      	ldrh	r2, [r2, #6]
 800ad90:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800ad92:	683b      	ldr	r3, [r7, #0]
 800ad94:	88db      	ldrh	r3, [r3, #6]
 800ad96:	2b07      	cmp	r3, #7
 800ad98:	bf28      	it	cs
 800ad9a:	2307      	movcs	r3, #7
 800ad9c:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800ad9e:	693b      	ldr	r3, [r7, #16]
 800ada0:	89fa      	ldrh	r2, [r7, #14]
 800ada2:	4619      	mov	r1, r3
 800ada4:	6878      	ldr	r0, [r7, #4]
 800ada6:	f001 fd93 	bl	800c8d0 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800adaa:	e090      	b.n	800aece <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800adac:	683b      	ldr	r3, [r7, #0]
 800adae:	785a      	ldrb	r2, [r3, #1]
 800adb0:	693b      	ldr	r3, [r7, #16]
 800adb2:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800adb6:	683b      	ldr	r3, [r7, #0]
 800adb8:	88db      	ldrh	r3, [r3, #6]
 800adba:	2b3f      	cmp	r3, #63	@ 0x3f
 800adbc:	d803      	bhi.n	800adc6 <USBD_CDC_Setup+0xa6>
 800adbe:	683b      	ldr	r3, [r7, #0]
 800adc0:	88db      	ldrh	r3, [r3, #6]
 800adc2:	b2da      	uxtb	r2, r3
 800adc4:	e000      	b.n	800adc8 <USBD_CDC_Setup+0xa8>
 800adc6:	2240      	movs	r2, #64	@ 0x40
 800adc8:	693b      	ldr	r3, [r7, #16]
 800adca:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800adce:	6939      	ldr	r1, [r7, #16]
 800add0:	693b      	ldr	r3, [r7, #16]
 800add2:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800add6:	461a      	mov	r2, r3
 800add8:	6878      	ldr	r0, [r7, #4]
 800adda:	f001 fda5 	bl	800c928 <USBD_CtlPrepareRx>
      break;
 800adde:	e076      	b.n	800aece <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800ade6:	687a      	ldr	r2, [r7, #4]
 800ade8:	33b0      	adds	r3, #176	@ 0xb0
 800adea:	009b      	lsls	r3, r3, #2
 800adec:	4413      	add	r3, r2
 800adee:	685b      	ldr	r3, [r3, #4]
 800adf0:	689b      	ldr	r3, [r3, #8]
 800adf2:	683a      	ldr	r2, [r7, #0]
 800adf4:	7850      	ldrb	r0, [r2, #1]
 800adf6:	2200      	movs	r2, #0
 800adf8:	6839      	ldr	r1, [r7, #0]
 800adfa:	4798      	blx	r3
      break;
 800adfc:	e067      	b.n	800aece <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800adfe:	683b      	ldr	r3, [r7, #0]
 800ae00:	785b      	ldrb	r3, [r3, #1]
 800ae02:	2b0b      	cmp	r3, #11
 800ae04:	d851      	bhi.n	800aeaa <USBD_CDC_Setup+0x18a>
 800ae06:	a201      	add	r2, pc, #4	@ (adr r2, 800ae0c <USBD_CDC_Setup+0xec>)
 800ae08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae0c:	0800ae3d 	.word	0x0800ae3d
 800ae10:	0800aeb9 	.word	0x0800aeb9
 800ae14:	0800aeab 	.word	0x0800aeab
 800ae18:	0800aeab 	.word	0x0800aeab
 800ae1c:	0800aeab 	.word	0x0800aeab
 800ae20:	0800aeab 	.word	0x0800aeab
 800ae24:	0800aeab 	.word	0x0800aeab
 800ae28:	0800aeab 	.word	0x0800aeab
 800ae2c:	0800aeab 	.word	0x0800aeab
 800ae30:	0800aeab 	.word	0x0800aeab
 800ae34:	0800ae67 	.word	0x0800ae67
 800ae38:	0800ae91 	.word	0x0800ae91
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ae42:	b2db      	uxtb	r3, r3
 800ae44:	2b03      	cmp	r3, #3
 800ae46:	d107      	bne.n	800ae58 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800ae48:	f107 030a 	add.w	r3, r7, #10
 800ae4c:	2202      	movs	r2, #2
 800ae4e:	4619      	mov	r1, r3
 800ae50:	6878      	ldr	r0, [r7, #4]
 800ae52:	f001 fd3d 	bl	800c8d0 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800ae56:	e032      	b.n	800aebe <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800ae58:	6839      	ldr	r1, [r7, #0]
 800ae5a:	6878      	ldr	r0, [r7, #4]
 800ae5c:	f001 fcbb 	bl	800c7d6 <USBD_CtlError>
            ret = USBD_FAIL;
 800ae60:	2303      	movs	r3, #3
 800ae62:	75fb      	strb	r3, [r7, #23]
          break;
 800ae64:	e02b      	b.n	800aebe <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ae66:	687b      	ldr	r3, [r7, #4]
 800ae68:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ae6c:	b2db      	uxtb	r3, r3
 800ae6e:	2b03      	cmp	r3, #3
 800ae70:	d107      	bne.n	800ae82 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800ae72:	f107 030d 	add.w	r3, r7, #13
 800ae76:	2201      	movs	r2, #1
 800ae78:	4619      	mov	r1, r3
 800ae7a:	6878      	ldr	r0, [r7, #4]
 800ae7c:	f001 fd28 	bl	800c8d0 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800ae80:	e01d      	b.n	800aebe <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800ae82:	6839      	ldr	r1, [r7, #0]
 800ae84:	6878      	ldr	r0, [r7, #4]
 800ae86:	f001 fca6 	bl	800c7d6 <USBD_CtlError>
            ret = USBD_FAIL;
 800ae8a:	2303      	movs	r3, #3
 800ae8c:	75fb      	strb	r3, [r7, #23]
          break;
 800ae8e:	e016      	b.n	800aebe <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800ae90:	687b      	ldr	r3, [r7, #4]
 800ae92:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ae96:	b2db      	uxtb	r3, r3
 800ae98:	2b03      	cmp	r3, #3
 800ae9a:	d00f      	beq.n	800aebc <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800ae9c:	6839      	ldr	r1, [r7, #0]
 800ae9e:	6878      	ldr	r0, [r7, #4]
 800aea0:	f001 fc99 	bl	800c7d6 <USBD_CtlError>
            ret = USBD_FAIL;
 800aea4:	2303      	movs	r3, #3
 800aea6:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800aea8:	e008      	b.n	800aebc <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800aeaa:	6839      	ldr	r1, [r7, #0]
 800aeac:	6878      	ldr	r0, [r7, #4]
 800aeae:	f001 fc92 	bl	800c7d6 <USBD_CtlError>
          ret = USBD_FAIL;
 800aeb2:	2303      	movs	r3, #3
 800aeb4:	75fb      	strb	r3, [r7, #23]
          break;
 800aeb6:	e002      	b.n	800aebe <USBD_CDC_Setup+0x19e>
          break;
 800aeb8:	bf00      	nop
 800aeba:	e008      	b.n	800aece <USBD_CDC_Setup+0x1ae>
          break;
 800aebc:	bf00      	nop
      }
      break;
 800aebe:	e006      	b.n	800aece <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800aec0:	6839      	ldr	r1, [r7, #0]
 800aec2:	6878      	ldr	r0, [r7, #4]
 800aec4:	f001 fc87 	bl	800c7d6 <USBD_CtlError>
      ret = USBD_FAIL;
 800aec8:	2303      	movs	r3, #3
 800aeca:	75fb      	strb	r3, [r7, #23]
      break;
 800aecc:	bf00      	nop
  }

  return (uint8_t)ret;
 800aece:	7dfb      	ldrb	r3, [r7, #23]
}
 800aed0:	4618      	mov	r0, r3
 800aed2:	3718      	adds	r7, #24
 800aed4:	46bd      	mov	sp, r7
 800aed6:	bd80      	pop	{r7, pc}

0800aed8 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800aed8:	b580      	push	{r7, lr}
 800aeda:	b084      	sub	sp, #16
 800aedc:	af00      	add	r7, sp, #0
 800aede:	6078      	str	r0, [r7, #4]
 800aee0:	460b      	mov	r3, r1
 800aee2:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800aee4:	687b      	ldr	r3, [r7, #4]
 800aee6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800aeea:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	32b0      	adds	r2, #176	@ 0xb0
 800aef6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aefa:	2b00      	cmp	r3, #0
 800aefc:	d101      	bne.n	800af02 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800aefe:	2303      	movs	r3, #3
 800af00:	e065      	b.n	800afce <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	32b0      	adds	r2, #176	@ 0xb0
 800af0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800af10:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800af12:	78fb      	ldrb	r3, [r7, #3]
 800af14:	f003 020f 	and.w	r2, r3, #15
 800af18:	6879      	ldr	r1, [r7, #4]
 800af1a:	4613      	mov	r3, r2
 800af1c:	009b      	lsls	r3, r3, #2
 800af1e:	4413      	add	r3, r2
 800af20:	009b      	lsls	r3, r3, #2
 800af22:	440b      	add	r3, r1
 800af24:	3318      	adds	r3, #24
 800af26:	681b      	ldr	r3, [r3, #0]
 800af28:	2b00      	cmp	r3, #0
 800af2a:	d02f      	beq.n	800af8c <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800af2c:	78fb      	ldrb	r3, [r7, #3]
 800af2e:	f003 020f 	and.w	r2, r3, #15
 800af32:	6879      	ldr	r1, [r7, #4]
 800af34:	4613      	mov	r3, r2
 800af36:	009b      	lsls	r3, r3, #2
 800af38:	4413      	add	r3, r2
 800af3a:	009b      	lsls	r3, r3, #2
 800af3c:	440b      	add	r3, r1
 800af3e:	3318      	adds	r3, #24
 800af40:	681a      	ldr	r2, [r3, #0]
 800af42:	78fb      	ldrb	r3, [r7, #3]
 800af44:	f003 010f 	and.w	r1, r3, #15
 800af48:	68f8      	ldr	r0, [r7, #12]
 800af4a:	460b      	mov	r3, r1
 800af4c:	00db      	lsls	r3, r3, #3
 800af4e:	440b      	add	r3, r1
 800af50:	009b      	lsls	r3, r3, #2
 800af52:	4403      	add	r3, r0
 800af54:	331c      	adds	r3, #28
 800af56:	681b      	ldr	r3, [r3, #0]
 800af58:	fbb2 f1f3 	udiv	r1, r2, r3
 800af5c:	fb01 f303 	mul.w	r3, r1, r3
 800af60:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800af62:	2b00      	cmp	r3, #0
 800af64:	d112      	bne.n	800af8c <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800af66:	78fb      	ldrb	r3, [r7, #3]
 800af68:	f003 020f 	and.w	r2, r3, #15
 800af6c:	6879      	ldr	r1, [r7, #4]
 800af6e:	4613      	mov	r3, r2
 800af70:	009b      	lsls	r3, r3, #2
 800af72:	4413      	add	r3, r2
 800af74:	009b      	lsls	r3, r3, #2
 800af76:	440b      	add	r3, r1
 800af78:	3318      	adds	r3, #24
 800af7a:	2200      	movs	r2, #0
 800af7c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800af7e:	78f9      	ldrb	r1, [r7, #3]
 800af80:	2300      	movs	r3, #0
 800af82:	2200      	movs	r2, #0
 800af84:	6878      	ldr	r0, [r7, #4]
 800af86:	f002 fa0e 	bl	800d3a6 <USBD_LL_Transmit>
 800af8a:	e01f      	b.n	800afcc <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800af8c:	68bb      	ldr	r3, [r7, #8]
 800af8e:	2200      	movs	r2, #0
 800af90:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800af9a:	687a      	ldr	r2, [r7, #4]
 800af9c:	33b0      	adds	r3, #176	@ 0xb0
 800af9e:	009b      	lsls	r3, r3, #2
 800afa0:	4413      	add	r3, r2
 800afa2:	685b      	ldr	r3, [r3, #4]
 800afa4:	691b      	ldr	r3, [r3, #16]
 800afa6:	2b00      	cmp	r3, #0
 800afa8:	d010      	beq.n	800afcc <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800afb0:	687a      	ldr	r2, [r7, #4]
 800afb2:	33b0      	adds	r3, #176	@ 0xb0
 800afb4:	009b      	lsls	r3, r3, #2
 800afb6:	4413      	add	r3, r2
 800afb8:	685b      	ldr	r3, [r3, #4]
 800afba:	691b      	ldr	r3, [r3, #16]
 800afbc:	68ba      	ldr	r2, [r7, #8]
 800afbe:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800afc2:	68ba      	ldr	r2, [r7, #8]
 800afc4:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800afc8:	78fa      	ldrb	r2, [r7, #3]
 800afca:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800afcc:	2300      	movs	r3, #0
}
 800afce:	4618      	mov	r0, r3
 800afd0:	3710      	adds	r7, #16
 800afd2:	46bd      	mov	sp, r7
 800afd4:	bd80      	pop	{r7, pc}

0800afd6 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800afd6:	b580      	push	{r7, lr}
 800afd8:	b084      	sub	sp, #16
 800afda:	af00      	add	r7, sp, #0
 800afdc:	6078      	str	r0, [r7, #4]
 800afde:	460b      	mov	r3, r1
 800afe0:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800afe2:	687b      	ldr	r3, [r7, #4]
 800afe4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800afe8:	687b      	ldr	r3, [r7, #4]
 800afea:	32b0      	adds	r2, #176	@ 0xb0
 800afec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aff0:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800aff2:	687b      	ldr	r3, [r7, #4]
 800aff4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	32b0      	adds	r2, #176	@ 0xb0
 800affc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b000:	2b00      	cmp	r3, #0
 800b002:	d101      	bne.n	800b008 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800b004:	2303      	movs	r3, #3
 800b006:	e01a      	b.n	800b03e <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800b008:	78fb      	ldrb	r3, [r7, #3]
 800b00a:	4619      	mov	r1, r3
 800b00c:	6878      	ldr	r0, [r7, #4]
 800b00e:	f002 fa0c 	bl	800d42a <USBD_LL_GetRxDataSize>
 800b012:	4602      	mov	r2, r0
 800b014:	68fb      	ldr	r3, [r7, #12]
 800b016:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800b01a:	687b      	ldr	r3, [r7, #4]
 800b01c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b020:	687a      	ldr	r2, [r7, #4]
 800b022:	33b0      	adds	r3, #176	@ 0xb0
 800b024:	009b      	lsls	r3, r3, #2
 800b026:	4413      	add	r3, r2
 800b028:	685b      	ldr	r3, [r3, #4]
 800b02a:	68db      	ldr	r3, [r3, #12]
 800b02c:	68fa      	ldr	r2, [r7, #12]
 800b02e:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800b032:	68fa      	ldr	r2, [r7, #12]
 800b034:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800b038:	4611      	mov	r1, r2
 800b03a:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800b03c:	2300      	movs	r3, #0
}
 800b03e:	4618      	mov	r0, r3
 800b040:	3710      	adds	r7, #16
 800b042:	46bd      	mov	sp, r7
 800b044:	bd80      	pop	{r7, pc}

0800b046 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800b046:	b580      	push	{r7, lr}
 800b048:	b084      	sub	sp, #16
 800b04a:	af00      	add	r7, sp, #0
 800b04c:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	32b0      	adds	r2, #176	@ 0xb0
 800b058:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b05c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800b05e:	68fb      	ldr	r3, [r7, #12]
 800b060:	2b00      	cmp	r3, #0
 800b062:	d101      	bne.n	800b068 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800b064:	2303      	movs	r3, #3
 800b066:	e024      	b.n	800b0b2 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800b068:	687b      	ldr	r3, [r7, #4]
 800b06a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b06e:	687a      	ldr	r2, [r7, #4]
 800b070:	33b0      	adds	r3, #176	@ 0xb0
 800b072:	009b      	lsls	r3, r3, #2
 800b074:	4413      	add	r3, r2
 800b076:	685b      	ldr	r3, [r3, #4]
 800b078:	2b00      	cmp	r3, #0
 800b07a:	d019      	beq.n	800b0b0 <USBD_CDC_EP0_RxReady+0x6a>
 800b07c:	68fb      	ldr	r3, [r7, #12]
 800b07e:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800b082:	2bff      	cmp	r3, #255	@ 0xff
 800b084:	d014      	beq.n	800b0b0 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b08c:	687a      	ldr	r2, [r7, #4]
 800b08e:	33b0      	adds	r3, #176	@ 0xb0
 800b090:	009b      	lsls	r3, r3, #2
 800b092:	4413      	add	r3, r2
 800b094:	685b      	ldr	r3, [r3, #4]
 800b096:	689b      	ldr	r3, [r3, #8]
 800b098:	68fa      	ldr	r2, [r7, #12]
 800b09a:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800b09e:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800b0a0:	68fa      	ldr	r2, [r7, #12]
 800b0a2:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800b0a6:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800b0a8:	68fb      	ldr	r3, [r7, #12]
 800b0aa:	22ff      	movs	r2, #255	@ 0xff
 800b0ac:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800b0b0:	2300      	movs	r3, #0
}
 800b0b2:	4618      	mov	r0, r3
 800b0b4:	3710      	adds	r7, #16
 800b0b6:	46bd      	mov	sp, r7
 800b0b8:	bd80      	pop	{r7, pc}
	...

0800b0bc <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800b0bc:	b580      	push	{r7, lr}
 800b0be:	b086      	sub	sp, #24
 800b0c0:	af00      	add	r7, sp, #0
 800b0c2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800b0c4:	2182      	movs	r1, #130	@ 0x82
 800b0c6:	4818      	ldr	r0, [pc, #96]	@ (800b128 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800b0c8:	f000 fd4f 	bl	800bb6a <USBD_GetEpDesc>
 800b0cc:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800b0ce:	2101      	movs	r1, #1
 800b0d0:	4815      	ldr	r0, [pc, #84]	@ (800b128 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800b0d2:	f000 fd4a 	bl	800bb6a <USBD_GetEpDesc>
 800b0d6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800b0d8:	2181      	movs	r1, #129	@ 0x81
 800b0da:	4813      	ldr	r0, [pc, #76]	@ (800b128 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800b0dc:	f000 fd45 	bl	800bb6a <USBD_GetEpDesc>
 800b0e0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800b0e2:	697b      	ldr	r3, [r7, #20]
 800b0e4:	2b00      	cmp	r3, #0
 800b0e6:	d002      	beq.n	800b0ee <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800b0e8:	697b      	ldr	r3, [r7, #20]
 800b0ea:	2210      	movs	r2, #16
 800b0ec:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800b0ee:	693b      	ldr	r3, [r7, #16]
 800b0f0:	2b00      	cmp	r3, #0
 800b0f2:	d006      	beq.n	800b102 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800b0f4:	693b      	ldr	r3, [r7, #16]
 800b0f6:	2200      	movs	r2, #0
 800b0f8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b0fc:	711a      	strb	r2, [r3, #4]
 800b0fe:	2200      	movs	r2, #0
 800b100:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800b102:	68fb      	ldr	r3, [r7, #12]
 800b104:	2b00      	cmp	r3, #0
 800b106:	d006      	beq.n	800b116 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800b108:	68fb      	ldr	r3, [r7, #12]
 800b10a:	2200      	movs	r2, #0
 800b10c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b110:	711a      	strb	r2, [r3, #4]
 800b112:	2200      	movs	r2, #0
 800b114:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	2243      	movs	r2, #67	@ 0x43
 800b11a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800b11c:	4b02      	ldr	r3, [pc, #8]	@ (800b128 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800b11e:	4618      	mov	r0, r3
 800b120:	3718      	adds	r7, #24
 800b122:	46bd      	mov	sp, r7
 800b124:	bd80      	pop	{r7, pc}
 800b126:	bf00      	nop
 800b128:	200000c0 	.word	0x200000c0

0800b12c <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800b12c:	b580      	push	{r7, lr}
 800b12e:	b086      	sub	sp, #24
 800b130:	af00      	add	r7, sp, #0
 800b132:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800b134:	2182      	movs	r1, #130	@ 0x82
 800b136:	4818      	ldr	r0, [pc, #96]	@ (800b198 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800b138:	f000 fd17 	bl	800bb6a <USBD_GetEpDesc>
 800b13c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800b13e:	2101      	movs	r1, #1
 800b140:	4815      	ldr	r0, [pc, #84]	@ (800b198 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800b142:	f000 fd12 	bl	800bb6a <USBD_GetEpDesc>
 800b146:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800b148:	2181      	movs	r1, #129	@ 0x81
 800b14a:	4813      	ldr	r0, [pc, #76]	@ (800b198 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800b14c:	f000 fd0d 	bl	800bb6a <USBD_GetEpDesc>
 800b150:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800b152:	697b      	ldr	r3, [r7, #20]
 800b154:	2b00      	cmp	r3, #0
 800b156:	d002      	beq.n	800b15e <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800b158:	697b      	ldr	r3, [r7, #20]
 800b15a:	2210      	movs	r2, #16
 800b15c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800b15e:	693b      	ldr	r3, [r7, #16]
 800b160:	2b00      	cmp	r3, #0
 800b162:	d006      	beq.n	800b172 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800b164:	693b      	ldr	r3, [r7, #16]
 800b166:	2200      	movs	r2, #0
 800b168:	711a      	strb	r2, [r3, #4]
 800b16a:	2200      	movs	r2, #0
 800b16c:	f042 0202 	orr.w	r2, r2, #2
 800b170:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800b172:	68fb      	ldr	r3, [r7, #12]
 800b174:	2b00      	cmp	r3, #0
 800b176:	d006      	beq.n	800b186 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800b178:	68fb      	ldr	r3, [r7, #12]
 800b17a:	2200      	movs	r2, #0
 800b17c:	711a      	strb	r2, [r3, #4]
 800b17e:	2200      	movs	r2, #0
 800b180:	f042 0202 	orr.w	r2, r2, #2
 800b184:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	2243      	movs	r2, #67	@ 0x43
 800b18a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800b18c:	4b02      	ldr	r3, [pc, #8]	@ (800b198 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800b18e:	4618      	mov	r0, r3
 800b190:	3718      	adds	r7, #24
 800b192:	46bd      	mov	sp, r7
 800b194:	bd80      	pop	{r7, pc}
 800b196:	bf00      	nop
 800b198:	200000c0 	.word	0x200000c0

0800b19c <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800b19c:	b580      	push	{r7, lr}
 800b19e:	b086      	sub	sp, #24
 800b1a0:	af00      	add	r7, sp, #0
 800b1a2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800b1a4:	2182      	movs	r1, #130	@ 0x82
 800b1a6:	4818      	ldr	r0, [pc, #96]	@ (800b208 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800b1a8:	f000 fcdf 	bl	800bb6a <USBD_GetEpDesc>
 800b1ac:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800b1ae:	2101      	movs	r1, #1
 800b1b0:	4815      	ldr	r0, [pc, #84]	@ (800b208 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800b1b2:	f000 fcda 	bl	800bb6a <USBD_GetEpDesc>
 800b1b6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800b1b8:	2181      	movs	r1, #129	@ 0x81
 800b1ba:	4813      	ldr	r0, [pc, #76]	@ (800b208 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800b1bc:	f000 fcd5 	bl	800bb6a <USBD_GetEpDesc>
 800b1c0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800b1c2:	697b      	ldr	r3, [r7, #20]
 800b1c4:	2b00      	cmp	r3, #0
 800b1c6:	d002      	beq.n	800b1ce <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800b1c8:	697b      	ldr	r3, [r7, #20]
 800b1ca:	2210      	movs	r2, #16
 800b1cc:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800b1ce:	693b      	ldr	r3, [r7, #16]
 800b1d0:	2b00      	cmp	r3, #0
 800b1d2:	d006      	beq.n	800b1e2 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800b1d4:	693b      	ldr	r3, [r7, #16]
 800b1d6:	2200      	movs	r2, #0
 800b1d8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b1dc:	711a      	strb	r2, [r3, #4]
 800b1de:	2200      	movs	r2, #0
 800b1e0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800b1e2:	68fb      	ldr	r3, [r7, #12]
 800b1e4:	2b00      	cmp	r3, #0
 800b1e6:	d006      	beq.n	800b1f6 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800b1e8:	68fb      	ldr	r3, [r7, #12]
 800b1ea:	2200      	movs	r2, #0
 800b1ec:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b1f0:	711a      	strb	r2, [r3, #4]
 800b1f2:	2200      	movs	r2, #0
 800b1f4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800b1f6:	687b      	ldr	r3, [r7, #4]
 800b1f8:	2243      	movs	r2, #67	@ 0x43
 800b1fa:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800b1fc:	4b02      	ldr	r3, [pc, #8]	@ (800b208 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800b1fe:	4618      	mov	r0, r3
 800b200:	3718      	adds	r7, #24
 800b202:	46bd      	mov	sp, r7
 800b204:	bd80      	pop	{r7, pc}
 800b206:	bf00      	nop
 800b208:	200000c0 	.word	0x200000c0

0800b20c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800b20c:	b480      	push	{r7}
 800b20e:	b083      	sub	sp, #12
 800b210:	af00      	add	r7, sp, #0
 800b212:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	220a      	movs	r2, #10
 800b218:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800b21a:	4b03      	ldr	r3, [pc, #12]	@ (800b228 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800b21c:	4618      	mov	r0, r3
 800b21e:	370c      	adds	r7, #12
 800b220:	46bd      	mov	sp, r7
 800b222:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b226:	4770      	bx	lr
 800b228:	2000007c 	.word	0x2000007c

0800b22c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800b22c:	b480      	push	{r7}
 800b22e:	b083      	sub	sp, #12
 800b230:	af00      	add	r7, sp, #0
 800b232:	6078      	str	r0, [r7, #4]
 800b234:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800b236:	683b      	ldr	r3, [r7, #0]
 800b238:	2b00      	cmp	r3, #0
 800b23a:	d101      	bne.n	800b240 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800b23c:	2303      	movs	r3, #3
 800b23e:	e009      	b.n	800b254 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800b240:	687b      	ldr	r3, [r7, #4]
 800b242:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b246:	687a      	ldr	r2, [r7, #4]
 800b248:	33b0      	adds	r3, #176	@ 0xb0
 800b24a:	009b      	lsls	r3, r3, #2
 800b24c:	4413      	add	r3, r2
 800b24e:	683a      	ldr	r2, [r7, #0]
 800b250:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800b252:	2300      	movs	r3, #0
}
 800b254:	4618      	mov	r0, r3
 800b256:	370c      	adds	r7, #12
 800b258:	46bd      	mov	sp, r7
 800b25a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b25e:	4770      	bx	lr

0800b260 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800b260:	b480      	push	{r7}
 800b262:	b087      	sub	sp, #28
 800b264:	af00      	add	r7, sp, #0
 800b266:	60f8      	str	r0, [r7, #12]
 800b268:	60b9      	str	r1, [r7, #8]
 800b26a:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b26c:	68fb      	ldr	r3, [r7, #12]
 800b26e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b272:	68fb      	ldr	r3, [r7, #12]
 800b274:	32b0      	adds	r2, #176	@ 0xb0
 800b276:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b27a:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800b27c:	697b      	ldr	r3, [r7, #20]
 800b27e:	2b00      	cmp	r3, #0
 800b280:	d101      	bne.n	800b286 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800b282:	2303      	movs	r3, #3
 800b284:	e008      	b.n	800b298 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800b286:	697b      	ldr	r3, [r7, #20]
 800b288:	68ba      	ldr	r2, [r7, #8]
 800b28a:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800b28e:	697b      	ldr	r3, [r7, #20]
 800b290:	687a      	ldr	r2, [r7, #4]
 800b292:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800b296:	2300      	movs	r3, #0
}
 800b298:	4618      	mov	r0, r3
 800b29a:	371c      	adds	r7, #28
 800b29c:	46bd      	mov	sp, r7
 800b29e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2a2:	4770      	bx	lr

0800b2a4 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800b2a4:	b480      	push	{r7}
 800b2a6:	b085      	sub	sp, #20
 800b2a8:	af00      	add	r7, sp, #0
 800b2aa:	6078      	str	r0, [r7, #4]
 800b2ac:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	32b0      	adds	r2, #176	@ 0xb0
 800b2b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b2bc:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800b2be:	68fb      	ldr	r3, [r7, #12]
 800b2c0:	2b00      	cmp	r3, #0
 800b2c2:	d101      	bne.n	800b2c8 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800b2c4:	2303      	movs	r3, #3
 800b2c6:	e004      	b.n	800b2d2 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800b2c8:	68fb      	ldr	r3, [r7, #12]
 800b2ca:	683a      	ldr	r2, [r7, #0]
 800b2cc:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800b2d0:	2300      	movs	r3, #0
}
 800b2d2:	4618      	mov	r0, r3
 800b2d4:	3714      	adds	r7, #20
 800b2d6:	46bd      	mov	sp, r7
 800b2d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2dc:	4770      	bx	lr
	...

0800b2e0 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800b2e0:	b580      	push	{r7, lr}
 800b2e2:	b084      	sub	sp, #16
 800b2e4:	af00      	add	r7, sp, #0
 800b2e6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b2ee:	687b      	ldr	r3, [r7, #4]
 800b2f0:	32b0      	adds	r2, #176	@ 0xb0
 800b2f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b2f6:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 800b2f8:	2301      	movs	r3, #1
 800b2fa:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800b2fc:	68bb      	ldr	r3, [r7, #8]
 800b2fe:	2b00      	cmp	r3, #0
 800b300:	d101      	bne.n	800b306 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800b302:	2303      	movs	r3, #3
 800b304:	e025      	b.n	800b352 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 800b306:	68bb      	ldr	r3, [r7, #8]
 800b308:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800b30c:	2b00      	cmp	r3, #0
 800b30e:	d11f      	bne.n	800b350 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800b310:	68bb      	ldr	r3, [r7, #8]
 800b312:	2201      	movs	r2, #1
 800b314:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 800b318:	4b10      	ldr	r3, [pc, #64]	@ (800b35c <USBD_CDC_TransmitPacket+0x7c>)
 800b31a:	781b      	ldrb	r3, [r3, #0]
 800b31c:	f003 020f 	and.w	r2, r3, #15
 800b320:	68bb      	ldr	r3, [r7, #8]
 800b322:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 800b326:	6878      	ldr	r0, [r7, #4]
 800b328:	4613      	mov	r3, r2
 800b32a:	009b      	lsls	r3, r3, #2
 800b32c:	4413      	add	r3, r2
 800b32e:	009b      	lsls	r3, r3, #2
 800b330:	4403      	add	r3, r0
 800b332:	3318      	adds	r3, #24
 800b334:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800b336:	4b09      	ldr	r3, [pc, #36]	@ (800b35c <USBD_CDC_TransmitPacket+0x7c>)
 800b338:	7819      	ldrb	r1, [r3, #0]
 800b33a:	68bb      	ldr	r3, [r7, #8]
 800b33c:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800b340:	68bb      	ldr	r3, [r7, #8]
 800b342:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800b346:	6878      	ldr	r0, [r7, #4]
 800b348:	f002 f82d 	bl	800d3a6 <USBD_LL_Transmit>

    ret = USBD_OK;
 800b34c:	2300      	movs	r3, #0
 800b34e:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800b350:	7bfb      	ldrb	r3, [r7, #15]
}
 800b352:	4618      	mov	r0, r3
 800b354:	3710      	adds	r7, #16
 800b356:	46bd      	mov	sp, r7
 800b358:	bd80      	pop	{r7, pc}
 800b35a:	bf00      	nop
 800b35c:	20000103 	.word	0x20000103

0800b360 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800b360:	b580      	push	{r7, lr}
 800b362:	b084      	sub	sp, #16
 800b364:	af00      	add	r7, sp, #0
 800b366:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b36e:	687b      	ldr	r3, [r7, #4]
 800b370:	32b0      	adds	r2, #176	@ 0xb0
 800b372:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b376:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b37e:	687b      	ldr	r3, [r7, #4]
 800b380:	32b0      	adds	r2, #176	@ 0xb0
 800b382:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b386:	2b00      	cmp	r3, #0
 800b388:	d101      	bne.n	800b38e <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800b38a:	2303      	movs	r3, #3
 800b38c:	e018      	b.n	800b3c0 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	7c1b      	ldrb	r3, [r3, #16]
 800b392:	2b00      	cmp	r3, #0
 800b394:	d10a      	bne.n	800b3ac <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800b396:	4b0c      	ldr	r3, [pc, #48]	@ (800b3c8 <USBD_CDC_ReceivePacket+0x68>)
 800b398:	7819      	ldrb	r1, [r3, #0]
 800b39a:	68fb      	ldr	r3, [r7, #12]
 800b39c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800b3a0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b3a4:	6878      	ldr	r0, [r7, #4]
 800b3a6:	f002 f81f 	bl	800d3e8 <USBD_LL_PrepareReceive>
 800b3aa:	e008      	b.n	800b3be <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800b3ac:	4b06      	ldr	r3, [pc, #24]	@ (800b3c8 <USBD_CDC_ReceivePacket+0x68>)
 800b3ae:	7819      	ldrb	r1, [r3, #0]
 800b3b0:	68fb      	ldr	r3, [r7, #12]
 800b3b2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800b3b6:	2340      	movs	r3, #64	@ 0x40
 800b3b8:	6878      	ldr	r0, [r7, #4]
 800b3ba:	f002 f815 	bl	800d3e8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800b3be:	2300      	movs	r3, #0
}
 800b3c0:	4618      	mov	r0, r3
 800b3c2:	3710      	adds	r7, #16
 800b3c4:	46bd      	mov	sp, r7
 800b3c6:	bd80      	pop	{r7, pc}
 800b3c8:	20000104 	.word	0x20000104

0800b3cc <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800b3cc:	b580      	push	{r7, lr}
 800b3ce:	b086      	sub	sp, #24
 800b3d0:	af00      	add	r7, sp, #0
 800b3d2:	60f8      	str	r0, [r7, #12]
 800b3d4:	60b9      	str	r1, [r7, #8]
 800b3d6:	4613      	mov	r3, r2
 800b3d8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800b3da:	68fb      	ldr	r3, [r7, #12]
 800b3dc:	2b00      	cmp	r3, #0
 800b3de:	d101      	bne.n	800b3e4 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800b3e0:	2303      	movs	r3, #3
 800b3e2:	e01f      	b.n	800b424 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800b3e4:	68fb      	ldr	r3, [r7, #12]
 800b3e6:	2200      	movs	r2, #0
 800b3e8:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800b3ec:	68fb      	ldr	r3, [r7, #12]
 800b3ee:	2200      	movs	r2, #0
 800b3f0:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800b3f4:	68fb      	ldr	r3, [r7, #12]
 800b3f6:	2200      	movs	r2, #0
 800b3f8:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800b3fc:	68bb      	ldr	r3, [r7, #8]
 800b3fe:	2b00      	cmp	r3, #0
 800b400:	d003      	beq.n	800b40a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800b402:	68fb      	ldr	r3, [r7, #12]
 800b404:	68ba      	ldr	r2, [r7, #8]
 800b406:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b40a:	68fb      	ldr	r3, [r7, #12]
 800b40c:	2201      	movs	r2, #1
 800b40e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800b412:	68fb      	ldr	r3, [r7, #12]
 800b414:	79fa      	ldrb	r2, [r7, #7]
 800b416:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800b418:	68f8      	ldr	r0, [r7, #12]
 800b41a:	f001 fe8f 	bl	800d13c <USBD_LL_Init>
 800b41e:	4603      	mov	r3, r0
 800b420:	75fb      	strb	r3, [r7, #23]

  return ret;
 800b422:	7dfb      	ldrb	r3, [r7, #23]
}
 800b424:	4618      	mov	r0, r3
 800b426:	3718      	adds	r7, #24
 800b428:	46bd      	mov	sp, r7
 800b42a:	bd80      	pop	{r7, pc}

0800b42c <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800b42c:	b580      	push	{r7, lr}
 800b42e:	b084      	sub	sp, #16
 800b430:	af00      	add	r7, sp, #0
 800b432:	6078      	str	r0, [r7, #4]
 800b434:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800b436:	2300      	movs	r3, #0
 800b438:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800b43a:	683b      	ldr	r3, [r7, #0]
 800b43c:	2b00      	cmp	r3, #0
 800b43e:	d101      	bne.n	800b444 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800b440:	2303      	movs	r3, #3
 800b442:	e025      	b.n	800b490 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	683a      	ldr	r2, [r7, #0]
 800b448:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	32ae      	adds	r2, #174	@ 0xae
 800b456:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b45a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b45c:	2b00      	cmp	r3, #0
 800b45e:	d00f      	beq.n	800b480 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b466:	687b      	ldr	r3, [r7, #4]
 800b468:	32ae      	adds	r2, #174	@ 0xae
 800b46a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b46e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b470:	f107 020e 	add.w	r2, r7, #14
 800b474:	4610      	mov	r0, r2
 800b476:	4798      	blx	r3
 800b478:	4602      	mov	r2, r0
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800b486:	1c5a      	adds	r2, r3, #1
 800b488:	687b      	ldr	r3, [r7, #4]
 800b48a:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800b48e:	2300      	movs	r3, #0
}
 800b490:	4618      	mov	r0, r3
 800b492:	3710      	adds	r7, #16
 800b494:	46bd      	mov	sp, r7
 800b496:	bd80      	pop	{r7, pc}

0800b498 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800b498:	b580      	push	{r7, lr}
 800b49a:	b082      	sub	sp, #8
 800b49c:	af00      	add	r7, sp, #0
 800b49e:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800b4a0:	6878      	ldr	r0, [r7, #4]
 800b4a2:	f001 fe97 	bl	800d1d4 <USBD_LL_Start>
 800b4a6:	4603      	mov	r3, r0
}
 800b4a8:	4618      	mov	r0, r3
 800b4aa:	3708      	adds	r7, #8
 800b4ac:	46bd      	mov	sp, r7
 800b4ae:	bd80      	pop	{r7, pc}

0800b4b0 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800b4b0:	b480      	push	{r7}
 800b4b2:	b083      	sub	sp, #12
 800b4b4:	af00      	add	r7, sp, #0
 800b4b6:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800b4b8:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800b4ba:	4618      	mov	r0, r3
 800b4bc:	370c      	adds	r7, #12
 800b4be:	46bd      	mov	sp, r7
 800b4c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4c4:	4770      	bx	lr

0800b4c6 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b4c6:	b580      	push	{r7, lr}
 800b4c8:	b084      	sub	sp, #16
 800b4ca:	af00      	add	r7, sp, #0
 800b4cc:	6078      	str	r0, [r7, #4]
 800b4ce:	460b      	mov	r3, r1
 800b4d0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800b4d2:	2300      	movs	r3, #0
 800b4d4:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800b4d6:	687b      	ldr	r3, [r7, #4]
 800b4d8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b4dc:	2b00      	cmp	r3, #0
 800b4de:	d009      	beq.n	800b4f4 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b4e6:	681b      	ldr	r3, [r3, #0]
 800b4e8:	78fa      	ldrb	r2, [r7, #3]
 800b4ea:	4611      	mov	r1, r2
 800b4ec:	6878      	ldr	r0, [r7, #4]
 800b4ee:	4798      	blx	r3
 800b4f0:	4603      	mov	r3, r0
 800b4f2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800b4f4:	7bfb      	ldrb	r3, [r7, #15]
}
 800b4f6:	4618      	mov	r0, r3
 800b4f8:	3710      	adds	r7, #16
 800b4fa:	46bd      	mov	sp, r7
 800b4fc:	bd80      	pop	{r7, pc}

0800b4fe <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b4fe:	b580      	push	{r7, lr}
 800b500:	b084      	sub	sp, #16
 800b502:	af00      	add	r7, sp, #0
 800b504:	6078      	str	r0, [r7, #4]
 800b506:	460b      	mov	r3, r1
 800b508:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800b50a:	2300      	movs	r3, #0
 800b50c:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800b50e:	687b      	ldr	r3, [r7, #4]
 800b510:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b514:	685b      	ldr	r3, [r3, #4]
 800b516:	78fa      	ldrb	r2, [r7, #3]
 800b518:	4611      	mov	r1, r2
 800b51a:	6878      	ldr	r0, [r7, #4]
 800b51c:	4798      	blx	r3
 800b51e:	4603      	mov	r3, r0
 800b520:	2b00      	cmp	r3, #0
 800b522:	d001      	beq.n	800b528 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800b524:	2303      	movs	r3, #3
 800b526:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800b528:	7bfb      	ldrb	r3, [r7, #15]
}
 800b52a:	4618      	mov	r0, r3
 800b52c:	3710      	adds	r7, #16
 800b52e:	46bd      	mov	sp, r7
 800b530:	bd80      	pop	{r7, pc}

0800b532 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800b532:	b580      	push	{r7, lr}
 800b534:	b084      	sub	sp, #16
 800b536:	af00      	add	r7, sp, #0
 800b538:	6078      	str	r0, [r7, #4]
 800b53a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800b542:	6839      	ldr	r1, [r7, #0]
 800b544:	4618      	mov	r0, r3
 800b546:	f001 f90c 	bl	800c762 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800b54a:	687b      	ldr	r3, [r7, #4]
 800b54c:	2201      	movs	r2, #1
 800b54e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800b558:	461a      	mov	r2, r3
 800b55a:	687b      	ldr	r3, [r7, #4]
 800b55c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800b566:	f003 031f 	and.w	r3, r3, #31
 800b56a:	2b02      	cmp	r3, #2
 800b56c:	d01a      	beq.n	800b5a4 <USBD_LL_SetupStage+0x72>
 800b56e:	2b02      	cmp	r3, #2
 800b570:	d822      	bhi.n	800b5b8 <USBD_LL_SetupStage+0x86>
 800b572:	2b00      	cmp	r3, #0
 800b574:	d002      	beq.n	800b57c <USBD_LL_SetupStage+0x4a>
 800b576:	2b01      	cmp	r3, #1
 800b578:	d00a      	beq.n	800b590 <USBD_LL_SetupStage+0x5e>
 800b57a:	e01d      	b.n	800b5b8 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800b57c:	687b      	ldr	r3, [r7, #4]
 800b57e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800b582:	4619      	mov	r1, r3
 800b584:	6878      	ldr	r0, [r7, #4]
 800b586:	f000 fb63 	bl	800bc50 <USBD_StdDevReq>
 800b58a:	4603      	mov	r3, r0
 800b58c:	73fb      	strb	r3, [r7, #15]
      break;
 800b58e:	e020      	b.n	800b5d2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800b596:	4619      	mov	r1, r3
 800b598:	6878      	ldr	r0, [r7, #4]
 800b59a:	f000 fbcb 	bl	800bd34 <USBD_StdItfReq>
 800b59e:	4603      	mov	r3, r0
 800b5a0:	73fb      	strb	r3, [r7, #15]
      break;
 800b5a2:	e016      	b.n	800b5d2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800b5aa:	4619      	mov	r1, r3
 800b5ac:	6878      	ldr	r0, [r7, #4]
 800b5ae:	f000 fc2d 	bl	800be0c <USBD_StdEPReq>
 800b5b2:	4603      	mov	r3, r0
 800b5b4:	73fb      	strb	r3, [r7, #15]
      break;
 800b5b6:	e00c      	b.n	800b5d2 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800b5b8:	687b      	ldr	r3, [r7, #4]
 800b5ba:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800b5be:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800b5c2:	b2db      	uxtb	r3, r3
 800b5c4:	4619      	mov	r1, r3
 800b5c6:	6878      	ldr	r0, [r7, #4]
 800b5c8:	f001 fe64 	bl	800d294 <USBD_LL_StallEP>
 800b5cc:	4603      	mov	r3, r0
 800b5ce:	73fb      	strb	r3, [r7, #15]
      break;
 800b5d0:	bf00      	nop
  }

  return ret;
 800b5d2:	7bfb      	ldrb	r3, [r7, #15]
}
 800b5d4:	4618      	mov	r0, r3
 800b5d6:	3710      	adds	r7, #16
 800b5d8:	46bd      	mov	sp, r7
 800b5da:	bd80      	pop	{r7, pc}

0800b5dc <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800b5dc:	b580      	push	{r7, lr}
 800b5de:	b086      	sub	sp, #24
 800b5e0:	af00      	add	r7, sp, #0
 800b5e2:	60f8      	str	r0, [r7, #12]
 800b5e4:	460b      	mov	r3, r1
 800b5e6:	607a      	str	r2, [r7, #4]
 800b5e8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800b5ea:	2300      	movs	r3, #0
 800b5ec:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800b5ee:	7afb      	ldrb	r3, [r7, #11]
 800b5f0:	2b00      	cmp	r3, #0
 800b5f2:	d16e      	bne.n	800b6d2 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800b5f4:	68fb      	ldr	r3, [r7, #12]
 800b5f6:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800b5fa:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800b5fc:	68fb      	ldr	r3, [r7, #12]
 800b5fe:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800b602:	2b03      	cmp	r3, #3
 800b604:	f040 8098 	bne.w	800b738 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800b608:	693b      	ldr	r3, [r7, #16]
 800b60a:	689a      	ldr	r2, [r3, #8]
 800b60c:	693b      	ldr	r3, [r7, #16]
 800b60e:	68db      	ldr	r3, [r3, #12]
 800b610:	429a      	cmp	r2, r3
 800b612:	d913      	bls.n	800b63c <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800b614:	693b      	ldr	r3, [r7, #16]
 800b616:	689a      	ldr	r2, [r3, #8]
 800b618:	693b      	ldr	r3, [r7, #16]
 800b61a:	68db      	ldr	r3, [r3, #12]
 800b61c:	1ad2      	subs	r2, r2, r3
 800b61e:	693b      	ldr	r3, [r7, #16]
 800b620:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800b622:	693b      	ldr	r3, [r7, #16]
 800b624:	68da      	ldr	r2, [r3, #12]
 800b626:	693b      	ldr	r3, [r7, #16]
 800b628:	689b      	ldr	r3, [r3, #8]
 800b62a:	4293      	cmp	r3, r2
 800b62c:	bf28      	it	cs
 800b62e:	4613      	movcs	r3, r2
 800b630:	461a      	mov	r2, r3
 800b632:	6879      	ldr	r1, [r7, #4]
 800b634:	68f8      	ldr	r0, [r7, #12]
 800b636:	f001 f994 	bl	800c962 <USBD_CtlContinueRx>
 800b63a:	e07d      	b.n	800b738 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800b63c:	68fb      	ldr	r3, [r7, #12]
 800b63e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800b642:	f003 031f 	and.w	r3, r3, #31
 800b646:	2b02      	cmp	r3, #2
 800b648:	d014      	beq.n	800b674 <USBD_LL_DataOutStage+0x98>
 800b64a:	2b02      	cmp	r3, #2
 800b64c:	d81d      	bhi.n	800b68a <USBD_LL_DataOutStage+0xae>
 800b64e:	2b00      	cmp	r3, #0
 800b650:	d002      	beq.n	800b658 <USBD_LL_DataOutStage+0x7c>
 800b652:	2b01      	cmp	r3, #1
 800b654:	d003      	beq.n	800b65e <USBD_LL_DataOutStage+0x82>
 800b656:	e018      	b.n	800b68a <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800b658:	2300      	movs	r3, #0
 800b65a:	75bb      	strb	r3, [r7, #22]
            break;
 800b65c:	e018      	b.n	800b690 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800b65e:	68fb      	ldr	r3, [r7, #12]
 800b660:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800b664:	b2db      	uxtb	r3, r3
 800b666:	4619      	mov	r1, r3
 800b668:	68f8      	ldr	r0, [r7, #12]
 800b66a:	f000 fa64 	bl	800bb36 <USBD_CoreFindIF>
 800b66e:	4603      	mov	r3, r0
 800b670:	75bb      	strb	r3, [r7, #22]
            break;
 800b672:	e00d      	b.n	800b690 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800b674:	68fb      	ldr	r3, [r7, #12]
 800b676:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800b67a:	b2db      	uxtb	r3, r3
 800b67c:	4619      	mov	r1, r3
 800b67e:	68f8      	ldr	r0, [r7, #12]
 800b680:	f000 fa66 	bl	800bb50 <USBD_CoreFindEP>
 800b684:	4603      	mov	r3, r0
 800b686:	75bb      	strb	r3, [r7, #22]
            break;
 800b688:	e002      	b.n	800b690 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800b68a:	2300      	movs	r3, #0
 800b68c:	75bb      	strb	r3, [r7, #22]
            break;
 800b68e:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800b690:	7dbb      	ldrb	r3, [r7, #22]
 800b692:	2b00      	cmp	r3, #0
 800b694:	d119      	bne.n	800b6ca <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b696:	68fb      	ldr	r3, [r7, #12]
 800b698:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b69c:	b2db      	uxtb	r3, r3
 800b69e:	2b03      	cmp	r3, #3
 800b6a0:	d113      	bne.n	800b6ca <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800b6a2:	7dba      	ldrb	r2, [r7, #22]
 800b6a4:	68fb      	ldr	r3, [r7, #12]
 800b6a6:	32ae      	adds	r2, #174	@ 0xae
 800b6a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b6ac:	691b      	ldr	r3, [r3, #16]
 800b6ae:	2b00      	cmp	r3, #0
 800b6b0:	d00b      	beq.n	800b6ca <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800b6b2:	7dba      	ldrb	r2, [r7, #22]
 800b6b4:	68fb      	ldr	r3, [r7, #12]
 800b6b6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800b6ba:	7dba      	ldrb	r2, [r7, #22]
 800b6bc:	68fb      	ldr	r3, [r7, #12]
 800b6be:	32ae      	adds	r2, #174	@ 0xae
 800b6c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b6c4:	691b      	ldr	r3, [r3, #16]
 800b6c6:	68f8      	ldr	r0, [r7, #12]
 800b6c8:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800b6ca:	68f8      	ldr	r0, [r7, #12]
 800b6cc:	f001 f95a 	bl	800c984 <USBD_CtlSendStatus>
 800b6d0:	e032      	b.n	800b738 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800b6d2:	7afb      	ldrb	r3, [r7, #11]
 800b6d4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b6d8:	b2db      	uxtb	r3, r3
 800b6da:	4619      	mov	r1, r3
 800b6dc:	68f8      	ldr	r0, [r7, #12]
 800b6de:	f000 fa37 	bl	800bb50 <USBD_CoreFindEP>
 800b6e2:	4603      	mov	r3, r0
 800b6e4:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b6e6:	7dbb      	ldrb	r3, [r7, #22]
 800b6e8:	2bff      	cmp	r3, #255	@ 0xff
 800b6ea:	d025      	beq.n	800b738 <USBD_LL_DataOutStage+0x15c>
 800b6ec:	7dbb      	ldrb	r3, [r7, #22]
 800b6ee:	2b00      	cmp	r3, #0
 800b6f0:	d122      	bne.n	800b738 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b6f2:	68fb      	ldr	r3, [r7, #12]
 800b6f4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b6f8:	b2db      	uxtb	r3, r3
 800b6fa:	2b03      	cmp	r3, #3
 800b6fc:	d117      	bne.n	800b72e <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800b6fe:	7dba      	ldrb	r2, [r7, #22]
 800b700:	68fb      	ldr	r3, [r7, #12]
 800b702:	32ae      	adds	r2, #174	@ 0xae
 800b704:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b708:	699b      	ldr	r3, [r3, #24]
 800b70a:	2b00      	cmp	r3, #0
 800b70c:	d00f      	beq.n	800b72e <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800b70e:	7dba      	ldrb	r2, [r7, #22]
 800b710:	68fb      	ldr	r3, [r7, #12]
 800b712:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800b716:	7dba      	ldrb	r2, [r7, #22]
 800b718:	68fb      	ldr	r3, [r7, #12]
 800b71a:	32ae      	adds	r2, #174	@ 0xae
 800b71c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b720:	699b      	ldr	r3, [r3, #24]
 800b722:	7afa      	ldrb	r2, [r7, #11]
 800b724:	4611      	mov	r1, r2
 800b726:	68f8      	ldr	r0, [r7, #12]
 800b728:	4798      	blx	r3
 800b72a:	4603      	mov	r3, r0
 800b72c:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800b72e:	7dfb      	ldrb	r3, [r7, #23]
 800b730:	2b00      	cmp	r3, #0
 800b732:	d001      	beq.n	800b738 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800b734:	7dfb      	ldrb	r3, [r7, #23]
 800b736:	e000      	b.n	800b73a <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800b738:	2300      	movs	r3, #0
}
 800b73a:	4618      	mov	r0, r3
 800b73c:	3718      	adds	r7, #24
 800b73e:	46bd      	mov	sp, r7
 800b740:	bd80      	pop	{r7, pc}

0800b742 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800b742:	b580      	push	{r7, lr}
 800b744:	b086      	sub	sp, #24
 800b746:	af00      	add	r7, sp, #0
 800b748:	60f8      	str	r0, [r7, #12]
 800b74a:	460b      	mov	r3, r1
 800b74c:	607a      	str	r2, [r7, #4]
 800b74e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800b750:	7afb      	ldrb	r3, [r7, #11]
 800b752:	2b00      	cmp	r3, #0
 800b754:	d16f      	bne.n	800b836 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800b756:	68fb      	ldr	r3, [r7, #12]
 800b758:	3314      	adds	r3, #20
 800b75a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800b75c:	68fb      	ldr	r3, [r7, #12]
 800b75e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800b762:	2b02      	cmp	r3, #2
 800b764:	d15a      	bne.n	800b81c <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800b766:	693b      	ldr	r3, [r7, #16]
 800b768:	689a      	ldr	r2, [r3, #8]
 800b76a:	693b      	ldr	r3, [r7, #16]
 800b76c:	68db      	ldr	r3, [r3, #12]
 800b76e:	429a      	cmp	r2, r3
 800b770:	d914      	bls.n	800b79c <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800b772:	693b      	ldr	r3, [r7, #16]
 800b774:	689a      	ldr	r2, [r3, #8]
 800b776:	693b      	ldr	r3, [r7, #16]
 800b778:	68db      	ldr	r3, [r3, #12]
 800b77a:	1ad2      	subs	r2, r2, r3
 800b77c:	693b      	ldr	r3, [r7, #16]
 800b77e:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800b780:	693b      	ldr	r3, [r7, #16]
 800b782:	689b      	ldr	r3, [r3, #8]
 800b784:	461a      	mov	r2, r3
 800b786:	6879      	ldr	r1, [r7, #4]
 800b788:	68f8      	ldr	r0, [r7, #12]
 800b78a:	f001 f8bc 	bl	800c906 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b78e:	2300      	movs	r3, #0
 800b790:	2200      	movs	r2, #0
 800b792:	2100      	movs	r1, #0
 800b794:	68f8      	ldr	r0, [r7, #12]
 800b796:	f001 fe27 	bl	800d3e8 <USBD_LL_PrepareReceive>
 800b79a:	e03f      	b.n	800b81c <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800b79c:	693b      	ldr	r3, [r7, #16]
 800b79e:	68da      	ldr	r2, [r3, #12]
 800b7a0:	693b      	ldr	r3, [r7, #16]
 800b7a2:	689b      	ldr	r3, [r3, #8]
 800b7a4:	429a      	cmp	r2, r3
 800b7a6:	d11c      	bne.n	800b7e2 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800b7a8:	693b      	ldr	r3, [r7, #16]
 800b7aa:	685a      	ldr	r2, [r3, #4]
 800b7ac:	693b      	ldr	r3, [r7, #16]
 800b7ae:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800b7b0:	429a      	cmp	r2, r3
 800b7b2:	d316      	bcc.n	800b7e2 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800b7b4:	693b      	ldr	r3, [r7, #16]
 800b7b6:	685a      	ldr	r2, [r3, #4]
 800b7b8:	68fb      	ldr	r3, [r7, #12]
 800b7ba:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800b7be:	429a      	cmp	r2, r3
 800b7c0:	d20f      	bcs.n	800b7e2 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800b7c2:	2200      	movs	r2, #0
 800b7c4:	2100      	movs	r1, #0
 800b7c6:	68f8      	ldr	r0, [r7, #12]
 800b7c8:	f001 f89d 	bl	800c906 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800b7cc:	68fb      	ldr	r3, [r7, #12]
 800b7ce:	2200      	movs	r2, #0
 800b7d0:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b7d4:	2300      	movs	r3, #0
 800b7d6:	2200      	movs	r2, #0
 800b7d8:	2100      	movs	r1, #0
 800b7da:	68f8      	ldr	r0, [r7, #12]
 800b7dc:	f001 fe04 	bl	800d3e8 <USBD_LL_PrepareReceive>
 800b7e0:	e01c      	b.n	800b81c <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b7e2:	68fb      	ldr	r3, [r7, #12]
 800b7e4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b7e8:	b2db      	uxtb	r3, r3
 800b7ea:	2b03      	cmp	r3, #3
 800b7ec:	d10f      	bne.n	800b80e <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800b7ee:	68fb      	ldr	r3, [r7, #12]
 800b7f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b7f4:	68db      	ldr	r3, [r3, #12]
 800b7f6:	2b00      	cmp	r3, #0
 800b7f8:	d009      	beq.n	800b80e <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800b7fa:	68fb      	ldr	r3, [r7, #12]
 800b7fc:	2200      	movs	r2, #0
 800b7fe:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800b802:	68fb      	ldr	r3, [r7, #12]
 800b804:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b808:	68db      	ldr	r3, [r3, #12]
 800b80a:	68f8      	ldr	r0, [r7, #12]
 800b80c:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800b80e:	2180      	movs	r1, #128	@ 0x80
 800b810:	68f8      	ldr	r0, [r7, #12]
 800b812:	f001 fd3f 	bl	800d294 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800b816:	68f8      	ldr	r0, [r7, #12]
 800b818:	f001 f8c7 	bl	800c9aa <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800b81c:	68fb      	ldr	r3, [r7, #12]
 800b81e:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800b822:	2b00      	cmp	r3, #0
 800b824:	d03a      	beq.n	800b89c <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800b826:	68f8      	ldr	r0, [r7, #12]
 800b828:	f7ff fe42 	bl	800b4b0 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800b82c:	68fb      	ldr	r3, [r7, #12]
 800b82e:	2200      	movs	r2, #0
 800b830:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800b834:	e032      	b.n	800b89c <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800b836:	7afb      	ldrb	r3, [r7, #11]
 800b838:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800b83c:	b2db      	uxtb	r3, r3
 800b83e:	4619      	mov	r1, r3
 800b840:	68f8      	ldr	r0, [r7, #12]
 800b842:	f000 f985 	bl	800bb50 <USBD_CoreFindEP>
 800b846:	4603      	mov	r3, r0
 800b848:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b84a:	7dfb      	ldrb	r3, [r7, #23]
 800b84c:	2bff      	cmp	r3, #255	@ 0xff
 800b84e:	d025      	beq.n	800b89c <USBD_LL_DataInStage+0x15a>
 800b850:	7dfb      	ldrb	r3, [r7, #23]
 800b852:	2b00      	cmp	r3, #0
 800b854:	d122      	bne.n	800b89c <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b856:	68fb      	ldr	r3, [r7, #12]
 800b858:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b85c:	b2db      	uxtb	r3, r3
 800b85e:	2b03      	cmp	r3, #3
 800b860:	d11c      	bne.n	800b89c <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800b862:	7dfa      	ldrb	r2, [r7, #23]
 800b864:	68fb      	ldr	r3, [r7, #12]
 800b866:	32ae      	adds	r2, #174	@ 0xae
 800b868:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b86c:	695b      	ldr	r3, [r3, #20]
 800b86e:	2b00      	cmp	r3, #0
 800b870:	d014      	beq.n	800b89c <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800b872:	7dfa      	ldrb	r2, [r7, #23]
 800b874:	68fb      	ldr	r3, [r7, #12]
 800b876:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800b87a:	7dfa      	ldrb	r2, [r7, #23]
 800b87c:	68fb      	ldr	r3, [r7, #12]
 800b87e:	32ae      	adds	r2, #174	@ 0xae
 800b880:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b884:	695b      	ldr	r3, [r3, #20]
 800b886:	7afa      	ldrb	r2, [r7, #11]
 800b888:	4611      	mov	r1, r2
 800b88a:	68f8      	ldr	r0, [r7, #12]
 800b88c:	4798      	blx	r3
 800b88e:	4603      	mov	r3, r0
 800b890:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800b892:	7dbb      	ldrb	r3, [r7, #22]
 800b894:	2b00      	cmp	r3, #0
 800b896:	d001      	beq.n	800b89c <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800b898:	7dbb      	ldrb	r3, [r7, #22]
 800b89a:	e000      	b.n	800b89e <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800b89c:	2300      	movs	r3, #0
}
 800b89e:	4618      	mov	r0, r3
 800b8a0:	3718      	adds	r7, #24
 800b8a2:	46bd      	mov	sp, r7
 800b8a4:	bd80      	pop	{r7, pc}

0800b8a6 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800b8a6:	b580      	push	{r7, lr}
 800b8a8:	b084      	sub	sp, #16
 800b8aa:	af00      	add	r7, sp, #0
 800b8ac:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800b8ae:	2300      	movs	r3, #0
 800b8b0:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b8b2:	687b      	ldr	r3, [r7, #4]
 800b8b4:	2201      	movs	r2, #1
 800b8b6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800b8ba:	687b      	ldr	r3, [r7, #4]
 800b8bc:	2200      	movs	r2, #0
 800b8be:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800b8c2:	687b      	ldr	r3, [r7, #4]
 800b8c4:	2200      	movs	r2, #0
 800b8c6:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800b8c8:	687b      	ldr	r3, [r7, #4]
 800b8ca:	2200      	movs	r2, #0
 800b8cc:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800b8d0:	687b      	ldr	r3, [r7, #4]
 800b8d2:	2200      	movs	r2, #0
 800b8d4:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800b8d8:	687b      	ldr	r3, [r7, #4]
 800b8da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b8de:	2b00      	cmp	r3, #0
 800b8e0:	d014      	beq.n	800b90c <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b8e8:	685b      	ldr	r3, [r3, #4]
 800b8ea:	2b00      	cmp	r3, #0
 800b8ec:	d00e      	beq.n	800b90c <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b8f4:	685b      	ldr	r3, [r3, #4]
 800b8f6:	687a      	ldr	r2, [r7, #4]
 800b8f8:	6852      	ldr	r2, [r2, #4]
 800b8fa:	b2d2      	uxtb	r2, r2
 800b8fc:	4611      	mov	r1, r2
 800b8fe:	6878      	ldr	r0, [r7, #4]
 800b900:	4798      	blx	r3
 800b902:	4603      	mov	r3, r0
 800b904:	2b00      	cmp	r3, #0
 800b906:	d001      	beq.n	800b90c <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800b908:	2303      	movs	r3, #3
 800b90a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800b90c:	2340      	movs	r3, #64	@ 0x40
 800b90e:	2200      	movs	r2, #0
 800b910:	2100      	movs	r1, #0
 800b912:	6878      	ldr	r0, [r7, #4]
 800b914:	f001 fc79 	bl	800d20a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	2201      	movs	r2, #1
 800b91c:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800b920:	687b      	ldr	r3, [r7, #4]
 800b922:	2240      	movs	r2, #64	@ 0x40
 800b924:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800b928:	2340      	movs	r3, #64	@ 0x40
 800b92a:	2200      	movs	r2, #0
 800b92c:	2180      	movs	r1, #128	@ 0x80
 800b92e:	6878      	ldr	r0, [r7, #4]
 800b930:	f001 fc6b 	bl	800d20a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800b934:	687b      	ldr	r3, [r7, #4]
 800b936:	2201      	movs	r2, #1
 800b938:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	2240      	movs	r2, #64	@ 0x40
 800b93e:	621a      	str	r2, [r3, #32]

  return ret;
 800b940:	7bfb      	ldrb	r3, [r7, #15]
}
 800b942:	4618      	mov	r0, r3
 800b944:	3710      	adds	r7, #16
 800b946:	46bd      	mov	sp, r7
 800b948:	bd80      	pop	{r7, pc}

0800b94a <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800b94a:	b480      	push	{r7}
 800b94c:	b083      	sub	sp, #12
 800b94e:	af00      	add	r7, sp, #0
 800b950:	6078      	str	r0, [r7, #4]
 800b952:	460b      	mov	r3, r1
 800b954:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800b956:	687b      	ldr	r3, [r7, #4]
 800b958:	78fa      	ldrb	r2, [r7, #3]
 800b95a:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800b95c:	2300      	movs	r3, #0
}
 800b95e:	4618      	mov	r0, r3
 800b960:	370c      	adds	r7, #12
 800b962:	46bd      	mov	sp, r7
 800b964:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b968:	4770      	bx	lr

0800b96a <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800b96a:	b480      	push	{r7}
 800b96c:	b083      	sub	sp, #12
 800b96e:	af00      	add	r7, sp, #0
 800b970:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800b972:	687b      	ldr	r3, [r7, #4]
 800b974:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b978:	b2db      	uxtb	r3, r3
 800b97a:	2b04      	cmp	r3, #4
 800b97c:	d006      	beq.n	800b98c <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800b97e:	687b      	ldr	r3, [r7, #4]
 800b980:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b984:	b2da      	uxtb	r2, r3
 800b986:	687b      	ldr	r3, [r7, #4]
 800b988:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800b98c:	687b      	ldr	r3, [r7, #4]
 800b98e:	2204      	movs	r2, #4
 800b990:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800b994:	2300      	movs	r3, #0
}
 800b996:	4618      	mov	r0, r3
 800b998:	370c      	adds	r7, #12
 800b99a:	46bd      	mov	sp, r7
 800b99c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9a0:	4770      	bx	lr

0800b9a2 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800b9a2:	b480      	push	{r7}
 800b9a4:	b083      	sub	sp, #12
 800b9a6:	af00      	add	r7, sp, #0
 800b9a8:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800b9aa:	687b      	ldr	r3, [r7, #4]
 800b9ac:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b9b0:	b2db      	uxtb	r3, r3
 800b9b2:	2b04      	cmp	r3, #4
 800b9b4:	d106      	bne.n	800b9c4 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800b9b6:	687b      	ldr	r3, [r7, #4]
 800b9b8:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800b9bc:	b2da      	uxtb	r2, r3
 800b9be:	687b      	ldr	r3, [r7, #4]
 800b9c0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800b9c4:	2300      	movs	r3, #0
}
 800b9c6:	4618      	mov	r0, r3
 800b9c8:	370c      	adds	r7, #12
 800b9ca:	46bd      	mov	sp, r7
 800b9cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9d0:	4770      	bx	lr

0800b9d2 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800b9d2:	b580      	push	{r7, lr}
 800b9d4:	b082      	sub	sp, #8
 800b9d6:	af00      	add	r7, sp, #0
 800b9d8:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b9da:	687b      	ldr	r3, [r7, #4]
 800b9dc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b9e0:	b2db      	uxtb	r3, r3
 800b9e2:	2b03      	cmp	r3, #3
 800b9e4:	d110      	bne.n	800ba08 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800b9e6:	687b      	ldr	r3, [r7, #4]
 800b9e8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b9ec:	2b00      	cmp	r3, #0
 800b9ee:	d00b      	beq.n	800ba08 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800b9f0:	687b      	ldr	r3, [r7, #4]
 800b9f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b9f6:	69db      	ldr	r3, [r3, #28]
 800b9f8:	2b00      	cmp	r3, #0
 800b9fa:	d005      	beq.n	800ba08 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800b9fc:	687b      	ldr	r3, [r7, #4]
 800b9fe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ba02:	69db      	ldr	r3, [r3, #28]
 800ba04:	6878      	ldr	r0, [r7, #4]
 800ba06:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800ba08:	2300      	movs	r3, #0
}
 800ba0a:	4618      	mov	r0, r3
 800ba0c:	3708      	adds	r7, #8
 800ba0e:	46bd      	mov	sp, r7
 800ba10:	bd80      	pop	{r7, pc}

0800ba12 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800ba12:	b580      	push	{r7, lr}
 800ba14:	b082      	sub	sp, #8
 800ba16:	af00      	add	r7, sp, #0
 800ba18:	6078      	str	r0, [r7, #4]
 800ba1a:	460b      	mov	r3, r1
 800ba1c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800ba1e:	687b      	ldr	r3, [r7, #4]
 800ba20:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ba24:	687b      	ldr	r3, [r7, #4]
 800ba26:	32ae      	adds	r2, #174	@ 0xae
 800ba28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ba2c:	2b00      	cmp	r3, #0
 800ba2e:	d101      	bne.n	800ba34 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800ba30:	2303      	movs	r3, #3
 800ba32:	e01c      	b.n	800ba6e <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ba3a:	b2db      	uxtb	r3, r3
 800ba3c:	2b03      	cmp	r3, #3
 800ba3e:	d115      	bne.n	800ba6c <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800ba40:	687b      	ldr	r3, [r7, #4]
 800ba42:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ba46:	687b      	ldr	r3, [r7, #4]
 800ba48:	32ae      	adds	r2, #174	@ 0xae
 800ba4a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ba4e:	6a1b      	ldr	r3, [r3, #32]
 800ba50:	2b00      	cmp	r3, #0
 800ba52:	d00b      	beq.n	800ba6c <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800ba54:	687b      	ldr	r3, [r7, #4]
 800ba56:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ba5a:	687b      	ldr	r3, [r7, #4]
 800ba5c:	32ae      	adds	r2, #174	@ 0xae
 800ba5e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ba62:	6a1b      	ldr	r3, [r3, #32]
 800ba64:	78fa      	ldrb	r2, [r7, #3]
 800ba66:	4611      	mov	r1, r2
 800ba68:	6878      	ldr	r0, [r7, #4]
 800ba6a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800ba6c:	2300      	movs	r3, #0
}
 800ba6e:	4618      	mov	r0, r3
 800ba70:	3708      	adds	r7, #8
 800ba72:	46bd      	mov	sp, r7
 800ba74:	bd80      	pop	{r7, pc}

0800ba76 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800ba76:	b580      	push	{r7, lr}
 800ba78:	b082      	sub	sp, #8
 800ba7a:	af00      	add	r7, sp, #0
 800ba7c:	6078      	str	r0, [r7, #4]
 800ba7e:	460b      	mov	r3, r1
 800ba80:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800ba82:	687b      	ldr	r3, [r7, #4]
 800ba84:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ba88:	687b      	ldr	r3, [r7, #4]
 800ba8a:	32ae      	adds	r2, #174	@ 0xae
 800ba8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ba90:	2b00      	cmp	r3, #0
 800ba92:	d101      	bne.n	800ba98 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800ba94:	2303      	movs	r3, #3
 800ba96:	e01c      	b.n	800bad2 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ba9e:	b2db      	uxtb	r3, r3
 800baa0:	2b03      	cmp	r3, #3
 800baa2:	d115      	bne.n	800bad0 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800baaa:	687b      	ldr	r3, [r7, #4]
 800baac:	32ae      	adds	r2, #174	@ 0xae
 800baae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bab2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bab4:	2b00      	cmp	r3, #0
 800bab6:	d00b      	beq.n	800bad0 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800bab8:	687b      	ldr	r3, [r7, #4]
 800baba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	32ae      	adds	r2, #174	@ 0xae
 800bac2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bac6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bac8:	78fa      	ldrb	r2, [r7, #3]
 800baca:	4611      	mov	r1, r2
 800bacc:	6878      	ldr	r0, [r7, #4]
 800bace:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800bad0:	2300      	movs	r3, #0
}
 800bad2:	4618      	mov	r0, r3
 800bad4:	3708      	adds	r7, #8
 800bad6:	46bd      	mov	sp, r7
 800bad8:	bd80      	pop	{r7, pc}

0800bada <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800bada:	b480      	push	{r7}
 800badc:	b083      	sub	sp, #12
 800bade:	af00      	add	r7, sp, #0
 800bae0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800bae2:	2300      	movs	r3, #0
}
 800bae4:	4618      	mov	r0, r3
 800bae6:	370c      	adds	r7, #12
 800bae8:	46bd      	mov	sp, r7
 800baea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baee:	4770      	bx	lr

0800baf0 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800baf0:	b580      	push	{r7, lr}
 800baf2:	b084      	sub	sp, #16
 800baf4:	af00      	add	r7, sp, #0
 800baf6:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800baf8:	2300      	movs	r3, #0
 800bafa:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800bafc:	687b      	ldr	r3, [r7, #4]
 800bafe:	2201      	movs	r2, #1
 800bb00:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800bb04:	687b      	ldr	r3, [r7, #4]
 800bb06:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bb0a:	2b00      	cmp	r3, #0
 800bb0c:	d00e      	beq.n	800bb2c <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800bb0e:	687b      	ldr	r3, [r7, #4]
 800bb10:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bb14:	685b      	ldr	r3, [r3, #4]
 800bb16:	687a      	ldr	r2, [r7, #4]
 800bb18:	6852      	ldr	r2, [r2, #4]
 800bb1a:	b2d2      	uxtb	r2, r2
 800bb1c:	4611      	mov	r1, r2
 800bb1e:	6878      	ldr	r0, [r7, #4]
 800bb20:	4798      	blx	r3
 800bb22:	4603      	mov	r3, r0
 800bb24:	2b00      	cmp	r3, #0
 800bb26:	d001      	beq.n	800bb2c <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800bb28:	2303      	movs	r3, #3
 800bb2a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800bb2c:	7bfb      	ldrb	r3, [r7, #15]
}
 800bb2e:	4618      	mov	r0, r3
 800bb30:	3710      	adds	r7, #16
 800bb32:	46bd      	mov	sp, r7
 800bb34:	bd80      	pop	{r7, pc}

0800bb36 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800bb36:	b480      	push	{r7}
 800bb38:	b083      	sub	sp, #12
 800bb3a:	af00      	add	r7, sp, #0
 800bb3c:	6078      	str	r0, [r7, #4]
 800bb3e:	460b      	mov	r3, r1
 800bb40:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800bb42:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800bb44:	4618      	mov	r0, r3
 800bb46:	370c      	adds	r7, #12
 800bb48:	46bd      	mov	sp, r7
 800bb4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb4e:	4770      	bx	lr

0800bb50 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800bb50:	b480      	push	{r7}
 800bb52:	b083      	sub	sp, #12
 800bb54:	af00      	add	r7, sp, #0
 800bb56:	6078      	str	r0, [r7, #4]
 800bb58:	460b      	mov	r3, r1
 800bb5a:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800bb5c:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800bb5e:	4618      	mov	r0, r3
 800bb60:	370c      	adds	r7, #12
 800bb62:	46bd      	mov	sp, r7
 800bb64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb68:	4770      	bx	lr

0800bb6a <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800bb6a:	b580      	push	{r7, lr}
 800bb6c:	b086      	sub	sp, #24
 800bb6e:	af00      	add	r7, sp, #0
 800bb70:	6078      	str	r0, [r7, #4]
 800bb72:	460b      	mov	r3, r1
 800bb74:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800bb76:	687b      	ldr	r3, [r7, #4]
 800bb78:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800bb7e:	2300      	movs	r3, #0
 800bb80:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800bb82:	68fb      	ldr	r3, [r7, #12]
 800bb84:	885b      	ldrh	r3, [r3, #2]
 800bb86:	b29b      	uxth	r3, r3
 800bb88:	68fa      	ldr	r2, [r7, #12]
 800bb8a:	7812      	ldrb	r2, [r2, #0]
 800bb8c:	4293      	cmp	r3, r2
 800bb8e:	d91f      	bls.n	800bbd0 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800bb90:	68fb      	ldr	r3, [r7, #12]
 800bb92:	781b      	ldrb	r3, [r3, #0]
 800bb94:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800bb96:	e013      	b.n	800bbc0 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800bb98:	f107 030a 	add.w	r3, r7, #10
 800bb9c:	4619      	mov	r1, r3
 800bb9e:	6978      	ldr	r0, [r7, #20]
 800bba0:	f000 f81b 	bl	800bbda <USBD_GetNextDesc>
 800bba4:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800bba6:	697b      	ldr	r3, [r7, #20]
 800bba8:	785b      	ldrb	r3, [r3, #1]
 800bbaa:	2b05      	cmp	r3, #5
 800bbac:	d108      	bne.n	800bbc0 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800bbae:	697b      	ldr	r3, [r7, #20]
 800bbb0:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800bbb2:	693b      	ldr	r3, [r7, #16]
 800bbb4:	789b      	ldrb	r3, [r3, #2]
 800bbb6:	78fa      	ldrb	r2, [r7, #3]
 800bbb8:	429a      	cmp	r2, r3
 800bbba:	d008      	beq.n	800bbce <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800bbbc:	2300      	movs	r3, #0
 800bbbe:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800bbc0:	68fb      	ldr	r3, [r7, #12]
 800bbc2:	885b      	ldrh	r3, [r3, #2]
 800bbc4:	b29a      	uxth	r2, r3
 800bbc6:	897b      	ldrh	r3, [r7, #10]
 800bbc8:	429a      	cmp	r2, r3
 800bbca:	d8e5      	bhi.n	800bb98 <USBD_GetEpDesc+0x2e>
 800bbcc:	e000      	b.n	800bbd0 <USBD_GetEpDesc+0x66>
          break;
 800bbce:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800bbd0:	693b      	ldr	r3, [r7, #16]
}
 800bbd2:	4618      	mov	r0, r3
 800bbd4:	3718      	adds	r7, #24
 800bbd6:	46bd      	mov	sp, r7
 800bbd8:	bd80      	pop	{r7, pc}

0800bbda <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800bbda:	b480      	push	{r7}
 800bbdc:	b085      	sub	sp, #20
 800bbde:	af00      	add	r7, sp, #0
 800bbe0:	6078      	str	r0, [r7, #4]
 800bbe2:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800bbe4:	687b      	ldr	r3, [r7, #4]
 800bbe6:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800bbe8:	683b      	ldr	r3, [r7, #0]
 800bbea:	881b      	ldrh	r3, [r3, #0]
 800bbec:	68fa      	ldr	r2, [r7, #12]
 800bbee:	7812      	ldrb	r2, [r2, #0]
 800bbf0:	4413      	add	r3, r2
 800bbf2:	b29a      	uxth	r2, r3
 800bbf4:	683b      	ldr	r3, [r7, #0]
 800bbf6:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800bbf8:	68fb      	ldr	r3, [r7, #12]
 800bbfa:	781b      	ldrb	r3, [r3, #0]
 800bbfc:	461a      	mov	r2, r3
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	4413      	add	r3, r2
 800bc02:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800bc04:	68fb      	ldr	r3, [r7, #12]
}
 800bc06:	4618      	mov	r0, r3
 800bc08:	3714      	adds	r7, #20
 800bc0a:	46bd      	mov	sp, r7
 800bc0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc10:	4770      	bx	lr

0800bc12 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800bc12:	b480      	push	{r7}
 800bc14:	b087      	sub	sp, #28
 800bc16:	af00      	add	r7, sp, #0
 800bc18:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800bc1a:	687b      	ldr	r3, [r7, #4]
 800bc1c:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800bc1e:	697b      	ldr	r3, [r7, #20]
 800bc20:	781b      	ldrb	r3, [r3, #0]
 800bc22:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800bc24:	697b      	ldr	r3, [r7, #20]
 800bc26:	3301      	adds	r3, #1
 800bc28:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800bc2a:	697b      	ldr	r3, [r7, #20]
 800bc2c:	781b      	ldrb	r3, [r3, #0]
 800bc2e:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800bc30:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800bc34:	021b      	lsls	r3, r3, #8
 800bc36:	b21a      	sxth	r2, r3
 800bc38:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800bc3c:	4313      	orrs	r3, r2
 800bc3e:	b21b      	sxth	r3, r3
 800bc40:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800bc42:	89fb      	ldrh	r3, [r7, #14]
}
 800bc44:	4618      	mov	r0, r3
 800bc46:	371c      	adds	r7, #28
 800bc48:	46bd      	mov	sp, r7
 800bc4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc4e:	4770      	bx	lr

0800bc50 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bc50:	b580      	push	{r7, lr}
 800bc52:	b084      	sub	sp, #16
 800bc54:	af00      	add	r7, sp, #0
 800bc56:	6078      	str	r0, [r7, #4]
 800bc58:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800bc5a:	2300      	movs	r3, #0
 800bc5c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800bc5e:	683b      	ldr	r3, [r7, #0]
 800bc60:	781b      	ldrb	r3, [r3, #0]
 800bc62:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800bc66:	2b40      	cmp	r3, #64	@ 0x40
 800bc68:	d005      	beq.n	800bc76 <USBD_StdDevReq+0x26>
 800bc6a:	2b40      	cmp	r3, #64	@ 0x40
 800bc6c:	d857      	bhi.n	800bd1e <USBD_StdDevReq+0xce>
 800bc6e:	2b00      	cmp	r3, #0
 800bc70:	d00f      	beq.n	800bc92 <USBD_StdDevReq+0x42>
 800bc72:	2b20      	cmp	r3, #32
 800bc74:	d153      	bne.n	800bd1e <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800bc76:	687b      	ldr	r3, [r7, #4]
 800bc78:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bc7c:	687b      	ldr	r3, [r7, #4]
 800bc7e:	32ae      	adds	r2, #174	@ 0xae
 800bc80:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bc84:	689b      	ldr	r3, [r3, #8]
 800bc86:	6839      	ldr	r1, [r7, #0]
 800bc88:	6878      	ldr	r0, [r7, #4]
 800bc8a:	4798      	blx	r3
 800bc8c:	4603      	mov	r3, r0
 800bc8e:	73fb      	strb	r3, [r7, #15]
      break;
 800bc90:	e04a      	b.n	800bd28 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800bc92:	683b      	ldr	r3, [r7, #0]
 800bc94:	785b      	ldrb	r3, [r3, #1]
 800bc96:	2b09      	cmp	r3, #9
 800bc98:	d83b      	bhi.n	800bd12 <USBD_StdDevReq+0xc2>
 800bc9a:	a201      	add	r2, pc, #4	@ (adr r2, 800bca0 <USBD_StdDevReq+0x50>)
 800bc9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bca0:	0800bcf5 	.word	0x0800bcf5
 800bca4:	0800bd09 	.word	0x0800bd09
 800bca8:	0800bd13 	.word	0x0800bd13
 800bcac:	0800bcff 	.word	0x0800bcff
 800bcb0:	0800bd13 	.word	0x0800bd13
 800bcb4:	0800bcd3 	.word	0x0800bcd3
 800bcb8:	0800bcc9 	.word	0x0800bcc9
 800bcbc:	0800bd13 	.word	0x0800bd13
 800bcc0:	0800bceb 	.word	0x0800bceb
 800bcc4:	0800bcdd 	.word	0x0800bcdd
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800bcc8:	6839      	ldr	r1, [r7, #0]
 800bcca:	6878      	ldr	r0, [r7, #4]
 800bccc:	f000 fa3c 	bl	800c148 <USBD_GetDescriptor>
          break;
 800bcd0:	e024      	b.n	800bd1c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800bcd2:	6839      	ldr	r1, [r7, #0]
 800bcd4:	6878      	ldr	r0, [r7, #4]
 800bcd6:	f000 fba1 	bl	800c41c <USBD_SetAddress>
          break;
 800bcda:	e01f      	b.n	800bd1c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800bcdc:	6839      	ldr	r1, [r7, #0]
 800bcde:	6878      	ldr	r0, [r7, #4]
 800bce0:	f000 fbe0 	bl	800c4a4 <USBD_SetConfig>
 800bce4:	4603      	mov	r3, r0
 800bce6:	73fb      	strb	r3, [r7, #15]
          break;
 800bce8:	e018      	b.n	800bd1c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800bcea:	6839      	ldr	r1, [r7, #0]
 800bcec:	6878      	ldr	r0, [r7, #4]
 800bcee:	f000 fc83 	bl	800c5f8 <USBD_GetConfig>
          break;
 800bcf2:	e013      	b.n	800bd1c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800bcf4:	6839      	ldr	r1, [r7, #0]
 800bcf6:	6878      	ldr	r0, [r7, #4]
 800bcf8:	f000 fcb4 	bl	800c664 <USBD_GetStatus>
          break;
 800bcfc:	e00e      	b.n	800bd1c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800bcfe:	6839      	ldr	r1, [r7, #0]
 800bd00:	6878      	ldr	r0, [r7, #4]
 800bd02:	f000 fce3 	bl	800c6cc <USBD_SetFeature>
          break;
 800bd06:	e009      	b.n	800bd1c <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800bd08:	6839      	ldr	r1, [r7, #0]
 800bd0a:	6878      	ldr	r0, [r7, #4]
 800bd0c:	f000 fd07 	bl	800c71e <USBD_ClrFeature>
          break;
 800bd10:	e004      	b.n	800bd1c <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800bd12:	6839      	ldr	r1, [r7, #0]
 800bd14:	6878      	ldr	r0, [r7, #4]
 800bd16:	f000 fd5e 	bl	800c7d6 <USBD_CtlError>
          break;
 800bd1a:	bf00      	nop
      }
      break;
 800bd1c:	e004      	b.n	800bd28 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800bd1e:	6839      	ldr	r1, [r7, #0]
 800bd20:	6878      	ldr	r0, [r7, #4]
 800bd22:	f000 fd58 	bl	800c7d6 <USBD_CtlError>
      break;
 800bd26:	bf00      	nop
  }

  return ret;
 800bd28:	7bfb      	ldrb	r3, [r7, #15]
}
 800bd2a:	4618      	mov	r0, r3
 800bd2c:	3710      	adds	r7, #16
 800bd2e:	46bd      	mov	sp, r7
 800bd30:	bd80      	pop	{r7, pc}
 800bd32:	bf00      	nop

0800bd34 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bd34:	b580      	push	{r7, lr}
 800bd36:	b084      	sub	sp, #16
 800bd38:	af00      	add	r7, sp, #0
 800bd3a:	6078      	str	r0, [r7, #4]
 800bd3c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800bd3e:	2300      	movs	r3, #0
 800bd40:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800bd42:	683b      	ldr	r3, [r7, #0]
 800bd44:	781b      	ldrb	r3, [r3, #0]
 800bd46:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800bd4a:	2b40      	cmp	r3, #64	@ 0x40
 800bd4c:	d005      	beq.n	800bd5a <USBD_StdItfReq+0x26>
 800bd4e:	2b40      	cmp	r3, #64	@ 0x40
 800bd50:	d852      	bhi.n	800bdf8 <USBD_StdItfReq+0xc4>
 800bd52:	2b00      	cmp	r3, #0
 800bd54:	d001      	beq.n	800bd5a <USBD_StdItfReq+0x26>
 800bd56:	2b20      	cmp	r3, #32
 800bd58:	d14e      	bne.n	800bdf8 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800bd5a:	687b      	ldr	r3, [r7, #4]
 800bd5c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bd60:	b2db      	uxtb	r3, r3
 800bd62:	3b01      	subs	r3, #1
 800bd64:	2b02      	cmp	r3, #2
 800bd66:	d840      	bhi.n	800bdea <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800bd68:	683b      	ldr	r3, [r7, #0]
 800bd6a:	889b      	ldrh	r3, [r3, #4]
 800bd6c:	b2db      	uxtb	r3, r3
 800bd6e:	2b01      	cmp	r3, #1
 800bd70:	d836      	bhi.n	800bde0 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800bd72:	683b      	ldr	r3, [r7, #0]
 800bd74:	889b      	ldrh	r3, [r3, #4]
 800bd76:	b2db      	uxtb	r3, r3
 800bd78:	4619      	mov	r1, r3
 800bd7a:	6878      	ldr	r0, [r7, #4]
 800bd7c:	f7ff fedb 	bl	800bb36 <USBD_CoreFindIF>
 800bd80:	4603      	mov	r3, r0
 800bd82:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800bd84:	7bbb      	ldrb	r3, [r7, #14]
 800bd86:	2bff      	cmp	r3, #255	@ 0xff
 800bd88:	d01d      	beq.n	800bdc6 <USBD_StdItfReq+0x92>
 800bd8a:	7bbb      	ldrb	r3, [r7, #14]
 800bd8c:	2b00      	cmp	r3, #0
 800bd8e:	d11a      	bne.n	800bdc6 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800bd90:	7bba      	ldrb	r2, [r7, #14]
 800bd92:	687b      	ldr	r3, [r7, #4]
 800bd94:	32ae      	adds	r2, #174	@ 0xae
 800bd96:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bd9a:	689b      	ldr	r3, [r3, #8]
 800bd9c:	2b00      	cmp	r3, #0
 800bd9e:	d00f      	beq.n	800bdc0 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800bda0:	7bba      	ldrb	r2, [r7, #14]
 800bda2:	687b      	ldr	r3, [r7, #4]
 800bda4:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800bda8:	7bba      	ldrb	r2, [r7, #14]
 800bdaa:	687b      	ldr	r3, [r7, #4]
 800bdac:	32ae      	adds	r2, #174	@ 0xae
 800bdae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bdb2:	689b      	ldr	r3, [r3, #8]
 800bdb4:	6839      	ldr	r1, [r7, #0]
 800bdb6:	6878      	ldr	r0, [r7, #4]
 800bdb8:	4798      	blx	r3
 800bdba:	4603      	mov	r3, r0
 800bdbc:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800bdbe:	e004      	b.n	800bdca <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800bdc0:	2303      	movs	r3, #3
 800bdc2:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800bdc4:	e001      	b.n	800bdca <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800bdc6:	2303      	movs	r3, #3
 800bdc8:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800bdca:	683b      	ldr	r3, [r7, #0]
 800bdcc:	88db      	ldrh	r3, [r3, #6]
 800bdce:	2b00      	cmp	r3, #0
 800bdd0:	d110      	bne.n	800bdf4 <USBD_StdItfReq+0xc0>
 800bdd2:	7bfb      	ldrb	r3, [r7, #15]
 800bdd4:	2b00      	cmp	r3, #0
 800bdd6:	d10d      	bne.n	800bdf4 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800bdd8:	6878      	ldr	r0, [r7, #4]
 800bdda:	f000 fdd3 	bl	800c984 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800bdde:	e009      	b.n	800bdf4 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800bde0:	6839      	ldr	r1, [r7, #0]
 800bde2:	6878      	ldr	r0, [r7, #4]
 800bde4:	f000 fcf7 	bl	800c7d6 <USBD_CtlError>
          break;
 800bde8:	e004      	b.n	800bdf4 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800bdea:	6839      	ldr	r1, [r7, #0]
 800bdec:	6878      	ldr	r0, [r7, #4]
 800bdee:	f000 fcf2 	bl	800c7d6 <USBD_CtlError>
          break;
 800bdf2:	e000      	b.n	800bdf6 <USBD_StdItfReq+0xc2>
          break;
 800bdf4:	bf00      	nop
      }
      break;
 800bdf6:	e004      	b.n	800be02 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800bdf8:	6839      	ldr	r1, [r7, #0]
 800bdfa:	6878      	ldr	r0, [r7, #4]
 800bdfc:	f000 fceb 	bl	800c7d6 <USBD_CtlError>
      break;
 800be00:	bf00      	nop
  }

  return ret;
 800be02:	7bfb      	ldrb	r3, [r7, #15]
}
 800be04:	4618      	mov	r0, r3
 800be06:	3710      	adds	r7, #16
 800be08:	46bd      	mov	sp, r7
 800be0a:	bd80      	pop	{r7, pc}

0800be0c <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800be0c:	b580      	push	{r7, lr}
 800be0e:	b084      	sub	sp, #16
 800be10:	af00      	add	r7, sp, #0
 800be12:	6078      	str	r0, [r7, #4]
 800be14:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800be16:	2300      	movs	r3, #0
 800be18:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800be1a:	683b      	ldr	r3, [r7, #0]
 800be1c:	889b      	ldrh	r3, [r3, #4]
 800be1e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800be20:	683b      	ldr	r3, [r7, #0]
 800be22:	781b      	ldrb	r3, [r3, #0]
 800be24:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800be28:	2b40      	cmp	r3, #64	@ 0x40
 800be2a:	d007      	beq.n	800be3c <USBD_StdEPReq+0x30>
 800be2c:	2b40      	cmp	r3, #64	@ 0x40
 800be2e:	f200 817f 	bhi.w	800c130 <USBD_StdEPReq+0x324>
 800be32:	2b00      	cmp	r3, #0
 800be34:	d02a      	beq.n	800be8c <USBD_StdEPReq+0x80>
 800be36:	2b20      	cmp	r3, #32
 800be38:	f040 817a 	bne.w	800c130 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800be3c:	7bbb      	ldrb	r3, [r7, #14]
 800be3e:	4619      	mov	r1, r3
 800be40:	6878      	ldr	r0, [r7, #4]
 800be42:	f7ff fe85 	bl	800bb50 <USBD_CoreFindEP>
 800be46:	4603      	mov	r3, r0
 800be48:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800be4a:	7b7b      	ldrb	r3, [r7, #13]
 800be4c:	2bff      	cmp	r3, #255	@ 0xff
 800be4e:	f000 8174 	beq.w	800c13a <USBD_StdEPReq+0x32e>
 800be52:	7b7b      	ldrb	r3, [r7, #13]
 800be54:	2b00      	cmp	r3, #0
 800be56:	f040 8170 	bne.w	800c13a <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800be5a:	7b7a      	ldrb	r2, [r7, #13]
 800be5c:	687b      	ldr	r3, [r7, #4]
 800be5e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800be62:	7b7a      	ldrb	r2, [r7, #13]
 800be64:	687b      	ldr	r3, [r7, #4]
 800be66:	32ae      	adds	r2, #174	@ 0xae
 800be68:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800be6c:	689b      	ldr	r3, [r3, #8]
 800be6e:	2b00      	cmp	r3, #0
 800be70:	f000 8163 	beq.w	800c13a <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800be74:	7b7a      	ldrb	r2, [r7, #13]
 800be76:	687b      	ldr	r3, [r7, #4]
 800be78:	32ae      	adds	r2, #174	@ 0xae
 800be7a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800be7e:	689b      	ldr	r3, [r3, #8]
 800be80:	6839      	ldr	r1, [r7, #0]
 800be82:	6878      	ldr	r0, [r7, #4]
 800be84:	4798      	blx	r3
 800be86:	4603      	mov	r3, r0
 800be88:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800be8a:	e156      	b.n	800c13a <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800be8c:	683b      	ldr	r3, [r7, #0]
 800be8e:	785b      	ldrb	r3, [r3, #1]
 800be90:	2b03      	cmp	r3, #3
 800be92:	d008      	beq.n	800bea6 <USBD_StdEPReq+0x9a>
 800be94:	2b03      	cmp	r3, #3
 800be96:	f300 8145 	bgt.w	800c124 <USBD_StdEPReq+0x318>
 800be9a:	2b00      	cmp	r3, #0
 800be9c:	f000 809b 	beq.w	800bfd6 <USBD_StdEPReq+0x1ca>
 800bea0:	2b01      	cmp	r3, #1
 800bea2:	d03c      	beq.n	800bf1e <USBD_StdEPReq+0x112>
 800bea4:	e13e      	b.n	800c124 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800bea6:	687b      	ldr	r3, [r7, #4]
 800bea8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800beac:	b2db      	uxtb	r3, r3
 800beae:	2b02      	cmp	r3, #2
 800beb0:	d002      	beq.n	800beb8 <USBD_StdEPReq+0xac>
 800beb2:	2b03      	cmp	r3, #3
 800beb4:	d016      	beq.n	800bee4 <USBD_StdEPReq+0xd8>
 800beb6:	e02c      	b.n	800bf12 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800beb8:	7bbb      	ldrb	r3, [r7, #14]
 800beba:	2b00      	cmp	r3, #0
 800bebc:	d00d      	beq.n	800beda <USBD_StdEPReq+0xce>
 800bebe:	7bbb      	ldrb	r3, [r7, #14]
 800bec0:	2b80      	cmp	r3, #128	@ 0x80
 800bec2:	d00a      	beq.n	800beda <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800bec4:	7bbb      	ldrb	r3, [r7, #14]
 800bec6:	4619      	mov	r1, r3
 800bec8:	6878      	ldr	r0, [r7, #4]
 800beca:	f001 f9e3 	bl	800d294 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800bece:	2180      	movs	r1, #128	@ 0x80
 800bed0:	6878      	ldr	r0, [r7, #4]
 800bed2:	f001 f9df 	bl	800d294 <USBD_LL_StallEP>
 800bed6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800bed8:	e020      	b.n	800bf1c <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800beda:	6839      	ldr	r1, [r7, #0]
 800bedc:	6878      	ldr	r0, [r7, #4]
 800bede:	f000 fc7a 	bl	800c7d6 <USBD_CtlError>
              break;
 800bee2:	e01b      	b.n	800bf1c <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800bee4:	683b      	ldr	r3, [r7, #0]
 800bee6:	885b      	ldrh	r3, [r3, #2]
 800bee8:	2b00      	cmp	r3, #0
 800beea:	d10e      	bne.n	800bf0a <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800beec:	7bbb      	ldrb	r3, [r7, #14]
 800beee:	2b00      	cmp	r3, #0
 800bef0:	d00b      	beq.n	800bf0a <USBD_StdEPReq+0xfe>
 800bef2:	7bbb      	ldrb	r3, [r7, #14]
 800bef4:	2b80      	cmp	r3, #128	@ 0x80
 800bef6:	d008      	beq.n	800bf0a <USBD_StdEPReq+0xfe>
 800bef8:	683b      	ldr	r3, [r7, #0]
 800befa:	88db      	ldrh	r3, [r3, #6]
 800befc:	2b00      	cmp	r3, #0
 800befe:	d104      	bne.n	800bf0a <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800bf00:	7bbb      	ldrb	r3, [r7, #14]
 800bf02:	4619      	mov	r1, r3
 800bf04:	6878      	ldr	r0, [r7, #4]
 800bf06:	f001 f9c5 	bl	800d294 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800bf0a:	6878      	ldr	r0, [r7, #4]
 800bf0c:	f000 fd3a 	bl	800c984 <USBD_CtlSendStatus>

              break;
 800bf10:	e004      	b.n	800bf1c <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800bf12:	6839      	ldr	r1, [r7, #0]
 800bf14:	6878      	ldr	r0, [r7, #4]
 800bf16:	f000 fc5e 	bl	800c7d6 <USBD_CtlError>
              break;
 800bf1a:	bf00      	nop
          }
          break;
 800bf1c:	e107      	b.n	800c12e <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800bf1e:	687b      	ldr	r3, [r7, #4]
 800bf20:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bf24:	b2db      	uxtb	r3, r3
 800bf26:	2b02      	cmp	r3, #2
 800bf28:	d002      	beq.n	800bf30 <USBD_StdEPReq+0x124>
 800bf2a:	2b03      	cmp	r3, #3
 800bf2c:	d016      	beq.n	800bf5c <USBD_StdEPReq+0x150>
 800bf2e:	e04b      	b.n	800bfc8 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800bf30:	7bbb      	ldrb	r3, [r7, #14]
 800bf32:	2b00      	cmp	r3, #0
 800bf34:	d00d      	beq.n	800bf52 <USBD_StdEPReq+0x146>
 800bf36:	7bbb      	ldrb	r3, [r7, #14]
 800bf38:	2b80      	cmp	r3, #128	@ 0x80
 800bf3a:	d00a      	beq.n	800bf52 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800bf3c:	7bbb      	ldrb	r3, [r7, #14]
 800bf3e:	4619      	mov	r1, r3
 800bf40:	6878      	ldr	r0, [r7, #4]
 800bf42:	f001 f9a7 	bl	800d294 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800bf46:	2180      	movs	r1, #128	@ 0x80
 800bf48:	6878      	ldr	r0, [r7, #4]
 800bf4a:	f001 f9a3 	bl	800d294 <USBD_LL_StallEP>
 800bf4e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800bf50:	e040      	b.n	800bfd4 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800bf52:	6839      	ldr	r1, [r7, #0]
 800bf54:	6878      	ldr	r0, [r7, #4]
 800bf56:	f000 fc3e 	bl	800c7d6 <USBD_CtlError>
              break;
 800bf5a:	e03b      	b.n	800bfd4 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800bf5c:	683b      	ldr	r3, [r7, #0]
 800bf5e:	885b      	ldrh	r3, [r3, #2]
 800bf60:	2b00      	cmp	r3, #0
 800bf62:	d136      	bne.n	800bfd2 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800bf64:	7bbb      	ldrb	r3, [r7, #14]
 800bf66:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bf6a:	2b00      	cmp	r3, #0
 800bf6c:	d004      	beq.n	800bf78 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800bf6e:	7bbb      	ldrb	r3, [r7, #14]
 800bf70:	4619      	mov	r1, r3
 800bf72:	6878      	ldr	r0, [r7, #4]
 800bf74:	f001 f9ad 	bl	800d2d2 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800bf78:	6878      	ldr	r0, [r7, #4]
 800bf7a:	f000 fd03 	bl	800c984 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800bf7e:	7bbb      	ldrb	r3, [r7, #14]
 800bf80:	4619      	mov	r1, r3
 800bf82:	6878      	ldr	r0, [r7, #4]
 800bf84:	f7ff fde4 	bl	800bb50 <USBD_CoreFindEP>
 800bf88:	4603      	mov	r3, r0
 800bf8a:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800bf8c:	7b7b      	ldrb	r3, [r7, #13]
 800bf8e:	2bff      	cmp	r3, #255	@ 0xff
 800bf90:	d01f      	beq.n	800bfd2 <USBD_StdEPReq+0x1c6>
 800bf92:	7b7b      	ldrb	r3, [r7, #13]
 800bf94:	2b00      	cmp	r3, #0
 800bf96:	d11c      	bne.n	800bfd2 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800bf98:	7b7a      	ldrb	r2, [r7, #13]
 800bf9a:	687b      	ldr	r3, [r7, #4]
 800bf9c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800bfa0:	7b7a      	ldrb	r2, [r7, #13]
 800bfa2:	687b      	ldr	r3, [r7, #4]
 800bfa4:	32ae      	adds	r2, #174	@ 0xae
 800bfa6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bfaa:	689b      	ldr	r3, [r3, #8]
 800bfac:	2b00      	cmp	r3, #0
 800bfae:	d010      	beq.n	800bfd2 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800bfb0:	7b7a      	ldrb	r2, [r7, #13]
 800bfb2:	687b      	ldr	r3, [r7, #4]
 800bfb4:	32ae      	adds	r2, #174	@ 0xae
 800bfb6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bfba:	689b      	ldr	r3, [r3, #8]
 800bfbc:	6839      	ldr	r1, [r7, #0]
 800bfbe:	6878      	ldr	r0, [r7, #4]
 800bfc0:	4798      	blx	r3
 800bfc2:	4603      	mov	r3, r0
 800bfc4:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800bfc6:	e004      	b.n	800bfd2 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800bfc8:	6839      	ldr	r1, [r7, #0]
 800bfca:	6878      	ldr	r0, [r7, #4]
 800bfcc:	f000 fc03 	bl	800c7d6 <USBD_CtlError>
              break;
 800bfd0:	e000      	b.n	800bfd4 <USBD_StdEPReq+0x1c8>
              break;
 800bfd2:	bf00      	nop
          }
          break;
 800bfd4:	e0ab      	b.n	800c12e <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800bfd6:	687b      	ldr	r3, [r7, #4]
 800bfd8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bfdc:	b2db      	uxtb	r3, r3
 800bfde:	2b02      	cmp	r3, #2
 800bfe0:	d002      	beq.n	800bfe8 <USBD_StdEPReq+0x1dc>
 800bfe2:	2b03      	cmp	r3, #3
 800bfe4:	d032      	beq.n	800c04c <USBD_StdEPReq+0x240>
 800bfe6:	e097      	b.n	800c118 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800bfe8:	7bbb      	ldrb	r3, [r7, #14]
 800bfea:	2b00      	cmp	r3, #0
 800bfec:	d007      	beq.n	800bffe <USBD_StdEPReq+0x1f2>
 800bfee:	7bbb      	ldrb	r3, [r7, #14]
 800bff0:	2b80      	cmp	r3, #128	@ 0x80
 800bff2:	d004      	beq.n	800bffe <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800bff4:	6839      	ldr	r1, [r7, #0]
 800bff6:	6878      	ldr	r0, [r7, #4]
 800bff8:	f000 fbed 	bl	800c7d6 <USBD_CtlError>
                break;
 800bffc:	e091      	b.n	800c122 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800bffe:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c002:	2b00      	cmp	r3, #0
 800c004:	da0b      	bge.n	800c01e <USBD_StdEPReq+0x212>
 800c006:	7bbb      	ldrb	r3, [r7, #14]
 800c008:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c00c:	4613      	mov	r3, r2
 800c00e:	009b      	lsls	r3, r3, #2
 800c010:	4413      	add	r3, r2
 800c012:	009b      	lsls	r3, r3, #2
 800c014:	3310      	adds	r3, #16
 800c016:	687a      	ldr	r2, [r7, #4]
 800c018:	4413      	add	r3, r2
 800c01a:	3304      	adds	r3, #4
 800c01c:	e00b      	b.n	800c036 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800c01e:	7bbb      	ldrb	r3, [r7, #14]
 800c020:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c024:	4613      	mov	r3, r2
 800c026:	009b      	lsls	r3, r3, #2
 800c028:	4413      	add	r3, r2
 800c02a:	009b      	lsls	r3, r3, #2
 800c02c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800c030:	687a      	ldr	r2, [r7, #4]
 800c032:	4413      	add	r3, r2
 800c034:	3304      	adds	r3, #4
 800c036:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800c038:	68bb      	ldr	r3, [r7, #8]
 800c03a:	2200      	movs	r2, #0
 800c03c:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800c03e:	68bb      	ldr	r3, [r7, #8]
 800c040:	2202      	movs	r2, #2
 800c042:	4619      	mov	r1, r3
 800c044:	6878      	ldr	r0, [r7, #4]
 800c046:	f000 fc43 	bl	800c8d0 <USBD_CtlSendData>
              break;
 800c04a:	e06a      	b.n	800c122 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800c04c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c050:	2b00      	cmp	r3, #0
 800c052:	da11      	bge.n	800c078 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800c054:	7bbb      	ldrb	r3, [r7, #14]
 800c056:	f003 020f 	and.w	r2, r3, #15
 800c05a:	6879      	ldr	r1, [r7, #4]
 800c05c:	4613      	mov	r3, r2
 800c05e:	009b      	lsls	r3, r3, #2
 800c060:	4413      	add	r3, r2
 800c062:	009b      	lsls	r3, r3, #2
 800c064:	440b      	add	r3, r1
 800c066:	3324      	adds	r3, #36	@ 0x24
 800c068:	881b      	ldrh	r3, [r3, #0]
 800c06a:	2b00      	cmp	r3, #0
 800c06c:	d117      	bne.n	800c09e <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800c06e:	6839      	ldr	r1, [r7, #0]
 800c070:	6878      	ldr	r0, [r7, #4]
 800c072:	f000 fbb0 	bl	800c7d6 <USBD_CtlError>
                  break;
 800c076:	e054      	b.n	800c122 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800c078:	7bbb      	ldrb	r3, [r7, #14]
 800c07a:	f003 020f 	and.w	r2, r3, #15
 800c07e:	6879      	ldr	r1, [r7, #4]
 800c080:	4613      	mov	r3, r2
 800c082:	009b      	lsls	r3, r3, #2
 800c084:	4413      	add	r3, r2
 800c086:	009b      	lsls	r3, r3, #2
 800c088:	440b      	add	r3, r1
 800c08a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800c08e:	881b      	ldrh	r3, [r3, #0]
 800c090:	2b00      	cmp	r3, #0
 800c092:	d104      	bne.n	800c09e <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800c094:	6839      	ldr	r1, [r7, #0]
 800c096:	6878      	ldr	r0, [r7, #4]
 800c098:	f000 fb9d 	bl	800c7d6 <USBD_CtlError>
                  break;
 800c09c:	e041      	b.n	800c122 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c09e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c0a2:	2b00      	cmp	r3, #0
 800c0a4:	da0b      	bge.n	800c0be <USBD_StdEPReq+0x2b2>
 800c0a6:	7bbb      	ldrb	r3, [r7, #14]
 800c0a8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c0ac:	4613      	mov	r3, r2
 800c0ae:	009b      	lsls	r3, r3, #2
 800c0b0:	4413      	add	r3, r2
 800c0b2:	009b      	lsls	r3, r3, #2
 800c0b4:	3310      	adds	r3, #16
 800c0b6:	687a      	ldr	r2, [r7, #4]
 800c0b8:	4413      	add	r3, r2
 800c0ba:	3304      	adds	r3, #4
 800c0bc:	e00b      	b.n	800c0d6 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800c0be:	7bbb      	ldrb	r3, [r7, #14]
 800c0c0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c0c4:	4613      	mov	r3, r2
 800c0c6:	009b      	lsls	r3, r3, #2
 800c0c8:	4413      	add	r3, r2
 800c0ca:	009b      	lsls	r3, r3, #2
 800c0cc:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800c0d0:	687a      	ldr	r2, [r7, #4]
 800c0d2:	4413      	add	r3, r2
 800c0d4:	3304      	adds	r3, #4
 800c0d6:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800c0d8:	7bbb      	ldrb	r3, [r7, #14]
 800c0da:	2b00      	cmp	r3, #0
 800c0dc:	d002      	beq.n	800c0e4 <USBD_StdEPReq+0x2d8>
 800c0de:	7bbb      	ldrb	r3, [r7, #14]
 800c0e0:	2b80      	cmp	r3, #128	@ 0x80
 800c0e2:	d103      	bne.n	800c0ec <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800c0e4:	68bb      	ldr	r3, [r7, #8]
 800c0e6:	2200      	movs	r2, #0
 800c0e8:	601a      	str	r2, [r3, #0]
 800c0ea:	e00e      	b.n	800c10a <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800c0ec:	7bbb      	ldrb	r3, [r7, #14]
 800c0ee:	4619      	mov	r1, r3
 800c0f0:	6878      	ldr	r0, [r7, #4]
 800c0f2:	f001 f90d 	bl	800d310 <USBD_LL_IsStallEP>
 800c0f6:	4603      	mov	r3, r0
 800c0f8:	2b00      	cmp	r3, #0
 800c0fa:	d003      	beq.n	800c104 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800c0fc:	68bb      	ldr	r3, [r7, #8]
 800c0fe:	2201      	movs	r2, #1
 800c100:	601a      	str	r2, [r3, #0]
 800c102:	e002      	b.n	800c10a <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800c104:	68bb      	ldr	r3, [r7, #8]
 800c106:	2200      	movs	r2, #0
 800c108:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800c10a:	68bb      	ldr	r3, [r7, #8]
 800c10c:	2202      	movs	r2, #2
 800c10e:	4619      	mov	r1, r3
 800c110:	6878      	ldr	r0, [r7, #4]
 800c112:	f000 fbdd 	bl	800c8d0 <USBD_CtlSendData>
              break;
 800c116:	e004      	b.n	800c122 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800c118:	6839      	ldr	r1, [r7, #0]
 800c11a:	6878      	ldr	r0, [r7, #4]
 800c11c:	f000 fb5b 	bl	800c7d6 <USBD_CtlError>
              break;
 800c120:	bf00      	nop
          }
          break;
 800c122:	e004      	b.n	800c12e <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800c124:	6839      	ldr	r1, [r7, #0]
 800c126:	6878      	ldr	r0, [r7, #4]
 800c128:	f000 fb55 	bl	800c7d6 <USBD_CtlError>
          break;
 800c12c:	bf00      	nop
      }
      break;
 800c12e:	e005      	b.n	800c13c <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800c130:	6839      	ldr	r1, [r7, #0]
 800c132:	6878      	ldr	r0, [r7, #4]
 800c134:	f000 fb4f 	bl	800c7d6 <USBD_CtlError>
      break;
 800c138:	e000      	b.n	800c13c <USBD_StdEPReq+0x330>
      break;
 800c13a:	bf00      	nop
  }

  return ret;
 800c13c:	7bfb      	ldrb	r3, [r7, #15]
}
 800c13e:	4618      	mov	r0, r3
 800c140:	3710      	adds	r7, #16
 800c142:	46bd      	mov	sp, r7
 800c144:	bd80      	pop	{r7, pc}
	...

0800c148 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c148:	b580      	push	{r7, lr}
 800c14a:	b084      	sub	sp, #16
 800c14c:	af00      	add	r7, sp, #0
 800c14e:	6078      	str	r0, [r7, #4]
 800c150:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800c152:	2300      	movs	r3, #0
 800c154:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800c156:	2300      	movs	r3, #0
 800c158:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800c15a:	2300      	movs	r3, #0
 800c15c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800c15e:	683b      	ldr	r3, [r7, #0]
 800c160:	885b      	ldrh	r3, [r3, #2]
 800c162:	0a1b      	lsrs	r3, r3, #8
 800c164:	b29b      	uxth	r3, r3
 800c166:	3b01      	subs	r3, #1
 800c168:	2b06      	cmp	r3, #6
 800c16a:	f200 8128 	bhi.w	800c3be <USBD_GetDescriptor+0x276>
 800c16e:	a201      	add	r2, pc, #4	@ (adr r2, 800c174 <USBD_GetDescriptor+0x2c>)
 800c170:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c174:	0800c191 	.word	0x0800c191
 800c178:	0800c1a9 	.word	0x0800c1a9
 800c17c:	0800c1e9 	.word	0x0800c1e9
 800c180:	0800c3bf 	.word	0x0800c3bf
 800c184:	0800c3bf 	.word	0x0800c3bf
 800c188:	0800c35f 	.word	0x0800c35f
 800c18c:	0800c38b 	.word	0x0800c38b
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800c190:	687b      	ldr	r3, [r7, #4]
 800c192:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c196:	681b      	ldr	r3, [r3, #0]
 800c198:	687a      	ldr	r2, [r7, #4]
 800c19a:	7c12      	ldrb	r2, [r2, #16]
 800c19c:	f107 0108 	add.w	r1, r7, #8
 800c1a0:	4610      	mov	r0, r2
 800c1a2:	4798      	blx	r3
 800c1a4:	60f8      	str	r0, [r7, #12]
      break;
 800c1a6:	e112      	b.n	800c3ce <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c1a8:	687b      	ldr	r3, [r7, #4]
 800c1aa:	7c1b      	ldrb	r3, [r3, #16]
 800c1ac:	2b00      	cmp	r3, #0
 800c1ae:	d10d      	bne.n	800c1cc <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800c1b0:	687b      	ldr	r3, [r7, #4]
 800c1b2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c1b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c1b8:	f107 0208 	add.w	r2, r7, #8
 800c1bc:	4610      	mov	r0, r2
 800c1be:	4798      	blx	r3
 800c1c0:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800c1c2:	68fb      	ldr	r3, [r7, #12]
 800c1c4:	3301      	adds	r3, #1
 800c1c6:	2202      	movs	r2, #2
 800c1c8:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800c1ca:	e100      	b.n	800c3ce <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800c1cc:	687b      	ldr	r3, [r7, #4]
 800c1ce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c1d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c1d4:	f107 0208 	add.w	r2, r7, #8
 800c1d8:	4610      	mov	r0, r2
 800c1da:	4798      	blx	r3
 800c1dc:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800c1de:	68fb      	ldr	r3, [r7, #12]
 800c1e0:	3301      	adds	r3, #1
 800c1e2:	2202      	movs	r2, #2
 800c1e4:	701a      	strb	r2, [r3, #0]
      break;
 800c1e6:	e0f2      	b.n	800c3ce <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800c1e8:	683b      	ldr	r3, [r7, #0]
 800c1ea:	885b      	ldrh	r3, [r3, #2]
 800c1ec:	b2db      	uxtb	r3, r3
 800c1ee:	2b05      	cmp	r3, #5
 800c1f0:	f200 80ac 	bhi.w	800c34c <USBD_GetDescriptor+0x204>
 800c1f4:	a201      	add	r2, pc, #4	@ (adr r2, 800c1fc <USBD_GetDescriptor+0xb4>)
 800c1f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c1fa:	bf00      	nop
 800c1fc:	0800c215 	.word	0x0800c215
 800c200:	0800c249 	.word	0x0800c249
 800c204:	0800c27d 	.word	0x0800c27d
 800c208:	0800c2b1 	.word	0x0800c2b1
 800c20c:	0800c2e5 	.word	0x0800c2e5
 800c210:	0800c319 	.word	0x0800c319
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800c214:	687b      	ldr	r3, [r7, #4]
 800c216:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c21a:	685b      	ldr	r3, [r3, #4]
 800c21c:	2b00      	cmp	r3, #0
 800c21e:	d00b      	beq.n	800c238 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800c220:	687b      	ldr	r3, [r7, #4]
 800c222:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c226:	685b      	ldr	r3, [r3, #4]
 800c228:	687a      	ldr	r2, [r7, #4]
 800c22a:	7c12      	ldrb	r2, [r2, #16]
 800c22c:	f107 0108 	add.w	r1, r7, #8
 800c230:	4610      	mov	r0, r2
 800c232:	4798      	blx	r3
 800c234:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c236:	e091      	b.n	800c35c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c238:	6839      	ldr	r1, [r7, #0]
 800c23a:	6878      	ldr	r0, [r7, #4]
 800c23c:	f000 facb 	bl	800c7d6 <USBD_CtlError>
            err++;
 800c240:	7afb      	ldrb	r3, [r7, #11]
 800c242:	3301      	adds	r3, #1
 800c244:	72fb      	strb	r3, [r7, #11]
          break;
 800c246:	e089      	b.n	800c35c <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800c248:	687b      	ldr	r3, [r7, #4]
 800c24a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c24e:	689b      	ldr	r3, [r3, #8]
 800c250:	2b00      	cmp	r3, #0
 800c252:	d00b      	beq.n	800c26c <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800c254:	687b      	ldr	r3, [r7, #4]
 800c256:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c25a:	689b      	ldr	r3, [r3, #8]
 800c25c:	687a      	ldr	r2, [r7, #4]
 800c25e:	7c12      	ldrb	r2, [r2, #16]
 800c260:	f107 0108 	add.w	r1, r7, #8
 800c264:	4610      	mov	r0, r2
 800c266:	4798      	blx	r3
 800c268:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c26a:	e077      	b.n	800c35c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c26c:	6839      	ldr	r1, [r7, #0]
 800c26e:	6878      	ldr	r0, [r7, #4]
 800c270:	f000 fab1 	bl	800c7d6 <USBD_CtlError>
            err++;
 800c274:	7afb      	ldrb	r3, [r7, #11]
 800c276:	3301      	adds	r3, #1
 800c278:	72fb      	strb	r3, [r7, #11]
          break;
 800c27a:	e06f      	b.n	800c35c <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800c27c:	687b      	ldr	r3, [r7, #4]
 800c27e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c282:	68db      	ldr	r3, [r3, #12]
 800c284:	2b00      	cmp	r3, #0
 800c286:	d00b      	beq.n	800c2a0 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800c288:	687b      	ldr	r3, [r7, #4]
 800c28a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c28e:	68db      	ldr	r3, [r3, #12]
 800c290:	687a      	ldr	r2, [r7, #4]
 800c292:	7c12      	ldrb	r2, [r2, #16]
 800c294:	f107 0108 	add.w	r1, r7, #8
 800c298:	4610      	mov	r0, r2
 800c29a:	4798      	blx	r3
 800c29c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c29e:	e05d      	b.n	800c35c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c2a0:	6839      	ldr	r1, [r7, #0]
 800c2a2:	6878      	ldr	r0, [r7, #4]
 800c2a4:	f000 fa97 	bl	800c7d6 <USBD_CtlError>
            err++;
 800c2a8:	7afb      	ldrb	r3, [r7, #11]
 800c2aa:	3301      	adds	r3, #1
 800c2ac:	72fb      	strb	r3, [r7, #11]
          break;
 800c2ae:	e055      	b.n	800c35c <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800c2b0:	687b      	ldr	r3, [r7, #4]
 800c2b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c2b6:	691b      	ldr	r3, [r3, #16]
 800c2b8:	2b00      	cmp	r3, #0
 800c2ba:	d00b      	beq.n	800c2d4 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800c2bc:	687b      	ldr	r3, [r7, #4]
 800c2be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c2c2:	691b      	ldr	r3, [r3, #16]
 800c2c4:	687a      	ldr	r2, [r7, #4]
 800c2c6:	7c12      	ldrb	r2, [r2, #16]
 800c2c8:	f107 0108 	add.w	r1, r7, #8
 800c2cc:	4610      	mov	r0, r2
 800c2ce:	4798      	blx	r3
 800c2d0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c2d2:	e043      	b.n	800c35c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c2d4:	6839      	ldr	r1, [r7, #0]
 800c2d6:	6878      	ldr	r0, [r7, #4]
 800c2d8:	f000 fa7d 	bl	800c7d6 <USBD_CtlError>
            err++;
 800c2dc:	7afb      	ldrb	r3, [r7, #11]
 800c2de:	3301      	adds	r3, #1
 800c2e0:	72fb      	strb	r3, [r7, #11]
          break;
 800c2e2:	e03b      	b.n	800c35c <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800c2e4:	687b      	ldr	r3, [r7, #4]
 800c2e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c2ea:	695b      	ldr	r3, [r3, #20]
 800c2ec:	2b00      	cmp	r3, #0
 800c2ee:	d00b      	beq.n	800c308 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800c2f0:	687b      	ldr	r3, [r7, #4]
 800c2f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c2f6:	695b      	ldr	r3, [r3, #20]
 800c2f8:	687a      	ldr	r2, [r7, #4]
 800c2fa:	7c12      	ldrb	r2, [r2, #16]
 800c2fc:	f107 0108 	add.w	r1, r7, #8
 800c300:	4610      	mov	r0, r2
 800c302:	4798      	blx	r3
 800c304:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c306:	e029      	b.n	800c35c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c308:	6839      	ldr	r1, [r7, #0]
 800c30a:	6878      	ldr	r0, [r7, #4]
 800c30c:	f000 fa63 	bl	800c7d6 <USBD_CtlError>
            err++;
 800c310:	7afb      	ldrb	r3, [r7, #11]
 800c312:	3301      	adds	r3, #1
 800c314:	72fb      	strb	r3, [r7, #11]
          break;
 800c316:	e021      	b.n	800c35c <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800c318:	687b      	ldr	r3, [r7, #4]
 800c31a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c31e:	699b      	ldr	r3, [r3, #24]
 800c320:	2b00      	cmp	r3, #0
 800c322:	d00b      	beq.n	800c33c <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800c324:	687b      	ldr	r3, [r7, #4]
 800c326:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c32a:	699b      	ldr	r3, [r3, #24]
 800c32c:	687a      	ldr	r2, [r7, #4]
 800c32e:	7c12      	ldrb	r2, [r2, #16]
 800c330:	f107 0108 	add.w	r1, r7, #8
 800c334:	4610      	mov	r0, r2
 800c336:	4798      	blx	r3
 800c338:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c33a:	e00f      	b.n	800c35c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c33c:	6839      	ldr	r1, [r7, #0]
 800c33e:	6878      	ldr	r0, [r7, #4]
 800c340:	f000 fa49 	bl	800c7d6 <USBD_CtlError>
            err++;
 800c344:	7afb      	ldrb	r3, [r7, #11]
 800c346:	3301      	adds	r3, #1
 800c348:	72fb      	strb	r3, [r7, #11]
          break;
 800c34a:	e007      	b.n	800c35c <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800c34c:	6839      	ldr	r1, [r7, #0]
 800c34e:	6878      	ldr	r0, [r7, #4]
 800c350:	f000 fa41 	bl	800c7d6 <USBD_CtlError>
          err++;
 800c354:	7afb      	ldrb	r3, [r7, #11]
 800c356:	3301      	adds	r3, #1
 800c358:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800c35a:	bf00      	nop
      }
      break;
 800c35c:	e037      	b.n	800c3ce <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c35e:	687b      	ldr	r3, [r7, #4]
 800c360:	7c1b      	ldrb	r3, [r3, #16]
 800c362:	2b00      	cmp	r3, #0
 800c364:	d109      	bne.n	800c37a <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800c366:	687b      	ldr	r3, [r7, #4]
 800c368:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c36c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c36e:	f107 0208 	add.w	r2, r7, #8
 800c372:	4610      	mov	r0, r2
 800c374:	4798      	blx	r3
 800c376:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c378:	e029      	b.n	800c3ce <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800c37a:	6839      	ldr	r1, [r7, #0]
 800c37c:	6878      	ldr	r0, [r7, #4]
 800c37e:	f000 fa2a 	bl	800c7d6 <USBD_CtlError>
        err++;
 800c382:	7afb      	ldrb	r3, [r7, #11]
 800c384:	3301      	adds	r3, #1
 800c386:	72fb      	strb	r3, [r7, #11]
      break;
 800c388:	e021      	b.n	800c3ce <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c38a:	687b      	ldr	r3, [r7, #4]
 800c38c:	7c1b      	ldrb	r3, [r3, #16]
 800c38e:	2b00      	cmp	r3, #0
 800c390:	d10d      	bne.n	800c3ae <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800c392:	687b      	ldr	r3, [r7, #4]
 800c394:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c398:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c39a:	f107 0208 	add.w	r2, r7, #8
 800c39e:	4610      	mov	r0, r2
 800c3a0:	4798      	blx	r3
 800c3a2:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800c3a4:	68fb      	ldr	r3, [r7, #12]
 800c3a6:	3301      	adds	r3, #1
 800c3a8:	2207      	movs	r2, #7
 800c3aa:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c3ac:	e00f      	b.n	800c3ce <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800c3ae:	6839      	ldr	r1, [r7, #0]
 800c3b0:	6878      	ldr	r0, [r7, #4]
 800c3b2:	f000 fa10 	bl	800c7d6 <USBD_CtlError>
        err++;
 800c3b6:	7afb      	ldrb	r3, [r7, #11]
 800c3b8:	3301      	adds	r3, #1
 800c3ba:	72fb      	strb	r3, [r7, #11]
      break;
 800c3bc:	e007      	b.n	800c3ce <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800c3be:	6839      	ldr	r1, [r7, #0]
 800c3c0:	6878      	ldr	r0, [r7, #4]
 800c3c2:	f000 fa08 	bl	800c7d6 <USBD_CtlError>
      err++;
 800c3c6:	7afb      	ldrb	r3, [r7, #11]
 800c3c8:	3301      	adds	r3, #1
 800c3ca:	72fb      	strb	r3, [r7, #11]
      break;
 800c3cc:	bf00      	nop
  }

  if (err != 0U)
 800c3ce:	7afb      	ldrb	r3, [r7, #11]
 800c3d0:	2b00      	cmp	r3, #0
 800c3d2:	d11e      	bne.n	800c412 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800c3d4:	683b      	ldr	r3, [r7, #0]
 800c3d6:	88db      	ldrh	r3, [r3, #6]
 800c3d8:	2b00      	cmp	r3, #0
 800c3da:	d016      	beq.n	800c40a <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800c3dc:	893b      	ldrh	r3, [r7, #8]
 800c3de:	2b00      	cmp	r3, #0
 800c3e0:	d00e      	beq.n	800c400 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800c3e2:	683b      	ldr	r3, [r7, #0]
 800c3e4:	88da      	ldrh	r2, [r3, #6]
 800c3e6:	893b      	ldrh	r3, [r7, #8]
 800c3e8:	4293      	cmp	r3, r2
 800c3ea:	bf28      	it	cs
 800c3ec:	4613      	movcs	r3, r2
 800c3ee:	b29b      	uxth	r3, r3
 800c3f0:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800c3f2:	893b      	ldrh	r3, [r7, #8]
 800c3f4:	461a      	mov	r2, r3
 800c3f6:	68f9      	ldr	r1, [r7, #12]
 800c3f8:	6878      	ldr	r0, [r7, #4]
 800c3fa:	f000 fa69 	bl	800c8d0 <USBD_CtlSendData>
 800c3fe:	e009      	b.n	800c414 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800c400:	6839      	ldr	r1, [r7, #0]
 800c402:	6878      	ldr	r0, [r7, #4]
 800c404:	f000 f9e7 	bl	800c7d6 <USBD_CtlError>
 800c408:	e004      	b.n	800c414 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800c40a:	6878      	ldr	r0, [r7, #4]
 800c40c:	f000 faba 	bl	800c984 <USBD_CtlSendStatus>
 800c410:	e000      	b.n	800c414 <USBD_GetDescriptor+0x2cc>
    return;
 800c412:	bf00      	nop
  }
}
 800c414:	3710      	adds	r7, #16
 800c416:	46bd      	mov	sp, r7
 800c418:	bd80      	pop	{r7, pc}
 800c41a:	bf00      	nop

0800c41c <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c41c:	b580      	push	{r7, lr}
 800c41e:	b084      	sub	sp, #16
 800c420:	af00      	add	r7, sp, #0
 800c422:	6078      	str	r0, [r7, #4]
 800c424:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800c426:	683b      	ldr	r3, [r7, #0]
 800c428:	889b      	ldrh	r3, [r3, #4]
 800c42a:	2b00      	cmp	r3, #0
 800c42c:	d131      	bne.n	800c492 <USBD_SetAddress+0x76>
 800c42e:	683b      	ldr	r3, [r7, #0]
 800c430:	88db      	ldrh	r3, [r3, #6]
 800c432:	2b00      	cmp	r3, #0
 800c434:	d12d      	bne.n	800c492 <USBD_SetAddress+0x76>
 800c436:	683b      	ldr	r3, [r7, #0]
 800c438:	885b      	ldrh	r3, [r3, #2]
 800c43a:	2b7f      	cmp	r3, #127	@ 0x7f
 800c43c:	d829      	bhi.n	800c492 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800c43e:	683b      	ldr	r3, [r7, #0]
 800c440:	885b      	ldrh	r3, [r3, #2]
 800c442:	b2db      	uxtb	r3, r3
 800c444:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c448:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c44a:	687b      	ldr	r3, [r7, #4]
 800c44c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c450:	b2db      	uxtb	r3, r3
 800c452:	2b03      	cmp	r3, #3
 800c454:	d104      	bne.n	800c460 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800c456:	6839      	ldr	r1, [r7, #0]
 800c458:	6878      	ldr	r0, [r7, #4]
 800c45a:	f000 f9bc 	bl	800c7d6 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c45e:	e01d      	b.n	800c49c <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800c460:	687b      	ldr	r3, [r7, #4]
 800c462:	7bfa      	ldrb	r2, [r7, #15]
 800c464:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800c468:	7bfb      	ldrb	r3, [r7, #15]
 800c46a:	4619      	mov	r1, r3
 800c46c:	6878      	ldr	r0, [r7, #4]
 800c46e:	f000 ff7b 	bl	800d368 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800c472:	6878      	ldr	r0, [r7, #4]
 800c474:	f000 fa86 	bl	800c984 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800c478:	7bfb      	ldrb	r3, [r7, #15]
 800c47a:	2b00      	cmp	r3, #0
 800c47c:	d004      	beq.n	800c488 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800c47e:	687b      	ldr	r3, [r7, #4]
 800c480:	2202      	movs	r2, #2
 800c482:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c486:	e009      	b.n	800c49c <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800c488:	687b      	ldr	r3, [r7, #4]
 800c48a:	2201      	movs	r2, #1
 800c48c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c490:	e004      	b.n	800c49c <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800c492:	6839      	ldr	r1, [r7, #0]
 800c494:	6878      	ldr	r0, [r7, #4]
 800c496:	f000 f99e 	bl	800c7d6 <USBD_CtlError>
  }
}
 800c49a:	bf00      	nop
 800c49c:	bf00      	nop
 800c49e:	3710      	adds	r7, #16
 800c4a0:	46bd      	mov	sp, r7
 800c4a2:	bd80      	pop	{r7, pc}

0800c4a4 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c4a4:	b580      	push	{r7, lr}
 800c4a6:	b084      	sub	sp, #16
 800c4a8:	af00      	add	r7, sp, #0
 800c4aa:	6078      	str	r0, [r7, #4]
 800c4ac:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c4ae:	2300      	movs	r3, #0
 800c4b0:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800c4b2:	683b      	ldr	r3, [r7, #0]
 800c4b4:	885b      	ldrh	r3, [r3, #2]
 800c4b6:	b2da      	uxtb	r2, r3
 800c4b8:	4b4e      	ldr	r3, [pc, #312]	@ (800c5f4 <USBD_SetConfig+0x150>)
 800c4ba:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800c4bc:	4b4d      	ldr	r3, [pc, #308]	@ (800c5f4 <USBD_SetConfig+0x150>)
 800c4be:	781b      	ldrb	r3, [r3, #0]
 800c4c0:	2b01      	cmp	r3, #1
 800c4c2:	d905      	bls.n	800c4d0 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800c4c4:	6839      	ldr	r1, [r7, #0]
 800c4c6:	6878      	ldr	r0, [r7, #4]
 800c4c8:	f000 f985 	bl	800c7d6 <USBD_CtlError>
    return USBD_FAIL;
 800c4cc:	2303      	movs	r3, #3
 800c4ce:	e08c      	b.n	800c5ea <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800c4d0:	687b      	ldr	r3, [r7, #4]
 800c4d2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c4d6:	b2db      	uxtb	r3, r3
 800c4d8:	2b02      	cmp	r3, #2
 800c4da:	d002      	beq.n	800c4e2 <USBD_SetConfig+0x3e>
 800c4dc:	2b03      	cmp	r3, #3
 800c4de:	d029      	beq.n	800c534 <USBD_SetConfig+0x90>
 800c4e0:	e075      	b.n	800c5ce <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800c4e2:	4b44      	ldr	r3, [pc, #272]	@ (800c5f4 <USBD_SetConfig+0x150>)
 800c4e4:	781b      	ldrb	r3, [r3, #0]
 800c4e6:	2b00      	cmp	r3, #0
 800c4e8:	d020      	beq.n	800c52c <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800c4ea:	4b42      	ldr	r3, [pc, #264]	@ (800c5f4 <USBD_SetConfig+0x150>)
 800c4ec:	781b      	ldrb	r3, [r3, #0]
 800c4ee:	461a      	mov	r2, r3
 800c4f0:	687b      	ldr	r3, [r7, #4]
 800c4f2:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800c4f4:	4b3f      	ldr	r3, [pc, #252]	@ (800c5f4 <USBD_SetConfig+0x150>)
 800c4f6:	781b      	ldrb	r3, [r3, #0]
 800c4f8:	4619      	mov	r1, r3
 800c4fa:	6878      	ldr	r0, [r7, #4]
 800c4fc:	f7fe ffe3 	bl	800b4c6 <USBD_SetClassConfig>
 800c500:	4603      	mov	r3, r0
 800c502:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800c504:	7bfb      	ldrb	r3, [r7, #15]
 800c506:	2b00      	cmp	r3, #0
 800c508:	d008      	beq.n	800c51c <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800c50a:	6839      	ldr	r1, [r7, #0]
 800c50c:	6878      	ldr	r0, [r7, #4]
 800c50e:	f000 f962 	bl	800c7d6 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800c512:	687b      	ldr	r3, [r7, #4]
 800c514:	2202      	movs	r2, #2
 800c516:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800c51a:	e065      	b.n	800c5e8 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800c51c:	6878      	ldr	r0, [r7, #4]
 800c51e:	f000 fa31 	bl	800c984 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800c522:	687b      	ldr	r3, [r7, #4]
 800c524:	2203      	movs	r2, #3
 800c526:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800c52a:	e05d      	b.n	800c5e8 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800c52c:	6878      	ldr	r0, [r7, #4]
 800c52e:	f000 fa29 	bl	800c984 <USBD_CtlSendStatus>
      break;
 800c532:	e059      	b.n	800c5e8 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800c534:	4b2f      	ldr	r3, [pc, #188]	@ (800c5f4 <USBD_SetConfig+0x150>)
 800c536:	781b      	ldrb	r3, [r3, #0]
 800c538:	2b00      	cmp	r3, #0
 800c53a:	d112      	bne.n	800c562 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800c53c:	687b      	ldr	r3, [r7, #4]
 800c53e:	2202      	movs	r2, #2
 800c540:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800c544:	4b2b      	ldr	r3, [pc, #172]	@ (800c5f4 <USBD_SetConfig+0x150>)
 800c546:	781b      	ldrb	r3, [r3, #0]
 800c548:	461a      	mov	r2, r3
 800c54a:	687b      	ldr	r3, [r7, #4]
 800c54c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800c54e:	4b29      	ldr	r3, [pc, #164]	@ (800c5f4 <USBD_SetConfig+0x150>)
 800c550:	781b      	ldrb	r3, [r3, #0]
 800c552:	4619      	mov	r1, r3
 800c554:	6878      	ldr	r0, [r7, #4]
 800c556:	f7fe ffd2 	bl	800b4fe <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800c55a:	6878      	ldr	r0, [r7, #4]
 800c55c:	f000 fa12 	bl	800c984 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800c560:	e042      	b.n	800c5e8 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800c562:	4b24      	ldr	r3, [pc, #144]	@ (800c5f4 <USBD_SetConfig+0x150>)
 800c564:	781b      	ldrb	r3, [r3, #0]
 800c566:	461a      	mov	r2, r3
 800c568:	687b      	ldr	r3, [r7, #4]
 800c56a:	685b      	ldr	r3, [r3, #4]
 800c56c:	429a      	cmp	r2, r3
 800c56e:	d02a      	beq.n	800c5c6 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800c570:	687b      	ldr	r3, [r7, #4]
 800c572:	685b      	ldr	r3, [r3, #4]
 800c574:	b2db      	uxtb	r3, r3
 800c576:	4619      	mov	r1, r3
 800c578:	6878      	ldr	r0, [r7, #4]
 800c57a:	f7fe ffc0 	bl	800b4fe <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800c57e:	4b1d      	ldr	r3, [pc, #116]	@ (800c5f4 <USBD_SetConfig+0x150>)
 800c580:	781b      	ldrb	r3, [r3, #0]
 800c582:	461a      	mov	r2, r3
 800c584:	687b      	ldr	r3, [r7, #4]
 800c586:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800c588:	4b1a      	ldr	r3, [pc, #104]	@ (800c5f4 <USBD_SetConfig+0x150>)
 800c58a:	781b      	ldrb	r3, [r3, #0]
 800c58c:	4619      	mov	r1, r3
 800c58e:	6878      	ldr	r0, [r7, #4]
 800c590:	f7fe ff99 	bl	800b4c6 <USBD_SetClassConfig>
 800c594:	4603      	mov	r3, r0
 800c596:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800c598:	7bfb      	ldrb	r3, [r7, #15]
 800c59a:	2b00      	cmp	r3, #0
 800c59c:	d00f      	beq.n	800c5be <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800c59e:	6839      	ldr	r1, [r7, #0]
 800c5a0:	6878      	ldr	r0, [r7, #4]
 800c5a2:	f000 f918 	bl	800c7d6 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800c5a6:	687b      	ldr	r3, [r7, #4]
 800c5a8:	685b      	ldr	r3, [r3, #4]
 800c5aa:	b2db      	uxtb	r3, r3
 800c5ac:	4619      	mov	r1, r3
 800c5ae:	6878      	ldr	r0, [r7, #4]
 800c5b0:	f7fe ffa5 	bl	800b4fe <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800c5b4:	687b      	ldr	r3, [r7, #4]
 800c5b6:	2202      	movs	r2, #2
 800c5b8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800c5bc:	e014      	b.n	800c5e8 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800c5be:	6878      	ldr	r0, [r7, #4]
 800c5c0:	f000 f9e0 	bl	800c984 <USBD_CtlSendStatus>
      break;
 800c5c4:	e010      	b.n	800c5e8 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800c5c6:	6878      	ldr	r0, [r7, #4]
 800c5c8:	f000 f9dc 	bl	800c984 <USBD_CtlSendStatus>
      break;
 800c5cc:	e00c      	b.n	800c5e8 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800c5ce:	6839      	ldr	r1, [r7, #0]
 800c5d0:	6878      	ldr	r0, [r7, #4]
 800c5d2:	f000 f900 	bl	800c7d6 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800c5d6:	4b07      	ldr	r3, [pc, #28]	@ (800c5f4 <USBD_SetConfig+0x150>)
 800c5d8:	781b      	ldrb	r3, [r3, #0]
 800c5da:	4619      	mov	r1, r3
 800c5dc:	6878      	ldr	r0, [r7, #4]
 800c5de:	f7fe ff8e 	bl	800b4fe <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800c5e2:	2303      	movs	r3, #3
 800c5e4:	73fb      	strb	r3, [r7, #15]
      break;
 800c5e6:	bf00      	nop
  }

  return ret;
 800c5e8:	7bfb      	ldrb	r3, [r7, #15]
}
 800c5ea:	4618      	mov	r0, r3
 800c5ec:	3710      	adds	r7, #16
 800c5ee:	46bd      	mov	sp, r7
 800c5f0:	bd80      	pop	{r7, pc}
 800c5f2:	bf00      	nop
 800c5f4:	20003bdc 	.word	0x20003bdc

0800c5f8 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c5f8:	b580      	push	{r7, lr}
 800c5fa:	b082      	sub	sp, #8
 800c5fc:	af00      	add	r7, sp, #0
 800c5fe:	6078      	str	r0, [r7, #4]
 800c600:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800c602:	683b      	ldr	r3, [r7, #0]
 800c604:	88db      	ldrh	r3, [r3, #6]
 800c606:	2b01      	cmp	r3, #1
 800c608:	d004      	beq.n	800c614 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800c60a:	6839      	ldr	r1, [r7, #0]
 800c60c:	6878      	ldr	r0, [r7, #4]
 800c60e:	f000 f8e2 	bl	800c7d6 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800c612:	e023      	b.n	800c65c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800c614:	687b      	ldr	r3, [r7, #4]
 800c616:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c61a:	b2db      	uxtb	r3, r3
 800c61c:	2b02      	cmp	r3, #2
 800c61e:	dc02      	bgt.n	800c626 <USBD_GetConfig+0x2e>
 800c620:	2b00      	cmp	r3, #0
 800c622:	dc03      	bgt.n	800c62c <USBD_GetConfig+0x34>
 800c624:	e015      	b.n	800c652 <USBD_GetConfig+0x5a>
 800c626:	2b03      	cmp	r3, #3
 800c628:	d00b      	beq.n	800c642 <USBD_GetConfig+0x4a>
 800c62a:	e012      	b.n	800c652 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800c62c:	687b      	ldr	r3, [r7, #4]
 800c62e:	2200      	movs	r2, #0
 800c630:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800c632:	687b      	ldr	r3, [r7, #4]
 800c634:	3308      	adds	r3, #8
 800c636:	2201      	movs	r2, #1
 800c638:	4619      	mov	r1, r3
 800c63a:	6878      	ldr	r0, [r7, #4]
 800c63c:	f000 f948 	bl	800c8d0 <USBD_CtlSendData>
        break;
 800c640:	e00c      	b.n	800c65c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800c642:	687b      	ldr	r3, [r7, #4]
 800c644:	3304      	adds	r3, #4
 800c646:	2201      	movs	r2, #1
 800c648:	4619      	mov	r1, r3
 800c64a:	6878      	ldr	r0, [r7, #4]
 800c64c:	f000 f940 	bl	800c8d0 <USBD_CtlSendData>
        break;
 800c650:	e004      	b.n	800c65c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800c652:	6839      	ldr	r1, [r7, #0]
 800c654:	6878      	ldr	r0, [r7, #4]
 800c656:	f000 f8be 	bl	800c7d6 <USBD_CtlError>
        break;
 800c65a:	bf00      	nop
}
 800c65c:	bf00      	nop
 800c65e:	3708      	adds	r7, #8
 800c660:	46bd      	mov	sp, r7
 800c662:	bd80      	pop	{r7, pc}

0800c664 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c664:	b580      	push	{r7, lr}
 800c666:	b082      	sub	sp, #8
 800c668:	af00      	add	r7, sp, #0
 800c66a:	6078      	str	r0, [r7, #4]
 800c66c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800c66e:	687b      	ldr	r3, [r7, #4]
 800c670:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c674:	b2db      	uxtb	r3, r3
 800c676:	3b01      	subs	r3, #1
 800c678:	2b02      	cmp	r3, #2
 800c67a:	d81e      	bhi.n	800c6ba <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800c67c:	683b      	ldr	r3, [r7, #0]
 800c67e:	88db      	ldrh	r3, [r3, #6]
 800c680:	2b02      	cmp	r3, #2
 800c682:	d004      	beq.n	800c68e <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800c684:	6839      	ldr	r1, [r7, #0]
 800c686:	6878      	ldr	r0, [r7, #4]
 800c688:	f000 f8a5 	bl	800c7d6 <USBD_CtlError>
        break;
 800c68c:	e01a      	b.n	800c6c4 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800c68e:	687b      	ldr	r3, [r7, #4]
 800c690:	2201      	movs	r2, #1
 800c692:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800c694:	687b      	ldr	r3, [r7, #4]
 800c696:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800c69a:	2b00      	cmp	r3, #0
 800c69c:	d005      	beq.n	800c6aa <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800c69e:	687b      	ldr	r3, [r7, #4]
 800c6a0:	68db      	ldr	r3, [r3, #12]
 800c6a2:	f043 0202 	orr.w	r2, r3, #2
 800c6a6:	687b      	ldr	r3, [r7, #4]
 800c6a8:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800c6aa:	687b      	ldr	r3, [r7, #4]
 800c6ac:	330c      	adds	r3, #12
 800c6ae:	2202      	movs	r2, #2
 800c6b0:	4619      	mov	r1, r3
 800c6b2:	6878      	ldr	r0, [r7, #4]
 800c6b4:	f000 f90c 	bl	800c8d0 <USBD_CtlSendData>
      break;
 800c6b8:	e004      	b.n	800c6c4 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800c6ba:	6839      	ldr	r1, [r7, #0]
 800c6bc:	6878      	ldr	r0, [r7, #4]
 800c6be:	f000 f88a 	bl	800c7d6 <USBD_CtlError>
      break;
 800c6c2:	bf00      	nop
  }
}
 800c6c4:	bf00      	nop
 800c6c6:	3708      	adds	r7, #8
 800c6c8:	46bd      	mov	sp, r7
 800c6ca:	bd80      	pop	{r7, pc}

0800c6cc <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c6cc:	b580      	push	{r7, lr}
 800c6ce:	b082      	sub	sp, #8
 800c6d0:	af00      	add	r7, sp, #0
 800c6d2:	6078      	str	r0, [r7, #4]
 800c6d4:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800c6d6:	683b      	ldr	r3, [r7, #0]
 800c6d8:	885b      	ldrh	r3, [r3, #2]
 800c6da:	2b01      	cmp	r3, #1
 800c6dc:	d107      	bne.n	800c6ee <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800c6de:	687b      	ldr	r3, [r7, #4]
 800c6e0:	2201      	movs	r2, #1
 800c6e2:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800c6e6:	6878      	ldr	r0, [r7, #4]
 800c6e8:	f000 f94c 	bl	800c984 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800c6ec:	e013      	b.n	800c716 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800c6ee:	683b      	ldr	r3, [r7, #0]
 800c6f0:	885b      	ldrh	r3, [r3, #2]
 800c6f2:	2b02      	cmp	r3, #2
 800c6f4:	d10b      	bne.n	800c70e <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800c6f6:	683b      	ldr	r3, [r7, #0]
 800c6f8:	889b      	ldrh	r3, [r3, #4]
 800c6fa:	0a1b      	lsrs	r3, r3, #8
 800c6fc:	b29b      	uxth	r3, r3
 800c6fe:	b2da      	uxtb	r2, r3
 800c700:	687b      	ldr	r3, [r7, #4]
 800c702:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800c706:	6878      	ldr	r0, [r7, #4]
 800c708:	f000 f93c 	bl	800c984 <USBD_CtlSendStatus>
}
 800c70c:	e003      	b.n	800c716 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800c70e:	6839      	ldr	r1, [r7, #0]
 800c710:	6878      	ldr	r0, [r7, #4]
 800c712:	f000 f860 	bl	800c7d6 <USBD_CtlError>
}
 800c716:	bf00      	nop
 800c718:	3708      	adds	r7, #8
 800c71a:	46bd      	mov	sp, r7
 800c71c:	bd80      	pop	{r7, pc}

0800c71e <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c71e:	b580      	push	{r7, lr}
 800c720:	b082      	sub	sp, #8
 800c722:	af00      	add	r7, sp, #0
 800c724:	6078      	str	r0, [r7, #4]
 800c726:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800c728:	687b      	ldr	r3, [r7, #4]
 800c72a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c72e:	b2db      	uxtb	r3, r3
 800c730:	3b01      	subs	r3, #1
 800c732:	2b02      	cmp	r3, #2
 800c734:	d80b      	bhi.n	800c74e <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800c736:	683b      	ldr	r3, [r7, #0]
 800c738:	885b      	ldrh	r3, [r3, #2]
 800c73a:	2b01      	cmp	r3, #1
 800c73c:	d10c      	bne.n	800c758 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800c73e:	687b      	ldr	r3, [r7, #4]
 800c740:	2200      	movs	r2, #0
 800c742:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800c746:	6878      	ldr	r0, [r7, #4]
 800c748:	f000 f91c 	bl	800c984 <USBD_CtlSendStatus>
      }
      break;
 800c74c:	e004      	b.n	800c758 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800c74e:	6839      	ldr	r1, [r7, #0]
 800c750:	6878      	ldr	r0, [r7, #4]
 800c752:	f000 f840 	bl	800c7d6 <USBD_CtlError>
      break;
 800c756:	e000      	b.n	800c75a <USBD_ClrFeature+0x3c>
      break;
 800c758:	bf00      	nop
  }
}
 800c75a:	bf00      	nop
 800c75c:	3708      	adds	r7, #8
 800c75e:	46bd      	mov	sp, r7
 800c760:	bd80      	pop	{r7, pc}

0800c762 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800c762:	b580      	push	{r7, lr}
 800c764:	b084      	sub	sp, #16
 800c766:	af00      	add	r7, sp, #0
 800c768:	6078      	str	r0, [r7, #4]
 800c76a:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800c76c:	683b      	ldr	r3, [r7, #0]
 800c76e:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800c770:	68fb      	ldr	r3, [r7, #12]
 800c772:	781a      	ldrb	r2, [r3, #0]
 800c774:	687b      	ldr	r3, [r7, #4]
 800c776:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800c778:	68fb      	ldr	r3, [r7, #12]
 800c77a:	3301      	adds	r3, #1
 800c77c:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800c77e:	68fb      	ldr	r3, [r7, #12]
 800c780:	781a      	ldrb	r2, [r3, #0]
 800c782:	687b      	ldr	r3, [r7, #4]
 800c784:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800c786:	68fb      	ldr	r3, [r7, #12]
 800c788:	3301      	adds	r3, #1
 800c78a:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800c78c:	68f8      	ldr	r0, [r7, #12]
 800c78e:	f7ff fa40 	bl	800bc12 <SWAPBYTE>
 800c792:	4603      	mov	r3, r0
 800c794:	461a      	mov	r2, r3
 800c796:	687b      	ldr	r3, [r7, #4]
 800c798:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800c79a:	68fb      	ldr	r3, [r7, #12]
 800c79c:	3301      	adds	r3, #1
 800c79e:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800c7a0:	68fb      	ldr	r3, [r7, #12]
 800c7a2:	3301      	adds	r3, #1
 800c7a4:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800c7a6:	68f8      	ldr	r0, [r7, #12]
 800c7a8:	f7ff fa33 	bl	800bc12 <SWAPBYTE>
 800c7ac:	4603      	mov	r3, r0
 800c7ae:	461a      	mov	r2, r3
 800c7b0:	687b      	ldr	r3, [r7, #4]
 800c7b2:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800c7b4:	68fb      	ldr	r3, [r7, #12]
 800c7b6:	3301      	adds	r3, #1
 800c7b8:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800c7ba:	68fb      	ldr	r3, [r7, #12]
 800c7bc:	3301      	adds	r3, #1
 800c7be:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800c7c0:	68f8      	ldr	r0, [r7, #12]
 800c7c2:	f7ff fa26 	bl	800bc12 <SWAPBYTE>
 800c7c6:	4603      	mov	r3, r0
 800c7c8:	461a      	mov	r2, r3
 800c7ca:	687b      	ldr	r3, [r7, #4]
 800c7cc:	80da      	strh	r2, [r3, #6]
}
 800c7ce:	bf00      	nop
 800c7d0:	3710      	adds	r7, #16
 800c7d2:	46bd      	mov	sp, r7
 800c7d4:	bd80      	pop	{r7, pc}

0800c7d6 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c7d6:	b580      	push	{r7, lr}
 800c7d8:	b082      	sub	sp, #8
 800c7da:	af00      	add	r7, sp, #0
 800c7dc:	6078      	str	r0, [r7, #4]
 800c7de:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800c7e0:	2180      	movs	r1, #128	@ 0x80
 800c7e2:	6878      	ldr	r0, [r7, #4]
 800c7e4:	f000 fd56 	bl	800d294 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800c7e8:	2100      	movs	r1, #0
 800c7ea:	6878      	ldr	r0, [r7, #4]
 800c7ec:	f000 fd52 	bl	800d294 <USBD_LL_StallEP>
}
 800c7f0:	bf00      	nop
 800c7f2:	3708      	adds	r7, #8
 800c7f4:	46bd      	mov	sp, r7
 800c7f6:	bd80      	pop	{r7, pc}

0800c7f8 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800c7f8:	b580      	push	{r7, lr}
 800c7fa:	b086      	sub	sp, #24
 800c7fc:	af00      	add	r7, sp, #0
 800c7fe:	60f8      	str	r0, [r7, #12]
 800c800:	60b9      	str	r1, [r7, #8]
 800c802:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800c804:	2300      	movs	r3, #0
 800c806:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800c808:	68fb      	ldr	r3, [r7, #12]
 800c80a:	2b00      	cmp	r3, #0
 800c80c:	d042      	beq.n	800c894 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800c80e:	68fb      	ldr	r3, [r7, #12]
 800c810:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800c812:	6938      	ldr	r0, [r7, #16]
 800c814:	f000 f842 	bl	800c89c <USBD_GetLen>
 800c818:	4603      	mov	r3, r0
 800c81a:	3301      	adds	r3, #1
 800c81c:	005b      	lsls	r3, r3, #1
 800c81e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c822:	d808      	bhi.n	800c836 <USBD_GetString+0x3e>
 800c824:	6938      	ldr	r0, [r7, #16]
 800c826:	f000 f839 	bl	800c89c <USBD_GetLen>
 800c82a:	4603      	mov	r3, r0
 800c82c:	3301      	adds	r3, #1
 800c82e:	b29b      	uxth	r3, r3
 800c830:	005b      	lsls	r3, r3, #1
 800c832:	b29a      	uxth	r2, r3
 800c834:	e001      	b.n	800c83a <USBD_GetString+0x42>
 800c836:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c83a:	687b      	ldr	r3, [r7, #4]
 800c83c:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800c83e:	7dfb      	ldrb	r3, [r7, #23]
 800c840:	68ba      	ldr	r2, [r7, #8]
 800c842:	4413      	add	r3, r2
 800c844:	687a      	ldr	r2, [r7, #4]
 800c846:	7812      	ldrb	r2, [r2, #0]
 800c848:	701a      	strb	r2, [r3, #0]
  idx++;
 800c84a:	7dfb      	ldrb	r3, [r7, #23]
 800c84c:	3301      	adds	r3, #1
 800c84e:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800c850:	7dfb      	ldrb	r3, [r7, #23]
 800c852:	68ba      	ldr	r2, [r7, #8]
 800c854:	4413      	add	r3, r2
 800c856:	2203      	movs	r2, #3
 800c858:	701a      	strb	r2, [r3, #0]
  idx++;
 800c85a:	7dfb      	ldrb	r3, [r7, #23]
 800c85c:	3301      	adds	r3, #1
 800c85e:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800c860:	e013      	b.n	800c88a <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800c862:	7dfb      	ldrb	r3, [r7, #23]
 800c864:	68ba      	ldr	r2, [r7, #8]
 800c866:	4413      	add	r3, r2
 800c868:	693a      	ldr	r2, [r7, #16]
 800c86a:	7812      	ldrb	r2, [r2, #0]
 800c86c:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800c86e:	693b      	ldr	r3, [r7, #16]
 800c870:	3301      	adds	r3, #1
 800c872:	613b      	str	r3, [r7, #16]
    idx++;
 800c874:	7dfb      	ldrb	r3, [r7, #23]
 800c876:	3301      	adds	r3, #1
 800c878:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800c87a:	7dfb      	ldrb	r3, [r7, #23]
 800c87c:	68ba      	ldr	r2, [r7, #8]
 800c87e:	4413      	add	r3, r2
 800c880:	2200      	movs	r2, #0
 800c882:	701a      	strb	r2, [r3, #0]
    idx++;
 800c884:	7dfb      	ldrb	r3, [r7, #23]
 800c886:	3301      	adds	r3, #1
 800c888:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800c88a:	693b      	ldr	r3, [r7, #16]
 800c88c:	781b      	ldrb	r3, [r3, #0]
 800c88e:	2b00      	cmp	r3, #0
 800c890:	d1e7      	bne.n	800c862 <USBD_GetString+0x6a>
 800c892:	e000      	b.n	800c896 <USBD_GetString+0x9e>
    return;
 800c894:	bf00      	nop
  }
}
 800c896:	3718      	adds	r7, #24
 800c898:	46bd      	mov	sp, r7
 800c89a:	bd80      	pop	{r7, pc}

0800c89c <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800c89c:	b480      	push	{r7}
 800c89e:	b085      	sub	sp, #20
 800c8a0:	af00      	add	r7, sp, #0
 800c8a2:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800c8a4:	2300      	movs	r3, #0
 800c8a6:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800c8a8:	687b      	ldr	r3, [r7, #4]
 800c8aa:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800c8ac:	e005      	b.n	800c8ba <USBD_GetLen+0x1e>
  {
    len++;
 800c8ae:	7bfb      	ldrb	r3, [r7, #15]
 800c8b0:	3301      	adds	r3, #1
 800c8b2:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800c8b4:	68bb      	ldr	r3, [r7, #8]
 800c8b6:	3301      	adds	r3, #1
 800c8b8:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800c8ba:	68bb      	ldr	r3, [r7, #8]
 800c8bc:	781b      	ldrb	r3, [r3, #0]
 800c8be:	2b00      	cmp	r3, #0
 800c8c0:	d1f5      	bne.n	800c8ae <USBD_GetLen+0x12>
  }

  return len;
 800c8c2:	7bfb      	ldrb	r3, [r7, #15]
}
 800c8c4:	4618      	mov	r0, r3
 800c8c6:	3714      	adds	r7, #20
 800c8c8:	46bd      	mov	sp, r7
 800c8ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8ce:	4770      	bx	lr

0800c8d0 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800c8d0:	b580      	push	{r7, lr}
 800c8d2:	b084      	sub	sp, #16
 800c8d4:	af00      	add	r7, sp, #0
 800c8d6:	60f8      	str	r0, [r7, #12]
 800c8d8:	60b9      	str	r1, [r7, #8]
 800c8da:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800c8dc:	68fb      	ldr	r3, [r7, #12]
 800c8de:	2202      	movs	r2, #2
 800c8e0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800c8e4:	68fb      	ldr	r3, [r7, #12]
 800c8e6:	687a      	ldr	r2, [r7, #4]
 800c8e8:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800c8ea:	68fb      	ldr	r3, [r7, #12]
 800c8ec:	687a      	ldr	r2, [r7, #4]
 800c8ee:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c8f0:	687b      	ldr	r3, [r7, #4]
 800c8f2:	68ba      	ldr	r2, [r7, #8]
 800c8f4:	2100      	movs	r1, #0
 800c8f6:	68f8      	ldr	r0, [r7, #12]
 800c8f8:	f000 fd55 	bl	800d3a6 <USBD_LL_Transmit>

  return USBD_OK;
 800c8fc:	2300      	movs	r3, #0
}
 800c8fe:	4618      	mov	r0, r3
 800c900:	3710      	adds	r7, #16
 800c902:	46bd      	mov	sp, r7
 800c904:	bd80      	pop	{r7, pc}

0800c906 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800c906:	b580      	push	{r7, lr}
 800c908:	b084      	sub	sp, #16
 800c90a:	af00      	add	r7, sp, #0
 800c90c:	60f8      	str	r0, [r7, #12]
 800c90e:	60b9      	str	r1, [r7, #8]
 800c910:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c912:	687b      	ldr	r3, [r7, #4]
 800c914:	68ba      	ldr	r2, [r7, #8]
 800c916:	2100      	movs	r1, #0
 800c918:	68f8      	ldr	r0, [r7, #12]
 800c91a:	f000 fd44 	bl	800d3a6 <USBD_LL_Transmit>

  return USBD_OK;
 800c91e:	2300      	movs	r3, #0
}
 800c920:	4618      	mov	r0, r3
 800c922:	3710      	adds	r7, #16
 800c924:	46bd      	mov	sp, r7
 800c926:	bd80      	pop	{r7, pc}

0800c928 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800c928:	b580      	push	{r7, lr}
 800c92a:	b084      	sub	sp, #16
 800c92c:	af00      	add	r7, sp, #0
 800c92e:	60f8      	str	r0, [r7, #12]
 800c930:	60b9      	str	r1, [r7, #8]
 800c932:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800c934:	68fb      	ldr	r3, [r7, #12]
 800c936:	2203      	movs	r2, #3
 800c938:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800c93c:	68fb      	ldr	r3, [r7, #12]
 800c93e:	687a      	ldr	r2, [r7, #4]
 800c940:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800c944:	68fb      	ldr	r3, [r7, #12]
 800c946:	687a      	ldr	r2, [r7, #4]
 800c948:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c94c:	687b      	ldr	r3, [r7, #4]
 800c94e:	68ba      	ldr	r2, [r7, #8]
 800c950:	2100      	movs	r1, #0
 800c952:	68f8      	ldr	r0, [r7, #12]
 800c954:	f000 fd48 	bl	800d3e8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c958:	2300      	movs	r3, #0
}
 800c95a:	4618      	mov	r0, r3
 800c95c:	3710      	adds	r7, #16
 800c95e:	46bd      	mov	sp, r7
 800c960:	bd80      	pop	{r7, pc}

0800c962 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800c962:	b580      	push	{r7, lr}
 800c964:	b084      	sub	sp, #16
 800c966:	af00      	add	r7, sp, #0
 800c968:	60f8      	str	r0, [r7, #12]
 800c96a:	60b9      	str	r1, [r7, #8]
 800c96c:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c96e:	687b      	ldr	r3, [r7, #4]
 800c970:	68ba      	ldr	r2, [r7, #8]
 800c972:	2100      	movs	r1, #0
 800c974:	68f8      	ldr	r0, [r7, #12]
 800c976:	f000 fd37 	bl	800d3e8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c97a:	2300      	movs	r3, #0
}
 800c97c:	4618      	mov	r0, r3
 800c97e:	3710      	adds	r7, #16
 800c980:	46bd      	mov	sp, r7
 800c982:	bd80      	pop	{r7, pc}

0800c984 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800c984:	b580      	push	{r7, lr}
 800c986:	b082      	sub	sp, #8
 800c988:	af00      	add	r7, sp, #0
 800c98a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800c98c:	687b      	ldr	r3, [r7, #4]
 800c98e:	2204      	movs	r2, #4
 800c990:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800c994:	2300      	movs	r3, #0
 800c996:	2200      	movs	r2, #0
 800c998:	2100      	movs	r1, #0
 800c99a:	6878      	ldr	r0, [r7, #4]
 800c99c:	f000 fd03 	bl	800d3a6 <USBD_LL_Transmit>

  return USBD_OK;
 800c9a0:	2300      	movs	r3, #0
}
 800c9a2:	4618      	mov	r0, r3
 800c9a4:	3708      	adds	r7, #8
 800c9a6:	46bd      	mov	sp, r7
 800c9a8:	bd80      	pop	{r7, pc}

0800c9aa <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800c9aa:	b580      	push	{r7, lr}
 800c9ac:	b082      	sub	sp, #8
 800c9ae:	af00      	add	r7, sp, #0
 800c9b0:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800c9b2:	687b      	ldr	r3, [r7, #4]
 800c9b4:	2205      	movs	r2, #5
 800c9b6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c9ba:	2300      	movs	r3, #0
 800c9bc:	2200      	movs	r2, #0
 800c9be:	2100      	movs	r1, #0
 800c9c0:	6878      	ldr	r0, [r7, #4]
 800c9c2:	f000 fd11 	bl	800d3e8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c9c6:	2300      	movs	r3, #0
}
 800c9c8:	4618      	mov	r0, r3
 800c9ca:	3708      	adds	r7, #8
 800c9cc:	46bd      	mov	sp, r7
 800c9ce:	bd80      	pop	{r7, pc}

0800c9d0 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800c9d0:	b480      	push	{r7}
 800c9d2:	b087      	sub	sp, #28
 800c9d4:	af00      	add	r7, sp, #0
 800c9d6:	60f8      	str	r0, [r7, #12]
 800c9d8:	60b9      	str	r1, [r7, #8]
 800c9da:	4613      	mov	r3, r2
 800c9dc:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800c9de:	2301      	movs	r3, #1
 800c9e0:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800c9e2:	2300      	movs	r3, #0
 800c9e4:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800c9e6:	4b1f      	ldr	r3, [pc, #124]	@ (800ca64 <FATFS_LinkDriverEx+0x94>)
 800c9e8:	7a5b      	ldrb	r3, [r3, #9]
 800c9ea:	b2db      	uxtb	r3, r3
 800c9ec:	2b00      	cmp	r3, #0
 800c9ee:	d131      	bne.n	800ca54 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800c9f0:	4b1c      	ldr	r3, [pc, #112]	@ (800ca64 <FATFS_LinkDriverEx+0x94>)
 800c9f2:	7a5b      	ldrb	r3, [r3, #9]
 800c9f4:	b2db      	uxtb	r3, r3
 800c9f6:	461a      	mov	r2, r3
 800c9f8:	4b1a      	ldr	r3, [pc, #104]	@ (800ca64 <FATFS_LinkDriverEx+0x94>)
 800c9fa:	2100      	movs	r1, #0
 800c9fc:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800c9fe:	4b19      	ldr	r3, [pc, #100]	@ (800ca64 <FATFS_LinkDriverEx+0x94>)
 800ca00:	7a5b      	ldrb	r3, [r3, #9]
 800ca02:	b2db      	uxtb	r3, r3
 800ca04:	4a17      	ldr	r2, [pc, #92]	@ (800ca64 <FATFS_LinkDriverEx+0x94>)
 800ca06:	009b      	lsls	r3, r3, #2
 800ca08:	4413      	add	r3, r2
 800ca0a:	68fa      	ldr	r2, [r7, #12]
 800ca0c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800ca0e:	4b15      	ldr	r3, [pc, #84]	@ (800ca64 <FATFS_LinkDriverEx+0x94>)
 800ca10:	7a5b      	ldrb	r3, [r3, #9]
 800ca12:	b2db      	uxtb	r3, r3
 800ca14:	461a      	mov	r2, r3
 800ca16:	4b13      	ldr	r3, [pc, #76]	@ (800ca64 <FATFS_LinkDriverEx+0x94>)
 800ca18:	4413      	add	r3, r2
 800ca1a:	79fa      	ldrb	r2, [r7, #7]
 800ca1c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800ca1e:	4b11      	ldr	r3, [pc, #68]	@ (800ca64 <FATFS_LinkDriverEx+0x94>)
 800ca20:	7a5b      	ldrb	r3, [r3, #9]
 800ca22:	b2db      	uxtb	r3, r3
 800ca24:	1c5a      	adds	r2, r3, #1
 800ca26:	b2d1      	uxtb	r1, r2
 800ca28:	4a0e      	ldr	r2, [pc, #56]	@ (800ca64 <FATFS_LinkDriverEx+0x94>)
 800ca2a:	7251      	strb	r1, [r2, #9]
 800ca2c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800ca2e:	7dbb      	ldrb	r3, [r7, #22]
 800ca30:	3330      	adds	r3, #48	@ 0x30
 800ca32:	b2da      	uxtb	r2, r3
 800ca34:	68bb      	ldr	r3, [r7, #8]
 800ca36:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800ca38:	68bb      	ldr	r3, [r7, #8]
 800ca3a:	3301      	adds	r3, #1
 800ca3c:	223a      	movs	r2, #58	@ 0x3a
 800ca3e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800ca40:	68bb      	ldr	r3, [r7, #8]
 800ca42:	3302      	adds	r3, #2
 800ca44:	222f      	movs	r2, #47	@ 0x2f
 800ca46:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800ca48:	68bb      	ldr	r3, [r7, #8]
 800ca4a:	3303      	adds	r3, #3
 800ca4c:	2200      	movs	r2, #0
 800ca4e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800ca50:	2300      	movs	r3, #0
 800ca52:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800ca54:	7dfb      	ldrb	r3, [r7, #23]
}
 800ca56:	4618      	mov	r0, r3
 800ca58:	371c      	adds	r7, #28
 800ca5a:	46bd      	mov	sp, r7
 800ca5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca60:	4770      	bx	lr
 800ca62:	bf00      	nop
 800ca64:	20003be0 	.word	0x20003be0

0800ca68 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800ca68:	b580      	push	{r7, lr}
 800ca6a:	b082      	sub	sp, #8
 800ca6c:	af00      	add	r7, sp, #0
 800ca6e:	6078      	str	r0, [r7, #4]
 800ca70:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800ca72:	2200      	movs	r2, #0
 800ca74:	6839      	ldr	r1, [r7, #0]
 800ca76:	6878      	ldr	r0, [r7, #4]
 800ca78:	f7ff ffaa 	bl	800c9d0 <FATFS_LinkDriverEx>
 800ca7c:	4603      	mov	r3, r0
}
 800ca7e:	4618      	mov	r0, r3
 800ca80:	3708      	adds	r7, #8
 800ca82:	46bd      	mov	sp, r7
 800ca84:	bd80      	pop	{r7, pc}
	...

0800ca88 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800ca88:	b580      	push	{r7, lr}
 800ca8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800ca8c:	2200      	movs	r2, #0
 800ca8e:	4912      	ldr	r1, [pc, #72]	@ (800cad8 <MX_USB_DEVICE_Init+0x50>)
 800ca90:	4812      	ldr	r0, [pc, #72]	@ (800cadc <MX_USB_DEVICE_Init+0x54>)
 800ca92:	f7fe fc9b 	bl	800b3cc <USBD_Init>
 800ca96:	4603      	mov	r3, r0
 800ca98:	2b00      	cmp	r3, #0
 800ca9a:	d001      	beq.n	800caa0 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800ca9c:	f7f4 fbd0 	bl	8001240 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800caa0:	490f      	ldr	r1, [pc, #60]	@ (800cae0 <MX_USB_DEVICE_Init+0x58>)
 800caa2:	480e      	ldr	r0, [pc, #56]	@ (800cadc <MX_USB_DEVICE_Init+0x54>)
 800caa4:	f7fe fcc2 	bl	800b42c <USBD_RegisterClass>
 800caa8:	4603      	mov	r3, r0
 800caaa:	2b00      	cmp	r3, #0
 800caac:	d001      	beq.n	800cab2 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800caae:	f7f4 fbc7 	bl	8001240 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800cab2:	490c      	ldr	r1, [pc, #48]	@ (800cae4 <MX_USB_DEVICE_Init+0x5c>)
 800cab4:	4809      	ldr	r0, [pc, #36]	@ (800cadc <MX_USB_DEVICE_Init+0x54>)
 800cab6:	f7fe fbb9 	bl	800b22c <USBD_CDC_RegisterInterface>
 800caba:	4603      	mov	r3, r0
 800cabc:	2b00      	cmp	r3, #0
 800cabe:	d001      	beq.n	800cac4 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800cac0:	f7f4 fbbe 	bl	8001240 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800cac4:	4805      	ldr	r0, [pc, #20]	@ (800cadc <MX_USB_DEVICE_Init+0x54>)
 800cac6:	f7fe fce7 	bl	800b498 <USBD_Start>
 800caca:	4603      	mov	r3, r0
 800cacc:	2b00      	cmp	r3, #0
 800cace:	d001      	beq.n	800cad4 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800cad0:	f7f4 fbb6 	bl	8001240 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800cad4:	bf00      	nop
 800cad6:	bd80      	pop	{r7, pc}
 800cad8:	2000011c 	.word	0x2000011c
 800cadc:	20003bec 	.word	0x20003bec
 800cae0:	20000088 	.word	0x20000088
 800cae4:	20000108 	.word	0x20000108

0800cae8 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800cae8:	b580      	push	{r7, lr}
 800caea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800caec:	2200      	movs	r2, #0
 800caee:	4905      	ldr	r1, [pc, #20]	@ (800cb04 <CDC_Init_FS+0x1c>)
 800caf0:	4805      	ldr	r0, [pc, #20]	@ (800cb08 <CDC_Init_FS+0x20>)
 800caf2:	f7fe fbb5 	bl	800b260 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800caf6:	4905      	ldr	r1, [pc, #20]	@ (800cb0c <CDC_Init_FS+0x24>)
 800caf8:	4803      	ldr	r0, [pc, #12]	@ (800cb08 <CDC_Init_FS+0x20>)
 800cafa:	f7fe fbd3 	bl	800b2a4 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800cafe:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800cb00:	4618      	mov	r0, r3
 800cb02:	bd80      	pop	{r7, pc}
 800cb04:	200046c8 	.word	0x200046c8
 800cb08:	20003bec 	.word	0x20003bec
 800cb0c:	20003ec8 	.word	0x20003ec8

0800cb10 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800cb10:	b480      	push	{r7}
 800cb12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800cb14:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800cb16:	4618      	mov	r0, r3
 800cb18:	46bd      	mov	sp, r7
 800cb1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb1e:	4770      	bx	lr

0800cb20 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800cb20:	b480      	push	{r7}
 800cb22:	b083      	sub	sp, #12
 800cb24:	af00      	add	r7, sp, #0
 800cb26:	4603      	mov	r3, r0
 800cb28:	6039      	str	r1, [r7, #0]
 800cb2a:	71fb      	strb	r3, [r7, #7]
 800cb2c:	4613      	mov	r3, r2
 800cb2e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800cb30:	79fb      	ldrb	r3, [r7, #7]
 800cb32:	2b23      	cmp	r3, #35	@ 0x23
 800cb34:	d84a      	bhi.n	800cbcc <CDC_Control_FS+0xac>
 800cb36:	a201      	add	r2, pc, #4	@ (adr r2, 800cb3c <CDC_Control_FS+0x1c>)
 800cb38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cb3c:	0800cbcd 	.word	0x0800cbcd
 800cb40:	0800cbcd 	.word	0x0800cbcd
 800cb44:	0800cbcd 	.word	0x0800cbcd
 800cb48:	0800cbcd 	.word	0x0800cbcd
 800cb4c:	0800cbcd 	.word	0x0800cbcd
 800cb50:	0800cbcd 	.word	0x0800cbcd
 800cb54:	0800cbcd 	.word	0x0800cbcd
 800cb58:	0800cbcd 	.word	0x0800cbcd
 800cb5c:	0800cbcd 	.word	0x0800cbcd
 800cb60:	0800cbcd 	.word	0x0800cbcd
 800cb64:	0800cbcd 	.word	0x0800cbcd
 800cb68:	0800cbcd 	.word	0x0800cbcd
 800cb6c:	0800cbcd 	.word	0x0800cbcd
 800cb70:	0800cbcd 	.word	0x0800cbcd
 800cb74:	0800cbcd 	.word	0x0800cbcd
 800cb78:	0800cbcd 	.word	0x0800cbcd
 800cb7c:	0800cbcd 	.word	0x0800cbcd
 800cb80:	0800cbcd 	.word	0x0800cbcd
 800cb84:	0800cbcd 	.word	0x0800cbcd
 800cb88:	0800cbcd 	.word	0x0800cbcd
 800cb8c:	0800cbcd 	.word	0x0800cbcd
 800cb90:	0800cbcd 	.word	0x0800cbcd
 800cb94:	0800cbcd 	.word	0x0800cbcd
 800cb98:	0800cbcd 	.word	0x0800cbcd
 800cb9c:	0800cbcd 	.word	0x0800cbcd
 800cba0:	0800cbcd 	.word	0x0800cbcd
 800cba4:	0800cbcd 	.word	0x0800cbcd
 800cba8:	0800cbcd 	.word	0x0800cbcd
 800cbac:	0800cbcd 	.word	0x0800cbcd
 800cbb0:	0800cbcd 	.word	0x0800cbcd
 800cbb4:	0800cbcd 	.word	0x0800cbcd
 800cbb8:	0800cbcd 	.word	0x0800cbcd
 800cbbc:	0800cbcd 	.word	0x0800cbcd
 800cbc0:	0800cbcd 	.word	0x0800cbcd
 800cbc4:	0800cbcd 	.word	0x0800cbcd
 800cbc8:	0800cbcd 	.word	0x0800cbcd
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800cbcc:	bf00      	nop
  }

  return (USBD_OK);
 800cbce:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800cbd0:	4618      	mov	r0, r3
 800cbd2:	370c      	adds	r7, #12
 800cbd4:	46bd      	mov	sp, r7
 800cbd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbda:	4770      	bx	lr

0800cbdc <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800cbdc:	b580      	push	{r7, lr}
 800cbde:	b082      	sub	sp, #8
 800cbe0:	af00      	add	r7, sp, #0
 800cbe2:	6078      	str	r0, [r7, #4]
 800cbe4:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800cbe6:	6879      	ldr	r1, [r7, #4]
 800cbe8:	4805      	ldr	r0, [pc, #20]	@ (800cc00 <CDC_Receive_FS+0x24>)
 800cbea:	f7fe fb5b 	bl	800b2a4 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800cbee:	4804      	ldr	r0, [pc, #16]	@ (800cc00 <CDC_Receive_FS+0x24>)
 800cbf0:	f7fe fbb6 	bl	800b360 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800cbf4:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800cbf6:	4618      	mov	r0, r3
 800cbf8:	3708      	adds	r7, #8
 800cbfa:	46bd      	mov	sp, r7
 800cbfc:	bd80      	pop	{r7, pc}
 800cbfe:	bf00      	nop
 800cc00:	20003bec 	.word	0x20003bec

0800cc04 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800cc04:	b580      	push	{r7, lr}
 800cc06:	b084      	sub	sp, #16
 800cc08:	af00      	add	r7, sp, #0
 800cc0a:	6078      	str	r0, [r7, #4]
 800cc0c:	460b      	mov	r3, r1
 800cc0e:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800cc10:	2300      	movs	r3, #0
 800cc12:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800cc14:	4b0d      	ldr	r3, [pc, #52]	@ (800cc4c <CDC_Transmit_FS+0x48>)
 800cc16:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800cc1a:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800cc1c:	68bb      	ldr	r3, [r7, #8]
 800cc1e:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800cc22:	2b00      	cmp	r3, #0
 800cc24:	d001      	beq.n	800cc2a <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800cc26:	2301      	movs	r3, #1
 800cc28:	e00b      	b.n	800cc42 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800cc2a:	887b      	ldrh	r3, [r7, #2]
 800cc2c:	461a      	mov	r2, r3
 800cc2e:	6879      	ldr	r1, [r7, #4]
 800cc30:	4806      	ldr	r0, [pc, #24]	@ (800cc4c <CDC_Transmit_FS+0x48>)
 800cc32:	f7fe fb15 	bl	800b260 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800cc36:	4805      	ldr	r0, [pc, #20]	@ (800cc4c <CDC_Transmit_FS+0x48>)
 800cc38:	f7fe fb52 	bl	800b2e0 <USBD_CDC_TransmitPacket>
 800cc3c:	4603      	mov	r3, r0
 800cc3e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800cc40:	7bfb      	ldrb	r3, [r7, #15]
}
 800cc42:	4618      	mov	r0, r3
 800cc44:	3710      	adds	r7, #16
 800cc46:	46bd      	mov	sp, r7
 800cc48:	bd80      	pop	{r7, pc}
 800cc4a:	bf00      	nop
 800cc4c:	20003bec 	.word	0x20003bec

0800cc50 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800cc50:	b480      	push	{r7}
 800cc52:	b087      	sub	sp, #28
 800cc54:	af00      	add	r7, sp, #0
 800cc56:	60f8      	str	r0, [r7, #12]
 800cc58:	60b9      	str	r1, [r7, #8]
 800cc5a:	4613      	mov	r3, r2
 800cc5c:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800cc5e:	2300      	movs	r3, #0
 800cc60:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800cc62:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800cc66:	4618      	mov	r0, r3
 800cc68:	371c      	adds	r7, #28
 800cc6a:	46bd      	mov	sp, r7
 800cc6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc70:	4770      	bx	lr
	...

0800cc74 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800cc74:	b480      	push	{r7}
 800cc76:	b083      	sub	sp, #12
 800cc78:	af00      	add	r7, sp, #0
 800cc7a:	4603      	mov	r3, r0
 800cc7c:	6039      	str	r1, [r7, #0]
 800cc7e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800cc80:	683b      	ldr	r3, [r7, #0]
 800cc82:	2212      	movs	r2, #18
 800cc84:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800cc86:	4b03      	ldr	r3, [pc, #12]	@ (800cc94 <USBD_FS_DeviceDescriptor+0x20>)
}
 800cc88:	4618      	mov	r0, r3
 800cc8a:	370c      	adds	r7, #12
 800cc8c:	46bd      	mov	sp, r7
 800cc8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc92:	4770      	bx	lr
 800cc94:	20000138 	.word	0x20000138

0800cc98 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800cc98:	b480      	push	{r7}
 800cc9a:	b083      	sub	sp, #12
 800cc9c:	af00      	add	r7, sp, #0
 800cc9e:	4603      	mov	r3, r0
 800cca0:	6039      	str	r1, [r7, #0]
 800cca2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800cca4:	683b      	ldr	r3, [r7, #0]
 800cca6:	2204      	movs	r2, #4
 800cca8:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800ccaa:	4b03      	ldr	r3, [pc, #12]	@ (800ccb8 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800ccac:	4618      	mov	r0, r3
 800ccae:	370c      	adds	r7, #12
 800ccb0:	46bd      	mov	sp, r7
 800ccb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccb6:	4770      	bx	lr
 800ccb8:	2000014c 	.word	0x2000014c

0800ccbc <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ccbc:	b580      	push	{r7, lr}
 800ccbe:	b082      	sub	sp, #8
 800ccc0:	af00      	add	r7, sp, #0
 800ccc2:	4603      	mov	r3, r0
 800ccc4:	6039      	str	r1, [r7, #0]
 800ccc6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800ccc8:	79fb      	ldrb	r3, [r7, #7]
 800ccca:	2b00      	cmp	r3, #0
 800cccc:	d105      	bne.n	800ccda <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800ccce:	683a      	ldr	r2, [r7, #0]
 800ccd0:	4907      	ldr	r1, [pc, #28]	@ (800ccf0 <USBD_FS_ProductStrDescriptor+0x34>)
 800ccd2:	4808      	ldr	r0, [pc, #32]	@ (800ccf4 <USBD_FS_ProductStrDescriptor+0x38>)
 800ccd4:	f7ff fd90 	bl	800c7f8 <USBD_GetString>
 800ccd8:	e004      	b.n	800cce4 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800ccda:	683a      	ldr	r2, [r7, #0]
 800ccdc:	4904      	ldr	r1, [pc, #16]	@ (800ccf0 <USBD_FS_ProductStrDescriptor+0x34>)
 800ccde:	4805      	ldr	r0, [pc, #20]	@ (800ccf4 <USBD_FS_ProductStrDescriptor+0x38>)
 800cce0:	f7ff fd8a 	bl	800c7f8 <USBD_GetString>
  }
  return USBD_StrDesc;
 800cce4:	4b02      	ldr	r3, [pc, #8]	@ (800ccf0 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800cce6:	4618      	mov	r0, r3
 800cce8:	3708      	adds	r7, #8
 800ccea:	46bd      	mov	sp, r7
 800ccec:	bd80      	pop	{r7, pc}
 800ccee:	bf00      	nop
 800ccf0:	20004ec8 	.word	0x20004ec8
 800ccf4:	0800d564 	.word	0x0800d564

0800ccf8 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ccf8:	b580      	push	{r7, lr}
 800ccfa:	b082      	sub	sp, #8
 800ccfc:	af00      	add	r7, sp, #0
 800ccfe:	4603      	mov	r3, r0
 800cd00:	6039      	str	r1, [r7, #0]
 800cd02:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800cd04:	683a      	ldr	r2, [r7, #0]
 800cd06:	4904      	ldr	r1, [pc, #16]	@ (800cd18 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800cd08:	4804      	ldr	r0, [pc, #16]	@ (800cd1c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800cd0a:	f7ff fd75 	bl	800c7f8 <USBD_GetString>
  return USBD_StrDesc;
 800cd0e:	4b02      	ldr	r3, [pc, #8]	@ (800cd18 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800cd10:	4618      	mov	r0, r3
 800cd12:	3708      	adds	r7, #8
 800cd14:	46bd      	mov	sp, r7
 800cd16:	bd80      	pop	{r7, pc}
 800cd18:	20004ec8 	.word	0x20004ec8
 800cd1c:	0800d57c 	.word	0x0800d57c

0800cd20 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800cd20:	b580      	push	{r7, lr}
 800cd22:	b082      	sub	sp, #8
 800cd24:	af00      	add	r7, sp, #0
 800cd26:	4603      	mov	r3, r0
 800cd28:	6039      	str	r1, [r7, #0]
 800cd2a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800cd2c:	683b      	ldr	r3, [r7, #0]
 800cd2e:	221a      	movs	r2, #26
 800cd30:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800cd32:	f000 f843 	bl	800cdbc <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800cd36:	4b02      	ldr	r3, [pc, #8]	@ (800cd40 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800cd38:	4618      	mov	r0, r3
 800cd3a:	3708      	adds	r7, #8
 800cd3c:	46bd      	mov	sp, r7
 800cd3e:	bd80      	pop	{r7, pc}
 800cd40:	20000150 	.word	0x20000150

0800cd44 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800cd44:	b580      	push	{r7, lr}
 800cd46:	b082      	sub	sp, #8
 800cd48:	af00      	add	r7, sp, #0
 800cd4a:	4603      	mov	r3, r0
 800cd4c:	6039      	str	r1, [r7, #0]
 800cd4e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800cd50:	79fb      	ldrb	r3, [r7, #7]
 800cd52:	2b00      	cmp	r3, #0
 800cd54:	d105      	bne.n	800cd62 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800cd56:	683a      	ldr	r2, [r7, #0]
 800cd58:	4907      	ldr	r1, [pc, #28]	@ (800cd78 <USBD_FS_ConfigStrDescriptor+0x34>)
 800cd5a:	4808      	ldr	r0, [pc, #32]	@ (800cd7c <USBD_FS_ConfigStrDescriptor+0x38>)
 800cd5c:	f7ff fd4c 	bl	800c7f8 <USBD_GetString>
 800cd60:	e004      	b.n	800cd6c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800cd62:	683a      	ldr	r2, [r7, #0]
 800cd64:	4904      	ldr	r1, [pc, #16]	@ (800cd78 <USBD_FS_ConfigStrDescriptor+0x34>)
 800cd66:	4805      	ldr	r0, [pc, #20]	@ (800cd7c <USBD_FS_ConfigStrDescriptor+0x38>)
 800cd68:	f7ff fd46 	bl	800c7f8 <USBD_GetString>
  }
  return USBD_StrDesc;
 800cd6c:	4b02      	ldr	r3, [pc, #8]	@ (800cd78 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800cd6e:	4618      	mov	r0, r3
 800cd70:	3708      	adds	r7, #8
 800cd72:	46bd      	mov	sp, r7
 800cd74:	bd80      	pop	{r7, pc}
 800cd76:	bf00      	nop
 800cd78:	20004ec8 	.word	0x20004ec8
 800cd7c:	0800d590 	.word	0x0800d590

0800cd80 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800cd80:	b580      	push	{r7, lr}
 800cd82:	b082      	sub	sp, #8
 800cd84:	af00      	add	r7, sp, #0
 800cd86:	4603      	mov	r3, r0
 800cd88:	6039      	str	r1, [r7, #0]
 800cd8a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800cd8c:	79fb      	ldrb	r3, [r7, #7]
 800cd8e:	2b00      	cmp	r3, #0
 800cd90:	d105      	bne.n	800cd9e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800cd92:	683a      	ldr	r2, [r7, #0]
 800cd94:	4907      	ldr	r1, [pc, #28]	@ (800cdb4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800cd96:	4808      	ldr	r0, [pc, #32]	@ (800cdb8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800cd98:	f7ff fd2e 	bl	800c7f8 <USBD_GetString>
 800cd9c:	e004      	b.n	800cda8 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800cd9e:	683a      	ldr	r2, [r7, #0]
 800cda0:	4904      	ldr	r1, [pc, #16]	@ (800cdb4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800cda2:	4805      	ldr	r0, [pc, #20]	@ (800cdb8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800cda4:	f7ff fd28 	bl	800c7f8 <USBD_GetString>
  }
  return USBD_StrDesc;
 800cda8:	4b02      	ldr	r3, [pc, #8]	@ (800cdb4 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800cdaa:	4618      	mov	r0, r3
 800cdac:	3708      	adds	r7, #8
 800cdae:	46bd      	mov	sp, r7
 800cdb0:	bd80      	pop	{r7, pc}
 800cdb2:	bf00      	nop
 800cdb4:	20004ec8 	.word	0x20004ec8
 800cdb8:	0800d59c 	.word	0x0800d59c

0800cdbc <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800cdbc:	b580      	push	{r7, lr}
 800cdbe:	b084      	sub	sp, #16
 800cdc0:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800cdc2:	4b0f      	ldr	r3, [pc, #60]	@ (800ce00 <Get_SerialNum+0x44>)
 800cdc4:	681b      	ldr	r3, [r3, #0]
 800cdc6:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800cdc8:	4b0e      	ldr	r3, [pc, #56]	@ (800ce04 <Get_SerialNum+0x48>)
 800cdca:	681b      	ldr	r3, [r3, #0]
 800cdcc:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800cdce:	4b0e      	ldr	r3, [pc, #56]	@ (800ce08 <Get_SerialNum+0x4c>)
 800cdd0:	681b      	ldr	r3, [r3, #0]
 800cdd2:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800cdd4:	68fa      	ldr	r2, [r7, #12]
 800cdd6:	687b      	ldr	r3, [r7, #4]
 800cdd8:	4413      	add	r3, r2
 800cdda:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800cddc:	68fb      	ldr	r3, [r7, #12]
 800cdde:	2b00      	cmp	r3, #0
 800cde0:	d009      	beq.n	800cdf6 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800cde2:	2208      	movs	r2, #8
 800cde4:	4909      	ldr	r1, [pc, #36]	@ (800ce0c <Get_SerialNum+0x50>)
 800cde6:	68f8      	ldr	r0, [r7, #12]
 800cde8:	f000 f814 	bl	800ce14 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800cdec:	2204      	movs	r2, #4
 800cdee:	4908      	ldr	r1, [pc, #32]	@ (800ce10 <Get_SerialNum+0x54>)
 800cdf0:	68b8      	ldr	r0, [r7, #8]
 800cdf2:	f000 f80f 	bl	800ce14 <IntToUnicode>
  }
}
 800cdf6:	bf00      	nop
 800cdf8:	3710      	adds	r7, #16
 800cdfa:	46bd      	mov	sp, r7
 800cdfc:	bd80      	pop	{r7, pc}
 800cdfe:	bf00      	nop
 800ce00:	1fff7a10 	.word	0x1fff7a10
 800ce04:	1fff7a14 	.word	0x1fff7a14
 800ce08:	1fff7a18 	.word	0x1fff7a18
 800ce0c:	20000152 	.word	0x20000152
 800ce10:	20000162 	.word	0x20000162

0800ce14 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800ce14:	b480      	push	{r7}
 800ce16:	b087      	sub	sp, #28
 800ce18:	af00      	add	r7, sp, #0
 800ce1a:	60f8      	str	r0, [r7, #12]
 800ce1c:	60b9      	str	r1, [r7, #8]
 800ce1e:	4613      	mov	r3, r2
 800ce20:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800ce22:	2300      	movs	r3, #0
 800ce24:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800ce26:	2300      	movs	r3, #0
 800ce28:	75fb      	strb	r3, [r7, #23]
 800ce2a:	e027      	b.n	800ce7c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800ce2c:	68fb      	ldr	r3, [r7, #12]
 800ce2e:	0f1b      	lsrs	r3, r3, #28
 800ce30:	2b09      	cmp	r3, #9
 800ce32:	d80b      	bhi.n	800ce4c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800ce34:	68fb      	ldr	r3, [r7, #12]
 800ce36:	0f1b      	lsrs	r3, r3, #28
 800ce38:	b2da      	uxtb	r2, r3
 800ce3a:	7dfb      	ldrb	r3, [r7, #23]
 800ce3c:	005b      	lsls	r3, r3, #1
 800ce3e:	4619      	mov	r1, r3
 800ce40:	68bb      	ldr	r3, [r7, #8]
 800ce42:	440b      	add	r3, r1
 800ce44:	3230      	adds	r2, #48	@ 0x30
 800ce46:	b2d2      	uxtb	r2, r2
 800ce48:	701a      	strb	r2, [r3, #0]
 800ce4a:	e00a      	b.n	800ce62 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800ce4c:	68fb      	ldr	r3, [r7, #12]
 800ce4e:	0f1b      	lsrs	r3, r3, #28
 800ce50:	b2da      	uxtb	r2, r3
 800ce52:	7dfb      	ldrb	r3, [r7, #23]
 800ce54:	005b      	lsls	r3, r3, #1
 800ce56:	4619      	mov	r1, r3
 800ce58:	68bb      	ldr	r3, [r7, #8]
 800ce5a:	440b      	add	r3, r1
 800ce5c:	3237      	adds	r2, #55	@ 0x37
 800ce5e:	b2d2      	uxtb	r2, r2
 800ce60:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800ce62:	68fb      	ldr	r3, [r7, #12]
 800ce64:	011b      	lsls	r3, r3, #4
 800ce66:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800ce68:	7dfb      	ldrb	r3, [r7, #23]
 800ce6a:	005b      	lsls	r3, r3, #1
 800ce6c:	3301      	adds	r3, #1
 800ce6e:	68ba      	ldr	r2, [r7, #8]
 800ce70:	4413      	add	r3, r2
 800ce72:	2200      	movs	r2, #0
 800ce74:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800ce76:	7dfb      	ldrb	r3, [r7, #23]
 800ce78:	3301      	adds	r3, #1
 800ce7a:	75fb      	strb	r3, [r7, #23]
 800ce7c:	7dfa      	ldrb	r2, [r7, #23]
 800ce7e:	79fb      	ldrb	r3, [r7, #7]
 800ce80:	429a      	cmp	r2, r3
 800ce82:	d3d3      	bcc.n	800ce2c <IntToUnicode+0x18>
  }
}
 800ce84:	bf00      	nop
 800ce86:	bf00      	nop
 800ce88:	371c      	adds	r7, #28
 800ce8a:	46bd      	mov	sp, r7
 800ce8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce90:	4770      	bx	lr
	...

0800ce94 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800ce94:	b580      	push	{r7, lr}
 800ce96:	b08a      	sub	sp, #40	@ 0x28
 800ce98:	af00      	add	r7, sp, #0
 800ce9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ce9c:	f107 0314 	add.w	r3, r7, #20
 800cea0:	2200      	movs	r2, #0
 800cea2:	601a      	str	r2, [r3, #0]
 800cea4:	605a      	str	r2, [r3, #4]
 800cea6:	609a      	str	r2, [r3, #8]
 800cea8:	60da      	str	r2, [r3, #12]
 800ceaa:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800ceac:	687b      	ldr	r3, [r7, #4]
 800ceae:	681b      	ldr	r3, [r3, #0]
 800ceb0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ceb4:	d147      	bne.n	800cf46 <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800ceb6:	2300      	movs	r3, #0
 800ceb8:	613b      	str	r3, [r7, #16]
 800ceba:	4b25      	ldr	r3, [pc, #148]	@ (800cf50 <HAL_PCD_MspInit+0xbc>)
 800cebc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cebe:	4a24      	ldr	r2, [pc, #144]	@ (800cf50 <HAL_PCD_MspInit+0xbc>)
 800cec0:	f043 0301 	orr.w	r3, r3, #1
 800cec4:	6313      	str	r3, [r2, #48]	@ 0x30
 800cec6:	4b22      	ldr	r3, [pc, #136]	@ (800cf50 <HAL_PCD_MspInit+0xbc>)
 800cec8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ceca:	f003 0301 	and.w	r3, r3, #1
 800cece:	613b      	str	r3, [r7, #16]
 800ced0:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800ced2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800ced6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800ced8:	2300      	movs	r3, #0
 800ceda:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cedc:	2300      	movs	r3, #0
 800cede:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800cee0:	f107 0314 	add.w	r3, r7, #20
 800cee4:	4619      	mov	r1, r3
 800cee6:	481b      	ldr	r0, [pc, #108]	@ (800cf54 <HAL_PCD_MspInit+0xc0>)
 800cee8:	f7f6 f988 	bl	80031fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800ceec:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800cef0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800cef2:	2302      	movs	r3, #2
 800cef4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cef6:	2300      	movs	r3, #0
 800cef8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800cefa:	2303      	movs	r3, #3
 800cefc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800cefe:	230a      	movs	r3, #10
 800cf00:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800cf02:	f107 0314 	add.w	r3, r7, #20
 800cf06:	4619      	mov	r1, r3
 800cf08:	4812      	ldr	r0, [pc, #72]	@ (800cf54 <HAL_PCD_MspInit+0xc0>)
 800cf0a:	f7f6 f977 	bl	80031fc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800cf0e:	4b10      	ldr	r3, [pc, #64]	@ (800cf50 <HAL_PCD_MspInit+0xbc>)
 800cf10:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cf12:	4a0f      	ldr	r2, [pc, #60]	@ (800cf50 <HAL_PCD_MspInit+0xbc>)
 800cf14:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cf18:	6353      	str	r3, [r2, #52]	@ 0x34
 800cf1a:	2300      	movs	r3, #0
 800cf1c:	60fb      	str	r3, [r7, #12]
 800cf1e:	4b0c      	ldr	r3, [pc, #48]	@ (800cf50 <HAL_PCD_MspInit+0xbc>)
 800cf20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cf22:	4a0b      	ldr	r2, [pc, #44]	@ (800cf50 <HAL_PCD_MspInit+0xbc>)
 800cf24:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800cf28:	6453      	str	r3, [r2, #68]	@ 0x44
 800cf2a:	4b09      	ldr	r3, [pc, #36]	@ (800cf50 <HAL_PCD_MspInit+0xbc>)
 800cf2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cf2e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800cf32:	60fb      	str	r3, [r7, #12]
 800cf34:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800cf36:	2200      	movs	r2, #0
 800cf38:	2100      	movs	r1, #0
 800cf3a:	2043      	movs	r0, #67	@ 0x43
 800cf3c:	f7f5 fcbd 	bl	80028ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800cf40:	2043      	movs	r0, #67	@ 0x43
 800cf42:	f7f5 fcd6 	bl	80028f2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800cf46:	bf00      	nop
 800cf48:	3728      	adds	r7, #40	@ 0x28
 800cf4a:	46bd      	mov	sp, r7
 800cf4c:	bd80      	pop	{r7, pc}
 800cf4e:	bf00      	nop
 800cf50:	40023800 	.word	0x40023800
 800cf54:	40020000 	.word	0x40020000

0800cf58 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cf58:	b580      	push	{r7, lr}
 800cf5a:	b082      	sub	sp, #8
 800cf5c:	af00      	add	r7, sp, #0
 800cf5e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800cf60:	687b      	ldr	r3, [r7, #4]
 800cf62:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800cf66:	687b      	ldr	r3, [r7, #4]
 800cf68:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800cf6c:	4619      	mov	r1, r3
 800cf6e:	4610      	mov	r0, r2
 800cf70:	f7fe fadf 	bl	800b532 <USBD_LL_SetupStage>
}
 800cf74:	bf00      	nop
 800cf76:	3708      	adds	r7, #8
 800cf78:	46bd      	mov	sp, r7
 800cf7a:	bd80      	pop	{r7, pc}

0800cf7c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cf7c:	b580      	push	{r7, lr}
 800cf7e:	b082      	sub	sp, #8
 800cf80:	af00      	add	r7, sp, #0
 800cf82:	6078      	str	r0, [r7, #4]
 800cf84:	460b      	mov	r3, r1
 800cf86:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800cf88:	687b      	ldr	r3, [r7, #4]
 800cf8a:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800cf8e:	78fa      	ldrb	r2, [r7, #3]
 800cf90:	6879      	ldr	r1, [r7, #4]
 800cf92:	4613      	mov	r3, r2
 800cf94:	00db      	lsls	r3, r3, #3
 800cf96:	4413      	add	r3, r2
 800cf98:	009b      	lsls	r3, r3, #2
 800cf9a:	440b      	add	r3, r1
 800cf9c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800cfa0:	681a      	ldr	r2, [r3, #0]
 800cfa2:	78fb      	ldrb	r3, [r7, #3]
 800cfa4:	4619      	mov	r1, r3
 800cfa6:	f7fe fb19 	bl	800b5dc <USBD_LL_DataOutStage>
}
 800cfaa:	bf00      	nop
 800cfac:	3708      	adds	r7, #8
 800cfae:	46bd      	mov	sp, r7
 800cfb0:	bd80      	pop	{r7, pc}

0800cfb2 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cfb2:	b580      	push	{r7, lr}
 800cfb4:	b082      	sub	sp, #8
 800cfb6:	af00      	add	r7, sp, #0
 800cfb8:	6078      	str	r0, [r7, #4]
 800cfba:	460b      	mov	r3, r1
 800cfbc:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800cfbe:	687b      	ldr	r3, [r7, #4]
 800cfc0:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800cfc4:	78fa      	ldrb	r2, [r7, #3]
 800cfc6:	6879      	ldr	r1, [r7, #4]
 800cfc8:	4613      	mov	r3, r2
 800cfca:	00db      	lsls	r3, r3, #3
 800cfcc:	4413      	add	r3, r2
 800cfce:	009b      	lsls	r3, r3, #2
 800cfd0:	440b      	add	r3, r1
 800cfd2:	3320      	adds	r3, #32
 800cfd4:	681a      	ldr	r2, [r3, #0]
 800cfd6:	78fb      	ldrb	r3, [r7, #3]
 800cfd8:	4619      	mov	r1, r3
 800cfda:	f7fe fbb2 	bl	800b742 <USBD_LL_DataInStage>
}
 800cfde:	bf00      	nop
 800cfe0:	3708      	adds	r7, #8
 800cfe2:	46bd      	mov	sp, r7
 800cfe4:	bd80      	pop	{r7, pc}

0800cfe6 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cfe6:	b580      	push	{r7, lr}
 800cfe8:	b082      	sub	sp, #8
 800cfea:	af00      	add	r7, sp, #0
 800cfec:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800cfee:	687b      	ldr	r3, [r7, #4]
 800cff0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800cff4:	4618      	mov	r0, r3
 800cff6:	f7fe fcec 	bl	800b9d2 <USBD_LL_SOF>
}
 800cffa:	bf00      	nop
 800cffc:	3708      	adds	r7, #8
 800cffe:	46bd      	mov	sp, r7
 800d000:	bd80      	pop	{r7, pc}

0800d002 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d002:	b580      	push	{r7, lr}
 800d004:	b084      	sub	sp, #16
 800d006:	af00      	add	r7, sp, #0
 800d008:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800d00a:	2301      	movs	r3, #1
 800d00c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800d00e:	687b      	ldr	r3, [r7, #4]
 800d010:	79db      	ldrb	r3, [r3, #7]
 800d012:	2b00      	cmp	r3, #0
 800d014:	d102      	bne.n	800d01c <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800d016:	2300      	movs	r3, #0
 800d018:	73fb      	strb	r3, [r7, #15]
 800d01a:	e008      	b.n	800d02e <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800d01c:	687b      	ldr	r3, [r7, #4]
 800d01e:	79db      	ldrb	r3, [r3, #7]
 800d020:	2b02      	cmp	r3, #2
 800d022:	d102      	bne.n	800d02a <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800d024:	2301      	movs	r3, #1
 800d026:	73fb      	strb	r3, [r7, #15]
 800d028:	e001      	b.n	800d02e <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800d02a:	f7f4 f909 	bl	8001240 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800d02e:	687b      	ldr	r3, [r7, #4]
 800d030:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800d034:	7bfa      	ldrb	r2, [r7, #15]
 800d036:	4611      	mov	r1, r2
 800d038:	4618      	mov	r0, r3
 800d03a:	f7fe fc86 	bl	800b94a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800d03e:	687b      	ldr	r3, [r7, #4]
 800d040:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800d044:	4618      	mov	r0, r3
 800d046:	f7fe fc2e 	bl	800b8a6 <USBD_LL_Reset>
}
 800d04a:	bf00      	nop
 800d04c:	3710      	adds	r7, #16
 800d04e:	46bd      	mov	sp, r7
 800d050:	bd80      	pop	{r7, pc}
	...

0800d054 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d054:	b580      	push	{r7, lr}
 800d056:	b082      	sub	sp, #8
 800d058:	af00      	add	r7, sp, #0
 800d05a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800d05c:	687b      	ldr	r3, [r7, #4]
 800d05e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800d062:	4618      	mov	r0, r3
 800d064:	f7fe fc81 	bl	800b96a <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800d068:	687b      	ldr	r3, [r7, #4]
 800d06a:	681b      	ldr	r3, [r3, #0]
 800d06c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800d070:	681b      	ldr	r3, [r3, #0]
 800d072:	687a      	ldr	r2, [r7, #4]
 800d074:	6812      	ldr	r2, [r2, #0]
 800d076:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800d07a:	f043 0301 	orr.w	r3, r3, #1
 800d07e:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800d080:	687b      	ldr	r3, [r7, #4]
 800d082:	7adb      	ldrb	r3, [r3, #11]
 800d084:	2b00      	cmp	r3, #0
 800d086:	d005      	beq.n	800d094 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800d088:	4b04      	ldr	r3, [pc, #16]	@ (800d09c <HAL_PCD_SuspendCallback+0x48>)
 800d08a:	691b      	ldr	r3, [r3, #16]
 800d08c:	4a03      	ldr	r2, [pc, #12]	@ (800d09c <HAL_PCD_SuspendCallback+0x48>)
 800d08e:	f043 0306 	orr.w	r3, r3, #6
 800d092:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800d094:	bf00      	nop
 800d096:	3708      	adds	r7, #8
 800d098:	46bd      	mov	sp, r7
 800d09a:	bd80      	pop	{r7, pc}
 800d09c:	e000ed00 	.word	0xe000ed00

0800d0a0 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d0a0:	b580      	push	{r7, lr}
 800d0a2:	b082      	sub	sp, #8
 800d0a4:	af00      	add	r7, sp, #0
 800d0a6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800d0a8:	687b      	ldr	r3, [r7, #4]
 800d0aa:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800d0ae:	4618      	mov	r0, r3
 800d0b0:	f7fe fc77 	bl	800b9a2 <USBD_LL_Resume>
}
 800d0b4:	bf00      	nop
 800d0b6:	3708      	adds	r7, #8
 800d0b8:	46bd      	mov	sp, r7
 800d0ba:	bd80      	pop	{r7, pc}

0800d0bc <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d0bc:	b580      	push	{r7, lr}
 800d0be:	b082      	sub	sp, #8
 800d0c0:	af00      	add	r7, sp, #0
 800d0c2:	6078      	str	r0, [r7, #4]
 800d0c4:	460b      	mov	r3, r1
 800d0c6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800d0c8:	687b      	ldr	r3, [r7, #4]
 800d0ca:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800d0ce:	78fa      	ldrb	r2, [r7, #3]
 800d0d0:	4611      	mov	r1, r2
 800d0d2:	4618      	mov	r0, r3
 800d0d4:	f7fe fccf 	bl	800ba76 <USBD_LL_IsoOUTIncomplete>
}
 800d0d8:	bf00      	nop
 800d0da:	3708      	adds	r7, #8
 800d0dc:	46bd      	mov	sp, r7
 800d0de:	bd80      	pop	{r7, pc}

0800d0e0 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d0e0:	b580      	push	{r7, lr}
 800d0e2:	b082      	sub	sp, #8
 800d0e4:	af00      	add	r7, sp, #0
 800d0e6:	6078      	str	r0, [r7, #4]
 800d0e8:	460b      	mov	r3, r1
 800d0ea:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800d0ec:	687b      	ldr	r3, [r7, #4]
 800d0ee:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800d0f2:	78fa      	ldrb	r2, [r7, #3]
 800d0f4:	4611      	mov	r1, r2
 800d0f6:	4618      	mov	r0, r3
 800d0f8:	f7fe fc8b 	bl	800ba12 <USBD_LL_IsoINIncomplete>
}
 800d0fc:	bf00      	nop
 800d0fe:	3708      	adds	r7, #8
 800d100:	46bd      	mov	sp, r7
 800d102:	bd80      	pop	{r7, pc}

0800d104 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d104:	b580      	push	{r7, lr}
 800d106:	b082      	sub	sp, #8
 800d108:	af00      	add	r7, sp, #0
 800d10a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800d10c:	687b      	ldr	r3, [r7, #4]
 800d10e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800d112:	4618      	mov	r0, r3
 800d114:	f7fe fce1 	bl	800bada <USBD_LL_DevConnected>
}
 800d118:	bf00      	nop
 800d11a:	3708      	adds	r7, #8
 800d11c:	46bd      	mov	sp, r7
 800d11e:	bd80      	pop	{r7, pc}

0800d120 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d120:	b580      	push	{r7, lr}
 800d122:	b082      	sub	sp, #8
 800d124:	af00      	add	r7, sp, #0
 800d126:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800d128:	687b      	ldr	r3, [r7, #4]
 800d12a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800d12e:	4618      	mov	r0, r3
 800d130:	f7fe fcde 	bl	800baf0 <USBD_LL_DevDisconnected>
}
 800d134:	bf00      	nop
 800d136:	3708      	adds	r7, #8
 800d138:	46bd      	mov	sp, r7
 800d13a:	bd80      	pop	{r7, pc}

0800d13c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800d13c:	b580      	push	{r7, lr}
 800d13e:	b082      	sub	sp, #8
 800d140:	af00      	add	r7, sp, #0
 800d142:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800d144:	687b      	ldr	r3, [r7, #4]
 800d146:	781b      	ldrb	r3, [r3, #0]
 800d148:	2b00      	cmp	r3, #0
 800d14a:	d13c      	bne.n	800d1c6 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800d14c:	4a20      	ldr	r2, [pc, #128]	@ (800d1d0 <USBD_LL_Init+0x94>)
 800d14e:	687b      	ldr	r3, [r7, #4]
 800d150:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800d154:	687b      	ldr	r3, [r7, #4]
 800d156:	4a1e      	ldr	r2, [pc, #120]	@ (800d1d0 <USBD_LL_Init+0x94>)
 800d158:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800d15c:	4b1c      	ldr	r3, [pc, #112]	@ (800d1d0 <USBD_LL_Init+0x94>)
 800d15e:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800d162:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800d164:	4b1a      	ldr	r3, [pc, #104]	@ (800d1d0 <USBD_LL_Init+0x94>)
 800d166:	2204      	movs	r2, #4
 800d168:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800d16a:	4b19      	ldr	r3, [pc, #100]	@ (800d1d0 <USBD_LL_Init+0x94>)
 800d16c:	2202      	movs	r2, #2
 800d16e:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800d170:	4b17      	ldr	r3, [pc, #92]	@ (800d1d0 <USBD_LL_Init+0x94>)
 800d172:	2200      	movs	r2, #0
 800d174:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800d176:	4b16      	ldr	r3, [pc, #88]	@ (800d1d0 <USBD_LL_Init+0x94>)
 800d178:	2202      	movs	r2, #2
 800d17a:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800d17c:	4b14      	ldr	r3, [pc, #80]	@ (800d1d0 <USBD_LL_Init+0x94>)
 800d17e:	2200      	movs	r2, #0
 800d180:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800d182:	4b13      	ldr	r3, [pc, #76]	@ (800d1d0 <USBD_LL_Init+0x94>)
 800d184:	2200      	movs	r2, #0
 800d186:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800d188:	4b11      	ldr	r3, [pc, #68]	@ (800d1d0 <USBD_LL_Init+0x94>)
 800d18a:	2200      	movs	r2, #0
 800d18c:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800d18e:	4b10      	ldr	r3, [pc, #64]	@ (800d1d0 <USBD_LL_Init+0x94>)
 800d190:	2201      	movs	r2, #1
 800d192:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800d194:	4b0e      	ldr	r3, [pc, #56]	@ (800d1d0 <USBD_LL_Init+0x94>)
 800d196:	2200      	movs	r2, #0
 800d198:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800d19a:	480d      	ldr	r0, [pc, #52]	@ (800d1d0 <USBD_LL_Init+0x94>)
 800d19c:	f7f7 ff35 	bl	800500a <HAL_PCD_Init>
 800d1a0:	4603      	mov	r3, r0
 800d1a2:	2b00      	cmp	r3, #0
 800d1a4:	d001      	beq.n	800d1aa <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800d1a6:	f7f4 f84b 	bl	8001240 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800d1aa:	2180      	movs	r1, #128	@ 0x80
 800d1ac:	4808      	ldr	r0, [pc, #32]	@ (800d1d0 <USBD_LL_Init+0x94>)
 800d1ae:	f7f9 f962 	bl	8006476 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800d1b2:	2240      	movs	r2, #64	@ 0x40
 800d1b4:	2100      	movs	r1, #0
 800d1b6:	4806      	ldr	r0, [pc, #24]	@ (800d1d0 <USBD_LL_Init+0x94>)
 800d1b8:	f7f9 f916 	bl	80063e8 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800d1bc:	2280      	movs	r2, #128	@ 0x80
 800d1be:	2101      	movs	r1, #1
 800d1c0:	4803      	ldr	r0, [pc, #12]	@ (800d1d0 <USBD_LL_Init+0x94>)
 800d1c2:	f7f9 f911 	bl	80063e8 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800d1c6:	2300      	movs	r3, #0
}
 800d1c8:	4618      	mov	r0, r3
 800d1ca:	3708      	adds	r7, #8
 800d1cc:	46bd      	mov	sp, r7
 800d1ce:	bd80      	pop	{r7, pc}
 800d1d0:	200050c8 	.word	0x200050c8

0800d1d4 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800d1d4:	b580      	push	{r7, lr}
 800d1d6:	b084      	sub	sp, #16
 800d1d8:	af00      	add	r7, sp, #0
 800d1da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d1dc:	2300      	movs	r3, #0
 800d1de:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d1e0:	2300      	movs	r3, #0
 800d1e2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800d1e4:	687b      	ldr	r3, [r7, #4]
 800d1e6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d1ea:	4618      	mov	r0, r3
 800d1ec:	f7f8 f81c 	bl	8005228 <HAL_PCD_Start>
 800d1f0:	4603      	mov	r3, r0
 800d1f2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d1f4:	7bfb      	ldrb	r3, [r7, #15]
 800d1f6:	4618      	mov	r0, r3
 800d1f8:	f000 f942 	bl	800d480 <USBD_Get_USB_Status>
 800d1fc:	4603      	mov	r3, r0
 800d1fe:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d200:	7bbb      	ldrb	r3, [r7, #14]
}
 800d202:	4618      	mov	r0, r3
 800d204:	3710      	adds	r7, #16
 800d206:	46bd      	mov	sp, r7
 800d208:	bd80      	pop	{r7, pc}

0800d20a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800d20a:	b580      	push	{r7, lr}
 800d20c:	b084      	sub	sp, #16
 800d20e:	af00      	add	r7, sp, #0
 800d210:	6078      	str	r0, [r7, #4]
 800d212:	4608      	mov	r0, r1
 800d214:	4611      	mov	r1, r2
 800d216:	461a      	mov	r2, r3
 800d218:	4603      	mov	r3, r0
 800d21a:	70fb      	strb	r3, [r7, #3]
 800d21c:	460b      	mov	r3, r1
 800d21e:	70bb      	strb	r3, [r7, #2]
 800d220:	4613      	mov	r3, r2
 800d222:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d224:	2300      	movs	r3, #0
 800d226:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d228:	2300      	movs	r3, #0
 800d22a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800d22c:	687b      	ldr	r3, [r7, #4]
 800d22e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800d232:	78bb      	ldrb	r3, [r7, #2]
 800d234:	883a      	ldrh	r2, [r7, #0]
 800d236:	78f9      	ldrb	r1, [r7, #3]
 800d238:	f7f8 fcf0 	bl	8005c1c <HAL_PCD_EP_Open>
 800d23c:	4603      	mov	r3, r0
 800d23e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d240:	7bfb      	ldrb	r3, [r7, #15]
 800d242:	4618      	mov	r0, r3
 800d244:	f000 f91c 	bl	800d480 <USBD_Get_USB_Status>
 800d248:	4603      	mov	r3, r0
 800d24a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d24c:	7bbb      	ldrb	r3, [r7, #14]
}
 800d24e:	4618      	mov	r0, r3
 800d250:	3710      	adds	r7, #16
 800d252:	46bd      	mov	sp, r7
 800d254:	bd80      	pop	{r7, pc}

0800d256 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d256:	b580      	push	{r7, lr}
 800d258:	b084      	sub	sp, #16
 800d25a:	af00      	add	r7, sp, #0
 800d25c:	6078      	str	r0, [r7, #4]
 800d25e:	460b      	mov	r3, r1
 800d260:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d262:	2300      	movs	r3, #0
 800d264:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d266:	2300      	movs	r3, #0
 800d268:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800d26a:	687b      	ldr	r3, [r7, #4]
 800d26c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d270:	78fa      	ldrb	r2, [r7, #3]
 800d272:	4611      	mov	r1, r2
 800d274:	4618      	mov	r0, r3
 800d276:	f7f8 fd3b 	bl	8005cf0 <HAL_PCD_EP_Close>
 800d27a:	4603      	mov	r3, r0
 800d27c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d27e:	7bfb      	ldrb	r3, [r7, #15]
 800d280:	4618      	mov	r0, r3
 800d282:	f000 f8fd 	bl	800d480 <USBD_Get_USB_Status>
 800d286:	4603      	mov	r3, r0
 800d288:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d28a:	7bbb      	ldrb	r3, [r7, #14]
}
 800d28c:	4618      	mov	r0, r3
 800d28e:	3710      	adds	r7, #16
 800d290:	46bd      	mov	sp, r7
 800d292:	bd80      	pop	{r7, pc}

0800d294 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d294:	b580      	push	{r7, lr}
 800d296:	b084      	sub	sp, #16
 800d298:	af00      	add	r7, sp, #0
 800d29a:	6078      	str	r0, [r7, #4]
 800d29c:	460b      	mov	r3, r1
 800d29e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d2a0:	2300      	movs	r3, #0
 800d2a2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d2a4:	2300      	movs	r3, #0
 800d2a6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800d2a8:	687b      	ldr	r3, [r7, #4]
 800d2aa:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d2ae:	78fa      	ldrb	r2, [r7, #3]
 800d2b0:	4611      	mov	r1, r2
 800d2b2:	4618      	mov	r0, r3
 800d2b4:	f7f8 fdf3 	bl	8005e9e <HAL_PCD_EP_SetStall>
 800d2b8:	4603      	mov	r3, r0
 800d2ba:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d2bc:	7bfb      	ldrb	r3, [r7, #15]
 800d2be:	4618      	mov	r0, r3
 800d2c0:	f000 f8de 	bl	800d480 <USBD_Get_USB_Status>
 800d2c4:	4603      	mov	r3, r0
 800d2c6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d2c8:	7bbb      	ldrb	r3, [r7, #14]
}
 800d2ca:	4618      	mov	r0, r3
 800d2cc:	3710      	adds	r7, #16
 800d2ce:	46bd      	mov	sp, r7
 800d2d0:	bd80      	pop	{r7, pc}

0800d2d2 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d2d2:	b580      	push	{r7, lr}
 800d2d4:	b084      	sub	sp, #16
 800d2d6:	af00      	add	r7, sp, #0
 800d2d8:	6078      	str	r0, [r7, #4]
 800d2da:	460b      	mov	r3, r1
 800d2dc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d2de:	2300      	movs	r3, #0
 800d2e0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d2e2:	2300      	movs	r3, #0
 800d2e4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800d2e6:	687b      	ldr	r3, [r7, #4]
 800d2e8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d2ec:	78fa      	ldrb	r2, [r7, #3]
 800d2ee:	4611      	mov	r1, r2
 800d2f0:	4618      	mov	r0, r3
 800d2f2:	f7f8 fe37 	bl	8005f64 <HAL_PCD_EP_ClrStall>
 800d2f6:	4603      	mov	r3, r0
 800d2f8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d2fa:	7bfb      	ldrb	r3, [r7, #15]
 800d2fc:	4618      	mov	r0, r3
 800d2fe:	f000 f8bf 	bl	800d480 <USBD_Get_USB_Status>
 800d302:	4603      	mov	r3, r0
 800d304:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d306:	7bbb      	ldrb	r3, [r7, #14]
}
 800d308:	4618      	mov	r0, r3
 800d30a:	3710      	adds	r7, #16
 800d30c:	46bd      	mov	sp, r7
 800d30e:	bd80      	pop	{r7, pc}

0800d310 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d310:	b480      	push	{r7}
 800d312:	b085      	sub	sp, #20
 800d314:	af00      	add	r7, sp, #0
 800d316:	6078      	str	r0, [r7, #4]
 800d318:	460b      	mov	r3, r1
 800d31a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800d31c:	687b      	ldr	r3, [r7, #4]
 800d31e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d322:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800d324:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800d328:	2b00      	cmp	r3, #0
 800d32a:	da0b      	bge.n	800d344 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800d32c:	78fb      	ldrb	r3, [r7, #3]
 800d32e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d332:	68f9      	ldr	r1, [r7, #12]
 800d334:	4613      	mov	r3, r2
 800d336:	00db      	lsls	r3, r3, #3
 800d338:	4413      	add	r3, r2
 800d33a:	009b      	lsls	r3, r3, #2
 800d33c:	440b      	add	r3, r1
 800d33e:	3316      	adds	r3, #22
 800d340:	781b      	ldrb	r3, [r3, #0]
 800d342:	e00b      	b.n	800d35c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800d344:	78fb      	ldrb	r3, [r7, #3]
 800d346:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d34a:	68f9      	ldr	r1, [r7, #12]
 800d34c:	4613      	mov	r3, r2
 800d34e:	00db      	lsls	r3, r3, #3
 800d350:	4413      	add	r3, r2
 800d352:	009b      	lsls	r3, r3, #2
 800d354:	440b      	add	r3, r1
 800d356:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800d35a:	781b      	ldrb	r3, [r3, #0]
  }
}
 800d35c:	4618      	mov	r0, r3
 800d35e:	3714      	adds	r7, #20
 800d360:	46bd      	mov	sp, r7
 800d362:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d366:	4770      	bx	lr

0800d368 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800d368:	b580      	push	{r7, lr}
 800d36a:	b084      	sub	sp, #16
 800d36c:	af00      	add	r7, sp, #0
 800d36e:	6078      	str	r0, [r7, #4]
 800d370:	460b      	mov	r3, r1
 800d372:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d374:	2300      	movs	r3, #0
 800d376:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d378:	2300      	movs	r3, #0
 800d37a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800d37c:	687b      	ldr	r3, [r7, #4]
 800d37e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d382:	78fa      	ldrb	r2, [r7, #3]
 800d384:	4611      	mov	r1, r2
 800d386:	4618      	mov	r0, r3
 800d388:	f7f8 fc24 	bl	8005bd4 <HAL_PCD_SetAddress>
 800d38c:	4603      	mov	r3, r0
 800d38e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d390:	7bfb      	ldrb	r3, [r7, #15]
 800d392:	4618      	mov	r0, r3
 800d394:	f000 f874 	bl	800d480 <USBD_Get_USB_Status>
 800d398:	4603      	mov	r3, r0
 800d39a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d39c:	7bbb      	ldrb	r3, [r7, #14]
}
 800d39e:	4618      	mov	r0, r3
 800d3a0:	3710      	adds	r7, #16
 800d3a2:	46bd      	mov	sp, r7
 800d3a4:	bd80      	pop	{r7, pc}

0800d3a6 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800d3a6:	b580      	push	{r7, lr}
 800d3a8:	b086      	sub	sp, #24
 800d3aa:	af00      	add	r7, sp, #0
 800d3ac:	60f8      	str	r0, [r7, #12]
 800d3ae:	607a      	str	r2, [r7, #4]
 800d3b0:	603b      	str	r3, [r7, #0]
 800d3b2:	460b      	mov	r3, r1
 800d3b4:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d3b6:	2300      	movs	r3, #0
 800d3b8:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d3ba:	2300      	movs	r3, #0
 800d3bc:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800d3be:	68fb      	ldr	r3, [r7, #12]
 800d3c0:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800d3c4:	7af9      	ldrb	r1, [r7, #11]
 800d3c6:	683b      	ldr	r3, [r7, #0]
 800d3c8:	687a      	ldr	r2, [r7, #4]
 800d3ca:	f7f8 fd2e 	bl	8005e2a <HAL_PCD_EP_Transmit>
 800d3ce:	4603      	mov	r3, r0
 800d3d0:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d3d2:	7dfb      	ldrb	r3, [r7, #23]
 800d3d4:	4618      	mov	r0, r3
 800d3d6:	f000 f853 	bl	800d480 <USBD_Get_USB_Status>
 800d3da:	4603      	mov	r3, r0
 800d3dc:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800d3de:	7dbb      	ldrb	r3, [r7, #22]
}
 800d3e0:	4618      	mov	r0, r3
 800d3e2:	3718      	adds	r7, #24
 800d3e4:	46bd      	mov	sp, r7
 800d3e6:	bd80      	pop	{r7, pc}

0800d3e8 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800d3e8:	b580      	push	{r7, lr}
 800d3ea:	b086      	sub	sp, #24
 800d3ec:	af00      	add	r7, sp, #0
 800d3ee:	60f8      	str	r0, [r7, #12]
 800d3f0:	607a      	str	r2, [r7, #4]
 800d3f2:	603b      	str	r3, [r7, #0]
 800d3f4:	460b      	mov	r3, r1
 800d3f6:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d3f8:	2300      	movs	r3, #0
 800d3fa:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d3fc:	2300      	movs	r3, #0
 800d3fe:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800d400:	68fb      	ldr	r3, [r7, #12]
 800d402:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800d406:	7af9      	ldrb	r1, [r7, #11]
 800d408:	683b      	ldr	r3, [r7, #0]
 800d40a:	687a      	ldr	r2, [r7, #4]
 800d40c:	f7f8 fcba 	bl	8005d84 <HAL_PCD_EP_Receive>
 800d410:	4603      	mov	r3, r0
 800d412:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d414:	7dfb      	ldrb	r3, [r7, #23]
 800d416:	4618      	mov	r0, r3
 800d418:	f000 f832 	bl	800d480 <USBD_Get_USB_Status>
 800d41c:	4603      	mov	r3, r0
 800d41e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800d420:	7dbb      	ldrb	r3, [r7, #22]
}
 800d422:	4618      	mov	r0, r3
 800d424:	3718      	adds	r7, #24
 800d426:	46bd      	mov	sp, r7
 800d428:	bd80      	pop	{r7, pc}

0800d42a <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d42a:	b580      	push	{r7, lr}
 800d42c:	b082      	sub	sp, #8
 800d42e:	af00      	add	r7, sp, #0
 800d430:	6078      	str	r0, [r7, #4]
 800d432:	460b      	mov	r3, r1
 800d434:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800d436:	687b      	ldr	r3, [r7, #4]
 800d438:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d43c:	78fa      	ldrb	r2, [r7, #3]
 800d43e:	4611      	mov	r1, r2
 800d440:	4618      	mov	r0, r3
 800d442:	f7f8 fcda 	bl	8005dfa <HAL_PCD_EP_GetRxCount>
 800d446:	4603      	mov	r3, r0
}
 800d448:	4618      	mov	r0, r3
 800d44a:	3708      	adds	r7, #8
 800d44c:	46bd      	mov	sp, r7
 800d44e:	bd80      	pop	{r7, pc}

0800d450 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800d450:	b480      	push	{r7}
 800d452:	b083      	sub	sp, #12
 800d454:	af00      	add	r7, sp, #0
 800d456:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800d458:	4b03      	ldr	r3, [pc, #12]	@ (800d468 <USBD_static_malloc+0x18>)
}
 800d45a:	4618      	mov	r0, r3
 800d45c:	370c      	adds	r7, #12
 800d45e:	46bd      	mov	sp, r7
 800d460:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d464:	4770      	bx	lr
 800d466:	bf00      	nop
 800d468:	200055ac 	.word	0x200055ac

0800d46c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800d46c:	b480      	push	{r7}
 800d46e:	b083      	sub	sp, #12
 800d470:	af00      	add	r7, sp, #0
 800d472:	6078      	str	r0, [r7, #4]

}
 800d474:	bf00      	nop
 800d476:	370c      	adds	r7, #12
 800d478:	46bd      	mov	sp, r7
 800d47a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d47e:	4770      	bx	lr

0800d480 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800d480:	b480      	push	{r7}
 800d482:	b085      	sub	sp, #20
 800d484:	af00      	add	r7, sp, #0
 800d486:	4603      	mov	r3, r0
 800d488:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d48a:	2300      	movs	r3, #0
 800d48c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800d48e:	79fb      	ldrb	r3, [r7, #7]
 800d490:	2b03      	cmp	r3, #3
 800d492:	d817      	bhi.n	800d4c4 <USBD_Get_USB_Status+0x44>
 800d494:	a201      	add	r2, pc, #4	@ (adr r2, 800d49c <USBD_Get_USB_Status+0x1c>)
 800d496:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d49a:	bf00      	nop
 800d49c:	0800d4ad 	.word	0x0800d4ad
 800d4a0:	0800d4b3 	.word	0x0800d4b3
 800d4a4:	0800d4b9 	.word	0x0800d4b9
 800d4a8:	0800d4bf 	.word	0x0800d4bf
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800d4ac:	2300      	movs	r3, #0
 800d4ae:	73fb      	strb	r3, [r7, #15]
    break;
 800d4b0:	e00b      	b.n	800d4ca <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800d4b2:	2303      	movs	r3, #3
 800d4b4:	73fb      	strb	r3, [r7, #15]
    break;
 800d4b6:	e008      	b.n	800d4ca <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800d4b8:	2301      	movs	r3, #1
 800d4ba:	73fb      	strb	r3, [r7, #15]
    break;
 800d4bc:	e005      	b.n	800d4ca <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800d4be:	2303      	movs	r3, #3
 800d4c0:	73fb      	strb	r3, [r7, #15]
    break;
 800d4c2:	e002      	b.n	800d4ca <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800d4c4:	2303      	movs	r3, #3
 800d4c6:	73fb      	strb	r3, [r7, #15]
    break;
 800d4c8:	bf00      	nop
  }
  return usb_status;
 800d4ca:	7bfb      	ldrb	r3, [r7, #15]
}
 800d4cc:	4618      	mov	r0, r3
 800d4ce:	3714      	adds	r7, #20
 800d4d0:	46bd      	mov	sp, r7
 800d4d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4d6:	4770      	bx	lr

0800d4d8 <memset>:
 800d4d8:	4402      	add	r2, r0
 800d4da:	4603      	mov	r3, r0
 800d4dc:	4293      	cmp	r3, r2
 800d4de:	d100      	bne.n	800d4e2 <memset+0xa>
 800d4e0:	4770      	bx	lr
 800d4e2:	f803 1b01 	strb.w	r1, [r3], #1
 800d4e6:	e7f9      	b.n	800d4dc <memset+0x4>

0800d4e8 <__libc_init_array>:
 800d4e8:	b570      	push	{r4, r5, r6, lr}
 800d4ea:	4d0d      	ldr	r5, [pc, #52]	@ (800d520 <__libc_init_array+0x38>)
 800d4ec:	4c0d      	ldr	r4, [pc, #52]	@ (800d524 <__libc_init_array+0x3c>)
 800d4ee:	1b64      	subs	r4, r4, r5
 800d4f0:	10a4      	asrs	r4, r4, #2
 800d4f2:	2600      	movs	r6, #0
 800d4f4:	42a6      	cmp	r6, r4
 800d4f6:	d109      	bne.n	800d50c <__libc_init_array+0x24>
 800d4f8:	4d0b      	ldr	r5, [pc, #44]	@ (800d528 <__libc_init_array+0x40>)
 800d4fa:	4c0c      	ldr	r4, [pc, #48]	@ (800d52c <__libc_init_array+0x44>)
 800d4fc:	f000 f826 	bl	800d54c <_init>
 800d500:	1b64      	subs	r4, r4, r5
 800d502:	10a4      	asrs	r4, r4, #2
 800d504:	2600      	movs	r6, #0
 800d506:	42a6      	cmp	r6, r4
 800d508:	d105      	bne.n	800d516 <__libc_init_array+0x2e>
 800d50a:	bd70      	pop	{r4, r5, r6, pc}
 800d50c:	f855 3b04 	ldr.w	r3, [r5], #4
 800d510:	4798      	blx	r3
 800d512:	3601      	adds	r6, #1
 800d514:	e7ee      	b.n	800d4f4 <__libc_init_array+0xc>
 800d516:	f855 3b04 	ldr.w	r3, [r5], #4
 800d51a:	4798      	blx	r3
 800d51c:	3601      	adds	r6, #1
 800d51e:	e7f2      	b.n	800d506 <__libc_init_array+0x1e>
 800d520:	0800d5d4 	.word	0x0800d5d4
 800d524:	0800d5d4 	.word	0x0800d5d4
 800d528:	0800d5d4 	.word	0x0800d5d4
 800d52c:	0800d5d8 	.word	0x0800d5d8

0800d530 <memcpy>:
 800d530:	440a      	add	r2, r1
 800d532:	4291      	cmp	r1, r2
 800d534:	f100 33ff 	add.w	r3, r0, #4294967295
 800d538:	d100      	bne.n	800d53c <memcpy+0xc>
 800d53a:	4770      	bx	lr
 800d53c:	b510      	push	{r4, lr}
 800d53e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d542:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d546:	4291      	cmp	r1, r2
 800d548:	d1f9      	bne.n	800d53e <memcpy+0xe>
 800d54a:	bd10      	pop	{r4, pc}

0800d54c <_init>:
 800d54c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d54e:	bf00      	nop
 800d550:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d552:	bc08      	pop	{r3}
 800d554:	469e      	mov	lr, r3
 800d556:	4770      	bx	lr

0800d558 <_fini>:
 800d558:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d55a:	bf00      	nop
 800d55c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d55e:	bc08      	pop	{r3}
 800d560:	469e      	mov	lr, r3
 800d562:	4770      	bx	lr
