<def f='llvm/llvm/include/llvm/CodeGen/LiveIntervals.h' l='266' ll='268' type='llvm::SlotIndex llvm::LiveIntervals::InsertMachineInstrInMaps(llvm::MachineInstr &amp; MI)'/>
<use f='llvm/llvm/lib/CodeGen/InlineSpiller.cpp' l='933' u='c' c='_ZN12_GLOBAL__N_113InlineSpiller17foldMemoryOperandEN4llvm8ArrayRefISt4pairIPNS1_12MachineInstrEjEEES5_'/>
<use f='llvm/llvm/lib/CodeGen/PHIElimination.cpp' l='380' u='c' c='_ZN12_GLOBAL__N_114PHIElimination12LowerPHINodeERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE'/>
<use f='llvm/llvm/lib/CodeGen/PHIElimination.cpp' l='544' u='c' c='_ZN12_GLOBAL__N_114PHIElimination12LowerPHINodeERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1179' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer23removePartialRedundancyERKN4llvm13CoalescerPairERNS1_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RenameIndependentSubregs.cpp' l='335' u='c' c='_ZNK12_GLOBAL__N_124RenameIndependentSubregs25computeMainRangesFixFlagsERKN4llvm12IntEqClassesERKNS1_15SmallVectorImplINS0_12SubRangeInfoEEERKNS5_IPNS1_12LiveIntervalEEE'/>
<use f='llvm/llvm/lib/CodeGen/TwoAddressInstructionPass.cpp' l='1432' u='c' c='_ZN12_GLOBAL__N_125TwoAddressInstructionPass16processTiedPairsEPN4llvm12MachineInstrERNS1_11SmallVectorISt4pairIjjELj4EEERj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp' l='290' u='c' c='_ZN12_GLOBAL__N_118SILowerControlFlow6emitIfERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp' l='297' u='c' c='_ZN12_GLOBAL__N_118SILowerControlFlow6emitIfERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp' l='298' u='c' c='_ZN12_GLOBAL__N_118SILowerControlFlow6emitIfERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp' l='299' u='c' c='_ZN12_GLOBAL__N_118SILowerControlFlow6emitIfERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp' l='340' u='c' c='_ZN12_GLOBAL__N_118SILowerControlFlow8emitElseERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp' l='363' u='c' c='_ZN12_GLOBAL__N_118SILowerControlFlow8emitElseERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp' l='365' u='c' c='_ZN12_GLOBAL__N_118SILowerControlFlow8emitElseERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp' l='366' u='c' c='_ZN12_GLOBAL__N_118SILowerControlFlow8emitElseERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp' l='413' u='c' c='_ZN12_GLOBAL__N_118SILowerControlFlow11emitIfBreakERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp' l='436' u='c' c='_ZN12_GLOBAL__N_118SILowerControlFlow8emitLoopERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp' l='518' u='c' c='_ZN12_GLOBAL__N_118SILowerControlFlow9emitEndCfERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp' l='740' u='c' c='_ZN12_GLOBAL__N_118SILowerControlFlow13lowerInitExecEPN4llvm17MachineBasicBlockERNS1_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp' l='741' u='c' c='_ZN12_GLOBAL__N_118SILowerControlFlow13lowerInitExecEPN4llvm17MachineBasicBlockERNS1_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp' l='742' u='c' c='_ZN12_GLOBAL__N_118SILowerControlFlow13lowerInitExecEPN4llvm17MachineBasicBlockERNS1_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp' l='743' u='c' c='_ZN12_GLOBAL__N_118SILowerControlFlow13lowerInitExecEPN4llvm17MachineBasicBlockERNS1_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerSGPRSpills.cpp' l='106' u='c' c='_ZL14insertCSRSavesRN4llvm17MachineBasicBlockENS_8ArrayRefINS_15CalleeSavedInfoEEEPNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerSGPRSpills.cpp' l='141' u='c' c='_ZL17insertCSRRestoresRN4llvm17MachineBasicBlockENS_15MutableArrayRefINS_15CalleeSavedInfoEEEPNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIOptimizeExecMaskingPreRA.cpp' l='200' u='c' c='_ZN12_GLOBAL__N_126SIOptimizeExecMaskingPreRA20optimizeVcndVcmpPairERN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIWholeQuadMode.cpp' l='600' u='c' c='_ZN12_GLOBAL__N_115SIWholeQuadMode7saveSCCERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIWholeQuadMode.cpp' l='601' u='c' c='_ZN12_GLOBAL__N_115SIWholeQuadMode7saveSCCERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIWholeQuadMode.cpp' l='700' u='c' c='_ZN12_GLOBAL__N_115SIWholeQuadMode7toExactERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIWholeQuadMode.cpp' l='719' u='c' c='_ZN12_GLOBAL__N_115SIWholeQuadMode5toWQMERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIWholeQuadMode.cpp' l='730' u='c' c='_ZN12_GLOBAL__N_115SIWholeQuadMode5toWWMERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIWholeQuadMode.cpp' l='742' u='c' c='_ZN12_GLOBAL__N_115SIWholeQuadMode7fromWWMERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIWholeQuadMode.cpp' l='1015' u='c' c='_ZN12_GLOBAL__N_115SIWholeQuadMode20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIWholeQuadMode.cpp' l='1027' u='c' c='_ZN12_GLOBAL__N_115SIWholeQuadMode20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp' l='713' u='c' c='_ZN12_GLOBAL__N_121HexagonExpandCondsets5splitERN4llvm12MachineInstrERSt3setINS1_8RegisterESt4lessIS5_ESaIS5_EE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp' l='714' u='c' c='_ZN12_GLOBAL__N_121HexagonExpandCondsets5splitERN4llvm12MachineInstrERSt3setINS1_8RegisterESt4lessIS5_ESaIS5_EE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp' l='899' u='c' c='_ZN12_GLOBAL__N_121HexagonExpandCondsets11predicateAtERKN4llvm14MachineOperandERNS1_12MachineInstrENS1_26MachineInstrBundleIteratorIS5_Lb0EEES4_bRSt3s8674438'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyRegStackify.cpp' l='131' u='c' c='_ZL29convertImplicitDefToConstZeroPN4llvm12MachineInstrERNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERNS_15MachineFunctionERNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyRegStackify.cpp' l='577' u='c' c='_ZL21rematerializeCheapDefjRN4llvm14MachineOperandERNS_12MachineInstrERNS_17MachineBasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS2_L1034723'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyRegStackify.cpp' l='654' u='c' c='_ZL21moveAndTeeForMultiUsejRN4llvm14MachineOperandEPNS_12MachineInstrERNS_17MachineBasicBlockES3_RNS_13LiveIntervalsERNS_23WebAssemblyFunctionInfoERNS5974753'/>
<use f='llvm/llvm/lib/Target/X86/X86TileConfig.cpp' l='156' u='c' c='_ZN12_GLOBAL__N_113X86TileConfig10tileConfigEv'/>
<use f='llvm/llvm/lib/Target/X86/X86TileConfig.cpp' l='217' u='c' c='_ZN12_GLOBAL__N_113X86TileConfig10tileConfigEv'/>
