#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Apr 15 12:55:18 2020
# Process ID: 8212
# Current directory: D:/Lab_of_ZCYL/Booth
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17460 D:\Lab_of_ZCYL\Booth\Booth.xpr
# Log file: D:/Lab_of_ZCYL/Booth/vivado.log
# Journal file: D:/Lab_of_ZCYL/Booth\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Lab_of_ZCYL/Booth/Booth.xpr
INFO: [Project 1-313] Project file moved from 'D:/Tanimodori/Document/Lecture/HIT_2020_Spring_COMP2008/Booth' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 671.480 ; gain = 77.828
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Lab_of_ZCYL/Booth/Booth.srcs/sim_1/new/testbench_sim.v w ]
add_files -fileset sim_1 D:/Lab_of_ZCYL/Booth/Booth.srcs/sim_1/new/testbench_sim.v
update_compile_order -fileset sim_1
set_property top testbench_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sim_1/new/testbench_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d90c2a3321e7453b84b65a07ec55a6f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_sim_behav xil_defaultlib.testbench_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.booth
Compiling module xil_defaultlib.testbench_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_sim_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim/xsim.dir/testbench_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 15 17:00:12 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 737.324 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_sim_behav -key {Behavioral:sim_1:Functional:testbench_sim} -tclbatch {testbench_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 762.027 ; gain = 24.703
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sim_1/new/testbench_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d90c2a3321e7453b84b65a07ec55a6f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_sim_behav xil_defaultlib.testbench_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.booth
Compiling module xil_defaultlib.testbench_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 767.641 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sim_1/new/testbench_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d90c2a3321e7453b84b65a07ec55a6f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_sim_behav xil_defaultlib.testbench_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.booth
Compiling module xil_defaultlib.testbench_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sim_1/new/testbench_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d90c2a3321e7453b84b65a07ec55a6f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_sim_behav xil_defaultlib.testbench_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.booth
Compiling module xil_defaultlib.testbench_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sim_1/new/testbench_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d90c2a3321e7453b84b65a07ec55a6f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_sim_behav xil_defaultlib.testbench_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.booth
Compiling module xil_defaultlib.testbench_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 767.641 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sim_1/new/testbench_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d90c2a3321e7453b84b65a07ec55a6f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_sim_behav xil_defaultlib.testbench_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.booth
Compiling module xil_defaultlib.testbench_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sim_1/new/testbench_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d90c2a3321e7453b84b65a07ec55a6f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_sim_behav xil_defaultlib.testbench_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.booth
Compiling module xil_defaultlib.testbench_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 767.641 ; gain = 0.000
remove_forces { {/testbench_sim/temp_record_z} }
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sim_1/new/testbench_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d90c2a3321e7453b84b65a07ec55a6f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_sim_behav xil_defaultlib.testbench_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.booth
Compiling module xil_defaultlib.testbench_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sim_1/new/testbench_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d90c2a3321e7453b84b65a07ec55a6f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_sim_behav xil_defaultlib.testbench_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.booth
Compiling module xil_defaultlib.testbench_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sim_1/new/testbench_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_sim
ERROR: [VRFC 10-1412] syntax error near . [D:/Lab_of_ZCYL/Booth/Booth.srcs/sim_1/new/testbench_sim.v:51]
ERROR: [VRFC 10-2865] module 'testbench_sim' ignored due to previous errors [D:/Lab_of_ZCYL/Booth/Booth.srcs/sim_1/new/testbench_sim.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sim_1/new/testbench_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d90c2a3321e7453b84b65a07ec55a6f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_sim_behav xil_defaultlib.testbench_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.booth
Compiling module xil_defaultlib.testbench_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sim_1/new/testbench_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d90c2a3321e7453b84b65a07ec55a6f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_sim_behav xil_defaultlib.testbench_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.booth
Compiling module xil_defaultlib.testbench_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sim_1/new/testbench_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d90c2a3321e7453b84b65a07ec55a6f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_sim_behav xil_defaultlib.testbench_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.booth
Compiling module xil_defaultlib.testbench_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sim_1/new/testbench_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d90c2a3321e7453b84b65a07ec55a6f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_sim_behav xil_defaultlib.testbench_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.booth
Compiling module xil_defaultlib.testbench_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sim_1/new/testbench_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d90c2a3321e7453b84b65a07ec55a6f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_sim_behav xil_defaultlib.testbench_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.booth
Compiling module xil_defaultlib.testbench_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 803.930 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sim_1/new/testbench_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d90c2a3321e7453b84b65a07ec55a6f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_sim_behav xil_defaultlib.testbench_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.booth
Compiling module xil_defaultlib.testbench_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 803.930 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sim_1/new/testbench_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d90c2a3321e7453b84b65a07ec55a6f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_sim_behav xil_defaultlib.testbench_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.booth
Compiling module xil_defaultlib.testbench_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 803.930 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sim_1/new/testbench_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d90c2a3321e7453b84b65a07ec55a6f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_sim_behav xil_defaultlib.testbench_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.booth
Compiling module xil_defaultlib.testbench_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sim_1/new/testbench_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d90c2a3321e7453b84b65a07ec55a6f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_sim_behav xil_defaultlib.testbench_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.booth
Compiling module xil_defaultlib.testbench_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sim_1/new/testbench_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d90c2a3321e7453b84b65a07ec55a6f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_sim_behav xil_defaultlib.testbench_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.booth
Compiling module xil_defaultlib.testbench_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 805.188 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sim_1/new/testbench_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d90c2a3321e7453b84b65a07ec55a6f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_sim_behav xil_defaultlib.testbench_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.booth
Compiling module xil_defaultlib.testbench_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 805.188 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sim_1/new/testbench_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d90c2a3321e7453b84b65a07ec55a6f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_sim_behav xil_defaultlib.testbench_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.booth
Compiling module xil_defaultlib.testbench_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 805.188 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sim_1/new/testbench_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d90c2a3321e7453b84b65a07ec55a6f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_sim_behav xil_defaultlib.testbench_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.booth
Compiling module xil_defaultlib.testbench_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 805.188 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sim_1/new/testbench_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d90c2a3321e7453b84b65a07ec55a6f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_sim_behav xil_defaultlib.testbench_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.booth
Compiling module xil_defaultlib.testbench_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 805.188 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sim_1/new/testbench_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d90c2a3321e7453b84b65a07ec55a6f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_sim_behav xil_defaultlib.testbench_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.booth
Compiling module xil_defaultlib.testbench_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 805.188 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sim_1/new/testbench_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d90c2a3321e7453b84b65a07ec55a6f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_sim_behav xil_defaultlib.testbench_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.booth
Compiling module xil_defaultlib.testbench_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 805.188 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sim_1/new/testbench_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d90c2a3321e7453b84b65a07ec55a6f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_sim_behav xil_defaultlib.testbench_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.booth
Compiling module xil_defaultlib.testbench_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
set_property top top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sim_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sim_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d90c2a3321e7453b84b65a07ec55a6f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.booth
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim/xsim.dir/top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 15 20:45:51 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
==================  ==================
           2
 -78,  -98
-15162
  7644
$finish called at time : 195 ns : File "D:/Lab_of_ZCYL/Booth/Booth.srcs/sim_1/new/top.v" Line 70
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 805.188 ; gain = 0.000
set_property top testbench_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
current_sim simulation_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth
ERROR: [VRFC 10-2989] 'only_move' is not declared [D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v:61]
ERROR: [VRFC 10-2989] 'only_move' is not declared [D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v:62]
ERROR: [VRFC 10-2989] 'only_move' is not declared [D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v:76]
ERROR: [VRFC 10-2989] 'only_move' is not declared [D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v:93]
ERROR: [VRFC 10-2865] module 'booth' ignored due to previous errors [D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sim_1/new/testbench_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d90c2a3321e7453b84b65a07ec55a6f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_sim_behav xil_defaultlib.testbench_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.booth
Compiling module xil_defaultlib.testbench_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sim_1/new/testbench_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d90c2a3321e7453b84b65a07ec55a6f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_sim_behav xil_defaultlib.testbench_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.booth
Compiling module xil_defaultlib.testbench_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 886.168 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sim_1/new/testbench_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d90c2a3321e7453b84b65a07ec55a6f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_sim_behav xil_defaultlib.testbench_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.booth
Compiling module xil_defaultlib.testbench_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 886.168 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sim_1/new/testbench_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d90c2a3321e7453b84b65a07ec55a6f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_sim_behav xil_defaultlib.testbench_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.booth
Compiling module xil_defaultlib.testbench_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sim_1/new/testbench_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d90c2a3321e7453b84b65a07ec55a6f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_sim_behav xil_defaultlib.testbench_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.booth
Compiling module xil_defaultlib.testbench_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 894.781 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sim_1/new/testbench_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d90c2a3321e7453b84b65a07ec55a6f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_sim_behav xil_defaultlib.testbench_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.booth
Compiling module xil_defaultlib.testbench_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 894.781 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sim_1/new/testbench_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d90c2a3321e7453b84b65a07ec55a6f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_sim_behav xil_defaultlib.testbench_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.booth
Compiling module xil_defaultlib.testbench_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sim_1/new/testbench_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d90c2a3321e7453b84b65a07ec55a6f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_sim_behav xil_defaultlib.testbench_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.booth
Compiling module xil_defaultlib.testbench_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 897.570 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sim_1/new/testbench_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d90c2a3321e7453b84b65a07ec55a6f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_sim_behav xil_defaultlib.testbench_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.booth
Compiling module xil_defaultlib.testbench_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sim_1/new/testbench_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d90c2a3321e7453b84b65a07ec55a6f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_sim_behav xil_defaultlib.testbench_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.booth
Compiling module xil_defaultlib.testbench_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sim_1/new/testbench_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d90c2a3321e7453b84b65a07ec55a6f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_sim_behav xil_defaultlib.testbench_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.booth
Compiling module xil_defaultlib.testbench_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 897.570 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sim_1/new/testbench_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d90c2a3321e7453b84b65a07ec55a6f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_sim_behav xil_defaultlib.testbench_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.booth
Compiling module xil_defaultlib.testbench_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
set_property top top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
current_sim simulation_2
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sim_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d90c2a3321e7453b84b65a07ec55a6f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.booth
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
==================  ==================
           2
 -78,  -98
 14022
  7644
$finish called at time : 175 ns : File "D:/Lab_of_ZCYL/Booth/Booth.srcs/sim_1/new/top.v" Line 70
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 897.570 ; gain = 0.000
set_property top testbench_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
current_sim simulation_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sim_1/new/testbench_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d90c2a3321e7453b84b65a07ec55a6f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_sim_behav xil_defaultlib.testbench_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.booth
Compiling module xil_defaultlib.testbench_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
current_sim simulation_2
relaunch_sim
ERROR: [Vivado 12-1501] Simulator for snapshot 'Behavioral:sim_1:Functional:testbench_sim' is already running. To launch simulation, change the snapshot name in the simulation fileset settings or close the current simulation.
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: ERROR: [Vivado 12-1501] Simulator for snapshot 'Behavioral:sim_1:Functional:testbench_sim' is already running. To launch simulation, change the snapshot name in the simulation fileset settings or close the current simulation.

relaunch_sim
ERROR: [Vivado 12-1501] Simulator for snapshot 'Behavioral:sim_1:Functional:testbench_sim' is already running. To launch simulation, change the snapshot name in the simulation fileset settings or close the current simulation.
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: ERROR: [Vivado 12-1501] Simulator for snapshot 'Behavioral:sim_1:Functional:testbench_sim' is already running. To launch simulation, change the snapshot name in the simulation fileset settings or close the current simulation.

set_property top top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sim_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d90c2a3321e7453b84b65a07ec55a6f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.booth
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
==================  ==================
           2
 -78,  -98
 14022
  7644
$finish called at time : 175 ns : File "D:/Lab_of_ZCYL/Booth/Booth.srcs/sim_1/new/top.v" Line 70
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 967.203 ; gain = 0.000
set_property top testbench_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
current_sim simulation_1
set_property top top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
current_sim simulation_2
current_sim simulation_1
current_sim simulation_2
current_sim simulation_1
set_property top testbench_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sim_1/new/testbench_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d90c2a3321e7453b84b65a07ec55a6f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_sim_behav xil_defaultlib.testbench_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.booth
Compiling module xil_defaultlib.testbench_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1024.230 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sim_1/new/testbench_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d90c2a3321e7453b84b65a07ec55a6f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_sim_behav xil_defaultlib.testbench_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.booth
Compiling module xil_defaultlib.testbench_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sim_1/new/testbench_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d90c2a3321e7453b84b65a07ec55a6f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_sim_behav xil_defaultlib.testbench_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.booth
Compiling module xil_defaultlib.testbench_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sim_1/new/testbench_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d90c2a3321e7453b84b65a07ec55a6f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_sim_behav xil_defaultlib.testbench_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.booth
Compiling module xil_defaultlib.testbench_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1024.230 ; gain = 0.000
set_property top top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
current_sim simulation_2
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sim_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d90c2a3321e7453b84b65a07ec55a6f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.booth
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d90c2a3321e7453b84b65a07ec55a6f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
run 10 us
==================  ==================
$finish called at time : 8995 ns : File "D:/Lab_of_ZCYL/Booth/Booth.srcs/sim_1/new/top.v" Line 59
current_sim simulation_1
set_property top testbench_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
current_sim simulation_2
set_property top top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_runs synth_1 -jobs 6
[Wed Apr 15 22:53:21 2020] Launched synth_1...
Run output will be captured here: D:/Lab_of_ZCYL/Booth/Booth.runs/synth_1/runme.log
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sim_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d90c2a3321e7453b84b65a07ec55a6f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.booth
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1024.230 ; gain = 0.000
run 10 us
==================  ==================
$finish called at time : 8995 ns : File "D:/Lab_of_ZCYL/Booth/Booth.srcs/sim_1/new/top.v" Line 59
set_property top testbench_sim [get_filesets sim_1]
current_sim simulation_1
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sim_1/new/testbench_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d90c2a3321e7453b84b65a07ec55a6f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_sim_behav xil_defaultlib.testbench_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.booth
Compiling module xil_defaultlib.testbench_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sim_1/new/testbench_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d90c2a3321e7453b84b65a07ec55a6f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_sim_behav xil_defaultlib.testbench_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.booth
Compiling module xil_defaultlib.testbench_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sim_1/new/testbench_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d90c2a3321e7453b84b65a07ec55a6f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_sim_behav xil_defaultlib.testbench_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.booth
Compiling module xil_defaultlib.testbench_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
restart
INFO: [Simtcl 6-17] Simulation restarted
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d90c2a3321e7453b84b65a07ec55a6f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_sim_behav xil_defaultlib.testbench_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sim_1/new/testbench_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d90c2a3321e7453b84b65a07ec55a6f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_sim_behav xil_defaultlib.testbench_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.booth
Compiling module xil_defaultlib.testbench_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sim_1/new/testbench_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d90c2a3321e7453b84b65a07ec55a6f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_sim_behav xil_defaultlib.testbench_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.booth
Compiling module xil_defaultlib.testbench_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1024.230 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sim_1/new/testbench_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d90c2a3321e7453b84b65a07ec55a6f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_sim_behav xil_defaultlib.testbench_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.booth
Compiling module xil_defaultlib.testbench_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sim_1/new/testbench_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d90c2a3321e7453b84b65a07ec55a6f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_sim_behav xil_defaultlib.testbench_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.booth
Compiling module xil_defaultlib.testbench_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sim_1/new/testbench_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d90c2a3321e7453b84b65a07ec55a6f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_sim_behav xil_defaultlib.testbench_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.booth
Compiling module xil_defaultlib.testbench_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1024.230 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sim_1/new/testbench_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d90c2a3321e7453b84b65a07ec55a6f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_sim_behav xil_defaultlib.testbench_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'count' on this module [D:/Lab_of_ZCYL/Booth/Booth.srcs/sim_1/new/testbench_sim.v:46]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sim_1/new/testbench_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d90c2a3321e7453b84b65a07ec55a6f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_sim_behav xil_defaultlib.testbench_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'count' on this module [D:/Lab_of_ZCYL/Booth/Booth.srcs/sim_1/new/testbench_sim.v:46]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sim_1/new/testbench_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d90c2a3321e7453b84b65a07ec55a6f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_sim_behav xil_defaultlib.testbench_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.booth
Compiling module xil_defaultlib.testbench_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
set_property top top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
current_sim simulation_2
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth
ERROR: [VRFC 10-2989] 'count_move' is not declared [D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v:92]
ERROR: [VRFC 10-2989] 'count_move' is not declared [D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v:96]
ERROR: [VRFC 10-2989] 'count_move' is not declared [D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v:98]
ERROR: [VRFC 10-2989] 'count_move' is not declared [D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v:106]
ERROR: [VRFC 10-2865] module 'booth' ignored due to previous errors [D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sim_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d90c2a3321e7453b84b65a07ec55a6f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.booth
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
==================  ==================
           1
-123, -114
 -1139
 14022
$finish called at time : 85 ns : File "D:/Lab_of_ZCYL/Booth/Booth.srcs/sim_1/new/top.v" Line 70
current_sim simulation_1
set_property top testbench_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth
ERROR: [VRFC 10-2989] 'count_add' is not declared [D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v:52]
ERROR: [VRFC 10-2989] 'only_move' is not declared [D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v:60]
ERROR: [VRFC 10-2989] 'only_move' is not declared [D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v:61]
ERROR: [VRFC 10-2989] 'count_add' is not declared [D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v:63]
ERROR: [VRFC 10-2989] 'count_add' is not declared [D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v:66]
ERROR: [VRFC 10-2989] 'count_add' is not declared [D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v:68]
ERROR: [VRFC 10-2989] 'count_add' is not declared [D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v:71]
ERROR: [VRFC 10-2989] 'count_add' is not declared [D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v:73]
ERROR: [VRFC 10-2989] 'only_move' is not declared [D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v:74]
ERROR: [VRFC 10-2989] 'count_add' is not declared [D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v:75]
ERROR: [VRFC 10-2989] 'only_move' is not declared [D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v:92]
ERROR: [VRFC 10-2989] 'count_add' is not declared [D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v:101]
ERROR: [VRFC 10-2865] module 'booth' ignored due to previous errors [D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth
ERROR: [VRFC 10-2989] 'only_move' is not declared [D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v:60]
ERROR: [VRFC 10-2989] 'only_move' is not declared [D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v:61]
ERROR: [VRFC 10-2989] 'only_move' is not declared [D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v:74]
ERROR: [VRFC 10-2989] 'only_move' is not declared [D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v:92]
ERROR: [VRFC 10-2865] module 'booth' ignored due to previous errors [D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sim_1/new/testbench_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d90c2a3321e7453b84b65a07ec55a6f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_sim_behav xil_defaultlib.testbench_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.booth
Compiling module xil_defaultlib.testbench_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sim_1/new/testbench_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d90c2a3321e7453b84b65a07ec55a6f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_sim_behav xil_defaultlib.testbench_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.booth
Compiling module xil_defaultlib.testbench_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sim_1/new/testbench_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d90c2a3321e7453b84b65a07ec55a6f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_sim_behav xil_defaultlib.testbench_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.booth
Compiling module xil_defaultlib.testbench_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sim_1/new/testbench_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d90c2a3321e7453b84b65a07ec55a6f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_sim_behav xil_defaultlib.testbench_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.booth
Compiling module xil_defaultlib.testbench_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1028.320 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth
ERROR: [VRFC 10-1412] syntax error near non-printable character with the hex value '0xa3' [D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v:69]
ERROR: [VRFC 10-2865] module 'booth' ignored due to previous errors [D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sim_1/new/testbench_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d90c2a3321e7453b84b65a07ec55a6f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_sim_behav xil_defaultlib.testbench_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.booth
Compiling module xil_defaultlib.testbench_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sim_1/new/testbench_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d90c2a3321e7453b84b65a07ec55a6f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_sim_behav xil_defaultlib.testbench_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.booth
Compiling module xil_defaultlib.testbench_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1028.320 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sim_1/new/testbench_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d90c2a3321e7453b84b65a07ec55a6f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_sim_behav xil_defaultlib.testbench_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.booth
Compiling module xil_defaultlib.testbench_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1028.320 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sim_1/new/testbench_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d90c2a3321e7453b84b65a07ec55a6f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_sim_behav xil_defaultlib.testbench_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.booth
Compiling module xil_defaultlib.testbench_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
set_property top top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
current_sim simulation_2
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sources_1/new/booth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module booth
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Lab_of_ZCYL/Booth/Booth.srcs/sim_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Lab_of_ZCYL/Booth/Booth.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d90c2a3321e7453b84b65a07ec55a6f5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.booth
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
run 10 us
==================  ==================
$finish called at time : 8995 ns : File "D:/Lab_of_ZCYL/Booth/Booth.srcs/sim_1/new/top.v" Line 59
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 16 00:06:28 2020...
