<stg><name>StreamingMatrixVecto.1</name>


<trans_list>

<trans id="169" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="3" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="22" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader:0  %accPopCount_V = alloca i16

]]></Node>
<StgValue><ssdm name="accPopCount_V"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="32">
<![CDATA[
arrayctor.loop4.preheader:1  %accPopCount_V_1 = alloca i16

]]></Node>
<StgValue><ssdm name="accPopCount_V_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop4.preheader:2  call void (...)* @_ssdm_op_SpecInterface(i1* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop4.preheader:3  call void (...)* @_ssdm_op_SpecInterface(i8* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:4  %inputBuf_V = alloca [128 x i8], align 1

]]></Node>
<StgValue><ssdm name="inputBuf_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop4.preheader:5  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:0  %in_idx = phi i2 [ 0, %arrayctor.loop4.preheader ], [ %in_idx_2, %1 ]

]]></Node>
<StgValue><ssdm name="in_idx"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %tmp = icmp eq i2 %in_idx, -2

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %in_idx_2 = add i2 %in_idx, 1

]]></Node>
<StgValue><ssdm name="in_idx_2"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp, label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0.preheader, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="16">
<![CDATA[
:0  %accPopCount_V_load31 = load i16* %accPopCount_V

]]></Node>
<StgValue><ssdm name="accPopCount_V_load31"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="16">
<![CDATA[
:1  %accPopCount_V_1_load_7 = load i16* %accPopCount_V_1

]]></Node>
<StgValue><ssdm name="accPopCount_V_1_load_7"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="2">
<![CDATA[
:2  %tmp_1214 = trunc i2 %in_idx to i1

]]></Node>
<StgValue><ssdm name="tmp_1214"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:3  %accPopCount_V_1_0_1 = select i1 %tmp_1214, i16 0, i16 %accPopCount_V_1_load_7

]]></Node>
<StgValue><ssdm name="accPopCount_V_1_0_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:4  %accPopCount_V_0_0_1 = select i1 %tmp_1214, i16 %accPopCount_V_load31, i16 0

]]></Node>
<StgValue><ssdm name="accPopCount_V_0_0_1"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  store i16 %accPopCount_V_1_0_1, i16* %accPopCount_V_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  store i16 %accPopCount_V_0_0_1, i16* %accPopCount_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0.preheader:0  %accPopCount_V_load = load i16* %accPopCount_V

]]></Node>
<StgValue><ssdm name="accPopCount_V_load"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0.preheader:1  %accPopCount_V_1_load = load i16* %accPopCount_V_1

]]></Node>
<StgValue><ssdm name="accPopCount_V_1_load"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0.preheader:2  %sf = alloca i32

]]></Node>
<StgValue><ssdm name="sf"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0.preheader:3  %accPopCount_V_0_0_2 = alloca i16

]]></Node>
<StgValue><ssdm name="accPopCount_V_0_0_2"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0.preheader:4  %accPopCount_V_1_0_2 = alloca i16

]]></Node>
<StgValue><ssdm name="accPopCount_V_1_0_2"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0.preheader:5  store i16 %accPopCount_V_1_load, i16* %accPopCount_V_1_0_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0.preheader:6  store i16 %accPopCount_V_load, i16* %accPopCount_V_0_0_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0.preheader:7  store i32 0, i32* %sf

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0.preheader:8  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0:0  %nf = phi i32 [ %p_nf_1, %._crit_edge ], [ 0, %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0.preheader ]

]]></Node>
<StgValue><ssdm name="nf"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0:1  %i6 = phi i16 [ %i, %._crit_edge ], [ 0, %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0.preheader ]

]]></Node>
<StgValue><ssdm name="i6"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0:2  %exitcond = icmp eq i16 %i6, -32768

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0:3  %empty_1178 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32768, i64 32768, i64 32768)

]]></Node>
<StgValue><ssdm name="empty_1178"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0:4  %i = add i16 %i6, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0:5  br i1 %exitcond, label %6, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32">
<![CDATA[
:1  %sf_load = load i32* %sf

]]></Node>
<StgValue><ssdm name="sf_load"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %sf_3 = add i32 1, %sf_load

]]></Node>
<StgValue><ssdm name="sf_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="60" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_s = icmp eq i32 %nf, 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32">
<![CDATA[
:3  %sf_load_6 = load i32* %sf

]]></Node>
<StgValue><ssdm name="sf_load_6"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_s, label %4, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_1215 = shl i32 %nf, 6

]]></Node>
<StgValue><ssdm name="tmp_1215"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_22 = add i32 %tmp_1215, %sf_load

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %tmp_26 = icmp eq i32 %sf_3, 64

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:42  br i1 %tmp_26, label %_ZmlILi24ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0ELi16ELb1EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0, label %.._crit_edge_crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.._crit_edge_crit_edge:1  store i32 %sf_3, i32* %sf

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
.._crit_edge_crit_edge:2  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZmlILi24ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0ELi16ELb1EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:29  %nf_3 = add i32 %nf, 1

]]></Node>
<StgValue><ssdm name="nf_3"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZmlILi24ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0ELi16ELb1EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:32  store i32 0, i32* %sf

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0">
<![CDATA[
_ZmlILi24ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0ELi16ELb1EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:33  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_20 = zext i32 %sf_load_6 to i64

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %inputBuf_V_addr_2 = getelementptr [128 x i8]* %inputBuf_V, i64 0, i64 %tmp_20

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr_2"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="7">
<![CDATA[
:2  %inputBuf_V_load = load i8* %inputBuf_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="inputBuf_V_load"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %tmp_V = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_23 = zext i32 %tmp_22 to i64

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="15" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %weightMem_V_addr = getelementptr [32768 x i8]* %weightMem_V, i64 0, i64 %tmp_23

]]></Node>
<StgValue><ssdm name="weightMem_V_addr"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="15">
<![CDATA[
:7  %weightMem_V_load = load i8* %weightMem_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weightMem_V_load"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="32">
<![CDATA[
_ZmlILi24ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0ELi16ELb1EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:8  %tmp_27 = zext i32 %nf to i64

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge:0  %nf_1 = phi i32 [ %nf_3, %_ZmlILi24ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0ELi16ELb1EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0 ], [ %nf, %.._crit_edge_crit_edge ]

]]></Node>
<StgValue><ssdm name="nf_1"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1  %tmp_37 = icmp eq i32 %nf_1, 512

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:2  %p_nf_1 = select i1 %tmp_37, i32 0, i32 %nf_1

]]></Node>
<StgValue><ssdm name="p_nf_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="83" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="7">
<![CDATA[
:2  %inputBuf_V_load = load i8* %inputBuf_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="inputBuf_V_load"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_19 = zext i32 %sf_load_6 to i64

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %inputBuf_V_addr = getelementptr [128 x i8]* %inputBuf_V, i64 0, i64 %tmp_19

]]></Node>
<StgValue><ssdm name="inputBuf_V_addr"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:3  store i8 %tmp_V, i8* %inputBuf_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="15">
<![CDATA[
:7  %weightMem_V_load = load i8* %weightMem_V_addr, align 1

]]></Node>
<StgValue><ssdm name="weightMem_V_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="89" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="90" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:0  %p_s = phi i8 [ %tmp_V, %4 ], [ %inputBuf_V_load, %5 ]

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8  %tmp1 = xor i8 %p_s, -1

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:9  %masked_V = xor i8 %weightMem_V_load, %tmp1

]]></Node>
<StgValue><ssdm name="masked_V"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="8">
<![CDATA[
:10  %tmp_1216 = trunc i8 %masked_V to i1

]]></Node>
<StgValue><ssdm name="tmp_1216"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:11  %tmp_1217 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %masked_V, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_1217"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="2" op_0_bw="1">
<![CDATA[
:12  %tmp_i_cast = zext i1 %tmp_1216 to i2

]]></Node>
<StgValue><ssdm name="tmp_i_cast"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="2" op_0_bw="1">
<![CDATA[
:13  %tmp_352_i_cast = zext i1 %tmp_1217 to i2

]]></Node>
<StgValue><ssdm name="tmp_352_i_cast"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:14  %tmp_1218 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %masked_V, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_1218"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="2" op_0_bw="1">
<![CDATA[
:15  %tmp_353_i_cast = zext i1 %tmp_1218 to i2

]]></Node>
<StgValue><ssdm name="tmp_353_i_cast"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:16  %tmp_1219 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %masked_V, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_1219"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:17  %tmp2 = add i2 %tmp_352_i_cast, %tmp_353_i_cast

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:18  %tmp_355_i = add i2 %tmp2, %tmp_i_cast

]]></Node>
<StgValue><ssdm name="tmp_355_i"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:21  %tmp_1220 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %masked_V, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_1220"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="2" op_0_bw="1">
<![CDATA[
:22  %tmp_357_i_cast_cast = zext i1 %tmp_1220 to i2

]]></Node>
<StgValue><ssdm name="tmp_357_i_cast_cast"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:23  %tmp_1221 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %masked_V, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_1221"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="2" op_0_bw="1">
<![CDATA[
:24  %tmp_360_i_cast_cast = zext i1 %tmp_1221 to i2

]]></Node>
<StgValue><ssdm name="tmp_360_i_cast_cast"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:25  %tmp_1222 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %masked_V, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_1222"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="2" op_0_bw="1">
<![CDATA[
:26  %tmp_361_i_cast_cast = zext i1 %tmp_1222 to i2

]]></Node>
<StgValue><ssdm name="tmp_361_i_cast_cast"/></StgValue>
</operation>

<operation id="108" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:27  %tmp_1223 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %masked_V, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_1223"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:29  %tmp5 = add i2 %tmp_360_i_cast_cast, %tmp_361_i_cast_cast

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:30  %tmp4 = add i2 %tmp5, %tmp_357_i_cast_cast

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="111" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="3" op_0_bw="2">
<![CDATA[
:19  %tmp_355_i_cast = zext i2 %tmp_355_i to i3

]]></Node>
<StgValue><ssdm name="tmp_355_i_cast"/></StgValue>
</operation>

<operation id="112" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="3" op_0_bw="1">
<![CDATA[
:20  %tmp_356_i_cast = zext i1 %tmp_1219 to i3

]]></Node>
<StgValue><ssdm name="tmp_356_i_cast"/></StgValue>
</operation>

<operation id="113" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:28  %tmp3 = add i3 %tmp_355_i_cast, %tmp_356_i_cast

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="114" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="3" op_0_bw="2">
<![CDATA[
:31  %tmp4_cast = zext i2 %tmp4 to i3

]]></Node>
<StgValue><ssdm name="tmp4_cast"/></StgValue>
</operation>

<operation id="115" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:32  %tmp_363_i = add i3 %tmp4_cast, %tmp3

]]></Node>
<StgValue><ssdm name="tmp_363_i"/></StgValue>
</operation>

<operation id="116" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="4" op_0_bw="3">
<![CDATA[
:33  %tmp_363_i_cast = zext i3 %tmp_363_i to i4

]]></Node>
<StgValue><ssdm name="tmp_363_i_cast"/></StgValue>
</operation>

<operation id="117" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="4" op_0_bw="1">
<![CDATA[
:34  %tmp_364_i_cast = zext i1 %tmp_1223 to i4

]]></Node>
<StgValue><ssdm name="tmp_364_i_cast"/></StgValue>
</operation>

<operation id="118" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:35  %pct_V_i = add i4 %tmp_363_i_cast, %tmp_364_i_cast

]]></Node>
<StgValue><ssdm name="pct_V_i"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="119" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="16">
<![CDATA[
:2  %accPopCount_V_0_0_2_s = load i16* %accPopCount_V_0_0_2

]]></Node>
<StgValue><ssdm name="accPopCount_V_0_0_2_s"/></StgValue>
</operation>

<operation id="120" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
:36  %tmp_i = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %pct_V_i, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="121" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:37  %agg_result_V_i = add i5 -8, %tmp_i

]]></Node>
<StgValue><ssdm name="agg_result_V_i"/></StgValue>
</operation>

<operation id="122" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="5">
<![CDATA[
:38  %agg_result_V_i_cast = sext i5 %agg_result_V_i to i16

]]></Node>
<StgValue><ssdm name="agg_result_V_i_cast"/></StgValue>
</operation>

<operation id="123" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:39  %tmp_25 = add i16 %accPopCount_V_0_0_2_s, %agg_result_V_i_cast

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="124" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZmlILi24ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0ELi16ELb1EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:31  store i16 0, i16* %accPopCount_V_0_0_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="125" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.._crit_edge_crit_edge:0  store i16 %tmp_25, i16* %accPopCount_V_0_0_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="24" op_0_bw="16">
<![CDATA[
_ZmlILi24ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0ELi16ELb1EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:1  %tmp_32 = sext i16 %tmp_25 to i24

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="127" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="24" op_0_bw="24">
<![CDATA[
_ZmlILi24ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0ELi16ELb1EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:2  %means_in7_V_0_load = load i24* @means_in7_V_0, align 4

]]></Node>
<StgValue><ssdm name="means_in7_V_0_load"/></StgValue>
</operation>

<operation id="128" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZmlILi24ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0ELi16ELb1EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:3  %tmp_38 = mul i24 %tmp_32, %means_in7_V_0_load

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="129" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="16">
<![CDATA[
_ZmlILi24ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0ELi16ELb1EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:0  %accPopCount_V_1_0_2_s = load i16* %accPopCount_V_1_0_2

]]></Node>
<StgValue><ssdm name="accPopCount_V_1_0_2_s"/></StgValue>
</operation>

<operation id="130" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZmlILi24ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0ELi16ELb1EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:3  %tmp_38 = mul i24 %tmp_32, %means_in7_V_0_load

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="131" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="24" op_0_bw="16">
<![CDATA[
_ZmlILi24ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0ELi16ELb1EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:4  %tmp_101_1 = sext i16 %accPopCount_V_1_0_2_s to i24

]]></Node>
<StgValue><ssdm name="tmp_101_1"/></StgValue>
</operation>

<operation id="132" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="24" op_0_bw="24">
<![CDATA[
_ZmlILi24ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0ELi16ELb1EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:5  %means_in7_V_1_load = load i24* @means_in7_V_1, align 4

]]></Node>
<StgValue><ssdm name="means_in7_V_1_load"/></StgValue>
</operation>

<operation id="133" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZmlILi24ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0ELi16ELb1EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:6  %tmp_102_1 = mul i24 %tmp_101_1, %means_in7_V_1_load

]]></Node>
<StgValue><ssdm name="tmp_102_1"/></StgValue>
</operation>

<operation id="134" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZmlILi24ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0ELi16ELb1EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:9  %alphaMem_V_addr = getelementptr [512 x i24]* %alphaMem_V, i64 0, i64 %tmp_27

]]></Node>
<StgValue><ssdm name="alphaMem_V_addr"/></StgValue>
</operation>

<operation id="135" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="24" op_0_bw="9">
<![CDATA[
_ZmlILi24ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0ELi16ELb1EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:10  %alphaMem_V_load = load i24* %alphaMem_V_addr, align 4

]]></Node>
<StgValue><ssdm name="alphaMem_V_load"/></StgValue>
</operation>

<operation id="136" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZmlILi24ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0ELi16ELb1EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:30  store i16 0, i16* %accPopCount_V_1_0_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="137" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZmlILi24ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0ELi16ELb1EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:3  %tmp_38 = mul i24 %tmp_32, %means_in7_V_0_load

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="138" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZmlILi24ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0ELi16ELb1EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:6  %tmp_102_1 = mul i24 %tmp_101_1, %means_in7_V_1_load

]]></Node>
<StgValue><ssdm name="tmp_102_1"/></StgValue>
</operation>

<operation id="139" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="24" op_0_bw="9">
<![CDATA[
_ZmlILi24ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0ELi16ELb1EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:10  %alphaMem_V_load = load i24* %alphaMem_V_addr, align 4

]]></Node>
<StgValue><ssdm name="alphaMem_V_load"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="140" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZmlILi24ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0ELi16ELb1EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:6  %tmp_102_1 = mul i24 %tmp_101_1, %means_in7_V_1_load

]]></Node>
<StgValue><ssdm name="tmp_102_1"/></StgValue>
</operation>

<operation id="141" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZmlILi24ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0ELi16ELb1EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:7  %tmp_103_1 = add i24 %tmp_38, %tmp_102_1

]]></Node>
<StgValue><ssdm name="tmp_103_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="142" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="48" op_0_bw="24">
<![CDATA[
_ZmlILi24ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0ELi16ELb1EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:11  %tmp_28 = sext i24 %alphaMem_V_load to i48

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="143" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="48" op_0_bw="24">
<![CDATA[
_ZmlILi24ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0ELi16ELb1EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:12  %tmp_29 = sext i24 %tmp_103_1 to i48

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="144" st_id="15" stage="4" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZmlILi24ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0ELi16ELb1EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:13  %tmp_30 = mul nsw i48 %tmp_28, %tmp_29

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="145" st_id="16" stage="3" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZmlILi24ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0ELi16ELb1EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:13  %tmp_30 = mul nsw i48 %tmp_28, %tmp_29

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="146" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZmlILi24ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0ELi16ELb1EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:15  %thresMem_V_addr = getelementptr [512 x i24]* %thresMem_V, i64 0, i64 %tmp_27

]]></Node>
<StgValue><ssdm name="thresMem_V_addr"/></StgValue>
</operation>

<operation id="147" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="24" op_0_bw="9">
<![CDATA[
_ZmlILi24ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0ELi16ELb1EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:16  %thresMem_V_load = load i24* %thresMem_V_addr, align 4

]]></Node>
<StgValue><ssdm name="thresMem_V_load"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="148" st_id="17" stage="2" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZmlILi24ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0ELi16ELb1EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:13  %tmp_30 = mul nsw i48 %tmp_28, %tmp_29

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="149" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="24" op_0_bw="9">
<![CDATA[
_ZmlILi24ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0ELi16ELb1EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:16  %thresMem_V_load = load i24* %thresMem_V_addr, align 4

]]></Node>
<StgValue><ssdm name="thresMem_V_load"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="150" st_id="18" stage="1" lat="4">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ZmlILi24ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0ELi16ELb1EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:13  %tmp_30 = mul nsw i48 %tmp_28, %tmp_29

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="151" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="49" op_0_bw="48">
<![CDATA[
_ZmlILi24ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0ELi16ELb1EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:14  %tmp_31 = zext i48 %tmp_30 to i49

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="152" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
_ZmlILi24ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0ELi16ELb1EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:17  %tmp_33 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_V_load, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="153" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="49" op_0_bw="32">
<![CDATA[
_ZmlILi24ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0ELi16ELb1EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:18  %tmp_33_cast3 = zext i32 %tmp_33 to i49

]]></Node>
<StgValue><ssdm name="tmp_33_cast3"/></StgValue>
</operation>

<operation id="154" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="49" op_0_bw="49" op_1_bw="49">
<![CDATA[
_ZmlILi24ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0ELi16ELb1EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:19  %tmp_34 = add nsw i49 %tmp_33_cast3, %tmp_31

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="155" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="24" op_0_bw="24" op_1_bw="49" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZmlILi24ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0ELi16ELb1EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:20  %tmp_36 = call i24 @_ssdm_op_PartSelect.i24.i49.i32.i32(i49 %tmp_34, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="156" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZmlILi24ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0ELi16ELb1EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:21  %tmp_V_18 = icmp sgt i24 %tmp_36, 0

]]></Node>
<StgValue><ssdm name="tmp_V_18"/></StgValue>
</operation>

<operation id="157" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="24" op_0_bw="24">
<![CDATA[
_ZmlILi24ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0ELi16ELb1EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:22  %means_out7_V_0_load = load i24* @means_out7_V_0, align 4

]]></Node>
<StgValue><ssdm name="means_out7_V_0_load"/></StgValue>
</operation>

<operation id="158" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZmlILi24ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0ELi16ELb1EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:23  %tmp_39 = sub i24 %tmp_36, %means_out7_V_0_load

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="159" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZmlILi24ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0ELi16ELb1EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:24  %addconv = add i24 %tmp_36, %means_out7_V_0_load

]]></Node>
<StgValue><ssdm name="addconv"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="160" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
_ZmlILi24ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0ELi16ELb1EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:25  %accResidual_0_V = select i1 %tmp_V_18, i24 %tmp_39, i24 %addconv

]]></Node>
<StgValue><ssdm name="accResidual_0_V"/></StgValue>
</operation>

<operation id="161" st_id="21" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZmlILi24ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0ELi16ELb1EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:26  call void @_ssdm_op_Write.ap_fifo.volatile.i1P(i1* %out_V_V, i1 %tmp_V_18)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="162" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZmlILi24ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0ELi16ELb1EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:27  %tmp_V_19 = icmp sgt i24 %accResidual_0_V, 0

]]></Node>
<StgValue><ssdm name="tmp_V_19"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="163" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_24 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str78)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="164" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="165" st_id="22" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZmlILi24ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0ELi16ELb1EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0:28  call void @_ssdm_op_Write.ap_fifo.volatile.i1P(i1* %out_V_V, i1 %tmp_V_19)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="166" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge:3  %empty_1179 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str78, i32 %tmp_24)

]]></Node>
<StgValue><ssdm name="empty_1179"/></StgValue>
</operation>

<operation id="167" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:4  br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="168" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="271" name="in_V_V" dir="0" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="in_V_V"/></StgValue>
</port>
<port id="272" name="out_V_V" dir="1" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="out_V_V"/></StgValue>
</port>
<port id="273" name="weightMem_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="weightMem_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="274" name="thresMem_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="thresMem_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="275" name="alphaMem_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="alphaMem_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="276" name="means_in7_V_0" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="means_in7_V_0"/></StgValue>
</port>
<port id="277" name="means_in7_V_1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="means_in7_V_1"/></StgValue>
</port>
<port id="278" name="means_out7_V_0" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="means_out7_V_0"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="280" from="StgValue_279" to="accPopCount_V" fromId="279" toId="24">
</dataflow>
<dataflow id="281" from="StgValue_279" to="accPopCount_V_1" fromId="279" toId="25">
</dataflow>
<dataflow id="283" from="_ssdm_op_SpecInterface" to="StgValue_26" fromId="282" toId="26">
</dataflow>
<dataflow id="284" from="out_V_V" to="StgValue_26" fromId="272" toId="26">
</dataflow>
<dataflow id="286" from="ap_fifo_str" to="StgValue_26" fromId="285" toId="26">
</dataflow>
<dataflow id="288" from="StgValue_287" to="StgValue_26" fromId="287" toId="26">
</dataflow>
<dataflow id="289" from="StgValue_287" to="StgValue_26" fromId="287" toId="26">
</dataflow>
<dataflow id="291" from="p_str" to="StgValue_26" fromId="290" toId="26">
</dataflow>
<dataflow id="292" from="StgValue_287" to="StgValue_26" fromId="287" toId="26">
</dataflow>
<dataflow id="293" from="StgValue_287" to="StgValue_26" fromId="287" toId="26">
</dataflow>
<dataflow id="294" from="p_str" to="StgValue_26" fromId="290" toId="26">
</dataflow>
<dataflow id="295" from="p_str" to="StgValue_26" fromId="290" toId="26">
</dataflow>
<dataflow id="296" from="p_str" to="StgValue_26" fromId="290" toId="26">
</dataflow>
<dataflow id="298" from="StgValue_297" to="StgValue_26" fromId="297" toId="26">
</dataflow>
<dataflow id="299" from="StgValue_297" to="StgValue_26" fromId="297" toId="26">
</dataflow>
<dataflow id="301" from="StgValue_300" to="StgValue_26" fromId="300" toId="26">
</dataflow>
<dataflow id="302" from="StgValue_300" to="StgValue_26" fromId="300" toId="26">
</dataflow>
<dataflow id="303" from="p_str" to="StgValue_26" fromId="290" toId="26">
</dataflow>
<dataflow id="304" from="p_str" to="StgValue_26" fromId="290" toId="26">
</dataflow>
<dataflow id="305" from="_ssdm_op_SpecInterface" to="StgValue_27" fromId="282" toId="27">
</dataflow>
<dataflow id="306" from="in_V_V" to="StgValue_27" fromId="271" toId="27">
</dataflow>
<dataflow id="307" from="ap_fifo_str" to="StgValue_27" fromId="285" toId="27">
</dataflow>
<dataflow id="308" from="StgValue_287" to="StgValue_27" fromId="287" toId="27">
</dataflow>
<dataflow id="309" from="StgValue_287" to="StgValue_27" fromId="287" toId="27">
</dataflow>
<dataflow id="310" from="p_str" to="StgValue_27" fromId="290" toId="27">
</dataflow>
<dataflow id="311" from="StgValue_287" to="StgValue_27" fromId="287" toId="27">
</dataflow>
<dataflow id="312" from="StgValue_287" to="StgValue_27" fromId="287" toId="27">
</dataflow>
<dataflow id="313" from="p_str" to="StgValue_27" fromId="290" toId="27">
</dataflow>
<dataflow id="314" from="p_str" to="StgValue_27" fromId="290" toId="27">
</dataflow>
<dataflow id="315" from="p_str" to="StgValue_27" fromId="290" toId="27">
</dataflow>
<dataflow id="316" from="StgValue_297" to="StgValue_27" fromId="297" toId="27">
</dataflow>
<dataflow id="317" from="StgValue_297" to="StgValue_27" fromId="297" toId="27">
</dataflow>
<dataflow id="318" from="StgValue_300" to="StgValue_27" fromId="300" toId="27">
</dataflow>
<dataflow id="319" from="StgValue_300" to="StgValue_27" fromId="300" toId="27">
</dataflow>
<dataflow id="320" from="p_str" to="StgValue_27" fromId="290" toId="27">
</dataflow>
<dataflow id="321" from="p_str" to="StgValue_27" fromId="290" toId="27">
</dataflow>
<dataflow id="323" from="StgValue_322" to="inputBuf_V" fromId="322" toId="28">
</dataflow>
<dataflow id="325" from="StgValue_324" to="in_idx" fromId="324" toId="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="326" from="StgValue_29" to="in_idx" fromId="29" toId="30">
</dataflow>
<dataflow id="327" from="in_idx_2" to="in_idx" fromId="33" toId="30">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="328" from="StgValue_42" to="in_idx" fromId="42" toId="30">
<BackEdge/>
</dataflow>
<dataflow id="329" from="in_idx" to="tmp" fromId="30" toId="31">
</dataflow>
<dataflow id="331" from="StgValue_330" to="tmp" fromId="330" toId="31">
</dataflow>
<dataflow id="333" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="332" toId="32">
</dataflow>
<dataflow id="335" from="StgValue_334" to="empty" fromId="334" toId="32">
</dataflow>
<dataflow id="336" from="StgValue_334" to="empty" fromId="334" toId="32">
</dataflow>
<dataflow id="337" from="StgValue_334" to="empty" fromId="334" toId="32">
</dataflow>
<dataflow id="338" from="in_idx" to="in_idx_2" fromId="30" toId="33">
</dataflow>
<dataflow id="340" from="StgValue_339" to="in_idx_2" fromId="339" toId="33">
</dataflow>
<dataflow id="341" from="tmp" to="StgValue_34" fromId="31" toId="34">
</dataflow>
<dataflow id="342" from="accPopCount_V" to="accPopCount_V_load31" fromId="24" toId="35">
</dataflow>
<dataflow id="343" from="accPopCount_V_1" to="accPopCount_V_1_load_7" fromId="25" toId="36">
</dataflow>
<dataflow id="344" from="in_idx" to="tmp_1214" fromId="30" toId="37">
</dataflow>
<dataflow id="345" from="tmp_1214" to="accPopCount_V_1_0_1" fromId="37" toId="38">
</dataflow>
<dataflow id="347" from="StgValue_346" to="accPopCount_V_1_0_1" fromId="346" toId="38">
</dataflow>
<dataflow id="348" from="accPopCount_V_1_load_7" to="accPopCount_V_1_0_1" fromId="36" toId="38">
</dataflow>
<dataflow id="349" from="tmp_1214" to="accPopCount_V_0_0_1" fromId="37" toId="39">
</dataflow>
<dataflow id="350" from="accPopCount_V_load31" to="accPopCount_V_0_0_1" fromId="35" toId="39">
</dataflow>
<dataflow id="351" from="StgValue_346" to="accPopCount_V_0_0_1" fromId="346" toId="39">
</dataflow>
<dataflow id="352" from="accPopCount_V_1_0_1" to="StgValue_40" fromId="38" toId="40">
</dataflow>
<dataflow id="353" from="accPopCount_V_1" to="StgValue_40" fromId="25" toId="40">
</dataflow>
<dataflow id="354" from="accPopCount_V_0_0_1" to="StgValue_41" fromId="39" toId="41">
</dataflow>
<dataflow id="355" from="accPopCount_V" to="StgValue_41" fromId="24" toId="41">
</dataflow>
<dataflow id="356" from="accPopCount_V" to="accPopCount_V_load" fromId="24" toId="43">
</dataflow>
<dataflow id="357" from="accPopCount_V_1" to="accPopCount_V_1_load" fromId="25" toId="44">
</dataflow>
<dataflow id="358" from="StgValue_279" to="sf" fromId="279" toId="45">
</dataflow>
<dataflow id="359" from="StgValue_279" to="accPopCount_V_0_0_2" fromId="279" toId="46">
</dataflow>
<dataflow id="360" from="StgValue_279" to="accPopCount_V_1_0_2" fromId="279" toId="47">
</dataflow>
<dataflow id="361" from="accPopCount_V_1_load" to="StgValue_48" fromId="44" toId="48">
</dataflow>
<dataflow id="362" from="accPopCount_V_1_0_2" to="StgValue_48" fromId="47" toId="48">
</dataflow>
<dataflow id="363" from="accPopCount_V_load" to="StgValue_49" fromId="43" toId="49">
</dataflow>
<dataflow id="364" from="accPopCount_V_0_0_2" to="StgValue_49" fromId="46" toId="49">
</dataflow>
<dataflow id="365" from="StgValue_287" to="StgValue_50" fromId="287" toId="50">
</dataflow>
<dataflow id="366" from="sf" to="StgValue_50" fromId="45" toId="50">
</dataflow>
<dataflow id="367" from="p_nf_1" to="nf" fromId="82" toId="52">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="368" from="StgValue_167" to="nf" fromId="167" toId="52">
<BackEdge/>
</dataflow>
<dataflow id="369" from="StgValue_287" to="nf" fromId="287" toId="52">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="370" from="StgValue_51" to="nf" fromId="51" toId="52">
</dataflow>
<dataflow id="371" from="i" to="i6" fromId="56" toId="53">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="372" from="StgValue_167" to="i6" fromId="167" toId="53">
<BackEdge/>
</dataflow>
<dataflow id="373" from="StgValue_346" to="i6" fromId="346" toId="53">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="374" from="StgValue_51" to="i6" fromId="51" toId="53">
</dataflow>
<dataflow id="375" from="i6" to="exitcond" fromId="53" toId="54">
</dataflow>
<dataflow id="377" from="StgValue_376" to="exitcond" fromId="376" toId="54">
</dataflow>
<dataflow id="378" from="_ssdm_op_SpecLoopTripCount" to="empty_1178" fromId="332" toId="55">
</dataflow>
<dataflow id="380" from="StgValue_379" to="empty_1178" fromId="379" toId="55">
</dataflow>
<dataflow id="381" from="StgValue_379" to="empty_1178" fromId="379" toId="55">
</dataflow>
<dataflow id="382" from="StgValue_379" to="empty_1178" fromId="379" toId="55">
</dataflow>
<dataflow id="383" from="i6" to="i" fromId="53" toId="56">
</dataflow>
<dataflow id="385" from="StgValue_384" to="i" fromId="384" toId="56">
</dataflow>
<dataflow id="386" from="exitcond" to="StgValue_57" fromId="54" toId="57">
</dataflow>
<dataflow id="387" from="sf" to="sf_load" fromId="45" toId="58">
</dataflow>
<dataflow id="388" from="StgValue_279" to="sf_3" fromId="279" toId="59">
</dataflow>
<dataflow id="389" from="sf_load" to="sf_3" fromId="58" toId="59">
</dataflow>
<dataflow id="390" from="nf" to="tmp_s" fromId="52" toId="60">
</dataflow>
<dataflow id="391" from="StgValue_287" to="tmp_s" fromId="287" toId="60">
</dataflow>
<dataflow id="392" from="sf" to="sf_load_6" fromId="45" toId="61">
</dataflow>
<dataflow id="393" from="tmp_s" to="StgValue_62" fromId="60" toId="62">
</dataflow>
<dataflow id="394" from="nf" to="tmp_1215" fromId="52" toId="63">
</dataflow>
<dataflow id="396" from="StgValue_395" to="tmp_1215" fromId="395" toId="63">
</dataflow>
<dataflow id="397" from="tmp_1215" to="tmp_22" fromId="63" toId="64">
</dataflow>
<dataflow id="398" from="sf_load" to="tmp_22" fromId="58" toId="64">
</dataflow>
<dataflow id="399" from="sf_3" to="tmp_26" fromId="59" toId="65">
</dataflow>
<dataflow id="401" from="StgValue_400" to="tmp_26" fromId="400" toId="65">
</dataflow>
<dataflow id="402" from="tmp_26" to="StgValue_66" fromId="65" toId="66">
</dataflow>
<dataflow id="403" from="sf_3" to="StgValue_67" fromId="59" toId="67">
</dataflow>
<dataflow id="404" from="sf" to="StgValue_67" fromId="45" toId="67">
</dataflow>
<dataflow id="405" from="nf" to="nf_3" fromId="52" toId="69">
</dataflow>
<dataflow id="406" from="StgValue_279" to="nf_3" fromId="279" toId="69">
</dataflow>
<dataflow id="407" from="StgValue_287" to="StgValue_70" fromId="287" toId="70">
</dataflow>
<dataflow id="408" from="sf" to="StgValue_70" fromId="45" toId="70">
</dataflow>
<dataflow id="409" from="sf_load_6" to="tmp_20" fromId="61" toId="72">
</dataflow>
<dataflow id="410" from="inputBuf_V" to="inputBuf_V_addr_2" fromId="28" toId="73">
</dataflow>
<dataflow id="412" from="StgValue_411" to="inputBuf_V_addr_2" fromId="411" toId="73">
</dataflow>
<dataflow id="413" from="tmp_20" to="inputBuf_V_addr_2" fromId="72" toId="73">
</dataflow>
<dataflow id="414" from="inputBuf_V_addr_2" to="inputBuf_V_load" fromId="73" toId="74">
</dataflow>
<dataflow id="416" from="_ssdm_op_Read.ap_fifo.volatile.i8P" to="tmp_V" fromId="415" toId="75">
</dataflow>
<dataflow id="417" from="in_V_V" to="tmp_V" fromId="271" toId="75">
</dataflow>
<dataflow id="418" from="tmp_22" to="tmp_23" fromId="64" toId="76">
</dataflow>
<dataflow id="419" from="weightMem_V" to="weightMem_V_addr" fromId="273" toId="77">
</dataflow>
<dataflow id="420" from="StgValue_411" to="weightMem_V_addr" fromId="411" toId="77">
</dataflow>
<dataflow id="421" from="tmp_23" to="weightMem_V_addr" fromId="76" toId="77">
</dataflow>
<dataflow id="422" from="weightMem_V_addr" to="weightMem_V_load" fromId="77" toId="78">
</dataflow>
<dataflow id="423" from="nf" to="tmp_27" fromId="52" toId="79">
</dataflow>
<dataflow id="424" from="nf_3" to="nf_1" fromId="69" toId="80">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="425" from="StgValue_71" to="nf_1" fromId="71" toId="80">
</dataflow>
<dataflow id="426" from="nf" to="nf_1" fromId="52" toId="80">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="427" from="StgValue_68" to="nf_1" fromId="68" toId="80">
</dataflow>
<dataflow id="428" from="nf_1" to="tmp_37" fromId="80" toId="81">
</dataflow>
<dataflow id="430" from="StgValue_429" to="tmp_37" fromId="429" toId="81">
</dataflow>
<dataflow id="431" from="tmp_37" to="p_nf_1" fromId="81" toId="82">
</dataflow>
<dataflow id="432" from="StgValue_287" to="p_nf_1" fromId="287" toId="82">
</dataflow>
<dataflow id="433" from="nf_1" to="p_nf_1" fromId="80" toId="82">
</dataflow>
<dataflow id="434" from="inputBuf_V_addr_2" to="inputBuf_V_load" fromId="73" toId="83">
</dataflow>
<dataflow id="435" from="sf_load_6" to="tmp_19" fromId="61" toId="84">
</dataflow>
<dataflow id="436" from="inputBuf_V" to="inputBuf_V_addr" fromId="28" toId="85">
</dataflow>
<dataflow id="437" from="StgValue_411" to="inputBuf_V_addr" fromId="411" toId="85">
</dataflow>
<dataflow id="438" from="tmp_19" to="inputBuf_V_addr" fromId="84" toId="85">
</dataflow>
<dataflow id="439" from="tmp_V" to="StgValue_86" fromId="75" toId="86">
</dataflow>
<dataflow id="440" from="inputBuf_V_addr" to="StgValue_86" fromId="85" toId="86">
</dataflow>
<dataflow id="441" from="weightMem_V_addr" to="weightMem_V_load" fromId="77" toId="88">
</dataflow>
<dataflow id="442" from="tmp_V" to="p_s" fromId="75" toId="90">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="443" from="StgValue_87" to="p_s" fromId="87" toId="90">
</dataflow>
<dataflow id="444" from="inputBuf_V_load" to="p_s" fromId="83" toId="90">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="445" from="StgValue_89" to="p_s" fromId="89" toId="90">
</dataflow>
<dataflow id="446" from="p_s" to="tmp1" fromId="90" toId="91">
</dataflow>
<dataflow id="448" from="StgValue_447" to="tmp1" fromId="447" toId="91">
</dataflow>
<dataflow id="449" from="weightMem_V_load" to="masked_V" fromId="88" toId="92">
</dataflow>
<dataflow id="450" from="tmp1" to="masked_V" fromId="91" toId="92">
</dataflow>
<dataflow id="451" from="masked_V" to="tmp_1216" fromId="92" toId="93">
</dataflow>
<dataflow id="453" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_1217" fromId="452" toId="94">
</dataflow>
<dataflow id="454" from="masked_V" to="tmp_1217" fromId="92" toId="94">
</dataflow>
<dataflow id="455" from="StgValue_279" to="tmp_1217" fromId="279" toId="94">
</dataflow>
<dataflow id="456" from="tmp_1216" to="tmp_i_cast" fromId="93" toId="95">
</dataflow>
<dataflow id="457" from="tmp_1217" to="tmp_352_i_cast" fromId="94" toId="96">
</dataflow>
<dataflow id="458" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_1218" fromId="452" toId="97">
</dataflow>
<dataflow id="459" from="masked_V" to="tmp_1218" fromId="92" toId="97">
</dataflow>
<dataflow id="460" from="StgValue_297" to="tmp_1218" fromId="297" toId="97">
</dataflow>
<dataflow id="461" from="tmp_1218" to="tmp_353_i_cast" fromId="97" toId="98">
</dataflow>
<dataflow id="462" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_1219" fromId="452" toId="99">
</dataflow>
<dataflow id="463" from="masked_V" to="tmp_1219" fromId="92" toId="99">
</dataflow>
<dataflow id="465" from="StgValue_464" to="tmp_1219" fromId="464" toId="99">
</dataflow>
<dataflow id="466" from="tmp_352_i_cast" to="tmp2" fromId="96" toId="100">
</dataflow>
<dataflow id="467" from="tmp_353_i_cast" to="tmp2" fromId="98" toId="100">
</dataflow>
<dataflow id="468" from="tmp2" to="tmp_355_i" fromId="100" toId="101">
</dataflow>
<dataflow id="469" from="tmp_i_cast" to="tmp_355_i" fromId="95" toId="101">
</dataflow>
<dataflow id="470" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_1220" fromId="452" toId="102">
</dataflow>
<dataflow id="471" from="masked_V" to="tmp_1220" fromId="92" toId="102">
</dataflow>
<dataflow id="473" from="StgValue_472" to="tmp_1220" fromId="472" toId="102">
</dataflow>
<dataflow id="474" from="tmp_1220" to="tmp_357_i_cast_cast" fromId="102" toId="103">
</dataflow>
<dataflow id="475" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_1221" fromId="452" toId="104">
</dataflow>
<dataflow id="476" from="masked_V" to="tmp_1221" fromId="92" toId="104">
</dataflow>
<dataflow id="478" from="StgValue_477" to="tmp_1221" fromId="477" toId="104">
</dataflow>
<dataflow id="479" from="tmp_1221" to="tmp_360_i_cast_cast" fromId="104" toId="105">
</dataflow>
<dataflow id="480" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_1222" fromId="452" toId="106">
</dataflow>
<dataflow id="481" from="masked_V" to="tmp_1222" fromId="92" toId="106">
</dataflow>
<dataflow id="482" from="StgValue_395" to="tmp_1222" fromId="395" toId="106">
</dataflow>
<dataflow id="483" from="tmp_1222" to="tmp_361_i_cast_cast" fromId="106" toId="107">
</dataflow>
<dataflow id="484" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_1223" fromId="452" toId="108">
</dataflow>
<dataflow id="485" from="masked_V" to="tmp_1223" fromId="92" toId="108">
</dataflow>
<dataflow id="487" from="StgValue_486" to="tmp_1223" fromId="486" toId="108">
</dataflow>
<dataflow id="488" from="tmp_360_i_cast_cast" to="tmp5" fromId="105" toId="109">
</dataflow>
<dataflow id="489" from="tmp_361_i_cast_cast" to="tmp5" fromId="107" toId="109">
</dataflow>
<dataflow id="490" from="tmp5" to="tmp4" fromId="109" toId="110">
</dataflow>
<dataflow id="491" from="tmp_357_i_cast_cast" to="tmp4" fromId="103" toId="110">
</dataflow>
<dataflow id="492" from="tmp_355_i" to="tmp_355_i_cast" fromId="101" toId="111">
</dataflow>
<dataflow id="493" from="tmp_1219" to="tmp_356_i_cast" fromId="99" toId="112">
</dataflow>
<dataflow id="494" from="tmp_355_i_cast" to="tmp3" fromId="111" toId="113">
</dataflow>
<dataflow id="495" from="tmp_356_i_cast" to="tmp3" fromId="112" toId="113">
</dataflow>
<dataflow id="496" from="tmp4" to="tmp4_cast" fromId="110" toId="114">
</dataflow>
<dataflow id="497" from="tmp4_cast" to="tmp_363_i" fromId="114" toId="115">
</dataflow>
<dataflow id="498" from="tmp3" to="tmp_363_i" fromId="113" toId="115">
</dataflow>
<dataflow id="499" from="tmp_363_i" to="tmp_363_i_cast" fromId="115" toId="116">
</dataflow>
<dataflow id="500" from="tmp_1223" to="tmp_364_i_cast" fromId="108" toId="117">
</dataflow>
<dataflow id="501" from="tmp_363_i_cast" to="pct_V_i" fromId="116" toId="118">
</dataflow>
<dataflow id="502" from="tmp_364_i_cast" to="pct_V_i" fromId="117" toId="118">
</dataflow>
<dataflow id="503" from="accPopCount_V_0_0_2" to="accPopCount_V_0_0_2_s" fromId="46" toId="119">
</dataflow>
<dataflow id="505" from="_ssdm_op_BitConcatenate.i5.i4.i1" to="tmp_i" fromId="504" toId="120">
</dataflow>
<dataflow id="506" from="pct_V_i" to="tmp_i" fromId="118" toId="120">
</dataflow>
<dataflow id="508" from="StgValue_507" to="tmp_i" fromId="507" toId="120">
</dataflow>
<dataflow id="510" from="StgValue_509" to="agg_result_V_i" fromId="509" toId="121">
</dataflow>
<dataflow id="511" from="tmp_i" to="agg_result_V_i" fromId="120" toId="121">
</dataflow>
<dataflow id="512" from="agg_result_V_i" to="agg_result_V_i_cast" fromId="121" toId="122">
</dataflow>
<dataflow id="513" from="accPopCount_V_0_0_2_s" to="tmp_25" fromId="119" toId="123">
</dataflow>
<dataflow id="514" from="agg_result_V_i_cast" to="tmp_25" fromId="122" toId="123">
</dataflow>
<dataflow id="515" from="StgValue_346" to="StgValue_124" fromId="346" toId="124">
</dataflow>
<dataflow id="516" from="accPopCount_V_0_0_2" to="StgValue_124" fromId="46" toId="124">
</dataflow>
<dataflow id="517" from="tmp_25" to="StgValue_125" fromId="123" toId="125">
</dataflow>
<dataflow id="518" from="accPopCount_V_0_0_2" to="StgValue_125" fromId="46" toId="125">
</dataflow>
<dataflow id="519" from="tmp_25" to="tmp_32" fromId="123" toId="126">
</dataflow>
<dataflow id="520" from="means_in7_V_0" to="means_in7_V_0_load" fromId="276" toId="127">
</dataflow>
<dataflow id="521" from="tmp_32" to="tmp_38" fromId="126" toId="128">
</dataflow>
<dataflow id="522" from="means_in7_V_0_load" to="tmp_38" fromId="127" toId="128">
</dataflow>
<dataflow id="523" from="accPopCount_V_1_0_2" to="accPopCount_V_1_0_2_s" fromId="47" toId="129">
</dataflow>
<dataflow id="524" from="tmp_32" to="tmp_38" fromId="126" toId="130">
</dataflow>
<dataflow id="525" from="means_in7_V_0_load" to="tmp_38" fromId="127" toId="130">
</dataflow>
<dataflow id="526" from="accPopCount_V_1_0_2_s" to="tmp_101_1" fromId="129" toId="131">
</dataflow>
<dataflow id="527" from="means_in7_V_1" to="means_in7_V_1_load" fromId="277" toId="132">
</dataflow>
<dataflow id="528" from="tmp_101_1" to="tmp_102_1" fromId="131" toId="133">
</dataflow>
<dataflow id="529" from="means_in7_V_1_load" to="tmp_102_1" fromId="132" toId="133">
</dataflow>
<dataflow id="530" from="alphaMem_V" to="alphaMem_V_addr" fromId="275" toId="134">
</dataflow>
<dataflow id="531" from="StgValue_411" to="alphaMem_V_addr" fromId="411" toId="134">
</dataflow>
<dataflow id="532" from="tmp_27" to="alphaMem_V_addr" fromId="79" toId="134">
</dataflow>
<dataflow id="533" from="alphaMem_V_addr" to="alphaMem_V_load" fromId="134" toId="135">
</dataflow>
<dataflow id="534" from="StgValue_346" to="StgValue_136" fromId="346" toId="136">
</dataflow>
<dataflow id="535" from="accPopCount_V_1_0_2" to="StgValue_136" fromId="47" toId="136">
</dataflow>
<dataflow id="536" from="tmp_32" to="tmp_38" fromId="126" toId="137">
</dataflow>
<dataflow id="537" from="means_in7_V_0_load" to="tmp_38" fromId="127" toId="137">
</dataflow>
<dataflow id="538" from="tmp_101_1" to="tmp_102_1" fromId="131" toId="138">
</dataflow>
<dataflow id="539" from="means_in7_V_1_load" to="tmp_102_1" fromId="132" toId="138">
</dataflow>
<dataflow id="540" from="alphaMem_V_addr" to="alphaMem_V_load" fromId="134" toId="139">
</dataflow>
<dataflow id="541" from="tmp_101_1" to="tmp_102_1" fromId="131" toId="140">
</dataflow>
<dataflow id="542" from="means_in7_V_1_load" to="tmp_102_1" fromId="132" toId="140">
</dataflow>
<dataflow id="543" from="tmp_38" to="tmp_103_1" fromId="137" toId="141">
</dataflow>
<dataflow id="544" from="tmp_102_1" to="tmp_103_1" fromId="140" toId="141">
</dataflow>
<dataflow id="545" from="alphaMem_V_load" to="tmp_28" fromId="139" toId="142">
</dataflow>
<dataflow id="546" from="tmp_103_1" to="tmp_29" fromId="141" toId="143">
</dataflow>
<dataflow id="547" from="tmp_28" to="tmp_30" fromId="142" toId="144">
</dataflow>
<dataflow id="548" from="tmp_29" to="tmp_30" fromId="143" toId="144">
</dataflow>
<dataflow id="549" from="tmp_28" to="tmp_30" fromId="142" toId="145">
</dataflow>
<dataflow id="550" from="tmp_29" to="tmp_30" fromId="143" toId="145">
</dataflow>
<dataflow id="551" from="thresMem_V" to="thresMem_V_addr" fromId="274" toId="146">
</dataflow>
<dataflow id="552" from="StgValue_411" to="thresMem_V_addr" fromId="411" toId="146">
</dataflow>
<dataflow id="553" from="tmp_27" to="thresMem_V_addr" fromId="79" toId="146">
</dataflow>
<dataflow id="554" from="thresMem_V_addr" to="thresMem_V_load" fromId="146" toId="147">
</dataflow>
<dataflow id="555" from="tmp_28" to="tmp_30" fromId="142" toId="148">
</dataflow>
<dataflow id="556" from="tmp_29" to="tmp_30" fromId="143" toId="148">
</dataflow>
<dataflow id="557" from="thresMem_V_addr" to="thresMem_V_load" fromId="146" toId="149">
</dataflow>
<dataflow id="558" from="tmp_28" to="tmp_30" fromId="142" toId="150">
</dataflow>
<dataflow id="559" from="tmp_29" to="tmp_30" fromId="143" toId="150">
</dataflow>
<dataflow id="560" from="tmp_30" to="tmp_31" fromId="150" toId="151">
</dataflow>
<dataflow id="562" from="_ssdm_op_BitConcatenate.i32.i24.i8" to="tmp_33" fromId="561" toId="152">
</dataflow>
<dataflow id="563" from="thresMem_V_load" to="tmp_33" fromId="149" toId="152">
</dataflow>
<dataflow id="565" from="StgValue_564" to="tmp_33" fromId="564" toId="152">
</dataflow>
<dataflow id="566" from="tmp_33" to="tmp_33_cast3" fromId="152" toId="153">
</dataflow>
<dataflow id="567" from="tmp_33_cast3" to="tmp_34" fromId="153" toId="154">
</dataflow>
<dataflow id="568" from="tmp_31" to="tmp_34" fromId="151" toId="154">
</dataflow>
<dataflow id="570" from="_ssdm_op_PartSelect.i24.i49.i32.i32" to="tmp_36" fromId="569" toId="155">
</dataflow>
<dataflow id="571" from="tmp_34" to="tmp_36" fromId="154" toId="155">
</dataflow>
<dataflow id="573" from="StgValue_572" to="tmp_36" fromId="572" toId="155">
</dataflow>
<dataflow id="575" from="StgValue_574" to="tmp_36" fromId="574" toId="155">
</dataflow>
<dataflow id="576" from="tmp_36" to="tmp_V_18" fromId="155" toId="156">
</dataflow>
<dataflow id="578" from="StgValue_577" to="tmp_V_18" fromId="577" toId="156">
</dataflow>
<dataflow id="579" from="means_out7_V_0" to="means_out7_V_0_load" fromId="278" toId="157">
</dataflow>
<dataflow id="580" from="tmp_36" to="tmp_39" fromId="155" toId="158">
</dataflow>
<dataflow id="581" from="means_out7_V_0_load" to="tmp_39" fromId="157" toId="158">
</dataflow>
<dataflow id="582" from="tmp_36" to="addconv" fromId="155" toId="159">
</dataflow>
<dataflow id="583" from="means_out7_V_0_load" to="addconv" fromId="157" toId="159">
</dataflow>
<dataflow id="584" from="tmp_V_18" to="accResidual_0_V" fromId="156" toId="160">
</dataflow>
<dataflow id="585" from="tmp_39" to="accResidual_0_V" fromId="158" toId="160">
</dataflow>
<dataflow id="586" from="addconv" to="accResidual_0_V" fromId="159" toId="160">
</dataflow>
<dataflow id="588" from="_ssdm_op_Write.ap_fifo.volatile.i1P" to="StgValue_161" fromId="587" toId="161">
</dataflow>
<dataflow id="589" from="out_V_V" to="StgValue_161" fromId="272" toId="161">
</dataflow>
<dataflow id="590" from="tmp_V_18" to="StgValue_161" fromId="156" toId="161">
</dataflow>
<dataflow id="591" from="accResidual_0_V" to="tmp_V_19" fromId="160" toId="162">
</dataflow>
<dataflow id="592" from="StgValue_577" to="tmp_V_19" fromId="577" toId="162">
</dataflow>
<dataflow id="594" from="_ssdm_op_SpecRegionBegin" to="tmp_24" fromId="593" toId="163">
</dataflow>
<dataflow id="596" from="p_str78" to="tmp_24" fromId="595" toId="163">
</dataflow>
<dataflow id="598" from="_ssdm_op_SpecPipeline" to="StgValue_164" fromId="597" toId="164">
</dataflow>
<dataflow id="599" from="StgValue_279" to="StgValue_164" fromId="279" toId="164">
</dataflow>
<dataflow id="600" from="StgValue_279" to="StgValue_164" fromId="279" toId="164">
</dataflow>
<dataflow id="601" from="StgValue_279" to="StgValue_164" fromId="279" toId="164">
</dataflow>
<dataflow id="602" from="StgValue_287" to="StgValue_164" fromId="287" toId="164">
</dataflow>
<dataflow id="603" from="p_str" to="StgValue_164" fromId="290" toId="164">
</dataflow>
<dataflow id="604" from="_ssdm_op_Write.ap_fifo.volatile.i1P" to="StgValue_165" fromId="587" toId="165">
</dataflow>
<dataflow id="605" from="out_V_V" to="StgValue_165" fromId="272" toId="165">
</dataflow>
<dataflow id="606" from="tmp_V_19" to="StgValue_165" fromId="162" toId="165">
</dataflow>
<dataflow id="608" from="_ssdm_op_SpecRegionEnd" to="empty_1179" fromId="607" toId="166">
</dataflow>
<dataflow id="609" from="p_str78" to="empty_1179" fromId="595" toId="166">
</dataflow>
<dataflow id="610" from="tmp_24" to="empty_1179" fromId="163" toId="166">
</dataflow>
<dataflow id="611" from="tmp" to="StgValue_2" fromId="31" toId="2">
</dataflow>
<dataflow id="612" from="exitcond" to="StgValue_3" fromId="54" toId="3">
</dataflow>
<dataflow id="613" from="exitcond" to="StgValue_4" fromId="54" toId="4">
</dataflow>
<dataflow id="614" from="tmp_26" to="StgValue_4" fromId="65" toId="4">
</dataflow>
<dataflow id="615" from="exitcond" to="StgValue_5" fromId="54" toId="5">
</dataflow>
<dataflow id="616" from="tmp_s" to="StgValue_5" fromId="60" toId="5">
</dataflow>
<dataflow id="617" from="tmp_26" to="StgValue_5" fromId="65" toId="5">
</dataflow>
<dataflow id="618" from="exitcond" to="StgValue_6" fromId="54" toId="6">
</dataflow>
<dataflow id="619" from="tmp_s" to="StgValue_6" fromId="60" toId="6">
</dataflow>
<dataflow id="620" from="exitcond" to="StgValue_7" fromId="54" toId="7">
</dataflow>
<dataflow id="621" from="tmp_s" to="StgValue_7" fromId="60" toId="7">
</dataflow>
<dataflow id="622" from="exitcond" to="StgValue_10" fromId="54" toId="10">
</dataflow>
<dataflow id="623" from="tmp_26" to="StgValue_10" fromId="65" toId="10">
</dataflow>
<dataflow id="624" from="exitcond" to="StgValue_11" fromId="54" toId="11">
</dataflow>
<dataflow id="625" from="tmp_26" to="StgValue_11" fromId="65" toId="11">
</dataflow>
<dataflow id="626" from="exitcond" to="StgValue_12" fromId="54" toId="12">
</dataflow>
<dataflow id="627" from="tmp_26" to="StgValue_12" fromId="65" toId="12">
</dataflow>
<dataflow id="628" from="exitcond" to="StgValue_13" fromId="54" toId="13">
</dataflow>
<dataflow id="629" from="tmp_26" to="StgValue_13" fromId="65" toId="13">
</dataflow>
<dataflow id="630" from="exitcond" to="StgValue_14" fromId="54" toId="14">
</dataflow>
<dataflow id="631" from="tmp_26" to="StgValue_14" fromId="65" toId="14">
</dataflow>
<dataflow id="632" from="exitcond" to="StgValue_15" fromId="54" toId="15">
</dataflow>
<dataflow id="633" from="tmp_26" to="StgValue_15" fromId="65" toId="15">
</dataflow>
<dataflow id="634" from="exitcond" to="StgValue_16" fromId="54" toId="16">
</dataflow>
<dataflow id="635" from="tmp_26" to="StgValue_16" fromId="65" toId="16">
</dataflow>
<dataflow id="636" from="exitcond" to="StgValue_17" fromId="54" toId="17">
</dataflow>
<dataflow id="637" from="tmp_26" to="StgValue_17" fromId="65" toId="17">
</dataflow>
<dataflow id="638" from="exitcond" to="StgValue_18" fromId="54" toId="18">
</dataflow>
<dataflow id="639" from="tmp_26" to="StgValue_18" fromId="65" toId="18">
</dataflow>
<dataflow id="640" from="exitcond" to="StgValue_19" fromId="54" toId="19">
</dataflow>
<dataflow id="641" from="tmp_26" to="StgValue_19" fromId="65" toId="19">
</dataflow>
<dataflow id="642" from="exitcond" to="StgValue_20" fromId="54" toId="20">
</dataflow>
<dataflow id="643" from="tmp_26" to="StgValue_20" fromId="65" toId="20">
</dataflow>
<dataflow id="644" from="exitcond" to="StgValue_21" fromId="54" toId="21">
</dataflow>
<dataflow id="645" from="tmp_26" to="StgValue_21" fromId="65" toId="21">
</dataflow>
<dataflow id="646" from="exitcond" to="StgValue_22" fromId="54" toId="22">
</dataflow>
<dataflow id="647" from="tmp_26" to="StgValue_22" fromId="65" toId="22">
</dataflow>
<dataflow id="648" from="tmp" to="StgValue_3" fromId="31" toId="3">
</dataflow>
<dataflow id="649" from="tmp" to="StgValue_4" fromId="31" toId="4">
</dataflow>
<dataflow id="650" from="tmp" to="StgValue_5" fromId="31" toId="5">
</dataflow>
<dataflow id="651" from="tmp" to="StgValue_6" fromId="31" toId="6">
</dataflow>
<dataflow id="652" from="tmp" to="StgValue_7" fromId="31" toId="7">
</dataflow>
<dataflow id="653" from="tmp" to="StgValue_8" fromId="31" toId="8">
</dataflow>
<dataflow id="654" from="tmp" to="StgValue_9" fromId="31" toId="9">
</dataflow>
<dataflow id="655" from="tmp" to="StgValue_10" fromId="31" toId="10">
</dataflow>
<dataflow id="656" from="tmp" to="StgValue_11" fromId="31" toId="11">
</dataflow>
<dataflow id="657" from="tmp" to="StgValue_12" fromId="31" toId="12">
</dataflow>
<dataflow id="658" from="tmp" to="StgValue_13" fromId="31" toId="13">
</dataflow>
<dataflow id="659" from="tmp" to="StgValue_14" fromId="31" toId="14">
</dataflow>
<dataflow id="660" from="tmp" to="StgValue_15" fromId="31" toId="15">
</dataflow>
<dataflow id="661" from="tmp" to="StgValue_16" fromId="31" toId="16">
</dataflow>
<dataflow id="662" from="tmp" to="StgValue_17" fromId="31" toId="17">
</dataflow>
<dataflow id="663" from="tmp" to="StgValue_18" fromId="31" toId="18">
</dataflow>
<dataflow id="664" from="tmp" to="StgValue_19" fromId="31" toId="19">
</dataflow>
<dataflow id="665" from="tmp" to="StgValue_20" fromId="31" toId="20">
</dataflow>
<dataflow id="666" from="tmp" to="StgValue_21" fromId="31" toId="21">
</dataflow>
<dataflow id="667" from="tmp" to="StgValue_22" fromId="31" toId="22">
</dataflow>
<dataflow id="668" from="tmp_26" to="StgValue_6" fromId="65" toId="6">
</dataflow>
<dataflow id="669" from="tmp_26" to="StgValue_7" fromId="65" toId="7">
</dataflow>
<dataflow id="670" from="exitcond" to="StgValue_8" fromId="54" toId="8">
</dataflow>
<dataflow id="671" from="tmp_26" to="StgValue_8" fromId="65" toId="8">
</dataflow>
<dataflow id="672" from="exitcond" to="StgValue_9" fromId="54" toId="9">
</dataflow>
<dataflow id="673" from="tmp_26" to="StgValue_9" fromId="65" toId="9">
</dataflow>
<dataflow id="674" from="tmp_s" to="StgValue_8" fromId="60" toId="8">
</dataflow>
<dataflow id="675" from="tmp_s" to="StgValue_9" fromId="60" toId="9">
</dataflow>
<dataflow id="676" from="tmp_s" to="StgValue_10" fromId="60" toId="10">
</dataflow>
<dataflow id="677" from="tmp_s" to="StgValue_11" fromId="60" toId="11">
</dataflow>
<dataflow id="678" from="tmp_s" to="StgValue_12" fromId="60" toId="12">
</dataflow>
<dataflow id="679" from="tmp_s" to="StgValue_13" fromId="60" toId="13">
</dataflow>
<dataflow id="680" from="tmp_s" to="StgValue_14" fromId="60" toId="14">
</dataflow>
<dataflow id="681" from="tmp_s" to="StgValue_15" fromId="60" toId="15">
</dataflow>
<dataflow id="682" from="tmp_s" to="StgValue_16" fromId="60" toId="16">
</dataflow>
<dataflow id="683" from="tmp_s" to="StgValue_17" fromId="60" toId="17">
</dataflow>
<dataflow id="684" from="tmp_s" to="StgValue_18" fromId="60" toId="18">
</dataflow>
<dataflow id="685" from="tmp_s" to="StgValue_19" fromId="60" toId="19">
</dataflow>
<dataflow id="686" from="tmp_s" to="StgValue_20" fromId="60" toId="20">
</dataflow>
<dataflow id="687" from="tmp_s" to="StgValue_21" fromId="60" toId="21">
</dataflow>
<dataflow id="688" from="tmp_s" to="StgValue_22" fromId="60" toId="22">
</dataflow>
</dataflows>


</stg>
