Analysis & Synthesis report for GaimBoi
Tue Mar 12 08:21:19 2019
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |TOP|CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Registers Added for RAM Pass-Through Logic
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for RAM:IC_1|altsyncram:altsyncram_component|altsyncram_3344:auto_generated|altsyncram_vi13:altsyncram1
 19. Source assignments for CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i
 20. Source assignments for CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0
 21. Source assignments for CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1
 22. Source assignments for CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2
 23. Source assignments for CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3
 24. Source assignments for CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4
 25. Source assignments for HX8357_Controller:IC_3|altsyncram:PARAMETERS_rtl_0|altsyncram_6tm1:auto_generated
 26. Parameter Settings for User Entity Instance: RAM:IC_1|altsyncram:altsyncram_component
 27. Parameter Settings for User Entity Instance: CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i
 28. Parameter Settings for Inferred Entity Instance: HX8357_Controller:IC_3|altsyncram:PARAMETERS_rtl_0
 29. altsyncram Parameter Settings by Entity Instance
 30. Port Connectivity Checks: "CLOCK:IC_4"
 31. Port Connectivity Checks: "HX8357_Controller:IC_3"
 32. Port Connectivity Checks: "Processor:IC_0"
 33. In-System Memory Content Editor Settings
 34. Post-Synthesis Netlist Statistics for Top Partition
 35. Elapsed Time Per Partition
 36. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Mar 12 08:21:19 2019       ;
; Quartus Prime Version           ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                   ; GaimBoi                                     ;
; Top-level Entity Name           ; TOP                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 514                                         ;
; Total pins                      ; 142                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 524,352                                     ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; TOP                ; GaimBoi            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; All                ;                    ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                              ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+-------------+
; RAM.mif                                                            ; yes             ; User Memory Initialization File              ; C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.mif                                                            ;             ;
; RAM.vhd                                                            ; yes             ; User Wizard-Generated File                   ; C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd                                                            ;             ;
; GaimBoiLibrary.vhd                                                 ; yes             ; User VHDL File                               ; C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd                                                 ;             ;
; IMC.vhd                                                            ; yes             ; User VHDL File                               ; C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd                                                            ;             ;
; Processor.vhd                                                      ; yes             ; User VHDL File                               ; C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd                                                      ;             ;
; TOP.vhd                                                            ; yes             ; User VHDL File                               ; C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd                                                            ;             ;
; HX8357_Controller.vhd                                              ; yes             ; User VHDL File                               ; C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd                                              ;             ;
; CLOCK.vhd                                                          ; yes             ; User Wizard-Generated File                   ; C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/CLOCK.vhd                                                          ; CLOCK       ;
; CLOCK/CLOCK_0002.v                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/CLOCK/CLOCK_0002.v                                                 ; CLOCK       ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf                                                     ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                              ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mux.inc                                                        ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_decode.inc                                                     ;             ;
; aglobal180.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc                                                     ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                      ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.inc                                                         ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altram.inc                                                         ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altdpram.inc                                                       ;             ;
; db/altsyncram_3344.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/db/altsyncram_3344.tdf                                             ;             ;
; db/altsyncram_vi13.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/db/altsyncram_vi13.tdf                                             ;             ;
; db/decode_dla.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/db/decode_dla.tdf                                                  ;             ;
; db/decode_61a.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/db/decode_61a.tdf                                                  ;             ;
; db/mux_tfb.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/db/mux_tfb.tdf                                                     ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                      ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                  ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                     ;             ;
; altera_pll.v                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v                                                       ;             ;
; altera_pll_dps_lcell_comb.v                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll_dps_lcell_comb.v                                        ;             ;
; altera_cyclonev_pll.v                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v                                              ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_hub.vhd                                                        ; altera_sld  ;
; db/ip/sldb9d8144e/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/db/ip/sldb9d8144e/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldb9d8144e/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/db/ip/sldb9d8144e/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldb9d8144e/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/db/ip/sldb9d8144e/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldb9d8144e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/db/ip/sldb9d8144e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldb9d8144e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/db/ip/sldb9d8144e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldb9d8144e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/db/ip/sldb9d8144e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                   ;             ;
; db/altsyncram_6tm1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/db/altsyncram_6tm1.tdf                                             ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                             ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                     ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 2029                                                                                                      ;
;                                             ;                                                                                                           ;
; Combinational ALUT usage for logic          ; 3011                                                                                                      ;
;     -- 7 input functions                    ; 96                                                                                                        ;
;     -- 6 input functions                    ; 939                                                                                                       ;
;     -- 5 input functions                    ; 438                                                                                                       ;
;     -- 4 input functions                    ; 491                                                                                                       ;
;     -- <=3 input functions                  ; 1047                                                                                                      ;
;                                             ;                                                                                                           ;
; Dedicated logic registers                   ; 514                                                                                                       ;
;                                             ;                                                                                                           ;
; I/O pins                                    ; 142                                                                                                       ;
; Total MLAB memory bits                      ; 0                                                                                                         ;
; Total block memory bits                     ; 524352                                                                                                    ;
;                                             ;                                                                                                           ;
; Total DSP Blocks                            ; 0                                                                                                         ;
;                                             ;                                                                                                           ;
; Total PLLs                                  ; 1                                                                                                         ;
;     -- Fractional PLLs                      ; 1                                                                                                         ;
;                                             ;                                                                                                           ;
; Maximum fan-out node                        ; CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|cascade_wire[1] ;
; Maximum fan-out                             ; 385                                                                                                       ;
; Total fan-out                               ; 17817                                                                                                     ;
; Average fan-out                             ; 4.53                                                                                                      ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                             ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |TOP                                                                                                                                    ; 3011 (9)            ; 514 (0)                   ; 524352            ; 0          ; 142  ; 0            ; |TOP                                                                                                                                                                                                                                                                                                                                            ; TOP                               ; work         ;
;    |CLOCK:IC_4|                                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP|CLOCK:IC_4                                                                                                                                                                                                                                                                                                                                 ; CLOCK                             ; clock        ;
;       |CLOCK_0002:clock_inst|                                                                                                           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP|CLOCK:IC_4|CLOCK_0002:clock_inst                                                                                                                                                                                                                                                                                                           ; CLOCK_0002                        ; CLOCK        ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP|CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                   ; altera_pll                        ; work         ;
;             |altera_cyclonev_pll:cyclonev_pll|                                                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP|CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll                                                                                                                                                                                                                                                  ; altera_cyclonev_pll               ; work         ;
;                |altera_cyclonev_pll_base:fpll_0|                                                                                        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP|CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0                                                                                                                                                                                                                  ; altera_cyclonev_pll_base          ; work         ;
;    |HX8357_Controller:IC_3|                                                                                                             ; 242 (242)           ; 124 (124)                 ; 64                ; 0          ; 0    ; 0            ; |TOP|HX8357_Controller:IC_3                                                                                                                                                                                                                                                                                                                     ; HX8357_Controller                 ; work         ;
;       |altsyncram:PARAMETERS_rtl_0|                                                                                                     ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |TOP|HX8357_Controller:IC_3|altsyncram:PARAMETERS_rtl_0                                                                                                                                                                                                                                                                                         ; altsyncram                        ; work         ;
;          |altsyncram_6tm1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |TOP|HX8357_Controller:IC_3|altsyncram:PARAMETERS_rtl_0|altsyncram_6tm1:auto_generated                                                                                                                                                                                                                                                          ; altsyncram_6tm1                   ; work         ;
;    |IMC:IC_2|                                                                                                                           ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP|IMC:IC_2                                                                                                                                                                                                                                                                                                                                   ; IMC                               ; work         ;
;    |Processor:IC_0|                                                                                                                     ; 2521 (2521)         ; 253 (253)                 ; 0                 ; 0          ; 0    ; 0            ; |TOP|Processor:IC_0                                                                                                                                                                                                                                                                                                                             ; Processor                         ; work         ;
;    |RAM:IC_1|                                                                                                                           ; 124 (0)             ; 50 (0)                    ; 524288            ; 0          ; 0    ; 0            ; |TOP|RAM:IC_1                                                                                                                                                                                                                                                                                                                                   ; RAM                               ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 124 (0)             ; 50 (0)                    ; 524288            ; 0          ; 0    ; 0            ; |TOP|RAM:IC_1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                   ; altsyncram                        ; work         ;
;          |altsyncram_3344:auto_generated|                                                                                               ; 124 (0)             ; 50 (0)                    ; 524288            ; 0          ; 0    ; 0            ; |TOP|RAM:IC_1|altsyncram:altsyncram_component|altsyncram_3344:auto_generated                                                                                                                                                                                                                                                                    ; altsyncram_3344                   ; work         ;
;             |altsyncram_vi13:altsyncram1|                                                                                               ; 56 (0)              ; 6 (6)                     ; 524288            ; 0          ; 0    ; 0            ; |TOP|RAM:IC_1|altsyncram:altsyncram_component|altsyncram_3344:auto_generated|altsyncram_vi13:altsyncram1                                                                                                                                                                                                                                        ; altsyncram_vi13                   ; work         ;
;                |decode_61a:rden_decode_a|                                                                                               ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP|RAM:IC_1|altsyncram:altsyncram_component|altsyncram_3344:auto_generated|altsyncram_vi13:altsyncram1|decode_61a:rden_decode_a                                                                                                                                                                                                               ; decode_61a                        ; work         ;
;                |decode_61a:rden_decode_b|                                                                                               ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP|RAM:IC_1|altsyncram:altsyncram_component|altsyncram_3344:auto_generated|altsyncram_vi13:altsyncram1|decode_61a:rden_decode_b                                                                                                                                                                                                               ; decode_61a                        ; work         ;
;                |decode_dla:decode4|                                                                                                     ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP|RAM:IC_1|altsyncram:altsyncram_component|altsyncram_3344:auto_generated|altsyncram_vi13:altsyncram1|decode_dla:decode4                                                                                                                                                                                                                     ; decode_dla                        ; work         ;
;                |decode_dla:decode5|                                                                                                     ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP|RAM:IC_1|altsyncram:altsyncram_component|altsyncram_3344:auto_generated|altsyncram_vi13:altsyncram1|decode_dla:decode5                                                                                                                                                                                                                     ; decode_dla                        ; work         ;
;                |mux_tfb:mux6|                                                                                                           ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP|RAM:IC_1|altsyncram:altsyncram_component|altsyncram_3344:auto_generated|altsyncram_vi13:altsyncram1|mux_tfb:mux6                                                                                                                                                                                                                           ; mux_tfb                           ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 68 (55)             ; 44 (36)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP|RAM:IC_1|altsyncram:altsyncram_component|altsyncram_3344:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                          ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|                                                                  ; 13 (13)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP|RAM:IC_1|altsyncram:altsyncram_component|altsyncram_3344:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr                                                                                                                                                                                    ; sld_rom_sr                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 98 (1)              ; 87 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 97 (0)              ; 87 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 97 (0)              ; 87 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 97 (1)              ; 87 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 96 (0)              ; 82 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 96 (64)             ; 82 (54)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 14 (14)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------+
; Name                                                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF     ;
+----------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------+
; HX8357_Controller:IC_3|altsyncram:PARAMETERS_rtl_0|altsyncram_6tm1:auto_generated|ALTSYNCRAM                   ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64     ; None    ;
; RAM:IC_1|altsyncram:altsyncram_component|altsyncram_3344:auto_generated|altsyncram_vi13:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port   ; 65536        ; 8            ; 65536        ; 8            ; 524288 ; RAM.mif ;
+----------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                          ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |TOP|RAM:IC_1                                                                                                                                                                                                                                                            ; RAM.vhd         ;
; Altera ; altera_pll   ; 18.0    ; N/A          ; N/A          ; |TOP|CLOCK:IC_4                                                                                                                                                                                                                                                          ; CLOCK.vhd       ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TOP|CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state                                                                                                                                   ;
+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+
; Name                               ; dps_current_state.PHASE_DONE_LOW_0 ; dps_current_state.PHASE_DONE_LOW_4 ; dps_current_state.PHASE_DONE_LOW_3 ; dps_current_state.PHASE_DONE_LOW_2 ; dps_current_state.PHASE_DONE_LOW_1 ; dps_current_state.PHASE_DONE_HIGH ;
+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+
; dps_current_state.PHASE_DONE_HIGH  ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                 ;
; dps_current_state.PHASE_DONE_LOW_1 ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 1                                  ; 1                                 ;
; dps_current_state.PHASE_DONE_LOW_2 ; 0                                  ; 0                                  ; 0                                  ; 1                                  ; 0                                  ; 1                                 ;
; dps_current_state.PHASE_DONE_LOW_3 ; 0                                  ; 0                                  ; 1                                  ; 0                                  ; 0                                  ; 1                                 ;
; dps_current_state.PHASE_DONE_LOW_4 ; 0                                  ; 1                                  ; 0                                  ; 0                                  ; 0                                  ; 1                                 ;
; dps_current_state.PHASE_DONE_LOW_0 ; 1                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 1                                 ;
+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; IMC:IC_2|DATA[0]$latch                              ; Processor:IC_0|MREQ ; yes                    ;
; IMC:IC_2|IO_8[0]$latch                              ; Processor:IC_0|MREQ ; yes                    ;
; IMC:IC_2|IO_8[0]_71                                 ; Processor:IC_0|MREQ ; yes                    ;
; IMC:IC_2|IO_8[1]$latch                              ; Processor:IC_0|MREQ ; yes                    ;
; IMC:IC_2|IO_8[2]$latch                              ; Processor:IC_0|MREQ ; yes                    ;
; IMC:IC_2|IO_8[3]$latch                              ; Processor:IC_0|MREQ ; yes                    ;
; IMC:IC_2|IO_8[4]$latch                              ; Processor:IC_0|MREQ ; yes                    ;
; IMC:IC_2|IO_8[5]$latch                              ; Processor:IC_0|MREQ ; yes                    ;
; IMC:IC_2|IO_8[7]$latch                              ; Processor:IC_0|MREQ ; yes                    ;
; IMC:IC_2|IO_8[6]$latch                              ; Processor:IC_0|MREQ ; yes                    ;
; IMC:IC_2|DATA[1]$latch                              ; Processor:IC_0|MREQ ; yes                    ;
; IMC:IC_2|DATA[2]$latch                              ; Processor:IC_0|MREQ ; yes                    ;
; IMC:IC_2|DATA[3]$latch                              ; Processor:IC_0|MREQ ; yes                    ;
; IMC:IC_2|DATA[4]$latch                              ; Processor:IC_0|MREQ ; yes                    ;
; IMC:IC_2|DATA[5]$latch                              ; Processor:IC_0|MREQ ; yes                    ;
; IMC:IC_2|DATA[7]$latch                              ; Processor:IC_0|MREQ ; yes                    ;
; IMC:IC_2|DATA[6]$latch                              ; Processor:IC_0|MREQ ; yes                    ;
; Number of user-specified and inferred latches = 17  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+
; Register name                                                                                                                    ; Reason for Removal                                  ;
+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+
; HX8357_Controller:IC_3|LEDR[8,9]                                                                                                 ; Stuck at GND due to stuck port data_in              ;
; Processor:IC_0|\Processor:DI                                                                                                     ; Lost fanout                                         ;
; HX8357_Controller:IC_3|GET_DATA[3..9,11..31]                                                                                     ; Merged with HX8357_Controller:IC_3|GET_DATA[10]     ;
; HX8357_Controller:IC_3|COUNTER[3..9,11..31]                                                                                      ; Merged with HX8357_Controller:IC_3|COUNTER[10]      ;
; Processor:IC_0|\Processor:counter[5..9,11..31]                                                                                   ; Merged with Processor:IC_0|\Processor:counter[10]   ;
; Processor:IC_0|\Processor:REG_POINT[4..9,11..31]                                                                                 ; Merged with Processor:IC_0|\Processor:REG_POINT[10] ;
; Processor:IC_0|\Processor:REG_INDEX[3..9,11..31]                                                                                 ; Merged with Processor:IC_0|\Processor:REG_INDEX[10] ;
; Processor:IC_0|\Processor:LD_OP[4..9,11..31]                                                                                     ; Merged with Processor:IC_0|\Processor:LD_OP[10]     ;
; Processor:IC_0|DATA[7]~en                                                                                                        ; Lost fanout                                         ;
; Processor:IC_0|DATA[6]~en                                                                                                        ; Lost fanout                                         ;
; Processor:IC_0|DATA[5]~en                                                                                                        ; Lost fanout                                         ;
; Processor:IC_0|DATA[4]~en                                                                                                        ; Lost fanout                                         ;
; Processor:IC_0|DATA[3]~en                                                                                                        ; Lost fanout                                         ;
; Processor:IC_0|DATA[2]~en                                                                                                        ; Lost fanout                                         ;
; Processor:IC_0|DATA[1]~en                                                                                                        ; Lost fanout                                         ;
; Processor:IC_0|DATA[0]~en                                                                                                        ; Lost fanout                                         ;
; Processor:IC_0|\Processor:LD_OP[10]                                                                                              ; Stuck at GND due to stuck port data_in              ;
; HX8357_Controller:IC_3|GET_DATA[10]                                                                                              ; Stuck at GND due to stuck port data_in              ;
; HX8357_Controller:IC_3|COUNTER[10]                                                                                               ; Stuck at GND due to stuck port data_in              ;
; Processor:IC_0|\Processor:counter[10]                                                                                            ; Stuck at GND due to stuck port data_in              ;
; CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~2                       ; Lost fanout                                         ;
; CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~3                       ; Lost fanout                                         ;
; CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~4                       ; Lost fanout                                         ;
; CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~5                       ; Lost fanout                                         ;
; CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state.PHASE_DONE_HIGH         ; Stuck at GND due to stuck port clock                ;
; CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state.PHASE_DONE_LOW_1        ; Stuck at GND due to stuck port clock                ;
; CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state.PHASE_DONE_LOW_0        ; Lost fanout                                         ;
; CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state.PHASE_DONE_LOW_2        ; Stuck at GND due to stuck port clock                ;
; CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state.PHASE_DONE_LOW_3        ; Stuck at GND due to stuck port clock                ;
; CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state.PHASE_DONE_LOW_4        ; Stuck at GND due to stuck port clock                ;
; RAM:IC_1|altsyncram:altsyncram_component|altsyncram_3344:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in              ;
; Total Number of Removed Registers = 190                                                                                          ;                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                             ; Reason for Removal      ; Registers Removed due to This Register                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------+
; CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state.PHASE_DONE_LOW_1 ; Stuck at GND            ; CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state.PHASE_DONE_LOW_0, ;
;                                                                                                                           ; due to stuck port clock ; CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state.PHASE_DONE_LOW_2, ;
;                                                                                                                           ;                         ; CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state.PHASE_DONE_LOW_3, ;
;                                                                                                                           ;                         ; CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state.PHASE_DONE_LOW_4  ;
+---------------------------------------------------------------------------------------------------------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 514   ;
; Number of registers using Synchronous Clear  ; 132   ;
; Number of registers using Synchronous Load   ; 79    ;
; Number of registers using Asynchronous Clear ; 62    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 419   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Processor:IC_0|\Processor:REGISTERS[1][1]                                                                                                                                                                                                                                                                                       ; 11      ;
; Processor:IC_0|\Processor:REGISTERS[2][1]                                                                                                                                                                                                                                                                                       ; 11      ;
; Processor:IC_0|\Processor:REGISTERS[0][1]                                                                                                                                                                                                                                                                                       ; 4       ;
; Processor:IC_0|\Processor:REGISTERS[1][2]                                                                                                                                                                                                                                                                                       ; 11      ;
; Processor:IC_0|\Processor:REGISTERS[0][2]                                                                                                                                                                                                                                                                                       ; 4       ;
; Processor:IC_0|\Processor:REGISTERS[3][3]                                                                                                                                                                                                                                                                                       ; 11      ;
; Processor:IC_0|\Processor:REGISTERS[1][3]                                                                                                                                                                                                                                                                                       ; 11      ;
; Processor:IC_0|\Processor:REGISTERS[2][3]                                                                                                                                                                                                                                                                                       ; 11      ;
; Processor:IC_0|\Processor:REGISTERS[0][3]                                                                                                                                                                                                                                                                                       ; 4       ;
; Processor:IC_0|\Processor:REGISTERS[1][5]                                                                                                                                                                                                                                                                                       ; 11      ;
; Processor:IC_0|\Processor:REGISTERS[1][7]                                                                                                                                                                                                                                                                                       ; 11      ;
; Processor:IC_0|\Processor:REGISTERS[7][8]                                                                                                                                                                                                                                                                                       ; 6       ;
; Processor:IC_0|\Processor:REGISTERS[3][8]                                                                                                                                                                                                                                                                                       ; 5       ;
; Processor:IC_0|\Processor:REGISTERS[2][8]                                                                                                                                                                                                                                                                                       ; 10      ;
; Processor:IC_0|\Processor:REGISTERS[0][8]                                                                                                                                                                                                                                                                                       ; 22      ;
; Processor:IC_0|\Processor:REGISTERS[2][9]                                                                                                                                                                                                                                                                                       ; 11      ;
; Processor:IC_0|\Processor:REGISTERS[0][9]                                                                                                                                                                                                                                                                                       ; 8       ;
; Processor:IC_0|\Processor:REGISTERS[1][10]                                                                                                                                                                                                                                                                                      ; 11      ;
; Processor:IC_0|\Processor:REGISTERS[0][10]                                                                                                                                                                                                                                                                                      ; 8       ;
; Processor:IC_0|\Processor:REGISTERS[3][11]                                                                                                                                                                                                                                                                                      ; 5       ;
; Processor:IC_0|\Processor:REGISTERS[1][11]                                                                                                                                                                                                                                                                                      ; 11      ;
; Processor:IC_0|\Processor:REGISTERS[2][11]                                                                                                                                                                                                                                                                                      ; 11      ;
; Processor:IC_0|\Processor:REGISTERS[0][11]                                                                                                                                                                                                                                                                                      ; 8       ;
; Processor:IC_0|\Processor:REGISTERS[4][12]                                                                                                                                                                                                                                                                                      ; 15      ;
; Processor:IC_0|\Processor:REGISTERS[0][12]                                                                                                                                                                                                                                                                                      ; 8       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 27                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                   ;
+----------------------------------------------------+-----------------------------------------+
; Register Name                                      ; RAM Name                                ;
+----------------------------------------------------+-----------------------------------------+
; HX8357_Controller:IC_3|PARAMETERS_rtl_0_bypass[0]  ; HX8357_Controller:IC_3|PARAMETERS_rtl_0 ;
; HX8357_Controller:IC_3|PARAMETERS_rtl_0_bypass[1]  ; HX8357_Controller:IC_3|PARAMETERS_rtl_0 ;
; HX8357_Controller:IC_3|PARAMETERS_rtl_0_bypass[2]  ; HX8357_Controller:IC_3|PARAMETERS_rtl_0 ;
; HX8357_Controller:IC_3|PARAMETERS_rtl_0_bypass[3]  ; HX8357_Controller:IC_3|PARAMETERS_rtl_0 ;
; HX8357_Controller:IC_3|PARAMETERS_rtl_0_bypass[4]  ; HX8357_Controller:IC_3|PARAMETERS_rtl_0 ;
; HX8357_Controller:IC_3|PARAMETERS_rtl_0_bypass[5]  ; HX8357_Controller:IC_3|PARAMETERS_rtl_0 ;
; HX8357_Controller:IC_3|PARAMETERS_rtl_0_bypass[6]  ; HX8357_Controller:IC_3|PARAMETERS_rtl_0 ;
; HX8357_Controller:IC_3|PARAMETERS_rtl_0_bypass[7]  ; HX8357_Controller:IC_3|PARAMETERS_rtl_0 ;
; HX8357_Controller:IC_3|PARAMETERS_rtl_0_bypass[8]  ; HX8357_Controller:IC_3|PARAMETERS_rtl_0 ;
; HX8357_Controller:IC_3|PARAMETERS_rtl_0_bypass[9]  ; HX8357_Controller:IC_3|PARAMETERS_rtl_0 ;
; HX8357_Controller:IC_3|PARAMETERS_rtl_0_bypass[10] ; HX8357_Controller:IC_3|PARAMETERS_rtl_0 ;
; HX8357_Controller:IC_3|PARAMETERS_rtl_0_bypass[11] ; HX8357_Controller:IC_3|PARAMETERS_rtl_0 ;
; HX8357_Controller:IC_3|PARAMETERS_rtl_0_bypass[12] ; HX8357_Controller:IC_3|PARAMETERS_rtl_0 ;
; HX8357_Controller:IC_3|PARAMETERS_rtl_0_bypass[13] ; HX8357_Controller:IC_3|PARAMETERS_rtl_0 ;
; HX8357_Controller:IC_3|PARAMETERS_rtl_0_bypass[14] ; HX8357_Controller:IC_3|PARAMETERS_rtl_0 ;
+----------------------------------------------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |TOP|RAM:IC_1|altsyncram:altsyncram_component|altsyncram_3344:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |TOP|Processor:IC_0|\Processor:REGISTERS[7][1]                                                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |TOP|RAM:IC_1|altsyncram:altsyncram_component|altsyncram_3344:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |TOP|RAM:IC_1|altsyncram:altsyncram_component|altsyncram_3344:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ;
; 5:1                ; 29 bits   ; 87 LEs        ; 0 LEs                ; 87 LEs                 ; Yes        ; |TOP|HX8357_Controller:IC_3|INDEX[23]                                                                                                                                        ;
; 10:1               ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |TOP|RAM:IC_1|altsyncram:altsyncram_component|altsyncram_3344:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ;
; 18:1               ; 3 bits    ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; Yes        ; |TOP|RAM:IC_1|altsyncram:altsyncram_component|altsyncram_3344:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]      ;
; 9:1                ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |TOP|HX8357_Controller:IC_3|COUNTER[0]                                                                                                                                       ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |TOP|Processor:IC_0|\Processor:REGISTERS[0][7]                                                                                                                               ;
; 259:1              ; 4 bits    ; 688 LEs       ; 20 LEs               ; 668 LEs                ; Yes        ; |TOP|HX8357_Controller:IC_3|GET_DATA[0]                                                                                                                                      ;
; 259:1              ; 32 bits   ; 5504 LEs      ; 256 LEs              ; 5248 LEs               ; Yes        ; |TOP|HX8357_Controller:IC_3|R_COUNT[13]                                                                                                                                      ;
; 19:1               ; 8 bits    ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |TOP|Processor:IC_0|DATA[6]~reg0                                                                                                                                             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |TOP|Processor:IC_0|\Processor:LD_OP[10]                                                                                                                                     ;
; 12:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |TOP|Processor:IC_0|ADDRESS[9]                                                                                                                                               ;
; 13:1               ; 8 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |TOP|Processor:IC_0|ADDRESS[6]                                                                                                                                               ;
; 18:1               ; 7 bits    ; 84 LEs        ; 28 LEs               ; 56 LEs                 ; Yes        ; |TOP|Processor:IC_0|\Processor:REGISTERS[7][14]                                                                                                                              ;
; 40:1               ; 15 bits   ; 390 LEs       ; 60 LEs               ; 330 LEs                ; Yes        ; |TOP|Processor:IC_0|\Processor:REGISTERS[4][3]                                                                                                                               ;
; 11:1               ; 7 bits    ; 49 LEs        ; 21 LEs               ; 28 LEs                 ; Yes        ; |TOP|Processor:IC_0|\Processor:REGISTERS[6][7]                                                                                                                               ;
; 39:1               ; 6 bits    ; 156 LEs       ; 60 LEs               ; 96 LEs                 ; Yes        ; |TOP|Processor:IC_0|\Processor:REGISTERS[2][5]                                                                                                                               ;
; 40:1               ; 5 bits    ; 130 LEs       ; 50 LEs               ; 80 LEs                 ; Yes        ; |TOP|Processor:IC_0|\Processor:REGISTERS[2][13]                                                                                                                              ;
; 40:1               ; 3 bits    ; 78 LEs        ; 33 LEs               ; 45 LEs                 ; Yes        ; |TOP|Processor:IC_0|\Processor:REGISTERS[1][6]                                                                                                                               ;
; 40:1               ; 6 bits    ; 156 LEs       ; 66 LEs               ; 90 LEs                 ; Yes        ; |TOP|Processor:IC_0|\Processor:REGISTERS[1][15]                                                                                                                              ;
; 43:1               ; 6 bits    ; 168 LEs       ; 72 LEs               ; 96 LEs                 ; Yes        ; |TOP|Processor:IC_0|\Processor:REGISTERS[3][4]                                                                                                                               ;
; 44:1               ; 6 bits    ; 174 LEs       ; 72 LEs               ; 102 LEs                ; Yes        ; |TOP|Processor:IC_0|\Processor:REGISTERS[3][13]                                                                                                                              ;
; 42:1               ; 14 bits   ; 392 LEs       ; 56 LEs               ; 336 LEs                ; Yes        ; |TOP|Processor:IC_0|\Processor:REGISTERS[5][12]                                                                                                                              ;
; 49:1               ; 15 bits   ; 480 LEs       ; 30 LEs               ; 450 LEs                ; Yes        ; |TOP|Processor:IC_0|\Processor:PC_SAV[7]                                                                                                                                     ;
; 28:1               ; 8 bits    ; 144 LEs       ; 48 LEs               ; 96 LEs                 ; Yes        ; |TOP|Processor:IC_0|\Processor:REGISTERS[6][11]                                                                                                                              ;
; 93:1               ; 2 bits    ; 124 LEs       ; 68 LEs               ; 56 LEs                 ; Yes        ; |TOP|Processor:IC_0|\Processor:REGISTERS[0][15]                                                                                                                              ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |TOP|Processor:IC_0|\Processor:REGISTERS[0][3]                                                                                                                               ;
; 29:1               ; 8 bits    ; 152 LEs       ; 144 LEs              ; 8 LEs                  ; Yes        ; |TOP|HX8357_Controller:IC_3|LCD_DAT[5]~reg0                                                                                                                                  ;
; 39:1               ; 2 bits    ; 52 LEs        ; 20 LEs               ; 32 LEs                 ; Yes        ; |TOP|Processor:IC_0|\Processor:REGISTERS[2][1]                                                                                                                               ;
; 40:1               ; 3 bits    ; 78 LEs        ; 30 LEs               ; 48 LEs                 ; Yes        ; |TOP|Processor:IC_0|\Processor:REGISTERS[2][8]                                                                                                                               ;
; 40:1               ; 5 bits    ; 130 LEs       ; 55 LEs               ; 75 LEs                 ; Yes        ; |TOP|Processor:IC_0|\Processor:REGISTERS[1][7]                                                                                                                               ;
; 40:1               ; 2 bits    ; 52 LEs        ; 22 LEs               ; 30 LEs                 ; Yes        ; |TOP|Processor:IC_0|\Processor:REGISTERS[1][11]                                                                                                                              ;
; 44:1               ; 2 bits    ; 58 LEs        ; 24 LEs               ; 34 LEs                 ; Yes        ; |TOP|Processor:IC_0|\Processor:REGISTERS[3][8]                                                                                                                               ;
; 93:1               ; 4 bits    ; 248 LEs       ; 136 LEs              ; 112 LEs                ; Yes        ; |TOP|Processor:IC_0|\Processor:REGISTERS[0][11]                                                                                                                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |TOP|Processor:IC_0|REGISTERS                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |TOP|Processor:IC_0|REGISTERS                                                                                                                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |TOP|Processor:IC_0|Mux278                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |TOP|Processor:IC_0|Mux283                                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |TOP|Processor:IC_0|REGISTERS                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |TOP|Processor:IC_0|REGISTERS                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |TOP|Processor:IC_0|REGISTERS                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |TOP|Processor:IC_0|REGISTERS                                                                                                                                                ;
; 8:1                ; 15 bits   ; 75 LEs        ; 75 LEs               ; 0 LEs                  ; No         ; |TOP|Processor:IC_0|Mux1476                                                                                                                                                  ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |TOP|Processor:IC_0|Mux1495                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |TOP|Processor:IC_0|REGISTERS                                                                                                                                                ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |TOP|HX8357_Controller:IC_3|INDEX                                                                                                                                            ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |TOP|RAM:IC_1|altsyncram:altsyncram_component|altsyncram_3344:auto_generated|altsyncram_vi13:altsyncram1|mux_tfb:mux6|l3_w0_n0_mux_dataout                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TOP|Processor:IC_0|counter                                                                                                                                                  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 40 LEs               ; 16 LEs                 ; No         ; |TOP|Processor:IC_0|REGISTERS                                                                                                                                                ;
; 16:1               ; 8 bits    ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; No         ; |TOP|Processor:IC_0|REGISTERS                                                                                                                                                ;
; 16:1               ; 8 bits    ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; No         ; |TOP|Processor:IC_0|REGISTERS                                                                                                                                                ;
; 17:1               ; 8 bits    ; 88 LEs        ; 40 LEs               ; 48 LEs                 ; No         ; |TOP|Processor:IC_0|REGISTERS                                                                                                                                                ;
; 17:1               ; 8 bits    ; 88 LEs        ; 32 LEs               ; 56 LEs                 ; No         ; |TOP|Processor:IC_0|REGISTERS                                                                                                                                                ;
; 23:1               ; 8 bits    ; 120 LEs       ; 64 LEs               ; 56 LEs                 ; No         ; |TOP|Processor:IC_0|REGISTERS                                                                                                                                                ;
; 25:1               ; 7 bits    ; 112 LEs       ; 63 LEs               ; 49 LEs                 ; No         ; |TOP|Processor:IC_0|REGISTERS                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAM:IC_1|altsyncram:altsyncram_component|altsyncram_3344:auto_generated|altsyncram_vi13:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Source assignments for CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i ;
+------------------------------+-------+------+-----------------------------------+
; Assignment                   ; Value ; From ; To                                ;
+------------------------------+-------+------+-----------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[4]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[4]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[3]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[3]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[2]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[2]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[1]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[1]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[0]                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[0]                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; gnd                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; gnd                               ;
+------------------------------+-------+------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0 ;
+--------------------------------------+-------+------+------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                     ;
+--------------------------------------+-------+------+------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                      ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                      ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                      ;
+--------------------------------------+-------+------+------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1 ;
+--------------------------------------+-------+------+------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                     ;
+--------------------------------------+-------+------+------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                      ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                      ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                      ;
+--------------------------------------+-------+------+------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2 ;
+--------------------------------------+-------+------+------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                     ;
+--------------------------------------+-------+------+------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                      ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                      ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                      ;
+--------------------------------------+-------+------+------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3 ;
+--------------------------------------+-------+------+------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                     ;
+--------------------------------------+-------+------+------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                      ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                      ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                      ;
+--------------------------------------+-------+------+------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4 ;
+--------------------------------------+-------+------+------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                     ;
+--------------------------------------+-------+------+------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                      ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                      ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                      ;
+--------------------------------------+-------+------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for HX8357_Controller:IC_3|altsyncram:PARAMETERS_rtl_0|altsyncram_6tm1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM:IC_1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------+
; Parameter Name                     ; Value                ; Type                      ;
+------------------------------------+----------------------+---------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                   ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                   ;
; WIDTH_A                            ; 8                    ; Signed Integer            ;
; WIDTHAD_A                          ; 16                   ; Signed Integer            ;
; NUMWORDS_A                         ; 65536                ; Signed Integer            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WIDTH_B                            ; 1                    ; Signed Integer            ;
; WIDTHAD_B                          ; 1                    ; Signed Integer            ;
; NUMWORDS_B                         ; 0                    ; Signed Integer            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                   ;
; BYTE_SIZE                          ; 8                    ; Signed Integer            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; INIT_FILE                          ; RAM.mif              ; Untyped                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                   ;
; CBXI_PARAMETER                     ; altsyncram_3344      ; Untyped                   ;
+------------------------------------+----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+---------------------------------------+
; Parameter Name                       ; Value                  ; Type                                  ;
+--------------------------------------+------------------------+---------------------------------------+
; reference_clock_frequency            ; 100.0 MHz              ; String                                ;
; fractional_vco_multiplier            ; false                  ; String                                ;
; pll_type                             ; Cyclone V              ; String                                ;
; pll_subtype                          ; General                ; String                                ;
; number_of_clocks                     ; 2                      ; Signed Integer                        ;
; operation_mode                       ; direct                 ; String                                ;
; deserialization_factor               ; 4                      ; Signed Integer                        ;
; data_rate                            ; 0                      ; Signed Integer                        ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                        ;
; output_clock_frequency0              ; 6.000000 MHz           ; String                                ;
; phase_shift0                         ; 0 ps                   ; String                                ;
; duty_cycle0                          ; 50                     ; Signed Integer                        ;
; output_clock_frequency1              ; 50.000000 MHz          ; String                                ;
; phase_shift1                         ; 0 ps                   ; String                                ;
; duty_cycle1                          ; 50                     ; Signed Integer                        ;
; output_clock_frequency2              ; 0 MHz                  ; String                                ;
; phase_shift2                         ; 0 ps                   ; String                                ;
; duty_cycle2                          ; 50                     ; Signed Integer                        ;
; output_clock_frequency3              ; 0 MHz                  ; String                                ;
; phase_shift3                         ; 0 ps                   ; String                                ;
; duty_cycle3                          ; 50                     ; Signed Integer                        ;
; output_clock_frequency4              ; 0 MHz                  ; String                                ;
; phase_shift4                         ; 0 ps                   ; String                                ;
; duty_cycle4                          ; 50                     ; Signed Integer                        ;
; output_clock_frequency5              ; 0 MHz                  ; String                                ;
; phase_shift5                         ; 0 ps                   ; String                                ;
; duty_cycle5                          ; 50                     ; Signed Integer                        ;
; output_clock_frequency6              ; 0 MHz                  ; String                                ;
; phase_shift6                         ; 0 ps                   ; String                                ;
; duty_cycle6                          ; 50                     ; Signed Integer                        ;
; output_clock_frequency7              ; 0 MHz                  ; String                                ;
; phase_shift7                         ; 0 ps                   ; String                                ;
; duty_cycle7                          ; 50                     ; Signed Integer                        ;
; output_clock_frequency8              ; 0 MHz                  ; String                                ;
; phase_shift8                         ; 0 ps                   ; String                                ;
; duty_cycle8                          ; 50                     ; Signed Integer                        ;
; output_clock_frequency9              ; 0 MHz                  ; String                                ;
; phase_shift9                         ; 0 ps                   ; String                                ;
; duty_cycle9                          ; 50                     ; Signed Integer                        ;
; output_clock_frequency10             ; 0 MHz                  ; String                                ;
; phase_shift10                        ; 0 ps                   ; String                                ;
; duty_cycle10                         ; 50                     ; Signed Integer                        ;
; output_clock_frequency11             ; 0 MHz                  ; String                                ;
; phase_shift11                        ; 0 ps                   ; String                                ;
; duty_cycle11                         ; 50                     ; Signed Integer                        ;
; output_clock_frequency12             ; 0 MHz                  ; String                                ;
; phase_shift12                        ; 0 ps                   ; String                                ;
; duty_cycle12                         ; 50                     ; Signed Integer                        ;
; output_clock_frequency13             ; 0 MHz                  ; String                                ;
; phase_shift13                        ; 0 ps                   ; String                                ;
; duty_cycle13                         ; 50                     ; Signed Integer                        ;
; output_clock_frequency14             ; 0 MHz                  ; String                                ;
; phase_shift14                        ; 0 ps                   ; String                                ;
; duty_cycle14                         ; 50                     ; Signed Integer                        ;
; output_clock_frequency15             ; 0 MHz                  ; String                                ;
; phase_shift15                        ; 0 ps                   ; String                                ;
; duty_cycle15                         ; 50                     ; Signed Integer                        ;
; output_clock_frequency16             ; 0 MHz                  ; String                                ;
; phase_shift16                        ; 0 ps                   ; String                                ;
; duty_cycle16                         ; 50                     ; Signed Integer                        ;
; output_clock_frequency17             ; 0 MHz                  ; String                                ;
; phase_shift17                        ; 0 ps                   ; String                                ;
; duty_cycle17                         ; 50                     ; Signed Integer                        ;
; clock_name_0                         ;                        ; String                                ;
; clock_name_1                         ;                        ; String                                ;
; clock_name_2                         ;                        ; String                                ;
; clock_name_3                         ;                        ; String                                ;
; clock_name_4                         ;                        ; String                                ;
; clock_name_5                         ;                        ; String                                ;
; clock_name_6                         ;                        ; String                                ;
; clock_name_7                         ;                        ; String                                ;
; clock_name_8                         ;                        ; String                                ;
; clock_name_global_0                  ; false                  ; String                                ;
; clock_name_global_1                  ; false                  ; String                                ;
; clock_name_global_2                  ; false                  ; String                                ;
; clock_name_global_3                  ; false                  ; String                                ;
; clock_name_global_4                  ; false                  ; String                                ;
; clock_name_global_5                  ; false                  ; String                                ;
; clock_name_global_6                  ; false                  ; String                                ;
; clock_name_global_7                  ; false                  ; String                                ;
; clock_name_global_8                  ; false                  ; String                                ;
; m_cnt_hi_div                         ; 3                      ; Signed Integer                        ;
; m_cnt_lo_div                         ; 3                      ; Signed Integer                        ;
; m_cnt_bypass_en                      ; false                  ; String                                ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                ;
; n_cnt_hi_div                         ; 256                    ; Signed Integer                        ;
; n_cnt_lo_div                         ; 256                    ; Signed Integer                        ;
; n_cnt_bypass_en                      ; true                   ; String                                ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                ;
; c_cnt_hi_div0                        ; 50                     ; Signed Integer                        ;
; c_cnt_lo_div0                        ; 50                     ; Signed Integer                        ;
; c_cnt_bypass_en0                     ; false                  ; String                                ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div1                        ; 6                      ; Signed Integer                        ;
; c_cnt_lo_div1                        ; 6                      ; Signed Integer                        ;
; c_cnt_bypass_en1                     ; false                  ; String                                ;
; c_cnt_in_src1                        ; cscd_clk               ; String                                ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en2                     ; true                   ; String                                ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en3                     ; true                   ; String                                ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en4                     ; true                   ; String                                ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en5                     ; true                   ; String                                ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en6                     ; true                   ; String                                ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en7                     ; true                   ; String                                ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en8                     ; true                   ; String                                ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en9                     ; true                   ; String                                ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en10                    ; true                   ; String                                ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en11                    ; true                   ; String                                ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en12                    ; true                   ; String                                ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en13                    ; true                   ; String                                ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en14                    ; true                   ; String                                ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en15                    ; true                   ; String                                ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en16                    ; true                   ; String                                ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en17                    ; true                   ; String                                ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                        ;
; pll_vco_div                          ; 1                      ; Signed Integer                        ;
; pll_slf_rst                          ; false                  ; String                                ;
; pll_bw_sel                           ; low                    ; String                                ;
; pll_output_clk_frequency             ; 600.0 MHz              ; String                                ;
; pll_cp_current                       ; 20                     ; Signed Integer                        ;
; pll_bwctrl                           ; 2000                   ; Signed Integer                        ;
; pll_fractional_division              ; 1                      ; String                                ;
; pll_fractional_cout                  ; 32                     ; Signed Integer                        ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                ;
; mimic_fbclk_type                     ; none                   ; String                                ;
; pll_fbclk_mux_1                      ; glb                    ; String                                ;
; pll_fbclk_mux_2                      ; m_cnt                  ; String                                ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                        ;
; refclk1_frequency                    ; 0 MHz                  ; String                                ;
; pll_clkin_0_src                      ; clk_0                  ; String                                ;
; pll_clkin_1_src                      ; clk_0                  ; String                                ;
; pll_clk_loss_sw_en                   ; false                  ; String                                ;
; pll_auto_clk_sw_en                   ; false                  ; String                                ;
; pll_manu_clk_sw_en                   ; false                  ; String                                ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                        ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                ;
+--------------------------------------+------------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: HX8357_Controller:IC_3|altsyncram:PARAMETERS_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------+
; Parameter Name                     ; Value                ; Type                                    ;
+------------------------------------+----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                 ;
; WIDTH_A                            ; 8                    ; Untyped                                 ;
; WIDTHAD_A                          ; 3                    ; Untyped                                 ;
; NUMWORDS_A                         ; 8                    ; Untyped                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WIDTH_B                            ; 8                    ; Untyped                                 ;
; WIDTHAD_B                          ; 3                    ; Untyped                                 ;
; NUMWORDS_B                         ; 8                    ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_6tm1      ; Untyped                                 ;
+------------------------------------+----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                               ;
+-------------------------------------------+----------------------------------------------------+
; Name                                      ; Value                                              ;
+-------------------------------------------+----------------------------------------------------+
; Number of entity instances                ; 2                                                  ;
; Entity Instance                           ; RAM:IC_1|altsyncram:altsyncram_component           ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                        ;
;     -- WIDTH_A                            ; 8                                                  ;
;     -- NUMWORDS_A                         ; 65536                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 0                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; HX8357_Controller:IC_3|altsyncram:PARAMETERS_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                          ;
;     -- WIDTH_A                            ; 8                                                  ;
;     -- NUMWORDS_A                         ; 8                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 8                                                  ;
;     -- NUMWORDS_B                         ; 8                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                           ;
+-------------------------------------------+----------------------------------------------------+


+----------------------------------------+
; Port Connectivity Checks: "CLOCK:IC_4" ;
+------+-------+----------+--------------+
; Port ; Type  ; Severity ; Details      ;
+------+-------+----------+--------------+
; rst  ; Input ; Info     ; Stuck at GND ;
+------+-------+----------+--------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HX8357_Controller:IC_3"                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; mcu_int ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Processor:IC_0"                                                                      ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; int   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; busak ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                            ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                      ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------+
; 0              ; NONE        ; 8     ; 65536 ; Read/Write ; RAM:IC_1|altsyncram:altsyncram_component|altsyncram_3344:auto_generated ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------------+-----------------------+
; Type                        ; Count                 ;
+-----------------------------+-----------------------+
; arriav_ff                   ; 427                   ;
;     CLR                     ; 4                     ;
;     CLR SLD                 ; 1                     ;
;     ENA                     ; 166                   ;
;     ENA CLR                 ; 7                     ;
;     ENA CLR SLD             ; 16                    ;
;     ENA SCLR                ; 114                   ;
;     ENA SLD                 ; 56                    ;
;     SCLR                    ; 11                    ;
;     SLD                     ; 5                     ;
;     plain                   ; 47                    ;
; arriav_io_obuf              ; 36                    ;
; arriav_lcell_comb           ; 2913                  ;
;     arith                   ; 763                   ;
;         0 data inputs       ; 6                     ;
;         1 data inputs       ; 237                   ;
;         2 data inputs       ; 24                    ;
;         3 data inputs       ; 151                   ;
;         4 data inputs       ; 253                   ;
;         5 data inputs       ; 92                    ;
;     extend                  ; 96                    ;
;         7 data inputs       ; 96                    ;
;     normal                  ; 1998                  ;
;         0 data inputs       ; 1                     ;
;         1 data inputs       ; 1                     ;
;         2 data inputs       ; 184                   ;
;         3 data inputs       ; 339                   ;
;         4 data inputs       ; 223                   ;
;         5 data inputs       ; 326                   ;
;         6 data inputs       ; 924                   ;
;     shared                  ; 56                    ;
;         2 data inputs       ; 56                    ;
; boundary_port               ; 169                   ;
; cyclonev_fractional_pll     ; 1                     ;
; cyclonev_pll_output_counter ; 2                     ;
; cyclonev_pll_reconfig       ; 1                     ;
; cyclonev_pll_refclk_select  ; 1                     ;
; stratixv_ram_block          ; 72                    ;
;                             ;                       ;
; Max LUT depth               ; 17.40                 ;
; Average LUT depth           ; 9.64                  ;
+-----------------------------+-----------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:36     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Tue Mar 12 08:19:29 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off GaimBoi -c GaimBoi
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file cpu.vhd
    Info (12022): Found design unit 1: CPU-Structural File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/CPU.vhd Line: 30
    Info (12023): Found entity 1: CPU File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/CPU.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ram.vhd
    Info (12022): Found design unit 1: ram-SYN File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd Line: 54
    Info (12023): Found entity 1: RAM File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd Line: 42
Info (12021): Found 2 design units, including 0 entities, in source file gaimboilibrary.vhd
    Info (12022): Found design unit 1: GaimBoiLibrary File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd Line: 5
    Info (12022): Found design unit 2: GaimBoiLibrary-body File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd Line: 40
Info (12021): Found 2 design units, including 1 entities, in source file stage0.vhd
    Info (12022): Found design unit 1: Stage0-Structural File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Stage0.vhd Line: 17
    Info (12023): Found entity 1: Stage0 File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Stage0.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file stage1.vhd
    Info (12022): Found design unit 1: Stage1-Structural File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Stage1.vhd Line: 20
    Info (12023): Found entity 1: Stage1 File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Stage1.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file stage2.vhd
    Info (12022): Found design unit 1: Stage2-Behavioral File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Stage2.vhd Line: 19
    Info (12023): Found entity 1: Stage2 File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Stage2.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file s0_ifu.vhd
    Info (12022): Found design unit 1: IFU-Behavioral File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/S0_IFU.vhd Line: 18
    Info (12023): Found entity 1: IFU File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/S0_IFU.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file imc.vhd
    Info (12022): Found design unit 1: IMC-Behavioral File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd Line: 17
    Info (12023): Found entity 1: IMC File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file microcontroller.vhd
    Info (12022): Found design unit 1: Microcontroller-Structural File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Microcontroller.vhd Line: 27
    Info (12023): Found entity 1: Microcontroller File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Microcontroller.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file s1_decoder.vhd
    Info (12022): Found design unit 1: S1_Decoder-Behavioral File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/S1_Decoder.vhd Line: 19
    Info (12023): Found entity 1: S1_Decoder File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/S1_Decoder.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file s2_alu.vhd
    Info (12022): Found design unit 1: S2_ALU-Behavioral File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/S2_ALU.vhd Line: 16
    Info (12023): Found entity 1: S2_ALU File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/S2_ALU.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file registerfile.vhd
    Info (12022): Found design unit 1: RegisterFile-Behavioral File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RegisterFile.vhd Line: 21
    Info (12023): Found entity 1: RegisterFile File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RegisterFile.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file processor.vhd
    Info (12022): Found design unit 1: Processor-Structural File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd Line: 28
    Info (12023): Found entity 1: Processor File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file top.vhd
    Info (12022): Found design unit 1: TOP-Structural File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 26
    Info (12023): Found entity 1: TOP File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file interface_controller.vhd
    Info (12022): Found design unit 1: Interface_Controller-Structural File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Interface_Controller.vhd Line: 22
    Info (12023): Found entity 1: Interface_Controller File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Interface_Controller.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file display_controller.vhd
    Info (12022): Found design unit 1: Display_Controller-Structural File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Display_Controller.vhd Line: 23
    Info (12023): Found entity 1: Display_Controller File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Display_Controller.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file lcd_interface.vhd
    Info (12022): Found design unit 1: LCD_Interface-Structural File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/LCD_Interface.vhd Line: 29
    Info (12023): Found entity 1: LCD_Interface File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/LCD_Interface.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file lcd_testrun.vhd
    Info (12022): Found design unit 1: LCD_TestRun-Structural File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/LCD_TestRun.vhd Line: 27
    Info (12023): Found entity 1: LCD_TestRun File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/LCD_TestRun.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file hx8357_controller.vhd
    Info (12022): Found design unit 1: HX8357_Controller-Structural File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd Line: 29
    Info (12023): Found entity 1: HX8357_Controller File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file clock.vhd
    Info (12022): Found design unit 1: CLOCK-rtl File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/CLOCK.vhd Line: 19
    Info (12023): Found entity 1: CLOCK File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/CLOCK.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file clock/clock_0002.v
    Info (12023): Found entity 1: CLOCK_0002 File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/CLOCK/CLOCK_0002.v Line: 2
Info (12127): Elaborating entity "TOP" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at TOP.vhd(14): used implicit default value for signal "HEX0" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 14
Warning (10541): VHDL Signal Declaration warning at TOP.vhd(15): used implicit default value for signal "HEX1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 15
Warning (10541): VHDL Signal Declaration warning at TOP.vhd(16): used implicit default value for signal "HEX2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 16
Warning (10541): VHDL Signal Declaration warning at TOP.vhd(17): used implicit default value for signal "HEX3" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 17
Warning (10541): VHDL Signal Declaration warning at TOP.vhd(18): used implicit default value for signal "HEX4" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 18
Warning (10541): VHDL Signal Declaration warning at TOP.vhd(19): used implicit default value for signal "HEX5" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 19
Warning (10541): VHDL Signal Declaration warning at TOP.vhd(113): used implicit default value for signal "WIRE_NMI" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 113
Warning (10036): Verilog HDL or VHDL warning at TOP.vhd(116): object "WIRE_BUSAK" assigned a value but never read File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 116
Warning (10036): Verilog HDL or VHDL warning at TOP.vhd(117): object "WIRE_LCD_INT" assigned a value but never read File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 117
Info (12128): Elaborating entity "Processor" for hierarchy "Processor:IC_0" File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 123
Warning (10541): VHDL Signal Declaration warning at Processor.vhd(14): used implicit default value for signal "HALT" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd Line: 14
Warning (10541): VHDL Signal Declaration warning at Processor.vhd(24): used implicit default value for signal "RFSH" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd Line: 24
Warning (10036): Verilog HDL or VHDL warning at Processor.vhd(33): object "DEBUG_REGISTERS" assigned a value but never read File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd Line: 33
Warning (10036): Verilog HDL or VHDL warning at Processor.vhd(46): object "PREFIX_CB" assigned a value but never read File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd Line: 46
Info (12128): Elaborating entity "RAM" for hierarchy "RAM:IC_1" File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 144
Info (12128): Elaborating entity "altsyncram" for hierarchy "RAM:IC_1|altsyncram:altsyncram_component" File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd Line: 61
Info (12130): Elaborated megafunction instantiation "RAM:IC_1|altsyncram:altsyncram_component" File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd Line: 61
Info (12133): Instantiated megafunction "RAM:IC_1|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd Line: 61
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "RAM.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3344.tdf
    Info (12023): Found entity 1: altsyncram_3344 File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/db/altsyncram_3344.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_3344" for hierarchy "RAM:IC_1|altsyncram:altsyncram_component|altsyncram_3344:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vi13.tdf
    Info (12023): Found entity 1: altsyncram_vi13 File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/db/altsyncram_vi13.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_vi13" for hierarchy "RAM:IC_1|altsyncram:altsyncram_component|altsyncram_3344:auto_generated|altsyncram_vi13:altsyncram1" File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/db/altsyncram_3344.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dla.tdf
    Info (12023): Found entity 1: decode_dla File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/db/decode_dla.tdf Line: 22
Info (12128): Elaborating entity "decode_dla" for hierarchy "RAM:IC_1|altsyncram:altsyncram_component|altsyncram_3344:auto_generated|altsyncram_vi13:altsyncram1|decode_dla:decode4" File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/db/altsyncram_vi13.tdf Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_61a.tdf
    Info (12023): Found entity 1: decode_61a File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/db/decode_61a.tdf Line: 22
Info (12128): Elaborating entity "decode_61a" for hierarchy "RAM:IC_1|altsyncram:altsyncram_component|altsyncram_3344:auto_generated|altsyncram_vi13:altsyncram1|decode_61a:rden_decode_a" File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/db/altsyncram_vi13.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tfb.tdf
    Info (12023): Found entity 1: mux_tfb File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/db/mux_tfb.tdf Line: 22
Info (12128): Elaborating entity "mux_tfb" for hierarchy "RAM:IC_1|altsyncram:altsyncram_component|altsyncram_3344:auto_generated|altsyncram_vi13:altsyncram1|mux_tfb:mux6" File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/db/altsyncram_vi13.tdf Line: 53
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "RAM:IC_1|altsyncram:altsyncram_component|altsyncram_3344:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/db/altsyncram_3344.tdf Line: 37
Info (12130): Elaborated megafunction instantiation "RAM:IC_1|altsyncram:altsyncram_component|altsyncram_3344:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/db/altsyncram_3344.tdf Line: 37
Info (12133): Instantiated megafunction "RAM:IC_1|altsyncram:altsyncram_component|altsyncram_3344:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/db/altsyncram_3344.tdf Line: 37
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "0"
    Info (12134): Parameter "NUMWORDS" = "65536"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "16"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "RAM:IC_1|altsyncram:altsyncram_component|altsyncram_3344:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "RAM:IC_1|altsyncram:altsyncram_component|altsyncram_3344:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "RAM:IC_1|altsyncram:altsyncram_component|altsyncram_3344:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 799
Info (12128): Elaborating entity "IMC" for hierarchy "IMC:IC_2" File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 154
Warning (10631): VHDL Process Statement warning at IMC.vhd(24): inferring latch(es) for signal or variable "DATA", which holds its previous value in one or more paths through the process File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd Line: 24
Warning (10631): VHDL Process Statement warning at IMC.vhd(24): inferring latch(es) for signal or variable "IO_8", which holds its previous value in one or more paths through the process File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd Line: 24
Info (10041): Inferred latch for "IO_8[0]" at IMC.vhd(24) File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd Line: 24
Info (10041): Inferred latch for "IO_8[1]" at IMC.vhd(24) File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd Line: 24
Info (10041): Inferred latch for "IO_8[2]" at IMC.vhd(24) File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd Line: 24
Info (10041): Inferred latch for "IO_8[3]" at IMC.vhd(24) File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd Line: 24
Info (10041): Inferred latch for "IO_8[4]" at IMC.vhd(24) File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd Line: 24
Info (10041): Inferred latch for "IO_8[5]" at IMC.vhd(24) File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd Line: 24
Info (10041): Inferred latch for "IO_8[6]" at IMC.vhd(24) File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd Line: 24
Info (10041): Inferred latch for "IO_8[7]" at IMC.vhd(24) File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd Line: 24
Info (10041): Inferred latch for "DATA[0]" at IMC.vhd(24) File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd Line: 24
Info (10041): Inferred latch for "DATA[1]" at IMC.vhd(24) File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd Line: 24
Info (10041): Inferred latch for "DATA[2]" at IMC.vhd(24) File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd Line: 24
Info (10041): Inferred latch for "DATA[3]" at IMC.vhd(24) File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd Line: 24
Info (10041): Inferred latch for "DATA[4]" at IMC.vhd(24) File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd Line: 24
Info (10041): Inferred latch for "DATA[5]" at IMC.vhd(24) File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd Line: 24
Info (10041): Inferred latch for "DATA[6]" at IMC.vhd(24) File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd Line: 24
Info (10041): Inferred latch for "DATA[7]" at IMC.vhd(24) File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd Line: 24
Info (12128): Elaborating entity "HX8357_Controller" for hierarchy "HX8357_Controller:IC_3" File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 165
Warning (10541): VHDL Signal Declaration warning at HX8357_Controller.vhd(17): used implicit default value for signal "MCU_BUSRQ" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd Line: 17
Warning (10540): VHDL Signal Declaration warning at HX8357_Controller.vhd(35): used explicit default value for signal "PORT_ID" because signal was never assigned a value File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd Line: 35
Warning (10036): Verilog HDL or VHDL warning at HX8357_Controller.vhd(46): object "GET_COLUMN" assigned a value but never read File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd Line: 46
Warning (10036): Verilog HDL or VHDL warning at HX8357_Controller.vhd(47): object "GET_PAGE" assigned a value but never read File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd Line: 47
Warning (10036): Verilog HDL or VHDL warning at HX8357_Controller.vhd(48): object "GET_RGB" assigned a value but never read File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd Line: 48
Warning (10036): Verilog HDL or VHDL warning at HX8357_Controller.vhd(50): object "GET_OSC" assigned a value but never read File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd Line: 50
Warning (10036): Verilog HDL or VHDL warning at HX8357_Controller.vhd(55): object "GET_IPF" assigned a value but never read File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd Line: 55
Warning (10036): Verilog HDL or VHDL warning at HX8357_Controller.vhd(56): object "GET_SPC" assigned a value but never read File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd Line: 56
Info (12128): Elaborating entity "CLOCK" for hierarchy "CLOCK:IC_4" File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 187
Info (12128): Elaborating entity "CLOCK_0002" for hierarchy "CLOCK:IC_4|CLOCK_0002:clock_inst" File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/CLOCK.vhd Line: 32
Warning (10034): Output port "outclk_0" at CLOCK_0002.v(11) has no driver File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/CLOCK/CLOCK_0002.v Line: 11
Info (12128): Elaborating entity "altera_pll" for hierarchy "CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i" File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/CLOCK/CLOCK_0002.v Line: 235
Warning (10034): Output port "lvds_clk" at altera_pll.v(319) has no driver File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v Line: 319
Warning (10034): Output port "loaden" at altera_pll.v(320) has no driver File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v Line: 320
Warning (10034): Output port "extclk_out" at altera_pll.v(321) has no driver File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v Line: 321
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i" File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/CLOCK/CLOCK_0002.v Line: 235
Info (12133): Instantiated megafunction "CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/CLOCK/CLOCK_0002.v Line: 235
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "100.0 MHz"
    Info (12134): Parameter "pll_fractional_cout" = "32"
    Info (12134): Parameter "pll_dsm_out_sel" = "1st_order"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "6.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "50.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "Cyclone V"
    Info (12134): Parameter "pll_subtype" = "General"
    Info (12134): Parameter "m_cnt_hi_div" = "3"
    Info (12134): Parameter "m_cnt_lo_div" = "3"
    Info (12134): Parameter "n_cnt_hi_div" = "256"
    Info (12134): Parameter "n_cnt_lo_div" = "256"
    Info (12134): Parameter "m_cnt_bypass_en" = "false"
    Info (12134): Parameter "n_cnt_bypass_en" = "true"
    Info (12134): Parameter "m_cnt_odd_div_duty_en" = "false"
    Info (12134): Parameter "n_cnt_odd_div_duty_en" = "false"
    Info (12134): Parameter "c_cnt_hi_div0" = "50"
    Info (12134): Parameter "c_cnt_lo_div0" = "50"
    Info (12134): Parameter "c_cnt_prst0" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst0" = "0"
    Info (12134): Parameter "c_cnt_in_src0" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en0" = "false"
    Info (12134): Parameter "c_cnt_odd_div_duty_en0" = "false"
    Info (12134): Parameter "c_cnt_hi_div1" = "6"
    Info (12134): Parameter "c_cnt_lo_div1" = "6"
    Info (12134): Parameter "c_cnt_prst1" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst1" = "0"
    Info (12134): Parameter "c_cnt_in_src1" = "cscd_clk"
    Info (12134): Parameter "c_cnt_bypass_en1" = "false"
    Info (12134): Parameter "c_cnt_odd_div_duty_en1" = "false"
    Info (12134): Parameter "c_cnt_hi_div2" = "1"
    Info (12134): Parameter "c_cnt_lo_div2" = "1"
    Info (12134): Parameter "c_cnt_prst2" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst2" = "0"
    Info (12134): Parameter "c_cnt_in_src2" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en2" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en2" = "false"
    Info (12134): Parameter "c_cnt_hi_div3" = "1"
    Info (12134): Parameter "c_cnt_lo_div3" = "1"
    Info (12134): Parameter "c_cnt_prst3" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst3" = "0"
    Info (12134): Parameter "c_cnt_in_src3" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en3" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en3" = "false"
    Info (12134): Parameter "c_cnt_hi_div4" = "1"
    Info (12134): Parameter "c_cnt_lo_div4" = "1"
    Info (12134): Parameter "c_cnt_prst4" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst4" = "0"
    Info (12134): Parameter "c_cnt_in_src4" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en4" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en4" = "false"
    Info (12134): Parameter "c_cnt_hi_div5" = "1"
    Info (12134): Parameter "c_cnt_lo_div5" = "1"
    Info (12134): Parameter "c_cnt_prst5" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst5" = "0"
    Info (12134): Parameter "c_cnt_in_src5" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en5" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en5" = "false"
    Info (12134): Parameter "c_cnt_hi_div6" = "1"
    Info (12134): Parameter "c_cnt_lo_div6" = "1"
    Info (12134): Parameter "c_cnt_prst6" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst6" = "0"
    Info (12134): Parameter "c_cnt_in_src6" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en6" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en6" = "false"
    Info (12134): Parameter "c_cnt_hi_div7" = "1"
    Info (12134): Parameter "c_cnt_lo_div7" = "1"
    Info (12134): Parameter "c_cnt_prst7" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst7" = "0"
    Info (12134): Parameter "c_cnt_in_src7" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en7" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en7" = "false"
    Info (12134): Parameter "c_cnt_hi_div8" = "1"
    Info (12134): Parameter "c_cnt_lo_div8" = "1"
    Info (12134): Parameter "c_cnt_prst8" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst8" = "0"
    Info (12134): Parameter "c_cnt_in_src8" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en8" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en8" = "false"
    Info (12134): Parameter "c_cnt_hi_div9" = "1"
    Info (12134): Parameter "c_cnt_lo_div9" = "1"
    Info (12134): Parameter "c_cnt_prst9" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst9" = "0"
    Info (12134): Parameter "c_cnt_in_src9" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en9" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en9" = "false"
    Info (12134): Parameter "c_cnt_hi_div10" = "1"
    Info (12134): Parameter "c_cnt_lo_div10" = "1"
    Info (12134): Parameter "c_cnt_prst10" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst10" = "0"
    Info (12134): Parameter "c_cnt_in_src10" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en10" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en10" = "false"
    Info (12134): Parameter "c_cnt_hi_div11" = "1"
    Info (12134): Parameter "c_cnt_lo_div11" = "1"
    Info (12134): Parameter "c_cnt_prst11" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst11" = "0"
    Info (12134): Parameter "c_cnt_in_src11" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en11" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en11" = "false"
    Info (12134): Parameter "c_cnt_hi_div12" = "1"
    Info (12134): Parameter "c_cnt_lo_div12" = "1"
    Info (12134): Parameter "c_cnt_prst12" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst12" = "0"
    Info (12134): Parameter "c_cnt_in_src12" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en12" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en12" = "false"
    Info (12134): Parameter "c_cnt_hi_div13" = "1"
    Info (12134): Parameter "c_cnt_lo_div13" = "1"
    Info (12134): Parameter "c_cnt_prst13" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst13" = "0"
    Info (12134): Parameter "c_cnt_in_src13" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en13" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en13" = "false"
    Info (12134): Parameter "c_cnt_hi_div14" = "1"
    Info (12134): Parameter "c_cnt_lo_div14" = "1"
    Info (12134): Parameter "c_cnt_prst14" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst14" = "0"
    Info (12134): Parameter "c_cnt_in_src14" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en14" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en14" = "false"
    Info (12134): Parameter "c_cnt_hi_div15" = "1"
    Info (12134): Parameter "c_cnt_lo_div15" = "1"
    Info (12134): Parameter "c_cnt_prst15" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst15" = "0"
    Info (12134): Parameter "c_cnt_in_src15" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en15" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en15" = "false"
    Info (12134): Parameter "c_cnt_hi_div16" = "1"
    Info (12134): Parameter "c_cnt_lo_div16" = "1"
    Info (12134): Parameter "c_cnt_prst16" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst16" = "0"
    Info (12134): Parameter "c_cnt_in_src16" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en16" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en16" = "false"
    Info (12134): Parameter "c_cnt_hi_div17" = "1"
    Info (12134): Parameter "c_cnt_lo_div17" = "1"
    Info (12134): Parameter "c_cnt_prst17" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst17" = "0"
    Info (12134): Parameter "c_cnt_in_src17" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en17" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en17" = "false"
    Info (12134): Parameter "pll_vco_div" = "1"
    Info (12134): Parameter "pll_cp_current" = "20"
    Info (12134): Parameter "pll_bwctrl" = "2000"
    Info (12134): Parameter "pll_output_clk_frequency" = "600.0 MHz"
    Info (12134): Parameter "pll_fractional_division" = "1"
    Info (12134): Parameter "mimic_fbclk_type" = "none"
    Info (12134): Parameter "pll_fbclk_mux_1" = "glb"
    Info (12134): Parameter "pll_fbclk_mux_2" = "m_cnt"
    Info (12134): Parameter "pll_m_cnt_in_src" = "ph_mux_clk"
    Info (12134): Parameter "pll_slf_rst" = "false"
Info (12128): Elaborating entity "dps_extra_kick" for hierarchy "CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v Line: 768
Info (12131): Elaborated megafunction instantiation "CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst", which is child of megafunction instantiation "CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v Line: 768
Info (12128): Elaborating entity "dprio_init" for hierarchy "CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i|dprio_init:dprio_init_inst" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v Line: 783
Info (12131): Elaborated megafunction instantiation "CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i|dprio_init:dprio_init_inst", which is child of megafunction instantiation "CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v Line: 783
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v Line: 1960
Info (12131): Elaborated megafunction instantiation "CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0", which is child of megafunction instantiation "CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v Line: 1960
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v Line: 1971
Info (12131): Elaborated megafunction instantiation "CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1", which is child of megafunction instantiation "CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v Line: 1971
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v Line: 1982
Info (12131): Elaborated megafunction instantiation "CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2", which is child of megafunction instantiation "CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v Line: 1982
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v Line: 1993
Info (12131): Elaborated megafunction instantiation "CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3", which is child of megafunction instantiation "CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v Line: 1993
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v Line: 2004
Info (12131): Elaborated megafunction instantiation "CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4", which is child of megafunction instantiation "CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v Line: 2004
Info (12128): Elaborating entity "altera_cyclonev_pll" for hierarchy "CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v Line: 2223
Warning (10034): Output port "extclk" at altera_cyclonev_pll.v(631) has no driver File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 631
Warning (10034): Output port "clkout[0]" at altera_cyclonev_pll.v(636) has no driver File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 636
Warning (10034): Output port "loaden" at altera_cyclonev_pll.v(640) has no driver File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 640
Warning (10034): Output port "lvdsclk" at altera_cyclonev_pll.v(641) has no driver File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 641
Info (12131): Elaborated megafunction instantiation "CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll", which is child of megafunction instantiation "CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v Line: 2223
Info (12128): Elaborating entity "altera_cyclonev_pll_base" for hierarchy "CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 1152
Info (12131): Elaborated megafunction instantiation "CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0", which is child of megafunction instantiation "CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 1152
Warning (12030): Port "extclk" on the entity instantiation of "cyclonev_pll" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be left dangling without any fan-out logic. File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v Line: 2223
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2019.03.12.08:20:12 Progress: Loading sldb9d8144e/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb9d8144e/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/db/ip/sldb9d8144e/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb9d8144e/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/db/ip/sldb9d8144e/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb9d8144e/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/db/ip/sldb9d8144e/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb9d8144e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/db/ip/sldb9d8144e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldb9d8144e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/db/ip/sldb9d8144e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/db/ip/sldb9d8144e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb9d8144e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/db/ip/sldb9d8144e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following LCELL buffer node(s):
        Warning (14320): Synthesized away node "CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i|cntsel_temp[4]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v Line: 424
        Warning (14320): Synthesized away node "CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i|cntsel_temp[3]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v Line: 424
        Warning (14320): Synthesized away node "CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i|cntsel_temp[2]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v Line: 424
        Warning (14320): Synthesized away node "CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i|cntsel_temp[1]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v Line: 424
        Warning (14320): Synthesized away node "CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i|cntsel_temp[0]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v Line: 424
        Warning (14320): Synthesized away node "CLOCK:IC_4|CLOCK_0002:clock_inst|altera_pll:altera_pll_i|gnd" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v Line: 426
Warning (276020): Inferred RAM node "HX8357_Controller:IC_3|PARAMETERS_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13048): Converted tri-state node "WIRE_IO[7]" into a selector File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd Line: 123
    Warning (13048): Converted tri-state node "WIRE_IO[6]" into a selector File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd Line: 123
    Warning (13048): Converted tri-state node "WIRE_IO[5]" into a selector File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd Line: 123
    Warning (13048): Converted tri-state node "WIRE_IO[4]" into a selector File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd Line: 123
    Warning (13048): Converted tri-state node "WIRE_IO[3]" into a selector File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd Line: 123
    Warning (13048): Converted tri-state node "WIRE_IO[2]" into a selector File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd Line: 123
    Warning (13048): Converted tri-state node "WIRE_IO[1]" into a selector File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd Line: 123
    Warning (13048): Converted tri-state node "WIRE_IO[0]" into a selector File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd Line: 123
    Warning (13049): Converted tri-state buffer "IMC:IC_2|DATA[0]" feeding internal logic into a wire File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd Line: 24
    Warning (13049): Converted tri-state buffer "IMC:IC_2|DATA[1]" feeding internal logic into a wire File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd Line: 24
    Warning (13049): Converted tri-state buffer "IMC:IC_2|DATA[2]" feeding internal logic into a wire File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd Line: 24
    Warning (13049): Converted tri-state buffer "IMC:IC_2|DATA[3]" feeding internal logic into a wire File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd Line: 24
    Warning (13049): Converted tri-state buffer "IMC:IC_2|DATA[4]" feeding internal logic into a wire File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd Line: 24
    Warning (13049): Converted tri-state buffer "IMC:IC_2|DATA[5]" feeding internal logic into a wire File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd Line: 24
    Warning (13049): Converted tri-state buffer "IMC:IC_2|DATA[6]" feeding internal logic into a wire File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd Line: 24
    Warning (13049): Converted tri-state buffer "IMC:IC_2|DATA[7]" feeding internal logic into a wire File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd Line: 24
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "HX8357_Controller:IC_3|PARAMETERS_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "HX8357_Controller:IC_3|altsyncram:PARAMETERS_rtl_0"
Info (12133): Instantiated megafunction "HX8357_Controller:IC_3|altsyncram:PARAMETERS_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6tm1.tdf
    Info (12023): Found entity 1: altsyncram_6tm1 File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/db/altsyncram_6tm1.tdf Line: 27
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[0]" and its non-tri-state driver. File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 21
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[1]" and its non-tri-state driver. File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 21
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[2]" and its non-tri-state driver. File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 21
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[3]" and its non-tri-state driver. File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 21
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[4]" and its non-tri-state driver. File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 21
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO_0[14]" has no driver File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 21
    Warning (13040): bidirectional pin "GPIO_0[16]" has no driver File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 21
    Warning (13040): bidirectional pin "GPIO_0[17]" has no driver File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 21
    Warning (13040): bidirectional pin "GPIO_0[18]" has no driver File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 21
    Warning (13040): bidirectional pin "GPIO_0[19]" has no driver File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 21
    Warning (13040): bidirectional pin "GPIO_0[20]" has no driver File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 21
    Warning (13040): bidirectional pin "GPIO_0[21]" has no driver File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 21
    Warning (13040): bidirectional pin "GPIO_0[22]" has no driver File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 21
    Warning (13040): bidirectional pin "GPIO_0[23]" has no driver File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 21
    Warning (13040): bidirectional pin "GPIO_0[24]" has no driver File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 21
    Warning (13040): bidirectional pin "GPIO_0[25]" has no driver File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 21
    Warning (13040): bidirectional pin "GPIO_0[26]" has no driver File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 21
    Warning (13040): bidirectional pin "GPIO_0[27]" has no driver File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 21
    Warning (13040): bidirectional pin "GPIO_0[28]" has no driver File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 21
    Warning (13040): bidirectional pin "GPIO_0[29]" has no driver File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 21
    Warning (13040): bidirectional pin "GPIO_0[30]" has no driver File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 21
    Warning (13040): bidirectional pin "GPIO_0[31]" has no driver File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 21
    Warning (13040): bidirectional pin "GPIO_0[32]" has no driver File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 21
    Warning (13040): bidirectional pin "GPIO_0[33]" has no driver File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 21
    Warning (13040): bidirectional pin "GPIO_0[34]" has no driver File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 21
    Warning (13040): bidirectional pin "GPIO_0[35]" has no driver File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 21
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "GPIO_0[13]" is fed by GND File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 21
    Warning (13033): The pin "GPIO_0[15]" is fed by GND File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 21
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO_0[0]~synth" File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 21
    Warning (13010): Node "GPIO_0[1]~synth" File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 21
    Warning (13010): Node "GPIO_0[2]~synth" File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 21
    Warning (13010): Node "GPIO_0[3]~synth" File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 21
    Warning (13010): Node "GPIO_0[4]~synth" File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 21
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 14
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 14
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 14
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 14
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 14
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 14
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 14
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 15
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 15
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 15
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 15
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 15
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 15
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 15
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 16
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 16
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 16
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 16
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 16
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 16
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 16
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 17
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 17
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 17
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 17
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 17
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 17
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 17
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 18
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 18
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 18
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 18
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 18
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 18
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 18
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 19
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 19
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 19
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 19
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 19
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 19
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 19
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 20
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 20
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 14 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 3 assignments for entity "TestClock" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity TestClock -sip TestClock.sip -library lib_TestClock was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.0 -entity TestClock -sip TestClock.sip -library lib_TestClock was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity TestClock -sip TestClock.sip -library lib_TestClock was ignored
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 16 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 43 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 9
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 10
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 11
    Warning (15610): No output dependent on input pin "KEY[0]" File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 13
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 13
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 13
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 13
    Warning (15610): No output dependent on input pin "GPIO_1[0]" File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 22
    Warning (15610): No output dependent on input pin "GPIO_1[1]" File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 22
    Warning (15610): No output dependent on input pin "GPIO_1[2]" File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 22
    Warning (15610): No output dependent on input pin "GPIO_1[3]" File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 22
    Warning (15610): No output dependent on input pin "GPIO_1[4]" File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 22
    Warning (15610): No output dependent on input pin "GPIO_1[5]" File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 22
    Warning (15610): No output dependent on input pin "GPIO_1[6]" File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 22
    Warning (15610): No output dependent on input pin "GPIO_1[7]" File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 22
    Warning (15610): No output dependent on input pin "GPIO_1[8]" File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 22
    Warning (15610): No output dependent on input pin "GPIO_1[9]" File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 22
    Warning (15610): No output dependent on input pin "GPIO_1[10]" File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 22
    Warning (15610): No output dependent on input pin "GPIO_1[11]" File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 22
    Warning (15610): No output dependent on input pin "GPIO_1[12]" File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 22
    Warning (15610): No output dependent on input pin "GPIO_1[13]" File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 22
    Warning (15610): No output dependent on input pin "GPIO_1[14]" File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 22
    Warning (15610): No output dependent on input pin "GPIO_1[15]" File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 22
    Warning (15610): No output dependent on input pin "GPIO_1[16]" File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 22
    Warning (15610): No output dependent on input pin "GPIO_1[17]" File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 22
    Warning (15610): No output dependent on input pin "GPIO_1[18]" File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 22
    Warning (15610): No output dependent on input pin "GPIO_1[19]" File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 22
    Warning (15610): No output dependent on input pin "GPIO_1[20]" File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 22
    Warning (15610): No output dependent on input pin "GPIO_1[21]" File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 22
    Warning (15610): No output dependent on input pin "GPIO_1[22]" File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 22
    Warning (15610): No output dependent on input pin "GPIO_1[23]" File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 22
    Warning (15610): No output dependent on input pin "GPIO_1[24]" File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 22
    Warning (15610): No output dependent on input pin "GPIO_1[25]" File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 22
    Warning (15610): No output dependent on input pin "GPIO_1[26]" File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 22
    Warning (15610): No output dependent on input pin "GPIO_1[27]" File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 22
    Warning (15610): No output dependent on input pin "GPIO_1[28]" File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 22
    Warning (15610): No output dependent on input pin "GPIO_1[29]" File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 22
    Warning (15610): No output dependent on input pin "GPIO_1[30]" File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 22
    Warning (15610): No output dependent on input pin "GPIO_1[31]" File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 22
    Warning (15610): No output dependent on input pin "GPIO_1[32]" File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 22
    Warning (15610): No output dependent on input pin "GPIO_1[33]" File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 22
    Warning (15610): No output dependent on input pin "GPIO_1[34]" File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 22
    Warning (15610): No output dependent on input pin "GPIO_1[35]" File: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd Line: 22
Info (21057): Implemented 3388 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 57 input pins
    Info (21059): Implemented 53 output pins
    Info (21060): Implemented 36 bidirectional pins
    Info (21061): Implemented 3164 logic cells
    Info (21064): Implemented 72 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 188 warnings
    Info: Peak virtual memory: 4971 megabytes
    Info: Processing ended: Tue Mar 12 08:21:19 2019
    Info: Elapsed time: 00:01:50
    Info: Total CPU time (on all processors): 00:02:19


