#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Tue Dec 17 00:30:19 2024
# Process ID: 34756
# Current directory: C:/Users/lions/Desktop/Github/ERTS_Project_E24/Vivado/FPGAAudioEffects
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15652 C:\Users\lions\Desktop\Github\ERTS_Project_E24\Vivado\FPGAAudioEffects\FPGAAudioEffects.xpr
# Log file: C:/Users/lions/Desktop/Github/ERTS_Project_E24/Vivado/FPGAAudioEffects/vivado.log
# Journal file: C:/Users/lions/Desktop/Github/ERTS_Project_E24/Vivado/FPGAAudioEffects\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lions/Desktop/Github/ERTS_Project_E24/Vivado/FPGAAudioEffects/FPGAAudioEffects.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_bd_design {C:/Users/lions/Desktop/Github/ERTS_Project_E24/Vivado/FPGAAudioEffects/FPGAAudioEffects.srcs/sources_1/bd/system/system.bd}
file copy -force C:/Users/lions/Desktop/Github/ERTS_Project_E24/Vivado/FPGAAudioEffects/FPGAAudioEffects.runs/impl_1/system_wrapper.sysdef C:/Users/lions/Desktop/Github/ERTS_Project_E24/Vivado/FPGAAudioEffects/FPGAAudioEffects.sdk/system_wrapper.hdf

launch_sdk -workspace C:/Users/lions/Desktop/Github/ERTS_Project_E24/Vivado/FPGAAudioEffects/FPGAAudioEffects.sdk -hwspec C:/Users/lions/Desktop/Github/ERTS_Project_E24/Vivado/FPGAAudioEffects/FPGAAudioEffects.sdk/system_wrapper.hdf
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M00_AXI] [get_bd_nets inSwitch_1] [get_bd_nets ADVIOS_0_outLeds] [get_bd_cells advios]
set_property  ip_repo_paths  {c:/Users/lions/Desktop/Github/ERTS-Assignments/a2/a2_ex1_lab3b/led_ip_1.0 c:/Users/lions/Desktop/Github/ERTS-Assignments/a2/a2_ex5/matrix_ip_1.0} [current_project]
update_ip_catalog
set_property  ip_repo_paths  c:/Users/lions/Desktop/Github/ERTS-Assignments/a2/a2_ex5/matrix_ip_1.0 [current_project]
update_ip_catalog
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
delete_bd_objs [get_bd_ports outLeds]
set_property  ip_repo_paths  C:/Users/lions/Desktop/Github/ERTS_Project_E24/Vivado/IP [current_project]
update_ip_catalog
delete_bd_objs [get_bd_ports inSwitch]
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:user:axi_i2s_adi:1.2 axi_i2s_adi_0
endgroup
undo
startgroup
create_bd_cell -type ip -vlnv xilinx.com:xilinx:zybo_audio_ctrl:1.0 zybo_audio_ctrl_0
endgroup
set_property location {0.5 -258 261} [get_bd_cells zybo_audio_ctrl_0]
startgroup
make_bd_pins_external  [get_bd_pins zybo_audio_ctrl_0/BCLK]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins zybo_audio_ctrl_0/PBLRCLK]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins zybo_audio_ctrl_0/RECLRCLK]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins zybo_audio_ctrl_0/PBDATA]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins zybo_audio_ctrl_0/RECDAT]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "/processing_system7_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins zybo_audio_ctrl_0/S_AXI]
regenerate_bd_layout
save_bd_design
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
file copy -force C:/Users/lions/Desktop/Github/ERTS_Project_E24/Vivado/FPGAAudioEffects/FPGAAudioEffects.runs/impl_1/system_wrapper.sysdef C:/Users/lions/Desktop/Github/ERTS_Project_E24/Vivado/FPGAAudioEffects/FPGAAudioEffects.sdk/system_wrapper.hdf

file copy -force C:/Users/lions/Desktop/Github/ERTS_Project_E24/Vivado/FPGAAudioEffects/FPGAAudioEffects.runs/impl_1/system_wrapper.sysdef C:/Users/lions/Desktop/Github/ERTS_Project_E24/Vivado/FPGAAudioEffects/FPGAAudioEffects.sdk/system_wrapper.hdf

file copy -force C:/Users/lions/Desktop/Github/ERTS_Project_E24/Vivado/FPGAAudioEffects/FPGAAudioEffects.runs/impl_1/system_wrapper.sysdef C:/Users/lions/Desktop/Github/ERTS_Project_E24/Vivado/FPGAAudioEffects/FPGAAudioEffects.sdk/system_wrapper.hdf

launch_sdk -workspace C:/Users/lions/Desktop/Github/ERTS_Project_E24/Vivado/FPGAAudioEffects/FPGAAudioEffects.sdk -hwspec C:/Users/lions/Desktop/Github/ERTS_Project_E24/Vivado/FPGAAudioEffects/FPGAAudioEffects.sdk/system_wrapper.hdf
open_bd_design {C:/Users/lions/Desktop/Github/ERTS_Project_E24/Vivado/FPGAAudioEffects/FPGAAudioEffects.srcs/sources_1/bd/system/system.bd}
startgroup
set_property -dict [list CONFIG.PCW_I2C1_PERIPHERAL_ENABLE {1}] [get_bd_cells processing_system7_0]
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
file copy -force C:/Users/lions/Desktop/Github/ERTS_Project_E24/Vivado/FPGAAudioEffects/FPGAAudioEffects.runs/impl_1/system_wrapper.sysdef C:/Users/lions/Desktop/Github/ERTS_Project_E24/Vivado/FPGAAudioEffects/FPGAAudioEffects.sdk/system_wrapper.hdf

file copy -force C:/Users/lions/Desktop/Github/ERTS_Project_E24/Vivado/FPGAAudioEffects/FPGAAudioEffects.runs/impl_1/system_wrapper.sysdef C:/Users/lions/Desktop/Github/ERTS_Project_E24/Vivado/FPGAAudioEffects/FPGAAudioEffects.sdk/system_wrapper.hdf

launch_sdk -workspace C:/Users/lions/Desktop/Github/ERTS_Project_E24/Vivado/FPGAAudioEffects/FPGAAudioEffects.sdk -hwspec C:/Users/lions/Desktop/Github/ERTS_Project_E24/Vivado/FPGAAudioEffects/FPGAAudioEffects.sdk/system_wrapper.hdf
