## RISC-V 5-stage Pipelined CPU

This project is part of the Computer Architecture (2) course
