

================================================================
== Synthesis Summary Report of 'loop_pipeline'
================================================================
+ General Information: 
    * Date:           Tue Mar 28 16:02:14 2023
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        LoopPipeline
    * Solution:       solution_pipeline_I (Vivado IP Flow Target)
    * Product family: artix7
    * Target device:  xc7a35t-cpg236-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------+------+------+---------+---------+----------+---------+------+----------+------+--------+-----------+----------+-----+
    |     Modules     | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |        |           |          |     |
    |     & Loops     | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP  |     FF    |    LUT   | URAM|
    +-----------------+------+------+---------+---------+----------+---------+------+----------+------+--------+-----------+----------+-----+
    |+ loop_pipeline  |     -|  1.34|       15|  150.000|         -|       16|     -|        no|     -|  1 (1%)|  132 (~0%)|  440 (2%)|    -|
    +-----------------+------+------+---------+---------+----------+---------+------+----------+------+--------+-----------+----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+------------+----------+
| Interface  | Bitwidth |
+------------+----------+
| A_address0 | 5        |
| A_address1 | 5        |
| A_q0       | 5        |
| A_q1       | 5        |
+------------+----------+

* Other Ports
+-----------+----------+
| Interface | Bitwidth |
+-----------+----------+
| ap_return | 20       |
+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+------------+
| Argument | Direction | Datatype   |
+----------+-----------+------------+
| A        | in        | ap_int<5>* |
| return   | out       | ap_int<20> |
+----------+-----------+------------+

* SW-to-HW Mapping
+----------+--------------+---------+----------+
| Argument | HW Interface | HW Type | HW Usage |
+----------+--------------+---------+----------+
| A        | A_address0   | port    | offset   |
| A        | A_ce0        | port    |          |
| A        | A_q0         | port    |          |
| A        | A_address1   | port    | offset   |
| A        | A_ce1        | port    |          |
| A        | A_q1         | port    |          |
| return   | ap_return    | port    |          |
+----------+--------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+-----------------------------------------+-----+--------+-----------+-----+--------+---------+
| Name                                    | DSP | Pragma | Variable  | Op  | Impl   | Latency |
+-----------------------------------------+-----+--------+-----------+-----+--------+---------+
| + loop_pipeline                         | 1   |        |           |     |        |         |
|   tmp4_fu_270_p2                        | -   |        | tmp4      | add | fabric | 0       |
|   tmp6_fu_288_p2                        | -   |        | tmp6      | add | fabric | 0       |
|   tmp5_fu_298_p2                        | -   |        | tmp5      | add | fabric | 0       |
|   tmp1_fu_318_p2                        | -   |        | tmp1      | add | fabric | 0       |
|   tmp8_fu_324_p2                        | -   |        | tmp8      | add | fabric | 0       |
|   tmp10_fu_342_p2                       | -   |        | tmp10     | add | fabric | 0       |
|   tmp9_fu_352_p2                        | -   |        | tmp9      | add | fabric | 0       |
|   tmp7_fu_375_p2                        | -   |        | tmp7      | add | fabric | 0       |
|   tmp_fu_385_p2                         | -   |        | tmp       | add | fabric | 0       |
|   tmp13_fu_391_p2                       | -   |        | tmp13     | add | fabric | 0       |
|   tmp15_fu_409_p2                       | -   |        | tmp15     | add | fabric | 0       |
|   tmp14_fu_419_p2                       | -   |        | tmp14     | add | fabric | 0       |
|   tmp12_fu_439_p2                       | -   |        | tmp12     | add | fabric | 0       |
|   tmp17_fu_445_p2                       | -   |        | tmp17     | add | fabric | 0       |
|   tmp19_fu_463_p2                       | -   |        | tmp19     | add | fabric | 0       |
|   tmp18_fu_473_p2                       | -   |        | tmp18     | add | fabric | 0       |
|   tmp16_fu_488_p2                       | -   |        | tmp16     | add | fabric | 0       |
|   tmp11_fu_498_p2                       | -   |        | tmp11     | add | fabric | 0       |
|   ama_addmuladd_9s_9s_8ns_20s_20_4_1_U1 | 1   |        | tmp2      | add | dsp48  | 3       |
|   ama_addmuladd_9s_9s_8ns_20s_20_4_1_U1 | 1   |        | tmp3      | mul | dsp48  | 3       |
|   ama_addmuladd_9s_9s_8ns_20s_20_4_1_U1 | 1   |        | add_ln840 | add | dsp48  | 3       |
+-----------------------------------------+-----+--------+-----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+----------+---------+--------------------------------------------------------------------+
| Type     | Options | Location                                                           |
+----------+---------+--------------------------------------------------------------------+
| pipeline | II=1    | LoopPipeline/solution_pipeline_I/directives.tcl:7 in loop_pipeline |
+----------+---------+--------------------------------------------------------------------+


