\hypertarget{structALT__GPIO__CFG__REG2__s}{}\section{A\+L\+T\+\_\+\+G\+P\+I\+O\+\_\+\+C\+F\+G\+\_\+\+R\+E\+G2\+\_\+s Struct Reference}
\label{structALT__GPIO__CFG__REG2__s}\index{ALT\_GPIO\_CFG\_REG2\_s@{ALT\_GPIO\_CFG\_REG2\_s}}
\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{structALT__GPIO__CFG__REG2__s_a86155999ab53615f768147c1c2a12484}\label{structALT__GPIO__CFG__REG2__s_a86155999ab53615f768147c1c2a12484}} 
const uint32\+\_\+t {\bfseries encoded\+\_\+id\+\_\+pwidth\+\_\+a}\+: 5
\item 
\mbox{\Hypertarget{structALT__GPIO__CFG__REG2__s_a6cf3f8dfef1c3076b3f4f71c3a780581}\label{structALT__GPIO__CFG__REG2__s_a6cf3f8dfef1c3076b3f4f71c3a780581}} 
const uint32\+\_\+t {\bfseries encoded\+\_\+id\+\_\+pwidth\+\_\+b}\+: 5
\item 
\mbox{\Hypertarget{structALT__GPIO__CFG__REG2__s_a3d793d8534a93d67aef45d41f8f59790}\label{structALT__GPIO__CFG__REG2__s_a3d793d8534a93d67aef45d41f8f59790}} 
const uint32\+\_\+t {\bfseries encoded\+\_\+id\+\_\+pwidth\+\_\+c}\+: 5
\item 
\mbox{\Hypertarget{structALT__GPIO__CFG__REG2__s_a65c094c7f3accb63629a6480e0be1f0f}\label{structALT__GPIO__CFG__REG2__s_a65c094c7f3accb63629a6480e0be1f0f}} 
const uint32\+\_\+t {\bfseries encoded\+\_\+id\+\_\+pwidth\+\_\+d}\+: 5
\item 
\mbox{\Hypertarget{structALT__GPIO__CFG__REG2__s_a9ad0858a04fbce14692045fbbeaf77bb}\label{structALT__GPIO__CFG__REG2__s_a9ad0858a04fbce14692045fbbeaf77bb}} 
uint32\+\_\+t {\bfseries \+\_\+\+\_\+pad0\+\_\+\+\_\+}\+: 12
\end{DoxyCompactItemize}


The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
bsps/arm/altera-\/cyclone-\/v/include/bsp/socal/\mbox{\hyperlink{alt__gpio_8h}{alt\+\_\+gpio.\+h}}\end{DoxyCompactItemize}
