# Expected: 0x12
addiu $v1, $v1, 0x12
xor $v0, $v0, $v1
jr $ra
sll $zero, $zero, 0

