// Seed: 1828942500
`default_nettype id_1
`define pp_2 0
`define pp_3 0
`define pp_4 0
module module_0 (
    input logic id_0,
    output id_1
);
  assign id_1 = id_0;
  logic id_2;
  type_6(
      1, id_0, 1, id_1.id_0
  );
  always @(posedge id_2) begin
    id_2 = id_0 + 1'b0;
    SystemTFIdentifier(1, 1'b0);
  end
  logic id_3;
endmodule
