
ethernet.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000108c8  08000200  08000200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002bc4  08010ac8  08010ac8  00011ac8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801368c  0801368c  000151c8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801368c  0801368c  0001468c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08013694  08013694  000151c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08013694  08013694  00014694  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08013698  08013698  00014698  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000088  20000000  0801369c  00015000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  20000088  08013724  00015088  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  20000128  080137c4  00015128  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          00008294  200001c8  08013864  000151c8  2**2
                  ALLOC
 12 ._user_heap_stack 00000604  2000845c  08013864  0001545c  2**0
                  ALLOC
 13 .ARM.attributes 0000002e  00000000  00000000  000151c8  2**0
                  CONTENTS, READONLY
 14 .debug_info   00023f14  00000000  00000000  000151f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00005fe9  00000000  00000000  0003910a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001b20  00000000  00000000  0003f0f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00001579  00000000  00000000  00040c18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0003546d  00000000  00000000  00042191  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0002cb23  00000000  00000000  000775fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0010ebc1  00000000  00000000  000a4121  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  001b2ce2  2**0
                  CONTENTS, READONLY
 22 .debug_frame  000077b0  00000000  00000000  001b2d28  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000066  00000000  00000000  001ba4d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	@ (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	@ (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	@ (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001c8 	.word	0x200001c8
 800021c:	00000000 	.word	0x00000000
 8000220:	08010ab0 	.word	0x08010ab0

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	@ (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	@ (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	@ (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001cc 	.word	0x200001cc
 800023c:	08010ab0 	.word	0x08010ab0

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295
 80002f4:	f000 b988 	b.w	8000608 <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9d08      	ldr	r5, [sp, #32]
 8000316:	468e      	mov	lr, r1
 8000318:	4604      	mov	r4, r0
 800031a:	4688      	mov	r8, r1
 800031c:	2b00      	cmp	r3, #0
 800031e:	d14a      	bne.n	80003b6 <__udivmoddi4+0xa6>
 8000320:	428a      	cmp	r2, r1
 8000322:	4617      	mov	r7, r2
 8000324:	d962      	bls.n	80003ec <__udivmoddi4+0xdc>
 8000326:	fab2 f682 	clz	r6, r2
 800032a:	b14e      	cbz	r6, 8000340 <__udivmoddi4+0x30>
 800032c:	f1c6 0320 	rsb	r3, r6, #32
 8000330:	fa01 f806 	lsl.w	r8, r1, r6
 8000334:	fa20 f303 	lsr.w	r3, r0, r3
 8000338:	40b7      	lsls	r7, r6
 800033a:	ea43 0808 	orr.w	r8, r3, r8
 800033e:	40b4      	lsls	r4, r6
 8000340:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000344:	fa1f fc87 	uxth.w	ip, r7
 8000348:	fbb8 f1fe 	udiv	r1, r8, lr
 800034c:	0c23      	lsrs	r3, r4, #16
 800034e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000352:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000356:	fb01 f20c 	mul.w	r2, r1, ip
 800035a:	429a      	cmp	r2, r3
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0x62>
 800035e:	18fb      	adds	r3, r7, r3
 8000360:	f101 30ff 	add.w	r0, r1, #4294967295
 8000364:	f080 80ea 	bcs.w	800053c <__udivmoddi4+0x22c>
 8000368:	429a      	cmp	r2, r3
 800036a:	f240 80e7 	bls.w	800053c <__udivmoddi4+0x22c>
 800036e:	3902      	subs	r1, #2
 8000370:	443b      	add	r3, r7
 8000372:	1a9a      	subs	r2, r3, r2
 8000374:	b2a3      	uxth	r3, r4
 8000376:	fbb2 f0fe 	udiv	r0, r2, lr
 800037a:	fb0e 2210 	mls	r2, lr, r0, r2
 800037e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000382:	fb00 fc0c 	mul.w	ip, r0, ip
 8000386:	459c      	cmp	ip, r3
 8000388:	d909      	bls.n	800039e <__udivmoddi4+0x8e>
 800038a:	18fb      	adds	r3, r7, r3
 800038c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000390:	f080 80d6 	bcs.w	8000540 <__udivmoddi4+0x230>
 8000394:	459c      	cmp	ip, r3
 8000396:	f240 80d3 	bls.w	8000540 <__udivmoddi4+0x230>
 800039a:	443b      	add	r3, r7
 800039c:	3802      	subs	r0, #2
 800039e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003a2:	eba3 030c 	sub.w	r3, r3, ip
 80003a6:	2100      	movs	r1, #0
 80003a8:	b11d      	cbz	r5, 80003b2 <__udivmoddi4+0xa2>
 80003aa:	40f3      	lsrs	r3, r6
 80003ac:	2200      	movs	r2, #0
 80003ae:	e9c5 3200 	strd	r3, r2, [r5]
 80003b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d905      	bls.n	80003c6 <__udivmoddi4+0xb6>
 80003ba:	b10d      	cbz	r5, 80003c0 <__udivmoddi4+0xb0>
 80003bc:	e9c5 0100 	strd	r0, r1, [r5]
 80003c0:	2100      	movs	r1, #0
 80003c2:	4608      	mov	r0, r1
 80003c4:	e7f5      	b.n	80003b2 <__udivmoddi4+0xa2>
 80003c6:	fab3 f183 	clz	r1, r3
 80003ca:	2900      	cmp	r1, #0
 80003cc:	d146      	bne.n	800045c <__udivmoddi4+0x14c>
 80003ce:	4573      	cmp	r3, lr
 80003d0:	d302      	bcc.n	80003d8 <__udivmoddi4+0xc8>
 80003d2:	4282      	cmp	r2, r0
 80003d4:	f200 8105 	bhi.w	80005e2 <__udivmoddi4+0x2d2>
 80003d8:	1a84      	subs	r4, r0, r2
 80003da:	eb6e 0203 	sbc.w	r2, lr, r3
 80003de:	2001      	movs	r0, #1
 80003e0:	4690      	mov	r8, r2
 80003e2:	2d00      	cmp	r5, #0
 80003e4:	d0e5      	beq.n	80003b2 <__udivmoddi4+0xa2>
 80003e6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ea:	e7e2      	b.n	80003b2 <__udivmoddi4+0xa2>
 80003ec:	2a00      	cmp	r2, #0
 80003ee:	f000 8090 	beq.w	8000512 <__udivmoddi4+0x202>
 80003f2:	fab2 f682 	clz	r6, r2
 80003f6:	2e00      	cmp	r6, #0
 80003f8:	f040 80a4 	bne.w	8000544 <__udivmoddi4+0x234>
 80003fc:	1a8a      	subs	r2, r1, r2
 80003fe:	0c03      	lsrs	r3, r0, #16
 8000400:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000404:	b280      	uxth	r0, r0
 8000406:	b2bc      	uxth	r4, r7
 8000408:	2101      	movs	r1, #1
 800040a:	fbb2 fcfe 	udiv	ip, r2, lr
 800040e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000412:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000416:	fb04 f20c 	mul.w	r2, r4, ip
 800041a:	429a      	cmp	r2, r3
 800041c:	d907      	bls.n	800042e <__udivmoddi4+0x11e>
 800041e:	18fb      	adds	r3, r7, r3
 8000420:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000424:	d202      	bcs.n	800042c <__udivmoddi4+0x11c>
 8000426:	429a      	cmp	r2, r3
 8000428:	f200 80e0 	bhi.w	80005ec <__udivmoddi4+0x2dc>
 800042c:	46c4      	mov	ip, r8
 800042e:	1a9b      	subs	r3, r3, r2
 8000430:	fbb3 f2fe 	udiv	r2, r3, lr
 8000434:	fb0e 3312 	mls	r3, lr, r2, r3
 8000438:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800043c:	fb02 f404 	mul.w	r4, r2, r4
 8000440:	429c      	cmp	r4, r3
 8000442:	d907      	bls.n	8000454 <__udivmoddi4+0x144>
 8000444:	18fb      	adds	r3, r7, r3
 8000446:	f102 30ff 	add.w	r0, r2, #4294967295
 800044a:	d202      	bcs.n	8000452 <__udivmoddi4+0x142>
 800044c:	429c      	cmp	r4, r3
 800044e:	f200 80ca 	bhi.w	80005e6 <__udivmoddi4+0x2d6>
 8000452:	4602      	mov	r2, r0
 8000454:	1b1b      	subs	r3, r3, r4
 8000456:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800045a:	e7a5      	b.n	80003a8 <__udivmoddi4+0x98>
 800045c:	f1c1 0620 	rsb	r6, r1, #32
 8000460:	408b      	lsls	r3, r1
 8000462:	fa22 f706 	lsr.w	r7, r2, r6
 8000466:	431f      	orrs	r7, r3
 8000468:	fa0e f401 	lsl.w	r4, lr, r1
 800046c:	fa20 f306 	lsr.w	r3, r0, r6
 8000470:	fa2e fe06 	lsr.w	lr, lr, r6
 8000474:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000478:	4323      	orrs	r3, r4
 800047a:	fa00 f801 	lsl.w	r8, r0, r1
 800047e:	fa1f fc87 	uxth.w	ip, r7
 8000482:	fbbe f0f9 	udiv	r0, lr, r9
 8000486:	0c1c      	lsrs	r4, r3, #16
 8000488:	fb09 ee10 	mls	lr, r9, r0, lr
 800048c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000490:	fb00 fe0c 	mul.w	lr, r0, ip
 8000494:	45a6      	cmp	lr, r4
 8000496:	fa02 f201 	lsl.w	r2, r2, r1
 800049a:	d909      	bls.n	80004b0 <__udivmoddi4+0x1a0>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f100 3aff 	add.w	sl, r0, #4294967295
 80004a2:	f080 809c 	bcs.w	80005de <__udivmoddi4+0x2ce>
 80004a6:	45a6      	cmp	lr, r4
 80004a8:	f240 8099 	bls.w	80005de <__udivmoddi4+0x2ce>
 80004ac:	3802      	subs	r0, #2
 80004ae:	443c      	add	r4, r7
 80004b0:	eba4 040e 	sub.w	r4, r4, lr
 80004b4:	fa1f fe83 	uxth.w	lr, r3
 80004b8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004bc:	fb09 4413 	mls	r4, r9, r3, r4
 80004c0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004c4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004c8:	45a4      	cmp	ip, r4
 80004ca:	d908      	bls.n	80004de <__udivmoddi4+0x1ce>
 80004cc:	193c      	adds	r4, r7, r4
 80004ce:	f103 3eff 	add.w	lr, r3, #4294967295
 80004d2:	f080 8082 	bcs.w	80005da <__udivmoddi4+0x2ca>
 80004d6:	45a4      	cmp	ip, r4
 80004d8:	d97f      	bls.n	80005da <__udivmoddi4+0x2ca>
 80004da:	3b02      	subs	r3, #2
 80004dc:	443c      	add	r4, r7
 80004de:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004e2:	eba4 040c 	sub.w	r4, r4, ip
 80004e6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ea:	4564      	cmp	r4, ip
 80004ec:	4673      	mov	r3, lr
 80004ee:	46e1      	mov	r9, ip
 80004f0:	d362      	bcc.n	80005b8 <__udivmoddi4+0x2a8>
 80004f2:	d05f      	beq.n	80005b4 <__udivmoddi4+0x2a4>
 80004f4:	b15d      	cbz	r5, 800050e <__udivmoddi4+0x1fe>
 80004f6:	ebb8 0203 	subs.w	r2, r8, r3
 80004fa:	eb64 0409 	sbc.w	r4, r4, r9
 80004fe:	fa04 f606 	lsl.w	r6, r4, r6
 8000502:	fa22 f301 	lsr.w	r3, r2, r1
 8000506:	431e      	orrs	r6, r3
 8000508:	40cc      	lsrs	r4, r1
 800050a:	e9c5 6400 	strd	r6, r4, [r5]
 800050e:	2100      	movs	r1, #0
 8000510:	e74f      	b.n	80003b2 <__udivmoddi4+0xa2>
 8000512:	fbb1 fcf2 	udiv	ip, r1, r2
 8000516:	0c01      	lsrs	r1, r0, #16
 8000518:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800051c:	b280      	uxth	r0, r0
 800051e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000522:	463b      	mov	r3, r7
 8000524:	4638      	mov	r0, r7
 8000526:	463c      	mov	r4, r7
 8000528:	46b8      	mov	r8, r7
 800052a:	46be      	mov	lr, r7
 800052c:	2620      	movs	r6, #32
 800052e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000532:	eba2 0208 	sub.w	r2, r2, r8
 8000536:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800053a:	e766      	b.n	800040a <__udivmoddi4+0xfa>
 800053c:	4601      	mov	r1, r0
 800053e:	e718      	b.n	8000372 <__udivmoddi4+0x62>
 8000540:	4610      	mov	r0, r2
 8000542:	e72c      	b.n	800039e <__udivmoddi4+0x8e>
 8000544:	f1c6 0220 	rsb	r2, r6, #32
 8000548:	fa2e f302 	lsr.w	r3, lr, r2
 800054c:	40b7      	lsls	r7, r6
 800054e:	40b1      	lsls	r1, r6
 8000550:	fa20 f202 	lsr.w	r2, r0, r2
 8000554:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000558:	430a      	orrs	r2, r1
 800055a:	fbb3 f8fe 	udiv	r8, r3, lr
 800055e:	b2bc      	uxth	r4, r7
 8000560:	fb0e 3318 	mls	r3, lr, r8, r3
 8000564:	0c11      	lsrs	r1, r2, #16
 8000566:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800056a:	fb08 f904 	mul.w	r9, r8, r4
 800056e:	40b0      	lsls	r0, r6
 8000570:	4589      	cmp	r9, r1
 8000572:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000576:	b280      	uxth	r0, r0
 8000578:	d93e      	bls.n	80005f8 <__udivmoddi4+0x2e8>
 800057a:	1879      	adds	r1, r7, r1
 800057c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000580:	d201      	bcs.n	8000586 <__udivmoddi4+0x276>
 8000582:	4589      	cmp	r9, r1
 8000584:	d81f      	bhi.n	80005c6 <__udivmoddi4+0x2b6>
 8000586:	eba1 0109 	sub.w	r1, r1, r9
 800058a:	fbb1 f9fe 	udiv	r9, r1, lr
 800058e:	fb09 f804 	mul.w	r8, r9, r4
 8000592:	fb0e 1119 	mls	r1, lr, r9, r1
 8000596:	b292      	uxth	r2, r2
 8000598:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800059c:	4542      	cmp	r2, r8
 800059e:	d229      	bcs.n	80005f4 <__udivmoddi4+0x2e4>
 80005a0:	18ba      	adds	r2, r7, r2
 80005a2:	f109 31ff 	add.w	r1, r9, #4294967295
 80005a6:	d2c4      	bcs.n	8000532 <__udivmoddi4+0x222>
 80005a8:	4542      	cmp	r2, r8
 80005aa:	d2c2      	bcs.n	8000532 <__udivmoddi4+0x222>
 80005ac:	f1a9 0102 	sub.w	r1, r9, #2
 80005b0:	443a      	add	r2, r7
 80005b2:	e7be      	b.n	8000532 <__udivmoddi4+0x222>
 80005b4:	45f0      	cmp	r8, lr
 80005b6:	d29d      	bcs.n	80004f4 <__udivmoddi4+0x1e4>
 80005b8:	ebbe 0302 	subs.w	r3, lr, r2
 80005bc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005c0:	3801      	subs	r0, #1
 80005c2:	46e1      	mov	r9, ip
 80005c4:	e796      	b.n	80004f4 <__udivmoddi4+0x1e4>
 80005c6:	eba7 0909 	sub.w	r9, r7, r9
 80005ca:	4449      	add	r1, r9
 80005cc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005d0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d4:	fb09 f804 	mul.w	r8, r9, r4
 80005d8:	e7db      	b.n	8000592 <__udivmoddi4+0x282>
 80005da:	4673      	mov	r3, lr
 80005dc:	e77f      	b.n	80004de <__udivmoddi4+0x1ce>
 80005de:	4650      	mov	r0, sl
 80005e0:	e766      	b.n	80004b0 <__udivmoddi4+0x1a0>
 80005e2:	4608      	mov	r0, r1
 80005e4:	e6fd      	b.n	80003e2 <__udivmoddi4+0xd2>
 80005e6:	443b      	add	r3, r7
 80005e8:	3a02      	subs	r2, #2
 80005ea:	e733      	b.n	8000454 <__udivmoddi4+0x144>
 80005ec:	f1ac 0c02 	sub.w	ip, ip, #2
 80005f0:	443b      	add	r3, r7
 80005f2:	e71c      	b.n	800042e <__udivmoddi4+0x11e>
 80005f4:	4649      	mov	r1, r9
 80005f6:	e79c      	b.n	8000532 <__udivmoddi4+0x222>
 80005f8:	eba1 0109 	sub.w	r1, r1, r9
 80005fc:	46c4      	mov	ip, r8
 80005fe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000602:	fb09 f804 	mul.w	r8, r9, r4
 8000606:	e7c4      	b.n	8000592 <__udivmoddi4+0x282>

08000608 <__aeabi_idiv0>:
 8000608:	4770      	bx	lr
 800060a:	bf00      	nop

0800060c <AppMain>:
#include "app_main.h"
#include "main.h"
#include "lcd.h"

void AppMain(void){
 800060c:	b580      	push	{r7, lr}
 800060e:	af00      	add	r7, sp, #0

	//test LCD
	lcd_4SPI_init();
 8000610:	f000 f8f0 	bl	80007f4 <lcd_4SPI_init>
	setPageaddressing();
 8000614:	f000 f85e 	bl	80006d4 <setPageaddressing>

	//THIS WORKS, COLUMN SEEMS TO NOT
	lcd_setpage_address(1);
 8000618:	2001      	movs	r0, #1
 800061a:	f000 f871 	bl	8000700 <lcd_setpage_address>
	lcd_setcolumn_address(0);
 800061e:	2000      	movs	r0, #0
 8000620:	f000 f888 	bl	8000734 <lcd_setcolumn_address>

	while(1){

		onLCD();
 8000624:	f000 f82a 	bl	800067c <onLCD>
		fillLCD();
 8000628:	f000 f930 	bl	800088c <fillLCD>
		clearLCD();
 800062c:	f000 f8fa 	bl	8000824 <clearLCD>
		offLCD();
 8000630:	f000 f83a 	bl	80006a8 <offLCD>
		onLCD();
 8000634:	bf00      	nop
 8000636:	e7f5      	b.n	8000624 <AppMain+0x18>

08000638 <lcd_transfer>:

#include <lcd.h>
#include "main.h"
#include "stm32f7xx_hal.h"

HAL_StatusTypeDef lcd_transfer(uint8_t data){
 8000638:	b580      	push	{r7, lr}
 800063a:	b084      	sub	sp, #16
 800063c:	af00      	add	r7, sp, #0
 800063e:	4603      	mov	r3, r0
 8000640:	71fb      	strb	r3, [r7, #7]
	//pull CS low
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_RESET);
 8000642:	2200      	movs	r2, #0
 8000644:	2108      	movs	r1, #8
 8000646:	480b      	ldr	r0, [pc, #44]	@ (8000674 <lcd_transfer+0x3c>)
 8000648:	f002 fb00 	bl	8002c4c <HAL_GPIO_WritePin>

	//transmit the data

	HAL_StatusTypeDef status = HAL_SPI_Transmit(&hspi2, &data, 1, 1000);
 800064c:	1df9      	adds	r1, r7, #7
 800064e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000652:	2201      	movs	r2, #1
 8000654:	4808      	ldr	r0, [pc, #32]	@ (8000678 <lcd_transfer+0x40>)
 8000656:	f003 fe54 	bl	8004302 <HAL_SPI_Transmit>
 800065a:	4603      	mov	r3, r0
 800065c:	73fb      	strb	r3, [r7, #15]
	if (status == HAL_OK){

	}
	//pull CS high
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_SET);
 800065e:	2201      	movs	r2, #1
 8000660:	2108      	movs	r1, #8
 8000662:	4804      	ldr	r0, [pc, #16]	@ (8000674 <lcd_transfer+0x3c>)
 8000664:	f002 faf2 	bl	8002c4c <HAL_GPIO_WritePin>

	return HAL_OK;
 8000668:	2300      	movs	r3, #0

}
 800066a:	4618      	mov	r0, r3
 800066c:	3710      	adds	r7, #16
 800066e:	46bd      	mov	sp, r7
 8000670:	bd80      	pop	{r7, pc}
 8000672:	bf00      	nop
 8000674:	40020000 	.word	0x40020000
 8000678:	200001e4 	.word	0x200001e4

0800067c <onLCD>:

	return HAL_OK;
}

//turn LCD on to match RAM data
HAL_StatusTypeDef  onLCD(void){
 800067c:	b580      	push	{r7, lr}
 800067e:	b082      	sub	sp, #8
 8000680:	af00      	add	r7, sp, #0

	//lcd on data
	uint8_t data = 0xAF;
 8000682:	23af      	movs	r3, #175	@ 0xaf
 8000684:	71fb      	strb	r3, [r7, #7]

	//pull A0 low (PD7)
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, GPIO_PIN_RESET);
 8000686:	2200      	movs	r2, #0
 8000688:	2180      	movs	r1, #128	@ 0x80
 800068a:	4806      	ldr	r0, [pc, #24]	@ (80006a4 <onLCD+0x28>)
 800068c:	f002 fade 	bl	8002c4c <HAL_GPIO_WritePin>


	return lcd_transfer(data);
 8000690:	79fb      	ldrb	r3, [r7, #7]
 8000692:	4618      	mov	r0, r3
 8000694:	f7ff ffd0 	bl	8000638 <lcd_transfer>
 8000698:	4603      	mov	r3, r0

}
 800069a:	4618      	mov	r0, r3
 800069c:	3708      	adds	r7, #8
 800069e:	46bd      	mov	sp, r7
 80006a0:	bd80      	pop	{r7, pc}
 80006a2:	bf00      	nop
 80006a4:	40020c00 	.word	0x40020c00

080006a8 <offLCD>:
	return lcd_transfer(data);
}


//turn lcd OFF
HAL_StatusTypeDef  offLCD(void){
 80006a8:	b580      	push	{r7, lr}
 80006aa:	b082      	sub	sp, #8
 80006ac:	af00      	add	r7, sp, #0

	//lcd off data
	uint8_t data = 0xAE;
 80006ae:	23ae      	movs	r3, #174	@ 0xae
 80006b0:	71fb      	strb	r3, [r7, #7]

	//pull A0 low (PD7)
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, GPIO_PIN_RESET);
 80006b2:	2200      	movs	r2, #0
 80006b4:	2180      	movs	r1, #128	@ 0x80
 80006b6:	4806      	ldr	r0, [pc, #24]	@ (80006d0 <offLCD+0x28>)
 80006b8:	f002 fac8 	bl	8002c4c <HAL_GPIO_WritePin>

	return lcd_transfer(data);
 80006bc:	79fb      	ldrb	r3, [r7, #7]
 80006be:	4618      	mov	r0, r3
 80006c0:	f7ff ffba 	bl	8000638 <lcd_transfer>
 80006c4:	4603      	mov	r3, r0
}
 80006c6:	4618      	mov	r0, r3
 80006c8:	3708      	adds	r7, #8
 80006ca:	46bd      	mov	sp, r7
 80006cc:	bd80      	pop	{r7, pc}
 80006ce:	bf00      	nop
 80006d0:	40020c00 	.word	0x40020c00

080006d4 <setPageaddressing>:




//set page(horizontal) addressing after R/W a byte of SPI data
HAL_StatusTypeDef setPageaddressing(){
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b082      	sub	sp, #8
 80006d8:	af00      	add	r7, sp, #0
	uint8_t data = 0x20;
 80006da:	2320      	movs	r3, #32
 80006dc:	71fb      	strb	r3, [r7, #7]

	//pull A0 low (PD7)
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, GPIO_PIN_RESET);
 80006de:	2200      	movs	r2, #0
 80006e0:	2180      	movs	r1, #128	@ 0x80
 80006e2:	4806      	ldr	r0, [pc, #24]	@ (80006fc <setPageaddressing+0x28>)
 80006e4:	f002 fab2 	bl	8002c4c <HAL_GPIO_WritePin>

	return lcd_transfer(data);
 80006e8:	79fb      	ldrb	r3, [r7, #7]
 80006ea:	4618      	mov	r0, r3
 80006ec:	f7ff ffa4 	bl	8000638 <lcd_transfer>
 80006f0:	4603      	mov	r3, r0
}
 80006f2:	4618      	mov	r0, r3
 80006f4:	3708      	adds	r7, #8
 80006f6:	46bd      	mov	sp, r7
 80006f8:	bd80      	pop	{r7, pc}
 80006fa:	bf00      	nop
 80006fc:	40020c00 	.word	0x40020c00

08000700 <lcd_setpage_address>:
}


//set the page address for writing pixels
//page number must be between 0-15
HAL_StatusTypeDef  lcd_setpage_address(int page_num){
 8000700:	b580      	push	{r7, lr}
 8000702:	b084      	sub	sp, #16
 8000704:	af00      	add	r7, sp, #0
 8000706:	6078      	str	r0, [r7, #4]

	//convert int to uint8
	uint8_t pg_num = page_num;
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	73fb      	strb	r3, [r7, #15]
	//data byte for page address
	uint8_t data = 0xB0 | pg_num;
 800070c:	7bfb      	ldrb	r3, [r7, #15]
 800070e:	f063 034f 	orn	r3, r3, #79	@ 0x4f
 8000712:	73bb      	strb	r3, [r7, #14]

	//pull A0 low (PD7)
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, GPIO_PIN_RESET);
 8000714:	2200      	movs	r2, #0
 8000716:	2180      	movs	r1, #128	@ 0x80
 8000718:	4805      	ldr	r0, [pc, #20]	@ (8000730 <lcd_setpage_address+0x30>)
 800071a:	f002 fa97 	bl	8002c4c <HAL_GPIO_WritePin>

	return lcd_transfer(data);
 800071e:	7bbb      	ldrb	r3, [r7, #14]
 8000720:	4618      	mov	r0, r3
 8000722:	f7ff ff89 	bl	8000638 <lcd_transfer>
 8000726:	4603      	mov	r3, r0
}
 8000728:	4618      	mov	r0, r3
 800072a:	3710      	adds	r7, #16
 800072c:	46bd      	mov	sp, r7
 800072e:	bd80      	pop	{r7, pc}
 8000730:	40020c00 	.word	0x40020c00

08000734 <lcd_setcolumn_address>:

//set the column address for writing pixels
// must be between 0 and 127, there are 128 columns
HAL_StatusTypeDef  lcd_setcolumn_address(int column_num){
 8000734:	b580      	push	{r7, lr}
 8000736:	b084      	sub	sp, #16
 8000738:	af00      	add	r7, sp, #0
 800073a:	6078      	str	r0, [r7, #4]

	if(column_num >= 128 || column_num < 0){
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	2b7f      	cmp	r3, #127	@ 0x7f
 8000740:	dc02      	bgt.n	8000748 <lcd_setcolumn_address+0x14>
 8000742:	687b      	ldr	r3, [r7, #4]
 8000744:	2b00      	cmp	r3, #0
 8000746:	da01      	bge.n	800074c <lcd_setcolumn_address+0x18>
		return HAL_ERROR;
 8000748:	2301      	movs	r3, #1
 800074a:	e030      	b.n	80007ae <lcd_setcolumn_address+0x7a>
	}

	uint8_t num_conv = (uint8_t) column_num;
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	73fb      	strb	r3, [r7, #15]

	uint8_t high_address = 0b00010000;
 8000750:	2310      	movs	r3, #16
 8000752:	73bb      	strb	r3, [r7, #14]
	uint8_t low_address = 0x00;
 8000754:	2300      	movs	r3, #0
 8000756:	737b      	strb	r3, [r7, #13]

	high_address = high_address | ((num_conv >> 4) & 0x0F);
 8000758:	7bfb      	ldrb	r3, [r7, #15]
 800075a:	091b      	lsrs	r3, r3, #4
 800075c:	b2db      	uxtb	r3, r3
 800075e:	b25a      	sxtb	r2, r3
 8000760:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000764:	4313      	orrs	r3, r2
 8000766:	b25b      	sxtb	r3, r3
 8000768:	73bb      	strb	r3, [r7, #14]
	low_address = low_address | (num_conv & 0x0F);
 800076a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800076e:	f003 030f 	and.w	r3, r3, #15
 8000772:	b25a      	sxtb	r2, r3
 8000774:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8000778:	4313      	orrs	r3, r2
 800077a:	b25b      	sxtb	r3, r3
 800077c:	737b      	strb	r3, [r7, #13]

	//pull A0 low (PD7)
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, GPIO_PIN_RESET);
 800077e:	2200      	movs	r2, #0
 8000780:	2180      	movs	r1, #128	@ 0x80
 8000782:	480d      	ldr	r0, [pc, #52]	@ (80007b8 <lcd_setcolumn_address+0x84>)
 8000784:	f002 fa62 	bl	8002c4c <HAL_GPIO_WritePin>

	if(lcd_transfer(high_address) != HAL_OK){
 8000788:	7bbb      	ldrb	r3, [r7, #14]
 800078a:	4618      	mov	r0, r3
 800078c:	f7ff ff54 	bl	8000638 <lcd_transfer>
 8000790:	4603      	mov	r3, r0
 8000792:	2b00      	cmp	r3, #0
 8000794:	d001      	beq.n	800079a <lcd_setcolumn_address+0x66>
		return HAL_ERROR;
 8000796:	2301      	movs	r3, #1
 8000798:	e009      	b.n	80007ae <lcd_setcolumn_address+0x7a>
	}
	if(lcd_transfer(low_address) != HAL_OK){
 800079a:	7b7b      	ldrb	r3, [r7, #13]
 800079c:	4618      	mov	r0, r3
 800079e:	f7ff ff4b 	bl	8000638 <lcd_transfer>
 80007a2:	4603      	mov	r3, r0
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	d001      	beq.n	80007ac <lcd_setcolumn_address+0x78>
		return HAL_ERROR;
 80007a8:	2301      	movs	r3, #1
 80007aa:	e000      	b.n	80007ae <lcd_setcolumn_address+0x7a>
	}

	return HAL_OK;
 80007ac:	2300      	movs	r3, #0
}
 80007ae:	4618      	mov	r0, r3
 80007b0:	3710      	adds	r7, #16
 80007b2:	46bd      	mov	sp, r7
 80007b4:	bd80      	pop	{r7, pc}
 80007b6:	bf00      	nop
 80007b8:	40020c00 	.word	0x40020c00

080007bc <lcd_writeRAM>:

HAL_StatusTypeDef lcd_writeRAM(uint8_t data){
 80007bc:	b580      	push	{r7, lr}
 80007be:	b084      	sub	sp, #16
 80007c0:	af00      	add	r7, sp, #0
 80007c2:	4603      	mov	r3, r0
 80007c4:	71fb      	strb	r3, [r7, #7]
	//pull A0 high
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, GPIO_PIN_SET);
 80007c6:	2201      	movs	r2, #1
 80007c8:	2180      	movs	r1, #128	@ 0x80
 80007ca:	4809      	ldr	r0, [pc, #36]	@ (80007f0 <lcd_writeRAM+0x34>)
 80007cc:	f002 fa3e 	bl	8002c4c <HAL_GPIO_WritePin>

	HAL_StatusTypeDef status = lcd_transfer(data);
 80007d0:	79fb      	ldrb	r3, [r7, #7]
 80007d2:	4618      	mov	r0, r3
 80007d4:	f7ff ff30 	bl	8000638 <lcd_transfer>
 80007d8:	4603      	mov	r3, r0
 80007da:	73fb      	strb	r3, [r7, #15]

	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, GPIO_PIN_RESET);
 80007dc:	2200      	movs	r2, #0
 80007de:	2180      	movs	r1, #128	@ 0x80
 80007e0:	4803      	ldr	r0, [pc, #12]	@ (80007f0 <lcd_writeRAM+0x34>)
 80007e2:	f002 fa33 	bl	8002c4c <HAL_GPIO_WritePin>

	return status;
 80007e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80007e8:	4618      	mov	r0, r3
 80007ea:	3710      	adds	r7, #16
 80007ec:	46bd      	mov	sp, r7
 80007ee:	bd80      	pop	{r7, pc}
 80007f0:	40020c00 	.word	0x40020c00

080007f4 <lcd_4SPI_init>:

//initialize SPI protocol with 4 wire setup
//includes SCL,SI,A0, and /CS
//Pins: PB10 -> SCK, PC3 -> SI(MOSI), RES -> PC0, A0(D/C) -> PD7, CS -> PA3
HAL_StatusTypeDef lcd_4SPI_init(){
 80007f4:	b580      	push	{r7, lr}
 80007f6:	af00      	add	r7, sp, #0
	//pull CS high
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_SET);
 80007f8:	2201      	movs	r2, #1
 80007fa:	2108      	movs	r1, #8
 80007fc:	4807      	ldr	r0, [pc, #28]	@ (800081c <lcd_4SPI_init+0x28>)
 80007fe:	f002 fa25 	bl	8002c4c <HAL_GPIO_WritePin>

	//pull RES pin up
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_SET);
 8000802:	2201      	movs	r2, #1
 8000804:	2101      	movs	r1, #1
 8000806:	4806      	ldr	r0, [pc, #24]	@ (8000820 <lcd_4SPI_init+0x2c>)
 8000808:	f002 fa20 	bl	8002c4c <HAL_GPIO_WritePin>

	//dummy transmission for SPI
	onLCD();
 800080c:	f7ff ff36 	bl	800067c <onLCD>
	offLCD();
 8000810:	f7ff ff4a 	bl	80006a8 <offLCD>

	return HAL_OK;
 8000814:	2300      	movs	r3, #0

}
 8000816:	4618      	mov	r0, r3
 8000818:	bd80      	pop	{r7, pc}
 800081a:	bf00      	nop
 800081c:	40020000 	.word	0x40020000
 8000820:	40020800 	.word	0x40020800

08000824 <clearLCD>:

//set the entirety of the screen to 0, wiping the screen.
HAL_StatusTypeDef  clearLCD(void){
 8000824:	b580      	push	{r7, lr}
 8000826:	b084      	sub	sp, #16
 8000828:	af00      	add	r7, sp, #0

	int errors = 0;
 800082a:	2300      	movs	r3, #0
 800082c:	60fb      	str	r3, [r7, #12]

	for(int a = 0; a < 16; a++){
 800082e:	2300      	movs	r3, #0
 8000830:	60bb      	str	r3, [r7, #8]
 8000832:	e01e      	b.n	8000872 <clearLCD+0x4e>
		lcd_setpage_address(a);
 8000834:	68b8      	ldr	r0, [r7, #8]
 8000836:	f7ff ff63 	bl	8000700 <lcd_setpage_address>
		lcd_setcolumn_address(0);
 800083a:	2000      	movs	r0, #0
 800083c:	f7ff ff7a 	bl	8000734 <lcd_setcolumn_address>

		for(int i = 0; i < 128; i++){
 8000840:	2300      	movs	r3, #0
 8000842:	607b      	str	r3, [r7, #4]
 8000844:	e00f      	b.n	8000866 <clearLCD+0x42>
			//starting point for my LCD
			if(i == 32){
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	2b20      	cmp	r3, #32
 800084a:	d100      	bne.n	800084e <clearLCD+0x2a>
				__NOP();
 800084c:	bf00      	nop
			}

			if(lcd_writeRAM(0x00) != HAL_OK){
 800084e:	2000      	movs	r0, #0
 8000850:	f7ff ffb4 	bl	80007bc <lcd_writeRAM>
 8000854:	4603      	mov	r3, r0
 8000856:	2b00      	cmp	r3, #0
 8000858:	d002      	beq.n	8000860 <clearLCD+0x3c>
				errors +=1;
 800085a:	68fb      	ldr	r3, [r7, #12]
 800085c:	3301      	adds	r3, #1
 800085e:	60fb      	str	r3, [r7, #12]
		for(int i = 0; i < 128; i++){
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	3301      	adds	r3, #1
 8000864:	607b      	str	r3, [r7, #4]
 8000866:	687b      	ldr	r3, [r7, #4]
 8000868:	2b7f      	cmp	r3, #127	@ 0x7f
 800086a:	ddec      	ble.n	8000846 <clearLCD+0x22>
	for(int a = 0; a < 16; a++){
 800086c:	68bb      	ldr	r3, [r7, #8]
 800086e:	3301      	adds	r3, #1
 8000870:	60bb      	str	r3, [r7, #8]
 8000872:	68bb      	ldr	r3, [r7, #8]
 8000874:	2b0f      	cmp	r3, #15
 8000876:	dddd      	ble.n	8000834 <clearLCD+0x10>
			}
			//HAL_Delay(10);
		}
	}

	if(errors == 0){
 8000878:	68fb      	ldr	r3, [r7, #12]
 800087a:	2b00      	cmp	r3, #0
 800087c:	d101      	bne.n	8000882 <clearLCD+0x5e>
		return HAL_OK;
 800087e:	2300      	movs	r3, #0
 8000880:	e000      	b.n	8000884 <clearLCD+0x60>
	}
	else{
		return HAL_ERROR;
 8000882:	2301      	movs	r3, #1
	}
}
 8000884:	4618      	mov	r0, r3
 8000886:	3710      	adds	r7, #16
 8000888:	46bd      	mov	sp, r7
 800088a:	bd80      	pop	{r7, pc}

0800088c <fillLCD>:

//fill the LCD with 1 bits, making it turn off. Include delay for visual assistance
HAL_StatusTypeDef  fillLCD(void){
 800088c:	b580      	push	{r7, lr}
 800088e:	b084      	sub	sp, #16
 8000890:	af00      	add	r7, sp, #0

	int errors = 0;
 8000892:	2300      	movs	r3, #0
 8000894:	60fb      	str	r3, [r7, #12]

	for(int a = 0; a < 16; a++){
 8000896:	2300      	movs	r3, #0
 8000898:	60bb      	str	r3, [r7, #8]
 800089a:	e01a      	b.n	80008d2 <fillLCD+0x46>
		lcd_setpage_address(a);
 800089c:	68b8      	ldr	r0, [r7, #8]
 800089e:	f7ff ff2f 	bl	8000700 <lcd_setpage_address>
		lcd_setcolumn_address(0);
 80008a2:	2000      	movs	r0, #0
 80008a4:	f7ff ff46 	bl	8000734 <lcd_setcolumn_address>

		for(int i = 0; i < 128; i++){
 80008a8:	2300      	movs	r3, #0
 80008aa:	607b      	str	r3, [r7, #4]
 80008ac:	e00b      	b.n	80008c6 <fillLCD+0x3a>
			if(lcd_writeRAM(0xFF) != HAL_OK){
 80008ae:	20ff      	movs	r0, #255	@ 0xff
 80008b0:	f7ff ff84 	bl	80007bc <lcd_writeRAM>
 80008b4:	4603      	mov	r3, r0
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	d002      	beq.n	80008c0 <fillLCD+0x34>
				errors +=1;
 80008ba:	68fb      	ldr	r3, [r7, #12]
 80008bc:	3301      	adds	r3, #1
 80008be:	60fb      	str	r3, [r7, #12]
		for(int i = 0; i < 128; i++){
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	3301      	adds	r3, #1
 80008c4:	607b      	str	r3, [r7, #4]
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	2b7f      	cmp	r3, #127	@ 0x7f
 80008ca:	ddf0      	ble.n	80008ae <fillLCD+0x22>
	for(int a = 0; a < 16; a++){
 80008cc:	68bb      	ldr	r3, [r7, #8]
 80008ce:	3301      	adds	r3, #1
 80008d0:	60bb      	str	r3, [r7, #8]
 80008d2:	68bb      	ldr	r3, [r7, #8]
 80008d4:	2b0f      	cmp	r3, #15
 80008d6:	dde1      	ble.n	800089c <fillLCD+0x10>
			}
			//HAL_Delay(5);
		}
	}

	if(errors == 0){
 80008d8:	68fb      	ldr	r3, [r7, #12]
 80008da:	2b00      	cmp	r3, #0
 80008dc:	d101      	bne.n	80008e2 <fillLCD+0x56>
		return HAL_OK;
 80008de:	2300      	movs	r3, #0
 80008e0:	e000      	b.n	80008e4 <fillLCD+0x58>
	}
	else{
		return HAL_ERROR;
 80008e2:	2301      	movs	r3, #1
	}
}
 80008e4:	4618      	mov	r0, r3
 80008e6:	3710      	adds	r7, #16
 80008e8:	46bd      	mov	sp, r7
 80008ea:	bd80      	pop	{r7, pc}

080008ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 80008f0:	f000 f9fe 	bl	8000cf0 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80008f4:	f000 fdad 	bl	8001452 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80008f8:	f000 f80e 	bl	8000918 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80008fc:	f000 f91a 	bl	8000b34 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000900:	f000 f8ba 	bl	8000a78 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000904:	f000 f8e8 	bl	8000ad8 <MX_USB_OTG_FS_PCD_Init>
  MX_LWIP_Init();
 8000908:	f004 ffbe 	bl	8005888 <MX_LWIP_Init>
  MX_SPI2_Init();
 800090c:	f000 f876 	bl	80009fc <MX_SPI2_Init>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  AppMain();
 8000910:	f7ff fe7c 	bl	800060c <AppMain>
 8000914:	e7fc      	b.n	8000910 <main+0x24>
	...

08000918 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	b094      	sub	sp, #80	@ 0x50
 800091c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800091e:	f107 031c 	add.w	r3, r7, #28
 8000922:	2234      	movs	r2, #52	@ 0x34
 8000924:	2100      	movs	r1, #0
 8000926:	4618      	mov	r0, r3
 8000928:	f00f fa1f 	bl	800fd6a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800092c:	f107 0308 	add.w	r3, r7, #8
 8000930:	2200      	movs	r2, #0
 8000932:	601a      	str	r2, [r3, #0]
 8000934:	605a      	str	r2, [r3, #4]
 8000936:	609a      	str	r2, [r3, #8]
 8000938:	60da      	str	r2, [r3, #12]
 800093a:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800093c:	f002 fada 	bl	8002ef4 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000940:	4b2c      	ldr	r3, [pc, #176]	@ (80009f4 <SystemClock_Config+0xdc>)
 8000942:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000944:	4a2b      	ldr	r2, [pc, #172]	@ (80009f4 <SystemClock_Config+0xdc>)
 8000946:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800094a:	6413      	str	r3, [r2, #64]	@ 0x40
 800094c:	4b29      	ldr	r3, [pc, #164]	@ (80009f4 <SystemClock_Config+0xdc>)
 800094e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000950:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000954:	607b      	str	r3, [r7, #4]
 8000956:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000958:	4b27      	ldr	r3, [pc, #156]	@ (80009f8 <SystemClock_Config+0xe0>)
 800095a:	681b      	ldr	r3, [r3, #0]
 800095c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000960:	4a25      	ldr	r2, [pc, #148]	@ (80009f8 <SystemClock_Config+0xe0>)
 8000962:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000966:	6013      	str	r3, [r2, #0]
 8000968:	4b23      	ldr	r3, [pc, #140]	@ (80009f8 <SystemClock_Config+0xe0>)
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000970:	603b      	str	r3, [r7, #0]
 8000972:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000974:	2301      	movs	r3, #1
 8000976:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000978:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 800097c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800097e:	2302      	movs	r3, #2
 8000980:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000982:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000986:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000988:	2304      	movs	r3, #4
 800098a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 96;
 800098c:	2360      	movs	r3, #96	@ 0x60
 800098e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000990:	2302      	movs	r3, #2
 8000992:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000994:	2304      	movs	r3, #4
 8000996:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000998:	2302      	movs	r3, #2
 800099a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800099c:	f107 031c 	add.w	r3, r7, #28
 80009a0:	4618      	mov	r0, r3
 80009a2:	f002 fb07 	bl	8002fb4 <HAL_RCC_OscConfig>
 80009a6:	4603      	mov	r3, r0
 80009a8:	2b00      	cmp	r3, #0
 80009aa:	d001      	beq.n	80009b0 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80009ac:	f000 f9ce 	bl	8000d4c <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80009b0:	f002 fab0 	bl	8002f14 <HAL_PWREx_EnableOverDrive>
 80009b4:	4603      	mov	r3, r0
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	d001      	beq.n	80009be <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80009ba:	f000 f9c7 	bl	8000d4c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009be:	230f      	movs	r3, #15
 80009c0:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80009c2:	2302      	movs	r3, #2
 80009c4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009c6:	2300      	movs	r3, #0
 80009c8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80009ca:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80009ce:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80009d0:	2300      	movs	r3, #0
 80009d2:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80009d4:	f107 0308 	add.w	r3, r7, #8
 80009d8:	2103      	movs	r1, #3
 80009da:	4618      	mov	r0, r3
 80009dc:	f002 fd98 	bl	8003510 <HAL_RCC_ClockConfig>
 80009e0:	4603      	mov	r3, r0
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	d001      	beq.n	80009ea <SystemClock_Config+0xd2>
  {
    Error_Handler();
 80009e6:	f000 f9b1 	bl	8000d4c <Error_Handler>
  }
}
 80009ea:	bf00      	nop
 80009ec:	3750      	adds	r7, #80	@ 0x50
 80009ee:	46bd      	mov	sp, r7
 80009f0:	bd80      	pop	{r7, pc}
 80009f2:	bf00      	nop
 80009f4:	40023800 	.word	0x40023800
 80009f8:	40007000 	.word	0x40007000

080009fc <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000a00:	4b1b      	ldr	r3, [pc, #108]	@ (8000a70 <MX_SPI2_Init+0x74>)
 8000a02:	4a1c      	ldr	r2, [pc, #112]	@ (8000a74 <MX_SPI2_Init+0x78>)
 8000a04:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000a06:	4b1a      	ldr	r3, [pc, #104]	@ (8000a70 <MX_SPI2_Init+0x74>)
 8000a08:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000a0c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000a0e:	4b18      	ldr	r3, [pc, #96]	@ (8000a70 <MX_SPI2_Init+0x74>)
 8000a10:	2200      	movs	r2, #0
 8000a12:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000a14:	4b16      	ldr	r3, [pc, #88]	@ (8000a70 <MX_SPI2_Init+0x74>)
 8000a16:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000a1a:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8000a1c:	4b14      	ldr	r3, [pc, #80]	@ (8000a70 <MX_SPI2_Init+0x74>)
 8000a1e:	2202      	movs	r2, #2
 8000a20:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000a22:	4b13      	ldr	r3, [pc, #76]	@ (8000a70 <MX_SPI2_Init+0x74>)
 8000a24:	2200      	movs	r2, #0
 8000a26:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000a28:	4b11      	ldr	r3, [pc, #68]	@ (8000a70 <MX_SPI2_Init+0x74>)
 8000a2a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000a2e:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8000a30:	4b0f      	ldr	r3, [pc, #60]	@ (8000a70 <MX_SPI2_Init+0x74>)
 8000a32:	2238      	movs	r2, #56	@ 0x38
 8000a34:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000a36:	4b0e      	ldr	r3, [pc, #56]	@ (8000a70 <MX_SPI2_Init+0x74>)
 8000a38:	2200      	movs	r2, #0
 8000a3a:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000a3c:	4b0c      	ldr	r3, [pc, #48]	@ (8000a70 <MX_SPI2_Init+0x74>)
 8000a3e:	2200      	movs	r2, #0
 8000a40:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000a42:	4b0b      	ldr	r3, [pc, #44]	@ (8000a70 <MX_SPI2_Init+0x74>)
 8000a44:	2200      	movs	r2, #0
 8000a46:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000a48:	4b09      	ldr	r3, [pc, #36]	@ (8000a70 <MX_SPI2_Init+0x74>)
 8000a4a:	2207      	movs	r2, #7
 8000a4c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000a4e:	4b08      	ldr	r3, [pc, #32]	@ (8000a70 <MX_SPI2_Init+0x74>)
 8000a50:	2200      	movs	r2, #0
 8000a52:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000a54:	4b06      	ldr	r3, [pc, #24]	@ (8000a70 <MX_SPI2_Init+0x74>)
 8000a56:	2200      	movs	r2, #0
 8000a58:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000a5a:	4805      	ldr	r0, [pc, #20]	@ (8000a70 <MX_SPI2_Init+0x74>)
 8000a5c:	f003 fba6 	bl	80041ac <HAL_SPI_Init>
 8000a60:	4603      	mov	r3, r0
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	d001      	beq.n	8000a6a <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8000a66:	f000 f971 	bl	8000d4c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000a6a:	bf00      	nop
 8000a6c:	bd80      	pop	{r7, pc}
 8000a6e:	bf00      	nop
 8000a70:	200001e4 	.word	0x200001e4
 8000a74:	40003800 	.word	0x40003800

08000a78 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000a7c:	4b14      	ldr	r3, [pc, #80]	@ (8000ad0 <MX_USART3_UART_Init+0x58>)
 8000a7e:	4a15      	ldr	r2, [pc, #84]	@ (8000ad4 <MX_USART3_UART_Init+0x5c>)
 8000a80:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000a82:	4b13      	ldr	r3, [pc, #76]	@ (8000ad0 <MX_USART3_UART_Init+0x58>)
 8000a84:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000a88:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000a8a:	4b11      	ldr	r3, [pc, #68]	@ (8000ad0 <MX_USART3_UART_Init+0x58>)
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000a90:	4b0f      	ldr	r3, [pc, #60]	@ (8000ad0 <MX_USART3_UART_Init+0x58>)
 8000a92:	2200      	movs	r2, #0
 8000a94:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000a96:	4b0e      	ldr	r3, [pc, #56]	@ (8000ad0 <MX_USART3_UART_Init+0x58>)
 8000a98:	2200      	movs	r2, #0
 8000a9a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000a9c:	4b0c      	ldr	r3, [pc, #48]	@ (8000ad0 <MX_USART3_UART_Init+0x58>)
 8000a9e:	220c      	movs	r2, #12
 8000aa0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000aa2:	4b0b      	ldr	r3, [pc, #44]	@ (8000ad0 <MX_USART3_UART_Init+0x58>)
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000aa8:	4b09      	ldr	r3, [pc, #36]	@ (8000ad0 <MX_USART3_UART_Init+0x58>)
 8000aaa:	2200      	movs	r2, #0
 8000aac:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000aae:	4b08      	ldr	r3, [pc, #32]	@ (8000ad0 <MX_USART3_UART_Init+0x58>)
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000ab4:	4b06      	ldr	r3, [pc, #24]	@ (8000ad0 <MX_USART3_UART_Init+0x58>)
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000aba:	4805      	ldr	r0, [pc, #20]	@ (8000ad0 <MX_USART3_UART_Init+0x58>)
 8000abc:	f003 ff20 	bl	8004900 <HAL_UART_Init>
 8000ac0:	4603      	mov	r3, r0
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	d001      	beq.n	8000aca <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8000ac6:	f000 f941 	bl	8000d4c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000aca:	bf00      	nop
 8000acc:	bd80      	pop	{r7, pc}
 8000ace:	bf00      	nop
 8000ad0:	20000248 	.word	0x20000248
 8000ad4:	40004800 	.word	0x40004800

08000ad8 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000adc:	4b14      	ldr	r3, [pc, #80]	@ (8000b30 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000ade:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000ae2:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8000ae4:	4b12      	ldr	r3, [pc, #72]	@ (8000b30 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000ae6:	2206      	movs	r2, #6
 8000ae8:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000aea:	4b11      	ldr	r3, [pc, #68]	@ (8000b30 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000aec:	2202      	movs	r2, #2
 8000aee:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000af0:	4b0f      	ldr	r3, [pc, #60]	@ (8000b30 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000af2:	2200      	movs	r2, #0
 8000af4:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000af6:	4b0e      	ldr	r3, [pc, #56]	@ (8000b30 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000af8:	2202      	movs	r2, #2
 8000afa:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8000afc:	4b0c      	ldr	r3, [pc, #48]	@ (8000b30 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000afe:	2201      	movs	r2, #1
 8000b00:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000b02:	4b0b      	ldr	r3, [pc, #44]	@ (8000b30 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b04:	2200      	movs	r2, #0
 8000b06:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000b08:	4b09      	ldr	r3, [pc, #36]	@ (8000b30 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8000b0e:	4b08      	ldr	r3, [pc, #32]	@ (8000b30 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b10:	2201      	movs	r2, #1
 8000b12:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000b14:	4b06      	ldr	r3, [pc, #24]	@ (8000b30 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b16:	2200      	movs	r2, #0
 8000b18:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000b1a:	4805      	ldr	r0, [pc, #20]	@ (8000b30 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b1c:	f002 f8af 	bl	8002c7e <HAL_PCD_Init>
 8000b20:	4603      	mov	r3, r0
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d001      	beq.n	8000b2a <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8000b26:	f000 f911 	bl	8000d4c <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000b2a:	bf00      	nop
 8000b2c:	bd80      	pop	{r7, pc}
 8000b2e:	bf00      	nop
 8000b30:	200002d0 	.word	0x200002d0

08000b34 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	b08c      	sub	sp, #48	@ 0x30
 8000b38:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b3a:	f107 031c 	add.w	r3, r7, #28
 8000b3e:	2200      	movs	r2, #0
 8000b40:	601a      	str	r2, [r3, #0]
 8000b42:	605a      	str	r2, [r3, #4]
 8000b44:	609a      	str	r2, [r3, #8]
 8000b46:	60da      	str	r2, [r3, #12]
 8000b48:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b4a:	4b63      	ldr	r3, [pc, #396]	@ (8000cd8 <MX_GPIO_Init+0x1a4>)
 8000b4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b4e:	4a62      	ldr	r2, [pc, #392]	@ (8000cd8 <MX_GPIO_Init+0x1a4>)
 8000b50:	f043 0304 	orr.w	r3, r3, #4
 8000b54:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b56:	4b60      	ldr	r3, [pc, #384]	@ (8000cd8 <MX_GPIO_Init+0x1a4>)
 8000b58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b5a:	f003 0304 	and.w	r3, r3, #4
 8000b5e:	61bb      	str	r3, [r7, #24]
 8000b60:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000b62:	4b5d      	ldr	r3, [pc, #372]	@ (8000cd8 <MX_GPIO_Init+0x1a4>)
 8000b64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b66:	4a5c      	ldr	r2, [pc, #368]	@ (8000cd8 <MX_GPIO_Init+0x1a4>)
 8000b68:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000b6c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b6e:	4b5a      	ldr	r3, [pc, #360]	@ (8000cd8 <MX_GPIO_Init+0x1a4>)
 8000b70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000b76:	617b      	str	r3, [r7, #20]
 8000b78:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b7a:	4b57      	ldr	r3, [pc, #348]	@ (8000cd8 <MX_GPIO_Init+0x1a4>)
 8000b7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b7e:	4a56      	ldr	r2, [pc, #344]	@ (8000cd8 <MX_GPIO_Init+0x1a4>)
 8000b80:	f043 0301 	orr.w	r3, r3, #1
 8000b84:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b86:	4b54      	ldr	r3, [pc, #336]	@ (8000cd8 <MX_GPIO_Init+0x1a4>)
 8000b88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b8a:	f003 0301 	and.w	r3, r3, #1
 8000b8e:	613b      	str	r3, [r7, #16]
 8000b90:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b92:	4b51      	ldr	r3, [pc, #324]	@ (8000cd8 <MX_GPIO_Init+0x1a4>)
 8000b94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b96:	4a50      	ldr	r2, [pc, #320]	@ (8000cd8 <MX_GPIO_Init+0x1a4>)
 8000b98:	f043 0302 	orr.w	r3, r3, #2
 8000b9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b9e:	4b4e      	ldr	r3, [pc, #312]	@ (8000cd8 <MX_GPIO_Init+0x1a4>)
 8000ba0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ba2:	f003 0302 	and.w	r3, r3, #2
 8000ba6:	60fb      	str	r3, [r7, #12]
 8000ba8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000baa:	4b4b      	ldr	r3, [pc, #300]	@ (8000cd8 <MX_GPIO_Init+0x1a4>)
 8000bac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bae:	4a4a      	ldr	r2, [pc, #296]	@ (8000cd8 <MX_GPIO_Init+0x1a4>)
 8000bb0:	f043 0308 	orr.w	r3, r3, #8
 8000bb4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bb6:	4b48      	ldr	r3, [pc, #288]	@ (8000cd8 <MX_GPIO_Init+0x1a4>)
 8000bb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bba:	f003 0308 	and.w	r3, r3, #8
 8000bbe:	60bb      	str	r3, [r7, #8]
 8000bc0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000bc2:	4b45      	ldr	r3, [pc, #276]	@ (8000cd8 <MX_GPIO_Init+0x1a4>)
 8000bc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bc6:	4a44      	ldr	r2, [pc, #272]	@ (8000cd8 <MX_GPIO_Init+0x1a4>)
 8000bc8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000bcc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bce:	4b42      	ldr	r3, [pc, #264]	@ (8000cd8 <MX_GPIO_Init+0x1a4>)
 8000bd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bd2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000bd6:	607b      	str	r3, [r7, #4]
 8000bd8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 8000bda:	2200      	movs	r2, #0
 8000bdc:	2101      	movs	r1, #1
 8000bde:	483f      	ldr	r0, [pc, #252]	@ (8000cdc <MX_GPIO_Init+0x1a8>)
 8000be0:	f002 f834 	bl	8002c4c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_SET);
 8000be4:	2201      	movs	r2, #1
 8000be6:	2108      	movs	r1, #8
 8000be8:	483d      	ldr	r0, [pc, #244]	@ (8000ce0 <MX_GPIO_Init+0x1ac>)
 8000bea:	f002 f82f 	bl	8002c4c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000bee:	2200      	movs	r2, #0
 8000bf0:	f44f 4181 	mov.w	r1, #16512	@ 0x4080
 8000bf4:	483b      	ldr	r0, [pc, #236]	@ (8000ce4 <MX_GPIO_Init+0x1b0>)
 8000bf6:	f002 f829 	bl	8002c4c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, GPIO_PIN_RESET);
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	2140      	movs	r1, #64	@ 0x40
 8000bfe:	483a      	ldr	r0, [pc, #232]	@ (8000ce8 <MX_GPIO_Init+0x1b4>)
 8000c00:	f002 f824 	bl	8002c4c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, GPIO_PIN_RESET);
 8000c04:	2200      	movs	r2, #0
 8000c06:	2180      	movs	r1, #128	@ 0x80
 8000c08:	4838      	ldr	r0, [pc, #224]	@ (8000cec <MX_GPIO_Init+0x1b8>)
 8000c0a:	f002 f81f 	bl	8002c4c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000c0e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000c12:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000c14:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000c18:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000c1e:	f107 031c 	add.w	r3, r7, #28
 8000c22:	4619      	mov	r1, r3
 8000c24:	482d      	ldr	r0, [pc, #180]	@ (8000cdc <MX_GPIO_Init+0x1a8>)
 8000c26:	f001 fe65 	bl	80028f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000c2a:	2301      	movs	r3, #1
 8000c2c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c2e:	2301      	movs	r3, #1
 8000c30:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c32:	2300      	movs	r3, #0
 8000c34:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c36:	2303      	movs	r3, #3
 8000c38:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c3a:	f107 031c 	add.w	r3, r7, #28
 8000c3e:	4619      	mov	r1, r3
 8000c40:	4826      	ldr	r0, [pc, #152]	@ (8000cdc <MX_GPIO_Init+0x1a8>)
 8000c42:	f001 fe57 	bl	80028f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000c46:	2308      	movs	r3, #8
 8000c48:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c4a:	2301      	movs	r3, #1
 8000c4c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c4e:	2300      	movs	r3, #0
 8000c50:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c52:	2300      	movs	r3, #0
 8000c54:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c56:	f107 031c 	add.w	r3, r7, #28
 8000c5a:	4619      	mov	r1, r3
 8000c5c:	4820      	ldr	r0, [pc, #128]	@ (8000ce0 <MX_GPIO_Init+0x1ac>)
 8000c5e:	f001 fe49 	bl	80028f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 8000c62:	f44f 4381 	mov.w	r3, #16512	@ 0x4080
 8000c66:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c68:	2301      	movs	r3, #1
 8000c6a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c70:	2300      	movs	r3, #0
 8000c72:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c74:	f107 031c 	add.w	r3, r7, #28
 8000c78:	4619      	mov	r1, r3
 8000c7a:	481a      	ldr	r0, [pc, #104]	@ (8000ce4 <MX_GPIO_Init+0x1b0>)
 8000c7c:	f001 fe3a 	bl	80028f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PG6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000c80:	2340      	movs	r3, #64	@ 0x40
 8000c82:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c84:	2301      	movs	r3, #1
 8000c86:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c88:	2300      	movs	r3, #0
 8000c8a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000c90:	f107 031c 	add.w	r3, r7, #28
 8000c94:	4619      	mov	r1, r3
 8000c96:	4814      	ldr	r0, [pc, #80]	@ (8000ce8 <MX_GPIO_Init+0x1b4>)
 8000c98:	f001 fe2c 	bl	80028f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000c9c:	2380      	movs	r3, #128	@ 0x80
 8000c9e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000ca8:	f107 031c 	add.w	r3, r7, #28
 8000cac:	4619      	mov	r1, r3
 8000cae:	480e      	ldr	r0, [pc, #56]	@ (8000ce8 <MX_GPIO_Init+0x1b4>)
 8000cb0:	f001 fe20 	bl	80028f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000cb4:	2380      	movs	r3, #128	@ 0x80
 8000cb6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cb8:	2301      	movs	r3, #1
 8000cba:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cc0:	2303      	movs	r3, #3
 8000cc2:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000cc4:	f107 031c 	add.w	r3, r7, #28
 8000cc8:	4619      	mov	r1, r3
 8000cca:	4808      	ldr	r0, [pc, #32]	@ (8000cec <MX_GPIO_Init+0x1b8>)
 8000ccc:	f001 fe12 	bl	80028f4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000cd0:	bf00      	nop
 8000cd2:	3730      	adds	r7, #48	@ 0x30
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	bd80      	pop	{r7, pc}
 8000cd8:	40023800 	.word	0x40023800
 8000cdc:	40020800 	.word	0x40020800
 8000ce0:	40020000 	.word	0x40020000
 8000ce4:	40020400 	.word	0x40020400
 8000ce8:	40021800 	.word	0x40021800
 8000cec:	40020c00 	.word	0x40020c00

08000cf0 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	b084      	sub	sp, #16
 8000cf4:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000cf6:	463b      	mov	r3, r7
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	601a      	str	r2, [r3, #0]
 8000cfc:	605a      	str	r2, [r3, #4]
 8000cfe:	609a      	str	r2, [r3, #8]
 8000d00:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000d02:	f000 fd0d 	bl	8001720 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000d06:	2301      	movs	r3, #1
 8000d08:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x2007c000;
 8000d0e:	4b0e      	ldr	r3, [pc, #56]	@ (8000d48 <MPU_Config+0x58>)
 8000d10:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_16KB;
 8000d12:	230d      	movs	r3, #13
 8000d14:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x0;
 8000d16:	2300      	movs	r3, #0
 8000d18:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
 8000d1a:	2301      	movs	r3, #1
 8000d1c:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8000d1e:	2303      	movs	r3, #3
 8000d20:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000d22:	2301      	movs	r3, #1
 8000d24:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000d26:	2301      	movs	r3, #1
 8000d28:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000d2e:	2300      	movs	r3, #0
 8000d30:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000d32:	463b      	mov	r3, r7
 8000d34:	4618      	mov	r0, r3
 8000d36:	f000 fd2b 	bl	8001790 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_HFNMI_PRIVDEF);
 8000d3a:	2006      	movs	r0, #6
 8000d3c:	f000 fd08 	bl	8001750 <HAL_MPU_Enable>

}
 8000d40:	bf00      	nop
 8000d42:	3710      	adds	r7, #16
 8000d44:	46bd      	mov	sp, r7
 8000d46:	bd80      	pop	{r7, pc}
 8000d48:	2007c000 	.word	0x2007c000

08000d4c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d4c:	b480      	push	{r7}
 8000d4e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d50:	b672      	cpsid	i
}
 8000d52:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d54:	bf00      	nop
 8000d56:	e7fd      	b.n	8000d54 <Error_Handler+0x8>

08000d58 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d58:	b480      	push	{r7}
 8000d5a:	b083      	sub	sp, #12
 8000d5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000d5e:	4b0f      	ldr	r3, [pc, #60]	@ (8000d9c <HAL_MspInit+0x44>)
 8000d60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d62:	4a0e      	ldr	r2, [pc, #56]	@ (8000d9c <HAL_MspInit+0x44>)
 8000d64:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d68:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d6a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d9c <HAL_MspInit+0x44>)
 8000d6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d6e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d72:	607b      	str	r3, [r7, #4]
 8000d74:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d76:	4b09      	ldr	r3, [pc, #36]	@ (8000d9c <HAL_MspInit+0x44>)
 8000d78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d7a:	4a08      	ldr	r2, [pc, #32]	@ (8000d9c <HAL_MspInit+0x44>)
 8000d7c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000d80:	6453      	str	r3, [r2, #68]	@ 0x44
 8000d82:	4b06      	ldr	r3, [pc, #24]	@ (8000d9c <HAL_MspInit+0x44>)
 8000d84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d86:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000d8a:	603b      	str	r3, [r7, #0]
 8000d8c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d8e:	bf00      	nop
 8000d90:	370c      	adds	r7, #12
 8000d92:	46bd      	mov	sp, r7
 8000d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d98:	4770      	bx	lr
 8000d9a:	bf00      	nop
 8000d9c:	40023800 	.word	0x40023800

08000da0 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b08a      	sub	sp, #40	@ 0x28
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000da8:	f107 0314 	add.w	r3, r7, #20
 8000dac:	2200      	movs	r2, #0
 8000dae:	601a      	str	r2, [r3, #0]
 8000db0:	605a      	str	r2, [r3, #4]
 8000db2:	609a      	str	r2, [r3, #8]
 8000db4:	60da      	str	r2, [r3, #12]
 8000db6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	4a17      	ldr	r2, [pc, #92]	@ (8000e1c <HAL_SPI_MspInit+0x7c>)
 8000dbe:	4293      	cmp	r3, r2
 8000dc0:	d128      	bne.n	8000e14 <HAL_SPI_MspInit+0x74>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000dc2:	4b17      	ldr	r3, [pc, #92]	@ (8000e20 <HAL_SPI_MspInit+0x80>)
 8000dc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dc6:	4a16      	ldr	r2, [pc, #88]	@ (8000e20 <HAL_SPI_MspInit+0x80>)
 8000dc8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000dcc:	6413      	str	r3, [r2, #64]	@ 0x40
 8000dce:	4b14      	ldr	r3, [pc, #80]	@ (8000e20 <HAL_SPI_MspInit+0x80>)
 8000dd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dd2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000dd6:	613b      	str	r3, [r7, #16]
 8000dd8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dda:	4b11      	ldr	r3, [pc, #68]	@ (8000e20 <HAL_SPI_MspInit+0x80>)
 8000ddc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dde:	4a10      	ldr	r2, [pc, #64]	@ (8000e20 <HAL_SPI_MspInit+0x80>)
 8000de0:	f043 0302 	orr.w	r3, r3, #2
 8000de4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000de6:	4b0e      	ldr	r3, [pc, #56]	@ (8000e20 <HAL_SPI_MspInit+0x80>)
 8000de8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dea:	f003 0302 	and.w	r3, r3, #2
 8000dee:	60fb      	str	r3, [r7, #12]
 8000df0:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB10     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_15;
 8000df2:	f44f 4304 	mov.w	r3, #33792	@ 0x8400
 8000df6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000df8:	2302      	movs	r3, #2
 8000dfa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e00:	2303      	movs	r3, #3
 8000e02:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000e04:	2305      	movs	r3, #5
 8000e06:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e08:	f107 0314 	add.w	r3, r7, #20
 8000e0c:	4619      	mov	r1, r3
 8000e0e:	4805      	ldr	r0, [pc, #20]	@ (8000e24 <HAL_SPI_MspInit+0x84>)
 8000e10:	f001 fd70 	bl	80028f4 <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8000e14:	bf00      	nop
 8000e16:	3728      	adds	r7, #40	@ 0x28
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	bd80      	pop	{r7, pc}
 8000e1c:	40003800 	.word	0x40003800
 8000e20:	40023800 	.word	0x40023800
 8000e24:	40020400 	.word	0x40020400

08000e28 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b0ae      	sub	sp, #184	@ 0xb8
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e30:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000e34:	2200      	movs	r2, #0
 8000e36:	601a      	str	r2, [r3, #0]
 8000e38:	605a      	str	r2, [r3, #4]
 8000e3a:	609a      	str	r2, [r3, #8]
 8000e3c:	60da      	str	r2, [r3, #12]
 8000e3e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000e40:	f107 0314 	add.w	r3, r7, #20
 8000e44:	2290      	movs	r2, #144	@ 0x90
 8000e46:	2100      	movs	r1, #0
 8000e48:	4618      	mov	r0, r3
 8000e4a:	f00e ff8e 	bl	800fd6a <memset>
  if(huart->Instance==USART3)
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	4a22      	ldr	r2, [pc, #136]	@ (8000edc <HAL_UART_MspInit+0xb4>)
 8000e54:	4293      	cmp	r3, r2
 8000e56:	d13c      	bne.n	8000ed2 <HAL_UART_MspInit+0xaa>

    /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000e58:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000e5c:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8000e5e:	2300      	movs	r3, #0
 8000e60:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000e62:	f107 0314 	add.w	r3, r7, #20
 8000e66:	4618      	mov	r0, r3
 8000e68:	f002 fd78 	bl	800395c <HAL_RCCEx_PeriphCLKConfig>
 8000e6c:	4603      	mov	r3, r0
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d001      	beq.n	8000e76 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000e72:	f7ff ff6b 	bl	8000d4c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000e76:	4b1a      	ldr	r3, [pc, #104]	@ (8000ee0 <HAL_UART_MspInit+0xb8>)
 8000e78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e7a:	4a19      	ldr	r2, [pc, #100]	@ (8000ee0 <HAL_UART_MspInit+0xb8>)
 8000e7c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000e80:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e82:	4b17      	ldr	r3, [pc, #92]	@ (8000ee0 <HAL_UART_MspInit+0xb8>)
 8000e84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e86:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000e8a:	613b      	str	r3, [r7, #16]
 8000e8c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e8e:	4b14      	ldr	r3, [pc, #80]	@ (8000ee0 <HAL_UART_MspInit+0xb8>)
 8000e90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e92:	4a13      	ldr	r2, [pc, #76]	@ (8000ee0 <HAL_UART_MspInit+0xb8>)
 8000e94:	f043 0308 	orr.w	r3, r3, #8
 8000e98:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e9a:	4b11      	ldr	r3, [pc, #68]	@ (8000ee0 <HAL_UART_MspInit+0xb8>)
 8000e9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e9e:	f003 0308 	and.w	r3, r3, #8
 8000ea2:	60fb      	str	r3, [r7, #12]
 8000ea4:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8000ea6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000eaa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000eae:	2302      	movs	r3, #2
 8000eb0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000eba:	2303      	movs	r3, #3
 8000ebc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000ec0:	2307      	movs	r3, #7
 8000ec2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000ec6:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000eca:	4619      	mov	r1, r3
 8000ecc:	4805      	ldr	r0, [pc, #20]	@ (8000ee4 <HAL_UART_MspInit+0xbc>)
 8000ece:	f001 fd11 	bl	80028f4 <HAL_GPIO_Init>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 8000ed2:	bf00      	nop
 8000ed4:	37b8      	adds	r7, #184	@ 0xb8
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	bd80      	pop	{r7, pc}
 8000eda:	bf00      	nop
 8000edc:	40004800 	.word	0x40004800
 8000ee0:	40023800 	.word	0x40023800
 8000ee4:	40020c00 	.word	0x40020c00

08000ee8 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b0ae      	sub	sp, #184	@ 0xb8
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ef0:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	601a      	str	r2, [r3, #0]
 8000ef8:	605a      	str	r2, [r3, #4]
 8000efa:	609a      	str	r2, [r3, #8]
 8000efc:	60da      	str	r2, [r3, #12]
 8000efe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000f00:	f107 0314 	add.w	r3, r7, #20
 8000f04:	2290      	movs	r2, #144	@ 0x90
 8000f06:	2100      	movs	r1, #0
 8000f08:	4618      	mov	r0, r3
 8000f0a:	f00e ff2e 	bl	800fd6a <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000f16:	d159      	bne.n	8000fcc <HAL_PCD_MspInit+0xe4>

    /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8000f18:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8000f1c:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8000f1e:	2300      	movs	r3, #0
 8000f20:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000f24:	f107 0314 	add.w	r3, r7, #20
 8000f28:	4618      	mov	r0, r3
 8000f2a:	f002 fd17 	bl	800395c <HAL_RCCEx_PeriphCLKConfig>
 8000f2e:	4603      	mov	r3, r0
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d001      	beq.n	8000f38 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 8000f34:	f7ff ff0a 	bl	8000d4c <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f38:	4b26      	ldr	r3, [pc, #152]	@ (8000fd4 <HAL_PCD_MspInit+0xec>)
 8000f3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f3c:	4a25      	ldr	r2, [pc, #148]	@ (8000fd4 <HAL_PCD_MspInit+0xec>)
 8000f3e:	f043 0301 	orr.w	r3, r3, #1
 8000f42:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f44:	4b23      	ldr	r3, [pc, #140]	@ (8000fd4 <HAL_PCD_MspInit+0xec>)
 8000f46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f48:	f003 0301 	and.w	r3, r3, #1
 8000f4c:	613b      	str	r3, [r7, #16]
 8000f4e:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8000f50:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8000f54:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f58:	2302      	movs	r3, #2
 8000f5a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f5e:	2300      	movs	r3, #0
 8000f60:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f64:	2303      	movs	r3, #3
 8000f66:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000f6a:	230a      	movs	r3, #10
 8000f6c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f70:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000f74:	4619      	mov	r1, r3
 8000f76:	4818      	ldr	r0, [pc, #96]	@ (8000fd8 <HAL_PCD_MspInit+0xf0>)
 8000f78:	f001 fcbc 	bl	80028f4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8000f7c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000f80:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f84:	2300      	movs	r3, #0
 8000f86:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000f90:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000f94:	4619      	mov	r1, r3
 8000f96:	4810      	ldr	r0, [pc, #64]	@ (8000fd8 <HAL_PCD_MspInit+0xf0>)
 8000f98:	f001 fcac 	bl	80028f4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8000f9c:	4b0d      	ldr	r3, [pc, #52]	@ (8000fd4 <HAL_PCD_MspInit+0xec>)
 8000f9e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000fa0:	4a0c      	ldr	r2, [pc, #48]	@ (8000fd4 <HAL_PCD_MspInit+0xec>)
 8000fa2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000fa6:	6353      	str	r3, [r2, #52]	@ 0x34
 8000fa8:	4b0a      	ldr	r3, [pc, #40]	@ (8000fd4 <HAL_PCD_MspInit+0xec>)
 8000faa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000fac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000fb0:	60fb      	str	r3, [r7, #12]
 8000fb2:	68fb      	ldr	r3, [r7, #12]
 8000fb4:	4b07      	ldr	r3, [pc, #28]	@ (8000fd4 <HAL_PCD_MspInit+0xec>)
 8000fb6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fb8:	4a06      	ldr	r2, [pc, #24]	@ (8000fd4 <HAL_PCD_MspInit+0xec>)
 8000fba:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000fbe:	6453      	str	r3, [r2, #68]	@ 0x44
 8000fc0:	4b04      	ldr	r3, [pc, #16]	@ (8000fd4 <HAL_PCD_MspInit+0xec>)
 8000fc2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fc4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000fc8:	60bb      	str	r3, [r7, #8]
 8000fca:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8000fcc:	bf00      	nop
 8000fce:	37b8      	adds	r7, #184	@ 0xb8
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	bd80      	pop	{r7, pc}
 8000fd4:	40023800 	.word	0x40023800
 8000fd8:	40020000 	.word	0x40020000

08000fdc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000fdc:	b480      	push	{r7}
 8000fde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000fe0:	bf00      	nop
 8000fe2:	e7fd      	b.n	8000fe0 <NMI_Handler+0x4>

08000fe4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000fe4:	b480      	push	{r7}
 8000fe6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000fe8:	bf00      	nop
 8000fea:	e7fd      	b.n	8000fe8 <HardFault_Handler+0x4>

08000fec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000fec:	b480      	push	{r7}
 8000fee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ff0:	bf00      	nop
 8000ff2:	e7fd      	b.n	8000ff0 <MemManage_Handler+0x4>

08000ff4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ff8:	bf00      	nop
 8000ffa:	e7fd      	b.n	8000ff8 <BusFault_Handler+0x4>

08000ffc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ffc:	b480      	push	{r7}
 8000ffe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001000:	bf00      	nop
 8001002:	e7fd      	b.n	8001000 <UsageFault_Handler+0x4>

08001004 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001004:	b480      	push	{r7}
 8001006:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001008:	bf00      	nop
 800100a:	46bd      	mov	sp, r7
 800100c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001010:	4770      	bx	lr

08001012 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001012:	b480      	push	{r7}
 8001014:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001016:	bf00      	nop
 8001018:	46bd      	mov	sp, r7
 800101a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101e:	4770      	bx	lr

08001020 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001020:	b480      	push	{r7}
 8001022:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001024:	bf00      	nop
 8001026:	46bd      	mov	sp, r7
 8001028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102c:	4770      	bx	lr

0800102e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800102e:	b580      	push	{r7, lr}
 8001030:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001032:	f000 fa4b 	bl	80014cc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001036:	bf00      	nop
 8001038:	bd80      	pop	{r7, pc}

0800103a <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800103a:	b480      	push	{r7}
 800103c:	af00      	add	r7, sp, #0
  return 1;
 800103e:	2301      	movs	r3, #1
}
 8001040:	4618      	mov	r0, r3
 8001042:	46bd      	mov	sp, r7
 8001044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001048:	4770      	bx	lr
	...

0800104c <_kill>:

int _kill(int pid, int sig)
{
 800104c:	b480      	push	{r7}
 800104e:	b083      	sub	sp, #12
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
 8001054:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001056:	4b05      	ldr	r3, [pc, #20]	@ (800106c <_kill+0x20>)
 8001058:	2216      	movs	r2, #22
 800105a:	601a      	str	r2, [r3, #0]
  return -1;
 800105c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001060:	4618      	mov	r0, r3
 8001062:	370c      	adds	r7, #12
 8001064:	46bd      	mov	sp, r7
 8001066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106a:	4770      	bx	lr
 800106c:	2000844c 	.word	0x2000844c

08001070 <_exit>:

void _exit (int status)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b082      	sub	sp, #8
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001078:	f04f 31ff 	mov.w	r1, #4294967295
 800107c:	6878      	ldr	r0, [r7, #4]
 800107e:	f7ff ffe5 	bl	800104c <_kill>
  while (1) {}    /* Make sure we hang here */
 8001082:	bf00      	nop
 8001084:	e7fd      	b.n	8001082 <_exit+0x12>

08001086 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001086:	b580      	push	{r7, lr}
 8001088:	b086      	sub	sp, #24
 800108a:	af00      	add	r7, sp, #0
 800108c:	60f8      	str	r0, [r7, #12]
 800108e:	60b9      	str	r1, [r7, #8]
 8001090:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001092:	2300      	movs	r3, #0
 8001094:	617b      	str	r3, [r7, #20]
 8001096:	e00a      	b.n	80010ae <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001098:	f3af 8000 	nop.w
 800109c:	4601      	mov	r1, r0
 800109e:	68bb      	ldr	r3, [r7, #8]
 80010a0:	1c5a      	adds	r2, r3, #1
 80010a2:	60ba      	str	r2, [r7, #8]
 80010a4:	b2ca      	uxtb	r2, r1
 80010a6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010a8:	697b      	ldr	r3, [r7, #20]
 80010aa:	3301      	adds	r3, #1
 80010ac:	617b      	str	r3, [r7, #20]
 80010ae:	697a      	ldr	r2, [r7, #20]
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	429a      	cmp	r2, r3
 80010b4:	dbf0      	blt.n	8001098 <_read+0x12>
  }

  return len;
 80010b6:	687b      	ldr	r3, [r7, #4]
}
 80010b8:	4618      	mov	r0, r3
 80010ba:	3718      	adds	r7, #24
 80010bc:	46bd      	mov	sp, r7
 80010be:	bd80      	pop	{r7, pc}

080010c0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b086      	sub	sp, #24
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	60f8      	str	r0, [r7, #12]
 80010c8:	60b9      	str	r1, [r7, #8]
 80010ca:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010cc:	2300      	movs	r3, #0
 80010ce:	617b      	str	r3, [r7, #20]
 80010d0:	e009      	b.n	80010e6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80010d2:	68bb      	ldr	r3, [r7, #8]
 80010d4:	1c5a      	adds	r2, r3, #1
 80010d6:	60ba      	str	r2, [r7, #8]
 80010d8:	781b      	ldrb	r3, [r3, #0]
 80010da:	4618      	mov	r0, r3
 80010dc:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010e0:	697b      	ldr	r3, [r7, #20]
 80010e2:	3301      	adds	r3, #1
 80010e4:	617b      	str	r3, [r7, #20]
 80010e6:	697a      	ldr	r2, [r7, #20]
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	429a      	cmp	r2, r3
 80010ec:	dbf1      	blt.n	80010d2 <_write+0x12>
  }
  return len;
 80010ee:	687b      	ldr	r3, [r7, #4]
}
 80010f0:	4618      	mov	r0, r3
 80010f2:	3718      	adds	r7, #24
 80010f4:	46bd      	mov	sp, r7
 80010f6:	bd80      	pop	{r7, pc}

080010f8 <_close>:

int _close(int file)
{
 80010f8:	b480      	push	{r7}
 80010fa:	b083      	sub	sp, #12
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001100:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001104:	4618      	mov	r0, r3
 8001106:	370c      	adds	r7, #12
 8001108:	46bd      	mov	sp, r7
 800110a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110e:	4770      	bx	lr

08001110 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001110:	b480      	push	{r7}
 8001112:	b083      	sub	sp, #12
 8001114:	af00      	add	r7, sp, #0
 8001116:	6078      	str	r0, [r7, #4]
 8001118:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800111a:	683b      	ldr	r3, [r7, #0]
 800111c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001120:	605a      	str	r2, [r3, #4]
  return 0;
 8001122:	2300      	movs	r3, #0
}
 8001124:	4618      	mov	r0, r3
 8001126:	370c      	adds	r7, #12
 8001128:	46bd      	mov	sp, r7
 800112a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112e:	4770      	bx	lr

08001130 <_isatty>:

int _isatty(int file)
{
 8001130:	b480      	push	{r7}
 8001132:	b083      	sub	sp, #12
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001138:	2301      	movs	r3, #1
}
 800113a:	4618      	mov	r0, r3
 800113c:	370c      	adds	r7, #12
 800113e:	46bd      	mov	sp, r7
 8001140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001144:	4770      	bx	lr

08001146 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001146:	b480      	push	{r7}
 8001148:	b085      	sub	sp, #20
 800114a:	af00      	add	r7, sp, #0
 800114c:	60f8      	str	r0, [r7, #12]
 800114e:	60b9      	str	r1, [r7, #8]
 8001150:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001152:	2300      	movs	r3, #0
}
 8001154:	4618      	mov	r0, r3
 8001156:	3714      	adds	r7, #20
 8001158:	46bd      	mov	sp, r7
 800115a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115e:	4770      	bx	lr

08001160 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001160:	b480      	push	{r7}
 8001162:	b087      	sub	sp, #28
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001168:	4a14      	ldr	r2, [pc, #80]	@ (80011bc <_sbrk+0x5c>)
 800116a:	4b15      	ldr	r3, [pc, #84]	@ (80011c0 <_sbrk+0x60>)
 800116c:	1ad3      	subs	r3, r2, r3
 800116e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001170:	697b      	ldr	r3, [r7, #20]
 8001172:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001174:	4b13      	ldr	r3, [pc, #76]	@ (80011c4 <_sbrk+0x64>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	2b00      	cmp	r3, #0
 800117a:	d102      	bne.n	8001182 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800117c:	4b11      	ldr	r3, [pc, #68]	@ (80011c4 <_sbrk+0x64>)
 800117e:	4a12      	ldr	r2, [pc, #72]	@ (80011c8 <_sbrk+0x68>)
 8001180:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001182:	4b10      	ldr	r3, [pc, #64]	@ (80011c4 <_sbrk+0x64>)
 8001184:	681a      	ldr	r2, [r3, #0]
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	4413      	add	r3, r2
 800118a:	693a      	ldr	r2, [r7, #16]
 800118c:	429a      	cmp	r2, r3
 800118e:	d205      	bcs.n	800119c <_sbrk+0x3c>
  {
    errno = ENOMEM;
 8001190:	4b0e      	ldr	r3, [pc, #56]	@ (80011cc <_sbrk+0x6c>)
 8001192:	220c      	movs	r2, #12
 8001194:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001196:	f04f 33ff 	mov.w	r3, #4294967295
 800119a:	e009      	b.n	80011b0 <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 800119c:	4b09      	ldr	r3, [pc, #36]	@ (80011c4 <_sbrk+0x64>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80011a2:	4b08      	ldr	r3, [pc, #32]	@ (80011c4 <_sbrk+0x64>)
 80011a4:	681a      	ldr	r2, [r3, #0]
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	4413      	add	r3, r2
 80011aa:	4a06      	ldr	r2, [pc, #24]	@ (80011c4 <_sbrk+0x64>)
 80011ac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80011ae:	68fb      	ldr	r3, [r7, #12]
}
 80011b0:	4618      	mov	r0, r3
 80011b2:	371c      	adds	r7, #28
 80011b4:	46bd      	mov	sp, r7
 80011b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ba:	4770      	bx	lr
 80011bc:	20080000 	.word	0x20080000
 80011c0:	00000400 	.word	0x00000400
 80011c4:	200007b0 	.word	0x200007b0
 80011c8:	20008460 	.word	0x20008460
 80011cc:	2000844c 	.word	0x2000844c

080011d0 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80011d0:	b480      	push	{r7}
 80011d2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80011d4:	4b06      	ldr	r3, [pc, #24]	@ (80011f0 <SystemInit+0x20>)
 80011d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80011da:	4a05      	ldr	r2, [pc, #20]	@ (80011f0 <SystemInit+0x20>)
 80011dc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80011e0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80011e4:	bf00      	nop
 80011e6:	46bd      	mov	sp, r7
 80011e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ec:	4770      	bx	lr
 80011ee:	bf00      	nop
 80011f0:	e000ed00 	.word	0xe000ed00

080011f4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80011f4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800122c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80011f8:	f7ff ffea 	bl	80011d0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80011fc:	480c      	ldr	r0, [pc, #48]	@ (8001230 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80011fe:	490d      	ldr	r1, [pc, #52]	@ (8001234 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001200:	4a0d      	ldr	r2, [pc, #52]	@ (8001238 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001202:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001204:	e002      	b.n	800120c <LoopCopyDataInit>

08001206 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001206:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001208:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800120a:	3304      	adds	r3, #4

0800120c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800120c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800120e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001210:	d3f9      	bcc.n	8001206 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001212:	4a0a      	ldr	r2, [pc, #40]	@ (800123c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001214:	4c0a      	ldr	r4, [pc, #40]	@ (8001240 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001216:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001218:	e001      	b.n	800121e <LoopFillZerobss>

0800121a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800121a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800121c:	3204      	adds	r2, #4

0800121e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800121e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001220:	d3fb      	bcc.n	800121a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001222:	f00e fdf1 	bl	800fe08 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001226:	f7ff fb61 	bl	80008ec <main>
  bx  lr    
 800122a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800122c:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8001230:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001234:	20000088 	.word	0x20000088
  ldr r2, =_sidata
 8001238:	0801369c 	.word	0x0801369c
  ldr r2, =_sbss
 800123c:	200001c8 	.word	0x200001c8
  ldr r4, =_ebss
 8001240:	2000845c 	.word	0x2000845c

08001244 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001244:	e7fe      	b.n	8001244 <ADC_IRQHandler>

08001246 <LAN8742_RegisterBusIO>:
  * @param  ioctx: holds device IO functions.
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ERROR if missing mandatory function
  */
int32_t  LAN8742_RegisterBusIO(lan8742_Object_t *pObj, lan8742_IOCtx_t *ioctx)
{
 8001246:	b480      	push	{r7}
 8001248:	b083      	sub	sp, #12
 800124a:	af00      	add	r7, sp, #0
 800124c:	6078      	str	r0, [r7, #4]
 800124e:	6039      	str	r1, [r7, #0]
  if(!pObj || !ioctx->ReadReg || !ioctx->WriteReg || !ioctx->GetTick)
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	2b00      	cmp	r3, #0
 8001254:	d00b      	beq.n	800126e <LAN8742_RegisterBusIO+0x28>
 8001256:	683b      	ldr	r3, [r7, #0]
 8001258:	68db      	ldr	r3, [r3, #12]
 800125a:	2b00      	cmp	r3, #0
 800125c:	d007      	beq.n	800126e <LAN8742_RegisterBusIO+0x28>
 800125e:	683b      	ldr	r3, [r7, #0]
 8001260:	689b      	ldr	r3, [r3, #8]
 8001262:	2b00      	cmp	r3, #0
 8001264:	d003      	beq.n	800126e <LAN8742_RegisterBusIO+0x28>
 8001266:	683b      	ldr	r3, [r7, #0]
 8001268:	691b      	ldr	r3, [r3, #16]
 800126a:	2b00      	cmp	r3, #0
 800126c:	d102      	bne.n	8001274 <LAN8742_RegisterBusIO+0x2e>
  {
    return LAN8742_STATUS_ERROR;
 800126e:	f04f 33ff 	mov.w	r3, #4294967295
 8001272:	e014      	b.n	800129e <LAN8742_RegisterBusIO+0x58>
  }

  pObj->IO.Init = ioctx->Init;
 8001274:	683b      	ldr	r3, [r7, #0]
 8001276:	681a      	ldr	r2, [r3, #0]
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	609a      	str	r2, [r3, #8]
  pObj->IO.DeInit = ioctx->DeInit;
 800127c:	683b      	ldr	r3, [r7, #0]
 800127e:	685a      	ldr	r2, [r3, #4]
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	60da      	str	r2, [r3, #12]
  pObj->IO.ReadReg = ioctx->ReadReg;
 8001284:	683b      	ldr	r3, [r7, #0]
 8001286:	68da      	ldr	r2, [r3, #12]
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	615a      	str	r2, [r3, #20]
  pObj->IO.WriteReg = ioctx->WriteReg;
 800128c:	683b      	ldr	r3, [r7, #0]
 800128e:	689a      	ldr	r2, [r3, #8]
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	611a      	str	r2, [r3, #16]
  pObj->IO.GetTick = ioctx->GetTick;
 8001294:	683b      	ldr	r3, [r7, #0]
 8001296:	691a      	ldr	r2, [r3, #16]
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	619a      	str	r2, [r3, #24]

  return LAN8742_STATUS_OK;
 800129c:	2300      	movs	r3, #0
}
 800129e:	4618      	mov	r0, r3
 80012a0:	370c      	adds	r7, #12
 80012a2:	46bd      	mov	sp, r7
 80012a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a8:	4770      	bx	lr

080012aa <LAN8742_Init>:
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ADDRESS_ERROR if cannot find device address
  *         LAN8742_STATUS_READ_ERROR if cannot read register
  */
 int32_t LAN8742_Init(lan8742_Object_t *pObj)
 {
 80012aa:	b580      	push	{r7, lr}
 80012ac:	b086      	sub	sp, #24
 80012ae:	af00      	add	r7, sp, #0
 80012b0:	6078      	str	r0, [r7, #4]
   uint32_t regvalue = 0, addr = 0;
 80012b2:	2300      	movs	r3, #0
 80012b4:	60fb      	str	r3, [r7, #12]
 80012b6:	2300      	movs	r3, #0
 80012b8:	617b      	str	r3, [r7, #20]
   int32_t status = LAN8742_STATUS_OK;
 80012ba:	2300      	movs	r3, #0
 80012bc:	613b      	str	r3, [r7, #16]

   if(pObj->Is_Initialized == 0)
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	685b      	ldr	r3, [r3, #4]
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d139      	bne.n	800133a <LAN8742_Init+0x90>
   {
     if(pObj->IO.Init != 0)
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	689b      	ldr	r3, [r3, #8]
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d002      	beq.n	80012d4 <LAN8742_Init+0x2a>
     {
       /* GPIO and Clocks initialization */
       pObj->IO.Init();
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	689b      	ldr	r3, [r3, #8]
 80012d2:	4798      	blx	r3
     }

     /* for later check */
     pObj->DevAddr = LAN8742_MAX_DEV_ADDR + 1;
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	2220      	movs	r2, #32
 80012d8:	601a      	str	r2, [r3, #0]

     /* Get the device address from special mode register */
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 80012da:	2300      	movs	r3, #0
 80012dc:	617b      	str	r3, [r7, #20]
 80012de:	e01c      	b.n	800131a <LAN8742_Init+0x70>
     {
       if(pObj->IO.ReadReg(addr, LAN8742_SMR, &regvalue) < 0)
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	695b      	ldr	r3, [r3, #20]
 80012e4:	f107 020c 	add.w	r2, r7, #12
 80012e8:	2112      	movs	r1, #18
 80012ea:	6978      	ldr	r0, [r7, #20]
 80012ec:	4798      	blx	r3
 80012ee:	4603      	mov	r3, r0
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	da03      	bge.n	80012fc <LAN8742_Init+0x52>
       {
         status = LAN8742_STATUS_READ_ERROR;
 80012f4:	f06f 0304 	mvn.w	r3, #4
 80012f8:	613b      	str	r3, [r7, #16]
         /* Can't read from this device address
            continue with next address */
         continue;
 80012fa:	e00b      	b.n	8001314 <LAN8742_Init+0x6a>
       }

       if((regvalue & LAN8742_SMR_PHY_ADDR) == addr)
 80012fc:	68fb      	ldr	r3, [r7, #12]
 80012fe:	f003 031f 	and.w	r3, r3, #31
 8001302:	697a      	ldr	r2, [r7, #20]
 8001304:	429a      	cmp	r2, r3
 8001306:	d105      	bne.n	8001314 <LAN8742_Init+0x6a>
       {
         pObj->DevAddr = addr;
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	697a      	ldr	r2, [r7, #20]
 800130c:	601a      	str	r2, [r3, #0]
         status = LAN8742_STATUS_OK;
 800130e:	2300      	movs	r3, #0
 8001310:	613b      	str	r3, [r7, #16]
         break;
 8001312:	e005      	b.n	8001320 <LAN8742_Init+0x76>
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 8001314:	697b      	ldr	r3, [r7, #20]
 8001316:	3301      	adds	r3, #1
 8001318:	617b      	str	r3, [r7, #20]
 800131a:	697b      	ldr	r3, [r7, #20]
 800131c:	2b1f      	cmp	r3, #31
 800131e:	d9df      	bls.n	80012e0 <LAN8742_Init+0x36>
       }
     }

     if(pObj->DevAddr > LAN8742_MAX_DEV_ADDR)
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	2b1f      	cmp	r3, #31
 8001326:	d902      	bls.n	800132e <LAN8742_Init+0x84>
     {
       status = LAN8742_STATUS_ADDRESS_ERROR;
 8001328:	f06f 0302 	mvn.w	r3, #2
 800132c:	613b      	str	r3, [r7, #16]
     }

     /* if device address is matched */
     if(status == LAN8742_STATUS_OK)
 800132e:	693b      	ldr	r3, [r7, #16]
 8001330:	2b00      	cmp	r3, #0
 8001332:	d102      	bne.n	800133a <LAN8742_Init+0x90>
     {
       pObj->Is_Initialized = 1;
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	2201      	movs	r2, #1
 8001338:	605a      	str	r2, [r3, #4]
     }
   }

   return status;
 800133a:	693b      	ldr	r3, [r7, #16]
 }
 800133c:	4618      	mov	r0, r3
 800133e:	3718      	adds	r7, #24
 8001340:	46bd      	mov	sp, r7
 8001342:	bd80      	pop	{r7, pc}

08001344 <LAN8742_GetLinkState>:
  *         LAN8742_STATUS_10MBITS_HALFDUPLEX  if 10Mb/s HD
  *         LAN8742_STATUS_READ_ERROR if cannot read register
  *         LAN8742_STATUS_WRITE_ERROR if cannot write to register
  */
int32_t LAN8742_GetLinkState(lan8742_Object_t *pObj)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b084      	sub	sp, #16
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
  uint32_t readval = 0;
 800134c:	2300      	movs	r3, #0
 800134e:	60fb      	str	r3, [r7, #12]

  /* Read Status register  */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	695b      	ldr	r3, [r3, #20]
 8001354:	687a      	ldr	r2, [r7, #4]
 8001356:	6810      	ldr	r0, [r2, #0]
 8001358:	f107 020c 	add.w	r2, r7, #12
 800135c:	2101      	movs	r1, #1
 800135e:	4798      	blx	r3
 8001360:	4603      	mov	r3, r0
 8001362:	2b00      	cmp	r3, #0
 8001364:	da02      	bge.n	800136c <LAN8742_GetLinkState+0x28>
  {
    return LAN8742_STATUS_READ_ERROR;
 8001366:	f06f 0304 	mvn.w	r3, #4
 800136a:	e06e      	b.n	800144a <LAN8742_GetLinkState+0x106>
  }

  /* Read Status register again */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	695b      	ldr	r3, [r3, #20]
 8001370:	687a      	ldr	r2, [r7, #4]
 8001372:	6810      	ldr	r0, [r2, #0]
 8001374:	f107 020c 	add.w	r2, r7, #12
 8001378:	2101      	movs	r1, #1
 800137a:	4798      	blx	r3
 800137c:	4603      	mov	r3, r0
 800137e:	2b00      	cmp	r3, #0
 8001380:	da02      	bge.n	8001388 <LAN8742_GetLinkState+0x44>
  {
    return LAN8742_STATUS_READ_ERROR;
 8001382:	f06f 0304 	mvn.w	r3, #4
 8001386:	e060      	b.n	800144a <LAN8742_GetLinkState+0x106>
  }

  if((readval & LAN8742_BSR_LINK_STATUS) == 0)
 8001388:	68fb      	ldr	r3, [r7, #12]
 800138a:	f003 0304 	and.w	r3, r3, #4
 800138e:	2b00      	cmp	r3, #0
 8001390:	d101      	bne.n	8001396 <LAN8742_GetLinkState+0x52>
  {
    /* Return Link Down status */
    return LAN8742_STATUS_LINK_DOWN;
 8001392:	2301      	movs	r3, #1
 8001394:	e059      	b.n	800144a <LAN8742_GetLinkState+0x106>
  }

  /* Check Auto negotiation */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &readval) < 0)
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	695b      	ldr	r3, [r3, #20]
 800139a:	687a      	ldr	r2, [r7, #4]
 800139c:	6810      	ldr	r0, [r2, #0]
 800139e:	f107 020c 	add.w	r2, r7, #12
 80013a2:	2100      	movs	r1, #0
 80013a4:	4798      	blx	r3
 80013a6:	4603      	mov	r3, r0
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	da02      	bge.n	80013b2 <LAN8742_GetLinkState+0x6e>
  {
    return LAN8742_STATUS_READ_ERROR;
 80013ac:	f06f 0304 	mvn.w	r3, #4
 80013b0:	e04b      	b.n	800144a <LAN8742_GetLinkState+0x106>
  }

  if((readval & LAN8742_BCR_AUTONEGO_EN) != LAN8742_BCR_AUTONEGO_EN)
 80013b2:	68fb      	ldr	r3, [r7, #12]
 80013b4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d11b      	bne.n	80013f4 <LAN8742_GetLinkState+0xb0>
  {
    if(((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT) && ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE))
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d006      	beq.n	80013d4 <LAN8742_GetLinkState+0x90>
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d001      	beq.n	80013d4 <LAN8742_GetLinkState+0x90>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 80013d0:	2302      	movs	r3, #2
 80013d2:	e03a      	b.n	800144a <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT)
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d001      	beq.n	80013e2 <LAN8742_GetLinkState+0x9e>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 80013de:	2303      	movs	r3, #3
 80013e0:	e033      	b.n	800144a <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE)
 80013e2:	68fb      	ldr	r3, [r7, #12]
 80013e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d001      	beq.n	80013f0 <LAN8742_GetLinkState+0xac>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 80013ec:	2304      	movs	r3, #4
 80013ee:	e02c      	b.n	800144a <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 80013f0:	2305      	movs	r3, #5
 80013f2:	e02a      	b.n	800144a <LAN8742_GetLinkState+0x106>
    }
  }
  else /* Auto Nego enabled */
  {
    if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_PHYSCSR, &readval) < 0)
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	695b      	ldr	r3, [r3, #20]
 80013f8:	687a      	ldr	r2, [r7, #4]
 80013fa:	6810      	ldr	r0, [r2, #0]
 80013fc:	f107 020c 	add.w	r2, r7, #12
 8001400:	211f      	movs	r1, #31
 8001402:	4798      	blx	r3
 8001404:	4603      	mov	r3, r0
 8001406:	2b00      	cmp	r3, #0
 8001408:	da02      	bge.n	8001410 <LAN8742_GetLinkState+0xcc>
    {
      return LAN8742_STATUS_READ_ERROR;
 800140a:	f06f 0304 	mvn.w	r3, #4
 800140e:	e01c      	b.n	800144a <LAN8742_GetLinkState+0x106>
    }

    /* Check if auto nego not done */
    if((readval & LAN8742_PHYSCSR_AUTONEGO_DONE) == 0)
 8001410:	68fb      	ldr	r3, [r7, #12]
 8001412:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001416:	2b00      	cmp	r3, #0
 8001418:	d101      	bne.n	800141e <LAN8742_GetLinkState+0xda>
    {
      return LAN8742_STATUS_AUTONEGO_NOTDONE;
 800141a:	2306      	movs	r3, #6
 800141c:	e015      	b.n	800144a <LAN8742_GetLinkState+0x106>
    }

    if((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_FD)
 800141e:	68fb      	ldr	r3, [r7, #12]
 8001420:	f003 031c 	and.w	r3, r3, #28
 8001424:	2b18      	cmp	r3, #24
 8001426:	d101      	bne.n	800142c <LAN8742_GetLinkState+0xe8>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 8001428:	2302      	movs	r3, #2
 800142a:	e00e      	b.n	800144a <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_HD)
 800142c:	68fb      	ldr	r3, [r7, #12]
 800142e:	f003 031c 	and.w	r3, r3, #28
 8001432:	2b08      	cmp	r3, #8
 8001434:	d101      	bne.n	800143a <LAN8742_GetLinkState+0xf6>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 8001436:	2303      	movs	r3, #3
 8001438:	e007      	b.n	800144a <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_10BT_FD)
 800143a:	68fb      	ldr	r3, [r7, #12]
 800143c:	f003 031c 	and.w	r3, r3, #28
 8001440:	2b14      	cmp	r3, #20
 8001442:	d101      	bne.n	8001448 <LAN8742_GetLinkState+0x104>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 8001444:	2304      	movs	r3, #4
 8001446:	e000      	b.n	800144a <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 8001448:	2305      	movs	r3, #5
    }
  }
}
 800144a:	4618      	mov	r0, r3
 800144c:	3710      	adds	r7, #16
 800144e:	46bd      	mov	sp, r7
 8001450:	bd80      	pop	{r7, pc}

08001452 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001452:	b580      	push	{r7, lr}
 8001454:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001456:	2003      	movs	r0, #3
 8001458:	f000 f92e 	bl	80016b8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800145c:	2000      	movs	r0, #0
 800145e:	f000 f805 	bl	800146c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001462:	f7ff fc79 	bl	8000d58 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001466:	2300      	movs	r3, #0
}
 8001468:	4618      	mov	r0, r3
 800146a:	bd80      	pop	{r7, pc}

0800146c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	b082      	sub	sp, #8
 8001470:	af00      	add	r7, sp, #0
 8001472:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001474:	4b12      	ldr	r3, [pc, #72]	@ (80014c0 <HAL_InitTick+0x54>)
 8001476:	681a      	ldr	r2, [r3, #0]
 8001478:	4b12      	ldr	r3, [pc, #72]	@ (80014c4 <HAL_InitTick+0x58>)
 800147a:	781b      	ldrb	r3, [r3, #0]
 800147c:	4619      	mov	r1, r3
 800147e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001482:	fbb3 f3f1 	udiv	r3, r3, r1
 8001486:	fbb2 f3f3 	udiv	r3, r2, r3
 800148a:	4618      	mov	r0, r3
 800148c:	f000 f93b 	bl	8001706 <HAL_SYSTICK_Config>
 8001490:	4603      	mov	r3, r0
 8001492:	2b00      	cmp	r3, #0
 8001494:	d001      	beq.n	800149a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001496:	2301      	movs	r3, #1
 8001498:	e00e      	b.n	80014b8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	2b0f      	cmp	r3, #15
 800149e:	d80a      	bhi.n	80014b6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014a0:	2200      	movs	r2, #0
 80014a2:	6879      	ldr	r1, [r7, #4]
 80014a4:	f04f 30ff 	mov.w	r0, #4294967295
 80014a8:	f000 f911 	bl	80016ce <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80014ac:	4a06      	ldr	r2, [pc, #24]	@ (80014c8 <HAL_InitTick+0x5c>)
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80014b2:	2300      	movs	r3, #0
 80014b4:	e000      	b.n	80014b8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80014b6:	2301      	movs	r3, #1
}
 80014b8:	4618      	mov	r0, r3
 80014ba:	3708      	adds	r7, #8
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}
 80014c0:	20000000 	.word	0x20000000
 80014c4:	20000008 	.word	0x20000008
 80014c8:	20000004 	.word	0x20000004

080014cc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80014cc:	b480      	push	{r7}
 80014ce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80014d0:	4b06      	ldr	r3, [pc, #24]	@ (80014ec <HAL_IncTick+0x20>)
 80014d2:	781b      	ldrb	r3, [r3, #0]
 80014d4:	461a      	mov	r2, r3
 80014d6:	4b06      	ldr	r3, [pc, #24]	@ (80014f0 <HAL_IncTick+0x24>)
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	4413      	add	r3, r2
 80014dc:	4a04      	ldr	r2, [pc, #16]	@ (80014f0 <HAL_IncTick+0x24>)
 80014de:	6013      	str	r3, [r2, #0]
}
 80014e0:	bf00      	nop
 80014e2:	46bd      	mov	sp, r7
 80014e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e8:	4770      	bx	lr
 80014ea:	bf00      	nop
 80014ec:	20000008 	.word	0x20000008
 80014f0:	200007b4 	.word	0x200007b4

080014f4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80014f4:	b480      	push	{r7}
 80014f6:	af00      	add	r7, sp, #0
  return uwTick;
 80014f8:	4b03      	ldr	r3, [pc, #12]	@ (8001508 <HAL_GetTick+0x14>)
 80014fa:	681b      	ldr	r3, [r3, #0]
}
 80014fc:	4618      	mov	r0, r3
 80014fe:	46bd      	mov	sp, r7
 8001500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001504:	4770      	bx	lr
 8001506:	bf00      	nop
 8001508:	200007b4 	.word	0x200007b4

0800150c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b084      	sub	sp, #16
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001514:	f7ff ffee 	bl	80014f4 <HAL_GetTick>
 8001518:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800151e:	68fb      	ldr	r3, [r7, #12]
 8001520:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001524:	d005      	beq.n	8001532 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001526:	4b0a      	ldr	r3, [pc, #40]	@ (8001550 <HAL_Delay+0x44>)
 8001528:	781b      	ldrb	r3, [r3, #0]
 800152a:	461a      	mov	r2, r3
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	4413      	add	r3, r2
 8001530:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001532:	bf00      	nop
 8001534:	f7ff ffde 	bl	80014f4 <HAL_GetTick>
 8001538:	4602      	mov	r2, r0
 800153a:	68bb      	ldr	r3, [r7, #8]
 800153c:	1ad3      	subs	r3, r2, r3
 800153e:	68fa      	ldr	r2, [r7, #12]
 8001540:	429a      	cmp	r2, r3
 8001542:	d8f7      	bhi.n	8001534 <HAL_Delay+0x28>
  {
  }
}
 8001544:	bf00      	nop
 8001546:	bf00      	nop
 8001548:	3710      	adds	r7, #16
 800154a:	46bd      	mov	sp, r7
 800154c:	bd80      	pop	{r7, pc}
 800154e:	bf00      	nop
 8001550:	20000008 	.word	0x20000008

08001554 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001554:	b480      	push	{r7}
 8001556:	b085      	sub	sp, #20
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	f003 0307 	and.w	r3, r3, #7
 8001562:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001564:	4b0b      	ldr	r3, [pc, #44]	@ (8001594 <__NVIC_SetPriorityGrouping+0x40>)
 8001566:	68db      	ldr	r3, [r3, #12]
 8001568:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800156a:	68ba      	ldr	r2, [r7, #8]
 800156c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001570:	4013      	ands	r3, r2
 8001572:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001574:	68fb      	ldr	r3, [r7, #12]
 8001576:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001578:	68bb      	ldr	r3, [r7, #8]
 800157a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800157c:	4b06      	ldr	r3, [pc, #24]	@ (8001598 <__NVIC_SetPriorityGrouping+0x44>)
 800157e:	4313      	orrs	r3, r2
 8001580:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001582:	4a04      	ldr	r2, [pc, #16]	@ (8001594 <__NVIC_SetPriorityGrouping+0x40>)
 8001584:	68bb      	ldr	r3, [r7, #8]
 8001586:	60d3      	str	r3, [r2, #12]
}
 8001588:	bf00      	nop
 800158a:	3714      	adds	r7, #20
 800158c:	46bd      	mov	sp, r7
 800158e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001592:	4770      	bx	lr
 8001594:	e000ed00 	.word	0xe000ed00
 8001598:	05fa0000 	.word	0x05fa0000

0800159c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800159c:	b480      	push	{r7}
 800159e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80015a0:	4b04      	ldr	r3, [pc, #16]	@ (80015b4 <__NVIC_GetPriorityGrouping+0x18>)
 80015a2:	68db      	ldr	r3, [r3, #12]
 80015a4:	0a1b      	lsrs	r3, r3, #8
 80015a6:	f003 0307 	and.w	r3, r3, #7
}
 80015aa:	4618      	mov	r0, r3
 80015ac:	46bd      	mov	sp, r7
 80015ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b2:	4770      	bx	lr
 80015b4:	e000ed00 	.word	0xe000ed00

080015b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80015b8:	b480      	push	{r7}
 80015ba:	b083      	sub	sp, #12
 80015bc:	af00      	add	r7, sp, #0
 80015be:	4603      	mov	r3, r0
 80015c0:	6039      	str	r1, [r7, #0]
 80015c2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	db0a      	blt.n	80015e2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015cc:	683b      	ldr	r3, [r7, #0]
 80015ce:	b2da      	uxtb	r2, r3
 80015d0:	490c      	ldr	r1, [pc, #48]	@ (8001604 <__NVIC_SetPriority+0x4c>)
 80015d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015d6:	0112      	lsls	r2, r2, #4
 80015d8:	b2d2      	uxtb	r2, r2
 80015da:	440b      	add	r3, r1
 80015dc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80015e0:	e00a      	b.n	80015f8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015e2:	683b      	ldr	r3, [r7, #0]
 80015e4:	b2da      	uxtb	r2, r3
 80015e6:	4908      	ldr	r1, [pc, #32]	@ (8001608 <__NVIC_SetPriority+0x50>)
 80015e8:	79fb      	ldrb	r3, [r7, #7]
 80015ea:	f003 030f 	and.w	r3, r3, #15
 80015ee:	3b04      	subs	r3, #4
 80015f0:	0112      	lsls	r2, r2, #4
 80015f2:	b2d2      	uxtb	r2, r2
 80015f4:	440b      	add	r3, r1
 80015f6:	761a      	strb	r2, [r3, #24]
}
 80015f8:	bf00      	nop
 80015fa:	370c      	adds	r7, #12
 80015fc:	46bd      	mov	sp, r7
 80015fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001602:	4770      	bx	lr
 8001604:	e000e100 	.word	0xe000e100
 8001608:	e000ed00 	.word	0xe000ed00

0800160c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800160c:	b480      	push	{r7}
 800160e:	b089      	sub	sp, #36	@ 0x24
 8001610:	af00      	add	r7, sp, #0
 8001612:	60f8      	str	r0, [r7, #12]
 8001614:	60b9      	str	r1, [r7, #8]
 8001616:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	f003 0307 	and.w	r3, r3, #7
 800161e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001620:	69fb      	ldr	r3, [r7, #28]
 8001622:	f1c3 0307 	rsb	r3, r3, #7
 8001626:	2b04      	cmp	r3, #4
 8001628:	bf28      	it	cs
 800162a:	2304      	movcs	r3, #4
 800162c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800162e:	69fb      	ldr	r3, [r7, #28]
 8001630:	3304      	adds	r3, #4
 8001632:	2b06      	cmp	r3, #6
 8001634:	d902      	bls.n	800163c <NVIC_EncodePriority+0x30>
 8001636:	69fb      	ldr	r3, [r7, #28]
 8001638:	3b03      	subs	r3, #3
 800163a:	e000      	b.n	800163e <NVIC_EncodePriority+0x32>
 800163c:	2300      	movs	r3, #0
 800163e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001640:	f04f 32ff 	mov.w	r2, #4294967295
 8001644:	69bb      	ldr	r3, [r7, #24]
 8001646:	fa02 f303 	lsl.w	r3, r2, r3
 800164a:	43da      	mvns	r2, r3
 800164c:	68bb      	ldr	r3, [r7, #8]
 800164e:	401a      	ands	r2, r3
 8001650:	697b      	ldr	r3, [r7, #20]
 8001652:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001654:	f04f 31ff 	mov.w	r1, #4294967295
 8001658:	697b      	ldr	r3, [r7, #20]
 800165a:	fa01 f303 	lsl.w	r3, r1, r3
 800165e:	43d9      	mvns	r1, r3
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001664:	4313      	orrs	r3, r2
         );
}
 8001666:	4618      	mov	r0, r3
 8001668:	3724      	adds	r7, #36	@ 0x24
 800166a:	46bd      	mov	sp, r7
 800166c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001670:	4770      	bx	lr
	...

08001674 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b082      	sub	sp, #8
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	3b01      	subs	r3, #1
 8001680:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001684:	d301      	bcc.n	800168a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001686:	2301      	movs	r3, #1
 8001688:	e00f      	b.n	80016aa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800168a:	4a0a      	ldr	r2, [pc, #40]	@ (80016b4 <SysTick_Config+0x40>)
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	3b01      	subs	r3, #1
 8001690:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001692:	210f      	movs	r1, #15
 8001694:	f04f 30ff 	mov.w	r0, #4294967295
 8001698:	f7ff ff8e 	bl	80015b8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800169c:	4b05      	ldr	r3, [pc, #20]	@ (80016b4 <SysTick_Config+0x40>)
 800169e:	2200      	movs	r2, #0
 80016a0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80016a2:	4b04      	ldr	r3, [pc, #16]	@ (80016b4 <SysTick_Config+0x40>)
 80016a4:	2207      	movs	r2, #7
 80016a6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80016a8:	2300      	movs	r3, #0
}
 80016aa:	4618      	mov	r0, r3
 80016ac:	3708      	adds	r7, #8
 80016ae:	46bd      	mov	sp, r7
 80016b0:	bd80      	pop	{r7, pc}
 80016b2:	bf00      	nop
 80016b4:	e000e010 	.word	0xe000e010

080016b8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b082      	sub	sp, #8
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80016c0:	6878      	ldr	r0, [r7, #4]
 80016c2:	f7ff ff47 	bl	8001554 <__NVIC_SetPriorityGrouping>
}
 80016c6:	bf00      	nop
 80016c8:	3708      	adds	r7, #8
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bd80      	pop	{r7, pc}

080016ce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80016ce:	b580      	push	{r7, lr}
 80016d0:	b086      	sub	sp, #24
 80016d2:	af00      	add	r7, sp, #0
 80016d4:	4603      	mov	r3, r0
 80016d6:	60b9      	str	r1, [r7, #8]
 80016d8:	607a      	str	r2, [r7, #4]
 80016da:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80016dc:	2300      	movs	r3, #0
 80016de:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80016e0:	f7ff ff5c 	bl	800159c <__NVIC_GetPriorityGrouping>
 80016e4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80016e6:	687a      	ldr	r2, [r7, #4]
 80016e8:	68b9      	ldr	r1, [r7, #8]
 80016ea:	6978      	ldr	r0, [r7, #20]
 80016ec:	f7ff ff8e 	bl	800160c <NVIC_EncodePriority>
 80016f0:	4602      	mov	r2, r0
 80016f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80016f6:	4611      	mov	r1, r2
 80016f8:	4618      	mov	r0, r3
 80016fa:	f7ff ff5d 	bl	80015b8 <__NVIC_SetPriority>
}
 80016fe:	bf00      	nop
 8001700:	3718      	adds	r7, #24
 8001702:	46bd      	mov	sp, r7
 8001704:	bd80      	pop	{r7, pc}

08001706 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001706:	b580      	push	{r7, lr}
 8001708:	b082      	sub	sp, #8
 800170a:	af00      	add	r7, sp, #0
 800170c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800170e:	6878      	ldr	r0, [r7, #4]
 8001710:	f7ff ffb0 	bl	8001674 <SysTick_Config>
 8001714:	4603      	mov	r3, r0
}
 8001716:	4618      	mov	r0, r3
 8001718:	3708      	adds	r7, #8
 800171a:	46bd      	mov	sp, r7
 800171c:	bd80      	pop	{r7, pc}
	...

08001720 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8001720:	b480      	push	{r7}
 8001722:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8001724:	f3bf 8f5f 	dmb	sy
}
 8001728:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 800172a:	4b07      	ldr	r3, [pc, #28]	@ (8001748 <HAL_MPU_Disable+0x28>)
 800172c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800172e:	4a06      	ldr	r2, [pc, #24]	@ (8001748 <HAL_MPU_Disable+0x28>)
 8001730:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001734:	6253      	str	r3, [r2, #36]	@ 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8001736:	4b05      	ldr	r3, [pc, #20]	@ (800174c <HAL_MPU_Disable+0x2c>)
 8001738:	2200      	movs	r2, #0
 800173a:	605a      	str	r2, [r3, #4]
}
 800173c:	bf00      	nop
 800173e:	46bd      	mov	sp, r7
 8001740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001744:	4770      	bx	lr
 8001746:	bf00      	nop
 8001748:	e000ed00 	.word	0xe000ed00
 800174c:	e000ed90 	.word	0xe000ed90

08001750 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8001750:	b480      	push	{r7}
 8001752:	b083      	sub	sp, #12
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8001758:	4a0b      	ldr	r2, [pc, #44]	@ (8001788 <HAL_MPU_Enable+0x38>)
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	f043 0301 	orr.w	r3, r3, #1
 8001760:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8001762:	4b0a      	ldr	r3, [pc, #40]	@ (800178c <HAL_MPU_Enable+0x3c>)
 8001764:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001766:	4a09      	ldr	r2, [pc, #36]	@ (800178c <HAL_MPU_Enable+0x3c>)
 8001768:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800176c:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 800176e:	f3bf 8f4f 	dsb	sy
}
 8001772:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001774:	f3bf 8f6f 	isb	sy
}
 8001778:	bf00      	nop
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 800177a:	bf00      	nop
 800177c:	370c      	adds	r7, #12
 800177e:	46bd      	mov	sp, r7
 8001780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001784:	4770      	bx	lr
 8001786:	bf00      	nop
 8001788:	e000ed90 	.word	0xe000ed90
 800178c:	e000ed00 	.word	0xe000ed00

08001790 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8001790:	b480      	push	{r7}
 8001792:	b083      	sub	sp, #12
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	785a      	ldrb	r2, [r3, #1]
 800179c:	4b1b      	ldr	r3, [pc, #108]	@ (800180c <HAL_MPU_ConfigRegion+0x7c>)
 800179e:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 80017a0:	4b1a      	ldr	r3, [pc, #104]	@ (800180c <HAL_MPU_ConfigRegion+0x7c>)
 80017a2:	691b      	ldr	r3, [r3, #16]
 80017a4:	4a19      	ldr	r2, [pc, #100]	@ (800180c <HAL_MPU_ConfigRegion+0x7c>)
 80017a6:	f023 0301 	bic.w	r3, r3, #1
 80017aa:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 80017ac:	4a17      	ldr	r2, [pc, #92]	@ (800180c <HAL_MPU_ConfigRegion+0x7c>)
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	685b      	ldr	r3, [r3, #4]
 80017b2:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	7b1b      	ldrb	r3, [r3, #12]
 80017b8:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	7adb      	ldrb	r3, [r3, #11]
 80017be:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80017c0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	7a9b      	ldrb	r3, [r3, #10]
 80017c6:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80017c8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	7b5b      	ldrb	r3, [r3, #13]
 80017ce:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80017d0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	7b9b      	ldrb	r3, [r3, #14]
 80017d6:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80017d8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	7bdb      	ldrb	r3, [r3, #15]
 80017de:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80017e0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	7a5b      	ldrb	r3, [r3, #9]
 80017e6:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80017e8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	7a1b      	ldrb	r3, [r3, #8]
 80017ee:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80017f0:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 80017f2:	687a      	ldr	r2, [r7, #4]
 80017f4:	7812      	ldrb	r2, [r2, #0]
 80017f6:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80017f8:	4a04      	ldr	r2, [pc, #16]	@ (800180c <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80017fa:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80017fc:	6113      	str	r3, [r2, #16]
}
 80017fe:	bf00      	nop
 8001800:	370c      	adds	r7, #12
 8001802:	46bd      	mov	sp, r7
 8001804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001808:	4770      	bx	lr
 800180a:	bf00      	nop
 800180c:	e000ed90 	.word	0xe000ed90

08001810 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	b084      	sub	sp, #16
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	2b00      	cmp	r3, #0
 800181c:	d101      	bne.n	8001822 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 800181e:	2301      	movs	r3, #1
 8001820:	e086      	b.n	8001930 <HAL_ETH_Init+0x120>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001828:	2b00      	cmp	r3, #0
 800182a:	d106      	bne.n	800183a <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	2220      	movs	r2, #32
 8001830:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8001834:	6878      	ldr	r0, [r7, #4]
 8001836:	f004 fac9 	bl	8005dcc <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800183a:	4b3f      	ldr	r3, [pc, #252]	@ (8001938 <HAL_ETH_Init+0x128>)
 800183c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800183e:	4a3e      	ldr	r2, [pc, #248]	@ (8001938 <HAL_ETH_Init+0x128>)
 8001840:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001844:	6453      	str	r3, [r2, #68]	@ 0x44
 8001846:	4b3c      	ldr	r3, [pc, #240]	@ (8001938 <HAL_ETH_Init+0x128>)
 8001848:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800184a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800184e:	60bb      	str	r3, [r7, #8]
 8001850:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8001852:	4b3a      	ldr	r3, [pc, #232]	@ (800193c <HAL_ETH_Init+0x12c>)
 8001854:	685b      	ldr	r3, [r3, #4]
 8001856:	4a39      	ldr	r2, [pc, #228]	@ (800193c <HAL_ETH_Init+0x12c>)
 8001858:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800185c:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 800185e:	4b37      	ldr	r3, [pc, #220]	@ (800193c <HAL_ETH_Init+0x12c>)
 8001860:	685a      	ldr	r2, [r3, #4]
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	689b      	ldr	r3, [r3, #8]
 8001866:	4935      	ldr	r1, [pc, #212]	@ (800193c <HAL_ETH_Init+0x12c>)
 8001868:	4313      	orrs	r3, r2
 800186a:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 800186c:	4b33      	ldr	r3, [pc, #204]	@ (800193c <HAL_ETH_Init+0x12c>)
 800186e:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	687a      	ldr	r2, [r7, #4]
 800187c:	6812      	ldr	r2, [r2, #0]
 800187e:	f043 0301 	orr.w	r3, r3, #1
 8001882:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001886:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001888:	f7ff fe34 	bl	80014f4 <HAL_GetTick>
 800188c:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 800188e:	e011      	b.n	80018b4 <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8001890:	f7ff fe30 	bl	80014f4 <HAL_GetTick>
 8001894:	4602      	mov	r2, r0
 8001896:	68fb      	ldr	r3, [r7, #12]
 8001898:	1ad3      	subs	r3, r2, r3
 800189a:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800189e:	d909      	bls.n	80018b4 <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	2204      	movs	r2, #4
 80018a4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	22e0      	movs	r2, #224	@ 0xe0
 80018ac:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 80018b0:	2301      	movs	r3, #1
 80018b2:	e03d      	b.n	8001930 <HAL_ETH_Init+0x120>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	f003 0301 	and.w	r3, r3, #1
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d1e4      	bne.n	8001890 <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 80018c6:	6878      	ldr	r0, [r7, #4]
 80018c8:	f000 fd58 	bl	800237c <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 80018cc:	6878      	ldr	r0, [r7, #4]
 80018ce:	f000 fe03 	bl	80024d8 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 80018d2:	6878      	ldr	r0, [r7, #4]
 80018d4:	f000 fe59 	bl	800258a <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	685b      	ldr	r3, [r3, #4]
 80018dc:	461a      	mov	r2, r3
 80018de:	2100      	movs	r1, #0
 80018e0:	6878      	ldr	r0, [r7, #4]
 80018e2:	f000 fdc1 	bl	8002468 <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 80018f4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	f8d3 110c 	ldr.w	r1, [r3, #268]	@ 0x10c
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	681a      	ldr	r2, [r3, #0]
 8001902:	4b0f      	ldr	r3, [pc, #60]	@ (8001940 <HAL_ETH_Init+0x130>)
 8001904:	430b      	orrs	r3, r1
 8001906:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 800191a:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	2200      	movs	r2, #0
 8001922:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	2210      	movs	r2, #16
 800192a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800192e:	2300      	movs	r3, #0
}
 8001930:	4618      	mov	r0, r3
 8001932:	3710      	adds	r7, #16
 8001934:	46bd      	mov	sp, r7
 8001936:	bd80      	pop	{r7, pc}
 8001938:	40023800 	.word	0x40023800
 800193c:	40013800 	.word	0x40013800
 8001940:	00020060 	.word	0x00020060

08001944 <HAL_ETH_Start>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start(ETH_HandleTypeDef *heth)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	b084      	sub	sp, #16
 8001948:	af00      	add	r7, sp, #0
 800194a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1;

  if (heth->gState == HAL_ETH_STATE_READY)
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001952:	2b10      	cmp	r3, #16
 8001954:	d150      	bne.n	80019f8 <HAL_ETH_Start+0xb4>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	2220      	movs	r2, #32
 800195a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Set number of descriptors to build */
    heth->RxDescList.RxBuildDescCnt = ETH_RX_DESC_CNT;
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	2204      	movs	r2, #4
 8001962:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Build all descriptors */
    ETH_UpdateDescriptor(heth);
 8001964:	6878      	ldr	r0, [r7, #4]
 8001966:	f000 f939 	bl	8001bdc <ETH_UpdateDescriptor>

    /* Enable the MAC transmission */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	681a      	ldr	r2, [r3, #0]
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	f042 0208 	orr.w	r2, r2, #8
 8001978:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8001982:	2001      	movs	r0, #1
 8001984:	f7ff fdc2 	bl	800150c <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	68fa      	ldr	r2, [r7, #12]
 800198e:	601a      	str	r2, [r3, #0]

    /* Enable the MAC reception */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	681a      	ldr	r2, [r3, #0]
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	f042 0204 	orr.w	r2, r2, #4
 800199e:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80019a8:	2001      	movs	r0, #1
 80019aa:	f7ff fdaf 	bl	800150c <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	68fa      	ldr	r2, [r7, #12]
 80019b4:	601a      	str	r2, [r3, #0]

    /* Flush Transmit FIFO */
    ETH_FlushTransmitFIFO(heth);
 80019b6:	6878      	ldr	r0, [r7, #4]
 80019b8:	f000 fb7c 	bl	80020b4 <ETH_FlushTransmitFIFO>

    /* Enable the DMA transmission */
    SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80019c4:	699b      	ldr	r3, [r3, #24]
 80019c6:	687a      	ldr	r2, [r7, #4]
 80019c8:	6812      	ldr	r2, [r2, #0]
 80019ca:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80019ce:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80019d2:	6193      	str	r3, [r2, #24]

    /* Enable the DMA reception */
    SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80019dc:	699b      	ldr	r3, [r3, #24]
 80019de:	687a      	ldr	r2, [r7, #4]
 80019e0:	6812      	ldr	r2, [r2, #0]
 80019e2:	f043 0302 	orr.w	r3, r3, #2
 80019e6:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80019ea:	6193      	str	r3, [r2, #24]

    heth->gState = HAL_ETH_STATE_STARTED;
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	2240      	movs	r2, #64	@ 0x40
 80019f0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    return HAL_OK;
 80019f4:	2300      	movs	r3, #0
 80019f6:	e000      	b.n	80019fa <HAL_ETH_Start+0xb6>
  }
  else
  {
    return HAL_ERROR;
 80019f8:	2301      	movs	r3, #1
  }
}
 80019fa:	4618      	mov	r0, r3
 80019fc:	3710      	adds	r7, #16
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bd80      	pop	{r7, pc}

08001a02 <HAL_ETH_Stop>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop(ETH_HandleTypeDef *heth)
{
 8001a02:	b580      	push	{r7, lr}
 8001a04:	b084      	sub	sp, #16
 8001a06:	af00      	add	r7, sp, #0
 8001a08:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1;

  if (heth->gState == HAL_ETH_STATE_STARTED)
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001a10:	2b40      	cmp	r3, #64	@ 0x40
 8001a12:	d14a      	bne.n	8001aaa <HAL_ETH_Stop+0xa8>
  {
    /* Set the ETH peripheral state to BUSY */
    heth->gState = HAL_ETH_STATE_BUSY;
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	2220      	movs	r2, #32
 8001a18:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Disable the DMA transmission */
    CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001a24:	699b      	ldr	r3, [r3, #24]
 8001a26:	687a      	ldr	r2, [r7, #4]
 8001a28:	6812      	ldr	r2, [r2, #0]
 8001a2a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8001a2e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001a32:	6193      	str	r3, [r2, #24]

    /* Disable the DMA reception */
    CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001a3c:	699b      	ldr	r3, [r3, #24]
 8001a3e:	687a      	ldr	r2, [r7, #4]
 8001a40:	6812      	ldr	r2, [r2, #0]
 8001a42:	f023 0302 	bic.w	r3, r3, #2
 8001a46:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001a4a:	6193      	str	r3, [r2, #24]

    /* Disable the MAC reception */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	681a      	ldr	r2, [r3, #0]
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	f022 0204 	bic.w	r2, r2, #4
 8001a5a:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8001a64:	2001      	movs	r0, #1
 8001a66:	f7ff fd51 	bl	800150c <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	68fa      	ldr	r2, [r7, #12]
 8001a70:	601a      	str	r2, [r3, #0]

    /* Flush Transmit FIFO */
    ETH_FlushTransmitFIFO(heth);
 8001a72:	6878      	ldr	r0, [r7, #4]
 8001a74:	f000 fb1e 	bl	80020b4 <ETH_FlushTransmitFIFO>

    /* Disable the MAC transmission */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	681a      	ldr	r2, [r3, #0]
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	f022 0208 	bic.w	r2, r2, #8
 8001a86:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8001a90:	2001      	movs	r0, #1
 8001a92:	f7ff fd3b 	bl	800150c <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	68fa      	ldr	r2, [r7, #12]
 8001a9c:	601a      	str	r2, [r3, #0]

    heth->gState = HAL_ETH_STATE_READY;
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	2210      	movs	r2, #16
 8001aa2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Return function status */
    return HAL_OK;
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	e000      	b.n	8001aac <HAL_ETH_Stop+0xaa>
  }
  else
  {
    return HAL_ERROR;
 8001aaa:	2301      	movs	r3, #1
  }
}
 8001aac:	4618      	mov	r0, r3
 8001aae:	3710      	adds	r7, #16
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	bd80      	pop	{r7, pc}

08001ab4 <HAL_ETH_Transmit>:
  * @param  pTxConfig: Hold the configuration of packet to be transmitted
  * @param  Timeout: timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Transmit(ETH_HandleTypeDef *heth, ETH_TxPacketConfigTypeDef *pTxConfig, uint32_t Timeout)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b086      	sub	sp, #24
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	60f8      	str	r0, [r7, #12]
 8001abc:	60b9      	str	r1, [r7, #8]
 8001abe:	607a      	str	r2, [r7, #4]
  uint32_t tickstart;
  ETH_DMADescTypeDef *dmatxdesc;

  if (pTxConfig == NULL)
 8001ac0:	68bb      	ldr	r3, [r7, #8]
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d109      	bne.n	8001ada <HAL_ETH_Transmit+0x26>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001acc:	f043 0201 	orr.w	r2, r3, #1
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 8001ad6:	2301      	movs	r3, #1
 8001ad8:	e07c      	b.n	8001bd4 <HAL_ETH_Transmit+0x120>
  }

  if (heth->gState == HAL_ETH_STATE_STARTED)
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001ae0:	2b40      	cmp	r3, #64	@ 0x40
 8001ae2:	d176      	bne.n	8001bd2 <HAL_ETH_Transmit+0x11e>
  {
    /* Config DMA Tx descriptor by Tx Packet info */
    if (ETH_Prepare_Tx_Descriptors(heth, pTxConfig, 0) != HAL_ETH_ERROR_NONE)
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	68b9      	ldr	r1, [r7, #8]
 8001ae8:	68f8      	ldr	r0, [r7, #12]
 8001aea:	f000 fdbd 	bl	8002668 <ETH_Prepare_Tx_Descriptors>
 8001aee:	4603      	mov	r3, r0
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d009      	beq.n	8001b08 <HAL_ETH_Transmit+0x54>
    {
      /* Set the ETH error code */
      heth->ErrorCode |= HAL_ETH_ERROR_BUSY;
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001afa:	f043 0202 	orr.w	r2, r3, #2
 8001afe:	68fb      	ldr	r3, [r7, #12]
 8001b00:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      return HAL_ERROR;
 8001b04:	2301      	movs	r3, #1
 8001b06:	e065      	b.n	8001bd4 <HAL_ETH_Transmit+0x120>
  __ASM volatile ("dsb 0xF":::"memory");
 8001b08:	f3bf 8f4f 	dsb	sy
}
 8001b0c:	bf00      	nop
    }

    /* Ensure completion of descriptor preparation before transmission start */
    __DSB();

    dmatxdesc = (ETH_DMADescTypeDef *)(&heth->TxDescList)->TxDesc[heth->TxDescList.CurTxDesc];
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	3206      	adds	r2, #6
 8001b16:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001b1a:	617b      	str	r3, [r7, #20]

    /* Incr current tx desc index */
    INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1U);
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b20:	1c5a      	adds	r2, r3, #1
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	629a      	str	r2, [r3, #40]	@ 0x28
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b2a:	2b03      	cmp	r3, #3
 8001b2c:	d904      	bls.n	8001b38 <HAL_ETH_Transmit+0x84>
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b32:	1f1a      	subs	r2, r3, #4
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Start transmission */
    /* issue a poll command to Tx DMA by writing address of next immediate free descriptor */
    WRITE_REG(heth->Instance->DMATPDR, (uint32_t)(heth->TxDescList.TxDesc[heth->TxDescList.CurTxDesc]));
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	681a      	ldr	r2, [r3, #0]
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	3106      	adds	r1, #6
 8001b44:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8001b48:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001b4c:	6053      	str	r3, [r2, #4]

    tickstart = HAL_GetTick();
 8001b4e:	f7ff fcd1 	bl	80014f4 <HAL_GetTick>
 8001b52:	6138      	str	r0, [r7, #16]

    /* Wait for data to be transmitted or timeout occurred */
    while ((dmatxdesc->DESC0 & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 8001b54:	e037      	b.n	8001bc6 <HAL_ETH_Transmit+0x112>
    {
      if ((heth->Instance->DMASR & ETH_DMASR_FBES) != (uint32_t)RESET)
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001b5e:	695b      	ldr	r3, [r3, #20]
 8001b60:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d011      	beq.n	8001b8c <HAL_ETH_Transmit+0xd8>
      {
        heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001b6e:	f043 0208 	orr.w	r2, r3, #8
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        heth->DMAErrorCode = heth->Instance->DMASR;
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001b80:	695a      	ldr	r2, [r3, #20]
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        /* Return function status */
        return HAL_ERROR;
 8001b88:	2301      	movs	r3, #1
 8001b8a:	e023      	b.n	8001bd4 <HAL_ETH_Transmit+0x120>
      }

      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b92:	d018      	beq.n	8001bc6 <HAL_ETH_Transmit+0x112>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8001b94:	f7ff fcae 	bl	80014f4 <HAL_GetTick>
 8001b98:	4602      	mov	r2, r0
 8001b9a:	693b      	ldr	r3, [r7, #16]
 8001b9c:	1ad3      	subs	r3, r2, r3
 8001b9e:	687a      	ldr	r2, [r7, #4]
 8001ba0:	429a      	cmp	r2, r3
 8001ba2:	d302      	bcc.n	8001baa <HAL_ETH_Transmit+0xf6>
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d10d      	bne.n	8001bc6 <HAL_ETH_Transmit+0x112>
        {
          heth->ErrorCode |= HAL_ETH_ERROR_TIMEOUT;
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001bb0:	f043 0204 	orr.w	r2, r3, #4
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
          /* Clear TX descriptor so that we can proceed */
          dmatxdesc->DESC0 = (ETH_DMATXDESC_FS | ETH_DMATXDESC_LS);
 8001bba:	697b      	ldr	r3, [r7, #20]
 8001bbc:	f04f 5240 	mov.w	r2, #805306368	@ 0x30000000
 8001bc0:	601a      	str	r2, [r3, #0]
          return HAL_ERROR;
 8001bc2:	2301      	movs	r3, #1
 8001bc4:	e006      	b.n	8001bd4 <HAL_ETH_Transmit+0x120>
    while ((dmatxdesc->DESC0 & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 8001bc6:	697b      	ldr	r3, [r7, #20]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	dbc3      	blt.n	8001b56 <HAL_ETH_Transmit+0xa2>
        }
      }
    }

    /* Return function status */
    return HAL_OK;
 8001bce:	2300      	movs	r3, #0
 8001bd0:	e000      	b.n	8001bd4 <HAL_ETH_Transmit+0x120>
  }
  else
  {
    return HAL_ERROR;
 8001bd2:	2301      	movs	r3, #1
  }
}
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	3718      	adds	r7, #24
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	bd80      	pop	{r7, pc}

08001bdc <ETH_UpdateDescriptor>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_UpdateDescriptor(ETH_HandleTypeDef *heth)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b088      	sub	sp, #32
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
  uint32_t descidx;
  uint32_t tailidx;
  uint32_t desccount;
  ETH_DMADescTypeDef *dmarxdesc;
  uint8_t *buff = NULL;
 8001be4:	2300      	movs	r3, #0
 8001be6:	60bb      	str	r3, [r7, #8]
  uint8_t allocStatus = 1U;
 8001be8:	2301      	movs	r3, #1
 8001bea:	74fb      	strb	r3, [r7, #19]

  descidx = heth->RxDescList.RxBuildDescIdx;
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001bf0:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	69fa      	ldr	r2, [r7, #28]
 8001bf6:	3212      	adds	r2, #18
 8001bf8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001bfc:	617b      	str	r3, [r7, #20]
  desccount = heth->RxDescList.RxBuildDescCnt;
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001c02:	61bb      	str	r3, [r7, #24]

  while ((desccount > 0U) && (allocStatus != 0U))
 8001c04:	e042      	b.n	8001c8c <ETH_UpdateDescriptor+0xb0>
  {
    /* Check if a buffer's attached the descriptor */
    if (READ_REG(dmarxdesc->BackupAddr0) == 0U)
 8001c06:	697b      	ldr	r3, [r7, #20]
 8001c08:	6a1b      	ldr	r3, [r3, #32]
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d112      	bne.n	8001c34 <ETH_UpdateDescriptor+0x58>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /*Call registered Allocate callback*/
      heth->rxAllocateCallback(&buff);
#else
      /* Allocate callback */
      HAL_ETH_RxAllocateCallback(&buff);
 8001c0e:	f107 0308 	add.w	r3, r7, #8
 8001c12:	4618      	mov	r0, r3
 8001c14:	f004 fa6c 	bl	80060f0 <HAL_ETH_RxAllocateCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      if (buff == NULL)
 8001c18:	68bb      	ldr	r3, [r7, #8]
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d102      	bne.n	8001c24 <ETH_UpdateDescriptor+0x48>
      {
        allocStatus = 0U;
 8001c1e:	2300      	movs	r3, #0
 8001c20:	74fb      	strb	r3, [r7, #19]
 8001c22:	e007      	b.n	8001c34 <ETH_UpdateDescriptor+0x58>
      }
      else
      {
        WRITE_REG(dmarxdesc->BackupAddr0, (uint32_t)buff);
 8001c24:	68bb      	ldr	r3, [r7, #8]
 8001c26:	461a      	mov	r2, r3
 8001c28:	697b      	ldr	r3, [r7, #20]
 8001c2a:	621a      	str	r2, [r3, #32]
        WRITE_REG(dmarxdesc->DESC2, (uint32_t)buff);
 8001c2c:	68bb      	ldr	r3, [r7, #8]
 8001c2e:	461a      	mov	r2, r3
 8001c30:	697b      	ldr	r3, [r7, #20]
 8001c32:	609a      	str	r2, [r3, #8]
      }
    }

    if (allocStatus != 0U)
 8001c34:	7cfb      	ldrb	r3, [r7, #19]
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d028      	beq.n	8001c8c <ETH_UpdateDescriptor+0xb0>
    {
      if (heth->RxDescList.ItMode == 0U)
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d106      	bne.n	8001c50 <ETH_UpdateDescriptor+0x74>
      {
        WRITE_REG(dmarxdesc->DESC1, heth->Init.RxBuffLen | ETH_DMARXDESC_DIC | ETH_DMARXDESC_RCH);
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	695a      	ldr	r2, [r3, #20]
 8001c46:	4b26      	ldr	r3, [pc, #152]	@ (8001ce0 <ETH_UpdateDescriptor+0x104>)
 8001c48:	4313      	orrs	r3, r2
 8001c4a:	697a      	ldr	r2, [r7, #20]
 8001c4c:	6053      	str	r3, [r2, #4]
 8001c4e:	e005      	b.n	8001c5c <ETH_UpdateDescriptor+0x80>
      }
      else
      {
        WRITE_REG(dmarxdesc->DESC1, heth->Init.RxBuffLen | ETH_DMARXDESC_RCH);
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	695b      	ldr	r3, [r3, #20]
 8001c54:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8001c58:	697b      	ldr	r3, [r7, #20]
 8001c5a:	605a      	str	r2, [r3, #4]
      }

      SET_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN);
 8001c5c:	697b      	ldr	r3, [r7, #20]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001c64:	697b      	ldr	r3, [r7, #20]
 8001c66:	601a      	str	r2, [r3, #0]

      /* Increment current rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 8001c68:	69fb      	ldr	r3, [r7, #28]
 8001c6a:	3301      	adds	r3, #1
 8001c6c:	61fb      	str	r3, [r7, #28]
 8001c6e:	69fb      	ldr	r3, [r7, #28]
 8001c70:	2b03      	cmp	r3, #3
 8001c72:	d902      	bls.n	8001c7a <ETH_UpdateDescriptor+0x9e>
 8001c74:	69fb      	ldr	r3, [r7, #28]
 8001c76:	3b04      	subs	r3, #4
 8001c78:	61fb      	str	r3, [r7, #28]
      /* Get current descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	69fa      	ldr	r2, [r7, #28]
 8001c7e:	3212      	adds	r2, #18
 8001c80:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c84:	617b      	str	r3, [r7, #20]
      desccount--;
 8001c86:	69bb      	ldr	r3, [r7, #24]
 8001c88:	3b01      	subs	r3, #1
 8001c8a:	61bb      	str	r3, [r7, #24]
  while ((desccount > 0U) && (allocStatus != 0U))
 8001c8c:	69bb      	ldr	r3, [r7, #24]
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d002      	beq.n	8001c98 <ETH_UpdateDescriptor+0xbc>
 8001c92:	7cfb      	ldrb	r3, [r7, #19]
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d1b6      	bne.n	8001c06 <ETH_UpdateDescriptor+0x2a>
    }
  }

  if (heth->RxDescList.RxBuildDescCnt != desccount)
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001c9c:	69ba      	ldr	r2, [r7, #24]
 8001c9e:	429a      	cmp	r2, r3
 8001ca0:	d01a      	beq.n	8001cd8 <ETH_UpdateDescriptor+0xfc>
  {
    /* Set the tail pointer index */
    tailidx = (ETH_RX_DESC_CNT + descidx - 1U) % ETH_RX_DESC_CNT;
 8001ca2:	69fb      	ldr	r3, [r7, #28]
 8001ca4:	3303      	adds	r3, #3
 8001ca6:	f003 0303 	and.w	r3, r3, #3
 8001caa:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("dmb 0xF":::"memory");
 8001cac:	f3bf 8f5f 	dmb	sy
}
 8001cb0:	bf00      	nop

    /* DMB instruction to avoid race condition */
    __DMB();

    /* Set the Tail pointer address */
    WRITE_REG(heth->Instance->DMARPDR, ((uint32_t)(heth->Init.RxDesc + (tailidx))));
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	6919      	ldr	r1, [r3, #16]
 8001cb6:	68fa      	ldr	r2, [r7, #12]
 8001cb8:	4613      	mov	r3, r2
 8001cba:	009b      	lsls	r3, r3, #2
 8001cbc:	4413      	add	r3, r2
 8001cbe:	00db      	lsls	r3, r3, #3
 8001cc0:	18ca      	adds	r2, r1, r3
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001cca:	609a      	str	r2, [r3, #8]

    heth->RxDescList.RxBuildDescIdx = descidx;
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	69fa      	ldr	r2, [r7, #28]
 8001cd0:	669a      	str	r2, [r3, #104]	@ 0x68
    heth->RxDescList.RxBuildDescCnt = desccount;
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	69ba      	ldr	r2, [r7, #24]
 8001cd6:	66da      	str	r2, [r3, #108]	@ 0x6c
  }
}
 8001cd8:	bf00      	nop
 8001cda:	3720      	adds	r7, #32
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	bd80      	pop	{r7, pc}
 8001ce0:	80004000 	.word	0x80004000

08001ce4 <HAL_ETH_ReadPHYRegister>:
  * @param pRegValue: parameter to hold read value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                          uint32_t *pRegValue)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b086      	sub	sp, #24
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	60f8      	str	r0, [r7, #12]
 8001cec:	60b9      	str	r1, [r7, #8]
 8001cee:	607a      	str	r2, [r7, #4]
 8001cf0:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg1;
  uint32_t tickstart;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8001cf2:	68fb      	ldr	r3, [r7, #12]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	691b      	ldr	r3, [r3, #16]
 8001cf8:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8001cfa:	697b      	ldr	r3, [r7, #20]
 8001cfc:	f003 031c 	and.w	r3, r3, #28
 8001d00:	617b      	str	r3, [r7, #20]

  /* Prepare the MII address register value */
  tmpreg1 |= ((PHYAddr << 11U) & ETH_MACMIIAR_PA);                        /* Set the PHY device address   */
 8001d02:	68bb      	ldr	r3, [r7, #8]
 8001d04:	02db      	lsls	r3, r3, #11
 8001d06:	b29b      	uxth	r3, r3
 8001d08:	697a      	ldr	r2, [r7, #20]
 8001d0a:	4313      	orrs	r3, r2
 8001d0c:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);                /* Set the PHY register address */
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	019b      	lsls	r3, r3, #6
 8001d12:	f403 63f8 	and.w	r3, r3, #1984	@ 0x7c0
 8001d16:	697a      	ldr	r2, [r7, #20]
 8001d18:	4313      	orrs	r3, r2
 8001d1a:	617b      	str	r3, [r7, #20]
  tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode            */
 8001d1c:	697b      	ldr	r3, [r7, #20]
 8001d1e:	f023 0302 	bic.w	r3, r3, #2
 8001d22:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit         */
 8001d24:	697b      	ldr	r3, [r7, #20]
 8001d26:	f043 0301 	orr.w	r3, r3, #1
 8001d2a:	617b      	str	r3, [r7, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	697a      	ldr	r2, [r7, #20]
 8001d32:	611a      	str	r2, [r3, #16]


  tickstart = HAL_GetTick();
 8001d34:	f7ff fbde 	bl	80014f4 <HAL_GetTick>
 8001d38:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8001d3a:	e00d      	b.n	8001d58 <HAL_ETH_ReadPHYRegister+0x74>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_READ_TO)
 8001d3c:	f7ff fbda 	bl	80014f4 <HAL_GetTick>
 8001d40:	4602      	mov	r2, r0
 8001d42:	693b      	ldr	r3, [r7, #16]
 8001d44:	1ad3      	subs	r3, r2, r3
 8001d46:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001d4a:	d301      	bcc.n	8001d50 <HAL_ETH_ReadPHYRegister+0x6c>
    {
      return HAL_ERROR;
 8001d4c:	2301      	movs	r3, #1
 8001d4e:	e010      	b.n	8001d72 <HAL_ETH_ReadPHYRegister+0x8e>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	691b      	ldr	r3, [r3, #16]
 8001d56:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8001d58:	697b      	ldr	r3, [r7, #20]
 8001d5a:	f003 0301 	and.w	r3, r3, #1
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d1ec      	bne.n	8001d3c <HAL_ETH_ReadPHYRegister+0x58>
  }

  /* Get MACMIIDR value */
  *pRegValue = (uint16_t)(heth->Instance->MACMIIDR);
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	695b      	ldr	r3, [r3, #20]
 8001d68:	b29b      	uxth	r3, r3
 8001d6a:	461a      	mov	r2, r3
 8001d6c:	683b      	ldr	r3, [r7, #0]
 8001d6e:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8001d70:	2300      	movs	r3, #0
}
 8001d72:	4618      	mov	r0, r3
 8001d74:	3718      	adds	r7, #24
 8001d76:	46bd      	mov	sp, r7
 8001d78:	bd80      	pop	{r7, pc}

08001d7a <HAL_ETH_WritePHYRegister>:
  * @param  RegValue: the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(const ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                           uint32_t RegValue)
{
 8001d7a:	b580      	push	{r7, lr}
 8001d7c:	b086      	sub	sp, #24
 8001d7e:	af00      	add	r7, sp, #0
 8001d80:	60f8      	str	r0, [r7, #12]
 8001d82:	60b9      	str	r1, [r7, #8]
 8001d84:	607a      	str	r2, [r7, #4]
 8001d86:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg1;
  uint32_t tickstart;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	691b      	ldr	r3, [r3, #16]
 8001d8e:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8001d90:	697b      	ldr	r3, [r7, #20]
 8001d92:	f003 031c 	and.w	r3, r3, #28
 8001d96:	617b      	str	r3, [r7, #20]

  /* Prepare the MII register address value */
  tmpreg1 |= ((PHYAddr << 11U) & ETH_MACMIIAR_PA);                      /* Set the PHY device address */
 8001d98:	68bb      	ldr	r3, [r7, #8]
 8001d9a:	02db      	lsls	r3, r3, #11
 8001d9c:	b29b      	uxth	r3, r3
 8001d9e:	697a      	ldr	r2, [r7, #20]
 8001da0:	4313      	orrs	r3, r2
 8001da2:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);              /* Set the PHY register address */
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	019b      	lsls	r3, r3, #6
 8001da8:	f403 63f8 	and.w	r3, r3, #1984	@ 0x7c0
 8001dac:	697a      	ldr	r2, [r7, #20]
 8001dae:	4313      	orrs	r3, r2
 8001db0:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 8001db2:	697b      	ldr	r3, [r7, #20]
 8001db4:	f043 0302 	orr.w	r3, r3, #2
 8001db8:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 8001dba:	697b      	ldr	r3, [r7, #20]
 8001dbc:	f043 0301 	orr.w	r3, r3, #1
 8001dc0:	617b      	str	r3, [r7, #20]

  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 8001dc2:	683b      	ldr	r3, [r7, #0]
 8001dc4:	b29a      	uxth	r2, r3
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	615a      	str	r2, [r3, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	697a      	ldr	r2, [r7, #20]
 8001dd2:	611a      	str	r2, [r3, #16]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001dd4:	f7ff fb8e 	bl	80014f4 <HAL_GetTick>
 8001dd8:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8001dda:	e00d      	b.n	8001df8 <HAL_ETH_WritePHYRegister+0x7e>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_WRITE_TO)
 8001ddc:	f7ff fb8a 	bl	80014f4 <HAL_GetTick>
 8001de0:	4602      	mov	r2, r0
 8001de2:	693b      	ldr	r3, [r7, #16]
 8001de4:	1ad3      	subs	r3, r2, r3
 8001de6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001dea:	d301      	bcc.n	8001df0 <HAL_ETH_WritePHYRegister+0x76>
    {
      return HAL_ERROR;
 8001dec:	2301      	movs	r3, #1
 8001dee:	e009      	b.n	8001e04 <HAL_ETH_WritePHYRegister+0x8a>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	691b      	ldr	r3, [r3, #16]
 8001df6:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8001df8:	697b      	ldr	r3, [r7, #20]
 8001dfa:	f003 0301 	and.w	r3, r3, #1
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d1ec      	bne.n	8001ddc <HAL_ETH_WritePHYRegister+0x62>
  }

  return HAL_OK;
 8001e02:	2300      	movs	r3, #0
}
 8001e04:	4618      	mov	r0, r3
 8001e06:	3718      	adds	r7, #24
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	bd80      	pop	{r7, pc}

08001e0c <HAL_ETH_GetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that will hold
  *         the configuration of the MAC.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_ETH_GetMACConfig(const ETH_HandleTypeDef *heth, ETH_MACConfigTypeDef *macconf)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	b083      	sub	sp, #12
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
 8001e14:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 8001e16:	683b      	ldr	r3, [r7, #0]
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d101      	bne.n	8001e20 <HAL_ETH_GetMACConfig+0x14>
  {
    return HAL_ERROR;
 8001e1c:	2301      	movs	r3, #1
 8001e1e:	e0e6      	b.n	8001fee <HAL_ETH_GetMACConfig+0x1e2>
  }

  /* Get MAC parameters */
  macconf->DeferralCheck = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DC) >> 4) > 0U) ? ENABLE : DISABLE;
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f003 0310 	and.w	r3, r3, #16
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	bf14      	ite	ne
 8001e2e:	2301      	movne	r3, #1
 8001e30:	2300      	moveq	r3, #0
 8001e32:	b2db      	uxtb	r3, r3
 8001e34:	461a      	mov	r2, r3
 8001e36:	683b      	ldr	r3, [r7, #0]
 8001e38:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 8001e46:	683b      	ldr	r3, [r7, #0]
 8001e48:	625a      	str	r2, [r3, #36]	@ 0x24
  macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_RD) >> 9) == 0U) ? ENABLE : DISABLE;
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	bf0c      	ite	eq
 8001e58:	2301      	moveq	r3, #1
 8001e5a:	2300      	movne	r3, #0
 8001e5c:	b2db      	uxtb	r3, r3
 8001e5e:	461a      	mov	r2, r3
 8001e60:	683b      	ldr	r3, [r7, #0]
 8001e62:	f883 2020 	strb.w	r2, [r3, #32]
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0U)
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
                                        ? ENABLE : DISABLE;
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	bf14      	ite	ne
 8001e74:	2301      	movne	r3, #1
 8001e76:	2300      	moveq	r3, #0
 8001e78:	b2db      	uxtb	r3, r3
 8001e7a:	461a      	mov	r2, r3
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0U)
 8001e7c:	683b      	ldr	r3, [r7, #0]
 8001e7e:	77da      	strb	r2, [r3, #31]
  macconf->ReceiveOwn = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ROD) >> 13) == 0U) ? ENABLE : DISABLE;
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	bf0c      	ite	eq
 8001e8e:	2301      	moveq	r3, #1
 8001e90:	2300      	movne	r3, #0
 8001e92:	b2db      	uxtb	r3, r3
 8001e94:	461a      	mov	r2, r3
 8001e96:	683b      	ldr	r3, [r7, #0]
 8001e98:	779a      	strb	r2, [r3, #30]
  macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : DISABLE;
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	bf14      	ite	ne
 8001ea8:	2301      	movne	r3, #1
 8001eaa:	2300      	moveq	r3, #0
 8001eac:	b2db      	uxtb	r3, r3
 8001eae:	461a      	mov	r2, r3
 8001eb0:	683b      	ldr	r3, [r7, #0]
 8001eb2:	771a      	strb	r2, [r3, #28]
  macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	f403 6200 	and.w	r2, r3, #2048	@ 0x800
 8001ebe:	683b      	ldr	r3, [r7, #0]
 8001ec0:	619a      	str	r2, [r3, #24]
  macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	f403 4280 	and.w	r2, r3, #16384	@ 0x4000
 8001ecc:	683b      	ldr	r3, [r7, #0]
 8001ece:	615a      	str	r2, [r3, #20]
  macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >> 22) == 0U) ? ENABLE : DISABLE;
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	bf0c      	ite	eq
 8001ede:	2301      	moveq	r3, #1
 8001ee0:	2300      	movne	r3, #0
 8001ee2:	b2db      	uxtb	r3, r3
 8001ee4:	461a      	mov	r2, r3
 8001ee6:	683b      	ldr	r3, [r7, #0]
 8001ee8:	745a      	strb	r2, [r3, #17]
  macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >> 23) == 0U) ? ENABLE : DISABLE;
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	bf0c      	ite	eq
 8001ef8:	2301      	moveq	r3, #1
 8001efa:	2300      	movne	r3, #0
 8001efc:	b2db      	uxtb	r3, r3
 8001efe:	461a      	mov	r2, r3
 8001f00:	683b      	ldr	r3, [r7, #0]
 8001f02:	741a      	strb	r2, [r3, #16]
  macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_APCS) >> 7) > 0U) ? ENABLE : DISABLE;
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	bf14      	ite	ne
 8001f12:	2301      	movne	r3, #1
 8001f14:	2300      	moveq	r3, #0
 8001f16:	b2db      	uxtb	r3, r3
 8001f18:	461a      	mov	r2, r3
 8001f1a:	683b      	ldr	r3, [r7, #0]
 8001f1c:	73da      	strb	r2, [r3, #15]
  macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IFG);
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	f403 2260 	and.w	r2, r3, #917504	@ 0xe0000
 8001f28:	683b      	ldr	r3, [r7, #0]
 8001f2a:	609a      	str	r2, [r3, #8]
  macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPCO) >> 10U) > 0U) ? ENABLE : DISABLE;
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	bf14      	ite	ne
 8001f3a:	2301      	movne	r3, #1
 8001f3c:	2300      	moveq	r3, #0
 8001f3e:	b2db      	uxtb	r3, r3
 8001f40:	461a      	mov	r2, r3
 8001f42:	683b      	ldr	r3, [r7, #0]
 8001f44:	711a      	strb	r2, [r3, #4]
  macconf->CRCStripTypePacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSTF) >> 25U) > 0U) ? ENABLE : DISABLE;
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	bf14      	ite	ne
 8001f54:	2301      	movne	r3, #1
 8001f56:	2300      	moveq	r3, #0
 8001f58:	b2db      	uxtb	r3, r3
 8001f5a:	461a      	mov	r2, r3
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	739a      	strb	r2, [r3, #14]

  macconf->TransmitFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_TFCE) >> 1) > 0U) ? ENABLE : DISABLE;
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	699b      	ldr	r3, [r3, #24]
 8001f66:	f003 0302 	and.w	r3, r3, #2
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	bf14      	ite	ne
 8001f6e:	2301      	movne	r3, #1
 8001f70:	2300      	moveq	r3, #0
 8001f72:	b2db      	uxtb	r3, r3
 8001f74:	461a      	mov	r2, r3
 8001f76:	683b      	ldr	r3, [r7, #0]
 8001f78:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_ZQPD) >> 7) == 0U) ? ENABLE : DISABLE;
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	699b      	ldr	r3, [r3, #24]
 8001f82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	bf0c      	ite	eq
 8001f8a:	2301      	moveq	r3, #1
 8001f8c:	2300      	movne	r3, #0
 8001f8e:	b2db      	uxtb	r3, r3
 8001f90:	461a      	mov	r2, r3
 8001f92:	683b      	ldr	r3, [r7, #0]
 8001f94:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PLT);
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	699b      	ldr	r3, [r3, #24]
 8001f9e:	f003 0230 	and.w	r2, r3, #48	@ 0x30
 8001fa2:	683b      	ldr	r3, [r7, #0]
 8001fa4:	651a      	str	r2, [r3, #80]	@ 0x50
  macconf->PauseTime = (READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PT) >> 16);
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	699b      	ldr	r3, [r3, #24]
 8001fac:	0c1b      	lsrs	r3, r3, #16
 8001fae:	b29a      	uxth	r2, r3
 8001fb0:	683b      	ldr	r3, [r7, #0]
 8001fb2:	649a      	str	r2, [r3, #72]	@ 0x48
  macconf->ReceiveFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_RFCE) >> 2U) > 0U) ? ENABLE : DISABLE;
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	699b      	ldr	r3, [r3, #24]
 8001fba:	f003 0304 	and.w	r3, r3, #4
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	bf14      	ite	ne
 8001fc2:	2301      	movne	r3, #1
 8001fc4:	2300      	moveq	r3, #0
 8001fc6:	b2db      	uxtb	r3, r3
 8001fc8:	461a      	mov	r2, r3
 8001fca:	683b      	ldr	r3, [r7, #0]
 8001fcc:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 0U)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	699b      	ldr	r3, [r3, #24]
 8001fd6:	f003 0308 	and.w	r3, r3, #8
                                      ? ENABLE : DISABLE;
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	bf14      	ite	ne
 8001fde:	2301      	movne	r3, #1
 8001fe0:	2300      	moveq	r3, #0
 8001fe2:	b2db      	uxtb	r3, r3
 8001fe4:	461a      	mov	r2, r3
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 0U)
 8001fe6:	683b      	ldr	r3, [r7, #0]
 8001fe8:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55

  return HAL_OK;
 8001fec:	2300      	movs	r3, #0
}
 8001fee:	4618      	mov	r0, r3
 8001ff0:	370c      	adds	r7, #12
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff8:	4770      	bx	lr

08001ffa <HAL_ETH_SetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that contains
  *         the configuration of the MAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8001ffa:	b580      	push	{r7, lr}
 8001ffc:	b082      	sub	sp, #8
 8001ffe:	af00      	add	r7, sp, #0
 8002000:	6078      	str	r0, [r7, #4]
 8002002:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 8002004:	683b      	ldr	r3, [r7, #0]
 8002006:	2b00      	cmp	r3, #0
 8002008:	d101      	bne.n	800200e <HAL_ETH_SetMACConfig+0x14>
  {
    return HAL_ERROR;
 800200a:	2301      	movs	r3, #1
 800200c:	e00b      	b.n	8002026 <HAL_ETH_SetMACConfig+0x2c>
  }

  if (heth->gState == HAL_ETH_STATE_READY)
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002014:	2b10      	cmp	r3, #16
 8002016:	d105      	bne.n	8002024 <HAL_ETH_SetMACConfig+0x2a>
  {
    ETH_SetMACConfig(heth, macconf);
 8002018:	6839      	ldr	r1, [r7, #0]
 800201a:	6878      	ldr	r0, [r7, #4]
 800201c:	f000 f870 	bl	8002100 <ETH_SetMACConfig>

    return HAL_OK;
 8002020:	2300      	movs	r3, #0
 8002022:	e000      	b.n	8002026 <HAL_ETH_SetMACConfig+0x2c>
  }
  else
  {
    return HAL_ERROR;
 8002024:	2301      	movs	r3, #1
  }
}
 8002026:	4618      	mov	r0, r3
 8002028:	3708      	adds	r7, #8
 800202a:	46bd      	mov	sp, r7
 800202c:	bd80      	pop	{r7, pc}
	...

08002030 <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b084      	sub	sp, #16
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg = (heth->Instance)->MACMIIAR;
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	691b      	ldr	r3, [r3, #16]
 800203e:	60fb      	str	r3, [r7, #12]
  /* Clear CSR Clock Range CR[2:0] bits */
  tmpreg &= ETH_MACMIIAR_CR_MASK;
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	f023 031c 	bic.w	r3, r3, #28
 8002046:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8002048:	f001 fc54 	bl	80038f4 <HAL_RCC_GetHCLKFreq>
 800204c:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if (hclk < 35000000U)
 800204e:	68bb      	ldr	r3, [r7, #8]
 8002050:	4a14      	ldr	r2, [pc, #80]	@ (80020a4 <HAL_ETH_SetMDIOClockRange+0x74>)
 8002052:	4293      	cmp	r3, r2
 8002054:	d804      	bhi.n	8002060 <HAL_ETH_SetMDIOClockRange+0x30>
  {
    /* CSR Clock Range between 0-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	f043 0308 	orr.w	r3, r3, #8
 800205c:	60fb      	str	r3, [r7, #12]
 800205e:	e019      	b.n	8002094 <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else if (hclk < 60000000U)
 8002060:	68bb      	ldr	r3, [r7, #8]
 8002062:	4a11      	ldr	r2, [pc, #68]	@ (80020a8 <HAL_ETH_SetMDIOClockRange+0x78>)
 8002064:	4293      	cmp	r3, r2
 8002066:	d204      	bcs.n	8002072 <HAL_ETH_SetMDIOClockRange+0x42>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	f043 030c 	orr.w	r3, r3, #12
 800206e:	60fb      	str	r3, [r7, #12]
 8002070:	e010      	b.n	8002094 <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else if (hclk < 100000000U)
 8002072:	68bb      	ldr	r3, [r7, #8]
 8002074:	4a0d      	ldr	r2, [pc, #52]	@ (80020ac <HAL_ETH_SetMDIOClockRange+0x7c>)
 8002076:	4293      	cmp	r3, r2
 8002078:	d90c      	bls.n	8002094 <HAL_ETH_SetMDIOClockRange+0x64>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }
  else if (hclk < 150000000U)
 800207a:	68bb      	ldr	r3, [r7, #8]
 800207c:	4a0c      	ldr	r2, [pc, #48]	@ (80020b0 <HAL_ETH_SetMDIOClockRange+0x80>)
 800207e:	4293      	cmp	r3, r2
 8002080:	d804      	bhi.n	800208c <HAL_ETH_SetMDIOClockRange+0x5c>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	f043 0304 	orr.w	r3, r3, #4
 8002088:	60fb      	str	r3, [r7, #12]
 800208a:	e003      	b.n	8002094 <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else /* (hclk >= 150000000)  */
  {
    /* CSR Clock >= 150 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div102;
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	f043 0310 	orr.w	r3, r3, #16
 8002092:	60fb      	str	r3, [r7, #12]
  }

  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tmpreg;
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	68fa      	ldr	r2, [r7, #12]
 800209a:	611a      	str	r2, [r3, #16]
}
 800209c:	bf00      	nop
 800209e:	3710      	adds	r7, #16
 80020a0:	46bd      	mov	sp, r7
 80020a2:	bd80      	pop	{r7, pc}
 80020a4:	02160ebf 	.word	0x02160ebf
 80020a8:	03938700 	.word	0x03938700
 80020ac:	05f5e0ff 	.word	0x05f5e0ff
 80020b0:	08f0d17f 	.word	0x08f0d17f

080020b4 <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b084      	sub	sp, #16
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 80020bc:	2300      	movs	r3, #0
 80020be:	60fb      	str	r3, [r7, #12]

  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80020c8:	699b      	ldr	r3, [r3, #24]
 80020ca:	687a      	ldr	r2, [r7, #4]
 80020cc:	6812      	ldr	r2, [r2, #0]
 80020ce:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80020d2:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80020d6:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->DMAOMR;
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80020e0:	699b      	ldr	r3, [r3, #24]
 80020e2:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80020e4:	2001      	movs	r0, #1
 80020e6:	f7ff fa11 	bl	800150c <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg;
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681a      	ldr	r2, [r3, #0]
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80020f4:	6193      	str	r3, [r2, #24]
}
 80020f6:	bf00      	nop
 80020f8:	3710      	adds	r7, #16
 80020fa:	46bd      	mov	sp, r7
 80020fc:	bd80      	pop	{r7, pc}
	...

08002100 <ETH_SetMACConfig>:

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	b084      	sub	sp, #16
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
 8002108:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8002112:	68fa      	ldr	r2, [r7, #12]
 8002114:	4b53      	ldr	r3, [pc, #332]	@ (8002264 <ETH_SetMACConfig+0x164>)
 8002116:	4013      	ands	r3, r2
 8002118:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 800211a:	683b      	ldr	r3, [r7, #0]
 800211c:	7b9b      	ldrb	r3, [r3, #14]
 800211e:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8002120:	683a      	ldr	r2, [r7, #0]
 8002122:	7c12      	ldrb	r2, [r2, #16]
 8002124:	2a00      	cmp	r2, #0
 8002126:	d102      	bne.n	800212e <ETH_SetMACConfig+0x2e>
 8002128:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 800212c:	e000      	b.n	8002130 <ETH_SetMACConfig+0x30>
 800212e:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8002130:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8002132:	683a      	ldr	r2, [r7, #0]
 8002134:	7c52      	ldrb	r2, [r2, #17]
 8002136:	2a00      	cmp	r2, #0
 8002138:	d102      	bne.n	8002140 <ETH_SetMACConfig+0x40>
 800213a:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800213e:	e000      	b.n	8002142 <ETH_SetMACConfig+0x42>
 8002140:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8002142:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8002144:	683b      	ldr	r3, [r7, #0]
 8002146:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8002148:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 800214a:	683b      	ldr	r3, [r7, #0]
 800214c:	7fdb      	ldrb	r3, [r3, #31]
 800214e:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8002150:	431a      	orrs	r2, r3
                        macconf->Speed |
 8002152:	683b      	ldr	r3, [r7, #0]
 8002154:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8002156:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8002158:	683a      	ldr	r2, [r7, #0]
 800215a:	7f92      	ldrb	r2, [r2, #30]
 800215c:	2a00      	cmp	r2, #0
 800215e:	d102      	bne.n	8002166 <ETH_SetMACConfig+0x66>
 8002160:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002164:	e000      	b.n	8002168 <ETH_SetMACConfig+0x68>
 8002166:	2200      	movs	r2, #0
                        macconf->Speed |
 8002168:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 800216a:	683b      	ldr	r3, [r7, #0]
 800216c:	7f1b      	ldrb	r3, [r3, #28]
 800216e:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8002170:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8002172:	683b      	ldr	r3, [r7, #0]
 8002174:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8002176:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8002178:	683b      	ldr	r3, [r7, #0]
 800217a:	791b      	ldrb	r3, [r3, #4]
 800217c:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 800217e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8002180:	683a      	ldr	r2, [r7, #0]
 8002182:	f892 2020 	ldrb.w	r2, [r2, #32]
 8002186:	2a00      	cmp	r2, #0
 8002188:	d102      	bne.n	8002190 <ETH_SetMACConfig+0x90>
 800218a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800218e:	e000      	b.n	8002192 <ETH_SetMACConfig+0x92>
 8002190:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8002192:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8002194:	683b      	ldr	r3, [r7, #0]
 8002196:	7bdb      	ldrb	r3, [r3, #15]
 8002198:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 800219a:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 800219c:	683b      	ldr	r3, [r7, #0]
 800219e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80021a0:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 80021a2:	683b      	ldr	r3, [r7, #0]
 80021a4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80021a8:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 80021aa:	4313      	orrs	r3, r2
 80021ac:	68fa      	ldr	r2, [r7, #12]
 80021ae:	4313      	orrs	r3, r2
 80021b0:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	68fa      	ldr	r2, [r7, #12]
 80021b8:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80021c2:	2001      	movs	r0, #1
 80021c4:	f7ff f9a2 	bl	800150c <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	68fa      	ldr	r2, [r7, #12]
 80021ce:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	699b      	ldr	r3, [r3, #24]
 80021d6:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 80021d8:	68fa      	ldr	r2, [r7, #12]
 80021da:	f64f 7341 	movw	r3, #65345	@ 0xff41
 80021de:	4013      	ands	r3, r2
 80021e0:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80021e2:	683b      	ldr	r3, [r7, #0]
 80021e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80021e6:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 80021e8:	683a      	ldr	r2, [r7, #0]
 80021ea:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 80021ee:	2a00      	cmp	r2, #0
 80021f0:	d101      	bne.n	80021f6 <ETH_SetMACConfig+0xf6>
 80021f2:	2280      	movs	r2, #128	@ 0x80
 80021f4:	e000      	b.n	80021f8 <ETH_SetMACConfig+0xf8>
 80021f6:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80021f8:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 80021fa:	683b      	ldr	r3, [r7, #0]
 80021fc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 80021fe:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8002200:	683a      	ldr	r2, [r7, #0]
 8002202:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 8002206:	2a01      	cmp	r2, #1
 8002208:	d101      	bne.n	800220e <ETH_SetMACConfig+0x10e>
 800220a:	2208      	movs	r2, #8
 800220c:	e000      	b.n	8002210 <ETH_SetMACConfig+0x110>
 800220e:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8002210:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8002212:	683a      	ldr	r2, [r7, #0]
 8002214:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 8002218:	2a01      	cmp	r2, #1
 800221a:	d101      	bne.n	8002220 <ETH_SetMACConfig+0x120>
 800221c:	2204      	movs	r2, #4
 800221e:	e000      	b.n	8002222 <ETH_SetMACConfig+0x122>
 8002220:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8002222:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8002224:	683a      	ldr	r2, [r7, #0]
 8002226:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 800222a:	2a01      	cmp	r2, #1
 800222c:	d101      	bne.n	8002232 <ETH_SetMACConfig+0x132>
 800222e:	2202      	movs	r2, #2
 8002230:	e000      	b.n	8002234 <ETH_SetMACConfig+0x134>
 8002232:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002234:	4313      	orrs	r3, r2
 8002236:	68fa      	ldr	r2, [r7, #12]
 8002238:	4313      	orrs	r3, r2
 800223a:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	68fa      	ldr	r2, [r7, #12]
 8002242:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	699b      	ldr	r3, [r3, #24]
 800224a:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800224c:	2001      	movs	r0, #1
 800224e:	f7ff f95d 	bl	800150c <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	68fa      	ldr	r2, [r7, #12]
 8002258:	619a      	str	r2, [r3, #24]
}
 800225a:	bf00      	nop
 800225c:	3710      	adds	r7, #16
 800225e:	46bd      	mov	sp, r7
 8002260:	bd80      	pop	{r7, pc}
 8002262:	bf00      	nop
 8002264:	fd20810f 	.word	0xfd20810f

08002268 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	b084      	sub	sp, #16
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]
 8002270:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800227a:	699b      	ldr	r3, [r3, #24]
 800227c:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 800227e:	68fa      	ldr	r2, [r7, #12]
 8002280:	4b3d      	ldr	r3, [pc, #244]	@ (8002378 <ETH_SetDMAConfig+0x110>)
 8002282:	4013      	ands	r3, r2
 8002284:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8002286:	683b      	ldr	r3, [r7, #0]
 8002288:	7b1b      	ldrb	r3, [r3, #12]
 800228a:	2b00      	cmp	r3, #0
 800228c:	d102      	bne.n	8002294 <ETH_SetDMAConfig+0x2c>
 800228e:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8002292:	e000      	b.n	8002296 <ETH_SetDMAConfig+0x2e>
 8002294:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8002296:	683b      	ldr	r3, [r7, #0]
 8002298:	7b5b      	ldrb	r3, [r3, #13]
 800229a:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 800229c:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 800229e:	683a      	ldr	r2, [r7, #0]
 80022a0:	7f52      	ldrb	r2, [r2, #29]
 80022a2:	2a00      	cmp	r2, #0
 80022a4:	d102      	bne.n	80022ac <ETH_SetDMAConfig+0x44>
 80022a6:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80022aa:	e000      	b.n	80022ae <ETH_SetDMAConfig+0x46>
 80022ac:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80022ae:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80022b0:	683b      	ldr	r3, [r7, #0]
 80022b2:	7b9b      	ldrb	r3, [r3, #14]
 80022b4:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80022b6:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 80022b8:	683b      	ldr	r3, [r7, #0]
 80022ba:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80022bc:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80022be:	683b      	ldr	r3, [r7, #0]
 80022c0:	7f1b      	ldrb	r3, [r3, #28]
 80022c2:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 80022c4:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 80022c6:	683b      	ldr	r3, [r7, #0]
 80022c8:	7f9b      	ldrb	r3, [r3, #30]
 80022ca:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80022cc:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 80022ce:	683b      	ldr	r3, [r7, #0]
 80022d0:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 80022d2:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 80022d4:	683b      	ldr	r3, [r7, #0]
 80022d6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80022da:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80022dc:	4313      	orrs	r3, r2
 80022de:	68fa      	ldr	r2, [r7, #12]
 80022e0:	4313      	orrs	r3, r2
 80022e2:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80022ec:	461a      	mov	r2, r3
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80022fa:	699b      	ldr	r3, [r3, #24]
 80022fc:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80022fe:	2001      	movs	r0, #1
 8002300:	f7ff f904 	bl	800150c <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800230c:	461a      	mov	r2, r3
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002312:	683b      	ldr	r3, [r7, #0]
 8002314:	791b      	ldrb	r3, [r3, #4]
 8002316:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8002318:	683b      	ldr	r3, [r7, #0]
 800231a:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800231c:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 800231e:	683b      	ldr	r3, [r7, #0]
 8002320:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8002322:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8002324:	683b      	ldr	r3, [r7, #0]
 8002326:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8002328:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 800232a:	683b      	ldr	r3, [r7, #0]
 800232c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002330:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8002332:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8002334:	683b      	ldr	r3, [r7, #0]
 8002336:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002338:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 800233a:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 800233c:	683b      	ldr	r3, [r7, #0]
 800233e:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8002340:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002342:	687a      	ldr	r2, [r7, #4]
 8002344:	6812      	ldr	r2, [r2, #0]
 8002346:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800234a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800234e:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800235c:	2001      	movs	r0, #1
 800235e:	f7ff f8d5 	bl	800150c <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800236a:	461a      	mov	r2, r3
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	6013      	str	r3, [r2, #0]
}
 8002370:	bf00      	nop
 8002372:	3710      	adds	r7, #16
 8002374:	46bd      	mov	sp, r7
 8002376:	bd80      	pop	{r7, pc}
 8002378:	f8de3f23 	.word	0xf8de3f23

0800237c <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	b0a6      	sub	sp, #152	@ 0x98
 8002380:	af00      	add	r7, sp, #0
 8002382:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8002384:	2301      	movs	r3, #1
 8002386:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 800238a:	2301      	movs	r3, #1
 800238c:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8002390:	2300      	movs	r3, #0
 8002392:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8002394:	2300      	movs	r3, #0
 8002396:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 800239a:	2301      	movs	r3, #1
 800239c:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 80023a0:	2300      	movs	r3, #0
 80023a2:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 80023a6:	2301      	movs	r3, #1
 80023a8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 80023ac:	2301      	movs	r3, #1
 80023ae:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 80023b2:	2300      	movs	r3, #0
 80023b4:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 80023b8:	2300      	movs	r3, #0
 80023ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 80023be:	2300      	movs	r3, #0
 80023c0:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 80023c2:	2300      	movs	r3, #0
 80023c4:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 80023c8:	2300      	movs	r3, #0
 80023ca:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 80023cc:	2300      	movs	r3, #0
 80023ce:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 80023d2:	2300      	movs	r3, #0
 80023d4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 80023d8:	2300      	movs	r3, #0
 80023da:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 80023de:	2300      	movs	r3, #0
 80023e0:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 80023e4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80023e8:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 80023ea:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80023ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 80023f0:	2300      	movs	r3, #0
 80023f2:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 80023f6:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80023fa:	4619      	mov	r1, r3
 80023fc:	6878      	ldr	r0, [r7, #4]
 80023fe:	f7ff fe7f 	bl	8002100 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8002402:	2301      	movs	r3, #1
 8002404:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8002406:	2301      	movs	r3, #1
 8002408:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 800240a:	2301      	movs	r3, #1
 800240c:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8002410:	2301      	movs	r3, #1
 8002412:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8002414:	2300      	movs	r3, #0
 8002416:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8002418:	2300      	movs	r3, #0
 800241a:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 800241e:	2300      	movs	r3, #0
 8002420:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8002424:	2300      	movs	r3, #0
 8002426:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8002428:	2301      	movs	r3, #1
 800242a:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 800242e:	2301      	movs	r3, #1
 8002430:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8002432:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002436:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8002438:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800243c:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 800243e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002442:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8002444:	2301      	movs	r3, #1
 8002446:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 800244a:	2300      	movs	r3, #0
 800244c:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 800244e:	2300      	movs	r3, #0
 8002450:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8002452:	f107 0308 	add.w	r3, r7, #8
 8002456:	4619      	mov	r1, r3
 8002458:	6878      	ldr	r0, [r7, #4]
 800245a:	f7ff ff05 	bl	8002268 <ETH_SetDMAConfig>
}
 800245e:	bf00      	nop
 8002460:	3798      	adds	r7, #152	@ 0x98
 8002462:	46bd      	mov	sp, r7
 8002464:	bd80      	pop	{r7, pc}
	...

08002468 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8002468:	b480      	push	{r7}
 800246a:	b087      	sub	sp, #28
 800246c:	af00      	add	r7, sp, #0
 800246e:	60f8      	str	r0, [r7, #12]
 8002470:	60b9      	str	r1, [r7, #8]
 8002472:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	3305      	adds	r3, #5
 8002478:	781b      	ldrb	r3, [r3, #0]
 800247a:	021b      	lsls	r3, r3, #8
 800247c:	687a      	ldr	r2, [r7, #4]
 800247e:	3204      	adds	r2, #4
 8002480:	7812      	ldrb	r2, [r2, #0]
 8002482:	4313      	orrs	r3, r2
 8002484:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8002486:	68ba      	ldr	r2, [r7, #8]
 8002488:	4b11      	ldr	r3, [pc, #68]	@ (80024d0 <ETH_MACAddressConfig+0x68>)
 800248a:	4413      	add	r3, r2
 800248c:	461a      	mov	r2, r3
 800248e:	697b      	ldr	r3, [r7, #20]
 8002490:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	3303      	adds	r3, #3
 8002496:	781b      	ldrb	r3, [r3, #0]
 8002498:	061a      	lsls	r2, r3, #24
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	3302      	adds	r3, #2
 800249e:	781b      	ldrb	r3, [r3, #0]
 80024a0:	041b      	lsls	r3, r3, #16
 80024a2:	431a      	orrs	r2, r3
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	3301      	adds	r3, #1
 80024a8:	781b      	ldrb	r3, [r3, #0]
 80024aa:	021b      	lsls	r3, r3, #8
 80024ac:	4313      	orrs	r3, r2
 80024ae:	687a      	ldr	r2, [r7, #4]
 80024b0:	7812      	ldrb	r2, [r2, #0]
 80024b2:	4313      	orrs	r3, r2
 80024b4:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 80024b6:	68ba      	ldr	r2, [r7, #8]
 80024b8:	4b06      	ldr	r3, [pc, #24]	@ (80024d4 <ETH_MACAddressConfig+0x6c>)
 80024ba:	4413      	add	r3, r2
 80024bc:	461a      	mov	r2, r3
 80024be:	697b      	ldr	r3, [r7, #20]
 80024c0:	6013      	str	r3, [r2, #0]
}
 80024c2:	bf00      	nop
 80024c4:	371c      	adds	r7, #28
 80024c6:	46bd      	mov	sp, r7
 80024c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024cc:	4770      	bx	lr
 80024ce:	bf00      	nop
 80024d0:	40028040 	.word	0x40028040
 80024d4:	40028044 	.word	0x40028044

080024d8 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 80024d8:	b480      	push	{r7}
 80024da:	b085      	sub	sp, #20
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80024e0:	2300      	movs	r3, #0
 80024e2:	60fb      	str	r3, [r7, #12]
 80024e4:	e03e      	b.n	8002564 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	68d9      	ldr	r1, [r3, #12]
 80024ea:	68fa      	ldr	r2, [r7, #12]
 80024ec:	4613      	mov	r3, r2
 80024ee:	009b      	lsls	r3, r3, #2
 80024f0:	4413      	add	r3, r2
 80024f2:	00db      	lsls	r3, r3, #3
 80024f4:	440b      	add	r3, r1
 80024f6:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 80024f8:	68bb      	ldr	r3, [r7, #8]
 80024fa:	2200      	movs	r2, #0
 80024fc:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 80024fe:	68bb      	ldr	r3, [r7, #8]
 8002500:	2200      	movs	r2, #0
 8002502:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8002504:	68bb      	ldr	r3, [r7, #8]
 8002506:	2200      	movs	r2, #0
 8002508:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 800250a:	68bb      	ldr	r3, [r7, #8]
 800250c:	2200      	movs	r2, #0
 800250e:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8002510:	68b9      	ldr	r1, [r7, #8]
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	68fa      	ldr	r2, [r7, #12]
 8002516:	3206      	adds	r2, #6
 8002518:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 800251c:	68bb      	ldr	r3, [r7, #8]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002524:	68bb      	ldr	r3, [r7, #8]
 8002526:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	2b02      	cmp	r3, #2
 800252c:	d80c      	bhi.n	8002548 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	68d9      	ldr	r1, [r3, #12]
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	1c5a      	adds	r2, r3, #1
 8002536:	4613      	mov	r3, r2
 8002538:	009b      	lsls	r3, r3, #2
 800253a:	4413      	add	r3, r2
 800253c:	00db      	lsls	r3, r3, #3
 800253e:	440b      	add	r3, r1
 8002540:	461a      	mov	r2, r3
 8002542:	68bb      	ldr	r3, [r7, #8]
 8002544:	60da      	str	r2, [r3, #12]
 8002546:	e004      	b.n	8002552 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	68db      	ldr	r3, [r3, #12]
 800254c:	461a      	mov	r2, r3
 800254e:	68bb      	ldr	r3, [r7, #8]
 8002550:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8002552:	68bb      	ldr	r3, [r7, #8]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 800255a:	68bb      	ldr	r3, [r7, #8]
 800255c:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	3301      	adds	r3, #1
 8002562:	60fb      	str	r3, [r7, #12]
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	2b03      	cmp	r3, #3
 8002568:	d9bd      	bls.n	80024e6 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	2200      	movs	r2, #0
 800256e:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	68da      	ldr	r2, [r3, #12]
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800257c:	611a      	str	r2, [r3, #16]
}
 800257e:	bf00      	nop
 8002580:	3714      	adds	r7, #20
 8002582:	46bd      	mov	sp, r7
 8002584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002588:	4770      	bx	lr

0800258a <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 800258a:	b480      	push	{r7}
 800258c:	b085      	sub	sp, #20
 800258e:	af00      	add	r7, sp, #0
 8002590:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8002592:	2300      	movs	r3, #0
 8002594:	60fb      	str	r3, [r7, #12]
 8002596:	e048      	b.n	800262a <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	6919      	ldr	r1, [r3, #16]
 800259c:	68fa      	ldr	r2, [r7, #12]
 800259e:	4613      	mov	r3, r2
 80025a0:	009b      	lsls	r3, r3, #2
 80025a2:	4413      	add	r3, r2
 80025a4:	00db      	lsls	r3, r3, #3
 80025a6:	440b      	add	r3, r1
 80025a8:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 80025aa:	68bb      	ldr	r3, [r7, #8]
 80025ac:	2200      	movs	r2, #0
 80025ae:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 80025b0:	68bb      	ldr	r3, [r7, #8]
 80025b2:	2200      	movs	r2, #0
 80025b4:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 80025b6:	68bb      	ldr	r3, [r7, #8]
 80025b8:	2200      	movs	r2, #0
 80025ba:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 80025bc:	68bb      	ldr	r3, [r7, #8]
 80025be:	2200      	movs	r2, #0
 80025c0:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 80025c2:	68bb      	ldr	r3, [r7, #8]
 80025c4:	2200      	movs	r2, #0
 80025c6:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 80025c8:	68bb      	ldr	r3, [r7, #8]
 80025ca:	2200      	movs	r2, #0
 80025cc:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 80025ce:	68bb      	ldr	r3, [r7, #8]
 80025d0:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80025d4:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	695b      	ldr	r3, [r3, #20]
 80025da:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 80025de:	68bb      	ldr	r3, [r7, #8]
 80025e0:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 80025e2:	68bb      	ldr	r3, [r7, #8]
 80025e4:	685b      	ldr	r3, [r3, #4]
 80025e6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80025ea:	68bb      	ldr	r3, [r7, #8]
 80025ec:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 80025ee:	68b9      	ldr	r1, [r7, #8]
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	68fa      	ldr	r2, [r7, #12]
 80025f4:	3212      	adds	r2, #18
 80025f6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	2b02      	cmp	r3, #2
 80025fe:	d80c      	bhi.n	800261a <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	6919      	ldr	r1, [r3, #16]
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	1c5a      	adds	r2, r3, #1
 8002608:	4613      	mov	r3, r2
 800260a:	009b      	lsls	r3, r3, #2
 800260c:	4413      	add	r3, r2
 800260e:	00db      	lsls	r3, r3, #3
 8002610:	440b      	add	r3, r1
 8002612:	461a      	mov	r2, r3
 8002614:	68bb      	ldr	r3, [r7, #8]
 8002616:	60da      	str	r2, [r3, #12]
 8002618:	e004      	b.n	8002624 <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	691b      	ldr	r3, [r3, #16]
 800261e:	461a      	mov	r2, r3
 8002620:	68bb      	ldr	r3, [r7, #8]
 8002622:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	3301      	adds	r3, #1
 8002628:	60fb      	str	r3, [r7, #12]
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	2b03      	cmp	r3, #3
 800262e:	d9b3      	bls.n	8002598 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	2200      	movs	r2, #0
 8002634:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	2200      	movs	r2, #0
 800263a:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	2200      	movs	r2, #0
 8002640:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	2200      	movs	r2, #0
 8002646:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	2200      	movs	r2, #0
 800264c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	691a      	ldr	r2, [r3, #16]
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800265a:	60da      	str	r2, [r3, #12]
}
 800265c:	bf00      	nop
 800265e:	3714      	adds	r7, #20
 8002660:	46bd      	mov	sp, r7
 8002662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002666:	4770      	bx	lr

08002668 <ETH_Prepare_Tx_Descriptors>:
  * @param  ItMode: Enable or disable Tx EOT interrupt
  * @retval Status
  */
static uint32_t ETH_Prepare_Tx_Descriptors(ETH_HandleTypeDef *heth, const ETH_TxPacketConfigTypeDef *pTxConfig,
                                           uint32_t ItMode)
{
 8002668:	b480      	push	{r7}
 800266a:	b091      	sub	sp, #68	@ 0x44
 800266c:	af00      	add	r7, sp, #0
 800266e:	60f8      	str	r0, [r7, #12]
 8002670:	60b9      	str	r1, [r7, #8]
 8002672:	607a      	str	r2, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	3318      	adds	r3, #24
 8002678:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t descidx = dmatxdesclist->CurTxDesc;
 800267a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800267c:	691b      	ldr	r3, [r3, #16]
 800267e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t firstdescidx = dmatxdesclist->CurTxDesc;
 8002680:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002682:	691b      	ldr	r3, [r3, #16]
 8002684:	623b      	str	r3, [r7, #32]
  uint32_t idx;
  uint32_t descnbr = 0;
 8002686:	2300      	movs	r3, #0
 8002688:	637b      	str	r3, [r7, #52]	@ 0x34
  ETH_DMADescTypeDef *dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 800268a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800268c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800268e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002692:	633b      	str	r3, [r7, #48]	@ 0x30

  ETH_BufferTypeDef  *txbuffer = pTxConfig->TxBuffer;
 8002694:	68bb      	ldr	r3, [r7, #8]
 8002696:	689b      	ldr	r3, [r3, #8]
 8002698:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t           bd_count = 0;
 800269a:	2300      	movs	r3, #0
 800269c:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t primask_bit;

  /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
  if ((READ_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN) == ETH_DMATXDESC_OWN)
 800269e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80026a6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80026aa:	d007      	beq.n	80026bc <ETH_Prepare_Tx_Descriptors+0x54>
      || (dmatxdesclist->PacketAddress[descidx] != NULL))
 80026ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80026ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80026b0:	3304      	adds	r3, #4
 80026b2:	009b      	lsls	r3, r3, #2
 80026b4:	4413      	add	r3, r2
 80026b6:	685b      	ldr	r3, [r3, #4]
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d001      	beq.n	80026c0 <ETH_Prepare_Tx_Descriptors+0x58>
  {
    return HAL_ETH_ERROR_BUSY;
 80026bc:	2302      	movs	r3, #2
 80026be:	e111      	b.n	80028e4 <ETH_Prepare_Tx_Descriptors+0x27c>
  }


  descnbr += 1U;
 80026c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80026c2:	3301      	adds	r3, #1
 80026c4:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Set header or buffer 1 address */
  WRITE_REG(dmatxdesc->DESC2, (uint32_t)txbuffer->buffer);
 80026c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	461a      	mov	r2, r3
 80026cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80026ce:	609a      	str	r2, [r3, #8]

  /* Set header or buffer 1 Length */
  MODIFY_REG(dmatxdesc->DESC1, ETH_DMATXDESC_TBS1, txbuffer->len);
 80026d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80026d2:	685a      	ldr	r2, [r3, #4]
 80026d4:	4b86      	ldr	r3, [pc, #536]	@ (80028f0 <ETH_Prepare_Tx_Descriptors+0x288>)
 80026d6:	4013      	ands	r3, r2
 80026d8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80026da:	6852      	ldr	r2, [r2, #4]
 80026dc:	431a      	orrs	r2, r3
 80026de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80026e0:	605a      	str	r2, [r3, #4]

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != 0U)
 80026e2:	68bb      	ldr	r3, [r7, #8]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f003 0301 	and.w	r3, r3, #1
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d008      	beq.n	8002700 <ETH_Prepare_Tx_Descriptors+0x98>
  {
    MODIFY_REG(dmatxdesc->DESC0, ETH_DMATXDESC_CIC, pTxConfig->ChecksumCtrl);
 80026ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80026f6:	68bb      	ldr	r3, [r7, #8]
 80026f8:	695b      	ldr	r3, [r3, #20]
 80026fa:	431a      	orrs	r2, r3
 80026fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80026fe:	601a      	str	r2, [r3, #0]
  }

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CRCPAD) != 0U)
 8002700:	68bb      	ldr	r3, [r7, #8]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f003 0320 	and.w	r3, r3, #32
 8002708:	2b00      	cmp	r3, #0
 800270a:	d008      	beq.n	800271e <ETH_Prepare_Tx_Descriptors+0xb6>
  {
    MODIFY_REG(dmatxdesc->DESC0, ETH_CRC_PAD_DISABLE, pTxConfig->CRCPadCtrl);
 800270c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002714:	68bb      	ldr	r3, [r7, #8]
 8002716:	691b      	ldr	r3, [r3, #16]
 8002718:	431a      	orrs	r2, r3
 800271a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800271c:	601a      	str	r2, [r3, #0]
  }


  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != 0U)
 800271e:	68bb      	ldr	r3, [r7, #8]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	f003 0304 	and.w	r3, r3, #4
 8002726:	2b00      	cmp	r3, #0
 8002728:	d005      	beq.n	8002736 <ETH_Prepare_Tx_Descriptors+0xce>
  {
    /* Set Vlan Type */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_VF);
 800272a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8002732:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002734:	601a      	str	r2, [r3, #0]
  }

  /* Mark it as First Descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_FS);
 8002736:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800273e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002740:	601a      	str	r2, [r3, #0]

  /* only if the packet is split into more than one descriptors > 1 */
  while (txbuffer->next != NULL)
 8002742:	e082      	b.n	800284a <ETH_Prepare_Tx_Descriptors+0x1e2>
  {
    /* Clear the LD bit of previous descriptor */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_LS);
 8002744:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800274c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800274e:	601a      	str	r2, [r3, #0]
    if (ItMode != ((uint32_t)RESET))
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	2b00      	cmp	r3, #0
 8002754:	d006      	beq.n	8002764 <ETH_Prepare_Tx_Descriptors+0xfc>
    {
      /* Set Interrupt on completion bit */
      SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8002756:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800275e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002760:	601a      	str	r2, [r3, #0]
 8002762:	e005      	b.n	8002770 <ETH_Prepare_Tx_Descriptors+0x108>
    }
    else
    {
      /* Clear Interrupt on completion bit */
      CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8002764:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800276c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800276e:	601a      	str	r2, [r3, #0]
    }
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 8002770:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002772:	3301      	adds	r3, #1
 8002774:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002776:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002778:	2b03      	cmp	r3, #3
 800277a:	d902      	bls.n	8002782 <ETH_Prepare_Tx_Descriptors+0x11a>
 800277c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800277e:	3b04      	subs	r3, #4
 8002780:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8002782:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002784:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002786:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800278a:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if ((READ_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN) == ETH_DMATXDESC_OWN)
 800278c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002794:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002798:	d007      	beq.n	80027aa <ETH_Prepare_Tx_Descriptors+0x142>
        || (dmatxdesclist->PacketAddress[descidx] != NULL))
 800279a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800279c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800279e:	3304      	adds	r3, #4
 80027a0:	009b      	lsls	r3, r3, #2
 80027a2:	4413      	add	r3, r2
 80027a4:	685b      	ldr	r3, [r3, #4]
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d029      	beq.n	80027fe <ETH_Prepare_Tx_Descriptors+0x196>
    {
      descidx = firstdescidx;
 80027aa:	6a3b      	ldr	r3, [r7, #32]
 80027ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80027ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027b0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80027b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80027b6:	633b      	str	r3, [r7, #48]	@ 0x30

      /* clear previous desc own bit */
      for (idx = 0; idx < descnbr; idx ++)
 80027b8:	2300      	movs	r3, #0
 80027ba:	63bb      	str	r3, [r7, #56]	@ 0x38
 80027bc:	e019      	b.n	80027f2 <ETH_Prepare_Tx_Descriptors+0x18a>
  __ASM volatile ("dmb 0xF":::"memory");
 80027be:	f3bf 8f5f 	dmb	sy
}
 80027c2:	bf00      	nop
      {
        /* Ensure rest of descriptor is written to RAM before the OWN bit */
        __DMB();

        CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 80027c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80027cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80027ce:	601a      	str	r2, [r3, #0]

        /* Increment current tx descriptor index */
        INCR_TX_DESC_INDEX(descidx, 1U);
 80027d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80027d2:	3301      	adds	r3, #1
 80027d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80027d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80027d8:	2b03      	cmp	r3, #3
 80027da:	d902      	bls.n	80027e2 <ETH_Prepare_Tx_Descriptors+0x17a>
 80027dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80027de:	3b04      	subs	r3, #4
 80027e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        /* Get current descriptor address */
        dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80027e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027e4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80027e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80027ea:	633b      	str	r3, [r7, #48]	@ 0x30
      for (idx = 0; idx < descnbr; idx ++)
 80027ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80027ee:	3301      	adds	r3, #1
 80027f0:	63bb      	str	r3, [r7, #56]	@ 0x38
 80027f2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80027f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80027f6:	429a      	cmp	r2, r3
 80027f8:	d3e1      	bcc.n	80027be <ETH_Prepare_Tx_Descriptors+0x156>
      }

      return HAL_ETH_ERROR_BUSY;
 80027fa:	2302      	movs	r3, #2
 80027fc:	e072      	b.n	80028e4 <ETH_Prepare_Tx_Descriptors+0x27c>
    }

    /* Clear the FD bit of new Descriptor */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_FS);
 80027fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8002806:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002808:	601a      	str	r2, [r3, #0]

    descnbr += 1U;
 800280a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800280c:	3301      	adds	r3, #1
 800280e:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Get the next Tx buffer in the list */
    txbuffer = txbuffer->next;
 8002810:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002812:	689b      	ldr	r3, [r3, #8]
 8002814:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Set header or buffer 1 address */
    WRITE_REG(dmatxdesc->DESC2, (uint32_t)txbuffer->buffer);
 8002816:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	461a      	mov	r2, r3
 800281c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800281e:	609a      	str	r2, [r3, #8]

    /* Set header or buffer 1 Length */
    MODIFY_REG(dmatxdesc->DESC1, ETH_DMATXDESC_TBS1, txbuffer->len);
 8002820:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002822:	685a      	ldr	r2, [r3, #4]
 8002824:	4b32      	ldr	r3, [pc, #200]	@ (80028f0 <ETH_Prepare_Tx_Descriptors+0x288>)
 8002826:	4013      	ands	r3, r2
 8002828:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800282a:	6852      	ldr	r2, [r2, #4]
 800282c:	431a      	orrs	r2, r3
 800282e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002830:	605a      	str	r2, [r3, #4]

    bd_count += 1U;
 8002832:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002834:	3301      	adds	r3, #1
 8002836:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("dmb 0xF":::"memory");
 8002838:	f3bf 8f5f 	dmb	sy
}
 800283c:	bf00      	nop

    /* Ensure rest of descriptor is written to RAM before the OWN bit */
    __DMB();
    /* Set Own bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 800283e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002846:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002848:	601a      	str	r2, [r3, #0]
  while (txbuffer->next != NULL)
 800284a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800284c:	689b      	ldr	r3, [r3, #8]
 800284e:	2b00      	cmp	r3, #0
 8002850:	f47f af78 	bne.w	8002744 <ETH_Prepare_Tx_Descriptors+0xdc>
  }

  if (ItMode != ((uint32_t)RESET))
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	2b00      	cmp	r3, #0
 8002858:	d006      	beq.n	8002868 <ETH_Prepare_Tx_Descriptors+0x200>
  {
    /* Set Interrupt on completion bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 800285a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8002862:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002864:	601a      	str	r2, [r3, #0]
 8002866:	e005      	b.n	8002874 <ETH_Prepare_Tx_Descriptors+0x20c>
  }
  else
  {
    /* Clear Interrupt on completion bit */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8002868:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8002870:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002872:	601a      	str	r2, [r3, #0]
  }

  /* Mark it as LAST descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_LS);
 8002874:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800287c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800287e:	601a      	str	r2, [r3, #0]

  /* Get address of first descriptor */
  dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[firstdescidx];
 8002880:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002882:	6a3a      	ldr	r2, [r7, #32]
 8002884:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002888:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("dmb 0xF":::"memory");
 800288a:	f3bf 8f5f 	dmb	sy
}
 800288e:	bf00      	nop
  /* Ensure rest of descriptor is written to RAM before the OWN bit */
  __DMB();
  /* set OWN bit of FIRST descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 8002890:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002898:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800289a:	601a      	str	r2, [r3, #0]
  /* Save the current packet address to expose it to the application */
  dmatxdesclist->PacketAddress[descidx] = dmatxdesclist->CurrentPacketAddress;
 800289c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800289e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80028a0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80028a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80028a4:	3304      	adds	r3, #4
 80028a6:	009b      	lsls	r3, r3, #2
 80028a8:	440b      	add	r3, r1
 80028aa:	605a      	str	r2, [r3, #4]

  dmatxdesclist->CurTxDesc = descidx;
 80028ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028ae:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80028b0:	611a      	str	r2, [r3, #16]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80028b2:	f3ef 8310 	mrs	r3, PRIMASK
 80028b6:	613b      	str	r3, [r7, #16]
  return(result);
 80028b8:	693b      	ldr	r3, [r7, #16]

  /* Enter critical section */
  primask_bit = __get_PRIMASK();
 80028ba:	61fb      	str	r3, [r7, #28]
 80028bc:	2301      	movs	r3, #1
 80028be:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80028c0:	697b      	ldr	r3, [r7, #20]
 80028c2:	f383 8810 	msr	PRIMASK, r3
}
 80028c6:	bf00      	nop
  __set_PRIMASK(1);

  dmatxdesclist->BuffersInUse += bd_count + 1U;
 80028c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028ca:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80028cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80028ce:	4413      	add	r3, r2
 80028d0:	1c5a      	adds	r2, r3, #1
 80028d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028d4:	629a      	str	r2, [r3, #40]	@ 0x28
 80028d6:	69fb      	ldr	r3, [r7, #28]
 80028d8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80028da:	69bb      	ldr	r3, [r7, #24]
 80028dc:	f383 8810 	msr	PRIMASK, r3
}
 80028e0:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);

  /* Return function status */
  return HAL_ETH_ERROR_NONE;
 80028e2:	2300      	movs	r3, #0
}
 80028e4:	4618      	mov	r0, r3
 80028e6:	3744      	adds	r7, #68	@ 0x44
 80028e8:	46bd      	mov	sp, r7
 80028ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ee:	4770      	bx	lr
 80028f0:	ffffe000 	.word	0xffffe000

080028f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80028f4:	b480      	push	{r7}
 80028f6:	b089      	sub	sp, #36	@ 0x24
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
 80028fc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80028fe:	2300      	movs	r3, #0
 8002900:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8002902:	2300      	movs	r3, #0
 8002904:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8002906:	2300      	movs	r3, #0
 8002908:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800290a:	2300      	movs	r3, #0
 800290c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 800290e:	2300      	movs	r3, #0
 8002910:	61fb      	str	r3, [r7, #28]
 8002912:	e175      	b.n	8002c00 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002914:	2201      	movs	r2, #1
 8002916:	69fb      	ldr	r3, [r7, #28]
 8002918:	fa02 f303 	lsl.w	r3, r2, r3
 800291c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800291e:	683b      	ldr	r3, [r7, #0]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	697a      	ldr	r2, [r7, #20]
 8002924:	4013      	ands	r3, r2
 8002926:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8002928:	693a      	ldr	r2, [r7, #16]
 800292a:	697b      	ldr	r3, [r7, #20]
 800292c:	429a      	cmp	r2, r3
 800292e:	f040 8164 	bne.w	8002bfa <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002932:	683b      	ldr	r3, [r7, #0]
 8002934:	685b      	ldr	r3, [r3, #4]
 8002936:	f003 0303 	and.w	r3, r3, #3
 800293a:	2b01      	cmp	r3, #1
 800293c:	d005      	beq.n	800294a <HAL_GPIO_Init+0x56>
 800293e:	683b      	ldr	r3, [r7, #0]
 8002940:	685b      	ldr	r3, [r3, #4]
 8002942:	f003 0303 	and.w	r3, r3, #3
 8002946:	2b02      	cmp	r3, #2
 8002948:	d130      	bne.n	80029ac <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	689b      	ldr	r3, [r3, #8]
 800294e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002950:	69fb      	ldr	r3, [r7, #28]
 8002952:	005b      	lsls	r3, r3, #1
 8002954:	2203      	movs	r2, #3
 8002956:	fa02 f303 	lsl.w	r3, r2, r3
 800295a:	43db      	mvns	r3, r3
 800295c:	69ba      	ldr	r2, [r7, #24]
 800295e:	4013      	ands	r3, r2
 8002960:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8002962:	683b      	ldr	r3, [r7, #0]
 8002964:	68da      	ldr	r2, [r3, #12]
 8002966:	69fb      	ldr	r3, [r7, #28]
 8002968:	005b      	lsls	r3, r3, #1
 800296a:	fa02 f303 	lsl.w	r3, r2, r3
 800296e:	69ba      	ldr	r2, [r7, #24]
 8002970:	4313      	orrs	r3, r2
 8002972:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	69ba      	ldr	r2, [r7, #24]
 8002978:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	685b      	ldr	r3, [r3, #4]
 800297e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002980:	2201      	movs	r2, #1
 8002982:	69fb      	ldr	r3, [r7, #28]
 8002984:	fa02 f303 	lsl.w	r3, r2, r3
 8002988:	43db      	mvns	r3, r3
 800298a:	69ba      	ldr	r2, [r7, #24]
 800298c:	4013      	ands	r3, r2
 800298e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002990:	683b      	ldr	r3, [r7, #0]
 8002992:	685b      	ldr	r3, [r3, #4]
 8002994:	091b      	lsrs	r3, r3, #4
 8002996:	f003 0201 	and.w	r2, r3, #1
 800299a:	69fb      	ldr	r3, [r7, #28]
 800299c:	fa02 f303 	lsl.w	r3, r2, r3
 80029a0:	69ba      	ldr	r2, [r7, #24]
 80029a2:	4313      	orrs	r3, r2
 80029a4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	69ba      	ldr	r2, [r7, #24]
 80029aa:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80029ac:	683b      	ldr	r3, [r7, #0]
 80029ae:	685b      	ldr	r3, [r3, #4]
 80029b0:	f003 0303 	and.w	r3, r3, #3
 80029b4:	2b03      	cmp	r3, #3
 80029b6:	d017      	beq.n	80029e8 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	68db      	ldr	r3, [r3, #12]
 80029bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80029be:	69fb      	ldr	r3, [r7, #28]
 80029c0:	005b      	lsls	r3, r3, #1
 80029c2:	2203      	movs	r2, #3
 80029c4:	fa02 f303 	lsl.w	r3, r2, r3
 80029c8:	43db      	mvns	r3, r3
 80029ca:	69ba      	ldr	r2, [r7, #24]
 80029cc:	4013      	ands	r3, r2
 80029ce:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80029d0:	683b      	ldr	r3, [r7, #0]
 80029d2:	689a      	ldr	r2, [r3, #8]
 80029d4:	69fb      	ldr	r3, [r7, #28]
 80029d6:	005b      	lsls	r3, r3, #1
 80029d8:	fa02 f303 	lsl.w	r3, r2, r3
 80029dc:	69ba      	ldr	r2, [r7, #24]
 80029de:	4313      	orrs	r3, r2
 80029e0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	69ba      	ldr	r2, [r7, #24]
 80029e6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80029e8:	683b      	ldr	r3, [r7, #0]
 80029ea:	685b      	ldr	r3, [r3, #4]
 80029ec:	f003 0303 	and.w	r3, r3, #3
 80029f0:	2b02      	cmp	r3, #2
 80029f2:	d123      	bne.n	8002a3c <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80029f4:	69fb      	ldr	r3, [r7, #28]
 80029f6:	08da      	lsrs	r2, r3, #3
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	3208      	adds	r2, #8
 80029fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002a00:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002a02:	69fb      	ldr	r3, [r7, #28]
 8002a04:	f003 0307 	and.w	r3, r3, #7
 8002a08:	009b      	lsls	r3, r3, #2
 8002a0a:	220f      	movs	r2, #15
 8002a0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a10:	43db      	mvns	r3, r3
 8002a12:	69ba      	ldr	r2, [r7, #24]
 8002a14:	4013      	ands	r3, r2
 8002a16:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002a18:	683b      	ldr	r3, [r7, #0]
 8002a1a:	691a      	ldr	r2, [r3, #16]
 8002a1c:	69fb      	ldr	r3, [r7, #28]
 8002a1e:	f003 0307 	and.w	r3, r3, #7
 8002a22:	009b      	lsls	r3, r3, #2
 8002a24:	fa02 f303 	lsl.w	r3, r2, r3
 8002a28:	69ba      	ldr	r2, [r7, #24]
 8002a2a:	4313      	orrs	r3, r2
 8002a2c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8002a2e:	69fb      	ldr	r3, [r7, #28]
 8002a30:	08da      	lsrs	r2, r3, #3
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	3208      	adds	r2, #8
 8002a36:	69b9      	ldr	r1, [r7, #24]
 8002a38:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002a42:	69fb      	ldr	r3, [r7, #28]
 8002a44:	005b      	lsls	r3, r3, #1
 8002a46:	2203      	movs	r2, #3
 8002a48:	fa02 f303 	lsl.w	r3, r2, r3
 8002a4c:	43db      	mvns	r3, r3
 8002a4e:	69ba      	ldr	r2, [r7, #24]
 8002a50:	4013      	ands	r3, r2
 8002a52:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	685b      	ldr	r3, [r3, #4]
 8002a58:	f003 0203 	and.w	r2, r3, #3
 8002a5c:	69fb      	ldr	r3, [r7, #28]
 8002a5e:	005b      	lsls	r3, r3, #1
 8002a60:	fa02 f303 	lsl.w	r3, r2, r3
 8002a64:	69ba      	ldr	r2, [r7, #24]
 8002a66:	4313      	orrs	r3, r2
 8002a68:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	69ba      	ldr	r2, [r7, #24]
 8002a6e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002a70:	683b      	ldr	r3, [r7, #0]
 8002a72:	685b      	ldr	r3, [r3, #4]
 8002a74:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	f000 80be 	beq.w	8002bfa <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a7e:	4b66      	ldr	r3, [pc, #408]	@ (8002c18 <HAL_GPIO_Init+0x324>)
 8002a80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a82:	4a65      	ldr	r2, [pc, #404]	@ (8002c18 <HAL_GPIO_Init+0x324>)
 8002a84:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002a88:	6453      	str	r3, [r2, #68]	@ 0x44
 8002a8a:	4b63      	ldr	r3, [pc, #396]	@ (8002c18 <HAL_GPIO_Init+0x324>)
 8002a8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a8e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002a92:	60fb      	str	r3, [r7, #12]
 8002a94:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8002a96:	4a61      	ldr	r2, [pc, #388]	@ (8002c1c <HAL_GPIO_Init+0x328>)
 8002a98:	69fb      	ldr	r3, [r7, #28]
 8002a9a:	089b      	lsrs	r3, r3, #2
 8002a9c:	3302      	adds	r3, #2
 8002a9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002aa2:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002aa4:	69fb      	ldr	r3, [r7, #28]
 8002aa6:	f003 0303 	and.w	r3, r3, #3
 8002aaa:	009b      	lsls	r3, r3, #2
 8002aac:	220f      	movs	r2, #15
 8002aae:	fa02 f303 	lsl.w	r3, r2, r3
 8002ab2:	43db      	mvns	r3, r3
 8002ab4:	69ba      	ldr	r2, [r7, #24]
 8002ab6:	4013      	ands	r3, r2
 8002ab8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	4a58      	ldr	r2, [pc, #352]	@ (8002c20 <HAL_GPIO_Init+0x32c>)
 8002abe:	4293      	cmp	r3, r2
 8002ac0:	d037      	beq.n	8002b32 <HAL_GPIO_Init+0x23e>
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	4a57      	ldr	r2, [pc, #348]	@ (8002c24 <HAL_GPIO_Init+0x330>)
 8002ac6:	4293      	cmp	r3, r2
 8002ac8:	d031      	beq.n	8002b2e <HAL_GPIO_Init+0x23a>
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	4a56      	ldr	r2, [pc, #344]	@ (8002c28 <HAL_GPIO_Init+0x334>)
 8002ace:	4293      	cmp	r3, r2
 8002ad0:	d02b      	beq.n	8002b2a <HAL_GPIO_Init+0x236>
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	4a55      	ldr	r2, [pc, #340]	@ (8002c2c <HAL_GPIO_Init+0x338>)
 8002ad6:	4293      	cmp	r3, r2
 8002ad8:	d025      	beq.n	8002b26 <HAL_GPIO_Init+0x232>
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	4a54      	ldr	r2, [pc, #336]	@ (8002c30 <HAL_GPIO_Init+0x33c>)
 8002ade:	4293      	cmp	r3, r2
 8002ae0:	d01f      	beq.n	8002b22 <HAL_GPIO_Init+0x22e>
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	4a53      	ldr	r2, [pc, #332]	@ (8002c34 <HAL_GPIO_Init+0x340>)
 8002ae6:	4293      	cmp	r3, r2
 8002ae8:	d019      	beq.n	8002b1e <HAL_GPIO_Init+0x22a>
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	4a52      	ldr	r2, [pc, #328]	@ (8002c38 <HAL_GPIO_Init+0x344>)
 8002aee:	4293      	cmp	r3, r2
 8002af0:	d013      	beq.n	8002b1a <HAL_GPIO_Init+0x226>
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	4a51      	ldr	r2, [pc, #324]	@ (8002c3c <HAL_GPIO_Init+0x348>)
 8002af6:	4293      	cmp	r3, r2
 8002af8:	d00d      	beq.n	8002b16 <HAL_GPIO_Init+0x222>
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	4a50      	ldr	r2, [pc, #320]	@ (8002c40 <HAL_GPIO_Init+0x34c>)
 8002afe:	4293      	cmp	r3, r2
 8002b00:	d007      	beq.n	8002b12 <HAL_GPIO_Init+0x21e>
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	4a4f      	ldr	r2, [pc, #316]	@ (8002c44 <HAL_GPIO_Init+0x350>)
 8002b06:	4293      	cmp	r3, r2
 8002b08:	d101      	bne.n	8002b0e <HAL_GPIO_Init+0x21a>
 8002b0a:	2309      	movs	r3, #9
 8002b0c:	e012      	b.n	8002b34 <HAL_GPIO_Init+0x240>
 8002b0e:	230a      	movs	r3, #10
 8002b10:	e010      	b.n	8002b34 <HAL_GPIO_Init+0x240>
 8002b12:	2308      	movs	r3, #8
 8002b14:	e00e      	b.n	8002b34 <HAL_GPIO_Init+0x240>
 8002b16:	2307      	movs	r3, #7
 8002b18:	e00c      	b.n	8002b34 <HAL_GPIO_Init+0x240>
 8002b1a:	2306      	movs	r3, #6
 8002b1c:	e00a      	b.n	8002b34 <HAL_GPIO_Init+0x240>
 8002b1e:	2305      	movs	r3, #5
 8002b20:	e008      	b.n	8002b34 <HAL_GPIO_Init+0x240>
 8002b22:	2304      	movs	r3, #4
 8002b24:	e006      	b.n	8002b34 <HAL_GPIO_Init+0x240>
 8002b26:	2303      	movs	r3, #3
 8002b28:	e004      	b.n	8002b34 <HAL_GPIO_Init+0x240>
 8002b2a:	2302      	movs	r3, #2
 8002b2c:	e002      	b.n	8002b34 <HAL_GPIO_Init+0x240>
 8002b2e:	2301      	movs	r3, #1
 8002b30:	e000      	b.n	8002b34 <HAL_GPIO_Init+0x240>
 8002b32:	2300      	movs	r3, #0
 8002b34:	69fa      	ldr	r2, [r7, #28]
 8002b36:	f002 0203 	and.w	r2, r2, #3
 8002b3a:	0092      	lsls	r2, r2, #2
 8002b3c:	4093      	lsls	r3, r2
 8002b3e:	69ba      	ldr	r2, [r7, #24]
 8002b40:	4313      	orrs	r3, r2
 8002b42:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002b44:	4935      	ldr	r1, [pc, #212]	@ (8002c1c <HAL_GPIO_Init+0x328>)
 8002b46:	69fb      	ldr	r3, [r7, #28]
 8002b48:	089b      	lsrs	r3, r3, #2
 8002b4a:	3302      	adds	r3, #2
 8002b4c:	69ba      	ldr	r2, [r7, #24]
 8002b4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002b52:	4b3d      	ldr	r3, [pc, #244]	@ (8002c48 <HAL_GPIO_Init+0x354>)
 8002b54:	689b      	ldr	r3, [r3, #8]
 8002b56:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b58:	693b      	ldr	r3, [r7, #16]
 8002b5a:	43db      	mvns	r3, r3
 8002b5c:	69ba      	ldr	r2, [r7, #24]
 8002b5e:	4013      	ands	r3, r2
 8002b60:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002b62:	683b      	ldr	r3, [r7, #0]
 8002b64:	685b      	ldr	r3, [r3, #4]
 8002b66:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d003      	beq.n	8002b76 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002b6e:	69ba      	ldr	r2, [r7, #24]
 8002b70:	693b      	ldr	r3, [r7, #16]
 8002b72:	4313      	orrs	r3, r2
 8002b74:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002b76:	4a34      	ldr	r2, [pc, #208]	@ (8002c48 <HAL_GPIO_Init+0x354>)
 8002b78:	69bb      	ldr	r3, [r7, #24]
 8002b7a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002b7c:	4b32      	ldr	r3, [pc, #200]	@ (8002c48 <HAL_GPIO_Init+0x354>)
 8002b7e:	68db      	ldr	r3, [r3, #12]
 8002b80:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b82:	693b      	ldr	r3, [r7, #16]
 8002b84:	43db      	mvns	r3, r3
 8002b86:	69ba      	ldr	r2, [r7, #24]
 8002b88:	4013      	ands	r3, r2
 8002b8a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002b8c:	683b      	ldr	r3, [r7, #0]
 8002b8e:	685b      	ldr	r3, [r3, #4]
 8002b90:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d003      	beq.n	8002ba0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002b98:	69ba      	ldr	r2, [r7, #24]
 8002b9a:	693b      	ldr	r3, [r7, #16]
 8002b9c:	4313      	orrs	r3, r2
 8002b9e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002ba0:	4a29      	ldr	r2, [pc, #164]	@ (8002c48 <HAL_GPIO_Init+0x354>)
 8002ba2:	69bb      	ldr	r3, [r7, #24]
 8002ba4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002ba6:	4b28      	ldr	r3, [pc, #160]	@ (8002c48 <HAL_GPIO_Init+0x354>)
 8002ba8:	685b      	ldr	r3, [r3, #4]
 8002baa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002bac:	693b      	ldr	r3, [r7, #16]
 8002bae:	43db      	mvns	r3, r3
 8002bb0:	69ba      	ldr	r2, [r7, #24]
 8002bb2:	4013      	ands	r3, r2
 8002bb4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002bb6:	683b      	ldr	r3, [r7, #0]
 8002bb8:	685b      	ldr	r3, [r3, #4]
 8002bba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d003      	beq.n	8002bca <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002bc2:	69ba      	ldr	r2, [r7, #24]
 8002bc4:	693b      	ldr	r3, [r7, #16]
 8002bc6:	4313      	orrs	r3, r2
 8002bc8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002bca:	4a1f      	ldr	r2, [pc, #124]	@ (8002c48 <HAL_GPIO_Init+0x354>)
 8002bcc:	69bb      	ldr	r3, [r7, #24]
 8002bce:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002bd0:	4b1d      	ldr	r3, [pc, #116]	@ (8002c48 <HAL_GPIO_Init+0x354>)
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002bd6:	693b      	ldr	r3, [r7, #16]
 8002bd8:	43db      	mvns	r3, r3
 8002bda:	69ba      	ldr	r2, [r7, #24]
 8002bdc:	4013      	ands	r3, r2
 8002bde:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002be0:	683b      	ldr	r3, [r7, #0]
 8002be2:	685b      	ldr	r3, [r3, #4]
 8002be4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d003      	beq.n	8002bf4 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002bec:	69ba      	ldr	r2, [r7, #24]
 8002bee:	693b      	ldr	r3, [r7, #16]
 8002bf0:	4313      	orrs	r3, r2
 8002bf2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002bf4:	4a14      	ldr	r2, [pc, #80]	@ (8002c48 <HAL_GPIO_Init+0x354>)
 8002bf6:	69bb      	ldr	r3, [r7, #24]
 8002bf8:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8002bfa:	69fb      	ldr	r3, [r7, #28]
 8002bfc:	3301      	adds	r3, #1
 8002bfe:	61fb      	str	r3, [r7, #28]
 8002c00:	69fb      	ldr	r3, [r7, #28]
 8002c02:	2b0f      	cmp	r3, #15
 8002c04:	f67f ae86 	bls.w	8002914 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8002c08:	bf00      	nop
 8002c0a:	bf00      	nop
 8002c0c:	3724      	adds	r7, #36	@ 0x24
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c14:	4770      	bx	lr
 8002c16:	bf00      	nop
 8002c18:	40023800 	.word	0x40023800
 8002c1c:	40013800 	.word	0x40013800
 8002c20:	40020000 	.word	0x40020000
 8002c24:	40020400 	.word	0x40020400
 8002c28:	40020800 	.word	0x40020800
 8002c2c:	40020c00 	.word	0x40020c00
 8002c30:	40021000 	.word	0x40021000
 8002c34:	40021400 	.word	0x40021400
 8002c38:	40021800 	.word	0x40021800
 8002c3c:	40021c00 	.word	0x40021c00
 8002c40:	40022000 	.word	0x40022000
 8002c44:	40022400 	.word	0x40022400
 8002c48:	40013c00 	.word	0x40013c00

08002c4c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002c4c:	b480      	push	{r7}
 8002c4e:	b083      	sub	sp, #12
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	6078      	str	r0, [r7, #4]
 8002c54:	460b      	mov	r3, r1
 8002c56:	807b      	strh	r3, [r7, #2]
 8002c58:	4613      	mov	r3, r2
 8002c5a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002c5c:	787b      	ldrb	r3, [r7, #1]
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d003      	beq.n	8002c6a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002c62:	887a      	ldrh	r2, [r7, #2]
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8002c68:	e003      	b.n	8002c72 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8002c6a:	887b      	ldrh	r3, [r7, #2]
 8002c6c:	041a      	lsls	r2, r3, #16
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	619a      	str	r2, [r3, #24]
}
 8002c72:	bf00      	nop
 8002c74:	370c      	adds	r7, #12
 8002c76:	46bd      	mov	sp, r7
 8002c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7c:	4770      	bx	lr

08002c7e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002c7e:	b580      	push	{r7, lr}
 8002c80:	b086      	sub	sp, #24
 8002c82:	af02      	add	r7, sp, #8
 8002c84:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d101      	bne.n	8002c90 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002c8c:	2301      	movs	r3, #1
 8002c8e:	e108      	b.n	8002ea2 <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8002c9c:	b2db      	uxtb	r3, r3
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d106      	bne.n	8002cb0 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002caa:	6878      	ldr	r0, [r7, #4]
 8002cac:	f7fe f91c 	bl	8000ee8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	2203      	movs	r2, #3
 8002cb4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8002cb8:	68bb      	ldr	r3, [r7, #8]
 8002cba:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002cbe:	d102      	bne.n	8002cc6 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	4618      	mov	r0, r3
 8002ccc:	f002 fb40 	bl	8005350 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	6818      	ldr	r0, [r3, #0]
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	7c1a      	ldrb	r2, [r3, #16]
 8002cd8:	f88d 2000 	strb.w	r2, [sp]
 8002cdc:	3304      	adds	r3, #4
 8002cde:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002ce0:	f002 fadc 	bl	800529c <USB_CoreInit>
 8002ce4:	4603      	mov	r3, r0
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d005      	beq.n	8002cf6 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	2202      	movs	r2, #2
 8002cee:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002cf2:	2301      	movs	r3, #1
 8002cf4:	e0d5      	b.n	8002ea2 <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	2100      	movs	r1, #0
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	f002 fb38 	bl	8005372 <USB_SetCurrentMode>
 8002d02:	4603      	mov	r3, r0
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d005      	beq.n	8002d14 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	2202      	movs	r2, #2
 8002d0c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002d10:	2301      	movs	r3, #1
 8002d12:	e0c6      	b.n	8002ea2 <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002d14:	2300      	movs	r3, #0
 8002d16:	73fb      	strb	r3, [r7, #15]
 8002d18:	e04a      	b.n	8002db0 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002d1a:	7bfa      	ldrb	r2, [r7, #15]
 8002d1c:	6879      	ldr	r1, [r7, #4]
 8002d1e:	4613      	mov	r3, r2
 8002d20:	00db      	lsls	r3, r3, #3
 8002d22:	4413      	add	r3, r2
 8002d24:	009b      	lsls	r3, r3, #2
 8002d26:	440b      	add	r3, r1
 8002d28:	3315      	adds	r3, #21
 8002d2a:	2201      	movs	r2, #1
 8002d2c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002d2e:	7bfa      	ldrb	r2, [r7, #15]
 8002d30:	6879      	ldr	r1, [r7, #4]
 8002d32:	4613      	mov	r3, r2
 8002d34:	00db      	lsls	r3, r3, #3
 8002d36:	4413      	add	r3, r2
 8002d38:	009b      	lsls	r3, r3, #2
 8002d3a:	440b      	add	r3, r1
 8002d3c:	3314      	adds	r3, #20
 8002d3e:	7bfa      	ldrb	r2, [r7, #15]
 8002d40:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002d42:	7bfa      	ldrb	r2, [r7, #15]
 8002d44:	7bfb      	ldrb	r3, [r7, #15]
 8002d46:	b298      	uxth	r0, r3
 8002d48:	6879      	ldr	r1, [r7, #4]
 8002d4a:	4613      	mov	r3, r2
 8002d4c:	00db      	lsls	r3, r3, #3
 8002d4e:	4413      	add	r3, r2
 8002d50:	009b      	lsls	r3, r3, #2
 8002d52:	440b      	add	r3, r1
 8002d54:	332e      	adds	r3, #46	@ 0x2e
 8002d56:	4602      	mov	r2, r0
 8002d58:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002d5a:	7bfa      	ldrb	r2, [r7, #15]
 8002d5c:	6879      	ldr	r1, [r7, #4]
 8002d5e:	4613      	mov	r3, r2
 8002d60:	00db      	lsls	r3, r3, #3
 8002d62:	4413      	add	r3, r2
 8002d64:	009b      	lsls	r3, r3, #2
 8002d66:	440b      	add	r3, r1
 8002d68:	3318      	adds	r3, #24
 8002d6a:	2200      	movs	r2, #0
 8002d6c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002d6e:	7bfa      	ldrb	r2, [r7, #15]
 8002d70:	6879      	ldr	r1, [r7, #4]
 8002d72:	4613      	mov	r3, r2
 8002d74:	00db      	lsls	r3, r3, #3
 8002d76:	4413      	add	r3, r2
 8002d78:	009b      	lsls	r3, r3, #2
 8002d7a:	440b      	add	r3, r1
 8002d7c:	331c      	adds	r3, #28
 8002d7e:	2200      	movs	r2, #0
 8002d80:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002d82:	7bfa      	ldrb	r2, [r7, #15]
 8002d84:	6879      	ldr	r1, [r7, #4]
 8002d86:	4613      	mov	r3, r2
 8002d88:	00db      	lsls	r3, r3, #3
 8002d8a:	4413      	add	r3, r2
 8002d8c:	009b      	lsls	r3, r3, #2
 8002d8e:	440b      	add	r3, r1
 8002d90:	3320      	adds	r3, #32
 8002d92:	2200      	movs	r2, #0
 8002d94:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002d96:	7bfa      	ldrb	r2, [r7, #15]
 8002d98:	6879      	ldr	r1, [r7, #4]
 8002d9a:	4613      	mov	r3, r2
 8002d9c:	00db      	lsls	r3, r3, #3
 8002d9e:	4413      	add	r3, r2
 8002da0:	009b      	lsls	r3, r3, #2
 8002da2:	440b      	add	r3, r1
 8002da4:	3324      	adds	r3, #36	@ 0x24
 8002da6:	2200      	movs	r2, #0
 8002da8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002daa:	7bfb      	ldrb	r3, [r7, #15]
 8002dac:	3301      	adds	r3, #1
 8002dae:	73fb      	strb	r3, [r7, #15]
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	791b      	ldrb	r3, [r3, #4]
 8002db4:	7bfa      	ldrb	r2, [r7, #15]
 8002db6:	429a      	cmp	r2, r3
 8002db8:	d3af      	bcc.n	8002d1a <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002dba:	2300      	movs	r3, #0
 8002dbc:	73fb      	strb	r3, [r7, #15]
 8002dbe:	e044      	b.n	8002e4a <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002dc0:	7bfa      	ldrb	r2, [r7, #15]
 8002dc2:	6879      	ldr	r1, [r7, #4]
 8002dc4:	4613      	mov	r3, r2
 8002dc6:	00db      	lsls	r3, r3, #3
 8002dc8:	4413      	add	r3, r2
 8002dca:	009b      	lsls	r3, r3, #2
 8002dcc:	440b      	add	r3, r1
 8002dce:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002dd6:	7bfa      	ldrb	r2, [r7, #15]
 8002dd8:	6879      	ldr	r1, [r7, #4]
 8002dda:	4613      	mov	r3, r2
 8002ddc:	00db      	lsls	r3, r3, #3
 8002dde:	4413      	add	r3, r2
 8002de0:	009b      	lsls	r3, r3, #2
 8002de2:	440b      	add	r3, r1
 8002de4:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8002de8:	7bfa      	ldrb	r2, [r7, #15]
 8002dea:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002dec:	7bfa      	ldrb	r2, [r7, #15]
 8002dee:	6879      	ldr	r1, [r7, #4]
 8002df0:	4613      	mov	r3, r2
 8002df2:	00db      	lsls	r3, r3, #3
 8002df4:	4413      	add	r3, r2
 8002df6:	009b      	lsls	r3, r3, #2
 8002df8:	440b      	add	r3, r1
 8002dfa:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8002dfe:	2200      	movs	r2, #0
 8002e00:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002e02:	7bfa      	ldrb	r2, [r7, #15]
 8002e04:	6879      	ldr	r1, [r7, #4]
 8002e06:	4613      	mov	r3, r2
 8002e08:	00db      	lsls	r3, r3, #3
 8002e0a:	4413      	add	r3, r2
 8002e0c:	009b      	lsls	r3, r3, #2
 8002e0e:	440b      	add	r3, r1
 8002e10:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8002e14:	2200      	movs	r2, #0
 8002e16:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002e18:	7bfa      	ldrb	r2, [r7, #15]
 8002e1a:	6879      	ldr	r1, [r7, #4]
 8002e1c:	4613      	mov	r3, r2
 8002e1e:	00db      	lsls	r3, r3, #3
 8002e20:	4413      	add	r3, r2
 8002e22:	009b      	lsls	r3, r3, #2
 8002e24:	440b      	add	r3, r1
 8002e26:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002e2e:	7bfa      	ldrb	r2, [r7, #15]
 8002e30:	6879      	ldr	r1, [r7, #4]
 8002e32:	4613      	mov	r3, r2
 8002e34:	00db      	lsls	r3, r3, #3
 8002e36:	4413      	add	r3, r2
 8002e38:	009b      	lsls	r3, r3, #2
 8002e3a:	440b      	add	r3, r1
 8002e3c:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8002e40:	2200      	movs	r2, #0
 8002e42:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002e44:	7bfb      	ldrb	r3, [r7, #15]
 8002e46:	3301      	adds	r3, #1
 8002e48:	73fb      	strb	r3, [r7, #15]
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	791b      	ldrb	r3, [r3, #4]
 8002e4e:	7bfa      	ldrb	r2, [r7, #15]
 8002e50:	429a      	cmp	r2, r3
 8002e52:	d3b5      	bcc.n	8002dc0 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	6818      	ldr	r0, [r3, #0]
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	7c1a      	ldrb	r2, [r3, #16]
 8002e5c:	f88d 2000 	strb.w	r2, [sp]
 8002e60:	3304      	adds	r3, #4
 8002e62:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002e64:	f002 fad2 	bl	800540c <USB_DevInit>
 8002e68:	4603      	mov	r3, r0
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d005      	beq.n	8002e7a <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	2202      	movs	r2, #2
 8002e72:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002e76:	2301      	movs	r3, #1
 8002e78:	e013      	b.n	8002ea2 <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	2201      	movs	r2, #1
 8002e84:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	7b1b      	ldrb	r3, [r3, #12]
 8002e8c:	2b01      	cmp	r3, #1
 8002e8e:	d102      	bne.n	8002e96 <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8002e90:	6878      	ldr	r0, [r7, #4]
 8002e92:	f000 f80b 	bl	8002eac <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	f002 fc8d 	bl	80057ba <USB_DevDisconnect>

  return HAL_OK;
 8002ea0:	2300      	movs	r3, #0
}
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	3710      	adds	r7, #16
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	bd80      	pop	{r7, pc}
	...

08002eac <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8002eac:	b480      	push	{r7}
 8002eae:	b085      	sub	sp, #20
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	2201      	movs	r2, #1
 8002ebe:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	2200      	movs	r2, #0
 8002ec6:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	699b      	ldr	r3, [r3, #24]
 8002ece:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002eda:	4b05      	ldr	r3, [pc, #20]	@ (8002ef0 <HAL_PCDEx_ActivateLPM+0x44>)
 8002edc:	4313      	orrs	r3, r2
 8002ede:	68fa      	ldr	r2, [r7, #12]
 8002ee0:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8002ee2:	2300      	movs	r3, #0
}
 8002ee4:	4618      	mov	r0, r3
 8002ee6:	3714      	adds	r7, #20
 8002ee8:	46bd      	mov	sp, r7
 8002eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eee:	4770      	bx	lr
 8002ef0:	10000003 	.word	0x10000003

08002ef4 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002ef4:	b480      	push	{r7}
 8002ef6:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002ef8:	4b05      	ldr	r3, [pc, #20]	@ (8002f10 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	4a04      	ldr	r2, [pc, #16]	@ (8002f10 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002efe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f02:	6013      	str	r3, [r2, #0]
}
 8002f04:	bf00      	nop
 8002f06:	46bd      	mov	sp, r7
 8002f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0c:	4770      	bx	lr
 8002f0e:	bf00      	nop
 8002f10:	40007000 	.word	0x40007000

08002f14 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b082      	sub	sp, #8
 8002f18:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8002f1a:	2300      	movs	r3, #0
 8002f1c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8002f1e:	4b23      	ldr	r3, [pc, #140]	@ (8002fac <HAL_PWREx_EnableOverDrive+0x98>)
 8002f20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f22:	4a22      	ldr	r2, [pc, #136]	@ (8002fac <HAL_PWREx_EnableOverDrive+0x98>)
 8002f24:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002f28:	6413      	str	r3, [r2, #64]	@ 0x40
 8002f2a:	4b20      	ldr	r3, [pc, #128]	@ (8002fac <HAL_PWREx_EnableOverDrive+0x98>)
 8002f2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f2e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f32:	603b      	str	r3, [r7, #0]
 8002f34:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8002f36:	4b1e      	ldr	r3, [pc, #120]	@ (8002fb0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	4a1d      	ldr	r2, [pc, #116]	@ (8002fb0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002f3c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f40:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002f42:	f7fe fad7 	bl	80014f4 <HAL_GetTick>
 8002f46:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002f48:	e009      	b.n	8002f5e <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002f4a:	f7fe fad3 	bl	80014f4 <HAL_GetTick>
 8002f4e:	4602      	mov	r2, r0
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	1ad3      	subs	r3, r2, r3
 8002f54:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002f58:	d901      	bls.n	8002f5e <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8002f5a:	2303      	movs	r3, #3
 8002f5c:	e022      	b.n	8002fa4 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002f5e:	4b14      	ldr	r3, [pc, #80]	@ (8002fb0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002f60:	685b      	ldr	r3, [r3, #4]
 8002f62:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f66:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f6a:	d1ee      	bne.n	8002f4a <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8002f6c:	4b10      	ldr	r3, [pc, #64]	@ (8002fb0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	4a0f      	ldr	r2, [pc, #60]	@ (8002fb0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002f72:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002f76:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002f78:	f7fe fabc 	bl	80014f4 <HAL_GetTick>
 8002f7c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002f7e:	e009      	b.n	8002f94 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002f80:	f7fe fab8 	bl	80014f4 <HAL_GetTick>
 8002f84:	4602      	mov	r2, r0
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	1ad3      	subs	r3, r2, r3
 8002f8a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002f8e:	d901      	bls.n	8002f94 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8002f90:	2303      	movs	r3, #3
 8002f92:	e007      	b.n	8002fa4 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002f94:	4b06      	ldr	r3, [pc, #24]	@ (8002fb0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002f96:	685b      	ldr	r3, [r3, #4]
 8002f98:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f9c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002fa0:	d1ee      	bne.n	8002f80 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8002fa2:	2300      	movs	r3, #0
}
 8002fa4:	4618      	mov	r0, r3
 8002fa6:	3708      	adds	r7, #8
 8002fa8:	46bd      	mov	sp, r7
 8002faa:	bd80      	pop	{r7, pc}
 8002fac:	40023800 	.word	0x40023800
 8002fb0:	40007000 	.word	0x40007000

08002fb4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	b086      	sub	sp, #24
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8002fbc:	2300      	movs	r3, #0
 8002fbe:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d101      	bne.n	8002fca <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8002fc6:	2301      	movs	r3, #1
 8002fc8:	e29b      	b.n	8003502 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	f003 0301 	and.w	r3, r3, #1
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	f000 8087 	beq.w	80030e6 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002fd8:	4b96      	ldr	r3, [pc, #600]	@ (8003234 <HAL_RCC_OscConfig+0x280>)
 8002fda:	689b      	ldr	r3, [r3, #8]
 8002fdc:	f003 030c 	and.w	r3, r3, #12
 8002fe0:	2b04      	cmp	r3, #4
 8002fe2:	d00c      	beq.n	8002ffe <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002fe4:	4b93      	ldr	r3, [pc, #588]	@ (8003234 <HAL_RCC_OscConfig+0x280>)
 8002fe6:	689b      	ldr	r3, [r3, #8]
 8002fe8:	f003 030c 	and.w	r3, r3, #12
 8002fec:	2b08      	cmp	r3, #8
 8002fee:	d112      	bne.n	8003016 <HAL_RCC_OscConfig+0x62>
 8002ff0:	4b90      	ldr	r3, [pc, #576]	@ (8003234 <HAL_RCC_OscConfig+0x280>)
 8002ff2:	685b      	ldr	r3, [r3, #4]
 8002ff4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002ff8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002ffc:	d10b      	bne.n	8003016 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ffe:	4b8d      	ldr	r3, [pc, #564]	@ (8003234 <HAL_RCC_OscConfig+0x280>)
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003006:	2b00      	cmp	r3, #0
 8003008:	d06c      	beq.n	80030e4 <HAL_RCC_OscConfig+0x130>
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	685b      	ldr	r3, [r3, #4]
 800300e:	2b00      	cmp	r3, #0
 8003010:	d168      	bne.n	80030e4 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003012:	2301      	movs	r3, #1
 8003014:	e275      	b.n	8003502 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	685b      	ldr	r3, [r3, #4]
 800301a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800301e:	d106      	bne.n	800302e <HAL_RCC_OscConfig+0x7a>
 8003020:	4b84      	ldr	r3, [pc, #528]	@ (8003234 <HAL_RCC_OscConfig+0x280>)
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	4a83      	ldr	r2, [pc, #524]	@ (8003234 <HAL_RCC_OscConfig+0x280>)
 8003026:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800302a:	6013      	str	r3, [r2, #0]
 800302c:	e02e      	b.n	800308c <HAL_RCC_OscConfig+0xd8>
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	685b      	ldr	r3, [r3, #4]
 8003032:	2b00      	cmp	r3, #0
 8003034:	d10c      	bne.n	8003050 <HAL_RCC_OscConfig+0x9c>
 8003036:	4b7f      	ldr	r3, [pc, #508]	@ (8003234 <HAL_RCC_OscConfig+0x280>)
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	4a7e      	ldr	r2, [pc, #504]	@ (8003234 <HAL_RCC_OscConfig+0x280>)
 800303c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003040:	6013      	str	r3, [r2, #0]
 8003042:	4b7c      	ldr	r3, [pc, #496]	@ (8003234 <HAL_RCC_OscConfig+0x280>)
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	4a7b      	ldr	r2, [pc, #492]	@ (8003234 <HAL_RCC_OscConfig+0x280>)
 8003048:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800304c:	6013      	str	r3, [r2, #0]
 800304e:	e01d      	b.n	800308c <HAL_RCC_OscConfig+0xd8>
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	685b      	ldr	r3, [r3, #4]
 8003054:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003058:	d10c      	bne.n	8003074 <HAL_RCC_OscConfig+0xc0>
 800305a:	4b76      	ldr	r3, [pc, #472]	@ (8003234 <HAL_RCC_OscConfig+0x280>)
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	4a75      	ldr	r2, [pc, #468]	@ (8003234 <HAL_RCC_OscConfig+0x280>)
 8003060:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003064:	6013      	str	r3, [r2, #0]
 8003066:	4b73      	ldr	r3, [pc, #460]	@ (8003234 <HAL_RCC_OscConfig+0x280>)
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	4a72      	ldr	r2, [pc, #456]	@ (8003234 <HAL_RCC_OscConfig+0x280>)
 800306c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003070:	6013      	str	r3, [r2, #0]
 8003072:	e00b      	b.n	800308c <HAL_RCC_OscConfig+0xd8>
 8003074:	4b6f      	ldr	r3, [pc, #444]	@ (8003234 <HAL_RCC_OscConfig+0x280>)
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	4a6e      	ldr	r2, [pc, #440]	@ (8003234 <HAL_RCC_OscConfig+0x280>)
 800307a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800307e:	6013      	str	r3, [r2, #0]
 8003080:	4b6c      	ldr	r3, [pc, #432]	@ (8003234 <HAL_RCC_OscConfig+0x280>)
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	4a6b      	ldr	r2, [pc, #428]	@ (8003234 <HAL_RCC_OscConfig+0x280>)
 8003086:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800308a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	685b      	ldr	r3, [r3, #4]
 8003090:	2b00      	cmp	r3, #0
 8003092:	d013      	beq.n	80030bc <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003094:	f7fe fa2e 	bl	80014f4 <HAL_GetTick>
 8003098:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800309a:	e008      	b.n	80030ae <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800309c:	f7fe fa2a 	bl	80014f4 <HAL_GetTick>
 80030a0:	4602      	mov	r2, r0
 80030a2:	693b      	ldr	r3, [r7, #16]
 80030a4:	1ad3      	subs	r3, r2, r3
 80030a6:	2b64      	cmp	r3, #100	@ 0x64
 80030a8:	d901      	bls.n	80030ae <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80030aa:	2303      	movs	r3, #3
 80030ac:	e229      	b.n	8003502 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030ae:	4b61      	ldr	r3, [pc, #388]	@ (8003234 <HAL_RCC_OscConfig+0x280>)
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d0f0      	beq.n	800309c <HAL_RCC_OscConfig+0xe8>
 80030ba:	e014      	b.n	80030e6 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030bc:	f7fe fa1a 	bl	80014f4 <HAL_GetTick>
 80030c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80030c2:	e008      	b.n	80030d6 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80030c4:	f7fe fa16 	bl	80014f4 <HAL_GetTick>
 80030c8:	4602      	mov	r2, r0
 80030ca:	693b      	ldr	r3, [r7, #16]
 80030cc:	1ad3      	subs	r3, r2, r3
 80030ce:	2b64      	cmp	r3, #100	@ 0x64
 80030d0:	d901      	bls.n	80030d6 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80030d2:	2303      	movs	r3, #3
 80030d4:	e215      	b.n	8003502 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80030d6:	4b57      	ldr	r3, [pc, #348]	@ (8003234 <HAL_RCC_OscConfig+0x280>)
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d1f0      	bne.n	80030c4 <HAL_RCC_OscConfig+0x110>
 80030e2:	e000      	b.n	80030e6 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030e4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	f003 0302 	and.w	r3, r3, #2
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d069      	beq.n	80031c6 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80030f2:	4b50      	ldr	r3, [pc, #320]	@ (8003234 <HAL_RCC_OscConfig+0x280>)
 80030f4:	689b      	ldr	r3, [r3, #8]
 80030f6:	f003 030c 	and.w	r3, r3, #12
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d00b      	beq.n	8003116 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80030fe:	4b4d      	ldr	r3, [pc, #308]	@ (8003234 <HAL_RCC_OscConfig+0x280>)
 8003100:	689b      	ldr	r3, [r3, #8]
 8003102:	f003 030c 	and.w	r3, r3, #12
 8003106:	2b08      	cmp	r3, #8
 8003108:	d11c      	bne.n	8003144 <HAL_RCC_OscConfig+0x190>
 800310a:	4b4a      	ldr	r3, [pc, #296]	@ (8003234 <HAL_RCC_OscConfig+0x280>)
 800310c:	685b      	ldr	r3, [r3, #4]
 800310e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003112:	2b00      	cmp	r3, #0
 8003114:	d116      	bne.n	8003144 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003116:	4b47      	ldr	r3, [pc, #284]	@ (8003234 <HAL_RCC_OscConfig+0x280>)
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f003 0302 	and.w	r3, r3, #2
 800311e:	2b00      	cmp	r3, #0
 8003120:	d005      	beq.n	800312e <HAL_RCC_OscConfig+0x17a>
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	68db      	ldr	r3, [r3, #12]
 8003126:	2b01      	cmp	r3, #1
 8003128:	d001      	beq.n	800312e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800312a:	2301      	movs	r3, #1
 800312c:	e1e9      	b.n	8003502 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800312e:	4b41      	ldr	r3, [pc, #260]	@ (8003234 <HAL_RCC_OscConfig+0x280>)
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	691b      	ldr	r3, [r3, #16]
 800313a:	00db      	lsls	r3, r3, #3
 800313c:	493d      	ldr	r1, [pc, #244]	@ (8003234 <HAL_RCC_OscConfig+0x280>)
 800313e:	4313      	orrs	r3, r2
 8003140:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003142:	e040      	b.n	80031c6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	68db      	ldr	r3, [r3, #12]
 8003148:	2b00      	cmp	r3, #0
 800314a:	d023      	beq.n	8003194 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800314c:	4b39      	ldr	r3, [pc, #228]	@ (8003234 <HAL_RCC_OscConfig+0x280>)
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	4a38      	ldr	r2, [pc, #224]	@ (8003234 <HAL_RCC_OscConfig+0x280>)
 8003152:	f043 0301 	orr.w	r3, r3, #1
 8003156:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003158:	f7fe f9cc 	bl	80014f4 <HAL_GetTick>
 800315c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800315e:	e008      	b.n	8003172 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003160:	f7fe f9c8 	bl	80014f4 <HAL_GetTick>
 8003164:	4602      	mov	r2, r0
 8003166:	693b      	ldr	r3, [r7, #16]
 8003168:	1ad3      	subs	r3, r2, r3
 800316a:	2b02      	cmp	r3, #2
 800316c:	d901      	bls.n	8003172 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800316e:	2303      	movs	r3, #3
 8003170:	e1c7      	b.n	8003502 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003172:	4b30      	ldr	r3, [pc, #192]	@ (8003234 <HAL_RCC_OscConfig+0x280>)
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f003 0302 	and.w	r3, r3, #2
 800317a:	2b00      	cmp	r3, #0
 800317c:	d0f0      	beq.n	8003160 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800317e:	4b2d      	ldr	r3, [pc, #180]	@ (8003234 <HAL_RCC_OscConfig+0x280>)
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	691b      	ldr	r3, [r3, #16]
 800318a:	00db      	lsls	r3, r3, #3
 800318c:	4929      	ldr	r1, [pc, #164]	@ (8003234 <HAL_RCC_OscConfig+0x280>)
 800318e:	4313      	orrs	r3, r2
 8003190:	600b      	str	r3, [r1, #0]
 8003192:	e018      	b.n	80031c6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003194:	4b27      	ldr	r3, [pc, #156]	@ (8003234 <HAL_RCC_OscConfig+0x280>)
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	4a26      	ldr	r2, [pc, #152]	@ (8003234 <HAL_RCC_OscConfig+0x280>)
 800319a:	f023 0301 	bic.w	r3, r3, #1
 800319e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031a0:	f7fe f9a8 	bl	80014f4 <HAL_GetTick>
 80031a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80031a6:	e008      	b.n	80031ba <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80031a8:	f7fe f9a4 	bl	80014f4 <HAL_GetTick>
 80031ac:	4602      	mov	r2, r0
 80031ae:	693b      	ldr	r3, [r7, #16]
 80031b0:	1ad3      	subs	r3, r2, r3
 80031b2:	2b02      	cmp	r3, #2
 80031b4:	d901      	bls.n	80031ba <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80031b6:	2303      	movs	r3, #3
 80031b8:	e1a3      	b.n	8003502 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80031ba:	4b1e      	ldr	r3, [pc, #120]	@ (8003234 <HAL_RCC_OscConfig+0x280>)
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f003 0302 	and.w	r3, r3, #2
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d1f0      	bne.n	80031a8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f003 0308 	and.w	r3, r3, #8
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d038      	beq.n	8003244 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	695b      	ldr	r3, [r3, #20]
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d019      	beq.n	800320e <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80031da:	4b16      	ldr	r3, [pc, #88]	@ (8003234 <HAL_RCC_OscConfig+0x280>)
 80031dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80031de:	4a15      	ldr	r2, [pc, #84]	@ (8003234 <HAL_RCC_OscConfig+0x280>)
 80031e0:	f043 0301 	orr.w	r3, r3, #1
 80031e4:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031e6:	f7fe f985 	bl	80014f4 <HAL_GetTick>
 80031ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80031ec:	e008      	b.n	8003200 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80031ee:	f7fe f981 	bl	80014f4 <HAL_GetTick>
 80031f2:	4602      	mov	r2, r0
 80031f4:	693b      	ldr	r3, [r7, #16]
 80031f6:	1ad3      	subs	r3, r2, r3
 80031f8:	2b02      	cmp	r3, #2
 80031fa:	d901      	bls.n	8003200 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80031fc:	2303      	movs	r3, #3
 80031fe:	e180      	b.n	8003502 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003200:	4b0c      	ldr	r3, [pc, #48]	@ (8003234 <HAL_RCC_OscConfig+0x280>)
 8003202:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003204:	f003 0302 	and.w	r3, r3, #2
 8003208:	2b00      	cmp	r3, #0
 800320a:	d0f0      	beq.n	80031ee <HAL_RCC_OscConfig+0x23a>
 800320c:	e01a      	b.n	8003244 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800320e:	4b09      	ldr	r3, [pc, #36]	@ (8003234 <HAL_RCC_OscConfig+0x280>)
 8003210:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003212:	4a08      	ldr	r2, [pc, #32]	@ (8003234 <HAL_RCC_OscConfig+0x280>)
 8003214:	f023 0301 	bic.w	r3, r3, #1
 8003218:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800321a:	f7fe f96b 	bl	80014f4 <HAL_GetTick>
 800321e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003220:	e00a      	b.n	8003238 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003222:	f7fe f967 	bl	80014f4 <HAL_GetTick>
 8003226:	4602      	mov	r2, r0
 8003228:	693b      	ldr	r3, [r7, #16]
 800322a:	1ad3      	subs	r3, r2, r3
 800322c:	2b02      	cmp	r3, #2
 800322e:	d903      	bls.n	8003238 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003230:	2303      	movs	r3, #3
 8003232:	e166      	b.n	8003502 <HAL_RCC_OscConfig+0x54e>
 8003234:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003238:	4b92      	ldr	r3, [pc, #584]	@ (8003484 <HAL_RCC_OscConfig+0x4d0>)
 800323a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800323c:	f003 0302 	and.w	r3, r3, #2
 8003240:	2b00      	cmp	r3, #0
 8003242:	d1ee      	bne.n	8003222 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	f003 0304 	and.w	r3, r3, #4
 800324c:	2b00      	cmp	r3, #0
 800324e:	f000 80a4 	beq.w	800339a <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003252:	4b8c      	ldr	r3, [pc, #560]	@ (8003484 <HAL_RCC_OscConfig+0x4d0>)
 8003254:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003256:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800325a:	2b00      	cmp	r3, #0
 800325c:	d10d      	bne.n	800327a <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800325e:	4b89      	ldr	r3, [pc, #548]	@ (8003484 <HAL_RCC_OscConfig+0x4d0>)
 8003260:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003262:	4a88      	ldr	r2, [pc, #544]	@ (8003484 <HAL_RCC_OscConfig+0x4d0>)
 8003264:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003268:	6413      	str	r3, [r2, #64]	@ 0x40
 800326a:	4b86      	ldr	r3, [pc, #536]	@ (8003484 <HAL_RCC_OscConfig+0x4d0>)
 800326c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800326e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003272:	60bb      	str	r3, [r7, #8]
 8003274:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003276:	2301      	movs	r3, #1
 8003278:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800327a:	4b83      	ldr	r3, [pc, #524]	@ (8003488 <HAL_RCC_OscConfig+0x4d4>)
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003282:	2b00      	cmp	r3, #0
 8003284:	d118      	bne.n	80032b8 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8003286:	4b80      	ldr	r3, [pc, #512]	@ (8003488 <HAL_RCC_OscConfig+0x4d4>)
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	4a7f      	ldr	r2, [pc, #508]	@ (8003488 <HAL_RCC_OscConfig+0x4d4>)
 800328c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003290:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003292:	f7fe f92f 	bl	80014f4 <HAL_GetTick>
 8003296:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003298:	e008      	b.n	80032ac <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800329a:	f7fe f92b 	bl	80014f4 <HAL_GetTick>
 800329e:	4602      	mov	r2, r0
 80032a0:	693b      	ldr	r3, [r7, #16]
 80032a2:	1ad3      	subs	r3, r2, r3
 80032a4:	2b64      	cmp	r3, #100	@ 0x64
 80032a6:	d901      	bls.n	80032ac <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80032a8:	2303      	movs	r3, #3
 80032aa:	e12a      	b.n	8003502 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80032ac:	4b76      	ldr	r3, [pc, #472]	@ (8003488 <HAL_RCC_OscConfig+0x4d4>)
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d0f0      	beq.n	800329a <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	689b      	ldr	r3, [r3, #8]
 80032bc:	2b01      	cmp	r3, #1
 80032be:	d106      	bne.n	80032ce <HAL_RCC_OscConfig+0x31a>
 80032c0:	4b70      	ldr	r3, [pc, #448]	@ (8003484 <HAL_RCC_OscConfig+0x4d0>)
 80032c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032c4:	4a6f      	ldr	r2, [pc, #444]	@ (8003484 <HAL_RCC_OscConfig+0x4d0>)
 80032c6:	f043 0301 	orr.w	r3, r3, #1
 80032ca:	6713      	str	r3, [r2, #112]	@ 0x70
 80032cc:	e02d      	b.n	800332a <HAL_RCC_OscConfig+0x376>
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	689b      	ldr	r3, [r3, #8]
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d10c      	bne.n	80032f0 <HAL_RCC_OscConfig+0x33c>
 80032d6:	4b6b      	ldr	r3, [pc, #428]	@ (8003484 <HAL_RCC_OscConfig+0x4d0>)
 80032d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032da:	4a6a      	ldr	r2, [pc, #424]	@ (8003484 <HAL_RCC_OscConfig+0x4d0>)
 80032dc:	f023 0301 	bic.w	r3, r3, #1
 80032e0:	6713      	str	r3, [r2, #112]	@ 0x70
 80032e2:	4b68      	ldr	r3, [pc, #416]	@ (8003484 <HAL_RCC_OscConfig+0x4d0>)
 80032e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032e6:	4a67      	ldr	r2, [pc, #412]	@ (8003484 <HAL_RCC_OscConfig+0x4d0>)
 80032e8:	f023 0304 	bic.w	r3, r3, #4
 80032ec:	6713      	str	r3, [r2, #112]	@ 0x70
 80032ee:	e01c      	b.n	800332a <HAL_RCC_OscConfig+0x376>
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	689b      	ldr	r3, [r3, #8]
 80032f4:	2b05      	cmp	r3, #5
 80032f6:	d10c      	bne.n	8003312 <HAL_RCC_OscConfig+0x35e>
 80032f8:	4b62      	ldr	r3, [pc, #392]	@ (8003484 <HAL_RCC_OscConfig+0x4d0>)
 80032fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032fc:	4a61      	ldr	r2, [pc, #388]	@ (8003484 <HAL_RCC_OscConfig+0x4d0>)
 80032fe:	f043 0304 	orr.w	r3, r3, #4
 8003302:	6713      	str	r3, [r2, #112]	@ 0x70
 8003304:	4b5f      	ldr	r3, [pc, #380]	@ (8003484 <HAL_RCC_OscConfig+0x4d0>)
 8003306:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003308:	4a5e      	ldr	r2, [pc, #376]	@ (8003484 <HAL_RCC_OscConfig+0x4d0>)
 800330a:	f043 0301 	orr.w	r3, r3, #1
 800330e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003310:	e00b      	b.n	800332a <HAL_RCC_OscConfig+0x376>
 8003312:	4b5c      	ldr	r3, [pc, #368]	@ (8003484 <HAL_RCC_OscConfig+0x4d0>)
 8003314:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003316:	4a5b      	ldr	r2, [pc, #364]	@ (8003484 <HAL_RCC_OscConfig+0x4d0>)
 8003318:	f023 0301 	bic.w	r3, r3, #1
 800331c:	6713      	str	r3, [r2, #112]	@ 0x70
 800331e:	4b59      	ldr	r3, [pc, #356]	@ (8003484 <HAL_RCC_OscConfig+0x4d0>)
 8003320:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003322:	4a58      	ldr	r2, [pc, #352]	@ (8003484 <HAL_RCC_OscConfig+0x4d0>)
 8003324:	f023 0304 	bic.w	r3, r3, #4
 8003328:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	689b      	ldr	r3, [r3, #8]
 800332e:	2b00      	cmp	r3, #0
 8003330:	d015      	beq.n	800335e <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003332:	f7fe f8df 	bl	80014f4 <HAL_GetTick>
 8003336:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003338:	e00a      	b.n	8003350 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800333a:	f7fe f8db 	bl	80014f4 <HAL_GetTick>
 800333e:	4602      	mov	r2, r0
 8003340:	693b      	ldr	r3, [r7, #16]
 8003342:	1ad3      	subs	r3, r2, r3
 8003344:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003348:	4293      	cmp	r3, r2
 800334a:	d901      	bls.n	8003350 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 800334c:	2303      	movs	r3, #3
 800334e:	e0d8      	b.n	8003502 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003350:	4b4c      	ldr	r3, [pc, #304]	@ (8003484 <HAL_RCC_OscConfig+0x4d0>)
 8003352:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003354:	f003 0302 	and.w	r3, r3, #2
 8003358:	2b00      	cmp	r3, #0
 800335a:	d0ee      	beq.n	800333a <HAL_RCC_OscConfig+0x386>
 800335c:	e014      	b.n	8003388 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800335e:	f7fe f8c9 	bl	80014f4 <HAL_GetTick>
 8003362:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003364:	e00a      	b.n	800337c <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003366:	f7fe f8c5 	bl	80014f4 <HAL_GetTick>
 800336a:	4602      	mov	r2, r0
 800336c:	693b      	ldr	r3, [r7, #16]
 800336e:	1ad3      	subs	r3, r2, r3
 8003370:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003374:	4293      	cmp	r3, r2
 8003376:	d901      	bls.n	800337c <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8003378:	2303      	movs	r3, #3
 800337a:	e0c2      	b.n	8003502 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800337c:	4b41      	ldr	r3, [pc, #260]	@ (8003484 <HAL_RCC_OscConfig+0x4d0>)
 800337e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003380:	f003 0302 	and.w	r3, r3, #2
 8003384:	2b00      	cmp	r3, #0
 8003386:	d1ee      	bne.n	8003366 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003388:	7dfb      	ldrb	r3, [r7, #23]
 800338a:	2b01      	cmp	r3, #1
 800338c:	d105      	bne.n	800339a <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800338e:	4b3d      	ldr	r3, [pc, #244]	@ (8003484 <HAL_RCC_OscConfig+0x4d0>)
 8003390:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003392:	4a3c      	ldr	r2, [pc, #240]	@ (8003484 <HAL_RCC_OscConfig+0x4d0>)
 8003394:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003398:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	699b      	ldr	r3, [r3, #24]
 800339e:	2b00      	cmp	r3, #0
 80033a0:	f000 80ae 	beq.w	8003500 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80033a4:	4b37      	ldr	r3, [pc, #220]	@ (8003484 <HAL_RCC_OscConfig+0x4d0>)
 80033a6:	689b      	ldr	r3, [r3, #8]
 80033a8:	f003 030c 	and.w	r3, r3, #12
 80033ac:	2b08      	cmp	r3, #8
 80033ae:	d06d      	beq.n	800348c <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	699b      	ldr	r3, [r3, #24]
 80033b4:	2b02      	cmp	r3, #2
 80033b6:	d14b      	bne.n	8003450 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033b8:	4b32      	ldr	r3, [pc, #200]	@ (8003484 <HAL_RCC_OscConfig+0x4d0>)
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	4a31      	ldr	r2, [pc, #196]	@ (8003484 <HAL_RCC_OscConfig+0x4d0>)
 80033be:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80033c2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033c4:	f7fe f896 	bl	80014f4 <HAL_GetTick>
 80033c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80033ca:	e008      	b.n	80033de <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033cc:	f7fe f892 	bl	80014f4 <HAL_GetTick>
 80033d0:	4602      	mov	r2, r0
 80033d2:	693b      	ldr	r3, [r7, #16]
 80033d4:	1ad3      	subs	r3, r2, r3
 80033d6:	2b02      	cmp	r3, #2
 80033d8:	d901      	bls.n	80033de <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80033da:	2303      	movs	r3, #3
 80033dc:	e091      	b.n	8003502 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80033de:	4b29      	ldr	r3, [pc, #164]	@ (8003484 <HAL_RCC_OscConfig+0x4d0>)
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d1f0      	bne.n	80033cc <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	69da      	ldr	r2, [r3, #28]
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	6a1b      	ldr	r3, [r3, #32]
 80033f2:	431a      	orrs	r2, r3
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033f8:	019b      	lsls	r3, r3, #6
 80033fa:	431a      	orrs	r2, r3
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003400:	085b      	lsrs	r3, r3, #1
 8003402:	3b01      	subs	r3, #1
 8003404:	041b      	lsls	r3, r3, #16
 8003406:	431a      	orrs	r2, r3
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800340c:	061b      	lsls	r3, r3, #24
 800340e:	431a      	orrs	r2, r3
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003414:	071b      	lsls	r3, r3, #28
 8003416:	491b      	ldr	r1, [pc, #108]	@ (8003484 <HAL_RCC_OscConfig+0x4d0>)
 8003418:	4313      	orrs	r3, r2
 800341a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800341c:	4b19      	ldr	r3, [pc, #100]	@ (8003484 <HAL_RCC_OscConfig+0x4d0>)
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	4a18      	ldr	r2, [pc, #96]	@ (8003484 <HAL_RCC_OscConfig+0x4d0>)
 8003422:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003426:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003428:	f7fe f864 	bl	80014f4 <HAL_GetTick>
 800342c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800342e:	e008      	b.n	8003442 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003430:	f7fe f860 	bl	80014f4 <HAL_GetTick>
 8003434:	4602      	mov	r2, r0
 8003436:	693b      	ldr	r3, [r7, #16]
 8003438:	1ad3      	subs	r3, r2, r3
 800343a:	2b02      	cmp	r3, #2
 800343c:	d901      	bls.n	8003442 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 800343e:	2303      	movs	r3, #3
 8003440:	e05f      	b.n	8003502 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003442:	4b10      	ldr	r3, [pc, #64]	@ (8003484 <HAL_RCC_OscConfig+0x4d0>)
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800344a:	2b00      	cmp	r3, #0
 800344c:	d0f0      	beq.n	8003430 <HAL_RCC_OscConfig+0x47c>
 800344e:	e057      	b.n	8003500 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003450:	4b0c      	ldr	r3, [pc, #48]	@ (8003484 <HAL_RCC_OscConfig+0x4d0>)
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	4a0b      	ldr	r2, [pc, #44]	@ (8003484 <HAL_RCC_OscConfig+0x4d0>)
 8003456:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800345a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800345c:	f7fe f84a 	bl	80014f4 <HAL_GetTick>
 8003460:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003462:	e008      	b.n	8003476 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003464:	f7fe f846 	bl	80014f4 <HAL_GetTick>
 8003468:	4602      	mov	r2, r0
 800346a:	693b      	ldr	r3, [r7, #16]
 800346c:	1ad3      	subs	r3, r2, r3
 800346e:	2b02      	cmp	r3, #2
 8003470:	d901      	bls.n	8003476 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8003472:	2303      	movs	r3, #3
 8003474:	e045      	b.n	8003502 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003476:	4b03      	ldr	r3, [pc, #12]	@ (8003484 <HAL_RCC_OscConfig+0x4d0>)
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800347e:	2b00      	cmp	r3, #0
 8003480:	d1f0      	bne.n	8003464 <HAL_RCC_OscConfig+0x4b0>
 8003482:	e03d      	b.n	8003500 <HAL_RCC_OscConfig+0x54c>
 8003484:	40023800 	.word	0x40023800
 8003488:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 800348c:	4b1f      	ldr	r3, [pc, #124]	@ (800350c <HAL_RCC_OscConfig+0x558>)
 800348e:	685b      	ldr	r3, [r3, #4]
 8003490:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	699b      	ldr	r3, [r3, #24]
 8003496:	2b01      	cmp	r3, #1
 8003498:	d030      	beq.n	80034fc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80034a4:	429a      	cmp	r2, r3
 80034a6:	d129      	bne.n	80034fc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80034b2:	429a      	cmp	r2, r3
 80034b4:	d122      	bne.n	80034fc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80034b6:	68fa      	ldr	r2, [r7, #12]
 80034b8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80034bc:	4013      	ands	r3, r2
 80034be:	687a      	ldr	r2, [r7, #4]
 80034c0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80034c2:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80034c4:	4293      	cmp	r3, r2
 80034c6:	d119      	bne.n	80034fc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034d2:	085b      	lsrs	r3, r3, #1
 80034d4:	3b01      	subs	r3, #1
 80034d6:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80034d8:	429a      	cmp	r2, r3
 80034da:	d10f      	bne.n	80034fc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034e6:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80034e8:	429a      	cmp	r2, r3
 80034ea:	d107      	bne.n	80034fc <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034f6:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80034f8:	429a      	cmp	r2, r3
 80034fa:	d001      	beq.n	8003500 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 80034fc:	2301      	movs	r3, #1
 80034fe:	e000      	b.n	8003502 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8003500:	2300      	movs	r3, #0
}
 8003502:	4618      	mov	r0, r3
 8003504:	3718      	adds	r7, #24
 8003506:	46bd      	mov	sp, r7
 8003508:	bd80      	pop	{r7, pc}
 800350a:	bf00      	nop
 800350c:	40023800 	.word	0x40023800

08003510 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003510:	b580      	push	{r7, lr}
 8003512:	b084      	sub	sp, #16
 8003514:	af00      	add	r7, sp, #0
 8003516:	6078      	str	r0, [r7, #4]
 8003518:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800351a:	2300      	movs	r3, #0
 800351c:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	2b00      	cmp	r3, #0
 8003522:	d101      	bne.n	8003528 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003524:	2301      	movs	r3, #1
 8003526:	e0d0      	b.n	80036ca <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003528:	4b6a      	ldr	r3, [pc, #424]	@ (80036d4 <HAL_RCC_ClockConfig+0x1c4>)
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	f003 030f 	and.w	r3, r3, #15
 8003530:	683a      	ldr	r2, [r7, #0]
 8003532:	429a      	cmp	r2, r3
 8003534:	d910      	bls.n	8003558 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003536:	4b67      	ldr	r3, [pc, #412]	@ (80036d4 <HAL_RCC_ClockConfig+0x1c4>)
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	f023 020f 	bic.w	r2, r3, #15
 800353e:	4965      	ldr	r1, [pc, #404]	@ (80036d4 <HAL_RCC_ClockConfig+0x1c4>)
 8003540:	683b      	ldr	r3, [r7, #0]
 8003542:	4313      	orrs	r3, r2
 8003544:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003546:	4b63      	ldr	r3, [pc, #396]	@ (80036d4 <HAL_RCC_ClockConfig+0x1c4>)
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	f003 030f 	and.w	r3, r3, #15
 800354e:	683a      	ldr	r2, [r7, #0]
 8003550:	429a      	cmp	r2, r3
 8003552:	d001      	beq.n	8003558 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003554:	2301      	movs	r3, #1
 8003556:	e0b8      	b.n	80036ca <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	f003 0302 	and.w	r3, r3, #2
 8003560:	2b00      	cmp	r3, #0
 8003562:	d020      	beq.n	80035a6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	f003 0304 	and.w	r3, r3, #4
 800356c:	2b00      	cmp	r3, #0
 800356e:	d005      	beq.n	800357c <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003570:	4b59      	ldr	r3, [pc, #356]	@ (80036d8 <HAL_RCC_ClockConfig+0x1c8>)
 8003572:	689b      	ldr	r3, [r3, #8]
 8003574:	4a58      	ldr	r2, [pc, #352]	@ (80036d8 <HAL_RCC_ClockConfig+0x1c8>)
 8003576:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800357a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f003 0308 	and.w	r3, r3, #8
 8003584:	2b00      	cmp	r3, #0
 8003586:	d005      	beq.n	8003594 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003588:	4b53      	ldr	r3, [pc, #332]	@ (80036d8 <HAL_RCC_ClockConfig+0x1c8>)
 800358a:	689b      	ldr	r3, [r3, #8]
 800358c:	4a52      	ldr	r2, [pc, #328]	@ (80036d8 <HAL_RCC_ClockConfig+0x1c8>)
 800358e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003592:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003594:	4b50      	ldr	r3, [pc, #320]	@ (80036d8 <HAL_RCC_ClockConfig+0x1c8>)
 8003596:	689b      	ldr	r3, [r3, #8]
 8003598:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	689b      	ldr	r3, [r3, #8]
 80035a0:	494d      	ldr	r1, [pc, #308]	@ (80036d8 <HAL_RCC_ClockConfig+0x1c8>)
 80035a2:	4313      	orrs	r3, r2
 80035a4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f003 0301 	and.w	r3, r3, #1
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d040      	beq.n	8003634 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	685b      	ldr	r3, [r3, #4]
 80035b6:	2b01      	cmp	r3, #1
 80035b8:	d107      	bne.n	80035ca <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035ba:	4b47      	ldr	r3, [pc, #284]	@ (80036d8 <HAL_RCC_ClockConfig+0x1c8>)
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d115      	bne.n	80035f2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80035c6:	2301      	movs	r3, #1
 80035c8:	e07f      	b.n	80036ca <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	685b      	ldr	r3, [r3, #4]
 80035ce:	2b02      	cmp	r3, #2
 80035d0:	d107      	bne.n	80035e2 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80035d2:	4b41      	ldr	r3, [pc, #260]	@ (80036d8 <HAL_RCC_ClockConfig+0x1c8>)
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d109      	bne.n	80035f2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80035de:	2301      	movs	r3, #1
 80035e0:	e073      	b.n	80036ca <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035e2:	4b3d      	ldr	r3, [pc, #244]	@ (80036d8 <HAL_RCC_ClockConfig+0x1c8>)
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f003 0302 	and.w	r3, r3, #2
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d101      	bne.n	80035f2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80035ee:	2301      	movs	r3, #1
 80035f0:	e06b      	b.n	80036ca <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80035f2:	4b39      	ldr	r3, [pc, #228]	@ (80036d8 <HAL_RCC_ClockConfig+0x1c8>)
 80035f4:	689b      	ldr	r3, [r3, #8]
 80035f6:	f023 0203 	bic.w	r2, r3, #3
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	685b      	ldr	r3, [r3, #4]
 80035fe:	4936      	ldr	r1, [pc, #216]	@ (80036d8 <HAL_RCC_ClockConfig+0x1c8>)
 8003600:	4313      	orrs	r3, r2
 8003602:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003604:	f7fd ff76 	bl	80014f4 <HAL_GetTick>
 8003608:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800360a:	e00a      	b.n	8003622 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800360c:	f7fd ff72 	bl	80014f4 <HAL_GetTick>
 8003610:	4602      	mov	r2, r0
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	1ad3      	subs	r3, r2, r3
 8003616:	f241 3288 	movw	r2, #5000	@ 0x1388
 800361a:	4293      	cmp	r3, r2
 800361c:	d901      	bls.n	8003622 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800361e:	2303      	movs	r3, #3
 8003620:	e053      	b.n	80036ca <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003622:	4b2d      	ldr	r3, [pc, #180]	@ (80036d8 <HAL_RCC_ClockConfig+0x1c8>)
 8003624:	689b      	ldr	r3, [r3, #8]
 8003626:	f003 020c 	and.w	r2, r3, #12
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	685b      	ldr	r3, [r3, #4]
 800362e:	009b      	lsls	r3, r3, #2
 8003630:	429a      	cmp	r2, r3
 8003632:	d1eb      	bne.n	800360c <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003634:	4b27      	ldr	r3, [pc, #156]	@ (80036d4 <HAL_RCC_ClockConfig+0x1c4>)
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f003 030f 	and.w	r3, r3, #15
 800363c:	683a      	ldr	r2, [r7, #0]
 800363e:	429a      	cmp	r2, r3
 8003640:	d210      	bcs.n	8003664 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003642:	4b24      	ldr	r3, [pc, #144]	@ (80036d4 <HAL_RCC_ClockConfig+0x1c4>)
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f023 020f 	bic.w	r2, r3, #15
 800364a:	4922      	ldr	r1, [pc, #136]	@ (80036d4 <HAL_RCC_ClockConfig+0x1c4>)
 800364c:	683b      	ldr	r3, [r7, #0]
 800364e:	4313      	orrs	r3, r2
 8003650:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003652:	4b20      	ldr	r3, [pc, #128]	@ (80036d4 <HAL_RCC_ClockConfig+0x1c4>)
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f003 030f 	and.w	r3, r3, #15
 800365a:	683a      	ldr	r2, [r7, #0]
 800365c:	429a      	cmp	r2, r3
 800365e:	d001      	beq.n	8003664 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8003660:	2301      	movs	r3, #1
 8003662:	e032      	b.n	80036ca <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f003 0304 	and.w	r3, r3, #4
 800366c:	2b00      	cmp	r3, #0
 800366e:	d008      	beq.n	8003682 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003670:	4b19      	ldr	r3, [pc, #100]	@ (80036d8 <HAL_RCC_ClockConfig+0x1c8>)
 8003672:	689b      	ldr	r3, [r3, #8]
 8003674:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	68db      	ldr	r3, [r3, #12]
 800367c:	4916      	ldr	r1, [pc, #88]	@ (80036d8 <HAL_RCC_ClockConfig+0x1c8>)
 800367e:	4313      	orrs	r3, r2
 8003680:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f003 0308 	and.w	r3, r3, #8
 800368a:	2b00      	cmp	r3, #0
 800368c:	d009      	beq.n	80036a2 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800368e:	4b12      	ldr	r3, [pc, #72]	@ (80036d8 <HAL_RCC_ClockConfig+0x1c8>)
 8003690:	689b      	ldr	r3, [r3, #8]
 8003692:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	691b      	ldr	r3, [r3, #16]
 800369a:	00db      	lsls	r3, r3, #3
 800369c:	490e      	ldr	r1, [pc, #56]	@ (80036d8 <HAL_RCC_ClockConfig+0x1c8>)
 800369e:	4313      	orrs	r3, r2
 80036a0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80036a2:	f000 f821 	bl	80036e8 <HAL_RCC_GetSysClockFreq>
 80036a6:	4602      	mov	r2, r0
 80036a8:	4b0b      	ldr	r3, [pc, #44]	@ (80036d8 <HAL_RCC_ClockConfig+0x1c8>)
 80036aa:	689b      	ldr	r3, [r3, #8]
 80036ac:	091b      	lsrs	r3, r3, #4
 80036ae:	f003 030f 	and.w	r3, r3, #15
 80036b2:	490a      	ldr	r1, [pc, #40]	@ (80036dc <HAL_RCC_ClockConfig+0x1cc>)
 80036b4:	5ccb      	ldrb	r3, [r1, r3]
 80036b6:	fa22 f303 	lsr.w	r3, r2, r3
 80036ba:	4a09      	ldr	r2, [pc, #36]	@ (80036e0 <HAL_RCC_ClockConfig+0x1d0>)
 80036bc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80036be:	4b09      	ldr	r3, [pc, #36]	@ (80036e4 <HAL_RCC_ClockConfig+0x1d4>)
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	4618      	mov	r0, r3
 80036c4:	f7fd fed2 	bl	800146c <HAL_InitTick>

  return HAL_OK;
 80036c8:	2300      	movs	r3, #0
}
 80036ca:	4618      	mov	r0, r3
 80036cc:	3710      	adds	r7, #16
 80036ce:	46bd      	mov	sp, r7
 80036d0:	bd80      	pop	{r7, pc}
 80036d2:	bf00      	nop
 80036d4:	40023c00 	.word	0x40023c00
 80036d8:	40023800 	.word	0x40023800
 80036dc:	080134a8 	.word	0x080134a8
 80036e0:	20000000 	.word	0x20000000
 80036e4:	20000004 	.word	0x20000004

080036e8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80036e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80036ec:	b094      	sub	sp, #80	@ 0x50
 80036ee:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80036f0:	2300      	movs	r3, #0
 80036f2:	647b      	str	r3, [r7, #68]	@ 0x44
 80036f4:	2300      	movs	r3, #0
 80036f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80036f8:	2300      	movs	r3, #0
 80036fa:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 80036fc:	2300      	movs	r3, #0
 80036fe:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003700:	4b79      	ldr	r3, [pc, #484]	@ (80038e8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003702:	689b      	ldr	r3, [r3, #8]
 8003704:	f003 030c 	and.w	r3, r3, #12
 8003708:	2b08      	cmp	r3, #8
 800370a:	d00d      	beq.n	8003728 <HAL_RCC_GetSysClockFreq+0x40>
 800370c:	2b08      	cmp	r3, #8
 800370e:	f200 80e1 	bhi.w	80038d4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003712:	2b00      	cmp	r3, #0
 8003714:	d002      	beq.n	800371c <HAL_RCC_GetSysClockFreq+0x34>
 8003716:	2b04      	cmp	r3, #4
 8003718:	d003      	beq.n	8003722 <HAL_RCC_GetSysClockFreq+0x3a>
 800371a:	e0db      	b.n	80038d4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800371c:	4b73      	ldr	r3, [pc, #460]	@ (80038ec <HAL_RCC_GetSysClockFreq+0x204>)
 800371e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003720:	e0db      	b.n	80038da <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003722:	4b73      	ldr	r3, [pc, #460]	@ (80038f0 <HAL_RCC_GetSysClockFreq+0x208>)
 8003724:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003726:	e0d8      	b.n	80038da <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003728:	4b6f      	ldr	r3, [pc, #444]	@ (80038e8 <HAL_RCC_GetSysClockFreq+0x200>)
 800372a:	685b      	ldr	r3, [r3, #4]
 800372c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003730:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8003732:	4b6d      	ldr	r3, [pc, #436]	@ (80038e8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003734:	685b      	ldr	r3, [r3, #4]
 8003736:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800373a:	2b00      	cmp	r3, #0
 800373c:	d063      	beq.n	8003806 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800373e:	4b6a      	ldr	r3, [pc, #424]	@ (80038e8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003740:	685b      	ldr	r3, [r3, #4]
 8003742:	099b      	lsrs	r3, r3, #6
 8003744:	2200      	movs	r2, #0
 8003746:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003748:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800374a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800374c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003750:	633b      	str	r3, [r7, #48]	@ 0x30
 8003752:	2300      	movs	r3, #0
 8003754:	637b      	str	r3, [r7, #52]	@ 0x34
 8003756:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800375a:	4622      	mov	r2, r4
 800375c:	462b      	mov	r3, r5
 800375e:	f04f 0000 	mov.w	r0, #0
 8003762:	f04f 0100 	mov.w	r1, #0
 8003766:	0159      	lsls	r1, r3, #5
 8003768:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800376c:	0150      	lsls	r0, r2, #5
 800376e:	4602      	mov	r2, r0
 8003770:	460b      	mov	r3, r1
 8003772:	4621      	mov	r1, r4
 8003774:	1a51      	subs	r1, r2, r1
 8003776:	6139      	str	r1, [r7, #16]
 8003778:	4629      	mov	r1, r5
 800377a:	eb63 0301 	sbc.w	r3, r3, r1
 800377e:	617b      	str	r3, [r7, #20]
 8003780:	f04f 0200 	mov.w	r2, #0
 8003784:	f04f 0300 	mov.w	r3, #0
 8003788:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800378c:	4659      	mov	r1, fp
 800378e:	018b      	lsls	r3, r1, #6
 8003790:	4651      	mov	r1, sl
 8003792:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003796:	4651      	mov	r1, sl
 8003798:	018a      	lsls	r2, r1, #6
 800379a:	4651      	mov	r1, sl
 800379c:	ebb2 0801 	subs.w	r8, r2, r1
 80037a0:	4659      	mov	r1, fp
 80037a2:	eb63 0901 	sbc.w	r9, r3, r1
 80037a6:	f04f 0200 	mov.w	r2, #0
 80037aa:	f04f 0300 	mov.w	r3, #0
 80037ae:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80037b2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80037b6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80037ba:	4690      	mov	r8, r2
 80037bc:	4699      	mov	r9, r3
 80037be:	4623      	mov	r3, r4
 80037c0:	eb18 0303 	adds.w	r3, r8, r3
 80037c4:	60bb      	str	r3, [r7, #8]
 80037c6:	462b      	mov	r3, r5
 80037c8:	eb49 0303 	adc.w	r3, r9, r3
 80037cc:	60fb      	str	r3, [r7, #12]
 80037ce:	f04f 0200 	mov.w	r2, #0
 80037d2:	f04f 0300 	mov.w	r3, #0
 80037d6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80037da:	4629      	mov	r1, r5
 80037dc:	024b      	lsls	r3, r1, #9
 80037de:	4621      	mov	r1, r4
 80037e0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80037e4:	4621      	mov	r1, r4
 80037e6:	024a      	lsls	r2, r1, #9
 80037e8:	4610      	mov	r0, r2
 80037ea:	4619      	mov	r1, r3
 80037ec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80037ee:	2200      	movs	r2, #0
 80037f0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80037f2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80037f4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80037f8:	f7fc fd72 	bl	80002e0 <__aeabi_uldivmod>
 80037fc:	4602      	mov	r2, r0
 80037fe:	460b      	mov	r3, r1
 8003800:	4613      	mov	r3, r2
 8003802:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003804:	e058      	b.n	80038b8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003806:	4b38      	ldr	r3, [pc, #224]	@ (80038e8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003808:	685b      	ldr	r3, [r3, #4]
 800380a:	099b      	lsrs	r3, r3, #6
 800380c:	2200      	movs	r2, #0
 800380e:	4618      	mov	r0, r3
 8003810:	4611      	mov	r1, r2
 8003812:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003816:	623b      	str	r3, [r7, #32]
 8003818:	2300      	movs	r3, #0
 800381a:	627b      	str	r3, [r7, #36]	@ 0x24
 800381c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003820:	4642      	mov	r2, r8
 8003822:	464b      	mov	r3, r9
 8003824:	f04f 0000 	mov.w	r0, #0
 8003828:	f04f 0100 	mov.w	r1, #0
 800382c:	0159      	lsls	r1, r3, #5
 800382e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003832:	0150      	lsls	r0, r2, #5
 8003834:	4602      	mov	r2, r0
 8003836:	460b      	mov	r3, r1
 8003838:	4641      	mov	r1, r8
 800383a:	ebb2 0a01 	subs.w	sl, r2, r1
 800383e:	4649      	mov	r1, r9
 8003840:	eb63 0b01 	sbc.w	fp, r3, r1
 8003844:	f04f 0200 	mov.w	r2, #0
 8003848:	f04f 0300 	mov.w	r3, #0
 800384c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003850:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003854:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003858:	ebb2 040a 	subs.w	r4, r2, sl
 800385c:	eb63 050b 	sbc.w	r5, r3, fp
 8003860:	f04f 0200 	mov.w	r2, #0
 8003864:	f04f 0300 	mov.w	r3, #0
 8003868:	00eb      	lsls	r3, r5, #3
 800386a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800386e:	00e2      	lsls	r2, r4, #3
 8003870:	4614      	mov	r4, r2
 8003872:	461d      	mov	r5, r3
 8003874:	4643      	mov	r3, r8
 8003876:	18e3      	adds	r3, r4, r3
 8003878:	603b      	str	r3, [r7, #0]
 800387a:	464b      	mov	r3, r9
 800387c:	eb45 0303 	adc.w	r3, r5, r3
 8003880:	607b      	str	r3, [r7, #4]
 8003882:	f04f 0200 	mov.w	r2, #0
 8003886:	f04f 0300 	mov.w	r3, #0
 800388a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800388e:	4629      	mov	r1, r5
 8003890:	028b      	lsls	r3, r1, #10
 8003892:	4621      	mov	r1, r4
 8003894:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003898:	4621      	mov	r1, r4
 800389a:	028a      	lsls	r2, r1, #10
 800389c:	4610      	mov	r0, r2
 800389e:	4619      	mov	r1, r3
 80038a0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80038a2:	2200      	movs	r2, #0
 80038a4:	61bb      	str	r3, [r7, #24]
 80038a6:	61fa      	str	r2, [r7, #28]
 80038a8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80038ac:	f7fc fd18 	bl	80002e0 <__aeabi_uldivmod>
 80038b0:	4602      	mov	r2, r0
 80038b2:	460b      	mov	r3, r1
 80038b4:	4613      	mov	r3, r2
 80038b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80038b8:	4b0b      	ldr	r3, [pc, #44]	@ (80038e8 <HAL_RCC_GetSysClockFreq+0x200>)
 80038ba:	685b      	ldr	r3, [r3, #4]
 80038bc:	0c1b      	lsrs	r3, r3, #16
 80038be:	f003 0303 	and.w	r3, r3, #3
 80038c2:	3301      	adds	r3, #1
 80038c4:	005b      	lsls	r3, r3, #1
 80038c6:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80038c8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80038ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80038cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80038d0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80038d2:	e002      	b.n	80038da <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80038d4:	4b05      	ldr	r3, [pc, #20]	@ (80038ec <HAL_RCC_GetSysClockFreq+0x204>)
 80038d6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80038d8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80038da:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80038dc:	4618      	mov	r0, r3
 80038de:	3750      	adds	r7, #80	@ 0x50
 80038e0:	46bd      	mov	sp, r7
 80038e2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80038e6:	bf00      	nop
 80038e8:	40023800 	.word	0x40023800
 80038ec:	00f42400 	.word	0x00f42400
 80038f0:	007a1200 	.word	0x007a1200

080038f4 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80038f4:	b480      	push	{r7}
 80038f6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80038f8:	4b03      	ldr	r3, [pc, #12]	@ (8003908 <HAL_RCC_GetHCLKFreq+0x14>)
 80038fa:	681b      	ldr	r3, [r3, #0]
}
 80038fc:	4618      	mov	r0, r3
 80038fe:	46bd      	mov	sp, r7
 8003900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003904:	4770      	bx	lr
 8003906:	bf00      	nop
 8003908:	20000000 	.word	0x20000000

0800390c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800390c:	b580      	push	{r7, lr}
 800390e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003910:	f7ff fff0 	bl	80038f4 <HAL_RCC_GetHCLKFreq>
 8003914:	4602      	mov	r2, r0
 8003916:	4b05      	ldr	r3, [pc, #20]	@ (800392c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003918:	689b      	ldr	r3, [r3, #8]
 800391a:	0a9b      	lsrs	r3, r3, #10
 800391c:	f003 0307 	and.w	r3, r3, #7
 8003920:	4903      	ldr	r1, [pc, #12]	@ (8003930 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003922:	5ccb      	ldrb	r3, [r1, r3]
 8003924:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003928:	4618      	mov	r0, r3
 800392a:	bd80      	pop	{r7, pc}
 800392c:	40023800 	.word	0x40023800
 8003930:	080134b8 	.word	0x080134b8

08003934 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003934:	b580      	push	{r7, lr}
 8003936:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003938:	f7ff ffdc 	bl	80038f4 <HAL_RCC_GetHCLKFreq>
 800393c:	4602      	mov	r2, r0
 800393e:	4b05      	ldr	r3, [pc, #20]	@ (8003954 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003940:	689b      	ldr	r3, [r3, #8]
 8003942:	0b5b      	lsrs	r3, r3, #13
 8003944:	f003 0307 	and.w	r3, r3, #7
 8003948:	4903      	ldr	r1, [pc, #12]	@ (8003958 <HAL_RCC_GetPCLK2Freq+0x24>)
 800394a:	5ccb      	ldrb	r3, [r1, r3]
 800394c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003950:	4618      	mov	r0, r3
 8003952:	bd80      	pop	{r7, pc}
 8003954:	40023800 	.word	0x40023800
 8003958:	080134b8 	.word	0x080134b8

0800395c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800395c:	b580      	push	{r7, lr}
 800395e:	b088      	sub	sp, #32
 8003960:	af00      	add	r7, sp, #0
 8003962:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8003964:	2300      	movs	r3, #0
 8003966:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8003968:	2300      	movs	r3, #0
 800396a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 800396c:	2300      	movs	r3, #0
 800396e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8003970:	2300      	movs	r3, #0
 8003972:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8003974:	2300      	movs	r3, #0
 8003976:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f003 0301 	and.w	r3, r3, #1
 8003980:	2b00      	cmp	r3, #0
 8003982:	d012      	beq.n	80039aa <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003984:	4b69      	ldr	r3, [pc, #420]	@ (8003b2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003986:	689b      	ldr	r3, [r3, #8]
 8003988:	4a68      	ldr	r2, [pc, #416]	@ (8003b2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800398a:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800398e:	6093      	str	r3, [r2, #8]
 8003990:	4b66      	ldr	r3, [pc, #408]	@ (8003b2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003992:	689a      	ldr	r2, [r3, #8]
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003998:	4964      	ldr	r1, [pc, #400]	@ (8003b2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800399a:	4313      	orrs	r3, r2
 800399c:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d101      	bne.n	80039aa <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80039a6:	2301      	movs	r3, #1
 80039a8:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d017      	beq.n	80039e6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80039b6:	4b5d      	ldr	r3, [pc, #372]	@ (8003b2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80039b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80039bc:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039c4:	4959      	ldr	r1, [pc, #356]	@ (8003b2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80039c6:	4313      	orrs	r3, r2
 80039c8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039d0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80039d4:	d101      	bne.n	80039da <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80039d6:	2301      	movs	r3, #1
 80039d8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d101      	bne.n	80039e6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80039e2:	2301      	movs	r3, #1
 80039e4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d017      	beq.n	8003a22 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80039f2:	4b4e      	ldr	r3, [pc, #312]	@ (8003b2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80039f4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80039f8:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a00:	494a      	ldr	r1, [pc, #296]	@ (8003b2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a02:	4313      	orrs	r3, r2
 8003a04:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a0c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003a10:	d101      	bne.n	8003a16 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8003a12:	2301      	movs	r3, #1
 8003a14:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d101      	bne.n	8003a22 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8003a1e:	2301      	movs	r3, #1
 8003a20:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d001      	beq.n	8003a32 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8003a2e:	2301      	movs	r3, #1
 8003a30:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f003 0320 	and.w	r3, r3, #32
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	f000 808b 	beq.w	8003b56 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003a40:	4b3a      	ldr	r3, [pc, #232]	@ (8003b2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a44:	4a39      	ldr	r2, [pc, #228]	@ (8003b2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a46:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003a4a:	6413      	str	r3, [r2, #64]	@ 0x40
 8003a4c:	4b37      	ldr	r3, [pc, #220]	@ (8003b2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a50:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a54:	60bb      	str	r3, [r7, #8]
 8003a56:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003a58:	4b35      	ldr	r3, [pc, #212]	@ (8003b30 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	4a34      	ldr	r2, [pc, #208]	@ (8003b30 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003a5e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003a62:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003a64:	f7fd fd46 	bl	80014f4 <HAL_GetTick>
 8003a68:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003a6a:	e008      	b.n	8003a7e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a6c:	f7fd fd42 	bl	80014f4 <HAL_GetTick>
 8003a70:	4602      	mov	r2, r0
 8003a72:	697b      	ldr	r3, [r7, #20]
 8003a74:	1ad3      	subs	r3, r2, r3
 8003a76:	2b64      	cmp	r3, #100	@ 0x64
 8003a78:	d901      	bls.n	8003a7e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8003a7a:	2303      	movs	r3, #3
 8003a7c:	e38f      	b.n	800419e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003a7e:	4b2c      	ldr	r3, [pc, #176]	@ (8003b30 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d0f0      	beq.n	8003a6c <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003a8a:	4b28      	ldr	r3, [pc, #160]	@ (8003b2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a8e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003a92:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003a94:	693b      	ldr	r3, [r7, #16]
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d035      	beq.n	8003b06 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a9e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003aa2:	693a      	ldr	r2, [r7, #16]
 8003aa4:	429a      	cmp	r2, r3
 8003aa6:	d02e      	beq.n	8003b06 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003aa8:	4b20      	ldr	r3, [pc, #128]	@ (8003b2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003aaa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003aac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003ab0:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003ab2:	4b1e      	ldr	r3, [pc, #120]	@ (8003b2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003ab4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ab6:	4a1d      	ldr	r2, [pc, #116]	@ (8003b2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003ab8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003abc:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003abe:	4b1b      	ldr	r3, [pc, #108]	@ (8003b2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003ac0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ac2:	4a1a      	ldr	r2, [pc, #104]	@ (8003b2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003ac4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003ac8:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8003aca:	4a18      	ldr	r2, [pc, #96]	@ (8003b2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003acc:	693b      	ldr	r3, [r7, #16]
 8003ace:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003ad0:	4b16      	ldr	r3, [pc, #88]	@ (8003b2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003ad2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ad4:	f003 0301 	and.w	r3, r3, #1
 8003ad8:	2b01      	cmp	r3, #1
 8003ada:	d114      	bne.n	8003b06 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003adc:	f7fd fd0a 	bl	80014f4 <HAL_GetTick>
 8003ae0:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ae2:	e00a      	b.n	8003afa <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003ae4:	f7fd fd06 	bl	80014f4 <HAL_GetTick>
 8003ae8:	4602      	mov	r2, r0
 8003aea:	697b      	ldr	r3, [r7, #20]
 8003aec:	1ad3      	subs	r3, r2, r3
 8003aee:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003af2:	4293      	cmp	r3, r2
 8003af4:	d901      	bls.n	8003afa <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8003af6:	2303      	movs	r3, #3
 8003af8:	e351      	b.n	800419e <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003afa:	4b0c      	ldr	r3, [pc, #48]	@ (8003b2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003afc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003afe:	f003 0302 	and.w	r3, r3, #2
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d0ee      	beq.n	8003ae4 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b0a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003b0e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003b12:	d111      	bne.n	8003b38 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8003b14:	4b05      	ldr	r3, [pc, #20]	@ (8003b2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b16:	689b      	ldr	r3, [r3, #8]
 8003b18:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003b20:	4b04      	ldr	r3, [pc, #16]	@ (8003b34 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8003b22:	400b      	ands	r3, r1
 8003b24:	4901      	ldr	r1, [pc, #4]	@ (8003b2c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b26:	4313      	orrs	r3, r2
 8003b28:	608b      	str	r3, [r1, #8]
 8003b2a:	e00b      	b.n	8003b44 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8003b2c:	40023800 	.word	0x40023800
 8003b30:	40007000 	.word	0x40007000
 8003b34:	0ffffcff 	.word	0x0ffffcff
 8003b38:	4bac      	ldr	r3, [pc, #688]	@ (8003dec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003b3a:	689b      	ldr	r3, [r3, #8]
 8003b3c:	4aab      	ldr	r2, [pc, #684]	@ (8003dec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003b3e:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8003b42:	6093      	str	r3, [r2, #8]
 8003b44:	4ba9      	ldr	r3, [pc, #676]	@ (8003dec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003b46:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b4c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003b50:	49a6      	ldr	r1, [pc, #664]	@ (8003dec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003b52:	4313      	orrs	r3, r2
 8003b54:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f003 0310 	and.w	r3, r3, #16
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d010      	beq.n	8003b84 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003b62:	4ba2      	ldr	r3, [pc, #648]	@ (8003dec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003b64:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003b68:	4aa0      	ldr	r2, [pc, #640]	@ (8003dec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003b6a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003b6e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003b72:	4b9e      	ldr	r3, [pc, #632]	@ (8003dec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003b74:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b7c:	499b      	ldr	r1, [pc, #620]	@ (8003dec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003b7e:	4313      	orrs	r3, r2
 8003b80:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d00a      	beq.n	8003ba6 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003b90:	4b96      	ldr	r3, [pc, #600]	@ (8003dec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003b92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b96:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003b9e:	4993      	ldr	r1, [pc, #588]	@ (8003dec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003ba0:	4313      	orrs	r3, r2
 8003ba2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d00a      	beq.n	8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003bb2:	4b8e      	ldr	r3, [pc, #568]	@ (8003dec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003bb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bb8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003bc0:	498a      	ldr	r1, [pc, #552]	@ (8003dec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003bc2:	4313      	orrs	r3, r2
 8003bc4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d00a      	beq.n	8003bea <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003bd4:	4b85      	ldr	r3, [pc, #532]	@ (8003dec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003bd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bda:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003be2:	4982      	ldr	r1, [pc, #520]	@ (8003dec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003be4:	4313      	orrs	r3, r2
 8003be6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d00a      	beq.n	8003c0c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003bf6:	4b7d      	ldr	r3, [pc, #500]	@ (8003dec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003bf8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bfc:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c04:	4979      	ldr	r1, [pc, #484]	@ (8003dec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003c06:	4313      	orrs	r3, r2
 8003c08:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d00a      	beq.n	8003c2e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003c18:	4b74      	ldr	r3, [pc, #464]	@ (8003dec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003c1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c1e:	f023 0203 	bic.w	r2, r3, #3
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c26:	4971      	ldr	r1, [pc, #452]	@ (8003dec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003c28:	4313      	orrs	r3, r2
 8003c2a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d00a      	beq.n	8003c50 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003c3a:	4b6c      	ldr	r3, [pc, #432]	@ (8003dec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003c3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c40:	f023 020c 	bic.w	r2, r3, #12
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c48:	4968      	ldr	r1, [pc, #416]	@ (8003dec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003c4a:	4313      	orrs	r3, r2
 8003c4c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d00a      	beq.n	8003c72 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003c5c:	4b63      	ldr	r3, [pc, #396]	@ (8003dec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003c5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c62:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c6a:	4960      	ldr	r1, [pc, #384]	@ (8003dec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003c6c:	4313      	orrs	r3, r2
 8003c6e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d00a      	beq.n	8003c94 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003c7e:	4b5b      	ldr	r3, [pc, #364]	@ (8003dec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003c80:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c84:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c8c:	4957      	ldr	r1, [pc, #348]	@ (8003dec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003c8e:	4313      	orrs	r3, r2
 8003c90:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d00a      	beq.n	8003cb6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003ca0:	4b52      	ldr	r3, [pc, #328]	@ (8003dec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003ca2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ca6:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003cae:	494f      	ldr	r1, [pc, #316]	@ (8003dec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003cb0:	4313      	orrs	r3, r2
 8003cb2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d00a      	beq.n	8003cd8 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8003cc2:	4b4a      	ldr	r3, [pc, #296]	@ (8003dec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003cc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003cc8:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cd0:	4946      	ldr	r1, [pc, #280]	@ (8003dec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003cd2:	4313      	orrs	r3, r2
 8003cd4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d00a      	beq.n	8003cfa <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8003ce4:	4b41      	ldr	r3, [pc, #260]	@ (8003dec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003ce6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003cea:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003cf2:	493e      	ldr	r1, [pc, #248]	@ (8003dec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003cf4:	4313      	orrs	r3, r2
 8003cf6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d00a      	beq.n	8003d1c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8003d06:	4b39      	ldr	r3, [pc, #228]	@ (8003dec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003d08:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d0c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d14:	4935      	ldr	r1, [pc, #212]	@ (8003dec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003d16:	4313      	orrs	r3, r2
 8003d18:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d00a      	beq.n	8003d3e <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003d28:	4b30      	ldr	r3, [pc, #192]	@ (8003dec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003d2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d2e:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003d36:	492d      	ldr	r1, [pc, #180]	@ (8003dec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003d38:	4313      	orrs	r3, r2
 8003d3a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d011      	beq.n	8003d6e <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8003d4a:	4b28      	ldr	r3, [pc, #160]	@ (8003dec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003d4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d50:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003d58:	4924      	ldr	r1, [pc, #144]	@ (8003dec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003d5a:	4313      	orrs	r3, r2
 8003d5c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003d64:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003d68:	d101      	bne.n	8003d6e <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8003d6a:	2301      	movs	r3, #1
 8003d6c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	f003 0308 	and.w	r3, r3, #8
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d001      	beq.n	8003d7e <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8003d7a:	2301      	movs	r3, #1
 8003d7c:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d00a      	beq.n	8003da0 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003d8a:	4b18      	ldr	r3, [pc, #96]	@ (8003dec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003d8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d90:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003d98:	4914      	ldr	r1, [pc, #80]	@ (8003dec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003d9a:	4313      	orrs	r3, r2
 8003d9c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d00b      	beq.n	8003dc4 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003dac:	4b0f      	ldr	r3, [pc, #60]	@ (8003dec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003dae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003db2:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003dbc:	490b      	ldr	r1, [pc, #44]	@ (8003dec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003dbe:	4313      	orrs	r3, r2
 8003dc0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d00f      	beq.n	8003df0 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8003dd0:	4b06      	ldr	r3, [pc, #24]	@ (8003dec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003dd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003dd6:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003de0:	4902      	ldr	r1, [pc, #8]	@ (8003dec <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003de2:	4313      	orrs	r3, r2
 8003de4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003de8:	e002      	b.n	8003df0 <HAL_RCCEx_PeriphCLKConfig+0x494>
 8003dea:	bf00      	nop
 8003dec:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d00b      	beq.n	8003e14 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003dfc:	4b8a      	ldr	r3, [pc, #552]	@ (8004028 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003dfe:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003e02:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e0c:	4986      	ldr	r1, [pc, #536]	@ (8004028 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003e0e:	4313      	orrs	r3, r2
 8003e10:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d00b      	beq.n	8003e38 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8003e20:	4b81      	ldr	r3, [pc, #516]	@ (8004028 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003e22:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003e26:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003e30:	497d      	ldr	r1, [pc, #500]	@ (8004028 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003e32:	4313      	orrs	r3, r2
 8003e34:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003e38:	69fb      	ldr	r3, [r7, #28]
 8003e3a:	2b01      	cmp	r3, #1
 8003e3c:	d006      	beq.n	8003e4c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	f000 80d6 	beq.w	8003ff8 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003e4c:	4b76      	ldr	r3, [pc, #472]	@ (8004028 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	4a75      	ldr	r2, [pc, #468]	@ (8004028 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003e52:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003e56:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003e58:	f7fd fb4c 	bl	80014f4 <HAL_GetTick>
 8003e5c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003e5e:	e008      	b.n	8003e72 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003e60:	f7fd fb48 	bl	80014f4 <HAL_GetTick>
 8003e64:	4602      	mov	r2, r0
 8003e66:	697b      	ldr	r3, [r7, #20]
 8003e68:	1ad3      	subs	r3, r2, r3
 8003e6a:	2b64      	cmp	r3, #100	@ 0x64
 8003e6c:	d901      	bls.n	8003e72 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003e6e:	2303      	movs	r3, #3
 8003e70:	e195      	b.n	800419e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003e72:	4b6d      	ldr	r3, [pc, #436]	@ (8004028 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d1f0      	bne.n	8003e60 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f003 0301 	and.w	r3, r3, #1
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d021      	beq.n	8003ece <HAL_RCCEx_PeriphCLKConfig+0x572>
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d11d      	bne.n	8003ece <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003e92:	4b65      	ldr	r3, [pc, #404]	@ (8004028 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003e94:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003e98:	0c1b      	lsrs	r3, r3, #16
 8003e9a:	f003 0303 	and.w	r3, r3, #3
 8003e9e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003ea0:	4b61      	ldr	r3, [pc, #388]	@ (8004028 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003ea2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003ea6:	0e1b      	lsrs	r3, r3, #24
 8003ea8:	f003 030f 	and.w	r3, r3, #15
 8003eac:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	685b      	ldr	r3, [r3, #4]
 8003eb2:	019a      	lsls	r2, r3, #6
 8003eb4:	693b      	ldr	r3, [r7, #16]
 8003eb6:	041b      	lsls	r3, r3, #16
 8003eb8:	431a      	orrs	r2, r3
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	061b      	lsls	r3, r3, #24
 8003ebe:	431a      	orrs	r2, r3
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	689b      	ldr	r3, [r3, #8]
 8003ec4:	071b      	lsls	r3, r3, #28
 8003ec6:	4958      	ldr	r1, [pc, #352]	@ (8004028 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003ec8:	4313      	orrs	r3, r2
 8003eca:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d004      	beq.n	8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x588>
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ede:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003ee2:	d00a      	beq.n	8003efa <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d02e      	beq.n	8003f4e <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ef4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003ef8:	d129      	bne.n	8003f4e <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003efa:	4b4b      	ldr	r3, [pc, #300]	@ (8004028 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003efc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003f00:	0c1b      	lsrs	r3, r3, #16
 8003f02:	f003 0303 	and.w	r3, r3, #3
 8003f06:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003f08:	4b47      	ldr	r3, [pc, #284]	@ (8004028 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003f0a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003f0e:	0f1b      	lsrs	r3, r3, #28
 8003f10:	f003 0307 	and.w	r3, r3, #7
 8003f14:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	685b      	ldr	r3, [r3, #4]
 8003f1a:	019a      	lsls	r2, r3, #6
 8003f1c:	693b      	ldr	r3, [r7, #16]
 8003f1e:	041b      	lsls	r3, r3, #16
 8003f20:	431a      	orrs	r2, r3
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	68db      	ldr	r3, [r3, #12]
 8003f26:	061b      	lsls	r3, r3, #24
 8003f28:	431a      	orrs	r2, r3
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	071b      	lsls	r3, r3, #28
 8003f2e:	493e      	ldr	r1, [pc, #248]	@ (8004028 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003f30:	4313      	orrs	r3, r2
 8003f32:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003f36:	4b3c      	ldr	r3, [pc, #240]	@ (8004028 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003f38:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003f3c:	f023 021f 	bic.w	r2, r3, #31
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f44:	3b01      	subs	r3, #1
 8003f46:	4938      	ldr	r1, [pc, #224]	@ (8004028 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003f48:	4313      	orrs	r3, r2
 8003f4a:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d01d      	beq.n	8003f96 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003f5a:	4b33      	ldr	r3, [pc, #204]	@ (8004028 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003f5c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003f60:	0e1b      	lsrs	r3, r3, #24
 8003f62:	f003 030f 	and.w	r3, r3, #15
 8003f66:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003f68:	4b2f      	ldr	r3, [pc, #188]	@ (8004028 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003f6a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003f6e:	0f1b      	lsrs	r3, r3, #28
 8003f70:	f003 0307 	and.w	r3, r3, #7
 8003f74:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	685b      	ldr	r3, [r3, #4]
 8003f7a:	019a      	lsls	r2, r3, #6
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	691b      	ldr	r3, [r3, #16]
 8003f80:	041b      	lsls	r3, r3, #16
 8003f82:	431a      	orrs	r2, r3
 8003f84:	693b      	ldr	r3, [r7, #16]
 8003f86:	061b      	lsls	r3, r3, #24
 8003f88:	431a      	orrs	r2, r3
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	071b      	lsls	r3, r3, #28
 8003f8e:	4926      	ldr	r1, [pc, #152]	@ (8004028 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003f90:	4313      	orrs	r3, r2
 8003f92:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d011      	beq.n	8003fc6 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	685b      	ldr	r3, [r3, #4]
 8003fa6:	019a      	lsls	r2, r3, #6
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	691b      	ldr	r3, [r3, #16]
 8003fac:	041b      	lsls	r3, r3, #16
 8003fae:	431a      	orrs	r2, r3
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	68db      	ldr	r3, [r3, #12]
 8003fb4:	061b      	lsls	r3, r3, #24
 8003fb6:	431a      	orrs	r2, r3
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	689b      	ldr	r3, [r3, #8]
 8003fbc:	071b      	lsls	r3, r3, #28
 8003fbe:	491a      	ldr	r1, [pc, #104]	@ (8004028 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003fc0:	4313      	orrs	r3, r2
 8003fc2:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003fc6:	4b18      	ldr	r3, [pc, #96]	@ (8004028 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	4a17      	ldr	r2, [pc, #92]	@ (8004028 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003fcc:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003fd0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003fd2:	f7fd fa8f 	bl	80014f4 <HAL_GetTick>
 8003fd6:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003fd8:	e008      	b.n	8003fec <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003fda:	f7fd fa8b 	bl	80014f4 <HAL_GetTick>
 8003fde:	4602      	mov	r2, r0
 8003fe0:	697b      	ldr	r3, [r7, #20]
 8003fe2:	1ad3      	subs	r3, r2, r3
 8003fe4:	2b64      	cmp	r3, #100	@ 0x64
 8003fe6:	d901      	bls.n	8003fec <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003fe8:	2303      	movs	r3, #3
 8003fea:	e0d8      	b.n	800419e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003fec:	4b0e      	ldr	r3, [pc, #56]	@ (8004028 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d0f0      	beq.n	8003fda <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8003ff8:	69bb      	ldr	r3, [r7, #24]
 8003ffa:	2b01      	cmp	r3, #1
 8003ffc:	f040 80ce 	bne.w	800419c <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8004000:	4b09      	ldr	r3, [pc, #36]	@ (8004028 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	4a08      	ldr	r2, [pc, #32]	@ (8004028 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004006:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800400a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800400c:	f7fd fa72 	bl	80014f4 <HAL_GetTick>
 8004010:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004012:	e00b      	b.n	800402c <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004014:	f7fd fa6e 	bl	80014f4 <HAL_GetTick>
 8004018:	4602      	mov	r2, r0
 800401a:	697b      	ldr	r3, [r7, #20]
 800401c:	1ad3      	subs	r3, r2, r3
 800401e:	2b64      	cmp	r3, #100	@ 0x64
 8004020:	d904      	bls.n	800402c <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004022:	2303      	movs	r3, #3
 8004024:	e0bb      	b.n	800419e <HAL_RCCEx_PeriphCLKConfig+0x842>
 8004026:	bf00      	nop
 8004028:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800402c:	4b5e      	ldr	r3, [pc, #376]	@ (80041a8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004034:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004038:	d0ec      	beq.n	8004014 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004042:	2b00      	cmp	r3, #0
 8004044:	d003      	beq.n	800404e <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800404a:	2b00      	cmp	r3, #0
 800404c:	d009      	beq.n	8004062 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004056:	2b00      	cmp	r3, #0
 8004058:	d02e      	beq.n	80040b8 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800405e:	2b00      	cmp	r3, #0
 8004060:	d12a      	bne.n	80040b8 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004062:	4b51      	ldr	r3, [pc, #324]	@ (80041a8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004064:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004068:	0c1b      	lsrs	r3, r3, #16
 800406a:	f003 0303 	and.w	r3, r3, #3
 800406e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004070:	4b4d      	ldr	r3, [pc, #308]	@ (80041a8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004072:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004076:	0f1b      	lsrs	r3, r3, #28
 8004078:	f003 0307 	and.w	r3, r3, #7
 800407c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	695b      	ldr	r3, [r3, #20]
 8004082:	019a      	lsls	r2, r3, #6
 8004084:	693b      	ldr	r3, [r7, #16]
 8004086:	041b      	lsls	r3, r3, #16
 8004088:	431a      	orrs	r2, r3
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	699b      	ldr	r3, [r3, #24]
 800408e:	061b      	lsls	r3, r3, #24
 8004090:	431a      	orrs	r2, r3
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	071b      	lsls	r3, r3, #28
 8004096:	4944      	ldr	r1, [pc, #272]	@ (80041a8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004098:	4313      	orrs	r3, r2
 800409a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800409e:	4b42      	ldr	r3, [pc, #264]	@ (80041a8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80040a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80040a4:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040ac:	3b01      	subs	r3, #1
 80040ae:	021b      	lsls	r3, r3, #8
 80040b0:	493d      	ldr	r1, [pc, #244]	@ (80041a8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80040b2:	4313      	orrs	r3, r2
 80040b4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d022      	beq.n	800410a <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80040c8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80040cc:	d11d      	bne.n	800410a <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80040ce:	4b36      	ldr	r3, [pc, #216]	@ (80041a8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80040d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040d4:	0e1b      	lsrs	r3, r3, #24
 80040d6:	f003 030f 	and.w	r3, r3, #15
 80040da:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80040dc:	4b32      	ldr	r3, [pc, #200]	@ (80041a8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80040de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040e2:	0f1b      	lsrs	r3, r3, #28
 80040e4:	f003 0307 	and.w	r3, r3, #7
 80040e8:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	695b      	ldr	r3, [r3, #20]
 80040ee:	019a      	lsls	r2, r3, #6
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	6a1b      	ldr	r3, [r3, #32]
 80040f4:	041b      	lsls	r3, r3, #16
 80040f6:	431a      	orrs	r2, r3
 80040f8:	693b      	ldr	r3, [r7, #16]
 80040fa:	061b      	lsls	r3, r3, #24
 80040fc:	431a      	orrs	r2, r3
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	071b      	lsls	r3, r3, #28
 8004102:	4929      	ldr	r1, [pc, #164]	@ (80041a8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004104:	4313      	orrs	r3, r2
 8004106:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	f003 0308 	and.w	r3, r3, #8
 8004112:	2b00      	cmp	r3, #0
 8004114:	d028      	beq.n	8004168 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004116:	4b24      	ldr	r3, [pc, #144]	@ (80041a8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004118:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800411c:	0e1b      	lsrs	r3, r3, #24
 800411e:	f003 030f 	and.w	r3, r3, #15
 8004122:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004124:	4b20      	ldr	r3, [pc, #128]	@ (80041a8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004126:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800412a:	0c1b      	lsrs	r3, r3, #16
 800412c:	f003 0303 	and.w	r3, r3, #3
 8004130:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	695b      	ldr	r3, [r3, #20]
 8004136:	019a      	lsls	r2, r3, #6
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	041b      	lsls	r3, r3, #16
 800413c:	431a      	orrs	r2, r3
 800413e:	693b      	ldr	r3, [r7, #16]
 8004140:	061b      	lsls	r3, r3, #24
 8004142:	431a      	orrs	r2, r3
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	69db      	ldr	r3, [r3, #28]
 8004148:	071b      	lsls	r3, r3, #28
 800414a:	4917      	ldr	r1, [pc, #92]	@ (80041a8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800414c:	4313      	orrs	r3, r2
 800414e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8004152:	4b15      	ldr	r3, [pc, #84]	@ (80041a8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004154:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004158:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004160:	4911      	ldr	r1, [pc, #68]	@ (80041a8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004162:	4313      	orrs	r3, r2
 8004164:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004168:	4b0f      	ldr	r3, [pc, #60]	@ (80041a8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	4a0e      	ldr	r2, [pc, #56]	@ (80041a8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800416e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004172:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004174:	f7fd f9be 	bl	80014f4 <HAL_GetTick>
 8004178:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800417a:	e008      	b.n	800418e <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800417c:	f7fd f9ba 	bl	80014f4 <HAL_GetTick>
 8004180:	4602      	mov	r2, r0
 8004182:	697b      	ldr	r3, [r7, #20]
 8004184:	1ad3      	subs	r3, r2, r3
 8004186:	2b64      	cmp	r3, #100	@ 0x64
 8004188:	d901      	bls.n	800418e <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800418a:	2303      	movs	r3, #3
 800418c:	e007      	b.n	800419e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800418e:	4b06      	ldr	r3, [pc, #24]	@ (80041a8 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004196:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800419a:	d1ef      	bne.n	800417c <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 800419c:	2300      	movs	r3, #0
}
 800419e:	4618      	mov	r0, r3
 80041a0:	3720      	adds	r7, #32
 80041a2:	46bd      	mov	sp, r7
 80041a4:	bd80      	pop	{r7, pc}
 80041a6:	bf00      	nop
 80041a8:	40023800 	.word	0x40023800

080041ac <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80041ac:	b580      	push	{r7, lr}
 80041ae:	b084      	sub	sp, #16
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d101      	bne.n	80041be <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80041ba:	2301      	movs	r3, #1
 80041bc:	e09d      	b.n	80042fa <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d108      	bne.n	80041d8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	685b      	ldr	r3, [r3, #4]
 80041ca:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80041ce:	d009      	beq.n	80041e4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	2200      	movs	r2, #0
 80041d4:	61da      	str	r2, [r3, #28]
 80041d6:	e005      	b.n	80041e4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2200      	movs	r2, #0
 80041dc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	2200      	movs	r2, #0
 80041e2:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	2200      	movs	r2, #0
 80041e8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80041f0:	b2db      	uxtb	r3, r3
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d106      	bne.n	8004204 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	2200      	movs	r2, #0
 80041fa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80041fe:	6878      	ldr	r0, [r7, #4]
 8004200:	f7fc fdce 	bl	8000da0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	2202      	movs	r2, #2
 8004208:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	681a      	ldr	r2, [r3, #0]
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800421a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	68db      	ldr	r3, [r3, #12]
 8004220:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004224:	d902      	bls.n	800422c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004226:	2300      	movs	r3, #0
 8004228:	60fb      	str	r3, [r7, #12]
 800422a:	e002      	b.n	8004232 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800422c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004230:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	68db      	ldr	r3, [r3, #12]
 8004236:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800423a:	d007      	beq.n	800424c <HAL_SPI_Init+0xa0>
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	68db      	ldr	r3, [r3, #12]
 8004240:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004244:	d002      	beq.n	800424c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	2200      	movs	r2, #0
 800424a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	685b      	ldr	r3, [r3, #4]
 8004250:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	689b      	ldr	r3, [r3, #8]
 8004258:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800425c:	431a      	orrs	r2, r3
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	691b      	ldr	r3, [r3, #16]
 8004262:	f003 0302 	and.w	r3, r3, #2
 8004266:	431a      	orrs	r2, r3
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	695b      	ldr	r3, [r3, #20]
 800426c:	f003 0301 	and.w	r3, r3, #1
 8004270:	431a      	orrs	r2, r3
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	699b      	ldr	r3, [r3, #24]
 8004276:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800427a:	431a      	orrs	r2, r3
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	69db      	ldr	r3, [r3, #28]
 8004280:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004284:	431a      	orrs	r2, r3
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	6a1b      	ldr	r3, [r3, #32]
 800428a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800428e:	ea42 0103 	orr.w	r1, r2, r3
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004296:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	430a      	orrs	r2, r1
 80042a0:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	699b      	ldr	r3, [r3, #24]
 80042a6:	0c1b      	lsrs	r3, r3, #16
 80042a8:	f003 0204 	and.w	r2, r3, #4
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042b0:	f003 0310 	and.w	r3, r3, #16
 80042b4:	431a      	orrs	r2, r3
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80042ba:	f003 0308 	and.w	r3, r3, #8
 80042be:	431a      	orrs	r2, r3
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	68db      	ldr	r3, [r3, #12]
 80042c4:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80042c8:	ea42 0103 	orr.w	r1, r2, r3
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	430a      	orrs	r2, r1
 80042d8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	69da      	ldr	r2, [r3, #28]
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80042e8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	2200      	movs	r2, #0
 80042ee:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	2201      	movs	r2, #1
 80042f4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80042f8:	2300      	movs	r3, #0
}
 80042fa:	4618      	mov	r0, r3
 80042fc:	3710      	adds	r7, #16
 80042fe:	46bd      	mov	sp, r7
 8004300:	bd80      	pop	{r7, pc}

08004302 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004302:	b580      	push	{r7, lr}
 8004304:	b088      	sub	sp, #32
 8004306:	af00      	add	r7, sp, #0
 8004308:	60f8      	str	r0, [r7, #12]
 800430a:	60b9      	str	r1, [r7, #8]
 800430c:	603b      	str	r3, [r7, #0]
 800430e:	4613      	mov	r3, r2
 8004310:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004312:	f7fd f8ef 	bl	80014f4 <HAL_GetTick>
 8004316:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004318:	88fb      	ldrh	r3, [r7, #6]
 800431a:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004322:	b2db      	uxtb	r3, r3
 8004324:	2b01      	cmp	r3, #1
 8004326:	d001      	beq.n	800432c <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004328:	2302      	movs	r3, #2
 800432a:	e15c      	b.n	80045e6 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 800432c:	68bb      	ldr	r3, [r7, #8]
 800432e:	2b00      	cmp	r3, #0
 8004330:	d002      	beq.n	8004338 <HAL_SPI_Transmit+0x36>
 8004332:	88fb      	ldrh	r3, [r7, #6]
 8004334:	2b00      	cmp	r3, #0
 8004336:	d101      	bne.n	800433c <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004338:	2301      	movs	r3, #1
 800433a:	e154      	b.n	80045e6 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004342:	2b01      	cmp	r3, #1
 8004344:	d101      	bne.n	800434a <HAL_SPI_Transmit+0x48>
 8004346:	2302      	movs	r3, #2
 8004348:	e14d      	b.n	80045e6 <HAL_SPI_Transmit+0x2e4>
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	2201      	movs	r2, #1
 800434e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	2203      	movs	r2, #3
 8004356:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	2200      	movs	r2, #0
 800435e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	68ba      	ldr	r2, [r7, #8]
 8004364:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	88fa      	ldrh	r2, [r7, #6]
 800436a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	88fa      	ldrh	r2, [r7, #6]
 8004370:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	2200      	movs	r2, #0
 8004376:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	2200      	movs	r2, #0
 800437c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	2200      	movs	r2, #0
 8004384:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	2200      	movs	r2, #0
 800438c:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	2200      	movs	r2, #0
 8004392:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	689b      	ldr	r3, [r3, #8]
 8004398:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800439c:	d10f      	bne.n	80043be <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	681a      	ldr	r2, [r3, #0]
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80043ac:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	681a      	ldr	r2, [r3, #0]
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80043bc:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043c8:	2b40      	cmp	r3, #64	@ 0x40
 80043ca:	d007      	beq.n	80043dc <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	681a      	ldr	r2, [r3, #0]
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80043da:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	68db      	ldr	r3, [r3, #12]
 80043e0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80043e4:	d952      	bls.n	800448c <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	685b      	ldr	r3, [r3, #4]
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d002      	beq.n	80043f4 <HAL_SPI_Transmit+0xf2>
 80043ee:	8b7b      	ldrh	r3, [r7, #26]
 80043f0:	2b01      	cmp	r3, #1
 80043f2:	d145      	bne.n	8004480 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043f8:	881a      	ldrh	r2, [r3, #0]
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004404:	1c9a      	adds	r2, r3, #2
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800440e:	b29b      	uxth	r3, r3
 8004410:	3b01      	subs	r3, #1
 8004412:	b29a      	uxth	r2, r3
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004418:	e032      	b.n	8004480 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	689b      	ldr	r3, [r3, #8]
 8004420:	f003 0302 	and.w	r3, r3, #2
 8004424:	2b02      	cmp	r3, #2
 8004426:	d112      	bne.n	800444e <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800442c:	881a      	ldrh	r2, [r3, #0]
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004438:	1c9a      	adds	r2, r3, #2
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004442:	b29b      	uxth	r3, r3
 8004444:	3b01      	subs	r3, #1
 8004446:	b29a      	uxth	r2, r3
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800444c:	e018      	b.n	8004480 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800444e:	f7fd f851 	bl	80014f4 <HAL_GetTick>
 8004452:	4602      	mov	r2, r0
 8004454:	69fb      	ldr	r3, [r7, #28]
 8004456:	1ad3      	subs	r3, r2, r3
 8004458:	683a      	ldr	r2, [r7, #0]
 800445a:	429a      	cmp	r2, r3
 800445c:	d803      	bhi.n	8004466 <HAL_SPI_Transmit+0x164>
 800445e:	683b      	ldr	r3, [r7, #0]
 8004460:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004464:	d102      	bne.n	800446c <HAL_SPI_Transmit+0x16a>
 8004466:	683b      	ldr	r3, [r7, #0]
 8004468:	2b00      	cmp	r3, #0
 800446a:	d109      	bne.n	8004480 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	2201      	movs	r2, #1
 8004470:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	2200      	movs	r2, #0
 8004478:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800447c:	2303      	movs	r3, #3
 800447e:	e0b2      	b.n	80045e6 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004484:	b29b      	uxth	r3, r3
 8004486:	2b00      	cmp	r3, #0
 8004488:	d1c7      	bne.n	800441a <HAL_SPI_Transmit+0x118>
 800448a:	e083      	b.n	8004594 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	685b      	ldr	r3, [r3, #4]
 8004490:	2b00      	cmp	r3, #0
 8004492:	d002      	beq.n	800449a <HAL_SPI_Transmit+0x198>
 8004494:	8b7b      	ldrh	r3, [r7, #26]
 8004496:	2b01      	cmp	r3, #1
 8004498:	d177      	bne.n	800458a <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800449e:	b29b      	uxth	r3, r3
 80044a0:	2b01      	cmp	r3, #1
 80044a2:	d912      	bls.n	80044ca <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044a8:	881a      	ldrh	r2, [r3, #0]
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044b4:	1c9a      	adds	r2, r3, #2
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80044be:	b29b      	uxth	r3, r3
 80044c0:	3b02      	subs	r3, #2
 80044c2:	b29a      	uxth	r2, r3
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80044c8:	e05f      	b.n	800458a <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	330c      	adds	r3, #12
 80044d4:	7812      	ldrb	r2, [r2, #0]
 80044d6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044dc:	1c5a      	adds	r2, r3, #1
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80044e6:	b29b      	uxth	r3, r3
 80044e8:	3b01      	subs	r3, #1
 80044ea:	b29a      	uxth	r2, r3
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80044f0:	e04b      	b.n	800458a <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	689b      	ldr	r3, [r3, #8]
 80044f8:	f003 0302 	and.w	r3, r3, #2
 80044fc:	2b02      	cmp	r3, #2
 80044fe:	d12b      	bne.n	8004558 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004504:	b29b      	uxth	r3, r3
 8004506:	2b01      	cmp	r3, #1
 8004508:	d912      	bls.n	8004530 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800450e:	881a      	ldrh	r2, [r3, #0]
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800451a:	1c9a      	adds	r2, r3, #2
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004524:	b29b      	uxth	r3, r3
 8004526:	3b02      	subs	r3, #2
 8004528:	b29a      	uxth	r2, r3
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800452e:	e02c      	b.n	800458a <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	330c      	adds	r3, #12
 800453a:	7812      	ldrb	r2, [r2, #0]
 800453c:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004542:	1c5a      	adds	r2, r3, #1
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800454c:	b29b      	uxth	r3, r3
 800454e:	3b01      	subs	r3, #1
 8004550:	b29a      	uxth	r2, r3
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004556:	e018      	b.n	800458a <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004558:	f7fc ffcc 	bl	80014f4 <HAL_GetTick>
 800455c:	4602      	mov	r2, r0
 800455e:	69fb      	ldr	r3, [r7, #28]
 8004560:	1ad3      	subs	r3, r2, r3
 8004562:	683a      	ldr	r2, [r7, #0]
 8004564:	429a      	cmp	r2, r3
 8004566:	d803      	bhi.n	8004570 <HAL_SPI_Transmit+0x26e>
 8004568:	683b      	ldr	r3, [r7, #0]
 800456a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800456e:	d102      	bne.n	8004576 <HAL_SPI_Transmit+0x274>
 8004570:	683b      	ldr	r3, [r7, #0]
 8004572:	2b00      	cmp	r3, #0
 8004574:	d109      	bne.n	800458a <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	2201      	movs	r2, #1
 800457a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	2200      	movs	r2, #0
 8004582:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004586:	2303      	movs	r3, #3
 8004588:	e02d      	b.n	80045e6 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800458e:	b29b      	uxth	r3, r3
 8004590:	2b00      	cmp	r3, #0
 8004592:	d1ae      	bne.n	80044f2 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004594:	69fa      	ldr	r2, [r7, #28]
 8004596:	6839      	ldr	r1, [r7, #0]
 8004598:	68f8      	ldr	r0, [r7, #12]
 800459a:	f000 f947 	bl	800482c <SPI_EndRxTxTransaction>
 800459e:	4603      	mov	r3, r0
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d002      	beq.n	80045aa <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	2220      	movs	r2, #32
 80045a8:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	689b      	ldr	r3, [r3, #8]
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d10a      	bne.n	80045c8 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80045b2:	2300      	movs	r3, #0
 80045b4:	617b      	str	r3, [r7, #20]
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	68db      	ldr	r3, [r3, #12]
 80045bc:	617b      	str	r3, [r7, #20]
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	689b      	ldr	r3, [r3, #8]
 80045c4:	617b      	str	r3, [r7, #20]
 80045c6:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	2201      	movs	r2, #1
 80045cc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	2200      	movs	r2, #0
 80045d4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d001      	beq.n	80045e4 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 80045e0:	2301      	movs	r3, #1
 80045e2:	e000      	b.n	80045e6 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 80045e4:	2300      	movs	r3, #0
  }
}
 80045e6:	4618      	mov	r0, r3
 80045e8:	3720      	adds	r7, #32
 80045ea:	46bd      	mov	sp, r7
 80045ec:	bd80      	pop	{r7, pc}
	...

080045f0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80045f0:	b580      	push	{r7, lr}
 80045f2:	b088      	sub	sp, #32
 80045f4:	af00      	add	r7, sp, #0
 80045f6:	60f8      	str	r0, [r7, #12]
 80045f8:	60b9      	str	r1, [r7, #8]
 80045fa:	603b      	str	r3, [r7, #0]
 80045fc:	4613      	mov	r3, r2
 80045fe:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004600:	f7fc ff78 	bl	80014f4 <HAL_GetTick>
 8004604:	4602      	mov	r2, r0
 8004606:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004608:	1a9b      	subs	r3, r3, r2
 800460a:	683a      	ldr	r2, [r7, #0]
 800460c:	4413      	add	r3, r2
 800460e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004610:	f7fc ff70 	bl	80014f4 <HAL_GetTick>
 8004614:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004616:	4b39      	ldr	r3, [pc, #228]	@ (80046fc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	015b      	lsls	r3, r3, #5
 800461c:	0d1b      	lsrs	r3, r3, #20
 800461e:	69fa      	ldr	r2, [r7, #28]
 8004620:	fb02 f303 	mul.w	r3, r2, r3
 8004624:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004626:	e055      	b.n	80046d4 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004628:	683b      	ldr	r3, [r7, #0]
 800462a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800462e:	d051      	beq.n	80046d4 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004630:	f7fc ff60 	bl	80014f4 <HAL_GetTick>
 8004634:	4602      	mov	r2, r0
 8004636:	69bb      	ldr	r3, [r7, #24]
 8004638:	1ad3      	subs	r3, r2, r3
 800463a:	69fa      	ldr	r2, [r7, #28]
 800463c:	429a      	cmp	r2, r3
 800463e:	d902      	bls.n	8004646 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004640:	69fb      	ldr	r3, [r7, #28]
 8004642:	2b00      	cmp	r3, #0
 8004644:	d13d      	bne.n	80046c2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	685a      	ldr	r2, [r3, #4]
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004654:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	685b      	ldr	r3, [r3, #4]
 800465a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800465e:	d111      	bne.n	8004684 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	689b      	ldr	r3, [r3, #8]
 8004664:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004668:	d004      	beq.n	8004674 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	689b      	ldr	r3, [r3, #8]
 800466e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004672:	d107      	bne.n	8004684 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	681a      	ldr	r2, [r3, #0]
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004682:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004688:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800468c:	d10f      	bne.n	80046ae <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	681a      	ldr	r2, [r3, #0]
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800469c:	601a      	str	r2, [r3, #0]
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	681a      	ldr	r2, [r3, #0]
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80046ac:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	2201      	movs	r2, #1
 80046b2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	2200      	movs	r2, #0
 80046ba:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80046be:	2303      	movs	r3, #3
 80046c0:	e018      	b.n	80046f4 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80046c2:	697b      	ldr	r3, [r7, #20]
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d102      	bne.n	80046ce <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 80046c8:	2300      	movs	r3, #0
 80046ca:	61fb      	str	r3, [r7, #28]
 80046cc:	e002      	b.n	80046d4 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 80046ce:	697b      	ldr	r3, [r7, #20]
 80046d0:	3b01      	subs	r3, #1
 80046d2:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	689a      	ldr	r2, [r3, #8]
 80046da:	68bb      	ldr	r3, [r7, #8]
 80046dc:	4013      	ands	r3, r2
 80046de:	68ba      	ldr	r2, [r7, #8]
 80046e0:	429a      	cmp	r2, r3
 80046e2:	bf0c      	ite	eq
 80046e4:	2301      	moveq	r3, #1
 80046e6:	2300      	movne	r3, #0
 80046e8:	b2db      	uxtb	r3, r3
 80046ea:	461a      	mov	r2, r3
 80046ec:	79fb      	ldrb	r3, [r7, #7]
 80046ee:	429a      	cmp	r2, r3
 80046f0:	d19a      	bne.n	8004628 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 80046f2:	2300      	movs	r3, #0
}
 80046f4:	4618      	mov	r0, r3
 80046f6:	3720      	adds	r7, #32
 80046f8:	46bd      	mov	sp, r7
 80046fa:	bd80      	pop	{r7, pc}
 80046fc:	20000000 	.word	0x20000000

08004700 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004700:	b580      	push	{r7, lr}
 8004702:	b08a      	sub	sp, #40	@ 0x28
 8004704:	af00      	add	r7, sp, #0
 8004706:	60f8      	str	r0, [r7, #12]
 8004708:	60b9      	str	r1, [r7, #8]
 800470a:	607a      	str	r2, [r7, #4]
 800470c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800470e:	2300      	movs	r3, #0
 8004710:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004712:	f7fc feef 	bl	80014f4 <HAL_GetTick>
 8004716:	4602      	mov	r2, r0
 8004718:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800471a:	1a9b      	subs	r3, r3, r2
 800471c:	683a      	ldr	r2, [r7, #0]
 800471e:	4413      	add	r3, r2
 8004720:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8004722:	f7fc fee7 	bl	80014f4 <HAL_GetTick>
 8004726:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	330c      	adds	r3, #12
 800472e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004730:	4b3d      	ldr	r3, [pc, #244]	@ (8004828 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8004732:	681a      	ldr	r2, [r3, #0]
 8004734:	4613      	mov	r3, r2
 8004736:	009b      	lsls	r3, r3, #2
 8004738:	4413      	add	r3, r2
 800473a:	00da      	lsls	r2, r3, #3
 800473c:	1ad3      	subs	r3, r2, r3
 800473e:	0d1b      	lsrs	r3, r3, #20
 8004740:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004742:	fb02 f303 	mul.w	r3, r2, r3
 8004746:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004748:	e061      	b.n	800480e <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800474a:	68bb      	ldr	r3, [r7, #8]
 800474c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004750:	d107      	bne.n	8004762 <SPI_WaitFifoStateUntilTimeout+0x62>
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	2b00      	cmp	r3, #0
 8004756:	d104      	bne.n	8004762 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004758:	69fb      	ldr	r3, [r7, #28]
 800475a:	781b      	ldrb	r3, [r3, #0]
 800475c:	b2db      	uxtb	r3, r3
 800475e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004760:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8004762:	683b      	ldr	r3, [r7, #0]
 8004764:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004768:	d051      	beq.n	800480e <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800476a:	f7fc fec3 	bl	80014f4 <HAL_GetTick>
 800476e:	4602      	mov	r2, r0
 8004770:	6a3b      	ldr	r3, [r7, #32]
 8004772:	1ad3      	subs	r3, r2, r3
 8004774:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004776:	429a      	cmp	r2, r3
 8004778:	d902      	bls.n	8004780 <SPI_WaitFifoStateUntilTimeout+0x80>
 800477a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800477c:	2b00      	cmp	r3, #0
 800477e:	d13d      	bne.n	80047fc <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	685a      	ldr	r2, [r3, #4]
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800478e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	685b      	ldr	r3, [r3, #4]
 8004794:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004798:	d111      	bne.n	80047be <SPI_WaitFifoStateUntilTimeout+0xbe>
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	689b      	ldr	r3, [r3, #8]
 800479e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80047a2:	d004      	beq.n	80047ae <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	689b      	ldr	r3, [r3, #8]
 80047a8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80047ac:	d107      	bne.n	80047be <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	681a      	ldr	r2, [r3, #0]
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80047bc:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047c2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80047c6:	d10f      	bne.n	80047e8 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	681a      	ldr	r2, [r3, #0]
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80047d6:	601a      	str	r2, [r3, #0]
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	681a      	ldr	r2, [r3, #0]
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80047e6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	2201      	movs	r2, #1
 80047ec:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	2200      	movs	r2, #0
 80047f4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80047f8:	2303      	movs	r3, #3
 80047fa:	e011      	b.n	8004820 <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80047fc:	69bb      	ldr	r3, [r7, #24]
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d102      	bne.n	8004808 <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 8004802:	2300      	movs	r3, #0
 8004804:	627b      	str	r3, [r7, #36]	@ 0x24
 8004806:	e002      	b.n	800480e <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 8004808:	69bb      	ldr	r3, [r7, #24]
 800480a:	3b01      	subs	r3, #1
 800480c:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	689a      	ldr	r2, [r3, #8]
 8004814:	68bb      	ldr	r3, [r7, #8]
 8004816:	4013      	ands	r3, r2
 8004818:	687a      	ldr	r2, [r7, #4]
 800481a:	429a      	cmp	r2, r3
 800481c:	d195      	bne.n	800474a <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 800481e:	2300      	movs	r3, #0
}
 8004820:	4618      	mov	r0, r3
 8004822:	3728      	adds	r7, #40	@ 0x28
 8004824:	46bd      	mov	sp, r7
 8004826:	bd80      	pop	{r7, pc}
 8004828:	20000000 	.word	0x20000000

0800482c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800482c:	b580      	push	{r7, lr}
 800482e:	b088      	sub	sp, #32
 8004830:	af02      	add	r7, sp, #8
 8004832:	60f8      	str	r0, [r7, #12]
 8004834:	60b9      	str	r1, [r7, #8]
 8004836:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	9300      	str	r3, [sp, #0]
 800483c:	68bb      	ldr	r3, [r7, #8]
 800483e:	2200      	movs	r2, #0
 8004840:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8004844:	68f8      	ldr	r0, [r7, #12]
 8004846:	f7ff ff5b 	bl	8004700 <SPI_WaitFifoStateUntilTimeout>
 800484a:	4603      	mov	r3, r0
 800484c:	2b00      	cmp	r3, #0
 800484e:	d007      	beq.n	8004860 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004854:	f043 0220 	orr.w	r2, r3, #32
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800485c:	2303      	movs	r3, #3
 800485e:	e046      	b.n	80048ee <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004860:	4b25      	ldr	r3, [pc, #148]	@ (80048f8 <SPI_EndRxTxTransaction+0xcc>)
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	4a25      	ldr	r2, [pc, #148]	@ (80048fc <SPI_EndRxTxTransaction+0xd0>)
 8004866:	fba2 2303 	umull	r2, r3, r2, r3
 800486a:	0d5b      	lsrs	r3, r3, #21
 800486c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004870:	fb02 f303 	mul.w	r3, r2, r3
 8004874:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	685b      	ldr	r3, [r3, #4]
 800487a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800487e:	d112      	bne.n	80048a6 <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	9300      	str	r3, [sp, #0]
 8004884:	68bb      	ldr	r3, [r7, #8]
 8004886:	2200      	movs	r2, #0
 8004888:	2180      	movs	r1, #128	@ 0x80
 800488a:	68f8      	ldr	r0, [r7, #12]
 800488c:	f7ff feb0 	bl	80045f0 <SPI_WaitFlagStateUntilTimeout>
 8004890:	4603      	mov	r3, r0
 8004892:	2b00      	cmp	r3, #0
 8004894:	d016      	beq.n	80048c4 <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800489a:	f043 0220 	orr.w	r2, r3, #32
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 80048a2:	2303      	movs	r3, #3
 80048a4:	e023      	b.n	80048ee <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80048a6:	697b      	ldr	r3, [r7, #20]
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d00a      	beq.n	80048c2 <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 80048ac:	697b      	ldr	r3, [r7, #20]
 80048ae:	3b01      	subs	r3, #1
 80048b0:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	689b      	ldr	r3, [r3, #8]
 80048b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80048bc:	2b80      	cmp	r3, #128	@ 0x80
 80048be:	d0f2      	beq.n	80048a6 <SPI_EndRxTxTransaction+0x7a>
 80048c0:	e000      	b.n	80048c4 <SPI_EndRxTxTransaction+0x98>
        break;
 80048c2:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	9300      	str	r3, [sp, #0]
 80048c8:	68bb      	ldr	r3, [r7, #8]
 80048ca:	2200      	movs	r2, #0
 80048cc:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80048d0:	68f8      	ldr	r0, [r7, #12]
 80048d2:	f7ff ff15 	bl	8004700 <SPI_WaitFifoStateUntilTimeout>
 80048d6:	4603      	mov	r3, r0
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d007      	beq.n	80048ec <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80048e0:	f043 0220 	orr.w	r2, r3, #32
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80048e8:	2303      	movs	r3, #3
 80048ea:	e000      	b.n	80048ee <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 80048ec:	2300      	movs	r3, #0
}
 80048ee:	4618      	mov	r0, r3
 80048f0:	3718      	adds	r7, #24
 80048f2:	46bd      	mov	sp, r7
 80048f4:	bd80      	pop	{r7, pc}
 80048f6:	bf00      	nop
 80048f8:	20000000 	.word	0x20000000
 80048fc:	165e9f81 	.word	0x165e9f81

08004900 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004900:	b580      	push	{r7, lr}
 8004902:	b082      	sub	sp, #8
 8004904:	af00      	add	r7, sp, #0
 8004906:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2b00      	cmp	r3, #0
 800490c:	d101      	bne.n	8004912 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800490e:	2301      	movs	r3, #1
 8004910:	e040      	b.n	8004994 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004916:	2b00      	cmp	r3, #0
 8004918:	d106      	bne.n	8004928 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	2200      	movs	r2, #0
 800491e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004922:	6878      	ldr	r0, [r7, #4]
 8004924:	f7fc fa80 	bl	8000e28 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	2224      	movs	r2, #36	@ 0x24
 800492c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	681a      	ldr	r2, [r3, #0]
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	f022 0201 	bic.w	r2, r2, #1
 800493c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004942:	2b00      	cmp	r3, #0
 8004944:	d002      	beq.n	800494c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004946:	6878      	ldr	r0, [r7, #4]
 8004948:	f000 fa8c 	bl	8004e64 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800494c:	6878      	ldr	r0, [r7, #4]
 800494e:	f000 f825 	bl	800499c <UART_SetConfig>
 8004952:	4603      	mov	r3, r0
 8004954:	2b01      	cmp	r3, #1
 8004956:	d101      	bne.n	800495c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004958:	2301      	movs	r3, #1
 800495a:	e01b      	b.n	8004994 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	685a      	ldr	r2, [r3, #4]
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800496a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	689a      	ldr	r2, [r3, #8]
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800497a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	681a      	ldr	r2, [r3, #0]
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	f042 0201 	orr.w	r2, r2, #1
 800498a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800498c:	6878      	ldr	r0, [r7, #4]
 800498e:	f000 fb0b 	bl	8004fa8 <UART_CheckIdleState>
 8004992:	4603      	mov	r3, r0
}
 8004994:	4618      	mov	r0, r3
 8004996:	3708      	adds	r7, #8
 8004998:	46bd      	mov	sp, r7
 800499a:	bd80      	pop	{r7, pc}

0800499c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800499c:	b580      	push	{r7, lr}
 800499e:	b088      	sub	sp, #32
 80049a0:	af00      	add	r7, sp, #0
 80049a2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80049a4:	2300      	movs	r3, #0
 80049a6:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	689a      	ldr	r2, [r3, #8]
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	691b      	ldr	r3, [r3, #16]
 80049b0:	431a      	orrs	r2, r3
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	695b      	ldr	r3, [r3, #20]
 80049b6:	431a      	orrs	r2, r3
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	69db      	ldr	r3, [r3, #28]
 80049bc:	4313      	orrs	r3, r2
 80049be:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	681a      	ldr	r2, [r3, #0]
 80049c6:	4ba6      	ldr	r3, [pc, #664]	@ (8004c60 <UART_SetConfig+0x2c4>)
 80049c8:	4013      	ands	r3, r2
 80049ca:	687a      	ldr	r2, [r7, #4]
 80049cc:	6812      	ldr	r2, [r2, #0]
 80049ce:	6979      	ldr	r1, [r7, #20]
 80049d0:	430b      	orrs	r3, r1
 80049d2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	685b      	ldr	r3, [r3, #4]
 80049da:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	68da      	ldr	r2, [r3, #12]
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	430a      	orrs	r2, r1
 80049e8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	699b      	ldr	r3, [r3, #24]
 80049ee:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	6a1b      	ldr	r3, [r3, #32]
 80049f4:	697a      	ldr	r2, [r7, #20]
 80049f6:	4313      	orrs	r3, r2
 80049f8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	689b      	ldr	r3, [r3, #8]
 8004a00:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	697a      	ldr	r2, [r7, #20]
 8004a0a:	430a      	orrs	r2, r1
 8004a0c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	4a94      	ldr	r2, [pc, #592]	@ (8004c64 <UART_SetConfig+0x2c8>)
 8004a14:	4293      	cmp	r3, r2
 8004a16:	d120      	bne.n	8004a5a <UART_SetConfig+0xbe>
 8004a18:	4b93      	ldr	r3, [pc, #588]	@ (8004c68 <UART_SetConfig+0x2cc>)
 8004a1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a1e:	f003 0303 	and.w	r3, r3, #3
 8004a22:	2b03      	cmp	r3, #3
 8004a24:	d816      	bhi.n	8004a54 <UART_SetConfig+0xb8>
 8004a26:	a201      	add	r2, pc, #4	@ (adr r2, 8004a2c <UART_SetConfig+0x90>)
 8004a28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a2c:	08004a3d 	.word	0x08004a3d
 8004a30:	08004a49 	.word	0x08004a49
 8004a34:	08004a43 	.word	0x08004a43
 8004a38:	08004a4f 	.word	0x08004a4f
 8004a3c:	2301      	movs	r3, #1
 8004a3e:	77fb      	strb	r3, [r7, #31]
 8004a40:	e150      	b.n	8004ce4 <UART_SetConfig+0x348>
 8004a42:	2302      	movs	r3, #2
 8004a44:	77fb      	strb	r3, [r7, #31]
 8004a46:	e14d      	b.n	8004ce4 <UART_SetConfig+0x348>
 8004a48:	2304      	movs	r3, #4
 8004a4a:	77fb      	strb	r3, [r7, #31]
 8004a4c:	e14a      	b.n	8004ce4 <UART_SetConfig+0x348>
 8004a4e:	2308      	movs	r3, #8
 8004a50:	77fb      	strb	r3, [r7, #31]
 8004a52:	e147      	b.n	8004ce4 <UART_SetConfig+0x348>
 8004a54:	2310      	movs	r3, #16
 8004a56:	77fb      	strb	r3, [r7, #31]
 8004a58:	e144      	b.n	8004ce4 <UART_SetConfig+0x348>
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	4a83      	ldr	r2, [pc, #524]	@ (8004c6c <UART_SetConfig+0x2d0>)
 8004a60:	4293      	cmp	r3, r2
 8004a62:	d132      	bne.n	8004aca <UART_SetConfig+0x12e>
 8004a64:	4b80      	ldr	r3, [pc, #512]	@ (8004c68 <UART_SetConfig+0x2cc>)
 8004a66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a6a:	f003 030c 	and.w	r3, r3, #12
 8004a6e:	2b0c      	cmp	r3, #12
 8004a70:	d828      	bhi.n	8004ac4 <UART_SetConfig+0x128>
 8004a72:	a201      	add	r2, pc, #4	@ (adr r2, 8004a78 <UART_SetConfig+0xdc>)
 8004a74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a78:	08004aad 	.word	0x08004aad
 8004a7c:	08004ac5 	.word	0x08004ac5
 8004a80:	08004ac5 	.word	0x08004ac5
 8004a84:	08004ac5 	.word	0x08004ac5
 8004a88:	08004ab9 	.word	0x08004ab9
 8004a8c:	08004ac5 	.word	0x08004ac5
 8004a90:	08004ac5 	.word	0x08004ac5
 8004a94:	08004ac5 	.word	0x08004ac5
 8004a98:	08004ab3 	.word	0x08004ab3
 8004a9c:	08004ac5 	.word	0x08004ac5
 8004aa0:	08004ac5 	.word	0x08004ac5
 8004aa4:	08004ac5 	.word	0x08004ac5
 8004aa8:	08004abf 	.word	0x08004abf
 8004aac:	2300      	movs	r3, #0
 8004aae:	77fb      	strb	r3, [r7, #31]
 8004ab0:	e118      	b.n	8004ce4 <UART_SetConfig+0x348>
 8004ab2:	2302      	movs	r3, #2
 8004ab4:	77fb      	strb	r3, [r7, #31]
 8004ab6:	e115      	b.n	8004ce4 <UART_SetConfig+0x348>
 8004ab8:	2304      	movs	r3, #4
 8004aba:	77fb      	strb	r3, [r7, #31]
 8004abc:	e112      	b.n	8004ce4 <UART_SetConfig+0x348>
 8004abe:	2308      	movs	r3, #8
 8004ac0:	77fb      	strb	r3, [r7, #31]
 8004ac2:	e10f      	b.n	8004ce4 <UART_SetConfig+0x348>
 8004ac4:	2310      	movs	r3, #16
 8004ac6:	77fb      	strb	r3, [r7, #31]
 8004ac8:	e10c      	b.n	8004ce4 <UART_SetConfig+0x348>
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	4a68      	ldr	r2, [pc, #416]	@ (8004c70 <UART_SetConfig+0x2d4>)
 8004ad0:	4293      	cmp	r3, r2
 8004ad2:	d120      	bne.n	8004b16 <UART_SetConfig+0x17a>
 8004ad4:	4b64      	ldr	r3, [pc, #400]	@ (8004c68 <UART_SetConfig+0x2cc>)
 8004ad6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ada:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004ade:	2b30      	cmp	r3, #48	@ 0x30
 8004ae0:	d013      	beq.n	8004b0a <UART_SetConfig+0x16e>
 8004ae2:	2b30      	cmp	r3, #48	@ 0x30
 8004ae4:	d814      	bhi.n	8004b10 <UART_SetConfig+0x174>
 8004ae6:	2b20      	cmp	r3, #32
 8004ae8:	d009      	beq.n	8004afe <UART_SetConfig+0x162>
 8004aea:	2b20      	cmp	r3, #32
 8004aec:	d810      	bhi.n	8004b10 <UART_SetConfig+0x174>
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d002      	beq.n	8004af8 <UART_SetConfig+0x15c>
 8004af2:	2b10      	cmp	r3, #16
 8004af4:	d006      	beq.n	8004b04 <UART_SetConfig+0x168>
 8004af6:	e00b      	b.n	8004b10 <UART_SetConfig+0x174>
 8004af8:	2300      	movs	r3, #0
 8004afa:	77fb      	strb	r3, [r7, #31]
 8004afc:	e0f2      	b.n	8004ce4 <UART_SetConfig+0x348>
 8004afe:	2302      	movs	r3, #2
 8004b00:	77fb      	strb	r3, [r7, #31]
 8004b02:	e0ef      	b.n	8004ce4 <UART_SetConfig+0x348>
 8004b04:	2304      	movs	r3, #4
 8004b06:	77fb      	strb	r3, [r7, #31]
 8004b08:	e0ec      	b.n	8004ce4 <UART_SetConfig+0x348>
 8004b0a:	2308      	movs	r3, #8
 8004b0c:	77fb      	strb	r3, [r7, #31]
 8004b0e:	e0e9      	b.n	8004ce4 <UART_SetConfig+0x348>
 8004b10:	2310      	movs	r3, #16
 8004b12:	77fb      	strb	r3, [r7, #31]
 8004b14:	e0e6      	b.n	8004ce4 <UART_SetConfig+0x348>
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	4a56      	ldr	r2, [pc, #344]	@ (8004c74 <UART_SetConfig+0x2d8>)
 8004b1c:	4293      	cmp	r3, r2
 8004b1e:	d120      	bne.n	8004b62 <UART_SetConfig+0x1c6>
 8004b20:	4b51      	ldr	r3, [pc, #324]	@ (8004c68 <UART_SetConfig+0x2cc>)
 8004b22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b26:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004b2a:	2bc0      	cmp	r3, #192	@ 0xc0
 8004b2c:	d013      	beq.n	8004b56 <UART_SetConfig+0x1ba>
 8004b2e:	2bc0      	cmp	r3, #192	@ 0xc0
 8004b30:	d814      	bhi.n	8004b5c <UART_SetConfig+0x1c0>
 8004b32:	2b80      	cmp	r3, #128	@ 0x80
 8004b34:	d009      	beq.n	8004b4a <UART_SetConfig+0x1ae>
 8004b36:	2b80      	cmp	r3, #128	@ 0x80
 8004b38:	d810      	bhi.n	8004b5c <UART_SetConfig+0x1c0>
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d002      	beq.n	8004b44 <UART_SetConfig+0x1a8>
 8004b3e:	2b40      	cmp	r3, #64	@ 0x40
 8004b40:	d006      	beq.n	8004b50 <UART_SetConfig+0x1b4>
 8004b42:	e00b      	b.n	8004b5c <UART_SetConfig+0x1c0>
 8004b44:	2300      	movs	r3, #0
 8004b46:	77fb      	strb	r3, [r7, #31]
 8004b48:	e0cc      	b.n	8004ce4 <UART_SetConfig+0x348>
 8004b4a:	2302      	movs	r3, #2
 8004b4c:	77fb      	strb	r3, [r7, #31]
 8004b4e:	e0c9      	b.n	8004ce4 <UART_SetConfig+0x348>
 8004b50:	2304      	movs	r3, #4
 8004b52:	77fb      	strb	r3, [r7, #31]
 8004b54:	e0c6      	b.n	8004ce4 <UART_SetConfig+0x348>
 8004b56:	2308      	movs	r3, #8
 8004b58:	77fb      	strb	r3, [r7, #31]
 8004b5a:	e0c3      	b.n	8004ce4 <UART_SetConfig+0x348>
 8004b5c:	2310      	movs	r3, #16
 8004b5e:	77fb      	strb	r3, [r7, #31]
 8004b60:	e0c0      	b.n	8004ce4 <UART_SetConfig+0x348>
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	4a44      	ldr	r2, [pc, #272]	@ (8004c78 <UART_SetConfig+0x2dc>)
 8004b68:	4293      	cmp	r3, r2
 8004b6a:	d125      	bne.n	8004bb8 <UART_SetConfig+0x21c>
 8004b6c:	4b3e      	ldr	r3, [pc, #248]	@ (8004c68 <UART_SetConfig+0x2cc>)
 8004b6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b72:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004b76:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004b7a:	d017      	beq.n	8004bac <UART_SetConfig+0x210>
 8004b7c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004b80:	d817      	bhi.n	8004bb2 <UART_SetConfig+0x216>
 8004b82:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004b86:	d00b      	beq.n	8004ba0 <UART_SetConfig+0x204>
 8004b88:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004b8c:	d811      	bhi.n	8004bb2 <UART_SetConfig+0x216>
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d003      	beq.n	8004b9a <UART_SetConfig+0x1fe>
 8004b92:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004b96:	d006      	beq.n	8004ba6 <UART_SetConfig+0x20a>
 8004b98:	e00b      	b.n	8004bb2 <UART_SetConfig+0x216>
 8004b9a:	2300      	movs	r3, #0
 8004b9c:	77fb      	strb	r3, [r7, #31]
 8004b9e:	e0a1      	b.n	8004ce4 <UART_SetConfig+0x348>
 8004ba0:	2302      	movs	r3, #2
 8004ba2:	77fb      	strb	r3, [r7, #31]
 8004ba4:	e09e      	b.n	8004ce4 <UART_SetConfig+0x348>
 8004ba6:	2304      	movs	r3, #4
 8004ba8:	77fb      	strb	r3, [r7, #31]
 8004baa:	e09b      	b.n	8004ce4 <UART_SetConfig+0x348>
 8004bac:	2308      	movs	r3, #8
 8004bae:	77fb      	strb	r3, [r7, #31]
 8004bb0:	e098      	b.n	8004ce4 <UART_SetConfig+0x348>
 8004bb2:	2310      	movs	r3, #16
 8004bb4:	77fb      	strb	r3, [r7, #31]
 8004bb6:	e095      	b.n	8004ce4 <UART_SetConfig+0x348>
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	4a2f      	ldr	r2, [pc, #188]	@ (8004c7c <UART_SetConfig+0x2e0>)
 8004bbe:	4293      	cmp	r3, r2
 8004bc0:	d125      	bne.n	8004c0e <UART_SetConfig+0x272>
 8004bc2:	4b29      	ldr	r3, [pc, #164]	@ (8004c68 <UART_SetConfig+0x2cc>)
 8004bc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004bc8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004bcc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004bd0:	d017      	beq.n	8004c02 <UART_SetConfig+0x266>
 8004bd2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004bd6:	d817      	bhi.n	8004c08 <UART_SetConfig+0x26c>
 8004bd8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004bdc:	d00b      	beq.n	8004bf6 <UART_SetConfig+0x25a>
 8004bde:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004be2:	d811      	bhi.n	8004c08 <UART_SetConfig+0x26c>
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d003      	beq.n	8004bf0 <UART_SetConfig+0x254>
 8004be8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004bec:	d006      	beq.n	8004bfc <UART_SetConfig+0x260>
 8004bee:	e00b      	b.n	8004c08 <UART_SetConfig+0x26c>
 8004bf0:	2301      	movs	r3, #1
 8004bf2:	77fb      	strb	r3, [r7, #31]
 8004bf4:	e076      	b.n	8004ce4 <UART_SetConfig+0x348>
 8004bf6:	2302      	movs	r3, #2
 8004bf8:	77fb      	strb	r3, [r7, #31]
 8004bfa:	e073      	b.n	8004ce4 <UART_SetConfig+0x348>
 8004bfc:	2304      	movs	r3, #4
 8004bfe:	77fb      	strb	r3, [r7, #31]
 8004c00:	e070      	b.n	8004ce4 <UART_SetConfig+0x348>
 8004c02:	2308      	movs	r3, #8
 8004c04:	77fb      	strb	r3, [r7, #31]
 8004c06:	e06d      	b.n	8004ce4 <UART_SetConfig+0x348>
 8004c08:	2310      	movs	r3, #16
 8004c0a:	77fb      	strb	r3, [r7, #31]
 8004c0c:	e06a      	b.n	8004ce4 <UART_SetConfig+0x348>
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	4a1b      	ldr	r2, [pc, #108]	@ (8004c80 <UART_SetConfig+0x2e4>)
 8004c14:	4293      	cmp	r3, r2
 8004c16:	d138      	bne.n	8004c8a <UART_SetConfig+0x2ee>
 8004c18:	4b13      	ldr	r3, [pc, #76]	@ (8004c68 <UART_SetConfig+0x2cc>)
 8004c1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c1e:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8004c22:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004c26:	d017      	beq.n	8004c58 <UART_SetConfig+0x2bc>
 8004c28:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004c2c:	d82a      	bhi.n	8004c84 <UART_SetConfig+0x2e8>
 8004c2e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004c32:	d00b      	beq.n	8004c4c <UART_SetConfig+0x2b0>
 8004c34:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004c38:	d824      	bhi.n	8004c84 <UART_SetConfig+0x2e8>
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d003      	beq.n	8004c46 <UART_SetConfig+0x2aa>
 8004c3e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c42:	d006      	beq.n	8004c52 <UART_SetConfig+0x2b6>
 8004c44:	e01e      	b.n	8004c84 <UART_SetConfig+0x2e8>
 8004c46:	2300      	movs	r3, #0
 8004c48:	77fb      	strb	r3, [r7, #31]
 8004c4a:	e04b      	b.n	8004ce4 <UART_SetConfig+0x348>
 8004c4c:	2302      	movs	r3, #2
 8004c4e:	77fb      	strb	r3, [r7, #31]
 8004c50:	e048      	b.n	8004ce4 <UART_SetConfig+0x348>
 8004c52:	2304      	movs	r3, #4
 8004c54:	77fb      	strb	r3, [r7, #31]
 8004c56:	e045      	b.n	8004ce4 <UART_SetConfig+0x348>
 8004c58:	2308      	movs	r3, #8
 8004c5a:	77fb      	strb	r3, [r7, #31]
 8004c5c:	e042      	b.n	8004ce4 <UART_SetConfig+0x348>
 8004c5e:	bf00      	nop
 8004c60:	efff69f3 	.word	0xefff69f3
 8004c64:	40011000 	.word	0x40011000
 8004c68:	40023800 	.word	0x40023800
 8004c6c:	40004400 	.word	0x40004400
 8004c70:	40004800 	.word	0x40004800
 8004c74:	40004c00 	.word	0x40004c00
 8004c78:	40005000 	.word	0x40005000
 8004c7c:	40011400 	.word	0x40011400
 8004c80:	40007800 	.word	0x40007800
 8004c84:	2310      	movs	r3, #16
 8004c86:	77fb      	strb	r3, [r7, #31]
 8004c88:	e02c      	b.n	8004ce4 <UART_SetConfig+0x348>
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	4a72      	ldr	r2, [pc, #456]	@ (8004e58 <UART_SetConfig+0x4bc>)
 8004c90:	4293      	cmp	r3, r2
 8004c92:	d125      	bne.n	8004ce0 <UART_SetConfig+0x344>
 8004c94:	4b71      	ldr	r3, [pc, #452]	@ (8004e5c <UART_SetConfig+0x4c0>)
 8004c96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c9a:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8004c9e:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8004ca2:	d017      	beq.n	8004cd4 <UART_SetConfig+0x338>
 8004ca4:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8004ca8:	d817      	bhi.n	8004cda <UART_SetConfig+0x33e>
 8004caa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004cae:	d00b      	beq.n	8004cc8 <UART_SetConfig+0x32c>
 8004cb0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004cb4:	d811      	bhi.n	8004cda <UART_SetConfig+0x33e>
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d003      	beq.n	8004cc2 <UART_SetConfig+0x326>
 8004cba:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004cbe:	d006      	beq.n	8004cce <UART_SetConfig+0x332>
 8004cc0:	e00b      	b.n	8004cda <UART_SetConfig+0x33e>
 8004cc2:	2300      	movs	r3, #0
 8004cc4:	77fb      	strb	r3, [r7, #31]
 8004cc6:	e00d      	b.n	8004ce4 <UART_SetConfig+0x348>
 8004cc8:	2302      	movs	r3, #2
 8004cca:	77fb      	strb	r3, [r7, #31]
 8004ccc:	e00a      	b.n	8004ce4 <UART_SetConfig+0x348>
 8004cce:	2304      	movs	r3, #4
 8004cd0:	77fb      	strb	r3, [r7, #31]
 8004cd2:	e007      	b.n	8004ce4 <UART_SetConfig+0x348>
 8004cd4:	2308      	movs	r3, #8
 8004cd6:	77fb      	strb	r3, [r7, #31]
 8004cd8:	e004      	b.n	8004ce4 <UART_SetConfig+0x348>
 8004cda:	2310      	movs	r3, #16
 8004cdc:	77fb      	strb	r3, [r7, #31]
 8004cde:	e001      	b.n	8004ce4 <UART_SetConfig+0x348>
 8004ce0:	2310      	movs	r3, #16
 8004ce2:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	69db      	ldr	r3, [r3, #28]
 8004ce8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004cec:	d15b      	bne.n	8004da6 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8004cee:	7ffb      	ldrb	r3, [r7, #31]
 8004cf0:	2b08      	cmp	r3, #8
 8004cf2:	d828      	bhi.n	8004d46 <UART_SetConfig+0x3aa>
 8004cf4:	a201      	add	r2, pc, #4	@ (adr r2, 8004cfc <UART_SetConfig+0x360>)
 8004cf6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cfa:	bf00      	nop
 8004cfc:	08004d21 	.word	0x08004d21
 8004d00:	08004d29 	.word	0x08004d29
 8004d04:	08004d31 	.word	0x08004d31
 8004d08:	08004d47 	.word	0x08004d47
 8004d0c:	08004d37 	.word	0x08004d37
 8004d10:	08004d47 	.word	0x08004d47
 8004d14:	08004d47 	.word	0x08004d47
 8004d18:	08004d47 	.word	0x08004d47
 8004d1c:	08004d3f 	.word	0x08004d3f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004d20:	f7fe fdf4 	bl	800390c <HAL_RCC_GetPCLK1Freq>
 8004d24:	61b8      	str	r0, [r7, #24]
        break;
 8004d26:	e013      	b.n	8004d50 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004d28:	f7fe fe04 	bl	8003934 <HAL_RCC_GetPCLK2Freq>
 8004d2c:	61b8      	str	r0, [r7, #24]
        break;
 8004d2e:	e00f      	b.n	8004d50 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004d30:	4b4b      	ldr	r3, [pc, #300]	@ (8004e60 <UART_SetConfig+0x4c4>)
 8004d32:	61bb      	str	r3, [r7, #24]
        break;
 8004d34:	e00c      	b.n	8004d50 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004d36:	f7fe fcd7 	bl	80036e8 <HAL_RCC_GetSysClockFreq>
 8004d3a:	61b8      	str	r0, [r7, #24]
        break;
 8004d3c:	e008      	b.n	8004d50 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004d3e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004d42:	61bb      	str	r3, [r7, #24]
        break;
 8004d44:	e004      	b.n	8004d50 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8004d46:	2300      	movs	r3, #0
 8004d48:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004d4a:	2301      	movs	r3, #1
 8004d4c:	77bb      	strb	r3, [r7, #30]
        break;
 8004d4e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004d50:	69bb      	ldr	r3, [r7, #24]
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d074      	beq.n	8004e40 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004d56:	69bb      	ldr	r3, [r7, #24]
 8004d58:	005a      	lsls	r2, r3, #1
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	685b      	ldr	r3, [r3, #4]
 8004d5e:	085b      	lsrs	r3, r3, #1
 8004d60:	441a      	add	r2, r3
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	685b      	ldr	r3, [r3, #4]
 8004d66:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d6a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004d6c:	693b      	ldr	r3, [r7, #16]
 8004d6e:	2b0f      	cmp	r3, #15
 8004d70:	d916      	bls.n	8004da0 <UART_SetConfig+0x404>
 8004d72:	693b      	ldr	r3, [r7, #16]
 8004d74:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004d78:	d212      	bcs.n	8004da0 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004d7a:	693b      	ldr	r3, [r7, #16]
 8004d7c:	b29b      	uxth	r3, r3
 8004d7e:	f023 030f 	bic.w	r3, r3, #15
 8004d82:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004d84:	693b      	ldr	r3, [r7, #16]
 8004d86:	085b      	lsrs	r3, r3, #1
 8004d88:	b29b      	uxth	r3, r3
 8004d8a:	f003 0307 	and.w	r3, r3, #7
 8004d8e:	b29a      	uxth	r2, r3
 8004d90:	89fb      	ldrh	r3, [r7, #14]
 8004d92:	4313      	orrs	r3, r2
 8004d94:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	89fa      	ldrh	r2, [r7, #14]
 8004d9c:	60da      	str	r2, [r3, #12]
 8004d9e:	e04f      	b.n	8004e40 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8004da0:	2301      	movs	r3, #1
 8004da2:	77bb      	strb	r3, [r7, #30]
 8004da4:	e04c      	b.n	8004e40 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004da6:	7ffb      	ldrb	r3, [r7, #31]
 8004da8:	2b08      	cmp	r3, #8
 8004daa:	d828      	bhi.n	8004dfe <UART_SetConfig+0x462>
 8004dac:	a201      	add	r2, pc, #4	@ (adr r2, 8004db4 <UART_SetConfig+0x418>)
 8004dae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004db2:	bf00      	nop
 8004db4:	08004dd9 	.word	0x08004dd9
 8004db8:	08004de1 	.word	0x08004de1
 8004dbc:	08004de9 	.word	0x08004de9
 8004dc0:	08004dff 	.word	0x08004dff
 8004dc4:	08004def 	.word	0x08004def
 8004dc8:	08004dff 	.word	0x08004dff
 8004dcc:	08004dff 	.word	0x08004dff
 8004dd0:	08004dff 	.word	0x08004dff
 8004dd4:	08004df7 	.word	0x08004df7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004dd8:	f7fe fd98 	bl	800390c <HAL_RCC_GetPCLK1Freq>
 8004ddc:	61b8      	str	r0, [r7, #24]
        break;
 8004dde:	e013      	b.n	8004e08 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004de0:	f7fe fda8 	bl	8003934 <HAL_RCC_GetPCLK2Freq>
 8004de4:	61b8      	str	r0, [r7, #24]
        break;
 8004de6:	e00f      	b.n	8004e08 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004de8:	4b1d      	ldr	r3, [pc, #116]	@ (8004e60 <UART_SetConfig+0x4c4>)
 8004dea:	61bb      	str	r3, [r7, #24]
        break;
 8004dec:	e00c      	b.n	8004e08 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004dee:	f7fe fc7b 	bl	80036e8 <HAL_RCC_GetSysClockFreq>
 8004df2:	61b8      	str	r0, [r7, #24]
        break;
 8004df4:	e008      	b.n	8004e08 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004df6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004dfa:	61bb      	str	r3, [r7, #24]
        break;
 8004dfc:	e004      	b.n	8004e08 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8004dfe:	2300      	movs	r3, #0
 8004e00:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004e02:	2301      	movs	r3, #1
 8004e04:	77bb      	strb	r3, [r7, #30]
        break;
 8004e06:	bf00      	nop
    }

    if (pclk != 0U)
 8004e08:	69bb      	ldr	r3, [r7, #24]
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d018      	beq.n	8004e40 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	685b      	ldr	r3, [r3, #4]
 8004e12:	085a      	lsrs	r2, r3, #1
 8004e14:	69bb      	ldr	r3, [r7, #24]
 8004e16:	441a      	add	r2, r3
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	685b      	ldr	r3, [r3, #4]
 8004e1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e20:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004e22:	693b      	ldr	r3, [r7, #16]
 8004e24:	2b0f      	cmp	r3, #15
 8004e26:	d909      	bls.n	8004e3c <UART_SetConfig+0x4a0>
 8004e28:	693b      	ldr	r3, [r7, #16]
 8004e2a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004e2e:	d205      	bcs.n	8004e3c <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004e30:	693b      	ldr	r3, [r7, #16]
 8004e32:	b29a      	uxth	r2, r3
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	60da      	str	r2, [r3, #12]
 8004e3a:	e001      	b.n	8004e40 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8004e3c:	2301      	movs	r3, #1
 8004e3e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	2200      	movs	r2, #0
 8004e44:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	2200      	movs	r2, #0
 8004e4a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004e4c:	7fbb      	ldrb	r3, [r7, #30]
}
 8004e4e:	4618      	mov	r0, r3
 8004e50:	3720      	adds	r7, #32
 8004e52:	46bd      	mov	sp, r7
 8004e54:	bd80      	pop	{r7, pc}
 8004e56:	bf00      	nop
 8004e58:	40007c00 	.word	0x40007c00
 8004e5c:	40023800 	.word	0x40023800
 8004e60:	00f42400 	.word	0x00f42400

08004e64 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004e64:	b480      	push	{r7}
 8004e66:	b083      	sub	sp, #12
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e70:	f003 0308 	and.w	r3, r3, #8
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d00a      	beq.n	8004e8e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	685b      	ldr	r3, [r3, #4]
 8004e7e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	430a      	orrs	r2, r1
 8004e8c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e92:	f003 0301 	and.w	r3, r3, #1
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d00a      	beq.n	8004eb0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	685b      	ldr	r3, [r3, #4]
 8004ea0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	430a      	orrs	r2, r1
 8004eae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004eb4:	f003 0302 	and.w	r3, r3, #2
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d00a      	beq.n	8004ed2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	685b      	ldr	r3, [r3, #4]
 8004ec2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	430a      	orrs	r2, r1
 8004ed0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ed6:	f003 0304 	and.w	r3, r3, #4
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d00a      	beq.n	8004ef4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	685b      	ldr	r3, [r3, #4]
 8004ee4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	430a      	orrs	r2, r1
 8004ef2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ef8:	f003 0310 	and.w	r3, r3, #16
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d00a      	beq.n	8004f16 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	689b      	ldr	r3, [r3, #8]
 8004f06:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	430a      	orrs	r2, r1
 8004f14:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f1a:	f003 0320 	and.w	r3, r3, #32
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d00a      	beq.n	8004f38 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	689b      	ldr	r3, [r3, #8]
 8004f28:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	430a      	orrs	r2, r1
 8004f36:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d01a      	beq.n	8004f7a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	685b      	ldr	r3, [r3, #4]
 8004f4a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	430a      	orrs	r2, r1
 8004f58:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f5e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004f62:	d10a      	bne.n	8004f7a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	685b      	ldr	r3, [r3, #4]
 8004f6a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	430a      	orrs	r2, r1
 8004f78:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f7e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d00a      	beq.n	8004f9c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	685b      	ldr	r3, [r3, #4]
 8004f8c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	430a      	orrs	r2, r1
 8004f9a:	605a      	str	r2, [r3, #4]
  }
}
 8004f9c:	bf00      	nop
 8004f9e:	370c      	adds	r7, #12
 8004fa0:	46bd      	mov	sp, r7
 8004fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa6:	4770      	bx	lr

08004fa8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004fa8:	b580      	push	{r7, lr}
 8004faa:	b098      	sub	sp, #96	@ 0x60
 8004fac:	af02      	add	r7, sp, #8
 8004fae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	2200      	movs	r2, #0
 8004fb4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004fb8:	f7fc fa9c 	bl	80014f4 <HAL_GetTick>
 8004fbc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	f003 0308 	and.w	r3, r3, #8
 8004fc8:	2b08      	cmp	r3, #8
 8004fca:	d12e      	bne.n	800502a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004fcc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004fd0:	9300      	str	r3, [sp, #0]
 8004fd2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004fd4:	2200      	movs	r2, #0
 8004fd6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004fda:	6878      	ldr	r0, [r7, #4]
 8004fdc:	f000 f88c 	bl	80050f8 <UART_WaitOnFlagUntilTimeout>
 8004fe0:	4603      	mov	r3, r0
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d021      	beq.n	800502a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004fee:	e853 3f00 	ldrex	r3, [r3]
 8004ff2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004ff4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ff6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004ffa:	653b      	str	r3, [r7, #80]	@ 0x50
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	461a      	mov	r2, r3
 8005002:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005004:	647b      	str	r3, [r7, #68]	@ 0x44
 8005006:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005008:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800500a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800500c:	e841 2300 	strex	r3, r2, [r1]
 8005010:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005012:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005014:	2b00      	cmp	r3, #0
 8005016:	d1e6      	bne.n	8004fe6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	2220      	movs	r2, #32
 800501c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	2200      	movs	r2, #0
 8005022:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005026:	2303      	movs	r3, #3
 8005028:	e062      	b.n	80050f0 <UART_CheckIdleState+0x148>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	f003 0304 	and.w	r3, r3, #4
 8005034:	2b04      	cmp	r3, #4
 8005036:	d149      	bne.n	80050cc <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005038:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800503c:	9300      	str	r3, [sp, #0]
 800503e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005040:	2200      	movs	r2, #0
 8005042:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005046:	6878      	ldr	r0, [r7, #4]
 8005048:	f000 f856 	bl	80050f8 <UART_WaitOnFlagUntilTimeout>
 800504c:	4603      	mov	r3, r0
 800504e:	2b00      	cmp	r3, #0
 8005050:	d03c      	beq.n	80050cc <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005058:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800505a:	e853 3f00 	ldrex	r3, [r3]
 800505e:	623b      	str	r3, [r7, #32]
   return(result);
 8005060:	6a3b      	ldr	r3, [r7, #32]
 8005062:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005066:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	461a      	mov	r2, r3
 800506e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005070:	633b      	str	r3, [r7, #48]	@ 0x30
 8005072:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005074:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005076:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005078:	e841 2300 	strex	r3, r2, [r1]
 800507c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800507e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005080:	2b00      	cmp	r3, #0
 8005082:	d1e6      	bne.n	8005052 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	3308      	adds	r3, #8
 800508a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800508c:	693b      	ldr	r3, [r7, #16]
 800508e:	e853 3f00 	ldrex	r3, [r3]
 8005092:	60fb      	str	r3, [r7, #12]
   return(result);
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	f023 0301 	bic.w	r3, r3, #1
 800509a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	3308      	adds	r3, #8
 80050a2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80050a4:	61fa      	str	r2, [r7, #28]
 80050a6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050a8:	69b9      	ldr	r1, [r7, #24]
 80050aa:	69fa      	ldr	r2, [r7, #28]
 80050ac:	e841 2300 	strex	r3, r2, [r1]
 80050b0:	617b      	str	r3, [r7, #20]
   return(result);
 80050b2:	697b      	ldr	r3, [r7, #20]
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d1e5      	bne.n	8005084 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	2220      	movs	r2, #32
 80050bc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	2200      	movs	r2, #0
 80050c4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80050c8:	2303      	movs	r3, #3
 80050ca:	e011      	b.n	80050f0 <UART_CheckIdleState+0x148>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	2220      	movs	r2, #32
 80050d0:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	2220      	movs	r2, #32
 80050d6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	2200      	movs	r2, #0
 80050de:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	2200      	movs	r2, #0
 80050e4:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	2200      	movs	r2, #0
 80050ea:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80050ee:	2300      	movs	r3, #0
}
 80050f0:	4618      	mov	r0, r3
 80050f2:	3758      	adds	r7, #88	@ 0x58
 80050f4:	46bd      	mov	sp, r7
 80050f6:	bd80      	pop	{r7, pc}

080050f8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80050f8:	b580      	push	{r7, lr}
 80050fa:	b084      	sub	sp, #16
 80050fc:	af00      	add	r7, sp, #0
 80050fe:	60f8      	str	r0, [r7, #12]
 8005100:	60b9      	str	r1, [r7, #8]
 8005102:	603b      	str	r3, [r7, #0]
 8005104:	4613      	mov	r3, r2
 8005106:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005108:	e04f      	b.n	80051aa <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800510a:	69bb      	ldr	r3, [r7, #24]
 800510c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005110:	d04b      	beq.n	80051aa <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005112:	f7fc f9ef 	bl	80014f4 <HAL_GetTick>
 8005116:	4602      	mov	r2, r0
 8005118:	683b      	ldr	r3, [r7, #0]
 800511a:	1ad3      	subs	r3, r2, r3
 800511c:	69ba      	ldr	r2, [r7, #24]
 800511e:	429a      	cmp	r2, r3
 8005120:	d302      	bcc.n	8005128 <UART_WaitOnFlagUntilTimeout+0x30>
 8005122:	69bb      	ldr	r3, [r7, #24]
 8005124:	2b00      	cmp	r3, #0
 8005126:	d101      	bne.n	800512c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005128:	2303      	movs	r3, #3
 800512a:	e04e      	b.n	80051ca <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	f003 0304 	and.w	r3, r3, #4
 8005136:	2b00      	cmp	r3, #0
 8005138:	d037      	beq.n	80051aa <UART_WaitOnFlagUntilTimeout+0xb2>
 800513a:	68bb      	ldr	r3, [r7, #8]
 800513c:	2b80      	cmp	r3, #128	@ 0x80
 800513e:	d034      	beq.n	80051aa <UART_WaitOnFlagUntilTimeout+0xb2>
 8005140:	68bb      	ldr	r3, [r7, #8]
 8005142:	2b40      	cmp	r3, #64	@ 0x40
 8005144:	d031      	beq.n	80051aa <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	69db      	ldr	r3, [r3, #28]
 800514c:	f003 0308 	and.w	r3, r3, #8
 8005150:	2b08      	cmp	r3, #8
 8005152:	d110      	bne.n	8005176 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	2208      	movs	r2, #8
 800515a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800515c:	68f8      	ldr	r0, [r7, #12]
 800515e:	f000 f838 	bl	80051d2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	2208      	movs	r2, #8
 8005166:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	2200      	movs	r2, #0
 800516e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8005172:	2301      	movs	r3, #1
 8005174:	e029      	b.n	80051ca <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	69db      	ldr	r3, [r3, #28]
 800517c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005180:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005184:	d111      	bne.n	80051aa <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800518e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005190:	68f8      	ldr	r0, [r7, #12]
 8005192:	f000 f81e 	bl	80051d2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	2220      	movs	r2, #32
 800519a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	2200      	movs	r2, #0
 80051a2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80051a6:	2303      	movs	r3, #3
 80051a8:	e00f      	b.n	80051ca <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	69da      	ldr	r2, [r3, #28]
 80051b0:	68bb      	ldr	r3, [r7, #8]
 80051b2:	4013      	ands	r3, r2
 80051b4:	68ba      	ldr	r2, [r7, #8]
 80051b6:	429a      	cmp	r2, r3
 80051b8:	bf0c      	ite	eq
 80051ba:	2301      	moveq	r3, #1
 80051bc:	2300      	movne	r3, #0
 80051be:	b2db      	uxtb	r3, r3
 80051c0:	461a      	mov	r2, r3
 80051c2:	79fb      	ldrb	r3, [r7, #7]
 80051c4:	429a      	cmp	r2, r3
 80051c6:	d0a0      	beq.n	800510a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80051c8:	2300      	movs	r3, #0
}
 80051ca:	4618      	mov	r0, r3
 80051cc:	3710      	adds	r7, #16
 80051ce:	46bd      	mov	sp, r7
 80051d0:	bd80      	pop	{r7, pc}

080051d2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80051d2:	b480      	push	{r7}
 80051d4:	b095      	sub	sp, #84	@ 0x54
 80051d6:	af00      	add	r7, sp, #0
 80051d8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80051e2:	e853 3f00 	ldrex	r3, [r3]
 80051e6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80051e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051ea:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80051ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	461a      	mov	r2, r3
 80051f6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80051f8:	643b      	str	r3, [r7, #64]	@ 0x40
 80051fa:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051fc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80051fe:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005200:	e841 2300 	strex	r3, r2, [r1]
 8005204:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005206:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005208:	2b00      	cmp	r3, #0
 800520a:	d1e6      	bne.n	80051da <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	3308      	adds	r3, #8
 8005212:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005214:	6a3b      	ldr	r3, [r7, #32]
 8005216:	e853 3f00 	ldrex	r3, [r3]
 800521a:	61fb      	str	r3, [r7, #28]
   return(result);
 800521c:	69fb      	ldr	r3, [r7, #28]
 800521e:	f023 0301 	bic.w	r3, r3, #1
 8005222:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	3308      	adds	r3, #8
 800522a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800522c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800522e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005230:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005232:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005234:	e841 2300 	strex	r3, r2, [r1]
 8005238:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800523a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800523c:	2b00      	cmp	r3, #0
 800523e:	d1e5      	bne.n	800520c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005244:	2b01      	cmp	r3, #1
 8005246:	d118      	bne.n	800527a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	e853 3f00 	ldrex	r3, [r3]
 8005254:	60bb      	str	r3, [r7, #8]
   return(result);
 8005256:	68bb      	ldr	r3, [r7, #8]
 8005258:	f023 0310 	bic.w	r3, r3, #16
 800525c:	647b      	str	r3, [r7, #68]	@ 0x44
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	461a      	mov	r2, r3
 8005264:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005266:	61bb      	str	r3, [r7, #24]
 8005268:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800526a:	6979      	ldr	r1, [r7, #20]
 800526c:	69ba      	ldr	r2, [r7, #24]
 800526e:	e841 2300 	strex	r3, r2, [r1]
 8005272:	613b      	str	r3, [r7, #16]
   return(result);
 8005274:	693b      	ldr	r3, [r7, #16]
 8005276:	2b00      	cmp	r3, #0
 8005278:	d1e6      	bne.n	8005248 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	2220      	movs	r2, #32
 800527e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	2200      	movs	r2, #0
 8005286:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	2200      	movs	r2, #0
 800528c:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800528e:	bf00      	nop
 8005290:	3754      	adds	r7, #84	@ 0x54
 8005292:	46bd      	mov	sp, r7
 8005294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005298:	4770      	bx	lr
	...

0800529c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800529c:	b084      	sub	sp, #16
 800529e:	b580      	push	{r7, lr}
 80052a0:	b084      	sub	sp, #16
 80052a2:	af00      	add	r7, sp, #0
 80052a4:	6078      	str	r0, [r7, #4]
 80052a6:	f107 001c 	add.w	r0, r7, #28
 80052aa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80052ae:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80052b2:	2b01      	cmp	r3, #1
 80052b4:	d121      	bne.n	80052fa <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052ba:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	68da      	ldr	r2, [r3, #12]
 80052c6:	4b21      	ldr	r3, [pc, #132]	@ (800534c <USB_CoreInit+0xb0>)
 80052c8:	4013      	ands	r3, r2
 80052ca:	687a      	ldr	r2, [r7, #4]
 80052cc:	60d3      	str	r3, [r2, #12]
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	68db      	ldr	r3, [r3, #12]
 80052d2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80052da:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80052de:	2b01      	cmp	r3, #1
 80052e0:	d105      	bne.n	80052ee <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	68db      	ldr	r3, [r3, #12]
 80052e6:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80052ee:	6878      	ldr	r0, [r7, #4]
 80052f0:	f000 fa92 	bl	8005818 <USB_CoreReset>
 80052f4:	4603      	mov	r3, r0
 80052f6:	73fb      	strb	r3, [r7, #15]
 80052f8:	e010      	b.n	800531c <USB_CoreInit+0x80>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	68db      	ldr	r3, [r3, #12]
 80052fe:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005306:	6878      	ldr	r0, [r7, #4]
 8005308:	f000 fa86 	bl	8005818 <USB_CoreReset>
 800530c:	4603      	mov	r3, r0
 800530e:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005314:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 800531c:	7fbb      	ldrb	r3, [r7, #30]
 800531e:	2b01      	cmp	r3, #1
 8005320:	d10b      	bne.n	800533a <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	689b      	ldr	r3, [r3, #8]
 8005326:	f043 0206 	orr.w	r2, r3, #6
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	689b      	ldr	r3, [r3, #8]
 8005332:	f043 0220 	orr.w	r2, r3, #32
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800533a:	7bfb      	ldrb	r3, [r7, #15]
}
 800533c:	4618      	mov	r0, r3
 800533e:	3710      	adds	r7, #16
 8005340:	46bd      	mov	sp, r7
 8005342:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005346:	b004      	add	sp, #16
 8005348:	4770      	bx	lr
 800534a:	bf00      	nop
 800534c:	ffbdffbf 	.word	0xffbdffbf

08005350 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005350:	b480      	push	{r7}
 8005352:	b083      	sub	sp, #12
 8005354:	af00      	add	r7, sp, #0
 8005356:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	689b      	ldr	r3, [r3, #8]
 800535c:	f023 0201 	bic.w	r2, r3, #1
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005364:	2300      	movs	r3, #0
}
 8005366:	4618      	mov	r0, r3
 8005368:	370c      	adds	r7, #12
 800536a:	46bd      	mov	sp, r7
 800536c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005370:	4770      	bx	lr

08005372 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8005372:	b580      	push	{r7, lr}
 8005374:	b084      	sub	sp, #16
 8005376:	af00      	add	r7, sp, #0
 8005378:	6078      	str	r0, [r7, #4]
 800537a:	460b      	mov	r3, r1
 800537c:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800537e:	2300      	movs	r3, #0
 8005380:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	68db      	ldr	r3, [r3, #12]
 8005386:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800538e:	78fb      	ldrb	r3, [r7, #3]
 8005390:	2b01      	cmp	r3, #1
 8005392:	d115      	bne.n	80053c0 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	68db      	ldr	r3, [r3, #12]
 8005398:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80053a0:	200a      	movs	r0, #10
 80053a2:	f7fc f8b3 	bl	800150c <HAL_Delay>
      ms += 10U;
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	330a      	adds	r3, #10
 80053aa:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80053ac:	6878      	ldr	r0, [r7, #4]
 80053ae:	f000 fa25 	bl	80057fc <USB_GetMode>
 80053b2:	4603      	mov	r3, r0
 80053b4:	2b01      	cmp	r3, #1
 80053b6:	d01e      	beq.n	80053f6 <USB_SetCurrentMode+0x84>
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	2bc7      	cmp	r3, #199	@ 0xc7
 80053bc:	d9f0      	bls.n	80053a0 <USB_SetCurrentMode+0x2e>
 80053be:	e01a      	b.n	80053f6 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80053c0:	78fb      	ldrb	r3, [r7, #3]
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d115      	bne.n	80053f2 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	68db      	ldr	r3, [r3, #12]
 80053ca:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80053d2:	200a      	movs	r0, #10
 80053d4:	f7fc f89a 	bl	800150c <HAL_Delay>
      ms += 10U;
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	330a      	adds	r3, #10
 80053dc:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80053de:	6878      	ldr	r0, [r7, #4]
 80053e0:	f000 fa0c 	bl	80057fc <USB_GetMode>
 80053e4:	4603      	mov	r3, r0
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d005      	beq.n	80053f6 <USB_SetCurrentMode+0x84>
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	2bc7      	cmp	r3, #199	@ 0xc7
 80053ee:	d9f0      	bls.n	80053d2 <USB_SetCurrentMode+0x60>
 80053f0:	e001      	b.n	80053f6 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80053f2:	2301      	movs	r3, #1
 80053f4:	e005      	b.n	8005402 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	2bc8      	cmp	r3, #200	@ 0xc8
 80053fa:	d101      	bne.n	8005400 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80053fc:	2301      	movs	r3, #1
 80053fe:	e000      	b.n	8005402 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8005400:	2300      	movs	r3, #0
}
 8005402:	4618      	mov	r0, r3
 8005404:	3710      	adds	r7, #16
 8005406:	46bd      	mov	sp, r7
 8005408:	bd80      	pop	{r7, pc}
	...

0800540c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800540c:	b084      	sub	sp, #16
 800540e:	b580      	push	{r7, lr}
 8005410:	b086      	sub	sp, #24
 8005412:	af00      	add	r7, sp, #0
 8005414:	6078      	str	r0, [r7, #4]
 8005416:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800541a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800541e:	2300      	movs	r3, #0
 8005420:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8005426:	2300      	movs	r3, #0
 8005428:	613b      	str	r3, [r7, #16]
 800542a:	e009      	b.n	8005440 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800542c:	687a      	ldr	r2, [r7, #4]
 800542e:	693b      	ldr	r3, [r7, #16]
 8005430:	3340      	adds	r3, #64	@ 0x40
 8005432:	009b      	lsls	r3, r3, #2
 8005434:	4413      	add	r3, r2
 8005436:	2200      	movs	r2, #0
 8005438:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800543a:	693b      	ldr	r3, [r7, #16]
 800543c:	3301      	adds	r3, #1
 800543e:	613b      	str	r3, [r7, #16]
 8005440:	693b      	ldr	r3, [r7, #16]
 8005442:	2b0e      	cmp	r3, #14
 8005444:	d9f2      	bls.n	800542c <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8005446:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800544a:	2b00      	cmp	r3, #0
 800544c:	d11c      	bne.n	8005488 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005454:	685b      	ldr	r3, [r3, #4]
 8005456:	68fa      	ldr	r2, [r7, #12]
 8005458:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800545c:	f043 0302 	orr.w	r3, r3, #2
 8005460:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005466:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	601a      	str	r2, [r3, #0]
 8005486:	e005      	b.n	8005494 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800548c:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800549a:	461a      	mov	r2, r3
 800549c:	2300      	movs	r3, #0
 800549e:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80054a0:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80054a4:	2b01      	cmp	r3, #1
 80054a6:	d10d      	bne.n	80054c4 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80054a8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d104      	bne.n	80054ba <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80054b0:	2100      	movs	r1, #0
 80054b2:	6878      	ldr	r0, [r7, #4]
 80054b4:	f000 f968 	bl	8005788 <USB_SetDevSpeed>
 80054b8:	e008      	b.n	80054cc <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80054ba:	2101      	movs	r1, #1
 80054bc:	6878      	ldr	r0, [r7, #4]
 80054be:	f000 f963 	bl	8005788 <USB_SetDevSpeed>
 80054c2:	e003      	b.n	80054cc <USB_DevInit+0xc0>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80054c4:	2103      	movs	r1, #3
 80054c6:	6878      	ldr	r0, [r7, #4]
 80054c8:	f000 f95e 	bl	8005788 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80054cc:	2110      	movs	r1, #16
 80054ce:	6878      	ldr	r0, [r7, #4]
 80054d0:	f000 f8fa 	bl	80056c8 <USB_FlushTxFifo>
 80054d4:	4603      	mov	r3, r0
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d001      	beq.n	80054de <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 80054da:	2301      	movs	r3, #1
 80054dc:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80054de:	6878      	ldr	r0, [r7, #4]
 80054e0:	f000 f924 	bl	800572c <USB_FlushRxFifo>
 80054e4:	4603      	mov	r3, r0
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d001      	beq.n	80054ee <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 80054ea:	2301      	movs	r3, #1
 80054ec:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80054f4:	461a      	mov	r2, r3
 80054f6:	2300      	movs	r3, #0
 80054f8:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005500:	461a      	mov	r2, r3
 8005502:	2300      	movs	r3, #0
 8005504:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800550c:	461a      	mov	r2, r3
 800550e:	2300      	movs	r3, #0
 8005510:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005512:	2300      	movs	r3, #0
 8005514:	613b      	str	r3, [r7, #16]
 8005516:	e043      	b.n	80055a0 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005518:	693b      	ldr	r3, [r7, #16]
 800551a:	015a      	lsls	r2, r3, #5
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	4413      	add	r3, r2
 8005520:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800552a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800552e:	d118      	bne.n	8005562 <USB_DevInit+0x156>
    {
      if (i == 0U)
 8005530:	693b      	ldr	r3, [r7, #16]
 8005532:	2b00      	cmp	r3, #0
 8005534:	d10a      	bne.n	800554c <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8005536:	693b      	ldr	r3, [r7, #16]
 8005538:	015a      	lsls	r2, r3, #5
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	4413      	add	r3, r2
 800553e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005542:	461a      	mov	r2, r3
 8005544:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005548:	6013      	str	r3, [r2, #0]
 800554a:	e013      	b.n	8005574 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800554c:	693b      	ldr	r3, [r7, #16]
 800554e:	015a      	lsls	r2, r3, #5
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	4413      	add	r3, r2
 8005554:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005558:	461a      	mov	r2, r3
 800555a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800555e:	6013      	str	r3, [r2, #0]
 8005560:	e008      	b.n	8005574 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8005562:	693b      	ldr	r3, [r7, #16]
 8005564:	015a      	lsls	r2, r3, #5
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	4413      	add	r3, r2
 800556a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800556e:	461a      	mov	r2, r3
 8005570:	2300      	movs	r3, #0
 8005572:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8005574:	693b      	ldr	r3, [r7, #16]
 8005576:	015a      	lsls	r2, r3, #5
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	4413      	add	r3, r2
 800557c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005580:	461a      	mov	r2, r3
 8005582:	2300      	movs	r3, #0
 8005584:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8005586:	693b      	ldr	r3, [r7, #16]
 8005588:	015a      	lsls	r2, r3, #5
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	4413      	add	r3, r2
 800558e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005592:	461a      	mov	r2, r3
 8005594:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005598:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800559a:	693b      	ldr	r3, [r7, #16]
 800559c:	3301      	adds	r3, #1
 800559e:	613b      	str	r3, [r7, #16]
 80055a0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80055a4:	461a      	mov	r2, r3
 80055a6:	693b      	ldr	r3, [r7, #16]
 80055a8:	4293      	cmp	r3, r2
 80055aa:	d3b5      	bcc.n	8005518 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80055ac:	2300      	movs	r3, #0
 80055ae:	613b      	str	r3, [r7, #16]
 80055b0:	e043      	b.n	800563a <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80055b2:	693b      	ldr	r3, [r7, #16]
 80055b4:	015a      	lsls	r2, r3, #5
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	4413      	add	r3, r2
 80055ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80055c4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80055c8:	d118      	bne.n	80055fc <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 80055ca:	693b      	ldr	r3, [r7, #16]
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d10a      	bne.n	80055e6 <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80055d0:	693b      	ldr	r3, [r7, #16]
 80055d2:	015a      	lsls	r2, r3, #5
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	4413      	add	r3, r2
 80055d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80055dc:	461a      	mov	r2, r3
 80055de:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80055e2:	6013      	str	r3, [r2, #0]
 80055e4:	e013      	b.n	800560e <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80055e6:	693b      	ldr	r3, [r7, #16]
 80055e8:	015a      	lsls	r2, r3, #5
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	4413      	add	r3, r2
 80055ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80055f2:	461a      	mov	r2, r3
 80055f4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80055f8:	6013      	str	r3, [r2, #0]
 80055fa:	e008      	b.n	800560e <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80055fc:	693b      	ldr	r3, [r7, #16]
 80055fe:	015a      	lsls	r2, r3, #5
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	4413      	add	r3, r2
 8005604:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005608:	461a      	mov	r2, r3
 800560a:	2300      	movs	r3, #0
 800560c:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800560e:	693b      	ldr	r3, [r7, #16]
 8005610:	015a      	lsls	r2, r3, #5
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	4413      	add	r3, r2
 8005616:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800561a:	461a      	mov	r2, r3
 800561c:	2300      	movs	r3, #0
 800561e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8005620:	693b      	ldr	r3, [r7, #16]
 8005622:	015a      	lsls	r2, r3, #5
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	4413      	add	r3, r2
 8005628:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800562c:	461a      	mov	r2, r3
 800562e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005632:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005634:	693b      	ldr	r3, [r7, #16]
 8005636:	3301      	adds	r3, #1
 8005638:	613b      	str	r3, [r7, #16]
 800563a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800563e:	461a      	mov	r2, r3
 8005640:	693b      	ldr	r3, [r7, #16]
 8005642:	4293      	cmp	r3, r2
 8005644:	d3b5      	bcc.n	80055b2 <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800564c:	691b      	ldr	r3, [r3, #16]
 800564e:	68fa      	ldr	r2, [r7, #12]
 8005650:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005654:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005658:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	2200      	movs	r2, #0
 800565e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8005666:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8005668:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800566c:	2b00      	cmp	r3, #0
 800566e:	d105      	bne.n	800567c <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	699b      	ldr	r3, [r3, #24]
 8005674:	f043 0210 	orr.w	r2, r3, #16
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	699a      	ldr	r2, [r3, #24]
 8005680:	4b0f      	ldr	r3, [pc, #60]	@ (80056c0 <USB_DevInit+0x2b4>)
 8005682:	4313      	orrs	r3, r2
 8005684:	687a      	ldr	r2, [r7, #4]
 8005686:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8005688:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800568c:	2b00      	cmp	r3, #0
 800568e:	d005      	beq.n	800569c <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	699b      	ldr	r3, [r3, #24]
 8005694:	f043 0208 	orr.w	r2, r3, #8
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800569c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80056a0:	2b01      	cmp	r3, #1
 80056a2:	d105      	bne.n	80056b0 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	699a      	ldr	r2, [r3, #24]
 80056a8:	4b06      	ldr	r3, [pc, #24]	@ (80056c4 <USB_DevInit+0x2b8>)
 80056aa:	4313      	orrs	r3, r2
 80056ac:	687a      	ldr	r2, [r7, #4]
 80056ae:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80056b0:	7dfb      	ldrb	r3, [r7, #23]
}
 80056b2:	4618      	mov	r0, r3
 80056b4:	3718      	adds	r7, #24
 80056b6:	46bd      	mov	sp, r7
 80056b8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80056bc:	b004      	add	sp, #16
 80056be:	4770      	bx	lr
 80056c0:	803c3800 	.word	0x803c3800
 80056c4:	40000004 	.word	0x40000004

080056c8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80056c8:	b480      	push	{r7}
 80056ca:	b085      	sub	sp, #20
 80056cc:	af00      	add	r7, sp, #0
 80056ce:	6078      	str	r0, [r7, #4]
 80056d0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80056d2:	2300      	movs	r3, #0
 80056d4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	3301      	adds	r3, #1
 80056da:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80056e2:	d901      	bls.n	80056e8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80056e4:	2303      	movs	r3, #3
 80056e6:	e01b      	b.n	8005720 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	691b      	ldr	r3, [r3, #16]
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	daf2      	bge.n	80056d6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80056f0:	2300      	movs	r3, #0
 80056f2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80056f4:	683b      	ldr	r3, [r7, #0]
 80056f6:	019b      	lsls	r3, r3, #6
 80056f8:	f043 0220 	orr.w	r2, r3, #32
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	3301      	adds	r3, #1
 8005704:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800570c:	d901      	bls.n	8005712 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800570e:	2303      	movs	r3, #3
 8005710:	e006      	b.n	8005720 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	691b      	ldr	r3, [r3, #16]
 8005716:	f003 0320 	and.w	r3, r3, #32
 800571a:	2b20      	cmp	r3, #32
 800571c:	d0f0      	beq.n	8005700 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800571e:	2300      	movs	r3, #0
}
 8005720:	4618      	mov	r0, r3
 8005722:	3714      	adds	r7, #20
 8005724:	46bd      	mov	sp, r7
 8005726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800572a:	4770      	bx	lr

0800572c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800572c:	b480      	push	{r7}
 800572e:	b085      	sub	sp, #20
 8005730:	af00      	add	r7, sp, #0
 8005732:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005734:	2300      	movs	r3, #0
 8005736:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	3301      	adds	r3, #1
 800573c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005744:	d901      	bls.n	800574a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8005746:	2303      	movs	r3, #3
 8005748:	e018      	b.n	800577c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	691b      	ldr	r3, [r3, #16]
 800574e:	2b00      	cmp	r3, #0
 8005750:	daf2      	bge.n	8005738 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8005752:	2300      	movs	r3, #0
 8005754:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	2210      	movs	r2, #16
 800575a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	3301      	adds	r3, #1
 8005760:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005768:	d901      	bls.n	800576e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800576a:	2303      	movs	r3, #3
 800576c:	e006      	b.n	800577c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	691b      	ldr	r3, [r3, #16]
 8005772:	f003 0310 	and.w	r3, r3, #16
 8005776:	2b10      	cmp	r3, #16
 8005778:	d0f0      	beq.n	800575c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800577a:	2300      	movs	r3, #0
}
 800577c:	4618      	mov	r0, r3
 800577e:	3714      	adds	r7, #20
 8005780:	46bd      	mov	sp, r7
 8005782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005786:	4770      	bx	lr

08005788 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8005788:	b480      	push	{r7}
 800578a:	b085      	sub	sp, #20
 800578c:	af00      	add	r7, sp, #0
 800578e:	6078      	str	r0, [r7, #4]
 8005790:	460b      	mov	r3, r1
 8005792:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800579e:	681a      	ldr	r2, [r3, #0]
 80057a0:	78fb      	ldrb	r3, [r7, #3]
 80057a2:	68f9      	ldr	r1, [r7, #12]
 80057a4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80057a8:	4313      	orrs	r3, r2
 80057aa:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80057ac:	2300      	movs	r3, #0
}
 80057ae:	4618      	mov	r0, r3
 80057b0:	3714      	adds	r7, #20
 80057b2:	46bd      	mov	sp, r7
 80057b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b8:	4770      	bx	lr

080057ba <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80057ba:	b480      	push	{r7}
 80057bc:	b085      	sub	sp, #20
 80057be:	af00      	add	r7, sp, #0
 80057c0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	68fa      	ldr	r2, [r7, #12]
 80057d0:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80057d4:	f023 0303 	bic.w	r3, r3, #3
 80057d8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80057e0:	685b      	ldr	r3, [r3, #4]
 80057e2:	68fa      	ldr	r2, [r7, #12]
 80057e4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80057e8:	f043 0302 	orr.w	r3, r3, #2
 80057ec:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80057ee:	2300      	movs	r3, #0
}
 80057f0:	4618      	mov	r0, r3
 80057f2:	3714      	adds	r7, #20
 80057f4:	46bd      	mov	sp, r7
 80057f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057fa:	4770      	bx	lr

080057fc <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80057fc:	b480      	push	{r7}
 80057fe:	b083      	sub	sp, #12
 8005800:	af00      	add	r7, sp, #0
 8005802:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	695b      	ldr	r3, [r3, #20]
 8005808:	f003 0301 	and.w	r3, r3, #1
}
 800580c:	4618      	mov	r0, r3
 800580e:	370c      	adds	r7, #12
 8005810:	46bd      	mov	sp, r7
 8005812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005816:	4770      	bx	lr

08005818 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005818:	b480      	push	{r7}
 800581a:	b085      	sub	sp, #20
 800581c:	af00      	add	r7, sp, #0
 800581e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005820:	2300      	movs	r3, #0
 8005822:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	3301      	adds	r3, #1
 8005828:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005830:	d901      	bls.n	8005836 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8005832:	2303      	movs	r3, #3
 8005834:	e022      	b.n	800587c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	691b      	ldr	r3, [r3, #16]
 800583a:	2b00      	cmp	r3, #0
 800583c:	daf2      	bge.n	8005824 <USB_CoreReset+0xc>

  count = 10U;
 800583e:	230a      	movs	r3, #10
 8005840:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8005842:	e002      	b.n	800584a <USB_CoreReset+0x32>
  {
    count--;
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	3b01      	subs	r3, #1
 8005848:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	2b00      	cmp	r3, #0
 800584e:	d1f9      	bne.n	8005844 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	691b      	ldr	r3, [r3, #16]
 8005854:	f043 0201 	orr.w	r2, r3, #1
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	3301      	adds	r3, #1
 8005860:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005868:	d901      	bls.n	800586e <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800586a:	2303      	movs	r3, #3
 800586c:	e006      	b.n	800587c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	691b      	ldr	r3, [r3, #16]
 8005872:	f003 0301 	and.w	r3, r3, #1
 8005876:	2b01      	cmp	r3, #1
 8005878:	d0f0      	beq.n	800585c <USB_CoreReset+0x44>

  return HAL_OK;
 800587a:	2300      	movs	r3, #0
}
 800587c:	4618      	mov	r0, r3
 800587e:	3714      	adds	r7, #20
 8005880:	46bd      	mov	sp, r7
 8005882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005886:	4770      	bx	lr

08005888 <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 8005888:	b580      	push	{r7, lr}
 800588a:	b084      	sub	sp, #16
 800588c:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 0;
 800588e:	4b87      	ldr	r3, [pc, #540]	@ (8005aac <MX_LWIP_Init+0x224>)
 8005890:	2200      	movs	r2, #0
 8005892:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 0;
 8005894:	4b85      	ldr	r3, [pc, #532]	@ (8005aac <MX_LWIP_Init+0x224>)
 8005896:	2200      	movs	r2, #0
 8005898:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 0;
 800589a:	4b84      	ldr	r3, [pc, #528]	@ (8005aac <MX_LWIP_Init+0x224>)
 800589c:	2200      	movs	r2, #0
 800589e:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 0;
 80058a0:	4b82      	ldr	r3, [pc, #520]	@ (8005aac <MX_LWIP_Init+0x224>)
 80058a2:	2200      	movs	r2, #0
 80058a4:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 0;
 80058a6:	4b82      	ldr	r3, [pc, #520]	@ (8005ab0 <MX_LWIP_Init+0x228>)
 80058a8:	2200      	movs	r2, #0
 80058aa:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 0;
 80058ac:	4b80      	ldr	r3, [pc, #512]	@ (8005ab0 <MX_LWIP_Init+0x228>)
 80058ae:	2200      	movs	r2, #0
 80058b0:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 0;
 80058b2:	4b7f      	ldr	r3, [pc, #508]	@ (8005ab0 <MX_LWIP_Init+0x228>)
 80058b4:	2200      	movs	r2, #0
 80058b6:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 80058b8:	4b7d      	ldr	r3, [pc, #500]	@ (8005ab0 <MX_LWIP_Init+0x228>)
 80058ba:	2200      	movs	r2, #0
 80058bc:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 0;
 80058be:	4b7d      	ldr	r3, [pc, #500]	@ (8005ab4 <MX_LWIP_Init+0x22c>)
 80058c0:	2200      	movs	r2, #0
 80058c2:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 0;
 80058c4:	4b7b      	ldr	r3, [pc, #492]	@ (8005ab4 <MX_LWIP_Init+0x22c>)
 80058c6:	2200      	movs	r2, #0
 80058c8:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 0;
 80058ca:	4b7a      	ldr	r3, [pc, #488]	@ (8005ab4 <MX_LWIP_Init+0x22c>)
 80058cc:	2200      	movs	r2, #0
 80058ce:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 0;
 80058d0:	4b78      	ldr	r3, [pc, #480]	@ (8005ab4 <MX_LWIP_Init+0x22c>)
 80058d2:	2200      	movs	r2, #0
 80058d4:	70da      	strb	r2, [r3, #3]

/* USER CODE BEGIN IP_ADDRESSES */
/* USER CODE END IP_ADDRESSES */

  /* Initialize the LwIP stack without RTOS */
  lwip_init();
 80058d6:	f000 fc6a 	bl	80061ae <lwip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 80058da:	4b74      	ldr	r3, [pc, #464]	@ (8005aac <MX_LWIP_Init+0x224>)
 80058dc:	781b      	ldrb	r3, [r3, #0]
 80058de:	061a      	lsls	r2, r3, #24
 80058e0:	4b72      	ldr	r3, [pc, #456]	@ (8005aac <MX_LWIP_Init+0x224>)
 80058e2:	785b      	ldrb	r3, [r3, #1]
 80058e4:	041b      	lsls	r3, r3, #16
 80058e6:	431a      	orrs	r2, r3
 80058e8:	4b70      	ldr	r3, [pc, #448]	@ (8005aac <MX_LWIP_Init+0x224>)
 80058ea:	789b      	ldrb	r3, [r3, #2]
 80058ec:	021b      	lsls	r3, r3, #8
 80058ee:	4313      	orrs	r3, r2
 80058f0:	4a6e      	ldr	r2, [pc, #440]	@ (8005aac <MX_LWIP_Init+0x224>)
 80058f2:	78d2      	ldrb	r2, [r2, #3]
 80058f4:	4313      	orrs	r3, r2
 80058f6:	061a      	lsls	r2, r3, #24
 80058f8:	4b6c      	ldr	r3, [pc, #432]	@ (8005aac <MX_LWIP_Init+0x224>)
 80058fa:	781b      	ldrb	r3, [r3, #0]
 80058fc:	0619      	lsls	r1, r3, #24
 80058fe:	4b6b      	ldr	r3, [pc, #428]	@ (8005aac <MX_LWIP_Init+0x224>)
 8005900:	785b      	ldrb	r3, [r3, #1]
 8005902:	041b      	lsls	r3, r3, #16
 8005904:	4319      	orrs	r1, r3
 8005906:	4b69      	ldr	r3, [pc, #420]	@ (8005aac <MX_LWIP_Init+0x224>)
 8005908:	789b      	ldrb	r3, [r3, #2]
 800590a:	021b      	lsls	r3, r3, #8
 800590c:	430b      	orrs	r3, r1
 800590e:	4967      	ldr	r1, [pc, #412]	@ (8005aac <MX_LWIP_Init+0x224>)
 8005910:	78c9      	ldrb	r1, [r1, #3]
 8005912:	430b      	orrs	r3, r1
 8005914:	021b      	lsls	r3, r3, #8
 8005916:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800591a:	431a      	orrs	r2, r3
 800591c:	4b63      	ldr	r3, [pc, #396]	@ (8005aac <MX_LWIP_Init+0x224>)
 800591e:	781b      	ldrb	r3, [r3, #0]
 8005920:	0619      	lsls	r1, r3, #24
 8005922:	4b62      	ldr	r3, [pc, #392]	@ (8005aac <MX_LWIP_Init+0x224>)
 8005924:	785b      	ldrb	r3, [r3, #1]
 8005926:	041b      	lsls	r3, r3, #16
 8005928:	4319      	orrs	r1, r3
 800592a:	4b60      	ldr	r3, [pc, #384]	@ (8005aac <MX_LWIP_Init+0x224>)
 800592c:	789b      	ldrb	r3, [r3, #2]
 800592e:	021b      	lsls	r3, r3, #8
 8005930:	430b      	orrs	r3, r1
 8005932:	495e      	ldr	r1, [pc, #376]	@ (8005aac <MX_LWIP_Init+0x224>)
 8005934:	78c9      	ldrb	r1, [r1, #3]
 8005936:	430b      	orrs	r3, r1
 8005938:	0a1b      	lsrs	r3, r3, #8
 800593a:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800593e:	431a      	orrs	r2, r3
 8005940:	4b5a      	ldr	r3, [pc, #360]	@ (8005aac <MX_LWIP_Init+0x224>)
 8005942:	781b      	ldrb	r3, [r3, #0]
 8005944:	0619      	lsls	r1, r3, #24
 8005946:	4b59      	ldr	r3, [pc, #356]	@ (8005aac <MX_LWIP_Init+0x224>)
 8005948:	785b      	ldrb	r3, [r3, #1]
 800594a:	041b      	lsls	r3, r3, #16
 800594c:	4319      	orrs	r1, r3
 800594e:	4b57      	ldr	r3, [pc, #348]	@ (8005aac <MX_LWIP_Init+0x224>)
 8005950:	789b      	ldrb	r3, [r3, #2]
 8005952:	021b      	lsls	r3, r3, #8
 8005954:	430b      	orrs	r3, r1
 8005956:	4955      	ldr	r1, [pc, #340]	@ (8005aac <MX_LWIP_Init+0x224>)
 8005958:	78c9      	ldrb	r1, [r1, #3]
 800595a:	430b      	orrs	r3, r1
 800595c:	0e1b      	lsrs	r3, r3, #24
 800595e:	4313      	orrs	r3, r2
 8005960:	4a55      	ldr	r2, [pc, #340]	@ (8005ab8 <MX_LWIP_Init+0x230>)
 8005962:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 8005964:	4b52      	ldr	r3, [pc, #328]	@ (8005ab0 <MX_LWIP_Init+0x228>)
 8005966:	781b      	ldrb	r3, [r3, #0]
 8005968:	061a      	lsls	r2, r3, #24
 800596a:	4b51      	ldr	r3, [pc, #324]	@ (8005ab0 <MX_LWIP_Init+0x228>)
 800596c:	785b      	ldrb	r3, [r3, #1]
 800596e:	041b      	lsls	r3, r3, #16
 8005970:	431a      	orrs	r2, r3
 8005972:	4b4f      	ldr	r3, [pc, #316]	@ (8005ab0 <MX_LWIP_Init+0x228>)
 8005974:	789b      	ldrb	r3, [r3, #2]
 8005976:	021b      	lsls	r3, r3, #8
 8005978:	4313      	orrs	r3, r2
 800597a:	4a4d      	ldr	r2, [pc, #308]	@ (8005ab0 <MX_LWIP_Init+0x228>)
 800597c:	78d2      	ldrb	r2, [r2, #3]
 800597e:	4313      	orrs	r3, r2
 8005980:	061a      	lsls	r2, r3, #24
 8005982:	4b4b      	ldr	r3, [pc, #300]	@ (8005ab0 <MX_LWIP_Init+0x228>)
 8005984:	781b      	ldrb	r3, [r3, #0]
 8005986:	0619      	lsls	r1, r3, #24
 8005988:	4b49      	ldr	r3, [pc, #292]	@ (8005ab0 <MX_LWIP_Init+0x228>)
 800598a:	785b      	ldrb	r3, [r3, #1]
 800598c:	041b      	lsls	r3, r3, #16
 800598e:	4319      	orrs	r1, r3
 8005990:	4b47      	ldr	r3, [pc, #284]	@ (8005ab0 <MX_LWIP_Init+0x228>)
 8005992:	789b      	ldrb	r3, [r3, #2]
 8005994:	021b      	lsls	r3, r3, #8
 8005996:	430b      	orrs	r3, r1
 8005998:	4945      	ldr	r1, [pc, #276]	@ (8005ab0 <MX_LWIP_Init+0x228>)
 800599a:	78c9      	ldrb	r1, [r1, #3]
 800599c:	430b      	orrs	r3, r1
 800599e:	021b      	lsls	r3, r3, #8
 80059a0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80059a4:	431a      	orrs	r2, r3
 80059a6:	4b42      	ldr	r3, [pc, #264]	@ (8005ab0 <MX_LWIP_Init+0x228>)
 80059a8:	781b      	ldrb	r3, [r3, #0]
 80059aa:	0619      	lsls	r1, r3, #24
 80059ac:	4b40      	ldr	r3, [pc, #256]	@ (8005ab0 <MX_LWIP_Init+0x228>)
 80059ae:	785b      	ldrb	r3, [r3, #1]
 80059b0:	041b      	lsls	r3, r3, #16
 80059b2:	4319      	orrs	r1, r3
 80059b4:	4b3e      	ldr	r3, [pc, #248]	@ (8005ab0 <MX_LWIP_Init+0x228>)
 80059b6:	789b      	ldrb	r3, [r3, #2]
 80059b8:	021b      	lsls	r3, r3, #8
 80059ba:	430b      	orrs	r3, r1
 80059bc:	493c      	ldr	r1, [pc, #240]	@ (8005ab0 <MX_LWIP_Init+0x228>)
 80059be:	78c9      	ldrb	r1, [r1, #3]
 80059c0:	430b      	orrs	r3, r1
 80059c2:	0a1b      	lsrs	r3, r3, #8
 80059c4:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 80059c8:	431a      	orrs	r2, r3
 80059ca:	4b39      	ldr	r3, [pc, #228]	@ (8005ab0 <MX_LWIP_Init+0x228>)
 80059cc:	781b      	ldrb	r3, [r3, #0]
 80059ce:	0619      	lsls	r1, r3, #24
 80059d0:	4b37      	ldr	r3, [pc, #220]	@ (8005ab0 <MX_LWIP_Init+0x228>)
 80059d2:	785b      	ldrb	r3, [r3, #1]
 80059d4:	041b      	lsls	r3, r3, #16
 80059d6:	4319      	orrs	r1, r3
 80059d8:	4b35      	ldr	r3, [pc, #212]	@ (8005ab0 <MX_LWIP_Init+0x228>)
 80059da:	789b      	ldrb	r3, [r3, #2]
 80059dc:	021b      	lsls	r3, r3, #8
 80059de:	430b      	orrs	r3, r1
 80059e0:	4933      	ldr	r1, [pc, #204]	@ (8005ab0 <MX_LWIP_Init+0x228>)
 80059e2:	78c9      	ldrb	r1, [r1, #3]
 80059e4:	430b      	orrs	r3, r1
 80059e6:	0e1b      	lsrs	r3, r3, #24
 80059e8:	4313      	orrs	r3, r2
 80059ea:	4a34      	ldr	r2, [pc, #208]	@ (8005abc <MX_LWIP_Init+0x234>)
 80059ec:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 80059ee:	4b31      	ldr	r3, [pc, #196]	@ (8005ab4 <MX_LWIP_Init+0x22c>)
 80059f0:	781b      	ldrb	r3, [r3, #0]
 80059f2:	061a      	lsls	r2, r3, #24
 80059f4:	4b2f      	ldr	r3, [pc, #188]	@ (8005ab4 <MX_LWIP_Init+0x22c>)
 80059f6:	785b      	ldrb	r3, [r3, #1]
 80059f8:	041b      	lsls	r3, r3, #16
 80059fa:	431a      	orrs	r2, r3
 80059fc:	4b2d      	ldr	r3, [pc, #180]	@ (8005ab4 <MX_LWIP_Init+0x22c>)
 80059fe:	789b      	ldrb	r3, [r3, #2]
 8005a00:	021b      	lsls	r3, r3, #8
 8005a02:	4313      	orrs	r3, r2
 8005a04:	4a2b      	ldr	r2, [pc, #172]	@ (8005ab4 <MX_LWIP_Init+0x22c>)
 8005a06:	78d2      	ldrb	r2, [r2, #3]
 8005a08:	4313      	orrs	r3, r2
 8005a0a:	061a      	lsls	r2, r3, #24
 8005a0c:	4b29      	ldr	r3, [pc, #164]	@ (8005ab4 <MX_LWIP_Init+0x22c>)
 8005a0e:	781b      	ldrb	r3, [r3, #0]
 8005a10:	0619      	lsls	r1, r3, #24
 8005a12:	4b28      	ldr	r3, [pc, #160]	@ (8005ab4 <MX_LWIP_Init+0x22c>)
 8005a14:	785b      	ldrb	r3, [r3, #1]
 8005a16:	041b      	lsls	r3, r3, #16
 8005a18:	4319      	orrs	r1, r3
 8005a1a:	4b26      	ldr	r3, [pc, #152]	@ (8005ab4 <MX_LWIP_Init+0x22c>)
 8005a1c:	789b      	ldrb	r3, [r3, #2]
 8005a1e:	021b      	lsls	r3, r3, #8
 8005a20:	430b      	orrs	r3, r1
 8005a22:	4924      	ldr	r1, [pc, #144]	@ (8005ab4 <MX_LWIP_Init+0x22c>)
 8005a24:	78c9      	ldrb	r1, [r1, #3]
 8005a26:	430b      	orrs	r3, r1
 8005a28:	021b      	lsls	r3, r3, #8
 8005a2a:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8005a2e:	431a      	orrs	r2, r3
 8005a30:	4b20      	ldr	r3, [pc, #128]	@ (8005ab4 <MX_LWIP_Init+0x22c>)
 8005a32:	781b      	ldrb	r3, [r3, #0]
 8005a34:	0619      	lsls	r1, r3, #24
 8005a36:	4b1f      	ldr	r3, [pc, #124]	@ (8005ab4 <MX_LWIP_Init+0x22c>)
 8005a38:	785b      	ldrb	r3, [r3, #1]
 8005a3a:	041b      	lsls	r3, r3, #16
 8005a3c:	4319      	orrs	r1, r3
 8005a3e:	4b1d      	ldr	r3, [pc, #116]	@ (8005ab4 <MX_LWIP_Init+0x22c>)
 8005a40:	789b      	ldrb	r3, [r3, #2]
 8005a42:	021b      	lsls	r3, r3, #8
 8005a44:	430b      	orrs	r3, r1
 8005a46:	491b      	ldr	r1, [pc, #108]	@ (8005ab4 <MX_LWIP_Init+0x22c>)
 8005a48:	78c9      	ldrb	r1, [r1, #3]
 8005a4a:	430b      	orrs	r3, r1
 8005a4c:	0a1b      	lsrs	r3, r3, #8
 8005a4e:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8005a52:	431a      	orrs	r2, r3
 8005a54:	4b17      	ldr	r3, [pc, #92]	@ (8005ab4 <MX_LWIP_Init+0x22c>)
 8005a56:	781b      	ldrb	r3, [r3, #0]
 8005a58:	0619      	lsls	r1, r3, #24
 8005a5a:	4b16      	ldr	r3, [pc, #88]	@ (8005ab4 <MX_LWIP_Init+0x22c>)
 8005a5c:	785b      	ldrb	r3, [r3, #1]
 8005a5e:	041b      	lsls	r3, r3, #16
 8005a60:	4319      	orrs	r1, r3
 8005a62:	4b14      	ldr	r3, [pc, #80]	@ (8005ab4 <MX_LWIP_Init+0x22c>)
 8005a64:	789b      	ldrb	r3, [r3, #2]
 8005a66:	021b      	lsls	r3, r3, #8
 8005a68:	430b      	orrs	r3, r1
 8005a6a:	4912      	ldr	r1, [pc, #72]	@ (8005ab4 <MX_LWIP_Init+0x22c>)
 8005a6c:	78c9      	ldrb	r1, [r1, #3]
 8005a6e:	430b      	orrs	r3, r1
 8005a70:	0e1b      	lsrs	r3, r3, #24
 8005a72:	4313      	orrs	r3, r2
 8005a74:	4a12      	ldr	r2, [pc, #72]	@ (8005ac0 <MX_LWIP_Init+0x238>)
 8005a76:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) without RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &ethernet_input);
 8005a78:	4b12      	ldr	r3, [pc, #72]	@ (8005ac4 <MX_LWIP_Init+0x23c>)
 8005a7a:	9302      	str	r3, [sp, #8]
 8005a7c:	4b12      	ldr	r3, [pc, #72]	@ (8005ac8 <MX_LWIP_Init+0x240>)
 8005a7e:	9301      	str	r3, [sp, #4]
 8005a80:	2300      	movs	r3, #0
 8005a82:	9300      	str	r3, [sp, #0]
 8005a84:	4b0e      	ldr	r3, [pc, #56]	@ (8005ac0 <MX_LWIP_Init+0x238>)
 8005a86:	4a0d      	ldr	r2, [pc, #52]	@ (8005abc <MX_LWIP_Init+0x234>)
 8005a88:	490b      	ldr	r1, [pc, #44]	@ (8005ab8 <MX_LWIP_Init+0x230>)
 8005a8a:	4810      	ldr	r0, [pc, #64]	@ (8005acc <MX_LWIP_Init+0x244>)
 8005a8c:	f001 f876 	bl	8006b7c <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 8005a90:	480e      	ldr	r0, [pc, #56]	@ (8005acc <MX_LWIP_Init+0x244>)
 8005a92:	f001 fa25 	bl	8006ee0 <netif_set_default>

  /* We must always bring the network interface up connection or not... */
  netif_set_up(&gnetif);
 8005a96:	480d      	ldr	r0, [pc, #52]	@ (8005acc <MX_LWIP_Init+0x244>)
 8005a98:	f001 fa32 	bl	8006f00 <netif_set_up>

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernet_link_status_updated);
 8005a9c:	490c      	ldr	r1, [pc, #48]	@ (8005ad0 <MX_LWIP_Init+0x248>)
 8005a9e:	480b      	ldr	r0, [pc, #44]	@ (8005acc <MX_LWIP_Init+0x244>)
 8005aa0:	f001 fb30 	bl	8007104 <netif_set_link_callback>

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 8005aa4:	bf00      	nop
 8005aa6:	46bd      	mov	sp, r7
 8005aa8:	bd80      	pop	{r7, pc}
 8005aaa:	bf00      	nop
 8005aac:	200007f8 	.word	0x200007f8
 8005ab0:	200007fc 	.word	0x200007fc
 8005ab4:	20000800 	.word	0x20000800
 8005ab8:	200007ec 	.word	0x200007ec
 8005abc:	200007f0 	.word	0x200007f0
 8005ac0:	200007f4 	.word	0x200007f4
 8005ac4:	0800f8f5 	.word	0x0800f8f5
 8005ac8:	08005d2d 	.word	0x08005d2d
 8005acc:	200007b8 	.word	0x200007b8
 8005ad0:	08005ad5 	.word	0x08005ad5

08005ad4 <ethernet_link_status_updated>:
  * @brief  Notify the User about the network interface config status
  * @param  netif: the network interface
  * @retval None
  */
static void ethernet_link_status_updated(struct netif *netif)
{
 8005ad4:	b480      	push	{r7}
 8005ad6:	b083      	sub	sp, #12
 8005ad8:	af00      	add	r7, sp, #0
 8005ada:	6078      	str	r0, [r7, #4]
  else /* netif is down */
  {
/* USER CODE BEGIN 6 */
/* USER CODE END 6 */
  }
}
 8005adc:	bf00      	nop
 8005ade:	370c      	adds	r7, #12
 8005ae0:	46bd      	mov	sp, r7
 8005ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae6:	4770      	bx	lr

08005ae8 <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 8005ae8:	b580      	push	{r7, lr}
 8005aea:	b084      	sub	sp, #16
 8005aec:	af00      	add	r7, sp, #0
 8005aee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_eth_init_status = HAL_OK;
 8005af0:	2300      	movs	r3, #0
 8005af2:	73fb      	strb	r3, [r7, #15]
  /* Start ETH HAL Init */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 8005af4:	4b44      	ldr	r3, [pc, #272]	@ (8005c08 <low_level_init+0x120>)
 8005af6:	4a45      	ldr	r2, [pc, #276]	@ (8005c0c <low_level_init+0x124>)
 8005af8:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8005afa:	2300      	movs	r3, #0
 8005afc:	723b      	strb	r3, [r7, #8]
  MACAddr[1] = 0x80;
 8005afe:	2380      	movs	r3, #128	@ 0x80
 8005b00:	727b      	strb	r3, [r7, #9]
  MACAddr[2] = 0xE1;
 8005b02:	23e1      	movs	r3, #225	@ 0xe1
 8005b04:	72bb      	strb	r3, [r7, #10]
  MACAddr[3] = 0x00;
 8005b06:	2300      	movs	r3, #0
 8005b08:	72fb      	strb	r3, [r7, #11]
  MACAddr[4] = 0x00;
 8005b0a:	2300      	movs	r3, #0
 8005b0c:	733b      	strb	r3, [r7, #12]
  MACAddr[5] = 0x00;
 8005b0e:	2300      	movs	r3, #0
 8005b10:	737b      	strb	r3, [r7, #13]
  heth.Init.MACAddr = &MACAddr[0];
 8005b12:	4a3d      	ldr	r2, [pc, #244]	@ (8005c08 <low_level_init+0x120>)
 8005b14:	f107 0308 	add.w	r3, r7, #8
 8005b18:	6053      	str	r3, [r2, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8005b1a:	4b3b      	ldr	r3, [pc, #236]	@ (8005c08 <low_level_init+0x120>)
 8005b1c:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8005b20:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8005b22:	4b39      	ldr	r3, [pc, #228]	@ (8005c08 <low_level_init+0x120>)
 8005b24:	4a3a      	ldr	r2, [pc, #232]	@ (8005c10 <low_level_init+0x128>)
 8005b26:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8005b28:	4b37      	ldr	r3, [pc, #220]	@ (8005c08 <low_level_init+0x120>)
 8005b2a:	4a3a      	ldr	r2, [pc, #232]	@ (8005c14 <low_level_init+0x12c>)
 8005b2c:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1536;
 8005b2e:	4b36      	ldr	r3, [pc, #216]	@ (8005c08 <low_level_init+0x120>)
 8005b30:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 8005b34:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 8005b36:	4834      	ldr	r0, [pc, #208]	@ (8005c08 <low_level_init+0x120>)
 8005b38:	f7fb fe6a 	bl	8001810 <HAL_ETH_Init>
 8005b3c:	4603      	mov	r3, r0
 8005b3e:	73fb      	strb	r3, [r7, #15]

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8005b40:	2238      	movs	r2, #56	@ 0x38
 8005b42:	2100      	movs	r1, #0
 8005b44:	4834      	ldr	r0, [pc, #208]	@ (8005c18 <low_level_init+0x130>)
 8005b46:	f00a f910 	bl	800fd6a <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8005b4a:	4b33      	ldr	r3, [pc, #204]	@ (8005c18 <low_level_init+0x130>)
 8005b4c:	2221      	movs	r2, #33	@ 0x21
 8005b4e:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8005b50:	4b31      	ldr	r3, [pc, #196]	@ (8005c18 <low_level_init+0x130>)
 8005b52:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 8005b56:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8005b58:	4b2f      	ldr	r3, [pc, #188]	@ (8005c18 <low_level_init+0x130>)
 8005b5a:	2200      	movs	r2, #0
 8005b5c:	611a      	str	r2, [r3, #16]

  /* End ETH HAL Init */

  /* Initialize the RX POOL */
  LWIP_MEMPOOL_INIT(RX_POOL);
 8005b5e:	482f      	ldr	r0, [pc, #188]	@ (8005c1c <low_level_init+0x134>)
 8005b60:	f000 fed4 	bl	800690c <memp_init_pool>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	2206      	movs	r2, #6
 8005b68:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 8005b6c:	4b26      	ldr	r3, [pc, #152]	@ (8005c08 <low_level_init+0x120>)
 8005b6e:	685b      	ldr	r3, [r3, #4]
 8005b70:	781a      	ldrb	r2, [r3, #0]
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 8005b78:	4b23      	ldr	r3, [pc, #140]	@ (8005c08 <low_level_init+0x120>)
 8005b7a:	685b      	ldr	r3, [r3, #4]
 8005b7c:	785a      	ldrb	r2, [r3, #1]
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 8005b84:	4b20      	ldr	r3, [pc, #128]	@ (8005c08 <low_level_init+0x120>)
 8005b86:	685b      	ldr	r3, [r3, #4]
 8005b88:	789a      	ldrb	r2, [r3, #2]
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 8005b90:	4b1d      	ldr	r3, [pc, #116]	@ (8005c08 <low_level_init+0x120>)
 8005b92:	685b      	ldr	r3, [r3, #4]
 8005b94:	78da      	ldrb	r2, [r3, #3]
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 8005b9c:	4b1a      	ldr	r3, [pc, #104]	@ (8005c08 <low_level_init+0x120>)
 8005b9e:	685b      	ldr	r3, [r3, #4]
 8005ba0:	791a      	ldrb	r2, [r3, #4]
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 8005ba8:	4b17      	ldr	r3, [pc, #92]	@ (8005c08 <low_level_init+0x120>)
 8005baa:	685b      	ldr	r3, [r3, #4]
 8005bac:	795a      	ldrb	r2, [r3, #5]
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b

  /* maximum transfer unit */
  netif->mtu = ETH_MAX_PAYLOAD;
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8005bba:	849a      	strh	r2, [r3, #36]	@ 0x24

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8005bc2:	f043 030a 	orr.w	r3, r3, #10
 8005bc6:	b2da      	uxtb	r2, r3
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

/* USER CODE BEGIN PHY_PRE_CONFIG */

/* USER CODE END PHY_PRE_CONFIG */
  /* Set PHY IO functions */
  LAN8742_RegisterBusIO(&LAN8742, &LAN8742_IOCtx);
 8005bce:	4914      	ldr	r1, [pc, #80]	@ (8005c20 <low_level_init+0x138>)
 8005bd0:	4814      	ldr	r0, [pc, #80]	@ (8005c24 <low_level_init+0x13c>)
 8005bd2:	f7fb fb38 	bl	8001246 <LAN8742_RegisterBusIO>

  /* Initialize the LAN8742 ETH PHY */
  if(LAN8742_Init(&LAN8742) != LAN8742_STATUS_OK)
 8005bd6:	4813      	ldr	r0, [pc, #76]	@ (8005c24 <low_level_init+0x13c>)
 8005bd8:	f7fb fb67 	bl	80012aa <LAN8742_Init>
 8005bdc:	4603      	mov	r3, r0
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d006      	beq.n	8005bf0 <low_level_init+0x108>
  {
    netif_set_link_down(netif);
 8005be2:	6878      	ldr	r0, [r7, #4]
 8005be4:	f001 fa5e 	bl	80070a4 <netif_set_link_down>
    netif_set_down(netif);
 8005be8:	6878      	ldr	r0, [r7, #4]
 8005bea:	f001 f9f5 	bl	8006fd8 <netif_set_down>
 8005bee:	e008      	b.n	8005c02 <low_level_init+0x11a>
    return;
  }

  if (hal_eth_init_status == HAL_OK)
 8005bf0:	7bfb      	ldrb	r3, [r7, #15]
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d103      	bne.n	8005bfe <low_level_init+0x116>
  {
  /* Get link state */
  ethernet_link_check_state(netif);
 8005bf6:	6878      	ldr	r0, [r7, #4]
 8005bf8:	f000 f9ee 	bl	8005fd8 <ethernet_link_check_state>
 8005bfc:	e001      	b.n	8005c02 <low_level_init+0x11a>
  }
  else
  {
    Error_Handler();
 8005bfe:	f7fb f8a5 	bl	8000d4c <Error_Handler>

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */

}
 8005c02:	3710      	adds	r7, #16
 8005c04:	46bd      	mov	sp, r7
 8005c06:	bd80      	pop	{r7, pc}
 8005c08:	20005190 	.word	0x20005190
 8005c0c:	40028000 	.word	0x40028000
 8005c10:	20000128 	.word	0x20000128
 8005c14:	20000088 	.word	0x20000088
 8005c18:	20005240 	.word	0x20005240
 8005c1c:	080134c0 	.word	0x080134c0
 8005c20:	2000000c 	.word	0x2000000c
 8005c24:	20005278 	.word	0x20005278

08005c28 <low_level_output>:
 *       to become available since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 8005c28:	b580      	push	{r7, lr}
 8005c2a:	b092      	sub	sp, #72	@ 0x48
 8005c2c:	af00      	add	r7, sp, #0
 8005c2e:	6078      	str	r0, [r7, #4]
 8005c30:	6039      	str	r1, [r7, #0]
  uint32_t i = 0U;
 8005c32:	2300      	movs	r3, #0
 8005c34:	647b      	str	r3, [r7, #68]	@ 0x44
  struct pbuf *q = NULL;
 8005c36:	2300      	movs	r3, #0
 8005c38:	643b      	str	r3, [r7, #64]	@ 0x40
  err_t errval = ERR_OK;
 8005c3a:	2300      	movs	r3, #0
 8005c3c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  ETH_BufferTypeDef Txbuffer[ETH_TX_DESC_CNT] = {0};
 8005c40:	f107 030c 	add.w	r3, r7, #12
 8005c44:	2230      	movs	r2, #48	@ 0x30
 8005c46:	2100      	movs	r1, #0
 8005c48:	4618      	mov	r0, r3
 8005c4a:	f00a f88e 	bl	800fd6a <memset>

  memset(Txbuffer, 0 , ETH_TX_DESC_CNT*sizeof(ETH_BufferTypeDef));
 8005c4e:	f107 030c 	add.w	r3, r7, #12
 8005c52:	2230      	movs	r2, #48	@ 0x30
 8005c54:	2100      	movs	r1, #0
 8005c56:	4618      	mov	r0, r3
 8005c58:	f00a f887 	bl	800fd6a <memset>

  for(q = p; q != NULL; q = q->next)
 8005c5c:	683b      	ldr	r3, [r7, #0]
 8005c5e:	643b      	str	r3, [r7, #64]	@ 0x40
 8005c60:	e045      	b.n	8005cee <low_level_output+0xc6>
  {
    if(i >= ETH_TX_DESC_CNT)
 8005c62:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005c64:	2b03      	cmp	r3, #3
 8005c66:	d902      	bls.n	8005c6e <low_level_output+0x46>
      return ERR_IF;
 8005c68:	f06f 030b 	mvn.w	r3, #11
 8005c6c:	e055      	b.n	8005d1a <low_level_output+0xf2>

    Txbuffer[i].buffer = q->payload;
 8005c6e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005c70:	6859      	ldr	r1, [r3, #4]
 8005c72:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005c74:	4613      	mov	r3, r2
 8005c76:	005b      	lsls	r3, r3, #1
 8005c78:	4413      	add	r3, r2
 8005c7a:	009b      	lsls	r3, r3, #2
 8005c7c:	3348      	adds	r3, #72	@ 0x48
 8005c7e:	443b      	add	r3, r7
 8005c80:	3b3c      	subs	r3, #60	@ 0x3c
 8005c82:	6019      	str	r1, [r3, #0]
    Txbuffer[i].len = q->len;
 8005c84:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005c86:	895b      	ldrh	r3, [r3, #10]
 8005c88:	4619      	mov	r1, r3
 8005c8a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005c8c:	4613      	mov	r3, r2
 8005c8e:	005b      	lsls	r3, r3, #1
 8005c90:	4413      	add	r3, r2
 8005c92:	009b      	lsls	r3, r3, #2
 8005c94:	3348      	adds	r3, #72	@ 0x48
 8005c96:	443b      	add	r3, r7
 8005c98:	3b38      	subs	r3, #56	@ 0x38
 8005c9a:	6019      	str	r1, [r3, #0]

    if(i>0)
 8005c9c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d011      	beq.n	8005cc6 <low_level_output+0x9e>
    {
      Txbuffer[i-1].next = &Txbuffer[i];
 8005ca2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005ca4:	1e5a      	subs	r2, r3, #1
 8005ca6:	f107 000c 	add.w	r0, r7, #12
 8005caa:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8005cac:	460b      	mov	r3, r1
 8005cae:	005b      	lsls	r3, r3, #1
 8005cb0:	440b      	add	r3, r1
 8005cb2:	009b      	lsls	r3, r3, #2
 8005cb4:	18c1      	adds	r1, r0, r3
 8005cb6:	4613      	mov	r3, r2
 8005cb8:	005b      	lsls	r3, r3, #1
 8005cba:	4413      	add	r3, r2
 8005cbc:	009b      	lsls	r3, r3, #2
 8005cbe:	3348      	adds	r3, #72	@ 0x48
 8005cc0:	443b      	add	r3, r7
 8005cc2:	3b34      	subs	r3, #52	@ 0x34
 8005cc4:	6019      	str	r1, [r3, #0]
    }

    if(q->next == NULL)
 8005cc6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d109      	bne.n	8005ce2 <low_level_output+0xba>
    {
      Txbuffer[i].next = NULL;
 8005cce:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005cd0:	4613      	mov	r3, r2
 8005cd2:	005b      	lsls	r3, r3, #1
 8005cd4:	4413      	add	r3, r2
 8005cd6:	009b      	lsls	r3, r3, #2
 8005cd8:	3348      	adds	r3, #72	@ 0x48
 8005cda:	443b      	add	r3, r7
 8005cdc:	3b34      	subs	r3, #52	@ 0x34
 8005cde:	2200      	movs	r2, #0
 8005ce0:	601a      	str	r2, [r3, #0]
    }

    i++;
 8005ce2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005ce4:	3301      	adds	r3, #1
 8005ce6:	647b      	str	r3, [r7, #68]	@ 0x44
  for(q = p; q != NULL; q = q->next)
 8005ce8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	643b      	str	r3, [r7, #64]	@ 0x40
 8005cee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d1b6      	bne.n	8005c62 <low_level_output+0x3a>
  }

  TxConfig.Length = p->tot_len;
 8005cf4:	683b      	ldr	r3, [r7, #0]
 8005cf6:	891b      	ldrh	r3, [r3, #8]
 8005cf8:	461a      	mov	r2, r3
 8005cfa:	4b0a      	ldr	r3, [pc, #40]	@ (8005d24 <low_level_output+0xfc>)
 8005cfc:	605a      	str	r2, [r3, #4]
  TxConfig.TxBuffer = Txbuffer;
 8005cfe:	4a09      	ldr	r2, [pc, #36]	@ (8005d24 <low_level_output+0xfc>)
 8005d00:	f107 030c 	add.w	r3, r7, #12
 8005d04:	6093      	str	r3, [r2, #8]
  TxConfig.pData = p;
 8005d06:	4a07      	ldr	r2, [pc, #28]	@ (8005d24 <low_level_output+0xfc>)
 8005d08:	683b      	ldr	r3, [r7, #0]
 8005d0a:	6353      	str	r3, [r2, #52]	@ 0x34

  HAL_ETH_Transmit(&heth, &TxConfig, ETH_DMA_TRANSMIT_TIMEOUT);
 8005d0c:	2214      	movs	r2, #20
 8005d0e:	4905      	ldr	r1, [pc, #20]	@ (8005d24 <low_level_output+0xfc>)
 8005d10:	4805      	ldr	r0, [pc, #20]	@ (8005d28 <low_level_output+0x100>)
 8005d12:	f7fb fecf 	bl	8001ab4 <HAL_ETH_Transmit>

  return errval;
 8005d16:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 8005d1a:	4618      	mov	r0, r3
 8005d1c:	3748      	adds	r7, #72	@ 0x48
 8005d1e:	46bd      	mov	sp, r7
 8005d20:	bd80      	pop	{r7, pc}
 8005d22:	bf00      	nop
 8005d24:	20005240 	.word	0x20005240
 8005d28:	20005190 	.word	0x20005190

08005d2c <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 8005d2c:	b580      	push	{r7, lr}
 8005d2e:	b082      	sub	sp, #8
 8005d30:	af00      	add	r7, sp, #0
 8005d32:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d106      	bne.n	8005d48 <ethernetif_init+0x1c>
 8005d3a:	4b0e      	ldr	r3, [pc, #56]	@ (8005d74 <ethernetif_init+0x48>)
 8005d3c:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8005d40:	490d      	ldr	r1, [pc, #52]	@ (8005d78 <ethernetif_init+0x4c>)
 8005d42:	480e      	ldr	r0, [pc, #56]	@ (8005d7c <ethernetif_init+0x50>)
 8005d44:	f009 ffac 	bl	800fca0 <iprintf>
   * The last argument should be replaced with your link speed, in units
   * of bits per second.
   */
  // MIB2_INIT_NETIF(netif, snmp_ifType_ethernet_csmacd, LINK_SPEED_OF_YOUR_NETIF_IN_BPS);

  netif->name[0] = IFNAME0;
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	2273      	movs	r2, #115	@ 0x73
 8005d4c:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
  netif->name[1] = IFNAME1;
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	2274      	movs	r2, #116	@ 0x74
 8005d54:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	4a09      	ldr	r2, [pc, #36]	@ (8005d80 <ethernetif_init+0x54>)
 8005d5c:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	4a08      	ldr	r2, [pc, #32]	@ (8005d84 <ethernetif_init+0x58>)
 8005d62:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 8005d64:	6878      	ldr	r0, [r7, #4]
 8005d66:	f7ff febf 	bl	8005ae8 <low_level_init>

  return ERR_OK;
 8005d6a:	2300      	movs	r3, #0
}
 8005d6c:	4618      	mov	r0, r3
 8005d6e:	3708      	adds	r7, #8
 8005d70:	46bd      	mov	sp, r7
 8005d72:	bd80      	pop	{r7, pc}
 8005d74:	08010ac8 	.word	0x08010ac8
 8005d78:	08010ae4 	.word	0x08010ae4
 8005d7c:	08010af4 	.word	0x08010af4
 8005d80:	0800ddad 	.word	0x0800ddad
 8005d84:	08005c29 	.word	0x08005c29

08005d88 <pbuf_free_custom>:
  * @brief  Custom Rx pbuf free callback
  * @param  pbuf: pbuf to be freed
  * @retval None
  */
void pbuf_free_custom(struct pbuf *p)
{
 8005d88:	b580      	push	{r7, lr}
 8005d8a:	b084      	sub	sp, #16
 8005d8c:	af00      	add	r7, sp, #0
 8005d8e:	6078      	str	r0, [r7, #4]
  struct pbuf_custom* custom_pbuf = (struct pbuf_custom*)p;
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	60fb      	str	r3, [r7, #12]
  LWIP_MEMPOOL_FREE(RX_POOL, custom_pbuf);
 8005d94:	68f9      	ldr	r1, [r7, #12]
 8005d96:	4807      	ldr	r0, [pc, #28]	@ (8005db4 <pbuf_free_custom+0x2c>)
 8005d98:	f000 fe9a 	bl	8006ad0 <memp_free_pool>

  /* If the Rx Buffer Pool was exhausted, signal the ethernetif_input task to
   * call HAL_ETH_GetRxDataBuffer to rebuild the Rx descriptors. */

  if (RxAllocStatus == RX_ALLOC_ERROR)
 8005d9c:	4b06      	ldr	r3, [pc, #24]	@ (8005db8 <pbuf_free_custom+0x30>)
 8005d9e:	781b      	ldrb	r3, [r3, #0]
 8005da0:	2b01      	cmp	r3, #1
 8005da2:	d102      	bne.n	8005daa <pbuf_free_custom+0x22>
  {
    RxAllocStatus = RX_ALLOC_OK;
 8005da4:	4b04      	ldr	r3, [pc, #16]	@ (8005db8 <pbuf_free_custom+0x30>)
 8005da6:	2200      	movs	r2, #0
 8005da8:	701a      	strb	r2, [r3, #0]
  }
}
 8005daa:	bf00      	nop
 8005dac:	3710      	adds	r7, #16
 8005dae:	46bd      	mov	sp, r7
 8005db0:	bd80      	pop	{r7, pc}
 8005db2:	bf00      	nop
 8005db4:	080134c0 	.word	0x080134c0
 8005db8:	2000518c 	.word	0x2000518c

08005dbc <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Current Time value
*/
u32_t sys_now(void)
{
 8005dbc:	b580      	push	{r7, lr}
 8005dbe:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8005dc0:	f7fb fb98 	bl	80014f4 <HAL_GetTick>
 8005dc4:	4603      	mov	r3, r0
}
 8005dc6:	4618      	mov	r0, r3
 8005dc8:	bd80      	pop	{r7, pc}
	...

08005dcc <HAL_ETH_MspInit>:
  * @param  ethHandle: ETH handle
  * @retval None
  */

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 8005dcc:	b580      	push	{r7, lr}
 8005dce:	b08e      	sub	sp, #56	@ 0x38
 8005dd0:	af00      	add	r7, sp, #0
 8005dd2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005dd4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005dd8:	2200      	movs	r2, #0
 8005dda:	601a      	str	r2, [r3, #0]
 8005ddc:	605a      	str	r2, [r3, #4]
 8005dde:	609a      	str	r2, [r3, #8]
 8005de0:	60da      	str	r2, [r3, #12]
 8005de2:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	4a4e      	ldr	r2, [pc, #312]	@ (8005f24 <HAL_ETH_MspInit+0x158>)
 8005dea:	4293      	cmp	r3, r2
 8005dec:	f040 8096 	bne.w	8005f1c <HAL_ETH_MspInit+0x150>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH_CLK_ENABLE();
 8005df0:	4b4d      	ldr	r3, [pc, #308]	@ (8005f28 <HAL_ETH_MspInit+0x15c>)
 8005df2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005df4:	4a4c      	ldr	r2, [pc, #304]	@ (8005f28 <HAL_ETH_MspInit+0x15c>)
 8005df6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8005dfa:	6313      	str	r3, [r2, #48]	@ 0x30
 8005dfc:	4b4a      	ldr	r3, [pc, #296]	@ (8005f28 <HAL_ETH_MspInit+0x15c>)
 8005dfe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e00:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e04:	623b      	str	r3, [r7, #32]
 8005e06:	6a3b      	ldr	r3, [r7, #32]
 8005e08:	4b47      	ldr	r3, [pc, #284]	@ (8005f28 <HAL_ETH_MspInit+0x15c>)
 8005e0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e0c:	4a46      	ldr	r2, [pc, #280]	@ (8005f28 <HAL_ETH_MspInit+0x15c>)
 8005e0e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005e12:	6313      	str	r3, [r2, #48]	@ 0x30
 8005e14:	4b44      	ldr	r3, [pc, #272]	@ (8005f28 <HAL_ETH_MspInit+0x15c>)
 8005e16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e18:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005e1c:	61fb      	str	r3, [r7, #28]
 8005e1e:	69fb      	ldr	r3, [r7, #28]
 8005e20:	4b41      	ldr	r3, [pc, #260]	@ (8005f28 <HAL_ETH_MspInit+0x15c>)
 8005e22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e24:	4a40      	ldr	r2, [pc, #256]	@ (8005f28 <HAL_ETH_MspInit+0x15c>)
 8005e26:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005e2a:	6313      	str	r3, [r2, #48]	@ 0x30
 8005e2c:	4b3e      	ldr	r3, [pc, #248]	@ (8005f28 <HAL_ETH_MspInit+0x15c>)
 8005e2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e30:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005e34:	61bb      	str	r3, [r7, #24]
 8005e36:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005e38:	4b3b      	ldr	r3, [pc, #236]	@ (8005f28 <HAL_ETH_MspInit+0x15c>)
 8005e3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e3c:	4a3a      	ldr	r2, [pc, #232]	@ (8005f28 <HAL_ETH_MspInit+0x15c>)
 8005e3e:	f043 0304 	orr.w	r3, r3, #4
 8005e42:	6313      	str	r3, [r2, #48]	@ 0x30
 8005e44:	4b38      	ldr	r3, [pc, #224]	@ (8005f28 <HAL_ETH_MspInit+0x15c>)
 8005e46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e48:	f003 0304 	and.w	r3, r3, #4
 8005e4c:	617b      	str	r3, [r7, #20]
 8005e4e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005e50:	4b35      	ldr	r3, [pc, #212]	@ (8005f28 <HAL_ETH_MspInit+0x15c>)
 8005e52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e54:	4a34      	ldr	r2, [pc, #208]	@ (8005f28 <HAL_ETH_MspInit+0x15c>)
 8005e56:	f043 0301 	orr.w	r3, r3, #1
 8005e5a:	6313      	str	r3, [r2, #48]	@ 0x30
 8005e5c:	4b32      	ldr	r3, [pc, #200]	@ (8005f28 <HAL_ETH_MspInit+0x15c>)
 8005e5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e60:	f003 0301 	and.w	r3, r3, #1
 8005e64:	613b      	str	r3, [r7, #16]
 8005e66:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005e68:	4b2f      	ldr	r3, [pc, #188]	@ (8005f28 <HAL_ETH_MspInit+0x15c>)
 8005e6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e6c:	4a2e      	ldr	r2, [pc, #184]	@ (8005f28 <HAL_ETH_MspInit+0x15c>)
 8005e6e:	f043 0302 	orr.w	r3, r3, #2
 8005e72:	6313      	str	r3, [r2, #48]	@ 0x30
 8005e74:	4b2c      	ldr	r3, [pc, #176]	@ (8005f28 <HAL_ETH_MspInit+0x15c>)
 8005e76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e78:	f003 0302 	and.w	r3, r3, #2
 8005e7c:	60fb      	str	r3, [r7, #12]
 8005e7e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8005e80:	4b29      	ldr	r3, [pc, #164]	@ (8005f28 <HAL_ETH_MspInit+0x15c>)
 8005e82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e84:	4a28      	ldr	r2, [pc, #160]	@ (8005f28 <HAL_ETH_MspInit+0x15c>)
 8005e86:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005e8a:	6313      	str	r3, [r2, #48]	@ 0x30
 8005e8c:	4b26      	ldr	r3, [pc, #152]	@ (8005f28 <HAL_ETH_MspInit+0x15c>)
 8005e8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e90:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e94:	60bb      	str	r3, [r7, #8]
 8005e96:	68bb      	ldr	r3, [r7, #8]
    PB0     ------> ETH_RXD2
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8005e98:	2332      	movs	r3, #50	@ 0x32
 8005e9a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005e9c:	2302      	movs	r3, #2
 8005e9e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005ea0:	2300      	movs	r3, #0
 8005ea2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005ea4:	2303      	movs	r3, #3
 8005ea6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8005ea8:	230b      	movs	r3, #11
 8005eaa:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005eac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005eb0:	4619      	mov	r1, r3
 8005eb2:	481e      	ldr	r0, [pc, #120]	@ (8005f2c <HAL_ETH_MspInit+0x160>)
 8005eb4:	f7fc fd1e 	bl	80028f4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|RMII_MDIO_Pin|GPIO_PIN_7;
 8005eb8:	2386      	movs	r3, #134	@ 0x86
 8005eba:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005ebc:	2302      	movs	r3, #2
 8005ebe:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005ec0:	2300      	movs	r3, #0
 8005ec2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005ec4:	2303      	movs	r3, #3
 8005ec6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8005ec8:	230b      	movs	r3, #11
 8005eca:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005ecc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005ed0:	4619      	mov	r1, r3
 8005ed2:	4817      	ldr	r0, [pc, #92]	@ (8005f30 <HAL_ETH_MspInit+0x164>)
 8005ed4:	f7fc fd0e 	bl	80028f4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_13;
 8005ed8:	f242 0301 	movw	r3, #8193	@ 0x2001
 8005edc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005ede:	2302      	movs	r3, #2
 8005ee0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005ee2:	2300      	movs	r3, #0
 8005ee4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005ee6:	2303      	movs	r3, #3
 8005ee8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8005eea:	230b      	movs	r3, #11
 8005eec:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005eee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005ef2:	4619      	mov	r1, r3
 8005ef4:	480f      	ldr	r0, [pc, #60]	@ (8005f34 <HAL_ETH_MspInit+0x168>)
 8005ef6:	f7fc fcfd 	bl	80028f4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8005efa:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8005efe:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005f00:	2302      	movs	r3, #2
 8005f02:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005f04:	2300      	movs	r3, #0
 8005f06:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005f08:	2303      	movs	r3, #3
 8005f0a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8005f0c:	230b      	movs	r3, #11
 8005f0e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8005f10:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005f14:	4619      	mov	r1, r3
 8005f16:	4808      	ldr	r0, [pc, #32]	@ (8005f38 <HAL_ETH_MspInit+0x16c>)
 8005f18:	f7fc fcec 	bl	80028f4 <HAL_GPIO_Init>

  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 8005f1c:	bf00      	nop
 8005f1e:	3738      	adds	r7, #56	@ 0x38
 8005f20:	46bd      	mov	sp, r7
 8005f22:	bd80      	pop	{r7, pc}
 8005f24:	40028000 	.word	0x40028000
 8005f28:	40023800 	.word	0x40023800
 8005f2c:	40020800 	.word	0x40020800
 8005f30:	40020000 	.word	0x40020000
 8005f34:	40020400 	.word	0x40020400
 8005f38:	40021800 	.word	0x40021800

08005f3c <ETH_PHY_IO_Init>:
  * @brief  Initializes the MDIO interface GPIO and clocks.
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_Init(void)
{
 8005f3c:	b580      	push	{r7, lr}
 8005f3e:	af00      	add	r7, sp, #0
  /* We assume that MDIO GPIO configuration is already done
     in the ETH_MspInit() else it should be done here
  */

  /* Configure the MDIO Clock */
  HAL_ETH_SetMDIOClockRange(&heth);
 8005f40:	4802      	ldr	r0, [pc, #8]	@ (8005f4c <ETH_PHY_IO_Init+0x10>)
 8005f42:	f7fc f875 	bl	8002030 <HAL_ETH_SetMDIOClockRange>

  return 0;
 8005f46:	2300      	movs	r3, #0
}
 8005f48:	4618      	mov	r0, r3
 8005f4a:	bd80      	pop	{r7, pc}
 8005f4c:	20005190 	.word	0x20005190

08005f50 <ETH_PHY_IO_DeInit>:
  * @brief  De-Initializes the MDIO interface .
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_DeInit (void)
{
 8005f50:	b480      	push	{r7}
 8005f52:	af00      	add	r7, sp, #0
  return 0;
 8005f54:	2300      	movs	r3, #0
}
 8005f56:	4618      	mov	r0, r3
 8005f58:	46bd      	mov	sp, r7
 8005f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f5e:	4770      	bx	lr

08005f60 <ETH_PHY_IO_ReadReg>:
  * @param  RegAddr: PHY register address
  * @param  pRegVal: pointer to hold the register value
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_ReadReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t *pRegVal)
{
 8005f60:	b580      	push	{r7, lr}
 8005f62:	b084      	sub	sp, #16
 8005f64:	af00      	add	r7, sp, #0
 8005f66:	60f8      	str	r0, [r7, #12]
 8005f68:	60b9      	str	r1, [r7, #8]
 8005f6a:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_ReadPHYRegister(&heth, DevAddr, RegAddr, pRegVal) != HAL_OK)
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	68ba      	ldr	r2, [r7, #8]
 8005f70:	68f9      	ldr	r1, [r7, #12]
 8005f72:	4807      	ldr	r0, [pc, #28]	@ (8005f90 <ETH_PHY_IO_ReadReg+0x30>)
 8005f74:	f7fb feb6 	bl	8001ce4 <HAL_ETH_ReadPHYRegister>
 8005f78:	4603      	mov	r3, r0
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d002      	beq.n	8005f84 <ETH_PHY_IO_ReadReg+0x24>
  {
    return -1;
 8005f7e:	f04f 33ff 	mov.w	r3, #4294967295
 8005f82:	e000      	b.n	8005f86 <ETH_PHY_IO_ReadReg+0x26>
  }

  return 0;
 8005f84:	2300      	movs	r3, #0
}
 8005f86:	4618      	mov	r0, r3
 8005f88:	3710      	adds	r7, #16
 8005f8a:	46bd      	mov	sp, r7
 8005f8c:	bd80      	pop	{r7, pc}
 8005f8e:	bf00      	nop
 8005f90:	20005190 	.word	0x20005190

08005f94 <ETH_PHY_IO_WriteReg>:
  * @param  RegAddr: PHY register address
  * @param  RegVal: Value to be written
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_WriteReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t RegVal)
{
 8005f94:	b580      	push	{r7, lr}
 8005f96:	b084      	sub	sp, #16
 8005f98:	af00      	add	r7, sp, #0
 8005f9a:	60f8      	str	r0, [r7, #12]
 8005f9c:	60b9      	str	r1, [r7, #8]
 8005f9e:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_WritePHYRegister(&heth, DevAddr, RegAddr, RegVal) != HAL_OK)
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	68ba      	ldr	r2, [r7, #8]
 8005fa4:	68f9      	ldr	r1, [r7, #12]
 8005fa6:	4807      	ldr	r0, [pc, #28]	@ (8005fc4 <ETH_PHY_IO_WriteReg+0x30>)
 8005fa8:	f7fb fee7 	bl	8001d7a <HAL_ETH_WritePHYRegister>
 8005fac:	4603      	mov	r3, r0
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d002      	beq.n	8005fb8 <ETH_PHY_IO_WriteReg+0x24>
  {
    return -1;
 8005fb2:	f04f 33ff 	mov.w	r3, #4294967295
 8005fb6:	e000      	b.n	8005fba <ETH_PHY_IO_WriteReg+0x26>
  }

  return 0;
 8005fb8:	2300      	movs	r3, #0
}
 8005fba:	4618      	mov	r0, r3
 8005fbc:	3710      	adds	r7, #16
 8005fbe:	46bd      	mov	sp, r7
 8005fc0:	bd80      	pop	{r7, pc}
 8005fc2:	bf00      	nop
 8005fc4:	20005190 	.word	0x20005190

08005fc8 <ETH_PHY_IO_GetTick>:
/**
  * @brief  Get the time in millisecons used for internal PHY driver process.
  * @retval Time value
  */
int32_t ETH_PHY_IO_GetTick(void)
{
 8005fc8:	b580      	push	{r7, lr}
 8005fca:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8005fcc:	f7fb fa92 	bl	80014f4 <HAL_GetTick>
 8005fd0:	4603      	mov	r3, r0
}
 8005fd2:	4618      	mov	r0, r3
 8005fd4:	bd80      	pop	{r7, pc}
	...

08005fd8 <ethernet_link_check_state>:
/**
  * @brief  Check the ETH link state then update ETH driver and netif link accordingly.
  * @retval None
  */
void ethernet_link_check_state(struct netif *netif)
{
 8005fd8:	b580      	push	{r7, lr}
 8005fda:	b0a0      	sub	sp, #128	@ 0x80
 8005fdc:	af00      	add	r7, sp, #0
 8005fde:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef MACConf = {0};
 8005fe0:	f107 030c 	add.w	r3, r7, #12
 8005fe4:	2264      	movs	r2, #100	@ 0x64
 8005fe6:	2100      	movs	r1, #0
 8005fe8:	4618      	mov	r0, r3
 8005fea:	f009 febe 	bl	800fd6a <memset>
  int32_t PHYLinkState = 0;
 8005fee:	2300      	movs	r3, #0
 8005ff0:	673b      	str	r3, [r7, #112]	@ 0x70
  uint32_t linkchanged = 0U, speed = 0U, duplex = 0U;
 8005ff2:	2300      	movs	r3, #0
 8005ff4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005ff6:	2300      	movs	r3, #0
 8005ff8:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005ffa:	2300      	movs	r3, #0
 8005ffc:	677b      	str	r3, [r7, #116]	@ 0x74

  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 8005ffe:	483a      	ldr	r0, [pc, #232]	@ (80060e8 <ethernet_link_check_state+0x110>)
 8006000:	f7fb f9a0 	bl	8001344 <LAN8742_GetLinkState>
 8006004:	6738      	str	r0, [r7, #112]	@ 0x70

  if(netif_is_link_up(netif) && (PHYLinkState <= LAN8742_STATUS_LINK_DOWN))
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800600c:	089b      	lsrs	r3, r3, #2
 800600e:	f003 0301 	and.w	r3, r3, #1
 8006012:	b2db      	uxtb	r3, r3
 8006014:	2b00      	cmp	r3, #0
 8006016:	d00c      	beq.n	8006032 <ethernet_link_check_state+0x5a>
 8006018:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800601a:	2b01      	cmp	r3, #1
 800601c:	dc09      	bgt.n	8006032 <ethernet_link_check_state+0x5a>
  {
    HAL_ETH_Stop(&heth);
 800601e:	4833      	ldr	r0, [pc, #204]	@ (80060ec <ethernet_link_check_state+0x114>)
 8006020:	f7fb fcef 	bl	8001a02 <HAL_ETH_Stop>
    netif_set_down(netif);
 8006024:	6878      	ldr	r0, [r7, #4]
 8006026:	f000 ffd7 	bl	8006fd8 <netif_set_down>
    netif_set_link_down(netif);
 800602a:	6878      	ldr	r0, [r7, #4]
 800602c:	f001 f83a 	bl	80070a4 <netif_set_link_down>
      netif_set_up(netif);
      netif_set_link_up(netif);
    }
  }

}
 8006030:	e055      	b.n	80060de <ethernet_link_check_state+0x106>
  else if(!netif_is_link_up(netif) && (PHYLinkState > LAN8742_STATUS_LINK_DOWN))
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8006038:	f003 0304 	and.w	r3, r3, #4
 800603c:	2b00      	cmp	r3, #0
 800603e:	d14e      	bne.n	80060de <ethernet_link_check_state+0x106>
 8006040:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006042:	2b01      	cmp	r3, #1
 8006044:	dd4b      	ble.n	80060de <ethernet_link_check_state+0x106>
    switch (PHYLinkState)
 8006046:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006048:	3b02      	subs	r3, #2
 800604a:	2b03      	cmp	r3, #3
 800604c:	d82a      	bhi.n	80060a4 <ethernet_link_check_state+0xcc>
 800604e:	a201      	add	r2, pc, #4	@ (adr r2, 8006054 <ethernet_link_check_state+0x7c>)
 8006050:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006054:	08006065 	.word	0x08006065
 8006058:	08006077 	.word	0x08006077
 800605c:	08006087 	.word	0x08006087
 8006060:	08006097 	.word	0x08006097
      duplex = ETH_FULLDUPLEX_MODE;
 8006064:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8006068:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_100M;
 800606a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800606e:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 8006070:	2301      	movs	r3, #1
 8006072:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 8006074:	e017      	b.n	80060a6 <ethernet_link_check_state+0xce>
      duplex = ETH_HALFDUPLEX_MODE;
 8006076:	2300      	movs	r3, #0
 8006078:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_100M;
 800607a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800607e:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 8006080:	2301      	movs	r3, #1
 8006082:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 8006084:	e00f      	b.n	80060a6 <ethernet_link_check_state+0xce>
      duplex = ETH_FULLDUPLEX_MODE;
 8006086:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800608a:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_10M;
 800608c:	2300      	movs	r3, #0
 800608e:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 8006090:	2301      	movs	r3, #1
 8006092:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 8006094:	e007      	b.n	80060a6 <ethernet_link_check_state+0xce>
      duplex = ETH_HALFDUPLEX_MODE;
 8006096:	2300      	movs	r3, #0
 8006098:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_10M;
 800609a:	2300      	movs	r3, #0
 800609c:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800609e:	2301      	movs	r3, #1
 80060a0:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 80060a2:	e000      	b.n	80060a6 <ethernet_link_check_state+0xce>
      break;
 80060a4:	bf00      	nop
    if(linkchanged)
 80060a6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d018      	beq.n	80060de <ethernet_link_check_state+0x106>
      HAL_ETH_GetMACConfig(&heth, &MACConf);
 80060ac:	f107 030c 	add.w	r3, r7, #12
 80060b0:	4619      	mov	r1, r3
 80060b2:	480e      	ldr	r0, [pc, #56]	@ (80060ec <ethernet_link_check_state+0x114>)
 80060b4:	f7fb feaa 	bl	8001e0c <HAL_ETH_GetMACConfig>
      MACConf.DuplexMode = duplex;
 80060b8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80060ba:	627b      	str	r3, [r7, #36]	@ 0x24
      MACConf.Speed = speed;
 80060bc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80060be:	623b      	str	r3, [r7, #32]
      HAL_ETH_SetMACConfig(&heth, &MACConf);
 80060c0:	f107 030c 	add.w	r3, r7, #12
 80060c4:	4619      	mov	r1, r3
 80060c6:	4809      	ldr	r0, [pc, #36]	@ (80060ec <ethernet_link_check_state+0x114>)
 80060c8:	f7fb ff97 	bl	8001ffa <HAL_ETH_SetMACConfig>
      HAL_ETH_Start(&heth);
 80060cc:	4807      	ldr	r0, [pc, #28]	@ (80060ec <ethernet_link_check_state+0x114>)
 80060ce:	f7fb fc39 	bl	8001944 <HAL_ETH_Start>
      netif_set_up(netif);
 80060d2:	6878      	ldr	r0, [r7, #4]
 80060d4:	f000 ff14 	bl	8006f00 <netif_set_up>
      netif_set_link_up(netif);
 80060d8:	6878      	ldr	r0, [r7, #4]
 80060da:	f000 ffaf 	bl	800703c <netif_set_link_up>
}
 80060de:	bf00      	nop
 80060e0:	3780      	adds	r7, #128	@ 0x80
 80060e2:	46bd      	mov	sp, r7
 80060e4:	bd80      	pop	{r7, pc}
 80060e6:	bf00      	nop
 80060e8:	20005278 	.word	0x20005278
 80060ec:	20005190 	.word	0x20005190

080060f0 <HAL_ETH_RxAllocateCallback>:

void HAL_ETH_RxAllocateCallback(uint8_t **buff)
{
 80060f0:	b580      	push	{r7, lr}
 80060f2:	b086      	sub	sp, #24
 80060f4:	af02      	add	r7, sp, #8
 80060f6:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH RxAllocateCallback */
  struct pbuf_custom *p = LWIP_MEMPOOL_ALLOC(RX_POOL);
 80060f8:	4812      	ldr	r0, [pc, #72]	@ (8006144 <HAL_ETH_RxAllocateCallback+0x54>)
 80060fa:	f000 fc7b 	bl	80069f4 <memp_malloc_pool>
 80060fe:	60f8      	str	r0, [r7, #12]
  if (p)
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	2b00      	cmp	r3, #0
 8006104:	d014      	beq.n	8006130 <HAL_ETH_RxAllocateCallback+0x40>
  {
    /* Get the buff from the struct pbuf address. */
    *buff = (uint8_t *)p + offsetof(RxBuff_t, buff);
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	f103 0220 	add.w	r2, r3, #32
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	601a      	str	r2, [r3, #0]
    p->custom_free_function = pbuf_free_custom;
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	4a0d      	ldr	r2, [pc, #52]	@ (8006148 <HAL_ETH_RxAllocateCallback+0x58>)
 8006114:	611a      	str	r2, [r3, #16]
    /* Initialize the struct pbuf.
    * This must be performed whenever a buffer's allocated because it may be
    * changed by lwIP or the app, e.g., pbuf_free decrements ref. */
    pbuf_alloced_custom(PBUF_RAW, 0, PBUF_REF, p, *buff, ETH_RX_BUF_SIZE);
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 800611e:	9201      	str	r2, [sp, #4]
 8006120:	9300      	str	r3, [sp, #0]
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	2241      	movs	r2, #65	@ 0x41
 8006126:	2100      	movs	r1, #0
 8006128:	2000      	movs	r0, #0
 800612a:	f001 f991 	bl	8007450 <pbuf_alloced_custom>
  {
    RxAllocStatus = RX_ALLOC_ERROR;
    *buff = NULL;
  }
/* USER CODE END HAL ETH RxAllocateCallback */
}
 800612e:	e005      	b.n	800613c <HAL_ETH_RxAllocateCallback+0x4c>
    RxAllocStatus = RX_ALLOC_ERROR;
 8006130:	4b06      	ldr	r3, [pc, #24]	@ (800614c <HAL_ETH_RxAllocateCallback+0x5c>)
 8006132:	2201      	movs	r2, #1
 8006134:	701a      	strb	r2, [r3, #0]
    *buff = NULL;
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	2200      	movs	r2, #0
 800613a:	601a      	str	r2, [r3, #0]
}
 800613c:	bf00      	nop
 800613e:	3710      	adds	r7, #16
 8006140:	46bd      	mov	sp, r7
 8006142:	bd80      	pop	{r7, pc}
 8006144:	080134c0 	.word	0x080134c0
 8006148:	08005d89 	.word	0x08005d89
 800614c:	2000518c 	.word	0x2000518c

08006150 <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 8006150:	b480      	push	{r7}
 8006152:	b083      	sub	sp, #12
 8006154:	af00      	add	r7, sp, #0
 8006156:	4603      	mov	r3, r0
 8006158:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 800615a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800615e:	021b      	lsls	r3, r3, #8
 8006160:	b21a      	sxth	r2, r3
 8006162:	88fb      	ldrh	r3, [r7, #6]
 8006164:	0a1b      	lsrs	r3, r3, #8
 8006166:	b29b      	uxth	r3, r3
 8006168:	b21b      	sxth	r3, r3
 800616a:	4313      	orrs	r3, r2
 800616c:	b21b      	sxth	r3, r3
 800616e:	b29b      	uxth	r3, r3
}
 8006170:	4618      	mov	r0, r3
 8006172:	370c      	adds	r7, #12
 8006174:	46bd      	mov	sp, r7
 8006176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800617a:	4770      	bx	lr

0800617c <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 800617c:	b480      	push	{r7}
 800617e:	b083      	sub	sp, #12
 8006180:	af00      	add	r7, sp, #0
 8006182:	6078      	str	r0, [r7, #4]
  return PP_HTONL(n);
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	061a      	lsls	r2, r3, #24
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	021b      	lsls	r3, r3, #8
 800618c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8006190:	431a      	orrs	r2, r3
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	0a1b      	lsrs	r3, r3, #8
 8006196:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800619a:	431a      	orrs	r2, r3
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	0e1b      	lsrs	r3, r3, #24
 80061a0:	4313      	orrs	r3, r2
}
 80061a2:	4618      	mov	r0, r3
 80061a4:	370c      	adds	r7, #12
 80061a6:	46bd      	mov	sp, r7
 80061a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ac:	4770      	bx	lr

080061ae <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 80061ae:	b580      	push	{r7, lr}
 80061b0:	b082      	sub	sp, #8
 80061b2:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 80061b4:	2300      	movs	r3, #0
 80061b6:	607b      	str	r3, [r7, #4]
  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
#endif /* !NO_SYS */
  mem_init();
 80061b8:	f000 f8d4 	bl	8006364 <mem_init>
  memp_init();
 80061bc:	f000 fbd6 	bl	800696c <memp_init>
  pbuf_init();
  netif_init();
 80061c0:	f000 fcd4 	bl	8006b6c <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 80061c4:	f006 ffec 	bl	800d1a0 <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 80061c8:	f001 fd8a 	bl	8007ce0 <tcp_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 80061cc:	f006 ffa0 	bl	800d110 <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 80061d0:	bf00      	nop
 80061d2:	3708      	adds	r7, #8
 80061d4:	46bd      	mov	sp, r7
 80061d6:	bd80      	pop	{r7, pc}

080061d8 <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 80061d8:	b480      	push	{r7}
 80061da:	b083      	sub	sp, #12
 80061dc:	af00      	add	r7, sp, #0
 80061de:	4603      	mov	r3, r0
 80061e0:	80fb      	strh	r3, [r7, #6]
  return (struct mem *)(void *)&ram[ptr];
 80061e2:	4b05      	ldr	r3, [pc, #20]	@ (80061f8 <ptr_to_mem+0x20>)
 80061e4:	681a      	ldr	r2, [r3, #0]
 80061e6:	88fb      	ldrh	r3, [r7, #6]
 80061e8:	4413      	add	r3, r2
}
 80061ea:	4618      	mov	r0, r3
 80061ec:	370c      	adds	r7, #12
 80061ee:	46bd      	mov	sp, r7
 80061f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f4:	4770      	bx	lr
 80061f6:	bf00      	nop
 80061f8:	200052b0 	.word	0x200052b0

080061fc <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 80061fc:	b480      	push	{r7}
 80061fe:	b083      	sub	sp, #12
 8006200:	af00      	add	r7, sp, #0
 8006202:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 8006204:	4b05      	ldr	r3, [pc, #20]	@ (800621c <mem_to_ptr+0x20>)
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	687a      	ldr	r2, [r7, #4]
 800620a:	1ad3      	subs	r3, r2, r3
 800620c:	b29b      	uxth	r3, r3
}
 800620e:	4618      	mov	r0, r3
 8006210:	370c      	adds	r7, #12
 8006212:	46bd      	mov	sp, r7
 8006214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006218:	4770      	bx	lr
 800621a:	bf00      	nop
 800621c:	200052b0 	.word	0x200052b0

08006220 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 8006220:	b590      	push	{r4, r7, lr}
 8006222:	b085      	sub	sp, #20
 8006224:	af00      	add	r7, sp, #0
 8006226:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 8006228:	4b45      	ldr	r3, [pc, #276]	@ (8006340 <plug_holes+0x120>)
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	687a      	ldr	r2, [r7, #4]
 800622e:	429a      	cmp	r2, r3
 8006230:	d206      	bcs.n	8006240 <plug_holes+0x20>
 8006232:	4b44      	ldr	r3, [pc, #272]	@ (8006344 <plug_holes+0x124>)
 8006234:	f240 12df 	movw	r2, #479	@ 0x1df
 8006238:	4943      	ldr	r1, [pc, #268]	@ (8006348 <plug_holes+0x128>)
 800623a:	4844      	ldr	r0, [pc, #272]	@ (800634c <plug_holes+0x12c>)
 800623c:	f009 fd30 	bl	800fca0 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 8006240:	4b43      	ldr	r3, [pc, #268]	@ (8006350 <plug_holes+0x130>)
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	687a      	ldr	r2, [r7, #4]
 8006246:	429a      	cmp	r2, r3
 8006248:	d306      	bcc.n	8006258 <plug_holes+0x38>
 800624a:	4b3e      	ldr	r3, [pc, #248]	@ (8006344 <plug_holes+0x124>)
 800624c:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8006250:	4940      	ldr	r1, [pc, #256]	@ (8006354 <plug_holes+0x134>)
 8006252:	483e      	ldr	r0, [pc, #248]	@ (800634c <plug_holes+0x12c>)
 8006254:	f009 fd24 	bl	800fca0 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	791b      	ldrb	r3, [r3, #4]
 800625c:	2b00      	cmp	r3, #0
 800625e:	d006      	beq.n	800626e <plug_holes+0x4e>
 8006260:	4b38      	ldr	r3, [pc, #224]	@ (8006344 <plug_holes+0x124>)
 8006262:	f240 12e1 	movw	r2, #481	@ 0x1e1
 8006266:	493c      	ldr	r1, [pc, #240]	@ (8006358 <plug_holes+0x138>)
 8006268:	4838      	ldr	r0, [pc, #224]	@ (800634c <plug_holes+0x12c>)
 800626a:	f009 fd19 	bl	800fca0 <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	881b      	ldrh	r3, [r3, #0]
 8006272:	f5b3 5f10 	cmp.w	r3, #9216	@ 0x2400
 8006276:	d906      	bls.n	8006286 <plug_holes+0x66>
 8006278:	4b32      	ldr	r3, [pc, #200]	@ (8006344 <plug_holes+0x124>)
 800627a:	f44f 72f2 	mov.w	r2, #484	@ 0x1e4
 800627e:	4937      	ldr	r1, [pc, #220]	@ (800635c <plug_holes+0x13c>)
 8006280:	4832      	ldr	r0, [pc, #200]	@ (800634c <plug_holes+0x12c>)
 8006282:	f009 fd0d 	bl	800fca0 <iprintf>

  nmem = ptr_to_mem(mem->next);
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	881b      	ldrh	r3, [r3, #0]
 800628a:	4618      	mov	r0, r3
 800628c:	f7ff ffa4 	bl	80061d8 <ptr_to_mem>
 8006290:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 8006292:	687a      	ldr	r2, [r7, #4]
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	429a      	cmp	r2, r3
 8006298:	d024      	beq.n	80062e4 <plug_holes+0xc4>
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	791b      	ldrb	r3, [r3, #4]
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d120      	bne.n	80062e4 <plug_holes+0xc4>
 80062a2:	4b2b      	ldr	r3, [pc, #172]	@ (8006350 <plug_holes+0x130>)
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	68fa      	ldr	r2, [r7, #12]
 80062a8:	429a      	cmp	r2, r3
 80062aa:	d01b      	beq.n	80062e4 <plug_holes+0xc4>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 80062ac:	4b2c      	ldr	r3, [pc, #176]	@ (8006360 <plug_holes+0x140>)
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	68fa      	ldr	r2, [r7, #12]
 80062b2:	429a      	cmp	r2, r3
 80062b4:	d102      	bne.n	80062bc <plug_holes+0x9c>
      lfree = mem;
 80062b6:	4a2a      	ldr	r2, [pc, #168]	@ (8006360 <plug_holes+0x140>)
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	881a      	ldrh	r2, [r3, #0]
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	801a      	strh	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	881b      	ldrh	r3, [r3, #0]
 80062c8:	f5b3 5f10 	cmp.w	r3, #9216	@ 0x2400
 80062cc:	d00a      	beq.n	80062e4 <plug_holes+0xc4>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	881b      	ldrh	r3, [r3, #0]
 80062d2:	4618      	mov	r0, r3
 80062d4:	f7ff ff80 	bl	80061d8 <ptr_to_mem>
 80062d8:	4604      	mov	r4, r0
 80062da:	6878      	ldr	r0, [r7, #4]
 80062dc:	f7ff ff8e 	bl	80061fc <mem_to_ptr>
 80062e0:	4603      	mov	r3, r0
 80062e2:	8063      	strh	r3, [r4, #2]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	885b      	ldrh	r3, [r3, #2]
 80062e8:	4618      	mov	r0, r3
 80062ea:	f7ff ff75 	bl	80061d8 <ptr_to_mem>
 80062ee:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 80062f0:	68ba      	ldr	r2, [r7, #8]
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	429a      	cmp	r2, r3
 80062f6:	d01f      	beq.n	8006338 <plug_holes+0x118>
 80062f8:	68bb      	ldr	r3, [r7, #8]
 80062fa:	791b      	ldrb	r3, [r3, #4]
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d11b      	bne.n	8006338 <plug_holes+0x118>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 8006300:	4b17      	ldr	r3, [pc, #92]	@ (8006360 <plug_holes+0x140>)
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	687a      	ldr	r2, [r7, #4]
 8006306:	429a      	cmp	r2, r3
 8006308:	d102      	bne.n	8006310 <plug_holes+0xf0>
      lfree = pmem;
 800630a:	4a15      	ldr	r2, [pc, #84]	@ (8006360 <plug_holes+0x140>)
 800630c:	68bb      	ldr	r3, [r7, #8]
 800630e:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	881a      	ldrh	r2, [r3, #0]
 8006314:	68bb      	ldr	r3, [r7, #8]
 8006316:	801a      	strh	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	881b      	ldrh	r3, [r3, #0]
 800631c:	f5b3 5f10 	cmp.w	r3, #9216	@ 0x2400
 8006320:	d00a      	beq.n	8006338 <plug_holes+0x118>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	881b      	ldrh	r3, [r3, #0]
 8006326:	4618      	mov	r0, r3
 8006328:	f7ff ff56 	bl	80061d8 <ptr_to_mem>
 800632c:	4604      	mov	r4, r0
 800632e:	68b8      	ldr	r0, [r7, #8]
 8006330:	f7ff ff64 	bl	80061fc <mem_to_ptr>
 8006334:	4603      	mov	r3, r0
 8006336:	8063      	strh	r3, [r4, #2]
    }
  }
}
 8006338:	bf00      	nop
 800633a:	3714      	adds	r7, #20
 800633c:	46bd      	mov	sp, r7
 800633e:	bd90      	pop	{r4, r7, pc}
 8006340:	200052b0 	.word	0x200052b0
 8006344:	08010b1c 	.word	0x08010b1c
 8006348:	08010b4c 	.word	0x08010b4c
 800634c:	08010b64 	.word	0x08010b64
 8006350:	200052b4 	.word	0x200052b4
 8006354:	08010b8c 	.word	0x08010b8c
 8006358:	08010ba8 	.word	0x08010ba8
 800635c:	08010bc4 	.word	0x08010bc4
 8006360:	200052b8 	.word	0x200052b8

08006364 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 8006364:	b580      	push	{r7, lr}
 8006366:	b082      	sub	sp, #8
 8006368:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 800636a:	4b16      	ldr	r3, [pc, #88]	@ (80063c4 <mem_init+0x60>)
 800636c:	4a16      	ldr	r2, [pc, #88]	@ (80063c8 <mem_init+0x64>)
 800636e:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 8006370:	4b14      	ldr	r3, [pc, #80]	@ (80063c4 <mem_init+0x60>)
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	f44f 5210 	mov.w	r2, #9216	@ 0x2400
 800637c:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	2200      	movs	r2, #0
 8006382:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	2200      	movs	r2, #0
 8006388:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 800638a:	f44f 5010 	mov.w	r0, #9216	@ 0x2400
 800638e:	f7ff ff23 	bl	80061d8 <ptr_to_mem>
 8006392:	4603      	mov	r3, r0
 8006394:	4a0d      	ldr	r2, [pc, #52]	@ (80063cc <mem_init+0x68>)
 8006396:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 8006398:	4b0c      	ldr	r3, [pc, #48]	@ (80063cc <mem_init+0x68>)
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	2201      	movs	r2, #1
 800639e:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 80063a0:	4b0a      	ldr	r3, [pc, #40]	@ (80063cc <mem_init+0x68>)
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	f44f 5210 	mov.w	r2, #9216	@ 0x2400
 80063a8:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 80063aa:	4b08      	ldr	r3, [pc, #32]	@ (80063cc <mem_init+0x68>)
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	f44f 5210 	mov.w	r2, #9216	@ 0x2400
 80063b2:	805a      	strh	r2, [r3, #2]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 80063b4:	4b03      	ldr	r3, [pc, #12]	@ (80063c4 <mem_init+0x60>)
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	4a05      	ldr	r2, [pc, #20]	@ (80063d0 <mem_init+0x6c>)
 80063ba:	6013      	str	r3, [r2, #0]
  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
    LWIP_ASSERT("failed to create mem_mutex", 0);
  }
}
 80063bc:	bf00      	nop
 80063be:	3708      	adds	r7, #8
 80063c0:	46bd      	mov	sp, r7
 80063c2:	bd80      	pop	{r7, pc}
 80063c4:	200052b0 	.word	0x200052b0
 80063c8:	2007d900 	.word	0x2007d900
 80063cc:	200052b4 	.word	0x200052b4
 80063d0:	200052b8 	.word	0x200052b8

080063d4 <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 80063d4:	b580      	push	{r7, lr}
 80063d6:	b086      	sub	sp, #24
 80063d8:	af00      	add	r7, sp, #0
 80063da:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 80063dc:	6878      	ldr	r0, [r7, #4]
 80063de:	f7ff ff0d 	bl	80061fc <mem_to_ptr>
 80063e2:	4603      	mov	r3, r0
 80063e4:	82fb      	strh	r3, [r7, #22]
  nmem = ptr_to_mem(mem->next);
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	881b      	ldrh	r3, [r3, #0]
 80063ea:	4618      	mov	r0, r3
 80063ec:	f7ff fef4 	bl	80061d8 <ptr_to_mem>
 80063f0:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	885b      	ldrh	r3, [r3, #2]
 80063f6:	4618      	mov	r0, r3
 80063f8:	f7ff feee 	bl	80061d8 <ptr_to_mem>
 80063fc:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	881b      	ldrh	r3, [r3, #0]
 8006402:	f5b3 5f10 	cmp.w	r3, #9216	@ 0x2400
 8006406:	d818      	bhi.n	800643a <mem_link_valid+0x66>
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	885b      	ldrh	r3, [r3, #2]
 800640c:	f5b3 5f10 	cmp.w	r3, #9216	@ 0x2400
 8006410:	d813      	bhi.n	800643a <mem_link_valid+0x66>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	885b      	ldrh	r3, [r3, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 8006416:	8afa      	ldrh	r2, [r7, #22]
 8006418:	429a      	cmp	r2, r3
 800641a:	d004      	beq.n	8006426 <mem_link_valid+0x52>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	881b      	ldrh	r3, [r3, #0]
 8006420:	8afa      	ldrh	r2, [r7, #22]
 8006422:	429a      	cmp	r2, r3
 8006424:	d109      	bne.n	800643a <mem_link_valid+0x66>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 8006426:	4b08      	ldr	r3, [pc, #32]	@ (8006448 <mem_link_valid+0x74>)
 8006428:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800642a:	693a      	ldr	r2, [r7, #16]
 800642c:	429a      	cmp	r2, r3
 800642e:	d006      	beq.n	800643e <mem_link_valid+0x6a>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 8006430:	693b      	ldr	r3, [r7, #16]
 8006432:	885b      	ldrh	r3, [r3, #2]
 8006434:	8afa      	ldrh	r2, [r7, #22]
 8006436:	429a      	cmp	r2, r3
 8006438:	d001      	beq.n	800643e <mem_link_valid+0x6a>
    return 0;
 800643a:	2300      	movs	r3, #0
 800643c:	e000      	b.n	8006440 <mem_link_valid+0x6c>
  }
  return 1;
 800643e:	2301      	movs	r3, #1
}
 8006440:	4618      	mov	r0, r3
 8006442:	3718      	adds	r7, #24
 8006444:	46bd      	mov	sp, r7
 8006446:	bd80      	pop	{r7, pc}
 8006448:	200052b4 	.word	0x200052b4

0800644c <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 800644c:	b580      	push	{r7, lr}
 800644e:	b084      	sub	sp, #16
 8006450:	af00      	add	r7, sp, #0
 8006452:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	2b00      	cmp	r3, #0
 8006458:	d04c      	beq.n	80064f4 <mem_free+0xa8>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	f003 0303 	and.w	r3, r3, #3
 8006460:	2b00      	cmp	r3, #0
 8006462:	d007      	beq.n	8006474 <mem_free+0x28>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 8006464:	4b25      	ldr	r3, [pc, #148]	@ (80064fc <mem_free+0xb0>)
 8006466:	f240 2273 	movw	r2, #627	@ 0x273
 800646a:	4925      	ldr	r1, [pc, #148]	@ (8006500 <mem_free+0xb4>)
 800646c:	4825      	ldr	r0, [pc, #148]	@ (8006504 <mem_free+0xb8>)
 800646e:	f009 fc17 	bl	800fca0 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 8006472:	e040      	b.n	80064f6 <mem_free+0xaa>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	3b08      	subs	r3, #8
 8006478:	60fb      	str	r3, [r7, #12]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 800647a:	4b23      	ldr	r3, [pc, #140]	@ (8006508 <mem_free+0xbc>)
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	68fa      	ldr	r2, [r7, #12]
 8006480:	429a      	cmp	r2, r3
 8006482:	d306      	bcc.n	8006492 <mem_free+0x46>
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	f103 020c 	add.w	r2, r3, #12
 800648a:	4b20      	ldr	r3, [pc, #128]	@ (800650c <mem_free+0xc0>)
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	429a      	cmp	r2, r3
 8006490:	d907      	bls.n	80064a2 <mem_free+0x56>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 8006492:	4b1a      	ldr	r3, [pc, #104]	@ (80064fc <mem_free+0xb0>)
 8006494:	f240 227f 	movw	r2, #639	@ 0x27f
 8006498:	491d      	ldr	r1, [pc, #116]	@ (8006510 <mem_free+0xc4>)
 800649a:	481a      	ldr	r0, [pc, #104]	@ (8006504 <mem_free+0xb8>)
 800649c:	f009 fc00 	bl	800fca0 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 80064a0:	e029      	b.n	80064f6 <mem_free+0xaa>
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
  /* mem has to be in a used state */
  if (!mem->used) {
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	791b      	ldrb	r3, [r3, #4]
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d107      	bne.n	80064ba <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 80064aa:	4b14      	ldr	r3, [pc, #80]	@ (80064fc <mem_free+0xb0>)
 80064ac:	f44f 7223 	mov.w	r2, #652	@ 0x28c
 80064b0:	4918      	ldr	r1, [pc, #96]	@ (8006514 <mem_free+0xc8>)
 80064b2:	4814      	ldr	r0, [pc, #80]	@ (8006504 <mem_free+0xb8>)
 80064b4:	f009 fbf4 	bl	800fca0 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 80064b8:	e01d      	b.n	80064f6 <mem_free+0xaa>
  }

  if (!mem_link_valid(mem)) {
 80064ba:	68f8      	ldr	r0, [r7, #12]
 80064bc:	f7ff ff8a 	bl	80063d4 <mem_link_valid>
 80064c0:	4603      	mov	r3, r0
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d107      	bne.n	80064d6 <mem_free+0x8a>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 80064c6:	4b0d      	ldr	r3, [pc, #52]	@ (80064fc <mem_free+0xb0>)
 80064c8:	f240 2295 	movw	r2, #661	@ 0x295
 80064cc:	4912      	ldr	r1, [pc, #72]	@ (8006518 <mem_free+0xcc>)
 80064ce:	480d      	ldr	r0, [pc, #52]	@ (8006504 <mem_free+0xb8>)
 80064d0:	f009 fbe6 	bl	800fca0 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 80064d4:	e00f      	b.n	80064f6 <mem_free+0xaa>
  }

  /* mem is now unused. */
  mem->used = 0;
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	2200      	movs	r2, #0
 80064da:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 80064dc:	4b0f      	ldr	r3, [pc, #60]	@ (800651c <mem_free+0xd0>)
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	68fa      	ldr	r2, [r7, #12]
 80064e2:	429a      	cmp	r2, r3
 80064e4:	d202      	bcs.n	80064ec <mem_free+0xa0>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 80064e6:	4a0d      	ldr	r2, [pc, #52]	@ (800651c <mem_free+0xd0>)
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 80064ec:	68f8      	ldr	r0, [r7, #12]
 80064ee:	f7ff fe97 	bl	8006220 <plug_holes>
 80064f2:	e000      	b.n	80064f6 <mem_free+0xaa>
    return;
 80064f4:	bf00      	nop
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
}
 80064f6:	3710      	adds	r7, #16
 80064f8:	46bd      	mov	sp, r7
 80064fa:	bd80      	pop	{r7, pc}
 80064fc:	08010b1c 	.word	0x08010b1c
 8006500:	08010bf0 	.word	0x08010bf0
 8006504:	08010b64 	.word	0x08010b64
 8006508:	200052b0 	.word	0x200052b0
 800650c:	200052b4 	.word	0x200052b4
 8006510:	08010c14 	.word	0x08010c14
 8006514:	08010c30 	.word	0x08010c30
 8006518:	08010c58 	.word	0x08010c58
 800651c:	200052b8 	.word	0x200052b8

08006520 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 8006520:	b580      	push	{r7, lr}
 8006522:	b088      	sub	sp, #32
 8006524:	af00      	add	r7, sp, #0
 8006526:	6078      	str	r0, [r7, #4]
 8006528:	460b      	mov	r3, r1
 800652a:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 800652c:	887b      	ldrh	r3, [r7, #2]
 800652e:	3303      	adds	r3, #3
 8006530:	b29b      	uxth	r3, r3
 8006532:	f023 0303 	bic.w	r3, r3, #3
 8006536:	83fb      	strh	r3, [r7, #30]
  if (newsize < MIN_SIZE_ALIGNED) {
 8006538:	8bfb      	ldrh	r3, [r7, #30]
 800653a:	2b0b      	cmp	r3, #11
 800653c:	d801      	bhi.n	8006542 <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 800653e:	230c      	movs	r3, #12
 8006540:	83fb      	strh	r3, [r7, #30]
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 8006542:	8bfb      	ldrh	r3, [r7, #30]
 8006544:	f5b3 5f10 	cmp.w	r3, #9216	@ 0x2400
 8006548:	d803      	bhi.n	8006552 <mem_trim+0x32>
 800654a:	8bfa      	ldrh	r2, [r7, #30]
 800654c:	887b      	ldrh	r3, [r7, #2]
 800654e:	429a      	cmp	r2, r3
 8006550:	d201      	bcs.n	8006556 <mem_trim+0x36>
    return NULL;
 8006552:	2300      	movs	r3, #0
 8006554:	e0cc      	b.n	80066f0 <mem_trim+0x1d0>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 8006556:	4b68      	ldr	r3, [pc, #416]	@ (80066f8 <mem_trim+0x1d8>)
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	687a      	ldr	r2, [r7, #4]
 800655c:	429a      	cmp	r2, r3
 800655e:	d304      	bcc.n	800656a <mem_trim+0x4a>
 8006560:	4b66      	ldr	r3, [pc, #408]	@ (80066fc <mem_trim+0x1dc>)
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	687a      	ldr	r2, [r7, #4]
 8006566:	429a      	cmp	r2, r3
 8006568:	d306      	bcc.n	8006578 <mem_trim+0x58>
 800656a:	4b65      	ldr	r3, [pc, #404]	@ (8006700 <mem_trim+0x1e0>)
 800656c:	f240 22d1 	movw	r2, #721	@ 0x2d1
 8006570:	4964      	ldr	r1, [pc, #400]	@ (8006704 <mem_trim+0x1e4>)
 8006572:	4865      	ldr	r0, [pc, #404]	@ (8006708 <mem_trim+0x1e8>)
 8006574:	f009 fb94 	bl	800fca0 <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 8006578:	4b5f      	ldr	r3, [pc, #380]	@ (80066f8 <mem_trim+0x1d8>)
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	687a      	ldr	r2, [r7, #4]
 800657e:	429a      	cmp	r2, r3
 8006580:	d304      	bcc.n	800658c <mem_trim+0x6c>
 8006582:	4b5e      	ldr	r3, [pc, #376]	@ (80066fc <mem_trim+0x1dc>)
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	687a      	ldr	r2, [r7, #4]
 8006588:	429a      	cmp	r2, r3
 800658a:	d301      	bcc.n	8006590 <mem_trim+0x70>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return rmem;
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	e0af      	b.n	80066f0 <mem_trim+0x1d0>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	3b08      	subs	r3, #8
 8006594:	61bb      	str	r3, [r7, #24]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 8006596:	69b8      	ldr	r0, [r7, #24]
 8006598:	f7ff fe30 	bl	80061fc <mem_to_ptr>
 800659c:	4603      	mov	r3, r0
 800659e:	82fb      	strh	r3, [r7, #22]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 80065a0:	69bb      	ldr	r3, [r7, #24]
 80065a2:	881a      	ldrh	r2, [r3, #0]
 80065a4:	8afb      	ldrh	r3, [r7, #22]
 80065a6:	1ad3      	subs	r3, r2, r3
 80065a8:	b29b      	uxth	r3, r3
 80065aa:	3b08      	subs	r3, #8
 80065ac:	82bb      	strh	r3, [r7, #20]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 80065ae:	8bfa      	ldrh	r2, [r7, #30]
 80065b0:	8abb      	ldrh	r3, [r7, #20]
 80065b2:	429a      	cmp	r2, r3
 80065b4:	d906      	bls.n	80065c4 <mem_trim+0xa4>
 80065b6:	4b52      	ldr	r3, [pc, #328]	@ (8006700 <mem_trim+0x1e0>)
 80065b8:	f44f 7239 	mov.w	r2, #740	@ 0x2e4
 80065bc:	4953      	ldr	r1, [pc, #332]	@ (800670c <mem_trim+0x1ec>)
 80065be:	4852      	ldr	r0, [pc, #328]	@ (8006708 <mem_trim+0x1e8>)
 80065c0:	f009 fb6e 	bl	800fca0 <iprintf>
  if (newsize > size) {
 80065c4:	8bfa      	ldrh	r2, [r7, #30]
 80065c6:	8abb      	ldrh	r3, [r7, #20]
 80065c8:	429a      	cmp	r2, r3
 80065ca:	d901      	bls.n	80065d0 <mem_trim+0xb0>
    /* not supported */
    return NULL;
 80065cc:	2300      	movs	r3, #0
 80065ce:	e08f      	b.n	80066f0 <mem_trim+0x1d0>
  }
  if (newsize == size) {
 80065d0:	8bfa      	ldrh	r2, [r7, #30]
 80065d2:	8abb      	ldrh	r3, [r7, #20]
 80065d4:	429a      	cmp	r2, r3
 80065d6:	d101      	bne.n	80065dc <mem_trim+0xbc>
    /* No change in size, simply return */
    return rmem;
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	e089      	b.n	80066f0 <mem_trim+0x1d0>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();

  mem2 = ptr_to_mem(mem->next);
 80065dc:	69bb      	ldr	r3, [r7, #24]
 80065de:	881b      	ldrh	r3, [r3, #0]
 80065e0:	4618      	mov	r0, r3
 80065e2:	f7ff fdf9 	bl	80061d8 <ptr_to_mem>
 80065e6:	6138      	str	r0, [r7, #16]
  if (mem2->used == 0) {
 80065e8:	693b      	ldr	r3, [r7, #16]
 80065ea:	791b      	ldrb	r3, [r3, #4]
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d13f      	bne.n	8006670 <mem_trim+0x150>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 80065f0:	69bb      	ldr	r3, [r7, #24]
 80065f2:	881b      	ldrh	r3, [r3, #0]
 80065f4:	f5b3 5f10 	cmp.w	r3, #9216	@ 0x2400
 80065f8:	d106      	bne.n	8006608 <mem_trim+0xe8>
 80065fa:	4b41      	ldr	r3, [pc, #260]	@ (8006700 <mem_trim+0x1e0>)
 80065fc:	f240 22f5 	movw	r2, #757	@ 0x2f5
 8006600:	4943      	ldr	r1, [pc, #268]	@ (8006710 <mem_trim+0x1f0>)
 8006602:	4841      	ldr	r0, [pc, #260]	@ (8006708 <mem_trim+0x1e8>)
 8006604:	f009 fb4c 	bl	800fca0 <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 8006608:	693b      	ldr	r3, [r7, #16]
 800660a:	881b      	ldrh	r3, [r3, #0]
 800660c:	81bb      	strh	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800660e:	8afa      	ldrh	r2, [r7, #22]
 8006610:	8bfb      	ldrh	r3, [r7, #30]
 8006612:	4413      	add	r3, r2
 8006614:	b29b      	uxth	r3, r3
 8006616:	3308      	adds	r3, #8
 8006618:	81fb      	strh	r3, [r7, #14]
    if (lfree == mem2) {
 800661a:	4b3e      	ldr	r3, [pc, #248]	@ (8006714 <mem_trim+0x1f4>)
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	693a      	ldr	r2, [r7, #16]
 8006620:	429a      	cmp	r2, r3
 8006622:	d106      	bne.n	8006632 <mem_trim+0x112>
      lfree = ptr_to_mem(ptr2);
 8006624:	89fb      	ldrh	r3, [r7, #14]
 8006626:	4618      	mov	r0, r3
 8006628:	f7ff fdd6 	bl	80061d8 <ptr_to_mem>
 800662c:	4603      	mov	r3, r0
 800662e:	4a39      	ldr	r2, [pc, #228]	@ (8006714 <mem_trim+0x1f4>)
 8006630:	6013      	str	r3, [r2, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 8006632:	89fb      	ldrh	r3, [r7, #14]
 8006634:	4618      	mov	r0, r3
 8006636:	f7ff fdcf 	bl	80061d8 <ptr_to_mem>
 800663a:	6138      	str	r0, [r7, #16]
    mem2->used = 0;
 800663c:	693b      	ldr	r3, [r7, #16]
 800663e:	2200      	movs	r2, #0
 8006640:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 8006642:	693b      	ldr	r3, [r7, #16]
 8006644:	89ba      	ldrh	r2, [r7, #12]
 8006646:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 8006648:	693b      	ldr	r3, [r7, #16]
 800664a:	8afa      	ldrh	r2, [r7, #22]
 800664c:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 800664e:	69bb      	ldr	r3, [r7, #24]
 8006650:	89fa      	ldrh	r2, [r7, #14]
 8006652:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 8006654:	693b      	ldr	r3, [r7, #16]
 8006656:	881b      	ldrh	r3, [r3, #0]
 8006658:	f5b3 5f10 	cmp.w	r3, #9216	@ 0x2400
 800665c:	d047      	beq.n	80066ee <mem_trim+0x1ce>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800665e:	693b      	ldr	r3, [r7, #16]
 8006660:	881b      	ldrh	r3, [r3, #0]
 8006662:	4618      	mov	r0, r3
 8006664:	f7ff fdb8 	bl	80061d8 <ptr_to_mem>
 8006668:	4602      	mov	r2, r0
 800666a:	89fb      	ldrh	r3, [r7, #14]
 800666c:	8053      	strh	r3, [r2, #2]
 800666e:	e03e      	b.n	80066ee <mem_trim+0x1ce>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 8006670:	8bfb      	ldrh	r3, [r7, #30]
 8006672:	f103 0214 	add.w	r2, r3, #20
 8006676:	8abb      	ldrh	r3, [r7, #20]
 8006678:	429a      	cmp	r2, r3
 800667a:	d838      	bhi.n	80066ee <mem_trim+0x1ce>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800667c:	8afa      	ldrh	r2, [r7, #22]
 800667e:	8bfb      	ldrh	r3, [r7, #30]
 8006680:	4413      	add	r3, r2
 8006682:	b29b      	uxth	r3, r3
 8006684:	3308      	adds	r3, #8
 8006686:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 8006688:	69bb      	ldr	r3, [r7, #24]
 800668a:	881b      	ldrh	r3, [r3, #0]
 800668c:	f5b3 5f10 	cmp.w	r3, #9216	@ 0x2400
 8006690:	d106      	bne.n	80066a0 <mem_trim+0x180>
 8006692:	4b1b      	ldr	r3, [pc, #108]	@ (8006700 <mem_trim+0x1e0>)
 8006694:	f240 3216 	movw	r2, #790	@ 0x316
 8006698:	491d      	ldr	r1, [pc, #116]	@ (8006710 <mem_trim+0x1f0>)
 800669a:	481b      	ldr	r0, [pc, #108]	@ (8006708 <mem_trim+0x1e8>)
 800669c:	f009 fb00 	bl	800fca0 <iprintf>
    mem2 = ptr_to_mem(ptr2);
 80066a0:	89fb      	ldrh	r3, [r7, #14]
 80066a2:	4618      	mov	r0, r3
 80066a4:	f7ff fd98 	bl	80061d8 <ptr_to_mem>
 80066a8:	6138      	str	r0, [r7, #16]
    if (mem2 < lfree) {
 80066aa:	4b1a      	ldr	r3, [pc, #104]	@ (8006714 <mem_trim+0x1f4>)
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	693a      	ldr	r2, [r7, #16]
 80066b0:	429a      	cmp	r2, r3
 80066b2:	d202      	bcs.n	80066ba <mem_trim+0x19a>
      lfree = mem2;
 80066b4:	4a17      	ldr	r2, [pc, #92]	@ (8006714 <mem_trim+0x1f4>)
 80066b6:	693b      	ldr	r3, [r7, #16]
 80066b8:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 80066ba:	693b      	ldr	r3, [r7, #16]
 80066bc:	2200      	movs	r2, #0
 80066be:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 80066c0:	69bb      	ldr	r3, [r7, #24]
 80066c2:	881a      	ldrh	r2, [r3, #0]
 80066c4:	693b      	ldr	r3, [r7, #16]
 80066c6:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 80066c8:	693b      	ldr	r3, [r7, #16]
 80066ca:	8afa      	ldrh	r2, [r7, #22]
 80066cc:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 80066ce:	69bb      	ldr	r3, [r7, #24]
 80066d0:	89fa      	ldrh	r2, [r7, #14]
 80066d2:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 80066d4:	693b      	ldr	r3, [r7, #16]
 80066d6:	881b      	ldrh	r3, [r3, #0]
 80066d8:	f5b3 5f10 	cmp.w	r3, #9216	@ 0x2400
 80066dc:	d007      	beq.n	80066ee <mem_trim+0x1ce>
      ptr_to_mem(mem2->next)->prev = ptr2;
 80066de:	693b      	ldr	r3, [r7, #16]
 80066e0:	881b      	ldrh	r3, [r3, #0]
 80066e2:	4618      	mov	r0, r3
 80066e4:	f7ff fd78 	bl	80061d8 <ptr_to_mem>
 80066e8:	4602      	mov	r2, r0
 80066ea:	89fb      	ldrh	r3, [r7, #14]
 80066ec:	8053      	strh	r3, [r2, #2]
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
  return rmem;
 80066ee:	687b      	ldr	r3, [r7, #4]
}
 80066f0:	4618      	mov	r0, r3
 80066f2:	3720      	adds	r7, #32
 80066f4:	46bd      	mov	sp, r7
 80066f6:	bd80      	pop	{r7, pc}
 80066f8:	200052b0 	.word	0x200052b0
 80066fc:	200052b4 	.word	0x200052b4
 8006700:	08010b1c 	.word	0x08010b1c
 8006704:	08010c8c 	.word	0x08010c8c
 8006708:	08010b64 	.word	0x08010b64
 800670c:	08010ca4 	.word	0x08010ca4
 8006710:	08010cc4 	.word	0x08010cc4
 8006714:	200052b8 	.word	0x200052b8

08006718 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 8006718:	b580      	push	{r7, lr}
 800671a:	b088      	sub	sp, #32
 800671c:	af00      	add	r7, sp, #0
 800671e:	4603      	mov	r3, r0
 8006720:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 8006722:	88fb      	ldrh	r3, [r7, #6]
 8006724:	2b00      	cmp	r3, #0
 8006726:	d101      	bne.n	800672c <mem_malloc+0x14>
    return NULL;
 8006728:	2300      	movs	r3, #0
 800672a:	e0d9      	b.n	80068e0 <mem_malloc+0x1c8>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 800672c:	88fb      	ldrh	r3, [r7, #6]
 800672e:	3303      	adds	r3, #3
 8006730:	b29b      	uxth	r3, r3
 8006732:	f023 0303 	bic.w	r3, r3, #3
 8006736:	83bb      	strh	r3, [r7, #28]
  if (size < MIN_SIZE_ALIGNED) {
 8006738:	8bbb      	ldrh	r3, [r7, #28]
 800673a:	2b0b      	cmp	r3, #11
 800673c:	d801      	bhi.n	8006742 <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 800673e:	230c      	movs	r3, #12
 8006740:	83bb      	strh	r3, [r7, #28]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 8006742:	8bbb      	ldrh	r3, [r7, #28]
 8006744:	f5b3 5f10 	cmp.w	r3, #9216	@ 0x2400
 8006748:	d803      	bhi.n	8006752 <mem_malloc+0x3a>
 800674a:	8bba      	ldrh	r2, [r7, #28]
 800674c:	88fb      	ldrh	r3, [r7, #6]
 800674e:	429a      	cmp	r2, r3
 8006750:	d201      	bcs.n	8006756 <mem_malloc+0x3e>
    return NULL;
 8006752:	2300      	movs	r3, #0
 8006754:	e0c4      	b.n	80068e0 <mem_malloc+0x1c8>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 8006756:	4b64      	ldr	r3, [pc, #400]	@ (80068e8 <mem_malloc+0x1d0>)
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	4618      	mov	r0, r3
 800675c:	f7ff fd4e 	bl	80061fc <mem_to_ptr>
 8006760:	4603      	mov	r3, r0
 8006762:	83fb      	strh	r3, [r7, #30]
 8006764:	e0b4      	b.n	80068d0 <mem_malloc+0x1b8>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 8006766:	8bfb      	ldrh	r3, [r7, #30]
 8006768:	4618      	mov	r0, r3
 800676a:	f7ff fd35 	bl	80061d8 <ptr_to_mem>
 800676e:	6178      	str	r0, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 8006770:	697b      	ldr	r3, [r7, #20]
 8006772:	791b      	ldrb	r3, [r3, #4]
 8006774:	2b00      	cmp	r3, #0
 8006776:	f040 80a4 	bne.w	80068c2 <mem_malloc+0x1aa>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 800677a:	697b      	ldr	r3, [r7, #20]
 800677c:	881b      	ldrh	r3, [r3, #0]
 800677e:	461a      	mov	r2, r3
 8006780:	8bfb      	ldrh	r3, [r7, #30]
 8006782:	1ad3      	subs	r3, r2, r3
 8006784:	f1a3 0208 	sub.w	r2, r3, #8
 8006788:	8bbb      	ldrh	r3, [r7, #28]
      if ((!mem->used) &&
 800678a:	429a      	cmp	r2, r3
 800678c:	f0c0 8099 	bcc.w	80068c2 <mem_malloc+0x1aa>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 8006790:	697b      	ldr	r3, [r7, #20]
 8006792:	881b      	ldrh	r3, [r3, #0]
 8006794:	461a      	mov	r2, r3
 8006796:	8bfb      	ldrh	r3, [r7, #30]
 8006798:	1ad3      	subs	r3, r2, r3
 800679a:	f1a3 0208 	sub.w	r2, r3, #8
 800679e:	8bbb      	ldrh	r3, [r7, #28]
 80067a0:	3314      	adds	r3, #20
 80067a2:	429a      	cmp	r2, r3
 80067a4:	d333      	bcc.n	800680e <mem_malloc+0xf6>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 80067a6:	8bfa      	ldrh	r2, [r7, #30]
 80067a8:	8bbb      	ldrh	r3, [r7, #28]
 80067aa:	4413      	add	r3, r2
 80067ac:	b29b      	uxth	r3, r3
 80067ae:	3308      	adds	r3, #8
 80067b0:	827b      	strh	r3, [r7, #18]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 80067b2:	8a7b      	ldrh	r3, [r7, #18]
 80067b4:	f5b3 5f10 	cmp.w	r3, #9216	@ 0x2400
 80067b8:	d106      	bne.n	80067c8 <mem_malloc+0xb0>
 80067ba:	4b4c      	ldr	r3, [pc, #304]	@ (80068ec <mem_malloc+0x1d4>)
 80067bc:	f240 3287 	movw	r2, #903	@ 0x387
 80067c0:	494b      	ldr	r1, [pc, #300]	@ (80068f0 <mem_malloc+0x1d8>)
 80067c2:	484c      	ldr	r0, [pc, #304]	@ (80068f4 <mem_malloc+0x1dc>)
 80067c4:	f009 fa6c 	bl	800fca0 <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 80067c8:	8a7b      	ldrh	r3, [r7, #18]
 80067ca:	4618      	mov	r0, r3
 80067cc:	f7ff fd04 	bl	80061d8 <ptr_to_mem>
 80067d0:	60f8      	str	r0, [r7, #12]
          mem2->used = 0;
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	2200      	movs	r2, #0
 80067d6:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 80067d8:	697b      	ldr	r3, [r7, #20]
 80067da:	881a      	ldrh	r2, [r3, #0]
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	8bfa      	ldrh	r2, [r7, #30]
 80067e4:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 80067e6:	697b      	ldr	r3, [r7, #20]
 80067e8:	8a7a      	ldrh	r2, [r7, #18]
 80067ea:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 80067ec:	697b      	ldr	r3, [r7, #20]
 80067ee:	2201      	movs	r2, #1
 80067f0:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	881b      	ldrh	r3, [r3, #0]
 80067f6:	f5b3 5f10 	cmp.w	r3, #9216	@ 0x2400
 80067fa:	d00b      	beq.n	8006814 <mem_malloc+0xfc>
            ptr_to_mem(mem2->next)->prev = ptr2;
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	881b      	ldrh	r3, [r3, #0]
 8006800:	4618      	mov	r0, r3
 8006802:	f7ff fce9 	bl	80061d8 <ptr_to_mem>
 8006806:	4602      	mov	r2, r0
 8006808:	8a7b      	ldrh	r3, [r7, #18]
 800680a:	8053      	strh	r3, [r2, #2]
 800680c:	e002      	b.n	8006814 <mem_malloc+0xfc>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 800680e:	697b      	ldr	r3, [r7, #20]
 8006810:	2201      	movs	r2, #1
 8006812:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 8006814:	4b34      	ldr	r3, [pc, #208]	@ (80068e8 <mem_malloc+0x1d0>)
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	697a      	ldr	r2, [r7, #20]
 800681a:	429a      	cmp	r2, r3
 800681c:	d127      	bne.n	800686e <mem_malloc+0x156>
          struct mem *cur = lfree;
 800681e:	4b32      	ldr	r3, [pc, #200]	@ (80068e8 <mem_malloc+0x1d0>)
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 8006824:	e005      	b.n	8006832 <mem_malloc+0x11a>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 8006826:	69bb      	ldr	r3, [r7, #24]
 8006828:	881b      	ldrh	r3, [r3, #0]
 800682a:	4618      	mov	r0, r3
 800682c:	f7ff fcd4 	bl	80061d8 <ptr_to_mem>
 8006830:	61b8      	str	r0, [r7, #24]
          while (cur->used && cur != ram_end) {
 8006832:	69bb      	ldr	r3, [r7, #24]
 8006834:	791b      	ldrb	r3, [r3, #4]
 8006836:	2b00      	cmp	r3, #0
 8006838:	d004      	beq.n	8006844 <mem_malloc+0x12c>
 800683a:	4b2f      	ldr	r3, [pc, #188]	@ (80068f8 <mem_malloc+0x1e0>)
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	69ba      	ldr	r2, [r7, #24]
 8006840:	429a      	cmp	r2, r3
 8006842:	d1f0      	bne.n	8006826 <mem_malloc+0x10e>
          }
          lfree = cur;
 8006844:	4a28      	ldr	r2, [pc, #160]	@ (80068e8 <mem_malloc+0x1d0>)
 8006846:	69bb      	ldr	r3, [r7, #24]
 8006848:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 800684a:	4b27      	ldr	r3, [pc, #156]	@ (80068e8 <mem_malloc+0x1d0>)
 800684c:	681a      	ldr	r2, [r3, #0]
 800684e:	4b2a      	ldr	r3, [pc, #168]	@ (80068f8 <mem_malloc+0x1e0>)
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	429a      	cmp	r2, r3
 8006854:	d00b      	beq.n	800686e <mem_malloc+0x156>
 8006856:	4b24      	ldr	r3, [pc, #144]	@ (80068e8 <mem_malloc+0x1d0>)
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	791b      	ldrb	r3, [r3, #4]
 800685c:	2b00      	cmp	r3, #0
 800685e:	d006      	beq.n	800686e <mem_malloc+0x156>
 8006860:	4b22      	ldr	r3, [pc, #136]	@ (80068ec <mem_malloc+0x1d4>)
 8006862:	f240 32b5 	movw	r2, #949	@ 0x3b5
 8006866:	4925      	ldr	r1, [pc, #148]	@ (80068fc <mem_malloc+0x1e4>)
 8006868:	4822      	ldr	r0, [pc, #136]	@ (80068f4 <mem_malloc+0x1dc>)
 800686a:	f009 fa19 	bl	800fca0 <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 800686e:	8bba      	ldrh	r2, [r7, #28]
 8006870:	697b      	ldr	r3, [r7, #20]
 8006872:	4413      	add	r3, r2
 8006874:	3308      	adds	r3, #8
 8006876:	4a20      	ldr	r2, [pc, #128]	@ (80068f8 <mem_malloc+0x1e0>)
 8006878:	6812      	ldr	r2, [r2, #0]
 800687a:	4293      	cmp	r3, r2
 800687c:	d906      	bls.n	800688c <mem_malloc+0x174>
 800687e:	4b1b      	ldr	r3, [pc, #108]	@ (80068ec <mem_malloc+0x1d4>)
 8006880:	f240 32b9 	movw	r2, #953	@ 0x3b9
 8006884:	491e      	ldr	r1, [pc, #120]	@ (8006900 <mem_malloc+0x1e8>)
 8006886:	481b      	ldr	r0, [pc, #108]	@ (80068f4 <mem_malloc+0x1dc>)
 8006888:	f009 fa0a 	bl	800fca0 <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 800688c:	697b      	ldr	r3, [r7, #20]
 800688e:	f003 0303 	and.w	r3, r3, #3
 8006892:	2b00      	cmp	r3, #0
 8006894:	d006      	beq.n	80068a4 <mem_malloc+0x18c>
 8006896:	4b15      	ldr	r3, [pc, #84]	@ (80068ec <mem_malloc+0x1d4>)
 8006898:	f240 32bb 	movw	r2, #955	@ 0x3bb
 800689c:	4919      	ldr	r1, [pc, #100]	@ (8006904 <mem_malloc+0x1ec>)
 800689e:	4815      	ldr	r0, [pc, #84]	@ (80068f4 <mem_malloc+0x1dc>)
 80068a0:	f009 f9fe 	bl	800fca0 <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 80068a4:	697b      	ldr	r3, [r7, #20]
 80068a6:	f003 0303 	and.w	r3, r3, #3
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d006      	beq.n	80068bc <mem_malloc+0x1a4>
 80068ae:	4b0f      	ldr	r3, [pc, #60]	@ (80068ec <mem_malloc+0x1d4>)
 80068b0:	f240 32bd 	movw	r2, #957	@ 0x3bd
 80068b4:	4914      	ldr	r1, [pc, #80]	@ (8006908 <mem_malloc+0x1f0>)
 80068b6:	480f      	ldr	r0, [pc, #60]	@ (80068f4 <mem_malloc+0x1dc>)
 80068b8:	f009 f9f2 	bl	800fca0 <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 80068bc:	697b      	ldr	r3, [r7, #20]
 80068be:	3308      	adds	r3, #8
 80068c0:	e00e      	b.n	80068e0 <mem_malloc+0x1c8>
         ptr = ptr_to_mem(ptr)->next) {
 80068c2:	8bfb      	ldrh	r3, [r7, #30]
 80068c4:	4618      	mov	r0, r3
 80068c6:	f7ff fc87 	bl	80061d8 <ptr_to_mem>
 80068ca:	4603      	mov	r3, r0
 80068cc:	881b      	ldrh	r3, [r3, #0]
 80068ce:	83fb      	strh	r3, [r7, #30]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 80068d0:	8bfa      	ldrh	r2, [r7, #30]
 80068d2:	8bbb      	ldrh	r3, [r7, #28]
 80068d4:	f5c3 5310 	rsb	r3, r3, #9216	@ 0x2400
 80068d8:	429a      	cmp	r2, r3
 80068da:	f4ff af44 	bcc.w	8006766 <mem_malloc+0x4e>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 80068de:	2300      	movs	r3, #0
}
 80068e0:	4618      	mov	r0, r3
 80068e2:	3720      	adds	r7, #32
 80068e4:	46bd      	mov	sp, r7
 80068e6:	bd80      	pop	{r7, pc}
 80068e8:	200052b8 	.word	0x200052b8
 80068ec:	08010b1c 	.word	0x08010b1c
 80068f0:	08010cc4 	.word	0x08010cc4
 80068f4:	08010b64 	.word	0x08010b64
 80068f8:	200052b4 	.word	0x200052b4
 80068fc:	08010cd8 	.word	0x08010cd8
 8006900:	08010cf4 	.word	0x08010cf4
 8006904:	08010d24 	.word	0x08010d24
 8006908:	08010d54 	.word	0x08010d54

0800690c <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 800690c:	b480      	push	{r7}
 800690e:	b085      	sub	sp, #20
 8006910:	af00      	add	r7, sp, #0
 8006912:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	689b      	ldr	r3, [r3, #8]
 8006918:	2200      	movs	r2, #0
 800691a:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	685b      	ldr	r3, [r3, #4]
 8006920:	3303      	adds	r3, #3
 8006922:	f023 0303 	bic.w	r3, r3, #3
 8006926:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 8006928:	2300      	movs	r3, #0
 800692a:	60fb      	str	r3, [r7, #12]
 800692c:	e011      	b.n	8006952 <memp_init_pool+0x46>
    memp->next = *desc->tab;
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	689b      	ldr	r3, [r3, #8]
 8006932:	681a      	ldr	r2, [r3, #0]
 8006934:	68bb      	ldr	r3, [r7, #8]
 8006936:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	689b      	ldr	r3, [r3, #8]
 800693c:	68ba      	ldr	r2, [r7, #8]
 800693e:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	881b      	ldrh	r3, [r3, #0]
 8006944:	461a      	mov	r2, r3
 8006946:	68bb      	ldr	r3, [r7, #8]
 8006948:	4413      	add	r3, r2
 800694a:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	3301      	adds	r3, #1
 8006950:	60fb      	str	r3, [r7, #12]
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	885b      	ldrh	r3, [r3, #2]
 8006956:	461a      	mov	r2, r3
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	4293      	cmp	r3, r2
 800695c:	dbe7      	blt.n	800692e <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 800695e:	bf00      	nop
 8006960:	bf00      	nop
 8006962:	3714      	adds	r7, #20
 8006964:	46bd      	mov	sp, r7
 8006966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800696a:	4770      	bx	lr

0800696c <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 800696c:	b580      	push	{r7, lr}
 800696e:	b082      	sub	sp, #8
 8006970:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 8006972:	2300      	movs	r3, #0
 8006974:	80fb      	strh	r3, [r7, #6]
 8006976:	e009      	b.n	800698c <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 8006978:	88fb      	ldrh	r3, [r7, #6]
 800697a:	4a08      	ldr	r2, [pc, #32]	@ (800699c <memp_init+0x30>)
 800697c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006980:	4618      	mov	r0, r3
 8006982:	f7ff ffc3 	bl	800690c <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 8006986:	88fb      	ldrh	r3, [r7, #6]
 8006988:	3301      	adds	r3, #1
 800698a:	80fb      	strh	r3, [r7, #6]
 800698c:	88fb      	ldrh	r3, [r7, #6]
 800698e:	2b08      	cmp	r3, #8
 8006990:	d9f2      	bls.n	8006978 <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 8006992:	bf00      	nop
 8006994:	bf00      	nop
 8006996:	3708      	adds	r7, #8
 8006998:	46bd      	mov	sp, r7
 800699a:	bd80      	pop	{r7, pc}
 800699c:	08013538 	.word	0x08013538

080069a0 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 80069a0:	b580      	push	{r7, lr}
 80069a2:	b084      	sub	sp, #16
 80069a4:	af00      	add	r7, sp, #0
 80069a6:	6078      	str	r0, [r7, #4]
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);

  memp = *desc->tab;
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	689b      	ldr	r3, [r3, #8]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	60fb      	str	r3, [r7, #12]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d012      	beq.n	80069dc <do_memp_malloc_pool+0x3c>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	689b      	ldr	r3, [r3, #8]
 80069ba:	68fa      	ldr	r2, [r7, #12]
 80069bc:	6812      	ldr	r2, [r2, #0]
 80069be:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	f003 0303 	and.w	r3, r3, #3
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d006      	beq.n	80069d8 <do_memp_malloc_pool+0x38>
 80069ca:	4b07      	ldr	r3, [pc, #28]	@ (80069e8 <do_memp_malloc_pool+0x48>)
 80069cc:	f44f 728c 	mov.w	r2, #280	@ 0x118
 80069d0:	4906      	ldr	r1, [pc, #24]	@ (80069ec <do_memp_malloc_pool+0x4c>)
 80069d2:	4807      	ldr	r0, [pc, #28]	@ (80069f0 <do_memp_malloc_pool+0x50>)
 80069d4:	f009 f964 	bl	800fca0 <iprintf>
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	e000      	b.n	80069de <do_memp_malloc_pool+0x3e>
#endif
    SYS_ARCH_UNPROTECT(old_level);
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 80069dc:	2300      	movs	r3, #0
}
 80069de:	4618      	mov	r0, r3
 80069e0:	3710      	adds	r7, #16
 80069e2:	46bd      	mov	sp, r7
 80069e4:	bd80      	pop	{r7, pc}
 80069e6:	bf00      	nop
 80069e8:	08010d78 	.word	0x08010d78
 80069ec:	08010da8 	.word	0x08010da8
 80069f0:	08010dcc 	.word	0x08010dcc

080069f4 <memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc_pool(const struct memp_desc *desc)
#else
memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 80069f4:	b580      	push	{r7, lr}
 80069f6:	b082      	sub	sp, #8
 80069f8:	af00      	add	r7, sp, #0
 80069fa:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d106      	bne.n	8006a10 <memp_malloc_pool+0x1c>
 8006a02:	4b0a      	ldr	r3, [pc, #40]	@ (8006a2c <memp_malloc_pool+0x38>)
 8006a04:	f44f 729e 	mov.w	r2, #316	@ 0x13c
 8006a08:	4909      	ldr	r1, [pc, #36]	@ (8006a30 <memp_malloc_pool+0x3c>)
 8006a0a:	480a      	ldr	r0, [pc, #40]	@ (8006a34 <memp_malloc_pool+0x40>)
 8006a0c:	f009 f948 	bl	800fca0 <iprintf>
  if (desc == NULL) {
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d101      	bne.n	8006a1a <memp_malloc_pool+0x26>
    return NULL;
 8006a16:	2300      	movs	r3, #0
 8006a18:	e003      	b.n	8006a22 <memp_malloc_pool+0x2e>
  }

#if !MEMP_OVERFLOW_CHECK
  return do_memp_malloc_pool(desc);
 8006a1a:	6878      	ldr	r0, [r7, #4]
 8006a1c:	f7ff ffc0 	bl	80069a0 <do_memp_malloc_pool>
 8006a20:	4603      	mov	r3, r0
#else
  return do_memp_malloc_pool_fn(desc, file, line);
#endif
}
 8006a22:	4618      	mov	r0, r3
 8006a24:	3708      	adds	r7, #8
 8006a26:	46bd      	mov	sp, r7
 8006a28:	bd80      	pop	{r7, pc}
 8006a2a:	bf00      	nop
 8006a2c:	08010d78 	.word	0x08010d78
 8006a30:	08010df4 	.word	0x08010df4
 8006a34:	08010dcc 	.word	0x08010dcc

08006a38 <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 8006a38:	b580      	push	{r7, lr}
 8006a3a:	b084      	sub	sp, #16
 8006a3c:	af00      	add	r7, sp, #0
 8006a3e:	4603      	mov	r3, r0
 8006a40:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 8006a42:	79fb      	ldrb	r3, [r7, #7]
 8006a44:	2b08      	cmp	r3, #8
 8006a46:	d908      	bls.n	8006a5a <memp_malloc+0x22>
 8006a48:	4b0a      	ldr	r3, [pc, #40]	@ (8006a74 <memp_malloc+0x3c>)
 8006a4a:	f240 1257 	movw	r2, #343	@ 0x157
 8006a4e:	490a      	ldr	r1, [pc, #40]	@ (8006a78 <memp_malloc+0x40>)
 8006a50:	480a      	ldr	r0, [pc, #40]	@ (8006a7c <memp_malloc+0x44>)
 8006a52:	f009 f925 	bl	800fca0 <iprintf>
 8006a56:	2300      	movs	r3, #0
 8006a58:	e008      	b.n	8006a6c <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 8006a5a:	79fb      	ldrb	r3, [r7, #7]
 8006a5c:	4a08      	ldr	r2, [pc, #32]	@ (8006a80 <memp_malloc+0x48>)
 8006a5e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006a62:	4618      	mov	r0, r3
 8006a64:	f7ff ff9c 	bl	80069a0 <do_memp_malloc_pool>
 8006a68:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 8006a6a:	68fb      	ldr	r3, [r7, #12]
}
 8006a6c:	4618      	mov	r0, r3
 8006a6e:	3710      	adds	r7, #16
 8006a70:	46bd      	mov	sp, r7
 8006a72:	bd80      	pop	{r7, pc}
 8006a74:	08010d78 	.word	0x08010d78
 8006a78:	08010e08 	.word	0x08010e08
 8006a7c:	08010dcc 	.word	0x08010dcc
 8006a80:	08013538 	.word	0x08013538

08006a84 <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 8006a84:	b580      	push	{r7, lr}
 8006a86:	b084      	sub	sp, #16
 8006a88:	af00      	add	r7, sp, #0
 8006a8a:	6078      	str	r0, [r7, #4]
 8006a8c:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 8006a8e:	683b      	ldr	r3, [r7, #0]
 8006a90:	f003 0303 	and.w	r3, r3, #3
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d006      	beq.n	8006aa6 <do_memp_free_pool+0x22>
 8006a98:	4b0a      	ldr	r3, [pc, #40]	@ (8006ac4 <do_memp_free_pool+0x40>)
 8006a9a:	f44f 72b6 	mov.w	r2, #364	@ 0x16c
 8006a9e:	490a      	ldr	r1, [pc, #40]	@ (8006ac8 <do_memp_free_pool+0x44>)
 8006aa0:	480a      	ldr	r0, [pc, #40]	@ (8006acc <do_memp_free_pool+0x48>)
 8006aa2:	f009 f8fd 	bl	800fca0 <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 8006aa6:	683b      	ldr	r3, [r7, #0]
 8006aa8:	60fb      	str	r3, [r7, #12]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	689b      	ldr	r3, [r3, #8]
 8006aae:	681a      	ldr	r2, [r3, #0]
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	689b      	ldr	r3, [r3, #8]
 8006ab8:	68fa      	ldr	r2, [r7, #12]
 8006aba:	601a      	str	r2, [r3, #0]
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
#endif /* !MEMP_MEM_MALLOC */
}
 8006abc:	bf00      	nop
 8006abe:	3710      	adds	r7, #16
 8006ac0:	46bd      	mov	sp, r7
 8006ac2:	bd80      	pop	{r7, pc}
 8006ac4:	08010d78 	.word	0x08010d78
 8006ac8:	08010e28 	.word	0x08010e28
 8006acc:	08010dcc 	.word	0x08010dcc

08006ad0 <memp_free_pool>:
 * @param desc the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free_pool(const struct memp_desc *desc, void *mem)
{
 8006ad0:	b580      	push	{r7, lr}
 8006ad2:	b082      	sub	sp, #8
 8006ad4:	af00      	add	r7, sp, #0
 8006ad6:	6078      	str	r0, [r7, #4]
 8006ad8:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d106      	bne.n	8006aee <memp_free_pool+0x1e>
 8006ae0:	4b0a      	ldr	r3, [pc, #40]	@ (8006b0c <memp_free_pool+0x3c>)
 8006ae2:	f240 1295 	movw	r2, #405	@ 0x195
 8006ae6:	490a      	ldr	r1, [pc, #40]	@ (8006b10 <memp_free_pool+0x40>)
 8006ae8:	480a      	ldr	r0, [pc, #40]	@ (8006b14 <memp_free_pool+0x44>)
 8006aea:	f009 f8d9 	bl	800fca0 <iprintf>
  if ((desc == NULL) || (mem == NULL)) {
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d007      	beq.n	8006b04 <memp_free_pool+0x34>
 8006af4:	683b      	ldr	r3, [r7, #0]
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d004      	beq.n	8006b04 <memp_free_pool+0x34>
    return;
  }

  do_memp_free_pool(desc, mem);
 8006afa:	6839      	ldr	r1, [r7, #0]
 8006afc:	6878      	ldr	r0, [r7, #4]
 8006afe:	f7ff ffc1 	bl	8006a84 <do_memp_free_pool>
 8006b02:	e000      	b.n	8006b06 <memp_free_pool+0x36>
    return;
 8006b04:	bf00      	nop
}
 8006b06:	3708      	adds	r7, #8
 8006b08:	46bd      	mov	sp, r7
 8006b0a:	bd80      	pop	{r7, pc}
 8006b0c:	08010d78 	.word	0x08010d78
 8006b10:	08010df4 	.word	0x08010df4
 8006b14:	08010dcc 	.word	0x08010dcc

08006b18 <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 8006b18:	b580      	push	{r7, lr}
 8006b1a:	b082      	sub	sp, #8
 8006b1c:	af00      	add	r7, sp, #0
 8006b1e:	4603      	mov	r3, r0
 8006b20:	6039      	str	r1, [r7, #0]
 8006b22:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 8006b24:	79fb      	ldrb	r3, [r7, #7]
 8006b26:	2b08      	cmp	r3, #8
 8006b28:	d907      	bls.n	8006b3a <memp_free+0x22>
 8006b2a:	4b0c      	ldr	r3, [pc, #48]	@ (8006b5c <memp_free+0x44>)
 8006b2c:	f44f 72d5 	mov.w	r2, #426	@ 0x1aa
 8006b30:	490b      	ldr	r1, [pc, #44]	@ (8006b60 <memp_free+0x48>)
 8006b32:	480c      	ldr	r0, [pc, #48]	@ (8006b64 <memp_free+0x4c>)
 8006b34:	f009 f8b4 	bl	800fca0 <iprintf>
 8006b38:	e00c      	b.n	8006b54 <memp_free+0x3c>

  if (mem == NULL) {
 8006b3a:	683b      	ldr	r3, [r7, #0]
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d008      	beq.n	8006b52 <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 8006b40:	79fb      	ldrb	r3, [r7, #7]
 8006b42:	4a09      	ldr	r2, [pc, #36]	@ (8006b68 <memp_free+0x50>)
 8006b44:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006b48:	6839      	ldr	r1, [r7, #0]
 8006b4a:	4618      	mov	r0, r3
 8006b4c:	f7ff ff9a 	bl	8006a84 <do_memp_free_pool>
 8006b50:	e000      	b.n	8006b54 <memp_free+0x3c>
    return;
 8006b52:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 8006b54:	3708      	adds	r7, #8
 8006b56:	46bd      	mov	sp, r7
 8006b58:	bd80      	pop	{r7, pc}
 8006b5a:	bf00      	nop
 8006b5c:	08010d78 	.word	0x08010d78
 8006b60:	08010e48 	.word	0x08010e48
 8006b64:	08010dcc 	.word	0x08010dcc
 8006b68:	08013538 	.word	0x08013538

08006b6c <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 8006b6c:	b480      	push	{r7}
 8006b6e:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 8006b70:	bf00      	nop
 8006b72:	46bd      	mov	sp, r7
 8006b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b78:	4770      	bx	lr
	...

08006b7c <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 8006b7c:	b580      	push	{r7, lr}
 8006b7e:	b086      	sub	sp, #24
 8006b80:	af00      	add	r7, sp, #0
 8006b82:	60f8      	str	r0, [r7, #12]
 8006b84:	60b9      	str	r1, [r7, #8]
 8006b86:	607a      	str	r2, [r7, #4]
 8006b88:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d108      	bne.n	8006ba2 <netif_add+0x26>
 8006b90:	4b57      	ldr	r3, [pc, #348]	@ (8006cf0 <netif_add+0x174>)
 8006b92:	f240 1227 	movw	r2, #295	@ 0x127
 8006b96:	4957      	ldr	r1, [pc, #348]	@ (8006cf4 <netif_add+0x178>)
 8006b98:	4857      	ldr	r0, [pc, #348]	@ (8006cf8 <netif_add+0x17c>)
 8006b9a:	f009 f881 	bl	800fca0 <iprintf>
 8006b9e:	2300      	movs	r3, #0
 8006ba0:	e0a2      	b.n	8006ce8 <netif_add+0x16c>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 8006ba2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	d108      	bne.n	8006bba <netif_add+0x3e>
 8006ba8:	4b51      	ldr	r3, [pc, #324]	@ (8006cf0 <netif_add+0x174>)
 8006baa:	f44f 7294 	mov.w	r2, #296	@ 0x128
 8006bae:	4953      	ldr	r1, [pc, #332]	@ (8006cfc <netif_add+0x180>)
 8006bb0:	4851      	ldr	r0, [pc, #324]	@ (8006cf8 <netif_add+0x17c>)
 8006bb2:	f009 f875 	bl	800fca0 <iprintf>
 8006bb6:	2300      	movs	r3, #0
 8006bb8:	e096      	b.n	8006ce8 <netif_add+0x16c>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 8006bba:	68bb      	ldr	r3, [r7, #8]
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d101      	bne.n	8006bc4 <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 8006bc0:	4b4f      	ldr	r3, [pc, #316]	@ (8006d00 <netif_add+0x184>)
 8006bc2:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d101      	bne.n	8006bce <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 8006bca:	4b4d      	ldr	r3, [pc, #308]	@ (8006d00 <netif_add+0x184>)
 8006bcc:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 8006bce:	683b      	ldr	r3, [r7, #0]
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d101      	bne.n	8006bd8 <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 8006bd4:	4b4a      	ldr	r3, [pc, #296]	@ (8006d00 <netif_add+0x184>)
 8006bd6:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	2200      	movs	r2, #0
 8006bdc:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	2200      	movs	r2, #0
 8006be2:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	2200      	movs	r2, #0
 8006be8:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	4a45      	ldr	r2, [pc, #276]	@ (8006d04 <netif_add+0x188>)
 8006bee:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	2200      	movs	r2, #0
 8006bf4:	849a      	strh	r2, [r3, #36]	@ 0x24
  netif->flags = 0;
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	2200      	movs	r2, #0
 8006bfa:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	2200      	movs	r2, #0
 8006c02:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	6a3a      	ldr	r2, [r7, #32]
 8006c08:	621a      	str	r2, [r3, #32]
  netif->num = netif_num;
 8006c0a:	4b3f      	ldr	r3, [pc, #252]	@ (8006d08 <netif_add+0x18c>)
 8006c0c:	781a      	ldrb	r2, [r3, #0]
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  netif->input = input;
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006c18:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 8006c1a:	683b      	ldr	r3, [r7, #0]
 8006c1c:	687a      	ldr	r2, [r7, #4]
 8006c1e:	68b9      	ldr	r1, [r7, #8]
 8006c20:	68f8      	ldr	r0, [r7, #12]
 8006c22:	f000 f913 	bl	8006e4c <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 8006c26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c28:	68f8      	ldr	r0, [r7, #12]
 8006c2a:	4798      	blx	r3
 8006c2c:	4603      	mov	r3, r0
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d001      	beq.n	8006c36 <netif_add+0xba>
    return NULL;
 8006c32:	2300      	movs	r3, #0
 8006c34:	e058      	b.n	8006ce8 <netif_add+0x16c>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8006c3c:	2bff      	cmp	r3, #255	@ 0xff
 8006c3e:	d103      	bne.n	8006c48 <netif_add+0xcc>
        netif->num = 0;
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	2200      	movs	r2, #0
 8006c44:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      }
      num_netifs = 0;
 8006c48:	2300      	movs	r3, #0
 8006c4a:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 8006c4c:	4b2f      	ldr	r3, [pc, #188]	@ (8006d0c <netif_add+0x190>)
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	617b      	str	r3, [r7, #20]
 8006c52:	e02b      	b.n	8006cac <netif_add+0x130>
        LWIP_ASSERT("netif already added", netif2 != netif);
 8006c54:	697a      	ldr	r2, [r7, #20]
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	429a      	cmp	r2, r3
 8006c5a:	d106      	bne.n	8006c6a <netif_add+0xee>
 8006c5c:	4b24      	ldr	r3, [pc, #144]	@ (8006cf0 <netif_add+0x174>)
 8006c5e:	f240 128b 	movw	r2, #395	@ 0x18b
 8006c62:	492b      	ldr	r1, [pc, #172]	@ (8006d10 <netif_add+0x194>)
 8006c64:	4824      	ldr	r0, [pc, #144]	@ (8006cf8 <netif_add+0x17c>)
 8006c66:	f009 f81b 	bl	800fca0 <iprintf>
        num_netifs++;
 8006c6a:	693b      	ldr	r3, [r7, #16]
 8006c6c:	3301      	adds	r3, #1
 8006c6e:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 8006c70:	693b      	ldr	r3, [r7, #16]
 8006c72:	2bff      	cmp	r3, #255	@ 0xff
 8006c74:	dd06      	ble.n	8006c84 <netif_add+0x108>
 8006c76:	4b1e      	ldr	r3, [pc, #120]	@ (8006cf0 <netif_add+0x174>)
 8006c78:	f240 128d 	movw	r2, #397	@ 0x18d
 8006c7c:	4925      	ldr	r1, [pc, #148]	@ (8006d14 <netif_add+0x198>)
 8006c7e:	481e      	ldr	r0, [pc, #120]	@ (8006cf8 <netif_add+0x17c>)
 8006c80:	f009 f80e 	bl	800fca0 <iprintf>
        if (netif2->num == netif->num) {
 8006c84:	697b      	ldr	r3, [r7, #20]
 8006c86:	f893 2030 	ldrb.w	r2, [r3, #48]	@ 0x30
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8006c90:	429a      	cmp	r2, r3
 8006c92:	d108      	bne.n	8006ca6 <netif_add+0x12a>
          netif->num++;
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8006c9a:	3301      	adds	r3, #1
 8006c9c:	b2da      	uxtb	r2, r3
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
          break;
 8006ca4:	e005      	b.n	8006cb2 <netif_add+0x136>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 8006ca6:	697b      	ldr	r3, [r7, #20]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	617b      	str	r3, [r7, #20]
 8006cac:	697b      	ldr	r3, [r7, #20]
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d1d0      	bne.n	8006c54 <netif_add+0xd8>
        }
      }
    } while (netif2 != NULL);
 8006cb2:	697b      	ldr	r3, [r7, #20]
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d1be      	bne.n	8006c36 <netif_add+0xba>
  }
  if (netif->num == 254) {
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8006cbe:	2bfe      	cmp	r3, #254	@ 0xfe
 8006cc0:	d103      	bne.n	8006cca <netif_add+0x14e>
    netif_num = 0;
 8006cc2:	4b11      	ldr	r3, [pc, #68]	@ (8006d08 <netif_add+0x18c>)
 8006cc4:	2200      	movs	r2, #0
 8006cc6:	701a      	strb	r2, [r3, #0]
 8006cc8:	e006      	b.n	8006cd8 <netif_add+0x15c>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8006cd0:	3301      	adds	r3, #1
 8006cd2:	b2da      	uxtb	r2, r3
 8006cd4:	4b0c      	ldr	r3, [pc, #48]	@ (8006d08 <netif_add+0x18c>)
 8006cd6:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 8006cd8:	4b0c      	ldr	r3, [pc, #48]	@ (8006d0c <netif_add+0x190>)
 8006cda:	681a      	ldr	r2, [r3, #0]
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 8006ce0:	4a0a      	ldr	r2, [pc, #40]	@ (8006d0c <netif_add+0x190>)
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 8006ce6:	68fb      	ldr	r3, [r7, #12]
}
 8006ce8:	4618      	mov	r0, r3
 8006cea:	3718      	adds	r7, #24
 8006cec:	46bd      	mov	sp, r7
 8006cee:	bd80      	pop	{r7, pc}
 8006cf0:	08010e64 	.word	0x08010e64
 8006cf4:	08010ef8 	.word	0x08010ef8
 8006cf8:	08010eb4 	.word	0x08010eb4
 8006cfc:	08010f14 	.word	0x08010f14
 8006d00:	0801359c 	.word	0x0801359c
 8006d04:	08007127 	.word	0x08007127
 8006d08:	200081b0 	.word	0x200081b0
 8006d0c:	200081a8 	.word	0x200081a8
 8006d10:	08010f38 	.word	0x08010f38
 8006d14:	08010f4c 	.word	0x08010f4c

08006d18 <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8006d18:	b580      	push	{r7, lr}
 8006d1a:	b082      	sub	sp, #8
 8006d1c:	af00      	add	r7, sp, #0
 8006d1e:	6078      	str	r0, [r7, #4]
 8006d20:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 8006d22:	6839      	ldr	r1, [r7, #0]
 8006d24:	6878      	ldr	r0, [r7, #4]
 8006d26:	f002 fb25 	bl	8009374 <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 8006d2a:	6839      	ldr	r1, [r7, #0]
 8006d2c:	6878      	ldr	r0, [r7, #4]
 8006d2e:	f006 fbc1 	bl	800d4b4 <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_RAW */
}
 8006d32:	bf00      	nop
 8006d34:	3708      	adds	r7, #8
 8006d36:	46bd      	mov	sp, r7
 8006d38:	bd80      	pop	{r7, pc}
	...

08006d3c <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 8006d3c:	b580      	push	{r7, lr}
 8006d3e:	b086      	sub	sp, #24
 8006d40:	af00      	add	r7, sp, #0
 8006d42:	60f8      	str	r0, [r7, #12]
 8006d44:	60b9      	str	r1, [r7, #8]
 8006d46:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 8006d48:	68bb      	ldr	r3, [r7, #8]
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d106      	bne.n	8006d5c <netif_do_set_ipaddr+0x20>
 8006d4e:	4b1d      	ldr	r3, [pc, #116]	@ (8006dc4 <netif_do_set_ipaddr+0x88>)
 8006d50:	f240 12cb 	movw	r2, #459	@ 0x1cb
 8006d54:	491c      	ldr	r1, [pc, #112]	@ (8006dc8 <netif_do_set_ipaddr+0x8c>)
 8006d56:	481d      	ldr	r0, [pc, #116]	@ (8006dcc <netif_do_set_ipaddr+0x90>)
 8006d58:	f008 ffa2 	bl	800fca0 <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d106      	bne.n	8006d70 <netif_do_set_ipaddr+0x34>
 8006d62:	4b18      	ldr	r3, [pc, #96]	@ (8006dc4 <netif_do_set_ipaddr+0x88>)
 8006d64:	f44f 72e6 	mov.w	r2, #460	@ 0x1cc
 8006d68:	4917      	ldr	r1, [pc, #92]	@ (8006dc8 <netif_do_set_ipaddr+0x8c>)
 8006d6a:	4818      	ldr	r0, [pc, #96]	@ (8006dcc <netif_do_set_ipaddr+0x90>)
 8006d6c:	f008 ff98 	bl	800fca0 <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 8006d70:	68bb      	ldr	r3, [r7, #8]
 8006d72:	681a      	ldr	r2, [r3, #0]
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	3304      	adds	r3, #4
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	429a      	cmp	r2, r3
 8006d7c:	d01c      	beq.n	8006db8 <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 8006d7e:	68bb      	ldr	r3, [r7, #8]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	3304      	adds	r3, #4
 8006d88:	681a      	ldr	r2, [r3, #0]
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 8006d8e:	f107 0314 	add.w	r3, r7, #20
 8006d92:	4619      	mov	r1, r3
 8006d94:	6878      	ldr	r0, [r7, #4]
 8006d96:	f7ff ffbf 	bl	8006d18 <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 8006d9a:	68bb      	ldr	r3, [r7, #8]
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d002      	beq.n	8006da6 <netif_do_set_ipaddr+0x6a>
 8006da0:	68bb      	ldr	r3, [r7, #8]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	e000      	b.n	8006da8 <netif_do_set_ipaddr+0x6c>
 8006da6:	2300      	movs	r3, #0
 8006da8:	68fa      	ldr	r2, [r7, #12]
 8006daa:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 8006dac:	2101      	movs	r1, #1
 8006dae:	68f8      	ldr	r0, [r7, #12]
 8006db0:	f000 f8d2 	bl	8006f58 <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 8006db4:	2301      	movs	r3, #1
 8006db6:	e000      	b.n	8006dba <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 8006db8:	2300      	movs	r3, #0
}
 8006dba:	4618      	mov	r0, r3
 8006dbc:	3718      	adds	r7, #24
 8006dbe:	46bd      	mov	sp, r7
 8006dc0:	bd80      	pop	{r7, pc}
 8006dc2:	bf00      	nop
 8006dc4:	08010e64 	.word	0x08010e64
 8006dc8:	08010f7c 	.word	0x08010f7c
 8006dcc:	08010eb4 	.word	0x08010eb4

08006dd0 <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 8006dd0:	b480      	push	{r7}
 8006dd2:	b085      	sub	sp, #20
 8006dd4:	af00      	add	r7, sp, #0
 8006dd6:	60f8      	str	r0, [r7, #12]
 8006dd8:	60b9      	str	r1, [r7, #8]
 8006dda:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 8006ddc:	68bb      	ldr	r3, [r7, #8]
 8006dde:	681a      	ldr	r2, [r3, #0]
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	3308      	adds	r3, #8
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	429a      	cmp	r2, r3
 8006de8:	d00a      	beq.n	8006e00 <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 8006dea:	68bb      	ldr	r3, [r7, #8]
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d002      	beq.n	8006df6 <netif_do_set_netmask+0x26>
 8006df0:	68bb      	ldr	r3, [r7, #8]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	e000      	b.n	8006df8 <netif_do_set_netmask+0x28>
 8006df6:	2300      	movs	r3, #0
 8006df8:	68fa      	ldr	r2, [r7, #12]
 8006dfa:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 8006dfc:	2301      	movs	r3, #1
 8006dfe:	e000      	b.n	8006e02 <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 8006e00:	2300      	movs	r3, #0
}
 8006e02:	4618      	mov	r0, r3
 8006e04:	3714      	adds	r7, #20
 8006e06:	46bd      	mov	sp, r7
 8006e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e0c:	4770      	bx	lr

08006e0e <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 8006e0e:	b480      	push	{r7}
 8006e10:	b085      	sub	sp, #20
 8006e12:	af00      	add	r7, sp, #0
 8006e14:	60f8      	str	r0, [r7, #12]
 8006e16:	60b9      	str	r1, [r7, #8]
 8006e18:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 8006e1a:	68bb      	ldr	r3, [r7, #8]
 8006e1c:	681a      	ldr	r2, [r3, #0]
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	330c      	adds	r3, #12
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	429a      	cmp	r2, r3
 8006e26:	d00a      	beq.n	8006e3e <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 8006e28:	68bb      	ldr	r3, [r7, #8]
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d002      	beq.n	8006e34 <netif_do_set_gw+0x26>
 8006e2e:	68bb      	ldr	r3, [r7, #8]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	e000      	b.n	8006e36 <netif_do_set_gw+0x28>
 8006e34:	2300      	movs	r3, #0
 8006e36:	68fa      	ldr	r2, [r7, #12]
 8006e38:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 8006e3a:	2301      	movs	r3, #1
 8006e3c:	e000      	b.n	8006e40 <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 8006e3e:	2300      	movs	r3, #0
}
 8006e40:	4618      	mov	r0, r3
 8006e42:	3714      	adds	r7, #20
 8006e44:	46bd      	mov	sp, r7
 8006e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e4a:	4770      	bx	lr

08006e4c <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 8006e4c:	b580      	push	{r7, lr}
 8006e4e:	b088      	sub	sp, #32
 8006e50:	af00      	add	r7, sp, #0
 8006e52:	60f8      	str	r0, [r7, #12]
 8006e54:	60b9      	str	r1, [r7, #8]
 8006e56:	607a      	str	r2, [r7, #4]
 8006e58:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 8006e5a:	2300      	movs	r3, #0
 8006e5c:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 8006e5e:	2300      	movs	r3, #0
 8006e60:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 8006e62:	68bb      	ldr	r3, [r7, #8]
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d101      	bne.n	8006e6c <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 8006e68:	4b1c      	ldr	r3, [pc, #112]	@ (8006edc <netif_set_addr+0x90>)
 8006e6a:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d101      	bne.n	8006e76 <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 8006e72:	4b1a      	ldr	r3, [pc, #104]	@ (8006edc <netif_set_addr+0x90>)
 8006e74:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 8006e76:	683b      	ldr	r3, [r7, #0]
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d101      	bne.n	8006e80 <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 8006e7c:	4b17      	ldr	r3, [pc, #92]	@ (8006edc <netif_set_addr+0x90>)
 8006e7e:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 8006e80:	68bb      	ldr	r3, [r7, #8]
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d003      	beq.n	8006e8e <netif_set_addr+0x42>
 8006e86:	68bb      	ldr	r3, [r7, #8]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d101      	bne.n	8006e92 <netif_set_addr+0x46>
 8006e8e:	2301      	movs	r3, #1
 8006e90:	e000      	b.n	8006e94 <netif_set_addr+0x48>
 8006e92:	2300      	movs	r3, #0
 8006e94:	617b      	str	r3, [r7, #20]
  if (remove) {
 8006e96:	697b      	ldr	r3, [r7, #20]
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d006      	beq.n	8006eaa <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 8006e9c:	f107 0310 	add.w	r3, r7, #16
 8006ea0:	461a      	mov	r2, r3
 8006ea2:	68b9      	ldr	r1, [r7, #8]
 8006ea4:	68f8      	ldr	r0, [r7, #12]
 8006ea6:	f7ff ff49 	bl	8006d3c <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 8006eaa:	69fa      	ldr	r2, [r7, #28]
 8006eac:	6879      	ldr	r1, [r7, #4]
 8006eae:	68f8      	ldr	r0, [r7, #12]
 8006eb0:	f7ff ff8e 	bl	8006dd0 <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 8006eb4:	69ba      	ldr	r2, [r7, #24]
 8006eb6:	6839      	ldr	r1, [r7, #0]
 8006eb8:	68f8      	ldr	r0, [r7, #12]
 8006eba:	f7ff ffa8 	bl	8006e0e <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 8006ebe:	697b      	ldr	r3, [r7, #20]
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d106      	bne.n	8006ed2 <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 8006ec4:	f107 0310 	add.w	r3, r7, #16
 8006ec8:	461a      	mov	r2, r3
 8006eca:	68b9      	ldr	r1, [r7, #8]
 8006ecc:	68f8      	ldr	r0, [r7, #12]
 8006ece:	f7ff ff35 	bl	8006d3c <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 8006ed2:	bf00      	nop
 8006ed4:	3720      	adds	r7, #32
 8006ed6:	46bd      	mov	sp, r7
 8006ed8:	bd80      	pop	{r7, pc}
 8006eda:	bf00      	nop
 8006edc:	0801359c 	.word	0x0801359c

08006ee0 <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 8006ee0:	b480      	push	{r7}
 8006ee2:	b083      	sub	sp, #12
 8006ee4:	af00      	add	r7, sp, #0
 8006ee6:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 8006ee8:	4a04      	ldr	r2, [pc, #16]	@ (8006efc <netif_set_default+0x1c>)
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 8006eee:	bf00      	nop
 8006ef0:	370c      	adds	r7, #12
 8006ef2:	46bd      	mov	sp, r7
 8006ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ef8:	4770      	bx	lr
 8006efa:	bf00      	nop
 8006efc:	200081ac 	.word	0x200081ac

08006f00 <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 8006f00:	b580      	push	{r7, lr}
 8006f02:	b082      	sub	sp, #8
 8006f04:	af00      	add	r7, sp, #0
 8006f06:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d107      	bne.n	8006f1e <netif_set_up+0x1e>
 8006f0e:	4b0f      	ldr	r3, [pc, #60]	@ (8006f4c <netif_set_up+0x4c>)
 8006f10:	f44f 7254 	mov.w	r2, #848	@ 0x350
 8006f14:	490e      	ldr	r1, [pc, #56]	@ (8006f50 <netif_set_up+0x50>)
 8006f16:	480f      	ldr	r0, [pc, #60]	@ (8006f54 <netif_set_up+0x54>)
 8006f18:	f008 fec2 	bl	800fca0 <iprintf>
 8006f1c:	e013      	b.n	8006f46 <netif_set_up+0x46>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8006f24:	f003 0301 	and.w	r3, r3, #1
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d10c      	bne.n	8006f46 <netif_set_up+0x46>
    netif_set_flags(netif, NETIF_FLAG_UP);
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8006f32:	f043 0301 	orr.w	r3, r3, #1
 8006f36:	b2da      	uxtb	r2, r3
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 8006f3e:	2103      	movs	r1, #3
 8006f40:	6878      	ldr	r0, [r7, #4]
 8006f42:	f000 f809 	bl	8006f58 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 8006f46:	3708      	adds	r7, #8
 8006f48:	46bd      	mov	sp, r7
 8006f4a:	bd80      	pop	{r7, pc}
 8006f4c:	08010e64 	.word	0x08010e64
 8006f50:	08010fec 	.word	0x08010fec
 8006f54:	08010eb4 	.word	0x08010eb4

08006f58 <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 8006f58:	b580      	push	{r7, lr}
 8006f5a:	b082      	sub	sp, #8
 8006f5c:	af00      	add	r7, sp, #0
 8006f5e:	6078      	str	r0, [r7, #4]
 8006f60:	460b      	mov	r3, r1
 8006f62:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d106      	bne.n	8006f78 <netif_issue_reports+0x20>
 8006f6a:	4b18      	ldr	r3, [pc, #96]	@ (8006fcc <netif_issue_reports+0x74>)
 8006f6c:	f240 326d 	movw	r2, #877	@ 0x36d
 8006f70:	4917      	ldr	r1, [pc, #92]	@ (8006fd0 <netif_issue_reports+0x78>)
 8006f72:	4818      	ldr	r0, [pc, #96]	@ (8006fd4 <netif_issue_reports+0x7c>)
 8006f74:	f008 fe94 	bl	800fca0 <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8006f7e:	f003 0304 	and.w	r3, r3, #4
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d01e      	beq.n	8006fc4 <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8006f8c:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d017      	beq.n	8006fc4 <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 8006f94:	78fb      	ldrb	r3, [r7, #3]
 8006f96:	f003 0301 	and.w	r3, r3, #1
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d013      	beq.n	8006fc6 <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	3304      	adds	r3, #4
 8006fa2:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d00e      	beq.n	8006fc6 <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8006fae:	f003 0308 	and.w	r3, r3, #8
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d007      	beq.n	8006fc6 <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	3304      	adds	r3, #4
 8006fba:	4619      	mov	r1, r3
 8006fbc:	6878      	ldr	r0, [r7, #4]
 8006fbe:	f007 f9e3 	bl	800e388 <etharp_request>
 8006fc2:	e000      	b.n	8006fc6 <netif_issue_reports+0x6e>
    return;
 8006fc4:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 8006fc6:	3708      	adds	r7, #8
 8006fc8:	46bd      	mov	sp, r7
 8006fca:	bd80      	pop	{r7, pc}
 8006fcc:	08010e64 	.word	0x08010e64
 8006fd0:	08011008 	.word	0x08011008
 8006fd4:	08010eb4 	.word	0x08010eb4

08006fd8 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 8006fd8:	b580      	push	{r7, lr}
 8006fda:	b082      	sub	sp, #8
 8006fdc:	af00      	add	r7, sp, #0
 8006fde:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d107      	bne.n	8006ff6 <netif_set_down+0x1e>
 8006fe6:	4b12      	ldr	r3, [pc, #72]	@ (8007030 <netif_set_down+0x58>)
 8006fe8:	f240 329b 	movw	r2, #923	@ 0x39b
 8006fec:	4911      	ldr	r1, [pc, #68]	@ (8007034 <netif_set_down+0x5c>)
 8006fee:	4812      	ldr	r0, [pc, #72]	@ (8007038 <netif_set_down+0x60>)
 8006ff0:	f008 fe56 	bl	800fca0 <iprintf>
 8006ff4:	e019      	b.n	800702a <netif_set_down+0x52>

  if (netif->flags & NETIF_FLAG_UP) {
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8006ffc:	f003 0301 	and.w	r3, r3, #1
 8007000:	2b00      	cmp	r3, #0
 8007002:	d012      	beq.n	800702a <netif_set_down+0x52>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800700a:	f023 0301 	bic.w	r3, r3, #1
 800700e:	b2da      	uxtb	r2, r3
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800701c:	f003 0308 	and.w	r3, r3, #8
 8007020:	2b00      	cmp	r3, #0
 8007022:	d002      	beq.n	800702a <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 8007024:	6878      	ldr	r0, [r7, #4]
 8007026:	f006 fd6d 	bl	800db04 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 800702a:	3708      	adds	r7, #8
 800702c:	46bd      	mov	sp, r7
 800702e:	bd80      	pop	{r7, pc}
 8007030:	08010e64 	.word	0x08010e64
 8007034:	0801102c 	.word	0x0801102c
 8007038:	08010eb4 	.word	0x08010eb4

0800703c <netif_set_link_up>:
 * @ingroup netif
 * Called by a driver when its link goes up
 */
void
netif_set_link_up(struct netif *netif)
{
 800703c:	b580      	push	{r7, lr}
 800703e:	b082      	sub	sp, #8
 8007040:	af00      	add	r7, sp, #0
 8007042:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	2b00      	cmp	r3, #0
 8007048:	d107      	bne.n	800705a <netif_set_link_up+0x1e>
 800704a:	4b13      	ldr	r3, [pc, #76]	@ (8007098 <netif_set_link_up+0x5c>)
 800704c:	f44f 7278 	mov.w	r2, #992	@ 0x3e0
 8007050:	4912      	ldr	r1, [pc, #72]	@ (800709c <netif_set_link_up+0x60>)
 8007052:	4813      	ldr	r0, [pc, #76]	@ (80070a0 <netif_set_link_up+0x64>)
 8007054:	f008 fe24 	bl	800fca0 <iprintf>
 8007058:	e01b      	b.n	8007092 <netif_set_link_up+0x56>

  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8007060:	f003 0304 	and.w	r3, r3, #4
 8007064:	2b00      	cmp	r3, #0
 8007066:	d114      	bne.n	8007092 <netif_set_link_up+0x56>
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800706e:	f043 0304 	orr.w	r3, r3, #4
 8007072:	b2da      	uxtb	r2, r3
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

#if LWIP_AUTOIP
    autoip_network_changed(netif);
#endif /* LWIP_AUTOIP */

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 800707a:	2103      	movs	r1, #3
 800707c:	6878      	ldr	r0, [r7, #4]
 800707e:	f7ff ff6b 	bl	8006f58 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_LINK_CALLBACK(netif);
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	69db      	ldr	r3, [r3, #28]
 8007086:	2b00      	cmp	r3, #0
 8007088:	d003      	beq.n	8007092 <netif_set_link_up+0x56>
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	69db      	ldr	r3, [r3, #28]
 800708e:	6878      	ldr	r0, [r7, #4]
 8007090:	4798      	blx	r3
      args.link_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 8007092:	3708      	adds	r7, #8
 8007094:	46bd      	mov	sp, r7
 8007096:	bd80      	pop	{r7, pc}
 8007098:	08010e64 	.word	0x08010e64
 800709c:	0801104c 	.word	0x0801104c
 80070a0:	08010eb4 	.word	0x08010eb4

080070a4 <netif_set_link_down>:
 * @ingroup netif
 * Called by a driver when its link goes down
 */
void
netif_set_link_down(struct netif *netif)
{
 80070a4:	b580      	push	{r7, lr}
 80070a6:	b082      	sub	sp, #8
 80070a8:	af00      	add	r7, sp, #0
 80070aa:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d107      	bne.n	80070c2 <netif_set_link_down+0x1e>
 80070b2:	4b11      	ldr	r3, [pc, #68]	@ (80070f8 <netif_set_link_down+0x54>)
 80070b4:	f240 4206 	movw	r2, #1030	@ 0x406
 80070b8:	4910      	ldr	r1, [pc, #64]	@ (80070fc <netif_set_link_down+0x58>)
 80070ba:	4811      	ldr	r0, [pc, #68]	@ (8007100 <netif_set_link_down+0x5c>)
 80070bc:	f008 fdf0 	bl	800fca0 <iprintf>
 80070c0:	e017      	b.n	80070f2 <netif_set_link_down+0x4e>

  if (netif->flags & NETIF_FLAG_LINK_UP) {
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80070c8:	f003 0304 	and.w	r3, r3, #4
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d010      	beq.n	80070f2 <netif_set_link_down+0x4e>
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80070d6:	f023 0304 	bic.w	r3, r3, #4
 80070da:	b2da      	uxtb	r2, r3
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    NETIF_LINK_CALLBACK(netif);
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	69db      	ldr	r3, [r3, #28]
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d003      	beq.n	80070f2 <netif_set_link_down+0x4e>
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	69db      	ldr	r3, [r3, #28]
 80070ee:	6878      	ldr	r0, [r7, #4]
 80070f0:	4798      	blx	r3
      args.link_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 80070f2:	3708      	adds	r7, #8
 80070f4:	46bd      	mov	sp, r7
 80070f6:	bd80      	pop	{r7, pc}
 80070f8:	08010e64 	.word	0x08010e64
 80070fc:	08011070 	.word	0x08011070
 8007100:	08010eb4 	.word	0x08010eb4

08007104 <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 8007104:	b480      	push	{r7}
 8007106:	b083      	sub	sp, #12
 8007108:	af00      	add	r7, sp, #0
 800710a:	6078      	str	r0, [r7, #4]
 800710c:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif) {
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	2b00      	cmp	r3, #0
 8007112:	d002      	beq.n	800711a <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	683a      	ldr	r2, [r7, #0]
 8007118:	61da      	str	r2, [r3, #28]
  }
}
 800711a:	bf00      	nop
 800711c:	370c      	adds	r7, #12
 800711e:	46bd      	mov	sp, r7
 8007120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007124:	4770      	bx	lr

08007126 <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 8007126:	b480      	push	{r7}
 8007128:	b085      	sub	sp, #20
 800712a:	af00      	add	r7, sp, #0
 800712c:	60f8      	str	r0, [r7, #12]
 800712e:	60b9      	str	r1, [r7, #8]
 8007130:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 8007132:	f06f 030b 	mvn.w	r3, #11
}
 8007136:	4618      	mov	r0, r3
 8007138:	3714      	adds	r7, #20
 800713a:	46bd      	mov	sp, r7
 800713c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007140:	4770      	bx	lr
	...

08007144 <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 8007144:	b480      	push	{r7}
 8007146:	b085      	sub	sp, #20
 8007148:	af00      	add	r7, sp, #0
 800714a:	4603      	mov	r3, r0
 800714c:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 800714e:	79fb      	ldrb	r3, [r7, #7]
 8007150:	2b00      	cmp	r3, #0
 8007152:	d013      	beq.n	800717c <netif_get_by_index+0x38>
    NETIF_FOREACH(netif) {
 8007154:	4b0d      	ldr	r3, [pc, #52]	@ (800718c <netif_get_by_index+0x48>)
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	60fb      	str	r3, [r7, #12]
 800715a:	e00c      	b.n	8007176 <netif_get_by_index+0x32>
      if (idx == netif_get_index(netif)) {
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8007162:	3301      	adds	r3, #1
 8007164:	b2db      	uxtb	r3, r3
 8007166:	79fa      	ldrb	r2, [r7, #7]
 8007168:	429a      	cmp	r2, r3
 800716a:	d101      	bne.n	8007170 <netif_get_by_index+0x2c>
        return netif; /* found! */
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	e006      	b.n	800717e <netif_get_by_index+0x3a>
    NETIF_FOREACH(netif) {
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	60fb      	str	r3, [r7, #12]
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	2b00      	cmp	r3, #0
 800717a:	d1ef      	bne.n	800715c <netif_get_by_index+0x18>
      }
    }
  }

  return NULL;
 800717c:	2300      	movs	r3, #0
}
 800717e:	4618      	mov	r0, r3
 8007180:	3714      	adds	r7, #20
 8007182:	46bd      	mov	sp, r7
 8007184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007188:	4770      	bx	lr
 800718a:	bf00      	nop
 800718c:	200081a8 	.word	0x200081a8

08007190 <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 8007190:	b480      	push	{r7}
 8007192:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
 8007194:	4b03      	ldr	r3, [pc, #12]	@ (80071a4 <pbuf_pool_is_empty+0x14>)
 8007196:	2201      	movs	r2, #1
 8007198:	701a      	strb	r2, [r3, #0]
  if (!queued) {
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 800719a:	bf00      	nop
 800719c:	46bd      	mov	sp, r7
 800719e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071a2:	4770      	bx	lr
 80071a4:	200081b1 	.word	0x200081b1

080071a8 <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 80071a8:	b480      	push	{r7}
 80071aa:	b085      	sub	sp, #20
 80071ac:	af00      	add	r7, sp, #0
 80071ae:	60f8      	str	r0, [r7, #12]
 80071b0:	60b9      	str	r1, [r7, #8]
 80071b2:	4611      	mov	r1, r2
 80071b4:	461a      	mov	r2, r3
 80071b6:	460b      	mov	r3, r1
 80071b8:	80fb      	strh	r3, [r7, #6]
 80071ba:	4613      	mov	r3, r2
 80071bc:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	2200      	movs	r2, #0
 80071c2:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	68ba      	ldr	r2, [r7, #8]
 80071c8:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	88fa      	ldrh	r2, [r7, #6]
 80071ce:	811a      	strh	r2, [r3, #8]
  p->len = len;
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	88ba      	ldrh	r2, [r7, #4]
 80071d4:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 80071d6:	8b3b      	ldrh	r3, [r7, #24]
 80071d8:	b2da      	uxtb	r2, r3
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	7f3a      	ldrb	r2, [r7, #28]
 80071e2:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	2201      	movs	r2, #1
 80071e8:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	2200      	movs	r2, #0
 80071ee:	73da      	strb	r2, [r3, #15]
}
 80071f0:	bf00      	nop
 80071f2:	3714      	adds	r7, #20
 80071f4:	46bd      	mov	sp, r7
 80071f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071fa:	4770      	bx	lr

080071fc <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 80071fc:	b580      	push	{r7, lr}
 80071fe:	b08c      	sub	sp, #48	@ 0x30
 8007200:	af02      	add	r7, sp, #8
 8007202:	4603      	mov	r3, r0
 8007204:	71fb      	strb	r3, [r7, #7]
 8007206:	460b      	mov	r3, r1
 8007208:	80bb      	strh	r3, [r7, #4]
 800720a:	4613      	mov	r3, r2
 800720c:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 800720e:	79fb      	ldrb	r3, [r7, #7]
 8007210:	847b      	strh	r3, [r7, #34]	@ 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 8007212:	887b      	ldrh	r3, [r7, #2]
 8007214:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 8007218:	d07f      	beq.n	800731a <pbuf_alloc+0x11e>
 800721a:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 800721e:	f300 80c8 	bgt.w	80073b2 <pbuf_alloc+0x1b6>
 8007222:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 8007226:	d010      	beq.n	800724a <pbuf_alloc+0x4e>
 8007228:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 800722c:	f300 80c1 	bgt.w	80073b2 <pbuf_alloc+0x1b6>
 8007230:	2b01      	cmp	r3, #1
 8007232:	d002      	beq.n	800723a <pbuf_alloc+0x3e>
 8007234:	2b41      	cmp	r3, #65	@ 0x41
 8007236:	f040 80bc 	bne.w	80073b2 <pbuf_alloc+0x1b6>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 800723a:	887a      	ldrh	r2, [r7, #2]
 800723c:	88bb      	ldrh	r3, [r7, #4]
 800723e:	4619      	mov	r1, r3
 8007240:	2000      	movs	r0, #0
 8007242:	f000 f8d1 	bl	80073e8 <pbuf_alloc_reference>
 8007246:	6278      	str	r0, [r7, #36]	@ 0x24
      break;
 8007248:	e0bd      	b.n	80073c6 <pbuf_alloc+0x1ca>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 800724a:	2300      	movs	r3, #0
 800724c:	627b      	str	r3, [r7, #36]	@ 0x24
      last = NULL;
 800724e:	2300      	movs	r3, #0
 8007250:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 8007252:	88bb      	ldrh	r3, [r7, #4]
 8007254:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 8007256:	2008      	movs	r0, #8
 8007258:	f7ff fbee 	bl	8006a38 <memp_malloc>
 800725c:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 800725e:	693b      	ldr	r3, [r7, #16]
 8007260:	2b00      	cmp	r3, #0
 8007262:	d109      	bne.n	8007278 <pbuf_alloc+0x7c>
          PBUF_POOL_IS_EMPTY();
 8007264:	f7ff ff94 	bl	8007190 <pbuf_pool_is_empty>
          /* free chain so far allocated */
          if (p) {
 8007268:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800726a:	2b00      	cmp	r3, #0
 800726c:	d002      	beq.n	8007274 <pbuf_alloc+0x78>
            pbuf_free(p);
 800726e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8007270:	f000 faa8 	bl	80077c4 <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 8007274:	2300      	movs	r3, #0
 8007276:	e0a7      	b.n	80073c8 <pbuf_alloc+0x1cc>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 8007278:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800727a:	3303      	adds	r3, #3
 800727c:	b29b      	uxth	r3, r3
 800727e:	f023 0303 	bic.w	r3, r3, #3
 8007282:	b29b      	uxth	r3, r3
 8007284:	f5c3 7314 	rsb	r3, r3, #592	@ 0x250
 8007288:	b29b      	uxth	r3, r3
 800728a:	8b7a      	ldrh	r2, [r7, #26]
 800728c:	4293      	cmp	r3, r2
 800728e:	bf28      	it	cs
 8007290:	4613      	movcs	r3, r2
 8007292:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 8007294:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8007296:	3310      	adds	r3, #16
 8007298:	693a      	ldr	r2, [r7, #16]
 800729a:	4413      	add	r3, r2
 800729c:	3303      	adds	r3, #3
 800729e:	f023 0303 	bic.w	r3, r3, #3
 80072a2:	4618      	mov	r0, r3
 80072a4:	89f9      	ldrh	r1, [r7, #14]
 80072a6:	8b7a      	ldrh	r2, [r7, #26]
 80072a8:	2300      	movs	r3, #0
 80072aa:	9301      	str	r3, [sp, #4]
 80072ac:	887b      	ldrh	r3, [r7, #2]
 80072ae:	9300      	str	r3, [sp, #0]
 80072b0:	460b      	mov	r3, r1
 80072b2:	4601      	mov	r1, r0
 80072b4:	6938      	ldr	r0, [r7, #16]
 80072b6:	f7ff ff77 	bl	80071a8 <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 80072ba:	693b      	ldr	r3, [r7, #16]
 80072bc:	685b      	ldr	r3, [r3, #4]
 80072be:	f003 0303 	and.w	r3, r3, #3
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d006      	beq.n	80072d4 <pbuf_alloc+0xd8>
 80072c6:	4b42      	ldr	r3, [pc, #264]	@ (80073d0 <pbuf_alloc+0x1d4>)
 80072c8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80072cc:	4941      	ldr	r1, [pc, #260]	@ (80073d4 <pbuf_alloc+0x1d8>)
 80072ce:	4842      	ldr	r0, [pc, #264]	@ (80073d8 <pbuf_alloc+0x1dc>)
 80072d0:	f008 fce6 	bl	800fca0 <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 80072d4:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80072d6:	3303      	adds	r3, #3
 80072d8:	f023 0303 	bic.w	r3, r3, #3
 80072dc:	f5b3 7f14 	cmp.w	r3, #592	@ 0x250
 80072e0:	d106      	bne.n	80072f0 <pbuf_alloc+0xf4>
 80072e2:	4b3b      	ldr	r3, [pc, #236]	@ (80073d0 <pbuf_alloc+0x1d4>)
 80072e4:	f44f 7281 	mov.w	r2, #258	@ 0x102
 80072e8:	493c      	ldr	r1, [pc, #240]	@ (80073dc <pbuf_alloc+0x1e0>)
 80072ea:	483b      	ldr	r0, [pc, #236]	@ (80073d8 <pbuf_alloc+0x1dc>)
 80072ec:	f008 fcd8 	bl	800fca0 <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 80072f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d102      	bne.n	80072fc <pbuf_alloc+0x100>
          /* allocated head of pbuf chain (into p) */
          p = q;
 80072f6:	693b      	ldr	r3, [r7, #16]
 80072f8:	627b      	str	r3, [r7, #36]	@ 0x24
 80072fa:	e002      	b.n	8007302 <pbuf_alloc+0x106>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 80072fc:	69fb      	ldr	r3, [r7, #28]
 80072fe:	693a      	ldr	r2, [r7, #16]
 8007300:	601a      	str	r2, [r3, #0]
        }
        last = q;
 8007302:	693b      	ldr	r3, [r7, #16]
 8007304:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 8007306:	8b7a      	ldrh	r2, [r7, #26]
 8007308:	89fb      	ldrh	r3, [r7, #14]
 800730a:	1ad3      	subs	r3, r2, r3
 800730c:	837b      	strh	r3, [r7, #26]
        offset = 0;
 800730e:	2300      	movs	r3, #0
 8007310:	847b      	strh	r3, [r7, #34]	@ 0x22
      } while (rem_len > 0);
 8007312:	8b7b      	ldrh	r3, [r7, #26]
 8007314:	2b00      	cmp	r3, #0
 8007316:	d19e      	bne.n	8007256 <pbuf_alloc+0x5a>
      break;
 8007318:	e055      	b.n	80073c6 <pbuf_alloc+0x1ca>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 800731a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800731c:	3303      	adds	r3, #3
 800731e:	b29b      	uxth	r3, r3
 8007320:	f023 0303 	bic.w	r3, r3, #3
 8007324:	b29a      	uxth	r2, r3
 8007326:	88bb      	ldrh	r3, [r7, #4]
 8007328:	3303      	adds	r3, #3
 800732a:	b29b      	uxth	r3, r3
 800732c:	f023 0303 	bic.w	r3, r3, #3
 8007330:	b29b      	uxth	r3, r3
 8007332:	4413      	add	r3, r2
 8007334:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 8007336:	8b3b      	ldrh	r3, [r7, #24]
 8007338:	3310      	adds	r3, #16
 800733a:	82fb      	strh	r3, [r7, #22]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 800733c:	8b3a      	ldrh	r2, [r7, #24]
 800733e:	88bb      	ldrh	r3, [r7, #4]
 8007340:	3303      	adds	r3, #3
 8007342:	f023 0303 	bic.w	r3, r3, #3
 8007346:	429a      	cmp	r2, r3
 8007348:	d306      	bcc.n	8007358 <pbuf_alloc+0x15c>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 800734a:	8afa      	ldrh	r2, [r7, #22]
 800734c:	88bb      	ldrh	r3, [r7, #4]
 800734e:	3303      	adds	r3, #3
 8007350:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 8007354:	429a      	cmp	r2, r3
 8007356:	d201      	bcs.n	800735c <pbuf_alloc+0x160>
        return NULL;
 8007358:	2300      	movs	r3, #0
 800735a:	e035      	b.n	80073c8 <pbuf_alloc+0x1cc>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 800735c:	8afb      	ldrh	r3, [r7, #22]
 800735e:	4618      	mov	r0, r3
 8007360:	f7ff f9da 	bl	8006718 <mem_malloc>
 8007364:	6278      	str	r0, [r7, #36]	@ 0x24
      if (p == NULL) {
 8007366:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007368:	2b00      	cmp	r3, #0
 800736a:	d101      	bne.n	8007370 <pbuf_alloc+0x174>
        return NULL;
 800736c:	2300      	movs	r3, #0
 800736e:	e02b      	b.n	80073c8 <pbuf_alloc+0x1cc>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 8007370:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8007372:	3310      	adds	r3, #16
 8007374:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007376:	4413      	add	r3, r2
 8007378:	3303      	adds	r3, #3
 800737a:	f023 0303 	bic.w	r3, r3, #3
 800737e:	4618      	mov	r0, r3
 8007380:	88b9      	ldrh	r1, [r7, #4]
 8007382:	88ba      	ldrh	r2, [r7, #4]
 8007384:	2300      	movs	r3, #0
 8007386:	9301      	str	r3, [sp, #4]
 8007388:	887b      	ldrh	r3, [r7, #2]
 800738a:	9300      	str	r3, [sp, #0]
 800738c:	460b      	mov	r3, r1
 800738e:	4601      	mov	r1, r0
 8007390:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8007392:	f7ff ff09 	bl	80071a8 <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 8007396:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007398:	685b      	ldr	r3, [r3, #4]
 800739a:	f003 0303 	and.w	r3, r3, #3
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d010      	beq.n	80073c4 <pbuf_alloc+0x1c8>
 80073a2:	4b0b      	ldr	r3, [pc, #44]	@ (80073d0 <pbuf_alloc+0x1d4>)
 80073a4:	f44f 7291 	mov.w	r2, #290	@ 0x122
 80073a8:	490d      	ldr	r1, [pc, #52]	@ (80073e0 <pbuf_alloc+0x1e4>)
 80073aa:	480b      	ldr	r0, [pc, #44]	@ (80073d8 <pbuf_alloc+0x1dc>)
 80073ac:	f008 fc78 	bl	800fca0 <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 80073b0:	e008      	b.n	80073c4 <pbuf_alloc+0x1c8>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 80073b2:	4b07      	ldr	r3, [pc, #28]	@ (80073d0 <pbuf_alloc+0x1d4>)
 80073b4:	f240 1227 	movw	r2, #295	@ 0x127
 80073b8:	490a      	ldr	r1, [pc, #40]	@ (80073e4 <pbuf_alloc+0x1e8>)
 80073ba:	4807      	ldr	r0, [pc, #28]	@ (80073d8 <pbuf_alloc+0x1dc>)
 80073bc:	f008 fc70 	bl	800fca0 <iprintf>
      return NULL;
 80073c0:	2300      	movs	r3, #0
 80073c2:	e001      	b.n	80073c8 <pbuf_alloc+0x1cc>
      break;
 80073c4:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 80073c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80073c8:	4618      	mov	r0, r3
 80073ca:	3728      	adds	r7, #40	@ 0x28
 80073cc:	46bd      	mov	sp, r7
 80073ce:	bd80      	pop	{r7, pc}
 80073d0:	08011094 	.word	0x08011094
 80073d4:	080110c4 	.word	0x080110c4
 80073d8:	080110f4 	.word	0x080110f4
 80073dc:	0801111c 	.word	0x0801111c
 80073e0:	08011150 	.word	0x08011150
 80073e4:	0801117c 	.word	0x0801117c

080073e8 <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 80073e8:	b580      	push	{r7, lr}
 80073ea:	b086      	sub	sp, #24
 80073ec:	af02      	add	r7, sp, #8
 80073ee:	6078      	str	r0, [r7, #4]
 80073f0:	460b      	mov	r3, r1
 80073f2:	807b      	strh	r3, [r7, #2]
 80073f4:	4613      	mov	r3, r2
 80073f6:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 80073f8:	883b      	ldrh	r3, [r7, #0]
 80073fa:	2b41      	cmp	r3, #65	@ 0x41
 80073fc:	d009      	beq.n	8007412 <pbuf_alloc_reference+0x2a>
 80073fe:	883b      	ldrh	r3, [r7, #0]
 8007400:	2b01      	cmp	r3, #1
 8007402:	d006      	beq.n	8007412 <pbuf_alloc_reference+0x2a>
 8007404:	4b0f      	ldr	r3, [pc, #60]	@ (8007444 <pbuf_alloc_reference+0x5c>)
 8007406:	f44f 72a5 	mov.w	r2, #330	@ 0x14a
 800740a:	490f      	ldr	r1, [pc, #60]	@ (8007448 <pbuf_alloc_reference+0x60>)
 800740c:	480f      	ldr	r0, [pc, #60]	@ (800744c <pbuf_alloc_reference+0x64>)
 800740e:	f008 fc47 	bl	800fca0 <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 8007412:	2007      	movs	r0, #7
 8007414:	f7ff fb10 	bl	8006a38 <memp_malloc>
 8007418:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	2b00      	cmp	r3, #0
 800741e:	d101      	bne.n	8007424 <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 8007420:	2300      	movs	r3, #0
 8007422:	e00b      	b.n	800743c <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 8007424:	8879      	ldrh	r1, [r7, #2]
 8007426:	887a      	ldrh	r2, [r7, #2]
 8007428:	2300      	movs	r3, #0
 800742a:	9301      	str	r3, [sp, #4]
 800742c:	883b      	ldrh	r3, [r7, #0]
 800742e:	9300      	str	r3, [sp, #0]
 8007430:	460b      	mov	r3, r1
 8007432:	6879      	ldr	r1, [r7, #4]
 8007434:	68f8      	ldr	r0, [r7, #12]
 8007436:	f7ff feb7 	bl	80071a8 <pbuf_init_alloced_pbuf>
  return p;
 800743a:	68fb      	ldr	r3, [r7, #12]
}
 800743c:	4618      	mov	r0, r3
 800743e:	3710      	adds	r7, #16
 8007440:	46bd      	mov	sp, r7
 8007442:	bd80      	pop	{r7, pc}
 8007444:	08011094 	.word	0x08011094
 8007448:	08011198 	.word	0x08011198
 800744c:	080110f4 	.word	0x080110f4

08007450 <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 8007450:	b580      	push	{r7, lr}
 8007452:	b088      	sub	sp, #32
 8007454:	af02      	add	r7, sp, #8
 8007456:	607b      	str	r3, [r7, #4]
 8007458:	4603      	mov	r3, r0
 800745a:	73fb      	strb	r3, [r7, #15]
 800745c:	460b      	mov	r3, r1
 800745e:	81bb      	strh	r3, [r7, #12]
 8007460:	4613      	mov	r3, r2
 8007462:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 8007464:	7bfb      	ldrb	r3, [r7, #15]
 8007466:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 8007468:	8a7b      	ldrh	r3, [r7, #18]
 800746a:	3303      	adds	r3, #3
 800746c:	f023 0203 	bic.w	r2, r3, #3
 8007470:	89bb      	ldrh	r3, [r7, #12]
 8007472:	441a      	add	r2, r3
 8007474:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007476:	429a      	cmp	r2, r3
 8007478:	d901      	bls.n	800747e <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 800747a:	2300      	movs	r3, #0
 800747c:	e018      	b.n	80074b0 <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 800747e:	6a3b      	ldr	r3, [r7, #32]
 8007480:	2b00      	cmp	r3, #0
 8007482:	d007      	beq.n	8007494 <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 8007484:	8a7b      	ldrh	r3, [r7, #18]
 8007486:	3303      	adds	r3, #3
 8007488:	f023 0303 	bic.w	r3, r3, #3
 800748c:	6a3a      	ldr	r2, [r7, #32]
 800748e:	4413      	add	r3, r2
 8007490:	617b      	str	r3, [r7, #20]
 8007492:	e001      	b.n	8007498 <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 8007494:	2300      	movs	r3, #0
 8007496:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 8007498:	6878      	ldr	r0, [r7, #4]
 800749a:	89b9      	ldrh	r1, [r7, #12]
 800749c:	89ba      	ldrh	r2, [r7, #12]
 800749e:	2302      	movs	r3, #2
 80074a0:	9301      	str	r3, [sp, #4]
 80074a2:	897b      	ldrh	r3, [r7, #10]
 80074a4:	9300      	str	r3, [sp, #0]
 80074a6:	460b      	mov	r3, r1
 80074a8:	6979      	ldr	r1, [r7, #20]
 80074aa:	f7ff fe7d 	bl	80071a8 <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 80074ae:	687b      	ldr	r3, [r7, #4]
}
 80074b0:	4618      	mov	r0, r3
 80074b2:	3718      	adds	r7, #24
 80074b4:	46bd      	mov	sp, r7
 80074b6:	bd80      	pop	{r7, pc}

080074b8 <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 80074b8:	b580      	push	{r7, lr}
 80074ba:	b084      	sub	sp, #16
 80074bc:	af00      	add	r7, sp, #0
 80074be:	6078      	str	r0, [r7, #4]
 80074c0:	460b      	mov	r3, r1
 80074c2:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d106      	bne.n	80074d8 <pbuf_realloc+0x20>
 80074ca:	4b3a      	ldr	r3, [pc, #232]	@ (80075b4 <pbuf_realloc+0xfc>)
 80074cc:	f44f 72cc 	mov.w	r2, #408	@ 0x198
 80074d0:	4939      	ldr	r1, [pc, #228]	@ (80075b8 <pbuf_realloc+0x100>)
 80074d2:	483a      	ldr	r0, [pc, #232]	@ (80075bc <pbuf_realloc+0x104>)
 80074d4:	f008 fbe4 	bl	800fca0 <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	891b      	ldrh	r3, [r3, #8]
 80074dc:	887a      	ldrh	r2, [r7, #2]
 80074de:	429a      	cmp	r2, r3
 80074e0:	d263      	bcs.n	80075aa <pbuf_realloc+0xf2>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	891a      	ldrh	r2, [r3, #8]
 80074e6:	887b      	ldrh	r3, [r7, #2]
 80074e8:	1ad3      	subs	r3, r2, r3
 80074ea:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 80074ec:	887b      	ldrh	r3, [r7, #2]
 80074ee:	817b      	strh	r3, [r7, #10]
  q = p;
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 80074f4:	e018      	b.n	8007528 <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	895b      	ldrh	r3, [r3, #10]
 80074fa:	897a      	ldrh	r2, [r7, #10]
 80074fc:	1ad3      	subs	r3, r2, r3
 80074fe:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	891a      	ldrh	r2, [r3, #8]
 8007504:	893b      	ldrh	r3, [r7, #8]
 8007506:	1ad3      	subs	r3, r2, r3
 8007508:	b29a      	uxth	r2, r3
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	2b00      	cmp	r3, #0
 8007518:	d106      	bne.n	8007528 <pbuf_realloc+0x70>
 800751a:	4b26      	ldr	r3, [pc, #152]	@ (80075b4 <pbuf_realloc+0xfc>)
 800751c:	f240 12af 	movw	r2, #431	@ 0x1af
 8007520:	4927      	ldr	r1, [pc, #156]	@ (80075c0 <pbuf_realloc+0x108>)
 8007522:	4826      	ldr	r0, [pc, #152]	@ (80075bc <pbuf_realloc+0x104>)
 8007524:	f008 fbbc 	bl	800fca0 <iprintf>
  while (rem_len > q->len) {
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	895b      	ldrh	r3, [r3, #10]
 800752c:	897a      	ldrh	r2, [r7, #10]
 800752e:	429a      	cmp	r2, r3
 8007530:	d8e1      	bhi.n	80074f6 <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	7b1b      	ldrb	r3, [r3, #12]
 8007536:	f003 030f 	and.w	r3, r3, #15
 800753a:	2b00      	cmp	r3, #0
 800753c:	d121      	bne.n	8007582 <pbuf_realloc+0xca>
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	895b      	ldrh	r3, [r3, #10]
 8007542:	897a      	ldrh	r2, [r7, #10]
 8007544:	429a      	cmp	r2, r3
 8007546:	d01c      	beq.n	8007582 <pbuf_realloc+0xca>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	7b5b      	ldrb	r3, [r3, #13]
 800754c:	f003 0302 	and.w	r3, r3, #2
 8007550:	2b00      	cmp	r3, #0
 8007552:	d116      	bne.n	8007582 <pbuf_realloc+0xca>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	685a      	ldr	r2, [r3, #4]
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	1ad3      	subs	r3, r2, r3
 800755c:	b29a      	uxth	r2, r3
 800755e:	897b      	ldrh	r3, [r7, #10]
 8007560:	4413      	add	r3, r2
 8007562:	b29b      	uxth	r3, r3
 8007564:	4619      	mov	r1, r3
 8007566:	68f8      	ldr	r0, [r7, #12]
 8007568:	f7fe ffda 	bl	8006520 <mem_trim>
 800756c:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	2b00      	cmp	r3, #0
 8007572:	d106      	bne.n	8007582 <pbuf_realloc+0xca>
 8007574:	4b0f      	ldr	r3, [pc, #60]	@ (80075b4 <pbuf_realloc+0xfc>)
 8007576:	f240 12bd 	movw	r2, #445	@ 0x1bd
 800757a:	4912      	ldr	r1, [pc, #72]	@ (80075c4 <pbuf_realloc+0x10c>)
 800757c:	480f      	ldr	r0, [pc, #60]	@ (80075bc <pbuf_realloc+0x104>)
 800757e:	f008 fb8f 	bl	800fca0 <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	897a      	ldrh	r2, [r7, #10]
 8007586:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	895a      	ldrh	r2, [r3, #10]
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	2b00      	cmp	r3, #0
 8007596:	d004      	beq.n	80075a2 <pbuf_realloc+0xea>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	4618      	mov	r0, r3
 800759e:	f000 f911 	bl	80077c4 <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	2200      	movs	r2, #0
 80075a6:	601a      	str	r2, [r3, #0]
 80075a8:	e000      	b.n	80075ac <pbuf_realloc+0xf4>
    return;
 80075aa:	bf00      	nop

}
 80075ac:	3710      	adds	r7, #16
 80075ae:	46bd      	mov	sp, r7
 80075b0:	bd80      	pop	{r7, pc}
 80075b2:	bf00      	nop
 80075b4:	08011094 	.word	0x08011094
 80075b8:	080111ac 	.word	0x080111ac
 80075bc:	080110f4 	.word	0x080110f4
 80075c0:	080111c4 	.word	0x080111c4
 80075c4:	080111dc 	.word	0x080111dc

080075c8 <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 80075c8:	b580      	push	{r7, lr}
 80075ca:	b086      	sub	sp, #24
 80075cc:	af00      	add	r7, sp, #0
 80075ce:	60f8      	str	r0, [r7, #12]
 80075d0:	60b9      	str	r1, [r7, #8]
 80075d2:	4613      	mov	r3, r2
 80075d4:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d106      	bne.n	80075ea <pbuf_add_header_impl+0x22>
 80075dc:	4b2b      	ldr	r3, [pc, #172]	@ (800768c <pbuf_add_header_impl+0xc4>)
 80075de:	f240 12df 	movw	r2, #479	@ 0x1df
 80075e2:	492b      	ldr	r1, [pc, #172]	@ (8007690 <pbuf_add_header_impl+0xc8>)
 80075e4:	482b      	ldr	r0, [pc, #172]	@ (8007694 <pbuf_add_header_impl+0xcc>)
 80075e6:	f008 fb5b 	bl	800fca0 <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d003      	beq.n	80075f8 <pbuf_add_header_impl+0x30>
 80075f0:	68bb      	ldr	r3, [r7, #8]
 80075f2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80075f6:	d301      	bcc.n	80075fc <pbuf_add_header_impl+0x34>
    return 1;
 80075f8:	2301      	movs	r3, #1
 80075fa:	e043      	b.n	8007684 <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 80075fc:	68bb      	ldr	r3, [r7, #8]
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d101      	bne.n	8007606 <pbuf_add_header_impl+0x3e>
    return 0;
 8007602:	2300      	movs	r3, #0
 8007604:	e03e      	b.n	8007684 <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 8007606:	68bb      	ldr	r3, [r7, #8]
 8007608:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	891a      	ldrh	r2, [r3, #8]
 800760e:	8a7b      	ldrh	r3, [r7, #18]
 8007610:	4413      	add	r3, r2
 8007612:	b29b      	uxth	r3, r3
 8007614:	8a7a      	ldrh	r2, [r7, #18]
 8007616:	429a      	cmp	r2, r3
 8007618:	d901      	bls.n	800761e <pbuf_add_header_impl+0x56>
    return 1;
 800761a:	2301      	movs	r3, #1
 800761c:	e032      	b.n	8007684 <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	7b1b      	ldrb	r3, [r3, #12]
 8007622:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 8007624:	8a3b      	ldrh	r3, [r7, #16]
 8007626:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800762a:	2b00      	cmp	r3, #0
 800762c:	d00c      	beq.n	8007648 <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	685a      	ldr	r2, [r3, #4]
 8007632:	68bb      	ldr	r3, [r7, #8]
 8007634:	425b      	negs	r3, r3
 8007636:	4413      	add	r3, r2
 8007638:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	3310      	adds	r3, #16
 800763e:	697a      	ldr	r2, [r7, #20]
 8007640:	429a      	cmp	r2, r3
 8007642:	d20d      	bcs.n	8007660 <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 8007644:	2301      	movs	r3, #1
 8007646:	e01d      	b.n	8007684 <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 8007648:	79fb      	ldrb	r3, [r7, #7]
 800764a:	2b00      	cmp	r3, #0
 800764c:	d006      	beq.n	800765c <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	685a      	ldr	r2, [r3, #4]
 8007652:	68bb      	ldr	r3, [r7, #8]
 8007654:	425b      	negs	r3, r3
 8007656:	4413      	add	r3, r2
 8007658:	617b      	str	r3, [r7, #20]
 800765a:	e001      	b.n	8007660 <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 800765c:	2301      	movs	r3, #1
 800765e:	e011      	b.n	8007684 <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	697a      	ldr	r2, [r7, #20]
 8007664:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	895a      	ldrh	r2, [r3, #10]
 800766a:	8a7b      	ldrh	r3, [r7, #18]
 800766c:	4413      	add	r3, r2
 800766e:	b29a      	uxth	r2, r3
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	891a      	ldrh	r2, [r3, #8]
 8007678:	8a7b      	ldrh	r3, [r7, #18]
 800767a:	4413      	add	r3, r2
 800767c:	b29a      	uxth	r2, r3
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	811a      	strh	r2, [r3, #8]


  return 0;
 8007682:	2300      	movs	r3, #0
}
 8007684:	4618      	mov	r0, r3
 8007686:	3718      	adds	r7, #24
 8007688:	46bd      	mov	sp, r7
 800768a:	bd80      	pop	{r7, pc}
 800768c:	08011094 	.word	0x08011094
 8007690:	080111f8 	.word	0x080111f8
 8007694:	080110f4 	.word	0x080110f4

08007698 <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 8007698:	b580      	push	{r7, lr}
 800769a:	b082      	sub	sp, #8
 800769c:	af00      	add	r7, sp, #0
 800769e:	6078      	str	r0, [r7, #4]
 80076a0:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 80076a2:	2200      	movs	r2, #0
 80076a4:	6839      	ldr	r1, [r7, #0]
 80076a6:	6878      	ldr	r0, [r7, #4]
 80076a8:	f7ff ff8e 	bl	80075c8 <pbuf_add_header_impl>
 80076ac:	4603      	mov	r3, r0
}
 80076ae:	4618      	mov	r0, r3
 80076b0:	3708      	adds	r7, #8
 80076b2:	46bd      	mov	sp, r7
 80076b4:	bd80      	pop	{r7, pc}
	...

080076b8 <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 80076b8:	b580      	push	{r7, lr}
 80076ba:	b084      	sub	sp, #16
 80076bc:	af00      	add	r7, sp, #0
 80076be:	6078      	str	r0, [r7, #4]
 80076c0:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	d106      	bne.n	80076d6 <pbuf_remove_header+0x1e>
 80076c8:	4b20      	ldr	r3, [pc, #128]	@ (800774c <pbuf_remove_header+0x94>)
 80076ca:	f240 224b 	movw	r2, #587	@ 0x24b
 80076ce:	4920      	ldr	r1, [pc, #128]	@ (8007750 <pbuf_remove_header+0x98>)
 80076d0:	4820      	ldr	r0, [pc, #128]	@ (8007754 <pbuf_remove_header+0x9c>)
 80076d2:	f008 fae5 	bl	800fca0 <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d003      	beq.n	80076e4 <pbuf_remove_header+0x2c>
 80076dc:	683b      	ldr	r3, [r7, #0]
 80076de:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80076e2:	d301      	bcc.n	80076e8 <pbuf_remove_header+0x30>
    return 1;
 80076e4:	2301      	movs	r3, #1
 80076e6:	e02c      	b.n	8007742 <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 80076e8:	683b      	ldr	r3, [r7, #0]
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d101      	bne.n	80076f2 <pbuf_remove_header+0x3a>
    return 0;
 80076ee:	2300      	movs	r3, #0
 80076f0:	e027      	b.n	8007742 <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 80076f2:	683b      	ldr	r3, [r7, #0]
 80076f4:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	895b      	ldrh	r3, [r3, #10]
 80076fa:	89fa      	ldrh	r2, [r7, #14]
 80076fc:	429a      	cmp	r2, r3
 80076fe:	d908      	bls.n	8007712 <pbuf_remove_header+0x5a>
 8007700:	4b12      	ldr	r3, [pc, #72]	@ (800774c <pbuf_remove_header+0x94>)
 8007702:	f240 2255 	movw	r2, #597	@ 0x255
 8007706:	4914      	ldr	r1, [pc, #80]	@ (8007758 <pbuf_remove_header+0xa0>)
 8007708:	4812      	ldr	r0, [pc, #72]	@ (8007754 <pbuf_remove_header+0x9c>)
 800770a:	f008 fac9 	bl	800fca0 <iprintf>
 800770e:	2301      	movs	r3, #1
 8007710:	e017      	b.n	8007742 <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	685b      	ldr	r3, [r3, #4]
 8007716:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	685a      	ldr	r2, [r3, #4]
 800771c:	683b      	ldr	r3, [r7, #0]
 800771e:	441a      	add	r2, r3
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	895a      	ldrh	r2, [r3, #10]
 8007728:	89fb      	ldrh	r3, [r7, #14]
 800772a:	1ad3      	subs	r3, r2, r3
 800772c:	b29a      	uxth	r2, r3
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	891a      	ldrh	r2, [r3, #8]
 8007736:	89fb      	ldrh	r3, [r7, #14]
 8007738:	1ad3      	subs	r3, r2, r3
 800773a:	b29a      	uxth	r2, r3
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 8007740:	2300      	movs	r3, #0
}
 8007742:	4618      	mov	r0, r3
 8007744:	3710      	adds	r7, #16
 8007746:	46bd      	mov	sp, r7
 8007748:	bd80      	pop	{r7, pc}
 800774a:	bf00      	nop
 800774c:	08011094 	.word	0x08011094
 8007750:	080111f8 	.word	0x080111f8
 8007754:	080110f4 	.word	0x080110f4
 8007758:	08011204 	.word	0x08011204

0800775c <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 800775c:	b580      	push	{r7, lr}
 800775e:	b082      	sub	sp, #8
 8007760:	af00      	add	r7, sp, #0
 8007762:	6078      	str	r0, [r7, #4]
 8007764:	460b      	mov	r3, r1
 8007766:	807b      	strh	r3, [r7, #2]
 8007768:	4613      	mov	r3, r2
 800776a:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 800776c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8007770:	2b00      	cmp	r3, #0
 8007772:	da08      	bge.n	8007786 <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 8007774:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8007778:	425b      	negs	r3, r3
 800777a:	4619      	mov	r1, r3
 800777c:	6878      	ldr	r0, [r7, #4]
 800777e:	f7ff ff9b 	bl	80076b8 <pbuf_remove_header>
 8007782:	4603      	mov	r3, r0
 8007784:	e007      	b.n	8007796 <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 8007786:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800778a:	787a      	ldrb	r2, [r7, #1]
 800778c:	4619      	mov	r1, r3
 800778e:	6878      	ldr	r0, [r7, #4]
 8007790:	f7ff ff1a 	bl	80075c8 <pbuf_add_header_impl>
 8007794:	4603      	mov	r3, r0
  }
}
 8007796:	4618      	mov	r0, r3
 8007798:	3708      	adds	r7, #8
 800779a:	46bd      	mov	sp, r7
 800779c:	bd80      	pop	{r7, pc}

0800779e <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 800779e:	b580      	push	{r7, lr}
 80077a0:	b082      	sub	sp, #8
 80077a2:	af00      	add	r7, sp, #0
 80077a4:	6078      	str	r0, [r7, #4]
 80077a6:	460b      	mov	r3, r1
 80077a8:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 80077aa:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80077ae:	2201      	movs	r2, #1
 80077b0:	4619      	mov	r1, r3
 80077b2:	6878      	ldr	r0, [r7, #4]
 80077b4:	f7ff ffd2 	bl	800775c <pbuf_header_impl>
 80077b8:	4603      	mov	r3, r0
}
 80077ba:	4618      	mov	r0, r3
 80077bc:	3708      	adds	r7, #8
 80077be:	46bd      	mov	sp, r7
 80077c0:	bd80      	pop	{r7, pc}
	...

080077c4 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 80077c4:	b580      	push	{r7, lr}
 80077c6:	b086      	sub	sp, #24
 80077c8:	af00      	add	r7, sp, #0
 80077ca:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d10b      	bne.n	80077ea <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d106      	bne.n	80077e6 <pbuf_free+0x22>
 80077d8:	4b38      	ldr	r3, [pc, #224]	@ (80078bc <pbuf_free+0xf8>)
 80077da:	f44f 7237 	mov.w	r2, #732	@ 0x2dc
 80077de:	4938      	ldr	r1, [pc, #224]	@ (80078c0 <pbuf_free+0xfc>)
 80077e0:	4838      	ldr	r0, [pc, #224]	@ (80078c4 <pbuf_free+0x100>)
 80077e2:	f008 fa5d 	bl	800fca0 <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 80077e6:	2300      	movs	r3, #0
 80077e8:	e063      	b.n	80078b2 <pbuf_free+0xee>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 80077ea:	2300      	movs	r3, #0
 80077ec:	75fb      	strb	r3, [r7, #23]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 80077ee:	e05c      	b.n	80078aa <pbuf_free+0xe6>
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	7b9b      	ldrb	r3, [r3, #14]
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d106      	bne.n	8007806 <pbuf_free+0x42>
 80077f8:	4b30      	ldr	r3, [pc, #192]	@ (80078bc <pbuf_free+0xf8>)
 80077fa:	f240 22f1 	movw	r2, #753	@ 0x2f1
 80077fe:	4932      	ldr	r1, [pc, #200]	@ (80078c8 <pbuf_free+0x104>)
 8007800:	4830      	ldr	r0, [pc, #192]	@ (80078c4 <pbuf_free+0x100>)
 8007802:	f008 fa4d 	bl	800fca0 <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	7b9b      	ldrb	r3, [r3, #14]
 800780a:	3b01      	subs	r3, #1
 800780c:	b2da      	uxtb	r2, r3
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	739a      	strb	r2, [r3, #14]
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	7b9b      	ldrb	r3, [r3, #14]
 8007816:	75bb      	strb	r3, [r7, #22]
    SYS_ARCH_UNPROTECT(old_level);
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 8007818:	7dbb      	ldrb	r3, [r7, #22]
 800781a:	2b00      	cmp	r3, #0
 800781c:	d143      	bne.n	80078a6 <pbuf_free+0xe2>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	7b1b      	ldrb	r3, [r3, #12]
 8007828:	f003 030f 	and.w	r3, r3, #15
 800782c:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	7b5b      	ldrb	r3, [r3, #13]
 8007832:	f003 0302 	and.w	r3, r3, #2
 8007836:	2b00      	cmp	r3, #0
 8007838:	d011      	beq.n	800785e <pbuf_free+0x9a>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 800783e:	68bb      	ldr	r3, [r7, #8]
 8007840:	691b      	ldr	r3, [r3, #16]
 8007842:	2b00      	cmp	r3, #0
 8007844:	d106      	bne.n	8007854 <pbuf_free+0x90>
 8007846:	4b1d      	ldr	r3, [pc, #116]	@ (80078bc <pbuf_free+0xf8>)
 8007848:	f240 22ff 	movw	r2, #767	@ 0x2ff
 800784c:	491f      	ldr	r1, [pc, #124]	@ (80078cc <pbuf_free+0x108>)
 800784e:	481d      	ldr	r0, [pc, #116]	@ (80078c4 <pbuf_free+0x100>)
 8007850:	f008 fa26 	bl	800fca0 <iprintf>
        pc->custom_free_function(p);
 8007854:	68bb      	ldr	r3, [r7, #8]
 8007856:	691b      	ldr	r3, [r3, #16]
 8007858:	6878      	ldr	r0, [r7, #4]
 800785a:	4798      	blx	r3
 800785c:	e01d      	b.n	800789a <pbuf_free+0xd6>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 800785e:	7bfb      	ldrb	r3, [r7, #15]
 8007860:	2b02      	cmp	r3, #2
 8007862:	d104      	bne.n	800786e <pbuf_free+0xaa>
          memp_free(MEMP_PBUF_POOL, p);
 8007864:	6879      	ldr	r1, [r7, #4]
 8007866:	2008      	movs	r0, #8
 8007868:	f7ff f956 	bl	8006b18 <memp_free>
 800786c:	e015      	b.n	800789a <pbuf_free+0xd6>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 800786e:	7bfb      	ldrb	r3, [r7, #15]
 8007870:	2b01      	cmp	r3, #1
 8007872:	d104      	bne.n	800787e <pbuf_free+0xba>
          memp_free(MEMP_PBUF, p);
 8007874:	6879      	ldr	r1, [r7, #4]
 8007876:	2007      	movs	r0, #7
 8007878:	f7ff f94e 	bl	8006b18 <memp_free>
 800787c:	e00d      	b.n	800789a <pbuf_free+0xd6>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 800787e:	7bfb      	ldrb	r3, [r7, #15]
 8007880:	2b00      	cmp	r3, #0
 8007882:	d103      	bne.n	800788c <pbuf_free+0xc8>
          mem_free(p);
 8007884:	6878      	ldr	r0, [r7, #4]
 8007886:	f7fe fde1 	bl	800644c <mem_free>
 800788a:	e006      	b.n	800789a <pbuf_free+0xd6>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 800788c:	4b0b      	ldr	r3, [pc, #44]	@ (80078bc <pbuf_free+0xf8>)
 800788e:	f240 320f 	movw	r2, #783	@ 0x30f
 8007892:	490f      	ldr	r1, [pc, #60]	@ (80078d0 <pbuf_free+0x10c>)
 8007894:	480b      	ldr	r0, [pc, #44]	@ (80078c4 <pbuf_free+0x100>)
 8007896:	f008 fa03 	bl	800fca0 <iprintf>
        }
      }
      count++;
 800789a:	7dfb      	ldrb	r3, [r7, #23]
 800789c:	3301      	adds	r3, #1
 800789e:	75fb      	strb	r3, [r7, #23]
      /* proceed to next pbuf */
      p = q;
 80078a0:	693b      	ldr	r3, [r7, #16]
 80078a2:	607b      	str	r3, [r7, #4]
 80078a4:	e001      	b.n	80078aa <pbuf_free+0xe6>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 80078a6:	2300      	movs	r3, #0
 80078a8:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	d19f      	bne.n	80077f0 <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 80078b0:	7dfb      	ldrb	r3, [r7, #23]
}
 80078b2:	4618      	mov	r0, r3
 80078b4:	3718      	adds	r7, #24
 80078b6:	46bd      	mov	sp, r7
 80078b8:	bd80      	pop	{r7, pc}
 80078ba:	bf00      	nop
 80078bc:	08011094 	.word	0x08011094
 80078c0:	080111f8 	.word	0x080111f8
 80078c4:	080110f4 	.word	0x080110f4
 80078c8:	08011224 	.word	0x08011224
 80078cc:	0801123c 	.word	0x0801123c
 80078d0:	08011260 	.word	0x08011260

080078d4 <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 80078d4:	b480      	push	{r7}
 80078d6:	b085      	sub	sp, #20
 80078d8:	af00      	add	r7, sp, #0
 80078da:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 80078dc:	2300      	movs	r3, #0
 80078de:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 80078e0:	e005      	b.n	80078ee <pbuf_clen+0x1a>
    ++len;
 80078e2:	89fb      	ldrh	r3, [r7, #14]
 80078e4:	3301      	adds	r3, #1
 80078e6:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d1f6      	bne.n	80078e2 <pbuf_clen+0xe>
  }
  return len;
 80078f4:	89fb      	ldrh	r3, [r7, #14]
}
 80078f6:	4618      	mov	r0, r3
 80078f8:	3714      	adds	r7, #20
 80078fa:	46bd      	mov	sp, r7
 80078fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007900:	4770      	bx	lr
	...

08007904 <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 8007904:	b580      	push	{r7, lr}
 8007906:	b082      	sub	sp, #8
 8007908:	af00      	add	r7, sp, #0
 800790a:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	2b00      	cmp	r3, #0
 8007910:	d010      	beq.n	8007934 <pbuf_ref+0x30>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	7b9b      	ldrb	r3, [r3, #14]
 8007916:	3301      	adds	r3, #1
 8007918:	b2da      	uxtb	r2, r3
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	739a      	strb	r2, [r3, #14]
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	7b9b      	ldrb	r3, [r3, #14]
 8007922:	2b00      	cmp	r3, #0
 8007924:	d106      	bne.n	8007934 <pbuf_ref+0x30>
 8007926:	4b05      	ldr	r3, [pc, #20]	@ (800793c <pbuf_ref+0x38>)
 8007928:	f240 3242 	movw	r2, #834	@ 0x342
 800792c:	4904      	ldr	r1, [pc, #16]	@ (8007940 <pbuf_ref+0x3c>)
 800792e:	4805      	ldr	r0, [pc, #20]	@ (8007944 <pbuf_ref+0x40>)
 8007930:	f008 f9b6 	bl	800fca0 <iprintf>
  }
}
 8007934:	bf00      	nop
 8007936:	3708      	adds	r7, #8
 8007938:	46bd      	mov	sp, r7
 800793a:	bd80      	pop	{r7, pc}
 800793c:	08011094 	.word	0x08011094
 8007940:	08011274 	.word	0x08011274
 8007944:	080110f4 	.word	0x080110f4

08007948 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 8007948:	b580      	push	{r7, lr}
 800794a:	b084      	sub	sp, #16
 800794c:	af00      	add	r7, sp, #0
 800794e:	6078      	str	r0, [r7, #4]
 8007950:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	2b00      	cmp	r3, #0
 8007956:	d002      	beq.n	800795e <pbuf_cat+0x16>
 8007958:	683b      	ldr	r3, [r7, #0]
 800795a:	2b00      	cmp	r3, #0
 800795c:	d107      	bne.n	800796e <pbuf_cat+0x26>
 800795e:	4b20      	ldr	r3, [pc, #128]	@ (80079e0 <pbuf_cat+0x98>)
 8007960:	f240 3259 	movw	r2, #857	@ 0x359
 8007964:	491f      	ldr	r1, [pc, #124]	@ (80079e4 <pbuf_cat+0x9c>)
 8007966:	4820      	ldr	r0, [pc, #128]	@ (80079e8 <pbuf_cat+0xa0>)
 8007968:	f008 f99a 	bl	800fca0 <iprintf>
 800796c:	e034      	b.n	80079d8 <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	60fb      	str	r3, [r7, #12]
 8007972:	e00a      	b.n	800798a <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	891a      	ldrh	r2, [r3, #8]
 8007978:	683b      	ldr	r3, [r7, #0]
 800797a:	891b      	ldrh	r3, [r3, #8]
 800797c:	4413      	add	r3, r2
 800797e:	b29a      	uxth	r2, r3
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	60fb      	str	r3, [r7, #12]
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	2b00      	cmp	r3, #0
 8007990:	d1f0      	bne.n	8007974 <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	891a      	ldrh	r2, [r3, #8]
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	895b      	ldrh	r3, [r3, #10]
 800799a:	429a      	cmp	r2, r3
 800799c:	d006      	beq.n	80079ac <pbuf_cat+0x64>
 800799e:	4b10      	ldr	r3, [pc, #64]	@ (80079e0 <pbuf_cat+0x98>)
 80079a0:	f240 3262 	movw	r2, #866	@ 0x362
 80079a4:	4911      	ldr	r1, [pc, #68]	@ (80079ec <pbuf_cat+0xa4>)
 80079a6:	4810      	ldr	r0, [pc, #64]	@ (80079e8 <pbuf_cat+0xa0>)
 80079a8:	f008 f97a 	bl	800fca0 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d006      	beq.n	80079c2 <pbuf_cat+0x7a>
 80079b4:	4b0a      	ldr	r3, [pc, #40]	@ (80079e0 <pbuf_cat+0x98>)
 80079b6:	f240 3263 	movw	r2, #867	@ 0x363
 80079ba:	490d      	ldr	r1, [pc, #52]	@ (80079f0 <pbuf_cat+0xa8>)
 80079bc:	480a      	ldr	r0, [pc, #40]	@ (80079e8 <pbuf_cat+0xa0>)
 80079be:	f008 f96f 	bl	800fca0 <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	891a      	ldrh	r2, [r3, #8]
 80079c6:	683b      	ldr	r3, [r7, #0]
 80079c8:	891b      	ldrh	r3, [r3, #8]
 80079ca:	4413      	add	r3, r2
 80079cc:	b29a      	uxth	r2, r3
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	683a      	ldr	r2, [r7, #0]
 80079d6:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 80079d8:	3710      	adds	r7, #16
 80079da:	46bd      	mov	sp, r7
 80079dc:	bd80      	pop	{r7, pc}
 80079de:	bf00      	nop
 80079e0:	08011094 	.word	0x08011094
 80079e4:	08011288 	.word	0x08011288
 80079e8:	080110f4 	.word	0x080110f4
 80079ec:	080112c0 	.word	0x080112c0
 80079f0:	080112f0 	.word	0x080112f0

080079f4 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 80079f4:	b580      	push	{r7, lr}
 80079f6:	b086      	sub	sp, #24
 80079f8:	af00      	add	r7, sp, #0
 80079fa:	6078      	str	r0, [r7, #4]
 80079fc:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 80079fe:	2300      	movs	r3, #0
 8007a00:	617b      	str	r3, [r7, #20]
 8007a02:	2300      	movs	r3, #0
 8007a04:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	d008      	beq.n	8007a1e <pbuf_copy+0x2a>
 8007a0c:	683b      	ldr	r3, [r7, #0]
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d005      	beq.n	8007a1e <pbuf_copy+0x2a>
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	891a      	ldrh	r2, [r3, #8]
 8007a16:	683b      	ldr	r3, [r7, #0]
 8007a18:	891b      	ldrh	r3, [r3, #8]
 8007a1a:	429a      	cmp	r2, r3
 8007a1c:	d209      	bcs.n	8007a32 <pbuf_copy+0x3e>
 8007a1e:	4b57      	ldr	r3, [pc, #348]	@ (8007b7c <pbuf_copy+0x188>)
 8007a20:	f240 32c9 	movw	r2, #969	@ 0x3c9
 8007a24:	4956      	ldr	r1, [pc, #344]	@ (8007b80 <pbuf_copy+0x18c>)
 8007a26:	4857      	ldr	r0, [pc, #348]	@ (8007b84 <pbuf_copy+0x190>)
 8007a28:	f008 f93a 	bl	800fca0 <iprintf>
 8007a2c:	f06f 030f 	mvn.w	r3, #15
 8007a30:	e09f      	b.n	8007b72 <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	895b      	ldrh	r3, [r3, #10]
 8007a36:	461a      	mov	r2, r3
 8007a38:	697b      	ldr	r3, [r7, #20]
 8007a3a:	1ad2      	subs	r2, r2, r3
 8007a3c:	683b      	ldr	r3, [r7, #0]
 8007a3e:	895b      	ldrh	r3, [r3, #10]
 8007a40:	4619      	mov	r1, r3
 8007a42:	693b      	ldr	r3, [r7, #16]
 8007a44:	1acb      	subs	r3, r1, r3
 8007a46:	429a      	cmp	r2, r3
 8007a48:	d306      	bcc.n	8007a58 <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 8007a4a:	683b      	ldr	r3, [r7, #0]
 8007a4c:	895b      	ldrh	r3, [r3, #10]
 8007a4e:	461a      	mov	r2, r3
 8007a50:	693b      	ldr	r3, [r7, #16]
 8007a52:	1ad3      	subs	r3, r2, r3
 8007a54:	60fb      	str	r3, [r7, #12]
 8007a56:	e005      	b.n	8007a64 <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	895b      	ldrh	r3, [r3, #10]
 8007a5c:	461a      	mov	r2, r3
 8007a5e:	697b      	ldr	r3, [r7, #20]
 8007a60:	1ad3      	subs	r3, r2, r3
 8007a62:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	685a      	ldr	r2, [r3, #4]
 8007a68:	697b      	ldr	r3, [r7, #20]
 8007a6a:	18d0      	adds	r0, r2, r3
 8007a6c:	683b      	ldr	r3, [r7, #0]
 8007a6e:	685a      	ldr	r2, [r3, #4]
 8007a70:	693b      	ldr	r3, [r7, #16]
 8007a72:	4413      	add	r3, r2
 8007a74:	68fa      	ldr	r2, [r7, #12]
 8007a76:	4619      	mov	r1, r3
 8007a78:	f008 f9ed 	bl	800fe56 <memcpy>
    offset_to += len;
 8007a7c:	697a      	ldr	r2, [r7, #20]
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	4413      	add	r3, r2
 8007a82:	617b      	str	r3, [r7, #20]
    offset_from += len;
 8007a84:	693a      	ldr	r2, [r7, #16]
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	4413      	add	r3, r2
 8007a8a:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	895b      	ldrh	r3, [r3, #10]
 8007a90:	461a      	mov	r2, r3
 8007a92:	697b      	ldr	r3, [r7, #20]
 8007a94:	4293      	cmp	r3, r2
 8007a96:	d906      	bls.n	8007aa6 <pbuf_copy+0xb2>
 8007a98:	4b38      	ldr	r3, [pc, #224]	@ (8007b7c <pbuf_copy+0x188>)
 8007a9a:	f240 32d9 	movw	r2, #985	@ 0x3d9
 8007a9e:	493a      	ldr	r1, [pc, #232]	@ (8007b88 <pbuf_copy+0x194>)
 8007aa0:	4838      	ldr	r0, [pc, #224]	@ (8007b84 <pbuf_copy+0x190>)
 8007aa2:	f008 f8fd 	bl	800fca0 <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 8007aa6:	683b      	ldr	r3, [r7, #0]
 8007aa8:	895b      	ldrh	r3, [r3, #10]
 8007aaa:	461a      	mov	r2, r3
 8007aac:	693b      	ldr	r3, [r7, #16]
 8007aae:	4293      	cmp	r3, r2
 8007ab0:	d906      	bls.n	8007ac0 <pbuf_copy+0xcc>
 8007ab2:	4b32      	ldr	r3, [pc, #200]	@ (8007b7c <pbuf_copy+0x188>)
 8007ab4:	f240 32da 	movw	r2, #986	@ 0x3da
 8007ab8:	4934      	ldr	r1, [pc, #208]	@ (8007b8c <pbuf_copy+0x198>)
 8007aba:	4832      	ldr	r0, [pc, #200]	@ (8007b84 <pbuf_copy+0x190>)
 8007abc:	f008 f8f0 	bl	800fca0 <iprintf>
    if (offset_from >= p_from->len) {
 8007ac0:	683b      	ldr	r3, [r7, #0]
 8007ac2:	895b      	ldrh	r3, [r3, #10]
 8007ac4:	461a      	mov	r2, r3
 8007ac6:	693b      	ldr	r3, [r7, #16]
 8007ac8:	4293      	cmp	r3, r2
 8007aca:	d304      	bcc.n	8007ad6 <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 8007acc:	2300      	movs	r3, #0
 8007ace:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 8007ad0:	683b      	ldr	r3, [r7, #0]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	895b      	ldrh	r3, [r3, #10]
 8007ada:	461a      	mov	r2, r3
 8007adc:	697b      	ldr	r3, [r7, #20]
 8007ade:	4293      	cmp	r3, r2
 8007ae0:	d114      	bne.n	8007b0c <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 8007ae2:	2300      	movs	r3, #0
 8007ae4:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d10c      	bne.n	8007b0c <pbuf_copy+0x118>
 8007af2:	683b      	ldr	r3, [r7, #0]
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d009      	beq.n	8007b0c <pbuf_copy+0x118>
 8007af8:	4b20      	ldr	r3, [pc, #128]	@ (8007b7c <pbuf_copy+0x188>)
 8007afa:	f44f 7279 	mov.w	r2, #996	@ 0x3e4
 8007afe:	4924      	ldr	r1, [pc, #144]	@ (8007b90 <pbuf_copy+0x19c>)
 8007b00:	4820      	ldr	r0, [pc, #128]	@ (8007b84 <pbuf_copy+0x190>)
 8007b02:	f008 f8cd 	bl	800fca0 <iprintf>
 8007b06:	f06f 030f 	mvn.w	r3, #15
 8007b0a:	e032      	b.n	8007b72 <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 8007b0c:	683b      	ldr	r3, [r7, #0]
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d013      	beq.n	8007b3a <pbuf_copy+0x146>
 8007b12:	683b      	ldr	r3, [r7, #0]
 8007b14:	895a      	ldrh	r2, [r3, #10]
 8007b16:	683b      	ldr	r3, [r7, #0]
 8007b18:	891b      	ldrh	r3, [r3, #8]
 8007b1a:	429a      	cmp	r2, r3
 8007b1c:	d10d      	bne.n	8007b3a <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8007b1e:	683b      	ldr	r3, [r7, #0]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d009      	beq.n	8007b3a <pbuf_copy+0x146>
 8007b26:	4b15      	ldr	r3, [pc, #84]	@ (8007b7c <pbuf_copy+0x188>)
 8007b28:	f240 32e9 	movw	r2, #1001	@ 0x3e9
 8007b2c:	4919      	ldr	r1, [pc, #100]	@ (8007b94 <pbuf_copy+0x1a0>)
 8007b2e:	4815      	ldr	r0, [pc, #84]	@ (8007b84 <pbuf_copy+0x190>)
 8007b30:	f008 f8b6 	bl	800fca0 <iprintf>
 8007b34:	f06f 0305 	mvn.w	r3, #5
 8007b38:	e01b      	b.n	8007b72 <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d013      	beq.n	8007b68 <pbuf_copy+0x174>
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	895a      	ldrh	r2, [r3, #10]
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	891b      	ldrh	r3, [r3, #8]
 8007b48:	429a      	cmp	r2, r3
 8007b4a:	d10d      	bne.n	8007b68 <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d009      	beq.n	8007b68 <pbuf_copy+0x174>
 8007b54:	4b09      	ldr	r3, [pc, #36]	@ (8007b7c <pbuf_copy+0x188>)
 8007b56:	f240 32ee 	movw	r2, #1006	@ 0x3ee
 8007b5a:	490e      	ldr	r1, [pc, #56]	@ (8007b94 <pbuf_copy+0x1a0>)
 8007b5c:	4809      	ldr	r0, [pc, #36]	@ (8007b84 <pbuf_copy+0x190>)
 8007b5e:	f008 f89f 	bl	800fca0 <iprintf>
 8007b62:	f06f 0305 	mvn.w	r3, #5
 8007b66:	e004      	b.n	8007b72 <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 8007b68:	683b      	ldr	r3, [r7, #0]
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	f47f af61 	bne.w	8007a32 <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 8007b70:	2300      	movs	r3, #0
}
 8007b72:	4618      	mov	r0, r3
 8007b74:	3718      	adds	r7, #24
 8007b76:	46bd      	mov	sp, r7
 8007b78:	bd80      	pop	{r7, pc}
 8007b7a:	bf00      	nop
 8007b7c:	08011094 	.word	0x08011094
 8007b80:	0801133c 	.word	0x0801133c
 8007b84:	080110f4 	.word	0x080110f4
 8007b88:	0801136c 	.word	0x0801136c
 8007b8c:	08011384 	.word	0x08011384
 8007b90:	080113a0 	.word	0x080113a0
 8007b94:	080113b0 	.word	0x080113b0

08007b98 <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 8007b98:	b580      	push	{r7, lr}
 8007b9a:	b088      	sub	sp, #32
 8007b9c:	af00      	add	r7, sp, #0
 8007b9e:	60f8      	str	r0, [r7, #12]
 8007ba0:	60b9      	str	r1, [r7, #8]
 8007ba2:	4611      	mov	r1, r2
 8007ba4:	461a      	mov	r2, r3
 8007ba6:	460b      	mov	r3, r1
 8007ba8:	80fb      	strh	r3, [r7, #6]
 8007baa:	4613      	mov	r3, r2
 8007bac:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 8007bae:	2300      	movs	r3, #0
 8007bb0:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 8007bb2:	2300      	movs	r3, #0
 8007bb4:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d108      	bne.n	8007bce <pbuf_copy_partial+0x36>
 8007bbc:	4b2b      	ldr	r3, [pc, #172]	@ (8007c6c <pbuf_copy_partial+0xd4>)
 8007bbe:	f240 420a 	movw	r2, #1034	@ 0x40a
 8007bc2:	492b      	ldr	r1, [pc, #172]	@ (8007c70 <pbuf_copy_partial+0xd8>)
 8007bc4:	482b      	ldr	r0, [pc, #172]	@ (8007c74 <pbuf_copy_partial+0xdc>)
 8007bc6:	f008 f86b 	bl	800fca0 <iprintf>
 8007bca:	2300      	movs	r3, #0
 8007bcc:	e04a      	b.n	8007c64 <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 8007bce:	68bb      	ldr	r3, [r7, #8]
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d108      	bne.n	8007be6 <pbuf_copy_partial+0x4e>
 8007bd4:	4b25      	ldr	r3, [pc, #148]	@ (8007c6c <pbuf_copy_partial+0xd4>)
 8007bd6:	f240 420b 	movw	r2, #1035	@ 0x40b
 8007bda:	4927      	ldr	r1, [pc, #156]	@ (8007c78 <pbuf_copy_partial+0xe0>)
 8007bdc:	4825      	ldr	r0, [pc, #148]	@ (8007c74 <pbuf_copy_partial+0xdc>)
 8007bde:	f008 f85f 	bl	800fca0 <iprintf>
 8007be2:	2300      	movs	r3, #0
 8007be4:	e03e      	b.n	8007c64 <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	61fb      	str	r3, [r7, #28]
 8007bea:	e034      	b.n	8007c56 <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 8007bec:	88bb      	ldrh	r3, [r7, #4]
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d00a      	beq.n	8007c08 <pbuf_copy_partial+0x70>
 8007bf2:	69fb      	ldr	r3, [r7, #28]
 8007bf4:	895b      	ldrh	r3, [r3, #10]
 8007bf6:	88ba      	ldrh	r2, [r7, #4]
 8007bf8:	429a      	cmp	r2, r3
 8007bfa:	d305      	bcc.n	8007c08 <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 8007bfc:	69fb      	ldr	r3, [r7, #28]
 8007bfe:	895b      	ldrh	r3, [r3, #10]
 8007c00:	88ba      	ldrh	r2, [r7, #4]
 8007c02:	1ad3      	subs	r3, r2, r3
 8007c04:	80bb      	strh	r3, [r7, #4]
 8007c06:	e023      	b.n	8007c50 <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 8007c08:	69fb      	ldr	r3, [r7, #28]
 8007c0a:	895a      	ldrh	r2, [r3, #10]
 8007c0c:	88bb      	ldrh	r3, [r7, #4]
 8007c0e:	1ad3      	subs	r3, r2, r3
 8007c10:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 8007c12:	8b3a      	ldrh	r2, [r7, #24]
 8007c14:	88fb      	ldrh	r3, [r7, #6]
 8007c16:	429a      	cmp	r2, r3
 8007c18:	d901      	bls.n	8007c1e <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 8007c1a:	88fb      	ldrh	r3, [r7, #6]
 8007c1c:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 8007c1e:	8b7b      	ldrh	r3, [r7, #26]
 8007c20:	68ba      	ldr	r2, [r7, #8]
 8007c22:	18d0      	adds	r0, r2, r3
 8007c24:	69fb      	ldr	r3, [r7, #28]
 8007c26:	685a      	ldr	r2, [r3, #4]
 8007c28:	88bb      	ldrh	r3, [r7, #4]
 8007c2a:	4413      	add	r3, r2
 8007c2c:	8b3a      	ldrh	r2, [r7, #24]
 8007c2e:	4619      	mov	r1, r3
 8007c30:	f008 f911 	bl	800fe56 <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 8007c34:	8afa      	ldrh	r2, [r7, #22]
 8007c36:	8b3b      	ldrh	r3, [r7, #24]
 8007c38:	4413      	add	r3, r2
 8007c3a:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 8007c3c:	8b7a      	ldrh	r2, [r7, #26]
 8007c3e:	8b3b      	ldrh	r3, [r7, #24]
 8007c40:	4413      	add	r3, r2
 8007c42:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 8007c44:	88fa      	ldrh	r2, [r7, #6]
 8007c46:	8b3b      	ldrh	r3, [r7, #24]
 8007c48:	1ad3      	subs	r3, r2, r3
 8007c4a:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 8007c4c:	2300      	movs	r3, #0
 8007c4e:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8007c50:	69fb      	ldr	r3, [r7, #28]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	61fb      	str	r3, [r7, #28]
 8007c56:	88fb      	ldrh	r3, [r7, #6]
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d002      	beq.n	8007c62 <pbuf_copy_partial+0xca>
 8007c5c:	69fb      	ldr	r3, [r7, #28]
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d1c4      	bne.n	8007bec <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 8007c62:	8afb      	ldrh	r3, [r7, #22]
}
 8007c64:	4618      	mov	r0, r3
 8007c66:	3720      	adds	r7, #32
 8007c68:	46bd      	mov	sp, r7
 8007c6a:	bd80      	pop	{r7, pc}
 8007c6c:	08011094 	.word	0x08011094
 8007c70:	080113dc 	.word	0x080113dc
 8007c74:	080110f4 	.word	0x080110f4
 8007c78:	080113fc 	.word	0x080113fc

08007c7c <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 8007c7c:	b580      	push	{r7, lr}
 8007c7e:	b084      	sub	sp, #16
 8007c80:	af00      	add	r7, sp, #0
 8007c82:	4603      	mov	r3, r0
 8007c84:	603a      	str	r2, [r7, #0]
 8007c86:	71fb      	strb	r3, [r7, #7]
 8007c88:	460b      	mov	r3, r1
 8007c8a:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 8007c8c:	683b      	ldr	r3, [r7, #0]
 8007c8e:	8919      	ldrh	r1, [r3, #8]
 8007c90:	88ba      	ldrh	r2, [r7, #4]
 8007c92:	79fb      	ldrb	r3, [r7, #7]
 8007c94:	4618      	mov	r0, r3
 8007c96:	f7ff fab1 	bl	80071fc <pbuf_alloc>
 8007c9a:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d101      	bne.n	8007ca6 <pbuf_clone+0x2a>
    return NULL;
 8007ca2:	2300      	movs	r3, #0
 8007ca4:	e011      	b.n	8007cca <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 8007ca6:	6839      	ldr	r1, [r7, #0]
 8007ca8:	68f8      	ldr	r0, [r7, #12]
 8007caa:	f7ff fea3 	bl	80079f4 <pbuf_copy>
 8007cae:	4603      	mov	r3, r0
 8007cb0:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 8007cb2:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d006      	beq.n	8007cc8 <pbuf_clone+0x4c>
 8007cba:	4b06      	ldr	r3, [pc, #24]	@ (8007cd4 <pbuf_clone+0x58>)
 8007cbc:	f240 5224 	movw	r2, #1316	@ 0x524
 8007cc0:	4905      	ldr	r1, [pc, #20]	@ (8007cd8 <pbuf_clone+0x5c>)
 8007cc2:	4806      	ldr	r0, [pc, #24]	@ (8007cdc <pbuf_clone+0x60>)
 8007cc4:	f007 ffec 	bl	800fca0 <iprintf>
  return q;
 8007cc8:	68fb      	ldr	r3, [r7, #12]
}
 8007cca:	4618      	mov	r0, r3
 8007ccc:	3710      	adds	r7, #16
 8007cce:	46bd      	mov	sp, r7
 8007cd0:	bd80      	pop	{r7, pc}
 8007cd2:	bf00      	nop
 8007cd4:	08011094 	.word	0x08011094
 8007cd8:	08011508 	.word	0x08011508
 8007cdc:	080110f4 	.word	0x080110f4

08007ce0 <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 8007ce0:	b580      	push	{r7, lr}
 8007ce2:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 8007ce4:	f007 fedc 	bl	800faa0 <rand>
 8007ce8:	4603      	mov	r3, r0
 8007cea:	b29b      	uxth	r3, r3
 8007cec:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8007cf0:	b29b      	uxth	r3, r3
 8007cf2:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 8007cf6:	b29a      	uxth	r2, r3
 8007cf8:	4b01      	ldr	r3, [pc, #4]	@ (8007d00 <tcp_init+0x20>)
 8007cfa:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 8007cfc:	bf00      	nop
 8007cfe:	bd80      	pop	{r7, pc}
 8007d00:	20000020 	.word	0x20000020

08007d04 <tcp_free>:

/** Free a tcp pcb */
void
tcp_free(struct tcp_pcb *pcb)
{
 8007d04:	b580      	push	{r7, lr}
 8007d06:	b082      	sub	sp, #8
 8007d08:	af00      	add	r7, sp, #0
 8007d0a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	7d1b      	ldrb	r3, [r3, #20]
 8007d10:	2b01      	cmp	r3, #1
 8007d12:	d105      	bne.n	8007d20 <tcp_free+0x1c>
 8007d14:	4b06      	ldr	r3, [pc, #24]	@ (8007d30 <tcp_free+0x2c>)
 8007d16:	22d4      	movs	r2, #212	@ 0xd4
 8007d18:	4906      	ldr	r1, [pc, #24]	@ (8007d34 <tcp_free+0x30>)
 8007d1a:	4807      	ldr	r0, [pc, #28]	@ (8007d38 <tcp_free+0x34>)
 8007d1c:	f007 ffc0 	bl	800fca0 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB, pcb);
 8007d20:	6879      	ldr	r1, [r7, #4]
 8007d22:	2001      	movs	r0, #1
 8007d24:	f7fe fef8 	bl	8006b18 <memp_free>
}
 8007d28:	bf00      	nop
 8007d2a:	3708      	adds	r7, #8
 8007d2c:	46bd      	mov	sp, r7
 8007d2e:	bd80      	pop	{r7, pc}
 8007d30:	08011594 	.word	0x08011594
 8007d34:	080115c4 	.word	0x080115c4
 8007d38:	080115d8 	.word	0x080115d8

08007d3c <tcp_free_listen>:

/** Free a tcp listen pcb */
static void
tcp_free_listen(struct tcp_pcb *pcb)
{
 8007d3c:	b580      	push	{r7, lr}
 8007d3e:	b082      	sub	sp, #8
 8007d40:	af00      	add	r7, sp, #0
 8007d42:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	7d1b      	ldrb	r3, [r3, #20]
 8007d48:	2b01      	cmp	r3, #1
 8007d4a:	d105      	bne.n	8007d58 <tcp_free_listen+0x1c>
 8007d4c:	4b06      	ldr	r3, [pc, #24]	@ (8007d68 <tcp_free_listen+0x2c>)
 8007d4e:	22df      	movs	r2, #223	@ 0xdf
 8007d50:	4906      	ldr	r1, [pc, #24]	@ (8007d6c <tcp_free_listen+0x30>)
 8007d52:	4807      	ldr	r0, [pc, #28]	@ (8007d70 <tcp_free_listen+0x34>)
 8007d54:	f007 ffa4 	bl	800fca0 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 8007d58:	6879      	ldr	r1, [r7, #4]
 8007d5a:	2002      	movs	r0, #2
 8007d5c:	f7fe fedc 	bl	8006b18 <memp_free>
}
 8007d60:	bf00      	nop
 8007d62:	3708      	adds	r7, #8
 8007d64:	46bd      	mov	sp, r7
 8007d66:	bd80      	pop	{r7, pc}
 8007d68:	08011594 	.word	0x08011594
 8007d6c:	08011600 	.word	0x08011600
 8007d70:	080115d8 	.word	0x080115d8

08007d74 <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 8007d74:	b580      	push	{r7, lr}
 8007d76:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 8007d78:	f000 fea4 	bl	8008ac4 <tcp_fasttmr>

  if (++tcp_timer & 1) {
 8007d7c:	4b07      	ldr	r3, [pc, #28]	@ (8007d9c <tcp_tmr+0x28>)
 8007d7e:	781b      	ldrb	r3, [r3, #0]
 8007d80:	3301      	adds	r3, #1
 8007d82:	b2da      	uxtb	r2, r3
 8007d84:	4b05      	ldr	r3, [pc, #20]	@ (8007d9c <tcp_tmr+0x28>)
 8007d86:	701a      	strb	r2, [r3, #0]
 8007d88:	4b04      	ldr	r3, [pc, #16]	@ (8007d9c <tcp_tmr+0x28>)
 8007d8a:	781b      	ldrb	r3, [r3, #0]
 8007d8c:	f003 0301 	and.w	r3, r3, #1
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	d001      	beq.n	8007d98 <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 8007d94:	f000 fb54 	bl	8008440 <tcp_slowtmr>
  }
}
 8007d98:	bf00      	nop
 8007d9a:	bd80      	pop	{r7, pc}
 8007d9c:	200081c9 	.word	0x200081c9

08007da0 <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 8007da0:	b580      	push	{r7, lr}
 8007da2:	b084      	sub	sp, #16
 8007da4:	af00      	add	r7, sp, #0
 8007da6:	6078      	str	r0, [r7, #4]
 8007da8:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;

  LWIP_ASSERT("tcp_remove_listener: invalid listener", lpcb != NULL);
 8007daa:	683b      	ldr	r3, [r7, #0]
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d105      	bne.n	8007dbc <tcp_remove_listener+0x1c>
 8007db0:	4b0d      	ldr	r3, [pc, #52]	@ (8007de8 <tcp_remove_listener+0x48>)
 8007db2:	22ff      	movs	r2, #255	@ 0xff
 8007db4:	490d      	ldr	r1, [pc, #52]	@ (8007dec <tcp_remove_listener+0x4c>)
 8007db6:	480e      	ldr	r0, [pc, #56]	@ (8007df0 <tcp_remove_listener+0x50>)
 8007db8:	f007 ff72 	bl	800fca0 <iprintf>

  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	60fb      	str	r3, [r7, #12]
 8007dc0:	e00a      	b.n	8007dd8 <tcp_remove_listener+0x38>
    if (pcb->listener == lpcb) {
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007dc6:	683a      	ldr	r2, [r7, #0]
 8007dc8:	429a      	cmp	r2, r3
 8007dca:	d102      	bne.n	8007dd2 <tcp_remove_listener+0x32>
      pcb->listener = NULL;
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	2200      	movs	r2, #0
 8007dd0:	67da      	str	r2, [r3, #124]	@ 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	68db      	ldr	r3, [r3, #12]
 8007dd6:	60fb      	str	r3, [r7, #12]
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d1f1      	bne.n	8007dc2 <tcp_remove_listener+0x22>
    }
  }
}
 8007dde:	bf00      	nop
 8007de0:	bf00      	nop
 8007de2:	3710      	adds	r7, #16
 8007de4:	46bd      	mov	sp, r7
 8007de6:	bd80      	pop	{r7, pc}
 8007de8:	08011594 	.word	0x08011594
 8007dec:	0801161c 	.word	0x0801161c
 8007df0:	080115d8 	.word	0x080115d8

08007df4 <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 8007df4:	b580      	push	{r7, lr}
 8007df6:	b084      	sub	sp, #16
 8007df8:	af00      	add	r7, sp, #0
 8007dfa:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d106      	bne.n	8007e10 <tcp_listen_closed+0x1c>
 8007e02:	4b14      	ldr	r3, [pc, #80]	@ (8007e54 <tcp_listen_closed+0x60>)
 8007e04:	f240 1211 	movw	r2, #273	@ 0x111
 8007e08:	4913      	ldr	r1, [pc, #76]	@ (8007e58 <tcp_listen_closed+0x64>)
 8007e0a:	4814      	ldr	r0, [pc, #80]	@ (8007e5c <tcp_listen_closed+0x68>)
 8007e0c:	f007 ff48 	bl	800fca0 <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	7d1b      	ldrb	r3, [r3, #20]
 8007e14:	2b01      	cmp	r3, #1
 8007e16:	d006      	beq.n	8007e26 <tcp_listen_closed+0x32>
 8007e18:	4b0e      	ldr	r3, [pc, #56]	@ (8007e54 <tcp_listen_closed+0x60>)
 8007e1a:	f44f 7289 	mov.w	r2, #274	@ 0x112
 8007e1e:	4910      	ldr	r1, [pc, #64]	@ (8007e60 <tcp_listen_closed+0x6c>)
 8007e20:	480e      	ldr	r0, [pc, #56]	@ (8007e5c <tcp_listen_closed+0x68>)
 8007e22:	f007 ff3d 	bl	800fca0 <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 8007e26:	2301      	movs	r3, #1
 8007e28:	60fb      	str	r3, [r7, #12]
 8007e2a:	e00b      	b.n	8007e44 <tcp_listen_closed+0x50>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 8007e2c:	4a0d      	ldr	r2, [pc, #52]	@ (8007e64 <tcp_listen_closed+0x70>)
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	6879      	ldr	r1, [r7, #4]
 8007e38:	4618      	mov	r0, r3
 8007e3a:	f7ff ffb1 	bl	8007da0 <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	3301      	adds	r3, #1
 8007e42:	60fb      	str	r3, [r7, #12]
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	2b03      	cmp	r3, #3
 8007e48:	d9f0      	bls.n	8007e2c <tcp_listen_closed+0x38>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 8007e4a:	bf00      	nop
 8007e4c:	bf00      	nop
 8007e4e:	3710      	adds	r7, #16
 8007e50:	46bd      	mov	sp, r7
 8007e52:	bd80      	pop	{r7, pc}
 8007e54:	08011594 	.word	0x08011594
 8007e58:	08011644 	.word	0x08011644
 8007e5c:	080115d8 	.word	0x080115d8
 8007e60:	08011650 	.word	0x08011650
 8007e64:	08013574 	.word	0x08013574

08007e68 <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 8007e68:	b5b0      	push	{r4, r5, r7, lr}
 8007e6a:	b088      	sub	sp, #32
 8007e6c:	af04      	add	r7, sp, #16
 8007e6e:	6078      	str	r0, [r7, #4]
 8007e70:	460b      	mov	r3, r1
 8007e72:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d106      	bne.n	8007e88 <tcp_close_shutdown+0x20>
 8007e7a:	4b63      	ldr	r3, [pc, #396]	@ (8008008 <tcp_close_shutdown+0x1a0>)
 8007e7c:	f44f 72af 	mov.w	r2, #350	@ 0x15e
 8007e80:	4962      	ldr	r1, [pc, #392]	@ (800800c <tcp_close_shutdown+0x1a4>)
 8007e82:	4863      	ldr	r0, [pc, #396]	@ (8008010 <tcp_close_shutdown+0x1a8>)
 8007e84:	f007 ff0c 	bl	800fca0 <iprintf>

  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 8007e88:	78fb      	ldrb	r3, [r7, #3]
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d066      	beq.n	8007f5c <tcp_close_shutdown+0xf4>
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	7d1b      	ldrb	r3, [r3, #20]
 8007e92:	2b04      	cmp	r3, #4
 8007e94:	d003      	beq.n	8007e9e <tcp_close_shutdown+0x36>
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	7d1b      	ldrb	r3, [r3, #20]
 8007e9a:	2b07      	cmp	r3, #7
 8007e9c:	d15e      	bne.n	8007f5c <tcp_close_shutdown+0xf4>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d104      	bne.n	8007eb0 <tcp_close_shutdown+0x48>
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007eaa:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 8007eae:	d055      	beq.n	8007f5c <tcp_close_shutdown+0xf4>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	8b5b      	ldrh	r3, [r3, #26]
 8007eb4:	f003 0310 	and.w	r3, r3, #16
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d106      	bne.n	8007eca <tcp_close_shutdown+0x62>
 8007ebc:	4b52      	ldr	r3, [pc, #328]	@ (8008008 <tcp_close_shutdown+0x1a0>)
 8007ebe:	f44f 72b2 	mov.w	r2, #356	@ 0x164
 8007ec2:	4954      	ldr	r1, [pc, #336]	@ (8008014 <tcp_close_shutdown+0x1ac>)
 8007ec4:	4852      	ldr	r0, [pc, #328]	@ (8008010 <tcp_close_shutdown+0x1a8>)
 8007ec6:	f007 feeb 	bl	800fca0 <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8007ed2:	687d      	ldr	r5, [r7, #4]
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	3304      	adds	r3, #4
 8007ed8:	687a      	ldr	r2, [r7, #4]
 8007eda:	8ad2      	ldrh	r2, [r2, #22]
 8007edc:	6879      	ldr	r1, [r7, #4]
 8007ede:	8b09      	ldrh	r1, [r1, #24]
 8007ee0:	9102      	str	r1, [sp, #8]
 8007ee2:	9201      	str	r2, [sp, #4]
 8007ee4:	9300      	str	r3, [sp, #0]
 8007ee6:	462b      	mov	r3, r5
 8007ee8:	4622      	mov	r2, r4
 8007eea:	4601      	mov	r1, r0
 8007eec:	6878      	ldr	r0, [r7, #4]
 8007eee:	f004 fe8d 	bl	800cc0c <tcp_rst>
              pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 8007ef2:	6878      	ldr	r0, [r7, #4]
 8007ef4:	f001 f8c8 	bl	8009088 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 8007ef8:	4b47      	ldr	r3, [pc, #284]	@ (8008018 <tcp_close_shutdown+0x1b0>)
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	687a      	ldr	r2, [r7, #4]
 8007efe:	429a      	cmp	r2, r3
 8007f00:	d105      	bne.n	8007f0e <tcp_close_shutdown+0xa6>
 8007f02:	4b45      	ldr	r3, [pc, #276]	@ (8008018 <tcp_close_shutdown+0x1b0>)
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	68db      	ldr	r3, [r3, #12]
 8007f08:	4a43      	ldr	r2, [pc, #268]	@ (8008018 <tcp_close_shutdown+0x1b0>)
 8007f0a:	6013      	str	r3, [r2, #0]
 8007f0c:	e013      	b.n	8007f36 <tcp_close_shutdown+0xce>
 8007f0e:	4b42      	ldr	r3, [pc, #264]	@ (8008018 <tcp_close_shutdown+0x1b0>)
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	60fb      	str	r3, [r7, #12]
 8007f14:	e00c      	b.n	8007f30 <tcp_close_shutdown+0xc8>
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	68db      	ldr	r3, [r3, #12]
 8007f1a:	687a      	ldr	r2, [r7, #4]
 8007f1c:	429a      	cmp	r2, r3
 8007f1e:	d104      	bne.n	8007f2a <tcp_close_shutdown+0xc2>
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	68da      	ldr	r2, [r3, #12]
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	60da      	str	r2, [r3, #12]
 8007f28:	e005      	b.n	8007f36 <tcp_close_shutdown+0xce>
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	68db      	ldr	r3, [r3, #12]
 8007f2e:	60fb      	str	r3, [r7, #12]
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d1ef      	bne.n	8007f16 <tcp_close_shutdown+0xae>
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	2200      	movs	r2, #0
 8007f3a:	60da      	str	r2, [r3, #12]
 8007f3c:	4b37      	ldr	r3, [pc, #220]	@ (800801c <tcp_close_shutdown+0x1b4>)
 8007f3e:	2201      	movs	r2, #1
 8007f40:	701a      	strb	r2, [r3, #0]
      /* Deallocate the pcb since we already sent a RST for it */
      if (tcp_input_pcb == pcb) {
 8007f42:	4b37      	ldr	r3, [pc, #220]	@ (8008020 <tcp_close_shutdown+0x1b8>)
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	687a      	ldr	r2, [r7, #4]
 8007f48:	429a      	cmp	r2, r3
 8007f4a:	d102      	bne.n	8007f52 <tcp_close_shutdown+0xea>
        /* prevent using a deallocated pcb: free it from tcp_input later */
        tcp_trigger_input_pcb_close();
 8007f4c:	f003 fd5c 	bl	800ba08 <tcp_trigger_input_pcb_close>
 8007f50:	e002      	b.n	8007f58 <tcp_close_shutdown+0xf0>
      } else {
        tcp_free(pcb);
 8007f52:	6878      	ldr	r0, [r7, #4]
 8007f54:	f7ff fed6 	bl	8007d04 <tcp_free>
      }
      return ERR_OK;
 8007f58:	2300      	movs	r3, #0
 8007f5a:	e050      	b.n	8007ffe <tcp_close_shutdown+0x196>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	7d1b      	ldrb	r3, [r3, #20]
 8007f60:	2b02      	cmp	r3, #2
 8007f62:	d03b      	beq.n	8007fdc <tcp_close_shutdown+0x174>
 8007f64:	2b02      	cmp	r3, #2
 8007f66:	dc44      	bgt.n	8007ff2 <tcp_close_shutdown+0x18a>
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d002      	beq.n	8007f72 <tcp_close_shutdown+0x10a>
 8007f6c:	2b01      	cmp	r3, #1
 8007f6e:	d02a      	beq.n	8007fc6 <tcp_close_shutdown+0x15e>
 8007f70:	e03f      	b.n	8007ff2 <tcp_close_shutdown+0x18a>
       * and the user needs some way to free it should the need arise.
       * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
       * or for a pcb that has been used and then entered the CLOSED state
       * is erroneous, but this should never happen as the pcb has in those cases
       * been freed, and so any remaining handles are bogus. */
      if (pcb->local_port != 0) {
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	8adb      	ldrh	r3, [r3, #22]
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d021      	beq.n	8007fbe <tcp_close_shutdown+0x156>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8007f7a:	4b2a      	ldr	r3, [pc, #168]	@ (8008024 <tcp_close_shutdown+0x1bc>)
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	687a      	ldr	r2, [r7, #4]
 8007f80:	429a      	cmp	r2, r3
 8007f82:	d105      	bne.n	8007f90 <tcp_close_shutdown+0x128>
 8007f84:	4b27      	ldr	r3, [pc, #156]	@ (8008024 <tcp_close_shutdown+0x1bc>)
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	68db      	ldr	r3, [r3, #12]
 8007f8a:	4a26      	ldr	r2, [pc, #152]	@ (8008024 <tcp_close_shutdown+0x1bc>)
 8007f8c:	6013      	str	r3, [r2, #0]
 8007f8e:	e013      	b.n	8007fb8 <tcp_close_shutdown+0x150>
 8007f90:	4b24      	ldr	r3, [pc, #144]	@ (8008024 <tcp_close_shutdown+0x1bc>)
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	60bb      	str	r3, [r7, #8]
 8007f96:	e00c      	b.n	8007fb2 <tcp_close_shutdown+0x14a>
 8007f98:	68bb      	ldr	r3, [r7, #8]
 8007f9a:	68db      	ldr	r3, [r3, #12]
 8007f9c:	687a      	ldr	r2, [r7, #4]
 8007f9e:	429a      	cmp	r2, r3
 8007fa0:	d104      	bne.n	8007fac <tcp_close_shutdown+0x144>
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	68da      	ldr	r2, [r3, #12]
 8007fa6:	68bb      	ldr	r3, [r7, #8]
 8007fa8:	60da      	str	r2, [r3, #12]
 8007faa:	e005      	b.n	8007fb8 <tcp_close_shutdown+0x150>
 8007fac:	68bb      	ldr	r3, [r7, #8]
 8007fae:	68db      	ldr	r3, [r3, #12]
 8007fb0:	60bb      	str	r3, [r7, #8]
 8007fb2:	68bb      	ldr	r3, [r7, #8]
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d1ef      	bne.n	8007f98 <tcp_close_shutdown+0x130>
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	2200      	movs	r2, #0
 8007fbc:	60da      	str	r2, [r3, #12]
      }
      tcp_free(pcb);
 8007fbe:	6878      	ldr	r0, [r7, #4]
 8007fc0:	f7ff fea0 	bl	8007d04 <tcp_free>
      break;
 8007fc4:	e01a      	b.n	8007ffc <tcp_close_shutdown+0x194>
    case LISTEN:
      tcp_listen_closed(pcb);
 8007fc6:	6878      	ldr	r0, [r7, #4]
 8007fc8:	f7ff ff14 	bl	8007df4 <tcp_listen_closed>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 8007fcc:	6879      	ldr	r1, [r7, #4]
 8007fce:	4816      	ldr	r0, [pc, #88]	@ (8008028 <tcp_close_shutdown+0x1c0>)
 8007fd0:	f001 f8aa 	bl	8009128 <tcp_pcb_remove>
      tcp_free_listen(pcb);
 8007fd4:	6878      	ldr	r0, [r7, #4]
 8007fd6:	f7ff feb1 	bl	8007d3c <tcp_free_listen>
      break;
 8007fda:	e00f      	b.n	8007ffc <tcp_close_shutdown+0x194>
    case SYN_SENT:
      TCP_PCB_REMOVE_ACTIVE(pcb);
 8007fdc:	6879      	ldr	r1, [r7, #4]
 8007fde:	480e      	ldr	r0, [pc, #56]	@ (8008018 <tcp_close_shutdown+0x1b0>)
 8007fe0:	f001 f8a2 	bl	8009128 <tcp_pcb_remove>
 8007fe4:	4b0d      	ldr	r3, [pc, #52]	@ (800801c <tcp_close_shutdown+0x1b4>)
 8007fe6:	2201      	movs	r2, #1
 8007fe8:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 8007fea:	6878      	ldr	r0, [r7, #4]
 8007fec:	f7ff fe8a 	bl	8007d04 <tcp_free>
      MIB2_STATS_INC(mib2.tcpattemptfails);
      break;
 8007ff0:	e004      	b.n	8007ffc <tcp_close_shutdown+0x194>
    default:
      return tcp_close_shutdown_fin(pcb);
 8007ff2:	6878      	ldr	r0, [r7, #4]
 8007ff4:	f000 f81a 	bl	800802c <tcp_close_shutdown_fin>
 8007ff8:	4603      	mov	r3, r0
 8007ffa:	e000      	b.n	8007ffe <tcp_close_shutdown+0x196>
  }
  return ERR_OK;
 8007ffc:	2300      	movs	r3, #0
}
 8007ffe:	4618      	mov	r0, r3
 8008000:	3710      	adds	r7, #16
 8008002:	46bd      	mov	sp, r7
 8008004:	bdb0      	pop	{r4, r5, r7, pc}
 8008006:	bf00      	nop
 8008008:	08011594 	.word	0x08011594
 800800c:	08011668 	.word	0x08011668
 8008010:	080115d8 	.word	0x080115d8
 8008014:	08011688 	.word	0x08011688
 8008018:	200081c0 	.word	0x200081c0
 800801c:	200081c8 	.word	0x200081c8
 8008020:	20008200 	.word	0x20008200
 8008024:	200081b8 	.word	0x200081b8
 8008028:	200081bc 	.word	0x200081bc

0800802c <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 800802c:	b580      	push	{r7, lr}
 800802e:	b084      	sub	sp, #16
 8008030:	af00      	add	r7, sp, #0
 8008032:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	2b00      	cmp	r3, #0
 8008038:	d106      	bne.n	8008048 <tcp_close_shutdown_fin+0x1c>
 800803a:	4b2e      	ldr	r3, [pc, #184]	@ (80080f4 <tcp_close_shutdown_fin+0xc8>)
 800803c:	f44f 72ce 	mov.w	r2, #412	@ 0x19c
 8008040:	492d      	ldr	r1, [pc, #180]	@ (80080f8 <tcp_close_shutdown_fin+0xcc>)
 8008042:	482e      	ldr	r0, [pc, #184]	@ (80080fc <tcp_close_shutdown_fin+0xd0>)
 8008044:	f007 fe2c 	bl	800fca0 <iprintf>

  switch (pcb->state) {
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	7d1b      	ldrb	r3, [r3, #20]
 800804c:	2b07      	cmp	r3, #7
 800804e:	d020      	beq.n	8008092 <tcp_close_shutdown_fin+0x66>
 8008050:	2b07      	cmp	r3, #7
 8008052:	dc2b      	bgt.n	80080ac <tcp_close_shutdown_fin+0x80>
 8008054:	2b03      	cmp	r3, #3
 8008056:	d002      	beq.n	800805e <tcp_close_shutdown_fin+0x32>
 8008058:	2b04      	cmp	r3, #4
 800805a:	d00d      	beq.n	8008078 <tcp_close_shutdown_fin+0x4c>
 800805c:	e026      	b.n	80080ac <tcp_close_shutdown_fin+0x80>
    case SYN_RCVD:
      err = tcp_send_fin(pcb);
 800805e:	6878      	ldr	r0, [r7, #4]
 8008060:	f003 fee2 	bl	800be28 <tcp_send_fin>
 8008064:	4603      	mov	r3, r0
 8008066:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8008068:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800806c:	2b00      	cmp	r3, #0
 800806e:	d11f      	bne.n	80080b0 <tcp_close_shutdown_fin+0x84>
        tcp_backlog_accepted(pcb);
        MIB2_STATS_INC(mib2.tcpattemptfails);
        pcb->state = FIN_WAIT_1;
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	2205      	movs	r2, #5
 8008074:	751a      	strb	r2, [r3, #20]
      }
      break;
 8008076:	e01b      	b.n	80080b0 <tcp_close_shutdown_fin+0x84>
    case ESTABLISHED:
      err = tcp_send_fin(pcb);
 8008078:	6878      	ldr	r0, [r7, #4]
 800807a:	f003 fed5 	bl	800be28 <tcp_send_fin>
 800807e:	4603      	mov	r3, r0
 8008080:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8008082:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008086:	2b00      	cmp	r3, #0
 8008088:	d114      	bne.n	80080b4 <tcp_close_shutdown_fin+0x88>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = FIN_WAIT_1;
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	2205      	movs	r2, #5
 800808e:	751a      	strb	r2, [r3, #20]
      }
      break;
 8008090:	e010      	b.n	80080b4 <tcp_close_shutdown_fin+0x88>
    case CLOSE_WAIT:
      err = tcp_send_fin(pcb);
 8008092:	6878      	ldr	r0, [r7, #4]
 8008094:	f003 fec8 	bl	800be28 <tcp_send_fin>
 8008098:	4603      	mov	r3, r0
 800809a:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 800809c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d109      	bne.n	80080b8 <tcp_close_shutdown_fin+0x8c>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = LAST_ACK;
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	2209      	movs	r2, #9
 80080a8:	751a      	strb	r2, [r3, #20]
      }
      break;
 80080aa:	e005      	b.n	80080b8 <tcp_close_shutdown_fin+0x8c>
    default:
      /* Has already been closed, do nothing. */
      return ERR_OK;
 80080ac:	2300      	movs	r3, #0
 80080ae:	e01c      	b.n	80080ea <tcp_close_shutdown_fin+0xbe>
      break;
 80080b0:	bf00      	nop
 80080b2:	e002      	b.n	80080ba <tcp_close_shutdown_fin+0x8e>
      break;
 80080b4:	bf00      	nop
 80080b6:	e000      	b.n	80080ba <tcp_close_shutdown_fin+0x8e>
      break;
 80080b8:	bf00      	nop
  }

  if (err == ERR_OK) {
 80080ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d103      	bne.n	80080ca <tcp_close_shutdown_fin+0x9e>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 80080c2:	6878      	ldr	r0, [r7, #4]
 80080c4:	f003 ffee 	bl	800c0a4 <tcp_output>
 80080c8:	e00d      	b.n	80080e6 <tcp_close_shutdown_fin+0xba>
  } else if (err == ERR_MEM) {
 80080ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80080ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080d2:	d108      	bne.n	80080e6 <tcp_close_shutdown_fin+0xba>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    tcp_set_flags(pcb, TF_CLOSEPEND);
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	8b5b      	ldrh	r3, [r3, #26]
 80080d8:	f043 0308 	orr.w	r3, r3, #8
 80080dc:	b29a      	uxth	r2, r3
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	835a      	strh	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 80080e2:	2300      	movs	r3, #0
 80080e4:	e001      	b.n	80080ea <tcp_close_shutdown_fin+0xbe>
  }
  return err;
 80080e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80080ea:	4618      	mov	r0, r3
 80080ec:	3710      	adds	r7, #16
 80080ee:	46bd      	mov	sp, r7
 80080f0:	bd80      	pop	{r7, pc}
 80080f2:	bf00      	nop
 80080f4:	08011594 	.word	0x08011594
 80080f8:	08011644 	.word	0x08011644
 80080fc:	080115d8 	.word	0x080115d8

08008100 <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 8008100:	b580      	push	{r7, lr}
 8008102:	b082      	sub	sp, #8
 8008104:	af00      	add	r7, sp, #0
 8008106:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	2b00      	cmp	r3, #0
 800810c:	d109      	bne.n	8008122 <tcp_close+0x22>
 800810e:	4b0f      	ldr	r3, [pc, #60]	@ (800814c <tcp_close+0x4c>)
 8008110:	f44f 72f4 	mov.w	r2, #488	@ 0x1e8
 8008114:	490e      	ldr	r1, [pc, #56]	@ (8008150 <tcp_close+0x50>)
 8008116:	480f      	ldr	r0, [pc, #60]	@ (8008154 <tcp_close+0x54>)
 8008118:	f007 fdc2 	bl	800fca0 <iprintf>
 800811c:	f06f 030f 	mvn.w	r3, #15
 8008120:	e00f      	b.n	8008142 <tcp_close+0x42>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));

  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	7d1b      	ldrb	r3, [r3, #20]
 8008126:	2b01      	cmp	r3, #1
 8008128:	d006      	beq.n	8008138 <tcp_close+0x38>
    /* Set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	8b5b      	ldrh	r3, [r3, #26]
 800812e:	f043 0310 	orr.w	r3, r3, #16
 8008132:	b29a      	uxth	r2, r3
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	835a      	strh	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 8008138:	2101      	movs	r1, #1
 800813a:	6878      	ldr	r0, [r7, #4]
 800813c:	f7ff fe94 	bl	8007e68 <tcp_close_shutdown>
 8008140:	4603      	mov	r3, r0
}
 8008142:	4618      	mov	r0, r3
 8008144:	3708      	adds	r7, #8
 8008146:	46bd      	mov	sp, r7
 8008148:	bd80      	pop	{r7, pc}
 800814a:	bf00      	nop
 800814c:	08011594 	.word	0x08011594
 8008150:	080116a4 	.word	0x080116a4
 8008154:	080115d8 	.word	0x080115d8

08008158 <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 8008158:	b580      	push	{r7, lr}
 800815a:	b08e      	sub	sp, #56	@ 0x38
 800815c:	af04      	add	r7, sp, #16
 800815e:	6078      	str	r0, [r7, #4]
 8008160:	6039      	str	r1, [r7, #0]
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	2b00      	cmp	r3, #0
 8008166:	d107      	bne.n	8008178 <tcp_abandon+0x20>
 8008168:	4b52      	ldr	r3, [pc, #328]	@ (80082b4 <tcp_abandon+0x15c>)
 800816a:	f240 223d 	movw	r2, #573	@ 0x23d
 800816e:	4952      	ldr	r1, [pc, #328]	@ (80082b8 <tcp_abandon+0x160>)
 8008170:	4852      	ldr	r0, [pc, #328]	@ (80082bc <tcp_abandon+0x164>)
 8008172:	f007 fd95 	bl	800fca0 <iprintf>
 8008176:	e099      	b.n	80082ac <tcp_abandon+0x154>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	7d1b      	ldrb	r3, [r3, #20]
 800817c:	2b01      	cmp	r3, #1
 800817e:	d106      	bne.n	800818e <tcp_abandon+0x36>
 8008180:	4b4c      	ldr	r3, [pc, #304]	@ (80082b4 <tcp_abandon+0x15c>)
 8008182:	f44f 7210 	mov.w	r2, #576	@ 0x240
 8008186:	494e      	ldr	r1, [pc, #312]	@ (80082c0 <tcp_abandon+0x168>)
 8008188:	484c      	ldr	r0, [pc, #304]	@ (80082bc <tcp_abandon+0x164>)
 800818a:	f007 fd89 	bl	800fca0 <iprintf>
              pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	7d1b      	ldrb	r3, [r3, #20]
 8008192:	2b0a      	cmp	r3, #10
 8008194:	d107      	bne.n	80081a6 <tcp_abandon+0x4e>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 8008196:	6879      	ldr	r1, [r7, #4]
 8008198:	484a      	ldr	r0, [pc, #296]	@ (80082c4 <tcp_abandon+0x16c>)
 800819a:	f000 ffc5 	bl	8009128 <tcp_pcb_remove>
    tcp_free(pcb);
 800819e:	6878      	ldr	r0, [r7, #4]
 80081a0:	f7ff fdb0 	bl	8007d04 <tcp_free>
 80081a4:	e082      	b.n	80082ac <tcp_abandon+0x154>
  } else {
    int send_rst = 0;
 80081a6:	2300      	movs	r3, #0
 80081a8:	627b      	str	r3, [r7, #36]	@ 0x24
    u16_t local_port = 0;
 80081aa:	2300      	movs	r3, #0
 80081ac:	847b      	strh	r3, [r7, #34]	@ 0x22
    enum tcp_state last_state;
    seqno = pcb->snd_nxt;
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80081b2:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081b8:	617b      	str	r3, [r7, #20]
#if LWIP_CALLBACK_API
    errf = pcb->errf;
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80081c0:	613b      	str	r3, [r7, #16]
#endif /* LWIP_CALLBACK_API */
    errf_arg = pcb->callback_arg;
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	691b      	ldr	r3, [r3, #16]
 80081c6:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	7d1b      	ldrb	r3, [r3, #20]
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	d126      	bne.n	800821e <tcp_abandon+0xc6>
      if (pcb->local_port != 0) {
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	8adb      	ldrh	r3, [r3, #22]
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	d02e      	beq.n	8008236 <tcp_abandon+0xde>
        /* bound, not yet opened */
        TCP_RMV(&tcp_bound_pcbs, pcb);
 80081d8:	4b3b      	ldr	r3, [pc, #236]	@ (80082c8 <tcp_abandon+0x170>)
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	687a      	ldr	r2, [r7, #4]
 80081de:	429a      	cmp	r2, r3
 80081e0:	d105      	bne.n	80081ee <tcp_abandon+0x96>
 80081e2:	4b39      	ldr	r3, [pc, #228]	@ (80082c8 <tcp_abandon+0x170>)
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	68db      	ldr	r3, [r3, #12]
 80081e8:	4a37      	ldr	r2, [pc, #220]	@ (80082c8 <tcp_abandon+0x170>)
 80081ea:	6013      	str	r3, [r2, #0]
 80081ec:	e013      	b.n	8008216 <tcp_abandon+0xbe>
 80081ee:	4b36      	ldr	r3, [pc, #216]	@ (80082c8 <tcp_abandon+0x170>)
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	61fb      	str	r3, [r7, #28]
 80081f4:	e00c      	b.n	8008210 <tcp_abandon+0xb8>
 80081f6:	69fb      	ldr	r3, [r7, #28]
 80081f8:	68db      	ldr	r3, [r3, #12]
 80081fa:	687a      	ldr	r2, [r7, #4]
 80081fc:	429a      	cmp	r2, r3
 80081fe:	d104      	bne.n	800820a <tcp_abandon+0xb2>
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	68da      	ldr	r2, [r3, #12]
 8008204:	69fb      	ldr	r3, [r7, #28]
 8008206:	60da      	str	r2, [r3, #12]
 8008208:	e005      	b.n	8008216 <tcp_abandon+0xbe>
 800820a:	69fb      	ldr	r3, [r7, #28]
 800820c:	68db      	ldr	r3, [r3, #12]
 800820e:	61fb      	str	r3, [r7, #28]
 8008210:	69fb      	ldr	r3, [r7, #28]
 8008212:	2b00      	cmp	r3, #0
 8008214:	d1ef      	bne.n	80081f6 <tcp_abandon+0x9e>
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	2200      	movs	r2, #0
 800821a:	60da      	str	r2, [r3, #12]
 800821c:	e00b      	b.n	8008236 <tcp_abandon+0xde>
      }
    } else {
      send_rst = reset;
 800821e:	683b      	ldr	r3, [r7, #0]
 8008220:	627b      	str	r3, [r7, #36]	@ 0x24
      local_port = pcb->local_port;
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	8adb      	ldrh	r3, [r3, #22]
 8008226:	847b      	strh	r3, [r7, #34]	@ 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 8008228:	6879      	ldr	r1, [r7, #4]
 800822a:	4828      	ldr	r0, [pc, #160]	@ (80082cc <tcp_abandon+0x174>)
 800822c:	f000 ff7c 	bl	8009128 <tcp_pcb_remove>
 8008230:	4b27      	ldr	r3, [pc, #156]	@ (80082d0 <tcp_abandon+0x178>)
 8008232:	2201      	movs	r2, #1
 8008234:	701a      	strb	r2, [r3, #0]
    }
    if (pcb->unacked != NULL) {
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800823a:	2b00      	cmp	r3, #0
 800823c:	d004      	beq.n	8008248 <tcp_abandon+0xf0>
      tcp_segs_free(pcb->unacked);
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008242:	4618      	mov	r0, r3
 8008244:	f000 fd1e 	bl	8008c84 <tcp_segs_free>
    }
    if (pcb->unsent != NULL) {
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800824c:	2b00      	cmp	r3, #0
 800824e:	d004      	beq.n	800825a <tcp_abandon+0x102>
      tcp_segs_free(pcb->unsent);
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008254:	4618      	mov	r0, r3
 8008256:	f000 fd15 	bl	8008c84 <tcp_segs_free>
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800825e:	2b00      	cmp	r3, #0
 8008260:	d004      	beq.n	800826c <tcp_abandon+0x114>
      tcp_segs_free(pcb->ooseq);
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008266:	4618      	mov	r0, r3
 8008268:	f000 fd0c 	bl	8008c84 <tcp_segs_free>
    }
#endif /* TCP_QUEUE_OOSEQ */
    tcp_backlog_accepted(pcb);
    if (send_rst) {
 800826c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800826e:	2b00      	cmp	r3, #0
 8008270:	d00e      	beq.n	8008290 <tcp_abandon+0x138>
      LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_abandon: sending RST\n"));
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 8008272:	6879      	ldr	r1, [r7, #4]
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	3304      	adds	r3, #4
 8008278:	687a      	ldr	r2, [r7, #4]
 800827a:	8b12      	ldrh	r2, [r2, #24]
 800827c:	9202      	str	r2, [sp, #8]
 800827e:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8008280:	9201      	str	r2, [sp, #4]
 8008282:	9300      	str	r3, [sp, #0]
 8008284:	460b      	mov	r3, r1
 8008286:	697a      	ldr	r2, [r7, #20]
 8008288:	69b9      	ldr	r1, [r7, #24]
 800828a:	6878      	ldr	r0, [r7, #4]
 800828c:	f004 fcbe 	bl	800cc0c <tcp_rst>
    }
    last_state = pcb->state;
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	7d1b      	ldrb	r3, [r3, #20]
 8008294:	72fb      	strb	r3, [r7, #11]
    tcp_free(pcb);
 8008296:	6878      	ldr	r0, [r7, #4]
 8008298:	f7ff fd34 	bl	8007d04 <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 800829c:	693b      	ldr	r3, [r7, #16]
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d004      	beq.n	80082ac <tcp_abandon+0x154>
 80082a2:	693b      	ldr	r3, [r7, #16]
 80082a4:	f06f 010c 	mvn.w	r1, #12
 80082a8:	68f8      	ldr	r0, [r7, #12]
 80082aa:	4798      	blx	r3
  }
}
 80082ac:	3728      	adds	r7, #40	@ 0x28
 80082ae:	46bd      	mov	sp, r7
 80082b0:	bd80      	pop	{r7, pc}
 80082b2:	bf00      	nop
 80082b4:	08011594 	.word	0x08011594
 80082b8:	080116d8 	.word	0x080116d8
 80082bc:	080115d8 	.word	0x080115d8
 80082c0:	080116f4 	.word	0x080116f4
 80082c4:	200081c4 	.word	0x200081c4
 80082c8:	200081b8 	.word	0x200081b8
 80082cc:	200081c0 	.word	0x200081c0
 80082d0:	200081c8 	.word	0x200081c8

080082d4 <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 80082d4:	b580      	push	{r7, lr}
 80082d6:	b082      	sub	sp, #8
 80082d8:	af00      	add	r7, sp, #0
 80082da:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 80082dc:	2101      	movs	r1, #1
 80082de:	6878      	ldr	r0, [r7, #4]
 80082e0:	f7ff ff3a 	bl	8008158 <tcp_abandon>
}
 80082e4:	bf00      	nop
 80082e6:	3708      	adds	r7, #8
 80082e8:	46bd      	mov	sp, r7
 80082ea:	bd80      	pop	{r7, pc}

080082ec <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 80082ec:	b580      	push	{r7, lr}
 80082ee:	b084      	sub	sp, #16
 80082f0:	af00      	add	r7, sp, #0
 80082f2:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge;

  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	d106      	bne.n	8008308 <tcp_update_rcv_ann_wnd+0x1c>
 80082fa:	4b25      	ldr	r3, [pc, #148]	@ (8008390 <tcp_update_rcv_ann_wnd+0xa4>)
 80082fc:	f240 32a6 	movw	r2, #934	@ 0x3a6
 8008300:	4924      	ldr	r1, [pc, #144]	@ (8008394 <tcp_update_rcv_ann_wnd+0xa8>)
 8008302:	4825      	ldr	r0, [pc, #148]	@ (8008398 <tcp_update_rcv_ann_wnd+0xac>)
 8008304:	f007 fccc 	bl	800fca0 <iprintf>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800830c:	687a      	ldr	r2, [r7, #4]
 800830e:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 8008310:	4413      	add	r3, r2
 8008312:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008318:	687a      	ldr	r2, [r7, #4]
 800831a:	8e52      	ldrh	r2, [r2, #50]	@ 0x32
 800831c:	f5b2 6f86 	cmp.w	r2, #1072	@ 0x430
 8008320:	bf28      	it	cs
 8008322:	f44f 6286 	movcs.w	r2, #1072	@ 0x430
 8008326:	b292      	uxth	r2, r2
 8008328:	4413      	add	r3, r2
 800832a:	68fa      	ldr	r2, [r7, #12]
 800832c:	1ad3      	subs	r3, r2, r3
 800832e:	2b00      	cmp	r3, #0
 8008330:	db08      	blt.n	8008344 <tcp_update_rcv_ann_wnd+0x58>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	855a      	strh	r2, [r3, #42]	@ 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800833e:	68fa      	ldr	r2, [r7, #12]
 8008340:	1ad3      	subs	r3, r2, r3
 8008342:	e020      	b.n	8008386 <tcp_update_rcv_ann_wnd+0x9a>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800834c:	1ad3      	subs	r3, r2, r3
 800834e:	2b00      	cmp	r3, #0
 8008350:	dd03      	ble.n	800835a <tcp_update_rcv_ann_wnd+0x6e>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	2200      	movs	r2, #0
 8008356:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8008358:	e014      	b.n	8008384 <tcp_update_rcv_ann_wnd+0x98>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008362:	1ad3      	subs	r3, r2, r3
 8008364:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 8008366:	68bb      	ldr	r3, [r7, #8]
 8008368:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800836c:	d306      	bcc.n	800837c <tcp_update_rcv_ann_wnd+0x90>
 800836e:	4b08      	ldr	r3, [pc, #32]	@ (8008390 <tcp_update_rcv_ann_wnd+0xa4>)
 8008370:	f240 32b6 	movw	r2, #950	@ 0x3b6
 8008374:	4909      	ldr	r1, [pc, #36]	@ (800839c <tcp_update_rcv_ann_wnd+0xb0>)
 8008376:	4808      	ldr	r0, [pc, #32]	@ (8008398 <tcp_update_rcv_ann_wnd+0xac>)
 8008378:	f007 fc92 	bl	800fca0 <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 800837c:	68bb      	ldr	r3, [r7, #8]
 800837e:	b29a      	uxth	r2, r3
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
    return 0;
 8008384:	2300      	movs	r3, #0
  }
}
 8008386:	4618      	mov	r0, r3
 8008388:	3710      	adds	r7, #16
 800838a:	46bd      	mov	sp, r7
 800838c:	bd80      	pop	{r7, pc}
 800838e:	bf00      	nop
 8008390:	08011594 	.word	0x08011594
 8008394:	080117f0 	.word	0x080117f0
 8008398:	080115d8 	.word	0x080115d8
 800839c:	08011814 	.word	0x08011814

080083a0 <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 80083a0:	b580      	push	{r7, lr}
 80083a2:	b084      	sub	sp, #16
 80083a4:	af00      	add	r7, sp, #0
 80083a6:	6078      	str	r0, [r7, #4]
 80083a8:	460b      	mov	r3, r1
 80083aa:	807b      	strh	r3, [r7, #2]
  u32_t wnd_inflation;
  tcpwnd_size_t rcv_wnd;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	d107      	bne.n	80083c2 <tcp_recved+0x22>
 80083b2:	4b1f      	ldr	r3, [pc, #124]	@ (8008430 <tcp_recved+0x90>)
 80083b4:	f240 32cf 	movw	r2, #975	@ 0x3cf
 80083b8:	491e      	ldr	r1, [pc, #120]	@ (8008434 <tcp_recved+0x94>)
 80083ba:	481f      	ldr	r0, [pc, #124]	@ (8008438 <tcp_recved+0x98>)
 80083bc:	f007 fc70 	bl	800fca0 <iprintf>
 80083c0:	e032      	b.n	8008428 <tcp_recved+0x88>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	7d1b      	ldrb	r3, [r3, #20]
 80083c6:	2b01      	cmp	r3, #1
 80083c8:	d106      	bne.n	80083d8 <tcp_recved+0x38>
 80083ca:	4b19      	ldr	r3, [pc, #100]	@ (8008430 <tcp_recved+0x90>)
 80083cc:	f240 32d2 	movw	r2, #978	@ 0x3d2
 80083d0:	491a      	ldr	r1, [pc, #104]	@ (800843c <tcp_recved+0x9c>)
 80083d2:	4819      	ldr	r0, [pc, #100]	@ (8008438 <tcp_recved+0x98>)
 80083d4:	f007 fc64 	bl	800fca0 <iprintf>
              pcb->state != LISTEN);

  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 80083dc:	887b      	ldrh	r3, [r7, #2]
 80083de:	4413      	add	r3, r2
 80083e0:	81fb      	strh	r3, [r7, #14]
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 80083e2:	89fb      	ldrh	r3, [r7, #14]
 80083e4:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 80083e8:	d804      	bhi.n	80083f4 <tcp_recved+0x54>
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80083ee:	89fa      	ldrh	r2, [r7, #14]
 80083f0:	429a      	cmp	r2, r3
 80083f2:	d204      	bcs.n	80083fe <tcp_recved+0x5e>
    /* window got too big or tcpwnd_size_t overflow */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: window got too big or tcpwnd_size_t overflow\n"));
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	f44f 6206 	mov.w	r2, #2144	@ 0x860
 80083fa:	851a      	strh	r2, [r3, #40]	@ 0x28
 80083fc:	e002      	b.n	8008404 <tcp_recved+0x64>
  } else  {
    pcb->rcv_wnd = rcv_wnd;
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	89fa      	ldrh	r2, [r7, #14]
 8008402:	851a      	strh	r2, [r3, #40]	@ 0x28
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 8008404:	6878      	ldr	r0, [r7, #4]
 8008406:	f7ff ff71 	bl	80082ec <tcp_update_rcv_ann_wnd>
 800840a:	60b8      	str	r0, [r7, #8]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 800840c:	68bb      	ldr	r3, [r7, #8]
 800840e:	f5b3 7f06 	cmp.w	r3, #536	@ 0x218
 8008412:	d309      	bcc.n	8008428 <tcp_recved+0x88>
    tcp_ack_now(pcb);
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	8b5b      	ldrh	r3, [r3, #26]
 8008418:	f043 0302 	orr.w	r3, r3, #2
 800841c:	b29a      	uxth	r2, r3
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8008422:	6878      	ldr	r0, [r7, #4]
 8008424:	f003 fe3e 	bl	800c0a4 <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
                          len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 8008428:	3710      	adds	r7, #16
 800842a:	46bd      	mov	sp, r7
 800842c:	bd80      	pop	{r7, pc}
 800842e:	bf00      	nop
 8008430:	08011594 	.word	0x08011594
 8008434:	08011830 	.word	0x08011830
 8008438:	080115d8 	.word	0x080115d8
 800843c:	08011848 	.word	0x08011848

08008440 <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 8008440:	b5b0      	push	{r4, r5, r7, lr}
 8008442:	b090      	sub	sp, #64	@ 0x40
 8008444:	af04      	add	r7, sp, #16
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 8008446:	2300      	movs	r3, #0
 8008448:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

  ++tcp_ticks;
 800844c:	4b95      	ldr	r3, [pc, #596]	@ (80086a4 <tcp_slowtmr+0x264>)
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	3301      	adds	r3, #1
 8008452:	4a94      	ldr	r2, [pc, #592]	@ (80086a4 <tcp_slowtmr+0x264>)
 8008454:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 8008456:	4b94      	ldr	r3, [pc, #592]	@ (80086a8 <tcp_slowtmr+0x268>)
 8008458:	781b      	ldrb	r3, [r3, #0]
 800845a:	3301      	adds	r3, #1
 800845c:	b2da      	uxtb	r2, r3
 800845e:	4b92      	ldr	r3, [pc, #584]	@ (80086a8 <tcp_slowtmr+0x268>)
 8008460:	701a      	strb	r2, [r3, #0]
 8008462:	e000      	b.n	8008466 <tcp_slowtmr+0x26>
        prev->polltmr = 0;
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
        TCP_EVENT_POLL(prev, err);
        if (tcp_active_pcbs_changed) {
          goto tcp_slowtmr_start;
 8008464:	bf00      	nop
  prev = NULL;
 8008466:	2300      	movs	r3, #0
 8008468:	62bb      	str	r3, [r7, #40]	@ 0x28
  pcb = tcp_active_pcbs;
 800846a:	4b90      	ldr	r3, [pc, #576]	@ (80086ac <tcp_slowtmr+0x26c>)
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 8008470:	e29d      	b.n	80089ae <tcp_slowtmr+0x56e>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 8008472:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008474:	7d1b      	ldrb	r3, [r3, #20]
 8008476:	2b00      	cmp	r3, #0
 8008478:	d106      	bne.n	8008488 <tcp_slowtmr+0x48>
 800847a:	4b8d      	ldr	r3, [pc, #564]	@ (80086b0 <tcp_slowtmr+0x270>)
 800847c:	f240 42be 	movw	r2, #1214	@ 0x4be
 8008480:	498c      	ldr	r1, [pc, #560]	@ (80086b4 <tcp_slowtmr+0x274>)
 8008482:	488d      	ldr	r0, [pc, #564]	@ (80086b8 <tcp_slowtmr+0x278>)
 8008484:	f007 fc0c 	bl	800fca0 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 8008488:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800848a:	7d1b      	ldrb	r3, [r3, #20]
 800848c:	2b01      	cmp	r3, #1
 800848e:	d106      	bne.n	800849e <tcp_slowtmr+0x5e>
 8008490:	4b87      	ldr	r3, [pc, #540]	@ (80086b0 <tcp_slowtmr+0x270>)
 8008492:	f240 42bf 	movw	r2, #1215	@ 0x4bf
 8008496:	4989      	ldr	r1, [pc, #548]	@ (80086bc <tcp_slowtmr+0x27c>)
 8008498:	4887      	ldr	r0, [pc, #540]	@ (80086b8 <tcp_slowtmr+0x278>)
 800849a:	f007 fc01 	bl	800fca0 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 800849e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084a0:	7d1b      	ldrb	r3, [r3, #20]
 80084a2:	2b0a      	cmp	r3, #10
 80084a4:	d106      	bne.n	80084b4 <tcp_slowtmr+0x74>
 80084a6:	4b82      	ldr	r3, [pc, #520]	@ (80086b0 <tcp_slowtmr+0x270>)
 80084a8:	f44f 6298 	mov.w	r2, #1216	@ 0x4c0
 80084ac:	4984      	ldr	r1, [pc, #528]	@ (80086c0 <tcp_slowtmr+0x280>)
 80084ae:	4882      	ldr	r0, [pc, #520]	@ (80086b8 <tcp_slowtmr+0x278>)
 80084b0:	f007 fbf6 	bl	800fca0 <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 80084b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084b6:	7f9a      	ldrb	r2, [r3, #30]
 80084b8:	4b7b      	ldr	r3, [pc, #492]	@ (80086a8 <tcp_slowtmr+0x268>)
 80084ba:	781b      	ldrb	r3, [r3, #0]
 80084bc:	429a      	cmp	r2, r3
 80084be:	d105      	bne.n	80084cc <tcp_slowtmr+0x8c>
      prev = pcb;
 80084c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084c2:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 80084c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084c6:	68db      	ldr	r3, [r3, #12]
 80084c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      continue;
 80084ca:	e270      	b.n	80089ae <tcp_slowtmr+0x56e>
    pcb->last_timer = tcp_timer_ctr;
 80084cc:	4b76      	ldr	r3, [pc, #472]	@ (80086a8 <tcp_slowtmr+0x268>)
 80084ce:	781a      	ldrb	r2, [r3, #0]
 80084d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084d2:	779a      	strb	r2, [r3, #30]
    pcb_remove = 0;
 80084d4:	2300      	movs	r3, #0
 80084d6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    pcb_reset = 0;
 80084da:	2300      	movs	r3, #0
 80084dc:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 80084e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084e2:	7d1b      	ldrb	r3, [r3, #20]
 80084e4:	2b02      	cmp	r3, #2
 80084e6:	d10a      	bne.n	80084fe <tcp_slowtmr+0xbe>
 80084e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084ea:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80084ee:	2b05      	cmp	r3, #5
 80084f0:	d905      	bls.n	80084fe <tcp_slowtmr+0xbe>
      ++pcb_remove;
 80084f2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80084f6:	3301      	adds	r3, #1
 80084f8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80084fc:	e11e      	b.n	800873c <tcp_slowtmr+0x2fc>
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 80084fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008500:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008504:	2b0b      	cmp	r3, #11
 8008506:	d905      	bls.n	8008514 <tcp_slowtmr+0xd4>
      ++pcb_remove;
 8008508:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800850c:	3301      	adds	r3, #1
 800850e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8008512:	e113      	b.n	800873c <tcp_slowtmr+0x2fc>
      if (pcb->persist_backoff > 0) {
 8008514:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008516:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 800851a:	2b00      	cmp	r3, #0
 800851c:	d075      	beq.n	800860a <tcp_slowtmr+0x1ca>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 800851e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008520:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008522:	2b00      	cmp	r3, #0
 8008524:	d006      	beq.n	8008534 <tcp_slowtmr+0xf4>
 8008526:	4b62      	ldr	r3, [pc, #392]	@ (80086b0 <tcp_slowtmr+0x270>)
 8008528:	f240 42d4 	movw	r2, #1236	@ 0x4d4
 800852c:	4965      	ldr	r1, [pc, #404]	@ (80086c4 <tcp_slowtmr+0x284>)
 800852e:	4862      	ldr	r0, [pc, #392]	@ (80086b8 <tcp_slowtmr+0x278>)
 8008530:	f007 fbb6 	bl	800fca0 <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 8008534:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008536:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008538:	2b00      	cmp	r3, #0
 800853a:	d106      	bne.n	800854a <tcp_slowtmr+0x10a>
 800853c:	4b5c      	ldr	r3, [pc, #368]	@ (80086b0 <tcp_slowtmr+0x270>)
 800853e:	f240 42d5 	movw	r2, #1237	@ 0x4d5
 8008542:	4961      	ldr	r1, [pc, #388]	@ (80086c8 <tcp_slowtmr+0x288>)
 8008544:	485c      	ldr	r0, [pc, #368]	@ (80086b8 <tcp_slowtmr+0x278>)
 8008546:	f007 fbab 	bl	800fca0 <iprintf>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 800854a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800854c:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 8008550:	2b0b      	cmp	r3, #11
 8008552:	d905      	bls.n	8008560 <tcp_slowtmr+0x120>
          ++pcb_remove; /* max probes reached */
 8008554:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008558:	3301      	adds	r3, #1
 800855a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800855e:	e0ed      	b.n	800873c <tcp_slowtmr+0x2fc>
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 8008560:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008562:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 8008566:	3b01      	subs	r3, #1
 8008568:	4a58      	ldr	r2, [pc, #352]	@ (80086cc <tcp_slowtmr+0x28c>)
 800856a:	5cd3      	ldrb	r3, [r2, r3]
 800856c:	747b      	strb	r3, [r7, #17]
          if (pcb->persist_cnt < backoff_cnt) {
 800856e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008570:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8008574:	7c7a      	ldrb	r2, [r7, #17]
 8008576:	429a      	cmp	r2, r3
 8008578:	d907      	bls.n	800858a <tcp_slowtmr+0x14a>
            pcb->persist_cnt++;
 800857a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800857c:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8008580:	3301      	adds	r3, #1
 8008582:	b2da      	uxtb	r2, r3
 8008584:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008586:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
          if (pcb->persist_cnt >= backoff_cnt) {
 800858a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800858c:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8008590:	7c7a      	ldrb	r2, [r7, #17]
 8008592:	429a      	cmp	r2, r3
 8008594:	f200 80d2 	bhi.w	800873c <tcp_slowtmr+0x2fc>
            int next_slot = 1; /* increment timer to next slot */
 8008598:	2301      	movs	r3, #1
 800859a:	623b      	str	r3, [r7, #32]
            if (pcb->snd_wnd == 0) {
 800859c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800859e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d108      	bne.n	80085b8 <tcp_slowtmr+0x178>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 80085a6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80085a8:	f004 fc24 	bl	800cdf4 <tcp_zero_window_probe>
 80085ac:	4603      	mov	r3, r0
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	d014      	beq.n	80085dc <tcp_slowtmr+0x19c>
                next_slot = 0; /* try probe again with current slot */
 80085b2:	2300      	movs	r3, #0
 80085b4:	623b      	str	r3, [r7, #32]
 80085b6:	e011      	b.n	80085dc <tcp_slowtmr+0x19c>
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 80085b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80085ba:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80085be:	4619      	mov	r1, r3
 80085c0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80085c2:	f003 fae9 	bl	800bb98 <tcp_split_unsent_seg>
 80085c6:	4603      	mov	r3, r0
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	d107      	bne.n	80085dc <tcp_slowtmr+0x19c>
                if (tcp_output(pcb) == ERR_OK) {
 80085cc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80085ce:	f003 fd69 	bl	800c0a4 <tcp_output>
 80085d2:	4603      	mov	r3, r0
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	d101      	bne.n	80085dc <tcp_slowtmr+0x19c>
                  next_slot = 0;
 80085d8:	2300      	movs	r3, #0
 80085da:	623b      	str	r3, [r7, #32]
            if (next_slot) {
 80085dc:	6a3b      	ldr	r3, [r7, #32]
 80085de:	2b00      	cmp	r3, #0
 80085e0:	f000 80ac 	beq.w	800873c <tcp_slowtmr+0x2fc>
              pcb->persist_cnt = 0;
 80085e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80085e6:	2200      	movs	r2, #0
 80085e8:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 80085ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80085ee:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 80085f2:	2b06      	cmp	r3, #6
 80085f4:	f200 80a2 	bhi.w	800873c <tcp_slowtmr+0x2fc>
                pcb->persist_backoff++;
 80085f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80085fa:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 80085fe:	3301      	adds	r3, #1
 8008600:	b2da      	uxtb	r2, r3
 8008602:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008604:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
 8008608:	e098      	b.n	800873c <tcp_slowtmr+0x2fc>
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 800860a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800860c:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8008610:	2b00      	cmp	r3, #0
 8008612:	db0f      	blt.n	8008634 <tcp_slowtmr+0x1f4>
 8008614:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008616:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 800861a:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 800861e:	4293      	cmp	r3, r2
 8008620:	d008      	beq.n	8008634 <tcp_slowtmr+0x1f4>
          ++pcb->rtime;
 8008622:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008624:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8008628:	b29b      	uxth	r3, r3
 800862a:	3301      	adds	r3, #1
 800862c:	b29b      	uxth	r3, r3
 800862e:	b21a      	sxth	r2, r3
 8008630:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008632:	861a      	strh	r2, [r3, #48]	@ 0x30
        if (pcb->rtime >= pcb->rto) {
 8008634:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008636:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	@ 0x30
 800863a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800863c:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 8008640:	429a      	cmp	r2, r3
 8008642:	db7b      	blt.n	800873c <tcp_slowtmr+0x2fc>
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 8008644:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008646:	f004 f821 	bl	800c68c <tcp_rexmit_rto_prepare>
 800864a:	4603      	mov	r3, r0
 800864c:	2b00      	cmp	r3, #0
 800864e:	d007      	beq.n	8008660 <tcp_slowtmr+0x220>
 8008650:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008652:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008654:	2b00      	cmp	r3, #0
 8008656:	d171      	bne.n	800873c <tcp_slowtmr+0x2fc>
 8008658:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800865a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800865c:	2b00      	cmp	r3, #0
 800865e:	d06d      	beq.n	800873c <tcp_slowtmr+0x2fc>
            if (pcb->state != SYN_SENT) {
 8008660:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008662:	7d1b      	ldrb	r3, [r3, #20]
 8008664:	2b02      	cmp	r3, #2
 8008666:	d03a      	beq.n	80086de <tcp_slowtmr+0x29e>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 8008668:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800866a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800866e:	2b0c      	cmp	r3, #12
 8008670:	bf28      	it	cs
 8008672:	230c      	movcs	r3, #12
 8008674:	76fb      	strb	r3, [r7, #27]
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 8008676:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008678:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 800867c:	10db      	asrs	r3, r3, #3
 800867e:	b21b      	sxth	r3, r3
 8008680:	461a      	mov	r2, r3
 8008682:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008684:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8008688:	4413      	add	r3, r2
 800868a:	7efa      	ldrb	r2, [r7, #27]
 800868c:	4910      	ldr	r1, [pc, #64]	@ (80086d0 <tcp_slowtmr+0x290>)
 800868e:	5c8a      	ldrb	r2, [r1, r2]
 8008690:	4093      	lsls	r3, r2
 8008692:	617b      	str	r3, [r7, #20]
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 8008694:	697b      	ldr	r3, [r7, #20]
 8008696:	f647 72fe 	movw	r2, #32766	@ 0x7ffe
 800869a:	4293      	cmp	r3, r2
 800869c:	dc1a      	bgt.n	80086d4 <tcp_slowtmr+0x294>
 800869e:	697b      	ldr	r3, [r7, #20]
 80086a0:	b21a      	sxth	r2, r3
 80086a2:	e019      	b.n	80086d8 <tcp_slowtmr+0x298>
 80086a4:	200081b4 	.word	0x200081b4
 80086a8:	200081ca 	.word	0x200081ca
 80086ac:	200081c0 	.word	0x200081c0
 80086b0:	08011594 	.word	0x08011594
 80086b4:	080118d8 	.word	0x080118d8
 80086b8:	080115d8 	.word	0x080115d8
 80086bc:	08011904 	.word	0x08011904
 80086c0:	08011930 	.word	0x08011930
 80086c4:	08011960 	.word	0x08011960
 80086c8:	08011994 	.word	0x08011994
 80086cc:	0801356c 	.word	0x0801356c
 80086d0:	0801355c 	.word	0x0801355c
 80086d4:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 80086d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80086da:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
            pcb->rtime = 0;
 80086de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80086e0:	2200      	movs	r2, #0
 80086e2:	861a      	strh	r2, [r3, #48]	@ 0x30
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 80086e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80086e6:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 80086ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80086ec:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 80086f0:	4293      	cmp	r3, r2
 80086f2:	bf28      	it	cs
 80086f4:	4613      	movcs	r3, r2
 80086f6:	827b      	strh	r3, [r7, #18]
            pcb->ssthresh = eff_wnd >> 1;
 80086f8:	8a7b      	ldrh	r3, [r7, #18]
 80086fa:	085b      	lsrs	r3, r3, #1
 80086fc:	b29a      	uxth	r2, r3
 80086fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008700:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 8008704:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008706:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 800870a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800870c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800870e:	005b      	lsls	r3, r3, #1
 8008710:	b29b      	uxth	r3, r3
 8008712:	429a      	cmp	r2, r3
 8008714:	d206      	bcs.n	8008724 <tcp_slowtmr+0x2e4>
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 8008716:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008718:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800871a:	005b      	lsls	r3, r3, #1
 800871c:	b29a      	uxth	r2, r3
 800871e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008720:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
            pcb->cwnd = pcb->mss;
 8008724:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008726:	8e5a      	ldrh	r2, [r3, #50]	@ 0x32
 8008728:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800872a:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
            pcb->bytes_acked = 0;
 800872e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008730:	2200      	movs	r2, #0
 8008732:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
            tcp_rexmit_rto_commit(pcb);
 8008736:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008738:	f004 f818 	bl	800c76c <tcp_rexmit_rto_commit>
    if (pcb->state == FIN_WAIT_2) {
 800873c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800873e:	7d1b      	ldrb	r3, [r3, #20]
 8008740:	2b06      	cmp	r3, #6
 8008742:	d111      	bne.n	8008768 <tcp_slowtmr+0x328>
      if (pcb->flags & TF_RXCLOSED) {
 8008744:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008746:	8b5b      	ldrh	r3, [r3, #26]
 8008748:	f003 0310 	and.w	r3, r3, #16
 800874c:	2b00      	cmp	r3, #0
 800874e:	d00b      	beq.n	8008768 <tcp_slowtmr+0x328>
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 8008750:	4b9c      	ldr	r3, [pc, #624]	@ (80089c4 <tcp_slowtmr+0x584>)
 8008752:	681a      	ldr	r2, [r3, #0]
 8008754:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008756:	6a1b      	ldr	r3, [r3, #32]
 8008758:	1ad3      	subs	r3, r2, r3
 800875a:	2b28      	cmp	r3, #40	@ 0x28
 800875c:	d904      	bls.n	8008768 <tcp_slowtmr+0x328>
          ++pcb_remove;
 800875e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008762:	3301      	adds	r3, #1
 8008764:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 8008768:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800876a:	7a5b      	ldrb	r3, [r3, #9]
 800876c:	f003 0308 	and.w	r3, r3, #8
 8008770:	2b00      	cmp	r3, #0
 8008772:	d04a      	beq.n	800880a <tcp_slowtmr+0x3ca>
        ((pcb->state == ESTABLISHED) ||
 8008774:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008776:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 8008778:	2b04      	cmp	r3, #4
 800877a:	d003      	beq.n	8008784 <tcp_slowtmr+0x344>
         (pcb->state == CLOSE_WAIT))) {
 800877c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800877e:	7d1b      	ldrb	r3, [r3, #20]
        ((pcb->state == ESTABLISHED) ||
 8008780:	2b07      	cmp	r3, #7
 8008782:	d142      	bne.n	800880a <tcp_slowtmr+0x3ca>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8008784:	4b8f      	ldr	r3, [pc, #572]	@ (80089c4 <tcp_slowtmr+0x584>)
 8008786:	681a      	ldr	r2, [r3, #0]
 8008788:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800878a:	6a1b      	ldr	r3, [r3, #32]
 800878c:	1ad2      	subs	r2, r2, r3
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 800878e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008790:	f8d3 1094 	ldr.w	r1, [r3, #148]	@ 0x94
 8008794:	4b8c      	ldr	r3, [pc, #560]	@ (80089c8 <tcp_slowtmr+0x588>)
 8008796:	440b      	add	r3, r1
 8008798:	498c      	ldr	r1, [pc, #560]	@ (80089cc <tcp_slowtmr+0x58c>)
 800879a:	fba1 1303 	umull	r1, r3, r1, r3
 800879e:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 80087a0:	429a      	cmp	r2, r3
 80087a2:	d90a      	bls.n	80087ba <tcp_slowtmr+0x37a>
        ++pcb_remove;
 80087a4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80087a8:	3301      	adds	r3, #1
 80087aa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        ++pcb_reset;
 80087ae:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80087b2:	3301      	adds	r3, #1
 80087b4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80087b8:	e027      	b.n	800880a <tcp_slowtmr+0x3ca>
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 80087ba:	4b82      	ldr	r3, [pc, #520]	@ (80089c4 <tcp_slowtmr+0x584>)
 80087bc:	681a      	ldr	r2, [r3, #0]
 80087be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087c0:	6a1b      	ldr	r3, [r3, #32]
 80087c2:	1ad2      	subs	r2, r2, r3
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 80087c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087c6:	f8d3 1094 	ldr.w	r1, [r3, #148]	@ 0x94
 80087ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087cc:	f893 309b 	ldrb.w	r3, [r3, #155]	@ 0x9b
 80087d0:	4618      	mov	r0, r3
 80087d2:	4b7f      	ldr	r3, [pc, #508]	@ (80089d0 <tcp_slowtmr+0x590>)
 80087d4:	fb00 f303 	mul.w	r3, r0, r3
 80087d8:	440b      	add	r3, r1
                 / TCP_SLOW_INTERVAL) {
 80087da:	497c      	ldr	r1, [pc, #496]	@ (80089cc <tcp_slowtmr+0x58c>)
 80087dc:	fba1 1303 	umull	r1, r3, r1, r3
 80087e0:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 80087e2:	429a      	cmp	r2, r3
 80087e4:	d911      	bls.n	800880a <tcp_slowtmr+0x3ca>
        err = tcp_keepalive(pcb);
 80087e6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80087e8:	f004 fac4 	bl	800cd74 <tcp_keepalive>
 80087ec:	4603      	mov	r3, r0
 80087ee:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        if (err == ERR_OK) {
 80087f2:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	d107      	bne.n	800880a <tcp_slowtmr+0x3ca>
          pcb->keep_cnt_sent++;
 80087fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087fc:	f893 309b 	ldrb.w	r3, [r3, #155]	@ 0x9b
 8008800:	3301      	adds	r3, #1
 8008802:	b2da      	uxtb	r2, r3
 8008804:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008806:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
    if (pcb->ooseq != NULL &&
 800880a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800880c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800880e:	2b00      	cmp	r3, #0
 8008810:	d011      	beq.n	8008836 <tcp_slowtmr+0x3f6>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 8008812:	4b6c      	ldr	r3, [pc, #432]	@ (80089c4 <tcp_slowtmr+0x584>)
 8008814:	681a      	ldr	r2, [r3, #0]
 8008816:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008818:	6a1b      	ldr	r3, [r3, #32]
 800881a:	1ad2      	subs	r2, r2, r3
 800881c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800881e:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 8008822:	4619      	mov	r1, r3
 8008824:	460b      	mov	r3, r1
 8008826:	005b      	lsls	r3, r3, #1
 8008828:	440b      	add	r3, r1
 800882a:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 800882c:	429a      	cmp	r2, r3
 800882e:	d302      	bcc.n	8008836 <tcp_slowtmr+0x3f6>
      tcp_free_ooseq(pcb);
 8008830:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008832:	f000 fddd 	bl	80093f0 <tcp_free_ooseq>
    if (pcb->state == SYN_RCVD) {
 8008836:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008838:	7d1b      	ldrb	r3, [r3, #20]
 800883a:	2b03      	cmp	r3, #3
 800883c:	d10b      	bne.n	8008856 <tcp_slowtmr+0x416>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800883e:	4b61      	ldr	r3, [pc, #388]	@ (80089c4 <tcp_slowtmr+0x584>)
 8008840:	681a      	ldr	r2, [r3, #0]
 8008842:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008844:	6a1b      	ldr	r3, [r3, #32]
 8008846:	1ad3      	subs	r3, r2, r3
 8008848:	2b28      	cmp	r3, #40	@ 0x28
 800884a:	d904      	bls.n	8008856 <tcp_slowtmr+0x416>
        ++pcb_remove;
 800884c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008850:	3301      	adds	r3, #1
 8008852:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (pcb->state == LAST_ACK) {
 8008856:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008858:	7d1b      	ldrb	r3, [r3, #20]
 800885a:	2b09      	cmp	r3, #9
 800885c:	d10b      	bne.n	8008876 <tcp_slowtmr+0x436>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 800885e:	4b59      	ldr	r3, [pc, #356]	@ (80089c4 <tcp_slowtmr+0x584>)
 8008860:	681a      	ldr	r2, [r3, #0]
 8008862:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008864:	6a1b      	ldr	r3, [r3, #32]
 8008866:	1ad3      	subs	r3, r2, r3
 8008868:	2bf0      	cmp	r3, #240	@ 0xf0
 800886a:	d904      	bls.n	8008876 <tcp_slowtmr+0x436>
        ++pcb_remove;
 800886c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008870:	3301      	adds	r3, #1
 8008872:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (pcb_remove) {
 8008876:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800887a:	2b00      	cmp	r3, #0
 800887c:	d060      	beq.n	8008940 <tcp_slowtmr+0x500>
      tcp_err_fn err_fn = pcb->errf;
 800887e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008880:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008884:	60fb      	str	r3, [r7, #12]
      tcp_pcb_purge(pcb);
 8008886:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008888:	f000 fbfe 	bl	8009088 <tcp_pcb_purge>
      if (prev != NULL) {
 800888c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800888e:	2b00      	cmp	r3, #0
 8008890:	d010      	beq.n	80088b4 <tcp_slowtmr+0x474>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 8008892:	4b50      	ldr	r3, [pc, #320]	@ (80089d4 <tcp_slowtmr+0x594>)
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008898:	429a      	cmp	r2, r3
 800889a:	d106      	bne.n	80088aa <tcp_slowtmr+0x46a>
 800889c:	4b4e      	ldr	r3, [pc, #312]	@ (80089d8 <tcp_slowtmr+0x598>)
 800889e:	f240 526d 	movw	r2, #1389	@ 0x56d
 80088a2:	494e      	ldr	r1, [pc, #312]	@ (80089dc <tcp_slowtmr+0x59c>)
 80088a4:	484e      	ldr	r0, [pc, #312]	@ (80089e0 <tcp_slowtmr+0x5a0>)
 80088a6:	f007 f9fb 	bl	800fca0 <iprintf>
        prev->next = pcb->next;
 80088aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80088ac:	68da      	ldr	r2, [r3, #12]
 80088ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088b0:	60da      	str	r2, [r3, #12]
 80088b2:	e00f      	b.n	80088d4 <tcp_slowtmr+0x494>
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 80088b4:	4b47      	ldr	r3, [pc, #284]	@ (80089d4 <tcp_slowtmr+0x594>)
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80088ba:	429a      	cmp	r2, r3
 80088bc:	d006      	beq.n	80088cc <tcp_slowtmr+0x48c>
 80088be:	4b46      	ldr	r3, [pc, #280]	@ (80089d8 <tcp_slowtmr+0x598>)
 80088c0:	f240 5271 	movw	r2, #1393	@ 0x571
 80088c4:	4947      	ldr	r1, [pc, #284]	@ (80089e4 <tcp_slowtmr+0x5a4>)
 80088c6:	4846      	ldr	r0, [pc, #280]	@ (80089e0 <tcp_slowtmr+0x5a0>)
 80088c8:	f007 f9ea 	bl	800fca0 <iprintf>
        tcp_active_pcbs = pcb->next;
 80088cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80088ce:	68db      	ldr	r3, [r3, #12]
 80088d0:	4a40      	ldr	r2, [pc, #256]	@ (80089d4 <tcp_slowtmr+0x594>)
 80088d2:	6013      	str	r3, [r2, #0]
      if (pcb_reset) {
 80088d4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80088d8:	2b00      	cmp	r3, #0
 80088da:	d013      	beq.n	8008904 <tcp_slowtmr+0x4c4>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 80088dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80088de:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 80088e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80088e2:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 80088e4:	6afd      	ldr	r5, [r7, #44]	@ 0x2c
 80088e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80088e8:	3304      	adds	r3, #4
 80088ea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80088ec:	8ad2      	ldrh	r2, [r2, #22]
 80088ee:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80088f0:	8b09      	ldrh	r1, [r1, #24]
 80088f2:	9102      	str	r1, [sp, #8]
 80088f4:	9201      	str	r2, [sp, #4]
 80088f6:	9300      	str	r3, [sp, #0]
 80088f8:	462b      	mov	r3, r5
 80088fa:	4622      	mov	r2, r4
 80088fc:	4601      	mov	r1, r0
 80088fe:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008900:	f004 f984 	bl	800cc0c <tcp_rst>
      err_arg = pcb->callback_arg;
 8008904:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008906:	691b      	ldr	r3, [r3, #16]
 8008908:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 800890a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800890c:	7d1b      	ldrb	r3, [r3, #20]
 800890e:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 8008910:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008912:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 8008914:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008916:	68db      	ldr	r3, [r3, #12]
 8008918:	62fb      	str	r3, [r7, #44]	@ 0x2c
      tcp_free(pcb2);
 800891a:	6838      	ldr	r0, [r7, #0]
 800891c:	f7ff f9f2 	bl	8007d04 <tcp_free>
      tcp_active_pcbs_changed = 0;
 8008920:	4b31      	ldr	r3, [pc, #196]	@ (80089e8 <tcp_slowtmr+0x5a8>)
 8008922:	2200      	movs	r2, #0
 8008924:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 8008926:	68fb      	ldr	r3, [r7, #12]
 8008928:	2b00      	cmp	r3, #0
 800892a:	d004      	beq.n	8008936 <tcp_slowtmr+0x4f6>
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	f06f 010c 	mvn.w	r1, #12
 8008932:	68b8      	ldr	r0, [r7, #8]
 8008934:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 8008936:	4b2c      	ldr	r3, [pc, #176]	@ (80089e8 <tcp_slowtmr+0x5a8>)
 8008938:	781b      	ldrb	r3, [r3, #0]
 800893a:	2b00      	cmp	r3, #0
 800893c:	d037      	beq.n	80089ae <tcp_slowtmr+0x56e>
        goto tcp_slowtmr_start;
 800893e:	e592      	b.n	8008466 <tcp_slowtmr+0x26>
      prev = pcb;
 8008940:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008942:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 8008944:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008946:	68db      	ldr	r3, [r3, #12]
 8008948:	62fb      	str	r3, [r7, #44]	@ 0x2c
      ++prev->polltmr;
 800894a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800894c:	7f1b      	ldrb	r3, [r3, #28]
 800894e:	3301      	adds	r3, #1
 8008950:	b2da      	uxtb	r2, r3
 8008952:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008954:	771a      	strb	r2, [r3, #28]
      if (prev->polltmr >= prev->pollinterval) {
 8008956:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008958:	7f1a      	ldrb	r2, [r3, #28]
 800895a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800895c:	7f5b      	ldrb	r3, [r3, #29]
 800895e:	429a      	cmp	r2, r3
 8008960:	d325      	bcc.n	80089ae <tcp_slowtmr+0x56e>
        prev->polltmr = 0;
 8008962:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008964:	2200      	movs	r2, #0
 8008966:	771a      	strb	r2, [r3, #28]
        tcp_active_pcbs_changed = 0;
 8008968:	4b1f      	ldr	r3, [pc, #124]	@ (80089e8 <tcp_slowtmr+0x5a8>)
 800896a:	2200      	movs	r2, #0
 800896c:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 800896e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008970:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008974:	2b00      	cmp	r3, #0
 8008976:	d00b      	beq.n	8008990 <tcp_slowtmr+0x550>
 8008978:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800897a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800897e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008980:	6912      	ldr	r2, [r2, #16]
 8008982:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008984:	4610      	mov	r0, r2
 8008986:	4798      	blx	r3
 8008988:	4603      	mov	r3, r0
 800898a:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 800898e:	e002      	b.n	8008996 <tcp_slowtmr+0x556>
 8008990:	2300      	movs	r3, #0
 8008992:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        if (tcp_active_pcbs_changed) {
 8008996:	4b14      	ldr	r3, [pc, #80]	@ (80089e8 <tcp_slowtmr+0x5a8>)
 8008998:	781b      	ldrb	r3, [r3, #0]
 800899a:	2b00      	cmp	r3, #0
 800899c:	f47f ad62 	bne.w	8008464 <tcp_slowtmr+0x24>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 80089a0:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 80089a4:	2b00      	cmp	r3, #0
 80089a6:	d102      	bne.n	80089ae <tcp_slowtmr+0x56e>
          tcp_output(prev);
 80089a8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80089aa:	f003 fb7b 	bl	800c0a4 <tcp_output>
  while (pcb != NULL) {
 80089ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089b0:	2b00      	cmp	r3, #0
 80089b2:	f47f ad5e 	bne.w	8008472 <tcp_slowtmr+0x32>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 80089b6:	2300      	movs	r3, #0
 80089b8:	62bb      	str	r3, [r7, #40]	@ 0x28
  pcb = tcp_tw_pcbs;
 80089ba:	4b0c      	ldr	r3, [pc, #48]	@ (80089ec <tcp_slowtmr+0x5ac>)
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 80089c0:	e069      	b.n	8008a96 <tcp_slowtmr+0x656>
 80089c2:	bf00      	nop
 80089c4:	200081b4 	.word	0x200081b4
 80089c8:	000a4cb8 	.word	0x000a4cb8
 80089cc:	10624dd3 	.word	0x10624dd3
 80089d0:	000124f8 	.word	0x000124f8
 80089d4:	200081c0 	.word	0x200081c0
 80089d8:	08011594 	.word	0x08011594
 80089dc:	080119cc 	.word	0x080119cc
 80089e0:	080115d8 	.word	0x080115d8
 80089e4:	080119f8 	.word	0x080119f8
 80089e8:	200081c8 	.word	0x200081c8
 80089ec:	200081c4 	.word	0x200081c4
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 80089f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089f2:	7d1b      	ldrb	r3, [r3, #20]
 80089f4:	2b0a      	cmp	r3, #10
 80089f6:	d006      	beq.n	8008a06 <tcp_slowtmr+0x5c6>
 80089f8:	4b2b      	ldr	r3, [pc, #172]	@ (8008aa8 <tcp_slowtmr+0x668>)
 80089fa:	f240 52a1 	movw	r2, #1441	@ 0x5a1
 80089fe:	492b      	ldr	r1, [pc, #172]	@ (8008aac <tcp_slowtmr+0x66c>)
 8008a00:	482b      	ldr	r0, [pc, #172]	@ (8008ab0 <tcp_slowtmr+0x670>)
 8008a02:	f007 f94d 	bl	800fca0 <iprintf>
    pcb_remove = 0;
 8008a06:	2300      	movs	r3, #0
 8008a08:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8008a0c:	4b29      	ldr	r3, [pc, #164]	@ (8008ab4 <tcp_slowtmr+0x674>)
 8008a0e:	681a      	ldr	r2, [r3, #0]
 8008a10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a12:	6a1b      	ldr	r3, [r3, #32]
 8008a14:	1ad3      	subs	r3, r2, r3
 8008a16:	2bf0      	cmp	r3, #240	@ 0xf0
 8008a18:	d904      	bls.n	8008a24 <tcp_slowtmr+0x5e4>
      ++pcb_remove;
 8008a1a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008a1e:	3301      	adds	r3, #1
 8008a20:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 8008a24:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	d02f      	beq.n	8008a8c <tcp_slowtmr+0x64c>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 8008a2c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008a2e:	f000 fb2b 	bl	8009088 <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 8008a32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	d010      	beq.n	8008a5a <tcp_slowtmr+0x61a>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 8008a38:	4b1f      	ldr	r3, [pc, #124]	@ (8008ab8 <tcp_slowtmr+0x678>)
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008a3e:	429a      	cmp	r2, r3
 8008a40:	d106      	bne.n	8008a50 <tcp_slowtmr+0x610>
 8008a42:	4b19      	ldr	r3, [pc, #100]	@ (8008aa8 <tcp_slowtmr+0x668>)
 8008a44:	f240 52af 	movw	r2, #1455	@ 0x5af
 8008a48:	491c      	ldr	r1, [pc, #112]	@ (8008abc <tcp_slowtmr+0x67c>)
 8008a4a:	4819      	ldr	r0, [pc, #100]	@ (8008ab0 <tcp_slowtmr+0x670>)
 8008a4c:	f007 f928 	bl	800fca0 <iprintf>
        prev->next = pcb->next;
 8008a50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a52:	68da      	ldr	r2, [r3, #12]
 8008a54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a56:	60da      	str	r2, [r3, #12]
 8008a58:	e00f      	b.n	8008a7a <tcp_slowtmr+0x63a>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 8008a5a:	4b17      	ldr	r3, [pc, #92]	@ (8008ab8 <tcp_slowtmr+0x678>)
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008a60:	429a      	cmp	r2, r3
 8008a62:	d006      	beq.n	8008a72 <tcp_slowtmr+0x632>
 8008a64:	4b10      	ldr	r3, [pc, #64]	@ (8008aa8 <tcp_slowtmr+0x668>)
 8008a66:	f240 52b3 	movw	r2, #1459	@ 0x5b3
 8008a6a:	4915      	ldr	r1, [pc, #84]	@ (8008ac0 <tcp_slowtmr+0x680>)
 8008a6c:	4810      	ldr	r0, [pc, #64]	@ (8008ab0 <tcp_slowtmr+0x670>)
 8008a6e:	f007 f917 	bl	800fca0 <iprintf>
        tcp_tw_pcbs = pcb->next;
 8008a72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a74:	68db      	ldr	r3, [r3, #12]
 8008a76:	4a10      	ldr	r2, [pc, #64]	@ (8008ab8 <tcp_slowtmr+0x678>)
 8008a78:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 8008a7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a7c:	61fb      	str	r3, [r7, #28]
      pcb = pcb->next;
 8008a7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a80:	68db      	ldr	r3, [r3, #12]
 8008a82:	62fb      	str	r3, [r7, #44]	@ 0x2c
      tcp_free(pcb2);
 8008a84:	69f8      	ldr	r0, [r7, #28]
 8008a86:	f7ff f93d 	bl	8007d04 <tcp_free>
 8008a8a:	e004      	b.n	8008a96 <tcp_slowtmr+0x656>
    } else {
      prev = pcb;
 8008a8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a8e:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 8008a90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a92:	68db      	ldr	r3, [r3, #12]
 8008a94:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 8008a96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	d1a9      	bne.n	80089f0 <tcp_slowtmr+0x5b0>
    }
  }
}
 8008a9c:	bf00      	nop
 8008a9e:	bf00      	nop
 8008aa0:	3730      	adds	r7, #48	@ 0x30
 8008aa2:	46bd      	mov	sp, r7
 8008aa4:	bdb0      	pop	{r4, r5, r7, pc}
 8008aa6:	bf00      	nop
 8008aa8:	08011594 	.word	0x08011594
 8008aac:	08011a24 	.word	0x08011a24
 8008ab0:	080115d8 	.word	0x080115d8
 8008ab4:	200081b4 	.word	0x200081b4
 8008ab8:	200081c4 	.word	0x200081c4
 8008abc:	08011a54 	.word	0x08011a54
 8008ac0:	08011a7c 	.word	0x08011a7c

08008ac4 <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 8008ac4:	b580      	push	{r7, lr}
 8008ac6:	b082      	sub	sp, #8
 8008ac8:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 8008aca:	4b2d      	ldr	r3, [pc, #180]	@ (8008b80 <tcp_fasttmr+0xbc>)
 8008acc:	781b      	ldrb	r3, [r3, #0]
 8008ace:	3301      	adds	r3, #1
 8008ad0:	b2da      	uxtb	r2, r3
 8008ad2:	4b2b      	ldr	r3, [pc, #172]	@ (8008b80 <tcp_fasttmr+0xbc>)
 8008ad4:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 8008ad6:	4b2b      	ldr	r3, [pc, #172]	@ (8008b84 <tcp_fasttmr+0xc0>)
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 8008adc:	e048      	b.n	8008b70 <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	7f9a      	ldrb	r2, [r3, #30]
 8008ae2:	4b27      	ldr	r3, [pc, #156]	@ (8008b80 <tcp_fasttmr+0xbc>)
 8008ae4:	781b      	ldrb	r3, [r3, #0]
 8008ae6:	429a      	cmp	r2, r3
 8008ae8:	d03f      	beq.n	8008b6a <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 8008aea:	4b25      	ldr	r3, [pc, #148]	@ (8008b80 <tcp_fasttmr+0xbc>)
 8008aec:	781a      	ldrb	r2, [r3, #0]
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	779a      	strb	r2, [r3, #30]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	8b5b      	ldrh	r3, [r3, #26]
 8008af6:	f003 0301 	and.w	r3, r3, #1
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d010      	beq.n	8008b20 <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	8b5b      	ldrh	r3, [r3, #26]
 8008b02:	f043 0302 	orr.w	r3, r3, #2
 8008b06:	b29a      	uxth	r2, r3
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	835a      	strh	r2, [r3, #26]
        tcp_output(pcb);
 8008b0c:	6878      	ldr	r0, [r7, #4]
 8008b0e:	f003 fac9 	bl	800c0a4 <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	8b5b      	ldrh	r3, [r3, #26]
 8008b16:	f023 0303 	bic.w	r3, r3, #3
 8008b1a:	b29a      	uxth	r2, r3
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	835a      	strh	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	8b5b      	ldrh	r3, [r3, #26]
 8008b24:	f003 0308 	and.w	r3, r3, #8
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	d009      	beq.n	8008b40 <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	8b5b      	ldrh	r3, [r3, #26]
 8008b30:	f023 0308 	bic.w	r3, r3, #8
 8008b34:	b29a      	uxth	r2, r3
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	835a      	strh	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 8008b3a:	6878      	ldr	r0, [r7, #4]
 8008b3c:	f7ff fa76 	bl	800802c <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	68db      	ldr	r3, [r3, #12]
 8008b44:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d00a      	beq.n	8008b64 <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 8008b4e:	4b0e      	ldr	r3, [pc, #56]	@ (8008b88 <tcp_fasttmr+0xc4>)
 8008b50:	2200      	movs	r2, #0
 8008b52:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 8008b54:	6878      	ldr	r0, [r7, #4]
 8008b56:	f000 f819 	bl	8008b8c <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 8008b5a:	4b0b      	ldr	r3, [pc, #44]	@ (8008b88 <tcp_fasttmr+0xc4>)
 8008b5c:	781b      	ldrb	r3, [r3, #0]
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	d000      	beq.n	8008b64 <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 8008b62:	e7b8      	b.n	8008ad6 <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 8008b64:	683b      	ldr	r3, [r7, #0]
 8008b66:	607b      	str	r3, [r7, #4]
 8008b68:	e002      	b.n	8008b70 <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	68db      	ldr	r3, [r3, #12]
 8008b6e:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d1b3      	bne.n	8008ade <tcp_fasttmr+0x1a>
    }
  }
}
 8008b76:	bf00      	nop
 8008b78:	bf00      	nop
 8008b7a:	3708      	adds	r7, #8
 8008b7c:	46bd      	mov	sp, r7
 8008b7e:	bd80      	pop	{r7, pc}
 8008b80:	200081ca 	.word	0x200081ca
 8008b84:	200081c0 	.word	0x200081c0
 8008b88:	200081c8 	.word	0x200081c8

08008b8c <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 8008b8c:	b590      	push	{r4, r7, lr}
 8008b8e:	b085      	sub	sp, #20
 8008b90:	af00      	add	r7, sp, #0
 8008b92:	6078      	str	r0, [r7, #4]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  struct pbuf *rest;
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	2b00      	cmp	r3, #0
 8008b98:	d109      	bne.n	8008bae <tcp_process_refused_data+0x22>
 8008b9a:	4b37      	ldr	r3, [pc, #220]	@ (8008c78 <tcp_process_refused_data+0xec>)
 8008b9c:	f240 6209 	movw	r2, #1545	@ 0x609
 8008ba0:	4936      	ldr	r1, [pc, #216]	@ (8008c7c <tcp_process_refused_data+0xf0>)
 8008ba2:	4837      	ldr	r0, [pc, #220]	@ (8008c80 <tcp_process_refused_data+0xf4>)
 8008ba4:	f007 f87c 	bl	800fca0 <iprintf>
 8008ba8:	f06f 030f 	mvn.w	r3, #15
 8008bac:	e060      	b.n	8008c70 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008bb2:	7b5b      	ldrb	r3, [r3, #13]
 8008bb4:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008bba:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	2200      	movs	r2, #0
 8008bc0:	679a      	str	r2, [r3, #120]	@ 0x78
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	d00b      	beq.n	8008be4 <tcp_process_refused_data+0x58>
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	6918      	ldr	r0, [r3, #16]
 8008bd6:	2300      	movs	r3, #0
 8008bd8:	68ba      	ldr	r2, [r7, #8]
 8008bda:	6879      	ldr	r1, [r7, #4]
 8008bdc:	47a0      	blx	r4
 8008bde:	4603      	mov	r3, r0
 8008be0:	73fb      	strb	r3, [r7, #15]
 8008be2:	e007      	b.n	8008bf4 <tcp_process_refused_data+0x68>
 8008be4:	2300      	movs	r3, #0
 8008be6:	68ba      	ldr	r2, [r7, #8]
 8008be8:	6879      	ldr	r1, [r7, #4]
 8008bea:	2000      	movs	r0, #0
 8008bec:	f000 f8a4 	bl	8008d38 <tcp_recv_null>
 8008bf0:	4603      	mov	r3, r0
 8008bf2:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 8008bf4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	d12a      	bne.n	8008c52 <tcp_process_refused_data+0xc6>
      /* did refused_data include a FIN? */
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 8008bfc:	7bbb      	ldrb	r3, [r7, #14]
 8008bfe:	f003 0320 	and.w	r3, r3, #32
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d033      	beq.n	8008c6e <tcp_process_refused_data+0xe2>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008c0a:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 8008c0e:	d005      	beq.n	8008c1c <tcp_process_refused_data+0x90>
          pcb->rcv_wnd++;
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008c14:	3301      	adds	r3, #1
 8008c16:	b29a      	uxth	r2, r3
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	851a      	strh	r2, [r3, #40]	@ 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	d00b      	beq.n	8008c3e <tcp_process_refused_data+0xb2>
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	6918      	ldr	r0, [r3, #16]
 8008c30:	2300      	movs	r3, #0
 8008c32:	2200      	movs	r2, #0
 8008c34:	6879      	ldr	r1, [r7, #4]
 8008c36:	47a0      	blx	r4
 8008c38:	4603      	mov	r3, r0
 8008c3a:	73fb      	strb	r3, [r7, #15]
 8008c3c:	e001      	b.n	8008c42 <tcp_process_refused_data+0xb6>
 8008c3e:	2300      	movs	r3, #0
 8008c40:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 8008c42:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008c46:	f113 0f0d 	cmn.w	r3, #13
 8008c4a:	d110      	bne.n	8008c6e <tcp_process_refused_data+0xe2>
          return ERR_ABRT;
 8008c4c:	f06f 030c 	mvn.w	r3, #12
 8008c50:	e00e      	b.n	8008c70 <tcp_process_refused_data+0xe4>
        }
      }
    } else if (err == ERR_ABRT) {
 8008c52:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008c56:	f113 0f0d 	cmn.w	r3, #13
 8008c5a:	d102      	bne.n	8008c62 <tcp_process_refused_data+0xd6>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 8008c5c:	f06f 030c 	mvn.w	r3, #12
 8008c60:	e006      	b.n	8008c70 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	68ba      	ldr	r2, [r7, #8]
 8008c66:	679a      	str	r2, [r3, #120]	@ 0x78
      return ERR_INPROGRESS;
 8008c68:	f06f 0304 	mvn.w	r3, #4
 8008c6c:	e000      	b.n	8008c70 <tcp_process_refused_data+0xe4>
    }
  }
  return ERR_OK;
 8008c6e:	2300      	movs	r3, #0
}
 8008c70:	4618      	mov	r0, r3
 8008c72:	3714      	adds	r7, #20
 8008c74:	46bd      	mov	sp, r7
 8008c76:	bd90      	pop	{r4, r7, pc}
 8008c78:	08011594 	.word	0x08011594
 8008c7c:	08011aa4 	.word	0x08011aa4
 8008c80:	080115d8 	.word	0x080115d8

08008c84 <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 8008c84:	b580      	push	{r7, lr}
 8008c86:	b084      	sub	sp, #16
 8008c88:	af00      	add	r7, sp, #0
 8008c8a:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 8008c8c:	e007      	b.n	8008c9e <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 8008c94:	6878      	ldr	r0, [r7, #4]
 8008c96:	f000 f80a 	bl	8008cae <tcp_seg_free>
    seg = next;
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	d1f4      	bne.n	8008c8e <tcp_segs_free+0xa>
  }
}
 8008ca4:	bf00      	nop
 8008ca6:	bf00      	nop
 8008ca8:	3710      	adds	r7, #16
 8008caa:	46bd      	mov	sp, r7
 8008cac:	bd80      	pop	{r7, pc}

08008cae <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 8008cae:	b580      	push	{r7, lr}
 8008cb0:	b082      	sub	sp, #8
 8008cb2:	af00      	add	r7, sp, #0
 8008cb4:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	d00c      	beq.n	8008cd6 <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	685b      	ldr	r3, [r3, #4]
 8008cc0:	2b00      	cmp	r3, #0
 8008cc2:	d004      	beq.n	8008cce <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	685b      	ldr	r3, [r3, #4]
 8008cc8:	4618      	mov	r0, r3
 8008cca:	f7fe fd7b 	bl	80077c4 <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 8008cce:	6879      	ldr	r1, [r7, #4]
 8008cd0:	2003      	movs	r0, #3
 8008cd2:	f7fd ff21 	bl	8006b18 <memp_free>
  }
}
 8008cd6:	bf00      	nop
 8008cd8:	3708      	adds	r7, #8
 8008cda:	46bd      	mov	sp, r7
 8008cdc:	bd80      	pop	{r7, pc}
	...

08008ce0 <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 8008ce0:	b580      	push	{r7, lr}
 8008ce2:	b084      	sub	sp, #16
 8008ce4:	af00      	add	r7, sp, #0
 8008ce6:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	2b00      	cmp	r3, #0
 8008cec:	d106      	bne.n	8008cfc <tcp_seg_copy+0x1c>
 8008cee:	4b0f      	ldr	r3, [pc, #60]	@ (8008d2c <tcp_seg_copy+0x4c>)
 8008cf0:	f240 6282 	movw	r2, #1666	@ 0x682
 8008cf4:	490e      	ldr	r1, [pc, #56]	@ (8008d30 <tcp_seg_copy+0x50>)
 8008cf6:	480f      	ldr	r0, [pc, #60]	@ (8008d34 <tcp_seg_copy+0x54>)
 8008cf8:	f006 ffd2 	bl	800fca0 <iprintf>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 8008cfc:	2003      	movs	r0, #3
 8008cfe:	f7fd fe9b 	bl	8006a38 <memp_malloc>
 8008d02:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 8008d04:	68fb      	ldr	r3, [r7, #12]
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	d101      	bne.n	8008d0e <tcp_seg_copy+0x2e>
    return NULL;
 8008d0a:	2300      	movs	r3, #0
 8008d0c:	e00a      	b.n	8008d24 <tcp_seg_copy+0x44>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 8008d0e:	2210      	movs	r2, #16
 8008d10:	6879      	ldr	r1, [r7, #4]
 8008d12:	68f8      	ldr	r0, [r7, #12]
 8008d14:	f007 f89f 	bl	800fe56 <memcpy>
  pbuf_ref(cseg->p);
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	685b      	ldr	r3, [r3, #4]
 8008d1c:	4618      	mov	r0, r3
 8008d1e:	f7fe fdf1 	bl	8007904 <pbuf_ref>
  return cseg;
 8008d22:	68fb      	ldr	r3, [r7, #12]
}
 8008d24:	4618      	mov	r0, r3
 8008d26:	3710      	adds	r7, #16
 8008d28:	46bd      	mov	sp, r7
 8008d2a:	bd80      	pop	{r7, pc}
 8008d2c:	08011594 	.word	0x08011594
 8008d30:	08011ae8 	.word	0x08011ae8
 8008d34:	080115d8 	.word	0x080115d8

08008d38 <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 8008d38:	b580      	push	{r7, lr}
 8008d3a:	b084      	sub	sp, #16
 8008d3c:	af00      	add	r7, sp, #0
 8008d3e:	60f8      	str	r0, [r7, #12]
 8008d40:	60b9      	str	r1, [r7, #8]
 8008d42:	607a      	str	r2, [r7, #4]
 8008d44:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);

  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 8008d46:	68bb      	ldr	r3, [r7, #8]
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	d109      	bne.n	8008d60 <tcp_recv_null+0x28>
 8008d4c:	4b12      	ldr	r3, [pc, #72]	@ (8008d98 <tcp_recv_null+0x60>)
 8008d4e:	f44f 62d3 	mov.w	r2, #1688	@ 0x698
 8008d52:	4912      	ldr	r1, [pc, #72]	@ (8008d9c <tcp_recv_null+0x64>)
 8008d54:	4812      	ldr	r0, [pc, #72]	@ (8008da0 <tcp_recv_null+0x68>)
 8008d56:	f006 ffa3 	bl	800fca0 <iprintf>
 8008d5a:	f06f 030f 	mvn.w	r3, #15
 8008d5e:	e016      	b.n	8008d8e <tcp_recv_null+0x56>

  if (p != NULL) {
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d009      	beq.n	8008d7a <tcp_recv_null+0x42>
    tcp_recved(pcb, p->tot_len);
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	891b      	ldrh	r3, [r3, #8]
 8008d6a:	4619      	mov	r1, r3
 8008d6c:	68b8      	ldr	r0, [r7, #8]
 8008d6e:	f7ff fb17 	bl	80083a0 <tcp_recved>
    pbuf_free(p);
 8008d72:	6878      	ldr	r0, [r7, #4]
 8008d74:	f7fe fd26 	bl	80077c4 <pbuf_free>
 8008d78:	e008      	b.n	8008d8c <tcp_recv_null+0x54>
  } else if (err == ERR_OK) {
 8008d7a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	d104      	bne.n	8008d8c <tcp_recv_null+0x54>
    return tcp_close(pcb);
 8008d82:	68b8      	ldr	r0, [r7, #8]
 8008d84:	f7ff f9bc 	bl	8008100 <tcp_close>
 8008d88:	4603      	mov	r3, r0
 8008d8a:	e000      	b.n	8008d8e <tcp_recv_null+0x56>
  }
  return ERR_OK;
 8008d8c:	2300      	movs	r3, #0
}
 8008d8e:	4618      	mov	r0, r3
 8008d90:	3710      	adds	r7, #16
 8008d92:	46bd      	mov	sp, r7
 8008d94:	bd80      	pop	{r7, pc}
 8008d96:	bf00      	nop
 8008d98:	08011594 	.word	0x08011594
 8008d9c:	08011b04 	.word	0x08011b04
 8008da0:	080115d8 	.word	0x080115d8

08008da4 <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 8008da4:	b580      	push	{r7, lr}
 8008da6:	b086      	sub	sp, #24
 8008da8:	af00      	add	r7, sp, #0
 8008daa:	4603      	mov	r3, r0
 8008dac:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 8008dae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	db01      	blt.n	8008dba <tcp_kill_prio+0x16>
 8008db6:	79fb      	ldrb	r3, [r7, #7]
 8008db8:	e000      	b.n	8008dbc <tcp_kill_prio+0x18>
 8008dba:	237f      	movs	r3, #127	@ 0x7f
 8008dbc:	72fb      	strb	r3, [r7, #11]

  /* We want to kill connections with a lower prio, so bail out if 
   * supplied prio is 0 - there can never be a lower prio
   */
  if (mprio == 0) {
 8008dbe:	7afb      	ldrb	r3, [r7, #11]
 8008dc0:	2b00      	cmp	r3, #0
 8008dc2:	d034      	beq.n	8008e2e <tcp_kill_prio+0x8a>
  /* We only want kill connections with a lower prio, so decrement prio by one 
   * and start searching for oldest connection with same or lower priority than mprio.
   * We want to find the connections with the lowest possible prio, and among
   * these the one with the longest inactivity time.
   */
  mprio--;
 8008dc4:	7afb      	ldrb	r3, [r7, #11]
 8008dc6:	3b01      	subs	r3, #1
 8008dc8:	72fb      	strb	r3, [r7, #11]

  inactivity = 0;
 8008dca:	2300      	movs	r3, #0
 8008dcc:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 8008dce:	2300      	movs	r3, #0
 8008dd0:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8008dd2:	4b19      	ldr	r3, [pc, #100]	@ (8008e38 <tcp_kill_prio+0x94>)
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	617b      	str	r3, [r7, #20]
 8008dd8:	e01f      	b.n	8008e1a <tcp_kill_prio+0x76>
        /* lower prio is always a kill candidate */
    if ((pcb->prio < mprio) ||
 8008dda:	697b      	ldr	r3, [r7, #20]
 8008ddc:	7d5b      	ldrb	r3, [r3, #21]
 8008dde:	7afa      	ldrb	r2, [r7, #11]
 8008de0:	429a      	cmp	r2, r3
 8008de2:	d80c      	bhi.n	8008dfe <tcp_kill_prio+0x5a>
        /* longer inactivity is also a kill candidate */
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 8008de4:	697b      	ldr	r3, [r7, #20]
 8008de6:	7d5b      	ldrb	r3, [r3, #21]
    if ((pcb->prio < mprio) ||
 8008de8:	7afa      	ldrb	r2, [r7, #11]
 8008dea:	429a      	cmp	r2, r3
 8008dec:	d112      	bne.n	8008e14 <tcp_kill_prio+0x70>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 8008dee:	4b13      	ldr	r3, [pc, #76]	@ (8008e3c <tcp_kill_prio+0x98>)
 8008df0:	681a      	ldr	r2, [r3, #0]
 8008df2:	697b      	ldr	r3, [r7, #20]
 8008df4:	6a1b      	ldr	r3, [r3, #32]
 8008df6:	1ad3      	subs	r3, r2, r3
 8008df8:	68fa      	ldr	r2, [r7, #12]
 8008dfa:	429a      	cmp	r2, r3
 8008dfc:	d80a      	bhi.n	8008e14 <tcp_kill_prio+0x70>
      inactivity = tcp_ticks - pcb->tmr;
 8008dfe:	4b0f      	ldr	r3, [pc, #60]	@ (8008e3c <tcp_kill_prio+0x98>)
 8008e00:	681a      	ldr	r2, [r3, #0]
 8008e02:	697b      	ldr	r3, [r7, #20]
 8008e04:	6a1b      	ldr	r3, [r3, #32]
 8008e06:	1ad3      	subs	r3, r2, r3
 8008e08:	60fb      	str	r3, [r7, #12]
      inactive   = pcb;
 8008e0a:	697b      	ldr	r3, [r7, #20]
 8008e0c:	613b      	str	r3, [r7, #16]
      mprio      = pcb->prio;
 8008e0e:	697b      	ldr	r3, [r7, #20]
 8008e10:	7d5b      	ldrb	r3, [r3, #21]
 8008e12:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8008e14:	697b      	ldr	r3, [r7, #20]
 8008e16:	68db      	ldr	r3, [r3, #12]
 8008e18:	617b      	str	r3, [r7, #20]
 8008e1a:	697b      	ldr	r3, [r7, #20]
 8008e1c:	2b00      	cmp	r3, #0
 8008e1e:	d1dc      	bne.n	8008dda <tcp_kill_prio+0x36>
    }
  }
  if (inactive != NULL) {
 8008e20:	693b      	ldr	r3, [r7, #16]
 8008e22:	2b00      	cmp	r3, #0
 8008e24:	d004      	beq.n	8008e30 <tcp_kill_prio+0x8c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 8008e26:	6938      	ldr	r0, [r7, #16]
 8008e28:	f7ff fa54 	bl	80082d4 <tcp_abort>
 8008e2c:	e000      	b.n	8008e30 <tcp_kill_prio+0x8c>
    return;
 8008e2e:	bf00      	nop
  }
}
 8008e30:	3718      	adds	r7, #24
 8008e32:	46bd      	mov	sp, r7
 8008e34:	bd80      	pop	{r7, pc}
 8008e36:	bf00      	nop
 8008e38:	200081c0 	.word	0x200081c0
 8008e3c:	200081b4 	.word	0x200081b4

08008e40 <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 8008e40:	b580      	push	{r7, lr}
 8008e42:	b086      	sub	sp, #24
 8008e44:	af00      	add	r7, sp, #0
 8008e46:	4603      	mov	r3, r0
 8008e48:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 8008e4a:	79fb      	ldrb	r3, [r7, #7]
 8008e4c:	2b08      	cmp	r3, #8
 8008e4e:	d009      	beq.n	8008e64 <tcp_kill_state+0x24>
 8008e50:	79fb      	ldrb	r3, [r7, #7]
 8008e52:	2b09      	cmp	r3, #9
 8008e54:	d006      	beq.n	8008e64 <tcp_kill_state+0x24>
 8008e56:	4b1a      	ldr	r3, [pc, #104]	@ (8008ec0 <tcp_kill_state+0x80>)
 8008e58:	f240 62dd 	movw	r2, #1757	@ 0x6dd
 8008e5c:	4919      	ldr	r1, [pc, #100]	@ (8008ec4 <tcp_kill_state+0x84>)
 8008e5e:	481a      	ldr	r0, [pc, #104]	@ (8008ec8 <tcp_kill_state+0x88>)
 8008e60:	f006 ff1e 	bl	800fca0 <iprintf>

  inactivity = 0;
 8008e64:	2300      	movs	r3, #0
 8008e66:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 8008e68:	2300      	movs	r3, #0
 8008e6a:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8008e6c:	4b17      	ldr	r3, [pc, #92]	@ (8008ecc <tcp_kill_state+0x8c>)
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	617b      	str	r3, [r7, #20]
 8008e72:	e017      	b.n	8008ea4 <tcp_kill_state+0x64>
    if (pcb->state == state) {
 8008e74:	697b      	ldr	r3, [r7, #20]
 8008e76:	7d1b      	ldrb	r3, [r3, #20]
 8008e78:	79fa      	ldrb	r2, [r7, #7]
 8008e7a:	429a      	cmp	r2, r3
 8008e7c:	d10f      	bne.n	8008e9e <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8008e7e:	4b14      	ldr	r3, [pc, #80]	@ (8008ed0 <tcp_kill_state+0x90>)
 8008e80:	681a      	ldr	r2, [r3, #0]
 8008e82:	697b      	ldr	r3, [r7, #20]
 8008e84:	6a1b      	ldr	r3, [r3, #32]
 8008e86:	1ad3      	subs	r3, r2, r3
 8008e88:	68fa      	ldr	r2, [r7, #12]
 8008e8a:	429a      	cmp	r2, r3
 8008e8c:	d807      	bhi.n	8008e9e <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 8008e8e:	4b10      	ldr	r3, [pc, #64]	@ (8008ed0 <tcp_kill_state+0x90>)
 8008e90:	681a      	ldr	r2, [r3, #0]
 8008e92:	697b      	ldr	r3, [r7, #20]
 8008e94:	6a1b      	ldr	r3, [r3, #32]
 8008e96:	1ad3      	subs	r3, r2, r3
 8008e98:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 8008e9a:	697b      	ldr	r3, [r7, #20]
 8008e9c:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8008e9e:	697b      	ldr	r3, [r7, #20]
 8008ea0:	68db      	ldr	r3, [r3, #12]
 8008ea2:	617b      	str	r3, [r7, #20]
 8008ea4:	697b      	ldr	r3, [r7, #20]
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	d1e4      	bne.n	8008e74 <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 8008eaa:	693b      	ldr	r3, [r7, #16]
 8008eac:	2b00      	cmp	r3, #0
 8008eae:	d003      	beq.n	8008eb8 <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
                            tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 8008eb0:	2100      	movs	r1, #0
 8008eb2:	6938      	ldr	r0, [r7, #16]
 8008eb4:	f7ff f950 	bl	8008158 <tcp_abandon>
  }
}
 8008eb8:	bf00      	nop
 8008eba:	3718      	adds	r7, #24
 8008ebc:	46bd      	mov	sp, r7
 8008ebe:	bd80      	pop	{r7, pc}
 8008ec0:	08011594 	.word	0x08011594
 8008ec4:	08011b20 	.word	0x08011b20
 8008ec8:	080115d8 	.word	0x080115d8
 8008ecc:	200081c0 	.word	0x200081c0
 8008ed0:	200081b4 	.word	0x200081b4

08008ed4 <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 8008ed4:	b580      	push	{r7, lr}
 8008ed6:	b084      	sub	sp, #16
 8008ed8:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 8008eda:	2300      	movs	r3, #0
 8008edc:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 8008ede:	2300      	movs	r3, #0
 8008ee0:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8008ee2:	4b12      	ldr	r3, [pc, #72]	@ (8008f2c <tcp_kill_timewait+0x58>)
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	60fb      	str	r3, [r7, #12]
 8008ee8:	e012      	b.n	8008f10 <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8008eea:	4b11      	ldr	r3, [pc, #68]	@ (8008f30 <tcp_kill_timewait+0x5c>)
 8008eec:	681a      	ldr	r2, [r3, #0]
 8008eee:	68fb      	ldr	r3, [r7, #12]
 8008ef0:	6a1b      	ldr	r3, [r3, #32]
 8008ef2:	1ad3      	subs	r3, r2, r3
 8008ef4:	687a      	ldr	r2, [r7, #4]
 8008ef6:	429a      	cmp	r2, r3
 8008ef8:	d807      	bhi.n	8008f0a <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 8008efa:	4b0d      	ldr	r3, [pc, #52]	@ (8008f30 <tcp_kill_timewait+0x5c>)
 8008efc:	681a      	ldr	r2, [r3, #0]
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	6a1b      	ldr	r3, [r3, #32]
 8008f02:	1ad3      	subs	r3, r2, r3
 8008f04:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 8008f06:	68fb      	ldr	r3, [r7, #12]
 8008f08:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8008f0a:	68fb      	ldr	r3, [r7, #12]
 8008f0c:	68db      	ldr	r3, [r3, #12]
 8008f0e:	60fb      	str	r3, [r7, #12]
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	2b00      	cmp	r3, #0
 8008f14:	d1e9      	bne.n	8008eea <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 8008f16:	68bb      	ldr	r3, [r7, #8]
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	d002      	beq.n	8008f22 <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 8008f1c:	68b8      	ldr	r0, [r7, #8]
 8008f1e:	f7ff f9d9 	bl	80082d4 <tcp_abort>
  }
}
 8008f22:	bf00      	nop
 8008f24:	3710      	adds	r7, #16
 8008f26:	46bd      	mov	sp, r7
 8008f28:	bd80      	pop	{r7, pc}
 8008f2a:	bf00      	nop
 8008f2c:	200081c4 	.word	0x200081c4
 8008f30:	200081b4 	.word	0x200081b4

08008f34 <tcp_handle_closepend>:
 * now send the FIN (which failed before), the pcb might be in a state that is
 * OK for us to now free it.
 */
static void
tcp_handle_closepend(void)
{
 8008f34:	b580      	push	{r7, lr}
 8008f36:	b082      	sub	sp, #8
 8008f38:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb = tcp_active_pcbs;
 8008f3a:	4b10      	ldr	r3, [pc, #64]	@ (8008f7c <tcp_handle_closepend+0x48>)
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 8008f40:	e014      	b.n	8008f6c <tcp_handle_closepend+0x38>
    struct tcp_pcb *next = pcb->next;
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	68db      	ldr	r3, [r3, #12]
 8008f46:	603b      	str	r3, [r7, #0]
    /* send pending FIN */
    if (pcb->flags & TF_CLOSEPEND) {
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	8b5b      	ldrh	r3, [r3, #26]
 8008f4c:	f003 0308 	and.w	r3, r3, #8
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	d009      	beq.n	8008f68 <tcp_handle_closepend+0x34>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_handle_closepend: pending FIN\n"));
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	8b5b      	ldrh	r3, [r3, #26]
 8008f58:	f023 0308 	bic.w	r3, r3, #8
 8008f5c:	b29a      	uxth	r2, r3
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	835a      	strh	r2, [r3, #26]
      tcp_close_shutdown_fin(pcb);
 8008f62:	6878      	ldr	r0, [r7, #4]
 8008f64:	f7ff f862 	bl	800802c <tcp_close_shutdown_fin>
    }
    pcb = next;
 8008f68:	683b      	ldr	r3, [r7, #0]
 8008f6a:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	d1e7      	bne.n	8008f42 <tcp_handle_closepend+0xe>
  }
}
 8008f72:	bf00      	nop
 8008f74:	bf00      	nop
 8008f76:	3708      	adds	r7, #8
 8008f78:	46bd      	mov	sp, r7
 8008f7a:	bd80      	pop	{r7, pc}
 8008f7c:	200081c0 	.word	0x200081c0

08008f80 <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 8008f80:	b580      	push	{r7, lr}
 8008f82:	b084      	sub	sp, #16
 8008f84:	af00      	add	r7, sp, #0
 8008f86:	4603      	mov	r3, r0
 8008f88:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8008f8a:	2001      	movs	r0, #1
 8008f8c:	f7fd fd54 	bl	8006a38 <memp_malloc>
 8008f90:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 8008f92:	68fb      	ldr	r3, [r7, #12]
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	d126      	bne.n	8008fe6 <tcp_alloc+0x66>
    /* Try to send FIN for all pcbs stuck in TF_CLOSEPEND first */
    tcp_handle_closepend();
 8008f98:	f7ff ffcc 	bl	8008f34 <tcp_handle_closepend>

    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 8008f9c:	f7ff ff9a 	bl	8008ed4 <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8008fa0:	2001      	movs	r0, #1
 8008fa2:	f7fd fd49 	bl	8006a38 <memp_malloc>
 8008fa6:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	2b00      	cmp	r3, #0
 8008fac:	d11b      	bne.n	8008fe6 <tcp_alloc+0x66>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 8008fae:	2009      	movs	r0, #9
 8008fb0:	f7ff ff46 	bl	8008e40 <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8008fb4:	2001      	movs	r0, #1
 8008fb6:	f7fd fd3f 	bl	8006a38 <memp_malloc>
 8008fba:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	2b00      	cmp	r3, #0
 8008fc0:	d111      	bne.n	8008fe6 <tcp_alloc+0x66>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 8008fc2:	2008      	movs	r0, #8
 8008fc4:	f7ff ff3c 	bl	8008e40 <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8008fc8:	2001      	movs	r0, #1
 8008fca:	f7fd fd35 	bl	8006a38 <memp_malloc>
 8008fce:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 8008fd0:	68fb      	ldr	r3, [r7, #12]
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d107      	bne.n	8008fe6 <tcp_alloc+0x66>
          /* Try killing oldest active connection with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing oldest connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 8008fd6:	79fb      	ldrb	r3, [r7, #7]
 8008fd8:	4618      	mov	r0, r3
 8008fda:	f7ff fee3 	bl	8008da4 <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8008fde:	2001      	movs	r0, #1
 8008fe0:	f7fd fd2a 	bl	8006a38 <memp_malloc>
 8008fe4:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	d03f      	beq.n	800906c <tcp_alloc+0xec>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 8008fec:	229c      	movs	r2, #156	@ 0x9c
 8008fee:	2100      	movs	r1, #0
 8008ff0:	68f8      	ldr	r0, [r7, #12]
 8008ff2:	f006 feba 	bl	800fd6a <memset>
    pcb->prio = prio;
 8008ff6:	68fb      	ldr	r3, [r7, #12]
 8008ff8:	79fa      	ldrb	r2, [r7, #7]
 8008ffa:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	f44f 6286 	mov.w	r2, #1072	@ 0x430
 8009002:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 8009006:	68fb      	ldr	r3, [r7, #12]
 8009008:	f44f 6206 	mov.w	r2, #2144	@ 0x860
 800900c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	851a      	strh	r2, [r3, #40]	@ 0x28
    pcb->ttl = TCP_TTL;
 8009016:	68fb      	ldr	r3, [r7, #12]
 8009018:	22ff      	movs	r2, #255	@ 0xff
 800901a:	72da      	strb	r2, [r3, #11]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 800901c:	68fb      	ldr	r3, [r7, #12]
 800901e:	f44f 7206 	mov.w	r2, #536	@ 0x218
 8009022:	865a      	strh	r2, [r3, #50]	@ 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	2206      	movs	r2, #6
 8009028:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 800902c:	68fb      	ldr	r3, [r7, #12]
 800902e:	2206      	movs	r2, #6
 8009030:	87da      	strh	r2, [r3, #62]	@ 0x3e
    pcb->rtime = -1;
 8009032:	68fb      	ldr	r3, [r7, #12]
 8009034:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009038:	861a      	strh	r2, [r3, #48]	@ 0x30
    pcb->cwnd = 1;
 800903a:	68fb      	ldr	r3, [r7, #12]
 800903c:	2201      	movs	r2, #1
 800903e:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
    pcb->tmr = tcp_ticks;
 8009042:	4b0d      	ldr	r3, [pc, #52]	@ (8009078 <tcp_alloc+0xf8>)
 8009044:	681a      	ldr	r2, [r3, #0]
 8009046:	68fb      	ldr	r3, [r7, #12]
 8009048:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 800904a:	4b0c      	ldr	r3, [pc, #48]	@ (800907c <tcp_alloc+0xfc>)
 800904c:	781a      	ldrb	r2, [r3, #0]
 800904e:	68fb      	ldr	r3, [r7, #12]
 8009050:	779a      	strb	r2, [r3, #30]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 8009052:	68fb      	ldr	r3, [r7, #12]
 8009054:	f44f 6286 	mov.w	r2, #1072	@ 0x430
 8009058:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	4a08      	ldr	r2, [pc, #32]	@ (8009080 <tcp_alloc+0x100>)
 8009060:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	4a07      	ldr	r2, [pc, #28]	@ (8009084 <tcp_alloc+0x104>)
 8009068:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 800906c:	68fb      	ldr	r3, [r7, #12]
}
 800906e:	4618      	mov	r0, r3
 8009070:	3710      	adds	r7, #16
 8009072:	46bd      	mov	sp, r7
 8009074:	bd80      	pop	{r7, pc}
 8009076:	bf00      	nop
 8009078:	200081b4 	.word	0x200081b4
 800907c:	200081ca 	.word	0x200081ca
 8009080:	08008d39 	.word	0x08008d39
 8009084:	006ddd00 	.word	0x006ddd00

08009088 <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 8009088:	b580      	push	{r7, lr}
 800908a:	b082      	sub	sp, #8
 800908c:	af00      	add	r7, sp, #0
 800908e:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	2b00      	cmp	r3, #0
 8009094:	d107      	bne.n	80090a6 <tcp_pcb_purge+0x1e>
 8009096:	4b21      	ldr	r3, [pc, #132]	@ (800911c <tcp_pcb_purge+0x94>)
 8009098:	f640 0251 	movw	r2, #2129	@ 0x851
 800909c:	4920      	ldr	r1, [pc, #128]	@ (8009120 <tcp_pcb_purge+0x98>)
 800909e:	4821      	ldr	r0, [pc, #132]	@ (8009124 <tcp_pcb_purge+0x9c>)
 80090a0:	f006 fdfe 	bl	800fca0 <iprintf>
 80090a4:	e037      	b.n	8009116 <tcp_pcb_purge+0x8e>

  if (pcb->state != CLOSED &&
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	7d1b      	ldrb	r3, [r3, #20]
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d033      	beq.n	8009116 <tcp_pcb_purge+0x8e>
      pcb->state != TIME_WAIT &&
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 80090b2:	2b0a      	cmp	r3, #10
 80090b4:	d02f      	beq.n	8009116 <tcp_pcb_purge+0x8e>
      pcb->state != LISTEN) {
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	7d1b      	ldrb	r3, [r3, #20]
      pcb->state != TIME_WAIT &&
 80090ba:	2b01      	cmp	r3, #1
 80090bc:	d02b      	beq.n	8009116 <tcp_pcb_purge+0x8e>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80090c2:	2b00      	cmp	r3, #0
 80090c4:	d007      	beq.n	80090d6 <tcp_pcb_purge+0x4e>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80090ca:	4618      	mov	r0, r3
 80090cc:	f7fe fb7a 	bl	80077c4 <pbuf_free>
      pcb->refused_data = NULL;
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	2200      	movs	r2, #0
 80090d4:	679a      	str	r2, [r3, #120]	@ 0x78
    }
    if (pcb->unacked != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->unacked\n"));
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80090da:	2b00      	cmp	r3, #0
 80090dc:	d002      	beq.n	80090e4 <tcp_pcb_purge+0x5c>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
      tcp_free_ooseq(pcb);
 80090de:	6878      	ldr	r0, [r7, #4]
 80090e0:	f000 f986 	bl	80093f0 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80090ea:	861a      	strh	r2, [r3, #48]	@ 0x30

    tcp_segs_free(pcb->unsent);
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80090f0:	4618      	mov	r0, r3
 80090f2:	f7ff fdc7 	bl	8008c84 <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80090fa:	4618      	mov	r0, r3
 80090fc:	f7ff fdc2 	bl	8008c84 <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	2200      	movs	r2, #0
 8009104:	66da      	str	r2, [r3, #108]	@ 0x6c
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	671a      	str	r2, [r3, #112]	@ 0x70
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	2200      	movs	r2, #0
 8009112:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* TCP_OVERSIZE */
  }
}
 8009116:	3708      	adds	r7, #8
 8009118:	46bd      	mov	sp, r7
 800911a:	bd80      	pop	{r7, pc}
 800911c:	08011594 	.word	0x08011594
 8009120:	08011be0 	.word	0x08011be0
 8009124:	080115d8 	.word	0x080115d8

08009128 <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 8009128:	b580      	push	{r7, lr}
 800912a:	b084      	sub	sp, #16
 800912c:	af00      	add	r7, sp, #0
 800912e:	6078      	str	r0, [r7, #4]
 8009130:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 8009132:	683b      	ldr	r3, [r7, #0]
 8009134:	2b00      	cmp	r3, #0
 8009136:	d106      	bne.n	8009146 <tcp_pcb_remove+0x1e>
 8009138:	4b3e      	ldr	r3, [pc, #248]	@ (8009234 <tcp_pcb_remove+0x10c>)
 800913a:	f640 0283 	movw	r2, #2179	@ 0x883
 800913e:	493e      	ldr	r1, [pc, #248]	@ (8009238 <tcp_pcb_remove+0x110>)
 8009140:	483e      	ldr	r0, [pc, #248]	@ (800923c <tcp_pcb_remove+0x114>)
 8009142:	f006 fdad 	bl	800fca0 <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	2b00      	cmp	r3, #0
 800914a:	d106      	bne.n	800915a <tcp_pcb_remove+0x32>
 800914c:	4b39      	ldr	r3, [pc, #228]	@ (8009234 <tcp_pcb_remove+0x10c>)
 800914e:	f640 0284 	movw	r2, #2180	@ 0x884
 8009152:	493b      	ldr	r1, [pc, #236]	@ (8009240 <tcp_pcb_remove+0x118>)
 8009154:	4839      	ldr	r0, [pc, #228]	@ (800923c <tcp_pcb_remove+0x114>)
 8009156:	f006 fda3 	bl	800fca0 <iprintf>

  TCP_RMV(pcblist, pcb);
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	683a      	ldr	r2, [r7, #0]
 8009160:	429a      	cmp	r2, r3
 8009162:	d105      	bne.n	8009170 <tcp_pcb_remove+0x48>
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	68da      	ldr	r2, [r3, #12]
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	601a      	str	r2, [r3, #0]
 800916e:	e013      	b.n	8009198 <tcp_pcb_remove+0x70>
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	60fb      	str	r3, [r7, #12]
 8009176:	e00c      	b.n	8009192 <tcp_pcb_remove+0x6a>
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	68db      	ldr	r3, [r3, #12]
 800917c:	683a      	ldr	r2, [r7, #0]
 800917e:	429a      	cmp	r2, r3
 8009180:	d104      	bne.n	800918c <tcp_pcb_remove+0x64>
 8009182:	683b      	ldr	r3, [r7, #0]
 8009184:	68da      	ldr	r2, [r3, #12]
 8009186:	68fb      	ldr	r3, [r7, #12]
 8009188:	60da      	str	r2, [r3, #12]
 800918a:	e005      	b.n	8009198 <tcp_pcb_remove+0x70>
 800918c:	68fb      	ldr	r3, [r7, #12]
 800918e:	68db      	ldr	r3, [r3, #12]
 8009190:	60fb      	str	r3, [r7, #12]
 8009192:	68fb      	ldr	r3, [r7, #12]
 8009194:	2b00      	cmp	r3, #0
 8009196:	d1ef      	bne.n	8009178 <tcp_pcb_remove+0x50>
 8009198:	683b      	ldr	r3, [r7, #0]
 800919a:	2200      	movs	r2, #0
 800919c:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 800919e:	6838      	ldr	r0, [r7, #0]
 80091a0:	f7ff ff72 	bl	8009088 <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if ((pcb->state != TIME_WAIT) &&
 80091a4:	683b      	ldr	r3, [r7, #0]
 80091a6:	7d1b      	ldrb	r3, [r3, #20]
 80091a8:	2b0a      	cmp	r3, #10
 80091aa:	d013      	beq.n	80091d4 <tcp_pcb_remove+0xac>
      (pcb->state != LISTEN) &&
 80091ac:	683b      	ldr	r3, [r7, #0]
 80091ae:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != TIME_WAIT) &&
 80091b0:	2b01      	cmp	r3, #1
 80091b2:	d00f      	beq.n	80091d4 <tcp_pcb_remove+0xac>
      (pcb->flags & TF_ACK_DELAY)) {
 80091b4:	683b      	ldr	r3, [r7, #0]
 80091b6:	8b5b      	ldrh	r3, [r3, #26]
 80091b8:	f003 0301 	and.w	r3, r3, #1
      (pcb->state != LISTEN) &&
 80091bc:	2b00      	cmp	r3, #0
 80091be:	d009      	beq.n	80091d4 <tcp_pcb_remove+0xac>
    tcp_ack_now(pcb);
 80091c0:	683b      	ldr	r3, [r7, #0]
 80091c2:	8b5b      	ldrh	r3, [r3, #26]
 80091c4:	f043 0302 	orr.w	r3, r3, #2
 80091c8:	b29a      	uxth	r2, r3
 80091ca:	683b      	ldr	r3, [r7, #0]
 80091cc:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 80091ce:	6838      	ldr	r0, [r7, #0]
 80091d0:	f002 ff68 	bl	800c0a4 <tcp_output>
  }

  if (pcb->state != LISTEN) {
 80091d4:	683b      	ldr	r3, [r7, #0]
 80091d6:	7d1b      	ldrb	r3, [r3, #20]
 80091d8:	2b01      	cmp	r3, #1
 80091da:	d020      	beq.n	800921e <tcp_pcb_remove+0xf6>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 80091dc:	683b      	ldr	r3, [r7, #0]
 80091de:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80091e0:	2b00      	cmp	r3, #0
 80091e2:	d006      	beq.n	80091f2 <tcp_pcb_remove+0xca>
 80091e4:	4b13      	ldr	r3, [pc, #76]	@ (8009234 <tcp_pcb_remove+0x10c>)
 80091e6:	f640 0293 	movw	r2, #2195	@ 0x893
 80091ea:	4916      	ldr	r1, [pc, #88]	@ (8009244 <tcp_pcb_remove+0x11c>)
 80091ec:	4813      	ldr	r0, [pc, #76]	@ (800923c <tcp_pcb_remove+0x114>)
 80091ee:	f006 fd57 	bl	800fca0 <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 80091f2:	683b      	ldr	r3, [r7, #0]
 80091f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80091f6:	2b00      	cmp	r3, #0
 80091f8:	d006      	beq.n	8009208 <tcp_pcb_remove+0xe0>
 80091fa:	4b0e      	ldr	r3, [pc, #56]	@ (8009234 <tcp_pcb_remove+0x10c>)
 80091fc:	f640 0294 	movw	r2, #2196	@ 0x894
 8009200:	4911      	ldr	r1, [pc, #68]	@ (8009248 <tcp_pcb_remove+0x120>)
 8009202:	480e      	ldr	r0, [pc, #56]	@ (800923c <tcp_pcb_remove+0x114>)
 8009204:	f006 fd4c 	bl	800fca0 <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 8009208:	683b      	ldr	r3, [r7, #0]
 800920a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800920c:	2b00      	cmp	r3, #0
 800920e:	d006      	beq.n	800921e <tcp_pcb_remove+0xf6>
 8009210:	4b08      	ldr	r3, [pc, #32]	@ (8009234 <tcp_pcb_remove+0x10c>)
 8009212:	f640 0296 	movw	r2, #2198	@ 0x896
 8009216:	490d      	ldr	r1, [pc, #52]	@ (800924c <tcp_pcb_remove+0x124>)
 8009218:	4808      	ldr	r0, [pc, #32]	@ (800923c <tcp_pcb_remove+0x114>)
 800921a:	f006 fd41 	bl	800fca0 <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 800921e:	683b      	ldr	r3, [r7, #0]
 8009220:	2200      	movs	r2, #0
 8009222:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 8009224:	683b      	ldr	r3, [r7, #0]
 8009226:	2200      	movs	r2, #0
 8009228:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 800922a:	bf00      	nop
 800922c:	3710      	adds	r7, #16
 800922e:	46bd      	mov	sp, r7
 8009230:	bd80      	pop	{r7, pc}
 8009232:	bf00      	nop
 8009234:	08011594 	.word	0x08011594
 8009238:	08011bfc 	.word	0x08011bfc
 800923c:	080115d8 	.word	0x080115d8
 8009240:	08011c18 	.word	0x08011c18
 8009244:	08011c38 	.word	0x08011c38
 8009248:	08011c50 	.word	0x08011c50
 800924c:	08011c6c 	.word	0x08011c6c

08009250 <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 8009250:	b580      	push	{r7, lr}
 8009252:	b082      	sub	sp, #8
 8009254:	af00      	add	r7, sp, #0
 8009256:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  return LWIP_HOOK_TCP_ISN(&pcb->local_ip, pcb->local_port, &pcb->remote_ip, pcb->remote_port);
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	2b00      	cmp	r3, #0
 800925c:	d106      	bne.n	800926c <tcp_next_iss+0x1c>
 800925e:	4b0a      	ldr	r3, [pc, #40]	@ (8009288 <tcp_next_iss+0x38>)
 8009260:	f640 02af 	movw	r2, #2223	@ 0x8af
 8009264:	4909      	ldr	r1, [pc, #36]	@ (800928c <tcp_next_iss+0x3c>)
 8009266:	480a      	ldr	r0, [pc, #40]	@ (8009290 <tcp_next_iss+0x40>)
 8009268:	f006 fd1a 	bl	800fca0 <iprintf>
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 800926c:	4b09      	ldr	r3, [pc, #36]	@ (8009294 <tcp_next_iss+0x44>)
 800926e:	681a      	ldr	r2, [r3, #0]
 8009270:	4b09      	ldr	r3, [pc, #36]	@ (8009298 <tcp_next_iss+0x48>)
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	4413      	add	r3, r2
 8009276:	4a07      	ldr	r2, [pc, #28]	@ (8009294 <tcp_next_iss+0x44>)
 8009278:	6013      	str	r3, [r2, #0]
  return iss;
 800927a:	4b06      	ldr	r3, [pc, #24]	@ (8009294 <tcp_next_iss+0x44>)
 800927c:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 800927e:	4618      	mov	r0, r3
 8009280:	3708      	adds	r7, #8
 8009282:	46bd      	mov	sp, r7
 8009284:	bd80      	pop	{r7, pc}
 8009286:	bf00      	nop
 8009288:	08011594 	.word	0x08011594
 800928c:	08011c84 	.word	0x08011c84
 8009290:	080115d8 	.word	0x080115d8
 8009294:	20000024 	.word	0x20000024
 8009298:	200081b4 	.word	0x200081b4

0800929c <tcp_eff_send_mss_netif>:
 * by calculating the minimum of TCP_MSS and the mtu (if set) of the target
 * netif (if not NULL).
 */
u16_t
tcp_eff_send_mss_netif(u16_t sendmss, struct netif *outif, const ip_addr_t *dest)
{
 800929c:	b580      	push	{r7, lr}
 800929e:	b086      	sub	sp, #24
 80092a0:	af00      	add	r7, sp, #0
 80092a2:	4603      	mov	r3, r0
 80092a4:	60b9      	str	r1, [r7, #8]
 80092a6:	607a      	str	r2, [r7, #4]
 80092a8:	81fb      	strh	r3, [r7, #14]
  u16_t mss_s;
  u16_t mtu;

  LWIP_UNUSED_ARG(dest); /* in case IPv6 is disabled */

  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	2b00      	cmp	r3, #0
 80092ae:	d106      	bne.n	80092be <tcp_eff_send_mss_netif+0x22>
 80092b0:	4b14      	ldr	r3, [pc, #80]	@ (8009304 <tcp_eff_send_mss_netif+0x68>)
 80092b2:	f640 02c5 	movw	r2, #2245	@ 0x8c5
 80092b6:	4914      	ldr	r1, [pc, #80]	@ (8009308 <tcp_eff_send_mss_netif+0x6c>)
 80092b8:	4814      	ldr	r0, [pc, #80]	@ (800930c <tcp_eff_send_mss_netif+0x70>)
 80092ba:	f006 fcf1 	bl	800fca0 <iprintf>
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 80092be:	68bb      	ldr	r3, [r7, #8]
 80092c0:	2b00      	cmp	r3, #0
 80092c2:	d101      	bne.n	80092c8 <tcp_eff_send_mss_netif+0x2c>
      return sendmss;
 80092c4:	89fb      	ldrh	r3, [r7, #14]
 80092c6:	e019      	b.n	80092fc <tcp_eff_send_mss_netif+0x60>
    }
    mtu = outif->mtu;
 80092c8:	68bb      	ldr	r3, [r7, #8]
 80092ca:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80092cc:	82fb      	strh	r3, [r7, #22]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 80092ce:	8afb      	ldrh	r3, [r7, #22]
 80092d0:	2b00      	cmp	r3, #0
 80092d2:	d012      	beq.n	80092fa <tcp_eff_send_mss_netif+0x5e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
 80092d4:	2328      	movs	r3, #40	@ 0x28
 80092d6:	82bb      	strh	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 80092d8:	8afa      	ldrh	r2, [r7, #22]
 80092da:	8abb      	ldrh	r3, [r7, #20]
 80092dc:	429a      	cmp	r2, r3
 80092de:	d904      	bls.n	80092ea <tcp_eff_send_mss_netif+0x4e>
 80092e0:	8afa      	ldrh	r2, [r7, #22]
 80092e2:	8abb      	ldrh	r3, [r7, #20]
 80092e4:	1ad3      	subs	r3, r2, r3
 80092e6:	b29b      	uxth	r3, r3
 80092e8:	e000      	b.n	80092ec <tcp_eff_send_mss_netif+0x50>
 80092ea:	2300      	movs	r3, #0
 80092ec:	827b      	strh	r3, [r7, #18]
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 80092ee:	8a7a      	ldrh	r2, [r7, #18]
 80092f0:	89fb      	ldrh	r3, [r7, #14]
 80092f2:	4293      	cmp	r3, r2
 80092f4:	bf28      	it	cs
 80092f6:	4613      	movcs	r3, r2
 80092f8:	81fb      	strh	r3, [r7, #14]
  }
  return sendmss;
 80092fa:	89fb      	ldrh	r3, [r7, #14]
}
 80092fc:	4618      	mov	r0, r3
 80092fe:	3718      	adds	r7, #24
 8009300:	46bd      	mov	sp, r7
 8009302:	bd80      	pop	{r7, pc}
 8009304:	08011594 	.word	0x08011594
 8009308:	08011ca0 	.word	0x08011ca0
 800930c:	080115d8 	.word	0x080115d8

08009310 <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t *old_addr, struct tcp_pcb *pcb_list)
{
 8009310:	b580      	push	{r7, lr}
 8009312:	b084      	sub	sp, #16
 8009314:	af00      	add	r7, sp, #0
 8009316:	6078      	str	r0, [r7, #4]
 8009318:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 800931a:	683b      	ldr	r3, [r7, #0]
 800931c:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	2b00      	cmp	r3, #0
 8009322:	d119      	bne.n	8009358 <tcp_netif_ip_addr_changed_pcblist+0x48>
 8009324:	4b10      	ldr	r3, [pc, #64]	@ (8009368 <tcp_netif_ip_addr_changed_pcblist+0x58>)
 8009326:	f44f 6210 	mov.w	r2, #2304	@ 0x900
 800932a:	4910      	ldr	r1, [pc, #64]	@ (800936c <tcp_netif_ip_addr_changed_pcblist+0x5c>)
 800932c:	4810      	ldr	r0, [pc, #64]	@ (8009370 <tcp_netif_ip_addr_changed_pcblist+0x60>)
 800932e:	f006 fcb7 	bl	800fca0 <iprintf>

  while (pcb != NULL) {
 8009332:	e011      	b.n	8009358 <tcp_netif_ip_addr_changed_pcblist+0x48>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 8009334:	68fb      	ldr	r3, [r7, #12]
 8009336:	681a      	ldr	r2, [r3, #0]
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	429a      	cmp	r2, r3
 800933e:	d108      	bne.n	8009352 <tcp_netif_ip_addr_changed_pcblist+0x42>
        /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
        && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
       ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	68db      	ldr	r3, [r3, #12]
 8009344:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 8009346:	68f8      	ldr	r0, [r7, #12]
 8009348:	f7fe ffc4 	bl	80082d4 <tcp_abort>
      pcb = next;
 800934c:	68bb      	ldr	r3, [r7, #8]
 800934e:	60fb      	str	r3, [r7, #12]
 8009350:	e002      	b.n	8009358 <tcp_netif_ip_addr_changed_pcblist+0x48>
    } else {
      pcb = pcb->next;
 8009352:	68fb      	ldr	r3, [r7, #12]
 8009354:	68db      	ldr	r3, [r3, #12]
 8009356:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 8009358:	68fb      	ldr	r3, [r7, #12]
 800935a:	2b00      	cmp	r3, #0
 800935c:	d1ea      	bne.n	8009334 <tcp_netif_ip_addr_changed_pcblist+0x24>
    }
  }
}
 800935e:	bf00      	nop
 8009360:	bf00      	nop
 8009362:	3710      	adds	r7, #16
 8009364:	46bd      	mov	sp, r7
 8009366:	bd80      	pop	{r7, pc}
 8009368:	08011594 	.word	0x08011594
 800936c:	08011cc8 	.word	0x08011cc8
 8009370:	080115d8 	.word	0x080115d8

08009374 <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8009374:	b580      	push	{r7, lr}
 8009376:	b084      	sub	sp, #16
 8009378:	af00      	add	r7, sp, #0
 800937a:	6078      	str	r0, [r7, #4]
 800937c:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb;

  if (!ip_addr_isany(old_addr)) {
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	2b00      	cmp	r3, #0
 8009382:	d02a      	beq.n	80093da <tcp_netif_ip_addr_changed+0x66>
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	681b      	ldr	r3, [r3, #0]
 8009388:	2b00      	cmp	r3, #0
 800938a:	d026      	beq.n	80093da <tcp_netif_ip_addr_changed+0x66>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 800938c:	4b15      	ldr	r3, [pc, #84]	@ (80093e4 <tcp_netif_ip_addr_changed+0x70>)
 800938e:	681b      	ldr	r3, [r3, #0]
 8009390:	4619      	mov	r1, r3
 8009392:	6878      	ldr	r0, [r7, #4]
 8009394:	f7ff ffbc 	bl	8009310 <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 8009398:	4b13      	ldr	r3, [pc, #76]	@ (80093e8 <tcp_netif_ip_addr_changed+0x74>)
 800939a:	681b      	ldr	r3, [r3, #0]
 800939c:	4619      	mov	r1, r3
 800939e:	6878      	ldr	r0, [r7, #4]
 80093a0:	f7ff ffb6 	bl	8009310 <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 80093a4:	683b      	ldr	r3, [r7, #0]
 80093a6:	2b00      	cmp	r3, #0
 80093a8:	d017      	beq.n	80093da <tcp_netif_ip_addr_changed+0x66>
 80093aa:	683b      	ldr	r3, [r7, #0]
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	2b00      	cmp	r3, #0
 80093b0:	d013      	beq.n	80093da <tcp_netif_ip_addr_changed+0x66>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 80093b2:	4b0e      	ldr	r3, [pc, #56]	@ (80093ec <tcp_netif_ip_addr_changed+0x78>)
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	60fb      	str	r3, [r7, #12]
 80093b8:	e00c      	b.n	80093d4 <tcp_netif_ip_addr_changed+0x60>
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 80093ba:	68fb      	ldr	r3, [r7, #12]
 80093bc:	681a      	ldr	r2, [r3, #0]
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	681b      	ldr	r3, [r3, #0]
 80093c2:	429a      	cmp	r2, r3
 80093c4:	d103      	bne.n	80093ce <tcp_netif_ip_addr_changed+0x5a>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 80093c6:	683b      	ldr	r3, [r7, #0]
 80093c8:	681a      	ldr	r2, [r3, #0]
 80093ca:	68fb      	ldr	r3, [r7, #12]
 80093cc:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 80093ce:	68fb      	ldr	r3, [r7, #12]
 80093d0:	68db      	ldr	r3, [r3, #12]
 80093d2:	60fb      	str	r3, [r7, #12]
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	2b00      	cmp	r3, #0
 80093d8:	d1ef      	bne.n	80093ba <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 80093da:	bf00      	nop
 80093dc:	3710      	adds	r7, #16
 80093de:	46bd      	mov	sp, r7
 80093e0:	bd80      	pop	{r7, pc}
 80093e2:	bf00      	nop
 80093e4:	200081c0 	.word	0x200081c0
 80093e8:	200081b8 	.word	0x200081b8
 80093ec:	200081bc 	.word	0x200081bc

080093f0 <tcp_free_ooseq>:

#if TCP_QUEUE_OOSEQ
/* Free all ooseq pbufs (and possibly reset SACK state) */
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
 80093f0:	b580      	push	{r7, lr}
 80093f2:	b082      	sub	sp, #8
 80093f4:	af00      	add	r7, sp, #0
 80093f6:	6078      	str	r0, [r7, #4]
  if (pcb->ooseq) {
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80093fc:	2b00      	cmp	r3, #0
 80093fe:	d007      	beq.n	8009410 <tcp_free_ooseq+0x20>
    tcp_segs_free(pcb->ooseq);
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009404:	4618      	mov	r0, r3
 8009406:	f7ff fc3d 	bl	8008c84 <tcp_segs_free>
    pcb->ooseq = NULL;
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	2200      	movs	r2, #0
 800940e:	675a      	str	r2, [r3, #116]	@ 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 8009410:	bf00      	nop
 8009412:	3708      	adds	r7, #8
 8009414:	46bd      	mov	sp, r7
 8009416:	bd80      	pop	{r7, pc}

08009418 <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 8009418:	b590      	push	{r4, r7, lr}
 800941a:	b08d      	sub	sp, #52	@ 0x34
 800941c:	af04      	add	r7, sp, #16
 800941e:	6078      	str	r0, [r7, #4]
 8009420:	6039      	str	r1, [r7, #0]
  u8_t hdrlen_bytes;
  err_t err;

  LWIP_UNUSED_ARG(inp);
  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	2b00      	cmp	r3, #0
 8009426:	d105      	bne.n	8009434 <tcp_input+0x1c>
 8009428:	4b9b      	ldr	r3, [pc, #620]	@ (8009698 <tcp_input+0x280>)
 800942a:	2283      	movs	r2, #131	@ 0x83
 800942c:	499b      	ldr	r1, [pc, #620]	@ (800969c <tcp_input+0x284>)
 800942e:	489c      	ldr	r0, [pc, #624]	@ (80096a0 <tcp_input+0x288>)
 8009430:	f006 fc36 	bl	800fca0 <iprintf>
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	685b      	ldr	r3, [r3, #4]
 8009438:	4a9a      	ldr	r2, [pc, #616]	@ (80096a4 <tcp_input+0x28c>)
 800943a:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	895b      	ldrh	r3, [r3, #10]
 8009440:	2b13      	cmp	r3, #19
 8009442:	f240 83d1 	bls.w	8009be8 <tcp_input+0x7d0>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 8009446:	4b98      	ldr	r3, [pc, #608]	@ (80096a8 <tcp_input+0x290>)
 8009448:	695b      	ldr	r3, [r3, #20]
 800944a:	4a97      	ldr	r2, [pc, #604]	@ (80096a8 <tcp_input+0x290>)
 800944c:	6812      	ldr	r2, [r2, #0]
 800944e:	4611      	mov	r1, r2
 8009450:	4618      	mov	r0, r3
 8009452:	f005 fbcf 	bl	800ebf4 <ip4_addr_isbroadcast_u32>
 8009456:	4603      	mov	r3, r0
 8009458:	2b00      	cmp	r3, #0
 800945a:	f040 83c7 	bne.w	8009bec <tcp_input+0x7d4>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 800945e:	4b92      	ldr	r3, [pc, #584]	@ (80096a8 <tcp_input+0x290>)
 8009460:	695b      	ldr	r3, [r3, #20]
 8009462:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 8009466:	2be0      	cmp	r3, #224	@ 0xe0
 8009468:	f000 83c0 	beq.w	8009bec <tcp_input+0x7d4>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 800946c:	4b8d      	ldr	r3, [pc, #564]	@ (80096a4 <tcp_input+0x28c>)
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	899b      	ldrh	r3, [r3, #12]
 8009472:	b29b      	uxth	r3, r3
 8009474:	4618      	mov	r0, r3
 8009476:	f7fc fe6b 	bl	8006150 <lwip_htons>
 800947a:	4603      	mov	r3, r0
 800947c:	0b1b      	lsrs	r3, r3, #12
 800947e:	b29b      	uxth	r3, r3
 8009480:	b2db      	uxtb	r3, r3
 8009482:	009b      	lsls	r3, r3, #2
 8009484:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 8009486:	7cbb      	ldrb	r3, [r7, #18]
 8009488:	2b13      	cmp	r3, #19
 800948a:	f240 83b1 	bls.w	8009bf0 <tcp_input+0x7d8>
 800948e:	7cbb      	ldrb	r3, [r7, #18]
 8009490:	b29a      	uxth	r2, r3
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	891b      	ldrh	r3, [r3, #8]
 8009496:	429a      	cmp	r2, r3
 8009498:	f200 83aa 	bhi.w	8009bf0 <tcp_input+0x7d8>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 800949c:	7cbb      	ldrb	r3, [r7, #18]
 800949e:	b29b      	uxth	r3, r3
 80094a0:	3b14      	subs	r3, #20
 80094a2:	b29a      	uxth	r2, r3
 80094a4:	4b81      	ldr	r3, [pc, #516]	@ (80096ac <tcp_input+0x294>)
 80094a6:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 80094a8:	4b81      	ldr	r3, [pc, #516]	@ (80096b0 <tcp_input+0x298>)
 80094aa:	2200      	movs	r2, #0
 80094ac:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	895a      	ldrh	r2, [r3, #10]
 80094b2:	7cbb      	ldrb	r3, [r7, #18]
 80094b4:	b29b      	uxth	r3, r3
 80094b6:	429a      	cmp	r2, r3
 80094b8:	d309      	bcc.n	80094ce <tcp_input+0xb6>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 80094ba:	4b7c      	ldr	r3, [pc, #496]	@ (80096ac <tcp_input+0x294>)
 80094bc:	881a      	ldrh	r2, [r3, #0]
 80094be:	4b7d      	ldr	r3, [pc, #500]	@ (80096b4 <tcp_input+0x29c>)
 80094c0:	801a      	strh	r2, [r3, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 80094c2:	7cbb      	ldrb	r3, [r7, #18]
 80094c4:	4619      	mov	r1, r3
 80094c6:	6878      	ldr	r0, [r7, #4]
 80094c8:	f7fe f8f6 	bl	80076b8 <pbuf_remove_header>
 80094cc:	e04e      	b.n	800956c <tcp_input+0x154>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	681b      	ldr	r3, [r3, #0]
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	d105      	bne.n	80094e2 <tcp_input+0xca>
 80094d6:	4b70      	ldr	r3, [pc, #448]	@ (8009698 <tcp_input+0x280>)
 80094d8:	22c2      	movs	r2, #194	@ 0xc2
 80094da:	4977      	ldr	r1, [pc, #476]	@ (80096b8 <tcp_input+0x2a0>)
 80094dc:	4870      	ldr	r0, [pc, #448]	@ (80096a0 <tcp_input+0x288>)
 80094de:	f006 fbdf 	bl	800fca0 <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_remove_header(p, TCP_HLEN);
 80094e2:	2114      	movs	r1, #20
 80094e4:	6878      	ldr	r0, [r7, #4]
 80094e6:	f7fe f8e7 	bl	80076b8 <pbuf_remove_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	895a      	ldrh	r2, [r3, #10]
 80094ee:	4b71      	ldr	r3, [pc, #452]	@ (80096b4 <tcp_input+0x29c>)
 80094f0:	801a      	strh	r2, [r3, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 80094f2:	4b6e      	ldr	r3, [pc, #440]	@ (80096ac <tcp_input+0x294>)
 80094f4:	881a      	ldrh	r2, [r3, #0]
 80094f6:	4b6f      	ldr	r3, [pc, #444]	@ (80096b4 <tcp_input+0x29c>)
 80094f8:	881b      	ldrh	r3, [r3, #0]
 80094fa:	1ad3      	subs	r3, r2, r3
 80094fc:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_remove_header(p, tcphdr_opt1len);
 80094fe:	4b6d      	ldr	r3, [pc, #436]	@ (80096b4 <tcp_input+0x29c>)
 8009500:	881b      	ldrh	r3, [r3, #0]
 8009502:	4619      	mov	r1, r3
 8009504:	6878      	ldr	r0, [r7, #4]
 8009506:	f7fe f8d7 	bl	80076b8 <pbuf_remove_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	681b      	ldr	r3, [r3, #0]
 800950e:	895b      	ldrh	r3, [r3, #10]
 8009510:	8a3a      	ldrh	r2, [r7, #16]
 8009512:	429a      	cmp	r2, r3
 8009514:	f200 836e 	bhi.w	8009bf4 <tcp_input+0x7dc>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t *)p->next->payload;
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	685b      	ldr	r3, [r3, #4]
 800951e:	4a64      	ldr	r2, [pc, #400]	@ (80096b0 <tcp_input+0x298>)
 8009520:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_remove_header(p->next, opt2len);
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	8a3a      	ldrh	r2, [r7, #16]
 8009528:	4611      	mov	r1, r2
 800952a:	4618      	mov	r0, r3
 800952c:	f7fe f8c4 	bl	80076b8 <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	891a      	ldrh	r2, [r3, #8]
 8009534:	8a3b      	ldrh	r3, [r7, #16]
 8009536:	1ad3      	subs	r3, r2, r3
 8009538:	b29a      	uxth	r2, r3
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	895b      	ldrh	r3, [r3, #10]
 8009542:	2b00      	cmp	r3, #0
 8009544:	d005      	beq.n	8009552 <tcp_input+0x13a>
 8009546:	4b54      	ldr	r3, [pc, #336]	@ (8009698 <tcp_input+0x280>)
 8009548:	22df      	movs	r2, #223	@ 0xdf
 800954a:	495c      	ldr	r1, [pc, #368]	@ (80096bc <tcp_input+0x2a4>)
 800954c:	4854      	ldr	r0, [pc, #336]	@ (80096a0 <tcp_input+0x288>)
 800954e:	f006 fba7 	bl	800fca0 <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	891a      	ldrh	r2, [r3, #8]
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	891b      	ldrh	r3, [r3, #8]
 800955c:	429a      	cmp	r2, r3
 800955e:	d005      	beq.n	800956c <tcp_input+0x154>
 8009560:	4b4d      	ldr	r3, [pc, #308]	@ (8009698 <tcp_input+0x280>)
 8009562:	22e0      	movs	r2, #224	@ 0xe0
 8009564:	4956      	ldr	r1, [pc, #344]	@ (80096c0 <tcp_input+0x2a8>)
 8009566:	484e      	ldr	r0, [pc, #312]	@ (80096a0 <tcp_input+0x288>)
 8009568:	f006 fb9a 	bl	800fca0 <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 800956c:	4b4d      	ldr	r3, [pc, #308]	@ (80096a4 <tcp_input+0x28c>)
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	881b      	ldrh	r3, [r3, #0]
 8009572:	b29b      	uxth	r3, r3
 8009574:	4a4b      	ldr	r2, [pc, #300]	@ (80096a4 <tcp_input+0x28c>)
 8009576:	6814      	ldr	r4, [r2, #0]
 8009578:	4618      	mov	r0, r3
 800957a:	f7fc fde9 	bl	8006150 <lwip_htons>
 800957e:	4603      	mov	r3, r0
 8009580:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 8009582:	4b48      	ldr	r3, [pc, #288]	@ (80096a4 <tcp_input+0x28c>)
 8009584:	681b      	ldr	r3, [r3, #0]
 8009586:	885b      	ldrh	r3, [r3, #2]
 8009588:	b29b      	uxth	r3, r3
 800958a:	4a46      	ldr	r2, [pc, #280]	@ (80096a4 <tcp_input+0x28c>)
 800958c:	6814      	ldr	r4, [r2, #0]
 800958e:	4618      	mov	r0, r3
 8009590:	f7fc fdde 	bl	8006150 <lwip_htons>
 8009594:	4603      	mov	r3, r0
 8009596:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 8009598:	4b42      	ldr	r3, [pc, #264]	@ (80096a4 <tcp_input+0x28c>)
 800959a:	681b      	ldr	r3, [r3, #0]
 800959c:	685b      	ldr	r3, [r3, #4]
 800959e:	4a41      	ldr	r2, [pc, #260]	@ (80096a4 <tcp_input+0x28c>)
 80095a0:	6814      	ldr	r4, [r2, #0]
 80095a2:	4618      	mov	r0, r3
 80095a4:	f7fc fdea 	bl	800617c <lwip_htonl>
 80095a8:	4603      	mov	r3, r0
 80095aa:	6063      	str	r3, [r4, #4]
 80095ac:	6863      	ldr	r3, [r4, #4]
 80095ae:	4a45      	ldr	r2, [pc, #276]	@ (80096c4 <tcp_input+0x2ac>)
 80095b0:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 80095b2:	4b3c      	ldr	r3, [pc, #240]	@ (80096a4 <tcp_input+0x28c>)
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	689b      	ldr	r3, [r3, #8]
 80095b8:	4a3a      	ldr	r2, [pc, #232]	@ (80096a4 <tcp_input+0x28c>)
 80095ba:	6814      	ldr	r4, [r2, #0]
 80095bc:	4618      	mov	r0, r3
 80095be:	f7fc fddd 	bl	800617c <lwip_htonl>
 80095c2:	4603      	mov	r3, r0
 80095c4:	60a3      	str	r3, [r4, #8]
 80095c6:	68a3      	ldr	r3, [r4, #8]
 80095c8:	4a3f      	ldr	r2, [pc, #252]	@ (80096c8 <tcp_input+0x2b0>)
 80095ca:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 80095cc:	4b35      	ldr	r3, [pc, #212]	@ (80096a4 <tcp_input+0x28c>)
 80095ce:	681b      	ldr	r3, [r3, #0]
 80095d0:	89db      	ldrh	r3, [r3, #14]
 80095d2:	b29b      	uxth	r3, r3
 80095d4:	4a33      	ldr	r2, [pc, #204]	@ (80096a4 <tcp_input+0x28c>)
 80095d6:	6814      	ldr	r4, [r2, #0]
 80095d8:	4618      	mov	r0, r3
 80095da:	f7fc fdb9 	bl	8006150 <lwip_htons>
 80095de:	4603      	mov	r3, r0
 80095e0:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 80095e2:	4b30      	ldr	r3, [pc, #192]	@ (80096a4 <tcp_input+0x28c>)
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	899b      	ldrh	r3, [r3, #12]
 80095e8:	b29b      	uxth	r3, r3
 80095ea:	4618      	mov	r0, r3
 80095ec:	f7fc fdb0 	bl	8006150 <lwip_htons>
 80095f0:	4603      	mov	r3, r0
 80095f2:	b2db      	uxtb	r3, r3
 80095f4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80095f8:	b2da      	uxtb	r2, r3
 80095fa:	4b34      	ldr	r3, [pc, #208]	@ (80096cc <tcp_input+0x2b4>)
 80095fc:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len;
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	891a      	ldrh	r2, [r3, #8]
 8009602:	4b33      	ldr	r3, [pc, #204]	@ (80096d0 <tcp_input+0x2b8>)
 8009604:	801a      	strh	r2, [r3, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 8009606:	4b31      	ldr	r3, [pc, #196]	@ (80096cc <tcp_input+0x2b4>)
 8009608:	781b      	ldrb	r3, [r3, #0]
 800960a:	f003 0303 	and.w	r3, r3, #3
 800960e:	2b00      	cmp	r3, #0
 8009610:	d00c      	beq.n	800962c <tcp_input+0x214>
    tcplen++;
 8009612:	4b2f      	ldr	r3, [pc, #188]	@ (80096d0 <tcp_input+0x2b8>)
 8009614:	881b      	ldrh	r3, [r3, #0]
 8009616:	3301      	adds	r3, #1
 8009618:	b29a      	uxth	r2, r3
 800961a:	4b2d      	ldr	r3, [pc, #180]	@ (80096d0 <tcp_input+0x2b8>)
 800961c:	801a      	strh	r2, [r3, #0]
    if (tcplen < p->tot_len) {
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	891a      	ldrh	r2, [r3, #8]
 8009622:	4b2b      	ldr	r3, [pc, #172]	@ (80096d0 <tcp_input+0x2b8>)
 8009624:	881b      	ldrh	r3, [r3, #0]
 8009626:	429a      	cmp	r2, r3
 8009628:	f200 82e6 	bhi.w	8009bf8 <tcp_input+0x7e0>
    }
  }

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 800962c:	2300      	movs	r3, #0
 800962e:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8009630:	4b28      	ldr	r3, [pc, #160]	@ (80096d4 <tcp_input+0x2bc>)
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	61fb      	str	r3, [r7, #28]
 8009636:	e09d      	b.n	8009774 <tcp_input+0x35c>
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 8009638:	69fb      	ldr	r3, [r7, #28]
 800963a:	7d1b      	ldrb	r3, [r3, #20]
 800963c:	2b00      	cmp	r3, #0
 800963e:	d105      	bne.n	800964c <tcp_input+0x234>
 8009640:	4b15      	ldr	r3, [pc, #84]	@ (8009698 <tcp_input+0x280>)
 8009642:	22fb      	movs	r2, #251	@ 0xfb
 8009644:	4924      	ldr	r1, [pc, #144]	@ (80096d8 <tcp_input+0x2c0>)
 8009646:	4816      	ldr	r0, [pc, #88]	@ (80096a0 <tcp_input+0x288>)
 8009648:	f006 fb2a 	bl	800fca0 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 800964c:	69fb      	ldr	r3, [r7, #28]
 800964e:	7d1b      	ldrb	r3, [r3, #20]
 8009650:	2b0a      	cmp	r3, #10
 8009652:	d105      	bne.n	8009660 <tcp_input+0x248>
 8009654:	4b10      	ldr	r3, [pc, #64]	@ (8009698 <tcp_input+0x280>)
 8009656:	22fc      	movs	r2, #252	@ 0xfc
 8009658:	4920      	ldr	r1, [pc, #128]	@ (80096dc <tcp_input+0x2c4>)
 800965a:	4811      	ldr	r0, [pc, #68]	@ (80096a0 <tcp_input+0x288>)
 800965c:	f006 fb20 	bl	800fca0 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 8009660:	69fb      	ldr	r3, [r7, #28]
 8009662:	7d1b      	ldrb	r3, [r3, #20]
 8009664:	2b01      	cmp	r3, #1
 8009666:	d105      	bne.n	8009674 <tcp_input+0x25c>
 8009668:	4b0b      	ldr	r3, [pc, #44]	@ (8009698 <tcp_input+0x280>)
 800966a:	22fd      	movs	r2, #253	@ 0xfd
 800966c:	491c      	ldr	r1, [pc, #112]	@ (80096e0 <tcp_input+0x2c8>)
 800966e:	480c      	ldr	r0, [pc, #48]	@ (80096a0 <tcp_input+0x288>)
 8009670:	f006 fb16 	bl	800fca0 <iprintf>

    /* check if PCB is bound to specific netif */
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8009674:	69fb      	ldr	r3, [r7, #28]
 8009676:	7a1b      	ldrb	r3, [r3, #8]
 8009678:	2b00      	cmp	r3, #0
 800967a:	d033      	beq.n	80096e4 <tcp_input+0x2cc>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800967c:	69fb      	ldr	r3, [r7, #28]
 800967e:	7a1a      	ldrb	r2, [r3, #8]
 8009680:	4b09      	ldr	r3, [pc, #36]	@ (80096a8 <tcp_input+0x290>)
 8009682:	685b      	ldr	r3, [r3, #4]
 8009684:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8009688:	3301      	adds	r3, #1
 800968a:	b2db      	uxtb	r3, r3
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800968c:	429a      	cmp	r2, r3
 800968e:	d029      	beq.n	80096e4 <tcp_input+0x2cc>
      prev = pcb;
 8009690:	69fb      	ldr	r3, [r7, #28]
 8009692:	61bb      	str	r3, [r7, #24]
      continue;
 8009694:	e06b      	b.n	800976e <tcp_input+0x356>
 8009696:	bf00      	nop
 8009698:	08011cfc 	.word	0x08011cfc
 800969c:	08011d30 	.word	0x08011d30
 80096a0:	08011d48 	.word	0x08011d48
 80096a4:	200081dc 	.word	0x200081dc
 80096a8:	20005298 	.word	0x20005298
 80096ac:	200081e0 	.word	0x200081e0
 80096b0:	200081e4 	.word	0x200081e4
 80096b4:	200081e2 	.word	0x200081e2
 80096b8:	08011d70 	.word	0x08011d70
 80096bc:	08011d80 	.word	0x08011d80
 80096c0:	08011d8c 	.word	0x08011d8c
 80096c4:	200081ec 	.word	0x200081ec
 80096c8:	200081f0 	.word	0x200081f0
 80096cc:	200081f8 	.word	0x200081f8
 80096d0:	200081f6 	.word	0x200081f6
 80096d4:	200081c0 	.word	0x200081c0
 80096d8:	08011dac 	.word	0x08011dac
 80096dc:	08011dd4 	.word	0x08011dd4
 80096e0:	08011e00 	.word	0x08011e00
    }

    if (pcb->remote_port == tcphdr->src &&
 80096e4:	69fb      	ldr	r3, [r7, #28]
 80096e6:	8b1a      	ldrh	r2, [r3, #24]
 80096e8:	4b72      	ldr	r3, [pc, #456]	@ (80098b4 <tcp_input+0x49c>)
 80096ea:	681b      	ldr	r3, [r3, #0]
 80096ec:	881b      	ldrh	r3, [r3, #0]
 80096ee:	b29b      	uxth	r3, r3
 80096f0:	429a      	cmp	r2, r3
 80096f2:	d13a      	bne.n	800976a <tcp_input+0x352>
        pcb->local_port == tcphdr->dest &&
 80096f4:	69fb      	ldr	r3, [r7, #28]
 80096f6:	8ada      	ldrh	r2, [r3, #22]
 80096f8:	4b6e      	ldr	r3, [pc, #440]	@ (80098b4 <tcp_input+0x49c>)
 80096fa:	681b      	ldr	r3, [r3, #0]
 80096fc:	885b      	ldrh	r3, [r3, #2]
 80096fe:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 8009700:	429a      	cmp	r2, r3
 8009702:	d132      	bne.n	800976a <tcp_input+0x352>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8009704:	69fb      	ldr	r3, [r7, #28]
 8009706:	685a      	ldr	r2, [r3, #4]
 8009708:	4b6b      	ldr	r3, [pc, #428]	@ (80098b8 <tcp_input+0x4a0>)
 800970a:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 800970c:	429a      	cmp	r2, r3
 800970e:	d12c      	bne.n	800976a <tcp_input+0x352>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8009710:	69fb      	ldr	r3, [r7, #28]
 8009712:	681a      	ldr	r2, [r3, #0]
 8009714:	4b68      	ldr	r3, [pc, #416]	@ (80098b8 <tcp_input+0x4a0>)
 8009716:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8009718:	429a      	cmp	r2, r3
 800971a:	d126      	bne.n	800976a <tcp_input+0x352>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 800971c:	69fb      	ldr	r3, [r7, #28]
 800971e:	68db      	ldr	r3, [r3, #12]
 8009720:	69fa      	ldr	r2, [r7, #28]
 8009722:	429a      	cmp	r2, r3
 8009724:	d106      	bne.n	8009734 <tcp_input+0x31c>
 8009726:	4b65      	ldr	r3, [pc, #404]	@ (80098bc <tcp_input+0x4a4>)
 8009728:	f240 120d 	movw	r2, #269	@ 0x10d
 800972c:	4964      	ldr	r1, [pc, #400]	@ (80098c0 <tcp_input+0x4a8>)
 800972e:	4865      	ldr	r0, [pc, #404]	@ (80098c4 <tcp_input+0x4ac>)
 8009730:	f006 fab6 	bl	800fca0 <iprintf>
      if (prev != NULL) {
 8009734:	69bb      	ldr	r3, [r7, #24]
 8009736:	2b00      	cmp	r3, #0
 8009738:	d00a      	beq.n	8009750 <tcp_input+0x338>
        prev->next = pcb->next;
 800973a:	69fb      	ldr	r3, [r7, #28]
 800973c:	68da      	ldr	r2, [r3, #12]
 800973e:	69bb      	ldr	r3, [r7, #24]
 8009740:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 8009742:	4b61      	ldr	r3, [pc, #388]	@ (80098c8 <tcp_input+0x4b0>)
 8009744:	681a      	ldr	r2, [r3, #0]
 8009746:	69fb      	ldr	r3, [r7, #28]
 8009748:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 800974a:	4a5f      	ldr	r2, [pc, #380]	@ (80098c8 <tcp_input+0x4b0>)
 800974c:	69fb      	ldr	r3, [r7, #28]
 800974e:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 8009750:	69fb      	ldr	r3, [r7, #28]
 8009752:	68db      	ldr	r3, [r3, #12]
 8009754:	69fa      	ldr	r2, [r7, #28]
 8009756:	429a      	cmp	r2, r3
 8009758:	d111      	bne.n	800977e <tcp_input+0x366>
 800975a:	4b58      	ldr	r3, [pc, #352]	@ (80098bc <tcp_input+0x4a4>)
 800975c:	f240 1215 	movw	r2, #277	@ 0x115
 8009760:	495a      	ldr	r1, [pc, #360]	@ (80098cc <tcp_input+0x4b4>)
 8009762:	4858      	ldr	r0, [pc, #352]	@ (80098c4 <tcp_input+0x4ac>)
 8009764:	f006 fa9c 	bl	800fca0 <iprintf>
      break;
 8009768:	e009      	b.n	800977e <tcp_input+0x366>
    }
    prev = pcb;
 800976a:	69fb      	ldr	r3, [r7, #28]
 800976c:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800976e:	69fb      	ldr	r3, [r7, #28]
 8009770:	68db      	ldr	r3, [r3, #12]
 8009772:	61fb      	str	r3, [r7, #28]
 8009774:	69fb      	ldr	r3, [r7, #28]
 8009776:	2b00      	cmp	r3, #0
 8009778:	f47f af5e 	bne.w	8009638 <tcp_input+0x220>
 800977c:	e000      	b.n	8009780 <tcp_input+0x368>
      break;
 800977e:	bf00      	nop
  }

  if (pcb == NULL) {
 8009780:	69fb      	ldr	r3, [r7, #28]
 8009782:	2b00      	cmp	r3, #0
 8009784:	f040 80aa 	bne.w	80098dc <tcp_input+0x4c4>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8009788:	4b51      	ldr	r3, [pc, #324]	@ (80098d0 <tcp_input+0x4b8>)
 800978a:	681b      	ldr	r3, [r3, #0]
 800978c:	61fb      	str	r3, [r7, #28]
 800978e:	e03f      	b.n	8009810 <tcp_input+0x3f8>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8009790:	69fb      	ldr	r3, [r7, #28]
 8009792:	7d1b      	ldrb	r3, [r3, #20]
 8009794:	2b0a      	cmp	r3, #10
 8009796:	d006      	beq.n	80097a6 <tcp_input+0x38e>
 8009798:	4b48      	ldr	r3, [pc, #288]	@ (80098bc <tcp_input+0x4a4>)
 800979a:	f240 121f 	movw	r2, #287	@ 0x11f
 800979e:	494d      	ldr	r1, [pc, #308]	@ (80098d4 <tcp_input+0x4bc>)
 80097a0:	4848      	ldr	r0, [pc, #288]	@ (80098c4 <tcp_input+0x4ac>)
 80097a2:	f006 fa7d 	bl	800fca0 <iprintf>

      /* check if PCB is bound to specific netif */
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80097a6:	69fb      	ldr	r3, [r7, #28]
 80097a8:	7a1b      	ldrb	r3, [r3, #8]
 80097aa:	2b00      	cmp	r3, #0
 80097ac:	d009      	beq.n	80097c2 <tcp_input+0x3aa>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 80097ae:	69fb      	ldr	r3, [r7, #28]
 80097b0:	7a1a      	ldrb	r2, [r3, #8]
 80097b2:	4b41      	ldr	r3, [pc, #260]	@ (80098b8 <tcp_input+0x4a0>)
 80097b4:	685b      	ldr	r3, [r3, #4]
 80097b6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80097ba:	3301      	adds	r3, #1
 80097bc:	b2db      	uxtb	r3, r3
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80097be:	429a      	cmp	r2, r3
 80097c0:	d122      	bne.n	8009808 <tcp_input+0x3f0>
        continue;
      }

      if (pcb->remote_port == tcphdr->src &&
 80097c2:	69fb      	ldr	r3, [r7, #28]
 80097c4:	8b1a      	ldrh	r2, [r3, #24]
 80097c6:	4b3b      	ldr	r3, [pc, #236]	@ (80098b4 <tcp_input+0x49c>)
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	881b      	ldrh	r3, [r3, #0]
 80097cc:	b29b      	uxth	r3, r3
 80097ce:	429a      	cmp	r2, r3
 80097d0:	d11b      	bne.n	800980a <tcp_input+0x3f2>
          pcb->local_port == tcphdr->dest &&
 80097d2:	69fb      	ldr	r3, [r7, #28]
 80097d4:	8ada      	ldrh	r2, [r3, #22]
 80097d6:	4b37      	ldr	r3, [pc, #220]	@ (80098b4 <tcp_input+0x49c>)
 80097d8:	681b      	ldr	r3, [r3, #0]
 80097da:	885b      	ldrh	r3, [r3, #2]
 80097dc:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 80097de:	429a      	cmp	r2, r3
 80097e0:	d113      	bne.n	800980a <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 80097e2:	69fb      	ldr	r3, [r7, #28]
 80097e4:	685a      	ldr	r2, [r3, #4]
 80097e6:	4b34      	ldr	r3, [pc, #208]	@ (80098b8 <tcp_input+0x4a0>)
 80097e8:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 80097ea:	429a      	cmp	r2, r3
 80097ec:	d10d      	bne.n	800980a <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 80097ee:	69fb      	ldr	r3, [r7, #28]
 80097f0:	681a      	ldr	r2, [r3, #0]
 80097f2:	4b31      	ldr	r3, [pc, #196]	@ (80098b8 <tcp_input+0x4a0>)
 80097f4:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 80097f6:	429a      	cmp	r2, r3
 80097f8:	d107      	bne.n	800980a <tcp_input+0x3f2>
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
        if (LWIP_HOOK_TCP_INPACKET_PCB(pcb, tcphdr, tcphdr_optlen, tcphdr_opt1len,
                                       tcphdr_opt2, p) == ERR_OK)
#endif
        {
          tcp_timewait_input(pcb);
 80097fa:	69f8      	ldr	r0, [r7, #28]
 80097fc:	f000 fb56 	bl	8009eac <tcp_timewait_input>
        }
        pbuf_free(p);
 8009800:	6878      	ldr	r0, [r7, #4]
 8009802:	f7fd ffdf 	bl	80077c4 <pbuf_free>
        return;
 8009806:	e1fd      	b.n	8009c04 <tcp_input+0x7ec>
        continue;
 8009808:	bf00      	nop
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800980a:	69fb      	ldr	r3, [r7, #28]
 800980c:	68db      	ldr	r3, [r3, #12]
 800980e:	61fb      	str	r3, [r7, #28]
 8009810:	69fb      	ldr	r3, [r7, #28]
 8009812:	2b00      	cmp	r3, #0
 8009814:	d1bc      	bne.n	8009790 <tcp_input+0x378>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 8009816:	2300      	movs	r3, #0
 8009818:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800981a:	4b2f      	ldr	r3, [pc, #188]	@ (80098d8 <tcp_input+0x4c0>)
 800981c:	681b      	ldr	r3, [r3, #0]
 800981e:	617b      	str	r3, [r7, #20]
 8009820:	e02a      	b.n	8009878 <tcp_input+0x460>
      /* check if PCB is bound to specific netif */
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 8009822:	697b      	ldr	r3, [r7, #20]
 8009824:	7a1b      	ldrb	r3, [r3, #8]
 8009826:	2b00      	cmp	r3, #0
 8009828:	d00c      	beq.n	8009844 <tcp_input+0x42c>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800982a:	697b      	ldr	r3, [r7, #20]
 800982c:	7a1a      	ldrb	r2, [r3, #8]
 800982e:	4b22      	ldr	r3, [pc, #136]	@ (80098b8 <tcp_input+0x4a0>)
 8009830:	685b      	ldr	r3, [r3, #4]
 8009832:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8009836:	3301      	adds	r3, #1
 8009838:	b2db      	uxtb	r3, r3
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 800983a:	429a      	cmp	r2, r3
 800983c:	d002      	beq.n	8009844 <tcp_input+0x42c>
        prev = (struct tcp_pcb *)lpcb;
 800983e:	697b      	ldr	r3, [r7, #20]
 8009840:	61bb      	str	r3, [r7, #24]
        continue;
 8009842:	e016      	b.n	8009872 <tcp_input+0x45a>
      }

      if (lpcb->local_port == tcphdr->dest) {
 8009844:	697b      	ldr	r3, [r7, #20]
 8009846:	8ada      	ldrh	r2, [r3, #22]
 8009848:	4b1a      	ldr	r3, [pc, #104]	@ (80098b4 <tcp_input+0x49c>)
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	885b      	ldrh	r3, [r3, #2]
 800984e:	b29b      	uxth	r3, r3
 8009850:	429a      	cmp	r2, r3
 8009852:	d10c      	bne.n	800986e <tcp_input+0x456>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 8009854:	697b      	ldr	r3, [r7, #20]
 8009856:	681a      	ldr	r2, [r3, #0]
 8009858:	4b17      	ldr	r3, [pc, #92]	@ (80098b8 <tcp_input+0x4a0>)
 800985a:	695b      	ldr	r3, [r3, #20]
 800985c:	429a      	cmp	r2, r3
 800985e:	d00f      	beq.n	8009880 <tcp_input+0x468>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 8009860:	697b      	ldr	r3, [r7, #20]
 8009862:	2b00      	cmp	r3, #0
 8009864:	d00d      	beq.n	8009882 <tcp_input+0x46a>
 8009866:	697b      	ldr	r3, [r7, #20]
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	2b00      	cmp	r3, #0
 800986c:	d009      	beq.n	8009882 <tcp_input+0x46a>
            break;
#endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 800986e:	697b      	ldr	r3, [r7, #20]
 8009870:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8009872:	697b      	ldr	r3, [r7, #20]
 8009874:	68db      	ldr	r3, [r3, #12]
 8009876:	617b      	str	r3, [r7, #20]
 8009878:	697b      	ldr	r3, [r7, #20]
 800987a:	2b00      	cmp	r3, #0
 800987c:	d1d1      	bne.n	8009822 <tcp_input+0x40a>
 800987e:	e000      	b.n	8009882 <tcp_input+0x46a>
            break;
 8009880:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 8009882:	697b      	ldr	r3, [r7, #20]
 8009884:	2b00      	cmp	r3, #0
 8009886:	d029      	beq.n	80098dc <tcp_input+0x4c4>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 8009888:	69bb      	ldr	r3, [r7, #24]
 800988a:	2b00      	cmp	r3, #0
 800988c:	d00a      	beq.n	80098a4 <tcp_input+0x48c>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 800988e:	697b      	ldr	r3, [r7, #20]
 8009890:	68da      	ldr	r2, [r3, #12]
 8009892:	69bb      	ldr	r3, [r7, #24]
 8009894:	60da      	str	r2, [r3, #12]
        /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 8009896:	4b10      	ldr	r3, [pc, #64]	@ (80098d8 <tcp_input+0x4c0>)
 8009898:	681a      	ldr	r2, [r3, #0]
 800989a:	697b      	ldr	r3, [r7, #20]
 800989c:	60da      	str	r2, [r3, #12]
        /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 800989e:	4a0e      	ldr	r2, [pc, #56]	@ (80098d8 <tcp_input+0x4c0>)
 80098a0:	697b      	ldr	r3, [r7, #20]
 80098a2:	6013      	str	r3, [r2, #0]
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
      if (LWIP_HOOK_TCP_INPACKET_PCB((struct tcp_pcb *)lpcb, tcphdr, tcphdr_optlen,
                                     tcphdr_opt1len, tcphdr_opt2, p) == ERR_OK)
#endif
      {
        tcp_listen_input(lpcb);
 80098a4:	6978      	ldr	r0, [r7, #20]
 80098a6:	f000 fa03 	bl	8009cb0 <tcp_listen_input>
      }
      pbuf_free(p);
 80098aa:	6878      	ldr	r0, [r7, #4]
 80098ac:	f7fd ff8a 	bl	80077c4 <pbuf_free>
      return;
 80098b0:	e1a8      	b.n	8009c04 <tcp_input+0x7ec>
 80098b2:	bf00      	nop
 80098b4:	200081dc 	.word	0x200081dc
 80098b8:	20005298 	.word	0x20005298
 80098bc:	08011cfc 	.word	0x08011cfc
 80098c0:	08011e28 	.word	0x08011e28
 80098c4:	08011d48 	.word	0x08011d48
 80098c8:	200081c0 	.word	0x200081c0
 80098cc:	08011e54 	.word	0x08011e54
 80098d0:	200081c4 	.word	0x200081c4
 80098d4:	08011e80 	.word	0x08011e80
 80098d8:	200081bc 	.word	0x200081bc
      tcphdr_opt1len, tcphdr_opt2, p) != ERR_OK) {
    pbuf_free(p);
    return;
  }
#endif
  if (pcb != NULL) {
 80098dc:	69fb      	ldr	r3, [r7, #28]
 80098de:	2b00      	cmp	r3, #0
 80098e0:	f000 8158 	beq.w	8009b94 <tcp_input+0x77c>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 80098e4:	4b95      	ldr	r3, [pc, #596]	@ (8009b3c <tcp_input+0x724>)
 80098e6:	2200      	movs	r2, #0
 80098e8:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	891a      	ldrh	r2, [r3, #8]
 80098ee:	4b93      	ldr	r3, [pc, #588]	@ (8009b3c <tcp_input+0x724>)
 80098f0:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 80098f2:	4a92      	ldr	r2, [pc, #584]	@ (8009b3c <tcp_input+0x724>)
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 80098f8:	4b91      	ldr	r3, [pc, #580]	@ (8009b40 <tcp_input+0x728>)
 80098fa:	681b      	ldr	r3, [r3, #0]
 80098fc:	4a8f      	ldr	r2, [pc, #572]	@ (8009b3c <tcp_input+0x724>)
 80098fe:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 8009900:	4b90      	ldr	r3, [pc, #576]	@ (8009b44 <tcp_input+0x72c>)
 8009902:	2200      	movs	r2, #0
 8009904:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 8009906:	4b90      	ldr	r3, [pc, #576]	@ (8009b48 <tcp_input+0x730>)
 8009908:	2200      	movs	r2, #0
 800990a:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 800990c:	4b8f      	ldr	r3, [pc, #572]	@ (8009b4c <tcp_input+0x734>)
 800990e:	2200      	movs	r2, #0
 8009910:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 8009912:	4b8f      	ldr	r3, [pc, #572]	@ (8009b50 <tcp_input+0x738>)
 8009914:	781b      	ldrb	r3, [r3, #0]
 8009916:	f003 0308 	and.w	r3, r3, #8
 800991a:	2b00      	cmp	r3, #0
 800991c:	d006      	beq.n	800992c <tcp_input+0x514>
      p->flags |= PBUF_FLAG_PUSH;
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	7b5b      	ldrb	r3, [r3, #13]
 8009922:	f043 0301 	orr.w	r3, r3, #1
 8009926:	b2da      	uxtb	r2, r3
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 800992c:	69fb      	ldr	r3, [r7, #28]
 800992e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009930:	2b00      	cmp	r3, #0
 8009932:	d017      	beq.n	8009964 <tcp_input+0x54c>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 8009934:	69f8      	ldr	r0, [r7, #28]
 8009936:	f7ff f929 	bl	8008b8c <tcp_process_refused_data>
 800993a:	4603      	mov	r3, r0
 800993c:	f113 0f0d 	cmn.w	r3, #13
 8009940:	d007      	beq.n	8009952 <tcp_input+0x53a>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 8009942:	69fb      	ldr	r3, [r7, #28]
 8009944:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 8009946:	2b00      	cmp	r3, #0
 8009948:	d00c      	beq.n	8009964 <tcp_input+0x54c>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 800994a:	4b82      	ldr	r3, [pc, #520]	@ (8009b54 <tcp_input+0x73c>)
 800994c:	881b      	ldrh	r3, [r3, #0]
 800994e:	2b00      	cmp	r3, #0
 8009950:	d008      	beq.n	8009964 <tcp_input+0x54c>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 8009952:	69fb      	ldr	r3, [r7, #28]
 8009954:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009956:	2b00      	cmp	r3, #0
 8009958:	f040 80e3 	bne.w	8009b22 <tcp_input+0x70a>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 800995c:	69f8      	ldr	r0, [r7, #28]
 800995e:	f003 f9a7 	bl	800ccb0 <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 8009962:	e0de      	b.n	8009b22 <tcp_input+0x70a>
      }
    }
    tcp_input_pcb = pcb;
 8009964:	4a7c      	ldr	r2, [pc, #496]	@ (8009b58 <tcp_input+0x740>)
 8009966:	69fb      	ldr	r3, [r7, #28]
 8009968:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 800996a:	69f8      	ldr	r0, [r7, #28]
 800996c:	f000 fb18 	bl	8009fa0 <tcp_process>
 8009970:	4603      	mov	r3, r0
 8009972:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 8009974:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8009978:	f113 0f0d 	cmn.w	r3, #13
 800997c:	f000 80d3 	beq.w	8009b26 <tcp_input+0x70e>
      if (recv_flags & TF_RESET) {
 8009980:	4b71      	ldr	r3, [pc, #452]	@ (8009b48 <tcp_input+0x730>)
 8009982:	781b      	ldrb	r3, [r3, #0]
 8009984:	f003 0308 	and.w	r3, r3, #8
 8009988:	2b00      	cmp	r3, #0
 800998a:	d015      	beq.n	80099b8 <tcp_input+0x5a0>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 800998c:	69fb      	ldr	r3, [r7, #28]
 800998e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009992:	2b00      	cmp	r3, #0
 8009994:	d008      	beq.n	80099a8 <tcp_input+0x590>
 8009996:	69fb      	ldr	r3, [r7, #28]
 8009998:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800999c:	69fa      	ldr	r2, [r7, #28]
 800999e:	6912      	ldr	r2, [r2, #16]
 80099a0:	f06f 010d 	mvn.w	r1, #13
 80099a4:	4610      	mov	r0, r2
 80099a6:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 80099a8:	69f9      	ldr	r1, [r7, #28]
 80099aa:	486c      	ldr	r0, [pc, #432]	@ (8009b5c <tcp_input+0x744>)
 80099ac:	f7ff fbbc 	bl	8009128 <tcp_pcb_remove>
        tcp_free(pcb);
 80099b0:	69f8      	ldr	r0, [r7, #28]
 80099b2:	f7fe f9a7 	bl	8007d04 <tcp_free>
 80099b6:	e0da      	b.n	8009b6e <tcp_input+0x756>
      } else {
        err = ERR_OK;
 80099b8:	2300      	movs	r3, #0
 80099ba:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 80099bc:	4b63      	ldr	r3, [pc, #396]	@ (8009b4c <tcp_input+0x734>)
 80099be:	881b      	ldrh	r3, [r3, #0]
 80099c0:	2b00      	cmp	r3, #0
 80099c2:	d01d      	beq.n	8009a00 <tcp_input+0x5e8>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 80099c4:	4b61      	ldr	r3, [pc, #388]	@ (8009b4c <tcp_input+0x734>)
 80099c6:	881b      	ldrh	r3, [r3, #0]
 80099c8:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 80099ca:	69fb      	ldr	r3, [r7, #28]
 80099cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80099d0:	2b00      	cmp	r3, #0
 80099d2:	d00a      	beq.n	80099ea <tcp_input+0x5d2>
 80099d4:	69fb      	ldr	r3, [r7, #28]
 80099d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80099da:	69fa      	ldr	r2, [r7, #28]
 80099dc:	6910      	ldr	r0, [r2, #16]
 80099de:	89fa      	ldrh	r2, [r7, #14]
 80099e0:	69f9      	ldr	r1, [r7, #28]
 80099e2:	4798      	blx	r3
 80099e4:	4603      	mov	r3, r0
 80099e6:	74fb      	strb	r3, [r7, #19]
 80099e8:	e001      	b.n	80099ee <tcp_input+0x5d6>
 80099ea:	2300      	movs	r3, #0
 80099ec:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 80099ee:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80099f2:	f113 0f0d 	cmn.w	r3, #13
 80099f6:	f000 8098 	beq.w	8009b2a <tcp_input+0x712>
              goto aborted;
            }
          }
          recv_acked = 0;
 80099fa:	4b54      	ldr	r3, [pc, #336]	@ (8009b4c <tcp_input+0x734>)
 80099fc:	2200      	movs	r2, #0
 80099fe:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 8009a00:	69f8      	ldr	r0, [r7, #28]
 8009a02:	f000 f915 	bl	8009c30 <tcp_input_delayed_close>
 8009a06:	4603      	mov	r3, r0
 8009a08:	2b00      	cmp	r3, #0
 8009a0a:	f040 8090 	bne.w	8009b2e <tcp_input+0x716>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 8009a0e:	4b4d      	ldr	r3, [pc, #308]	@ (8009b44 <tcp_input+0x72c>)
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	2b00      	cmp	r3, #0
 8009a14:	d041      	beq.n	8009a9a <tcp_input+0x682>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 8009a16:	69fb      	ldr	r3, [r7, #28]
 8009a18:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009a1a:	2b00      	cmp	r3, #0
 8009a1c:	d006      	beq.n	8009a2c <tcp_input+0x614>
 8009a1e:	4b50      	ldr	r3, [pc, #320]	@ (8009b60 <tcp_input+0x748>)
 8009a20:	f44f 72f3 	mov.w	r2, #486	@ 0x1e6
 8009a24:	494f      	ldr	r1, [pc, #316]	@ (8009b64 <tcp_input+0x74c>)
 8009a26:	4850      	ldr	r0, [pc, #320]	@ (8009b68 <tcp_input+0x750>)
 8009a28:	f006 f93a 	bl	800fca0 <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 8009a2c:	69fb      	ldr	r3, [r7, #28]
 8009a2e:	8b5b      	ldrh	r3, [r3, #26]
 8009a30:	f003 0310 	and.w	r3, r3, #16
 8009a34:	2b00      	cmp	r3, #0
 8009a36:	d008      	beq.n	8009a4a <tcp_input+0x632>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 8009a38:	4b42      	ldr	r3, [pc, #264]	@ (8009b44 <tcp_input+0x72c>)
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	4618      	mov	r0, r3
 8009a3e:	f7fd fec1 	bl	80077c4 <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 8009a42:	69f8      	ldr	r0, [r7, #28]
 8009a44:	f7fe fc46 	bl	80082d4 <tcp_abort>
            goto aborted;
 8009a48:	e091      	b.n	8009b6e <tcp_input+0x756>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 8009a4a:	69fb      	ldr	r3, [r7, #28]
 8009a4c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009a50:	2b00      	cmp	r3, #0
 8009a52:	d00c      	beq.n	8009a6e <tcp_input+0x656>
 8009a54:	69fb      	ldr	r3, [r7, #28]
 8009a56:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 8009a5a:	69fb      	ldr	r3, [r7, #28]
 8009a5c:	6918      	ldr	r0, [r3, #16]
 8009a5e:	4b39      	ldr	r3, [pc, #228]	@ (8009b44 <tcp_input+0x72c>)
 8009a60:	681a      	ldr	r2, [r3, #0]
 8009a62:	2300      	movs	r3, #0
 8009a64:	69f9      	ldr	r1, [r7, #28]
 8009a66:	47a0      	blx	r4
 8009a68:	4603      	mov	r3, r0
 8009a6a:	74fb      	strb	r3, [r7, #19]
 8009a6c:	e008      	b.n	8009a80 <tcp_input+0x668>
 8009a6e:	4b35      	ldr	r3, [pc, #212]	@ (8009b44 <tcp_input+0x72c>)
 8009a70:	681a      	ldr	r2, [r3, #0]
 8009a72:	2300      	movs	r3, #0
 8009a74:	69f9      	ldr	r1, [r7, #28]
 8009a76:	2000      	movs	r0, #0
 8009a78:	f7ff f95e 	bl	8008d38 <tcp_recv_null>
 8009a7c:	4603      	mov	r3, r0
 8009a7e:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 8009a80:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8009a84:	f113 0f0d 	cmn.w	r3, #13
 8009a88:	d053      	beq.n	8009b32 <tcp_input+0x71a>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 8009a8a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8009a8e:	2b00      	cmp	r3, #0
 8009a90:	d003      	beq.n	8009a9a <tcp_input+0x682>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 8009a92:	4b2c      	ldr	r3, [pc, #176]	@ (8009b44 <tcp_input+0x72c>)
 8009a94:	681a      	ldr	r2, [r3, #0]
 8009a96:	69fb      	ldr	r3, [r7, #28]
 8009a98:	679a      	str	r2, [r3, #120]	@ 0x78
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 8009a9a:	4b2b      	ldr	r3, [pc, #172]	@ (8009b48 <tcp_input+0x730>)
 8009a9c:	781b      	ldrb	r3, [r3, #0]
 8009a9e:	f003 0320 	and.w	r3, r3, #32
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	d030      	beq.n	8009b08 <tcp_input+0x6f0>
          if (pcb->refused_data != NULL) {
 8009aa6:	69fb      	ldr	r3, [r7, #28]
 8009aa8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	d009      	beq.n	8009ac2 <tcp_input+0x6aa>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 8009aae:	69fb      	ldr	r3, [r7, #28]
 8009ab0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009ab2:	7b5a      	ldrb	r2, [r3, #13]
 8009ab4:	69fb      	ldr	r3, [r7, #28]
 8009ab6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009ab8:	f042 0220 	orr.w	r2, r2, #32
 8009abc:	b2d2      	uxtb	r2, r2
 8009abe:	735a      	strb	r2, [r3, #13]
 8009ac0:	e022      	b.n	8009b08 <tcp_input+0x6f0>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 8009ac2:	69fb      	ldr	r3, [r7, #28]
 8009ac4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009ac6:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 8009aca:	d005      	beq.n	8009ad8 <tcp_input+0x6c0>
              pcb->rcv_wnd++;
 8009acc:	69fb      	ldr	r3, [r7, #28]
 8009ace:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009ad0:	3301      	adds	r3, #1
 8009ad2:	b29a      	uxth	r2, r3
 8009ad4:	69fb      	ldr	r3, [r7, #28]
 8009ad6:	851a      	strh	r2, [r3, #40]	@ 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 8009ad8:	69fb      	ldr	r3, [r7, #28]
 8009ada:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009ade:	2b00      	cmp	r3, #0
 8009ae0:	d00b      	beq.n	8009afa <tcp_input+0x6e2>
 8009ae2:	69fb      	ldr	r3, [r7, #28]
 8009ae4:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 8009ae8:	69fb      	ldr	r3, [r7, #28]
 8009aea:	6918      	ldr	r0, [r3, #16]
 8009aec:	2300      	movs	r3, #0
 8009aee:	2200      	movs	r2, #0
 8009af0:	69f9      	ldr	r1, [r7, #28]
 8009af2:	47a0      	blx	r4
 8009af4:	4603      	mov	r3, r0
 8009af6:	74fb      	strb	r3, [r7, #19]
 8009af8:	e001      	b.n	8009afe <tcp_input+0x6e6>
 8009afa:	2300      	movs	r3, #0
 8009afc:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 8009afe:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8009b02:	f113 0f0d 	cmn.w	r3, #13
 8009b06:	d016      	beq.n	8009b36 <tcp_input+0x71e>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 8009b08:	4b13      	ldr	r3, [pc, #76]	@ (8009b58 <tcp_input+0x740>)
 8009b0a:	2200      	movs	r2, #0
 8009b0c:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 8009b0e:	69f8      	ldr	r0, [r7, #28]
 8009b10:	f000 f88e 	bl	8009c30 <tcp_input_delayed_close>
 8009b14:	4603      	mov	r3, r0
 8009b16:	2b00      	cmp	r3, #0
 8009b18:	d128      	bne.n	8009b6c <tcp_input+0x754>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 8009b1a:	69f8      	ldr	r0, [r7, #28]
 8009b1c:	f002 fac2 	bl	800c0a4 <tcp_output>
 8009b20:	e025      	b.n	8009b6e <tcp_input+0x756>
        goto aborted;
 8009b22:	bf00      	nop
 8009b24:	e023      	b.n	8009b6e <tcp_input+0x756>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 8009b26:	bf00      	nop
 8009b28:	e021      	b.n	8009b6e <tcp_input+0x756>
              goto aborted;
 8009b2a:	bf00      	nop
 8009b2c:	e01f      	b.n	8009b6e <tcp_input+0x756>
          goto aborted;
 8009b2e:	bf00      	nop
 8009b30:	e01d      	b.n	8009b6e <tcp_input+0x756>
            goto aborted;
 8009b32:	bf00      	nop
 8009b34:	e01b      	b.n	8009b6e <tcp_input+0x756>
              goto aborted;
 8009b36:	bf00      	nop
 8009b38:	e019      	b.n	8009b6e <tcp_input+0x756>
 8009b3a:	bf00      	nop
 8009b3c:	200081cc 	.word	0x200081cc
 8009b40:	200081dc 	.word	0x200081dc
 8009b44:	200081fc 	.word	0x200081fc
 8009b48:	200081f9 	.word	0x200081f9
 8009b4c:	200081f4 	.word	0x200081f4
 8009b50:	200081f8 	.word	0x200081f8
 8009b54:	200081f6 	.word	0x200081f6
 8009b58:	20008200 	.word	0x20008200
 8009b5c:	200081c0 	.word	0x200081c0
 8009b60:	08011cfc 	.word	0x08011cfc
 8009b64:	08011eb0 	.word	0x08011eb0
 8009b68:	08011d48 	.word	0x08011d48
          goto aborted;
 8009b6c:	bf00      	nop
    tcp_input_pcb = NULL;
 8009b6e:	4b27      	ldr	r3, [pc, #156]	@ (8009c0c <tcp_input+0x7f4>)
 8009b70:	2200      	movs	r2, #0
 8009b72:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 8009b74:	4b26      	ldr	r3, [pc, #152]	@ (8009c10 <tcp_input+0x7f8>)
 8009b76:	2200      	movs	r2, #0
 8009b78:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL) {
 8009b7a:	4b26      	ldr	r3, [pc, #152]	@ (8009c14 <tcp_input+0x7fc>)
 8009b7c:	685b      	ldr	r3, [r3, #4]
 8009b7e:	2b00      	cmp	r3, #0
 8009b80:	d03f      	beq.n	8009c02 <tcp_input+0x7ea>
      pbuf_free(inseg.p);
 8009b82:	4b24      	ldr	r3, [pc, #144]	@ (8009c14 <tcp_input+0x7fc>)
 8009b84:	685b      	ldr	r3, [r3, #4]
 8009b86:	4618      	mov	r0, r3
 8009b88:	f7fd fe1c 	bl	80077c4 <pbuf_free>
      inseg.p = NULL;
 8009b8c:	4b21      	ldr	r3, [pc, #132]	@ (8009c14 <tcp_input+0x7fc>)
 8009b8e:	2200      	movs	r2, #0
 8009b90:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 8009b92:	e036      	b.n	8009c02 <tcp_input+0x7ea>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 8009b94:	4b20      	ldr	r3, [pc, #128]	@ (8009c18 <tcp_input+0x800>)
 8009b96:	681b      	ldr	r3, [r3, #0]
 8009b98:	899b      	ldrh	r3, [r3, #12]
 8009b9a:	b29b      	uxth	r3, r3
 8009b9c:	4618      	mov	r0, r3
 8009b9e:	f7fc fad7 	bl	8006150 <lwip_htons>
 8009ba2:	4603      	mov	r3, r0
 8009ba4:	b2db      	uxtb	r3, r3
 8009ba6:	f003 0304 	and.w	r3, r3, #4
 8009baa:	2b00      	cmp	r3, #0
 8009bac:	d118      	bne.n	8009be0 <tcp_input+0x7c8>
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8009bae:	4b1b      	ldr	r3, [pc, #108]	@ (8009c1c <tcp_input+0x804>)
 8009bb0:	6819      	ldr	r1, [r3, #0]
 8009bb2:	4b1b      	ldr	r3, [pc, #108]	@ (8009c20 <tcp_input+0x808>)
 8009bb4:	881b      	ldrh	r3, [r3, #0]
 8009bb6:	461a      	mov	r2, r3
 8009bb8:	4b1a      	ldr	r3, [pc, #104]	@ (8009c24 <tcp_input+0x80c>)
 8009bba:	681b      	ldr	r3, [r3, #0]
 8009bbc:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8009bbe:	4b16      	ldr	r3, [pc, #88]	@ (8009c18 <tcp_input+0x800>)
 8009bc0:	681b      	ldr	r3, [r3, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8009bc2:	885b      	ldrh	r3, [r3, #2]
 8009bc4:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8009bc6:	4a14      	ldr	r2, [pc, #80]	@ (8009c18 <tcp_input+0x800>)
 8009bc8:	6812      	ldr	r2, [r2, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8009bca:	8812      	ldrh	r2, [r2, #0]
 8009bcc:	b292      	uxth	r2, r2
 8009bce:	9202      	str	r2, [sp, #8]
 8009bd0:	9301      	str	r3, [sp, #4]
 8009bd2:	4b15      	ldr	r3, [pc, #84]	@ (8009c28 <tcp_input+0x810>)
 8009bd4:	9300      	str	r3, [sp, #0]
 8009bd6:	4b15      	ldr	r3, [pc, #84]	@ (8009c2c <tcp_input+0x814>)
 8009bd8:	4602      	mov	r2, r0
 8009bda:	2000      	movs	r0, #0
 8009bdc:	f003 f816 	bl	800cc0c <tcp_rst>
    pbuf_free(p);
 8009be0:	6878      	ldr	r0, [r7, #4]
 8009be2:	f7fd fdef 	bl	80077c4 <pbuf_free>
  return;
 8009be6:	e00c      	b.n	8009c02 <tcp_input+0x7ea>
    goto dropped;
 8009be8:	bf00      	nop
 8009bea:	e006      	b.n	8009bfa <tcp_input+0x7e2>
    goto dropped;
 8009bec:	bf00      	nop
 8009bee:	e004      	b.n	8009bfa <tcp_input+0x7e2>
    goto dropped;
 8009bf0:	bf00      	nop
 8009bf2:	e002      	b.n	8009bfa <tcp_input+0x7e2>
      goto dropped;
 8009bf4:	bf00      	nop
 8009bf6:	e000      	b.n	8009bfa <tcp_input+0x7e2>
      goto dropped;
 8009bf8:	bf00      	nop
dropped:
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 8009bfa:	6878      	ldr	r0, [r7, #4]
 8009bfc:	f7fd fde2 	bl	80077c4 <pbuf_free>
 8009c00:	e000      	b.n	8009c04 <tcp_input+0x7ec>
  return;
 8009c02:	bf00      	nop
}
 8009c04:	3724      	adds	r7, #36	@ 0x24
 8009c06:	46bd      	mov	sp, r7
 8009c08:	bd90      	pop	{r4, r7, pc}
 8009c0a:	bf00      	nop
 8009c0c:	20008200 	.word	0x20008200
 8009c10:	200081fc 	.word	0x200081fc
 8009c14:	200081cc 	.word	0x200081cc
 8009c18:	200081dc 	.word	0x200081dc
 8009c1c:	200081f0 	.word	0x200081f0
 8009c20:	200081f6 	.word	0x200081f6
 8009c24:	200081ec 	.word	0x200081ec
 8009c28:	200052a8 	.word	0x200052a8
 8009c2c:	200052ac 	.word	0x200052ac

08009c30 <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 8009c30:	b580      	push	{r7, lr}
 8009c32:	b082      	sub	sp, #8
 8009c34:	af00      	add	r7, sp, #0
 8009c36:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	2b00      	cmp	r3, #0
 8009c3c:	d106      	bne.n	8009c4c <tcp_input_delayed_close+0x1c>
 8009c3e:	4b17      	ldr	r3, [pc, #92]	@ (8009c9c <tcp_input_delayed_close+0x6c>)
 8009c40:	f240 225a 	movw	r2, #602	@ 0x25a
 8009c44:	4916      	ldr	r1, [pc, #88]	@ (8009ca0 <tcp_input_delayed_close+0x70>)
 8009c46:	4817      	ldr	r0, [pc, #92]	@ (8009ca4 <tcp_input_delayed_close+0x74>)
 8009c48:	f006 f82a 	bl	800fca0 <iprintf>

  if (recv_flags & TF_CLOSED) {
 8009c4c:	4b16      	ldr	r3, [pc, #88]	@ (8009ca8 <tcp_input_delayed_close+0x78>)
 8009c4e:	781b      	ldrb	r3, [r3, #0]
 8009c50:	f003 0310 	and.w	r3, r3, #16
 8009c54:	2b00      	cmp	r3, #0
 8009c56:	d01c      	beq.n	8009c92 <tcp_input_delayed_close+0x62>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	8b5b      	ldrh	r3, [r3, #26]
 8009c5c:	f003 0310 	and.w	r3, r3, #16
 8009c60:	2b00      	cmp	r3, #0
 8009c62:	d10d      	bne.n	8009c80 <tcp_input_delayed_close+0x50>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009c6a:	2b00      	cmp	r3, #0
 8009c6c:	d008      	beq.n	8009c80 <tcp_input_delayed_close+0x50>
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009c74:	687a      	ldr	r2, [r7, #4]
 8009c76:	6912      	ldr	r2, [r2, #16]
 8009c78:	f06f 010e 	mvn.w	r1, #14
 8009c7c:	4610      	mov	r0, r2
 8009c7e:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8009c80:	6879      	ldr	r1, [r7, #4]
 8009c82:	480a      	ldr	r0, [pc, #40]	@ (8009cac <tcp_input_delayed_close+0x7c>)
 8009c84:	f7ff fa50 	bl	8009128 <tcp_pcb_remove>
    tcp_free(pcb);
 8009c88:	6878      	ldr	r0, [r7, #4]
 8009c8a:	f7fe f83b 	bl	8007d04 <tcp_free>
    return 1;
 8009c8e:	2301      	movs	r3, #1
 8009c90:	e000      	b.n	8009c94 <tcp_input_delayed_close+0x64>
  }
  return 0;
 8009c92:	2300      	movs	r3, #0
}
 8009c94:	4618      	mov	r0, r3
 8009c96:	3708      	adds	r7, #8
 8009c98:	46bd      	mov	sp, r7
 8009c9a:	bd80      	pop	{r7, pc}
 8009c9c:	08011cfc 	.word	0x08011cfc
 8009ca0:	08011ecc 	.word	0x08011ecc
 8009ca4:	08011d48 	.word	0x08011d48
 8009ca8:	200081f9 	.word	0x200081f9
 8009cac:	200081c0 	.word	0x200081c0

08009cb0 <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 8009cb0:	b590      	push	{r4, r7, lr}
 8009cb2:	b08b      	sub	sp, #44	@ 0x2c
 8009cb4:	af04      	add	r7, sp, #16
 8009cb6:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 8009cb8:	4b6f      	ldr	r3, [pc, #444]	@ (8009e78 <tcp_listen_input+0x1c8>)
 8009cba:	781b      	ldrb	r3, [r3, #0]
 8009cbc:	f003 0304 	and.w	r3, r3, #4
 8009cc0:	2b00      	cmp	r3, #0
 8009cc2:	f040 80d2 	bne.w	8009e6a <tcp_listen_input+0x1ba>
    /* An incoming RST should be ignored. Return. */
    return;
  }

  LWIP_ASSERT("tcp_listen_input: invalid pcb", pcb != NULL);
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	2b00      	cmp	r3, #0
 8009cca:	d106      	bne.n	8009cda <tcp_listen_input+0x2a>
 8009ccc:	4b6b      	ldr	r3, [pc, #428]	@ (8009e7c <tcp_listen_input+0x1cc>)
 8009cce:	f240 2281 	movw	r2, #641	@ 0x281
 8009cd2:	496b      	ldr	r1, [pc, #428]	@ (8009e80 <tcp_listen_input+0x1d0>)
 8009cd4:	486b      	ldr	r0, [pc, #428]	@ (8009e84 <tcp_listen_input+0x1d4>)
 8009cd6:	f005 ffe3 	bl	800fca0 <iprintf>

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 8009cda:	4b67      	ldr	r3, [pc, #412]	@ (8009e78 <tcp_listen_input+0x1c8>)
 8009cdc:	781b      	ldrb	r3, [r3, #0]
 8009cde:	f003 0310 	and.w	r3, r3, #16
 8009ce2:	2b00      	cmp	r3, #0
 8009ce4:	d019      	beq.n	8009d1a <tcp_listen_input+0x6a>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8009ce6:	4b68      	ldr	r3, [pc, #416]	@ (8009e88 <tcp_listen_input+0x1d8>)
 8009ce8:	6819      	ldr	r1, [r3, #0]
 8009cea:	4b68      	ldr	r3, [pc, #416]	@ (8009e8c <tcp_listen_input+0x1dc>)
 8009cec:	881b      	ldrh	r3, [r3, #0]
 8009cee:	461a      	mov	r2, r3
 8009cf0:	4b67      	ldr	r3, [pc, #412]	@ (8009e90 <tcp_listen_input+0x1e0>)
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	18d0      	adds	r0, r2, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8009cf6:	4b67      	ldr	r3, [pc, #412]	@ (8009e94 <tcp_listen_input+0x1e4>)
 8009cf8:	681b      	ldr	r3, [r3, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8009cfa:	885b      	ldrh	r3, [r3, #2]
 8009cfc:	b29b      	uxth	r3, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8009cfe:	4a65      	ldr	r2, [pc, #404]	@ (8009e94 <tcp_listen_input+0x1e4>)
 8009d00:	6812      	ldr	r2, [r2, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8009d02:	8812      	ldrh	r2, [r2, #0]
 8009d04:	b292      	uxth	r2, r2
 8009d06:	9202      	str	r2, [sp, #8]
 8009d08:	9301      	str	r3, [sp, #4]
 8009d0a:	4b63      	ldr	r3, [pc, #396]	@ (8009e98 <tcp_listen_input+0x1e8>)
 8009d0c:	9300      	str	r3, [sp, #0]
 8009d0e:	4b63      	ldr	r3, [pc, #396]	@ (8009e9c <tcp_listen_input+0x1ec>)
 8009d10:	4602      	mov	r2, r0
 8009d12:	6878      	ldr	r0, [r7, #4]
 8009d14:	f002 ff7a 	bl	800cc0c <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 8009d18:	e0a9      	b.n	8009e6e <tcp_listen_input+0x1be>
  } else if (flags & TCP_SYN) {
 8009d1a:	4b57      	ldr	r3, [pc, #348]	@ (8009e78 <tcp_listen_input+0x1c8>)
 8009d1c:	781b      	ldrb	r3, [r3, #0]
 8009d1e:	f003 0302 	and.w	r3, r3, #2
 8009d22:	2b00      	cmp	r3, #0
 8009d24:	f000 80a3 	beq.w	8009e6e <tcp_listen_input+0x1be>
    npcb = tcp_alloc(pcb->prio);
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	7d5b      	ldrb	r3, [r3, #21]
 8009d2c:	4618      	mov	r0, r3
 8009d2e:	f7ff f927 	bl	8008f80 <tcp_alloc>
 8009d32:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 8009d34:	697b      	ldr	r3, [r7, #20]
 8009d36:	2b00      	cmp	r3, #0
 8009d38:	d111      	bne.n	8009d5e <tcp_listen_input+0xae>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	699b      	ldr	r3, [r3, #24]
 8009d3e:	2b00      	cmp	r3, #0
 8009d40:	d00a      	beq.n	8009d58 <tcp_listen_input+0xa8>
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	699b      	ldr	r3, [r3, #24]
 8009d46:	687a      	ldr	r2, [r7, #4]
 8009d48:	6910      	ldr	r0, [r2, #16]
 8009d4a:	f04f 32ff 	mov.w	r2, #4294967295
 8009d4e:	2100      	movs	r1, #0
 8009d50:	4798      	blx	r3
 8009d52:	4603      	mov	r3, r0
 8009d54:	73bb      	strb	r3, [r7, #14]
      return;
 8009d56:	e08b      	b.n	8009e70 <tcp_listen_input+0x1c0>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8009d58:	23f0      	movs	r3, #240	@ 0xf0
 8009d5a:	73bb      	strb	r3, [r7, #14]
      return;
 8009d5c:	e088      	b.n	8009e70 <tcp_listen_input+0x1c0>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 8009d5e:	4b50      	ldr	r3, [pc, #320]	@ (8009ea0 <tcp_listen_input+0x1f0>)
 8009d60:	695a      	ldr	r2, [r3, #20]
 8009d62:	697b      	ldr	r3, [r7, #20]
 8009d64:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 8009d66:	4b4e      	ldr	r3, [pc, #312]	@ (8009ea0 <tcp_listen_input+0x1f0>)
 8009d68:	691a      	ldr	r2, [r3, #16]
 8009d6a:	697b      	ldr	r3, [r7, #20]
 8009d6c:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	8ada      	ldrh	r2, [r3, #22]
 8009d72:	697b      	ldr	r3, [r7, #20]
 8009d74:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 8009d76:	4b47      	ldr	r3, [pc, #284]	@ (8009e94 <tcp_listen_input+0x1e4>)
 8009d78:	681b      	ldr	r3, [r3, #0]
 8009d7a:	881b      	ldrh	r3, [r3, #0]
 8009d7c:	b29a      	uxth	r2, r3
 8009d7e:	697b      	ldr	r3, [r7, #20]
 8009d80:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 8009d82:	697b      	ldr	r3, [r7, #20]
 8009d84:	2203      	movs	r2, #3
 8009d86:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 8009d88:	4b41      	ldr	r3, [pc, #260]	@ (8009e90 <tcp_listen_input+0x1e0>)
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	1c5a      	adds	r2, r3, #1
 8009d8e:	697b      	ldr	r3, [r7, #20]
 8009d90:	625a      	str	r2, [r3, #36]	@ 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 8009d92:	697b      	ldr	r3, [r7, #20]
 8009d94:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009d96:	697b      	ldr	r3, [r7, #20]
 8009d98:	62da      	str	r2, [r3, #44]	@ 0x2c
    iss = tcp_next_iss(npcb);
 8009d9a:	6978      	ldr	r0, [r7, #20]
 8009d9c:	f7ff fa58 	bl	8009250 <tcp_next_iss>
 8009da0:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 8009da2:	697b      	ldr	r3, [r7, #20]
 8009da4:	693a      	ldr	r2, [r7, #16]
 8009da6:	659a      	str	r2, [r3, #88]	@ 0x58
    npcb->snd_nxt = iss;
 8009da8:	697b      	ldr	r3, [r7, #20]
 8009daa:	693a      	ldr	r2, [r7, #16]
 8009dac:	651a      	str	r2, [r3, #80]	@ 0x50
    npcb->lastack = iss;
 8009dae:	697b      	ldr	r3, [r7, #20]
 8009db0:	693a      	ldr	r2, [r7, #16]
 8009db2:	645a      	str	r2, [r3, #68]	@ 0x44
    npcb->snd_lbb = iss;
 8009db4:	697b      	ldr	r3, [r7, #20]
 8009db6:	693a      	ldr	r2, [r7, #16]
 8009db8:	65da      	str	r2, [r3, #92]	@ 0x5c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 8009dba:	4b35      	ldr	r3, [pc, #212]	@ (8009e90 <tcp_listen_input+0x1e0>)
 8009dbc:	681b      	ldr	r3, [r3, #0]
 8009dbe:	1e5a      	subs	r2, r3, #1
 8009dc0:	697b      	ldr	r3, [r7, #20]
 8009dc2:	655a      	str	r2, [r3, #84]	@ 0x54
    npcb->callback_arg = pcb->callback_arg;
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	691a      	ldr	r2, [r3, #16]
 8009dc8:	697b      	ldr	r3, [r7, #20]
 8009dca:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 8009dcc:	697b      	ldr	r3, [r7, #20]
 8009dce:	687a      	ldr	r2, [r7, #4]
 8009dd0:	67da      	str	r2, [r3, #124]	@ 0x7c
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	7a5b      	ldrb	r3, [r3, #9]
 8009dd6:	f003 030c 	and.w	r3, r3, #12
 8009dda:	b2da      	uxtb	r2, r3
 8009ddc:	697b      	ldr	r3, [r7, #20]
 8009dde:	725a      	strb	r2, [r3, #9]
    npcb->netif_idx = pcb->netif_idx;
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	7a1a      	ldrb	r2, [r3, #8]
 8009de4:	697b      	ldr	r3, [r7, #20]
 8009de6:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 8009de8:	4b2e      	ldr	r3, [pc, #184]	@ (8009ea4 <tcp_listen_input+0x1f4>)
 8009dea:	681a      	ldr	r2, [r3, #0]
 8009dec:	697b      	ldr	r3, [r7, #20]
 8009dee:	60da      	str	r2, [r3, #12]
 8009df0:	4a2c      	ldr	r2, [pc, #176]	@ (8009ea4 <tcp_listen_input+0x1f4>)
 8009df2:	697b      	ldr	r3, [r7, #20]
 8009df4:	6013      	str	r3, [r2, #0]
 8009df6:	f003 f8cb 	bl	800cf90 <tcp_timer_needed>
 8009dfa:	4b2b      	ldr	r3, [pc, #172]	@ (8009ea8 <tcp_listen_input+0x1f8>)
 8009dfc:	2201      	movs	r2, #1
 8009dfe:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 8009e00:	6978      	ldr	r0, [r7, #20]
 8009e02:	f001 fd8b 	bl	800b91c <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 8009e06:	4b23      	ldr	r3, [pc, #140]	@ (8009e94 <tcp_listen_input+0x1e4>)
 8009e08:	681b      	ldr	r3, [r3, #0]
 8009e0a:	89db      	ldrh	r3, [r3, #14]
 8009e0c:	b29a      	uxth	r2, r3
 8009e0e:	697b      	ldr	r3, [r7, #20]
 8009e10:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 8009e14:	697b      	ldr	r3, [r7, #20]
 8009e16:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 8009e1a:	697b      	ldr	r3, [r7, #20]
 8009e1c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 8009e20:	697b      	ldr	r3, [r7, #20]
 8009e22:	8e5c      	ldrh	r4, [r3, #50]	@ 0x32
 8009e24:	697b      	ldr	r3, [r7, #20]
 8009e26:	3304      	adds	r3, #4
 8009e28:	4618      	mov	r0, r3
 8009e2a:	f004 fc4d 	bl	800e6c8 <ip4_route>
 8009e2e:	4601      	mov	r1, r0
 8009e30:	697b      	ldr	r3, [r7, #20]
 8009e32:	3304      	adds	r3, #4
 8009e34:	461a      	mov	r2, r3
 8009e36:	4620      	mov	r0, r4
 8009e38:	f7ff fa30 	bl	800929c <tcp_eff_send_mss_netif>
 8009e3c:	4603      	mov	r3, r0
 8009e3e:	461a      	mov	r2, r3
 8009e40:	697b      	ldr	r3, [r7, #20]
 8009e42:	865a      	strh	r2, [r3, #50]	@ 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 8009e44:	2112      	movs	r1, #18
 8009e46:	6978      	ldr	r0, [r7, #20]
 8009e48:	f002 f83e 	bl	800bec8 <tcp_enqueue_flags>
 8009e4c:	4603      	mov	r3, r0
 8009e4e:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 8009e50:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009e54:	2b00      	cmp	r3, #0
 8009e56:	d004      	beq.n	8009e62 <tcp_listen_input+0x1b2>
      tcp_abandon(npcb, 0);
 8009e58:	2100      	movs	r1, #0
 8009e5a:	6978      	ldr	r0, [r7, #20]
 8009e5c:	f7fe f97c 	bl	8008158 <tcp_abandon>
      return;
 8009e60:	e006      	b.n	8009e70 <tcp_listen_input+0x1c0>
    tcp_output(npcb);
 8009e62:	6978      	ldr	r0, [r7, #20]
 8009e64:	f002 f91e 	bl	800c0a4 <tcp_output>
  return;
 8009e68:	e001      	b.n	8009e6e <tcp_listen_input+0x1be>
    return;
 8009e6a:	bf00      	nop
 8009e6c:	e000      	b.n	8009e70 <tcp_listen_input+0x1c0>
  return;
 8009e6e:	bf00      	nop
}
 8009e70:	371c      	adds	r7, #28
 8009e72:	46bd      	mov	sp, r7
 8009e74:	bd90      	pop	{r4, r7, pc}
 8009e76:	bf00      	nop
 8009e78:	200081f8 	.word	0x200081f8
 8009e7c:	08011cfc 	.word	0x08011cfc
 8009e80:	08011ef4 	.word	0x08011ef4
 8009e84:	08011d48 	.word	0x08011d48
 8009e88:	200081f0 	.word	0x200081f0
 8009e8c:	200081f6 	.word	0x200081f6
 8009e90:	200081ec 	.word	0x200081ec
 8009e94:	200081dc 	.word	0x200081dc
 8009e98:	200052a8 	.word	0x200052a8
 8009e9c:	200052ac 	.word	0x200052ac
 8009ea0:	20005298 	.word	0x20005298
 8009ea4:	200081c0 	.word	0x200081c0
 8009ea8:	200081c8 	.word	0x200081c8

08009eac <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 8009eac:	b580      	push	{r7, lr}
 8009eae:	b086      	sub	sp, #24
 8009eb0:	af04      	add	r7, sp, #16
 8009eb2:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 8009eb4:	4b2f      	ldr	r3, [pc, #188]	@ (8009f74 <tcp_timewait_input+0xc8>)
 8009eb6:	781b      	ldrb	r3, [r3, #0]
 8009eb8:	f003 0304 	and.w	r3, r3, #4
 8009ebc:	2b00      	cmp	r3, #0
 8009ebe:	d153      	bne.n	8009f68 <tcp_timewait_input+0xbc>
    return;
  }

  LWIP_ASSERT("tcp_timewait_input: invalid pcb", pcb != NULL);
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	2b00      	cmp	r3, #0
 8009ec4:	d106      	bne.n	8009ed4 <tcp_timewait_input+0x28>
 8009ec6:	4b2c      	ldr	r3, [pc, #176]	@ (8009f78 <tcp_timewait_input+0xcc>)
 8009ec8:	f240 22ee 	movw	r2, #750	@ 0x2ee
 8009ecc:	492b      	ldr	r1, [pc, #172]	@ (8009f7c <tcp_timewait_input+0xd0>)
 8009ece:	482c      	ldr	r0, [pc, #176]	@ (8009f80 <tcp_timewait_input+0xd4>)
 8009ed0:	f005 fee6 	bl	800fca0 <iprintf>

  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 8009ed4:	4b27      	ldr	r3, [pc, #156]	@ (8009f74 <tcp_timewait_input+0xc8>)
 8009ed6:	781b      	ldrb	r3, [r3, #0]
 8009ed8:	f003 0302 	and.w	r3, r3, #2
 8009edc:	2b00      	cmp	r3, #0
 8009ede:	d02a      	beq.n	8009f36 <tcp_timewait_input+0x8a>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 8009ee0:	4b28      	ldr	r3, [pc, #160]	@ (8009f84 <tcp_timewait_input+0xd8>)
 8009ee2:	681a      	ldr	r2, [r3, #0]
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009ee8:	1ad3      	subs	r3, r2, r3
 8009eea:	2b00      	cmp	r3, #0
 8009eec:	db2d      	blt.n	8009f4a <tcp_timewait_input+0x9e>
 8009eee:	4b25      	ldr	r3, [pc, #148]	@ (8009f84 <tcp_timewait_input+0xd8>)
 8009ef0:	681a      	ldr	r2, [r3, #0]
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009ef6:	6879      	ldr	r1, [r7, #4]
 8009ef8:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8009efa:	440b      	add	r3, r1
 8009efc:	1ad3      	subs	r3, r2, r3
 8009efe:	2b00      	cmp	r3, #0
 8009f00:	dc23      	bgt.n	8009f4a <tcp_timewait_input+0x9e>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8009f02:	4b21      	ldr	r3, [pc, #132]	@ (8009f88 <tcp_timewait_input+0xdc>)
 8009f04:	6819      	ldr	r1, [r3, #0]
 8009f06:	4b21      	ldr	r3, [pc, #132]	@ (8009f8c <tcp_timewait_input+0xe0>)
 8009f08:	881b      	ldrh	r3, [r3, #0]
 8009f0a:	461a      	mov	r2, r3
 8009f0c:	4b1d      	ldr	r3, [pc, #116]	@ (8009f84 <tcp_timewait_input+0xd8>)
 8009f0e:	681b      	ldr	r3, [r3, #0]
 8009f10:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8009f12:	4b1f      	ldr	r3, [pc, #124]	@ (8009f90 <tcp_timewait_input+0xe4>)
 8009f14:	681b      	ldr	r3, [r3, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8009f16:	885b      	ldrh	r3, [r3, #2]
 8009f18:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8009f1a:	4a1d      	ldr	r2, [pc, #116]	@ (8009f90 <tcp_timewait_input+0xe4>)
 8009f1c:	6812      	ldr	r2, [r2, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8009f1e:	8812      	ldrh	r2, [r2, #0]
 8009f20:	b292      	uxth	r2, r2
 8009f22:	9202      	str	r2, [sp, #8]
 8009f24:	9301      	str	r3, [sp, #4]
 8009f26:	4b1b      	ldr	r3, [pc, #108]	@ (8009f94 <tcp_timewait_input+0xe8>)
 8009f28:	9300      	str	r3, [sp, #0]
 8009f2a:	4b1b      	ldr	r3, [pc, #108]	@ (8009f98 <tcp_timewait_input+0xec>)
 8009f2c:	4602      	mov	r2, r0
 8009f2e:	6878      	ldr	r0, [r7, #4]
 8009f30:	f002 fe6c 	bl	800cc0c <tcp_rst>
      return;
 8009f34:	e01b      	b.n	8009f6e <tcp_timewait_input+0xc2>
    }
  } else if (flags & TCP_FIN) {
 8009f36:	4b0f      	ldr	r3, [pc, #60]	@ (8009f74 <tcp_timewait_input+0xc8>)
 8009f38:	781b      	ldrb	r3, [r3, #0]
 8009f3a:	f003 0301 	and.w	r3, r3, #1
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	d003      	beq.n	8009f4a <tcp_timewait_input+0x9e>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 8009f42:	4b16      	ldr	r3, [pc, #88]	@ (8009f9c <tcp_timewait_input+0xf0>)
 8009f44:	681a      	ldr	r2, [r3, #0]
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 8009f4a:	4b10      	ldr	r3, [pc, #64]	@ (8009f8c <tcp_timewait_input+0xe0>)
 8009f4c:	881b      	ldrh	r3, [r3, #0]
 8009f4e:	2b00      	cmp	r3, #0
 8009f50:	d00c      	beq.n	8009f6c <tcp_timewait_input+0xc0>
    /* Acknowledge data, FIN or out-of-window SYN */
    tcp_ack_now(pcb);
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	8b5b      	ldrh	r3, [r3, #26]
 8009f56:	f043 0302 	orr.w	r3, r3, #2
 8009f5a:	b29a      	uxth	r2, r3
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8009f60:	6878      	ldr	r0, [r7, #4]
 8009f62:	f002 f89f 	bl	800c0a4 <tcp_output>
  }
  return;
 8009f66:	e001      	b.n	8009f6c <tcp_timewait_input+0xc0>
    return;
 8009f68:	bf00      	nop
 8009f6a:	e000      	b.n	8009f6e <tcp_timewait_input+0xc2>
  return;
 8009f6c:	bf00      	nop
}
 8009f6e:	3708      	adds	r7, #8
 8009f70:	46bd      	mov	sp, r7
 8009f72:	bd80      	pop	{r7, pc}
 8009f74:	200081f8 	.word	0x200081f8
 8009f78:	08011cfc 	.word	0x08011cfc
 8009f7c:	08011f14 	.word	0x08011f14
 8009f80:	08011d48 	.word	0x08011d48
 8009f84:	200081ec 	.word	0x200081ec
 8009f88:	200081f0 	.word	0x200081f0
 8009f8c:	200081f6 	.word	0x200081f6
 8009f90:	200081dc 	.word	0x200081dc
 8009f94:	200052a8 	.word	0x200052a8
 8009f98:	200052ac 	.word	0x200052ac
 8009f9c:	200081b4 	.word	0x200081b4

08009fa0 <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 8009fa0:	b590      	push	{r4, r7, lr}
 8009fa2:	b08d      	sub	sp, #52	@ 0x34
 8009fa4:	af04      	add	r7, sp, #16
 8009fa6:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 8009fa8:	2300      	movs	r3, #0
 8009faa:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 8009fac:	2300      	movs	r3, #0
 8009fae:	76bb      	strb	r3, [r7, #26]

  LWIP_ASSERT("tcp_process: invalid pcb", pcb != NULL);
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	2b00      	cmp	r3, #0
 8009fb4:	d106      	bne.n	8009fc4 <tcp_process+0x24>
 8009fb6:	4b9d      	ldr	r3, [pc, #628]	@ (800a22c <tcp_process+0x28c>)
 8009fb8:	f44f 7247 	mov.w	r2, #796	@ 0x31c
 8009fbc:	499c      	ldr	r1, [pc, #624]	@ (800a230 <tcp_process+0x290>)
 8009fbe:	489d      	ldr	r0, [pc, #628]	@ (800a234 <tcp_process+0x294>)
 8009fc0:	f005 fe6e 	bl	800fca0 <iprintf>

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 8009fc4:	4b9c      	ldr	r3, [pc, #624]	@ (800a238 <tcp_process+0x298>)
 8009fc6:	781b      	ldrb	r3, [r3, #0]
 8009fc8:	f003 0304 	and.w	r3, r3, #4
 8009fcc:	2b00      	cmp	r3, #0
 8009fce:	d04e      	beq.n	800a06e <tcp_process+0xce>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	7d1b      	ldrb	r3, [r3, #20]
 8009fd4:	2b02      	cmp	r3, #2
 8009fd6:	d108      	bne.n	8009fea <tcp_process+0x4a>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8009fdc:	4b97      	ldr	r3, [pc, #604]	@ (800a23c <tcp_process+0x29c>)
 8009fde:	681b      	ldr	r3, [r3, #0]
 8009fe0:	429a      	cmp	r2, r3
 8009fe2:	d123      	bne.n	800a02c <tcp_process+0x8c>
        acceptable = 1;
 8009fe4:	2301      	movs	r3, #1
 8009fe6:	76fb      	strb	r3, [r7, #27]
 8009fe8:	e020      	b.n	800a02c <tcp_process+0x8c>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009fee:	4b94      	ldr	r3, [pc, #592]	@ (800a240 <tcp_process+0x2a0>)
 8009ff0:	681b      	ldr	r3, [r3, #0]
 8009ff2:	429a      	cmp	r2, r3
 8009ff4:	d102      	bne.n	8009ffc <tcp_process+0x5c>
        acceptable = 1;
 8009ff6:	2301      	movs	r3, #1
 8009ff8:	76fb      	strb	r3, [r7, #27]
 8009ffa:	e017      	b.n	800a02c <tcp_process+0x8c>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8009ffc:	4b90      	ldr	r3, [pc, #576]	@ (800a240 <tcp_process+0x2a0>)
 8009ffe:	681a      	ldr	r2, [r3, #0]
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a004:	1ad3      	subs	r3, r2, r3
 800a006:	2b00      	cmp	r3, #0
 800a008:	db10      	blt.n	800a02c <tcp_process+0x8c>
 800a00a:	4b8d      	ldr	r3, [pc, #564]	@ (800a240 <tcp_process+0x2a0>)
 800a00c:	681a      	ldr	r2, [r3, #0]
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a012:	6879      	ldr	r1, [r7, #4]
 800a014:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 800a016:	440b      	add	r3, r1
 800a018:	1ad3      	subs	r3, r2, r3
 800a01a:	2b00      	cmp	r3, #0
 800a01c:	dc06      	bgt.n	800a02c <tcp_process+0x8c>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we send a challenge ACK
           and wait for a re-send with matching sequence number.
           This follows RFC 5961 section 3.2 and addresses CVE-2004-0230
           (RST spoofing attack), which is present in RFC 793 RST handling. */
        tcp_ack_now(pcb);
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	8b5b      	ldrh	r3, [r3, #26]
 800a022:	f043 0302 	orr.w	r3, r3, #2
 800a026:	b29a      	uxth	r2, r3
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	835a      	strh	r2, [r3, #26]
      }
    }

    if (acceptable) {
 800a02c:	7efb      	ldrb	r3, [r7, #27]
 800a02e:	2b00      	cmp	r3, #0
 800a030:	d01b      	beq.n	800a06a <tcp_process+0xca>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	7d1b      	ldrb	r3, [r3, #20]
 800a036:	2b00      	cmp	r3, #0
 800a038:	d106      	bne.n	800a048 <tcp_process+0xa8>
 800a03a:	4b7c      	ldr	r3, [pc, #496]	@ (800a22c <tcp_process+0x28c>)
 800a03c:	f44f 724e 	mov.w	r2, #824	@ 0x338
 800a040:	4980      	ldr	r1, [pc, #512]	@ (800a244 <tcp_process+0x2a4>)
 800a042:	487c      	ldr	r0, [pc, #496]	@ (800a234 <tcp_process+0x294>)
 800a044:	f005 fe2c 	bl	800fca0 <iprintf>
      recv_flags |= TF_RESET;
 800a048:	4b7f      	ldr	r3, [pc, #508]	@ (800a248 <tcp_process+0x2a8>)
 800a04a:	781b      	ldrb	r3, [r3, #0]
 800a04c:	f043 0308 	orr.w	r3, r3, #8
 800a050:	b2da      	uxtb	r2, r3
 800a052:	4b7d      	ldr	r3, [pc, #500]	@ (800a248 <tcp_process+0x2a8>)
 800a054:	701a      	strb	r2, [r3, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	8b5b      	ldrh	r3, [r3, #26]
 800a05a:	f023 0301 	bic.w	r3, r3, #1
 800a05e:	b29a      	uxth	r2, r3
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	835a      	strh	r2, [r3, #26]
      return ERR_RST;
 800a064:	f06f 030d 	mvn.w	r3, #13
 800a068:	e37a      	b.n	800a760 <tcp_process+0x7c0>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                                    seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                              seqno, pcb->rcv_nxt));
      return ERR_OK;
 800a06a:	2300      	movs	r3, #0
 800a06c:	e378      	b.n	800a760 <tcp_process+0x7c0>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 800a06e:	4b72      	ldr	r3, [pc, #456]	@ (800a238 <tcp_process+0x298>)
 800a070:	781b      	ldrb	r3, [r3, #0]
 800a072:	f003 0302 	and.w	r3, r3, #2
 800a076:	2b00      	cmp	r3, #0
 800a078:	d010      	beq.n	800a09c <tcp_process+0xfc>
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	7d1b      	ldrb	r3, [r3, #20]
 800a07e:	2b02      	cmp	r3, #2
 800a080:	d00c      	beq.n	800a09c <tcp_process+0xfc>
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	7d1b      	ldrb	r3, [r3, #20]
 800a086:	2b03      	cmp	r3, #3
 800a088:	d008      	beq.n	800a09c <tcp_process+0xfc>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	8b5b      	ldrh	r3, [r3, #26]
 800a08e:	f043 0302 	orr.w	r3, r3, #2
 800a092:	b29a      	uxth	r2, r3
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	835a      	strh	r2, [r3, #26]
    return ERR_OK;
 800a098:	2300      	movs	r3, #0
 800a09a:	e361      	b.n	800a760 <tcp_process+0x7c0>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	8b5b      	ldrh	r3, [r3, #26]
 800a0a0:	f003 0310 	and.w	r3, r3, #16
 800a0a4:	2b00      	cmp	r3, #0
 800a0a6:	d103      	bne.n	800a0b0 <tcp_process+0x110>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 800a0a8:	4b68      	ldr	r3, [pc, #416]	@ (800a24c <tcp_process+0x2ac>)
 800a0aa:	681a      	ldr	r2, [r3, #0]
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	2200      	movs	r2, #0
 800a0b4:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
  pcb->persist_probe = 0;
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	2200      	movs	r2, #0
 800a0bc:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a

  tcp_parseopt(pcb);
 800a0c0:	6878      	ldr	r0, [r7, #4]
 800a0c2:	f001 fc2b 	bl	800b91c <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	7d1b      	ldrb	r3, [r3, #20]
 800a0ca:	3b02      	subs	r3, #2
 800a0cc:	2b07      	cmp	r3, #7
 800a0ce:	f200 8337 	bhi.w	800a740 <tcp_process+0x7a0>
 800a0d2:	a201      	add	r2, pc, #4	@ (adr r2, 800a0d8 <tcp_process+0x138>)
 800a0d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a0d8:	0800a0f9 	.word	0x0800a0f9
 800a0dc:	0800a329 	.word	0x0800a329
 800a0e0:	0800a4a1 	.word	0x0800a4a1
 800a0e4:	0800a4cb 	.word	0x0800a4cb
 800a0e8:	0800a5ef 	.word	0x0800a5ef
 800a0ec:	0800a4a1 	.word	0x0800a4a1
 800a0f0:	0800a67b 	.word	0x0800a67b
 800a0f4:	0800a70b 	.word	0x0800a70b
    case SYN_SENT:
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
                                    pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
      /* received SYN ACK with expected sequence number? */
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 800a0f8:	4b4f      	ldr	r3, [pc, #316]	@ (800a238 <tcp_process+0x298>)
 800a0fa:	781b      	ldrb	r3, [r3, #0]
 800a0fc:	f003 0310 	and.w	r3, r3, #16
 800a100:	2b00      	cmp	r3, #0
 800a102:	f000 80e4 	beq.w	800a2ce <tcp_process+0x32e>
 800a106:	4b4c      	ldr	r3, [pc, #304]	@ (800a238 <tcp_process+0x298>)
 800a108:	781b      	ldrb	r3, [r3, #0]
 800a10a:	f003 0302 	and.w	r3, r3, #2
 800a10e:	2b00      	cmp	r3, #0
 800a110:	f000 80dd 	beq.w	800a2ce <tcp_process+0x32e>
          && (ackno == pcb->lastack + 1)) {
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a118:	1c5a      	adds	r2, r3, #1
 800a11a:	4b48      	ldr	r3, [pc, #288]	@ (800a23c <tcp_process+0x29c>)
 800a11c:	681b      	ldr	r3, [r3, #0]
 800a11e:	429a      	cmp	r2, r3
 800a120:	f040 80d5 	bne.w	800a2ce <tcp_process+0x32e>
        pcb->rcv_nxt = seqno + 1;
 800a124:	4b46      	ldr	r3, [pc, #280]	@ (800a240 <tcp_process+0x2a0>)
 800a126:	681b      	ldr	r3, [r3, #0]
 800a128:	1c5a      	adds	r2, r3, #1
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	625a      	str	r2, [r3, #36]	@ 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	62da      	str	r2, [r3, #44]	@ 0x2c
        pcb->lastack = ackno;
 800a136:	4b41      	ldr	r3, [pc, #260]	@ (800a23c <tcp_process+0x29c>)
 800a138:	681a      	ldr	r2, [r3, #0]
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	645a      	str	r2, [r3, #68]	@ 0x44
        pcb->snd_wnd = tcphdr->wnd;
 800a13e:	4b44      	ldr	r3, [pc, #272]	@ (800a250 <tcp_process+0x2b0>)
 800a140:	681b      	ldr	r3, [r3, #0]
 800a142:	89db      	ldrh	r3, [r3, #14]
 800a144:	b29a      	uxth	r2, r3
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 800a158:	4b39      	ldr	r3, [pc, #228]	@ (800a240 <tcp_process+0x2a0>)
 800a15a:	681b      	ldr	r3, [r3, #0]
 800a15c:	1e5a      	subs	r2, r3, #1
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	655a      	str	r2, [r3, #84]	@ 0x54
        pcb->state = ESTABLISHED;
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	2204      	movs	r2, #4
 800a166:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	8e5c      	ldrh	r4, [r3, #50]	@ 0x32
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	3304      	adds	r3, #4
 800a170:	4618      	mov	r0, r3
 800a172:	f004 faa9 	bl	800e6c8 <ip4_route>
 800a176:	4601      	mov	r1, r0
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	3304      	adds	r3, #4
 800a17c:	461a      	mov	r2, r3
 800a17e:	4620      	mov	r0, r4
 800a180:	f7ff f88c 	bl	800929c <tcp_eff_send_mss_netif>
 800a184:	4603      	mov	r3, r0
 800a186:	461a      	mov	r2, r3
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	865a      	strh	r2, [r3, #50]	@ 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800a190:	009a      	lsls	r2, r3, #2
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800a196:	005b      	lsls	r3, r3, #1
 800a198:	f241 111c 	movw	r1, #4380	@ 0x111c
 800a19c:	428b      	cmp	r3, r1
 800a19e:	bf38      	it	cc
 800a1a0:	460b      	movcc	r3, r1
 800a1a2:	429a      	cmp	r2, r3
 800a1a4:	d204      	bcs.n	800a1b0 <tcp_process+0x210>
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800a1aa:	009b      	lsls	r3, r3, #2
 800a1ac:	b29b      	uxth	r3, r3
 800a1ae:	e00d      	b.n	800a1cc <tcp_process+0x22c>
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800a1b4:	005b      	lsls	r3, r3, #1
 800a1b6:	f241 121c 	movw	r2, #4380	@ 0x111c
 800a1ba:	4293      	cmp	r3, r2
 800a1bc:	d904      	bls.n	800a1c8 <tcp_process+0x228>
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800a1c2:	005b      	lsls	r3, r3, #1
 800a1c4:	b29b      	uxth	r3, r3
 800a1c6:	e001      	b.n	800a1cc <tcp_process+0x22c>
 800a1c8:	f241 131c 	movw	r3, #4380	@ 0x111c
 800a1cc:	687a      	ldr	r2, [r7, #4]
 800a1ce:	f8a2 3048 	strh.w	r3, [r2, #72]	@ 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 800a1d8:	2b00      	cmp	r3, #0
 800a1da:	d106      	bne.n	800a1ea <tcp_process+0x24a>
 800a1dc:	4b13      	ldr	r3, [pc, #76]	@ (800a22c <tcp_process+0x28c>)
 800a1de:	f44f 725b 	mov.w	r2, #876	@ 0x36c
 800a1e2:	491c      	ldr	r1, [pc, #112]	@ (800a254 <tcp_process+0x2b4>)
 800a1e4:	4813      	ldr	r0, [pc, #76]	@ (800a234 <tcp_process+0x294>)
 800a1e6:	f005 fd5b 	bl	800fca0 <iprintf>
        --pcb->snd_queuelen;
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 800a1f0:	3b01      	subs	r3, #1
 800a1f2:	b29a      	uxth	r2, r3
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
        rseg = pcb->unacked;
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a1fe:	61fb      	str	r3, [r7, #28]
        if (rseg == NULL) {
 800a200:	69fb      	ldr	r3, [r7, #28]
 800a202:	2b00      	cmp	r3, #0
 800a204:	d12a      	bne.n	800a25c <tcp_process+0x2bc>
          /* might happen if tcp_output fails in tcp_rexmit_rto()
             in which case the segment is on the unsent list */
          rseg = pcb->unsent;
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a20a:	61fb      	str	r3, [r7, #28]
          LWIP_ASSERT("no segment to free", rseg != NULL);
 800a20c:	69fb      	ldr	r3, [r7, #28]
 800a20e:	2b00      	cmp	r3, #0
 800a210:	d106      	bne.n	800a220 <tcp_process+0x280>
 800a212:	4b06      	ldr	r3, [pc, #24]	@ (800a22c <tcp_process+0x28c>)
 800a214:	f44f 725d 	mov.w	r2, #884	@ 0x374
 800a218:	490f      	ldr	r1, [pc, #60]	@ (800a258 <tcp_process+0x2b8>)
 800a21a:	4806      	ldr	r0, [pc, #24]	@ (800a234 <tcp_process+0x294>)
 800a21c:	f005 fd40 	bl	800fca0 <iprintf>
          pcb->unsent = rseg->next;
 800a220:	69fb      	ldr	r3, [r7, #28]
 800a222:	681a      	ldr	r2, [r3, #0]
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	66da      	str	r2, [r3, #108]	@ 0x6c
 800a228:	e01c      	b.n	800a264 <tcp_process+0x2c4>
 800a22a:	bf00      	nop
 800a22c:	08011cfc 	.word	0x08011cfc
 800a230:	08011f34 	.word	0x08011f34
 800a234:	08011d48 	.word	0x08011d48
 800a238:	200081f8 	.word	0x200081f8
 800a23c:	200081f0 	.word	0x200081f0
 800a240:	200081ec 	.word	0x200081ec
 800a244:	08011f50 	.word	0x08011f50
 800a248:	200081f9 	.word	0x200081f9
 800a24c:	200081b4 	.word	0x200081b4
 800a250:	200081dc 	.word	0x200081dc
 800a254:	08011f70 	.word	0x08011f70
 800a258:	08011f88 	.word	0x08011f88
        } else {
          pcb->unacked = rseg->next;
 800a25c:	69fb      	ldr	r3, [r7, #28]
 800a25e:	681a      	ldr	r2, [r3, #0]
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	671a      	str	r2, [r3, #112]	@ 0x70
        }
        tcp_seg_free(rseg);
 800a264:	69f8      	ldr	r0, [r7, #28]
 800a266:	f7fe fd22 	bl	8008cae <tcp_seg_free>

        /* If there's nothing left to acknowledge, stop the retransmit
           timer, otherwise reset it to start again */
        if (pcb->unacked == NULL) {
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a26e:	2b00      	cmp	r3, #0
 800a270:	d104      	bne.n	800a27c <tcp_process+0x2dc>
          pcb->rtime = -1;
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800a278:	861a      	strh	r2, [r3, #48]	@ 0x30
 800a27a:	e006      	b.n	800a28a <tcp_process+0x2ea>
        } else {
          pcb->rtime = 0;
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	2200      	movs	r2, #0
 800a280:	861a      	strh	r2, [r3, #48]	@ 0x30
          pcb->nrtx = 0;
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	2200      	movs	r2, #0
 800a286:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        }

        /* Call the user specified function to call when successfully
         * connected. */
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a290:	2b00      	cmp	r3, #0
 800a292:	d00a      	beq.n	800a2aa <tcp_process+0x30a>
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a29a:	687a      	ldr	r2, [r7, #4]
 800a29c:	6910      	ldr	r0, [r2, #16]
 800a29e:	2200      	movs	r2, #0
 800a2a0:	6879      	ldr	r1, [r7, #4]
 800a2a2:	4798      	blx	r3
 800a2a4:	4603      	mov	r3, r0
 800a2a6:	76bb      	strb	r3, [r7, #26]
 800a2a8:	e001      	b.n	800a2ae <tcp_process+0x30e>
 800a2aa:	2300      	movs	r3, #0
 800a2ac:	76bb      	strb	r3, [r7, #26]
        if (err == ERR_ABRT) {
 800a2ae:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800a2b2:	f113 0f0d 	cmn.w	r3, #13
 800a2b6:	d102      	bne.n	800a2be <tcp_process+0x31e>
          return ERR_ABRT;
 800a2b8:	f06f 030c 	mvn.w	r3, #12
 800a2bc:	e250      	b.n	800a760 <tcp_process+0x7c0>
        }
        tcp_ack_now(pcb);
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	8b5b      	ldrh	r3, [r3, #26]
 800a2c2:	f043 0302 	orr.w	r3, r3, #2
 800a2c6:	b29a      	uxth	r2, r3
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	835a      	strh	r2, [r3, #26]
        if (pcb->nrtx < TCP_SYNMAXRTX) {
          pcb->rtime = 0;
          tcp_rexmit_rto(pcb);
        }
      }
      break;
 800a2cc:	e23a      	b.n	800a744 <tcp_process+0x7a4>
      else if (flags & TCP_ACK) {
 800a2ce:	4b98      	ldr	r3, [pc, #608]	@ (800a530 <tcp_process+0x590>)
 800a2d0:	781b      	ldrb	r3, [r3, #0]
 800a2d2:	f003 0310 	and.w	r3, r3, #16
 800a2d6:	2b00      	cmp	r3, #0
 800a2d8:	f000 8234 	beq.w	800a744 <tcp_process+0x7a4>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800a2dc:	4b95      	ldr	r3, [pc, #596]	@ (800a534 <tcp_process+0x594>)
 800a2de:	6819      	ldr	r1, [r3, #0]
 800a2e0:	4b95      	ldr	r3, [pc, #596]	@ (800a538 <tcp_process+0x598>)
 800a2e2:	881b      	ldrh	r3, [r3, #0]
 800a2e4:	461a      	mov	r2, r3
 800a2e6:	4b95      	ldr	r3, [pc, #596]	@ (800a53c <tcp_process+0x59c>)
 800a2e8:	681b      	ldr	r3, [r3, #0]
 800a2ea:	18d0      	adds	r0, r2, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800a2ec:	4b94      	ldr	r3, [pc, #592]	@ (800a540 <tcp_process+0x5a0>)
 800a2ee:	681b      	ldr	r3, [r3, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800a2f0:	885b      	ldrh	r3, [r3, #2]
 800a2f2:	b29b      	uxth	r3, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800a2f4:	4a92      	ldr	r2, [pc, #584]	@ (800a540 <tcp_process+0x5a0>)
 800a2f6:	6812      	ldr	r2, [r2, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800a2f8:	8812      	ldrh	r2, [r2, #0]
 800a2fa:	b292      	uxth	r2, r2
 800a2fc:	9202      	str	r2, [sp, #8]
 800a2fe:	9301      	str	r3, [sp, #4]
 800a300:	4b90      	ldr	r3, [pc, #576]	@ (800a544 <tcp_process+0x5a4>)
 800a302:	9300      	str	r3, [sp, #0]
 800a304:	4b90      	ldr	r3, [pc, #576]	@ (800a548 <tcp_process+0x5a8>)
 800a306:	4602      	mov	r2, r0
 800a308:	6878      	ldr	r0, [r7, #4]
 800a30a:	f002 fc7f 	bl	800cc0c <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a314:	2b05      	cmp	r3, #5
 800a316:	f200 8215 	bhi.w	800a744 <tcp_process+0x7a4>
          pcb->rtime = 0;
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	2200      	movs	r2, #0
 800a31e:	861a      	strh	r2, [r3, #48]	@ 0x30
          tcp_rexmit_rto(pcb);
 800a320:	6878      	ldr	r0, [r7, #4]
 800a322:	f002 fa4b 	bl	800c7bc <tcp_rexmit_rto>
      break;
 800a326:	e20d      	b.n	800a744 <tcp_process+0x7a4>
    case SYN_RCVD:
      if (flags & TCP_ACK) {
 800a328:	4b81      	ldr	r3, [pc, #516]	@ (800a530 <tcp_process+0x590>)
 800a32a:	781b      	ldrb	r3, [r3, #0]
 800a32c:	f003 0310 	and.w	r3, r3, #16
 800a330:	2b00      	cmp	r3, #0
 800a332:	f000 80a1 	beq.w	800a478 <tcp_process+0x4d8>
        /* expected ACK number? */
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 800a336:	4b7f      	ldr	r3, [pc, #508]	@ (800a534 <tcp_process+0x594>)
 800a338:	681a      	ldr	r2, [r3, #0]
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a33e:	1ad3      	subs	r3, r2, r3
 800a340:	3b01      	subs	r3, #1
 800a342:	2b00      	cmp	r3, #0
 800a344:	db7e      	blt.n	800a444 <tcp_process+0x4a4>
 800a346:	4b7b      	ldr	r3, [pc, #492]	@ (800a534 <tcp_process+0x594>)
 800a348:	681a      	ldr	r2, [r3, #0]
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a34e:	1ad3      	subs	r3, r2, r3
 800a350:	2b00      	cmp	r3, #0
 800a352:	dc77      	bgt.n	800a444 <tcp_process+0x4a4>
          pcb->state = ESTABLISHED;
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	2204      	movs	r2, #4
 800a358:	751a      	strb	r2, [r3, #20]
          LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
          if (pcb->listener == NULL) {
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a35e:	2b00      	cmp	r3, #0
 800a360:	d102      	bne.n	800a368 <tcp_process+0x3c8>
            /* listen pcb might be closed by now */
            err = ERR_VAL;
 800a362:	23fa      	movs	r3, #250	@ 0xfa
 800a364:	76bb      	strb	r3, [r7, #26]
 800a366:	e01d      	b.n	800a3a4 <tcp_process+0x404>
          } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
          {
#if LWIP_CALLBACK_API
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a36c:	699b      	ldr	r3, [r3, #24]
 800a36e:	2b00      	cmp	r3, #0
 800a370:	d106      	bne.n	800a380 <tcp_process+0x3e0>
 800a372:	4b76      	ldr	r3, [pc, #472]	@ (800a54c <tcp_process+0x5ac>)
 800a374:	f44f 726a 	mov.w	r2, #936	@ 0x3a8
 800a378:	4975      	ldr	r1, [pc, #468]	@ (800a550 <tcp_process+0x5b0>)
 800a37a:	4876      	ldr	r0, [pc, #472]	@ (800a554 <tcp_process+0x5b4>)
 800a37c:	f005 fc90 	bl	800fca0 <iprintf>
#endif
            tcp_backlog_accepted(pcb);
            /* Call the accept function. */
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a384:	699b      	ldr	r3, [r3, #24]
 800a386:	2b00      	cmp	r3, #0
 800a388:	d00a      	beq.n	800a3a0 <tcp_process+0x400>
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a38e:	699b      	ldr	r3, [r3, #24]
 800a390:	687a      	ldr	r2, [r7, #4]
 800a392:	6910      	ldr	r0, [r2, #16]
 800a394:	2200      	movs	r2, #0
 800a396:	6879      	ldr	r1, [r7, #4]
 800a398:	4798      	blx	r3
 800a39a:	4603      	mov	r3, r0
 800a39c:	76bb      	strb	r3, [r7, #26]
 800a39e:	e001      	b.n	800a3a4 <tcp_process+0x404>
 800a3a0:	23f0      	movs	r3, #240	@ 0xf0
 800a3a2:	76bb      	strb	r3, [r7, #26]
          }
          if (err != ERR_OK) {
 800a3a4:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800a3a8:	2b00      	cmp	r3, #0
 800a3aa:	d00a      	beq.n	800a3c2 <tcp_process+0x422>
            /* If the accept function returns with an error, we abort
             * the connection. */
            /* Already aborted? */
            if (err != ERR_ABRT) {
 800a3ac:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800a3b0:	f113 0f0d 	cmn.w	r3, #13
 800a3b4:	d002      	beq.n	800a3bc <tcp_process+0x41c>
              tcp_abort(pcb);
 800a3b6:	6878      	ldr	r0, [r7, #4]
 800a3b8:	f7fd ff8c 	bl	80082d4 <tcp_abort>
            }
            return ERR_ABRT;
 800a3bc:	f06f 030c 	mvn.w	r3, #12
 800a3c0:	e1ce      	b.n	800a760 <tcp_process+0x7c0>
          }
          /* If there was any data contained within this ACK,
           * we'd better pass it on to the application as well. */
          tcp_receive(pcb);
 800a3c2:	6878      	ldr	r0, [r7, #4]
 800a3c4:	f000 fae0 	bl	800a988 <tcp_receive>

          /* Prevent ACK for SYN to generate a sent event */
          if (recv_acked != 0) {
 800a3c8:	4b63      	ldr	r3, [pc, #396]	@ (800a558 <tcp_process+0x5b8>)
 800a3ca:	881b      	ldrh	r3, [r3, #0]
 800a3cc:	2b00      	cmp	r3, #0
 800a3ce:	d005      	beq.n	800a3dc <tcp_process+0x43c>
            recv_acked--;
 800a3d0:	4b61      	ldr	r3, [pc, #388]	@ (800a558 <tcp_process+0x5b8>)
 800a3d2:	881b      	ldrh	r3, [r3, #0]
 800a3d4:	3b01      	subs	r3, #1
 800a3d6:	b29a      	uxth	r2, r3
 800a3d8:	4b5f      	ldr	r3, [pc, #380]	@ (800a558 <tcp_process+0x5b8>)
 800a3da:	801a      	strh	r2, [r3, #0]
          }

          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800a3e0:	009a      	lsls	r2, r3, #2
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800a3e6:	005b      	lsls	r3, r3, #1
 800a3e8:	f241 111c 	movw	r1, #4380	@ 0x111c
 800a3ec:	428b      	cmp	r3, r1
 800a3ee:	bf38      	it	cc
 800a3f0:	460b      	movcc	r3, r1
 800a3f2:	429a      	cmp	r2, r3
 800a3f4:	d204      	bcs.n	800a400 <tcp_process+0x460>
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800a3fa:	009b      	lsls	r3, r3, #2
 800a3fc:	b29b      	uxth	r3, r3
 800a3fe:	e00d      	b.n	800a41c <tcp_process+0x47c>
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800a404:	005b      	lsls	r3, r3, #1
 800a406:	f241 121c 	movw	r2, #4380	@ 0x111c
 800a40a:	4293      	cmp	r3, r2
 800a40c:	d904      	bls.n	800a418 <tcp_process+0x478>
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800a412:	005b      	lsls	r3, r3, #1
 800a414:	b29b      	uxth	r3, r3
 800a416:	e001      	b.n	800a41c <tcp_process+0x47c>
 800a418:	f241 131c 	movw	r3, #4380	@ 0x111c
 800a41c:	687a      	ldr	r2, [r7, #4]
 800a41e:	f8a2 3048 	strh.w	r3, [r2, #72]	@ 0x48
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          if (recv_flags & TF_GOT_FIN) {
 800a422:	4b4e      	ldr	r3, [pc, #312]	@ (800a55c <tcp_process+0x5bc>)
 800a424:	781b      	ldrb	r3, [r3, #0]
 800a426:	f003 0320 	and.w	r3, r3, #32
 800a42a:	2b00      	cmp	r3, #0
 800a42c:	d037      	beq.n	800a49e <tcp_process+0x4fe>
            tcp_ack_now(pcb);
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	8b5b      	ldrh	r3, [r3, #26]
 800a432:	f043 0302 	orr.w	r3, r3, #2
 800a436:	b29a      	uxth	r2, r3
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	835a      	strh	r2, [r3, #26]
            pcb->state = CLOSE_WAIT;
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	2207      	movs	r2, #7
 800a440:	751a      	strb	r2, [r3, #20]
          if (recv_flags & TF_GOT_FIN) {
 800a442:	e02c      	b.n	800a49e <tcp_process+0x4fe>
          }
        } else {
          /* incorrect ACK number, send RST */
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800a444:	4b3b      	ldr	r3, [pc, #236]	@ (800a534 <tcp_process+0x594>)
 800a446:	6819      	ldr	r1, [r3, #0]
 800a448:	4b3b      	ldr	r3, [pc, #236]	@ (800a538 <tcp_process+0x598>)
 800a44a:	881b      	ldrh	r3, [r3, #0]
 800a44c:	461a      	mov	r2, r3
 800a44e:	4b3b      	ldr	r3, [pc, #236]	@ (800a53c <tcp_process+0x59c>)
 800a450:	681b      	ldr	r3, [r3, #0]
 800a452:	18d0      	adds	r0, r2, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800a454:	4b3a      	ldr	r3, [pc, #232]	@ (800a540 <tcp_process+0x5a0>)
 800a456:	681b      	ldr	r3, [r3, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800a458:	885b      	ldrh	r3, [r3, #2]
 800a45a:	b29b      	uxth	r3, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800a45c:	4a38      	ldr	r2, [pc, #224]	@ (800a540 <tcp_process+0x5a0>)
 800a45e:	6812      	ldr	r2, [r2, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800a460:	8812      	ldrh	r2, [r2, #0]
 800a462:	b292      	uxth	r2, r2
 800a464:	9202      	str	r2, [sp, #8]
 800a466:	9301      	str	r3, [sp, #4]
 800a468:	4b36      	ldr	r3, [pc, #216]	@ (800a544 <tcp_process+0x5a4>)
 800a46a:	9300      	str	r3, [sp, #0]
 800a46c:	4b36      	ldr	r3, [pc, #216]	@ (800a548 <tcp_process+0x5a8>)
 800a46e:	4602      	mov	r2, r0
 800a470:	6878      	ldr	r0, [r7, #4]
 800a472:	f002 fbcb 	bl	800cc0c <tcp_rst>
        }
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
        /* Looks like another copy of the SYN - retransmit our SYN-ACK */
        tcp_rexmit(pcb);
      }
      break;
 800a476:	e167      	b.n	800a748 <tcp_process+0x7a8>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 800a478:	4b2d      	ldr	r3, [pc, #180]	@ (800a530 <tcp_process+0x590>)
 800a47a:	781b      	ldrb	r3, [r3, #0]
 800a47c:	f003 0302 	and.w	r3, r3, #2
 800a480:	2b00      	cmp	r3, #0
 800a482:	f000 8161 	beq.w	800a748 <tcp_process+0x7a8>
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a48a:	1e5a      	subs	r2, r3, #1
 800a48c:	4b2b      	ldr	r3, [pc, #172]	@ (800a53c <tcp_process+0x59c>)
 800a48e:	681b      	ldr	r3, [r3, #0]
 800a490:	429a      	cmp	r2, r3
 800a492:	f040 8159 	bne.w	800a748 <tcp_process+0x7a8>
        tcp_rexmit(pcb);
 800a496:	6878      	ldr	r0, [r7, #4]
 800a498:	f002 f9b2 	bl	800c800 <tcp_rexmit>
      break;
 800a49c:	e154      	b.n	800a748 <tcp_process+0x7a8>
 800a49e:	e153      	b.n	800a748 <tcp_process+0x7a8>
    case CLOSE_WAIT:
    /* FALLTHROUGH */
    case ESTABLISHED:
      tcp_receive(pcb);
 800a4a0:	6878      	ldr	r0, [r7, #4]
 800a4a2:	f000 fa71 	bl	800a988 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 800a4a6:	4b2d      	ldr	r3, [pc, #180]	@ (800a55c <tcp_process+0x5bc>)
 800a4a8:	781b      	ldrb	r3, [r3, #0]
 800a4aa:	f003 0320 	and.w	r3, r3, #32
 800a4ae:	2b00      	cmp	r3, #0
 800a4b0:	f000 814c 	beq.w	800a74c <tcp_process+0x7ac>
        tcp_ack_now(pcb);
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	8b5b      	ldrh	r3, [r3, #26]
 800a4b8:	f043 0302 	orr.w	r3, r3, #2
 800a4bc:	b29a      	uxth	r2, r3
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	835a      	strh	r2, [r3, #26]
        pcb->state = CLOSE_WAIT;
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	2207      	movs	r2, #7
 800a4c6:	751a      	strb	r2, [r3, #20]
      }
      break;
 800a4c8:	e140      	b.n	800a74c <tcp_process+0x7ac>
    case FIN_WAIT_1:
      tcp_receive(pcb);
 800a4ca:	6878      	ldr	r0, [r7, #4]
 800a4cc:	f000 fa5c 	bl	800a988 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 800a4d0:	4b22      	ldr	r3, [pc, #136]	@ (800a55c <tcp_process+0x5bc>)
 800a4d2:	781b      	ldrb	r3, [r3, #0]
 800a4d4:	f003 0320 	and.w	r3, r3, #32
 800a4d8:	2b00      	cmp	r3, #0
 800a4da:	d071      	beq.n	800a5c0 <tcp_process+0x620>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800a4dc:	4b14      	ldr	r3, [pc, #80]	@ (800a530 <tcp_process+0x590>)
 800a4de:	781b      	ldrb	r3, [r3, #0]
 800a4e0:	f003 0310 	and.w	r3, r3, #16
 800a4e4:	2b00      	cmp	r3, #0
 800a4e6:	d060      	beq.n	800a5aa <tcp_process+0x60a>
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a4ec:	4b11      	ldr	r3, [pc, #68]	@ (800a534 <tcp_process+0x594>)
 800a4ee:	681b      	ldr	r3, [r3, #0]
 800a4f0:	429a      	cmp	r2, r3
 800a4f2:	d15a      	bne.n	800a5aa <tcp_process+0x60a>
            pcb->unsent == NULL) {
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800a4f8:	2b00      	cmp	r3, #0
 800a4fa:	d156      	bne.n	800a5aa <tcp_process+0x60a>
          LWIP_DEBUGF(TCP_DEBUG,
                      ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
          tcp_ack_now(pcb);
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	8b5b      	ldrh	r3, [r3, #26]
 800a500:	f043 0302 	orr.w	r3, r3, #2
 800a504:	b29a      	uxth	r2, r3
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	835a      	strh	r2, [r3, #26]
          tcp_pcb_purge(pcb);
 800a50a:	6878      	ldr	r0, [r7, #4]
 800a50c:	f7fe fdbc 	bl	8009088 <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 800a510:	4b13      	ldr	r3, [pc, #76]	@ (800a560 <tcp_process+0x5c0>)
 800a512:	681b      	ldr	r3, [r3, #0]
 800a514:	687a      	ldr	r2, [r7, #4]
 800a516:	429a      	cmp	r2, r3
 800a518:	d105      	bne.n	800a526 <tcp_process+0x586>
 800a51a:	4b11      	ldr	r3, [pc, #68]	@ (800a560 <tcp_process+0x5c0>)
 800a51c:	681b      	ldr	r3, [r3, #0]
 800a51e:	68db      	ldr	r3, [r3, #12]
 800a520:	4a0f      	ldr	r2, [pc, #60]	@ (800a560 <tcp_process+0x5c0>)
 800a522:	6013      	str	r3, [r2, #0]
 800a524:	e02e      	b.n	800a584 <tcp_process+0x5e4>
 800a526:	4b0e      	ldr	r3, [pc, #56]	@ (800a560 <tcp_process+0x5c0>)
 800a528:	681b      	ldr	r3, [r3, #0]
 800a52a:	617b      	str	r3, [r7, #20]
 800a52c:	e027      	b.n	800a57e <tcp_process+0x5de>
 800a52e:	bf00      	nop
 800a530:	200081f8 	.word	0x200081f8
 800a534:	200081f0 	.word	0x200081f0
 800a538:	200081f6 	.word	0x200081f6
 800a53c:	200081ec 	.word	0x200081ec
 800a540:	200081dc 	.word	0x200081dc
 800a544:	200052a8 	.word	0x200052a8
 800a548:	200052ac 	.word	0x200052ac
 800a54c:	08011cfc 	.word	0x08011cfc
 800a550:	08011f9c 	.word	0x08011f9c
 800a554:	08011d48 	.word	0x08011d48
 800a558:	200081f4 	.word	0x200081f4
 800a55c:	200081f9 	.word	0x200081f9
 800a560:	200081c0 	.word	0x200081c0
 800a564:	697b      	ldr	r3, [r7, #20]
 800a566:	68db      	ldr	r3, [r3, #12]
 800a568:	687a      	ldr	r2, [r7, #4]
 800a56a:	429a      	cmp	r2, r3
 800a56c:	d104      	bne.n	800a578 <tcp_process+0x5d8>
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	68da      	ldr	r2, [r3, #12]
 800a572:	697b      	ldr	r3, [r7, #20]
 800a574:	60da      	str	r2, [r3, #12]
 800a576:	e005      	b.n	800a584 <tcp_process+0x5e4>
 800a578:	697b      	ldr	r3, [r7, #20]
 800a57a:	68db      	ldr	r3, [r3, #12]
 800a57c:	617b      	str	r3, [r7, #20]
 800a57e:	697b      	ldr	r3, [r7, #20]
 800a580:	2b00      	cmp	r3, #0
 800a582:	d1ef      	bne.n	800a564 <tcp_process+0x5c4>
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	2200      	movs	r2, #0
 800a588:	60da      	str	r2, [r3, #12]
 800a58a:	4b77      	ldr	r3, [pc, #476]	@ (800a768 <tcp_process+0x7c8>)
 800a58c:	2201      	movs	r2, #1
 800a58e:	701a      	strb	r2, [r3, #0]
          pcb->state = TIME_WAIT;
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	220a      	movs	r2, #10
 800a594:	751a      	strb	r2, [r3, #20]
          TCP_REG(&tcp_tw_pcbs, pcb);
 800a596:	4b75      	ldr	r3, [pc, #468]	@ (800a76c <tcp_process+0x7cc>)
 800a598:	681a      	ldr	r2, [r3, #0]
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	60da      	str	r2, [r3, #12]
 800a59e:	4a73      	ldr	r2, [pc, #460]	@ (800a76c <tcp_process+0x7cc>)
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	6013      	str	r3, [r2, #0]
 800a5a4:	f002 fcf4 	bl	800cf90 <tcp_timer_needed>
        }
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
                 pcb->unsent == NULL) {
        pcb->state = FIN_WAIT_2;
      }
      break;
 800a5a8:	e0d2      	b.n	800a750 <tcp_process+0x7b0>
          tcp_ack_now(pcb);
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	8b5b      	ldrh	r3, [r3, #26]
 800a5ae:	f043 0302 	orr.w	r3, r3, #2
 800a5b2:	b29a      	uxth	r2, r3
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	835a      	strh	r2, [r3, #26]
          pcb->state = CLOSING;
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	2208      	movs	r2, #8
 800a5bc:	751a      	strb	r2, [r3, #20]
      break;
 800a5be:	e0c7      	b.n	800a750 <tcp_process+0x7b0>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800a5c0:	4b6b      	ldr	r3, [pc, #428]	@ (800a770 <tcp_process+0x7d0>)
 800a5c2:	781b      	ldrb	r3, [r3, #0]
 800a5c4:	f003 0310 	and.w	r3, r3, #16
 800a5c8:	2b00      	cmp	r3, #0
 800a5ca:	f000 80c1 	beq.w	800a750 <tcp_process+0x7b0>
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a5d2:	4b68      	ldr	r3, [pc, #416]	@ (800a774 <tcp_process+0x7d4>)
 800a5d4:	681b      	ldr	r3, [r3, #0]
 800a5d6:	429a      	cmp	r2, r3
 800a5d8:	f040 80ba 	bne.w	800a750 <tcp_process+0x7b0>
                 pcb->unsent == NULL) {
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800a5e0:	2b00      	cmp	r3, #0
 800a5e2:	f040 80b5 	bne.w	800a750 <tcp_process+0x7b0>
        pcb->state = FIN_WAIT_2;
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	2206      	movs	r2, #6
 800a5ea:	751a      	strb	r2, [r3, #20]
      break;
 800a5ec:	e0b0      	b.n	800a750 <tcp_process+0x7b0>
    case FIN_WAIT_2:
      tcp_receive(pcb);
 800a5ee:	6878      	ldr	r0, [r7, #4]
 800a5f0:	f000 f9ca 	bl	800a988 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 800a5f4:	4b60      	ldr	r3, [pc, #384]	@ (800a778 <tcp_process+0x7d8>)
 800a5f6:	781b      	ldrb	r3, [r3, #0]
 800a5f8:	f003 0320 	and.w	r3, r3, #32
 800a5fc:	2b00      	cmp	r3, #0
 800a5fe:	f000 80a9 	beq.w	800a754 <tcp_process+0x7b4>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	8b5b      	ldrh	r3, [r3, #26]
 800a606:	f043 0302 	orr.w	r3, r3, #2
 800a60a:	b29a      	uxth	r2, r3
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	835a      	strh	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 800a610:	6878      	ldr	r0, [r7, #4]
 800a612:	f7fe fd39 	bl	8009088 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 800a616:	4b59      	ldr	r3, [pc, #356]	@ (800a77c <tcp_process+0x7dc>)
 800a618:	681b      	ldr	r3, [r3, #0]
 800a61a:	687a      	ldr	r2, [r7, #4]
 800a61c:	429a      	cmp	r2, r3
 800a61e:	d105      	bne.n	800a62c <tcp_process+0x68c>
 800a620:	4b56      	ldr	r3, [pc, #344]	@ (800a77c <tcp_process+0x7dc>)
 800a622:	681b      	ldr	r3, [r3, #0]
 800a624:	68db      	ldr	r3, [r3, #12]
 800a626:	4a55      	ldr	r2, [pc, #340]	@ (800a77c <tcp_process+0x7dc>)
 800a628:	6013      	str	r3, [r2, #0]
 800a62a:	e013      	b.n	800a654 <tcp_process+0x6b4>
 800a62c:	4b53      	ldr	r3, [pc, #332]	@ (800a77c <tcp_process+0x7dc>)
 800a62e:	681b      	ldr	r3, [r3, #0]
 800a630:	613b      	str	r3, [r7, #16]
 800a632:	e00c      	b.n	800a64e <tcp_process+0x6ae>
 800a634:	693b      	ldr	r3, [r7, #16]
 800a636:	68db      	ldr	r3, [r3, #12]
 800a638:	687a      	ldr	r2, [r7, #4]
 800a63a:	429a      	cmp	r2, r3
 800a63c:	d104      	bne.n	800a648 <tcp_process+0x6a8>
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	68da      	ldr	r2, [r3, #12]
 800a642:	693b      	ldr	r3, [r7, #16]
 800a644:	60da      	str	r2, [r3, #12]
 800a646:	e005      	b.n	800a654 <tcp_process+0x6b4>
 800a648:	693b      	ldr	r3, [r7, #16]
 800a64a:	68db      	ldr	r3, [r3, #12]
 800a64c:	613b      	str	r3, [r7, #16]
 800a64e:	693b      	ldr	r3, [r7, #16]
 800a650:	2b00      	cmp	r3, #0
 800a652:	d1ef      	bne.n	800a634 <tcp_process+0x694>
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	2200      	movs	r2, #0
 800a658:	60da      	str	r2, [r3, #12]
 800a65a:	4b43      	ldr	r3, [pc, #268]	@ (800a768 <tcp_process+0x7c8>)
 800a65c:	2201      	movs	r2, #1
 800a65e:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	220a      	movs	r2, #10
 800a664:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 800a666:	4b41      	ldr	r3, [pc, #260]	@ (800a76c <tcp_process+0x7cc>)
 800a668:	681a      	ldr	r2, [r3, #0]
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	60da      	str	r2, [r3, #12]
 800a66e:	4a3f      	ldr	r2, [pc, #252]	@ (800a76c <tcp_process+0x7cc>)
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	6013      	str	r3, [r2, #0]
 800a674:	f002 fc8c 	bl	800cf90 <tcp_timer_needed>
      }
      break;
 800a678:	e06c      	b.n	800a754 <tcp_process+0x7b4>
    case CLOSING:
      tcp_receive(pcb);
 800a67a:	6878      	ldr	r0, [r7, #4]
 800a67c:	f000 f984 	bl	800a988 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 800a680:	4b3b      	ldr	r3, [pc, #236]	@ (800a770 <tcp_process+0x7d0>)
 800a682:	781b      	ldrb	r3, [r3, #0]
 800a684:	f003 0310 	and.w	r3, r3, #16
 800a688:	2b00      	cmp	r3, #0
 800a68a:	d065      	beq.n	800a758 <tcp_process+0x7b8>
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a690:	4b38      	ldr	r3, [pc, #224]	@ (800a774 <tcp_process+0x7d4>)
 800a692:	681b      	ldr	r3, [r3, #0]
 800a694:	429a      	cmp	r2, r3
 800a696:	d15f      	bne.n	800a758 <tcp_process+0x7b8>
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a69c:	2b00      	cmp	r3, #0
 800a69e:	d15b      	bne.n	800a758 <tcp_process+0x7b8>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_pcb_purge(pcb);
 800a6a0:	6878      	ldr	r0, [r7, #4]
 800a6a2:	f7fe fcf1 	bl	8009088 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 800a6a6:	4b35      	ldr	r3, [pc, #212]	@ (800a77c <tcp_process+0x7dc>)
 800a6a8:	681b      	ldr	r3, [r3, #0]
 800a6aa:	687a      	ldr	r2, [r7, #4]
 800a6ac:	429a      	cmp	r2, r3
 800a6ae:	d105      	bne.n	800a6bc <tcp_process+0x71c>
 800a6b0:	4b32      	ldr	r3, [pc, #200]	@ (800a77c <tcp_process+0x7dc>)
 800a6b2:	681b      	ldr	r3, [r3, #0]
 800a6b4:	68db      	ldr	r3, [r3, #12]
 800a6b6:	4a31      	ldr	r2, [pc, #196]	@ (800a77c <tcp_process+0x7dc>)
 800a6b8:	6013      	str	r3, [r2, #0]
 800a6ba:	e013      	b.n	800a6e4 <tcp_process+0x744>
 800a6bc:	4b2f      	ldr	r3, [pc, #188]	@ (800a77c <tcp_process+0x7dc>)
 800a6be:	681b      	ldr	r3, [r3, #0]
 800a6c0:	60fb      	str	r3, [r7, #12]
 800a6c2:	e00c      	b.n	800a6de <tcp_process+0x73e>
 800a6c4:	68fb      	ldr	r3, [r7, #12]
 800a6c6:	68db      	ldr	r3, [r3, #12]
 800a6c8:	687a      	ldr	r2, [r7, #4]
 800a6ca:	429a      	cmp	r2, r3
 800a6cc:	d104      	bne.n	800a6d8 <tcp_process+0x738>
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	68da      	ldr	r2, [r3, #12]
 800a6d2:	68fb      	ldr	r3, [r7, #12]
 800a6d4:	60da      	str	r2, [r3, #12]
 800a6d6:	e005      	b.n	800a6e4 <tcp_process+0x744>
 800a6d8:	68fb      	ldr	r3, [r7, #12]
 800a6da:	68db      	ldr	r3, [r3, #12]
 800a6dc:	60fb      	str	r3, [r7, #12]
 800a6de:	68fb      	ldr	r3, [r7, #12]
 800a6e0:	2b00      	cmp	r3, #0
 800a6e2:	d1ef      	bne.n	800a6c4 <tcp_process+0x724>
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	2200      	movs	r2, #0
 800a6e8:	60da      	str	r2, [r3, #12]
 800a6ea:	4b1f      	ldr	r3, [pc, #124]	@ (800a768 <tcp_process+0x7c8>)
 800a6ec:	2201      	movs	r2, #1
 800a6ee:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	220a      	movs	r2, #10
 800a6f4:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 800a6f6:	4b1d      	ldr	r3, [pc, #116]	@ (800a76c <tcp_process+0x7cc>)
 800a6f8:	681a      	ldr	r2, [r3, #0]
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	60da      	str	r2, [r3, #12]
 800a6fe:	4a1b      	ldr	r2, [pc, #108]	@ (800a76c <tcp_process+0x7cc>)
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	6013      	str	r3, [r2, #0]
 800a704:	f002 fc44 	bl	800cf90 <tcp_timer_needed>
      }
      break;
 800a708:	e026      	b.n	800a758 <tcp_process+0x7b8>
    case LAST_ACK:
      tcp_receive(pcb);
 800a70a:	6878      	ldr	r0, [r7, #4]
 800a70c:	f000 f93c 	bl	800a988 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 800a710:	4b17      	ldr	r3, [pc, #92]	@ (800a770 <tcp_process+0x7d0>)
 800a712:	781b      	ldrb	r3, [r3, #0]
 800a714:	f003 0310 	and.w	r3, r3, #16
 800a718:	2b00      	cmp	r3, #0
 800a71a:	d01f      	beq.n	800a75c <tcp_process+0x7bc>
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a720:	4b14      	ldr	r3, [pc, #80]	@ (800a774 <tcp_process+0x7d4>)
 800a722:	681b      	ldr	r3, [r3, #0]
 800a724:	429a      	cmp	r2, r3
 800a726:	d119      	bne.n	800a75c <tcp_process+0x7bc>
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a72c:	2b00      	cmp	r3, #0
 800a72e:	d115      	bne.n	800a75c <tcp_process+0x7bc>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
        recv_flags |= TF_CLOSED;
 800a730:	4b11      	ldr	r3, [pc, #68]	@ (800a778 <tcp_process+0x7d8>)
 800a732:	781b      	ldrb	r3, [r3, #0]
 800a734:	f043 0310 	orr.w	r3, r3, #16
 800a738:	b2da      	uxtb	r2, r3
 800a73a:	4b0f      	ldr	r3, [pc, #60]	@ (800a778 <tcp_process+0x7d8>)
 800a73c:	701a      	strb	r2, [r3, #0]
      }
      break;
 800a73e:	e00d      	b.n	800a75c <tcp_process+0x7bc>
    default:
      break;
 800a740:	bf00      	nop
 800a742:	e00c      	b.n	800a75e <tcp_process+0x7be>
      break;
 800a744:	bf00      	nop
 800a746:	e00a      	b.n	800a75e <tcp_process+0x7be>
      break;
 800a748:	bf00      	nop
 800a74a:	e008      	b.n	800a75e <tcp_process+0x7be>
      break;
 800a74c:	bf00      	nop
 800a74e:	e006      	b.n	800a75e <tcp_process+0x7be>
      break;
 800a750:	bf00      	nop
 800a752:	e004      	b.n	800a75e <tcp_process+0x7be>
      break;
 800a754:	bf00      	nop
 800a756:	e002      	b.n	800a75e <tcp_process+0x7be>
      break;
 800a758:	bf00      	nop
 800a75a:	e000      	b.n	800a75e <tcp_process+0x7be>
      break;
 800a75c:	bf00      	nop
  }
  return ERR_OK;
 800a75e:	2300      	movs	r3, #0
}
 800a760:	4618      	mov	r0, r3
 800a762:	3724      	adds	r7, #36	@ 0x24
 800a764:	46bd      	mov	sp, r7
 800a766:	bd90      	pop	{r4, r7, pc}
 800a768:	200081c8 	.word	0x200081c8
 800a76c:	200081c4 	.word	0x200081c4
 800a770:	200081f8 	.word	0x200081f8
 800a774:	200081f0 	.word	0x200081f0
 800a778:	200081f9 	.word	0x200081f9
 800a77c:	200081c0 	.word	0x200081c0

0800a780 <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 800a780:	b590      	push	{r4, r7, lr}
 800a782:	b085      	sub	sp, #20
 800a784:	af00      	add	r7, sp, #0
 800a786:	6078      	str	r0, [r7, #4]
 800a788:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	2b00      	cmp	r3, #0
 800a78e:	d106      	bne.n	800a79e <tcp_oos_insert_segment+0x1e>
 800a790:	4b3b      	ldr	r3, [pc, #236]	@ (800a880 <tcp_oos_insert_segment+0x100>)
 800a792:	f240 421f 	movw	r2, #1055	@ 0x41f
 800a796:	493b      	ldr	r1, [pc, #236]	@ (800a884 <tcp_oos_insert_segment+0x104>)
 800a798:	483b      	ldr	r0, [pc, #236]	@ (800a888 <tcp_oos_insert_segment+0x108>)
 800a79a:	f005 fa81 	bl	800fca0 <iprintf>

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	68db      	ldr	r3, [r3, #12]
 800a7a2:	899b      	ldrh	r3, [r3, #12]
 800a7a4:	b29b      	uxth	r3, r3
 800a7a6:	4618      	mov	r0, r3
 800a7a8:	f7fb fcd2 	bl	8006150 <lwip_htons>
 800a7ac:	4603      	mov	r3, r0
 800a7ae:	b2db      	uxtb	r3, r3
 800a7b0:	f003 0301 	and.w	r3, r3, #1
 800a7b4:	2b00      	cmp	r3, #0
 800a7b6:	d028      	beq.n	800a80a <tcp_oos_insert_segment+0x8a>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 800a7b8:	6838      	ldr	r0, [r7, #0]
 800a7ba:	f7fe fa63 	bl	8008c84 <tcp_segs_free>
    next = NULL;
 800a7be:	2300      	movs	r3, #0
 800a7c0:	603b      	str	r3, [r7, #0]
 800a7c2:	e056      	b.n	800a872 <tcp_oos_insert_segment+0xf2>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                       (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 800a7c4:	683b      	ldr	r3, [r7, #0]
 800a7c6:	68db      	ldr	r3, [r3, #12]
 800a7c8:	899b      	ldrh	r3, [r3, #12]
 800a7ca:	b29b      	uxth	r3, r3
 800a7cc:	4618      	mov	r0, r3
 800a7ce:	f7fb fcbf 	bl	8006150 <lwip_htons>
 800a7d2:	4603      	mov	r3, r0
 800a7d4:	b2db      	uxtb	r3, r3
 800a7d6:	f003 0301 	and.w	r3, r3, #1
 800a7da:	2b00      	cmp	r3, #0
 800a7dc:	d00d      	beq.n	800a7fa <tcp_oos_insert_segment+0x7a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	68db      	ldr	r3, [r3, #12]
 800a7e2:	899b      	ldrh	r3, [r3, #12]
 800a7e4:	b29c      	uxth	r4, r3
 800a7e6:	2001      	movs	r0, #1
 800a7e8:	f7fb fcb2 	bl	8006150 <lwip_htons>
 800a7ec:	4603      	mov	r3, r0
 800a7ee:	461a      	mov	r2, r3
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	68db      	ldr	r3, [r3, #12]
 800a7f4:	4322      	orrs	r2, r4
 800a7f6:	b292      	uxth	r2, r2
 800a7f8:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 800a7fa:	683b      	ldr	r3, [r7, #0]
 800a7fc:	60fb      	str	r3, [r7, #12]
      next = next->next;
 800a7fe:	683b      	ldr	r3, [r7, #0]
 800a800:	681b      	ldr	r3, [r3, #0]
 800a802:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 800a804:	68f8      	ldr	r0, [r7, #12]
 800a806:	f7fe fa52 	bl	8008cae <tcp_seg_free>
    while (next &&
 800a80a:	683b      	ldr	r3, [r7, #0]
 800a80c:	2b00      	cmp	r3, #0
 800a80e:	d00e      	beq.n	800a82e <tcp_oos_insert_segment+0xae>
           TCP_SEQ_GEQ((seqno + cseg->len),
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	891b      	ldrh	r3, [r3, #8]
 800a814:	461a      	mov	r2, r3
 800a816:	4b1d      	ldr	r3, [pc, #116]	@ (800a88c <tcp_oos_insert_segment+0x10c>)
 800a818:	681b      	ldr	r3, [r3, #0]
 800a81a:	441a      	add	r2, r3
 800a81c:	683b      	ldr	r3, [r7, #0]
 800a81e:	68db      	ldr	r3, [r3, #12]
 800a820:	685b      	ldr	r3, [r3, #4]
 800a822:	6839      	ldr	r1, [r7, #0]
 800a824:	8909      	ldrh	r1, [r1, #8]
 800a826:	440b      	add	r3, r1
 800a828:	1ad3      	subs	r3, r2, r3
    while (next &&
 800a82a:	2b00      	cmp	r3, #0
 800a82c:	daca      	bge.n	800a7c4 <tcp_oos_insert_segment+0x44>
    }
    if (next &&
 800a82e:	683b      	ldr	r3, [r7, #0]
 800a830:	2b00      	cmp	r3, #0
 800a832:	d01e      	beq.n	800a872 <tcp_oos_insert_segment+0xf2>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	891b      	ldrh	r3, [r3, #8]
 800a838:	461a      	mov	r2, r3
 800a83a:	4b14      	ldr	r3, [pc, #80]	@ (800a88c <tcp_oos_insert_segment+0x10c>)
 800a83c:	681b      	ldr	r3, [r3, #0]
 800a83e:	441a      	add	r2, r3
 800a840:	683b      	ldr	r3, [r7, #0]
 800a842:	68db      	ldr	r3, [r3, #12]
 800a844:	685b      	ldr	r3, [r3, #4]
 800a846:	1ad3      	subs	r3, r2, r3
    if (next &&
 800a848:	2b00      	cmp	r3, #0
 800a84a:	dd12      	ble.n	800a872 <tcp_oos_insert_segment+0xf2>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 800a84c:	683b      	ldr	r3, [r7, #0]
 800a84e:	68db      	ldr	r3, [r3, #12]
 800a850:	685b      	ldr	r3, [r3, #4]
 800a852:	b29a      	uxth	r2, r3
 800a854:	4b0d      	ldr	r3, [pc, #52]	@ (800a88c <tcp_oos_insert_segment+0x10c>)
 800a856:	681b      	ldr	r3, [r3, #0]
 800a858:	b29b      	uxth	r3, r3
 800a85a:	1ad3      	subs	r3, r2, r3
 800a85c:	b29a      	uxth	r2, r3
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	685a      	ldr	r2, [r3, #4]
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	891b      	ldrh	r3, [r3, #8]
 800a86a:	4619      	mov	r1, r3
 800a86c:	4610      	mov	r0, r2
 800a86e:	f7fc fe23 	bl	80074b8 <pbuf_realloc>
    }
  }
  cseg->next = next;
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	683a      	ldr	r2, [r7, #0]
 800a876:	601a      	str	r2, [r3, #0]
}
 800a878:	bf00      	nop
 800a87a:	3714      	adds	r7, #20
 800a87c:	46bd      	mov	sp, r7
 800a87e:	bd90      	pop	{r4, r7, pc}
 800a880:	08011cfc 	.word	0x08011cfc
 800a884:	08011fbc 	.word	0x08011fbc
 800a888:	08011d48 	.word	0x08011d48
 800a88c:	200081ec 	.word	0x200081ec

0800a890 <tcp_free_acked_segments>:

/** Remove segments from a list if the incoming ACK acknowledges them */
static struct tcp_seg *
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
                        struct tcp_seg *dbg_other_seg_list)
{
 800a890:	b5b0      	push	{r4, r5, r7, lr}
 800a892:	b086      	sub	sp, #24
 800a894:	af00      	add	r7, sp, #0
 800a896:	60f8      	str	r0, [r7, #12]
 800a898:	60b9      	str	r1, [r7, #8]
 800a89a:	607a      	str	r2, [r7, #4]
 800a89c:	603b      	str	r3, [r7, #0]
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 800a89e:	e03e      	b.n	800a91e <tcp_free_acked_segments+0x8e>
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->%s\n",
                                  lwip_ntohl(seg_list->tcphdr->seqno),
                                  lwip_ntohl(seg_list->tcphdr->seqno) + TCP_TCPLEN(seg_list),
                                  dbg_list_name));

    next = seg_list;
 800a8a0:	68bb      	ldr	r3, [r7, #8]
 800a8a2:	617b      	str	r3, [r7, #20]
    seg_list = seg_list->next;
 800a8a4:	68bb      	ldr	r3, [r7, #8]
 800a8a6:	681b      	ldr	r3, [r3, #0]
 800a8a8:	60bb      	str	r3, [r7, #8]

    clen = pbuf_clen(next->p);
 800a8aa:	697b      	ldr	r3, [r7, #20]
 800a8ac:	685b      	ldr	r3, [r3, #4]
 800a8ae:	4618      	mov	r0, r3
 800a8b0:	f7fd f810 	bl	80078d4 <pbuf_clen>
 800a8b4:	4603      	mov	r3, r0
 800a8b6:	827b      	strh	r3, [r7, #18]
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 800a8b8:	68fb      	ldr	r3, [r7, #12]
 800a8ba:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 800a8be:	8a7a      	ldrh	r2, [r7, #18]
 800a8c0:	429a      	cmp	r2, r3
 800a8c2:	d906      	bls.n	800a8d2 <tcp_free_acked_segments+0x42>
 800a8c4:	4b2a      	ldr	r3, [pc, #168]	@ (800a970 <tcp_free_acked_segments+0xe0>)
 800a8c6:	f240 4257 	movw	r2, #1111	@ 0x457
 800a8ca:	492a      	ldr	r1, [pc, #168]	@ (800a974 <tcp_free_acked_segments+0xe4>)
 800a8cc:	482a      	ldr	r0, [pc, #168]	@ (800a978 <tcp_free_acked_segments+0xe8>)
 800a8ce:	f005 f9e7 	bl	800fca0 <iprintf>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 800a8d2:	68fb      	ldr	r3, [r7, #12]
 800a8d4:	f8b3 2066 	ldrh.w	r2, [r3, #102]	@ 0x66
 800a8d8:	8a7b      	ldrh	r3, [r7, #18]
 800a8da:	1ad3      	subs	r3, r2, r3
 800a8dc:	b29a      	uxth	r2, r3
 800a8de:	68fb      	ldr	r3, [r7, #12]
 800a8e0:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 800a8e4:	697b      	ldr	r3, [r7, #20]
 800a8e6:	891a      	ldrh	r2, [r3, #8]
 800a8e8:	4b24      	ldr	r3, [pc, #144]	@ (800a97c <tcp_free_acked_segments+0xec>)
 800a8ea:	881b      	ldrh	r3, [r3, #0]
 800a8ec:	4413      	add	r3, r2
 800a8ee:	b29a      	uxth	r2, r3
 800a8f0:	4b22      	ldr	r3, [pc, #136]	@ (800a97c <tcp_free_acked_segments+0xec>)
 800a8f2:	801a      	strh	r2, [r3, #0]
    tcp_seg_free(next);
 800a8f4:	6978      	ldr	r0, [r7, #20]
 800a8f6:	f7fe f9da 	bl	8008cae <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 800a8fa:	68fb      	ldr	r3, [r7, #12]
 800a8fc:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 800a900:	2b00      	cmp	r3, #0
 800a902:	d00c      	beq.n	800a91e <tcp_free_acked_segments+0x8e>
      LWIP_ASSERT("tcp_receive: valid queue length",
 800a904:	68bb      	ldr	r3, [r7, #8]
 800a906:	2b00      	cmp	r3, #0
 800a908:	d109      	bne.n	800a91e <tcp_free_acked_segments+0x8e>
 800a90a:	683b      	ldr	r3, [r7, #0]
 800a90c:	2b00      	cmp	r3, #0
 800a90e:	d106      	bne.n	800a91e <tcp_free_acked_segments+0x8e>
 800a910:	4b17      	ldr	r3, [pc, #92]	@ (800a970 <tcp_free_acked_segments+0xe0>)
 800a912:	f240 4261 	movw	r2, #1121	@ 0x461
 800a916:	491a      	ldr	r1, [pc, #104]	@ (800a980 <tcp_free_acked_segments+0xf0>)
 800a918:	4817      	ldr	r0, [pc, #92]	@ (800a978 <tcp_free_acked_segments+0xe8>)
 800a91a:	f005 f9c1 	bl	800fca0 <iprintf>
  while (seg_list != NULL &&
 800a91e:	68bb      	ldr	r3, [r7, #8]
 800a920:	2b00      	cmp	r3, #0
 800a922:	d020      	beq.n	800a966 <tcp_free_acked_segments+0xd6>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 800a924:	68bb      	ldr	r3, [r7, #8]
 800a926:	68db      	ldr	r3, [r3, #12]
 800a928:	685b      	ldr	r3, [r3, #4]
 800a92a:	4618      	mov	r0, r3
 800a92c:	f7fb fc26 	bl	800617c <lwip_htonl>
 800a930:	4604      	mov	r4, r0
 800a932:	68bb      	ldr	r3, [r7, #8]
 800a934:	891b      	ldrh	r3, [r3, #8]
 800a936:	461d      	mov	r5, r3
 800a938:	68bb      	ldr	r3, [r7, #8]
 800a93a:	68db      	ldr	r3, [r3, #12]
 800a93c:	899b      	ldrh	r3, [r3, #12]
 800a93e:	b29b      	uxth	r3, r3
 800a940:	4618      	mov	r0, r3
 800a942:	f7fb fc05 	bl	8006150 <lwip_htons>
 800a946:	4603      	mov	r3, r0
 800a948:	b2db      	uxtb	r3, r3
 800a94a:	f003 0303 	and.w	r3, r3, #3
 800a94e:	2b00      	cmp	r3, #0
 800a950:	d001      	beq.n	800a956 <tcp_free_acked_segments+0xc6>
 800a952:	2301      	movs	r3, #1
 800a954:	e000      	b.n	800a958 <tcp_free_acked_segments+0xc8>
 800a956:	2300      	movs	r3, #0
 800a958:	442b      	add	r3, r5
 800a95a:	18e2      	adds	r2, r4, r3
 800a95c:	4b09      	ldr	r3, [pc, #36]	@ (800a984 <tcp_free_acked_segments+0xf4>)
 800a95e:	681b      	ldr	r3, [r3, #0]
 800a960:	1ad3      	subs	r3, r2, r3
  while (seg_list != NULL &&
 800a962:	2b00      	cmp	r3, #0
 800a964:	dd9c      	ble.n	800a8a0 <tcp_free_acked_segments+0x10>
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
 800a966:	68bb      	ldr	r3, [r7, #8]
}
 800a968:	4618      	mov	r0, r3
 800a96a:	3718      	adds	r7, #24
 800a96c:	46bd      	mov	sp, r7
 800a96e:	bdb0      	pop	{r4, r5, r7, pc}
 800a970:	08011cfc 	.word	0x08011cfc
 800a974:	08011fe4 	.word	0x08011fe4
 800a978:	08011d48 	.word	0x08011d48
 800a97c:	200081f4 	.word	0x200081f4
 800a980:	0801200c 	.word	0x0801200c
 800a984:	200081f0 	.word	0x200081f0

0800a988 <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 800a988:	b5b0      	push	{r4, r5, r7, lr}
 800a98a:	b094      	sub	sp, #80	@ 0x50
 800a98c:	af00      	add	r7, sp, #0
 800a98e:	6078      	str	r0, [r7, #4]
  s16_t m;
  u32_t right_wnd_edge;
  int found_dupack = 0;
 800a990:	2300      	movs	r3, #0
 800a992:	64bb      	str	r3, [r7, #72]	@ 0x48

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 800a994:	687b      	ldr	r3, [r7, #4]
 800a996:	2b00      	cmp	r3, #0
 800a998:	d106      	bne.n	800a9a8 <tcp_receive+0x20>
 800a99a:	4b91      	ldr	r3, [pc, #580]	@ (800abe0 <tcp_receive+0x258>)
 800a99c:	f240 427b 	movw	r2, #1147	@ 0x47b
 800a9a0:	4990      	ldr	r1, [pc, #576]	@ (800abe4 <tcp_receive+0x25c>)
 800a9a2:	4891      	ldr	r0, [pc, #580]	@ (800abe8 <tcp_receive+0x260>)
 800a9a4:	f005 f97c 	bl	800fca0 <iprintf>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	7d1b      	ldrb	r3, [r3, #20]
 800a9ac:	2b03      	cmp	r3, #3
 800a9ae:	d806      	bhi.n	800a9be <tcp_receive+0x36>
 800a9b0:	4b8b      	ldr	r3, [pc, #556]	@ (800abe0 <tcp_receive+0x258>)
 800a9b2:	f240 427c 	movw	r2, #1148	@ 0x47c
 800a9b6:	498d      	ldr	r1, [pc, #564]	@ (800abec <tcp_receive+0x264>)
 800a9b8:	488b      	ldr	r0, [pc, #556]	@ (800abe8 <tcp_receive+0x260>)
 800a9ba:	f005 f971 	bl	800fca0 <iprintf>

  if (flags & TCP_ACK) {
 800a9be:	4b8c      	ldr	r3, [pc, #560]	@ (800abf0 <tcp_receive+0x268>)
 800a9c0:	781b      	ldrb	r3, [r3, #0]
 800a9c2:	f003 0310 	and.w	r3, r3, #16
 800a9c6:	2b00      	cmp	r3, #0
 800a9c8:	f000 8264 	beq.w	800ae94 <tcp_receive+0x50c>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800a9d2:	461a      	mov	r2, r3
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a9d8:	4413      	add	r3, r2
 800a9da:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800a9e0:	4b84      	ldr	r3, [pc, #528]	@ (800abf4 <tcp_receive+0x26c>)
 800a9e2:	681b      	ldr	r3, [r3, #0]
 800a9e4:	1ad3      	subs	r3, r2, r3
 800a9e6:	2b00      	cmp	r3, #0
 800a9e8:	db1b      	blt.n	800aa22 <tcp_receive+0x9a>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800a9ee:	4b81      	ldr	r3, [pc, #516]	@ (800abf4 <tcp_receive+0x26c>)
 800a9f0:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 800a9f2:	429a      	cmp	r2, r3
 800a9f4:	d106      	bne.n	800aa04 <tcp_receive+0x7c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800a9fa:	4b7f      	ldr	r3, [pc, #508]	@ (800abf8 <tcp_receive+0x270>)
 800a9fc:	681b      	ldr	r3, [r3, #0]
 800a9fe:	1ad3      	subs	r3, r2, r3
 800aa00:	2b00      	cmp	r3, #0
 800aa02:	db0e      	blt.n	800aa22 <tcp_receive+0x9a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800aa08:	4b7b      	ldr	r3, [pc, #492]	@ (800abf8 <tcp_receive+0x270>)
 800aa0a:	681b      	ldr	r3, [r3, #0]
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 800aa0c:	429a      	cmp	r2, r3
 800aa0e:	d125      	bne.n	800aa5c <tcp_receive+0xd4>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 800aa10:	4b7a      	ldr	r3, [pc, #488]	@ (800abfc <tcp_receive+0x274>)
 800aa12:	681b      	ldr	r3, [r3, #0]
 800aa14:	89db      	ldrh	r3, [r3, #14]
 800aa16:	b29a      	uxth	r2, r3
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800aa1e:	429a      	cmp	r2, r3
 800aa20:	d91c      	bls.n	800aa5c <tcp_receive+0xd4>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 800aa22:	4b76      	ldr	r3, [pc, #472]	@ (800abfc <tcp_receive+0x274>)
 800aa24:	681b      	ldr	r3, [r3, #0]
 800aa26:	89db      	ldrh	r3, [r3, #14]
 800aa28:	b29a      	uxth	r2, r3
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	f8b3 2062 	ldrh.w	r2, [r3, #98]	@ 0x62
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800aa3c:	429a      	cmp	r2, r3
 800aa3e:	d205      	bcs.n	800aa4c <tcp_receive+0xc4>
        pcb->snd_wnd_max = pcb->snd_wnd;
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 800aa46:	687b      	ldr	r3, [r7, #4]
 800aa48:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
      }
      pcb->snd_wl1 = seqno;
 800aa4c:	4b69      	ldr	r3, [pc, #420]	@ (800abf4 <tcp_receive+0x26c>)
 800aa4e:	681a      	ldr	r2, [r3, #0]
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	655a      	str	r2, [r3, #84]	@ 0x54
      pcb->snd_wl2 = ackno;
 800aa54:	4b68      	ldr	r3, [pc, #416]	@ (800abf8 <tcp_receive+0x270>)
 800aa56:	681a      	ldr	r2, [r3, #0]
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	659a      	str	r2, [r3, #88]	@ 0x58
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 800aa5c:	4b66      	ldr	r3, [pc, #408]	@ (800abf8 <tcp_receive+0x270>)
 800aa5e:	681a      	ldr	r2, [r3, #0]
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aa64:	1ad3      	subs	r3, r2, r3
 800aa66:	2b00      	cmp	r3, #0
 800aa68:	dc58      	bgt.n	800ab1c <tcp_receive+0x194>
      /* Clause 2 */
      if (tcplen == 0) {
 800aa6a:	4b65      	ldr	r3, [pc, #404]	@ (800ac00 <tcp_receive+0x278>)
 800aa6c:	881b      	ldrh	r3, [r3, #0]
 800aa6e:	2b00      	cmp	r3, #0
 800aa70:	d14b      	bne.n	800ab0a <tcp_receive+0x182>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800aa76:	687a      	ldr	r2, [r7, #4]
 800aa78:	f8b2 2060 	ldrh.w	r2, [r2, #96]	@ 0x60
 800aa7c:	4413      	add	r3, r2
 800aa7e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800aa80:	429a      	cmp	r2, r3
 800aa82:	d142      	bne.n	800ab0a <tcp_receive+0x182>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 800aa8a:	2b00      	cmp	r3, #0
 800aa8c:	db3d      	blt.n	800ab0a <tcp_receive+0x182>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800aa92:	4b59      	ldr	r3, [pc, #356]	@ (800abf8 <tcp_receive+0x270>)
 800aa94:	681b      	ldr	r3, [r3, #0]
 800aa96:	429a      	cmp	r2, r3
 800aa98:	d137      	bne.n	800ab0a <tcp_receive+0x182>
              found_dupack = 1;
 800aa9a:	2301      	movs	r3, #1
 800aa9c:	64bb      	str	r3, [r7, #72]	@ 0x48
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 800aa9e:	687b      	ldr	r3, [r7, #4]
 800aaa0:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800aaa4:	2bff      	cmp	r3, #255	@ 0xff
 800aaa6:	d007      	beq.n	800aab8 <tcp_receive+0x130>
                ++pcb->dupacks;
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800aaae:	3301      	adds	r3, #1
 800aab0:	b2da      	uxtb	r2, r3
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
              }
              if (pcb->dupacks > 3) {
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800aabe:	2b03      	cmp	r3, #3
 800aac0:	d91b      	bls.n	800aafa <tcp_receive+0x172>
                /* Inflate the congestion window */
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800aacc:	4413      	add	r3, r2
 800aace:	b29a      	uxth	r2, r3
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 800aad6:	429a      	cmp	r2, r3
 800aad8:	d30a      	bcc.n	800aaf0 <tcp_receive+0x168>
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800aae4:	4413      	add	r3, r2
 800aae6:	b29a      	uxth	r2, r3
 800aae8:	687b      	ldr	r3, [r7, #4]
 800aaea:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 800aaee:	e004      	b.n	800aafa <tcp_receive+0x172>
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800aaf6:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
              }
              if (pcb->dupacks >= 3) {
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800ab00:	2b02      	cmp	r3, #2
 800ab02:	d902      	bls.n	800ab0a <tcp_receive+0x182>
                /* Do fast retransmit (checked via TF_INFR, not via dupacks count) */
                tcp_rexmit_fast(pcb);
 800ab04:	6878      	ldr	r0, [r7, #4]
 800ab06:	f001 fee7 	bl	800c8d8 <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 800ab0a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ab0c:	2b00      	cmp	r3, #0
 800ab0e:	f040 8161 	bne.w	800add4 <tcp_receive+0x44c>
        pcb->dupacks = 0;
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	2200      	movs	r2, #0
 800ab16:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800ab1a:	e15b      	b.n	800add4 <tcp_receive+0x44c>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 800ab1c:	4b36      	ldr	r3, [pc, #216]	@ (800abf8 <tcp_receive+0x270>)
 800ab1e:	681a      	ldr	r2, [r3, #0]
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ab24:	1ad3      	subs	r3, r2, r3
 800ab26:	3b01      	subs	r3, #1
 800ab28:	2b00      	cmp	r3, #0
 800ab2a:	f2c0 814e 	blt.w	800adca <tcp_receive+0x442>
 800ab2e:	4b32      	ldr	r3, [pc, #200]	@ (800abf8 <tcp_receive+0x270>)
 800ab30:	681a      	ldr	r2, [r3, #0]
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ab36:	1ad3      	subs	r3, r2, r3
 800ab38:	2b00      	cmp	r3, #0
 800ab3a:	f300 8146 	bgt.w	800adca <tcp_receive+0x442>
      tcpwnd_size_t acked;

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	8b5b      	ldrh	r3, [r3, #26]
 800ab42:	f003 0304 	and.w	r3, r3, #4
 800ab46:	2b00      	cmp	r3, #0
 800ab48:	d010      	beq.n	800ab6c <tcp_receive+0x1e4>
        tcp_clear_flags(pcb, TF_INFR);
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	8b5b      	ldrh	r3, [r3, #26]
 800ab4e:	f023 0304 	bic.w	r3, r3, #4
 800ab52:	b29a      	uxth	r2, r3
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	835a      	strh	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
        pcb->bytes_acked = 0;
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	2200      	movs	r2, #0
 800ab68:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	2200      	movs	r2, #0
 800ab70:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 800ab74:	687b      	ldr	r3, [r7, #4]
 800ab76:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 800ab7a:	10db      	asrs	r3, r3, #3
 800ab7c:	b21b      	sxth	r3, r3
 800ab7e:	b29a      	uxth	r2, r3
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 800ab86:	b29b      	uxth	r3, r3
 800ab88:	4413      	add	r3, r2
 800ab8a:	b29b      	uxth	r3, r3
 800ab8c:	b21a      	sxth	r2, r3
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      /* Record how much data this ACK acks */
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 800ab94:	4b18      	ldr	r3, [pc, #96]	@ (800abf8 <tcp_receive+0x270>)
 800ab96:	681b      	ldr	r3, [r3, #0]
 800ab98:	b29a      	uxth	r2, r3
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ab9e:	b29b      	uxth	r3, r3
 800aba0:	1ad3      	subs	r3, r2, r3
 800aba2:	85fb      	strh	r3, [r7, #46]	@ 0x2e

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	2200      	movs	r2, #0
 800aba8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
      pcb->lastack = ackno;
 800abac:	4b12      	ldr	r3, [pc, #72]	@ (800abf8 <tcp_receive+0x270>)
 800abae:	681a      	ldr	r2, [r3, #0]
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 800abb4:	687b      	ldr	r3, [r7, #4]
 800abb6:	7d1b      	ldrb	r3, [r3, #20]
 800abb8:	2b03      	cmp	r3, #3
 800abba:	f240 8097 	bls.w	800acec <tcp_receive+0x364>
        if (pcb->cwnd < pcb->ssthresh) {
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 800abca:	429a      	cmp	r2, r3
 800abcc:	d245      	bcs.n	800ac5a <tcp_receive+0x2d2>
          tcpwnd_size_t increase;
          /* limit to 1 SMSS segment during period following RTO */
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	8b5b      	ldrh	r3, [r3, #26]
 800abd2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800abd6:	2b00      	cmp	r3, #0
 800abd8:	d014      	beq.n	800ac04 <tcp_receive+0x27c>
 800abda:	2301      	movs	r3, #1
 800abdc:	e013      	b.n	800ac06 <tcp_receive+0x27e>
 800abde:	bf00      	nop
 800abe0:	08011cfc 	.word	0x08011cfc
 800abe4:	0801202c 	.word	0x0801202c
 800abe8:	08011d48 	.word	0x08011d48
 800abec:	08012048 	.word	0x08012048
 800abf0:	200081f8 	.word	0x200081f8
 800abf4:	200081ec 	.word	0x200081ec
 800abf8:	200081f0 	.word	0x200081f0
 800abfc:	200081dc 	.word	0x200081dc
 800ac00:	200081f6 	.word	0x200081f6
 800ac04:	2302      	movs	r3, #2
 800ac06:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
          /* RFC 3465, section 2.2 Slow Start */
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 800ac0a:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800ac0e:	b29a      	uxth	r2, r3
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800ac14:	fb12 f303 	smulbb	r3, r2, r3
 800ac18:	b29b      	uxth	r3, r3
 800ac1a:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800ac1c:	4293      	cmp	r3, r2
 800ac1e:	bf28      	it	cs
 800ac20:	4613      	movcs	r3, r2
 800ac22:	857b      	strh	r3, [r7, #42]	@ 0x2a
          TCP_WND_INC(pcb->cwnd, increase);
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 800ac2a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800ac2c:	4413      	add	r3, r2
 800ac2e:	b29a      	uxth	r2, r3
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 800ac36:	429a      	cmp	r2, r3
 800ac38:	d309      	bcc.n	800ac4e <tcp_receive+0x2c6>
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 800ac40:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800ac42:	4413      	add	r3, r2
 800ac44:	b29a      	uxth	r2, r3
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 800ac4c:	e04e      	b.n	800acec <tcp_receive+0x364>
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800ac54:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 800ac58:	e048      	b.n	800acec <tcp_receive+0x364>
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          /* RFC 3465, section 2.1 Congestion Avoidance */
          TCP_WND_INC(pcb->bytes_acked, acked);
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 800ac60:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800ac62:	4413      	add	r3, r2
 800ac64:	b29a      	uxth	r2, r3
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800ac6c:	429a      	cmp	r2, r3
 800ac6e:	d309      	bcc.n	800ac84 <tcp_receive+0x2fc>
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 800ac76:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800ac78:	4413      	add	r3, r2
 800ac7a:	b29a      	uxth	r2, r3
 800ac7c:	687b      	ldr	r3, [r7, #4]
 800ac7e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800ac82:	e004      	b.n	800ac8e <tcp_receive+0x306>
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800ac8a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          if (pcb->bytes_acked >= pcb->cwnd) {
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 800ac9a:	429a      	cmp	r2, r3
 800ac9c:	d326      	bcc.n	800acec <tcp_receive+0x364>
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 800acaa:	1ad3      	subs	r3, r2, r3
 800acac:	b29a      	uxth	r2, r3
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 800acba:	687b      	ldr	r3, [r7, #4]
 800acbc:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800acbe:	4413      	add	r3, r2
 800acc0:	b29a      	uxth	r2, r3
 800acc2:	687b      	ldr	r3, [r7, #4]
 800acc4:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 800acc8:	429a      	cmp	r2, r3
 800acca:	d30a      	bcc.n	800ace2 <tcp_receive+0x35a>
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800acd6:	4413      	add	r3, r2
 800acd8:	b29a      	uxth	r2, r3
 800acda:	687b      	ldr	r3, [r7, #4]
 800acdc:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 800ace0:	e004      	b.n	800acec <tcp_receive+0x364>
 800ace2:	687b      	ldr	r3, [r7, #4]
 800ace4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800ace8:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
                                    pcb->unacked != NULL ?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked) : 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800acf4:	4a98      	ldr	r2, [pc, #608]	@ (800af58 <tcp_receive+0x5d0>)
 800acf6:	6878      	ldr	r0, [r7, #4]
 800acf8:	f7ff fdca 	bl	800a890 <tcp_free_acked_segments>
 800acfc:	4602      	mov	r2, r0
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	671a      	str	r2, [r3, #112]	@ 0x70
         on the list are acknowledged by the ACK. This may seem
         strange since an "unsent" segment shouldn't be acked. The
         rationale is that lwIP puts all outstanding segments on the
         ->unsent list after a retransmission, so these segments may
         in fact have been sent once. */
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	6ed9      	ldr	r1, [r3, #108]	@ 0x6c
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ad0a:	4a94      	ldr	r2, [pc, #592]	@ (800af5c <tcp_receive+0x5d4>)
 800ad0c:	6878      	ldr	r0, [r7, #4]
 800ad0e:	f7ff fdbf 	bl	800a890 <tcp_free_acked_segments>
 800ad12:	4602      	mov	r2, r0
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	66da      	str	r2, [r3, #108]	@ 0x6c

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ad1c:	2b00      	cmp	r3, #0
 800ad1e:	d104      	bne.n	800ad2a <tcp_receive+0x3a2>
        pcb->rtime = -1;
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800ad26:	861a      	strh	r2, [r3, #48]	@ 0x30
 800ad28:	e002      	b.n	800ad30 <tcp_receive+0x3a8>
      } else {
        pcb->rtime = 0;
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	2200      	movs	r2, #0
 800ad2e:	861a      	strh	r2, [r3, #48]	@ 0x30
      }

      pcb->polltmr = 0;
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	2200      	movs	r2, #0
 800ad34:	771a      	strb	r2, [r3, #28]

#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ad3a:	2b00      	cmp	r3, #0
 800ad3c:	d103      	bne.n	800ad46 <tcp_receive+0x3be>
        pcb->unsent_oversize = 0;
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	2200      	movs	r2, #0
 800ad42:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
        /* Inform neighbor reachability of forward progress. */
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	f8b3 2064 	ldrh.w	r2, [r3, #100]	@ 0x64
 800ad4c:	4b84      	ldr	r3, [pc, #528]	@ (800af60 <tcp_receive+0x5d8>)
 800ad4e:	881b      	ldrh	r3, [r3, #0]
 800ad50:	4413      	add	r3, r2
 800ad52:	b29a      	uxth	r2, r3
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
      /* check if this ACK ends our retransmission of in-flight data */
      if (pcb->flags & TF_RTO) {
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	8b5b      	ldrh	r3, [r3, #26]
 800ad5e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800ad62:	2b00      	cmp	r3, #0
 800ad64:	d035      	beq.n	800add2 <tcp_receive+0x44a>
        /* RTO is done if
            1) both queues are empty or
            2) unacked is empty and unsent head contains data not part of RTO or
            3) unacked head contains data not part of RTO */
        if (pcb->unacked == NULL) {
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ad6a:	2b00      	cmp	r3, #0
 800ad6c:	d118      	bne.n	800ada0 <tcp_receive+0x418>
          if ((pcb->unsent == NULL) ||
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ad72:	2b00      	cmp	r3, #0
 800ad74:	d00c      	beq.n	800ad90 <tcp_receive+0x408>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ad7e:	68db      	ldr	r3, [r3, #12]
 800ad80:	685b      	ldr	r3, [r3, #4]
 800ad82:	4618      	mov	r0, r3
 800ad84:	f7fb f9fa 	bl	800617c <lwip_htonl>
 800ad88:	4603      	mov	r3, r0
 800ad8a:	1ae3      	subs	r3, r4, r3
          if ((pcb->unsent == NULL) ||
 800ad8c:	2b00      	cmp	r3, #0
 800ad8e:	dc20      	bgt.n	800add2 <tcp_receive+0x44a>
            tcp_clear_flags(pcb, TF_RTO);
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	8b5b      	ldrh	r3, [r3, #26]
 800ad94:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800ad98:	b29a      	uxth	r2, r3
 800ad9a:	687b      	ldr	r3, [r7, #4]
 800ad9c:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 800ad9e:	e018      	b.n	800add2 <tcp_receive+0x44a>
          }
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ada8:	68db      	ldr	r3, [r3, #12]
 800adaa:	685b      	ldr	r3, [r3, #4]
 800adac:	4618      	mov	r0, r3
 800adae:	f7fb f9e5 	bl	800617c <lwip_htonl>
 800adb2:	4603      	mov	r3, r0
 800adb4:	1ae3      	subs	r3, r4, r3
 800adb6:	2b00      	cmp	r3, #0
 800adb8:	dc0b      	bgt.n	800add2 <tcp_receive+0x44a>
          tcp_clear_flags(pcb, TF_RTO);
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	8b5b      	ldrh	r3, [r3, #26]
 800adbe:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800adc2:	b29a      	uxth	r2, r3
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 800adc8:	e003      	b.n	800add2 <tcp_receive+0x44a>
        }
      }
      /* End of ACK for new data processing. */
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 800adca:	6878      	ldr	r0, [r7, #4]
 800adcc:	f001 ff70 	bl	800ccb0 <tcp_send_empty_ack>
 800add0:	e000      	b.n	800add4 <tcp_receive+0x44c>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 800add2:	bf00      	nop
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800add8:	2b00      	cmp	r3, #0
 800adda:	d05b      	beq.n	800ae94 <tcp_receive+0x50c>
 800addc:	687b      	ldr	r3, [r7, #4]
 800adde:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ade0:	4b60      	ldr	r3, [pc, #384]	@ (800af64 <tcp_receive+0x5dc>)
 800ade2:	681b      	ldr	r3, [r3, #0]
 800ade4:	1ad3      	subs	r3, r2, r3
 800ade6:	2b00      	cmp	r3, #0
 800ade8:	da54      	bge.n	800ae94 <tcp_receive+0x50c>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 800adea:	4b5f      	ldr	r3, [pc, #380]	@ (800af68 <tcp_receive+0x5e0>)
 800adec:	681b      	ldr	r3, [r3, #0]
 800adee:	b29a      	uxth	r2, r3
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800adf4:	b29b      	uxth	r3, r3
 800adf6:	1ad3      	subs	r3, r2, r3
 800adf8:	b29b      	uxth	r3, r3
 800adfa:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = (s16_t)(m - (pcb->sa >> 3));
 800adfe:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 800ae02:	687b      	ldr	r3, [r7, #4]
 800ae04:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 800ae08:	10db      	asrs	r3, r3, #3
 800ae0a:	b21b      	sxth	r3, r3
 800ae0c:	b29b      	uxth	r3, r3
 800ae0e:	1ad3      	subs	r3, r2, r3
 800ae10:	b29b      	uxth	r3, r3
 800ae12:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      pcb->sa = (s16_t)(pcb->sa + m);
 800ae16:	687b      	ldr	r3, [r7, #4]
 800ae18:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 800ae1c:	b29a      	uxth	r2, r3
 800ae1e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800ae22:	4413      	add	r3, r2
 800ae24:	b29b      	uxth	r3, r3
 800ae26:	b21a      	sxth	r2, r3
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	879a      	strh	r2, [r3, #60]	@ 0x3c
      if (m < 0) {
 800ae2c:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	@ 0x4e
 800ae30:	2b00      	cmp	r3, #0
 800ae32:	da05      	bge.n	800ae40 <tcp_receive+0x4b8>
        m = (s16_t) - m;
 800ae34:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800ae38:	425b      	negs	r3, r3
 800ae3a:	b29b      	uxth	r3, r3
 800ae3c:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      }
      m = (s16_t)(m - (pcb->sv >> 2));
 800ae40:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 800ae4a:	109b      	asrs	r3, r3, #2
 800ae4c:	b21b      	sxth	r3, r3
 800ae4e:	b29b      	uxth	r3, r3
 800ae50:	1ad3      	subs	r3, r2, r3
 800ae52:	b29b      	uxth	r3, r3
 800ae54:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      pcb->sv = (s16_t)(pcb->sv + m);
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 800ae5e:	b29a      	uxth	r2, r3
 800ae60:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800ae64:	4413      	add	r3, r2
 800ae66:	b29b      	uxth	r3, r3
 800ae68:	b21a      	sxth	r2, r3
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	87da      	strh	r2, [r3, #62]	@ 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 800ae74:	10db      	asrs	r3, r3, #3
 800ae76:	b21b      	sxth	r3, r3
 800ae78:	b29a      	uxth	r2, r3
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 800ae80:	b29b      	uxth	r3, r3
 800ae82:	4413      	add	r3, r2
 800ae84:	b29b      	uxth	r3, r3
 800ae86:	b21a      	sxth	r2, r3
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	2200      	movs	r2, #0
 800ae92:	635a      	str	r2, [r3, #52]	@ 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 800ae94:	4b35      	ldr	r3, [pc, #212]	@ (800af6c <tcp_receive+0x5e4>)
 800ae96:	881b      	ldrh	r3, [r3, #0]
 800ae98:	2b00      	cmp	r3, #0
 800ae9a:	f000 84df 	beq.w	800b85c <tcp_receive+0xed4>
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	7d1b      	ldrb	r3, [r3, #20]
 800aea2:	2b06      	cmp	r3, #6
 800aea4:	f200 84da 	bhi.w	800b85c <tcp_receive+0xed4>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800aeac:	4b30      	ldr	r3, [pc, #192]	@ (800af70 <tcp_receive+0x5e8>)
 800aeae:	681b      	ldr	r3, [r3, #0]
 800aeb0:	1ad3      	subs	r3, r2, r3
 800aeb2:	3b01      	subs	r3, #1
 800aeb4:	2b00      	cmp	r3, #0
 800aeb6:	f2c0 808f 	blt.w	800afd8 <tcp_receive+0x650>
 800aeba:	687b      	ldr	r3, [r7, #4]
 800aebc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800aebe:	4b2b      	ldr	r3, [pc, #172]	@ (800af6c <tcp_receive+0x5e4>)
 800aec0:	881b      	ldrh	r3, [r3, #0]
 800aec2:	4619      	mov	r1, r3
 800aec4:	4b2a      	ldr	r3, [pc, #168]	@ (800af70 <tcp_receive+0x5e8>)
 800aec6:	681b      	ldr	r3, [r3, #0]
 800aec8:	440b      	add	r3, r1
 800aeca:	1ad3      	subs	r3, r2, r3
 800aecc:	3301      	adds	r3, #1
 800aece:	2b00      	cmp	r3, #0
 800aed0:	f300 8082 	bgt.w	800afd8 <tcp_receive+0x650>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 800aed4:	4b27      	ldr	r3, [pc, #156]	@ (800af74 <tcp_receive+0x5ec>)
 800aed6:	685b      	ldr	r3, [r3, #4]
 800aed8:	647b      	str	r3, [r7, #68]	@ 0x44
      u32_t off32 = pcb->rcv_nxt - seqno;
 800aeda:	687b      	ldr	r3, [r7, #4]
 800aedc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800aede:	4b24      	ldr	r3, [pc, #144]	@ (800af70 <tcp_receive+0x5e8>)
 800aee0:	681b      	ldr	r3, [r3, #0]
 800aee2:	1ad3      	subs	r3, r2, r3
 800aee4:	627b      	str	r3, [r7, #36]	@ 0x24
      u16_t new_tot_len, off;
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 800aee6:	4b23      	ldr	r3, [pc, #140]	@ (800af74 <tcp_receive+0x5ec>)
 800aee8:	685b      	ldr	r3, [r3, #4]
 800aeea:	2b00      	cmp	r3, #0
 800aeec:	d106      	bne.n	800aefc <tcp_receive+0x574>
 800aeee:	4b22      	ldr	r3, [pc, #136]	@ (800af78 <tcp_receive+0x5f0>)
 800aef0:	f240 5294 	movw	r2, #1428	@ 0x594
 800aef4:	4921      	ldr	r1, [pc, #132]	@ (800af7c <tcp_receive+0x5f4>)
 800aef6:	4822      	ldr	r0, [pc, #136]	@ (800af80 <tcp_receive+0x5f8>)
 800aef8:	f004 fed2 	bl	800fca0 <iprintf>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 800aefc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aefe:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800af02:	4293      	cmp	r3, r2
 800af04:	d906      	bls.n	800af14 <tcp_receive+0x58c>
 800af06:	4b1c      	ldr	r3, [pc, #112]	@ (800af78 <tcp_receive+0x5f0>)
 800af08:	f240 5295 	movw	r2, #1429	@ 0x595
 800af0c:	491d      	ldr	r1, [pc, #116]	@ (800af84 <tcp_receive+0x5fc>)
 800af0e:	481c      	ldr	r0, [pc, #112]	@ (800af80 <tcp_receive+0x5f8>)
 800af10:	f004 fec6 	bl	800fca0 <iprintf>
      off = (u16_t)off32;
 800af14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af16:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 800af1a:	4b16      	ldr	r3, [pc, #88]	@ (800af74 <tcp_receive+0x5ec>)
 800af1c:	685b      	ldr	r3, [r3, #4]
 800af1e:	891b      	ldrh	r3, [r3, #8]
 800af20:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 800af24:	429a      	cmp	r2, r3
 800af26:	d906      	bls.n	800af36 <tcp_receive+0x5ae>
 800af28:	4b13      	ldr	r3, [pc, #76]	@ (800af78 <tcp_receive+0x5f0>)
 800af2a:	f240 5297 	movw	r2, #1431	@ 0x597
 800af2e:	4916      	ldr	r1, [pc, #88]	@ (800af88 <tcp_receive+0x600>)
 800af30:	4813      	ldr	r0, [pc, #76]	@ (800af80 <tcp_receive+0x5f8>)
 800af32:	f004 feb5 	bl	800fca0 <iprintf>
      inseg.len -= off;
 800af36:	4b0f      	ldr	r3, [pc, #60]	@ (800af74 <tcp_receive+0x5ec>)
 800af38:	891a      	ldrh	r2, [r3, #8]
 800af3a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800af3e:	1ad3      	subs	r3, r2, r3
 800af40:	b29a      	uxth	r2, r3
 800af42:	4b0c      	ldr	r3, [pc, #48]	@ (800af74 <tcp_receive+0x5ec>)
 800af44:	811a      	strh	r2, [r3, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 800af46:	4b0b      	ldr	r3, [pc, #44]	@ (800af74 <tcp_receive+0x5ec>)
 800af48:	685b      	ldr	r3, [r3, #4]
 800af4a:	891a      	ldrh	r2, [r3, #8]
 800af4c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800af50:	1ad3      	subs	r3, r2, r3
 800af52:	847b      	strh	r3, [r7, #34]	@ 0x22
      while (p->len < off) {
 800af54:	e02a      	b.n	800afac <tcp_receive+0x624>
 800af56:	bf00      	nop
 800af58:	08012064 	.word	0x08012064
 800af5c:	0801206c 	.word	0x0801206c
 800af60:	200081f4 	.word	0x200081f4
 800af64:	200081f0 	.word	0x200081f0
 800af68:	200081b4 	.word	0x200081b4
 800af6c:	200081f6 	.word	0x200081f6
 800af70:	200081ec 	.word	0x200081ec
 800af74:	200081cc 	.word	0x200081cc
 800af78:	08011cfc 	.word	0x08011cfc
 800af7c:	08012074 	.word	0x08012074
 800af80:	08011d48 	.word	0x08011d48
 800af84:	08012084 	.word	0x08012084
 800af88:	08012094 	.word	0x08012094
        off -= p->len;
 800af8c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800af8e:	895b      	ldrh	r3, [r3, #10]
 800af90:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 800af94:	1ad3      	subs	r3, r2, r3
 800af96:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
        /* all pbufs up to and including this one have len==0, so tot_len is equal */
        p->tot_len = new_tot_len;
 800af9a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800af9c:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800af9e:	811a      	strh	r2, [r3, #8]
        p->len = 0;
 800afa0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800afa2:	2200      	movs	r2, #0
 800afa4:	815a      	strh	r2, [r3, #10]
        p = p->next;
 800afa6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800afa8:	681b      	ldr	r3, [r3, #0]
 800afaa:	647b      	str	r3, [r7, #68]	@ 0x44
      while (p->len < off) {
 800afac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800afae:	895b      	ldrh	r3, [r3, #10]
 800afb0:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 800afb4:	429a      	cmp	r2, r3
 800afb6:	d8e9      	bhi.n	800af8c <tcp_receive+0x604>
      }
      /* cannot fail... */
      pbuf_remove_header(p, off);
 800afb8:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800afbc:	4619      	mov	r1, r3
 800afbe:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 800afc0:	f7fc fb7a 	bl	80076b8 <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800afc8:	4a90      	ldr	r2, [pc, #576]	@ (800b20c <tcp_receive+0x884>)
 800afca:	6013      	str	r3, [r2, #0]
 800afcc:	4b90      	ldr	r3, [pc, #576]	@ (800b210 <tcp_receive+0x888>)
 800afce:	68db      	ldr	r3, [r3, #12]
 800afd0:	4a8e      	ldr	r2, [pc, #568]	@ (800b20c <tcp_receive+0x884>)
 800afd2:	6812      	ldr	r2, [r2, #0]
 800afd4:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 800afd6:	e00d      	b.n	800aff4 <tcp_receive+0x66c>
    } else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 800afd8:	4b8c      	ldr	r3, [pc, #560]	@ (800b20c <tcp_receive+0x884>)
 800afda:	681a      	ldr	r2, [r3, #0]
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800afe0:	1ad3      	subs	r3, r2, r3
 800afe2:	2b00      	cmp	r3, #0
 800afe4:	da06      	bge.n	800aff4 <tcp_receive+0x66c>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 800afe6:	687b      	ldr	r3, [r7, #4]
 800afe8:	8b5b      	ldrh	r3, [r3, #26]
 800afea:	f043 0302 	orr.w	r3, r3, #2
 800afee:	b29a      	uxth	r2, r3
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	835a      	strh	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 800aff4:	4b85      	ldr	r3, [pc, #532]	@ (800b20c <tcp_receive+0x884>)
 800aff6:	681a      	ldr	r2, [r3, #0]
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800affc:	1ad3      	subs	r3, r2, r3
 800affe:	2b00      	cmp	r3, #0
 800b000:	f2c0 8427 	blt.w	800b852 <tcp_receive+0xeca>
 800b004:	4b81      	ldr	r3, [pc, #516]	@ (800b20c <tcp_receive+0x884>)
 800b006:	681a      	ldr	r2, [r3, #0]
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b00c:	6879      	ldr	r1, [r7, #4]
 800b00e:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 800b010:	440b      	add	r3, r1
 800b012:	1ad3      	subs	r3, r2, r3
 800b014:	3301      	adds	r3, #1
 800b016:	2b00      	cmp	r3, #0
 800b018:	f300 841b 	bgt.w	800b852 <tcp_receive+0xeca>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b020:	4b7a      	ldr	r3, [pc, #488]	@ (800b20c <tcp_receive+0x884>)
 800b022:	681b      	ldr	r3, [r3, #0]
 800b024:	429a      	cmp	r2, r3
 800b026:	f040 8298 	bne.w	800b55a <tcp_receive+0xbd2>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 800b02a:	4b79      	ldr	r3, [pc, #484]	@ (800b210 <tcp_receive+0x888>)
 800b02c:	891c      	ldrh	r4, [r3, #8]
 800b02e:	4b78      	ldr	r3, [pc, #480]	@ (800b210 <tcp_receive+0x888>)
 800b030:	68db      	ldr	r3, [r3, #12]
 800b032:	899b      	ldrh	r3, [r3, #12]
 800b034:	b29b      	uxth	r3, r3
 800b036:	4618      	mov	r0, r3
 800b038:	f7fb f88a 	bl	8006150 <lwip_htons>
 800b03c:	4603      	mov	r3, r0
 800b03e:	b2db      	uxtb	r3, r3
 800b040:	f003 0303 	and.w	r3, r3, #3
 800b044:	2b00      	cmp	r3, #0
 800b046:	d001      	beq.n	800b04c <tcp_receive+0x6c4>
 800b048:	2301      	movs	r3, #1
 800b04a:	e000      	b.n	800b04e <tcp_receive+0x6c6>
 800b04c:	2300      	movs	r3, #0
 800b04e:	4423      	add	r3, r4
 800b050:	b29a      	uxth	r2, r3
 800b052:	4b70      	ldr	r3, [pc, #448]	@ (800b214 <tcp_receive+0x88c>)
 800b054:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 800b056:	687b      	ldr	r3, [r7, #4]
 800b058:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 800b05a:	4b6e      	ldr	r3, [pc, #440]	@ (800b214 <tcp_receive+0x88c>)
 800b05c:	881b      	ldrh	r3, [r3, #0]
 800b05e:	429a      	cmp	r2, r3
 800b060:	d274      	bcs.n	800b14c <tcp_receive+0x7c4>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 800b062:	4b6b      	ldr	r3, [pc, #428]	@ (800b210 <tcp_receive+0x888>)
 800b064:	68db      	ldr	r3, [r3, #12]
 800b066:	899b      	ldrh	r3, [r3, #12]
 800b068:	b29b      	uxth	r3, r3
 800b06a:	4618      	mov	r0, r3
 800b06c:	f7fb f870 	bl	8006150 <lwip_htons>
 800b070:	4603      	mov	r3, r0
 800b072:	b2db      	uxtb	r3, r3
 800b074:	f003 0301 	and.w	r3, r3, #1
 800b078:	2b00      	cmp	r3, #0
 800b07a:	d01e      	beq.n	800b0ba <tcp_receive+0x732>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 800b07c:	4b64      	ldr	r3, [pc, #400]	@ (800b210 <tcp_receive+0x888>)
 800b07e:	68db      	ldr	r3, [r3, #12]
 800b080:	899b      	ldrh	r3, [r3, #12]
 800b082:	b29b      	uxth	r3, r3
 800b084:	b21b      	sxth	r3, r3
 800b086:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800b08a:	b21c      	sxth	r4, r3
 800b08c:	4b60      	ldr	r3, [pc, #384]	@ (800b210 <tcp_receive+0x888>)
 800b08e:	68db      	ldr	r3, [r3, #12]
 800b090:	899b      	ldrh	r3, [r3, #12]
 800b092:	b29b      	uxth	r3, r3
 800b094:	4618      	mov	r0, r3
 800b096:	f7fb f85b 	bl	8006150 <lwip_htons>
 800b09a:	4603      	mov	r3, r0
 800b09c:	b2db      	uxtb	r3, r3
 800b09e:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 800b0a2:	b29b      	uxth	r3, r3
 800b0a4:	4618      	mov	r0, r3
 800b0a6:	f7fb f853 	bl	8006150 <lwip_htons>
 800b0aa:	4603      	mov	r3, r0
 800b0ac:	b21b      	sxth	r3, r3
 800b0ae:	4323      	orrs	r3, r4
 800b0b0:	b21a      	sxth	r2, r3
 800b0b2:	4b57      	ldr	r3, [pc, #348]	@ (800b210 <tcp_receive+0x888>)
 800b0b4:	68db      	ldr	r3, [r3, #12]
 800b0b6:	b292      	uxth	r2, r2
 800b0b8:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 800b0be:	4b54      	ldr	r3, [pc, #336]	@ (800b210 <tcp_receive+0x888>)
 800b0c0:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 800b0c2:	4b53      	ldr	r3, [pc, #332]	@ (800b210 <tcp_receive+0x888>)
 800b0c4:	68db      	ldr	r3, [r3, #12]
 800b0c6:	899b      	ldrh	r3, [r3, #12]
 800b0c8:	b29b      	uxth	r3, r3
 800b0ca:	4618      	mov	r0, r3
 800b0cc:	f7fb f840 	bl	8006150 <lwip_htons>
 800b0d0:	4603      	mov	r3, r0
 800b0d2:	b2db      	uxtb	r3, r3
 800b0d4:	f003 0302 	and.w	r3, r3, #2
 800b0d8:	2b00      	cmp	r3, #0
 800b0da:	d005      	beq.n	800b0e8 <tcp_receive+0x760>
            inseg.len -= 1;
 800b0dc:	4b4c      	ldr	r3, [pc, #304]	@ (800b210 <tcp_receive+0x888>)
 800b0de:	891b      	ldrh	r3, [r3, #8]
 800b0e0:	3b01      	subs	r3, #1
 800b0e2:	b29a      	uxth	r2, r3
 800b0e4:	4b4a      	ldr	r3, [pc, #296]	@ (800b210 <tcp_receive+0x888>)
 800b0e6:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 800b0e8:	4b49      	ldr	r3, [pc, #292]	@ (800b210 <tcp_receive+0x888>)
 800b0ea:	685b      	ldr	r3, [r3, #4]
 800b0ec:	4a48      	ldr	r2, [pc, #288]	@ (800b210 <tcp_receive+0x888>)
 800b0ee:	8912      	ldrh	r2, [r2, #8]
 800b0f0:	4611      	mov	r1, r2
 800b0f2:	4618      	mov	r0, r3
 800b0f4:	f7fc f9e0 	bl	80074b8 <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 800b0f8:	4b45      	ldr	r3, [pc, #276]	@ (800b210 <tcp_receive+0x888>)
 800b0fa:	891c      	ldrh	r4, [r3, #8]
 800b0fc:	4b44      	ldr	r3, [pc, #272]	@ (800b210 <tcp_receive+0x888>)
 800b0fe:	68db      	ldr	r3, [r3, #12]
 800b100:	899b      	ldrh	r3, [r3, #12]
 800b102:	b29b      	uxth	r3, r3
 800b104:	4618      	mov	r0, r3
 800b106:	f7fb f823 	bl	8006150 <lwip_htons>
 800b10a:	4603      	mov	r3, r0
 800b10c:	b2db      	uxtb	r3, r3
 800b10e:	f003 0303 	and.w	r3, r3, #3
 800b112:	2b00      	cmp	r3, #0
 800b114:	d001      	beq.n	800b11a <tcp_receive+0x792>
 800b116:	2301      	movs	r3, #1
 800b118:	e000      	b.n	800b11c <tcp_receive+0x794>
 800b11a:	2300      	movs	r3, #0
 800b11c:	4423      	add	r3, r4
 800b11e:	b29a      	uxth	r2, r3
 800b120:	4b3c      	ldr	r3, [pc, #240]	@ (800b214 <tcp_receive+0x88c>)
 800b122:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 800b124:	4b3b      	ldr	r3, [pc, #236]	@ (800b214 <tcp_receive+0x88c>)
 800b126:	881b      	ldrh	r3, [r3, #0]
 800b128:	461a      	mov	r2, r3
 800b12a:	4b38      	ldr	r3, [pc, #224]	@ (800b20c <tcp_receive+0x884>)
 800b12c:	681b      	ldr	r3, [r3, #0]
 800b12e:	441a      	add	r2, r3
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b134:	6879      	ldr	r1, [r7, #4]
 800b136:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 800b138:	440b      	add	r3, r1
 800b13a:	429a      	cmp	r2, r3
 800b13c:	d006      	beq.n	800b14c <tcp_receive+0x7c4>
 800b13e:	4b36      	ldr	r3, [pc, #216]	@ (800b218 <tcp_receive+0x890>)
 800b140:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 800b144:	4935      	ldr	r1, [pc, #212]	@ (800b21c <tcp_receive+0x894>)
 800b146:	4836      	ldr	r0, [pc, #216]	@ (800b220 <tcp_receive+0x898>)
 800b148:	f004 fdaa 	bl	800fca0 <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 800b14c:	687b      	ldr	r3, [r7, #4]
 800b14e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b150:	2b00      	cmp	r3, #0
 800b152:	f000 80e6 	beq.w	800b322 <tcp_receive+0x99a>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 800b156:	4b2e      	ldr	r3, [pc, #184]	@ (800b210 <tcp_receive+0x888>)
 800b158:	68db      	ldr	r3, [r3, #12]
 800b15a:	899b      	ldrh	r3, [r3, #12]
 800b15c:	b29b      	uxth	r3, r3
 800b15e:	4618      	mov	r0, r3
 800b160:	f7fa fff6 	bl	8006150 <lwip_htons>
 800b164:	4603      	mov	r3, r0
 800b166:	b2db      	uxtb	r3, r3
 800b168:	f003 0301 	and.w	r3, r3, #1
 800b16c:	2b00      	cmp	r3, #0
 800b16e:	d010      	beq.n	800b192 <tcp_receive+0x80a>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 800b170:	e00a      	b.n	800b188 <tcp_receive+0x800>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 800b172:	687b      	ldr	r3, [r7, #4]
 800b174:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b176:	60fb      	str	r3, [r7, #12]
              pcb->ooseq = pcb->ooseq->next;
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b17c:	681a      	ldr	r2, [r3, #0]
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	675a      	str	r2, [r3, #116]	@ 0x74
              tcp_seg_free(old_ooseq);
 800b182:	68f8      	ldr	r0, [r7, #12]
 800b184:	f7fd fd93 	bl	8008cae <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b18c:	2b00      	cmp	r3, #0
 800b18e:	d1f0      	bne.n	800b172 <tcp_receive+0x7ea>
 800b190:	e0c7      	b.n	800b322 <tcp_receive+0x99a>
            }
          } else {
            struct tcp_seg *next = pcb->ooseq;
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b196:	63fb      	str	r3, [r7, #60]	@ 0x3c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 800b198:	e051      	b.n	800b23e <tcp_receive+0x8b6>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              struct tcp_seg *tmp;
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 800b19a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b19c:	68db      	ldr	r3, [r3, #12]
 800b19e:	899b      	ldrh	r3, [r3, #12]
 800b1a0:	b29b      	uxth	r3, r3
 800b1a2:	4618      	mov	r0, r3
 800b1a4:	f7fa ffd4 	bl	8006150 <lwip_htons>
 800b1a8:	4603      	mov	r3, r0
 800b1aa:	b2db      	uxtb	r3, r3
 800b1ac:	f003 0301 	and.w	r3, r3, #1
 800b1b0:	2b00      	cmp	r3, #0
 800b1b2:	d03c      	beq.n	800b22e <tcp_receive+0x8a6>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 800b1b4:	4b16      	ldr	r3, [pc, #88]	@ (800b210 <tcp_receive+0x888>)
 800b1b6:	68db      	ldr	r3, [r3, #12]
 800b1b8:	899b      	ldrh	r3, [r3, #12]
 800b1ba:	b29b      	uxth	r3, r3
 800b1bc:	4618      	mov	r0, r3
 800b1be:	f7fa ffc7 	bl	8006150 <lwip_htons>
 800b1c2:	4603      	mov	r3, r0
 800b1c4:	b2db      	uxtb	r3, r3
 800b1c6:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 800b1ca:	2b00      	cmp	r3, #0
 800b1cc:	d12f      	bne.n	800b22e <tcp_receive+0x8a6>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 800b1ce:	4b10      	ldr	r3, [pc, #64]	@ (800b210 <tcp_receive+0x888>)
 800b1d0:	68db      	ldr	r3, [r3, #12]
 800b1d2:	899b      	ldrh	r3, [r3, #12]
 800b1d4:	b29c      	uxth	r4, r3
 800b1d6:	2001      	movs	r0, #1
 800b1d8:	f7fa ffba 	bl	8006150 <lwip_htons>
 800b1dc:	4603      	mov	r3, r0
 800b1de:	461a      	mov	r2, r3
 800b1e0:	4b0b      	ldr	r3, [pc, #44]	@ (800b210 <tcp_receive+0x888>)
 800b1e2:	68db      	ldr	r3, [r3, #12]
 800b1e4:	4322      	orrs	r2, r4
 800b1e6:	b292      	uxth	r2, r2
 800b1e8:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 800b1ea:	4b09      	ldr	r3, [pc, #36]	@ (800b210 <tcp_receive+0x888>)
 800b1ec:	891c      	ldrh	r4, [r3, #8]
 800b1ee:	4b08      	ldr	r3, [pc, #32]	@ (800b210 <tcp_receive+0x888>)
 800b1f0:	68db      	ldr	r3, [r3, #12]
 800b1f2:	899b      	ldrh	r3, [r3, #12]
 800b1f4:	b29b      	uxth	r3, r3
 800b1f6:	4618      	mov	r0, r3
 800b1f8:	f7fa ffaa 	bl	8006150 <lwip_htons>
 800b1fc:	4603      	mov	r3, r0
 800b1fe:	b2db      	uxtb	r3, r3
 800b200:	f003 0303 	and.w	r3, r3, #3
 800b204:	2b00      	cmp	r3, #0
 800b206:	d00d      	beq.n	800b224 <tcp_receive+0x89c>
 800b208:	2301      	movs	r3, #1
 800b20a:	e00c      	b.n	800b226 <tcp_receive+0x89e>
 800b20c:	200081ec 	.word	0x200081ec
 800b210:	200081cc 	.word	0x200081cc
 800b214:	200081f6 	.word	0x200081f6
 800b218:	08011cfc 	.word	0x08011cfc
 800b21c:	080120a4 	.word	0x080120a4
 800b220:	08011d48 	.word	0x08011d48
 800b224:	2300      	movs	r3, #0
 800b226:	4423      	add	r3, r4
 800b228:	b29a      	uxth	r2, r3
 800b22a:	4b98      	ldr	r3, [pc, #608]	@ (800b48c <tcp_receive+0xb04>)
 800b22c:	801a      	strh	r2, [r3, #0]
              }
              tmp = next;
 800b22e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b230:	613b      	str	r3, [r7, #16]
              next = next->next;
 800b232:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b234:	681b      	ldr	r3, [r3, #0]
 800b236:	63fb      	str	r3, [r7, #60]	@ 0x3c
              tcp_seg_free(tmp);
 800b238:	6938      	ldr	r0, [r7, #16]
 800b23a:	f7fd fd38 	bl	8008cae <tcp_seg_free>
            while (next &&
 800b23e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b240:	2b00      	cmp	r3, #0
 800b242:	d00e      	beq.n	800b262 <tcp_receive+0x8da>
                   TCP_SEQ_GEQ(seqno + tcplen,
 800b244:	4b91      	ldr	r3, [pc, #580]	@ (800b48c <tcp_receive+0xb04>)
 800b246:	881b      	ldrh	r3, [r3, #0]
 800b248:	461a      	mov	r2, r3
 800b24a:	4b91      	ldr	r3, [pc, #580]	@ (800b490 <tcp_receive+0xb08>)
 800b24c:	681b      	ldr	r3, [r3, #0]
 800b24e:	441a      	add	r2, r3
 800b250:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b252:	68db      	ldr	r3, [r3, #12]
 800b254:	685b      	ldr	r3, [r3, #4]
 800b256:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b258:	8909      	ldrh	r1, [r1, #8]
 800b25a:	440b      	add	r3, r1
 800b25c:	1ad3      	subs	r3, r2, r3
            while (next &&
 800b25e:	2b00      	cmp	r3, #0
 800b260:	da9b      	bge.n	800b19a <tcp_receive+0x812>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 800b262:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b264:	2b00      	cmp	r3, #0
 800b266:	d059      	beq.n	800b31c <tcp_receive+0x994>
                TCP_SEQ_GT(seqno + tcplen,
 800b268:	4b88      	ldr	r3, [pc, #544]	@ (800b48c <tcp_receive+0xb04>)
 800b26a:	881b      	ldrh	r3, [r3, #0]
 800b26c:	461a      	mov	r2, r3
 800b26e:	4b88      	ldr	r3, [pc, #544]	@ (800b490 <tcp_receive+0xb08>)
 800b270:	681b      	ldr	r3, [r3, #0]
 800b272:	441a      	add	r2, r3
 800b274:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b276:	68db      	ldr	r3, [r3, #12]
 800b278:	685b      	ldr	r3, [r3, #4]
 800b27a:	1ad3      	subs	r3, r2, r3
            if (next &&
 800b27c:	2b00      	cmp	r3, #0
 800b27e:	dd4d      	ble.n	800b31c <tcp_receive+0x994>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 800b280:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b282:	68db      	ldr	r3, [r3, #12]
 800b284:	685b      	ldr	r3, [r3, #4]
 800b286:	b29a      	uxth	r2, r3
 800b288:	4b81      	ldr	r3, [pc, #516]	@ (800b490 <tcp_receive+0xb08>)
 800b28a:	681b      	ldr	r3, [r3, #0]
 800b28c:	b29b      	uxth	r3, r3
 800b28e:	1ad3      	subs	r3, r2, r3
 800b290:	b29a      	uxth	r2, r3
 800b292:	4b80      	ldr	r3, [pc, #512]	@ (800b494 <tcp_receive+0xb0c>)
 800b294:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 800b296:	4b7f      	ldr	r3, [pc, #508]	@ (800b494 <tcp_receive+0xb0c>)
 800b298:	68db      	ldr	r3, [r3, #12]
 800b29a:	899b      	ldrh	r3, [r3, #12]
 800b29c:	b29b      	uxth	r3, r3
 800b29e:	4618      	mov	r0, r3
 800b2a0:	f7fa ff56 	bl	8006150 <lwip_htons>
 800b2a4:	4603      	mov	r3, r0
 800b2a6:	b2db      	uxtb	r3, r3
 800b2a8:	f003 0302 	and.w	r3, r3, #2
 800b2ac:	2b00      	cmp	r3, #0
 800b2ae:	d005      	beq.n	800b2bc <tcp_receive+0x934>
                inseg.len -= 1;
 800b2b0:	4b78      	ldr	r3, [pc, #480]	@ (800b494 <tcp_receive+0xb0c>)
 800b2b2:	891b      	ldrh	r3, [r3, #8]
 800b2b4:	3b01      	subs	r3, #1
 800b2b6:	b29a      	uxth	r2, r3
 800b2b8:	4b76      	ldr	r3, [pc, #472]	@ (800b494 <tcp_receive+0xb0c>)
 800b2ba:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 800b2bc:	4b75      	ldr	r3, [pc, #468]	@ (800b494 <tcp_receive+0xb0c>)
 800b2be:	685b      	ldr	r3, [r3, #4]
 800b2c0:	4a74      	ldr	r2, [pc, #464]	@ (800b494 <tcp_receive+0xb0c>)
 800b2c2:	8912      	ldrh	r2, [r2, #8]
 800b2c4:	4611      	mov	r1, r2
 800b2c6:	4618      	mov	r0, r3
 800b2c8:	f7fc f8f6 	bl	80074b8 <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 800b2cc:	4b71      	ldr	r3, [pc, #452]	@ (800b494 <tcp_receive+0xb0c>)
 800b2ce:	891c      	ldrh	r4, [r3, #8]
 800b2d0:	4b70      	ldr	r3, [pc, #448]	@ (800b494 <tcp_receive+0xb0c>)
 800b2d2:	68db      	ldr	r3, [r3, #12]
 800b2d4:	899b      	ldrh	r3, [r3, #12]
 800b2d6:	b29b      	uxth	r3, r3
 800b2d8:	4618      	mov	r0, r3
 800b2da:	f7fa ff39 	bl	8006150 <lwip_htons>
 800b2de:	4603      	mov	r3, r0
 800b2e0:	b2db      	uxtb	r3, r3
 800b2e2:	f003 0303 	and.w	r3, r3, #3
 800b2e6:	2b00      	cmp	r3, #0
 800b2e8:	d001      	beq.n	800b2ee <tcp_receive+0x966>
 800b2ea:	2301      	movs	r3, #1
 800b2ec:	e000      	b.n	800b2f0 <tcp_receive+0x968>
 800b2ee:	2300      	movs	r3, #0
 800b2f0:	4423      	add	r3, r4
 800b2f2:	b29a      	uxth	r2, r3
 800b2f4:	4b65      	ldr	r3, [pc, #404]	@ (800b48c <tcp_receive+0xb04>)
 800b2f6:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 800b2f8:	4b64      	ldr	r3, [pc, #400]	@ (800b48c <tcp_receive+0xb04>)
 800b2fa:	881b      	ldrh	r3, [r3, #0]
 800b2fc:	461a      	mov	r2, r3
 800b2fe:	4b64      	ldr	r3, [pc, #400]	@ (800b490 <tcp_receive+0xb08>)
 800b300:	681b      	ldr	r3, [r3, #0]
 800b302:	441a      	add	r2, r3
 800b304:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b306:	68db      	ldr	r3, [r3, #12]
 800b308:	685b      	ldr	r3, [r3, #4]
 800b30a:	429a      	cmp	r2, r3
 800b30c:	d006      	beq.n	800b31c <tcp_receive+0x994>
 800b30e:	4b62      	ldr	r3, [pc, #392]	@ (800b498 <tcp_receive+0xb10>)
 800b310:	f240 52fc 	movw	r2, #1532	@ 0x5fc
 800b314:	4961      	ldr	r1, [pc, #388]	@ (800b49c <tcp_receive+0xb14>)
 800b316:	4862      	ldr	r0, [pc, #392]	@ (800b4a0 <tcp_receive+0xb18>)
 800b318:	f004 fcc2 	bl	800fca0 <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 800b31c:	687b      	ldr	r3, [r7, #4]
 800b31e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800b320:	675a      	str	r2, [r3, #116]	@ 0x74
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 800b322:	4b5a      	ldr	r3, [pc, #360]	@ (800b48c <tcp_receive+0xb04>)
 800b324:	881b      	ldrh	r3, [r3, #0]
 800b326:	461a      	mov	r2, r3
 800b328:	4b59      	ldr	r3, [pc, #356]	@ (800b490 <tcp_receive+0xb08>)
 800b32a:	681b      	ldr	r3, [r3, #0]
 800b32c:	441a      	add	r2, r3
 800b32e:	687b      	ldr	r3, [r7, #4]
 800b330:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 800b336:	4b55      	ldr	r3, [pc, #340]	@ (800b48c <tcp_receive+0xb04>)
 800b338:	881b      	ldrh	r3, [r3, #0]
 800b33a:	429a      	cmp	r2, r3
 800b33c:	d206      	bcs.n	800b34c <tcp_receive+0x9c4>
 800b33e:	4b56      	ldr	r3, [pc, #344]	@ (800b498 <tcp_receive+0xb10>)
 800b340:	f240 6207 	movw	r2, #1543	@ 0x607
 800b344:	4957      	ldr	r1, [pc, #348]	@ (800b4a4 <tcp_receive+0xb1c>)
 800b346:	4856      	ldr	r0, [pc, #344]	@ (800b4a0 <tcp_receive+0xb18>)
 800b348:	f004 fcaa 	bl	800fca0 <iprintf>
        pcb->rcv_wnd -= tcplen;
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 800b350:	4b4e      	ldr	r3, [pc, #312]	@ (800b48c <tcp_receive+0xb04>)
 800b352:	881b      	ldrh	r3, [r3, #0]
 800b354:	1ad3      	subs	r3, r2, r3
 800b356:	b29a      	uxth	r2, r3
 800b358:	687b      	ldr	r3, [r7, #4]
 800b35a:	851a      	strh	r2, [r3, #40]	@ 0x28

        tcp_update_rcv_ann_wnd(pcb);
 800b35c:	6878      	ldr	r0, [r7, #4]
 800b35e:	f7fc ffc5 	bl	80082ec <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 800b362:	4b4c      	ldr	r3, [pc, #304]	@ (800b494 <tcp_receive+0xb0c>)
 800b364:	685b      	ldr	r3, [r3, #4]
 800b366:	891b      	ldrh	r3, [r3, #8]
 800b368:	2b00      	cmp	r3, #0
 800b36a:	d006      	beq.n	800b37a <tcp_receive+0x9f2>
          recv_data = inseg.p;
 800b36c:	4b49      	ldr	r3, [pc, #292]	@ (800b494 <tcp_receive+0xb0c>)
 800b36e:	685b      	ldr	r3, [r3, #4]
 800b370:	4a4d      	ldr	r2, [pc, #308]	@ (800b4a8 <tcp_receive+0xb20>)
 800b372:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 800b374:	4b47      	ldr	r3, [pc, #284]	@ (800b494 <tcp_receive+0xb0c>)
 800b376:	2200      	movs	r2, #0
 800b378:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 800b37a:	4b46      	ldr	r3, [pc, #280]	@ (800b494 <tcp_receive+0xb0c>)
 800b37c:	68db      	ldr	r3, [r3, #12]
 800b37e:	899b      	ldrh	r3, [r3, #12]
 800b380:	b29b      	uxth	r3, r3
 800b382:	4618      	mov	r0, r3
 800b384:	f7fa fee4 	bl	8006150 <lwip_htons>
 800b388:	4603      	mov	r3, r0
 800b38a:	b2db      	uxtb	r3, r3
 800b38c:	f003 0301 	and.w	r3, r3, #1
 800b390:	2b00      	cmp	r3, #0
 800b392:	f000 80b8 	beq.w	800b506 <tcp_receive+0xb7e>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 800b396:	4b45      	ldr	r3, [pc, #276]	@ (800b4ac <tcp_receive+0xb24>)
 800b398:	781b      	ldrb	r3, [r3, #0]
 800b39a:	f043 0320 	orr.w	r3, r3, #32
 800b39e:	b2da      	uxtb	r2, r3
 800b3a0:	4b42      	ldr	r3, [pc, #264]	@ (800b4ac <tcp_receive+0xb24>)
 800b3a2:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 800b3a4:	e0af      	b.n	800b506 <tcp_receive+0xb7e>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          struct tcp_seg *cseg = pcb->ooseq;
 800b3a6:	687b      	ldr	r3, [r7, #4]
 800b3a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b3aa:	60bb      	str	r3, [r7, #8]
          seqno = pcb->ooseq->tcphdr->seqno;
 800b3ac:	687b      	ldr	r3, [r7, #4]
 800b3ae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b3b0:	68db      	ldr	r3, [r3, #12]
 800b3b2:	685b      	ldr	r3, [r3, #4]
 800b3b4:	4a36      	ldr	r2, [pc, #216]	@ (800b490 <tcp_receive+0xb08>)
 800b3b6:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 800b3b8:	68bb      	ldr	r3, [r7, #8]
 800b3ba:	891b      	ldrh	r3, [r3, #8]
 800b3bc:	461c      	mov	r4, r3
 800b3be:	68bb      	ldr	r3, [r7, #8]
 800b3c0:	68db      	ldr	r3, [r3, #12]
 800b3c2:	899b      	ldrh	r3, [r3, #12]
 800b3c4:	b29b      	uxth	r3, r3
 800b3c6:	4618      	mov	r0, r3
 800b3c8:	f7fa fec2 	bl	8006150 <lwip_htons>
 800b3cc:	4603      	mov	r3, r0
 800b3ce:	b2db      	uxtb	r3, r3
 800b3d0:	f003 0303 	and.w	r3, r3, #3
 800b3d4:	2b00      	cmp	r3, #0
 800b3d6:	d001      	beq.n	800b3dc <tcp_receive+0xa54>
 800b3d8:	2301      	movs	r3, #1
 800b3da:	e000      	b.n	800b3de <tcp_receive+0xa56>
 800b3dc:	2300      	movs	r3, #0
 800b3de:	191a      	adds	r2, r3, r4
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b3e4:	441a      	add	r2, r3
 800b3e6:	687b      	ldr	r3, [r7, #4]
 800b3e8:	625a      	str	r2, [r3, #36]	@ 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 800b3ea:	687b      	ldr	r3, [r7, #4]
 800b3ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b3ee:	461c      	mov	r4, r3
 800b3f0:	68bb      	ldr	r3, [r7, #8]
 800b3f2:	891b      	ldrh	r3, [r3, #8]
 800b3f4:	461d      	mov	r5, r3
 800b3f6:	68bb      	ldr	r3, [r7, #8]
 800b3f8:	68db      	ldr	r3, [r3, #12]
 800b3fa:	899b      	ldrh	r3, [r3, #12]
 800b3fc:	b29b      	uxth	r3, r3
 800b3fe:	4618      	mov	r0, r3
 800b400:	f7fa fea6 	bl	8006150 <lwip_htons>
 800b404:	4603      	mov	r3, r0
 800b406:	b2db      	uxtb	r3, r3
 800b408:	f003 0303 	and.w	r3, r3, #3
 800b40c:	2b00      	cmp	r3, #0
 800b40e:	d001      	beq.n	800b414 <tcp_receive+0xa8c>
 800b410:	2301      	movs	r3, #1
 800b412:	e000      	b.n	800b416 <tcp_receive+0xa8e>
 800b414:	2300      	movs	r3, #0
 800b416:	442b      	add	r3, r5
 800b418:	429c      	cmp	r4, r3
 800b41a:	d206      	bcs.n	800b42a <tcp_receive+0xaa2>
 800b41c:	4b1e      	ldr	r3, [pc, #120]	@ (800b498 <tcp_receive+0xb10>)
 800b41e:	f240 622b 	movw	r2, #1579	@ 0x62b
 800b422:	4923      	ldr	r1, [pc, #140]	@ (800b4b0 <tcp_receive+0xb28>)
 800b424:	481e      	ldr	r0, [pc, #120]	@ (800b4a0 <tcp_receive+0xb18>)
 800b426:	f004 fc3b 	bl	800fca0 <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 800b42a:	68bb      	ldr	r3, [r7, #8]
 800b42c:	891b      	ldrh	r3, [r3, #8]
 800b42e:	461c      	mov	r4, r3
 800b430:	68bb      	ldr	r3, [r7, #8]
 800b432:	68db      	ldr	r3, [r3, #12]
 800b434:	899b      	ldrh	r3, [r3, #12]
 800b436:	b29b      	uxth	r3, r3
 800b438:	4618      	mov	r0, r3
 800b43a:	f7fa fe89 	bl	8006150 <lwip_htons>
 800b43e:	4603      	mov	r3, r0
 800b440:	b2db      	uxtb	r3, r3
 800b442:	f003 0303 	and.w	r3, r3, #3
 800b446:	2b00      	cmp	r3, #0
 800b448:	d001      	beq.n	800b44e <tcp_receive+0xac6>
 800b44a:	2301      	movs	r3, #1
 800b44c:	e000      	b.n	800b450 <tcp_receive+0xac8>
 800b44e:	2300      	movs	r3, #0
 800b450:	1919      	adds	r1, r3, r4
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 800b456:	b28b      	uxth	r3, r1
 800b458:	1ad3      	subs	r3, r2, r3
 800b45a:	b29a      	uxth	r2, r3
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	851a      	strh	r2, [r3, #40]	@ 0x28

          tcp_update_rcv_ann_wnd(pcb);
 800b460:	6878      	ldr	r0, [r7, #4]
 800b462:	f7fc ff43 	bl	80082ec <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 800b466:	68bb      	ldr	r3, [r7, #8]
 800b468:	685b      	ldr	r3, [r3, #4]
 800b46a:	891b      	ldrh	r3, [r3, #8]
 800b46c:	2b00      	cmp	r3, #0
 800b46e:	d028      	beq.n	800b4c2 <tcp_receive+0xb3a>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 800b470:	4b0d      	ldr	r3, [pc, #52]	@ (800b4a8 <tcp_receive+0xb20>)
 800b472:	681b      	ldr	r3, [r3, #0]
 800b474:	2b00      	cmp	r3, #0
 800b476:	d01d      	beq.n	800b4b4 <tcp_receive+0xb2c>
              pbuf_cat(recv_data, cseg->p);
 800b478:	4b0b      	ldr	r3, [pc, #44]	@ (800b4a8 <tcp_receive+0xb20>)
 800b47a:	681a      	ldr	r2, [r3, #0]
 800b47c:	68bb      	ldr	r3, [r7, #8]
 800b47e:	685b      	ldr	r3, [r3, #4]
 800b480:	4619      	mov	r1, r3
 800b482:	4610      	mov	r0, r2
 800b484:	f7fc fa60 	bl	8007948 <pbuf_cat>
 800b488:	e018      	b.n	800b4bc <tcp_receive+0xb34>
 800b48a:	bf00      	nop
 800b48c:	200081f6 	.word	0x200081f6
 800b490:	200081ec 	.word	0x200081ec
 800b494:	200081cc 	.word	0x200081cc
 800b498:	08011cfc 	.word	0x08011cfc
 800b49c:	080120dc 	.word	0x080120dc
 800b4a0:	08011d48 	.word	0x08011d48
 800b4a4:	08012118 	.word	0x08012118
 800b4a8:	200081fc 	.word	0x200081fc
 800b4ac:	200081f9 	.word	0x200081f9
 800b4b0:	08012138 	.word	0x08012138
            } else {
              recv_data = cseg->p;
 800b4b4:	68bb      	ldr	r3, [r7, #8]
 800b4b6:	685b      	ldr	r3, [r3, #4]
 800b4b8:	4a70      	ldr	r2, [pc, #448]	@ (800b67c <tcp_receive+0xcf4>)
 800b4ba:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 800b4bc:	68bb      	ldr	r3, [r7, #8]
 800b4be:	2200      	movs	r2, #0
 800b4c0:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 800b4c2:	68bb      	ldr	r3, [r7, #8]
 800b4c4:	68db      	ldr	r3, [r3, #12]
 800b4c6:	899b      	ldrh	r3, [r3, #12]
 800b4c8:	b29b      	uxth	r3, r3
 800b4ca:	4618      	mov	r0, r3
 800b4cc:	f7fa fe40 	bl	8006150 <lwip_htons>
 800b4d0:	4603      	mov	r3, r0
 800b4d2:	b2db      	uxtb	r3, r3
 800b4d4:	f003 0301 	and.w	r3, r3, #1
 800b4d8:	2b00      	cmp	r3, #0
 800b4da:	d00d      	beq.n	800b4f8 <tcp_receive+0xb70>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 800b4dc:	4b68      	ldr	r3, [pc, #416]	@ (800b680 <tcp_receive+0xcf8>)
 800b4de:	781b      	ldrb	r3, [r3, #0]
 800b4e0:	f043 0320 	orr.w	r3, r3, #32
 800b4e4:	b2da      	uxtb	r2, r3
 800b4e6:	4b66      	ldr	r3, [pc, #408]	@ (800b680 <tcp_receive+0xcf8>)
 800b4e8:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 800b4ea:	687b      	ldr	r3, [r7, #4]
 800b4ec:	7d1b      	ldrb	r3, [r3, #20]
 800b4ee:	2b04      	cmp	r3, #4
 800b4f0:	d102      	bne.n	800b4f8 <tcp_receive+0xb70>
              pcb->state = CLOSE_WAIT;
 800b4f2:	687b      	ldr	r3, [r7, #4]
 800b4f4:	2207      	movs	r2, #7
 800b4f6:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 800b4f8:	68bb      	ldr	r3, [r7, #8]
 800b4fa:	681a      	ldr	r2, [r3, #0]
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	675a      	str	r2, [r3, #116]	@ 0x74
          tcp_seg_free(cseg);
 800b500:	68b8      	ldr	r0, [r7, #8]
 800b502:	f7fd fbd4 	bl	8008cae <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 800b506:	687b      	ldr	r3, [r7, #4]
 800b508:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b50a:	2b00      	cmp	r3, #0
 800b50c:	d008      	beq.n	800b520 <tcp_receive+0xb98>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 800b50e:	687b      	ldr	r3, [r7, #4]
 800b510:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b512:	68db      	ldr	r3, [r3, #12]
 800b514:	685a      	ldr	r2, [r3, #4]
 800b516:	687b      	ldr	r3, [r7, #4]
 800b518:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        while (pcb->ooseq != NULL &&
 800b51a:	429a      	cmp	r2, r3
 800b51c:	f43f af43 	beq.w	800b3a6 <tcp_receive+0xa1e>
#endif /* LWIP_TCP_SACK_OUT */
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	8b5b      	ldrh	r3, [r3, #26]
 800b524:	f003 0301 	and.w	r3, r3, #1
 800b528:	2b00      	cmp	r3, #0
 800b52a:	d00e      	beq.n	800b54a <tcp_receive+0xbc2>
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	8b5b      	ldrh	r3, [r3, #26]
 800b530:	f023 0301 	bic.w	r3, r3, #1
 800b534:	b29a      	uxth	r2, r3
 800b536:	687b      	ldr	r3, [r7, #4]
 800b538:	835a      	strh	r2, [r3, #26]
 800b53a:	687b      	ldr	r3, [r7, #4]
 800b53c:	8b5b      	ldrh	r3, [r3, #26]
 800b53e:	f043 0302 	orr.w	r3, r3, #2
 800b542:	b29a      	uxth	r2, r3
 800b544:	687b      	ldr	r3, [r7, #4]
 800b546:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 800b548:	e187      	b.n	800b85a <tcp_receive+0xed2>
        tcp_ack(pcb);
 800b54a:	687b      	ldr	r3, [r7, #4]
 800b54c:	8b5b      	ldrh	r3, [r3, #26]
 800b54e:	f043 0301 	orr.w	r3, r3, #1
 800b552:	b29a      	uxth	r2, r3
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 800b558:	e17f      	b.n	800b85a <tcp_receive+0xed2>
      } else {
        /* We get here if the incoming segment is out-of-sequence. */

#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 800b55a:	687b      	ldr	r3, [r7, #4]
 800b55c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b55e:	2b00      	cmp	r3, #0
 800b560:	d106      	bne.n	800b570 <tcp_receive+0xbe8>
          pcb->ooseq = tcp_seg_copy(&inseg);
 800b562:	4848      	ldr	r0, [pc, #288]	@ (800b684 <tcp_receive+0xcfc>)
 800b564:	f7fd fbbc 	bl	8008ce0 <tcp_seg_copy>
 800b568:	4602      	mov	r2, r0
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	675a      	str	r2, [r3, #116]	@ 0x74
 800b56e:	e16c      	b.n	800b84a <tcp_receive+0xec2>
#if LWIP_TCP_SACK_OUT
          /* This is the left edge of the lowest possible SACK range.
             It may start before the newly received segment (possibly adjusted below). */
          u32_t sackbeg = TCP_SEQ_LT(seqno, pcb->ooseq->tcphdr->seqno) ? seqno : pcb->ooseq->tcphdr->seqno;
#endif /* LWIP_TCP_SACK_OUT */
          struct tcp_seg *next, *prev = NULL;
 800b570:	2300      	movs	r3, #0
 800b572:	637b      	str	r3, [r7, #52]	@ 0x34
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b578:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b57a:	e156      	b.n	800b82a <tcp_receive+0xea2>
            if (seqno == next->tcphdr->seqno) {
 800b57c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b57e:	68db      	ldr	r3, [r3, #12]
 800b580:	685a      	ldr	r2, [r3, #4]
 800b582:	4b41      	ldr	r3, [pc, #260]	@ (800b688 <tcp_receive+0xd00>)
 800b584:	681b      	ldr	r3, [r3, #0]
 800b586:	429a      	cmp	r2, r3
 800b588:	d11d      	bne.n	800b5c6 <tcp_receive+0xc3e>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 800b58a:	4b3e      	ldr	r3, [pc, #248]	@ (800b684 <tcp_receive+0xcfc>)
 800b58c:	891a      	ldrh	r2, [r3, #8]
 800b58e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b590:	891b      	ldrh	r3, [r3, #8]
 800b592:	429a      	cmp	r2, r3
 800b594:	f240 814e 	bls.w	800b834 <tcp_receive+0xeac>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 800b598:	483a      	ldr	r0, [pc, #232]	@ (800b684 <tcp_receive+0xcfc>)
 800b59a:	f7fd fba1 	bl	8008ce0 <tcp_seg_copy>
 800b59e:	6178      	str	r0, [r7, #20]
                if (cseg != NULL) {
 800b5a0:	697b      	ldr	r3, [r7, #20]
 800b5a2:	2b00      	cmp	r3, #0
 800b5a4:	f000 8148 	beq.w	800b838 <tcp_receive+0xeb0>
                  if (prev != NULL) {
 800b5a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b5aa:	2b00      	cmp	r3, #0
 800b5ac:	d003      	beq.n	800b5b6 <tcp_receive+0xc2e>
                    prev->next = cseg;
 800b5ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b5b0:	697a      	ldr	r2, [r7, #20]
 800b5b2:	601a      	str	r2, [r3, #0]
 800b5b4:	e002      	b.n	800b5bc <tcp_receive+0xc34>
                  } else {
                    pcb->ooseq = cseg;
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	697a      	ldr	r2, [r7, #20]
 800b5ba:	675a      	str	r2, [r3, #116]	@ 0x74
                  }
                  tcp_oos_insert_segment(cseg, next);
 800b5bc:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800b5be:	6978      	ldr	r0, [r7, #20]
 800b5c0:	f7ff f8de 	bl	800a780 <tcp_oos_insert_segment>
                }
                break;
 800b5c4:	e138      	b.n	800b838 <tcp_receive+0xeb0>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 800b5c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b5c8:	2b00      	cmp	r3, #0
 800b5ca:	d117      	bne.n	800b5fc <tcp_receive+0xc74>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 800b5cc:	4b2e      	ldr	r3, [pc, #184]	@ (800b688 <tcp_receive+0xd00>)
 800b5ce:	681a      	ldr	r2, [r3, #0]
 800b5d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b5d2:	68db      	ldr	r3, [r3, #12]
 800b5d4:	685b      	ldr	r3, [r3, #4]
 800b5d6:	1ad3      	subs	r3, r2, r3
 800b5d8:	2b00      	cmp	r3, #0
 800b5da:	da57      	bge.n	800b68c <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 800b5dc:	4829      	ldr	r0, [pc, #164]	@ (800b684 <tcp_receive+0xcfc>)
 800b5de:	f7fd fb7f 	bl	8008ce0 <tcp_seg_copy>
 800b5e2:	61b8      	str	r0, [r7, #24]
                  if (cseg != NULL) {
 800b5e4:	69bb      	ldr	r3, [r7, #24]
 800b5e6:	2b00      	cmp	r3, #0
 800b5e8:	f000 8128 	beq.w	800b83c <tcp_receive+0xeb4>
                    pcb->ooseq = cseg;
 800b5ec:	687b      	ldr	r3, [r7, #4]
 800b5ee:	69ba      	ldr	r2, [r7, #24]
 800b5f0:	675a      	str	r2, [r3, #116]	@ 0x74
                    tcp_oos_insert_segment(cseg, next);
 800b5f2:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800b5f4:	69b8      	ldr	r0, [r7, #24]
 800b5f6:	f7ff f8c3 	bl	800a780 <tcp_oos_insert_segment>
                  }
                  break;
 800b5fa:	e11f      	b.n	800b83c <tcp_receive+0xeb4>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 800b5fc:	4b22      	ldr	r3, [pc, #136]	@ (800b688 <tcp_receive+0xd00>)
 800b5fe:	681a      	ldr	r2, [r3, #0]
 800b600:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b602:	68db      	ldr	r3, [r3, #12]
 800b604:	685b      	ldr	r3, [r3, #4]
 800b606:	1ad3      	subs	r3, r2, r3
 800b608:	3b01      	subs	r3, #1
 800b60a:	2b00      	cmp	r3, #0
 800b60c:	db3e      	blt.n	800b68c <tcp_receive+0xd04>
 800b60e:	4b1e      	ldr	r3, [pc, #120]	@ (800b688 <tcp_receive+0xd00>)
 800b610:	681a      	ldr	r2, [r3, #0]
 800b612:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b614:	68db      	ldr	r3, [r3, #12]
 800b616:	685b      	ldr	r3, [r3, #4]
 800b618:	1ad3      	subs	r3, r2, r3
 800b61a:	3301      	adds	r3, #1
 800b61c:	2b00      	cmp	r3, #0
 800b61e:	dc35      	bgt.n	800b68c <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 800b620:	4818      	ldr	r0, [pc, #96]	@ (800b684 <tcp_receive+0xcfc>)
 800b622:	f7fd fb5d 	bl	8008ce0 <tcp_seg_copy>
 800b626:	61f8      	str	r0, [r7, #28]
                  if (cseg != NULL) {
 800b628:	69fb      	ldr	r3, [r7, #28]
 800b62a:	2b00      	cmp	r3, #0
 800b62c:	f000 8108 	beq.w	800b840 <tcp_receive+0xeb8>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 800b630:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b632:	68db      	ldr	r3, [r3, #12]
 800b634:	685b      	ldr	r3, [r3, #4]
 800b636:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b638:	8912      	ldrh	r2, [r2, #8]
 800b63a:	441a      	add	r2, r3
 800b63c:	4b12      	ldr	r3, [pc, #72]	@ (800b688 <tcp_receive+0xd00>)
 800b63e:	681b      	ldr	r3, [r3, #0]
 800b640:	1ad3      	subs	r3, r2, r3
 800b642:	2b00      	cmp	r3, #0
 800b644:	dd12      	ble.n	800b66c <tcp_receive+0xce4>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 800b646:	4b10      	ldr	r3, [pc, #64]	@ (800b688 <tcp_receive+0xd00>)
 800b648:	681b      	ldr	r3, [r3, #0]
 800b64a:	b29a      	uxth	r2, r3
 800b64c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b64e:	68db      	ldr	r3, [r3, #12]
 800b650:	685b      	ldr	r3, [r3, #4]
 800b652:	b29b      	uxth	r3, r3
 800b654:	1ad3      	subs	r3, r2, r3
 800b656:	b29a      	uxth	r2, r3
 800b658:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b65a:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 800b65c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b65e:	685a      	ldr	r2, [r3, #4]
 800b660:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b662:	891b      	ldrh	r3, [r3, #8]
 800b664:	4619      	mov	r1, r3
 800b666:	4610      	mov	r0, r2
 800b668:	f7fb ff26 	bl	80074b8 <pbuf_realloc>
                    }
                    prev->next = cseg;
 800b66c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b66e:	69fa      	ldr	r2, [r7, #28]
 800b670:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 800b672:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800b674:	69f8      	ldr	r0, [r7, #28]
 800b676:	f7ff f883 	bl	800a780 <tcp_oos_insert_segment>
                  }
                  break;
 800b67a:	e0e1      	b.n	800b840 <tcp_receive+0xeb8>
 800b67c:	200081fc 	.word	0x200081fc
 800b680:	200081f9 	.word	0x200081f9
 800b684:	200081cc 	.word	0x200081cc
 800b688:	200081ec 	.word	0x200081ec
#endif /* LWIP_TCP_SACK_OUT */

              /* We don't use 'prev' below, so let's set it to current 'next'.
                 This way even if we break the loop below, 'prev' will be pointing
                 at the segment right in front of the newly added one. */
              prev = next;
 800b68c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b68e:	637b      	str	r3, [r7, #52]	@ 0x34

              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 800b690:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b692:	681b      	ldr	r3, [r3, #0]
 800b694:	2b00      	cmp	r3, #0
 800b696:	f040 80c5 	bne.w	800b824 <tcp_receive+0xe9c>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 800b69a:	4b7f      	ldr	r3, [pc, #508]	@ (800b898 <tcp_receive+0xf10>)
 800b69c:	681a      	ldr	r2, [r3, #0]
 800b69e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b6a0:	68db      	ldr	r3, [r3, #12]
 800b6a2:	685b      	ldr	r3, [r3, #4]
 800b6a4:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 800b6a6:	2b00      	cmp	r3, #0
 800b6a8:	f340 80bc 	ble.w	800b824 <tcp_receive+0xe9c>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 800b6ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b6ae:	68db      	ldr	r3, [r3, #12]
 800b6b0:	899b      	ldrh	r3, [r3, #12]
 800b6b2:	b29b      	uxth	r3, r3
 800b6b4:	4618      	mov	r0, r3
 800b6b6:	f7fa fd4b 	bl	8006150 <lwip_htons>
 800b6ba:	4603      	mov	r3, r0
 800b6bc:	b2db      	uxtb	r3, r3
 800b6be:	f003 0301 	and.w	r3, r3, #1
 800b6c2:	2b00      	cmp	r3, #0
 800b6c4:	f040 80be 	bne.w	800b844 <tcp_receive+0xebc>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 800b6c8:	4874      	ldr	r0, [pc, #464]	@ (800b89c <tcp_receive+0xf14>)
 800b6ca:	f7fd fb09 	bl	8008ce0 <tcp_seg_copy>
 800b6ce:	4602      	mov	r2, r0
 800b6d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b6d2:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 800b6d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b6d6:	681b      	ldr	r3, [r3, #0]
 800b6d8:	2b00      	cmp	r3, #0
 800b6da:	f000 80b5 	beq.w	800b848 <tcp_receive+0xec0>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 800b6de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b6e0:	68db      	ldr	r3, [r3, #12]
 800b6e2:	685b      	ldr	r3, [r3, #4]
 800b6e4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b6e6:	8912      	ldrh	r2, [r2, #8]
 800b6e8:	441a      	add	r2, r3
 800b6ea:	4b6b      	ldr	r3, [pc, #428]	@ (800b898 <tcp_receive+0xf10>)
 800b6ec:	681b      	ldr	r3, [r3, #0]
 800b6ee:	1ad3      	subs	r3, r2, r3
 800b6f0:	2b00      	cmp	r3, #0
 800b6f2:	dd12      	ble.n	800b71a <tcp_receive+0xd92>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 800b6f4:	4b68      	ldr	r3, [pc, #416]	@ (800b898 <tcp_receive+0xf10>)
 800b6f6:	681b      	ldr	r3, [r3, #0]
 800b6f8:	b29a      	uxth	r2, r3
 800b6fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b6fc:	68db      	ldr	r3, [r3, #12]
 800b6fe:	685b      	ldr	r3, [r3, #4]
 800b700:	b29b      	uxth	r3, r3
 800b702:	1ad3      	subs	r3, r2, r3
 800b704:	b29a      	uxth	r2, r3
 800b706:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b708:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 800b70a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b70c:	685a      	ldr	r2, [r3, #4]
 800b70e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b710:	891b      	ldrh	r3, [r3, #8]
 800b712:	4619      	mov	r1, r3
 800b714:	4610      	mov	r0, r2
 800b716:	f7fb fecf 	bl	80074b8 <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 800b71a:	4b61      	ldr	r3, [pc, #388]	@ (800b8a0 <tcp_receive+0xf18>)
 800b71c:	881b      	ldrh	r3, [r3, #0]
 800b71e:	461a      	mov	r2, r3
 800b720:	4b5d      	ldr	r3, [pc, #372]	@ (800b898 <tcp_receive+0xf10>)
 800b722:	681b      	ldr	r3, [r3, #0]
 800b724:	441a      	add	r2, r3
 800b726:	687b      	ldr	r3, [r7, #4]
 800b728:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b72a:	6879      	ldr	r1, [r7, #4]
 800b72c:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 800b72e:	440b      	add	r3, r1
 800b730:	1ad3      	subs	r3, r2, r3
 800b732:	2b00      	cmp	r3, #0
 800b734:	f340 8088 	ble.w	800b848 <tcp_receive+0xec0>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 800b738:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b73a:	681b      	ldr	r3, [r3, #0]
 800b73c:	68db      	ldr	r3, [r3, #12]
 800b73e:	899b      	ldrh	r3, [r3, #12]
 800b740:	b29b      	uxth	r3, r3
 800b742:	4618      	mov	r0, r3
 800b744:	f7fa fd04 	bl	8006150 <lwip_htons>
 800b748:	4603      	mov	r3, r0
 800b74a:	b2db      	uxtb	r3, r3
 800b74c:	f003 0301 	and.w	r3, r3, #1
 800b750:	2b00      	cmp	r3, #0
 800b752:	d021      	beq.n	800b798 <tcp_receive+0xe10>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 800b754:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b756:	681b      	ldr	r3, [r3, #0]
 800b758:	68db      	ldr	r3, [r3, #12]
 800b75a:	899b      	ldrh	r3, [r3, #12]
 800b75c:	b29b      	uxth	r3, r3
 800b75e:	b21b      	sxth	r3, r3
 800b760:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800b764:	b21c      	sxth	r4, r3
 800b766:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b768:	681b      	ldr	r3, [r3, #0]
 800b76a:	68db      	ldr	r3, [r3, #12]
 800b76c:	899b      	ldrh	r3, [r3, #12]
 800b76e:	b29b      	uxth	r3, r3
 800b770:	4618      	mov	r0, r3
 800b772:	f7fa fced 	bl	8006150 <lwip_htons>
 800b776:	4603      	mov	r3, r0
 800b778:	b2db      	uxtb	r3, r3
 800b77a:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 800b77e:	b29b      	uxth	r3, r3
 800b780:	4618      	mov	r0, r3
 800b782:	f7fa fce5 	bl	8006150 <lwip_htons>
 800b786:	4603      	mov	r3, r0
 800b788:	b21b      	sxth	r3, r3
 800b78a:	4323      	orrs	r3, r4
 800b78c:	b21a      	sxth	r2, r3
 800b78e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b790:	681b      	ldr	r3, [r3, #0]
 800b792:	68db      	ldr	r3, [r3, #12]
 800b794:	b292      	uxth	r2, r2
 800b796:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 800b798:	687b      	ldr	r3, [r7, #4]
 800b79a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b79c:	b29a      	uxth	r2, r3
 800b79e:	687b      	ldr	r3, [r7, #4]
 800b7a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b7a2:	4413      	add	r3, r2
 800b7a4:	b299      	uxth	r1, r3
 800b7a6:	4b3c      	ldr	r3, [pc, #240]	@ (800b898 <tcp_receive+0xf10>)
 800b7a8:	681b      	ldr	r3, [r3, #0]
 800b7aa:	b29a      	uxth	r2, r3
 800b7ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b7ae:	681b      	ldr	r3, [r3, #0]
 800b7b0:	1a8a      	subs	r2, r1, r2
 800b7b2:	b292      	uxth	r2, r2
 800b7b4:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 800b7b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b7b8:	681b      	ldr	r3, [r3, #0]
 800b7ba:	685a      	ldr	r2, [r3, #4]
 800b7bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b7be:	681b      	ldr	r3, [r3, #0]
 800b7c0:	891b      	ldrh	r3, [r3, #8]
 800b7c2:	4619      	mov	r1, r3
 800b7c4:	4610      	mov	r0, r2
 800b7c6:	f7fb fe77 	bl	80074b8 <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 800b7ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b7cc:	681b      	ldr	r3, [r3, #0]
 800b7ce:	891c      	ldrh	r4, [r3, #8]
 800b7d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b7d2:	681b      	ldr	r3, [r3, #0]
 800b7d4:	68db      	ldr	r3, [r3, #12]
 800b7d6:	899b      	ldrh	r3, [r3, #12]
 800b7d8:	b29b      	uxth	r3, r3
 800b7da:	4618      	mov	r0, r3
 800b7dc:	f7fa fcb8 	bl	8006150 <lwip_htons>
 800b7e0:	4603      	mov	r3, r0
 800b7e2:	b2db      	uxtb	r3, r3
 800b7e4:	f003 0303 	and.w	r3, r3, #3
 800b7e8:	2b00      	cmp	r3, #0
 800b7ea:	d001      	beq.n	800b7f0 <tcp_receive+0xe68>
 800b7ec:	2301      	movs	r3, #1
 800b7ee:	e000      	b.n	800b7f2 <tcp_receive+0xe6a>
 800b7f0:	2300      	movs	r3, #0
 800b7f2:	4423      	add	r3, r4
 800b7f4:	b29a      	uxth	r2, r3
 800b7f6:	4b2a      	ldr	r3, [pc, #168]	@ (800b8a0 <tcp_receive+0xf18>)
 800b7f8:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 800b7fa:	4b29      	ldr	r3, [pc, #164]	@ (800b8a0 <tcp_receive+0xf18>)
 800b7fc:	881b      	ldrh	r3, [r3, #0]
 800b7fe:	461a      	mov	r2, r3
 800b800:	4b25      	ldr	r3, [pc, #148]	@ (800b898 <tcp_receive+0xf10>)
 800b802:	681b      	ldr	r3, [r3, #0]
 800b804:	441a      	add	r2, r3
 800b806:	687b      	ldr	r3, [r7, #4]
 800b808:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b80a:	6879      	ldr	r1, [r7, #4]
 800b80c:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 800b80e:	440b      	add	r3, r1
 800b810:	429a      	cmp	r2, r3
 800b812:	d019      	beq.n	800b848 <tcp_receive+0xec0>
 800b814:	4b23      	ldr	r3, [pc, #140]	@ (800b8a4 <tcp_receive+0xf1c>)
 800b816:	f44f 62df 	mov.w	r2, #1784	@ 0x6f8
 800b81a:	4923      	ldr	r1, [pc, #140]	@ (800b8a8 <tcp_receive+0xf20>)
 800b81c:	4823      	ldr	r0, [pc, #140]	@ (800b8ac <tcp_receive+0xf24>)
 800b81e:	f004 fa3f 	bl	800fca0 <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 800b822:	e011      	b.n	800b848 <tcp_receive+0xec0>
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 800b824:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b826:	681b      	ldr	r3, [r3, #0]
 800b828:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b82a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b82c:	2b00      	cmp	r3, #0
 800b82e:	f47f aea5 	bne.w	800b57c <tcp_receive+0xbf4>
 800b832:	e00a      	b.n	800b84a <tcp_receive+0xec2>
                break;
 800b834:	bf00      	nop
 800b836:	e008      	b.n	800b84a <tcp_receive+0xec2>
                break;
 800b838:	bf00      	nop
 800b83a:	e006      	b.n	800b84a <tcp_receive+0xec2>
                  break;
 800b83c:	bf00      	nop
 800b83e:	e004      	b.n	800b84a <tcp_receive+0xec2>
                  break;
 800b840:	bf00      	nop
 800b842:	e002      	b.n	800b84a <tcp_receive+0xec2>
                  break;
 800b844:	bf00      	nop
 800b846:	e000      	b.n	800b84a <tcp_receive+0xec2>
                break;
 800b848:	bf00      	nop
#endif /* TCP_OOSEQ_BYTES_LIMIT || TCP_OOSEQ_PBUFS_LIMIT */
#endif /* TCP_QUEUE_OOSEQ */

        /* We send the ACK packet after we've (potentially) dealt with SACKs,
           so they can be included in the acknowledgment. */
        tcp_send_empty_ack(pcb);
 800b84a:	6878      	ldr	r0, [r7, #4]
 800b84c:	f001 fa30 	bl	800ccb0 <tcp_send_empty_ack>
      if (pcb->rcv_nxt == seqno) {
 800b850:	e003      	b.n	800b85a <tcp_receive+0xed2>
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 800b852:	6878      	ldr	r0, [r7, #4]
 800b854:	f001 fa2c 	bl	800ccb0 <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 800b858:	e01a      	b.n	800b890 <tcp_receive+0xf08>
 800b85a:	e019      	b.n	800b890 <tcp_receive+0xf08>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 800b85c:	4b0e      	ldr	r3, [pc, #56]	@ (800b898 <tcp_receive+0xf10>)
 800b85e:	681a      	ldr	r2, [r3, #0]
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b864:	1ad3      	subs	r3, r2, r3
 800b866:	2b00      	cmp	r3, #0
 800b868:	db0a      	blt.n	800b880 <tcp_receive+0xef8>
 800b86a:	4b0b      	ldr	r3, [pc, #44]	@ (800b898 <tcp_receive+0xf10>)
 800b86c:	681a      	ldr	r2, [r3, #0]
 800b86e:	687b      	ldr	r3, [r7, #4]
 800b870:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b872:	6879      	ldr	r1, [r7, #4]
 800b874:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 800b876:	440b      	add	r3, r1
 800b878:	1ad3      	subs	r3, r2, r3
 800b87a:	3301      	adds	r3, #1
 800b87c:	2b00      	cmp	r3, #0
 800b87e:	dd07      	ble.n	800b890 <tcp_receive+0xf08>
      tcp_ack_now(pcb);
 800b880:	687b      	ldr	r3, [r7, #4]
 800b882:	8b5b      	ldrh	r3, [r3, #26]
 800b884:	f043 0302 	orr.w	r3, r3, #2
 800b888:	b29a      	uxth	r2, r3
 800b88a:	687b      	ldr	r3, [r7, #4]
 800b88c:	835a      	strh	r2, [r3, #26]
    }
  }
}
 800b88e:	e7ff      	b.n	800b890 <tcp_receive+0xf08>
 800b890:	bf00      	nop
 800b892:	3750      	adds	r7, #80	@ 0x50
 800b894:	46bd      	mov	sp, r7
 800b896:	bdb0      	pop	{r4, r5, r7, pc}
 800b898:	200081ec 	.word	0x200081ec
 800b89c:	200081cc 	.word	0x200081cc
 800b8a0:	200081f6 	.word	0x200081f6
 800b8a4:	08011cfc 	.word	0x08011cfc
 800b8a8:	080120a4 	.word	0x080120a4
 800b8ac:	08011d48 	.word	0x08011d48

0800b8b0 <tcp_get_next_optbyte>:

static u8_t
tcp_get_next_optbyte(void)
{
 800b8b0:	b480      	push	{r7}
 800b8b2:	b083      	sub	sp, #12
 800b8b4:	af00      	add	r7, sp, #0
  u16_t optidx = tcp_optidx++;
 800b8b6:	4b15      	ldr	r3, [pc, #84]	@ (800b90c <tcp_get_next_optbyte+0x5c>)
 800b8b8:	881b      	ldrh	r3, [r3, #0]
 800b8ba:	1c5a      	adds	r2, r3, #1
 800b8bc:	b291      	uxth	r1, r2
 800b8be:	4a13      	ldr	r2, [pc, #76]	@ (800b90c <tcp_get_next_optbyte+0x5c>)
 800b8c0:	8011      	strh	r1, [r2, #0]
 800b8c2:	80fb      	strh	r3, [r7, #6]
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 800b8c4:	4b12      	ldr	r3, [pc, #72]	@ (800b910 <tcp_get_next_optbyte+0x60>)
 800b8c6:	681b      	ldr	r3, [r3, #0]
 800b8c8:	2b00      	cmp	r3, #0
 800b8ca:	d004      	beq.n	800b8d6 <tcp_get_next_optbyte+0x26>
 800b8cc:	4b11      	ldr	r3, [pc, #68]	@ (800b914 <tcp_get_next_optbyte+0x64>)
 800b8ce:	881b      	ldrh	r3, [r3, #0]
 800b8d0:	88fa      	ldrh	r2, [r7, #6]
 800b8d2:	429a      	cmp	r2, r3
 800b8d4:	d208      	bcs.n	800b8e8 <tcp_get_next_optbyte+0x38>
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 800b8d6:	4b10      	ldr	r3, [pc, #64]	@ (800b918 <tcp_get_next_optbyte+0x68>)
 800b8d8:	681b      	ldr	r3, [r3, #0]
 800b8da:	3314      	adds	r3, #20
 800b8dc:	603b      	str	r3, [r7, #0]
    return opts[optidx];
 800b8de:	88fb      	ldrh	r3, [r7, #6]
 800b8e0:	683a      	ldr	r2, [r7, #0]
 800b8e2:	4413      	add	r3, r2
 800b8e4:	781b      	ldrb	r3, [r3, #0]
 800b8e6:	e00b      	b.n	800b900 <tcp_get_next_optbyte+0x50>
  } else {
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 800b8e8:	88fb      	ldrh	r3, [r7, #6]
 800b8ea:	b2da      	uxtb	r2, r3
 800b8ec:	4b09      	ldr	r3, [pc, #36]	@ (800b914 <tcp_get_next_optbyte+0x64>)
 800b8ee:	881b      	ldrh	r3, [r3, #0]
 800b8f0:	b2db      	uxtb	r3, r3
 800b8f2:	1ad3      	subs	r3, r2, r3
 800b8f4:	717b      	strb	r3, [r7, #5]
    return tcphdr_opt2[idx];
 800b8f6:	4b06      	ldr	r3, [pc, #24]	@ (800b910 <tcp_get_next_optbyte+0x60>)
 800b8f8:	681a      	ldr	r2, [r3, #0]
 800b8fa:	797b      	ldrb	r3, [r7, #5]
 800b8fc:	4413      	add	r3, r2
 800b8fe:	781b      	ldrb	r3, [r3, #0]
  }
}
 800b900:	4618      	mov	r0, r3
 800b902:	370c      	adds	r7, #12
 800b904:	46bd      	mov	sp, r7
 800b906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b90a:	4770      	bx	lr
 800b90c:	200081e8 	.word	0x200081e8
 800b910:	200081e4 	.word	0x200081e4
 800b914:	200081e2 	.word	0x200081e2
 800b918:	200081dc 	.word	0x200081dc

0800b91c <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 800b91c:	b580      	push	{r7, lr}
 800b91e:	b084      	sub	sp, #16
 800b920:	af00      	add	r7, sp, #0
 800b922:	6078      	str	r0, [r7, #4]
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 800b924:	687b      	ldr	r3, [r7, #4]
 800b926:	2b00      	cmp	r3, #0
 800b928:	d106      	bne.n	800b938 <tcp_parseopt+0x1c>
 800b92a:	4b32      	ldr	r3, [pc, #200]	@ (800b9f4 <tcp_parseopt+0xd8>)
 800b92c:	f240 727d 	movw	r2, #1917	@ 0x77d
 800b930:	4931      	ldr	r1, [pc, #196]	@ (800b9f8 <tcp_parseopt+0xdc>)
 800b932:	4832      	ldr	r0, [pc, #200]	@ (800b9fc <tcp_parseopt+0xe0>)
 800b934:	f004 f9b4 	bl	800fca0 <iprintf>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 800b938:	4b31      	ldr	r3, [pc, #196]	@ (800ba00 <tcp_parseopt+0xe4>)
 800b93a:	881b      	ldrh	r3, [r3, #0]
 800b93c:	2b00      	cmp	r3, #0
 800b93e:	d056      	beq.n	800b9ee <tcp_parseopt+0xd2>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 800b940:	4b30      	ldr	r3, [pc, #192]	@ (800ba04 <tcp_parseopt+0xe8>)
 800b942:	2200      	movs	r2, #0
 800b944:	801a      	strh	r2, [r3, #0]
 800b946:	e046      	b.n	800b9d6 <tcp_parseopt+0xba>
      u8_t opt = tcp_get_next_optbyte();
 800b948:	f7ff ffb2 	bl	800b8b0 <tcp_get_next_optbyte>
 800b94c:	4603      	mov	r3, r0
 800b94e:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 800b950:	7bfb      	ldrb	r3, [r7, #15]
 800b952:	2b02      	cmp	r3, #2
 800b954:	d006      	beq.n	800b964 <tcp_parseopt+0x48>
 800b956:	2b02      	cmp	r3, #2
 800b958:	dc2a      	bgt.n	800b9b0 <tcp_parseopt+0x94>
 800b95a:	2b00      	cmp	r3, #0
 800b95c:	d042      	beq.n	800b9e4 <tcp_parseopt+0xc8>
 800b95e:	2b01      	cmp	r3, #1
 800b960:	d038      	beq.n	800b9d4 <tcp_parseopt+0xb8>
 800b962:	e025      	b.n	800b9b0 <tcp_parseopt+0x94>
          /* NOP option. */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
          break;
        case LWIP_TCP_OPT_MSS:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 800b964:	f7ff ffa4 	bl	800b8b0 <tcp_get_next_optbyte>
 800b968:	4603      	mov	r3, r0
 800b96a:	2b04      	cmp	r3, #4
 800b96c:	d13c      	bne.n	800b9e8 <tcp_parseopt+0xcc>
 800b96e:	4b25      	ldr	r3, [pc, #148]	@ (800ba04 <tcp_parseopt+0xe8>)
 800b970:	881b      	ldrh	r3, [r3, #0]
 800b972:	3301      	adds	r3, #1
 800b974:	4a22      	ldr	r2, [pc, #136]	@ (800ba00 <tcp_parseopt+0xe4>)
 800b976:	8812      	ldrh	r2, [r2, #0]
 800b978:	4293      	cmp	r3, r2
 800b97a:	da35      	bge.n	800b9e8 <tcp_parseopt+0xcc>
            /* Bad length */
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
            return;
          }
          /* An MSS option with the right option length. */
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 800b97c:	f7ff ff98 	bl	800b8b0 <tcp_get_next_optbyte>
 800b980:	4603      	mov	r3, r0
 800b982:	021b      	lsls	r3, r3, #8
 800b984:	81bb      	strh	r3, [r7, #12]
          mss |= tcp_get_next_optbyte();
 800b986:	f7ff ff93 	bl	800b8b0 <tcp_get_next_optbyte>
 800b98a:	4603      	mov	r3, r0
 800b98c:	461a      	mov	r2, r3
 800b98e:	89bb      	ldrh	r3, [r7, #12]
 800b990:	4313      	orrs	r3, r2
 800b992:	81bb      	strh	r3, [r7, #12]
          /* Limit the mss to the configured TCP_MSS and prevent division by zero */
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 800b994:	89bb      	ldrh	r3, [r7, #12]
 800b996:	f5b3 7f06 	cmp.w	r3, #536	@ 0x218
 800b99a:	d804      	bhi.n	800b9a6 <tcp_parseopt+0x8a>
 800b99c:	89bb      	ldrh	r3, [r7, #12]
 800b99e:	2b00      	cmp	r3, #0
 800b9a0:	d001      	beq.n	800b9a6 <tcp_parseopt+0x8a>
 800b9a2:	89ba      	ldrh	r2, [r7, #12]
 800b9a4:	e001      	b.n	800b9aa <tcp_parseopt+0x8e>
 800b9a6:	f44f 7206 	mov.w	r2, #536	@ 0x218
 800b9aa:	687b      	ldr	r3, [r7, #4]
 800b9ac:	865a      	strh	r2, [r3, #50]	@ 0x32
          break;
 800b9ae:	e012      	b.n	800b9d6 <tcp_parseopt+0xba>
          }
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
 800b9b0:	f7ff ff7e 	bl	800b8b0 <tcp_get_next_optbyte>
 800b9b4:	4603      	mov	r3, r0
 800b9b6:	72fb      	strb	r3, [r7, #11]
          if (data < 2) {
 800b9b8:	7afb      	ldrb	r3, [r7, #11]
 800b9ba:	2b01      	cmp	r3, #1
 800b9bc:	d916      	bls.n	800b9ec <tcp_parseopt+0xd0>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 800b9be:	7afb      	ldrb	r3, [r7, #11]
 800b9c0:	b29a      	uxth	r2, r3
 800b9c2:	4b10      	ldr	r3, [pc, #64]	@ (800ba04 <tcp_parseopt+0xe8>)
 800b9c4:	881b      	ldrh	r3, [r3, #0]
 800b9c6:	4413      	add	r3, r2
 800b9c8:	b29b      	uxth	r3, r3
 800b9ca:	3b02      	subs	r3, #2
 800b9cc:	b29a      	uxth	r2, r3
 800b9ce:	4b0d      	ldr	r3, [pc, #52]	@ (800ba04 <tcp_parseopt+0xe8>)
 800b9d0:	801a      	strh	r2, [r3, #0]
 800b9d2:	e000      	b.n	800b9d6 <tcp_parseopt+0xba>
          break;
 800b9d4:	bf00      	nop
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 800b9d6:	4b0b      	ldr	r3, [pc, #44]	@ (800ba04 <tcp_parseopt+0xe8>)
 800b9d8:	881a      	ldrh	r2, [r3, #0]
 800b9da:	4b09      	ldr	r3, [pc, #36]	@ (800ba00 <tcp_parseopt+0xe4>)
 800b9dc:	881b      	ldrh	r3, [r3, #0]
 800b9de:	429a      	cmp	r2, r3
 800b9e0:	d3b2      	bcc.n	800b948 <tcp_parseopt+0x2c>
 800b9e2:	e004      	b.n	800b9ee <tcp_parseopt+0xd2>
          return;
 800b9e4:	bf00      	nop
 800b9e6:	e002      	b.n	800b9ee <tcp_parseopt+0xd2>
            return;
 800b9e8:	bf00      	nop
 800b9ea:	e000      	b.n	800b9ee <tcp_parseopt+0xd2>
            return;
 800b9ec:	bf00      	nop
      }
    }
  }
}
 800b9ee:	3710      	adds	r7, #16
 800b9f0:	46bd      	mov	sp, r7
 800b9f2:	bd80      	pop	{r7, pc}
 800b9f4:	08011cfc 	.word	0x08011cfc
 800b9f8:	08012160 	.word	0x08012160
 800b9fc:	08011d48 	.word	0x08011d48
 800ba00:	200081e0 	.word	0x200081e0
 800ba04:	200081e8 	.word	0x200081e8

0800ba08 <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 800ba08:	b480      	push	{r7}
 800ba0a:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 800ba0c:	4b05      	ldr	r3, [pc, #20]	@ (800ba24 <tcp_trigger_input_pcb_close+0x1c>)
 800ba0e:	781b      	ldrb	r3, [r3, #0]
 800ba10:	f043 0310 	orr.w	r3, r3, #16
 800ba14:	b2da      	uxtb	r2, r3
 800ba16:	4b03      	ldr	r3, [pc, #12]	@ (800ba24 <tcp_trigger_input_pcb_close+0x1c>)
 800ba18:	701a      	strb	r2, [r3, #0]
}
 800ba1a:	bf00      	nop
 800ba1c:	46bd      	mov	sp, r7
 800ba1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba22:	4770      	bx	lr
 800ba24:	200081f9 	.word	0x200081f9

0800ba28 <tcp_route>:
static err_t tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif);

/* tcp_route: common code that returns a fixed bound netif or calls ip_route */
static struct netif *
tcp_route(const struct tcp_pcb *pcb, const ip_addr_t *src, const ip_addr_t *dst)
{
 800ba28:	b580      	push	{r7, lr}
 800ba2a:	b084      	sub	sp, #16
 800ba2c:	af00      	add	r7, sp, #0
 800ba2e:	60f8      	str	r0, [r7, #12]
 800ba30:	60b9      	str	r1, [r7, #8]
 800ba32:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(src); /* in case IPv4-only and source-based routing is disabled */

  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 800ba34:	68fb      	ldr	r3, [r7, #12]
 800ba36:	2b00      	cmp	r3, #0
 800ba38:	d00a      	beq.n	800ba50 <tcp_route+0x28>
 800ba3a:	68fb      	ldr	r3, [r7, #12]
 800ba3c:	7a1b      	ldrb	r3, [r3, #8]
 800ba3e:	2b00      	cmp	r3, #0
 800ba40:	d006      	beq.n	800ba50 <tcp_route+0x28>
    return netif_get_by_index(pcb->netif_idx);
 800ba42:	68fb      	ldr	r3, [r7, #12]
 800ba44:	7a1b      	ldrb	r3, [r3, #8]
 800ba46:	4618      	mov	r0, r3
 800ba48:	f7fb fb7c 	bl	8007144 <netif_get_by_index>
 800ba4c:	4603      	mov	r3, r0
 800ba4e:	e003      	b.n	800ba58 <tcp_route+0x30>
  } else {
    return ip_route(src, dst);
 800ba50:	6878      	ldr	r0, [r7, #4]
 800ba52:	f002 fe39 	bl	800e6c8 <ip4_route>
 800ba56:	4603      	mov	r3, r0
  }
}
 800ba58:	4618      	mov	r0, r3
 800ba5a:	3710      	adds	r7, #16
 800ba5c:	46bd      	mov	sp, r7
 800ba5e:	bd80      	pop	{r7, pc}

0800ba60 <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(const struct tcp_pcb *pcb, struct pbuf *p, u8_t hdrflags, u32_t seqno, u8_t optflags)
{
 800ba60:	b590      	push	{r4, r7, lr}
 800ba62:	b087      	sub	sp, #28
 800ba64:	af00      	add	r7, sp, #0
 800ba66:	60f8      	str	r0, [r7, #12]
 800ba68:	60b9      	str	r1, [r7, #8]
 800ba6a:	603b      	str	r3, [r7, #0]
 800ba6c:	4613      	mov	r3, r2
 800ba6e:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen;

  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 800ba70:	68fb      	ldr	r3, [r7, #12]
 800ba72:	2b00      	cmp	r3, #0
 800ba74:	d105      	bne.n	800ba82 <tcp_create_segment+0x22>
 800ba76:	4b43      	ldr	r3, [pc, #268]	@ (800bb84 <tcp_create_segment+0x124>)
 800ba78:	22a3      	movs	r2, #163	@ 0xa3
 800ba7a:	4943      	ldr	r1, [pc, #268]	@ (800bb88 <tcp_create_segment+0x128>)
 800ba7c:	4843      	ldr	r0, [pc, #268]	@ (800bb8c <tcp_create_segment+0x12c>)
 800ba7e:	f004 f90f 	bl	800fca0 <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 800ba82:	68bb      	ldr	r3, [r7, #8]
 800ba84:	2b00      	cmp	r3, #0
 800ba86:	d105      	bne.n	800ba94 <tcp_create_segment+0x34>
 800ba88:	4b3e      	ldr	r3, [pc, #248]	@ (800bb84 <tcp_create_segment+0x124>)
 800ba8a:	22a4      	movs	r2, #164	@ 0xa4
 800ba8c:	4940      	ldr	r1, [pc, #256]	@ (800bb90 <tcp_create_segment+0x130>)
 800ba8e:	483f      	ldr	r0, [pc, #252]	@ (800bb8c <tcp_create_segment+0x12c>)
 800ba90:	f004 f906 	bl	800fca0 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 800ba94:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800ba98:	009b      	lsls	r3, r3, #2
 800ba9a:	b2db      	uxtb	r3, r3
 800ba9c:	f003 0304 	and.w	r3, r3, #4
 800baa0:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 800baa2:	2003      	movs	r0, #3
 800baa4:	f7fa ffc8 	bl	8006a38 <memp_malloc>
 800baa8:	6138      	str	r0, [r7, #16]
 800baaa:	693b      	ldr	r3, [r7, #16]
 800baac:	2b00      	cmp	r3, #0
 800baae:	d104      	bne.n	800baba <tcp_create_segment+0x5a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 800bab0:	68b8      	ldr	r0, [r7, #8]
 800bab2:	f7fb fe87 	bl	80077c4 <pbuf_free>
    return NULL;
 800bab6:	2300      	movs	r3, #0
 800bab8:	e060      	b.n	800bb7c <tcp_create_segment+0x11c>
  }
  seg->flags = optflags;
 800baba:	693b      	ldr	r3, [r7, #16]
 800babc:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 800bac0:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 800bac2:	693b      	ldr	r3, [r7, #16]
 800bac4:	2200      	movs	r2, #0
 800bac6:	601a      	str	r2, [r3, #0]
  seg->p = p;
 800bac8:	693b      	ldr	r3, [r7, #16]
 800baca:	68ba      	ldr	r2, [r7, #8]
 800bacc:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 800bace:	68bb      	ldr	r3, [r7, #8]
 800bad0:	891a      	ldrh	r2, [r3, #8]
 800bad2:	7dfb      	ldrb	r3, [r7, #23]
 800bad4:	b29b      	uxth	r3, r3
 800bad6:	429a      	cmp	r2, r3
 800bad8:	d205      	bcs.n	800bae6 <tcp_create_segment+0x86>
 800bada:	4b2a      	ldr	r3, [pc, #168]	@ (800bb84 <tcp_create_segment+0x124>)
 800badc:	22b0      	movs	r2, #176	@ 0xb0
 800bade:	492d      	ldr	r1, [pc, #180]	@ (800bb94 <tcp_create_segment+0x134>)
 800bae0:	482a      	ldr	r0, [pc, #168]	@ (800bb8c <tcp_create_segment+0x12c>)
 800bae2:	f004 f8dd 	bl	800fca0 <iprintf>
  seg->len = p->tot_len - optlen;
 800bae6:	68bb      	ldr	r3, [r7, #8]
 800bae8:	891a      	ldrh	r2, [r3, #8]
 800baea:	7dfb      	ldrb	r3, [r7, #23]
 800baec:	b29b      	uxth	r3, r3
 800baee:	1ad3      	subs	r3, r2, r3
 800baf0:	b29a      	uxth	r2, r3
 800baf2:	693b      	ldr	r3, [r7, #16]
 800baf4:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_add_header(p, TCP_HLEN)) {
 800baf6:	2114      	movs	r1, #20
 800baf8:	68b8      	ldr	r0, [r7, #8]
 800bafa:	f7fb fdcd 	bl	8007698 <pbuf_add_header>
 800bafe:	4603      	mov	r3, r0
 800bb00:	2b00      	cmp	r3, #0
 800bb02:	d004      	beq.n	800bb0e <tcp_create_segment+0xae>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 800bb04:	6938      	ldr	r0, [r7, #16]
 800bb06:	f7fd f8d2 	bl	8008cae <tcp_seg_free>
    return NULL;
 800bb0a:	2300      	movs	r3, #0
 800bb0c:	e036      	b.n	800bb7c <tcp_create_segment+0x11c>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 800bb0e:	693b      	ldr	r3, [r7, #16]
 800bb10:	685b      	ldr	r3, [r3, #4]
 800bb12:	685a      	ldr	r2, [r3, #4]
 800bb14:	693b      	ldr	r3, [r7, #16]
 800bb16:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 800bb18:	68fb      	ldr	r3, [r7, #12]
 800bb1a:	8ada      	ldrh	r2, [r3, #22]
 800bb1c:	693b      	ldr	r3, [r7, #16]
 800bb1e:	68dc      	ldr	r4, [r3, #12]
 800bb20:	4610      	mov	r0, r2
 800bb22:	f7fa fb15 	bl	8006150 <lwip_htons>
 800bb26:	4603      	mov	r3, r0
 800bb28:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 800bb2a:	68fb      	ldr	r3, [r7, #12]
 800bb2c:	8b1a      	ldrh	r2, [r3, #24]
 800bb2e:	693b      	ldr	r3, [r7, #16]
 800bb30:	68dc      	ldr	r4, [r3, #12]
 800bb32:	4610      	mov	r0, r2
 800bb34:	f7fa fb0c 	bl	8006150 <lwip_htons>
 800bb38:	4603      	mov	r3, r0
 800bb3a:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 800bb3c:	693b      	ldr	r3, [r7, #16]
 800bb3e:	68dc      	ldr	r4, [r3, #12]
 800bb40:	6838      	ldr	r0, [r7, #0]
 800bb42:	f7fa fb1b 	bl	800617c <lwip_htonl>
 800bb46:	4603      	mov	r3, r0
 800bb48:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 800bb4a:	7dfb      	ldrb	r3, [r7, #23]
 800bb4c:	089b      	lsrs	r3, r3, #2
 800bb4e:	b2db      	uxtb	r3, r3
 800bb50:	3305      	adds	r3, #5
 800bb52:	b29b      	uxth	r3, r3
 800bb54:	031b      	lsls	r3, r3, #12
 800bb56:	b29a      	uxth	r2, r3
 800bb58:	79fb      	ldrb	r3, [r7, #7]
 800bb5a:	b29b      	uxth	r3, r3
 800bb5c:	4313      	orrs	r3, r2
 800bb5e:	b29a      	uxth	r2, r3
 800bb60:	693b      	ldr	r3, [r7, #16]
 800bb62:	68dc      	ldr	r4, [r3, #12]
 800bb64:	4610      	mov	r0, r2
 800bb66:	f7fa faf3 	bl	8006150 <lwip_htons>
 800bb6a:	4603      	mov	r3, r0
 800bb6c:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 800bb6e:	693b      	ldr	r3, [r7, #16]
 800bb70:	68db      	ldr	r3, [r3, #12]
 800bb72:	2200      	movs	r2, #0
 800bb74:	749a      	strb	r2, [r3, #18]
 800bb76:	2200      	movs	r2, #0
 800bb78:	74da      	strb	r2, [r3, #19]
  return seg;
 800bb7a:	693b      	ldr	r3, [r7, #16]
}
 800bb7c:	4618      	mov	r0, r3
 800bb7e:	371c      	adds	r7, #28
 800bb80:	46bd      	mov	sp, r7
 800bb82:	bd90      	pop	{r4, r7, pc}
 800bb84:	0801217c 	.word	0x0801217c
 800bb88:	080121b0 	.word	0x080121b0
 800bb8c:	080121d0 	.word	0x080121d0
 800bb90:	080121f8 	.word	0x080121f8
 800bb94:	0801221c 	.word	0x0801221c

0800bb98 <tcp_split_unsent_seg>:
 * @param pcb the tcp_pcb for which to split the unsent head
 * @param split the amount of payload to remain in the head
 */
err_t
tcp_split_unsent_seg(struct tcp_pcb *pcb, u16_t split)
{
 800bb98:	b590      	push	{r4, r7, lr}
 800bb9a:	b08b      	sub	sp, #44	@ 0x2c
 800bb9c:	af02      	add	r7, sp, #8
 800bb9e:	6078      	str	r0, [r7, #4]
 800bba0:	460b      	mov	r3, r1
 800bba2:	807b      	strh	r3, [r7, #2]
  struct tcp_seg *seg = NULL, *useg = NULL;
 800bba4:	2300      	movs	r3, #0
 800bba6:	61fb      	str	r3, [r7, #28]
 800bba8:	2300      	movs	r3, #0
 800bbaa:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 800bbac:	2300      	movs	r3, #0
 800bbae:	613b      	str	r3, [r7, #16]
  u16_t chksum = 0;
  u8_t chksum_swapped = 0;
  struct pbuf *q;
#endif /* TCP_CHECKSUM_ON_COPY */

  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 800bbb0:	687b      	ldr	r3, [r7, #4]
 800bbb2:	2b00      	cmp	r3, #0
 800bbb4:	d106      	bne.n	800bbc4 <tcp_split_unsent_seg+0x2c>
 800bbb6:	4b95      	ldr	r3, [pc, #596]	@ (800be0c <tcp_split_unsent_seg+0x274>)
 800bbb8:	f240 324b 	movw	r2, #843	@ 0x34b
 800bbbc:	4994      	ldr	r1, [pc, #592]	@ (800be10 <tcp_split_unsent_seg+0x278>)
 800bbbe:	4895      	ldr	r0, [pc, #596]	@ (800be14 <tcp_split_unsent_seg+0x27c>)
 800bbc0:	f004 f86e 	bl	800fca0 <iprintf>

  useg = pcb->unsent;
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800bbc8:	617b      	str	r3, [r7, #20]
  if (useg == NULL) {
 800bbca:	697b      	ldr	r3, [r7, #20]
 800bbcc:	2b00      	cmp	r3, #0
 800bbce:	d102      	bne.n	800bbd6 <tcp_split_unsent_seg+0x3e>
    return ERR_MEM;
 800bbd0:	f04f 33ff 	mov.w	r3, #4294967295
 800bbd4:	e116      	b.n	800be04 <tcp_split_unsent_seg+0x26c>
  }

  if (split == 0) {
 800bbd6:	887b      	ldrh	r3, [r7, #2]
 800bbd8:	2b00      	cmp	r3, #0
 800bbda:	d109      	bne.n	800bbf0 <tcp_split_unsent_seg+0x58>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 800bbdc:	4b8b      	ldr	r3, [pc, #556]	@ (800be0c <tcp_split_unsent_seg+0x274>)
 800bbde:	f240 3253 	movw	r2, #851	@ 0x353
 800bbe2:	498d      	ldr	r1, [pc, #564]	@ (800be18 <tcp_split_unsent_seg+0x280>)
 800bbe4:	488b      	ldr	r0, [pc, #556]	@ (800be14 <tcp_split_unsent_seg+0x27c>)
 800bbe6:	f004 f85b 	bl	800fca0 <iprintf>
    return ERR_VAL;
 800bbea:	f06f 0305 	mvn.w	r3, #5
 800bbee:	e109      	b.n	800be04 <tcp_split_unsent_seg+0x26c>
  }

  if (useg->len <= split) {
 800bbf0:	697b      	ldr	r3, [r7, #20]
 800bbf2:	891b      	ldrh	r3, [r3, #8]
 800bbf4:	887a      	ldrh	r2, [r7, #2]
 800bbf6:	429a      	cmp	r2, r3
 800bbf8:	d301      	bcc.n	800bbfe <tcp_split_unsent_seg+0x66>
    return ERR_OK;
 800bbfa:	2300      	movs	r3, #0
 800bbfc:	e102      	b.n	800be04 <tcp_split_unsent_seg+0x26c>
  }

  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800bc02:	887a      	ldrh	r2, [r7, #2]
 800bc04:	429a      	cmp	r2, r3
 800bc06:	d906      	bls.n	800bc16 <tcp_split_unsent_seg+0x7e>
 800bc08:	4b80      	ldr	r3, [pc, #512]	@ (800be0c <tcp_split_unsent_seg+0x274>)
 800bc0a:	f240 325b 	movw	r2, #859	@ 0x35b
 800bc0e:	4983      	ldr	r1, [pc, #524]	@ (800be1c <tcp_split_unsent_seg+0x284>)
 800bc10:	4880      	ldr	r0, [pc, #512]	@ (800be14 <tcp_split_unsent_seg+0x27c>)
 800bc12:	f004 f845 	bl	800fca0 <iprintf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 800bc16:	697b      	ldr	r3, [r7, #20]
 800bc18:	891b      	ldrh	r3, [r3, #8]
 800bc1a:	2b00      	cmp	r3, #0
 800bc1c:	d106      	bne.n	800bc2c <tcp_split_unsent_seg+0x94>
 800bc1e:	4b7b      	ldr	r3, [pc, #492]	@ (800be0c <tcp_split_unsent_seg+0x274>)
 800bc20:	f44f 7257 	mov.w	r2, #860	@ 0x35c
 800bc24:	497e      	ldr	r1, [pc, #504]	@ (800be20 <tcp_split_unsent_seg+0x288>)
 800bc26:	487b      	ldr	r0, [pc, #492]	@ (800be14 <tcp_split_unsent_seg+0x27c>)
 800bc28:	f004 f83a 	bl	800fca0 <iprintf>
   * to split this packet so we may actually exceed the max value by
   * one!
   */
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue: split_unsent_seg: %u\n", (unsigned int)pcb->snd_queuelen));

  optflags = useg->flags;
 800bc2c:	697b      	ldr	r3, [r7, #20]
 800bc2e:	7a9b      	ldrb	r3, [r3, #10]
 800bc30:	73fb      	strb	r3, [r7, #15]
#if TCP_CHECKSUM_ON_COPY
  /* Remove since checksum is not stored until after tcp_create_segment() */
  optflags &= ~TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 800bc32:	7bfb      	ldrb	r3, [r7, #15]
 800bc34:	009b      	lsls	r3, r3, #2
 800bc36:	b2db      	uxtb	r3, r3
 800bc38:	f003 0304 	and.w	r3, r3, #4
 800bc3c:	73bb      	strb	r3, [r7, #14]
  remainder = useg->len - split;
 800bc3e:	697b      	ldr	r3, [r7, #20]
 800bc40:	891a      	ldrh	r2, [r3, #8]
 800bc42:	887b      	ldrh	r3, [r7, #2]
 800bc44:	1ad3      	subs	r3, r2, r3
 800bc46:	81bb      	strh	r3, [r7, #12]

  /* Create new pbuf for the remainder of the split */
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 800bc48:	7bbb      	ldrb	r3, [r7, #14]
 800bc4a:	b29a      	uxth	r2, r3
 800bc4c:	89bb      	ldrh	r3, [r7, #12]
 800bc4e:	4413      	add	r3, r2
 800bc50:	b29b      	uxth	r3, r3
 800bc52:	f44f 7220 	mov.w	r2, #640	@ 0x280
 800bc56:	4619      	mov	r1, r3
 800bc58:	2036      	movs	r0, #54	@ 0x36
 800bc5a:	f7fb facf 	bl	80071fc <pbuf_alloc>
 800bc5e:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 800bc60:	693b      	ldr	r3, [r7, #16]
 800bc62:	2b00      	cmp	r3, #0
 800bc64:	f000 80b7 	beq.w	800bdd6 <tcp_split_unsent_seg+0x23e>
                ("tcp_split_unsent_seg: could not allocate memory for pbuf remainder %u\n", remainder));
    goto memerr;
  }

  /* Offset into the original pbuf is past TCP/IP headers, options, and split amount */
  offset = useg->p->tot_len - useg->len + split;
 800bc68:	697b      	ldr	r3, [r7, #20]
 800bc6a:	685b      	ldr	r3, [r3, #4]
 800bc6c:	891a      	ldrh	r2, [r3, #8]
 800bc6e:	697b      	ldr	r3, [r7, #20]
 800bc70:	891b      	ldrh	r3, [r3, #8]
 800bc72:	1ad3      	subs	r3, r2, r3
 800bc74:	b29a      	uxth	r2, r3
 800bc76:	887b      	ldrh	r3, [r7, #2]
 800bc78:	4413      	add	r3, r2
 800bc7a:	817b      	strh	r3, [r7, #10]
  /* Copy remainder into new pbuf, headers and options will not be filled out */
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 800bc7c:	697b      	ldr	r3, [r7, #20]
 800bc7e:	6858      	ldr	r0, [r3, #4]
 800bc80:	693b      	ldr	r3, [r7, #16]
 800bc82:	685a      	ldr	r2, [r3, #4]
 800bc84:	7bbb      	ldrb	r3, [r7, #14]
 800bc86:	18d1      	adds	r1, r2, r3
 800bc88:	897b      	ldrh	r3, [r7, #10]
 800bc8a:	89ba      	ldrh	r2, [r7, #12]
 800bc8c:	f7fb ff84 	bl	8007b98 <pbuf_copy_partial>
 800bc90:	4603      	mov	r3, r0
 800bc92:	461a      	mov	r2, r3
 800bc94:	89bb      	ldrh	r3, [r7, #12]
 800bc96:	4293      	cmp	r3, r2
 800bc98:	f040 809f 	bne.w	800bdda <tcp_split_unsent_seg+0x242>
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Options are created when calling tcp_output() */

  /* Migrate flags from original segment */
  split_flags = TCPH_FLAGS(useg->tcphdr);
 800bc9c:	697b      	ldr	r3, [r7, #20]
 800bc9e:	68db      	ldr	r3, [r3, #12]
 800bca0:	899b      	ldrh	r3, [r3, #12]
 800bca2:	b29b      	uxth	r3, r3
 800bca4:	4618      	mov	r0, r3
 800bca6:	f7fa fa53 	bl	8006150 <lwip_htons>
 800bcaa:	4603      	mov	r3, r0
 800bcac:	b2db      	uxtb	r3, r3
 800bcae:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800bcb2:	76fb      	strb	r3, [r7, #27]
  remainder_flags = 0; /* ACK added in tcp_output() */
 800bcb4:	2300      	movs	r3, #0
 800bcb6:	76bb      	strb	r3, [r7, #26]

  if (split_flags & TCP_PSH) {
 800bcb8:	7efb      	ldrb	r3, [r7, #27]
 800bcba:	f003 0308 	and.w	r3, r3, #8
 800bcbe:	2b00      	cmp	r3, #0
 800bcc0:	d007      	beq.n	800bcd2 <tcp_split_unsent_seg+0x13a>
    split_flags &= ~TCP_PSH;
 800bcc2:	7efb      	ldrb	r3, [r7, #27]
 800bcc4:	f023 0308 	bic.w	r3, r3, #8
 800bcc8:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_PSH;
 800bcca:	7ebb      	ldrb	r3, [r7, #26]
 800bccc:	f043 0308 	orr.w	r3, r3, #8
 800bcd0:	76bb      	strb	r3, [r7, #26]
  }
  if (split_flags & TCP_FIN) {
 800bcd2:	7efb      	ldrb	r3, [r7, #27]
 800bcd4:	f003 0301 	and.w	r3, r3, #1
 800bcd8:	2b00      	cmp	r3, #0
 800bcda:	d007      	beq.n	800bcec <tcp_split_unsent_seg+0x154>
    split_flags &= ~TCP_FIN;
 800bcdc:	7efb      	ldrb	r3, [r7, #27]
 800bcde:	f023 0301 	bic.w	r3, r3, #1
 800bce2:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_FIN;
 800bce4:	7ebb      	ldrb	r3, [r7, #26]
 800bce6:	f043 0301 	orr.w	r3, r3, #1
 800bcea:	76bb      	strb	r3, [r7, #26]
  }
  /* SYN should be left on split, RST should not be present with data */

  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 800bcec:	697b      	ldr	r3, [r7, #20]
 800bcee:	68db      	ldr	r3, [r3, #12]
 800bcf0:	685b      	ldr	r3, [r3, #4]
 800bcf2:	4618      	mov	r0, r3
 800bcf4:	f7fa fa42 	bl	800617c <lwip_htonl>
 800bcf8:	4602      	mov	r2, r0
 800bcfa:	887b      	ldrh	r3, [r7, #2]
 800bcfc:	18d1      	adds	r1, r2, r3
 800bcfe:	7eba      	ldrb	r2, [r7, #26]
 800bd00:	7bfb      	ldrb	r3, [r7, #15]
 800bd02:	9300      	str	r3, [sp, #0]
 800bd04:	460b      	mov	r3, r1
 800bd06:	6939      	ldr	r1, [r7, #16]
 800bd08:	6878      	ldr	r0, [r7, #4]
 800bd0a:	f7ff fea9 	bl	800ba60 <tcp_create_segment>
 800bd0e:	61f8      	str	r0, [r7, #28]
  if (seg == NULL) {
 800bd10:	69fb      	ldr	r3, [r7, #28]
 800bd12:	2b00      	cmp	r3, #0
 800bd14:	d063      	beq.n	800bdde <tcp_split_unsent_seg+0x246>
  seg->chksum_swapped = chksum_swapped;
  seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Remove this segment from the queue since trimming it may free pbufs */
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 800bd16:	697b      	ldr	r3, [r7, #20]
 800bd18:	685b      	ldr	r3, [r3, #4]
 800bd1a:	4618      	mov	r0, r3
 800bd1c:	f7fb fdda 	bl	80078d4 <pbuf_clen>
 800bd20:	4603      	mov	r3, r0
 800bd22:	461a      	mov	r2, r3
 800bd24:	687b      	ldr	r3, [r7, #4]
 800bd26:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 800bd2a:	1a9b      	subs	r3, r3, r2
 800bd2c:	b29a      	uxth	r2, r3
 800bd2e:	687b      	ldr	r3, [r7, #4]
 800bd30:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  /* Trim the original pbuf into our split size.  At this point our remainder segment must be setup
  successfully because we are modifying the original segment */
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 800bd34:	697b      	ldr	r3, [r7, #20]
 800bd36:	6858      	ldr	r0, [r3, #4]
 800bd38:	697b      	ldr	r3, [r7, #20]
 800bd3a:	685b      	ldr	r3, [r3, #4]
 800bd3c:	891a      	ldrh	r2, [r3, #8]
 800bd3e:	89bb      	ldrh	r3, [r7, #12]
 800bd40:	1ad3      	subs	r3, r2, r3
 800bd42:	b29b      	uxth	r3, r3
 800bd44:	4619      	mov	r1, r3
 800bd46:	f7fb fbb7 	bl	80074b8 <pbuf_realloc>
  useg->len -= remainder;
 800bd4a:	697b      	ldr	r3, [r7, #20]
 800bd4c:	891a      	ldrh	r2, [r3, #8]
 800bd4e:	89bb      	ldrh	r3, [r7, #12]
 800bd50:	1ad3      	subs	r3, r2, r3
 800bd52:	b29a      	uxth	r2, r3
 800bd54:	697b      	ldr	r3, [r7, #20]
 800bd56:	811a      	strh	r2, [r3, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 800bd58:	697b      	ldr	r3, [r7, #20]
 800bd5a:	68db      	ldr	r3, [r3, #12]
 800bd5c:	899b      	ldrh	r3, [r3, #12]
 800bd5e:	b29c      	uxth	r4, r3
 800bd60:	7efb      	ldrb	r3, [r7, #27]
 800bd62:	b29b      	uxth	r3, r3
 800bd64:	4618      	mov	r0, r3
 800bd66:	f7fa f9f3 	bl	8006150 <lwip_htons>
 800bd6a:	4603      	mov	r3, r0
 800bd6c:	461a      	mov	r2, r3
 800bd6e:	697b      	ldr	r3, [r7, #20]
 800bd70:	68db      	ldr	r3, [r3, #12]
 800bd72:	4322      	orrs	r2, r4
 800bd74:	b292      	uxth	r2, r2
 800bd76:	819a      	strh	r2, [r3, #12]
  /* By trimming, realloc may have actually shrunk the pbuf, so clear oversize_left */
  useg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */

  /* Add back to the queue with new trimmed pbuf */
  pcb->snd_queuelen += pbuf_clen(useg->p);
 800bd78:	697b      	ldr	r3, [r7, #20]
 800bd7a:	685b      	ldr	r3, [r3, #4]
 800bd7c:	4618      	mov	r0, r3
 800bd7e:	f7fb fda9 	bl	80078d4 <pbuf_clen>
 800bd82:	4603      	mov	r3, r0
 800bd84:	461a      	mov	r2, r3
 800bd86:	687b      	ldr	r3, [r7, #4]
 800bd88:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 800bd8c:	4413      	add	r3, r2
 800bd8e:	b29a      	uxth	r2, r3
 800bd90:	687b      	ldr	r3, [r7, #4]
 800bd92:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Update number of segments on the queues. Note that length now may
   * exceed TCP_SND_QUEUELEN! We don't have to touch pcb->snd_buf
   * because the total amount of data is constant when packet is split */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 800bd96:	69fb      	ldr	r3, [r7, #28]
 800bd98:	685b      	ldr	r3, [r3, #4]
 800bd9a:	4618      	mov	r0, r3
 800bd9c:	f7fb fd9a 	bl	80078d4 <pbuf_clen>
 800bda0:	4603      	mov	r3, r0
 800bda2:	461a      	mov	r2, r3
 800bda4:	687b      	ldr	r3, [r7, #4]
 800bda6:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 800bdaa:	4413      	add	r3, r2
 800bdac:	b29a      	uxth	r2, r3
 800bdae:	687b      	ldr	r3, [r7, #4]
 800bdb0:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  /* Finally insert remainder into queue after split (which stays head) */
  seg->next = useg->next;
 800bdb4:	697b      	ldr	r3, [r7, #20]
 800bdb6:	681a      	ldr	r2, [r3, #0]
 800bdb8:	69fb      	ldr	r3, [r7, #28]
 800bdba:	601a      	str	r2, [r3, #0]
  useg->next = seg;
 800bdbc:	697b      	ldr	r3, [r7, #20]
 800bdbe:	69fa      	ldr	r2, [r7, #28]
 800bdc0:	601a      	str	r2, [r3, #0]

#if TCP_OVERSIZE
  /* If remainder is last segment on the unsent, ensure we clear the oversize amount
   * because the remainder is always sized to the exact remaining amount */
  if (seg->next == NULL) {
 800bdc2:	69fb      	ldr	r3, [r7, #28]
 800bdc4:	681b      	ldr	r3, [r3, #0]
 800bdc6:	2b00      	cmp	r3, #0
 800bdc8:	d103      	bne.n	800bdd2 <tcp_split_unsent_seg+0x23a>
    pcb->unsent_oversize = 0;
 800bdca:	687b      	ldr	r3, [r7, #4]
 800bdcc:	2200      	movs	r2, #0
 800bdce:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  }
#endif /* TCP_OVERSIZE */

  return ERR_OK;
 800bdd2:	2300      	movs	r3, #0
 800bdd4:	e016      	b.n	800be04 <tcp_split_unsent_seg+0x26c>
    goto memerr;
 800bdd6:	bf00      	nop
 800bdd8:	e002      	b.n	800bde0 <tcp_split_unsent_seg+0x248>
    goto memerr;
 800bdda:	bf00      	nop
 800bddc:	e000      	b.n	800bde0 <tcp_split_unsent_seg+0x248>
    goto memerr;
 800bdde:	bf00      	nop
memerr:
  TCP_STATS_INC(tcp.memerr);

  LWIP_ASSERT("seg == NULL", seg == NULL);
 800bde0:	69fb      	ldr	r3, [r7, #28]
 800bde2:	2b00      	cmp	r3, #0
 800bde4:	d006      	beq.n	800bdf4 <tcp_split_unsent_seg+0x25c>
 800bde6:	4b09      	ldr	r3, [pc, #36]	@ (800be0c <tcp_split_unsent_seg+0x274>)
 800bde8:	f44f 7276 	mov.w	r2, #984	@ 0x3d8
 800bdec:	490d      	ldr	r1, [pc, #52]	@ (800be24 <tcp_split_unsent_seg+0x28c>)
 800bdee:	4809      	ldr	r0, [pc, #36]	@ (800be14 <tcp_split_unsent_seg+0x27c>)
 800bdf0:	f003 ff56 	bl	800fca0 <iprintf>
  if (p != NULL) {
 800bdf4:	693b      	ldr	r3, [r7, #16]
 800bdf6:	2b00      	cmp	r3, #0
 800bdf8:	d002      	beq.n	800be00 <tcp_split_unsent_seg+0x268>
    pbuf_free(p);
 800bdfa:	6938      	ldr	r0, [r7, #16]
 800bdfc:	f7fb fce2 	bl	80077c4 <pbuf_free>
  }

  return ERR_MEM;
 800be00:	f04f 33ff 	mov.w	r3, #4294967295
}
 800be04:	4618      	mov	r0, r3
 800be06:	3724      	adds	r7, #36	@ 0x24
 800be08:	46bd      	mov	sp, r7
 800be0a:	bd90      	pop	{r4, r7, pc}
 800be0c:	0801217c 	.word	0x0801217c
 800be10:	08012510 	.word	0x08012510
 800be14:	080121d0 	.word	0x080121d0
 800be18:	08012534 	.word	0x08012534
 800be1c:	08012558 	.word	0x08012558
 800be20:	08012568 	.word	0x08012568
 800be24:	08012578 	.word	0x08012578

0800be28 <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 800be28:	b590      	push	{r4, r7, lr}
 800be2a:	b085      	sub	sp, #20
 800be2c:	af00      	add	r7, sp, #0
 800be2e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 800be30:	687b      	ldr	r3, [r7, #4]
 800be32:	2b00      	cmp	r3, #0
 800be34:	d106      	bne.n	800be44 <tcp_send_fin+0x1c>
 800be36:	4b21      	ldr	r3, [pc, #132]	@ (800bebc <tcp_send_fin+0x94>)
 800be38:	f240 32eb 	movw	r2, #1003	@ 0x3eb
 800be3c:	4920      	ldr	r1, [pc, #128]	@ (800bec0 <tcp_send_fin+0x98>)
 800be3e:	4821      	ldr	r0, [pc, #132]	@ (800bec4 <tcp_send_fin+0x9c>)
 800be40:	f003 ff2e 	bl	800fca0 <iprintf>

  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 800be44:	687b      	ldr	r3, [r7, #4]
 800be46:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800be48:	2b00      	cmp	r3, #0
 800be4a:	d02e      	beq.n	800beaa <tcp_send_fin+0x82>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 800be4c:	687b      	ldr	r3, [r7, #4]
 800be4e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800be50:	60fb      	str	r3, [r7, #12]
 800be52:	e002      	b.n	800be5a <tcp_send_fin+0x32>
         last_unsent = last_unsent->next);
 800be54:	68fb      	ldr	r3, [r7, #12]
 800be56:	681b      	ldr	r3, [r3, #0]
 800be58:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 800be5a:	68fb      	ldr	r3, [r7, #12]
 800be5c:	681b      	ldr	r3, [r3, #0]
 800be5e:	2b00      	cmp	r3, #0
 800be60:	d1f8      	bne.n	800be54 <tcp_send_fin+0x2c>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 800be62:	68fb      	ldr	r3, [r7, #12]
 800be64:	68db      	ldr	r3, [r3, #12]
 800be66:	899b      	ldrh	r3, [r3, #12]
 800be68:	b29b      	uxth	r3, r3
 800be6a:	4618      	mov	r0, r3
 800be6c:	f7fa f970 	bl	8006150 <lwip_htons>
 800be70:	4603      	mov	r3, r0
 800be72:	b2db      	uxtb	r3, r3
 800be74:	f003 0307 	and.w	r3, r3, #7
 800be78:	2b00      	cmp	r3, #0
 800be7a:	d116      	bne.n	800beaa <tcp_send_fin+0x82>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 800be7c:	68fb      	ldr	r3, [r7, #12]
 800be7e:	68db      	ldr	r3, [r3, #12]
 800be80:	899b      	ldrh	r3, [r3, #12]
 800be82:	b29c      	uxth	r4, r3
 800be84:	2001      	movs	r0, #1
 800be86:	f7fa f963 	bl	8006150 <lwip_htons>
 800be8a:	4603      	mov	r3, r0
 800be8c:	461a      	mov	r2, r3
 800be8e:	68fb      	ldr	r3, [r7, #12]
 800be90:	68db      	ldr	r3, [r3, #12]
 800be92:	4322      	orrs	r2, r4
 800be94:	b292      	uxth	r2, r2
 800be96:	819a      	strh	r2, [r3, #12]
      tcp_set_flags(pcb, TF_FIN);
 800be98:	687b      	ldr	r3, [r7, #4]
 800be9a:	8b5b      	ldrh	r3, [r3, #26]
 800be9c:	f043 0320 	orr.w	r3, r3, #32
 800bea0:	b29a      	uxth	r2, r3
 800bea2:	687b      	ldr	r3, [r7, #4]
 800bea4:	835a      	strh	r2, [r3, #26]
      return ERR_OK;
 800bea6:	2300      	movs	r3, #0
 800bea8:	e004      	b.n	800beb4 <tcp_send_fin+0x8c>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 800beaa:	2101      	movs	r1, #1
 800beac:	6878      	ldr	r0, [r7, #4]
 800beae:	f000 f80b 	bl	800bec8 <tcp_enqueue_flags>
 800beb2:	4603      	mov	r3, r0
}
 800beb4:	4618      	mov	r0, r3
 800beb6:	3714      	adds	r7, #20
 800beb8:	46bd      	mov	sp, r7
 800beba:	bd90      	pop	{r4, r7, pc}
 800bebc:	0801217c 	.word	0x0801217c
 800bec0:	08012584 	.word	0x08012584
 800bec4:	080121d0 	.word	0x080121d0

0800bec8 <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 800bec8:	b580      	push	{r7, lr}
 800beca:	b08a      	sub	sp, #40	@ 0x28
 800becc:	af02      	add	r7, sp, #8
 800bece:	6078      	str	r0, [r7, #4]
 800bed0:	460b      	mov	r3, r1
 800bed2:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 800bed4:	2300      	movs	r3, #0
 800bed6:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 800bed8:	2300      	movs	r3, #0
 800beda:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 800bedc:	78fb      	ldrb	r3, [r7, #3]
 800bede:	f003 0303 	and.w	r3, r3, #3
 800bee2:	2b00      	cmp	r3, #0
 800bee4:	d106      	bne.n	800bef4 <tcp_enqueue_flags+0x2c>
 800bee6:	4b67      	ldr	r3, [pc, #412]	@ (800c084 <tcp_enqueue_flags+0x1bc>)
 800bee8:	f240 4211 	movw	r2, #1041	@ 0x411
 800beec:	4966      	ldr	r1, [pc, #408]	@ (800c088 <tcp_enqueue_flags+0x1c0>)
 800beee:	4867      	ldr	r0, [pc, #412]	@ (800c08c <tcp_enqueue_flags+0x1c4>)
 800bef0:	f003 fed6 	bl	800fca0 <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 800bef4:	687b      	ldr	r3, [r7, #4]
 800bef6:	2b00      	cmp	r3, #0
 800bef8:	d106      	bne.n	800bf08 <tcp_enqueue_flags+0x40>
 800befa:	4b62      	ldr	r3, [pc, #392]	@ (800c084 <tcp_enqueue_flags+0x1bc>)
 800befc:	f240 4213 	movw	r2, #1043	@ 0x413
 800bf00:	4963      	ldr	r1, [pc, #396]	@ (800c090 <tcp_enqueue_flags+0x1c8>)
 800bf02:	4862      	ldr	r0, [pc, #392]	@ (800c08c <tcp_enqueue_flags+0x1c4>)
 800bf04:	f003 fecc 	bl	800fca0 <iprintf>

  /* No need to check pcb->snd_queuelen if only SYN or FIN are allowed! */

  /* Get options for this segment. This is a special case since this is the
     only place where a SYN can be sent. */
  if (flags & TCP_SYN) {
 800bf08:	78fb      	ldrb	r3, [r7, #3]
 800bf0a:	f003 0302 	and.w	r3, r3, #2
 800bf0e:	2b00      	cmp	r3, #0
 800bf10:	d001      	beq.n	800bf16 <tcp_enqueue_flags+0x4e>
    optflags = TF_SEG_OPTS_MSS;
 800bf12:	2301      	movs	r3, #1
 800bf14:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host (and in active open SYN segments). */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 800bf16:	7ffb      	ldrb	r3, [r7, #31]
 800bf18:	009b      	lsls	r3, r3, #2
 800bf1a:	b2db      	uxtb	r3, r3
 800bf1c:	f003 0304 	and.w	r3, r3, #4
 800bf20:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 800bf22:	7dfb      	ldrb	r3, [r7, #23]
 800bf24:	b29b      	uxth	r3, r3
 800bf26:	f44f 7220 	mov.w	r2, #640	@ 0x280
 800bf2a:	4619      	mov	r1, r3
 800bf2c:	2036      	movs	r0, #54	@ 0x36
 800bf2e:	f7fb f965 	bl	80071fc <pbuf_alloc>
 800bf32:	6138      	str	r0, [r7, #16]
 800bf34:	693b      	ldr	r3, [r7, #16]
 800bf36:	2b00      	cmp	r3, #0
 800bf38:	d109      	bne.n	800bf4e <tcp_enqueue_flags+0x86>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 800bf3a:	687b      	ldr	r3, [r7, #4]
 800bf3c:	8b5b      	ldrh	r3, [r3, #26]
 800bf3e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bf42:	b29a      	uxth	r2, r3
 800bf44:	687b      	ldr	r3, [r7, #4]
 800bf46:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 800bf48:	f04f 33ff 	mov.w	r3, #4294967295
 800bf4c:	e095      	b.n	800c07a <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 800bf4e:	693b      	ldr	r3, [r7, #16]
 800bf50:	895a      	ldrh	r2, [r3, #10]
 800bf52:	7dfb      	ldrb	r3, [r7, #23]
 800bf54:	b29b      	uxth	r3, r3
 800bf56:	429a      	cmp	r2, r3
 800bf58:	d206      	bcs.n	800bf68 <tcp_enqueue_flags+0xa0>
 800bf5a:	4b4a      	ldr	r3, [pc, #296]	@ (800c084 <tcp_enqueue_flags+0x1bc>)
 800bf5c:	f240 4239 	movw	r2, #1081	@ 0x439
 800bf60:	494c      	ldr	r1, [pc, #304]	@ (800c094 <tcp_enqueue_flags+0x1cc>)
 800bf62:	484a      	ldr	r0, [pc, #296]	@ (800c08c <tcp_enqueue_flags+0x1c4>)
 800bf64:	f003 fe9c 	bl	800fca0 <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 800bf68:	687b      	ldr	r3, [r7, #4]
 800bf6a:	6dd9      	ldr	r1, [r3, #92]	@ 0x5c
 800bf6c:	78fa      	ldrb	r2, [r7, #3]
 800bf6e:	7ffb      	ldrb	r3, [r7, #31]
 800bf70:	9300      	str	r3, [sp, #0]
 800bf72:	460b      	mov	r3, r1
 800bf74:	6939      	ldr	r1, [r7, #16]
 800bf76:	6878      	ldr	r0, [r7, #4]
 800bf78:	f7ff fd72 	bl	800ba60 <tcp_create_segment>
 800bf7c:	60f8      	str	r0, [r7, #12]
 800bf7e:	68fb      	ldr	r3, [r7, #12]
 800bf80:	2b00      	cmp	r3, #0
 800bf82:	d109      	bne.n	800bf98 <tcp_enqueue_flags+0xd0>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 800bf84:	687b      	ldr	r3, [r7, #4]
 800bf86:	8b5b      	ldrh	r3, [r3, #26]
 800bf88:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bf8c:	b29a      	uxth	r2, r3
 800bf8e:	687b      	ldr	r3, [r7, #4]
 800bf90:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 800bf92:	f04f 33ff 	mov.w	r3, #4294967295
 800bf96:	e070      	b.n	800c07a <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 800bf98:	68fb      	ldr	r3, [r7, #12]
 800bf9a:	68db      	ldr	r3, [r3, #12]
 800bf9c:	f003 0303 	and.w	r3, r3, #3
 800bfa0:	2b00      	cmp	r3, #0
 800bfa2:	d006      	beq.n	800bfb2 <tcp_enqueue_flags+0xea>
 800bfa4:	4b37      	ldr	r3, [pc, #220]	@ (800c084 <tcp_enqueue_flags+0x1bc>)
 800bfa6:	f240 4242 	movw	r2, #1090	@ 0x442
 800bfaa:	493b      	ldr	r1, [pc, #236]	@ (800c098 <tcp_enqueue_flags+0x1d0>)
 800bfac:	4837      	ldr	r0, [pc, #220]	@ (800c08c <tcp_enqueue_flags+0x1c4>)
 800bfae:	f003 fe77 	bl	800fca0 <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 800bfb2:	68fb      	ldr	r3, [r7, #12]
 800bfb4:	891b      	ldrh	r3, [r3, #8]
 800bfb6:	2b00      	cmp	r3, #0
 800bfb8:	d006      	beq.n	800bfc8 <tcp_enqueue_flags+0x100>
 800bfba:	4b32      	ldr	r3, [pc, #200]	@ (800c084 <tcp_enqueue_flags+0x1bc>)
 800bfbc:	f240 4243 	movw	r2, #1091	@ 0x443
 800bfc0:	4936      	ldr	r1, [pc, #216]	@ (800c09c <tcp_enqueue_flags+0x1d4>)
 800bfc2:	4832      	ldr	r0, [pc, #200]	@ (800c08c <tcp_enqueue_flags+0x1c4>)
 800bfc4:	f003 fe6c 	bl	800fca0 <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 800bfc8:	687b      	ldr	r3, [r7, #4]
 800bfca:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800bfcc:	2b00      	cmp	r3, #0
 800bfce:	d103      	bne.n	800bfd8 <tcp_enqueue_flags+0x110>
    pcb->unsent = seg;
 800bfd0:	687b      	ldr	r3, [r7, #4]
 800bfd2:	68fa      	ldr	r2, [r7, #12]
 800bfd4:	66da      	str	r2, [r3, #108]	@ 0x6c
 800bfd6:	e00d      	b.n	800bff4 <tcp_enqueue_flags+0x12c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 800bfd8:	687b      	ldr	r3, [r7, #4]
 800bfda:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800bfdc:	61bb      	str	r3, [r7, #24]
 800bfde:	e002      	b.n	800bfe6 <tcp_enqueue_flags+0x11e>
 800bfe0:	69bb      	ldr	r3, [r7, #24]
 800bfe2:	681b      	ldr	r3, [r3, #0]
 800bfe4:	61bb      	str	r3, [r7, #24]
 800bfe6:	69bb      	ldr	r3, [r7, #24]
 800bfe8:	681b      	ldr	r3, [r3, #0]
 800bfea:	2b00      	cmp	r3, #0
 800bfec:	d1f8      	bne.n	800bfe0 <tcp_enqueue_flags+0x118>
    useg->next = seg;
 800bfee:	69bb      	ldr	r3, [r7, #24]
 800bff0:	68fa      	ldr	r2, [r7, #12]
 800bff2:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 800bff4:	687b      	ldr	r3, [r7, #4]
 800bff6:	2200      	movs	r2, #0
 800bff8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 800bffc:	78fb      	ldrb	r3, [r7, #3]
 800bffe:	f003 0302 	and.w	r3, r3, #2
 800c002:	2b00      	cmp	r3, #0
 800c004:	d104      	bne.n	800c010 <tcp_enqueue_flags+0x148>
 800c006:	78fb      	ldrb	r3, [r7, #3]
 800c008:	f003 0301 	and.w	r3, r3, #1
 800c00c:	2b00      	cmp	r3, #0
 800c00e:	d004      	beq.n	800c01a <tcp_enqueue_flags+0x152>
    pcb->snd_lbb++;
 800c010:	687b      	ldr	r3, [r7, #4]
 800c012:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800c014:	1c5a      	adds	r2, r3, #1
 800c016:	687b      	ldr	r3, [r7, #4]
 800c018:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 800c01a:	78fb      	ldrb	r3, [r7, #3]
 800c01c:	f003 0301 	and.w	r3, r3, #1
 800c020:	2b00      	cmp	r3, #0
 800c022:	d006      	beq.n	800c032 <tcp_enqueue_flags+0x16a>
    tcp_set_flags(pcb, TF_FIN);
 800c024:	687b      	ldr	r3, [r7, #4]
 800c026:	8b5b      	ldrh	r3, [r3, #26]
 800c028:	f043 0320 	orr.w	r3, r3, #32
 800c02c:	b29a      	uxth	r2, r3
 800c02e:	687b      	ldr	r3, [r7, #4]
 800c030:	835a      	strh	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 800c032:	68fb      	ldr	r3, [r7, #12]
 800c034:	685b      	ldr	r3, [r3, #4]
 800c036:	4618      	mov	r0, r3
 800c038:	f7fb fc4c 	bl	80078d4 <pbuf_clen>
 800c03c:	4603      	mov	r3, r0
 800c03e:	461a      	mov	r2, r3
 800c040:	687b      	ldr	r3, [r7, #4]
 800c042:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 800c046:	4413      	add	r3, r2
 800c048:	b29a      	uxth	r2, r3
 800c04a:	687b      	ldr	r3, [r7, #4]
 800c04c:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 800c050:	687b      	ldr	r3, [r7, #4]
 800c052:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 800c056:	2b00      	cmp	r3, #0
 800c058:	d00e      	beq.n	800c078 <tcp_enqueue_flags+0x1b0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 800c05a:	687b      	ldr	r3, [r7, #4]
 800c05c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c05e:	2b00      	cmp	r3, #0
 800c060:	d10a      	bne.n	800c078 <tcp_enqueue_flags+0x1b0>
 800c062:	687b      	ldr	r3, [r7, #4]
 800c064:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c066:	2b00      	cmp	r3, #0
 800c068:	d106      	bne.n	800c078 <tcp_enqueue_flags+0x1b0>
 800c06a:	4b06      	ldr	r3, [pc, #24]	@ (800c084 <tcp_enqueue_flags+0x1bc>)
 800c06c:	f240 4265 	movw	r2, #1125	@ 0x465
 800c070:	490b      	ldr	r1, [pc, #44]	@ (800c0a0 <tcp_enqueue_flags+0x1d8>)
 800c072:	4806      	ldr	r0, [pc, #24]	@ (800c08c <tcp_enqueue_flags+0x1c4>)
 800c074:	f003 fe14 	bl	800fca0 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 800c078:	2300      	movs	r3, #0
}
 800c07a:	4618      	mov	r0, r3
 800c07c:	3720      	adds	r7, #32
 800c07e:	46bd      	mov	sp, r7
 800c080:	bd80      	pop	{r7, pc}
 800c082:	bf00      	nop
 800c084:	0801217c 	.word	0x0801217c
 800c088:	080125a0 	.word	0x080125a0
 800c08c:	080121d0 	.word	0x080121d0
 800c090:	080125f8 	.word	0x080125f8
 800c094:	08012618 	.word	0x08012618
 800c098:	08012654 	.word	0x08012654
 800c09c:	0801266c 	.word	0x0801266c
 800c0a0:	08012698 	.word	0x08012698

0800c0a4 <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 800c0a4:	b5b0      	push	{r4, r5, r7, lr}
 800c0a6:	b08a      	sub	sp, #40	@ 0x28
 800c0a8:	af00      	add	r7, sp, #0
 800c0aa:	6078      	str	r0, [r7, #4]
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 800c0ac:	687b      	ldr	r3, [r7, #4]
 800c0ae:	2b00      	cmp	r3, #0
 800c0b0:	d106      	bne.n	800c0c0 <tcp_output+0x1c>
 800c0b2:	4b8a      	ldr	r3, [pc, #552]	@ (800c2dc <tcp_output+0x238>)
 800c0b4:	f240 42e1 	movw	r2, #1249	@ 0x4e1
 800c0b8:	4989      	ldr	r1, [pc, #548]	@ (800c2e0 <tcp_output+0x23c>)
 800c0ba:	488a      	ldr	r0, [pc, #552]	@ (800c2e4 <tcp_output+0x240>)
 800c0bc:	f003 fdf0 	bl	800fca0 <iprintf>
  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 800c0c0:	687b      	ldr	r3, [r7, #4]
 800c0c2:	7d1b      	ldrb	r3, [r3, #20]
 800c0c4:	2b01      	cmp	r3, #1
 800c0c6:	d106      	bne.n	800c0d6 <tcp_output+0x32>
 800c0c8:	4b84      	ldr	r3, [pc, #528]	@ (800c2dc <tcp_output+0x238>)
 800c0ca:	f240 42e3 	movw	r2, #1251	@ 0x4e3
 800c0ce:	4986      	ldr	r1, [pc, #536]	@ (800c2e8 <tcp_output+0x244>)
 800c0d0:	4884      	ldr	r0, [pc, #528]	@ (800c2e4 <tcp_output+0x240>)
 800c0d2:	f003 fde5 	bl	800fca0 <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 800c0d6:	4b85      	ldr	r3, [pc, #532]	@ (800c2ec <tcp_output+0x248>)
 800c0d8:	681b      	ldr	r3, [r3, #0]
 800c0da:	687a      	ldr	r2, [r7, #4]
 800c0dc:	429a      	cmp	r2, r3
 800c0de:	d101      	bne.n	800c0e4 <tcp_output+0x40>
    return ERR_OK;
 800c0e0:	2300      	movs	r3, #0
 800c0e2:	e1ce      	b.n	800c482 <tcp_output+0x3de>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 800c0e4:	687b      	ldr	r3, [r7, #4]
 800c0e6:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 800c0ea:	687b      	ldr	r3, [r7, #4]
 800c0ec:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800c0f0:	4293      	cmp	r3, r2
 800c0f2:	bf28      	it	cs
 800c0f4:	4613      	movcs	r3, r2
 800c0f6:	b29b      	uxth	r3, r3
 800c0f8:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 800c0fa:	687b      	ldr	r3, [r7, #4]
 800c0fc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c0fe:	627b      	str	r3, [r7, #36]	@ 0x24

  if (seg == NULL) {
 800c100:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c102:	2b00      	cmp	r3, #0
 800c104:	d10b      	bne.n	800c11e <tcp_output+0x7a>
                                 ", seg == NULL, ack %"U32_F"\n",
                                 pcb->snd_wnd, pcb->cwnd, wnd, pcb->lastack));

    /* If the TF_ACK_NOW flag is set and the ->unsent queue is empty, construct
     * an empty ACK segment and send it. */
    if (pcb->flags & TF_ACK_NOW) {
 800c106:	687b      	ldr	r3, [r7, #4]
 800c108:	8b5b      	ldrh	r3, [r3, #26]
 800c10a:	f003 0302 	and.w	r3, r3, #2
 800c10e:	2b00      	cmp	r3, #0
 800c110:	f000 81aa 	beq.w	800c468 <tcp_output+0x3c4>
      return tcp_send_empty_ack(pcb);
 800c114:	6878      	ldr	r0, [r7, #4]
 800c116:	f000 fdcb 	bl	800ccb0 <tcp_send_empty_ack>
 800c11a:	4603      	mov	r3, r0
 800c11c:	e1b1      	b.n	800c482 <tcp_output+0x3de>
                 pcb->snd_wnd, pcb->cwnd, wnd,
                 lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len,
                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack));
  }

  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 800c11e:	6879      	ldr	r1, [r7, #4]
 800c120:	687b      	ldr	r3, [r7, #4]
 800c122:	3304      	adds	r3, #4
 800c124:	461a      	mov	r2, r3
 800c126:	6878      	ldr	r0, [r7, #4]
 800c128:	f7ff fc7e 	bl	800ba28 <tcp_route>
 800c12c:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 800c12e:	697b      	ldr	r3, [r7, #20]
 800c130:	2b00      	cmp	r3, #0
 800c132:	d102      	bne.n	800c13a <tcp_output+0x96>
    return ERR_RTE;
 800c134:	f06f 0303 	mvn.w	r3, #3
 800c138:	e1a3      	b.n	800c482 <tcp_output+0x3de>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 800c13a:	687b      	ldr	r3, [r7, #4]
 800c13c:	2b00      	cmp	r3, #0
 800c13e:	d003      	beq.n	800c148 <tcp_output+0xa4>
 800c140:	687b      	ldr	r3, [r7, #4]
 800c142:	681b      	ldr	r3, [r3, #0]
 800c144:	2b00      	cmp	r3, #0
 800c146:	d111      	bne.n	800c16c <tcp_output+0xc8>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 800c148:	697b      	ldr	r3, [r7, #20]
 800c14a:	2b00      	cmp	r3, #0
 800c14c:	d002      	beq.n	800c154 <tcp_output+0xb0>
 800c14e:	697b      	ldr	r3, [r7, #20]
 800c150:	3304      	adds	r3, #4
 800c152:	e000      	b.n	800c156 <tcp_output+0xb2>
 800c154:	2300      	movs	r3, #0
 800c156:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 800c158:	693b      	ldr	r3, [r7, #16]
 800c15a:	2b00      	cmp	r3, #0
 800c15c:	d102      	bne.n	800c164 <tcp_output+0xc0>
      return ERR_RTE;
 800c15e:	f06f 0303 	mvn.w	r3, #3
 800c162:	e18e      	b.n	800c482 <tcp_output+0x3de>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 800c164:	693b      	ldr	r3, [r7, #16]
 800c166:	681a      	ldr	r2, [r3, #0]
 800c168:	687b      	ldr	r3, [r7, #4]
 800c16a:	601a      	str	r2, [r3, #0]
  }

  /* Handle the current segment not fitting within the window */
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 800c16c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c16e:	68db      	ldr	r3, [r3, #12]
 800c170:	685b      	ldr	r3, [r3, #4]
 800c172:	4618      	mov	r0, r3
 800c174:	f7fa f802 	bl	800617c <lwip_htonl>
 800c178:	4602      	mov	r2, r0
 800c17a:	687b      	ldr	r3, [r7, #4]
 800c17c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c17e:	1ad3      	subs	r3, r2, r3
 800c180:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c182:	8912      	ldrh	r2, [r2, #8]
 800c184:	4413      	add	r3, r2
 800c186:	69ba      	ldr	r2, [r7, #24]
 800c188:	429a      	cmp	r2, r3
 800c18a:	d227      	bcs.n	800c1dc <tcp_output+0x138>
     * within the remaining (could be 0) send window and RTO timer is not running (we
     * have no in-flight data). If window is still too small after persist timer fires,
     * then we split the segment. We don't consider the congestion window since a cwnd
     * smaller than 1 SMSS implies in-flight data
     */
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 800c18c:	687b      	ldr	r3, [r7, #4]
 800c18e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800c192:	461a      	mov	r2, r3
 800c194:	69bb      	ldr	r3, [r7, #24]
 800c196:	4293      	cmp	r3, r2
 800c198:	d114      	bne.n	800c1c4 <tcp_output+0x120>
 800c19a:	687b      	ldr	r3, [r7, #4]
 800c19c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c19e:	2b00      	cmp	r3, #0
 800c1a0:	d110      	bne.n	800c1c4 <tcp_output+0x120>
 800c1a2:	687b      	ldr	r3, [r7, #4]
 800c1a4:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 800c1a8:	2b00      	cmp	r3, #0
 800c1aa:	d10b      	bne.n	800c1c4 <tcp_output+0x120>
      pcb->persist_cnt = 0;
 800c1ac:	687b      	ldr	r3, [r7, #4]
 800c1ae:	2200      	movs	r2, #0
 800c1b0:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      pcb->persist_backoff = 1;
 800c1b4:	687b      	ldr	r3, [r7, #4]
 800c1b6:	2201      	movs	r2, #1
 800c1b8:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
      pcb->persist_probe = 0;
 800c1bc:	687b      	ldr	r3, [r7, #4]
 800c1be:	2200      	movs	r2, #0
 800c1c0:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
    }
    /* We need an ACK, but can't send data now, so send an empty ACK */
    if (pcb->flags & TF_ACK_NOW) {
 800c1c4:	687b      	ldr	r3, [r7, #4]
 800c1c6:	8b5b      	ldrh	r3, [r3, #26]
 800c1c8:	f003 0302 	and.w	r3, r3, #2
 800c1cc:	2b00      	cmp	r3, #0
 800c1ce:	f000 814d 	beq.w	800c46c <tcp_output+0x3c8>
      return tcp_send_empty_ack(pcb);
 800c1d2:	6878      	ldr	r0, [r7, #4]
 800c1d4:	f000 fd6c 	bl	800ccb0 <tcp_send_empty_ack>
 800c1d8:	4603      	mov	r3, r0
 800c1da:	e152      	b.n	800c482 <tcp_output+0x3de>
    }
    goto output_done;
  }
  /* Stop persist timer, above conditions are not active */
  pcb->persist_backoff = 0;
 800c1dc:	687b      	ldr	r3, [r7, #4]
 800c1de:	2200      	movs	r2, #0
 800c1e0:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 800c1e4:	687b      	ldr	r3, [r7, #4]
 800c1e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c1e8:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 800c1ea:	6a3b      	ldr	r3, [r7, #32]
 800c1ec:	2b00      	cmp	r3, #0
 800c1ee:	f000 811c 	beq.w	800c42a <tcp_output+0x386>
    for (; useg->next != NULL; useg = useg->next);
 800c1f2:	e002      	b.n	800c1fa <tcp_output+0x156>
 800c1f4:	6a3b      	ldr	r3, [r7, #32]
 800c1f6:	681b      	ldr	r3, [r3, #0]
 800c1f8:	623b      	str	r3, [r7, #32]
 800c1fa:	6a3b      	ldr	r3, [r7, #32]
 800c1fc:	681b      	ldr	r3, [r3, #0]
 800c1fe:	2b00      	cmp	r3, #0
 800c200:	d1f8      	bne.n	800c1f4 <tcp_output+0x150>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
 800c202:	e112      	b.n	800c42a <tcp_output+0x386>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 800c204:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c206:	68db      	ldr	r3, [r3, #12]
 800c208:	899b      	ldrh	r3, [r3, #12]
 800c20a:	b29b      	uxth	r3, r3
 800c20c:	4618      	mov	r0, r3
 800c20e:	f7f9 ff9f 	bl	8006150 <lwip_htons>
 800c212:	4603      	mov	r3, r0
 800c214:	b2db      	uxtb	r3, r3
 800c216:	f003 0304 	and.w	r3, r3, #4
 800c21a:	2b00      	cmp	r3, #0
 800c21c:	d006      	beq.n	800c22c <tcp_output+0x188>
 800c21e:	4b2f      	ldr	r3, [pc, #188]	@ (800c2dc <tcp_output+0x238>)
 800c220:	f240 5236 	movw	r2, #1334	@ 0x536
 800c224:	4932      	ldr	r1, [pc, #200]	@ (800c2f0 <tcp_output+0x24c>)
 800c226:	482f      	ldr	r0, [pc, #188]	@ (800c2e4 <tcp_output+0x240>)
 800c228:	f003 fd3a 	bl	800fca0 <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 800c22c:	687b      	ldr	r3, [r7, #4]
 800c22e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c230:	2b00      	cmp	r3, #0
 800c232:	d01f      	beq.n	800c274 <tcp_output+0x1d0>
 800c234:	687b      	ldr	r3, [r7, #4]
 800c236:	8b5b      	ldrh	r3, [r3, #26]
 800c238:	f003 0344 	and.w	r3, r3, #68	@ 0x44
 800c23c:	2b00      	cmp	r3, #0
 800c23e:	d119      	bne.n	800c274 <tcp_output+0x1d0>
 800c240:	687b      	ldr	r3, [r7, #4]
 800c242:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c244:	2b00      	cmp	r3, #0
 800c246:	d00b      	beq.n	800c260 <tcp_output+0x1bc>
 800c248:	687b      	ldr	r3, [r7, #4]
 800c24a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c24c:	681b      	ldr	r3, [r3, #0]
 800c24e:	2b00      	cmp	r3, #0
 800c250:	d110      	bne.n	800c274 <tcp_output+0x1d0>
 800c252:	687b      	ldr	r3, [r7, #4]
 800c254:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c256:	891a      	ldrh	r2, [r3, #8]
 800c258:	687b      	ldr	r3, [r7, #4]
 800c25a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800c25c:	429a      	cmp	r2, r3
 800c25e:	d209      	bcs.n	800c274 <tcp_output+0x1d0>
 800c260:	687b      	ldr	r3, [r7, #4]
 800c262:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 800c266:	2b00      	cmp	r3, #0
 800c268:	d004      	beq.n	800c274 <tcp_output+0x1d0>
 800c26a:	687b      	ldr	r3, [r7, #4]
 800c26c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 800c270:	2b08      	cmp	r3, #8
 800c272:	d901      	bls.n	800c278 <tcp_output+0x1d4>
 800c274:	2301      	movs	r3, #1
 800c276:	e000      	b.n	800c27a <tcp_output+0x1d6>
 800c278:	2300      	movs	r3, #0
 800c27a:	2b00      	cmp	r3, #0
 800c27c:	d106      	bne.n	800c28c <tcp_output+0x1e8>
        ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 800c27e:	687b      	ldr	r3, [r7, #4]
 800c280:	8b5b      	ldrh	r3, [r3, #26]
 800c282:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 800c286:	2b00      	cmp	r3, #0
 800c288:	f000 80e4 	beq.w	800c454 <tcp_output+0x3b0>
                                 pcb->lastack,
                                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 800c28c:	687b      	ldr	r3, [r7, #4]
 800c28e:	7d1b      	ldrb	r3, [r3, #20]
 800c290:	2b02      	cmp	r3, #2
 800c292:	d00d      	beq.n	800c2b0 <tcp_output+0x20c>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 800c294:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c296:	68db      	ldr	r3, [r3, #12]
 800c298:	899b      	ldrh	r3, [r3, #12]
 800c29a:	b29c      	uxth	r4, r3
 800c29c:	2010      	movs	r0, #16
 800c29e:	f7f9 ff57 	bl	8006150 <lwip_htons>
 800c2a2:	4603      	mov	r3, r0
 800c2a4:	461a      	mov	r2, r3
 800c2a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c2a8:	68db      	ldr	r3, [r3, #12]
 800c2aa:	4322      	orrs	r2, r4
 800c2ac:	b292      	uxth	r2, r2
 800c2ae:	819a      	strh	r2, [r3, #12]
    }

    err = tcp_output_segment(seg, pcb, netif);
 800c2b0:	697a      	ldr	r2, [r7, #20]
 800c2b2:	6879      	ldr	r1, [r7, #4]
 800c2b4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800c2b6:	f000 f909 	bl	800c4cc <tcp_output_segment>
 800c2ba:	4603      	mov	r3, r0
 800c2bc:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 800c2be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c2c2:	2b00      	cmp	r3, #0
 800c2c4:	d016      	beq.n	800c2f4 <tcp_output+0x250>
      /* segment could not be sent, for whatever reason */
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 800c2c6:	687b      	ldr	r3, [r7, #4]
 800c2c8:	8b5b      	ldrh	r3, [r3, #26]
 800c2ca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c2ce:	b29a      	uxth	r2, r3
 800c2d0:	687b      	ldr	r3, [r7, #4]
 800c2d2:	835a      	strh	r2, [r3, #26]
      return err;
 800c2d4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c2d8:	e0d3      	b.n	800c482 <tcp_output+0x3de>
 800c2da:	bf00      	nop
 800c2dc:	0801217c 	.word	0x0801217c
 800c2e0:	080126c0 	.word	0x080126c0
 800c2e4:	080121d0 	.word	0x080121d0
 800c2e8:	080126d8 	.word	0x080126d8
 800c2ec:	20008200 	.word	0x20008200
 800c2f0:	08012700 	.word	0x08012700
    }
#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    pcb->unsent = seg->next;
 800c2f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c2f6:	681a      	ldr	r2, [r3, #0]
 800c2f8:	687b      	ldr	r3, [r7, #4]
 800c2fa:	66da      	str	r2, [r3, #108]	@ 0x6c
    if (pcb->state != SYN_SENT) {
 800c2fc:	687b      	ldr	r3, [r7, #4]
 800c2fe:	7d1b      	ldrb	r3, [r3, #20]
 800c300:	2b02      	cmp	r3, #2
 800c302:	d006      	beq.n	800c312 <tcp_output+0x26e>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 800c304:	687b      	ldr	r3, [r7, #4]
 800c306:	8b5b      	ldrh	r3, [r3, #26]
 800c308:	f023 0303 	bic.w	r3, r3, #3
 800c30c:	b29a      	uxth	r2, r3
 800c30e:	687b      	ldr	r3, [r7, #4]
 800c310:	835a      	strh	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 800c312:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c314:	68db      	ldr	r3, [r3, #12]
 800c316:	685b      	ldr	r3, [r3, #4]
 800c318:	4618      	mov	r0, r3
 800c31a:	f7f9 ff2f 	bl	800617c <lwip_htonl>
 800c31e:	4604      	mov	r4, r0
 800c320:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c322:	891b      	ldrh	r3, [r3, #8]
 800c324:	461d      	mov	r5, r3
 800c326:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c328:	68db      	ldr	r3, [r3, #12]
 800c32a:	899b      	ldrh	r3, [r3, #12]
 800c32c:	b29b      	uxth	r3, r3
 800c32e:	4618      	mov	r0, r3
 800c330:	f7f9 ff0e 	bl	8006150 <lwip_htons>
 800c334:	4603      	mov	r3, r0
 800c336:	b2db      	uxtb	r3, r3
 800c338:	f003 0303 	and.w	r3, r3, #3
 800c33c:	2b00      	cmp	r3, #0
 800c33e:	d001      	beq.n	800c344 <tcp_output+0x2a0>
 800c340:	2301      	movs	r3, #1
 800c342:	e000      	b.n	800c346 <tcp_output+0x2a2>
 800c344:	2300      	movs	r3, #0
 800c346:	442b      	add	r3, r5
 800c348:	4423      	add	r3, r4
 800c34a:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 800c34c:	687b      	ldr	r3, [r7, #4]
 800c34e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800c350:	68bb      	ldr	r3, [r7, #8]
 800c352:	1ad3      	subs	r3, r2, r3
 800c354:	2b00      	cmp	r3, #0
 800c356:	da02      	bge.n	800c35e <tcp_output+0x2ba>
      pcb->snd_nxt = snd_nxt;
 800c358:	687b      	ldr	r3, [r7, #4]
 800c35a:	68ba      	ldr	r2, [r7, #8]
 800c35c:	651a      	str	r2, [r3, #80]	@ 0x50
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 800c35e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c360:	891b      	ldrh	r3, [r3, #8]
 800c362:	461c      	mov	r4, r3
 800c364:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c366:	68db      	ldr	r3, [r3, #12]
 800c368:	899b      	ldrh	r3, [r3, #12]
 800c36a:	b29b      	uxth	r3, r3
 800c36c:	4618      	mov	r0, r3
 800c36e:	f7f9 feef 	bl	8006150 <lwip_htons>
 800c372:	4603      	mov	r3, r0
 800c374:	b2db      	uxtb	r3, r3
 800c376:	f003 0303 	and.w	r3, r3, #3
 800c37a:	2b00      	cmp	r3, #0
 800c37c:	d001      	beq.n	800c382 <tcp_output+0x2de>
 800c37e:	2301      	movs	r3, #1
 800c380:	e000      	b.n	800c384 <tcp_output+0x2e0>
 800c382:	2300      	movs	r3, #0
 800c384:	4423      	add	r3, r4
 800c386:	2b00      	cmp	r3, #0
 800c388:	d049      	beq.n	800c41e <tcp_output+0x37a>
      seg->next = NULL;
 800c38a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c38c:	2200      	movs	r2, #0
 800c38e:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 800c390:	687b      	ldr	r3, [r7, #4]
 800c392:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c394:	2b00      	cmp	r3, #0
 800c396:	d105      	bne.n	800c3a4 <tcp_output+0x300>
        pcb->unacked = seg;
 800c398:	687b      	ldr	r3, [r7, #4]
 800c39a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c39c:	671a      	str	r2, [r3, #112]	@ 0x70
        useg = seg;
 800c39e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3a0:	623b      	str	r3, [r7, #32]
 800c3a2:	e03f      	b.n	800c424 <tcp_output+0x380>
        /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 800c3a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3a6:	68db      	ldr	r3, [r3, #12]
 800c3a8:	685b      	ldr	r3, [r3, #4]
 800c3aa:	4618      	mov	r0, r3
 800c3ac:	f7f9 fee6 	bl	800617c <lwip_htonl>
 800c3b0:	4604      	mov	r4, r0
 800c3b2:	6a3b      	ldr	r3, [r7, #32]
 800c3b4:	68db      	ldr	r3, [r3, #12]
 800c3b6:	685b      	ldr	r3, [r3, #4]
 800c3b8:	4618      	mov	r0, r3
 800c3ba:	f7f9 fedf 	bl	800617c <lwip_htonl>
 800c3be:	4603      	mov	r3, r0
 800c3c0:	1ae3      	subs	r3, r4, r3
 800c3c2:	2b00      	cmp	r3, #0
 800c3c4:	da24      	bge.n	800c410 <tcp_output+0x36c>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 800c3c6:	687b      	ldr	r3, [r7, #4]
 800c3c8:	3370      	adds	r3, #112	@ 0x70
 800c3ca:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 800c3cc:	e002      	b.n	800c3d4 <tcp_output+0x330>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
            cur_seg = &((*cur_seg)->next );
 800c3ce:	69fb      	ldr	r3, [r7, #28]
 800c3d0:	681b      	ldr	r3, [r3, #0]
 800c3d2:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 800c3d4:	69fb      	ldr	r3, [r7, #28]
 800c3d6:	681b      	ldr	r3, [r3, #0]
 800c3d8:	2b00      	cmp	r3, #0
 800c3da:	d011      	beq.n	800c400 <tcp_output+0x35c>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 800c3dc:	69fb      	ldr	r3, [r7, #28]
 800c3de:	681b      	ldr	r3, [r3, #0]
 800c3e0:	68db      	ldr	r3, [r3, #12]
 800c3e2:	685b      	ldr	r3, [r3, #4]
 800c3e4:	4618      	mov	r0, r3
 800c3e6:	f7f9 fec9 	bl	800617c <lwip_htonl>
 800c3ea:	4604      	mov	r4, r0
 800c3ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3ee:	68db      	ldr	r3, [r3, #12]
 800c3f0:	685b      	ldr	r3, [r3, #4]
 800c3f2:	4618      	mov	r0, r3
 800c3f4:	f7f9 fec2 	bl	800617c <lwip_htonl>
 800c3f8:	4603      	mov	r3, r0
 800c3fa:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 800c3fc:	2b00      	cmp	r3, #0
 800c3fe:	dbe6      	blt.n	800c3ce <tcp_output+0x32a>
          }
          seg->next = (*cur_seg);
 800c400:	69fb      	ldr	r3, [r7, #28]
 800c402:	681a      	ldr	r2, [r3, #0]
 800c404:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c406:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 800c408:	69fb      	ldr	r3, [r7, #28]
 800c40a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c40c:	601a      	str	r2, [r3, #0]
 800c40e:	e009      	b.n	800c424 <tcp_output+0x380>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 800c410:	6a3b      	ldr	r3, [r7, #32]
 800c412:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c414:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 800c416:	6a3b      	ldr	r3, [r7, #32]
 800c418:	681b      	ldr	r3, [r3, #0]
 800c41a:	623b      	str	r3, [r7, #32]
 800c41c:	e002      	b.n	800c424 <tcp_output+0x380>
        }
      }
      /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 800c41e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800c420:	f7fc fc45 	bl	8008cae <tcp_seg_free>
    }
    seg = pcb->unsent;
 800c424:	687b      	ldr	r3, [r7, #4]
 800c426:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c428:	627b      	str	r3, [r7, #36]	@ 0x24
  while (seg != NULL &&
 800c42a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c42c:	2b00      	cmp	r3, #0
 800c42e:	d012      	beq.n	800c456 <tcp_output+0x3b2>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 800c430:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c432:	68db      	ldr	r3, [r3, #12]
 800c434:	685b      	ldr	r3, [r3, #4]
 800c436:	4618      	mov	r0, r3
 800c438:	f7f9 fea0 	bl	800617c <lwip_htonl>
 800c43c:	4602      	mov	r2, r0
 800c43e:	687b      	ldr	r3, [r7, #4]
 800c440:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c442:	1ad3      	subs	r3, r2, r3
 800c444:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c446:	8912      	ldrh	r2, [r2, #8]
 800c448:	4413      	add	r3, r2
  while (seg != NULL &&
 800c44a:	69ba      	ldr	r2, [r7, #24]
 800c44c:	429a      	cmp	r2, r3
 800c44e:	f4bf aed9 	bcs.w	800c204 <tcp_output+0x160>
 800c452:	e000      	b.n	800c456 <tcp_output+0x3b2>
      break;
 800c454:	bf00      	nop
  }
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 800c456:	687b      	ldr	r3, [r7, #4]
 800c458:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c45a:	2b00      	cmp	r3, #0
 800c45c:	d108      	bne.n	800c470 <tcp_output+0x3cc>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 800c45e:	687b      	ldr	r3, [r7, #4]
 800c460:	2200      	movs	r2, #0
 800c462:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
 800c466:	e004      	b.n	800c472 <tcp_output+0x3ce>
    goto output_done;
 800c468:	bf00      	nop
 800c46a:	e002      	b.n	800c472 <tcp_output+0x3ce>
    goto output_done;
 800c46c:	bf00      	nop
 800c46e:	e000      	b.n	800c472 <tcp_output+0x3ce>
  }
#endif /* TCP_OVERSIZE */

output_done:
 800c470:	bf00      	nop
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 800c472:	687b      	ldr	r3, [r7, #4]
 800c474:	8b5b      	ldrh	r3, [r3, #26]
 800c476:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c47a:	b29a      	uxth	r2, r3
 800c47c:	687b      	ldr	r3, [r7, #4]
 800c47e:	835a      	strh	r2, [r3, #26]
  return ERR_OK;
 800c480:	2300      	movs	r3, #0
}
 800c482:	4618      	mov	r0, r3
 800c484:	3728      	adds	r7, #40	@ 0x28
 800c486:	46bd      	mov	sp, r7
 800c488:	bdb0      	pop	{r4, r5, r7, pc}
 800c48a:	bf00      	nop

0800c48c <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 800c48c:	b580      	push	{r7, lr}
 800c48e:	b082      	sub	sp, #8
 800c490:	af00      	add	r7, sp, #0
 800c492:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 800c494:	687b      	ldr	r3, [r7, #4]
 800c496:	2b00      	cmp	r3, #0
 800c498:	d106      	bne.n	800c4a8 <tcp_output_segment_busy+0x1c>
 800c49a:	4b09      	ldr	r3, [pc, #36]	@ (800c4c0 <tcp_output_segment_busy+0x34>)
 800c49c:	f240 529a 	movw	r2, #1434	@ 0x59a
 800c4a0:	4908      	ldr	r1, [pc, #32]	@ (800c4c4 <tcp_output_segment_busy+0x38>)
 800c4a2:	4809      	ldr	r0, [pc, #36]	@ (800c4c8 <tcp_output_segment_busy+0x3c>)
 800c4a4:	f003 fbfc 	bl	800fca0 <iprintf>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 800c4a8:	687b      	ldr	r3, [r7, #4]
 800c4aa:	685b      	ldr	r3, [r3, #4]
 800c4ac:	7b9b      	ldrb	r3, [r3, #14]
 800c4ae:	2b01      	cmp	r3, #1
 800c4b0:	d001      	beq.n	800c4b6 <tcp_output_segment_busy+0x2a>
    /* other reference found */
    return 1;
 800c4b2:	2301      	movs	r3, #1
 800c4b4:	e000      	b.n	800c4b8 <tcp_output_segment_busy+0x2c>
  }
  /* no other references found */
  return 0;
 800c4b6:	2300      	movs	r3, #0
}
 800c4b8:	4618      	mov	r0, r3
 800c4ba:	3708      	adds	r7, #8
 800c4bc:	46bd      	mov	sp, r7
 800c4be:	bd80      	pop	{r7, pc}
 800c4c0:	0801217c 	.word	0x0801217c
 800c4c4:	08012718 	.word	0x08012718
 800c4c8:	080121d0 	.word	0x080121d0

0800c4cc <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 800c4cc:	b5b0      	push	{r4, r5, r7, lr}
 800c4ce:	b08c      	sub	sp, #48	@ 0x30
 800c4d0:	af04      	add	r7, sp, #16
 800c4d2:	60f8      	str	r0, [r7, #12]
 800c4d4:	60b9      	str	r1, [r7, #8]
 800c4d6:	607a      	str	r2, [r7, #4]
  u32_t *opts;
#if TCP_CHECKSUM_ON_COPY
  int seg_chksum_was_swapped = 0;
#endif

  LWIP_ASSERT("tcp_output_segment: invalid seg", seg != NULL);
 800c4d8:	68fb      	ldr	r3, [r7, #12]
 800c4da:	2b00      	cmp	r3, #0
 800c4dc:	d106      	bne.n	800c4ec <tcp_output_segment+0x20>
 800c4de:	4b64      	ldr	r3, [pc, #400]	@ (800c670 <tcp_output_segment+0x1a4>)
 800c4e0:	f44f 62b7 	mov.w	r2, #1464	@ 0x5b8
 800c4e4:	4963      	ldr	r1, [pc, #396]	@ (800c674 <tcp_output_segment+0x1a8>)
 800c4e6:	4864      	ldr	r0, [pc, #400]	@ (800c678 <tcp_output_segment+0x1ac>)
 800c4e8:	f003 fbda 	bl	800fca0 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid pcb", pcb != NULL);
 800c4ec:	68bb      	ldr	r3, [r7, #8]
 800c4ee:	2b00      	cmp	r3, #0
 800c4f0:	d106      	bne.n	800c500 <tcp_output_segment+0x34>
 800c4f2:	4b5f      	ldr	r3, [pc, #380]	@ (800c670 <tcp_output_segment+0x1a4>)
 800c4f4:	f240 52b9 	movw	r2, #1465	@ 0x5b9
 800c4f8:	4960      	ldr	r1, [pc, #384]	@ (800c67c <tcp_output_segment+0x1b0>)
 800c4fa:	485f      	ldr	r0, [pc, #380]	@ (800c678 <tcp_output_segment+0x1ac>)
 800c4fc:	f003 fbd0 	bl	800fca0 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid netif", netif != NULL);
 800c500:	687b      	ldr	r3, [r7, #4]
 800c502:	2b00      	cmp	r3, #0
 800c504:	d106      	bne.n	800c514 <tcp_output_segment+0x48>
 800c506:	4b5a      	ldr	r3, [pc, #360]	@ (800c670 <tcp_output_segment+0x1a4>)
 800c508:	f240 52ba 	movw	r2, #1466	@ 0x5ba
 800c50c:	495c      	ldr	r1, [pc, #368]	@ (800c680 <tcp_output_segment+0x1b4>)
 800c50e:	485a      	ldr	r0, [pc, #360]	@ (800c678 <tcp_output_segment+0x1ac>)
 800c510:	f003 fbc6 	bl	800fca0 <iprintf>

  if (tcp_output_segment_busy(seg)) {
 800c514:	68f8      	ldr	r0, [r7, #12]
 800c516:	f7ff ffb9 	bl	800c48c <tcp_output_segment_busy>
 800c51a:	4603      	mov	r3, r0
 800c51c:	2b00      	cmp	r3, #0
 800c51e:	d001      	beq.n	800c524 <tcp_output_segment+0x58>
    /* This should not happen: rexmit functions should have checked this.
       However, since this function modifies p->len, we must not continue in this case. */
    LWIP_DEBUGF(TCP_RTO_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_output_segment: segment busy\n"));
    return ERR_OK;
 800c520:	2300      	movs	r3, #0
 800c522:	e0a1      	b.n	800c668 <tcp_output_segment+0x19c>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 800c524:	68bb      	ldr	r3, [r7, #8]
 800c526:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c528:	68fb      	ldr	r3, [r7, #12]
 800c52a:	68dc      	ldr	r4, [r3, #12]
 800c52c:	4610      	mov	r0, r2
 800c52e:	f7f9 fe25 	bl	800617c <lwip_htonl>
 800c532:	4603      	mov	r3, r0
 800c534:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 800c536:	68bb      	ldr	r3, [r7, #8]
 800c538:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 800c53a:	68fb      	ldr	r3, [r7, #12]
 800c53c:	68dc      	ldr	r4, [r3, #12]
 800c53e:	4610      	mov	r0, r2
 800c540:	f7f9 fe06 	bl	8006150 <lwip_htons>
 800c544:	4603      	mov	r3, r0
 800c546:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 800c548:	68bb      	ldr	r3, [r7, #8]
 800c54a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c54c:	68ba      	ldr	r2, [r7, #8]
 800c54e:	8d52      	ldrh	r2, [r2, #42]	@ 0x2a
 800c550:	441a      	add	r2, r3
 800c552:	68bb      	ldr	r3, [r7, #8]
 800c554:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 800c556:	68fb      	ldr	r3, [r7, #12]
 800c558:	68db      	ldr	r3, [r3, #12]
 800c55a:	3314      	adds	r3, #20
 800c55c:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 800c55e:	68fb      	ldr	r3, [r7, #12]
 800c560:	7a9b      	ldrb	r3, [r3, #10]
 800c562:	f003 0301 	and.w	r3, r3, #1
 800c566:	2b00      	cmp	r3, #0
 800c568:	d015      	beq.n	800c596 <tcp_output_segment+0xca>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 800c56a:	68bb      	ldr	r3, [r7, #8]
 800c56c:	3304      	adds	r3, #4
 800c56e:	461a      	mov	r2, r3
 800c570:	6879      	ldr	r1, [r7, #4]
 800c572:	f44f 7006 	mov.w	r0, #536	@ 0x218
 800c576:	f7fc fe91 	bl	800929c <tcp_eff_send_mss_netif>
 800c57a:	4603      	mov	r3, r0
 800c57c:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 800c57e:	8b7b      	ldrh	r3, [r7, #26]
 800c580:	f043 7301 	orr.w	r3, r3, #33816576	@ 0x2040000
 800c584:	4618      	mov	r0, r3
 800c586:	f7f9 fdf9 	bl	800617c <lwip_htonl>
 800c58a:	4602      	mov	r2, r0
 800c58c:	69fb      	ldr	r3, [r7, #28]
 800c58e:	601a      	str	r2, [r3, #0]
    opts += 1;
 800c590:	69fb      	ldr	r3, [r7, #28]
 800c592:	3304      	adds	r3, #4
 800c594:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 800c596:	68bb      	ldr	r3, [r7, #8]
 800c598:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 800c59c:	2b00      	cmp	r3, #0
 800c59e:	da02      	bge.n	800c5a6 <tcp_output_segment+0xda>
    pcb->rtime = 0;
 800c5a0:	68bb      	ldr	r3, [r7, #8]
 800c5a2:	2200      	movs	r2, #0
 800c5a4:	861a      	strh	r2, [r3, #48]	@ 0x30
  }

  if (pcb->rttest == 0) {
 800c5a6:	68bb      	ldr	r3, [r7, #8]
 800c5a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c5aa:	2b00      	cmp	r3, #0
 800c5ac:	d10c      	bne.n	800c5c8 <tcp_output_segment+0xfc>
    pcb->rttest = tcp_ticks;
 800c5ae:	4b35      	ldr	r3, [pc, #212]	@ (800c684 <tcp_output_segment+0x1b8>)
 800c5b0:	681a      	ldr	r2, [r3, #0]
 800c5b2:	68bb      	ldr	r3, [r7, #8]
 800c5b4:	635a      	str	r2, [r3, #52]	@ 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 800c5b6:	68fb      	ldr	r3, [r7, #12]
 800c5b8:	68db      	ldr	r3, [r3, #12]
 800c5ba:	685b      	ldr	r3, [r3, #4]
 800c5bc:	4618      	mov	r0, r3
 800c5be:	f7f9 fddd 	bl	800617c <lwip_htonl>
 800c5c2:	4602      	mov	r2, r0
 800c5c4:	68bb      	ldr	r3, [r7, #8]
 800c5c6:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
                                 lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
                                 seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 800c5c8:	68fb      	ldr	r3, [r7, #12]
 800c5ca:	68da      	ldr	r2, [r3, #12]
 800c5cc:	68fb      	ldr	r3, [r7, #12]
 800c5ce:	685b      	ldr	r3, [r3, #4]
 800c5d0:	685b      	ldr	r3, [r3, #4]
 800c5d2:	1ad3      	subs	r3, r2, r3
 800c5d4:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 800c5d6:	68fb      	ldr	r3, [r7, #12]
 800c5d8:	685b      	ldr	r3, [r3, #4]
 800c5da:	8959      	ldrh	r1, [r3, #10]
 800c5dc:	68fb      	ldr	r3, [r7, #12]
 800c5de:	685b      	ldr	r3, [r3, #4]
 800c5e0:	8b3a      	ldrh	r2, [r7, #24]
 800c5e2:	1a8a      	subs	r2, r1, r2
 800c5e4:	b292      	uxth	r2, r2
 800c5e6:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 800c5e8:	68fb      	ldr	r3, [r7, #12]
 800c5ea:	685b      	ldr	r3, [r3, #4]
 800c5ec:	8919      	ldrh	r1, [r3, #8]
 800c5ee:	68fb      	ldr	r3, [r7, #12]
 800c5f0:	685b      	ldr	r3, [r3, #4]
 800c5f2:	8b3a      	ldrh	r2, [r7, #24]
 800c5f4:	1a8a      	subs	r2, r1, r2
 800c5f6:	b292      	uxth	r2, r2
 800c5f8:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 800c5fa:	68fb      	ldr	r3, [r7, #12]
 800c5fc:	685b      	ldr	r3, [r3, #4]
 800c5fe:	68fa      	ldr	r2, [r7, #12]
 800c600:	68d2      	ldr	r2, [r2, #12]
 800c602:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 800c604:	68fb      	ldr	r3, [r7, #12]
 800c606:	68db      	ldr	r3, [r3, #12]
 800c608:	2200      	movs	r2, #0
 800c60a:	741a      	strb	r2, [r3, #16]
 800c60c:	2200      	movs	r2, #0
 800c60e:	745a      	strb	r2, [r3, #17]

#ifdef LWIP_HOOK_TCP_OUT_ADD_TCPOPTS
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(seg->p, seg->tcphdr, pcb, opts);
#endif
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 800c610:	68fb      	ldr	r3, [r7, #12]
 800c612:	68da      	ldr	r2, [r3, #12]
 800c614:	68fb      	ldr	r3, [r7, #12]
 800c616:	7a9b      	ldrb	r3, [r3, #10]
 800c618:	f003 0301 	and.w	r3, r3, #1
 800c61c:	2b00      	cmp	r3, #0
 800c61e:	d001      	beq.n	800c624 <tcp_output_segment+0x158>
 800c620:	2318      	movs	r3, #24
 800c622:	e000      	b.n	800c626 <tcp_output_segment+0x15a>
 800c624:	2314      	movs	r3, #20
 800c626:	4413      	add	r3, r2
 800c628:	69fa      	ldr	r2, [r7, #28]
 800c62a:	429a      	cmp	r2, r3
 800c62c:	d006      	beq.n	800c63c <tcp_output_segment+0x170>
 800c62e:	4b10      	ldr	r3, [pc, #64]	@ (800c670 <tcp_output_segment+0x1a4>)
 800c630:	f240 621c 	movw	r2, #1564	@ 0x61c
 800c634:	4914      	ldr	r1, [pc, #80]	@ (800c688 <tcp_output_segment+0x1bc>)
 800c636:	4810      	ldr	r0, [pc, #64]	@ (800c678 <tcp_output_segment+0x1ac>)
 800c638:	f003 fb32 	bl	800fca0 <iprintf>
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 800c63c:	68fb      	ldr	r3, [r7, #12]
 800c63e:	6858      	ldr	r0, [r3, #4]
 800c640:	68b9      	ldr	r1, [r7, #8]
 800c642:	68bb      	ldr	r3, [r7, #8]
 800c644:	1d1c      	adds	r4, r3, #4
 800c646:	68bb      	ldr	r3, [r7, #8]
 800c648:	7add      	ldrb	r5, [r3, #11]
 800c64a:	68bb      	ldr	r3, [r7, #8]
 800c64c:	7a9b      	ldrb	r3, [r3, #10]
 800c64e:	687a      	ldr	r2, [r7, #4]
 800c650:	9202      	str	r2, [sp, #8]
 800c652:	2206      	movs	r2, #6
 800c654:	9201      	str	r2, [sp, #4]
 800c656:	9300      	str	r3, [sp, #0]
 800c658:	462b      	mov	r3, r5
 800c65a:	4622      	mov	r2, r4
 800c65c:	f002 f9f2 	bl	800ea44 <ip4_output_if>
 800c660:	4603      	mov	r3, r0
 800c662:	75fb      	strb	r3, [r7, #23]
    seg->chksum = SWAP_BYTES_IN_WORD(seg->chksum);
    seg->chksum_swapped = 1;
  }
#endif

  return err;
 800c664:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c668:	4618      	mov	r0, r3
 800c66a:	3720      	adds	r7, #32
 800c66c:	46bd      	mov	sp, r7
 800c66e:	bdb0      	pop	{r4, r5, r7, pc}
 800c670:	0801217c 	.word	0x0801217c
 800c674:	08012740 	.word	0x08012740
 800c678:	080121d0 	.word	0x080121d0
 800c67c:	08012760 	.word	0x08012760
 800c680:	08012780 	.word	0x08012780
 800c684:	200081b4 	.word	0x200081b4
 800c688:	080127a4 	.word	0x080127a4

0800c68c <tcp_rexmit_rto_prepare>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
err_t
tcp_rexmit_rto_prepare(struct tcp_pcb *pcb)
{
 800c68c:	b5b0      	push	{r4, r5, r7, lr}
 800c68e:	b084      	sub	sp, #16
 800c690:	af00      	add	r7, sp, #0
 800c692:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 800c694:	687b      	ldr	r3, [r7, #4]
 800c696:	2b00      	cmp	r3, #0
 800c698:	d106      	bne.n	800c6a8 <tcp_rexmit_rto_prepare+0x1c>
 800c69a:	4b31      	ldr	r3, [pc, #196]	@ (800c760 <tcp_rexmit_rto_prepare+0xd4>)
 800c69c:	f240 6263 	movw	r2, #1635	@ 0x663
 800c6a0:	4930      	ldr	r1, [pc, #192]	@ (800c764 <tcp_rexmit_rto_prepare+0xd8>)
 800c6a2:	4831      	ldr	r0, [pc, #196]	@ (800c768 <tcp_rexmit_rto_prepare+0xdc>)
 800c6a4:	f003 fafc 	bl	800fca0 <iprintf>

  if (pcb->unacked == NULL) {
 800c6a8:	687b      	ldr	r3, [r7, #4]
 800c6aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c6ac:	2b00      	cmp	r3, #0
 800c6ae:	d102      	bne.n	800c6b6 <tcp_rexmit_rto_prepare+0x2a>
    return ERR_VAL;
 800c6b0:	f06f 0305 	mvn.w	r3, #5
 800c6b4:	e050      	b.n	800c758 <tcp_rexmit_rto_prepare+0xcc>

  /* Move all unacked segments to the head of the unsent queue.
     However, give up if any of the unsent pbufs are still referenced by the
     netif driver due to deferred transmission. No point loading the link further
     if it is struggling to flush its buffered writes. */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 800c6b6:	687b      	ldr	r3, [r7, #4]
 800c6b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c6ba:	60fb      	str	r3, [r7, #12]
 800c6bc:	e00b      	b.n	800c6d6 <tcp_rexmit_rto_prepare+0x4a>
    if (tcp_output_segment_busy(seg)) {
 800c6be:	68f8      	ldr	r0, [r7, #12]
 800c6c0:	f7ff fee4 	bl	800c48c <tcp_output_segment_busy>
 800c6c4:	4603      	mov	r3, r0
 800c6c6:	2b00      	cmp	r3, #0
 800c6c8:	d002      	beq.n	800c6d0 <tcp_rexmit_rto_prepare+0x44>
      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
      return ERR_VAL;
 800c6ca:	f06f 0305 	mvn.w	r3, #5
 800c6ce:	e043      	b.n	800c758 <tcp_rexmit_rto_prepare+0xcc>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 800c6d0:	68fb      	ldr	r3, [r7, #12]
 800c6d2:	681b      	ldr	r3, [r3, #0]
 800c6d4:	60fb      	str	r3, [r7, #12]
 800c6d6:	68fb      	ldr	r3, [r7, #12]
 800c6d8:	681b      	ldr	r3, [r3, #0]
 800c6da:	2b00      	cmp	r3, #0
 800c6dc:	d1ef      	bne.n	800c6be <tcp_rexmit_rto_prepare+0x32>
    }
  }
  if (tcp_output_segment_busy(seg)) {
 800c6de:	68f8      	ldr	r0, [r7, #12]
 800c6e0:	f7ff fed4 	bl	800c48c <tcp_output_segment_busy>
 800c6e4:	4603      	mov	r3, r0
 800c6e6:	2b00      	cmp	r3, #0
 800c6e8:	d002      	beq.n	800c6f0 <tcp_rexmit_rto_prepare+0x64>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
    return ERR_VAL;
 800c6ea:	f06f 0305 	mvn.w	r3, #5
 800c6ee:	e033      	b.n	800c758 <tcp_rexmit_rto_prepare+0xcc>
  }
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 800c6f0:	687b      	ldr	r3, [r7, #4]
 800c6f2:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800c6f4:	68fb      	ldr	r3, [r7, #12]
 800c6f6:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 800c6f8:	687b      	ldr	r3, [r7, #4]
 800c6fa:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800c6fc:	687b      	ldr	r3, [r7, #4]
 800c6fe:	66da      	str	r2, [r3, #108]	@ 0x6c
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 800c700:	687b      	ldr	r3, [r7, #4]
 800c702:	2200      	movs	r2, #0
 800c704:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Mark RTO in-progress */
  tcp_set_flags(pcb, TF_RTO);
 800c706:	687b      	ldr	r3, [r7, #4]
 800c708:	8b5b      	ldrh	r3, [r3, #26]
 800c70a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800c70e:	b29a      	uxth	r2, r3
 800c710:	687b      	ldr	r3, [r7, #4]
 800c712:	835a      	strh	r2, [r3, #26]
  /* Record the next byte following retransmit */
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 800c714:	68fb      	ldr	r3, [r7, #12]
 800c716:	68db      	ldr	r3, [r3, #12]
 800c718:	685b      	ldr	r3, [r3, #4]
 800c71a:	4618      	mov	r0, r3
 800c71c:	f7f9 fd2e 	bl	800617c <lwip_htonl>
 800c720:	4604      	mov	r4, r0
 800c722:	68fb      	ldr	r3, [r7, #12]
 800c724:	891b      	ldrh	r3, [r3, #8]
 800c726:	461d      	mov	r5, r3
 800c728:	68fb      	ldr	r3, [r7, #12]
 800c72a:	68db      	ldr	r3, [r3, #12]
 800c72c:	899b      	ldrh	r3, [r3, #12]
 800c72e:	b29b      	uxth	r3, r3
 800c730:	4618      	mov	r0, r3
 800c732:	f7f9 fd0d 	bl	8006150 <lwip_htons>
 800c736:	4603      	mov	r3, r0
 800c738:	b2db      	uxtb	r3, r3
 800c73a:	f003 0303 	and.w	r3, r3, #3
 800c73e:	2b00      	cmp	r3, #0
 800c740:	d001      	beq.n	800c746 <tcp_rexmit_rto_prepare+0xba>
 800c742:	2301      	movs	r3, #1
 800c744:	e000      	b.n	800c748 <tcp_rexmit_rto_prepare+0xbc>
 800c746:	2300      	movs	r3, #0
 800c748:	442b      	add	r3, r5
 800c74a:	18e2      	adds	r2, r4, r3
 800c74c:	687b      	ldr	r3, [r7, #4]
 800c74e:	64da      	str	r2, [r3, #76]	@ 0x4c
  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 800c750:	687b      	ldr	r3, [r7, #4]
 800c752:	2200      	movs	r2, #0
 800c754:	635a      	str	r2, [r3, #52]	@ 0x34

  return ERR_OK;
 800c756:	2300      	movs	r3, #0
}
 800c758:	4618      	mov	r0, r3
 800c75a:	3710      	adds	r7, #16
 800c75c:	46bd      	mov	sp, r7
 800c75e:	bdb0      	pop	{r4, r5, r7, pc}
 800c760:	0801217c 	.word	0x0801217c
 800c764:	080127b8 	.word	0x080127b8
 800c768:	080121d0 	.word	0x080121d0

0800c76c <tcp_rexmit_rto_commit>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto_commit(struct tcp_pcb *pcb)
{
 800c76c:	b580      	push	{r7, lr}
 800c76e:	b082      	sub	sp, #8
 800c770:	af00      	add	r7, sp, #0
 800c772:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 800c774:	687b      	ldr	r3, [r7, #4]
 800c776:	2b00      	cmp	r3, #0
 800c778:	d106      	bne.n	800c788 <tcp_rexmit_rto_commit+0x1c>
 800c77a:	4b0d      	ldr	r3, [pc, #52]	@ (800c7b0 <tcp_rexmit_rto_commit+0x44>)
 800c77c:	f44f 62d3 	mov.w	r2, #1688	@ 0x698
 800c780:	490c      	ldr	r1, [pc, #48]	@ (800c7b4 <tcp_rexmit_rto_commit+0x48>)
 800c782:	480d      	ldr	r0, [pc, #52]	@ (800c7b8 <tcp_rexmit_rto_commit+0x4c>)
 800c784:	f003 fa8c 	bl	800fca0 <iprintf>

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 800c788:	687b      	ldr	r3, [r7, #4]
 800c78a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800c78e:	2bff      	cmp	r3, #255	@ 0xff
 800c790:	d007      	beq.n	800c7a2 <tcp_rexmit_rto_commit+0x36>
    ++pcb->nrtx;
 800c792:	687b      	ldr	r3, [r7, #4]
 800c794:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800c798:	3301      	adds	r3, #1
 800c79a:	b2da      	uxtb	r2, r3
 800c79c:	687b      	ldr	r3, [r7, #4]
 800c79e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  }
  /* Do the actual retransmission */
  tcp_output(pcb);
 800c7a2:	6878      	ldr	r0, [r7, #4]
 800c7a4:	f7ff fc7e 	bl	800c0a4 <tcp_output>
}
 800c7a8:	bf00      	nop
 800c7aa:	3708      	adds	r7, #8
 800c7ac:	46bd      	mov	sp, r7
 800c7ae:	bd80      	pop	{r7, pc}
 800c7b0:	0801217c 	.word	0x0801217c
 800c7b4:	080127dc 	.word	0x080127dc
 800c7b8:	080121d0 	.word	0x080121d0

0800c7bc <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 800c7bc:	b580      	push	{r7, lr}
 800c7be:	b082      	sub	sp, #8
 800c7c0:	af00      	add	r7, sp, #0
 800c7c2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 800c7c4:	687b      	ldr	r3, [r7, #4]
 800c7c6:	2b00      	cmp	r3, #0
 800c7c8:	d106      	bne.n	800c7d8 <tcp_rexmit_rto+0x1c>
 800c7ca:	4b0a      	ldr	r3, [pc, #40]	@ (800c7f4 <tcp_rexmit_rto+0x38>)
 800c7cc:	f240 62ad 	movw	r2, #1709	@ 0x6ad
 800c7d0:	4909      	ldr	r1, [pc, #36]	@ (800c7f8 <tcp_rexmit_rto+0x3c>)
 800c7d2:	480a      	ldr	r0, [pc, #40]	@ (800c7fc <tcp_rexmit_rto+0x40>)
 800c7d4:	f003 fa64 	bl	800fca0 <iprintf>

  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 800c7d8:	6878      	ldr	r0, [r7, #4]
 800c7da:	f7ff ff57 	bl	800c68c <tcp_rexmit_rto_prepare>
 800c7de:	4603      	mov	r3, r0
 800c7e0:	2b00      	cmp	r3, #0
 800c7e2:	d102      	bne.n	800c7ea <tcp_rexmit_rto+0x2e>
    tcp_rexmit_rto_commit(pcb);
 800c7e4:	6878      	ldr	r0, [r7, #4]
 800c7e6:	f7ff ffc1 	bl	800c76c <tcp_rexmit_rto_commit>
  }
}
 800c7ea:	bf00      	nop
 800c7ec:	3708      	adds	r7, #8
 800c7ee:	46bd      	mov	sp, r7
 800c7f0:	bd80      	pop	{r7, pc}
 800c7f2:	bf00      	nop
 800c7f4:	0801217c 	.word	0x0801217c
 800c7f8:	08012800 	.word	0x08012800
 800c7fc:	080121d0 	.word	0x080121d0

0800c800 <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
err_t
tcp_rexmit(struct tcp_pcb *pcb)
{
 800c800:	b590      	push	{r4, r7, lr}
 800c802:	b085      	sub	sp, #20
 800c804:	af00      	add	r7, sp, #0
 800c806:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 800c808:	687b      	ldr	r3, [r7, #4]
 800c80a:	2b00      	cmp	r3, #0
 800c80c:	d106      	bne.n	800c81c <tcp_rexmit+0x1c>
 800c80e:	4b2f      	ldr	r3, [pc, #188]	@ (800c8cc <tcp_rexmit+0xcc>)
 800c810:	f240 62c1 	movw	r2, #1729	@ 0x6c1
 800c814:	492e      	ldr	r1, [pc, #184]	@ (800c8d0 <tcp_rexmit+0xd0>)
 800c816:	482f      	ldr	r0, [pc, #188]	@ (800c8d4 <tcp_rexmit+0xd4>)
 800c818:	f003 fa42 	bl	800fca0 <iprintf>

  if (pcb->unacked == NULL) {
 800c81c:	687b      	ldr	r3, [r7, #4]
 800c81e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c820:	2b00      	cmp	r3, #0
 800c822:	d102      	bne.n	800c82a <tcp_rexmit+0x2a>
    return ERR_VAL;
 800c824:	f06f 0305 	mvn.w	r3, #5
 800c828:	e04c      	b.n	800c8c4 <tcp_rexmit+0xc4>
  }

  seg = pcb->unacked;
 800c82a:	687b      	ldr	r3, [r7, #4]
 800c82c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c82e:	60bb      	str	r3, [r7, #8]

  /* Give up if the segment is still referenced by the netif driver
     due to deferred transmission. */
  if (tcp_output_segment_busy(seg)) {
 800c830:	68b8      	ldr	r0, [r7, #8]
 800c832:	f7ff fe2b 	bl	800c48c <tcp_output_segment_busy>
 800c836:	4603      	mov	r3, r0
 800c838:	2b00      	cmp	r3, #0
 800c83a:	d002      	beq.n	800c842 <tcp_rexmit+0x42>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit busy\n"));
    return ERR_VAL;
 800c83c:	f06f 0305 	mvn.w	r3, #5
 800c840:	e040      	b.n	800c8c4 <tcp_rexmit+0xc4>
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  pcb->unacked = seg->next;
 800c842:	68bb      	ldr	r3, [r7, #8]
 800c844:	681a      	ldr	r2, [r3, #0]
 800c846:	687b      	ldr	r3, [r7, #4]
 800c848:	671a      	str	r2, [r3, #112]	@ 0x70

  cur_seg = &(pcb->unsent);
 800c84a:	687b      	ldr	r3, [r7, #4]
 800c84c:	336c      	adds	r3, #108	@ 0x6c
 800c84e:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 800c850:	e002      	b.n	800c858 <tcp_rexmit+0x58>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
    cur_seg = &((*cur_seg)->next );
 800c852:	68fb      	ldr	r3, [r7, #12]
 800c854:	681b      	ldr	r3, [r3, #0]
 800c856:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 800c858:	68fb      	ldr	r3, [r7, #12]
 800c85a:	681b      	ldr	r3, [r3, #0]
 800c85c:	2b00      	cmp	r3, #0
 800c85e:	d011      	beq.n	800c884 <tcp_rexmit+0x84>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 800c860:	68fb      	ldr	r3, [r7, #12]
 800c862:	681b      	ldr	r3, [r3, #0]
 800c864:	68db      	ldr	r3, [r3, #12]
 800c866:	685b      	ldr	r3, [r3, #4]
 800c868:	4618      	mov	r0, r3
 800c86a:	f7f9 fc87 	bl	800617c <lwip_htonl>
 800c86e:	4604      	mov	r4, r0
 800c870:	68bb      	ldr	r3, [r7, #8]
 800c872:	68db      	ldr	r3, [r3, #12]
 800c874:	685b      	ldr	r3, [r3, #4]
 800c876:	4618      	mov	r0, r3
 800c878:	f7f9 fc80 	bl	800617c <lwip_htonl>
 800c87c:	4603      	mov	r3, r0
 800c87e:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 800c880:	2b00      	cmp	r3, #0
 800c882:	dbe6      	blt.n	800c852 <tcp_rexmit+0x52>
  }
  seg->next = *cur_seg;
 800c884:	68fb      	ldr	r3, [r7, #12]
 800c886:	681a      	ldr	r2, [r3, #0]
 800c888:	68bb      	ldr	r3, [r7, #8]
 800c88a:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 800c88c:	68fb      	ldr	r3, [r7, #12]
 800c88e:	68ba      	ldr	r2, [r7, #8]
 800c890:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 800c892:	68bb      	ldr	r3, [r7, #8]
 800c894:	681b      	ldr	r3, [r3, #0]
 800c896:	2b00      	cmp	r3, #0
 800c898:	d103      	bne.n	800c8a2 <tcp_rexmit+0xa2>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 800c89a:	687b      	ldr	r3, [r7, #4]
 800c89c:	2200      	movs	r2, #0
 800c89e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 800c8a2:	687b      	ldr	r3, [r7, #4]
 800c8a4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800c8a8:	2bff      	cmp	r3, #255	@ 0xff
 800c8aa:	d007      	beq.n	800c8bc <tcp_rexmit+0xbc>
    ++pcb->nrtx;
 800c8ac:	687b      	ldr	r3, [r7, #4]
 800c8ae:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800c8b2:	3301      	adds	r3, #1
 800c8b4:	b2da      	uxtb	r2, r3
 800c8b6:	687b      	ldr	r3, [r7, #4]
 800c8b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 800c8bc:	687b      	ldr	r3, [r7, #4]
 800c8be:	2200      	movs	r2, #0
 800c8c0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
  return ERR_OK;
 800c8c2:	2300      	movs	r3, #0
}
 800c8c4:	4618      	mov	r0, r3
 800c8c6:	3714      	adds	r7, #20
 800c8c8:	46bd      	mov	sp, r7
 800c8ca:	bd90      	pop	{r4, r7, pc}
 800c8cc:	0801217c 	.word	0x0801217c
 800c8d0:	0801281c 	.word	0x0801281c
 800c8d4:	080121d0 	.word	0x080121d0

0800c8d8 <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 800c8d8:	b580      	push	{r7, lr}
 800c8da:	b082      	sub	sp, #8
 800c8dc:	af00      	add	r7, sp, #0
 800c8de:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 800c8e0:	687b      	ldr	r3, [r7, #4]
 800c8e2:	2b00      	cmp	r3, #0
 800c8e4:	d106      	bne.n	800c8f4 <tcp_rexmit_fast+0x1c>
 800c8e6:	4b2a      	ldr	r3, [pc, #168]	@ (800c990 <tcp_rexmit_fast+0xb8>)
 800c8e8:	f240 62f9 	movw	r2, #1785	@ 0x6f9
 800c8ec:	4929      	ldr	r1, [pc, #164]	@ (800c994 <tcp_rexmit_fast+0xbc>)
 800c8ee:	482a      	ldr	r0, [pc, #168]	@ (800c998 <tcp_rexmit_fast+0xc0>)
 800c8f0:	f003 f9d6 	bl	800fca0 <iprintf>

  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 800c8f4:	687b      	ldr	r3, [r7, #4]
 800c8f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c8f8:	2b00      	cmp	r3, #0
 800c8fa:	d045      	beq.n	800c988 <tcp_rexmit_fast+0xb0>
 800c8fc:	687b      	ldr	r3, [r7, #4]
 800c8fe:	8b5b      	ldrh	r3, [r3, #26]
 800c900:	f003 0304 	and.w	r3, r3, #4
 800c904:	2b00      	cmp	r3, #0
 800c906:	d13f      	bne.n	800c988 <tcp_rexmit_fast+0xb0>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    if (tcp_rexmit(pcb) == ERR_OK) {
 800c908:	6878      	ldr	r0, [r7, #4]
 800c90a:	f7ff ff79 	bl	800c800 <tcp_rexmit>
 800c90e:	4603      	mov	r3, r0
 800c910:	2b00      	cmp	r3, #0
 800c912:	d139      	bne.n	800c988 <tcp_rexmit_fast+0xb0>
      /* Set ssthresh to half of the minimum of the current
       * cwnd and the advertised window */
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 800c914:	687b      	ldr	r3, [r7, #4]
 800c916:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 800c91a:	687b      	ldr	r3, [r7, #4]
 800c91c:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 800c920:	4293      	cmp	r3, r2
 800c922:	bf28      	it	cs
 800c924:	4613      	movcs	r3, r2
 800c926:	b29b      	uxth	r3, r3
 800c928:	2b00      	cmp	r3, #0
 800c92a:	da00      	bge.n	800c92e <tcp_rexmit_fast+0x56>
 800c92c:	3301      	adds	r3, #1
 800c92e:	105b      	asrs	r3, r3, #1
 800c930:	b29a      	uxth	r2, r3
 800c932:	687b      	ldr	r3, [r7, #4]
 800c934:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a

      /* The minimum value for ssthresh should be 2 MSS */
      if (pcb->ssthresh < (2U * pcb->mss)) {
 800c938:	687b      	ldr	r3, [r7, #4]
 800c93a:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 800c93e:	461a      	mov	r2, r3
 800c940:	687b      	ldr	r3, [r7, #4]
 800c942:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800c944:	005b      	lsls	r3, r3, #1
 800c946:	429a      	cmp	r2, r3
 800c948:	d206      	bcs.n	800c958 <tcp_rexmit_fast+0x80>
        LWIP_DEBUGF(TCP_FR_DEBUG,
                    ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                     " should be min 2 mss %"U16_F"...\n",
                     pcb->ssthresh, (u16_t)(2 * pcb->mss)));
        pcb->ssthresh = 2 * pcb->mss;
 800c94a:	687b      	ldr	r3, [r7, #4]
 800c94c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800c94e:	005b      	lsls	r3, r3, #1
 800c950:	b29a      	uxth	r2, r3
 800c952:	687b      	ldr	r3, [r7, #4]
 800c954:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
      }

      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 800c958:	687b      	ldr	r3, [r7, #4]
 800c95a:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 800c95e:	687b      	ldr	r3, [r7, #4]
 800c960:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800c962:	4619      	mov	r1, r3
 800c964:	0049      	lsls	r1, r1, #1
 800c966:	440b      	add	r3, r1
 800c968:	b29b      	uxth	r3, r3
 800c96a:	4413      	add	r3, r2
 800c96c:	b29a      	uxth	r2, r3
 800c96e:	687b      	ldr	r3, [r7, #4]
 800c970:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
      tcp_set_flags(pcb, TF_INFR);
 800c974:	687b      	ldr	r3, [r7, #4]
 800c976:	8b5b      	ldrh	r3, [r3, #26]
 800c978:	f043 0304 	orr.w	r3, r3, #4
 800c97c:	b29a      	uxth	r2, r3
 800c97e:	687b      	ldr	r3, [r7, #4]
 800c980:	835a      	strh	r2, [r3, #26]

      /* Reset the retransmission timer to prevent immediate rto retransmissions */
      pcb->rtime = 0;
 800c982:	687b      	ldr	r3, [r7, #4]
 800c984:	2200      	movs	r2, #0
 800c986:	861a      	strh	r2, [r3, #48]	@ 0x30
    }
  }
}
 800c988:	bf00      	nop
 800c98a:	3708      	adds	r7, #8
 800c98c:	46bd      	mov	sp, r7
 800c98e:	bd80      	pop	{r7, pc}
 800c990:	0801217c 	.word	0x0801217c
 800c994:	08012834 	.word	0x08012834
 800c998:	080121d0 	.word	0x080121d0

0800c99c <tcp_output_alloc_header_common>:

static struct pbuf *
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */,
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
 800c99c:	b580      	push	{r7, lr}
 800c99e:	b086      	sub	sp, #24
 800c9a0:	af00      	add	r7, sp, #0
 800c9a2:	60f8      	str	r0, [r7, #12]
 800c9a4:	607b      	str	r3, [r7, #4]
 800c9a6:	460b      	mov	r3, r1
 800c9a8:	817b      	strh	r3, [r7, #10]
 800c9aa:	4613      	mov	r3, r2
 800c9ac:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 800c9ae:	897a      	ldrh	r2, [r7, #10]
 800c9b0:	893b      	ldrh	r3, [r7, #8]
 800c9b2:	4413      	add	r3, r2
 800c9b4:	b29b      	uxth	r3, r3
 800c9b6:	3314      	adds	r3, #20
 800c9b8:	b29b      	uxth	r3, r3
 800c9ba:	f44f 7220 	mov.w	r2, #640	@ 0x280
 800c9be:	4619      	mov	r1, r3
 800c9c0:	2022      	movs	r0, #34	@ 0x22
 800c9c2:	f7fa fc1b 	bl	80071fc <pbuf_alloc>
 800c9c6:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 800c9c8:	697b      	ldr	r3, [r7, #20]
 800c9ca:	2b00      	cmp	r3, #0
 800c9cc:	d04d      	beq.n	800ca6a <tcp_output_alloc_header_common+0xce>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 800c9ce:	897b      	ldrh	r3, [r7, #10]
 800c9d0:	3313      	adds	r3, #19
 800c9d2:	697a      	ldr	r2, [r7, #20]
 800c9d4:	8952      	ldrh	r2, [r2, #10]
 800c9d6:	4293      	cmp	r3, r2
 800c9d8:	db06      	blt.n	800c9e8 <tcp_output_alloc_header_common+0x4c>
 800c9da:	4b26      	ldr	r3, [pc, #152]	@ (800ca74 <tcp_output_alloc_header_common+0xd8>)
 800c9dc:	f240 7223 	movw	r2, #1827	@ 0x723
 800c9e0:	4925      	ldr	r1, [pc, #148]	@ (800ca78 <tcp_output_alloc_header_common+0xdc>)
 800c9e2:	4826      	ldr	r0, [pc, #152]	@ (800ca7c <tcp_output_alloc_header_common+0xe0>)
 800c9e4:	f003 f95c 	bl	800fca0 <iprintf>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 800c9e8:	697b      	ldr	r3, [r7, #20]
 800c9ea:	685b      	ldr	r3, [r3, #4]
 800c9ec:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(src_port);
 800c9ee:	8c3b      	ldrh	r3, [r7, #32]
 800c9f0:	4618      	mov	r0, r3
 800c9f2:	f7f9 fbad 	bl	8006150 <lwip_htons>
 800c9f6:	4603      	mov	r3, r0
 800c9f8:	461a      	mov	r2, r3
 800c9fa:	693b      	ldr	r3, [r7, #16]
 800c9fc:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(dst_port);
 800c9fe:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800ca00:	4618      	mov	r0, r3
 800ca02:	f7f9 fba5 	bl	8006150 <lwip_htons>
 800ca06:	4603      	mov	r3, r0
 800ca08:	461a      	mov	r2, r3
 800ca0a:	693b      	ldr	r3, [r7, #16]
 800ca0c:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 800ca0e:	693b      	ldr	r3, [r7, #16]
 800ca10:	687a      	ldr	r2, [r7, #4]
 800ca12:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(ackno);
 800ca14:	68f8      	ldr	r0, [r7, #12]
 800ca16:	f7f9 fbb1 	bl	800617c <lwip_htonl>
 800ca1a:	4602      	mov	r2, r0
 800ca1c:	693b      	ldr	r3, [r7, #16]
 800ca1e:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 800ca20:	897b      	ldrh	r3, [r7, #10]
 800ca22:	089b      	lsrs	r3, r3, #2
 800ca24:	b29b      	uxth	r3, r3
 800ca26:	3305      	adds	r3, #5
 800ca28:	b29b      	uxth	r3, r3
 800ca2a:	031b      	lsls	r3, r3, #12
 800ca2c:	b29a      	uxth	r2, r3
 800ca2e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800ca32:	b29b      	uxth	r3, r3
 800ca34:	4313      	orrs	r3, r2
 800ca36:	b29b      	uxth	r3, r3
 800ca38:	4618      	mov	r0, r3
 800ca3a:	f7f9 fb89 	bl	8006150 <lwip_htons>
 800ca3e:	4603      	mov	r3, r0
 800ca40:	461a      	mov	r2, r3
 800ca42:	693b      	ldr	r3, [r7, #16]
 800ca44:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(wnd);
 800ca46:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800ca48:	4618      	mov	r0, r3
 800ca4a:	f7f9 fb81 	bl	8006150 <lwip_htons>
 800ca4e:	4603      	mov	r3, r0
 800ca50:	461a      	mov	r2, r3
 800ca52:	693b      	ldr	r3, [r7, #16]
 800ca54:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 800ca56:	693b      	ldr	r3, [r7, #16]
 800ca58:	2200      	movs	r2, #0
 800ca5a:	741a      	strb	r2, [r3, #16]
 800ca5c:	2200      	movs	r2, #0
 800ca5e:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 800ca60:	693b      	ldr	r3, [r7, #16]
 800ca62:	2200      	movs	r2, #0
 800ca64:	749a      	strb	r2, [r3, #18]
 800ca66:	2200      	movs	r2, #0
 800ca68:	74da      	strb	r2, [r3, #19]
  }
  return p;
 800ca6a:	697b      	ldr	r3, [r7, #20]
}
 800ca6c:	4618      	mov	r0, r3
 800ca6e:	3718      	adds	r7, #24
 800ca70:	46bd      	mov	sp, r7
 800ca72:	bd80      	pop	{r7, pc}
 800ca74:	0801217c 	.word	0x0801217c
 800ca78:	08012854 	.word	0x08012854
 800ca7c:	080121d0 	.word	0x080121d0

0800ca80 <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */)
{
 800ca80:	b5b0      	push	{r4, r5, r7, lr}
 800ca82:	b08a      	sub	sp, #40	@ 0x28
 800ca84:	af04      	add	r7, sp, #16
 800ca86:	60f8      	str	r0, [r7, #12]
 800ca88:	607b      	str	r3, [r7, #4]
 800ca8a:	460b      	mov	r3, r1
 800ca8c:	817b      	strh	r3, [r7, #10]
 800ca8e:	4613      	mov	r3, r2
 800ca90:	813b      	strh	r3, [r7, #8]
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 800ca92:	68fb      	ldr	r3, [r7, #12]
 800ca94:	2b00      	cmp	r3, #0
 800ca96:	d106      	bne.n	800caa6 <tcp_output_alloc_header+0x26>
 800ca98:	4b15      	ldr	r3, [pc, #84]	@ (800caf0 <tcp_output_alloc_header+0x70>)
 800ca9a:	f240 7242 	movw	r2, #1858	@ 0x742
 800ca9e:	4915      	ldr	r1, [pc, #84]	@ (800caf4 <tcp_output_alloc_header+0x74>)
 800caa0:	4815      	ldr	r0, [pc, #84]	@ (800caf8 <tcp_output_alloc_header+0x78>)
 800caa2:	f003 f8fd 	bl	800fca0 <iprintf>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 800caa6:	68fb      	ldr	r3, [r7, #12]
 800caa8:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 800caaa:	68fb      	ldr	r3, [r7, #12]
 800caac:	8adb      	ldrh	r3, [r3, #22]
 800caae:	68fa      	ldr	r2, [r7, #12]
 800cab0:	8b12      	ldrh	r2, [r2, #24]
 800cab2:	68f9      	ldr	r1, [r7, #12]
 800cab4:	8d49      	ldrh	r1, [r1, #42]	@ 0x2a
 800cab6:	893d      	ldrh	r5, [r7, #8]
 800cab8:	897c      	ldrh	r4, [r7, #10]
 800caba:	9103      	str	r1, [sp, #12]
 800cabc:	2110      	movs	r1, #16
 800cabe:	9102      	str	r1, [sp, #8]
 800cac0:	9201      	str	r2, [sp, #4]
 800cac2:	9300      	str	r3, [sp, #0]
 800cac4:	687b      	ldr	r3, [r7, #4]
 800cac6:	462a      	mov	r2, r5
 800cac8:	4621      	mov	r1, r4
 800caca:	f7ff ff67 	bl	800c99c <tcp_output_alloc_header_common>
 800cace:	6178      	str	r0, [r7, #20]
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 800cad0:	697b      	ldr	r3, [r7, #20]
 800cad2:	2b00      	cmp	r3, #0
 800cad4:	d006      	beq.n	800cae4 <tcp_output_alloc_header+0x64>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 800cad6:	68fb      	ldr	r3, [r7, #12]
 800cad8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cada:	68fa      	ldr	r2, [r7, #12]
 800cadc:	8d52      	ldrh	r2, [r2, #42]	@ 0x2a
 800cade:	441a      	add	r2, r3
 800cae0:	68fb      	ldr	r3, [r7, #12]
 800cae2:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  return p;
 800cae4:	697b      	ldr	r3, [r7, #20]
}
 800cae6:	4618      	mov	r0, r3
 800cae8:	3718      	adds	r7, #24
 800caea:	46bd      	mov	sp, r7
 800caec:	bdb0      	pop	{r4, r5, r7, pc}
 800caee:	bf00      	nop
 800caf0:	0801217c 	.word	0x0801217c
 800caf4:	08012884 	.word	0x08012884
 800caf8:	080121d0 	.word	0x080121d0

0800cafc <tcp_output_fill_options>:

/* Fill in options for control segments */
static void
tcp_output_fill_options(const struct tcp_pcb *pcb, struct pbuf *p, u8_t optflags, u8_t num_sacks)
{
 800cafc:	b580      	push	{r7, lr}
 800cafe:	b088      	sub	sp, #32
 800cb00:	af00      	add	r7, sp, #0
 800cb02:	60f8      	str	r0, [r7, #12]
 800cb04:	60b9      	str	r1, [r7, #8]
 800cb06:	4611      	mov	r1, r2
 800cb08:	461a      	mov	r2, r3
 800cb0a:	460b      	mov	r3, r1
 800cb0c:	71fb      	strb	r3, [r7, #7]
 800cb0e:	4613      	mov	r3, r2
 800cb10:	71bb      	strb	r3, [r7, #6]
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;
 800cb12:	2300      	movs	r3, #0
 800cb14:	83fb      	strh	r3, [r7, #30]

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 800cb16:	68bb      	ldr	r3, [r7, #8]
 800cb18:	2b00      	cmp	r3, #0
 800cb1a:	d106      	bne.n	800cb2a <tcp_output_fill_options+0x2e>
 800cb1c:	4b12      	ldr	r3, [pc, #72]	@ (800cb68 <tcp_output_fill_options+0x6c>)
 800cb1e:	f240 7256 	movw	r2, #1878	@ 0x756
 800cb22:	4912      	ldr	r1, [pc, #72]	@ (800cb6c <tcp_output_fill_options+0x70>)
 800cb24:	4812      	ldr	r0, [pc, #72]	@ (800cb70 <tcp_output_fill_options+0x74>)
 800cb26:	f003 f8bb 	bl	800fca0 <iprintf>

  tcphdr = (struct tcp_hdr *)p->payload;
 800cb2a:	68bb      	ldr	r3, [r7, #8]
 800cb2c:	685b      	ldr	r3, [r3, #4]
 800cb2e:	61bb      	str	r3, [r7, #24]
  opts = (u32_t *)(void *)(tcphdr + 1);
 800cb30:	69bb      	ldr	r3, [r7, #24]
 800cb32:	3314      	adds	r3, #20
 800cb34:	617b      	str	r3, [r7, #20]
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(p, tcphdr, pcb, opts);
#endif

  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
 800cb36:	8bfb      	ldrh	r3, [r7, #30]
 800cb38:	009b      	lsls	r3, r3, #2
 800cb3a:	461a      	mov	r2, r3
 800cb3c:	79fb      	ldrb	r3, [r7, #7]
 800cb3e:	009b      	lsls	r3, r3, #2
 800cb40:	f003 0304 	and.w	r3, r3, #4
 800cb44:	4413      	add	r3, r2
 800cb46:	3314      	adds	r3, #20
 800cb48:	69ba      	ldr	r2, [r7, #24]
 800cb4a:	4413      	add	r3, r2
 800cb4c:	697a      	ldr	r2, [r7, #20]
 800cb4e:	429a      	cmp	r2, r3
 800cb50:	d006      	beq.n	800cb60 <tcp_output_fill_options+0x64>
 800cb52:	4b05      	ldr	r3, [pc, #20]	@ (800cb68 <tcp_output_fill_options+0x6c>)
 800cb54:	f240 7275 	movw	r2, #1909	@ 0x775
 800cb58:	4906      	ldr	r1, [pc, #24]	@ (800cb74 <tcp_output_fill_options+0x78>)
 800cb5a:	4805      	ldr	r0, [pc, #20]	@ (800cb70 <tcp_output_fill_options+0x74>)
 800cb5c:	f003 f8a0 	bl	800fca0 <iprintf>
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 800cb60:	bf00      	nop
 800cb62:	3720      	adds	r7, #32
 800cb64:	46bd      	mov	sp, r7
 800cb66:	bd80      	pop	{r7, pc}
 800cb68:	0801217c 	.word	0x0801217c
 800cb6c:	080128ac 	.word	0x080128ac
 800cb70:	080121d0 	.word	0x080121d0
 800cb74:	080127a4 	.word	0x080127a4

0800cb78 <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 800cb78:	b580      	push	{r7, lr}
 800cb7a:	b08a      	sub	sp, #40	@ 0x28
 800cb7c:	af04      	add	r7, sp, #16
 800cb7e:	60f8      	str	r0, [r7, #12]
 800cb80:	60b9      	str	r1, [r7, #8]
 800cb82:	607a      	str	r2, [r7, #4]
 800cb84:	603b      	str	r3, [r7, #0]
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 800cb86:	68bb      	ldr	r3, [r7, #8]
 800cb88:	2b00      	cmp	r3, #0
 800cb8a:	d106      	bne.n	800cb9a <tcp_output_control_segment+0x22>
 800cb8c:	4b1c      	ldr	r3, [pc, #112]	@ (800cc00 <tcp_output_control_segment+0x88>)
 800cb8e:	f240 7287 	movw	r2, #1927	@ 0x787
 800cb92:	491c      	ldr	r1, [pc, #112]	@ (800cc04 <tcp_output_control_segment+0x8c>)
 800cb94:	481c      	ldr	r0, [pc, #112]	@ (800cc08 <tcp_output_control_segment+0x90>)
 800cb96:	f003 f883 	bl	800fca0 <iprintf>

  netif = tcp_route(pcb, src, dst);
 800cb9a:	683a      	ldr	r2, [r7, #0]
 800cb9c:	6879      	ldr	r1, [r7, #4]
 800cb9e:	68f8      	ldr	r0, [r7, #12]
 800cba0:	f7fe ff42 	bl	800ba28 <tcp_route>
 800cba4:	6138      	str	r0, [r7, #16]
  if (netif == NULL) {
 800cba6:	693b      	ldr	r3, [r7, #16]
 800cba8:	2b00      	cmp	r3, #0
 800cbaa:	d102      	bne.n	800cbb2 <tcp_output_control_segment+0x3a>
    err = ERR_RTE;
 800cbac:	23fc      	movs	r3, #252	@ 0xfc
 800cbae:	75fb      	strb	r3, [r7, #23]
 800cbb0:	e01c      	b.n	800cbec <tcp_output_control_segment+0x74>
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
 800cbb2:	68fb      	ldr	r3, [r7, #12]
 800cbb4:	2b00      	cmp	r3, #0
 800cbb6:	d006      	beq.n	800cbc6 <tcp_output_control_segment+0x4e>
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 800cbb8:	68fb      	ldr	r3, [r7, #12]
 800cbba:	7adb      	ldrb	r3, [r3, #11]
 800cbbc:	75bb      	strb	r3, [r7, #22]
      tos = pcb->tos;
 800cbbe:	68fb      	ldr	r3, [r7, #12]
 800cbc0:	7a9b      	ldrb	r3, [r3, #10]
 800cbc2:	757b      	strb	r3, [r7, #21]
 800cbc4:	e003      	b.n	800cbce <tcp_output_control_segment+0x56>
    } else {
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
 800cbc6:	23ff      	movs	r3, #255	@ 0xff
 800cbc8:	75bb      	strb	r3, [r7, #22]
      tos = 0;
 800cbca:	2300      	movs	r3, #0
 800cbcc:	757b      	strb	r3, [r7, #21]
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 800cbce:	7dba      	ldrb	r2, [r7, #22]
 800cbd0:	693b      	ldr	r3, [r7, #16]
 800cbd2:	9302      	str	r3, [sp, #8]
 800cbd4:	2306      	movs	r3, #6
 800cbd6:	9301      	str	r3, [sp, #4]
 800cbd8:	7d7b      	ldrb	r3, [r7, #21]
 800cbda:	9300      	str	r3, [sp, #0]
 800cbdc:	4613      	mov	r3, r2
 800cbde:	683a      	ldr	r2, [r7, #0]
 800cbe0:	6879      	ldr	r1, [r7, #4]
 800cbe2:	68b8      	ldr	r0, [r7, #8]
 800cbe4:	f001 ff2e 	bl	800ea44 <ip4_output_if>
 800cbe8:	4603      	mov	r3, r0
 800cbea:	75fb      	strb	r3, [r7, #23]
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 800cbec:	68b8      	ldr	r0, [r7, #8]
 800cbee:	f7fa fde9 	bl	80077c4 <pbuf_free>
  return err;
 800cbf2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800cbf6:	4618      	mov	r0, r3
 800cbf8:	3718      	adds	r7, #24
 800cbfa:	46bd      	mov	sp, r7
 800cbfc:	bd80      	pop	{r7, pc}
 800cbfe:	bf00      	nop
 800cc00:	0801217c 	.word	0x0801217c
 800cc04:	080128d4 	.word	0x080128d4
 800cc08:	080121d0 	.word	0x080121d0

0800cc0c <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 800cc0c:	b590      	push	{r4, r7, lr}
 800cc0e:	b08b      	sub	sp, #44	@ 0x2c
 800cc10:	af04      	add	r7, sp, #16
 800cc12:	60f8      	str	r0, [r7, #12]
 800cc14:	60b9      	str	r1, [r7, #8]
 800cc16:	607a      	str	r2, [r7, #4]
 800cc18:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 800cc1a:	683b      	ldr	r3, [r7, #0]
 800cc1c:	2b00      	cmp	r3, #0
 800cc1e:	d106      	bne.n	800cc2e <tcp_rst+0x22>
 800cc20:	4b1f      	ldr	r3, [pc, #124]	@ (800cca0 <tcp_rst+0x94>)
 800cc22:	f240 72c4 	movw	r2, #1988	@ 0x7c4
 800cc26:	491f      	ldr	r1, [pc, #124]	@ (800cca4 <tcp_rst+0x98>)
 800cc28:	481f      	ldr	r0, [pc, #124]	@ (800cca8 <tcp_rst+0x9c>)
 800cc2a:	f003 f839 	bl	800fca0 <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 800cc2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cc30:	2b00      	cmp	r3, #0
 800cc32:	d106      	bne.n	800cc42 <tcp_rst+0x36>
 800cc34:	4b1a      	ldr	r3, [pc, #104]	@ (800cca0 <tcp_rst+0x94>)
 800cc36:	f240 72c5 	movw	r2, #1989	@ 0x7c5
 800cc3a:	491c      	ldr	r1, [pc, #112]	@ (800ccac <tcp_rst+0xa0>)
 800cc3c:	481a      	ldr	r0, [pc, #104]	@ (800cca8 <tcp_rst+0x9c>)
 800cc3e:	f003 f82f 	bl	800fca0 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 800cc42:	2300      	movs	r3, #0
 800cc44:	75fb      	strb	r3, [r7, #23]

#if LWIP_WND_SCALE
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
 800cc46:	f246 0308 	movw	r3, #24584	@ 0x6008
 800cc4a:	82bb      	strh	r3, [r7, #20]
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 800cc4c:	7dfb      	ldrb	r3, [r7, #23]
 800cc4e:	b29c      	uxth	r4, r3
 800cc50:	68b8      	ldr	r0, [r7, #8]
 800cc52:	f7f9 fa93 	bl	800617c <lwip_htonl>
 800cc56:	4602      	mov	r2, r0
 800cc58:	8abb      	ldrh	r3, [r7, #20]
 800cc5a:	9303      	str	r3, [sp, #12]
 800cc5c:	2314      	movs	r3, #20
 800cc5e:	9302      	str	r3, [sp, #8]
 800cc60:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800cc62:	9301      	str	r3, [sp, #4]
 800cc64:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800cc66:	9300      	str	r3, [sp, #0]
 800cc68:	4613      	mov	r3, r2
 800cc6a:	2200      	movs	r2, #0
 800cc6c:	4621      	mov	r1, r4
 800cc6e:	6878      	ldr	r0, [r7, #4]
 800cc70:	f7ff fe94 	bl	800c99c <tcp_output_alloc_header_common>
 800cc74:	6138      	str	r0, [r7, #16]
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 800cc76:	693b      	ldr	r3, [r7, #16]
 800cc78:	2b00      	cmp	r3, #0
 800cc7a:	d00c      	beq.n	800cc96 <tcp_rst+0x8a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 800cc7c:	7dfb      	ldrb	r3, [r7, #23]
 800cc7e:	2200      	movs	r2, #0
 800cc80:	6939      	ldr	r1, [r7, #16]
 800cc82:	68f8      	ldr	r0, [r7, #12]
 800cc84:	f7ff ff3a 	bl	800cafc <tcp_output_fill_options>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 800cc88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cc8a:	683a      	ldr	r2, [r7, #0]
 800cc8c:	6939      	ldr	r1, [r7, #16]
 800cc8e:	68f8      	ldr	r0, [r7, #12]
 800cc90:	f7ff ff72 	bl	800cb78 <tcp_output_control_segment>
 800cc94:	e000      	b.n	800cc98 <tcp_rst+0x8c>
    return;
 800cc96:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 800cc98:	371c      	adds	r7, #28
 800cc9a:	46bd      	mov	sp, r7
 800cc9c:	bd90      	pop	{r4, r7, pc}
 800cc9e:	bf00      	nop
 800cca0:	0801217c 	.word	0x0801217c
 800cca4:	08012900 	.word	0x08012900
 800cca8:	080121d0 	.word	0x080121d0
 800ccac:	0801291c 	.word	0x0801291c

0800ccb0 <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 800ccb0:	b590      	push	{r4, r7, lr}
 800ccb2:	b087      	sub	sp, #28
 800ccb4:	af00      	add	r7, sp, #0
 800ccb6:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
 800ccb8:	2300      	movs	r3, #0
 800ccba:	75fb      	strb	r3, [r7, #23]
  u8_t num_sacks = 0;
 800ccbc:	2300      	movs	r3, #0
 800ccbe:	75bb      	strb	r3, [r7, #22]

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 800ccc0:	687b      	ldr	r3, [r7, #4]
 800ccc2:	2b00      	cmp	r3, #0
 800ccc4:	d106      	bne.n	800ccd4 <tcp_send_empty_ack+0x24>
 800ccc6:	4b28      	ldr	r3, [pc, #160]	@ (800cd68 <tcp_send_empty_ack+0xb8>)
 800ccc8:	f240 72ea 	movw	r2, #2026	@ 0x7ea
 800cccc:	4927      	ldr	r1, [pc, #156]	@ (800cd6c <tcp_send_empty_ack+0xbc>)
 800ccce:	4828      	ldr	r0, [pc, #160]	@ (800cd70 <tcp_send_empty_ack+0xc0>)
 800ccd0:	f002 ffe6 	bl	800fca0 <iprintf>
#if LWIP_TCP_TIMESTAMPS
  if (pcb->flags & TF_TIMESTAMP) {
    optflags = TF_SEG_OPTS_TS;
  }
#endif
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 800ccd4:	7dfb      	ldrb	r3, [r7, #23]
 800ccd6:	009b      	lsls	r3, r3, #2
 800ccd8:	b2db      	uxtb	r3, r3
 800ccda:	f003 0304 	and.w	r3, r3, #4
 800ccde:	757b      	strb	r3, [r7, #21]
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 800cce0:	7d7b      	ldrb	r3, [r7, #21]
 800cce2:	b29c      	uxth	r4, r3
 800cce4:	687b      	ldr	r3, [r7, #4]
 800cce6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cce8:	4618      	mov	r0, r3
 800ccea:	f7f9 fa47 	bl	800617c <lwip_htonl>
 800ccee:	4603      	mov	r3, r0
 800ccf0:	2200      	movs	r2, #0
 800ccf2:	4621      	mov	r1, r4
 800ccf4:	6878      	ldr	r0, [r7, #4]
 800ccf6:	f7ff fec3 	bl	800ca80 <tcp_output_alloc_header>
 800ccfa:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 800ccfc:	693b      	ldr	r3, [r7, #16]
 800ccfe:	2b00      	cmp	r3, #0
 800cd00:	d109      	bne.n	800cd16 <tcp_send_empty_ack+0x66>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 800cd02:	687b      	ldr	r3, [r7, #4]
 800cd04:	8b5b      	ldrh	r3, [r3, #26]
 800cd06:	f043 0303 	orr.w	r3, r3, #3
 800cd0a:	b29a      	uxth	r2, r3
 800cd0c:	687b      	ldr	r3, [r7, #4]
 800cd0e:	835a      	strh	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 800cd10:	f06f 0301 	mvn.w	r3, #1
 800cd14:	e023      	b.n	800cd5e <tcp_send_empty_ack+0xae>
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 800cd16:	7dbb      	ldrb	r3, [r7, #22]
 800cd18:	7dfa      	ldrb	r2, [r7, #23]
 800cd1a:	6939      	ldr	r1, [r7, #16]
 800cd1c:	6878      	ldr	r0, [r7, #4]
 800cd1e:	f7ff feed 	bl	800cafc <tcp_output_fill_options>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 800cd22:	687a      	ldr	r2, [r7, #4]
 800cd24:	687b      	ldr	r3, [r7, #4]
 800cd26:	3304      	adds	r3, #4
 800cd28:	6939      	ldr	r1, [r7, #16]
 800cd2a:	6878      	ldr	r0, [r7, #4]
 800cd2c:	f7ff ff24 	bl	800cb78 <tcp_output_control_segment>
 800cd30:	4603      	mov	r3, r0
 800cd32:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 800cd34:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800cd38:	2b00      	cmp	r3, #0
 800cd3a:	d007      	beq.n	800cd4c <tcp_send_empty_ack+0x9c>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 800cd3c:	687b      	ldr	r3, [r7, #4]
 800cd3e:	8b5b      	ldrh	r3, [r3, #26]
 800cd40:	f043 0303 	orr.w	r3, r3, #3
 800cd44:	b29a      	uxth	r2, r3
 800cd46:	687b      	ldr	r3, [r7, #4]
 800cd48:	835a      	strh	r2, [r3, #26]
 800cd4a:	e006      	b.n	800cd5a <tcp_send_empty_ack+0xaa>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 800cd4c:	687b      	ldr	r3, [r7, #4]
 800cd4e:	8b5b      	ldrh	r3, [r3, #26]
 800cd50:	f023 0303 	bic.w	r3, r3, #3
 800cd54:	b29a      	uxth	r2, r3
 800cd56:	687b      	ldr	r3, [r7, #4]
 800cd58:	835a      	strh	r2, [r3, #26]
  }

  return err;
 800cd5a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800cd5e:	4618      	mov	r0, r3
 800cd60:	371c      	adds	r7, #28
 800cd62:	46bd      	mov	sp, r7
 800cd64:	bd90      	pop	{r4, r7, pc}
 800cd66:	bf00      	nop
 800cd68:	0801217c 	.word	0x0801217c
 800cd6c:	08012938 	.word	0x08012938
 800cd70:	080121d0 	.word	0x080121d0

0800cd74 <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 800cd74:	b590      	push	{r4, r7, lr}
 800cd76:	b087      	sub	sp, #28
 800cd78:	af00      	add	r7, sp, #0
 800cd7a:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 800cd7c:	2300      	movs	r3, #0
 800cd7e:	75fb      	strb	r3, [r7, #23]

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 800cd80:	687b      	ldr	r3, [r7, #4]
 800cd82:	2b00      	cmp	r3, #0
 800cd84:	d106      	bne.n	800cd94 <tcp_keepalive+0x20>
 800cd86:	4b18      	ldr	r3, [pc, #96]	@ (800cde8 <tcp_keepalive+0x74>)
 800cd88:	f640 0224 	movw	r2, #2084	@ 0x824
 800cd8c:	4917      	ldr	r1, [pc, #92]	@ (800cdec <tcp_keepalive+0x78>)
 800cd8e:	4818      	ldr	r0, [pc, #96]	@ (800cdf0 <tcp_keepalive+0x7c>)
 800cd90:	f002 ff86 	bl	800fca0 <iprintf>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 800cd94:	7dfb      	ldrb	r3, [r7, #23]
 800cd96:	b29c      	uxth	r4, r3
 800cd98:	687b      	ldr	r3, [r7, #4]
 800cd9a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cd9c:	3b01      	subs	r3, #1
 800cd9e:	4618      	mov	r0, r3
 800cda0:	f7f9 f9ec 	bl	800617c <lwip_htonl>
 800cda4:	4603      	mov	r3, r0
 800cda6:	2200      	movs	r2, #0
 800cda8:	4621      	mov	r1, r4
 800cdaa:	6878      	ldr	r0, [r7, #4]
 800cdac:	f7ff fe68 	bl	800ca80 <tcp_output_alloc_header>
 800cdb0:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 800cdb2:	693b      	ldr	r3, [r7, #16]
 800cdb4:	2b00      	cmp	r3, #0
 800cdb6:	d102      	bne.n	800cdbe <tcp_keepalive+0x4a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 800cdb8:	f04f 33ff 	mov.w	r3, #4294967295
 800cdbc:	e010      	b.n	800cde0 <tcp_keepalive+0x6c>
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 800cdbe:	7dfb      	ldrb	r3, [r7, #23]
 800cdc0:	2200      	movs	r2, #0
 800cdc2:	6939      	ldr	r1, [r7, #16]
 800cdc4:	6878      	ldr	r0, [r7, #4]
 800cdc6:	f7ff fe99 	bl	800cafc <tcp_output_fill_options>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 800cdca:	687a      	ldr	r2, [r7, #4]
 800cdcc:	687b      	ldr	r3, [r7, #4]
 800cdce:	3304      	adds	r3, #4
 800cdd0:	6939      	ldr	r1, [r7, #16]
 800cdd2:	6878      	ldr	r0, [r7, #4]
 800cdd4:	f7ff fed0 	bl	800cb78 <tcp_output_control_segment>
 800cdd8:	4603      	mov	r3, r0
 800cdda:	73fb      	strb	r3, [r7, #15]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 800cddc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800cde0:	4618      	mov	r0, r3
 800cde2:	371c      	adds	r7, #28
 800cde4:	46bd      	mov	sp, r7
 800cde6:	bd90      	pop	{r4, r7, pc}
 800cde8:	0801217c 	.word	0x0801217c
 800cdec:	08012958 	.word	0x08012958
 800cdf0:	080121d0 	.word	0x080121d0

0800cdf4 <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 800cdf4:	b590      	push	{r4, r7, lr}
 800cdf6:	b08b      	sub	sp, #44	@ 0x2c
 800cdf8:	af00      	add	r7, sp, #0
 800cdfa:	6078      	str	r0, [r7, #4]
  struct tcp_hdr *tcphdr;
  struct tcp_seg *seg;
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 800cdfc:	2300      	movs	r3, #0
 800cdfe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 800ce02:	687b      	ldr	r3, [r7, #4]
 800ce04:	2b00      	cmp	r3, #0
 800ce06:	d106      	bne.n	800ce16 <tcp_zero_window_probe+0x22>
 800ce08:	4b4c      	ldr	r3, [pc, #304]	@ (800cf3c <tcp_zero_window_probe+0x148>)
 800ce0a:	f640 024f 	movw	r2, #2127	@ 0x84f
 800ce0e:	494c      	ldr	r1, [pc, #304]	@ (800cf40 <tcp_zero_window_probe+0x14c>)
 800ce10:	484c      	ldr	r0, [pc, #304]	@ (800cf44 <tcp_zero_window_probe+0x150>)
 800ce12:	f002 ff45 	bl	800fca0 <iprintf>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 800ce16:	687b      	ldr	r3, [r7, #4]
 800ce18:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ce1a:	623b      	str	r3, [r7, #32]
  if (seg == NULL) {
 800ce1c:	6a3b      	ldr	r3, [r7, #32]
 800ce1e:	2b00      	cmp	r3, #0
 800ce20:	d101      	bne.n	800ce26 <tcp_zero_window_probe+0x32>
    /* Not expected, persist timer should be off when the send buffer is empty */
    return ERR_OK;
 800ce22:	2300      	movs	r3, #0
 800ce24:	e086      	b.n	800cf34 <tcp_zero_window_probe+0x140>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 800ce26:	687b      	ldr	r3, [r7, #4]
 800ce28:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 800ce2c:	2bff      	cmp	r3, #255	@ 0xff
 800ce2e:	d007      	beq.n	800ce40 <tcp_zero_window_probe+0x4c>
    ++pcb->persist_probe;
 800ce30:	687b      	ldr	r3, [r7, #4]
 800ce32:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 800ce36:	3301      	adds	r3, #1
 800ce38:	b2da      	uxtb	r2, r3
 800ce3a:	687b      	ldr	r3, [r7, #4]
 800ce3c:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 800ce40:	6a3b      	ldr	r3, [r7, #32]
 800ce42:	68db      	ldr	r3, [r3, #12]
 800ce44:	899b      	ldrh	r3, [r3, #12]
 800ce46:	b29b      	uxth	r3, r3
 800ce48:	4618      	mov	r0, r3
 800ce4a:	f7f9 f981 	bl	8006150 <lwip_htons>
 800ce4e:	4603      	mov	r3, r0
 800ce50:	b2db      	uxtb	r3, r3
 800ce52:	f003 0301 	and.w	r3, r3, #1
 800ce56:	2b00      	cmp	r3, #0
 800ce58:	d005      	beq.n	800ce66 <tcp_zero_window_probe+0x72>
 800ce5a:	6a3b      	ldr	r3, [r7, #32]
 800ce5c:	891b      	ldrh	r3, [r3, #8]
 800ce5e:	2b00      	cmp	r3, #0
 800ce60:	d101      	bne.n	800ce66 <tcp_zero_window_probe+0x72>
 800ce62:	2301      	movs	r3, #1
 800ce64:	e000      	b.n	800ce68 <tcp_zero_window_probe+0x74>
 800ce66:	2300      	movs	r3, #0
 800ce68:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 800ce6a:	7ffb      	ldrb	r3, [r7, #31]
 800ce6c:	2b00      	cmp	r3, #0
 800ce6e:	bf0c      	ite	eq
 800ce70:	2301      	moveq	r3, #1
 800ce72:	2300      	movne	r3, #0
 800ce74:	b2db      	uxtb	r3, r3
 800ce76:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 800ce78:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ce7c:	b299      	uxth	r1, r3
 800ce7e:	6a3b      	ldr	r3, [r7, #32]
 800ce80:	68db      	ldr	r3, [r3, #12]
 800ce82:	685b      	ldr	r3, [r3, #4]
 800ce84:	8bba      	ldrh	r2, [r7, #28]
 800ce86:	6878      	ldr	r0, [r7, #4]
 800ce88:	f7ff fdfa 	bl	800ca80 <tcp_output_alloc_header>
 800ce8c:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 800ce8e:	69bb      	ldr	r3, [r7, #24]
 800ce90:	2b00      	cmp	r3, #0
 800ce92:	d102      	bne.n	800ce9a <tcp_zero_window_probe+0xa6>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 800ce94:	f04f 33ff 	mov.w	r3, #4294967295
 800ce98:	e04c      	b.n	800cf34 <tcp_zero_window_probe+0x140>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 800ce9a:	69bb      	ldr	r3, [r7, #24]
 800ce9c:	685b      	ldr	r3, [r3, #4]
 800ce9e:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 800cea0:	7ffb      	ldrb	r3, [r7, #31]
 800cea2:	2b00      	cmp	r3, #0
 800cea4:	d011      	beq.n	800ceca <tcp_zero_window_probe+0xd6>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 800cea6:	697b      	ldr	r3, [r7, #20]
 800cea8:	899b      	ldrh	r3, [r3, #12]
 800ceaa:	b29b      	uxth	r3, r3
 800ceac:	b21b      	sxth	r3, r3
 800ceae:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800ceb2:	b21c      	sxth	r4, r3
 800ceb4:	2011      	movs	r0, #17
 800ceb6:	f7f9 f94b 	bl	8006150 <lwip_htons>
 800ceba:	4603      	mov	r3, r0
 800cebc:	b21b      	sxth	r3, r3
 800cebe:	4323      	orrs	r3, r4
 800cec0:	b21b      	sxth	r3, r3
 800cec2:	b29a      	uxth	r2, r3
 800cec4:	697b      	ldr	r3, [r7, #20]
 800cec6:	819a      	strh	r2, [r3, #12]
 800cec8:	e010      	b.n	800ceec <tcp_zero_window_probe+0xf8>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 800ceca:	69bb      	ldr	r3, [r7, #24]
 800cecc:	685b      	ldr	r3, [r3, #4]
 800cece:	3314      	adds	r3, #20
 800ced0:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 800ced2:	6a3b      	ldr	r3, [r7, #32]
 800ced4:	6858      	ldr	r0, [r3, #4]
 800ced6:	6a3b      	ldr	r3, [r7, #32]
 800ced8:	685b      	ldr	r3, [r3, #4]
 800ceda:	891a      	ldrh	r2, [r3, #8]
 800cedc:	6a3b      	ldr	r3, [r7, #32]
 800cede:	891b      	ldrh	r3, [r3, #8]
 800cee0:	1ad3      	subs	r3, r2, r3
 800cee2:	b29b      	uxth	r3, r3
 800cee4:	2201      	movs	r2, #1
 800cee6:	6939      	ldr	r1, [r7, #16]
 800cee8:	f7fa fe56 	bl	8007b98 <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 800ceec:	6a3b      	ldr	r3, [r7, #32]
 800ceee:	68db      	ldr	r3, [r3, #12]
 800cef0:	685b      	ldr	r3, [r3, #4]
 800cef2:	4618      	mov	r0, r3
 800cef4:	f7f9 f942 	bl	800617c <lwip_htonl>
 800cef8:	4603      	mov	r3, r0
 800cefa:	3301      	adds	r3, #1
 800cefc:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 800cefe:	687b      	ldr	r3, [r7, #4]
 800cf00:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800cf02:	68fb      	ldr	r3, [r7, #12]
 800cf04:	1ad3      	subs	r3, r2, r3
 800cf06:	2b00      	cmp	r3, #0
 800cf08:	da02      	bge.n	800cf10 <tcp_zero_window_probe+0x11c>
    pcb->snd_nxt = snd_nxt;
 800cf0a:	687b      	ldr	r3, [r7, #4]
 800cf0c:	68fa      	ldr	r2, [r7, #12]
 800cf0e:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 800cf10:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cf14:	2200      	movs	r2, #0
 800cf16:	69b9      	ldr	r1, [r7, #24]
 800cf18:	6878      	ldr	r0, [r7, #4]
 800cf1a:	f7ff fdef 	bl	800cafc <tcp_output_fill_options>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 800cf1e:	687a      	ldr	r2, [r7, #4]
 800cf20:	687b      	ldr	r3, [r7, #4]
 800cf22:	3304      	adds	r3, #4
 800cf24:	69b9      	ldr	r1, [r7, #24]
 800cf26:	6878      	ldr	r0, [r7, #4]
 800cf28:	f7ff fe26 	bl	800cb78 <tcp_output_control_segment>
 800cf2c:	4603      	mov	r3, r0
 800cf2e:	72fb      	strb	r3, [r7, #11]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 800cf30:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 800cf34:	4618      	mov	r0, r3
 800cf36:	372c      	adds	r7, #44	@ 0x2c
 800cf38:	46bd      	mov	sp, r7
 800cf3a:	bd90      	pop	{r4, r7, pc}
 800cf3c:	0801217c 	.word	0x0801217c
 800cf40:	08012974 	.word	0x08012974
 800cf44:	080121d0 	.word	0x080121d0

0800cf48 <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 800cf48:	b580      	push	{r7, lr}
 800cf4a:	b082      	sub	sp, #8
 800cf4c:	af00      	add	r7, sp, #0
 800cf4e:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 800cf50:	f7fa ff10 	bl	8007d74 <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 800cf54:	4b0a      	ldr	r3, [pc, #40]	@ (800cf80 <tcpip_tcp_timer+0x38>)
 800cf56:	681b      	ldr	r3, [r3, #0]
 800cf58:	2b00      	cmp	r3, #0
 800cf5a:	d103      	bne.n	800cf64 <tcpip_tcp_timer+0x1c>
 800cf5c:	4b09      	ldr	r3, [pc, #36]	@ (800cf84 <tcpip_tcp_timer+0x3c>)
 800cf5e:	681b      	ldr	r3, [r3, #0]
 800cf60:	2b00      	cmp	r3, #0
 800cf62:	d005      	beq.n	800cf70 <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 800cf64:	2200      	movs	r2, #0
 800cf66:	4908      	ldr	r1, [pc, #32]	@ (800cf88 <tcpip_tcp_timer+0x40>)
 800cf68:	20fa      	movs	r0, #250	@ 0xfa
 800cf6a:	f000 f8f3 	bl	800d154 <sys_timeout>
 800cf6e:	e003      	b.n	800cf78 <tcpip_tcp_timer+0x30>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 800cf70:	4b06      	ldr	r3, [pc, #24]	@ (800cf8c <tcpip_tcp_timer+0x44>)
 800cf72:	2200      	movs	r2, #0
 800cf74:	601a      	str	r2, [r3, #0]
  }
}
 800cf76:	bf00      	nop
 800cf78:	bf00      	nop
 800cf7a:	3708      	adds	r7, #8
 800cf7c:	46bd      	mov	sp, r7
 800cf7e:	bd80      	pop	{r7, pc}
 800cf80:	200081c0 	.word	0x200081c0
 800cf84:	200081c4 	.word	0x200081c4
 800cf88:	0800cf49 	.word	0x0800cf49
 800cf8c:	2000820c 	.word	0x2000820c

0800cf90 <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 800cf90:	b580      	push	{r7, lr}
 800cf92:	af00      	add	r7, sp, #0
  LWIP_ASSERT_CORE_LOCKED();

  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 800cf94:	4b0a      	ldr	r3, [pc, #40]	@ (800cfc0 <tcp_timer_needed+0x30>)
 800cf96:	681b      	ldr	r3, [r3, #0]
 800cf98:	2b00      	cmp	r3, #0
 800cf9a:	d10f      	bne.n	800cfbc <tcp_timer_needed+0x2c>
 800cf9c:	4b09      	ldr	r3, [pc, #36]	@ (800cfc4 <tcp_timer_needed+0x34>)
 800cf9e:	681b      	ldr	r3, [r3, #0]
 800cfa0:	2b00      	cmp	r3, #0
 800cfa2:	d103      	bne.n	800cfac <tcp_timer_needed+0x1c>
 800cfa4:	4b08      	ldr	r3, [pc, #32]	@ (800cfc8 <tcp_timer_needed+0x38>)
 800cfa6:	681b      	ldr	r3, [r3, #0]
 800cfa8:	2b00      	cmp	r3, #0
 800cfaa:	d007      	beq.n	800cfbc <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 800cfac:	4b04      	ldr	r3, [pc, #16]	@ (800cfc0 <tcp_timer_needed+0x30>)
 800cfae:	2201      	movs	r2, #1
 800cfb0:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 800cfb2:	2200      	movs	r2, #0
 800cfb4:	4905      	ldr	r1, [pc, #20]	@ (800cfcc <tcp_timer_needed+0x3c>)
 800cfb6:	20fa      	movs	r0, #250	@ 0xfa
 800cfb8:	f000 f8cc 	bl	800d154 <sys_timeout>
  }
}
 800cfbc:	bf00      	nop
 800cfbe:	bd80      	pop	{r7, pc}
 800cfc0:	2000820c 	.word	0x2000820c
 800cfc4:	200081c0 	.word	0x200081c0
 800cfc8:	200081c4 	.word	0x200081c4
 800cfcc:	0800cf49 	.word	0x0800cf49

0800cfd0 <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 800cfd0:	b580      	push	{r7, lr}
 800cfd2:	b086      	sub	sp, #24
 800cfd4:	af00      	add	r7, sp, #0
 800cfd6:	60f8      	str	r0, [r7, #12]
 800cfd8:	60b9      	str	r1, [r7, #8]
 800cfda:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 800cfdc:	2006      	movs	r0, #6
 800cfde:	f7f9 fd2b 	bl	8006a38 <memp_malloc>
 800cfe2:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 800cfe4:	693b      	ldr	r3, [r7, #16]
 800cfe6:	2b00      	cmp	r3, #0
 800cfe8:	d109      	bne.n	800cffe <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 800cfea:	693b      	ldr	r3, [r7, #16]
 800cfec:	2b00      	cmp	r3, #0
 800cfee:	d151      	bne.n	800d094 <sys_timeout_abs+0xc4>
 800cff0:	4b2a      	ldr	r3, [pc, #168]	@ (800d09c <sys_timeout_abs+0xcc>)
 800cff2:	22be      	movs	r2, #190	@ 0xbe
 800cff4:	492a      	ldr	r1, [pc, #168]	@ (800d0a0 <sys_timeout_abs+0xd0>)
 800cff6:	482b      	ldr	r0, [pc, #172]	@ (800d0a4 <sys_timeout_abs+0xd4>)
 800cff8:	f002 fe52 	bl	800fca0 <iprintf>
    return;
 800cffc:	e04a      	b.n	800d094 <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 800cffe:	693b      	ldr	r3, [r7, #16]
 800d000:	2200      	movs	r2, #0
 800d002:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 800d004:	693b      	ldr	r3, [r7, #16]
 800d006:	68ba      	ldr	r2, [r7, #8]
 800d008:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 800d00a:	693b      	ldr	r3, [r7, #16]
 800d00c:	687a      	ldr	r2, [r7, #4]
 800d00e:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 800d010:	693b      	ldr	r3, [r7, #16]
 800d012:	68fa      	ldr	r2, [r7, #12]
 800d014:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 800d016:	4b24      	ldr	r3, [pc, #144]	@ (800d0a8 <sys_timeout_abs+0xd8>)
 800d018:	681b      	ldr	r3, [r3, #0]
 800d01a:	2b00      	cmp	r3, #0
 800d01c:	d103      	bne.n	800d026 <sys_timeout_abs+0x56>
    next_timeout = timeout;
 800d01e:	4a22      	ldr	r2, [pc, #136]	@ (800d0a8 <sys_timeout_abs+0xd8>)
 800d020:	693b      	ldr	r3, [r7, #16]
 800d022:	6013      	str	r3, [r2, #0]
    return;
 800d024:	e037      	b.n	800d096 <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 800d026:	693b      	ldr	r3, [r7, #16]
 800d028:	685a      	ldr	r2, [r3, #4]
 800d02a:	4b1f      	ldr	r3, [pc, #124]	@ (800d0a8 <sys_timeout_abs+0xd8>)
 800d02c:	681b      	ldr	r3, [r3, #0]
 800d02e:	685b      	ldr	r3, [r3, #4]
 800d030:	1ad3      	subs	r3, r2, r3
 800d032:	0fdb      	lsrs	r3, r3, #31
 800d034:	f003 0301 	and.w	r3, r3, #1
 800d038:	b2db      	uxtb	r3, r3
 800d03a:	2b00      	cmp	r3, #0
 800d03c:	d007      	beq.n	800d04e <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 800d03e:	4b1a      	ldr	r3, [pc, #104]	@ (800d0a8 <sys_timeout_abs+0xd8>)
 800d040:	681a      	ldr	r2, [r3, #0]
 800d042:	693b      	ldr	r3, [r7, #16]
 800d044:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 800d046:	4a18      	ldr	r2, [pc, #96]	@ (800d0a8 <sys_timeout_abs+0xd8>)
 800d048:	693b      	ldr	r3, [r7, #16]
 800d04a:	6013      	str	r3, [r2, #0]
 800d04c:	e023      	b.n	800d096 <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 800d04e:	4b16      	ldr	r3, [pc, #88]	@ (800d0a8 <sys_timeout_abs+0xd8>)
 800d050:	681b      	ldr	r3, [r3, #0]
 800d052:	617b      	str	r3, [r7, #20]
 800d054:	e01a      	b.n	800d08c <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 800d056:	697b      	ldr	r3, [r7, #20]
 800d058:	681b      	ldr	r3, [r3, #0]
 800d05a:	2b00      	cmp	r3, #0
 800d05c:	d00b      	beq.n	800d076 <sys_timeout_abs+0xa6>
 800d05e:	693b      	ldr	r3, [r7, #16]
 800d060:	685a      	ldr	r2, [r3, #4]
 800d062:	697b      	ldr	r3, [r7, #20]
 800d064:	681b      	ldr	r3, [r3, #0]
 800d066:	685b      	ldr	r3, [r3, #4]
 800d068:	1ad3      	subs	r3, r2, r3
 800d06a:	0fdb      	lsrs	r3, r3, #31
 800d06c:	f003 0301 	and.w	r3, r3, #1
 800d070:	b2db      	uxtb	r3, r3
 800d072:	2b00      	cmp	r3, #0
 800d074:	d007      	beq.n	800d086 <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 800d076:	697b      	ldr	r3, [r7, #20]
 800d078:	681a      	ldr	r2, [r3, #0]
 800d07a:	693b      	ldr	r3, [r7, #16]
 800d07c:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 800d07e:	697b      	ldr	r3, [r7, #20]
 800d080:	693a      	ldr	r2, [r7, #16]
 800d082:	601a      	str	r2, [r3, #0]
        break;
 800d084:	e007      	b.n	800d096 <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 800d086:	697b      	ldr	r3, [r7, #20]
 800d088:	681b      	ldr	r3, [r3, #0]
 800d08a:	617b      	str	r3, [r7, #20]
 800d08c:	697b      	ldr	r3, [r7, #20]
 800d08e:	2b00      	cmp	r3, #0
 800d090:	d1e1      	bne.n	800d056 <sys_timeout_abs+0x86>
 800d092:	e000      	b.n	800d096 <sys_timeout_abs+0xc6>
    return;
 800d094:	bf00      	nop
      }
    }
  }
}
 800d096:	3718      	adds	r7, #24
 800d098:	46bd      	mov	sp, r7
 800d09a:	bd80      	pop	{r7, pc}
 800d09c:	08012998 	.word	0x08012998
 800d0a0:	080129cc 	.word	0x080129cc
 800d0a4:	08012a0c 	.word	0x08012a0c
 800d0a8:	20008204 	.word	0x20008204

0800d0ac <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 800d0ac:	b580      	push	{r7, lr}
 800d0ae:	b086      	sub	sp, #24
 800d0b0:	af00      	add	r7, sp, #0
 800d0b2:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 800d0b4:	687b      	ldr	r3, [r7, #4]
 800d0b6:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 800d0b8:	697b      	ldr	r3, [r7, #20]
 800d0ba:	685b      	ldr	r3, [r3, #4]
 800d0bc:	4798      	blx	r3

  now = sys_now();
 800d0be:	f7f8 fe7d 	bl	8005dbc <sys_now>
 800d0c2:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 800d0c4:	697b      	ldr	r3, [r7, #20]
 800d0c6:	681a      	ldr	r2, [r3, #0]
 800d0c8:	4b0f      	ldr	r3, [pc, #60]	@ (800d108 <lwip_cyclic_timer+0x5c>)
 800d0ca:	681b      	ldr	r3, [r3, #0]
 800d0cc:	4413      	add	r3, r2
 800d0ce:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 800d0d0:	68fa      	ldr	r2, [r7, #12]
 800d0d2:	693b      	ldr	r3, [r7, #16]
 800d0d4:	1ad3      	subs	r3, r2, r3
 800d0d6:	0fdb      	lsrs	r3, r3, #31
 800d0d8:	f003 0301 	and.w	r3, r3, #1
 800d0dc:	b2db      	uxtb	r3, r3
 800d0de:	2b00      	cmp	r3, #0
 800d0e0:	d009      	beq.n	800d0f6 <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 800d0e2:	697b      	ldr	r3, [r7, #20]
 800d0e4:	681a      	ldr	r2, [r3, #0]
 800d0e6:	693b      	ldr	r3, [r7, #16]
 800d0e8:	4413      	add	r3, r2
 800d0ea:	687a      	ldr	r2, [r7, #4]
 800d0ec:	4907      	ldr	r1, [pc, #28]	@ (800d10c <lwip_cyclic_timer+0x60>)
 800d0ee:	4618      	mov	r0, r3
 800d0f0:	f7ff ff6e 	bl	800cfd0 <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 800d0f4:	e004      	b.n	800d100 <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 800d0f6:	687a      	ldr	r2, [r7, #4]
 800d0f8:	4904      	ldr	r1, [pc, #16]	@ (800d10c <lwip_cyclic_timer+0x60>)
 800d0fa:	68f8      	ldr	r0, [r7, #12]
 800d0fc:	f7ff ff68 	bl	800cfd0 <sys_timeout_abs>
}
 800d100:	bf00      	nop
 800d102:	3718      	adds	r7, #24
 800d104:	46bd      	mov	sp, r7
 800d106:	bd80      	pop	{r7, pc}
 800d108:	20008208 	.word	0x20008208
 800d10c:	0800d0ad 	.word	0x0800d0ad

0800d110 <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 800d110:	b580      	push	{r7, lr}
 800d112:	b082      	sub	sp, #8
 800d114:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 800d116:	2301      	movs	r3, #1
 800d118:	607b      	str	r3, [r7, #4]
 800d11a:	e00e      	b.n	800d13a <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 800d11c:	4a0b      	ldr	r2, [pc, #44]	@ (800d14c <sys_timeouts_init+0x3c>)
 800d11e:	687b      	ldr	r3, [r7, #4]
 800d120:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 800d124:	687b      	ldr	r3, [r7, #4]
 800d126:	00db      	lsls	r3, r3, #3
 800d128:	4a08      	ldr	r2, [pc, #32]	@ (800d14c <sys_timeouts_init+0x3c>)
 800d12a:	4413      	add	r3, r2
 800d12c:	461a      	mov	r2, r3
 800d12e:	4908      	ldr	r1, [pc, #32]	@ (800d150 <sys_timeouts_init+0x40>)
 800d130:	f000 f810 	bl	800d154 <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 800d134:	687b      	ldr	r3, [r7, #4]
 800d136:	3301      	adds	r3, #1
 800d138:	607b      	str	r3, [r7, #4]
 800d13a:	687b      	ldr	r3, [r7, #4]
 800d13c:	2b02      	cmp	r3, #2
 800d13e:	d9ed      	bls.n	800d11c <sys_timeouts_init+0xc>
  }
}
 800d140:	bf00      	nop
 800d142:	bf00      	nop
 800d144:	3708      	adds	r7, #8
 800d146:	46bd      	mov	sp, r7
 800d148:	bd80      	pop	{r7, pc}
 800d14a:	bf00      	nop
 800d14c:	08013584 	.word	0x08013584
 800d150:	0800d0ad 	.word	0x0800d0ad

0800d154 <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 800d154:	b580      	push	{r7, lr}
 800d156:	b086      	sub	sp, #24
 800d158:	af00      	add	r7, sp, #0
 800d15a:	60f8      	str	r0, [r7, #12]
 800d15c:	60b9      	str	r1, [r7, #8]
 800d15e:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 800d160:	68fb      	ldr	r3, [r7, #12]
 800d162:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d166:	d306      	bcc.n	800d176 <sys_timeout+0x22>
 800d168:	4b0a      	ldr	r3, [pc, #40]	@ (800d194 <sys_timeout+0x40>)
 800d16a:	f240 1229 	movw	r2, #297	@ 0x129
 800d16e:	490a      	ldr	r1, [pc, #40]	@ (800d198 <sys_timeout+0x44>)
 800d170:	480a      	ldr	r0, [pc, #40]	@ (800d19c <sys_timeout+0x48>)
 800d172:	f002 fd95 	bl	800fca0 <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 800d176:	f7f8 fe21 	bl	8005dbc <sys_now>
 800d17a:	4602      	mov	r2, r0
 800d17c:	68fb      	ldr	r3, [r7, #12]
 800d17e:	4413      	add	r3, r2
 800d180:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 800d182:	687a      	ldr	r2, [r7, #4]
 800d184:	68b9      	ldr	r1, [r7, #8]
 800d186:	6978      	ldr	r0, [r7, #20]
 800d188:	f7ff ff22 	bl	800cfd0 <sys_timeout_abs>
#endif
}
 800d18c:	bf00      	nop
 800d18e:	3718      	adds	r7, #24
 800d190:	46bd      	mov	sp, r7
 800d192:	bd80      	pop	{r7, pc}
 800d194:	08012998 	.word	0x08012998
 800d198:	08012a34 	.word	0x08012a34
 800d19c:	08012a0c 	.word	0x08012a0c

0800d1a0 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 800d1a0:	b580      	push	{r7, lr}
 800d1a2:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 800d1a4:	f002 fc7c 	bl	800faa0 <rand>
 800d1a8:	4603      	mov	r3, r0
 800d1aa:	b29b      	uxth	r3, r3
 800d1ac:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800d1b0:	b29b      	uxth	r3, r3
 800d1b2:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 800d1b6:	b29a      	uxth	r2, r3
 800d1b8:	4b01      	ldr	r3, [pc, #4]	@ (800d1c0 <udp_init+0x20>)
 800d1ba:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 800d1bc:	bf00      	nop
 800d1be:	bd80      	pop	{r7, pc}
 800d1c0:	20000028 	.word	0x20000028

0800d1c4 <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 800d1c4:	b580      	push	{r7, lr}
 800d1c6:	b084      	sub	sp, #16
 800d1c8:	af00      	add	r7, sp, #0
 800d1ca:	60f8      	str	r0, [r7, #12]
 800d1cc:	60b9      	str	r1, [r7, #8]
 800d1ce:	4613      	mov	r3, r2
 800d1d0:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 800d1d2:	68fb      	ldr	r3, [r7, #12]
 800d1d4:	2b00      	cmp	r3, #0
 800d1d6:	d105      	bne.n	800d1e4 <udp_input_local_match+0x20>
 800d1d8:	4b27      	ldr	r3, [pc, #156]	@ (800d278 <udp_input_local_match+0xb4>)
 800d1da:	2287      	movs	r2, #135	@ 0x87
 800d1dc:	4927      	ldr	r1, [pc, #156]	@ (800d27c <udp_input_local_match+0xb8>)
 800d1de:	4828      	ldr	r0, [pc, #160]	@ (800d280 <udp_input_local_match+0xbc>)
 800d1e0:	f002 fd5e 	bl	800fca0 <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 800d1e4:	68bb      	ldr	r3, [r7, #8]
 800d1e6:	2b00      	cmp	r3, #0
 800d1e8:	d105      	bne.n	800d1f6 <udp_input_local_match+0x32>
 800d1ea:	4b23      	ldr	r3, [pc, #140]	@ (800d278 <udp_input_local_match+0xb4>)
 800d1ec:	2288      	movs	r2, #136	@ 0x88
 800d1ee:	4925      	ldr	r1, [pc, #148]	@ (800d284 <udp_input_local_match+0xc0>)
 800d1f0:	4823      	ldr	r0, [pc, #140]	@ (800d280 <udp_input_local_match+0xbc>)
 800d1f2:	f002 fd55 	bl	800fca0 <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800d1f6:	68fb      	ldr	r3, [r7, #12]
 800d1f8:	7a1b      	ldrb	r3, [r3, #8]
 800d1fa:	2b00      	cmp	r3, #0
 800d1fc:	d00b      	beq.n	800d216 <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800d1fe:	68fb      	ldr	r3, [r7, #12]
 800d200:	7a1a      	ldrb	r2, [r3, #8]
 800d202:	4b21      	ldr	r3, [pc, #132]	@ (800d288 <udp_input_local_match+0xc4>)
 800d204:	685b      	ldr	r3, [r3, #4]
 800d206:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800d20a:	3301      	adds	r3, #1
 800d20c:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800d20e:	429a      	cmp	r2, r3
 800d210:	d001      	beq.n	800d216 <udp_input_local_match+0x52>
    return 0;
 800d212:	2300      	movs	r3, #0
 800d214:	e02b      	b.n	800d26e <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 800d216:	79fb      	ldrb	r3, [r7, #7]
 800d218:	2b00      	cmp	r3, #0
 800d21a:	d018      	beq.n	800d24e <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 800d21c:	68fb      	ldr	r3, [r7, #12]
 800d21e:	2b00      	cmp	r3, #0
 800d220:	d013      	beq.n	800d24a <udp_input_local_match+0x86>
 800d222:	68fb      	ldr	r3, [r7, #12]
 800d224:	681b      	ldr	r3, [r3, #0]
 800d226:	2b00      	cmp	r3, #0
 800d228:	d00f      	beq.n	800d24a <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 800d22a:	4b17      	ldr	r3, [pc, #92]	@ (800d288 <udp_input_local_match+0xc4>)
 800d22c:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 800d22e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d232:	d00a      	beq.n	800d24a <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 800d234:	68fb      	ldr	r3, [r7, #12]
 800d236:	681a      	ldr	r2, [r3, #0]
 800d238:	4b13      	ldr	r3, [pc, #76]	@ (800d288 <udp_input_local_match+0xc4>)
 800d23a:	695b      	ldr	r3, [r3, #20]
 800d23c:	405a      	eors	r2, r3
 800d23e:	68bb      	ldr	r3, [r7, #8]
 800d240:	3308      	adds	r3, #8
 800d242:	681b      	ldr	r3, [r3, #0]
 800d244:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 800d246:	2b00      	cmp	r3, #0
 800d248:	d110      	bne.n	800d26c <udp_input_local_match+0xa8>
          return 1;
 800d24a:	2301      	movs	r3, #1
 800d24c:	e00f      	b.n	800d26e <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 800d24e:	68fb      	ldr	r3, [r7, #12]
 800d250:	2b00      	cmp	r3, #0
 800d252:	d009      	beq.n	800d268 <udp_input_local_match+0xa4>
 800d254:	68fb      	ldr	r3, [r7, #12]
 800d256:	681b      	ldr	r3, [r3, #0]
 800d258:	2b00      	cmp	r3, #0
 800d25a:	d005      	beq.n	800d268 <udp_input_local_match+0xa4>
 800d25c:	68fb      	ldr	r3, [r7, #12]
 800d25e:	681a      	ldr	r2, [r3, #0]
 800d260:	4b09      	ldr	r3, [pc, #36]	@ (800d288 <udp_input_local_match+0xc4>)
 800d262:	695b      	ldr	r3, [r3, #20]
 800d264:	429a      	cmp	r2, r3
 800d266:	d101      	bne.n	800d26c <udp_input_local_match+0xa8>
        return 1;
 800d268:	2301      	movs	r3, #1
 800d26a:	e000      	b.n	800d26e <udp_input_local_match+0xaa>
      }
  }

  return 0;
 800d26c:	2300      	movs	r3, #0
}
 800d26e:	4618      	mov	r0, r3
 800d270:	3710      	adds	r7, #16
 800d272:	46bd      	mov	sp, r7
 800d274:	bd80      	pop	{r7, pc}
 800d276:	bf00      	nop
 800d278:	08012a80 	.word	0x08012a80
 800d27c:	08012ab0 	.word	0x08012ab0
 800d280:	08012ad4 	.word	0x08012ad4
 800d284:	08012afc 	.word	0x08012afc
 800d288:	20005298 	.word	0x20005298

0800d28c <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 800d28c:	b590      	push	{r4, r7, lr}
 800d28e:	b08d      	sub	sp, #52	@ 0x34
 800d290:	af02      	add	r7, sp, #8
 800d292:	6078      	str	r0, [r7, #4]
 800d294:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 800d296:	2300      	movs	r3, #0
 800d298:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 800d29a:	687b      	ldr	r3, [r7, #4]
 800d29c:	2b00      	cmp	r3, #0
 800d29e:	d105      	bne.n	800d2ac <udp_input+0x20>
 800d2a0:	4b7c      	ldr	r3, [pc, #496]	@ (800d494 <udp_input+0x208>)
 800d2a2:	22cf      	movs	r2, #207	@ 0xcf
 800d2a4:	497c      	ldr	r1, [pc, #496]	@ (800d498 <udp_input+0x20c>)
 800d2a6:	487d      	ldr	r0, [pc, #500]	@ (800d49c <udp_input+0x210>)
 800d2a8:	f002 fcfa 	bl	800fca0 <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 800d2ac:	683b      	ldr	r3, [r7, #0]
 800d2ae:	2b00      	cmp	r3, #0
 800d2b0:	d105      	bne.n	800d2be <udp_input+0x32>
 800d2b2:	4b78      	ldr	r3, [pc, #480]	@ (800d494 <udp_input+0x208>)
 800d2b4:	22d0      	movs	r2, #208	@ 0xd0
 800d2b6:	497a      	ldr	r1, [pc, #488]	@ (800d4a0 <udp_input+0x214>)
 800d2b8:	4878      	ldr	r0, [pc, #480]	@ (800d49c <udp_input+0x210>)
 800d2ba:	f002 fcf1 	bl	800fca0 <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 800d2be:	687b      	ldr	r3, [r7, #4]
 800d2c0:	895b      	ldrh	r3, [r3, #10]
 800d2c2:	2b07      	cmp	r3, #7
 800d2c4:	d803      	bhi.n	800d2ce <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 800d2c6:	6878      	ldr	r0, [r7, #4]
 800d2c8:	f7fa fa7c 	bl	80077c4 <pbuf_free>
    goto end;
 800d2cc:	e0de      	b.n	800d48c <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 800d2ce:	687b      	ldr	r3, [r7, #4]
 800d2d0:	685b      	ldr	r3, [r3, #4]
 800d2d2:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 800d2d4:	4b73      	ldr	r3, [pc, #460]	@ (800d4a4 <udp_input+0x218>)
 800d2d6:	695b      	ldr	r3, [r3, #20]
 800d2d8:	4a72      	ldr	r2, [pc, #456]	@ (800d4a4 <udp_input+0x218>)
 800d2da:	6812      	ldr	r2, [r2, #0]
 800d2dc:	4611      	mov	r1, r2
 800d2de:	4618      	mov	r0, r3
 800d2e0:	f001 fc88 	bl	800ebf4 <ip4_addr_isbroadcast_u32>
 800d2e4:	4603      	mov	r3, r0
 800d2e6:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 800d2e8:	697b      	ldr	r3, [r7, #20]
 800d2ea:	881b      	ldrh	r3, [r3, #0]
 800d2ec:	b29b      	uxth	r3, r3
 800d2ee:	4618      	mov	r0, r3
 800d2f0:	f7f8 ff2e 	bl	8006150 <lwip_htons>
 800d2f4:	4603      	mov	r3, r0
 800d2f6:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 800d2f8:	697b      	ldr	r3, [r7, #20]
 800d2fa:	885b      	ldrh	r3, [r3, #2]
 800d2fc:	b29b      	uxth	r3, r3
 800d2fe:	4618      	mov	r0, r3
 800d300:	f7f8 ff26 	bl	8006150 <lwip_htons>
 800d304:	4603      	mov	r3, r0
 800d306:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 800d308:	2300      	movs	r3, #0
 800d30a:	627b      	str	r3, [r7, #36]	@ 0x24
  prev = NULL;
 800d30c:	2300      	movs	r3, #0
 800d30e:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 800d310:	2300      	movs	r3, #0
 800d312:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 800d314:	4b64      	ldr	r3, [pc, #400]	@ (800d4a8 <udp_input+0x21c>)
 800d316:	681b      	ldr	r3, [r3, #0]
 800d318:	627b      	str	r3, [r7, #36]	@ 0x24
 800d31a:	e054      	b.n	800d3c6 <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 800d31c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d31e:	8a5b      	ldrh	r3, [r3, #18]
 800d320:	89fa      	ldrh	r2, [r7, #14]
 800d322:	429a      	cmp	r2, r3
 800d324:	d14a      	bne.n	800d3bc <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 800d326:	7cfb      	ldrb	r3, [r7, #19]
 800d328:	461a      	mov	r2, r3
 800d32a:	6839      	ldr	r1, [r7, #0]
 800d32c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800d32e:	f7ff ff49 	bl	800d1c4 <udp_input_local_match>
 800d332:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 800d334:	2b00      	cmp	r3, #0
 800d336:	d041      	beq.n	800d3bc <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 800d338:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d33a:	7c1b      	ldrb	r3, [r3, #16]
 800d33c:	f003 0304 	and.w	r3, r3, #4
 800d340:	2b00      	cmp	r3, #0
 800d342:	d11d      	bne.n	800d380 <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 800d344:	69fb      	ldr	r3, [r7, #28]
 800d346:	2b00      	cmp	r3, #0
 800d348:	d102      	bne.n	800d350 <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 800d34a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d34c:	61fb      	str	r3, [r7, #28]
 800d34e:	e017      	b.n	800d380 <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 800d350:	7cfb      	ldrb	r3, [r7, #19]
 800d352:	2b00      	cmp	r3, #0
 800d354:	d014      	beq.n	800d380 <udp_input+0xf4>
 800d356:	4b53      	ldr	r3, [pc, #332]	@ (800d4a4 <udp_input+0x218>)
 800d358:	695b      	ldr	r3, [r3, #20]
 800d35a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d35e:	d10f      	bne.n	800d380 <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 800d360:	69fb      	ldr	r3, [r7, #28]
 800d362:	681a      	ldr	r2, [r3, #0]
 800d364:	683b      	ldr	r3, [r7, #0]
 800d366:	3304      	adds	r3, #4
 800d368:	681b      	ldr	r3, [r3, #0]
 800d36a:	429a      	cmp	r2, r3
 800d36c:	d008      	beq.n	800d380 <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 800d36e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d370:	681a      	ldr	r2, [r3, #0]
 800d372:	683b      	ldr	r3, [r7, #0]
 800d374:	3304      	adds	r3, #4
 800d376:	681b      	ldr	r3, [r3, #0]
 800d378:	429a      	cmp	r2, r3
 800d37a:	d101      	bne.n	800d380 <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 800d37c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d37e:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 800d380:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d382:	8a9b      	ldrh	r3, [r3, #20]
 800d384:	8a3a      	ldrh	r2, [r7, #16]
 800d386:	429a      	cmp	r2, r3
 800d388:	d118      	bne.n	800d3bc <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 800d38a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d38c:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 800d38e:	2b00      	cmp	r3, #0
 800d390:	d005      	beq.n	800d39e <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 800d392:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d394:	685a      	ldr	r2, [r3, #4]
 800d396:	4b43      	ldr	r3, [pc, #268]	@ (800d4a4 <udp_input+0x218>)
 800d398:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 800d39a:	429a      	cmp	r2, r3
 800d39c:	d10e      	bne.n	800d3bc <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 800d39e:	6a3b      	ldr	r3, [r7, #32]
 800d3a0:	2b00      	cmp	r3, #0
 800d3a2:	d014      	beq.n	800d3ce <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 800d3a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d3a6:	68da      	ldr	r2, [r3, #12]
 800d3a8:	6a3b      	ldr	r3, [r7, #32]
 800d3aa:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 800d3ac:	4b3e      	ldr	r3, [pc, #248]	@ (800d4a8 <udp_input+0x21c>)
 800d3ae:	681a      	ldr	r2, [r3, #0]
 800d3b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d3b2:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 800d3b4:	4a3c      	ldr	r2, [pc, #240]	@ (800d4a8 <udp_input+0x21c>)
 800d3b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d3b8:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 800d3ba:	e008      	b.n	800d3ce <udp_input+0x142>
      }
    }

    prev = pcb;
 800d3bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d3be:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 800d3c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d3c2:	68db      	ldr	r3, [r3, #12]
 800d3c4:	627b      	str	r3, [r7, #36]	@ 0x24
 800d3c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d3c8:	2b00      	cmp	r3, #0
 800d3ca:	d1a7      	bne.n	800d31c <udp_input+0x90>
 800d3cc:	e000      	b.n	800d3d0 <udp_input+0x144>
        break;
 800d3ce:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 800d3d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d3d2:	2b00      	cmp	r3, #0
 800d3d4:	d101      	bne.n	800d3da <udp_input+0x14e>
    pcb = uncon_pcb;
 800d3d6:	69fb      	ldr	r3, [r7, #28]
 800d3d8:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 800d3da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d3dc:	2b00      	cmp	r3, #0
 800d3de:	d002      	beq.n	800d3e6 <udp_input+0x15a>
    for_us = 1;
 800d3e0:	2301      	movs	r3, #1
 800d3e2:	76fb      	strb	r3, [r7, #27]
 800d3e4:	e00a      	b.n	800d3fc <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 800d3e6:	683b      	ldr	r3, [r7, #0]
 800d3e8:	3304      	adds	r3, #4
 800d3ea:	681a      	ldr	r2, [r3, #0]
 800d3ec:	4b2d      	ldr	r3, [pc, #180]	@ (800d4a4 <udp_input+0x218>)
 800d3ee:	695b      	ldr	r3, [r3, #20]
 800d3f0:	429a      	cmp	r2, r3
 800d3f2:	bf0c      	ite	eq
 800d3f4:	2301      	moveq	r3, #1
 800d3f6:	2300      	movne	r3, #0
 800d3f8:	b2db      	uxtb	r3, r3
 800d3fa:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 800d3fc:	7efb      	ldrb	r3, [r7, #27]
 800d3fe:	2b00      	cmp	r3, #0
 800d400:	d041      	beq.n	800d486 <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 800d402:	2108      	movs	r1, #8
 800d404:	6878      	ldr	r0, [r7, #4]
 800d406:	f7fa f957 	bl	80076b8 <pbuf_remove_header>
 800d40a:	4603      	mov	r3, r0
 800d40c:	2b00      	cmp	r3, #0
 800d40e:	d00a      	beq.n	800d426 <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 800d410:	4b20      	ldr	r3, [pc, #128]	@ (800d494 <udp_input+0x208>)
 800d412:	f44f 72b8 	mov.w	r2, #368	@ 0x170
 800d416:	4925      	ldr	r1, [pc, #148]	@ (800d4ac <udp_input+0x220>)
 800d418:	4820      	ldr	r0, [pc, #128]	@ (800d49c <udp_input+0x210>)
 800d41a:	f002 fc41 	bl	800fca0 <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 800d41e:	6878      	ldr	r0, [r7, #4]
 800d420:	f7fa f9d0 	bl	80077c4 <pbuf_free>
      goto end;
 800d424:	e032      	b.n	800d48c <udp_input+0x200>
    }

    if (pcb != NULL) {
 800d426:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d428:	2b00      	cmp	r3, #0
 800d42a:	d012      	beq.n	800d452 <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 800d42c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d42e:	699b      	ldr	r3, [r3, #24]
 800d430:	2b00      	cmp	r3, #0
 800d432:	d00a      	beq.n	800d44a <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 800d434:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d436:	699c      	ldr	r4, [r3, #24]
 800d438:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d43a:	69d8      	ldr	r0, [r3, #28]
 800d43c:	8a3b      	ldrh	r3, [r7, #16]
 800d43e:	9300      	str	r3, [sp, #0]
 800d440:	4b1b      	ldr	r3, [pc, #108]	@ (800d4b0 <udp_input+0x224>)
 800d442:	687a      	ldr	r2, [r7, #4]
 800d444:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800d446:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 800d448:	e021      	b.n	800d48e <udp_input+0x202>
        pbuf_free(p);
 800d44a:	6878      	ldr	r0, [r7, #4]
 800d44c:	f7fa f9ba 	bl	80077c4 <pbuf_free>
        goto end;
 800d450:	e01c      	b.n	800d48c <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 800d452:	7cfb      	ldrb	r3, [r7, #19]
 800d454:	2b00      	cmp	r3, #0
 800d456:	d112      	bne.n	800d47e <udp_input+0x1f2>
 800d458:	4b12      	ldr	r3, [pc, #72]	@ (800d4a4 <udp_input+0x218>)
 800d45a:	695b      	ldr	r3, [r3, #20]
 800d45c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800d460:	2be0      	cmp	r3, #224	@ 0xe0
 800d462:	d00c      	beq.n	800d47e <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 800d464:	4b0f      	ldr	r3, [pc, #60]	@ (800d4a4 <udp_input+0x218>)
 800d466:	899b      	ldrh	r3, [r3, #12]
 800d468:	3308      	adds	r3, #8
 800d46a:	b29b      	uxth	r3, r3
 800d46c:	b21b      	sxth	r3, r3
 800d46e:	4619      	mov	r1, r3
 800d470:	6878      	ldr	r0, [r7, #4]
 800d472:	f7fa f994 	bl	800779e <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 800d476:	2103      	movs	r1, #3
 800d478:	6878      	ldr	r0, [r7, #4]
 800d47a:	f001 f89b 	bl	800e5b4 <icmp_dest_unreach>
      pbuf_free(p);
 800d47e:	6878      	ldr	r0, [r7, #4]
 800d480:	f7fa f9a0 	bl	80077c4 <pbuf_free>
  return;
 800d484:	e003      	b.n	800d48e <udp_input+0x202>
    pbuf_free(p);
 800d486:	6878      	ldr	r0, [r7, #4]
 800d488:	f7fa f99c 	bl	80077c4 <pbuf_free>
  return;
 800d48c:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 800d48e:	372c      	adds	r7, #44	@ 0x2c
 800d490:	46bd      	mov	sp, r7
 800d492:	bd90      	pop	{r4, r7, pc}
 800d494:	08012a80 	.word	0x08012a80
 800d498:	08012b24 	.word	0x08012b24
 800d49c:	08012ad4 	.word	0x08012ad4
 800d4a0:	08012b3c 	.word	0x08012b3c
 800d4a4:	20005298 	.word	0x20005298
 800d4a8:	20008210 	.word	0x20008210
 800d4ac:	08012b58 	.word	0x08012b58
 800d4b0:	200052a8 	.word	0x200052a8

0800d4b4 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 800d4b4:	b480      	push	{r7}
 800d4b6:	b085      	sub	sp, #20
 800d4b8:	af00      	add	r7, sp, #0
 800d4ba:	6078      	str	r0, [r7, #4]
 800d4bc:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 800d4be:	687b      	ldr	r3, [r7, #4]
 800d4c0:	2b00      	cmp	r3, #0
 800d4c2:	d01e      	beq.n	800d502 <udp_netif_ip_addr_changed+0x4e>
 800d4c4:	687b      	ldr	r3, [r7, #4]
 800d4c6:	681b      	ldr	r3, [r3, #0]
 800d4c8:	2b00      	cmp	r3, #0
 800d4ca:	d01a      	beq.n	800d502 <udp_netif_ip_addr_changed+0x4e>
 800d4cc:	683b      	ldr	r3, [r7, #0]
 800d4ce:	2b00      	cmp	r3, #0
 800d4d0:	d017      	beq.n	800d502 <udp_netif_ip_addr_changed+0x4e>
 800d4d2:	683b      	ldr	r3, [r7, #0]
 800d4d4:	681b      	ldr	r3, [r3, #0]
 800d4d6:	2b00      	cmp	r3, #0
 800d4d8:	d013      	beq.n	800d502 <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 800d4da:	4b0d      	ldr	r3, [pc, #52]	@ (800d510 <udp_netif_ip_addr_changed+0x5c>)
 800d4dc:	681b      	ldr	r3, [r3, #0]
 800d4de:	60fb      	str	r3, [r7, #12]
 800d4e0:	e00c      	b.n	800d4fc <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 800d4e2:	68fb      	ldr	r3, [r7, #12]
 800d4e4:	681a      	ldr	r2, [r3, #0]
 800d4e6:	687b      	ldr	r3, [r7, #4]
 800d4e8:	681b      	ldr	r3, [r3, #0]
 800d4ea:	429a      	cmp	r2, r3
 800d4ec:	d103      	bne.n	800d4f6 <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 800d4ee:	683b      	ldr	r3, [r7, #0]
 800d4f0:	681a      	ldr	r2, [r3, #0]
 800d4f2:	68fb      	ldr	r3, [r7, #12]
 800d4f4:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 800d4f6:	68fb      	ldr	r3, [r7, #12]
 800d4f8:	68db      	ldr	r3, [r3, #12]
 800d4fa:	60fb      	str	r3, [r7, #12]
 800d4fc:	68fb      	ldr	r3, [r7, #12]
 800d4fe:	2b00      	cmp	r3, #0
 800d500:	d1ef      	bne.n	800d4e2 <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 800d502:	bf00      	nop
 800d504:	3714      	adds	r7, #20
 800d506:	46bd      	mov	sp, r7
 800d508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d50c:	4770      	bx	lr
 800d50e:	bf00      	nop
 800d510:	20008210 	.word	0x20008210

0800d514 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 800d514:	b580      	push	{r7, lr}
 800d516:	b082      	sub	sp, #8
 800d518:	af00      	add	r7, sp, #0
 800d51a:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 800d51c:	4915      	ldr	r1, [pc, #84]	@ (800d574 <etharp_free_entry+0x60>)
 800d51e:	687a      	ldr	r2, [r7, #4]
 800d520:	4613      	mov	r3, r2
 800d522:	005b      	lsls	r3, r3, #1
 800d524:	4413      	add	r3, r2
 800d526:	00db      	lsls	r3, r3, #3
 800d528:	440b      	add	r3, r1
 800d52a:	681b      	ldr	r3, [r3, #0]
 800d52c:	2b00      	cmp	r3, #0
 800d52e:	d013      	beq.n	800d558 <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 800d530:	4910      	ldr	r1, [pc, #64]	@ (800d574 <etharp_free_entry+0x60>)
 800d532:	687a      	ldr	r2, [r7, #4]
 800d534:	4613      	mov	r3, r2
 800d536:	005b      	lsls	r3, r3, #1
 800d538:	4413      	add	r3, r2
 800d53a:	00db      	lsls	r3, r3, #3
 800d53c:	440b      	add	r3, r1
 800d53e:	681b      	ldr	r3, [r3, #0]
 800d540:	4618      	mov	r0, r3
 800d542:	f7fa f93f 	bl	80077c4 <pbuf_free>
    arp_table[i].q = NULL;
 800d546:	490b      	ldr	r1, [pc, #44]	@ (800d574 <etharp_free_entry+0x60>)
 800d548:	687a      	ldr	r2, [r7, #4]
 800d54a:	4613      	mov	r3, r2
 800d54c:	005b      	lsls	r3, r3, #1
 800d54e:	4413      	add	r3, r2
 800d550:	00db      	lsls	r3, r3, #3
 800d552:	440b      	add	r3, r1
 800d554:	2200      	movs	r2, #0
 800d556:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 800d558:	4906      	ldr	r1, [pc, #24]	@ (800d574 <etharp_free_entry+0x60>)
 800d55a:	687a      	ldr	r2, [r7, #4]
 800d55c:	4613      	mov	r3, r2
 800d55e:	005b      	lsls	r3, r3, #1
 800d560:	4413      	add	r3, r2
 800d562:	00db      	lsls	r3, r3, #3
 800d564:	440b      	add	r3, r1
 800d566:	3314      	adds	r3, #20
 800d568:	2200      	movs	r2, #0
 800d56a:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 800d56c:	bf00      	nop
 800d56e:	3708      	adds	r7, #8
 800d570:	46bd      	mov	sp, r7
 800d572:	bd80      	pop	{r7, pc}
 800d574:	20008214 	.word	0x20008214

0800d578 <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 800d578:	b580      	push	{r7, lr}
 800d57a:	b082      	sub	sp, #8
 800d57c:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800d57e:	2300      	movs	r3, #0
 800d580:	607b      	str	r3, [r7, #4]
 800d582:	e096      	b.n	800d6b2 <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 800d584:	494f      	ldr	r1, [pc, #316]	@ (800d6c4 <etharp_tmr+0x14c>)
 800d586:	687a      	ldr	r2, [r7, #4]
 800d588:	4613      	mov	r3, r2
 800d58a:	005b      	lsls	r3, r3, #1
 800d58c:	4413      	add	r3, r2
 800d58e:	00db      	lsls	r3, r3, #3
 800d590:	440b      	add	r3, r1
 800d592:	3314      	adds	r3, #20
 800d594:	781b      	ldrb	r3, [r3, #0]
 800d596:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 800d598:	78fb      	ldrb	r3, [r7, #3]
 800d59a:	2b00      	cmp	r3, #0
 800d59c:	f000 8086 	beq.w	800d6ac <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 800d5a0:	4948      	ldr	r1, [pc, #288]	@ (800d6c4 <etharp_tmr+0x14c>)
 800d5a2:	687a      	ldr	r2, [r7, #4]
 800d5a4:	4613      	mov	r3, r2
 800d5a6:	005b      	lsls	r3, r3, #1
 800d5a8:	4413      	add	r3, r2
 800d5aa:	00db      	lsls	r3, r3, #3
 800d5ac:	440b      	add	r3, r1
 800d5ae:	3312      	adds	r3, #18
 800d5b0:	881b      	ldrh	r3, [r3, #0]
 800d5b2:	3301      	adds	r3, #1
 800d5b4:	b298      	uxth	r0, r3
 800d5b6:	4943      	ldr	r1, [pc, #268]	@ (800d6c4 <etharp_tmr+0x14c>)
 800d5b8:	687a      	ldr	r2, [r7, #4]
 800d5ba:	4613      	mov	r3, r2
 800d5bc:	005b      	lsls	r3, r3, #1
 800d5be:	4413      	add	r3, r2
 800d5c0:	00db      	lsls	r3, r3, #3
 800d5c2:	440b      	add	r3, r1
 800d5c4:	3312      	adds	r3, #18
 800d5c6:	4602      	mov	r2, r0
 800d5c8:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 800d5ca:	493e      	ldr	r1, [pc, #248]	@ (800d6c4 <etharp_tmr+0x14c>)
 800d5cc:	687a      	ldr	r2, [r7, #4]
 800d5ce:	4613      	mov	r3, r2
 800d5d0:	005b      	lsls	r3, r3, #1
 800d5d2:	4413      	add	r3, r2
 800d5d4:	00db      	lsls	r3, r3, #3
 800d5d6:	440b      	add	r3, r1
 800d5d8:	3312      	adds	r3, #18
 800d5da:	881b      	ldrh	r3, [r3, #0]
 800d5dc:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 800d5e0:	d215      	bcs.n	800d60e <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 800d5e2:	4938      	ldr	r1, [pc, #224]	@ (800d6c4 <etharp_tmr+0x14c>)
 800d5e4:	687a      	ldr	r2, [r7, #4]
 800d5e6:	4613      	mov	r3, r2
 800d5e8:	005b      	lsls	r3, r3, #1
 800d5ea:	4413      	add	r3, r2
 800d5ec:	00db      	lsls	r3, r3, #3
 800d5ee:	440b      	add	r3, r1
 800d5f0:	3314      	adds	r3, #20
 800d5f2:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 800d5f4:	2b01      	cmp	r3, #1
 800d5f6:	d10e      	bne.n	800d616 <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 800d5f8:	4932      	ldr	r1, [pc, #200]	@ (800d6c4 <etharp_tmr+0x14c>)
 800d5fa:	687a      	ldr	r2, [r7, #4]
 800d5fc:	4613      	mov	r3, r2
 800d5fe:	005b      	lsls	r3, r3, #1
 800d600:	4413      	add	r3, r2
 800d602:	00db      	lsls	r3, r3, #3
 800d604:	440b      	add	r3, r1
 800d606:	3312      	adds	r3, #18
 800d608:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 800d60a:	2b04      	cmp	r3, #4
 800d60c:	d903      	bls.n	800d616 <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 800d60e:	6878      	ldr	r0, [r7, #4]
 800d610:	f7ff ff80 	bl	800d514 <etharp_free_entry>
 800d614:	e04a      	b.n	800d6ac <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 800d616:	492b      	ldr	r1, [pc, #172]	@ (800d6c4 <etharp_tmr+0x14c>)
 800d618:	687a      	ldr	r2, [r7, #4]
 800d61a:	4613      	mov	r3, r2
 800d61c:	005b      	lsls	r3, r3, #1
 800d61e:	4413      	add	r3, r2
 800d620:	00db      	lsls	r3, r3, #3
 800d622:	440b      	add	r3, r1
 800d624:	3314      	adds	r3, #20
 800d626:	781b      	ldrb	r3, [r3, #0]
 800d628:	2b03      	cmp	r3, #3
 800d62a:	d10a      	bne.n	800d642 <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 800d62c:	4925      	ldr	r1, [pc, #148]	@ (800d6c4 <etharp_tmr+0x14c>)
 800d62e:	687a      	ldr	r2, [r7, #4]
 800d630:	4613      	mov	r3, r2
 800d632:	005b      	lsls	r3, r3, #1
 800d634:	4413      	add	r3, r2
 800d636:	00db      	lsls	r3, r3, #3
 800d638:	440b      	add	r3, r1
 800d63a:	3314      	adds	r3, #20
 800d63c:	2204      	movs	r2, #4
 800d63e:	701a      	strb	r2, [r3, #0]
 800d640:	e034      	b.n	800d6ac <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 800d642:	4920      	ldr	r1, [pc, #128]	@ (800d6c4 <etharp_tmr+0x14c>)
 800d644:	687a      	ldr	r2, [r7, #4]
 800d646:	4613      	mov	r3, r2
 800d648:	005b      	lsls	r3, r3, #1
 800d64a:	4413      	add	r3, r2
 800d64c:	00db      	lsls	r3, r3, #3
 800d64e:	440b      	add	r3, r1
 800d650:	3314      	adds	r3, #20
 800d652:	781b      	ldrb	r3, [r3, #0]
 800d654:	2b04      	cmp	r3, #4
 800d656:	d10a      	bne.n	800d66e <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 800d658:	491a      	ldr	r1, [pc, #104]	@ (800d6c4 <etharp_tmr+0x14c>)
 800d65a:	687a      	ldr	r2, [r7, #4]
 800d65c:	4613      	mov	r3, r2
 800d65e:	005b      	lsls	r3, r3, #1
 800d660:	4413      	add	r3, r2
 800d662:	00db      	lsls	r3, r3, #3
 800d664:	440b      	add	r3, r1
 800d666:	3314      	adds	r3, #20
 800d668:	2202      	movs	r2, #2
 800d66a:	701a      	strb	r2, [r3, #0]
 800d66c:	e01e      	b.n	800d6ac <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 800d66e:	4915      	ldr	r1, [pc, #84]	@ (800d6c4 <etharp_tmr+0x14c>)
 800d670:	687a      	ldr	r2, [r7, #4]
 800d672:	4613      	mov	r3, r2
 800d674:	005b      	lsls	r3, r3, #1
 800d676:	4413      	add	r3, r2
 800d678:	00db      	lsls	r3, r3, #3
 800d67a:	440b      	add	r3, r1
 800d67c:	3314      	adds	r3, #20
 800d67e:	781b      	ldrb	r3, [r3, #0]
 800d680:	2b01      	cmp	r3, #1
 800d682:	d113      	bne.n	800d6ac <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 800d684:	490f      	ldr	r1, [pc, #60]	@ (800d6c4 <etharp_tmr+0x14c>)
 800d686:	687a      	ldr	r2, [r7, #4]
 800d688:	4613      	mov	r3, r2
 800d68a:	005b      	lsls	r3, r3, #1
 800d68c:	4413      	add	r3, r2
 800d68e:	00db      	lsls	r3, r3, #3
 800d690:	440b      	add	r3, r1
 800d692:	3308      	adds	r3, #8
 800d694:	6818      	ldr	r0, [r3, #0]
 800d696:	687a      	ldr	r2, [r7, #4]
 800d698:	4613      	mov	r3, r2
 800d69a:	005b      	lsls	r3, r3, #1
 800d69c:	4413      	add	r3, r2
 800d69e:	00db      	lsls	r3, r3, #3
 800d6a0:	4a08      	ldr	r2, [pc, #32]	@ (800d6c4 <etharp_tmr+0x14c>)
 800d6a2:	4413      	add	r3, r2
 800d6a4:	3304      	adds	r3, #4
 800d6a6:	4619      	mov	r1, r3
 800d6a8:	f000 fe6e 	bl	800e388 <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800d6ac:	687b      	ldr	r3, [r7, #4]
 800d6ae:	3301      	adds	r3, #1
 800d6b0:	607b      	str	r3, [r7, #4]
 800d6b2:	687b      	ldr	r3, [r7, #4]
 800d6b4:	2b09      	cmp	r3, #9
 800d6b6:	f77f af65 	ble.w	800d584 <etharp_tmr+0xc>
      }
    }
  }
}
 800d6ba:	bf00      	nop
 800d6bc:	bf00      	nop
 800d6be:	3708      	adds	r7, #8
 800d6c0:	46bd      	mov	sp, r7
 800d6c2:	bd80      	pop	{r7, pc}
 800d6c4:	20008214 	.word	0x20008214

0800d6c8 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 800d6c8:	b580      	push	{r7, lr}
 800d6ca:	b08a      	sub	sp, #40	@ 0x28
 800d6cc:	af00      	add	r7, sp, #0
 800d6ce:	60f8      	str	r0, [r7, #12]
 800d6d0:	460b      	mov	r3, r1
 800d6d2:	607a      	str	r2, [r7, #4]
 800d6d4:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 800d6d6:	230a      	movs	r3, #10
 800d6d8:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800d6da:	230a      	movs	r3, #10
 800d6dc:	84bb      	strh	r3, [r7, #36]	@ 0x24
  s16_t empty = ARP_TABLE_SIZE;
 800d6de:	230a      	movs	r3, #10
 800d6e0:	847b      	strh	r3, [r7, #34]	@ 0x22
  s16_t i = 0;
 800d6e2:	2300      	movs	r3, #0
 800d6e4:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 800d6e6:	230a      	movs	r3, #10
 800d6e8:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 800d6ea:	2300      	movs	r3, #0
 800d6ec:	83bb      	strh	r3, [r7, #28]
 800d6ee:	2300      	movs	r3, #0
 800d6f0:	837b      	strh	r3, [r7, #26]
 800d6f2:	2300      	movs	r3, #0
 800d6f4:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800d6f6:	2300      	movs	r3, #0
 800d6f8:	843b      	strh	r3, [r7, #32]
 800d6fa:	e0ae      	b.n	800d85a <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 800d6fc:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800d700:	49a6      	ldr	r1, [pc, #664]	@ (800d99c <etharp_find_entry+0x2d4>)
 800d702:	4613      	mov	r3, r2
 800d704:	005b      	lsls	r3, r3, #1
 800d706:	4413      	add	r3, r2
 800d708:	00db      	lsls	r3, r3, #3
 800d70a:	440b      	add	r3, r1
 800d70c:	3314      	adds	r3, #20
 800d70e:	781b      	ldrb	r3, [r3, #0]
 800d710:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 800d712:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 800d716:	2b0a      	cmp	r3, #10
 800d718:	d105      	bne.n	800d726 <etharp_find_entry+0x5e>
 800d71a:	7dfb      	ldrb	r3, [r7, #23]
 800d71c:	2b00      	cmp	r3, #0
 800d71e:	d102      	bne.n	800d726 <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 800d720:	8c3b      	ldrh	r3, [r7, #32]
 800d722:	847b      	strh	r3, [r7, #34]	@ 0x22
 800d724:	e095      	b.n	800d852 <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 800d726:	7dfb      	ldrb	r3, [r7, #23]
 800d728:	2b00      	cmp	r3, #0
 800d72a:	f000 8092 	beq.w	800d852 <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 800d72e:	7dfb      	ldrb	r3, [r7, #23]
 800d730:	2b01      	cmp	r3, #1
 800d732:	d009      	beq.n	800d748 <etharp_find_entry+0x80>
 800d734:	7dfb      	ldrb	r3, [r7, #23]
 800d736:	2b01      	cmp	r3, #1
 800d738:	d806      	bhi.n	800d748 <etharp_find_entry+0x80>
 800d73a:	4b99      	ldr	r3, [pc, #612]	@ (800d9a0 <etharp_find_entry+0x2d8>)
 800d73c:	f240 1223 	movw	r2, #291	@ 0x123
 800d740:	4998      	ldr	r1, [pc, #608]	@ (800d9a4 <etharp_find_entry+0x2dc>)
 800d742:	4899      	ldr	r0, [pc, #612]	@ (800d9a8 <etharp_find_entry+0x2e0>)
 800d744:	f002 faac 	bl	800fca0 <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 800d748:	68fb      	ldr	r3, [r7, #12]
 800d74a:	2b00      	cmp	r3, #0
 800d74c:	d020      	beq.n	800d790 <etharp_find_entry+0xc8>
 800d74e:	68fb      	ldr	r3, [r7, #12]
 800d750:	6819      	ldr	r1, [r3, #0]
 800d752:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800d756:	4891      	ldr	r0, [pc, #580]	@ (800d99c <etharp_find_entry+0x2d4>)
 800d758:	4613      	mov	r3, r2
 800d75a:	005b      	lsls	r3, r3, #1
 800d75c:	4413      	add	r3, r2
 800d75e:	00db      	lsls	r3, r3, #3
 800d760:	4403      	add	r3, r0
 800d762:	3304      	adds	r3, #4
 800d764:	681b      	ldr	r3, [r3, #0]
 800d766:	4299      	cmp	r1, r3
 800d768:	d112      	bne.n	800d790 <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 800d76a:	687b      	ldr	r3, [r7, #4]
 800d76c:	2b00      	cmp	r3, #0
 800d76e:	d00c      	beq.n	800d78a <etharp_find_entry+0xc2>
 800d770:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800d774:	4989      	ldr	r1, [pc, #548]	@ (800d99c <etharp_find_entry+0x2d4>)
 800d776:	4613      	mov	r3, r2
 800d778:	005b      	lsls	r3, r3, #1
 800d77a:	4413      	add	r3, r2
 800d77c:	00db      	lsls	r3, r3, #3
 800d77e:	440b      	add	r3, r1
 800d780:	3308      	adds	r3, #8
 800d782:	681b      	ldr	r3, [r3, #0]
 800d784:	687a      	ldr	r2, [r7, #4]
 800d786:	429a      	cmp	r2, r3
 800d788:	d102      	bne.n	800d790 <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 800d78a:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 800d78e:	e100      	b.n	800d992 <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 800d790:	7dfb      	ldrb	r3, [r7, #23]
 800d792:	2b01      	cmp	r3, #1
 800d794:	d140      	bne.n	800d818 <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 800d796:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800d79a:	4980      	ldr	r1, [pc, #512]	@ (800d99c <etharp_find_entry+0x2d4>)
 800d79c:	4613      	mov	r3, r2
 800d79e:	005b      	lsls	r3, r3, #1
 800d7a0:	4413      	add	r3, r2
 800d7a2:	00db      	lsls	r3, r3, #3
 800d7a4:	440b      	add	r3, r1
 800d7a6:	681b      	ldr	r3, [r3, #0]
 800d7a8:	2b00      	cmp	r3, #0
 800d7aa:	d01a      	beq.n	800d7e2 <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 800d7ac:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800d7b0:	497a      	ldr	r1, [pc, #488]	@ (800d99c <etharp_find_entry+0x2d4>)
 800d7b2:	4613      	mov	r3, r2
 800d7b4:	005b      	lsls	r3, r3, #1
 800d7b6:	4413      	add	r3, r2
 800d7b8:	00db      	lsls	r3, r3, #3
 800d7ba:	440b      	add	r3, r1
 800d7bc:	3312      	adds	r3, #18
 800d7be:	881b      	ldrh	r3, [r3, #0]
 800d7c0:	8bba      	ldrh	r2, [r7, #28]
 800d7c2:	429a      	cmp	r2, r3
 800d7c4:	d845      	bhi.n	800d852 <etharp_find_entry+0x18a>
            old_queue = i;
 800d7c6:	8c3b      	ldrh	r3, [r7, #32]
 800d7c8:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 800d7ca:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800d7ce:	4973      	ldr	r1, [pc, #460]	@ (800d99c <etharp_find_entry+0x2d4>)
 800d7d0:	4613      	mov	r3, r2
 800d7d2:	005b      	lsls	r3, r3, #1
 800d7d4:	4413      	add	r3, r2
 800d7d6:	00db      	lsls	r3, r3, #3
 800d7d8:	440b      	add	r3, r1
 800d7da:	3312      	adds	r3, #18
 800d7dc:	881b      	ldrh	r3, [r3, #0]
 800d7de:	83bb      	strh	r3, [r7, #28]
 800d7e0:	e037      	b.n	800d852 <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 800d7e2:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800d7e6:	496d      	ldr	r1, [pc, #436]	@ (800d99c <etharp_find_entry+0x2d4>)
 800d7e8:	4613      	mov	r3, r2
 800d7ea:	005b      	lsls	r3, r3, #1
 800d7ec:	4413      	add	r3, r2
 800d7ee:	00db      	lsls	r3, r3, #3
 800d7f0:	440b      	add	r3, r1
 800d7f2:	3312      	adds	r3, #18
 800d7f4:	881b      	ldrh	r3, [r3, #0]
 800d7f6:	8b7a      	ldrh	r2, [r7, #26]
 800d7f8:	429a      	cmp	r2, r3
 800d7fa:	d82a      	bhi.n	800d852 <etharp_find_entry+0x18a>
            old_pending = i;
 800d7fc:	8c3b      	ldrh	r3, [r7, #32]
 800d7fe:	84fb      	strh	r3, [r7, #38]	@ 0x26
            age_pending = arp_table[i].ctime;
 800d800:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800d804:	4965      	ldr	r1, [pc, #404]	@ (800d99c <etharp_find_entry+0x2d4>)
 800d806:	4613      	mov	r3, r2
 800d808:	005b      	lsls	r3, r3, #1
 800d80a:	4413      	add	r3, r2
 800d80c:	00db      	lsls	r3, r3, #3
 800d80e:	440b      	add	r3, r1
 800d810:	3312      	adds	r3, #18
 800d812:	881b      	ldrh	r3, [r3, #0]
 800d814:	837b      	strh	r3, [r7, #26]
 800d816:	e01c      	b.n	800d852 <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 800d818:	7dfb      	ldrb	r3, [r7, #23]
 800d81a:	2b01      	cmp	r3, #1
 800d81c:	d919      	bls.n	800d852 <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 800d81e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800d822:	495e      	ldr	r1, [pc, #376]	@ (800d99c <etharp_find_entry+0x2d4>)
 800d824:	4613      	mov	r3, r2
 800d826:	005b      	lsls	r3, r3, #1
 800d828:	4413      	add	r3, r2
 800d82a:	00db      	lsls	r3, r3, #3
 800d82c:	440b      	add	r3, r1
 800d82e:	3312      	adds	r3, #18
 800d830:	881b      	ldrh	r3, [r3, #0]
 800d832:	8b3a      	ldrh	r2, [r7, #24]
 800d834:	429a      	cmp	r2, r3
 800d836:	d80c      	bhi.n	800d852 <etharp_find_entry+0x18a>
            old_stable = i;
 800d838:	8c3b      	ldrh	r3, [r7, #32]
 800d83a:	84bb      	strh	r3, [r7, #36]	@ 0x24
            age_stable = arp_table[i].ctime;
 800d83c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800d840:	4956      	ldr	r1, [pc, #344]	@ (800d99c <etharp_find_entry+0x2d4>)
 800d842:	4613      	mov	r3, r2
 800d844:	005b      	lsls	r3, r3, #1
 800d846:	4413      	add	r3, r2
 800d848:	00db      	lsls	r3, r3, #3
 800d84a:	440b      	add	r3, r1
 800d84c:	3312      	adds	r3, #18
 800d84e:	881b      	ldrh	r3, [r3, #0]
 800d850:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800d852:	8c3b      	ldrh	r3, [r7, #32]
 800d854:	3301      	adds	r3, #1
 800d856:	b29b      	uxth	r3, r3
 800d858:	843b      	strh	r3, [r7, #32]
 800d85a:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 800d85e:	2b09      	cmp	r3, #9
 800d860:	f77f af4c 	ble.w	800d6fc <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 800d864:	7afb      	ldrb	r3, [r7, #11]
 800d866:	f003 0302 	and.w	r3, r3, #2
 800d86a:	2b00      	cmp	r3, #0
 800d86c:	d108      	bne.n	800d880 <etharp_find_entry+0x1b8>
 800d86e:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 800d872:	2b0a      	cmp	r3, #10
 800d874:	d107      	bne.n	800d886 <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 800d876:	7afb      	ldrb	r3, [r7, #11]
 800d878:	f003 0301 	and.w	r3, r3, #1
 800d87c:	2b00      	cmp	r3, #0
 800d87e:	d102      	bne.n	800d886 <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 800d880:	f04f 33ff 	mov.w	r3, #4294967295
 800d884:	e085      	b.n	800d992 <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 800d886:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 800d88a:	2b09      	cmp	r3, #9
 800d88c:	dc02      	bgt.n	800d894 <etharp_find_entry+0x1cc>
    i = empty;
 800d88e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800d890:	843b      	strh	r3, [r7, #32]
 800d892:	e039      	b.n	800d908 <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 800d894:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 800d898:	2b09      	cmp	r3, #9
 800d89a:	dc14      	bgt.n	800d8c6 <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 800d89c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d89e:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 800d8a0:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800d8a4:	493d      	ldr	r1, [pc, #244]	@ (800d99c <etharp_find_entry+0x2d4>)
 800d8a6:	4613      	mov	r3, r2
 800d8a8:	005b      	lsls	r3, r3, #1
 800d8aa:	4413      	add	r3, r2
 800d8ac:	00db      	lsls	r3, r3, #3
 800d8ae:	440b      	add	r3, r1
 800d8b0:	681b      	ldr	r3, [r3, #0]
 800d8b2:	2b00      	cmp	r3, #0
 800d8b4:	d018      	beq.n	800d8e8 <etharp_find_entry+0x220>
 800d8b6:	4b3a      	ldr	r3, [pc, #232]	@ (800d9a0 <etharp_find_entry+0x2d8>)
 800d8b8:	f240 126d 	movw	r2, #365	@ 0x16d
 800d8bc:	493b      	ldr	r1, [pc, #236]	@ (800d9ac <etharp_find_entry+0x2e4>)
 800d8be:	483a      	ldr	r0, [pc, #232]	@ (800d9a8 <etharp_find_entry+0x2e0>)
 800d8c0:	f002 f9ee 	bl	800fca0 <iprintf>
 800d8c4:	e010      	b.n	800d8e8 <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 800d8c6:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 800d8ca:	2b09      	cmp	r3, #9
 800d8cc:	dc02      	bgt.n	800d8d4 <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 800d8ce:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800d8d0:	843b      	strh	r3, [r7, #32]
 800d8d2:	e009      	b.n	800d8e8 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 800d8d4:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800d8d8:	2b09      	cmp	r3, #9
 800d8da:	dc02      	bgt.n	800d8e2 <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 800d8dc:	8bfb      	ldrh	r3, [r7, #30]
 800d8de:	843b      	strh	r3, [r7, #32]
 800d8e0:	e002      	b.n	800d8e8 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 800d8e2:	f04f 33ff 	mov.w	r3, #4294967295
 800d8e6:	e054      	b.n	800d992 <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 800d8e8:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 800d8ec:	2b09      	cmp	r3, #9
 800d8ee:	dd06      	ble.n	800d8fe <etharp_find_entry+0x236>
 800d8f0:	4b2b      	ldr	r3, [pc, #172]	@ (800d9a0 <etharp_find_entry+0x2d8>)
 800d8f2:	f240 127f 	movw	r2, #383	@ 0x17f
 800d8f6:	492e      	ldr	r1, [pc, #184]	@ (800d9b0 <etharp_find_entry+0x2e8>)
 800d8f8:	482b      	ldr	r0, [pc, #172]	@ (800d9a8 <etharp_find_entry+0x2e0>)
 800d8fa:	f002 f9d1 	bl	800fca0 <iprintf>
    etharp_free_entry(i);
 800d8fe:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 800d902:	4618      	mov	r0, r3
 800d904:	f7ff fe06 	bl	800d514 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 800d908:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 800d90c:	2b09      	cmp	r3, #9
 800d90e:	dd06      	ble.n	800d91e <etharp_find_entry+0x256>
 800d910:	4b23      	ldr	r3, [pc, #140]	@ (800d9a0 <etharp_find_entry+0x2d8>)
 800d912:	f240 1283 	movw	r2, #387	@ 0x183
 800d916:	4926      	ldr	r1, [pc, #152]	@ (800d9b0 <etharp_find_entry+0x2e8>)
 800d918:	4823      	ldr	r0, [pc, #140]	@ (800d9a8 <etharp_find_entry+0x2e0>)
 800d91a:	f002 f9c1 	bl	800fca0 <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 800d91e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800d922:	491e      	ldr	r1, [pc, #120]	@ (800d99c <etharp_find_entry+0x2d4>)
 800d924:	4613      	mov	r3, r2
 800d926:	005b      	lsls	r3, r3, #1
 800d928:	4413      	add	r3, r2
 800d92a:	00db      	lsls	r3, r3, #3
 800d92c:	440b      	add	r3, r1
 800d92e:	3314      	adds	r3, #20
 800d930:	781b      	ldrb	r3, [r3, #0]
 800d932:	2b00      	cmp	r3, #0
 800d934:	d006      	beq.n	800d944 <etharp_find_entry+0x27c>
 800d936:	4b1a      	ldr	r3, [pc, #104]	@ (800d9a0 <etharp_find_entry+0x2d8>)
 800d938:	f44f 72c2 	mov.w	r2, #388	@ 0x184
 800d93c:	491d      	ldr	r1, [pc, #116]	@ (800d9b4 <etharp_find_entry+0x2ec>)
 800d93e:	481a      	ldr	r0, [pc, #104]	@ (800d9a8 <etharp_find_entry+0x2e0>)
 800d940:	f002 f9ae 	bl	800fca0 <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 800d944:	68fb      	ldr	r3, [r7, #12]
 800d946:	2b00      	cmp	r3, #0
 800d948:	d00b      	beq.n	800d962 <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 800d94a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800d94e:	68fb      	ldr	r3, [r7, #12]
 800d950:	6819      	ldr	r1, [r3, #0]
 800d952:	4812      	ldr	r0, [pc, #72]	@ (800d99c <etharp_find_entry+0x2d4>)
 800d954:	4613      	mov	r3, r2
 800d956:	005b      	lsls	r3, r3, #1
 800d958:	4413      	add	r3, r2
 800d95a:	00db      	lsls	r3, r3, #3
 800d95c:	4403      	add	r3, r0
 800d95e:	3304      	adds	r3, #4
 800d960:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 800d962:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800d966:	490d      	ldr	r1, [pc, #52]	@ (800d99c <etharp_find_entry+0x2d4>)
 800d968:	4613      	mov	r3, r2
 800d96a:	005b      	lsls	r3, r3, #1
 800d96c:	4413      	add	r3, r2
 800d96e:	00db      	lsls	r3, r3, #3
 800d970:	440b      	add	r3, r1
 800d972:	3312      	adds	r3, #18
 800d974:	2200      	movs	r2, #0
 800d976:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 800d978:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 800d97c:	4907      	ldr	r1, [pc, #28]	@ (800d99c <etharp_find_entry+0x2d4>)
 800d97e:	4613      	mov	r3, r2
 800d980:	005b      	lsls	r3, r3, #1
 800d982:	4413      	add	r3, r2
 800d984:	00db      	lsls	r3, r3, #3
 800d986:	440b      	add	r3, r1
 800d988:	3308      	adds	r3, #8
 800d98a:	687a      	ldr	r2, [r7, #4]
 800d98c:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 800d98e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 800d992:	4618      	mov	r0, r3
 800d994:	3728      	adds	r7, #40	@ 0x28
 800d996:	46bd      	mov	sp, r7
 800d998:	bd80      	pop	{r7, pc}
 800d99a:	bf00      	nop
 800d99c:	20008214 	.word	0x20008214
 800d9a0:	08012de4 	.word	0x08012de4
 800d9a4:	08012e1c 	.word	0x08012e1c
 800d9a8:	08012e5c 	.word	0x08012e5c
 800d9ac:	08012e84 	.word	0x08012e84
 800d9b0:	08012e9c 	.word	0x08012e9c
 800d9b4:	08012eb0 	.word	0x08012eb0

0800d9b8 <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 800d9b8:	b580      	push	{r7, lr}
 800d9ba:	b088      	sub	sp, #32
 800d9bc:	af02      	add	r7, sp, #8
 800d9be:	60f8      	str	r0, [r7, #12]
 800d9c0:	60b9      	str	r1, [r7, #8]
 800d9c2:	607a      	str	r2, [r7, #4]
 800d9c4:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 800d9c6:	68fb      	ldr	r3, [r7, #12]
 800d9c8:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800d9cc:	2b06      	cmp	r3, #6
 800d9ce:	d006      	beq.n	800d9de <etharp_update_arp_entry+0x26>
 800d9d0:	4b48      	ldr	r3, [pc, #288]	@ (800daf4 <etharp_update_arp_entry+0x13c>)
 800d9d2:	f240 12a9 	movw	r2, #425	@ 0x1a9
 800d9d6:	4948      	ldr	r1, [pc, #288]	@ (800daf8 <etharp_update_arp_entry+0x140>)
 800d9d8:	4848      	ldr	r0, [pc, #288]	@ (800dafc <etharp_update_arp_entry+0x144>)
 800d9da:	f002 f961 	bl	800fca0 <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 800d9de:	68bb      	ldr	r3, [r7, #8]
 800d9e0:	2b00      	cmp	r3, #0
 800d9e2:	d012      	beq.n	800da0a <etharp_update_arp_entry+0x52>
 800d9e4:	68bb      	ldr	r3, [r7, #8]
 800d9e6:	681b      	ldr	r3, [r3, #0]
 800d9e8:	2b00      	cmp	r3, #0
 800d9ea:	d00e      	beq.n	800da0a <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 800d9ec:	68bb      	ldr	r3, [r7, #8]
 800d9ee:	681b      	ldr	r3, [r3, #0]
 800d9f0:	68f9      	ldr	r1, [r7, #12]
 800d9f2:	4618      	mov	r0, r3
 800d9f4:	f001 f8fe 	bl	800ebf4 <ip4_addr_isbroadcast_u32>
 800d9f8:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 800d9fa:	2b00      	cmp	r3, #0
 800d9fc:	d105      	bne.n	800da0a <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 800d9fe:	68bb      	ldr	r3, [r7, #8]
 800da00:	681b      	ldr	r3, [r3, #0]
 800da02:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 800da06:	2be0      	cmp	r3, #224	@ 0xe0
 800da08:	d102      	bne.n	800da10 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 800da0a:	f06f 030f 	mvn.w	r3, #15
 800da0e:	e06c      	b.n	800daea <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 800da10:	78fb      	ldrb	r3, [r7, #3]
 800da12:	68fa      	ldr	r2, [r7, #12]
 800da14:	4619      	mov	r1, r3
 800da16:	68b8      	ldr	r0, [r7, #8]
 800da18:	f7ff fe56 	bl	800d6c8 <etharp_find_entry>
 800da1c:	4603      	mov	r3, r0
 800da1e:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 800da20:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800da24:	2b00      	cmp	r3, #0
 800da26:	da02      	bge.n	800da2e <etharp_update_arp_entry+0x76>
    return (err_t)i;
 800da28:	8afb      	ldrh	r3, [r7, #22]
 800da2a:	b25b      	sxtb	r3, r3
 800da2c:	e05d      	b.n	800daea <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 800da2e:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800da32:	4933      	ldr	r1, [pc, #204]	@ (800db00 <etharp_update_arp_entry+0x148>)
 800da34:	4613      	mov	r3, r2
 800da36:	005b      	lsls	r3, r3, #1
 800da38:	4413      	add	r3, r2
 800da3a:	00db      	lsls	r3, r3, #3
 800da3c:	440b      	add	r3, r1
 800da3e:	3314      	adds	r3, #20
 800da40:	2202      	movs	r2, #2
 800da42:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 800da44:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800da48:	492d      	ldr	r1, [pc, #180]	@ (800db00 <etharp_update_arp_entry+0x148>)
 800da4a:	4613      	mov	r3, r2
 800da4c:	005b      	lsls	r3, r3, #1
 800da4e:	4413      	add	r3, r2
 800da50:	00db      	lsls	r3, r3, #3
 800da52:	440b      	add	r3, r1
 800da54:	3308      	adds	r3, #8
 800da56:	68fa      	ldr	r2, [r7, #12]
 800da58:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 800da5a:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800da5e:	4613      	mov	r3, r2
 800da60:	005b      	lsls	r3, r3, #1
 800da62:	4413      	add	r3, r2
 800da64:	00db      	lsls	r3, r3, #3
 800da66:	3308      	adds	r3, #8
 800da68:	4a25      	ldr	r2, [pc, #148]	@ (800db00 <etharp_update_arp_entry+0x148>)
 800da6a:	4413      	add	r3, r2
 800da6c:	3304      	adds	r3, #4
 800da6e:	2206      	movs	r2, #6
 800da70:	6879      	ldr	r1, [r7, #4]
 800da72:	4618      	mov	r0, r3
 800da74:	f002 f9ef 	bl	800fe56 <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 800da78:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800da7c:	4920      	ldr	r1, [pc, #128]	@ (800db00 <etharp_update_arp_entry+0x148>)
 800da7e:	4613      	mov	r3, r2
 800da80:	005b      	lsls	r3, r3, #1
 800da82:	4413      	add	r3, r2
 800da84:	00db      	lsls	r3, r3, #3
 800da86:	440b      	add	r3, r1
 800da88:	3312      	adds	r3, #18
 800da8a:	2200      	movs	r2, #0
 800da8c:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 800da8e:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800da92:	491b      	ldr	r1, [pc, #108]	@ (800db00 <etharp_update_arp_entry+0x148>)
 800da94:	4613      	mov	r3, r2
 800da96:	005b      	lsls	r3, r3, #1
 800da98:	4413      	add	r3, r2
 800da9a:	00db      	lsls	r3, r3, #3
 800da9c:	440b      	add	r3, r1
 800da9e:	681b      	ldr	r3, [r3, #0]
 800daa0:	2b00      	cmp	r3, #0
 800daa2:	d021      	beq.n	800dae8 <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 800daa4:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800daa8:	4915      	ldr	r1, [pc, #84]	@ (800db00 <etharp_update_arp_entry+0x148>)
 800daaa:	4613      	mov	r3, r2
 800daac:	005b      	lsls	r3, r3, #1
 800daae:	4413      	add	r3, r2
 800dab0:	00db      	lsls	r3, r3, #3
 800dab2:	440b      	add	r3, r1
 800dab4:	681b      	ldr	r3, [r3, #0]
 800dab6:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 800dab8:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800dabc:	4910      	ldr	r1, [pc, #64]	@ (800db00 <etharp_update_arp_entry+0x148>)
 800dabe:	4613      	mov	r3, r2
 800dac0:	005b      	lsls	r3, r3, #1
 800dac2:	4413      	add	r3, r2
 800dac4:	00db      	lsls	r3, r3, #3
 800dac6:	440b      	add	r3, r1
 800dac8:	2200      	movs	r2, #0
 800daca:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 800dacc:	68fb      	ldr	r3, [r7, #12]
 800dace:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 800dad2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800dad6:	9300      	str	r3, [sp, #0]
 800dad8:	687b      	ldr	r3, [r7, #4]
 800dada:	6939      	ldr	r1, [r7, #16]
 800dadc:	68f8      	ldr	r0, [r7, #12]
 800dade:	f001 ff97 	bl	800fa10 <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 800dae2:	6938      	ldr	r0, [r7, #16]
 800dae4:	f7f9 fe6e 	bl	80077c4 <pbuf_free>
  }
  return ERR_OK;
 800dae8:	2300      	movs	r3, #0
}
 800daea:	4618      	mov	r0, r3
 800daec:	3718      	adds	r7, #24
 800daee:	46bd      	mov	sp, r7
 800daf0:	bd80      	pop	{r7, pc}
 800daf2:	bf00      	nop
 800daf4:	08012de4 	.word	0x08012de4
 800daf8:	08012edc 	.word	0x08012edc
 800dafc:	08012e5c 	.word	0x08012e5c
 800db00:	20008214 	.word	0x20008214

0800db04 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 800db04:	b580      	push	{r7, lr}
 800db06:	b084      	sub	sp, #16
 800db08:	af00      	add	r7, sp, #0
 800db0a:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800db0c:	2300      	movs	r3, #0
 800db0e:	60fb      	str	r3, [r7, #12]
 800db10:	e01e      	b.n	800db50 <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 800db12:	4913      	ldr	r1, [pc, #76]	@ (800db60 <etharp_cleanup_netif+0x5c>)
 800db14:	68fa      	ldr	r2, [r7, #12]
 800db16:	4613      	mov	r3, r2
 800db18:	005b      	lsls	r3, r3, #1
 800db1a:	4413      	add	r3, r2
 800db1c:	00db      	lsls	r3, r3, #3
 800db1e:	440b      	add	r3, r1
 800db20:	3314      	adds	r3, #20
 800db22:	781b      	ldrb	r3, [r3, #0]
 800db24:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 800db26:	7afb      	ldrb	r3, [r7, #11]
 800db28:	2b00      	cmp	r3, #0
 800db2a:	d00e      	beq.n	800db4a <etharp_cleanup_netif+0x46>
 800db2c:	490c      	ldr	r1, [pc, #48]	@ (800db60 <etharp_cleanup_netif+0x5c>)
 800db2e:	68fa      	ldr	r2, [r7, #12]
 800db30:	4613      	mov	r3, r2
 800db32:	005b      	lsls	r3, r3, #1
 800db34:	4413      	add	r3, r2
 800db36:	00db      	lsls	r3, r3, #3
 800db38:	440b      	add	r3, r1
 800db3a:	3308      	adds	r3, #8
 800db3c:	681b      	ldr	r3, [r3, #0]
 800db3e:	687a      	ldr	r2, [r7, #4]
 800db40:	429a      	cmp	r2, r3
 800db42:	d102      	bne.n	800db4a <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 800db44:	68f8      	ldr	r0, [r7, #12]
 800db46:	f7ff fce5 	bl	800d514 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 800db4a:	68fb      	ldr	r3, [r7, #12]
 800db4c:	3301      	adds	r3, #1
 800db4e:	60fb      	str	r3, [r7, #12]
 800db50:	68fb      	ldr	r3, [r7, #12]
 800db52:	2b09      	cmp	r3, #9
 800db54:	dddd      	ble.n	800db12 <etharp_cleanup_netif+0xe>
    }
  }
}
 800db56:	bf00      	nop
 800db58:	bf00      	nop
 800db5a:	3710      	adds	r7, #16
 800db5c:	46bd      	mov	sp, r7
 800db5e:	bd80      	pop	{r7, pc}
 800db60:	20008214 	.word	0x20008214

0800db64 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 800db64:	b5b0      	push	{r4, r5, r7, lr}
 800db66:	b08a      	sub	sp, #40	@ 0x28
 800db68:	af04      	add	r7, sp, #16
 800db6a:	6078      	str	r0, [r7, #4]
 800db6c:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 800db6e:	683b      	ldr	r3, [r7, #0]
 800db70:	2b00      	cmp	r3, #0
 800db72:	d107      	bne.n	800db84 <etharp_input+0x20>
 800db74:	4b3d      	ldr	r3, [pc, #244]	@ (800dc6c <etharp_input+0x108>)
 800db76:	f240 228a 	movw	r2, #650	@ 0x28a
 800db7a:	493d      	ldr	r1, [pc, #244]	@ (800dc70 <etharp_input+0x10c>)
 800db7c:	483d      	ldr	r0, [pc, #244]	@ (800dc74 <etharp_input+0x110>)
 800db7e:	f002 f88f 	bl	800fca0 <iprintf>
 800db82:	e06f      	b.n	800dc64 <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 800db84:	687b      	ldr	r3, [r7, #4]
 800db86:	685b      	ldr	r3, [r3, #4]
 800db88:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 800db8a:	693b      	ldr	r3, [r7, #16]
 800db8c:	881b      	ldrh	r3, [r3, #0]
 800db8e:	b29b      	uxth	r3, r3
 800db90:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800db94:	d10c      	bne.n	800dbb0 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 800db96:	693b      	ldr	r3, [r7, #16]
 800db98:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 800db9a:	2b06      	cmp	r3, #6
 800db9c:	d108      	bne.n	800dbb0 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 800db9e:	693b      	ldr	r3, [r7, #16]
 800dba0:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 800dba2:	2b04      	cmp	r3, #4
 800dba4:	d104      	bne.n	800dbb0 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 800dba6:	693b      	ldr	r3, [r7, #16]
 800dba8:	885b      	ldrh	r3, [r3, #2]
 800dbaa:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 800dbac:	2b08      	cmp	r3, #8
 800dbae:	d003      	beq.n	800dbb8 <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 800dbb0:	6878      	ldr	r0, [r7, #4]
 800dbb2:	f7f9 fe07 	bl	80077c4 <pbuf_free>
    return;
 800dbb6:	e055      	b.n	800dc64 <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 800dbb8:	693b      	ldr	r3, [r7, #16]
 800dbba:	330e      	adds	r3, #14
 800dbbc:	681b      	ldr	r3, [r3, #0]
 800dbbe:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 800dbc0:	693b      	ldr	r3, [r7, #16]
 800dbc2:	3318      	adds	r3, #24
 800dbc4:	681b      	ldr	r3, [r3, #0]
 800dbc6:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800dbc8:	683b      	ldr	r3, [r7, #0]
 800dbca:	3304      	adds	r3, #4
 800dbcc:	681b      	ldr	r3, [r3, #0]
 800dbce:	2b00      	cmp	r3, #0
 800dbd0:	d102      	bne.n	800dbd8 <etharp_input+0x74>
    for_us = 0;
 800dbd2:	2300      	movs	r3, #0
 800dbd4:	75fb      	strb	r3, [r7, #23]
 800dbd6:	e009      	b.n	800dbec <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 800dbd8:	68ba      	ldr	r2, [r7, #8]
 800dbda:	683b      	ldr	r3, [r7, #0]
 800dbdc:	3304      	adds	r3, #4
 800dbde:	681b      	ldr	r3, [r3, #0]
 800dbe0:	429a      	cmp	r2, r3
 800dbe2:	bf0c      	ite	eq
 800dbe4:	2301      	moveq	r3, #1
 800dbe6:	2300      	movne	r3, #0
 800dbe8:	b2db      	uxtb	r3, r3
 800dbea:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 800dbec:	693b      	ldr	r3, [r7, #16]
 800dbee:	f103 0208 	add.w	r2, r3, #8
 800dbf2:	7dfb      	ldrb	r3, [r7, #23]
 800dbf4:	2b00      	cmp	r3, #0
 800dbf6:	d001      	beq.n	800dbfc <etharp_input+0x98>
 800dbf8:	2301      	movs	r3, #1
 800dbfa:	e000      	b.n	800dbfe <etharp_input+0x9a>
 800dbfc:	2302      	movs	r3, #2
 800dbfe:	f107 010c 	add.w	r1, r7, #12
 800dc02:	6838      	ldr	r0, [r7, #0]
 800dc04:	f7ff fed8 	bl	800d9b8 <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 800dc08:	693b      	ldr	r3, [r7, #16]
 800dc0a:	88db      	ldrh	r3, [r3, #6]
 800dc0c:	b29b      	uxth	r3, r3
 800dc0e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800dc12:	d003      	beq.n	800dc1c <etharp_input+0xb8>
 800dc14:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800dc18:	d01e      	beq.n	800dc58 <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 800dc1a:	e020      	b.n	800dc5e <etharp_input+0xfa>
      if (for_us) {
 800dc1c:	7dfb      	ldrb	r3, [r7, #23]
 800dc1e:	2b00      	cmp	r3, #0
 800dc20:	d01c      	beq.n	800dc5c <etharp_input+0xf8>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 800dc22:	683b      	ldr	r3, [r7, #0]
 800dc24:	f103 0026 	add.w	r0, r3, #38	@ 0x26
 800dc28:	693b      	ldr	r3, [r7, #16]
 800dc2a:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 800dc2e:	683b      	ldr	r3, [r7, #0]
 800dc30:	f103 0526 	add.w	r5, r3, #38	@ 0x26
 800dc34:	683b      	ldr	r3, [r7, #0]
 800dc36:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 800dc38:	693a      	ldr	r2, [r7, #16]
 800dc3a:	3208      	adds	r2, #8
        etharp_raw(netif,
 800dc3c:	2102      	movs	r1, #2
 800dc3e:	9103      	str	r1, [sp, #12]
 800dc40:	f107 010c 	add.w	r1, r7, #12
 800dc44:	9102      	str	r1, [sp, #8]
 800dc46:	9201      	str	r2, [sp, #4]
 800dc48:	9300      	str	r3, [sp, #0]
 800dc4a:	462b      	mov	r3, r5
 800dc4c:	4622      	mov	r2, r4
 800dc4e:	4601      	mov	r1, r0
 800dc50:	6838      	ldr	r0, [r7, #0]
 800dc52:	f000 faeb 	bl	800e22c <etharp_raw>
      break;
 800dc56:	e001      	b.n	800dc5c <etharp_input+0xf8>
      break;
 800dc58:	bf00      	nop
 800dc5a:	e000      	b.n	800dc5e <etharp_input+0xfa>
      break;
 800dc5c:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 800dc5e:	6878      	ldr	r0, [r7, #4]
 800dc60:	f7f9 fdb0 	bl	80077c4 <pbuf_free>
}
 800dc64:	3718      	adds	r7, #24
 800dc66:	46bd      	mov	sp, r7
 800dc68:	bdb0      	pop	{r4, r5, r7, pc}
 800dc6a:	bf00      	nop
 800dc6c:	08012de4 	.word	0x08012de4
 800dc70:	08012f34 	.word	0x08012f34
 800dc74:	08012e5c 	.word	0x08012e5c

0800dc78 <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 800dc78:	b580      	push	{r7, lr}
 800dc7a:	b086      	sub	sp, #24
 800dc7c:	af02      	add	r7, sp, #8
 800dc7e:	60f8      	str	r0, [r7, #12]
 800dc80:	60b9      	str	r1, [r7, #8]
 800dc82:	4613      	mov	r3, r2
 800dc84:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 800dc86:	79fa      	ldrb	r2, [r7, #7]
 800dc88:	4944      	ldr	r1, [pc, #272]	@ (800dd9c <etharp_output_to_arp_index+0x124>)
 800dc8a:	4613      	mov	r3, r2
 800dc8c:	005b      	lsls	r3, r3, #1
 800dc8e:	4413      	add	r3, r2
 800dc90:	00db      	lsls	r3, r3, #3
 800dc92:	440b      	add	r3, r1
 800dc94:	3314      	adds	r3, #20
 800dc96:	781b      	ldrb	r3, [r3, #0]
 800dc98:	2b01      	cmp	r3, #1
 800dc9a:	d806      	bhi.n	800dcaa <etharp_output_to_arp_index+0x32>
 800dc9c:	4b40      	ldr	r3, [pc, #256]	@ (800dda0 <etharp_output_to_arp_index+0x128>)
 800dc9e:	f240 22ee 	movw	r2, #750	@ 0x2ee
 800dca2:	4940      	ldr	r1, [pc, #256]	@ (800dda4 <etharp_output_to_arp_index+0x12c>)
 800dca4:	4840      	ldr	r0, [pc, #256]	@ (800dda8 <etharp_output_to_arp_index+0x130>)
 800dca6:	f001 fffb 	bl	800fca0 <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 800dcaa:	79fa      	ldrb	r2, [r7, #7]
 800dcac:	493b      	ldr	r1, [pc, #236]	@ (800dd9c <etharp_output_to_arp_index+0x124>)
 800dcae:	4613      	mov	r3, r2
 800dcb0:	005b      	lsls	r3, r3, #1
 800dcb2:	4413      	add	r3, r2
 800dcb4:	00db      	lsls	r3, r3, #3
 800dcb6:	440b      	add	r3, r1
 800dcb8:	3314      	adds	r3, #20
 800dcba:	781b      	ldrb	r3, [r3, #0]
 800dcbc:	2b02      	cmp	r3, #2
 800dcbe:	d153      	bne.n	800dd68 <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 800dcc0:	79fa      	ldrb	r2, [r7, #7]
 800dcc2:	4936      	ldr	r1, [pc, #216]	@ (800dd9c <etharp_output_to_arp_index+0x124>)
 800dcc4:	4613      	mov	r3, r2
 800dcc6:	005b      	lsls	r3, r3, #1
 800dcc8:	4413      	add	r3, r2
 800dcca:	00db      	lsls	r3, r3, #3
 800dccc:	440b      	add	r3, r1
 800dcce:	3312      	adds	r3, #18
 800dcd0:	881b      	ldrh	r3, [r3, #0]
 800dcd2:	f5b3 7f8e 	cmp.w	r3, #284	@ 0x11c
 800dcd6:	d919      	bls.n	800dd0c <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 800dcd8:	79fa      	ldrb	r2, [r7, #7]
 800dcda:	4613      	mov	r3, r2
 800dcdc:	005b      	lsls	r3, r3, #1
 800dcde:	4413      	add	r3, r2
 800dce0:	00db      	lsls	r3, r3, #3
 800dce2:	4a2e      	ldr	r2, [pc, #184]	@ (800dd9c <etharp_output_to_arp_index+0x124>)
 800dce4:	4413      	add	r3, r2
 800dce6:	3304      	adds	r3, #4
 800dce8:	4619      	mov	r1, r3
 800dcea:	68f8      	ldr	r0, [r7, #12]
 800dcec:	f000 fb4c 	bl	800e388 <etharp_request>
 800dcf0:	4603      	mov	r3, r0
 800dcf2:	2b00      	cmp	r3, #0
 800dcf4:	d138      	bne.n	800dd68 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 800dcf6:	79fa      	ldrb	r2, [r7, #7]
 800dcf8:	4928      	ldr	r1, [pc, #160]	@ (800dd9c <etharp_output_to_arp_index+0x124>)
 800dcfa:	4613      	mov	r3, r2
 800dcfc:	005b      	lsls	r3, r3, #1
 800dcfe:	4413      	add	r3, r2
 800dd00:	00db      	lsls	r3, r3, #3
 800dd02:	440b      	add	r3, r1
 800dd04:	3314      	adds	r3, #20
 800dd06:	2203      	movs	r2, #3
 800dd08:	701a      	strb	r2, [r3, #0]
 800dd0a:	e02d      	b.n	800dd68 <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 800dd0c:	79fa      	ldrb	r2, [r7, #7]
 800dd0e:	4923      	ldr	r1, [pc, #140]	@ (800dd9c <etharp_output_to_arp_index+0x124>)
 800dd10:	4613      	mov	r3, r2
 800dd12:	005b      	lsls	r3, r3, #1
 800dd14:	4413      	add	r3, r2
 800dd16:	00db      	lsls	r3, r3, #3
 800dd18:	440b      	add	r3, r1
 800dd1a:	3312      	adds	r3, #18
 800dd1c:	881b      	ldrh	r3, [r3, #0]
 800dd1e:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 800dd22:	d321      	bcc.n	800dd68 <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 800dd24:	79fa      	ldrb	r2, [r7, #7]
 800dd26:	4613      	mov	r3, r2
 800dd28:	005b      	lsls	r3, r3, #1
 800dd2a:	4413      	add	r3, r2
 800dd2c:	00db      	lsls	r3, r3, #3
 800dd2e:	4a1b      	ldr	r2, [pc, #108]	@ (800dd9c <etharp_output_to_arp_index+0x124>)
 800dd30:	4413      	add	r3, r2
 800dd32:	1d19      	adds	r1, r3, #4
 800dd34:	79fa      	ldrb	r2, [r7, #7]
 800dd36:	4613      	mov	r3, r2
 800dd38:	005b      	lsls	r3, r3, #1
 800dd3a:	4413      	add	r3, r2
 800dd3c:	00db      	lsls	r3, r3, #3
 800dd3e:	3308      	adds	r3, #8
 800dd40:	4a16      	ldr	r2, [pc, #88]	@ (800dd9c <etharp_output_to_arp_index+0x124>)
 800dd42:	4413      	add	r3, r2
 800dd44:	3304      	adds	r3, #4
 800dd46:	461a      	mov	r2, r3
 800dd48:	68f8      	ldr	r0, [r7, #12]
 800dd4a:	f000 fafb 	bl	800e344 <etharp_request_dst>
 800dd4e:	4603      	mov	r3, r0
 800dd50:	2b00      	cmp	r3, #0
 800dd52:	d109      	bne.n	800dd68 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 800dd54:	79fa      	ldrb	r2, [r7, #7]
 800dd56:	4911      	ldr	r1, [pc, #68]	@ (800dd9c <etharp_output_to_arp_index+0x124>)
 800dd58:	4613      	mov	r3, r2
 800dd5a:	005b      	lsls	r3, r3, #1
 800dd5c:	4413      	add	r3, r2
 800dd5e:	00db      	lsls	r3, r3, #3
 800dd60:	440b      	add	r3, r1
 800dd62:	3314      	adds	r3, #20
 800dd64:	2203      	movs	r2, #3
 800dd66:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 800dd68:	68fb      	ldr	r3, [r7, #12]
 800dd6a:	f103 0126 	add.w	r1, r3, #38	@ 0x26
 800dd6e:	79fa      	ldrb	r2, [r7, #7]
 800dd70:	4613      	mov	r3, r2
 800dd72:	005b      	lsls	r3, r3, #1
 800dd74:	4413      	add	r3, r2
 800dd76:	00db      	lsls	r3, r3, #3
 800dd78:	3308      	adds	r3, #8
 800dd7a:	4a08      	ldr	r2, [pc, #32]	@ (800dd9c <etharp_output_to_arp_index+0x124>)
 800dd7c:	4413      	add	r3, r2
 800dd7e:	3304      	adds	r3, #4
 800dd80:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800dd84:	9200      	str	r2, [sp, #0]
 800dd86:	460a      	mov	r2, r1
 800dd88:	68b9      	ldr	r1, [r7, #8]
 800dd8a:	68f8      	ldr	r0, [r7, #12]
 800dd8c:	f001 fe40 	bl	800fa10 <ethernet_output>
 800dd90:	4603      	mov	r3, r0
}
 800dd92:	4618      	mov	r0, r3
 800dd94:	3710      	adds	r7, #16
 800dd96:	46bd      	mov	sp, r7
 800dd98:	bd80      	pop	{r7, pc}
 800dd9a:	bf00      	nop
 800dd9c:	20008214 	.word	0x20008214
 800dda0:	08012de4 	.word	0x08012de4
 800dda4:	08012f54 	.word	0x08012f54
 800dda8:	08012e5c 	.word	0x08012e5c

0800ddac <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 800ddac:	b580      	push	{r7, lr}
 800ddae:	b08a      	sub	sp, #40	@ 0x28
 800ddb0:	af02      	add	r7, sp, #8
 800ddb2:	60f8      	str	r0, [r7, #12]
 800ddb4:	60b9      	str	r1, [r7, #8]
 800ddb6:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 800ddb8:	687b      	ldr	r3, [r7, #4]
 800ddba:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 800ddbc:	68fb      	ldr	r3, [r7, #12]
 800ddbe:	2b00      	cmp	r3, #0
 800ddc0:	d106      	bne.n	800ddd0 <etharp_output+0x24>
 800ddc2:	4b73      	ldr	r3, [pc, #460]	@ (800df90 <etharp_output+0x1e4>)
 800ddc4:	f240 321e 	movw	r2, #798	@ 0x31e
 800ddc8:	4972      	ldr	r1, [pc, #456]	@ (800df94 <etharp_output+0x1e8>)
 800ddca:	4873      	ldr	r0, [pc, #460]	@ (800df98 <etharp_output+0x1ec>)
 800ddcc:	f001 ff68 	bl	800fca0 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 800ddd0:	68bb      	ldr	r3, [r7, #8]
 800ddd2:	2b00      	cmp	r3, #0
 800ddd4:	d106      	bne.n	800dde4 <etharp_output+0x38>
 800ddd6:	4b6e      	ldr	r3, [pc, #440]	@ (800df90 <etharp_output+0x1e4>)
 800ddd8:	f240 321f 	movw	r2, #799	@ 0x31f
 800dddc:	496f      	ldr	r1, [pc, #444]	@ (800df9c <etharp_output+0x1f0>)
 800ddde:	486e      	ldr	r0, [pc, #440]	@ (800df98 <etharp_output+0x1ec>)
 800dde0:	f001 ff5e 	bl	800fca0 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 800dde4:	687b      	ldr	r3, [r7, #4]
 800dde6:	2b00      	cmp	r3, #0
 800dde8:	d106      	bne.n	800ddf8 <etharp_output+0x4c>
 800ddea:	4b69      	ldr	r3, [pc, #420]	@ (800df90 <etharp_output+0x1e4>)
 800ddec:	f44f 7248 	mov.w	r2, #800	@ 0x320
 800ddf0:	496b      	ldr	r1, [pc, #428]	@ (800dfa0 <etharp_output+0x1f4>)
 800ddf2:	4869      	ldr	r0, [pc, #420]	@ (800df98 <etharp_output+0x1ec>)
 800ddf4:	f001 ff54 	bl	800fca0 <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 800ddf8:	687b      	ldr	r3, [r7, #4]
 800ddfa:	681b      	ldr	r3, [r3, #0]
 800ddfc:	68f9      	ldr	r1, [r7, #12]
 800ddfe:	4618      	mov	r0, r3
 800de00:	f000 fef8 	bl	800ebf4 <ip4_addr_isbroadcast_u32>
 800de04:	4603      	mov	r3, r0
 800de06:	2b00      	cmp	r3, #0
 800de08:	d002      	beq.n	800de10 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 800de0a:	4b66      	ldr	r3, [pc, #408]	@ (800dfa4 <etharp_output+0x1f8>)
 800de0c:	61fb      	str	r3, [r7, #28]
 800de0e:	e0af      	b.n	800df70 <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 800de10:	687b      	ldr	r3, [r7, #4]
 800de12:	681b      	ldr	r3, [r3, #0]
 800de14:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800de18:	2be0      	cmp	r3, #224	@ 0xe0
 800de1a:	d118      	bne.n	800de4e <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 800de1c:	2301      	movs	r3, #1
 800de1e:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 800de20:	2300      	movs	r3, #0
 800de22:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 800de24:	235e      	movs	r3, #94	@ 0x5e
 800de26:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 800de28:	687b      	ldr	r3, [r7, #4]
 800de2a:	3301      	adds	r3, #1
 800de2c:	781b      	ldrb	r3, [r3, #0]
 800de2e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800de32:	b2db      	uxtb	r3, r3
 800de34:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 800de36:	687b      	ldr	r3, [r7, #4]
 800de38:	3302      	adds	r3, #2
 800de3a:	781b      	ldrb	r3, [r3, #0]
 800de3c:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 800de3e:	687b      	ldr	r3, [r7, #4]
 800de40:	3303      	adds	r3, #3
 800de42:	781b      	ldrb	r3, [r3, #0]
 800de44:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 800de46:	f107 0310 	add.w	r3, r7, #16
 800de4a:	61fb      	str	r3, [r7, #28]
 800de4c:	e090      	b.n	800df70 <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 800de4e:	687b      	ldr	r3, [r7, #4]
 800de50:	681a      	ldr	r2, [r3, #0]
 800de52:	68fb      	ldr	r3, [r7, #12]
 800de54:	3304      	adds	r3, #4
 800de56:	681b      	ldr	r3, [r3, #0]
 800de58:	405a      	eors	r2, r3
 800de5a:	68fb      	ldr	r3, [r7, #12]
 800de5c:	3308      	adds	r3, #8
 800de5e:	681b      	ldr	r3, [r3, #0]
 800de60:	4013      	ands	r3, r2
 800de62:	2b00      	cmp	r3, #0
 800de64:	d012      	beq.n	800de8c <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 800de66:	687b      	ldr	r3, [r7, #4]
 800de68:	681b      	ldr	r3, [r3, #0]
 800de6a:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 800de6c:	f64f 62a9 	movw	r2, #65193	@ 0xfea9
 800de70:	4293      	cmp	r3, r2
 800de72:	d00b      	beq.n	800de8c <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 800de74:	68fb      	ldr	r3, [r7, #12]
 800de76:	330c      	adds	r3, #12
 800de78:	681b      	ldr	r3, [r3, #0]
 800de7a:	2b00      	cmp	r3, #0
 800de7c:	d003      	beq.n	800de86 <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 800de7e:	68fb      	ldr	r3, [r7, #12]
 800de80:	330c      	adds	r3, #12
 800de82:	61bb      	str	r3, [r7, #24]
 800de84:	e002      	b.n	800de8c <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 800de86:	f06f 0303 	mvn.w	r3, #3
 800de8a:	e07d      	b.n	800df88 <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 800de8c:	4b46      	ldr	r3, [pc, #280]	@ (800dfa8 <etharp_output+0x1fc>)
 800de8e:	781b      	ldrb	r3, [r3, #0]
 800de90:	4619      	mov	r1, r3
 800de92:	4a46      	ldr	r2, [pc, #280]	@ (800dfac <etharp_output+0x200>)
 800de94:	460b      	mov	r3, r1
 800de96:	005b      	lsls	r3, r3, #1
 800de98:	440b      	add	r3, r1
 800de9a:	00db      	lsls	r3, r3, #3
 800de9c:	4413      	add	r3, r2
 800de9e:	3314      	adds	r3, #20
 800dea0:	781b      	ldrb	r3, [r3, #0]
 800dea2:	2b01      	cmp	r3, #1
 800dea4:	d925      	bls.n	800def2 <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 800dea6:	4b40      	ldr	r3, [pc, #256]	@ (800dfa8 <etharp_output+0x1fc>)
 800dea8:	781b      	ldrb	r3, [r3, #0]
 800deaa:	4619      	mov	r1, r3
 800deac:	4a3f      	ldr	r2, [pc, #252]	@ (800dfac <etharp_output+0x200>)
 800deae:	460b      	mov	r3, r1
 800deb0:	005b      	lsls	r3, r3, #1
 800deb2:	440b      	add	r3, r1
 800deb4:	00db      	lsls	r3, r3, #3
 800deb6:	4413      	add	r3, r2
 800deb8:	3308      	adds	r3, #8
 800deba:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 800debc:	68fa      	ldr	r2, [r7, #12]
 800debe:	429a      	cmp	r2, r3
 800dec0:	d117      	bne.n	800def2 <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 800dec2:	69bb      	ldr	r3, [r7, #24]
 800dec4:	681a      	ldr	r2, [r3, #0]
 800dec6:	4b38      	ldr	r3, [pc, #224]	@ (800dfa8 <etharp_output+0x1fc>)
 800dec8:	781b      	ldrb	r3, [r3, #0]
 800deca:	4618      	mov	r0, r3
 800decc:	4937      	ldr	r1, [pc, #220]	@ (800dfac <etharp_output+0x200>)
 800dece:	4603      	mov	r3, r0
 800ded0:	005b      	lsls	r3, r3, #1
 800ded2:	4403      	add	r3, r0
 800ded4:	00db      	lsls	r3, r3, #3
 800ded6:	440b      	add	r3, r1
 800ded8:	3304      	adds	r3, #4
 800deda:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 800dedc:	429a      	cmp	r2, r3
 800dede:	d108      	bne.n	800def2 <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 800dee0:	4b31      	ldr	r3, [pc, #196]	@ (800dfa8 <etharp_output+0x1fc>)
 800dee2:	781b      	ldrb	r3, [r3, #0]
 800dee4:	461a      	mov	r2, r3
 800dee6:	68b9      	ldr	r1, [r7, #8]
 800dee8:	68f8      	ldr	r0, [r7, #12]
 800deea:	f7ff fec5 	bl	800dc78 <etharp_output_to_arp_index>
 800deee:	4603      	mov	r3, r0
 800def0:	e04a      	b.n	800df88 <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 800def2:	2300      	movs	r3, #0
 800def4:	75fb      	strb	r3, [r7, #23]
 800def6:	e031      	b.n	800df5c <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 800def8:	7dfa      	ldrb	r2, [r7, #23]
 800defa:	492c      	ldr	r1, [pc, #176]	@ (800dfac <etharp_output+0x200>)
 800defc:	4613      	mov	r3, r2
 800defe:	005b      	lsls	r3, r3, #1
 800df00:	4413      	add	r3, r2
 800df02:	00db      	lsls	r3, r3, #3
 800df04:	440b      	add	r3, r1
 800df06:	3314      	adds	r3, #20
 800df08:	781b      	ldrb	r3, [r3, #0]
 800df0a:	2b01      	cmp	r3, #1
 800df0c:	d923      	bls.n	800df56 <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 800df0e:	7dfa      	ldrb	r2, [r7, #23]
 800df10:	4926      	ldr	r1, [pc, #152]	@ (800dfac <etharp_output+0x200>)
 800df12:	4613      	mov	r3, r2
 800df14:	005b      	lsls	r3, r3, #1
 800df16:	4413      	add	r3, r2
 800df18:	00db      	lsls	r3, r3, #3
 800df1a:	440b      	add	r3, r1
 800df1c:	3308      	adds	r3, #8
 800df1e:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 800df20:	68fa      	ldr	r2, [r7, #12]
 800df22:	429a      	cmp	r2, r3
 800df24:	d117      	bne.n	800df56 <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 800df26:	69bb      	ldr	r3, [r7, #24]
 800df28:	6819      	ldr	r1, [r3, #0]
 800df2a:	7dfa      	ldrb	r2, [r7, #23]
 800df2c:	481f      	ldr	r0, [pc, #124]	@ (800dfac <etharp_output+0x200>)
 800df2e:	4613      	mov	r3, r2
 800df30:	005b      	lsls	r3, r3, #1
 800df32:	4413      	add	r3, r2
 800df34:	00db      	lsls	r3, r3, #3
 800df36:	4403      	add	r3, r0
 800df38:	3304      	adds	r3, #4
 800df3a:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 800df3c:	4299      	cmp	r1, r3
 800df3e:	d10a      	bne.n	800df56 <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 800df40:	4a19      	ldr	r2, [pc, #100]	@ (800dfa8 <etharp_output+0x1fc>)
 800df42:	7dfb      	ldrb	r3, [r7, #23]
 800df44:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 800df46:	7dfb      	ldrb	r3, [r7, #23]
 800df48:	461a      	mov	r2, r3
 800df4a:	68b9      	ldr	r1, [r7, #8]
 800df4c:	68f8      	ldr	r0, [r7, #12]
 800df4e:	f7ff fe93 	bl	800dc78 <etharp_output_to_arp_index>
 800df52:	4603      	mov	r3, r0
 800df54:	e018      	b.n	800df88 <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 800df56:	7dfb      	ldrb	r3, [r7, #23]
 800df58:	3301      	adds	r3, #1
 800df5a:	75fb      	strb	r3, [r7, #23]
 800df5c:	7dfb      	ldrb	r3, [r7, #23]
 800df5e:	2b09      	cmp	r3, #9
 800df60:	d9ca      	bls.n	800def8 <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 800df62:	68ba      	ldr	r2, [r7, #8]
 800df64:	69b9      	ldr	r1, [r7, #24]
 800df66:	68f8      	ldr	r0, [r7, #12]
 800df68:	f000 f822 	bl	800dfb0 <etharp_query>
 800df6c:	4603      	mov	r3, r0
 800df6e:	e00b      	b.n	800df88 <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 800df70:	68fb      	ldr	r3, [r7, #12]
 800df72:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 800df76:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800df7a:	9300      	str	r3, [sp, #0]
 800df7c:	69fb      	ldr	r3, [r7, #28]
 800df7e:	68b9      	ldr	r1, [r7, #8]
 800df80:	68f8      	ldr	r0, [r7, #12]
 800df82:	f001 fd45 	bl	800fa10 <ethernet_output>
 800df86:	4603      	mov	r3, r0
}
 800df88:	4618      	mov	r0, r3
 800df8a:	3720      	adds	r7, #32
 800df8c:	46bd      	mov	sp, r7
 800df8e:	bd80      	pop	{r7, pc}
 800df90:	08012de4 	.word	0x08012de4
 800df94:	08012f34 	.word	0x08012f34
 800df98:	08012e5c 	.word	0x08012e5c
 800df9c:	08012f84 	.word	0x08012f84
 800dfa0:	08012f24 	.word	0x08012f24
 800dfa4:	080135a0 	.word	0x080135a0
 800dfa8:	20008304 	.word	0x20008304
 800dfac:	20008214 	.word	0x20008214

0800dfb0 <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 800dfb0:	b580      	push	{r7, lr}
 800dfb2:	b08c      	sub	sp, #48	@ 0x30
 800dfb4:	af02      	add	r7, sp, #8
 800dfb6:	60f8      	str	r0, [r7, #12]
 800dfb8:	60b9      	str	r1, [r7, #8]
 800dfba:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 800dfbc:	68fb      	ldr	r3, [r7, #12]
 800dfbe:	3326      	adds	r3, #38	@ 0x26
 800dfc0:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 800dfc2:	23ff      	movs	r3, #255	@ 0xff
 800dfc4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  int is_new_entry = 0;
 800dfc8:	2300      	movs	r3, #0
 800dfca:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 800dfcc:	68bb      	ldr	r3, [r7, #8]
 800dfce:	681b      	ldr	r3, [r3, #0]
 800dfd0:	68f9      	ldr	r1, [r7, #12]
 800dfd2:	4618      	mov	r0, r3
 800dfd4:	f000 fe0e 	bl	800ebf4 <ip4_addr_isbroadcast_u32>
 800dfd8:	4603      	mov	r3, r0
 800dfda:	2b00      	cmp	r3, #0
 800dfdc:	d10c      	bne.n	800dff8 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 800dfde:	68bb      	ldr	r3, [r7, #8]
 800dfe0:	681b      	ldr	r3, [r3, #0]
 800dfe2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 800dfe6:	2be0      	cmp	r3, #224	@ 0xe0
 800dfe8:	d006      	beq.n	800dff8 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 800dfea:	68bb      	ldr	r3, [r7, #8]
 800dfec:	2b00      	cmp	r3, #0
 800dfee:	d003      	beq.n	800dff8 <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 800dff0:	68bb      	ldr	r3, [r7, #8]
 800dff2:	681b      	ldr	r3, [r3, #0]
 800dff4:	2b00      	cmp	r3, #0
 800dff6:	d102      	bne.n	800dffe <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 800dff8:	f06f 030f 	mvn.w	r3, #15
 800dffc:	e101      	b.n	800e202 <etharp_query+0x252>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 800dffe:	68fa      	ldr	r2, [r7, #12]
 800e000:	2101      	movs	r1, #1
 800e002:	68b8      	ldr	r0, [r7, #8]
 800e004:	f7ff fb60 	bl	800d6c8 <etharp_find_entry>
 800e008:	4603      	mov	r3, r0
 800e00a:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 800e00c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800e010:	2b00      	cmp	r3, #0
 800e012:	da02      	bge.n	800e01a <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 800e014:	8a7b      	ldrh	r3, [r7, #18]
 800e016:	b25b      	sxtb	r3, r3
 800e018:	e0f3      	b.n	800e202 <etharp_query+0x252>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 800e01a:	8a7b      	ldrh	r3, [r7, #18]
 800e01c:	2b7e      	cmp	r3, #126	@ 0x7e
 800e01e:	d906      	bls.n	800e02e <etharp_query+0x7e>
 800e020:	4b7a      	ldr	r3, [pc, #488]	@ (800e20c <etharp_query+0x25c>)
 800e022:	f240 32c1 	movw	r2, #961	@ 0x3c1
 800e026:	497a      	ldr	r1, [pc, #488]	@ (800e210 <etharp_query+0x260>)
 800e028:	487a      	ldr	r0, [pc, #488]	@ (800e214 <etharp_query+0x264>)
 800e02a:	f001 fe39 	bl	800fca0 <iprintf>
  i = (netif_addr_idx_t)i_err;
 800e02e:	8a7b      	ldrh	r3, [r7, #18]
 800e030:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 800e032:	7c7a      	ldrb	r2, [r7, #17]
 800e034:	4978      	ldr	r1, [pc, #480]	@ (800e218 <etharp_query+0x268>)
 800e036:	4613      	mov	r3, r2
 800e038:	005b      	lsls	r3, r3, #1
 800e03a:	4413      	add	r3, r2
 800e03c:	00db      	lsls	r3, r3, #3
 800e03e:	440b      	add	r3, r1
 800e040:	3314      	adds	r3, #20
 800e042:	781b      	ldrb	r3, [r3, #0]
 800e044:	2b00      	cmp	r3, #0
 800e046:	d115      	bne.n	800e074 <etharp_query+0xc4>
    is_new_entry = 1;
 800e048:	2301      	movs	r3, #1
 800e04a:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 800e04c:	7c7a      	ldrb	r2, [r7, #17]
 800e04e:	4972      	ldr	r1, [pc, #456]	@ (800e218 <etharp_query+0x268>)
 800e050:	4613      	mov	r3, r2
 800e052:	005b      	lsls	r3, r3, #1
 800e054:	4413      	add	r3, r2
 800e056:	00db      	lsls	r3, r3, #3
 800e058:	440b      	add	r3, r1
 800e05a:	3314      	adds	r3, #20
 800e05c:	2201      	movs	r2, #1
 800e05e:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 800e060:	7c7a      	ldrb	r2, [r7, #17]
 800e062:	496d      	ldr	r1, [pc, #436]	@ (800e218 <etharp_query+0x268>)
 800e064:	4613      	mov	r3, r2
 800e066:	005b      	lsls	r3, r3, #1
 800e068:	4413      	add	r3, r2
 800e06a:	00db      	lsls	r3, r3, #3
 800e06c:	440b      	add	r3, r1
 800e06e:	3308      	adds	r3, #8
 800e070:	68fa      	ldr	r2, [r7, #12]
 800e072:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 800e074:	7c7a      	ldrb	r2, [r7, #17]
 800e076:	4968      	ldr	r1, [pc, #416]	@ (800e218 <etharp_query+0x268>)
 800e078:	4613      	mov	r3, r2
 800e07a:	005b      	lsls	r3, r3, #1
 800e07c:	4413      	add	r3, r2
 800e07e:	00db      	lsls	r3, r3, #3
 800e080:	440b      	add	r3, r1
 800e082:	3314      	adds	r3, #20
 800e084:	781b      	ldrb	r3, [r3, #0]
 800e086:	2b01      	cmp	r3, #1
 800e088:	d011      	beq.n	800e0ae <etharp_query+0xfe>
 800e08a:	7c7a      	ldrb	r2, [r7, #17]
 800e08c:	4962      	ldr	r1, [pc, #392]	@ (800e218 <etharp_query+0x268>)
 800e08e:	4613      	mov	r3, r2
 800e090:	005b      	lsls	r3, r3, #1
 800e092:	4413      	add	r3, r2
 800e094:	00db      	lsls	r3, r3, #3
 800e096:	440b      	add	r3, r1
 800e098:	3314      	adds	r3, #20
 800e09a:	781b      	ldrb	r3, [r3, #0]
 800e09c:	2b01      	cmp	r3, #1
 800e09e:	d806      	bhi.n	800e0ae <etharp_query+0xfe>
 800e0a0:	4b5a      	ldr	r3, [pc, #360]	@ (800e20c <etharp_query+0x25c>)
 800e0a2:	f240 32cd 	movw	r2, #973	@ 0x3cd
 800e0a6:	495d      	ldr	r1, [pc, #372]	@ (800e21c <etharp_query+0x26c>)
 800e0a8:	485a      	ldr	r0, [pc, #360]	@ (800e214 <etharp_query+0x264>)
 800e0aa:	f001 fdf9 	bl	800fca0 <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 800e0ae:	6a3b      	ldr	r3, [r7, #32]
 800e0b0:	2b00      	cmp	r3, #0
 800e0b2:	d102      	bne.n	800e0ba <etharp_query+0x10a>
 800e0b4:	687b      	ldr	r3, [r7, #4]
 800e0b6:	2b00      	cmp	r3, #0
 800e0b8:	d10c      	bne.n	800e0d4 <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 800e0ba:	68b9      	ldr	r1, [r7, #8]
 800e0bc:	68f8      	ldr	r0, [r7, #12]
 800e0be:	f000 f963 	bl	800e388 <etharp_request>
 800e0c2:	4603      	mov	r3, r0
 800e0c4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 800e0c8:	687b      	ldr	r3, [r7, #4]
 800e0ca:	2b00      	cmp	r3, #0
 800e0cc:	d102      	bne.n	800e0d4 <etharp_query+0x124>
      return result;
 800e0ce:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800e0d2:	e096      	b.n	800e202 <etharp_query+0x252>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 800e0d4:	687b      	ldr	r3, [r7, #4]
 800e0d6:	2b00      	cmp	r3, #0
 800e0d8:	d106      	bne.n	800e0e8 <etharp_query+0x138>
 800e0da:	4b4c      	ldr	r3, [pc, #304]	@ (800e20c <etharp_query+0x25c>)
 800e0dc:	f240 32e1 	movw	r2, #993	@ 0x3e1
 800e0e0:	494f      	ldr	r1, [pc, #316]	@ (800e220 <etharp_query+0x270>)
 800e0e2:	484c      	ldr	r0, [pc, #304]	@ (800e214 <etharp_query+0x264>)
 800e0e4:	f001 fddc 	bl	800fca0 <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 800e0e8:	7c7a      	ldrb	r2, [r7, #17]
 800e0ea:	494b      	ldr	r1, [pc, #300]	@ (800e218 <etharp_query+0x268>)
 800e0ec:	4613      	mov	r3, r2
 800e0ee:	005b      	lsls	r3, r3, #1
 800e0f0:	4413      	add	r3, r2
 800e0f2:	00db      	lsls	r3, r3, #3
 800e0f4:	440b      	add	r3, r1
 800e0f6:	3314      	adds	r3, #20
 800e0f8:	781b      	ldrb	r3, [r3, #0]
 800e0fa:	2b01      	cmp	r3, #1
 800e0fc:	d917      	bls.n	800e12e <etharp_query+0x17e>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 800e0fe:	4a49      	ldr	r2, [pc, #292]	@ (800e224 <etharp_query+0x274>)
 800e100:	7c7b      	ldrb	r3, [r7, #17]
 800e102:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 800e104:	7c7a      	ldrb	r2, [r7, #17]
 800e106:	4613      	mov	r3, r2
 800e108:	005b      	lsls	r3, r3, #1
 800e10a:	4413      	add	r3, r2
 800e10c:	00db      	lsls	r3, r3, #3
 800e10e:	3308      	adds	r3, #8
 800e110:	4a41      	ldr	r2, [pc, #260]	@ (800e218 <etharp_query+0x268>)
 800e112:	4413      	add	r3, r2
 800e114:	3304      	adds	r3, #4
 800e116:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800e11a:	9200      	str	r2, [sp, #0]
 800e11c:	697a      	ldr	r2, [r7, #20]
 800e11e:	6879      	ldr	r1, [r7, #4]
 800e120:	68f8      	ldr	r0, [r7, #12]
 800e122:	f001 fc75 	bl	800fa10 <ethernet_output>
 800e126:	4603      	mov	r3, r0
 800e128:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800e12c:	e067      	b.n	800e1fe <etharp_query+0x24e>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 800e12e:	7c7a      	ldrb	r2, [r7, #17]
 800e130:	4939      	ldr	r1, [pc, #228]	@ (800e218 <etharp_query+0x268>)
 800e132:	4613      	mov	r3, r2
 800e134:	005b      	lsls	r3, r3, #1
 800e136:	4413      	add	r3, r2
 800e138:	00db      	lsls	r3, r3, #3
 800e13a:	440b      	add	r3, r1
 800e13c:	3314      	adds	r3, #20
 800e13e:	781b      	ldrb	r3, [r3, #0]
 800e140:	2b01      	cmp	r3, #1
 800e142:	d15c      	bne.n	800e1fe <etharp_query+0x24e>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 800e144:	2300      	movs	r3, #0
 800e146:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 800e148:	687b      	ldr	r3, [r7, #4]
 800e14a:	61fb      	str	r3, [r7, #28]
    while (p) {
 800e14c:	e01c      	b.n	800e188 <etharp_query+0x1d8>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 800e14e:	69fb      	ldr	r3, [r7, #28]
 800e150:	895a      	ldrh	r2, [r3, #10]
 800e152:	69fb      	ldr	r3, [r7, #28]
 800e154:	891b      	ldrh	r3, [r3, #8]
 800e156:	429a      	cmp	r2, r3
 800e158:	d10a      	bne.n	800e170 <etharp_query+0x1c0>
 800e15a:	69fb      	ldr	r3, [r7, #28]
 800e15c:	681b      	ldr	r3, [r3, #0]
 800e15e:	2b00      	cmp	r3, #0
 800e160:	d006      	beq.n	800e170 <etharp_query+0x1c0>
 800e162:	4b2a      	ldr	r3, [pc, #168]	@ (800e20c <etharp_query+0x25c>)
 800e164:	f240 32f1 	movw	r2, #1009	@ 0x3f1
 800e168:	492f      	ldr	r1, [pc, #188]	@ (800e228 <etharp_query+0x278>)
 800e16a:	482a      	ldr	r0, [pc, #168]	@ (800e214 <etharp_query+0x264>)
 800e16c:	f001 fd98 	bl	800fca0 <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 800e170:	69fb      	ldr	r3, [r7, #28]
 800e172:	7b1b      	ldrb	r3, [r3, #12]
 800e174:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e178:	2b00      	cmp	r3, #0
 800e17a:	d002      	beq.n	800e182 <etharp_query+0x1d2>
        copy_needed = 1;
 800e17c:	2301      	movs	r3, #1
 800e17e:	61bb      	str	r3, [r7, #24]
        break;
 800e180:	e005      	b.n	800e18e <etharp_query+0x1de>
      }
      p = p->next;
 800e182:	69fb      	ldr	r3, [r7, #28]
 800e184:	681b      	ldr	r3, [r3, #0]
 800e186:	61fb      	str	r3, [r7, #28]
    while (p) {
 800e188:	69fb      	ldr	r3, [r7, #28]
 800e18a:	2b00      	cmp	r3, #0
 800e18c:	d1df      	bne.n	800e14e <etharp_query+0x19e>
    }
    if (copy_needed) {
 800e18e:	69bb      	ldr	r3, [r7, #24]
 800e190:	2b00      	cmp	r3, #0
 800e192:	d007      	beq.n	800e1a4 <etharp_query+0x1f4>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 800e194:	687a      	ldr	r2, [r7, #4]
 800e196:	f44f 7120 	mov.w	r1, #640	@ 0x280
 800e19a:	200e      	movs	r0, #14
 800e19c:	f7f9 fd6e 	bl	8007c7c <pbuf_clone>
 800e1a0:	61f8      	str	r0, [r7, #28]
 800e1a2:	e004      	b.n	800e1ae <etharp_query+0x1fe>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 800e1a4:	687b      	ldr	r3, [r7, #4]
 800e1a6:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 800e1a8:	69f8      	ldr	r0, [r7, #28]
 800e1aa:	f7f9 fbab 	bl	8007904 <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 800e1ae:	69fb      	ldr	r3, [r7, #28]
 800e1b0:	2b00      	cmp	r3, #0
 800e1b2:	d021      	beq.n	800e1f8 <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 800e1b4:	7c7a      	ldrb	r2, [r7, #17]
 800e1b6:	4918      	ldr	r1, [pc, #96]	@ (800e218 <etharp_query+0x268>)
 800e1b8:	4613      	mov	r3, r2
 800e1ba:	005b      	lsls	r3, r3, #1
 800e1bc:	4413      	add	r3, r2
 800e1be:	00db      	lsls	r3, r3, #3
 800e1c0:	440b      	add	r3, r1
 800e1c2:	681b      	ldr	r3, [r3, #0]
 800e1c4:	2b00      	cmp	r3, #0
 800e1c6:	d00a      	beq.n	800e1de <etharp_query+0x22e>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 800e1c8:	7c7a      	ldrb	r2, [r7, #17]
 800e1ca:	4913      	ldr	r1, [pc, #76]	@ (800e218 <etharp_query+0x268>)
 800e1cc:	4613      	mov	r3, r2
 800e1ce:	005b      	lsls	r3, r3, #1
 800e1d0:	4413      	add	r3, r2
 800e1d2:	00db      	lsls	r3, r3, #3
 800e1d4:	440b      	add	r3, r1
 800e1d6:	681b      	ldr	r3, [r3, #0]
 800e1d8:	4618      	mov	r0, r3
 800e1da:	f7f9 faf3 	bl	80077c4 <pbuf_free>
      }
      arp_table[i].q = p;
 800e1de:	7c7a      	ldrb	r2, [r7, #17]
 800e1e0:	490d      	ldr	r1, [pc, #52]	@ (800e218 <etharp_query+0x268>)
 800e1e2:	4613      	mov	r3, r2
 800e1e4:	005b      	lsls	r3, r3, #1
 800e1e6:	4413      	add	r3, r2
 800e1e8:	00db      	lsls	r3, r3, #3
 800e1ea:	440b      	add	r3, r1
 800e1ec:	69fa      	ldr	r2, [r7, #28]
 800e1ee:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 800e1f0:	2300      	movs	r3, #0
 800e1f2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800e1f6:	e002      	b.n	800e1fe <etharp_query+0x24e>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 800e1f8:	23ff      	movs	r3, #255	@ 0xff
 800e1fa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }
  }
  return result;
 800e1fe:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 800e202:	4618      	mov	r0, r3
 800e204:	3728      	adds	r7, #40	@ 0x28
 800e206:	46bd      	mov	sp, r7
 800e208:	bd80      	pop	{r7, pc}
 800e20a:	bf00      	nop
 800e20c:	08012de4 	.word	0x08012de4
 800e210:	08012f90 	.word	0x08012f90
 800e214:	08012e5c 	.word	0x08012e5c
 800e218:	20008214 	.word	0x20008214
 800e21c:	08012fa0 	.word	0x08012fa0
 800e220:	08012f84 	.word	0x08012f84
 800e224:	20008304 	.word	0x20008304
 800e228:	08012fc8 	.word	0x08012fc8

0800e22c <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 800e22c:	b580      	push	{r7, lr}
 800e22e:	b08a      	sub	sp, #40	@ 0x28
 800e230:	af02      	add	r7, sp, #8
 800e232:	60f8      	str	r0, [r7, #12]
 800e234:	60b9      	str	r1, [r7, #8]
 800e236:	607a      	str	r2, [r7, #4]
 800e238:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 800e23a:	2300      	movs	r3, #0
 800e23c:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 800e23e:	68fb      	ldr	r3, [r7, #12]
 800e240:	2b00      	cmp	r3, #0
 800e242:	d106      	bne.n	800e252 <etharp_raw+0x26>
 800e244:	4b3a      	ldr	r3, [pc, #232]	@ (800e330 <etharp_raw+0x104>)
 800e246:	f240 4257 	movw	r2, #1111	@ 0x457
 800e24a:	493a      	ldr	r1, [pc, #232]	@ (800e334 <etharp_raw+0x108>)
 800e24c:	483a      	ldr	r0, [pc, #232]	@ (800e338 <etharp_raw+0x10c>)
 800e24e:	f001 fd27 	bl	800fca0 <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 800e252:	f44f 7220 	mov.w	r2, #640	@ 0x280
 800e256:	211c      	movs	r1, #28
 800e258:	200e      	movs	r0, #14
 800e25a:	f7f8 ffcf 	bl	80071fc <pbuf_alloc>
 800e25e:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 800e260:	69bb      	ldr	r3, [r7, #24]
 800e262:	2b00      	cmp	r3, #0
 800e264:	d102      	bne.n	800e26c <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 800e266:	f04f 33ff 	mov.w	r3, #4294967295
 800e26a:	e05d      	b.n	800e328 <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 800e26c:	69bb      	ldr	r3, [r7, #24]
 800e26e:	895b      	ldrh	r3, [r3, #10]
 800e270:	2b1b      	cmp	r3, #27
 800e272:	d806      	bhi.n	800e282 <etharp_raw+0x56>
 800e274:	4b2e      	ldr	r3, [pc, #184]	@ (800e330 <etharp_raw+0x104>)
 800e276:	f240 4262 	movw	r2, #1122	@ 0x462
 800e27a:	4930      	ldr	r1, [pc, #192]	@ (800e33c <etharp_raw+0x110>)
 800e27c:	482e      	ldr	r0, [pc, #184]	@ (800e338 <etharp_raw+0x10c>)
 800e27e:	f001 fd0f 	bl	800fca0 <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 800e282:	69bb      	ldr	r3, [r7, #24]
 800e284:	685b      	ldr	r3, [r3, #4]
 800e286:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 800e288:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800e28a:	4618      	mov	r0, r3
 800e28c:	f7f7 ff60 	bl	8006150 <lwip_htons>
 800e290:	4603      	mov	r3, r0
 800e292:	461a      	mov	r2, r3
 800e294:	697b      	ldr	r3, [r7, #20]
 800e296:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 800e298:	68fb      	ldr	r3, [r7, #12]
 800e29a:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800e29e:	2b06      	cmp	r3, #6
 800e2a0:	d006      	beq.n	800e2b0 <etharp_raw+0x84>
 800e2a2:	4b23      	ldr	r3, [pc, #140]	@ (800e330 <etharp_raw+0x104>)
 800e2a4:	f240 4269 	movw	r2, #1129	@ 0x469
 800e2a8:	4925      	ldr	r1, [pc, #148]	@ (800e340 <etharp_raw+0x114>)
 800e2aa:	4823      	ldr	r0, [pc, #140]	@ (800e338 <etharp_raw+0x10c>)
 800e2ac:	f001 fcf8 	bl	800fca0 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 800e2b0:	697b      	ldr	r3, [r7, #20]
 800e2b2:	3308      	adds	r3, #8
 800e2b4:	2206      	movs	r2, #6
 800e2b6:	6839      	ldr	r1, [r7, #0]
 800e2b8:	4618      	mov	r0, r3
 800e2ba:	f001 fdcc 	bl	800fe56 <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 800e2be:	697b      	ldr	r3, [r7, #20]
 800e2c0:	3312      	adds	r3, #18
 800e2c2:	2206      	movs	r2, #6
 800e2c4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e2c6:	4618      	mov	r0, r3
 800e2c8:	f001 fdc5 	bl	800fe56 <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 800e2cc:	697b      	ldr	r3, [r7, #20]
 800e2ce:	330e      	adds	r3, #14
 800e2d0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e2d2:	6812      	ldr	r2, [r2, #0]
 800e2d4:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 800e2d6:	697b      	ldr	r3, [r7, #20]
 800e2d8:	3318      	adds	r3, #24
 800e2da:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e2dc:	6812      	ldr	r2, [r2, #0]
 800e2de:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 800e2e0:	697b      	ldr	r3, [r7, #20]
 800e2e2:	2200      	movs	r2, #0
 800e2e4:	701a      	strb	r2, [r3, #0]
 800e2e6:	2200      	movs	r2, #0
 800e2e8:	f042 0201 	orr.w	r2, r2, #1
 800e2ec:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 800e2ee:	697b      	ldr	r3, [r7, #20]
 800e2f0:	2200      	movs	r2, #0
 800e2f2:	f042 0208 	orr.w	r2, r2, #8
 800e2f6:	709a      	strb	r2, [r3, #2]
 800e2f8:	2200      	movs	r2, #0
 800e2fa:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 800e2fc:	697b      	ldr	r3, [r7, #20]
 800e2fe:	2206      	movs	r2, #6
 800e300:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 800e302:	697b      	ldr	r3, [r7, #20]
 800e304:	2204      	movs	r2, #4
 800e306:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 800e308:	f640 0306 	movw	r3, #2054	@ 0x806
 800e30c:	9300      	str	r3, [sp, #0]
 800e30e:	687b      	ldr	r3, [r7, #4]
 800e310:	68ba      	ldr	r2, [r7, #8]
 800e312:	69b9      	ldr	r1, [r7, #24]
 800e314:	68f8      	ldr	r0, [r7, #12]
 800e316:	f001 fb7b 	bl	800fa10 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 800e31a:	69b8      	ldr	r0, [r7, #24]
 800e31c:	f7f9 fa52 	bl	80077c4 <pbuf_free>
  p = NULL;
 800e320:	2300      	movs	r3, #0
 800e322:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 800e324:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800e328:	4618      	mov	r0, r3
 800e32a:	3720      	adds	r7, #32
 800e32c:	46bd      	mov	sp, r7
 800e32e:	bd80      	pop	{r7, pc}
 800e330:	08012de4 	.word	0x08012de4
 800e334:	08012f34 	.word	0x08012f34
 800e338:	08012e5c 	.word	0x08012e5c
 800e33c:	08012fe4 	.word	0x08012fe4
 800e340:	08013018 	.word	0x08013018

0800e344 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 800e344:	b580      	push	{r7, lr}
 800e346:	b088      	sub	sp, #32
 800e348:	af04      	add	r7, sp, #16
 800e34a:	60f8      	str	r0, [r7, #12]
 800e34c:	60b9      	str	r1, [r7, #8]
 800e34e:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 800e350:	68fb      	ldr	r3, [r7, #12]
 800e352:	f103 0126 	add.w	r1, r3, #38	@ 0x26
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 800e356:	68fb      	ldr	r3, [r7, #12]
 800e358:	f103 0026 	add.w	r0, r3, #38	@ 0x26
 800e35c:	68fb      	ldr	r3, [r7, #12]
 800e35e:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 800e360:	2201      	movs	r2, #1
 800e362:	9203      	str	r2, [sp, #12]
 800e364:	68ba      	ldr	r2, [r7, #8]
 800e366:	9202      	str	r2, [sp, #8]
 800e368:	4a06      	ldr	r2, [pc, #24]	@ (800e384 <etharp_request_dst+0x40>)
 800e36a:	9201      	str	r2, [sp, #4]
 800e36c:	9300      	str	r3, [sp, #0]
 800e36e:	4603      	mov	r3, r0
 800e370:	687a      	ldr	r2, [r7, #4]
 800e372:	68f8      	ldr	r0, [r7, #12]
 800e374:	f7ff ff5a 	bl	800e22c <etharp_raw>
 800e378:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 800e37a:	4618      	mov	r0, r3
 800e37c:	3710      	adds	r7, #16
 800e37e:	46bd      	mov	sp, r7
 800e380:	bd80      	pop	{r7, pc}
 800e382:	bf00      	nop
 800e384:	080135a8 	.word	0x080135a8

0800e388 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 800e388:	b580      	push	{r7, lr}
 800e38a:	b082      	sub	sp, #8
 800e38c:	af00      	add	r7, sp, #0
 800e38e:	6078      	str	r0, [r7, #4]
 800e390:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 800e392:	4a05      	ldr	r2, [pc, #20]	@ (800e3a8 <etharp_request+0x20>)
 800e394:	6839      	ldr	r1, [r7, #0]
 800e396:	6878      	ldr	r0, [r7, #4]
 800e398:	f7ff ffd4 	bl	800e344 <etharp_request_dst>
 800e39c:	4603      	mov	r3, r0
}
 800e39e:	4618      	mov	r0, r3
 800e3a0:	3708      	adds	r7, #8
 800e3a2:	46bd      	mov	sp, r7
 800e3a4:	bd80      	pop	{r7, pc}
 800e3a6:	bf00      	nop
 800e3a8:	080135a0 	.word	0x080135a0

0800e3ac <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 800e3ac:	b580      	push	{r7, lr}
 800e3ae:	b08e      	sub	sp, #56	@ 0x38
 800e3b0:	af04      	add	r7, sp, #16
 800e3b2:	6078      	str	r0, [r7, #4]
 800e3b4:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 800e3b6:	4b79      	ldr	r3, [pc, #484]	@ (800e59c <icmp_input+0x1f0>)
 800e3b8:	689b      	ldr	r3, [r3, #8]
 800e3ba:	627b      	str	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL_BYTES(iphdr_in);
 800e3bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e3be:	781b      	ldrb	r3, [r3, #0]
 800e3c0:	f003 030f 	and.w	r3, r3, #15
 800e3c4:	b2db      	uxtb	r3, r3
 800e3c6:	009b      	lsls	r3, r3, #2
 800e3c8:	b2db      	uxtb	r3, r3
 800e3ca:	847b      	strh	r3, [r7, #34]	@ 0x22
  if (hlen < IP_HLEN) {
 800e3cc:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800e3ce:	2b13      	cmp	r3, #19
 800e3d0:	f240 80cd 	bls.w	800e56e <icmp_input+0x1c2>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 800e3d4:	687b      	ldr	r3, [r7, #4]
 800e3d6:	895b      	ldrh	r3, [r3, #10]
 800e3d8:	2b03      	cmp	r3, #3
 800e3da:	f240 80ca 	bls.w	800e572 <icmp_input+0x1c6>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 800e3de:	687b      	ldr	r3, [r7, #4]
 800e3e0:	685b      	ldr	r3, [r3, #4]
 800e3e2:	781b      	ldrb	r3, [r3, #0]
 800e3e4:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 800e3e8:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800e3ec:	2b00      	cmp	r3, #0
 800e3ee:	f000 80b7 	beq.w	800e560 <icmp_input+0x1b4>
 800e3f2:	2b08      	cmp	r3, #8
 800e3f4:	f040 80b7 	bne.w	800e566 <icmp_input+0x1ba>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 800e3f8:	4b69      	ldr	r3, [pc, #420]	@ (800e5a0 <icmp_input+0x1f4>)
 800e3fa:	61fb      	str	r3, [r7, #28]
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 800e3fc:	4b67      	ldr	r3, [pc, #412]	@ (800e59c <icmp_input+0x1f0>)
 800e3fe:	695b      	ldr	r3, [r3, #20]
 800e400:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800e404:	2be0      	cmp	r3, #224	@ 0xe0
 800e406:	f000 80bb 	beq.w	800e580 <icmp_input+0x1d4>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 800e40a:	4b64      	ldr	r3, [pc, #400]	@ (800e59c <icmp_input+0x1f0>)
 800e40c:	695b      	ldr	r3, [r3, #20]
 800e40e:	4a63      	ldr	r2, [pc, #396]	@ (800e59c <icmp_input+0x1f0>)
 800e410:	6812      	ldr	r2, [r2, #0]
 800e412:	4611      	mov	r1, r2
 800e414:	4618      	mov	r0, r3
 800e416:	f000 fbed 	bl	800ebf4 <ip4_addr_isbroadcast_u32>
 800e41a:	4603      	mov	r3, r0
 800e41c:	2b00      	cmp	r3, #0
 800e41e:	f040 80b1 	bne.w	800e584 <icmp_input+0x1d8>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 800e422:	687b      	ldr	r3, [r7, #4]
 800e424:	891b      	ldrh	r3, [r3, #8]
 800e426:	2b07      	cmp	r3, #7
 800e428:	f240 80a5 	bls.w	800e576 <icmp_input+0x1ca>
          return;
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 800e42c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800e42e:	330e      	adds	r3, #14
 800e430:	4619      	mov	r1, r3
 800e432:	6878      	ldr	r0, [r7, #4]
 800e434:	f7f9 f930 	bl	8007698 <pbuf_add_header>
 800e438:	4603      	mov	r3, r0
 800e43a:	2b00      	cmp	r3, #0
 800e43c:	d04b      	beq.n	800e4d6 <icmp_input+0x12a>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 800e43e:	687b      	ldr	r3, [r7, #4]
 800e440:	891a      	ldrh	r2, [r3, #8]
 800e442:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800e444:	4413      	add	r3, r2
 800e446:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 800e448:	687b      	ldr	r3, [r7, #4]
 800e44a:	891b      	ldrh	r3, [r3, #8]
 800e44c:	8b7a      	ldrh	r2, [r7, #26]
 800e44e:	429a      	cmp	r2, r3
 800e450:	f0c0 809a 	bcc.w	800e588 <icmp_input+0x1dc>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 800e454:	8b7b      	ldrh	r3, [r7, #26]
 800e456:	f44f 7220 	mov.w	r2, #640	@ 0x280
 800e45a:	4619      	mov	r1, r3
 800e45c:	200e      	movs	r0, #14
 800e45e:	f7f8 fecd 	bl	80071fc <pbuf_alloc>
 800e462:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 800e464:	697b      	ldr	r3, [r7, #20]
 800e466:	2b00      	cmp	r3, #0
 800e468:	f000 8090 	beq.w	800e58c <icmp_input+0x1e0>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 800e46c:	697b      	ldr	r3, [r7, #20]
 800e46e:	895b      	ldrh	r3, [r3, #10]
 800e470:	461a      	mov	r2, r3
 800e472:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800e474:	3308      	adds	r3, #8
 800e476:	429a      	cmp	r2, r3
 800e478:	d203      	bcs.n	800e482 <icmp_input+0xd6>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 800e47a:	6978      	ldr	r0, [r7, #20]
 800e47c:	f7f9 f9a2 	bl	80077c4 <pbuf_free>
          goto icmperr;
 800e480:	e085      	b.n	800e58e <icmp_input+0x1e2>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 800e482:	697b      	ldr	r3, [r7, #20]
 800e484:	685b      	ldr	r3, [r3, #4]
 800e486:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800e488:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800e48a:	4618      	mov	r0, r3
 800e48c:	f001 fce3 	bl	800fe56 <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 800e490:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800e492:	4619      	mov	r1, r3
 800e494:	6978      	ldr	r0, [r7, #20]
 800e496:	f7f9 f90f 	bl	80076b8 <pbuf_remove_header>
 800e49a:	4603      	mov	r3, r0
 800e49c:	2b00      	cmp	r3, #0
 800e49e:	d009      	beq.n	800e4b4 <icmp_input+0x108>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 800e4a0:	4b40      	ldr	r3, [pc, #256]	@ (800e5a4 <icmp_input+0x1f8>)
 800e4a2:	22b6      	movs	r2, #182	@ 0xb6
 800e4a4:	4940      	ldr	r1, [pc, #256]	@ (800e5a8 <icmp_input+0x1fc>)
 800e4a6:	4841      	ldr	r0, [pc, #260]	@ (800e5ac <icmp_input+0x200>)
 800e4a8:	f001 fbfa 	bl	800fca0 <iprintf>
          pbuf_free(r);
 800e4ac:	6978      	ldr	r0, [r7, #20]
 800e4ae:	f7f9 f989 	bl	80077c4 <pbuf_free>
          goto icmperr;
 800e4b2:	e06c      	b.n	800e58e <icmp_input+0x1e2>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 800e4b4:	6879      	ldr	r1, [r7, #4]
 800e4b6:	6978      	ldr	r0, [r7, #20]
 800e4b8:	f7f9 fa9c 	bl	80079f4 <pbuf_copy>
 800e4bc:	4603      	mov	r3, r0
 800e4be:	2b00      	cmp	r3, #0
 800e4c0:	d003      	beq.n	800e4ca <icmp_input+0x11e>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 800e4c2:	6978      	ldr	r0, [r7, #20]
 800e4c4:	f7f9 f97e 	bl	80077c4 <pbuf_free>
          goto icmperr;
 800e4c8:	e061      	b.n	800e58e <icmp_input+0x1e2>
        }
        /* free the original p */
        pbuf_free(p);
 800e4ca:	6878      	ldr	r0, [r7, #4]
 800e4cc:	f7f9 f97a 	bl	80077c4 <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 800e4d0:	697b      	ldr	r3, [r7, #20]
 800e4d2:	607b      	str	r3, [r7, #4]
 800e4d4:	e00f      	b.n	800e4f6 <icmp_input+0x14a>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 800e4d6:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800e4d8:	330e      	adds	r3, #14
 800e4da:	4619      	mov	r1, r3
 800e4dc:	6878      	ldr	r0, [r7, #4]
 800e4de:	f7f9 f8eb 	bl	80076b8 <pbuf_remove_header>
 800e4e2:	4603      	mov	r3, r0
 800e4e4:	2b00      	cmp	r3, #0
 800e4e6:	d006      	beq.n	800e4f6 <icmp_input+0x14a>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 800e4e8:	4b2e      	ldr	r3, [pc, #184]	@ (800e5a4 <icmp_input+0x1f8>)
 800e4ea:	22c7      	movs	r2, #199	@ 0xc7
 800e4ec:	4930      	ldr	r1, [pc, #192]	@ (800e5b0 <icmp_input+0x204>)
 800e4ee:	482f      	ldr	r0, [pc, #188]	@ (800e5ac <icmp_input+0x200>)
 800e4f0:	f001 fbd6 	bl	800fca0 <iprintf>
          goto icmperr;
 800e4f4:	e04b      	b.n	800e58e <icmp_input+0x1e2>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 800e4f6:	687b      	ldr	r3, [r7, #4]
 800e4f8:	685b      	ldr	r3, [r3, #4]
 800e4fa:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 800e4fc:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800e4fe:	4619      	mov	r1, r3
 800e500:	6878      	ldr	r0, [r7, #4]
 800e502:	f7f9 f8c9 	bl	8007698 <pbuf_add_header>
 800e506:	4603      	mov	r3, r0
 800e508:	2b00      	cmp	r3, #0
 800e50a:	d12b      	bne.n	800e564 <icmp_input+0x1b8>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 800e50c:	687b      	ldr	r3, [r7, #4]
 800e50e:	685b      	ldr	r3, [r3, #4]
 800e510:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 800e512:	69fb      	ldr	r3, [r7, #28]
 800e514:	681a      	ldr	r2, [r3, #0]
 800e516:	68fb      	ldr	r3, [r7, #12]
 800e518:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 800e51a:	4b20      	ldr	r3, [pc, #128]	@ (800e59c <icmp_input+0x1f0>)
 800e51c:	691a      	ldr	r2, [r3, #16]
 800e51e:	68fb      	ldr	r3, [r7, #12]
 800e520:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 800e522:	693b      	ldr	r3, [r7, #16]
 800e524:	2200      	movs	r2, #0
 800e526:	701a      	strb	r2, [r3, #0]
        else {
          iecho->chksum = 0;
        }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
 800e528:	693b      	ldr	r3, [r7, #16]
 800e52a:	2200      	movs	r2, #0
 800e52c:	709a      	strb	r2, [r3, #2]
 800e52e:	2200      	movs	r2, #0
 800e530:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 800e532:	68fb      	ldr	r3, [r7, #12]
 800e534:	22ff      	movs	r2, #255	@ 0xff
 800e536:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 800e538:	68fb      	ldr	r3, [r7, #12]
 800e53a:	2200      	movs	r2, #0
 800e53c:	729a      	strb	r2, [r3, #10]
 800e53e:	2200      	movs	r2, #0
 800e540:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 800e542:	683b      	ldr	r3, [r7, #0]
 800e544:	9302      	str	r3, [sp, #8]
 800e546:	2301      	movs	r3, #1
 800e548:	9301      	str	r3, [sp, #4]
 800e54a:	2300      	movs	r3, #0
 800e54c:	9300      	str	r3, [sp, #0]
 800e54e:	23ff      	movs	r3, #255	@ 0xff
 800e550:	2200      	movs	r2, #0
 800e552:	69f9      	ldr	r1, [r7, #28]
 800e554:	6878      	ldr	r0, [r7, #4]
 800e556:	f000 fa75 	bl	800ea44 <ip4_output_if>
 800e55a:	4603      	mov	r3, r0
 800e55c:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 800e55e:	e001      	b.n	800e564 <icmp_input+0x1b8>
      break;
 800e560:	bf00      	nop
 800e562:	e000      	b.n	800e566 <icmp_input+0x1ba>
      break;
 800e564:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 800e566:	6878      	ldr	r0, [r7, #4]
 800e568:	f7f9 f92c 	bl	80077c4 <pbuf_free>
  return;
 800e56c:	e013      	b.n	800e596 <icmp_input+0x1ea>
    goto lenerr;
 800e56e:	bf00      	nop
 800e570:	e002      	b.n	800e578 <icmp_input+0x1cc>
    goto lenerr;
 800e572:	bf00      	nop
 800e574:	e000      	b.n	800e578 <icmp_input+0x1cc>
        goto lenerr;
 800e576:	bf00      	nop
lenerr:
  pbuf_free(p);
 800e578:	6878      	ldr	r0, [r7, #4]
 800e57a:	f7f9 f923 	bl	80077c4 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 800e57e:	e00a      	b.n	800e596 <icmp_input+0x1ea>
        goto icmperr;
 800e580:	bf00      	nop
 800e582:	e004      	b.n	800e58e <icmp_input+0x1e2>
        goto icmperr;
 800e584:	bf00      	nop
 800e586:	e002      	b.n	800e58e <icmp_input+0x1e2>
          goto icmperr;
 800e588:	bf00      	nop
 800e58a:	e000      	b.n	800e58e <icmp_input+0x1e2>
          goto icmperr;
 800e58c:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 800e58e:	6878      	ldr	r0, [r7, #4]
 800e590:	f7f9 f918 	bl	80077c4 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 800e594:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 800e596:	3728      	adds	r7, #40	@ 0x28
 800e598:	46bd      	mov	sp, r7
 800e59a:	bd80      	pop	{r7, pc}
 800e59c:	20005298 	.word	0x20005298
 800e5a0:	200052ac 	.word	0x200052ac
 800e5a4:	0801305c 	.word	0x0801305c
 800e5a8:	08013094 	.word	0x08013094
 800e5ac:	080130cc 	.word	0x080130cc
 800e5b0:	080130f4 	.word	0x080130f4

0800e5b4 <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 800e5b4:	b580      	push	{r7, lr}
 800e5b6:	b082      	sub	sp, #8
 800e5b8:	af00      	add	r7, sp, #0
 800e5ba:	6078      	str	r0, [r7, #4]
 800e5bc:	460b      	mov	r3, r1
 800e5be:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 800e5c0:	78fb      	ldrb	r3, [r7, #3]
 800e5c2:	461a      	mov	r2, r3
 800e5c4:	2103      	movs	r1, #3
 800e5c6:	6878      	ldr	r0, [r7, #4]
 800e5c8:	f000 f814 	bl	800e5f4 <icmp_send_response>
}
 800e5cc:	bf00      	nop
 800e5ce:	3708      	adds	r7, #8
 800e5d0:	46bd      	mov	sp, r7
 800e5d2:	bd80      	pop	{r7, pc}

0800e5d4 <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 800e5d4:	b580      	push	{r7, lr}
 800e5d6:	b082      	sub	sp, #8
 800e5d8:	af00      	add	r7, sp, #0
 800e5da:	6078      	str	r0, [r7, #4]
 800e5dc:	460b      	mov	r3, r1
 800e5de:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 800e5e0:	78fb      	ldrb	r3, [r7, #3]
 800e5e2:	461a      	mov	r2, r3
 800e5e4:	210b      	movs	r1, #11
 800e5e6:	6878      	ldr	r0, [r7, #4]
 800e5e8:	f000 f804 	bl	800e5f4 <icmp_send_response>
}
 800e5ec:	bf00      	nop
 800e5ee:	3708      	adds	r7, #8
 800e5f0:	46bd      	mov	sp, r7
 800e5f2:	bd80      	pop	{r7, pc}

0800e5f4 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 800e5f4:	b580      	push	{r7, lr}
 800e5f6:	b08c      	sub	sp, #48	@ 0x30
 800e5f8:	af04      	add	r7, sp, #16
 800e5fa:	6078      	str	r0, [r7, #4]
 800e5fc:	460b      	mov	r3, r1
 800e5fe:	70fb      	strb	r3, [r7, #3]
 800e600:	4613      	mov	r3, r2
 800e602:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 800e604:	f44f 7220 	mov.w	r2, #640	@ 0x280
 800e608:	2124      	movs	r1, #36	@ 0x24
 800e60a:	2022      	movs	r0, #34	@ 0x22
 800e60c:	f7f8 fdf6 	bl	80071fc <pbuf_alloc>
 800e610:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 800e612:	69fb      	ldr	r3, [r7, #28]
 800e614:	2b00      	cmp	r3, #0
 800e616:	d04c      	beq.n	800e6b2 <icmp_send_response+0xbe>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 800e618:	69fb      	ldr	r3, [r7, #28]
 800e61a:	895b      	ldrh	r3, [r3, #10]
 800e61c:	2b23      	cmp	r3, #35	@ 0x23
 800e61e:	d806      	bhi.n	800e62e <icmp_send_response+0x3a>
 800e620:	4b26      	ldr	r3, [pc, #152]	@ (800e6bc <icmp_send_response+0xc8>)
 800e622:	f44f 72b4 	mov.w	r2, #360	@ 0x168
 800e626:	4926      	ldr	r1, [pc, #152]	@ (800e6c0 <icmp_send_response+0xcc>)
 800e628:	4826      	ldr	r0, [pc, #152]	@ (800e6c4 <icmp_send_response+0xd0>)
 800e62a:	f001 fb39 	bl	800fca0 <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 800e62e:	687b      	ldr	r3, [r7, #4]
 800e630:	685b      	ldr	r3, [r3, #4]
 800e632:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 800e634:	69fb      	ldr	r3, [r7, #28]
 800e636:	685b      	ldr	r3, [r3, #4]
 800e638:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 800e63a:	697b      	ldr	r3, [r7, #20]
 800e63c:	78fa      	ldrb	r2, [r7, #3]
 800e63e:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 800e640:	697b      	ldr	r3, [r7, #20]
 800e642:	78ba      	ldrb	r2, [r7, #2]
 800e644:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 800e646:	697b      	ldr	r3, [r7, #20]
 800e648:	2200      	movs	r2, #0
 800e64a:	711a      	strb	r2, [r3, #4]
 800e64c:	2200      	movs	r2, #0
 800e64e:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 800e650:	697b      	ldr	r3, [r7, #20]
 800e652:	2200      	movs	r2, #0
 800e654:	719a      	strb	r2, [r3, #6]
 800e656:	2200      	movs	r2, #0
 800e658:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 800e65a:	69fb      	ldr	r3, [r7, #28]
 800e65c:	685b      	ldr	r3, [r3, #4]
 800e65e:	f103 0008 	add.w	r0, r3, #8
 800e662:	687b      	ldr	r3, [r7, #4]
 800e664:	685b      	ldr	r3, [r3, #4]
 800e666:	221c      	movs	r2, #28
 800e668:	4619      	mov	r1, r3
 800e66a:	f001 fbf4 	bl	800fe56 <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 800e66e:	69bb      	ldr	r3, [r7, #24]
 800e670:	68db      	ldr	r3, [r3, #12]
 800e672:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 800e674:	f107 030c 	add.w	r3, r7, #12
 800e678:	4618      	mov	r0, r3
 800e67a:	f000 f825 	bl	800e6c8 <ip4_route>
 800e67e:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 800e680:	693b      	ldr	r3, [r7, #16]
 800e682:	2b00      	cmp	r3, #0
 800e684:	d011      	beq.n	800e6aa <icmp_send_response+0xb6>
    /* calculate checksum */
    icmphdr->chksum = 0;
 800e686:	697b      	ldr	r3, [r7, #20]
 800e688:	2200      	movs	r2, #0
 800e68a:	709a      	strb	r2, [r3, #2]
 800e68c:	2200      	movs	r2, #0
 800e68e:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 800e690:	f107 020c 	add.w	r2, r7, #12
 800e694:	693b      	ldr	r3, [r7, #16]
 800e696:	9302      	str	r3, [sp, #8]
 800e698:	2301      	movs	r3, #1
 800e69a:	9301      	str	r3, [sp, #4]
 800e69c:	2300      	movs	r3, #0
 800e69e:	9300      	str	r3, [sp, #0]
 800e6a0:	23ff      	movs	r3, #255	@ 0xff
 800e6a2:	2100      	movs	r1, #0
 800e6a4:	69f8      	ldr	r0, [r7, #28]
 800e6a6:	f000 f9cd 	bl	800ea44 <ip4_output_if>
  }
  pbuf_free(q);
 800e6aa:	69f8      	ldr	r0, [r7, #28]
 800e6ac:	f7f9 f88a 	bl	80077c4 <pbuf_free>
 800e6b0:	e000      	b.n	800e6b4 <icmp_send_response+0xc0>
    return;
 800e6b2:	bf00      	nop
}
 800e6b4:	3720      	adds	r7, #32
 800e6b6:	46bd      	mov	sp, r7
 800e6b8:	bd80      	pop	{r7, pc}
 800e6ba:	bf00      	nop
 800e6bc:	0801305c 	.word	0x0801305c
 800e6c0:	08013128 	.word	0x08013128
 800e6c4:	080130cc 	.word	0x080130cc

0800e6c8 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 800e6c8:	b480      	push	{r7}
 800e6ca:	b085      	sub	sp, #20
 800e6cc:	af00      	add	r7, sp, #0
 800e6ce:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 800e6d0:	4b33      	ldr	r3, [pc, #204]	@ (800e7a0 <ip4_route+0xd8>)
 800e6d2:	681b      	ldr	r3, [r3, #0]
 800e6d4:	60fb      	str	r3, [r7, #12]
 800e6d6:	e036      	b.n	800e746 <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800e6d8:	68fb      	ldr	r3, [r7, #12]
 800e6da:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800e6de:	f003 0301 	and.w	r3, r3, #1
 800e6e2:	b2db      	uxtb	r3, r3
 800e6e4:	2b00      	cmp	r3, #0
 800e6e6:	d02b      	beq.n	800e740 <ip4_route+0x78>
 800e6e8:	68fb      	ldr	r3, [r7, #12]
 800e6ea:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800e6ee:	089b      	lsrs	r3, r3, #2
 800e6f0:	f003 0301 	and.w	r3, r3, #1
 800e6f4:	b2db      	uxtb	r3, r3
 800e6f6:	2b00      	cmp	r3, #0
 800e6f8:	d022      	beq.n	800e740 <ip4_route+0x78>
 800e6fa:	68fb      	ldr	r3, [r7, #12]
 800e6fc:	3304      	adds	r3, #4
 800e6fe:	681b      	ldr	r3, [r3, #0]
 800e700:	2b00      	cmp	r3, #0
 800e702:	d01d      	beq.n	800e740 <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 800e704:	687b      	ldr	r3, [r7, #4]
 800e706:	681a      	ldr	r2, [r3, #0]
 800e708:	68fb      	ldr	r3, [r7, #12]
 800e70a:	3304      	adds	r3, #4
 800e70c:	681b      	ldr	r3, [r3, #0]
 800e70e:	405a      	eors	r2, r3
 800e710:	68fb      	ldr	r3, [r7, #12]
 800e712:	3308      	adds	r3, #8
 800e714:	681b      	ldr	r3, [r3, #0]
 800e716:	4013      	ands	r3, r2
 800e718:	2b00      	cmp	r3, #0
 800e71a:	d101      	bne.n	800e720 <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 800e71c:	68fb      	ldr	r3, [r7, #12]
 800e71e:	e038      	b.n	800e792 <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 800e720:	68fb      	ldr	r3, [r7, #12]
 800e722:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800e726:	f003 0302 	and.w	r3, r3, #2
 800e72a:	2b00      	cmp	r3, #0
 800e72c:	d108      	bne.n	800e740 <ip4_route+0x78>
 800e72e:	687b      	ldr	r3, [r7, #4]
 800e730:	681a      	ldr	r2, [r3, #0]
 800e732:	68fb      	ldr	r3, [r7, #12]
 800e734:	330c      	adds	r3, #12
 800e736:	681b      	ldr	r3, [r3, #0]
 800e738:	429a      	cmp	r2, r3
 800e73a:	d101      	bne.n	800e740 <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 800e73c:	68fb      	ldr	r3, [r7, #12]
 800e73e:	e028      	b.n	800e792 <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 800e740:	68fb      	ldr	r3, [r7, #12]
 800e742:	681b      	ldr	r3, [r3, #0]
 800e744:	60fb      	str	r3, [r7, #12]
 800e746:	68fb      	ldr	r3, [r7, #12]
 800e748:	2b00      	cmp	r3, #0
 800e74a:	d1c5      	bne.n	800e6d8 <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 800e74c:	4b15      	ldr	r3, [pc, #84]	@ (800e7a4 <ip4_route+0xdc>)
 800e74e:	681b      	ldr	r3, [r3, #0]
 800e750:	2b00      	cmp	r3, #0
 800e752:	d01a      	beq.n	800e78a <ip4_route+0xc2>
 800e754:	4b13      	ldr	r3, [pc, #76]	@ (800e7a4 <ip4_route+0xdc>)
 800e756:	681b      	ldr	r3, [r3, #0]
 800e758:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800e75c:	f003 0301 	and.w	r3, r3, #1
 800e760:	2b00      	cmp	r3, #0
 800e762:	d012      	beq.n	800e78a <ip4_route+0xc2>
 800e764:	4b0f      	ldr	r3, [pc, #60]	@ (800e7a4 <ip4_route+0xdc>)
 800e766:	681b      	ldr	r3, [r3, #0]
 800e768:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800e76c:	f003 0304 	and.w	r3, r3, #4
 800e770:	2b00      	cmp	r3, #0
 800e772:	d00a      	beq.n	800e78a <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 800e774:	4b0b      	ldr	r3, [pc, #44]	@ (800e7a4 <ip4_route+0xdc>)
 800e776:	681b      	ldr	r3, [r3, #0]
 800e778:	3304      	adds	r3, #4
 800e77a:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 800e77c:	2b00      	cmp	r3, #0
 800e77e:	d004      	beq.n	800e78a <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 800e780:	687b      	ldr	r3, [r7, #4]
 800e782:	681b      	ldr	r3, [r3, #0]
 800e784:	b2db      	uxtb	r3, r3
 800e786:	2b7f      	cmp	r3, #127	@ 0x7f
 800e788:	d101      	bne.n	800e78e <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 800e78a:	2300      	movs	r3, #0
 800e78c:	e001      	b.n	800e792 <ip4_route+0xca>
  }

  return netif_default;
 800e78e:	4b05      	ldr	r3, [pc, #20]	@ (800e7a4 <ip4_route+0xdc>)
 800e790:	681b      	ldr	r3, [r3, #0]
}
 800e792:	4618      	mov	r0, r3
 800e794:	3714      	adds	r7, #20
 800e796:	46bd      	mov	sp, r7
 800e798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e79c:	4770      	bx	lr
 800e79e:	bf00      	nop
 800e7a0:	200081a8 	.word	0x200081a8
 800e7a4:	200081ac 	.word	0x200081ac

0800e7a8 <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 800e7a8:	b580      	push	{r7, lr}
 800e7aa:	b082      	sub	sp, #8
 800e7ac:	af00      	add	r7, sp, #0
 800e7ae:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 800e7b0:	687b      	ldr	r3, [r7, #4]
 800e7b2:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800e7b6:	f003 0301 	and.w	r3, r3, #1
 800e7ba:	b2db      	uxtb	r3, r3
 800e7bc:	2b00      	cmp	r3, #0
 800e7be:	d016      	beq.n	800e7ee <ip4_input_accept+0x46>
 800e7c0:	687b      	ldr	r3, [r7, #4]
 800e7c2:	3304      	adds	r3, #4
 800e7c4:	681b      	ldr	r3, [r3, #0]
 800e7c6:	2b00      	cmp	r3, #0
 800e7c8:	d011      	beq.n	800e7ee <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 800e7ca:	4b0b      	ldr	r3, [pc, #44]	@ (800e7f8 <ip4_input_accept+0x50>)
 800e7cc:	695a      	ldr	r2, [r3, #20]
 800e7ce:	687b      	ldr	r3, [r7, #4]
 800e7d0:	3304      	adds	r3, #4
 800e7d2:	681b      	ldr	r3, [r3, #0]
 800e7d4:	429a      	cmp	r2, r3
 800e7d6:	d008      	beq.n	800e7ea <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 800e7d8:	4b07      	ldr	r3, [pc, #28]	@ (800e7f8 <ip4_input_accept+0x50>)
 800e7da:	695b      	ldr	r3, [r3, #20]
 800e7dc:	6879      	ldr	r1, [r7, #4]
 800e7de:	4618      	mov	r0, r3
 800e7e0:	f000 fa08 	bl	800ebf4 <ip4_addr_isbroadcast_u32>
 800e7e4:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 800e7e6:	2b00      	cmp	r3, #0
 800e7e8:	d001      	beq.n	800e7ee <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 800e7ea:	2301      	movs	r3, #1
 800e7ec:	e000      	b.n	800e7f0 <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 800e7ee:	2300      	movs	r3, #0
}
 800e7f0:	4618      	mov	r0, r3
 800e7f2:	3708      	adds	r7, #8
 800e7f4:	46bd      	mov	sp, r7
 800e7f6:	bd80      	pop	{r7, pc}
 800e7f8:	20005298 	.word	0x20005298

0800e7fc <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 800e7fc:	b580      	push	{r7, lr}
 800e7fe:	b086      	sub	sp, #24
 800e800:	af00      	add	r7, sp, #0
 800e802:	6078      	str	r0, [r7, #4]
 800e804:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 800e806:	687b      	ldr	r3, [r7, #4]
 800e808:	685b      	ldr	r3, [r3, #4]
 800e80a:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 800e80c:	697b      	ldr	r3, [r7, #20]
 800e80e:	781b      	ldrb	r3, [r3, #0]
 800e810:	091b      	lsrs	r3, r3, #4
 800e812:	b2db      	uxtb	r3, r3
 800e814:	2b04      	cmp	r3, #4
 800e816:	d004      	beq.n	800e822 <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 800e818:	6878      	ldr	r0, [r7, #4]
 800e81a:	f7f8 ffd3 	bl	80077c4 <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 800e81e:	2300      	movs	r3, #0
 800e820:	e107      	b.n	800ea32 <ip4_input+0x236>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 800e822:	697b      	ldr	r3, [r7, #20]
 800e824:	781b      	ldrb	r3, [r3, #0]
 800e826:	f003 030f 	and.w	r3, r3, #15
 800e82a:	b2db      	uxtb	r3, r3
 800e82c:	009b      	lsls	r3, r3, #2
 800e82e:	b2db      	uxtb	r3, r3
 800e830:	81fb      	strh	r3, [r7, #14]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 800e832:	697b      	ldr	r3, [r7, #20]
 800e834:	885b      	ldrh	r3, [r3, #2]
 800e836:	b29b      	uxth	r3, r3
 800e838:	4618      	mov	r0, r3
 800e83a:	f7f7 fc89 	bl	8006150 <lwip_htons>
 800e83e:	4603      	mov	r3, r0
 800e840:	81bb      	strh	r3, [r7, #12]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 800e842:	687b      	ldr	r3, [r7, #4]
 800e844:	891b      	ldrh	r3, [r3, #8]
 800e846:	89ba      	ldrh	r2, [r7, #12]
 800e848:	429a      	cmp	r2, r3
 800e84a:	d204      	bcs.n	800e856 <ip4_input+0x5a>
    pbuf_realloc(p, iphdr_len);
 800e84c:	89bb      	ldrh	r3, [r7, #12]
 800e84e:	4619      	mov	r1, r3
 800e850:	6878      	ldr	r0, [r7, #4]
 800e852:	f7f8 fe31 	bl	80074b8 <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 800e856:	687b      	ldr	r3, [r7, #4]
 800e858:	895b      	ldrh	r3, [r3, #10]
 800e85a:	89fa      	ldrh	r2, [r7, #14]
 800e85c:	429a      	cmp	r2, r3
 800e85e:	d807      	bhi.n	800e870 <ip4_input+0x74>
 800e860:	687b      	ldr	r3, [r7, #4]
 800e862:	891b      	ldrh	r3, [r3, #8]
 800e864:	89ba      	ldrh	r2, [r7, #12]
 800e866:	429a      	cmp	r2, r3
 800e868:	d802      	bhi.n	800e870 <ip4_input+0x74>
 800e86a:	89fb      	ldrh	r3, [r7, #14]
 800e86c:	2b13      	cmp	r3, #19
 800e86e:	d804      	bhi.n	800e87a <ip4_input+0x7e>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 800e870:	6878      	ldr	r0, [r7, #4]
 800e872:	f7f8 ffa7 	bl	80077c4 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 800e876:	2300      	movs	r3, #0
 800e878:	e0db      	b.n	800ea32 <ip4_input+0x236>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 800e87a:	697b      	ldr	r3, [r7, #20]
 800e87c:	691b      	ldr	r3, [r3, #16]
 800e87e:	4a6f      	ldr	r2, [pc, #444]	@ (800ea3c <ip4_input+0x240>)
 800e880:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 800e882:	697b      	ldr	r3, [r7, #20]
 800e884:	68db      	ldr	r3, [r3, #12]
 800e886:	4a6d      	ldr	r2, [pc, #436]	@ (800ea3c <ip4_input+0x240>)
 800e888:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 800e88a:	4b6c      	ldr	r3, [pc, #432]	@ (800ea3c <ip4_input+0x240>)
 800e88c:	695b      	ldr	r3, [r3, #20]
 800e88e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800e892:	2be0      	cmp	r3, #224	@ 0xe0
 800e894:	d112      	bne.n	800e8bc <ip4_input+0xc0>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 800e896:	683b      	ldr	r3, [r7, #0]
 800e898:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800e89c:	f003 0301 	and.w	r3, r3, #1
 800e8a0:	b2db      	uxtb	r3, r3
 800e8a2:	2b00      	cmp	r3, #0
 800e8a4:	d007      	beq.n	800e8b6 <ip4_input+0xba>
 800e8a6:	683b      	ldr	r3, [r7, #0]
 800e8a8:	3304      	adds	r3, #4
 800e8aa:	681b      	ldr	r3, [r3, #0]
 800e8ac:	2b00      	cmp	r3, #0
 800e8ae:	d002      	beq.n	800e8b6 <ip4_input+0xba>
      netif = inp;
 800e8b0:	683b      	ldr	r3, [r7, #0]
 800e8b2:	613b      	str	r3, [r7, #16]
 800e8b4:	e02a      	b.n	800e90c <ip4_input+0x110>
    } else {
      netif = NULL;
 800e8b6:	2300      	movs	r3, #0
 800e8b8:	613b      	str	r3, [r7, #16]
 800e8ba:	e027      	b.n	800e90c <ip4_input+0x110>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 800e8bc:	6838      	ldr	r0, [r7, #0]
 800e8be:	f7ff ff73 	bl	800e7a8 <ip4_input_accept>
 800e8c2:	4603      	mov	r3, r0
 800e8c4:	2b00      	cmp	r3, #0
 800e8c6:	d002      	beq.n	800e8ce <ip4_input+0xd2>
      netif = inp;
 800e8c8:	683b      	ldr	r3, [r7, #0]
 800e8ca:	613b      	str	r3, [r7, #16]
 800e8cc:	e01e      	b.n	800e90c <ip4_input+0x110>
    } else {
      netif = NULL;
 800e8ce:	2300      	movs	r3, #0
 800e8d0:	613b      	str	r3, [r7, #16]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 800e8d2:	4b5a      	ldr	r3, [pc, #360]	@ (800ea3c <ip4_input+0x240>)
 800e8d4:	695b      	ldr	r3, [r3, #20]
 800e8d6:	b2db      	uxtb	r3, r3
 800e8d8:	2b7f      	cmp	r3, #127	@ 0x7f
 800e8da:	d017      	beq.n	800e90c <ip4_input+0x110>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 800e8dc:	4b58      	ldr	r3, [pc, #352]	@ (800ea40 <ip4_input+0x244>)
 800e8de:	681b      	ldr	r3, [r3, #0]
 800e8e0:	613b      	str	r3, [r7, #16]
 800e8e2:	e00e      	b.n	800e902 <ip4_input+0x106>
          if (netif == inp) {
 800e8e4:	693a      	ldr	r2, [r7, #16]
 800e8e6:	683b      	ldr	r3, [r7, #0]
 800e8e8:	429a      	cmp	r2, r3
 800e8ea:	d006      	beq.n	800e8fa <ip4_input+0xfe>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 800e8ec:	6938      	ldr	r0, [r7, #16]
 800e8ee:	f7ff ff5b 	bl	800e7a8 <ip4_input_accept>
 800e8f2:	4603      	mov	r3, r0
 800e8f4:	2b00      	cmp	r3, #0
 800e8f6:	d108      	bne.n	800e90a <ip4_input+0x10e>
 800e8f8:	e000      	b.n	800e8fc <ip4_input+0x100>
            continue;
 800e8fa:	bf00      	nop
        NETIF_FOREACH(netif) {
 800e8fc:	693b      	ldr	r3, [r7, #16]
 800e8fe:	681b      	ldr	r3, [r3, #0]
 800e900:	613b      	str	r3, [r7, #16]
 800e902:	693b      	ldr	r3, [r7, #16]
 800e904:	2b00      	cmp	r3, #0
 800e906:	d1ed      	bne.n	800e8e4 <ip4_input+0xe8>
 800e908:	e000      	b.n	800e90c <ip4_input+0x110>
            break;
 800e90a:	bf00      	nop
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 800e90c:	4b4b      	ldr	r3, [pc, #300]	@ (800ea3c <ip4_input+0x240>)
 800e90e:	691b      	ldr	r3, [r3, #16]
 800e910:	6839      	ldr	r1, [r7, #0]
 800e912:	4618      	mov	r0, r3
 800e914:	f000 f96e 	bl	800ebf4 <ip4_addr_isbroadcast_u32>
 800e918:	4603      	mov	r3, r0
 800e91a:	2b00      	cmp	r3, #0
 800e91c:	d105      	bne.n	800e92a <ip4_input+0x12e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 800e91e:	4b47      	ldr	r3, [pc, #284]	@ (800ea3c <ip4_input+0x240>)
 800e920:	691b      	ldr	r3, [r3, #16]
 800e922:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 800e926:	2be0      	cmp	r3, #224	@ 0xe0
 800e928:	d104      	bne.n	800e934 <ip4_input+0x138>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 800e92a:	6878      	ldr	r0, [r7, #4]
 800e92c:	f7f8 ff4a 	bl	80077c4 <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 800e930:	2300      	movs	r3, #0
 800e932:	e07e      	b.n	800ea32 <ip4_input+0x236>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 800e934:	693b      	ldr	r3, [r7, #16]
 800e936:	2b00      	cmp	r3, #0
 800e938:	d104      	bne.n	800e944 <ip4_input+0x148>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 800e93a:	6878      	ldr	r0, [r7, #4]
 800e93c:	f7f8 ff42 	bl	80077c4 <pbuf_free>
    return ERR_OK;
 800e940:	2300      	movs	r3, #0
 800e942:	e076      	b.n	800ea32 <ip4_input+0x236>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 800e944:	697b      	ldr	r3, [r7, #20]
 800e946:	88db      	ldrh	r3, [r3, #6]
 800e948:	b29b      	uxth	r3, r3
 800e94a:	461a      	mov	r2, r3
 800e94c:	f64f 733f 	movw	r3, #65343	@ 0xff3f
 800e950:	4013      	ands	r3, r2
 800e952:	2b00      	cmp	r3, #0
 800e954:	d00b      	beq.n	800e96e <ip4_input+0x172>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 800e956:	6878      	ldr	r0, [r7, #4]
 800e958:	f000 fc92 	bl	800f280 <ip4_reass>
 800e95c:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 800e95e:	687b      	ldr	r3, [r7, #4]
 800e960:	2b00      	cmp	r3, #0
 800e962:	d101      	bne.n	800e968 <ip4_input+0x16c>
      return ERR_OK;
 800e964:	2300      	movs	r3, #0
 800e966:	e064      	b.n	800ea32 <ip4_input+0x236>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 800e968:	687b      	ldr	r3, [r7, #4]
 800e96a:	685b      	ldr	r3, [r3, #4]
 800e96c:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 800e96e:	4a33      	ldr	r2, [pc, #204]	@ (800ea3c <ip4_input+0x240>)
 800e970:	693b      	ldr	r3, [r7, #16]
 800e972:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 800e974:	4a31      	ldr	r2, [pc, #196]	@ (800ea3c <ip4_input+0x240>)
 800e976:	683b      	ldr	r3, [r7, #0]
 800e978:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 800e97a:	4a30      	ldr	r2, [pc, #192]	@ (800ea3c <ip4_input+0x240>)
 800e97c:	697b      	ldr	r3, [r7, #20]
 800e97e:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 800e980:	697b      	ldr	r3, [r7, #20]
 800e982:	781b      	ldrb	r3, [r3, #0]
 800e984:	f003 030f 	and.w	r3, r3, #15
 800e988:	b2db      	uxtb	r3, r3
 800e98a:	009b      	lsls	r3, r3, #2
 800e98c:	b2db      	uxtb	r3, r3
 800e98e:	461a      	mov	r2, r3
 800e990:	4b2a      	ldr	r3, [pc, #168]	@ (800ea3c <ip4_input+0x240>)
 800e992:	819a      	strh	r2, [r3, #12]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 800e994:	89fb      	ldrh	r3, [r7, #14]
 800e996:	4619      	mov	r1, r3
 800e998:	6878      	ldr	r0, [r7, #4]
 800e99a:	f7f8 fe8d 	bl	80076b8 <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 800e99e:	697b      	ldr	r3, [r7, #20]
 800e9a0:	7a5b      	ldrb	r3, [r3, #9]
 800e9a2:	2b11      	cmp	r3, #17
 800e9a4:	d006      	beq.n	800e9b4 <ip4_input+0x1b8>
 800e9a6:	2b11      	cmp	r3, #17
 800e9a8:	dc13      	bgt.n	800e9d2 <ip4_input+0x1d6>
 800e9aa:	2b01      	cmp	r3, #1
 800e9ac:	d00c      	beq.n	800e9c8 <ip4_input+0x1cc>
 800e9ae:	2b06      	cmp	r3, #6
 800e9b0:	d005      	beq.n	800e9be <ip4_input+0x1c2>
 800e9b2:	e00e      	b.n	800e9d2 <ip4_input+0x1d6>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 800e9b4:	6839      	ldr	r1, [r7, #0]
 800e9b6:	6878      	ldr	r0, [r7, #4]
 800e9b8:	f7fe fc68 	bl	800d28c <udp_input>
        break;
 800e9bc:	e026      	b.n	800ea0c <ip4_input+0x210>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case IP_PROTO_TCP:
        MIB2_STATS_INC(mib2.ipindelivers);
        tcp_input(p, inp);
 800e9be:	6839      	ldr	r1, [r7, #0]
 800e9c0:	6878      	ldr	r0, [r7, #4]
 800e9c2:	f7fa fd29 	bl	8009418 <tcp_input>
        break;
 800e9c6:	e021      	b.n	800ea0c <ip4_input+0x210>
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 800e9c8:	6839      	ldr	r1, [r7, #0]
 800e9ca:	6878      	ldr	r0, [r7, #4]
 800e9cc:	f7ff fcee 	bl	800e3ac <icmp_input>
        break;
 800e9d0:	e01c      	b.n	800ea0c <ip4_input+0x210>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 800e9d2:	4b1a      	ldr	r3, [pc, #104]	@ (800ea3c <ip4_input+0x240>)
 800e9d4:	695b      	ldr	r3, [r3, #20]
 800e9d6:	6939      	ldr	r1, [r7, #16]
 800e9d8:	4618      	mov	r0, r3
 800e9da:	f000 f90b 	bl	800ebf4 <ip4_addr_isbroadcast_u32>
 800e9de:	4603      	mov	r3, r0
 800e9e0:	2b00      	cmp	r3, #0
 800e9e2:	d10f      	bne.n	800ea04 <ip4_input+0x208>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 800e9e4:	4b15      	ldr	r3, [pc, #84]	@ (800ea3c <ip4_input+0x240>)
 800e9e6:	695b      	ldr	r3, [r3, #20]
 800e9e8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 800e9ec:	2be0      	cmp	r3, #224	@ 0xe0
 800e9ee:	d009      	beq.n	800ea04 <ip4_input+0x208>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 800e9f0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800e9f4:	4619      	mov	r1, r3
 800e9f6:	6878      	ldr	r0, [r7, #4]
 800e9f8:	f7f8 fed1 	bl	800779e <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 800e9fc:	2102      	movs	r1, #2
 800e9fe:	6878      	ldr	r0, [r7, #4]
 800ea00:	f7ff fdd8 	bl	800e5b4 <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 800ea04:	6878      	ldr	r0, [r7, #4]
 800ea06:	f7f8 fedd 	bl	80077c4 <pbuf_free>
        break;
 800ea0a:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 800ea0c:	4b0b      	ldr	r3, [pc, #44]	@ (800ea3c <ip4_input+0x240>)
 800ea0e:	2200      	movs	r2, #0
 800ea10:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 800ea12:	4b0a      	ldr	r3, [pc, #40]	@ (800ea3c <ip4_input+0x240>)
 800ea14:	2200      	movs	r2, #0
 800ea16:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 800ea18:	4b08      	ldr	r3, [pc, #32]	@ (800ea3c <ip4_input+0x240>)
 800ea1a:	2200      	movs	r2, #0
 800ea1c:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 800ea1e:	4b07      	ldr	r3, [pc, #28]	@ (800ea3c <ip4_input+0x240>)
 800ea20:	2200      	movs	r2, #0
 800ea22:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 800ea24:	4b05      	ldr	r3, [pc, #20]	@ (800ea3c <ip4_input+0x240>)
 800ea26:	2200      	movs	r2, #0
 800ea28:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 800ea2a:	4b04      	ldr	r3, [pc, #16]	@ (800ea3c <ip4_input+0x240>)
 800ea2c:	2200      	movs	r2, #0
 800ea2e:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 800ea30:	2300      	movs	r3, #0
}
 800ea32:	4618      	mov	r0, r3
 800ea34:	3718      	adds	r7, #24
 800ea36:	46bd      	mov	sp, r7
 800ea38:	bd80      	pop	{r7, pc}
 800ea3a:	bf00      	nop
 800ea3c:	20005298 	.word	0x20005298
 800ea40:	200081a8 	.word	0x200081a8

0800ea44 <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 800ea44:	b580      	push	{r7, lr}
 800ea46:	b08a      	sub	sp, #40	@ 0x28
 800ea48:	af04      	add	r7, sp, #16
 800ea4a:	60f8      	str	r0, [r7, #12]
 800ea4c:	60b9      	str	r1, [r7, #8]
 800ea4e:	607a      	str	r2, [r7, #4]
 800ea50:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 800ea52:	68bb      	ldr	r3, [r7, #8]
 800ea54:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 800ea56:	687b      	ldr	r3, [r7, #4]
 800ea58:	2b00      	cmp	r3, #0
 800ea5a:	d009      	beq.n	800ea70 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 800ea5c:	68bb      	ldr	r3, [r7, #8]
 800ea5e:	2b00      	cmp	r3, #0
 800ea60:	d003      	beq.n	800ea6a <ip4_output_if+0x26>
 800ea62:	68bb      	ldr	r3, [r7, #8]
 800ea64:	681b      	ldr	r3, [r3, #0]
 800ea66:	2b00      	cmp	r3, #0
 800ea68:	d102      	bne.n	800ea70 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 800ea6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ea6c:	3304      	adds	r3, #4
 800ea6e:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 800ea70:	78fa      	ldrb	r2, [r7, #3]
 800ea72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ea74:	9302      	str	r3, [sp, #8]
 800ea76:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800ea7a:	9301      	str	r3, [sp, #4]
 800ea7c:	f897 3020 	ldrb.w	r3, [r7, #32]
 800ea80:	9300      	str	r3, [sp, #0]
 800ea82:	4613      	mov	r3, r2
 800ea84:	687a      	ldr	r2, [r7, #4]
 800ea86:	6979      	ldr	r1, [r7, #20]
 800ea88:	68f8      	ldr	r0, [r7, #12]
 800ea8a:	f000 f805 	bl	800ea98 <ip4_output_if_src>
 800ea8e:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 800ea90:	4618      	mov	r0, r3
 800ea92:	3718      	adds	r7, #24
 800ea94:	46bd      	mov	sp, r7
 800ea96:	bd80      	pop	{r7, pc}

0800ea98 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 800ea98:	b580      	push	{r7, lr}
 800ea9a:	b088      	sub	sp, #32
 800ea9c:	af00      	add	r7, sp, #0
 800ea9e:	60f8      	str	r0, [r7, #12]
 800eaa0:	60b9      	str	r1, [r7, #8]
 800eaa2:	607a      	str	r2, [r7, #4]
 800eaa4:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 800eaa6:	68fb      	ldr	r3, [r7, #12]
 800eaa8:	7b9b      	ldrb	r3, [r3, #14]
 800eaaa:	2b01      	cmp	r3, #1
 800eaac:	d006      	beq.n	800eabc <ip4_output_if_src+0x24>
 800eaae:	4b4b      	ldr	r3, [pc, #300]	@ (800ebdc <ip4_output_if_src+0x144>)
 800eab0:	f44f 7255 	mov.w	r2, #852	@ 0x354
 800eab4:	494a      	ldr	r1, [pc, #296]	@ (800ebe0 <ip4_output_if_src+0x148>)
 800eab6:	484b      	ldr	r0, [pc, #300]	@ (800ebe4 <ip4_output_if_src+0x14c>)
 800eab8:	f001 f8f2 	bl	800fca0 <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 800eabc:	687b      	ldr	r3, [r7, #4]
 800eabe:	2b00      	cmp	r3, #0
 800eac0:	d060      	beq.n	800eb84 <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 800eac2:	2314      	movs	r3, #20
 800eac4:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 800eac6:	2114      	movs	r1, #20
 800eac8:	68f8      	ldr	r0, [r7, #12]
 800eaca:	f7f8 fde5 	bl	8007698 <pbuf_add_header>
 800eace:	4603      	mov	r3, r0
 800ead0:	2b00      	cmp	r3, #0
 800ead2:	d002      	beq.n	800eada <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 800ead4:	f06f 0301 	mvn.w	r3, #1
 800ead8:	e07c      	b.n	800ebd4 <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 800eada:	68fb      	ldr	r3, [r7, #12]
 800eadc:	685b      	ldr	r3, [r3, #4]
 800eade:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 800eae0:	68fb      	ldr	r3, [r7, #12]
 800eae2:	895b      	ldrh	r3, [r3, #10]
 800eae4:	2b13      	cmp	r3, #19
 800eae6:	d806      	bhi.n	800eaf6 <ip4_output_if_src+0x5e>
 800eae8:	4b3c      	ldr	r3, [pc, #240]	@ (800ebdc <ip4_output_if_src+0x144>)
 800eaea:	f44f 7262 	mov.w	r2, #904	@ 0x388
 800eaee:	493e      	ldr	r1, [pc, #248]	@ (800ebe8 <ip4_output_if_src+0x150>)
 800eaf0:	483c      	ldr	r0, [pc, #240]	@ (800ebe4 <ip4_output_if_src+0x14c>)
 800eaf2:	f001 f8d5 	bl	800fca0 <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 800eaf6:	69fb      	ldr	r3, [r7, #28]
 800eaf8:	78fa      	ldrb	r2, [r7, #3]
 800eafa:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 800eafc:	69fb      	ldr	r3, [r7, #28]
 800eafe:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 800eb02:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 800eb04:	687b      	ldr	r3, [r7, #4]
 800eb06:	681a      	ldr	r2, [r3, #0]
 800eb08:	69fb      	ldr	r3, [r7, #28]
 800eb0a:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 800eb0c:	8b7b      	ldrh	r3, [r7, #26]
 800eb0e:	089b      	lsrs	r3, r3, #2
 800eb10:	b29b      	uxth	r3, r3
 800eb12:	b2db      	uxtb	r3, r3
 800eb14:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800eb18:	b2da      	uxtb	r2, r3
 800eb1a:	69fb      	ldr	r3, [r7, #28]
 800eb1c:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 800eb1e:	69fb      	ldr	r3, [r7, #28]
 800eb20:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 800eb24:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 800eb26:	68fb      	ldr	r3, [r7, #12]
 800eb28:	891b      	ldrh	r3, [r3, #8]
 800eb2a:	4618      	mov	r0, r3
 800eb2c:	f7f7 fb10 	bl	8006150 <lwip_htons>
 800eb30:	4603      	mov	r3, r0
 800eb32:	461a      	mov	r2, r3
 800eb34:	69fb      	ldr	r3, [r7, #28]
 800eb36:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 800eb38:	69fb      	ldr	r3, [r7, #28]
 800eb3a:	2200      	movs	r2, #0
 800eb3c:	719a      	strb	r2, [r3, #6]
 800eb3e:	2200      	movs	r2, #0
 800eb40:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 800eb42:	4b2a      	ldr	r3, [pc, #168]	@ (800ebec <ip4_output_if_src+0x154>)
 800eb44:	881b      	ldrh	r3, [r3, #0]
 800eb46:	4618      	mov	r0, r3
 800eb48:	f7f7 fb02 	bl	8006150 <lwip_htons>
 800eb4c:	4603      	mov	r3, r0
 800eb4e:	461a      	mov	r2, r3
 800eb50:	69fb      	ldr	r3, [r7, #28]
 800eb52:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 800eb54:	4b25      	ldr	r3, [pc, #148]	@ (800ebec <ip4_output_if_src+0x154>)
 800eb56:	881b      	ldrh	r3, [r3, #0]
 800eb58:	3301      	adds	r3, #1
 800eb5a:	b29a      	uxth	r2, r3
 800eb5c:	4b23      	ldr	r3, [pc, #140]	@ (800ebec <ip4_output_if_src+0x154>)
 800eb5e:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 800eb60:	68bb      	ldr	r3, [r7, #8]
 800eb62:	2b00      	cmp	r3, #0
 800eb64:	d104      	bne.n	800eb70 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 800eb66:	4b22      	ldr	r3, [pc, #136]	@ (800ebf0 <ip4_output_if_src+0x158>)
 800eb68:	681a      	ldr	r2, [r3, #0]
 800eb6a:	69fb      	ldr	r3, [r7, #28]
 800eb6c:	60da      	str	r2, [r3, #12]
 800eb6e:	e003      	b.n	800eb78 <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 800eb70:	68bb      	ldr	r3, [r7, #8]
 800eb72:	681a      	ldr	r2, [r3, #0]
 800eb74:	69fb      	ldr	r3, [r7, #28]
 800eb76:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 800eb78:	69fb      	ldr	r3, [r7, #28]
 800eb7a:	2200      	movs	r2, #0
 800eb7c:	729a      	strb	r2, [r3, #10]
 800eb7e:	2200      	movs	r2, #0
 800eb80:	72da      	strb	r2, [r3, #11]
 800eb82:	e00f      	b.n	800eba4 <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 800eb84:	68fb      	ldr	r3, [r7, #12]
 800eb86:	895b      	ldrh	r3, [r3, #10]
 800eb88:	2b13      	cmp	r3, #19
 800eb8a:	d802      	bhi.n	800eb92 <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 800eb8c:	f06f 0301 	mvn.w	r3, #1
 800eb90:	e020      	b.n	800ebd4 <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 800eb92:	68fb      	ldr	r3, [r7, #12]
 800eb94:	685b      	ldr	r3, [r3, #4]
 800eb96:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 800eb98:	69fb      	ldr	r3, [r7, #28]
 800eb9a:	691b      	ldr	r3, [r3, #16]
 800eb9c:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 800eb9e:	f107 0314 	add.w	r3, r7, #20
 800eba2:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 800eba4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eba6:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800eba8:	2b00      	cmp	r3, #0
 800ebaa:	d00c      	beq.n	800ebc6 <ip4_output_if_src+0x12e>
 800ebac:	68fb      	ldr	r3, [r7, #12]
 800ebae:	891a      	ldrh	r2, [r3, #8]
 800ebb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ebb2:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800ebb4:	429a      	cmp	r2, r3
 800ebb6:	d906      	bls.n	800ebc6 <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 800ebb8:	687a      	ldr	r2, [r7, #4]
 800ebba:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800ebbc:	68f8      	ldr	r0, [r7, #12]
 800ebbe:	f000 fd53 	bl	800f668 <ip4_frag>
 800ebc2:	4603      	mov	r3, r0
 800ebc4:	e006      	b.n	800ebd4 <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 800ebc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ebc8:	695b      	ldr	r3, [r3, #20]
 800ebca:	687a      	ldr	r2, [r7, #4]
 800ebcc:	68f9      	ldr	r1, [r7, #12]
 800ebce:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800ebd0:	4798      	blx	r3
 800ebd2:	4603      	mov	r3, r0
}
 800ebd4:	4618      	mov	r0, r3
 800ebd6:	3720      	adds	r7, #32
 800ebd8:	46bd      	mov	sp, r7
 800ebda:	bd80      	pop	{r7, pc}
 800ebdc:	08013154 	.word	0x08013154
 800ebe0:	08013188 	.word	0x08013188
 800ebe4:	08013194 	.word	0x08013194
 800ebe8:	080131bc 	.word	0x080131bc
 800ebec:	20008306 	.word	0x20008306
 800ebf0:	0801359c 	.word	0x0801359c

0800ebf4 <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 800ebf4:	b480      	push	{r7}
 800ebf6:	b085      	sub	sp, #20
 800ebf8:	af00      	add	r7, sp, #0
 800ebfa:	6078      	str	r0, [r7, #4]
 800ebfc:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 800ebfe:	687b      	ldr	r3, [r7, #4]
 800ec00:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 800ec02:	687b      	ldr	r3, [r7, #4]
 800ec04:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ec08:	d002      	beq.n	800ec10 <ip4_addr_isbroadcast_u32+0x1c>
 800ec0a:	687b      	ldr	r3, [r7, #4]
 800ec0c:	2b00      	cmp	r3, #0
 800ec0e:	d101      	bne.n	800ec14 <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 800ec10:	2301      	movs	r3, #1
 800ec12:	e02a      	b.n	800ec6a <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 800ec14:	683b      	ldr	r3, [r7, #0]
 800ec16:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800ec1a:	f003 0302 	and.w	r3, r3, #2
 800ec1e:	2b00      	cmp	r3, #0
 800ec20:	d101      	bne.n	800ec26 <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 800ec22:	2300      	movs	r3, #0
 800ec24:	e021      	b.n	800ec6a <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 800ec26:	683b      	ldr	r3, [r7, #0]
 800ec28:	3304      	adds	r3, #4
 800ec2a:	681b      	ldr	r3, [r3, #0]
 800ec2c:	687a      	ldr	r2, [r7, #4]
 800ec2e:	429a      	cmp	r2, r3
 800ec30:	d101      	bne.n	800ec36 <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 800ec32:	2300      	movs	r3, #0
 800ec34:	e019      	b.n	800ec6a <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 800ec36:	68fa      	ldr	r2, [r7, #12]
 800ec38:	683b      	ldr	r3, [r7, #0]
 800ec3a:	3304      	adds	r3, #4
 800ec3c:	681b      	ldr	r3, [r3, #0]
 800ec3e:	405a      	eors	r2, r3
 800ec40:	683b      	ldr	r3, [r7, #0]
 800ec42:	3308      	adds	r3, #8
 800ec44:	681b      	ldr	r3, [r3, #0]
 800ec46:	4013      	ands	r3, r2
 800ec48:	2b00      	cmp	r3, #0
 800ec4a:	d10d      	bne.n	800ec68 <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 800ec4c:	683b      	ldr	r3, [r7, #0]
 800ec4e:	3308      	adds	r3, #8
 800ec50:	681b      	ldr	r3, [r3, #0]
 800ec52:	43da      	mvns	r2, r3
 800ec54:	687b      	ldr	r3, [r7, #4]
 800ec56:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 800ec58:	683b      	ldr	r3, [r7, #0]
 800ec5a:	3308      	adds	r3, #8
 800ec5c:	681b      	ldr	r3, [r3, #0]
 800ec5e:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 800ec60:	429a      	cmp	r2, r3
 800ec62:	d101      	bne.n	800ec68 <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 800ec64:	2301      	movs	r3, #1
 800ec66:	e000      	b.n	800ec6a <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 800ec68:	2300      	movs	r3, #0
  }
}
 800ec6a:	4618      	mov	r0, r3
 800ec6c:	3714      	adds	r7, #20
 800ec6e:	46bd      	mov	sp, r7
 800ec70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec74:	4770      	bx	lr
	...

0800ec78 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 800ec78:	b580      	push	{r7, lr}
 800ec7a:	b084      	sub	sp, #16
 800ec7c:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 800ec7e:	2300      	movs	r3, #0
 800ec80:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 800ec82:	4b12      	ldr	r3, [pc, #72]	@ (800eccc <ip_reass_tmr+0x54>)
 800ec84:	681b      	ldr	r3, [r3, #0]
 800ec86:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 800ec88:	e018      	b.n	800ecbc <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 800ec8a:	68fb      	ldr	r3, [r7, #12]
 800ec8c:	7fdb      	ldrb	r3, [r3, #31]
 800ec8e:	2b00      	cmp	r3, #0
 800ec90:	d00b      	beq.n	800ecaa <ip_reass_tmr+0x32>
      r->timer--;
 800ec92:	68fb      	ldr	r3, [r7, #12]
 800ec94:	7fdb      	ldrb	r3, [r3, #31]
 800ec96:	3b01      	subs	r3, #1
 800ec98:	b2da      	uxtb	r2, r3
 800ec9a:	68fb      	ldr	r3, [r7, #12]
 800ec9c:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 800ec9e:	68fb      	ldr	r3, [r7, #12]
 800eca0:	60bb      	str	r3, [r7, #8]
      r = r->next;
 800eca2:	68fb      	ldr	r3, [r7, #12]
 800eca4:	681b      	ldr	r3, [r3, #0]
 800eca6:	60fb      	str	r3, [r7, #12]
 800eca8:	e008      	b.n	800ecbc <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 800ecaa:	68fb      	ldr	r3, [r7, #12]
 800ecac:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 800ecae:	68fb      	ldr	r3, [r7, #12]
 800ecb0:	681b      	ldr	r3, [r3, #0]
 800ecb2:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 800ecb4:	68b9      	ldr	r1, [r7, #8]
 800ecb6:	6878      	ldr	r0, [r7, #4]
 800ecb8:	f000 f80a 	bl	800ecd0 <ip_reass_free_complete_datagram>
  while (r != NULL) {
 800ecbc:	68fb      	ldr	r3, [r7, #12]
 800ecbe:	2b00      	cmp	r3, #0
 800ecc0:	d1e3      	bne.n	800ec8a <ip_reass_tmr+0x12>
    }
  }
}
 800ecc2:	bf00      	nop
 800ecc4:	bf00      	nop
 800ecc6:	3710      	adds	r7, #16
 800ecc8:	46bd      	mov	sp, r7
 800ecca:	bd80      	pop	{r7, pc}
 800eccc:	20008308 	.word	0x20008308

0800ecd0 <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 800ecd0:	b580      	push	{r7, lr}
 800ecd2:	b088      	sub	sp, #32
 800ecd4:	af00      	add	r7, sp, #0
 800ecd6:	6078      	str	r0, [r7, #4]
 800ecd8:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 800ecda:	2300      	movs	r3, #0
 800ecdc:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 800ecde:	683a      	ldr	r2, [r7, #0]
 800ece0:	687b      	ldr	r3, [r7, #4]
 800ece2:	429a      	cmp	r2, r3
 800ece4:	d105      	bne.n	800ecf2 <ip_reass_free_complete_datagram+0x22>
 800ece6:	4b45      	ldr	r3, [pc, #276]	@ (800edfc <ip_reass_free_complete_datagram+0x12c>)
 800ece8:	22ab      	movs	r2, #171	@ 0xab
 800ecea:	4945      	ldr	r1, [pc, #276]	@ (800ee00 <ip_reass_free_complete_datagram+0x130>)
 800ecec:	4845      	ldr	r0, [pc, #276]	@ (800ee04 <ip_reass_free_complete_datagram+0x134>)
 800ecee:	f000 ffd7 	bl	800fca0 <iprintf>
  if (prev != NULL) {
 800ecf2:	683b      	ldr	r3, [r7, #0]
 800ecf4:	2b00      	cmp	r3, #0
 800ecf6:	d00a      	beq.n	800ed0e <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 800ecf8:	683b      	ldr	r3, [r7, #0]
 800ecfa:	681b      	ldr	r3, [r3, #0]
 800ecfc:	687a      	ldr	r2, [r7, #4]
 800ecfe:	429a      	cmp	r2, r3
 800ed00:	d005      	beq.n	800ed0e <ip_reass_free_complete_datagram+0x3e>
 800ed02:	4b3e      	ldr	r3, [pc, #248]	@ (800edfc <ip_reass_free_complete_datagram+0x12c>)
 800ed04:	22ad      	movs	r2, #173	@ 0xad
 800ed06:	4940      	ldr	r1, [pc, #256]	@ (800ee08 <ip_reass_free_complete_datagram+0x138>)
 800ed08:	483e      	ldr	r0, [pc, #248]	@ (800ee04 <ip_reass_free_complete_datagram+0x134>)
 800ed0a:	f000 ffc9 	bl	800fca0 <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 800ed0e:	687b      	ldr	r3, [r7, #4]
 800ed10:	685b      	ldr	r3, [r3, #4]
 800ed12:	685b      	ldr	r3, [r3, #4]
 800ed14:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 800ed16:	697b      	ldr	r3, [r7, #20]
 800ed18:	889b      	ldrh	r3, [r3, #4]
 800ed1a:	b29b      	uxth	r3, r3
 800ed1c:	2b00      	cmp	r3, #0
 800ed1e:	d12a      	bne.n	800ed76 <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 800ed20:	687b      	ldr	r3, [r7, #4]
 800ed22:	685b      	ldr	r3, [r3, #4]
 800ed24:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 800ed26:	697b      	ldr	r3, [r7, #20]
 800ed28:	681a      	ldr	r2, [r3, #0]
 800ed2a:	687b      	ldr	r3, [r7, #4]
 800ed2c:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 800ed2e:	69bb      	ldr	r3, [r7, #24]
 800ed30:	6858      	ldr	r0, [r3, #4]
 800ed32:	687b      	ldr	r3, [r7, #4]
 800ed34:	3308      	adds	r3, #8
 800ed36:	2214      	movs	r2, #20
 800ed38:	4619      	mov	r1, r3
 800ed3a:	f001 f88c 	bl	800fe56 <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 800ed3e:	2101      	movs	r1, #1
 800ed40:	69b8      	ldr	r0, [r7, #24]
 800ed42:	f7ff fc47 	bl	800e5d4 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 800ed46:	69b8      	ldr	r0, [r7, #24]
 800ed48:	f7f8 fdc4 	bl	80078d4 <pbuf_clen>
 800ed4c:	4603      	mov	r3, r0
 800ed4e:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 800ed50:	8bfa      	ldrh	r2, [r7, #30]
 800ed52:	8a7b      	ldrh	r3, [r7, #18]
 800ed54:	4413      	add	r3, r2
 800ed56:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ed5a:	db05      	blt.n	800ed68 <ip_reass_free_complete_datagram+0x98>
 800ed5c:	4b27      	ldr	r3, [pc, #156]	@ (800edfc <ip_reass_free_complete_datagram+0x12c>)
 800ed5e:	22bc      	movs	r2, #188	@ 0xbc
 800ed60:	492a      	ldr	r1, [pc, #168]	@ (800ee0c <ip_reass_free_complete_datagram+0x13c>)
 800ed62:	4828      	ldr	r0, [pc, #160]	@ (800ee04 <ip_reass_free_complete_datagram+0x134>)
 800ed64:	f000 ff9c 	bl	800fca0 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 800ed68:	8bfa      	ldrh	r2, [r7, #30]
 800ed6a:	8a7b      	ldrh	r3, [r7, #18]
 800ed6c:	4413      	add	r3, r2
 800ed6e:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 800ed70:	69b8      	ldr	r0, [r7, #24]
 800ed72:	f7f8 fd27 	bl	80077c4 <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 800ed76:	687b      	ldr	r3, [r7, #4]
 800ed78:	685b      	ldr	r3, [r3, #4]
 800ed7a:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 800ed7c:	e01f      	b.n	800edbe <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 800ed7e:	69bb      	ldr	r3, [r7, #24]
 800ed80:	685b      	ldr	r3, [r3, #4]
 800ed82:	617b      	str	r3, [r7, #20]
    pcur = p;
 800ed84:	69bb      	ldr	r3, [r7, #24]
 800ed86:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 800ed88:	697b      	ldr	r3, [r7, #20]
 800ed8a:	681b      	ldr	r3, [r3, #0]
 800ed8c:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 800ed8e:	68f8      	ldr	r0, [r7, #12]
 800ed90:	f7f8 fda0 	bl	80078d4 <pbuf_clen>
 800ed94:	4603      	mov	r3, r0
 800ed96:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 800ed98:	8bfa      	ldrh	r2, [r7, #30]
 800ed9a:	8a7b      	ldrh	r3, [r7, #18]
 800ed9c:	4413      	add	r3, r2
 800ed9e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800eda2:	db05      	blt.n	800edb0 <ip_reass_free_complete_datagram+0xe0>
 800eda4:	4b15      	ldr	r3, [pc, #84]	@ (800edfc <ip_reass_free_complete_datagram+0x12c>)
 800eda6:	22cc      	movs	r2, #204	@ 0xcc
 800eda8:	4918      	ldr	r1, [pc, #96]	@ (800ee0c <ip_reass_free_complete_datagram+0x13c>)
 800edaa:	4816      	ldr	r0, [pc, #88]	@ (800ee04 <ip_reass_free_complete_datagram+0x134>)
 800edac:	f000 ff78 	bl	800fca0 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 800edb0:	8bfa      	ldrh	r2, [r7, #30]
 800edb2:	8a7b      	ldrh	r3, [r7, #18]
 800edb4:	4413      	add	r3, r2
 800edb6:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 800edb8:	68f8      	ldr	r0, [r7, #12]
 800edba:	f7f8 fd03 	bl	80077c4 <pbuf_free>
  while (p != NULL) {
 800edbe:	69bb      	ldr	r3, [r7, #24]
 800edc0:	2b00      	cmp	r3, #0
 800edc2:	d1dc      	bne.n	800ed7e <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 800edc4:	6839      	ldr	r1, [r7, #0]
 800edc6:	6878      	ldr	r0, [r7, #4]
 800edc8:	f000 f8c2 	bl	800ef50 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 800edcc:	4b10      	ldr	r3, [pc, #64]	@ (800ee10 <ip_reass_free_complete_datagram+0x140>)
 800edce:	881b      	ldrh	r3, [r3, #0]
 800edd0:	8bfa      	ldrh	r2, [r7, #30]
 800edd2:	429a      	cmp	r2, r3
 800edd4:	d905      	bls.n	800ede2 <ip_reass_free_complete_datagram+0x112>
 800edd6:	4b09      	ldr	r3, [pc, #36]	@ (800edfc <ip_reass_free_complete_datagram+0x12c>)
 800edd8:	22d2      	movs	r2, #210	@ 0xd2
 800edda:	490e      	ldr	r1, [pc, #56]	@ (800ee14 <ip_reass_free_complete_datagram+0x144>)
 800eddc:	4809      	ldr	r0, [pc, #36]	@ (800ee04 <ip_reass_free_complete_datagram+0x134>)
 800edde:	f000 ff5f 	bl	800fca0 <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 800ede2:	4b0b      	ldr	r3, [pc, #44]	@ (800ee10 <ip_reass_free_complete_datagram+0x140>)
 800ede4:	881a      	ldrh	r2, [r3, #0]
 800ede6:	8bfb      	ldrh	r3, [r7, #30]
 800ede8:	1ad3      	subs	r3, r2, r3
 800edea:	b29a      	uxth	r2, r3
 800edec:	4b08      	ldr	r3, [pc, #32]	@ (800ee10 <ip_reass_free_complete_datagram+0x140>)
 800edee:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 800edf0:	8bfb      	ldrh	r3, [r7, #30]
}
 800edf2:	4618      	mov	r0, r3
 800edf4:	3720      	adds	r7, #32
 800edf6:	46bd      	mov	sp, r7
 800edf8:	bd80      	pop	{r7, pc}
 800edfa:	bf00      	nop
 800edfc:	080131ec 	.word	0x080131ec
 800ee00:	08013228 	.word	0x08013228
 800ee04:	08013234 	.word	0x08013234
 800ee08:	0801325c 	.word	0x0801325c
 800ee0c:	08013270 	.word	0x08013270
 800ee10:	2000830c 	.word	0x2000830c
 800ee14:	08013290 	.word	0x08013290

0800ee18 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 800ee18:	b580      	push	{r7, lr}
 800ee1a:	b08a      	sub	sp, #40	@ 0x28
 800ee1c:	af00      	add	r7, sp, #0
 800ee1e:	6078      	str	r0, [r7, #4]
 800ee20:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 800ee22:	2300      	movs	r3, #0
 800ee24:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 800ee26:	2300      	movs	r3, #0
 800ee28:	623b      	str	r3, [r7, #32]
    prev = NULL;
 800ee2a:	2300      	movs	r3, #0
 800ee2c:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 800ee2e:	2300      	movs	r3, #0
 800ee30:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 800ee32:	2300      	movs	r3, #0
 800ee34:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 800ee36:	4b28      	ldr	r3, [pc, #160]	@ (800eed8 <ip_reass_remove_oldest_datagram+0xc0>)
 800ee38:	681b      	ldr	r3, [r3, #0]
 800ee3a:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 800ee3c:	e030      	b.n	800eea0 <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 800ee3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee40:	695a      	ldr	r2, [r3, #20]
 800ee42:	687b      	ldr	r3, [r7, #4]
 800ee44:	68db      	ldr	r3, [r3, #12]
 800ee46:	429a      	cmp	r2, r3
 800ee48:	d10c      	bne.n	800ee64 <ip_reass_remove_oldest_datagram+0x4c>
 800ee4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee4c:	699a      	ldr	r2, [r3, #24]
 800ee4e:	687b      	ldr	r3, [r7, #4]
 800ee50:	691b      	ldr	r3, [r3, #16]
 800ee52:	429a      	cmp	r2, r3
 800ee54:	d106      	bne.n	800ee64 <ip_reass_remove_oldest_datagram+0x4c>
 800ee56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee58:	899a      	ldrh	r2, [r3, #12]
 800ee5a:	687b      	ldr	r3, [r7, #4]
 800ee5c:	889b      	ldrh	r3, [r3, #4]
 800ee5e:	b29b      	uxth	r3, r3
 800ee60:	429a      	cmp	r2, r3
 800ee62:	d014      	beq.n	800ee8e <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 800ee64:	693b      	ldr	r3, [r7, #16]
 800ee66:	3301      	adds	r3, #1
 800ee68:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 800ee6a:	6a3b      	ldr	r3, [r7, #32]
 800ee6c:	2b00      	cmp	r3, #0
 800ee6e:	d104      	bne.n	800ee7a <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 800ee70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee72:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 800ee74:	69fb      	ldr	r3, [r7, #28]
 800ee76:	61bb      	str	r3, [r7, #24]
 800ee78:	e009      	b.n	800ee8e <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 800ee7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee7c:	7fda      	ldrb	r2, [r3, #31]
 800ee7e:	6a3b      	ldr	r3, [r7, #32]
 800ee80:	7fdb      	ldrb	r3, [r3, #31]
 800ee82:	429a      	cmp	r2, r3
 800ee84:	d803      	bhi.n	800ee8e <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 800ee86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee88:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 800ee8a:	69fb      	ldr	r3, [r7, #28]
 800ee8c:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 800ee8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee90:	681b      	ldr	r3, [r3, #0]
 800ee92:	2b00      	cmp	r3, #0
 800ee94:	d001      	beq.n	800ee9a <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 800ee96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee98:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 800ee9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee9c:	681b      	ldr	r3, [r3, #0]
 800ee9e:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 800eea0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eea2:	2b00      	cmp	r3, #0
 800eea4:	d1cb      	bne.n	800ee3e <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 800eea6:	6a3b      	ldr	r3, [r7, #32]
 800eea8:	2b00      	cmp	r3, #0
 800eeaa:	d008      	beq.n	800eebe <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 800eeac:	69b9      	ldr	r1, [r7, #24]
 800eeae:	6a38      	ldr	r0, [r7, #32]
 800eeb0:	f7ff ff0e 	bl	800ecd0 <ip_reass_free_complete_datagram>
 800eeb4:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 800eeb6:	697a      	ldr	r2, [r7, #20]
 800eeb8:	68fb      	ldr	r3, [r7, #12]
 800eeba:	4413      	add	r3, r2
 800eebc:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 800eebe:	697a      	ldr	r2, [r7, #20]
 800eec0:	683b      	ldr	r3, [r7, #0]
 800eec2:	429a      	cmp	r2, r3
 800eec4:	da02      	bge.n	800eecc <ip_reass_remove_oldest_datagram+0xb4>
 800eec6:	693b      	ldr	r3, [r7, #16]
 800eec8:	2b01      	cmp	r3, #1
 800eeca:	dcac      	bgt.n	800ee26 <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 800eecc:	697b      	ldr	r3, [r7, #20]
}
 800eece:	4618      	mov	r0, r3
 800eed0:	3728      	adds	r7, #40	@ 0x28
 800eed2:	46bd      	mov	sp, r7
 800eed4:	bd80      	pop	{r7, pc}
 800eed6:	bf00      	nop
 800eed8:	20008308 	.word	0x20008308

0800eedc <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 800eedc:	b580      	push	{r7, lr}
 800eede:	b084      	sub	sp, #16
 800eee0:	af00      	add	r7, sp, #0
 800eee2:	6078      	str	r0, [r7, #4]
 800eee4:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 800eee6:	2004      	movs	r0, #4
 800eee8:	f7f7 fda6 	bl	8006a38 <memp_malloc>
 800eeec:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 800eeee:	68fb      	ldr	r3, [r7, #12]
 800eef0:	2b00      	cmp	r3, #0
 800eef2:	d110      	bne.n	800ef16 <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 800eef4:	6839      	ldr	r1, [r7, #0]
 800eef6:	6878      	ldr	r0, [r7, #4]
 800eef8:	f7ff ff8e 	bl	800ee18 <ip_reass_remove_oldest_datagram>
 800eefc:	4602      	mov	r2, r0
 800eefe:	683b      	ldr	r3, [r7, #0]
 800ef00:	4293      	cmp	r3, r2
 800ef02:	dc03      	bgt.n	800ef0c <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 800ef04:	2004      	movs	r0, #4
 800ef06:	f7f7 fd97 	bl	8006a38 <memp_malloc>
 800ef0a:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 800ef0c:	68fb      	ldr	r3, [r7, #12]
 800ef0e:	2b00      	cmp	r3, #0
 800ef10:	d101      	bne.n	800ef16 <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 800ef12:	2300      	movs	r3, #0
 800ef14:	e016      	b.n	800ef44 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 800ef16:	2220      	movs	r2, #32
 800ef18:	2100      	movs	r1, #0
 800ef1a:	68f8      	ldr	r0, [r7, #12]
 800ef1c:	f000 ff25 	bl	800fd6a <memset>
  ipr->timer = IP_REASS_MAXAGE;
 800ef20:	68fb      	ldr	r3, [r7, #12]
 800ef22:	220f      	movs	r2, #15
 800ef24:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 800ef26:	4b09      	ldr	r3, [pc, #36]	@ (800ef4c <ip_reass_enqueue_new_datagram+0x70>)
 800ef28:	681a      	ldr	r2, [r3, #0]
 800ef2a:	68fb      	ldr	r3, [r7, #12]
 800ef2c:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 800ef2e:	4a07      	ldr	r2, [pc, #28]	@ (800ef4c <ip_reass_enqueue_new_datagram+0x70>)
 800ef30:	68fb      	ldr	r3, [r7, #12]
 800ef32:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 800ef34:	68fb      	ldr	r3, [r7, #12]
 800ef36:	3308      	adds	r3, #8
 800ef38:	2214      	movs	r2, #20
 800ef3a:	6879      	ldr	r1, [r7, #4]
 800ef3c:	4618      	mov	r0, r3
 800ef3e:	f000 ff8a 	bl	800fe56 <memcpy>
  return ipr;
 800ef42:	68fb      	ldr	r3, [r7, #12]
}
 800ef44:	4618      	mov	r0, r3
 800ef46:	3710      	adds	r7, #16
 800ef48:	46bd      	mov	sp, r7
 800ef4a:	bd80      	pop	{r7, pc}
 800ef4c:	20008308 	.word	0x20008308

0800ef50 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 800ef50:	b580      	push	{r7, lr}
 800ef52:	b082      	sub	sp, #8
 800ef54:	af00      	add	r7, sp, #0
 800ef56:	6078      	str	r0, [r7, #4]
 800ef58:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 800ef5a:	4b10      	ldr	r3, [pc, #64]	@ (800ef9c <ip_reass_dequeue_datagram+0x4c>)
 800ef5c:	681b      	ldr	r3, [r3, #0]
 800ef5e:	687a      	ldr	r2, [r7, #4]
 800ef60:	429a      	cmp	r2, r3
 800ef62:	d104      	bne.n	800ef6e <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 800ef64:	687b      	ldr	r3, [r7, #4]
 800ef66:	681b      	ldr	r3, [r3, #0]
 800ef68:	4a0c      	ldr	r2, [pc, #48]	@ (800ef9c <ip_reass_dequeue_datagram+0x4c>)
 800ef6a:	6013      	str	r3, [r2, #0]
 800ef6c:	e00d      	b.n	800ef8a <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 800ef6e:	683b      	ldr	r3, [r7, #0]
 800ef70:	2b00      	cmp	r3, #0
 800ef72:	d106      	bne.n	800ef82 <ip_reass_dequeue_datagram+0x32>
 800ef74:	4b0a      	ldr	r3, [pc, #40]	@ (800efa0 <ip_reass_dequeue_datagram+0x50>)
 800ef76:	f240 1245 	movw	r2, #325	@ 0x145
 800ef7a:	490a      	ldr	r1, [pc, #40]	@ (800efa4 <ip_reass_dequeue_datagram+0x54>)
 800ef7c:	480a      	ldr	r0, [pc, #40]	@ (800efa8 <ip_reass_dequeue_datagram+0x58>)
 800ef7e:	f000 fe8f 	bl	800fca0 <iprintf>
    prev->next = ipr->next;
 800ef82:	687b      	ldr	r3, [r7, #4]
 800ef84:	681a      	ldr	r2, [r3, #0]
 800ef86:	683b      	ldr	r3, [r7, #0]
 800ef88:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 800ef8a:	6879      	ldr	r1, [r7, #4]
 800ef8c:	2004      	movs	r0, #4
 800ef8e:	f7f7 fdc3 	bl	8006b18 <memp_free>
}
 800ef92:	bf00      	nop
 800ef94:	3708      	adds	r7, #8
 800ef96:	46bd      	mov	sp, r7
 800ef98:	bd80      	pop	{r7, pc}
 800ef9a:	bf00      	nop
 800ef9c:	20008308 	.word	0x20008308
 800efa0:	080131ec 	.word	0x080131ec
 800efa4:	080132b4 	.word	0x080132b4
 800efa8:	08013234 	.word	0x08013234

0800efac <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 800efac:	b580      	push	{r7, lr}
 800efae:	b08c      	sub	sp, #48	@ 0x30
 800efb0:	af00      	add	r7, sp, #0
 800efb2:	60f8      	str	r0, [r7, #12]
 800efb4:	60b9      	str	r1, [r7, #8]
 800efb6:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 800efb8:	2300      	movs	r3, #0
 800efba:	62bb      	str	r3, [r7, #40]	@ 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 800efbc:	2301      	movs	r3, #1
 800efbe:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 800efc0:	68bb      	ldr	r3, [r7, #8]
 800efc2:	685b      	ldr	r3, [r3, #4]
 800efc4:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 800efc6:	69fb      	ldr	r3, [r7, #28]
 800efc8:	885b      	ldrh	r3, [r3, #2]
 800efca:	b29b      	uxth	r3, r3
 800efcc:	4618      	mov	r0, r3
 800efce:	f7f7 f8bf 	bl	8006150 <lwip_htons>
 800efd2:	4603      	mov	r3, r0
 800efd4:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 800efd6:	69fb      	ldr	r3, [r7, #28]
 800efd8:	781b      	ldrb	r3, [r3, #0]
 800efda:	f003 030f 	and.w	r3, r3, #15
 800efde:	b2db      	uxtb	r3, r3
 800efe0:	009b      	lsls	r3, r3, #2
 800efe2:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 800efe4:	7e7b      	ldrb	r3, [r7, #25]
 800efe6:	b29b      	uxth	r3, r3
 800efe8:	8b7a      	ldrh	r2, [r7, #26]
 800efea:	429a      	cmp	r2, r3
 800efec:	d202      	bcs.n	800eff4 <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 800efee:	f04f 33ff 	mov.w	r3, #4294967295
 800eff2:	e135      	b.n	800f260 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 800eff4:	7e7b      	ldrb	r3, [r7, #25]
 800eff6:	b29b      	uxth	r3, r3
 800eff8:	8b7a      	ldrh	r2, [r7, #26]
 800effa:	1ad3      	subs	r3, r2, r3
 800effc:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 800effe:	69fb      	ldr	r3, [r7, #28]
 800f000:	88db      	ldrh	r3, [r3, #6]
 800f002:	b29b      	uxth	r3, r3
 800f004:	4618      	mov	r0, r3
 800f006:	f7f7 f8a3 	bl	8006150 <lwip_htons>
 800f00a:	4603      	mov	r3, r0
 800f00c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800f010:	b29b      	uxth	r3, r3
 800f012:	00db      	lsls	r3, r3, #3
 800f014:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 800f016:	68bb      	ldr	r3, [r7, #8]
 800f018:	685b      	ldr	r3, [r3, #4]
 800f01a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  iprh->next_pbuf = NULL;
 800f01c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f01e:	2200      	movs	r2, #0
 800f020:	701a      	strb	r2, [r3, #0]
 800f022:	2200      	movs	r2, #0
 800f024:	705a      	strb	r2, [r3, #1]
 800f026:	2200      	movs	r2, #0
 800f028:	709a      	strb	r2, [r3, #2]
 800f02a:	2200      	movs	r2, #0
 800f02c:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 800f02e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f030:	8afa      	ldrh	r2, [r7, #22]
 800f032:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 800f034:	8afa      	ldrh	r2, [r7, #22]
 800f036:	8b7b      	ldrh	r3, [r7, #26]
 800f038:	4413      	add	r3, r2
 800f03a:	b29a      	uxth	r2, r3
 800f03c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f03e:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 800f040:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f042:	88db      	ldrh	r3, [r3, #6]
 800f044:	b29b      	uxth	r3, r3
 800f046:	8afa      	ldrh	r2, [r7, #22]
 800f048:	429a      	cmp	r2, r3
 800f04a:	d902      	bls.n	800f052 <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 800f04c:	f04f 33ff 	mov.w	r3, #4294967295
 800f050:	e106      	b.n	800f260 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 800f052:	68fb      	ldr	r3, [r7, #12]
 800f054:	685b      	ldr	r3, [r3, #4]
 800f056:	627b      	str	r3, [r7, #36]	@ 0x24
 800f058:	e068      	b.n	800f12c <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 800f05a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f05c:	685b      	ldr	r3, [r3, #4]
 800f05e:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 800f060:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f062:	889b      	ldrh	r3, [r3, #4]
 800f064:	b29a      	uxth	r2, r3
 800f066:	693b      	ldr	r3, [r7, #16]
 800f068:	889b      	ldrh	r3, [r3, #4]
 800f06a:	b29b      	uxth	r3, r3
 800f06c:	429a      	cmp	r2, r3
 800f06e:	d235      	bcs.n	800f0dc <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 800f070:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f072:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f074:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 800f076:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f078:	2b00      	cmp	r3, #0
 800f07a:	d020      	beq.n	800f0be <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 800f07c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f07e:	889b      	ldrh	r3, [r3, #4]
 800f080:	b29a      	uxth	r2, r3
 800f082:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f084:	88db      	ldrh	r3, [r3, #6]
 800f086:	b29b      	uxth	r3, r3
 800f088:	429a      	cmp	r2, r3
 800f08a:	d307      	bcc.n	800f09c <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 800f08c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f08e:	88db      	ldrh	r3, [r3, #6]
 800f090:	b29a      	uxth	r2, r3
 800f092:	693b      	ldr	r3, [r7, #16]
 800f094:	889b      	ldrh	r3, [r3, #4]
 800f096:	b29b      	uxth	r3, r3
 800f098:	429a      	cmp	r2, r3
 800f09a:	d902      	bls.n	800f0a2 <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 800f09c:	f04f 33ff 	mov.w	r3, #4294967295
 800f0a0:	e0de      	b.n	800f260 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 800f0a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f0a4:	68ba      	ldr	r2, [r7, #8]
 800f0a6:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 800f0a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f0aa:	88db      	ldrh	r3, [r3, #6]
 800f0ac:	b29a      	uxth	r2, r3
 800f0ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f0b0:	889b      	ldrh	r3, [r3, #4]
 800f0b2:	b29b      	uxth	r3, r3
 800f0b4:	429a      	cmp	r2, r3
 800f0b6:	d03d      	beq.n	800f134 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 800f0b8:	2300      	movs	r3, #0
 800f0ba:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 800f0bc:	e03a      	b.n	800f134 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 800f0be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f0c0:	88db      	ldrh	r3, [r3, #6]
 800f0c2:	b29a      	uxth	r2, r3
 800f0c4:	693b      	ldr	r3, [r7, #16]
 800f0c6:	889b      	ldrh	r3, [r3, #4]
 800f0c8:	b29b      	uxth	r3, r3
 800f0ca:	429a      	cmp	r2, r3
 800f0cc:	d902      	bls.n	800f0d4 <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 800f0ce:	f04f 33ff 	mov.w	r3, #4294967295
 800f0d2:	e0c5      	b.n	800f260 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 800f0d4:	68fb      	ldr	r3, [r7, #12]
 800f0d6:	68ba      	ldr	r2, [r7, #8]
 800f0d8:	605a      	str	r2, [r3, #4]
      break;
 800f0da:	e02b      	b.n	800f134 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 800f0dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f0de:	889b      	ldrh	r3, [r3, #4]
 800f0e0:	b29a      	uxth	r2, r3
 800f0e2:	693b      	ldr	r3, [r7, #16]
 800f0e4:	889b      	ldrh	r3, [r3, #4]
 800f0e6:	b29b      	uxth	r3, r3
 800f0e8:	429a      	cmp	r2, r3
 800f0ea:	d102      	bne.n	800f0f2 <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 800f0ec:	f04f 33ff 	mov.w	r3, #4294967295
 800f0f0:	e0b6      	b.n	800f260 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 800f0f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f0f4:	889b      	ldrh	r3, [r3, #4]
 800f0f6:	b29a      	uxth	r2, r3
 800f0f8:	693b      	ldr	r3, [r7, #16]
 800f0fa:	88db      	ldrh	r3, [r3, #6]
 800f0fc:	b29b      	uxth	r3, r3
 800f0fe:	429a      	cmp	r2, r3
 800f100:	d202      	bcs.n	800f108 <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 800f102:	f04f 33ff 	mov.w	r3, #4294967295
 800f106:	e0ab      	b.n	800f260 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 800f108:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f10a:	2b00      	cmp	r3, #0
 800f10c:	d009      	beq.n	800f122 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 800f10e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f110:	88db      	ldrh	r3, [r3, #6]
 800f112:	b29a      	uxth	r2, r3
 800f114:	693b      	ldr	r3, [r7, #16]
 800f116:	889b      	ldrh	r3, [r3, #4]
 800f118:	b29b      	uxth	r3, r3
 800f11a:	429a      	cmp	r2, r3
 800f11c:	d001      	beq.n	800f122 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 800f11e:	2300      	movs	r3, #0
 800f120:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 800f122:	693b      	ldr	r3, [r7, #16]
 800f124:	681b      	ldr	r3, [r3, #0]
 800f126:	627b      	str	r3, [r7, #36]	@ 0x24
    iprh_prev = iprh_tmp;
 800f128:	693b      	ldr	r3, [r7, #16]
 800f12a:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (q = ipr->p; q != NULL;) {
 800f12c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f12e:	2b00      	cmp	r3, #0
 800f130:	d193      	bne.n	800f05a <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 800f132:	e000      	b.n	800f136 <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 800f134:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 800f136:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f138:	2b00      	cmp	r3, #0
 800f13a:	d12d      	bne.n	800f198 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 800f13c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f13e:	2b00      	cmp	r3, #0
 800f140:	d01c      	beq.n	800f17c <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 800f142:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f144:	88db      	ldrh	r3, [r3, #6]
 800f146:	b29a      	uxth	r2, r3
 800f148:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f14a:	889b      	ldrh	r3, [r3, #4]
 800f14c:	b29b      	uxth	r3, r3
 800f14e:	429a      	cmp	r2, r3
 800f150:	d906      	bls.n	800f160 <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 800f152:	4b45      	ldr	r3, [pc, #276]	@ (800f268 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 800f154:	f44f 72db 	mov.w	r2, #438	@ 0x1b6
 800f158:	4944      	ldr	r1, [pc, #272]	@ (800f26c <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 800f15a:	4845      	ldr	r0, [pc, #276]	@ (800f270 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 800f15c:	f000 fda0 	bl	800fca0 <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 800f160:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f162:	68ba      	ldr	r2, [r7, #8]
 800f164:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 800f166:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f168:	88db      	ldrh	r3, [r3, #6]
 800f16a:	b29a      	uxth	r2, r3
 800f16c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f16e:	889b      	ldrh	r3, [r3, #4]
 800f170:	b29b      	uxth	r3, r3
 800f172:	429a      	cmp	r2, r3
 800f174:	d010      	beq.n	800f198 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 800f176:	2300      	movs	r3, #0
 800f178:	623b      	str	r3, [r7, #32]
 800f17a:	e00d      	b.n	800f198 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 800f17c:	68fb      	ldr	r3, [r7, #12]
 800f17e:	685b      	ldr	r3, [r3, #4]
 800f180:	2b00      	cmp	r3, #0
 800f182:	d006      	beq.n	800f192 <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 800f184:	4b38      	ldr	r3, [pc, #224]	@ (800f268 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 800f186:	f44f 72df 	mov.w	r2, #446	@ 0x1be
 800f18a:	493a      	ldr	r1, [pc, #232]	@ (800f274 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 800f18c:	4838      	ldr	r0, [pc, #224]	@ (800f270 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 800f18e:	f000 fd87 	bl	800fca0 <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 800f192:	68fb      	ldr	r3, [r7, #12]
 800f194:	68ba      	ldr	r2, [r7, #8]
 800f196:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 800f198:	687b      	ldr	r3, [r7, #4]
 800f19a:	2b00      	cmp	r3, #0
 800f19c:	d105      	bne.n	800f1aa <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 800f19e:	68fb      	ldr	r3, [r7, #12]
 800f1a0:	7f9b      	ldrb	r3, [r3, #30]
 800f1a2:	f003 0301 	and.w	r3, r3, #1
 800f1a6:	2b00      	cmp	r3, #0
 800f1a8:	d059      	beq.n	800f25e <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 800f1aa:	6a3b      	ldr	r3, [r7, #32]
 800f1ac:	2b00      	cmp	r3, #0
 800f1ae:	d04f      	beq.n	800f250 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 800f1b0:	68fb      	ldr	r3, [r7, #12]
 800f1b2:	685b      	ldr	r3, [r3, #4]
 800f1b4:	2b00      	cmp	r3, #0
 800f1b6:	d006      	beq.n	800f1c6 <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 800f1b8:	68fb      	ldr	r3, [r7, #12]
 800f1ba:	685b      	ldr	r3, [r3, #4]
 800f1bc:	685b      	ldr	r3, [r3, #4]
 800f1be:	889b      	ldrh	r3, [r3, #4]
 800f1c0:	b29b      	uxth	r3, r3
 800f1c2:	2b00      	cmp	r3, #0
 800f1c4:	d002      	beq.n	800f1cc <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 800f1c6:	2300      	movs	r3, #0
 800f1c8:	623b      	str	r3, [r7, #32]
 800f1ca:	e041      	b.n	800f250 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 800f1cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f1ce:	62bb      	str	r3, [r7, #40]	@ 0x28
        q = iprh->next_pbuf;
 800f1d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f1d2:	681b      	ldr	r3, [r3, #0]
 800f1d4:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 800f1d6:	e012      	b.n	800f1fe <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 800f1d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f1da:	685b      	ldr	r3, [r3, #4]
 800f1dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
          if (iprh_prev->end != iprh->start) {
 800f1de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f1e0:	88db      	ldrh	r3, [r3, #6]
 800f1e2:	b29a      	uxth	r2, r3
 800f1e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f1e6:	889b      	ldrh	r3, [r3, #4]
 800f1e8:	b29b      	uxth	r3, r3
 800f1ea:	429a      	cmp	r2, r3
 800f1ec:	d002      	beq.n	800f1f4 <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 800f1ee:	2300      	movs	r3, #0
 800f1f0:	623b      	str	r3, [r7, #32]
            break;
 800f1f2:	e007      	b.n	800f204 <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 800f1f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f1f6:	62bb      	str	r3, [r7, #40]	@ 0x28
          q = iprh->next_pbuf;
 800f1f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f1fa:	681b      	ldr	r3, [r3, #0]
 800f1fc:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 800f1fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f200:	2b00      	cmp	r3, #0
 800f202:	d1e9      	bne.n	800f1d8 <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 800f204:	6a3b      	ldr	r3, [r7, #32]
 800f206:	2b00      	cmp	r3, #0
 800f208:	d022      	beq.n	800f250 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 800f20a:	68fb      	ldr	r3, [r7, #12]
 800f20c:	685b      	ldr	r3, [r3, #4]
 800f20e:	2b00      	cmp	r3, #0
 800f210:	d106      	bne.n	800f220 <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 800f212:	4b15      	ldr	r3, [pc, #84]	@ (800f268 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 800f214:	f240 12df 	movw	r2, #479	@ 0x1df
 800f218:	4917      	ldr	r1, [pc, #92]	@ (800f278 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 800f21a:	4815      	ldr	r0, [pc, #84]	@ (800f270 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 800f21c:	f000 fd40 	bl	800fca0 <iprintf>
          LWIP_ASSERT("sanity check",
 800f220:	68fb      	ldr	r3, [r7, #12]
 800f222:	685b      	ldr	r3, [r3, #4]
 800f224:	685b      	ldr	r3, [r3, #4]
 800f226:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f228:	429a      	cmp	r2, r3
 800f22a:	d106      	bne.n	800f23a <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 800f22c:	4b0e      	ldr	r3, [pc, #56]	@ (800f268 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 800f22e:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 800f232:	4911      	ldr	r1, [pc, #68]	@ (800f278 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 800f234:	480e      	ldr	r0, [pc, #56]	@ (800f270 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 800f236:	f000 fd33 	bl	800fca0 <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 800f23a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f23c:	681b      	ldr	r3, [r3, #0]
 800f23e:	2b00      	cmp	r3, #0
 800f240:	d006      	beq.n	800f250 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 800f242:	4b09      	ldr	r3, [pc, #36]	@ (800f268 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 800f244:	f44f 72f1 	mov.w	r2, #482	@ 0x1e2
 800f248:	490c      	ldr	r1, [pc, #48]	@ (800f27c <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 800f24a:	4809      	ldr	r0, [pc, #36]	@ (800f270 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 800f24c:	f000 fd28 	bl	800fca0 <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 800f250:	6a3b      	ldr	r3, [r7, #32]
 800f252:	2b00      	cmp	r3, #0
 800f254:	bf14      	ite	ne
 800f256:	2301      	movne	r3, #1
 800f258:	2300      	moveq	r3, #0
 800f25a:	b2db      	uxtb	r3, r3
 800f25c:	e000      	b.n	800f260 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 800f25e:	2300      	movs	r3, #0
}
 800f260:	4618      	mov	r0, r3
 800f262:	3730      	adds	r7, #48	@ 0x30
 800f264:	46bd      	mov	sp, r7
 800f266:	bd80      	pop	{r7, pc}
 800f268:	080131ec 	.word	0x080131ec
 800f26c:	080132d0 	.word	0x080132d0
 800f270:	08013234 	.word	0x08013234
 800f274:	080132f0 	.word	0x080132f0
 800f278:	08013328 	.word	0x08013328
 800f27c:	08013338 	.word	0x08013338

0800f280 <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 800f280:	b580      	push	{r7, lr}
 800f282:	b08e      	sub	sp, #56	@ 0x38
 800f284:	af00      	add	r7, sp, #0
 800f286:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 800f288:	687b      	ldr	r3, [r7, #4]
 800f28a:	685b      	ldr	r3, [r3, #4]
 800f28c:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 800f28e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f290:	781b      	ldrb	r3, [r3, #0]
 800f292:	f003 030f 	and.w	r3, r3, #15
 800f296:	b2db      	uxtb	r3, r3
 800f298:	009b      	lsls	r3, r3, #2
 800f29a:	b2db      	uxtb	r3, r3
 800f29c:	2b14      	cmp	r3, #20
 800f29e:	f040 8171 	bne.w	800f584 <ip4_reass+0x304>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 800f2a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f2a4:	88db      	ldrh	r3, [r3, #6]
 800f2a6:	b29b      	uxth	r3, r3
 800f2a8:	4618      	mov	r0, r3
 800f2aa:	f7f6 ff51 	bl	8006150 <lwip_htons>
 800f2ae:	4603      	mov	r3, r0
 800f2b0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800f2b4:	b29b      	uxth	r3, r3
 800f2b6:	00db      	lsls	r3, r3, #3
 800f2b8:	84fb      	strh	r3, [r7, #38]	@ 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 800f2ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f2bc:	885b      	ldrh	r3, [r3, #2]
 800f2be:	b29b      	uxth	r3, r3
 800f2c0:	4618      	mov	r0, r3
 800f2c2:	f7f6 ff45 	bl	8006150 <lwip_htons>
 800f2c6:	4603      	mov	r3, r0
 800f2c8:	84bb      	strh	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 800f2ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f2cc:	781b      	ldrb	r3, [r3, #0]
 800f2ce:	f003 030f 	and.w	r3, r3, #15
 800f2d2:	b2db      	uxtb	r3, r3
 800f2d4:	009b      	lsls	r3, r3, #2
 800f2d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if (hlen > len) {
 800f2da:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800f2de:	b29b      	uxth	r3, r3
 800f2e0:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800f2e2:	429a      	cmp	r2, r3
 800f2e4:	f0c0 8150 	bcc.w	800f588 <ip4_reass+0x308>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 800f2e8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800f2ec:	b29b      	uxth	r3, r3
 800f2ee:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800f2f0:	1ad3      	subs	r3, r2, r3
 800f2f2:	84bb      	strh	r3, [r7, #36]	@ 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 800f2f4:	6878      	ldr	r0, [r7, #4]
 800f2f6:	f7f8 faed 	bl	80078d4 <pbuf_clen>
 800f2fa:	4603      	mov	r3, r0
 800f2fc:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 800f2fe:	4b8c      	ldr	r3, [pc, #560]	@ (800f530 <ip4_reass+0x2b0>)
 800f300:	881b      	ldrh	r3, [r3, #0]
 800f302:	461a      	mov	r2, r3
 800f304:	8c3b      	ldrh	r3, [r7, #32]
 800f306:	4413      	add	r3, r2
 800f308:	2b0a      	cmp	r3, #10
 800f30a:	dd10      	ble.n	800f32e <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 800f30c:	8c3b      	ldrh	r3, [r7, #32]
 800f30e:	4619      	mov	r1, r3
 800f310:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f312:	f7ff fd81 	bl	800ee18 <ip_reass_remove_oldest_datagram>
 800f316:	4603      	mov	r3, r0
 800f318:	2b00      	cmp	r3, #0
 800f31a:	f000 8137 	beq.w	800f58c <ip4_reass+0x30c>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 800f31e:	4b84      	ldr	r3, [pc, #528]	@ (800f530 <ip4_reass+0x2b0>)
 800f320:	881b      	ldrh	r3, [r3, #0]
 800f322:	461a      	mov	r2, r3
 800f324:	8c3b      	ldrh	r3, [r7, #32]
 800f326:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 800f328:	2b0a      	cmp	r3, #10
 800f32a:	f300 812f 	bgt.w	800f58c <ip4_reass+0x30c>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 800f32e:	4b81      	ldr	r3, [pc, #516]	@ (800f534 <ip4_reass+0x2b4>)
 800f330:	681b      	ldr	r3, [r3, #0]
 800f332:	633b      	str	r3, [r7, #48]	@ 0x30
 800f334:	e015      	b.n	800f362 <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 800f336:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f338:	695a      	ldr	r2, [r3, #20]
 800f33a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f33c:	68db      	ldr	r3, [r3, #12]
 800f33e:	429a      	cmp	r2, r3
 800f340:	d10c      	bne.n	800f35c <ip4_reass+0xdc>
 800f342:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f344:	699a      	ldr	r2, [r3, #24]
 800f346:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f348:	691b      	ldr	r3, [r3, #16]
 800f34a:	429a      	cmp	r2, r3
 800f34c:	d106      	bne.n	800f35c <ip4_reass+0xdc>
 800f34e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f350:	899a      	ldrh	r2, [r3, #12]
 800f352:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f354:	889b      	ldrh	r3, [r3, #4]
 800f356:	b29b      	uxth	r3, r3
 800f358:	429a      	cmp	r2, r3
 800f35a:	d006      	beq.n	800f36a <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 800f35c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f35e:	681b      	ldr	r3, [r3, #0]
 800f360:	633b      	str	r3, [r7, #48]	@ 0x30
 800f362:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f364:	2b00      	cmp	r3, #0
 800f366:	d1e6      	bne.n	800f336 <ip4_reass+0xb6>
 800f368:	e000      	b.n	800f36c <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 800f36a:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 800f36c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f36e:	2b00      	cmp	r3, #0
 800f370:	d109      	bne.n	800f386 <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 800f372:	8c3b      	ldrh	r3, [r7, #32]
 800f374:	4619      	mov	r1, r3
 800f376:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f378:	f7ff fdb0 	bl	800eedc <ip_reass_enqueue_new_datagram>
 800f37c:	6338      	str	r0, [r7, #48]	@ 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 800f37e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f380:	2b00      	cmp	r3, #0
 800f382:	d11c      	bne.n	800f3be <ip4_reass+0x13e>
      goto nullreturn;
 800f384:	e105      	b.n	800f592 <ip4_reass+0x312>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 800f386:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f388:	88db      	ldrh	r3, [r3, #6]
 800f38a:	b29b      	uxth	r3, r3
 800f38c:	4618      	mov	r0, r3
 800f38e:	f7f6 fedf 	bl	8006150 <lwip_htons>
 800f392:	4603      	mov	r3, r0
 800f394:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800f398:	2b00      	cmp	r3, #0
 800f39a:	d110      	bne.n	800f3be <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 800f39c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f39e:	89db      	ldrh	r3, [r3, #14]
 800f3a0:	4618      	mov	r0, r3
 800f3a2:	f7f6 fed5 	bl	8006150 <lwip_htons>
 800f3a6:	4603      	mov	r3, r0
 800f3a8:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 800f3ac:	2b00      	cmp	r3, #0
 800f3ae:	d006      	beq.n	800f3be <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 800f3b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f3b2:	3308      	adds	r3, #8
 800f3b4:	2214      	movs	r2, #20
 800f3b6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800f3b8:	4618      	mov	r0, r3
 800f3ba:	f000 fd4c 	bl	800fe56 <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 800f3be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f3c0:	88db      	ldrh	r3, [r3, #6]
 800f3c2:	b29b      	uxth	r3, r3
 800f3c4:	f003 0320 	and.w	r3, r3, #32
 800f3c8:	2b00      	cmp	r3, #0
 800f3ca:	bf0c      	ite	eq
 800f3cc:	2301      	moveq	r3, #1
 800f3ce:	2300      	movne	r3, #0
 800f3d0:	b2db      	uxtb	r3, r3
 800f3d2:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 800f3d4:	69fb      	ldr	r3, [r7, #28]
 800f3d6:	2b00      	cmp	r3, #0
 800f3d8:	d00e      	beq.n	800f3f8 <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 800f3da:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800f3dc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800f3de:	4413      	add	r3, r2
 800f3e0:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 800f3e2:	8b7a      	ldrh	r2, [r7, #26]
 800f3e4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f3e6:	429a      	cmp	r2, r3
 800f3e8:	f0c0 80a0 	bcc.w	800f52c <ip4_reass+0x2ac>
 800f3ec:	8b7b      	ldrh	r3, [r7, #26]
 800f3ee:	f64f 72eb 	movw	r2, #65515	@ 0xffeb
 800f3f2:	4293      	cmp	r3, r2
 800f3f4:	f200 809a 	bhi.w	800f52c <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 800f3f8:	69fa      	ldr	r2, [r7, #28]
 800f3fa:	6879      	ldr	r1, [r7, #4]
 800f3fc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f3fe:	f7ff fdd5 	bl	800efac <ip_reass_chain_frag_into_datagram_and_validate>
 800f402:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 800f404:	697b      	ldr	r3, [r7, #20]
 800f406:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f40a:	f000 809b 	beq.w	800f544 <ip4_reass+0x2c4>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 800f40e:	4b48      	ldr	r3, [pc, #288]	@ (800f530 <ip4_reass+0x2b0>)
 800f410:	881a      	ldrh	r2, [r3, #0]
 800f412:	8c3b      	ldrh	r3, [r7, #32]
 800f414:	4413      	add	r3, r2
 800f416:	b29a      	uxth	r2, r3
 800f418:	4b45      	ldr	r3, [pc, #276]	@ (800f530 <ip4_reass+0x2b0>)
 800f41a:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 800f41c:	69fb      	ldr	r3, [r7, #28]
 800f41e:	2b00      	cmp	r3, #0
 800f420:	d00d      	beq.n	800f43e <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 800f422:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800f424:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800f426:	4413      	add	r3, r2
 800f428:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 800f42a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f42c:	8a7a      	ldrh	r2, [r7, #18]
 800f42e:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 800f430:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f432:	7f9b      	ldrb	r3, [r3, #30]
 800f434:	f043 0301 	orr.w	r3, r3, #1
 800f438:	b2da      	uxtb	r2, r3
 800f43a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f43c:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 800f43e:	697b      	ldr	r3, [r7, #20]
 800f440:	2b01      	cmp	r3, #1
 800f442:	d171      	bne.n	800f528 <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 800f444:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f446:	8b9b      	ldrh	r3, [r3, #28]
 800f448:	3314      	adds	r3, #20
 800f44a:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 800f44c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f44e:	685b      	ldr	r3, [r3, #4]
 800f450:	685b      	ldr	r3, [r3, #4]
 800f452:	681b      	ldr	r3, [r3, #0]
 800f454:	637b      	str	r3, [r7, #52]	@ 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 800f456:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f458:	685b      	ldr	r3, [r3, #4]
 800f45a:	685b      	ldr	r3, [r3, #4]
 800f45c:	62bb      	str	r3, [r7, #40]	@ 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 800f45e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f460:	3308      	adds	r3, #8
 800f462:	2214      	movs	r2, #20
 800f464:	4619      	mov	r1, r3
 800f466:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f468:	f000 fcf5 	bl	800fe56 <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 800f46c:	8a3b      	ldrh	r3, [r7, #16]
 800f46e:	4618      	mov	r0, r3
 800f470:	f7f6 fe6e 	bl	8006150 <lwip_htons>
 800f474:	4603      	mov	r3, r0
 800f476:	461a      	mov	r2, r3
 800f478:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f47a:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 800f47c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f47e:	2200      	movs	r2, #0
 800f480:	719a      	strb	r2, [r3, #6]
 800f482:	2200      	movs	r2, #0
 800f484:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 800f486:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f488:	2200      	movs	r2, #0
 800f48a:	729a      	strb	r2, [r3, #10]
 800f48c:	2200      	movs	r2, #0
 800f48e:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 800f490:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f492:	685b      	ldr	r3, [r3, #4]
 800f494:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 800f496:	e00d      	b.n	800f4b4 <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 800f498:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f49a:	685b      	ldr	r3, [r3, #4]
 800f49c:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 800f49e:	2114      	movs	r1, #20
 800f4a0:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800f4a2:	f7f8 f909 	bl	80076b8 <pbuf_remove_header>
      pbuf_cat(p, r);
 800f4a6:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800f4a8:	6878      	ldr	r0, [r7, #4]
 800f4aa:	f7f8 fa4d 	bl	8007948 <pbuf_cat>
      r = iprh->next_pbuf;
 800f4ae:	68fb      	ldr	r3, [r7, #12]
 800f4b0:	681b      	ldr	r3, [r3, #0]
 800f4b2:	637b      	str	r3, [r7, #52]	@ 0x34
    while (r != NULL) {
 800f4b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f4b6:	2b00      	cmp	r3, #0
 800f4b8:	d1ee      	bne.n	800f498 <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 800f4ba:	4b1e      	ldr	r3, [pc, #120]	@ (800f534 <ip4_reass+0x2b4>)
 800f4bc:	681b      	ldr	r3, [r3, #0]
 800f4be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f4c0:	429a      	cmp	r2, r3
 800f4c2:	d102      	bne.n	800f4ca <ip4_reass+0x24a>
      ipr_prev = NULL;
 800f4c4:	2300      	movs	r3, #0
 800f4c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f4c8:	e010      	b.n	800f4ec <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 800f4ca:	4b1a      	ldr	r3, [pc, #104]	@ (800f534 <ip4_reass+0x2b4>)
 800f4cc:	681b      	ldr	r3, [r3, #0]
 800f4ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f4d0:	e007      	b.n	800f4e2 <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 800f4d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f4d4:	681b      	ldr	r3, [r3, #0]
 800f4d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f4d8:	429a      	cmp	r2, r3
 800f4da:	d006      	beq.n	800f4ea <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 800f4dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f4de:	681b      	ldr	r3, [r3, #0]
 800f4e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f4e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f4e4:	2b00      	cmp	r3, #0
 800f4e6:	d1f4      	bne.n	800f4d2 <ip4_reass+0x252>
 800f4e8:	e000      	b.n	800f4ec <ip4_reass+0x26c>
          break;
 800f4ea:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 800f4ec:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f4ee:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f4f0:	f7ff fd2e 	bl	800ef50 <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 800f4f4:	6878      	ldr	r0, [r7, #4]
 800f4f6:	f7f8 f9ed 	bl	80078d4 <pbuf_clen>
 800f4fa:	4603      	mov	r3, r0
 800f4fc:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 800f4fe:	4b0c      	ldr	r3, [pc, #48]	@ (800f530 <ip4_reass+0x2b0>)
 800f500:	881b      	ldrh	r3, [r3, #0]
 800f502:	8c3a      	ldrh	r2, [r7, #32]
 800f504:	429a      	cmp	r2, r3
 800f506:	d906      	bls.n	800f516 <ip4_reass+0x296>
 800f508:	4b0b      	ldr	r3, [pc, #44]	@ (800f538 <ip4_reass+0x2b8>)
 800f50a:	f240 229b 	movw	r2, #667	@ 0x29b
 800f50e:	490b      	ldr	r1, [pc, #44]	@ (800f53c <ip4_reass+0x2bc>)
 800f510:	480b      	ldr	r0, [pc, #44]	@ (800f540 <ip4_reass+0x2c0>)
 800f512:	f000 fbc5 	bl	800fca0 <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 800f516:	4b06      	ldr	r3, [pc, #24]	@ (800f530 <ip4_reass+0x2b0>)
 800f518:	881a      	ldrh	r2, [r3, #0]
 800f51a:	8c3b      	ldrh	r3, [r7, #32]
 800f51c:	1ad3      	subs	r3, r2, r3
 800f51e:	b29a      	uxth	r2, r3
 800f520:	4b03      	ldr	r3, [pc, #12]	@ (800f530 <ip4_reass+0x2b0>)
 800f522:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 800f524:	687b      	ldr	r3, [r7, #4]
 800f526:	e038      	b.n	800f59a <ip4_reass+0x31a>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 800f528:	2300      	movs	r3, #0
 800f52a:	e036      	b.n	800f59a <ip4_reass+0x31a>
      goto nullreturn_ipr;
 800f52c:	bf00      	nop
 800f52e:	e00a      	b.n	800f546 <ip4_reass+0x2c6>
 800f530:	2000830c 	.word	0x2000830c
 800f534:	20008308 	.word	0x20008308
 800f538:	080131ec 	.word	0x080131ec
 800f53c:	0801335c 	.word	0x0801335c
 800f540:	08013234 	.word	0x08013234
    goto nullreturn_ipr;
 800f544:	bf00      	nop

nullreturn_ipr:
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 800f546:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f548:	2b00      	cmp	r3, #0
 800f54a:	d106      	bne.n	800f55a <ip4_reass+0x2da>
 800f54c:	4b15      	ldr	r3, [pc, #84]	@ (800f5a4 <ip4_reass+0x324>)
 800f54e:	f44f 722a 	mov.w	r2, #680	@ 0x2a8
 800f552:	4915      	ldr	r1, [pc, #84]	@ (800f5a8 <ip4_reass+0x328>)
 800f554:	4815      	ldr	r0, [pc, #84]	@ (800f5ac <ip4_reass+0x32c>)
 800f556:	f000 fba3 	bl	800fca0 <iprintf>
  if (ipr->p == NULL) {
 800f55a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f55c:	685b      	ldr	r3, [r3, #4]
 800f55e:	2b00      	cmp	r3, #0
 800f560:	d116      	bne.n	800f590 <ip4_reass+0x310>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 800f562:	4b13      	ldr	r3, [pc, #76]	@ (800f5b0 <ip4_reass+0x330>)
 800f564:	681b      	ldr	r3, [r3, #0]
 800f566:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f568:	429a      	cmp	r2, r3
 800f56a:	d006      	beq.n	800f57a <ip4_reass+0x2fa>
 800f56c:	4b0d      	ldr	r3, [pc, #52]	@ (800f5a4 <ip4_reass+0x324>)
 800f56e:	f240 22ab 	movw	r2, #683	@ 0x2ab
 800f572:	4910      	ldr	r1, [pc, #64]	@ (800f5b4 <ip4_reass+0x334>)
 800f574:	480d      	ldr	r0, [pc, #52]	@ (800f5ac <ip4_reass+0x32c>)
 800f576:	f000 fb93 	bl	800fca0 <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 800f57a:	2100      	movs	r1, #0
 800f57c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f57e:	f7ff fce7 	bl	800ef50 <ip_reass_dequeue_datagram>
 800f582:	e006      	b.n	800f592 <ip4_reass+0x312>
    goto nullreturn;
 800f584:	bf00      	nop
 800f586:	e004      	b.n	800f592 <ip4_reass+0x312>
    goto nullreturn;
 800f588:	bf00      	nop
 800f58a:	e002      	b.n	800f592 <ip4_reass+0x312>
      goto nullreturn;
 800f58c:	bf00      	nop
 800f58e:	e000      	b.n	800f592 <ip4_reass+0x312>
  }

nullreturn:
 800f590:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 800f592:	6878      	ldr	r0, [r7, #4]
 800f594:	f7f8 f916 	bl	80077c4 <pbuf_free>
  return NULL;
 800f598:	2300      	movs	r3, #0
}
 800f59a:	4618      	mov	r0, r3
 800f59c:	3738      	adds	r7, #56	@ 0x38
 800f59e:	46bd      	mov	sp, r7
 800f5a0:	bd80      	pop	{r7, pc}
 800f5a2:	bf00      	nop
 800f5a4:	080131ec 	.word	0x080131ec
 800f5a8:	08013378 	.word	0x08013378
 800f5ac:	08013234 	.word	0x08013234
 800f5b0:	20008308 	.word	0x20008308
 800f5b4:	08013384 	.word	0x08013384

0800f5b8 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 800f5b8:	b580      	push	{r7, lr}
 800f5ba:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 800f5bc:	2005      	movs	r0, #5
 800f5be:	f7f7 fa3b 	bl	8006a38 <memp_malloc>
 800f5c2:	4603      	mov	r3, r0
}
 800f5c4:	4618      	mov	r0, r3
 800f5c6:	bd80      	pop	{r7, pc}

0800f5c8 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 800f5c8:	b580      	push	{r7, lr}
 800f5ca:	b082      	sub	sp, #8
 800f5cc:	af00      	add	r7, sp, #0
 800f5ce:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 800f5d0:	687b      	ldr	r3, [r7, #4]
 800f5d2:	2b00      	cmp	r3, #0
 800f5d4:	d106      	bne.n	800f5e4 <ip_frag_free_pbuf_custom_ref+0x1c>
 800f5d6:	4b07      	ldr	r3, [pc, #28]	@ (800f5f4 <ip_frag_free_pbuf_custom_ref+0x2c>)
 800f5d8:	f44f 7231 	mov.w	r2, #708	@ 0x2c4
 800f5dc:	4906      	ldr	r1, [pc, #24]	@ (800f5f8 <ip_frag_free_pbuf_custom_ref+0x30>)
 800f5de:	4807      	ldr	r0, [pc, #28]	@ (800f5fc <ip_frag_free_pbuf_custom_ref+0x34>)
 800f5e0:	f000 fb5e 	bl	800fca0 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 800f5e4:	6879      	ldr	r1, [r7, #4]
 800f5e6:	2005      	movs	r0, #5
 800f5e8:	f7f7 fa96 	bl	8006b18 <memp_free>
}
 800f5ec:	bf00      	nop
 800f5ee:	3708      	adds	r7, #8
 800f5f0:	46bd      	mov	sp, r7
 800f5f2:	bd80      	pop	{r7, pc}
 800f5f4:	080131ec 	.word	0x080131ec
 800f5f8:	080133a4 	.word	0x080133a4
 800f5fc:	08013234 	.word	0x08013234

0800f600 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 800f600:	b580      	push	{r7, lr}
 800f602:	b084      	sub	sp, #16
 800f604:	af00      	add	r7, sp, #0
 800f606:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 800f608:	687b      	ldr	r3, [r7, #4]
 800f60a:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 800f60c:	68fb      	ldr	r3, [r7, #12]
 800f60e:	2b00      	cmp	r3, #0
 800f610:	d106      	bne.n	800f620 <ipfrag_free_pbuf_custom+0x20>
 800f612:	4b11      	ldr	r3, [pc, #68]	@ (800f658 <ipfrag_free_pbuf_custom+0x58>)
 800f614:	f240 22ce 	movw	r2, #718	@ 0x2ce
 800f618:	4910      	ldr	r1, [pc, #64]	@ (800f65c <ipfrag_free_pbuf_custom+0x5c>)
 800f61a:	4811      	ldr	r0, [pc, #68]	@ (800f660 <ipfrag_free_pbuf_custom+0x60>)
 800f61c:	f000 fb40 	bl	800fca0 <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 800f620:	68fa      	ldr	r2, [r7, #12]
 800f622:	687b      	ldr	r3, [r7, #4]
 800f624:	429a      	cmp	r2, r3
 800f626:	d006      	beq.n	800f636 <ipfrag_free_pbuf_custom+0x36>
 800f628:	4b0b      	ldr	r3, [pc, #44]	@ (800f658 <ipfrag_free_pbuf_custom+0x58>)
 800f62a:	f240 22cf 	movw	r2, #719	@ 0x2cf
 800f62e:	490d      	ldr	r1, [pc, #52]	@ (800f664 <ipfrag_free_pbuf_custom+0x64>)
 800f630:	480b      	ldr	r0, [pc, #44]	@ (800f660 <ipfrag_free_pbuf_custom+0x60>)
 800f632:	f000 fb35 	bl	800fca0 <iprintf>
  if (pcr->original != NULL) {
 800f636:	68fb      	ldr	r3, [r7, #12]
 800f638:	695b      	ldr	r3, [r3, #20]
 800f63a:	2b00      	cmp	r3, #0
 800f63c:	d004      	beq.n	800f648 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 800f63e:	68fb      	ldr	r3, [r7, #12]
 800f640:	695b      	ldr	r3, [r3, #20]
 800f642:	4618      	mov	r0, r3
 800f644:	f7f8 f8be 	bl	80077c4 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 800f648:	68f8      	ldr	r0, [r7, #12]
 800f64a:	f7ff ffbd 	bl	800f5c8 <ip_frag_free_pbuf_custom_ref>
}
 800f64e:	bf00      	nop
 800f650:	3710      	adds	r7, #16
 800f652:	46bd      	mov	sp, r7
 800f654:	bd80      	pop	{r7, pc}
 800f656:	bf00      	nop
 800f658:	080131ec 	.word	0x080131ec
 800f65c:	080133b0 	.word	0x080133b0
 800f660:	08013234 	.word	0x08013234
 800f664:	080133bc 	.word	0x080133bc

0800f668 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 800f668:	b580      	push	{r7, lr}
 800f66a:	b094      	sub	sp, #80	@ 0x50
 800f66c:	af02      	add	r7, sp, #8
 800f66e:	60f8      	str	r0, [r7, #12]
 800f670:	60b9      	str	r1, [r7, #8]
 800f672:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 800f674:	2300      	movs	r3, #0
 800f676:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 800f67a:	68bb      	ldr	r3, [r7, #8]
 800f67c:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800f67e:	3b14      	subs	r3, #20
 800f680:	2b00      	cmp	r3, #0
 800f682:	da00      	bge.n	800f686 <ip4_frag+0x1e>
 800f684:	3307      	adds	r3, #7
 800f686:	10db      	asrs	r3, r3, #3
 800f688:	877b      	strh	r3, [r7, #58]	@ 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 800f68a:	2314      	movs	r3, #20
 800f68c:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 800f68e:	68fb      	ldr	r3, [r7, #12]
 800f690:	685b      	ldr	r3, [r3, #4]
 800f692:	637b      	str	r3, [r7, #52]	@ 0x34
  iphdr = original_iphdr;
 800f694:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f696:	633b      	str	r3, [r7, #48]	@ 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 800f698:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f69a:	781b      	ldrb	r3, [r3, #0]
 800f69c:	f003 030f 	and.w	r3, r3, #15
 800f6a0:	b2db      	uxtb	r3, r3
 800f6a2:	009b      	lsls	r3, r3, #2
 800f6a4:	b2db      	uxtb	r3, r3
 800f6a6:	2b14      	cmp	r3, #20
 800f6a8:	d002      	beq.n	800f6b0 <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 800f6aa:	f06f 0305 	mvn.w	r3, #5
 800f6ae:	e110      	b.n	800f8d2 <ip4_frag+0x26a>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 800f6b0:	68fb      	ldr	r3, [r7, #12]
 800f6b2:	895b      	ldrh	r3, [r3, #10]
 800f6b4:	2b13      	cmp	r3, #19
 800f6b6:	d809      	bhi.n	800f6cc <ip4_frag+0x64>
 800f6b8:	4b88      	ldr	r3, [pc, #544]	@ (800f8dc <ip4_frag+0x274>)
 800f6ba:	f44f 723f 	mov.w	r2, #764	@ 0x2fc
 800f6be:	4988      	ldr	r1, [pc, #544]	@ (800f8e0 <ip4_frag+0x278>)
 800f6c0:	4888      	ldr	r0, [pc, #544]	@ (800f8e4 <ip4_frag+0x27c>)
 800f6c2:	f000 faed 	bl	800fca0 <iprintf>
 800f6c6:	f06f 0305 	mvn.w	r3, #5
 800f6ca:	e102      	b.n	800f8d2 <ip4_frag+0x26a>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 800f6cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f6ce:	88db      	ldrh	r3, [r3, #6]
 800f6d0:	b29b      	uxth	r3, r3
 800f6d2:	4618      	mov	r0, r3
 800f6d4:	f7f6 fd3c 	bl	8006150 <lwip_htons>
 800f6d8:	4603      	mov	r3, r0
 800f6da:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  ofo = tmp & IP_OFFMASK;
 800f6dc:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800f6de:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800f6e2:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 800f6e6:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800f6e8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800f6ec:	62fb      	str	r3, [r7, #44]	@ 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 800f6ee:	68fb      	ldr	r3, [r7, #12]
 800f6f0:	891b      	ldrh	r3, [r3, #8]
 800f6f2:	3b14      	subs	r3, #20
 800f6f4:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

  while (left) {
 800f6f8:	e0e1      	b.n	800f8be <ip4_frag+0x256>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 800f6fa:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800f6fc:	00db      	lsls	r3, r3, #3
 800f6fe:	b29b      	uxth	r3, r3
 800f700:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 800f704:	4293      	cmp	r3, r2
 800f706:	bf28      	it	cs
 800f708:	4613      	movcs	r3, r2
 800f70a:	857b      	strh	r3, [r7, #42]	@ 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 800f70c:	f44f 7220 	mov.w	r2, #640	@ 0x280
 800f710:	2114      	movs	r1, #20
 800f712:	200e      	movs	r0, #14
 800f714:	f7f7 fd72 	bl	80071fc <pbuf_alloc>
 800f718:	6278      	str	r0, [r7, #36]	@ 0x24
    if (rambuf == NULL) {
 800f71a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f71c:	2b00      	cmp	r3, #0
 800f71e:	f000 80d5 	beq.w	800f8cc <ip4_frag+0x264>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 800f722:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f724:	895b      	ldrh	r3, [r3, #10]
 800f726:	2b13      	cmp	r3, #19
 800f728:	d806      	bhi.n	800f738 <ip4_frag+0xd0>
 800f72a:	4b6c      	ldr	r3, [pc, #432]	@ (800f8dc <ip4_frag+0x274>)
 800f72c:	f44f 7249 	mov.w	r2, #804	@ 0x324
 800f730:	496d      	ldr	r1, [pc, #436]	@ (800f8e8 <ip4_frag+0x280>)
 800f732:	486c      	ldr	r0, [pc, #432]	@ (800f8e4 <ip4_frag+0x27c>)
 800f734:	f000 fab4 	bl	800fca0 <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 800f738:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f73a:	685b      	ldr	r3, [r3, #4]
 800f73c:	2214      	movs	r2, #20
 800f73e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800f740:	4618      	mov	r0, r3
 800f742:	f000 fb88 	bl	800fe56 <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 800f746:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f748:	685b      	ldr	r3, [r3, #4]
 800f74a:	633b      	str	r3, [r7, #48]	@ 0x30

    left_to_copy = fragsize;
 800f74c:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800f74e:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    while (left_to_copy) {
 800f752:	e064      	b.n	800f81e <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 800f754:	68fb      	ldr	r3, [r7, #12]
 800f756:	895a      	ldrh	r2, [r3, #10]
 800f758:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800f75a:	1ad3      	subs	r3, r2, r3
 800f75c:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 800f75e:	68fb      	ldr	r3, [r7, #12]
 800f760:	895b      	ldrh	r3, [r3, #10]
 800f762:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 800f764:	429a      	cmp	r2, r3
 800f766:	d906      	bls.n	800f776 <ip4_frag+0x10e>
 800f768:	4b5c      	ldr	r3, [pc, #368]	@ (800f8dc <ip4_frag+0x274>)
 800f76a:	f240 322d 	movw	r2, #813	@ 0x32d
 800f76e:	495f      	ldr	r1, [pc, #380]	@ (800f8ec <ip4_frag+0x284>)
 800f770:	485c      	ldr	r0, [pc, #368]	@ (800f8e4 <ip4_frag+0x27c>)
 800f772:	f000 fa95 	bl	800fca0 <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 800f776:	8bfa      	ldrh	r2, [r7, #30]
 800f778:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800f77c:	4293      	cmp	r3, r2
 800f77e:	bf28      	it	cs
 800f780:	4613      	movcs	r3, r2
 800f782:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 800f786:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800f78a:	2b00      	cmp	r3, #0
 800f78c:	d105      	bne.n	800f79a <ip4_frag+0x132>
        poff = 0;
 800f78e:	2300      	movs	r3, #0
 800f790:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 800f792:	68fb      	ldr	r3, [r7, #12]
 800f794:	681b      	ldr	r3, [r3, #0]
 800f796:	60fb      	str	r3, [r7, #12]
        continue;
 800f798:	e041      	b.n	800f81e <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 800f79a:	f7ff ff0d 	bl	800f5b8 <ip_frag_alloc_pbuf_custom_ref>
 800f79e:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 800f7a0:	69bb      	ldr	r3, [r7, #24]
 800f7a2:	2b00      	cmp	r3, #0
 800f7a4:	d103      	bne.n	800f7ae <ip4_frag+0x146>
        pbuf_free(rambuf);
 800f7a6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800f7a8:	f7f8 f80c 	bl	80077c4 <pbuf_free>
        goto memerr;
 800f7ac:	e08f      	b.n	800f8ce <ip4_frag+0x266>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 800f7ae:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 800f7b0:	68fb      	ldr	r3, [r7, #12]
 800f7b2:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 800f7b4:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800f7b6:	4413      	add	r3, r2
 800f7b8:	f8b7 1046 	ldrh.w	r1, [r7, #70]	@ 0x46
 800f7bc:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800f7c0:	9201      	str	r2, [sp, #4]
 800f7c2:	9300      	str	r3, [sp, #0]
 800f7c4:	4603      	mov	r3, r0
 800f7c6:	2241      	movs	r2, #65	@ 0x41
 800f7c8:	2000      	movs	r0, #0
 800f7ca:	f7f7 fe41 	bl	8007450 <pbuf_alloced_custom>
 800f7ce:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 800f7d0:	697b      	ldr	r3, [r7, #20]
 800f7d2:	2b00      	cmp	r3, #0
 800f7d4:	d106      	bne.n	800f7e4 <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 800f7d6:	69b8      	ldr	r0, [r7, #24]
 800f7d8:	f7ff fef6 	bl	800f5c8 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 800f7dc:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800f7de:	f7f7 fff1 	bl	80077c4 <pbuf_free>
        goto memerr;
 800f7e2:	e074      	b.n	800f8ce <ip4_frag+0x266>
      }
      pbuf_ref(p);
 800f7e4:	68f8      	ldr	r0, [r7, #12]
 800f7e6:	f7f8 f88d 	bl	8007904 <pbuf_ref>
      pcr->original = p;
 800f7ea:	69bb      	ldr	r3, [r7, #24]
 800f7ec:	68fa      	ldr	r2, [r7, #12]
 800f7ee:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 800f7f0:	69bb      	ldr	r3, [r7, #24]
 800f7f2:	4a3f      	ldr	r2, [pc, #252]	@ (800f8f0 <ip4_frag+0x288>)
 800f7f4:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 800f7f6:	6979      	ldr	r1, [r7, #20]
 800f7f8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800f7fa:	f7f8 f8a5 	bl	8007948 <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 800f7fe:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 800f802:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800f806:	1ad3      	subs	r3, r2, r3
 800f808:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
      if (left_to_copy) {
 800f80c:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800f810:	2b00      	cmp	r3, #0
 800f812:	d004      	beq.n	800f81e <ip4_frag+0x1b6>
        poff = 0;
 800f814:	2300      	movs	r3, #0
 800f816:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 800f818:	68fb      	ldr	r3, [r7, #12]
 800f81a:	681b      	ldr	r3, [r3, #0]
 800f81c:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 800f81e:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800f822:	2b00      	cmp	r3, #0
 800f824:	d196      	bne.n	800f754 <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 800f826:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 800f828:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800f82c:	4413      	add	r3, r2
 800f82e:	87fb      	strh	r3, [r7, #62]	@ 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 800f830:	68bb      	ldr	r3, [r7, #8]
 800f832:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800f834:	f1a3 0213 	sub.w	r2, r3, #19
 800f838:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800f83c:	429a      	cmp	r2, r3
 800f83e:	bfcc      	ite	gt
 800f840:	2301      	movgt	r3, #1
 800f842:	2300      	movle	r3, #0
 800f844:	b2db      	uxtb	r3, r3
 800f846:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 800f848:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800f84c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800f850:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    if (!last || mf_set) {
 800f852:	6a3b      	ldr	r3, [r7, #32]
 800f854:	2b00      	cmp	r3, #0
 800f856:	d002      	beq.n	800f85e <ip4_frag+0x1f6>
 800f858:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f85a:	2b00      	cmp	r3, #0
 800f85c:	d003      	beq.n	800f866 <ip4_frag+0x1fe>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 800f85e:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800f860:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800f864:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 800f866:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800f868:	4618      	mov	r0, r3
 800f86a:	f7f6 fc71 	bl	8006150 <lwip_htons>
 800f86e:	4603      	mov	r3, r0
 800f870:	461a      	mov	r2, r3
 800f872:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f874:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 800f876:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800f878:	3314      	adds	r3, #20
 800f87a:	b29b      	uxth	r3, r3
 800f87c:	4618      	mov	r0, r3
 800f87e:	f7f6 fc67 	bl	8006150 <lwip_htons>
 800f882:	4603      	mov	r3, r0
 800f884:	461a      	mov	r2, r3
 800f886:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f888:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 800f88a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f88c:	2200      	movs	r2, #0
 800f88e:	729a      	strb	r2, [r3, #10]
 800f890:	2200      	movs	r2, #0
 800f892:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 800f894:	68bb      	ldr	r3, [r7, #8]
 800f896:	695b      	ldr	r3, [r3, #20]
 800f898:	687a      	ldr	r2, [r7, #4]
 800f89a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800f89c:	68b8      	ldr	r0, [r7, #8]
 800f89e:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 800f8a0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800f8a2:	f7f7 ff8f 	bl	80077c4 <pbuf_free>
    left = (u16_t)(left - fragsize);
 800f8a6:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 800f8aa:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800f8ac:	1ad3      	subs	r3, r2, r3
 800f8ae:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
    ofo = (u16_t)(ofo + nfb);
 800f8b2:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 800f8b6:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800f8b8:	4413      	add	r3, r2
 800f8ba:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  while (left) {
 800f8be:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800f8c2:	2b00      	cmp	r3, #0
 800f8c4:	f47f af19 	bne.w	800f6fa <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 800f8c8:	2300      	movs	r3, #0
 800f8ca:	e002      	b.n	800f8d2 <ip4_frag+0x26a>
      goto memerr;
 800f8cc:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 800f8ce:	f04f 33ff 	mov.w	r3, #4294967295
}
 800f8d2:	4618      	mov	r0, r3
 800f8d4:	3748      	adds	r7, #72	@ 0x48
 800f8d6:	46bd      	mov	sp, r7
 800f8d8:	bd80      	pop	{r7, pc}
 800f8da:	bf00      	nop
 800f8dc:	080131ec 	.word	0x080131ec
 800f8e0:	080133c8 	.word	0x080133c8
 800f8e4:	08013234 	.word	0x08013234
 800f8e8:	080133e4 	.word	0x080133e4
 800f8ec:	08013404 	.word	0x08013404
 800f8f0:	0800f601 	.word	0x0800f601

0800f8f4 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 800f8f4:	b580      	push	{r7, lr}
 800f8f6:	b086      	sub	sp, #24
 800f8f8:	af00      	add	r7, sp, #0
 800f8fa:	6078      	str	r0, [r7, #4]
 800f8fc:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 800f8fe:	230e      	movs	r3, #14
 800f900:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 800f902:	687b      	ldr	r3, [r7, #4]
 800f904:	895b      	ldrh	r3, [r3, #10]
 800f906:	2b0e      	cmp	r3, #14
 800f908:	d96e      	bls.n	800f9e8 <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 800f90a:	687b      	ldr	r3, [r7, #4]
 800f90c:	7bdb      	ldrb	r3, [r3, #15]
 800f90e:	2b00      	cmp	r3, #0
 800f910:	d106      	bne.n	800f920 <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 800f912:	683b      	ldr	r3, [r7, #0]
 800f914:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800f918:	3301      	adds	r3, #1
 800f91a:	b2da      	uxtb	r2, r3
 800f91c:	687b      	ldr	r3, [r7, #4]
 800f91e:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 800f920:	687b      	ldr	r3, [r7, #4]
 800f922:	685b      	ldr	r3, [r3, #4]
 800f924:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 800f926:	693b      	ldr	r3, [r7, #16]
 800f928:	7b1a      	ldrb	r2, [r3, #12]
 800f92a:	7b5b      	ldrb	r3, [r3, #13]
 800f92c:	021b      	lsls	r3, r3, #8
 800f92e:	4313      	orrs	r3, r2
 800f930:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 800f932:	693b      	ldr	r3, [r7, #16]
 800f934:	781b      	ldrb	r3, [r3, #0]
 800f936:	f003 0301 	and.w	r3, r3, #1
 800f93a:	2b00      	cmp	r3, #0
 800f93c:	d023      	beq.n	800f986 <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 800f93e:	693b      	ldr	r3, [r7, #16]
 800f940:	781b      	ldrb	r3, [r3, #0]
 800f942:	2b01      	cmp	r3, #1
 800f944:	d10f      	bne.n	800f966 <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 800f946:	693b      	ldr	r3, [r7, #16]
 800f948:	785b      	ldrb	r3, [r3, #1]
 800f94a:	2b00      	cmp	r3, #0
 800f94c:	d11b      	bne.n	800f986 <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 800f94e:	693b      	ldr	r3, [r7, #16]
 800f950:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 800f952:	2b5e      	cmp	r3, #94	@ 0x5e
 800f954:	d117      	bne.n	800f986 <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 800f956:	687b      	ldr	r3, [r7, #4]
 800f958:	7b5b      	ldrb	r3, [r3, #13]
 800f95a:	f043 0310 	orr.w	r3, r3, #16
 800f95e:	b2da      	uxtb	r2, r3
 800f960:	687b      	ldr	r3, [r7, #4]
 800f962:	735a      	strb	r2, [r3, #13]
 800f964:	e00f      	b.n	800f986 <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 800f966:	693b      	ldr	r3, [r7, #16]
 800f968:	2206      	movs	r2, #6
 800f96a:	4928      	ldr	r1, [pc, #160]	@ (800fa0c <ethernet_input+0x118>)
 800f96c:	4618      	mov	r0, r3
 800f96e:	f000 f9ec 	bl	800fd4a <memcmp>
 800f972:	4603      	mov	r3, r0
 800f974:	2b00      	cmp	r3, #0
 800f976:	d106      	bne.n	800f986 <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 800f978:	687b      	ldr	r3, [r7, #4]
 800f97a:	7b5b      	ldrb	r3, [r3, #13]
 800f97c:	f043 0308 	orr.w	r3, r3, #8
 800f980:	b2da      	uxtb	r2, r3
 800f982:	687b      	ldr	r3, [r7, #4]
 800f984:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 800f986:	89fb      	ldrh	r3, [r7, #14]
 800f988:	2b08      	cmp	r3, #8
 800f98a:	d003      	beq.n	800f994 <ethernet_input+0xa0>
 800f98c:	f5b3 6fc1 	cmp.w	r3, #1544	@ 0x608
 800f990:	d014      	beq.n	800f9bc <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 800f992:	e032      	b.n	800f9fa <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 800f994:	683b      	ldr	r3, [r7, #0]
 800f996:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800f99a:	f003 0308 	and.w	r3, r3, #8
 800f99e:	2b00      	cmp	r3, #0
 800f9a0:	d024      	beq.n	800f9ec <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 800f9a2:	8afb      	ldrh	r3, [r7, #22]
 800f9a4:	4619      	mov	r1, r3
 800f9a6:	6878      	ldr	r0, [r7, #4]
 800f9a8:	f7f7 fe86 	bl	80076b8 <pbuf_remove_header>
 800f9ac:	4603      	mov	r3, r0
 800f9ae:	2b00      	cmp	r3, #0
 800f9b0:	d11e      	bne.n	800f9f0 <ethernet_input+0xfc>
        ip4_input(p, netif);
 800f9b2:	6839      	ldr	r1, [r7, #0]
 800f9b4:	6878      	ldr	r0, [r7, #4]
 800f9b6:	f7fe ff21 	bl	800e7fc <ip4_input>
      break;
 800f9ba:	e013      	b.n	800f9e4 <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 800f9bc:	683b      	ldr	r3, [r7, #0]
 800f9be:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800f9c2:	f003 0308 	and.w	r3, r3, #8
 800f9c6:	2b00      	cmp	r3, #0
 800f9c8:	d014      	beq.n	800f9f4 <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 800f9ca:	8afb      	ldrh	r3, [r7, #22]
 800f9cc:	4619      	mov	r1, r3
 800f9ce:	6878      	ldr	r0, [r7, #4]
 800f9d0:	f7f7 fe72 	bl	80076b8 <pbuf_remove_header>
 800f9d4:	4603      	mov	r3, r0
 800f9d6:	2b00      	cmp	r3, #0
 800f9d8:	d10e      	bne.n	800f9f8 <ethernet_input+0x104>
        etharp_input(p, netif);
 800f9da:	6839      	ldr	r1, [r7, #0]
 800f9dc:	6878      	ldr	r0, [r7, #4]
 800f9de:	f7fe f8c1 	bl	800db64 <etharp_input>
      break;
 800f9e2:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 800f9e4:	2300      	movs	r3, #0
 800f9e6:	e00c      	b.n	800fa02 <ethernet_input+0x10e>
    goto free_and_return;
 800f9e8:	bf00      	nop
 800f9ea:	e006      	b.n	800f9fa <ethernet_input+0x106>
        goto free_and_return;
 800f9ec:	bf00      	nop
 800f9ee:	e004      	b.n	800f9fa <ethernet_input+0x106>
        goto free_and_return;
 800f9f0:	bf00      	nop
 800f9f2:	e002      	b.n	800f9fa <ethernet_input+0x106>
        goto free_and_return;
 800f9f4:	bf00      	nop
 800f9f6:	e000      	b.n	800f9fa <ethernet_input+0x106>
        goto free_and_return;
 800f9f8:	bf00      	nop

free_and_return:
  pbuf_free(p);
 800f9fa:	6878      	ldr	r0, [r7, #4]
 800f9fc:	f7f7 fee2 	bl	80077c4 <pbuf_free>
  return ERR_OK;
 800fa00:	2300      	movs	r3, #0
}
 800fa02:	4618      	mov	r0, r3
 800fa04:	3718      	adds	r7, #24
 800fa06:	46bd      	mov	sp, r7
 800fa08:	bd80      	pop	{r7, pc}
 800fa0a:	bf00      	nop
 800fa0c:	080135a0 	.word	0x080135a0

0800fa10 <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 800fa10:	b580      	push	{r7, lr}
 800fa12:	b086      	sub	sp, #24
 800fa14:	af00      	add	r7, sp, #0
 800fa16:	60f8      	str	r0, [r7, #12]
 800fa18:	60b9      	str	r1, [r7, #8]
 800fa1a:	607a      	str	r2, [r7, #4]
 800fa1c:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 800fa1e:	8c3b      	ldrh	r3, [r7, #32]
 800fa20:	4618      	mov	r0, r3
 800fa22:	f7f6 fb95 	bl	8006150 <lwip_htons>
 800fa26:	4603      	mov	r3, r0
 800fa28:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 800fa2a:	210e      	movs	r1, #14
 800fa2c:	68b8      	ldr	r0, [r7, #8]
 800fa2e:	f7f7 fe33 	bl	8007698 <pbuf_add_header>
 800fa32:	4603      	mov	r3, r0
 800fa34:	2b00      	cmp	r3, #0
 800fa36:	d125      	bne.n	800fa84 <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 800fa38:	68bb      	ldr	r3, [r7, #8]
 800fa3a:	685b      	ldr	r3, [r3, #4]
 800fa3c:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 800fa3e:	693b      	ldr	r3, [r7, #16]
 800fa40:	8afa      	ldrh	r2, [r7, #22]
 800fa42:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 800fa44:	693b      	ldr	r3, [r7, #16]
 800fa46:	2206      	movs	r2, #6
 800fa48:	6839      	ldr	r1, [r7, #0]
 800fa4a:	4618      	mov	r0, r3
 800fa4c:	f000 fa03 	bl	800fe56 <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 800fa50:	693b      	ldr	r3, [r7, #16]
 800fa52:	3306      	adds	r3, #6
 800fa54:	2206      	movs	r2, #6
 800fa56:	6879      	ldr	r1, [r7, #4]
 800fa58:	4618      	mov	r0, r3
 800fa5a:	f000 f9fc 	bl	800fe56 <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 800fa5e:	68fb      	ldr	r3, [r7, #12]
 800fa60:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800fa64:	2b06      	cmp	r3, #6
 800fa66:	d006      	beq.n	800fa76 <ethernet_output+0x66>
 800fa68:	4b0a      	ldr	r3, [pc, #40]	@ (800fa94 <ethernet_output+0x84>)
 800fa6a:	f44f 7299 	mov.w	r2, #306	@ 0x132
 800fa6e:	490a      	ldr	r1, [pc, #40]	@ (800fa98 <ethernet_output+0x88>)
 800fa70:	480a      	ldr	r0, [pc, #40]	@ (800fa9c <ethernet_output+0x8c>)
 800fa72:	f000 f915 	bl	800fca0 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 800fa76:	68fb      	ldr	r3, [r7, #12]
 800fa78:	699b      	ldr	r3, [r3, #24]
 800fa7a:	68b9      	ldr	r1, [r7, #8]
 800fa7c:	68f8      	ldr	r0, [r7, #12]
 800fa7e:	4798      	blx	r3
 800fa80:	4603      	mov	r3, r0
 800fa82:	e002      	b.n	800fa8a <ethernet_output+0x7a>
      goto pbuf_header_failed;
 800fa84:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 800fa86:	f06f 0301 	mvn.w	r3, #1
}
 800fa8a:	4618      	mov	r0, r3
 800fa8c:	3718      	adds	r7, #24
 800fa8e:	46bd      	mov	sp, r7
 800fa90:	bd80      	pop	{r7, pc}
 800fa92:	bf00      	nop
 800fa94:	08013414 	.word	0x08013414
 800fa98:	0801344c 	.word	0x0801344c
 800fa9c:	08013480 	.word	0x08013480

0800faa0 <rand>:
 800faa0:	4b16      	ldr	r3, [pc, #88]	@ (800fafc <rand+0x5c>)
 800faa2:	b510      	push	{r4, lr}
 800faa4:	681c      	ldr	r4, [r3, #0]
 800faa6:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800faa8:	b9b3      	cbnz	r3, 800fad8 <rand+0x38>
 800faaa:	2018      	movs	r0, #24
 800faac:	f000 fa4a 	bl	800ff44 <malloc>
 800fab0:	4602      	mov	r2, r0
 800fab2:	6320      	str	r0, [r4, #48]	@ 0x30
 800fab4:	b920      	cbnz	r0, 800fac0 <rand+0x20>
 800fab6:	4b12      	ldr	r3, [pc, #72]	@ (800fb00 <rand+0x60>)
 800fab8:	4812      	ldr	r0, [pc, #72]	@ (800fb04 <rand+0x64>)
 800faba:	2152      	movs	r1, #82	@ 0x52
 800fabc:	f000 f9da 	bl	800fe74 <__assert_func>
 800fac0:	4911      	ldr	r1, [pc, #68]	@ (800fb08 <rand+0x68>)
 800fac2:	4b12      	ldr	r3, [pc, #72]	@ (800fb0c <rand+0x6c>)
 800fac4:	e9c0 1300 	strd	r1, r3, [r0]
 800fac8:	4b11      	ldr	r3, [pc, #68]	@ (800fb10 <rand+0x70>)
 800faca:	6083      	str	r3, [r0, #8]
 800facc:	230b      	movs	r3, #11
 800face:	8183      	strh	r3, [r0, #12]
 800fad0:	2100      	movs	r1, #0
 800fad2:	2001      	movs	r0, #1
 800fad4:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800fad8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800fada:	480e      	ldr	r0, [pc, #56]	@ (800fb14 <rand+0x74>)
 800fadc:	690b      	ldr	r3, [r1, #16]
 800fade:	694c      	ldr	r4, [r1, #20]
 800fae0:	4a0d      	ldr	r2, [pc, #52]	@ (800fb18 <rand+0x78>)
 800fae2:	4358      	muls	r0, r3
 800fae4:	fb02 0004 	mla	r0, r2, r4, r0
 800fae8:	fba3 3202 	umull	r3, r2, r3, r2
 800faec:	3301      	adds	r3, #1
 800faee:	eb40 0002 	adc.w	r0, r0, r2
 800faf2:	e9c1 3004 	strd	r3, r0, [r1, #16]
 800faf6:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800fafa:	bd10      	pop	{r4, pc}
 800fafc:	20000038 	.word	0x20000038
 800fb00:	080135ae 	.word	0x080135ae
 800fb04:	080135c5 	.word	0x080135c5
 800fb08:	abcd330e 	.word	0xabcd330e
 800fb0c:	e66d1234 	.word	0xe66d1234
 800fb10:	0005deec 	.word	0x0005deec
 800fb14:	5851f42d 	.word	0x5851f42d
 800fb18:	4c957f2d 	.word	0x4c957f2d

0800fb1c <std>:
 800fb1c:	2300      	movs	r3, #0
 800fb1e:	b510      	push	{r4, lr}
 800fb20:	4604      	mov	r4, r0
 800fb22:	e9c0 3300 	strd	r3, r3, [r0]
 800fb26:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800fb2a:	6083      	str	r3, [r0, #8]
 800fb2c:	8181      	strh	r1, [r0, #12]
 800fb2e:	6643      	str	r3, [r0, #100]	@ 0x64
 800fb30:	81c2      	strh	r2, [r0, #14]
 800fb32:	6183      	str	r3, [r0, #24]
 800fb34:	4619      	mov	r1, r3
 800fb36:	2208      	movs	r2, #8
 800fb38:	305c      	adds	r0, #92	@ 0x5c
 800fb3a:	f000 f916 	bl	800fd6a <memset>
 800fb3e:	4b0d      	ldr	r3, [pc, #52]	@ (800fb74 <std+0x58>)
 800fb40:	6263      	str	r3, [r4, #36]	@ 0x24
 800fb42:	4b0d      	ldr	r3, [pc, #52]	@ (800fb78 <std+0x5c>)
 800fb44:	62a3      	str	r3, [r4, #40]	@ 0x28
 800fb46:	4b0d      	ldr	r3, [pc, #52]	@ (800fb7c <std+0x60>)
 800fb48:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800fb4a:	4b0d      	ldr	r3, [pc, #52]	@ (800fb80 <std+0x64>)
 800fb4c:	6323      	str	r3, [r4, #48]	@ 0x30
 800fb4e:	4b0d      	ldr	r3, [pc, #52]	@ (800fb84 <std+0x68>)
 800fb50:	6224      	str	r4, [r4, #32]
 800fb52:	429c      	cmp	r4, r3
 800fb54:	d006      	beq.n	800fb64 <std+0x48>
 800fb56:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800fb5a:	4294      	cmp	r4, r2
 800fb5c:	d002      	beq.n	800fb64 <std+0x48>
 800fb5e:	33d0      	adds	r3, #208	@ 0xd0
 800fb60:	429c      	cmp	r4, r3
 800fb62:	d105      	bne.n	800fb70 <std+0x54>
 800fb64:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800fb68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fb6c:	f000 b970 	b.w	800fe50 <__retarget_lock_init_recursive>
 800fb70:	bd10      	pop	{r4, pc}
 800fb72:	bf00      	nop
 800fb74:	0800fcc5 	.word	0x0800fcc5
 800fb78:	0800fce7 	.word	0x0800fce7
 800fb7c:	0800fd1f 	.word	0x0800fd1f
 800fb80:	0800fd43 	.word	0x0800fd43
 800fb84:	20008310 	.word	0x20008310

0800fb88 <stdio_exit_handler>:
 800fb88:	4a02      	ldr	r2, [pc, #8]	@ (800fb94 <stdio_exit_handler+0xc>)
 800fb8a:	4903      	ldr	r1, [pc, #12]	@ (800fb98 <stdio_exit_handler+0x10>)
 800fb8c:	4803      	ldr	r0, [pc, #12]	@ (800fb9c <stdio_exit_handler+0x14>)
 800fb8e:	f000 b869 	b.w	800fc64 <_fwalk_sglue>
 800fb92:	bf00      	nop
 800fb94:	2000002c 	.word	0x2000002c
 800fb98:	08010755 	.word	0x08010755
 800fb9c:	2000003c 	.word	0x2000003c

0800fba0 <cleanup_stdio>:
 800fba0:	6841      	ldr	r1, [r0, #4]
 800fba2:	4b0c      	ldr	r3, [pc, #48]	@ (800fbd4 <cleanup_stdio+0x34>)
 800fba4:	4299      	cmp	r1, r3
 800fba6:	b510      	push	{r4, lr}
 800fba8:	4604      	mov	r4, r0
 800fbaa:	d001      	beq.n	800fbb0 <cleanup_stdio+0x10>
 800fbac:	f000 fdd2 	bl	8010754 <_fflush_r>
 800fbb0:	68a1      	ldr	r1, [r4, #8]
 800fbb2:	4b09      	ldr	r3, [pc, #36]	@ (800fbd8 <cleanup_stdio+0x38>)
 800fbb4:	4299      	cmp	r1, r3
 800fbb6:	d002      	beq.n	800fbbe <cleanup_stdio+0x1e>
 800fbb8:	4620      	mov	r0, r4
 800fbba:	f000 fdcb 	bl	8010754 <_fflush_r>
 800fbbe:	68e1      	ldr	r1, [r4, #12]
 800fbc0:	4b06      	ldr	r3, [pc, #24]	@ (800fbdc <cleanup_stdio+0x3c>)
 800fbc2:	4299      	cmp	r1, r3
 800fbc4:	d004      	beq.n	800fbd0 <cleanup_stdio+0x30>
 800fbc6:	4620      	mov	r0, r4
 800fbc8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fbcc:	f000 bdc2 	b.w	8010754 <_fflush_r>
 800fbd0:	bd10      	pop	{r4, pc}
 800fbd2:	bf00      	nop
 800fbd4:	20008310 	.word	0x20008310
 800fbd8:	20008378 	.word	0x20008378
 800fbdc:	200083e0 	.word	0x200083e0

0800fbe0 <global_stdio_init.part.0>:
 800fbe0:	b510      	push	{r4, lr}
 800fbe2:	4b0b      	ldr	r3, [pc, #44]	@ (800fc10 <global_stdio_init.part.0+0x30>)
 800fbe4:	4c0b      	ldr	r4, [pc, #44]	@ (800fc14 <global_stdio_init.part.0+0x34>)
 800fbe6:	4a0c      	ldr	r2, [pc, #48]	@ (800fc18 <global_stdio_init.part.0+0x38>)
 800fbe8:	601a      	str	r2, [r3, #0]
 800fbea:	4620      	mov	r0, r4
 800fbec:	2200      	movs	r2, #0
 800fbee:	2104      	movs	r1, #4
 800fbf0:	f7ff ff94 	bl	800fb1c <std>
 800fbf4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800fbf8:	2201      	movs	r2, #1
 800fbfa:	2109      	movs	r1, #9
 800fbfc:	f7ff ff8e 	bl	800fb1c <std>
 800fc00:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800fc04:	2202      	movs	r2, #2
 800fc06:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fc0a:	2112      	movs	r1, #18
 800fc0c:	f7ff bf86 	b.w	800fb1c <std>
 800fc10:	20008448 	.word	0x20008448
 800fc14:	20008310 	.word	0x20008310
 800fc18:	0800fb89 	.word	0x0800fb89

0800fc1c <__sfp_lock_acquire>:
 800fc1c:	4801      	ldr	r0, [pc, #4]	@ (800fc24 <__sfp_lock_acquire+0x8>)
 800fc1e:	f000 b918 	b.w	800fe52 <__retarget_lock_acquire_recursive>
 800fc22:	bf00      	nop
 800fc24:	20008451 	.word	0x20008451

0800fc28 <__sfp_lock_release>:
 800fc28:	4801      	ldr	r0, [pc, #4]	@ (800fc30 <__sfp_lock_release+0x8>)
 800fc2a:	f000 b913 	b.w	800fe54 <__retarget_lock_release_recursive>
 800fc2e:	bf00      	nop
 800fc30:	20008451 	.word	0x20008451

0800fc34 <__sinit>:
 800fc34:	b510      	push	{r4, lr}
 800fc36:	4604      	mov	r4, r0
 800fc38:	f7ff fff0 	bl	800fc1c <__sfp_lock_acquire>
 800fc3c:	6a23      	ldr	r3, [r4, #32]
 800fc3e:	b11b      	cbz	r3, 800fc48 <__sinit+0x14>
 800fc40:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fc44:	f7ff bff0 	b.w	800fc28 <__sfp_lock_release>
 800fc48:	4b04      	ldr	r3, [pc, #16]	@ (800fc5c <__sinit+0x28>)
 800fc4a:	6223      	str	r3, [r4, #32]
 800fc4c:	4b04      	ldr	r3, [pc, #16]	@ (800fc60 <__sinit+0x2c>)
 800fc4e:	681b      	ldr	r3, [r3, #0]
 800fc50:	2b00      	cmp	r3, #0
 800fc52:	d1f5      	bne.n	800fc40 <__sinit+0xc>
 800fc54:	f7ff ffc4 	bl	800fbe0 <global_stdio_init.part.0>
 800fc58:	e7f2      	b.n	800fc40 <__sinit+0xc>
 800fc5a:	bf00      	nop
 800fc5c:	0800fba1 	.word	0x0800fba1
 800fc60:	20008448 	.word	0x20008448

0800fc64 <_fwalk_sglue>:
 800fc64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fc68:	4607      	mov	r7, r0
 800fc6a:	4688      	mov	r8, r1
 800fc6c:	4614      	mov	r4, r2
 800fc6e:	2600      	movs	r6, #0
 800fc70:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800fc74:	f1b9 0901 	subs.w	r9, r9, #1
 800fc78:	d505      	bpl.n	800fc86 <_fwalk_sglue+0x22>
 800fc7a:	6824      	ldr	r4, [r4, #0]
 800fc7c:	2c00      	cmp	r4, #0
 800fc7e:	d1f7      	bne.n	800fc70 <_fwalk_sglue+0xc>
 800fc80:	4630      	mov	r0, r6
 800fc82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fc86:	89ab      	ldrh	r3, [r5, #12]
 800fc88:	2b01      	cmp	r3, #1
 800fc8a:	d907      	bls.n	800fc9c <_fwalk_sglue+0x38>
 800fc8c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800fc90:	3301      	adds	r3, #1
 800fc92:	d003      	beq.n	800fc9c <_fwalk_sglue+0x38>
 800fc94:	4629      	mov	r1, r5
 800fc96:	4638      	mov	r0, r7
 800fc98:	47c0      	blx	r8
 800fc9a:	4306      	orrs	r6, r0
 800fc9c:	3568      	adds	r5, #104	@ 0x68
 800fc9e:	e7e9      	b.n	800fc74 <_fwalk_sglue+0x10>

0800fca0 <iprintf>:
 800fca0:	b40f      	push	{r0, r1, r2, r3}
 800fca2:	b507      	push	{r0, r1, r2, lr}
 800fca4:	4906      	ldr	r1, [pc, #24]	@ (800fcc0 <iprintf+0x20>)
 800fca6:	ab04      	add	r3, sp, #16
 800fca8:	6808      	ldr	r0, [r1, #0]
 800fcaa:	f853 2b04 	ldr.w	r2, [r3], #4
 800fcae:	6881      	ldr	r1, [r0, #8]
 800fcb0:	9301      	str	r3, [sp, #4]
 800fcb2:	f000 fa27 	bl	8010104 <_vfiprintf_r>
 800fcb6:	b003      	add	sp, #12
 800fcb8:	f85d eb04 	ldr.w	lr, [sp], #4
 800fcbc:	b004      	add	sp, #16
 800fcbe:	4770      	bx	lr
 800fcc0:	20000038 	.word	0x20000038

0800fcc4 <__sread>:
 800fcc4:	b510      	push	{r4, lr}
 800fcc6:	460c      	mov	r4, r1
 800fcc8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fccc:	f000 f878 	bl	800fdc0 <_read_r>
 800fcd0:	2800      	cmp	r0, #0
 800fcd2:	bfab      	itete	ge
 800fcd4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800fcd6:	89a3      	ldrhlt	r3, [r4, #12]
 800fcd8:	181b      	addge	r3, r3, r0
 800fcda:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800fcde:	bfac      	ite	ge
 800fce0:	6563      	strge	r3, [r4, #84]	@ 0x54
 800fce2:	81a3      	strhlt	r3, [r4, #12]
 800fce4:	bd10      	pop	{r4, pc}

0800fce6 <__swrite>:
 800fce6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fcea:	461f      	mov	r7, r3
 800fcec:	898b      	ldrh	r3, [r1, #12]
 800fcee:	05db      	lsls	r3, r3, #23
 800fcf0:	4605      	mov	r5, r0
 800fcf2:	460c      	mov	r4, r1
 800fcf4:	4616      	mov	r6, r2
 800fcf6:	d505      	bpl.n	800fd04 <__swrite+0x1e>
 800fcf8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fcfc:	2302      	movs	r3, #2
 800fcfe:	2200      	movs	r2, #0
 800fd00:	f000 f84c 	bl	800fd9c <_lseek_r>
 800fd04:	89a3      	ldrh	r3, [r4, #12]
 800fd06:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fd0a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800fd0e:	81a3      	strh	r3, [r4, #12]
 800fd10:	4632      	mov	r2, r6
 800fd12:	463b      	mov	r3, r7
 800fd14:	4628      	mov	r0, r5
 800fd16:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fd1a:	f000 b863 	b.w	800fde4 <_write_r>

0800fd1e <__sseek>:
 800fd1e:	b510      	push	{r4, lr}
 800fd20:	460c      	mov	r4, r1
 800fd22:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fd26:	f000 f839 	bl	800fd9c <_lseek_r>
 800fd2a:	1c43      	adds	r3, r0, #1
 800fd2c:	89a3      	ldrh	r3, [r4, #12]
 800fd2e:	bf15      	itete	ne
 800fd30:	6560      	strne	r0, [r4, #84]	@ 0x54
 800fd32:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800fd36:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800fd3a:	81a3      	strheq	r3, [r4, #12]
 800fd3c:	bf18      	it	ne
 800fd3e:	81a3      	strhne	r3, [r4, #12]
 800fd40:	bd10      	pop	{r4, pc}

0800fd42 <__sclose>:
 800fd42:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fd46:	f000 b819 	b.w	800fd7c <_close_r>

0800fd4a <memcmp>:
 800fd4a:	b510      	push	{r4, lr}
 800fd4c:	3901      	subs	r1, #1
 800fd4e:	4402      	add	r2, r0
 800fd50:	4290      	cmp	r0, r2
 800fd52:	d101      	bne.n	800fd58 <memcmp+0xe>
 800fd54:	2000      	movs	r0, #0
 800fd56:	e005      	b.n	800fd64 <memcmp+0x1a>
 800fd58:	7803      	ldrb	r3, [r0, #0]
 800fd5a:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800fd5e:	42a3      	cmp	r3, r4
 800fd60:	d001      	beq.n	800fd66 <memcmp+0x1c>
 800fd62:	1b18      	subs	r0, r3, r4
 800fd64:	bd10      	pop	{r4, pc}
 800fd66:	3001      	adds	r0, #1
 800fd68:	e7f2      	b.n	800fd50 <memcmp+0x6>

0800fd6a <memset>:
 800fd6a:	4402      	add	r2, r0
 800fd6c:	4603      	mov	r3, r0
 800fd6e:	4293      	cmp	r3, r2
 800fd70:	d100      	bne.n	800fd74 <memset+0xa>
 800fd72:	4770      	bx	lr
 800fd74:	f803 1b01 	strb.w	r1, [r3], #1
 800fd78:	e7f9      	b.n	800fd6e <memset+0x4>
	...

0800fd7c <_close_r>:
 800fd7c:	b538      	push	{r3, r4, r5, lr}
 800fd7e:	4d06      	ldr	r5, [pc, #24]	@ (800fd98 <_close_r+0x1c>)
 800fd80:	2300      	movs	r3, #0
 800fd82:	4604      	mov	r4, r0
 800fd84:	4608      	mov	r0, r1
 800fd86:	602b      	str	r3, [r5, #0]
 800fd88:	f7f1 f9b6 	bl	80010f8 <_close>
 800fd8c:	1c43      	adds	r3, r0, #1
 800fd8e:	d102      	bne.n	800fd96 <_close_r+0x1a>
 800fd90:	682b      	ldr	r3, [r5, #0]
 800fd92:	b103      	cbz	r3, 800fd96 <_close_r+0x1a>
 800fd94:	6023      	str	r3, [r4, #0]
 800fd96:	bd38      	pop	{r3, r4, r5, pc}
 800fd98:	2000844c 	.word	0x2000844c

0800fd9c <_lseek_r>:
 800fd9c:	b538      	push	{r3, r4, r5, lr}
 800fd9e:	4d07      	ldr	r5, [pc, #28]	@ (800fdbc <_lseek_r+0x20>)
 800fda0:	4604      	mov	r4, r0
 800fda2:	4608      	mov	r0, r1
 800fda4:	4611      	mov	r1, r2
 800fda6:	2200      	movs	r2, #0
 800fda8:	602a      	str	r2, [r5, #0]
 800fdaa:	461a      	mov	r2, r3
 800fdac:	f7f1 f9cb 	bl	8001146 <_lseek>
 800fdb0:	1c43      	adds	r3, r0, #1
 800fdb2:	d102      	bne.n	800fdba <_lseek_r+0x1e>
 800fdb4:	682b      	ldr	r3, [r5, #0]
 800fdb6:	b103      	cbz	r3, 800fdba <_lseek_r+0x1e>
 800fdb8:	6023      	str	r3, [r4, #0]
 800fdba:	bd38      	pop	{r3, r4, r5, pc}
 800fdbc:	2000844c 	.word	0x2000844c

0800fdc0 <_read_r>:
 800fdc0:	b538      	push	{r3, r4, r5, lr}
 800fdc2:	4d07      	ldr	r5, [pc, #28]	@ (800fde0 <_read_r+0x20>)
 800fdc4:	4604      	mov	r4, r0
 800fdc6:	4608      	mov	r0, r1
 800fdc8:	4611      	mov	r1, r2
 800fdca:	2200      	movs	r2, #0
 800fdcc:	602a      	str	r2, [r5, #0]
 800fdce:	461a      	mov	r2, r3
 800fdd0:	f7f1 f959 	bl	8001086 <_read>
 800fdd4:	1c43      	adds	r3, r0, #1
 800fdd6:	d102      	bne.n	800fdde <_read_r+0x1e>
 800fdd8:	682b      	ldr	r3, [r5, #0]
 800fdda:	b103      	cbz	r3, 800fdde <_read_r+0x1e>
 800fddc:	6023      	str	r3, [r4, #0]
 800fdde:	bd38      	pop	{r3, r4, r5, pc}
 800fde0:	2000844c 	.word	0x2000844c

0800fde4 <_write_r>:
 800fde4:	b538      	push	{r3, r4, r5, lr}
 800fde6:	4d07      	ldr	r5, [pc, #28]	@ (800fe04 <_write_r+0x20>)
 800fde8:	4604      	mov	r4, r0
 800fdea:	4608      	mov	r0, r1
 800fdec:	4611      	mov	r1, r2
 800fdee:	2200      	movs	r2, #0
 800fdf0:	602a      	str	r2, [r5, #0]
 800fdf2:	461a      	mov	r2, r3
 800fdf4:	f7f1 f964 	bl	80010c0 <_write>
 800fdf8:	1c43      	adds	r3, r0, #1
 800fdfa:	d102      	bne.n	800fe02 <_write_r+0x1e>
 800fdfc:	682b      	ldr	r3, [r5, #0]
 800fdfe:	b103      	cbz	r3, 800fe02 <_write_r+0x1e>
 800fe00:	6023      	str	r3, [r4, #0]
 800fe02:	bd38      	pop	{r3, r4, r5, pc}
 800fe04:	2000844c 	.word	0x2000844c

0800fe08 <__libc_init_array>:
 800fe08:	b570      	push	{r4, r5, r6, lr}
 800fe0a:	4d0d      	ldr	r5, [pc, #52]	@ (800fe40 <__libc_init_array+0x38>)
 800fe0c:	4c0d      	ldr	r4, [pc, #52]	@ (800fe44 <__libc_init_array+0x3c>)
 800fe0e:	1b64      	subs	r4, r4, r5
 800fe10:	10a4      	asrs	r4, r4, #2
 800fe12:	2600      	movs	r6, #0
 800fe14:	42a6      	cmp	r6, r4
 800fe16:	d109      	bne.n	800fe2c <__libc_init_array+0x24>
 800fe18:	4d0b      	ldr	r5, [pc, #44]	@ (800fe48 <__libc_init_array+0x40>)
 800fe1a:	4c0c      	ldr	r4, [pc, #48]	@ (800fe4c <__libc_init_array+0x44>)
 800fe1c:	f000 fe48 	bl	8010ab0 <_init>
 800fe20:	1b64      	subs	r4, r4, r5
 800fe22:	10a4      	asrs	r4, r4, #2
 800fe24:	2600      	movs	r6, #0
 800fe26:	42a6      	cmp	r6, r4
 800fe28:	d105      	bne.n	800fe36 <__libc_init_array+0x2e>
 800fe2a:	bd70      	pop	{r4, r5, r6, pc}
 800fe2c:	f855 3b04 	ldr.w	r3, [r5], #4
 800fe30:	4798      	blx	r3
 800fe32:	3601      	adds	r6, #1
 800fe34:	e7ee      	b.n	800fe14 <__libc_init_array+0xc>
 800fe36:	f855 3b04 	ldr.w	r3, [r5], #4
 800fe3a:	4798      	blx	r3
 800fe3c:	3601      	adds	r6, #1
 800fe3e:	e7f2      	b.n	800fe26 <__libc_init_array+0x1e>
 800fe40:	08013694 	.word	0x08013694
 800fe44:	08013694 	.word	0x08013694
 800fe48:	08013694 	.word	0x08013694
 800fe4c:	08013698 	.word	0x08013698

0800fe50 <__retarget_lock_init_recursive>:
 800fe50:	4770      	bx	lr

0800fe52 <__retarget_lock_acquire_recursive>:
 800fe52:	4770      	bx	lr

0800fe54 <__retarget_lock_release_recursive>:
 800fe54:	4770      	bx	lr

0800fe56 <memcpy>:
 800fe56:	440a      	add	r2, r1
 800fe58:	4291      	cmp	r1, r2
 800fe5a:	f100 33ff 	add.w	r3, r0, #4294967295
 800fe5e:	d100      	bne.n	800fe62 <memcpy+0xc>
 800fe60:	4770      	bx	lr
 800fe62:	b510      	push	{r4, lr}
 800fe64:	f811 4b01 	ldrb.w	r4, [r1], #1
 800fe68:	f803 4f01 	strb.w	r4, [r3, #1]!
 800fe6c:	4291      	cmp	r1, r2
 800fe6e:	d1f9      	bne.n	800fe64 <memcpy+0xe>
 800fe70:	bd10      	pop	{r4, pc}
	...

0800fe74 <__assert_func>:
 800fe74:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800fe76:	4614      	mov	r4, r2
 800fe78:	461a      	mov	r2, r3
 800fe7a:	4b09      	ldr	r3, [pc, #36]	@ (800fea0 <__assert_func+0x2c>)
 800fe7c:	681b      	ldr	r3, [r3, #0]
 800fe7e:	4605      	mov	r5, r0
 800fe80:	68d8      	ldr	r0, [r3, #12]
 800fe82:	b14c      	cbz	r4, 800fe98 <__assert_func+0x24>
 800fe84:	4b07      	ldr	r3, [pc, #28]	@ (800fea4 <__assert_func+0x30>)
 800fe86:	9100      	str	r1, [sp, #0]
 800fe88:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800fe8c:	4906      	ldr	r1, [pc, #24]	@ (800fea8 <__assert_func+0x34>)
 800fe8e:	462b      	mov	r3, r5
 800fe90:	f000 fc88 	bl	80107a4 <fiprintf>
 800fe94:	f000 fd3c 	bl	8010910 <abort>
 800fe98:	4b04      	ldr	r3, [pc, #16]	@ (800feac <__assert_func+0x38>)
 800fe9a:	461c      	mov	r4, r3
 800fe9c:	e7f3      	b.n	800fe86 <__assert_func+0x12>
 800fe9e:	bf00      	nop
 800fea0:	20000038 	.word	0x20000038
 800fea4:	0801361d 	.word	0x0801361d
 800fea8:	0801362a 	.word	0x0801362a
 800feac:	08013658 	.word	0x08013658

0800feb0 <_free_r>:
 800feb0:	b538      	push	{r3, r4, r5, lr}
 800feb2:	4605      	mov	r5, r0
 800feb4:	2900      	cmp	r1, #0
 800feb6:	d041      	beq.n	800ff3c <_free_r+0x8c>
 800feb8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800febc:	1f0c      	subs	r4, r1, #4
 800febe:	2b00      	cmp	r3, #0
 800fec0:	bfb8      	it	lt
 800fec2:	18e4      	addlt	r4, r4, r3
 800fec4:	f000 f8e8 	bl	8010098 <__malloc_lock>
 800fec8:	4a1d      	ldr	r2, [pc, #116]	@ (800ff40 <_free_r+0x90>)
 800feca:	6813      	ldr	r3, [r2, #0]
 800fecc:	b933      	cbnz	r3, 800fedc <_free_r+0x2c>
 800fece:	6063      	str	r3, [r4, #4]
 800fed0:	6014      	str	r4, [r2, #0]
 800fed2:	4628      	mov	r0, r5
 800fed4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fed8:	f000 b8e4 	b.w	80100a4 <__malloc_unlock>
 800fedc:	42a3      	cmp	r3, r4
 800fede:	d908      	bls.n	800fef2 <_free_r+0x42>
 800fee0:	6820      	ldr	r0, [r4, #0]
 800fee2:	1821      	adds	r1, r4, r0
 800fee4:	428b      	cmp	r3, r1
 800fee6:	bf01      	itttt	eq
 800fee8:	6819      	ldreq	r1, [r3, #0]
 800feea:	685b      	ldreq	r3, [r3, #4]
 800feec:	1809      	addeq	r1, r1, r0
 800feee:	6021      	streq	r1, [r4, #0]
 800fef0:	e7ed      	b.n	800fece <_free_r+0x1e>
 800fef2:	461a      	mov	r2, r3
 800fef4:	685b      	ldr	r3, [r3, #4]
 800fef6:	b10b      	cbz	r3, 800fefc <_free_r+0x4c>
 800fef8:	42a3      	cmp	r3, r4
 800fefa:	d9fa      	bls.n	800fef2 <_free_r+0x42>
 800fefc:	6811      	ldr	r1, [r2, #0]
 800fefe:	1850      	adds	r0, r2, r1
 800ff00:	42a0      	cmp	r0, r4
 800ff02:	d10b      	bne.n	800ff1c <_free_r+0x6c>
 800ff04:	6820      	ldr	r0, [r4, #0]
 800ff06:	4401      	add	r1, r0
 800ff08:	1850      	adds	r0, r2, r1
 800ff0a:	4283      	cmp	r3, r0
 800ff0c:	6011      	str	r1, [r2, #0]
 800ff0e:	d1e0      	bne.n	800fed2 <_free_r+0x22>
 800ff10:	6818      	ldr	r0, [r3, #0]
 800ff12:	685b      	ldr	r3, [r3, #4]
 800ff14:	6053      	str	r3, [r2, #4]
 800ff16:	4408      	add	r0, r1
 800ff18:	6010      	str	r0, [r2, #0]
 800ff1a:	e7da      	b.n	800fed2 <_free_r+0x22>
 800ff1c:	d902      	bls.n	800ff24 <_free_r+0x74>
 800ff1e:	230c      	movs	r3, #12
 800ff20:	602b      	str	r3, [r5, #0]
 800ff22:	e7d6      	b.n	800fed2 <_free_r+0x22>
 800ff24:	6820      	ldr	r0, [r4, #0]
 800ff26:	1821      	adds	r1, r4, r0
 800ff28:	428b      	cmp	r3, r1
 800ff2a:	bf04      	itt	eq
 800ff2c:	6819      	ldreq	r1, [r3, #0]
 800ff2e:	685b      	ldreq	r3, [r3, #4]
 800ff30:	6063      	str	r3, [r4, #4]
 800ff32:	bf04      	itt	eq
 800ff34:	1809      	addeq	r1, r1, r0
 800ff36:	6021      	streq	r1, [r4, #0]
 800ff38:	6054      	str	r4, [r2, #4]
 800ff3a:	e7ca      	b.n	800fed2 <_free_r+0x22>
 800ff3c:	bd38      	pop	{r3, r4, r5, pc}
 800ff3e:	bf00      	nop
 800ff40:	20008458 	.word	0x20008458

0800ff44 <malloc>:
 800ff44:	4b02      	ldr	r3, [pc, #8]	@ (800ff50 <malloc+0xc>)
 800ff46:	4601      	mov	r1, r0
 800ff48:	6818      	ldr	r0, [r3, #0]
 800ff4a:	f000 b825 	b.w	800ff98 <_malloc_r>
 800ff4e:	bf00      	nop
 800ff50:	20000038 	.word	0x20000038

0800ff54 <sbrk_aligned>:
 800ff54:	b570      	push	{r4, r5, r6, lr}
 800ff56:	4e0f      	ldr	r6, [pc, #60]	@ (800ff94 <sbrk_aligned+0x40>)
 800ff58:	460c      	mov	r4, r1
 800ff5a:	6831      	ldr	r1, [r6, #0]
 800ff5c:	4605      	mov	r5, r0
 800ff5e:	b911      	cbnz	r1, 800ff66 <sbrk_aligned+0x12>
 800ff60:	f000 fcc6 	bl	80108f0 <_sbrk_r>
 800ff64:	6030      	str	r0, [r6, #0]
 800ff66:	4621      	mov	r1, r4
 800ff68:	4628      	mov	r0, r5
 800ff6a:	f000 fcc1 	bl	80108f0 <_sbrk_r>
 800ff6e:	1c43      	adds	r3, r0, #1
 800ff70:	d103      	bne.n	800ff7a <sbrk_aligned+0x26>
 800ff72:	f04f 34ff 	mov.w	r4, #4294967295
 800ff76:	4620      	mov	r0, r4
 800ff78:	bd70      	pop	{r4, r5, r6, pc}
 800ff7a:	1cc4      	adds	r4, r0, #3
 800ff7c:	f024 0403 	bic.w	r4, r4, #3
 800ff80:	42a0      	cmp	r0, r4
 800ff82:	d0f8      	beq.n	800ff76 <sbrk_aligned+0x22>
 800ff84:	1a21      	subs	r1, r4, r0
 800ff86:	4628      	mov	r0, r5
 800ff88:	f000 fcb2 	bl	80108f0 <_sbrk_r>
 800ff8c:	3001      	adds	r0, #1
 800ff8e:	d1f2      	bne.n	800ff76 <sbrk_aligned+0x22>
 800ff90:	e7ef      	b.n	800ff72 <sbrk_aligned+0x1e>
 800ff92:	bf00      	nop
 800ff94:	20008454 	.word	0x20008454

0800ff98 <_malloc_r>:
 800ff98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ff9c:	1ccd      	adds	r5, r1, #3
 800ff9e:	f025 0503 	bic.w	r5, r5, #3
 800ffa2:	3508      	adds	r5, #8
 800ffa4:	2d0c      	cmp	r5, #12
 800ffa6:	bf38      	it	cc
 800ffa8:	250c      	movcc	r5, #12
 800ffaa:	2d00      	cmp	r5, #0
 800ffac:	4606      	mov	r6, r0
 800ffae:	db01      	blt.n	800ffb4 <_malloc_r+0x1c>
 800ffb0:	42a9      	cmp	r1, r5
 800ffb2:	d904      	bls.n	800ffbe <_malloc_r+0x26>
 800ffb4:	230c      	movs	r3, #12
 800ffb6:	6033      	str	r3, [r6, #0]
 800ffb8:	2000      	movs	r0, #0
 800ffba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ffbe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8010094 <_malloc_r+0xfc>
 800ffc2:	f000 f869 	bl	8010098 <__malloc_lock>
 800ffc6:	f8d8 3000 	ldr.w	r3, [r8]
 800ffca:	461c      	mov	r4, r3
 800ffcc:	bb44      	cbnz	r4, 8010020 <_malloc_r+0x88>
 800ffce:	4629      	mov	r1, r5
 800ffd0:	4630      	mov	r0, r6
 800ffd2:	f7ff ffbf 	bl	800ff54 <sbrk_aligned>
 800ffd6:	1c43      	adds	r3, r0, #1
 800ffd8:	4604      	mov	r4, r0
 800ffda:	d158      	bne.n	801008e <_malloc_r+0xf6>
 800ffdc:	f8d8 4000 	ldr.w	r4, [r8]
 800ffe0:	4627      	mov	r7, r4
 800ffe2:	2f00      	cmp	r7, #0
 800ffe4:	d143      	bne.n	801006e <_malloc_r+0xd6>
 800ffe6:	2c00      	cmp	r4, #0
 800ffe8:	d04b      	beq.n	8010082 <_malloc_r+0xea>
 800ffea:	6823      	ldr	r3, [r4, #0]
 800ffec:	4639      	mov	r1, r7
 800ffee:	4630      	mov	r0, r6
 800fff0:	eb04 0903 	add.w	r9, r4, r3
 800fff4:	f000 fc7c 	bl	80108f0 <_sbrk_r>
 800fff8:	4581      	cmp	r9, r0
 800fffa:	d142      	bne.n	8010082 <_malloc_r+0xea>
 800fffc:	6821      	ldr	r1, [r4, #0]
 800fffe:	1a6d      	subs	r5, r5, r1
 8010000:	4629      	mov	r1, r5
 8010002:	4630      	mov	r0, r6
 8010004:	f7ff ffa6 	bl	800ff54 <sbrk_aligned>
 8010008:	3001      	adds	r0, #1
 801000a:	d03a      	beq.n	8010082 <_malloc_r+0xea>
 801000c:	6823      	ldr	r3, [r4, #0]
 801000e:	442b      	add	r3, r5
 8010010:	6023      	str	r3, [r4, #0]
 8010012:	f8d8 3000 	ldr.w	r3, [r8]
 8010016:	685a      	ldr	r2, [r3, #4]
 8010018:	bb62      	cbnz	r2, 8010074 <_malloc_r+0xdc>
 801001a:	f8c8 7000 	str.w	r7, [r8]
 801001e:	e00f      	b.n	8010040 <_malloc_r+0xa8>
 8010020:	6822      	ldr	r2, [r4, #0]
 8010022:	1b52      	subs	r2, r2, r5
 8010024:	d420      	bmi.n	8010068 <_malloc_r+0xd0>
 8010026:	2a0b      	cmp	r2, #11
 8010028:	d917      	bls.n	801005a <_malloc_r+0xc2>
 801002a:	1961      	adds	r1, r4, r5
 801002c:	42a3      	cmp	r3, r4
 801002e:	6025      	str	r5, [r4, #0]
 8010030:	bf18      	it	ne
 8010032:	6059      	strne	r1, [r3, #4]
 8010034:	6863      	ldr	r3, [r4, #4]
 8010036:	bf08      	it	eq
 8010038:	f8c8 1000 	streq.w	r1, [r8]
 801003c:	5162      	str	r2, [r4, r5]
 801003e:	604b      	str	r3, [r1, #4]
 8010040:	4630      	mov	r0, r6
 8010042:	f000 f82f 	bl	80100a4 <__malloc_unlock>
 8010046:	f104 000b 	add.w	r0, r4, #11
 801004a:	1d23      	adds	r3, r4, #4
 801004c:	f020 0007 	bic.w	r0, r0, #7
 8010050:	1ac2      	subs	r2, r0, r3
 8010052:	bf1c      	itt	ne
 8010054:	1a1b      	subne	r3, r3, r0
 8010056:	50a3      	strne	r3, [r4, r2]
 8010058:	e7af      	b.n	800ffba <_malloc_r+0x22>
 801005a:	6862      	ldr	r2, [r4, #4]
 801005c:	42a3      	cmp	r3, r4
 801005e:	bf0c      	ite	eq
 8010060:	f8c8 2000 	streq.w	r2, [r8]
 8010064:	605a      	strne	r2, [r3, #4]
 8010066:	e7eb      	b.n	8010040 <_malloc_r+0xa8>
 8010068:	4623      	mov	r3, r4
 801006a:	6864      	ldr	r4, [r4, #4]
 801006c:	e7ae      	b.n	800ffcc <_malloc_r+0x34>
 801006e:	463c      	mov	r4, r7
 8010070:	687f      	ldr	r7, [r7, #4]
 8010072:	e7b6      	b.n	800ffe2 <_malloc_r+0x4a>
 8010074:	461a      	mov	r2, r3
 8010076:	685b      	ldr	r3, [r3, #4]
 8010078:	42a3      	cmp	r3, r4
 801007a:	d1fb      	bne.n	8010074 <_malloc_r+0xdc>
 801007c:	2300      	movs	r3, #0
 801007e:	6053      	str	r3, [r2, #4]
 8010080:	e7de      	b.n	8010040 <_malloc_r+0xa8>
 8010082:	230c      	movs	r3, #12
 8010084:	6033      	str	r3, [r6, #0]
 8010086:	4630      	mov	r0, r6
 8010088:	f000 f80c 	bl	80100a4 <__malloc_unlock>
 801008c:	e794      	b.n	800ffb8 <_malloc_r+0x20>
 801008e:	6005      	str	r5, [r0, #0]
 8010090:	e7d6      	b.n	8010040 <_malloc_r+0xa8>
 8010092:	bf00      	nop
 8010094:	20008458 	.word	0x20008458

08010098 <__malloc_lock>:
 8010098:	4801      	ldr	r0, [pc, #4]	@ (80100a0 <__malloc_lock+0x8>)
 801009a:	f7ff beda 	b.w	800fe52 <__retarget_lock_acquire_recursive>
 801009e:	bf00      	nop
 80100a0:	20008450 	.word	0x20008450

080100a4 <__malloc_unlock>:
 80100a4:	4801      	ldr	r0, [pc, #4]	@ (80100ac <__malloc_unlock+0x8>)
 80100a6:	f7ff bed5 	b.w	800fe54 <__retarget_lock_release_recursive>
 80100aa:	bf00      	nop
 80100ac:	20008450 	.word	0x20008450

080100b0 <__sfputc_r>:
 80100b0:	6893      	ldr	r3, [r2, #8]
 80100b2:	3b01      	subs	r3, #1
 80100b4:	2b00      	cmp	r3, #0
 80100b6:	b410      	push	{r4}
 80100b8:	6093      	str	r3, [r2, #8]
 80100ba:	da08      	bge.n	80100ce <__sfputc_r+0x1e>
 80100bc:	6994      	ldr	r4, [r2, #24]
 80100be:	42a3      	cmp	r3, r4
 80100c0:	db01      	blt.n	80100c6 <__sfputc_r+0x16>
 80100c2:	290a      	cmp	r1, #10
 80100c4:	d103      	bne.n	80100ce <__sfputc_r+0x1e>
 80100c6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80100ca:	f000 bb7d 	b.w	80107c8 <__swbuf_r>
 80100ce:	6813      	ldr	r3, [r2, #0]
 80100d0:	1c58      	adds	r0, r3, #1
 80100d2:	6010      	str	r0, [r2, #0]
 80100d4:	7019      	strb	r1, [r3, #0]
 80100d6:	4608      	mov	r0, r1
 80100d8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80100dc:	4770      	bx	lr

080100de <__sfputs_r>:
 80100de:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80100e0:	4606      	mov	r6, r0
 80100e2:	460f      	mov	r7, r1
 80100e4:	4614      	mov	r4, r2
 80100e6:	18d5      	adds	r5, r2, r3
 80100e8:	42ac      	cmp	r4, r5
 80100ea:	d101      	bne.n	80100f0 <__sfputs_r+0x12>
 80100ec:	2000      	movs	r0, #0
 80100ee:	e007      	b.n	8010100 <__sfputs_r+0x22>
 80100f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80100f4:	463a      	mov	r2, r7
 80100f6:	4630      	mov	r0, r6
 80100f8:	f7ff ffda 	bl	80100b0 <__sfputc_r>
 80100fc:	1c43      	adds	r3, r0, #1
 80100fe:	d1f3      	bne.n	80100e8 <__sfputs_r+0xa>
 8010100:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08010104 <_vfiprintf_r>:
 8010104:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010108:	460d      	mov	r5, r1
 801010a:	b09d      	sub	sp, #116	@ 0x74
 801010c:	4614      	mov	r4, r2
 801010e:	4698      	mov	r8, r3
 8010110:	4606      	mov	r6, r0
 8010112:	b118      	cbz	r0, 801011c <_vfiprintf_r+0x18>
 8010114:	6a03      	ldr	r3, [r0, #32]
 8010116:	b90b      	cbnz	r3, 801011c <_vfiprintf_r+0x18>
 8010118:	f7ff fd8c 	bl	800fc34 <__sinit>
 801011c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801011e:	07d9      	lsls	r1, r3, #31
 8010120:	d405      	bmi.n	801012e <_vfiprintf_r+0x2a>
 8010122:	89ab      	ldrh	r3, [r5, #12]
 8010124:	059a      	lsls	r2, r3, #22
 8010126:	d402      	bmi.n	801012e <_vfiprintf_r+0x2a>
 8010128:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801012a:	f7ff fe92 	bl	800fe52 <__retarget_lock_acquire_recursive>
 801012e:	89ab      	ldrh	r3, [r5, #12]
 8010130:	071b      	lsls	r3, r3, #28
 8010132:	d501      	bpl.n	8010138 <_vfiprintf_r+0x34>
 8010134:	692b      	ldr	r3, [r5, #16]
 8010136:	b99b      	cbnz	r3, 8010160 <_vfiprintf_r+0x5c>
 8010138:	4629      	mov	r1, r5
 801013a:	4630      	mov	r0, r6
 801013c:	f000 fb82 	bl	8010844 <__swsetup_r>
 8010140:	b170      	cbz	r0, 8010160 <_vfiprintf_r+0x5c>
 8010142:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010144:	07dc      	lsls	r4, r3, #31
 8010146:	d504      	bpl.n	8010152 <_vfiprintf_r+0x4e>
 8010148:	f04f 30ff 	mov.w	r0, #4294967295
 801014c:	b01d      	add	sp, #116	@ 0x74
 801014e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010152:	89ab      	ldrh	r3, [r5, #12]
 8010154:	0598      	lsls	r0, r3, #22
 8010156:	d4f7      	bmi.n	8010148 <_vfiprintf_r+0x44>
 8010158:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801015a:	f7ff fe7b 	bl	800fe54 <__retarget_lock_release_recursive>
 801015e:	e7f3      	b.n	8010148 <_vfiprintf_r+0x44>
 8010160:	2300      	movs	r3, #0
 8010162:	9309      	str	r3, [sp, #36]	@ 0x24
 8010164:	2320      	movs	r3, #32
 8010166:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801016a:	f8cd 800c 	str.w	r8, [sp, #12]
 801016e:	2330      	movs	r3, #48	@ 0x30
 8010170:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8010320 <_vfiprintf_r+0x21c>
 8010174:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8010178:	f04f 0901 	mov.w	r9, #1
 801017c:	4623      	mov	r3, r4
 801017e:	469a      	mov	sl, r3
 8010180:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010184:	b10a      	cbz	r2, 801018a <_vfiprintf_r+0x86>
 8010186:	2a25      	cmp	r2, #37	@ 0x25
 8010188:	d1f9      	bne.n	801017e <_vfiprintf_r+0x7a>
 801018a:	ebba 0b04 	subs.w	fp, sl, r4
 801018e:	d00b      	beq.n	80101a8 <_vfiprintf_r+0xa4>
 8010190:	465b      	mov	r3, fp
 8010192:	4622      	mov	r2, r4
 8010194:	4629      	mov	r1, r5
 8010196:	4630      	mov	r0, r6
 8010198:	f7ff ffa1 	bl	80100de <__sfputs_r>
 801019c:	3001      	adds	r0, #1
 801019e:	f000 80a7 	beq.w	80102f0 <_vfiprintf_r+0x1ec>
 80101a2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80101a4:	445a      	add	r2, fp
 80101a6:	9209      	str	r2, [sp, #36]	@ 0x24
 80101a8:	f89a 3000 	ldrb.w	r3, [sl]
 80101ac:	2b00      	cmp	r3, #0
 80101ae:	f000 809f 	beq.w	80102f0 <_vfiprintf_r+0x1ec>
 80101b2:	2300      	movs	r3, #0
 80101b4:	f04f 32ff 	mov.w	r2, #4294967295
 80101b8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80101bc:	f10a 0a01 	add.w	sl, sl, #1
 80101c0:	9304      	str	r3, [sp, #16]
 80101c2:	9307      	str	r3, [sp, #28]
 80101c4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80101c8:	931a      	str	r3, [sp, #104]	@ 0x68
 80101ca:	4654      	mov	r4, sl
 80101cc:	2205      	movs	r2, #5
 80101ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 80101d2:	4853      	ldr	r0, [pc, #332]	@ (8010320 <_vfiprintf_r+0x21c>)
 80101d4:	f7f0 f834 	bl	8000240 <memchr>
 80101d8:	9a04      	ldr	r2, [sp, #16]
 80101da:	b9d8      	cbnz	r0, 8010214 <_vfiprintf_r+0x110>
 80101dc:	06d1      	lsls	r1, r2, #27
 80101de:	bf44      	itt	mi
 80101e0:	2320      	movmi	r3, #32
 80101e2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80101e6:	0713      	lsls	r3, r2, #28
 80101e8:	bf44      	itt	mi
 80101ea:	232b      	movmi	r3, #43	@ 0x2b
 80101ec:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80101f0:	f89a 3000 	ldrb.w	r3, [sl]
 80101f4:	2b2a      	cmp	r3, #42	@ 0x2a
 80101f6:	d015      	beq.n	8010224 <_vfiprintf_r+0x120>
 80101f8:	9a07      	ldr	r2, [sp, #28]
 80101fa:	4654      	mov	r4, sl
 80101fc:	2000      	movs	r0, #0
 80101fe:	f04f 0c0a 	mov.w	ip, #10
 8010202:	4621      	mov	r1, r4
 8010204:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010208:	3b30      	subs	r3, #48	@ 0x30
 801020a:	2b09      	cmp	r3, #9
 801020c:	d94b      	bls.n	80102a6 <_vfiprintf_r+0x1a2>
 801020e:	b1b0      	cbz	r0, 801023e <_vfiprintf_r+0x13a>
 8010210:	9207      	str	r2, [sp, #28]
 8010212:	e014      	b.n	801023e <_vfiprintf_r+0x13a>
 8010214:	eba0 0308 	sub.w	r3, r0, r8
 8010218:	fa09 f303 	lsl.w	r3, r9, r3
 801021c:	4313      	orrs	r3, r2
 801021e:	9304      	str	r3, [sp, #16]
 8010220:	46a2      	mov	sl, r4
 8010222:	e7d2      	b.n	80101ca <_vfiprintf_r+0xc6>
 8010224:	9b03      	ldr	r3, [sp, #12]
 8010226:	1d19      	adds	r1, r3, #4
 8010228:	681b      	ldr	r3, [r3, #0]
 801022a:	9103      	str	r1, [sp, #12]
 801022c:	2b00      	cmp	r3, #0
 801022e:	bfbb      	ittet	lt
 8010230:	425b      	neglt	r3, r3
 8010232:	f042 0202 	orrlt.w	r2, r2, #2
 8010236:	9307      	strge	r3, [sp, #28]
 8010238:	9307      	strlt	r3, [sp, #28]
 801023a:	bfb8      	it	lt
 801023c:	9204      	strlt	r2, [sp, #16]
 801023e:	7823      	ldrb	r3, [r4, #0]
 8010240:	2b2e      	cmp	r3, #46	@ 0x2e
 8010242:	d10a      	bne.n	801025a <_vfiprintf_r+0x156>
 8010244:	7863      	ldrb	r3, [r4, #1]
 8010246:	2b2a      	cmp	r3, #42	@ 0x2a
 8010248:	d132      	bne.n	80102b0 <_vfiprintf_r+0x1ac>
 801024a:	9b03      	ldr	r3, [sp, #12]
 801024c:	1d1a      	adds	r2, r3, #4
 801024e:	681b      	ldr	r3, [r3, #0]
 8010250:	9203      	str	r2, [sp, #12]
 8010252:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8010256:	3402      	adds	r4, #2
 8010258:	9305      	str	r3, [sp, #20]
 801025a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8010330 <_vfiprintf_r+0x22c>
 801025e:	7821      	ldrb	r1, [r4, #0]
 8010260:	2203      	movs	r2, #3
 8010262:	4650      	mov	r0, sl
 8010264:	f7ef ffec 	bl	8000240 <memchr>
 8010268:	b138      	cbz	r0, 801027a <_vfiprintf_r+0x176>
 801026a:	9b04      	ldr	r3, [sp, #16]
 801026c:	eba0 000a 	sub.w	r0, r0, sl
 8010270:	2240      	movs	r2, #64	@ 0x40
 8010272:	4082      	lsls	r2, r0
 8010274:	4313      	orrs	r3, r2
 8010276:	3401      	adds	r4, #1
 8010278:	9304      	str	r3, [sp, #16]
 801027a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801027e:	4829      	ldr	r0, [pc, #164]	@ (8010324 <_vfiprintf_r+0x220>)
 8010280:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8010284:	2206      	movs	r2, #6
 8010286:	f7ef ffdb 	bl	8000240 <memchr>
 801028a:	2800      	cmp	r0, #0
 801028c:	d03f      	beq.n	801030e <_vfiprintf_r+0x20a>
 801028e:	4b26      	ldr	r3, [pc, #152]	@ (8010328 <_vfiprintf_r+0x224>)
 8010290:	bb1b      	cbnz	r3, 80102da <_vfiprintf_r+0x1d6>
 8010292:	9b03      	ldr	r3, [sp, #12]
 8010294:	3307      	adds	r3, #7
 8010296:	f023 0307 	bic.w	r3, r3, #7
 801029a:	3308      	adds	r3, #8
 801029c:	9303      	str	r3, [sp, #12]
 801029e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80102a0:	443b      	add	r3, r7
 80102a2:	9309      	str	r3, [sp, #36]	@ 0x24
 80102a4:	e76a      	b.n	801017c <_vfiprintf_r+0x78>
 80102a6:	fb0c 3202 	mla	r2, ip, r2, r3
 80102aa:	460c      	mov	r4, r1
 80102ac:	2001      	movs	r0, #1
 80102ae:	e7a8      	b.n	8010202 <_vfiprintf_r+0xfe>
 80102b0:	2300      	movs	r3, #0
 80102b2:	3401      	adds	r4, #1
 80102b4:	9305      	str	r3, [sp, #20]
 80102b6:	4619      	mov	r1, r3
 80102b8:	f04f 0c0a 	mov.w	ip, #10
 80102bc:	4620      	mov	r0, r4
 80102be:	f810 2b01 	ldrb.w	r2, [r0], #1
 80102c2:	3a30      	subs	r2, #48	@ 0x30
 80102c4:	2a09      	cmp	r2, #9
 80102c6:	d903      	bls.n	80102d0 <_vfiprintf_r+0x1cc>
 80102c8:	2b00      	cmp	r3, #0
 80102ca:	d0c6      	beq.n	801025a <_vfiprintf_r+0x156>
 80102cc:	9105      	str	r1, [sp, #20]
 80102ce:	e7c4      	b.n	801025a <_vfiprintf_r+0x156>
 80102d0:	fb0c 2101 	mla	r1, ip, r1, r2
 80102d4:	4604      	mov	r4, r0
 80102d6:	2301      	movs	r3, #1
 80102d8:	e7f0      	b.n	80102bc <_vfiprintf_r+0x1b8>
 80102da:	ab03      	add	r3, sp, #12
 80102dc:	9300      	str	r3, [sp, #0]
 80102de:	462a      	mov	r2, r5
 80102e0:	4b12      	ldr	r3, [pc, #72]	@ (801032c <_vfiprintf_r+0x228>)
 80102e2:	a904      	add	r1, sp, #16
 80102e4:	4630      	mov	r0, r6
 80102e6:	f3af 8000 	nop.w
 80102ea:	4607      	mov	r7, r0
 80102ec:	1c78      	adds	r0, r7, #1
 80102ee:	d1d6      	bne.n	801029e <_vfiprintf_r+0x19a>
 80102f0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80102f2:	07d9      	lsls	r1, r3, #31
 80102f4:	d405      	bmi.n	8010302 <_vfiprintf_r+0x1fe>
 80102f6:	89ab      	ldrh	r3, [r5, #12]
 80102f8:	059a      	lsls	r2, r3, #22
 80102fa:	d402      	bmi.n	8010302 <_vfiprintf_r+0x1fe>
 80102fc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80102fe:	f7ff fda9 	bl	800fe54 <__retarget_lock_release_recursive>
 8010302:	89ab      	ldrh	r3, [r5, #12]
 8010304:	065b      	lsls	r3, r3, #25
 8010306:	f53f af1f 	bmi.w	8010148 <_vfiprintf_r+0x44>
 801030a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801030c:	e71e      	b.n	801014c <_vfiprintf_r+0x48>
 801030e:	ab03      	add	r3, sp, #12
 8010310:	9300      	str	r3, [sp, #0]
 8010312:	462a      	mov	r2, r5
 8010314:	4b05      	ldr	r3, [pc, #20]	@ (801032c <_vfiprintf_r+0x228>)
 8010316:	a904      	add	r1, sp, #16
 8010318:	4630      	mov	r0, r6
 801031a:	f000 f879 	bl	8010410 <_printf_i>
 801031e:	e7e4      	b.n	80102ea <_vfiprintf_r+0x1e6>
 8010320:	08013659 	.word	0x08013659
 8010324:	08013663 	.word	0x08013663
 8010328:	00000000 	.word	0x00000000
 801032c:	080100df 	.word	0x080100df
 8010330:	0801365f 	.word	0x0801365f

08010334 <_printf_common>:
 8010334:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010338:	4616      	mov	r6, r2
 801033a:	4698      	mov	r8, r3
 801033c:	688a      	ldr	r2, [r1, #8]
 801033e:	690b      	ldr	r3, [r1, #16]
 8010340:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8010344:	4293      	cmp	r3, r2
 8010346:	bfb8      	it	lt
 8010348:	4613      	movlt	r3, r2
 801034a:	6033      	str	r3, [r6, #0]
 801034c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8010350:	4607      	mov	r7, r0
 8010352:	460c      	mov	r4, r1
 8010354:	b10a      	cbz	r2, 801035a <_printf_common+0x26>
 8010356:	3301      	adds	r3, #1
 8010358:	6033      	str	r3, [r6, #0]
 801035a:	6823      	ldr	r3, [r4, #0]
 801035c:	0699      	lsls	r1, r3, #26
 801035e:	bf42      	ittt	mi
 8010360:	6833      	ldrmi	r3, [r6, #0]
 8010362:	3302      	addmi	r3, #2
 8010364:	6033      	strmi	r3, [r6, #0]
 8010366:	6825      	ldr	r5, [r4, #0]
 8010368:	f015 0506 	ands.w	r5, r5, #6
 801036c:	d106      	bne.n	801037c <_printf_common+0x48>
 801036e:	f104 0a19 	add.w	sl, r4, #25
 8010372:	68e3      	ldr	r3, [r4, #12]
 8010374:	6832      	ldr	r2, [r6, #0]
 8010376:	1a9b      	subs	r3, r3, r2
 8010378:	42ab      	cmp	r3, r5
 801037a:	dc26      	bgt.n	80103ca <_printf_common+0x96>
 801037c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8010380:	6822      	ldr	r2, [r4, #0]
 8010382:	3b00      	subs	r3, #0
 8010384:	bf18      	it	ne
 8010386:	2301      	movne	r3, #1
 8010388:	0692      	lsls	r2, r2, #26
 801038a:	d42b      	bmi.n	80103e4 <_printf_common+0xb0>
 801038c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8010390:	4641      	mov	r1, r8
 8010392:	4638      	mov	r0, r7
 8010394:	47c8      	blx	r9
 8010396:	3001      	adds	r0, #1
 8010398:	d01e      	beq.n	80103d8 <_printf_common+0xa4>
 801039a:	6823      	ldr	r3, [r4, #0]
 801039c:	6922      	ldr	r2, [r4, #16]
 801039e:	f003 0306 	and.w	r3, r3, #6
 80103a2:	2b04      	cmp	r3, #4
 80103a4:	bf02      	ittt	eq
 80103a6:	68e5      	ldreq	r5, [r4, #12]
 80103a8:	6833      	ldreq	r3, [r6, #0]
 80103aa:	1aed      	subeq	r5, r5, r3
 80103ac:	68a3      	ldr	r3, [r4, #8]
 80103ae:	bf0c      	ite	eq
 80103b0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80103b4:	2500      	movne	r5, #0
 80103b6:	4293      	cmp	r3, r2
 80103b8:	bfc4      	itt	gt
 80103ba:	1a9b      	subgt	r3, r3, r2
 80103bc:	18ed      	addgt	r5, r5, r3
 80103be:	2600      	movs	r6, #0
 80103c0:	341a      	adds	r4, #26
 80103c2:	42b5      	cmp	r5, r6
 80103c4:	d11a      	bne.n	80103fc <_printf_common+0xc8>
 80103c6:	2000      	movs	r0, #0
 80103c8:	e008      	b.n	80103dc <_printf_common+0xa8>
 80103ca:	2301      	movs	r3, #1
 80103cc:	4652      	mov	r2, sl
 80103ce:	4641      	mov	r1, r8
 80103d0:	4638      	mov	r0, r7
 80103d2:	47c8      	blx	r9
 80103d4:	3001      	adds	r0, #1
 80103d6:	d103      	bne.n	80103e0 <_printf_common+0xac>
 80103d8:	f04f 30ff 	mov.w	r0, #4294967295
 80103dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80103e0:	3501      	adds	r5, #1
 80103e2:	e7c6      	b.n	8010372 <_printf_common+0x3e>
 80103e4:	18e1      	adds	r1, r4, r3
 80103e6:	1c5a      	adds	r2, r3, #1
 80103e8:	2030      	movs	r0, #48	@ 0x30
 80103ea:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80103ee:	4422      	add	r2, r4
 80103f0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80103f4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80103f8:	3302      	adds	r3, #2
 80103fa:	e7c7      	b.n	801038c <_printf_common+0x58>
 80103fc:	2301      	movs	r3, #1
 80103fe:	4622      	mov	r2, r4
 8010400:	4641      	mov	r1, r8
 8010402:	4638      	mov	r0, r7
 8010404:	47c8      	blx	r9
 8010406:	3001      	adds	r0, #1
 8010408:	d0e6      	beq.n	80103d8 <_printf_common+0xa4>
 801040a:	3601      	adds	r6, #1
 801040c:	e7d9      	b.n	80103c2 <_printf_common+0x8e>
	...

08010410 <_printf_i>:
 8010410:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010414:	7e0f      	ldrb	r7, [r1, #24]
 8010416:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8010418:	2f78      	cmp	r7, #120	@ 0x78
 801041a:	4691      	mov	r9, r2
 801041c:	4680      	mov	r8, r0
 801041e:	460c      	mov	r4, r1
 8010420:	469a      	mov	sl, r3
 8010422:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8010426:	d807      	bhi.n	8010438 <_printf_i+0x28>
 8010428:	2f62      	cmp	r7, #98	@ 0x62
 801042a:	d80a      	bhi.n	8010442 <_printf_i+0x32>
 801042c:	2f00      	cmp	r7, #0
 801042e:	f000 80d1 	beq.w	80105d4 <_printf_i+0x1c4>
 8010432:	2f58      	cmp	r7, #88	@ 0x58
 8010434:	f000 80b8 	beq.w	80105a8 <_printf_i+0x198>
 8010438:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801043c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8010440:	e03a      	b.n	80104b8 <_printf_i+0xa8>
 8010442:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8010446:	2b15      	cmp	r3, #21
 8010448:	d8f6      	bhi.n	8010438 <_printf_i+0x28>
 801044a:	a101      	add	r1, pc, #4	@ (adr r1, 8010450 <_printf_i+0x40>)
 801044c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8010450:	080104a9 	.word	0x080104a9
 8010454:	080104bd 	.word	0x080104bd
 8010458:	08010439 	.word	0x08010439
 801045c:	08010439 	.word	0x08010439
 8010460:	08010439 	.word	0x08010439
 8010464:	08010439 	.word	0x08010439
 8010468:	080104bd 	.word	0x080104bd
 801046c:	08010439 	.word	0x08010439
 8010470:	08010439 	.word	0x08010439
 8010474:	08010439 	.word	0x08010439
 8010478:	08010439 	.word	0x08010439
 801047c:	080105bb 	.word	0x080105bb
 8010480:	080104e7 	.word	0x080104e7
 8010484:	08010575 	.word	0x08010575
 8010488:	08010439 	.word	0x08010439
 801048c:	08010439 	.word	0x08010439
 8010490:	080105dd 	.word	0x080105dd
 8010494:	08010439 	.word	0x08010439
 8010498:	080104e7 	.word	0x080104e7
 801049c:	08010439 	.word	0x08010439
 80104a0:	08010439 	.word	0x08010439
 80104a4:	0801057d 	.word	0x0801057d
 80104a8:	6833      	ldr	r3, [r6, #0]
 80104aa:	1d1a      	adds	r2, r3, #4
 80104ac:	681b      	ldr	r3, [r3, #0]
 80104ae:	6032      	str	r2, [r6, #0]
 80104b0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80104b4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80104b8:	2301      	movs	r3, #1
 80104ba:	e09c      	b.n	80105f6 <_printf_i+0x1e6>
 80104bc:	6833      	ldr	r3, [r6, #0]
 80104be:	6820      	ldr	r0, [r4, #0]
 80104c0:	1d19      	adds	r1, r3, #4
 80104c2:	6031      	str	r1, [r6, #0]
 80104c4:	0606      	lsls	r6, r0, #24
 80104c6:	d501      	bpl.n	80104cc <_printf_i+0xbc>
 80104c8:	681d      	ldr	r5, [r3, #0]
 80104ca:	e003      	b.n	80104d4 <_printf_i+0xc4>
 80104cc:	0645      	lsls	r5, r0, #25
 80104ce:	d5fb      	bpl.n	80104c8 <_printf_i+0xb8>
 80104d0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80104d4:	2d00      	cmp	r5, #0
 80104d6:	da03      	bge.n	80104e0 <_printf_i+0xd0>
 80104d8:	232d      	movs	r3, #45	@ 0x2d
 80104da:	426d      	negs	r5, r5
 80104dc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80104e0:	4858      	ldr	r0, [pc, #352]	@ (8010644 <_printf_i+0x234>)
 80104e2:	230a      	movs	r3, #10
 80104e4:	e011      	b.n	801050a <_printf_i+0xfa>
 80104e6:	6821      	ldr	r1, [r4, #0]
 80104e8:	6833      	ldr	r3, [r6, #0]
 80104ea:	0608      	lsls	r0, r1, #24
 80104ec:	f853 5b04 	ldr.w	r5, [r3], #4
 80104f0:	d402      	bmi.n	80104f8 <_printf_i+0xe8>
 80104f2:	0649      	lsls	r1, r1, #25
 80104f4:	bf48      	it	mi
 80104f6:	b2ad      	uxthmi	r5, r5
 80104f8:	2f6f      	cmp	r7, #111	@ 0x6f
 80104fa:	4852      	ldr	r0, [pc, #328]	@ (8010644 <_printf_i+0x234>)
 80104fc:	6033      	str	r3, [r6, #0]
 80104fe:	bf14      	ite	ne
 8010500:	230a      	movne	r3, #10
 8010502:	2308      	moveq	r3, #8
 8010504:	2100      	movs	r1, #0
 8010506:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801050a:	6866      	ldr	r6, [r4, #4]
 801050c:	60a6      	str	r6, [r4, #8]
 801050e:	2e00      	cmp	r6, #0
 8010510:	db05      	blt.n	801051e <_printf_i+0x10e>
 8010512:	6821      	ldr	r1, [r4, #0]
 8010514:	432e      	orrs	r6, r5
 8010516:	f021 0104 	bic.w	r1, r1, #4
 801051a:	6021      	str	r1, [r4, #0]
 801051c:	d04b      	beq.n	80105b6 <_printf_i+0x1a6>
 801051e:	4616      	mov	r6, r2
 8010520:	fbb5 f1f3 	udiv	r1, r5, r3
 8010524:	fb03 5711 	mls	r7, r3, r1, r5
 8010528:	5dc7      	ldrb	r7, [r0, r7]
 801052a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801052e:	462f      	mov	r7, r5
 8010530:	42bb      	cmp	r3, r7
 8010532:	460d      	mov	r5, r1
 8010534:	d9f4      	bls.n	8010520 <_printf_i+0x110>
 8010536:	2b08      	cmp	r3, #8
 8010538:	d10b      	bne.n	8010552 <_printf_i+0x142>
 801053a:	6823      	ldr	r3, [r4, #0]
 801053c:	07df      	lsls	r7, r3, #31
 801053e:	d508      	bpl.n	8010552 <_printf_i+0x142>
 8010540:	6923      	ldr	r3, [r4, #16]
 8010542:	6861      	ldr	r1, [r4, #4]
 8010544:	4299      	cmp	r1, r3
 8010546:	bfde      	ittt	le
 8010548:	2330      	movle	r3, #48	@ 0x30
 801054a:	f806 3c01 	strble.w	r3, [r6, #-1]
 801054e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8010552:	1b92      	subs	r2, r2, r6
 8010554:	6122      	str	r2, [r4, #16]
 8010556:	f8cd a000 	str.w	sl, [sp]
 801055a:	464b      	mov	r3, r9
 801055c:	aa03      	add	r2, sp, #12
 801055e:	4621      	mov	r1, r4
 8010560:	4640      	mov	r0, r8
 8010562:	f7ff fee7 	bl	8010334 <_printf_common>
 8010566:	3001      	adds	r0, #1
 8010568:	d14a      	bne.n	8010600 <_printf_i+0x1f0>
 801056a:	f04f 30ff 	mov.w	r0, #4294967295
 801056e:	b004      	add	sp, #16
 8010570:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010574:	6823      	ldr	r3, [r4, #0]
 8010576:	f043 0320 	orr.w	r3, r3, #32
 801057a:	6023      	str	r3, [r4, #0]
 801057c:	4832      	ldr	r0, [pc, #200]	@ (8010648 <_printf_i+0x238>)
 801057e:	2778      	movs	r7, #120	@ 0x78
 8010580:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8010584:	6823      	ldr	r3, [r4, #0]
 8010586:	6831      	ldr	r1, [r6, #0]
 8010588:	061f      	lsls	r7, r3, #24
 801058a:	f851 5b04 	ldr.w	r5, [r1], #4
 801058e:	d402      	bmi.n	8010596 <_printf_i+0x186>
 8010590:	065f      	lsls	r7, r3, #25
 8010592:	bf48      	it	mi
 8010594:	b2ad      	uxthmi	r5, r5
 8010596:	6031      	str	r1, [r6, #0]
 8010598:	07d9      	lsls	r1, r3, #31
 801059a:	bf44      	itt	mi
 801059c:	f043 0320 	orrmi.w	r3, r3, #32
 80105a0:	6023      	strmi	r3, [r4, #0]
 80105a2:	b11d      	cbz	r5, 80105ac <_printf_i+0x19c>
 80105a4:	2310      	movs	r3, #16
 80105a6:	e7ad      	b.n	8010504 <_printf_i+0xf4>
 80105a8:	4826      	ldr	r0, [pc, #152]	@ (8010644 <_printf_i+0x234>)
 80105aa:	e7e9      	b.n	8010580 <_printf_i+0x170>
 80105ac:	6823      	ldr	r3, [r4, #0]
 80105ae:	f023 0320 	bic.w	r3, r3, #32
 80105b2:	6023      	str	r3, [r4, #0]
 80105b4:	e7f6      	b.n	80105a4 <_printf_i+0x194>
 80105b6:	4616      	mov	r6, r2
 80105b8:	e7bd      	b.n	8010536 <_printf_i+0x126>
 80105ba:	6833      	ldr	r3, [r6, #0]
 80105bc:	6825      	ldr	r5, [r4, #0]
 80105be:	6961      	ldr	r1, [r4, #20]
 80105c0:	1d18      	adds	r0, r3, #4
 80105c2:	6030      	str	r0, [r6, #0]
 80105c4:	062e      	lsls	r6, r5, #24
 80105c6:	681b      	ldr	r3, [r3, #0]
 80105c8:	d501      	bpl.n	80105ce <_printf_i+0x1be>
 80105ca:	6019      	str	r1, [r3, #0]
 80105cc:	e002      	b.n	80105d4 <_printf_i+0x1c4>
 80105ce:	0668      	lsls	r0, r5, #25
 80105d0:	d5fb      	bpl.n	80105ca <_printf_i+0x1ba>
 80105d2:	8019      	strh	r1, [r3, #0]
 80105d4:	2300      	movs	r3, #0
 80105d6:	6123      	str	r3, [r4, #16]
 80105d8:	4616      	mov	r6, r2
 80105da:	e7bc      	b.n	8010556 <_printf_i+0x146>
 80105dc:	6833      	ldr	r3, [r6, #0]
 80105de:	1d1a      	adds	r2, r3, #4
 80105e0:	6032      	str	r2, [r6, #0]
 80105e2:	681e      	ldr	r6, [r3, #0]
 80105e4:	6862      	ldr	r2, [r4, #4]
 80105e6:	2100      	movs	r1, #0
 80105e8:	4630      	mov	r0, r6
 80105ea:	f7ef fe29 	bl	8000240 <memchr>
 80105ee:	b108      	cbz	r0, 80105f4 <_printf_i+0x1e4>
 80105f0:	1b80      	subs	r0, r0, r6
 80105f2:	6060      	str	r0, [r4, #4]
 80105f4:	6863      	ldr	r3, [r4, #4]
 80105f6:	6123      	str	r3, [r4, #16]
 80105f8:	2300      	movs	r3, #0
 80105fa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80105fe:	e7aa      	b.n	8010556 <_printf_i+0x146>
 8010600:	6923      	ldr	r3, [r4, #16]
 8010602:	4632      	mov	r2, r6
 8010604:	4649      	mov	r1, r9
 8010606:	4640      	mov	r0, r8
 8010608:	47d0      	blx	sl
 801060a:	3001      	adds	r0, #1
 801060c:	d0ad      	beq.n	801056a <_printf_i+0x15a>
 801060e:	6823      	ldr	r3, [r4, #0]
 8010610:	079b      	lsls	r3, r3, #30
 8010612:	d413      	bmi.n	801063c <_printf_i+0x22c>
 8010614:	68e0      	ldr	r0, [r4, #12]
 8010616:	9b03      	ldr	r3, [sp, #12]
 8010618:	4298      	cmp	r0, r3
 801061a:	bfb8      	it	lt
 801061c:	4618      	movlt	r0, r3
 801061e:	e7a6      	b.n	801056e <_printf_i+0x15e>
 8010620:	2301      	movs	r3, #1
 8010622:	4632      	mov	r2, r6
 8010624:	4649      	mov	r1, r9
 8010626:	4640      	mov	r0, r8
 8010628:	47d0      	blx	sl
 801062a:	3001      	adds	r0, #1
 801062c:	d09d      	beq.n	801056a <_printf_i+0x15a>
 801062e:	3501      	adds	r5, #1
 8010630:	68e3      	ldr	r3, [r4, #12]
 8010632:	9903      	ldr	r1, [sp, #12]
 8010634:	1a5b      	subs	r3, r3, r1
 8010636:	42ab      	cmp	r3, r5
 8010638:	dcf2      	bgt.n	8010620 <_printf_i+0x210>
 801063a:	e7eb      	b.n	8010614 <_printf_i+0x204>
 801063c:	2500      	movs	r5, #0
 801063e:	f104 0619 	add.w	r6, r4, #25
 8010642:	e7f5      	b.n	8010630 <_printf_i+0x220>
 8010644:	0801366a 	.word	0x0801366a
 8010648:	0801367b 	.word	0x0801367b

0801064c <__sflush_r>:
 801064c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8010650:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010654:	0716      	lsls	r6, r2, #28
 8010656:	4605      	mov	r5, r0
 8010658:	460c      	mov	r4, r1
 801065a:	d454      	bmi.n	8010706 <__sflush_r+0xba>
 801065c:	684b      	ldr	r3, [r1, #4]
 801065e:	2b00      	cmp	r3, #0
 8010660:	dc02      	bgt.n	8010668 <__sflush_r+0x1c>
 8010662:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8010664:	2b00      	cmp	r3, #0
 8010666:	dd48      	ble.n	80106fa <__sflush_r+0xae>
 8010668:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801066a:	2e00      	cmp	r6, #0
 801066c:	d045      	beq.n	80106fa <__sflush_r+0xae>
 801066e:	2300      	movs	r3, #0
 8010670:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8010674:	682f      	ldr	r7, [r5, #0]
 8010676:	6a21      	ldr	r1, [r4, #32]
 8010678:	602b      	str	r3, [r5, #0]
 801067a:	d030      	beq.n	80106de <__sflush_r+0x92>
 801067c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801067e:	89a3      	ldrh	r3, [r4, #12]
 8010680:	0759      	lsls	r1, r3, #29
 8010682:	d505      	bpl.n	8010690 <__sflush_r+0x44>
 8010684:	6863      	ldr	r3, [r4, #4]
 8010686:	1ad2      	subs	r2, r2, r3
 8010688:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801068a:	b10b      	cbz	r3, 8010690 <__sflush_r+0x44>
 801068c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801068e:	1ad2      	subs	r2, r2, r3
 8010690:	2300      	movs	r3, #0
 8010692:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8010694:	6a21      	ldr	r1, [r4, #32]
 8010696:	4628      	mov	r0, r5
 8010698:	47b0      	blx	r6
 801069a:	1c43      	adds	r3, r0, #1
 801069c:	89a3      	ldrh	r3, [r4, #12]
 801069e:	d106      	bne.n	80106ae <__sflush_r+0x62>
 80106a0:	6829      	ldr	r1, [r5, #0]
 80106a2:	291d      	cmp	r1, #29
 80106a4:	d82b      	bhi.n	80106fe <__sflush_r+0xb2>
 80106a6:	4a2a      	ldr	r2, [pc, #168]	@ (8010750 <__sflush_r+0x104>)
 80106a8:	40ca      	lsrs	r2, r1
 80106aa:	07d6      	lsls	r6, r2, #31
 80106ac:	d527      	bpl.n	80106fe <__sflush_r+0xb2>
 80106ae:	2200      	movs	r2, #0
 80106b0:	6062      	str	r2, [r4, #4]
 80106b2:	04d9      	lsls	r1, r3, #19
 80106b4:	6922      	ldr	r2, [r4, #16]
 80106b6:	6022      	str	r2, [r4, #0]
 80106b8:	d504      	bpl.n	80106c4 <__sflush_r+0x78>
 80106ba:	1c42      	adds	r2, r0, #1
 80106bc:	d101      	bne.n	80106c2 <__sflush_r+0x76>
 80106be:	682b      	ldr	r3, [r5, #0]
 80106c0:	b903      	cbnz	r3, 80106c4 <__sflush_r+0x78>
 80106c2:	6560      	str	r0, [r4, #84]	@ 0x54
 80106c4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80106c6:	602f      	str	r7, [r5, #0]
 80106c8:	b1b9      	cbz	r1, 80106fa <__sflush_r+0xae>
 80106ca:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80106ce:	4299      	cmp	r1, r3
 80106d0:	d002      	beq.n	80106d8 <__sflush_r+0x8c>
 80106d2:	4628      	mov	r0, r5
 80106d4:	f7ff fbec 	bl	800feb0 <_free_r>
 80106d8:	2300      	movs	r3, #0
 80106da:	6363      	str	r3, [r4, #52]	@ 0x34
 80106dc:	e00d      	b.n	80106fa <__sflush_r+0xae>
 80106de:	2301      	movs	r3, #1
 80106e0:	4628      	mov	r0, r5
 80106e2:	47b0      	blx	r6
 80106e4:	4602      	mov	r2, r0
 80106e6:	1c50      	adds	r0, r2, #1
 80106e8:	d1c9      	bne.n	801067e <__sflush_r+0x32>
 80106ea:	682b      	ldr	r3, [r5, #0]
 80106ec:	2b00      	cmp	r3, #0
 80106ee:	d0c6      	beq.n	801067e <__sflush_r+0x32>
 80106f0:	2b1d      	cmp	r3, #29
 80106f2:	d001      	beq.n	80106f8 <__sflush_r+0xac>
 80106f4:	2b16      	cmp	r3, #22
 80106f6:	d11e      	bne.n	8010736 <__sflush_r+0xea>
 80106f8:	602f      	str	r7, [r5, #0]
 80106fa:	2000      	movs	r0, #0
 80106fc:	e022      	b.n	8010744 <__sflush_r+0xf8>
 80106fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010702:	b21b      	sxth	r3, r3
 8010704:	e01b      	b.n	801073e <__sflush_r+0xf2>
 8010706:	690f      	ldr	r7, [r1, #16]
 8010708:	2f00      	cmp	r7, #0
 801070a:	d0f6      	beq.n	80106fa <__sflush_r+0xae>
 801070c:	0793      	lsls	r3, r2, #30
 801070e:	680e      	ldr	r6, [r1, #0]
 8010710:	bf08      	it	eq
 8010712:	694b      	ldreq	r3, [r1, #20]
 8010714:	600f      	str	r7, [r1, #0]
 8010716:	bf18      	it	ne
 8010718:	2300      	movne	r3, #0
 801071a:	eba6 0807 	sub.w	r8, r6, r7
 801071e:	608b      	str	r3, [r1, #8]
 8010720:	f1b8 0f00 	cmp.w	r8, #0
 8010724:	dde9      	ble.n	80106fa <__sflush_r+0xae>
 8010726:	6a21      	ldr	r1, [r4, #32]
 8010728:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801072a:	4643      	mov	r3, r8
 801072c:	463a      	mov	r2, r7
 801072e:	4628      	mov	r0, r5
 8010730:	47b0      	blx	r6
 8010732:	2800      	cmp	r0, #0
 8010734:	dc08      	bgt.n	8010748 <__sflush_r+0xfc>
 8010736:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801073a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801073e:	81a3      	strh	r3, [r4, #12]
 8010740:	f04f 30ff 	mov.w	r0, #4294967295
 8010744:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010748:	4407      	add	r7, r0
 801074a:	eba8 0800 	sub.w	r8, r8, r0
 801074e:	e7e7      	b.n	8010720 <__sflush_r+0xd4>
 8010750:	20400001 	.word	0x20400001

08010754 <_fflush_r>:
 8010754:	b538      	push	{r3, r4, r5, lr}
 8010756:	690b      	ldr	r3, [r1, #16]
 8010758:	4605      	mov	r5, r0
 801075a:	460c      	mov	r4, r1
 801075c:	b913      	cbnz	r3, 8010764 <_fflush_r+0x10>
 801075e:	2500      	movs	r5, #0
 8010760:	4628      	mov	r0, r5
 8010762:	bd38      	pop	{r3, r4, r5, pc}
 8010764:	b118      	cbz	r0, 801076e <_fflush_r+0x1a>
 8010766:	6a03      	ldr	r3, [r0, #32]
 8010768:	b90b      	cbnz	r3, 801076e <_fflush_r+0x1a>
 801076a:	f7ff fa63 	bl	800fc34 <__sinit>
 801076e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010772:	2b00      	cmp	r3, #0
 8010774:	d0f3      	beq.n	801075e <_fflush_r+0xa>
 8010776:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8010778:	07d0      	lsls	r0, r2, #31
 801077a:	d404      	bmi.n	8010786 <_fflush_r+0x32>
 801077c:	0599      	lsls	r1, r3, #22
 801077e:	d402      	bmi.n	8010786 <_fflush_r+0x32>
 8010780:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010782:	f7ff fb66 	bl	800fe52 <__retarget_lock_acquire_recursive>
 8010786:	4628      	mov	r0, r5
 8010788:	4621      	mov	r1, r4
 801078a:	f7ff ff5f 	bl	801064c <__sflush_r>
 801078e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8010790:	07da      	lsls	r2, r3, #31
 8010792:	4605      	mov	r5, r0
 8010794:	d4e4      	bmi.n	8010760 <_fflush_r+0xc>
 8010796:	89a3      	ldrh	r3, [r4, #12]
 8010798:	059b      	lsls	r3, r3, #22
 801079a:	d4e1      	bmi.n	8010760 <_fflush_r+0xc>
 801079c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801079e:	f7ff fb59 	bl	800fe54 <__retarget_lock_release_recursive>
 80107a2:	e7dd      	b.n	8010760 <_fflush_r+0xc>

080107a4 <fiprintf>:
 80107a4:	b40e      	push	{r1, r2, r3}
 80107a6:	b503      	push	{r0, r1, lr}
 80107a8:	4601      	mov	r1, r0
 80107aa:	ab03      	add	r3, sp, #12
 80107ac:	4805      	ldr	r0, [pc, #20]	@ (80107c4 <fiprintf+0x20>)
 80107ae:	f853 2b04 	ldr.w	r2, [r3], #4
 80107b2:	6800      	ldr	r0, [r0, #0]
 80107b4:	9301      	str	r3, [sp, #4]
 80107b6:	f7ff fca5 	bl	8010104 <_vfiprintf_r>
 80107ba:	b002      	add	sp, #8
 80107bc:	f85d eb04 	ldr.w	lr, [sp], #4
 80107c0:	b003      	add	sp, #12
 80107c2:	4770      	bx	lr
 80107c4:	20000038 	.word	0x20000038

080107c8 <__swbuf_r>:
 80107c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80107ca:	460e      	mov	r6, r1
 80107cc:	4614      	mov	r4, r2
 80107ce:	4605      	mov	r5, r0
 80107d0:	b118      	cbz	r0, 80107da <__swbuf_r+0x12>
 80107d2:	6a03      	ldr	r3, [r0, #32]
 80107d4:	b90b      	cbnz	r3, 80107da <__swbuf_r+0x12>
 80107d6:	f7ff fa2d 	bl	800fc34 <__sinit>
 80107da:	69a3      	ldr	r3, [r4, #24]
 80107dc:	60a3      	str	r3, [r4, #8]
 80107de:	89a3      	ldrh	r3, [r4, #12]
 80107e0:	071a      	lsls	r2, r3, #28
 80107e2:	d501      	bpl.n	80107e8 <__swbuf_r+0x20>
 80107e4:	6923      	ldr	r3, [r4, #16]
 80107e6:	b943      	cbnz	r3, 80107fa <__swbuf_r+0x32>
 80107e8:	4621      	mov	r1, r4
 80107ea:	4628      	mov	r0, r5
 80107ec:	f000 f82a 	bl	8010844 <__swsetup_r>
 80107f0:	b118      	cbz	r0, 80107fa <__swbuf_r+0x32>
 80107f2:	f04f 37ff 	mov.w	r7, #4294967295
 80107f6:	4638      	mov	r0, r7
 80107f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80107fa:	6823      	ldr	r3, [r4, #0]
 80107fc:	6922      	ldr	r2, [r4, #16]
 80107fe:	1a98      	subs	r0, r3, r2
 8010800:	6963      	ldr	r3, [r4, #20]
 8010802:	b2f6      	uxtb	r6, r6
 8010804:	4283      	cmp	r3, r0
 8010806:	4637      	mov	r7, r6
 8010808:	dc05      	bgt.n	8010816 <__swbuf_r+0x4e>
 801080a:	4621      	mov	r1, r4
 801080c:	4628      	mov	r0, r5
 801080e:	f7ff ffa1 	bl	8010754 <_fflush_r>
 8010812:	2800      	cmp	r0, #0
 8010814:	d1ed      	bne.n	80107f2 <__swbuf_r+0x2a>
 8010816:	68a3      	ldr	r3, [r4, #8]
 8010818:	3b01      	subs	r3, #1
 801081a:	60a3      	str	r3, [r4, #8]
 801081c:	6823      	ldr	r3, [r4, #0]
 801081e:	1c5a      	adds	r2, r3, #1
 8010820:	6022      	str	r2, [r4, #0]
 8010822:	701e      	strb	r6, [r3, #0]
 8010824:	6962      	ldr	r2, [r4, #20]
 8010826:	1c43      	adds	r3, r0, #1
 8010828:	429a      	cmp	r2, r3
 801082a:	d004      	beq.n	8010836 <__swbuf_r+0x6e>
 801082c:	89a3      	ldrh	r3, [r4, #12]
 801082e:	07db      	lsls	r3, r3, #31
 8010830:	d5e1      	bpl.n	80107f6 <__swbuf_r+0x2e>
 8010832:	2e0a      	cmp	r6, #10
 8010834:	d1df      	bne.n	80107f6 <__swbuf_r+0x2e>
 8010836:	4621      	mov	r1, r4
 8010838:	4628      	mov	r0, r5
 801083a:	f7ff ff8b 	bl	8010754 <_fflush_r>
 801083e:	2800      	cmp	r0, #0
 8010840:	d0d9      	beq.n	80107f6 <__swbuf_r+0x2e>
 8010842:	e7d6      	b.n	80107f2 <__swbuf_r+0x2a>

08010844 <__swsetup_r>:
 8010844:	b538      	push	{r3, r4, r5, lr}
 8010846:	4b29      	ldr	r3, [pc, #164]	@ (80108ec <__swsetup_r+0xa8>)
 8010848:	4605      	mov	r5, r0
 801084a:	6818      	ldr	r0, [r3, #0]
 801084c:	460c      	mov	r4, r1
 801084e:	b118      	cbz	r0, 8010858 <__swsetup_r+0x14>
 8010850:	6a03      	ldr	r3, [r0, #32]
 8010852:	b90b      	cbnz	r3, 8010858 <__swsetup_r+0x14>
 8010854:	f7ff f9ee 	bl	800fc34 <__sinit>
 8010858:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801085c:	0719      	lsls	r1, r3, #28
 801085e:	d422      	bmi.n	80108a6 <__swsetup_r+0x62>
 8010860:	06da      	lsls	r2, r3, #27
 8010862:	d407      	bmi.n	8010874 <__swsetup_r+0x30>
 8010864:	2209      	movs	r2, #9
 8010866:	602a      	str	r2, [r5, #0]
 8010868:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801086c:	81a3      	strh	r3, [r4, #12]
 801086e:	f04f 30ff 	mov.w	r0, #4294967295
 8010872:	e033      	b.n	80108dc <__swsetup_r+0x98>
 8010874:	0758      	lsls	r0, r3, #29
 8010876:	d512      	bpl.n	801089e <__swsetup_r+0x5a>
 8010878:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801087a:	b141      	cbz	r1, 801088e <__swsetup_r+0x4a>
 801087c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010880:	4299      	cmp	r1, r3
 8010882:	d002      	beq.n	801088a <__swsetup_r+0x46>
 8010884:	4628      	mov	r0, r5
 8010886:	f7ff fb13 	bl	800feb0 <_free_r>
 801088a:	2300      	movs	r3, #0
 801088c:	6363      	str	r3, [r4, #52]	@ 0x34
 801088e:	89a3      	ldrh	r3, [r4, #12]
 8010890:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8010894:	81a3      	strh	r3, [r4, #12]
 8010896:	2300      	movs	r3, #0
 8010898:	6063      	str	r3, [r4, #4]
 801089a:	6923      	ldr	r3, [r4, #16]
 801089c:	6023      	str	r3, [r4, #0]
 801089e:	89a3      	ldrh	r3, [r4, #12]
 80108a0:	f043 0308 	orr.w	r3, r3, #8
 80108a4:	81a3      	strh	r3, [r4, #12]
 80108a6:	6923      	ldr	r3, [r4, #16]
 80108a8:	b94b      	cbnz	r3, 80108be <__swsetup_r+0x7a>
 80108aa:	89a3      	ldrh	r3, [r4, #12]
 80108ac:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80108b0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80108b4:	d003      	beq.n	80108be <__swsetup_r+0x7a>
 80108b6:	4621      	mov	r1, r4
 80108b8:	4628      	mov	r0, r5
 80108ba:	f000 f856 	bl	801096a <__smakebuf_r>
 80108be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80108c2:	f013 0201 	ands.w	r2, r3, #1
 80108c6:	d00a      	beq.n	80108de <__swsetup_r+0x9a>
 80108c8:	2200      	movs	r2, #0
 80108ca:	60a2      	str	r2, [r4, #8]
 80108cc:	6962      	ldr	r2, [r4, #20]
 80108ce:	4252      	negs	r2, r2
 80108d0:	61a2      	str	r2, [r4, #24]
 80108d2:	6922      	ldr	r2, [r4, #16]
 80108d4:	b942      	cbnz	r2, 80108e8 <__swsetup_r+0xa4>
 80108d6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80108da:	d1c5      	bne.n	8010868 <__swsetup_r+0x24>
 80108dc:	bd38      	pop	{r3, r4, r5, pc}
 80108de:	0799      	lsls	r1, r3, #30
 80108e0:	bf58      	it	pl
 80108e2:	6962      	ldrpl	r2, [r4, #20]
 80108e4:	60a2      	str	r2, [r4, #8]
 80108e6:	e7f4      	b.n	80108d2 <__swsetup_r+0x8e>
 80108e8:	2000      	movs	r0, #0
 80108ea:	e7f7      	b.n	80108dc <__swsetup_r+0x98>
 80108ec:	20000038 	.word	0x20000038

080108f0 <_sbrk_r>:
 80108f0:	b538      	push	{r3, r4, r5, lr}
 80108f2:	4d06      	ldr	r5, [pc, #24]	@ (801090c <_sbrk_r+0x1c>)
 80108f4:	2300      	movs	r3, #0
 80108f6:	4604      	mov	r4, r0
 80108f8:	4608      	mov	r0, r1
 80108fa:	602b      	str	r3, [r5, #0]
 80108fc:	f7f0 fc30 	bl	8001160 <_sbrk>
 8010900:	1c43      	adds	r3, r0, #1
 8010902:	d102      	bne.n	801090a <_sbrk_r+0x1a>
 8010904:	682b      	ldr	r3, [r5, #0]
 8010906:	b103      	cbz	r3, 801090a <_sbrk_r+0x1a>
 8010908:	6023      	str	r3, [r4, #0]
 801090a:	bd38      	pop	{r3, r4, r5, pc}
 801090c:	2000844c 	.word	0x2000844c

08010910 <abort>:
 8010910:	b508      	push	{r3, lr}
 8010912:	2006      	movs	r0, #6
 8010914:	f000 f88e 	bl	8010a34 <raise>
 8010918:	2001      	movs	r0, #1
 801091a:	f7f0 fba9 	bl	8001070 <_exit>

0801091e <__swhatbuf_r>:
 801091e:	b570      	push	{r4, r5, r6, lr}
 8010920:	460c      	mov	r4, r1
 8010922:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010926:	2900      	cmp	r1, #0
 8010928:	b096      	sub	sp, #88	@ 0x58
 801092a:	4615      	mov	r5, r2
 801092c:	461e      	mov	r6, r3
 801092e:	da0d      	bge.n	801094c <__swhatbuf_r+0x2e>
 8010930:	89a3      	ldrh	r3, [r4, #12]
 8010932:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8010936:	f04f 0100 	mov.w	r1, #0
 801093a:	bf14      	ite	ne
 801093c:	2340      	movne	r3, #64	@ 0x40
 801093e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8010942:	2000      	movs	r0, #0
 8010944:	6031      	str	r1, [r6, #0]
 8010946:	602b      	str	r3, [r5, #0]
 8010948:	b016      	add	sp, #88	@ 0x58
 801094a:	bd70      	pop	{r4, r5, r6, pc}
 801094c:	466a      	mov	r2, sp
 801094e:	f000 f879 	bl	8010a44 <_fstat_r>
 8010952:	2800      	cmp	r0, #0
 8010954:	dbec      	blt.n	8010930 <__swhatbuf_r+0x12>
 8010956:	9901      	ldr	r1, [sp, #4]
 8010958:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801095c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8010960:	4259      	negs	r1, r3
 8010962:	4159      	adcs	r1, r3
 8010964:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010968:	e7eb      	b.n	8010942 <__swhatbuf_r+0x24>

0801096a <__smakebuf_r>:
 801096a:	898b      	ldrh	r3, [r1, #12]
 801096c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801096e:	079d      	lsls	r5, r3, #30
 8010970:	4606      	mov	r6, r0
 8010972:	460c      	mov	r4, r1
 8010974:	d507      	bpl.n	8010986 <__smakebuf_r+0x1c>
 8010976:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801097a:	6023      	str	r3, [r4, #0]
 801097c:	6123      	str	r3, [r4, #16]
 801097e:	2301      	movs	r3, #1
 8010980:	6163      	str	r3, [r4, #20]
 8010982:	b003      	add	sp, #12
 8010984:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010986:	ab01      	add	r3, sp, #4
 8010988:	466a      	mov	r2, sp
 801098a:	f7ff ffc8 	bl	801091e <__swhatbuf_r>
 801098e:	9f00      	ldr	r7, [sp, #0]
 8010990:	4605      	mov	r5, r0
 8010992:	4639      	mov	r1, r7
 8010994:	4630      	mov	r0, r6
 8010996:	f7ff faff 	bl	800ff98 <_malloc_r>
 801099a:	b948      	cbnz	r0, 80109b0 <__smakebuf_r+0x46>
 801099c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80109a0:	059a      	lsls	r2, r3, #22
 80109a2:	d4ee      	bmi.n	8010982 <__smakebuf_r+0x18>
 80109a4:	f023 0303 	bic.w	r3, r3, #3
 80109a8:	f043 0302 	orr.w	r3, r3, #2
 80109ac:	81a3      	strh	r3, [r4, #12]
 80109ae:	e7e2      	b.n	8010976 <__smakebuf_r+0xc>
 80109b0:	89a3      	ldrh	r3, [r4, #12]
 80109b2:	6020      	str	r0, [r4, #0]
 80109b4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80109b8:	81a3      	strh	r3, [r4, #12]
 80109ba:	9b01      	ldr	r3, [sp, #4]
 80109bc:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80109c0:	b15b      	cbz	r3, 80109da <__smakebuf_r+0x70>
 80109c2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80109c6:	4630      	mov	r0, r6
 80109c8:	f000 f84e 	bl	8010a68 <_isatty_r>
 80109cc:	b128      	cbz	r0, 80109da <__smakebuf_r+0x70>
 80109ce:	89a3      	ldrh	r3, [r4, #12]
 80109d0:	f023 0303 	bic.w	r3, r3, #3
 80109d4:	f043 0301 	orr.w	r3, r3, #1
 80109d8:	81a3      	strh	r3, [r4, #12]
 80109da:	89a3      	ldrh	r3, [r4, #12]
 80109dc:	431d      	orrs	r5, r3
 80109de:	81a5      	strh	r5, [r4, #12]
 80109e0:	e7cf      	b.n	8010982 <__smakebuf_r+0x18>

080109e2 <_raise_r>:
 80109e2:	291f      	cmp	r1, #31
 80109e4:	b538      	push	{r3, r4, r5, lr}
 80109e6:	4605      	mov	r5, r0
 80109e8:	460c      	mov	r4, r1
 80109ea:	d904      	bls.n	80109f6 <_raise_r+0x14>
 80109ec:	2316      	movs	r3, #22
 80109ee:	6003      	str	r3, [r0, #0]
 80109f0:	f04f 30ff 	mov.w	r0, #4294967295
 80109f4:	bd38      	pop	{r3, r4, r5, pc}
 80109f6:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80109f8:	b112      	cbz	r2, 8010a00 <_raise_r+0x1e>
 80109fa:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80109fe:	b94b      	cbnz	r3, 8010a14 <_raise_r+0x32>
 8010a00:	4628      	mov	r0, r5
 8010a02:	f000 f853 	bl	8010aac <_getpid_r>
 8010a06:	4622      	mov	r2, r4
 8010a08:	4601      	mov	r1, r0
 8010a0a:	4628      	mov	r0, r5
 8010a0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010a10:	f000 b83a 	b.w	8010a88 <_kill_r>
 8010a14:	2b01      	cmp	r3, #1
 8010a16:	d00a      	beq.n	8010a2e <_raise_r+0x4c>
 8010a18:	1c59      	adds	r1, r3, #1
 8010a1a:	d103      	bne.n	8010a24 <_raise_r+0x42>
 8010a1c:	2316      	movs	r3, #22
 8010a1e:	6003      	str	r3, [r0, #0]
 8010a20:	2001      	movs	r0, #1
 8010a22:	e7e7      	b.n	80109f4 <_raise_r+0x12>
 8010a24:	2100      	movs	r1, #0
 8010a26:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8010a2a:	4620      	mov	r0, r4
 8010a2c:	4798      	blx	r3
 8010a2e:	2000      	movs	r0, #0
 8010a30:	e7e0      	b.n	80109f4 <_raise_r+0x12>
	...

08010a34 <raise>:
 8010a34:	4b02      	ldr	r3, [pc, #8]	@ (8010a40 <raise+0xc>)
 8010a36:	4601      	mov	r1, r0
 8010a38:	6818      	ldr	r0, [r3, #0]
 8010a3a:	f7ff bfd2 	b.w	80109e2 <_raise_r>
 8010a3e:	bf00      	nop
 8010a40:	20000038 	.word	0x20000038

08010a44 <_fstat_r>:
 8010a44:	b538      	push	{r3, r4, r5, lr}
 8010a46:	4d07      	ldr	r5, [pc, #28]	@ (8010a64 <_fstat_r+0x20>)
 8010a48:	2300      	movs	r3, #0
 8010a4a:	4604      	mov	r4, r0
 8010a4c:	4608      	mov	r0, r1
 8010a4e:	4611      	mov	r1, r2
 8010a50:	602b      	str	r3, [r5, #0]
 8010a52:	f7f0 fb5d 	bl	8001110 <_fstat>
 8010a56:	1c43      	adds	r3, r0, #1
 8010a58:	d102      	bne.n	8010a60 <_fstat_r+0x1c>
 8010a5a:	682b      	ldr	r3, [r5, #0]
 8010a5c:	b103      	cbz	r3, 8010a60 <_fstat_r+0x1c>
 8010a5e:	6023      	str	r3, [r4, #0]
 8010a60:	bd38      	pop	{r3, r4, r5, pc}
 8010a62:	bf00      	nop
 8010a64:	2000844c 	.word	0x2000844c

08010a68 <_isatty_r>:
 8010a68:	b538      	push	{r3, r4, r5, lr}
 8010a6a:	4d06      	ldr	r5, [pc, #24]	@ (8010a84 <_isatty_r+0x1c>)
 8010a6c:	2300      	movs	r3, #0
 8010a6e:	4604      	mov	r4, r0
 8010a70:	4608      	mov	r0, r1
 8010a72:	602b      	str	r3, [r5, #0]
 8010a74:	f7f0 fb5c 	bl	8001130 <_isatty>
 8010a78:	1c43      	adds	r3, r0, #1
 8010a7a:	d102      	bne.n	8010a82 <_isatty_r+0x1a>
 8010a7c:	682b      	ldr	r3, [r5, #0]
 8010a7e:	b103      	cbz	r3, 8010a82 <_isatty_r+0x1a>
 8010a80:	6023      	str	r3, [r4, #0]
 8010a82:	bd38      	pop	{r3, r4, r5, pc}
 8010a84:	2000844c 	.word	0x2000844c

08010a88 <_kill_r>:
 8010a88:	b538      	push	{r3, r4, r5, lr}
 8010a8a:	4d07      	ldr	r5, [pc, #28]	@ (8010aa8 <_kill_r+0x20>)
 8010a8c:	2300      	movs	r3, #0
 8010a8e:	4604      	mov	r4, r0
 8010a90:	4608      	mov	r0, r1
 8010a92:	4611      	mov	r1, r2
 8010a94:	602b      	str	r3, [r5, #0]
 8010a96:	f7f0 fad9 	bl	800104c <_kill>
 8010a9a:	1c43      	adds	r3, r0, #1
 8010a9c:	d102      	bne.n	8010aa4 <_kill_r+0x1c>
 8010a9e:	682b      	ldr	r3, [r5, #0]
 8010aa0:	b103      	cbz	r3, 8010aa4 <_kill_r+0x1c>
 8010aa2:	6023      	str	r3, [r4, #0]
 8010aa4:	bd38      	pop	{r3, r4, r5, pc}
 8010aa6:	bf00      	nop
 8010aa8:	2000844c 	.word	0x2000844c

08010aac <_getpid_r>:
 8010aac:	f7f0 bac5 	b.w	800103a <_getpid>

08010ab0 <_init>:
 8010ab0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010ab2:	bf00      	nop
 8010ab4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010ab6:	bc08      	pop	{r3}
 8010ab8:	469e      	mov	lr, r3
 8010aba:	4770      	bx	lr

08010abc <_fini>:
 8010abc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010abe:	bf00      	nop
 8010ac0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010ac2:	bc08      	pop	{r3}
 8010ac4:	469e      	mov	lr, r3
 8010ac6:	4770      	bx	lr
