Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Thu Nov 14 10:32:26 2024
| Host         : debwing running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_control_sets -verbose -file Basys3_control_sets_placed.rpt
| Design       : Basys3
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    67 |
|    Minimum number of control sets                        |    67 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    68 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    67 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |    53 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             114 |           52 |
| No           | No                    | Yes                    |              20 |            7 |
| No           | Yes                   | No                     |             158 |           42 |
| Yes          | No                    | No                     |              70 |           27 |
| Yes          | No                    | Yes                    |             156 |           39 |
| Yes          | Yes                   | No                     |              46 |           13 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+-----------------------------------------------------+-----------------------------------------------------+------------------+----------------+
|      Clock Signal     |                    Enable Signal                    |                   Set/Reset Signal                  | Slice Load Count | Bel Load Count |
+-----------------------+-----------------------------------------------------+-----------------------------------------------------+------------------+----------------+
|  clock_BUFG           |                                                     | inst_xelor/vsync_reg_i_1_n_0                        |                1 |              1 |
|  clock_BUFG           |                                                     | inst_xelor/p_0_in                                   |                1 |              1 |
|  clock_BUFG           |                                                     | inst_Programmer/bussy_sinc_reg_n_0                  |                1 |              1 |
|  rx_state_reg[enable] | inst_Programmer/memory[3]_6                         |                                                     |                2 |              4 |
|  clk_IBUF_BUFG        | inst_Programmer/inst_UART/sample                    | inst_Programmer/inst_UART/rx_state[bits][7]_i_1_n_0 |                1 |              4 |
|  rx_state_reg[enable] |                                                     |                                                     |                2 |              6 |
|  rx_state_reg[enable] | inst_Programmer/memory[5]_7                         |                                                     |                4 |              7 |
|  clk_IBUF_BUFG        |                                                     | inst_Programmer/bussy                               |                3 |              7 |
|  rx_state_reg[enable] | inst_Programmer/memory[2]_9                         |                                                     |                2 |              8 |
|  rx_state_reg[enable] | inst_Programmer/memory[0]_5                         |                                                     |                3 |              8 |
|  rx_state_reg[enable] | inst_Programmer/memory[1]_8                         |                                                     |                3 |              8 |
|  clk_IBUF_BUFG        | inst_Programmer/inst_UART/rx_state[bits][7]_i_2_n_0 | inst_Programmer/inst_UART/rx_state[bits][7]_i_1_n_0 |                4 |             10 |
|  clock_BUFG           |                                                     | inst_Programmer/bussy                               |                3 |             12 |
|  clock_BUFG           | inst_ROM/bussy_reg_5                                | inst_Programmer/bussy                               |                3 |             12 |
|  clk_IBUF_BUFG        |                                                     | inst_Debouncer1/counter[0]_i_1__1_n_0               |                4 |             16 |
|  clock_BUFG           | inst_ROM/load_regA                                  | inst_Programmer/bussy                               |                4 |             16 |
|  clk_IBUF_BUFG        | inst_timer/mtimer                                   | inst_Programmer/bussy                               |                4 |             16 |
|  clk_IBUF_BUFG        | inst_timer/eqOp                                     | inst_Programmer/bussy                               |                4 |             16 |
|  clk_IBUF_BUFG        | inst_timer/stimer                                   | inst_Programmer/bussy                               |                4 |             16 |
|  clock_BUFG           | inst_ROM/load_regB                                  | inst_Programmer/bussy                               |                4 |             16 |
|  clock_BUFG           | inst_ROM/load_reg_currt                             | inst_Programmer/bussy                               |                4 |             16 |
|  clock_BUFG           | inst_ROM/load_reg_xadiv                             | inst_Programmer/bussy                               |                4 |             16 |
|  clk_IBUF_BUFG        |                                                     | inst_Debouncer3/counter[0]_i_1__3_n_0               |                4 |             16 |
|  clock_BUFG           | inst_ROM/write_reg_dis                              | inst_Programmer/bussy                               |                4 |             16 |
|  clock_BUFG           | inst_ROM/write_reg_led                              | inst_Programmer/bussy                               |                4 |             16 |
|  clk_IBUF_BUFG        |                                                     | inst_Debouncer4/counter[0]_i_1__4_n_0               |                4 |             16 |
|  clk_IBUF_BUFG        |                                                     | inst_Debouncer0/counter[0]_i_1__0_n_0               |                4 |             16 |
|  clk_IBUF_BUFG        |                                                     | inst_Debouncer2/counter[0]_i_1__2_n_0               |                4 |             16 |
|  clk_IBUF_BUFG        |                                                     | inst_Display_Controller/clear                       |                5 |             17 |
|  clk_IBUF_BUFG        |                                                     |                                                     |               11 |             20 |
|  clk_IBUF_BUFG        |                                                     | inst_Clock_Divider/clear                            |                7 |             27 |
|  clock_BUFG           | inst_xelor/h_count_reg[0]_i_1_n_7                   | inst_xelor/v_count                                  |                8 |             32 |
|  clock_BUFG           |                                                     | inst_xelor/h_count_reg[0]_i_1_n_7                   |                8 |             32 |
|  rx_state_reg[enable] | inst_Programmer/inst_UART/E[0]                      |                                                     |               13 |             35 |
|  clock_BUFG           | inst_ROM/reg_reg[10]_2                              |                                                     |               16 |             64 |
|  clock_BUFG           | inst_ROM/reg_reg[9]_3                               |                                                     |               16 |             64 |
|  clock_BUFG           | inst_ROM/reg_reg[9]_1                               |                                                     |               16 |             64 |
|  clock_BUFG           | inst_ROM/reg_reg[9]_4                               |                                                     |               16 |             64 |
|  clock_BUFG           | inst_ROM/reg_reg[9]_2                               |                                                     |               16 |             64 |
|  clock_BUFG           | inst_ROM/reg_reg[9]_0                               |                                                     |               16 |             64 |
|  clock_BUFG           | inst_ROM/reg_reg[11]_10                             |                                                     |               16 |             64 |
|  clock_BUFG           | inst_ROM/reg_reg[10]_4                              |                                                     |               16 |             64 |
|  clock_BUFG           | inst_ROM/reg_reg[10]_3                              |                                                     |               16 |             64 |
|  clock_BUFG           | inst_ROM/reg_reg[10]_1                              |                                                     |               16 |             64 |
|  clock_BUFG           | inst_ROM/reg_reg[11]_8                              |                                                     |               16 |             64 |
|  clock_BUFG           | inst_ROM/reg_reg[11]_6                              |                                                     |               16 |             64 |
|  clock_BUFG           | inst_ROM/reg_reg[11]_11                             |                                                     |               16 |             64 |
|  clock_BUFG           | inst_ROM/reg_reg[11]_5                              |                                                     |               16 |             64 |
|  clock_BUFG           | inst_ROM/reg_reg[11]_12                             |                                                     |               16 |             64 |
|  clock_BUFG           | inst_ROM/reg_reg[11]_7                              |                                                     |               16 |             64 |
|  clock_BUFG           |                                                     |                                                     |               39 |             88 |
|  clk_IBUF_BUFG        | inst_Programmer/ready_reg_8                         |                                                     |               23 |             92 |
|  clk_IBUF_BUFG        | inst_Programmer/ready_reg_14                        |                                                     |               23 |             92 |
|  clk_IBUF_BUFG        | inst_Programmer/ready_reg_13                        |                                                     |               23 |             92 |
|  clk_IBUF_BUFG        | inst_Programmer/ready_reg_1                         |                                                     |               23 |             92 |
|  clk_IBUF_BUFG        | inst_Programmer/ready_reg_11                        |                                                     |               23 |             92 |
|  clk_IBUF_BUFG        | inst_Programmer/ready_reg_10                        |                                                     |               23 |             92 |
|  clk_IBUF_BUFG        | inst_Programmer/ready_reg_12                        |                                                     |               23 |             92 |
|  clk_IBUF_BUFG        | inst_Programmer/ready_reg_9                         |                                                     |               23 |             92 |
|  clk_IBUF_BUFG        | inst_Programmer/ready_reg_0                         |                                                     |               23 |             92 |
|  clk_IBUF_BUFG        | inst_Programmer/ready_reg_4                         |                                                     |               23 |             92 |
|  clk_IBUF_BUFG        | inst_Programmer/ready_reg_3                         |                                                     |               23 |             92 |
|  clk_IBUF_BUFG        | inst_Programmer/ready_reg_7                         |                                                     |               23 |             92 |
|  clk_IBUF_BUFG        | inst_Programmer/ready_reg_6                         |                                                     |               23 |             92 |
|  clk_IBUF_BUFG        | inst_Programmer/ready_reg_15                        |                                                     |               23 |             92 |
|  clk_IBUF_BUFG        | inst_Programmer/ready_reg_5                         |                                                     |               23 |             92 |
|  clk_IBUF_BUFG        | inst_Programmer/ready_reg_2                         |                                                     |               23 |             92 |
+-----------------------+-----------------------------------------------------+-----------------------------------------------------+------------------+----------------+


