\hypertarget{struct_m_c_m___mem_map}{}\section{M\+C\+M\+\_\+\+Mem\+Map Struct Reference}
\label{struct_m_c_m___mem_map}\index{M\+C\+M\+\_\+\+Mem\+Map@{M\+C\+M\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K\+L25\+Z4.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hypertarget{struct_m_c_m___mem_map_ab5b3e978eb3ceb8a2aadaeeab28db00b}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}8\mbox{]}\label{struct_m_c_m___mem_map_ab5b3e978eb3ceb8a2aadaeeab28db00b}

\item 
uint16\+\_\+t \hyperlink{struct_m_c_m___mem_map_a20825db9d55d933be269bd35a200fd2d}{P\+L\+A\+S\+C}
\item 
uint16\+\_\+t \hyperlink{struct_m_c_m___mem_map_a93b5b2392197fc5d6806ef7d6c131068}{P\+L\+A\+M\+C}
\item 
uint32\+\_\+t \hyperlink{struct_m_c_m___mem_map_aa33a270057a47b918858749d81ff626c}{P\+L\+A\+C\+R}
\item 
\hypertarget{struct_m_c_m___mem_map_ad8a834e9c0be4b8a1f57679868c10f2d}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+1} \mbox{[}48\mbox{]}\label{struct_m_c_m___mem_map_ad8a834e9c0be4b8a1f57679868c10f2d}

\item 
uint32\+\_\+t \hyperlink{struct_m_c_m___mem_map_a35ef884d3cd29240febb8d3fc3df26d0}{C\+P\+O}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
M\+C\+M -\/ Peripheral register structure 

\subsection{Field Documentation}
\hypertarget{struct_m_c_m___mem_map_a35ef884d3cd29240febb8d3fc3df26d0}{}\index{M\+C\+M\+\_\+\+Mem\+Map@{M\+C\+M\+\_\+\+Mem\+Map}!C\+P\+O@{C\+P\+O}}
\index{C\+P\+O@{C\+P\+O}!M\+C\+M\+\_\+\+Mem\+Map@{M\+C\+M\+\_\+\+Mem\+Map}}
\subsubsection[{C\+P\+O}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t C\+P\+O}\label{struct_m_c_m___mem_map_a35ef884d3cd29240febb8d3fc3df26d0}
Compute Operation Control Register, offset\+: 0x40 \hypertarget{struct_m_c_m___mem_map_aa33a270057a47b918858749d81ff626c}{}\index{M\+C\+M\+\_\+\+Mem\+Map@{M\+C\+M\+\_\+\+Mem\+Map}!P\+L\+A\+C\+R@{P\+L\+A\+C\+R}}
\index{P\+L\+A\+C\+R@{P\+L\+A\+C\+R}!M\+C\+M\+\_\+\+Mem\+Map@{M\+C\+M\+\_\+\+Mem\+Map}}
\subsubsection[{P\+L\+A\+C\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t P\+L\+A\+C\+R}\label{struct_m_c_m___mem_map_aa33a270057a47b918858749d81ff626c}
Platform Control Register, offset\+: 0x\+C \hypertarget{struct_m_c_m___mem_map_a93b5b2392197fc5d6806ef7d6c131068}{}\index{M\+C\+M\+\_\+\+Mem\+Map@{M\+C\+M\+\_\+\+Mem\+Map}!P\+L\+A\+M\+C@{P\+L\+A\+M\+C}}
\index{P\+L\+A\+M\+C@{P\+L\+A\+M\+C}!M\+C\+M\+\_\+\+Mem\+Map@{M\+C\+M\+\_\+\+Mem\+Map}}
\subsubsection[{P\+L\+A\+M\+C}]{\setlength{\rightskip}{0pt plus 5cm}uint16\+\_\+t P\+L\+A\+M\+C}\label{struct_m_c_m___mem_map_a93b5b2392197fc5d6806ef7d6c131068}
Crossbar Switch (A\+X\+B\+S) Master Configuration, offset\+: 0x\+A \hypertarget{struct_m_c_m___mem_map_a20825db9d55d933be269bd35a200fd2d}{}\index{M\+C\+M\+\_\+\+Mem\+Map@{M\+C\+M\+\_\+\+Mem\+Map}!P\+L\+A\+S\+C@{P\+L\+A\+S\+C}}
\index{P\+L\+A\+S\+C@{P\+L\+A\+S\+C}!M\+C\+M\+\_\+\+Mem\+Map@{M\+C\+M\+\_\+\+Mem\+Map}}
\subsubsection[{P\+L\+A\+S\+C}]{\setlength{\rightskip}{0pt plus 5cm}uint16\+\_\+t P\+L\+A\+S\+C}\label{struct_m_c_m___mem_map_a20825db9d55d933be269bd35a200fd2d}
Crossbar Switch (A\+X\+B\+S) Slave Configuration, offset\+: 0x8 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+L\+U\+I\+S\+A\+L\+F\+O\+N\+S\+O/\+Documents/\+Git\+Hub/\+A\+L\+U\+T\+E\+C\+H/\+Ejecuci√≥n/\+A\+L\+U\+T\+E\+C\+H/\+Project\+\_\+\+Headers/\hyperlink{_m_k_l25_z4_8h}{M\+K\+L25\+Z4.\+h}\end{DoxyCompactItemize}
