//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused_convolution_leaky_relu_27 // -- Begin function triton_poi_fused_convolution_leaky_relu_27
.extern .shared .align 16 .b8 global_smem[];
                                        // @triton_poi_fused_convolution_leaky_relu_27
.visible .entry triton_poi_fused_convolution_leaky_relu_27(
	.param .u64 .ptr .global .align 1 triton_poi_fused_convolution_leaky_relu_27_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused_convolution_leaky_relu_27_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused_convolution_leaky_relu_27_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused_convolution_leaky_relu_27_param_3,
	.param .u32 triton_poi_fused_convolution_leaky_relu_27_param_4,
	.param .u32 triton_poi_fused_convolution_leaky_relu_27_param_5
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<52>;
	.reg .b32 	%r<240>;
	.reg .f32 	%f<81>;
	.reg .b64 	%rd<28>;
	.loc	1 19 0                          // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:19:0

// %bb.0:
	ld.param.u64 	%rd14, [triton_poi_fused_convolution_leaky_relu_27_param_0];
	ld.param.u64 	%rd15, [triton_poi_fused_convolution_leaky_relu_27_param_1];
$L__tmp0:
	.loc	1 22 28                         // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:22:28
	// begin inline asm
	mov.u32 %r1, %ctaid.y;
	// end inline asm
	.loc	1 22 33                         // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:22:33
	shl.b32 	%r87, %r1, 6;
	ld.param.u64 	%rd16, [triton_poi_fused_convolution_leaky_relu_27_param_2];
	ld.param.u64 	%rd17, [triton_poi_fused_convolution_leaky_relu_27_param_3];
	.loc	1 23 44                         // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:23:44
	mov.u32 	%r88, %tid.x;
	bfe.u32 	%r89, %r88, 2, 6;
	shl.b32 	%r90, %r88, 2;
	and.b32  	%r91, %r90, 60;
	.loc	1 23 23                         // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:23:23
	or.b32  	%r92, %r87, %r89;
	or.b32  	%r93, %r87, %r91;
	.loc	1 24 21                         // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:24:21
	setp.lt.s32 	%p30, %r92, 256;
	setp.lt.s32 	%p31, %r93, 256;
	.loc	1 25 28                         // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:25:28
	// begin inline asm
	mov.u32 %r2, %ctaid.x;
	// end inline asm
	.loc	1 25 33                         // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:25:33
	shl.b32 	%r94, %r2, 6;
	.loc	1 26 44                         // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:26:44
	shl.b32 	%r95, %r88, 4;
	and.b32  	%r96, %r95, 48;
	bfe.u32 	%r97, %r88, 4, 4;
	.loc	1 26 23                         // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:26:23
	or.b32  	%r98, %r94, %r96;
	or.b32  	%r99, %r94, %r97;
	or.b32  	%r100, %r99, 16;
	or.b32  	%r101, %r99, 32;
	or.b32  	%r102, %r99, 48;
	.loc	1 27 21                         // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:27:21
	setp.lt.s32 	%p5, %r98, 512;
	setp.lt.s32 	%p32, %r99, 512;
	setp.lt.s32 	%p33, %r100, 512;
	setp.lt.s32 	%p34, %r101, 512;
	setp.lt.s32 	%p35, %r102, 512;
	.loc	1 31 19                         // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:31:19
	shr.s32 	%r104, %r93, 31;
	shr.u32 	%r105, %r104, 26;
	add.s32 	%r106, %r93, %r105;
	.loc	1 30 19                         // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:30:19
	and.b32  	%r107, %r106, -64;
	sub.s32 	%r108, %r93, %r107;
	.loc	1 32 39                         // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:32:39
	shl.b32 	%r109, %r92, 9;
	.loc	1 32 35                         // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:32:35
	add.s32 	%r110, %r98, %r109;
	or.b32  	%r111, %r110, 4;
	or.b32  	%r112, %r110, 8;
	or.b32  	%r113, %r110, 12;
	.loc	1 32 30                         // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:32:30
	cvt.s64.s32 	%rd18, %r110;
	mul.wide.s32 	%rd19, %r110, 4;
	add.s64 	%rd1, %rd14, %rd19;
	mul.wide.s32 	%rd20, %r111, 4;
	add.s64 	%rd2, %rd14, %rd20;
	mul.wide.s32 	%rd21, %r112, 4;
	add.s64 	%rd3, %rd14, %rd21;
	mul.wide.s32 	%rd22, %r113, 4;
	add.s64 	%rd4, %rd14, %rd22;
	.loc	1 32 52                         // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:32:52
	and.pred  	%p1, %p30, %p5;
	and.pred  	%p26, %p31, %p32;
	and.pred  	%p27, %p33, %p31;
	and.pred  	%p28, %p34, %p31;
	and.pred  	%p29, %p35, %p31;
	.loc	1 32 44                         // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:32:44
	// begin inline asm
	mov.u32 %r3, 0x0;
	mov.u32 %r4, 0x0;
	mov.u32 %r5, 0x0;
	mov.u32 %r6, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r3, %r4, %r5, %r6 }, [ %rd1 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r7, 0x0;
	mov.u32 %r8, 0x0;
	mov.u32 %r9, 0x0;
	mov.u32 %r10, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r7, %r8, %r9, %r10 }, [ %rd2 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r11, 0x0;
	mov.u32 %r12, 0x0;
	mov.u32 %r13, 0x0;
	mov.u32 %r14, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r11, %r12, %r13, %r14 }, [ %rd3 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r15, 0x0;
	mov.u32 %r16, 0x0;
	mov.u32 %r17, 0x0;
	mov.u32 %r18, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r15, %r16, %r17, %r18 }, [ %rd4 + 0 ];
	// end inline asm
	.loc	1 33 30                         // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:33:30
	mul.wide.s32 	%rd23, %r98, 4;
	add.s64 	%rd5, %rd15, %rd23;
	add.s64 	%rd6, %rd5, 16;
	add.s64 	%rd7, %rd5, 32;
	add.s64 	%rd8, %rd5, 48;
	.loc	1 33 35                         // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:33:35
	// begin inline asm
	mov.u32 %r19, 0x0;
	mov.u32 %r20, 0x0;
	mov.u32 %r21, 0x0;
	mov.u32 %r22, 0x0;
	@%p5 ld.global.L1::evict_last.v4.b32 { %r19, %r20, %r21, %r22 }, [ %rd5 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r23, 0x0;
	mov.u32 %r24, 0x0;
	mov.u32 %r25, 0x0;
	mov.u32 %r26, 0x0;
	@%p5 ld.global.L1::evict_last.v4.b32 { %r23, %r24, %r25, %r26 }, [ %rd6 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r27, 0x0;
	mov.u32 %r28, 0x0;
	mov.u32 %r29, 0x0;
	mov.u32 %r30, 0x0;
	@%p5 ld.global.L1::evict_last.v4.b32 { %r27, %r28, %r29, %r30 }, [ %rd7 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r31, 0x0;
	mov.u32 %r32, 0x0;
	mov.u32 %r33, 0x0;
	mov.u32 %r34, 0x0;
	@%p5 ld.global.L1::evict_last.v4.b32 { %r31, %r32, %r33, %r34 }, [ %rd8 + 0 ];
	// end inline asm
	.loc	1 40 25                         // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:40:25
	add.s64 	%rd9, %rd16, %rd18;
	.loc	1 32 44                         // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:32:44
	mov.b32 	%f1, %r6;
	mov.b32 	%f2, %r5;
	mov.b32 	%f3, %r4;
	mov.b32 	%f4, %r3;
	.loc	1 33 35                         // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:33:35
	mov.b32 	%f5, %r22;
	mov.b32 	%f6, %r21;
	mov.b32 	%f7, %r20;
	mov.b32 	%f8, %r19;
	.loc	1 34 18                         // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:34:18
	add.f32 	%f9, %f4, %f8;
	add.f32 	%f10, %f3, %f7;
	add.f32 	%f11, %f2, %f6;
	add.f32 	%f12, %f1, %f5;
	.loc	1 36 18                         // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:36:18
	setp.gt.f32 	%p36, %f12, 0f00000000;
	setp.gt.f32 	%p37, %f11, 0f00000000;
	setp.gt.f32 	%p38, %f10, 0f00000000;
	setp.gt.f32 	%p39, %f9, 0f00000000;
	.loc	1 38 18                         // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:38:18
	mul.f32 	%f13, %f9, 0f3E4CCCCD;
	mul.f32 	%f14, %f10, 0f3E4CCCCD;
	mul.f32 	%f15, %f11, 0f3E4CCCCD;
	mul.f32 	%f16, %f12, 0f3E4CCCCD;
	.loc	1 39 32                         // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:39:32
	selp.f32 	%f17, %f9, %f13, %p39;
	selp.f32 	%f18, %f10, %f14, %p38;
	selp.f32 	%f19, %f11, %f15, %p37;
	selp.f32 	%f20, %f12, %f16, %p36;
	.loc	1 32 44                         // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:32:44
	mov.b32 	%f21, %r10;
	mov.b32 	%f22, %r9;
	mov.b32 	%f23, %r8;
	mov.b32 	%f24, %r7;
	.loc	1 33 35                         // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:33:35
	mov.b32 	%f25, %r26;
	mov.b32 	%f26, %r25;
	mov.b32 	%f27, %r24;
	mov.b32 	%f28, %r23;
	.loc	1 34 18                         // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:34:18
	add.f32 	%f29, %f24, %f28;
	add.f32 	%f30, %f23, %f27;
	add.f32 	%f31, %f22, %f26;
	add.f32 	%f32, %f21, %f25;
	.loc	1 36 18                         // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:36:18
	setp.gt.f32 	%p40, %f32, 0f00000000;
	setp.gt.f32 	%p41, %f31, 0f00000000;
	setp.gt.f32 	%p42, %f30, 0f00000000;
	setp.gt.f32 	%p43, %f29, 0f00000000;
	.loc	1 38 18                         // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:38:18
	mul.f32 	%f33, %f29, 0f3E4CCCCD;
	mul.f32 	%f34, %f30, 0f3E4CCCCD;
	mul.f32 	%f35, %f31, 0f3E4CCCCD;
	mul.f32 	%f36, %f32, 0f3E4CCCCD;
	.loc	1 39 32                         // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:39:32
	selp.f32 	%f37, %f29, %f33, %p43;
	selp.f32 	%f38, %f30, %f34, %p42;
	selp.f32 	%f39, %f31, %f35, %p41;
	selp.f32 	%f40, %f32, %f36, %p40;
	.loc	1 32 44                         // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:32:44
	mov.b32 	%f41, %r14;
	mov.b32 	%f42, %r13;
	mov.b32 	%f43, %r12;
	mov.b32 	%f44, %r11;
	.loc	1 33 35                         // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:33:35
	mov.b32 	%f45, %r30;
	mov.b32 	%f46, %r29;
	mov.b32 	%f47, %r28;
	mov.b32 	%f48, %r27;
	.loc	1 34 18                         // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:34:18
	add.f32 	%f49, %f44, %f48;
	add.f32 	%f50, %f43, %f47;
	add.f32 	%f51, %f42, %f46;
	add.f32 	%f52, %f41, %f45;
	.loc	1 36 18                         // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:36:18
	setp.gt.f32 	%p44, %f52, 0f00000000;
	setp.gt.f32 	%p45, %f51, 0f00000000;
	setp.gt.f32 	%p46, %f50, 0f00000000;
	setp.gt.f32 	%p47, %f49, 0f00000000;
	.loc	1 38 18                         // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:38:18
	mul.f32 	%f53, %f49, 0f3E4CCCCD;
	mul.f32 	%f54, %f50, 0f3E4CCCCD;
	mul.f32 	%f55, %f51, 0f3E4CCCCD;
	mul.f32 	%f56, %f52, 0f3E4CCCCD;
	.loc	1 39 32                         // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:39:32
	selp.f32 	%f57, %f49, %f53, %p47;
	selp.f32 	%f58, %f50, %f54, %p46;
	selp.f32 	%f59, %f51, %f55, %p45;
	selp.f32 	%f60, %f52, %f56, %p44;
	.loc	1 32 44                         // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:32:44
	mov.b32 	%f61, %r18;
	mov.b32 	%f62, %r17;
	mov.b32 	%f63, %r16;
	mov.b32 	%f64, %r15;
	.loc	1 33 35                         // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:33:35
	mov.b32 	%f65, %r34;
	mov.b32 	%f66, %r33;
	mov.b32 	%f67, %r32;
	mov.b32 	%f68, %r31;
	.loc	1 34 18                         // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:34:18
	add.f32 	%f69, %f64, %f68;
	add.f32 	%f70, %f63, %f67;
	add.f32 	%f71, %f62, %f66;
	add.f32 	%f72, %f61, %f65;
	.loc	1 36 18                         // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:36:18
	setp.gt.f32 	%p48, %f72, 0f00000000;
	setp.gt.f32 	%p49, %f71, 0f00000000;
	setp.gt.f32 	%p50, %f70, 0f00000000;
	setp.gt.f32 	%p51, %f69, 0f00000000;
	.loc	1 38 18                         // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:38:18
	mul.f32 	%f73, %f69, 0f3E4CCCCD;
	mul.f32 	%f74, %f70, 0f3E4CCCCD;
	mul.f32 	%f75, %f71, 0f3E4CCCCD;
	mul.f32 	%f76, %f72, 0f3E4CCCCD;
	.loc	1 39 32                         // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:39:32
	selp.f32 	%f77, %f69, %f73, %p51;
	selp.f32 	%f78, %f70, %f74, %p50;
	selp.f32 	%f79, %f71, %f75, %p49;
	selp.f32 	%f80, %f72, %f76, %p48;
	.loc	1 40 45                         // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:40:45
	selp.u32 	%r114, 1, 0, %p36;
	selp.u32 	%r115, 1, 0, %p37;
	prmt.b32 	%r116, %r115, %r114, 0x3340U;
	selp.u32 	%r117, 1, 0, %p38;
	selp.u32 	%r118, 1, 0, %p39;
	prmt.b32 	%r119, %r118, %r117, 0x3340U;
	prmt.b32 	%r120, %r119, %r116, 0x5410U;
	selp.u32 	%r121, 1, 0, %p40;
	selp.u32 	%r122, 1, 0, %p41;
	prmt.b32 	%r123, %r122, %r121, 0x3340U;
	selp.u32 	%r124, 1, 0, %p42;
	selp.u32 	%r125, 1, 0, %p43;
	prmt.b32 	%r126, %r125, %r124, 0x3340U;
	prmt.b32 	%r127, %r126, %r123, 0x5410U;
	selp.u32 	%r128, 1, 0, %p44;
	selp.u32 	%r129, 1, 0, %p45;
	prmt.b32 	%r130, %r129, %r128, 0x3340U;
	selp.u32 	%r131, 1, 0, %p46;
	selp.u32 	%r132, 1, 0, %p47;
	prmt.b32 	%r133, %r132, %r131, 0x3340U;
	prmt.b32 	%r134, %r133, %r130, 0x5410U;
	selp.u32 	%r135, 1, 0, %p48;
	selp.u32 	%r136, 1, 0, %p49;
	prmt.b32 	%r137, %r136, %r135, 0x3340U;
	selp.u32 	%r138, 1, 0, %p50;
	selp.u32 	%r139, 1, 0, %p51;
	prmt.b32 	%r140, %r139, %r138, 0x3340U;
	prmt.b32 	%r141, %r140, %r137, 0x5410U;
	// begin inline asm
	@%p1 st.global.v4.b32 [ %rd9 + 0 ], { %r120, %r127, %r134, %r141 };
	// end inline asm
	.loc	1 41 33                         // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:41:33
	shl.b32 	%r142, %r99, 6;
	shl.b32 	%r143, %r100, 6;
	shl.b32 	%r144, %r101, 6;
	shl.b32 	%r145, %r102, 6;
	.loc	1 41 44                         // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:41:44
	shl.b32 	%r146, %r106, 9;
	and.b32  	%r147, %r146, -32768;
	.loc	1 41 30                         // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:41:30
	add.s32 	%r148, %r147, %r108;
	.loc	1 41 38                         // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:41:38
	add.s32 	%r149, %r148, %r142;
	add.s32 	%r150, %r148, %r143;
	add.s32 	%r151, %r148, %r144;
	add.s32 	%r152, %r148, %r145;
	.loc	1 41 25                         // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:41:25
	mul.wide.s32 	%rd24, %r149, 4;
	add.s64 	%rd10, %rd17, %rd24;
	mul.wide.s32 	%rd25, %r150, 4;
	add.s64 	%rd11, %rd17, %rd25;
	mul.wide.s32 	%rd26, %r151, 4;
	add.s64 	%rd12, %rd17, %rd26;
	mul.wide.s32 	%rd27, %r152, 4;
	add.s64 	%rd13, %rd17, %rd27;
	.loc	1 41 55                         // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:41:55
	shl.b32 	%r153, %r88, 10;
	and.b32  	%r154, %r153, 3072;
	or.b32  	%r155, %r154, %r89;
	and.b32  	%r156, %r90, 1020;
	shr.u32 	%r157, %r154, 2;
	mov.u32 	%r158, global_smem;
	add.s32 	%r159, %r158, %r157;
	shl.b32 	%r160, %r155, 2;
	add.s32 	%r39, %r159, %r160;
	mov.b32 	%r40, %f17;
	mov.pred 	%p10, -1;
	// begin inline asm
	@%p10 st.shared.b32 [ %r39 + 0 ], %r40;
	// end inline asm
	or.b32  	%r161, %r154, 64;
	shr.u32 	%r162, %r161, 2;
	add.s32 	%r163, %r158, %r162;
	add.s32 	%r164, %r163, %r160;
	add.s32 	%r41, %r164, 256;
	mov.b32 	%r42, %f18;
	// begin inline asm
	@%p10 st.shared.b32 [ %r41 + 0 ], %r42;
	// end inline asm
	or.b32  	%r165, %r154, 128;
	shr.u32 	%r166, %r165, 2;
	add.s32 	%r167, %r158, %r166;
	add.s32 	%r168, %r167, %r160;
	add.s32 	%r43, %r168, 512;
	mov.b32 	%r44, %f19;
	// begin inline asm
	@%p10 st.shared.b32 [ %r43 + 0 ], %r44;
	// end inline asm
	or.b32  	%r169, %r154, 192;
	shr.u32 	%r170, %r169, 2;
	add.s32 	%r171, %r158, %r170;
	add.s32 	%r172, %r171, %r160;
	add.s32 	%r45, %r172, 768;
	mov.b32 	%r46, %f20;
	// begin inline asm
	@%p10 st.shared.b32 [ %r45 + 0 ], %r46;
	// end inline asm
	or.b32  	%r173, %r154, 256;
	shr.u32 	%r174, %r173, 2;
	add.s32 	%r175, %r158, %r174;
	add.s32 	%r176, %r175, %r160;
	add.s32 	%r47, %r176, 1024;
	mov.b32 	%r48, %f37;
	// begin inline asm
	@%p10 st.shared.b32 [ %r47 + 0 ], %r48;
	// end inline asm
	or.b32  	%r177, %r154, 320;
	shr.u32 	%r178, %r177, 2;
	add.s32 	%r179, %r158, %r178;
	add.s32 	%r180, %r179, %r160;
	add.s32 	%r49, %r180, 1280;
	mov.b32 	%r50, %f38;
	// begin inline asm
	@%p10 st.shared.b32 [ %r49 + 0 ], %r50;
	// end inline asm
	or.b32  	%r181, %r154, 384;
	shr.u32 	%r182, %r181, 2;
	add.s32 	%r183, %r158, %r182;
	add.s32 	%r184, %r183, %r160;
	add.s32 	%r51, %r184, 1536;
	mov.b32 	%r52, %f39;
	// begin inline asm
	@%p10 st.shared.b32 [ %r51 + 0 ], %r52;
	// end inline asm
	or.b32  	%r185, %r154, 448;
	shr.u32 	%r186, %r185, 2;
	add.s32 	%r187, %r158, %r186;
	add.s32 	%r188, %r187, %r160;
	add.s32 	%r53, %r188, 1792;
	mov.b32 	%r54, %f40;
	// begin inline asm
	@%p10 st.shared.b32 [ %r53 + 0 ], %r54;
	// end inline asm
	or.b32  	%r189, %r154, 512;
	shr.u32 	%r190, %r189, 2;
	add.s32 	%r191, %r158, %r190;
	add.s32 	%r192, %r191, %r160;
	add.s32 	%r55, %r192, 2048;
	mov.b32 	%r56, %f57;
	// begin inline asm
	@%p10 st.shared.b32 [ %r55 + 0 ], %r56;
	// end inline asm
	or.b32  	%r193, %r154, 576;
	shr.u32 	%r194, %r193, 2;
	add.s32 	%r195, %r158, %r194;
	add.s32 	%r196, %r195, %r160;
	add.s32 	%r57, %r196, 2304;
	mov.b32 	%r58, %f58;
	// begin inline asm
	@%p10 st.shared.b32 [ %r57 + 0 ], %r58;
	// end inline asm
	or.b32  	%r197, %r154, 640;
	shr.u32 	%r198, %r197, 2;
	add.s32 	%r199, %r158, %r198;
	add.s32 	%r200, %r199, %r160;
	add.s32 	%r59, %r200, 2560;
	mov.b32 	%r60, %f59;
	// begin inline asm
	@%p10 st.shared.b32 [ %r59 + 0 ], %r60;
	// end inline asm
	or.b32  	%r201, %r154, 704;
	shr.u32 	%r202, %r201, 2;
	add.s32 	%r203, %r158, %r202;
	add.s32 	%r204, %r203, %r160;
	add.s32 	%r61, %r204, 2816;
	mov.b32 	%r62, %f60;
	// begin inline asm
	@%p10 st.shared.b32 [ %r61 + 0 ], %r62;
	// end inline asm
	or.b32  	%r205, %r154, 768;
	shr.u32 	%r206, %r205, 2;
	add.s32 	%r207, %r158, %r206;
	add.s32 	%r208, %r207, %r160;
	add.s32 	%r63, %r208, 3072;
	mov.b32 	%r64, %f77;
	// begin inline asm
	@%p10 st.shared.b32 [ %r63 + 0 ], %r64;
	// end inline asm
	or.b32  	%r209, %r154, 832;
	shr.u32 	%r210, %r209, 2;
	add.s32 	%r211, %r158, %r210;
	add.s32 	%r212, %r211, %r160;
	add.s32 	%r65, %r212, 3328;
	mov.b32 	%r66, %f78;
	// begin inline asm
	@%p10 st.shared.b32 [ %r65 + 0 ], %r66;
	// end inline asm
	or.b32  	%r213, %r154, 896;
	shr.u32 	%r214, %r213, 2;
	add.s32 	%r215, %r158, %r214;
	add.s32 	%r216, %r215, %r160;
	add.s32 	%r67, %r216, 3584;
	mov.b32 	%r68, %f79;
	// begin inline asm
	@%p10 st.shared.b32 [ %r67 + 0 ], %r68;
	// end inline asm
	or.b32  	%r217, %r154, 960;
	shr.u32 	%r218, %r217, 2;
	add.s32 	%r219, %r158, %r218;
	add.s32 	%r220, %r219, %r160;
	add.s32 	%r69, %r220, 3840;
	mov.b32 	%r70, %f80;
	// begin inline asm
	@%p10 st.shared.b32 [ %r69 + 0 ], %r70;
	// end inline asm
	bar.sync 	0;
	and.b32  	%r221, %r88, 240;
	add.s32 	%r222, %r158, %r221;
	shl.b32 	%r223, %r156, 2;
	add.s32 	%r224, %r222, %r223;
	or.b32  	%r225, %r156, 1024;
	shr.u32 	%r226, %r225, 2;
	and.b32  	%r227, %r226, 496;
	add.s32 	%r228, %r158, %r227;
	add.s32 	%r229, %r228, %r223;
	ld.shared.v4.u32 	{%r75, %r76, %r77, %r78}, [%r229+4096];
	or.b32  	%r230, %r156, 2048;
	shr.u32 	%r231, %r230, 2;
	and.b32  	%r232, %r231, 752;
	add.s32 	%r233, %r158, %r232;
	add.s32 	%r234, %r233, %r223;
	ld.shared.v4.u32 	{%r79, %r80, %r81, %r82}, [%r234+8192];
	or.b32  	%r235, %r156, 3072;
	shr.u32 	%r236, %r235, 2;
	and.b32  	%r237, %r236, 1008;
	add.s32 	%r238, %r158, %r237;
	add.s32 	%r239, %r238, %r223;
	ld.shared.v4.u32 	{%r83, %r84, %r85, %r86}, [%r239+12288];
	ld.shared.v4.u32 	{%r71, %r72, %r73, %r74}, [%r224];
	// begin inline asm
	@%p26 st.global.v4.b32 [ %rd10 + 0 ], { %r71, %r72, %r73, %r74 };
	// end inline asm
	// begin inline asm
	@%p27 st.global.v4.b32 [ %rd11 + 0 ], { %r75, %r76, %r77, %r78 };
	// end inline asm
	// begin inline asm
	@%p28 st.global.v4.b32 [ %rd12 + 0 ], { %r79, %r80, %r81, %r82 };
	// end inline asm
	// begin inline asm
	@%p29 st.global.v4.b32 [ %rd13 + 0 ], { %r83, %r84, %r85, %r86 };
	// end inline asm
	.loc	1 41 4                          // csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py:41:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/sn/csnv7xak3ajfacpz54ybn5r32qvqs6r5t2oxgx6z5nmxl4luk2i7.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 115
.b8 110
.b8 118
.b8 55
.b8 120
.b8 97
.b8 107
.b8 51
.b8 97
.b8 106
.b8 102
.b8 97
.b8 99
.b8 112
.b8 122
.b8 53
.b8 52
.b8 121
.b8 98
.b8 110
.b8 53
.b8 114
.b8 51
.b8 50
.b8 113
.b8 118
.b8 113
.b8 115
.b8 54
.b8 114
.b8 53
.b8 116
.b8 50
.b8 111
.b8 120
.b8 103
.b8 120
.b8 54
.b8 122
.b8 53
.b8 110
.b8 109
.b8 120
.b8 108
.b8 52
.b8 108
.b8 117
.b8 107
.b8 50
.b8 105
.b8 55
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 115
.b8 110
.b8 0
	}
	.section	.debug_macinfo	{	}
