module TB;
reg a,b,c;
wire d,B;
subdf DUT(.a(a),.b(b),.c(c),.d(d),.B(B));
initial begin
$monitor("$time = %0t | a=%b b=%b c=%b | d=%d B=%b" , $time,a,b,c,d,B);
#5 a=0;b=0;c=0;
#5 a=0;b=0;c=1;
#5 a=0;b=1;c=0;
#5 a=0;b=1;c=1;
#5 a=1;b=0;c=0;
#5 a=1;b=0;c=1;
#5 a=1;b=1;c=0;
#5 a=1;b=1;c=1;
$finish;     
end
endmodule    

