# Compile of adress_extend.v was successful.
# Compile of mux2_32b.v was successful.
# Compile of mux3_32b.v was successful.
# Compile of mux3_32b_PC.v was successful.
# Compile of signal_extend.v was successful.
# Compile of alu_32b.v was successful.
# Compile of alu_32b_tb.v was successful.
# Compile of add_4.v was successful.
# Compile of pc.v was successful.
# Compile of comparator.v was successful.
# Compile of reg_flags.v was successful.
# Compile of regs_bank.v was successful.
# Compile of reg_estagio.v was successful.
# Compile of control_unit.v was successful.
# Compile of processor.v was successful.
# Compile of ram.vhd was successful with warnings.
# 16 compiles, 0 failed with no errors.
vsim -gui work.control_unit
# vsim -gui work.control_unit 
# Start time: 20:12:52 on Feb 22,2016
# Loading work.control_unit
add wave -position end sim:/control_unit/*
run
vsim -gui work.control_unit_tb
# End time: 20:13:45 on Feb 22,2016, Elapsed time: 0:00:53
# Errors: 0, Warnings: 0
# vsim -gui work.control_unit_tb 
# Start time: 20:13:45 on Feb 22,2016
# Loading work.control_unit_tb
# Loading work.control_unit
# ** Warning: (vsim-3017) C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/control_unit.v(95): [TFMPC] - Too few port connections. Expected 13, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /control_unit_tb/DUT File: C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/control_unit.v
# ** Warning: (vsim-3015) C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/control_unit.v(95): [PCDPC] - Port size (24) does not match connection size (1) for port 'code'. The port definition is at: C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/control_unit.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /control_unit_tb/DUT File: C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/control_unit.v
# ** Warning: (vsim-3015) C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/control_unit.v(95): [PCDPC] - Port size (3) does not match connection size (1) for port 'mux1'. The port definition is at: C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/control_unit.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /control_unit_tb/DUT File: C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/control_unit.v
# ** Error (suppressible): (vsim-3053) C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/control_unit.v(95): Illegal output or inout port connection for port 'mux2'.
#    Time: 0 ps  Iteration: 0  Instance: /control_unit_tb/DUT File: C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/control_unit.v
# ** Warning: (vsim-3015) C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/control_unit.v(95): [PCDPC] - Port size (3) does not match connection size (1) for port 'mux5'. The port definition is at: C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/control_unit.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /control_unit_tb/DUT File: C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/control_unit.v
# ** Warning: (vsim-3015) C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/control_unit.v(95): [PCDPC] - Port size (3) does not match connection size (1) for port 'mux6'. The port definition is at: C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/control_unit.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /control_unit_tb/DUT File: C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/control_unit.v
# ** Warning: (vsim-3722) C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/control_unit.v(95): [TFMPC] - Missing connection for port 'reg_bank'.
# ** Warning: (vsim-3722) C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/control_unit.v(95): [TFMPC] - Missing connection for port 'data_mem'.
# ** Warning: (vsim-3722) C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/control_unit.v(95): [TFMPC] - Missing connection for port 'alu'.
# ** Warning: (vsim-3722) C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/control_unit.v(95): [TFMPC] - Missing connection for port 'reg_flags'.
# ** Warning: (vsim-3722) C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/control_unit.v(95): [TFMPC] - Missing connection for port 'comparator'.
# Error loading design
# End time: 20:13:46 on Feb 22,2016, Elapsed time: 0:00:01
# Errors: 1, Warnings: 10
vsim -gui work.control_unit_tb
# vsim -gui work.control_unit_tb 
# Start time: 20:14:04 on Feb 22,2016
# Loading work.control_unit_tb
# Loading work.control_unit
# ** Warning: (vsim-3017) C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/control_unit.v(95): [TFMPC] - Too few port connections. Expected 13, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /control_unit_tb/DUT File: C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/control_unit.v
# ** Warning: (vsim-3015) C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/control_unit.v(95): [PCDPC] - Port size (24) does not match connection size (1) for port 'code'. The port definition is at: C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/control_unit.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /control_unit_tb/DUT File: C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/control_unit.v
# ** Warning: (vsim-3015) C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/control_unit.v(95): [PCDPC] - Port size (3) does not match connection size (1) for port 'mux1'. The port definition is at: C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/control_unit.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /control_unit_tb/DUT File: C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/control_unit.v
# ** Error (suppressible): (vsim-3053) C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/control_unit.v(95): Illegal output or inout port connection for port 'mux2'.
#    Time: 0 ps  Iteration: 0  Instance: /control_unit_tb/DUT File: C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/control_unit.v
# ** Warning: (vsim-3015) C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/control_unit.v(95): [PCDPC] - Port size (3) does not match connection size (1) for port 'mux5'. The port definition is at: C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/control_unit.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /control_unit_tb/DUT File: C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/control_unit.v
# ** Warning: (vsim-3015) C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/control_unit.v(95): [PCDPC] - Port size (3) does not match connection size (1) for port 'mux6'. The port definition is at: C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/control_unit.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /control_unit_tb/DUT File: C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/control_unit.v
# ** Warning: (vsim-3722) C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/control_unit.v(95): [TFMPC] - Missing connection for port 'reg_bank'.
# ** Warning: (vsim-3722) C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/control_unit.v(95): [TFMPC] - Missing connection for port 'data_mem'.
# ** Warning: (vsim-3722) C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/control_unit.v(95): [TFMPC] - Missing connection for port 'alu'.
# ** Warning: (vsim-3722) C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/control_unit.v(95): [TFMPC] - Missing connection for port 'reg_flags'.
# ** Warning: (vsim-3722) C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/control_unit.v(95): [TFMPC] - Missing connection for port 'comparator'.
# Error loading design
# End time: 20:14:04 on Feb 22,2016, Elapsed time: 0:00:00
# Errors: 1, Warnings: 10
# Compile of adress_extend.v was successful.
# Compile of mux2_32b.v was successful.
# Compile of mux3_32b.v was successful.
# Compile of mux3_32b_PC.v was successful.
# Compile of signal_extend.v was successful.
# Compile of alu_32b.v was successful.
# Compile of alu_32b_tb.v was successful.
# Compile of add_4.v was successful.
# Compile of pc.v was successful.
# Compile of comparator.v was successful.
# Compile of reg_flags.v was successful.
# Compile of regs_bank.v was successful.
# Compile of control_unit.v was successful.
# Compile of processor.v was successful.
# Compile of ram.vhd was successful with warnings.
# Compile of reg_stage.v was successful.
# 16 compiles, 0 failed with no errors.
vsim -gui work.reg_stage_tb
# vsim -gui work.reg_stage_tb 
# Start time: 20:20:54 on Feb 22,2016
# Loading work.reg_stage_tb
# Loading work.reg_estagio
add wave -position end sim:/reg_stage_tb/*
run
# ** Note: $finish    : C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/reg_stage.v(28)
#    Time: 37 ps  Iteration: 0  Instance: /reg_stage_tb
# 1
# Break in Module reg_stage_tb at C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/reg_stage.v line 28
# Load canceled
# Compile of adress_extend.v was successful.
# Compile of mux2_32b.v was successful.
# Compile of mux3_32b.v was successful.
# Compile of mux3_32b_PC.v was successful.
# Compile of signal_extend.v was successful.
# Compile of alu_32b.v was successful.
# Compile of alu_32b_tb.v was successful.
# Compile of add_4.v was successful.
# Compile of pc.v was successful.
# Compile of comparator.v was successful.
# Compile of reg_flags.v was successful.
# Compile of regs_bank.v was successful.
vsim -gui work.reg_stage_tb
# End time: 20:25:39 on Feb 22,2016, Elapsed time: 0:04:45
# Errors: 1, Warnings: 0
# vsim -gui work.reg_stage_tb 
# Start time: 20:25:39 on Feb 22,2016
# Loading work.reg_stage_tb
# Loading work.reg_estagio
# Compile of control_unit.v was successful.
# Compile of processor.v was successful.
# Compile of ram.vhd was successful with warnings.
# Compile of reg_stage.v was successful.
# 16 compiles, 0 failed with no errors.
vsim -gui work.reg_stage_tb
# End time: 20:26:00 on Feb 22,2016, Elapsed time: 0:00:21
# Errors: 0, Warnings: 0
# vsim -gui work.reg_stage_tb 
# Start time: 20:26:00 on Feb 22,2016
# Loading work.reg_stage_tb
# Loading work.reg_estagio
add wave -position end sim:/reg_stage_tb/*
run
# ** Note: $finish    : C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/reg_stage.v(28)
#    Time: 37 ps  Iteration: 0  Instance: /reg_stage_tb
# 1
# Break in Module reg_stage_tb at C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/reg_stage.v line 28
vsim -gui work.regs_bank_tb
# End time: 20:32:34 on Feb 22,2016, Elapsed time: 0:06:34
# Errors: 0, Warnings: 0
# vsim -gui work.regs_bank_tb 
# Start time: 20:32:34 on Feb 22,2016
# Loading work.regs_bank_tb
# Loading work.regs_bank
# ** Warning: (vsim-3015) C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/regs_bank.v(45): [PCDPC] - Port size (32) does not match connection size (1) for port 'pc'. The port definition is at: C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/regs_bank.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /regs_bank_tb/DUT File: C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/regs_bank.v
add wave -position end sim:/regs_bank_tb/*
run
# ** Note: $finish    : C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/regs_bank.v(63)
#    Time: 80 ps  Iteration: 0  Instance: /regs_bank_tb
# 1
# Break in Module regs_bank_tb at C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/regs_bank.v line 63
vsim -gui work.regs_bank_tb
# End time: 20:52:40 on Feb 22,2016, Elapsed time: 0:20:06
# Errors: 0, Warnings: 1
# vsim -gui work.regs_bank_tb 
# Start time: 20:52:40 on Feb 22,2016
# Loading work.regs_bank_tb
# Loading work.regs_bank
# ** Warning: (vsim-3015) C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/regs_bank.v(45): [PCDPC] - Port size (32) does not match connection size (1) for port 'pc'. The port definition is at: C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/regs_bank.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /regs_bank_tb/DUT File: C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/regs_bank.v
# Compile of adress_extend.v was successful.
# Compile of mux2_32b.v was successful.
# Compile of mux3_32b.v was successful.
# Compile of mux3_32b_PC.v was successful.
# Compile of signal_extend.v was successful.
# Compile of alu_32b.v was successful.
# Compile of alu_32b_tb.v was successful.
# Compile of add_4.v was successful.
# Compile of pc.v was successful.
# Compile of comparator.v was successful.
# Compile of reg_flags.v was successful.
# Compile of regs_bank.v was successful.
# Compile of control_unit.v was successful.
# Compile of processor.v was successful.
# Compile of ram.vhd was successful with warnings.
# Compile of reg_stage.v was successful.
# 16 compiles, 0 failed with no errors.
vsim -gui work.regs_bank_tb
# End time: 20:53:10 on Feb 22,2016, Elapsed time: 0:00:30
# Errors: 0, Warnings: 1
# vsim -gui work.regs_bank_tb 
# Start time: 20:53:10 on Feb 22,2016
# Loading work.regs_bank_tb
# Loading work.regs_bank
# ** Warning: (vsim-3015) C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/regs_bank.v(43): [PCDPC] - Port size (32) does not match connection size (1) for port 'pc'. The port definition is at: C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/regs_bank.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /regs_bank_tb/DUT File: C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/regs_bank.v
add wave -position end sim:/regs_bank_tb/*
run
# ** Note: $finish    : C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/regs_bank.v(63)
#    Time: 82 ps  Iteration: 0  Instance: /regs_bank_tb
# 1
# Break in Module regs_bank_tb at C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/regs_bank.v line 63
# Load canceled
# Compile of adress_extend.v was successful.
# Compile of mux2_32b.v was successful.
# Compile of mux3_32b.v was successful.
# Compile of mux3_32b_PC.v was successful.
# Compile of signal_extend.v was successful.
# Compile of alu_32b.v was successful.
# Compile of alu_32b_tb.v was successful.
# Compile of add_4.v was successful.
# Compile of pc.v was successful.
# Compile of comparator.v was successful.
# Compile of reg_flags.v was successful.
# Compile of regs_bank.v was successful.
# Compile of control_unit.v was successful.
# Compile of processor.v was successful.
# Compile of ram.vhd was successful with warnings.
# Compile of reg_stage.v was successful.
# 16 compiles, 0 failed with no errors.
vsim -gui work.regs_bank_tb
# End time: 20:58:43 on Feb 22,2016, Elapsed time: 0:05:33
# Errors: 1, Warnings: 1
# vsim -gui work.regs_bank_tb 
# Start time: 20:58:43 on Feb 22,2016
# Loading work.regs_bank_tb
# Loading work.regs_bank
add wave -position end sim:/regs_bank_tb/*
run
# ** Note: $finish    : C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/regs_bank.v(64)
#    Time: 82 ps  Iteration: 0  Instance: /regs_bank_tb
# 1
# Break in Module regs_bank_tb at C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/regs_bank.v line 64
vsim -gui work.control_unit_tb
# End time: 21:01:36 on Feb 22,2016, Elapsed time: 0:02:53
# Errors: 0, Warnings: 0
# vsim -gui work.control_unit_tb 
# Start time: 21:01:36 on Feb 22,2016
# Loading work.control_unit_tb
# Loading work.control_unit
add wave -position end sim:/control_unit_tb/*
run
run
add wave -position end sim:/control_unit_tb/*
run
# ** Note: $finish    : C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/control_unit.v(123)
#    Time: 240 ps  Iteration: 0  Instance: /control_unit_tb
# 1
# Break in Module control_unit_tb at C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/control_unit.v line 123
# Compile of adress_extend.v was successful.
# Compile of mux2_32b.v was successful.
# Compile of mux3_32b.v was successful.
# Compile of mux3_32b_PC.v was successful.
# Compile of signal_extend.v was successful.
# Compile of add_4.v was successful.
# Compile of pc.v was successful.
# Compile of comparator.v was successful.
# Compile of reg_flags.v was successful.
# Compile of regs_bank.v was successful.
# Compile of control_unit.v was successful.
# Compile of processor.v was successful.
# Compile of ram.vhd was successful with warnings.
# Compile of reg_stage.v was successful.
# Compile of alu_32b.v failed with 2 errors.
# Compile of alu_32b_tb.v was successful.
# 16 compiles, 1 failed with 2 errors.
# Compile of adress_extend.v was successful.
# Compile of mux2_32b.v was successful.
# Compile of mux3_32b.v was successful.
# Compile of mux3_32b_PC.v was successful.
# Compile of signal_extend.v was successful.
# Compile of add_4.v was successful.
# Compile of pc.v was successful.
# Compile of comparator.v was successful.
# Compile of reg_flags.v was successful.
# Compile of regs_bank.v was successful.
# Compile of control_unit.v was successful.
# Compile of processor.v was successful.
# Compile of ram.vhd was successful with warnings.
# Compile of reg_stage.v was successful.
# Compile of alu_32b.v was successful.
# Compile of alu_32b_tb.v was successful.
# 16 compiles, 0 failed with no errors.
# Compile of adress_extend.v was successful.
# Compile of mux2_32b.v was successful.
# Compile of mux3_32b.v was successful.
# Compile of mux3_32b_PC.v was successful.
# Compile of signal_extend.v was successful.
# Compile of add_4.v was successful.
# Compile of pc.v was successful.
# Compile of comparator.v was successful.
# Compile of reg_flags.v was successful.
# Compile of regs_bank.v was successful.
# Compile of control_unit.v was successful.
# Compile of processor.v was successful.
# Compile of ram.vhd was successful with warnings.
# Compile of reg_stage.v was successful.
# Compile of alu_32b.v was successful.
# Compile of alu_32b_tb.v was successful.
# 16 compiles, 0 failed with no errors.
vsim -gui work.alu_32b_tb
# End time: 21:19:40 on Feb 22,2016, Elapsed time: 0:18:04
# Errors: 0, Warnings: 0
# vsim -gui work.alu_32b_tb 
# Start time: 21:19:41 on Feb 22,2016
# Loading work.alu_32b_tb
# Loading work.alu_32b
add wave -position end sim:/alu_32b_tb/*
run
run
run
run
run
run
run
# ** Note: $finish    : C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/alu_32b_tb.v(141)
#    Time: 640 ps  Iteration: 0  Instance: /alu_32b_tb
# 1
# Break in Module alu_32b_tb at C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/alu_32b_tb.v line 141
# Break key hit
# Compile of adress_extend.v was successful.
# Compile of mux2_32b.v was successful.
# Compile of mux3_32b.v was successful.
# Compile of mux3_32b_PC.v was successful.
# Compile of signal_extend.v was successful.
# Compile of add_4.v was successful.
# Compile of pc.v was successful.
# Compile of comparator.v was successful.
# Compile of reg_flags.v was successful.
# Compile of regs_bank.v was successful.
# Compile of control_unit.v was successful.
# Compile of processor.v was successful.
# Compile of ram.vhd was successful with warnings.
# Compile of reg_stage.v was successful.
# Compile of alu_32b.v was successful.
# Compile of alu_32b_tb.v was successful.
# 16 compiles, 0 failed with no errors.
# A bookmark named "bookmark0" has been added for window "Source3"
# Bookmark saving is disabled.
# The 1 bookmark in window "Source3" has been discarded
# Compile of adress_extend.v was successful.
# Compile of mux2_32b.v was successful.
# Compile of mux3_32b.v was successful.
# Compile of mux3_32b_PC.v was successful.
# Compile of signal_extend.v was successful.
# Compile of add_4.v was successful.
# Compile of pc.v was successful.
# Compile of comparator.v was successful.
# Compile of reg_flags.v was successful.
# Compile of regs_bank.v was successful.
# Compile of control_unit.v was successful.
# Compile of processor.v was successful.
# Compile of ram.vhd was successful with warnings.
# Compile of reg_stage.v was successful.
# Compile of alu_32b.v was successful.
# Compile of alu_32b_tb.v was successful.
# 16 compiles, 0 failed with no errors.
vsim -gui work.alu_32b_tb
# End time: 21:28:21 on Feb 22,2016, Elapsed time: 0:08:40
# Errors: 0, Warnings: 1
# vsim -gui work.alu_32b_tb 
# Start time: 21:28:21 on Feb 22,2016
# Loading work.alu_32b_tb
# Loading work.alu_32b
add wave -position end sim:/alu_32b_tb/*
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# ** Note: $finish    : C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/alu_32b_tb.v(409)
#    Time: 1960 ps  Iteration: 0  Instance: /alu_32b_tb
# 1
# Break in Module alu_32b_tb at C:/Users/Matheus/Documents/GitHub/mi-sistemasdigitais/verilog/alu_32b_tb.v line 409
# End time: 16:15:02 on Feb 25,2016, Elapsed time: 66:46:41
# Errors: 0, Warnings: 0
