<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: arch/power/insts/branch.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_78f18e42467bd2cd11b2e012a73b3684.html">power</a></li><li class="navelem"><a class="el" href="dir_386a1ff5684e2f6fcef1afe25df5f3b6.html">insts</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">branch.hh</div>  </div>
</div><!--header-->
<div class="contents">
<a href="power_2insts_2branch_8hh.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/* Copyright (c) 2007-2008 The Florida State University</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2009 The University of Edinburgh</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * Authors: Timothy M. Jones</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#ifndef __ARCH_POWER_INSTS_BRANCH_HH__</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#define __ARCH_POWER_INSTS_BRANCH_HH__</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arch_2power_2insts_2static__inst_8hh.html">arch/power/insts/static_inst.hh</a>&quot;</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacePowerISA.html">PowerISA</a></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;{</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="classPowerISA_1_1PCDependentDisassembly.html">   48</a></span>&#160;<span class="keyword">class </span><a class="code" href="classPowerISA_1_1PCDependentDisassembly.html">PCDependentDisassembly</a> : <span class="keyword">public</span> <a class="code" href="classPowerISA_1_1PowerStaticInst.html">PowerStaticInst</a></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;{</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="classPowerISA_1_1PCDependentDisassembly.html#a445538990af4ced289dcf2a6b318063f">   52</a></span>&#160;    <span class="keyword">mutable</span> <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="classPowerISA_1_1PCDependentDisassembly.html#a445538990af4ced289dcf2a6b318063f">cachedPC</a>;</div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="classPowerISA_1_1PCDependentDisassembly.html#ae0a152ceb5bd4d2b7db20e4aa2032886">   54</a></span>&#160;    <span class="keyword">mutable</span> <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *<a class="code" href="classPowerISA_1_1PCDependentDisassembly.html#ae0a152ceb5bd4d2b7db20e4aa2032886">cachedSymtab</a>;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="classPowerISA_1_1PCDependentDisassembly.html#ae41cdf7c1b78fce99ef5fbdb3382b911">   57</a></span>&#160;    <a class="code" href="classPowerISA_1_1PCDependentDisassembly.html#ae41cdf7c1b78fce99ef5fbdb3382b911">PCDependentDisassembly</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst,</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;                           OpClass __opClass)</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;        : <a class="code" href="classPowerISA_1_1PowerStaticInst.html">PowerStaticInst</a>(mnem, _machInst, __opClass),</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;          cachedPC(0), cachedSymtab(0)</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    {</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    }</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;    <span class="keyword">const</span> std::string &amp;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    <a class="code" href="classPowerISA_1_1PCDependentDisassembly.html#a9eb091cbca0c903d11b274e7bac30e0b">disassemble</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const</span>;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;};</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="classPowerISA_1_1BranchPCRel.html">   71</a></span>&#160;<span class="keyword">class </span><a class="code" href="classPowerISA_1_1BranchPCRel.html">BranchPCRel</a> : <span class="keyword">public</span> <a class="code" href="classPowerISA_1_1PCDependentDisassembly.html">PCDependentDisassembly</a></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;{</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="classPowerISA_1_1BranchPCRel.html#a6ac8d40f04305edfa79319dec36fa6a2">   76</a></span>&#160;    uint32_t <a class="code" href="classPowerISA_1_1BranchPCRel.html#a6ac8d40f04305edfa79319dec36fa6a2">disp</a>;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="classPowerISA_1_1BranchPCRel.html#a9128ebd76bfc190cfd578d45f5b96ef1">   79</a></span>&#160;    <a class="code" href="classPowerISA_1_1BranchPCRel.html#a9128ebd76bfc190cfd578d45f5b96ef1">BranchPCRel</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="namespacePowerISA.html#acd573868fe0bb56e85b0d6293fbaefcb">MachInst</a> _machInst, OpClass __opClass)</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;        : <a class="code" href="classPowerISA_1_1PCDependentDisassembly.html">PCDependentDisassembly</a>(mnem, _machInst, __opClass),</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;          disp(<a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>.<a class="code" href="namespacePowerISA.html#a8e204d35a2e38e8484abfc3ede1b1622">li</a> &lt;&lt; 2)</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    {</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;        <span class="comment">// If bit 26 is 1 then sign extend</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;        <span class="keywordflow">if</span> (disp &amp; 0x2000000) {</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;            disp |= 0xfc000000;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;        }</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    }</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">PowerISA::PCState</a> <a class="code" href="classStaticInst.html#a97c8abf795e203749e802d0219d1d160">branchTarget</a>(<span class="keyword">const</span> <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">PowerISA::PCState</a> &amp;<a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>) <span class="keyword">const override</span>;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    <span class="keyword">using</span> <a class="code" href="classStaticInst.html#a97c8abf795e203749e802d0219d1d160">StaticInst::branchTarget</a>;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    std::string <a class="code" href="classPowerISA_1_1PowerStaticInst.html#a71648918b087495fa34fc66d56a18fb3">generateDisassembly</a>(</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;            <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> pc, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const override</span>;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;};</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="classPowerISA_1_1BranchNonPCRel.html">  101</a></span>&#160;<span class="keyword">class </span><a class="code" href="classPowerISA_1_1BranchNonPCRel.html">BranchNonPCRel</a> : <span class="keyword">public</span> <a class="code" href="classPowerISA_1_1PCDependentDisassembly.html">PCDependentDisassembly</a></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;{</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="classPowerISA_1_1BranchNonPCRel.html#a91fdc15c37a933bf4cfa16f94682f64b">  106</a></span>&#160;    uint32_t <a class="code" href="classPowerISA_1_1BranchNonPCRel.html#a91fdc15c37a933bf4cfa16f94682f64b">targetAddr</a>;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="classPowerISA_1_1BranchNonPCRel.html#a2db81c5c28dd369430b302ddf8dc9de4">  109</a></span>&#160;    <a class="code" href="classPowerISA_1_1BranchNonPCRel.html#a2db81c5c28dd369430b302ddf8dc9de4">BranchNonPCRel</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="namespacePowerISA.html#acd573868fe0bb56e85b0d6293fbaefcb">MachInst</a> _machInst, OpClass __opClass)</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;        : <a class="code" href="classPowerISA_1_1PCDependentDisassembly.html">PCDependentDisassembly</a>(mnem, _machInst, __opClass),</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;          targetAddr(<a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>.<a class="code" href="namespacePowerISA.html#a8e204d35a2e38e8484abfc3ede1b1622">li</a> &lt;&lt; 2)</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    {</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;        <span class="comment">// If bit 26 is 1 then sign extend</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;        <span class="keywordflow">if</span> (targetAddr &amp; 0x2000000) {</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;            targetAddr |= 0xfc000000;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;        }</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    }</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">PowerISA::PCState</a> <a class="code" href="classStaticInst.html#a97c8abf795e203749e802d0219d1d160">branchTarget</a>(<span class="keyword">const</span> <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">PowerISA::PCState</a> &amp;<a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>) <span class="keyword">const override</span>;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    <span class="keyword">using</span> <a class="code" href="classStaticInst.html#a97c8abf795e203749e802d0219d1d160">StaticInst::branchTarget</a>;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    std::string <a class="code" href="classPowerISA_1_1PowerStaticInst.html#a71648918b087495fa34fc66d56a18fb3">generateDisassembly</a>(</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;            <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> pc, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const override</span>;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;};</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="classPowerISA_1_1BranchCond.html">  131</a></span>&#160;<span class="keyword">class </span><a class="code" href="classPowerISA_1_1BranchCond.html">BranchCond</a> : <span class="keyword">public</span> <a class="code" href="classPowerISA_1_1PCDependentDisassembly.html">PCDependentDisassembly</a></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;{</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="classPowerISA_1_1BranchCond.html#a8320b7d601e4201eb987ef7f1c395c0f">  136</a></span>&#160;    uint32_t <a class="code" href="classPowerISA_1_1BranchCond.html#a8320b7d601e4201eb987ef7f1c395c0f">bo</a>;</div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="classPowerISA_1_1BranchCond.html#af466245be4b3fd0453260baf13cf56c8">  137</a></span>&#160;    uint32_t <a class="code" href="classPowerISA_1_1BranchCond.html#af466245be4b3fd0453260baf13cf56c8">bi</a>;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="classPowerISA_1_1BranchCond.html#a25eabb3cfb8a6becff804909cdf39e9b">  140</a></span>&#160;    <a class="code" href="classPowerISA_1_1BranchCond.html#a25eabb3cfb8a6becff804909cdf39e9b">BranchCond</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="namespacePowerISA.html#acd573868fe0bb56e85b0d6293fbaefcb">MachInst</a> _machInst, OpClass __opClass)</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;        : <a class="code" href="classPowerISA_1_1PCDependentDisassembly.html">PCDependentDisassembly</a>(mnem, _machInst, __opClass),</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;          bo(<a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>.bo),</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;          bi(<a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>.bi)</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    {</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    }</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    <span class="keyword">inline</span> <span class="keywordtype">bool</span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="classPowerISA_1_1BranchCond.html#a7756432556d1bcf68bd599aa3edae4be">  148</a></span>&#160;    <a class="code" href="classPowerISA_1_1BranchCond.html#a7756432556d1bcf68bd599aa3edae4be">ctrOk</a>(uint32_t&amp; ctr)<span class="keyword"> const</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;        <span class="keywordtype">bool</span> ctr_ok;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;        <span class="keywordflow">if</span> (bo &amp; 4) {</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;            ctr_ok = <span class="keyword">true</span>;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;            ctr--;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;            <span class="keywordflow">if</span> (ctr != 0) {</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;                ctr_ok = ((bo &amp; 2) == 0);</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;            } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;                ctr_ok = ((bo &amp; 2) != 0);</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;            }</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;        }</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;        <span class="keywordflow">return</span> ctr_ok;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    }</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    <span class="keyword">inline</span> <span class="keywordtype">bool</span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="classPowerISA_1_1BranchCond.html#a711bc6f063630aa0f499946957e784a5">  165</a></span>&#160;    <a class="code" href="classPowerISA_1_1BranchCond.html#a711bc6f063630aa0f499946957e784a5">condOk</a>(uint32_t cr)<span class="keyword"> const</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;        <span class="keywordtype">bool</span> cond_ok;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;        <span class="keywordflow">if</span> (bo &amp; 16) {</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;            cond_ok = <span class="keyword">true</span>;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;            cond_ok = (((cr &gt;&gt; (31 - <a class="code" href="namespacePowerISA.html#a2c0888f461888d14cca11a0510861efb">bi</a>)) &amp; 1) == ((bo &gt;&gt; 3) &amp; 1));</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;        }</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;        <span class="keywordflow">return</span> cond_ok;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    }</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;};</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;</div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="classPowerISA_1_1BranchPCRelCond.html">  180</a></span>&#160;<span class="keyword">class </span><a class="code" href="classPowerISA_1_1BranchPCRelCond.html">BranchPCRelCond</a> : <span class="keyword">public</span> <a class="code" href="classPowerISA_1_1BranchCond.html">BranchCond</a></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;{</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="classPowerISA_1_1BranchPCRelCond.html#a5870cc3f622ec086efb6621bfb66716d">  185</a></span>&#160;    uint32_t <a class="code" href="classPowerISA_1_1BranchPCRelCond.html#a5870cc3f622ec086efb6621bfb66716d">disp</a>;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;</div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="classPowerISA_1_1BranchPCRelCond.html#a04c02612afdd6c80dcb73351c2f8acd8">  188</a></span>&#160;    <a class="code" href="classPowerISA_1_1BranchPCRelCond.html#a04c02612afdd6c80dcb73351c2f8acd8">BranchPCRelCond</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="namespacePowerISA.html#acd573868fe0bb56e85b0d6293fbaefcb">MachInst</a> _machInst, OpClass __opClass)</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;        : <a class="code" href="classPowerISA_1_1BranchCond.html">BranchCond</a>(mnem, _machInst, __opClass),</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;          disp(<a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>.<a class="code" href="namespacePowerISA.html#a6779f851b0b56a9980543762cc2ac3f9">bd</a> &lt;&lt; 2)</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    {</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;        <span class="comment">// If bit 16 is 1 then sign extend</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;        <span class="keywordflow">if</span> (disp &amp; 0x8000) {</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;            disp |= 0xffff0000;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;        }</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    }</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">PowerISA::PCState</a> <a class="code" href="classStaticInst.html#a97c8abf795e203749e802d0219d1d160">branchTarget</a>(<span class="keyword">const</span> <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">PowerISA::PCState</a> &amp;<a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>) <span class="keyword">const override</span>;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    <span class="keyword">using</span> <a class="code" href="classStaticInst.html#a97c8abf795e203749e802d0219d1d160">StaticInst::branchTarget</a>;</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    std::string <a class="code" href="classPowerISA_1_1PowerStaticInst.html#a71648918b087495fa34fc66d56a18fb3">generateDisassembly</a>(</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;            <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> pc, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const override</span>;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;};</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;</div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="classPowerISA_1_1BranchNonPCRelCond.html">  210</a></span>&#160;<span class="keyword">class </span><a class="code" href="classPowerISA_1_1BranchNonPCRelCond.html">BranchNonPCRelCond</a> : <span class="keyword">public</span> <a class="code" href="classPowerISA_1_1BranchCond.html">BranchCond</a></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;{</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;</div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="classPowerISA_1_1BranchNonPCRelCond.html#a111d397ce6ee84b2cff890c4687a2657">  215</a></span>&#160;    uint32_t <a class="code" href="classPowerISA_1_1BranchNonPCRelCond.html#a111d397ce6ee84b2cff890c4687a2657">targetAddr</a>;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;</div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="classPowerISA_1_1BranchNonPCRelCond.html#ab13ae82548fe121d6235c6afafca0dca">  218</a></span>&#160;    <a class="code" href="classPowerISA_1_1BranchNonPCRelCond.html#ab13ae82548fe121d6235c6afafca0dca">BranchNonPCRelCond</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="namespacePowerISA.html#acd573868fe0bb56e85b0d6293fbaefcb">MachInst</a> _machInst, OpClass __opClass)</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;        : <a class="code" href="classPowerISA_1_1BranchCond.html">BranchCond</a>(mnem, _machInst, __opClass),</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;          targetAddr(<a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>.<a class="code" href="namespacePowerISA.html#a6779f851b0b56a9980543762cc2ac3f9">bd</a> &lt;&lt; 2)</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;    {</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;        <span class="comment">// If bit 16 is 1 then sign extend</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;        <span class="keywordflow">if</span> (targetAddr &amp; 0x8000) {</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;            targetAddr |= 0xffff0000;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;        }</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;    }</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">PowerISA::PCState</a> <a class="code" href="classStaticInst.html#a97c8abf795e203749e802d0219d1d160">branchTarget</a>(<span class="keyword">const</span> <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">PowerISA::PCState</a> &amp;<a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>) <span class="keyword">const override</span>;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;    <span class="keyword">using</span> <a class="code" href="classStaticInst.html#a97c8abf795e203749e802d0219d1d160">StaticInst::branchTarget</a>;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;    std::string <a class="code" href="classPowerISA_1_1PowerStaticInst.html#a71648918b087495fa34fc66d56a18fb3">generateDisassembly</a>(</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;            <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> pc, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const override</span>;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;};</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;</div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="classPowerISA_1_1BranchRegCond.html">  240</a></span>&#160;<span class="keyword">class </span><a class="code" href="classPowerISA_1_1BranchRegCond.html">BranchRegCond</a> : <span class="keyword">public</span> <a class="code" href="classPowerISA_1_1BranchCond.html">BranchCond</a></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;{</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;</div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="classPowerISA_1_1BranchRegCond.html#a85e05e01510f0433e684a58cc1d69681">  245</a></span>&#160;    <a class="code" href="classPowerISA_1_1BranchRegCond.html#a85e05e01510f0433e684a58cc1d69681">BranchRegCond</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="namespacePowerISA.html#acd573868fe0bb56e85b0d6293fbaefcb">MachInst</a> _machInst, OpClass __opClass)</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;        : <a class="code" href="classPowerISA_1_1BranchCond.html">BranchCond</a>(mnem, _machInst, __opClass)</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;    {</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;    }</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">PowerISA::PCState</a> <a class="code" href="classStaticInst.html#a97c8abf795e203749e802d0219d1d160">branchTarget</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc) <span class="keyword">const override</span>;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;    <span class="keyword">using</span> <a class="code" href="classStaticInst.html#a97c8abf795e203749e802d0219d1d160">StaticInst::branchTarget</a>;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;    std::string <a class="code" href="classPowerISA_1_1PowerStaticInst.html#a71648918b087495fa34fc66d56a18fb3">generateDisassembly</a>(</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;            <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const override</span>;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;};</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;} <span class="comment">// namespace PowerISA</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">#endif //__ARCH_POWER_INSTS_BRANCH_HH__</span></div><div class="ttc" id="classPowerISA_1_1BranchCond_html_a8320b7d601e4201eb987ef7f1c395c0f"><div class="ttname"><a href="classPowerISA_1_1BranchCond.html#a8320b7d601e4201eb987ef7f1c395c0f">PowerISA::BranchCond::bo</a></div><div class="ttdeci">uint32_t bo</div><div class="ttdoc">Fields needed for conditions. </div><div class="ttdef"><b>Definition:</b> <a href="power_2insts_2branch_8hh_source.html#l00136">branch.hh:136</a></div></div>
<div class="ttc" id="classSymbolTable_html"><div class="ttname"><a href="classSymbolTable.html">SymbolTable</a></div><div class="ttdef"><b>Definition:</b> <a href="symtab_8hh_source.html#l00042">symtab.hh:42</a></div></div>
<div class="ttc" id="classPowerISA_1_1BranchNonPCRel_html"><div class="ttname"><a href="classPowerISA_1_1BranchNonPCRel.html">PowerISA::BranchNonPCRel</a></div><div class="ttdoc">Base class for unconditional, non PC-relative branches. </div><div class="ttdef"><b>Definition:</b> <a href="power_2insts_2branch_8hh_source.html#l00101">branch.hh:101</a></div></div>
<div class="ttc" id="namespacePowerISA_html_a2c0888f461888d14cca11a0510861efb"><div class="ttname"><a href="namespacePowerISA.html#a2c0888f461888d14cca11a0510861efb">PowerISA::bi</a></div><div class="ttdeci">Bitfield&lt; 20, 16 &gt; bi</div><div class="ttdef"><b>Definition:</b> <a href="arch_2power_2types_8hh_source.html#l00065">types.hh:65</a></div></div>
<div class="ttc" id="classPowerISA_1_1PowerStaticInst_html_a71648918b087495fa34fc66d56a18fb3"><div class="ttname"><a href="classPowerISA_1_1PowerStaticInst.html#a71648918b087495fa34fc66d56a18fb3">PowerISA::PowerStaticInst::generateDisassembly</a></div><div class="ttdeci">std::string generateDisassembly(Addr pc, const SymbolTable *symtab) const override</div><div class="ttdoc">Internal function to generate disassembly string. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2power_2insts_2static__inst_8cc_source.html#l00059">static_inst.cc:59</a></div></div>
<div class="ttc" id="classThreadContext_html"><div class="ttname"><a href="classThreadContext.html">ThreadContext</a></div><div class="ttdoc">ThreadContext is the external interface to all thread state for anything outside of the CPU...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8hh_source.html#l00092">thread_context.hh:92</a></div></div>
<div class="ttc" id="classPowerISA_1_1BranchPCRel_html"><div class="ttname"><a href="classPowerISA_1_1BranchPCRel.html">PowerISA::BranchPCRel</a></div><div class="ttdoc">Base class for unconditional, PC-relative branches. </div><div class="ttdef"><b>Definition:</b> <a href="power_2insts_2branch_8hh_source.html#l00071">branch.hh:71</a></div></div>
<div class="ttc" id="classPowerISA_1_1BranchPCRel_html_a9128ebd76bfc190cfd578d45f5b96ef1"><div class="ttname"><a href="classPowerISA_1_1BranchPCRel.html#a9128ebd76bfc190cfd578d45f5b96ef1">PowerISA::BranchPCRel::BranchPCRel</a></div><div class="ttdeci">BranchPCRel(const char *mnem, MachInst _machInst, OpClass __opClass)</div><div class="ttdoc">Constructor. </div><div class="ttdef"><b>Definition:</b> <a href="power_2insts_2branch_8hh_source.html#l00079">branch.hh:79</a></div></div>
<div class="ttc" id="classPowerISA_1_1PCDependentDisassembly_html_ae0a152ceb5bd4d2b7db20e4aa2032886"><div class="ttname"><a href="classPowerISA_1_1PCDependentDisassembly.html#ae0a152ceb5bd4d2b7db20e4aa2032886">PowerISA::PCDependentDisassembly::cachedSymtab</a></div><div class="ttdeci">const SymbolTable * cachedSymtab</div><div class="ttdoc">Cached symbol table pointer from last disassembly. </div><div class="ttdef"><b>Definition:</b> <a href="power_2insts_2branch_8hh_source.html#l00054">branch.hh:54</a></div></div>
<div class="ttc" id="classStaticInst_html_ad2f509501cc362e01bc189bc49566761"><div class="ttname"><a href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">StaticInst::machInst</a></div><div class="ttdeci">const ExtMachInst machInst</div><div class="ttdoc">The binary machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00229">static_inst.hh:229</a></div></div>
<div class="ttc" id="classPowerISA_1_1BranchCond_html_a711bc6f063630aa0f499946957e784a5"><div class="ttname"><a href="classPowerISA_1_1BranchCond.html#a711bc6f063630aa0f499946957e784a5">PowerISA::BranchCond::condOk</a></div><div class="ttdeci">bool condOk(uint32_t cr) const</div><div class="ttdef"><b>Definition:</b> <a href="power_2insts_2branch_8hh_source.html#l00165">branch.hh:165</a></div></div>
<div class="ttc" id="classPowerISA_1_1BranchNonPCRelCond_html"><div class="ttname"><a href="classPowerISA_1_1BranchNonPCRelCond.html">PowerISA::BranchNonPCRelCond</a></div><div class="ttdoc">Base class for conditional, non PC-relative branches. </div><div class="ttdef"><b>Definition:</b> <a href="power_2insts_2branch_8hh_source.html#l00210">branch.hh:210</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a4f7ed975e7137b5c369214789649451f"><div class="ttname"><a href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">MipsISA::pc</a></div><div class="ttdeci">Bitfield&lt; 4 &gt; pc</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00242">pra_constants.hh:242</a></div></div>
<div class="ttc" id="classPowerISA_1_1BranchPCRel_html_a6ac8d40f04305edfa79319dec36fa6a2"><div class="ttname"><a href="classPowerISA_1_1BranchPCRel.html#a6ac8d40f04305edfa79319dec36fa6a2">PowerISA::BranchPCRel::disp</a></div><div class="ttdeci">uint32_t disp</div><div class="ttdoc">Displacement. </div><div class="ttdef"><b>Definition:</b> <a href="power_2insts_2branch_8hh_source.html#l00076">branch.hh:76</a></div></div>
<div class="ttc" id="classPowerISA_1_1BranchCond_html"><div class="ttname"><a href="classPowerISA_1_1BranchCond.html">PowerISA::BranchCond</a></div><div class="ttdoc">Base class for conditional branches. </div><div class="ttdef"><b>Definition:</b> <a href="power_2insts_2branch_8hh_source.html#l00131">branch.hh:131</a></div></div>
<div class="ttc" id="namespacePowerISA_html_acd573868fe0bb56e85b0d6293fbaefcb"><div class="ttname"><a href="namespacePowerISA.html#acd573868fe0bb56e85b0d6293fbaefcb">PowerISA::MachInst</a></div><div class="ttdeci">uint32_t MachInst</div><div class="ttdef"><b>Definition:</b> <a href="arch_2power_2types_8hh_source.html#l00041">types.hh:41</a></div></div>
<div class="ttc" id="classPowerISA_1_1BranchCond_html_a25eabb3cfb8a6becff804909cdf39e9b"><div class="ttname"><a href="classPowerISA_1_1BranchCond.html#a25eabb3cfb8a6becff804909cdf39e9b">PowerISA::BranchCond::BranchCond</a></div><div class="ttdeci">BranchCond(const char *mnem, MachInst _machInst, OpClass __opClass)</div><div class="ttdoc">Constructor. </div><div class="ttdef"><b>Definition:</b> <a href="power_2insts_2branch_8hh_source.html#l00140">branch.hh:140</a></div></div>
<div class="ttc" id="arch_2power_2insts_2static__inst_8hh_html"><div class="ttname"><a href="arch_2power_2insts_2static__inst_8hh.html">static_inst.hh</a></div></div>
<div class="ttc" id="classPowerISA_1_1BranchPCRelCond_html_a04c02612afdd6c80dcb73351c2f8acd8"><div class="ttname"><a href="classPowerISA_1_1BranchPCRelCond.html#a04c02612afdd6c80dcb73351c2f8acd8">PowerISA::BranchPCRelCond::BranchPCRelCond</a></div><div class="ttdeci">BranchPCRelCond(const char *mnem, MachInst _machInst, OpClass __opClass)</div><div class="ttdoc">Constructor. </div><div class="ttdef"><b>Definition:</b> <a href="power_2insts_2branch_8hh_source.html#l00188">branch.hh:188</a></div></div>
<div class="ttc" id="namespacePowerISA_html"><div class="ttname"><a href="namespacePowerISA.html">PowerISA</a></div><div class="ttdef"><b>Definition:</b> <a href="power_2decoder_8cc_source.html#l00033">decoder.cc:33</a></div></div>
<div class="ttc" id="classPowerISA_1_1PCDependentDisassembly_html_a9eb091cbca0c903d11b274e7bac30e0b"><div class="ttname"><a href="classPowerISA_1_1PCDependentDisassembly.html#a9eb091cbca0c903d11b274e7bac30e0b">PowerISA::PCDependentDisassembly::disassemble</a></div><div class="ttdeci">const std::string &amp; disassemble(Addr pc, const SymbolTable *symtab) const</div><div class="ttdoc">Return string representation of disassembled instruction. </div><div class="ttdef"><b>Definition:</b> <a href="power_2insts_2branch_8cc_source.html#l00039">branch.cc:39</a></div></div>
<div class="ttc" id="classPowerISA_1_1BranchCond_html_af466245be4b3fd0453260baf13cf56c8"><div class="ttname"><a href="classPowerISA_1_1BranchCond.html#af466245be4b3fd0453260baf13cf56c8">PowerISA::BranchCond::bi</a></div><div class="ttdeci">uint32_t bi</div><div class="ttdef"><b>Definition:</b> <a href="power_2insts_2branch_8hh_source.html#l00137">branch.hh:137</a></div></div>
<div class="ttc" id="base_2types_8hh_html_af1bb03d6a4ee096394a6749f0a169232"><div class="ttname"><a href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdoc">Address type This will probably be moved somewhere else in the near future. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00142">types.hh:142</a></div></div>
<div class="ttc" id="classPowerISA_1_1BranchPCRelCond_html"><div class="ttname"><a href="classPowerISA_1_1BranchPCRelCond.html">PowerISA::BranchPCRelCond</a></div><div class="ttdoc">Base class for conditional, PC-relative branches. </div><div class="ttdef"><b>Definition:</b> <a href="power_2insts_2branch_8hh_source.html#l00180">branch.hh:180</a></div></div>
<div class="ttc" id="namespacePowerISA_html_a6779f851b0b56a9980543762cc2ac3f9"><div class="ttname"><a href="namespacePowerISA.html#a6779f851b0b56a9980543762cc2ac3f9">PowerISA::bd</a></div><div class="ttdeci">Bitfield&lt; 15, 2 &gt; bd</div><div class="ttdef"><b>Definition:</b> <a href="arch_2power_2types_8hh_source.html#l00063">types.hh:63</a></div></div>
<div class="ttc" id="namespacePowerISA_html_a8e204d35a2e38e8484abfc3ede1b1622"><div class="ttname"><a href="namespacePowerISA.html#a8e204d35a2e38e8484abfc3ede1b1622">PowerISA::li</a></div><div class="ttdeci">Bitfield&lt; 25, 2 &gt; li</div><div class="ttdef"><b>Definition:</b> <a href="arch_2power_2types_8hh_source.html#l00060">types.hh:60</a></div></div>
<div class="ttc" id="classPowerISA_1_1BranchRegCond_html"><div class="ttname"><a href="classPowerISA_1_1BranchRegCond.html">PowerISA::BranchRegCond</a></div><div class="ttdoc">Base class for conditional, register-based branches. </div><div class="ttdef"><b>Definition:</b> <a href="power_2insts_2branch_8hh_source.html#l00240">branch.hh:240</a></div></div>
<div class="ttc" id="classStaticInst_html_a97c8abf795e203749e802d0219d1d160"><div class="ttname"><a href="classStaticInst.html#a97c8abf795e203749e802d0219d1d160">StaticInst::branchTarget</a></div><div class="ttdeci">virtual TheISA::PCState branchTarget(const TheISA::PCState &amp;pc) const</div><div class="ttdoc">Return the target address for a PC-relative branch. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8cc_source.html#l00107">static_inst.cc:107</a></div></div>
<div class="ttc" id="classPowerISA_1_1BranchCond_html_a7756432556d1bcf68bd599aa3edae4be"><div class="ttname"><a href="classPowerISA_1_1BranchCond.html#a7756432556d1bcf68bd599aa3edae4be">PowerISA::BranchCond::ctrOk</a></div><div class="ttdeci">bool ctrOk(uint32_t &amp;ctr) const</div><div class="ttdef"><b>Definition:</b> <a href="power_2insts_2branch_8hh_source.html#l00148">branch.hh:148</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a233e755911c9143f96bef37eedb1e009"><div class="ttname"><a href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">AlphaISA::PCState</a></div><div class="ttdeci">GenericISA::SimplePCState&lt; MachInst &gt; PCState</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2types_8hh_source.html#l00043">types.hh:43</a></div></div>
<div class="ttc" id="classPowerISA_1_1BranchRegCond_html_a85e05e01510f0433e684a58cc1d69681"><div class="ttname"><a href="classPowerISA_1_1BranchRegCond.html#a85e05e01510f0433e684a58cc1d69681">PowerISA::BranchRegCond::BranchRegCond</a></div><div class="ttdeci">BranchRegCond(const char *mnem, MachInst _machInst, OpClass __opClass)</div><div class="ttdoc">Constructor. </div><div class="ttdef"><b>Definition:</b> <a href="power_2insts_2branch_8hh_source.html#l00245">branch.hh:245</a></div></div>
<div class="ttc" id="classPowerISA_1_1PCDependentDisassembly_html_a445538990af4ced289dcf2a6b318063f"><div class="ttname"><a href="classPowerISA_1_1PCDependentDisassembly.html#a445538990af4ced289dcf2a6b318063f">PowerISA::PCDependentDisassembly::cachedPC</a></div><div class="ttdeci">Addr cachedPC</div><div class="ttdoc">Cached program counter from last disassembly. </div><div class="ttdef"><b>Definition:</b> <a href="power_2insts_2branch_8hh_source.html#l00052">branch.hh:52</a></div></div>
<div class="ttc" id="classStaticInst_html_a4ce6d46a678e2cb90b5baf6fd09028e3"><div class="ttname"><a href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">StaticInst::ExtMachInst</a></div><div class="ttdeci">TheISA::ExtMachInst ExtMachInst</div><div class="ttdoc">Binary extended machine instruction type. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00087">static_inst.hh:87</a></div></div>
<div class="ttc" id="classPowerISA_1_1PowerStaticInst_html"><div class="ttname"><a href="classPowerISA_1_1PowerStaticInst.html">PowerISA::PowerStaticInst</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2power_2insts_2static__inst_8hh_source.html#l00040">static_inst.hh:40</a></div></div>
<div class="ttc" id="classPowerISA_1_1BranchNonPCRelCond_html_a111d397ce6ee84b2cff890c4687a2657"><div class="ttname"><a href="classPowerISA_1_1BranchNonPCRelCond.html#a111d397ce6ee84b2cff890c4687a2657">PowerISA::BranchNonPCRelCond::targetAddr</a></div><div class="ttdeci">uint32_t targetAddr</div><div class="ttdoc">Target address. </div><div class="ttdef"><b>Definition:</b> <a href="power_2insts_2branch_8hh_source.html#l00215">branch.hh:215</a></div></div>
<div class="ttc" id="classPowerISA_1_1PCDependentDisassembly_html"><div class="ttname"><a href="classPowerISA_1_1PCDependentDisassembly.html">PowerISA::PCDependentDisassembly</a></div><div class="ttdoc">Base class for instructions whose disassembly is not purely a function of the machine instruction (i...</div><div class="ttdef"><b>Definition:</b> <a href="power_2insts_2branch_8hh_source.html#l00048">branch.hh:48</a></div></div>
<div class="ttc" id="classPowerISA_1_1BranchNonPCRel_html_a91fdc15c37a933bf4cfa16f94682f64b"><div class="ttname"><a href="classPowerISA_1_1BranchNonPCRel.html#a91fdc15c37a933bf4cfa16f94682f64b">PowerISA::BranchNonPCRel::targetAddr</a></div><div class="ttdeci">uint32_t targetAddr</div><div class="ttdoc">Target address. </div><div class="ttdef"><b>Definition:</b> <a href="power_2insts_2branch_8hh_source.html#l00106">branch.hh:106</a></div></div>
<div class="ttc" id="classPowerISA_1_1BranchPCRelCond_html_a5870cc3f622ec086efb6621bfb66716d"><div class="ttname"><a href="classPowerISA_1_1BranchPCRelCond.html#a5870cc3f622ec086efb6621bfb66716d">PowerISA::BranchPCRelCond::disp</a></div><div class="ttdeci">uint32_t disp</div><div class="ttdoc">Displacement. </div><div class="ttdef"><b>Definition:</b> <a href="power_2insts_2branch_8hh_source.html#l00185">branch.hh:185</a></div></div>
<div class="ttc" id="classPowerISA_1_1BranchNonPCRel_html_a2db81c5c28dd369430b302ddf8dc9de4"><div class="ttname"><a href="classPowerISA_1_1BranchNonPCRel.html#a2db81c5c28dd369430b302ddf8dc9de4">PowerISA::BranchNonPCRel::BranchNonPCRel</a></div><div class="ttdeci">BranchNonPCRel(const char *mnem, MachInst _machInst, OpClass __opClass)</div><div class="ttdoc">Constructor. </div><div class="ttdef"><b>Definition:</b> <a href="power_2insts_2branch_8hh_source.html#l00109">branch.hh:109</a></div></div>
<div class="ttc" id="classPowerISA_1_1PCDependentDisassembly_html_ae41cdf7c1b78fce99ef5fbdb3382b911"><div class="ttname"><a href="classPowerISA_1_1PCDependentDisassembly.html#ae41cdf7c1b78fce99ef5fbdb3382b911">PowerISA::PCDependentDisassembly::PCDependentDisassembly</a></div><div class="ttdeci">PCDependentDisassembly(const char *mnem, ExtMachInst _machInst, OpClass __opClass)</div><div class="ttdoc">Constructor. </div><div class="ttdef"><b>Definition:</b> <a href="power_2insts_2branch_8hh_source.html#l00057">branch.hh:57</a></div></div>
<div class="ttc" id="classPowerISA_1_1BranchNonPCRelCond_html_ab13ae82548fe121d6235c6afafca0dca"><div class="ttname"><a href="classPowerISA_1_1BranchNonPCRelCond.html#ab13ae82548fe121d6235c6afafca0dca">PowerISA::BranchNonPCRelCond::BranchNonPCRelCond</a></div><div class="ttdeci">BranchNonPCRelCond(const char *mnem, MachInst _machInst, OpClass __opClass)</div><div class="ttdoc">Constructor. </div><div class="ttdef"><b>Definition:</b> <a href="power_2insts_2branch_8hh_source.html#l00218">branch.hh:218</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:05 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
