// Seed: 3880569991
module module_0 ();
  wire id_1;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_1 (
    output logic id_0,
    input  logic id_1,
    output uwire id_2
);
  initial begin : LABEL_0
    cover (id_1 == 1);
    id_0 <= id_1;
  end
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    .id_7(id_4),
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_8;
  wire id_9;
  assign id_4 = 1;
  assign id_5 = 1;
endmodule
