0.6
2018.2
Jun 14 2018
20:41:02
C:/Vivado/CS224/Lab05/Lab05/Lab05.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Vivado/CS224/Lab05/Lab05/Lab05.srcs/sim_1/new/pipelined_mips_testbench.sv,1555596148,systemVerilog,,,,pipelined_mips_testbench,,,,,,,,
C:/Vivado/CS224/Lab05/Lab05/Lab05.srcs/sources_1/new/Lab05.sv,1555596846,systemVerilog,,C:/Vivado/CS224/Lab05/Lab05/Lab05.srcs/sim_1/new/pipelined_mips_testbench.sv,,HazardUnit;PipeDtoE;PipeEtoM;PipeFtoD;PipeMtoW;PipeWtoF;adder;alu;aludec;controller;datapath;dmem;flopr;imem;maindec;mips;mux2;mux4;regfile;signext;sl2,,,,,,,,
