#-- Synopsys, Inc.
#-- Version 9.6.2
#-- Project file C:\Users\Yilong\Dropbox\Stanford\Google\nicpic\netlist\run_options.txt
#-- Written on Mon Sep 02 17:37:28 2013


#add_file options
add_file -verilog "C:/Users/Yilong/Dropbox/Stanford/Google/nicpic/nicpic_dma_v1_10_a/hdl/SystemVerilog/axi.v"
add_file -verilog "C:/Users/Yilong/Dropbox/Stanford/Google/nicpic/nicpic_dma_v1_10_a/hdl/SystemVerilog/cfg.v"
add_file -verilog "C:/Users/Yilong/Dropbox/Stanford/Google/nicpic/nicpic_dma_v1_10_a/hdl/SystemVerilog/dma.v"
add_file -verilog "C:/Users/Yilong/Dropbox/Stanford/Google/nicpic/nicpic_dma_v1_10_a/hdl/SystemVerilog/iface.v"
add_file -verilog "C:/Users/Yilong/Dropbox/Stanford/Google/nicpic/nicpic_dma_v1_10_a/hdl/SystemVerilog/lib.v"
add_file -verilog "C:/Users/Yilong/Dropbox/Stanford/Google/nicpic/nicpic_dma_v1_10_a/hdl/SystemVerilog/mem.v"
add_file -verilog "C:/Users/Yilong/Dropbox/Stanford/Google/nicpic/nicpic_dma_v1_10_a/hdl/SystemVerilog/pcie_cm_q.v"
add_file -verilog "C:/Users/Yilong/Dropbox/Stanford/Google/nicpic/nicpic_dma_v1_10_a/hdl/SystemVerilog/pcie_rd_q.v"
add_file -verilog "C:/Users/Yilong/Dropbox/Stanford/Google/nicpic/nicpic_dma_v1_10_a/hdl/SystemVerilog/pcie_rx.v"
add_file -verilog "C:/Users/Yilong/Dropbox/Stanford/Google/nicpic/nicpic_dma_v1_10_a/hdl/SystemVerilog/pcie_rx_cm.v"
add_file -verilog "C:/Users/Yilong/Dropbox/Stanford/Google/nicpic/nicpic_dma_v1_10_a/hdl/SystemVerilog/pcie_rx_rd.v"
add_file -verilog "C:/Users/Yilong/Dropbox/Stanford/Google/nicpic/nicpic_dma_v1_10_a/hdl/SystemVerilog/pcie_rx_wr.v"
add_file -verilog "C:/Users/Yilong/Dropbox/Stanford/Google/nicpic/nicpic_dma_v1_10_a/hdl/SystemVerilog/pcie_tx.v"
add_file -verilog "C:/Users/Yilong/Dropbox/Stanford/Google/nicpic/nicpic_dma_v1_10_a/hdl/SystemVerilog/pcie_tx_cm.v"
add_file -verilog "C:/Users/Yilong/Dropbox/Stanford/Google/nicpic/nicpic_dma_v1_10_a/hdl/SystemVerilog/pcie_tx_q.v"
add_file -verilog "C:/Users/Yilong/Dropbox/Stanford/Google/nicpic/nicpic_dma_v1_10_a/hdl/SystemVerilog/pcie_tx_rd.v"
add_file -verilog "C:/Users/Yilong/Dropbox/Stanford/Google/nicpic/nicpic_dma_v1_10_a/hdl/SystemVerilog/pcie_tx_wr.v"
add_file -verilog "C:/Users/Yilong/Dropbox/Stanford/Google/nicpic/nicpic_dma_v1_10_a/hdl/SystemVerilog/pcie_wr_q.v"
add_file -verilog "C:/Users/Yilong/Dropbox/Stanford/Google/nicpic/nicpic_dma_v1_10_a/hdl/SystemVerilog/rx_ctrl.v"
add_file -verilog "C:/Users/Yilong/Dropbox/Stanford/Google/nicpic/nicpic_dma_v1_10_a/hdl/SystemVerilog/small_async_fifo.v"
add_file -verilog "C:/Users/Yilong/Dropbox/Stanford/Google/nicpic/nicpic_dma_v1_10_a/hdl/SystemVerilog/stats.v"
add_file -verilog "C:/Users/Yilong/Dropbox/Stanford/Google/nicpic/nicpic_dma_v1_10_a/hdl/SystemVerilog/tx_ctrl.v"


#implementation: "netlist"
impl -add netlist -type fpga

#device options
set_option -technology VIRTEX5
set_option -part XC5VTX240T
set_option -package FF1759
set_option -speed_grade -2
set_option -part_companion ""

#compilation/mapping options
set_option -default_enum_encoding default
set_option -resource_sharing 1
set_option -use_fsm_explorer 0
set_option -top_module "dma_engine"

#map options
set_option -frequency 250.000
set_option -vendor_xcompatible_mode 0
set_option -vendor_xcompatible_mode 0
set_option -run_prop_extract 1
set_option -fanout_limit 10000
set_option -disable_io_insertion 1
set_option -pipe 1
set_option -update_models_cp 0
set_option -enable_prepacking 1
set_option -verification_mode 0
set_option -retiming 0
set_option -no_sequential_opt 0
set_option -fixgatedclocks 3
set_option -fixgeneratedclocks 3


#sequential_optimizations options
set_option -symbolic_fsm_compiler 1

#simulation options
set_option -write_verilog 0
set_option -write_vhdl 0

#VIF options
set_option -write_vif 1

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "C:/Users/Yilong/Dropbox/Stanford/Google/nicpic/netlist/proj_1.edf"

#
#implementation attributes

set_option -vlog_std sysv
set_option -dup 0
set_option -project_relative_includes 1
impl -active "netlist"
