#-----------------------------------------------------------
# Vivado v2023.2.2 (64-bit)
# SW Build 4126759 on Thu Feb  8 23:53:51 MST 2024
# IP Build 4126054 on Fri Feb  9 11:39:09 MST 2024
# SharedData Build 4115275 on Tue Jan 30 00:40:57 MST 2024
# Start of session at: Sun Jun 30 20:22:04 2024
# Process ID: 4960
# Current directory: F:/SOC codes/new/pic16hardware
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8304 F:\SOC codes\new\pic16hardware\pic16hardware.xpr
# Log file: F:/SOC codes/new/pic16hardware/vivado.log
# Journal file: F:/SOC codes/new/pic16hardware\vivado.jou
# Running On: LAPTOP-2OH9G0NB, OS: Windows, CPU Frequency: 2296 MHz, CPU Physical cores: 8, Host memory: 16844 MB
#-----------------------------------------------------------
start_gui
open_project {F:/SOC codes/new/pic16hardware/pic16hardware.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at E:/VIVADO/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at E:/VIVADO/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at E:/VIVADO/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at E:/VIVADO/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at E:/VIVADO/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at E:/VIVADO/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at E:/VIVADO/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at E:/VIVADO/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at E:/VIVADO/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at E:/VIVADO/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/mueller/SOCL3/pic16hardware' since last save.
WARNING: [filemgmt 56-2] Board Part Repository Path: Could not find the directory 'F:/Users/dmplab/AppData/Roaming/Xilinx/Vivado/2022.1/xhub/board_store/xilinx_board_store', nor could it be found using path 'C:/Users/dmplab/AppData/Roaming/Xilinx/Vivado/2022.1/xhub/board_store/xilinx_board_store'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/SOC codes/new/pic16hardware/ip_repo/pictrlip_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'f:/SOC codes/new/pic16hardware/ip_repo/pictrlip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/SOC codes/new/pic16hardware/ip_repo/pictrlip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/VIVADO/Vivado/2023.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'zedpi_sys.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
zedpi_sys_auto_pc_0
zedpi_sys_processing_system7_0_0
zedpi_sys_ps7_0_axi_periph_0
zedpi_sys_rst_ps7_0_100M_0

INFO: [Project 1-230] Project 'pic16hardware.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1624.246 ; gain = 400.086
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
upgrade_ip [get_ips  {zedpi_sys_rst_ps7_0_100M_0 zedpi_sys_processing_system7_0_0 zedpi_sys_ps7_0_axi_periph_0}] -log ip_upgrade.log
Reading block design file <F:/SOC codes/new/pic16hardware/pic16hardware.srcs/sources_1/bd/zedpi_sys/zedpi_sys.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:user:pictrlip:1.0 - pictrlip_0
Successfully read diagram <zedpi_sys> from block design file <F:/SOC codes/new/pic16hardware/pic16hardware.srcs/sources_1/bd/zedpi_sys/zedpi_sys.bd>
Upgrading 'F:/SOC codes/new/pic16hardware/pic16hardware.srcs/sources_1/bd/zedpi_sys/zedpi_sys.bd'
WARNING: [PS7-6] The applied preset does not match with  board preset. You may not get expected settings for  board. The ZedBoard preset is designed for ZedBoard board.
INFO: [IP_Flow 19-3420] Updated zedpi_sys_processing_system7_0_0 to use current project options
INFO: [IP_Flow 19-3422] Upgraded zedpi_sys_ps7_0_axi_periph_0 (AXI Interconnect 2.1) from revision 27 to revision 31
INFO: [IP_Flow 19-3422] Upgraded zedpi_sys_rst_ps7_0_100M_0 (Processor System Reset 5.0) from revision 13 to revision 14
Wrote  : <F:\SOC codes\new\pic16hardware\pic16hardware.srcs\sources_1\bd\zedpi_sys\zedpi_sys.bd> 
Wrote  : <F:/SOC codes/new/pic16hardware/pic16hardware.srcs/sources_1/bd/zedpi_sys/ui/bd_75a3d200.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/SOC codes/new/pic16hardware/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 1781.121 ; gain = 66.484
export_ip_user_files -of_objects [get_ips {zedpi_sys_rst_ps7_0_100M_0 zedpi_sys_processing_system7_0_0 zedpi_sys_ps7_0_axi_periph_0}] -no_script -sync -force -quiet
generate_target all [get_files  {{F:/SOC codes/new/pic16hardware/pic16hardware.srcs/sources_1/bd/zedpi_sys/zedpi_sys.bd}}]
Wrote  : <F:\SOC codes\new\pic16hardware\pic16hardware.srcs\sources_1\bd\zedpi_sys\zedpi_sys.bd> 
VHDL Output written to : f:/SOC codes/new/pic16hardware/pic16hardware.gen/sources_1/bd/zedpi_sys/synth/zedpi_sys.vhd
VHDL Output written to : f:/SOC codes/new/pic16hardware/pic16hardware.gen/sources_1/bd/zedpi_sys/sim/zedpi_sys.vhd
VHDL Output written to : f:/SOC codes/new/pic16hardware/pic16hardware.gen/sources_1/bd/zedpi_sys/hdl/zedpi_sys_wrapper.vhd
WARNING: [IP_Flow 19-5160] IP 'zedpi_sys_processing_system7_0_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Any Language' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'zedpi_sys_processing_system7_0_0' detected simulation language mismatch. Simulation type 'tlm_dpi' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Any Language' outputs instead.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pictrlip_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/SOC codes/new/pic16hardware/pic16hardware.gen/sources_1/bd/zedpi_sys/ip/zedpi_sys_auto_pc_0/zedpi_sys_auto_pc_0_ooc.xdc'
WARNING: [IP_Flow 19-5160] IP 'zedpi_sys_auto_pc_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file f:/SOC codes/new/pic16hardware/pic16hardware.gen/sources_1/bd/zedpi_sys/hw_handoff/zedpi_sys.hwh
Generated Hardware Definition File f:/SOC codes/new/pic16hardware/pic16hardware.gen/sources_1/bd/zedpi_sys/synth/zedpi_sys.hwdef
generate_target: Time (s): cpu = 00:00:32 ; elapsed = 00:00:51 . Memory (MB): peak = 2000.750 ; gain = 219.629
catch { config_ip_cache -export [get_ips -all zedpi_sys_rst_ps7_0_100M_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: zedpi_sys_rst_ps7_0_100M_0
catch { config_ip_cache -export [get_ips -all zedpi_sys_pictrlip_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: zedpi_sys_pictrlip_0_0
catch { config_ip_cache -export [get_ips -all zedpi_sys_auto_pc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: zedpi_sys_auto_pc_0
export_ip_user_files -of_objects [get_files {{F:/SOC codes/new/pic16hardware/pic16hardware.srcs/sources_1/bd/zedpi_sys/zedpi_sys.bd}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{F:/SOC codes/new/pic16hardware/pic16hardware.srcs/sources_1/bd/zedpi_sys/zedpi_sys.bd}}]
launch_runs zedpi_sys_auto_pc_0_synth_1 zedpi_sys_pictrlip_0_0_synth_1 zedpi_sys_processing_system7_0_0_synth_1 zedpi_sys_rst_ps7_0_100M_0_synth_1 -jobs 4
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: zedpi_sys_auto_pc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: zedpi_sys_pictrlip_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: zedpi_sys_rst_ps7_0_100M_0
[Sun Jun 30 20:24:48 2024] Launched zedpi_sys_auto_pc_0_synth_1, zedpi_sys_pictrlip_0_0_synth_1, zedpi_sys_processing_system7_0_0_synth_1, zedpi_sys_rst_ps7_0_100M_0_synth_1...
Run output will be captured here:
zedpi_sys_auto_pc_0_synth_1: F:/SOC codes/new/pic16hardware/pic16hardware.runs/zedpi_sys_auto_pc_0_synth_1/runme.log
zedpi_sys_pictrlip_0_0_synth_1: F:/SOC codes/new/pic16hardware/pic16hardware.runs/zedpi_sys_pictrlip_0_0_synth_1/runme.log
zedpi_sys_processing_system7_0_0_synth_1: F:/SOC codes/new/pic16hardware/pic16hardware.runs/zedpi_sys_processing_system7_0_0_synth_1/runme.log
zedpi_sys_rst_ps7_0_100M_0_synth_1: F:/SOC codes/new/pic16hardware/pic16hardware.runs/zedpi_sys_rst_ps7_0_100M_0_synth_1/runme.log
export_simulation -of_objects [get_files {{F:/SOC codes/new/pic16hardware/pic16hardware.srcs/sources_1/bd/zedpi_sys/zedpi_sys.bd}}] -directory {F:/SOC codes/new/pic16hardware/pic16hardware.ip_user_files/sim_scripts} -ip_user_files_dir {F:/SOC codes/new/pic16hardware/pic16hardware.ip_user_files} -ipstatic_source_dir {F:/SOC codes/new/pic16hardware/pic16hardware.ip_user_files/ipstatic} -lib_map_path [list {modelsim=F:/SOC codes/new/pic16hardware/pic16hardware.cache/compile_simlib/modelsim} {questa=F:/SOC codes/new/pic16hardware/pic16hardware.cache/compile_simlib/questa} {riviera=F:/SOC codes/new/pic16hardware/pic16hardware.cache/compile_simlib/riviera} {activehdl=F:/SOC codes/new/pic16hardware/pic16hardware.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
ipx::edit_ip_in_project -upgrade true -name pictrlip_v1_0_project -directory {F:/SOC\ codes/new/pic16hardware/pic16hardware.tmp/pictrlip_v1_0_project} {f:/SOC codes/new/pic16hardware/ip_repo/pictrlip_1.0/component.xml}
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/VIVADO/Vivado/2023.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at E:/VIVADO/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at E:/VIVADO/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at E:/VIVADO/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at E:/VIVADO/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at E:/VIVADO/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at E:/VIVADO/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at E:/VIVADO/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at E:/VIVADO/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at E:/VIVADO/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at E:/VIVADO/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/SOC codes/new/pic16hardware/ip_repo/pictrlip_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'f:/SOC codes/new/pic16hardware/ip_repo/pictrlip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/SOC codes/new/pic16hardware/ip_repo/pictrlip_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jun 30 22:52:04 2024...
