
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f32m_add4/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f32m_add4
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f32m_add4.v
# synth_design -part xc7z020clg484-3 -top f32m_add4 -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top f32m_add4 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 248215 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1501.277 ; gain = 63.895 ; free physical = 244247 ; free virtual = 312108
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'f32m_add4' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f32m_add4.v:11]
INFO: [Synth 8-6157] synthesizing module 'f32m_add' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f32m_add4.v:20]
INFO: [Synth 8-6157] synthesizing module 'f3m_add' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f32m_add4.v:28]
INFO: [Synth 8-6157] synthesizing module 'f3_add' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f32m_add4.v:38]
INFO: [Synth 8-6155] done synthesizing module 'f3_add' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f32m_add4.v:38]
INFO: [Synth 8-6155] done synthesizing module 'f3m_add' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f32m_add4.v:28]
INFO: [Synth 8-6155] done synthesizing module 'f32m_add' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f32m_add4.v:20]
INFO: [Synth 8-6155] done synthesizing module 'f32m_add4' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f32m_add4.v:11]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.043 ; gain = 108.660 ; free physical = 244026 ; free virtual = 311887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.043 ; gain = 108.660 ; free physical = 244014 ; free virtual = 311875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.039 ; gain = 116.656 ; free physical = 244014 ; free virtual = 311875
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1562.039 ; gain = 124.656 ; free physical = 243910 ; free virtual = 311772
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1716.781 ; gain = 279.398 ; free physical = 244592 ; free virtual = 312454
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1716.785 ; gain = 279.402 ; free physical = 244574 ; free virtual = 312435
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1812.781 ; gain = 375.398 ; free physical = 244552 ; free virtual = 312414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1812.785 ; gain = 375.402 ; free physical = 244545 ; free virtual = 312408
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1812.785 ; gain = 375.402 ; free physical = 244551 ; free virtual = 312415
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1812.785 ; gain = 375.402 ; free physical = 244549 ; free virtual = 312414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1812.785 ; gain = 375.402 ; free physical = 244550 ; free virtual = 312415
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1812.785 ; gain = 375.402 ; free physical = 244550 ; free virtual = 312416
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1812.785 ; gain = 375.402 ; free physical = 244550 ; free virtual = 312415
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT4 |   388|
|2     |LUT6 |   388|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   776|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1812.785 ; gain = 375.402 ; free physical = 244545 ; free virtual = 312411
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1812.785 ; gain = 375.402 ; free physical = 244550 ; free virtual = 312417
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1812.789 ; gain = 375.402 ; free physical = 244543 ; free virtual = 312410
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1874.957 ; gain = 0.000 ; free physical = 244426 ; free virtual = 312279
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1874.957 ; gain = 437.672 ; free physical = 244475 ; free virtual = 312329
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2413.594 ; gain = 538.637 ; free physical = 243307 ; free virtual = 311159
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2413.594 ; gain = 0.000 ; free physical = 243307 ; free virtual = 311159
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2437.602 ; gain = 0.000 ; free physical = 243330 ; free virtual = 311183
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f32m_add4/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f32m_add4/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2508.668 ; gain = 0.000 ; free physical = 244498 ; free virtual = 312351

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: f9b3ebe8

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2508.668 ; gain = 0.000 ; free physical = 244495 ; free virtual = 312348

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: f9b3ebe8

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2508.668 ; gain = 0.000 ; free physical = 244525 ; free virtual = 312380
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: f9b3ebe8

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2508.668 ; gain = 0.000 ; free physical = 244522 ; free virtual = 312379
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: f9b3ebe8

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2508.668 ; gain = 0.000 ; free physical = 244521 ; free virtual = 312377
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: f9b3ebe8

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2508.668 ; gain = 0.000 ; free physical = 244519 ; free virtual = 312376
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: f9b3ebe8

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2508.668 ; gain = 0.000 ; free physical = 244510 ; free virtual = 312369
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: f9b3ebe8

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2508.668 ; gain = 0.000 ; free physical = 244509 ; free virtual = 312369
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2508.668 ; gain = 0.000 ; free physical = 244509 ; free virtual = 312369
Ending Logic Optimization Task | Checksum: f9b3ebe8

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2508.668 ; gain = 0.000 ; free physical = 244508 ; free virtual = 312368

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: f9b3ebe8

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2508.668 ; gain = 0.000 ; free physical = 244501 ; free virtual = 312362

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: f9b3ebe8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2508.668 ; gain = 0.000 ; free physical = 244500 ; free virtual = 312362

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2508.668 ; gain = 0.000 ; free physical = 244500 ; free virtual = 312362
Ending Netlist Obfuscation Task | Checksum: f9b3ebe8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2508.668 ; gain = 0.000 ; free physical = 244500 ; free virtual = 312362
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2508.668 ; gain = 0.000 ; free physical = 244500 ; free virtual = 312361
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: f9b3ebe8
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module f32m_add4 ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2524.648 ; gain = 0.000 ; free physical = 244491 ; free virtual = 312353
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2524.648 ; gain = 0.000 ; free physical = 244491 ; free virtual = 312353
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2524.648 ; gain = 0.000 ; free physical = 244489 ; free virtual = 312352
Power optimization passes: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2524.648 ; gain = 0.000 ; free physical = 244488 ; free virtual = 312350
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2524.648 ; gain = 0.000 ; free physical = 244468 ; free virtual = 312330
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2644.707 ; gain = 0.000 ; free physical = 244358 ; free virtual = 312220


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design f32m_add4 ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 0
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: f9b3ebe8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2644.707 ; gain = 0.000 ; free physical = 244356 ; free virtual = 312217
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: f9b3ebe8
Power optimization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2644.707 ; gain = 136.039 ; free physical = 244358 ; free virtual = 312217
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 27316400 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: f9b3ebe8

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2644.707 ; gain = 0.000 ; free physical = 244418 ; free virtual = 312270
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: f9b3ebe8

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2644.707 ; gain = 0.000 ; free physical = 244415 ; free virtual = 312267
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: f9b3ebe8

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2644.707 ; gain = 0.000 ; free physical = 244396 ; free virtual = 312248
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: f9b3ebe8

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2644.707 ; gain = 0.000 ; free physical = 244394 ; free virtual = 312246
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: f9b3ebe8

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2644.707 ; gain = 0.000 ; free physical = 244392 ; free virtual = 312244

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2644.707 ; gain = 0.000 ; free physical = 244391 ; free virtual = 312243
Ending Netlist Obfuscation Task | Checksum: f9b3ebe8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2644.707 ; gain = 0.000 ; free physical = 244391 ; free virtual = 312243
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2644.707 ; gain = 0.000 ; free physical = 244103 ; free virtual = 312026
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 88bf97e0

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2644.707 ; gain = 0.000 ; free physical = 244102 ; free virtual = 312025
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2644.707 ; gain = 0.000 ; free physical = 244109 ; free virtual = 312025

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 88bf97e0

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2644.707 ; gain = 0.000 ; free physical = 244078 ; free virtual = 311981

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: b93d2223

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2644.707 ; gain = 0.000 ; free physical = 244089 ; free virtual = 311977

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: b93d2223

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2644.707 ; gain = 0.000 ; free physical = 244093 ; free virtual = 311982
Phase 1 Placer Initialization | Checksum: b93d2223

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2644.707 ; gain = 0.000 ; free physical = 244100 ; free virtual = 311989

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: b93d2223

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2644.707 ; gain = 0.000 ; free physical = 244089 ; free virtual = 311977
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: e3745cde

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2644.707 ; gain = 0.000 ; free physical = 244006 ; free virtual = 311894

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: e3745cde

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2644.707 ; gain = 0.000 ; free physical = 244005 ; free virtual = 311894

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 119c2df03

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2644.707 ; gain = 0.000 ; free physical = 244005 ; free virtual = 311893

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: e8e1f9e0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2644.707 ; gain = 0.000 ; free physical = 244003 ; free virtual = 311892

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: e8e1f9e0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2644.707 ; gain = 0.000 ; free physical = 244003 ; free virtual = 311892

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1c17cdb5c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2644.707 ; gain = 0.000 ; free physical = 244003 ; free virtual = 311873

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1c17cdb5c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2644.707 ; gain = 0.000 ; free physical = 244003 ; free virtual = 311873

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1c17cdb5c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2644.707 ; gain = 0.000 ; free physical = 244003 ; free virtual = 311874
Phase 3 Detail Placement | Checksum: 1c17cdb5c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2644.707 ; gain = 0.000 ; free physical = 244003 ; free virtual = 311874

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1c17cdb5c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2644.707 ; gain = 0.000 ; free physical = 244005 ; free virtual = 311875

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1c17cdb5c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2644.707 ; gain = 0.000 ; free physical = 244004 ; free virtual = 311875

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1c17cdb5c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2644.707 ; gain = 0.000 ; free physical = 244004 ; free virtual = 311874

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2644.707 ; gain = 0.000 ; free physical = 244004 ; free virtual = 311874
Phase 4.4 Final Placement Cleanup | Checksum: 1c17cdb5c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2644.707 ; gain = 0.000 ; free physical = 244004 ; free virtual = 311874
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c17cdb5c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2644.707 ; gain = 0.000 ; free physical = 244004 ; free virtual = 311874
Ending Placer Task | Checksum: 119551125

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2644.707 ; gain = 0.000 ; free physical = 244020 ; free virtual = 311890
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2644.707 ; gain = 0.000 ; free physical = 244020 ; free virtual = 311890
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
3 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2644.707 ; gain = 0.000 ; free physical = 243983 ; free virtual = 311853
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2644.707 ; gain = 0.000 ; free physical = 243982 ; free virtual = 311852
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2644.707 ; gain = 0.000 ; free physical = 243874 ; free virtual = 311745
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f32m_add4/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 90957945 ConstDB: 0 ShapeSum: 88bf97e0 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "a1[275]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[275]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[274]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[274]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[274]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[274]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[275]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[275]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a3[275]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a3[275]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a3[274]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a3[274]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[275]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[275]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[274]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[274]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[195]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[195]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[194]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[194]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[194]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[194]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[195]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[195]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a3[195]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a3[195]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a3[194]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a3[194]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[195]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[195]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[194]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[194]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[215]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[215]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[214]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[214]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[214]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[214]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[215]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[215]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a3[215]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a3[215]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a3[214]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a3[214]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[215]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[215]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[214]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[214]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[221]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[221]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[220]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[220]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[220]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[220]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[221]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[221]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a3[221]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a3[221]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a3[220]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a3[220]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[221]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[221]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[220]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[220]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[235]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[235]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[234]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[234]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[234]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[234]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[235]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[235]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a3[235]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a3[235]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a3[234]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a3[234]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[235]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[235]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[234]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[234]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[239]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[239]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[238]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[238]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[238]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[238]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[239]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[239]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a3[239]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a3[239]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a3[238]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a3[238]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[239]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[239]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[238]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[238]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[201]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[201]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[200]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[200]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[200]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[200]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[201]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[201]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a3[201]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a3[201]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a3[200]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a3[200]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[201]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[201]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[200]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[200]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[289]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[289]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[288]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[288]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[288]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[288]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[289]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[289]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a3[289]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a3[289]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a3[288]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a3[288]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[289]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[289]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[288]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[288]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a3[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a3[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a3[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a3[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a3[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a3[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a3[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a3[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a3[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a3[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a3[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a3[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[89]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[89]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[88]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[88]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[88]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[88]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[89]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[89]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a3[89]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a3[89]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a3[88]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a3[88]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[89]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[89]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a2[88]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a2[88]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 16c9adf5d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2644.707 ; gain = 0.000 ; free physical = 245468 ; free virtual = 313337
Post Restoration Checksum: NetGraph: b62f21ab NumContArr: b66bbdb2 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 16c9adf5d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2644.707 ; gain = 0.000 ; free physical = 245454 ; free virtual = 313323

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 16c9adf5d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2644.707 ; gain = 0.000 ; free physical = 245413 ; free virtual = 313282

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 16c9adf5d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2644.707 ; gain = 0.000 ; free physical = 245411 ; free virtual = 313281
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: ee60a29a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2644.707 ; gain = 0.000 ; free physical = 245477 ; free virtual = 313346
Phase 2 Router Initialization | Checksum: ee60a29a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2644.707 ; gain = 0.000 ; free physical = 245477 ; free virtual = 313346

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: bbf49a0d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2644.707 ; gain = 0.000 ; free physical = 245463 ; free virtual = 313332

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: bbf49a0d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2644.707 ; gain = 0.000 ; free physical = 245462 ; free virtual = 313331
WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 4.1 Global Iteration 0 | Checksum: bbf49a0d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2644.707 ; gain = 0.000 ; free physical = 245460 ; free virtual = 313329

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 219
 Number of Nodes with overlaps = 0
Phase 4.2 Global Iteration 1 | Checksum: a18d5e50

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2644.707 ; gain = 0.000 ; free physical = 245461 ; free virtual = 313330
Phase 4 Rip-up And Reroute | Checksum: a18d5e50

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2644.707 ; gain = 0.000 ; free physical = 245461 ; free virtual = 313330

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: a18d5e50

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2644.707 ; gain = 0.000 ; free physical = 245461 ; free virtual = 313330

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: a18d5e50

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2644.707 ; gain = 0.000 ; free physical = 245460 ; free virtual = 313329
Phase 5 Delay and Skew Optimization | Checksum: a18d5e50

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2644.707 ; gain = 0.000 ; free physical = 245460 ; free virtual = 313329

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: a18d5e50

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2644.707 ; gain = 0.000 ; free physical = 245459 ; free virtual = 313328
Phase 6.1 Hold Fix Iter | Checksum: a18d5e50

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2644.707 ; gain = 0.000 ; free physical = 245459 ; free virtual = 313328
Phase 6 Post Hold Fix | Checksum: a18d5e50

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2644.707 ; gain = 0.000 ; free physical = 245459 ; free virtual = 313328

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00497049 %
  Global Horizontal Routing Utilization  = 0.00811359 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: a18d5e50

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2644.707 ; gain = 0.000 ; free physical = 245454 ; free virtual = 313323

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: a18d5e50

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2644.707 ; gain = 0.000 ; free physical = 245452 ; free virtual = 313321

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: a18d5e50

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2644.707 ; gain = 0.000 ; free physical = 245465 ; free virtual = 313334

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: a18d5e50

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2644.707 ; gain = 0.000 ; free physical = 245465 ; free virtual = 313334
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2644.707 ; gain = 0.000 ; free physical = 245497 ; free virtual = 313366

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
8 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 2644.707 ; gain = 0.000 ; free physical = 245495 ; free virtual = 313364
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2644.707 ; gain = 0.000 ; free physical = 245494 ; free virtual = 313363
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2644.707 ; gain = 0.000 ; free physical = 245482 ; free virtual = 313353
Write XDEF Complete: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2644.707 ; gain = 0.000 ; free physical = 245480 ; free virtual = 313351
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f32m_add4/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f32m_add4/post_route_power.rpt
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f32m_add4/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f32m_add4/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2824.867 ; gain = 0.000 ; free physical = 246053 ; free virtual = 313920
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 21:13:27 2022...
