Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Oct 10 20:16:24 2023
| Host         : LAPTOP-KP9RFQ43 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file handshake_system_on_board_timing_summary_routed.rpt -pb handshake_system_on_board_timing_summary_routed.pb -rpx handshake_system_on_board_timing_summary_routed.rpx -warn_on_violation
| Design       : handshake_system_on_board
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 414 register/latch pins with no clock driven by root clock pin: bdt/counter0/y_reg[0]/Q (HIGH)

 There are 414 register/latch pins with no clock driven by root clock pin: bdt/counter0/y_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: hs/A/cu/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: hs/A/cu/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: hs/A/cu/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: hs/B/cu/FSM_onehot_state_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: hs/B/dp/display/clk_filter/clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1182 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.666        0.000                      0                  161        0.106        0.000                      0                  161        4.500        0.000                       0                    80  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.666        0.000                      0                  161        0.106        0.000                      0                  161        4.500        0.000                       0                    80  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.666ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.666ns  (required time - arrival time)
  Source:                 bd_start/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_start/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.870ns  (logic 0.828ns (21.397%)  route 3.042ns (78.603%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.637     5.240    bd_start/clk_IBUF_BUFG
    SLICE_X28Y85         FDRE                                         r  bd_start/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y85         FDRE (Prop_fdre_C_Q)         0.456     5.696 f  bd_start/count_reg[4]/Q
                         net (fo=2, routed)           0.812     6.508    bd_start/count[4]
    SLICE_X29Y86         LUT4 (Prop_lut4_I1_O)        0.124     6.632 f  bd_start/count[31]_i_8/O
                         net (fo=1, routed)           0.405     7.037    bd_start/count[31]_i_8_n_0
    SLICE_X29Y85         LUT5 (Prop_lut5_I4_O)        0.124     7.161 f  bd_start/count[31]_i_4/O
                         net (fo=3, routed)           1.108     8.270    bd_start/count[31]_i_4_n_0
    SLICE_X29Y89         LUT5 (Prop_lut5_I3_O)        0.124     8.394 r  bd_start/count[31]_i_1__0/O
                         net (fo=31, routed)          0.716     9.109    bd_start/count[31]_i_1__0_n_0
    SLICE_X28Y85         FDRE                                         r  bd_start/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.516    14.939    bd_start/clk_IBUF_BUFG
    SLICE_X28Y85         FDRE                                         r  bd_start/count_reg[1]/C
                         clock pessimism              0.301    15.240    
                         clock uncertainty           -0.035    15.204    
    SLICE_X28Y85         FDRE (Setup_fdre_C_R)       -0.429    14.775    bd_start/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.775    
                         arrival time                          -9.109    
  -------------------------------------------------------------------
                         slack                                  5.666    

Slack (MET) :             5.666ns  (required time - arrival time)
  Source:                 bd_start/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_start/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.870ns  (logic 0.828ns (21.397%)  route 3.042ns (78.603%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.637     5.240    bd_start/clk_IBUF_BUFG
    SLICE_X28Y85         FDRE                                         r  bd_start/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y85         FDRE (Prop_fdre_C_Q)         0.456     5.696 f  bd_start/count_reg[4]/Q
                         net (fo=2, routed)           0.812     6.508    bd_start/count[4]
    SLICE_X29Y86         LUT4 (Prop_lut4_I1_O)        0.124     6.632 f  bd_start/count[31]_i_8/O
                         net (fo=1, routed)           0.405     7.037    bd_start/count[31]_i_8_n_0
    SLICE_X29Y85         LUT5 (Prop_lut5_I4_O)        0.124     7.161 f  bd_start/count[31]_i_4/O
                         net (fo=3, routed)           1.108     8.270    bd_start/count[31]_i_4_n_0
    SLICE_X29Y89         LUT5 (Prop_lut5_I3_O)        0.124     8.394 r  bd_start/count[31]_i_1__0/O
                         net (fo=31, routed)          0.716     9.109    bd_start/count[31]_i_1__0_n_0
    SLICE_X28Y85         FDRE                                         r  bd_start/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.516    14.939    bd_start/clk_IBUF_BUFG
    SLICE_X28Y85         FDRE                                         r  bd_start/count_reg[2]/C
                         clock pessimism              0.301    15.240    
                         clock uncertainty           -0.035    15.204    
    SLICE_X28Y85         FDRE (Setup_fdre_C_R)       -0.429    14.775    bd_start/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.775    
                         arrival time                          -9.109    
  -------------------------------------------------------------------
                         slack                                  5.666    

Slack (MET) :             5.666ns  (required time - arrival time)
  Source:                 bd_start/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_start/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.870ns  (logic 0.828ns (21.397%)  route 3.042ns (78.603%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.637     5.240    bd_start/clk_IBUF_BUFG
    SLICE_X28Y85         FDRE                                         r  bd_start/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y85         FDRE (Prop_fdre_C_Q)         0.456     5.696 f  bd_start/count_reg[4]/Q
                         net (fo=2, routed)           0.812     6.508    bd_start/count[4]
    SLICE_X29Y86         LUT4 (Prop_lut4_I1_O)        0.124     6.632 f  bd_start/count[31]_i_8/O
                         net (fo=1, routed)           0.405     7.037    bd_start/count[31]_i_8_n_0
    SLICE_X29Y85         LUT5 (Prop_lut5_I4_O)        0.124     7.161 f  bd_start/count[31]_i_4/O
                         net (fo=3, routed)           1.108     8.270    bd_start/count[31]_i_4_n_0
    SLICE_X29Y89         LUT5 (Prop_lut5_I3_O)        0.124     8.394 r  bd_start/count[31]_i_1__0/O
                         net (fo=31, routed)          0.716     9.109    bd_start/count[31]_i_1__0_n_0
    SLICE_X28Y85         FDRE                                         r  bd_start/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.516    14.939    bd_start/clk_IBUF_BUFG
    SLICE_X28Y85         FDRE                                         r  bd_start/count_reg[3]/C
                         clock pessimism              0.301    15.240    
                         clock uncertainty           -0.035    15.204    
    SLICE_X28Y85         FDRE (Setup_fdre_C_R)       -0.429    14.775    bd_start/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.775    
                         arrival time                          -9.109    
  -------------------------------------------------------------------
                         slack                                  5.666    

Slack (MET) :             5.666ns  (required time - arrival time)
  Source:                 bd_start/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_start/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.870ns  (logic 0.828ns (21.397%)  route 3.042ns (78.603%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.637     5.240    bd_start/clk_IBUF_BUFG
    SLICE_X28Y85         FDRE                                         r  bd_start/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y85         FDRE (Prop_fdre_C_Q)         0.456     5.696 f  bd_start/count_reg[4]/Q
                         net (fo=2, routed)           0.812     6.508    bd_start/count[4]
    SLICE_X29Y86         LUT4 (Prop_lut4_I1_O)        0.124     6.632 f  bd_start/count[31]_i_8/O
                         net (fo=1, routed)           0.405     7.037    bd_start/count[31]_i_8_n_0
    SLICE_X29Y85         LUT5 (Prop_lut5_I4_O)        0.124     7.161 f  bd_start/count[31]_i_4/O
                         net (fo=3, routed)           1.108     8.270    bd_start/count[31]_i_4_n_0
    SLICE_X29Y89         LUT5 (Prop_lut5_I3_O)        0.124     8.394 r  bd_start/count[31]_i_1__0/O
                         net (fo=31, routed)          0.716     9.109    bd_start/count[31]_i_1__0_n_0
    SLICE_X28Y85         FDRE                                         r  bd_start/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.516    14.939    bd_start/clk_IBUF_BUFG
    SLICE_X28Y85         FDRE                                         r  bd_start/count_reg[4]/C
                         clock pessimism              0.301    15.240    
                         clock uncertainty           -0.035    15.204    
    SLICE_X28Y85         FDRE (Setup_fdre_C_R)       -0.429    14.775    bd_start/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.775    
                         arrival time                          -9.109    
  -------------------------------------------------------------------
                         slack                                  5.666    

Slack (MET) :             5.690ns  (required time - arrival time)
  Source:                 bd_start/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_start/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.821ns  (logic 0.828ns (21.671%)  route 2.993ns (78.329%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.637     5.240    bd_start/clk_IBUF_BUFG
    SLICE_X28Y85         FDRE                                         r  bd_start/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y85         FDRE (Prop_fdre_C_Q)         0.456     5.696 f  bd_start/count_reg[4]/Q
                         net (fo=2, routed)           0.812     6.508    bd_start/count[4]
    SLICE_X29Y86         LUT4 (Prop_lut4_I1_O)        0.124     6.632 f  bd_start/count[31]_i_8/O
                         net (fo=1, routed)           0.405     7.037    bd_start/count[31]_i_8_n_0
    SLICE_X29Y85         LUT5 (Prop_lut5_I4_O)        0.124     7.161 f  bd_start/count[31]_i_4/O
                         net (fo=3, routed)           1.108     8.270    bd_start/count[31]_i_4_n_0
    SLICE_X29Y89         LUT5 (Prop_lut5_I3_O)        0.124     8.394 r  bd_start/count[31]_i_1__0/O
                         net (fo=31, routed)          0.667     9.060    bd_start/count[31]_i_1__0_n_0
    SLICE_X28Y86         FDRE                                         r  bd_start/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.516    14.939    bd_start/clk_IBUF_BUFG
    SLICE_X28Y86         FDRE                                         r  bd_start/count_reg[5]/C
                         clock pessimism              0.276    15.215    
                         clock uncertainty           -0.035    15.179    
    SLICE_X28Y86         FDRE (Setup_fdre_C_R)       -0.429    14.750    bd_start/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                          -9.060    
  -------------------------------------------------------------------
                         slack                                  5.690    

Slack (MET) :             5.690ns  (required time - arrival time)
  Source:                 bd_start/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_start/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.821ns  (logic 0.828ns (21.671%)  route 2.993ns (78.329%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.637     5.240    bd_start/clk_IBUF_BUFG
    SLICE_X28Y85         FDRE                                         r  bd_start/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y85         FDRE (Prop_fdre_C_Q)         0.456     5.696 f  bd_start/count_reg[4]/Q
                         net (fo=2, routed)           0.812     6.508    bd_start/count[4]
    SLICE_X29Y86         LUT4 (Prop_lut4_I1_O)        0.124     6.632 f  bd_start/count[31]_i_8/O
                         net (fo=1, routed)           0.405     7.037    bd_start/count[31]_i_8_n_0
    SLICE_X29Y85         LUT5 (Prop_lut5_I4_O)        0.124     7.161 f  bd_start/count[31]_i_4/O
                         net (fo=3, routed)           1.108     8.270    bd_start/count[31]_i_4_n_0
    SLICE_X29Y89         LUT5 (Prop_lut5_I3_O)        0.124     8.394 r  bd_start/count[31]_i_1__0/O
                         net (fo=31, routed)          0.667     9.060    bd_start/count[31]_i_1__0_n_0
    SLICE_X28Y86         FDRE                                         r  bd_start/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.516    14.939    bd_start/clk_IBUF_BUFG
    SLICE_X28Y86         FDRE                                         r  bd_start/count_reg[6]/C
                         clock pessimism              0.276    15.215    
                         clock uncertainty           -0.035    15.179    
    SLICE_X28Y86         FDRE (Setup_fdre_C_R)       -0.429    14.750    bd_start/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                          -9.060    
  -------------------------------------------------------------------
                         slack                                  5.690    

Slack (MET) :             5.690ns  (required time - arrival time)
  Source:                 bd_start/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_start/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.821ns  (logic 0.828ns (21.671%)  route 2.993ns (78.329%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.637     5.240    bd_start/clk_IBUF_BUFG
    SLICE_X28Y85         FDRE                                         r  bd_start/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y85         FDRE (Prop_fdre_C_Q)         0.456     5.696 f  bd_start/count_reg[4]/Q
                         net (fo=2, routed)           0.812     6.508    bd_start/count[4]
    SLICE_X29Y86         LUT4 (Prop_lut4_I1_O)        0.124     6.632 f  bd_start/count[31]_i_8/O
                         net (fo=1, routed)           0.405     7.037    bd_start/count[31]_i_8_n_0
    SLICE_X29Y85         LUT5 (Prop_lut5_I4_O)        0.124     7.161 f  bd_start/count[31]_i_4/O
                         net (fo=3, routed)           1.108     8.270    bd_start/count[31]_i_4_n_0
    SLICE_X29Y89         LUT5 (Prop_lut5_I3_O)        0.124     8.394 r  bd_start/count[31]_i_1__0/O
                         net (fo=31, routed)          0.667     9.060    bd_start/count[31]_i_1__0_n_0
    SLICE_X28Y86         FDRE                                         r  bd_start/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.516    14.939    bd_start/clk_IBUF_BUFG
    SLICE_X28Y86         FDRE                                         r  bd_start/count_reg[7]/C
                         clock pessimism              0.276    15.215    
                         clock uncertainty           -0.035    15.179    
    SLICE_X28Y86         FDRE (Setup_fdre_C_R)       -0.429    14.750    bd_start/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                          -9.060    
  -------------------------------------------------------------------
                         slack                                  5.690    

Slack (MET) :             5.690ns  (required time - arrival time)
  Source:                 bd_start/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_start/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.821ns  (logic 0.828ns (21.671%)  route 2.993ns (78.329%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.637     5.240    bd_start/clk_IBUF_BUFG
    SLICE_X28Y85         FDRE                                         r  bd_start/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y85         FDRE (Prop_fdre_C_Q)         0.456     5.696 f  bd_start/count_reg[4]/Q
                         net (fo=2, routed)           0.812     6.508    bd_start/count[4]
    SLICE_X29Y86         LUT4 (Prop_lut4_I1_O)        0.124     6.632 f  bd_start/count[31]_i_8/O
                         net (fo=1, routed)           0.405     7.037    bd_start/count[31]_i_8_n_0
    SLICE_X29Y85         LUT5 (Prop_lut5_I4_O)        0.124     7.161 f  bd_start/count[31]_i_4/O
                         net (fo=3, routed)           1.108     8.270    bd_start/count[31]_i_4_n_0
    SLICE_X29Y89         LUT5 (Prop_lut5_I3_O)        0.124     8.394 r  bd_start/count[31]_i_1__0/O
                         net (fo=31, routed)          0.667     9.060    bd_start/count[31]_i_1__0_n_0
    SLICE_X28Y86         FDRE                                         r  bd_start/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.516    14.939    bd_start/clk_IBUF_BUFG
    SLICE_X28Y86         FDRE                                         r  bd_start/count_reg[8]/C
                         clock pessimism              0.276    15.215    
                         clock uncertainty           -0.035    15.179    
    SLICE_X28Y86         FDRE (Setup_fdre_C_R)       -0.429    14.750    bd_start/count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                          -9.060    
  -------------------------------------------------------------------
                         slack                                  5.690    

Slack (MET) :             5.695ns  (required time - arrival time)
  Source:                 bd_start/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_start/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.819ns  (logic 0.828ns (21.682%)  route 2.991ns (78.318%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.637     5.240    bd_start/clk_IBUF_BUFG
    SLICE_X28Y85         FDRE                                         r  bd_start/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y85         FDRE (Prop_fdre_C_Q)         0.456     5.696 f  bd_start/count_reg[4]/Q
                         net (fo=2, routed)           0.812     6.508    bd_start/count[4]
    SLICE_X29Y86         LUT4 (Prop_lut4_I1_O)        0.124     6.632 f  bd_start/count[31]_i_8/O
                         net (fo=1, routed)           0.405     7.037    bd_start/count[31]_i_8_n_0
    SLICE_X29Y85         LUT5 (Prop_lut5_I4_O)        0.124     7.161 f  bd_start/count[31]_i_4/O
                         net (fo=3, routed)           1.108     8.270    bd_start/count[31]_i_4_n_0
    SLICE_X29Y89         LUT5 (Prop_lut5_I3_O)        0.124     8.394 r  bd_start/count[31]_i_1__0/O
                         net (fo=31, routed)          0.665     9.059    bd_start/count[31]_i_1__0_n_0
    SLICE_X28Y89         FDRE                                         r  bd_start/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.519    14.942    bd_start/clk_IBUF_BUFG
    SLICE_X28Y89         FDRE                                         r  bd_start/count_reg[17]/C
                         clock pessimism              0.276    15.218    
                         clock uncertainty           -0.035    15.182    
    SLICE_X28Y89         FDRE (Setup_fdre_C_R)       -0.429    14.753    bd_start/count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.753    
                         arrival time                          -9.059    
  -------------------------------------------------------------------
                         slack                                  5.695    

Slack (MET) :             5.695ns  (required time - arrival time)
  Source:                 bd_start/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_start/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.819ns  (logic 0.828ns (21.682%)  route 2.991ns (78.318%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.637     5.240    bd_start/clk_IBUF_BUFG
    SLICE_X28Y85         FDRE                                         r  bd_start/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y85         FDRE (Prop_fdre_C_Q)         0.456     5.696 f  bd_start/count_reg[4]/Q
                         net (fo=2, routed)           0.812     6.508    bd_start/count[4]
    SLICE_X29Y86         LUT4 (Prop_lut4_I1_O)        0.124     6.632 f  bd_start/count[31]_i_8/O
                         net (fo=1, routed)           0.405     7.037    bd_start/count[31]_i_8_n_0
    SLICE_X29Y85         LUT5 (Prop_lut5_I4_O)        0.124     7.161 f  bd_start/count[31]_i_4/O
                         net (fo=3, routed)           1.108     8.270    bd_start/count[31]_i_4_n_0
    SLICE_X29Y89         LUT5 (Prop_lut5_I3_O)        0.124     8.394 r  bd_start/count[31]_i_1__0/O
                         net (fo=31, routed)          0.665     9.059    bd_start/count[31]_i_1__0_n_0
    SLICE_X28Y89         FDRE                                         r  bd_start/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.519    14.942    bd_start/clk_IBUF_BUFG
    SLICE_X28Y89         FDRE                                         r  bd_start/count_reg[18]/C
                         clock pessimism              0.276    15.218    
                         clock uncertainty           -0.035    15.182    
    SLICE_X28Y89         FDRE (Setup_fdre_C_R)       -0.429    14.753    bd_start/count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.753    
                         arrival time                          -9.059    
  -------------------------------------------------------------------
                         slack                                  5.695    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 hs/A/dp/rom0/y_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hs/A/dp/reg0/y_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.570     1.489    hs/A/dp/rom0/y_reg[31]_0
    SLICE_X31Y91         FDSE                                         r  hs/A/dp/rom0/y_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y91         FDSE (Prop_fdse_C_Q)         0.141     1.630 r  hs/A/dp/rom0/y_reg[18]/Q
                         net (fo=1, routed)           0.054     1.684    hs/A/dp/reg0/Q[12]
    SLICE_X30Y91         FDRE                                         r  hs/A/dp/reg0/y_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.841     2.006    hs/A/dp/reg0/y_reg[4]_1
    SLICE_X30Y91         FDRE                                         r  hs/A/dp/reg0/y_reg[18]/C
                         clock pessimism             -0.503     1.502    
    SLICE_X30Y91         FDRE (Hold_fdre_C_D)         0.076     1.578    hs/A/dp/reg0/y_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 hs/A/dp/rom0/y_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hs/A/dp/reg0/y_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.648%)  route 0.112ns (44.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.570     1.489    hs/A/dp/rom0/y_reg[31]_0
    SLICE_X31Y90         FDSE                                         r  hs/A/dp/rom0/y_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDSE (Prop_fdse_C_Q)         0.141     1.630 r  hs/A/dp/rom0/y_reg[14]/Q
                         net (fo=1, routed)           0.112     1.743    hs/A/dp/reg0/Q[9]
    SLICE_X30Y90         FDRE                                         r  hs/A/dp/reg0/y_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.841     2.006    hs/A/dp/reg0/y_reg[4]_1
    SLICE_X30Y90         FDRE                                         r  hs/A/dp/reg0/y_reg[14]/C
                         clock pessimism             -0.503     1.502    
    SLICE_X30Y90         FDRE (Hold_fdre_C_D)         0.076     1.578    hs/A/dp/reg0/y_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 hs/A/dp/rom0/y_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hs/A/dp/reg0/y_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.212%)  route 0.114ns (44.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.570     1.489    hs/A/dp/rom0/y_reg[31]_0
    SLICE_X31Y90         FDRE                                         r  hs/A/dp/rom0/y_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  hs/A/dp/rom0/y_reg[11]/Q
                         net (fo=1, routed)           0.114     1.745    hs/A/dp/reg0/Q[7]
    SLICE_X30Y90         FDRE                                         r  hs/A/dp/reg0/y_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.841     2.006    hs/A/dp/reg0/y_reg[4]_1
    SLICE_X30Y90         FDRE                                         r  hs/A/dp/reg0/y_reg[11]/C
                         clock pessimism             -0.503     1.502    
    SLICE_X30Y90         FDRE (Hold_fdre_C_D)         0.076     1.578    hs/A/dp/reg0/y_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 hs/A/dp/rom0/y_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hs/A/dp/reg0/y_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.212%)  route 0.114ns (44.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.570     1.489    hs/A/dp/rom0/y_reg[31]_0
    SLICE_X31Y91         FDRE                                         r  hs/A/dp/rom0/y_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y91         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  hs/A/dp/rom0/y_reg[19]/Q
                         net (fo=1, routed)           0.114     1.745    hs/A/dp/reg0/Q[13]
    SLICE_X30Y91         FDRE                                         r  hs/A/dp/reg0/y_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.841     2.006    hs/A/dp/reg0/y_reg[4]_1
    SLICE_X30Y91         FDRE                                         r  hs/A/dp/reg0/y_reg[19]/C
                         clock pessimism             -0.503     1.502    
    SLICE_X30Y91         FDRE (Hold_fdre_C_D)         0.076     1.578    hs/A/dp/reg0/y_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 hs/A/dp/rom0/y_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hs/A/dp/reg0/y_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.570     1.489    hs/A/dp/rom0/y_reg[31]_0
    SLICE_X31Y91         FDRE                                         r  hs/A/dp/rom0/y_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y91         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  hs/A/dp/rom0/y_reg[15]/Q
                         net (fo=1, routed)           0.110     1.740    hs/A/dp/reg0/Q[10]
    SLICE_X30Y90         FDRE                                         r  hs/A/dp/reg0/y_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.841     2.006    hs/A/dp/reg0/y_reg[4]_1
    SLICE_X30Y90         FDRE                                         r  hs/A/dp/reg0/y_reg[15]/C
                         clock pessimism             -0.500     1.505    
    SLICE_X30Y90         FDRE (Hold_fdre_C_D)         0.060     1.565    hs/A/dp/reg0/y_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 hs/A/dp/rom0/y_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hs/A/dp/reg0/y_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.952%)  route 0.159ns (53.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.570     1.489    hs/A/dp/rom0/y_reg[31]_0
    SLICE_X29Y89         FDSE                                         r  hs/A/dp/rom0/y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y89         FDSE (Prop_fdse_C_Q)         0.141     1.630 r  hs/A/dp/rom0/y_reg[4]/Q
                         net (fo=1, routed)           0.159     1.790    hs/A/dp/reg0/Q[0]
    SLICE_X30Y89         FDRE                                         r  hs/A/dp/reg0/y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.840     2.005    hs/A/dp/reg0/y_reg[4]_1
    SLICE_X30Y89         FDRE                                         r  hs/A/dp/reg0/y_reg[4]/C
                         clock pessimism             -0.479     1.525    
    SLICE_X30Y89         FDRE (Hold_fdre_C_D)         0.076     1.601    hs/A/dp/reg0/y_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 hs/A/dp/rom0/y_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hs/A/dp/reg0/y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.667%)  route 0.161ns (53.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.570     1.489    hs/A/dp/rom0/y_reg[31]_0
    SLICE_X29Y89         FDSE                                         r  hs/A/dp/rom0/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y89         FDSE (Prop_fdse_C_Q)         0.141     1.630 r  hs/A/dp/rom0/y_reg[5]/Q
                         net (fo=1, routed)           0.161     1.791    hs/A/dp/reg0/Q[1]
    SLICE_X30Y89         FDRE                                         r  hs/A/dp/reg0/y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.840     2.005    hs/A/dp/reg0/y_reg[4]_1
    SLICE_X30Y89         FDRE                                         r  hs/A/dp/reg0/y_reg[5]/C
                         clock pessimism             -0.479     1.525    
    SLICE_X30Y89         FDRE (Hold_fdre_C_D)         0.063     1.588    hs/A/dp/reg0/y_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 hs/A/dp/rom0/y_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hs/A/dp/reg0/y_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.352%)  route 0.116ns (47.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.570     1.489    hs/A/dp/rom0/y_reg[31]_0
    SLICE_X29Y89         FDRE                                         r  hs/A/dp/rom0/y_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y89         FDRE (Prop_fdre_C_Q)         0.128     1.617 r  hs/A/dp/rom0/y_reg[27]/Q
                         net (fo=1, routed)           0.116     1.734    hs/A/dp/reg0/Q[17]
    SLICE_X30Y89         FDRE                                         r  hs/A/dp/reg0/y_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.840     2.005    hs/A/dp/reg0/y_reg[4]_1
    SLICE_X30Y89         FDRE                                         r  hs/A/dp/reg0/y_reg[27]/C
                         clock pessimism             -0.479     1.525    
    SLICE_X30Y89         FDRE (Hold_fdre_C_D)         0.005     1.530    hs/A/dp/reg0/y_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 hs/A/dp/rom0/y_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hs/A/dp/reg0/y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.463%)  route 0.169ns (54.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.570     1.489    hs/A/dp/rom0/y_reg[31]_0
    SLICE_X29Y89         FDSE                                         r  hs/A/dp/rom0/y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y89         FDSE (Prop_fdse_C_Q)         0.141     1.630 r  hs/A/dp/rom0/y_reg[6]/Q
                         net (fo=1, routed)           0.169     1.799    hs/A/dp/reg0/Q[2]
    SLICE_X30Y89         FDRE                                         r  hs/A/dp/reg0/y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.840     2.005    hs/A/dp/reg0/y_reg[4]_1
    SLICE_X30Y89         FDRE                                         r  hs/A/dp/reg0/y_reg[6]/C
                         clock pessimism             -0.479     1.525    
    SLICE_X30Y89         FDRE (Hold_fdre_C_D)         0.063     1.588    hs/A/dp/reg0/y_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 hs/A/dp/rom0/y_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hs/A/dp/reg0/y_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.976%)  route 0.114ns (47.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.570     1.489    hs/A/dp/rom0/y_reg[31]_0
    SLICE_X31Y90         FDRE                                         r  hs/A/dp/rom0/y_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.128     1.617 r  hs/A/dp/rom0/y_reg[26]/Q
                         net (fo=1, routed)           0.114     1.731    hs/A/dp/reg0/Q[16]
    SLICE_X30Y91         FDRE                                         r  hs/A/dp/reg0/y_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.841     2.006    hs/A/dp/reg0/y_reg[4]_1
    SLICE_X30Y91         FDRE                                         r  hs/A/dp/reg0/y_reg[26]/C
                         clock pessimism             -0.500     1.505    
    SLICE_X30Y91         FDRE (Hold_fdre_C_D)        -0.001     1.504    hs/A/dp/reg0/y_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.227    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y85    bd_start/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y87    bd_start/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y87    bd_start/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y87    bd_start/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y88    bd_start/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y88    bd_start/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y88    bd_start/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y88    bd_start/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y89    bd_start/count_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y90    bd_start/count_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y91    hs/A/dp/reg0/y_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y91    hs/A/dp/reg0/y_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y91    hs/A/dp/reg0/y_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y91    hs/A/dp/reg0/y_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y91    hs/A/dp/reg0/y_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y91    hs/A/dp/reg0/y_reg[26]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y90    hs/A/dp/reg0/y_reg[30]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y91    hs/A/dp/reg0/y_reg[31]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y90    hs/A/dp/reg0/y_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y85    bd_start/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y87    bd_start/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y87    bd_start/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y87    bd_start/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y85    bd_start/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y85    bd_start/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y85    bd_start/count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y85    bd_start/count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y86    bd_start/count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y86    bd_start/count_reg[6]/C



