Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sun Mar 29 18:29:44 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postlogopt_timing_min.rpt
| Design       : mkPktMerge
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 fi0/fifo_1/wp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fi0/fifo_1/ram1/mem_reg_0_31_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.118ns (27.030%)  route 0.319ns (72.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, unplaced)       0.253     0.585    fi0/fifo_1/CLK_IBUF_BUFG
                                                                      r  fi0/fifo_1/wp_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  fi0/fifo_1/wp_reg[1]/Q
                         net (fo=215, unplaced)       0.319     1.021    fi0/fifo_1/ram1/mem_reg_0_31_0_5/ADDRD1
                         RAMD32                                       r  fi0/fifo_1/ram1/mem_reg_0_31_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, unplaced)       0.267     0.781    fi0/fifo_1/ram1/mem_reg_0_31_0_5/WCLK
                                                                      r  fi0/fifo_1/ram1/mem_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.183     0.598    
                         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.258     0.856    fi0/fifo_1/ram1/mem_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.856    
                         arrival time                           1.021    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 fi0/fifo_1/wp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fi0/fifo_1/ram1/mem_reg_0_31_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.118ns (27.030%)  route 0.319ns (72.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, unplaced)       0.253     0.585    fi0/fifo_1/CLK_IBUF_BUFG
                                                                      r  fi0/fifo_1/wp_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  fi0/fifo_1/wp_reg[1]/Q
                         net (fo=215, unplaced)       0.319     1.021    fi0/fifo_1/ram1/mem_reg_0_31_0_5/ADDRD1
                         RAMD32                                       r  fi0/fifo_1/ram1/mem_reg_0_31_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, unplaced)       0.267     0.781    fi0/fifo_1/ram1/mem_reg_0_31_0_5/WCLK
                                                                      r  fi0/fifo_1/ram1/mem_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.183     0.598    
                         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.258     0.856    fi0/fifo_1/ram1/mem_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.856    
                         arrival time                           1.021    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 fi0/fifo_1/wp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fi0/fifo_1/ram1/mem_reg_0_31_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.118ns (27.030%)  route 0.319ns (72.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, unplaced)       0.253     0.585    fi0/fifo_1/CLK_IBUF_BUFG
                                                                      r  fi0/fifo_1/wp_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  fi0/fifo_1/wp_reg[1]/Q
                         net (fo=215, unplaced)       0.319     1.021    fi0/fifo_1/ram1/mem_reg_0_31_0_5/ADDRD1
                         RAMD32                                       r  fi0/fifo_1/ram1/mem_reg_0_31_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, unplaced)       0.267     0.781    fi0/fifo_1/ram1/mem_reg_0_31_0_5/WCLK
                                                                      r  fi0/fifo_1/ram1/mem_reg_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.183     0.598    
                         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.258     0.856    fi0/fifo_1/ram1/mem_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.856    
                         arrival time                           1.021    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 fi0/fifo_1/wp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fi0/fifo_1/ram1/mem_reg_0_31_0_5/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.118ns (27.030%)  route 0.319ns (72.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, unplaced)       0.253     0.585    fi0/fifo_1/CLK_IBUF_BUFG
                                                                      r  fi0/fifo_1/wp_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  fi0/fifo_1/wp_reg[1]/Q
                         net (fo=215, unplaced)       0.319     1.021    fi0/fifo_1/ram1/mem_reg_0_31_0_5/ADDRD1
                         RAMD32                                       r  fi0/fifo_1/ram1/mem_reg_0_31_0_5/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, unplaced)       0.267     0.781    fi0/fifo_1/ram1/mem_reg_0_31_0_5/WCLK
                                                                      r  fi0/fifo_1/ram1/mem_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.183     0.598    
                         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.258     0.856    fi0/fifo_1/ram1/mem_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.856    
                         arrival time                           1.021    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 fi0/fifo_1/wp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fi0/fifo_1/ram1/mem_reg_0_31_0_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.118ns (27.030%)  route 0.319ns (72.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, unplaced)       0.253     0.585    fi0/fifo_1/CLK_IBUF_BUFG
                                                                      r  fi0/fifo_1/wp_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  fi0/fifo_1/wp_reg[1]/Q
                         net (fo=215, unplaced)       0.319     1.021    fi0/fifo_1/ram1/mem_reg_0_31_0_5/ADDRD1
                         RAMD32                                       r  fi0/fifo_1/ram1/mem_reg_0_31_0_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, unplaced)       0.267     0.781    fi0/fifo_1/ram1/mem_reg_0_31_0_5/WCLK
                                                                      r  fi0/fifo_1/ram1/mem_reg_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.183     0.598    
                         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.258     0.856    fi0/fifo_1/ram1/mem_reg_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.856    
                         arrival time                           1.021    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 fi0/fifo_1/wp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fi0/fifo_1/ram1/mem_reg_0_31_0_5/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.118ns (27.030%)  route 0.319ns (72.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, unplaced)       0.253     0.585    fi0/fifo_1/CLK_IBUF_BUFG
                                                                      r  fi0/fifo_1/wp_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  fi0/fifo_1/wp_reg[1]/Q
                         net (fo=215, unplaced)       0.319     1.021    fi0/fifo_1/ram1/mem_reg_0_31_0_5/ADDRD1
                         RAMD32                                       r  fi0/fifo_1/ram1/mem_reg_0_31_0_5/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, unplaced)       0.267     0.781    fi0/fifo_1/ram1/mem_reg_0_31_0_5/WCLK
                                                                      r  fi0/fifo_1/ram1/mem_reg_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.183     0.598    
                         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.258     0.856    fi0/fifo_1/ram1/mem_reg_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.856    
                         arrival time                           1.021    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 fi0/fifo_1/wp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fi0/fifo_1/ram1/mem_reg_0_31_0_5/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.118ns (27.030%)  route 0.319ns (72.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, unplaced)       0.253     0.585    fi0/fifo_1/CLK_IBUF_BUFG
                                                                      r  fi0/fifo_1/wp_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  fi0/fifo_1/wp_reg[1]/Q
                         net (fo=215, unplaced)       0.319     1.021    fi0/fifo_1/ram1/mem_reg_0_31_0_5/ADDRD1
                         RAMS32                                       r  fi0/fifo_1/ram1/mem_reg_0_31_0_5/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, unplaced)       0.267     0.781    fi0/fifo_1/ram1/mem_reg_0_31_0_5/WCLK
                                                                      r  fi0/fifo_1/ram1/mem_reg_0_31_0_5/RAMD/CLK
                         clock pessimism             -0.183     0.598    
                         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.258     0.856    fi0/fifo_1/ram1/mem_reg_0_31_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.856    
                         arrival time                           1.021    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 fi0/fifo_1/wp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fi0/fifo_1/ram1/mem_reg_0_31_0_5/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.118ns (27.030%)  route 0.319ns (72.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, unplaced)       0.253     0.585    fi0/fifo_1/CLK_IBUF_BUFG
                                                                      r  fi0/fifo_1/wp_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  fi0/fifo_1/wp_reg[1]/Q
                         net (fo=215, unplaced)       0.319     1.021    fi0/fifo_1/ram1/mem_reg_0_31_0_5/ADDRD1
                         RAMS32                                       r  fi0/fifo_1/ram1/mem_reg_0_31_0_5/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, unplaced)       0.267     0.781    fi0/fifo_1/ram1/mem_reg_0_31_0_5/WCLK
                                                                      r  fi0/fifo_1/ram1/mem_reg_0_31_0_5/RAMD_D1/CLK
                         clock pessimism             -0.183     0.598    
                         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.258     0.856    fi0/fifo_1/ram1/mem_reg_0_31_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.856    
                         arrival time                           1.021    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 fi0/fifo_1/wp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fi0/fifo_1/ram1/mem_reg_0_31_102_107/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.118ns (27.030%)  route 0.319ns (72.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, unplaced)       0.253     0.585    fi0/fifo_1/CLK_IBUF_BUFG
                                                                      r  fi0/fifo_1/wp_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  fi0/fifo_1/wp_reg[1]/Q
                         net (fo=215, unplaced)       0.319     1.021    fi0/fifo_1/ram1/mem_reg_0_31_102_107/ADDRD1
                         RAMD32                                       r  fi0/fifo_1/ram1/mem_reg_0_31_102_107/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, unplaced)       0.267     0.781    fi0/fifo_1/ram1/mem_reg_0_31_102_107/WCLK
                                                                      r  fi0/fifo_1/ram1/mem_reg_0_31_102_107/RAMA/CLK
                         clock pessimism             -0.183     0.598    
                         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.258     0.856    fi0/fifo_1/ram1/mem_reg_0_31_102_107/RAMA
  -------------------------------------------------------------------
                         required time                         -0.856    
                         arrival time                           1.021    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 fi0/fifo_1/wp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fi0/fifo_1/ram1/mem_reg_0_31_102_107/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.118ns (27.030%)  route 0.319ns (72.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.052     0.052 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.305    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.331 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, unplaced)       0.253     0.585    fi0/fifo_1/CLK_IBUF_BUFG
                                                                      r  fi0/fifo_1/wp_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.118     0.703 r  fi0/fifo_1/wp_reg[1]/Q
                         net (fo=215, unplaced)       0.319     1.021    fi0/fifo_1/ram1/mem_reg_0_31_102_107/ADDRD1
                         RAMD32                                       r  fi0/fifo_1/ram1/mem_reg_0_31_102_107/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.217     0.217 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.484    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.030     0.514 r  CLK_IBUF_BUFG_inst/O
                         net (fo=387, unplaced)       0.267     0.781    fi0/fifo_1/ram1/mem_reg_0_31_102_107/WCLK
                                                                      r  fi0/fifo_1/ram1/mem_reg_0_31_102_107/RAMA_D1/CLK
                         clock pessimism             -0.183     0.598    
                         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.258     0.856    fi0/fifo_1/ram1/mem_reg_0_31_102_107/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.856    
                         arrival time                           1.021    
  -------------------------------------------------------------------
                         slack                                  0.165    




