<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="p3.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="ALU.vf"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="ipcore_dir/RAM_B.vho" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="socmf.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="socmf.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="socmf.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="socmf.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="socmf.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="socmf.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="socmf.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="socmf.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="socmf.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="socmf.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="socmf.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="socmf.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="socmf.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="socmf.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="socmf.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="socmf.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="socmf.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="socmf.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="socmf.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="socmf.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="socmf.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="socmf.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="socmf.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="socmf_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="socmf_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="socmf_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="socmf_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="socmf_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="socmf_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="socmf_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="socmf_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="socmf_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="socmf_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="socmf_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="socmf_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="socmf_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="socmf_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="socmf_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1441202341" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1441202341">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1441178660" xil_pn:in_ck="87022292846" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="1949066895926253293" xil_pn:start_ts="1441178658">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vf"/>
    </transform>
    <transform xil_pn:end_ts="1441287199" xil_pn:in_ck="-2864435316022474004" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="7512141847003067708" xil_pn:start_ts="1441287199">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/RAM_B.ngc"/>
      <outfile xil_pn:name="ipcore_dir/RAM_B.v"/>
      <outfile xil_pn:name="ipcore_dir/char_ram.ngc"/>
      <outfile xil_pn:name="ipcore_dir/char_ram.v"/>
    </transform>
    <transform xil_pn:end_ts="1441178661" xil_pn:in_ck="-4518326498899385526" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1441178660">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1441178661" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="7289283681993271343" xil_pn:start_ts="1441178661">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1441178661" xil_pn:in_ck="-4518326498899385526" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1441178661">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1441178661" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-153030149395898746" xil_pn:start_ts="1441178661">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1441287225" xil_pn:in_ck="-8734209133479401057" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-8966374437252326261" xil_pn:start_ts="1441287199">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="socmf.lso"/>
      <outfile xil_pn:name="socmf.ngc"/>
      <outfile xil_pn:name="socmf.ngr"/>
      <outfile xil_pn:name="socmf.prj"/>
      <outfile xil_pn:name="socmf.stx"/>
      <outfile xil_pn:name="socmf.syr"/>
      <outfile xil_pn:name="socmf.xst"/>
      <outfile xil_pn:name="socmf_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1441178687" xil_pn:in_ck="-5481817853030847" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4066557905393224794" xil_pn:start_ts="1441178687">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1441287232" xil_pn:in_ck="2143595480419052308" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-5753010005008763267" xil_pn:start_ts="1441287225">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="socmf.bld"/>
      <outfile xil_pn:name="socmf.ngd"/>
      <outfile xil_pn:name="socmf_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1441287256" xil_pn:in_ck="-773169573745729024" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1463976855095865663" xil_pn:start_ts="1441287232">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="socmf.pcf"/>
      <outfile xil_pn:name="socmf_map.map"/>
      <outfile xil_pn:name="socmf_map.mrp"/>
      <outfile xil_pn:name="socmf_map.ncd"/>
      <outfile xil_pn:name="socmf_map.ngm"/>
      <outfile xil_pn:name="socmf_map.xrpt"/>
      <outfile xil_pn:name="socmf_summary.xml"/>
      <outfile xil_pn:name="socmf_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1441287281" xil_pn:in_ck="-4173136214943813351" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1441287256">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="socmf.ncd"/>
      <outfile xil_pn:name="socmf.pad"/>
      <outfile xil_pn:name="socmf.par"/>
      <outfile xil_pn:name="socmf.ptwx"/>
      <outfile xil_pn:name="socmf.unroutes"/>
      <outfile xil_pn:name="socmf.xpi"/>
      <outfile xil_pn:name="socmf_pad.csv"/>
      <outfile xil_pn:name="socmf_pad.txt"/>
      <outfile xil_pn:name="socmf_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1441287304" xil_pn:in_ck="166599882095131" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="396117104113915555" xil_pn:start_ts="1441287281">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="socmf.bgn"/>
      <outfile xil_pn:name="socmf.bit"/>
      <outfile xil_pn:name="socmf.drc"/>
      <outfile xil_pn:name="socmf.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1441287281" xil_pn:in_ck="-773169573745729156" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1441287276">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="socmf.twr"/>
      <outfile xil_pn:name="socmf.twx"/>
    </transform>
  </transforms>

</generated_project>
