$comment
	File created using the following command:
		vcd file moniflop.msim.vcd -direction
$end
$date
	Tue Dec 22 15:41:08 2020
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module moniflop_vlg_vec_tst $end
$var reg 1 ! A1 $end
$var reg 1 " A2 $end
$var reg 1 # B $end
$var wire 1 $ Q $end
$var wire 1 % Qnot $end

$scope module i1 $end
$var wire 1 & gnd $end
$var wire 1 ' vcc $end
$var wire 1 ( unknown $end
$var tri1 1 ) devclrn $end
$var tri1 1 * devpor $end
$var tri1 1 + devoe $end
$var wire 1 , ans3~regout $end
$var wire 1 - A2~combout $end
$var wire 1 . B~combout $end
$var wire 1 / A1~combout $end
$var wire 1 0 ans1~regout $end
$var wire 1 1 ans2~regout $end
$var wire 1 2 always0~0 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
1%
0&
1'
x(
1)
1*
1+
0,
0-
0.
0/
00
01
02
$end
#60000
1#
1.
10
12
1$
0%
#80000
0#
0.
#140000
1!
1"
1/
1-
#160000
1#
1.
00
02
0$
1%
#190000
0"
0-
1,
12
1$
0%
#400000
0!
0/
11
#420000
1!
1/
#430000
1"
1-
#460000
0!
0/
#550000
0#
0.
#580000
0"
0-
0,
#590000
1"
1-
#600000
1#
1.
10
#660000
0"
0-
1,
#1000000
