
noFree_Oppy.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ce98  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008b8  0800d038  0800d038  0001d038  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d8f0  0800d8f0  000201e0  2**0
                  CONTENTS
  4 .ARM          00000000  0800d8f0  0800d8f0  000201e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800d8f0  0800d8f0  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d8f0  0800d8f0  0001d8f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d8f4  0800d8f4  0001d8f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800d8f8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000468  200001e0  0800dad8  000201e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000648  0800dad8  00020648  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000774b  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000016db  00000000  00000000  0002795b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006c0  00000000  00000000  00029038  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000005f8  00000000  00000000  000296f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00011164  00000000  00000000  00029cf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008818  00000000  00000000  0003ae54  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00058fe7  00000000  00000000  0004366c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0009c653  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003404  00000000  00000000  0009c6a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e0 	.word	0x200001e0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800d020 	.word	0x0800d020

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e4 	.word	0x200001e4
 80001dc:	0800d020 	.word	0x0800d020

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr

080001f4 <strlen>:
 80001f4:	4603      	mov	r3, r0
 80001f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001fa:	2a00      	cmp	r2, #0
 80001fc:	d1fb      	bne.n	80001f6 <strlen+0x2>
 80001fe:	1a18      	subs	r0, r3, r0
 8000200:	3801      	subs	r0, #1
 8000202:	4770      	bx	lr
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2f>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c20:	bf24      	itt	cs
 8000c22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c2a:	d90d      	bls.n	8000c48 <__aeabi_d2f+0x30>
 8000c2c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c38:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c40:	bf08      	it	eq
 8000c42:	f020 0001 	biceq.w	r0, r0, #1
 8000c46:	4770      	bx	lr
 8000c48:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c4c:	d121      	bne.n	8000c92 <__aeabi_d2f+0x7a>
 8000c4e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c52:	bfbc      	itt	lt
 8000c54:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c58:	4770      	bxlt	lr
 8000c5a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c62:	f1c2 0218 	rsb	r2, r2, #24
 8000c66:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c6e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c72:	bf18      	it	ne
 8000c74:	f040 0001 	orrne.w	r0, r0, #1
 8000c78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c84:	ea40 000c 	orr.w	r0, r0, ip
 8000c88:	fa23 f302 	lsr.w	r3, r3, r2
 8000c8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c90:	e7cc      	b.n	8000c2c <__aeabi_d2f+0x14>
 8000c92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c96:	d107      	bne.n	8000ca8 <__aeabi_d2f+0x90>
 8000c98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c9c:	bf1e      	ittt	ne
 8000c9e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ca2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ca6:	4770      	bxne	lr
 8000ca8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cb0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop

08000cb8 <main>:
// VARIABLES VARIAS DEL ROBOT
#define fixed_dutty 28 // Fixed dutty cycle, velocidad constante
#define fixed_sample_period 16 // Periodo en milisegundos de muestreo de datos de encoder

int main(void)
{
 8000cb8:	b590      	push	{r4, r7, lr}
 8000cba:	b08d      	sub	sp, #52	; 0x34
 8000cbc:	af08      	add	r7, sp, #32

	//Activamos el FPU o la unidad de punto flotante
 	SCB -> CPACR |= (0xF << 20);
 8000cbe:	4b8b      	ldr	r3, [pc, #556]	; (8000eec <main+0x234>)
 8000cc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000cc4:	4a89      	ldr	r2, [pc, #548]	; (8000eec <main+0x234>)
 8000cc6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000cca:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
	RCC_enableMaxFrequencies(RCC_100MHz); // Velocidad maxima del MCU
 8000cce:	2008      	movs	r0, #8
 8000cd0:	f005 f8d8 	bl	8005e84 <RCC_enableMaxFrequencies>
	inSystem (); // Configuracion global de los perifericos
 8000cd4:	f000 f934 	bl	8000f40 <inSystem>

	//Calculamos el setpoint en la que queremos que el robot controle la velocidad de cada motor
	velSetPoint = (0.00169*fixed_dutty + 0.0619);
 8000cd8:	4b85      	ldr	r3, [pc, #532]	; (8000ef0 <main+0x238>)
 8000cda:	4a86      	ldr	r2, [pc, #536]	; (8000ef4 <main+0x23c>)
 8000cdc:	601a      	str	r2, [r3, #0]

	// calibramos el Giroscopio para que tengamos una medida de error controlable
	cal_Gyro = calibracionGyros(&handler_MPUAccel_6050, CALIB_Z); // Calibramos el giroscopio que usaremos
 8000cde:	2102      	movs	r1, #2
 8000ce0:	4885      	ldr	r0, [pc, #532]	; (8000ef8 <main+0x240>)
 8000ce2:	f000 fd5d 	bl	80017a0 <calibracionGyros>
 8000ce6:	ee10 3a10 	vmov	r3, s0
 8000cea:	4618      	mov	r0, r3
 8000cec:	f7ff fc44 	bl	8000578 <__aeabi_f2d>
 8000cf0:	4602      	mov	r2, r0
 8000cf2:	460b      	mov	r3, r1
 8000cf4:	4981      	ldr	r1, [pc, #516]	; (8000efc <main+0x244>)
 8000cf6:	e9c1 2300 	strd	r2, r3, [r1]

	double angleToGo_Relative = 0;
 8000cfa:	f04f 0200 	mov.w	r2, #0
 8000cfe:	f04f 0300 	mov.w	r3, #0
 8000d02:	e9c7 2302 	strd	r2, r3, [r7, #8]
	double angle_start = 0;
 8000d06:	f04f 0200 	mov.w	r2, #0
 8000d0a:	f04f 0300 	mov.w	r3, #0
 8000d0e:	e9c7 2300 	strd	r2, r3, [r7]

    /* Loop forever */
	while(1){

		fillComand();
 8000d12:	f002 f801 	bl	8002d18 <fillComand>

		// En esta parte ya usamos las medidas halladas para mover el robot en linea recta dependiendo de la operacion y el comando deseado
		if (flag_Go_Straigh){
 8000d16:	4b7a      	ldr	r3, [pc, #488]	; (8000f00 <main+0x248>)
 8000d18:	781b      	ldrb	r3, [r3, #0]
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d01d      	beq.n	8000d5a <main+0xa2>

			// Si llegamos a este comando, lo que se quiere es ir en linea recta usando un control PID

			go(handler_Motor_Array,
 8000d1e:	4b77      	ldr	r3, [pc, #476]	; (8000efc <main+0x244>)
 8000d20:	ed93 7b00 	vldr	d7, [r3]
 8000d24:	4b77      	ldr	r3, [pc, #476]	; (8000f04 <main+0x24c>)
 8000d26:	781b      	ldrb	r3, [r3, #0]
 8000d28:	4a77      	ldr	r2, [pc, #476]	; (8000f08 <main+0x250>)
 8000d2a:	8812      	ldrh	r2, [r2, #0]
 8000d2c:	f8ad 2018 	strh.w	r2, [sp, #24]
 8000d30:	4a76      	ldr	r2, [pc, #472]	; (8000f0c <main+0x254>)
 8000d32:	9205      	str	r2, [sp, #20]
 8000d34:	4a76      	ldr	r2, [pc, #472]	; (8000f10 <main+0x258>)
 8000d36:	9204      	str	r2, [sp, #16]
 8000d38:	4a76      	ldr	r2, [pc, #472]	; (8000f14 <main+0x25c>)
 8000d3a:	9203      	str	r2, [sp, #12]
 8000d3c:	4a76      	ldr	r2, [pc, #472]	; (8000f18 <main+0x260>)
 8000d3e:	9202      	str	r2, [sp, #8]
 8000d40:	9301      	str	r3, [sp, #4]
 8000d42:	4b76      	ldr	r3, [pc, #472]	; (8000f1c <main+0x264>)
 8000d44:	9300      	str	r3, [sp, #0]
 8000d46:	eeb0 0a47 	vmov.f32	s0, s14
 8000d4a:	eef0 0a67 	vmov.f32	s1, s15
 8000d4e:	4b74      	ldr	r3, [pc, #464]	; (8000f20 <main+0x268>)
 8000d50:	4a74      	ldr	r2, [pc, #464]	; (8000f24 <main+0x26c>)
 8000d52:	4969      	ldr	r1, [pc, #420]	; (8000ef8 <main+0x240>)
 8000d54:	4874      	ldr	r0, [pc, #464]	; (8000f28 <main+0x270>)
 8000d56:	f001 ff07 	bl	8002b68 <go>
			   &flag_control,
			   data,
			   Mode_dir);
		}

		if (flag_GoTo_Straigh){
 8000d5a:	4b74      	ldr	r3, [pc, #464]	; (8000f2c <main+0x274>)
 8000d5c:	781b      	ldrb	r3, [r3, #0]
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d02c      	beq.n	8000dbc <main+0x104>

			// SI llegamos a este comando, lo que se quiere es ir en linea recta a cierta distancia usando un control PID
			Done = goTo(handler_Motor_Array,
 8000d62:	4b66      	ldr	r3, [pc, #408]	; (8000efc <main+0x244>)
 8000d64:	ed93 7b00 	vldr	d7, [r3]
 8000d68:	4b66      	ldr	r3, [pc, #408]	; (8000f04 <main+0x24c>)
 8000d6a:	781b      	ldrb	r3, [r3, #0]
					    Mode,
					    &flag_angulo,
					    &flag_measurements,
					    &flag_control,
					    data,
					    parameters_Path_Robot.line_Distance,
 8000d6c:	4a6c      	ldr	r2, [pc, #432]	; (8000f20 <main+0x268>)
 8000d6e:	6c12      	ldr	r2, [r2, #64]	; 0x40
			Done = goTo(handler_Motor_Array,
 8000d70:	4611      	mov	r1, r2
 8000d72:	4a65      	ldr	r2, [pc, #404]	; (8000f08 <main+0x250>)
 8000d74:	8812      	ldrh	r2, [r2, #0]
 8000d76:	f8ad 201c 	strh.w	r2, [sp, #28]
 8000d7a:	9106      	str	r1, [sp, #24]
 8000d7c:	4a63      	ldr	r2, [pc, #396]	; (8000f0c <main+0x254>)
 8000d7e:	9205      	str	r2, [sp, #20]
 8000d80:	4a63      	ldr	r2, [pc, #396]	; (8000f10 <main+0x258>)
 8000d82:	9204      	str	r2, [sp, #16]
 8000d84:	4a63      	ldr	r2, [pc, #396]	; (8000f14 <main+0x25c>)
 8000d86:	9203      	str	r2, [sp, #12]
 8000d88:	4a63      	ldr	r2, [pc, #396]	; (8000f18 <main+0x260>)
 8000d8a:	9202      	str	r2, [sp, #8]
 8000d8c:	9301      	str	r3, [sp, #4]
 8000d8e:	4b63      	ldr	r3, [pc, #396]	; (8000f1c <main+0x264>)
 8000d90:	9300      	str	r3, [sp, #0]
 8000d92:	eeb0 0a47 	vmov.f32	s0, s14
 8000d96:	eef0 0a67 	vmov.f32	s1, s15
 8000d9a:	4b61      	ldr	r3, [pc, #388]	; (8000f20 <main+0x268>)
 8000d9c:	4a61      	ldr	r2, [pc, #388]	; (8000f24 <main+0x26c>)
 8000d9e:	4956      	ldr	r1, [pc, #344]	; (8000ef8 <main+0x240>)
 8000da0:	4861      	ldr	r0, [pc, #388]	; (8000f28 <main+0x270>)
 8000da2:	f001 fcc3 	bl	800272c <goTo>
 8000da6:	4603      	mov	r3, r0
 8000da8:	b2da      	uxtb	r2, r3
 8000daa:	4b61      	ldr	r3, [pc, #388]	; (8000f30 <main+0x278>)
 8000dac:	701a      	strb	r2, [r3, #0]
					    Mode_dir);

			if (Done){parseCommands("stop");}
 8000dae:	4b60      	ldr	r3, [pc, #384]	; (8000f30 <main+0x278>)
 8000db0:	781b      	ldrb	r3, [r3, #0]
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d002      	beq.n	8000dbc <main+0x104>
 8000db6:	485f      	ldr	r0, [pc, #380]	; (8000f34 <main+0x27c>)
 8000db8:	f000 fb14 	bl	80013e4 <parseCommands>

		}

		if (flag_Roll){
 8000dbc:	4b5e      	ldr	r3, [pc, #376]	; (8000f38 <main+0x280>)
 8000dbe:	781b      	ldrb	r3, [r3, #0]
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d01b      	beq.n	8000dfc <main+0x144>

			// Si llegamos a este comando lo que se quiere es girar indefinidamente en cierta direccion (CW o CCW)

			// Cambiamos los parametros
			roll(handler_Motor_Array,
 8000dc4:	4b4d      	ldr	r3, [pc, #308]	; (8000efc <main+0x244>)
 8000dc6:	ed93 7b00 	vldr	d7, [r3]
 8000dca:	4b4e      	ldr	r3, [pc, #312]	; (8000f04 <main+0x24c>)
 8000dcc:	781b      	ldrb	r3, [r3, #0]
 8000dce:	4a4e      	ldr	r2, [pc, #312]	; (8000f08 <main+0x250>)
 8000dd0:	8812      	ldrh	r2, [r2, #0]
 8000dd2:	f8ad 2014 	strh.w	r2, [sp, #20]
 8000dd6:	4a4d      	ldr	r2, [pc, #308]	; (8000f0c <main+0x254>)
 8000dd8:	9204      	str	r2, [sp, #16]
 8000dda:	4a4d      	ldr	r2, [pc, #308]	; (8000f10 <main+0x258>)
 8000ddc:	9203      	str	r2, [sp, #12]
 8000dde:	4a4d      	ldr	r2, [pc, #308]	; (8000f14 <main+0x25c>)
 8000de0:	9202      	str	r2, [sp, #8]
 8000de2:	4a4d      	ldr	r2, [pc, #308]	; (8000f18 <main+0x260>)
 8000de4:	9201      	str	r2, [sp, #4]
 8000de6:	9300      	str	r3, [sp, #0]
 8000de8:	eeb0 0a47 	vmov.f32	s0, s14
 8000dec:	eef0 0a67 	vmov.f32	s1, s15
 8000df0:	4b4b      	ldr	r3, [pc, #300]	; (8000f20 <main+0x268>)
 8000df2:	4a4c      	ldr	r2, [pc, #304]	; (8000f24 <main+0x26c>)
 8000df4:	4940      	ldr	r1, [pc, #256]	; (8000ef8 <main+0x240>)
 8000df6:	484c      	ldr	r0, [pc, #304]	; (8000f28 <main+0x270>)
 8000df8:	f001 ff62 	bl	8002cc0 <roll>
				data,
				Mode_dir);

		}

		if (flag_RollTo){
 8000dfc:	4b4f      	ldr	r3, [pc, #316]	; (8000f3c <main+0x284>)
 8000dfe:	781b      	ldrb	r3, [r3, #0]
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d086      	beq.n	8000d12 <main+0x5a>

			// Si llegamos a este comando lo que se quiere es girar un cierto ángulo el robot
			Done = RESET; // Reseteamos la bandera
 8000e04:	4b4a      	ldr	r3, [pc, #296]	; (8000f30 <main+0x278>)
 8000e06:	2200      	movs	r2, #0
 8000e08:	701a      	strb	r2, [r3, #0]
			angle_start = parameters_Pos_Robot.grad_global;
 8000e0a:	4b46      	ldr	r3, [pc, #280]	; (8000f24 <main+0x26c>)
 8000e0c:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8000e10:	e9c7 2300 	strd	r2, r3, [r7]

			while (!Done){
 8000e14:	e055      	b.n	8000ec2 <main+0x20a>

				// comparamos el ángulo a rotar con el angulo actual, partiendo desde el angulo en el que se estaba
				angleToGo_Relative = abs(parameters_Pos_Robot.grad_global - angle_start);
 8000e16:	4b43      	ldr	r3, [pc, #268]	; (8000f24 <main+0x26c>)
 8000e18:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8000e1c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000e20:	f7ff fa4a 	bl	80002b8 <__aeabi_dsub>
 8000e24:	4602      	mov	r2, r0
 8000e26:	460b      	mov	r3, r1
 8000e28:	4610      	mov	r0, r2
 8000e2a:	4619      	mov	r1, r3
 8000e2c:	f7ff feac 	bl	8000b88 <__aeabi_d2iz>
 8000e30:	4603      	mov	r3, r0
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	bfb8      	it	lt
 8000e36:	425b      	neglt	r3, r3
 8000e38:	4618      	mov	r0, r3
 8000e3a:	f7ff fb8b 	bl	8000554 <__aeabi_i2d>
 8000e3e:	4602      	mov	r2, r0
 8000e40:	460b      	mov	r3, r1
 8000e42:	e9c7 2302 	strd	r2, r3, [r7, #8]
				// tomamos el angulo global y se lo restamos con el angulo con el que se empezo a rotar

				// Cambiamos los parametros
				roll(handler_Motor_Array,
 8000e46:	4b2d      	ldr	r3, [pc, #180]	; (8000efc <main+0x244>)
 8000e48:	ed93 7b00 	vldr	d7, [r3]
 8000e4c:	4b2d      	ldr	r3, [pc, #180]	; (8000f04 <main+0x24c>)
 8000e4e:	781b      	ldrb	r3, [r3, #0]
 8000e50:	4a2d      	ldr	r2, [pc, #180]	; (8000f08 <main+0x250>)
 8000e52:	8812      	ldrh	r2, [r2, #0]
 8000e54:	f8ad 2014 	strh.w	r2, [sp, #20]
 8000e58:	4a2c      	ldr	r2, [pc, #176]	; (8000f0c <main+0x254>)
 8000e5a:	9204      	str	r2, [sp, #16]
 8000e5c:	4a2c      	ldr	r2, [pc, #176]	; (8000f10 <main+0x258>)
 8000e5e:	9203      	str	r2, [sp, #12]
 8000e60:	4a2c      	ldr	r2, [pc, #176]	; (8000f14 <main+0x25c>)
 8000e62:	9202      	str	r2, [sp, #8]
 8000e64:	4a2c      	ldr	r2, [pc, #176]	; (8000f18 <main+0x260>)
 8000e66:	9201      	str	r2, [sp, #4]
 8000e68:	9300      	str	r3, [sp, #0]
 8000e6a:	eeb0 0a47 	vmov.f32	s0, s14
 8000e6e:	eef0 0a67 	vmov.f32	s1, s15
 8000e72:	4b2b      	ldr	r3, [pc, #172]	; (8000f20 <main+0x268>)
 8000e74:	4a2b      	ldr	r2, [pc, #172]	; (8000f24 <main+0x26c>)
 8000e76:	4920      	ldr	r1, [pc, #128]	; (8000ef8 <main+0x240>)
 8000e78:	482b      	ldr	r0, [pc, #172]	; (8000f28 <main+0x270>)
 8000e7a:	f001 ff21 	bl	8002cc0 <roll>
					data,
				    Mode_dir);


				// Analizamos si ya se llego al angulo deseado
				if (!(angleToGo_Relative < parameters_Path_Robot.angle) ){Done = !Done;}
 8000e7e:	4b28      	ldr	r3, [pc, #160]	; (8000f20 <main+0x268>)
 8000e80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e82:	4618      	mov	r0, r3
 8000e84:	f7ff fb66 	bl	8000554 <__aeabi_i2d>
 8000e88:	4602      	mov	r2, r0
 8000e8a:	460b      	mov	r3, r1
 8000e8c:	2101      	movs	r1, #1
 8000e8e:	460c      	mov	r4, r1
 8000e90:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000e94:	f7ff fe3a 	bl	8000b0c <__aeabi_dcmplt>
 8000e98:	4603      	mov	r3, r0
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d101      	bne.n	8000ea2 <main+0x1ea>
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	461c      	mov	r4, r3
 8000ea2:	b2e3      	uxtb	r3, r4
 8000ea4:	f083 0301 	eor.w	r3, r3, #1
 8000ea8:	b2db      	uxtb	r3, r3
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d009      	beq.n	8000ec2 <main+0x20a>
 8000eae:	4b20      	ldr	r3, [pc, #128]	; (8000f30 <main+0x278>)
 8000eb0:	781b      	ldrb	r3, [r3, #0]
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	bf0c      	ite	eq
 8000eb6:	2301      	moveq	r3, #1
 8000eb8:	2300      	movne	r3, #0
 8000eba:	b2db      	uxtb	r3, r3
 8000ebc:	461a      	mov	r2, r3
 8000ebe:	4b1c      	ldr	r3, [pc, #112]	; (8000f30 <main+0x278>)
 8000ec0:	701a      	strb	r2, [r3, #0]
			while (!Done){
 8000ec2:	4b1b      	ldr	r3, [pc, #108]	; (8000f30 <main+0x278>)
 8000ec4:	781b      	ldrb	r3, [r3, #0]
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d0a5      	beq.n	8000e16 <main+0x15e>
			}

			// Paramos el robot
			if (Done){parseCommands("stop");}
 8000eca:	4b19      	ldr	r3, [pc, #100]	; (8000f30 <main+0x278>)
 8000ecc:	781b      	ldrb	r3, [r3, #0]
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d002      	beq.n	8000ed8 <main+0x220>
 8000ed2:	4818      	ldr	r0, [pc, #96]	; (8000f34 <main+0x27c>)
 8000ed4:	f000 fa86 	bl	80013e4 <parseCommands>
			angleToGo_Relative = 0; // Reseteamos
 8000ed8:	f04f 0200 	mov.w	r2, #0
 8000edc:	f04f 0300 	mov.w	r3, #0
 8000ee0:	e9c7 2302 	strd	r2, r3, [r7, #8]
			Done = RESET; // Reseteamos la bandera
 8000ee4:	4b12      	ldr	r3, [pc, #72]	; (8000f30 <main+0x278>)
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	701a      	strb	r2, [r3, #0]
		fillComand();
 8000eea:	e712      	b.n	8000d12 <main+0x5a>
 8000eec:	e000ed00 	.word	0xe000ed00
 8000ef0:	20000610 	.word	0x20000610
 8000ef4:	3ddfaebc 	.word	0x3ddfaebc
 8000ef8:	200003b4 	.word	0x200003b4
 8000efc:	20000600 	.word	0x20000600
 8000f00:	20000519 	.word	0x20000519
 8000f04:	20000516 	.word	0x20000516
 8000f08:	20000514 	.word	0x20000514
 8000f0c:	20000494 	.word	0x20000494
 8000f10:	2000051b 	.word	0x2000051b
 8000f14:	20000518 	.word	0x20000518
 8000f18:	20000517 	.word	0x20000517
 8000f1c:	20000528 	.word	0x20000528
 8000f20:	20000548 	.word	0x20000548
 8000f24:	200005b0 	.word	0x200005b0
 8000f28:	200003c4 	.word	0x200003c4
 8000f2c:	2000051a 	.word	0x2000051a
 8000f30:	2000051e 	.word	0x2000051e
 8000f34:	0800d038 	.word	0x0800d038
 8000f38:	2000051c 	.word	0x2000051c
 8000f3c:	2000051d 	.word	0x2000051d

08000f40 <inSystem>:
}




void inSystem (void){
 8000f40:	b580      	push	{r7, lr}
 8000f42:	af00      	add	r7, sp, #0
//	handlerMCO2Show.GPIO_PinConfig.GPIO_PinMode        = GPIO_MODE_ALTFN;
//	GPIO_Config(&handlerMCO2Show);

	//BLINKY LED

	handlerPinA5.pGPIOx = GPIOA;
 8000f44:	4baf      	ldr	r3, [pc, #700]	; (8001204 <inSystem+0x2c4>)
 8000f46:	4ab0      	ldr	r2, [pc, #704]	; (8001208 <inSystem+0x2c8>)
 8000f48:	601a      	str	r2, [r3, #0]
	handlerPinA5.GPIO_PinConfig.GPIO_PinAltFunMode = AF0;
 8000f4a:	4bae      	ldr	r3, [pc, #696]	; (8001204 <inSystem+0x2c4>)
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	725a      	strb	r2, [r3, #9]
	handlerPinA5.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_OUT;
 8000f50:	4bac      	ldr	r3, [pc, #688]	; (8001204 <inSystem+0x2c4>)
 8000f52:	2201      	movs	r2, #1
 8000f54:	715a      	strb	r2, [r3, #5]
	handlerPinA5.GPIO_PinConfig.GPIO_PinOPType = GPIO_OTYPE_PUSHPULL;
 8000f56:	4bab      	ldr	r3, [pc, #684]	; (8001204 <inSystem+0x2c4>)
 8000f58:	2200      	movs	r2, #0
 8000f5a:	721a      	strb	r2, [r3, #8]
	handlerPinA5.GPIO_PinConfig.GPIO_PinNumber = PIN_5;
 8000f5c:	4ba9      	ldr	r3, [pc, #676]	; (8001204 <inSystem+0x2c4>)
 8000f5e:	2205      	movs	r2, #5
 8000f60:	711a      	strb	r2, [r3, #4]
	handlerPinA5.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PUPDR_NOTHING;
 8000f62:	4ba8      	ldr	r3, [pc, #672]	; (8001204 <inSystem+0x2c4>)
 8000f64:	2200      	movs	r2, #0
 8000f66:	71da      	strb	r2, [r3, #7]
	handlerPinA5.GPIO_PinConfig.GPIO_PinSpeed = GPIO_OSPEEDR_FAST;
 8000f68:	4ba6      	ldr	r3, [pc, #664]	; (8001204 <inSystem+0x2c4>)
 8000f6a:	2202      	movs	r2, #2
 8000f6c:	719a      	strb	r2, [r3, #6]
	GPIO_Config(&handlerPinA5);
 8000f6e:	48a5      	ldr	r0, [pc, #660]	; (8001204 <inSystem+0x2c4>)
 8000f70:	f003 fcac 	bl	80048cc <GPIO_Config>
	GPIO_WritePin(&handlerPinA5, SET);
 8000f74:	2101      	movs	r1, #1
 8000f76:	48a3      	ldr	r0, [pc, #652]	; (8001204 <inSystem+0x2c4>)
 8000f78:	f003 fdd2 	bl	8004b20 <GPIO_WritePin>

	handlerTimerBlinky.ptrTIMx                           = TIM3;
 8000f7c:	4ba3      	ldr	r3, [pc, #652]	; (800120c <inSystem+0x2cc>)
 8000f7e:	4aa4      	ldr	r2, [pc, #656]	; (8001210 <inSystem+0x2d0>)
 8000f80:	601a      	str	r2, [r3, #0]
	handlerTimerBlinky.TIMx_Config.TIMx_interruptEnable  = BTIMER_ENABLE_INTERRUPT;
 8000f82:	4ba2      	ldr	r3, [pc, #648]	; (800120c <inSystem+0x2cc>)
 8000f84:	2201      	movs	r2, #1
 8000f86:	741a      	strb	r2, [r3, #16]
	handlerTimerBlinky.TIMx_Config.TIMx_mode             = BTIMER_MODE_UP;
 8000f88:	4ba0      	ldr	r3, [pc, #640]	; (800120c <inSystem+0x2cc>)
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	711a      	strb	r2, [r3, #4]
	handlerTimerBlinky.TIMx_Config.TIMx_speed            = BTIMER_SPEED_100MHz_100us;
 8000f8e:	4b9f      	ldr	r3, [pc, #636]	; (800120c <inSystem+0x2cc>)
 8000f90:	f242 7210 	movw	r2, #10000	; 0x2710
 8000f94:	609a      	str	r2, [r3, #8]
	handlerTimerBlinky.TIMx_Config.TIMx_period           = 500;
 8000f96:	4b9d      	ldr	r3, [pc, #628]	; (800120c <inSystem+0x2cc>)
 8000f98:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000f9c:	60da      	str	r2, [r3, #12]
	BasicTimer_Config(&handlerTimerBlinky);
 8000f9e:	489b      	ldr	r0, [pc, #620]	; (800120c <inSystem+0x2cc>)
 8000fa0:	f002 f828 	bl	8002ff4 <BasicTimer_Config>
	startTimer(&handlerTimerBlinky);
 8000fa4:	4899      	ldr	r0, [pc, #612]	; (800120c <inSystem+0x2cc>)
 8000fa6:	f002 fc21 	bl	80037ec <startTimer>


	// DEFINICION DEL TIM4 PARA DELAY
	inTIM4();
 8000faa:	f002 f807 	bl	8002fbc <inTIM4>


	//////////////////////////// INICIALIZAMOS EL ROBOT//////////////////////
	int_Config_Motor(handler_Motor_Array, &parameters_Pos_Robot, &parameters_Path_Robot, &parameter_PID_distace);
 8000fae:	4b99      	ldr	r3, [pc, #612]	; (8001214 <inSystem+0x2d4>)
 8000fb0:	4a99      	ldr	r2, [pc, #612]	; (8001218 <inSystem+0x2d8>)
 8000fb2:	499a      	ldr	r1, [pc, #616]	; (800121c <inSystem+0x2dc>)
 8000fb4:	489a      	ldr	r0, [pc, #616]	; (8001220 <inSystem+0x2e0>)
 8000fb6:	f001 fa91 	bl	80024dc <int_Config_Motor>
	//////////////////////////////////////////////////// Velocidad de motores //////////////////////////////////////////////


	//PWM
	// PWM motor 1
	handlerPinPwm_1.pGPIOx                             = GPIOA;
 8000fba:	4b9a      	ldr	r3, [pc, #616]	; (8001224 <inSystem+0x2e4>)
 8000fbc:	4a92      	ldr	r2, [pc, #584]	; (8001208 <inSystem+0x2c8>)
 8000fbe:	601a      	str	r2, [r3, #0]
	handlerPinPwm_1.GPIO_PinConfig.GPIO_PinAltFunMode  = AF2;
 8000fc0:	4b98      	ldr	r3, [pc, #608]	; (8001224 <inSystem+0x2e4>)
 8000fc2:	2202      	movs	r2, #2
 8000fc4:	725a      	strb	r2, [r3, #9]
	handlerPinPwm_1.GPIO_PinConfig.GPIO_PinMode        = GPIO_MODE_ALTFN;
 8000fc6:	4b97      	ldr	r3, [pc, #604]	; (8001224 <inSystem+0x2e4>)
 8000fc8:	2202      	movs	r2, #2
 8000fca:	715a      	strb	r2, [r3, #5]
	handlerPinPwm_1.GPIO_PinConfig.GPIO_PinOPType      = GPIO_OTYPE_PUSHPULL;
 8000fcc:	4b95      	ldr	r3, [pc, #596]	; (8001224 <inSystem+0x2e4>)
 8000fce:	2200      	movs	r2, #0
 8000fd0:	721a      	strb	r2, [r3, #8]
	handlerPinPwm_1.GPIO_PinConfig.GPIO_PinNumber      = PIN_0;
 8000fd2:	4b94      	ldr	r3, [pc, #592]	; (8001224 <inSystem+0x2e4>)
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	711a      	strb	r2, [r3, #4]
	handlerPinPwm_1.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PUPDR_NOTHING;
 8000fd8:	4b92      	ldr	r3, [pc, #584]	; (8001224 <inSystem+0x2e4>)
 8000fda:	2200      	movs	r2, #0
 8000fdc:	71da      	strb	r2, [r3, #7]
	handlerPinPwm_1.GPIO_PinConfig.GPIO_PinSpeed       = GPIO_OSPEEDR_FAST;
 8000fde:	4b91      	ldr	r3, [pc, #580]	; (8001224 <inSystem+0x2e4>)
 8000fe0:	2202      	movs	r2, #2
 8000fe2:	719a      	strb	r2, [r3, #6]
	GPIO_Config(&handlerPinPwm_1);
 8000fe4:	488f      	ldr	r0, [pc, #572]	; (8001224 <inSystem+0x2e4>)
 8000fe6:	f003 fc71 	bl	80048cc <GPIO_Config>

	handlerPWM_1.ptrTIMx            = TIM5;
 8000fea:	4b8f      	ldr	r3, [pc, #572]	; (8001228 <inSystem+0x2e8>)
 8000fec:	4a8f      	ldr	r2, [pc, #572]	; (800122c <inSystem+0x2ec>)
 8000fee:	601a      	str	r2, [r3, #0]
	handlerPWM_1.config.channel     = PWM_CHANNEL_1;
 8000ff0:	4b8d      	ldr	r3, [pc, #564]	; (8001228 <inSystem+0x2e8>)
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	711a      	strb	r2, [r3, #4]
	handlerPWM_1.config.duttyCicle  = fixed_dutty;
 8000ff6:	4b8c      	ldr	r3, [pc, #560]	; (8001228 <inSystem+0x2e8>)
 8000ff8:	4a8d      	ldr	r2, [pc, #564]	; (8001230 <inSystem+0x2f0>)
 8000ffa:	611a      	str	r2, [r3, #16]
//	counter = fixed_dutty;
	handlerPWM_1.config.periodo     = 33; // se maneja 25 hz por testeo
 8000ffc:	4b8a      	ldr	r3, [pc, #552]	; (8001228 <inSystem+0x2e8>)
 8000ffe:	2221      	movs	r2, #33	; 0x21
 8001000:	819a      	strh	r2, [r3, #12]
	handlerPWM_1.config.prescaler   = PWM_SPEED_100MHz_1us;
 8001002:	4b89      	ldr	r3, [pc, #548]	; (8001228 <inSystem+0x2e8>)
 8001004:	2264      	movs	r2, #100	; 0x64
 8001006:	609a      	str	r2, [r3, #8]
	handlerPWM_1.config.polarity    = PWM_ENABLE_POLARITY;
 8001008:	4b87      	ldr	r3, [pc, #540]	; (8001228 <inSystem+0x2e8>)
 800100a:	2201      	movs	r2, #1
 800100c:	751a      	strb	r2, [r3, #20]
	handlerPWM_1.config.optocoupler = PWM_ENABLE_OPTOCOUPLER;
 800100e:	4b86      	ldr	r3, [pc, #536]	; (8001228 <inSystem+0x2e8>)
 8001010:	2201      	movs	r2, #1
 8001012:	755a      	strb	r2, [r3, #21]
	pwm_Config(&handlerPWM_1);
 8001014:	4884      	ldr	r0, [pc, #528]	; (8001228 <inSystem+0x2e8>)
 8001016:	f004 fa61 	bl	80054dc <pwm_Config>
	startPwmSignal(&handlerPWM_1);
 800101a:	4883      	ldr	r0, [pc, #524]	; (8001228 <inSystem+0x2e8>)
 800101c:	f004 fb48 	bl	80056b0 <startPwmSignal>

	//PWM motor 2
	handlerPinPwm_2.pGPIOx                             = GPIOA;
 8001020:	4b84      	ldr	r3, [pc, #528]	; (8001234 <inSystem+0x2f4>)
 8001022:	4a79      	ldr	r2, [pc, #484]	; (8001208 <inSystem+0x2c8>)
 8001024:	601a      	str	r2, [r3, #0]
	handlerPinPwm_2.GPIO_PinConfig.GPIO_PinAltFunMode  = AF2;
 8001026:	4b83      	ldr	r3, [pc, #524]	; (8001234 <inSystem+0x2f4>)
 8001028:	2202      	movs	r2, #2
 800102a:	725a      	strb	r2, [r3, #9]
	handlerPinPwm_2.GPIO_PinConfig.GPIO_PinMode        = GPIO_MODE_ALTFN;
 800102c:	4b81      	ldr	r3, [pc, #516]	; (8001234 <inSystem+0x2f4>)
 800102e:	2202      	movs	r2, #2
 8001030:	715a      	strb	r2, [r3, #5]
	handlerPinPwm_2.GPIO_PinConfig.GPIO_PinOPType      = GPIO_OTYPE_PUSHPULL;
 8001032:	4b80      	ldr	r3, [pc, #512]	; (8001234 <inSystem+0x2f4>)
 8001034:	2200      	movs	r2, #0
 8001036:	721a      	strb	r2, [r3, #8]
	handlerPinPwm_2.GPIO_PinConfig.GPIO_PinNumber      = PIN_1;
 8001038:	4b7e      	ldr	r3, [pc, #504]	; (8001234 <inSystem+0x2f4>)
 800103a:	2201      	movs	r2, #1
 800103c:	711a      	strb	r2, [r3, #4]
	handlerPinPwm_2.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PUPDR_NOTHING;
 800103e:	4b7d      	ldr	r3, [pc, #500]	; (8001234 <inSystem+0x2f4>)
 8001040:	2200      	movs	r2, #0
 8001042:	71da      	strb	r2, [r3, #7]
	handlerPinPwm_2.GPIO_PinConfig.GPIO_PinSpeed       = GPIO_OSPEEDR_FAST;
 8001044:	4b7b      	ldr	r3, [pc, #492]	; (8001234 <inSystem+0x2f4>)
 8001046:	2202      	movs	r2, #2
 8001048:	719a      	strb	r2, [r3, #6]
	GPIO_Config(&handlerPinPwm_2);
 800104a:	487a      	ldr	r0, [pc, #488]	; (8001234 <inSystem+0x2f4>)
 800104c:	f003 fc3e 	bl	80048cc <GPIO_Config>

	handlerPWM_2.ptrTIMx            = TIM5;
 8001050:	4b79      	ldr	r3, [pc, #484]	; (8001238 <inSystem+0x2f8>)
 8001052:	4a76      	ldr	r2, [pc, #472]	; (800122c <inSystem+0x2ec>)
 8001054:	601a      	str	r2, [r3, #0]
	handlerPWM_2.config.channel     = PWM_CHANNEL_2;
 8001056:	4b78      	ldr	r3, [pc, #480]	; (8001238 <inSystem+0x2f8>)
 8001058:	2201      	movs	r2, #1
 800105a:	711a      	strb	r2, [r3, #4]
	handlerPWM_2.config.duttyCicle  = fixed_dutty;
 800105c:	4b76      	ldr	r3, [pc, #472]	; (8001238 <inSystem+0x2f8>)
 800105e:	4a74      	ldr	r2, [pc, #464]	; (8001230 <inSystem+0x2f0>)
 8001060:	611a      	str	r2, [r3, #16]
	handlerPWM_2.config.periodo     = 33;// se maneja 25 hz por testeo
 8001062:	4b75      	ldr	r3, [pc, #468]	; (8001238 <inSystem+0x2f8>)
 8001064:	2221      	movs	r2, #33	; 0x21
 8001066:	819a      	strh	r2, [r3, #12]
	handlerPWM_2.config.prescaler   = PWM_SPEED_100MHz_1us;
 8001068:	4b73      	ldr	r3, [pc, #460]	; (8001238 <inSystem+0x2f8>)
 800106a:	2264      	movs	r2, #100	; 0x64
 800106c:	609a      	str	r2, [r3, #8]
	handlerPWM_2.config.polarity    = PWM_ENABLE_POLARITY;
 800106e:	4b72      	ldr	r3, [pc, #456]	; (8001238 <inSystem+0x2f8>)
 8001070:	2201      	movs	r2, #1
 8001072:	751a      	strb	r2, [r3, #20]
	handlerPWM_2.config.optocoupler = PWM_ENABLE_OPTOCOUPLER;
 8001074:	4b70      	ldr	r3, [pc, #448]	; (8001238 <inSystem+0x2f8>)
 8001076:	2201      	movs	r2, #1
 8001078:	755a      	strb	r2, [r3, #21]
	pwm_Config(&handlerPWM_2);
 800107a:	486f      	ldr	r0, [pc, #444]	; (8001238 <inSystem+0x2f8>)
 800107c:	f004 fa2e 	bl	80054dc <pwm_Config>
	startPwmSignal(&handlerPWM_2);
 8001080:	486d      	ldr	r0, [pc, #436]	; (8001238 <inSystem+0x2f8>)
 8001082:	f004 fb15 	bl	80056b0 <startPwmSignal>

	////////////////////////////////////// Enable 1 y 2, encendido y apagado de motores //////////////////////////////////////////////



	handlerEn1PinC10.pGPIOx                             = GPIOC;
 8001086:	4b6d      	ldr	r3, [pc, #436]	; (800123c <inSystem+0x2fc>)
 8001088:	4a6d      	ldr	r2, [pc, #436]	; (8001240 <inSystem+0x300>)
 800108a:	601a      	str	r2, [r3, #0]
	handlerEn1PinC10.GPIO_PinConfig.GPIO_PinAltFunMode  = AF0;
 800108c:	4b6b      	ldr	r3, [pc, #428]	; (800123c <inSystem+0x2fc>)
 800108e:	2200      	movs	r2, #0
 8001090:	725a      	strb	r2, [r3, #9]
	handlerEn1PinC10.GPIO_PinConfig.GPIO_PinMode        = GPIO_MODE_OUT;
 8001092:	4b6a      	ldr	r3, [pc, #424]	; (800123c <inSystem+0x2fc>)
 8001094:	2201      	movs	r2, #1
 8001096:	715a      	strb	r2, [r3, #5]
	handlerEn1PinC10.GPIO_PinConfig.GPIO_PinNumber      = PIN_10;
 8001098:	4b68      	ldr	r3, [pc, #416]	; (800123c <inSystem+0x2fc>)
 800109a:	220a      	movs	r2, #10
 800109c:	711a      	strb	r2, [r3, #4]
	handlerEn1PinC10.GPIO_PinConfig.GPIO_PinOPType      = GPIO_OTYPE_PUSHPULL;
 800109e:	4b67      	ldr	r3, [pc, #412]	; (800123c <inSystem+0x2fc>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	721a      	strb	r2, [r3, #8]
	handlerEn1PinC10.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PUPDR_NOTHING;
 80010a4:	4b65      	ldr	r3, [pc, #404]	; (800123c <inSystem+0x2fc>)
 80010a6:	2200      	movs	r2, #0
 80010a8:	71da      	strb	r2, [r3, #7]
	handlerEn1PinC10.GPIO_PinConfig.GPIO_PinSpeed       = GPIO_OSPEEDR_FAST;
 80010aa:	4b64      	ldr	r3, [pc, #400]	; (800123c <inSystem+0x2fc>)
 80010ac:	2202      	movs	r2, #2
 80010ae:	719a      	strb	r2, [r3, #6]
	GPIO_Config(&handlerEn1PinC10);
 80010b0:	4862      	ldr	r0, [pc, #392]	; (800123c <inSystem+0x2fc>)
 80010b2:	f003 fc0b 	bl	80048cc <GPIO_Config>
	GPIO_WritePin_Afopt(&handlerEn1PinC10, RESET);
 80010b6:	2100      	movs	r1, #0
 80010b8:	4860      	ldr	r0, [pc, #384]	; (800123c <inSystem+0x2fc>)
 80010ba:	f003 fd5c 	bl	8004b76 <GPIO_WritePin_Afopt>

	handlerEn2PinC11.pGPIOx                             = GPIOC;
 80010be:	4b61      	ldr	r3, [pc, #388]	; (8001244 <inSystem+0x304>)
 80010c0:	4a5f      	ldr	r2, [pc, #380]	; (8001240 <inSystem+0x300>)
 80010c2:	601a      	str	r2, [r3, #0]
	handlerEn2PinC11.GPIO_PinConfig.GPIO_PinAltFunMode  = AF0;
 80010c4:	4b5f      	ldr	r3, [pc, #380]	; (8001244 <inSystem+0x304>)
 80010c6:	2200      	movs	r2, #0
 80010c8:	725a      	strb	r2, [r3, #9]
	handlerEn2PinC11.GPIO_PinConfig.GPIO_PinMode        = GPIO_MODE_OUT;
 80010ca:	4b5e      	ldr	r3, [pc, #376]	; (8001244 <inSystem+0x304>)
 80010cc:	2201      	movs	r2, #1
 80010ce:	715a      	strb	r2, [r3, #5]
	handlerEn2PinC11.GPIO_PinConfig.GPIO_PinNumber      = PIN_11;
 80010d0:	4b5c      	ldr	r3, [pc, #368]	; (8001244 <inSystem+0x304>)
 80010d2:	220b      	movs	r2, #11
 80010d4:	711a      	strb	r2, [r3, #4]
	handlerEn2PinC11.GPIO_PinConfig.GPIO_PinOPType      = GPIO_OTYPE_PUSHPULL;
 80010d6:	4b5b      	ldr	r3, [pc, #364]	; (8001244 <inSystem+0x304>)
 80010d8:	2200      	movs	r2, #0
 80010da:	721a      	strb	r2, [r3, #8]
	handlerEn2PinC11.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PUPDR_NOTHING;
 80010dc:	4b59      	ldr	r3, [pc, #356]	; (8001244 <inSystem+0x304>)
 80010de:	2200      	movs	r2, #0
 80010e0:	71da      	strb	r2, [r3, #7]
	handlerEn2PinC11.GPIO_PinConfig.GPIO_PinSpeed       = GPIO_OSPEEDR_FAST;
 80010e2:	4b58      	ldr	r3, [pc, #352]	; (8001244 <inSystem+0x304>)
 80010e4:	2202      	movs	r2, #2
 80010e6:	719a      	strb	r2, [r3, #6]
	GPIO_Config(&handlerEn2PinC11);
 80010e8:	4856      	ldr	r0, [pc, #344]	; (8001244 <inSystem+0x304>)
 80010ea:	f003 fbef 	bl	80048cc <GPIO_Config>
	GPIO_WritePin_Afopt(&handlerEn2PinC11, RESET);
 80010ee:	2100      	movs	r1, #0
 80010f0:	4854      	ldr	r0, [pc, #336]	; (8001244 <inSystem+0x304>)
 80010f2:	f003 fd40 	bl	8004b76 <GPIO_WritePin_Afopt>

	//////////////////////////////////////////////////// /////////////////// //////////////////////////////////////////////

	////////////////////////////////////// In 1 y 2, direccion de colores CW y CCW //////////////////////////////////////////////

	handlerIn1PinC12.pGPIOx                             = GPIOC;
 80010f6:	4b54      	ldr	r3, [pc, #336]	; (8001248 <inSystem+0x308>)
 80010f8:	4a51      	ldr	r2, [pc, #324]	; (8001240 <inSystem+0x300>)
 80010fa:	601a      	str	r2, [r3, #0]
	handlerIn1PinC12.GPIO_PinConfig.GPIO_PinAltFunMode  = AF0;
 80010fc:	4b52      	ldr	r3, [pc, #328]	; (8001248 <inSystem+0x308>)
 80010fe:	2200      	movs	r2, #0
 8001100:	725a      	strb	r2, [r3, #9]
	handlerIn1PinC12.GPIO_PinConfig.GPIO_PinMode        = GPIO_MODE_OUT;
 8001102:	4b51      	ldr	r3, [pc, #324]	; (8001248 <inSystem+0x308>)
 8001104:	2201      	movs	r2, #1
 8001106:	715a      	strb	r2, [r3, #5]
	handlerIn1PinC12.GPIO_PinConfig.GPIO_PinNumber      = PIN_12;
 8001108:	4b4f      	ldr	r3, [pc, #316]	; (8001248 <inSystem+0x308>)
 800110a:	220c      	movs	r2, #12
 800110c:	711a      	strb	r2, [r3, #4]
	handlerIn1PinC12.GPIO_PinConfig.GPIO_PinOPType      = GPIO_OTYPE_PUSHPULL;
 800110e:	4b4e      	ldr	r3, [pc, #312]	; (8001248 <inSystem+0x308>)
 8001110:	2200      	movs	r2, #0
 8001112:	721a      	strb	r2, [r3, #8]
	handlerIn1PinC12.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PUPDR_NOTHING;
 8001114:	4b4c      	ldr	r3, [pc, #304]	; (8001248 <inSystem+0x308>)
 8001116:	2200      	movs	r2, #0
 8001118:	71da      	strb	r2, [r3, #7]
	handlerIn1PinC12.GPIO_PinConfig.GPIO_PinSpeed       = GPIO_OSPEEDR_FAST;
 800111a:	4b4b      	ldr	r3, [pc, #300]	; (8001248 <inSystem+0x308>)
 800111c:	2202      	movs	r2, #2
 800111e:	719a      	strb	r2, [r3, #6]
	GPIO_Config(&handlerIn1PinC12);
 8001120:	4849      	ldr	r0, [pc, #292]	; (8001248 <inSystem+0x308>)
 8001122:	f003 fbd3 	bl	80048cc <GPIO_Config>
	GPIO_WritePin_Afopt(&handlerIn1PinC12, RESET); // default SET
 8001126:	2100      	movs	r1, #0
 8001128:	4847      	ldr	r0, [pc, #284]	; (8001248 <inSystem+0x308>)
 800112a:	f003 fd24 	bl	8004b76 <GPIO_WritePin_Afopt>
	handler_Motor_Array[0]->configMotor.dir = SET;
 800112e:	4b3c      	ldr	r3, [pc, #240]	; (8001220 <inSystem+0x2e0>)
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	2201      	movs	r2, #1
 8001134:	771a      	strb	r2, [r3, #28]

	handlerIn2PinD2.pGPIOx                             = GPIOD;
 8001136:	4b45      	ldr	r3, [pc, #276]	; (800124c <inSystem+0x30c>)
 8001138:	4a45      	ldr	r2, [pc, #276]	; (8001250 <inSystem+0x310>)
 800113a:	601a      	str	r2, [r3, #0]
	handlerIn2PinD2.GPIO_PinConfig.GPIO_PinAltFunMode  = AF0;
 800113c:	4b43      	ldr	r3, [pc, #268]	; (800124c <inSystem+0x30c>)
 800113e:	2200      	movs	r2, #0
 8001140:	725a      	strb	r2, [r3, #9]
	handlerIn2PinD2.GPIO_PinConfig.GPIO_PinMode        = GPIO_MODE_OUT;
 8001142:	4b42      	ldr	r3, [pc, #264]	; (800124c <inSystem+0x30c>)
 8001144:	2201      	movs	r2, #1
 8001146:	715a      	strb	r2, [r3, #5]
	handlerIn2PinD2.GPIO_PinConfig.GPIO_PinNumber      = PIN_2;
 8001148:	4b40      	ldr	r3, [pc, #256]	; (800124c <inSystem+0x30c>)
 800114a:	2202      	movs	r2, #2
 800114c:	711a      	strb	r2, [r3, #4]
	handlerIn2PinD2.GPIO_PinConfig.GPIO_PinOPType      = GPIO_OTYPE_PUSHPULL;
 800114e:	4b3f      	ldr	r3, [pc, #252]	; (800124c <inSystem+0x30c>)
 8001150:	2200      	movs	r2, #0
 8001152:	721a      	strb	r2, [r3, #8]
	handlerIn2PinD2.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PUPDR_NOTHING;
 8001154:	4b3d      	ldr	r3, [pc, #244]	; (800124c <inSystem+0x30c>)
 8001156:	2200      	movs	r2, #0
 8001158:	71da      	strb	r2, [r3, #7]
	handlerIn2PinD2.GPIO_PinConfig.GPIO_PinSpeed       = GPIO_OSPEEDR_FAST;
 800115a:	4b3c      	ldr	r3, [pc, #240]	; (800124c <inSystem+0x30c>)
 800115c:	2202      	movs	r2, #2
 800115e:	719a      	strb	r2, [r3, #6]
	GPIO_Config(&handlerIn2PinD2);
 8001160:	483a      	ldr	r0, [pc, #232]	; (800124c <inSystem+0x30c>)
 8001162:	f003 fbb3 	bl	80048cc <GPIO_Config>
	GPIO_WritePin_Afopt(&handlerIn2PinD2, RESET); // default SET
 8001166:	2100      	movs	r1, #0
 8001168:	4838      	ldr	r0, [pc, #224]	; (800124c <inSystem+0x30c>)
 800116a:	f003 fd04 	bl	8004b76 <GPIO_WritePin_Afopt>
	handler_Motor_Array[1]->configMotor.dir = SET;
 800116e:	4b2c      	ldr	r3, [pc, #176]	; (8001220 <inSystem+0x2e0>)
 8001170:	685b      	ldr	r3, [r3, #4]
 8001172:	2201      	movs	r2, #1
 8001174:	771a      	strb	r2, [r3, #28]
	//////////////////////////////////////////////////// /////////////////// //////////////////////////////////////////////

	////////////////////////////////////// Conteo de encoders motor 1 y motor 2//////////////////////////////////////////////


	handlerEncoder1PinC1.pGPIOx                             = GPIOC;
 8001176:	4b37      	ldr	r3, [pc, #220]	; (8001254 <inSystem+0x314>)
 8001178:	4a31      	ldr	r2, [pc, #196]	; (8001240 <inSystem+0x300>)
 800117a:	601a      	str	r2, [r3, #0]
	handlerEncoder1PinC1.GPIO_PinConfig.GPIO_PinAltFunMode  = AF0;
 800117c:	4b35      	ldr	r3, [pc, #212]	; (8001254 <inSystem+0x314>)
 800117e:	2200      	movs	r2, #0
 8001180:	725a      	strb	r2, [r3, #9]
	handlerEncoder1PinC1.GPIO_PinConfig.GPIO_PinMode        = GPIO_MODE_IN;
 8001182:	4b34      	ldr	r3, [pc, #208]	; (8001254 <inSystem+0x314>)
 8001184:	2200      	movs	r2, #0
 8001186:	715a      	strb	r2, [r3, #5]
	handlerEncoder1PinC1.GPIO_PinConfig.GPIO_PinNumber      = PIN_1;
 8001188:	4b32      	ldr	r3, [pc, #200]	; (8001254 <inSystem+0x314>)
 800118a:	2201      	movs	r2, #1
 800118c:	711a      	strb	r2, [r3, #4]
	handlerEncoder1PinC1.GPIO_PinConfig.GPIO_PinOPType      = GPIO_OTYPE_PUSHPULL;
 800118e:	4b31      	ldr	r3, [pc, #196]	; (8001254 <inSystem+0x314>)
 8001190:	2200      	movs	r2, #0
 8001192:	721a      	strb	r2, [r3, #8]
	handlerEncoder1PinC1.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PUPDR_NOTHING;
 8001194:	4b2f      	ldr	r3, [pc, #188]	; (8001254 <inSystem+0x314>)
 8001196:	2200      	movs	r2, #0
 8001198:	71da      	strb	r2, [r3, #7]
	handlerEncoder1PinC1.GPIO_PinConfig.GPIO_PinSpeed       = GPIO_OSPEEDR_FAST;
 800119a:	4b2e      	ldr	r3, [pc, #184]	; (8001254 <inSystem+0x314>)
 800119c:	2202      	movs	r2, #2
 800119e:	719a      	strb	r2, [r3, #6]
	handlerExtiConEnc_1.pGPIOHandler                        = &handlerEncoder1PinC1;
 80011a0:	4b2d      	ldr	r3, [pc, #180]	; (8001258 <inSystem+0x318>)
 80011a2:	4a2c      	ldr	r2, [pc, #176]	; (8001254 <inSystem+0x314>)
 80011a4:	601a      	str	r2, [r3, #0]
	handlerExtiConEnc_1.edgeType                            = EXTERNAL_INTERRUPT_RASINGANDFALLING_EDGE;
 80011a6:	4b2c      	ldr	r3, [pc, #176]	; (8001258 <inSystem+0x318>)
 80011a8:	2202      	movs	r2, #2
 80011aa:	711a      	strb	r2, [r3, #4]
	extInt_Config(&handlerExtiConEnc_1);
 80011ac:	482a      	ldr	r0, [pc, #168]	; (8001258 <inSystem+0x318>)
 80011ae:	f002 fb5f 	bl	8003870 <extInt_Config>

	handlerEncoder2PinC3.pGPIOx                             = GPIOC;
 80011b2:	4b2a      	ldr	r3, [pc, #168]	; (800125c <inSystem+0x31c>)
 80011b4:	4a22      	ldr	r2, [pc, #136]	; (8001240 <inSystem+0x300>)
 80011b6:	601a      	str	r2, [r3, #0]
	handlerEncoder2PinC3.GPIO_PinConfig.GPIO_PinAltFunMode  = AF0;
 80011b8:	4b28      	ldr	r3, [pc, #160]	; (800125c <inSystem+0x31c>)
 80011ba:	2200      	movs	r2, #0
 80011bc:	725a      	strb	r2, [r3, #9]
	handlerEncoder2PinC3.GPIO_PinConfig.GPIO_PinMode        = GPIO_MODE_IN;
 80011be:	4b27      	ldr	r3, [pc, #156]	; (800125c <inSystem+0x31c>)
 80011c0:	2200      	movs	r2, #0
 80011c2:	715a      	strb	r2, [r3, #5]
	handlerEncoder2PinC3.GPIO_PinConfig.GPIO_PinNumber      = PIN_3;
 80011c4:	4b25      	ldr	r3, [pc, #148]	; (800125c <inSystem+0x31c>)
 80011c6:	2203      	movs	r2, #3
 80011c8:	711a      	strb	r2, [r3, #4]
	handlerEncoder2PinC3.GPIO_PinConfig.GPIO_PinOPType      = GPIO_OTYPE_PUSHPULL;
 80011ca:	4b24      	ldr	r3, [pc, #144]	; (800125c <inSystem+0x31c>)
 80011cc:	2200      	movs	r2, #0
 80011ce:	721a      	strb	r2, [r3, #8]
	handlerEncoder2PinC3.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PUPDR_NOTHING;
 80011d0:	4b22      	ldr	r3, [pc, #136]	; (800125c <inSystem+0x31c>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	71da      	strb	r2, [r3, #7]
	handlerEncoder2PinC3.GPIO_PinConfig.GPIO_PinSpeed       = GPIO_OSPEEDR_FAST;
 80011d6:	4b21      	ldr	r3, [pc, #132]	; (800125c <inSystem+0x31c>)
 80011d8:	2202      	movs	r2, #2
 80011da:	719a      	strb	r2, [r3, #6]
	handlerExtiConEnc_2.pGPIOHandler                        = &handlerEncoder2PinC3;
 80011dc:	4b20      	ldr	r3, [pc, #128]	; (8001260 <inSystem+0x320>)
 80011de:	4a1f      	ldr	r2, [pc, #124]	; (800125c <inSystem+0x31c>)
 80011e0:	601a      	str	r2, [r3, #0]
	handlerExtiConEnc_2.edgeType                            = EXTERNAL_INTERRUPT_RASINGANDFALLING_EDGE;
 80011e2:	4b1f      	ldr	r3, [pc, #124]	; (8001260 <inSystem+0x320>)
 80011e4:	2202      	movs	r2, #2
 80011e6:	711a      	strb	r2, [r3, #4]
	extInt_Config(&handlerExtiConEnc_2);
 80011e8:	481d      	ldr	r0, [pc, #116]	; (8001260 <inSystem+0x320>)
 80011ea:	f002 fb41 	bl	8003870 <extInt_Config>
		/////////A2 TX // A3 RX PARA USART 2 /////////
		////////A9 TX // A10 RX PARA USART 1 ////////

	//Comunicacion serial

	handlerPinTx.pGPIOx                             = GPIOA;
 80011ee:	4b1d      	ldr	r3, [pc, #116]	; (8001264 <inSystem+0x324>)
 80011f0:	4a05      	ldr	r2, [pc, #20]	; (8001208 <inSystem+0x2c8>)
 80011f2:	601a      	str	r2, [r3, #0]
	handlerPinTx.GPIO_PinConfig.GPIO_PinAltFunMode  = AF7;
 80011f4:	4b1b      	ldr	r3, [pc, #108]	; (8001264 <inSystem+0x324>)
 80011f6:	2207      	movs	r2, #7
 80011f8:	725a      	strb	r2, [r3, #9]
	handlerPinTx.GPIO_PinConfig.GPIO_PinMode        = GPIO_MODE_ALTFN;
 80011fa:	4b1a      	ldr	r3, [pc, #104]	; (8001264 <inSystem+0x324>)
 80011fc:	2202      	movs	r2, #2
 80011fe:	715a      	strb	r2, [r3, #5]
 8001200:	e032      	b.n	8001268 <inSystem+0x328>
 8001202:	bf00      	nop
 8001204:	200001fc 	.word	0x200001fc
 8001208:	40020000 	.word	0x40020000
 800120c:	200002a8 	.word	0x200002a8
 8001210:	40000400 	.word	0x40000400
 8001214:	20000528 	.word	0x20000528
 8001218:	20000548 	.word	0x20000548
 800121c:	200005b0 	.word	0x200005b0
 8001220:	200003c4 	.word	0x200003c4
 8001224:	20000208 	.word	0x20000208
 8001228:	200002e4 	.word	0x200002e4
 800122c:	40000c00 	.word	0x40000c00
 8001230:	41e00000 	.word	0x41e00000
 8001234:	20000214 	.word	0x20000214
 8001238:	200002fc 	.word	0x200002fc
 800123c:	20000244 	.word	0x20000244
 8001240:	40020800 	.word	0x40020800
 8001244:	20000238 	.word	0x20000238
 8001248:	2000025c 	.word	0x2000025c
 800124c:	20000250 	.word	0x20000250
 8001250:	40020c00 	.word	0x40020c00
 8001254:	20000268 	.word	0x20000268
 8001258:	20000298 	.word	0x20000298
 800125c:	20000274 	.word	0x20000274
 8001260:	200002a0 	.word	0x200002a0
 8001264:	2000022c 	.word	0x2000022c
	handlerPinTx.GPIO_PinConfig.GPIO_PinOPType      = GPIO_OTYPE_PUSHPULL;
 8001268:	4b51      	ldr	r3, [pc, #324]	; (80013b0 <inSystem+0x470>)
 800126a:	2200      	movs	r2, #0
 800126c:	721a      	strb	r2, [r3, #8]
	handlerPinTx.GPIO_PinConfig.GPIO_PinNumber      = PIN_2;
 800126e:	4b50      	ldr	r3, [pc, #320]	; (80013b0 <inSystem+0x470>)
 8001270:	2202      	movs	r2, #2
 8001272:	711a      	strb	r2, [r3, #4]
	handlerPinTx.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PUPDR_NOTHING;
 8001274:	4b4e      	ldr	r3, [pc, #312]	; (80013b0 <inSystem+0x470>)
 8001276:	2200      	movs	r2, #0
 8001278:	71da      	strb	r2, [r3, #7]
	handlerPinTx.GPIO_PinConfig.GPIO_PinSpeed       = GPIO_OSPEEDR_HIGH;
 800127a:	4b4d      	ldr	r3, [pc, #308]	; (80013b0 <inSystem+0x470>)
 800127c:	2203      	movs	r2, #3
 800127e:	719a      	strb	r2, [r3, #6]
	GPIO_Config(&handlerPinTx);
 8001280:	484b      	ldr	r0, [pc, #300]	; (80013b0 <inSystem+0x470>)
 8001282:	f003 fb23 	bl	80048cc <GPIO_Config>

	handlerPinRx.pGPIOx                             = GPIOA;
 8001286:	4b4b      	ldr	r3, [pc, #300]	; (80013b4 <inSystem+0x474>)
 8001288:	4a4b      	ldr	r2, [pc, #300]	; (80013b8 <inSystem+0x478>)
 800128a:	601a      	str	r2, [r3, #0]
	handlerPinRx.GPIO_PinConfig.GPIO_PinAltFunMode  = AF7;
 800128c:	4b49      	ldr	r3, [pc, #292]	; (80013b4 <inSystem+0x474>)
 800128e:	2207      	movs	r2, #7
 8001290:	725a      	strb	r2, [r3, #9]
	handlerPinRx.GPIO_PinConfig.GPIO_PinMode        = GPIO_MODE_ALTFN;
 8001292:	4b48      	ldr	r3, [pc, #288]	; (80013b4 <inSystem+0x474>)
 8001294:	2202      	movs	r2, #2
 8001296:	715a      	strb	r2, [r3, #5]
	handlerPinRx.GPIO_PinConfig.GPIO_PinOPType      = GPIO_OTYPE_PUSHPULL;
 8001298:	4b46      	ldr	r3, [pc, #280]	; (80013b4 <inSystem+0x474>)
 800129a:	2200      	movs	r2, #0
 800129c:	721a      	strb	r2, [r3, #8]
	handlerPinRx.GPIO_PinConfig.GPIO_PinNumber      = PIN_3;
 800129e:	4b45      	ldr	r3, [pc, #276]	; (80013b4 <inSystem+0x474>)
 80012a0:	2203      	movs	r2, #3
 80012a2:	711a      	strb	r2, [r3, #4]
	handlerPinRx.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PUPDR_NOTHING;
 80012a4:	4b43      	ldr	r3, [pc, #268]	; (80013b4 <inSystem+0x474>)
 80012a6:	2200      	movs	r2, #0
 80012a8:	71da      	strb	r2, [r3, #7]
	handlerPinRx.GPIO_PinConfig.GPIO_PinSpeed       = GPIO_OSPEEDR_HIGH;
 80012aa:	4b42      	ldr	r3, [pc, #264]	; (80013b4 <inSystem+0x474>)
 80012ac:	2203      	movs	r2, #3
 80012ae:	719a      	strb	r2, [r3, #6]
	GPIO_Config(&handlerPinRx);
 80012b0:	4840      	ldr	r0, [pc, #256]	; (80013b4 <inSystem+0x474>)
 80012b2:	f003 fb0b 	bl	80048cc <GPIO_Config>

	handlerUSART.ptrUSARTx                      = USART2;
 80012b6:	4b41      	ldr	r3, [pc, #260]	; (80013bc <inSystem+0x47c>)
 80012b8:	4a41      	ldr	r2, [pc, #260]	; (80013c0 <inSystem+0x480>)
 80012ba:	601a      	str	r2, [r3, #0]
	handlerUSART.USART_Config.USART_MCUvelocity = USART_50MHz_VELOCITY;
 80012bc:	4b3f      	ldr	r3, [pc, #252]	; (80013bc <inSystem+0x47c>)
 80012be:	4a41      	ldr	r2, [pc, #260]	; (80013c4 <inSystem+0x484>)
 80012c0:	60da      	str	r2, [r3, #12]
	handlerUSART.USART_Config.USART_baudrate    = USART_BAUDRATE_19200;
 80012c2:	4b3e      	ldr	r3, [pc, #248]	; (80013bc <inSystem+0x47c>)
 80012c4:	2201      	movs	r2, #1
 80012c6:	71da      	strb	r2, [r3, #7]
	handlerUSART.USART_Config.USART_enableInRx  = USART_INTERRUPT_RX_ENABLE;
 80012c8:	4b3c      	ldr	r3, [pc, #240]	; (80013bc <inSystem+0x47c>)
 80012ca:	2201      	movs	r2, #1
 80012cc:	715a      	strb	r2, [r3, #5]
	handlerUSART.USART_Config.USART_enableInTx  = USART_INTERRUPT_TX_DISABLE;
 80012ce:	4b3b      	ldr	r3, [pc, #236]	; (80013bc <inSystem+0x47c>)
 80012d0:	2200      	movs	r2, #0
 80012d2:	711a      	strb	r2, [r3, #4]
	handlerUSART.USART_Config.USART_mode        = USART_MODE_RXTX;
 80012d4:	4b39      	ldr	r3, [pc, #228]	; (80013bc <inSystem+0x47c>)
 80012d6:	2202      	movs	r2, #2
 80012d8:	719a      	strb	r2, [r3, #6]
	handlerUSART.USART_Config.USART_parity      = USART_PARITY_NONE;
 80012da:	4b38      	ldr	r3, [pc, #224]	; (80013bc <inSystem+0x47c>)
 80012dc:	2200      	movs	r2, #0
 80012de:	725a      	strb	r2, [r3, #9]
	handlerUSART.USART_Config.USART_stopbits    = USART_STOPBIT_1;
 80012e0:	4b36      	ldr	r3, [pc, #216]	; (80013bc <inSystem+0x47c>)
 80012e2:	2200      	movs	r2, #0
 80012e4:	729a      	strb	r2, [r3, #10]
	handlerUSART.USART_Config.USART_datasize    = USART_DATASIZE_8BIT;
 80012e6:	4b35      	ldr	r3, [pc, #212]	; (80013bc <inSystem+0x47c>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	721a      	strb	r2, [r3, #8]
	USART_Config(&handlerUSART);
 80012ec:	4833      	ldr	r0, [pc, #204]	; (80013bc <inSystem+0x47c>)
 80012ee:	f005 f91b 	bl	8006528 <USART_Config>

	//////////////////////////////////////////////////// /////////////////// //////////////////////////////////////////////

	///////////////////////////////////////////Timer para el control de la velocidad//////////////////////////////////////////////

	handlerTIM2_PARAMETROS_MOVIMIENTO.ptrTIMx                           = TIM2;
 80012f2:	4b35      	ldr	r3, [pc, #212]	; (80013c8 <inSystem+0x488>)
 80012f4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80012f8:	601a      	str	r2, [r3, #0]
	handlerTIM2_PARAMETROS_MOVIMIENTO.TIMx_Config.TIMx_interruptEnable  = BTIMER_ENABLE_INTERRUPT;
 80012fa:	4b33      	ldr	r3, [pc, #204]	; (80013c8 <inSystem+0x488>)
 80012fc:	2201      	movs	r2, #1
 80012fe:	741a      	strb	r2, [r3, #16]
	handlerTIM2_PARAMETROS_MOVIMIENTO.TIMx_Config.TIMx_mode             = BTIMER_MODE_UP;
 8001300:	4b31      	ldr	r3, [pc, #196]	; (80013c8 <inSystem+0x488>)
 8001302:	2200      	movs	r2, #0
 8001304:	711a      	strb	r2, [r3, #4]
	handlerTIM2_PARAMETROS_MOVIMIENTO.TIMx_Config.TIMx_speed            = BTIMER_SPEED_100MHz_10us;
 8001306:	4b30      	ldr	r3, [pc, #192]	; (80013c8 <inSystem+0x488>)
 8001308:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800130c:	609a      	str	r2, [r3, #8]
	handlerTIM2_PARAMETROS_MOVIMIENTO.TIMx_Config.TIMx_period           = fixed_sample_period;
 800130e:	4b2e      	ldr	r3, [pc, #184]	; (80013c8 <inSystem+0x488>)
 8001310:	2210      	movs	r2, #16
 8001312:	60da      	str	r2, [r3, #12]
	BasicTimer_Config(&handlerTIM2_PARAMETROS_MOVIMIENTO);
 8001314:	482c      	ldr	r0, [pc, #176]	; (80013c8 <inSystem+0x488>)
 8001316:	f001 fe6d 	bl	8002ff4 <BasicTimer_Config>
//
//	handler_DMA1[1]->ptrDMAType = DMA1;
//	handler_DMA1[1]->ptrDMAStream = DMA1_Stream6;
//	config_DMA(handler_DMA1);

	handler_PINB8_I2C1.pGPIOx                             = GPIOB;
 800131a:	4b2c      	ldr	r3, [pc, #176]	; (80013cc <inSystem+0x48c>)
 800131c:	4a2c      	ldr	r2, [pc, #176]	; (80013d0 <inSystem+0x490>)
 800131e:	601a      	str	r2, [r3, #0]
	handler_PINB8_I2C1.GPIO_PinConfig.GPIO_PinAltFunMode  = AF4;
 8001320:	4b2a      	ldr	r3, [pc, #168]	; (80013cc <inSystem+0x48c>)
 8001322:	2204      	movs	r2, #4
 8001324:	725a      	strb	r2, [r3, #9]
	handler_PINB8_I2C1.GPIO_PinConfig.GPIO_PinMode        = GPIO_MODE_ALTFN;
 8001326:	4b29      	ldr	r3, [pc, #164]	; (80013cc <inSystem+0x48c>)
 8001328:	2202      	movs	r2, #2
 800132a:	715a      	strb	r2, [r3, #5]
	handler_PINB8_I2C1.GPIO_PinConfig.GPIO_PinNumber      = PIN_8;
 800132c:	4b27      	ldr	r3, [pc, #156]	; (80013cc <inSystem+0x48c>)
 800132e:	2208      	movs	r2, #8
 8001330:	711a      	strb	r2, [r3, #4]
	handler_PINB8_I2C1.GPIO_PinConfig.GPIO_PinOPType      = GPIO_OTYPE_OPENDRAIN;
 8001332:	4b26      	ldr	r3, [pc, #152]	; (80013cc <inSystem+0x48c>)
 8001334:	2201      	movs	r2, #1
 8001336:	721a      	strb	r2, [r3, #8]
	handler_PINB8_I2C1.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PUPDR_NOTHING;
 8001338:	4b24      	ldr	r3, [pc, #144]	; (80013cc <inSystem+0x48c>)
 800133a:	2200      	movs	r2, #0
 800133c:	71da      	strb	r2, [r3, #7]
	handler_PINB8_I2C1.GPIO_PinConfig.GPIO_PinSpeed       = GPIO_OSPEEDR_FAST;
 800133e:	4b23      	ldr	r3, [pc, #140]	; (80013cc <inSystem+0x48c>)
 8001340:	2202      	movs	r2, #2
 8001342:	719a      	strb	r2, [r3, #6]

	handler_PINB9_I2C1.pGPIOx                             = GPIOB;
 8001344:	4b23      	ldr	r3, [pc, #140]	; (80013d4 <inSystem+0x494>)
 8001346:	4a22      	ldr	r2, [pc, #136]	; (80013d0 <inSystem+0x490>)
 8001348:	601a      	str	r2, [r3, #0]
	handler_PINB9_I2C1.GPIO_PinConfig.GPIO_PinAltFunMode  = AF4;
 800134a:	4b22      	ldr	r3, [pc, #136]	; (80013d4 <inSystem+0x494>)
 800134c:	2204      	movs	r2, #4
 800134e:	725a      	strb	r2, [r3, #9]
	handler_PINB9_I2C1.GPIO_PinConfig.GPIO_PinMode        = GPIO_MODE_ALTFN;
 8001350:	4b20      	ldr	r3, [pc, #128]	; (80013d4 <inSystem+0x494>)
 8001352:	2202      	movs	r2, #2
 8001354:	715a      	strb	r2, [r3, #5]
	handler_PINB9_I2C1.GPIO_PinConfig.GPIO_PinNumber      = PIN_9;
 8001356:	4b1f      	ldr	r3, [pc, #124]	; (80013d4 <inSystem+0x494>)
 8001358:	2209      	movs	r2, #9
 800135a:	711a      	strb	r2, [r3, #4]
	handler_PINB9_I2C1.GPIO_PinConfig.GPIO_PinOPType      = GPIO_OTYPE_OPENDRAIN;
 800135c:	4b1d      	ldr	r3, [pc, #116]	; (80013d4 <inSystem+0x494>)
 800135e:	2201      	movs	r2, #1
 8001360:	721a      	strb	r2, [r3, #8]
	handler_PINB9_I2C1.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PUPDR_NOTHING;
 8001362:	4b1c      	ldr	r3, [pc, #112]	; (80013d4 <inSystem+0x494>)
 8001364:	2200      	movs	r2, #0
 8001366:	71da      	strb	r2, [r3, #7]
	handler_PINB9_I2C1.GPIO_PinConfig.GPIO_PinSpeed       = GPIO_OSPEEDR_FAST;
 8001368:	4b1a      	ldr	r3, [pc, #104]	; (80013d4 <inSystem+0x494>)
 800136a:	2202      	movs	r2, #2
 800136c:	719a      	strb	r2, [r3, #6]

	handler_I2C1.ptrI2Cx = I2C1;
 800136e:	4b1a      	ldr	r3, [pc, #104]	; (80013d8 <inSystem+0x498>)
 8001370:	4a1a      	ldr	r2, [pc, #104]	; (80013dc <inSystem+0x49c>)
 8001372:	601a      	str	r2, [r3, #0]
	handler_I2C1.I2C_Config.clkSpeed = MAIN_CLOCK_50_MHz_FOR_I2C;
 8001374:	4b18      	ldr	r3, [pc, #96]	; (80013d8 <inSystem+0x498>)
 8001376:	2232      	movs	r2, #50	; 0x32
 8001378:	71da      	strb	r2, [r3, #7]
	handler_I2C1.I2C_Config.slaveAddress = ADDRESS_DOWN;
 800137a:	4b17      	ldr	r3, [pc, #92]	; (80013d8 <inSystem+0x498>)
 800137c:	2268      	movs	r2, #104	; 0x68
 800137e:	711a      	strb	r2, [r3, #4]
	handler_I2C1.I2C_Config.modeI2C = I2C_MODE_FM;
 8001380:	4b15      	ldr	r3, [pc, #84]	; (80013d8 <inSystem+0x498>)
 8001382:	2201      	movs	r2, #1
 8001384:	715a      	strb	r2, [r3, #5]

	handler_MPUAccel_6050.ptrGPIOhandlerSCL  = &handler_PINB8_I2C1;
 8001386:	4b16      	ldr	r3, [pc, #88]	; (80013e0 <inSystem+0x4a0>)
 8001388:	4a10      	ldr	r2, [pc, #64]	; (80013cc <inSystem+0x48c>)
 800138a:	605a      	str	r2, [r3, #4]
	handler_MPUAccel_6050.ptrGPIOhandlerSDA  = &handler_PINB9_I2C1;
 800138c:	4b14      	ldr	r3, [pc, #80]	; (80013e0 <inSystem+0x4a0>)
 800138e:	4a11      	ldr	r2, [pc, #68]	; (80013d4 <inSystem+0x494>)
 8001390:	609a      	str	r2, [r3, #8]
	handler_MPUAccel_6050.ptrI2Chandler   = &handler_I2C1;
 8001392:	4b13      	ldr	r3, [pc, #76]	; (80013e0 <inSystem+0x4a0>)
 8001394:	4a10      	ldr	r2, [pc, #64]	; (80013d8 <inSystem+0x498>)
 8001396:	60da      	str	r2, [r3, #12]
	handler_MPUAccel_6050.fullScaleACCEL  = ACCEL_2G;
 8001398:	4b11      	ldr	r3, [pc, #68]	; (80013e0 <inSystem+0x4a0>)
 800139a:	2200      	movs	r2, #0
 800139c:	701a      	strb	r2, [r3, #0]
	handler_MPUAccel_6050.fullScaleGYRO   = GYRO_250;
 800139e:	4b10      	ldr	r3, [pc, #64]	; (80013e0 <inSystem+0x4a0>)
 80013a0:	2200      	movs	r2, #0
 80013a2:	705a      	strb	r2, [r3, #1]
	configMPUAccel(&handler_MPUAccel_6050);
 80013a4:	480e      	ldr	r0, [pc, #56]	; (80013e0 <inSystem+0x4a0>)
 80013a6:	f003 fc49 	bl	8004c3c <configMPUAccel>

}
 80013aa:	bf00      	nop
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	bf00      	nop
 80013b0:	2000022c 	.word	0x2000022c
 80013b4:	20000220 	.word	0x20000220
 80013b8:	40020000 	.word	0x40020000
 80013bc:	20000314 	.word	0x20000314
 80013c0:	40004400 	.word	0x40004400
 80013c4:	02faf080 	.word	0x02faf080
 80013c8:	200002bc 	.word	0x200002bc
 80013cc:	20000280 	.word	0x20000280
 80013d0:	40020400 	.word	0x40020400
 80013d4:	2000028c 	.word	0x2000028c
 80013d8:	200003a8 	.word	0x200003a8
 80013dc:	40005400 	.word	0x40005400
 80013e0:	200003b4 	.word	0x200003b4

080013e4 <parseCommands>:


void parseCommands(char *stringVector){
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b086      	sub	sp, #24
 80013e8:	af04      	add	r7, sp, #16
 80013ea:	6078      	str	r0, [r7, #4]

	sscanf(stringVector, "%s %u %u %u %s", cmd ,&firstParameter, &secondParameter, &thirdParameter, userMsg);
 80013ec:	4b97      	ldr	r3, [pc, #604]	; (800164c <parseCommands+0x268>)
 80013ee:	9302      	str	r3, [sp, #8]
 80013f0:	4b97      	ldr	r3, [pc, #604]	; (8001650 <parseCommands+0x26c>)
 80013f2:	9301      	str	r3, [sp, #4]
 80013f4:	4b97      	ldr	r3, [pc, #604]	; (8001654 <parseCommands+0x270>)
 80013f6:	9300      	str	r3, [sp, #0]
 80013f8:	4b97      	ldr	r3, [pc, #604]	; (8001658 <parseCommands+0x274>)
 80013fa:	4a98      	ldr	r2, [pc, #608]	; (800165c <parseCommands+0x278>)
 80013fc:	4998      	ldr	r1, [pc, #608]	; (8001660 <parseCommands+0x27c>)
 80013fe:	6878      	ldr	r0, [r7, #4]
 8001400:	f006 fdd2 	bl	8007fa8 <siscanf>


	if (strcmp(cmd, "help") == 0){
 8001404:	4997      	ldr	r1, [pc, #604]	; (8001664 <parseCommands+0x280>)
 8001406:	4895      	ldr	r0, [pc, #596]	; (800165c <parseCommands+0x278>)
 8001408:	f7fe feea 	bl	80001e0 <strcmp>
 800140c:	4603      	mov	r3, r0
 800140e:	2b00      	cmp	r3, #0
 8001410:	d120      	bne.n	8001454 <parseCommands+0x70>

		writeMsg(&handlerUSART, "HELP MENU CMD : \n");
 8001412:	4995      	ldr	r1, [pc, #596]	; (8001668 <parseCommands+0x284>)
 8001414:	4895      	ldr	r0, [pc, #596]	; (800166c <parseCommands+0x288>)
 8001416:	f005 fc69 	bl	8006cec <writeMsg>
		writeMsg(&handlerUSART, "1)  go #dir 1--> Ahead , 0-->back Ward\n");
 800141a:	4995      	ldr	r1, [pc, #596]	; (8001670 <parseCommands+0x28c>)
 800141c:	4893      	ldr	r0, [pc, #588]	; (800166c <parseCommands+0x288>)
 800141e:	f005 fc65 	bl	8006cec <writeMsg>
		writeMsg(&handlerUSART, "2)  goto #dir #Distance \n");
 8001422:	4994      	ldr	r1, [pc, #592]	; (8001674 <parseCommands+0x290>)
 8001424:	4891      	ldr	r0, [pc, #580]	; (800166c <parseCommands+0x288>)
 8001426:	f005 fc61 	bl	8006cec <writeMsg>
		writeMsg(&handlerUSART, "3)  roll #dir_roll 1--> CW , 0-->CCW \n");
 800142a:	4993      	ldr	r1, [pc, #588]	; (8001678 <parseCommands+0x294>)
 800142c:	488f      	ldr	r0, [pc, #572]	; (800166c <parseCommands+0x288>)
 800142e:	f005 fc5d 	bl	8006cec <writeMsg>
		writeMsg(&handlerUSART, "4)  rollto #dir_roll #angle  \n");
 8001432:	4992      	ldr	r1, [pc, #584]	; (800167c <parseCommands+0x298>)
 8001434:	488d      	ldr	r0, [pc, #564]	; (800166c <parseCommands+0x288>)
 8001436:	f005 fc59 	bl	8006cec <writeMsg>
		writeMsg(&handlerUSART, "5)  change #dir #operation 1--->Line , 0--->Roll \n");
 800143a:	4991      	ldr	r1, [pc, #580]	; (8001680 <parseCommands+0x29c>)
 800143c:	488b      	ldr	r0, [pc, #556]	; (800166c <parseCommands+0x288>)
 800143e:	f005 fc55 	bl	8006cec <writeMsg>
		writeMsg(&handlerUSART, "6)  reinit  \n");
 8001442:	4990      	ldr	r1, [pc, #576]	; (8001684 <parseCommands+0x2a0>)
 8001444:	4889      	ldr	r0, [pc, #548]	; (800166c <parseCommands+0x288>)
 8001446:	f005 fc51 	bl	8006cec <writeMsg>
		writeMsg(&handlerUSART, " \n");
 800144a:	498f      	ldr	r1, [pc, #572]	; (8001688 <parseCommands+0x2a4>)
 800144c:	4887      	ldr	r0, [pc, #540]	; (800166c <parseCommands+0x288>)
 800144e:	f005 fc4d 	bl	8006cec <writeMsg>
	else {
		writeMsg(&handlerUSART, "Comando Incorrecto :c \n");
	}


}
 8001452:	e0f7      	b.n	8001644 <parseCommands+0x260>
	}else if (strcmp(cmd, "go") == 0){
 8001454:	498d      	ldr	r1, [pc, #564]	; (800168c <parseCommands+0x2a8>)
 8001456:	4881      	ldr	r0, [pc, #516]	; (800165c <parseCommands+0x278>)
 8001458:	f7fe fec2 	bl	80001e0 <strcmp>
 800145c:	4603      	mov	r3, r0
 800145e:	2b00      	cmp	r3, #0
 8001460:	d11b      	bne.n	800149a <parseCommands+0xb6>
		Mode_dir.Mode = Mode = sLine;
 8001462:	4b8b      	ldr	r3, [pc, #556]	; (8001690 <parseCommands+0x2ac>)
 8001464:	2200      	movs	r2, #0
 8001466:	701a      	strb	r2, [r3, #0]
 8001468:	4b89      	ldr	r3, [pc, #548]	; (8001690 <parseCommands+0x2ac>)
 800146a:	781a      	ldrb	r2, [r3, #0]
 800146c:	4b89      	ldr	r3, [pc, #548]	; (8001694 <parseCommands+0x2b0>)
 800146e:	701a      	strb	r2, [r3, #0]
		Mode_dir.direction_s_r = firstParameter;
 8001470:	4b79      	ldr	r3, [pc, #484]	; (8001658 <parseCommands+0x274>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	b2da      	uxtb	r2, r3
 8001476:	4b87      	ldr	r3, [pc, #540]	; (8001694 <parseCommands+0x2b0>)
 8001478:	705a      	strb	r2, [r3, #1]
		On_motor_Straigh_Roll(handler_Motor_Array,  Mode_dir); // Encendemos los motores para irnos hacia adelante y con una velocidad fija
 800147a:	4b86      	ldr	r3, [pc, #536]	; (8001694 <parseCommands+0x2b0>)
 800147c:	6819      	ldr	r1, [r3, #0]
 800147e:	4886      	ldr	r0, [pc, #536]	; (8001698 <parseCommands+0x2b4>)
 8001480:	f000 fe46 	bl	8002110 <On_motor_Straigh_Roll>
		startTimer(&handlerTIM2_PARAMETROS_MOVIMIENTO); // Comenzamos el muestreo de datos con los que aplicaremos un control adecuado
 8001484:	4885      	ldr	r0, [pc, #532]	; (800169c <parseCommands+0x2b8>)
 8001486:	f002 f9b1 	bl	80037ec <startTimer>
		flag_Go_Straigh = SET;
 800148a:	4b85      	ldr	r3, [pc, #532]	; (80016a0 <parseCommands+0x2bc>)
 800148c:	2201      	movs	r2, #1
 800148e:	701a      	strb	r2, [r3, #0]
		writeMsg(&handlerUSART, "\n____COMANDO go EJECUTADO____\n\r");
 8001490:	4984      	ldr	r1, [pc, #528]	; (80016a4 <parseCommands+0x2c0>)
 8001492:	4876      	ldr	r0, [pc, #472]	; (800166c <parseCommands+0x288>)
 8001494:	f005 fc2a 	bl	8006cec <writeMsg>
}
 8001498:	e0d4      	b.n	8001644 <parseCommands+0x260>
	}else if (strcmp(cmd, "goto") == 0){
 800149a:	4983      	ldr	r1, [pc, #524]	; (80016a8 <parseCommands+0x2c4>)
 800149c:	486f      	ldr	r0, [pc, #444]	; (800165c <parseCommands+0x278>)
 800149e:	f7fe fe9f 	bl	80001e0 <strcmp>
 80014a2:	4603      	mov	r3, r0
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d120      	bne.n	80014ea <parseCommands+0x106>
		Mode_dir.Mode = Mode = sLine ;
 80014a8:	4b79      	ldr	r3, [pc, #484]	; (8001690 <parseCommands+0x2ac>)
 80014aa:	2200      	movs	r2, #0
 80014ac:	701a      	strb	r2, [r3, #0]
 80014ae:	4b78      	ldr	r3, [pc, #480]	; (8001690 <parseCommands+0x2ac>)
 80014b0:	781a      	ldrb	r2, [r3, #0]
 80014b2:	4b78      	ldr	r3, [pc, #480]	; (8001694 <parseCommands+0x2b0>)
 80014b4:	701a      	strb	r2, [r3, #0]
		Mode_dir.direction_s_r = firstParameter;
 80014b6:	4b68      	ldr	r3, [pc, #416]	; (8001658 <parseCommands+0x274>)
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	b2da      	uxtb	r2, r3
 80014bc:	4b75      	ldr	r3, [pc, #468]	; (8001694 <parseCommands+0x2b0>)
 80014be:	705a      	strb	r2, [r3, #1]
		On_motor_Straigh_Roll(handler_Motor_Array, Mode_dir); // Encendemos los motores para irnos hacia adelante y con una velocidad fija
 80014c0:	4b74      	ldr	r3, [pc, #464]	; (8001694 <parseCommands+0x2b0>)
 80014c2:	6819      	ldr	r1, [r3, #0]
 80014c4:	4874      	ldr	r0, [pc, #464]	; (8001698 <parseCommands+0x2b4>)
 80014c6:	f000 fe23 	bl	8002110 <On_motor_Straigh_Roll>
		startTimer(&handlerTIM2_PARAMETROS_MOVIMIENTO); // Comenzamos el muestreo de datos con los que aplicaremos un control adecuado
 80014ca:	4874      	ldr	r0, [pc, #464]	; (800169c <parseCommands+0x2b8>)
 80014cc:	f002 f98e 	bl	80037ec <startTimer>
		parameters_Path_Robot.line_Distance = secondParameter; // almacenamos la distancia en milimrtros a recorrer
 80014d0:	4b60      	ldr	r3, [pc, #384]	; (8001654 <parseCommands+0x270>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	461a      	mov	r2, r3
 80014d6:	4b75      	ldr	r3, [pc, #468]	; (80016ac <parseCommands+0x2c8>)
 80014d8:	641a      	str	r2, [r3, #64]	; 0x40
		flag_GoTo_Straigh = SET;
 80014da:	4b75      	ldr	r3, [pc, #468]	; (80016b0 <parseCommands+0x2cc>)
 80014dc:	2201      	movs	r2, #1
 80014de:	701a      	strb	r2, [r3, #0]
		writeMsg(&handlerUSART, "\n____COMANDO goto EJECUTADO____\n\r");
 80014e0:	4974      	ldr	r1, [pc, #464]	; (80016b4 <parseCommands+0x2d0>)
 80014e2:	4862      	ldr	r0, [pc, #392]	; (800166c <parseCommands+0x288>)
 80014e4:	f005 fc02 	bl	8006cec <writeMsg>
}
 80014e8:	e0ac      	b.n	8001644 <parseCommands+0x260>
	}else if (strcmp(cmd, "roll") == 0){
 80014ea:	4973      	ldr	r1, [pc, #460]	; (80016b8 <parseCommands+0x2d4>)
 80014ec:	485b      	ldr	r0, [pc, #364]	; (800165c <parseCommands+0x278>)
 80014ee:	f7fe fe77 	bl	80001e0 <strcmp>
 80014f2:	4603      	mov	r3, r0
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d11b      	bne.n	8001530 <parseCommands+0x14c>
		Mode_dir.Mode = Mode = sRoll;
 80014f8:	4b65      	ldr	r3, [pc, #404]	; (8001690 <parseCommands+0x2ac>)
 80014fa:	2201      	movs	r2, #1
 80014fc:	701a      	strb	r2, [r3, #0]
 80014fe:	4b64      	ldr	r3, [pc, #400]	; (8001690 <parseCommands+0x2ac>)
 8001500:	781a      	ldrb	r2, [r3, #0]
 8001502:	4b64      	ldr	r3, [pc, #400]	; (8001694 <parseCommands+0x2b0>)
 8001504:	701a      	strb	r2, [r3, #0]
		Mode_dir.direction_s_r = firstParameter;
 8001506:	4b54      	ldr	r3, [pc, #336]	; (8001658 <parseCommands+0x274>)
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	b2da      	uxtb	r2, r3
 800150c:	4b61      	ldr	r3, [pc, #388]	; (8001694 <parseCommands+0x2b0>)
 800150e:	705a      	strb	r2, [r3, #1]
		On_motor_Straigh_Roll(handler_Motor_Array, Mode_dir); // Encendemos los motores para irnos hacia adelante y con una velocidad fija
 8001510:	4b60      	ldr	r3, [pc, #384]	; (8001694 <parseCommands+0x2b0>)
 8001512:	6819      	ldr	r1, [r3, #0]
 8001514:	4860      	ldr	r0, [pc, #384]	; (8001698 <parseCommands+0x2b4>)
 8001516:	f000 fdfb 	bl	8002110 <On_motor_Straigh_Roll>
		startTimer(&handlerTIM2_PARAMETROS_MOVIMIENTO); // Comenzamos el muestreo de datos con los que aplicaremos un control adecuado
 800151a:	4860      	ldr	r0, [pc, #384]	; (800169c <parseCommands+0x2b8>)
 800151c:	f002 f966 	bl	80037ec <startTimer>
		flag_Roll = SET;
 8001520:	4b66      	ldr	r3, [pc, #408]	; (80016bc <parseCommands+0x2d8>)
 8001522:	2201      	movs	r2, #1
 8001524:	701a      	strb	r2, [r3, #0]
		writeMsg(&handlerUSART, "\n____COMANDO roll EJECUTADO____\n\r");
 8001526:	4966      	ldr	r1, [pc, #408]	; (80016c0 <parseCommands+0x2dc>)
 8001528:	4850      	ldr	r0, [pc, #320]	; (800166c <parseCommands+0x288>)
 800152a:	f005 fbdf 	bl	8006cec <writeMsg>
}
 800152e:	e089      	b.n	8001644 <parseCommands+0x260>
	}else if (strcmp(cmd, "rollto") == 0){
 8001530:	4964      	ldr	r1, [pc, #400]	; (80016c4 <parseCommands+0x2e0>)
 8001532:	484a      	ldr	r0, [pc, #296]	; (800165c <parseCommands+0x278>)
 8001534:	f7fe fe54 	bl	80001e0 <strcmp>
 8001538:	4603      	mov	r3, r0
 800153a:	2b00      	cmp	r3, #0
 800153c:	d120      	bne.n	8001580 <parseCommands+0x19c>
		Mode_dir.Mode = Mode = sRoll;
 800153e:	4b54      	ldr	r3, [pc, #336]	; (8001690 <parseCommands+0x2ac>)
 8001540:	2201      	movs	r2, #1
 8001542:	701a      	strb	r2, [r3, #0]
 8001544:	4b52      	ldr	r3, [pc, #328]	; (8001690 <parseCommands+0x2ac>)
 8001546:	781a      	ldrb	r2, [r3, #0]
 8001548:	4b52      	ldr	r3, [pc, #328]	; (8001694 <parseCommands+0x2b0>)
 800154a:	701a      	strb	r2, [r3, #0]
		Mode_dir.direction_s_r = firstParameter;
 800154c:	4b42      	ldr	r3, [pc, #264]	; (8001658 <parseCommands+0x274>)
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	b2da      	uxtb	r2, r3
 8001552:	4b50      	ldr	r3, [pc, #320]	; (8001694 <parseCommands+0x2b0>)
 8001554:	705a      	strb	r2, [r3, #1]
		On_motor_Straigh_Roll(handler_Motor_Array, Mode_dir); // Encendemos los motores para irnos hacia adelante y con una velocidad fija
 8001556:	4b4f      	ldr	r3, [pc, #316]	; (8001694 <parseCommands+0x2b0>)
 8001558:	6819      	ldr	r1, [r3, #0]
 800155a:	484f      	ldr	r0, [pc, #316]	; (8001698 <parseCommands+0x2b4>)
 800155c:	f000 fdd8 	bl	8002110 <On_motor_Straigh_Roll>
		startTimer(&handlerTIM2_PARAMETROS_MOVIMIENTO); // Comenzamos el muestreo de datos con los que aplicaremos un control adecuado
 8001560:	484e      	ldr	r0, [pc, #312]	; (800169c <parseCommands+0x2b8>)
 8001562:	f002 f943 	bl	80037ec <startTimer>
		parameters_Path_Robot.angle = secondParameter;
 8001566:	4b3b      	ldr	r3, [pc, #236]	; (8001654 <parseCommands+0x270>)
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	461a      	mov	r2, r3
 800156c:	4b4f      	ldr	r3, [pc, #316]	; (80016ac <parseCommands+0x2c8>)
 800156e:	645a      	str	r2, [r3, #68]	; 0x44
		flag_RollTo = SET;
 8001570:	4b55      	ldr	r3, [pc, #340]	; (80016c8 <parseCommands+0x2e4>)
 8001572:	2201      	movs	r2, #1
 8001574:	701a      	strb	r2, [r3, #0]
		writeMsg(&handlerUSART, "\n____COMANDO rollto EJECUTADO____\n\r");
 8001576:	4955      	ldr	r1, [pc, #340]	; (80016cc <parseCommands+0x2e8>)
 8001578:	483c      	ldr	r0, [pc, #240]	; (800166c <parseCommands+0x288>)
 800157a:	f005 fbb7 	bl	8006cec <writeMsg>
}
 800157e:	e061      	b.n	8001644 <parseCommands+0x260>
	}else if (strcmp(cmd, "reinit") == 0){
 8001580:	4953      	ldr	r1, [pc, #332]	; (80016d0 <parseCommands+0x2ec>)
 8001582:	4836      	ldr	r0, [pc, #216]	; (800165c <parseCommands+0x278>)
 8001584:	f7fe fe2c 	bl	80001e0 <strcmp>
 8001588:	4603      	mov	r3, r0
 800158a:	2b00      	cmp	r3, #0
 800158c:	d10a      	bne.n	80015a4 <parseCommands+0x1c0>
		int_Config_Motor(handler_Motor_Array, &parameters_Pos_Robot, &parameters_Path_Robot, &parameter_PID_distace);
 800158e:	4b51      	ldr	r3, [pc, #324]	; (80016d4 <parseCommands+0x2f0>)
 8001590:	4a46      	ldr	r2, [pc, #280]	; (80016ac <parseCommands+0x2c8>)
 8001592:	4951      	ldr	r1, [pc, #324]	; (80016d8 <parseCommands+0x2f4>)
 8001594:	4840      	ldr	r0, [pc, #256]	; (8001698 <parseCommands+0x2b4>)
 8001596:	f000 ffa1 	bl	80024dc <int_Config_Motor>
		writeMsg(&handlerUSART, "\n____COMANDO reinit EJECUTADO____\n\r");
 800159a:	4950      	ldr	r1, [pc, #320]	; (80016dc <parseCommands+0x2f8>)
 800159c:	4833      	ldr	r0, [pc, #204]	; (800166c <parseCommands+0x288>)
 800159e:	f005 fba5 	bl	8006cec <writeMsg>
}
 80015a2:	e04f      	b.n	8001644 <parseCommands+0x260>
	}else if (strcmp(cmd, "change") == 0){
 80015a4:	494e      	ldr	r1, [pc, #312]	; (80016e0 <parseCommands+0x2fc>)
 80015a6:	482d      	ldr	r0, [pc, #180]	; (800165c <parseCommands+0x278>)
 80015a8:	f7fe fe1a 	bl	80001e0 <strcmp>
 80015ac:	4603      	mov	r3, r0
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d12a      	bne.n	8001608 <parseCommands+0x224>
		if (secondParameter == 1 ){
 80015b2:	4b28      	ldr	r3, [pc, #160]	; (8001654 <parseCommands+0x270>)
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	2b01      	cmp	r3, #1
 80015b8:	d107      	bne.n	80015ca <parseCommands+0x1e6>
			Mode_dir.Mode = Mode = sLine;
 80015ba:	4b35      	ldr	r3, [pc, #212]	; (8001690 <parseCommands+0x2ac>)
 80015bc:	2200      	movs	r2, #0
 80015be:	701a      	strb	r2, [r3, #0]
 80015c0:	4b33      	ldr	r3, [pc, #204]	; (8001690 <parseCommands+0x2ac>)
 80015c2:	781a      	ldrb	r2, [r3, #0]
 80015c4:	4b33      	ldr	r3, [pc, #204]	; (8001694 <parseCommands+0x2b0>)
 80015c6:	701a      	strb	r2, [r3, #0]
 80015c8:	e00a      	b.n	80015e0 <parseCommands+0x1fc>
		}else if (secondParameter == 0 ){
 80015ca:	4b22      	ldr	r3, [pc, #136]	; (8001654 <parseCommands+0x270>)
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d106      	bne.n	80015e0 <parseCommands+0x1fc>
			Mode_dir.Mode = Mode = sRoll;
 80015d2:	4b2f      	ldr	r3, [pc, #188]	; (8001690 <parseCommands+0x2ac>)
 80015d4:	2201      	movs	r2, #1
 80015d6:	701a      	strb	r2, [r3, #0]
 80015d8:	4b2d      	ldr	r3, [pc, #180]	; (8001690 <parseCommands+0x2ac>)
 80015da:	781a      	ldrb	r2, [r3, #0]
 80015dc:	4b2d      	ldr	r3, [pc, #180]	; (8001694 <parseCommands+0x2b0>)
 80015de:	701a      	strb	r2, [r3, #0]
		Mode_dir.direction_s_r = firstParameter;
 80015e0:	4b1d      	ldr	r3, [pc, #116]	; (8001658 <parseCommands+0x274>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	b2da      	uxtb	r2, r3
 80015e6:	4b2b      	ldr	r3, [pc, #172]	; (8001694 <parseCommands+0x2b0>)
 80015e8:	705a      	strb	r2, [r3, #1]
		change_dir_straigh_Roll(handler_Motor_Array, Mode_dir);
 80015ea:	4b2a      	ldr	r3, [pc, #168]	; (8001694 <parseCommands+0x2b0>)
 80015ec:	6819      	ldr	r1, [r3, #0]
 80015ee:	482a      	ldr	r0, [pc, #168]	; (8001698 <parseCommands+0x2b4>)
 80015f0:	f000 fe79 	bl	80022e6 <change_dir_straigh_Roll>
		memset(userMsg,0,sizeof(userMsg));
 80015f4:	2240      	movs	r2, #64	; 0x40
 80015f6:	2100      	movs	r1, #0
 80015f8:	4814      	ldr	r0, [pc, #80]	; (800164c <parseCommands+0x268>)
 80015fa:	f005 ff53 	bl	80074a4 <memset>
		writeMsg(&handlerUSART, "\n____COMANDO reinit EJECUTADO____\n\r");
 80015fe:	4937      	ldr	r1, [pc, #220]	; (80016dc <parseCommands+0x2f8>)
 8001600:	481a      	ldr	r0, [pc, #104]	; (800166c <parseCommands+0x288>)
 8001602:	f005 fb73 	bl	8006cec <writeMsg>
}
 8001606:	e01d      	b.n	8001644 <parseCommands+0x260>
	else if (strcmp(cmd, "stop") == 0){
 8001608:	4936      	ldr	r1, [pc, #216]	; (80016e4 <parseCommands+0x300>)
 800160a:	4814      	ldr	r0, [pc, #80]	; (800165c <parseCommands+0x278>)
 800160c:	f7fe fde8 	bl	80001e0 <strcmp>
 8001610:	4603      	mov	r3, r0
 8001612:	2b00      	cmp	r3, #0
 8001614:	d112      	bne.n	800163c <parseCommands+0x258>
		stop(handler_Motor_Array); // Apagamos los motores
 8001616:	4820      	ldr	r0, [pc, #128]	; (8001698 <parseCommands+0x2b4>)
 8001618:	f000 ff3c 	bl	8002494 <stop>
		stopTimer(&handlerTIM2_PARAMETROS_MOVIMIENTO); // Detenemos los muestreos
 800161c:	481f      	ldr	r0, [pc, #124]	; (800169c <parseCommands+0x2b8>)
 800161e:	f002 f8f7 	bl	8003810 <stopTimer>
		flag_Go_Straigh   = RESET;
 8001622:	4b1f      	ldr	r3, [pc, #124]	; (80016a0 <parseCommands+0x2bc>)
 8001624:	2200      	movs	r2, #0
 8001626:	701a      	strb	r2, [r3, #0]
		flag_GoTo_Straigh = RESET;
 8001628:	4b21      	ldr	r3, [pc, #132]	; (80016b0 <parseCommands+0x2cc>)
 800162a:	2200      	movs	r2, #0
 800162c:	701a      	strb	r2, [r3, #0]
		flag_Roll         = RESET;
 800162e:	4b23      	ldr	r3, [pc, #140]	; (80016bc <parseCommands+0x2d8>)
 8001630:	2200      	movs	r2, #0
 8001632:	701a      	strb	r2, [r3, #0]
		flag_RollTo       = RESET;
 8001634:	4b24      	ldr	r3, [pc, #144]	; (80016c8 <parseCommands+0x2e4>)
 8001636:	2200      	movs	r2, #0
 8001638:	701a      	strb	r2, [r3, #0]
}
 800163a:	e003      	b.n	8001644 <parseCommands+0x260>
		writeMsg(&handlerUSART, "Comando Incorrecto :c \n");
 800163c:	492a      	ldr	r1, [pc, #168]	; (80016e8 <parseCommands+0x304>)
 800163e:	480b      	ldr	r0, [pc, #44]	; (800166c <parseCommands+0x288>)
 8001640:	f005 fb54 	bl	8006cec <writeMsg>
}
 8001644:	bf00      	nop
 8001646:	3708      	adds	r7, #8
 8001648:	46bd      	mov	sp, r7
 800164a:	bd80      	pop	{r7, pc}
 800164c:	200004d4 	.word	0x200004d4
 8001650:	20000490 	.word	0x20000490
 8001654:	2000048c 	.word	0x2000048c
 8001658:	20000488 	.word	0x20000488
 800165c:	20000468 	.word	0x20000468
 8001660:	0800d040 	.word	0x0800d040
 8001664:	0800d050 	.word	0x0800d050
 8001668:	0800d058 	.word	0x0800d058
 800166c:	20000314 	.word	0x20000314
 8001670:	0800d06c 	.word	0x0800d06c
 8001674:	0800d094 	.word	0x0800d094
 8001678:	0800d0b0 	.word	0x0800d0b0
 800167c:	0800d0d8 	.word	0x0800d0d8
 8001680:	0800d0f8 	.word	0x0800d0f8
 8001684:	0800d12c 	.word	0x0800d12c
 8001688:	0800d13c 	.word	0x0800d13c
 800168c:	0800d140 	.word	0x0800d140
 8001690:	20000516 	.word	0x20000516
 8001694:	20000514 	.word	0x20000514
 8001698:	200003c4 	.word	0x200003c4
 800169c:	200002bc 	.word	0x200002bc
 80016a0:	20000519 	.word	0x20000519
 80016a4:	0800d144 	.word	0x0800d144
 80016a8:	0800d164 	.word	0x0800d164
 80016ac:	20000548 	.word	0x20000548
 80016b0:	2000051a 	.word	0x2000051a
 80016b4:	0800d16c 	.word	0x0800d16c
 80016b8:	0800d190 	.word	0x0800d190
 80016bc:	2000051c 	.word	0x2000051c
 80016c0:	0800d198 	.word	0x0800d198
 80016c4:	0800d1bc 	.word	0x0800d1bc
 80016c8:	2000051d 	.word	0x2000051d
 80016cc:	0800d1c4 	.word	0x0800d1c4
 80016d0:	0800d1e8 	.word	0x0800d1e8
 80016d4:	20000528 	.word	0x20000528
 80016d8:	200005b0 	.word	0x200005b0
 80016dc:	0800d1f0 	.word	0x0800d1f0
 80016e0:	0800d214 	.word	0x0800d214
 80016e4:	0800d038 	.word	0x0800d038
 80016e8:	0800d21c 	.word	0x0800d21c

080016ec <usart2Rx_Callback>:


// Interrupcion usart 1
void usart2Rx_Callback(void){
 80016ec:	b580      	push	{r7, lr}
 80016ee:	af00      	add	r7, sp, #0
	rxData = getRxData();
 80016f0:	f005 fb24 	bl	8006d3c <getRxData>
 80016f4:	4603      	mov	r3, r0
 80016f6:	461a      	mov	r2, r3
 80016f8:	4b01      	ldr	r3, [pc, #4]	; (8001700 <usart2Rx_Callback+0x14>)
 80016fa:	701a      	strb	r2, [r3, #0]
}
 80016fc:	bf00      	nop
 80016fe:	bd80      	pop	{r7, pc}
 8001700:	20000466 	.word	0x20000466

08001704 <BasicTimer3_Callback>:


//Interrupción Timer 3
void BasicTimer3_Callback(void){
 8001704:	b580      	push	{r7, lr}
 8001706:	af00      	add	r7, sp, #0
	GPIOxTooglePin(&handlerPinA5);
 8001708:	4802      	ldr	r0, [pc, #8]	; (8001714 <BasicTimer3_Callback+0x10>)
 800170a:	f003 fa80 	bl	8004c0e <GPIOxTooglePin>
}
 800170e:	bf00      	nop
 8001710:	bd80      	pop	{r7, pc}
 8001712:	bf00      	nop
 8001714:	200001fc 	.word	0x200001fc

08001718 <BasicTimer2_Callback>:

//Interrupcion Timer 2

void BasicTimer2_Callback(void){
 8001718:	b480      	push	{r7}
 800171a:	af00      	add	r7, sp, #0

	// Levantamos bandera que calcula el angulo actual
	flag_angulo = SET;
 800171c:	4b0c      	ldr	r3, [pc, #48]	; (8001750 <BasicTimer2_Callback+0x38>)
 800171e:	2201      	movs	r2, #1
 8001720:	701a      	strb	r2, [r3, #0]

	// Levantamos la bandera que corresponde con los calculos  odometricos del robot, como la distancia
	// Recorrida, la posicion actual y la velocidad

	//----------------Accion a realizar con un tiempo especifico--------------------
	if(counting_action >= timeAction_TIMER_Sampling){
 8001722:	4b0c      	ldr	r3, [pc, #48]	; (8001754 <BasicTimer2_Callback+0x3c>)
 8001724:	781b      	ldrb	r3, [r3, #0]
 8001726:	b29a      	uxth	r2, r3
 8001728:	4b0b      	ldr	r3, [pc, #44]	; (8001758 <BasicTimer2_Callback+0x40>)
 800172a:	881b      	ldrh	r3, [r3, #0]
 800172c:	429a      	cmp	r2, r3
 800172e:	d803      	bhi.n	8001738 <BasicTimer2_Callback+0x20>
			flag_measurements = SET;
 8001730:	4b0a      	ldr	r3, [pc, #40]	; (800175c <BasicTimer2_Callback+0x44>)
 8001732:	2201      	movs	r2, #1
 8001734:	701a      	strb	r2, [r3, #0]
	}else{ counting_action++; }

	// EN LA FUNCION 'GO' ESTAN LAS DOS BANDERAS SE ANALIZARAN Y SE EJECUTARAN
}
 8001736:	e005      	b.n	8001744 <BasicTimer2_Callback+0x2c>
	}else{ counting_action++; }
 8001738:	4b07      	ldr	r3, [pc, #28]	; (8001758 <BasicTimer2_Callback+0x40>)
 800173a:	881b      	ldrh	r3, [r3, #0]
 800173c:	3301      	adds	r3, #1
 800173e:	b29a      	uxth	r2, r3
 8001740:	4b05      	ldr	r3, [pc, #20]	; (8001758 <BasicTimer2_Callback+0x40>)
 8001742:	801a      	strh	r2, [r3, #0]
}
 8001744:	bf00      	nop
 8001746:	46bd      	mov	sp, r7
 8001748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174c:	4770      	bx	lr
 800174e:	bf00      	nop
 8001750:	20000517 	.word	0x20000517
 8001754:	20000000 	.word	0x20000000
 8001758:	20000522 	.word	0x20000522
 800175c:	20000518 	.word	0x20000518

08001760 <callback_extInt1>:


//Interrupciones de Exti
void callback_extInt1(void){
 8001760:	b480      	push	{r7}
 8001762:	af00      	add	r7, sp, #0
	// Aumentamos las cuentas
	handler_Motor_Array[0]->parametersMotor.counts++;
 8001764:	4b05      	ldr	r3, [pc, #20]	; (800177c <callback_extInt1+0x1c>)
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	791a      	ldrb	r2, [r3, #4]
 800176a:	3201      	adds	r2, #1
 800176c:	b2d2      	uxtb	r2, r2
 800176e:	711a      	strb	r2, [r3, #4]
}
 8001770:	bf00      	nop
 8001772:	46bd      	mov	sp, r7
 8001774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001778:	4770      	bx	lr
 800177a:	bf00      	nop
 800177c:	200003c4 	.word	0x200003c4

08001780 <callback_extInt3>:

void callback_extInt3(void){
 8001780:	b480      	push	{r7}
 8001782:	af00      	add	r7, sp, #0
	// Aumentamos las cuentas
	handler_Motor_Array[1]->parametersMotor.counts++;
 8001784:	4b05      	ldr	r3, [pc, #20]	; (800179c <callback_extInt3+0x1c>)
 8001786:	685b      	ldr	r3, [r3, #4]
 8001788:	791a      	ldrb	r2, [r3, #4]
 800178a:	3201      	adds	r2, #1
 800178c:	b2d2      	uxtb	r2, r2
 800178e:	711a      	strb	r2, [r3, #4]
}
 8001790:	bf00      	nop
 8001792:	46bd      	mov	sp, r7
 8001794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001798:	4770      	bx	lr
 800179a:	bf00      	nop
 800179c:	200003c4 	.word	0x200003c4

080017a0 <calibracionGyros>:
//Definicion de funciones varias


// Calibracion Gyros:

float calibracionGyros (MPUAccel_Config *ptrMPUAccel, uint8_t axis){
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b088      	sub	sp, #32
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
 80017a8:	460b      	mov	r3, r1
 80017aa:	70fb      	strb	r3, [r7, #3]

	uint16_t  numMedidas = 200;
 80017ac:	23c8      	movs	r3, #200	; 0xc8
 80017ae:	827b      	strh	r3, [r7, #18]
	float     medidas    = 0;
 80017b0:	f04f 0300 	mov.w	r3, #0
 80017b4:	60fb      	str	r3, [r7, #12]
	float     suma       = 0;
 80017b6:	f04f 0300 	mov.w	r3, #0
 80017ba:	61fb      	str	r3, [r7, #28]
	uint8_t   contador   = 0;
 80017bc:	2300      	movs	r3, #0
 80017be:	76fb      	strb	r3, [r7, #27]
	float     promedio   = 0;
 80017c0:	f04f 0300 	mov.w	r3, #0
 80017c4:	617b      	str	r3, [r7, #20]

	switch (axis) {
 80017c6:	78fb      	ldrb	r3, [r7, #3]
 80017c8:	2b02      	cmp	r3, #2
 80017ca:	d061      	beq.n	8001890 <calibracionGyros+0xf0>
 80017cc:	2b02      	cmp	r3, #2
 80017ce:	dc70      	bgt.n	80018b2 <calibracionGyros+0x112>
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d015      	beq.n	8001800 <calibracionGyros+0x60>
 80017d4:	2b01      	cmp	r3, #1
 80017d6:	d037      	beq.n	8001848 <calibracionGyros+0xa8>
				delay_ms(1); // esperamos 1 milisegundo
			}
			promedio = suma / numMedidas;
			break;
		}default:{
			break;
 80017d8:	e06b      	b.n	80018b2 <calibracionGyros+0x112>
				medidas = readGyro_X(ptrMPUAccel);
 80017da:	6878      	ldr	r0, [r7, #4]
 80017dc:	f003 fbb8 	bl	8004f50 <readGyro_X>
 80017e0:	ed87 0a03 	vstr	s0, [r7, #12]
				suma += medidas;
 80017e4:	ed97 7a07 	vldr	s14, [r7, #28]
 80017e8:	edd7 7a03 	vldr	s15, [r7, #12]
 80017ec:	ee77 7a27 	vadd.f32	s15, s14, s15
 80017f0:	edc7 7a07 	vstr	s15, [r7, #28]
				contador++;
 80017f4:	7efb      	ldrb	r3, [r7, #27]
 80017f6:	3301      	adds	r3, #1
 80017f8:	76fb      	strb	r3, [r7, #27]
				delay_ms(1); // esperamos 1 milisegundo
 80017fa:	2001      	movs	r0, #1
 80017fc:	f001 fd80 	bl	8003300 <delay_ms>
			while (contador < numMedidas){
 8001800:	7efb      	ldrb	r3, [r7, #27]
 8001802:	b29b      	uxth	r3, r3
 8001804:	8a7a      	ldrh	r2, [r7, #18]
 8001806:	429a      	cmp	r2, r3
 8001808:	d8e7      	bhi.n	80017da <calibracionGyros+0x3a>
			promedio = suma / numMedidas;
 800180a:	8a7b      	ldrh	r3, [r7, #18]
 800180c:	ee07 3a90 	vmov	s15, r3
 8001810:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001814:	edd7 6a07 	vldr	s13, [r7, #28]
 8001818:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800181c:	edc7 7a05 	vstr	s15, [r7, #20]
			break;
 8001820:	e048      	b.n	80018b4 <calibracionGyros+0x114>
				medidas = readGyro_Y(ptrMPUAccel);
 8001822:	6878      	ldr	r0, [r7, #4]
 8001824:	f003 fc1c 	bl	8005060 <readGyro_Y>
 8001828:	ed87 0a03 	vstr	s0, [r7, #12]
				suma += medidas;
 800182c:	ed97 7a07 	vldr	s14, [r7, #28]
 8001830:	edd7 7a03 	vldr	s15, [r7, #12]
 8001834:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001838:	edc7 7a07 	vstr	s15, [r7, #28]
				contador++;
 800183c:	7efb      	ldrb	r3, [r7, #27]
 800183e:	3301      	adds	r3, #1
 8001840:	76fb      	strb	r3, [r7, #27]
				delay_ms(1); // esperamos 1 milisegundo
 8001842:	2001      	movs	r0, #1
 8001844:	f001 fd5c 	bl	8003300 <delay_ms>
			while (contador < numMedidas){
 8001848:	7efb      	ldrb	r3, [r7, #27]
 800184a:	b29b      	uxth	r3, r3
 800184c:	8a7a      	ldrh	r2, [r7, #18]
 800184e:	429a      	cmp	r2, r3
 8001850:	d8e7      	bhi.n	8001822 <calibracionGyros+0x82>
			promedio = suma / numMedidas;
 8001852:	8a7b      	ldrh	r3, [r7, #18]
 8001854:	ee07 3a90 	vmov	s15, r3
 8001858:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800185c:	edd7 6a07 	vldr	s13, [r7, #28]
 8001860:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001864:	edc7 7a05 	vstr	s15, [r7, #20]
			break;
 8001868:	e024      	b.n	80018b4 <calibracionGyros+0x114>
				medidas = readGyro_Z(ptrMPUAccel);
 800186a:	6878      	ldr	r0, [r7, #4]
 800186c:	f003 fc80 	bl	8005170 <readGyro_Z>
 8001870:	ed87 0a03 	vstr	s0, [r7, #12]
				suma += medidas;
 8001874:	ed97 7a07 	vldr	s14, [r7, #28]
 8001878:	edd7 7a03 	vldr	s15, [r7, #12]
 800187c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001880:	edc7 7a07 	vstr	s15, [r7, #28]
				contador++;
 8001884:	7efb      	ldrb	r3, [r7, #27]
 8001886:	3301      	adds	r3, #1
 8001888:	76fb      	strb	r3, [r7, #27]
				delay_ms(1); // esperamos 1 milisegundo
 800188a:	2001      	movs	r0, #1
 800188c:	f001 fd38 	bl	8003300 <delay_ms>
			while (contador < numMedidas){
 8001890:	7efb      	ldrb	r3, [r7, #27]
 8001892:	b29b      	uxth	r3, r3
 8001894:	8a7a      	ldrh	r2, [r7, #18]
 8001896:	429a      	cmp	r2, r3
 8001898:	d8e7      	bhi.n	800186a <calibracionGyros+0xca>
			promedio = suma / numMedidas;
 800189a:	8a7b      	ldrh	r3, [r7, #18]
 800189c:	ee07 3a90 	vmov	s15, r3
 80018a0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80018a4:	edd7 6a07 	vldr	s13, [r7, #28]
 80018a8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80018ac:	edc7 7a05 	vstr	s15, [r7, #20]
			break;
 80018b0:	e000      	b.n	80018b4 <calibracionGyros+0x114>
			break;
 80018b2:	bf00      	nop
		}
	}


	return promedio;
 80018b4:	697b      	ldr	r3, [r7, #20]
 80018b6:	ee07 3a90 	vmov	s15, r3
}
 80018ba:	eeb0 0a67 	vmov.f32	s0, s15
 80018be:	3720      	adds	r7, #32
 80018c0:	46bd      	mov	sp, r7
 80018c2:	bd80      	pop	{r7, pc}

080018c4 <getAngle>:


void getAngle(MPUAccel_Config *ptrMPUAccel,float angle_init, double calibr, Parameters_Position_t *ptrParameter_position){
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b088      	sub	sp, #32
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6178      	str	r0, [r7, #20]
 80018cc:	ed87 0a04 	vstr	s0, [r7, #16]
 80018d0:	ed87 1b02 	vstr	d1, [r7, #8]
 80018d4:	6079      	str	r1, [r7, #4]
	///////////////////////////MEDIDA DEL ANGULO ACUMULADO////////////////////////////////////

	//----------------Accion a Realiza cada interrupción------------------
		//Leemos el ángulo
		//Lectura velocidad angular
		float w = readGyro_Z(ptrMPUAccel) - calibr;
 80018d6:	6978      	ldr	r0, [r7, #20]
 80018d8:	f003 fc4a 	bl	8005170 <readGyro_Z>
 80018dc:	ee10 3a10 	vmov	r3, s0
 80018e0:	4618      	mov	r0, r3
 80018e2:	f7fe fe49 	bl	8000578 <__aeabi_f2d>
 80018e6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80018ea:	f7fe fce5 	bl	80002b8 <__aeabi_dsub>
 80018ee:	4602      	mov	r2, r0
 80018f0:	460b      	mov	r3, r1
 80018f2:	4610      	mov	r0, r2
 80018f4:	4619      	mov	r1, r3
 80018f6:	f7ff f98f 	bl	8000c18 <__aeabi_d2f>
 80018fa:	4603      	mov	r3, r0
 80018fc:	61fb      	str	r3, [r7, #28]
		//Calculo angulo
		float ang_d = angle_init + (w * 16)/1000; // conversion de velocidad angular a grados absolutos con respecto al inicio del programa
 80018fe:	edd7 7a07 	vldr	s15, [r7, #28]
 8001902:	eeb3 7a00 	vmov.f32	s14, #48	; 0x41800000  16.0
 8001906:	ee27 7a87 	vmul.f32	s14, s15, s14
 800190a:	eddf 6a19 	vldr	s13, [pc, #100]	; 8001970 <getAngle+0xac>
 800190e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001912:	ed97 7a04 	vldr	s14, [r7, #16]
 8001916:	ee77 7a27 	vadd.f32	s15, s14, s15
 800191a:	edc7 7a06 	vstr	s15, [r7, #24]

		ptrParameter_position->grad_relativo = ang_d;
 800191e:	69b8      	ldr	r0, [r7, #24]
 8001920:	f7fe fe2a 	bl	8000578 <__aeabi_f2d>
 8001924:	4602      	mov	r2, r0
 8001926:	460b      	mov	r3, r1
 8001928:	6879      	ldr	r1, [r7, #4]
 800192a:	e9c1 2300 	strd	r2, r3, [r1]

		//Acumulamos los angulos
		sum_ang += ptrParameter_position->grad_relativo;
 800192e:	4b11      	ldr	r3, [pc, #68]	; (8001974 <getAngle+0xb0>)
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	4618      	mov	r0, r3
 8001934:	f7fe fe20 	bl	8000578 <__aeabi_f2d>
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800193e:	f7fe fcbd 	bl	80002bc <__adddf3>
 8001942:	4602      	mov	r2, r0
 8001944:	460b      	mov	r3, r1
 8001946:	4610      	mov	r0, r2
 8001948:	4619      	mov	r1, r3
 800194a:	f7ff f965 	bl	8000c18 <__aeabi_d2f>
 800194e:	4603      	mov	r3, r0
 8001950:	4a08      	ldr	r2, [pc, #32]	; (8001974 <getAngle+0xb0>)
 8001952:	6013      	str	r3, [r2, #0]
		//Se acumula el tiempo
		time_accumulated += handlerTIM2_PARAMETROS_MOVIMIENTO.TIMx_Config.TIMx_period;
 8001954:	4b08      	ldr	r3, [pc, #32]	; (8001978 <getAngle+0xb4>)
 8001956:	68db      	ldr	r3, [r3, #12]
 8001958:	b29a      	uxth	r2, r3
 800195a:	4b08      	ldr	r3, [pc, #32]	; (800197c <getAngle+0xb8>)
 800195c:	881b      	ldrh	r3, [r3, #0]
 800195e:	4413      	add	r3, r2
 8001960:	b29a      	uxth	r2, r3
 8001962:	4b06      	ldr	r3, [pc, #24]	; (800197c <getAngle+0xb8>)
 8001964:	801a      	strh	r2, [r3, #0]
}
 8001966:	bf00      	nop
 8001968:	3720      	adds	r7, #32
 800196a:	46bd      	mov	sp, r7
 800196c:	bd80      	pop	{r7, pc}
 800196e:	bf00      	nop
 8001970:	447a0000 	.word	0x447a0000
 8001974:	20000608 	.word	0x20000608
 8001978:	200002bc 	.word	0x200002bc
 800197c:	20000520 	.word	0x20000520

08001980 <get_measuremets_parameters>:

void get_measuremets_parameters(Motor_Handler_t *ptrMotorHandler[2], Parameters_Position_t *ptrParameter_position, state_t operation_mode){
 8001980:	b580      	push	{r7, lr}
 8001982:	ed2d 8b02 	vpush	{d8}
 8001986:	b084      	sub	sp, #16
 8001988:	af00      	add	r7, sp, #0
 800198a:	60f8      	str	r0, [r7, #12]
 800198c:	60b9      	str	r1, [r7, #8]
 800198e:	4613      	mov	r3, r2
 8001990:	71fb      	strb	r3, [r7, #7]

	//Verificamos el modo
	if(operation_mode == sLine){ // Levantamos la vandera que calcula todos los parametros necesarios para el control
 8001992:	79fb      	ldrb	r3, [r7, #7]
 8001994:	2b00      	cmp	r3, #0
 8001996:	f040 81d5 	bne.w	8001d44 <get_measuremets_parameters+0x3c4>

			//Guardamos el tiempo entre acciones especificas
			time_accion = time_accumulated;
 800199a:	4bab      	ldr	r3, [pc, #684]	; (8001c48 <get_measuremets_parameters+0x2c8>)
 800199c:	881b      	ldrh	r3, [r3, #0]
 800199e:	461a      	mov	r2, r3
 80019a0:	4baa      	ldr	r3, [pc, #680]	; (8001c4c <get_measuremets_parameters+0x2cc>)
 80019a2:	601a      	str	r2, [r3, #0]
			//Calculamos el angulo promedio y la establecemos como el angulo relativo
			promAng = sum_ang / counting_action;
 80019a4:	4baa      	ldr	r3, [pc, #680]	; (8001c50 <get_measuremets_parameters+0x2d0>)
 80019a6:	edd3 6a00 	vldr	s13, [r3]
 80019aa:	4baa      	ldr	r3, [pc, #680]	; (8001c54 <get_measuremets_parameters+0x2d4>)
 80019ac:	881b      	ldrh	r3, [r3, #0]
 80019ae:	ee07 3a90 	vmov	s15, r3
 80019b2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80019b6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80019ba:	4ba7      	ldr	r3, [pc, #668]	; (8001c58 <get_measuremets_parameters+0x2d8>)
 80019bc:	edc3 7a00 	vstr	s15, [r3]
			ptrParameter_position->rad_relativo = (promAng * M_PI) / 180; //[rad]
 80019c0:	4ba5      	ldr	r3, [pc, #660]	; (8001c58 <get_measuremets_parameters+0x2d8>)
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	4618      	mov	r0, r3
 80019c6:	f7fe fdd7 	bl	8000578 <__aeabi_f2d>
 80019ca:	a39b      	add	r3, pc, #620	; (adr r3, 8001c38 <get_measuremets_parameters+0x2b8>)
 80019cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019d0:	f7fe fe2a 	bl	8000628 <__aeabi_dmul>
 80019d4:	4602      	mov	r2, r0
 80019d6:	460b      	mov	r3, r1
 80019d8:	4610      	mov	r0, r2
 80019da:	4619      	mov	r1, r3
 80019dc:	f04f 0200 	mov.w	r2, #0
 80019e0:	4b9e      	ldr	r3, [pc, #632]	; (8001c5c <get_measuremets_parameters+0x2dc>)
 80019e2:	f7fe ff4b 	bl	800087c <__aeabi_ddiv>
 80019e6:	4602      	mov	r2, r0
 80019e8:	460b      	mov	r3, r1
 80019ea:	68b9      	ldr	r1, [r7, #8]
 80019ec:	e9c1 2302 	strd	r2, r3, [r1, #8]

			ptrParameter_position->grad_global += atan2(sin((sum_ang * M_PI) / 180),
 80019f0:	4b97      	ldr	r3, [pc, #604]	; (8001c50 <get_measuremets_parameters+0x2d0>)
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	4618      	mov	r0, r3
 80019f6:	f7fe fdbf 	bl	8000578 <__aeabi_f2d>
 80019fa:	a38f      	add	r3, pc, #572	; (adr r3, 8001c38 <get_measuremets_parameters+0x2b8>)
 80019fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a00:	f7fe fe12 	bl	8000628 <__aeabi_dmul>
 8001a04:	4602      	mov	r2, r0
 8001a06:	460b      	mov	r3, r1
 8001a08:	4610      	mov	r0, r2
 8001a0a:	4619      	mov	r1, r3
 8001a0c:	f04f 0200 	mov.w	r2, #0
 8001a10:	4b92      	ldr	r3, [pc, #584]	; (8001c5c <get_measuremets_parameters+0x2dc>)
 8001a12:	f7fe ff33 	bl	800087c <__aeabi_ddiv>
 8001a16:	4602      	mov	r2, r0
 8001a18:	460b      	mov	r3, r1
 8001a1a:	ec43 2b17 	vmov	d7, r2, r3
 8001a1e:	eeb0 0a47 	vmov.f32	s0, s14
 8001a22:	eef0 0a67 	vmov.f32	s1, s15
 8001a26:	f009 f977 	bl	800ad18 <sin>
 8001a2a:	eeb0 8a40 	vmov.f32	s16, s0
 8001a2e:	eef0 8a60 	vmov.f32	s17, s1
					  	  	  	  	  	  	  	  	    cos((sum_ang * M_PI) / 180)) * (180 / M_PI); //[°] angulo acumulado global en grados
 8001a32:	4b87      	ldr	r3, [pc, #540]	; (8001c50 <get_measuremets_parameters+0x2d0>)
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	4618      	mov	r0, r3
 8001a38:	f7fe fd9e 	bl	8000578 <__aeabi_f2d>
 8001a3c:	a37e      	add	r3, pc, #504	; (adr r3, 8001c38 <get_measuremets_parameters+0x2b8>)
 8001a3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a42:	f7fe fdf1 	bl	8000628 <__aeabi_dmul>
 8001a46:	4602      	mov	r2, r0
 8001a48:	460b      	mov	r3, r1
 8001a4a:	4610      	mov	r0, r2
 8001a4c:	4619      	mov	r1, r3
			ptrParameter_position->grad_global += atan2(sin((sum_ang * M_PI) / 180),
 8001a4e:	f04f 0200 	mov.w	r2, #0
 8001a52:	4b82      	ldr	r3, [pc, #520]	; (8001c5c <get_measuremets_parameters+0x2dc>)
 8001a54:	f7fe ff12 	bl	800087c <__aeabi_ddiv>
 8001a58:	4602      	mov	r2, r0
 8001a5a:	460b      	mov	r3, r1
 8001a5c:	ec43 2b17 	vmov	d7, r2, r3
 8001a60:	eeb0 0a47 	vmov.f32	s0, s14
 8001a64:	eef0 0a67 	vmov.f32	s1, s15
 8001a68:	f009 f8ba 	bl	800abe0 <cos>
 8001a6c:	eeb0 7a40 	vmov.f32	s14, s0
 8001a70:	eef0 7a60 	vmov.f32	s15, s1
 8001a74:	eeb0 1a47 	vmov.f32	s2, s14
 8001a78:	eef0 1a67 	vmov.f32	s3, s15
 8001a7c:	eeb0 0a48 	vmov.f32	s0, s16
 8001a80:	eef0 0a68 	vmov.f32	s1, s17
 8001a84:	f009 f9a0 	bl	800adc8 <atan2>
 8001a88:	ec51 0b10 	vmov	r0, r1, d0
					  	  	  	  	  	  	  	  	    cos((sum_ang * M_PI) / 180)) * (180 / M_PI); //[°] angulo acumulado global en grados
 8001a8c:	a36c      	add	r3, pc, #432	; (adr r3, 8001c40 <get_measuremets_parameters+0x2c0>)
 8001a8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a92:	f7fe fdc9 	bl	8000628 <__aeabi_dmul>
 8001a96:	4602      	mov	r2, r0
 8001a98:	460b      	mov	r3, r1
 8001a9a:	4610      	mov	r0, r2
 8001a9c:	4619      	mov	r1, r3
			ptrParameter_position->grad_global += atan2(sin((sum_ang * M_PI) / 180),
 8001a9e:	68bb      	ldr	r3, [r7, #8]
 8001aa0:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8001aa4:	f7fe fc0a 	bl	80002bc <__adddf3>
 8001aa8:	4602      	mov	r2, r0
 8001aaa:	460b      	mov	r3, r1
 8001aac:	68b9      	ldr	r1, [r7, #8]
 8001aae:	e9c1 2306 	strd	r2, r3, [r1, #24]

			ptrParameter_position->rad_global = atan2(sin((ptrParameter_position->grad_global * M_PI) / 180),
 8001ab2:	68bb      	ldr	r3, [r7, #8]
 8001ab4:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8001ab8:	a35f      	add	r3, pc, #380	; (adr r3, 8001c38 <get_measuremets_parameters+0x2b8>)
 8001aba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001abe:	f7fe fdb3 	bl	8000628 <__aeabi_dmul>
 8001ac2:	4602      	mov	r2, r0
 8001ac4:	460b      	mov	r3, r1
 8001ac6:	4610      	mov	r0, r2
 8001ac8:	4619      	mov	r1, r3
 8001aca:	f04f 0200 	mov.w	r2, #0
 8001ace:	4b63      	ldr	r3, [pc, #396]	; (8001c5c <get_measuremets_parameters+0x2dc>)
 8001ad0:	f7fe fed4 	bl	800087c <__aeabi_ddiv>
 8001ad4:	4602      	mov	r2, r0
 8001ad6:	460b      	mov	r3, r1
 8001ad8:	ec43 2b17 	vmov	d7, r2, r3
 8001adc:	eeb0 0a47 	vmov.f32	s0, s14
 8001ae0:	eef0 0a67 	vmov.f32	s1, s15
 8001ae4:	f009 f918 	bl	800ad18 <sin>
 8001ae8:	eeb0 8a40 	vmov.f32	s16, s0
 8001aec:	eef0 8a60 	vmov.f32	s17, s1
													  cos((ptrParameter_position->grad_global * M_PI) / 180)); //[rad]
 8001af0:	68bb      	ldr	r3, [r7, #8]
 8001af2:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8001af6:	a350      	add	r3, pc, #320	; (adr r3, 8001c38 <get_measuremets_parameters+0x2b8>)
 8001af8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001afc:	f7fe fd94 	bl	8000628 <__aeabi_dmul>
 8001b00:	4602      	mov	r2, r0
 8001b02:	460b      	mov	r3, r1
 8001b04:	4610      	mov	r0, r2
 8001b06:	4619      	mov	r1, r3
			ptrParameter_position->rad_global = atan2(sin((ptrParameter_position->grad_global * M_PI) / 180),
 8001b08:	f04f 0200 	mov.w	r2, #0
 8001b0c:	4b53      	ldr	r3, [pc, #332]	; (8001c5c <get_measuremets_parameters+0x2dc>)
 8001b0e:	f7fe feb5 	bl	800087c <__aeabi_ddiv>
 8001b12:	4602      	mov	r2, r0
 8001b14:	460b      	mov	r3, r1
 8001b16:	ec43 2b17 	vmov	d7, r2, r3
 8001b1a:	eeb0 0a47 	vmov.f32	s0, s14
 8001b1e:	eef0 0a67 	vmov.f32	s1, s15
 8001b22:	f009 f85d 	bl	800abe0 <cos>
 8001b26:	eeb0 7a40 	vmov.f32	s14, s0
 8001b2a:	eef0 7a60 	vmov.f32	s15, s1
 8001b2e:	eeb0 1a47 	vmov.f32	s2, s14
 8001b32:	eef0 1a67 	vmov.f32	s3, s15
 8001b36:	eeb0 0a48 	vmov.f32	s0, s16
 8001b3a:	eef0 0a68 	vmov.f32	s1, s17
 8001b3e:	f009 f943 	bl	800adc8 <atan2>
 8001b42:	eeb0 7a40 	vmov.f32	s14, s0
 8001b46:	eef0 7a60 	vmov.f32	s15, s1
 8001b4a:	68bb      	ldr	r3, [r7, #8]
 8001b4c:	ed83 7b04 	vstr	d7, [r3, #16]

			// Con la siguiente accion conseguimos que el angulo que deseamos solo este dentro del rango [-pi,pi]
			ptrParameter_position->rad_relativo = atan2(sin(ptrParameter_position->rad_relativo),
 8001b50:	68bb      	ldr	r3, [r7, #8]
 8001b52:	ed93 7b02 	vldr	d7, [r3, #8]
 8001b56:	eeb0 0a47 	vmov.f32	s0, s14
 8001b5a:	eef0 0a67 	vmov.f32	s1, s15
 8001b5e:	f009 f8db 	bl	800ad18 <sin>
 8001b62:	eeb0 8a40 	vmov.f32	s16, s0
 8001b66:	eef0 8a60 	vmov.f32	s17, s1
 8001b6a:	68bb      	ldr	r3, [r7, #8]
 8001b6c:	ed93 7b02 	vldr	d7, [r3, #8]
 8001b70:	eeb0 0a47 	vmov.f32	s0, s14
 8001b74:	eef0 0a67 	vmov.f32	s1, s15
 8001b78:	f009 f832 	bl	800abe0 <cos>
 8001b7c:	eeb0 7a40 	vmov.f32	s14, s0
 8001b80:	eef0 7a60 	vmov.f32	s15, s1
 8001b84:	eeb0 1a47 	vmov.f32	s2, s14
 8001b88:	eef0 1a67 	vmov.f32	s3, s15
 8001b8c:	eeb0 0a48 	vmov.f32	s0, s16
 8001b90:	eef0 0a68 	vmov.f32	s1, s17
 8001b94:	f009 f918 	bl	800adc8 <atan2>
 8001b98:	eeb0 7a40 	vmov.f32	s14, s0
 8001b9c:	eef0 7a60 	vmov.f32	s15, s1
 8001ba0:	68bb      	ldr	r3, [r7, #8]
 8001ba2:	ed83 7b02 	vstr	d7, [r3, #8]
														cos(ptrParameter_position->rad_relativo));

			//Calculamos la velocidad
			if (Mode_dir.direction_s_r == SET){
 8001ba6:	4b2e      	ldr	r3, [pc, #184]	; (8001c60 <get_measuremets_parameters+0x2e0>)
 8001ba8:	785b      	ldrb	r3, [r3, #1]
 8001baa:	2b01      	cmp	r3, #1
 8001bac:	d15e      	bne.n	8001c6c <get_measuremets_parameters+0x2ec>

				// SI estamos aqui se tiene una direccion deseada hacia adelante
				// almacenamos las variables de velocidad y dirección en función de hacia donde se este llendo

				ptrMotorHandler[0]->parametersMotor.dis = (paso_mm_1 * ptrMotorHandler[0]->parametersMotor.counts);// Calculamos la distancia recorrida contando cuantos pasos a dado la rueda izquierda //[mm]
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	791b      	ldrb	r3, [r3, #4]
 8001bb4:	ee07 3a90 	vmov	s15, r3
 8001bb8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001bbc:	4b29      	ldr	r3, [pc, #164]	; (8001c64 <get_measuremets_parameters+0x2e4>)
 8001bbe:	edd3 7a00 	vldr	s15, [r3]
 8001bc2:	68fb      	ldr	r3, [r7, #12]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001bca:	edc3 7a03 	vstr	s15, [r3, #12]
				ptrMotorHandler[1]->parametersMotor.dis = (paso_mm_2 * ptrMotorHandler[1]->parametersMotor.counts);// Calculamos la distancia recorrida contando cuantos pasos a dado la rueda derecha   //[mm]
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	3304      	adds	r3, #4
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	791b      	ldrb	r3, [r3, #4]
 8001bd6:	ee07 3a90 	vmov	s15, r3
 8001bda:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001bde:	4b22      	ldr	r3, [pc, #136]	; (8001c68 <get_measuremets_parameters+0x2e8>)
 8001be0:	edd3 7a00 	vldr	s15, [r3]
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	3304      	adds	r3, #4
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001bee:	edc3 7a03 	vstr	s15, [r3, #12]
				ptrMotorHandler[0]->parametersMotor.vel = ptrMotorHandler[0]->parametersMotor.dis / time_accion; // Calculamos la velocidad de la rueda izquierda     //[m/s]
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	edd3 6a03 	vldr	s13, [r3, #12]
 8001bfa:	4b14      	ldr	r3, [pc, #80]	; (8001c4c <get_measuremets_parameters+0x2cc>)
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	ee07 3a90 	vmov	s15, r3
 8001c02:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001c0e:	edc3 7a02 	vstr	s15, [r3, #8]
				ptrMotorHandler[1]->parametersMotor.vel = ptrMotorHandler[1]->parametersMotor.dis / time_accion; // Calculamos la velocidad de la rueda derecha    //[m/s]
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	3304      	adds	r3, #4
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	edd3 6a03 	vldr	s13, [r3, #12]
 8001c1c:	4b0b      	ldr	r3, [pc, #44]	; (8001c4c <get_measuremets_parameters+0x2cc>)
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	ee07 3a90 	vmov	s15, r3
 8001c24:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	3304      	adds	r3, #4
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001c32:	edc3 7a02 	vstr	s15, [r3, #8]
 8001c36:	e065      	b.n	8001d04 <get_measuremets_parameters+0x384>
 8001c38:	54442d18 	.word	0x54442d18
 8001c3c:	400921fb 	.word	0x400921fb
 8001c40:	1a63c1f8 	.word	0x1a63c1f8
 8001c44:	404ca5dc 	.word	0x404ca5dc
 8001c48:	20000520 	.word	0x20000520
 8001c4c:	20000524 	.word	0x20000524
 8001c50:	20000608 	.word	0x20000608
 8001c54:	20000522 	.word	0x20000522
 8001c58:	2000060c 	.word	0x2000060c
 8001c5c:	40668000 	.word	0x40668000
 8001c60:	20000514 	.word	0x20000514
 8001c64:	20000004 	.word	0x20000004
 8001c68:	20000008 	.word	0x20000008

			}else{
				// SI estamos aqui se tiene una direccion deseada hacia atras
				// almacenamos las variables de velocidad y dirección en función de hacia donde se este llendo

				ptrMotorHandler[0]->parametersMotor.dis = -(paso_mm_1 * ptrMotorHandler[0]->parametersMotor.counts);// Calculamos la distancia recorrida contando cuantos pasos a dado la rueda izquierda //[mm]
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	791b      	ldrb	r3, [r3, #4]
 8001c72:	ee07 3a90 	vmov	s15, r3
 8001c76:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001c7a:	4b2c      	ldr	r3, [pc, #176]	; (8001d2c <get_measuremets_parameters+0x3ac>)
 8001c7c:	edd3 7a00 	vldr	s15, [r3]
 8001c80:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	eef1 7a67 	vneg.f32	s15, s15
 8001c8c:	edc3 7a03 	vstr	s15, [r3, #12]
				ptrMotorHandler[1]->parametersMotor.dis = -(paso_mm_2 * ptrMotorHandler[1]->parametersMotor.counts);// Calculamos la distancia recorrida contando cuantos pasos a dado la rueda derecha   //[mm]
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	3304      	adds	r3, #4
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	791b      	ldrb	r3, [r3, #4]
 8001c98:	ee07 3a90 	vmov	s15, r3
 8001c9c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ca0:	4b23      	ldr	r3, [pc, #140]	; (8001d30 <get_measuremets_parameters+0x3b0>)
 8001ca2:	edd3 7a00 	vldr	s15, [r3]
 8001ca6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	3304      	adds	r3, #4
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	eef1 7a67 	vneg.f32	s15, s15
 8001cb4:	edc3 7a03 	vstr	s15, [r3, #12]
				ptrMotorHandler[0]->parametersMotor.vel = -ptrMotorHandler[0]->parametersMotor.dis / time_accion; // Calculamos la velocidad de la rueda izquierda     //[m/s]
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	edd3 7a03 	vldr	s15, [r3, #12]
 8001cc0:	eef1 6a67 	vneg.f32	s13, s15
 8001cc4:	4b1b      	ldr	r3, [pc, #108]	; (8001d34 <get_measuremets_parameters+0x3b4>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	ee07 3a90 	vmov	s15, r3
 8001ccc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001cd8:	edc3 7a02 	vstr	s15, [r3, #8]
				ptrMotorHandler[1]->parametersMotor.vel = -ptrMotorHandler[1]->parametersMotor.dis / time_accion; // Calculamos la velocidad de la rueda derecha    //[m/s]
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	3304      	adds	r3, #4
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	edd3 7a03 	vldr	s15, [r3, #12]
 8001ce6:	eef1 6a67 	vneg.f32	s13, s15
 8001cea:	4b12      	ldr	r3, [pc, #72]	; (8001d34 <get_measuremets_parameters+0x3b4>)
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	ee07 3a90 	vmov	s15, r3
 8001cf2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	3304      	adds	r3, #4
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001d00:	edc3 7a02 	vstr	s15, [r3, #8]

			}

			//Reiniciamos el numero de conteos
			ptrMotorHandler[0]->parametersMotor.counts = 0;
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	2200      	movs	r2, #0
 8001d0a:	711a      	strb	r2, [r3, #4]
			ptrMotorHandler[1]->parametersMotor.counts = 0;
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	3304      	adds	r3, #4
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	2200      	movs	r2, #0
 8001d14:	711a      	strb	r2, [r3, #4]

			//Reiniciamos variable
			sum_ang = 0;
 8001d16:	4b08      	ldr	r3, [pc, #32]	; (8001d38 <get_measuremets_parameters+0x3b8>)
 8001d18:	f04f 0200 	mov.w	r2, #0
 8001d1c:	601a      	str	r2, [r3, #0]

			//Reiniciamos tiempo
			time_accumulated = 0;
 8001d1e:	4b07      	ldr	r3, [pc, #28]	; (8001d3c <get_measuremets_parameters+0x3bc>)
 8001d20:	2200      	movs	r2, #0
 8001d22:	801a      	strh	r2, [r3, #0]

			//Reiniciamos el contador de accion
			counting_action = 0;
 8001d24:	4b06      	ldr	r3, [pc, #24]	; (8001d40 <get_measuremets_parameters+0x3c0>)
 8001d26:	2200      	movs	r2, #0
 8001d28:	801a      	strh	r2, [r3, #0]
		//Combinar ambos ángulos
//		ang_complementary = ptrParameter_position->grad_relativo + ang_for_Displament;
	}
	else{  __NOP(); }

}
 8001d2a:	e1de      	b.n	80020ea <get_measuremets_parameters+0x76a>
 8001d2c:	20000004 	.word	0x20000004
 8001d30:	20000008 	.word	0x20000008
 8001d34:	20000524 	.word	0x20000524
 8001d38:	20000608 	.word	0x20000608
 8001d3c:	20000520 	.word	0x20000520
 8001d40:	20000522 	.word	0x20000522
	else if(Mode == sRoll)
 8001d44:	4bb0      	ldr	r3, [pc, #704]	; (8002008 <get_measuremets_parameters+0x688>)
 8001d46:	781b      	ldrb	r3, [r3, #0]
 8001d48:	2b01      	cmp	r3, #1
 8001d4a:	f040 81cd 	bne.w	80020e8 <get_measuremets_parameters+0x768>
			time_accion = time_accumulated;
 8001d4e:	4baf      	ldr	r3, [pc, #700]	; (800200c <get_measuremets_parameters+0x68c>)
 8001d50:	881b      	ldrh	r3, [r3, #0]
 8001d52:	461a      	mov	r2, r3
 8001d54:	4bae      	ldr	r3, [pc, #696]	; (8002010 <get_measuremets_parameters+0x690>)
 8001d56:	601a      	str	r2, [r3, #0]
			promAng = sum_ang / counting_action;
 8001d58:	4bae      	ldr	r3, [pc, #696]	; (8002014 <get_measuremets_parameters+0x694>)
 8001d5a:	edd3 6a00 	vldr	s13, [r3]
 8001d5e:	4bae      	ldr	r3, [pc, #696]	; (8002018 <get_measuremets_parameters+0x698>)
 8001d60:	881b      	ldrh	r3, [r3, #0]
 8001d62:	ee07 3a90 	vmov	s15, r3
 8001d66:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001d6a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001d6e:	4bab      	ldr	r3, [pc, #684]	; (800201c <get_measuremets_parameters+0x69c>)
 8001d70:	edc3 7a00 	vstr	s15, [r3]
			ptrParameter_position->rad_relativo = (promAng * M_PI) / 180; //[rad]
 8001d74:	4ba9      	ldr	r3, [pc, #676]	; (800201c <get_measuremets_parameters+0x69c>)
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	4618      	mov	r0, r3
 8001d7a:	f7fe fbfd 	bl	8000578 <__aeabi_f2d>
 8001d7e:	a39e      	add	r3, pc, #632	; (adr r3, 8001ff8 <get_measuremets_parameters+0x678>)
 8001d80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d84:	f7fe fc50 	bl	8000628 <__aeabi_dmul>
 8001d88:	4602      	mov	r2, r0
 8001d8a:	460b      	mov	r3, r1
 8001d8c:	4610      	mov	r0, r2
 8001d8e:	4619      	mov	r1, r3
 8001d90:	f04f 0200 	mov.w	r2, #0
 8001d94:	4ba2      	ldr	r3, [pc, #648]	; (8002020 <get_measuremets_parameters+0x6a0>)
 8001d96:	f7fe fd71 	bl	800087c <__aeabi_ddiv>
 8001d9a:	4602      	mov	r2, r0
 8001d9c:	460b      	mov	r3, r1
 8001d9e:	68b9      	ldr	r1, [r7, #8]
 8001da0:	e9c1 2302 	strd	r2, r3, [r1, #8]
			ptrParameter_position->grad_global += atan2(sin((sum_ang * M_PI) / 180),
 8001da4:	4b9b      	ldr	r3, [pc, #620]	; (8002014 <get_measuremets_parameters+0x694>)
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	4618      	mov	r0, r3
 8001daa:	f7fe fbe5 	bl	8000578 <__aeabi_f2d>
 8001dae:	a392      	add	r3, pc, #584	; (adr r3, 8001ff8 <get_measuremets_parameters+0x678>)
 8001db0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001db4:	f7fe fc38 	bl	8000628 <__aeabi_dmul>
 8001db8:	4602      	mov	r2, r0
 8001dba:	460b      	mov	r3, r1
 8001dbc:	4610      	mov	r0, r2
 8001dbe:	4619      	mov	r1, r3
 8001dc0:	f04f 0200 	mov.w	r2, #0
 8001dc4:	4b96      	ldr	r3, [pc, #600]	; (8002020 <get_measuremets_parameters+0x6a0>)
 8001dc6:	f7fe fd59 	bl	800087c <__aeabi_ddiv>
 8001dca:	4602      	mov	r2, r0
 8001dcc:	460b      	mov	r3, r1
 8001dce:	ec43 2b17 	vmov	d7, r2, r3
 8001dd2:	eeb0 0a47 	vmov.f32	s0, s14
 8001dd6:	eef0 0a67 	vmov.f32	s1, s15
 8001dda:	f008 ff9d 	bl	800ad18 <sin>
 8001dde:	eeb0 8a40 	vmov.f32	s16, s0
 8001de2:	eef0 8a60 	vmov.f32	s17, s1
					  	  	  	  	  	  	  	  	    cos((sum_ang * M_PI) / 180)) * (180 / M_PI); //[°] angulo acumulado global en grados
 8001de6:	4b8b      	ldr	r3, [pc, #556]	; (8002014 <get_measuremets_parameters+0x694>)
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	4618      	mov	r0, r3
 8001dec:	f7fe fbc4 	bl	8000578 <__aeabi_f2d>
 8001df0:	a381      	add	r3, pc, #516	; (adr r3, 8001ff8 <get_measuremets_parameters+0x678>)
 8001df2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001df6:	f7fe fc17 	bl	8000628 <__aeabi_dmul>
 8001dfa:	4602      	mov	r2, r0
 8001dfc:	460b      	mov	r3, r1
 8001dfe:	4610      	mov	r0, r2
 8001e00:	4619      	mov	r1, r3
			ptrParameter_position->grad_global += atan2(sin((sum_ang * M_PI) / 180),
 8001e02:	f04f 0200 	mov.w	r2, #0
 8001e06:	4b86      	ldr	r3, [pc, #536]	; (8002020 <get_measuremets_parameters+0x6a0>)
 8001e08:	f7fe fd38 	bl	800087c <__aeabi_ddiv>
 8001e0c:	4602      	mov	r2, r0
 8001e0e:	460b      	mov	r3, r1
 8001e10:	ec43 2b17 	vmov	d7, r2, r3
 8001e14:	eeb0 0a47 	vmov.f32	s0, s14
 8001e18:	eef0 0a67 	vmov.f32	s1, s15
 8001e1c:	f008 fee0 	bl	800abe0 <cos>
 8001e20:	eeb0 7a40 	vmov.f32	s14, s0
 8001e24:	eef0 7a60 	vmov.f32	s15, s1
 8001e28:	eeb0 1a47 	vmov.f32	s2, s14
 8001e2c:	eef0 1a67 	vmov.f32	s3, s15
 8001e30:	eeb0 0a48 	vmov.f32	s0, s16
 8001e34:	eef0 0a68 	vmov.f32	s1, s17
 8001e38:	f008 ffc6 	bl	800adc8 <atan2>
 8001e3c:	ec51 0b10 	vmov	r0, r1, d0
					  	  	  	  	  	  	  	  	    cos((sum_ang * M_PI) / 180)) * (180 / M_PI); //[°] angulo acumulado global en grados
 8001e40:	a36f      	add	r3, pc, #444	; (adr r3, 8002000 <get_measuremets_parameters+0x680>)
 8001e42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e46:	f7fe fbef 	bl	8000628 <__aeabi_dmul>
 8001e4a:	4602      	mov	r2, r0
 8001e4c:	460b      	mov	r3, r1
 8001e4e:	4610      	mov	r0, r2
 8001e50:	4619      	mov	r1, r3
			ptrParameter_position->grad_global += atan2(sin((sum_ang * M_PI) / 180),
 8001e52:	68bb      	ldr	r3, [r7, #8]
 8001e54:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8001e58:	f7fe fa30 	bl	80002bc <__adddf3>
 8001e5c:	4602      	mov	r2, r0
 8001e5e:	460b      	mov	r3, r1
 8001e60:	68b9      	ldr	r1, [r7, #8]
 8001e62:	e9c1 2306 	strd	r2, r3, [r1, #24]
			ptrParameter_position->rad_global = atan2(sin((ptrParameter_position->grad_global * M_PI) / 180),
 8001e66:	68bb      	ldr	r3, [r7, #8]
 8001e68:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8001e6c:	a362      	add	r3, pc, #392	; (adr r3, 8001ff8 <get_measuremets_parameters+0x678>)
 8001e6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e72:	f7fe fbd9 	bl	8000628 <__aeabi_dmul>
 8001e76:	4602      	mov	r2, r0
 8001e78:	460b      	mov	r3, r1
 8001e7a:	4610      	mov	r0, r2
 8001e7c:	4619      	mov	r1, r3
 8001e7e:	f04f 0200 	mov.w	r2, #0
 8001e82:	4b67      	ldr	r3, [pc, #412]	; (8002020 <get_measuremets_parameters+0x6a0>)
 8001e84:	f7fe fcfa 	bl	800087c <__aeabi_ddiv>
 8001e88:	4602      	mov	r2, r0
 8001e8a:	460b      	mov	r3, r1
 8001e8c:	ec43 2b17 	vmov	d7, r2, r3
 8001e90:	eeb0 0a47 	vmov.f32	s0, s14
 8001e94:	eef0 0a67 	vmov.f32	s1, s15
 8001e98:	f008 ff3e 	bl	800ad18 <sin>
 8001e9c:	eeb0 8a40 	vmov.f32	s16, s0
 8001ea0:	eef0 8a60 	vmov.f32	s17, s1
													  cos((ptrParameter_position->grad_global * M_PI) / 180)); //[rad]
 8001ea4:	68bb      	ldr	r3, [r7, #8]
 8001ea6:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8001eaa:	a353      	add	r3, pc, #332	; (adr r3, 8001ff8 <get_measuremets_parameters+0x678>)
 8001eac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001eb0:	f7fe fbba 	bl	8000628 <__aeabi_dmul>
 8001eb4:	4602      	mov	r2, r0
 8001eb6:	460b      	mov	r3, r1
 8001eb8:	4610      	mov	r0, r2
 8001eba:	4619      	mov	r1, r3
			ptrParameter_position->rad_global = atan2(sin((ptrParameter_position->grad_global * M_PI) / 180),
 8001ebc:	f04f 0200 	mov.w	r2, #0
 8001ec0:	4b57      	ldr	r3, [pc, #348]	; (8002020 <get_measuremets_parameters+0x6a0>)
 8001ec2:	f7fe fcdb 	bl	800087c <__aeabi_ddiv>
 8001ec6:	4602      	mov	r2, r0
 8001ec8:	460b      	mov	r3, r1
 8001eca:	ec43 2b17 	vmov	d7, r2, r3
 8001ece:	eeb0 0a47 	vmov.f32	s0, s14
 8001ed2:	eef0 0a67 	vmov.f32	s1, s15
 8001ed6:	f008 fe83 	bl	800abe0 <cos>
 8001eda:	eeb0 7a40 	vmov.f32	s14, s0
 8001ede:	eef0 7a60 	vmov.f32	s15, s1
 8001ee2:	eeb0 1a47 	vmov.f32	s2, s14
 8001ee6:	eef0 1a67 	vmov.f32	s3, s15
 8001eea:	eeb0 0a48 	vmov.f32	s0, s16
 8001eee:	eef0 0a68 	vmov.f32	s1, s17
 8001ef2:	f008 ff69 	bl	800adc8 <atan2>
 8001ef6:	eeb0 7a40 	vmov.f32	s14, s0
 8001efa:	eef0 7a60 	vmov.f32	s15, s1
 8001efe:	68bb      	ldr	r3, [r7, #8]
 8001f00:	ed83 7b04 	vstr	d7, [r3, #16]
			ptrParameter_position->rad_relativo = atan2(sin(ptrParameter_position->rad_relativo),
 8001f04:	68bb      	ldr	r3, [r7, #8]
 8001f06:	ed93 7b02 	vldr	d7, [r3, #8]
 8001f0a:	eeb0 0a47 	vmov.f32	s0, s14
 8001f0e:	eef0 0a67 	vmov.f32	s1, s15
 8001f12:	f008 ff01 	bl	800ad18 <sin>
 8001f16:	eeb0 8a40 	vmov.f32	s16, s0
 8001f1a:	eef0 8a60 	vmov.f32	s17, s1
 8001f1e:	68bb      	ldr	r3, [r7, #8]
 8001f20:	ed93 7b02 	vldr	d7, [r3, #8]
 8001f24:	eeb0 0a47 	vmov.f32	s0, s14
 8001f28:	eef0 0a67 	vmov.f32	s1, s15
 8001f2c:	f008 fe58 	bl	800abe0 <cos>
 8001f30:	eeb0 7a40 	vmov.f32	s14, s0
 8001f34:	eef0 7a60 	vmov.f32	s15, s1
 8001f38:	eeb0 1a47 	vmov.f32	s2, s14
 8001f3c:	eef0 1a67 	vmov.f32	s3, s15
 8001f40:	eeb0 0a48 	vmov.f32	s0, s16
 8001f44:	eef0 0a68 	vmov.f32	s1, s17
 8001f48:	f008 ff3e 	bl	800adc8 <atan2>
 8001f4c:	eeb0 7a40 	vmov.f32	s14, s0
 8001f50:	eef0 7a60 	vmov.f32	s15, s1
 8001f54:	68bb      	ldr	r3, [r7, #8]
 8001f56:	ed83 7b02 	vstr	d7, [r3, #8]
			if (Mode_dir.direction_s_r == SET){
 8001f5a:	4b32      	ldr	r3, [pc, #200]	; (8002024 <get_measuremets_parameters+0x6a4>)
 8001f5c:	785b      	ldrb	r3, [r3, #1]
 8001f5e:	2b01      	cmp	r3, #1
 8001f60:	d166      	bne.n	8002030 <get_measuremets_parameters+0x6b0>
				ptrMotorHandler[0]->parametersMotor.dis = (paso_mm_1 * ptrMotorHandler[0]->parametersMotor.counts);// Calculamos la distancia recorrida contando cuantos pasos a dado la rueda izquierda //[mm]
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	791b      	ldrb	r3, [r3, #4]
 8001f68:	ee07 3a90 	vmov	s15, r3
 8001f6c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f70:	4b2d      	ldr	r3, [pc, #180]	; (8002028 <get_measuremets_parameters+0x6a8>)
 8001f72:	edd3 7a00 	vldr	s15, [r3]
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f7e:	edc3 7a03 	vstr	s15, [r3, #12]
				ptrMotorHandler[1]->parametersMotor.dis = -(paso_mm_2 * ptrMotorHandler[1]->parametersMotor.counts);// Calculamos la distancia recorrida contando cuantos pasos a dado la rueda derecha   //[mm]
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	3304      	adds	r3, #4
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	791b      	ldrb	r3, [r3, #4]
 8001f8a:	ee07 3a90 	vmov	s15, r3
 8001f8e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f92:	4b26      	ldr	r3, [pc, #152]	; (800202c <get_measuremets_parameters+0x6ac>)
 8001f94:	edd3 7a00 	vldr	s15, [r3]
 8001f98:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	3304      	adds	r3, #4
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	eef1 7a67 	vneg.f32	s15, s15
 8001fa6:	edc3 7a03 	vstr	s15, [r3, #12]
				ptrMotorHandler[0]->parametersMotor.vel = ptrMotorHandler[0]->parametersMotor.dis / time_accion; // Calculamos la velocidad de la rueda izquierda     //[m/s]
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	edd3 6a03 	vldr	s13, [r3, #12]
 8001fb2:	4b17      	ldr	r3, [pc, #92]	; (8002010 <get_measuremets_parameters+0x690>)
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	ee07 3a90 	vmov	s15, r3
 8001fba:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001fc6:	edc3 7a02 	vstr	s15, [r3, #8]
				ptrMotorHandler[1]->parametersMotor.vel = -ptrMotorHandler[1]->parametersMotor.dis / time_accion; // Calculamos la velocidad de la rueda derecha    //[m/s]
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	3304      	adds	r3, #4
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	edd3 7a03 	vldr	s15, [r3, #12]
 8001fd4:	eef1 6a67 	vneg.f32	s13, s15
 8001fd8:	4b0d      	ldr	r3, [pc, #52]	; (8002010 <get_measuremets_parameters+0x690>)
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	ee07 3a90 	vmov	s15, r3
 8001fe0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	3304      	adds	r3, #4
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001fee:	edc3 7a02 	vstr	s15, [r3, #8]
 8001ff2:	e065      	b.n	80020c0 <get_measuremets_parameters+0x740>
 8001ff4:	f3af 8000 	nop.w
 8001ff8:	54442d18 	.word	0x54442d18
 8001ffc:	400921fb 	.word	0x400921fb
 8002000:	1a63c1f8 	.word	0x1a63c1f8
 8002004:	404ca5dc 	.word	0x404ca5dc
 8002008:	20000516 	.word	0x20000516
 800200c:	20000520 	.word	0x20000520
 8002010:	20000524 	.word	0x20000524
 8002014:	20000608 	.word	0x20000608
 8002018:	20000522 	.word	0x20000522
 800201c:	2000060c 	.word	0x2000060c
 8002020:	40668000 	.word	0x40668000
 8002024:	20000514 	.word	0x20000514
 8002028:	20000004 	.word	0x20000004
 800202c:	20000008 	.word	0x20000008
				ptrMotorHandler[0]->parametersMotor.dis = -(paso_mm_1 * ptrMotorHandler[0]->parametersMotor.counts);// Calculamos la distancia recorrida contando cuantos pasos a dado la rueda izquierda //[mm]
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	791b      	ldrb	r3, [r3, #4]
 8002036:	ee07 3a90 	vmov	s15, r3
 800203a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800203e:	4b2e      	ldr	r3, [pc, #184]	; (80020f8 <get_measuremets_parameters+0x778>)
 8002040:	edd3 7a00 	vldr	s15, [r3]
 8002044:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	eef1 7a67 	vneg.f32	s15, s15
 8002050:	edc3 7a03 	vstr	s15, [r3, #12]
				ptrMotorHandler[1]->parametersMotor.dis = (paso_mm_2 * ptrMotorHandler[1]->parametersMotor.counts);// Calculamos la distancia recorrida contando cuantos pasos a dado la rueda derecha   //[mm]
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	3304      	adds	r3, #4
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	791b      	ldrb	r3, [r3, #4]
 800205c:	ee07 3a90 	vmov	s15, r3
 8002060:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002064:	4b25      	ldr	r3, [pc, #148]	; (80020fc <get_measuremets_parameters+0x77c>)
 8002066:	edd3 7a00 	vldr	s15, [r3]
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	3304      	adds	r3, #4
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002074:	edc3 7a03 	vstr	s15, [r3, #12]
				ptrMotorHandler[0]->parametersMotor.vel = -ptrMotorHandler[0]->parametersMotor.dis / time_accion; // Calculamos la velocidad de la rueda izquierda     //[m/s]
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	edd3 7a03 	vldr	s15, [r3, #12]
 8002080:	eef1 6a67 	vneg.f32	s13, s15
 8002084:	4b1e      	ldr	r3, [pc, #120]	; (8002100 <get_measuremets_parameters+0x780>)
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	ee07 3a90 	vmov	s15, r3
 800208c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002098:	edc3 7a02 	vstr	s15, [r3, #8]
				ptrMotorHandler[1]->parametersMotor.vel = ptrMotorHandler[1]->parametersMotor.dis / time_accion; // Calculamos la velocidad de la rueda derecha    //[m/s]
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	3304      	adds	r3, #4
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	edd3 6a03 	vldr	s13, [r3, #12]
 80020a6:	4b16      	ldr	r3, [pc, #88]	; (8002100 <get_measuremets_parameters+0x780>)
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	ee07 3a90 	vmov	s15, r3
 80020ae:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	3304      	adds	r3, #4
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80020bc:	edc3 7a02 	vstr	s15, [r3, #8]
			ptrMotorHandler[0]->parametersMotor.counts = 0;
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	2200      	movs	r2, #0
 80020c6:	711a      	strb	r2, [r3, #4]
			ptrMotorHandler[1]->parametersMotor.counts = 0; // RESETEAMOS LAS CUENTAS
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	3304      	adds	r3, #4
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	2200      	movs	r2, #0
 80020d0:	711a      	strb	r2, [r3, #4]
			sum_ang = 0;
 80020d2:	4b0c      	ldr	r3, [pc, #48]	; (8002104 <get_measuremets_parameters+0x784>)
 80020d4:	f04f 0200 	mov.w	r2, #0
 80020d8:	601a      	str	r2, [r3, #0]
			time_accumulated = 0;
 80020da:	4b0b      	ldr	r3, [pc, #44]	; (8002108 <get_measuremets_parameters+0x788>)
 80020dc:	2200      	movs	r2, #0
 80020de:	801a      	strh	r2, [r3, #0]
			counting_action  = 0;
 80020e0:	4b0a      	ldr	r3, [pc, #40]	; (800210c <get_measuremets_parameters+0x78c>)
 80020e2:	2200      	movs	r2, #0
 80020e4:	801a      	strh	r2, [r3, #0]
}
 80020e6:	e000      	b.n	80020ea <get_measuremets_parameters+0x76a>
	else{  __NOP(); }
 80020e8:	bf00      	nop
}
 80020ea:	bf00      	nop
 80020ec:	3710      	adds	r7, #16
 80020ee:	46bd      	mov	sp, r7
 80020f0:	ecbd 8b02 	vpop	{d8}
 80020f4:	bd80      	pop	{r7, pc}
 80020f6:	bf00      	nop
 80020f8:	20000004 	.word	0x20000004
 80020fc:	20000008 	.word	0x20000008
 8002100:	20000524 	.word	0x20000524
 8002104:	20000608 	.word	0x20000608
 8002108:	20000520 	.word	0x20000520
 800210c:	20000522 	.word	0x20000522

08002110 <On_motor_Straigh_Roll>:


void On_motor_Straigh_Roll(Motor_Handler_t *ptrMotorhandler[2], state_dir_t operation_mode_dir){
 8002110:	b580      	push	{r7, lr}
 8002112:	b082      	sub	sp, #8
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
 8002118:	8039      	strh	r1, [r7, #0]


	if (operation_mode_dir.Mode == sLine){
 800211a:	783b      	ldrb	r3, [r7, #0]
 800211c:	2b00      	cmp	r3, #0
 800211e:	d120      	bne.n	8002162 <On_motor_Straigh_Roll+0x52>
				//Activamos el motor
				// ENCENCEMOS EL MOTOR 1 (LEFT)
					// Seteamos correctamente la direccion de cada motor
					set_direction_straigh_roll(ptrMotorhandler, operation_mode_dir);
 8002120:	6839      	ldr	r1, [r7, #0]
 8002122:	6878      	ldr	r0, [r7, #4]
 8002124:	f000 f844 	bl	80021b0 <set_direction_straigh_roll>

					enableOutput(ptrMotorhandler[0]->phandlerPWM);
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800212e:	4618      	mov	r0, r3
 8002130:	f003 fad0 	bl	80056d4 <enableOutput>
					GPIO_WritePin_Afopt(ptrMotorhandler[0]->phandlerGPIOEN,SET); // Encendemos el motor 1
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800213a:	2101      	movs	r1, #1
 800213c:	4618      	mov	r0, r3
 800213e:	f002 fd1a 	bl	8004b76 <GPIO_WritePin_Afopt>

					// ENCENCEMOS EL MOTOR 2 (Right)
					//Se enciende el motor 2
					enableOutput(ptrMotorhandler[1]->phandlerPWM);
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	3304      	adds	r3, #4
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800214a:	4618      	mov	r0, r3
 800214c:	f003 fac2 	bl	80056d4 <enableOutput>
					GPIO_WritePin_Afopt (ptrMotorhandler[1]->phandlerGPIOEN,SET);
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	3304      	adds	r3, #4
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002158:	2101      	movs	r1, #1
 800215a:	4618      	mov	r0, r3
 800215c:	f002 fd0b 	bl	8004b76 <GPIO_WritePin_Afopt>
					GPIO_WritePin_Afopt (ptrMotorhandler[1]->phandlerGPIOEN,SET);


	}

}
 8002160:	e022      	b.n	80021a8 <On_motor_Straigh_Roll+0x98>
	}else if (operation_mode_dir.Mode == sRoll){
 8002162:	783b      	ldrb	r3, [r7, #0]
 8002164:	2b01      	cmp	r3, #1
 8002166:	d11f      	bne.n	80021a8 <On_motor_Straigh_Roll+0x98>
					set_direction_straigh_roll(ptrMotorhandler, operation_mode_dir);
 8002168:	6839      	ldr	r1, [r7, #0]
 800216a:	6878      	ldr	r0, [r7, #4]
 800216c:	f000 f820 	bl	80021b0 <set_direction_straigh_roll>
					enableOutput(ptrMotorhandler[0]->phandlerPWM);
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002176:	4618      	mov	r0, r3
 8002178:	f003 faac 	bl	80056d4 <enableOutput>
					GPIO_WritePin_Afopt(ptrMotorhandler[0]->phandlerGPIOEN,SET); // Encendemos el motor 1
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002182:	2101      	movs	r1, #1
 8002184:	4618      	mov	r0, r3
 8002186:	f002 fcf6 	bl	8004b76 <GPIO_WritePin_Afopt>
					enableOutput(ptrMotorhandler[1]->phandlerPWM);
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	3304      	adds	r3, #4
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002192:	4618      	mov	r0, r3
 8002194:	f003 fa9e 	bl	80056d4 <enableOutput>
					GPIO_WritePin_Afopt (ptrMotorhandler[1]->phandlerGPIOEN,SET);
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	3304      	adds	r3, #4
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021a0:	2101      	movs	r1, #1
 80021a2:	4618      	mov	r0, r3
 80021a4:	f002 fce7 	bl	8004b76 <GPIO_WritePin_Afopt>
}
 80021a8:	bf00      	nop
 80021aa:	3708      	adds	r7, #8
 80021ac:	46bd      	mov	sp, r7
 80021ae:	bd80      	pop	{r7, pc}

080021b0 <set_direction_straigh_roll>:

void set_direction_straigh_roll (Motor_Handler_t *ptrMotorhandler[2], state_dir_t operation_mode_dir){
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b082      	sub	sp, #8
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
 80021b8:	8039      	strh	r1, [r7, #0]

	// Esta funcion setea correctamente la direccion de los motores dependiendo de lo que se quiera.
	if (operation_mode_dir.Mode == sLine){
 80021ba:	783b      	ldrb	r3, [r7, #0]
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d143      	bne.n	8002248 <set_direction_straigh_roll+0x98>

		// Si queremos ir hacia adelante

		// Primero revisamos en que direccion se encuentra el robot para ver si si se aplica
		// el cambio o no
		if ((ptrMotorhandler[0]->configMotor.dir != operation_mode_dir.direction_s_r)){
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	7f1a      	ldrb	r2, [r3, #28]
 80021c6:	787b      	ldrb	r3, [r7, #1]
 80021c8:	429a      	cmp	r2, r3
 80021ca:	d018      	beq.n	80021fe <set_direction_straigh_roll+0x4e>
			// cambiamos la direccion cambiando los pines in pero tambien aplicando un toogle al PWM en cada caso
			ptrMotorhandler[0]->configMotor.dir = operation_mode_dir.direction_s_r;
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	787a      	ldrb	r2, [r7, #1]
 80021d2:	771a      	strb	r2, [r3, #28]
			GPIO_WritePin_Afopt(ptrMotorhandler[0]->phandlerGPIOIN, !ptrMotorhandler[0]->configMotor.dir); // La direccion estaba en RESET, la cambiamos a SET
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	6a1a      	ldr	r2, [r3, #32]
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	7f1b      	ldrb	r3, [r3, #28]
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	bf0c      	ite	eq
 80021e4:	2301      	moveq	r3, #1
 80021e6:	2300      	movne	r3, #0
 80021e8:	b2db      	uxtb	r3, r3
 80021ea:	4619      	mov	r1, r3
 80021ec:	4610      	mov	r0, r2
 80021ee:	f002 fcc2 	bl	8004b76 <GPIO_WritePin_Afopt>
			PWMx_Toggle(ptrMotorhandler[0]->phandlerPWM);
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021f8:	4618      	mov	r0, r3
 80021fa:	f003 fe03 	bl	8005e04 <PWMx_Toggle>

		}

		if ((ptrMotorhandler[1]->configMotor.dir != operation_mode_dir.direction_s_r)){
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	3304      	adds	r3, #4
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	7f1a      	ldrb	r2, [r3, #28]
 8002206:	787b      	ldrb	r3, [r7, #1]
 8002208:	429a      	cmp	r2, r3
 800220a:	d068      	beq.n	80022de <set_direction_straigh_roll+0x12e>
			// cambiamos la direccion cambiando los pines in pero tambien aplicando un toogle al PWM en cada caso
			ptrMotorhandler[1]->configMotor.dir = operation_mode_dir.direction_s_r;
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	3304      	adds	r3, #4
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	787a      	ldrb	r2, [r7, #1]
 8002214:	771a      	strb	r2, [r3, #28]
			GPIO_WritePin_Afopt(ptrMotorhandler[1]->phandlerGPIOIN,!ptrMotorhandler[1]->configMotor.dir); // La direccion estaba en RESET, la cambiamos a SET
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	3304      	adds	r3, #4
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	6a1a      	ldr	r2, [r3, #32]
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	3304      	adds	r3, #4
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	7f1b      	ldrb	r3, [r3, #28]
 8002226:	2b00      	cmp	r3, #0
 8002228:	bf0c      	ite	eq
 800222a:	2301      	moveq	r3, #1
 800222c:	2300      	movne	r3, #0
 800222e:	b2db      	uxtb	r3, r3
 8002230:	4619      	mov	r1, r3
 8002232:	4610      	mov	r0, r2
 8002234:	f002 fc9f 	bl	8004b76 <GPIO_WritePin_Afopt>
			PWMx_Toggle(ptrMotorhandler[1]->phandlerPWM);
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	3304      	adds	r3, #4
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002240:	4618      	mov	r0, r3
 8002242:	f003 fddf 	bl	8005e04 <PWMx_Toggle>
			}
			// Puede que no analice ningun if y simplemente no haga nada


	}
}
 8002246:	e04a      	b.n	80022de <set_direction_straigh_roll+0x12e>
	}else if (operation_mode_dir.Mode == sRoll){
 8002248:	783b      	ldrb	r3, [r7, #0]
 800224a:	2b01      	cmp	r3, #1
 800224c:	d147      	bne.n	80022de <set_direction_straigh_roll+0x12e>
			if ((ptrMotorhandler[0]->configMotor.dir == operation_mode_dir.direction_s_r)){
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	7f1a      	ldrb	r2, [r3, #28]
 8002254:	787b      	ldrb	r3, [r7, #1]
 8002256:	429a      	cmp	r2, r3
 8002258:	d11d      	bne.n	8002296 <set_direction_straigh_roll+0xe6>
				ptrMotorhandler[0]->configMotor.dir  =  !operation_mode_dir.direction_s_r;
 800225a:	787b      	ldrb	r3, [r7, #1]
 800225c:	2b00      	cmp	r3, #0
 800225e:	bf0c      	ite	eq
 8002260:	2301      	moveq	r3, #1
 8002262:	2300      	movne	r3, #0
 8002264:	b2da      	uxtb	r2, r3
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	771a      	strb	r2, [r3, #28]
				GPIO_WritePin_Afopt(ptrMotorhandler[0]->phandlerGPIOIN, !ptrMotorhandler[0]->configMotor.dir); // La direccion estaba en RESET, la cambiamos a SET
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	6a1a      	ldr	r2, [r3, #32]
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	7f1b      	ldrb	r3, [r3, #28]
 8002278:	2b00      	cmp	r3, #0
 800227a:	bf0c      	ite	eq
 800227c:	2301      	moveq	r3, #1
 800227e:	2300      	movne	r3, #0
 8002280:	b2db      	uxtb	r3, r3
 8002282:	4619      	mov	r1, r3
 8002284:	4610      	mov	r0, r2
 8002286:	f002 fc76 	bl	8004b76 <GPIO_WritePin_Afopt>
				PWMx_Toggle(ptrMotorhandler[0]->phandlerPWM);
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002290:	4618      	mov	r0, r3
 8002292:	f003 fdb7 	bl	8005e04 <PWMx_Toggle>
			if ((ptrMotorhandler[1]->configMotor.dir != operation_mode_dir.direction_s_r)){
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	3304      	adds	r3, #4
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	7f1a      	ldrb	r2, [r3, #28]
 800229e:	787b      	ldrb	r3, [r7, #1]
 80022a0:	429a      	cmp	r2, r3
 80022a2:	d01c      	beq.n	80022de <set_direction_straigh_roll+0x12e>
				ptrMotorhandler[1]->configMotor.dir = operation_mode_dir.direction_s_r;
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	3304      	adds	r3, #4
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	787a      	ldrb	r2, [r7, #1]
 80022ac:	771a      	strb	r2, [r3, #28]
				GPIO_WritePin_Afopt(ptrMotorhandler[1]->phandlerGPIOIN, !ptrMotorhandler[1]->configMotor.dir); // La direccion estaba en SET, la cambiamos a RESET
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	3304      	adds	r3, #4
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	6a1a      	ldr	r2, [r3, #32]
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	3304      	adds	r3, #4
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	7f1b      	ldrb	r3, [r3, #28]
 80022be:	2b00      	cmp	r3, #0
 80022c0:	bf0c      	ite	eq
 80022c2:	2301      	moveq	r3, #1
 80022c4:	2300      	movne	r3, #0
 80022c6:	b2db      	uxtb	r3, r3
 80022c8:	4619      	mov	r1, r3
 80022ca:	4610      	mov	r0, r2
 80022cc:	f002 fc53 	bl	8004b76 <GPIO_WritePin_Afopt>
				PWMx_Toggle(ptrMotorhandler[1]->phandlerPWM);
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	3304      	adds	r3, #4
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022d8:	4618      	mov	r0, r3
 80022da:	f003 fd93 	bl	8005e04 <PWMx_Toggle>
}
 80022de:	bf00      	nop
 80022e0:	3708      	adds	r7, #8
 80022e2:	46bd      	mov	sp, r7
 80022e4:	bd80      	pop	{r7, pc}

080022e6 <change_dir_straigh_Roll>:

void change_dir_straigh_Roll(Motor_Handler_t *ptrMotorhandler[2], state_dir_t operation_mode_dir){
 80022e6:	b580      	push	{r7, lr}
 80022e8:	b082      	sub	sp, #8
 80022ea:	af00      	add	r7, sp, #0
 80022ec:	6078      	str	r0, [r7, #4]
 80022ee:	8039      	strh	r1, [r7, #0]

	if (operation_mode_dir.Mode == sLine){
 80022f0:	783b      	ldrb	r3, [r7, #0]
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d161      	bne.n	80023ba <change_dir_straigh_Roll+0xd4>
		// Si estamos aqui es porque queremos cambiar la direccion en linea recta correctamente

		// antes de cambiar la direccion apagamos los motores
		GPIO_WritePin_Afopt(ptrMotorhandler[0]->phandlerGPIOEN,RESET);
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022fc:	2100      	movs	r1, #0
 80022fe:	4618      	mov	r0, r3
 8002300:	f002 fc39 	bl	8004b76 <GPIO_WritePin_Afopt>
		GPIO_WritePin_Afopt(ptrMotorhandler[1]->phandlerGPIOEN,RESET);
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	3304      	adds	r3, #4
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800230c:	2100      	movs	r1, #0
 800230e:	4618      	mov	r0, r3
 8002310:	f002 fc31 	bl	8004b76 <GPIO_WritePin_Afopt>

		// Primero revisamos en que direccion se encuentra el robot para ver si si se aplica
		// el cambio o no
		if ((ptrMotorhandler[0]->configMotor.dir != operation_mode_dir.direction_s_r)){
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	7f1a      	ldrb	r2, [r3, #28]
 800231a:	787b      	ldrb	r3, [r7, #1]
 800231c:	429a      	cmp	r2, r3
 800231e:	d018      	beq.n	8002352 <change_dir_straigh_Roll+0x6c>
			// si estamos aqui es porque se quiere cambiar la direccion del robot

			// cambiamos la direccion cambiando los pines in pero tambien aplicando un toogle al PWM en cada caso
			ptrMotorhandler[0]->configMotor.dir = operation_mode_dir.direction_s_r;
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	787a      	ldrb	r2, [r7, #1]
 8002326:	771a      	strb	r2, [r3, #28]
			GPIO_WritePin_Afopt(ptrMotorhandler[0]->phandlerGPIOIN, !ptrMotorhandler[0]->configMotor.dir); // La direccion estaba en RESET, la cambiamos a SET
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	6a1a      	ldr	r2, [r3, #32]
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	7f1b      	ldrb	r3, [r3, #28]
 8002334:	2b00      	cmp	r3, #0
 8002336:	bf0c      	ite	eq
 8002338:	2301      	moveq	r3, #1
 800233a:	2300      	movne	r3, #0
 800233c:	b2db      	uxtb	r3, r3
 800233e:	4619      	mov	r1, r3
 8002340:	4610      	mov	r0, r2
 8002342:	f002 fc18 	bl	8004b76 <GPIO_WritePin_Afopt>
			PWMx_Toggle(ptrMotorhandler[0]->phandlerPWM);
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800234c:	4618      	mov	r0, r3
 800234e:	f003 fd59 	bl	8005e04 <PWMx_Toggle>

		}

		if ((ptrMotorhandler[1]->configMotor.dir != operation_mode_dir.direction_s_r)){
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	3304      	adds	r3, #4
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	7f1a      	ldrb	r2, [r3, #28]
 800235a:	787b      	ldrb	r3, [r7, #1]
 800235c:	429a      	cmp	r2, r3
 800235e:	d01c      	beq.n	800239a <change_dir_straigh_Roll+0xb4>
			// si estamos aqui es porque se quiere cambiar la direccion del robot
			ptrMotorhandler[1]->configMotor.dir = operation_mode_dir.direction_s_r;
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	3304      	adds	r3, #4
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	787a      	ldrb	r2, [r7, #1]
 8002368:	771a      	strb	r2, [r3, #28]
			// cambiamos la direccion cambiando los pines in pero tambien aplicando un toogle al PWM en cada caso
			GPIO_WritePin_Afopt(ptrMotorhandler[1]->phandlerGPIOIN, !ptrMotorhandler[1]->configMotor.dir); // La direccion estaba en RESET, la cambiamos a SET
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	3304      	adds	r3, #4
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	6a1a      	ldr	r2, [r3, #32]
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	3304      	adds	r3, #4
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	7f1b      	ldrb	r3, [r3, #28]
 800237a:	2b00      	cmp	r3, #0
 800237c:	bf0c      	ite	eq
 800237e:	2301      	moveq	r3, #1
 8002380:	2300      	movne	r3, #0
 8002382:	b2db      	uxtb	r3, r3
 8002384:	4619      	mov	r1, r3
 8002386:	4610      	mov	r0, r2
 8002388:	f002 fbf5 	bl	8004b76 <GPIO_WritePin_Afopt>
			PWMx_Toggle(ptrMotorhandler[1]->phandlerPWM);
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	3304      	adds	r3, #4
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002394:	4618      	mov	r0, r3
 8002396:	f003 fd35 	bl	8005e04 <PWMx_Toggle>
		}
		// Puede que no analice ningún if y simplemente no haga nada


		// volvemos a encender los motores
		GPIO_WritePin_Afopt(ptrMotorhandler[0]->phandlerGPIOEN,SET);
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023a0:	2101      	movs	r1, #1
 80023a2:	4618      	mov	r0, r3
 80023a4:	f002 fbe7 	bl	8004b76 <GPIO_WritePin_Afopt>
		GPIO_WritePin_Afopt(ptrMotorhandler[1]->phandlerGPIOEN,SET);
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	3304      	adds	r3, #4
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023b0:	2101      	movs	r1, #1
 80023b2:	4618      	mov	r0, r3
 80023b4:	f002 fbdf 	bl	8004b76 <GPIO_WritePin_Afopt>
			// volvemos a encender los motores
			GPIO_WritePin_Afopt(ptrMotorhandler[0]->phandlerGPIOEN,SET);
			GPIO_WritePin_Afopt(ptrMotorhandler[1]->phandlerGPIOEN,SET);

	}
}
 80023b8:	e068      	b.n	800248c <change_dir_straigh_Roll+0x1a6>
	}else if (operation_mode_dir.Mode == sRoll){
 80023ba:	783b      	ldrb	r3, [r7, #0]
 80023bc:	2b01      	cmp	r3, #1
 80023be:	d165      	bne.n	800248c <change_dir_straigh_Roll+0x1a6>
			GPIO_WritePin_Afopt(ptrMotorhandler[0]->phandlerGPIOEN,RESET);
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023c6:	2100      	movs	r1, #0
 80023c8:	4618      	mov	r0, r3
 80023ca:	f002 fbd4 	bl	8004b76 <GPIO_WritePin_Afopt>
			GPIO_WritePin_Afopt(ptrMotorhandler[1]->phandlerGPIOEN,RESET);
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	3304      	adds	r3, #4
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023d6:	2100      	movs	r1, #0
 80023d8:	4618      	mov	r0, r3
 80023da:	f002 fbcc 	bl	8004b76 <GPIO_WritePin_Afopt>
			if ((ptrMotorhandler[0]->configMotor.dir == operation_mode_dir.direction_s_r)){
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	7f1a      	ldrb	r2, [r3, #28]
 80023e4:	787b      	ldrb	r3, [r7, #1]
 80023e6:	429a      	cmp	r2, r3
 80023e8:	d11d      	bne.n	8002426 <change_dir_straigh_Roll+0x140>
				ptrMotorhandler[0]->configMotor.dir = !operation_mode_dir.direction_s_r;
 80023ea:	787b      	ldrb	r3, [r7, #1]
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	bf0c      	ite	eq
 80023f0:	2301      	moveq	r3, #1
 80023f2:	2300      	movne	r3, #0
 80023f4:	b2da      	uxtb	r2, r3
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	771a      	strb	r2, [r3, #28]
				GPIO_WritePin_Afopt(ptrMotorhandler[0]->phandlerGPIOIN, !ptrMotorhandler[0]->configMotor.dir ); // La direccion estaba en RESET, la cambiamos a SET
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	6a1a      	ldr	r2, [r3, #32]
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	7f1b      	ldrb	r3, [r3, #28]
 8002408:	2b00      	cmp	r3, #0
 800240a:	bf0c      	ite	eq
 800240c:	2301      	moveq	r3, #1
 800240e:	2300      	movne	r3, #0
 8002410:	b2db      	uxtb	r3, r3
 8002412:	4619      	mov	r1, r3
 8002414:	4610      	mov	r0, r2
 8002416:	f002 fbae 	bl	8004b76 <GPIO_WritePin_Afopt>
				PWMx_Toggle(ptrMotorhandler[0]->phandlerPWM);
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002420:	4618      	mov	r0, r3
 8002422:	f003 fcef 	bl	8005e04 <PWMx_Toggle>
			if ((ptrMotorhandler[1]->configMotor.dir != operation_mode_dir.direction_s_r)){
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	3304      	adds	r3, #4
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	7f1a      	ldrb	r2, [r3, #28]
 800242e:	787b      	ldrb	r3, [r7, #1]
 8002430:	429a      	cmp	r2, r3
 8002432:	d01c      	beq.n	800246e <change_dir_straigh_Roll+0x188>
				ptrMotorhandler[1]->configMotor.dir = operation_mode_dir.direction_s_r;
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	3304      	adds	r3, #4
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	787a      	ldrb	r2, [r7, #1]
 800243c:	771a      	strb	r2, [r3, #28]
				GPIO_WritePin_Afopt(ptrMotorhandler[1]->phandlerGPIOIN, !ptrMotorhandler[1]->configMotor.dir); // La direccion estaba en SET, la cambiamos a RESET
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	3304      	adds	r3, #4
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	6a1a      	ldr	r2, [r3, #32]
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	3304      	adds	r3, #4
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	7f1b      	ldrb	r3, [r3, #28]
 800244e:	2b00      	cmp	r3, #0
 8002450:	bf0c      	ite	eq
 8002452:	2301      	moveq	r3, #1
 8002454:	2300      	movne	r3, #0
 8002456:	b2db      	uxtb	r3, r3
 8002458:	4619      	mov	r1, r3
 800245a:	4610      	mov	r0, r2
 800245c:	f002 fb8b 	bl	8004b76 <GPIO_WritePin_Afopt>
				PWMx_Toggle(ptrMotorhandler[1]->phandlerPWM);
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	3304      	adds	r3, #4
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002468:	4618      	mov	r0, r3
 800246a:	f003 fccb 	bl	8005e04 <PWMx_Toggle>
			GPIO_WritePin_Afopt(ptrMotorhandler[0]->phandlerGPIOEN,SET);
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002474:	2101      	movs	r1, #1
 8002476:	4618      	mov	r0, r3
 8002478:	f002 fb7d 	bl	8004b76 <GPIO_WritePin_Afopt>
			GPIO_WritePin_Afopt(ptrMotorhandler[1]->phandlerGPIOEN,SET);
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	3304      	adds	r3, #4
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002484:	2101      	movs	r1, #1
 8002486:	4618      	mov	r0, r3
 8002488:	f002 fb75 	bl	8004b76 <GPIO_WritePin_Afopt>
}
 800248c:	bf00      	nop
 800248e:	3708      	adds	r7, #8
 8002490:	46bd      	mov	sp, r7
 8002492:	bd80      	pop	{r7, pc}

08002494 <stop>:


void stop (Motor_Handler_t *ptrMotorhandler[2]){
 8002494:	b580      	push	{r7, lr}
 8002496:	b082      	sub	sp, #8
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]

	//DESACTIVAMOS EL MOTOR
	// APAGAMOS EL MOTOR 1 (LEFT)
		//Se enciende el motor 1
		disableOutput(ptrMotorhandler[0]->phandlerPWM);
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024a2:	4618      	mov	r0, r3
 80024a4:	f003 fc6e 	bl	8005d84 <disableOutput>
		GPIO_WritePin_Afopt(ptrMotorhandler[0]->phandlerGPIOEN, RESET); // Apagamos el motor 1
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024ae:	2100      	movs	r1, #0
 80024b0:	4618      	mov	r0, r3
 80024b2:	f002 fb60 	bl	8004b76 <GPIO_WritePin_Afopt>
		// APAGAMOS EL MOTOR 2 (Right)
		//Se enciende el motor 2
		disableOutput(ptrMotorhandler[1]->phandlerPWM);
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	3304      	adds	r3, #4
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024be:	4618      	mov	r0, r3
 80024c0:	f003 fc60 	bl	8005d84 <disableOutput>
		GPIO_WritePin_Afopt (ptrMotorhandler[1]->phandlerGPIOEN,RESET);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	3304      	adds	r3, #4
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024cc:	2100      	movs	r1, #0
 80024ce:	4618      	mov	r0, r3
 80024d0:	f002 fb51 	bl	8004b76 <GPIO_WritePin_Afopt>


}
 80024d4:	bf00      	nop
 80024d6:	3708      	adds	r7, #8
 80024d8:	46bd      	mov	sp, r7
 80024da:	bd80      	pop	{r7, pc}

080024dc <int_Config_Motor>:


void int_Config_Motor(Motor_Handler_t *ptrMotorhandler[2],
		              Parameters_Position_t *ptrPosHandler,
					  Parameters_Path_t *ptrPathHandler ,
					  PID_Parameters_t *ptrPIDHandler){
 80024dc:	b480      	push	{r7}
 80024de:	b085      	sub	sp, #20
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	60f8      	str	r0, [r7, #12]
 80024e4:	60b9      	str	r1, [r7, #8]
 80024e6:	607a      	str	r2, [r7, #4]
 80024e8:	603b      	str	r3, [r7, #0]

	//---------------Motor Izquierdo----------------
	ptrMotorhandler[0] = &handlerMotor1_t;
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	4a82      	ldr	r2, [pc, #520]	; (80026f8 <int_Config_Motor+0x21c>)
 80024ee:	601a      	str	r2, [r3, #0]

	//Parametro de la señal del dutty
	ptrMotorhandler[0]->configMotor.dutty =  fixed_dutty;
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	4a81      	ldr	r2, [pc, #516]	; (80026fc <int_Config_Motor+0x220>)
 80024f6:	619a      	str	r2, [r3, #24]
	//handler de los perifericos
	ptrMotorhandler[0]->phandlerGPIOEN = &handlerEn1PinC10;
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	4a80      	ldr	r2, [pc, #512]	; (8002700 <int_Config_Motor+0x224>)
 80024fe:	625a      	str	r2, [r3, #36]	; 0x24
	ptrMotorhandler[0]->phandlerGPIOIN = &handlerIn1PinC12;
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	4a7f      	ldr	r2, [pc, #508]	; (8002704 <int_Config_Motor+0x228>)
 8002506:	621a      	str	r2, [r3, #32]
	ptrMotorhandler[0]->phandlerPWM = &handlerPWM_1;
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	4a7e      	ldr	r2, [pc, #504]	; (8002708 <int_Config_Motor+0x22c>)
 800250e:	629a      	str	r2, [r3, #40]	; 0x28
	//definicion de parametros
	ptrMotorhandler[0]->parametersMotor.pid->e0 = 0;
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f04f 0200 	mov.w	r2, #0
 800251a:	605a      	str	r2, [r3, #4]
	ptrMotorhandler[0]->parametersMotor.pid->e_prev = 0;
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f04f 0200 	mov.w	r2, #0
 8002526:	60da      	str	r2, [r3, #12]
	ptrMotorhandler[0]->parametersMotor.pid->u = 0;
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f04f 0200 	mov.w	r2, #0
 8002532:	601a      	str	r2, [r3, #0]
	ptrMotorhandler[0]->parametersMotor.pid->e_int = 0;
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f04f 0200 	mov.w	r2, #0
 800253e:	609a      	str	r2, [r3, #8]
	//Calculo de Constantes PID
	ptrMotorhandler[0]->parametersMotor.pid->kp = 250;
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	4a71      	ldr	r2, [pc, #452]	; (800270c <int_Config_Motor+0x230>)
 8002548:	611a      	str	r2, [r3, #16]
	ptrMotorhandler[0]->parametersMotor.pid->ki = 0;
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	f04f 0200 	mov.w	r2, #0
 8002554:	615a      	str	r2, [r3, #20]
	ptrMotorhandler[0]->parametersMotor.pid->kd = 100;
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	4a6c      	ldr	r2, [pc, #432]	; (8002710 <int_Config_Motor+0x234>)
 800255e:	619a      	str	r2, [r3, #24]

	//---------------Motor Derecho----------------
	//Parametro de la señal del dutty
	ptrMotorhandler[1] = &handlerMotor2_t;
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	3304      	adds	r3, #4
 8002564:	4a6b      	ldr	r2, [pc, #428]	; (8002714 <int_Config_Motor+0x238>)
 8002566:	601a      	str	r2, [r3, #0]

	ptrMotorhandler[1]->configMotor.dutty =  fixed_dutty;
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	3304      	adds	r3, #4
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	4a63      	ldr	r2, [pc, #396]	; (80026fc <int_Config_Motor+0x220>)
 8002570:	619a      	str	r2, [r3, #24]
	//handler de los perifericos
	ptrMotorhandler[1]->phandlerGPIOEN = &handlerEn2PinC11;
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	3304      	adds	r3, #4
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	4a67      	ldr	r2, [pc, #412]	; (8002718 <int_Config_Motor+0x23c>)
 800257a:	625a      	str	r2, [r3, #36]	; 0x24
	ptrMotorhandler[1]->phandlerGPIOIN = &handlerIn2PinD2;
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	3304      	adds	r3, #4
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	4a66      	ldr	r2, [pc, #408]	; (800271c <int_Config_Motor+0x240>)
 8002584:	621a      	str	r2, [r3, #32]
	ptrMotorhandler[1]->phandlerPWM = &handlerPWM_2;
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	3304      	adds	r3, #4
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	4a64      	ldr	r2, [pc, #400]	; (8002720 <int_Config_Motor+0x244>)
 800258e:	629a      	str	r2, [r3, #40]	; 0x28
	//definicion de parametros
	ptrMotorhandler[1]->parametersMotor.pid->e0 =  0;
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	3304      	adds	r3, #4
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	f04f 0200 	mov.w	r2, #0
 800259c:	605a      	str	r2, [r3, #4]
	ptrMotorhandler[1]->parametersMotor.pid->e_prev = 0;
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	3304      	adds	r3, #4
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	f04f 0200 	mov.w	r2, #0
 80025aa:	60da      	str	r2, [r3, #12]
	ptrMotorhandler[1]->parametersMotor.pid->u =  0;
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	3304      	adds	r3, #4
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	f04f 0200 	mov.w	r2, #0
 80025b8:	601a      	str	r2, [r3, #0]
	ptrMotorhandler[1]->parametersMotor.pid->e_int = 0;
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	3304      	adds	r3, #4
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	f04f 0200 	mov.w	r2, #0
 80025c6:	609a      	str	r2, [r3, #8]
	//Calculo de Constantes PID
	ptrMotorhandler[1]->parametersMotor.pid->kp = 250;
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	3304      	adds	r3, #4
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	4a4e      	ldr	r2, [pc, #312]	; (800270c <int_Config_Motor+0x230>)
 80025d2:	611a      	str	r2, [r3, #16]
	ptrMotorhandler[1]->parametersMotor.pid->ki = 0;
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	3304      	adds	r3, #4
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	f04f 0200 	mov.w	r2, #0
 80025e0:	615a      	str	r2, [r3, #20]
	ptrMotorhandler[1]->parametersMotor.pid->kd = 100;
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	3304      	adds	r3, #4
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	4a49      	ldr	r2, [pc, #292]	; (8002710 <int_Config_Motor+0x234>)
 80025ec:	619a      	str	r2, [r3, #24]

	//---------------PID del la distancia-----------------
	//definicion de parametros
	ptrPIDHandler->e0 = ptrPIDHandler->e_prev = 0;
 80025ee:	683b      	ldr	r3, [r7, #0]
 80025f0:	f04f 0200 	mov.w	r2, #0
 80025f4:	60da      	str	r2, [r3, #12]
 80025f6:	683b      	ldr	r3, [r7, #0]
 80025f8:	68da      	ldr	r2, [r3, #12]
 80025fa:	683b      	ldr	r3, [r7, #0]
 80025fc:	605a      	str	r2, [r3, #4]
	ptrPIDHandler->u =  ptrPIDHandler->e_int = 0;
 80025fe:	683b      	ldr	r3, [r7, #0]
 8002600:	f04f 0200 	mov.w	r2, #0
 8002604:	609a      	str	r2, [r3, #8]
 8002606:	683b      	ldr	r3, [r7, #0]
 8002608:	689a      	ldr	r2, [r3, #8]
 800260a:	683b      	ldr	r3, [r7, #0]
 800260c:	601a      	str	r2, [r3, #0]
	//Calculo de Constantes PID
	ptrPIDHandler->kp = 1.0;
 800260e:	683b      	ldr	r3, [r7, #0]
 8002610:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8002614:	611a      	str	r2, [r3, #16]
	ptrPIDHandler->ki = 0.1;
 8002616:	683b      	ldr	r3, [r7, #0]
 8002618:	4a42      	ldr	r2, [pc, #264]	; (8002724 <int_Config_Motor+0x248>)
 800261a:	615a      	str	r2, [r3, #20]
	ptrPIDHandler->kd = 0.8;
 800261c:	683b      	ldr	r3, [r7, #0]
 800261e:	4a42      	ldr	r2, [pc, #264]	; (8002728 <int_Config_Motor+0x24c>)
 8002620:	619a      	str	r2, [r3, #24]

	//-------------- Parametros de posicion---------------
	ptrPosHandler->grad_global   = 0;
 8002622:	68b9      	ldr	r1, [r7, #8]
 8002624:	f04f 0200 	mov.w	r2, #0
 8002628:	f04f 0300 	mov.w	r3, #0
 800262c:	e9c1 2306 	strd	r2, r3, [r1, #24]
	ptrPosHandler->rad_global    = 0;
 8002630:	68b9      	ldr	r1, [r7, #8]
 8002632:	f04f 0200 	mov.w	r2, #0
 8002636:	f04f 0300 	mov.w	r3, #0
 800263a:	e9c1 2304 	strd	r2, r3, [r1, #16]
	ptrPosHandler->grad_relativo = 0;
 800263e:	68b9      	ldr	r1, [r7, #8]
 8002640:	f04f 0200 	mov.w	r2, #0
 8002644:	f04f 0300 	mov.w	r3, #0
 8002648:	e9c1 2300 	strd	r2, r3, [r1]
	ptrPosHandler->rad_relativo  = 0;
 800264c:	68b9      	ldr	r1, [r7, #8]
 800264e:	f04f 0200 	mov.w	r2, #0
 8002652:	f04f 0300 	mov.w	r3, #0
 8002656:	e9c1 2302 	strd	r2, r3, [r1, #8]
	ptrPosHandler->xr_position   = 0;
 800265a:	68b9      	ldr	r1, [r7, #8]
 800265c:	f04f 0200 	mov.w	r2, #0
 8002660:	f04f 0300 	mov.w	r3, #0
 8002664:	e9c1 2308 	strd	r2, r3, [r1, #32]
	ptrPosHandler->yr_position   = 0;
 8002668:	68b9      	ldr	r1, [r7, #8]
 800266a:	f04f 0200 	mov.w	r2, #0
 800266e:	f04f 0300 	mov.w	r3, #0
 8002672:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
	ptrPosHandler->xg_position   = ptrPosHandler->xg_position_inicial = 0;
 8002676:	68b9      	ldr	r1, [r7, #8]
 8002678:	f04f 0200 	mov.w	r2, #0
 800267c:	f04f 0300 	mov.w	r3, #0
 8002680:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
 8002684:	68bb      	ldr	r3, [r7, #8]
 8002686:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 800268a:	68b9      	ldr	r1, [r7, #8]
 800268c:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
	ptrPosHandler->yg_position   = ptrPosHandler->yg_position_inicial = 0;
 8002690:	68b9      	ldr	r1, [r7, #8]
 8002692:	f04f 0200 	mov.w	r2, #0
 8002696:	f04f 0300 	mov.w	r3, #0
 800269a:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
 800269e:	68bb      	ldr	r3, [r7, #8]
 80026a0:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 80026a4:	68b9      	ldr	r1, [r7, #8]
 80026a6:	e9c1 2312 	strd	r2, r3, [r1, #72]	; 0x48


	//--------------Parametros de Path-----------------
	ptrPathHandler->angle = 0;
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	2200      	movs	r2, #0
 80026ae:	645a      	str	r2, [r3, #68]	; 0x44
	ptrPathHandler->goal_Position_x = ptrPathHandler->goal_Position_y = 0;
 80026b0:	6879      	ldr	r1, [r7, #4]
 80026b2:	f04f 0200 	mov.w	r2, #0
 80026b6:	f04f 0300 	mov.w	r3, #0
 80026ba:	e9c1 2318 	strd	r2, r3, [r1, #96]	; 0x60
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 80026c4:	6879      	ldr	r1, [r7, #4]
 80026c6:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58
	ptrPathHandler->line_Distance = 0;
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	2200      	movs	r2, #0
 80026ce:	641a      	str	r2, [r3, #64]	; 0x40
	ptrPathHandler->start_position_x = ptrPathHandler->start_position_y = 0;
 80026d0:	6879      	ldr	r1, [r7, #4]
 80026d2:	f04f 0200 	mov.w	r2, #0
 80026d6:	f04f 0300 	mov.w	r3, #0
 80026da:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	; 0x50
 80026e4:	6879      	ldr	r1, [r7, #4]
 80026e6:	e9c1 2312 	strd	r2, r3, [r1, #72]	; 0x48

}
 80026ea:	bf00      	nop
 80026ec:	3714      	adds	r7, #20
 80026ee:	46bd      	mov	sp, r7
 80026f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f4:	4770      	bx	lr
 80026f6:	bf00      	nop
 80026f8:	200003cc 	.word	0x200003cc
 80026fc:	41e00000 	.word	0x41e00000
 8002700:	20000244 	.word	0x20000244
 8002704:	2000025c 	.word	0x2000025c
 8002708:	200002e4 	.word	0x200002e4
 800270c:	437a0000 	.word	0x437a0000
 8002710:	42c80000 	.word	0x42c80000
 8002714:	200003f8 	.word	0x200003f8
 8002718:	20000238 	.word	0x20000238
 800271c:	20000250 	.word	0x20000250
 8002720:	200002fc 	.word	0x200002fc
 8002724:	3dcccccd 	.word	0x3dcccccd
 8002728:	3f4ccccd 	.word	0x3f4ccccd

0800272c <goTo>:
		 uint8_t *fAnglulo,
		 uint8_t *fMeasurements,
		 uint8_t *fcontrol,
		 char buff[64],
		 uint32_t distance_mm ,
		 state_dir_t operation_mode_dir){
 800272c:	b5b0      	push	{r4, r5, r7, lr}
 800272e:	b092      	sub	sp, #72	; 0x48
 8002730:	af08      	add	r7, sp, #32
 8002732:	6178      	str	r0, [r7, #20]
 8002734:	6139      	str	r1, [r7, #16]
 8002736:	60fa      	str	r2, [r7, #12]
 8002738:	60bb      	str	r3, [r7, #8]
 800273a:	ed87 0b00 	vstr	d0, [r7]

	// esta funcion se encarga de enviar al robot en una linea recta hacia una distancia especifica
	// Para ello lo que se hara es simplemente encender el robot y al mismo tiempo calcular su distancia recorrida
	double distance_to_go = 0;
 800273e:	f04f 0200 	mov.w	r2, #0
 8002742:	f04f 0300 	mov.w	r3, #0
 8002746:	e9c7 2306 	strd	r2, r3, [r7, #24]
	uint8_t done = RESET;
 800274a:	2300      	movs	r3, #0
 800274c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	// seteamos la posicion inicial como la posicion actual global del robot
	ptrPathHandler->start_position_x = ptrPosHandler->xg_position;
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	; 0x40
 8002756:	68b9      	ldr	r1, [r7, #8]
 8002758:	e9c1 2312 	strd	r2, r3, [r1, #72]	; 0x48
	ptrPathHandler->start_position_y = ptrPosHandler->yg_position;
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	; 0x48
 8002762:	68b9      	ldr	r1, [r7, #8]
 8002764:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50

	// seteamos la posicion final usando parametros polares

	//Usando el angulo actual global con respecto al eje x se tiene que
	ptrPathHandler->goal_Position_x = distance_mm * cos(ptrPosHandler->rad_global) + ptrPathHandler->start_position_x ; // usando la funcion coseno para hallar la coordenada x de llegada
 8002768:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800276a:	f7fd fee3 	bl	8000534 <__aeabi_ui2d>
 800276e:	4604      	mov	r4, r0
 8002770:	460d      	mov	r5, r1
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	ed93 7b04 	vldr	d7, [r3, #16]
 8002778:	eeb0 0a47 	vmov.f32	s0, s14
 800277c:	eef0 0a67 	vmov.f32	s1, s15
 8002780:	f008 fa2e 	bl	800abe0 <cos>
 8002784:	ec53 2b10 	vmov	r2, r3, d0
 8002788:	4620      	mov	r0, r4
 800278a:	4629      	mov	r1, r5
 800278c:	f7fd ff4c 	bl	8000628 <__aeabi_dmul>
 8002790:	4602      	mov	r2, r0
 8002792:	460b      	mov	r3, r1
 8002794:	4610      	mov	r0, r2
 8002796:	4619      	mov	r1, r3
 8002798:	68bb      	ldr	r3, [r7, #8]
 800279a:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	; 0x48
 800279e:	f7fd fd8d 	bl	80002bc <__adddf3>
 80027a2:	4602      	mov	r2, r0
 80027a4:	460b      	mov	r3, r1
 80027a6:	68b9      	ldr	r1, [r7, #8]
 80027a8:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58
	ptrPathHandler->goal_Position_y = distance_mm * sin(ptrPosHandler->rad_global) + ptrPathHandler->start_position_y ; //usando la funcion coseno para hallar la coordenada y de llegada
 80027ac:	6d38      	ldr	r0, [r7, #80]	; 0x50
 80027ae:	f7fd fec1 	bl	8000534 <__aeabi_ui2d>
 80027b2:	4604      	mov	r4, r0
 80027b4:	460d      	mov	r5, r1
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	ed93 7b04 	vldr	d7, [r3, #16]
 80027bc:	eeb0 0a47 	vmov.f32	s0, s14
 80027c0:	eef0 0a67 	vmov.f32	s1, s15
 80027c4:	f008 faa8 	bl	800ad18 <sin>
 80027c8:	ec53 2b10 	vmov	r2, r3, d0
 80027cc:	4620      	mov	r0, r4
 80027ce:	4629      	mov	r1, r5
 80027d0:	f7fd ff2a 	bl	8000628 <__aeabi_dmul>
 80027d4:	4602      	mov	r2, r0
 80027d6:	460b      	mov	r3, r1
 80027d8:	4610      	mov	r0, r2
 80027da:	4619      	mov	r1, r3
 80027dc:	68bb      	ldr	r3, [r7, #8]
 80027de:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	; 0x50
 80027e2:	f7fd fd6b 	bl	80002bc <__adddf3>
 80027e6:	4602      	mov	r2, r0
 80027e8:	460b      	mov	r3, r1
 80027ea:	68b9      	ldr	r1, [r7, #8]
 80027ec:	e9c1 2318 	strd	r2, r3, [r1, #96]	; 0x60

	// definimos los parametros del camino en funcion de la situacion actual
	calculation_parameter_distance(ptrPathHandler);
 80027f0:	68b8      	ldr	r0, [r7, #8]
 80027f2:	f002 fd45 	bl	8005280 <calculation_parameter_distance>

	On_motor_Straigh_Roll(ptrMotorhandler, operation_mode_dir); // Encendemos el robot en la direccion deseada
 80027f6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80027f8:	6978      	ldr	r0, [r7, #20]
 80027fa:	f7ff fc89 	bl	8002110 <On_motor_Straigh_Roll>

	while(!done){
 80027fe:	e04c      	b.n	800289a <goTo+0x16e>
		// calculamos la distancia con la libreria PosRobt.h

		distance_to_go = distance_traveled( ptrPathHandler, ptrPosHandler->xg_position, ptrPosHandler->yg_position);
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	ed93 7b10 	vldr	d7, [r3, #64]	; 0x40
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	ed93 6b12 	vldr	d6, [r3, #72]	; 0x48
 800280c:	eeb0 1a46 	vmov.f32	s2, s12
 8002810:	eef0 1a66 	vmov.f32	s3, s13
 8002814:	eeb0 0a47 	vmov.f32	s0, s14
 8002818:	eef0 0a67 	vmov.f32	s1, s15
 800281c:	68b8      	ldr	r0, [r7, #8]
 800281e:	f002 fe1b 	bl	8005458 <distance_traveled>
 8002822:	ed87 0b06 	vstr	d0, [r7, #24]

		// Función de control del robot
		go(ptrMotorhandler,
 8002826:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 800282a:	f8ad 3018 	strh.w	r3, [sp, #24]
 800282e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002830:	9305      	str	r3, [sp, #20]
 8002832:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002834:	9304      	str	r3, [sp, #16]
 8002836:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002838:	9303      	str	r3, [sp, #12]
 800283a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800283c:	9302      	str	r3, [sp, #8]
 800283e:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8002842:	9301      	str	r3, [sp, #4]
 8002844:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002846:	9300      	str	r3, [sp, #0]
 8002848:	ed97 0b00 	vldr	d0, [r7]
 800284c:	68bb      	ldr	r3, [r7, #8]
 800284e:	68fa      	ldr	r2, [r7, #12]
 8002850:	6939      	ldr	r1, [r7, #16]
 8002852:	6978      	ldr	r0, [r7, #20]
 8002854:	f000 f988 	bl	8002b68 <go>
		   fMeasurements,
		   fcontrol,
		   buff,
		   operation_mode_dir); // Con esta funcion hacemos que el robot simplemente se mueva

		if (!(distance_to_go < distance_mm)){
 8002858:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800285a:	f7fd fe6b 	bl	8000534 <__aeabi_ui2d>
 800285e:	4602      	mov	r2, r0
 8002860:	460b      	mov	r3, r1
 8002862:	2101      	movs	r1, #1
 8002864:	460c      	mov	r4, r1
 8002866:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800286a:	f7fe f94f 	bl	8000b0c <__aeabi_dcmplt>
 800286e:	4603      	mov	r3, r0
 8002870:	2b00      	cmp	r3, #0
 8002872:	d101      	bne.n	8002878 <goTo+0x14c>
 8002874:	2300      	movs	r3, #0
 8002876:	461c      	mov	r4, r3
 8002878:	b2e3      	uxtb	r3, r4
 800287a:	f083 0301 	eor.w	r3, r3, #1
 800287e:	b2db      	uxtb	r3, r3
 8002880:	2b00      	cmp	r3, #0
 8002882:	d008      	beq.n	8002896 <goTo+0x16a>
			// Paramos el proceso
			done = !done;
 8002884:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002888:	2b00      	cmp	r3, #0
 800288a:	bf0c      	ite	eq
 800288c:	2301      	moveq	r3, #1
 800288e:	2300      	movne	r3, #0
 8002890:	b2db      	uxtb	r3, r3
 8002892:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		}

		// Observamos si hay algun comando en espera
		fillComand();
 8002896:	f000 fa3f 	bl	8002d18 <fillComand>
	while(!done){
 800289a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d0ae      	beq.n	8002800 <goTo+0xd4>

	}


	return done;
 80028a2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80028a6:	4618      	mov	r0, r3
 80028a8:	3728      	adds	r7, #40	; 0x28
 80028aa:	46bd      	mov	sp, r7
 80028ac:	bdb0      	pop	{r4, r5, r7, pc}
	...

080028b0 <PID_control>:


void PID_control(Motor_Handler_t *ptrMotorhandler[2] ,
		        Parameters_Path_t *ptrPathHandler,
				Parameters_Position_t *ptrPosHandler,
				PID_Parameters_t *ptrPIDHandler){
 80028b0:	b580      	push	{r7, lr}
 80028b2:	b086      	sub	sp, #24
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	60f8      	str	r0, [r7, #12]
 80028b8:	60b9      	str	r1, [r7, #8]
 80028ba:	607a      	str	r2, [r7, #4]
 80028bc:	603b      	str	r3, [r7, #0]

	//Conversion de tiempo
	float sampling_time = ((float) (handlerTIM2_PARAMETROS_MOVIMIENTO.TIMx_Config.TIMx_period * timeAction_TIMER_Sampling) / 1000); //[s]
 80028be:	4b6f      	ldr	r3, [pc, #444]	; (8002a7c <PID_control+0x1cc>)
 80028c0:	68db      	ldr	r3, [r3, #12]
 80028c2:	4a6f      	ldr	r2, [pc, #444]	; (8002a80 <PID_control+0x1d0>)
 80028c4:	7812      	ldrb	r2, [r2, #0]
 80028c6:	fb02 f303 	mul.w	r3, r2, r3
 80028ca:	ee07 3a90 	vmov	s15, r3
 80028ce:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80028d2:	eddf 6a6c 	vldr	s13, [pc, #432]	; 8002a84 <PID_control+0x1d4>
 80028d6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80028da:	edc7 7a05 	vstr	s15, [r7, #20]

	//Control PID para la distancia
	float distance_recta = (distance_to_straight_line(ptrPathHandler, ptrPosHandler->xg_position, ptrPosHandler->yg_position)) / 1000; //[m]
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	ed93 7b10 	vldr	d7, [r3, #64]	; 0x40
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	ed93 6b12 	vldr	d6, [r3, #72]	; 0x48
 80028ea:	eeb0 1a46 	vmov.f32	s2, s12
 80028ee:	eef0 1a66 	vmov.f32	s3, s13
 80028f2:	eeb0 0a47 	vmov.f32	s0, s14
 80028f6:	eef0 0a67 	vmov.f32	s1, s15
 80028fa:	68b8      	ldr	r0, [r7, #8]
 80028fc:	f002 fd68 	bl	80053d0 <distance_to_straight_line>
 8002900:	ec51 0b10 	vmov	r0, r1, d0
 8002904:	f04f 0200 	mov.w	r2, #0
 8002908:	4b5f      	ldr	r3, [pc, #380]	; (8002a88 <PID_control+0x1d8>)
 800290a:	f7fd ffb7 	bl	800087c <__aeabi_ddiv>
 800290e:	4602      	mov	r2, r0
 8002910:	460b      	mov	r3, r1
 8002912:	4610      	mov	r0, r2
 8002914:	4619      	mov	r1, r3
 8002916:	f7fe f97f 	bl	8000c18 <__aeabi_d2f>
 800291a:	4603      	mov	r3, r0
 800291c:	613b      	str	r3, [r7, #16]

	//Aplicacion del PID par el control de la distancia del robot al centro
	PID_calc(ptrPIDHandler, sampling_time, 0,  distance_recta);
 800291e:	ed97 1a04 	vldr	s2, [r7, #16]
 8002922:	eddf 0a5a 	vldr	s1, [pc, #360]	; 8002a8c <PID_control+0x1dc>
 8002926:	ed97 0a05 	vldr	s0, [r7, #20]
 800292a:	6838      	ldr	r0, [r7, #0]
 800292c:	f000 f8bc 	bl	8002aa8 <PID_calc>

	//Aplicacndo correcion
	vel_Setpoint_1 = velSetPoint - ptrPIDHandler->u; // Cambio en la velocidad de la rueda izquierda
 8002930:	4b57      	ldr	r3, [pc, #348]	; (8002a90 <PID_control+0x1e0>)
 8002932:	ed93 7a00 	vldr	s14, [r3]
 8002936:	683b      	ldr	r3, [r7, #0]
 8002938:	edd3 7a00 	vldr	s15, [r3]
 800293c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002940:	4b54      	ldr	r3, [pc, #336]	; (8002a94 <PID_control+0x1e4>)
 8002942:	edc3 7a00 	vstr	s15, [r3]
	vel_Setpoint_2 = velSetPoint + ptrPIDHandler->u; // cambio en la velocidad de la rueda derecha
 8002946:	683b      	ldr	r3, [r7, #0]
 8002948:	ed93 7a00 	vldr	s14, [r3]
 800294c:	4b50      	ldr	r3, [pc, #320]	; (8002a90 <PID_control+0x1e0>)
 800294e:	edd3 7a00 	vldr	s15, [r3]
 8002952:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002956:	4b50      	ldr	r3, [pc, #320]	; (8002a98 <PID_control+0x1e8>)
 8002958:	edc3 7a00 	vstr	s15, [r3]

	//Aplicacion del PID par el control de las velocidades
	PID_calc(ptrMotorhandler[0]->parametersMotor.pid, sampling_time, vel_Setpoint_1,  ptrMotorhandler[0]->parametersMotor.vel); // Accion de control 1
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	681a      	ldr	r2, [r3, #0]
 8002962:	4b4c      	ldr	r3, [pc, #304]	; (8002a94 <PID_control+0x1e4>)
 8002964:	edd3 7a00 	vldr	s15, [r3]
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	ed93 7a02 	vldr	s14, [r3, #8]
 8002970:	eeb0 1a47 	vmov.f32	s2, s14
 8002974:	eef0 0a67 	vmov.f32	s1, s15
 8002978:	ed97 0a05 	vldr	s0, [r7, #20]
 800297c:	4610      	mov	r0, r2
 800297e:	f000 f893 	bl	8002aa8 <PID_calc>
	PID_calc(ptrMotorhandler[1]->parametersMotor.pid, sampling_time, vel_Setpoint_2,  ptrMotorhandler[1]->parametersMotor.vel); // Accion de control 2
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	3304      	adds	r3, #4
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	681a      	ldr	r2, [r3, #0]
 800298a:	4b43      	ldr	r3, [pc, #268]	; (8002a98 <PID_control+0x1e8>)
 800298c:	edd3 7a00 	vldr	s15, [r3]
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	3304      	adds	r3, #4
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	ed93 7a02 	vldr	s14, [r3, #8]
 800299a:	eeb0 1a47 	vmov.f32	s2, s14
 800299e:	eef0 0a67 	vmov.f32	s1, s15
 80029a2:	ed97 0a05 	vldr	s0, [r7, #20]
 80029a6:	4610      	mov	r0, r2
 80029a8:	f000 f87e 	bl	8002aa8 <PID_calc>

	//Cambiamos valores
	ptrMotorhandler[0]->configMotor.new_dutty += ptrMotorhandler[0]->parametersMotor.pid->u;
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	ed93 7a05 	vldr	s14, [r3, #20]
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	edd3 7a00 	vldr	s15, [r3]
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80029c6:	edc3 7a05 	vstr	s15, [r3, #20]
	ptrMotorhandler[1]->configMotor.new_dutty += ptrMotorhandler[1]->parametersMotor.pid->u;
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	3304      	adds	r3, #4
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	ed93 7a05 	vldr	s14, [r3, #20]
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	3304      	adds	r3, #4
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	edd3 7a00 	vldr	s15, [r3]
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	3304      	adds	r3, #4
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80029ea:	edc3 7a05 	vstr	s15, [r3, #20]

	//Correccion del dutty
	// Primero nos aseguramos de la no saturacion de los motores
	if (ptrMotorhandler[0]->configMotor.new_dutty >= 60){
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	edd3 7a05 	vldr	s15, [r3, #20]
 80029f6:	ed9f 7a29 	vldr	s14, [pc, #164]	; 8002a9c <PID_control+0x1ec>
 80029fa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80029fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a02:	db04      	blt.n	8002a0e <PID_control+0x15e>

		ptrMotorhandler[0]->configMotor.new_dutty = 60;// El limite superior sera 60 de dutty
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	4a25      	ldr	r2, [pc, #148]	; (8002aa0 <PID_control+0x1f0>)
 8002a0a:	615a      	str	r2, [r3, #20]
 8002a0c:	e00e      	b.n	8002a2c <PID_control+0x17c>

	}else if (ptrMotorhandler[0]->configMotor.new_dutty <= fixed_dutty -5){
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	edd3 7a05 	vldr	s15, [r3, #20]
 8002a16:	eeb3 7a07 	vmov.f32	s14, #55	; 0x41b80000  23.0
 8002a1a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002a1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a22:	d803      	bhi.n	8002a2c <PID_control+0x17c>

		ptrMotorhandler[0]->configMotor.new_dutty = fixed_dutty -5; // el limite inferior seria 5 puntos menos al dutty fijo
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	4a1e      	ldr	r2, [pc, #120]	; (8002aa4 <PID_control+0x1f4>)
 8002a2a:	615a      	str	r2, [r3, #20]
	}

	if (ptrMotorhandler[1]->configMotor.new_dutty >= 60){
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	3304      	adds	r3, #4
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	edd3 7a05 	vldr	s15, [r3, #20]
 8002a36:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8002a9c <PID_control+0x1ec>
 8002a3a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002a3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a42:	db05      	blt.n	8002a50 <PID_control+0x1a0>

		ptrMotorhandler[1]->configMotor.new_dutty = 60;// El limite superior sera 60 de dutty
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	3304      	adds	r3, #4
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	4a15      	ldr	r2, [pc, #84]	; (8002aa0 <PID_control+0x1f0>)
 8002a4c:	615a      	str	r2, [r3, #20]
	}else if (ptrMotorhandler[1]->configMotor.new_dutty <= fixed_dutty -5){

		ptrMotorhandler[1]->configMotor.new_dutty = fixed_dutty -5; // el limite inferior seria 5 puntos menos al dutty fijo
	}

}
 8002a4e:	e011      	b.n	8002a74 <PID_control+0x1c4>
	}else if (ptrMotorhandler[1]->configMotor.new_dutty <= fixed_dutty -5){
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	3304      	adds	r3, #4
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	edd3 7a05 	vldr	s15, [r3, #20]
 8002a5a:	eeb3 7a07 	vmov.f32	s14, #55	; 0x41b80000  23.0
 8002a5e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002a62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a66:	d900      	bls.n	8002a6a <PID_control+0x1ba>
}
 8002a68:	e004      	b.n	8002a74 <PID_control+0x1c4>
		ptrMotorhandler[1]->configMotor.new_dutty = fixed_dutty -5; // el limite inferior seria 5 puntos menos al dutty fijo
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	3304      	adds	r3, #4
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	4a0c      	ldr	r2, [pc, #48]	; (8002aa4 <PID_control+0x1f4>)
 8002a72:	615a      	str	r2, [r3, #20]
}
 8002a74:	bf00      	nop
 8002a76:	3718      	adds	r7, #24
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	bd80      	pop	{r7, pc}
 8002a7c:	200002bc 	.word	0x200002bc
 8002a80:	20000000 	.word	0x20000000
 8002a84:	447a0000 	.word	0x447a0000
 8002a88:	408f4000 	.word	0x408f4000
 8002a8c:	00000000 	.word	0x00000000
 8002a90:	20000610 	.word	0x20000610
 8002a94:	20000614 	.word	0x20000614
 8002a98:	20000618 	.word	0x20000618
 8002a9c:	42700000 	.word	0x42700000
 8002aa0:	42700000 	.word	0x42700000
 8002aa4:	41b80000 	.word	0x41b80000

08002aa8 <PID_calc>:

void PID_calc(PID_Parameters_t *ptrPIDHandler,
		      float time_of_sampling,
			  float setpoint,
			  float current_measure){
 8002aa8:	b480      	push	{r7}
 8002aaa:	b089      	sub	sp, #36	; 0x24
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	60f8      	str	r0, [r7, #12]
 8002ab0:	ed87 0a02 	vstr	s0, [r7, #8]
 8002ab4:	edc7 0a01 	vstr	s1, [r7, #4]
 8002ab8:	ed87 1a00 	vstr	s2, [r7]

	//Calculo del error
	ptrPIDHandler->e0 = setpoint-current_measure;
 8002abc:	ed97 7a01 	vldr	s14, [r7, #4]
 8002ac0:	edd7 7a00 	vldr	s15, [r7]
 8002ac4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	edc3 7a01 	vstr	s15, [r3, #4]
    // Controle PID
	float P =  ptrPIDHandler->kp*ptrPIDHandler->e0; // control proporcional
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	ed93 7a04 	vldr	s14, [r3, #16]
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	edd3 7a01 	vldr	s15, [r3, #4]
 8002ada:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ade:	edc7 7a07 	vstr	s15, [r7, #28]
	ptrPIDHandler->e_int +=  ptrPIDHandler->e0 * time_of_sampling;
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	ed93 7a02 	vldr	s14, [r3, #8]
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	edd3 6a01 	vldr	s13, [r3, #4]
 8002aee:	edd7 7a02 	vldr	s15, [r7, #8]
 8002af2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002af6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	edc3 7a02 	vstr	s15, [r3, #8]
	float I = ptrPIDHandler->ki * ptrPIDHandler->e_int; // Control integral
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	ed93 7a05 	vldr	s14, [r3, #20]
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	edd3 7a02 	vldr	s15, [r3, #8]
 8002b0c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b10:	edc7 7a06 	vstr	s15, [r7, #24]
	float D =  ptrPIDHandler->kd*(ptrPIDHandler->e0 - ptrPIDHandler->e_prev) / time_of_sampling; // control derivativo
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	ed93 7a06 	vldr	s14, [r3, #24]
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	edd3 6a01 	vldr	s13, [r3, #4]
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	edd3 7a03 	vldr	s15, [r3, #12]
 8002b26:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002b2a:	ee67 6a27 	vmul.f32	s13, s14, s15
 8002b2e:	ed97 7a02 	vldr	s14, [r7, #8]
 8002b32:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002b36:	edc7 7a05 	vstr	s15, [r7, #20]
	ptrPIDHandler->u = P + I + D;
 8002b3a:	ed97 7a07 	vldr	s14, [r7, #28]
 8002b3e:	edd7 7a06 	vldr	s15, [r7, #24]
 8002b42:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002b46:	edd7 7a05 	vldr	s15, [r7, #20]
 8002b4a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	edc3 7a00 	vstr	s15, [r3]
     //Actualizamos el error
	ptrPIDHandler->e_prev = ptrPIDHandler->e0;
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	685a      	ldr	r2, [r3, #4]
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	60da      	str	r2, [r3, #12]
}
 8002b5c:	bf00      	nop
 8002b5e:	3724      	adds	r7, #36	; 0x24
 8002b60:	46bd      	mov	sp, r7
 8002b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b66:	4770      	bx	lr

08002b68 <go>:
		state_t mode,
		uint8_t *fAnglulo,
		uint8_t *fMeasurements,
		uint8_t *fcontrol,
		char buff[64],
		state_dir_t operation_mode_dir){
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	b08a      	sub	sp, #40	; 0x28
 8002b6c:	af02      	add	r7, sp, #8
 8002b6e:	6178      	str	r0, [r7, #20]
 8002b70:	6139      	str	r1, [r7, #16]
 8002b72:	60fa      	str	r2, [r7, #12]
 8002b74:	60bb      	str	r3, [r7, #8]
 8002b76:	ed87 0b00 	vstr	d0, [r7]

	////////////////////////////////////////BLOQUE DE MEDICION Y CONTROL//////////////////////////////////////////////////////


	//En este primera medicion se mide el el angulo actual del robot con respecto a una referencia.
	if (*fAnglulo){ // este se ejecutara cada periodo
 8002b7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b7c:	781b      	ldrb	r3, [r3, #0]
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d00a      	beq.n	8002b98 <go+0x30>

		// Medimos el angulo actual
		getAngle(ptrMPUhandler, 0, calib, ptrPosHandler);
 8002b82:	68f9      	ldr	r1, [r7, #12]
 8002b84:	ed97 1b00 	vldr	d1, [r7]
 8002b88:	ed9f 0a4a 	vldr	s0, [pc, #296]	; 8002cb4 <go+0x14c>
 8002b8c:	6938      	ldr	r0, [r7, #16]
 8002b8e:	f7fe fe99 	bl	80018c4 <getAngle>
		// bajamos la bandera
		*fAnglulo = RESET;
 8002b92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b94:	2200      	movs	r2, #0
 8002b96:	701a      	strb	r2, [r3, #0]
	}
	// En la siguiente medicion medimos todos los parametros necesarios para el control posterior
	if (*fMeasurements){ // Este se ejecutara cada (periodo * 13 cuentas)
 8002b98:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b9a:	781b      	ldrb	r3, [r3, #0]
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d00c      	beq.n	8002bba <go+0x52>

		// Medimos el angulo actual
		get_measuremets_parameters(ptrMotorhandler, ptrPosHandler, mode);
 8002ba0:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002ba4:	461a      	mov	r2, r3
 8002ba6:	68f9      	ldr	r1, [r7, #12]
 8002ba8:	6978      	ldr	r0, [r7, #20]
 8002baa:	f7fe fee9 	bl	8001980 <get_measuremets_parameters>
		// bajamos la bandera
		*fMeasurements = RESET;
 8002bae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	701a      	strb	r2, [r3, #0]
		//Levandamos la bandera de control
		*fcontrol = SET;
 8002bb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002bb6:	2201      	movs	r2, #1
 8002bb8:	701a      	strb	r2, [r3, #0]
	}

	// Control
	if (*fcontrol){
 8002bba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002bbc:	781b      	ldrb	r3, [r3, #0]
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d073      	beq.n	8002caa <go+0x142>

		//Calculo odometria
		double distance_prom = (ptrMotorhandler[1]->parametersMotor.dis + ptrMotorhandler[0]->parametersMotor.dis)/2;//[mm]
 8002bc2:	697b      	ldr	r3, [r7, #20]
 8002bc4:	3304      	adds	r3, #4
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	ed93 7a03 	vldr	s14, [r3, #12]
 8002bcc:	697b      	ldr	r3, [r7, #20]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	edd3 7a03 	vldr	s15, [r3, #12]
 8002bd4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002bd8:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8002bdc:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002be0:	ee16 0a90 	vmov	r0, s13
 8002be4:	f7fd fcc8 	bl	8000578 <__aeabi_f2d>
 8002be8:	4602      	mov	r2, r0
 8002bea:	460b      	mov	r3, r1
 8002bec:	e9c7 2306 	strd	r2, r3, [r7, #24]

		ptrPosHandler->xr_position = distance_prom * (cos(ptrPosHandler->rad_global));        //[mm]
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	ed93 7b04 	vldr	d7, [r3, #16]
 8002bf6:	eeb0 0a47 	vmov.f32	s0, s14
 8002bfa:	eef0 0a67 	vmov.f32	s1, s15
 8002bfe:	f007 ffef 	bl	800abe0 <cos>
 8002c02:	ec51 0b10 	vmov	r0, r1, d0
 8002c06:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002c0a:	f7fd fd0d 	bl	8000628 <__aeabi_dmul>
 8002c0e:	4602      	mov	r2, r0
 8002c10:	460b      	mov	r3, r1
 8002c12:	68f9      	ldr	r1, [r7, #12]
 8002c14:	e9c1 2308 	strd	r2, r3, [r1, #32]
		ptrPosHandler->yr_position = distance_prom * (sin(ptrPosHandler->rad_global));       //[mm]
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	ed93 7b04 	vldr	d7, [r3, #16]
 8002c1e:	eeb0 0a47 	vmov.f32	s0, s14
 8002c22:	eef0 0a67 	vmov.f32	s1, s15
 8002c26:	f008 f877 	bl	800ad18 <sin>
 8002c2a:	ec51 0b10 	vmov	r0, r1, d0
 8002c2e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002c32:	f7fd fcf9 	bl	8000628 <__aeabi_dmul>
 8002c36:	4602      	mov	r2, r0
 8002c38:	460b      	mov	r3, r1
 8002c3a:	68f9      	ldr	r1, [r7, #12]
 8002c3c:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28

		//Paso de c.relativa a c.globales
		ptrPosHandler->xg_position +=  ptrPosHandler->xr_position;
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8002c4c:	f7fd fb36 	bl	80002bc <__adddf3>
 8002c50:	4602      	mov	r2, r0
 8002c52:	460b      	mov	r3, r1
 8002c54:	68f9      	ldr	r1, [r7, #12]
 8002c56:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
		ptrPosHandler->yg_position +=  ptrPosHandler->yr_position;
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	; 0x48
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8002c66:	f7fd fb29 	bl	80002bc <__adddf3>
 8002c6a:	4602      	mov	r2, r0
 8002c6c:	460b      	mov	r3, r1
 8002c6e:	68f9      	ldr	r1, [r7, #12]
 8002c70:	e9c1 2312 	strd	r2, r3, [r1, #72]	; 0x48

		//Convertimos el valor y imprimimos en la terminal
		sprintf(buff,"&%#.4f\t%#.4f\n", ptrPosHandler->xg_position , ptrPosHandler->yg_position);
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	; 0x48
 8002c80:	e9cd 2300 	strd	r2, r3, [sp]
 8002c84:	4602      	mov	r2, r0
 8002c86:	460b      	mov	r3, r1
 8002c88:	490b      	ldr	r1, [pc, #44]	; (8002cb8 <go+0x150>)
 8002c8a:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8002c8c:	f005 f96c 	bl	8007f68 <siprintf>

		writeMsg(&handlerUSART, buff);
 8002c90:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8002c92:	480a      	ldr	r0, [pc, #40]	; (8002cbc <go+0x154>)
 8002c94:	f004 f82a 	bl	8006cec <writeMsg>

		PID_control(ptrMotorhandler, ptrPathHandler, ptrPosHandler, ptrPIDHandler);
 8002c98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c9a:	68fa      	ldr	r2, [r7, #12]
 8002c9c:	68b9      	ldr	r1, [r7, #8]
 8002c9e:	6978      	ldr	r0, [r7, #20]
 8002ca0:	f7ff fe06 	bl	80028b0 <PID_control>

		*fcontrol = RESET;
 8002ca4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	701a      	strb	r2, [r3, #0]
	}
}
 8002caa:	bf00      	nop
 8002cac:	3720      	adds	r7, #32
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	bd80      	pop	{r7, pc}
 8002cb2:	bf00      	nop
 8002cb4:	00000000 	.word	0x00000000
 8002cb8:	0800d234 	.word	0x0800d234
 8002cbc:	20000314 	.word	0x20000314

08002cc0 <roll>:
		state_t mode,
		uint8_t *fAnglulo,
		uint8_t *fMeasurements,
		uint8_t *fcontrol,
		char buff[64],
		state_dir_t operation_mode_dir){
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	b086      	sub	sp, #24
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6178      	str	r0, [r7, #20]
 8002cc8:	6139      	str	r1, [r7, #16]
 8002cca:	60fa      	str	r2, [r7, #12]
 8002ccc:	60bb      	str	r3, [r7, #8]
 8002cce:	ed87 0b00 	vstr	d0, [r7]

	////////////////////////////////////////BLOQUE DE MEDICION Y CONTROL//////////////////////////////////////////////////////


	//En este primera medicion se mide el el angulo actual del robot con respecto a una referencia.
	if (*fAnglulo){ // este se ejecutara cada periodo
 8002cd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cd4:	781b      	ldrb	r3, [r3, #0]
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d00a      	beq.n	8002cf0 <roll+0x30>

		// Medimos el angulo actual
		getAngle(ptrMPUhandler, 0, calib, ptrPosHandler);
 8002cda:	68f9      	ldr	r1, [r7, #12]
 8002cdc:	ed97 1b00 	vldr	d1, [r7]
 8002ce0:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 8002d14 <roll+0x54>
 8002ce4:	6938      	ldr	r0, [r7, #16]
 8002ce6:	f7fe fded 	bl	80018c4 <getAngle>
		// bajamos la bandera
		*fAnglulo = RESET;
 8002cea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cec:	2200      	movs	r2, #0
 8002cee:	701a      	strb	r2, [r3, #0]
	}
	// En la siguiente medicion medimos todos los parametros necesarios para el control posterior
	if (*fMeasurements){ // Este se ejecutara cada (periodo * 13 cuentas)
 8002cf0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002cf2:	781b      	ldrb	r3, [r3, #0]
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d009      	beq.n	8002d0c <roll+0x4c>

		// Medimos el angulo actual
		get_measuremets_parameters(ptrMotorhandler, ptrPosHandler, mode);
 8002cf8:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002cfc:	461a      	mov	r2, r3
 8002cfe:	68f9      	ldr	r1, [r7, #12]
 8002d00:	6978      	ldr	r0, [r7, #20]
 8002d02:	f7fe fe3d 	bl	8001980 <get_measuremets_parameters>
		// bajamos la bandera
		*fMeasurements = RESET;
 8002d06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d08:	2200      	movs	r2, #0
 8002d0a:	701a      	strb	r2, [r3, #0]
	}

}
 8002d0c:	bf00      	nop
 8002d0e:	3718      	adds	r7, #24
 8002d10:	46bd      	mov	sp, r7
 8002d12:	bd80      	pop	{r7, pc}
 8002d14:	00000000 	.word	0x00000000

08002d18 <fillComand>:



void fillComand(void){
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	af00      	add	r7, sp, #0

	if (rxData != '\0'){
 8002d1c:	4b21      	ldr	r3, [pc, #132]	; (8002da4 <fillComand+0x8c>)
 8002d1e:	781b      	ldrb	r3, [r3, #0]
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d03c      	beq.n	8002d9e <fillComand+0x86>
		writeChar(&handlerUSART, rxData);
 8002d24:	4b1f      	ldr	r3, [pc, #124]	; (8002da4 <fillComand+0x8c>)
 8002d26:	781b      	ldrb	r3, [r3, #0]
 8002d28:	4619      	mov	r1, r3
 8002d2a:	481f      	ldr	r0, [pc, #124]	; (8002da8 <fillComand+0x90>)
 8002d2c:	f003 ffc6 	bl	8006cbc <writeChar>
		bufferReception[counterReception] = rxData;
 8002d30:	4b1e      	ldr	r3, [pc, #120]	; (8002dac <fillComand+0x94>)
 8002d32:	781b      	ldrb	r3, [r3, #0]
 8002d34:	461a      	mov	r2, r3
 8002d36:	4b1b      	ldr	r3, [pc, #108]	; (8002da4 <fillComand+0x8c>)
 8002d38:	7819      	ldrb	r1, [r3, #0]
 8002d3a:	4b1d      	ldr	r3, [pc, #116]	; (8002db0 <fillComand+0x98>)
 8002d3c:	5499      	strb	r1, [r3, r2]
		counterReception++;
 8002d3e:	4b1b      	ldr	r3, [pc, #108]	; (8002dac <fillComand+0x94>)
 8002d40:	781b      	ldrb	r3, [r3, #0]
 8002d42:	3301      	adds	r3, #1
 8002d44:	b2da      	uxtb	r2, r3
 8002d46:	4b19      	ldr	r3, [pc, #100]	; (8002dac <fillComand+0x94>)
 8002d48:	701a      	strb	r2, [r3, #0]

		if (rxData == '@'){
 8002d4a:	4b16      	ldr	r3, [pc, #88]	; (8002da4 <fillComand+0x8c>)
 8002d4c:	781b      	ldrb	r3, [r3, #0]
 8002d4e:	2b40      	cmp	r3, #64	; 0x40
 8002d50:	d10f      	bne.n	8002d72 <fillComand+0x5a>
			doneTransaction = SET;
 8002d52:	4b18      	ldr	r3, [pc, #96]	; (8002db4 <fillComand+0x9c>)
 8002d54:	2201      	movs	r2, #1
 8002d56:	701a      	strb	r2, [r3, #0]

			bufferReception[counterReception-1] = '\0';
 8002d58:	4b14      	ldr	r3, [pc, #80]	; (8002dac <fillComand+0x94>)
 8002d5a:	781b      	ldrb	r3, [r3, #0]
 8002d5c:	3b01      	subs	r3, #1
 8002d5e:	4a14      	ldr	r2, [pc, #80]	; (8002db0 <fillComand+0x98>)
 8002d60:	2100      	movs	r1, #0
 8002d62:	54d1      	strb	r1, [r2, r3]

			counterReception = 0;
 8002d64:	4b11      	ldr	r3, [pc, #68]	; (8002dac <fillComand+0x94>)
 8002d66:	2200      	movs	r2, #0
 8002d68:	701a      	strb	r2, [r3, #0]
			parseCommands(bufferReception);
 8002d6a:	4811      	ldr	r0, [pc, #68]	; (8002db0 <fillComand+0x98>)
 8002d6c:	f7fe fb3a 	bl	80013e4 <parseCommands>
 8002d70:	e012      	b.n	8002d98 <fillComand+0x80>

		}else if (rxData == 'z'){
 8002d72:	4b0c      	ldr	r3, [pc, #48]	; (8002da4 <fillComand+0x8c>)
 8002d74:	781b      	ldrb	r3, [r3, #0]
 8002d76:	2b7a      	cmp	r3, #122	; 0x7a
 8002d78:	d10e      	bne.n	8002d98 <fillComand+0x80>

			memset(bufferReception, 0, sizeof(bufferReception));
 8002d7a:	2240      	movs	r2, #64	; 0x40
 8002d7c:	2100      	movs	r1, #0
 8002d7e:	480c      	ldr	r0, [pc, #48]	; (8002db0 <fillComand+0x98>)
 8002d80:	f004 fb90 	bl	80074a4 <memset>
			counterReception = 0;
 8002d84:	4b09      	ldr	r3, [pc, #36]	; (8002dac <fillComand+0x94>)
 8002d86:	2200      	movs	r2, #0
 8002d88:	701a      	strb	r2, [r3, #0]
			writeMsg(&handlerUSART, "\n___Buffer Vaciado___\n \r");
 8002d8a:	490b      	ldr	r1, [pc, #44]	; (8002db8 <fillComand+0xa0>)
 8002d8c:	4806      	ldr	r0, [pc, #24]	; (8002da8 <fillComand+0x90>)
 8002d8e:	f003 ffad 	bl	8006cec <writeMsg>
			rxData = '\0';
 8002d92:	4b04      	ldr	r3, [pc, #16]	; (8002da4 <fillComand+0x8c>)
 8002d94:	2200      	movs	r2, #0
 8002d96:	701a      	strb	r2, [r3, #0]
		}
		rxData = '\0';
 8002d98:	4b02      	ldr	r3, [pc, #8]	; (8002da4 <fillComand+0x8c>)
 8002d9a:	2200      	movs	r2, #0
 8002d9c:	701a      	strb	r2, [r3, #0]
	}

}
 8002d9e:	bf00      	nop
 8002da0:	bd80      	pop	{r7, pc}
 8002da2:	bf00      	nop
 8002da4:	20000466 	.word	0x20000466
 8002da8:	20000314 	.word	0x20000314
 8002dac:	20000464 	.word	0x20000464
 8002db0:	20000424 	.word	0x20000424
 8002db4:	20000465 	.word	0x20000465
 8002db8:	0800d244 	.word	0x0800d244

08002dbc <ITM_SendChar>:
/* ITM register addresses */
#define ITM_STIMULUS_PORT0   	*((volatile uint32_t*) 0xE0000000 )
#define ITM_TRACE_EN          	*((volatile uint32_t*) 0xE0000E00 )

void ITM_SendChar(uint8_t ch)
{
 8002dbc:	b480      	push	{r7}
 8002dbe:	b083      	sub	sp, #12
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	4603      	mov	r3, r0
 8002dc4:	71fb      	strb	r3, [r7, #7]

	//Enable TRCENA
	DEMCR |= ( 1 << 24);
 8002dc6:	4b0f      	ldr	r3, [pc, #60]	; (8002e04 <ITM_SendChar+0x48>)
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	4a0e      	ldr	r2, [pc, #56]	; (8002e04 <ITM_SendChar+0x48>)
 8002dcc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002dd0:	6013      	str	r3, [r2, #0]

	//enable stimulus port 0
	ITM_TRACE_EN |= ( 1 << 0);
 8002dd2:	4b0d      	ldr	r3, [pc, #52]	; (8002e08 <ITM_SendChar+0x4c>)
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	4a0c      	ldr	r2, [pc, #48]	; (8002e08 <ITM_SendChar+0x4c>)
 8002dd8:	f043 0301 	orr.w	r3, r3, #1
 8002ddc:	6013      	str	r3, [r2, #0]

	// read FIFO status in bit [0]:
	while(!(ITM_STIMULUS_PORT0 & 1));
 8002dde:	bf00      	nop
 8002de0:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	f003 0301 	and.w	r3, r3, #1
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d0f8      	beq.n	8002de0 <ITM_SendChar+0x24>

	//Write to ITM stimulus port0
	ITM_STIMULUS_PORT0 = ch;
 8002dee:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8002df2:	79fb      	ldrb	r3, [r7, #7]
 8002df4:	6013      	str	r3, [r2, #0]
}
 8002df6:	bf00      	nop
 8002df8:	370c      	adds	r7, #12
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e00:	4770      	bx	lr
 8002e02:	bf00      	nop
 8002e04:	e000edfc 	.word	0xe000edfc
 8002e08:	e0000e00 	.word	0xe0000e00

08002e0c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002e0c:	b480      	push	{r7}
 8002e0e:	af00      	add	r7, sp, #0
	return 1;
 8002e10:	2301      	movs	r3, #1
}
 8002e12:	4618      	mov	r0, r3
 8002e14:	46bd      	mov	sp, r7
 8002e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1a:	4770      	bx	lr

08002e1c <_kill>:

int _kill(int pid, int sig)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	b082      	sub	sp, #8
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	6078      	str	r0, [r7, #4]
 8002e24:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002e26:	f004 fb0b 	bl	8007440 <__errno>
 8002e2a:	4603      	mov	r3, r0
 8002e2c:	2216      	movs	r2, #22
 8002e2e:	601a      	str	r2, [r3, #0]
	return -1;
 8002e30:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002e34:	4618      	mov	r0, r3
 8002e36:	3708      	adds	r7, #8
 8002e38:	46bd      	mov	sp, r7
 8002e3a:	bd80      	pop	{r7, pc}

08002e3c <_exit>:

void _exit (int status)
{
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	b082      	sub	sp, #8
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002e44:	f04f 31ff 	mov.w	r1, #4294967295
 8002e48:	6878      	ldr	r0, [r7, #4]
 8002e4a:	f7ff ffe7 	bl	8002e1c <_kill>
	while (1) {}		/* Make sure we hang here */
 8002e4e:	e7fe      	b.n	8002e4e <_exit+0x12>

08002e50 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002e50:	b580      	push	{r7, lr}
 8002e52:	b086      	sub	sp, #24
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	60f8      	str	r0, [r7, #12]
 8002e58:	60b9      	str	r1, [r7, #8]
 8002e5a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e5c:	2300      	movs	r3, #0
 8002e5e:	617b      	str	r3, [r7, #20]
 8002e60:	e00a      	b.n	8002e78 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002e62:	f3af 8000 	nop.w
 8002e66:	4601      	mov	r1, r0
 8002e68:	68bb      	ldr	r3, [r7, #8]
 8002e6a:	1c5a      	adds	r2, r3, #1
 8002e6c:	60ba      	str	r2, [r7, #8]
 8002e6e:	b2ca      	uxtb	r2, r1
 8002e70:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e72:	697b      	ldr	r3, [r7, #20]
 8002e74:	3301      	adds	r3, #1
 8002e76:	617b      	str	r3, [r7, #20]
 8002e78:	697a      	ldr	r2, [r7, #20]
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	429a      	cmp	r2, r3
 8002e7e:	dbf0      	blt.n	8002e62 <_read+0x12>
	}

return len;
 8002e80:	687b      	ldr	r3, [r7, #4]
}
 8002e82:	4618      	mov	r0, r3
 8002e84:	3718      	adds	r7, #24
 8002e86:	46bd      	mov	sp, r7
 8002e88:	bd80      	pop	{r7, pc}

08002e8a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002e8a:	b580      	push	{r7, lr}
 8002e8c:	b086      	sub	sp, #24
 8002e8e:	af00      	add	r7, sp, #0
 8002e90:	60f8      	str	r0, [r7, #12]
 8002e92:	60b9      	str	r1, [r7, #8]
 8002e94:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e96:	2300      	movs	r3, #0
 8002e98:	617b      	str	r3, [r7, #20]
 8002e9a:	e009      	b.n	8002eb0 <_write+0x26>
	{
		//__io_putchar(*ptr++);
		ITM_SendChar(*ptr++);
 8002e9c:	68bb      	ldr	r3, [r7, #8]
 8002e9e:	1c5a      	adds	r2, r3, #1
 8002ea0:	60ba      	str	r2, [r7, #8]
 8002ea2:	781b      	ldrb	r3, [r3, #0]
 8002ea4:	4618      	mov	r0, r3
 8002ea6:	f7ff ff89 	bl	8002dbc <ITM_SendChar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002eaa:	697b      	ldr	r3, [r7, #20]
 8002eac:	3301      	adds	r3, #1
 8002eae:	617b      	str	r3, [r7, #20]
 8002eb0:	697a      	ldr	r2, [r7, #20]
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	429a      	cmp	r2, r3
 8002eb6:	dbf1      	blt.n	8002e9c <_write+0x12>
	}
	return len;
 8002eb8:	687b      	ldr	r3, [r7, #4]
}
 8002eba:	4618      	mov	r0, r3
 8002ebc:	3718      	adds	r7, #24
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	bd80      	pop	{r7, pc}

08002ec2 <_close>:

int _close(int file)
{
 8002ec2:	b480      	push	{r7}
 8002ec4:	b083      	sub	sp, #12
 8002ec6:	af00      	add	r7, sp, #0
 8002ec8:	6078      	str	r0, [r7, #4]
	return -1;
 8002eca:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002ece:	4618      	mov	r0, r3
 8002ed0:	370c      	adds	r7, #12
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed8:	4770      	bx	lr

08002eda <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002eda:	b480      	push	{r7}
 8002edc:	b083      	sub	sp, #12
 8002ede:	af00      	add	r7, sp, #0
 8002ee0:	6078      	str	r0, [r7, #4]
 8002ee2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002ee4:	683b      	ldr	r3, [r7, #0]
 8002ee6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002eea:	605a      	str	r2, [r3, #4]
	return 0;
 8002eec:	2300      	movs	r3, #0
}
 8002eee:	4618      	mov	r0, r3
 8002ef0:	370c      	adds	r7, #12
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef8:	4770      	bx	lr

08002efa <_isatty>:

int _isatty(int file)
{
 8002efa:	b480      	push	{r7}
 8002efc:	b083      	sub	sp, #12
 8002efe:	af00      	add	r7, sp, #0
 8002f00:	6078      	str	r0, [r7, #4]
	return 1;
 8002f02:	2301      	movs	r3, #1
}
 8002f04:	4618      	mov	r0, r3
 8002f06:	370c      	adds	r7, #12
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0e:	4770      	bx	lr

08002f10 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002f10:	b480      	push	{r7}
 8002f12:	b085      	sub	sp, #20
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	60f8      	str	r0, [r7, #12]
 8002f18:	60b9      	str	r1, [r7, #8]
 8002f1a:	607a      	str	r2, [r7, #4]
	return 0;
 8002f1c:	2300      	movs	r3, #0
}
 8002f1e:	4618      	mov	r0, r3
 8002f20:	3714      	adds	r7, #20
 8002f22:	46bd      	mov	sp, r7
 8002f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f28:	4770      	bx	lr
	...

08002f2c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002f2c:	480d      	ldr	r0, [pc, #52]	; (8002f64 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002f2e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002f30:	f003 ffa2 	bl	8006e78 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002f34:	480c      	ldr	r0, [pc, #48]	; (8002f68 <LoopForever+0x6>)
  ldr r1, =_edata
 8002f36:	490d      	ldr	r1, [pc, #52]	; (8002f6c <LoopForever+0xa>)
  ldr r2, =_sidata
 8002f38:	4a0d      	ldr	r2, [pc, #52]	; (8002f70 <LoopForever+0xe>)
  movs r3, #0
 8002f3a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002f3c:	e002      	b.n	8002f44 <LoopCopyDataInit>

08002f3e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002f3e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002f40:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002f42:	3304      	adds	r3, #4

08002f44 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002f44:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002f46:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002f48:	d3f9      	bcc.n	8002f3e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002f4a:	4a0a      	ldr	r2, [pc, #40]	; (8002f74 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002f4c:	4c0a      	ldr	r4, [pc, #40]	; (8002f78 <LoopForever+0x16>)
  movs r3, #0
 8002f4e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002f50:	e001      	b.n	8002f56 <LoopFillZerobss>

08002f52 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002f52:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002f54:	3204      	adds	r2, #4

08002f56 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002f56:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002f58:	d3fb      	bcc.n	8002f52 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8002f5a:	f004 fa77 	bl	800744c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002f5e:	f7fd feab 	bl	8000cb8 <main>

08002f62 <LoopForever>:

LoopForever:
    b LoopForever
 8002f62:	e7fe      	b.n	8002f62 <LoopForever>
  ldr   r0, =_estack
 8002f64:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002f68:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002f6c:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8002f70:	0800d8f8 	.word	0x0800d8f8
  ldr r2, =_sbss
 8002f74:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8002f78:	20000648 	.word	0x20000648

08002f7c <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002f7c:	e7fe      	b.n	8002f7c <ADC_IRQHandler>
	...

08002f80 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f80:	b480      	push	{r7}
 8002f82:	b083      	sub	sp, #12
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	4603      	mov	r3, r0
 8002f88:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	db0b      	blt.n	8002faa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f92:	79fb      	ldrb	r3, [r7, #7]
 8002f94:	f003 021f 	and.w	r2, r3, #31
 8002f98:	4907      	ldr	r1, [pc, #28]	; (8002fb8 <__NVIC_EnableIRQ+0x38>)
 8002f9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f9e:	095b      	lsrs	r3, r3, #5
 8002fa0:	2001      	movs	r0, #1
 8002fa2:	fa00 f202 	lsl.w	r2, r0, r2
 8002fa6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002faa:	bf00      	nop
 8002fac:	370c      	adds	r7, #12
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb4:	4770      	bx	lr
 8002fb6:	bf00      	nop
 8002fb8:	e000e100 	.word	0xe000e100

08002fbc <inTIM4>:
 *  el sistema global de interrupciones, activar la IRQ específica y luego volver a encender
 *  el sistema.
 */


void inTIM4(void){
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	af00      	add	r7, sp, #0

	//////////////////////////////////////////////////// /////////////////// //////////////////////////////////////////////

	////////////////////////////////Timer 4 para contador de tiempo ////////////////////////////////////

	handlerTIM4_time.ptrTIMx                           = TIM4;
 8002fc0:	4b0a      	ldr	r3, [pc, #40]	; (8002fec <inTIM4+0x30>)
 8002fc2:	4a0b      	ldr	r2, [pc, #44]	; (8002ff0 <inTIM4+0x34>)
 8002fc4:	601a      	str	r2, [r3, #0]
	handlerTIM4_time.TIMx_Config.TIMx_interruptEnable  = BTIMER_DISABLE_INTERRUPT;
 8002fc6:	4b09      	ldr	r3, [pc, #36]	; (8002fec <inTIM4+0x30>)
 8002fc8:	2200      	movs	r2, #0
 8002fca:	741a      	strb	r2, [r3, #16]
	handlerTIM4_time.TIMx_Config.TIMx_mode             = BTIMER_MODE_UP;
 8002fcc:	4b07      	ldr	r3, [pc, #28]	; (8002fec <inTIM4+0x30>)
 8002fce:	2200      	movs	r2, #0
 8002fd0:	711a      	strb	r2, [r3, #4]
	handlerTIM4_time.TIMx_Config.TIMx_speed            = BTIMER_SPEED_100MHz_100us;
 8002fd2:	4b06      	ldr	r3, [pc, #24]	; (8002fec <inTIM4+0x30>)
 8002fd4:	f242 7210 	movw	r2, #10000	; 0x2710
 8002fd8:	609a      	str	r2, [r3, #8]
	handlerTIM4_time.TIMx_Config.TIMx_period           = 10;
 8002fda:	4b04      	ldr	r3, [pc, #16]	; (8002fec <inTIM4+0x30>)
 8002fdc:	220a      	movs	r2, #10
 8002fde:	60da      	str	r2, [r3, #12]
	BasicTimer_Config(&handlerTIM4_time);
 8002fe0:	4802      	ldr	r0, [pc, #8]	; (8002fec <inTIM4+0x30>)
 8002fe2:	f000 f807 	bl	8002ff4 <BasicTimer_Config>

}
 8002fe6:	bf00      	nop
 8002fe8:	bd80      	pop	{r7, pc}
 8002fea:	bf00      	nop
 8002fec:	200002d0 	.word	0x200002d0
 8002ff0:	40000800 	.word	0x40000800

08002ff4 <BasicTimer_Config>:

void BasicTimer_Config(BasicTimer_Handler_t *ptrBTimerHandler){
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b084      	sub	sp, #16
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]

	uint32_t period = 0;
 8002ffc:	2300      	movs	r3, #0
 8002ffe:	60fb      	str	r3, [r7, #12]
	uint32_t speed   = 0;
 8003000:	2300      	movs	r3, #0
 8003002:	60bb      	str	r3, [r7, #8]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003004:	b672      	cpsid	i
}
 8003006:	bf00      	nop

	/* 0. Desactivamos las interrupciones globales mientras configuramos el sistema.*/
	__disable_irq();

	/* 1. Activar la señal de reloj del periférico requerido */
	if (ptrBTimerHandler->ptrTIMx == TIM1){
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	4a85      	ldr	r2, [pc, #532]	; (8003224 <BasicTimer_Config+0x230>)
 800300e:	4293      	cmp	r3, r2
 8003010:	d106      	bne.n	8003020 <BasicTimer_Config+0x2c>
		RCC->APB2ENR |= RCC_APB2ENR_TIM1EN;
 8003012:	4b85      	ldr	r3, [pc, #532]	; (8003228 <BasicTimer_Config+0x234>)
 8003014:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003016:	4a84      	ldr	r2, [pc, #528]	; (8003228 <BasicTimer_Config+0x234>)
 8003018:	f043 0301 	orr.w	r3, r3, #1
 800301c:	6453      	str	r3, [r2, #68]	; 0x44
 800301e:	e030      	b.n	8003082 <BasicTimer_Config+0x8e>

	}else if(ptrBTimerHandler->ptrTIMx == TIM2){
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003028:	d106      	bne.n	8003038 <BasicTimer_Config+0x44>
		// Registro del RCC que nos activa la señal de reloj para el TIM2
		RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
 800302a:	4b7f      	ldr	r3, [pc, #508]	; (8003228 <BasicTimer_Config+0x234>)
 800302c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800302e:	4a7e      	ldr	r2, [pc, #504]	; (8003228 <BasicTimer_Config+0x234>)
 8003030:	f043 0301 	orr.w	r3, r3, #1
 8003034:	6413      	str	r3, [r2, #64]	; 0x40
 8003036:	e024      	b.n	8003082 <BasicTimer_Config+0x8e>
	}
	else if(ptrBTimerHandler->ptrTIMx == TIM3){
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	4a7b      	ldr	r2, [pc, #492]	; (800322c <BasicTimer_Config+0x238>)
 800303e:	4293      	cmp	r3, r2
 8003040:	d106      	bne.n	8003050 <BasicTimer_Config+0x5c>
		// Registro del RCC que nos activa la señal de reloj para el TIM3
		RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;
 8003042:	4b79      	ldr	r3, [pc, #484]	; (8003228 <BasicTimer_Config+0x234>)
 8003044:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003046:	4a78      	ldr	r2, [pc, #480]	; (8003228 <BasicTimer_Config+0x234>)
 8003048:	f043 0302 	orr.w	r3, r3, #2
 800304c:	6413      	str	r3, [r2, #64]	; 0x40
 800304e:	e018      	b.n	8003082 <BasicTimer_Config+0x8e>
	}
	else if(ptrBTimerHandler->ptrTIMx == TIM4){
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	4a76      	ldr	r2, [pc, #472]	; (8003230 <BasicTimer_Config+0x23c>)
 8003056:	4293      	cmp	r3, r2
 8003058:	d106      	bne.n	8003068 <BasicTimer_Config+0x74>
		// Registro del RCC que nos activa la señal de reloj para el TIM4
		RCC->APB1ENR |= RCC_APB1ENR_TIM4EN;
 800305a:	4b73      	ldr	r3, [pc, #460]	; (8003228 <BasicTimer_Config+0x234>)
 800305c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800305e:	4a72      	ldr	r2, [pc, #456]	; (8003228 <BasicTimer_Config+0x234>)
 8003060:	f043 0304 	orr.w	r3, r3, #4
 8003064:	6413      	str	r3, [r2, #64]	; 0x40
 8003066:	e00c      	b.n	8003082 <BasicTimer_Config+0x8e>
	}
	else if(ptrBTimerHandler->ptrTIMx == TIM5){
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	4a71      	ldr	r2, [pc, #452]	; (8003234 <BasicTimer_Config+0x240>)
 800306e:	4293      	cmp	r3, r2
 8003070:	d106      	bne.n	8003080 <BasicTimer_Config+0x8c>
		// Registro del RCC que nos activa la señal de reloj para el TIM5
		RCC->APB1ENR |= RCC_APB1ENR_TIM5EN;
 8003072:	4b6d      	ldr	r3, [pc, #436]	; (8003228 <BasicTimer_Config+0x234>)
 8003074:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003076:	4a6c      	ldr	r2, [pc, #432]	; (8003228 <BasicTimer_Config+0x234>)
 8003078:	f043 0308 	orr.w	r3, r3, #8
 800307c:	6413      	str	r3, [r2, #64]	; 0x40
 800307e:	e000      	b.n	8003082 <BasicTimer_Config+0x8e>
	}
	else{
		__NOP();
 8003080:	bf00      	nop
	}

	//Dejamos una relacion 1 a 1 para la velocidad de conteo del timer
	ptrBTimerHandler->ptrTIMx->CR1 &= ~(TIM_CR1_CKD);
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	681a      	ldr	r2, [r3, #0]
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8003090:	601a      	str	r2, [r3, #0]
	 * Recordar que el prescaler nos indica la velocidad a la que se incrementa el counter, de forma que
	 * periodo_incremento * veces_incremento_counter = periodo_update
	 * Modificar el valor del registro PSC en el TIM utilizado
	 */

	ptrBTimerHandler->ptrTIMx->PSC = ptrBTimerHandler->TIMx_Config.TIMx_speed;
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	687a      	ldr	r2, [r7, #4]
 8003098:	6892      	ldr	r2, [r2, #8]
 800309a:	629a      	str	r2, [r3, #40]	; 0x28


	/* 3. Configuramos la dirección del counter (up/down)*/
	if(ptrBTimerHandler->TIMx_Config.TIMx_mode == BTIMER_MODE_UP){
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	791b      	ldrb	r3, [r3, #4]
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	f040 80d3 	bne.w	800324c <BasicTimer_Config+0x258>

		/* 3a. Estamos en UP_Mode, el limite se carga en ARR y se comienza en 0 */
		// Configurar el registro que nos controla el modo up or down
		ptrBTimerHandler->ptrTIMx->CR1 &= ~TIM_CR1_DIR;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	681a      	ldr	r2, [r3, #0]
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f022 0210 	bic.w	r2, r2, #16
 80030b4:	601a      	str	r2, [r3, #0]

		speed = ptrBTimerHandler->TIMx_Config.TIMx_speed;
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	689b      	ldr	r3, [r3, #8]
 80030ba:	60bb      	str	r3, [r7, #8]

		/* 3b. Configuramos el Auto-reload. Este es el "limite" hasta donde el CNT va a contar */
		if ((speed == BTIMER_SPEED_16MHz_10us )
 80030bc:	68bb      	ldr	r3, [r7, #8]
 80030be:	2ba0      	cmp	r3, #160	; 0xa0
 80030c0:	d022      	beq.n	8003108 <BasicTimer_Config+0x114>
		  ||(speed == BTIMER_SPEED_20MHz_10us)
 80030c2:	68bb      	ldr	r3, [r7, #8]
 80030c4:	2bc8      	cmp	r3, #200	; 0xc8
 80030c6:	d01f      	beq.n	8003108 <BasicTimer_Config+0x114>
		  ||(speed == BTIMER_SPEED_30MHz_10us)
 80030c8:	68bb      	ldr	r3, [r7, #8]
 80030ca:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 80030ce:	d01b      	beq.n	8003108 <BasicTimer_Config+0x114>
		  ||(speed == BTIMER_SPEED_40MHz_10us)
 80030d0:	68bb      	ldr	r3, [r7, #8]
 80030d2:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 80030d6:	d017      	beq.n	8003108 <BasicTimer_Config+0x114>
		  ||(speed == BTIMER_SPEED_50MHz_10us)
 80030d8:	68bb      	ldr	r3, [r7, #8]
 80030da:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80030de:	d013      	beq.n	8003108 <BasicTimer_Config+0x114>
		  ||(speed == BTIMER_SPEED_60MHz_10us)
 80030e0:	68bb      	ldr	r3, [r7, #8]
 80030e2:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 80030e6:	d00f      	beq.n	8003108 <BasicTimer_Config+0x114>
		  ||(speed == BTIMER_SPEED_70MHz_10us)
 80030e8:	68bb      	ldr	r3, [r7, #8]
 80030ea:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 80030ee:	d00b      	beq.n	8003108 <BasicTimer_Config+0x114>
		  ||(speed == BTIMER_SPEED_80MHz_10us)
 80030f0:	68bb      	ldr	r3, [r7, #8]
 80030f2:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 80030f6:	d007      	beq.n	8003108 <BasicTimer_Config+0x114>
		  ||(speed == BTIMER_SPEED_90MHz_10us)
 80030f8:	68bb      	ldr	r3, [r7, #8]
 80030fa:	f5b3 7f61 	cmp.w	r3, #900	; 0x384
 80030fe:	d003      	beq.n	8003108 <BasicTimer_Config+0x114>
		  ||(speed == BTIMER_SPEED_100MHz_10us)){
 8003100:	68bb      	ldr	r3, [r7, #8]
 8003102:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003106:	d10b      	bne.n	8003120 <BasicTimer_Config+0x12c>

			period = ptrBTimerHandler->TIMx_Config.TIMx_period * 100 ;
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	68db      	ldr	r3, [r3, #12]
 800310c:	2264      	movs	r2, #100	; 0x64
 800310e:	fb02 f303 	mul.w	r3, r2, r3
 8003112:	60fb      	str	r3, [r7, #12]

			ptrBTimerHandler->ptrTIMx->ARR = period - 1;
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	68fa      	ldr	r2, [r7, #12]
 800311a:	3a01      	subs	r2, #1
 800311c:	62da      	str	r2, [r3, #44]	; 0x2c
 800311e:	e07c      	b.n	800321a <BasicTimer_Config+0x226>

		}else if ((speed == BTIMER_SPEED_16MHz_100us )
 8003120:	68bb      	ldr	r3, [r7, #8]
 8003122:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8003126:	d029      	beq.n	800317c <BasicTimer_Config+0x188>
			   || (speed == BTIMER_SPEED_20MHz_100us)
 8003128:	68bb      	ldr	r3, [r7, #8]
 800312a:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800312e:	d025      	beq.n	800317c <BasicTimer_Config+0x188>
			   || (speed == BTIMER_SPEED_30MHz_100us)
 8003130:	68bb      	ldr	r3, [r7, #8]
 8003132:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8003136:	4293      	cmp	r3, r2
 8003138:	d020      	beq.n	800317c <BasicTimer_Config+0x188>
			   || (speed == BTIMER_SPEED_40MHz_100us)
 800313a:	68bb      	ldr	r3, [r7, #8]
 800313c:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 8003140:	d01c      	beq.n	800317c <BasicTimer_Config+0x188>
			   || (speed == BTIMER_SPEED_50MHz_100us)
 8003142:	68bb      	ldr	r3, [r7, #8]
 8003144:	f241 3288 	movw	r2, #5000	; 0x1388
 8003148:	4293      	cmp	r3, r2
 800314a:	d017      	beq.n	800317c <BasicTimer_Config+0x188>
			   || (speed == BTIMER_SPEED_60MHz_100us)
 800314c:	68bb      	ldr	r3, [r7, #8]
 800314e:	f241 7270 	movw	r2, #6000	; 0x1770
 8003152:	4293      	cmp	r3, r2
 8003154:	d012      	beq.n	800317c <BasicTimer_Config+0x188>
			   || (speed == BTIMER_SPEED_70MHz_100us)
 8003156:	68bb      	ldr	r3, [r7, #8]
 8003158:	f641 3258 	movw	r2, #7000	; 0x1b58
 800315c:	4293      	cmp	r3, r2
 800315e:	d00d      	beq.n	800317c <BasicTimer_Config+0x188>
			   || (speed == BTIMER_SPEED_80MHz_100us)
 8003160:	68bb      	ldr	r3, [r7, #8]
 8003162:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 8003166:	d009      	beq.n	800317c <BasicTimer_Config+0x188>
			   || (speed == BTIMER_SPEED_90MHz_100us)
 8003168:	68bb      	ldr	r3, [r7, #8]
 800316a:	f242 3228 	movw	r2, #9000	; 0x2328
 800316e:	4293      	cmp	r3, r2
 8003170:	d004      	beq.n	800317c <BasicTimer_Config+0x188>
			   || (speed == BTIMER_SPEED_100MHz_100us)){
 8003172:	68bb      	ldr	r3, [r7, #8]
 8003174:	f242 7210 	movw	r2, #10000	; 0x2710
 8003178:	4293      	cmp	r3, r2
 800317a:	d10c      	bne.n	8003196 <BasicTimer_Config+0x1a2>

			period = ptrBTimerHandler->TIMx_Config.TIMx_period * 10   ;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	68da      	ldr	r2, [r3, #12]
 8003180:	4613      	mov	r3, r2
 8003182:	009b      	lsls	r3, r3, #2
 8003184:	4413      	add	r3, r2
 8003186:	005b      	lsls	r3, r3, #1
 8003188:	60fb      	str	r3, [r7, #12]

			ptrBTimerHandler->ptrTIMx->ARR = period - 1;
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	68fa      	ldr	r2, [r7, #12]
 8003190:	3a01      	subs	r2, #1
 8003192:	62da      	str	r2, [r3, #44]	; 0x2c
 8003194:	e041      	b.n	800321a <BasicTimer_Config+0x226>



		}else if ((speed == BTIMER_SPEED_16MHz_1ms)
 8003196:	68bb      	ldr	r3, [r7, #8]
 8003198:	f5b3 5f7a 	cmp.w	r3, #16000	; 0x3e80
 800319c:	d028      	beq.n	80031f0 <BasicTimer_Config+0x1fc>
			   || (speed == BTIMER_SPEED_20MHz_1ms)
 800319e:	68bb      	ldr	r3, [r7, #8]
 80031a0:	f644 6220 	movw	r2, #20000	; 0x4e20
 80031a4:	4293      	cmp	r3, r2
 80031a6:	d023      	beq.n	80031f0 <BasicTimer_Config+0x1fc>
			   || (speed == BTIMER_SPEED_30MHz_1ms)
 80031a8:	68bb      	ldr	r3, [r7, #8]
 80031aa:	f247 5230 	movw	r2, #30000	; 0x7530
 80031ae:	4293      	cmp	r3, r2
 80031b0:	d01e      	beq.n	80031f0 <BasicTimer_Config+0x1fc>
			   || (speed == BTIMER_SPEED_40MHz_1ms)
 80031b2:	68bb      	ldr	r3, [r7, #8]
 80031b4:	f649 4240 	movw	r2, #40000	; 0x9c40
 80031b8:	4293      	cmp	r3, r2
 80031ba:	d019      	beq.n	80031f0 <BasicTimer_Config+0x1fc>
			   || (speed == BTIMER_SPEED_50MHz_1ms)
 80031bc:	68bb      	ldr	r3, [r7, #8]
 80031be:	f24c 3250 	movw	r2, #50000	; 0xc350
 80031c2:	4293      	cmp	r3, r2
 80031c4:	d014      	beq.n	80031f0 <BasicTimer_Config+0x1fc>
			   || (speed == BTIMER_SPEED_60MHz_1ms)
 80031c6:	68bb      	ldr	r3, [r7, #8]
 80031c8:	f64e 2260 	movw	r2, #60000	; 0xea60
 80031cc:	4293      	cmp	r3, r2
 80031ce:	d00f      	beq.n	80031f0 <BasicTimer_Config+0x1fc>
			   || (speed == BTIMER_SPEED_70MHz_1ms)
 80031d0:	68bb      	ldr	r3, [r7, #8]
 80031d2:	4a19      	ldr	r2, [pc, #100]	; (8003238 <BasicTimer_Config+0x244>)
 80031d4:	4293      	cmp	r3, r2
 80031d6:	d00b      	beq.n	80031f0 <BasicTimer_Config+0x1fc>
			   || (speed == BTIMER_SPEED_80MHz_1ms)
 80031d8:	68bb      	ldr	r3, [r7, #8]
 80031da:	4a18      	ldr	r2, [pc, #96]	; (800323c <BasicTimer_Config+0x248>)
 80031dc:	4293      	cmp	r3, r2
 80031de:	d007      	beq.n	80031f0 <BasicTimer_Config+0x1fc>
			   || (speed == BTIMER_SPEED_90MHz_1ms)
 80031e0:	68bb      	ldr	r3, [r7, #8]
 80031e2:	4a17      	ldr	r2, [pc, #92]	; (8003240 <BasicTimer_Config+0x24c>)
 80031e4:	4293      	cmp	r3, r2
 80031e6:	d003      	beq.n	80031f0 <BasicTimer_Config+0x1fc>
			   || (speed == BTIMER_SPEED_100MHz_1ms)){
 80031e8:	68bb      	ldr	r3, [r7, #8]
 80031ea:	4a16      	ldr	r2, [pc, #88]	; (8003244 <BasicTimer_Config+0x250>)
 80031ec:	4293      	cmp	r3, r2
 80031ee:	d108      	bne.n	8003202 <BasicTimer_Config+0x20e>

			period = ptrBTimerHandler->TIMx_Config.TIMx_period;
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	68db      	ldr	r3, [r3, #12]
 80031f4:	60fb      	str	r3, [r7, #12]

			ptrBTimerHandler->ptrTIMx->ARR = period - 1;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	68fa      	ldr	r2, [r7, #12]
 80031fc:	3a01      	subs	r2, #1
 80031fe:	62da      	str	r2, [r3, #44]	; 0x2c
 8003200:	e00b      	b.n	800321a <BasicTimer_Config+0x226>

		}else{
			period = ptrBTimerHandler->TIMx_Config.TIMx_period / 10;  //Se tiene el caso mas minimo posible, donde el contador cuenta cada 10 nanosegundos
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	68db      	ldr	r3, [r3, #12]
 8003206:	4a10      	ldr	r2, [pc, #64]	; (8003248 <BasicTimer_Config+0x254>)
 8003208:	fba2 2303 	umull	r2, r3, r2, r3
 800320c:	08db      	lsrs	r3, r3, #3
 800320e:	60fb      	str	r3, [r7, #12]

			ptrBTimerHandler->ptrTIMx->ARR = period - 1;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	68fa      	ldr	r2, [r7, #12]
 8003216:	3a01      	subs	r2, #1
 8003218:	62da      	str	r2, [r3, #44]	; 0x2c
		}


		/* 3c. Reiniciamos el registro counter*/
		ptrBTimerHandler->ptrTIMx->CNT = 0;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	2200      	movs	r2, #0
 8003220:	625a      	str	r2, [r3, #36]	; 0x24
 8003222:	e027      	b.n	8003274 <BasicTimer_Config+0x280>
 8003224:	40010000 	.word	0x40010000
 8003228:	40023800 	.word	0x40023800
 800322c:	40000400 	.word	0x40000400
 8003230:	40000800 	.word	0x40000800
 8003234:	40000c00 	.word	0x40000c00
 8003238:	00011170 	.word	0x00011170
 800323c:	00013880 	.word	0x00013880
 8003240:	00015f90 	.word	0x00015f90
 8003244:	000186a0 	.word	0x000186a0
 8003248:	cccccccd 	.word	0xcccccccd

	}else{
		/* 3a. Estamos en DOWN_Mode, el limite se carga en ARR (0) y se comienza en un valor alto
		 * Trabaja contando en direccion descendente*/
		/* Escriba codigo aca */
		ptrBTimerHandler->ptrTIMx->CR1 |= TIM_CR1_DIR;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	681a      	ldr	r2, [r3, #0]
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	f042 0210 	orr.w	r2, r2, #16
 800325a:	601a      	str	r2, [r3, #0]

		/* 3b. Configuramos el Auto-reload. Este es el "limite" hasta donde el CNT va a contar
		 * En modo descendente, con numero positivos, cual es el minimi valor al que ARR puede llegar*/
		/* Escriba codigo aca */
		ptrBTimerHandler->ptrTIMx->ARR = ptrBTimerHandler->TIMx_Config.TIMx_period - 1;
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	68da      	ldr	r2, [r3, #12]
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	3a01      	subs	r2, #1
 8003266:	62da      	str	r2, [r3, #44]	; 0x2c

		/* 3c. Reiniciamos el registro counter
		 * Este es el valor con el que el counter comienza */
		ptrBTimerHandler->ptrTIMx->CNT = ptrBTimerHandler->TIMx_Config.TIMx_period - 1;
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	68da      	ldr	r2, [r3, #12]
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	3a01      	subs	r2, #1
 8003272:	625a      	str	r2, [r3, #36]	; 0x24
	/* 4. Activamos el Timer (el CNT debe comenzar a contar*/
	//ptrBTimerHandler->ptrTIMx->CR1 |= TIM_CR1_CEN;

	/* 5. Activamos la interrupción debida al Timerx Utilizado
	 * Modificar el registro encargado de activar la interrupcion generada por el TIMx*/
	if (ptrBTimerHandler->TIMx_Config.TIMx_interruptEnable == BTIMER_ENABLE_INTERRUPT){
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	7c1b      	ldrb	r3, [r3, #16]
 8003278:	2b01      	cmp	r3, #1
 800327a:	d12d      	bne.n	80032d8 <BasicTimer_Config+0x2e4>

		ptrBTimerHandler->ptrTIMx->DIER |= TIM_DIER_UIE;
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	68da      	ldr	r2, [r3, #12]
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f042 0201 	orr.w	r2, r2, #1
 800328a:	60da      	str	r2, [r3, #12]

		/* 6. Activamos el canal del sistema NVIC para que lea la interrupción*/

		if(ptrBTimerHandler->ptrTIMx == TIM2){
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003294:	d103      	bne.n	800329e <BasicTimer_Config+0x2aa>
			// Activando en NVIC para la interrupción del TIM2
			NVIC_EnableIRQ(TIM2_IRQn);
 8003296:	201c      	movs	r0, #28
 8003298:	f7ff fe72 	bl	8002f80 <__NVIC_EnableIRQ>
 800329c:	e024      	b.n	80032e8 <BasicTimer_Config+0x2f4>
		}
		else if(ptrBTimerHandler->ptrTIMx == TIM3){
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	4a14      	ldr	r2, [pc, #80]	; (80032f4 <BasicTimer_Config+0x300>)
 80032a4:	4293      	cmp	r3, r2
 80032a6:	d103      	bne.n	80032b0 <BasicTimer_Config+0x2bc>
			// Activando en NVIC para la interrupción del TIM3
			NVIC_EnableIRQ(TIM3_IRQn);
 80032a8:	201d      	movs	r0, #29
 80032aa:	f7ff fe69 	bl	8002f80 <__NVIC_EnableIRQ>
 80032ae:	e01b      	b.n	80032e8 <BasicTimer_Config+0x2f4>
		}
		else if(ptrBTimerHandler->ptrTIMx == TIM4){
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	4a10      	ldr	r2, [pc, #64]	; (80032f8 <BasicTimer_Config+0x304>)
 80032b6:	4293      	cmp	r3, r2
 80032b8:	d103      	bne.n	80032c2 <BasicTimer_Config+0x2ce>
			// Activando en NVIC para la interrupción del TIM4
			NVIC_EnableIRQ(TIM4_IRQn);
 80032ba:	201e      	movs	r0, #30
 80032bc:	f7ff fe60 	bl	8002f80 <__NVIC_EnableIRQ>
 80032c0:	e012      	b.n	80032e8 <BasicTimer_Config+0x2f4>
		}
		else if(ptrBTimerHandler->ptrTIMx == TIM5){
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	4a0d      	ldr	r2, [pc, #52]	; (80032fc <BasicTimer_Config+0x308>)
 80032c8:	4293      	cmp	r3, r2
 80032ca:	d103      	bne.n	80032d4 <BasicTimer_Config+0x2e0>
			// Activando en NVIC para la interrupción del TIM5
			NVIC_EnableIRQ(TIM5_IRQn);
 80032cc:	2032      	movs	r0, #50	; 0x32
 80032ce:	f7ff fe57 	bl	8002f80 <__NVIC_EnableIRQ>
 80032d2:	e009      	b.n	80032e8 <BasicTimer_Config+0x2f4>
		}
		else{
			__NOP();
 80032d4:	bf00      	nop
 80032d6:	e007      	b.n	80032e8 <BasicTimer_Config+0x2f4>
		}


	}else{
		ptrBTimerHandler->ptrTIMx->DIER &= ~TIM_DIER_UIE;
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	68da      	ldr	r2, [r3, #12]
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f022 0201 	bic.w	r2, r2, #1
 80032e6:	60da      	str	r2, [r3, #12]
  __ASM volatile ("cpsie i" : : : "memory");
 80032e8:	b662      	cpsie	i
}
 80032ea:	bf00      	nop
	}


	/* 7. Volvemos a activar las interrupciones del sistema */
	__enable_irq();
}
 80032ec:	bf00      	nop
 80032ee:	3710      	adds	r7, #16
 80032f0:	46bd      	mov	sp, r7
 80032f2:	bd80      	pop	{r7, pc}
 80032f4:	40000400 	.word	0x40000400
 80032f8:	40000800 	.word	0x40000800
 80032fc:	40000c00 	.word	0x40000c00

08003300 <delay_ms>:

void delay_ms(uint16_t time_to_wait_ms){
 8003300:	b580      	push	{r7, lr}
 8003302:	b084      	sub	sp, #16
 8003304:	af00      	add	r7, sp, #0
 8003306:	4603      	mov	r3, r0
 8003308:	80fb      	strh	r3, [r7, #6]

	startTimer(&handlerTIM4_time);
 800330a:	4818      	ldr	r0, [pc, #96]	; (800336c <delay_ms+0x6c>)
 800330c:	f000 fa6e 	bl	80037ec <startTimer>
	// definimos una variable que almacenara el valor del counter en el timer 4
	uint16_t limit = (time_to_wait_ms * 10) - 1 ;
 8003310:	88fb      	ldrh	r3, [r7, #6]
 8003312:	461a      	mov	r2, r3
 8003314:	0092      	lsls	r2, r2, #2
 8003316:	4413      	add	r3, r2
 8003318:	005b      	lsls	r3, r3, #1
 800331a:	b29b      	uxth	r3, r3
 800331c:	3b01      	subs	r3, #1
 800331e:	81bb      	strh	r3, [r7, #12]
	uint16_t CNT   = 0;
 8003320:	2300      	movs	r3, #0
 8003322:	81fb      	strh	r3, [r7, #14]

	// comparamos el counter con el limit, y comenzamos a que cuente cada que el timer 4 haga una cuenta nueva
	while (CNT < limit){
 8003324:	e016      	b.n	8003354 <delay_ms+0x54>
		if (handlerTIM4_time.ptrTIMx->SR & TIM_SR_UIF)  {
 8003326:	4b11      	ldr	r3, [pc, #68]	; (800336c <delay_ms+0x6c>)
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	691b      	ldr	r3, [r3, #16]
 800332c:	f003 0301 	and.w	r3, r3, #1
 8003330:	2b00      	cmp	r3, #0
 8003332:	d00f      	beq.n	8003354 <delay_ms+0x54>
			CNT += handlerTIM4_time.ptrTIMx->ARR + 1;
 8003334:	4b0d      	ldr	r3, [pc, #52]	; (800336c <delay_ms+0x6c>)
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800333a:	3301      	adds	r3, #1
 800333c:	b29a      	uxth	r2, r3
 800333e:	89fb      	ldrh	r3, [r7, #14]
 8003340:	4413      	add	r3, r2
 8003342:	81fb      	strh	r3, [r7, #14]
			handlerTIM4_time.ptrTIMx->SR &= ~TIM_SR_UIF;
 8003344:	4b09      	ldr	r3, [pc, #36]	; (800336c <delay_ms+0x6c>)
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	691a      	ldr	r2, [r3, #16]
 800334a:	4b08      	ldr	r3, [pc, #32]	; (800336c <delay_ms+0x6c>)
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f022 0201 	bic.w	r2, r2, #1
 8003352:	611a      	str	r2, [r3, #16]
	while (CNT < limit){
 8003354:	89fa      	ldrh	r2, [r7, #14]
 8003356:	89bb      	ldrh	r3, [r7, #12]
 8003358:	429a      	cmp	r2, r3
 800335a:	d3e4      	bcc.n	8003326 <delay_ms+0x26>
		}
	}
	stopTimer(&handlerTIM4_time);
 800335c:	4803      	ldr	r0, [pc, #12]	; (800336c <delay_ms+0x6c>)
 800335e:	f000 fa57 	bl	8003810 <stopTimer>
}
 8003362:	bf00      	nop
 8003364:	3710      	adds	r7, #16
 8003366:	46bd      	mov	sp, r7
 8003368:	bd80      	pop	{r7, pc}
 800336a:	bf00      	nop
 800336c:	200002d0 	.word	0x200002d0

08003370 <BasicTimer4_Callback>:
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
}
__attribute__((weak)) void BasicTimer4_Callback(void){
 8003370:	b480      	push	{r7}
 8003372:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 8003374:	bf00      	nop
}
 8003376:	bf00      	nop
 8003378:	46bd      	mov	sp, r7
 800337a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800337e:	4770      	bx	lr

08003380 <BasicTimer5_Callback>:
__attribute__((weak)) void BasicTimer5_Callback(void){
 8003380:	b480      	push	{r7}
 8003382:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 8003384:	bf00      	nop
}
 8003386:	bf00      	nop
 8003388:	46bd      	mov	sp, r7
 800338a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800338e:	4770      	bx	lr

08003390 <Capture_TIM2_Ch1_Callback>:

__attribute__((weak)) void Capture_TIM2_Ch1_Callback(void){
 8003390:	b480      	push	{r7}
 8003392:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 8003394:	bf00      	nop
}
 8003396:	bf00      	nop
 8003398:	46bd      	mov	sp, r7
 800339a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800339e:	4770      	bx	lr

080033a0 <Capture_TIM2_Ch2_Callback>:
__attribute__((weak)) void Capture_TIM2_Ch2_Callback(void){
 80033a0:	b480      	push	{r7}
 80033a2:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 80033a4:	bf00      	nop
}
 80033a6:	bf00      	nop
 80033a8:	46bd      	mov	sp, r7
 80033aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ae:	4770      	bx	lr

080033b0 <Capture_TIM2_Ch3_Callback>:
__attribute__((weak)) void Capture_TIM2_Ch3_Callback(void){
 80033b0:	b480      	push	{r7}
 80033b2:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 80033b4:	bf00      	nop
}
 80033b6:	bf00      	nop
 80033b8:	46bd      	mov	sp, r7
 80033ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033be:	4770      	bx	lr

080033c0 <Capture_TIM2_Ch4_Callback>:
__attribute__((weak)) void Capture_TIM2_Ch4_Callback(void){
 80033c0:	b480      	push	{r7}
 80033c2:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 80033c4:	bf00      	nop
}
 80033c6:	bf00      	nop
 80033c8:	46bd      	mov	sp, r7
 80033ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ce:	4770      	bx	lr

080033d0 <Capture_TIM3_Ch1_Callback>:
__attribute__((weak)) void Capture_TIM3_Ch1_Callback(void){
 80033d0:	b480      	push	{r7}
 80033d2:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 80033d4:	bf00      	nop
}
 80033d6:	bf00      	nop
 80033d8:	46bd      	mov	sp, r7
 80033da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033de:	4770      	bx	lr

080033e0 <Capture_TIM3_Ch2_Callback>:
__attribute__((weak)) void Capture_TIM3_Ch2_Callback(void){
 80033e0:	b480      	push	{r7}
 80033e2:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 80033e4:	bf00      	nop
}
 80033e6:	bf00      	nop
 80033e8:	46bd      	mov	sp, r7
 80033ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ee:	4770      	bx	lr

080033f0 <Capture_TIM3_Ch3_Callback>:
__attribute__((weak)) void Capture_TIM3_Ch3_Callback(void){
 80033f0:	b480      	push	{r7}
 80033f2:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 80033f4:	bf00      	nop
}
 80033f6:	bf00      	nop
 80033f8:	46bd      	mov	sp, r7
 80033fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033fe:	4770      	bx	lr

08003400 <Capture_TIM3_Ch4_Callback>:
__attribute__((weak)) void Capture_TIM3_Ch4_Callback(void){
 8003400:	b480      	push	{r7}
 8003402:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 8003404:	bf00      	nop
}
 8003406:	bf00      	nop
 8003408:	46bd      	mov	sp, r7
 800340a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340e:	4770      	bx	lr

08003410 <Capture_TIM4_Ch1_Callback>:
__attribute__((weak)) void Capture_TIM4_Ch1_Callback(void){
 8003410:	b480      	push	{r7}
 8003412:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 8003414:	bf00      	nop
}
 8003416:	bf00      	nop
 8003418:	46bd      	mov	sp, r7
 800341a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800341e:	4770      	bx	lr

08003420 <Capture_TIM4_Ch3_Callback>:
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
}
__attribute__((weak)) void Capture_TIM4_Ch3_Callback(void){
 8003420:	b480      	push	{r7}
 8003422:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 8003424:	bf00      	nop
}
 8003426:	bf00      	nop
 8003428:	46bd      	mov	sp, r7
 800342a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342e:	4770      	bx	lr

08003430 <Capture_TIM4_Ch4_Callback>:
__attribute__((weak)) void Capture_TIM4_Ch4_Callback(void){
 8003430:	b480      	push	{r7}
 8003432:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 8003434:	bf00      	nop
}
 8003436:	bf00      	nop
 8003438:	46bd      	mov	sp, r7
 800343a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800343e:	4770      	bx	lr

08003440 <Capture_TIM5_Ch1_Callback>:
__attribute__((weak)) void Capture_TIM5_Ch1_Callback(void){
 8003440:	b480      	push	{r7}
 8003442:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 8003444:	bf00      	nop
}
 8003446:	bf00      	nop
 8003448:	46bd      	mov	sp, r7
 800344a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800344e:	4770      	bx	lr

08003450 <Capture_TIM5_Ch2_Callback>:
__attribute__((weak)) void Capture_TIM5_Ch2_Callback(void){
 8003450:	b480      	push	{r7}
 8003452:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 8003454:	bf00      	nop
}
 8003456:	bf00      	nop
 8003458:	46bd      	mov	sp, r7
 800345a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800345e:	4770      	bx	lr

08003460 <Capture_TIM5_Ch3_Callback>:
__attribute__((weak)) void Capture_TIM5_Ch3_Callback(void){
 8003460:	b480      	push	{r7}
 8003462:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 8003464:	bf00      	nop
}
 8003466:	bf00      	nop
 8003468:	46bd      	mov	sp, r7
 800346a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346e:	4770      	bx	lr

08003470 <Capture_TIM5_Ch4_Callback>:
__attribute__((weak)) void Capture_TIM5_Ch4_Callback(void){
 8003470:	b480      	push	{r7}
 8003472:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 8003474:	bf00      	nop
}
 8003476:	bf00      	nop
 8003478:	46bd      	mov	sp, r7
 800347a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800347e:	4770      	bx	lr

08003480 <TIM2_IRQHandler>:

/* Esta es la función a la que apunta el sistema en el vector de interrupciones.
 * Se debe utilizar usando exactamente el mismo nombre definido en el vector de interrupciones,
 * Al hacerlo correctamente, el sistema apunta a esta función y cuando la interrupción se lanza
 * el sistema inmediatamente salta a este lugar en la memoria*/
void TIM2_IRQHandler(void){
 8003480:	b580      	push	{r7, lr}
 8003482:	af00      	add	r7, sp, #0
	/* Limpiamos la bandera que indica que la interrupción se ha generado */
	if (TIM2->SR & TIM_SR_UIF){
 8003484:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003488:	691b      	ldr	r3, [r3, #16]
 800348a:	f003 0301 	and.w	r3, r3, #1
 800348e:	2b00      	cmp	r3, #0
 8003490:	d00a      	beq.n	80034a8 <TIM2_IRQHandler+0x28>
			TIM2->SR &= ~TIM_SR_UIF;
 8003492:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003496:	691b      	ldr	r3, [r3, #16]
 8003498:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800349c:	f023 0301 	bic.w	r3, r3, #1
 80034a0:	6113      	str	r3, [r2, #16]
			/* LLamamos a la función que se debe encargar de hacer algo con esta interrupción*/
			BasicTimer2_Callback();
 80034a2:	f7fe f939 	bl	8001718 <BasicTimer2_Callback>
			TIM2->SR &= ~TIM_SR_CC4IF;
			TIM2->SR &= ~TIM_SR_CC4OF;
			Capture_TIM2_Ch4_Callback();
		}

}
 80034a6:	e066      	b.n	8003576 <TIM2_IRQHandler+0xf6>
		}else if (TIM2->SR & TIM_SR_CC1IF){
 80034a8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80034ac:	691b      	ldr	r3, [r3, #16]
 80034ae:	f003 0302 	and.w	r3, r3, #2
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d012      	beq.n	80034dc <TIM2_IRQHandler+0x5c>
			TIM2->SR &= ~TIM_SR_CC1IF;
 80034b6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80034ba:	691b      	ldr	r3, [r3, #16]
 80034bc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80034c0:	f023 0302 	bic.w	r3, r3, #2
 80034c4:	6113      	str	r3, [r2, #16]
			TIM2->SR &= ~TIM_SR_CC1OF;
 80034c6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80034ca:	691b      	ldr	r3, [r3, #16]
 80034cc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80034d0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80034d4:	6113      	str	r3, [r2, #16]
			Capture_TIM2_Ch1_Callback();
 80034d6:	f7ff ff5b 	bl	8003390 <Capture_TIM2_Ch1_Callback>
}
 80034da:	e04c      	b.n	8003576 <TIM2_IRQHandler+0xf6>
		}else if (TIM2->SR & TIM_SR_CC2IF){
 80034dc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80034e0:	691b      	ldr	r3, [r3, #16]
 80034e2:	f003 0304 	and.w	r3, r3, #4
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d012      	beq.n	8003510 <TIM2_IRQHandler+0x90>
			TIM2->SR &= ~TIM_SR_CC2IF;
 80034ea:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80034ee:	691b      	ldr	r3, [r3, #16]
 80034f0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80034f4:	f023 0304 	bic.w	r3, r3, #4
 80034f8:	6113      	str	r3, [r2, #16]
			TIM2->SR &= ~TIM_SR_CC2OF;
 80034fa:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80034fe:	691b      	ldr	r3, [r3, #16]
 8003500:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003504:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003508:	6113      	str	r3, [r2, #16]
			Capture_TIM2_Ch2_Callback();
 800350a:	f7ff ff49 	bl	80033a0 <Capture_TIM2_Ch2_Callback>
}
 800350e:	e032      	b.n	8003576 <TIM2_IRQHandler+0xf6>
		}else if (TIM2->SR & TIM_SR_CC3IF){
 8003510:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003514:	691b      	ldr	r3, [r3, #16]
 8003516:	f003 0308 	and.w	r3, r3, #8
 800351a:	2b00      	cmp	r3, #0
 800351c:	d012      	beq.n	8003544 <TIM2_IRQHandler+0xc4>
			TIM2->SR &= ~TIM_SR_CC3IF;
 800351e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003522:	691b      	ldr	r3, [r3, #16]
 8003524:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003528:	f023 0308 	bic.w	r3, r3, #8
 800352c:	6113      	str	r3, [r2, #16]
			TIM2->SR &= ~TIM_SR_CC3OF;
 800352e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003532:	691b      	ldr	r3, [r3, #16]
 8003534:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003538:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800353c:	6113      	str	r3, [r2, #16]
			Capture_TIM2_Ch3_Callback();
 800353e:	f7ff ff37 	bl	80033b0 <Capture_TIM2_Ch3_Callback>
}
 8003542:	e018      	b.n	8003576 <TIM2_IRQHandler+0xf6>
		}else if (TIM2->SR & TIM_SR_CC4IF){
 8003544:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003548:	691b      	ldr	r3, [r3, #16]
 800354a:	f003 0310 	and.w	r3, r3, #16
 800354e:	2b00      	cmp	r3, #0
 8003550:	d011      	beq.n	8003576 <TIM2_IRQHandler+0xf6>
			TIM2->SR &= ~TIM_SR_CC4IF;
 8003552:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003556:	691b      	ldr	r3, [r3, #16]
 8003558:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800355c:	f023 0310 	bic.w	r3, r3, #16
 8003560:	6113      	str	r3, [r2, #16]
			TIM2->SR &= ~TIM_SR_CC4OF;
 8003562:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003566:	691b      	ldr	r3, [r3, #16]
 8003568:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800356c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003570:	6113      	str	r3, [r2, #16]
			Capture_TIM2_Ch4_Callback();
 8003572:	f7ff ff25 	bl	80033c0 <Capture_TIM2_Ch4_Callback>
}
 8003576:	bf00      	nop
 8003578:	bd80      	pop	{r7, pc}
	...

0800357c <TIM3_IRQHandler>:

void TIM3_IRQHandler(void){
 800357c:	b580      	push	{r7, lr}
 800357e:	af00      	add	r7, sp, #0

	/* Limpiamos la bandera que indica que la interrupción se ha generado */
	if (TIM3->SR & TIM_SR_UIF){
 8003580:	4b31      	ldr	r3, [pc, #196]	; (8003648 <TIM3_IRQHandler+0xcc>)
 8003582:	691b      	ldr	r3, [r3, #16]
 8003584:	f003 0301 	and.w	r3, r3, #1
 8003588:	2b00      	cmp	r3, #0
 800358a:	d008      	beq.n	800359e <TIM3_IRQHandler+0x22>
		TIM3->SR &= ~TIM_SR_UIF;
 800358c:	4b2e      	ldr	r3, [pc, #184]	; (8003648 <TIM3_IRQHandler+0xcc>)
 800358e:	691b      	ldr	r3, [r3, #16]
 8003590:	4a2d      	ldr	r2, [pc, #180]	; (8003648 <TIM3_IRQHandler+0xcc>)
 8003592:	f023 0301 	bic.w	r3, r3, #1
 8003596:	6113      	str	r3, [r2, #16]
		/* LLamamos a la función que se debe encargar de hacer algo con esta interrupción*/
		BasicTimer3_Callback();
 8003598:	f7fe f8b4 	bl	8001704 <BasicTimer3_Callback>
	}else if (TIM3->SR & TIM_SR_CC4IF){
		TIM3->SR &= ~TIM_SR_CC4IF;
		TIM3->SR &= ~TIM_SR_CC4OF;
		Capture_TIM3_Ch4_Callback();
	}
}
 800359c:	e052      	b.n	8003644 <TIM3_IRQHandler+0xc8>
	}else if (TIM3->SR & TIM_SR_CC1IF){
 800359e:	4b2a      	ldr	r3, [pc, #168]	; (8003648 <TIM3_IRQHandler+0xcc>)
 80035a0:	691b      	ldr	r3, [r3, #16]
 80035a2:	f003 0302 	and.w	r3, r3, #2
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d00e      	beq.n	80035c8 <TIM3_IRQHandler+0x4c>
		TIM3->SR &= ~TIM_SR_CC1IF;
 80035aa:	4b27      	ldr	r3, [pc, #156]	; (8003648 <TIM3_IRQHandler+0xcc>)
 80035ac:	691b      	ldr	r3, [r3, #16]
 80035ae:	4a26      	ldr	r2, [pc, #152]	; (8003648 <TIM3_IRQHandler+0xcc>)
 80035b0:	f023 0302 	bic.w	r3, r3, #2
 80035b4:	6113      	str	r3, [r2, #16]
		TIM3->SR &= ~TIM_SR_CC1OF;
 80035b6:	4b24      	ldr	r3, [pc, #144]	; (8003648 <TIM3_IRQHandler+0xcc>)
 80035b8:	691b      	ldr	r3, [r3, #16]
 80035ba:	4a23      	ldr	r2, [pc, #140]	; (8003648 <TIM3_IRQHandler+0xcc>)
 80035bc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80035c0:	6113      	str	r3, [r2, #16]
		Capture_TIM3_Ch1_Callback();
 80035c2:	f7ff ff05 	bl	80033d0 <Capture_TIM3_Ch1_Callback>
}
 80035c6:	e03d      	b.n	8003644 <TIM3_IRQHandler+0xc8>
	}else if (TIM3->SR & TIM_SR_CC2IF){
 80035c8:	4b1f      	ldr	r3, [pc, #124]	; (8003648 <TIM3_IRQHandler+0xcc>)
 80035ca:	691b      	ldr	r3, [r3, #16]
 80035cc:	f003 0304 	and.w	r3, r3, #4
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d00e      	beq.n	80035f2 <TIM3_IRQHandler+0x76>
		TIM3->SR &= ~TIM_SR_CC2IF;
 80035d4:	4b1c      	ldr	r3, [pc, #112]	; (8003648 <TIM3_IRQHandler+0xcc>)
 80035d6:	691b      	ldr	r3, [r3, #16]
 80035d8:	4a1b      	ldr	r2, [pc, #108]	; (8003648 <TIM3_IRQHandler+0xcc>)
 80035da:	f023 0304 	bic.w	r3, r3, #4
 80035de:	6113      	str	r3, [r2, #16]
		TIM3->SR &= ~TIM_SR_CC2OF;
 80035e0:	4b19      	ldr	r3, [pc, #100]	; (8003648 <TIM3_IRQHandler+0xcc>)
 80035e2:	691b      	ldr	r3, [r3, #16]
 80035e4:	4a18      	ldr	r2, [pc, #96]	; (8003648 <TIM3_IRQHandler+0xcc>)
 80035e6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80035ea:	6113      	str	r3, [r2, #16]
		Capture_TIM3_Ch2_Callback();
 80035ec:	f7ff fef8 	bl	80033e0 <Capture_TIM3_Ch2_Callback>
}
 80035f0:	e028      	b.n	8003644 <TIM3_IRQHandler+0xc8>
	}else if (TIM3->SR & TIM_SR_CC3IF){
 80035f2:	4b15      	ldr	r3, [pc, #84]	; (8003648 <TIM3_IRQHandler+0xcc>)
 80035f4:	691b      	ldr	r3, [r3, #16]
 80035f6:	f003 0308 	and.w	r3, r3, #8
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d00e      	beq.n	800361c <TIM3_IRQHandler+0xa0>
		TIM3->SR &= ~TIM_SR_CC3IF;
 80035fe:	4b12      	ldr	r3, [pc, #72]	; (8003648 <TIM3_IRQHandler+0xcc>)
 8003600:	691b      	ldr	r3, [r3, #16]
 8003602:	4a11      	ldr	r2, [pc, #68]	; (8003648 <TIM3_IRQHandler+0xcc>)
 8003604:	f023 0308 	bic.w	r3, r3, #8
 8003608:	6113      	str	r3, [r2, #16]
		TIM3->SR &= ~TIM_SR_CC3OF;
 800360a:	4b0f      	ldr	r3, [pc, #60]	; (8003648 <TIM3_IRQHandler+0xcc>)
 800360c:	691b      	ldr	r3, [r3, #16]
 800360e:	4a0e      	ldr	r2, [pc, #56]	; (8003648 <TIM3_IRQHandler+0xcc>)
 8003610:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003614:	6113      	str	r3, [r2, #16]
		Capture_TIM3_Ch3_Callback();
 8003616:	f7ff feeb 	bl	80033f0 <Capture_TIM3_Ch3_Callback>
}
 800361a:	e013      	b.n	8003644 <TIM3_IRQHandler+0xc8>
	}else if (TIM3->SR & TIM_SR_CC4IF){
 800361c:	4b0a      	ldr	r3, [pc, #40]	; (8003648 <TIM3_IRQHandler+0xcc>)
 800361e:	691b      	ldr	r3, [r3, #16]
 8003620:	f003 0310 	and.w	r3, r3, #16
 8003624:	2b00      	cmp	r3, #0
 8003626:	d00d      	beq.n	8003644 <TIM3_IRQHandler+0xc8>
		TIM3->SR &= ~TIM_SR_CC4IF;
 8003628:	4b07      	ldr	r3, [pc, #28]	; (8003648 <TIM3_IRQHandler+0xcc>)
 800362a:	691b      	ldr	r3, [r3, #16]
 800362c:	4a06      	ldr	r2, [pc, #24]	; (8003648 <TIM3_IRQHandler+0xcc>)
 800362e:	f023 0310 	bic.w	r3, r3, #16
 8003632:	6113      	str	r3, [r2, #16]
		TIM3->SR &= ~TIM_SR_CC4OF;
 8003634:	4b04      	ldr	r3, [pc, #16]	; (8003648 <TIM3_IRQHandler+0xcc>)
 8003636:	691b      	ldr	r3, [r3, #16]
 8003638:	4a03      	ldr	r2, [pc, #12]	; (8003648 <TIM3_IRQHandler+0xcc>)
 800363a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800363e:	6113      	str	r3, [r2, #16]
		Capture_TIM3_Ch4_Callback();
 8003640:	f7ff fede 	bl	8003400 <Capture_TIM3_Ch4_Callback>
}
 8003644:	bf00      	nop
 8003646:	bd80      	pop	{r7, pc}
 8003648:	40000400 	.word	0x40000400

0800364c <TIM4_IRQHandler>:

void TIM4_IRQHandler(void){
 800364c:	b580      	push	{r7, lr}
 800364e:	af00      	add	r7, sp, #0

	/* Limpiamos la bandera que indica que la interrupción se ha generado */
	if (TIM4->SR & TIM_SR_UIF){
 8003650:	4b31      	ldr	r3, [pc, #196]	; (8003718 <TIM4_IRQHandler+0xcc>)
 8003652:	691b      	ldr	r3, [r3, #16]
 8003654:	f003 0301 	and.w	r3, r3, #1
 8003658:	2b00      	cmp	r3, #0
 800365a:	d008      	beq.n	800366e <TIM4_IRQHandler+0x22>
		TIM4->SR &= ~TIM_SR_UIF;
 800365c:	4b2e      	ldr	r3, [pc, #184]	; (8003718 <TIM4_IRQHandler+0xcc>)
 800365e:	691b      	ldr	r3, [r3, #16]
 8003660:	4a2d      	ldr	r2, [pc, #180]	; (8003718 <TIM4_IRQHandler+0xcc>)
 8003662:	f023 0301 	bic.w	r3, r3, #1
 8003666:	6113      	str	r3, [r2, #16]
		/* LLamamos a la función que se debe encargar de hacer algo con esta interrupción*/
		BasicTimer4_Callback();
 8003668:	f7ff fe82 	bl	8003370 <BasicTimer4_Callback>
		TIM4->SR &= ~TIM_SR_CC4IF;
		TIM4->SR &= ~TIM_SR_CC4OF;
		Capture_TIM4_Ch4_Callback();
	}

}
 800366c:	e052      	b.n	8003714 <TIM4_IRQHandler+0xc8>
	}else if (TIM4->SR & TIM_SR_CC1IF){
 800366e:	4b2a      	ldr	r3, [pc, #168]	; (8003718 <TIM4_IRQHandler+0xcc>)
 8003670:	691b      	ldr	r3, [r3, #16]
 8003672:	f003 0302 	and.w	r3, r3, #2
 8003676:	2b00      	cmp	r3, #0
 8003678:	d00e      	beq.n	8003698 <TIM4_IRQHandler+0x4c>
		TIM4->SR &= ~TIM_SR_CC1IF;
 800367a:	4b27      	ldr	r3, [pc, #156]	; (8003718 <TIM4_IRQHandler+0xcc>)
 800367c:	691b      	ldr	r3, [r3, #16]
 800367e:	4a26      	ldr	r2, [pc, #152]	; (8003718 <TIM4_IRQHandler+0xcc>)
 8003680:	f023 0302 	bic.w	r3, r3, #2
 8003684:	6113      	str	r3, [r2, #16]
		TIM4->SR &= ~TIM_SR_CC1OF;
 8003686:	4b24      	ldr	r3, [pc, #144]	; (8003718 <TIM4_IRQHandler+0xcc>)
 8003688:	691b      	ldr	r3, [r3, #16]
 800368a:	4a23      	ldr	r2, [pc, #140]	; (8003718 <TIM4_IRQHandler+0xcc>)
 800368c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003690:	6113      	str	r3, [r2, #16]
		Capture_TIM4_Ch1_Callback();
 8003692:	f7ff febd 	bl	8003410 <Capture_TIM4_Ch1_Callback>
}
 8003696:	e03d      	b.n	8003714 <TIM4_IRQHandler+0xc8>
	}else if (TIM4->SR & TIM_SR_CC2IF){
 8003698:	4b1f      	ldr	r3, [pc, #124]	; (8003718 <TIM4_IRQHandler+0xcc>)
 800369a:	691b      	ldr	r3, [r3, #16]
 800369c:	f003 0304 	and.w	r3, r3, #4
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d00e      	beq.n	80036c2 <TIM4_IRQHandler+0x76>
		TIM4->SR &= ~TIM_SR_CC2IF;
 80036a4:	4b1c      	ldr	r3, [pc, #112]	; (8003718 <TIM4_IRQHandler+0xcc>)
 80036a6:	691b      	ldr	r3, [r3, #16]
 80036a8:	4a1b      	ldr	r2, [pc, #108]	; (8003718 <TIM4_IRQHandler+0xcc>)
 80036aa:	f023 0304 	bic.w	r3, r3, #4
 80036ae:	6113      	str	r3, [r2, #16]
		TIM4->SR &= ~TIM_SR_CC2OF;
 80036b0:	4b19      	ldr	r3, [pc, #100]	; (8003718 <TIM4_IRQHandler+0xcc>)
 80036b2:	691b      	ldr	r3, [r3, #16]
 80036b4:	4a18      	ldr	r2, [pc, #96]	; (8003718 <TIM4_IRQHandler+0xcc>)
 80036b6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80036ba:	6113      	str	r3, [r2, #16]
		Capture_TIM5_Ch2_Callback();
 80036bc:	f7ff fec8 	bl	8003450 <Capture_TIM5_Ch2_Callback>
}
 80036c0:	e028      	b.n	8003714 <TIM4_IRQHandler+0xc8>
	}else if (TIM4->SR & TIM_SR_CC3IF){
 80036c2:	4b15      	ldr	r3, [pc, #84]	; (8003718 <TIM4_IRQHandler+0xcc>)
 80036c4:	691b      	ldr	r3, [r3, #16]
 80036c6:	f003 0308 	and.w	r3, r3, #8
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d00e      	beq.n	80036ec <TIM4_IRQHandler+0xa0>
		TIM4->SR &= ~TIM_SR_CC3IF;
 80036ce:	4b12      	ldr	r3, [pc, #72]	; (8003718 <TIM4_IRQHandler+0xcc>)
 80036d0:	691b      	ldr	r3, [r3, #16]
 80036d2:	4a11      	ldr	r2, [pc, #68]	; (8003718 <TIM4_IRQHandler+0xcc>)
 80036d4:	f023 0308 	bic.w	r3, r3, #8
 80036d8:	6113      	str	r3, [r2, #16]
		TIM4->SR &= ~TIM_SR_CC3OF;
 80036da:	4b0f      	ldr	r3, [pc, #60]	; (8003718 <TIM4_IRQHandler+0xcc>)
 80036dc:	691b      	ldr	r3, [r3, #16]
 80036de:	4a0e      	ldr	r2, [pc, #56]	; (8003718 <TIM4_IRQHandler+0xcc>)
 80036e0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80036e4:	6113      	str	r3, [r2, #16]
		Capture_TIM4_Ch3_Callback();
 80036e6:	f7ff fe9b 	bl	8003420 <Capture_TIM4_Ch3_Callback>
}
 80036ea:	e013      	b.n	8003714 <TIM4_IRQHandler+0xc8>
	}else if (TIM4->SR & TIM_SR_CC4IF){
 80036ec:	4b0a      	ldr	r3, [pc, #40]	; (8003718 <TIM4_IRQHandler+0xcc>)
 80036ee:	691b      	ldr	r3, [r3, #16]
 80036f0:	f003 0310 	and.w	r3, r3, #16
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d00d      	beq.n	8003714 <TIM4_IRQHandler+0xc8>
		TIM4->SR &= ~TIM_SR_CC4IF;
 80036f8:	4b07      	ldr	r3, [pc, #28]	; (8003718 <TIM4_IRQHandler+0xcc>)
 80036fa:	691b      	ldr	r3, [r3, #16]
 80036fc:	4a06      	ldr	r2, [pc, #24]	; (8003718 <TIM4_IRQHandler+0xcc>)
 80036fe:	f023 0310 	bic.w	r3, r3, #16
 8003702:	6113      	str	r3, [r2, #16]
		TIM4->SR &= ~TIM_SR_CC4OF;
 8003704:	4b04      	ldr	r3, [pc, #16]	; (8003718 <TIM4_IRQHandler+0xcc>)
 8003706:	691b      	ldr	r3, [r3, #16]
 8003708:	4a03      	ldr	r2, [pc, #12]	; (8003718 <TIM4_IRQHandler+0xcc>)
 800370a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800370e:	6113      	str	r3, [r2, #16]
		Capture_TIM4_Ch4_Callback();
 8003710:	f7ff fe8e 	bl	8003430 <Capture_TIM4_Ch4_Callback>
}
 8003714:	bf00      	nop
 8003716:	bd80      	pop	{r7, pc}
 8003718:	40000800 	.word	0x40000800

0800371c <TIM5_IRQHandler>:

void TIM5_IRQHandler(void){
 800371c:	b580      	push	{r7, lr}
 800371e:	af00      	add	r7, sp, #0

	/* Limpiamos la bandera que indica que la interrupción se ha generado */
	if (TIM5->SR & TIM_SR_UIF){
 8003720:	4b31      	ldr	r3, [pc, #196]	; (80037e8 <TIM5_IRQHandler+0xcc>)
 8003722:	691b      	ldr	r3, [r3, #16]
 8003724:	f003 0301 	and.w	r3, r3, #1
 8003728:	2b00      	cmp	r3, #0
 800372a:	d008      	beq.n	800373e <TIM5_IRQHandler+0x22>
		TIM5->SR &= ~TIM_SR_UIF;
 800372c:	4b2e      	ldr	r3, [pc, #184]	; (80037e8 <TIM5_IRQHandler+0xcc>)
 800372e:	691b      	ldr	r3, [r3, #16]
 8003730:	4a2d      	ldr	r2, [pc, #180]	; (80037e8 <TIM5_IRQHandler+0xcc>)
 8003732:	f023 0301 	bic.w	r3, r3, #1
 8003736:	6113      	str	r3, [r2, #16]
		/* LLamamos a la función que se debe encargar de hacer algo con esta interrupción*/
		BasicTimer5_Callback();
 8003738:	f7ff fe22 	bl	8003380 <BasicTimer5_Callback>
		TIM5->SR &= ~TIM_SR_CC4OF;
		Capture_TIM5_Ch4_Callback();
	}


}
 800373c:	e052      	b.n	80037e4 <TIM5_IRQHandler+0xc8>
	}else if (TIM5->SR & TIM_SR_CC1IF){
 800373e:	4b2a      	ldr	r3, [pc, #168]	; (80037e8 <TIM5_IRQHandler+0xcc>)
 8003740:	691b      	ldr	r3, [r3, #16]
 8003742:	f003 0302 	and.w	r3, r3, #2
 8003746:	2b00      	cmp	r3, #0
 8003748:	d00e      	beq.n	8003768 <TIM5_IRQHandler+0x4c>
		TIM5->SR &= ~TIM_SR_CC1IF;
 800374a:	4b27      	ldr	r3, [pc, #156]	; (80037e8 <TIM5_IRQHandler+0xcc>)
 800374c:	691b      	ldr	r3, [r3, #16]
 800374e:	4a26      	ldr	r2, [pc, #152]	; (80037e8 <TIM5_IRQHandler+0xcc>)
 8003750:	f023 0302 	bic.w	r3, r3, #2
 8003754:	6113      	str	r3, [r2, #16]
		TIM5->SR &= ~TIM_SR_CC1OF;
 8003756:	4b24      	ldr	r3, [pc, #144]	; (80037e8 <TIM5_IRQHandler+0xcc>)
 8003758:	691b      	ldr	r3, [r3, #16]
 800375a:	4a23      	ldr	r2, [pc, #140]	; (80037e8 <TIM5_IRQHandler+0xcc>)
 800375c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003760:	6113      	str	r3, [r2, #16]
		Capture_TIM5_Ch1_Callback();
 8003762:	f7ff fe6d 	bl	8003440 <Capture_TIM5_Ch1_Callback>
}
 8003766:	e03d      	b.n	80037e4 <TIM5_IRQHandler+0xc8>
	}else if (TIM5->SR & TIM_SR_CC2IF){
 8003768:	4b1f      	ldr	r3, [pc, #124]	; (80037e8 <TIM5_IRQHandler+0xcc>)
 800376a:	691b      	ldr	r3, [r3, #16]
 800376c:	f003 0304 	and.w	r3, r3, #4
 8003770:	2b00      	cmp	r3, #0
 8003772:	d00e      	beq.n	8003792 <TIM5_IRQHandler+0x76>
		TIM5->SR &= ~TIM_SR_CC2IF;
 8003774:	4b1c      	ldr	r3, [pc, #112]	; (80037e8 <TIM5_IRQHandler+0xcc>)
 8003776:	691b      	ldr	r3, [r3, #16]
 8003778:	4a1b      	ldr	r2, [pc, #108]	; (80037e8 <TIM5_IRQHandler+0xcc>)
 800377a:	f023 0304 	bic.w	r3, r3, #4
 800377e:	6113      	str	r3, [r2, #16]
		TIM5->SR &= ~TIM_SR_CC2OF;
 8003780:	4b19      	ldr	r3, [pc, #100]	; (80037e8 <TIM5_IRQHandler+0xcc>)
 8003782:	691b      	ldr	r3, [r3, #16]
 8003784:	4a18      	ldr	r2, [pc, #96]	; (80037e8 <TIM5_IRQHandler+0xcc>)
 8003786:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800378a:	6113      	str	r3, [r2, #16]
		Capture_TIM5_Ch2_Callback();
 800378c:	f7ff fe60 	bl	8003450 <Capture_TIM5_Ch2_Callback>
}
 8003790:	e028      	b.n	80037e4 <TIM5_IRQHandler+0xc8>
	}else if (TIM5->SR & TIM_SR_CC3IF){
 8003792:	4b15      	ldr	r3, [pc, #84]	; (80037e8 <TIM5_IRQHandler+0xcc>)
 8003794:	691b      	ldr	r3, [r3, #16]
 8003796:	f003 0308 	and.w	r3, r3, #8
 800379a:	2b00      	cmp	r3, #0
 800379c:	d00e      	beq.n	80037bc <TIM5_IRQHandler+0xa0>
		TIM5->SR &= ~TIM_SR_CC3IF;
 800379e:	4b12      	ldr	r3, [pc, #72]	; (80037e8 <TIM5_IRQHandler+0xcc>)
 80037a0:	691b      	ldr	r3, [r3, #16]
 80037a2:	4a11      	ldr	r2, [pc, #68]	; (80037e8 <TIM5_IRQHandler+0xcc>)
 80037a4:	f023 0308 	bic.w	r3, r3, #8
 80037a8:	6113      	str	r3, [r2, #16]
		TIM5->SR &= ~TIM_SR_CC3OF;
 80037aa:	4b0f      	ldr	r3, [pc, #60]	; (80037e8 <TIM5_IRQHandler+0xcc>)
 80037ac:	691b      	ldr	r3, [r3, #16]
 80037ae:	4a0e      	ldr	r2, [pc, #56]	; (80037e8 <TIM5_IRQHandler+0xcc>)
 80037b0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80037b4:	6113      	str	r3, [r2, #16]
		Capture_TIM5_Ch3_Callback();
 80037b6:	f7ff fe53 	bl	8003460 <Capture_TIM5_Ch3_Callback>
}
 80037ba:	e013      	b.n	80037e4 <TIM5_IRQHandler+0xc8>
	}else if (TIM5->SR & TIM_SR_CC4IF){
 80037bc:	4b0a      	ldr	r3, [pc, #40]	; (80037e8 <TIM5_IRQHandler+0xcc>)
 80037be:	691b      	ldr	r3, [r3, #16]
 80037c0:	f003 0310 	and.w	r3, r3, #16
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d00d      	beq.n	80037e4 <TIM5_IRQHandler+0xc8>
		TIM5->SR &= ~TIM_SR_CC4IF;
 80037c8:	4b07      	ldr	r3, [pc, #28]	; (80037e8 <TIM5_IRQHandler+0xcc>)
 80037ca:	691b      	ldr	r3, [r3, #16]
 80037cc:	4a06      	ldr	r2, [pc, #24]	; (80037e8 <TIM5_IRQHandler+0xcc>)
 80037ce:	f023 0310 	bic.w	r3, r3, #16
 80037d2:	6113      	str	r3, [r2, #16]
		TIM5->SR &= ~TIM_SR_CC4OF;
 80037d4:	4b04      	ldr	r3, [pc, #16]	; (80037e8 <TIM5_IRQHandler+0xcc>)
 80037d6:	691b      	ldr	r3, [r3, #16]
 80037d8:	4a03      	ldr	r2, [pc, #12]	; (80037e8 <TIM5_IRQHandler+0xcc>)
 80037da:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80037de:	6113      	str	r3, [r2, #16]
		Capture_TIM5_Ch4_Callback();
 80037e0:	f7ff fe46 	bl	8003470 <Capture_TIM5_Ch4_Callback>
}
 80037e4:	bf00      	nop
 80037e6:	bd80      	pop	{r7, pc}
 80037e8:	40000c00 	.word	0x40000c00

080037ec <startTimer>:



void startTimer (BasicTimer_Handler_t *ptrTimerConfig){
 80037ec:	b480      	push	{r7}
 80037ee:	b083      	sub	sp, #12
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	6078      	str	r0, [r7, #4]
	ptrTimerConfig->ptrTIMx->CR1 |= TIM_CR1_CEN;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	681a      	ldr	r2, [r3, #0]
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f042 0201 	orr.w	r2, r2, #1
 8003802:	601a      	str	r2, [r3, #0]
}
 8003804:	bf00      	nop
 8003806:	370c      	adds	r7, #12
 8003808:	46bd      	mov	sp, r7
 800380a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800380e:	4770      	bx	lr

08003810 <stopTimer>:

void stopTimer (BasicTimer_Handler_t *ptrTimerConfig){
 8003810:	b480      	push	{r7}
 8003812:	b083      	sub	sp, #12
 8003814:	af00      	add	r7, sp, #0
 8003816:	6078      	str	r0, [r7, #4]
	ptrTimerConfig->ptrTIMx->CR1 &= ~TIM_CR1_CEN;
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	681a      	ldr	r2, [r3, #0]
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f022 0201 	bic.w	r2, r2, #1
 8003826:	601a      	str	r2, [r3, #0]
}
 8003828:	bf00      	nop
 800382a:	370c      	adds	r7, #12
 800382c:	46bd      	mov	sp, r7
 800382e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003832:	4770      	bx	lr

08003834 <__NVIC_EnableIRQ>:
{
 8003834:	b480      	push	{r7}
 8003836:	b083      	sub	sp, #12
 8003838:	af00      	add	r7, sp, #0
 800383a:	4603      	mov	r3, r0
 800383c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800383e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003842:	2b00      	cmp	r3, #0
 8003844:	db0b      	blt.n	800385e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003846:	79fb      	ldrb	r3, [r7, #7]
 8003848:	f003 021f 	and.w	r2, r3, #31
 800384c:	4907      	ldr	r1, [pc, #28]	; (800386c <__NVIC_EnableIRQ+0x38>)
 800384e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003852:	095b      	lsrs	r3, r3, #5
 8003854:	2001      	movs	r0, #1
 8003856:	fa00 f202 	lsl.w	r2, r0, r2
 800385a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800385e:	bf00      	nop
 8003860:	370c      	adds	r7, #12
 8003862:	46bd      	mov	sp, r7
 8003864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003868:	4770      	bx	lr
 800386a:	bf00      	nop
 800386c:	e000e100 	.word	0xe000e100

08003870 <extInt_Config>:
#include "EXTIDriver.h"
#include "GPIOxDriver.h"
GPIO_Handler_t handlerSimplePin = {0};

// Haciendo prueba con PC15
void extInt_Config(EXTI_Config_t *extiConfig){
 8003870:	b580      	push	{r7, lr}
 8003872:	b082      	sub	sp, #8
 8003874:	af00      	add	r7, sp, #0
 8003876:	6078      	str	r0, [r7, #4]

	/* 1.0 Se carga la configuración, que debe ser el PINx como entrada "simple" */
	GPIO_Config(extiConfig->pGPIOHandler);
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	4618      	mov	r0, r3
 800387e:	f001 f825 	bl	80048cc <GPIO_Config>

	/* 2.0 Activamos el acceso al SYSCFG */
	RCC->APB2ENR = RCC_APB2ENR_SYSCFGEN;
 8003882:	4b96      	ldr	r3, [pc, #600]	; (8003adc <extInt_Config+0x26c>)
 8003884:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003888:	645a      	str	r2, [r3, #68]	; 0x44

	/* 3.0  Asignamos el canal EXTI que corresponde al PIN_y del puerto GPIO_X
	 * Debemos activar la línea PIN_Xy (Y = A, B, C... y x = 0, 1, 2, 3...)
	 * en el módulo EXTI */
		switch (extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber) {
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	791b      	ldrb	r3, [r3, #4]
 8003890:	2b0f      	cmp	r3, #15
 8003892:	f200 85cd 	bhi.w	8004430 <extInt_Config+0xbc0>
 8003896:	a201      	add	r2, pc, #4	; (adr r2, 800389c <extInt_Config+0x2c>)
 8003898:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800389c:	080038dd 	.word	0x080038dd
 80038a0:	08003993 	.word	0x08003993
 80038a4:	08003a49 	.word	0x08003a49
 80038a8:	08003b1f 	.word	0x08003b1f
 80038ac:	08003bd5 	.word	0x08003bd5
 80038b0:	08003c83 	.word	0x08003c83
 80038b4:	08003d49 	.word	0x08003d49
 80038b8:	08003df1 	.word	0x08003df1
 80038bc:	08003e99 	.word	0x08003e99
 80038c0:	08003f41 	.word	0x08003f41
 80038c4:	08004007 	.word	0x08004007
 80038c8:	080040af 	.word	0x080040af
 80038cc:	08004157 	.word	0x08004157
 80038d0:	0800421d 	.word	0x0800421d
 80038d4:	080042c3 	.word	0x080042c3
 80038d8:	0800436b 	.word	0x0800436b
		/* Configurando para el todos los pines GPIOX_0*/
				case 0: {
					/* SYSCFG_EXTICR1 */
					// Limpiamos primero la posición que deseamos configurar
					SYSCFG->EXTICR[0] &= ~(0xF << SYSCFG_EXTICR1_EXTI0_Pos);
 80038dc:	4b80      	ldr	r3, [pc, #512]	; (8003ae0 <extInt_Config+0x270>)
 80038de:	689b      	ldr	r3, [r3, #8]
 80038e0:	4a7f      	ldr	r2, [pc, #508]	; (8003ae0 <extInt_Config+0x270>)
 80038e2:	f023 030f 	bic.w	r3, r3, #15
 80038e6:	6093      	str	r3, [r2, #8]

					// Ahora seleccionamos el valor a cargar en la posición, segun sea la selección
					// del puerto que vamos a utilizar: GPIOA_0, ó GPIOB_0, ó GPIOC_0, etc
					if (extiConfig->pGPIOHandler->pGPIOx == GPIOA) {
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	4a7d      	ldr	r2, [pc, #500]	; (8003ae4 <extInt_Config+0x274>)
 80038f0:	4293      	cmp	r3, r2
 80038f2:	d105      	bne.n	8003900 <extInt_Config+0x90>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI0_PA);
 80038f4:	4b7a      	ldr	r3, [pc, #488]	; (8003ae0 <extInt_Config+0x270>)
 80038f6:	4a7a      	ldr	r2, [pc, #488]	; (8003ae0 <extInt_Config+0x270>)
 80038f8:	689b      	ldr	r3, [r3, #8]
 80038fa:	6093      	str	r3, [r2, #8]

					} else {
						__NOP();
					}

					break;
 80038fc:	f000 bd9a 	b.w	8004434 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOB) {
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	4a78      	ldr	r2, [pc, #480]	; (8003ae8 <extInt_Config+0x278>)
 8003908:	4293      	cmp	r3, r2
 800390a:	d107      	bne.n	800391c <extInt_Config+0xac>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI0_PB);
 800390c:	4b74      	ldr	r3, [pc, #464]	; (8003ae0 <extInt_Config+0x270>)
 800390e:	689b      	ldr	r3, [r3, #8]
 8003910:	4a73      	ldr	r2, [pc, #460]	; (8003ae0 <extInt_Config+0x270>)
 8003912:	f043 0301 	orr.w	r3, r3, #1
 8003916:	6093      	str	r3, [r2, #8]
					break;
 8003918:	f000 bd8c 	b.w	8004434 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOC) {
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	4a72      	ldr	r2, [pc, #456]	; (8003aec <extInt_Config+0x27c>)
 8003924:	4293      	cmp	r3, r2
 8003926:	d107      	bne.n	8003938 <extInt_Config+0xc8>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI0_PC);
 8003928:	4b6d      	ldr	r3, [pc, #436]	; (8003ae0 <extInt_Config+0x270>)
 800392a:	689b      	ldr	r3, [r3, #8]
 800392c:	4a6c      	ldr	r2, [pc, #432]	; (8003ae0 <extInt_Config+0x270>)
 800392e:	f043 0302 	orr.w	r3, r3, #2
 8003932:	6093      	str	r3, [r2, #8]
					break;
 8003934:	f000 bd7e 	b.w	8004434 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOD) {
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	4a6c      	ldr	r2, [pc, #432]	; (8003af0 <extInt_Config+0x280>)
 8003940:	4293      	cmp	r3, r2
 8003942:	d107      	bne.n	8003954 <extInt_Config+0xe4>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI0_PD);
 8003944:	4b66      	ldr	r3, [pc, #408]	; (8003ae0 <extInt_Config+0x270>)
 8003946:	689b      	ldr	r3, [r3, #8]
 8003948:	4a65      	ldr	r2, [pc, #404]	; (8003ae0 <extInt_Config+0x270>)
 800394a:	f043 0303 	orr.w	r3, r3, #3
 800394e:	6093      	str	r3, [r2, #8]
					break;
 8003950:	f000 bd70 	b.w	8004434 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOE) {
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	4a66      	ldr	r2, [pc, #408]	; (8003af4 <extInt_Config+0x284>)
 800395c:	4293      	cmp	r3, r2
 800395e:	d107      	bne.n	8003970 <extInt_Config+0x100>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI0_PE);
 8003960:	4b5f      	ldr	r3, [pc, #380]	; (8003ae0 <extInt_Config+0x270>)
 8003962:	689b      	ldr	r3, [r3, #8]
 8003964:	4a5e      	ldr	r2, [pc, #376]	; (8003ae0 <extInt_Config+0x270>)
 8003966:	f043 0304 	orr.w	r3, r3, #4
 800396a:	6093      	str	r3, [r2, #8]
					break;
 800396c:	f000 bd62 	b.w	8004434 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOH) {
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	4a60      	ldr	r2, [pc, #384]	; (8003af8 <extInt_Config+0x288>)
 8003978:	4293      	cmp	r3, r2
 800397a:	d107      	bne.n	800398c <extInt_Config+0x11c>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI0_PH);
 800397c:	4b58      	ldr	r3, [pc, #352]	; (8003ae0 <extInt_Config+0x270>)
 800397e:	689b      	ldr	r3, [r3, #8]
 8003980:	4a57      	ldr	r2, [pc, #348]	; (8003ae0 <extInt_Config+0x270>)
 8003982:	f043 0307 	orr.w	r3, r3, #7
 8003986:	6093      	str	r3, [r2, #8]
					break;
 8003988:	f000 bd54 	b.w	8004434 <extInt_Config+0xbc4>
						__NOP();
 800398c:	bf00      	nop
					break;
 800398e:	f000 bd51 	b.w	8004434 <extInt_Config+0xbc4>
				}

				/* Configurando para el todos los pines GPIOX_1*/
				case 1: {
					/* SYSCFG_EXTICR1 */
					SYSCFG->EXTICR[0] &= ~(0xF << SYSCFG_EXTICR1_EXTI1_Pos);
 8003992:	4b53      	ldr	r3, [pc, #332]	; (8003ae0 <extInt_Config+0x270>)
 8003994:	689b      	ldr	r3, [r3, #8]
 8003996:	4a52      	ldr	r2, [pc, #328]	; (8003ae0 <extInt_Config+0x270>)
 8003998:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800399c:	6093      	str	r3, [r2, #8]
					if (extiConfig->pGPIOHandler->pGPIOx == GPIOA) {
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	4a4f      	ldr	r2, [pc, #316]	; (8003ae4 <extInt_Config+0x274>)
 80039a6:	4293      	cmp	r3, r2
 80039a8:	d105      	bne.n	80039b6 <extInt_Config+0x146>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI1_PA);
 80039aa:	4b4d      	ldr	r3, [pc, #308]	; (8003ae0 <extInt_Config+0x270>)
 80039ac:	4a4c      	ldr	r2, [pc, #304]	; (8003ae0 <extInt_Config+0x270>)
 80039ae:	689b      	ldr	r3, [r3, #8]
 80039b0:	6093      	str	r3, [r2, #8]

					} else {
						__NOP();
					}

					break;
 80039b2:	f000 bd3f 	b.w	8004434 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOB) {
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	4a4a      	ldr	r2, [pc, #296]	; (8003ae8 <extInt_Config+0x278>)
 80039be:	4293      	cmp	r3, r2
 80039c0:	d107      	bne.n	80039d2 <extInt_Config+0x162>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI1_PB);
 80039c2:	4b47      	ldr	r3, [pc, #284]	; (8003ae0 <extInt_Config+0x270>)
 80039c4:	689b      	ldr	r3, [r3, #8]
 80039c6:	4a46      	ldr	r2, [pc, #280]	; (8003ae0 <extInt_Config+0x270>)
 80039c8:	f043 0310 	orr.w	r3, r3, #16
 80039cc:	6093      	str	r3, [r2, #8]
					break;
 80039ce:	f000 bd31 	b.w	8004434 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOC) {
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	4a44      	ldr	r2, [pc, #272]	; (8003aec <extInt_Config+0x27c>)
 80039da:	4293      	cmp	r3, r2
 80039dc:	d107      	bne.n	80039ee <extInt_Config+0x17e>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI1_PC);
 80039de:	4b40      	ldr	r3, [pc, #256]	; (8003ae0 <extInt_Config+0x270>)
 80039e0:	689b      	ldr	r3, [r3, #8]
 80039e2:	4a3f      	ldr	r2, [pc, #252]	; (8003ae0 <extInt_Config+0x270>)
 80039e4:	f043 0320 	orr.w	r3, r3, #32
 80039e8:	6093      	str	r3, [r2, #8]
					break;
 80039ea:	f000 bd23 	b.w	8004434 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOD) {
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	4a3e      	ldr	r2, [pc, #248]	; (8003af0 <extInt_Config+0x280>)
 80039f6:	4293      	cmp	r3, r2
 80039f8:	d107      	bne.n	8003a0a <extInt_Config+0x19a>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI1_PD);
 80039fa:	4b39      	ldr	r3, [pc, #228]	; (8003ae0 <extInt_Config+0x270>)
 80039fc:	689b      	ldr	r3, [r3, #8]
 80039fe:	4a38      	ldr	r2, [pc, #224]	; (8003ae0 <extInt_Config+0x270>)
 8003a00:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8003a04:	6093      	str	r3, [r2, #8]
					break;
 8003a06:	f000 bd15 	b.w	8004434 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOE) {
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	4a38      	ldr	r2, [pc, #224]	; (8003af4 <extInt_Config+0x284>)
 8003a12:	4293      	cmp	r3, r2
 8003a14:	d107      	bne.n	8003a26 <extInt_Config+0x1b6>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI1_PE);
 8003a16:	4b32      	ldr	r3, [pc, #200]	; (8003ae0 <extInt_Config+0x270>)
 8003a18:	689b      	ldr	r3, [r3, #8]
 8003a1a:	4a31      	ldr	r2, [pc, #196]	; (8003ae0 <extInt_Config+0x270>)
 8003a1c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003a20:	6093      	str	r3, [r2, #8]
					break;
 8003a22:	f000 bd07 	b.w	8004434 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOH) {
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	4a32      	ldr	r2, [pc, #200]	; (8003af8 <extInt_Config+0x288>)
 8003a2e:	4293      	cmp	r3, r2
 8003a30:	d107      	bne.n	8003a42 <extInt_Config+0x1d2>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI1_PH);
 8003a32:	4b2b      	ldr	r3, [pc, #172]	; (8003ae0 <extInt_Config+0x270>)
 8003a34:	689b      	ldr	r3, [r3, #8]
 8003a36:	4a2a      	ldr	r2, [pc, #168]	; (8003ae0 <extInt_Config+0x270>)
 8003a38:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 8003a3c:	6093      	str	r3, [r2, #8]
					break;
 8003a3e:	f000 bcf9 	b.w	8004434 <extInt_Config+0xbc4>
						__NOP();
 8003a42:	bf00      	nop
					break;
 8003a44:	f000 bcf6 	b.w	8004434 <extInt_Config+0xbc4>

				}

				/* Configurando para el todos los pines GPIOX_2*/
				case 2: {
					SYSCFG->EXTICR[0] &= ~(0xF << SYSCFG_EXTICR1_EXTI2_Pos);
 8003a48:	4b25      	ldr	r3, [pc, #148]	; (8003ae0 <extInt_Config+0x270>)
 8003a4a:	689b      	ldr	r3, [r3, #8]
 8003a4c:	4a24      	ldr	r2, [pc, #144]	; (8003ae0 <extInt_Config+0x270>)
 8003a4e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003a52:	6093      	str	r3, [r2, #8]
					if (extiConfig->pGPIOHandler->pGPIOx == GPIOA) {
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	4a22      	ldr	r2, [pc, #136]	; (8003ae4 <extInt_Config+0x274>)
 8003a5c:	4293      	cmp	r3, r2
 8003a5e:	d105      	bne.n	8003a6c <extInt_Config+0x1fc>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI2_PA);
 8003a60:	4b1f      	ldr	r3, [pc, #124]	; (8003ae0 <extInt_Config+0x270>)
 8003a62:	4a1f      	ldr	r2, [pc, #124]	; (8003ae0 <extInt_Config+0x270>)
 8003a64:	689b      	ldr	r3, [r3, #8]
 8003a66:	6093      	str	r3, [r2, #8]

					} else {
						__NOP();
					}

					break;
 8003a68:	f000 bce4 	b.w	8004434 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOB) {
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	4a1d      	ldr	r2, [pc, #116]	; (8003ae8 <extInt_Config+0x278>)
 8003a74:	4293      	cmp	r3, r2
 8003a76:	d107      	bne.n	8003a88 <extInt_Config+0x218>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI2_PB);
 8003a78:	4b19      	ldr	r3, [pc, #100]	; (8003ae0 <extInt_Config+0x270>)
 8003a7a:	689b      	ldr	r3, [r3, #8]
 8003a7c:	4a18      	ldr	r2, [pc, #96]	; (8003ae0 <extInt_Config+0x270>)
 8003a7e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a82:	6093      	str	r3, [r2, #8]
					break;
 8003a84:	f000 bcd6 	b.w	8004434 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOC) {
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	4a17      	ldr	r2, [pc, #92]	; (8003aec <extInt_Config+0x27c>)
 8003a90:	4293      	cmp	r3, r2
 8003a92:	d107      	bne.n	8003aa4 <extInt_Config+0x234>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI2_PC);
 8003a94:	4b12      	ldr	r3, [pc, #72]	; (8003ae0 <extInt_Config+0x270>)
 8003a96:	689b      	ldr	r3, [r3, #8]
 8003a98:	4a11      	ldr	r2, [pc, #68]	; (8003ae0 <extInt_Config+0x270>)
 8003a9a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003a9e:	6093      	str	r3, [r2, #8]
					break;
 8003aa0:	f000 bcc8 	b.w	8004434 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOD) {
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	4a11      	ldr	r2, [pc, #68]	; (8003af0 <extInt_Config+0x280>)
 8003aac:	4293      	cmp	r3, r2
 8003aae:	d107      	bne.n	8003ac0 <extInt_Config+0x250>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI2_PD);
 8003ab0:	4b0b      	ldr	r3, [pc, #44]	; (8003ae0 <extInt_Config+0x270>)
 8003ab2:	689b      	ldr	r3, [r3, #8]
 8003ab4:	4a0a      	ldr	r2, [pc, #40]	; (8003ae0 <extInt_Config+0x270>)
 8003ab6:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8003aba:	6093      	str	r3, [r2, #8]
					break;
 8003abc:	f000 bcba 	b.w	8004434 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOE) {
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	4a0b      	ldr	r2, [pc, #44]	; (8003af4 <extInt_Config+0x284>)
 8003ac8:	4293      	cmp	r3, r2
 8003aca:	d117      	bne.n	8003afc <extInt_Config+0x28c>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI2_PE);
 8003acc:	4b04      	ldr	r3, [pc, #16]	; (8003ae0 <extInt_Config+0x270>)
 8003ace:	689b      	ldr	r3, [r3, #8]
 8003ad0:	4a03      	ldr	r2, [pc, #12]	; (8003ae0 <extInt_Config+0x270>)
 8003ad2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003ad6:	6093      	str	r3, [r2, #8]
					break;
 8003ad8:	f000 bcac 	b.w	8004434 <extInt_Config+0xbc4>
 8003adc:	40023800 	.word	0x40023800
 8003ae0:	40013800 	.word	0x40013800
 8003ae4:	40020000 	.word	0x40020000
 8003ae8:	40020400 	.word	0x40020400
 8003aec:	40020800 	.word	0x40020800
 8003af0:	40020c00 	.word	0x40020c00
 8003af4:	40021000 	.word	0x40021000
 8003af8:	40021c00 	.word	0x40021c00
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOH) {
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	4a8a      	ldr	r2, [pc, #552]	; (8003d2c <extInt_Config+0x4bc>)
 8003b04:	4293      	cmp	r3, r2
 8003b06:	d107      	bne.n	8003b18 <extInt_Config+0x2a8>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI2_PH);
 8003b08:	4b89      	ldr	r3, [pc, #548]	; (8003d30 <extInt_Config+0x4c0>)
 8003b0a:	689b      	ldr	r3, [r3, #8]
 8003b0c:	4a88      	ldr	r2, [pc, #544]	; (8003d30 <extInt_Config+0x4c0>)
 8003b0e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003b12:	6093      	str	r3, [r2, #8]
					break;
 8003b14:	f000 bc8e 	b.w	8004434 <extInt_Config+0xbc4>
						__NOP();
 8003b18:	bf00      	nop
					break;
 8003b1a:	f000 bc8b 	b.w	8004434 <extInt_Config+0xbc4>

				}

				case 3:{
					SYSCFG->EXTICR[0] &= ~(0xF << SYSCFG_EXTICR1_EXTI3_Pos);
 8003b1e:	4b84      	ldr	r3, [pc, #528]	; (8003d30 <extInt_Config+0x4c0>)
 8003b20:	689b      	ldr	r3, [r3, #8]
 8003b22:	4a83      	ldr	r2, [pc, #524]	; (8003d30 <extInt_Config+0x4c0>)
 8003b24:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003b28:	6093      	str	r3, [r2, #8]
					if (extiConfig->pGPIOHandler->pGPIOx == GPIOA) {
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	4a80      	ldr	r2, [pc, #512]	; (8003d34 <extInt_Config+0x4c4>)
 8003b32:	4293      	cmp	r3, r2
 8003b34:	d105      	bne.n	8003b42 <extInt_Config+0x2d2>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI3_PA);
 8003b36:	4b7e      	ldr	r3, [pc, #504]	; (8003d30 <extInt_Config+0x4c0>)
 8003b38:	4a7d      	ldr	r2, [pc, #500]	; (8003d30 <extInt_Config+0x4c0>)
 8003b3a:	689b      	ldr	r3, [r3, #8]
 8003b3c:	6093      	str	r3, [r2, #8]

					} else {
						__NOP();
					}

					break;
 8003b3e:	f000 bc79 	b.w	8004434 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOB) {
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	4a7b      	ldr	r2, [pc, #492]	; (8003d38 <extInt_Config+0x4c8>)
 8003b4a:	4293      	cmp	r3, r2
 8003b4c:	d107      	bne.n	8003b5e <extInt_Config+0x2ee>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI3_PB);
 8003b4e:	4b78      	ldr	r3, [pc, #480]	; (8003d30 <extInt_Config+0x4c0>)
 8003b50:	689b      	ldr	r3, [r3, #8]
 8003b52:	4a77      	ldr	r2, [pc, #476]	; (8003d30 <extInt_Config+0x4c0>)
 8003b54:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003b58:	6093      	str	r3, [r2, #8]
					break;
 8003b5a:	f000 bc6b 	b.w	8004434 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOC) {
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	4a75      	ldr	r2, [pc, #468]	; (8003d3c <extInt_Config+0x4cc>)
 8003b66:	4293      	cmp	r3, r2
 8003b68:	d107      	bne.n	8003b7a <extInt_Config+0x30a>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI3_PC);
 8003b6a:	4b71      	ldr	r3, [pc, #452]	; (8003d30 <extInt_Config+0x4c0>)
 8003b6c:	689b      	ldr	r3, [r3, #8]
 8003b6e:	4a70      	ldr	r2, [pc, #448]	; (8003d30 <extInt_Config+0x4c0>)
 8003b70:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003b74:	6093      	str	r3, [r2, #8]
					break;
 8003b76:	f000 bc5d 	b.w	8004434 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOD) {
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	4a6f      	ldr	r2, [pc, #444]	; (8003d40 <extInt_Config+0x4d0>)
 8003b82:	4293      	cmp	r3, r2
 8003b84:	d107      	bne.n	8003b96 <extInt_Config+0x326>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI3_PD);
 8003b86:	4b6a      	ldr	r3, [pc, #424]	; (8003d30 <extInt_Config+0x4c0>)
 8003b88:	689b      	ldr	r3, [r3, #8]
 8003b8a:	4a69      	ldr	r2, [pc, #420]	; (8003d30 <extInt_Config+0x4c0>)
 8003b8c:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 8003b90:	6093      	str	r3, [r2, #8]
					break;
 8003b92:	f000 bc4f 	b.w	8004434 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOE) {
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	4a69      	ldr	r2, [pc, #420]	; (8003d44 <extInt_Config+0x4d4>)
 8003b9e:	4293      	cmp	r3, r2
 8003ba0:	d107      	bne.n	8003bb2 <extInt_Config+0x342>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI3_PE);
 8003ba2:	4b63      	ldr	r3, [pc, #396]	; (8003d30 <extInt_Config+0x4c0>)
 8003ba4:	689b      	ldr	r3, [r3, #8]
 8003ba6:	4a62      	ldr	r2, [pc, #392]	; (8003d30 <extInt_Config+0x4c0>)
 8003ba8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003bac:	6093      	str	r3, [r2, #8]
					break;
 8003bae:	f000 bc41 	b.w	8004434 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOH) {
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	4a5c      	ldr	r2, [pc, #368]	; (8003d2c <extInt_Config+0x4bc>)
 8003bba:	4293      	cmp	r3, r2
 8003bbc:	d107      	bne.n	8003bce <extInt_Config+0x35e>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI3_PH);
 8003bbe:	4b5c      	ldr	r3, [pc, #368]	; (8003d30 <extInt_Config+0x4c0>)
 8003bc0:	689b      	ldr	r3, [r3, #8]
 8003bc2:	4a5b      	ldr	r2, [pc, #364]	; (8003d30 <extInt_Config+0x4c0>)
 8003bc4:	f443 43e0 	orr.w	r3, r3, #28672	; 0x7000
 8003bc8:	6093      	str	r3, [r2, #8]
					break;
 8003bca:	f000 bc33 	b.w	8004434 <extInt_Config+0xbc4>
						__NOP();
 8003bce:	bf00      	nop
					break;
 8003bd0:	f000 bc30 	b.w	8004434 <extInt_Config+0xbc4>
				}
				case 4:{
					SYSCFG->EXTICR[1] &= ~(0xF << SYSCFG_EXTICR2_EXTI4_Pos);
 8003bd4:	4b56      	ldr	r3, [pc, #344]	; (8003d30 <extInt_Config+0x4c0>)
 8003bd6:	68db      	ldr	r3, [r3, #12]
 8003bd8:	4a55      	ldr	r2, [pc, #340]	; (8003d30 <extInt_Config+0x4c0>)
 8003bda:	f023 030f 	bic.w	r3, r3, #15
 8003bde:	60d3      	str	r3, [r2, #12]
					if (extiConfig->pGPIOHandler->pGPIOx == GPIOA) {
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	4a53      	ldr	r2, [pc, #332]	; (8003d34 <extInt_Config+0x4c4>)
 8003be8:	4293      	cmp	r3, r2
 8003bea:	d105      	bne.n	8003bf8 <extInt_Config+0x388>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI4_PA);
 8003bec:	4b50      	ldr	r3, [pc, #320]	; (8003d30 <extInt_Config+0x4c0>)
 8003bee:	4a50      	ldr	r2, [pc, #320]	; (8003d30 <extInt_Config+0x4c0>)
 8003bf0:	68db      	ldr	r3, [r3, #12]
 8003bf2:	60d3      	str	r3, [r2, #12]

					} else {
						__NOP();
					}

					break;
 8003bf4:	f000 bc1e 	b.w	8004434 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOB) {
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	4a4e      	ldr	r2, [pc, #312]	; (8003d38 <extInt_Config+0x4c8>)
 8003c00:	4293      	cmp	r3, r2
 8003c02:	d107      	bne.n	8003c14 <extInt_Config+0x3a4>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI4_PB);
 8003c04:	4b4a      	ldr	r3, [pc, #296]	; (8003d30 <extInt_Config+0x4c0>)
 8003c06:	68db      	ldr	r3, [r3, #12]
 8003c08:	4a49      	ldr	r2, [pc, #292]	; (8003d30 <extInt_Config+0x4c0>)
 8003c0a:	f043 0301 	orr.w	r3, r3, #1
 8003c0e:	60d3      	str	r3, [r2, #12]
					break;
 8003c10:	f000 bc10 	b.w	8004434 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOC) {
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	4a48      	ldr	r2, [pc, #288]	; (8003d3c <extInt_Config+0x4cc>)
 8003c1c:	4293      	cmp	r3, r2
 8003c1e:	d107      	bne.n	8003c30 <extInt_Config+0x3c0>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI4_PC);
 8003c20:	4b43      	ldr	r3, [pc, #268]	; (8003d30 <extInt_Config+0x4c0>)
 8003c22:	68db      	ldr	r3, [r3, #12]
 8003c24:	4a42      	ldr	r2, [pc, #264]	; (8003d30 <extInt_Config+0x4c0>)
 8003c26:	f043 0302 	orr.w	r3, r3, #2
 8003c2a:	60d3      	str	r3, [r2, #12]
					break;
 8003c2c:	f000 bc02 	b.w	8004434 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOD) {
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	4a42      	ldr	r2, [pc, #264]	; (8003d40 <extInt_Config+0x4d0>)
 8003c38:	4293      	cmp	r3, r2
 8003c3a:	d106      	bne.n	8003c4a <extInt_Config+0x3da>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI4_PD);
 8003c3c:	4b3c      	ldr	r3, [pc, #240]	; (8003d30 <extInt_Config+0x4c0>)
 8003c3e:	68db      	ldr	r3, [r3, #12]
 8003c40:	4a3b      	ldr	r2, [pc, #236]	; (8003d30 <extInt_Config+0x4c0>)
 8003c42:	f043 0303 	orr.w	r3, r3, #3
 8003c46:	60d3      	str	r3, [r2, #12]
					break;
 8003c48:	e3f4      	b.n	8004434 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOE) {
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	4a3c      	ldr	r2, [pc, #240]	; (8003d44 <extInt_Config+0x4d4>)
 8003c52:	4293      	cmp	r3, r2
 8003c54:	d106      	bne.n	8003c64 <extInt_Config+0x3f4>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI4_PE);
 8003c56:	4b36      	ldr	r3, [pc, #216]	; (8003d30 <extInt_Config+0x4c0>)
 8003c58:	68db      	ldr	r3, [r3, #12]
 8003c5a:	4a35      	ldr	r2, [pc, #212]	; (8003d30 <extInt_Config+0x4c0>)
 8003c5c:	f043 0304 	orr.w	r3, r3, #4
 8003c60:	60d3      	str	r3, [r2, #12]
					break;
 8003c62:	e3e7      	b.n	8004434 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOH) {
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	4a30      	ldr	r2, [pc, #192]	; (8003d2c <extInt_Config+0x4bc>)
 8003c6c:	4293      	cmp	r3, r2
 8003c6e:	d106      	bne.n	8003c7e <extInt_Config+0x40e>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI4_PH);
 8003c70:	4b2f      	ldr	r3, [pc, #188]	; (8003d30 <extInt_Config+0x4c0>)
 8003c72:	68db      	ldr	r3, [r3, #12]
 8003c74:	4a2e      	ldr	r2, [pc, #184]	; (8003d30 <extInt_Config+0x4c0>)
 8003c76:	f043 0307 	orr.w	r3, r3, #7
 8003c7a:	60d3      	str	r3, [r2, #12]
					break;
 8003c7c:	e3da      	b.n	8004434 <extInt_Config+0xbc4>
						__NOP();
 8003c7e:	bf00      	nop
					break;
 8003c80:	e3d8      	b.n	8004434 <extInt_Config+0xbc4>
				}
				case 5:{
					SYSCFG->EXTICR[1] &= ~(0xF << SYSCFG_EXTICR2_EXTI5_Pos);
 8003c82:	4b2b      	ldr	r3, [pc, #172]	; (8003d30 <extInt_Config+0x4c0>)
 8003c84:	68db      	ldr	r3, [r3, #12]
 8003c86:	4a2a      	ldr	r2, [pc, #168]	; (8003d30 <extInt_Config+0x4c0>)
 8003c88:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003c8c:	60d3      	str	r3, [r2, #12]
					if (extiConfig->pGPIOHandler->pGPIOx == GPIOA) {
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	4a27      	ldr	r2, [pc, #156]	; (8003d34 <extInt_Config+0x4c4>)
 8003c96:	4293      	cmp	r3, r2
 8003c98:	d104      	bne.n	8003ca4 <extInt_Config+0x434>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI5_PA);
 8003c9a:	4b25      	ldr	r3, [pc, #148]	; (8003d30 <extInt_Config+0x4c0>)
 8003c9c:	4a24      	ldr	r2, [pc, #144]	; (8003d30 <extInt_Config+0x4c0>)
 8003c9e:	68db      	ldr	r3, [r3, #12]
 8003ca0:	60d3      	str	r3, [r2, #12]

					} else {
						__NOP();
					}

					break;
 8003ca2:	e3c7      	b.n	8004434 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOB) {
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	4a23      	ldr	r2, [pc, #140]	; (8003d38 <extInt_Config+0x4c8>)
 8003cac:	4293      	cmp	r3, r2
 8003cae:	d106      	bne.n	8003cbe <extInt_Config+0x44e>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI5_PB);
 8003cb0:	4b1f      	ldr	r3, [pc, #124]	; (8003d30 <extInt_Config+0x4c0>)
 8003cb2:	68db      	ldr	r3, [r3, #12]
 8003cb4:	4a1e      	ldr	r2, [pc, #120]	; (8003d30 <extInt_Config+0x4c0>)
 8003cb6:	f043 0310 	orr.w	r3, r3, #16
 8003cba:	60d3      	str	r3, [r2, #12]
					break;
 8003cbc:	e3ba      	b.n	8004434 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOC) {
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	4a1d      	ldr	r2, [pc, #116]	; (8003d3c <extInt_Config+0x4cc>)
 8003cc6:	4293      	cmp	r3, r2
 8003cc8:	d106      	bne.n	8003cd8 <extInt_Config+0x468>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI5_PC);
 8003cca:	4b19      	ldr	r3, [pc, #100]	; (8003d30 <extInt_Config+0x4c0>)
 8003ccc:	68db      	ldr	r3, [r3, #12]
 8003cce:	4a18      	ldr	r2, [pc, #96]	; (8003d30 <extInt_Config+0x4c0>)
 8003cd0:	f043 0320 	orr.w	r3, r3, #32
 8003cd4:	60d3      	str	r3, [r2, #12]
					break;
 8003cd6:	e3ad      	b.n	8004434 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOD) {
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	4a18      	ldr	r2, [pc, #96]	; (8003d40 <extInt_Config+0x4d0>)
 8003ce0:	4293      	cmp	r3, r2
 8003ce2:	d106      	bne.n	8003cf2 <extInt_Config+0x482>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI5_PD);
 8003ce4:	4b12      	ldr	r3, [pc, #72]	; (8003d30 <extInt_Config+0x4c0>)
 8003ce6:	68db      	ldr	r3, [r3, #12]
 8003ce8:	4a11      	ldr	r2, [pc, #68]	; (8003d30 <extInt_Config+0x4c0>)
 8003cea:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8003cee:	60d3      	str	r3, [r2, #12]
					break;
 8003cf0:	e3a0      	b.n	8004434 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOE) {
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	4a12      	ldr	r2, [pc, #72]	; (8003d44 <extInt_Config+0x4d4>)
 8003cfa:	4293      	cmp	r3, r2
 8003cfc:	d106      	bne.n	8003d0c <extInt_Config+0x49c>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI5_PE);
 8003cfe:	4b0c      	ldr	r3, [pc, #48]	; (8003d30 <extInt_Config+0x4c0>)
 8003d00:	68db      	ldr	r3, [r3, #12]
 8003d02:	4a0b      	ldr	r2, [pc, #44]	; (8003d30 <extInt_Config+0x4c0>)
 8003d04:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003d08:	60d3      	str	r3, [r2, #12]
					break;
 8003d0a:	e393      	b.n	8004434 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOH) {
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	4a06      	ldr	r2, [pc, #24]	; (8003d2c <extInt_Config+0x4bc>)
 8003d14:	4293      	cmp	r3, r2
 8003d16:	d106      	bne.n	8003d26 <extInt_Config+0x4b6>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI5_PH);
 8003d18:	4b05      	ldr	r3, [pc, #20]	; (8003d30 <extInt_Config+0x4c0>)
 8003d1a:	68db      	ldr	r3, [r3, #12]
 8003d1c:	4a04      	ldr	r2, [pc, #16]	; (8003d30 <extInt_Config+0x4c0>)
 8003d1e:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 8003d22:	60d3      	str	r3, [r2, #12]
					break;
 8003d24:	e386      	b.n	8004434 <extInt_Config+0xbc4>
						__NOP();
 8003d26:	bf00      	nop
					break;
 8003d28:	e384      	b.n	8004434 <extInt_Config+0xbc4>
 8003d2a:	bf00      	nop
 8003d2c:	40021c00 	.word	0x40021c00
 8003d30:	40013800 	.word	0x40013800
 8003d34:	40020000 	.word	0x40020000
 8003d38:	40020400 	.word	0x40020400
 8003d3c:	40020800 	.word	0x40020800
 8003d40:	40020c00 	.word	0x40020c00
 8003d44:	40021000 	.word	0x40021000
				}
				case 6:{
					SYSCFG->EXTICR[1] &= ~(0xF << SYSCFG_EXTICR2_EXTI6_Pos);
 8003d48:	4b86      	ldr	r3, [pc, #536]	; (8003f64 <extInt_Config+0x6f4>)
 8003d4a:	68db      	ldr	r3, [r3, #12]
 8003d4c:	4a85      	ldr	r2, [pc, #532]	; (8003f64 <extInt_Config+0x6f4>)
 8003d4e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003d52:	60d3      	str	r3, [r2, #12]
					if (extiConfig->pGPIOHandler->pGPIOx == GPIOA) {
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	4a83      	ldr	r2, [pc, #524]	; (8003f68 <extInt_Config+0x6f8>)
 8003d5c:	4293      	cmp	r3, r2
 8003d5e:	d104      	bne.n	8003d6a <extInt_Config+0x4fa>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI6_PA);
 8003d60:	4b80      	ldr	r3, [pc, #512]	; (8003f64 <extInt_Config+0x6f4>)
 8003d62:	4a80      	ldr	r2, [pc, #512]	; (8003f64 <extInt_Config+0x6f4>)
 8003d64:	68db      	ldr	r3, [r3, #12]
 8003d66:	60d3      	str	r3, [r2, #12]

					} else {
						__NOP();
					}

					break;
 8003d68:	e364      	b.n	8004434 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOB) {
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	4a7e      	ldr	r2, [pc, #504]	; (8003f6c <extInt_Config+0x6fc>)
 8003d72:	4293      	cmp	r3, r2
 8003d74:	d106      	bne.n	8003d84 <extInt_Config+0x514>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI6_PB);
 8003d76:	4b7b      	ldr	r3, [pc, #492]	; (8003f64 <extInt_Config+0x6f4>)
 8003d78:	68db      	ldr	r3, [r3, #12]
 8003d7a:	4a7a      	ldr	r2, [pc, #488]	; (8003f64 <extInt_Config+0x6f4>)
 8003d7c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d80:	60d3      	str	r3, [r2, #12]
					break;
 8003d82:	e357      	b.n	8004434 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOC) {
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	4a79      	ldr	r2, [pc, #484]	; (8003f70 <extInt_Config+0x700>)
 8003d8c:	4293      	cmp	r3, r2
 8003d8e:	d106      	bne.n	8003d9e <extInt_Config+0x52e>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI6_PC);
 8003d90:	4b74      	ldr	r3, [pc, #464]	; (8003f64 <extInt_Config+0x6f4>)
 8003d92:	68db      	ldr	r3, [r3, #12]
 8003d94:	4a73      	ldr	r2, [pc, #460]	; (8003f64 <extInt_Config+0x6f4>)
 8003d96:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003d9a:	60d3      	str	r3, [r2, #12]
					break;
 8003d9c:	e34a      	b.n	8004434 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOD) {
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	4a73      	ldr	r2, [pc, #460]	; (8003f74 <extInt_Config+0x704>)
 8003da6:	4293      	cmp	r3, r2
 8003da8:	d106      	bne.n	8003db8 <extInt_Config+0x548>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI6_PD);
 8003daa:	4b6e      	ldr	r3, [pc, #440]	; (8003f64 <extInt_Config+0x6f4>)
 8003dac:	68db      	ldr	r3, [r3, #12]
 8003dae:	4a6d      	ldr	r2, [pc, #436]	; (8003f64 <extInt_Config+0x6f4>)
 8003db0:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8003db4:	60d3      	str	r3, [r2, #12]
					break;
 8003db6:	e33d      	b.n	8004434 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOE) {
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	4a6e      	ldr	r2, [pc, #440]	; (8003f78 <extInt_Config+0x708>)
 8003dc0:	4293      	cmp	r3, r2
 8003dc2:	d106      	bne.n	8003dd2 <extInt_Config+0x562>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI6_PE);
 8003dc4:	4b67      	ldr	r3, [pc, #412]	; (8003f64 <extInt_Config+0x6f4>)
 8003dc6:	68db      	ldr	r3, [r3, #12]
 8003dc8:	4a66      	ldr	r2, [pc, #408]	; (8003f64 <extInt_Config+0x6f4>)
 8003dca:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003dce:	60d3      	str	r3, [r2, #12]
					break;
 8003dd0:	e330      	b.n	8004434 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOH) {
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	4a68      	ldr	r2, [pc, #416]	; (8003f7c <extInt_Config+0x70c>)
 8003dda:	4293      	cmp	r3, r2
 8003ddc:	d106      	bne.n	8003dec <extInt_Config+0x57c>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI6_PH);
 8003dde:	4b61      	ldr	r3, [pc, #388]	; (8003f64 <extInt_Config+0x6f4>)
 8003de0:	68db      	ldr	r3, [r3, #12]
 8003de2:	4a60      	ldr	r2, [pc, #384]	; (8003f64 <extInt_Config+0x6f4>)
 8003de4:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003de8:	60d3      	str	r3, [r2, #12]
					break;
 8003dea:	e323      	b.n	8004434 <extInt_Config+0xbc4>
						__NOP();
 8003dec:	bf00      	nop
					break;
 8003dee:	e321      	b.n	8004434 <extInt_Config+0xbc4>
				}
				case 7:{
					SYSCFG->EXTICR[1] &= ~(0xF << SYSCFG_EXTICR2_EXTI7_Pos);
 8003df0:	4b5c      	ldr	r3, [pc, #368]	; (8003f64 <extInt_Config+0x6f4>)
 8003df2:	68db      	ldr	r3, [r3, #12]
 8003df4:	4a5b      	ldr	r2, [pc, #364]	; (8003f64 <extInt_Config+0x6f4>)
 8003df6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003dfa:	60d3      	str	r3, [r2, #12]
					if (extiConfig->pGPIOHandler->pGPIOx == GPIOA) {
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	4a59      	ldr	r2, [pc, #356]	; (8003f68 <extInt_Config+0x6f8>)
 8003e04:	4293      	cmp	r3, r2
 8003e06:	d104      	bne.n	8003e12 <extInt_Config+0x5a2>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI7_PA);
 8003e08:	4b56      	ldr	r3, [pc, #344]	; (8003f64 <extInt_Config+0x6f4>)
 8003e0a:	4a56      	ldr	r2, [pc, #344]	; (8003f64 <extInt_Config+0x6f4>)
 8003e0c:	68db      	ldr	r3, [r3, #12]
 8003e0e:	60d3      	str	r3, [r2, #12]

					} else {
						__NOP();
					}

					break;
 8003e10:	e310      	b.n	8004434 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOB) {
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	4a54      	ldr	r2, [pc, #336]	; (8003f6c <extInt_Config+0x6fc>)
 8003e1a:	4293      	cmp	r3, r2
 8003e1c:	d106      	bne.n	8003e2c <extInt_Config+0x5bc>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI7_PB);
 8003e1e:	4b51      	ldr	r3, [pc, #324]	; (8003f64 <extInt_Config+0x6f4>)
 8003e20:	68db      	ldr	r3, [r3, #12]
 8003e22:	4a50      	ldr	r2, [pc, #320]	; (8003f64 <extInt_Config+0x6f4>)
 8003e24:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003e28:	60d3      	str	r3, [r2, #12]
					break;
 8003e2a:	e303      	b.n	8004434 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOC) {
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	4a4f      	ldr	r2, [pc, #316]	; (8003f70 <extInt_Config+0x700>)
 8003e34:	4293      	cmp	r3, r2
 8003e36:	d106      	bne.n	8003e46 <extInt_Config+0x5d6>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI7_PC);
 8003e38:	4b4a      	ldr	r3, [pc, #296]	; (8003f64 <extInt_Config+0x6f4>)
 8003e3a:	68db      	ldr	r3, [r3, #12]
 8003e3c:	4a49      	ldr	r2, [pc, #292]	; (8003f64 <extInt_Config+0x6f4>)
 8003e3e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003e42:	60d3      	str	r3, [r2, #12]
					break;
 8003e44:	e2f6      	b.n	8004434 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOD) {
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	4a49      	ldr	r2, [pc, #292]	; (8003f74 <extInt_Config+0x704>)
 8003e4e:	4293      	cmp	r3, r2
 8003e50:	d106      	bne.n	8003e60 <extInt_Config+0x5f0>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI7_PD);
 8003e52:	4b44      	ldr	r3, [pc, #272]	; (8003f64 <extInt_Config+0x6f4>)
 8003e54:	68db      	ldr	r3, [r3, #12]
 8003e56:	4a43      	ldr	r2, [pc, #268]	; (8003f64 <extInt_Config+0x6f4>)
 8003e58:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 8003e5c:	60d3      	str	r3, [r2, #12]
					break;
 8003e5e:	e2e9      	b.n	8004434 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOE) {
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	4a44      	ldr	r2, [pc, #272]	; (8003f78 <extInt_Config+0x708>)
 8003e68:	4293      	cmp	r3, r2
 8003e6a:	d106      	bne.n	8003e7a <extInt_Config+0x60a>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI7_PE);
 8003e6c:	4b3d      	ldr	r3, [pc, #244]	; (8003f64 <extInt_Config+0x6f4>)
 8003e6e:	68db      	ldr	r3, [r3, #12]
 8003e70:	4a3c      	ldr	r2, [pc, #240]	; (8003f64 <extInt_Config+0x6f4>)
 8003e72:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003e76:	60d3      	str	r3, [r2, #12]
					break;
 8003e78:	e2dc      	b.n	8004434 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOH) {
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	4a3e      	ldr	r2, [pc, #248]	; (8003f7c <extInt_Config+0x70c>)
 8003e82:	4293      	cmp	r3, r2
 8003e84:	d106      	bne.n	8003e94 <extInt_Config+0x624>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI7_PH);
 8003e86:	4b37      	ldr	r3, [pc, #220]	; (8003f64 <extInt_Config+0x6f4>)
 8003e88:	68db      	ldr	r3, [r3, #12]
 8003e8a:	4a36      	ldr	r2, [pc, #216]	; (8003f64 <extInt_Config+0x6f4>)
 8003e8c:	f443 43e0 	orr.w	r3, r3, #28672	; 0x7000
 8003e90:	60d3      	str	r3, [r2, #12]
					break;
 8003e92:	e2cf      	b.n	8004434 <extInt_Config+0xbc4>
						__NOP();
 8003e94:	bf00      	nop
					break;
 8003e96:	e2cd      	b.n	8004434 <extInt_Config+0xbc4>
				}
				case 8:{
					SYSCFG->EXTICR[2] &= ~(0xF << SYSCFG_EXTICR3_EXTI8_Pos);
 8003e98:	4b32      	ldr	r3, [pc, #200]	; (8003f64 <extInt_Config+0x6f4>)
 8003e9a:	691b      	ldr	r3, [r3, #16]
 8003e9c:	4a31      	ldr	r2, [pc, #196]	; (8003f64 <extInt_Config+0x6f4>)
 8003e9e:	f023 030f 	bic.w	r3, r3, #15
 8003ea2:	6113      	str	r3, [r2, #16]
					if (extiConfig->pGPIOHandler->pGPIOx == GPIOA) {
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	4a2f      	ldr	r2, [pc, #188]	; (8003f68 <extInt_Config+0x6f8>)
 8003eac:	4293      	cmp	r3, r2
 8003eae:	d104      	bne.n	8003eba <extInt_Config+0x64a>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI8_PA);
 8003eb0:	4b2c      	ldr	r3, [pc, #176]	; (8003f64 <extInt_Config+0x6f4>)
 8003eb2:	4a2c      	ldr	r2, [pc, #176]	; (8003f64 <extInt_Config+0x6f4>)
 8003eb4:	691b      	ldr	r3, [r3, #16]
 8003eb6:	6113      	str	r3, [r2, #16]

					} else {
						__NOP();
					}

					break;
 8003eb8:	e2bc      	b.n	8004434 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOB) {
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	4a2a      	ldr	r2, [pc, #168]	; (8003f6c <extInt_Config+0x6fc>)
 8003ec2:	4293      	cmp	r3, r2
 8003ec4:	d106      	bne.n	8003ed4 <extInt_Config+0x664>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI8_PB);
 8003ec6:	4b27      	ldr	r3, [pc, #156]	; (8003f64 <extInt_Config+0x6f4>)
 8003ec8:	691b      	ldr	r3, [r3, #16]
 8003eca:	4a26      	ldr	r2, [pc, #152]	; (8003f64 <extInt_Config+0x6f4>)
 8003ecc:	f043 0301 	orr.w	r3, r3, #1
 8003ed0:	6113      	str	r3, [r2, #16]
					break;
 8003ed2:	e2af      	b.n	8004434 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOC) {
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	4a25      	ldr	r2, [pc, #148]	; (8003f70 <extInt_Config+0x700>)
 8003edc:	4293      	cmp	r3, r2
 8003ede:	d106      	bne.n	8003eee <extInt_Config+0x67e>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI8_PC);
 8003ee0:	4b20      	ldr	r3, [pc, #128]	; (8003f64 <extInt_Config+0x6f4>)
 8003ee2:	691b      	ldr	r3, [r3, #16]
 8003ee4:	4a1f      	ldr	r2, [pc, #124]	; (8003f64 <extInt_Config+0x6f4>)
 8003ee6:	f043 0302 	orr.w	r3, r3, #2
 8003eea:	6113      	str	r3, [r2, #16]
					break;
 8003eec:	e2a2      	b.n	8004434 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOD) {
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	4a1f      	ldr	r2, [pc, #124]	; (8003f74 <extInt_Config+0x704>)
 8003ef6:	4293      	cmp	r3, r2
 8003ef8:	d106      	bne.n	8003f08 <extInt_Config+0x698>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI8_PD);
 8003efa:	4b1a      	ldr	r3, [pc, #104]	; (8003f64 <extInt_Config+0x6f4>)
 8003efc:	691b      	ldr	r3, [r3, #16]
 8003efe:	4a19      	ldr	r2, [pc, #100]	; (8003f64 <extInt_Config+0x6f4>)
 8003f00:	f043 0303 	orr.w	r3, r3, #3
 8003f04:	6113      	str	r3, [r2, #16]
					break;
 8003f06:	e295      	b.n	8004434 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOE) {
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	4a1a      	ldr	r2, [pc, #104]	; (8003f78 <extInt_Config+0x708>)
 8003f10:	4293      	cmp	r3, r2
 8003f12:	d106      	bne.n	8003f22 <extInt_Config+0x6b2>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI8_PE);
 8003f14:	4b13      	ldr	r3, [pc, #76]	; (8003f64 <extInt_Config+0x6f4>)
 8003f16:	691b      	ldr	r3, [r3, #16]
 8003f18:	4a12      	ldr	r2, [pc, #72]	; (8003f64 <extInt_Config+0x6f4>)
 8003f1a:	f043 0304 	orr.w	r3, r3, #4
 8003f1e:	6113      	str	r3, [r2, #16]
					break;
 8003f20:	e288      	b.n	8004434 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOH) {
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	4a14      	ldr	r2, [pc, #80]	; (8003f7c <extInt_Config+0x70c>)
 8003f2a:	4293      	cmp	r3, r2
 8003f2c:	d106      	bne.n	8003f3c <extInt_Config+0x6cc>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI8_PH);
 8003f2e:	4b0d      	ldr	r3, [pc, #52]	; (8003f64 <extInt_Config+0x6f4>)
 8003f30:	691b      	ldr	r3, [r3, #16]
 8003f32:	4a0c      	ldr	r2, [pc, #48]	; (8003f64 <extInt_Config+0x6f4>)
 8003f34:	f043 0307 	orr.w	r3, r3, #7
 8003f38:	6113      	str	r3, [r2, #16]
					break;
 8003f3a:	e27b      	b.n	8004434 <extInt_Config+0xbc4>
						__NOP();
 8003f3c:	bf00      	nop
					break;
 8003f3e:	e279      	b.n	8004434 <extInt_Config+0xbc4>
				}
				case 9:{
					SYSCFG->EXTICR[2] &= ~(0xF << SYSCFG_EXTICR3_EXTI9_Pos);
 8003f40:	4b08      	ldr	r3, [pc, #32]	; (8003f64 <extInt_Config+0x6f4>)
 8003f42:	691b      	ldr	r3, [r3, #16]
 8003f44:	4a07      	ldr	r2, [pc, #28]	; (8003f64 <extInt_Config+0x6f4>)
 8003f46:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003f4a:	6113      	str	r3, [r2, #16]
					if (extiConfig->pGPIOHandler->pGPIOx == GPIOA) {
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	4a05      	ldr	r2, [pc, #20]	; (8003f68 <extInt_Config+0x6f8>)
 8003f54:	4293      	cmp	r3, r2
 8003f56:	d113      	bne.n	8003f80 <extInt_Config+0x710>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI9_PA);
 8003f58:	4b02      	ldr	r3, [pc, #8]	; (8003f64 <extInt_Config+0x6f4>)
 8003f5a:	4a02      	ldr	r2, [pc, #8]	; (8003f64 <extInt_Config+0x6f4>)
 8003f5c:	691b      	ldr	r3, [r3, #16]
 8003f5e:	6113      	str	r3, [r2, #16]

					} else {
						__NOP();
					}

					break;
 8003f60:	e268      	b.n	8004434 <extInt_Config+0xbc4>
 8003f62:	bf00      	nop
 8003f64:	40013800 	.word	0x40013800
 8003f68:	40020000 	.word	0x40020000
 8003f6c:	40020400 	.word	0x40020400
 8003f70:	40020800 	.word	0x40020800
 8003f74:	40020c00 	.word	0x40020c00
 8003f78:	40021000 	.word	0x40021000
 8003f7c:	40021c00 	.word	0x40021c00
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOB) {
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	4a83      	ldr	r2, [pc, #524]	; (8004194 <extInt_Config+0x924>)
 8003f88:	4293      	cmp	r3, r2
 8003f8a:	d106      	bne.n	8003f9a <extInt_Config+0x72a>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI9_PB);
 8003f8c:	4b82      	ldr	r3, [pc, #520]	; (8004198 <extInt_Config+0x928>)
 8003f8e:	691b      	ldr	r3, [r3, #16]
 8003f90:	4a81      	ldr	r2, [pc, #516]	; (8004198 <extInt_Config+0x928>)
 8003f92:	f043 0310 	orr.w	r3, r3, #16
 8003f96:	6113      	str	r3, [r2, #16]
					break;
 8003f98:	e24c      	b.n	8004434 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOC) {
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	4a7e      	ldr	r2, [pc, #504]	; (800419c <extInt_Config+0x92c>)
 8003fa2:	4293      	cmp	r3, r2
 8003fa4:	d106      	bne.n	8003fb4 <extInt_Config+0x744>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI9_PC);
 8003fa6:	4b7c      	ldr	r3, [pc, #496]	; (8004198 <extInt_Config+0x928>)
 8003fa8:	691b      	ldr	r3, [r3, #16]
 8003faa:	4a7b      	ldr	r2, [pc, #492]	; (8004198 <extInt_Config+0x928>)
 8003fac:	f043 0320 	orr.w	r3, r3, #32
 8003fb0:	6113      	str	r3, [r2, #16]
					break;
 8003fb2:	e23f      	b.n	8004434 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOD) {
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	4a79      	ldr	r2, [pc, #484]	; (80041a0 <extInt_Config+0x930>)
 8003fbc:	4293      	cmp	r3, r2
 8003fbe:	d106      	bne.n	8003fce <extInt_Config+0x75e>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI9_PD);
 8003fc0:	4b75      	ldr	r3, [pc, #468]	; (8004198 <extInt_Config+0x928>)
 8003fc2:	691b      	ldr	r3, [r3, #16]
 8003fc4:	4a74      	ldr	r2, [pc, #464]	; (8004198 <extInt_Config+0x928>)
 8003fc6:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8003fca:	6113      	str	r3, [r2, #16]
					break;
 8003fcc:	e232      	b.n	8004434 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOE) {
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	4a73      	ldr	r2, [pc, #460]	; (80041a4 <extInt_Config+0x934>)
 8003fd6:	4293      	cmp	r3, r2
 8003fd8:	d106      	bne.n	8003fe8 <extInt_Config+0x778>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI9_PE);
 8003fda:	4b6f      	ldr	r3, [pc, #444]	; (8004198 <extInt_Config+0x928>)
 8003fdc:	691b      	ldr	r3, [r3, #16]
 8003fde:	4a6e      	ldr	r2, [pc, #440]	; (8004198 <extInt_Config+0x928>)
 8003fe0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003fe4:	6113      	str	r3, [r2, #16]
					break;
 8003fe6:	e225      	b.n	8004434 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOH) {
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	4a6e      	ldr	r2, [pc, #440]	; (80041a8 <extInt_Config+0x938>)
 8003ff0:	4293      	cmp	r3, r2
 8003ff2:	d106      	bne.n	8004002 <extInt_Config+0x792>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI9_PH);
 8003ff4:	4b68      	ldr	r3, [pc, #416]	; (8004198 <extInt_Config+0x928>)
 8003ff6:	691b      	ldr	r3, [r3, #16]
 8003ff8:	4a67      	ldr	r2, [pc, #412]	; (8004198 <extInt_Config+0x928>)
 8003ffa:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 8003ffe:	6113      	str	r3, [r2, #16]
					break;
 8004000:	e218      	b.n	8004434 <extInt_Config+0xbc4>
						__NOP();
 8004002:	bf00      	nop
					break;
 8004004:	e216      	b.n	8004434 <extInt_Config+0xbc4>
				}

				case 10:{
					SYSCFG->EXTICR[2] &= ~(0xF << SYSCFG_EXTICR3_EXTI10_Pos);
 8004006:	4b64      	ldr	r3, [pc, #400]	; (8004198 <extInt_Config+0x928>)
 8004008:	691b      	ldr	r3, [r3, #16]
 800400a:	4a63      	ldr	r2, [pc, #396]	; (8004198 <extInt_Config+0x928>)
 800400c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004010:	6113      	str	r3, [r2, #16]
					if (extiConfig->pGPIOHandler->pGPIOx == GPIOA) {
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	4a64      	ldr	r2, [pc, #400]	; (80041ac <extInt_Config+0x93c>)
 800401a:	4293      	cmp	r3, r2
 800401c:	d104      	bne.n	8004028 <extInt_Config+0x7b8>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI10_PA);
 800401e:	4b5e      	ldr	r3, [pc, #376]	; (8004198 <extInt_Config+0x928>)
 8004020:	4a5d      	ldr	r2, [pc, #372]	; (8004198 <extInt_Config+0x928>)
 8004022:	691b      	ldr	r3, [r3, #16]
 8004024:	6113      	str	r3, [r2, #16]

					} else {
						__NOP();
					}

					break;
 8004026:	e205      	b.n	8004434 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOB) {
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	4a59      	ldr	r2, [pc, #356]	; (8004194 <extInt_Config+0x924>)
 8004030:	4293      	cmp	r3, r2
 8004032:	d106      	bne.n	8004042 <extInt_Config+0x7d2>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI10_PB);
 8004034:	4b58      	ldr	r3, [pc, #352]	; (8004198 <extInt_Config+0x928>)
 8004036:	691b      	ldr	r3, [r3, #16]
 8004038:	4a57      	ldr	r2, [pc, #348]	; (8004198 <extInt_Config+0x928>)
 800403a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800403e:	6113      	str	r3, [r2, #16]
					break;
 8004040:	e1f8      	b.n	8004434 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOC) {
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	4a54      	ldr	r2, [pc, #336]	; (800419c <extInt_Config+0x92c>)
 800404a:	4293      	cmp	r3, r2
 800404c:	d106      	bne.n	800405c <extInt_Config+0x7ec>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI10_PC);
 800404e:	4b52      	ldr	r3, [pc, #328]	; (8004198 <extInt_Config+0x928>)
 8004050:	691b      	ldr	r3, [r3, #16]
 8004052:	4a51      	ldr	r2, [pc, #324]	; (8004198 <extInt_Config+0x928>)
 8004054:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004058:	6113      	str	r3, [r2, #16]
					break;
 800405a:	e1eb      	b.n	8004434 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOD) {
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	4a4f      	ldr	r2, [pc, #316]	; (80041a0 <extInt_Config+0x930>)
 8004064:	4293      	cmp	r3, r2
 8004066:	d106      	bne.n	8004076 <extInt_Config+0x806>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI10_PD);
 8004068:	4b4b      	ldr	r3, [pc, #300]	; (8004198 <extInt_Config+0x928>)
 800406a:	691b      	ldr	r3, [r3, #16]
 800406c:	4a4a      	ldr	r2, [pc, #296]	; (8004198 <extInt_Config+0x928>)
 800406e:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8004072:	6113      	str	r3, [r2, #16]
					break;
 8004074:	e1de      	b.n	8004434 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOE) {
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	4a49      	ldr	r2, [pc, #292]	; (80041a4 <extInt_Config+0x934>)
 800407e:	4293      	cmp	r3, r2
 8004080:	d106      	bne.n	8004090 <extInt_Config+0x820>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI10_PE);
 8004082:	4b45      	ldr	r3, [pc, #276]	; (8004198 <extInt_Config+0x928>)
 8004084:	691b      	ldr	r3, [r3, #16]
 8004086:	4a44      	ldr	r2, [pc, #272]	; (8004198 <extInt_Config+0x928>)
 8004088:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800408c:	6113      	str	r3, [r2, #16]
					break;
 800408e:	e1d1      	b.n	8004434 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOH) {
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	4a44      	ldr	r2, [pc, #272]	; (80041a8 <extInt_Config+0x938>)
 8004098:	4293      	cmp	r3, r2
 800409a:	d106      	bne.n	80040aa <extInt_Config+0x83a>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI10_PH);
 800409c:	4b3e      	ldr	r3, [pc, #248]	; (8004198 <extInt_Config+0x928>)
 800409e:	691b      	ldr	r3, [r3, #16]
 80040a0:	4a3d      	ldr	r2, [pc, #244]	; (8004198 <extInt_Config+0x928>)
 80040a2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80040a6:	6113      	str	r3, [r2, #16]
					break;
 80040a8:	e1c4      	b.n	8004434 <extInt_Config+0xbc4>
						__NOP();
 80040aa:	bf00      	nop
					break;
 80040ac:	e1c2      	b.n	8004434 <extInt_Config+0xbc4>
				}
				case 11:{
					SYSCFG->EXTICR[2] &= ~(0xF << SYSCFG_EXTICR3_EXTI11_Pos);
 80040ae:	4b3a      	ldr	r3, [pc, #232]	; (8004198 <extInt_Config+0x928>)
 80040b0:	691b      	ldr	r3, [r3, #16]
 80040b2:	4a39      	ldr	r2, [pc, #228]	; (8004198 <extInt_Config+0x928>)
 80040b4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80040b8:	6113      	str	r3, [r2, #16]
					if (extiConfig->pGPIOHandler->pGPIOx == GPIOA) {
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	4a3a      	ldr	r2, [pc, #232]	; (80041ac <extInt_Config+0x93c>)
 80040c2:	4293      	cmp	r3, r2
 80040c4:	d104      	bne.n	80040d0 <extInt_Config+0x860>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI11_PA);
 80040c6:	4b34      	ldr	r3, [pc, #208]	; (8004198 <extInt_Config+0x928>)
 80040c8:	4a33      	ldr	r2, [pc, #204]	; (8004198 <extInt_Config+0x928>)
 80040ca:	691b      	ldr	r3, [r3, #16]
 80040cc:	6113      	str	r3, [r2, #16]

					} else {
						__NOP();
					}

					break;
 80040ce:	e1b1      	b.n	8004434 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOB) {
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	4a2f      	ldr	r2, [pc, #188]	; (8004194 <extInt_Config+0x924>)
 80040d8:	4293      	cmp	r3, r2
 80040da:	d106      	bne.n	80040ea <extInt_Config+0x87a>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI11_PB);
 80040dc:	4b2e      	ldr	r3, [pc, #184]	; (8004198 <extInt_Config+0x928>)
 80040de:	691b      	ldr	r3, [r3, #16]
 80040e0:	4a2d      	ldr	r2, [pc, #180]	; (8004198 <extInt_Config+0x928>)
 80040e2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80040e6:	6113      	str	r3, [r2, #16]
					break;
 80040e8:	e1a4      	b.n	8004434 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOC) {
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	4a2a      	ldr	r2, [pc, #168]	; (800419c <extInt_Config+0x92c>)
 80040f2:	4293      	cmp	r3, r2
 80040f4:	d106      	bne.n	8004104 <extInt_Config+0x894>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI11_PC);
 80040f6:	4b28      	ldr	r3, [pc, #160]	; (8004198 <extInt_Config+0x928>)
 80040f8:	691b      	ldr	r3, [r3, #16]
 80040fa:	4a27      	ldr	r2, [pc, #156]	; (8004198 <extInt_Config+0x928>)
 80040fc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004100:	6113      	str	r3, [r2, #16]
					break;
 8004102:	e197      	b.n	8004434 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOD) {
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	4a25      	ldr	r2, [pc, #148]	; (80041a0 <extInt_Config+0x930>)
 800410c:	4293      	cmp	r3, r2
 800410e:	d106      	bne.n	800411e <extInt_Config+0x8ae>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI11_PD);
 8004110:	4b21      	ldr	r3, [pc, #132]	; (8004198 <extInt_Config+0x928>)
 8004112:	691b      	ldr	r3, [r3, #16]
 8004114:	4a20      	ldr	r2, [pc, #128]	; (8004198 <extInt_Config+0x928>)
 8004116:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 800411a:	6113      	str	r3, [r2, #16]
					break;
 800411c:	e18a      	b.n	8004434 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOE) {
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	4a1f      	ldr	r2, [pc, #124]	; (80041a4 <extInt_Config+0x934>)
 8004126:	4293      	cmp	r3, r2
 8004128:	d106      	bne.n	8004138 <extInt_Config+0x8c8>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI11_PE);
 800412a:	4b1b      	ldr	r3, [pc, #108]	; (8004198 <extInt_Config+0x928>)
 800412c:	691b      	ldr	r3, [r3, #16]
 800412e:	4a1a      	ldr	r2, [pc, #104]	; (8004198 <extInt_Config+0x928>)
 8004130:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004134:	6113      	str	r3, [r2, #16]
					break;
 8004136:	e17d      	b.n	8004434 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOH) {
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	4a1a      	ldr	r2, [pc, #104]	; (80041a8 <extInt_Config+0x938>)
 8004140:	4293      	cmp	r3, r2
 8004142:	d106      	bne.n	8004152 <extInt_Config+0x8e2>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI11_PH);
 8004144:	4b14      	ldr	r3, [pc, #80]	; (8004198 <extInt_Config+0x928>)
 8004146:	691b      	ldr	r3, [r3, #16]
 8004148:	4a13      	ldr	r2, [pc, #76]	; (8004198 <extInt_Config+0x928>)
 800414a:	f443 43e0 	orr.w	r3, r3, #28672	; 0x7000
 800414e:	6113      	str	r3, [r2, #16]
					break;
 8004150:	e170      	b.n	8004434 <extInt_Config+0xbc4>
						__NOP();
 8004152:	bf00      	nop
					break;
 8004154:	e16e      	b.n	8004434 <extInt_Config+0xbc4>
				}
				case 12:{
					SYSCFG->EXTICR[3] &= ~(0xF << SYSCFG_EXTICR4_EXTI12_Pos);
 8004156:	4b10      	ldr	r3, [pc, #64]	; (8004198 <extInt_Config+0x928>)
 8004158:	695b      	ldr	r3, [r3, #20]
 800415a:	4a0f      	ldr	r2, [pc, #60]	; (8004198 <extInt_Config+0x928>)
 800415c:	f023 030f 	bic.w	r3, r3, #15
 8004160:	6153      	str	r3, [r2, #20]
					if (extiConfig->pGPIOHandler->pGPIOx == GPIOA) {
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	4a10      	ldr	r2, [pc, #64]	; (80041ac <extInt_Config+0x93c>)
 800416a:	4293      	cmp	r3, r2
 800416c:	d104      	bne.n	8004178 <extInt_Config+0x908>
						SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI12_PA);
 800416e:	4b0a      	ldr	r3, [pc, #40]	; (8004198 <extInt_Config+0x928>)
 8004170:	4a09      	ldr	r2, [pc, #36]	; (8004198 <extInt_Config+0x928>)
 8004172:	695b      	ldr	r3, [r3, #20]
 8004174:	6153      	str	r3, [r2, #20]

					} else {
						__NOP();
					}

					break;
 8004176:	e15d      	b.n	8004434 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOB) {
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	4a05      	ldr	r2, [pc, #20]	; (8004194 <extInt_Config+0x924>)
 8004180:	4293      	cmp	r3, r2
 8004182:	d115      	bne.n	80041b0 <extInt_Config+0x940>
						SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI12_PB);
 8004184:	4b04      	ldr	r3, [pc, #16]	; (8004198 <extInt_Config+0x928>)
 8004186:	695b      	ldr	r3, [r3, #20]
 8004188:	4a03      	ldr	r2, [pc, #12]	; (8004198 <extInt_Config+0x928>)
 800418a:	f043 0301 	orr.w	r3, r3, #1
 800418e:	6153      	str	r3, [r2, #20]
					break;
 8004190:	e150      	b.n	8004434 <extInt_Config+0xbc4>
 8004192:	bf00      	nop
 8004194:	40020400 	.word	0x40020400
 8004198:	40013800 	.word	0x40013800
 800419c:	40020800 	.word	0x40020800
 80041a0:	40020c00 	.word	0x40020c00
 80041a4:	40021000 	.word	0x40021000
 80041a8:	40021c00 	.word	0x40021c00
 80041ac:	40020000 	.word	0x40020000
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOC) {
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	4a89      	ldr	r2, [pc, #548]	; (80043dc <extInt_Config+0xb6c>)
 80041b8:	4293      	cmp	r3, r2
 80041ba:	d106      	bne.n	80041ca <extInt_Config+0x95a>
						SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI12_PC);
 80041bc:	4b88      	ldr	r3, [pc, #544]	; (80043e0 <extInt_Config+0xb70>)
 80041be:	695b      	ldr	r3, [r3, #20]
 80041c0:	4a87      	ldr	r2, [pc, #540]	; (80043e0 <extInt_Config+0xb70>)
 80041c2:	f043 0302 	orr.w	r3, r3, #2
 80041c6:	6153      	str	r3, [r2, #20]
					break;
 80041c8:	e134      	b.n	8004434 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOD) {
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	4a84      	ldr	r2, [pc, #528]	; (80043e4 <extInt_Config+0xb74>)
 80041d2:	4293      	cmp	r3, r2
 80041d4:	d106      	bne.n	80041e4 <extInt_Config+0x974>
						SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI12_PD);
 80041d6:	4b82      	ldr	r3, [pc, #520]	; (80043e0 <extInt_Config+0xb70>)
 80041d8:	695b      	ldr	r3, [r3, #20]
 80041da:	4a81      	ldr	r2, [pc, #516]	; (80043e0 <extInt_Config+0xb70>)
 80041dc:	f043 0303 	orr.w	r3, r3, #3
 80041e0:	6153      	str	r3, [r2, #20]
					break;
 80041e2:	e127      	b.n	8004434 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOE) {
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	4a7f      	ldr	r2, [pc, #508]	; (80043e8 <extInt_Config+0xb78>)
 80041ec:	4293      	cmp	r3, r2
 80041ee:	d106      	bne.n	80041fe <extInt_Config+0x98e>
						SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI12_PE);
 80041f0:	4b7b      	ldr	r3, [pc, #492]	; (80043e0 <extInt_Config+0xb70>)
 80041f2:	695b      	ldr	r3, [r3, #20]
 80041f4:	4a7a      	ldr	r2, [pc, #488]	; (80043e0 <extInt_Config+0xb70>)
 80041f6:	f043 0304 	orr.w	r3, r3, #4
 80041fa:	6153      	str	r3, [r2, #20]
					break;
 80041fc:	e11a      	b.n	8004434 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOH) {
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	4a79      	ldr	r2, [pc, #484]	; (80043ec <extInt_Config+0xb7c>)
 8004206:	4293      	cmp	r3, r2
 8004208:	d106      	bne.n	8004218 <extInt_Config+0x9a8>
						SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI12_PH);
 800420a:	4b75      	ldr	r3, [pc, #468]	; (80043e0 <extInt_Config+0xb70>)
 800420c:	695b      	ldr	r3, [r3, #20]
 800420e:	4a74      	ldr	r2, [pc, #464]	; (80043e0 <extInt_Config+0xb70>)
 8004210:	f043 0307 	orr.w	r3, r3, #7
 8004214:	6153      	str	r3, [r2, #20]
					break;
 8004216:	e10d      	b.n	8004434 <extInt_Config+0xbc4>
						__NOP();
 8004218:	bf00      	nop
					break;
 800421a:	e10b      	b.n	8004434 <extInt_Config+0xbc4>
				}
				case 13:{
					SYSCFG->EXTICR[3] &= ~(0xF << SYSCFG_EXTICR4_EXTI13_Pos);
 800421c:	4b70      	ldr	r3, [pc, #448]	; (80043e0 <extInt_Config+0xb70>)
 800421e:	695b      	ldr	r3, [r3, #20]
 8004220:	4a6f      	ldr	r2, [pc, #444]	; (80043e0 <extInt_Config+0xb70>)
 8004222:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004226:	6153      	str	r3, [r2, #20]
					if (extiConfig->pGPIOHandler->pGPIOx == GPIOA) {
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	4a70      	ldr	r2, [pc, #448]	; (80043f0 <extInt_Config+0xb80>)
 8004230:	4293      	cmp	r3, r2
 8004232:	d104      	bne.n	800423e <extInt_Config+0x9ce>
						SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI13_PA);
 8004234:	4b6a      	ldr	r3, [pc, #424]	; (80043e0 <extInt_Config+0xb70>)
 8004236:	4a6a      	ldr	r2, [pc, #424]	; (80043e0 <extInt_Config+0xb70>)
 8004238:	695b      	ldr	r3, [r3, #20]
 800423a:	6153      	str	r3, [r2, #20]
 800423c:	e041      	b.n	80042c2 <extInt_Config+0xa52>

					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOB) {
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	4a6b      	ldr	r2, [pc, #428]	; (80043f4 <extInt_Config+0xb84>)
 8004246:	4293      	cmp	r3, r2
 8004248:	d106      	bne.n	8004258 <extInt_Config+0x9e8>
						SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI13_PB);
 800424a:	4b65      	ldr	r3, [pc, #404]	; (80043e0 <extInt_Config+0xb70>)
 800424c:	695b      	ldr	r3, [r3, #20]
 800424e:	4a64      	ldr	r2, [pc, #400]	; (80043e0 <extInt_Config+0xb70>)
 8004250:	f043 0310 	orr.w	r3, r3, #16
 8004254:	6153      	str	r3, [r2, #20]
 8004256:	e034      	b.n	80042c2 <extInt_Config+0xa52>

					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOC) {
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	4a5f      	ldr	r2, [pc, #380]	; (80043dc <extInt_Config+0xb6c>)
 8004260:	4293      	cmp	r3, r2
 8004262:	d106      	bne.n	8004272 <extInt_Config+0xa02>
						SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI13_PC);
 8004264:	4b5e      	ldr	r3, [pc, #376]	; (80043e0 <extInt_Config+0xb70>)
 8004266:	695b      	ldr	r3, [r3, #20]
 8004268:	4a5d      	ldr	r2, [pc, #372]	; (80043e0 <extInt_Config+0xb70>)
 800426a:	f043 0320 	orr.w	r3, r3, #32
 800426e:	6153      	str	r3, [r2, #20]
 8004270:	e027      	b.n	80042c2 <extInt_Config+0xa52>

					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOD) {
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	4a5a      	ldr	r2, [pc, #360]	; (80043e4 <extInt_Config+0xb74>)
 800427a:	4293      	cmp	r3, r2
 800427c:	d106      	bne.n	800428c <extInt_Config+0xa1c>
						SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI13_PD);
 800427e:	4b58      	ldr	r3, [pc, #352]	; (80043e0 <extInt_Config+0xb70>)
 8004280:	695b      	ldr	r3, [r3, #20]
 8004282:	4a57      	ldr	r2, [pc, #348]	; (80043e0 <extInt_Config+0xb70>)
 8004284:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8004288:	6153      	str	r3, [r2, #20]
 800428a:	e01a      	b.n	80042c2 <extInt_Config+0xa52>

					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOE) {
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	4a55      	ldr	r2, [pc, #340]	; (80043e8 <extInt_Config+0xb78>)
 8004294:	4293      	cmp	r3, r2
 8004296:	d106      	bne.n	80042a6 <extInt_Config+0xa36>
						SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI13_PE);
 8004298:	4b51      	ldr	r3, [pc, #324]	; (80043e0 <extInt_Config+0xb70>)
 800429a:	695b      	ldr	r3, [r3, #20]
 800429c:	4a50      	ldr	r2, [pc, #320]	; (80043e0 <extInt_Config+0xb70>)
 800429e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80042a2:	6153      	str	r3, [r2, #20]
 80042a4:	e00d      	b.n	80042c2 <extInt_Config+0xa52>

					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOH) {
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	4a4f      	ldr	r2, [pc, #316]	; (80043ec <extInt_Config+0xb7c>)
 80042ae:	4293      	cmp	r3, r2
 80042b0:	d106      	bne.n	80042c0 <extInt_Config+0xa50>
						SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI13_PH);
 80042b2:	4b4b      	ldr	r3, [pc, #300]	; (80043e0 <extInt_Config+0xb70>)
 80042b4:	695b      	ldr	r3, [r3, #20]
 80042b6:	4a4a      	ldr	r2, [pc, #296]	; (80043e0 <extInt_Config+0xb70>)
 80042b8:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 80042bc:	6153      	str	r3, [r2, #20]
 80042be:	e000      	b.n	80042c2 <extInt_Config+0xa52>

					} else {
						__NOP();
 80042c0:	bf00      	nop
					}
				}
				case 14:{
					SYSCFG->EXTICR[3] &= ~(0xF << SYSCFG_EXTICR4_EXTI14_Pos);
 80042c2:	4b47      	ldr	r3, [pc, #284]	; (80043e0 <extInt_Config+0xb70>)
 80042c4:	695b      	ldr	r3, [r3, #20]
 80042c6:	4a46      	ldr	r2, [pc, #280]	; (80043e0 <extInt_Config+0xb70>)
 80042c8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80042cc:	6153      	str	r3, [r2, #20]
					if (extiConfig->pGPIOHandler->pGPIOx == GPIOA) {
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	4a46      	ldr	r2, [pc, #280]	; (80043f0 <extInt_Config+0xb80>)
 80042d6:	4293      	cmp	r3, r2
 80042d8:	d104      	bne.n	80042e4 <extInt_Config+0xa74>
						SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI14_PA);
 80042da:	4b41      	ldr	r3, [pc, #260]	; (80043e0 <extInt_Config+0xb70>)
 80042dc:	4a40      	ldr	r2, [pc, #256]	; (80043e0 <extInt_Config+0xb70>)
 80042de:	695b      	ldr	r3, [r3, #20]
 80042e0:	6153      	str	r3, [r2, #20]

					} else {
						__NOP();
					}

					break;
 80042e2:	e0a7      	b.n	8004434 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOB) {
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	4a42      	ldr	r2, [pc, #264]	; (80043f4 <extInt_Config+0xb84>)
 80042ec:	4293      	cmp	r3, r2
 80042ee:	d106      	bne.n	80042fe <extInt_Config+0xa8e>
						SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI14_PB);
 80042f0:	4b3b      	ldr	r3, [pc, #236]	; (80043e0 <extInt_Config+0xb70>)
 80042f2:	695b      	ldr	r3, [r3, #20]
 80042f4:	4a3a      	ldr	r2, [pc, #232]	; (80043e0 <extInt_Config+0xb70>)
 80042f6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80042fa:	6153      	str	r3, [r2, #20]
					break;
 80042fc:	e09a      	b.n	8004434 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOC) {
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	4a35      	ldr	r2, [pc, #212]	; (80043dc <extInt_Config+0xb6c>)
 8004306:	4293      	cmp	r3, r2
 8004308:	d106      	bne.n	8004318 <extInt_Config+0xaa8>
						SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI14_PC);
 800430a:	4b35      	ldr	r3, [pc, #212]	; (80043e0 <extInt_Config+0xb70>)
 800430c:	695b      	ldr	r3, [r3, #20]
 800430e:	4a34      	ldr	r2, [pc, #208]	; (80043e0 <extInt_Config+0xb70>)
 8004310:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004314:	6153      	str	r3, [r2, #20]
					break;
 8004316:	e08d      	b.n	8004434 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOD) {
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	4a31      	ldr	r2, [pc, #196]	; (80043e4 <extInt_Config+0xb74>)
 8004320:	4293      	cmp	r3, r2
 8004322:	d106      	bne.n	8004332 <extInt_Config+0xac2>
						SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI14_PD);
 8004324:	4b2e      	ldr	r3, [pc, #184]	; (80043e0 <extInt_Config+0xb70>)
 8004326:	695b      	ldr	r3, [r3, #20]
 8004328:	4a2d      	ldr	r2, [pc, #180]	; (80043e0 <extInt_Config+0xb70>)
 800432a:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800432e:	6153      	str	r3, [r2, #20]
					break;
 8004330:	e080      	b.n	8004434 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOE) {
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	4a2b      	ldr	r2, [pc, #172]	; (80043e8 <extInt_Config+0xb78>)
 800433a:	4293      	cmp	r3, r2
 800433c:	d106      	bne.n	800434c <extInt_Config+0xadc>
						SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI14_PE);
 800433e:	4b28      	ldr	r3, [pc, #160]	; (80043e0 <extInt_Config+0xb70>)
 8004340:	695b      	ldr	r3, [r3, #20]
 8004342:	4a27      	ldr	r2, [pc, #156]	; (80043e0 <extInt_Config+0xb70>)
 8004344:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004348:	6153      	str	r3, [r2, #20]
					break;
 800434a:	e073      	b.n	8004434 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOH) {
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	4a26      	ldr	r2, [pc, #152]	; (80043ec <extInt_Config+0xb7c>)
 8004354:	4293      	cmp	r3, r2
 8004356:	d106      	bne.n	8004366 <extInt_Config+0xaf6>
						SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI14_PH);
 8004358:	4b21      	ldr	r3, [pc, #132]	; (80043e0 <extInt_Config+0xb70>)
 800435a:	695b      	ldr	r3, [r3, #20]
 800435c:	4a20      	ldr	r2, [pc, #128]	; (80043e0 <extInt_Config+0xb70>)
 800435e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004362:	6153      	str	r3, [r2, #20]
					break;
 8004364:	e066      	b.n	8004434 <extInt_Config+0xbc4>
						__NOP();
 8004366:	bf00      	nop
					break;
 8004368:	e064      	b.n	8004434 <extInt_Config+0xbc4>

				/* Configurando para el todos los pines GPIOX_15 */
				case 15: {
						/* SYSCFG_EXTICR4 */
						// Limpiamos primero la posición que deseamos configurar
						SYSCFG->EXTICR[3] &= ~(0xF << SYSCFG_EXTICR4_EXTI15_Pos);
 800436a:	4b1d      	ldr	r3, [pc, #116]	; (80043e0 <extInt_Config+0xb70>)
 800436c:	695b      	ldr	r3, [r3, #20]
 800436e:	4a1c      	ldr	r2, [pc, #112]	; (80043e0 <extInt_Config+0xb70>)
 8004370:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004374:	6153      	str	r3, [r2, #20]

						// Ahora seleccionamos el valor a cargar en la posición, segun sea la selección
						// del puerto que vamos a utilizar: GPIOA_0, ó GPIOB_0, ó GPIOC_0, etc
						if (extiConfig->pGPIOHandler->pGPIOx == GPIOA) {
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	4a1c      	ldr	r2, [pc, #112]	; (80043f0 <extInt_Config+0xb80>)
 800437e:	4293      	cmp	r3, r2
 8004380:	d104      	bne.n	800438c <extInt_Config+0xb1c>
							SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI15_PA);
 8004382:	4b17      	ldr	r3, [pc, #92]	; (80043e0 <extInt_Config+0xb70>)
 8004384:	4a16      	ldr	r2, [pc, #88]	; (80043e0 <extInt_Config+0xb70>)
 8004386:	695b      	ldr	r3, [r3, #20]
 8004388:	6153      	str	r3, [r2, #20]
							SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI15_PH);

						} else {
							__NOP();
						}
						break;
 800438a:	e053      	b.n	8004434 <extInt_Config+0xbc4>
						} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOB) {
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	4a18      	ldr	r2, [pc, #96]	; (80043f4 <extInt_Config+0xb84>)
 8004394:	4293      	cmp	r3, r2
 8004396:	d106      	bne.n	80043a6 <extInt_Config+0xb36>
							SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI15_PB);
 8004398:	4b11      	ldr	r3, [pc, #68]	; (80043e0 <extInt_Config+0xb70>)
 800439a:	695b      	ldr	r3, [r3, #20]
 800439c:	4a10      	ldr	r2, [pc, #64]	; (80043e0 <extInt_Config+0xb70>)
 800439e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80043a2:	6153      	str	r3, [r2, #20]
						break;
 80043a4:	e046      	b.n	8004434 <extInt_Config+0xbc4>
						} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOC) {
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	4a0b      	ldr	r2, [pc, #44]	; (80043dc <extInt_Config+0xb6c>)
 80043ae:	4293      	cmp	r3, r2
 80043b0:	d106      	bne.n	80043c0 <extInt_Config+0xb50>
							SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI15_PC);
 80043b2:	4b0b      	ldr	r3, [pc, #44]	; (80043e0 <extInt_Config+0xb70>)
 80043b4:	695b      	ldr	r3, [r3, #20]
 80043b6:	4a0a      	ldr	r2, [pc, #40]	; (80043e0 <extInt_Config+0xb70>)
 80043b8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80043bc:	6153      	str	r3, [r2, #20]
						break;
 80043be:	e039      	b.n	8004434 <extInt_Config+0xbc4>
						} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOD) {
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	4a07      	ldr	r2, [pc, #28]	; (80043e4 <extInt_Config+0xb74>)
 80043c8:	4293      	cmp	r3, r2
 80043ca:	d115      	bne.n	80043f8 <extInt_Config+0xb88>
							SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI15_PD);
 80043cc:	4b04      	ldr	r3, [pc, #16]	; (80043e0 <extInt_Config+0xb70>)
 80043ce:	695b      	ldr	r3, [r3, #20]
 80043d0:	4a03      	ldr	r2, [pc, #12]	; (80043e0 <extInt_Config+0xb70>)
 80043d2:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 80043d6:	6153      	str	r3, [r2, #20]
						break;
 80043d8:	e02c      	b.n	8004434 <extInt_Config+0xbc4>
 80043da:	bf00      	nop
 80043dc:	40020800 	.word	0x40020800
 80043e0:	40013800 	.word	0x40013800
 80043e4:	40020c00 	.word	0x40020c00
 80043e8:	40021000 	.word	0x40021000
 80043ec:	40021c00 	.word	0x40021c00
 80043f0:	40020000 	.word	0x40020000
 80043f4:	40020400 	.word	0x40020400
						} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOE) {
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	4a6c      	ldr	r2, [pc, #432]	; (80045b0 <extInt_Config+0xd40>)
 8004400:	4293      	cmp	r3, r2
 8004402:	d106      	bne.n	8004412 <extInt_Config+0xba2>
							SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI15_PE);
 8004404:	4b6b      	ldr	r3, [pc, #428]	; (80045b4 <extInt_Config+0xd44>)
 8004406:	695b      	ldr	r3, [r3, #20]
 8004408:	4a6a      	ldr	r2, [pc, #424]	; (80045b4 <extInt_Config+0xd44>)
 800440a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800440e:	6153      	str	r3, [r2, #20]
						break;
 8004410:	e010      	b.n	8004434 <extInt_Config+0xbc4>
						} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOH) {
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	4a67      	ldr	r2, [pc, #412]	; (80045b8 <extInt_Config+0xd48>)
 800441a:	4293      	cmp	r3, r2
 800441c:	d106      	bne.n	800442c <extInt_Config+0xbbc>
							SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI15_PH);
 800441e:	4b65      	ldr	r3, [pc, #404]	; (80045b4 <extInt_Config+0xd44>)
 8004420:	695b      	ldr	r3, [r3, #20]
 8004422:	4a64      	ldr	r2, [pc, #400]	; (80045b4 <extInt_Config+0xd44>)
 8004424:	f443 43e0 	orr.w	r3, r3, #28672	; 0x7000
 8004428:	6153      	str	r3, [r2, #20]
						break;
 800442a:	e003      	b.n	8004434 <extInt_Config+0xbc4>
							__NOP();
 800442c:	bf00      	nop
						break;
 800442e:	e001      	b.n	8004434 <extInt_Config+0xbc4>
					}

					default: {
						__NOP();
 8004430:	bf00      	nop
						break;
 8004432:	bf00      	nop

// Fin del switch-case

	/* 4.0 Seleccionamos el tipo de flanco */

	switch (extiConfig->edgeType) {
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	791b      	ldrb	r3, [r3, #4]
 8004438:	2b02      	cmp	r3, #2
 800443a:	d020      	beq.n	800447e <extInt_Config+0xc0e>
 800443c:	2b02      	cmp	r3, #2
 800443e:	dc37      	bgt.n	80044b0 <extInt_Config+0xc40>
 8004440:	2b00      	cmp	r3, #0
 8004442:	d002      	beq.n	800444a <extInt_Config+0xbda>
 8004444:	2b01      	cmp	r3, #1
 8004446:	d00d      	beq.n	8004464 <extInt_Config+0xbf4>
 8004448:	e032      	b.n	80044b0 <extInt_Config+0xc40>

	case EXTERNAL_INTERRUPT_FALLING_EDGE:{

		/* Falling Trigger selection register*/
		EXTI->FTSR |= (0x1 << extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 800444a:	4b5c      	ldr	r3, [pc, #368]	; (80045bc <extInt_Config+0xd4c>)
 800444c:	68db      	ldr	r3, [r3, #12]
 800444e:	687a      	ldr	r2, [r7, #4]
 8004450:	6812      	ldr	r2, [r2, #0]
 8004452:	7912      	ldrb	r2, [r2, #4]
 8004454:	4611      	mov	r1, r2
 8004456:	2201      	movs	r2, #1
 8004458:	408a      	lsls	r2, r1
 800445a:	4611      	mov	r1, r2
 800445c:	4a57      	ldr	r2, [pc, #348]	; (80045bc <extInt_Config+0xd4c>)
 800445e:	430b      	orrs	r3, r1
 8004460:	60d3      	str	r3, [r2, #12]

		break;
 8004462:	e027      	b.n	80044b4 <extInt_Config+0xc44>

	}case EXTERNAL_INTERRUPT_RISING_EDGE:{

		EXTI->RTSR |= (0x1 << extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 8004464:	4b55      	ldr	r3, [pc, #340]	; (80045bc <extInt_Config+0xd4c>)
 8004466:	689b      	ldr	r3, [r3, #8]
 8004468:	687a      	ldr	r2, [r7, #4]
 800446a:	6812      	ldr	r2, [r2, #0]
 800446c:	7912      	ldrb	r2, [r2, #4]
 800446e:	4611      	mov	r1, r2
 8004470:	2201      	movs	r2, #1
 8004472:	408a      	lsls	r2, r1
 8004474:	4611      	mov	r1, r2
 8004476:	4a51      	ldr	r2, [pc, #324]	; (80045bc <extInt_Config+0xd4c>)
 8004478:	430b      	orrs	r3, r1
 800447a:	6093      	str	r3, [r2, #8]

		break;
 800447c:	e01a      	b.n	80044b4 <extInt_Config+0xc44>

	}case EXTERNAL_INTERRUPT_RASINGANDFALLING_EDGE:{

		EXTI->FTSR |= (0x1 << extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 800447e:	4b4f      	ldr	r3, [pc, #316]	; (80045bc <extInt_Config+0xd4c>)
 8004480:	68db      	ldr	r3, [r3, #12]
 8004482:	687a      	ldr	r2, [r7, #4]
 8004484:	6812      	ldr	r2, [r2, #0]
 8004486:	7912      	ldrb	r2, [r2, #4]
 8004488:	4611      	mov	r1, r2
 800448a:	2201      	movs	r2, #1
 800448c:	408a      	lsls	r2, r1
 800448e:	4611      	mov	r1, r2
 8004490:	4a4a      	ldr	r2, [pc, #296]	; (80045bc <extInt_Config+0xd4c>)
 8004492:	430b      	orrs	r3, r1
 8004494:	60d3      	str	r3, [r2, #12]
		EXTI->RTSR |= (0x1 << extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 8004496:	4b49      	ldr	r3, [pc, #292]	; (80045bc <extInt_Config+0xd4c>)
 8004498:	689b      	ldr	r3, [r3, #8]
 800449a:	687a      	ldr	r2, [r7, #4]
 800449c:	6812      	ldr	r2, [r2, #0]
 800449e:	7912      	ldrb	r2, [r2, #4]
 80044a0:	4611      	mov	r1, r2
 80044a2:	2201      	movs	r2, #1
 80044a4:	408a      	lsls	r2, r1
 80044a6:	4611      	mov	r1, r2
 80044a8:	4a44      	ldr	r2, [pc, #272]	; (80045bc <extInt_Config+0xd4c>)
 80044aa:	430b      	orrs	r3, r1
 80044ac:	6093      	str	r3, [r2, #8]

		break;
 80044ae:	e001      	b.n	80044b4 <extInt_Config+0xc44>

	}default :{

		__NOP();
 80044b0:	bf00      	nop
		break;
 80044b2:	bf00      	nop
  __ASM volatile ("cpsid i" : : : "memory");
 80044b4:	b672      	cpsid	i
}
 80044b6:	bf00      	nop
	/* 5.0 Desactivo primero las interrupciones globales */
    __disable_irq();

	/* 6.0 Activamos la interrupción del canal que estamos configurando */
	// Interrupt Mask register
    EXTI->IMR |= (0x1 << extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 80044b8:	4b40      	ldr	r3, [pc, #256]	; (80045bc <extInt_Config+0xd4c>)
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	687a      	ldr	r2, [r7, #4]
 80044be:	6812      	ldr	r2, [r2, #0]
 80044c0:	7912      	ldrb	r2, [r2, #4]
 80044c2:	4611      	mov	r1, r2
 80044c4:	2201      	movs	r2, #1
 80044c6:	408a      	lsls	r2, r1
 80044c8:	4611      	mov	r1, r2
 80044ca:	4a3c      	ldr	r2, [pc, #240]	; (80045bc <extInt_Config+0xd4c>)
 80044cc:	430b      	orrs	r3, r1
 80044ce:	6013      	str	r3, [r2, #0]
	/* 6.1 Matriculamos la interrupción en el NVIC para el canal correspondiente,
	 * donde el canal 0 corresponde al EXTI_0, canal 1 al EXTI_1, etc.
	 *
	 * NOTA: Observar que algunos canales EXTI comparten un mismo vector de interrupción
	 * */
	switch (extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber) {
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	791b      	ldrb	r3, [r3, #4]
 80044d6:	2b0f      	cmp	r3, #15
 80044d8:	d862      	bhi.n	80045a0 <extInt_Config+0xd30>
 80044da:	a201      	add	r2, pc, #4	; (adr r2, 80044e0 <extInt_Config+0xc70>)
 80044dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044e0:	08004521 	.word	0x08004521
 80044e4:	08004529 	.word	0x08004529
 80044e8:	08004531 	.word	0x08004531
 80044ec:	08004539 	.word	0x08004539
 80044f0:	08004541 	.word	0x08004541
 80044f4:	08004549 	.word	0x08004549
 80044f8:	08004551 	.word	0x08004551
 80044fc:	08004559 	.word	0x08004559
 8004500:	08004561 	.word	0x08004561
 8004504:	08004569 	.word	0x08004569
 8004508:	08004571 	.word	0x08004571
 800450c:	08004579 	.word	0x08004579
 8004510:	08004581 	.word	0x08004581
 8004514:	08004589 	.word	0x08004589
 8004518:	08004591 	.word	0x08004591
 800451c:	08004599 	.word	0x08004599
		case 0: {
			__NVIC_EnableIRQ(EXTI0_IRQn);
 8004520:	2006      	movs	r0, #6
 8004522:	f7ff f987 	bl	8003834 <__NVIC_EnableIRQ>
			break;
 8004526:	e03d      	b.n	80045a4 <extInt_Config+0xd34>
		}

		case 1: {
			__NVIC_EnableIRQ(EXTI1_IRQn);
 8004528:	2007      	movs	r0, #7
 800452a:	f7ff f983 	bl	8003834 <__NVIC_EnableIRQ>
			break;
 800452e:	e039      	b.n	80045a4 <extInt_Config+0xd34>
		}
		case 2: {
			__NVIC_EnableIRQ(EXTI2_IRQn);
 8004530:	2008      	movs	r0, #8
 8004532:	f7ff f97f 	bl	8003834 <__NVIC_EnableIRQ>
			break;
 8004536:	e035      	b.n	80045a4 <extInt_Config+0xd34>
		}
		case 3: {
			__NVIC_EnableIRQ(EXTI3_IRQn);
 8004538:	2009      	movs	r0, #9
 800453a:	f7ff f97b 	bl	8003834 <__NVIC_EnableIRQ>
			break;
 800453e:	e031      	b.n	80045a4 <extInt_Config+0xd34>
		}
		case 4: {
			__NVIC_EnableIRQ(EXTI4_IRQn);
 8004540:	200a      	movs	r0, #10
 8004542:	f7ff f977 	bl	8003834 <__NVIC_EnableIRQ>
			break;
 8004546:	e02d      	b.n	80045a4 <extInt_Config+0xd34>
		}
		case 5: {
			__NVIC_EnableIRQ(EXTI9_5_IRQn);
 8004548:	2017      	movs	r0, #23
 800454a:	f7ff f973 	bl	8003834 <__NVIC_EnableIRQ>
			break;
 800454e:	e029      	b.n	80045a4 <extInt_Config+0xd34>
		}
		case 6: {
			__NVIC_EnableIRQ(EXTI9_5_IRQn);
 8004550:	2017      	movs	r0, #23
 8004552:	f7ff f96f 	bl	8003834 <__NVIC_EnableIRQ>
			break;
 8004556:	e025      	b.n	80045a4 <extInt_Config+0xd34>
		}
		case 7: {
			__NVIC_EnableIRQ(EXTI9_5_IRQn);
 8004558:	2017      	movs	r0, #23
 800455a:	f7ff f96b 	bl	8003834 <__NVIC_EnableIRQ>
			break;
 800455e:	e021      	b.n	80045a4 <extInt_Config+0xd34>
		}
		case 8: {
			__NVIC_EnableIRQ(EXTI9_5_IRQn);
 8004560:	2017      	movs	r0, #23
 8004562:	f7ff f967 	bl	8003834 <__NVIC_EnableIRQ>
			break;
 8004566:	e01d      	b.n	80045a4 <extInt_Config+0xd34>
		}
		case 9: {
			__NVIC_EnableIRQ(EXTI9_5_IRQn);
 8004568:	2017      	movs	r0, #23
 800456a:	f7ff f963 	bl	8003834 <__NVIC_EnableIRQ>
			break;
 800456e:	e019      	b.n	80045a4 <extInt_Config+0xd34>
		}
		case 10: {
			__NVIC_EnableIRQ(EXTI15_10_IRQn);
 8004570:	2028      	movs	r0, #40	; 0x28
 8004572:	f7ff f95f 	bl	8003834 <__NVIC_EnableIRQ>
			break;
 8004576:	e015      	b.n	80045a4 <extInt_Config+0xd34>
		}
		case 11: {
			__NVIC_EnableIRQ(EXTI15_10_IRQn);
 8004578:	2028      	movs	r0, #40	; 0x28
 800457a:	f7ff f95b 	bl	8003834 <__NVIC_EnableIRQ>
			break;
 800457e:	e011      	b.n	80045a4 <extInt_Config+0xd34>
		}
		case 12: {
			__NVIC_EnableIRQ(EXTI15_10_IRQn);
 8004580:	2028      	movs	r0, #40	; 0x28
 8004582:	f7ff f957 	bl	8003834 <__NVIC_EnableIRQ>
			break;
 8004586:	e00d      	b.n	80045a4 <extInt_Config+0xd34>
		}
		case 13: {
			__NVIC_EnableIRQ(EXTI15_10_IRQn);
 8004588:	2028      	movs	r0, #40	; 0x28
 800458a:	f7ff f953 	bl	8003834 <__NVIC_EnableIRQ>
			break;
 800458e:	e009      	b.n	80045a4 <extInt_Config+0xd34>
		}
		case 14: {
			__NVIC_EnableIRQ(EXTI15_10_IRQn);
 8004590:	2028      	movs	r0, #40	; 0x28
 8004592:	f7ff f94f 	bl	8003834 <__NVIC_EnableIRQ>
			break;
 8004596:	e005      	b.n	80045a4 <extInt_Config+0xd34>
		}
		case 15: {
			__NVIC_EnableIRQ(EXTI15_10_IRQn);
 8004598:	2028      	movs	r0, #40	; 0x28
 800459a:	f7ff f94b 	bl	8003834 <__NVIC_EnableIRQ>
			break;
 800459e:	e001      	b.n	80045a4 <extInt_Config+0xd34>
		}

		default: {
			__NOP();
 80045a0:	bf00      	nop
			break;
 80045a2:	bf00      	nop
  __ASM volatile ("cpsie i" : : : "memory");
 80045a4:	b662      	cpsie	i
}
 80045a6:	bf00      	nop


	/* 7.0 Volvemos a activar las interrupciones globales */
	__enable_irq();

}
 80045a8:	bf00      	nop
 80045aa:	3708      	adds	r7, #8
 80045ac:	46bd      	mov	sp, r7
 80045ae:	bd80      	pop	{r7, pc}
 80045b0:	40021000 	.word	0x40021000
 80045b4:	40013800 	.word	0x40013800
 80045b8:	40021c00 	.word	0x40021c00
 80045bc:	40013c00 	.word	0x40013c00

080045c0 <callback_extInt0>:
	__enable_irq();

}

/**/
__attribute__ ((weak)) void callback_extInt0(void){
 80045c0:	b480      	push	{r7}
 80045c2:	af00      	add	r7, sp, #0
	__NOP();
 80045c4:	bf00      	nop
}
 80045c6:	bf00      	nop
 80045c8:	46bd      	mov	sp, r7
 80045ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ce:	4770      	bx	lr

080045d0 <callback_extInt2>:
__attribute__ ((weak)) void callback_extInt1(void){
	__NOP();
}
__attribute__ ((weak)) void callback_extInt2(void){
 80045d0:	b480      	push	{r7}
 80045d2:	af00      	add	r7, sp, #0
	__NOP();
 80045d4:	bf00      	nop
}
 80045d6:	bf00      	nop
 80045d8:	46bd      	mov	sp, r7
 80045da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045de:	4770      	bx	lr

080045e0 <callback_extInt4>:
__attribute__ ((weak)) void callback_extInt3(void){
	__NOP();
}
__attribute__ ((weak)) void callback_extInt4(void){
 80045e0:	b480      	push	{r7}
 80045e2:	af00      	add	r7, sp, #0
	__NOP();
 80045e4:	bf00      	nop
}
 80045e6:	bf00      	nop
 80045e8:	46bd      	mov	sp, r7
 80045ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ee:	4770      	bx	lr

080045f0 <callback_extInt5>:
__attribute__ ((weak)) void callback_extInt5(void){
 80045f0:	b480      	push	{r7}
 80045f2:	af00      	add	r7, sp, #0
	__NOP();
 80045f4:	bf00      	nop
}
 80045f6:	bf00      	nop
 80045f8:	46bd      	mov	sp, r7
 80045fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045fe:	4770      	bx	lr

08004600 <callback_extInt6>:
__attribute__ ((weak)) void callback_extInt6(void){
 8004600:	b480      	push	{r7}
 8004602:	af00      	add	r7, sp, #0
	__NOP();
 8004604:	bf00      	nop
}
 8004606:	bf00      	nop
 8004608:	46bd      	mov	sp, r7
 800460a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800460e:	4770      	bx	lr

08004610 <callback_extInt7>:
__attribute__ ((weak)) void callback_extInt7(void){
 8004610:	b480      	push	{r7}
 8004612:	af00      	add	r7, sp, #0
	__NOP();
 8004614:	bf00      	nop
}
 8004616:	bf00      	nop
 8004618:	46bd      	mov	sp, r7
 800461a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800461e:	4770      	bx	lr

08004620 <callback_extInt8>:
__attribute__ ((weak)) void callback_extInt8(void){
 8004620:	b480      	push	{r7}
 8004622:	af00      	add	r7, sp, #0
	__NOP();
 8004624:	bf00      	nop
}
 8004626:	bf00      	nop
 8004628:	46bd      	mov	sp, r7
 800462a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800462e:	4770      	bx	lr

08004630 <callback_extInt9>:
__attribute__ ((weak)) void callback_extInt9(void){
 8004630:	b480      	push	{r7}
 8004632:	af00      	add	r7, sp, #0
	__NOP();
 8004634:	bf00      	nop
}
 8004636:	bf00      	nop
 8004638:	46bd      	mov	sp, r7
 800463a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800463e:	4770      	bx	lr

08004640 <callback_extInt10>:
__attribute__ ((weak)) void callback_extInt10(void){
 8004640:	b480      	push	{r7}
 8004642:	af00      	add	r7, sp, #0
	__NOP();
 8004644:	bf00      	nop
}
 8004646:	bf00      	nop
 8004648:	46bd      	mov	sp, r7
 800464a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800464e:	4770      	bx	lr

08004650 <callback_extInt11>:
__attribute__ ((weak)) void callback_extInt11(void){
 8004650:	b480      	push	{r7}
 8004652:	af00      	add	r7, sp, #0
	__NOP();
 8004654:	bf00      	nop
}
 8004656:	bf00      	nop
 8004658:	46bd      	mov	sp, r7
 800465a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800465e:	4770      	bx	lr

08004660 <callback_extInt12>:
__attribute__ ((weak)) void callback_extInt12(void){
 8004660:	b480      	push	{r7}
 8004662:	af00      	add	r7, sp, #0
	__NOP();
 8004664:	bf00      	nop
}
 8004666:	bf00      	nop
 8004668:	46bd      	mov	sp, r7
 800466a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800466e:	4770      	bx	lr

08004670 <callback_extInt13>:
__attribute__ ((weak)) void callback_extInt13(void){
 8004670:	b480      	push	{r7}
 8004672:	af00      	add	r7, sp, #0
	__NOP();
 8004674:	bf00      	nop
}
 8004676:	bf00      	nop
 8004678:	46bd      	mov	sp, r7
 800467a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800467e:	4770      	bx	lr

08004680 <callback_extInt14>:
__attribute__ ((weak)) void callback_extInt14(void){
 8004680:	b480      	push	{r7}
 8004682:	af00      	add	r7, sp, #0
	__NOP();
 8004684:	bf00      	nop
}
 8004686:	bf00      	nop
 8004688:	46bd      	mov	sp, r7
 800468a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800468e:	4770      	bx	lr

08004690 <callback_extInt15>:
__attribute__ ((weak)) void callback_extInt15(void){
 8004690:	b480      	push	{r7}
 8004692:	af00      	add	r7, sp, #0
	__NOP();
 8004694:	bf00      	nop
}
 8004696:	bf00      	nop
 8004698:	46bd      	mov	sp, r7
 800469a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800469e:	4770      	bx	lr

080046a0 <EXTI0_IRQHandler>:
 */



/* ISR de la interrupción canal 0*/
void EXTI0_IRQHandler(void){
 80046a0:	b580      	push	{r7, lr}
 80046a2:	af00      	add	r7, sp, #0
	// Evaluamos si la interrupción que se lanzo corresponde al PIN_0 del GPIO_X
	if(EXTI->PR & EXTI_PR_PR0){
 80046a4:	4b07      	ldr	r3, [pc, #28]	; (80046c4 <EXTI0_IRQHandler+0x24>)
 80046a6:	695b      	ldr	r3, [r3, #20]
 80046a8:	f003 0301 	and.w	r3, r3, #1
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d007      	beq.n	80046c0 <EXTI0_IRQHandler+0x20>
		// Bajamos la bandera correspondiente
		EXTI->PR |= EXTI_PR_PR0;
 80046b0:	4b04      	ldr	r3, [pc, #16]	; (80046c4 <EXTI0_IRQHandler+0x24>)
 80046b2:	695b      	ldr	r3, [r3, #20]
 80046b4:	4a03      	ldr	r2, [pc, #12]	; (80046c4 <EXTI0_IRQHandler+0x24>)
 80046b6:	f043 0301 	orr.w	r3, r3, #1
 80046ba:	6153      	str	r3, [r2, #20]

		// llamamos al callback
		callback_extInt0();
 80046bc:	f7ff ff80 	bl	80045c0 <callback_extInt0>
	}
}
 80046c0:	bf00      	nop
 80046c2:	bd80      	pop	{r7, pc}
 80046c4:	40013c00 	.word	0x40013c00

080046c8 <EXTI1_IRQHandler>:
/* Agregue las demas IRQs de las interrupciones EXTI independientes ...
 * Por favor recuerde que debe agregar el bloque if para verificar que
 * en efecto esa es la interrupcion que se está atendiendo.
 */

void EXTI1_IRQHandler(void){
 80046c8:	b580      	push	{r7, lr}
 80046ca:	af00      	add	r7, sp, #0
	// Evaluamos si la interrupción que se lanzo corresponde al PIN_0 del GPIO_X
	if(EXTI->PR & EXTI_PR_PR1){
 80046cc:	4b07      	ldr	r3, [pc, #28]	; (80046ec <EXTI1_IRQHandler+0x24>)
 80046ce:	695b      	ldr	r3, [r3, #20]
 80046d0:	f003 0302 	and.w	r3, r3, #2
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d007      	beq.n	80046e8 <EXTI1_IRQHandler+0x20>
		// Bajamos la bandera correspondiente
		EXTI->PR |= EXTI_PR_PR1;
 80046d8:	4b04      	ldr	r3, [pc, #16]	; (80046ec <EXTI1_IRQHandler+0x24>)
 80046da:	695b      	ldr	r3, [r3, #20]
 80046dc:	4a03      	ldr	r2, [pc, #12]	; (80046ec <EXTI1_IRQHandler+0x24>)
 80046de:	f043 0302 	orr.w	r3, r3, #2
 80046e2:	6153      	str	r3, [r2, #20]

		// llamamos al callback
		callback_extInt1();
 80046e4:	f7fd f83c 	bl	8001760 <callback_extInt1>
	}
}
 80046e8:	bf00      	nop
 80046ea:	bd80      	pop	{r7, pc}
 80046ec:	40013c00 	.word	0x40013c00

080046f0 <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void){
 80046f0:	b580      	push	{r7, lr}
 80046f2:	af00      	add	r7, sp, #0
	// Evaluamos si la interrupción que se lanzo corresponde al PIN_0 del GPIO_X
	if(EXTI->PR & EXTI_PR_PR2){
 80046f4:	4b07      	ldr	r3, [pc, #28]	; (8004714 <EXTI2_IRQHandler+0x24>)
 80046f6:	695b      	ldr	r3, [r3, #20]
 80046f8:	f003 0304 	and.w	r3, r3, #4
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d007      	beq.n	8004710 <EXTI2_IRQHandler+0x20>
		// Bajamos la bandera correspondiente
		EXTI->PR |= EXTI_PR_PR2;
 8004700:	4b04      	ldr	r3, [pc, #16]	; (8004714 <EXTI2_IRQHandler+0x24>)
 8004702:	695b      	ldr	r3, [r3, #20]
 8004704:	4a03      	ldr	r2, [pc, #12]	; (8004714 <EXTI2_IRQHandler+0x24>)
 8004706:	f043 0304 	orr.w	r3, r3, #4
 800470a:	6153      	str	r3, [r2, #20]

		// llamamos al callback
		callback_extInt2();
 800470c:	f7ff ff60 	bl	80045d0 <callback_extInt2>
	}
}
 8004710:	bf00      	nop
 8004712:	bd80      	pop	{r7, pc}
 8004714:	40013c00 	.word	0x40013c00

08004718 <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void){
 8004718:	b580      	push	{r7, lr}
 800471a:	af00      	add	r7, sp, #0
	// Evaluamos si la interrupción que se lanzo corresponde al PIN_0 del GPIO_X
	if(EXTI->PR & EXTI_PR_PR3){
 800471c:	4b07      	ldr	r3, [pc, #28]	; (800473c <EXTI3_IRQHandler+0x24>)
 800471e:	695b      	ldr	r3, [r3, #20]
 8004720:	f003 0308 	and.w	r3, r3, #8
 8004724:	2b00      	cmp	r3, #0
 8004726:	d007      	beq.n	8004738 <EXTI3_IRQHandler+0x20>
		// Bajamos la bandera correspondiente
		EXTI->PR |= EXTI_PR_PR3;
 8004728:	4b04      	ldr	r3, [pc, #16]	; (800473c <EXTI3_IRQHandler+0x24>)
 800472a:	695b      	ldr	r3, [r3, #20]
 800472c:	4a03      	ldr	r2, [pc, #12]	; (800473c <EXTI3_IRQHandler+0x24>)
 800472e:	f043 0308 	orr.w	r3, r3, #8
 8004732:	6153      	str	r3, [r2, #20]

		// llamamos al callback
		callback_extInt3();
 8004734:	f7fd f824 	bl	8001780 <callback_extInt3>
	}
}
 8004738:	bf00      	nop
 800473a:	bd80      	pop	{r7, pc}
 800473c:	40013c00 	.word	0x40013c00

08004740 <EXTI4_IRQHandler>:
void EXTI4_IRQHandler(void){
 8004740:	b580      	push	{r7, lr}
 8004742:	af00      	add	r7, sp, #0
	// Evaluamos si la interrupción que se lanzo corresponde al PIN_0 del GPIO_X
	if(EXTI->PR & EXTI_PR_PR4){
 8004744:	4b07      	ldr	r3, [pc, #28]	; (8004764 <EXTI4_IRQHandler+0x24>)
 8004746:	695b      	ldr	r3, [r3, #20]
 8004748:	f003 0310 	and.w	r3, r3, #16
 800474c:	2b00      	cmp	r3, #0
 800474e:	d007      	beq.n	8004760 <EXTI4_IRQHandler+0x20>
		// Bajamos la bandera correspondiente
		EXTI->PR |= EXTI_PR_PR4;
 8004750:	4b04      	ldr	r3, [pc, #16]	; (8004764 <EXTI4_IRQHandler+0x24>)
 8004752:	695b      	ldr	r3, [r3, #20]
 8004754:	4a03      	ldr	r2, [pc, #12]	; (8004764 <EXTI4_IRQHandler+0x24>)
 8004756:	f043 0310 	orr.w	r3, r3, #16
 800475a:	6153      	str	r3, [r2, #20]

		// llamamos al callback
		callback_extInt4();
 800475c:	f7ff ff40 	bl	80045e0 <callback_extInt4>
	}
}
 8004760:	bf00      	nop
 8004762:	bd80      	pop	{r7, pc}
 8004764:	40013c00 	.word	0x40013c00

08004768 <EXTI9_5_IRQHandler>:
/* ISR de la interrupción canales 9_5
 * Observe que debe agregar totos los posibles casos, los cuales
 * son identificados por un bloque if() y el analisis de la bandera
 * (pending register -> EXTI_PR)
 */
void EXTI9_5_IRQHandler(void){
 8004768:	b580      	push	{r7, lr}
 800476a:	af00      	add	r7, sp, #0
	if(EXTI->PR & EXTI_PR_PR5){
 800476c:	4b26      	ldr	r3, [pc, #152]	; (8004808 <EXTI9_5_IRQHandler+0xa0>)
 800476e:	695b      	ldr	r3, [r3, #20]
 8004770:	f003 0320 	and.w	r3, r3, #32
 8004774:	2b00      	cmp	r3, #0
 8004776:	d008      	beq.n	800478a <EXTI9_5_IRQHandler+0x22>
			// Bajamos la bandera correspondiente
			EXTI->PR |= EXTI_PR_PR5;
 8004778:	4b23      	ldr	r3, [pc, #140]	; (8004808 <EXTI9_5_IRQHandler+0xa0>)
 800477a:	695b      	ldr	r3, [r3, #20]
 800477c:	4a22      	ldr	r2, [pc, #136]	; (8004808 <EXTI9_5_IRQHandler+0xa0>)
 800477e:	f043 0320 	orr.w	r3, r3, #32
 8004782:	6153      	str	r3, [r2, #20]

			// llamamos al callback
			callback_extInt5();
 8004784:	f7ff ff34 	bl	80045f0 <callback_extInt5>
		// llamamos al callback
		callback_extInt9();
	}else{
		__NOP();
	}
}
 8004788:	e03c      	b.n	8004804 <EXTI9_5_IRQHandler+0x9c>
	}else if(EXTI->PR & EXTI_PR_PR6){
 800478a:	4b1f      	ldr	r3, [pc, #124]	; (8004808 <EXTI9_5_IRQHandler+0xa0>)
 800478c:	695b      	ldr	r3, [r3, #20]
 800478e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004792:	2b00      	cmp	r3, #0
 8004794:	d008      	beq.n	80047a8 <EXTI9_5_IRQHandler+0x40>
		EXTI->PR |= EXTI_PR_PR6;
 8004796:	4b1c      	ldr	r3, [pc, #112]	; (8004808 <EXTI9_5_IRQHandler+0xa0>)
 8004798:	695b      	ldr	r3, [r3, #20]
 800479a:	4a1b      	ldr	r2, [pc, #108]	; (8004808 <EXTI9_5_IRQHandler+0xa0>)
 800479c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80047a0:	6153      	str	r3, [r2, #20]
		callback_extInt6();
 80047a2:	f7ff ff2d 	bl	8004600 <callback_extInt6>
}
 80047a6:	e02d      	b.n	8004804 <EXTI9_5_IRQHandler+0x9c>
	}else if(EXTI->PR & EXTI_PR_PR7){
 80047a8:	4b17      	ldr	r3, [pc, #92]	; (8004808 <EXTI9_5_IRQHandler+0xa0>)
 80047aa:	695b      	ldr	r3, [r3, #20]
 80047ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d008      	beq.n	80047c6 <EXTI9_5_IRQHandler+0x5e>
		EXTI->PR |= EXTI_PR_PR7;
 80047b4:	4b14      	ldr	r3, [pc, #80]	; (8004808 <EXTI9_5_IRQHandler+0xa0>)
 80047b6:	695b      	ldr	r3, [r3, #20]
 80047b8:	4a13      	ldr	r2, [pc, #76]	; (8004808 <EXTI9_5_IRQHandler+0xa0>)
 80047ba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80047be:	6153      	str	r3, [r2, #20]
		callback_extInt7();
 80047c0:	f7ff ff26 	bl	8004610 <callback_extInt7>
}
 80047c4:	e01e      	b.n	8004804 <EXTI9_5_IRQHandler+0x9c>
	}else if(EXTI->PR & EXTI_PR_PR8){
 80047c6:	4b10      	ldr	r3, [pc, #64]	; (8004808 <EXTI9_5_IRQHandler+0xa0>)
 80047c8:	695b      	ldr	r3, [r3, #20]
 80047ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d008      	beq.n	80047e4 <EXTI9_5_IRQHandler+0x7c>
		EXTI->PR |= EXTI_PR_PR8;
 80047d2:	4b0d      	ldr	r3, [pc, #52]	; (8004808 <EXTI9_5_IRQHandler+0xa0>)
 80047d4:	695b      	ldr	r3, [r3, #20]
 80047d6:	4a0c      	ldr	r2, [pc, #48]	; (8004808 <EXTI9_5_IRQHandler+0xa0>)
 80047d8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80047dc:	6153      	str	r3, [r2, #20]
		callback_extInt8();
 80047de:	f7ff ff1f 	bl	8004620 <callback_extInt8>
}
 80047e2:	e00f      	b.n	8004804 <EXTI9_5_IRQHandler+0x9c>
	}else if(EXTI->PR & EXTI_PR_PR9){
 80047e4:	4b08      	ldr	r3, [pc, #32]	; (8004808 <EXTI9_5_IRQHandler+0xa0>)
 80047e6:	695b      	ldr	r3, [r3, #20]
 80047e8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d008      	beq.n	8004802 <EXTI9_5_IRQHandler+0x9a>
		EXTI->PR |= EXTI_PR_PR9;
 80047f0:	4b05      	ldr	r3, [pc, #20]	; (8004808 <EXTI9_5_IRQHandler+0xa0>)
 80047f2:	695b      	ldr	r3, [r3, #20]
 80047f4:	4a04      	ldr	r2, [pc, #16]	; (8004808 <EXTI9_5_IRQHandler+0xa0>)
 80047f6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80047fa:	6153      	str	r3, [r2, #20]
		callback_extInt9();
 80047fc:	f7ff ff18 	bl	8004630 <callback_extInt9>
}
 8004800:	e000      	b.n	8004804 <EXTI9_5_IRQHandler+0x9c>
		__NOP();
 8004802:	bf00      	nop
}
 8004804:	bf00      	nop
 8004806:	bd80      	pop	{r7, pc}
 8004808:	40013c00 	.word	0x40013c00

0800480c <EXTI15_10_IRQHandler>:
/* ISR de la interrupción canales 15_10
 * Observe que debe agregar totos los posibles casos, los cuales
 * son identificados por un bloque if() y el analisis de la bandera
 * (pending register -> EXTI_PR)
 */
void EXTI15_10_IRQHandler(void){
 800480c:	b580      	push	{r7, lr}
 800480e:	af00      	add	r7, sp, #0
	// Evaluamos si la interrupción que se lanzo corresponde al PIN_Y_15
	if(EXTI->PR & EXTI_PR_PR10){
 8004810:	4b2d      	ldr	r3, [pc, #180]	; (80048c8 <EXTI15_10_IRQHandler+0xbc>)
 8004812:	695b      	ldr	r3, [r3, #20]
 8004814:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004818:	2b00      	cmp	r3, #0
 800481a:	d008      	beq.n	800482e <EXTI15_10_IRQHandler+0x22>
		// Bajamos la bandera correspondiente
		EXTI->PR |= EXTI_PR_PR10;
 800481c:	4b2a      	ldr	r3, [pc, #168]	; (80048c8 <EXTI15_10_IRQHandler+0xbc>)
 800481e:	695b      	ldr	r3, [r3, #20]
 8004820:	4a29      	ldr	r2, [pc, #164]	; (80048c8 <EXTI15_10_IRQHandler+0xbc>)
 8004822:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004826:	6153      	str	r3, [r2, #20]

		// llamamos al callback
		callback_extInt10();
 8004828:	f7ff ff0a 	bl	8004640 <callback_extInt10>
		// llamamos al callback
		callback_extInt15();

	}

}
 800482c:	e049      	b.n	80048c2 <EXTI15_10_IRQHandler+0xb6>
	}else if(EXTI->PR & EXTI_PR_PR11){
 800482e:	4b26      	ldr	r3, [pc, #152]	; (80048c8 <EXTI15_10_IRQHandler+0xbc>)
 8004830:	695b      	ldr	r3, [r3, #20]
 8004832:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004836:	2b00      	cmp	r3, #0
 8004838:	d008      	beq.n	800484c <EXTI15_10_IRQHandler+0x40>
		EXTI->PR |= EXTI_PR_PR11;
 800483a:	4b23      	ldr	r3, [pc, #140]	; (80048c8 <EXTI15_10_IRQHandler+0xbc>)
 800483c:	695b      	ldr	r3, [r3, #20]
 800483e:	4a22      	ldr	r2, [pc, #136]	; (80048c8 <EXTI15_10_IRQHandler+0xbc>)
 8004840:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004844:	6153      	str	r3, [r2, #20]
		callback_extInt11();
 8004846:	f7ff ff03 	bl	8004650 <callback_extInt11>
}
 800484a:	e03a      	b.n	80048c2 <EXTI15_10_IRQHandler+0xb6>
	}else if(EXTI->PR & EXTI_PR_PR12){
 800484c:	4b1e      	ldr	r3, [pc, #120]	; (80048c8 <EXTI15_10_IRQHandler+0xbc>)
 800484e:	695b      	ldr	r3, [r3, #20]
 8004850:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004854:	2b00      	cmp	r3, #0
 8004856:	d008      	beq.n	800486a <EXTI15_10_IRQHandler+0x5e>
		EXTI->PR |= EXTI_PR_PR12;
 8004858:	4b1b      	ldr	r3, [pc, #108]	; (80048c8 <EXTI15_10_IRQHandler+0xbc>)
 800485a:	695b      	ldr	r3, [r3, #20]
 800485c:	4a1a      	ldr	r2, [pc, #104]	; (80048c8 <EXTI15_10_IRQHandler+0xbc>)
 800485e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004862:	6153      	str	r3, [r2, #20]
		callback_extInt12();
 8004864:	f7ff fefc 	bl	8004660 <callback_extInt12>
}
 8004868:	e02b      	b.n	80048c2 <EXTI15_10_IRQHandler+0xb6>
	}else if(EXTI->PR & EXTI_PR_PR13){
 800486a:	4b17      	ldr	r3, [pc, #92]	; (80048c8 <EXTI15_10_IRQHandler+0xbc>)
 800486c:	695b      	ldr	r3, [r3, #20]
 800486e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004872:	2b00      	cmp	r3, #0
 8004874:	d008      	beq.n	8004888 <EXTI15_10_IRQHandler+0x7c>
		EXTI->PR |= EXTI_PR_PR13;
 8004876:	4b14      	ldr	r3, [pc, #80]	; (80048c8 <EXTI15_10_IRQHandler+0xbc>)
 8004878:	695b      	ldr	r3, [r3, #20]
 800487a:	4a13      	ldr	r2, [pc, #76]	; (80048c8 <EXTI15_10_IRQHandler+0xbc>)
 800487c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004880:	6153      	str	r3, [r2, #20]
		callback_extInt13();
 8004882:	f7ff fef5 	bl	8004670 <callback_extInt13>
}
 8004886:	e01c      	b.n	80048c2 <EXTI15_10_IRQHandler+0xb6>
	}else if(EXTI->PR & EXTI_PR_PR14){
 8004888:	4b0f      	ldr	r3, [pc, #60]	; (80048c8 <EXTI15_10_IRQHandler+0xbc>)
 800488a:	695b      	ldr	r3, [r3, #20]
 800488c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004890:	2b00      	cmp	r3, #0
 8004892:	d008      	beq.n	80048a6 <EXTI15_10_IRQHandler+0x9a>
		EXTI->PR |= EXTI_PR_PR14;
 8004894:	4b0c      	ldr	r3, [pc, #48]	; (80048c8 <EXTI15_10_IRQHandler+0xbc>)
 8004896:	695b      	ldr	r3, [r3, #20]
 8004898:	4a0b      	ldr	r2, [pc, #44]	; (80048c8 <EXTI15_10_IRQHandler+0xbc>)
 800489a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800489e:	6153      	str	r3, [r2, #20]
		callback_extInt14();
 80048a0:	f7ff feee 	bl	8004680 <callback_extInt14>
}
 80048a4:	e00d      	b.n	80048c2 <EXTI15_10_IRQHandler+0xb6>
	}else if(EXTI->PR & EXTI_PR_PR15){
 80048a6:	4b08      	ldr	r3, [pc, #32]	; (80048c8 <EXTI15_10_IRQHandler+0xbc>)
 80048a8:	695b      	ldr	r3, [r3, #20]
 80048aa:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d007      	beq.n	80048c2 <EXTI15_10_IRQHandler+0xb6>
		EXTI->PR |= EXTI_PR_PR15;
 80048b2:	4b05      	ldr	r3, [pc, #20]	; (80048c8 <EXTI15_10_IRQHandler+0xbc>)
 80048b4:	695b      	ldr	r3, [r3, #20]
 80048b6:	4a04      	ldr	r2, [pc, #16]	; (80048c8 <EXTI15_10_IRQHandler+0xbc>)
 80048b8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80048bc:	6153      	str	r3, [r2, #20]
		callback_extInt15();
 80048be:	f7ff fee7 	bl	8004690 <callback_extInt15>
}
 80048c2:	bf00      	nop
 80048c4:	bd80      	pop	{r7, pc}
 80048c6:	bf00      	nop
 80048c8:	40013c00 	.word	0x40013c00

080048cc <GPIO_Config>:
 * Lo primero y mas importante es activar la señal del reloj principal hacia ese
 * elemento especifico (relacionado con el periferico RCC), a esto llamaremos
 * simplemente "activar el periferico o activar la señal de reloj del periferico.
 */

void GPIO_Config (GPIO_Handler_t *pGPIOHandler){
 80048cc:	b480      	push	{r7}
 80048ce:	b085      	sub	sp, #20
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	6078      	str	r0, [r7, #4]

	//Variable para hacer todoo paso a paso
	uint32_t auxConfig = 0;
 80048d4:	2300      	movs	r3, #0
 80048d6:	60fb      	str	r3, [r7, #12]
	uint32_t auxPosition = 0;
 80048d8:	2300      	movs	r3, #0
 80048da:	60bb      	str	r3, [r7, #8]

	// 1) Activar el periferico
	// Verificamos para GPIOA
	if (pGPIOHandler->pGPIOx == GPIOA){
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	4a88      	ldr	r2, [pc, #544]	; (8004b04 <GPIO_Config+0x238>)
 80048e2:	4293      	cmp	r3, r2
 80048e4:	d106      	bne.n	80048f4 <GPIO_Config+0x28>
		//Escribimos 1 (SET) en la posicion correspondiente al GPIOA
		RCC-> AHB1ENR |= (SET << RCC_AHB1ENR_GPIOAEN_Pos);
 80048e6:	4b88      	ldr	r3, [pc, #544]	; (8004b08 <GPIO_Config+0x23c>)
 80048e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048ea:	4a87      	ldr	r2, [pc, #540]	; (8004b08 <GPIO_Config+0x23c>)
 80048ec:	f043 0301 	orr.w	r3, r3, #1
 80048f0:	6313      	str	r3, [r2, #48]	; 0x30
 80048f2:	e03a      	b.n	800496a <GPIO_Config+0x9e>

	}
	//Verificamps para GPIOB
	else if (pGPIOHandler->pGPIOx == GPIOB){
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	4a84      	ldr	r2, [pc, #528]	; (8004b0c <GPIO_Config+0x240>)
 80048fa:	4293      	cmp	r3, r2
 80048fc:	d106      	bne.n	800490c <GPIO_Config+0x40>
			//Escribimos 1 (SET) en la posicion correspondiente al GPIOB
			RCC-> AHB1ENR |= (SET << RCC_AHB1ENR_GPIOBEN_Pos);
 80048fe:	4b82      	ldr	r3, [pc, #520]	; (8004b08 <GPIO_Config+0x23c>)
 8004900:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004902:	4a81      	ldr	r2, [pc, #516]	; (8004b08 <GPIO_Config+0x23c>)
 8004904:	f043 0302 	orr.w	r3, r3, #2
 8004908:	6313      	str	r3, [r2, #48]	; 0x30
 800490a:	e02e      	b.n	800496a <GPIO_Config+0x9e>

		}
	//Verificamos para GPIOC
	else if (pGPIOHandler->pGPIOx == GPIOC){
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	4a7f      	ldr	r2, [pc, #508]	; (8004b10 <GPIO_Config+0x244>)
 8004912:	4293      	cmp	r3, r2
 8004914:	d106      	bne.n	8004924 <GPIO_Config+0x58>
				//Escribimos 1 (SET) en la posicion correspondiente al GPIOB
				RCC-> AHB1ENR |= (SET << RCC_AHB1ENR_GPIOCEN_Pos);
 8004916:	4b7c      	ldr	r3, [pc, #496]	; (8004b08 <GPIO_Config+0x23c>)
 8004918:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800491a:	4a7b      	ldr	r2, [pc, #492]	; (8004b08 <GPIO_Config+0x23c>)
 800491c:	f043 0304 	orr.w	r3, r3, #4
 8004920:	6313      	str	r3, [r2, #48]	; 0x30
 8004922:	e022      	b.n	800496a <GPIO_Config+0x9e>

			}
	//Verificamos para GPIOD
		else if (pGPIOHandler->pGPIOx == GPIOD){
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	4a7a      	ldr	r2, [pc, #488]	; (8004b14 <GPIO_Config+0x248>)
 800492a:	4293      	cmp	r3, r2
 800492c:	d106      	bne.n	800493c <GPIO_Config+0x70>
					//Escribimos 1 (SET) en la posicion correspondiente al GPIOB
					RCC-> AHB1ENR |= (SET << RCC_AHB1ENR_GPIODEN_Pos);
 800492e:	4b76      	ldr	r3, [pc, #472]	; (8004b08 <GPIO_Config+0x23c>)
 8004930:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004932:	4a75      	ldr	r2, [pc, #468]	; (8004b08 <GPIO_Config+0x23c>)
 8004934:	f043 0308 	orr.w	r3, r3, #8
 8004938:	6313      	str	r3, [r2, #48]	; 0x30
 800493a:	e016      	b.n	800496a <GPIO_Config+0x9e>

				}
	//Verificamos para GPIOE
		else if (pGPIOHandler->pGPIOx == GPIOE){
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	4a75      	ldr	r2, [pc, #468]	; (8004b18 <GPIO_Config+0x24c>)
 8004942:	4293      	cmp	r3, r2
 8004944:	d106      	bne.n	8004954 <GPIO_Config+0x88>
					//Escribimos 1 (SET) en la posicion correspondiente al GPIOB
					RCC-> AHB1ENR |= (SET << RCC_AHB1ENR_GPIOEEN_Pos);
 8004946:	4b70      	ldr	r3, [pc, #448]	; (8004b08 <GPIO_Config+0x23c>)
 8004948:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800494a:	4a6f      	ldr	r2, [pc, #444]	; (8004b08 <GPIO_Config+0x23c>)
 800494c:	f043 0310 	orr.w	r3, r3, #16
 8004950:	6313      	str	r3, [r2, #48]	; 0x30
 8004952:	e00a      	b.n	800496a <GPIO_Config+0x9e>

				}
	//Verificamos para GPIOH
		else if (pGPIOHandler->pGPIOx == GPIOH){
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	4a70      	ldr	r2, [pc, #448]	; (8004b1c <GPIO_Config+0x250>)
 800495a:	4293      	cmp	r3, r2
 800495c:	d105      	bne.n	800496a <GPIO_Config+0x9e>
					//Escribimos 1 (SET) en la posicion correspondiente al GPIOB
					RCC-> AHB1ENR |= (SET << RCC_AHB1ENR_GPIOHEN_Pos);
 800495e:	4b6a      	ldr	r3, [pc, #424]	; (8004b08 <GPIO_Config+0x23c>)
 8004960:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004962:	4a69      	ldr	r2, [pc, #420]	; (8004b08 <GPIO_Config+0x23c>)
 8004964:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004968:	6313      	str	r3, [r2, #48]	; 0x30
	 * Aca estamos leyendo la config, moviendo "PinNumber" veces hacia la izquierda de ese valor (shift left)
	 * y todoo eso lo cargamos en la variable auxConfig.
	 */

	//Esta es la parte para la configuracion de las funciones alternativas... se vera luego
	if (pGPIOHandler -> GPIO_PinConfig.GPIO_PinMode== GPIO_MODE_ALTFN){
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	795b      	ldrb	r3, [r3, #5]
 800496e:	2b02      	cmp	r3, #2
 8004970:	d143      	bne.n	80049fa <GPIO_Config+0x12e>
		// seleccionamos primero si se debe utilizar el registro bajo (AFRL) o el alto (AFRM)
		if (pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber < 8){
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	791b      	ldrb	r3, [r3, #4]
 8004976:	2b07      	cmp	r3, #7
 8004978:	d81f      	bhi.n	80049ba <GPIO_Config+0xee>
			//Estamos en el registro AFRL, que controla los pines del PIN_0 al PIN_7
			auxPosition = 4 * pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber;
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	791b      	ldrb	r3, [r3, #4]
 800497e:	009b      	lsls	r3, r3, #2
 8004980:	60bb      	str	r3, [r7, #8]

			//Limpiamos primero la posicion del registro que deseamos escribir a continuacion
			pGPIOHandler -> pGPIOx->AFR[0] &= ~(0b1111 << auxPosition);
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	6a1a      	ldr	r2, [r3, #32]
 8004988:	210f      	movs	r1, #15
 800498a:	68bb      	ldr	r3, [r7, #8]
 800498c:	fa01 f303 	lsl.w	r3, r1, r3
 8004990:	43db      	mvns	r3, r3
 8004992:	4619      	mov	r1, r3
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	400a      	ands	r2, r1
 800499a:	621a      	str	r2, [r3, #32]

			//Y escribimos el valor configurado en la posicion seleccionada
			pGPIOHandler-> pGPIOx->AFR[0] |= (pGPIOHandler -> GPIO_PinConfig.GPIO_PinAltFunMode << auxPosition);
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	6a1a      	ldr	r2, [r3, #32]
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	7a5b      	ldrb	r3, [r3, #9]
 80049a6:	4619      	mov	r1, r3
 80049a8:	68bb      	ldr	r3, [r7, #8]
 80049aa:	fa01 f303 	lsl.w	r3, r1, r3
 80049ae:	4619      	mov	r1, r3
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	430a      	orrs	r2, r1
 80049b6:	621a      	str	r2, [r3, #32]
 80049b8:	e01f      	b.n	80049fa <GPIO_Config+0x12e>

		}
		else {
			//Estamos en el registro AFRH, que controla los pines del PIN_8 al PIN_15
			auxPosition = 4 * (pGPIOHandler-> GPIO_PinConfig.GPIO_PinNumber -8);
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	791b      	ldrb	r3, [r3, #4]
 80049be:	3b08      	subs	r3, #8
 80049c0:	009b      	lsls	r3, r3, #2
 80049c2:	60bb      	str	r3, [r7, #8]

			//Limpiamos primero la posicion del registro que deseamos escribir a continuacion
			pGPIOHandler -> pGPIOx->AFR[1] &= ~(0b1111<<auxPosition);
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80049ca:	210f      	movs	r1, #15
 80049cc:	68bb      	ldr	r3, [r7, #8]
 80049ce:	fa01 f303 	lsl.w	r3, r1, r3
 80049d2:	43db      	mvns	r3, r3
 80049d4:	4619      	mov	r1, r3
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	400a      	ands	r2, r1
 80049dc:	625a      	str	r2, [r3, #36]	; 0x24

			//Y escribimos el valor configurado en la posicion seleccionada
			pGPIOHandler -> pGPIOx->AFR[1] |= (pGPIOHandler-> GPIO_PinConfig.GPIO_PinAltFunMode << auxPosition);
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	7a5b      	ldrb	r3, [r3, #9]
 80049e8:	4619      	mov	r1, r3
 80049ea:	68bb      	ldr	r3, [r7, #8]
 80049ec:	fa01 f303 	lsl.w	r3, r1, r3
 80049f0:	4619      	mov	r1, r3
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	430a      	orrs	r2, r1
 80049f8:	625a      	str	r2, [r3, #36]	; 0x24

		}
	}

	auxConfig = (pGPIOHandler -> GPIO_PinConfig.GPIO_PinMode << 2 * pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber);
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	795b      	ldrb	r3, [r3, #5]
 80049fe:	461a      	mov	r2, r3
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	791b      	ldrb	r3, [r3, #4]
 8004a04:	005b      	lsls	r3, r3, #1
 8004a06:	fa02 f303 	lsl.w	r3, r2, r3
 8004a0a:	60fb      	str	r3, [r7, #12]

	/*
	 * Antes de cargar el nuevo valor, limpiamos los bits especificos de ese registro (debemos escribir 0b00)
	 * para lo cual aplicamos una mascara y una operacion bitwise AND
	 */
	pGPIOHandler -> pGPIOx -> MODER &= ~(0b11 << 2 * pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber);
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	681a      	ldr	r2, [r3, #0]
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	791b      	ldrb	r3, [r3, #4]
 8004a16:	005b      	lsls	r3, r3, #1
 8004a18:	2103      	movs	r1, #3
 8004a1a:	fa01 f303 	lsl.w	r3, r1, r3
 8004a1e:	43db      	mvns	r3, r3
 8004a20:	4619      	mov	r1, r3
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	400a      	ands	r2, r1
 8004a28:	601a      	str	r2, [r3, #0]

	/*
	 * Cargamos a auxConfig en el registro MODER
	 */
	pGPIOHandler-> pGPIOx -> MODER |= auxConfig;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	6819      	ldr	r1, [r3, #0]
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	68fa      	ldr	r2, [r7, #12]
 8004a36:	430a      	orrs	r2, r1
 8004a38:	601a      	str	r2, [r3, #0]

	/*
	 * 3) Configurando el registro GPIOx_OTYPER
	 * De nuevo, leemos y movemos el valor un numero "PinNumber" de veces
	 */
	auxConfig = (pGPIOHandler-> GPIO_PinConfig.GPIO_PinOPType << pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	7a1b      	ldrb	r3, [r3, #8]
 8004a3e:	461a      	mov	r2, r3
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	791b      	ldrb	r3, [r3, #4]
 8004a44:	fa02 f303 	lsl.w	r3, r2, r3
 8004a48:	60fb      	str	r3, [r7, #12]
	//Limpiamos antes de cargar

	pGPIOHandler->pGPIOx->OTYPER &= ~(SET << pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber);
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	685a      	ldr	r2, [r3, #4]
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	791b      	ldrb	r3, [r3, #4]
 8004a54:	4619      	mov	r1, r3
 8004a56:	2301      	movs	r3, #1
 8004a58:	408b      	lsls	r3, r1
 8004a5a:	43db      	mvns	r3, r3
 8004a5c:	4619      	mov	r1, r3
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	400a      	ands	r2, r1
 8004a64:	605a      	str	r2, [r3, #4]

	//Cargamos el resultado sobre el registro adecuado
	pGPIOHandler->pGPIOx->OTYPER |= auxConfig;
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	6859      	ldr	r1, [r3, #4]
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	68fa      	ldr	r2, [r7, #12]
 8004a72:	430a      	orrs	r2, r1
 8004a74:	605a      	str	r2, [r3, #4]

	//4) Configurando ahora la velocidad
	auxConfig = (pGPIOHandler-> GPIO_PinConfig.GPIO_PinSpeed << 2*pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber);
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	799b      	ldrb	r3, [r3, #6]
 8004a7a:	461a      	mov	r2, r3
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	791b      	ldrb	r3, [r3, #4]
 8004a80:	005b      	lsls	r3, r3, #1
 8004a82:	fa02 f303 	lsl.w	r3, r2, r3
 8004a86:	60fb      	str	r3, [r7, #12]

	//Limpiando la posicion antes de cargar la nueva configuracion
	pGPIOHandler->pGPIOx->OSPEEDR &= ~(0b11 << 2*pGPIOHandler-> GPIO_PinConfig.GPIO_PinNumber);
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	689a      	ldr	r2, [r3, #8]
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	791b      	ldrb	r3, [r3, #4]
 8004a92:	005b      	lsls	r3, r3, #1
 8004a94:	2103      	movs	r1, #3
 8004a96:	fa01 f303 	lsl.w	r3, r1, r3
 8004a9a:	43db      	mvns	r3, r3
 8004a9c:	4619      	mov	r1, r3
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	400a      	ands	r2, r1
 8004aa4:	609a      	str	r2, [r3, #8]

	// Cargamos el resultado sobre el registro adecuado
	pGPIOHandler ->pGPIOx->OSPEEDR |= auxConfig;
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	6899      	ldr	r1, [r3, #8]
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	68fa      	ldr	r2, [r7, #12]
 8004ab2:	430a      	orrs	r2, r1
 8004ab4:	609a      	str	r2, [r3, #8]

	// 5) Configurando si se desea pull-up, pull-down o flotante
	auxConfig = (pGPIOHandler -> GPIO_PinConfig.GPIO_PinPuPdControl << 2*pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber);
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	79db      	ldrb	r3, [r3, #7]
 8004aba:	461a      	mov	r2, r3
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	791b      	ldrb	r3, [r3, #4]
 8004ac0:	005b      	lsls	r3, r3, #1
 8004ac2:	fa02 f303 	lsl.w	r3, r2, r3
 8004ac6:	60fb      	str	r3, [r7, #12]

	//Limpiando la posicion antes de cargar la nueva configuracion
	pGPIOHandler ->pGPIOx -> PUPDR &= ~(0b11 << 2*pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber);
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	68da      	ldr	r2, [r3, #12]
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	791b      	ldrb	r3, [r3, #4]
 8004ad2:	005b      	lsls	r3, r3, #1
 8004ad4:	2103      	movs	r1, #3
 8004ad6:	fa01 f303 	lsl.w	r3, r1, r3
 8004ada:	43db      	mvns	r3, r3
 8004adc:	4619      	mov	r1, r3
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	400a      	ands	r2, r1
 8004ae4:	60da      	str	r2, [r3, #12]

	//Cargamos el resultado sobre el registro adecuado
	pGPIOHandler-> pGPIOx->PUPDR |= auxConfig;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	68d9      	ldr	r1, [r3, #12]
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	68fa      	ldr	r2, [r7, #12]
 8004af2:	430a      	orrs	r2, r1
 8004af4:	60da      	str	r2, [r3, #12]

}//Fin del GPIO_Config
 8004af6:	bf00      	nop
 8004af8:	3714      	adds	r7, #20
 8004afa:	46bd      	mov	sp, r7
 8004afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b00:	4770      	bx	lr
 8004b02:	bf00      	nop
 8004b04:	40020000 	.word	0x40020000
 8004b08:	40023800 	.word	0x40023800
 8004b0c:	40020400 	.word	0x40020400
 8004b10:	40020800 	.word	0x40020800
 8004b14:	40020c00 	.word	0x40020c00
 8004b18:	40021000 	.word	0x40021000
 8004b1c:	40021c00 	.word	0x40021c00

08004b20 <GPIO_WritePin>:
/**
 * Funcion utilizada para cambiar de estado el pin entregado en el handler, asignando
 * el valor entregado en la variable newState
 */

void GPIO_WritePin (GPIO_Handler_t *pPinHandler, uint8_t newState){
 8004b20:	b480      	push	{r7}
 8004b22:	b083      	sub	sp, #12
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	6078      	str	r0, [r7, #4]
 8004b28:	460b      	mov	r3, r1
 8004b2a:	70fb      	strb	r3, [r7, #3]
	//Limpiamos la posicion que deseamos
	// pPinHandler->pGPIOx->ODR &= ~(SET<< pPinHandler->GPIO_PinConfig.GPIO_PinNumber);
	if (newState == SET){
 8004b2c:	78fb      	ldrb	r3, [r7, #3]
 8004b2e:	2b01      	cmp	r3, #1
 8004b30:	d10d      	bne.n	8004b4e <GPIO_WritePin+0x2e>
		//Trabajando con la parte baja del registro
		pPinHandler->pGPIOx->BSRR |= (SET << (pPinHandler ->GPIO_PinConfig.GPIO_PinNumber));
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	699a      	ldr	r2, [r3, #24]
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	791b      	ldrb	r3, [r3, #4]
 8004b3c:	4619      	mov	r1, r3
 8004b3e:	2301      	movs	r3, #1
 8004b40:	408b      	lsls	r3, r1
 8004b42:	4619      	mov	r1, r3
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	430a      	orrs	r2, r1
 8004b4a:	619a      	str	r2, [r3, #24]
	}
	else{
		//Trabajando con la parte alta del registro
				pPinHandler->pGPIOx->BSRR |= (SET << (pPinHandler ->GPIO_PinConfig.GPIO_PinNumber + 16));
	}
}
 8004b4c:	e00d      	b.n	8004b6a <GPIO_WritePin+0x4a>
				pPinHandler->pGPIOx->BSRR |= (SET << (pPinHandler ->GPIO_PinConfig.GPIO_PinNumber + 16));
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	699a      	ldr	r2, [r3, #24]
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	791b      	ldrb	r3, [r3, #4]
 8004b58:	3310      	adds	r3, #16
 8004b5a:	2101      	movs	r1, #1
 8004b5c:	fa01 f303 	lsl.w	r3, r1, r3
 8004b60:	4619      	mov	r1, r3
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	430a      	orrs	r2, r1
 8004b68:	619a      	str	r2, [r3, #24]
}
 8004b6a:	bf00      	nop
 8004b6c:	370c      	adds	r7, #12
 8004b6e:	46bd      	mov	sp, r7
 8004b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b74:	4770      	bx	lr

08004b76 <GPIO_WritePin_Afopt>:


void GPIO_WritePin_Afopt (GPIO_Handler_t *pPinHandler, uint8_t newState){
 8004b76:	b480      	push	{r7}
 8004b78:	b083      	sub	sp, #12
 8004b7a:	af00      	add	r7, sp, #0
 8004b7c:	6078      	str	r0, [r7, #4]
 8004b7e:	460b      	mov	r3, r1
 8004b80:	70fb      	strb	r3, [r7, #3]

	//Limpiamos la posicion que deseamos
	// pPinHandler->pGPIOx->ODR &= ~(SET<< pPinHandler->GPIO_PinConfig.GPIO_PinNumber);
	if (newState == RESET){
 8004b82:	78fb      	ldrb	r3, [r7, #3]
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d10d      	bne.n	8004ba4 <GPIO_WritePin_Afopt+0x2e>
		//Trabajando con la parte baja del registro
		pPinHandler->pGPIOx->BSRR |= (SET << (pPinHandler ->GPIO_PinConfig.GPIO_PinNumber));
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	699a      	ldr	r2, [r3, #24]
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	791b      	ldrb	r3, [r3, #4]
 8004b92:	4619      	mov	r1, r3
 8004b94:	2301      	movs	r3, #1
 8004b96:	408b      	lsls	r3, r1
 8004b98:	4619      	mov	r1, r3
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	430a      	orrs	r2, r1
 8004ba0:	619a      	str	r2, [r3, #24]
		//Trabajando con la parte alta del registro
				pPinHandler->pGPIOx->BSRR |= (SET << (pPinHandler ->GPIO_PinConfig.GPIO_PinNumber + 16));
	}


}
 8004ba2:	e00d      	b.n	8004bc0 <GPIO_WritePin_Afopt+0x4a>
				pPinHandler->pGPIOx->BSRR |= (SET << (pPinHandler ->GPIO_PinConfig.GPIO_PinNumber + 16));
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	699a      	ldr	r2, [r3, #24]
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	791b      	ldrb	r3, [r3, #4]
 8004bae:	3310      	adds	r3, #16
 8004bb0:	2101      	movs	r1, #1
 8004bb2:	fa01 f303 	lsl.w	r3, r1, r3
 8004bb6:	4619      	mov	r1, r3
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	430a      	orrs	r2, r1
 8004bbe:	619a      	str	r2, [r3, #24]
}
 8004bc0:	bf00      	nop
 8004bc2:	370c      	adds	r7, #12
 8004bc4:	46bd      	mov	sp, r7
 8004bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bca:	4770      	bx	lr

08004bcc <GPIO_ReadPin>:

/**
 * Funcion para leer el estado de un pin especifico
 */

uint32_t GPIO_ReadPin (GPIO_Handler_t *pPinHandler){
 8004bcc:	b480      	push	{r7}
 8004bce:	b085      	sub	sp, #20
 8004bd0:	af00      	add	r7, sp, #0
 8004bd2:	6078      	str	r0, [r7, #4]
	//Creamos una variable auxiliar la cual luego retornaremos
	uint32_t pinValue = 0;
 8004bd4:	2300      	movs	r3, #0
 8004bd6:	60fb      	str	r3, [r7, #12]

	// Cargamos el valor del registro IDR, Desplazado a derecha tantas veces como la ubicacion
	// del pin especifico
	uint16_t mask = (SET << pPinHandler -> GPIO_PinConfig.GPIO_PinNumber);
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	791b      	ldrb	r3, [r3, #4]
 8004bdc:	461a      	mov	r2, r3
 8004bde:	2301      	movs	r3, #1
 8004be0:	4093      	lsls	r3, r2
 8004be2:	817b      	strh	r3, [r7, #10]
	pinValue = (pPinHandler -> pGPIOx -> IDR);
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	691b      	ldr	r3, [r3, #16]
 8004bea:	60fb      	str	r3, [r7, #12]
	pinValue &= mask;
 8004bec:	897b      	ldrh	r3, [r7, #10]
 8004bee:	68fa      	ldr	r2, [r7, #12]
 8004bf0:	4013      	ands	r3, r2
 8004bf2:	60fb      	str	r3, [r7, #12]
	pinValue >>= (pPinHandler->GPIO_PinConfig.GPIO_PinNumber);
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	791b      	ldrb	r3, [r3, #4]
 8004bf8:	461a      	mov	r2, r3
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	40d3      	lsrs	r3, r2
 8004bfe:	60fb      	str	r3, [r7, #12]

	return pinValue;
 8004c00:	68fb      	ldr	r3, [r7, #12]
}
 8004c02:	4618      	mov	r0, r3
 8004c04:	3714      	adds	r7, #20
 8004c06:	46bd      	mov	sp, r7
 8004c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c0c:	4770      	bx	lr

08004c0e <GPIOxTooglePin>:

void GPIOxTooglePin (GPIO_Handler_t *pPinState){
 8004c0e:	b580      	push	{r7, lr}
 8004c10:	b084      	sub	sp, #16
 8004c12:	af00      	add	r7, sp, #0
 8004c14:	6078      	str	r0, [r7, #4]
		uint8_t state  = GPIO_ReadPin (pPinState);
 8004c16:	6878      	ldr	r0, [r7, #4]
 8004c18:	f7ff ffd8 	bl	8004bcc <GPIO_ReadPin>
 8004c1c:	4603      	mov	r3, r0
 8004c1e:	73fb      	strb	r3, [r7, #15]
		GPIO_WritePin(pPinState, !state);
 8004c20:	7bfb      	ldrb	r3, [r7, #15]
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	bf0c      	ite	eq
 8004c26:	2301      	moveq	r3, #1
 8004c28:	2300      	movne	r3, #0
 8004c2a:	b2db      	uxtb	r3, r3
 8004c2c:	4619      	mov	r1, r3
 8004c2e:	6878      	ldr	r0, [r7, #4]
 8004c30:	f7ff ff76 	bl	8004b20 <GPIO_WritePin>
}
 8004c34:	bf00      	nop
 8004c36:	3710      	adds	r7, #16
 8004c38:	46bd      	mov	sp, r7
 8004c3a:	bd80      	pop	{r7, pc}

08004c3c <configMPUAccel>:
#include "I2CDriver.h"
#include "GPIOxDriver.h"
#include "BasicTimer.h"


void configMPUAccel (MPUAccel_Config *ptrMPUAccel){
 8004c3c:	b580      	push	{r7, lr}
 8004c3e:	b084      	sub	sp, #16
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	6078      	str	r0, [r7, #4]

	uint8_t rdy  = 0;
 8004c44:	2300      	movs	r3, #0
 8004c46:	73fb      	strb	r3, [r7, #15]
	uint8_t byte = 0;
 8004c48:	2300      	movs	r3, #0
 8004c4a:	73bb      	strb	r3, [r7, #14]
	// Paso 1 se configuran los pines GPIO y el perisferico I2C respectivo para poder configurar a partir del
	//MCU el sensor, se tiene en cuenta tanto la lectura del pin SDA como el SCL
	GPIO_Config(ptrMPUAccel->ptrGPIOhandlerSCL);
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	685b      	ldr	r3, [r3, #4]
 8004c50:	4618      	mov	r0, r3
 8004c52:	f7ff fe3b 	bl	80048cc <GPIO_Config>
	GPIO_Config(ptrMPUAccel->ptrGPIOhandlerSDA);
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	689b      	ldr	r3, [r3, #8]
 8004c5a:	4618      	mov	r0, r3
 8004c5c:	f7ff fe36 	bl	80048cc <GPIO_Config>
	i2c_config(ptrMPUAccel->ptrI2Chandler);
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	68db      	ldr	r3, [r3, #12]
 8004c64:	4618      	mov	r0, r3
 8004c66:	f002 f999 	bl	8006f9c <i2c_config>


	// verificamos que el MPU se comunica con exito
	while(!rdy){
 8004c6a:	e004      	b.n	8004c76 <configMPUAccel+0x3a>

		rdy = WHOIAM(ptrMPUAccel);
 8004c6c:	6878      	ldr	r0, [r7, #4]
 8004c6e:	f000 f94f 	bl	8004f10 <WHOIAM>
 8004c72:	4603      	mov	r3, r0
 8004c74:	73fb      	strb	r3, [r7, #15]
	while(!rdy){
 8004c76:	7bfb      	ldrb	r3, [r7, #15]
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d0f7      	beq.n	8004c6c <configMPUAccel+0x30>
	}


	//Paso 2, Colocamos en 0 el bit 7 del PM1, (registro 0x6B) ya que sin esto no se puede modificar ningun registro.
	byte = readData(ptrMPUAccel, 0x6B);
 8004c7c:	216b      	movs	r1, #107	; 0x6b
 8004c7e:	6878      	ldr	r0, [r7, #4]
 8004c80:	f000 f8f1 	bl	8004e66 <readData>
 8004c84:	4603      	mov	r3, r0
 8004c86:	73bb      	strb	r3, [r7, #14]

	byte &=  ~byte;
 8004c88:	2300      	movs	r3, #0
 8004c8a:	73bb      	strb	r3, [r7, #14]
	writeData(ptrMPUAccel, 0x6B, byte );
 8004c8c:	7bbb      	ldrb	r3, [r7, #14]
 8004c8e:	461a      	mov	r2, r3
 8004c90:	216b      	movs	r1, #107	; 0x6b
 8004c92:	6878      	ldr	r0, [r7, #4]
 8004c94:	f000 f89c 	bl	8004dd0 <writeData>

	byte = readData(ptrMPUAccel, 0x6B);
 8004c98:	216b      	movs	r1, #107	; 0x6b
 8004c9a:	6878      	ldr	r0, [r7, #4]
 8004c9c:	f000 f8e3 	bl	8004e66 <readData>
 8004ca0:	4603      	mov	r3, r0
 8004ca2:	73bb      	strb	r3, [r7, #14]
	// respectivamente


		//Preguntamos por el range requerido por el usuario de aceleracion, puede ser +-2g,4g,8g,16g (# X la aceleracion
		//de la gravedad)
		byte = readData(ptrMPUAccel, 0x1C);
 8004ca4:	211c      	movs	r1, #28
 8004ca6:	6878      	ldr	r0, [r7, #4]
 8004ca8:	f000 f8dd 	bl	8004e66 <readData>
 8004cac:	4603      	mov	r3, r0
 8004cae:	73bb      	strb	r3, [r7, #14]

		byte &= ~(0b00011000) ;
 8004cb0:	7bbb      	ldrb	r3, [r7, #14]
 8004cb2:	f023 0318 	bic.w	r3, r3, #24
 8004cb6:	73bb      	strb	r3, [r7, #14]
		switch (ptrMPUAccel->fullScaleACCEL){
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	781b      	ldrb	r3, [r3, #0]
 8004cbc:	2b03      	cmp	r3, #3
 8004cbe:	d833      	bhi.n	8004d28 <configMPUAccel+0xec>
 8004cc0:	a201      	add	r2, pc, #4	; (adr r2, 8004cc8 <configMPUAccel+0x8c>)
 8004cc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cc6:	bf00      	nop
 8004cc8:	08004cd9 	.word	0x08004cd9
 8004ccc:	08004ce7 	.word	0x08004ce7
 8004cd0:	08004cfd 	.word	0x08004cfd
 8004cd4:	08004d13 	.word	0x08004d13
			case ACCEL_2G :{

				byte |= (ACCEL_2G << 3);
				writeData(ptrMPUAccel, 0x1C, byte);
 8004cd8:	7bbb      	ldrb	r3, [r7, #14]
 8004cda:	461a      	mov	r2, r3
 8004cdc:	211c      	movs	r1, #28
 8004cde:	6878      	ldr	r0, [r7, #4]
 8004ce0:	f000 f876 	bl	8004dd0 <writeData>


				break;
 8004ce4:	e021      	b.n	8004d2a <configMPUAccel+0xee>
			}case ACCEL_4G :{

				byte |= (ACCEL_4G << 3);
 8004ce6:	7bbb      	ldrb	r3, [r7, #14]
 8004ce8:	f043 0308 	orr.w	r3, r3, #8
 8004cec:	73bb      	strb	r3, [r7, #14]
				writeData(ptrMPUAccel, 0x1C, byte);
 8004cee:	7bbb      	ldrb	r3, [r7, #14]
 8004cf0:	461a      	mov	r2, r3
 8004cf2:	211c      	movs	r1, #28
 8004cf4:	6878      	ldr	r0, [r7, #4]
 8004cf6:	f000 f86b 	bl	8004dd0 <writeData>


				break;
 8004cfa:	e016      	b.n	8004d2a <configMPUAccel+0xee>
			}case ACCEL_8G :{

				byte |= (ACCEL_8G << 3);
 8004cfc:	7bbb      	ldrb	r3, [r7, #14]
 8004cfe:	f043 0310 	orr.w	r3, r3, #16
 8004d02:	73bb      	strb	r3, [r7, #14]
				writeData(ptrMPUAccel, 0x1C, byte);
 8004d04:	7bbb      	ldrb	r3, [r7, #14]
 8004d06:	461a      	mov	r2, r3
 8004d08:	211c      	movs	r1, #28
 8004d0a:	6878      	ldr	r0, [r7, #4]
 8004d0c:	f000 f860 	bl	8004dd0 <writeData>


				break;
 8004d10:	e00b      	b.n	8004d2a <configMPUAccel+0xee>
			}case ACCEL_16G :{

				byte |= (ACCEL_16G << 3);
 8004d12:	7bbb      	ldrb	r3, [r7, #14]
 8004d14:	f043 0318 	orr.w	r3, r3, #24
 8004d18:	73bb      	strb	r3, [r7, #14]
				writeData(ptrMPUAccel, 0x1C, byte);
 8004d1a:	7bbb      	ldrb	r3, [r7, #14]
 8004d1c:	461a      	mov	r2, r3
 8004d1e:	211c      	movs	r1, #28
 8004d20:	6878      	ldr	r0, [r7, #4]
 8004d22:	f000 f855 	bl	8004dd0 <writeData>


				break;
 8004d26:	e000      	b.n	8004d2a <configMPUAccel+0xee>
			}default:{
				break;
 8004d28:	bf00      	nop
			}

		}
		byte = readData(ptrMPUAccel, 0x1C);
 8004d2a:	211c      	movs	r1, #28
 8004d2c:	6878      	ldr	r0, [r7, #4]
 8004d2e:	f000 f89a 	bl	8004e66 <readData>
 8004d32:	4603      	mov	r3, r0
 8004d34:	73bb      	strb	r3, [r7, #14]

		//Preguntamos por el Range del giroscopio pedido por el usuario, puede ser +-250, +-500, +-1000, +-2000 (°/segundo)
		byte = readData(ptrMPUAccel, 0x1B);
 8004d36:	211b      	movs	r1, #27
 8004d38:	6878      	ldr	r0, [r7, #4]
 8004d3a:	f000 f894 	bl	8004e66 <readData>
 8004d3e:	4603      	mov	r3, r0
 8004d40:	73bb      	strb	r3, [r7, #14]
		byte &= ~(0b00011000) ;
 8004d42:	7bbb      	ldrb	r3, [r7, #14]
 8004d44:	f023 0318 	bic.w	r3, r3, #24
 8004d48:	73bb      	strb	r3, [r7, #14]
		switch (ptrMPUAccel->fullScaleGYRO){
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	785b      	ldrb	r3, [r3, #1]
 8004d4e:	2b03      	cmp	r3, #3
 8004d50:	d832      	bhi.n	8004db8 <configMPUAccel+0x17c>
 8004d52:	a201      	add	r2, pc, #4	; (adr r2, 8004d58 <configMPUAccel+0x11c>)
 8004d54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d58:	08004d69 	.word	0x08004d69
 8004d5c:	08004d77 	.word	0x08004d77
 8004d60:	08004d8d 	.word	0x08004d8d
 8004d64:	08004da3 	.word	0x08004da3
			case GYRO_250 :{

				byte |= (GYRO_250 << 3);
				writeData(ptrMPUAccel, 0x1B, byte);
 8004d68:	7bbb      	ldrb	r3, [r7, #14]
 8004d6a:	461a      	mov	r2, r3
 8004d6c:	211b      	movs	r1, #27
 8004d6e:	6878      	ldr	r0, [r7, #4]
 8004d70:	f000 f82e 	bl	8004dd0 <writeData>


				break;
 8004d74:	e021      	b.n	8004dba <configMPUAccel+0x17e>
			}case GYRO_500 :{

				byte |= (GYRO_500 << 3);
 8004d76:	7bbb      	ldrb	r3, [r7, #14]
 8004d78:	f043 0308 	orr.w	r3, r3, #8
 8004d7c:	73bb      	strb	r3, [r7, #14]
				writeData(ptrMPUAccel, 0x1B, byte);
 8004d7e:	7bbb      	ldrb	r3, [r7, #14]
 8004d80:	461a      	mov	r2, r3
 8004d82:	211b      	movs	r1, #27
 8004d84:	6878      	ldr	r0, [r7, #4]
 8004d86:	f000 f823 	bl	8004dd0 <writeData>


				break;
 8004d8a:	e016      	b.n	8004dba <configMPUAccel+0x17e>
			}case GYRO_1000 :{

				byte |= (GYRO_1000 << 3);
 8004d8c:	7bbb      	ldrb	r3, [r7, #14]
 8004d8e:	f043 0310 	orr.w	r3, r3, #16
 8004d92:	73bb      	strb	r3, [r7, #14]
				writeData(ptrMPUAccel, 0x1B, byte);
 8004d94:	7bbb      	ldrb	r3, [r7, #14]
 8004d96:	461a      	mov	r2, r3
 8004d98:	211b      	movs	r1, #27
 8004d9a:	6878      	ldr	r0, [r7, #4]
 8004d9c:	f000 f818 	bl	8004dd0 <writeData>


				break;
 8004da0:	e00b      	b.n	8004dba <configMPUAccel+0x17e>
			}case GYRO_2000 :{

				byte |= (GYRO_2000 << 3);
 8004da2:	7bbb      	ldrb	r3, [r7, #14]
 8004da4:	f043 0318 	orr.w	r3, r3, #24
 8004da8:	73bb      	strb	r3, [r7, #14]
				writeData(ptrMPUAccel, 0x1B, byte);
 8004daa:	7bbb      	ldrb	r3, [r7, #14]
 8004dac:	461a      	mov	r2, r3
 8004dae:	211b      	movs	r1, #27
 8004db0:	6878      	ldr	r0, [r7, #4]
 8004db2:	f000 f80d 	bl	8004dd0 <writeData>


				break;
 8004db6:	e000      	b.n	8004dba <configMPUAccel+0x17e>
			}default:{
				break;
 8004db8:	bf00      	nop
			}

		}
		byte = readData(ptrMPUAccel, 0x1B);
 8004dba:	211b      	movs	r1, #27
 8004dbc:	6878      	ldr	r0, [r7, #4]
 8004dbe:	f000 f852 	bl	8004e66 <readData>
 8004dc2:	4603      	mov	r3, r0
 8004dc4:	73bb      	strb	r3, [r7, #14]


}
 8004dc6:	bf00      	nop
 8004dc8:	3710      	adds	r7, #16
 8004dca:	46bd      	mov	sp, r7
 8004dcc:	bd80      	pop	{r7, pc}
 8004dce:	bf00      	nop

08004dd0 <writeData>:



// En esta funcion escribimos la secuencia para escritura propia del MCU
void writeData (MPUAccel_Config *ptrMPUAccel, uint8_t RA, uint8_t data){
 8004dd0:	b580      	push	{r7, lr}
 8004dd2:	b082      	sub	sp, #8
 8004dd4:	af00      	add	r7, sp, #0
 8004dd6:	6078      	str	r0, [r7, #4]
 8004dd8:	460b      	mov	r3, r1
 8004dda:	70fb      	strb	r3, [r7, #3]
 8004ddc:	4613      	mov	r3, r2
 8004dde:	70bb      	strb	r3, [r7, #2]
	//Limpiamos la bandera AF por si antes se levanto
	ptrMPUAccel->ptrI2Chandler->ptrI2Cx->SR1 &= ~(I2C_SR1_AF);
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	68db      	ldr	r3, [r3, #12]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	695a      	ldr	r2, [r3, #20]
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	68db      	ldr	r3, [r3, #12]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004df2:	615a      	str	r2, [r3, #20]

	//Comenzamos la transacción
	i2c_startTransaction (ptrMPUAccel->ptrI2Chandler);
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	68db      	ldr	r3, [r3, #12]
 8004df8:	4618      	mov	r0, r3
 8004dfa:	f002 fa3f 	bl	800727c <i2c_startTransaction>

	//Mandamos el Address correspondiente y el bit escribir
	i2c_sendSlaveAddressRW(ptrMPUAccel->ptrI2Chandler, ptrMPUAccel->ptrI2Chandler->I2C_Config.slaveAddress, I2C_WRITE_DATA);
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	68d8      	ldr	r0, [r3, #12]
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	68db      	ldr	r3, [r3, #12]
 8004e06:	791b      	ldrb	r3, [r3, #4]
 8004e08:	2200      	movs	r2, #0
 8004e0a:	4619      	mov	r1, r3
 8004e0c:	f002 faa1 	bl	8007352 <i2c_sendSlaveAddressRW>

	// Dentro de la funcion anterior ya esta la espera respectiva para el ACK que debe mandar el Slave
	i2c_sendMemoryAddress(ptrMPUAccel->ptrI2Chandler, RA);
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	68db      	ldr	r3, [r3, #12]
 8004e14:	78fa      	ldrb	r2, [r7, #3]
 8004e16:	4611      	mov	r1, r2
 8004e18:	4618      	mov	r0, r3
 8004e1a:	f002 fac2 	bl	80073a2 <i2c_sendMemoryAddress>

	// Esperamos el ACK que debe de mandar el Slave
	while (ptrMPUAccel->ptrI2Chandler->ptrI2Cx->SR1 & I2C_SR1_AF){
 8004e1e:	e000      	b.n	8004e22 <writeData+0x52>
		__NOP();
 8004e20:	bf00      	nop
	while (ptrMPUAccel->ptrI2Chandler->ptrI2Cx->SR1 & I2C_SR1_AF){
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	68db      	ldr	r3, [r3, #12]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	695b      	ldr	r3, [r3, #20]
 8004e2a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d1f6      	bne.n	8004e20 <writeData+0x50>
	}

	i2c_sendDataByte(ptrMPUAccel->ptrI2Chandler, data);
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	68db      	ldr	r3, [r3, #12]
 8004e36:	78ba      	ldrb	r2, [r7, #2]
 8004e38:	4611      	mov	r1, r2
 8004e3a:	4618      	mov	r0, r3
 8004e3c:	f002 facb 	bl	80073d6 <i2c_sendDataByte>

	// Esperamos el ACK que debe de mandar el Slave
	while (ptrMPUAccel->ptrI2Chandler->ptrI2Cx->SR1 & I2C_SR1_AF){
 8004e40:	e000      	b.n	8004e44 <writeData+0x74>
		__NOP();
 8004e42:	bf00      	nop
	while (ptrMPUAccel->ptrI2Chandler->ptrI2Cx->SR1 & I2C_SR1_AF){
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	68db      	ldr	r3, [r3, #12]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	695b      	ldr	r3, [r3, #20]
 8004e4c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d1f6      	bne.n	8004e42 <writeData+0x72>
	}

	i2c_stopTransaction(ptrMPUAccel->ptrI2Chandler);
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	68db      	ldr	r3, [r3, #12]
 8004e58:	4618      	mov	r0, r3
 8004e5a:	f002 f9fd 	bl	8007258 <i2c_stopTransaction>



}
 8004e5e:	bf00      	nop
 8004e60:	3708      	adds	r7, #8
 8004e62:	46bd      	mov	sp, r7
 8004e64:	bd80      	pop	{r7, pc}

08004e66 <readData>:

// En esta funcion escribimos la secuencia para lectura propia del MCU
uint8_t readData (MPUAccel_Config *ptrMPUAccel, uint8_t RA){
 8004e66:	b580      	push	{r7, lr}
 8004e68:	b084      	sub	sp, #16
 8004e6a:	af00      	add	r7, sp, #0
 8004e6c:	6078      	str	r0, [r7, #4]
 8004e6e:	460b      	mov	r3, r1
 8004e70:	70fb      	strb	r3, [r7, #3]

	/* 0. Creamos una variable auxiliar para recribir el dato que leemos*/
	uint8_t auxRead = 0;
 8004e72:	2300      	movs	r3, #0
 8004e74:	73fb      	strb	r3, [r7, #15]

	//Limpiamos la bandera AF por si antes se levanto
	ptrMPUAccel->ptrI2Chandler->ptrI2Cx->SR1 &= ~(I2C_SR1_AF);
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	68db      	ldr	r3, [r3, #12]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	695a      	ldr	r2, [r3, #20]
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	68db      	ldr	r3, [r3, #12]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004e88:	615a      	str	r2, [r3, #20]

	//Comenzamos la transacción
	i2c_startTransaction (ptrMPUAccel->ptrI2Chandler);
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	68db      	ldr	r3, [r3, #12]
 8004e8e:	4618      	mov	r0, r3
 8004e90:	f002 f9f4 	bl	800727c <i2c_startTransaction>

	//Mandamos el Address correspondiente y el bit escribir
	i2c_sendSlaveAddressRW(ptrMPUAccel->ptrI2Chandler, ptrMPUAccel->ptrI2Chandler->I2C_Config.slaveAddress, I2C_WRITE_DATA);
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	68d8      	ldr	r0, [r3, #12]
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	68db      	ldr	r3, [r3, #12]
 8004e9c:	791b      	ldrb	r3, [r3, #4]
 8004e9e:	2200      	movs	r2, #0
 8004ea0:	4619      	mov	r1, r3
 8004ea2:	f002 fa56 	bl	8007352 <i2c_sendSlaveAddressRW>
	// Dentro de la funcion anterior ya esta la espera respectiva para el ACK que debe mandar el Slave
	i2c_sendMemoryAddress(ptrMPUAccel->ptrI2Chandler, RA);
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	68db      	ldr	r3, [r3, #12]
 8004eaa:	78fa      	ldrb	r2, [r7, #3]
 8004eac:	4611      	mov	r1, r2
 8004eae:	4618      	mov	r0, r3
 8004eb0:	f002 fa77 	bl	80073a2 <i2c_sendMemoryAddress>

	// Esperamos el ACK que debe de mandar el Slave
	while (ptrMPUAccel->ptrI2Chandler->ptrI2Cx->SR1 & I2C_SR1_AF){
 8004eb4:	e000      	b.n	8004eb8 <readData+0x52>
		__NOP();
 8004eb6:	bf00      	nop
	while (ptrMPUAccel->ptrI2Chandler->ptrI2Cx->SR1 & I2C_SR1_AF){
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	68db      	ldr	r3, [r3, #12]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	695b      	ldr	r3, [r3, #20]
 8004ec0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d1f6      	bne.n	8004eb6 <readData+0x50>
	}

	// Comenzamos el reestar
	i2c_reStartTransaction(ptrMPUAccel->ptrI2Chandler);
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	68db      	ldr	r3, [r3, #12]
 8004ecc:	4618      	mov	r0, r3
 8004ece:	f002 fa06 	bl	80072de <i2c_reStartTransaction>
	// Ya dentro de la anterior funcion esta la espera a que comience el bit de start
	//Volvemos a mandar el Address con el bit de read (1)
	i2c_sendSlaveAddressRW(ptrMPUAccel->ptrI2Chandler, ptrMPUAccel->ptrI2Chandler->I2C_Config.slaveAddress, I2C_READ_DATA);
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	68d8      	ldr	r0, [r3, #12]
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	68db      	ldr	r3, [r3, #12]
 8004eda:	791b      	ldrb	r3, [r3, #4]
 8004edc:	2201      	movs	r2, #1
 8004ede:	4619      	mov	r1, r3
 8004ee0:	f002 fa37 	bl	8007352 <i2c_sendSlaveAddressRW>
	// Mandamos el noAcknowledge despues de recibir el dato respectivo
	i2c_sendNoAck(ptrMPUAccel->ptrI2Chandler);
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	68db      	ldr	r3, [r3, #12]
 8004ee8:	4618      	mov	r0, r3
 8004eea:	f002 fa20 	bl	800732e <i2c_sendNoAck>
	// Paramos la transacción
	i2c_stopTransaction(ptrMPUAccel->ptrI2Chandler);
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	68db      	ldr	r3, [r3, #12]
 8004ef2:	4618      	mov	r0, r3
 8004ef4:	f002 f9b0 	bl	8007258 <i2c_stopTransaction>
	auxRead = i2c_readDataByte(ptrMPUAccel->ptrI2Chandler);
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	68db      	ldr	r3, [r3, #12]
 8004efc:	4618      	mov	r0, r3
 8004efe:	f002 fa84 	bl	800740a <i2c_readDataByte>
 8004f02:	4603      	mov	r3, r0
 8004f04:	73fb      	strb	r3, [r7, #15]
	return auxRead;
 8004f06:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f08:	4618      	mov	r0, r3
 8004f0a:	3710      	adds	r7, #16
 8004f0c:	46bd      	mov	sp, r7
 8004f0e:	bd80      	pop	{r7, pc}

08004f10 <WHOIAM>:


}

//Esta funcion permite verificar comunicacion correcta con el MPU
uint8_t WHOIAM (MPUAccel_Config *ptrMPUAccel){
 8004f10:	b580      	push	{r7, lr}
 8004f12:	b084      	sub	sp, #16
 8004f14:	af00      	add	r7, sp, #0
 8004f16:	6078      	str	r0, [r7, #4]

	uint8_t whoami = 0;
 8004f18:	2300      	movs	r3, #0
 8004f1a:	73fb      	strb	r3, [r7, #15]
	uint8_t rdy    = 0;
 8004f1c:	2300      	movs	r3, #0
 8004f1e:	73bb      	strb	r3, [r7, #14]

	//leemos el registro 0x75 correspondiente
	whoami = readData(ptrMPUAccel, 0x75);
 8004f20:	2175      	movs	r1, #117	; 0x75
 8004f22:	6878      	ldr	r0, [r7, #4]
 8004f24:	f7ff ff9f 	bl	8004e66 <readData>
 8004f28:	4603      	mov	r3, r0
 8004f2a:	73fb      	strb	r3, [r7, #15]

	// verificamos la transacción

	whoami &= ~(129);
 8004f2c:	7bfb      	ldrb	r3, [r7, #15]
 8004f2e:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 8004f32:	73fb      	strb	r3, [r7, #15]

	rdy = (ADDRESS_DOWN >> 1) && (whoami >> 1);
 8004f34:	7bfb      	ldrb	r3, [r7, #15]
 8004f36:	085b      	lsrs	r3, r3, #1
 8004f38:	b2db      	uxtb	r3, r3
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	bf14      	ite	ne
 8004f3e:	2301      	movne	r3, #1
 8004f40:	2300      	moveq	r3, #0
 8004f42:	b2db      	uxtb	r3, r3
 8004f44:	73bb      	strb	r3, [r7, #14]

	return rdy;
 8004f46:	7bbb      	ldrb	r3, [r7, #14]

}
 8004f48:	4618      	mov	r0, r3
 8004f4a:	3710      	adds	r7, #16
 8004f4c:	46bd      	mov	sp, r7
 8004f4e:	bd80      	pop	{r7, pc}

08004f50 <readGyro_X>:
	return AccelZ_R;

}


float readGyro_X  (MPUAccel_Config *ptrMPUAccel){
 8004f50:	b580      	push	{r7, lr}
 8004f52:	b086      	sub	sp, #24
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	6078      	str	r0, [r7, #4]

	//Creamos las variables donde almacenamos todos los datos

	int16_t GYROX_H = 0;
 8004f58:	2300      	movs	r3, #0
 8004f5a:	81fb      	strh	r3, [r7, #14]
	int16_t GYROX_L = 0;
 8004f5c:	2300      	movs	r3, #0
 8004f5e:	81bb      	strh	r3, [r7, #12]
	int16_t   GYROX   = 0;
 8004f60:	2300      	movs	r3, #0
 8004f62:	817b      	strh	r3, [r7, #10]
	double  GYROX_R   = 0;
 8004f64:	f04f 0200 	mov.w	r2, #0
 8004f68:	f04f 0300 	mov.w	r3, #0
 8004f6c:	e9c7 2304 	strd	r2, r3, [r7, #16]

	// Llamamos los bytes alto y bajo de los registros 0x43 y 0x44 respectivamente para el eje X
	GYROX_H = readData(ptrMPUAccel, 0x43);
 8004f70:	2143      	movs	r1, #67	; 0x43
 8004f72:	6878      	ldr	r0, [r7, #4]
 8004f74:	f7ff ff77 	bl	8004e66 <readData>
 8004f78:	4603      	mov	r3, r0
 8004f7a:	81fb      	strh	r3, [r7, #14]
	GYROX_L = readData(ptrMPUAccel, 0x44);
 8004f7c:	2144      	movs	r1, #68	; 0x44
 8004f7e:	6878      	ldr	r0, [r7, #4]
 8004f80:	f7ff ff71 	bl	8004e66 <readData>
 8004f84:	4603      	mov	r3, r0
 8004f86:	81bb      	strh	r3, [r7, #12]

	//Juntamos ambos bytes en un solo numero para tener la lectura completa del ADC;
	GYROX = (GYROX_H << 8) | (GYROX_L);
 8004f88:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004f8c:	021b      	lsls	r3, r3, #8
 8004f8e:	b21a      	sxth	r2, r3
 8004f90:	89bb      	ldrh	r3, [r7, #12]
 8004f92:	4313      	orrs	r3, r2
 8004f94:	817b      	strh	r3, [r7, #10]

	// Como queremos es el dato de cuantos dps hay , entonces dividimos GYROX por la sensibilidad respectiva
	// Preguntamos que caso de rango se tiene para este caso
	switch (ptrMPUAccel->fullScaleGYRO){
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	785b      	ldrb	r3, [r3, #1]
 8004f9a:	2b03      	cmp	r3, #3
 8004f9c:	d846      	bhi.n	800502c <readGyro_X+0xdc>
 8004f9e:	a201      	add	r2, pc, #4	; (adr r2, 8004fa4 <readGyro_X+0x54>)
 8004fa0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fa4:	08004fb5 	.word	0x08004fb5
 8004fa8:	08004fd3 	.word	0x08004fd3
 8004fac:	08004ff1 	.word	0x08004ff1
 8004fb0:	0800500f 	.word	0x0800500f
		case GYRO_250 :{

			GYROX_R = GYROX / (double) GYRO_250_SENS;
 8004fb4:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8004fb8:	4618      	mov	r0, r3
 8004fba:	f7fb facb 	bl	8000554 <__aeabi_i2d>
 8004fbe:	a325      	add	r3, pc, #148	; (adr r3, 8005054 <readGyro_X+0x104>)
 8004fc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fc4:	f7fb fc5a 	bl	800087c <__aeabi_ddiv>
 8004fc8:	4602      	mov	r2, r0
 8004fca:	460b      	mov	r3, r1
 8004fcc:	e9c7 2304 	strd	r2, r3, [r7, #16]

			break;
 8004fd0:	e02d      	b.n	800502e <readGyro_X+0xde>
		}case GYRO_500 :{

			GYROX_R = GYROX / (double) GYRO_500_SENS;
 8004fd2:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8004fd6:	4618      	mov	r0, r3
 8004fd8:	f7fb fabc 	bl	8000554 <__aeabi_i2d>
 8004fdc:	f04f 0200 	mov.w	r2, #0
 8004fe0:	4b19      	ldr	r3, [pc, #100]	; (8005048 <readGyro_X+0xf8>)
 8004fe2:	f7fb fc4b 	bl	800087c <__aeabi_ddiv>
 8004fe6:	4602      	mov	r2, r0
 8004fe8:	460b      	mov	r3, r1
 8004fea:	e9c7 2304 	strd	r2, r3, [r7, #16]

			break;
 8004fee:	e01e      	b.n	800502e <readGyro_X+0xde>
		}case GYRO_1000 :{

			GYROX_R = GYROX / (double) GYRO_1000_SENS;
 8004ff0:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8004ff4:	4618      	mov	r0, r3
 8004ff6:	f7fb faad 	bl	8000554 <__aeabi_i2d>
 8004ffa:	f04f 0200 	mov.w	r2, #0
 8004ffe:	4b13      	ldr	r3, [pc, #76]	; (800504c <readGyro_X+0xfc>)
 8005000:	f7fb fc3c 	bl	800087c <__aeabi_ddiv>
 8005004:	4602      	mov	r2, r0
 8005006:	460b      	mov	r3, r1
 8005008:	e9c7 2304 	strd	r2, r3, [r7, #16]

			break;
 800500c:	e00f      	b.n	800502e <readGyro_X+0xde>
		}case GYRO_2000 :{

			GYROX_R = GYROX / (double) GYRO_2000_SENS;
 800500e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8005012:	4618      	mov	r0, r3
 8005014:	f7fb fa9e 	bl	8000554 <__aeabi_i2d>
 8005018:	f04f 0200 	mov.w	r2, #0
 800501c:	4b0c      	ldr	r3, [pc, #48]	; (8005050 <readGyro_X+0x100>)
 800501e:	f7fb fc2d 	bl	800087c <__aeabi_ddiv>
 8005022:	4602      	mov	r2, r0
 8005024:	460b      	mov	r3, r1
 8005026:	e9c7 2304 	strd	r2, r3, [r7, #16]

			break;
 800502a:	e000      	b.n	800502e <readGyro_X+0xde>
		}default:{
			break;
 800502c:	bf00      	nop
		}

	}

	return GYROX_R;
 800502e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8005032:	f7fb fdf1 	bl	8000c18 <__aeabi_d2f>
 8005036:	4603      	mov	r3, r0
 8005038:	ee07 3a90 	vmov	s15, r3

}
 800503c:	eeb0 0a67 	vmov.f32	s0, s15
 8005040:	3718      	adds	r7, #24
 8005042:	46bd      	mov	sp, r7
 8005044:	bd80      	pop	{r7, pc}
 8005046:	bf00      	nop
 8005048:	40508000 	.word	0x40508000
 800504c:	40408000 	.word	0x40408000
 8005050:	40300000 	.word	0x40300000
 8005054:	00000000 	.word	0x00000000
 8005058:	40606000 	.word	0x40606000
 800505c:	00000000 	.word	0x00000000

08005060 <readGyro_Y>:


float readGyro_Y  (MPUAccel_Config *ptrMPUAccel){
 8005060:	b580      	push	{r7, lr}
 8005062:	b086      	sub	sp, #24
 8005064:	af00      	add	r7, sp, #0
 8005066:	6078      	str	r0, [r7, #4]

	//Creamos las variables donde almacenamos todos los datos

	int16_t GYROY_H = 0;
 8005068:	2300      	movs	r3, #0
 800506a:	81fb      	strh	r3, [r7, #14]
	int16_t GYROY_L = 0;
 800506c:	2300      	movs	r3, #0
 800506e:	81bb      	strh	r3, [r7, #12]
	int16_t   GYROY   = 0;
 8005070:	2300      	movs	r3, #0
 8005072:	817b      	strh	r3, [r7, #10]
	double  GYROY_R   = 0;
 8005074:	f04f 0200 	mov.w	r2, #0
 8005078:	f04f 0300 	mov.w	r3, #0
 800507c:	e9c7 2304 	strd	r2, r3, [r7, #16]

	// Llamamos los bytes alto y bajo de los registros 0x45 y 0x46 respectivamente para el eje Y
	GYROY_H = readData(ptrMPUAccel, 0x45);
 8005080:	2145      	movs	r1, #69	; 0x45
 8005082:	6878      	ldr	r0, [r7, #4]
 8005084:	f7ff feef 	bl	8004e66 <readData>
 8005088:	4603      	mov	r3, r0
 800508a:	81fb      	strh	r3, [r7, #14]
	GYROY_L = readData(ptrMPUAccel, 0x46);
 800508c:	2146      	movs	r1, #70	; 0x46
 800508e:	6878      	ldr	r0, [r7, #4]
 8005090:	f7ff fee9 	bl	8004e66 <readData>
 8005094:	4603      	mov	r3, r0
 8005096:	81bb      	strh	r3, [r7, #12]

	//Juntamos ambos bytes en un solo numero para tener la lectura completa del ADC;
	GYROY = (GYROY_H << 8) | (GYROY_L);
 8005098:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800509c:	021b      	lsls	r3, r3, #8
 800509e:	b21a      	sxth	r2, r3
 80050a0:	89bb      	ldrh	r3, [r7, #12]
 80050a2:	4313      	orrs	r3, r2
 80050a4:	817b      	strh	r3, [r7, #10]

	// Como queremos es el dato de cuantos dps hay , entonces dividimos GYROY por la sensibilidad respectiva
	// Preguntamos que caso de rango se tiene para este caso
	switch (ptrMPUAccel->fullScaleGYRO){
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	785b      	ldrb	r3, [r3, #1]
 80050aa:	2b03      	cmp	r3, #3
 80050ac:	d846      	bhi.n	800513c <readGyro_Y+0xdc>
 80050ae:	a201      	add	r2, pc, #4	; (adr r2, 80050b4 <readGyro_Y+0x54>)
 80050b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050b4:	080050c5 	.word	0x080050c5
 80050b8:	080050e3 	.word	0x080050e3
 80050bc:	08005101 	.word	0x08005101
 80050c0:	0800511f 	.word	0x0800511f
		case GYRO_250 :{

			GYROY_R = GYROY / (double) GYRO_250_SENS;
 80050c4:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80050c8:	4618      	mov	r0, r3
 80050ca:	f7fb fa43 	bl	8000554 <__aeabi_i2d>
 80050ce:	a325      	add	r3, pc, #148	; (adr r3, 8005164 <readGyro_Y+0x104>)
 80050d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050d4:	f7fb fbd2 	bl	800087c <__aeabi_ddiv>
 80050d8:	4602      	mov	r2, r0
 80050da:	460b      	mov	r3, r1
 80050dc:	e9c7 2304 	strd	r2, r3, [r7, #16]

			break;
 80050e0:	e02d      	b.n	800513e <readGyro_Y+0xde>
		}case GYRO_500 :{

			GYROY_R = GYROY / (double) GYRO_500_SENS;
 80050e2:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80050e6:	4618      	mov	r0, r3
 80050e8:	f7fb fa34 	bl	8000554 <__aeabi_i2d>
 80050ec:	f04f 0200 	mov.w	r2, #0
 80050f0:	4b19      	ldr	r3, [pc, #100]	; (8005158 <readGyro_Y+0xf8>)
 80050f2:	f7fb fbc3 	bl	800087c <__aeabi_ddiv>
 80050f6:	4602      	mov	r2, r0
 80050f8:	460b      	mov	r3, r1
 80050fa:	e9c7 2304 	strd	r2, r3, [r7, #16]

			break;
 80050fe:	e01e      	b.n	800513e <readGyro_Y+0xde>
		}case GYRO_1000 :{

			GYROY_R = GYROY / (double) GYRO_1000_SENS;
 8005100:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8005104:	4618      	mov	r0, r3
 8005106:	f7fb fa25 	bl	8000554 <__aeabi_i2d>
 800510a:	f04f 0200 	mov.w	r2, #0
 800510e:	4b13      	ldr	r3, [pc, #76]	; (800515c <readGyro_Y+0xfc>)
 8005110:	f7fb fbb4 	bl	800087c <__aeabi_ddiv>
 8005114:	4602      	mov	r2, r0
 8005116:	460b      	mov	r3, r1
 8005118:	e9c7 2304 	strd	r2, r3, [r7, #16]

			break;
 800511c:	e00f      	b.n	800513e <readGyro_Y+0xde>
		}case GYRO_2000 :{

			GYROY_R = GYROY / (double) GYRO_2000_SENS;
 800511e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8005122:	4618      	mov	r0, r3
 8005124:	f7fb fa16 	bl	8000554 <__aeabi_i2d>
 8005128:	f04f 0200 	mov.w	r2, #0
 800512c:	4b0c      	ldr	r3, [pc, #48]	; (8005160 <readGyro_Y+0x100>)
 800512e:	f7fb fba5 	bl	800087c <__aeabi_ddiv>
 8005132:	4602      	mov	r2, r0
 8005134:	460b      	mov	r3, r1
 8005136:	e9c7 2304 	strd	r2, r3, [r7, #16]

			break;
 800513a:	e000      	b.n	800513e <readGyro_Y+0xde>
		}default:{
			break;
 800513c:	bf00      	nop
		}

	}

	return GYROY_R;
 800513e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8005142:	f7fb fd69 	bl	8000c18 <__aeabi_d2f>
 8005146:	4603      	mov	r3, r0
 8005148:	ee07 3a90 	vmov	s15, r3

}
 800514c:	eeb0 0a67 	vmov.f32	s0, s15
 8005150:	3718      	adds	r7, #24
 8005152:	46bd      	mov	sp, r7
 8005154:	bd80      	pop	{r7, pc}
 8005156:	bf00      	nop
 8005158:	40508000 	.word	0x40508000
 800515c:	40408000 	.word	0x40408000
 8005160:	40300000 	.word	0x40300000
 8005164:	00000000 	.word	0x00000000
 8005168:	40606000 	.word	0x40606000
 800516c:	00000000 	.word	0x00000000

08005170 <readGyro_Z>:

float readGyro_Z  (MPUAccel_Config *ptrMPUAccel){
 8005170:	b580      	push	{r7, lr}
 8005172:	b086      	sub	sp, #24
 8005174:	af00      	add	r7, sp, #0
 8005176:	6078      	str	r0, [r7, #4]

	//Creamos las variables donde almacenamos todos los datos

	int16_t  GYROZ_H  = 0;
 8005178:	2300      	movs	r3, #0
 800517a:	81fb      	strh	r3, [r7, #14]
	int16_t  GYROZ_L  = 0;
 800517c:	2300      	movs	r3, #0
 800517e:	81bb      	strh	r3, [r7, #12]
	int16_t  GYROZ    = 0;
 8005180:	2300      	movs	r3, #0
 8005182:	817b      	strh	r3, [r7, #10]
	double   GYROZ_R   = 0;
 8005184:	f04f 0200 	mov.w	r2, #0
 8005188:	f04f 0300 	mov.w	r3, #0
 800518c:	e9c7 2304 	strd	r2, r3, [r7, #16]

	// Llamamos los bytes alto y bajo de los registros 0x47 y 0x48 respectivamente para el eje Z
	GYROZ_H = readData(ptrMPUAccel, 0x47);
 8005190:	2147      	movs	r1, #71	; 0x47
 8005192:	6878      	ldr	r0, [r7, #4]
 8005194:	f7ff fe67 	bl	8004e66 <readData>
 8005198:	4603      	mov	r3, r0
 800519a:	81fb      	strh	r3, [r7, #14]
	GYROZ_L = readData(ptrMPUAccel, 0x48);
 800519c:	2148      	movs	r1, #72	; 0x48
 800519e:	6878      	ldr	r0, [r7, #4]
 80051a0:	f7ff fe61 	bl	8004e66 <readData>
 80051a4:	4603      	mov	r3, r0
 80051a6:	81bb      	strh	r3, [r7, #12]

	//Juntamos ambos bytes en un solo numero para tener la lectura completa del ADC;
	GYROZ = (GYROZ_H << 8) | (GYROZ_L);
 80051a8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80051ac:	021b      	lsls	r3, r3, #8
 80051ae:	b21a      	sxth	r2, r3
 80051b0:	89bb      	ldrh	r3, [r7, #12]
 80051b2:	4313      	orrs	r3, r2
 80051b4:	817b      	strh	r3, [r7, #10]

	// Como queremos es el dato de cuantos dps hay , entonces dividimos GYROZ por la sensibilidad respectiva
	// Preguntamos que caso de rango se tiene para este caso
	switch (ptrMPUAccel->fullScaleGYRO){
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	785b      	ldrb	r3, [r3, #1]
 80051ba:	2b03      	cmp	r3, #3
 80051bc:	d846      	bhi.n	800524c <readGyro_Z+0xdc>
 80051be:	a201      	add	r2, pc, #4	; (adr r2, 80051c4 <readGyro_Z+0x54>)
 80051c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051c4:	080051d5 	.word	0x080051d5
 80051c8:	080051f3 	.word	0x080051f3
 80051cc:	08005211 	.word	0x08005211
 80051d0:	0800522f 	.word	0x0800522f
		case GYRO_250 :{

			GYROZ_R = GYROZ / (double) GYRO_250_SENS ;
 80051d4:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80051d8:	4618      	mov	r0, r3
 80051da:	f7fb f9bb 	bl	8000554 <__aeabi_i2d>
 80051de:	a325      	add	r3, pc, #148	; (adr r3, 8005274 <readGyro_Z+0x104>)
 80051e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051e4:	f7fb fb4a 	bl	800087c <__aeabi_ddiv>
 80051e8:	4602      	mov	r2, r0
 80051ea:	460b      	mov	r3, r1
 80051ec:	e9c7 2304 	strd	r2, r3, [r7, #16]

			break;
 80051f0:	e02d      	b.n	800524e <readGyro_Z+0xde>
		}case GYRO_500 :{

			GYROZ_R = GYROZ /  (double) GYRO_500_SENS ;
 80051f2:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80051f6:	4618      	mov	r0, r3
 80051f8:	f7fb f9ac 	bl	8000554 <__aeabi_i2d>
 80051fc:	f04f 0200 	mov.w	r2, #0
 8005200:	4b19      	ldr	r3, [pc, #100]	; (8005268 <readGyro_Z+0xf8>)
 8005202:	f7fb fb3b 	bl	800087c <__aeabi_ddiv>
 8005206:	4602      	mov	r2, r0
 8005208:	460b      	mov	r3, r1
 800520a:	e9c7 2304 	strd	r2, r3, [r7, #16]

			break;
 800520e:	e01e      	b.n	800524e <readGyro_Z+0xde>
		}case GYRO_1000 :{

			GYROZ_R = GYROZ / (double)  GYRO_1000_SENS;
 8005210:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8005214:	4618      	mov	r0, r3
 8005216:	f7fb f99d 	bl	8000554 <__aeabi_i2d>
 800521a:	f04f 0200 	mov.w	r2, #0
 800521e:	4b13      	ldr	r3, [pc, #76]	; (800526c <readGyro_Z+0xfc>)
 8005220:	f7fb fb2c 	bl	800087c <__aeabi_ddiv>
 8005224:	4602      	mov	r2, r0
 8005226:	460b      	mov	r3, r1
 8005228:	e9c7 2304 	strd	r2, r3, [r7, #16]

			break;
 800522c:	e00f      	b.n	800524e <readGyro_Z+0xde>
		}case GYRO_2000 :{

			GYROZ_R = GYROZ / (double) GYRO_2000_SENS;
 800522e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8005232:	4618      	mov	r0, r3
 8005234:	f7fb f98e 	bl	8000554 <__aeabi_i2d>
 8005238:	f04f 0200 	mov.w	r2, #0
 800523c:	4b0c      	ldr	r3, [pc, #48]	; (8005270 <readGyro_Z+0x100>)
 800523e:	f7fb fb1d 	bl	800087c <__aeabi_ddiv>
 8005242:	4602      	mov	r2, r0
 8005244:	460b      	mov	r3, r1
 8005246:	e9c7 2304 	strd	r2, r3, [r7, #16]

			break;
 800524a:	e000      	b.n	800524e <readGyro_Z+0xde>
		}default:{
			break;
 800524c:	bf00      	nop
		}

	}

	return GYROZ_R;
 800524e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8005252:	f7fb fce1 	bl	8000c18 <__aeabi_d2f>
 8005256:	4603      	mov	r3, r0
 8005258:	ee07 3a90 	vmov	s15, r3

}
 800525c:	eeb0 0a67 	vmov.f32	s0, s15
 8005260:	3718      	adds	r7, #24
 8005262:	46bd      	mov	sp, r7
 8005264:	bd80      	pop	{r7, pc}
 8005266:	bf00      	nop
 8005268:	40508000 	.word	0x40508000
 800526c:	40408000 	.word	0x40408000
 8005270:	40300000 	.word	0x40300000
 8005274:	00000000 	.word	0x00000000
 8005278:	40606000 	.word	0x40606000
 800527c:	00000000 	.word	0x00000000

08005280 <calculation_parameter_distance>:

}

//-------------Funcion para calcular los parametros del calculo de la distancia---------------
void calculation_parameter_distance(Parameters_Path_t  *ptrParameterPath)
{
 8005280:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8005284:	b08a      	sub	sp, #40	; 0x28
 8005286:	af00      	add	r7, sp, #0
 8005288:	6178      	str	r0, [r7, #20]
	// Obteniendo en el desarrollo como resultado:
	// -((pos final y - pos inicial y) * pos actual global x - (pos final x - pos inicial x) * pos actual global y)/ magnitud del director



	double director_x = ptrParameterPath->goal_Position_x - ptrParameterPath->start_position_x;
 800528a:	697b      	ldr	r3, [r7, #20]
 800528c:	e9d3 0116 	ldrd	r0, r1, [r3, #88]	; 0x58
 8005290:	697b      	ldr	r3, [r7, #20]
 8005292:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	; 0x48
 8005296:	f7fb f80f 	bl	80002b8 <__aeabi_dsub>
 800529a:	4602      	mov	r2, r0
 800529c:	460b      	mov	r3, r1
 800529e:	e9c7 2308 	strd	r2, r3, [r7, #32]
	double director_y = ptrParameterPath->goal_Position_y - ptrParameterPath->start_position_y;
 80052a2:	697b      	ldr	r3, [r7, #20]
 80052a4:	e9d3 0118 	ldrd	r0, r1, [r3, #96]	; 0x60
 80052a8:	697b      	ldr	r3, [r7, #20]
 80052aa:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	; 0x50
 80052ae:	f7fb f803 	bl	80002b8 <__aeabi_dsub>
 80052b2:	4602      	mov	r2, r0
 80052b4:	460b      	mov	r3, r1
 80052b6:	e9c7 2306 	strd	r2, r3, [r7, #24]
	//definicion de la magnitud de director
	ptrParameterPath->magnitude_director = sqrt(pow(director_x,2)+pow(director_y,2));
 80052ba:	ed9f 1b43 	vldr	d1, [pc, #268]	; 80053c8 <calculation_parameter_distance+0x148>
 80052be:	ed97 0b08 	vldr	d0, [r7, #32]
 80052c2:	f005 fd83 	bl	800adcc <pow>
 80052c6:	ec59 8b10 	vmov	r8, r9, d0
 80052ca:	ed9f 1b3f 	vldr	d1, [pc, #252]	; 80053c8 <calculation_parameter_distance+0x148>
 80052ce:	ed97 0b06 	vldr	d0, [r7, #24]
 80052d2:	f005 fd7b 	bl	800adcc <pow>
 80052d6:	ec53 2b10 	vmov	r2, r3, d0
 80052da:	4640      	mov	r0, r8
 80052dc:	4649      	mov	r1, r9
 80052de:	f7fa ffed 	bl	80002bc <__adddf3>
 80052e2:	4602      	mov	r2, r0
 80052e4:	460b      	mov	r3, r1
 80052e6:	ec43 2b17 	vmov	d7, r2, r3
 80052ea:	eeb0 0a47 	vmov.f32	s0, s14
 80052ee:	eef0 0a67 	vmov.f32	s1, s15
 80052f2:	f005 fddb 	bl	800aeac <sqrt>
 80052f6:	eeb0 7a40 	vmov.f32	s14, s0
 80052fa:	eef0 7a60 	vmov.f32	s15, s1
 80052fe:	697b      	ldr	r3, [r7, #20]
 8005300:	ed83 7b00 	vstr	d7, [r3]
	//definicion de los parametros para el calculo de la magnitud de la proyeccion sobre la recta
	ptrParameterPath->proy_Parte_1 = director_x;
 8005304:	6979      	ldr	r1, [r7, #20]
 8005306:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800530a:	e9c1 2302 	strd	r2, r3, [r1, #8]
	ptrParameterPath->proy_Parte_2 = director_y;
 800530e:	6979      	ldr	r1, [r7, #20]
 8005310:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005314:	e9c1 2304 	strd	r2, r3, [r1, #16]
	ptrParameterPath->proy_Parte_1_2 = -1 * director_x * ptrParameterPath->start_position_x - director_y * ptrParameterPath->start_position_y;
 8005318:	6a3b      	ldr	r3, [r7, #32]
 800531a:	60bb      	str	r3, [r7, #8]
 800531c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800531e:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8005322:	60fb      	str	r3, [r7, #12]
 8005324:	697b      	ldr	r3, [r7, #20]
 8005326:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	; 0x48
 800532a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800532e:	f7fb f97b 	bl	8000628 <__aeabi_dmul>
 8005332:	4602      	mov	r2, r0
 8005334:	460b      	mov	r3, r1
 8005336:	4690      	mov	r8, r2
 8005338:	4699      	mov	r9, r3
 800533a:	697b      	ldr	r3, [r7, #20]
 800533c:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 8005340:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005344:	f7fb f970 	bl	8000628 <__aeabi_dmul>
 8005348:	4602      	mov	r2, r0
 800534a:	460b      	mov	r3, r1
 800534c:	4640      	mov	r0, r8
 800534e:	4649      	mov	r1, r9
 8005350:	f7fa ffb2 	bl	80002b8 <__aeabi_dsub>
 8005354:	4602      	mov	r2, r0
 8005356:	460b      	mov	r3, r1
 8005358:	6979      	ldr	r1, [r7, #20]
 800535a:	e9c1 2306 	strd	r2, r3, [r1, #24]
	//definicion de los parametros para el calculo de la distancia del punto a la recta
	ptrParameterPath->dis_point_Parte_1 = director_y;
 800535e:	6979      	ldr	r1, [r7, #20]
 8005360:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005364:	e9c1 2308 	strd	r2, r3, [r1, #32]
	ptrParameterPath->dis_point_Parte_2 = -1 * director_x;
 8005368:	6a3c      	ldr	r4, [r7, #32]
 800536a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800536c:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8005370:	697b      	ldr	r3, [r7, #20]
 8005372:	e9c3 450a 	strd	r4, r5, [r3, #40]	; 0x28
	ptrParameterPath->dis_point_Parte_1_2 = -1 * director_y * ptrParameterPath->start_position_x + director_x * ptrParameterPath->start_position_y;
 8005376:	69bb      	ldr	r3, [r7, #24]
 8005378:	603b      	str	r3, [r7, #0]
 800537a:	69fb      	ldr	r3, [r7, #28]
 800537c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8005380:	607b      	str	r3, [r7, #4]
 8005382:	697b      	ldr	r3, [r7, #20]
 8005384:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	; 0x48
 8005388:	e9d7 0100 	ldrd	r0, r1, [r7]
 800538c:	f7fb f94c 	bl	8000628 <__aeabi_dmul>
 8005390:	4602      	mov	r2, r0
 8005392:	460b      	mov	r3, r1
 8005394:	4614      	mov	r4, r2
 8005396:	461d      	mov	r5, r3
 8005398:	697b      	ldr	r3, [r7, #20]
 800539a:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 800539e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80053a2:	f7fb f941 	bl	8000628 <__aeabi_dmul>
 80053a6:	4602      	mov	r2, r0
 80053a8:	460b      	mov	r3, r1
 80053aa:	4620      	mov	r0, r4
 80053ac:	4629      	mov	r1, r5
 80053ae:	f7fa ff85 	bl	80002bc <__adddf3>
 80053b2:	4602      	mov	r2, r0
 80053b4:	460b      	mov	r3, r1
 80053b6:	6979      	ldr	r1, [r7, #20]
 80053b8:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
}
 80053bc:	bf00      	nop
 80053be:	3728      	adds	r7, #40	; 0x28
 80053c0:	46bd      	mov	sp, r7
 80053c2:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80053c6:	bf00      	nop
 80053c8:	00000000 	.word	0x00000000
 80053cc:	40000000 	.word	0x40000000

080053d0 <distance_to_straight_line>:

//------------Funciones para el calculo de la respectiva distancia------------------------
double distance_to_straight_line(Parameters_Path_t  *ptrParameterPath, double current_pos_x, double current_pos_y)
{
 80053d0:	b5b0      	push	{r4, r5, r7, lr}
 80053d2:	b088      	sub	sp, #32
 80053d4:	af00      	add	r7, sp, #0
 80053d6:	6178      	str	r0, [r7, #20]
 80053d8:	ed87 0b02 	vstr	d0, [r7, #8]
 80053dc:	ed87 1b00 	vstr	d1, [r7]
	// Calculo de la distancia del robot a la linea recta usando los parametros
	double distance = -1*((ptrParameterPath->dis_point_Parte_1 * current_pos_x + ptrParameterPath->dis_point_Parte_2 * current_pos_y
 80053e0:	697b      	ldr	r3, [r7, #20]
 80053e2:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 80053e6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80053ea:	f7fb f91d 	bl	8000628 <__aeabi_dmul>
 80053ee:	4602      	mov	r2, r0
 80053f0:	460b      	mov	r3, r1
 80053f2:	4614      	mov	r4, r2
 80053f4:	461d      	mov	r5, r3
 80053f6:	697b      	ldr	r3, [r7, #20]
 80053f8:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 80053fc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005400:	f7fb f912 	bl	8000628 <__aeabi_dmul>
 8005404:	4602      	mov	r2, r0
 8005406:	460b      	mov	r3, r1
 8005408:	4620      	mov	r0, r4
 800540a:	4629      	mov	r1, r5
 800540c:	f7fa ff56 	bl	80002bc <__adddf3>
 8005410:	4602      	mov	r2, r0
 8005412:	460b      	mov	r3, r1
 8005414:	4610      	mov	r0, r2
 8005416:	4619      	mov	r1, r3
				       + ptrParameterPath->dis_point_Parte_1_2) / ptrParameterPath->magnitude_director);
 8005418:	697b      	ldr	r3, [r7, #20]
 800541a:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 800541e:	f7fa ff4d 	bl	80002bc <__adddf3>
 8005422:	4602      	mov	r2, r0
 8005424:	460b      	mov	r3, r1
 8005426:	4610      	mov	r0, r2
 8005428:	4619      	mov	r1, r3
 800542a:	697b      	ldr	r3, [r7, #20]
 800542c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005430:	f7fb fa24 	bl	800087c <__aeabi_ddiv>
 8005434:	4602      	mov	r2, r0
 8005436:	460b      	mov	r3, r1
	double distance = -1*((ptrParameterPath->dis_point_Parte_1 * current_pos_x + ptrParameterPath->dis_point_Parte_2 * current_pos_y
 8005438:	4611      	mov	r1, r2
 800543a:	61b9      	str	r1, [r7, #24]
 800543c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8005440:	61fb      	str	r3, [r7, #28]

	return distance;
 8005442:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005446:	ec43 2b17 	vmov	d7, r2, r3
}
 800544a:	eeb0 0a47 	vmov.f32	s0, s14
 800544e:	eef0 0a67 	vmov.f32	s1, s15
 8005452:	3720      	adds	r7, #32
 8005454:	46bd      	mov	sp, r7
 8005456:	bdb0      	pop	{r4, r5, r7, pc}

08005458 <distance_traveled>:

double distance_traveled(Parameters_Path_t  *ptrParameterPath, double current_pos_x, double current_pos_y)
{
 8005458:	b5b0      	push	{r4, r5, r7, lr}
 800545a:	b088      	sub	sp, #32
 800545c:	af00      	add	r7, sp, #0
 800545e:	6178      	str	r0, [r7, #20]
 8005460:	ed87 0b02 	vstr	d0, [r7, #8]
 8005464:	ed87 1b00 	vstr	d1, [r7]
	//Calculo de la distancia viajada relativo a la linea recta
	double distance_Tra = (ptrParameterPath->proy_Parte_1 * current_pos_x + ptrParameterPath->proy_Parte_2 * current_pos_y
 8005468:	697b      	ldr	r3, [r7, #20]
 800546a:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 800546e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005472:	f7fb f8d9 	bl	8000628 <__aeabi_dmul>
 8005476:	4602      	mov	r2, r0
 8005478:	460b      	mov	r3, r1
 800547a:	4614      	mov	r4, r2
 800547c:	461d      	mov	r5, r3
 800547e:	697b      	ldr	r3, [r7, #20]
 8005480:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8005484:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005488:	f7fb f8ce 	bl	8000628 <__aeabi_dmul>
 800548c:	4602      	mov	r2, r0
 800548e:	460b      	mov	r3, r1
 8005490:	4620      	mov	r0, r4
 8005492:	4629      	mov	r1, r5
 8005494:	f7fa ff12 	bl	80002bc <__adddf3>
 8005498:	4602      	mov	r2, r0
 800549a:	460b      	mov	r3, r1
 800549c:	4610      	mov	r0, r2
 800549e:	4619      	mov	r1, r3
			+ ptrParameterPath->proy_Parte_1_2) / ptrParameterPath->magnitude_director;
 80054a0:	697b      	ldr	r3, [r7, #20]
 80054a2:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 80054a6:	f7fa ff09 	bl	80002bc <__adddf3>
 80054aa:	4602      	mov	r2, r0
 80054ac:	460b      	mov	r3, r1
 80054ae:	4610      	mov	r0, r2
 80054b0:	4619      	mov	r1, r3
 80054b2:	697b      	ldr	r3, [r7, #20]
 80054b4:	e9d3 2300 	ldrd	r2, r3, [r3]
	double distance_Tra = (ptrParameterPath->proy_Parte_1 * current_pos_x + ptrParameterPath->proy_Parte_2 * current_pos_y
 80054b8:	f7fb f9e0 	bl	800087c <__aeabi_ddiv>
 80054bc:	4602      	mov	r2, r0
 80054be:	460b      	mov	r3, r1
 80054c0:	e9c7 2306 	strd	r2, r3, [r7, #24]
	//Retornar
	return distance_Tra;
 80054c4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80054c8:	ec43 2b17 	vmov	d7, r2, r3
}
 80054cc:	eeb0 0a47 	vmov.f32	s0, s14
 80054d0:	eef0 0a67 	vmov.f32	s1, s15
 80054d4:	3720      	adds	r7, #32
 80054d6:	46bd      	mov	sp, r7
 80054d8:	bdb0      	pop	{r4, r5, r7, pc}
	...

080054dc <pwm_Config>:

uint16_t periodo = 0;


/**/
void pwm_Config(PWM_Handler_t *ptrPwmHandler){
 80054dc:	b580      	push	{r7, lr}
 80054de:	b082      	sub	sp, #8
 80054e0:	af00      	add	r7, sp, #0
 80054e2:	6078      	str	r0, [r7, #4]

	/* 1. Activar la señal de reloj del periférico requerido */
	if (ptrPwmHandler->ptrTIMx == TIM1){
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	4a6c      	ldr	r2, [pc, #432]	; (800569c <pwm_Config+0x1c0>)
 80054ea:	4293      	cmp	r3, r2
 80054ec:	d106      	bne.n	80054fc <pwm_Config+0x20>
		RCC->APB2ENR |= RCC_APB2ENR_TIM1EN;
 80054ee:	4b6c      	ldr	r3, [pc, #432]	; (80056a0 <pwm_Config+0x1c4>)
 80054f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80054f2:	4a6b      	ldr	r2, [pc, #428]	; (80056a0 <pwm_Config+0x1c4>)
 80054f4:	f043 0301 	orr.w	r3, r3, #1
 80054f8:	6453      	str	r3, [r2, #68]	; 0x44
 80054fa:	e030      	b.n	800555e <pwm_Config+0x82>

	}else if(ptrPwmHandler->ptrTIMx == TIM2){
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005504:	d106      	bne.n	8005514 <pwm_Config+0x38>
		RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
 8005506:	4b66      	ldr	r3, [pc, #408]	; (80056a0 <pwm_Config+0x1c4>)
 8005508:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800550a:	4a65      	ldr	r2, [pc, #404]	; (80056a0 <pwm_Config+0x1c4>)
 800550c:	f043 0301 	orr.w	r3, r3, #1
 8005510:	6413      	str	r3, [r2, #64]	; 0x40
 8005512:	e024      	b.n	800555e <pwm_Config+0x82>
	}
	else if(ptrPwmHandler->ptrTIMx == TIM3){
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	4a62      	ldr	r2, [pc, #392]	; (80056a4 <pwm_Config+0x1c8>)
 800551a:	4293      	cmp	r3, r2
 800551c:	d106      	bne.n	800552c <pwm_Config+0x50>
		RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;
 800551e:	4b60      	ldr	r3, [pc, #384]	; (80056a0 <pwm_Config+0x1c4>)
 8005520:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005522:	4a5f      	ldr	r2, [pc, #380]	; (80056a0 <pwm_Config+0x1c4>)
 8005524:	f043 0302 	orr.w	r3, r3, #2
 8005528:	6413      	str	r3, [r2, #64]	; 0x40
 800552a:	e018      	b.n	800555e <pwm_Config+0x82>
	}
	else if(ptrPwmHandler->ptrTIMx == TIM4){
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	4a5d      	ldr	r2, [pc, #372]	; (80056a8 <pwm_Config+0x1cc>)
 8005532:	4293      	cmp	r3, r2
 8005534:	d106      	bne.n	8005544 <pwm_Config+0x68>
		RCC->APB1ENR |= RCC_APB1ENR_TIM4EN;
 8005536:	4b5a      	ldr	r3, [pc, #360]	; (80056a0 <pwm_Config+0x1c4>)
 8005538:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800553a:	4a59      	ldr	r2, [pc, #356]	; (80056a0 <pwm_Config+0x1c4>)
 800553c:	f043 0304 	orr.w	r3, r3, #4
 8005540:	6413      	str	r3, [r2, #64]	; 0x40
 8005542:	e00c      	b.n	800555e <pwm_Config+0x82>
	}
	else if(ptrPwmHandler->ptrTIMx == TIM5){
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	4a58      	ldr	r2, [pc, #352]	; (80056ac <pwm_Config+0x1d0>)
 800554a:	4293      	cmp	r3, r2
 800554c:	d106      	bne.n	800555c <pwm_Config+0x80>
		RCC->APB1ENR |= RCC_APB1ENR_TIM5EN;
 800554e:	4b54      	ldr	r3, [pc, #336]	; (80056a0 <pwm_Config+0x1c4>)
 8005550:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005552:	4a53      	ldr	r2, [pc, #332]	; (80056a0 <pwm_Config+0x1c4>)
 8005554:	f043 0308 	orr.w	r3, r3, #8
 8005558:	6413      	str	r3, [r2, #64]	; 0x40
 800555a:	e000      	b.n	800555e <pwm_Config+0x82>
	}
	else{
		__NOP();
 800555c:	bf00      	nop
	}

	//Dejamos una relacion 1 a 1 para la velocidad de conteo del timer
	ptrPwmHandler->ptrTIMx->CR1 &= ~(TIM_CR1_CKD);
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	681a      	ldr	r2, [r3, #0]
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800556c:	601a      	str	r2, [r3, #0]



	// preguntamos si se estan usando optoacopladores

	if(ptrPwmHandler->config.optocoupler == PWM_DISABLE_OPTOCOUPLER){
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	7d5b      	ldrb	r3, [r3, #21]
 8005572:	2b00      	cmp	r3, #0
 8005574:	d106      	bne.n	8005584 <pwm_Config+0xa8>
		/* 1. Cargamos la frecuencia deseada */
		setFrequency(ptrPwmHandler);
 8005576:	6878      	ldr	r0, [r7, #4]
 8005578:	f000 f930 	bl	80057dc <setFrequency>

		/* 2. Cargamos el valor del dutty-Cycle*/
		setDuttyCycle(ptrPwmHandler);
 800557c:	6878      	ldr	r0, [r7, #4]
 800557e:	f000 fa3f 	bl	8005a00 <setDuttyCycle>
 8005582:	e005      	b.n	8005590 <pwm_Config+0xb4>
	}else{

		/* 1. Cargamos la frecuencia deseada */
		setFrequency(ptrPwmHandler);
 8005584:	6878      	ldr	r0, [r7, #4]
 8005586:	f000 f929 	bl	80057dc <setFrequency>

		/* 2. Cargamos el valor del dutty-Cycle*/
		setDuttyCycleAfOpt(ptrPwmHandler);
 800558a:	6878      	ldr	r0, [r7, #4]
 800558c:	f000 fb10 	bl	8005bb0 <setDuttyCycleAfOpt>
	}

	/* 2a. Estamos en UP_Mode, el limite se carga en ARR y se comienza en 0 */
	ptrPwmHandler->ptrTIMx->CR1 &= ~TIM_CR1_DIR;
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	681a      	ldr	r2, [r3, #0]
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	f022 0210 	bic.w	r2, r2, #16
 800559e:	601a      	str	r2, [r3, #0]


	ptrPwmHandler->ptrTIMx->CNT = 0;
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	2200      	movs	r2, #0
 80055a6:	625a      	str	r2, [r3, #36]	; 0x24
	 *
	 * 4. Además, en el mismo "case" podemos configurar el modo del PWM, su polaridad...
	 *
	 * 5. Y además activamos el preload bit, para que cada vez que exista un update-event
	 * el valor cargado en el CCRx será recargado en el registro "shadow" del PWM */
	switch(ptrPwmHandler->config.channel){
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	791b      	ldrb	r3, [r3, #4]
 80055ac:	2b03      	cmp	r3, #3
 80055ae:	d86f      	bhi.n	8005690 <pwm_Config+0x1b4>
 80055b0:	a201      	add	r2, pc, #4	; (adr r2, 80055b8 <pwm_Config+0xdc>)
 80055b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055b6:	bf00      	nop
 80055b8:	080055c9 	.word	0x080055c9
 80055bc:	080055fb 	.word	0x080055fb
 80055c0:	0800562d 	.word	0x0800562d
 80055c4:	0800565f 	.word	0x0800565f
	case PWM_CHANNEL_1:{
		// Seleccionamos como salida el canal
		ptrPwmHandler->ptrTIMx->CCMR1 &= ~TIM_CCMR1_CC1S;
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	699a      	ldr	r2, [r3, #24]
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	f022 0203 	bic.w	r2, r2, #3
 80055d6:	619a      	str	r2, [r3, #24]

		// Configuramos el canal como PWM
		ptrPwmHandler->ptrTIMx->CCMR1 |= TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_2;
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	699a      	ldr	r2, [r3, #24]
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 80055e6:	619a      	str	r2, [r3, #24]

		// Activamos la funcionalidad de pre-load
		ptrPwmHandler->ptrTIMx->CCMR1 |= TIM_CCMR1_OC1PE;
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	699a      	ldr	r2, [r3, #24]
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	f042 0208 	orr.w	r2, r2, #8
 80055f6:	619a      	str	r2, [r3, #24]


		break;
 80055f8:	e04b      	b.n	8005692 <pwm_Config+0x1b6>
	}

	case PWM_CHANNEL_2:{
		// Seleccionamos como salida el canal
		ptrPwmHandler->ptrTIMx->CCMR1 &= ~TIM_CCMR1_CC2S;
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	699a      	ldr	r2, [r3, #24]
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8005608:	619a      	str	r2, [r3, #24]

		// Configuramos el canal como PWM
		ptrPwmHandler->ptrTIMx->CCMR1 |= TIM_CCMR1_OC2M_1 | TIM_CCMR1_OC2M_2;
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	699a      	ldr	r2, [r3, #24]
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	f442 42c0 	orr.w	r2, r2, #24576	; 0x6000
 8005618:	619a      	str	r2, [r3, #24]

		// Activamos la funcionalidad de pre-load
		ptrPwmHandler->ptrTIMx->CCMR1 |= TIM_CCMR1_OC2PE;
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	699a      	ldr	r2, [r3, #24]
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005628:	619a      	str	r2, [r3, #24]

		break;
 800562a:	e032      	b.n	8005692 <pwm_Config+0x1b6>
	}

	case PWM_CHANNEL_3:{
			// Seleccionamos como salida el canal
		ptrPwmHandler->ptrTIMx->CCMR2 &= ~TIM_CCMR2_CC3S;
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	69da      	ldr	r2, [r3, #28]
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	f022 0203 	bic.w	r2, r2, #3
 800563a:	61da      	str	r2, [r3, #28]

		// Configuramos el canal como PWM
		ptrPwmHandler->ptrTIMx->CCMR2 |= TIM_CCMR2_OC3M_1 | TIM_CCMR2_OC3M_2;
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	69da      	ldr	r2, [r3, #28]
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 800564a:	61da      	str	r2, [r3, #28]

		// Activamos la funcionalidad de pre-load
		ptrPwmHandler->ptrTIMx->CCMR2 |= TIM_CCMR2_OC3PE;
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	69da      	ldr	r2, [r3, #28]
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	f042 0208 	orr.w	r2, r2, #8
 800565a:	61da      	str	r2, [r3, #28]

		break;
 800565c:	e019      	b.n	8005692 <pwm_Config+0x1b6>
	}
	case PWM_CHANNEL_4:{
			// Seleccionamos como salida el canal
		ptrPwmHandler->ptrTIMx->CCMR2 &= ~TIM_CCMR2_CC4S;
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	69da      	ldr	r2, [r3, #28]
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800566c:	61da      	str	r2, [r3, #28]

		// Configuramos el canal como PWM
		ptrPwmHandler->ptrTIMx->CCMR2 |= TIM_CCMR2_OC4M_1 | TIM_CCMR2_OC4M_2;
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	69da      	ldr	r2, [r3, #28]
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	f442 42c0 	orr.w	r2, r2, #24576	; 0x6000
 800567c:	61da      	str	r2, [r3, #28]

		// Activamos la funcionalidad de pre-load
		ptrPwmHandler->ptrTIMx->CCMR2 |= TIM_CCMR2_OC4PE;
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	69da      	ldr	r2, [r3, #28]
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800568c:	61da      	str	r2, [r3, #28]

		break;
 800568e:	e000      	b.n	8005692 <pwm_Config+0x1b6>
	}

	default:{
		break;
 8005690:	bf00      	nop
	}// fin del switch-case




}
 8005692:	bf00      	nop
 8005694:	3708      	adds	r7, #8
 8005696:	46bd      	mov	sp, r7
 8005698:	bd80      	pop	{r7, pc}
 800569a:	bf00      	nop
 800569c:	40010000 	.word	0x40010000
 80056a0:	40023800 	.word	0x40023800
 80056a4:	40000400 	.word	0x40000400
 80056a8:	40000800 	.word	0x40000800
 80056ac:	40000c00 	.word	0x40000c00

080056b0 <startPwmSignal>:

/* Función para activar el Timer y activar todo el módulo PWM */
void startPwmSignal(PWM_Handler_t *ptrPwmHandler) {
 80056b0:	b480      	push	{r7}
 80056b2:	b083      	sub	sp, #12
 80056b4:	af00      	add	r7, sp, #0
 80056b6:	6078      	str	r0, [r7, #4]
	ptrPwmHandler->ptrTIMx->CR1 |= TIM_CR1_CEN;
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	681a      	ldr	r2, [r3, #0]
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	f042 0201 	orr.w	r2, r2, #1
 80056c6:	601a      	str	r2, [r3, #0]

}
 80056c8:	bf00      	nop
 80056ca:	370c      	adds	r7, #12
 80056cc:	46bd      	mov	sp, r7
 80056ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d2:	4770      	bx	lr

080056d4 <enableOutput>:
void stopPwmSignal(PWM_Handler_t *ptrPwmHandler) {
	ptrPwmHandler->ptrTIMx->CR1 &= ~TIM_CR1_CEN;
}

/* Función encargada de activar cada uno de los canales con los que cuenta el TimerX */
uint8_t enableOutput(PWM_Handler_t *ptrPwmHandler) {
 80056d4:	b480      	push	{r7}
 80056d6:	b083      	sub	sp, #12
 80056d8:	af00      	add	r7, sp, #0
 80056da:	6078      	str	r0, [r7, #4]

	if (ptrPwmHandler->ptrTIMx == TIM1){
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	4a3d      	ldr	r2, [pc, #244]	; (80057d8 <enableOutput+0x104>)
 80056e2:	4293      	cmp	r3, r2
 80056e4:	d13a      	bne.n	800575c <enableOutput+0x88>
		// Para el caso de Timer 1, devemos primero activar la opcion MOE en el BDTR register

		ptrPwmHandler->ptrTIMx->BDTR |= TIM_BDTR_MOE;
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80056f4:	645a      	str	r2, [r3, #68]	; 0x44

		switch (ptrPwmHandler->config.channel) {
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	791b      	ldrb	r3, [r3, #4]
 80056fa:	2b03      	cmp	r3, #3
 80056fc:	d862      	bhi.n	80057c4 <enableOutput+0xf0>
 80056fe:	a201      	add	r2, pc, #4	; (adr r2, 8005704 <enableOutput+0x30>)
 8005700:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005704:	08005715 	.word	0x08005715
 8005708:	08005727 	.word	0x08005727
 800570c:	08005739 	.word	0x08005739
 8005710:	0800574b 	.word	0x0800574b
			case PWM_CHANNEL_1: {
				// Activamos la salida del canal 1
				ptrPwmHandler->ptrTIMx->CCER |= TIM_CCER_CC1E;
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	6a1a      	ldr	r2, [r3, #32]
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	f042 0201 	orr.w	r2, r2, #1
 8005722:	621a      	str	r2, [r3, #32]

				break;
 8005724:	e051      	b.n	80057ca <enableOutput+0xf6>
			}

			case PWM_CHANNEL_2: {
				// Activamos la salida del canal 2
				ptrPwmHandler->ptrTIMx->CCER |= TIM_CCER_CC2E;
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	6a1a      	ldr	r2, [r3, #32]
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	f042 0210 	orr.w	r2, r2, #16
 8005734:	621a      	str	r2, [r3, #32]

				break;
 8005736:	e048      	b.n	80057ca <enableOutput+0xf6>
			}

			case PWM_CHANNEL_3: {
				// Activamos la salida del canal 3
				ptrPwmHandler->ptrTIMx->CCER |= TIM_CCER_CC3E;
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	6a1a      	ldr	r2, [r3, #32]
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005746:	621a      	str	r2, [r3, #32]

				break;
 8005748:	e03f      	b.n	80057ca <enableOutput+0xf6>
			}

			case PWM_CHANNEL_4: {
				// Activamos la salida del canal 4
				ptrPwmHandler->ptrTIMx->CCER |= TIM_CCER_CC4E;
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	6a1a      	ldr	r2, [r3, #32]
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005758:	621a      	str	r2, [r3, #32]

				break;
 800575a:	e036      	b.n	80057ca <enableOutput+0xf6>
			}

		}

	}else{
		switch (ptrPwmHandler->config.channel) {
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	791b      	ldrb	r3, [r3, #4]
 8005760:	2b03      	cmp	r3, #3
 8005762:	d831      	bhi.n	80057c8 <enableOutput+0xf4>
 8005764:	a201      	add	r2, pc, #4	; (adr r2, 800576c <enableOutput+0x98>)
 8005766:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800576a:	bf00      	nop
 800576c:	0800577d 	.word	0x0800577d
 8005770:	0800578f 	.word	0x0800578f
 8005774:	080057a1 	.word	0x080057a1
 8005778:	080057b3 	.word	0x080057b3
			case PWM_CHANNEL_1: {
				// Activamos la salida del canal 1
				ptrPwmHandler->ptrTIMx->CCER |= TIM_CCER_CC1E;
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	6a1a      	ldr	r2, [r3, #32]
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	f042 0201 	orr.w	r2, r2, #1
 800578a:	621a      	str	r2, [r3, #32]

				break;
 800578c:	e01d      	b.n	80057ca <enableOutput+0xf6>
			}

			case PWM_CHANNEL_2: {
				// Activamos la salida del canal 2
				ptrPwmHandler->ptrTIMx->CCER |= TIM_CCER_CC2E;
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	6a1a      	ldr	r2, [r3, #32]
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	f042 0210 	orr.w	r2, r2, #16
 800579c:	621a      	str	r2, [r3, #32]

				break;
 800579e:	e014      	b.n	80057ca <enableOutput+0xf6>
			}

			case PWM_CHANNEL_3: {
				// Activamos la salida del canal 3
				ptrPwmHandler->ptrTIMx->CCER |= TIM_CCER_CC3E;
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	6a1a      	ldr	r2, [r3, #32]
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80057ae:	621a      	str	r2, [r3, #32]

				break;
 80057b0:	e00b      	b.n	80057ca <enableOutput+0xf6>
			}

			case PWM_CHANNEL_4: {
				// Activamos la salida del canal 4
				ptrPwmHandler->ptrTIMx->CCER |= TIM_CCER_CC4E;
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	6a1a      	ldr	r2, [r3, #32]
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80057c0:	621a      	str	r2, [r3, #32]

				break;
 80057c2:	e002      	b.n	80057ca <enableOutput+0xf6>
				break;
 80057c4:	bf00      	nop
 80057c6:	e000      	b.n	80057ca <enableOutput+0xf6>
			}

			default: {
				break;
 80057c8:	bf00      	nop
			}

		}
	}
	return SET;
 80057ca:	2301      	movs	r3, #1
}
 80057cc:	4618      	mov	r0, r3
 80057ce:	370c      	adds	r7, #12
 80057d0:	46bd      	mov	sp, r7
 80057d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d6:	4770      	bx	lr
 80057d8:	40010000 	.word	0x40010000

080057dc <setFrequency>:
/* 
 * La frecuencia es definida por el conjunto formado por el preescaler (PSC)
 * y el valor límite al que llega el Timer (ARR), con estos dos se establece
 * la frecuencia.
 * */
void setFrequency(PWM_Handler_t *ptrPwmHandler){
 80057dc:	b480      	push	{r7}
 80057de:	b085      	sub	sp, #20
 80057e0:	af00      	add	r7, sp, #0
 80057e2:	6078      	str	r0, [r7, #4]

	uint32_t speed   = 0;
 80057e4:	2300      	movs	r3, #0
 80057e6:	60fb      	str	r3, [r7, #12]

	// Cargamos el valor del prescaler, nos define la velocidad (en ns) a la cual
	// se incrementa el Timer
	ptrPwmHandler->ptrTIMx->PSC = ptrPwmHandler->config.prescaler;
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	687a      	ldr	r2, [r7, #4]
 80057ee:	6892      	ldr	r2, [r2, #8]
 80057f0:	629a      	str	r2, [r3, #40]	; 0x28

	speed = ptrPwmHandler->config.prescaler;
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	689b      	ldr	r3, [r3, #8]
 80057f6:	60fb      	str	r3, [r7, #12]

	// Cargamos el valor del ARR, el cual es el límite de incrementos del Timer
	// antes de hacer un update y reload.


	if((speed == PWM_SPEED_16MHz_1us )
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	2b10      	cmp	r3, #16
 80057fc:	d01a      	beq.n	8005834 <setFrequency+0x58>
     ||(speed == PWM_SPEED_20MHz_1us)
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	2b14      	cmp	r3, #20
 8005802:	d017      	beq.n	8005834 <setFrequency+0x58>
     ||(speed == PWM_SPEED_30MHz_1us)
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	2b1e      	cmp	r3, #30
 8005808:	d014      	beq.n	8005834 <setFrequency+0x58>
     ||(speed == PWM_SPEED_40MHz_1us)
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	2b28      	cmp	r3, #40	; 0x28
 800580e:	d011      	beq.n	8005834 <setFrequency+0x58>
     ||(speed == PWM_SPEED_50MHz_1us)
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	2b32      	cmp	r3, #50	; 0x32
 8005814:	d00e      	beq.n	8005834 <setFrequency+0x58>
     ||(speed == PWM_SPEED_60MHz_1us)
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	2b3c      	cmp	r3, #60	; 0x3c
 800581a:	d00b      	beq.n	8005834 <setFrequency+0x58>
     ||(speed == PWM_SPEED_70MHz_1us)
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	2b46      	cmp	r3, #70	; 0x46
 8005820:	d008      	beq.n	8005834 <setFrequency+0x58>
     ||(speed == PWM_SPEED_80MHz_1us)
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	2b50      	cmp	r3, #80	; 0x50
 8005826:	d005      	beq.n	8005834 <setFrequency+0x58>
     ||(speed == PWM_SPEED_90MHz_1us)
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	2b5a      	cmp	r3, #90	; 0x5a
 800582c:	d002      	beq.n	8005834 <setFrequency+0x58>
     ||(speed == PWM_SPEED_100MHz_1us)){
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	2b64      	cmp	r3, #100	; 0x64
 8005832:	d111      	bne.n	8005858 <setFrequency+0x7c>

		periodo = ptrPwmHandler->config.periodo * 1000 ;
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	899b      	ldrh	r3, [r3, #12]
 8005838:	461a      	mov	r2, r3
 800583a:	0152      	lsls	r2, r2, #5
 800583c:	1ad2      	subs	r2, r2, r3
 800583e:	0092      	lsls	r2, r2, #2
 8005840:	4413      	add	r3, r2
 8005842:	00db      	lsls	r3, r3, #3
 8005844:	b29a      	uxth	r2, r3
 8005846:	4b68      	ldr	r3, [pc, #416]	; (80059e8 <setFrequency+0x20c>)
 8005848:	801a      	strh	r2, [r3, #0]

		ptrPwmHandler->ptrTIMx->ARR = periodo - 1;
 800584a:	4b67      	ldr	r3, [pc, #412]	; (80059e8 <setFrequency+0x20c>)
 800584c:	881b      	ldrh	r3, [r3, #0]
 800584e:	1e5a      	subs	r2, r3, #1
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	62da      	str	r2, [r3, #44]	; 0x2c
 8005856:	e0c0      	b.n	80059da <setFrequency+0x1fe>


	}else if ((speed == PWM_SPEED_16MHz_10us )
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	2ba0      	cmp	r3, #160	; 0xa0
 800585c:	d022      	beq.n	80058a4 <setFrequency+0xc8>
	  ||(speed == PWM_SPEED_20MHz_10us)
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	2bc8      	cmp	r3, #200	; 0xc8
 8005862:	d01f      	beq.n	80058a4 <setFrequency+0xc8>
	  ||(speed == PWM_SPEED_30MHz_10us)
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 800586a:	d01b      	beq.n	80058a4 <setFrequency+0xc8>
	  ||(speed == PWM_SPEED_40MHz_10us)
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8005872:	d017      	beq.n	80058a4 <setFrequency+0xc8>
	  ||(speed == PWM_SPEED_50MHz_10us)
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800587a:	d013      	beq.n	80058a4 <setFrequency+0xc8>
	  ||(speed == PWM_SPEED_60MHz_10us)
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 8005882:	d00f      	beq.n	80058a4 <setFrequency+0xc8>
	  ||(speed == PWM_SPEED_70MHz_10us)
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 800588a:	d00b      	beq.n	80058a4 <setFrequency+0xc8>
	  ||(speed == PWM_SPEED_80MHz_10us)
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 8005892:	d007      	beq.n	80058a4 <setFrequency+0xc8>
	  ||(speed == PWM_SPEED_90MHz_10us)
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	f5b3 7f61 	cmp.w	r3, #900	; 0x384
 800589a:	d003      	beq.n	80058a4 <setFrequency+0xc8>
	  ||(speed == PWM_SPEED_100MHz_10us)){
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80058a2:	d114      	bne.n	80058ce <setFrequency+0xf2>

		periodo = ptrPwmHandler->config.periodo * 100 ;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	899b      	ldrh	r3, [r3, #12]
 80058a8:	461a      	mov	r2, r3
 80058aa:	0092      	lsls	r2, r2, #2
 80058ac:	4413      	add	r3, r2
 80058ae:	461a      	mov	r2, r3
 80058b0:	0091      	lsls	r1, r2, #2
 80058b2:	461a      	mov	r2, r3
 80058b4:	460b      	mov	r3, r1
 80058b6:	4413      	add	r3, r2
 80058b8:	009b      	lsls	r3, r3, #2
 80058ba:	b29a      	uxth	r2, r3
 80058bc:	4b4a      	ldr	r3, [pc, #296]	; (80059e8 <setFrequency+0x20c>)
 80058be:	801a      	strh	r2, [r3, #0]

		ptrPwmHandler->ptrTIMx->ARR = periodo - 1;
 80058c0:	4b49      	ldr	r3, [pc, #292]	; (80059e8 <setFrequency+0x20c>)
 80058c2:	881b      	ldrh	r3, [r3, #0]
 80058c4:	1e5a      	subs	r2, r3, #1
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	62da      	str	r2, [r3, #44]	; 0x2c
 80058cc:	e085      	b.n	80059da <setFrequency+0x1fe>

	}else if ((speed == PWM_SPEED_16MHz_100us )
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 80058d4:	d029      	beq.n	800592a <setFrequency+0x14e>
		   || (speed == PWM_SPEED_20MHz_100us)
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80058dc:	d025      	beq.n	800592a <setFrequency+0x14e>
		   || (speed == PWM_SPEED_30MHz_100us)
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80058e4:	4293      	cmp	r3, r2
 80058e6:	d020      	beq.n	800592a <setFrequency+0x14e>
		   || (speed == PWM_SPEED_40MHz_100us)
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 80058ee:	d01c      	beq.n	800592a <setFrequency+0x14e>
		   || (speed == PWM_SPEED_50MHz_100us)
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80058f6:	4293      	cmp	r3, r2
 80058f8:	d017      	beq.n	800592a <setFrequency+0x14e>
		   || (speed == PWM_SPEED_60MHz_100us)
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	f241 7270 	movw	r2, #6000	; 0x1770
 8005900:	4293      	cmp	r3, r2
 8005902:	d012      	beq.n	800592a <setFrequency+0x14e>
		   || (speed == PWM_SPEED_70MHz_100us)
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	f641 3258 	movw	r2, #7000	; 0x1b58
 800590a:	4293      	cmp	r3, r2
 800590c:	d00d      	beq.n	800592a <setFrequency+0x14e>
		   || (speed == PWM_SPEED_80MHz_100us)
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 8005914:	d009      	beq.n	800592a <setFrequency+0x14e>
		   || (speed == PWM_SPEED_90MHz_100us)
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	f242 3228 	movw	r2, #9000	; 0x2328
 800591c:	4293      	cmp	r3, r2
 800591e:	d004      	beq.n	800592a <setFrequency+0x14e>
		   || (speed == PWM_SPEED_100MHz_100us)){
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	f242 7210 	movw	r2, #10000	; 0x2710
 8005926:	4293      	cmp	r3, r2
 8005928:	d10f      	bne.n	800594a <setFrequency+0x16e>

		periodo = ptrPwmHandler->config.periodo * 10   ;
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	899b      	ldrh	r3, [r3, #12]
 800592e:	461a      	mov	r2, r3
 8005930:	0092      	lsls	r2, r2, #2
 8005932:	4413      	add	r3, r2
 8005934:	005b      	lsls	r3, r3, #1
 8005936:	b29a      	uxth	r2, r3
 8005938:	4b2b      	ldr	r3, [pc, #172]	; (80059e8 <setFrequency+0x20c>)
 800593a:	801a      	strh	r2, [r3, #0]

		ptrPwmHandler->ptrTIMx->ARR = periodo - 1;
 800593c:	4b2a      	ldr	r3, [pc, #168]	; (80059e8 <setFrequency+0x20c>)
 800593e:	881b      	ldrh	r3, [r3, #0]
 8005940:	1e5a      	subs	r2, r3, #1
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	62da      	str	r2, [r3, #44]	; 0x2c
 8005948:	e047      	b.n	80059da <setFrequency+0x1fe>



	}else if ((speed == PWM_SPEED_16MHz_1ms)
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	f5b3 5f7a 	cmp.w	r3, #16000	; 0x3e80
 8005950:	d028      	beq.n	80059a4 <setFrequency+0x1c8>
		   || (speed == PWM_SPEED_20MHz_1ms)
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	f644 6220 	movw	r2, #20000	; 0x4e20
 8005958:	4293      	cmp	r3, r2
 800595a:	d023      	beq.n	80059a4 <setFrequency+0x1c8>
		   || (speed == PWM_SPEED_30MHz_1ms)
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	f247 5230 	movw	r2, #30000	; 0x7530
 8005962:	4293      	cmp	r3, r2
 8005964:	d01e      	beq.n	80059a4 <setFrequency+0x1c8>
		   || (speed == PWM_SPEED_40MHz_1ms)
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	f649 4240 	movw	r2, #40000	; 0x9c40
 800596c:	4293      	cmp	r3, r2
 800596e:	d019      	beq.n	80059a4 <setFrequency+0x1c8>
		   || (speed == PWM_SPEED_50MHz_1ms)
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	f24c 3250 	movw	r2, #50000	; 0xc350
 8005976:	4293      	cmp	r3, r2
 8005978:	d014      	beq.n	80059a4 <setFrequency+0x1c8>
		   || (speed == PWM_SPEED_60MHz_1ms)
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	f64e 2260 	movw	r2, #60000	; 0xea60
 8005980:	4293      	cmp	r3, r2
 8005982:	d00f      	beq.n	80059a4 <setFrequency+0x1c8>
		   || (speed == PWM_SPEED_70MHz_1ms)
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	4a19      	ldr	r2, [pc, #100]	; (80059ec <setFrequency+0x210>)
 8005988:	4293      	cmp	r3, r2
 800598a:	d00b      	beq.n	80059a4 <setFrequency+0x1c8>
		   || (speed == PWM_SPEED_80MHz_1ms)
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	4a18      	ldr	r2, [pc, #96]	; (80059f0 <setFrequency+0x214>)
 8005990:	4293      	cmp	r3, r2
 8005992:	d007      	beq.n	80059a4 <setFrequency+0x1c8>
		   || (speed == PWM_SPEED_90MHz_1ms)
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	4a17      	ldr	r2, [pc, #92]	; (80059f4 <setFrequency+0x218>)
 8005998:	4293      	cmp	r3, r2
 800599a:	d003      	beq.n	80059a4 <setFrequency+0x1c8>
		   || (speed == PWM_SPEED_100MHz_1ms)){
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	4a16      	ldr	r2, [pc, #88]	; (80059f8 <setFrequency+0x21c>)
 80059a0:	4293      	cmp	r3, r2
 80059a2:	d10a      	bne.n	80059ba <setFrequency+0x1de>

		periodo = ptrPwmHandler->config.periodo;
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	899a      	ldrh	r2, [r3, #12]
 80059a8:	4b0f      	ldr	r3, [pc, #60]	; (80059e8 <setFrequency+0x20c>)
 80059aa:	801a      	strh	r2, [r3, #0]

		ptrPwmHandler->ptrTIMx->ARR = periodo - 1;
 80059ac:	4b0e      	ldr	r3, [pc, #56]	; (80059e8 <setFrequency+0x20c>)
 80059ae:	881b      	ldrh	r3, [r3, #0]
 80059b0:	1e5a      	subs	r2, r3, #1
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	62da      	str	r2, [r3, #44]	; 0x2c
 80059b8:	e00f      	b.n	80059da <setFrequency+0x1fe>

	}else{
		periodo = ptrPwmHandler->config.periodo / 20;  //Se tiene el caso mas minimo posible, donde el contador cuenta cada 10 nanosegundos
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	899b      	ldrh	r3, [r3, #12]
 80059be:	4a0f      	ldr	r2, [pc, #60]	; (80059fc <setFrequency+0x220>)
 80059c0:	fba2 2303 	umull	r2, r3, r2, r3
 80059c4:	091b      	lsrs	r3, r3, #4
 80059c6:	b29a      	uxth	r2, r3
 80059c8:	4b07      	ldr	r3, [pc, #28]	; (80059e8 <setFrequency+0x20c>)
 80059ca:	801a      	strh	r2, [r3, #0]

		ptrPwmHandler->ptrTIMx->ARR = periodo - 1;
 80059cc:	4b06      	ldr	r3, [pc, #24]	; (80059e8 <setFrequency+0x20c>)
 80059ce:	881b      	ldrh	r3, [r3, #0]
 80059d0:	1e5a      	subs	r2, r3, #1
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	62da      	str	r2, [r3, #44]	; 0x2c
	}

}
 80059d8:	bf00      	nop
 80059da:	bf00      	nop
 80059dc:	3714      	adds	r7, #20
 80059de:	46bd      	mov	sp, r7
 80059e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e4:	4770      	bx	lr
 80059e6:	bf00      	nop
 80059e8:	2000061c 	.word	0x2000061c
 80059ec:	00011170 	.word	0x00011170
 80059f0:	00013880 	.word	0x00013880
 80059f4:	00015f90 	.word	0x00015f90
 80059f8:	000186a0 	.word	0x000186a0
 80059fc:	cccccccd 	.word	0xcccccccd

08005a00 <setDuttyCycle>:
	// Llamamos a la fucnión que cambia la frecuencia
	setFrequency(ptrPwmHandler);
}

/* El valor del dutty debe estar dado en valores de %, entre 0% y 100%*/
void setDuttyCycle(PWM_Handler_t *ptrPwmHandler){
 8005a00:	b590      	push	{r4, r7, lr}
 8005a02:	b08b      	sub	sp, #44	; 0x2c
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	6078      	str	r0, [r7, #4]

	// Seleccionamos el canal para configurar su dutty
	switch(ptrPwmHandler->config.channel){
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	791b      	ldrb	r3, [r3, #4]
 8005a0c:	2b03      	cmp	r3, #3
 8005a0e:	f200 80c3 	bhi.w	8005b98 <setDuttyCycle+0x198>
 8005a12:	a201      	add	r2, pc, #4	; (adr r2, 8005a18 <setDuttyCycle+0x18>)
 8005a14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a18:	08005a29 	.word	0x08005a29
 8005a1c:	08005a85 	.word	0x08005a85
 8005a20:	08005ae1 	.word	0x08005ae1
 8005a24:	08005b3d 	.word	0x08005b3d
	case PWM_CHANNEL_1:{
		double op = (ptrPwmHandler->config.duttyCicle) * periodo;
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	ed93 7a04 	vldr	s14, [r3, #16]
 8005a2e:	4b5d      	ldr	r3, [pc, #372]	; (8005ba4 <setDuttyCycle+0x1a4>)
 8005a30:	881b      	ldrh	r3, [r3, #0]
 8005a32:	ee07 3a90 	vmov	s15, r3
 8005a36:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005a3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a3e:	ee17 0a90 	vmov	r0, s15
 8005a42:	f7fa fd99 	bl	8000578 <__aeabi_f2d>
 8005a46:	4602      	mov	r2, r0
 8005a48:	460b      	mov	r3, r1
 8005a4a:	e9c7 2302 	strd	r2, r3, [r7, #8]
		ptrPwmHandler->ptrTIMx->CCR1 = (op)/100 -1;
 8005a4e:	f04f 0200 	mov.w	r2, #0
 8005a52:	4b55      	ldr	r3, [pc, #340]	; (8005ba8 <setDuttyCycle+0x1a8>)
 8005a54:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005a58:	f7fa ff10 	bl	800087c <__aeabi_ddiv>
 8005a5c:	4602      	mov	r2, r0
 8005a5e:	460b      	mov	r3, r1
 8005a60:	4610      	mov	r0, r2
 8005a62:	4619      	mov	r1, r3
 8005a64:	f04f 0200 	mov.w	r2, #0
 8005a68:	4b50      	ldr	r3, [pc, #320]	; (8005bac <setDuttyCycle+0x1ac>)
 8005a6a:	f7fa fc25 	bl	80002b8 <__aeabi_dsub>
 8005a6e:	4602      	mov	r2, r0
 8005a70:	460b      	mov	r3, r1
 8005a72:	4610      	mov	r0, r2
 8005a74:	4619      	mov	r1, r3
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681c      	ldr	r4, [r3, #0]
 8005a7a:	f7fb f8ad 	bl	8000bd8 <__aeabi_d2uiz>
 8005a7e:	4603      	mov	r3, r0
 8005a80:	6363      	str	r3, [r4, #52]	; 0x34
		break;
 8005a82:	e08a      	b.n	8005b9a <setDuttyCycle+0x19a>
	}

	case PWM_CHANNEL_2:{
		double op = (ptrPwmHandler->config.duttyCicle) * periodo;
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	ed93 7a04 	vldr	s14, [r3, #16]
 8005a8a:	4b46      	ldr	r3, [pc, #280]	; (8005ba4 <setDuttyCycle+0x1a4>)
 8005a8c:	881b      	ldrh	r3, [r3, #0]
 8005a8e:	ee07 3a90 	vmov	s15, r3
 8005a92:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005a96:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a9a:	ee17 0a90 	vmov	r0, s15
 8005a9e:	f7fa fd6b 	bl	8000578 <__aeabi_f2d>
 8005aa2:	4602      	mov	r2, r0
 8005aa4:	460b      	mov	r3, r1
 8005aa6:	e9c7 2304 	strd	r2, r3, [r7, #16]
		ptrPwmHandler->ptrTIMx->CCR2 = (op)/100 -1;
 8005aaa:	f04f 0200 	mov.w	r2, #0
 8005aae:	4b3e      	ldr	r3, [pc, #248]	; (8005ba8 <setDuttyCycle+0x1a8>)
 8005ab0:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8005ab4:	f7fa fee2 	bl	800087c <__aeabi_ddiv>
 8005ab8:	4602      	mov	r2, r0
 8005aba:	460b      	mov	r3, r1
 8005abc:	4610      	mov	r0, r2
 8005abe:	4619      	mov	r1, r3
 8005ac0:	f04f 0200 	mov.w	r2, #0
 8005ac4:	4b39      	ldr	r3, [pc, #228]	; (8005bac <setDuttyCycle+0x1ac>)
 8005ac6:	f7fa fbf7 	bl	80002b8 <__aeabi_dsub>
 8005aca:	4602      	mov	r2, r0
 8005acc:	460b      	mov	r3, r1
 8005ace:	4610      	mov	r0, r2
 8005ad0:	4619      	mov	r1, r3
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681c      	ldr	r4, [r3, #0]
 8005ad6:	f7fb f87f 	bl	8000bd8 <__aeabi_d2uiz>
 8005ada:	4603      	mov	r3, r0
 8005adc:	63a3      	str	r3, [r4, #56]	; 0x38
		break;
 8005ade:	e05c      	b.n	8005b9a <setDuttyCycle+0x19a>
	}

	case PWM_CHANNEL_3:{
		double op = (ptrPwmHandler->config.duttyCicle) * periodo;
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	ed93 7a04 	vldr	s14, [r3, #16]
 8005ae6:	4b2f      	ldr	r3, [pc, #188]	; (8005ba4 <setDuttyCycle+0x1a4>)
 8005ae8:	881b      	ldrh	r3, [r3, #0]
 8005aea:	ee07 3a90 	vmov	s15, r3
 8005aee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005af2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005af6:	ee17 0a90 	vmov	r0, s15
 8005afa:	f7fa fd3d 	bl	8000578 <__aeabi_f2d>
 8005afe:	4602      	mov	r2, r0
 8005b00:	460b      	mov	r3, r1
 8005b02:	e9c7 2306 	strd	r2, r3, [r7, #24]
		ptrPwmHandler->ptrTIMx->CCR3 = (op)/100 -1;
 8005b06:	f04f 0200 	mov.w	r2, #0
 8005b0a:	4b27      	ldr	r3, [pc, #156]	; (8005ba8 <setDuttyCycle+0x1a8>)
 8005b0c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8005b10:	f7fa feb4 	bl	800087c <__aeabi_ddiv>
 8005b14:	4602      	mov	r2, r0
 8005b16:	460b      	mov	r3, r1
 8005b18:	4610      	mov	r0, r2
 8005b1a:	4619      	mov	r1, r3
 8005b1c:	f04f 0200 	mov.w	r2, #0
 8005b20:	4b22      	ldr	r3, [pc, #136]	; (8005bac <setDuttyCycle+0x1ac>)
 8005b22:	f7fa fbc9 	bl	80002b8 <__aeabi_dsub>
 8005b26:	4602      	mov	r2, r0
 8005b28:	460b      	mov	r3, r1
 8005b2a:	4610      	mov	r0, r2
 8005b2c:	4619      	mov	r1, r3
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681c      	ldr	r4, [r3, #0]
 8005b32:	f7fb f851 	bl	8000bd8 <__aeabi_d2uiz>
 8005b36:	4603      	mov	r3, r0
 8005b38:	63e3      	str	r3, [r4, #60]	; 0x3c
		break;
 8005b3a:	e02e      	b.n	8005b9a <setDuttyCycle+0x19a>
	}

	case PWM_CHANNEL_4:{
		double op = (ptrPwmHandler->config.duttyCicle) * periodo;
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	ed93 7a04 	vldr	s14, [r3, #16]
 8005b42:	4b18      	ldr	r3, [pc, #96]	; (8005ba4 <setDuttyCycle+0x1a4>)
 8005b44:	881b      	ldrh	r3, [r3, #0]
 8005b46:	ee07 3a90 	vmov	s15, r3
 8005b4a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005b4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005b52:	ee17 0a90 	vmov	r0, s15
 8005b56:	f7fa fd0f 	bl	8000578 <__aeabi_f2d>
 8005b5a:	4602      	mov	r2, r0
 8005b5c:	460b      	mov	r3, r1
 8005b5e:	e9c7 2308 	strd	r2, r3, [r7, #32]
		ptrPwmHandler->ptrTIMx->CCR4 = (op)/100 -1;
 8005b62:	f04f 0200 	mov.w	r2, #0
 8005b66:	4b10      	ldr	r3, [pc, #64]	; (8005ba8 <setDuttyCycle+0x1a8>)
 8005b68:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8005b6c:	f7fa fe86 	bl	800087c <__aeabi_ddiv>
 8005b70:	4602      	mov	r2, r0
 8005b72:	460b      	mov	r3, r1
 8005b74:	4610      	mov	r0, r2
 8005b76:	4619      	mov	r1, r3
 8005b78:	f04f 0200 	mov.w	r2, #0
 8005b7c:	4b0b      	ldr	r3, [pc, #44]	; (8005bac <setDuttyCycle+0x1ac>)
 8005b7e:	f7fa fb9b 	bl	80002b8 <__aeabi_dsub>
 8005b82:	4602      	mov	r2, r0
 8005b84:	460b      	mov	r3, r1
 8005b86:	4610      	mov	r0, r2
 8005b88:	4619      	mov	r1, r3
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681c      	ldr	r4, [r3, #0]
 8005b8e:	f7fb f823 	bl	8000bd8 <__aeabi_d2uiz>
 8005b92:	4603      	mov	r3, r0
 8005b94:	6423      	str	r3, [r4, #64]	; 0x40
		break;
 8005b96:	e000      	b.n	8005b9a <setDuttyCycle+0x19a>
	}

	default:{
		break;
 8005b98:	bf00      	nop
	}

	}// fin del switch-case

}
 8005b9a:	bf00      	nop
 8005b9c:	372c      	adds	r7, #44	; 0x2c
 8005b9e:	46bd      	mov	sp, r7
 8005ba0:	bd90      	pop	{r4, r7, pc}
 8005ba2:	bf00      	nop
 8005ba4:	2000061c 	.word	0x2000061c
 8005ba8:	40590000 	.word	0x40590000
 8005bac:	3ff00000 	.word	0x3ff00000

08005bb0 <setDuttyCycleAfOpt>:


void setDuttyCycleAfOpt(PWM_Handler_t *ptrPwmHandler){
 8005bb0:	b590      	push	{r4, r7, lr}
 8005bb2:	b08b      	sub	sp, #44	; 0x2c
 8005bb4:	af00      	add	r7, sp, #0
 8005bb6:	6078      	str	r0, [r7, #4]

	// Seleccionamos el canal para configurar su dutty
	switch(ptrPwmHandler->config.channel){
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	791b      	ldrb	r3, [r3, #4]
 8005bbc:	2b03      	cmp	r3, #3
 8005bbe:	f200 80d3 	bhi.w	8005d68 <setDuttyCycleAfOpt+0x1b8>
 8005bc2:	a201      	add	r2, pc, #4	; (adr r2, 8005bc8 <setDuttyCycleAfOpt+0x18>)
 8005bc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bc8:	08005bd9 	.word	0x08005bd9
 8005bcc:	08005c3d 	.word	0x08005c3d
 8005bd0:	08005ca1 	.word	0x08005ca1
 8005bd4:	08005d05 	.word	0x08005d05
	case PWM_CHANNEL_1:{
		double op = (100-ptrPwmHandler->config.duttyCicle) * periodo;
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	edd3 7a04 	vldr	s15, [r3, #16]
 8005bde:	ed9f 7a65 	vldr	s14, [pc, #404]	; 8005d74 <setDuttyCycleAfOpt+0x1c4>
 8005be2:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005be6:	4b64      	ldr	r3, [pc, #400]	; (8005d78 <setDuttyCycleAfOpt+0x1c8>)
 8005be8:	881b      	ldrh	r3, [r3, #0]
 8005bea:	ee07 3a90 	vmov	s15, r3
 8005bee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005bf2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005bf6:	ee17 0a90 	vmov	r0, s15
 8005bfa:	f7fa fcbd 	bl	8000578 <__aeabi_f2d>
 8005bfe:	4602      	mov	r2, r0
 8005c00:	460b      	mov	r3, r1
 8005c02:	e9c7 2302 	strd	r2, r3, [r7, #8]
		ptrPwmHandler->ptrTIMx->CCR1 = (op)/100 - 1 ;
 8005c06:	f04f 0200 	mov.w	r2, #0
 8005c0a:	4b5c      	ldr	r3, [pc, #368]	; (8005d7c <setDuttyCycleAfOpt+0x1cc>)
 8005c0c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005c10:	f7fa fe34 	bl	800087c <__aeabi_ddiv>
 8005c14:	4602      	mov	r2, r0
 8005c16:	460b      	mov	r3, r1
 8005c18:	4610      	mov	r0, r2
 8005c1a:	4619      	mov	r1, r3
 8005c1c:	f04f 0200 	mov.w	r2, #0
 8005c20:	4b57      	ldr	r3, [pc, #348]	; (8005d80 <setDuttyCycleAfOpt+0x1d0>)
 8005c22:	f7fa fb49 	bl	80002b8 <__aeabi_dsub>
 8005c26:	4602      	mov	r2, r0
 8005c28:	460b      	mov	r3, r1
 8005c2a:	4610      	mov	r0, r2
 8005c2c:	4619      	mov	r1, r3
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681c      	ldr	r4, [r3, #0]
 8005c32:	f7fa ffd1 	bl	8000bd8 <__aeabi_d2uiz>
 8005c36:	4603      	mov	r3, r0
 8005c38:	6363      	str	r3, [r4, #52]	; 0x34
		break;
 8005c3a:	e096      	b.n	8005d6a <setDuttyCycleAfOpt+0x1ba>
	}

	case PWM_CHANNEL_2:{
		double op = (100-ptrPwmHandler->config.duttyCicle) * periodo;
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	edd3 7a04 	vldr	s15, [r3, #16]
 8005c42:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 8005d74 <setDuttyCycleAfOpt+0x1c4>
 8005c46:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005c4a:	4b4b      	ldr	r3, [pc, #300]	; (8005d78 <setDuttyCycleAfOpt+0x1c8>)
 8005c4c:	881b      	ldrh	r3, [r3, #0]
 8005c4e:	ee07 3a90 	vmov	s15, r3
 8005c52:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005c56:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c5a:	ee17 0a90 	vmov	r0, s15
 8005c5e:	f7fa fc8b 	bl	8000578 <__aeabi_f2d>
 8005c62:	4602      	mov	r2, r0
 8005c64:	460b      	mov	r3, r1
 8005c66:	e9c7 2304 	strd	r2, r3, [r7, #16]
		ptrPwmHandler->ptrTIMx->CCR2 = (op)/100 - 1;
 8005c6a:	f04f 0200 	mov.w	r2, #0
 8005c6e:	4b43      	ldr	r3, [pc, #268]	; (8005d7c <setDuttyCycleAfOpt+0x1cc>)
 8005c70:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8005c74:	f7fa fe02 	bl	800087c <__aeabi_ddiv>
 8005c78:	4602      	mov	r2, r0
 8005c7a:	460b      	mov	r3, r1
 8005c7c:	4610      	mov	r0, r2
 8005c7e:	4619      	mov	r1, r3
 8005c80:	f04f 0200 	mov.w	r2, #0
 8005c84:	4b3e      	ldr	r3, [pc, #248]	; (8005d80 <setDuttyCycleAfOpt+0x1d0>)
 8005c86:	f7fa fb17 	bl	80002b8 <__aeabi_dsub>
 8005c8a:	4602      	mov	r2, r0
 8005c8c:	460b      	mov	r3, r1
 8005c8e:	4610      	mov	r0, r2
 8005c90:	4619      	mov	r1, r3
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681c      	ldr	r4, [r3, #0]
 8005c96:	f7fa ff9f 	bl	8000bd8 <__aeabi_d2uiz>
 8005c9a:	4603      	mov	r3, r0
 8005c9c:	63a3      	str	r3, [r4, #56]	; 0x38
		break;
 8005c9e:	e064      	b.n	8005d6a <setDuttyCycleAfOpt+0x1ba>
	}

	case PWM_CHANNEL_3:{
		double op = (100-ptrPwmHandler->config.duttyCicle) * periodo;
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	edd3 7a04 	vldr	s15, [r3, #16]
 8005ca6:	ed9f 7a33 	vldr	s14, [pc, #204]	; 8005d74 <setDuttyCycleAfOpt+0x1c4>
 8005caa:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005cae:	4b32      	ldr	r3, [pc, #200]	; (8005d78 <setDuttyCycleAfOpt+0x1c8>)
 8005cb0:	881b      	ldrh	r3, [r3, #0]
 8005cb2:	ee07 3a90 	vmov	s15, r3
 8005cb6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005cba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005cbe:	ee17 0a90 	vmov	r0, s15
 8005cc2:	f7fa fc59 	bl	8000578 <__aeabi_f2d>
 8005cc6:	4602      	mov	r2, r0
 8005cc8:	460b      	mov	r3, r1
 8005cca:	e9c7 2306 	strd	r2, r3, [r7, #24]
		ptrPwmHandler->ptrTIMx->CCR3 = (op)/100 - 1;
 8005cce:	f04f 0200 	mov.w	r2, #0
 8005cd2:	4b2a      	ldr	r3, [pc, #168]	; (8005d7c <setDuttyCycleAfOpt+0x1cc>)
 8005cd4:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8005cd8:	f7fa fdd0 	bl	800087c <__aeabi_ddiv>
 8005cdc:	4602      	mov	r2, r0
 8005cde:	460b      	mov	r3, r1
 8005ce0:	4610      	mov	r0, r2
 8005ce2:	4619      	mov	r1, r3
 8005ce4:	f04f 0200 	mov.w	r2, #0
 8005ce8:	4b25      	ldr	r3, [pc, #148]	; (8005d80 <setDuttyCycleAfOpt+0x1d0>)
 8005cea:	f7fa fae5 	bl	80002b8 <__aeabi_dsub>
 8005cee:	4602      	mov	r2, r0
 8005cf0:	460b      	mov	r3, r1
 8005cf2:	4610      	mov	r0, r2
 8005cf4:	4619      	mov	r1, r3
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681c      	ldr	r4, [r3, #0]
 8005cfa:	f7fa ff6d 	bl	8000bd8 <__aeabi_d2uiz>
 8005cfe:	4603      	mov	r3, r0
 8005d00:	63e3      	str	r3, [r4, #60]	; 0x3c
		break;
 8005d02:	e032      	b.n	8005d6a <setDuttyCycleAfOpt+0x1ba>
	}

	case PWM_CHANNEL_4:{
		double op = (100-ptrPwmHandler->config.duttyCicle) * periodo;
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	edd3 7a04 	vldr	s15, [r3, #16]
 8005d0a:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8005d74 <setDuttyCycleAfOpt+0x1c4>
 8005d0e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005d12:	4b19      	ldr	r3, [pc, #100]	; (8005d78 <setDuttyCycleAfOpt+0x1c8>)
 8005d14:	881b      	ldrh	r3, [r3, #0]
 8005d16:	ee07 3a90 	vmov	s15, r3
 8005d1a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005d1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005d22:	ee17 0a90 	vmov	r0, s15
 8005d26:	f7fa fc27 	bl	8000578 <__aeabi_f2d>
 8005d2a:	4602      	mov	r2, r0
 8005d2c:	460b      	mov	r3, r1
 8005d2e:	e9c7 2308 	strd	r2, r3, [r7, #32]
		ptrPwmHandler->ptrTIMx->CCR4 = (op)/100 - 1;
 8005d32:	f04f 0200 	mov.w	r2, #0
 8005d36:	4b11      	ldr	r3, [pc, #68]	; (8005d7c <setDuttyCycleAfOpt+0x1cc>)
 8005d38:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8005d3c:	f7fa fd9e 	bl	800087c <__aeabi_ddiv>
 8005d40:	4602      	mov	r2, r0
 8005d42:	460b      	mov	r3, r1
 8005d44:	4610      	mov	r0, r2
 8005d46:	4619      	mov	r1, r3
 8005d48:	f04f 0200 	mov.w	r2, #0
 8005d4c:	4b0c      	ldr	r3, [pc, #48]	; (8005d80 <setDuttyCycleAfOpt+0x1d0>)
 8005d4e:	f7fa fab3 	bl	80002b8 <__aeabi_dsub>
 8005d52:	4602      	mov	r2, r0
 8005d54:	460b      	mov	r3, r1
 8005d56:	4610      	mov	r0, r2
 8005d58:	4619      	mov	r1, r3
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681c      	ldr	r4, [r3, #0]
 8005d5e:	f7fa ff3b 	bl	8000bd8 <__aeabi_d2uiz>
 8005d62:	4603      	mov	r3, r0
 8005d64:	6423      	str	r3, [r4, #64]	; 0x40
		break;
 8005d66:	e000      	b.n	8005d6a <setDuttyCycleAfOpt+0x1ba>
	}

	default:{
		break;
 8005d68:	bf00      	nop
	}

	}// fin del switch-case


}
 8005d6a:	bf00      	nop
 8005d6c:	372c      	adds	r7, #44	; 0x2c
 8005d6e:	46bd      	mov	sp, r7
 8005d70:	bd90      	pop	{r4, r7, pc}
 8005d72:	bf00      	nop
 8005d74:	42c80000 	.word	0x42c80000
 8005d78:	2000061c 	.word	0x2000061c
 8005d7c:	40590000 	.word	0x40590000
 8005d80:	3ff00000 	.word	0x3ff00000

08005d84 <disableOutput>:
		}
		}
}


uint8_t disableOutput(PWM_Handler_t *ptrPwmHandler){
 8005d84:	b480      	push	{r7}
 8005d86:	b083      	sub	sp, #12
 8005d88:	af00      	add	r7, sp, #0
 8005d8a:	6078      	str	r0, [r7, #4]

	switch (ptrPwmHandler->config.channel) {
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	791b      	ldrb	r3, [r3, #4]
 8005d90:	2b03      	cmp	r3, #3
 8005d92:	d82f      	bhi.n	8005df4 <disableOutput+0x70>
 8005d94:	a201      	add	r2, pc, #4	; (adr r2, 8005d9c <disableOutput+0x18>)
 8005d96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d9a:	bf00      	nop
 8005d9c:	08005dad 	.word	0x08005dad
 8005da0:	08005dbf 	.word	0x08005dbf
 8005da4:	08005dd1 	.word	0x08005dd1
 8005da8:	08005de3 	.word	0x08005de3
		case PWM_CHANNEL_1: {
			// Activamos la salida del canal 1
			ptrPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC1E;
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	6a1a      	ldr	r2, [r3, #32]
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	f022 0201 	bic.w	r2, r2, #1
 8005dba:	621a      	str	r2, [r3, #32]

			break;
 8005dbc:	e01b      	b.n	8005df6 <disableOutput+0x72>
		}

		case PWM_CHANNEL_2: {
			// Activamos la salida del canal 2
			ptrPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC2E;
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	6a1a      	ldr	r2, [r3, #32]
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	f022 0210 	bic.w	r2, r2, #16
 8005dcc:	621a      	str	r2, [r3, #32]

			break;
 8005dce:	e012      	b.n	8005df6 <disableOutput+0x72>
		}

		case PWM_CHANNEL_3: {
			// Activamos la salida del canal 3
			ptrPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC3E;
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	6a1a      	ldr	r2, [r3, #32]
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005dde:	621a      	str	r2, [r3, #32]

			break;
 8005de0:	e009      	b.n	8005df6 <disableOutput+0x72>
		}

		case PWM_CHANNEL_4: {
			// Activamos la salida del canal 4
			ptrPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC4E;
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	6a1a      	ldr	r2, [r3, #32]
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005df0:	621a      	str	r2, [r3, #32]

			break;
 8005df2:	e000      	b.n	8005df6 <disableOutput+0x72>
		}

		default: {
			break;
 8005df4:	bf00      	nop
		}
		}

	return RESET;
 8005df6:	2300      	movs	r3, #0
}
 8005df8:	4618      	mov	r0, r3
 8005dfa:	370c      	adds	r7, #12
 8005dfc:	46bd      	mov	sp, r7
 8005dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e02:	4770      	bx	lr

08005e04 <PWMx_Toggle>:

void PWMx_Toggle(PWM_Handler_t *ptrPwmHandler){
 8005e04:	b480      	push	{r7}
 8005e06:	b083      	sub	sp, #12
 8005e08:	af00      	add	r7, sp, #0
 8005e0a:	6078      	str	r0, [r7, #4]

	switch (ptrPwmHandler->config.channel) {
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	791b      	ldrb	r3, [r3, #4]
 8005e10:	2b03      	cmp	r3, #3
 8005e12:	d82f      	bhi.n	8005e74 <PWMx_Toggle+0x70>
 8005e14:	a201      	add	r2, pc, #4	; (adr r2, 8005e1c <PWMx_Toggle+0x18>)
 8005e16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e1a:	bf00      	nop
 8005e1c:	08005e2d 	.word	0x08005e2d
 8005e20:	08005e3f 	.word	0x08005e3f
 8005e24:	08005e51 	.word	0x08005e51
 8005e28:	08005e63 	.word	0x08005e63
			case PWM_CHANNEL_1: {
				// Activamos el polarity en este canal
				ptrPwmHandler->ptrTIMx->CCER ^= TIM_CCER_CC1P;
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	6a1a      	ldr	r2, [r3, #32]
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	f082 0202 	eor.w	r2, r2, #2
 8005e3a:	621a      	str	r2, [r3, #32]

				break;
 8005e3c:	e01b      	b.n	8005e76 <PWMx_Toggle+0x72>
			}

			case PWM_CHANNEL_2: {
				// Activamos el polarity en este canal
				ptrPwmHandler->ptrTIMx->CCER ^= TIM_CCER_CC2P;
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	6a1a      	ldr	r2, [r3, #32]
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	f082 0220 	eor.w	r2, r2, #32
 8005e4c:	621a      	str	r2, [r3, #32]

				break;
 8005e4e:	e012      	b.n	8005e76 <PWMx_Toggle+0x72>
			}

			case PWM_CHANNEL_3: {
				// Activamos el polarity en este canal
				ptrPwmHandler->ptrTIMx->CCER ^= TIM_CCER_CC3P;
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	6a1a      	ldr	r2, [r3, #32]
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	f482 7200 	eor.w	r2, r2, #512	; 0x200
 8005e5e:	621a      	str	r2, [r3, #32]

				break;
 8005e60:	e009      	b.n	8005e76 <PWMx_Toggle+0x72>
			}

			case PWM_CHANNEL_4: {
				// Activamos el polarity en este canal
				ptrPwmHandler->ptrTIMx->CCER ^= TIM_CCER_CC4P;
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	6a1a      	ldr	r2, [r3, #32]
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	f482 5200 	eor.w	r2, r2, #8192	; 0x2000
 8005e70:	621a      	str	r2, [r3, #32]

				break;
 8005e72:	e000      	b.n	8005e76 <PWMx_Toggle+0x72>
			}

			default: {
				break;
 8005e74:	bf00      	nop
			}
			}


}
 8005e76:	bf00      	nop
 8005e78:	370c      	adds	r7, #12
 8005e7a:	46bd      	mov	sp, r7
 8005e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e80:	4770      	bx	lr
 8005e82:	bf00      	nop

08005e84 <RCC_enableMaxFrequencies>:
#include "RCCHunMHz.h"
#include "GPIOxDriver.h"



void RCC_enableMaxFrequencies(uint8_t frequency){
 8005e84:	b580      	push	{r7, lr}
 8005e86:	b082      	sub	sp, #8
 8005e88:	af00      	add	r7, sp, #0
 8005e8a:	4603      	mov	r3, r0
 8005e8c:	71fb      	strb	r3, [r7, #7]

	//Nos aseguramos que el PLL esta apagado
	RCC->CR &= ~(RCC_CR_PLLON);
 8005e8e:	4b92      	ldr	r3, [pc, #584]	; (80060d8 <RCC_enableMaxFrequencies+0x254>)
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	4a91      	ldr	r2, [pc, #580]	; (80060d8 <RCC_enableMaxFrequencies+0x254>)
 8005e94:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005e98:	6013      	str	r3, [r2, #0]
	//Activamos el PWR parapoder activar el uso de 100MHz de velocidad
	RCC->APB1ENR = RCC_APB1ENR_PWREN;
 8005e9a:	4b8f      	ldr	r3, [pc, #572]	; (80060d8 <RCC_enableMaxFrequencies+0x254>)
 8005e9c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005ea0:	641a      	str	r2, [r3, #64]	; 0x40
	//Le damos la opcion al PWR de permitir al MCU para correr una frecuencia de maximo 100MHz
	PWR->CR |= (0b11 << 14);
 8005ea2:	4b8e      	ldr	r3, [pc, #568]	; (80060dc <RCC_enableMaxFrequencies+0x258>)
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	4a8d      	ldr	r2, [pc, #564]	; (80060dc <RCC_enableMaxFrequencies+0x258>)
 8005ea8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005eac:	6013      	str	r3, [r2, #0]


	//Antes de configurar el PLL referenciamos cual sera la fuente para el PLL, en nuestro caso sera el HSI sobre el mismo
	//registro
	RCC->PLLCFGR &= ~(0b1 << 22);
 8005eae:	4b8a      	ldr	r3, [pc, #552]	; (80060d8 <RCC_enableMaxFrequencies+0x254>)
 8005eb0:	685b      	ldr	r3, [r3, #4]
 8005eb2:	4a89      	ldr	r2, [pc, #548]	; (80060d8 <RCC_enableMaxFrequencies+0x254>)
 8005eb4:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8005eb8:	6053      	str	r3, [r2, #4]

	// Aqui si dependiendo de la velocidad que queramos usaremos unos multiplicadores y divisores especificos.
	// La formula es freqSys = freq input * (pllN/(pllM*pllP))

	switch (frequency) {
 8005eba:	79fb      	ldrb	r3, [r7, #7]
 8005ebc:	2b08      	cmp	r3, #8
 8005ebe:	f200 82fc 	bhi.w	80064ba <RCC_enableMaxFrequencies+0x636>
 8005ec2:	a201      	add	r2, pc, #4	; (adr r2, 8005ec8 <RCC_enableMaxFrequencies+0x44>)
 8005ec4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ec8:	08005eed 	.word	0x08005eed
 8005ecc:	08005f8f 	.word	0x08005f8f
 8005ed0:	08006031 	.word	0x08006031
 8005ed4:	080060e5 	.word	0x080060e5
 8005ed8:	08006187 	.word	0x08006187
 8005edc:	08006229 	.word	0x08006229
 8005ee0:	080062d5 	.word	0x080062d5
 8005ee4:	08006377 	.word	0x08006377
 8005ee8:	08006419 	.word	0x08006419
		case RCC_20MHz:{
			//freqsys = 16MHz * (120/(16*6)) =  20MHz
			RCC->PLLCFGR &= ~(0xFF << RCC_PLLCFGR_PLLM_Pos);
 8005eec:	4b7a      	ldr	r3, [pc, #488]	; (80060d8 <RCC_enableMaxFrequencies+0x254>)
 8005eee:	685b      	ldr	r3, [r3, #4]
 8005ef0:	4a79      	ldr	r2, [pc, #484]	; (80060d8 <RCC_enableMaxFrequencies+0x254>)
 8005ef2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005ef6:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (16 << RCC_PLLCFGR_PLLM_Pos);
 8005ef8:	4b77      	ldr	r3, [pc, #476]	; (80060d8 <RCC_enableMaxFrequencies+0x254>)
 8005efa:	685b      	ldr	r3, [r3, #4]
 8005efc:	4a76      	ldr	r2, [pc, #472]	; (80060d8 <RCC_enableMaxFrequencies+0x254>)
 8005efe:	f043 0310 	orr.w	r3, r3, #16
 8005f02:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0x1FF << RCC_PLLCFGR_PLLN_Pos);
 8005f04:	4b74      	ldr	r3, [pc, #464]	; (80060d8 <RCC_enableMaxFrequencies+0x254>)
 8005f06:	685b      	ldr	r3, [r3, #4]
 8005f08:	4a73      	ldr	r2, [pc, #460]	; (80060d8 <RCC_enableMaxFrequencies+0x254>)
 8005f0a:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8005f0e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005f12:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (120 << RCC_PLLCFGR_PLLN_Pos);
 8005f14:	4b70      	ldr	r3, [pc, #448]	; (80060d8 <RCC_enableMaxFrequencies+0x254>)
 8005f16:	685b      	ldr	r3, [r3, #4]
 8005f18:	4a6f      	ldr	r2, [pc, #444]	; (80060d8 <RCC_enableMaxFrequencies+0x254>)
 8005f1a:	f443 53f0 	orr.w	r3, r3, #7680	; 0x1e00
 8005f1e:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0b11 << RCC_PLLCFGR_PLLP_Pos);
 8005f20:	4b6d      	ldr	r3, [pc, #436]	; (80060d8 <RCC_enableMaxFrequencies+0x254>)
 8005f22:	685b      	ldr	r3, [r3, #4]
 8005f24:	4a6c      	ldr	r2, [pc, #432]	; (80060d8 <RCC_enableMaxFrequencies+0x254>)
 8005f26:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8005f2a:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (0b10 << RCC_PLLCFGR_PLLP_Pos); // Division por 6 en el pllP
 8005f2c:	4b6a      	ldr	r3, [pc, #424]	; (80060d8 <RCC_enableMaxFrequencies+0x254>)
 8005f2e:	685b      	ldr	r3, [r3, #4]
 8005f30:	4a69      	ldr	r2, [pc, #420]	; (80060d8 <RCC_enableMaxFrequencies+0x254>)
 8005f32:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005f36:	6053      	str	r3, [r2, #4]


			//Seleccionamos los preescalers adecuados para los AHB y APBx en el registro RCC_CFGR No se divide nada en este caso
			RCC->CFGR &= ~(0b1000 << 4); // Division del AHB por 1
 8005f38:	4b67      	ldr	r3, [pc, #412]	; (80060d8 <RCC_enableMaxFrequencies+0x254>)
 8005f3a:	689b      	ldr	r3, [r3, #8]
 8005f3c:	4a66      	ldr	r2, [pc, #408]	; (80060d8 <RCC_enableMaxFrequencies+0x254>)
 8005f3e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005f42:	6093      	str	r3, [r2, #8]
			RCC->CFGR &= ~(0b100 << 13); // division del APB2 por 1
 8005f44:	4b64      	ldr	r3, [pc, #400]	; (80060d8 <RCC_enableMaxFrequencies+0x254>)
 8005f46:	689b      	ldr	r3, [r3, #8]
 8005f48:	4a63      	ldr	r2, [pc, #396]	; (80060d8 <RCC_enableMaxFrequencies+0x254>)
 8005f4a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005f4e:	6093      	str	r3, [r2, #8]
			RCC->CFGR &= ~(0b100 << 10); // Division del APB1 por 1
 8005f50:	4b61      	ldr	r3, [pc, #388]	; (80060d8 <RCC_enableMaxFrequencies+0x254>)
 8005f52:	689b      	ldr	r3, [r3, #8]
 8005f54:	4a60      	ldr	r2, [pc, #384]	; (80060d8 <RCC_enableMaxFrequencies+0x254>)
 8005f56:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005f5a:	6093      	str	r3, [r2, #8]

			//Configurado el PLL para salida de 100MHz entonces ya podemos activar el PLL
			RCC->CR |= RCC_CR_PLLON;
 8005f5c:	4b5e      	ldr	r3, [pc, #376]	; (80060d8 <RCC_enableMaxFrequencies+0x254>)
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	4a5d      	ldr	r2, [pc, #372]	; (80060d8 <RCC_enableMaxFrequencies+0x254>)
 8005f62:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005f66:	6013      	str	r3, [r2, #0]
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 8005f68:	e000      	b.n	8005f6c <RCC_enableMaxFrequencies+0xe8>
				__NOP();
 8005f6a:	bf00      	nop
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 8005f6c:	4b5a      	ldr	r3, [pc, #360]	; (80060d8 <RCC_enableMaxFrequencies+0x254>)
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d0f8      	beq.n	8005f6a <RCC_enableMaxFrequencies+0xe6>
			}

			//Antes de configurar el PLL del RCC, debemos cambiar la velocidad de lectura de la memoria flash
			FLASH->ACR &= ~(0xF << FLASH_ACR_LATENCY_Pos);
 8005f78:	4b59      	ldr	r3, [pc, #356]	; (80060e0 <RCC_enableMaxFrequencies+0x25c>)
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	4a58      	ldr	r2, [pc, #352]	; (80060e0 <RCC_enableMaxFrequencies+0x25c>)
 8005f7e:	f023 030f 	bic.w	r3, r3, #15
 8005f82:	6013      	str	r3, [r2, #0]
			FLASH->ACR |= (0b000 << FLASH_ACR_LATENCY_Pos);
 8005f84:	4b56      	ldr	r3, [pc, #344]	; (80060e0 <RCC_enableMaxFrequencies+0x25c>)
 8005f86:	4a56      	ldr	r2, [pc, #344]	; (80060e0 <RCC_enableMaxFrequencies+0x25c>)
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	6013      	str	r3, [r2, #0]

			break;
 8005f8c:	e296      	b.n	80064bc <RCC_enableMaxFrequencies+0x638>
		}case RCC_30MHz:{
			//freqsys = 16MHz * (120/(16*4)) =  30MHz
			RCC->PLLCFGR &= ~(0xFF << RCC_PLLCFGR_PLLM_Pos);
 8005f8e:	4b52      	ldr	r3, [pc, #328]	; (80060d8 <RCC_enableMaxFrequencies+0x254>)
 8005f90:	685b      	ldr	r3, [r3, #4]
 8005f92:	4a51      	ldr	r2, [pc, #324]	; (80060d8 <RCC_enableMaxFrequencies+0x254>)
 8005f94:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005f98:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (16 << RCC_PLLCFGR_PLLM_Pos);
 8005f9a:	4b4f      	ldr	r3, [pc, #316]	; (80060d8 <RCC_enableMaxFrequencies+0x254>)
 8005f9c:	685b      	ldr	r3, [r3, #4]
 8005f9e:	4a4e      	ldr	r2, [pc, #312]	; (80060d8 <RCC_enableMaxFrequencies+0x254>)
 8005fa0:	f043 0310 	orr.w	r3, r3, #16
 8005fa4:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0x1FF << RCC_PLLCFGR_PLLN_Pos);
 8005fa6:	4b4c      	ldr	r3, [pc, #304]	; (80060d8 <RCC_enableMaxFrequencies+0x254>)
 8005fa8:	685b      	ldr	r3, [r3, #4]
 8005faa:	4a4b      	ldr	r2, [pc, #300]	; (80060d8 <RCC_enableMaxFrequencies+0x254>)
 8005fac:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8005fb0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005fb4:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (120 << RCC_PLLCFGR_PLLN_Pos);
 8005fb6:	4b48      	ldr	r3, [pc, #288]	; (80060d8 <RCC_enableMaxFrequencies+0x254>)
 8005fb8:	685b      	ldr	r3, [r3, #4]
 8005fba:	4a47      	ldr	r2, [pc, #284]	; (80060d8 <RCC_enableMaxFrequencies+0x254>)
 8005fbc:	f443 53f0 	orr.w	r3, r3, #7680	; 0x1e00
 8005fc0:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0b11 << RCC_PLLCFGR_PLLP_Pos);
 8005fc2:	4b45      	ldr	r3, [pc, #276]	; (80060d8 <RCC_enableMaxFrequencies+0x254>)
 8005fc4:	685b      	ldr	r3, [r3, #4]
 8005fc6:	4a44      	ldr	r2, [pc, #272]	; (80060d8 <RCC_enableMaxFrequencies+0x254>)
 8005fc8:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8005fcc:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (0b01 << RCC_PLLCFGR_PLLP_Pos); // Division por 4 en el pllP
 8005fce:	4b42      	ldr	r3, [pc, #264]	; (80060d8 <RCC_enableMaxFrequencies+0x254>)
 8005fd0:	685b      	ldr	r3, [r3, #4]
 8005fd2:	4a41      	ldr	r2, [pc, #260]	; (80060d8 <RCC_enableMaxFrequencies+0x254>)
 8005fd4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005fd8:	6053      	str	r3, [r2, #4]

			//Seleccionamos los preescalers adecuados para los AHB y APBx en el registro RCC_CFGR No se divide nada en este caso
			RCC->CFGR &= ~(0b1000 << 4); // Division del AHB por 1
 8005fda:	4b3f      	ldr	r3, [pc, #252]	; (80060d8 <RCC_enableMaxFrequencies+0x254>)
 8005fdc:	689b      	ldr	r3, [r3, #8]
 8005fde:	4a3e      	ldr	r2, [pc, #248]	; (80060d8 <RCC_enableMaxFrequencies+0x254>)
 8005fe0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005fe4:	6093      	str	r3, [r2, #8]
			RCC->CFGR &= ~(0b100 << 13); // division del APB2 por 1
 8005fe6:	4b3c      	ldr	r3, [pc, #240]	; (80060d8 <RCC_enableMaxFrequencies+0x254>)
 8005fe8:	689b      	ldr	r3, [r3, #8]
 8005fea:	4a3b      	ldr	r2, [pc, #236]	; (80060d8 <RCC_enableMaxFrequencies+0x254>)
 8005fec:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005ff0:	6093      	str	r3, [r2, #8]
			RCC->CFGR &= ~(0b100 << 10); // Division del APB1 por 1
 8005ff2:	4b39      	ldr	r3, [pc, #228]	; (80060d8 <RCC_enableMaxFrequencies+0x254>)
 8005ff4:	689b      	ldr	r3, [r3, #8]
 8005ff6:	4a38      	ldr	r2, [pc, #224]	; (80060d8 <RCC_enableMaxFrequencies+0x254>)
 8005ff8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005ffc:	6093      	str	r3, [r2, #8]

			//Configurado el PLL para salida de 100MHz entonces ya podemos activar el PLL
			RCC->CR |= RCC_CR_PLLON;
 8005ffe:	4b36      	ldr	r3, [pc, #216]	; (80060d8 <RCC_enableMaxFrequencies+0x254>)
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	4a35      	ldr	r2, [pc, #212]	; (80060d8 <RCC_enableMaxFrequencies+0x254>)
 8006004:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006008:	6013      	str	r3, [r2, #0]
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 800600a:	e000      	b.n	800600e <RCC_enableMaxFrequencies+0x18a>
				__NOP();
 800600c:	bf00      	nop
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 800600e:	4b32      	ldr	r3, [pc, #200]	; (80060d8 <RCC_enableMaxFrequencies+0x254>)
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006016:	2b00      	cmp	r3, #0
 8006018:	d0f8      	beq.n	800600c <RCC_enableMaxFrequencies+0x188>
			}

			//Antes de configurar el PLL del RCC, debemos cambiar la velocidad de lectura de la memoria flash
			FLASH->ACR &= ~(0xF << FLASH_ACR_LATENCY_Pos);
 800601a:	4b31      	ldr	r3, [pc, #196]	; (80060e0 <RCC_enableMaxFrequencies+0x25c>)
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	4a30      	ldr	r2, [pc, #192]	; (80060e0 <RCC_enableMaxFrequencies+0x25c>)
 8006020:	f023 030f 	bic.w	r3, r3, #15
 8006024:	6013      	str	r3, [r2, #0]
			FLASH->ACR |= (0b000 << FLASH_ACR_LATENCY_Pos);
 8006026:	4b2e      	ldr	r3, [pc, #184]	; (80060e0 <RCC_enableMaxFrequencies+0x25c>)
 8006028:	4a2d      	ldr	r2, [pc, #180]	; (80060e0 <RCC_enableMaxFrequencies+0x25c>)
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	6013      	str	r3, [r2, #0]

			break;
 800602e:	e245      	b.n	80064bc <RCC_enableMaxFrequencies+0x638>
		}case RCC_40MHz:{
			//freqsys = 16MHz * (240/(16*6)) =  40MHz
			RCC->PLLCFGR &= ~(0xFF << RCC_PLLCFGR_PLLM_Pos);
 8006030:	4b29      	ldr	r3, [pc, #164]	; (80060d8 <RCC_enableMaxFrequencies+0x254>)
 8006032:	685b      	ldr	r3, [r3, #4]
 8006034:	4a28      	ldr	r2, [pc, #160]	; (80060d8 <RCC_enableMaxFrequencies+0x254>)
 8006036:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800603a:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (16 << RCC_PLLCFGR_PLLM_Pos);
 800603c:	4b26      	ldr	r3, [pc, #152]	; (80060d8 <RCC_enableMaxFrequencies+0x254>)
 800603e:	685b      	ldr	r3, [r3, #4]
 8006040:	4a25      	ldr	r2, [pc, #148]	; (80060d8 <RCC_enableMaxFrequencies+0x254>)
 8006042:	f043 0310 	orr.w	r3, r3, #16
 8006046:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0x1FF << RCC_PLLCFGR_PLLN_Pos);
 8006048:	4b23      	ldr	r3, [pc, #140]	; (80060d8 <RCC_enableMaxFrequencies+0x254>)
 800604a:	685b      	ldr	r3, [r3, #4]
 800604c:	4a22      	ldr	r2, [pc, #136]	; (80060d8 <RCC_enableMaxFrequencies+0x254>)
 800604e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8006052:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006056:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (240 << RCC_PLLCFGR_PLLN_Pos);
 8006058:	4b1f      	ldr	r3, [pc, #124]	; (80060d8 <RCC_enableMaxFrequencies+0x254>)
 800605a:	685b      	ldr	r3, [r3, #4]
 800605c:	4a1e      	ldr	r2, [pc, #120]	; (80060d8 <RCC_enableMaxFrequencies+0x254>)
 800605e:	f443 5370 	orr.w	r3, r3, #15360	; 0x3c00
 8006062:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0b11 << RCC_PLLCFGR_PLLP_Pos);
 8006064:	4b1c      	ldr	r3, [pc, #112]	; (80060d8 <RCC_enableMaxFrequencies+0x254>)
 8006066:	685b      	ldr	r3, [r3, #4]
 8006068:	4a1b      	ldr	r2, [pc, #108]	; (80060d8 <RCC_enableMaxFrequencies+0x254>)
 800606a:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800606e:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (0b10 << RCC_PLLCFGR_PLLP_Pos); // Division por 6 en el pllP
 8006070:	4b19      	ldr	r3, [pc, #100]	; (80060d8 <RCC_enableMaxFrequencies+0x254>)
 8006072:	685b      	ldr	r3, [r3, #4]
 8006074:	4a18      	ldr	r2, [pc, #96]	; (80060d8 <RCC_enableMaxFrequencies+0x254>)
 8006076:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800607a:	6053      	str	r3, [r2, #4]

			//Seleccionamos los preescalers adecuados para los AHB y APBx en el registro RCC_CFGR No se divide nada en este caso
			RCC->CFGR &= ~(0b1000 << 4); // Division del AHB por 1
 800607c:	4b16      	ldr	r3, [pc, #88]	; (80060d8 <RCC_enableMaxFrequencies+0x254>)
 800607e:	689b      	ldr	r3, [r3, #8]
 8006080:	4a15      	ldr	r2, [pc, #84]	; (80060d8 <RCC_enableMaxFrequencies+0x254>)
 8006082:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006086:	6093      	str	r3, [r2, #8]
			RCC->CFGR &= ~(0b100 << 13); // division del APB2 por 1
 8006088:	4b13      	ldr	r3, [pc, #76]	; (80060d8 <RCC_enableMaxFrequencies+0x254>)
 800608a:	689b      	ldr	r3, [r3, #8]
 800608c:	4a12      	ldr	r2, [pc, #72]	; (80060d8 <RCC_enableMaxFrequencies+0x254>)
 800608e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006092:	6093      	str	r3, [r2, #8]
			RCC->CFGR &= ~(0b100 << 10); // Division del APB1 por 1
 8006094:	4b10      	ldr	r3, [pc, #64]	; (80060d8 <RCC_enableMaxFrequencies+0x254>)
 8006096:	689b      	ldr	r3, [r3, #8]
 8006098:	4a0f      	ldr	r2, [pc, #60]	; (80060d8 <RCC_enableMaxFrequencies+0x254>)
 800609a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800609e:	6093      	str	r3, [r2, #8]

			//Configurado el PLL para salida de 100MHz entonces ya podemos activar el PLL
			RCC->CR |= RCC_CR_PLLON;
 80060a0:	4b0d      	ldr	r3, [pc, #52]	; (80060d8 <RCC_enableMaxFrequencies+0x254>)
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	4a0c      	ldr	r2, [pc, #48]	; (80060d8 <RCC_enableMaxFrequencies+0x254>)
 80060a6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80060aa:	6013      	str	r3, [r2, #0]
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 80060ac:	e000      	b.n	80060b0 <RCC_enableMaxFrequencies+0x22c>
				__NOP();
 80060ae:	bf00      	nop
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 80060b0:	4b09      	ldr	r3, [pc, #36]	; (80060d8 <RCC_enableMaxFrequencies+0x254>)
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d0f8      	beq.n	80060ae <RCC_enableMaxFrequencies+0x22a>
			}

			//Antes de configurar el PLL del RCC, debemos cambiar la velocidad de lectura de la memoria flash
			FLASH->ACR &= ~(0xF << FLASH_ACR_LATENCY_Pos);
 80060bc:	4b08      	ldr	r3, [pc, #32]	; (80060e0 <RCC_enableMaxFrequencies+0x25c>)
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	4a07      	ldr	r2, [pc, #28]	; (80060e0 <RCC_enableMaxFrequencies+0x25c>)
 80060c2:	f023 030f 	bic.w	r3, r3, #15
 80060c6:	6013      	str	r3, [r2, #0]
			FLASH->ACR |= (0b001 << FLASH_ACR_LATENCY_Pos);
 80060c8:	4b05      	ldr	r3, [pc, #20]	; (80060e0 <RCC_enableMaxFrequencies+0x25c>)
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	4a04      	ldr	r2, [pc, #16]	; (80060e0 <RCC_enableMaxFrequencies+0x25c>)
 80060ce:	f043 0301 	orr.w	r3, r3, #1
 80060d2:	6013      	str	r3, [r2, #0]


			break;
 80060d4:	e1f2      	b.n	80064bc <RCC_enableMaxFrequencies+0x638>
 80060d6:	bf00      	nop
 80060d8:	40023800 	.word	0x40023800
 80060dc:	40007000 	.word	0x40007000
 80060e0:	40023c00 	.word	0x40023c00
		}case RCC_50MHz:{
			//freqsys = 16MHz * (100/(16*2)) =  50MHz
			RCC->PLLCFGR &= ~(0xFF << RCC_PLLCFGR_PLLM_Pos);
 80060e4:	4b79      	ldr	r3, [pc, #484]	; (80062cc <RCC_enableMaxFrequencies+0x448>)
 80060e6:	685b      	ldr	r3, [r3, #4]
 80060e8:	4a78      	ldr	r2, [pc, #480]	; (80062cc <RCC_enableMaxFrequencies+0x448>)
 80060ea:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80060ee:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (16 << RCC_PLLCFGR_PLLM_Pos);
 80060f0:	4b76      	ldr	r3, [pc, #472]	; (80062cc <RCC_enableMaxFrequencies+0x448>)
 80060f2:	685b      	ldr	r3, [r3, #4]
 80060f4:	4a75      	ldr	r2, [pc, #468]	; (80062cc <RCC_enableMaxFrequencies+0x448>)
 80060f6:	f043 0310 	orr.w	r3, r3, #16
 80060fa:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0x1FF << RCC_PLLCFGR_PLLN_Pos);
 80060fc:	4b73      	ldr	r3, [pc, #460]	; (80062cc <RCC_enableMaxFrequencies+0x448>)
 80060fe:	685b      	ldr	r3, [r3, #4]
 8006100:	4a72      	ldr	r2, [pc, #456]	; (80062cc <RCC_enableMaxFrequencies+0x448>)
 8006102:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8006106:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800610a:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (100 << RCC_PLLCFGR_PLLN_Pos);
 800610c:	4b6f      	ldr	r3, [pc, #444]	; (80062cc <RCC_enableMaxFrequencies+0x448>)
 800610e:	685b      	ldr	r3, [r3, #4]
 8006110:	4a6e      	ldr	r2, [pc, #440]	; (80062cc <RCC_enableMaxFrequencies+0x448>)
 8006112:	f443 53c8 	orr.w	r3, r3, #6400	; 0x1900
 8006116:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0b11 << RCC_PLLCFGR_PLLP_Pos);
 8006118:	4b6c      	ldr	r3, [pc, #432]	; (80062cc <RCC_enableMaxFrequencies+0x448>)
 800611a:	685b      	ldr	r3, [r3, #4]
 800611c:	4a6b      	ldr	r2, [pc, #428]	; (80062cc <RCC_enableMaxFrequencies+0x448>)
 800611e:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8006122:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (0b00 << RCC_PLLCFGR_PLLP_Pos); // Division por 2 en el pllP
 8006124:	4b69      	ldr	r3, [pc, #420]	; (80062cc <RCC_enableMaxFrequencies+0x448>)
 8006126:	4a69      	ldr	r2, [pc, #420]	; (80062cc <RCC_enableMaxFrequencies+0x448>)
 8006128:	685b      	ldr	r3, [r3, #4]
 800612a:	6053      	str	r3, [r2, #4]

			//Seleccionamos los preescalers adecuados para los AHB y APBx en el registro RCC_CFGR No se divide nada en este caso
			RCC->CFGR &= ~(0b1000 << 4); // Division del AHB por 1
 800612c:	4b67      	ldr	r3, [pc, #412]	; (80062cc <RCC_enableMaxFrequencies+0x448>)
 800612e:	689b      	ldr	r3, [r3, #8]
 8006130:	4a66      	ldr	r2, [pc, #408]	; (80062cc <RCC_enableMaxFrequencies+0x448>)
 8006132:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006136:	6093      	str	r3, [r2, #8]
			RCC->CFGR &= ~(0b100 << 13); // division del APB2 por 1
 8006138:	4b64      	ldr	r3, [pc, #400]	; (80062cc <RCC_enableMaxFrequencies+0x448>)
 800613a:	689b      	ldr	r3, [r3, #8]
 800613c:	4a63      	ldr	r2, [pc, #396]	; (80062cc <RCC_enableMaxFrequencies+0x448>)
 800613e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006142:	6093      	str	r3, [r2, #8]
			RCC->CFGR &= ~(0b100 << 10); // Division del APB1 por 1
 8006144:	4b61      	ldr	r3, [pc, #388]	; (80062cc <RCC_enableMaxFrequencies+0x448>)
 8006146:	689b      	ldr	r3, [r3, #8]
 8006148:	4a60      	ldr	r2, [pc, #384]	; (80062cc <RCC_enableMaxFrequencies+0x448>)
 800614a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800614e:	6093      	str	r3, [r2, #8]

			//Configurado el PLL para salida de 100MHz entonces ya podemos activar el PLL
			RCC->CR |= RCC_CR_PLLON;
 8006150:	4b5e      	ldr	r3, [pc, #376]	; (80062cc <RCC_enableMaxFrequencies+0x448>)
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	4a5d      	ldr	r2, [pc, #372]	; (80062cc <RCC_enableMaxFrequencies+0x448>)
 8006156:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800615a:	6013      	str	r3, [r2, #0]
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 800615c:	e000      	b.n	8006160 <RCC_enableMaxFrequencies+0x2dc>
				__NOP();
 800615e:	bf00      	nop
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 8006160:	4b5a      	ldr	r3, [pc, #360]	; (80062cc <RCC_enableMaxFrequencies+0x448>)
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006168:	2b00      	cmp	r3, #0
 800616a:	d0f8      	beq.n	800615e <RCC_enableMaxFrequencies+0x2da>
			}

			//Antes de configurar el PLL del RCC, debemos cambiar la velocidad de lectura de la memoria flash
			FLASH->ACR &= ~(0xF << FLASH_ACR_LATENCY_Pos);
 800616c:	4b58      	ldr	r3, [pc, #352]	; (80062d0 <RCC_enableMaxFrequencies+0x44c>)
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	4a57      	ldr	r2, [pc, #348]	; (80062d0 <RCC_enableMaxFrequencies+0x44c>)
 8006172:	f023 030f 	bic.w	r3, r3, #15
 8006176:	6013      	str	r3, [r2, #0]
			FLASH->ACR |= (0b001 << FLASH_ACR_LATENCY_Pos);
 8006178:	4b55      	ldr	r3, [pc, #340]	; (80062d0 <RCC_enableMaxFrequencies+0x44c>)
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	4a54      	ldr	r2, [pc, #336]	; (80062d0 <RCC_enableMaxFrequencies+0x44c>)
 800617e:	f043 0301 	orr.w	r3, r3, #1
 8006182:	6013      	str	r3, [r2, #0]

			break;
 8006184:	e19a      	b.n	80064bc <RCC_enableMaxFrequencies+0x638>
		}case RCC_60MHz:{
			//freqsys = 16MHz * (120/(16*2)) =  60MHz
			RCC->PLLCFGR &= ~(0xFF << RCC_PLLCFGR_PLLM_Pos);
 8006186:	4b51      	ldr	r3, [pc, #324]	; (80062cc <RCC_enableMaxFrequencies+0x448>)
 8006188:	685b      	ldr	r3, [r3, #4]
 800618a:	4a50      	ldr	r2, [pc, #320]	; (80062cc <RCC_enableMaxFrequencies+0x448>)
 800618c:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8006190:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (16 << RCC_PLLCFGR_PLLM_Pos);
 8006192:	4b4e      	ldr	r3, [pc, #312]	; (80062cc <RCC_enableMaxFrequencies+0x448>)
 8006194:	685b      	ldr	r3, [r3, #4]
 8006196:	4a4d      	ldr	r2, [pc, #308]	; (80062cc <RCC_enableMaxFrequencies+0x448>)
 8006198:	f043 0310 	orr.w	r3, r3, #16
 800619c:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0x1FF << RCC_PLLCFGR_PLLN_Pos);
 800619e:	4b4b      	ldr	r3, [pc, #300]	; (80062cc <RCC_enableMaxFrequencies+0x448>)
 80061a0:	685b      	ldr	r3, [r3, #4]
 80061a2:	4a4a      	ldr	r2, [pc, #296]	; (80062cc <RCC_enableMaxFrequencies+0x448>)
 80061a4:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80061a8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80061ac:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (120 << RCC_PLLCFGR_PLLN_Pos);
 80061ae:	4b47      	ldr	r3, [pc, #284]	; (80062cc <RCC_enableMaxFrequencies+0x448>)
 80061b0:	685b      	ldr	r3, [r3, #4]
 80061b2:	4a46      	ldr	r2, [pc, #280]	; (80062cc <RCC_enableMaxFrequencies+0x448>)
 80061b4:	f443 53f0 	orr.w	r3, r3, #7680	; 0x1e00
 80061b8:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0b11 << RCC_PLLCFGR_PLLP_Pos);
 80061ba:	4b44      	ldr	r3, [pc, #272]	; (80062cc <RCC_enableMaxFrequencies+0x448>)
 80061bc:	685b      	ldr	r3, [r3, #4]
 80061be:	4a43      	ldr	r2, [pc, #268]	; (80062cc <RCC_enableMaxFrequencies+0x448>)
 80061c0:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80061c4:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (0b00 << RCC_PLLCFGR_PLLP_Pos); // Division por 2 en el pllP
 80061c6:	4b41      	ldr	r3, [pc, #260]	; (80062cc <RCC_enableMaxFrequencies+0x448>)
 80061c8:	4a40      	ldr	r2, [pc, #256]	; (80062cc <RCC_enableMaxFrequencies+0x448>)
 80061ca:	685b      	ldr	r3, [r3, #4]
 80061cc:	6053      	str	r3, [r2, #4]

			//Seleccionamos los preescalers adecuados para los AHB y APBx en el registro RCC_CFGR
			RCC->CFGR &= ~(0b1000 << 4); // Division del AHB por 1
 80061ce:	4b3f      	ldr	r3, [pc, #252]	; (80062cc <RCC_enableMaxFrequencies+0x448>)
 80061d0:	689b      	ldr	r3, [r3, #8]
 80061d2:	4a3e      	ldr	r2, [pc, #248]	; (80062cc <RCC_enableMaxFrequencies+0x448>)
 80061d4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80061d8:	6093      	str	r3, [r2, #8]
			RCC->CFGR &= ~(0b100 << 13); // division del APB2 por 1
 80061da:	4b3c      	ldr	r3, [pc, #240]	; (80062cc <RCC_enableMaxFrequencies+0x448>)
 80061dc:	689b      	ldr	r3, [r3, #8]
 80061de:	4a3b      	ldr	r2, [pc, #236]	; (80062cc <RCC_enableMaxFrequencies+0x448>)
 80061e0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80061e4:	6093      	str	r3, [r2, #8]
			RCC->CFGR |= (0b100 << 10); // Division del APB1 por 2
 80061e6:	4b39      	ldr	r3, [pc, #228]	; (80062cc <RCC_enableMaxFrequencies+0x448>)
 80061e8:	689b      	ldr	r3, [r3, #8]
 80061ea:	4a38      	ldr	r2, [pc, #224]	; (80062cc <RCC_enableMaxFrequencies+0x448>)
 80061ec:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80061f0:	6093      	str	r3, [r2, #8]

			//Configurado el PLL para salida de 100MHz entonces ya podemos activar el PLL
			RCC->CR |= RCC_CR_PLLON;
 80061f2:	4b36      	ldr	r3, [pc, #216]	; (80062cc <RCC_enableMaxFrequencies+0x448>)
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	4a35      	ldr	r2, [pc, #212]	; (80062cc <RCC_enableMaxFrequencies+0x448>)
 80061f8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80061fc:	6013      	str	r3, [r2, #0]
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 80061fe:	e000      	b.n	8006202 <RCC_enableMaxFrequencies+0x37e>
				__NOP();
 8006200:	bf00      	nop
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 8006202:	4b32      	ldr	r3, [pc, #200]	; (80062cc <RCC_enableMaxFrequencies+0x448>)
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800620a:	2b00      	cmp	r3, #0
 800620c:	d0f8      	beq.n	8006200 <RCC_enableMaxFrequencies+0x37c>
			}

			//Antes de configurar el PLL del RCC, debemos cambiar la velocidad de lectura de la memoria flash
			FLASH->ACR &= ~(0xF << FLASH_ACR_LATENCY_Pos);
 800620e:	4b30      	ldr	r3, [pc, #192]	; (80062d0 <RCC_enableMaxFrequencies+0x44c>)
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	4a2f      	ldr	r2, [pc, #188]	; (80062d0 <RCC_enableMaxFrequencies+0x44c>)
 8006214:	f023 030f 	bic.w	r3, r3, #15
 8006218:	6013      	str	r3, [r2, #0]
			FLASH->ACR |= (0b001 << FLASH_ACR_LATENCY_Pos);
 800621a:	4b2d      	ldr	r3, [pc, #180]	; (80062d0 <RCC_enableMaxFrequencies+0x44c>)
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	4a2c      	ldr	r2, [pc, #176]	; (80062d0 <RCC_enableMaxFrequencies+0x44c>)
 8006220:	f043 0301 	orr.w	r3, r3, #1
 8006224:	6013      	str	r3, [r2, #0]

			break;
 8006226:	e149      	b.n	80064bc <RCC_enableMaxFrequencies+0x638>
		}case RCC_70MHz:{
			//freqsys = 16MHz * (140/(16*2)) =  70MHz
			RCC->PLLCFGR &= ~(0xFF << RCC_PLLCFGR_PLLM_Pos);
 8006228:	4b28      	ldr	r3, [pc, #160]	; (80062cc <RCC_enableMaxFrequencies+0x448>)
 800622a:	685b      	ldr	r3, [r3, #4]
 800622c:	4a27      	ldr	r2, [pc, #156]	; (80062cc <RCC_enableMaxFrequencies+0x448>)
 800622e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8006232:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (16 << RCC_PLLCFGR_PLLM_Pos);
 8006234:	4b25      	ldr	r3, [pc, #148]	; (80062cc <RCC_enableMaxFrequencies+0x448>)
 8006236:	685b      	ldr	r3, [r3, #4]
 8006238:	4a24      	ldr	r2, [pc, #144]	; (80062cc <RCC_enableMaxFrequencies+0x448>)
 800623a:	f043 0310 	orr.w	r3, r3, #16
 800623e:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0x1FF << RCC_PLLCFGR_PLLN_Pos);
 8006240:	4b22      	ldr	r3, [pc, #136]	; (80062cc <RCC_enableMaxFrequencies+0x448>)
 8006242:	685b      	ldr	r3, [r3, #4]
 8006244:	4a21      	ldr	r2, [pc, #132]	; (80062cc <RCC_enableMaxFrequencies+0x448>)
 8006246:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800624a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800624e:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (140 << RCC_PLLCFGR_PLLN_Pos);
 8006250:	4b1e      	ldr	r3, [pc, #120]	; (80062cc <RCC_enableMaxFrequencies+0x448>)
 8006252:	685b      	ldr	r3, [r3, #4]
 8006254:	4a1d      	ldr	r2, [pc, #116]	; (80062cc <RCC_enableMaxFrequencies+0x448>)
 8006256:	f443 530c 	orr.w	r3, r3, #8960	; 0x2300
 800625a:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0b11 << RCC_PLLCFGR_PLLP_Pos);
 800625c:	4b1b      	ldr	r3, [pc, #108]	; (80062cc <RCC_enableMaxFrequencies+0x448>)
 800625e:	685b      	ldr	r3, [r3, #4]
 8006260:	4a1a      	ldr	r2, [pc, #104]	; (80062cc <RCC_enableMaxFrequencies+0x448>)
 8006262:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8006266:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (0b00 << RCC_PLLCFGR_PLLP_Pos); // Division por 2 en el pllP
 8006268:	4b18      	ldr	r3, [pc, #96]	; (80062cc <RCC_enableMaxFrequencies+0x448>)
 800626a:	4a18      	ldr	r2, [pc, #96]	; (80062cc <RCC_enableMaxFrequencies+0x448>)
 800626c:	685b      	ldr	r3, [r3, #4]
 800626e:	6053      	str	r3, [r2, #4]

			//Seleccionamos los preescalers adecuados para los AHB y APBx en el registro RCC_CFGR
			RCC->CFGR &= ~(0b1000 << 4); // Division del AHB por 1
 8006270:	4b16      	ldr	r3, [pc, #88]	; (80062cc <RCC_enableMaxFrequencies+0x448>)
 8006272:	689b      	ldr	r3, [r3, #8]
 8006274:	4a15      	ldr	r2, [pc, #84]	; (80062cc <RCC_enableMaxFrequencies+0x448>)
 8006276:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800627a:	6093      	str	r3, [r2, #8]
			RCC->CFGR &= ~(0b100 << 13); // division del APB2 por 1
 800627c:	4b13      	ldr	r3, [pc, #76]	; (80062cc <RCC_enableMaxFrequencies+0x448>)
 800627e:	689b      	ldr	r3, [r3, #8]
 8006280:	4a12      	ldr	r2, [pc, #72]	; (80062cc <RCC_enableMaxFrequencies+0x448>)
 8006282:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006286:	6093      	str	r3, [r2, #8]
			RCC->CFGR |= (0b100 << 10); // Division del APB1 por 2
 8006288:	4b10      	ldr	r3, [pc, #64]	; (80062cc <RCC_enableMaxFrequencies+0x448>)
 800628a:	689b      	ldr	r3, [r3, #8]
 800628c:	4a0f      	ldr	r2, [pc, #60]	; (80062cc <RCC_enableMaxFrequencies+0x448>)
 800628e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8006292:	6093      	str	r3, [r2, #8]

			//Configurado el PLL para salida de 100MHz entonces ya podemos activar el PLL
			RCC->CR |= RCC_CR_PLLON;
 8006294:	4b0d      	ldr	r3, [pc, #52]	; (80062cc <RCC_enableMaxFrequencies+0x448>)
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	4a0c      	ldr	r2, [pc, #48]	; (80062cc <RCC_enableMaxFrequencies+0x448>)
 800629a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800629e:	6013      	str	r3, [r2, #0]
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 80062a0:	e000      	b.n	80062a4 <RCC_enableMaxFrequencies+0x420>
				__NOP();
 80062a2:	bf00      	nop
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 80062a4:	4b09      	ldr	r3, [pc, #36]	; (80062cc <RCC_enableMaxFrequencies+0x448>)
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d0f8      	beq.n	80062a2 <RCC_enableMaxFrequencies+0x41e>
			}

			//Antes de configurar el PLL del RCC, debemos cambiar la velocidad de lectura de la memoria flash
			FLASH->ACR &= ~(0xF << FLASH_ACR_LATENCY_Pos);
 80062b0:	4b07      	ldr	r3, [pc, #28]	; (80062d0 <RCC_enableMaxFrequencies+0x44c>)
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	4a06      	ldr	r2, [pc, #24]	; (80062d0 <RCC_enableMaxFrequencies+0x44c>)
 80062b6:	f023 030f 	bic.w	r3, r3, #15
 80062ba:	6013      	str	r3, [r2, #0]
			FLASH->ACR |= (0b010 << FLASH_ACR_LATENCY_Pos);
 80062bc:	4b04      	ldr	r3, [pc, #16]	; (80062d0 <RCC_enableMaxFrequencies+0x44c>)
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	4a03      	ldr	r2, [pc, #12]	; (80062d0 <RCC_enableMaxFrequencies+0x44c>)
 80062c2:	f043 0302 	orr.w	r3, r3, #2
 80062c6:	6013      	str	r3, [r2, #0]

			break;
 80062c8:	e0f8      	b.n	80064bc <RCC_enableMaxFrequencies+0x638>
 80062ca:	bf00      	nop
 80062cc:	40023800 	.word	0x40023800
 80062d0:	40023c00 	.word	0x40023c00
		}case RCC_80MHz:{
			//freqsys = 16MHz * (160/(16*2)) =  80MHz
			RCC->PLLCFGR &= ~(0xFF << RCC_PLLCFGR_PLLM_Pos);
 80062d4:	4b83      	ldr	r3, [pc, #524]	; (80064e4 <RCC_enableMaxFrequencies+0x660>)
 80062d6:	685b      	ldr	r3, [r3, #4]
 80062d8:	4a82      	ldr	r2, [pc, #520]	; (80064e4 <RCC_enableMaxFrequencies+0x660>)
 80062da:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80062de:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (16 << RCC_PLLCFGR_PLLM_Pos);
 80062e0:	4b80      	ldr	r3, [pc, #512]	; (80064e4 <RCC_enableMaxFrequencies+0x660>)
 80062e2:	685b      	ldr	r3, [r3, #4]
 80062e4:	4a7f      	ldr	r2, [pc, #508]	; (80064e4 <RCC_enableMaxFrequencies+0x660>)
 80062e6:	f043 0310 	orr.w	r3, r3, #16
 80062ea:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0x1FF << RCC_PLLCFGR_PLLN_Pos);
 80062ec:	4b7d      	ldr	r3, [pc, #500]	; (80064e4 <RCC_enableMaxFrequencies+0x660>)
 80062ee:	685b      	ldr	r3, [r3, #4]
 80062f0:	4a7c      	ldr	r2, [pc, #496]	; (80064e4 <RCC_enableMaxFrequencies+0x660>)
 80062f2:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80062f6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80062fa:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (160 << RCC_PLLCFGR_PLLN_Pos);
 80062fc:	4b79      	ldr	r3, [pc, #484]	; (80064e4 <RCC_enableMaxFrequencies+0x660>)
 80062fe:	685b      	ldr	r3, [r3, #4]
 8006300:	4a78      	ldr	r2, [pc, #480]	; (80064e4 <RCC_enableMaxFrequencies+0x660>)
 8006302:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 8006306:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0b11 << RCC_PLLCFGR_PLLP_Pos);
 8006308:	4b76      	ldr	r3, [pc, #472]	; (80064e4 <RCC_enableMaxFrequencies+0x660>)
 800630a:	685b      	ldr	r3, [r3, #4]
 800630c:	4a75      	ldr	r2, [pc, #468]	; (80064e4 <RCC_enableMaxFrequencies+0x660>)
 800630e:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8006312:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (0b00 << RCC_PLLCFGR_PLLP_Pos); // Division por 2 en el pllP
 8006314:	4b73      	ldr	r3, [pc, #460]	; (80064e4 <RCC_enableMaxFrequencies+0x660>)
 8006316:	4a73      	ldr	r2, [pc, #460]	; (80064e4 <RCC_enableMaxFrequencies+0x660>)
 8006318:	685b      	ldr	r3, [r3, #4]
 800631a:	6053      	str	r3, [r2, #4]

			//Seleccionamos los preescalers adecuados para los AHB y APBx en el registro RCC_CFGR
			RCC->CFGR &= ~(0b1000 << 4); // Division del AHB por 1
 800631c:	4b71      	ldr	r3, [pc, #452]	; (80064e4 <RCC_enableMaxFrequencies+0x660>)
 800631e:	689b      	ldr	r3, [r3, #8]
 8006320:	4a70      	ldr	r2, [pc, #448]	; (80064e4 <RCC_enableMaxFrequencies+0x660>)
 8006322:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006326:	6093      	str	r3, [r2, #8]
			RCC->CFGR &= ~(0b100 << 13); // division del APB2 por 1
 8006328:	4b6e      	ldr	r3, [pc, #440]	; (80064e4 <RCC_enableMaxFrequencies+0x660>)
 800632a:	689b      	ldr	r3, [r3, #8]
 800632c:	4a6d      	ldr	r2, [pc, #436]	; (80064e4 <RCC_enableMaxFrequencies+0x660>)
 800632e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006332:	6093      	str	r3, [r2, #8]
			RCC->CFGR |= (0b100 << 10); // Division del APB1 por 2
 8006334:	4b6b      	ldr	r3, [pc, #428]	; (80064e4 <RCC_enableMaxFrequencies+0x660>)
 8006336:	689b      	ldr	r3, [r3, #8]
 8006338:	4a6a      	ldr	r2, [pc, #424]	; (80064e4 <RCC_enableMaxFrequencies+0x660>)
 800633a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800633e:	6093      	str	r3, [r2, #8]

			//Configurado el PLL para salida de 100MHz entonces ya podemos activar el PLL
			RCC->CR |= RCC_CR_PLLON;
 8006340:	4b68      	ldr	r3, [pc, #416]	; (80064e4 <RCC_enableMaxFrequencies+0x660>)
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	4a67      	ldr	r2, [pc, #412]	; (80064e4 <RCC_enableMaxFrequencies+0x660>)
 8006346:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800634a:	6013      	str	r3, [r2, #0]
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 800634c:	e000      	b.n	8006350 <RCC_enableMaxFrequencies+0x4cc>
				__NOP();
 800634e:	bf00      	nop
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 8006350:	4b64      	ldr	r3, [pc, #400]	; (80064e4 <RCC_enableMaxFrequencies+0x660>)
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006358:	2b00      	cmp	r3, #0
 800635a:	d0f8      	beq.n	800634e <RCC_enableMaxFrequencies+0x4ca>
			}

			//Antes de configurar el PLL del RCC, debemos cambiar la velocidad de lectura de la memoria flash
			FLASH->ACR &= ~(0xF << FLASH_ACR_LATENCY_Pos);
 800635c:	4b62      	ldr	r3, [pc, #392]	; (80064e8 <RCC_enableMaxFrequencies+0x664>)
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	4a61      	ldr	r2, [pc, #388]	; (80064e8 <RCC_enableMaxFrequencies+0x664>)
 8006362:	f023 030f 	bic.w	r3, r3, #15
 8006366:	6013      	str	r3, [r2, #0]
			FLASH->ACR |= (0b010 << FLASH_ACR_LATENCY_Pos);
 8006368:	4b5f      	ldr	r3, [pc, #380]	; (80064e8 <RCC_enableMaxFrequencies+0x664>)
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	4a5e      	ldr	r2, [pc, #376]	; (80064e8 <RCC_enableMaxFrequencies+0x664>)
 800636e:	f043 0302 	orr.w	r3, r3, #2
 8006372:	6013      	str	r3, [r2, #0]

			break;
 8006374:	e0a2      	b.n	80064bc <RCC_enableMaxFrequencies+0x638>
		}case RCC_90MHz:{
			//freqsys = 16MHz * (180/(16*2)) =  90MHz
			RCC->PLLCFGR &= ~(0xFF << RCC_PLLCFGR_PLLM_Pos);
 8006376:	4b5b      	ldr	r3, [pc, #364]	; (80064e4 <RCC_enableMaxFrequencies+0x660>)
 8006378:	685b      	ldr	r3, [r3, #4]
 800637a:	4a5a      	ldr	r2, [pc, #360]	; (80064e4 <RCC_enableMaxFrequencies+0x660>)
 800637c:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8006380:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (16 << RCC_PLLCFGR_PLLM_Pos);
 8006382:	4b58      	ldr	r3, [pc, #352]	; (80064e4 <RCC_enableMaxFrequencies+0x660>)
 8006384:	685b      	ldr	r3, [r3, #4]
 8006386:	4a57      	ldr	r2, [pc, #348]	; (80064e4 <RCC_enableMaxFrequencies+0x660>)
 8006388:	f043 0310 	orr.w	r3, r3, #16
 800638c:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0x1FF << RCC_PLLCFGR_PLLN_Pos);
 800638e:	4b55      	ldr	r3, [pc, #340]	; (80064e4 <RCC_enableMaxFrequencies+0x660>)
 8006390:	685b      	ldr	r3, [r3, #4]
 8006392:	4a54      	ldr	r2, [pc, #336]	; (80064e4 <RCC_enableMaxFrequencies+0x660>)
 8006394:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8006398:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800639c:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (180 << RCC_PLLCFGR_PLLN_Pos);
 800639e:	4b51      	ldr	r3, [pc, #324]	; (80064e4 <RCC_enableMaxFrequencies+0x660>)
 80063a0:	685b      	ldr	r3, [r3, #4]
 80063a2:	4a50      	ldr	r2, [pc, #320]	; (80064e4 <RCC_enableMaxFrequencies+0x660>)
 80063a4:	f443 5334 	orr.w	r3, r3, #11520	; 0x2d00
 80063a8:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0b11 << RCC_PLLCFGR_PLLP_Pos);
 80063aa:	4b4e      	ldr	r3, [pc, #312]	; (80064e4 <RCC_enableMaxFrequencies+0x660>)
 80063ac:	685b      	ldr	r3, [r3, #4]
 80063ae:	4a4d      	ldr	r2, [pc, #308]	; (80064e4 <RCC_enableMaxFrequencies+0x660>)
 80063b0:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80063b4:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (0b00 << RCC_PLLCFGR_PLLP_Pos); // Division por 2 en el pllP
 80063b6:	4b4b      	ldr	r3, [pc, #300]	; (80064e4 <RCC_enableMaxFrequencies+0x660>)
 80063b8:	4a4a      	ldr	r2, [pc, #296]	; (80064e4 <RCC_enableMaxFrequencies+0x660>)
 80063ba:	685b      	ldr	r3, [r3, #4]
 80063bc:	6053      	str	r3, [r2, #4]

			//Seleccionamos los preescalers adecuados para los AHB y APBx en el registro RCC_CFGR
			RCC->CFGR &= ~(0b1000 << 4); // Division del AHB por 1
 80063be:	4b49      	ldr	r3, [pc, #292]	; (80064e4 <RCC_enableMaxFrequencies+0x660>)
 80063c0:	689b      	ldr	r3, [r3, #8]
 80063c2:	4a48      	ldr	r2, [pc, #288]	; (80064e4 <RCC_enableMaxFrequencies+0x660>)
 80063c4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80063c8:	6093      	str	r3, [r2, #8]
			RCC->CFGR &= ~(0b100 << 13); // division del APB2 por 1
 80063ca:	4b46      	ldr	r3, [pc, #280]	; (80064e4 <RCC_enableMaxFrequencies+0x660>)
 80063cc:	689b      	ldr	r3, [r3, #8]
 80063ce:	4a45      	ldr	r2, [pc, #276]	; (80064e4 <RCC_enableMaxFrequencies+0x660>)
 80063d0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80063d4:	6093      	str	r3, [r2, #8]
			RCC->CFGR |= (0b100 << 10); // Division del APB1 por 2
 80063d6:	4b43      	ldr	r3, [pc, #268]	; (80064e4 <RCC_enableMaxFrequencies+0x660>)
 80063d8:	689b      	ldr	r3, [r3, #8]
 80063da:	4a42      	ldr	r2, [pc, #264]	; (80064e4 <RCC_enableMaxFrequencies+0x660>)
 80063dc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80063e0:	6093      	str	r3, [r2, #8]

			//Configurado el PLL para salida de 100MHz entonces ya podemos activar el PLL
			RCC->CR |= RCC_CR_PLLON;
 80063e2:	4b40      	ldr	r3, [pc, #256]	; (80064e4 <RCC_enableMaxFrequencies+0x660>)
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	4a3f      	ldr	r2, [pc, #252]	; (80064e4 <RCC_enableMaxFrequencies+0x660>)
 80063e8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80063ec:	6013      	str	r3, [r2, #0]
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 80063ee:	e000      	b.n	80063f2 <RCC_enableMaxFrequencies+0x56e>
				__NOP();
 80063f0:	bf00      	nop
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 80063f2:	4b3c      	ldr	r3, [pc, #240]	; (80064e4 <RCC_enableMaxFrequencies+0x660>)
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d0f8      	beq.n	80063f0 <RCC_enableMaxFrequencies+0x56c>
			}

			//Antes de configurar el PLL del RCC, debemos cambiar la velocidad de lectura de la memoria flash
			FLASH->ACR &= ~(0xF << FLASH_ACR_LATENCY_Pos);
 80063fe:	4b3a      	ldr	r3, [pc, #232]	; (80064e8 <RCC_enableMaxFrequencies+0x664>)
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	4a39      	ldr	r2, [pc, #228]	; (80064e8 <RCC_enableMaxFrequencies+0x664>)
 8006404:	f023 030f 	bic.w	r3, r3, #15
 8006408:	6013      	str	r3, [r2, #0]
			FLASH->ACR |= (0b010 << FLASH_ACR_LATENCY_Pos);
 800640a:	4b37      	ldr	r3, [pc, #220]	; (80064e8 <RCC_enableMaxFrequencies+0x664>)
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	4a36      	ldr	r2, [pc, #216]	; (80064e8 <RCC_enableMaxFrequencies+0x664>)
 8006410:	f043 0302 	orr.w	r3, r3, #2
 8006414:	6013      	str	r3, [r2, #0]

			break;
 8006416:	e051      	b.n	80064bc <RCC_enableMaxFrequencies+0x638>
		}case RCC_100MHz:{
			//freqsys = 16MHz * (100/(8*2)) =  100MHz
			RCC->PLLCFGR &= ~(0xFF << RCC_PLLCFGR_PLLM_Pos);
 8006418:	4b32      	ldr	r3, [pc, #200]	; (80064e4 <RCC_enableMaxFrequencies+0x660>)
 800641a:	685b      	ldr	r3, [r3, #4]
 800641c:	4a31      	ldr	r2, [pc, #196]	; (80064e4 <RCC_enableMaxFrequencies+0x660>)
 800641e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8006422:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (8 << RCC_PLLCFGR_PLLM_Pos);
 8006424:	4b2f      	ldr	r3, [pc, #188]	; (80064e4 <RCC_enableMaxFrequencies+0x660>)
 8006426:	685b      	ldr	r3, [r3, #4]
 8006428:	4a2e      	ldr	r2, [pc, #184]	; (80064e4 <RCC_enableMaxFrequencies+0x660>)
 800642a:	f043 0308 	orr.w	r3, r3, #8
 800642e:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0x1FF << RCC_PLLCFGR_PLLN_Pos);
 8006430:	4b2c      	ldr	r3, [pc, #176]	; (80064e4 <RCC_enableMaxFrequencies+0x660>)
 8006432:	685b      	ldr	r3, [r3, #4]
 8006434:	4a2b      	ldr	r2, [pc, #172]	; (80064e4 <RCC_enableMaxFrequencies+0x660>)
 8006436:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800643a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800643e:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (100 << RCC_PLLCFGR_PLLN_Pos);
 8006440:	4b28      	ldr	r3, [pc, #160]	; (80064e4 <RCC_enableMaxFrequencies+0x660>)
 8006442:	685b      	ldr	r3, [r3, #4]
 8006444:	4a27      	ldr	r2, [pc, #156]	; (80064e4 <RCC_enableMaxFrequencies+0x660>)
 8006446:	f443 53c8 	orr.w	r3, r3, #6400	; 0x1900
 800644a:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0b11 << RCC_PLLCFGR_PLLP_Pos);
 800644c:	4b25      	ldr	r3, [pc, #148]	; (80064e4 <RCC_enableMaxFrequencies+0x660>)
 800644e:	685b      	ldr	r3, [r3, #4]
 8006450:	4a24      	ldr	r2, [pc, #144]	; (80064e4 <RCC_enableMaxFrequencies+0x660>)
 8006452:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8006456:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (0b00 << RCC_PLLCFGR_PLLP_Pos); // Division por 2 en el pllP
 8006458:	4b22      	ldr	r3, [pc, #136]	; (80064e4 <RCC_enableMaxFrequencies+0x660>)
 800645a:	4a22      	ldr	r2, [pc, #136]	; (80064e4 <RCC_enableMaxFrequencies+0x660>)
 800645c:	685b      	ldr	r3, [r3, #4]
 800645e:	6053      	str	r3, [r2, #4]

			//Seleccionamos los preescalers adecuados para los AHB y APBx en el registro RCC_CFGR
			RCC->CFGR &= ~(0b1000 << 4); // Division del AHB por 1
 8006460:	4b20      	ldr	r3, [pc, #128]	; (80064e4 <RCC_enableMaxFrequencies+0x660>)
 8006462:	689b      	ldr	r3, [r3, #8]
 8006464:	4a1f      	ldr	r2, [pc, #124]	; (80064e4 <RCC_enableMaxFrequencies+0x660>)
 8006466:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800646a:	6093      	str	r3, [r2, #8]
			RCC->CFGR &= ~(0b100 << 13); // division del APB2 por 1
 800646c:	4b1d      	ldr	r3, [pc, #116]	; (80064e4 <RCC_enableMaxFrequencies+0x660>)
 800646e:	689b      	ldr	r3, [r3, #8]
 8006470:	4a1c      	ldr	r2, [pc, #112]	; (80064e4 <RCC_enableMaxFrequencies+0x660>)
 8006472:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006476:	6093      	str	r3, [r2, #8]
			RCC->CFGR |= (0b100 << 10); // Division del APB1 por 2
 8006478:	4b1a      	ldr	r3, [pc, #104]	; (80064e4 <RCC_enableMaxFrequencies+0x660>)
 800647a:	689b      	ldr	r3, [r3, #8]
 800647c:	4a19      	ldr	r2, [pc, #100]	; (80064e4 <RCC_enableMaxFrequencies+0x660>)
 800647e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8006482:	6093      	str	r3, [r2, #8]

			//Configurado el PLL para salida de 100MHz entonces ya podemos activar el PLL
			RCC->CR |= RCC_CR_PLLON;
 8006484:	4b17      	ldr	r3, [pc, #92]	; (80064e4 <RCC_enableMaxFrequencies+0x660>)
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	4a16      	ldr	r2, [pc, #88]	; (80064e4 <RCC_enableMaxFrequencies+0x660>)
 800648a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800648e:	6013      	str	r3, [r2, #0]
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 8006490:	e000      	b.n	8006494 <RCC_enableMaxFrequencies+0x610>
				__NOP();
 8006492:	bf00      	nop
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 8006494:	4b13      	ldr	r3, [pc, #76]	; (80064e4 <RCC_enableMaxFrequencies+0x660>)
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800649c:	2b00      	cmp	r3, #0
 800649e:	d0f8      	beq.n	8006492 <RCC_enableMaxFrequencies+0x60e>
			}

			//Antes de configurar el PLL del RCC, debemos cambiar la velocidad de lectura de la memoria flash
			FLASH->ACR &= ~(0xF << FLASH_ACR_LATENCY_Pos);
 80064a0:	4b11      	ldr	r3, [pc, #68]	; (80064e8 <RCC_enableMaxFrequencies+0x664>)
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	4a10      	ldr	r2, [pc, #64]	; (80064e8 <RCC_enableMaxFrequencies+0x664>)
 80064a6:	f023 030f 	bic.w	r3, r3, #15
 80064aa:	6013      	str	r3, [r2, #0]
			FLASH->ACR |= (0b011 << FLASH_ACR_LATENCY_Pos);
 80064ac:	4b0e      	ldr	r3, [pc, #56]	; (80064e8 <RCC_enableMaxFrequencies+0x664>)
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	4a0d      	ldr	r2, [pc, #52]	; (80064e8 <RCC_enableMaxFrequencies+0x664>)
 80064b2:	f043 0303 	orr.w	r3, r3, #3
 80064b6:	6013      	str	r3, [r2, #0]

			break;
 80064b8:	e000      	b.n	80064bc <RCC_enableMaxFrequencies+0x638>
		}
		default:{
			break;
 80064ba:	bf00      	nop
		}
	}


	// Se configura como system clock al PLL
	RCC->CFGR |= RCC_CFGR_SW_PLL;
 80064bc:	4b09      	ldr	r3, [pc, #36]	; (80064e4 <RCC_enableMaxFrequencies+0x660>)
 80064be:	689b      	ldr	r3, [r3, #8]
 80064c0:	4a08      	ldr	r2, [pc, #32]	; (80064e4 <RCC_enableMaxFrequencies+0x660>)
 80064c2:	f043 0302 	orr.w	r3, r3, #2
 80064c6:	6093      	str	r3, [r2, #8]

	while(!(RCC->CFGR & RCC_CFGR_SWS_PLL)){
 80064c8:	e000      	b.n	80064cc <RCC_enableMaxFrequencies+0x648>
		__NOP();
 80064ca:	bf00      	nop
	while(!(RCC->CFGR & RCC_CFGR_SWS_PLL)){
 80064cc:	4b05      	ldr	r3, [pc, #20]	; (80064e4 <RCC_enableMaxFrequencies+0x660>)
 80064ce:	689b      	ldr	r3, [r3, #8]
 80064d0:	f003 0308 	and.w	r3, r3, #8
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d0f8      	beq.n	80064ca <RCC_enableMaxFrequencies+0x646>
	}

	SystemCoreClockUpdate();
 80064d8:	f000 fce0 	bl	8006e9c <SystemCoreClockUpdate>

}
 80064dc:	bf00      	nop
 80064de:	3708      	adds	r7, #8
 80064e0:	46bd      	mov	sp, r7
 80064e2:	bd80      	pop	{r7, pc}
 80064e4:	40023800 	.word	0x40023800
 80064e8:	40023c00 	.word	0x40023c00

080064ec <__NVIC_EnableIRQ>:
{
 80064ec:	b480      	push	{r7}
 80064ee:	b083      	sub	sp, #12
 80064f0:	af00      	add	r7, sp, #0
 80064f2:	4603      	mov	r3, r0
 80064f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80064f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	db0b      	blt.n	8006516 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80064fe:	79fb      	ldrb	r3, [r7, #7]
 8006500:	f003 021f 	and.w	r2, r3, #31
 8006504:	4907      	ldr	r1, [pc, #28]	; (8006524 <__NVIC_EnableIRQ+0x38>)
 8006506:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800650a:	095b      	lsrs	r3, r3, #5
 800650c:	2001      	movs	r0, #1
 800650e:	fa00 f202 	lsl.w	r2, r0, r2
 8006512:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8006516:	bf00      	nop
 8006518:	370c      	adds	r7, #12
 800651a:	46bd      	mov	sp, r7
 800651c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006520:	4770      	bx	lr
 8006522:	bf00      	nop
 8006524:	e000e100 	.word	0xe000e100

08006528 <USART_Config>:
/**
 * Configurando el puerto Serial...
 * Recordar que siempre se debe comenzar con activar la señal de reloj
 * del periferico que se está utilizando.
 */
void USART_Config(USART_Handler_t *ptrUsartHandler){
 8006528:	b590      	push	{r4, r7, lr}
 800652a:	b083      	sub	sp, #12
 800652c:	af00      	add	r7, sp, #0
 800652e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 8006530:	b672      	cpsid	i
}
 8006532:	bf00      	nop
	__disable_irq();

	/* 1. Activamos la señal de reloj que viene desde el BUS al que pertenece el periferico */
	/* Lo debemos hacer para cada uno de las posibles opciones que tengamos (USART1, USART2, USART6) */
    /* 1.1 Configuramos el USART1 */
	if(ptrUsartHandler->ptrUSARTx == USART1){
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	4a8f      	ldr	r2, [pc, #572]	; (8006778 <USART_Config+0x250>)
 800653a:	4293      	cmp	r3, r2
 800653c:	d106      	bne.n	800654c <USART_Config+0x24>
		RCC->APB2ENR |= RCC_APB2ENR_USART1EN;
 800653e:	4b8f      	ldr	r3, [pc, #572]	; (800677c <USART_Config+0x254>)
 8006540:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006542:	4a8e      	ldr	r2, [pc, #568]	; (800677c <USART_Config+0x254>)
 8006544:	f043 0310 	orr.w	r3, r3, #16
 8006548:	6453      	str	r3, [r2, #68]	; 0x44
 800654a:	e018      	b.n	800657e <USART_Config+0x56>
	}
	else if(ptrUsartHandler->ptrUSARTx == USART2){
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	4a8b      	ldr	r2, [pc, #556]	; (8006780 <USART_Config+0x258>)
 8006552:	4293      	cmp	r3, r2
 8006554:	d106      	bne.n	8006564 <USART_Config+0x3c>
		RCC->APB1ENR |= RCC_APB1ENR_USART2EN;
 8006556:	4b89      	ldr	r3, [pc, #548]	; (800677c <USART_Config+0x254>)
 8006558:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800655a:	4a88      	ldr	r2, [pc, #544]	; (800677c <USART_Config+0x254>)
 800655c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006560:	6413      	str	r3, [r2, #64]	; 0x40
 8006562:	e00c      	b.n	800657e <USART_Config+0x56>
	}
	
    /* 1.2 Configuramos el USART6 */
	else if(ptrUsartHandler->ptrUSARTx == USART6){
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	4a86      	ldr	r2, [pc, #536]	; (8006784 <USART_Config+0x25c>)
 800656a:	4293      	cmp	r3, r2
 800656c:	d106      	bne.n	800657c <USART_Config+0x54>
		RCC->APB2ENR |= RCC_APB2ENR_USART6EN;
 800656e:	4b83      	ldr	r3, [pc, #524]	; (800677c <USART_Config+0x254>)
 8006570:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006572:	4a82      	ldr	r2, [pc, #520]	; (800677c <USART_Config+0x254>)
 8006574:	f043 0320 	orr.w	r3, r3, #32
 8006578:	6453      	str	r3, [r2, #68]	; 0x44
 800657a:	e000      	b.n	800657e <USART_Config+0x56>
	}
	else{
		__NOP();
 800657c:	bf00      	nop
	/* Configuracion del Baudrate (registro BRR) */
	/* Configuramos el modo: only TX, only RX, o RXTX */
	/* Por ultimo activamos el modulo USART cuando todo esta correctamente configurado */

	// 2.1 Comienzo por limpiar los registros, para cargar la configuración desde cero
	ptrUsartHandler->ptrUSARTx->CR1 = 0;
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	2200      	movs	r2, #0
 8006584:	60da      	str	r2, [r3, #12]
	ptrUsartHandler->ptrUSARTx->CR2 = 0;
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	2200      	movs	r2, #0
 800658c:	611a      	str	r2, [r3, #16]

	// 2.2 Configuracion del Parity:
	// Verificamos si el parity esta activado o no
    // Tenga cuidado, el parity hace parte del tamaño de los datos...
	if(ptrUsartHandler->USART_Config.USART_parity != USART_PARITY_NONE){
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	7a5b      	ldrb	r3, [r3, #9]
 8006592:	2b00      	cmp	r3, #0
 8006594:	d025      	beq.n	80065e2 <USART_Config+0xba>

		// Verificamos si se ha seleccionado ODD or EVEN
		if(ptrUsartHandler->USART_Config.USART_parity == USART_PARITY_EVEN){
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	7a5b      	ldrb	r3, [r3, #9]
 800659a:	2b02      	cmp	r3, #2
 800659c:	d110      	bne.n	80065c0 <USART_Config+0x98>
			// Es even, entonces cargamos la configuracion adecuada
			ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_PS;
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	68da      	ldr	r2, [r3, #12]
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80065ac:	60da      	str	r2, [r3, #12]
			ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_PEIE;
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	68da      	ldr	r2, [r3, #12]
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80065bc:	60da      	str	r2, [r3, #12]
 80065be:	e018      	b.n	80065f2 <USART_Config+0xca>
			
		}else{
			// Si es "else" significa que la paridad seleccionada es ODD, y cargamos esta configuracion
			ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_PS;
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	68da      	ldr	r2, [r3, #12]
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80065ce:	60da      	str	r2, [r3, #12]
			ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_PEIE;
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	68da      	ldr	r2, [r3, #12]
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80065de:	60da      	str	r2, [r3, #12]
 80065e0:	e007      	b.n	80065f2 <USART_Config+0xca>
		}
	}else{
		// Si llegamos aca, es porque no deseamos tener el parity-check
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_PCE ;
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	68da      	ldr	r2, [r3, #12]
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80065f0:	60da      	str	r2, [r3, #12]
	}

	// 2.3 Configuramos el tamaño del dato
	if(ptrUsartHandler->USART_Config.USART_datasize == USART_DATASIZE_8BIT){
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	7a1b      	ldrb	r3, [r3, #8]
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d108      	bne.n	800660c <USART_Config+0xe4>
			// Son 8 bits, entonces cargamos la configuracion adecuada
			ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_M;
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	68da      	ldr	r2, [r3, #12]
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006608:	60da      	str	r2, [r3, #12]
 800660a:	e007      	b.n	800661c <USART_Config+0xf4>

	}else{
			// Si es "else" significa que se trata de un tamaño de dato de 9 bits, y cargamos esta configuracion
			ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_M;
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	68da      	ldr	r2, [r3, #12]
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800661a:	60da      	str	r2, [r3, #12]
	}

	// 2.4 Configuramos los stop bits (SFR USART_CR2)
	switch(ptrUsartHandler->USART_Config.USART_stopbits){
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	7a9b      	ldrb	r3, [r3, #10]
 8006620:	2b03      	cmp	r3, #3
 8006622:	d82f      	bhi.n	8006684 <USART_Config+0x15c>
 8006624:	a201      	add	r2, pc, #4	; (adr r2, 800662c <USART_Config+0x104>)
 8006626:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800662a:	bf00      	nop
 800662c:	0800663d 	.word	0x0800663d
 8006630:	0800664f 	.word	0x0800664f
 8006634:	08006661 	.word	0x08006661
 8006638:	08006673 	.word	0x08006673
		case USART_STOPBIT_1: {
			// Debemos cargar el valor 0b00 en los dos bits de STOP
			ptrUsartHandler->ptrUSARTx->CR2 &= ~USART_CR2_STOP;
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	691a      	ldr	r2, [r3, #16]
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800664a:	611a      	str	r2, [r3, #16]
			break;
 800664c:	e023      	b.n	8006696 <USART_Config+0x16e>
		}
		case USART_STOPBIT_0_5: {
			// Debemos cargar el valor 0b01 en los dos bits de STOP
			ptrUsartHandler->ptrUSARTx->CR2 |= USART_CR2_STOP & (~USART_CR2_STOP_1);
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	691a      	ldr	r2, [r3, #16]
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800665c:	611a      	str	r2, [r3, #16]
			break;
 800665e:	e01a      	b.n	8006696 <USART_Config+0x16e>
		}
		case USART_STOPBIT_2: {
			// Debemoscargar el valor 0b10 en los dos bits de STOP
			ptrUsartHandler->ptrUSARTx->CR2 |= USART_CR2_STOP & (~USART_CR2_STOP_0);
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	691a      	ldr	r2, [r3, #16]
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800666e:	611a      	str	r2, [r3, #16]
			break;
 8006670:	e011      	b.n	8006696 <USART_Config+0x16e>
		}
		case USART_STOPBIT_1_5: {
			// Debemoscargar el valor 0b11 en los dos bits de STOP
			ptrUsartHandler->ptrUSARTx->CR2 |= USART_CR2_STOP;
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	691a      	ldr	r2, [r3, #16]
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	f442 5240 	orr.w	r2, r2, #12288	; 0x3000
 8006680:	611a      	str	r2, [r3, #16]
			break;
 8006682:	e008      	b.n	8006696 <USART_Config+0x16e>
		}
		default: {
			// En el caso por defecto seleccionamos 1 bit de parada
			ptrUsartHandler->ptrUSARTx->CR2 &= ~USART_CR2_STOP;
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	691a      	ldr	r2, [r3, #16]
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8006692:	611a      	str	r2, [r3, #16]
			break;
 8006694:	bf00      	nop
		}
	}

		// 2.5 Configuracion del Baudrate (SFR USART_BRR)
		ptrUsartHandler->ptrUSARTx->BRR = brrCalculus (ptrUsartHandler, ptrUsartHandler->USART_Config.USART_MCUvelocity);
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	68da      	ldr	r2, [r3, #12]
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	681c      	ldr	r4, [r3, #0]
 800669e:	4611      	mov	r1, r2
 80066a0:	6878      	ldr	r0, [r7, #4]
 80066a2:	f000 f8cd 	bl	8006840 <brrCalculus>
 80066a6:	4603      	mov	r3, r0
 80066a8:	60a3      	str	r3, [r4, #8]
//
//
//	}

	// 2.6 Configuramos el modo: TX only, RX only, RXTX, disable
	switch(ptrUsartHandler->USART_Config.USART_mode){
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	799b      	ldrb	r3, [r3, #6]
 80066ae:	2b03      	cmp	r3, #3
 80066b0:	d82e      	bhi.n	8006710 <USART_Config+0x1e8>
 80066b2:	a201      	add	r2, pc, #4	; (adr r2, 80066b8 <USART_Config+0x190>)
 80066b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066b8:	080066c9 	.word	0x080066c9
 80066bc:	080066db 	.word	0x080066db
 80066c0:	080066ed 	.word	0x080066ed
 80066c4:	080066ff 	.word	0x080066ff
		case USART_MODE_TX:
		{
			// Activamos la parte del sistema encargada de enviar
			ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_TE;
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	68da      	ldr	r2, [r3, #12]
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	f042 0208 	orr.w	r2, r2, #8
 80066d6:	60da      	str	r2, [r3, #12]
			break;
 80066d8:	e023      	b.n	8006722 <USART_Config+0x1fa>
		}
		case USART_MODE_RX:
		{
			// Activamos la parte del sistema encargada de recibir
			ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_RE;
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	68da      	ldr	r2, [r3, #12]
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	f042 0204 	orr.w	r2, r2, #4
 80066e8:	60da      	str	r2, [r3, #12]
			break;
 80066ea:	e01a      	b.n	8006722 <USART_Config+0x1fa>
		}
		case USART_MODE_RXTX:
		{
			// Activamos ambas partes, tanto transmision como recepcion
			ptrUsartHandler->ptrUSARTx->CR1 |= (USART_CR1_TE | USART_CR1_RE);
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	68da      	ldr	r2, [r3, #12]
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	f042 020c 	orr.w	r2, r2, #12
 80066fa:	60da      	str	r2, [r3, #12]
			break;
 80066fc:	e011      	b.n	8006722 <USART_Config+0x1fa>
		}
		case USART_MODE_DISABLE:
		{
			// Desactivamos ambos canales
			ptrUsartHandler->ptrUSARTx->CR1 &= ~(USART_CR1_TE | USART_CR1_RE);
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	68da      	ldr	r2, [r3, #12]
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	f022 020c 	bic.w	r2, r2, #12
 800670c:	60da      	str	r2, [r3, #12]
			break;
 800670e:	e008      	b.n	8006722 <USART_Config+0x1fa>
		}

		default:
		{
			// Actuando por defecto, desactivamos ambos canales
			ptrUsartHandler->ptrUSARTx->CR1 &= ~(USART_CR1_TE | USART_CR1_RE);
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	68da      	ldr	r2, [r3, #12]
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	f022 020c 	bic.w	r2, r2, #12
 800671e:	60da      	str	r2, [r3, #12]
			break;
 8006720:	bf00      	nop
		}
	}

	// 2.7 Activamos el modulo serial.
	if(ptrUsartHandler->USART_Config.USART_mode != USART_MODE_DISABLE){
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	799b      	ldrb	r3, [r3, #6]
 8006726:	2b03      	cmp	r3, #3
 8006728:	d008      	beq.n	800673c <USART_Config+0x214>
		ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_UE;
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	68da      	ldr	r2, [r3, #12]
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006738:	60da      	str	r2, [r3, #12]
 800673a:	e007      	b.n	800674c <USART_Config+0x224>
	}else{
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_UE;
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	68da      	ldr	r2, [r3, #12]
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800674a:	60da      	str	r2, [r3, #12]
	}

	//Habilitamos las interrupciones de recepcion RXNEIE
	if (ptrUsartHandler->USART_Config.USART_enableInRx == USART_INTERRUPT_RX_ENABLE){
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	795b      	ldrb	r3, [r3, #5]
 8006750:	2b01      	cmp	r3, #1
 8006752:	d12d      	bne.n	80067b0 <USART_Config+0x288>
		ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_RXNEIE;
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	68da      	ldr	r2, [r3, #12]
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	f042 0220 	orr.w	r2, r2, #32
 8006762:	60da      	str	r2, [r3, #12]

		if(ptrUsartHandler->ptrUSARTx == USART1){
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	4a03      	ldr	r2, [pc, #12]	; (8006778 <USART_Config+0x250>)
 800676a:	4293      	cmp	r3, r2
 800676c:	d10c      	bne.n	8006788 <USART_Config+0x260>
					// Activando en NVIC para la interrupción del USART1
					__NVIC_EnableIRQ(USART1_IRQn);
 800676e:	2025      	movs	r0, #37	; 0x25
 8006770:	f7ff febc 	bl	80064ec <__NVIC_EnableIRQ>
 8006774:	e024      	b.n	80067c0 <USART_Config+0x298>
 8006776:	bf00      	nop
 8006778:	40011000 	.word	0x40011000
 800677c:	40023800 	.word	0x40023800
 8006780:	40004400 	.word	0x40004400
 8006784:	40011400 	.word	0x40011400
		}
		else if(ptrUsartHandler->ptrUSARTx == USART2){
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	4a28      	ldr	r2, [pc, #160]	; (8006830 <USART_Config+0x308>)
 800678e:	4293      	cmp	r3, r2
 8006790:	d103      	bne.n	800679a <USART_Config+0x272>
					// Activando en NVIC para la interrupción del USART2
					__NVIC_EnableIRQ(USART2_IRQn);
 8006792:	2026      	movs	r0, #38	; 0x26
 8006794:	f7ff feaa 	bl	80064ec <__NVIC_EnableIRQ>
 8006798:	e012      	b.n	80067c0 <USART_Config+0x298>
		}
		else if(ptrUsartHandler->ptrUSARTx == USART6){
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	4a25      	ldr	r2, [pc, #148]	; (8006834 <USART_Config+0x30c>)
 80067a0:	4293      	cmp	r3, r2
 80067a2:	d103      	bne.n	80067ac <USART_Config+0x284>
				// Activando en NVIC para la interrupción del USART6
					__NVIC_EnableIRQ(USART6_IRQn);
 80067a4:	2047      	movs	r0, #71	; 0x47
 80067a6:	f7ff fea1 	bl	80064ec <__NVIC_EnableIRQ>
 80067aa:	e009      	b.n	80067c0 <USART_Config+0x298>
		}
		else{
				__NOP();
 80067ac:	bf00      	nop
 80067ae:	e007      	b.n	80067c0 <USART_Config+0x298>
		}
	}else{
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_RXNEIE;
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	68da      	ldr	r2, [r3, #12]
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	f022 0220 	bic.w	r2, r2, #32
 80067be:	60da      	str	r2, [r3, #12]
	}

	//Habilitamos las interrupciones de  Transmisión
	if (ptrUsartHandler->USART_Config.USART_enableInTx == USART_INTERRUPT_TX_ENABLE){
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	791b      	ldrb	r3, [r3, #4]
 80067c4:	2b01      	cmp	r3, #1
 80067c6:	d124      	bne.n	8006812 <USART_Config+0x2ea>
		ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_TXEIE;;
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	68da      	ldr	r2, [r3, #12]
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80067d6:	60da      	str	r2, [r3, #12]

		if(ptrUsartHandler->ptrUSARTx == USART1){
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	4a16      	ldr	r2, [pc, #88]	; (8006838 <USART_Config+0x310>)
 80067de:	4293      	cmp	r3, r2
 80067e0:	d103      	bne.n	80067ea <USART_Config+0x2c2>
					// Activando en NVIC para la interrupción del USART1
					__NVIC_EnableIRQ(USART1_IRQn);
 80067e2:	2025      	movs	r0, #37	; 0x25
 80067e4:	f7ff fe82 	bl	80064ec <__NVIC_EnableIRQ>
 80067e8:	e01b      	b.n	8006822 <USART_Config+0x2fa>
		}
		else if(ptrUsartHandler->ptrUSARTx == USART2){
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	4a10      	ldr	r2, [pc, #64]	; (8006830 <USART_Config+0x308>)
 80067f0:	4293      	cmp	r3, r2
 80067f2:	d103      	bne.n	80067fc <USART_Config+0x2d4>
					// Activando en NVIC para la interrupción del USART2
					__NVIC_EnableIRQ(USART2_IRQn);
 80067f4:	2026      	movs	r0, #38	; 0x26
 80067f6:	f7ff fe79 	bl	80064ec <__NVIC_EnableIRQ>
 80067fa:	e012      	b.n	8006822 <USART_Config+0x2fa>
		}
		else if(ptrUsartHandler->ptrUSARTx == USART6){
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	4a0c      	ldr	r2, [pc, #48]	; (8006834 <USART_Config+0x30c>)
 8006802:	4293      	cmp	r3, r2
 8006804:	d103      	bne.n	800680e <USART_Config+0x2e6>
				// Activando en NVIC para la interrupción del USART6
					__NVIC_EnableIRQ(USART6_IRQn);
 8006806:	2047      	movs	r0, #71	; 0x47
 8006808:	f7ff fe70 	bl	80064ec <__NVIC_EnableIRQ>
 800680c:	e009      	b.n	8006822 <USART_Config+0x2fa>
		}
		else{
				__NOP();
 800680e:	bf00      	nop
 8006810:	e007      	b.n	8006822 <USART_Config+0x2fa>
		}
	}else{
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_TXEIE;
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	68da      	ldr	r2, [r3, #12]
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006820:	60da      	str	r2, [r3, #12]
  __ASM volatile ("cpsie i" : : : "memory");
 8006822:	b662      	cpsie	i
}
 8006824:	bf00      	nop
	}

	__enable_irq();
}
 8006826:	bf00      	nop
 8006828:	370c      	adds	r7, #12
 800682a:	46bd      	mov	sp, r7
 800682c:	bd90      	pop	{r4, r7, pc}
 800682e:	bf00      	nop
 8006830:	40004400 	.word	0x40004400
 8006834:	40011400 	.word	0x40011400
 8006838:	40011000 	.word	0x40011000
 800683c:	00000000 	.word	0x00000000

08006840 <brrCalculus>:



uint32_t brrCalculus (USART_Handler_t *ptrUsartHandler, uint32_t MCUvelocity){
 8006840:	b5b0      	push	{r4, r5, r7, lr}
 8006842:	b082      	sub	sp, #8
 8006844:	af00      	add	r7, sp, #0
 8006846:	6078      	str	r0, [r7, #4]
 8006848:	6039      	str	r1, [r7, #0]


	switch(ptrUsartHandler->USART_Config.USART_baudrate){
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	79db      	ldrb	r3, [r3, #7]
 800684e:	2b03      	cmp	r3, #3
 8006850:	f200 8217 	bhi.w	8006c82 <brrCalculus+0x442>
 8006854:	a201      	add	r2, pc, #4	; (adr r2, 800685c <brrCalculus+0x1c>)
 8006856:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800685a:	bf00      	nop
 800685c:	0800686d 	.word	0x0800686d
 8006860:	08006967 	.word	0x08006967
 8006864:	08006a81 	.word	0x08006a81
 8006868:	08006b89 	.word	0x08006b89

	case USART_BAUDRATE_9600:{

		 value = 1/(16.0 * 9600);
 800686c:	4980      	ldr	r1, [pc, #512]	; (8006a70 <brrCalculus+0x230>)
 800686e:	a37c      	add	r3, pc, #496	; (adr r3, 8006a60 <brrCalculus+0x220>)
 8006870:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006874:	e9c1 2300 	strd	r2, r3, [r1]

		 value = ((float) MCUvelocity ) *value;
 8006878:	683b      	ldr	r3, [r7, #0]
 800687a:	ee07 3a90 	vmov	s15, r3
 800687e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006882:	ee17 0a90 	vmov	r0, s15
 8006886:	f7f9 fe77 	bl	8000578 <__aeabi_f2d>
 800688a:	4b79      	ldr	r3, [pc, #484]	; (8006a70 <brrCalculus+0x230>)
 800688c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006890:	f7f9 feca 	bl	8000628 <__aeabi_dmul>
 8006894:	4602      	mov	r2, r0
 8006896:	460b      	mov	r3, r1
 8006898:	4975      	ldr	r1, [pc, #468]	; (8006a70 <brrCalculus+0x230>)
 800689a:	e9c1 2300 	strd	r2, r3, [r1]

		 mant = (int) value;
 800689e:	4b74      	ldr	r3, [pc, #464]	; (8006a70 <brrCalculus+0x230>)
 80068a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068a4:	4610      	mov	r0, r2
 80068a6:	4619      	mov	r1, r3
 80068a8:	f7fa f96e 	bl	8000b88 <__aeabi_d2iz>
 80068ac:	4603      	mov	r3, r0
 80068ae:	b29a      	uxth	r2, r3
 80068b0:	4b70      	ldr	r3, [pc, #448]	; (8006a74 <brrCalculus+0x234>)
 80068b2:	801a      	strh	r2, [r3, #0]

		 DIVfrac = value -(int) value;
 80068b4:	4b6e      	ldr	r3, [pc, #440]	; (8006a70 <brrCalculus+0x230>)
 80068b6:	e9d3 4500 	ldrd	r4, r5, [r3]
 80068ba:	4b6d      	ldr	r3, [pc, #436]	; (8006a70 <brrCalculus+0x230>)
 80068bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068c0:	4610      	mov	r0, r2
 80068c2:	4619      	mov	r1, r3
 80068c4:	f7fa f960 	bl	8000b88 <__aeabi_d2iz>
 80068c8:	4603      	mov	r3, r0
 80068ca:	4618      	mov	r0, r3
 80068cc:	f7f9 fe42 	bl	8000554 <__aeabi_i2d>
 80068d0:	4602      	mov	r2, r0
 80068d2:	460b      	mov	r3, r1
 80068d4:	4620      	mov	r0, r4
 80068d6:	4629      	mov	r1, r5
 80068d8:	f7f9 fcee 	bl	80002b8 <__aeabi_dsub>
 80068dc:	4602      	mov	r2, r0
 80068de:	460b      	mov	r3, r1
 80068e0:	4610      	mov	r0, r2
 80068e2:	4619      	mov	r1, r3
 80068e4:	f7fa f998 	bl	8000c18 <__aeabi_d2f>
 80068e8:	4603      	mov	r3, r0
 80068ea:	4a63      	ldr	r2, [pc, #396]	; (8006a78 <brrCalculus+0x238>)
 80068ec:	6013      	str	r3, [r2, #0]

		 DIVfrac = roundToNDecimals(DIVfrac, 4 );
 80068ee:	4b62      	ldr	r3, [pc, #392]	; (8006a78 <brrCalculus+0x238>)
 80068f0:	edd3 7a00 	vldr	s15, [r3]
 80068f4:	2004      	movs	r0, #4
 80068f6:	eeb0 0a67 	vmov.f32	s0, s15
 80068fa:	f000 fa6d 	bl	8006dd8 <roundToNDecimals>
 80068fe:	eef0 7a40 	vmov.f32	s15, s0
 8006902:	4b5d      	ldr	r3, [pc, #372]	; (8006a78 <brrCalculus+0x238>)
 8006904:	edc3 7a00 	vstr	s15, [r3]

		 DIVfrac = 16*DIVfrac;
 8006908:	4b5b      	ldr	r3, [pc, #364]	; (8006a78 <brrCalculus+0x238>)
 800690a:	edd3 7a00 	vldr	s15, [r3]
 800690e:	eeb3 7a00 	vmov.f32	s14, #48	; 0x41800000  16.0
 8006912:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006916:	4b58      	ldr	r3, [pc, #352]	; (8006a78 <brrCalculus+0x238>)
 8006918:	edc3 7a00 	vstr	s15, [r3]

		 DIVfrac = round(DIVfrac);
 800691c:	4b56      	ldr	r3, [pc, #344]	; (8006a78 <brrCalculus+0x238>)
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	4618      	mov	r0, r3
 8006922:	f7f9 fe29 	bl	8000578 <__aeabi_f2d>
 8006926:	4602      	mov	r2, r0
 8006928:	460b      	mov	r3, r1
 800692a:	ec43 2b10 	vmov	d0, r2, r3
 800692e:	f004 f9ab 	bl	800ac88 <round>
 8006932:	ec53 2b10 	vmov	r2, r3, d0
 8006936:	4610      	mov	r0, r2
 8006938:	4619      	mov	r1, r3
 800693a:	f7fa f96d 	bl	8000c18 <__aeabi_d2f>
 800693e:	4603      	mov	r3, r0
 8006940:	4a4d      	ldr	r2, [pc, #308]	; (8006a78 <brrCalculus+0x238>)
 8006942:	6013      	str	r3, [r2, #0]

		 mant_DIVfrac = (mant << 4) | ((unsigned int) DIVfrac);
 8006944:	4b4b      	ldr	r3, [pc, #300]	; (8006a74 <brrCalculus+0x234>)
 8006946:	881b      	ldrh	r3, [r3, #0]
 8006948:	011b      	lsls	r3, r3, #4
 800694a:	b29a      	uxth	r2, r3
 800694c:	4b4a      	ldr	r3, [pc, #296]	; (8006a78 <brrCalculus+0x238>)
 800694e:	edd3 7a00 	vldr	s15, [r3]
 8006952:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006956:	ee17 3a90 	vmov	r3, s15
 800695a:	b29b      	uxth	r3, r3
 800695c:	4313      	orrs	r3, r2
 800695e:	b29a      	uxth	r2, r3
 8006960:	4b46      	ldr	r3, [pc, #280]	; (8006a7c <brrCalculus+0x23c>)
 8006962:	801a      	strh	r2, [r3, #0]


		break;
 8006964:	e18f      	b.n	8006c86 <brrCalculus+0x446>
	}
	case USART_BAUDRATE_19200:{

		 value = 1/(16.0 * 19200);
 8006966:	4942      	ldr	r1, [pc, #264]	; (8006a70 <brrCalculus+0x230>)
 8006968:	a33f      	add	r3, pc, #252	; (adr r3, 8006a68 <brrCalculus+0x228>)
 800696a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800696e:	e9c1 2300 	strd	r2, r3, [r1]

		 value = ((float) MCUvelocity ) *value;
 8006972:	683b      	ldr	r3, [r7, #0]
 8006974:	ee07 3a90 	vmov	s15, r3
 8006978:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800697c:	ee17 0a90 	vmov	r0, s15
 8006980:	f7f9 fdfa 	bl	8000578 <__aeabi_f2d>
 8006984:	4b3a      	ldr	r3, [pc, #232]	; (8006a70 <brrCalculus+0x230>)
 8006986:	e9d3 2300 	ldrd	r2, r3, [r3]
 800698a:	f7f9 fe4d 	bl	8000628 <__aeabi_dmul>
 800698e:	4602      	mov	r2, r0
 8006990:	460b      	mov	r3, r1
 8006992:	4937      	ldr	r1, [pc, #220]	; (8006a70 <brrCalculus+0x230>)
 8006994:	e9c1 2300 	strd	r2, r3, [r1]

		 mant = (int) value;
 8006998:	4b35      	ldr	r3, [pc, #212]	; (8006a70 <brrCalculus+0x230>)
 800699a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800699e:	4610      	mov	r0, r2
 80069a0:	4619      	mov	r1, r3
 80069a2:	f7fa f8f1 	bl	8000b88 <__aeabi_d2iz>
 80069a6:	4603      	mov	r3, r0
 80069a8:	b29a      	uxth	r2, r3
 80069aa:	4b32      	ldr	r3, [pc, #200]	; (8006a74 <brrCalculus+0x234>)
 80069ac:	801a      	strh	r2, [r3, #0]

		 DIVfrac = value -(int) value;
 80069ae:	4b30      	ldr	r3, [pc, #192]	; (8006a70 <brrCalculus+0x230>)
 80069b0:	e9d3 4500 	ldrd	r4, r5, [r3]
 80069b4:	4b2e      	ldr	r3, [pc, #184]	; (8006a70 <brrCalculus+0x230>)
 80069b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069ba:	4610      	mov	r0, r2
 80069bc:	4619      	mov	r1, r3
 80069be:	f7fa f8e3 	bl	8000b88 <__aeabi_d2iz>
 80069c2:	4603      	mov	r3, r0
 80069c4:	4618      	mov	r0, r3
 80069c6:	f7f9 fdc5 	bl	8000554 <__aeabi_i2d>
 80069ca:	4602      	mov	r2, r0
 80069cc:	460b      	mov	r3, r1
 80069ce:	4620      	mov	r0, r4
 80069d0:	4629      	mov	r1, r5
 80069d2:	f7f9 fc71 	bl	80002b8 <__aeabi_dsub>
 80069d6:	4602      	mov	r2, r0
 80069d8:	460b      	mov	r3, r1
 80069da:	4610      	mov	r0, r2
 80069dc:	4619      	mov	r1, r3
 80069de:	f7fa f91b 	bl	8000c18 <__aeabi_d2f>
 80069e2:	4603      	mov	r3, r0
 80069e4:	4a24      	ldr	r2, [pc, #144]	; (8006a78 <brrCalculus+0x238>)
 80069e6:	6013      	str	r3, [r2, #0]

		 DIVfrac = roundToNDecimals(DIVfrac, 4 );
 80069e8:	4b23      	ldr	r3, [pc, #140]	; (8006a78 <brrCalculus+0x238>)
 80069ea:	edd3 7a00 	vldr	s15, [r3]
 80069ee:	2004      	movs	r0, #4
 80069f0:	eeb0 0a67 	vmov.f32	s0, s15
 80069f4:	f000 f9f0 	bl	8006dd8 <roundToNDecimals>
 80069f8:	eef0 7a40 	vmov.f32	s15, s0
 80069fc:	4b1e      	ldr	r3, [pc, #120]	; (8006a78 <brrCalculus+0x238>)
 80069fe:	edc3 7a00 	vstr	s15, [r3]

		 DIVfrac = 16*DIVfrac;
 8006a02:	4b1d      	ldr	r3, [pc, #116]	; (8006a78 <brrCalculus+0x238>)
 8006a04:	edd3 7a00 	vldr	s15, [r3]
 8006a08:	eeb3 7a00 	vmov.f32	s14, #48	; 0x41800000  16.0
 8006a0c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006a10:	4b19      	ldr	r3, [pc, #100]	; (8006a78 <brrCalculus+0x238>)
 8006a12:	edc3 7a00 	vstr	s15, [r3]

		 DIVfrac = round(DIVfrac);
 8006a16:	4b18      	ldr	r3, [pc, #96]	; (8006a78 <brrCalculus+0x238>)
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	4618      	mov	r0, r3
 8006a1c:	f7f9 fdac 	bl	8000578 <__aeabi_f2d>
 8006a20:	4602      	mov	r2, r0
 8006a22:	460b      	mov	r3, r1
 8006a24:	ec43 2b10 	vmov	d0, r2, r3
 8006a28:	f004 f92e 	bl	800ac88 <round>
 8006a2c:	ec53 2b10 	vmov	r2, r3, d0
 8006a30:	4610      	mov	r0, r2
 8006a32:	4619      	mov	r1, r3
 8006a34:	f7fa f8f0 	bl	8000c18 <__aeabi_d2f>
 8006a38:	4603      	mov	r3, r0
 8006a3a:	4a0f      	ldr	r2, [pc, #60]	; (8006a78 <brrCalculus+0x238>)
 8006a3c:	6013      	str	r3, [r2, #0]

		 mant_DIVfrac = (mant << 4) | ((unsigned int) DIVfrac);
 8006a3e:	4b0d      	ldr	r3, [pc, #52]	; (8006a74 <brrCalculus+0x234>)
 8006a40:	881b      	ldrh	r3, [r3, #0]
 8006a42:	011b      	lsls	r3, r3, #4
 8006a44:	b29a      	uxth	r2, r3
 8006a46:	4b0c      	ldr	r3, [pc, #48]	; (8006a78 <brrCalculus+0x238>)
 8006a48:	edd3 7a00 	vldr	s15, [r3]
 8006a4c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006a50:	ee17 3a90 	vmov	r3, s15
 8006a54:	b29b      	uxth	r3, r3
 8006a56:	4313      	orrs	r3, r2
 8006a58:	b29a      	uxth	r2, r3
 8006a5a:	4b08      	ldr	r3, [pc, #32]	; (8006a7c <brrCalculus+0x23c>)
 8006a5c:	801a      	strh	r2, [r3, #0]


		break;
 8006a5e:	e112      	b.n	8006c86 <brrCalculus+0x446>
 8006a60:	b4e81b4f 	.word	0xb4e81b4f
 8006a64:	3edb4e81 	.word	0x3edb4e81
 8006a68:	b4e81b4f 	.word	0xb4e81b4f
 8006a6c:	3ecb4e81 	.word	0x3ecb4e81
 8006a70:	20000628 	.word	0x20000628
 8006a74:	20000620 	.word	0x20000620
 8006a78:	20000624 	.word	0x20000624
 8006a7c:	2000061e 	.word	0x2000061e
	}
	case USART_BAUDRATE_28800:{

		 value = 1/(16.0 * 28800);
 8006a80:	4989      	ldr	r1, [pc, #548]	; (8006ca8 <brrCalculus+0x468>)
 8006a82:	a385      	add	r3, pc, #532	; (adr r3, 8006c98 <brrCalculus+0x458>)
 8006a84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a88:	e9c1 2300 	strd	r2, r3, [r1]

		 value = ((float) MCUvelocity ) *value;
 8006a8c:	683b      	ldr	r3, [r7, #0]
 8006a8e:	ee07 3a90 	vmov	s15, r3
 8006a92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006a96:	ee17 0a90 	vmov	r0, s15
 8006a9a:	f7f9 fd6d 	bl	8000578 <__aeabi_f2d>
 8006a9e:	4b82      	ldr	r3, [pc, #520]	; (8006ca8 <brrCalculus+0x468>)
 8006aa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006aa4:	f7f9 fdc0 	bl	8000628 <__aeabi_dmul>
 8006aa8:	4602      	mov	r2, r0
 8006aaa:	460b      	mov	r3, r1
 8006aac:	497e      	ldr	r1, [pc, #504]	; (8006ca8 <brrCalculus+0x468>)
 8006aae:	e9c1 2300 	strd	r2, r3, [r1]

		 mant = (int) value;
 8006ab2:	4b7d      	ldr	r3, [pc, #500]	; (8006ca8 <brrCalculus+0x468>)
 8006ab4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ab8:	4610      	mov	r0, r2
 8006aba:	4619      	mov	r1, r3
 8006abc:	f7fa f864 	bl	8000b88 <__aeabi_d2iz>
 8006ac0:	4603      	mov	r3, r0
 8006ac2:	b29a      	uxth	r2, r3
 8006ac4:	4b79      	ldr	r3, [pc, #484]	; (8006cac <brrCalculus+0x46c>)
 8006ac6:	801a      	strh	r2, [r3, #0]

		 DIVfrac = value -(int) value;
 8006ac8:	4b77      	ldr	r3, [pc, #476]	; (8006ca8 <brrCalculus+0x468>)
 8006aca:	e9d3 4500 	ldrd	r4, r5, [r3]
 8006ace:	4b76      	ldr	r3, [pc, #472]	; (8006ca8 <brrCalculus+0x468>)
 8006ad0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ad4:	4610      	mov	r0, r2
 8006ad6:	4619      	mov	r1, r3
 8006ad8:	f7fa f856 	bl	8000b88 <__aeabi_d2iz>
 8006adc:	4603      	mov	r3, r0
 8006ade:	4618      	mov	r0, r3
 8006ae0:	f7f9 fd38 	bl	8000554 <__aeabi_i2d>
 8006ae4:	4602      	mov	r2, r0
 8006ae6:	460b      	mov	r3, r1
 8006ae8:	4620      	mov	r0, r4
 8006aea:	4629      	mov	r1, r5
 8006aec:	f7f9 fbe4 	bl	80002b8 <__aeabi_dsub>
 8006af0:	4602      	mov	r2, r0
 8006af2:	460b      	mov	r3, r1
 8006af4:	4610      	mov	r0, r2
 8006af6:	4619      	mov	r1, r3
 8006af8:	f7fa f88e 	bl	8000c18 <__aeabi_d2f>
 8006afc:	4603      	mov	r3, r0
 8006afe:	4a6c      	ldr	r2, [pc, #432]	; (8006cb0 <brrCalculus+0x470>)
 8006b00:	6013      	str	r3, [r2, #0]

		 DIVfrac = roundToNDecimals(DIVfrac, 4 );
 8006b02:	4b6b      	ldr	r3, [pc, #428]	; (8006cb0 <brrCalculus+0x470>)
 8006b04:	edd3 7a00 	vldr	s15, [r3]
 8006b08:	2004      	movs	r0, #4
 8006b0a:	eeb0 0a67 	vmov.f32	s0, s15
 8006b0e:	f000 f963 	bl	8006dd8 <roundToNDecimals>
 8006b12:	eef0 7a40 	vmov.f32	s15, s0
 8006b16:	4b66      	ldr	r3, [pc, #408]	; (8006cb0 <brrCalculus+0x470>)
 8006b18:	edc3 7a00 	vstr	s15, [r3]

		 DIVfrac = 16*DIVfrac;
 8006b1c:	4b64      	ldr	r3, [pc, #400]	; (8006cb0 <brrCalculus+0x470>)
 8006b1e:	edd3 7a00 	vldr	s15, [r3]
 8006b22:	eeb3 7a00 	vmov.f32	s14, #48	; 0x41800000  16.0
 8006b26:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006b2a:	4b61      	ldr	r3, [pc, #388]	; (8006cb0 <brrCalculus+0x470>)
 8006b2c:	edc3 7a00 	vstr	s15, [r3]

		 DIVfrac = round(DIVfrac) + 1;
 8006b30:	4b5f      	ldr	r3, [pc, #380]	; (8006cb0 <brrCalculus+0x470>)
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	4618      	mov	r0, r3
 8006b36:	f7f9 fd1f 	bl	8000578 <__aeabi_f2d>
 8006b3a:	4602      	mov	r2, r0
 8006b3c:	460b      	mov	r3, r1
 8006b3e:	ec43 2b10 	vmov	d0, r2, r3
 8006b42:	f004 f8a1 	bl	800ac88 <round>
 8006b46:	ec51 0b10 	vmov	r0, r1, d0
 8006b4a:	f04f 0200 	mov.w	r2, #0
 8006b4e:	4b59      	ldr	r3, [pc, #356]	; (8006cb4 <brrCalculus+0x474>)
 8006b50:	f7f9 fbb4 	bl	80002bc <__adddf3>
 8006b54:	4602      	mov	r2, r0
 8006b56:	460b      	mov	r3, r1
 8006b58:	4610      	mov	r0, r2
 8006b5a:	4619      	mov	r1, r3
 8006b5c:	f7fa f85c 	bl	8000c18 <__aeabi_d2f>
 8006b60:	4603      	mov	r3, r0
 8006b62:	4a53      	ldr	r2, [pc, #332]	; (8006cb0 <brrCalculus+0x470>)
 8006b64:	6013      	str	r3, [r2, #0]

		 mant_DIVfrac = (mant << 4) | ((unsigned int) DIVfrac);
 8006b66:	4b51      	ldr	r3, [pc, #324]	; (8006cac <brrCalculus+0x46c>)
 8006b68:	881b      	ldrh	r3, [r3, #0]
 8006b6a:	011b      	lsls	r3, r3, #4
 8006b6c:	b29a      	uxth	r2, r3
 8006b6e:	4b50      	ldr	r3, [pc, #320]	; (8006cb0 <brrCalculus+0x470>)
 8006b70:	edd3 7a00 	vldr	s15, [r3]
 8006b74:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006b78:	ee17 3a90 	vmov	r3, s15
 8006b7c:	b29b      	uxth	r3, r3
 8006b7e:	4313      	orrs	r3, r2
 8006b80:	b29a      	uxth	r2, r3
 8006b82:	4b4d      	ldr	r3, [pc, #308]	; (8006cb8 <brrCalculus+0x478>)
 8006b84:	801a      	strh	r2, [r3, #0]


		break;
 8006b86:	e07e      	b.n	8006c86 <brrCalculus+0x446>
	}
	case USART_BAUDRATE_115200:{

		 value = 1/(16.0 * 115200);
 8006b88:	4947      	ldr	r1, [pc, #284]	; (8006ca8 <brrCalculus+0x468>)
 8006b8a:	a345      	add	r3, pc, #276	; (adr r3, 8006ca0 <brrCalculus+0x460>)
 8006b8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b90:	e9c1 2300 	strd	r2, r3, [r1]

		 value = ((float) MCUvelocity ) *value;
 8006b94:	683b      	ldr	r3, [r7, #0]
 8006b96:	ee07 3a90 	vmov	s15, r3
 8006b9a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b9e:	ee17 0a90 	vmov	r0, s15
 8006ba2:	f7f9 fce9 	bl	8000578 <__aeabi_f2d>
 8006ba6:	4b40      	ldr	r3, [pc, #256]	; (8006ca8 <brrCalculus+0x468>)
 8006ba8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bac:	f7f9 fd3c 	bl	8000628 <__aeabi_dmul>
 8006bb0:	4602      	mov	r2, r0
 8006bb2:	460b      	mov	r3, r1
 8006bb4:	493c      	ldr	r1, [pc, #240]	; (8006ca8 <brrCalculus+0x468>)
 8006bb6:	e9c1 2300 	strd	r2, r3, [r1]

		 mant = (int) value;
 8006bba:	4b3b      	ldr	r3, [pc, #236]	; (8006ca8 <brrCalculus+0x468>)
 8006bbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bc0:	4610      	mov	r0, r2
 8006bc2:	4619      	mov	r1, r3
 8006bc4:	f7f9 ffe0 	bl	8000b88 <__aeabi_d2iz>
 8006bc8:	4603      	mov	r3, r0
 8006bca:	b29a      	uxth	r2, r3
 8006bcc:	4b37      	ldr	r3, [pc, #220]	; (8006cac <brrCalculus+0x46c>)
 8006bce:	801a      	strh	r2, [r3, #0]

		 DIVfrac = value -(int) value;
 8006bd0:	4b35      	ldr	r3, [pc, #212]	; (8006ca8 <brrCalculus+0x468>)
 8006bd2:	e9d3 4500 	ldrd	r4, r5, [r3]
 8006bd6:	4b34      	ldr	r3, [pc, #208]	; (8006ca8 <brrCalculus+0x468>)
 8006bd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bdc:	4610      	mov	r0, r2
 8006bde:	4619      	mov	r1, r3
 8006be0:	f7f9 ffd2 	bl	8000b88 <__aeabi_d2iz>
 8006be4:	4603      	mov	r3, r0
 8006be6:	4618      	mov	r0, r3
 8006be8:	f7f9 fcb4 	bl	8000554 <__aeabi_i2d>
 8006bec:	4602      	mov	r2, r0
 8006bee:	460b      	mov	r3, r1
 8006bf0:	4620      	mov	r0, r4
 8006bf2:	4629      	mov	r1, r5
 8006bf4:	f7f9 fb60 	bl	80002b8 <__aeabi_dsub>
 8006bf8:	4602      	mov	r2, r0
 8006bfa:	460b      	mov	r3, r1
 8006bfc:	4610      	mov	r0, r2
 8006bfe:	4619      	mov	r1, r3
 8006c00:	f7fa f80a 	bl	8000c18 <__aeabi_d2f>
 8006c04:	4603      	mov	r3, r0
 8006c06:	4a2a      	ldr	r2, [pc, #168]	; (8006cb0 <brrCalculus+0x470>)
 8006c08:	6013      	str	r3, [r2, #0]

		 DIVfrac = roundToNDecimals(DIVfrac, 4 );
 8006c0a:	4b29      	ldr	r3, [pc, #164]	; (8006cb0 <brrCalculus+0x470>)
 8006c0c:	edd3 7a00 	vldr	s15, [r3]
 8006c10:	2004      	movs	r0, #4
 8006c12:	eeb0 0a67 	vmov.f32	s0, s15
 8006c16:	f000 f8df 	bl	8006dd8 <roundToNDecimals>
 8006c1a:	eef0 7a40 	vmov.f32	s15, s0
 8006c1e:	4b24      	ldr	r3, [pc, #144]	; (8006cb0 <brrCalculus+0x470>)
 8006c20:	edc3 7a00 	vstr	s15, [r3]

		 DIVfrac = 16*DIVfrac;
 8006c24:	4b22      	ldr	r3, [pc, #136]	; (8006cb0 <brrCalculus+0x470>)
 8006c26:	edd3 7a00 	vldr	s15, [r3]
 8006c2a:	eeb3 7a00 	vmov.f32	s14, #48	; 0x41800000  16.0
 8006c2e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006c32:	4b1f      	ldr	r3, [pc, #124]	; (8006cb0 <brrCalculus+0x470>)
 8006c34:	edc3 7a00 	vstr	s15, [r3]

		 DIVfrac = round(DIVfrac);
 8006c38:	4b1d      	ldr	r3, [pc, #116]	; (8006cb0 <brrCalculus+0x470>)
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	4618      	mov	r0, r3
 8006c3e:	f7f9 fc9b 	bl	8000578 <__aeabi_f2d>
 8006c42:	4602      	mov	r2, r0
 8006c44:	460b      	mov	r3, r1
 8006c46:	ec43 2b10 	vmov	d0, r2, r3
 8006c4a:	f004 f81d 	bl	800ac88 <round>
 8006c4e:	ec53 2b10 	vmov	r2, r3, d0
 8006c52:	4610      	mov	r0, r2
 8006c54:	4619      	mov	r1, r3
 8006c56:	f7f9 ffdf 	bl	8000c18 <__aeabi_d2f>
 8006c5a:	4603      	mov	r3, r0
 8006c5c:	4a14      	ldr	r2, [pc, #80]	; (8006cb0 <brrCalculus+0x470>)
 8006c5e:	6013      	str	r3, [r2, #0]

		 mant_DIVfrac = (mant << 4) | ((unsigned int) DIVfrac);
 8006c60:	4b12      	ldr	r3, [pc, #72]	; (8006cac <brrCalculus+0x46c>)
 8006c62:	881b      	ldrh	r3, [r3, #0]
 8006c64:	011b      	lsls	r3, r3, #4
 8006c66:	b29a      	uxth	r2, r3
 8006c68:	4b11      	ldr	r3, [pc, #68]	; (8006cb0 <brrCalculus+0x470>)
 8006c6a:	edd3 7a00 	vldr	s15, [r3]
 8006c6e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006c72:	ee17 3a90 	vmov	r3, s15
 8006c76:	b29b      	uxth	r3, r3
 8006c78:	4313      	orrs	r3, r2
 8006c7a:	b29a      	uxth	r2, r3
 8006c7c:	4b0e      	ldr	r3, [pc, #56]	; (8006cb8 <brrCalculus+0x478>)
 8006c7e:	801a      	strh	r2, [r3, #0]


		break;
 8006c80:	e001      	b.n	8006c86 <brrCalculus+0x446>
	}
	default:{

		__NOP();
 8006c82:	bf00      	nop
		break;
 8006c84:	bf00      	nop
	}

	}


	return mant_DIVfrac;
 8006c86:	4b0c      	ldr	r3, [pc, #48]	; (8006cb8 <brrCalculus+0x478>)
 8006c88:	881b      	ldrh	r3, [r3, #0]
}
 8006c8a:	4618      	mov	r0, r3
 8006c8c:	3708      	adds	r7, #8
 8006c8e:	46bd      	mov	sp, r7
 8006c90:	bdb0      	pop	{r4, r5, r7, pc}
 8006c92:	bf00      	nop
 8006c94:	f3af 8000 	nop.w
 8006c98:	789abcdf 	.word	0x789abcdf
 8006c9c:	3ec23456 	.word	0x3ec23456
 8006ca0:	789abcdf 	.word	0x789abcdf
 8006ca4:	3ea23456 	.word	0x3ea23456
 8006ca8:	20000628 	.word	0x20000628
 8006cac:	20000620 	.word	0x20000620
 8006cb0:	20000624 	.word	0x20000624
 8006cb4:	3ff00000 	.word	0x3ff00000
 8006cb8:	2000061e 	.word	0x2000061e

08006cbc <writeChar>:


/* funcion para escribir un solo char */
void writeChar(USART_Handler_t *ptrUsartHandler, int dataToSend ){
 8006cbc:	b480      	push	{r7}
 8006cbe:	b083      	sub	sp, #12
 8006cc0:	af00      	add	r7, sp, #0
 8006cc2:	6078      	str	r0, [r7, #4]
 8006cc4:	6039      	str	r1, [r7, #0]
	while( !(ptrUsartHandler->ptrUSARTx->SR & USART_SR_TXE)){
 8006cc6:	e000      	b.n	8006cca <writeChar+0xe>
		__NOP();
 8006cc8:	bf00      	nop
	while( !(ptrUsartHandler->ptrUSARTx->SR & USART_SR_TXE)){
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d0f7      	beq.n	8006cc8 <writeChar+0xc>
	}

	ptrUsartHandler->ptrUSARTx->DR = dataToSend;
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	683a      	ldr	r2, [r7, #0]
 8006cde:	605a      	str	r2, [r3, #4]

}
 8006ce0:	bf00      	nop
 8006ce2:	370c      	adds	r7, #12
 8006ce4:	46bd      	mov	sp, r7
 8006ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cea:	4770      	bx	lr

08006cec <writeMsg>:


void writeMsg(USART_Handler_t *ptrUsartHandler, const char* msgToSend){
 8006cec:	b580      	push	{r7, lr}
 8006cee:	b082      	sub	sp, #8
 8006cf0:	af00      	add	r7, sp, #0
 8006cf2:	6078      	str	r0, [r7, #4]
 8006cf4:	6039      	str	r1, [r7, #0]

	while(*msgToSend != '\0'){
 8006cf6:	e008      	b.n	8006d0a <writeMsg+0x1e>
		writeChar(ptrUsartHandler, *msgToSend);
 8006cf8:	683b      	ldr	r3, [r7, #0]
 8006cfa:	781b      	ldrb	r3, [r3, #0]
 8006cfc:	4619      	mov	r1, r3
 8006cfe:	6878      	ldr	r0, [r7, #4]
 8006d00:	f7ff ffdc 	bl	8006cbc <writeChar>
		msgToSend ++ ;
 8006d04:	683b      	ldr	r3, [r7, #0]
 8006d06:	3301      	adds	r3, #1
 8006d08:	603b      	str	r3, [r7, #0]
	while(*msgToSend != '\0'){
 8006d0a:	683b      	ldr	r3, [r7, #0]
 8006d0c:	781b      	ldrb	r3, [r3, #0]
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d1f2      	bne.n	8006cf8 <writeMsg+0xc>
	}
}
 8006d12:	bf00      	nop
 8006d14:	bf00      	nop
 8006d16:	3708      	adds	r7, #8
 8006d18:	46bd      	mov	sp, r7
 8006d1a:	bd80      	pop	{r7, pc}

08006d1c <usart1Rx_Callback>:

__attribute__((weak))	void usart2Rx_Callback(void){
	__NOP();
}
__attribute__((weak))	void usart1Rx_Callback(void){
 8006d1c:	b480      	push	{r7}
 8006d1e:	af00      	add	r7, sp, #0
	__NOP();
 8006d20:	bf00      	nop
}
 8006d22:	bf00      	nop
 8006d24:	46bd      	mov	sp, r7
 8006d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d2a:	4770      	bx	lr

08006d2c <usart6Rx_Callback>:
__attribute__((weak))	void usart6Rx_Callback(void){
 8006d2c:	b480      	push	{r7}
 8006d2e:	af00      	add	r7, sp, #0
	__NOP();
 8006d30:	bf00      	nop
}
 8006d32:	bf00      	nop
 8006d34:	46bd      	mov	sp, r7
 8006d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d3a:	4770      	bx	lr

08006d3c <getRxData>:

uint8_t auxRxData = 0;

uint8_t getRxData(void){
 8006d3c:	b480      	push	{r7}
 8006d3e:	af00      	add	r7, sp, #0
	return auxRxData;
 8006d40:	4b03      	ldr	r3, [pc, #12]	; (8006d50 <getRxData+0x14>)
 8006d42:	781b      	ldrb	r3, [r3, #0]
}
 8006d44:	4618      	mov	r0, r3
 8006d46:	46bd      	mov	sp, r7
 8006d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d4c:	4770      	bx	lr
 8006d4e:	bf00      	nop
 8006d50:	20000630 	.word	0x20000630

08006d54 <USART2_IRQHandler>:

void USART2_IRQHandler(void){
 8006d54:	b580      	push	{r7, lr}
 8006d56:	af00      	add	r7, sp, #0

	if(USART2->SR & USART_SR_RXNE){
 8006d58:	4b07      	ldr	r3, [pc, #28]	; (8006d78 <USART2_IRQHandler+0x24>)
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	f003 0320 	and.w	r3, r3, #32
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d006      	beq.n	8006d72 <USART2_IRQHandler+0x1e>
		auxRxData = (uint8_t) USART2->DR;
 8006d64:	4b04      	ldr	r3, [pc, #16]	; (8006d78 <USART2_IRQHandler+0x24>)
 8006d66:	685b      	ldr	r3, [r3, #4]
 8006d68:	b2da      	uxtb	r2, r3
 8006d6a:	4b04      	ldr	r3, [pc, #16]	; (8006d7c <USART2_IRQHandler+0x28>)
 8006d6c:	701a      	strb	r2, [r3, #0]
		usart2Rx_Callback();
 8006d6e:	f7fa fcbd 	bl	80016ec <usart2Rx_Callback>
	}

}
 8006d72:	bf00      	nop
 8006d74:	bd80      	pop	{r7, pc}
 8006d76:	bf00      	nop
 8006d78:	40004400 	.word	0x40004400
 8006d7c:	20000630 	.word	0x20000630

08006d80 <USART1_IRQHandler>:
//	}
//	if(USART2->SR & USART_SR_TXE){
//		usart2Rx_Callback();
//	}

void USART1_IRQHandler(void){
 8006d80:	b580      	push	{r7, lr}
 8006d82:	af00      	add	r7, sp, #0


	if(USART1->SR & USART_SR_RXNE){
 8006d84:	4b07      	ldr	r3, [pc, #28]	; (8006da4 <USART1_IRQHandler+0x24>)
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	f003 0320 	and.w	r3, r3, #32
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d006      	beq.n	8006d9e <USART1_IRQHandler+0x1e>
		auxRxData = (uint8_t) USART1->DR;
 8006d90:	4b04      	ldr	r3, [pc, #16]	; (8006da4 <USART1_IRQHandler+0x24>)
 8006d92:	685b      	ldr	r3, [r3, #4]
 8006d94:	b2da      	uxtb	r2, r3
 8006d96:	4b04      	ldr	r3, [pc, #16]	; (8006da8 <USART1_IRQHandler+0x28>)
 8006d98:	701a      	strb	r2, [r3, #0]
		usart1Rx_Callback();
 8006d9a:	f7ff ffbf 	bl	8006d1c <usart1Rx_Callback>
	}
}
 8006d9e:	bf00      	nop
 8006da0:	bd80      	pop	{r7, pc}
 8006da2:	bf00      	nop
 8006da4:	40011000 	.word	0x40011000
 8006da8:	20000630 	.word	0x20000630

08006dac <USART6_IRQHandler>:
//		usart1Rx_Callback();
//	}



void USART6_IRQHandler(void){
 8006dac:	b580      	push	{r7, lr}
 8006dae:	af00      	add	r7, sp, #0

	if(USART6->SR & USART_SR_RXNE){
 8006db0:	4b07      	ldr	r3, [pc, #28]	; (8006dd0 <USART6_IRQHandler+0x24>)
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	f003 0320 	and.w	r3, r3, #32
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d006      	beq.n	8006dca <USART6_IRQHandler+0x1e>
		auxRxData = (uint8_t) USART6->DR;
 8006dbc:	4b04      	ldr	r3, [pc, #16]	; (8006dd0 <USART6_IRQHandler+0x24>)
 8006dbe:	685b      	ldr	r3, [r3, #4]
 8006dc0:	b2da      	uxtb	r2, r3
 8006dc2:	4b04      	ldr	r3, [pc, #16]	; (8006dd4 <USART6_IRQHandler+0x28>)
 8006dc4:	701a      	strb	r2, [r3, #0]
		usart6Rx_Callback();
 8006dc6:	f7ff ffb1 	bl	8006d2c <usart6Rx_Callback>
	}

}
 8006dca:	bf00      	nop
 8006dcc:	bd80      	pop	{r7, pc}
 8006dce:	bf00      	nop
 8006dd0:	40011400 	.word	0x40011400
 8006dd4:	20000630 	.word	0x20000630

08006dd8 <roundToNDecimals>:


float roundToNDecimals(float number, int n) {
 8006dd8:	b580      	push	{r7, lr}
 8006dda:	b084      	sub	sp, #16
 8006ddc:	af00      	add	r7, sp, #0
 8006dde:	ed87 0a01 	vstr	s0, [r7, #4]
 8006de2:	6038      	str	r0, [r7, #0]

    double factor = pow(10, n);
 8006de4:	6838      	ldr	r0, [r7, #0]
 8006de6:	f7f9 fbb5 	bl	8000554 <__aeabi_i2d>
 8006dea:	4602      	mov	r2, r0
 8006dec:	460b      	mov	r3, r1
 8006dee:	ec43 2b11 	vmov	d1, r2, r3
 8006df2:	ed9f 0b1f 	vldr	d0, [pc, #124]	; 8006e70 <roundToNDecimals+0x98>
 8006df6:	f003 ffe9 	bl	800adcc <pow>
 8006dfa:	ed87 0b02 	vstr	d0, [r7, #8]

    number *= factor;
 8006dfe:	6878      	ldr	r0, [r7, #4]
 8006e00:	f7f9 fbba 	bl	8000578 <__aeabi_f2d>
 8006e04:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006e08:	f7f9 fc0e 	bl	8000628 <__aeabi_dmul>
 8006e0c:	4602      	mov	r2, r0
 8006e0e:	460b      	mov	r3, r1
 8006e10:	4610      	mov	r0, r2
 8006e12:	4619      	mov	r1, r3
 8006e14:	f7f9 ff00 	bl	8000c18 <__aeabi_d2f>
 8006e18:	4603      	mov	r3, r0
 8006e1a:	607b      	str	r3, [r7, #4]

    number = round(number);
 8006e1c:	6878      	ldr	r0, [r7, #4]
 8006e1e:	f7f9 fbab 	bl	8000578 <__aeabi_f2d>
 8006e22:	4602      	mov	r2, r0
 8006e24:	460b      	mov	r3, r1
 8006e26:	ec43 2b10 	vmov	d0, r2, r3
 8006e2a:	f003 ff2d 	bl	800ac88 <round>
 8006e2e:	ec53 2b10 	vmov	r2, r3, d0
 8006e32:	4610      	mov	r0, r2
 8006e34:	4619      	mov	r1, r3
 8006e36:	f7f9 feef 	bl	8000c18 <__aeabi_d2f>
 8006e3a:	4603      	mov	r3, r0
 8006e3c:	607b      	str	r3, [r7, #4]

    number /= factor;
 8006e3e:	6878      	ldr	r0, [r7, #4]
 8006e40:	f7f9 fb9a 	bl	8000578 <__aeabi_f2d>
 8006e44:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006e48:	f7f9 fd18 	bl	800087c <__aeabi_ddiv>
 8006e4c:	4602      	mov	r2, r0
 8006e4e:	460b      	mov	r3, r1
 8006e50:	4610      	mov	r0, r2
 8006e52:	4619      	mov	r1, r3
 8006e54:	f7f9 fee0 	bl	8000c18 <__aeabi_d2f>
 8006e58:	4603      	mov	r3, r0
 8006e5a:	607b      	str	r3, [r7, #4]

    return number;
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	ee07 3a90 	vmov	s15, r3
}
 8006e62:	eeb0 0a67 	vmov.f32	s0, s15
 8006e66:	3710      	adds	r7, #16
 8006e68:	46bd      	mov	sp, r7
 8006e6a:	bd80      	pop	{r7, pc}
 8006e6c:	f3af 8000 	nop.w
 8006e70:	00000000 	.word	0x00000000
 8006e74:	40240000 	.word	0x40240000

08006e78 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8006e78:	b480      	push	{r7}
 8006e7a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8006e7c:	4b06      	ldr	r3, [pc, #24]	; (8006e98 <SystemInit+0x20>)
 8006e7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e82:	4a05      	ldr	r2, [pc, #20]	; (8006e98 <SystemInit+0x20>)
 8006e84:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006e88:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8006e8c:	bf00      	nop
 8006e8e:	46bd      	mov	sp, r7
 8006e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e94:	4770      	bx	lr
 8006e96:	bf00      	nop
 8006e98:	e000ed00 	.word	0xe000ed00

08006e9c <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8006e9c:	b480      	push	{r7}
 8006e9e:	b087      	sub	sp, #28
 8006ea0:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8006ea2:	2300      	movs	r3, #0
 8006ea4:	613b      	str	r3, [r7, #16]
 8006ea6:	2300      	movs	r3, #0
 8006ea8:	617b      	str	r3, [r7, #20]
 8006eaa:	2302      	movs	r3, #2
 8006eac:	60fb      	str	r3, [r7, #12]
 8006eae:	2300      	movs	r3, #0
 8006eb0:	60bb      	str	r3, [r7, #8]
 8006eb2:	2302      	movs	r3, #2
 8006eb4:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8006eb6:	4b34      	ldr	r3, [pc, #208]	; (8006f88 <SystemCoreClockUpdate+0xec>)
 8006eb8:	689b      	ldr	r3, [r3, #8]
 8006eba:	f003 030c 	and.w	r3, r3, #12
 8006ebe:	613b      	str	r3, [r7, #16]

  switch (tmp)
 8006ec0:	693b      	ldr	r3, [r7, #16]
 8006ec2:	2b08      	cmp	r3, #8
 8006ec4:	d011      	beq.n	8006eea <SystemCoreClockUpdate+0x4e>
 8006ec6:	693b      	ldr	r3, [r7, #16]
 8006ec8:	2b08      	cmp	r3, #8
 8006eca:	d844      	bhi.n	8006f56 <SystemCoreClockUpdate+0xba>
 8006ecc:	693b      	ldr	r3, [r7, #16]
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d003      	beq.n	8006eda <SystemCoreClockUpdate+0x3e>
 8006ed2:	693b      	ldr	r3, [r7, #16]
 8006ed4:	2b04      	cmp	r3, #4
 8006ed6:	d004      	beq.n	8006ee2 <SystemCoreClockUpdate+0x46>
 8006ed8:	e03d      	b.n	8006f56 <SystemCoreClockUpdate+0xba>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 8006eda:	4b2c      	ldr	r3, [pc, #176]	; (8006f8c <SystemCoreClockUpdate+0xf0>)
 8006edc:	4a2c      	ldr	r2, [pc, #176]	; (8006f90 <SystemCoreClockUpdate+0xf4>)
 8006ede:	601a      	str	r2, [r3, #0]
      break;
 8006ee0:	e03d      	b.n	8006f5e <SystemCoreClockUpdate+0xc2>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 8006ee2:	4b2a      	ldr	r3, [pc, #168]	; (8006f8c <SystemCoreClockUpdate+0xf0>)
 8006ee4:	4a2b      	ldr	r2, [pc, #172]	; (8006f94 <SystemCoreClockUpdate+0xf8>)
 8006ee6:	601a      	str	r2, [r3, #0]
      break;
 8006ee8:	e039      	b.n	8006f5e <SystemCoreClockUpdate+0xc2>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8006eea:	4b27      	ldr	r3, [pc, #156]	; (8006f88 <SystemCoreClockUpdate+0xec>)
 8006eec:	685b      	ldr	r3, [r3, #4]
 8006eee:	0d9b      	lsrs	r3, r3, #22
 8006ef0:	f003 0301 	and.w	r3, r3, #1
 8006ef4:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006ef6:	4b24      	ldr	r3, [pc, #144]	; (8006f88 <SystemCoreClockUpdate+0xec>)
 8006ef8:	685b      	ldr	r3, [r3, #4]
 8006efa:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006efe:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 8006f00:	68bb      	ldr	r3, [r7, #8]
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d00c      	beq.n	8006f20 <SystemCoreClockUpdate+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8006f06:	4a23      	ldr	r2, [pc, #140]	; (8006f94 <SystemCoreClockUpdate+0xf8>)
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f0e:	4a1e      	ldr	r2, [pc, #120]	; (8006f88 <SystemCoreClockUpdate+0xec>)
 8006f10:	6852      	ldr	r2, [r2, #4]
 8006f12:	0992      	lsrs	r2, r2, #6
 8006f14:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006f18:	fb02 f303 	mul.w	r3, r2, r3
 8006f1c:	617b      	str	r3, [r7, #20]
 8006f1e:	e00b      	b.n	8006f38 <SystemCoreClockUpdate+0x9c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8006f20:	4a1b      	ldr	r2, [pc, #108]	; (8006f90 <SystemCoreClockUpdate+0xf4>)
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f28:	4a17      	ldr	r2, [pc, #92]	; (8006f88 <SystemCoreClockUpdate+0xec>)
 8006f2a:	6852      	ldr	r2, [r2, #4]
 8006f2c:	0992      	lsrs	r2, r2, #6
 8006f2e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006f32:	fb02 f303 	mul.w	r3, r2, r3
 8006f36:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8006f38:	4b13      	ldr	r3, [pc, #76]	; (8006f88 <SystemCoreClockUpdate+0xec>)
 8006f3a:	685b      	ldr	r3, [r3, #4]
 8006f3c:	0c1b      	lsrs	r3, r3, #16
 8006f3e:	f003 0303 	and.w	r3, r3, #3
 8006f42:	3301      	adds	r3, #1
 8006f44:	005b      	lsls	r3, r3, #1
 8006f46:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 8006f48:	697a      	ldr	r2, [r7, #20]
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f50:	4a0e      	ldr	r2, [pc, #56]	; (8006f8c <SystemCoreClockUpdate+0xf0>)
 8006f52:	6013      	str	r3, [r2, #0]
      break;
 8006f54:	e003      	b.n	8006f5e <SystemCoreClockUpdate+0xc2>
    default:
      SystemCoreClock = HSI_VALUE;
 8006f56:	4b0d      	ldr	r3, [pc, #52]	; (8006f8c <SystemCoreClockUpdate+0xf0>)
 8006f58:	4a0d      	ldr	r2, [pc, #52]	; (8006f90 <SystemCoreClockUpdate+0xf4>)
 8006f5a:	601a      	str	r2, [r3, #0]
      break;
 8006f5c:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8006f5e:	4b0a      	ldr	r3, [pc, #40]	; (8006f88 <SystemCoreClockUpdate+0xec>)
 8006f60:	689b      	ldr	r3, [r3, #8]
 8006f62:	091b      	lsrs	r3, r3, #4
 8006f64:	f003 030f 	and.w	r3, r3, #15
 8006f68:	4a0b      	ldr	r2, [pc, #44]	; (8006f98 <SystemCoreClockUpdate+0xfc>)
 8006f6a:	5cd3      	ldrb	r3, [r2, r3]
 8006f6c:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 8006f6e:	4b07      	ldr	r3, [pc, #28]	; (8006f8c <SystemCoreClockUpdate+0xf0>)
 8006f70:	681a      	ldr	r2, [r3, #0]
 8006f72:	693b      	ldr	r3, [r7, #16]
 8006f74:	fa22 f303 	lsr.w	r3, r2, r3
 8006f78:	4a04      	ldr	r2, [pc, #16]	; (8006f8c <SystemCoreClockUpdate+0xf0>)
 8006f7a:	6013      	str	r3, [r2, #0]
}
 8006f7c:	bf00      	nop
 8006f7e:	371c      	adds	r7, #28
 8006f80:	46bd      	mov	sp, r7
 8006f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f86:	4770      	bx	lr
 8006f88:	40023800 	.word	0x40023800
 8006f8c:	2000000c 	.word	0x2000000c
 8006f90:	00f42400 	.word	0x00f42400
 8006f94:	017d7840 	.word	0x017d7840
 8006f98:	0800d26c 	.word	0x0800d26c

08006f9c <i2c_config>:
 * para lo cual se necesita el modulo GPIO y los pines configurados
 * en el modo ALternate Function.
 * Ademas, estos pines deben ser configurados como salidas open-drain
 * y con la resistencias en modo pull-up.
 */
void i2c_config(I2C_Handler_t *ptrHandlerI2C){
 8006f9c:	b480      	push	{r7}
 8006f9e:	b083      	sub	sp, #12
 8006fa0:	af00      	add	r7, sp, #0
 8006fa2:	6078      	str	r0, [r7, #4]
//
//	ptrDMA_handler[1]->ptrDMAType = DMA1;
//	ptrDMA_handler[1]->ptrDMAStream = DMA1_Stream6;

	/* 1 Activamos la señal de reloj para el modulo I2C seleccionado*/
	if(ptrHandlerI2C->ptrI2Cx == I2C1){
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	4a89      	ldr	r2, [pc, #548]	; (80071d0 <i2c_config+0x234>)
 8006faa:	4293      	cmp	r3, r2
 8006fac:	d106      	bne.n	8006fbc <i2c_config+0x20>
		RCC -> APB1ENR |= RCC_APB1ENR_I2C1EN;
 8006fae:	4b89      	ldr	r3, [pc, #548]	; (80071d4 <i2c_config+0x238>)
 8006fb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fb2:	4a88      	ldr	r2, [pc, #544]	; (80071d4 <i2c_config+0x238>)
 8006fb4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8006fb8:	6413      	str	r3, [r2, #64]	; 0x40
 8006fba:	e016      	b.n	8006fea <i2c_config+0x4e>
	}

	else if(ptrHandlerI2C->ptrI2Cx == I2C2){
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	4a85      	ldr	r2, [pc, #532]	; (80071d8 <i2c_config+0x23c>)
 8006fc2:	4293      	cmp	r3, r2
 8006fc4:	d106      	bne.n	8006fd4 <i2c_config+0x38>
		RCC -> APB1ENR  |= RCC_APB1ENR_I2C2EN;
 8006fc6:	4b83      	ldr	r3, [pc, #524]	; (80071d4 <i2c_config+0x238>)
 8006fc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fca:	4a82      	ldr	r2, [pc, #520]	; (80071d4 <i2c_config+0x238>)
 8006fcc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8006fd0:	6413      	str	r3, [r2, #64]	; 0x40
 8006fd2:	e00a      	b.n	8006fea <i2c_config+0x4e>
	}

	else if(ptrHandlerI2C->ptrI2Cx == I2C3){
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	4a80      	ldr	r2, [pc, #512]	; (80071dc <i2c_config+0x240>)
 8006fda:	4293      	cmp	r3, r2
 8006fdc:	d105      	bne.n	8006fea <i2c_config+0x4e>
		RCC -> APB1ENR |= RCC_APB1ENR_I2C3EN;
 8006fde:	4b7d      	ldr	r3, [pc, #500]	; (80071d4 <i2c_config+0x238>)
 8006fe0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fe2:	4a7c      	ldr	r2, [pc, #496]	; (80071d4 <i2c_config+0x238>)
 8006fe4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8006fe8:	6413      	str	r3, [r2, #64]	; 0x40
	}



	/* 0. desactivamos el modulo I2C */
	ptrHandlerI2C->ptrI2Cx->CR1 &= ~I2C_CR1_PE;
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	681a      	ldr	r2, [r3, #0]
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	f022 0201 	bic.w	r2, r2, #1
 8006ff8:	601a      	str	r2, [r3, #0]


	while(ptrHandlerI2C->ptrI2Cx->SR2 & I2C_SR2_BUSY){
 8006ffa:	e000      	b.n	8006ffe <i2c_config+0x62>
		__NOP();
 8006ffc:	bf00      	nop
	while(ptrHandlerI2C->ptrI2Cx->SR2 & I2C_SR2_BUSY){
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	699b      	ldr	r3, [r3, #24]
 8007004:	f003 0302 	and.w	r3, r3, #2
 8007008:	2b00      	cmp	r3, #0
 800700a:	d1f7      	bne.n	8006ffc <i2c_config+0x60>
	}

	/* 2. Reiniciamos el periferico, de forma que inicia en un estado conocido */
	ptrHandlerI2C->ptrI2Cx->CR1 |= I2C_CR1_SWRST;
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	681a      	ldr	r2, [r3, #0]
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800701a:	601a      	str	r2, [r3, #0]

	__NOP();
 800701c:	bf00      	nop

	ptrHandlerI2C->ptrI2Cx->CR1 &= ~ I2C_CR1_SWRST;
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	681a      	ldr	r2, [r3, #0]
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800702c:	601a      	str	r2, [r3, #0]

	/*3. Indicamos cual es la velocidad del reloj principal, que es la señal utilizada
	 * por el periferico para generar la señal de reloj para el bus I2C */


	ptrHandlerI2C->ptrI2Cx->CR2 &= ~(0b111111 << I2C_CR2_FREQ_Pos);	// Borramos la configuracion previa.
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	685a      	ldr	r2, [r3, #4]
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 800703c:	605a      	str	r2, [r3, #4]

	//Preguntamos que velocidad de reloj de tiene actualmente
	if (ptrHandlerI2C->I2C_Config.clkSpeed ==  MAIN_CLOCK_16_MHz_FOR_I2C ){
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	79db      	ldrb	r3, [r3, #7]
 8007042:	2b10      	cmp	r3, #16
 8007044:	d108      	bne.n	8007058 <i2c_config+0xbc>

		ptrHandlerI2C->ptrI2Cx->CR2 |= (MAIN_CLOCK_16_MHz_FOR_I2C << I2C_CR2_FREQ_Pos);
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	685a      	ldr	r2, [r3, #4]
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	f042 0210 	orr.w	r2, r2, #16
 8007054:	605a      	str	r2, [r3, #4]
 8007056:	e018      	b.n	800708a <i2c_config+0xee>

	}else if(ptrHandlerI2C->I2C_Config.clkSpeed == MAIN_CLOCK_25_MHz_FOR_I2C){
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	79db      	ldrb	r3, [r3, #7]
 800705c:	2b19      	cmp	r3, #25
 800705e:	d108      	bne.n	8007072 <i2c_config+0xd6>

		ptrHandlerI2C->ptrI2Cx->CR2 |= (MAIN_CLOCK_25_MHz_FOR_I2C << I2C_CR2_FREQ_Pos);
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	685a      	ldr	r2, [r3, #4]
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	f042 0219 	orr.w	r2, r2, #25
 800706e:	605a      	str	r2, [r3, #4]
 8007070:	e00b      	b.n	800708a <i2c_config+0xee>

	}else if (ptrHandlerI2C->I2C_Config.clkSpeed == MAIN_CLOCK_50_MHz_FOR_I2C){
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	79db      	ldrb	r3, [r3, #7]
 8007076:	2b32      	cmp	r3, #50	; 0x32
 8007078:	d107      	bne.n	800708a <i2c_config+0xee>

		ptrHandlerI2C->ptrI2Cx->CR2 |= (MAIN_CLOCK_50_MHz_FOR_I2C << I2C_CR2_FREQ_Pos);
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	685a      	ldr	r2, [r3, #4]
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	f042 0232 	orr.w	r2, r2, #50	; 0x32
 8007088:	605a      	str	r2, [r3, #4]
	 * En esta configuracion se incluye tambien la velocidad del reloj
	 * y el tiempo máximo para el cambio de la señal (T-Rise).
	 * Todo comienza con los dos registros en 0
	 */

	ptrHandlerI2C->ptrI2Cx->CCR = 0;
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	2200      	movs	r2, #0
 8007090:	61da      	str	r2, [r3, #28]
	ptrHandlerI2C->ptrI2Cx->TRISE = 0;
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	2200      	movs	r2, #0
 8007098:	621a      	str	r2, [r3, #32]

	if(ptrHandlerI2C->I2C_Config.modeI2C == I2C_MODE_SM){
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	795b      	ldrb	r3, [r3, #5]
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d15c      	bne.n	800715c <i2c_config+0x1c0>

		//Estamos en modo "standar" (SM Mode)
		// Seleccionamos el modo estandar
		ptrHandlerI2C->ptrI2Cx->CCR &= ~ (I2C_CCR_FS);
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	69da      	ldr	r2, [r3, #28]
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80070b0:	61da      	str	r2, [r3, #28]

		//configuramos el registro que se encarga de generar la señal del reloj
		switch(ptrHandlerI2C->I2C_Config.clkSpeed){
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	79db      	ldrb	r3, [r3, #7]
 80070b6:	2b32      	cmp	r3, #50	; 0x32
 80070b8:	d03f      	beq.n	800713a <i2c_config+0x19e>
 80070ba:	2b32      	cmp	r3, #50	; 0x32
 80070bc:	f300 80b2 	bgt.w	8007224 <i2c_config+0x288>
 80070c0:	2b19      	cmp	r3, #25
 80070c2:	d029      	beq.n	8007118 <i2c_config+0x17c>
 80070c4:	2b19      	cmp	r3, #25
 80070c6:	f300 80ad 	bgt.w	8007224 <i2c_config+0x288>
 80070ca:	2b04      	cmp	r3, #4
 80070cc:	d002      	beq.n	80070d4 <i2c_config+0x138>
 80070ce:	2b10      	cmp	r3, #16
 80070d0:	d011      	beq.n	80070f6 <i2c_config+0x15a>


				break;
			}default:{

				break;
 80070d2:	e0a7      	b.n	8007224 <i2c_config+0x288>
				ptrHandlerI2C->ptrI2Cx->CCR |=(I2C_MODE_SM_SPEED_100KHz_4MHz << I2C_CCR_CCR_Pos);
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	69da      	ldr	r2, [r3, #28]
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	f042 0214 	orr.w	r2, r2, #20
 80070e2:	61da      	str	r2, [r3, #28]
				ptrHandlerI2C->ptrI2Cx->TRISE |= I2C_MAX_RISE_TIME_SM_4MHz;
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	6a1a      	ldr	r2, [r3, #32]
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	f042 0205 	orr.w	r2, r2, #5
 80070f2:	621a      	str	r2, [r3, #32]
				break;
 80070f4:	e099      	b.n	800722a <i2c_config+0x28e>
				ptrHandlerI2C->ptrI2Cx->CCR |=(I2C_MODE_SM_SPEED_100KHz_16MHz << I2C_CCR_CCR_Pos);
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	69da      	ldr	r2, [r3, #28]
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	f042 0250 	orr.w	r2, r2, #80	; 0x50
 8007104:	61da      	str	r2, [r3, #28]
				ptrHandlerI2C->ptrI2Cx->TRISE |= I2C_MAX_RISE_TIME_SM_16MHz;
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	6a1a      	ldr	r2, [r3, #32]
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	f042 0211 	orr.w	r2, r2, #17
 8007114:	621a      	str	r2, [r3, #32]
				break;
 8007116:	e088      	b.n	800722a <i2c_config+0x28e>
				ptrHandlerI2C->ptrI2Cx->CCR |=(I2C_MODE_SM_SPEED_100KHz_25MHz << I2C_CCR_CCR_Pos);
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	69da      	ldr	r2, [r3, #28]
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	f042 0264 	orr.w	r2, r2, #100	; 0x64
 8007126:	61da      	str	r2, [r3, #28]
				ptrHandlerI2C->ptrI2Cx->TRISE |= I2C_MAX_RISE_TIME_SM_25MHz;
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	6a1a      	ldr	r2, [r3, #32]
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	f042 0215 	orr.w	r2, r2, #21
 8007136:	621a      	str	r2, [r3, #32]
				break;
 8007138:	e077      	b.n	800722a <i2c_config+0x28e>
				ptrHandlerI2C->ptrI2Cx->CCR |=(I2C_MODE_SM_SPEED_100KHz_50MHz << I2C_CCR_CCR_Pos);
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	69da      	ldr	r2, [r3, #28]
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	f042 02fa 	orr.w	r2, r2, #250	; 0xfa
 8007148:	61da      	str	r2, [r3, #28]
				ptrHandlerI2C->ptrI2Cx->TRISE |= I2C_MAX_RISE_TIME_SM_50MHz;
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	6a1a      	ldr	r2, [r3, #32]
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	f042 0233 	orr.w	r2, r2, #51	; 0x33
 8007158:	621a      	str	r2, [r3, #32]
				break;
 800715a:	e066      	b.n	800722a <i2c_config+0x28e>
	else{


		//Estamos en modo "Fast" (FM Mode)
		//Seleccioanmo el modo Fast
		ptrHandlerI2C->ptrI2Cx->CCR |=  I2C_CCR_FS;
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	69da      	ldr	r2, [r3, #28]
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800716a:	61da      	str	r2, [r3, #28]

		//configuramos el registro que se encarga de generar la señal del reloj
		switch(ptrHandlerI2C->I2C_Config.clkSpeed){
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	79db      	ldrb	r3, [r3, #7]
 8007170:	2b32      	cmp	r3, #50	; 0x32
 8007172:	d046      	beq.n	8007202 <i2c_config+0x266>
 8007174:	2b32      	cmp	r3, #50	; 0x32
 8007176:	dc57      	bgt.n	8007228 <i2c_config+0x28c>
 8007178:	2b19      	cmp	r3, #25
 800717a:	d031      	beq.n	80071e0 <i2c_config+0x244>
 800717c:	2b19      	cmp	r3, #25
 800717e:	dc53      	bgt.n	8007228 <i2c_config+0x28c>
 8007180:	2b04      	cmp	r3, #4
 8007182:	d002      	beq.n	800718a <i2c_config+0x1ee>
 8007184:	2b10      	cmp	r3, #16
 8007186:	d011      	beq.n	80071ac <i2c_config+0x210>


				break;
			}default:{

				break;
 8007188:	e04e      	b.n	8007228 <i2c_config+0x28c>
				ptrHandlerI2C->ptrI2Cx->CCR |=(I2C_MODE_FM_SPEED_400KHz_4MHz << I2C_CCR_CCR_Pos);
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	69da      	ldr	r2, [r3, #28]
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	f042 0203 	orr.w	r2, r2, #3
 8007198:	61da      	str	r2, [r3, #28]
				ptrHandlerI2C->ptrI2Cx->TRISE |= I2C_MAX_RISE_TIME_FM_4MHz;
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	6a1a      	ldr	r2, [r3, #32]
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	f042 0202 	orr.w	r2, r2, #2
 80071a8:	621a      	str	r2, [r3, #32]
				break;
 80071aa:	e03e      	b.n	800722a <i2c_config+0x28e>
				ptrHandlerI2C->ptrI2Cx->CCR |=(I2C_MODE_FM_SPEED_400KHz_16MHz << I2C_CCR_CCR_Pos);
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	69da      	ldr	r2, [r3, #28]
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	f042 020d 	orr.w	r2, r2, #13
 80071ba:	61da      	str	r2, [r3, #28]
				ptrHandlerI2C->ptrI2Cx->TRISE |= I2C_MAX_RISE_TIME_FM_16MHz;
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	6a1a      	ldr	r2, [r3, #32]
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	f042 0206 	orr.w	r2, r2, #6
 80071ca:	621a      	str	r2, [r3, #32]
				break;
 80071cc:	e02d      	b.n	800722a <i2c_config+0x28e>
 80071ce:	bf00      	nop
 80071d0:	40005400 	.word	0x40005400
 80071d4:	40023800 	.word	0x40023800
 80071d8:	40005800 	.word	0x40005800
 80071dc:	40005c00 	.word	0x40005c00
				ptrHandlerI2C->ptrI2Cx->CCR |=(I2C_MODE_FM_SPEED_400KHz_25MHz << I2C_CCR_CCR_Pos);
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	69da      	ldr	r2, [r3, #28]
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	f042 0215 	orr.w	r2, r2, #21
 80071ee:	61da      	str	r2, [r3, #28]
				ptrHandlerI2C->ptrI2Cx->TRISE |= I2C_MAX_RISE_TIME_FM_25MHz;
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	6a1a      	ldr	r2, [r3, #32]
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	f042 0208 	orr.w	r2, r2, #8
 80071fe:	621a      	str	r2, [r3, #32]
				break;
 8007200:	e013      	b.n	800722a <i2c_config+0x28e>
				ptrHandlerI2C->ptrI2Cx->CCR |= (I2C_MODE_FM_SPEED_400KHz_50MHz << I2C_CCR_CCR_Pos);
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	69da      	ldr	r2, [r3, #28]
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	f042 022a 	orr.w	r2, r2, #42	; 0x2a
 8007210:	61da      	str	r2, [r3, #28]
				ptrHandlerI2C->ptrI2Cx->TRISE |= I2C_MAX_RISE_TIME_FM_50MHz;
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	6a1a      	ldr	r2, [r3, #32]
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	f042 0210 	orr.w	r2, r2, #16
 8007220:	621a      	str	r2, [r3, #32]
				break;
 8007222:	e002      	b.n	800722a <i2c_config+0x28e>
				break;
 8007224:	bf00      	nop
 8007226:	e002      	b.n	800722e <i2c_config+0x292>
				break;
 8007228:	bf00      	nop

		}

	}

	while(ptrHandlerI2C->ptrI2Cx->SR2 & I2C_SR2_BUSY){
 800722a:	e000      	b.n	800722e <i2c_config+0x292>
		__NOP();
 800722c:	bf00      	nop
	while(ptrHandlerI2C->ptrI2Cx->SR2 & I2C_SR2_BUSY){
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	699b      	ldr	r3, [r3, #24]
 8007234:	f003 0302 	and.w	r3, r3, #2
 8007238:	2b00      	cmp	r3, #0
 800723a:	d1f7      	bne.n	800722c <i2c_config+0x290>
	}

	/* 5. Activamos el modulo I2C */
	ptrHandlerI2C->ptrI2Cx->CR1 |= I2C_CR1_PE;
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	681a      	ldr	r2, [r3, #0]
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	f042 0201 	orr.w	r2, r2, #1
 800724a:	601a      	str	r2, [r3, #0]


}
 800724c:	bf00      	nop
 800724e:	370c      	adds	r7, #12
 8007250:	46bd      	mov	sp, r7
 8007252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007256:	4770      	bx	lr

08007258 <i2c_stopTransaction>:


/* 8. Generamos la condicion de stop */
void i2c_stopTransaction(I2C_Handler_t *ptrHandlerI2C){
 8007258:	b480      	push	{r7}
 800725a:	b083      	sub	sp, #12
 800725c:	af00      	add	r7, sp, #0
 800725e:	6078      	str	r0, [r7, #4]
	ptrHandlerI2C->ptrI2Cx->CR1 |= I2C_CR1_STOP;
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	681a      	ldr	r2, [r3, #0]
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800726e:	601a      	str	r2, [r3, #0]
}
 8007270:	bf00      	nop
 8007272:	370c      	adds	r7, #12
 8007274:	46bd      	mov	sp, r7
 8007276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800727a:	4770      	bx	lr

0800727c <i2c_startTransaction>:


void i2c_startTransaction(I2C_Handler_t *ptrHandlerI2C){
 800727c:	b480      	push	{r7}
 800727e:	b083      	sub	sp, #12
 8007280:	af00      	add	r7, sp, #0
 8007282:	6078      	str	r0, [r7, #4]

	// Activamos el DMA request segun lo pedido por el usuario
	if (ptrHandlerI2C->I2C_Config.dma_Request){
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	7a1b      	ldrb	r3, [r3, #8]
 8007288:	2b00      	cmp	r3, #0
 800728a:	d009      	beq.n	80072a0 <i2c_startTransaction+0x24>
		// Si estamos aqui e sporque queremos usar la DMA para la transaccion efectiva de datos
		ptrHandlerI2C->ptrI2Cx->CR2 |= I2C_CR2_DMAEN;
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	685a      	ldr	r2, [r3, #4]
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800729a:	605a      	str	r2, [r3, #4]
	}else{
		// Si estamos aqui es porque no queremos usar un DMA request para la transaccion de datos
	}

	/* 1. Verificamos que la linea no esta ocupada - bit "busy" en I2C_SR2 */
	while(ptrHandlerI2C->ptrI2Cx->SR2 & I2C_SR2_BUSY){
 800729c:	e000      	b.n	80072a0 <i2c_startTransaction+0x24>
		__NOP();
 800729e:	bf00      	nop
	while(ptrHandlerI2C->ptrI2Cx->SR2 & I2C_SR2_BUSY){
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	699b      	ldr	r3, [r3, #24]
 80072a6:	f003 0302 	and.w	r3, r3, #2
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d1f7      	bne.n	800729e <i2c_startTransaction+0x22>
	}

	/* 2. Genereamos la señal "start" */
	ptrHandlerI2C->ptrI2Cx->CR1 |= I2C_CR1_START;
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	681a      	ldr	r2, [r3, #0]
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80072bc:	601a      	str	r2, [r3, #0]

	/* 2a. Esperamos a que la bandera del evento "start" se levante
	 * Mientras esperamos, el valor de SB es 0, entonces la negacion (!) es 1*/
	while(!(ptrHandlerI2C->ptrI2Cx->SR1 & I2C_SR1_SB)){
 80072be:	e000      	b.n	80072c2 <i2c_startTransaction+0x46>
		__NOP();
 80072c0:	bf00      	nop
	while(!(ptrHandlerI2C->ptrI2Cx->SR1 & I2C_SR1_SB)){
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	695b      	ldr	r3, [r3, #20]
 80072c8:	f003 0301 	and.w	r3, r3, #1
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d0f7      	beq.n	80072c0 <i2c_startTransaction+0x44>
	}
}
 80072d0:	bf00      	nop
 80072d2:	bf00      	nop
 80072d4:	370c      	adds	r7, #12
 80072d6:	46bd      	mov	sp, r7
 80072d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072dc:	4770      	bx	lr

080072de <i2c_reStartTransaction>:

/**/
void i2c_reStartTransaction(I2C_Handler_t *ptrHandlerI2C){
 80072de:	b480      	push	{r7}
 80072e0:	b083      	sub	sp, #12
 80072e2:	af00      	add	r7, sp, #0
 80072e4:	6078      	str	r0, [r7, #4]

	// Activamos el DMA request segun lo pedido por el usuario
	if (ptrHandlerI2C->I2C_Config.dma_Request){
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	7a1b      	ldrb	r3, [r3, #8]
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d007      	beq.n	80072fe <i2c_reStartTransaction+0x20>
		// Si estamos aqui e sporque queremos usar la DMA para la transaccion efectiva de datos
		ptrHandlerI2C->ptrI2Cx->CR2 |= I2C_CR2_DMAEN;
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	685a      	ldr	r2, [r3, #4]
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80072fc:	605a      	str	r2, [r3, #4]
	}else{
		// Si estamos aqui es porque no queremos usar un DMA request para la transaccion de datos
	}

	/*2. Generamos la señal "start" */
	ptrHandlerI2C->ptrI2Cx->CR1 |= I2C_CR1_START;
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	681a      	ldr	r2, [r3, #0]
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800730c:	601a      	str	r2, [r3, #0]

	/* 2a. Esperamos a que la bandera del evento "start" se levante*/
	/* Mientras esperamos, el valor de SB es 0, entonces la negacion es 1 */
	while(!(ptrHandlerI2C->ptrI2Cx->SR1 & I2C_SR1_SB)){
 800730e:	e000      	b.n	8007312 <i2c_reStartTransaction+0x34>
		__NOP();
 8007310:	bf00      	nop
	while(!(ptrHandlerI2C->ptrI2Cx->SR1 & I2C_SR1_SB)){
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	695b      	ldr	r3, [r3, #20]
 8007318:	f003 0301 	and.w	r3, r3, #1
 800731c:	2b00      	cmp	r3, #0
 800731e:	d0f7      	beq.n	8007310 <i2c_reStartTransaction+0x32>
	}
}
 8007320:	bf00      	nop
 8007322:	bf00      	nop
 8007324:	370c      	adds	r7, #12
 8007326:	46bd      	mov	sp, r7
 8007328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800732c:	4770      	bx	lr

0800732e <i2c_sendNoAck>:

/* 7a. Activamos la indicacion para no-ACK (indicacion para el Slave de terminar) */
void i2c_sendNoAck(I2C_Handler_t *ptrHandlerI2C){
 800732e:	b480      	push	{r7}
 8007330:	b083      	sub	sp, #12
 8007332:	af00      	add	r7, sp, #0
 8007334:	6078      	str	r0, [r7, #4]
	/*(Debemos escribir cero en la posicion ACK del registro de control 1) */
	ptrHandlerI2C->ptrI2Cx->CR1 &= ~(I2C_CR1_ACK);
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	681a      	ldr	r2, [r3, #0]
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007344:	601a      	str	r2, [r3, #0]
}
 8007346:	bf00      	nop
 8007348:	370c      	adds	r7, #12
 800734a:	46bd      	mov	sp, r7
 800734c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007350:	4770      	bx	lr

08007352 <i2c_sendSlaveAddressRW>:
	/* (Debemos escribir uno en la posicion ACK del registro de control 1)*/
	ptrHandlerI2C->ptrI2Cx->CR1 |= I2C_CR1_ACK;
}

/**/
void i2c_sendSlaveAddressRW(I2C_Handler_t *ptrHandlerI2C, uint8_t slaveAddress, uint8_t readOrWrite){
 8007352:	b480      	push	{r7}
 8007354:	b085      	sub	sp, #20
 8007356:	af00      	add	r7, sp, #0
 8007358:	6078      	str	r0, [r7, #4]
 800735a:	460b      	mov	r3, r1
 800735c:	70fb      	strb	r3, [r7, #3]
 800735e:	4613      	mov	r3, r2
 8007360:	70bb      	strb	r3, [r7, #2]
	/* 0. Definimos una variable auxiliar */
	uint8_t auxByte = 0;
 8007362:	2300      	movs	r3, #0
 8007364:	73fb      	strb	r3, [r7, #15]
	(void) auxByte;

	/* 3. Enviamos la direccion del Slave y el bit que indica que deseamos escribir (0) */
	/* (en el siguiente paso se envia la direccion de memoria que se desea escribir  */
	ptrHandlerI2C->ptrI2Cx->DR = (slaveAddress << 1) | readOrWrite;
 8007366:	78fb      	ldrb	r3, [r7, #3]
 8007368:	005a      	lsls	r2, r3, #1
 800736a:	78bb      	ldrb	r3, [r7, #2]
 800736c:	431a      	orrs	r2, r3
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	611a      	str	r2, [r3, #16]

	/* 3.1 Esperamos hasta que la bendera del evento "addr" se levante
	 * (esto nos indica que la direccion fue enviada satisfactoriamente
	 */
	while( !(ptrHandlerI2C->ptrI2Cx->SR1 & I2C_SR1_ADDR)){
 8007374:	e000      	b.n	8007378 <i2c_sendSlaveAddressRW+0x26>
		__NOP();
 8007376:	bf00      	nop
	while( !(ptrHandlerI2C->ptrI2Cx->SR1 & I2C_SR1_ADDR)){
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	695b      	ldr	r3, [r3, #20]
 800737e:	f003 0302 	and.w	r3, r3, #2
 8007382:	2b00      	cmp	r3, #0
 8007384:	d0f7      	beq.n	8007376 <i2c_sendSlaveAddressRW+0x24>
	}

	/* 3.2 Debemos limpiar la bandera de la recepcion de ACK de la "addr", para lo cual
	 * debemos leer en secuencia el I2C_SR1 y luego I2C_SR2
	 */
	auxByte = ptrHandlerI2C->ptrI2Cx->SR1;
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	695b      	ldr	r3, [r3, #20]
 800738c:	73fb      	strb	r3, [r7, #15]
	auxByte = ptrHandlerI2C->ptrI2Cx->SR2;
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	699b      	ldr	r3, [r3, #24]
 8007394:	73fb      	strb	r3, [r7, #15]

}
 8007396:	bf00      	nop
 8007398:	3714      	adds	r7, #20
 800739a:	46bd      	mov	sp, r7
 800739c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073a0:	4770      	bx	lr

080073a2 <i2c_sendMemoryAddress>:

/**/
void i2c_sendMemoryAddress(I2C_Handler_t *ptrHandlerI2C, uint8_t memAddr){
 80073a2:	b480      	push	{r7}
 80073a4:	b083      	sub	sp, #12
 80073a6:	af00      	add	r7, sp, #0
 80073a8:	6078      	str	r0, [r7, #4]
 80073aa:	460b      	mov	r3, r1
 80073ac:	70fb      	strb	r3, [r7, #3]

	/* 4. Enviamos la direccion de memoria qe deseamos leer */
	ptrHandlerI2C->ptrI2Cx->DR = memAddr;
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	78fa      	ldrb	r2, [r7, #3]
 80073b4:	611a      	str	r2, [r3, #16]

	/* 4.1 Esoeramos hasta que el byte sea transmitido */
	while( !(ptrHandlerI2C->ptrI2Cx->SR1 & I2C_SR1_TXE)){
 80073b6:	e000      	b.n	80073ba <i2c_sendMemoryAddress+0x18>
		__NOP();
 80073b8:	bf00      	nop
	while( !(ptrHandlerI2C->ptrI2Cx->SR1 & I2C_SR1_TXE)){
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	695b      	ldr	r3, [r3, #20]
 80073c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d0f7      	beq.n	80073b8 <i2c_sendMemoryAddress+0x16>
	}
}
 80073c8:	bf00      	nop
 80073ca:	bf00      	nop
 80073cc:	370c      	adds	r7, #12
 80073ce:	46bd      	mov	sp, r7
 80073d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073d4:	4770      	bx	lr

080073d6 <i2c_sendDataByte>:

/**/
void i2c_sendDataByte(I2C_Handler_t *ptrHandlerI2C, uint8_t dataToWrite){
 80073d6:	b480      	push	{r7}
 80073d8:	b083      	sub	sp, #12
 80073da:	af00      	add	r7, sp, #0
 80073dc:	6078      	str	r0, [r7, #4]
 80073de:	460b      	mov	r3, r1
 80073e0:	70fb      	strb	r3, [r7, #3]
	/* 5. Cargamos el valor que deseamos escribir */
	ptrHandlerI2C->ptrI2Cx->DR = dataToWrite;
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	78fa      	ldrb	r2, [r7, #3]
 80073e8:	611a      	str	r2, [r3, #16]

	/* 6. Esperamos hasta que el byte sea transmitido */
	while( !(ptrHandlerI2C->ptrI2Cx->SR1 & I2C_SR1_BTF)){
 80073ea:	e000      	b.n	80073ee <i2c_sendDataByte+0x18>
		__NOP();
 80073ec:	bf00      	nop
	while( !(ptrHandlerI2C->ptrI2Cx->SR1 & I2C_SR1_BTF)){
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	695b      	ldr	r3, [r3, #20]
 80073f4:	f003 0304 	and.w	r3, r3, #4
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d0f7      	beq.n	80073ec <i2c_sendDataByte+0x16>
	}
}
 80073fc:	bf00      	nop
 80073fe:	bf00      	nop
 8007400:	370c      	adds	r7, #12
 8007402:	46bd      	mov	sp, r7
 8007404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007408:	4770      	bx	lr

0800740a <i2c_readDataByte>:

uint8_t i2c_readDataByte(I2C_Handler_t *ptrHandlerI2C){
 800740a:	b480      	push	{r7}
 800740c:	b083      	sub	sp, #12
 800740e:	af00      	add	r7, sp, #0
 8007410:	6078      	str	r0, [r7, #4]
	/*9. Esperamos hasta que el byte entrante sea recibido */
	while( !(ptrHandlerI2C->ptrI2Cx->SR1 & I2C_SR1_RXNE)){
 8007412:	e000      	b.n	8007416 <i2c_readDataByte+0xc>
		__NOP();
 8007414:	bf00      	nop
	while( !(ptrHandlerI2C->ptrI2Cx->SR1 & I2C_SR1_RXNE)){
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	695b      	ldr	r3, [r3, #20]
 800741c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007420:	2b00      	cmp	r3, #0
 8007422:	d0f7      	beq.n	8007414 <i2c_readDataByte+0xa>
	}

	ptrHandlerI2C->I2C_Config.dataI2C = ptrHandlerI2C->ptrI2Cx->DR;
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	691b      	ldr	r3, [r3, #16]
 800742a:	b2da      	uxtb	r2, r3
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	719a      	strb	r2, [r3, #6]
	return ptrHandlerI2C->I2C_Config.dataI2C;
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	799b      	ldrb	r3, [r3, #6]
}
 8007434:	4618      	mov	r0, r3
 8007436:	370c      	adds	r7, #12
 8007438:	46bd      	mov	sp, r7
 800743a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800743e:	4770      	bx	lr

08007440 <__errno>:
 8007440:	4b01      	ldr	r3, [pc, #4]	; (8007448 <__errno+0x8>)
 8007442:	6818      	ldr	r0, [r3, #0]
 8007444:	4770      	bx	lr
 8007446:	bf00      	nop
 8007448:	20000010 	.word	0x20000010

0800744c <__libc_init_array>:
 800744c:	b570      	push	{r4, r5, r6, lr}
 800744e:	4d0d      	ldr	r5, [pc, #52]	; (8007484 <__libc_init_array+0x38>)
 8007450:	4c0d      	ldr	r4, [pc, #52]	; (8007488 <__libc_init_array+0x3c>)
 8007452:	1b64      	subs	r4, r4, r5
 8007454:	10a4      	asrs	r4, r4, #2
 8007456:	2600      	movs	r6, #0
 8007458:	42a6      	cmp	r6, r4
 800745a:	d109      	bne.n	8007470 <__libc_init_array+0x24>
 800745c:	4d0b      	ldr	r5, [pc, #44]	; (800748c <__libc_init_array+0x40>)
 800745e:	4c0c      	ldr	r4, [pc, #48]	; (8007490 <__libc_init_array+0x44>)
 8007460:	f005 fdde 	bl	800d020 <_init>
 8007464:	1b64      	subs	r4, r4, r5
 8007466:	10a4      	asrs	r4, r4, #2
 8007468:	2600      	movs	r6, #0
 800746a:	42a6      	cmp	r6, r4
 800746c:	d105      	bne.n	800747a <__libc_init_array+0x2e>
 800746e:	bd70      	pop	{r4, r5, r6, pc}
 8007470:	f855 3b04 	ldr.w	r3, [r5], #4
 8007474:	4798      	blx	r3
 8007476:	3601      	adds	r6, #1
 8007478:	e7ee      	b.n	8007458 <__libc_init_array+0xc>
 800747a:	f855 3b04 	ldr.w	r3, [r5], #4
 800747e:	4798      	blx	r3
 8007480:	3601      	adds	r6, #1
 8007482:	e7f2      	b.n	800746a <__libc_init_array+0x1e>
 8007484:	0800d8f0 	.word	0x0800d8f0
 8007488:	0800d8f0 	.word	0x0800d8f0
 800748c:	0800d8f0 	.word	0x0800d8f0
 8007490:	0800d8f4 	.word	0x0800d8f4

08007494 <malloc>:
 8007494:	4b02      	ldr	r3, [pc, #8]	; (80074a0 <malloc+0xc>)
 8007496:	4601      	mov	r1, r0
 8007498:	6818      	ldr	r0, [r3, #0]
 800749a:	f000 b877 	b.w	800758c <_malloc_r>
 800749e:	bf00      	nop
 80074a0:	20000010 	.word	0x20000010

080074a4 <memset>:
 80074a4:	4402      	add	r2, r0
 80074a6:	4603      	mov	r3, r0
 80074a8:	4293      	cmp	r3, r2
 80074aa:	d100      	bne.n	80074ae <memset+0xa>
 80074ac:	4770      	bx	lr
 80074ae:	f803 1b01 	strb.w	r1, [r3], #1
 80074b2:	e7f9      	b.n	80074a8 <memset+0x4>

080074b4 <_free_r>:
 80074b4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80074b6:	2900      	cmp	r1, #0
 80074b8:	d044      	beq.n	8007544 <_free_r+0x90>
 80074ba:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80074be:	9001      	str	r0, [sp, #4]
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	f1a1 0404 	sub.w	r4, r1, #4
 80074c6:	bfb8      	it	lt
 80074c8:	18e4      	addlt	r4, r4, r3
 80074ca:	f001 fc9f 	bl	8008e0c <__malloc_lock>
 80074ce:	4a1e      	ldr	r2, [pc, #120]	; (8007548 <_free_r+0x94>)
 80074d0:	9801      	ldr	r0, [sp, #4]
 80074d2:	6813      	ldr	r3, [r2, #0]
 80074d4:	b933      	cbnz	r3, 80074e4 <_free_r+0x30>
 80074d6:	6063      	str	r3, [r4, #4]
 80074d8:	6014      	str	r4, [r2, #0]
 80074da:	b003      	add	sp, #12
 80074dc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80074e0:	f001 bc9a 	b.w	8008e18 <__malloc_unlock>
 80074e4:	42a3      	cmp	r3, r4
 80074e6:	d908      	bls.n	80074fa <_free_r+0x46>
 80074e8:	6825      	ldr	r5, [r4, #0]
 80074ea:	1961      	adds	r1, r4, r5
 80074ec:	428b      	cmp	r3, r1
 80074ee:	bf01      	itttt	eq
 80074f0:	6819      	ldreq	r1, [r3, #0]
 80074f2:	685b      	ldreq	r3, [r3, #4]
 80074f4:	1949      	addeq	r1, r1, r5
 80074f6:	6021      	streq	r1, [r4, #0]
 80074f8:	e7ed      	b.n	80074d6 <_free_r+0x22>
 80074fa:	461a      	mov	r2, r3
 80074fc:	685b      	ldr	r3, [r3, #4]
 80074fe:	b10b      	cbz	r3, 8007504 <_free_r+0x50>
 8007500:	42a3      	cmp	r3, r4
 8007502:	d9fa      	bls.n	80074fa <_free_r+0x46>
 8007504:	6811      	ldr	r1, [r2, #0]
 8007506:	1855      	adds	r5, r2, r1
 8007508:	42a5      	cmp	r5, r4
 800750a:	d10b      	bne.n	8007524 <_free_r+0x70>
 800750c:	6824      	ldr	r4, [r4, #0]
 800750e:	4421      	add	r1, r4
 8007510:	1854      	adds	r4, r2, r1
 8007512:	42a3      	cmp	r3, r4
 8007514:	6011      	str	r1, [r2, #0]
 8007516:	d1e0      	bne.n	80074da <_free_r+0x26>
 8007518:	681c      	ldr	r4, [r3, #0]
 800751a:	685b      	ldr	r3, [r3, #4]
 800751c:	6053      	str	r3, [r2, #4]
 800751e:	4421      	add	r1, r4
 8007520:	6011      	str	r1, [r2, #0]
 8007522:	e7da      	b.n	80074da <_free_r+0x26>
 8007524:	d902      	bls.n	800752c <_free_r+0x78>
 8007526:	230c      	movs	r3, #12
 8007528:	6003      	str	r3, [r0, #0]
 800752a:	e7d6      	b.n	80074da <_free_r+0x26>
 800752c:	6825      	ldr	r5, [r4, #0]
 800752e:	1961      	adds	r1, r4, r5
 8007530:	428b      	cmp	r3, r1
 8007532:	bf04      	itt	eq
 8007534:	6819      	ldreq	r1, [r3, #0]
 8007536:	685b      	ldreq	r3, [r3, #4]
 8007538:	6063      	str	r3, [r4, #4]
 800753a:	bf04      	itt	eq
 800753c:	1949      	addeq	r1, r1, r5
 800753e:	6021      	streq	r1, [r4, #0]
 8007540:	6054      	str	r4, [r2, #4]
 8007542:	e7ca      	b.n	80074da <_free_r+0x26>
 8007544:	b003      	add	sp, #12
 8007546:	bd30      	pop	{r4, r5, pc}
 8007548:	20000634 	.word	0x20000634

0800754c <sbrk_aligned>:
 800754c:	b570      	push	{r4, r5, r6, lr}
 800754e:	4e0e      	ldr	r6, [pc, #56]	; (8007588 <sbrk_aligned+0x3c>)
 8007550:	460c      	mov	r4, r1
 8007552:	6831      	ldr	r1, [r6, #0]
 8007554:	4605      	mov	r5, r0
 8007556:	b911      	cbnz	r1, 800755e <sbrk_aligned+0x12>
 8007558:	f000 fcf6 	bl	8007f48 <_sbrk_r>
 800755c:	6030      	str	r0, [r6, #0]
 800755e:	4621      	mov	r1, r4
 8007560:	4628      	mov	r0, r5
 8007562:	f000 fcf1 	bl	8007f48 <_sbrk_r>
 8007566:	1c43      	adds	r3, r0, #1
 8007568:	d00a      	beq.n	8007580 <sbrk_aligned+0x34>
 800756a:	1cc4      	adds	r4, r0, #3
 800756c:	f024 0403 	bic.w	r4, r4, #3
 8007570:	42a0      	cmp	r0, r4
 8007572:	d007      	beq.n	8007584 <sbrk_aligned+0x38>
 8007574:	1a21      	subs	r1, r4, r0
 8007576:	4628      	mov	r0, r5
 8007578:	f000 fce6 	bl	8007f48 <_sbrk_r>
 800757c:	3001      	adds	r0, #1
 800757e:	d101      	bne.n	8007584 <sbrk_aligned+0x38>
 8007580:	f04f 34ff 	mov.w	r4, #4294967295
 8007584:	4620      	mov	r0, r4
 8007586:	bd70      	pop	{r4, r5, r6, pc}
 8007588:	20000638 	.word	0x20000638

0800758c <_malloc_r>:
 800758c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007590:	1ccd      	adds	r5, r1, #3
 8007592:	f025 0503 	bic.w	r5, r5, #3
 8007596:	3508      	adds	r5, #8
 8007598:	2d0c      	cmp	r5, #12
 800759a:	bf38      	it	cc
 800759c:	250c      	movcc	r5, #12
 800759e:	2d00      	cmp	r5, #0
 80075a0:	4607      	mov	r7, r0
 80075a2:	db01      	blt.n	80075a8 <_malloc_r+0x1c>
 80075a4:	42a9      	cmp	r1, r5
 80075a6:	d905      	bls.n	80075b4 <_malloc_r+0x28>
 80075a8:	230c      	movs	r3, #12
 80075aa:	603b      	str	r3, [r7, #0]
 80075ac:	2600      	movs	r6, #0
 80075ae:	4630      	mov	r0, r6
 80075b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80075b4:	4e2e      	ldr	r6, [pc, #184]	; (8007670 <_malloc_r+0xe4>)
 80075b6:	f001 fc29 	bl	8008e0c <__malloc_lock>
 80075ba:	6833      	ldr	r3, [r6, #0]
 80075bc:	461c      	mov	r4, r3
 80075be:	bb34      	cbnz	r4, 800760e <_malloc_r+0x82>
 80075c0:	4629      	mov	r1, r5
 80075c2:	4638      	mov	r0, r7
 80075c4:	f7ff ffc2 	bl	800754c <sbrk_aligned>
 80075c8:	1c43      	adds	r3, r0, #1
 80075ca:	4604      	mov	r4, r0
 80075cc:	d14d      	bne.n	800766a <_malloc_r+0xde>
 80075ce:	6834      	ldr	r4, [r6, #0]
 80075d0:	4626      	mov	r6, r4
 80075d2:	2e00      	cmp	r6, #0
 80075d4:	d140      	bne.n	8007658 <_malloc_r+0xcc>
 80075d6:	6823      	ldr	r3, [r4, #0]
 80075d8:	4631      	mov	r1, r6
 80075da:	4638      	mov	r0, r7
 80075dc:	eb04 0803 	add.w	r8, r4, r3
 80075e0:	f000 fcb2 	bl	8007f48 <_sbrk_r>
 80075e4:	4580      	cmp	r8, r0
 80075e6:	d13a      	bne.n	800765e <_malloc_r+0xd2>
 80075e8:	6821      	ldr	r1, [r4, #0]
 80075ea:	3503      	adds	r5, #3
 80075ec:	1a6d      	subs	r5, r5, r1
 80075ee:	f025 0503 	bic.w	r5, r5, #3
 80075f2:	3508      	adds	r5, #8
 80075f4:	2d0c      	cmp	r5, #12
 80075f6:	bf38      	it	cc
 80075f8:	250c      	movcc	r5, #12
 80075fa:	4629      	mov	r1, r5
 80075fc:	4638      	mov	r0, r7
 80075fe:	f7ff ffa5 	bl	800754c <sbrk_aligned>
 8007602:	3001      	adds	r0, #1
 8007604:	d02b      	beq.n	800765e <_malloc_r+0xd2>
 8007606:	6823      	ldr	r3, [r4, #0]
 8007608:	442b      	add	r3, r5
 800760a:	6023      	str	r3, [r4, #0]
 800760c:	e00e      	b.n	800762c <_malloc_r+0xa0>
 800760e:	6822      	ldr	r2, [r4, #0]
 8007610:	1b52      	subs	r2, r2, r5
 8007612:	d41e      	bmi.n	8007652 <_malloc_r+0xc6>
 8007614:	2a0b      	cmp	r2, #11
 8007616:	d916      	bls.n	8007646 <_malloc_r+0xba>
 8007618:	1961      	adds	r1, r4, r5
 800761a:	42a3      	cmp	r3, r4
 800761c:	6025      	str	r5, [r4, #0]
 800761e:	bf18      	it	ne
 8007620:	6059      	strne	r1, [r3, #4]
 8007622:	6863      	ldr	r3, [r4, #4]
 8007624:	bf08      	it	eq
 8007626:	6031      	streq	r1, [r6, #0]
 8007628:	5162      	str	r2, [r4, r5]
 800762a:	604b      	str	r3, [r1, #4]
 800762c:	4638      	mov	r0, r7
 800762e:	f104 060b 	add.w	r6, r4, #11
 8007632:	f001 fbf1 	bl	8008e18 <__malloc_unlock>
 8007636:	f026 0607 	bic.w	r6, r6, #7
 800763a:	1d23      	adds	r3, r4, #4
 800763c:	1af2      	subs	r2, r6, r3
 800763e:	d0b6      	beq.n	80075ae <_malloc_r+0x22>
 8007640:	1b9b      	subs	r3, r3, r6
 8007642:	50a3      	str	r3, [r4, r2]
 8007644:	e7b3      	b.n	80075ae <_malloc_r+0x22>
 8007646:	6862      	ldr	r2, [r4, #4]
 8007648:	42a3      	cmp	r3, r4
 800764a:	bf0c      	ite	eq
 800764c:	6032      	streq	r2, [r6, #0]
 800764e:	605a      	strne	r2, [r3, #4]
 8007650:	e7ec      	b.n	800762c <_malloc_r+0xa0>
 8007652:	4623      	mov	r3, r4
 8007654:	6864      	ldr	r4, [r4, #4]
 8007656:	e7b2      	b.n	80075be <_malloc_r+0x32>
 8007658:	4634      	mov	r4, r6
 800765a:	6876      	ldr	r6, [r6, #4]
 800765c:	e7b9      	b.n	80075d2 <_malloc_r+0x46>
 800765e:	230c      	movs	r3, #12
 8007660:	603b      	str	r3, [r7, #0]
 8007662:	4638      	mov	r0, r7
 8007664:	f001 fbd8 	bl	8008e18 <__malloc_unlock>
 8007668:	e7a1      	b.n	80075ae <_malloc_r+0x22>
 800766a:	6025      	str	r5, [r4, #0]
 800766c:	e7de      	b.n	800762c <_malloc_r+0xa0>
 800766e:	bf00      	nop
 8007670:	20000634 	.word	0x20000634

08007674 <__cvt>:
 8007674:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007678:	ec55 4b10 	vmov	r4, r5, d0
 800767c:	2d00      	cmp	r5, #0
 800767e:	460e      	mov	r6, r1
 8007680:	4619      	mov	r1, r3
 8007682:	462b      	mov	r3, r5
 8007684:	bfbb      	ittet	lt
 8007686:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800768a:	461d      	movlt	r5, r3
 800768c:	2300      	movge	r3, #0
 800768e:	232d      	movlt	r3, #45	; 0x2d
 8007690:	700b      	strb	r3, [r1, #0]
 8007692:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007694:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8007698:	4691      	mov	r9, r2
 800769a:	f023 0820 	bic.w	r8, r3, #32
 800769e:	bfbc      	itt	lt
 80076a0:	4622      	movlt	r2, r4
 80076a2:	4614      	movlt	r4, r2
 80076a4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80076a8:	d005      	beq.n	80076b6 <__cvt+0x42>
 80076aa:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80076ae:	d100      	bne.n	80076b2 <__cvt+0x3e>
 80076b0:	3601      	adds	r6, #1
 80076b2:	2102      	movs	r1, #2
 80076b4:	e000      	b.n	80076b8 <__cvt+0x44>
 80076b6:	2103      	movs	r1, #3
 80076b8:	ab03      	add	r3, sp, #12
 80076ba:	9301      	str	r3, [sp, #4]
 80076bc:	ab02      	add	r3, sp, #8
 80076be:	9300      	str	r3, [sp, #0]
 80076c0:	ec45 4b10 	vmov	d0, r4, r5
 80076c4:	4653      	mov	r3, sl
 80076c6:	4632      	mov	r2, r6
 80076c8:	f000 fd8e 	bl	80081e8 <_dtoa_r>
 80076cc:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80076d0:	4607      	mov	r7, r0
 80076d2:	d102      	bne.n	80076da <__cvt+0x66>
 80076d4:	f019 0f01 	tst.w	r9, #1
 80076d8:	d022      	beq.n	8007720 <__cvt+0xac>
 80076da:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80076de:	eb07 0906 	add.w	r9, r7, r6
 80076e2:	d110      	bne.n	8007706 <__cvt+0x92>
 80076e4:	783b      	ldrb	r3, [r7, #0]
 80076e6:	2b30      	cmp	r3, #48	; 0x30
 80076e8:	d10a      	bne.n	8007700 <__cvt+0x8c>
 80076ea:	2200      	movs	r2, #0
 80076ec:	2300      	movs	r3, #0
 80076ee:	4620      	mov	r0, r4
 80076f0:	4629      	mov	r1, r5
 80076f2:	f7f9 fa01 	bl	8000af8 <__aeabi_dcmpeq>
 80076f6:	b918      	cbnz	r0, 8007700 <__cvt+0x8c>
 80076f8:	f1c6 0601 	rsb	r6, r6, #1
 80076fc:	f8ca 6000 	str.w	r6, [sl]
 8007700:	f8da 3000 	ldr.w	r3, [sl]
 8007704:	4499      	add	r9, r3
 8007706:	2200      	movs	r2, #0
 8007708:	2300      	movs	r3, #0
 800770a:	4620      	mov	r0, r4
 800770c:	4629      	mov	r1, r5
 800770e:	f7f9 f9f3 	bl	8000af8 <__aeabi_dcmpeq>
 8007712:	b108      	cbz	r0, 8007718 <__cvt+0xa4>
 8007714:	f8cd 900c 	str.w	r9, [sp, #12]
 8007718:	2230      	movs	r2, #48	; 0x30
 800771a:	9b03      	ldr	r3, [sp, #12]
 800771c:	454b      	cmp	r3, r9
 800771e:	d307      	bcc.n	8007730 <__cvt+0xbc>
 8007720:	9b03      	ldr	r3, [sp, #12]
 8007722:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007724:	1bdb      	subs	r3, r3, r7
 8007726:	4638      	mov	r0, r7
 8007728:	6013      	str	r3, [r2, #0]
 800772a:	b004      	add	sp, #16
 800772c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007730:	1c59      	adds	r1, r3, #1
 8007732:	9103      	str	r1, [sp, #12]
 8007734:	701a      	strb	r2, [r3, #0]
 8007736:	e7f0      	b.n	800771a <__cvt+0xa6>

08007738 <__exponent>:
 8007738:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800773a:	4603      	mov	r3, r0
 800773c:	2900      	cmp	r1, #0
 800773e:	bfb8      	it	lt
 8007740:	4249      	neglt	r1, r1
 8007742:	f803 2b02 	strb.w	r2, [r3], #2
 8007746:	bfb4      	ite	lt
 8007748:	222d      	movlt	r2, #45	; 0x2d
 800774a:	222b      	movge	r2, #43	; 0x2b
 800774c:	2909      	cmp	r1, #9
 800774e:	7042      	strb	r2, [r0, #1]
 8007750:	dd2a      	ble.n	80077a8 <__exponent+0x70>
 8007752:	f10d 0407 	add.w	r4, sp, #7
 8007756:	46a4      	mov	ip, r4
 8007758:	270a      	movs	r7, #10
 800775a:	46a6      	mov	lr, r4
 800775c:	460a      	mov	r2, r1
 800775e:	fb91 f6f7 	sdiv	r6, r1, r7
 8007762:	fb07 1516 	mls	r5, r7, r6, r1
 8007766:	3530      	adds	r5, #48	; 0x30
 8007768:	2a63      	cmp	r2, #99	; 0x63
 800776a:	f104 34ff 	add.w	r4, r4, #4294967295
 800776e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8007772:	4631      	mov	r1, r6
 8007774:	dcf1      	bgt.n	800775a <__exponent+0x22>
 8007776:	3130      	adds	r1, #48	; 0x30
 8007778:	f1ae 0502 	sub.w	r5, lr, #2
 800777c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8007780:	1c44      	adds	r4, r0, #1
 8007782:	4629      	mov	r1, r5
 8007784:	4561      	cmp	r1, ip
 8007786:	d30a      	bcc.n	800779e <__exponent+0x66>
 8007788:	f10d 0209 	add.w	r2, sp, #9
 800778c:	eba2 020e 	sub.w	r2, r2, lr
 8007790:	4565      	cmp	r5, ip
 8007792:	bf88      	it	hi
 8007794:	2200      	movhi	r2, #0
 8007796:	4413      	add	r3, r2
 8007798:	1a18      	subs	r0, r3, r0
 800779a:	b003      	add	sp, #12
 800779c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800779e:	f811 2b01 	ldrb.w	r2, [r1], #1
 80077a2:	f804 2f01 	strb.w	r2, [r4, #1]!
 80077a6:	e7ed      	b.n	8007784 <__exponent+0x4c>
 80077a8:	2330      	movs	r3, #48	; 0x30
 80077aa:	3130      	adds	r1, #48	; 0x30
 80077ac:	7083      	strb	r3, [r0, #2]
 80077ae:	70c1      	strb	r1, [r0, #3]
 80077b0:	1d03      	adds	r3, r0, #4
 80077b2:	e7f1      	b.n	8007798 <__exponent+0x60>

080077b4 <_printf_float>:
 80077b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077b8:	ed2d 8b02 	vpush	{d8}
 80077bc:	b08d      	sub	sp, #52	; 0x34
 80077be:	460c      	mov	r4, r1
 80077c0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80077c4:	4616      	mov	r6, r2
 80077c6:	461f      	mov	r7, r3
 80077c8:	4605      	mov	r5, r0
 80077ca:	f001 fafb 	bl	8008dc4 <_localeconv_r>
 80077ce:	f8d0 a000 	ldr.w	sl, [r0]
 80077d2:	4650      	mov	r0, sl
 80077d4:	f7f8 fd0e 	bl	80001f4 <strlen>
 80077d8:	2300      	movs	r3, #0
 80077da:	930a      	str	r3, [sp, #40]	; 0x28
 80077dc:	6823      	ldr	r3, [r4, #0]
 80077de:	9305      	str	r3, [sp, #20]
 80077e0:	f8d8 3000 	ldr.w	r3, [r8]
 80077e4:	f894 b018 	ldrb.w	fp, [r4, #24]
 80077e8:	3307      	adds	r3, #7
 80077ea:	f023 0307 	bic.w	r3, r3, #7
 80077ee:	f103 0208 	add.w	r2, r3, #8
 80077f2:	f8c8 2000 	str.w	r2, [r8]
 80077f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077fa:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80077fe:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8007802:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007806:	9307      	str	r3, [sp, #28]
 8007808:	f8cd 8018 	str.w	r8, [sp, #24]
 800780c:	ee08 0a10 	vmov	s16, r0
 8007810:	4b9f      	ldr	r3, [pc, #636]	; (8007a90 <_printf_float+0x2dc>)
 8007812:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007816:	f04f 32ff 	mov.w	r2, #4294967295
 800781a:	f7f9 f99f 	bl	8000b5c <__aeabi_dcmpun>
 800781e:	bb88      	cbnz	r0, 8007884 <_printf_float+0xd0>
 8007820:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007824:	4b9a      	ldr	r3, [pc, #616]	; (8007a90 <_printf_float+0x2dc>)
 8007826:	f04f 32ff 	mov.w	r2, #4294967295
 800782a:	f7f9 f979 	bl	8000b20 <__aeabi_dcmple>
 800782e:	bb48      	cbnz	r0, 8007884 <_printf_float+0xd0>
 8007830:	2200      	movs	r2, #0
 8007832:	2300      	movs	r3, #0
 8007834:	4640      	mov	r0, r8
 8007836:	4649      	mov	r1, r9
 8007838:	f7f9 f968 	bl	8000b0c <__aeabi_dcmplt>
 800783c:	b110      	cbz	r0, 8007844 <_printf_float+0x90>
 800783e:	232d      	movs	r3, #45	; 0x2d
 8007840:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007844:	4b93      	ldr	r3, [pc, #588]	; (8007a94 <_printf_float+0x2e0>)
 8007846:	4894      	ldr	r0, [pc, #592]	; (8007a98 <_printf_float+0x2e4>)
 8007848:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800784c:	bf94      	ite	ls
 800784e:	4698      	movls	r8, r3
 8007850:	4680      	movhi	r8, r0
 8007852:	2303      	movs	r3, #3
 8007854:	6123      	str	r3, [r4, #16]
 8007856:	9b05      	ldr	r3, [sp, #20]
 8007858:	f023 0204 	bic.w	r2, r3, #4
 800785c:	6022      	str	r2, [r4, #0]
 800785e:	f04f 0900 	mov.w	r9, #0
 8007862:	9700      	str	r7, [sp, #0]
 8007864:	4633      	mov	r3, r6
 8007866:	aa0b      	add	r2, sp, #44	; 0x2c
 8007868:	4621      	mov	r1, r4
 800786a:	4628      	mov	r0, r5
 800786c:	f000 f9d8 	bl	8007c20 <_printf_common>
 8007870:	3001      	adds	r0, #1
 8007872:	f040 8090 	bne.w	8007996 <_printf_float+0x1e2>
 8007876:	f04f 30ff 	mov.w	r0, #4294967295
 800787a:	b00d      	add	sp, #52	; 0x34
 800787c:	ecbd 8b02 	vpop	{d8}
 8007880:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007884:	4642      	mov	r2, r8
 8007886:	464b      	mov	r3, r9
 8007888:	4640      	mov	r0, r8
 800788a:	4649      	mov	r1, r9
 800788c:	f7f9 f966 	bl	8000b5c <__aeabi_dcmpun>
 8007890:	b140      	cbz	r0, 80078a4 <_printf_float+0xf0>
 8007892:	464b      	mov	r3, r9
 8007894:	2b00      	cmp	r3, #0
 8007896:	bfbc      	itt	lt
 8007898:	232d      	movlt	r3, #45	; 0x2d
 800789a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800789e:	487f      	ldr	r0, [pc, #508]	; (8007a9c <_printf_float+0x2e8>)
 80078a0:	4b7f      	ldr	r3, [pc, #508]	; (8007aa0 <_printf_float+0x2ec>)
 80078a2:	e7d1      	b.n	8007848 <_printf_float+0x94>
 80078a4:	6863      	ldr	r3, [r4, #4]
 80078a6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80078aa:	9206      	str	r2, [sp, #24]
 80078ac:	1c5a      	adds	r2, r3, #1
 80078ae:	d13f      	bne.n	8007930 <_printf_float+0x17c>
 80078b0:	2306      	movs	r3, #6
 80078b2:	6063      	str	r3, [r4, #4]
 80078b4:	9b05      	ldr	r3, [sp, #20]
 80078b6:	6861      	ldr	r1, [r4, #4]
 80078b8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80078bc:	2300      	movs	r3, #0
 80078be:	9303      	str	r3, [sp, #12]
 80078c0:	ab0a      	add	r3, sp, #40	; 0x28
 80078c2:	e9cd b301 	strd	fp, r3, [sp, #4]
 80078c6:	ab09      	add	r3, sp, #36	; 0x24
 80078c8:	ec49 8b10 	vmov	d0, r8, r9
 80078cc:	9300      	str	r3, [sp, #0]
 80078ce:	6022      	str	r2, [r4, #0]
 80078d0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80078d4:	4628      	mov	r0, r5
 80078d6:	f7ff fecd 	bl	8007674 <__cvt>
 80078da:	9b06      	ldr	r3, [sp, #24]
 80078dc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80078de:	2b47      	cmp	r3, #71	; 0x47
 80078e0:	4680      	mov	r8, r0
 80078e2:	d108      	bne.n	80078f6 <_printf_float+0x142>
 80078e4:	1cc8      	adds	r0, r1, #3
 80078e6:	db02      	blt.n	80078ee <_printf_float+0x13a>
 80078e8:	6863      	ldr	r3, [r4, #4]
 80078ea:	4299      	cmp	r1, r3
 80078ec:	dd41      	ble.n	8007972 <_printf_float+0x1be>
 80078ee:	f1ab 0b02 	sub.w	fp, fp, #2
 80078f2:	fa5f fb8b 	uxtb.w	fp, fp
 80078f6:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80078fa:	d820      	bhi.n	800793e <_printf_float+0x18a>
 80078fc:	3901      	subs	r1, #1
 80078fe:	465a      	mov	r2, fp
 8007900:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007904:	9109      	str	r1, [sp, #36]	; 0x24
 8007906:	f7ff ff17 	bl	8007738 <__exponent>
 800790a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800790c:	1813      	adds	r3, r2, r0
 800790e:	2a01      	cmp	r2, #1
 8007910:	4681      	mov	r9, r0
 8007912:	6123      	str	r3, [r4, #16]
 8007914:	dc02      	bgt.n	800791c <_printf_float+0x168>
 8007916:	6822      	ldr	r2, [r4, #0]
 8007918:	07d2      	lsls	r2, r2, #31
 800791a:	d501      	bpl.n	8007920 <_printf_float+0x16c>
 800791c:	3301      	adds	r3, #1
 800791e:	6123      	str	r3, [r4, #16]
 8007920:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8007924:	2b00      	cmp	r3, #0
 8007926:	d09c      	beq.n	8007862 <_printf_float+0xae>
 8007928:	232d      	movs	r3, #45	; 0x2d
 800792a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800792e:	e798      	b.n	8007862 <_printf_float+0xae>
 8007930:	9a06      	ldr	r2, [sp, #24]
 8007932:	2a47      	cmp	r2, #71	; 0x47
 8007934:	d1be      	bne.n	80078b4 <_printf_float+0x100>
 8007936:	2b00      	cmp	r3, #0
 8007938:	d1bc      	bne.n	80078b4 <_printf_float+0x100>
 800793a:	2301      	movs	r3, #1
 800793c:	e7b9      	b.n	80078b2 <_printf_float+0xfe>
 800793e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8007942:	d118      	bne.n	8007976 <_printf_float+0x1c2>
 8007944:	2900      	cmp	r1, #0
 8007946:	6863      	ldr	r3, [r4, #4]
 8007948:	dd0b      	ble.n	8007962 <_printf_float+0x1ae>
 800794a:	6121      	str	r1, [r4, #16]
 800794c:	b913      	cbnz	r3, 8007954 <_printf_float+0x1a0>
 800794e:	6822      	ldr	r2, [r4, #0]
 8007950:	07d0      	lsls	r0, r2, #31
 8007952:	d502      	bpl.n	800795a <_printf_float+0x1a6>
 8007954:	3301      	adds	r3, #1
 8007956:	440b      	add	r3, r1
 8007958:	6123      	str	r3, [r4, #16]
 800795a:	65a1      	str	r1, [r4, #88]	; 0x58
 800795c:	f04f 0900 	mov.w	r9, #0
 8007960:	e7de      	b.n	8007920 <_printf_float+0x16c>
 8007962:	b913      	cbnz	r3, 800796a <_printf_float+0x1b6>
 8007964:	6822      	ldr	r2, [r4, #0]
 8007966:	07d2      	lsls	r2, r2, #31
 8007968:	d501      	bpl.n	800796e <_printf_float+0x1ba>
 800796a:	3302      	adds	r3, #2
 800796c:	e7f4      	b.n	8007958 <_printf_float+0x1a4>
 800796e:	2301      	movs	r3, #1
 8007970:	e7f2      	b.n	8007958 <_printf_float+0x1a4>
 8007972:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8007976:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007978:	4299      	cmp	r1, r3
 800797a:	db05      	blt.n	8007988 <_printf_float+0x1d4>
 800797c:	6823      	ldr	r3, [r4, #0]
 800797e:	6121      	str	r1, [r4, #16]
 8007980:	07d8      	lsls	r0, r3, #31
 8007982:	d5ea      	bpl.n	800795a <_printf_float+0x1a6>
 8007984:	1c4b      	adds	r3, r1, #1
 8007986:	e7e7      	b.n	8007958 <_printf_float+0x1a4>
 8007988:	2900      	cmp	r1, #0
 800798a:	bfd4      	ite	le
 800798c:	f1c1 0202 	rsble	r2, r1, #2
 8007990:	2201      	movgt	r2, #1
 8007992:	4413      	add	r3, r2
 8007994:	e7e0      	b.n	8007958 <_printf_float+0x1a4>
 8007996:	6823      	ldr	r3, [r4, #0]
 8007998:	055a      	lsls	r2, r3, #21
 800799a:	d407      	bmi.n	80079ac <_printf_float+0x1f8>
 800799c:	6923      	ldr	r3, [r4, #16]
 800799e:	4642      	mov	r2, r8
 80079a0:	4631      	mov	r1, r6
 80079a2:	4628      	mov	r0, r5
 80079a4:	47b8      	blx	r7
 80079a6:	3001      	adds	r0, #1
 80079a8:	d12c      	bne.n	8007a04 <_printf_float+0x250>
 80079aa:	e764      	b.n	8007876 <_printf_float+0xc2>
 80079ac:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80079b0:	f240 80e0 	bls.w	8007b74 <_printf_float+0x3c0>
 80079b4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80079b8:	2200      	movs	r2, #0
 80079ba:	2300      	movs	r3, #0
 80079bc:	f7f9 f89c 	bl	8000af8 <__aeabi_dcmpeq>
 80079c0:	2800      	cmp	r0, #0
 80079c2:	d034      	beq.n	8007a2e <_printf_float+0x27a>
 80079c4:	4a37      	ldr	r2, [pc, #220]	; (8007aa4 <_printf_float+0x2f0>)
 80079c6:	2301      	movs	r3, #1
 80079c8:	4631      	mov	r1, r6
 80079ca:	4628      	mov	r0, r5
 80079cc:	47b8      	blx	r7
 80079ce:	3001      	adds	r0, #1
 80079d0:	f43f af51 	beq.w	8007876 <_printf_float+0xc2>
 80079d4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80079d8:	429a      	cmp	r2, r3
 80079da:	db02      	blt.n	80079e2 <_printf_float+0x22e>
 80079dc:	6823      	ldr	r3, [r4, #0]
 80079de:	07d8      	lsls	r0, r3, #31
 80079e0:	d510      	bpl.n	8007a04 <_printf_float+0x250>
 80079e2:	ee18 3a10 	vmov	r3, s16
 80079e6:	4652      	mov	r2, sl
 80079e8:	4631      	mov	r1, r6
 80079ea:	4628      	mov	r0, r5
 80079ec:	47b8      	blx	r7
 80079ee:	3001      	adds	r0, #1
 80079f0:	f43f af41 	beq.w	8007876 <_printf_float+0xc2>
 80079f4:	f04f 0800 	mov.w	r8, #0
 80079f8:	f104 091a 	add.w	r9, r4, #26
 80079fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80079fe:	3b01      	subs	r3, #1
 8007a00:	4543      	cmp	r3, r8
 8007a02:	dc09      	bgt.n	8007a18 <_printf_float+0x264>
 8007a04:	6823      	ldr	r3, [r4, #0]
 8007a06:	079b      	lsls	r3, r3, #30
 8007a08:	f100 8105 	bmi.w	8007c16 <_printf_float+0x462>
 8007a0c:	68e0      	ldr	r0, [r4, #12]
 8007a0e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007a10:	4298      	cmp	r0, r3
 8007a12:	bfb8      	it	lt
 8007a14:	4618      	movlt	r0, r3
 8007a16:	e730      	b.n	800787a <_printf_float+0xc6>
 8007a18:	2301      	movs	r3, #1
 8007a1a:	464a      	mov	r2, r9
 8007a1c:	4631      	mov	r1, r6
 8007a1e:	4628      	mov	r0, r5
 8007a20:	47b8      	blx	r7
 8007a22:	3001      	adds	r0, #1
 8007a24:	f43f af27 	beq.w	8007876 <_printf_float+0xc2>
 8007a28:	f108 0801 	add.w	r8, r8, #1
 8007a2c:	e7e6      	b.n	80079fc <_printf_float+0x248>
 8007a2e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	dc39      	bgt.n	8007aa8 <_printf_float+0x2f4>
 8007a34:	4a1b      	ldr	r2, [pc, #108]	; (8007aa4 <_printf_float+0x2f0>)
 8007a36:	2301      	movs	r3, #1
 8007a38:	4631      	mov	r1, r6
 8007a3a:	4628      	mov	r0, r5
 8007a3c:	47b8      	blx	r7
 8007a3e:	3001      	adds	r0, #1
 8007a40:	f43f af19 	beq.w	8007876 <_printf_float+0xc2>
 8007a44:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007a48:	4313      	orrs	r3, r2
 8007a4a:	d102      	bne.n	8007a52 <_printf_float+0x29e>
 8007a4c:	6823      	ldr	r3, [r4, #0]
 8007a4e:	07d9      	lsls	r1, r3, #31
 8007a50:	d5d8      	bpl.n	8007a04 <_printf_float+0x250>
 8007a52:	ee18 3a10 	vmov	r3, s16
 8007a56:	4652      	mov	r2, sl
 8007a58:	4631      	mov	r1, r6
 8007a5a:	4628      	mov	r0, r5
 8007a5c:	47b8      	blx	r7
 8007a5e:	3001      	adds	r0, #1
 8007a60:	f43f af09 	beq.w	8007876 <_printf_float+0xc2>
 8007a64:	f04f 0900 	mov.w	r9, #0
 8007a68:	f104 0a1a 	add.w	sl, r4, #26
 8007a6c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007a6e:	425b      	negs	r3, r3
 8007a70:	454b      	cmp	r3, r9
 8007a72:	dc01      	bgt.n	8007a78 <_printf_float+0x2c4>
 8007a74:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007a76:	e792      	b.n	800799e <_printf_float+0x1ea>
 8007a78:	2301      	movs	r3, #1
 8007a7a:	4652      	mov	r2, sl
 8007a7c:	4631      	mov	r1, r6
 8007a7e:	4628      	mov	r0, r5
 8007a80:	47b8      	blx	r7
 8007a82:	3001      	adds	r0, #1
 8007a84:	f43f aef7 	beq.w	8007876 <_printf_float+0xc2>
 8007a88:	f109 0901 	add.w	r9, r9, #1
 8007a8c:	e7ee      	b.n	8007a6c <_printf_float+0x2b8>
 8007a8e:	bf00      	nop
 8007a90:	7fefffff 	.word	0x7fefffff
 8007a94:	0800d280 	.word	0x0800d280
 8007a98:	0800d284 	.word	0x0800d284
 8007a9c:	0800d28c 	.word	0x0800d28c
 8007aa0:	0800d288 	.word	0x0800d288
 8007aa4:	0800d4b1 	.word	0x0800d4b1
 8007aa8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007aaa:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007aac:	429a      	cmp	r2, r3
 8007aae:	bfa8      	it	ge
 8007ab0:	461a      	movge	r2, r3
 8007ab2:	2a00      	cmp	r2, #0
 8007ab4:	4691      	mov	r9, r2
 8007ab6:	dc37      	bgt.n	8007b28 <_printf_float+0x374>
 8007ab8:	f04f 0b00 	mov.w	fp, #0
 8007abc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007ac0:	f104 021a 	add.w	r2, r4, #26
 8007ac4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007ac6:	9305      	str	r3, [sp, #20]
 8007ac8:	eba3 0309 	sub.w	r3, r3, r9
 8007acc:	455b      	cmp	r3, fp
 8007ace:	dc33      	bgt.n	8007b38 <_printf_float+0x384>
 8007ad0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007ad4:	429a      	cmp	r2, r3
 8007ad6:	db3b      	blt.n	8007b50 <_printf_float+0x39c>
 8007ad8:	6823      	ldr	r3, [r4, #0]
 8007ada:	07da      	lsls	r2, r3, #31
 8007adc:	d438      	bmi.n	8007b50 <_printf_float+0x39c>
 8007ade:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007ae0:	9a05      	ldr	r2, [sp, #20]
 8007ae2:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007ae4:	1a9a      	subs	r2, r3, r2
 8007ae6:	eba3 0901 	sub.w	r9, r3, r1
 8007aea:	4591      	cmp	r9, r2
 8007aec:	bfa8      	it	ge
 8007aee:	4691      	movge	r9, r2
 8007af0:	f1b9 0f00 	cmp.w	r9, #0
 8007af4:	dc35      	bgt.n	8007b62 <_printf_float+0x3ae>
 8007af6:	f04f 0800 	mov.w	r8, #0
 8007afa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007afe:	f104 0a1a 	add.w	sl, r4, #26
 8007b02:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007b06:	1a9b      	subs	r3, r3, r2
 8007b08:	eba3 0309 	sub.w	r3, r3, r9
 8007b0c:	4543      	cmp	r3, r8
 8007b0e:	f77f af79 	ble.w	8007a04 <_printf_float+0x250>
 8007b12:	2301      	movs	r3, #1
 8007b14:	4652      	mov	r2, sl
 8007b16:	4631      	mov	r1, r6
 8007b18:	4628      	mov	r0, r5
 8007b1a:	47b8      	blx	r7
 8007b1c:	3001      	adds	r0, #1
 8007b1e:	f43f aeaa 	beq.w	8007876 <_printf_float+0xc2>
 8007b22:	f108 0801 	add.w	r8, r8, #1
 8007b26:	e7ec      	b.n	8007b02 <_printf_float+0x34e>
 8007b28:	4613      	mov	r3, r2
 8007b2a:	4631      	mov	r1, r6
 8007b2c:	4642      	mov	r2, r8
 8007b2e:	4628      	mov	r0, r5
 8007b30:	47b8      	blx	r7
 8007b32:	3001      	adds	r0, #1
 8007b34:	d1c0      	bne.n	8007ab8 <_printf_float+0x304>
 8007b36:	e69e      	b.n	8007876 <_printf_float+0xc2>
 8007b38:	2301      	movs	r3, #1
 8007b3a:	4631      	mov	r1, r6
 8007b3c:	4628      	mov	r0, r5
 8007b3e:	9205      	str	r2, [sp, #20]
 8007b40:	47b8      	blx	r7
 8007b42:	3001      	adds	r0, #1
 8007b44:	f43f ae97 	beq.w	8007876 <_printf_float+0xc2>
 8007b48:	9a05      	ldr	r2, [sp, #20]
 8007b4a:	f10b 0b01 	add.w	fp, fp, #1
 8007b4e:	e7b9      	b.n	8007ac4 <_printf_float+0x310>
 8007b50:	ee18 3a10 	vmov	r3, s16
 8007b54:	4652      	mov	r2, sl
 8007b56:	4631      	mov	r1, r6
 8007b58:	4628      	mov	r0, r5
 8007b5a:	47b8      	blx	r7
 8007b5c:	3001      	adds	r0, #1
 8007b5e:	d1be      	bne.n	8007ade <_printf_float+0x32a>
 8007b60:	e689      	b.n	8007876 <_printf_float+0xc2>
 8007b62:	9a05      	ldr	r2, [sp, #20]
 8007b64:	464b      	mov	r3, r9
 8007b66:	4442      	add	r2, r8
 8007b68:	4631      	mov	r1, r6
 8007b6a:	4628      	mov	r0, r5
 8007b6c:	47b8      	blx	r7
 8007b6e:	3001      	adds	r0, #1
 8007b70:	d1c1      	bne.n	8007af6 <_printf_float+0x342>
 8007b72:	e680      	b.n	8007876 <_printf_float+0xc2>
 8007b74:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007b76:	2a01      	cmp	r2, #1
 8007b78:	dc01      	bgt.n	8007b7e <_printf_float+0x3ca>
 8007b7a:	07db      	lsls	r3, r3, #31
 8007b7c:	d538      	bpl.n	8007bf0 <_printf_float+0x43c>
 8007b7e:	2301      	movs	r3, #1
 8007b80:	4642      	mov	r2, r8
 8007b82:	4631      	mov	r1, r6
 8007b84:	4628      	mov	r0, r5
 8007b86:	47b8      	blx	r7
 8007b88:	3001      	adds	r0, #1
 8007b8a:	f43f ae74 	beq.w	8007876 <_printf_float+0xc2>
 8007b8e:	ee18 3a10 	vmov	r3, s16
 8007b92:	4652      	mov	r2, sl
 8007b94:	4631      	mov	r1, r6
 8007b96:	4628      	mov	r0, r5
 8007b98:	47b8      	blx	r7
 8007b9a:	3001      	adds	r0, #1
 8007b9c:	f43f ae6b 	beq.w	8007876 <_printf_float+0xc2>
 8007ba0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007ba4:	2200      	movs	r2, #0
 8007ba6:	2300      	movs	r3, #0
 8007ba8:	f7f8 ffa6 	bl	8000af8 <__aeabi_dcmpeq>
 8007bac:	b9d8      	cbnz	r0, 8007be6 <_printf_float+0x432>
 8007bae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007bb0:	f108 0201 	add.w	r2, r8, #1
 8007bb4:	3b01      	subs	r3, #1
 8007bb6:	4631      	mov	r1, r6
 8007bb8:	4628      	mov	r0, r5
 8007bba:	47b8      	blx	r7
 8007bbc:	3001      	adds	r0, #1
 8007bbe:	d10e      	bne.n	8007bde <_printf_float+0x42a>
 8007bc0:	e659      	b.n	8007876 <_printf_float+0xc2>
 8007bc2:	2301      	movs	r3, #1
 8007bc4:	4652      	mov	r2, sl
 8007bc6:	4631      	mov	r1, r6
 8007bc8:	4628      	mov	r0, r5
 8007bca:	47b8      	blx	r7
 8007bcc:	3001      	adds	r0, #1
 8007bce:	f43f ae52 	beq.w	8007876 <_printf_float+0xc2>
 8007bd2:	f108 0801 	add.w	r8, r8, #1
 8007bd6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007bd8:	3b01      	subs	r3, #1
 8007bda:	4543      	cmp	r3, r8
 8007bdc:	dcf1      	bgt.n	8007bc2 <_printf_float+0x40e>
 8007bde:	464b      	mov	r3, r9
 8007be0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007be4:	e6dc      	b.n	80079a0 <_printf_float+0x1ec>
 8007be6:	f04f 0800 	mov.w	r8, #0
 8007bea:	f104 0a1a 	add.w	sl, r4, #26
 8007bee:	e7f2      	b.n	8007bd6 <_printf_float+0x422>
 8007bf0:	2301      	movs	r3, #1
 8007bf2:	4642      	mov	r2, r8
 8007bf4:	e7df      	b.n	8007bb6 <_printf_float+0x402>
 8007bf6:	2301      	movs	r3, #1
 8007bf8:	464a      	mov	r2, r9
 8007bfa:	4631      	mov	r1, r6
 8007bfc:	4628      	mov	r0, r5
 8007bfe:	47b8      	blx	r7
 8007c00:	3001      	adds	r0, #1
 8007c02:	f43f ae38 	beq.w	8007876 <_printf_float+0xc2>
 8007c06:	f108 0801 	add.w	r8, r8, #1
 8007c0a:	68e3      	ldr	r3, [r4, #12]
 8007c0c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007c0e:	1a5b      	subs	r3, r3, r1
 8007c10:	4543      	cmp	r3, r8
 8007c12:	dcf0      	bgt.n	8007bf6 <_printf_float+0x442>
 8007c14:	e6fa      	b.n	8007a0c <_printf_float+0x258>
 8007c16:	f04f 0800 	mov.w	r8, #0
 8007c1a:	f104 0919 	add.w	r9, r4, #25
 8007c1e:	e7f4      	b.n	8007c0a <_printf_float+0x456>

08007c20 <_printf_common>:
 8007c20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007c24:	4616      	mov	r6, r2
 8007c26:	4699      	mov	r9, r3
 8007c28:	688a      	ldr	r2, [r1, #8]
 8007c2a:	690b      	ldr	r3, [r1, #16]
 8007c2c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007c30:	4293      	cmp	r3, r2
 8007c32:	bfb8      	it	lt
 8007c34:	4613      	movlt	r3, r2
 8007c36:	6033      	str	r3, [r6, #0]
 8007c38:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007c3c:	4607      	mov	r7, r0
 8007c3e:	460c      	mov	r4, r1
 8007c40:	b10a      	cbz	r2, 8007c46 <_printf_common+0x26>
 8007c42:	3301      	adds	r3, #1
 8007c44:	6033      	str	r3, [r6, #0]
 8007c46:	6823      	ldr	r3, [r4, #0]
 8007c48:	0699      	lsls	r1, r3, #26
 8007c4a:	bf42      	ittt	mi
 8007c4c:	6833      	ldrmi	r3, [r6, #0]
 8007c4e:	3302      	addmi	r3, #2
 8007c50:	6033      	strmi	r3, [r6, #0]
 8007c52:	6825      	ldr	r5, [r4, #0]
 8007c54:	f015 0506 	ands.w	r5, r5, #6
 8007c58:	d106      	bne.n	8007c68 <_printf_common+0x48>
 8007c5a:	f104 0a19 	add.w	sl, r4, #25
 8007c5e:	68e3      	ldr	r3, [r4, #12]
 8007c60:	6832      	ldr	r2, [r6, #0]
 8007c62:	1a9b      	subs	r3, r3, r2
 8007c64:	42ab      	cmp	r3, r5
 8007c66:	dc26      	bgt.n	8007cb6 <_printf_common+0x96>
 8007c68:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007c6c:	1e13      	subs	r3, r2, #0
 8007c6e:	6822      	ldr	r2, [r4, #0]
 8007c70:	bf18      	it	ne
 8007c72:	2301      	movne	r3, #1
 8007c74:	0692      	lsls	r2, r2, #26
 8007c76:	d42b      	bmi.n	8007cd0 <_printf_common+0xb0>
 8007c78:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007c7c:	4649      	mov	r1, r9
 8007c7e:	4638      	mov	r0, r7
 8007c80:	47c0      	blx	r8
 8007c82:	3001      	adds	r0, #1
 8007c84:	d01e      	beq.n	8007cc4 <_printf_common+0xa4>
 8007c86:	6823      	ldr	r3, [r4, #0]
 8007c88:	68e5      	ldr	r5, [r4, #12]
 8007c8a:	6832      	ldr	r2, [r6, #0]
 8007c8c:	f003 0306 	and.w	r3, r3, #6
 8007c90:	2b04      	cmp	r3, #4
 8007c92:	bf08      	it	eq
 8007c94:	1aad      	subeq	r5, r5, r2
 8007c96:	68a3      	ldr	r3, [r4, #8]
 8007c98:	6922      	ldr	r2, [r4, #16]
 8007c9a:	bf0c      	ite	eq
 8007c9c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007ca0:	2500      	movne	r5, #0
 8007ca2:	4293      	cmp	r3, r2
 8007ca4:	bfc4      	itt	gt
 8007ca6:	1a9b      	subgt	r3, r3, r2
 8007ca8:	18ed      	addgt	r5, r5, r3
 8007caa:	2600      	movs	r6, #0
 8007cac:	341a      	adds	r4, #26
 8007cae:	42b5      	cmp	r5, r6
 8007cb0:	d11a      	bne.n	8007ce8 <_printf_common+0xc8>
 8007cb2:	2000      	movs	r0, #0
 8007cb4:	e008      	b.n	8007cc8 <_printf_common+0xa8>
 8007cb6:	2301      	movs	r3, #1
 8007cb8:	4652      	mov	r2, sl
 8007cba:	4649      	mov	r1, r9
 8007cbc:	4638      	mov	r0, r7
 8007cbe:	47c0      	blx	r8
 8007cc0:	3001      	adds	r0, #1
 8007cc2:	d103      	bne.n	8007ccc <_printf_common+0xac>
 8007cc4:	f04f 30ff 	mov.w	r0, #4294967295
 8007cc8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007ccc:	3501      	adds	r5, #1
 8007cce:	e7c6      	b.n	8007c5e <_printf_common+0x3e>
 8007cd0:	18e1      	adds	r1, r4, r3
 8007cd2:	1c5a      	adds	r2, r3, #1
 8007cd4:	2030      	movs	r0, #48	; 0x30
 8007cd6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007cda:	4422      	add	r2, r4
 8007cdc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007ce0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007ce4:	3302      	adds	r3, #2
 8007ce6:	e7c7      	b.n	8007c78 <_printf_common+0x58>
 8007ce8:	2301      	movs	r3, #1
 8007cea:	4622      	mov	r2, r4
 8007cec:	4649      	mov	r1, r9
 8007cee:	4638      	mov	r0, r7
 8007cf0:	47c0      	blx	r8
 8007cf2:	3001      	adds	r0, #1
 8007cf4:	d0e6      	beq.n	8007cc4 <_printf_common+0xa4>
 8007cf6:	3601      	adds	r6, #1
 8007cf8:	e7d9      	b.n	8007cae <_printf_common+0x8e>
	...

08007cfc <_printf_i>:
 8007cfc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007d00:	7e0f      	ldrb	r7, [r1, #24]
 8007d02:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007d04:	2f78      	cmp	r7, #120	; 0x78
 8007d06:	4691      	mov	r9, r2
 8007d08:	4680      	mov	r8, r0
 8007d0a:	460c      	mov	r4, r1
 8007d0c:	469a      	mov	sl, r3
 8007d0e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007d12:	d807      	bhi.n	8007d24 <_printf_i+0x28>
 8007d14:	2f62      	cmp	r7, #98	; 0x62
 8007d16:	d80a      	bhi.n	8007d2e <_printf_i+0x32>
 8007d18:	2f00      	cmp	r7, #0
 8007d1a:	f000 80d8 	beq.w	8007ece <_printf_i+0x1d2>
 8007d1e:	2f58      	cmp	r7, #88	; 0x58
 8007d20:	f000 80a3 	beq.w	8007e6a <_printf_i+0x16e>
 8007d24:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007d28:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007d2c:	e03a      	b.n	8007da4 <_printf_i+0xa8>
 8007d2e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007d32:	2b15      	cmp	r3, #21
 8007d34:	d8f6      	bhi.n	8007d24 <_printf_i+0x28>
 8007d36:	a101      	add	r1, pc, #4	; (adr r1, 8007d3c <_printf_i+0x40>)
 8007d38:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007d3c:	08007d95 	.word	0x08007d95
 8007d40:	08007da9 	.word	0x08007da9
 8007d44:	08007d25 	.word	0x08007d25
 8007d48:	08007d25 	.word	0x08007d25
 8007d4c:	08007d25 	.word	0x08007d25
 8007d50:	08007d25 	.word	0x08007d25
 8007d54:	08007da9 	.word	0x08007da9
 8007d58:	08007d25 	.word	0x08007d25
 8007d5c:	08007d25 	.word	0x08007d25
 8007d60:	08007d25 	.word	0x08007d25
 8007d64:	08007d25 	.word	0x08007d25
 8007d68:	08007eb5 	.word	0x08007eb5
 8007d6c:	08007dd9 	.word	0x08007dd9
 8007d70:	08007e97 	.word	0x08007e97
 8007d74:	08007d25 	.word	0x08007d25
 8007d78:	08007d25 	.word	0x08007d25
 8007d7c:	08007ed7 	.word	0x08007ed7
 8007d80:	08007d25 	.word	0x08007d25
 8007d84:	08007dd9 	.word	0x08007dd9
 8007d88:	08007d25 	.word	0x08007d25
 8007d8c:	08007d25 	.word	0x08007d25
 8007d90:	08007e9f 	.word	0x08007e9f
 8007d94:	682b      	ldr	r3, [r5, #0]
 8007d96:	1d1a      	adds	r2, r3, #4
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	602a      	str	r2, [r5, #0]
 8007d9c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007da0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007da4:	2301      	movs	r3, #1
 8007da6:	e0a3      	b.n	8007ef0 <_printf_i+0x1f4>
 8007da8:	6820      	ldr	r0, [r4, #0]
 8007daa:	6829      	ldr	r1, [r5, #0]
 8007dac:	0606      	lsls	r6, r0, #24
 8007dae:	f101 0304 	add.w	r3, r1, #4
 8007db2:	d50a      	bpl.n	8007dca <_printf_i+0xce>
 8007db4:	680e      	ldr	r6, [r1, #0]
 8007db6:	602b      	str	r3, [r5, #0]
 8007db8:	2e00      	cmp	r6, #0
 8007dba:	da03      	bge.n	8007dc4 <_printf_i+0xc8>
 8007dbc:	232d      	movs	r3, #45	; 0x2d
 8007dbe:	4276      	negs	r6, r6
 8007dc0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007dc4:	485e      	ldr	r0, [pc, #376]	; (8007f40 <_printf_i+0x244>)
 8007dc6:	230a      	movs	r3, #10
 8007dc8:	e019      	b.n	8007dfe <_printf_i+0x102>
 8007dca:	680e      	ldr	r6, [r1, #0]
 8007dcc:	602b      	str	r3, [r5, #0]
 8007dce:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007dd2:	bf18      	it	ne
 8007dd4:	b236      	sxthne	r6, r6
 8007dd6:	e7ef      	b.n	8007db8 <_printf_i+0xbc>
 8007dd8:	682b      	ldr	r3, [r5, #0]
 8007dda:	6820      	ldr	r0, [r4, #0]
 8007ddc:	1d19      	adds	r1, r3, #4
 8007dde:	6029      	str	r1, [r5, #0]
 8007de0:	0601      	lsls	r1, r0, #24
 8007de2:	d501      	bpl.n	8007de8 <_printf_i+0xec>
 8007de4:	681e      	ldr	r6, [r3, #0]
 8007de6:	e002      	b.n	8007dee <_printf_i+0xf2>
 8007de8:	0646      	lsls	r6, r0, #25
 8007dea:	d5fb      	bpl.n	8007de4 <_printf_i+0xe8>
 8007dec:	881e      	ldrh	r6, [r3, #0]
 8007dee:	4854      	ldr	r0, [pc, #336]	; (8007f40 <_printf_i+0x244>)
 8007df0:	2f6f      	cmp	r7, #111	; 0x6f
 8007df2:	bf0c      	ite	eq
 8007df4:	2308      	moveq	r3, #8
 8007df6:	230a      	movne	r3, #10
 8007df8:	2100      	movs	r1, #0
 8007dfa:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007dfe:	6865      	ldr	r5, [r4, #4]
 8007e00:	60a5      	str	r5, [r4, #8]
 8007e02:	2d00      	cmp	r5, #0
 8007e04:	bfa2      	ittt	ge
 8007e06:	6821      	ldrge	r1, [r4, #0]
 8007e08:	f021 0104 	bicge.w	r1, r1, #4
 8007e0c:	6021      	strge	r1, [r4, #0]
 8007e0e:	b90e      	cbnz	r6, 8007e14 <_printf_i+0x118>
 8007e10:	2d00      	cmp	r5, #0
 8007e12:	d04d      	beq.n	8007eb0 <_printf_i+0x1b4>
 8007e14:	4615      	mov	r5, r2
 8007e16:	fbb6 f1f3 	udiv	r1, r6, r3
 8007e1a:	fb03 6711 	mls	r7, r3, r1, r6
 8007e1e:	5dc7      	ldrb	r7, [r0, r7]
 8007e20:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007e24:	4637      	mov	r7, r6
 8007e26:	42bb      	cmp	r3, r7
 8007e28:	460e      	mov	r6, r1
 8007e2a:	d9f4      	bls.n	8007e16 <_printf_i+0x11a>
 8007e2c:	2b08      	cmp	r3, #8
 8007e2e:	d10b      	bne.n	8007e48 <_printf_i+0x14c>
 8007e30:	6823      	ldr	r3, [r4, #0]
 8007e32:	07de      	lsls	r6, r3, #31
 8007e34:	d508      	bpl.n	8007e48 <_printf_i+0x14c>
 8007e36:	6923      	ldr	r3, [r4, #16]
 8007e38:	6861      	ldr	r1, [r4, #4]
 8007e3a:	4299      	cmp	r1, r3
 8007e3c:	bfde      	ittt	le
 8007e3e:	2330      	movle	r3, #48	; 0x30
 8007e40:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007e44:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007e48:	1b52      	subs	r2, r2, r5
 8007e4a:	6122      	str	r2, [r4, #16]
 8007e4c:	f8cd a000 	str.w	sl, [sp]
 8007e50:	464b      	mov	r3, r9
 8007e52:	aa03      	add	r2, sp, #12
 8007e54:	4621      	mov	r1, r4
 8007e56:	4640      	mov	r0, r8
 8007e58:	f7ff fee2 	bl	8007c20 <_printf_common>
 8007e5c:	3001      	adds	r0, #1
 8007e5e:	d14c      	bne.n	8007efa <_printf_i+0x1fe>
 8007e60:	f04f 30ff 	mov.w	r0, #4294967295
 8007e64:	b004      	add	sp, #16
 8007e66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e6a:	4835      	ldr	r0, [pc, #212]	; (8007f40 <_printf_i+0x244>)
 8007e6c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007e70:	6829      	ldr	r1, [r5, #0]
 8007e72:	6823      	ldr	r3, [r4, #0]
 8007e74:	f851 6b04 	ldr.w	r6, [r1], #4
 8007e78:	6029      	str	r1, [r5, #0]
 8007e7a:	061d      	lsls	r5, r3, #24
 8007e7c:	d514      	bpl.n	8007ea8 <_printf_i+0x1ac>
 8007e7e:	07df      	lsls	r7, r3, #31
 8007e80:	bf44      	itt	mi
 8007e82:	f043 0320 	orrmi.w	r3, r3, #32
 8007e86:	6023      	strmi	r3, [r4, #0]
 8007e88:	b91e      	cbnz	r6, 8007e92 <_printf_i+0x196>
 8007e8a:	6823      	ldr	r3, [r4, #0]
 8007e8c:	f023 0320 	bic.w	r3, r3, #32
 8007e90:	6023      	str	r3, [r4, #0]
 8007e92:	2310      	movs	r3, #16
 8007e94:	e7b0      	b.n	8007df8 <_printf_i+0xfc>
 8007e96:	6823      	ldr	r3, [r4, #0]
 8007e98:	f043 0320 	orr.w	r3, r3, #32
 8007e9c:	6023      	str	r3, [r4, #0]
 8007e9e:	2378      	movs	r3, #120	; 0x78
 8007ea0:	4828      	ldr	r0, [pc, #160]	; (8007f44 <_printf_i+0x248>)
 8007ea2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007ea6:	e7e3      	b.n	8007e70 <_printf_i+0x174>
 8007ea8:	0659      	lsls	r1, r3, #25
 8007eaa:	bf48      	it	mi
 8007eac:	b2b6      	uxthmi	r6, r6
 8007eae:	e7e6      	b.n	8007e7e <_printf_i+0x182>
 8007eb0:	4615      	mov	r5, r2
 8007eb2:	e7bb      	b.n	8007e2c <_printf_i+0x130>
 8007eb4:	682b      	ldr	r3, [r5, #0]
 8007eb6:	6826      	ldr	r6, [r4, #0]
 8007eb8:	6961      	ldr	r1, [r4, #20]
 8007eba:	1d18      	adds	r0, r3, #4
 8007ebc:	6028      	str	r0, [r5, #0]
 8007ebe:	0635      	lsls	r5, r6, #24
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	d501      	bpl.n	8007ec8 <_printf_i+0x1cc>
 8007ec4:	6019      	str	r1, [r3, #0]
 8007ec6:	e002      	b.n	8007ece <_printf_i+0x1d2>
 8007ec8:	0670      	lsls	r0, r6, #25
 8007eca:	d5fb      	bpl.n	8007ec4 <_printf_i+0x1c8>
 8007ecc:	8019      	strh	r1, [r3, #0]
 8007ece:	2300      	movs	r3, #0
 8007ed0:	6123      	str	r3, [r4, #16]
 8007ed2:	4615      	mov	r5, r2
 8007ed4:	e7ba      	b.n	8007e4c <_printf_i+0x150>
 8007ed6:	682b      	ldr	r3, [r5, #0]
 8007ed8:	1d1a      	adds	r2, r3, #4
 8007eda:	602a      	str	r2, [r5, #0]
 8007edc:	681d      	ldr	r5, [r3, #0]
 8007ede:	6862      	ldr	r2, [r4, #4]
 8007ee0:	2100      	movs	r1, #0
 8007ee2:	4628      	mov	r0, r5
 8007ee4:	f7f8 f994 	bl	8000210 <memchr>
 8007ee8:	b108      	cbz	r0, 8007eee <_printf_i+0x1f2>
 8007eea:	1b40      	subs	r0, r0, r5
 8007eec:	6060      	str	r0, [r4, #4]
 8007eee:	6863      	ldr	r3, [r4, #4]
 8007ef0:	6123      	str	r3, [r4, #16]
 8007ef2:	2300      	movs	r3, #0
 8007ef4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007ef8:	e7a8      	b.n	8007e4c <_printf_i+0x150>
 8007efa:	6923      	ldr	r3, [r4, #16]
 8007efc:	462a      	mov	r2, r5
 8007efe:	4649      	mov	r1, r9
 8007f00:	4640      	mov	r0, r8
 8007f02:	47d0      	blx	sl
 8007f04:	3001      	adds	r0, #1
 8007f06:	d0ab      	beq.n	8007e60 <_printf_i+0x164>
 8007f08:	6823      	ldr	r3, [r4, #0]
 8007f0a:	079b      	lsls	r3, r3, #30
 8007f0c:	d413      	bmi.n	8007f36 <_printf_i+0x23a>
 8007f0e:	68e0      	ldr	r0, [r4, #12]
 8007f10:	9b03      	ldr	r3, [sp, #12]
 8007f12:	4298      	cmp	r0, r3
 8007f14:	bfb8      	it	lt
 8007f16:	4618      	movlt	r0, r3
 8007f18:	e7a4      	b.n	8007e64 <_printf_i+0x168>
 8007f1a:	2301      	movs	r3, #1
 8007f1c:	4632      	mov	r2, r6
 8007f1e:	4649      	mov	r1, r9
 8007f20:	4640      	mov	r0, r8
 8007f22:	47d0      	blx	sl
 8007f24:	3001      	adds	r0, #1
 8007f26:	d09b      	beq.n	8007e60 <_printf_i+0x164>
 8007f28:	3501      	adds	r5, #1
 8007f2a:	68e3      	ldr	r3, [r4, #12]
 8007f2c:	9903      	ldr	r1, [sp, #12]
 8007f2e:	1a5b      	subs	r3, r3, r1
 8007f30:	42ab      	cmp	r3, r5
 8007f32:	dcf2      	bgt.n	8007f1a <_printf_i+0x21e>
 8007f34:	e7eb      	b.n	8007f0e <_printf_i+0x212>
 8007f36:	2500      	movs	r5, #0
 8007f38:	f104 0619 	add.w	r6, r4, #25
 8007f3c:	e7f5      	b.n	8007f2a <_printf_i+0x22e>
 8007f3e:	bf00      	nop
 8007f40:	0800d290 	.word	0x0800d290
 8007f44:	0800d2a1 	.word	0x0800d2a1

08007f48 <_sbrk_r>:
 8007f48:	b538      	push	{r3, r4, r5, lr}
 8007f4a:	4d06      	ldr	r5, [pc, #24]	; (8007f64 <_sbrk_r+0x1c>)
 8007f4c:	2300      	movs	r3, #0
 8007f4e:	4604      	mov	r4, r0
 8007f50:	4608      	mov	r0, r1
 8007f52:	602b      	str	r3, [r5, #0]
 8007f54:	f005 f856 	bl	800d004 <_sbrk>
 8007f58:	1c43      	adds	r3, r0, #1
 8007f5a:	d102      	bne.n	8007f62 <_sbrk_r+0x1a>
 8007f5c:	682b      	ldr	r3, [r5, #0]
 8007f5e:	b103      	cbz	r3, 8007f62 <_sbrk_r+0x1a>
 8007f60:	6023      	str	r3, [r4, #0]
 8007f62:	bd38      	pop	{r3, r4, r5, pc}
 8007f64:	2000063c 	.word	0x2000063c

08007f68 <siprintf>:
 8007f68:	b40e      	push	{r1, r2, r3}
 8007f6a:	b500      	push	{lr}
 8007f6c:	b09c      	sub	sp, #112	; 0x70
 8007f6e:	ab1d      	add	r3, sp, #116	; 0x74
 8007f70:	9002      	str	r0, [sp, #8]
 8007f72:	9006      	str	r0, [sp, #24]
 8007f74:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007f78:	4809      	ldr	r0, [pc, #36]	; (8007fa0 <siprintf+0x38>)
 8007f7a:	9107      	str	r1, [sp, #28]
 8007f7c:	9104      	str	r1, [sp, #16]
 8007f7e:	4909      	ldr	r1, [pc, #36]	; (8007fa4 <siprintf+0x3c>)
 8007f80:	f853 2b04 	ldr.w	r2, [r3], #4
 8007f84:	9105      	str	r1, [sp, #20]
 8007f86:	6800      	ldr	r0, [r0, #0]
 8007f88:	9301      	str	r3, [sp, #4]
 8007f8a:	a902      	add	r1, sp, #8
 8007f8c:	f001 fb40 	bl	8009610 <_svfiprintf_r>
 8007f90:	9b02      	ldr	r3, [sp, #8]
 8007f92:	2200      	movs	r2, #0
 8007f94:	701a      	strb	r2, [r3, #0]
 8007f96:	b01c      	add	sp, #112	; 0x70
 8007f98:	f85d eb04 	ldr.w	lr, [sp], #4
 8007f9c:	b003      	add	sp, #12
 8007f9e:	4770      	bx	lr
 8007fa0:	20000010 	.word	0x20000010
 8007fa4:	ffff0208 	.word	0xffff0208

08007fa8 <siscanf>:
 8007fa8:	b40e      	push	{r1, r2, r3}
 8007faa:	b510      	push	{r4, lr}
 8007fac:	b09f      	sub	sp, #124	; 0x7c
 8007fae:	ac21      	add	r4, sp, #132	; 0x84
 8007fb0:	f44f 7101 	mov.w	r1, #516	; 0x204
 8007fb4:	f854 2b04 	ldr.w	r2, [r4], #4
 8007fb8:	9201      	str	r2, [sp, #4]
 8007fba:	f8ad 101c 	strh.w	r1, [sp, #28]
 8007fbe:	9004      	str	r0, [sp, #16]
 8007fc0:	9008      	str	r0, [sp, #32]
 8007fc2:	f7f8 f917 	bl	80001f4 <strlen>
 8007fc6:	4b0c      	ldr	r3, [pc, #48]	; (8007ff8 <siscanf+0x50>)
 8007fc8:	9005      	str	r0, [sp, #20]
 8007fca:	9009      	str	r0, [sp, #36]	; 0x24
 8007fcc:	930d      	str	r3, [sp, #52]	; 0x34
 8007fce:	480b      	ldr	r0, [pc, #44]	; (8007ffc <siscanf+0x54>)
 8007fd0:	9a01      	ldr	r2, [sp, #4]
 8007fd2:	6800      	ldr	r0, [r0, #0]
 8007fd4:	9403      	str	r4, [sp, #12]
 8007fd6:	2300      	movs	r3, #0
 8007fd8:	9311      	str	r3, [sp, #68]	; 0x44
 8007fda:	9316      	str	r3, [sp, #88]	; 0x58
 8007fdc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8007fe0:	f8ad 301e 	strh.w	r3, [sp, #30]
 8007fe4:	a904      	add	r1, sp, #16
 8007fe6:	4623      	mov	r3, r4
 8007fe8:	f001 fc6c 	bl	80098c4 <__ssvfiscanf_r>
 8007fec:	b01f      	add	sp, #124	; 0x7c
 8007fee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007ff2:	b003      	add	sp, #12
 8007ff4:	4770      	bx	lr
 8007ff6:	bf00      	nop
 8007ff8:	08008023 	.word	0x08008023
 8007ffc:	20000010 	.word	0x20000010

08008000 <__sread>:
 8008000:	b510      	push	{r4, lr}
 8008002:	460c      	mov	r4, r1
 8008004:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008008:	f001 ff26 	bl	8009e58 <_read_r>
 800800c:	2800      	cmp	r0, #0
 800800e:	bfab      	itete	ge
 8008010:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008012:	89a3      	ldrhlt	r3, [r4, #12]
 8008014:	181b      	addge	r3, r3, r0
 8008016:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800801a:	bfac      	ite	ge
 800801c:	6563      	strge	r3, [r4, #84]	; 0x54
 800801e:	81a3      	strhlt	r3, [r4, #12]
 8008020:	bd10      	pop	{r4, pc}

08008022 <__seofread>:
 8008022:	2000      	movs	r0, #0
 8008024:	4770      	bx	lr

08008026 <__swrite>:
 8008026:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800802a:	461f      	mov	r7, r3
 800802c:	898b      	ldrh	r3, [r1, #12]
 800802e:	05db      	lsls	r3, r3, #23
 8008030:	4605      	mov	r5, r0
 8008032:	460c      	mov	r4, r1
 8008034:	4616      	mov	r6, r2
 8008036:	d505      	bpl.n	8008044 <__swrite+0x1e>
 8008038:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800803c:	2302      	movs	r3, #2
 800803e:	2200      	movs	r2, #0
 8008040:	f000 fec4 	bl	8008dcc <_lseek_r>
 8008044:	89a3      	ldrh	r3, [r4, #12]
 8008046:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800804a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800804e:	81a3      	strh	r3, [r4, #12]
 8008050:	4632      	mov	r2, r6
 8008052:	463b      	mov	r3, r7
 8008054:	4628      	mov	r0, r5
 8008056:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800805a:	f000 b817 	b.w	800808c <_write_r>

0800805e <__sseek>:
 800805e:	b510      	push	{r4, lr}
 8008060:	460c      	mov	r4, r1
 8008062:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008066:	f000 feb1 	bl	8008dcc <_lseek_r>
 800806a:	1c43      	adds	r3, r0, #1
 800806c:	89a3      	ldrh	r3, [r4, #12]
 800806e:	bf15      	itete	ne
 8008070:	6560      	strne	r0, [r4, #84]	; 0x54
 8008072:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008076:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800807a:	81a3      	strheq	r3, [r4, #12]
 800807c:	bf18      	it	ne
 800807e:	81a3      	strhne	r3, [r4, #12]
 8008080:	bd10      	pop	{r4, pc}

08008082 <__sclose>:
 8008082:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008086:	f000 b813 	b.w	80080b0 <_close_r>
	...

0800808c <_write_r>:
 800808c:	b538      	push	{r3, r4, r5, lr}
 800808e:	4d07      	ldr	r5, [pc, #28]	; (80080ac <_write_r+0x20>)
 8008090:	4604      	mov	r4, r0
 8008092:	4608      	mov	r0, r1
 8008094:	4611      	mov	r1, r2
 8008096:	2200      	movs	r2, #0
 8008098:	602a      	str	r2, [r5, #0]
 800809a:	461a      	mov	r2, r3
 800809c:	f7fa fef5 	bl	8002e8a <_write>
 80080a0:	1c43      	adds	r3, r0, #1
 80080a2:	d102      	bne.n	80080aa <_write_r+0x1e>
 80080a4:	682b      	ldr	r3, [r5, #0]
 80080a6:	b103      	cbz	r3, 80080aa <_write_r+0x1e>
 80080a8:	6023      	str	r3, [r4, #0]
 80080aa:	bd38      	pop	{r3, r4, r5, pc}
 80080ac:	2000063c 	.word	0x2000063c

080080b0 <_close_r>:
 80080b0:	b538      	push	{r3, r4, r5, lr}
 80080b2:	4d06      	ldr	r5, [pc, #24]	; (80080cc <_close_r+0x1c>)
 80080b4:	2300      	movs	r3, #0
 80080b6:	4604      	mov	r4, r0
 80080b8:	4608      	mov	r0, r1
 80080ba:	602b      	str	r3, [r5, #0]
 80080bc:	f7fa ff01 	bl	8002ec2 <_close>
 80080c0:	1c43      	adds	r3, r0, #1
 80080c2:	d102      	bne.n	80080ca <_close_r+0x1a>
 80080c4:	682b      	ldr	r3, [r5, #0]
 80080c6:	b103      	cbz	r3, 80080ca <_close_r+0x1a>
 80080c8:	6023      	str	r3, [r4, #0]
 80080ca:	bd38      	pop	{r3, r4, r5, pc}
 80080cc:	2000063c 	.word	0x2000063c

080080d0 <quorem>:
 80080d0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080d4:	6903      	ldr	r3, [r0, #16]
 80080d6:	690c      	ldr	r4, [r1, #16]
 80080d8:	42a3      	cmp	r3, r4
 80080da:	4607      	mov	r7, r0
 80080dc:	f2c0 8081 	blt.w	80081e2 <quorem+0x112>
 80080e0:	3c01      	subs	r4, #1
 80080e2:	f101 0814 	add.w	r8, r1, #20
 80080e6:	f100 0514 	add.w	r5, r0, #20
 80080ea:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80080ee:	9301      	str	r3, [sp, #4]
 80080f0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80080f4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80080f8:	3301      	adds	r3, #1
 80080fa:	429a      	cmp	r2, r3
 80080fc:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8008100:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008104:	fbb2 f6f3 	udiv	r6, r2, r3
 8008108:	d331      	bcc.n	800816e <quorem+0x9e>
 800810a:	f04f 0e00 	mov.w	lr, #0
 800810e:	4640      	mov	r0, r8
 8008110:	46ac      	mov	ip, r5
 8008112:	46f2      	mov	sl, lr
 8008114:	f850 2b04 	ldr.w	r2, [r0], #4
 8008118:	b293      	uxth	r3, r2
 800811a:	fb06 e303 	mla	r3, r6, r3, lr
 800811e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8008122:	b29b      	uxth	r3, r3
 8008124:	ebaa 0303 	sub.w	r3, sl, r3
 8008128:	f8dc a000 	ldr.w	sl, [ip]
 800812c:	0c12      	lsrs	r2, r2, #16
 800812e:	fa13 f38a 	uxtah	r3, r3, sl
 8008132:	fb06 e202 	mla	r2, r6, r2, lr
 8008136:	9300      	str	r3, [sp, #0]
 8008138:	9b00      	ldr	r3, [sp, #0]
 800813a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800813e:	b292      	uxth	r2, r2
 8008140:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8008144:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008148:	f8bd 3000 	ldrh.w	r3, [sp]
 800814c:	4581      	cmp	r9, r0
 800814e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008152:	f84c 3b04 	str.w	r3, [ip], #4
 8008156:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800815a:	d2db      	bcs.n	8008114 <quorem+0x44>
 800815c:	f855 300b 	ldr.w	r3, [r5, fp]
 8008160:	b92b      	cbnz	r3, 800816e <quorem+0x9e>
 8008162:	9b01      	ldr	r3, [sp, #4]
 8008164:	3b04      	subs	r3, #4
 8008166:	429d      	cmp	r5, r3
 8008168:	461a      	mov	r2, r3
 800816a:	d32e      	bcc.n	80081ca <quorem+0xfa>
 800816c:	613c      	str	r4, [r7, #16]
 800816e:	4638      	mov	r0, r7
 8008170:	f001 f8da 	bl	8009328 <__mcmp>
 8008174:	2800      	cmp	r0, #0
 8008176:	db24      	blt.n	80081c2 <quorem+0xf2>
 8008178:	3601      	adds	r6, #1
 800817a:	4628      	mov	r0, r5
 800817c:	f04f 0c00 	mov.w	ip, #0
 8008180:	f858 2b04 	ldr.w	r2, [r8], #4
 8008184:	f8d0 e000 	ldr.w	lr, [r0]
 8008188:	b293      	uxth	r3, r2
 800818a:	ebac 0303 	sub.w	r3, ip, r3
 800818e:	0c12      	lsrs	r2, r2, #16
 8008190:	fa13 f38e 	uxtah	r3, r3, lr
 8008194:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8008198:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800819c:	b29b      	uxth	r3, r3
 800819e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80081a2:	45c1      	cmp	r9, r8
 80081a4:	f840 3b04 	str.w	r3, [r0], #4
 80081a8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80081ac:	d2e8      	bcs.n	8008180 <quorem+0xb0>
 80081ae:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80081b2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80081b6:	b922      	cbnz	r2, 80081c2 <quorem+0xf2>
 80081b8:	3b04      	subs	r3, #4
 80081ba:	429d      	cmp	r5, r3
 80081bc:	461a      	mov	r2, r3
 80081be:	d30a      	bcc.n	80081d6 <quorem+0x106>
 80081c0:	613c      	str	r4, [r7, #16]
 80081c2:	4630      	mov	r0, r6
 80081c4:	b003      	add	sp, #12
 80081c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80081ca:	6812      	ldr	r2, [r2, #0]
 80081cc:	3b04      	subs	r3, #4
 80081ce:	2a00      	cmp	r2, #0
 80081d0:	d1cc      	bne.n	800816c <quorem+0x9c>
 80081d2:	3c01      	subs	r4, #1
 80081d4:	e7c7      	b.n	8008166 <quorem+0x96>
 80081d6:	6812      	ldr	r2, [r2, #0]
 80081d8:	3b04      	subs	r3, #4
 80081da:	2a00      	cmp	r2, #0
 80081dc:	d1f0      	bne.n	80081c0 <quorem+0xf0>
 80081de:	3c01      	subs	r4, #1
 80081e0:	e7eb      	b.n	80081ba <quorem+0xea>
 80081e2:	2000      	movs	r0, #0
 80081e4:	e7ee      	b.n	80081c4 <quorem+0xf4>
	...

080081e8 <_dtoa_r>:
 80081e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081ec:	ed2d 8b04 	vpush	{d8-d9}
 80081f0:	ec57 6b10 	vmov	r6, r7, d0
 80081f4:	b093      	sub	sp, #76	; 0x4c
 80081f6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80081f8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80081fc:	9106      	str	r1, [sp, #24]
 80081fe:	ee10 aa10 	vmov	sl, s0
 8008202:	4604      	mov	r4, r0
 8008204:	9209      	str	r2, [sp, #36]	; 0x24
 8008206:	930c      	str	r3, [sp, #48]	; 0x30
 8008208:	46bb      	mov	fp, r7
 800820a:	b975      	cbnz	r5, 800822a <_dtoa_r+0x42>
 800820c:	2010      	movs	r0, #16
 800820e:	f7ff f941 	bl	8007494 <malloc>
 8008212:	4602      	mov	r2, r0
 8008214:	6260      	str	r0, [r4, #36]	; 0x24
 8008216:	b920      	cbnz	r0, 8008222 <_dtoa_r+0x3a>
 8008218:	4ba7      	ldr	r3, [pc, #668]	; (80084b8 <_dtoa_r+0x2d0>)
 800821a:	21ea      	movs	r1, #234	; 0xea
 800821c:	48a7      	ldr	r0, [pc, #668]	; (80084bc <_dtoa_r+0x2d4>)
 800821e:	f001 ff97 	bl	800a150 <__assert_func>
 8008222:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008226:	6005      	str	r5, [r0, #0]
 8008228:	60c5      	str	r5, [r0, #12]
 800822a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800822c:	6819      	ldr	r1, [r3, #0]
 800822e:	b151      	cbz	r1, 8008246 <_dtoa_r+0x5e>
 8008230:	685a      	ldr	r2, [r3, #4]
 8008232:	604a      	str	r2, [r1, #4]
 8008234:	2301      	movs	r3, #1
 8008236:	4093      	lsls	r3, r2
 8008238:	608b      	str	r3, [r1, #8]
 800823a:	4620      	mov	r0, r4
 800823c:	f000 fe32 	bl	8008ea4 <_Bfree>
 8008240:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008242:	2200      	movs	r2, #0
 8008244:	601a      	str	r2, [r3, #0]
 8008246:	1e3b      	subs	r3, r7, #0
 8008248:	bfaa      	itet	ge
 800824a:	2300      	movge	r3, #0
 800824c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8008250:	f8c8 3000 	strge.w	r3, [r8]
 8008254:	4b9a      	ldr	r3, [pc, #616]	; (80084c0 <_dtoa_r+0x2d8>)
 8008256:	bfbc      	itt	lt
 8008258:	2201      	movlt	r2, #1
 800825a:	f8c8 2000 	strlt.w	r2, [r8]
 800825e:	ea33 030b 	bics.w	r3, r3, fp
 8008262:	d11b      	bne.n	800829c <_dtoa_r+0xb4>
 8008264:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008266:	f242 730f 	movw	r3, #9999	; 0x270f
 800826a:	6013      	str	r3, [r2, #0]
 800826c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008270:	4333      	orrs	r3, r6
 8008272:	f000 8592 	beq.w	8008d9a <_dtoa_r+0xbb2>
 8008276:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008278:	b963      	cbnz	r3, 8008294 <_dtoa_r+0xac>
 800827a:	4b92      	ldr	r3, [pc, #584]	; (80084c4 <_dtoa_r+0x2dc>)
 800827c:	e022      	b.n	80082c4 <_dtoa_r+0xdc>
 800827e:	4b92      	ldr	r3, [pc, #584]	; (80084c8 <_dtoa_r+0x2e0>)
 8008280:	9301      	str	r3, [sp, #4]
 8008282:	3308      	adds	r3, #8
 8008284:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008286:	6013      	str	r3, [r2, #0]
 8008288:	9801      	ldr	r0, [sp, #4]
 800828a:	b013      	add	sp, #76	; 0x4c
 800828c:	ecbd 8b04 	vpop	{d8-d9}
 8008290:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008294:	4b8b      	ldr	r3, [pc, #556]	; (80084c4 <_dtoa_r+0x2dc>)
 8008296:	9301      	str	r3, [sp, #4]
 8008298:	3303      	adds	r3, #3
 800829a:	e7f3      	b.n	8008284 <_dtoa_r+0x9c>
 800829c:	2200      	movs	r2, #0
 800829e:	2300      	movs	r3, #0
 80082a0:	4650      	mov	r0, sl
 80082a2:	4659      	mov	r1, fp
 80082a4:	f7f8 fc28 	bl	8000af8 <__aeabi_dcmpeq>
 80082a8:	ec4b ab19 	vmov	d9, sl, fp
 80082ac:	4680      	mov	r8, r0
 80082ae:	b158      	cbz	r0, 80082c8 <_dtoa_r+0xe0>
 80082b0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80082b2:	2301      	movs	r3, #1
 80082b4:	6013      	str	r3, [r2, #0]
 80082b6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	f000 856b 	beq.w	8008d94 <_dtoa_r+0xbac>
 80082be:	4883      	ldr	r0, [pc, #524]	; (80084cc <_dtoa_r+0x2e4>)
 80082c0:	6018      	str	r0, [r3, #0]
 80082c2:	1e43      	subs	r3, r0, #1
 80082c4:	9301      	str	r3, [sp, #4]
 80082c6:	e7df      	b.n	8008288 <_dtoa_r+0xa0>
 80082c8:	ec4b ab10 	vmov	d0, sl, fp
 80082cc:	aa10      	add	r2, sp, #64	; 0x40
 80082ce:	a911      	add	r1, sp, #68	; 0x44
 80082d0:	4620      	mov	r0, r4
 80082d2:	f001 f8cf 	bl	8009474 <__d2b>
 80082d6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 80082da:	ee08 0a10 	vmov	s16, r0
 80082de:	2d00      	cmp	r5, #0
 80082e0:	f000 8084 	beq.w	80083ec <_dtoa_r+0x204>
 80082e4:	ee19 3a90 	vmov	r3, s19
 80082e8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80082ec:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80082f0:	4656      	mov	r6, sl
 80082f2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80082f6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80082fa:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 80082fe:	4b74      	ldr	r3, [pc, #464]	; (80084d0 <_dtoa_r+0x2e8>)
 8008300:	2200      	movs	r2, #0
 8008302:	4630      	mov	r0, r6
 8008304:	4639      	mov	r1, r7
 8008306:	f7f7 ffd7 	bl	80002b8 <__aeabi_dsub>
 800830a:	a365      	add	r3, pc, #404	; (adr r3, 80084a0 <_dtoa_r+0x2b8>)
 800830c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008310:	f7f8 f98a 	bl	8000628 <__aeabi_dmul>
 8008314:	a364      	add	r3, pc, #400	; (adr r3, 80084a8 <_dtoa_r+0x2c0>)
 8008316:	e9d3 2300 	ldrd	r2, r3, [r3]
 800831a:	f7f7 ffcf 	bl	80002bc <__adddf3>
 800831e:	4606      	mov	r6, r0
 8008320:	4628      	mov	r0, r5
 8008322:	460f      	mov	r7, r1
 8008324:	f7f8 f916 	bl	8000554 <__aeabi_i2d>
 8008328:	a361      	add	r3, pc, #388	; (adr r3, 80084b0 <_dtoa_r+0x2c8>)
 800832a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800832e:	f7f8 f97b 	bl	8000628 <__aeabi_dmul>
 8008332:	4602      	mov	r2, r0
 8008334:	460b      	mov	r3, r1
 8008336:	4630      	mov	r0, r6
 8008338:	4639      	mov	r1, r7
 800833a:	f7f7 ffbf 	bl	80002bc <__adddf3>
 800833e:	4606      	mov	r6, r0
 8008340:	460f      	mov	r7, r1
 8008342:	f7f8 fc21 	bl	8000b88 <__aeabi_d2iz>
 8008346:	2200      	movs	r2, #0
 8008348:	9000      	str	r0, [sp, #0]
 800834a:	2300      	movs	r3, #0
 800834c:	4630      	mov	r0, r6
 800834e:	4639      	mov	r1, r7
 8008350:	f7f8 fbdc 	bl	8000b0c <__aeabi_dcmplt>
 8008354:	b150      	cbz	r0, 800836c <_dtoa_r+0x184>
 8008356:	9800      	ldr	r0, [sp, #0]
 8008358:	f7f8 f8fc 	bl	8000554 <__aeabi_i2d>
 800835c:	4632      	mov	r2, r6
 800835e:	463b      	mov	r3, r7
 8008360:	f7f8 fbca 	bl	8000af8 <__aeabi_dcmpeq>
 8008364:	b910      	cbnz	r0, 800836c <_dtoa_r+0x184>
 8008366:	9b00      	ldr	r3, [sp, #0]
 8008368:	3b01      	subs	r3, #1
 800836a:	9300      	str	r3, [sp, #0]
 800836c:	9b00      	ldr	r3, [sp, #0]
 800836e:	2b16      	cmp	r3, #22
 8008370:	d85a      	bhi.n	8008428 <_dtoa_r+0x240>
 8008372:	9a00      	ldr	r2, [sp, #0]
 8008374:	4b57      	ldr	r3, [pc, #348]	; (80084d4 <_dtoa_r+0x2ec>)
 8008376:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800837a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800837e:	ec51 0b19 	vmov	r0, r1, d9
 8008382:	f7f8 fbc3 	bl	8000b0c <__aeabi_dcmplt>
 8008386:	2800      	cmp	r0, #0
 8008388:	d050      	beq.n	800842c <_dtoa_r+0x244>
 800838a:	9b00      	ldr	r3, [sp, #0]
 800838c:	3b01      	subs	r3, #1
 800838e:	9300      	str	r3, [sp, #0]
 8008390:	2300      	movs	r3, #0
 8008392:	930b      	str	r3, [sp, #44]	; 0x2c
 8008394:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008396:	1b5d      	subs	r5, r3, r5
 8008398:	1e6b      	subs	r3, r5, #1
 800839a:	9305      	str	r3, [sp, #20]
 800839c:	bf45      	ittet	mi
 800839e:	f1c5 0301 	rsbmi	r3, r5, #1
 80083a2:	9304      	strmi	r3, [sp, #16]
 80083a4:	2300      	movpl	r3, #0
 80083a6:	2300      	movmi	r3, #0
 80083a8:	bf4c      	ite	mi
 80083aa:	9305      	strmi	r3, [sp, #20]
 80083ac:	9304      	strpl	r3, [sp, #16]
 80083ae:	9b00      	ldr	r3, [sp, #0]
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	db3d      	blt.n	8008430 <_dtoa_r+0x248>
 80083b4:	9b05      	ldr	r3, [sp, #20]
 80083b6:	9a00      	ldr	r2, [sp, #0]
 80083b8:	920a      	str	r2, [sp, #40]	; 0x28
 80083ba:	4413      	add	r3, r2
 80083bc:	9305      	str	r3, [sp, #20]
 80083be:	2300      	movs	r3, #0
 80083c0:	9307      	str	r3, [sp, #28]
 80083c2:	9b06      	ldr	r3, [sp, #24]
 80083c4:	2b09      	cmp	r3, #9
 80083c6:	f200 8089 	bhi.w	80084dc <_dtoa_r+0x2f4>
 80083ca:	2b05      	cmp	r3, #5
 80083cc:	bfc4      	itt	gt
 80083ce:	3b04      	subgt	r3, #4
 80083d0:	9306      	strgt	r3, [sp, #24]
 80083d2:	9b06      	ldr	r3, [sp, #24]
 80083d4:	f1a3 0302 	sub.w	r3, r3, #2
 80083d8:	bfcc      	ite	gt
 80083da:	2500      	movgt	r5, #0
 80083dc:	2501      	movle	r5, #1
 80083de:	2b03      	cmp	r3, #3
 80083e0:	f200 8087 	bhi.w	80084f2 <_dtoa_r+0x30a>
 80083e4:	e8df f003 	tbb	[pc, r3]
 80083e8:	59383a2d 	.word	0x59383a2d
 80083ec:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80083f0:	441d      	add	r5, r3
 80083f2:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80083f6:	2b20      	cmp	r3, #32
 80083f8:	bfc1      	itttt	gt
 80083fa:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80083fe:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8008402:	fa0b f303 	lslgt.w	r3, fp, r3
 8008406:	fa26 f000 	lsrgt.w	r0, r6, r0
 800840a:	bfda      	itte	le
 800840c:	f1c3 0320 	rsble	r3, r3, #32
 8008410:	fa06 f003 	lslle.w	r0, r6, r3
 8008414:	4318      	orrgt	r0, r3
 8008416:	f7f8 f88d 	bl	8000534 <__aeabi_ui2d>
 800841a:	2301      	movs	r3, #1
 800841c:	4606      	mov	r6, r0
 800841e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8008422:	3d01      	subs	r5, #1
 8008424:	930e      	str	r3, [sp, #56]	; 0x38
 8008426:	e76a      	b.n	80082fe <_dtoa_r+0x116>
 8008428:	2301      	movs	r3, #1
 800842a:	e7b2      	b.n	8008392 <_dtoa_r+0x1aa>
 800842c:	900b      	str	r0, [sp, #44]	; 0x2c
 800842e:	e7b1      	b.n	8008394 <_dtoa_r+0x1ac>
 8008430:	9b04      	ldr	r3, [sp, #16]
 8008432:	9a00      	ldr	r2, [sp, #0]
 8008434:	1a9b      	subs	r3, r3, r2
 8008436:	9304      	str	r3, [sp, #16]
 8008438:	4253      	negs	r3, r2
 800843a:	9307      	str	r3, [sp, #28]
 800843c:	2300      	movs	r3, #0
 800843e:	930a      	str	r3, [sp, #40]	; 0x28
 8008440:	e7bf      	b.n	80083c2 <_dtoa_r+0x1da>
 8008442:	2300      	movs	r3, #0
 8008444:	9308      	str	r3, [sp, #32]
 8008446:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008448:	2b00      	cmp	r3, #0
 800844a:	dc55      	bgt.n	80084f8 <_dtoa_r+0x310>
 800844c:	2301      	movs	r3, #1
 800844e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8008452:	461a      	mov	r2, r3
 8008454:	9209      	str	r2, [sp, #36]	; 0x24
 8008456:	e00c      	b.n	8008472 <_dtoa_r+0x28a>
 8008458:	2301      	movs	r3, #1
 800845a:	e7f3      	b.n	8008444 <_dtoa_r+0x25c>
 800845c:	2300      	movs	r3, #0
 800845e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008460:	9308      	str	r3, [sp, #32]
 8008462:	9b00      	ldr	r3, [sp, #0]
 8008464:	4413      	add	r3, r2
 8008466:	9302      	str	r3, [sp, #8]
 8008468:	3301      	adds	r3, #1
 800846a:	2b01      	cmp	r3, #1
 800846c:	9303      	str	r3, [sp, #12]
 800846e:	bfb8      	it	lt
 8008470:	2301      	movlt	r3, #1
 8008472:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8008474:	2200      	movs	r2, #0
 8008476:	6042      	str	r2, [r0, #4]
 8008478:	2204      	movs	r2, #4
 800847a:	f102 0614 	add.w	r6, r2, #20
 800847e:	429e      	cmp	r6, r3
 8008480:	6841      	ldr	r1, [r0, #4]
 8008482:	d93d      	bls.n	8008500 <_dtoa_r+0x318>
 8008484:	4620      	mov	r0, r4
 8008486:	f000 fccd 	bl	8008e24 <_Balloc>
 800848a:	9001      	str	r0, [sp, #4]
 800848c:	2800      	cmp	r0, #0
 800848e:	d13b      	bne.n	8008508 <_dtoa_r+0x320>
 8008490:	4b11      	ldr	r3, [pc, #68]	; (80084d8 <_dtoa_r+0x2f0>)
 8008492:	4602      	mov	r2, r0
 8008494:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8008498:	e6c0      	b.n	800821c <_dtoa_r+0x34>
 800849a:	2301      	movs	r3, #1
 800849c:	e7df      	b.n	800845e <_dtoa_r+0x276>
 800849e:	bf00      	nop
 80084a0:	636f4361 	.word	0x636f4361
 80084a4:	3fd287a7 	.word	0x3fd287a7
 80084a8:	8b60c8b3 	.word	0x8b60c8b3
 80084ac:	3fc68a28 	.word	0x3fc68a28
 80084b0:	509f79fb 	.word	0x509f79fb
 80084b4:	3fd34413 	.word	0x3fd34413
 80084b8:	0800d2bf 	.word	0x0800d2bf
 80084bc:	0800d2d6 	.word	0x0800d2d6
 80084c0:	7ff00000 	.word	0x7ff00000
 80084c4:	0800d2bb 	.word	0x0800d2bb
 80084c8:	0800d2b2 	.word	0x0800d2b2
 80084cc:	0800d4b2 	.word	0x0800d4b2
 80084d0:	3ff80000 	.word	0x3ff80000
 80084d4:	0800d3c8 	.word	0x0800d3c8
 80084d8:	0800d331 	.word	0x0800d331
 80084dc:	2501      	movs	r5, #1
 80084de:	2300      	movs	r3, #0
 80084e0:	9306      	str	r3, [sp, #24]
 80084e2:	9508      	str	r5, [sp, #32]
 80084e4:	f04f 33ff 	mov.w	r3, #4294967295
 80084e8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80084ec:	2200      	movs	r2, #0
 80084ee:	2312      	movs	r3, #18
 80084f0:	e7b0      	b.n	8008454 <_dtoa_r+0x26c>
 80084f2:	2301      	movs	r3, #1
 80084f4:	9308      	str	r3, [sp, #32]
 80084f6:	e7f5      	b.n	80084e4 <_dtoa_r+0x2fc>
 80084f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80084fa:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80084fe:	e7b8      	b.n	8008472 <_dtoa_r+0x28a>
 8008500:	3101      	adds	r1, #1
 8008502:	6041      	str	r1, [r0, #4]
 8008504:	0052      	lsls	r2, r2, #1
 8008506:	e7b8      	b.n	800847a <_dtoa_r+0x292>
 8008508:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800850a:	9a01      	ldr	r2, [sp, #4]
 800850c:	601a      	str	r2, [r3, #0]
 800850e:	9b03      	ldr	r3, [sp, #12]
 8008510:	2b0e      	cmp	r3, #14
 8008512:	f200 809d 	bhi.w	8008650 <_dtoa_r+0x468>
 8008516:	2d00      	cmp	r5, #0
 8008518:	f000 809a 	beq.w	8008650 <_dtoa_r+0x468>
 800851c:	9b00      	ldr	r3, [sp, #0]
 800851e:	2b00      	cmp	r3, #0
 8008520:	dd32      	ble.n	8008588 <_dtoa_r+0x3a0>
 8008522:	4ab7      	ldr	r2, [pc, #732]	; (8008800 <_dtoa_r+0x618>)
 8008524:	f003 030f 	and.w	r3, r3, #15
 8008528:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800852c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008530:	9b00      	ldr	r3, [sp, #0]
 8008532:	05d8      	lsls	r0, r3, #23
 8008534:	ea4f 1723 	mov.w	r7, r3, asr #4
 8008538:	d516      	bpl.n	8008568 <_dtoa_r+0x380>
 800853a:	4bb2      	ldr	r3, [pc, #712]	; (8008804 <_dtoa_r+0x61c>)
 800853c:	ec51 0b19 	vmov	r0, r1, d9
 8008540:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008544:	f7f8 f99a 	bl	800087c <__aeabi_ddiv>
 8008548:	f007 070f 	and.w	r7, r7, #15
 800854c:	4682      	mov	sl, r0
 800854e:	468b      	mov	fp, r1
 8008550:	2503      	movs	r5, #3
 8008552:	4eac      	ldr	r6, [pc, #688]	; (8008804 <_dtoa_r+0x61c>)
 8008554:	b957      	cbnz	r7, 800856c <_dtoa_r+0x384>
 8008556:	4642      	mov	r2, r8
 8008558:	464b      	mov	r3, r9
 800855a:	4650      	mov	r0, sl
 800855c:	4659      	mov	r1, fp
 800855e:	f7f8 f98d 	bl	800087c <__aeabi_ddiv>
 8008562:	4682      	mov	sl, r0
 8008564:	468b      	mov	fp, r1
 8008566:	e028      	b.n	80085ba <_dtoa_r+0x3d2>
 8008568:	2502      	movs	r5, #2
 800856a:	e7f2      	b.n	8008552 <_dtoa_r+0x36a>
 800856c:	07f9      	lsls	r1, r7, #31
 800856e:	d508      	bpl.n	8008582 <_dtoa_r+0x39a>
 8008570:	4640      	mov	r0, r8
 8008572:	4649      	mov	r1, r9
 8008574:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008578:	f7f8 f856 	bl	8000628 <__aeabi_dmul>
 800857c:	3501      	adds	r5, #1
 800857e:	4680      	mov	r8, r0
 8008580:	4689      	mov	r9, r1
 8008582:	107f      	asrs	r7, r7, #1
 8008584:	3608      	adds	r6, #8
 8008586:	e7e5      	b.n	8008554 <_dtoa_r+0x36c>
 8008588:	f000 809b 	beq.w	80086c2 <_dtoa_r+0x4da>
 800858c:	9b00      	ldr	r3, [sp, #0]
 800858e:	4f9d      	ldr	r7, [pc, #628]	; (8008804 <_dtoa_r+0x61c>)
 8008590:	425e      	negs	r6, r3
 8008592:	4b9b      	ldr	r3, [pc, #620]	; (8008800 <_dtoa_r+0x618>)
 8008594:	f006 020f 	and.w	r2, r6, #15
 8008598:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800859c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085a0:	ec51 0b19 	vmov	r0, r1, d9
 80085a4:	f7f8 f840 	bl	8000628 <__aeabi_dmul>
 80085a8:	1136      	asrs	r6, r6, #4
 80085aa:	4682      	mov	sl, r0
 80085ac:	468b      	mov	fp, r1
 80085ae:	2300      	movs	r3, #0
 80085b0:	2502      	movs	r5, #2
 80085b2:	2e00      	cmp	r6, #0
 80085b4:	d17a      	bne.n	80086ac <_dtoa_r+0x4c4>
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	d1d3      	bne.n	8008562 <_dtoa_r+0x37a>
 80085ba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80085bc:	2b00      	cmp	r3, #0
 80085be:	f000 8082 	beq.w	80086c6 <_dtoa_r+0x4de>
 80085c2:	4b91      	ldr	r3, [pc, #580]	; (8008808 <_dtoa_r+0x620>)
 80085c4:	2200      	movs	r2, #0
 80085c6:	4650      	mov	r0, sl
 80085c8:	4659      	mov	r1, fp
 80085ca:	f7f8 fa9f 	bl	8000b0c <__aeabi_dcmplt>
 80085ce:	2800      	cmp	r0, #0
 80085d0:	d079      	beq.n	80086c6 <_dtoa_r+0x4de>
 80085d2:	9b03      	ldr	r3, [sp, #12]
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	d076      	beq.n	80086c6 <_dtoa_r+0x4de>
 80085d8:	9b02      	ldr	r3, [sp, #8]
 80085da:	2b00      	cmp	r3, #0
 80085dc:	dd36      	ble.n	800864c <_dtoa_r+0x464>
 80085de:	9b00      	ldr	r3, [sp, #0]
 80085e0:	4650      	mov	r0, sl
 80085e2:	4659      	mov	r1, fp
 80085e4:	1e5f      	subs	r7, r3, #1
 80085e6:	2200      	movs	r2, #0
 80085e8:	4b88      	ldr	r3, [pc, #544]	; (800880c <_dtoa_r+0x624>)
 80085ea:	f7f8 f81d 	bl	8000628 <__aeabi_dmul>
 80085ee:	9e02      	ldr	r6, [sp, #8]
 80085f0:	4682      	mov	sl, r0
 80085f2:	468b      	mov	fp, r1
 80085f4:	3501      	adds	r5, #1
 80085f6:	4628      	mov	r0, r5
 80085f8:	f7f7 ffac 	bl	8000554 <__aeabi_i2d>
 80085fc:	4652      	mov	r2, sl
 80085fe:	465b      	mov	r3, fp
 8008600:	f7f8 f812 	bl	8000628 <__aeabi_dmul>
 8008604:	4b82      	ldr	r3, [pc, #520]	; (8008810 <_dtoa_r+0x628>)
 8008606:	2200      	movs	r2, #0
 8008608:	f7f7 fe58 	bl	80002bc <__adddf3>
 800860c:	46d0      	mov	r8, sl
 800860e:	46d9      	mov	r9, fp
 8008610:	4682      	mov	sl, r0
 8008612:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8008616:	2e00      	cmp	r6, #0
 8008618:	d158      	bne.n	80086cc <_dtoa_r+0x4e4>
 800861a:	4b7e      	ldr	r3, [pc, #504]	; (8008814 <_dtoa_r+0x62c>)
 800861c:	2200      	movs	r2, #0
 800861e:	4640      	mov	r0, r8
 8008620:	4649      	mov	r1, r9
 8008622:	f7f7 fe49 	bl	80002b8 <__aeabi_dsub>
 8008626:	4652      	mov	r2, sl
 8008628:	465b      	mov	r3, fp
 800862a:	4680      	mov	r8, r0
 800862c:	4689      	mov	r9, r1
 800862e:	f7f8 fa8b 	bl	8000b48 <__aeabi_dcmpgt>
 8008632:	2800      	cmp	r0, #0
 8008634:	f040 8295 	bne.w	8008b62 <_dtoa_r+0x97a>
 8008638:	4652      	mov	r2, sl
 800863a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800863e:	4640      	mov	r0, r8
 8008640:	4649      	mov	r1, r9
 8008642:	f7f8 fa63 	bl	8000b0c <__aeabi_dcmplt>
 8008646:	2800      	cmp	r0, #0
 8008648:	f040 8289 	bne.w	8008b5e <_dtoa_r+0x976>
 800864c:	ec5b ab19 	vmov	sl, fp, d9
 8008650:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008652:	2b00      	cmp	r3, #0
 8008654:	f2c0 8148 	blt.w	80088e8 <_dtoa_r+0x700>
 8008658:	9a00      	ldr	r2, [sp, #0]
 800865a:	2a0e      	cmp	r2, #14
 800865c:	f300 8144 	bgt.w	80088e8 <_dtoa_r+0x700>
 8008660:	4b67      	ldr	r3, [pc, #412]	; (8008800 <_dtoa_r+0x618>)
 8008662:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008666:	e9d3 8900 	ldrd	r8, r9, [r3]
 800866a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800866c:	2b00      	cmp	r3, #0
 800866e:	f280 80d5 	bge.w	800881c <_dtoa_r+0x634>
 8008672:	9b03      	ldr	r3, [sp, #12]
 8008674:	2b00      	cmp	r3, #0
 8008676:	f300 80d1 	bgt.w	800881c <_dtoa_r+0x634>
 800867a:	f040 826f 	bne.w	8008b5c <_dtoa_r+0x974>
 800867e:	4b65      	ldr	r3, [pc, #404]	; (8008814 <_dtoa_r+0x62c>)
 8008680:	2200      	movs	r2, #0
 8008682:	4640      	mov	r0, r8
 8008684:	4649      	mov	r1, r9
 8008686:	f7f7 ffcf 	bl	8000628 <__aeabi_dmul>
 800868a:	4652      	mov	r2, sl
 800868c:	465b      	mov	r3, fp
 800868e:	f7f8 fa51 	bl	8000b34 <__aeabi_dcmpge>
 8008692:	9e03      	ldr	r6, [sp, #12]
 8008694:	4637      	mov	r7, r6
 8008696:	2800      	cmp	r0, #0
 8008698:	f040 8245 	bne.w	8008b26 <_dtoa_r+0x93e>
 800869c:	9d01      	ldr	r5, [sp, #4]
 800869e:	2331      	movs	r3, #49	; 0x31
 80086a0:	f805 3b01 	strb.w	r3, [r5], #1
 80086a4:	9b00      	ldr	r3, [sp, #0]
 80086a6:	3301      	adds	r3, #1
 80086a8:	9300      	str	r3, [sp, #0]
 80086aa:	e240      	b.n	8008b2e <_dtoa_r+0x946>
 80086ac:	07f2      	lsls	r2, r6, #31
 80086ae:	d505      	bpl.n	80086bc <_dtoa_r+0x4d4>
 80086b0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80086b4:	f7f7 ffb8 	bl	8000628 <__aeabi_dmul>
 80086b8:	3501      	adds	r5, #1
 80086ba:	2301      	movs	r3, #1
 80086bc:	1076      	asrs	r6, r6, #1
 80086be:	3708      	adds	r7, #8
 80086c0:	e777      	b.n	80085b2 <_dtoa_r+0x3ca>
 80086c2:	2502      	movs	r5, #2
 80086c4:	e779      	b.n	80085ba <_dtoa_r+0x3d2>
 80086c6:	9f00      	ldr	r7, [sp, #0]
 80086c8:	9e03      	ldr	r6, [sp, #12]
 80086ca:	e794      	b.n	80085f6 <_dtoa_r+0x40e>
 80086cc:	9901      	ldr	r1, [sp, #4]
 80086ce:	4b4c      	ldr	r3, [pc, #304]	; (8008800 <_dtoa_r+0x618>)
 80086d0:	4431      	add	r1, r6
 80086d2:	910d      	str	r1, [sp, #52]	; 0x34
 80086d4:	9908      	ldr	r1, [sp, #32]
 80086d6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80086da:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80086de:	2900      	cmp	r1, #0
 80086e0:	d043      	beq.n	800876a <_dtoa_r+0x582>
 80086e2:	494d      	ldr	r1, [pc, #308]	; (8008818 <_dtoa_r+0x630>)
 80086e4:	2000      	movs	r0, #0
 80086e6:	f7f8 f8c9 	bl	800087c <__aeabi_ddiv>
 80086ea:	4652      	mov	r2, sl
 80086ec:	465b      	mov	r3, fp
 80086ee:	f7f7 fde3 	bl	80002b8 <__aeabi_dsub>
 80086f2:	9d01      	ldr	r5, [sp, #4]
 80086f4:	4682      	mov	sl, r0
 80086f6:	468b      	mov	fp, r1
 80086f8:	4649      	mov	r1, r9
 80086fa:	4640      	mov	r0, r8
 80086fc:	f7f8 fa44 	bl	8000b88 <__aeabi_d2iz>
 8008700:	4606      	mov	r6, r0
 8008702:	f7f7 ff27 	bl	8000554 <__aeabi_i2d>
 8008706:	4602      	mov	r2, r0
 8008708:	460b      	mov	r3, r1
 800870a:	4640      	mov	r0, r8
 800870c:	4649      	mov	r1, r9
 800870e:	f7f7 fdd3 	bl	80002b8 <__aeabi_dsub>
 8008712:	3630      	adds	r6, #48	; 0x30
 8008714:	f805 6b01 	strb.w	r6, [r5], #1
 8008718:	4652      	mov	r2, sl
 800871a:	465b      	mov	r3, fp
 800871c:	4680      	mov	r8, r0
 800871e:	4689      	mov	r9, r1
 8008720:	f7f8 f9f4 	bl	8000b0c <__aeabi_dcmplt>
 8008724:	2800      	cmp	r0, #0
 8008726:	d163      	bne.n	80087f0 <_dtoa_r+0x608>
 8008728:	4642      	mov	r2, r8
 800872a:	464b      	mov	r3, r9
 800872c:	4936      	ldr	r1, [pc, #216]	; (8008808 <_dtoa_r+0x620>)
 800872e:	2000      	movs	r0, #0
 8008730:	f7f7 fdc2 	bl	80002b8 <__aeabi_dsub>
 8008734:	4652      	mov	r2, sl
 8008736:	465b      	mov	r3, fp
 8008738:	f7f8 f9e8 	bl	8000b0c <__aeabi_dcmplt>
 800873c:	2800      	cmp	r0, #0
 800873e:	f040 80b5 	bne.w	80088ac <_dtoa_r+0x6c4>
 8008742:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008744:	429d      	cmp	r5, r3
 8008746:	d081      	beq.n	800864c <_dtoa_r+0x464>
 8008748:	4b30      	ldr	r3, [pc, #192]	; (800880c <_dtoa_r+0x624>)
 800874a:	2200      	movs	r2, #0
 800874c:	4650      	mov	r0, sl
 800874e:	4659      	mov	r1, fp
 8008750:	f7f7 ff6a 	bl	8000628 <__aeabi_dmul>
 8008754:	4b2d      	ldr	r3, [pc, #180]	; (800880c <_dtoa_r+0x624>)
 8008756:	4682      	mov	sl, r0
 8008758:	468b      	mov	fp, r1
 800875a:	4640      	mov	r0, r8
 800875c:	4649      	mov	r1, r9
 800875e:	2200      	movs	r2, #0
 8008760:	f7f7 ff62 	bl	8000628 <__aeabi_dmul>
 8008764:	4680      	mov	r8, r0
 8008766:	4689      	mov	r9, r1
 8008768:	e7c6      	b.n	80086f8 <_dtoa_r+0x510>
 800876a:	4650      	mov	r0, sl
 800876c:	4659      	mov	r1, fp
 800876e:	f7f7 ff5b 	bl	8000628 <__aeabi_dmul>
 8008772:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008774:	9d01      	ldr	r5, [sp, #4]
 8008776:	930f      	str	r3, [sp, #60]	; 0x3c
 8008778:	4682      	mov	sl, r0
 800877a:	468b      	mov	fp, r1
 800877c:	4649      	mov	r1, r9
 800877e:	4640      	mov	r0, r8
 8008780:	f7f8 fa02 	bl	8000b88 <__aeabi_d2iz>
 8008784:	4606      	mov	r6, r0
 8008786:	f7f7 fee5 	bl	8000554 <__aeabi_i2d>
 800878a:	3630      	adds	r6, #48	; 0x30
 800878c:	4602      	mov	r2, r0
 800878e:	460b      	mov	r3, r1
 8008790:	4640      	mov	r0, r8
 8008792:	4649      	mov	r1, r9
 8008794:	f7f7 fd90 	bl	80002b8 <__aeabi_dsub>
 8008798:	f805 6b01 	strb.w	r6, [r5], #1
 800879c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800879e:	429d      	cmp	r5, r3
 80087a0:	4680      	mov	r8, r0
 80087a2:	4689      	mov	r9, r1
 80087a4:	f04f 0200 	mov.w	r2, #0
 80087a8:	d124      	bne.n	80087f4 <_dtoa_r+0x60c>
 80087aa:	4b1b      	ldr	r3, [pc, #108]	; (8008818 <_dtoa_r+0x630>)
 80087ac:	4650      	mov	r0, sl
 80087ae:	4659      	mov	r1, fp
 80087b0:	f7f7 fd84 	bl	80002bc <__adddf3>
 80087b4:	4602      	mov	r2, r0
 80087b6:	460b      	mov	r3, r1
 80087b8:	4640      	mov	r0, r8
 80087ba:	4649      	mov	r1, r9
 80087bc:	f7f8 f9c4 	bl	8000b48 <__aeabi_dcmpgt>
 80087c0:	2800      	cmp	r0, #0
 80087c2:	d173      	bne.n	80088ac <_dtoa_r+0x6c4>
 80087c4:	4652      	mov	r2, sl
 80087c6:	465b      	mov	r3, fp
 80087c8:	4913      	ldr	r1, [pc, #76]	; (8008818 <_dtoa_r+0x630>)
 80087ca:	2000      	movs	r0, #0
 80087cc:	f7f7 fd74 	bl	80002b8 <__aeabi_dsub>
 80087d0:	4602      	mov	r2, r0
 80087d2:	460b      	mov	r3, r1
 80087d4:	4640      	mov	r0, r8
 80087d6:	4649      	mov	r1, r9
 80087d8:	f7f8 f998 	bl	8000b0c <__aeabi_dcmplt>
 80087dc:	2800      	cmp	r0, #0
 80087de:	f43f af35 	beq.w	800864c <_dtoa_r+0x464>
 80087e2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80087e4:	1e6b      	subs	r3, r5, #1
 80087e6:	930f      	str	r3, [sp, #60]	; 0x3c
 80087e8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80087ec:	2b30      	cmp	r3, #48	; 0x30
 80087ee:	d0f8      	beq.n	80087e2 <_dtoa_r+0x5fa>
 80087f0:	9700      	str	r7, [sp, #0]
 80087f2:	e049      	b.n	8008888 <_dtoa_r+0x6a0>
 80087f4:	4b05      	ldr	r3, [pc, #20]	; (800880c <_dtoa_r+0x624>)
 80087f6:	f7f7 ff17 	bl	8000628 <__aeabi_dmul>
 80087fa:	4680      	mov	r8, r0
 80087fc:	4689      	mov	r9, r1
 80087fe:	e7bd      	b.n	800877c <_dtoa_r+0x594>
 8008800:	0800d3c8 	.word	0x0800d3c8
 8008804:	0800d3a0 	.word	0x0800d3a0
 8008808:	3ff00000 	.word	0x3ff00000
 800880c:	40240000 	.word	0x40240000
 8008810:	401c0000 	.word	0x401c0000
 8008814:	40140000 	.word	0x40140000
 8008818:	3fe00000 	.word	0x3fe00000
 800881c:	9d01      	ldr	r5, [sp, #4]
 800881e:	4656      	mov	r6, sl
 8008820:	465f      	mov	r7, fp
 8008822:	4642      	mov	r2, r8
 8008824:	464b      	mov	r3, r9
 8008826:	4630      	mov	r0, r6
 8008828:	4639      	mov	r1, r7
 800882a:	f7f8 f827 	bl	800087c <__aeabi_ddiv>
 800882e:	f7f8 f9ab 	bl	8000b88 <__aeabi_d2iz>
 8008832:	4682      	mov	sl, r0
 8008834:	f7f7 fe8e 	bl	8000554 <__aeabi_i2d>
 8008838:	4642      	mov	r2, r8
 800883a:	464b      	mov	r3, r9
 800883c:	f7f7 fef4 	bl	8000628 <__aeabi_dmul>
 8008840:	4602      	mov	r2, r0
 8008842:	460b      	mov	r3, r1
 8008844:	4630      	mov	r0, r6
 8008846:	4639      	mov	r1, r7
 8008848:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800884c:	f7f7 fd34 	bl	80002b8 <__aeabi_dsub>
 8008850:	f805 6b01 	strb.w	r6, [r5], #1
 8008854:	9e01      	ldr	r6, [sp, #4]
 8008856:	9f03      	ldr	r7, [sp, #12]
 8008858:	1bae      	subs	r6, r5, r6
 800885a:	42b7      	cmp	r7, r6
 800885c:	4602      	mov	r2, r0
 800885e:	460b      	mov	r3, r1
 8008860:	d135      	bne.n	80088ce <_dtoa_r+0x6e6>
 8008862:	f7f7 fd2b 	bl	80002bc <__adddf3>
 8008866:	4642      	mov	r2, r8
 8008868:	464b      	mov	r3, r9
 800886a:	4606      	mov	r6, r0
 800886c:	460f      	mov	r7, r1
 800886e:	f7f8 f96b 	bl	8000b48 <__aeabi_dcmpgt>
 8008872:	b9d0      	cbnz	r0, 80088aa <_dtoa_r+0x6c2>
 8008874:	4642      	mov	r2, r8
 8008876:	464b      	mov	r3, r9
 8008878:	4630      	mov	r0, r6
 800887a:	4639      	mov	r1, r7
 800887c:	f7f8 f93c 	bl	8000af8 <__aeabi_dcmpeq>
 8008880:	b110      	cbz	r0, 8008888 <_dtoa_r+0x6a0>
 8008882:	f01a 0f01 	tst.w	sl, #1
 8008886:	d110      	bne.n	80088aa <_dtoa_r+0x6c2>
 8008888:	4620      	mov	r0, r4
 800888a:	ee18 1a10 	vmov	r1, s16
 800888e:	f000 fb09 	bl	8008ea4 <_Bfree>
 8008892:	2300      	movs	r3, #0
 8008894:	9800      	ldr	r0, [sp, #0]
 8008896:	702b      	strb	r3, [r5, #0]
 8008898:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800889a:	3001      	adds	r0, #1
 800889c:	6018      	str	r0, [r3, #0]
 800889e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80088a0:	2b00      	cmp	r3, #0
 80088a2:	f43f acf1 	beq.w	8008288 <_dtoa_r+0xa0>
 80088a6:	601d      	str	r5, [r3, #0]
 80088a8:	e4ee      	b.n	8008288 <_dtoa_r+0xa0>
 80088aa:	9f00      	ldr	r7, [sp, #0]
 80088ac:	462b      	mov	r3, r5
 80088ae:	461d      	mov	r5, r3
 80088b0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80088b4:	2a39      	cmp	r2, #57	; 0x39
 80088b6:	d106      	bne.n	80088c6 <_dtoa_r+0x6de>
 80088b8:	9a01      	ldr	r2, [sp, #4]
 80088ba:	429a      	cmp	r2, r3
 80088bc:	d1f7      	bne.n	80088ae <_dtoa_r+0x6c6>
 80088be:	9901      	ldr	r1, [sp, #4]
 80088c0:	2230      	movs	r2, #48	; 0x30
 80088c2:	3701      	adds	r7, #1
 80088c4:	700a      	strb	r2, [r1, #0]
 80088c6:	781a      	ldrb	r2, [r3, #0]
 80088c8:	3201      	adds	r2, #1
 80088ca:	701a      	strb	r2, [r3, #0]
 80088cc:	e790      	b.n	80087f0 <_dtoa_r+0x608>
 80088ce:	4ba6      	ldr	r3, [pc, #664]	; (8008b68 <_dtoa_r+0x980>)
 80088d0:	2200      	movs	r2, #0
 80088d2:	f7f7 fea9 	bl	8000628 <__aeabi_dmul>
 80088d6:	2200      	movs	r2, #0
 80088d8:	2300      	movs	r3, #0
 80088da:	4606      	mov	r6, r0
 80088dc:	460f      	mov	r7, r1
 80088de:	f7f8 f90b 	bl	8000af8 <__aeabi_dcmpeq>
 80088e2:	2800      	cmp	r0, #0
 80088e4:	d09d      	beq.n	8008822 <_dtoa_r+0x63a>
 80088e6:	e7cf      	b.n	8008888 <_dtoa_r+0x6a0>
 80088e8:	9a08      	ldr	r2, [sp, #32]
 80088ea:	2a00      	cmp	r2, #0
 80088ec:	f000 80d7 	beq.w	8008a9e <_dtoa_r+0x8b6>
 80088f0:	9a06      	ldr	r2, [sp, #24]
 80088f2:	2a01      	cmp	r2, #1
 80088f4:	f300 80ba 	bgt.w	8008a6c <_dtoa_r+0x884>
 80088f8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80088fa:	2a00      	cmp	r2, #0
 80088fc:	f000 80b2 	beq.w	8008a64 <_dtoa_r+0x87c>
 8008900:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008904:	9e07      	ldr	r6, [sp, #28]
 8008906:	9d04      	ldr	r5, [sp, #16]
 8008908:	9a04      	ldr	r2, [sp, #16]
 800890a:	441a      	add	r2, r3
 800890c:	9204      	str	r2, [sp, #16]
 800890e:	9a05      	ldr	r2, [sp, #20]
 8008910:	2101      	movs	r1, #1
 8008912:	441a      	add	r2, r3
 8008914:	4620      	mov	r0, r4
 8008916:	9205      	str	r2, [sp, #20]
 8008918:	f000 fb7c 	bl	8009014 <__i2b>
 800891c:	4607      	mov	r7, r0
 800891e:	2d00      	cmp	r5, #0
 8008920:	dd0c      	ble.n	800893c <_dtoa_r+0x754>
 8008922:	9b05      	ldr	r3, [sp, #20]
 8008924:	2b00      	cmp	r3, #0
 8008926:	dd09      	ble.n	800893c <_dtoa_r+0x754>
 8008928:	42ab      	cmp	r3, r5
 800892a:	9a04      	ldr	r2, [sp, #16]
 800892c:	bfa8      	it	ge
 800892e:	462b      	movge	r3, r5
 8008930:	1ad2      	subs	r2, r2, r3
 8008932:	9204      	str	r2, [sp, #16]
 8008934:	9a05      	ldr	r2, [sp, #20]
 8008936:	1aed      	subs	r5, r5, r3
 8008938:	1ad3      	subs	r3, r2, r3
 800893a:	9305      	str	r3, [sp, #20]
 800893c:	9b07      	ldr	r3, [sp, #28]
 800893e:	b31b      	cbz	r3, 8008988 <_dtoa_r+0x7a0>
 8008940:	9b08      	ldr	r3, [sp, #32]
 8008942:	2b00      	cmp	r3, #0
 8008944:	f000 80af 	beq.w	8008aa6 <_dtoa_r+0x8be>
 8008948:	2e00      	cmp	r6, #0
 800894a:	dd13      	ble.n	8008974 <_dtoa_r+0x78c>
 800894c:	4639      	mov	r1, r7
 800894e:	4632      	mov	r2, r6
 8008950:	4620      	mov	r0, r4
 8008952:	f000 fc1f 	bl	8009194 <__pow5mult>
 8008956:	ee18 2a10 	vmov	r2, s16
 800895a:	4601      	mov	r1, r0
 800895c:	4607      	mov	r7, r0
 800895e:	4620      	mov	r0, r4
 8008960:	f000 fb6e 	bl	8009040 <__multiply>
 8008964:	ee18 1a10 	vmov	r1, s16
 8008968:	4680      	mov	r8, r0
 800896a:	4620      	mov	r0, r4
 800896c:	f000 fa9a 	bl	8008ea4 <_Bfree>
 8008970:	ee08 8a10 	vmov	s16, r8
 8008974:	9b07      	ldr	r3, [sp, #28]
 8008976:	1b9a      	subs	r2, r3, r6
 8008978:	d006      	beq.n	8008988 <_dtoa_r+0x7a0>
 800897a:	ee18 1a10 	vmov	r1, s16
 800897e:	4620      	mov	r0, r4
 8008980:	f000 fc08 	bl	8009194 <__pow5mult>
 8008984:	ee08 0a10 	vmov	s16, r0
 8008988:	2101      	movs	r1, #1
 800898a:	4620      	mov	r0, r4
 800898c:	f000 fb42 	bl	8009014 <__i2b>
 8008990:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008992:	2b00      	cmp	r3, #0
 8008994:	4606      	mov	r6, r0
 8008996:	f340 8088 	ble.w	8008aaa <_dtoa_r+0x8c2>
 800899a:	461a      	mov	r2, r3
 800899c:	4601      	mov	r1, r0
 800899e:	4620      	mov	r0, r4
 80089a0:	f000 fbf8 	bl	8009194 <__pow5mult>
 80089a4:	9b06      	ldr	r3, [sp, #24]
 80089a6:	2b01      	cmp	r3, #1
 80089a8:	4606      	mov	r6, r0
 80089aa:	f340 8081 	ble.w	8008ab0 <_dtoa_r+0x8c8>
 80089ae:	f04f 0800 	mov.w	r8, #0
 80089b2:	6933      	ldr	r3, [r6, #16]
 80089b4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80089b8:	6918      	ldr	r0, [r3, #16]
 80089ba:	f000 fadb 	bl	8008f74 <__hi0bits>
 80089be:	f1c0 0020 	rsb	r0, r0, #32
 80089c2:	9b05      	ldr	r3, [sp, #20]
 80089c4:	4418      	add	r0, r3
 80089c6:	f010 001f 	ands.w	r0, r0, #31
 80089ca:	f000 8092 	beq.w	8008af2 <_dtoa_r+0x90a>
 80089ce:	f1c0 0320 	rsb	r3, r0, #32
 80089d2:	2b04      	cmp	r3, #4
 80089d4:	f340 808a 	ble.w	8008aec <_dtoa_r+0x904>
 80089d8:	f1c0 001c 	rsb	r0, r0, #28
 80089dc:	9b04      	ldr	r3, [sp, #16]
 80089de:	4403      	add	r3, r0
 80089e0:	9304      	str	r3, [sp, #16]
 80089e2:	9b05      	ldr	r3, [sp, #20]
 80089e4:	4403      	add	r3, r0
 80089e6:	4405      	add	r5, r0
 80089e8:	9305      	str	r3, [sp, #20]
 80089ea:	9b04      	ldr	r3, [sp, #16]
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	dd07      	ble.n	8008a00 <_dtoa_r+0x818>
 80089f0:	ee18 1a10 	vmov	r1, s16
 80089f4:	461a      	mov	r2, r3
 80089f6:	4620      	mov	r0, r4
 80089f8:	f000 fc26 	bl	8009248 <__lshift>
 80089fc:	ee08 0a10 	vmov	s16, r0
 8008a00:	9b05      	ldr	r3, [sp, #20]
 8008a02:	2b00      	cmp	r3, #0
 8008a04:	dd05      	ble.n	8008a12 <_dtoa_r+0x82a>
 8008a06:	4631      	mov	r1, r6
 8008a08:	461a      	mov	r2, r3
 8008a0a:	4620      	mov	r0, r4
 8008a0c:	f000 fc1c 	bl	8009248 <__lshift>
 8008a10:	4606      	mov	r6, r0
 8008a12:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	d06e      	beq.n	8008af6 <_dtoa_r+0x90e>
 8008a18:	ee18 0a10 	vmov	r0, s16
 8008a1c:	4631      	mov	r1, r6
 8008a1e:	f000 fc83 	bl	8009328 <__mcmp>
 8008a22:	2800      	cmp	r0, #0
 8008a24:	da67      	bge.n	8008af6 <_dtoa_r+0x90e>
 8008a26:	9b00      	ldr	r3, [sp, #0]
 8008a28:	3b01      	subs	r3, #1
 8008a2a:	ee18 1a10 	vmov	r1, s16
 8008a2e:	9300      	str	r3, [sp, #0]
 8008a30:	220a      	movs	r2, #10
 8008a32:	2300      	movs	r3, #0
 8008a34:	4620      	mov	r0, r4
 8008a36:	f000 fa57 	bl	8008ee8 <__multadd>
 8008a3a:	9b08      	ldr	r3, [sp, #32]
 8008a3c:	ee08 0a10 	vmov	s16, r0
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	f000 81b1 	beq.w	8008da8 <_dtoa_r+0xbc0>
 8008a46:	2300      	movs	r3, #0
 8008a48:	4639      	mov	r1, r7
 8008a4a:	220a      	movs	r2, #10
 8008a4c:	4620      	mov	r0, r4
 8008a4e:	f000 fa4b 	bl	8008ee8 <__multadd>
 8008a52:	9b02      	ldr	r3, [sp, #8]
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	4607      	mov	r7, r0
 8008a58:	f300 808e 	bgt.w	8008b78 <_dtoa_r+0x990>
 8008a5c:	9b06      	ldr	r3, [sp, #24]
 8008a5e:	2b02      	cmp	r3, #2
 8008a60:	dc51      	bgt.n	8008b06 <_dtoa_r+0x91e>
 8008a62:	e089      	b.n	8008b78 <_dtoa_r+0x990>
 8008a64:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008a66:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008a6a:	e74b      	b.n	8008904 <_dtoa_r+0x71c>
 8008a6c:	9b03      	ldr	r3, [sp, #12]
 8008a6e:	1e5e      	subs	r6, r3, #1
 8008a70:	9b07      	ldr	r3, [sp, #28]
 8008a72:	42b3      	cmp	r3, r6
 8008a74:	bfbf      	itttt	lt
 8008a76:	9b07      	ldrlt	r3, [sp, #28]
 8008a78:	9607      	strlt	r6, [sp, #28]
 8008a7a:	1af2      	sublt	r2, r6, r3
 8008a7c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8008a7e:	bfb6      	itet	lt
 8008a80:	189b      	addlt	r3, r3, r2
 8008a82:	1b9e      	subge	r6, r3, r6
 8008a84:	930a      	strlt	r3, [sp, #40]	; 0x28
 8008a86:	9b03      	ldr	r3, [sp, #12]
 8008a88:	bfb8      	it	lt
 8008a8a:	2600      	movlt	r6, #0
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	bfb7      	itett	lt
 8008a90:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8008a94:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8008a98:	1a9d      	sublt	r5, r3, r2
 8008a9a:	2300      	movlt	r3, #0
 8008a9c:	e734      	b.n	8008908 <_dtoa_r+0x720>
 8008a9e:	9e07      	ldr	r6, [sp, #28]
 8008aa0:	9d04      	ldr	r5, [sp, #16]
 8008aa2:	9f08      	ldr	r7, [sp, #32]
 8008aa4:	e73b      	b.n	800891e <_dtoa_r+0x736>
 8008aa6:	9a07      	ldr	r2, [sp, #28]
 8008aa8:	e767      	b.n	800897a <_dtoa_r+0x792>
 8008aaa:	9b06      	ldr	r3, [sp, #24]
 8008aac:	2b01      	cmp	r3, #1
 8008aae:	dc18      	bgt.n	8008ae2 <_dtoa_r+0x8fa>
 8008ab0:	f1ba 0f00 	cmp.w	sl, #0
 8008ab4:	d115      	bne.n	8008ae2 <_dtoa_r+0x8fa>
 8008ab6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008aba:	b993      	cbnz	r3, 8008ae2 <_dtoa_r+0x8fa>
 8008abc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008ac0:	0d1b      	lsrs	r3, r3, #20
 8008ac2:	051b      	lsls	r3, r3, #20
 8008ac4:	b183      	cbz	r3, 8008ae8 <_dtoa_r+0x900>
 8008ac6:	9b04      	ldr	r3, [sp, #16]
 8008ac8:	3301      	adds	r3, #1
 8008aca:	9304      	str	r3, [sp, #16]
 8008acc:	9b05      	ldr	r3, [sp, #20]
 8008ace:	3301      	adds	r3, #1
 8008ad0:	9305      	str	r3, [sp, #20]
 8008ad2:	f04f 0801 	mov.w	r8, #1
 8008ad6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	f47f af6a 	bne.w	80089b2 <_dtoa_r+0x7ca>
 8008ade:	2001      	movs	r0, #1
 8008ae0:	e76f      	b.n	80089c2 <_dtoa_r+0x7da>
 8008ae2:	f04f 0800 	mov.w	r8, #0
 8008ae6:	e7f6      	b.n	8008ad6 <_dtoa_r+0x8ee>
 8008ae8:	4698      	mov	r8, r3
 8008aea:	e7f4      	b.n	8008ad6 <_dtoa_r+0x8ee>
 8008aec:	f43f af7d 	beq.w	80089ea <_dtoa_r+0x802>
 8008af0:	4618      	mov	r0, r3
 8008af2:	301c      	adds	r0, #28
 8008af4:	e772      	b.n	80089dc <_dtoa_r+0x7f4>
 8008af6:	9b03      	ldr	r3, [sp, #12]
 8008af8:	2b00      	cmp	r3, #0
 8008afa:	dc37      	bgt.n	8008b6c <_dtoa_r+0x984>
 8008afc:	9b06      	ldr	r3, [sp, #24]
 8008afe:	2b02      	cmp	r3, #2
 8008b00:	dd34      	ble.n	8008b6c <_dtoa_r+0x984>
 8008b02:	9b03      	ldr	r3, [sp, #12]
 8008b04:	9302      	str	r3, [sp, #8]
 8008b06:	9b02      	ldr	r3, [sp, #8]
 8008b08:	b96b      	cbnz	r3, 8008b26 <_dtoa_r+0x93e>
 8008b0a:	4631      	mov	r1, r6
 8008b0c:	2205      	movs	r2, #5
 8008b0e:	4620      	mov	r0, r4
 8008b10:	f000 f9ea 	bl	8008ee8 <__multadd>
 8008b14:	4601      	mov	r1, r0
 8008b16:	4606      	mov	r6, r0
 8008b18:	ee18 0a10 	vmov	r0, s16
 8008b1c:	f000 fc04 	bl	8009328 <__mcmp>
 8008b20:	2800      	cmp	r0, #0
 8008b22:	f73f adbb 	bgt.w	800869c <_dtoa_r+0x4b4>
 8008b26:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b28:	9d01      	ldr	r5, [sp, #4]
 8008b2a:	43db      	mvns	r3, r3
 8008b2c:	9300      	str	r3, [sp, #0]
 8008b2e:	f04f 0800 	mov.w	r8, #0
 8008b32:	4631      	mov	r1, r6
 8008b34:	4620      	mov	r0, r4
 8008b36:	f000 f9b5 	bl	8008ea4 <_Bfree>
 8008b3a:	2f00      	cmp	r7, #0
 8008b3c:	f43f aea4 	beq.w	8008888 <_dtoa_r+0x6a0>
 8008b40:	f1b8 0f00 	cmp.w	r8, #0
 8008b44:	d005      	beq.n	8008b52 <_dtoa_r+0x96a>
 8008b46:	45b8      	cmp	r8, r7
 8008b48:	d003      	beq.n	8008b52 <_dtoa_r+0x96a>
 8008b4a:	4641      	mov	r1, r8
 8008b4c:	4620      	mov	r0, r4
 8008b4e:	f000 f9a9 	bl	8008ea4 <_Bfree>
 8008b52:	4639      	mov	r1, r7
 8008b54:	4620      	mov	r0, r4
 8008b56:	f000 f9a5 	bl	8008ea4 <_Bfree>
 8008b5a:	e695      	b.n	8008888 <_dtoa_r+0x6a0>
 8008b5c:	2600      	movs	r6, #0
 8008b5e:	4637      	mov	r7, r6
 8008b60:	e7e1      	b.n	8008b26 <_dtoa_r+0x93e>
 8008b62:	9700      	str	r7, [sp, #0]
 8008b64:	4637      	mov	r7, r6
 8008b66:	e599      	b.n	800869c <_dtoa_r+0x4b4>
 8008b68:	40240000 	.word	0x40240000
 8008b6c:	9b08      	ldr	r3, [sp, #32]
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	f000 80ca 	beq.w	8008d08 <_dtoa_r+0xb20>
 8008b74:	9b03      	ldr	r3, [sp, #12]
 8008b76:	9302      	str	r3, [sp, #8]
 8008b78:	2d00      	cmp	r5, #0
 8008b7a:	dd05      	ble.n	8008b88 <_dtoa_r+0x9a0>
 8008b7c:	4639      	mov	r1, r7
 8008b7e:	462a      	mov	r2, r5
 8008b80:	4620      	mov	r0, r4
 8008b82:	f000 fb61 	bl	8009248 <__lshift>
 8008b86:	4607      	mov	r7, r0
 8008b88:	f1b8 0f00 	cmp.w	r8, #0
 8008b8c:	d05b      	beq.n	8008c46 <_dtoa_r+0xa5e>
 8008b8e:	6879      	ldr	r1, [r7, #4]
 8008b90:	4620      	mov	r0, r4
 8008b92:	f000 f947 	bl	8008e24 <_Balloc>
 8008b96:	4605      	mov	r5, r0
 8008b98:	b928      	cbnz	r0, 8008ba6 <_dtoa_r+0x9be>
 8008b9a:	4b87      	ldr	r3, [pc, #540]	; (8008db8 <_dtoa_r+0xbd0>)
 8008b9c:	4602      	mov	r2, r0
 8008b9e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8008ba2:	f7ff bb3b 	b.w	800821c <_dtoa_r+0x34>
 8008ba6:	693a      	ldr	r2, [r7, #16]
 8008ba8:	3202      	adds	r2, #2
 8008baa:	0092      	lsls	r2, r2, #2
 8008bac:	f107 010c 	add.w	r1, r7, #12
 8008bb0:	300c      	adds	r0, #12
 8008bb2:	f000 f91d 	bl	8008df0 <memcpy>
 8008bb6:	2201      	movs	r2, #1
 8008bb8:	4629      	mov	r1, r5
 8008bba:	4620      	mov	r0, r4
 8008bbc:	f000 fb44 	bl	8009248 <__lshift>
 8008bc0:	9b01      	ldr	r3, [sp, #4]
 8008bc2:	f103 0901 	add.w	r9, r3, #1
 8008bc6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8008bca:	4413      	add	r3, r2
 8008bcc:	9305      	str	r3, [sp, #20]
 8008bce:	f00a 0301 	and.w	r3, sl, #1
 8008bd2:	46b8      	mov	r8, r7
 8008bd4:	9304      	str	r3, [sp, #16]
 8008bd6:	4607      	mov	r7, r0
 8008bd8:	4631      	mov	r1, r6
 8008bda:	ee18 0a10 	vmov	r0, s16
 8008bde:	f7ff fa77 	bl	80080d0 <quorem>
 8008be2:	4641      	mov	r1, r8
 8008be4:	9002      	str	r0, [sp, #8]
 8008be6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8008bea:	ee18 0a10 	vmov	r0, s16
 8008bee:	f000 fb9b 	bl	8009328 <__mcmp>
 8008bf2:	463a      	mov	r2, r7
 8008bf4:	9003      	str	r0, [sp, #12]
 8008bf6:	4631      	mov	r1, r6
 8008bf8:	4620      	mov	r0, r4
 8008bfa:	f000 fbb1 	bl	8009360 <__mdiff>
 8008bfe:	68c2      	ldr	r2, [r0, #12]
 8008c00:	f109 3bff 	add.w	fp, r9, #4294967295
 8008c04:	4605      	mov	r5, r0
 8008c06:	bb02      	cbnz	r2, 8008c4a <_dtoa_r+0xa62>
 8008c08:	4601      	mov	r1, r0
 8008c0a:	ee18 0a10 	vmov	r0, s16
 8008c0e:	f000 fb8b 	bl	8009328 <__mcmp>
 8008c12:	4602      	mov	r2, r0
 8008c14:	4629      	mov	r1, r5
 8008c16:	4620      	mov	r0, r4
 8008c18:	9207      	str	r2, [sp, #28]
 8008c1a:	f000 f943 	bl	8008ea4 <_Bfree>
 8008c1e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8008c22:	ea43 0102 	orr.w	r1, r3, r2
 8008c26:	9b04      	ldr	r3, [sp, #16]
 8008c28:	430b      	orrs	r3, r1
 8008c2a:	464d      	mov	r5, r9
 8008c2c:	d10f      	bne.n	8008c4e <_dtoa_r+0xa66>
 8008c2e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008c32:	d02a      	beq.n	8008c8a <_dtoa_r+0xaa2>
 8008c34:	9b03      	ldr	r3, [sp, #12]
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	dd02      	ble.n	8008c40 <_dtoa_r+0xa58>
 8008c3a:	9b02      	ldr	r3, [sp, #8]
 8008c3c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8008c40:	f88b a000 	strb.w	sl, [fp]
 8008c44:	e775      	b.n	8008b32 <_dtoa_r+0x94a>
 8008c46:	4638      	mov	r0, r7
 8008c48:	e7ba      	b.n	8008bc0 <_dtoa_r+0x9d8>
 8008c4a:	2201      	movs	r2, #1
 8008c4c:	e7e2      	b.n	8008c14 <_dtoa_r+0xa2c>
 8008c4e:	9b03      	ldr	r3, [sp, #12]
 8008c50:	2b00      	cmp	r3, #0
 8008c52:	db04      	blt.n	8008c5e <_dtoa_r+0xa76>
 8008c54:	9906      	ldr	r1, [sp, #24]
 8008c56:	430b      	orrs	r3, r1
 8008c58:	9904      	ldr	r1, [sp, #16]
 8008c5a:	430b      	orrs	r3, r1
 8008c5c:	d122      	bne.n	8008ca4 <_dtoa_r+0xabc>
 8008c5e:	2a00      	cmp	r2, #0
 8008c60:	ddee      	ble.n	8008c40 <_dtoa_r+0xa58>
 8008c62:	ee18 1a10 	vmov	r1, s16
 8008c66:	2201      	movs	r2, #1
 8008c68:	4620      	mov	r0, r4
 8008c6a:	f000 faed 	bl	8009248 <__lshift>
 8008c6e:	4631      	mov	r1, r6
 8008c70:	ee08 0a10 	vmov	s16, r0
 8008c74:	f000 fb58 	bl	8009328 <__mcmp>
 8008c78:	2800      	cmp	r0, #0
 8008c7a:	dc03      	bgt.n	8008c84 <_dtoa_r+0xa9c>
 8008c7c:	d1e0      	bne.n	8008c40 <_dtoa_r+0xa58>
 8008c7e:	f01a 0f01 	tst.w	sl, #1
 8008c82:	d0dd      	beq.n	8008c40 <_dtoa_r+0xa58>
 8008c84:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008c88:	d1d7      	bne.n	8008c3a <_dtoa_r+0xa52>
 8008c8a:	2339      	movs	r3, #57	; 0x39
 8008c8c:	f88b 3000 	strb.w	r3, [fp]
 8008c90:	462b      	mov	r3, r5
 8008c92:	461d      	mov	r5, r3
 8008c94:	3b01      	subs	r3, #1
 8008c96:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008c9a:	2a39      	cmp	r2, #57	; 0x39
 8008c9c:	d071      	beq.n	8008d82 <_dtoa_r+0xb9a>
 8008c9e:	3201      	adds	r2, #1
 8008ca0:	701a      	strb	r2, [r3, #0]
 8008ca2:	e746      	b.n	8008b32 <_dtoa_r+0x94a>
 8008ca4:	2a00      	cmp	r2, #0
 8008ca6:	dd07      	ble.n	8008cb8 <_dtoa_r+0xad0>
 8008ca8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008cac:	d0ed      	beq.n	8008c8a <_dtoa_r+0xaa2>
 8008cae:	f10a 0301 	add.w	r3, sl, #1
 8008cb2:	f88b 3000 	strb.w	r3, [fp]
 8008cb6:	e73c      	b.n	8008b32 <_dtoa_r+0x94a>
 8008cb8:	9b05      	ldr	r3, [sp, #20]
 8008cba:	f809 ac01 	strb.w	sl, [r9, #-1]
 8008cbe:	4599      	cmp	r9, r3
 8008cc0:	d047      	beq.n	8008d52 <_dtoa_r+0xb6a>
 8008cc2:	ee18 1a10 	vmov	r1, s16
 8008cc6:	2300      	movs	r3, #0
 8008cc8:	220a      	movs	r2, #10
 8008cca:	4620      	mov	r0, r4
 8008ccc:	f000 f90c 	bl	8008ee8 <__multadd>
 8008cd0:	45b8      	cmp	r8, r7
 8008cd2:	ee08 0a10 	vmov	s16, r0
 8008cd6:	f04f 0300 	mov.w	r3, #0
 8008cda:	f04f 020a 	mov.w	r2, #10
 8008cde:	4641      	mov	r1, r8
 8008ce0:	4620      	mov	r0, r4
 8008ce2:	d106      	bne.n	8008cf2 <_dtoa_r+0xb0a>
 8008ce4:	f000 f900 	bl	8008ee8 <__multadd>
 8008ce8:	4680      	mov	r8, r0
 8008cea:	4607      	mov	r7, r0
 8008cec:	f109 0901 	add.w	r9, r9, #1
 8008cf0:	e772      	b.n	8008bd8 <_dtoa_r+0x9f0>
 8008cf2:	f000 f8f9 	bl	8008ee8 <__multadd>
 8008cf6:	4639      	mov	r1, r7
 8008cf8:	4680      	mov	r8, r0
 8008cfa:	2300      	movs	r3, #0
 8008cfc:	220a      	movs	r2, #10
 8008cfe:	4620      	mov	r0, r4
 8008d00:	f000 f8f2 	bl	8008ee8 <__multadd>
 8008d04:	4607      	mov	r7, r0
 8008d06:	e7f1      	b.n	8008cec <_dtoa_r+0xb04>
 8008d08:	9b03      	ldr	r3, [sp, #12]
 8008d0a:	9302      	str	r3, [sp, #8]
 8008d0c:	9d01      	ldr	r5, [sp, #4]
 8008d0e:	ee18 0a10 	vmov	r0, s16
 8008d12:	4631      	mov	r1, r6
 8008d14:	f7ff f9dc 	bl	80080d0 <quorem>
 8008d18:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8008d1c:	9b01      	ldr	r3, [sp, #4]
 8008d1e:	f805 ab01 	strb.w	sl, [r5], #1
 8008d22:	1aea      	subs	r2, r5, r3
 8008d24:	9b02      	ldr	r3, [sp, #8]
 8008d26:	4293      	cmp	r3, r2
 8008d28:	dd09      	ble.n	8008d3e <_dtoa_r+0xb56>
 8008d2a:	ee18 1a10 	vmov	r1, s16
 8008d2e:	2300      	movs	r3, #0
 8008d30:	220a      	movs	r2, #10
 8008d32:	4620      	mov	r0, r4
 8008d34:	f000 f8d8 	bl	8008ee8 <__multadd>
 8008d38:	ee08 0a10 	vmov	s16, r0
 8008d3c:	e7e7      	b.n	8008d0e <_dtoa_r+0xb26>
 8008d3e:	9b02      	ldr	r3, [sp, #8]
 8008d40:	2b00      	cmp	r3, #0
 8008d42:	bfc8      	it	gt
 8008d44:	461d      	movgt	r5, r3
 8008d46:	9b01      	ldr	r3, [sp, #4]
 8008d48:	bfd8      	it	le
 8008d4a:	2501      	movle	r5, #1
 8008d4c:	441d      	add	r5, r3
 8008d4e:	f04f 0800 	mov.w	r8, #0
 8008d52:	ee18 1a10 	vmov	r1, s16
 8008d56:	2201      	movs	r2, #1
 8008d58:	4620      	mov	r0, r4
 8008d5a:	f000 fa75 	bl	8009248 <__lshift>
 8008d5e:	4631      	mov	r1, r6
 8008d60:	ee08 0a10 	vmov	s16, r0
 8008d64:	f000 fae0 	bl	8009328 <__mcmp>
 8008d68:	2800      	cmp	r0, #0
 8008d6a:	dc91      	bgt.n	8008c90 <_dtoa_r+0xaa8>
 8008d6c:	d102      	bne.n	8008d74 <_dtoa_r+0xb8c>
 8008d6e:	f01a 0f01 	tst.w	sl, #1
 8008d72:	d18d      	bne.n	8008c90 <_dtoa_r+0xaa8>
 8008d74:	462b      	mov	r3, r5
 8008d76:	461d      	mov	r5, r3
 8008d78:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008d7c:	2a30      	cmp	r2, #48	; 0x30
 8008d7e:	d0fa      	beq.n	8008d76 <_dtoa_r+0xb8e>
 8008d80:	e6d7      	b.n	8008b32 <_dtoa_r+0x94a>
 8008d82:	9a01      	ldr	r2, [sp, #4]
 8008d84:	429a      	cmp	r2, r3
 8008d86:	d184      	bne.n	8008c92 <_dtoa_r+0xaaa>
 8008d88:	9b00      	ldr	r3, [sp, #0]
 8008d8a:	3301      	adds	r3, #1
 8008d8c:	9300      	str	r3, [sp, #0]
 8008d8e:	2331      	movs	r3, #49	; 0x31
 8008d90:	7013      	strb	r3, [r2, #0]
 8008d92:	e6ce      	b.n	8008b32 <_dtoa_r+0x94a>
 8008d94:	4b09      	ldr	r3, [pc, #36]	; (8008dbc <_dtoa_r+0xbd4>)
 8008d96:	f7ff ba95 	b.w	80082c4 <_dtoa_r+0xdc>
 8008d9a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008d9c:	2b00      	cmp	r3, #0
 8008d9e:	f47f aa6e 	bne.w	800827e <_dtoa_r+0x96>
 8008da2:	4b07      	ldr	r3, [pc, #28]	; (8008dc0 <_dtoa_r+0xbd8>)
 8008da4:	f7ff ba8e 	b.w	80082c4 <_dtoa_r+0xdc>
 8008da8:	9b02      	ldr	r3, [sp, #8]
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	dcae      	bgt.n	8008d0c <_dtoa_r+0xb24>
 8008dae:	9b06      	ldr	r3, [sp, #24]
 8008db0:	2b02      	cmp	r3, #2
 8008db2:	f73f aea8 	bgt.w	8008b06 <_dtoa_r+0x91e>
 8008db6:	e7a9      	b.n	8008d0c <_dtoa_r+0xb24>
 8008db8:	0800d331 	.word	0x0800d331
 8008dbc:	0800d4b1 	.word	0x0800d4b1
 8008dc0:	0800d2b2 	.word	0x0800d2b2

08008dc4 <_localeconv_r>:
 8008dc4:	4800      	ldr	r0, [pc, #0]	; (8008dc8 <_localeconv_r+0x4>)
 8008dc6:	4770      	bx	lr
 8008dc8:	20000164 	.word	0x20000164

08008dcc <_lseek_r>:
 8008dcc:	b538      	push	{r3, r4, r5, lr}
 8008dce:	4d07      	ldr	r5, [pc, #28]	; (8008dec <_lseek_r+0x20>)
 8008dd0:	4604      	mov	r4, r0
 8008dd2:	4608      	mov	r0, r1
 8008dd4:	4611      	mov	r1, r2
 8008dd6:	2200      	movs	r2, #0
 8008dd8:	602a      	str	r2, [r5, #0]
 8008dda:	461a      	mov	r2, r3
 8008ddc:	f7fa f898 	bl	8002f10 <_lseek>
 8008de0:	1c43      	adds	r3, r0, #1
 8008de2:	d102      	bne.n	8008dea <_lseek_r+0x1e>
 8008de4:	682b      	ldr	r3, [r5, #0]
 8008de6:	b103      	cbz	r3, 8008dea <_lseek_r+0x1e>
 8008de8:	6023      	str	r3, [r4, #0]
 8008dea:	bd38      	pop	{r3, r4, r5, pc}
 8008dec:	2000063c 	.word	0x2000063c

08008df0 <memcpy>:
 8008df0:	440a      	add	r2, r1
 8008df2:	4291      	cmp	r1, r2
 8008df4:	f100 33ff 	add.w	r3, r0, #4294967295
 8008df8:	d100      	bne.n	8008dfc <memcpy+0xc>
 8008dfa:	4770      	bx	lr
 8008dfc:	b510      	push	{r4, lr}
 8008dfe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008e02:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008e06:	4291      	cmp	r1, r2
 8008e08:	d1f9      	bne.n	8008dfe <memcpy+0xe>
 8008e0a:	bd10      	pop	{r4, pc}

08008e0c <__malloc_lock>:
 8008e0c:	4801      	ldr	r0, [pc, #4]	; (8008e14 <__malloc_lock+0x8>)
 8008e0e:	f001 bb87 	b.w	800a520 <__retarget_lock_acquire_recursive>
 8008e12:	bf00      	nop
 8008e14:	20000640 	.word	0x20000640

08008e18 <__malloc_unlock>:
 8008e18:	4801      	ldr	r0, [pc, #4]	; (8008e20 <__malloc_unlock+0x8>)
 8008e1a:	f001 bb82 	b.w	800a522 <__retarget_lock_release_recursive>
 8008e1e:	bf00      	nop
 8008e20:	20000640 	.word	0x20000640

08008e24 <_Balloc>:
 8008e24:	b570      	push	{r4, r5, r6, lr}
 8008e26:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008e28:	4604      	mov	r4, r0
 8008e2a:	460d      	mov	r5, r1
 8008e2c:	b976      	cbnz	r6, 8008e4c <_Balloc+0x28>
 8008e2e:	2010      	movs	r0, #16
 8008e30:	f7fe fb30 	bl	8007494 <malloc>
 8008e34:	4602      	mov	r2, r0
 8008e36:	6260      	str	r0, [r4, #36]	; 0x24
 8008e38:	b920      	cbnz	r0, 8008e44 <_Balloc+0x20>
 8008e3a:	4b18      	ldr	r3, [pc, #96]	; (8008e9c <_Balloc+0x78>)
 8008e3c:	4818      	ldr	r0, [pc, #96]	; (8008ea0 <_Balloc+0x7c>)
 8008e3e:	2166      	movs	r1, #102	; 0x66
 8008e40:	f001 f986 	bl	800a150 <__assert_func>
 8008e44:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008e48:	6006      	str	r6, [r0, #0]
 8008e4a:	60c6      	str	r6, [r0, #12]
 8008e4c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008e4e:	68f3      	ldr	r3, [r6, #12]
 8008e50:	b183      	cbz	r3, 8008e74 <_Balloc+0x50>
 8008e52:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008e54:	68db      	ldr	r3, [r3, #12]
 8008e56:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008e5a:	b9b8      	cbnz	r0, 8008e8c <_Balloc+0x68>
 8008e5c:	2101      	movs	r1, #1
 8008e5e:	fa01 f605 	lsl.w	r6, r1, r5
 8008e62:	1d72      	adds	r2, r6, #5
 8008e64:	0092      	lsls	r2, r2, #2
 8008e66:	4620      	mov	r0, r4
 8008e68:	f000 fb60 	bl	800952c <_calloc_r>
 8008e6c:	b160      	cbz	r0, 8008e88 <_Balloc+0x64>
 8008e6e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008e72:	e00e      	b.n	8008e92 <_Balloc+0x6e>
 8008e74:	2221      	movs	r2, #33	; 0x21
 8008e76:	2104      	movs	r1, #4
 8008e78:	4620      	mov	r0, r4
 8008e7a:	f000 fb57 	bl	800952c <_calloc_r>
 8008e7e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008e80:	60f0      	str	r0, [r6, #12]
 8008e82:	68db      	ldr	r3, [r3, #12]
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	d1e4      	bne.n	8008e52 <_Balloc+0x2e>
 8008e88:	2000      	movs	r0, #0
 8008e8a:	bd70      	pop	{r4, r5, r6, pc}
 8008e8c:	6802      	ldr	r2, [r0, #0]
 8008e8e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008e92:	2300      	movs	r3, #0
 8008e94:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008e98:	e7f7      	b.n	8008e8a <_Balloc+0x66>
 8008e9a:	bf00      	nop
 8008e9c:	0800d2bf 	.word	0x0800d2bf
 8008ea0:	0800d342 	.word	0x0800d342

08008ea4 <_Bfree>:
 8008ea4:	b570      	push	{r4, r5, r6, lr}
 8008ea6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008ea8:	4605      	mov	r5, r0
 8008eaa:	460c      	mov	r4, r1
 8008eac:	b976      	cbnz	r6, 8008ecc <_Bfree+0x28>
 8008eae:	2010      	movs	r0, #16
 8008eb0:	f7fe faf0 	bl	8007494 <malloc>
 8008eb4:	4602      	mov	r2, r0
 8008eb6:	6268      	str	r0, [r5, #36]	; 0x24
 8008eb8:	b920      	cbnz	r0, 8008ec4 <_Bfree+0x20>
 8008eba:	4b09      	ldr	r3, [pc, #36]	; (8008ee0 <_Bfree+0x3c>)
 8008ebc:	4809      	ldr	r0, [pc, #36]	; (8008ee4 <_Bfree+0x40>)
 8008ebe:	218a      	movs	r1, #138	; 0x8a
 8008ec0:	f001 f946 	bl	800a150 <__assert_func>
 8008ec4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008ec8:	6006      	str	r6, [r0, #0]
 8008eca:	60c6      	str	r6, [r0, #12]
 8008ecc:	b13c      	cbz	r4, 8008ede <_Bfree+0x3a>
 8008ece:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008ed0:	6862      	ldr	r2, [r4, #4]
 8008ed2:	68db      	ldr	r3, [r3, #12]
 8008ed4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008ed8:	6021      	str	r1, [r4, #0]
 8008eda:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008ede:	bd70      	pop	{r4, r5, r6, pc}
 8008ee0:	0800d2bf 	.word	0x0800d2bf
 8008ee4:	0800d342 	.word	0x0800d342

08008ee8 <__multadd>:
 8008ee8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008eec:	690d      	ldr	r5, [r1, #16]
 8008eee:	4607      	mov	r7, r0
 8008ef0:	460c      	mov	r4, r1
 8008ef2:	461e      	mov	r6, r3
 8008ef4:	f101 0c14 	add.w	ip, r1, #20
 8008ef8:	2000      	movs	r0, #0
 8008efa:	f8dc 3000 	ldr.w	r3, [ip]
 8008efe:	b299      	uxth	r1, r3
 8008f00:	fb02 6101 	mla	r1, r2, r1, r6
 8008f04:	0c1e      	lsrs	r6, r3, #16
 8008f06:	0c0b      	lsrs	r3, r1, #16
 8008f08:	fb02 3306 	mla	r3, r2, r6, r3
 8008f0c:	b289      	uxth	r1, r1
 8008f0e:	3001      	adds	r0, #1
 8008f10:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008f14:	4285      	cmp	r5, r0
 8008f16:	f84c 1b04 	str.w	r1, [ip], #4
 8008f1a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008f1e:	dcec      	bgt.n	8008efa <__multadd+0x12>
 8008f20:	b30e      	cbz	r6, 8008f66 <__multadd+0x7e>
 8008f22:	68a3      	ldr	r3, [r4, #8]
 8008f24:	42ab      	cmp	r3, r5
 8008f26:	dc19      	bgt.n	8008f5c <__multadd+0x74>
 8008f28:	6861      	ldr	r1, [r4, #4]
 8008f2a:	4638      	mov	r0, r7
 8008f2c:	3101      	adds	r1, #1
 8008f2e:	f7ff ff79 	bl	8008e24 <_Balloc>
 8008f32:	4680      	mov	r8, r0
 8008f34:	b928      	cbnz	r0, 8008f42 <__multadd+0x5a>
 8008f36:	4602      	mov	r2, r0
 8008f38:	4b0c      	ldr	r3, [pc, #48]	; (8008f6c <__multadd+0x84>)
 8008f3a:	480d      	ldr	r0, [pc, #52]	; (8008f70 <__multadd+0x88>)
 8008f3c:	21b5      	movs	r1, #181	; 0xb5
 8008f3e:	f001 f907 	bl	800a150 <__assert_func>
 8008f42:	6922      	ldr	r2, [r4, #16]
 8008f44:	3202      	adds	r2, #2
 8008f46:	f104 010c 	add.w	r1, r4, #12
 8008f4a:	0092      	lsls	r2, r2, #2
 8008f4c:	300c      	adds	r0, #12
 8008f4e:	f7ff ff4f 	bl	8008df0 <memcpy>
 8008f52:	4621      	mov	r1, r4
 8008f54:	4638      	mov	r0, r7
 8008f56:	f7ff ffa5 	bl	8008ea4 <_Bfree>
 8008f5a:	4644      	mov	r4, r8
 8008f5c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008f60:	3501      	adds	r5, #1
 8008f62:	615e      	str	r6, [r3, #20]
 8008f64:	6125      	str	r5, [r4, #16]
 8008f66:	4620      	mov	r0, r4
 8008f68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008f6c:	0800d331 	.word	0x0800d331
 8008f70:	0800d342 	.word	0x0800d342

08008f74 <__hi0bits>:
 8008f74:	0c03      	lsrs	r3, r0, #16
 8008f76:	041b      	lsls	r3, r3, #16
 8008f78:	b9d3      	cbnz	r3, 8008fb0 <__hi0bits+0x3c>
 8008f7a:	0400      	lsls	r0, r0, #16
 8008f7c:	2310      	movs	r3, #16
 8008f7e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8008f82:	bf04      	itt	eq
 8008f84:	0200      	lsleq	r0, r0, #8
 8008f86:	3308      	addeq	r3, #8
 8008f88:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008f8c:	bf04      	itt	eq
 8008f8e:	0100      	lsleq	r0, r0, #4
 8008f90:	3304      	addeq	r3, #4
 8008f92:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8008f96:	bf04      	itt	eq
 8008f98:	0080      	lsleq	r0, r0, #2
 8008f9a:	3302      	addeq	r3, #2
 8008f9c:	2800      	cmp	r0, #0
 8008f9e:	db05      	blt.n	8008fac <__hi0bits+0x38>
 8008fa0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008fa4:	f103 0301 	add.w	r3, r3, #1
 8008fa8:	bf08      	it	eq
 8008faa:	2320      	moveq	r3, #32
 8008fac:	4618      	mov	r0, r3
 8008fae:	4770      	bx	lr
 8008fb0:	2300      	movs	r3, #0
 8008fb2:	e7e4      	b.n	8008f7e <__hi0bits+0xa>

08008fb4 <__lo0bits>:
 8008fb4:	6803      	ldr	r3, [r0, #0]
 8008fb6:	f013 0207 	ands.w	r2, r3, #7
 8008fba:	4601      	mov	r1, r0
 8008fbc:	d00b      	beq.n	8008fd6 <__lo0bits+0x22>
 8008fbe:	07da      	lsls	r2, r3, #31
 8008fc0:	d423      	bmi.n	800900a <__lo0bits+0x56>
 8008fc2:	0798      	lsls	r0, r3, #30
 8008fc4:	bf49      	itett	mi
 8008fc6:	085b      	lsrmi	r3, r3, #1
 8008fc8:	089b      	lsrpl	r3, r3, #2
 8008fca:	2001      	movmi	r0, #1
 8008fcc:	600b      	strmi	r3, [r1, #0]
 8008fce:	bf5c      	itt	pl
 8008fd0:	600b      	strpl	r3, [r1, #0]
 8008fd2:	2002      	movpl	r0, #2
 8008fd4:	4770      	bx	lr
 8008fd6:	b298      	uxth	r0, r3
 8008fd8:	b9a8      	cbnz	r0, 8009006 <__lo0bits+0x52>
 8008fda:	0c1b      	lsrs	r3, r3, #16
 8008fdc:	2010      	movs	r0, #16
 8008fde:	b2da      	uxtb	r2, r3
 8008fe0:	b90a      	cbnz	r2, 8008fe6 <__lo0bits+0x32>
 8008fe2:	3008      	adds	r0, #8
 8008fe4:	0a1b      	lsrs	r3, r3, #8
 8008fe6:	071a      	lsls	r2, r3, #28
 8008fe8:	bf04      	itt	eq
 8008fea:	091b      	lsreq	r3, r3, #4
 8008fec:	3004      	addeq	r0, #4
 8008fee:	079a      	lsls	r2, r3, #30
 8008ff0:	bf04      	itt	eq
 8008ff2:	089b      	lsreq	r3, r3, #2
 8008ff4:	3002      	addeq	r0, #2
 8008ff6:	07da      	lsls	r2, r3, #31
 8008ff8:	d403      	bmi.n	8009002 <__lo0bits+0x4e>
 8008ffa:	085b      	lsrs	r3, r3, #1
 8008ffc:	f100 0001 	add.w	r0, r0, #1
 8009000:	d005      	beq.n	800900e <__lo0bits+0x5a>
 8009002:	600b      	str	r3, [r1, #0]
 8009004:	4770      	bx	lr
 8009006:	4610      	mov	r0, r2
 8009008:	e7e9      	b.n	8008fde <__lo0bits+0x2a>
 800900a:	2000      	movs	r0, #0
 800900c:	4770      	bx	lr
 800900e:	2020      	movs	r0, #32
 8009010:	4770      	bx	lr
	...

08009014 <__i2b>:
 8009014:	b510      	push	{r4, lr}
 8009016:	460c      	mov	r4, r1
 8009018:	2101      	movs	r1, #1
 800901a:	f7ff ff03 	bl	8008e24 <_Balloc>
 800901e:	4602      	mov	r2, r0
 8009020:	b928      	cbnz	r0, 800902e <__i2b+0x1a>
 8009022:	4b05      	ldr	r3, [pc, #20]	; (8009038 <__i2b+0x24>)
 8009024:	4805      	ldr	r0, [pc, #20]	; (800903c <__i2b+0x28>)
 8009026:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800902a:	f001 f891 	bl	800a150 <__assert_func>
 800902e:	2301      	movs	r3, #1
 8009030:	6144      	str	r4, [r0, #20]
 8009032:	6103      	str	r3, [r0, #16]
 8009034:	bd10      	pop	{r4, pc}
 8009036:	bf00      	nop
 8009038:	0800d331 	.word	0x0800d331
 800903c:	0800d342 	.word	0x0800d342

08009040 <__multiply>:
 8009040:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009044:	4691      	mov	r9, r2
 8009046:	690a      	ldr	r2, [r1, #16]
 8009048:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800904c:	429a      	cmp	r2, r3
 800904e:	bfb8      	it	lt
 8009050:	460b      	movlt	r3, r1
 8009052:	460c      	mov	r4, r1
 8009054:	bfbc      	itt	lt
 8009056:	464c      	movlt	r4, r9
 8009058:	4699      	movlt	r9, r3
 800905a:	6927      	ldr	r7, [r4, #16]
 800905c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009060:	68a3      	ldr	r3, [r4, #8]
 8009062:	6861      	ldr	r1, [r4, #4]
 8009064:	eb07 060a 	add.w	r6, r7, sl
 8009068:	42b3      	cmp	r3, r6
 800906a:	b085      	sub	sp, #20
 800906c:	bfb8      	it	lt
 800906e:	3101      	addlt	r1, #1
 8009070:	f7ff fed8 	bl	8008e24 <_Balloc>
 8009074:	b930      	cbnz	r0, 8009084 <__multiply+0x44>
 8009076:	4602      	mov	r2, r0
 8009078:	4b44      	ldr	r3, [pc, #272]	; (800918c <__multiply+0x14c>)
 800907a:	4845      	ldr	r0, [pc, #276]	; (8009190 <__multiply+0x150>)
 800907c:	f240 115d 	movw	r1, #349	; 0x15d
 8009080:	f001 f866 	bl	800a150 <__assert_func>
 8009084:	f100 0514 	add.w	r5, r0, #20
 8009088:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800908c:	462b      	mov	r3, r5
 800908e:	2200      	movs	r2, #0
 8009090:	4543      	cmp	r3, r8
 8009092:	d321      	bcc.n	80090d8 <__multiply+0x98>
 8009094:	f104 0314 	add.w	r3, r4, #20
 8009098:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800909c:	f109 0314 	add.w	r3, r9, #20
 80090a0:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80090a4:	9202      	str	r2, [sp, #8]
 80090a6:	1b3a      	subs	r2, r7, r4
 80090a8:	3a15      	subs	r2, #21
 80090aa:	f022 0203 	bic.w	r2, r2, #3
 80090ae:	3204      	adds	r2, #4
 80090b0:	f104 0115 	add.w	r1, r4, #21
 80090b4:	428f      	cmp	r7, r1
 80090b6:	bf38      	it	cc
 80090b8:	2204      	movcc	r2, #4
 80090ba:	9201      	str	r2, [sp, #4]
 80090bc:	9a02      	ldr	r2, [sp, #8]
 80090be:	9303      	str	r3, [sp, #12]
 80090c0:	429a      	cmp	r2, r3
 80090c2:	d80c      	bhi.n	80090de <__multiply+0x9e>
 80090c4:	2e00      	cmp	r6, #0
 80090c6:	dd03      	ble.n	80090d0 <__multiply+0x90>
 80090c8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	d05a      	beq.n	8009186 <__multiply+0x146>
 80090d0:	6106      	str	r6, [r0, #16]
 80090d2:	b005      	add	sp, #20
 80090d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80090d8:	f843 2b04 	str.w	r2, [r3], #4
 80090dc:	e7d8      	b.n	8009090 <__multiply+0x50>
 80090de:	f8b3 a000 	ldrh.w	sl, [r3]
 80090e2:	f1ba 0f00 	cmp.w	sl, #0
 80090e6:	d024      	beq.n	8009132 <__multiply+0xf2>
 80090e8:	f104 0e14 	add.w	lr, r4, #20
 80090ec:	46a9      	mov	r9, r5
 80090ee:	f04f 0c00 	mov.w	ip, #0
 80090f2:	f85e 2b04 	ldr.w	r2, [lr], #4
 80090f6:	f8d9 1000 	ldr.w	r1, [r9]
 80090fa:	fa1f fb82 	uxth.w	fp, r2
 80090fe:	b289      	uxth	r1, r1
 8009100:	fb0a 110b 	mla	r1, sl, fp, r1
 8009104:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8009108:	f8d9 2000 	ldr.w	r2, [r9]
 800910c:	4461      	add	r1, ip
 800910e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009112:	fb0a c20b 	mla	r2, sl, fp, ip
 8009116:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800911a:	b289      	uxth	r1, r1
 800911c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009120:	4577      	cmp	r7, lr
 8009122:	f849 1b04 	str.w	r1, [r9], #4
 8009126:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800912a:	d8e2      	bhi.n	80090f2 <__multiply+0xb2>
 800912c:	9a01      	ldr	r2, [sp, #4]
 800912e:	f845 c002 	str.w	ip, [r5, r2]
 8009132:	9a03      	ldr	r2, [sp, #12]
 8009134:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009138:	3304      	adds	r3, #4
 800913a:	f1b9 0f00 	cmp.w	r9, #0
 800913e:	d020      	beq.n	8009182 <__multiply+0x142>
 8009140:	6829      	ldr	r1, [r5, #0]
 8009142:	f104 0c14 	add.w	ip, r4, #20
 8009146:	46ae      	mov	lr, r5
 8009148:	f04f 0a00 	mov.w	sl, #0
 800914c:	f8bc b000 	ldrh.w	fp, [ip]
 8009150:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8009154:	fb09 220b 	mla	r2, r9, fp, r2
 8009158:	4492      	add	sl, r2
 800915a:	b289      	uxth	r1, r1
 800915c:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8009160:	f84e 1b04 	str.w	r1, [lr], #4
 8009164:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009168:	f8be 1000 	ldrh.w	r1, [lr]
 800916c:	0c12      	lsrs	r2, r2, #16
 800916e:	fb09 1102 	mla	r1, r9, r2, r1
 8009172:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8009176:	4567      	cmp	r7, ip
 8009178:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800917c:	d8e6      	bhi.n	800914c <__multiply+0x10c>
 800917e:	9a01      	ldr	r2, [sp, #4]
 8009180:	50a9      	str	r1, [r5, r2]
 8009182:	3504      	adds	r5, #4
 8009184:	e79a      	b.n	80090bc <__multiply+0x7c>
 8009186:	3e01      	subs	r6, #1
 8009188:	e79c      	b.n	80090c4 <__multiply+0x84>
 800918a:	bf00      	nop
 800918c:	0800d331 	.word	0x0800d331
 8009190:	0800d342 	.word	0x0800d342

08009194 <__pow5mult>:
 8009194:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009198:	4615      	mov	r5, r2
 800919a:	f012 0203 	ands.w	r2, r2, #3
 800919e:	4606      	mov	r6, r0
 80091a0:	460f      	mov	r7, r1
 80091a2:	d007      	beq.n	80091b4 <__pow5mult+0x20>
 80091a4:	4c25      	ldr	r4, [pc, #148]	; (800923c <__pow5mult+0xa8>)
 80091a6:	3a01      	subs	r2, #1
 80091a8:	2300      	movs	r3, #0
 80091aa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80091ae:	f7ff fe9b 	bl	8008ee8 <__multadd>
 80091b2:	4607      	mov	r7, r0
 80091b4:	10ad      	asrs	r5, r5, #2
 80091b6:	d03d      	beq.n	8009234 <__pow5mult+0xa0>
 80091b8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80091ba:	b97c      	cbnz	r4, 80091dc <__pow5mult+0x48>
 80091bc:	2010      	movs	r0, #16
 80091be:	f7fe f969 	bl	8007494 <malloc>
 80091c2:	4602      	mov	r2, r0
 80091c4:	6270      	str	r0, [r6, #36]	; 0x24
 80091c6:	b928      	cbnz	r0, 80091d4 <__pow5mult+0x40>
 80091c8:	4b1d      	ldr	r3, [pc, #116]	; (8009240 <__pow5mult+0xac>)
 80091ca:	481e      	ldr	r0, [pc, #120]	; (8009244 <__pow5mult+0xb0>)
 80091cc:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80091d0:	f000 ffbe 	bl	800a150 <__assert_func>
 80091d4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80091d8:	6004      	str	r4, [r0, #0]
 80091da:	60c4      	str	r4, [r0, #12]
 80091dc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80091e0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80091e4:	b94c      	cbnz	r4, 80091fa <__pow5mult+0x66>
 80091e6:	f240 2171 	movw	r1, #625	; 0x271
 80091ea:	4630      	mov	r0, r6
 80091ec:	f7ff ff12 	bl	8009014 <__i2b>
 80091f0:	2300      	movs	r3, #0
 80091f2:	f8c8 0008 	str.w	r0, [r8, #8]
 80091f6:	4604      	mov	r4, r0
 80091f8:	6003      	str	r3, [r0, #0]
 80091fa:	f04f 0900 	mov.w	r9, #0
 80091fe:	07eb      	lsls	r3, r5, #31
 8009200:	d50a      	bpl.n	8009218 <__pow5mult+0x84>
 8009202:	4639      	mov	r1, r7
 8009204:	4622      	mov	r2, r4
 8009206:	4630      	mov	r0, r6
 8009208:	f7ff ff1a 	bl	8009040 <__multiply>
 800920c:	4639      	mov	r1, r7
 800920e:	4680      	mov	r8, r0
 8009210:	4630      	mov	r0, r6
 8009212:	f7ff fe47 	bl	8008ea4 <_Bfree>
 8009216:	4647      	mov	r7, r8
 8009218:	106d      	asrs	r5, r5, #1
 800921a:	d00b      	beq.n	8009234 <__pow5mult+0xa0>
 800921c:	6820      	ldr	r0, [r4, #0]
 800921e:	b938      	cbnz	r0, 8009230 <__pow5mult+0x9c>
 8009220:	4622      	mov	r2, r4
 8009222:	4621      	mov	r1, r4
 8009224:	4630      	mov	r0, r6
 8009226:	f7ff ff0b 	bl	8009040 <__multiply>
 800922a:	6020      	str	r0, [r4, #0]
 800922c:	f8c0 9000 	str.w	r9, [r0]
 8009230:	4604      	mov	r4, r0
 8009232:	e7e4      	b.n	80091fe <__pow5mult+0x6a>
 8009234:	4638      	mov	r0, r7
 8009236:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800923a:	bf00      	nop
 800923c:	0800d490 	.word	0x0800d490
 8009240:	0800d2bf 	.word	0x0800d2bf
 8009244:	0800d342 	.word	0x0800d342

08009248 <__lshift>:
 8009248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800924c:	460c      	mov	r4, r1
 800924e:	6849      	ldr	r1, [r1, #4]
 8009250:	6923      	ldr	r3, [r4, #16]
 8009252:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009256:	68a3      	ldr	r3, [r4, #8]
 8009258:	4607      	mov	r7, r0
 800925a:	4691      	mov	r9, r2
 800925c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009260:	f108 0601 	add.w	r6, r8, #1
 8009264:	42b3      	cmp	r3, r6
 8009266:	db0b      	blt.n	8009280 <__lshift+0x38>
 8009268:	4638      	mov	r0, r7
 800926a:	f7ff fddb 	bl	8008e24 <_Balloc>
 800926e:	4605      	mov	r5, r0
 8009270:	b948      	cbnz	r0, 8009286 <__lshift+0x3e>
 8009272:	4602      	mov	r2, r0
 8009274:	4b2a      	ldr	r3, [pc, #168]	; (8009320 <__lshift+0xd8>)
 8009276:	482b      	ldr	r0, [pc, #172]	; (8009324 <__lshift+0xdc>)
 8009278:	f240 11d9 	movw	r1, #473	; 0x1d9
 800927c:	f000 ff68 	bl	800a150 <__assert_func>
 8009280:	3101      	adds	r1, #1
 8009282:	005b      	lsls	r3, r3, #1
 8009284:	e7ee      	b.n	8009264 <__lshift+0x1c>
 8009286:	2300      	movs	r3, #0
 8009288:	f100 0114 	add.w	r1, r0, #20
 800928c:	f100 0210 	add.w	r2, r0, #16
 8009290:	4618      	mov	r0, r3
 8009292:	4553      	cmp	r3, sl
 8009294:	db37      	blt.n	8009306 <__lshift+0xbe>
 8009296:	6920      	ldr	r0, [r4, #16]
 8009298:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800929c:	f104 0314 	add.w	r3, r4, #20
 80092a0:	f019 091f 	ands.w	r9, r9, #31
 80092a4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80092a8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80092ac:	d02f      	beq.n	800930e <__lshift+0xc6>
 80092ae:	f1c9 0e20 	rsb	lr, r9, #32
 80092b2:	468a      	mov	sl, r1
 80092b4:	f04f 0c00 	mov.w	ip, #0
 80092b8:	681a      	ldr	r2, [r3, #0]
 80092ba:	fa02 f209 	lsl.w	r2, r2, r9
 80092be:	ea42 020c 	orr.w	r2, r2, ip
 80092c2:	f84a 2b04 	str.w	r2, [sl], #4
 80092c6:	f853 2b04 	ldr.w	r2, [r3], #4
 80092ca:	4298      	cmp	r0, r3
 80092cc:	fa22 fc0e 	lsr.w	ip, r2, lr
 80092d0:	d8f2      	bhi.n	80092b8 <__lshift+0x70>
 80092d2:	1b03      	subs	r3, r0, r4
 80092d4:	3b15      	subs	r3, #21
 80092d6:	f023 0303 	bic.w	r3, r3, #3
 80092da:	3304      	adds	r3, #4
 80092dc:	f104 0215 	add.w	r2, r4, #21
 80092e0:	4290      	cmp	r0, r2
 80092e2:	bf38      	it	cc
 80092e4:	2304      	movcc	r3, #4
 80092e6:	f841 c003 	str.w	ip, [r1, r3]
 80092ea:	f1bc 0f00 	cmp.w	ip, #0
 80092ee:	d001      	beq.n	80092f4 <__lshift+0xac>
 80092f0:	f108 0602 	add.w	r6, r8, #2
 80092f4:	3e01      	subs	r6, #1
 80092f6:	4638      	mov	r0, r7
 80092f8:	612e      	str	r6, [r5, #16]
 80092fa:	4621      	mov	r1, r4
 80092fc:	f7ff fdd2 	bl	8008ea4 <_Bfree>
 8009300:	4628      	mov	r0, r5
 8009302:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009306:	f842 0f04 	str.w	r0, [r2, #4]!
 800930a:	3301      	adds	r3, #1
 800930c:	e7c1      	b.n	8009292 <__lshift+0x4a>
 800930e:	3904      	subs	r1, #4
 8009310:	f853 2b04 	ldr.w	r2, [r3], #4
 8009314:	f841 2f04 	str.w	r2, [r1, #4]!
 8009318:	4298      	cmp	r0, r3
 800931a:	d8f9      	bhi.n	8009310 <__lshift+0xc8>
 800931c:	e7ea      	b.n	80092f4 <__lshift+0xac>
 800931e:	bf00      	nop
 8009320:	0800d331 	.word	0x0800d331
 8009324:	0800d342 	.word	0x0800d342

08009328 <__mcmp>:
 8009328:	b530      	push	{r4, r5, lr}
 800932a:	6902      	ldr	r2, [r0, #16]
 800932c:	690c      	ldr	r4, [r1, #16]
 800932e:	1b12      	subs	r2, r2, r4
 8009330:	d10e      	bne.n	8009350 <__mcmp+0x28>
 8009332:	f100 0314 	add.w	r3, r0, #20
 8009336:	3114      	adds	r1, #20
 8009338:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800933c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8009340:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8009344:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8009348:	42a5      	cmp	r5, r4
 800934a:	d003      	beq.n	8009354 <__mcmp+0x2c>
 800934c:	d305      	bcc.n	800935a <__mcmp+0x32>
 800934e:	2201      	movs	r2, #1
 8009350:	4610      	mov	r0, r2
 8009352:	bd30      	pop	{r4, r5, pc}
 8009354:	4283      	cmp	r3, r0
 8009356:	d3f3      	bcc.n	8009340 <__mcmp+0x18>
 8009358:	e7fa      	b.n	8009350 <__mcmp+0x28>
 800935a:	f04f 32ff 	mov.w	r2, #4294967295
 800935e:	e7f7      	b.n	8009350 <__mcmp+0x28>

08009360 <__mdiff>:
 8009360:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009364:	460c      	mov	r4, r1
 8009366:	4606      	mov	r6, r0
 8009368:	4611      	mov	r1, r2
 800936a:	4620      	mov	r0, r4
 800936c:	4690      	mov	r8, r2
 800936e:	f7ff ffdb 	bl	8009328 <__mcmp>
 8009372:	1e05      	subs	r5, r0, #0
 8009374:	d110      	bne.n	8009398 <__mdiff+0x38>
 8009376:	4629      	mov	r1, r5
 8009378:	4630      	mov	r0, r6
 800937a:	f7ff fd53 	bl	8008e24 <_Balloc>
 800937e:	b930      	cbnz	r0, 800938e <__mdiff+0x2e>
 8009380:	4b3a      	ldr	r3, [pc, #232]	; (800946c <__mdiff+0x10c>)
 8009382:	4602      	mov	r2, r0
 8009384:	f240 2132 	movw	r1, #562	; 0x232
 8009388:	4839      	ldr	r0, [pc, #228]	; (8009470 <__mdiff+0x110>)
 800938a:	f000 fee1 	bl	800a150 <__assert_func>
 800938e:	2301      	movs	r3, #1
 8009390:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009394:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009398:	bfa4      	itt	ge
 800939a:	4643      	movge	r3, r8
 800939c:	46a0      	movge	r8, r4
 800939e:	4630      	mov	r0, r6
 80093a0:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80093a4:	bfa6      	itte	ge
 80093a6:	461c      	movge	r4, r3
 80093a8:	2500      	movge	r5, #0
 80093aa:	2501      	movlt	r5, #1
 80093ac:	f7ff fd3a 	bl	8008e24 <_Balloc>
 80093b0:	b920      	cbnz	r0, 80093bc <__mdiff+0x5c>
 80093b2:	4b2e      	ldr	r3, [pc, #184]	; (800946c <__mdiff+0x10c>)
 80093b4:	4602      	mov	r2, r0
 80093b6:	f44f 7110 	mov.w	r1, #576	; 0x240
 80093ba:	e7e5      	b.n	8009388 <__mdiff+0x28>
 80093bc:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80093c0:	6926      	ldr	r6, [r4, #16]
 80093c2:	60c5      	str	r5, [r0, #12]
 80093c4:	f104 0914 	add.w	r9, r4, #20
 80093c8:	f108 0514 	add.w	r5, r8, #20
 80093cc:	f100 0e14 	add.w	lr, r0, #20
 80093d0:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80093d4:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80093d8:	f108 0210 	add.w	r2, r8, #16
 80093dc:	46f2      	mov	sl, lr
 80093de:	2100      	movs	r1, #0
 80093e0:	f859 3b04 	ldr.w	r3, [r9], #4
 80093e4:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80093e8:	fa1f f883 	uxth.w	r8, r3
 80093ec:	fa11 f18b 	uxtah	r1, r1, fp
 80093f0:	0c1b      	lsrs	r3, r3, #16
 80093f2:	eba1 0808 	sub.w	r8, r1, r8
 80093f6:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80093fa:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80093fe:	fa1f f888 	uxth.w	r8, r8
 8009402:	1419      	asrs	r1, r3, #16
 8009404:	454e      	cmp	r6, r9
 8009406:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800940a:	f84a 3b04 	str.w	r3, [sl], #4
 800940e:	d8e7      	bhi.n	80093e0 <__mdiff+0x80>
 8009410:	1b33      	subs	r3, r6, r4
 8009412:	3b15      	subs	r3, #21
 8009414:	f023 0303 	bic.w	r3, r3, #3
 8009418:	3304      	adds	r3, #4
 800941a:	3415      	adds	r4, #21
 800941c:	42a6      	cmp	r6, r4
 800941e:	bf38      	it	cc
 8009420:	2304      	movcc	r3, #4
 8009422:	441d      	add	r5, r3
 8009424:	4473      	add	r3, lr
 8009426:	469e      	mov	lr, r3
 8009428:	462e      	mov	r6, r5
 800942a:	4566      	cmp	r6, ip
 800942c:	d30e      	bcc.n	800944c <__mdiff+0xec>
 800942e:	f10c 0203 	add.w	r2, ip, #3
 8009432:	1b52      	subs	r2, r2, r5
 8009434:	f022 0203 	bic.w	r2, r2, #3
 8009438:	3d03      	subs	r5, #3
 800943a:	45ac      	cmp	ip, r5
 800943c:	bf38      	it	cc
 800943e:	2200      	movcc	r2, #0
 8009440:	441a      	add	r2, r3
 8009442:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8009446:	b17b      	cbz	r3, 8009468 <__mdiff+0x108>
 8009448:	6107      	str	r7, [r0, #16]
 800944a:	e7a3      	b.n	8009394 <__mdiff+0x34>
 800944c:	f856 8b04 	ldr.w	r8, [r6], #4
 8009450:	fa11 f288 	uxtah	r2, r1, r8
 8009454:	1414      	asrs	r4, r2, #16
 8009456:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800945a:	b292      	uxth	r2, r2
 800945c:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8009460:	f84e 2b04 	str.w	r2, [lr], #4
 8009464:	1421      	asrs	r1, r4, #16
 8009466:	e7e0      	b.n	800942a <__mdiff+0xca>
 8009468:	3f01      	subs	r7, #1
 800946a:	e7ea      	b.n	8009442 <__mdiff+0xe2>
 800946c:	0800d331 	.word	0x0800d331
 8009470:	0800d342 	.word	0x0800d342

08009474 <__d2b>:
 8009474:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009478:	4689      	mov	r9, r1
 800947a:	2101      	movs	r1, #1
 800947c:	ec57 6b10 	vmov	r6, r7, d0
 8009480:	4690      	mov	r8, r2
 8009482:	f7ff fccf 	bl	8008e24 <_Balloc>
 8009486:	4604      	mov	r4, r0
 8009488:	b930      	cbnz	r0, 8009498 <__d2b+0x24>
 800948a:	4602      	mov	r2, r0
 800948c:	4b25      	ldr	r3, [pc, #148]	; (8009524 <__d2b+0xb0>)
 800948e:	4826      	ldr	r0, [pc, #152]	; (8009528 <__d2b+0xb4>)
 8009490:	f240 310a 	movw	r1, #778	; 0x30a
 8009494:	f000 fe5c 	bl	800a150 <__assert_func>
 8009498:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800949c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80094a0:	bb35      	cbnz	r5, 80094f0 <__d2b+0x7c>
 80094a2:	2e00      	cmp	r6, #0
 80094a4:	9301      	str	r3, [sp, #4]
 80094a6:	d028      	beq.n	80094fa <__d2b+0x86>
 80094a8:	4668      	mov	r0, sp
 80094aa:	9600      	str	r6, [sp, #0]
 80094ac:	f7ff fd82 	bl	8008fb4 <__lo0bits>
 80094b0:	9900      	ldr	r1, [sp, #0]
 80094b2:	b300      	cbz	r0, 80094f6 <__d2b+0x82>
 80094b4:	9a01      	ldr	r2, [sp, #4]
 80094b6:	f1c0 0320 	rsb	r3, r0, #32
 80094ba:	fa02 f303 	lsl.w	r3, r2, r3
 80094be:	430b      	orrs	r3, r1
 80094c0:	40c2      	lsrs	r2, r0
 80094c2:	6163      	str	r3, [r4, #20]
 80094c4:	9201      	str	r2, [sp, #4]
 80094c6:	9b01      	ldr	r3, [sp, #4]
 80094c8:	61a3      	str	r3, [r4, #24]
 80094ca:	2b00      	cmp	r3, #0
 80094cc:	bf14      	ite	ne
 80094ce:	2202      	movne	r2, #2
 80094d0:	2201      	moveq	r2, #1
 80094d2:	6122      	str	r2, [r4, #16]
 80094d4:	b1d5      	cbz	r5, 800950c <__d2b+0x98>
 80094d6:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80094da:	4405      	add	r5, r0
 80094dc:	f8c9 5000 	str.w	r5, [r9]
 80094e0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80094e4:	f8c8 0000 	str.w	r0, [r8]
 80094e8:	4620      	mov	r0, r4
 80094ea:	b003      	add	sp, #12
 80094ec:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80094f0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80094f4:	e7d5      	b.n	80094a2 <__d2b+0x2e>
 80094f6:	6161      	str	r1, [r4, #20]
 80094f8:	e7e5      	b.n	80094c6 <__d2b+0x52>
 80094fa:	a801      	add	r0, sp, #4
 80094fc:	f7ff fd5a 	bl	8008fb4 <__lo0bits>
 8009500:	9b01      	ldr	r3, [sp, #4]
 8009502:	6163      	str	r3, [r4, #20]
 8009504:	2201      	movs	r2, #1
 8009506:	6122      	str	r2, [r4, #16]
 8009508:	3020      	adds	r0, #32
 800950a:	e7e3      	b.n	80094d4 <__d2b+0x60>
 800950c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009510:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009514:	f8c9 0000 	str.w	r0, [r9]
 8009518:	6918      	ldr	r0, [r3, #16]
 800951a:	f7ff fd2b 	bl	8008f74 <__hi0bits>
 800951e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009522:	e7df      	b.n	80094e4 <__d2b+0x70>
 8009524:	0800d331 	.word	0x0800d331
 8009528:	0800d342 	.word	0x0800d342

0800952c <_calloc_r>:
 800952c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800952e:	fba1 2402 	umull	r2, r4, r1, r2
 8009532:	b94c      	cbnz	r4, 8009548 <_calloc_r+0x1c>
 8009534:	4611      	mov	r1, r2
 8009536:	9201      	str	r2, [sp, #4]
 8009538:	f7fe f828 	bl	800758c <_malloc_r>
 800953c:	9a01      	ldr	r2, [sp, #4]
 800953e:	4605      	mov	r5, r0
 8009540:	b930      	cbnz	r0, 8009550 <_calloc_r+0x24>
 8009542:	4628      	mov	r0, r5
 8009544:	b003      	add	sp, #12
 8009546:	bd30      	pop	{r4, r5, pc}
 8009548:	220c      	movs	r2, #12
 800954a:	6002      	str	r2, [r0, #0]
 800954c:	2500      	movs	r5, #0
 800954e:	e7f8      	b.n	8009542 <_calloc_r+0x16>
 8009550:	4621      	mov	r1, r4
 8009552:	f7fd ffa7 	bl	80074a4 <memset>
 8009556:	e7f4      	b.n	8009542 <_calloc_r+0x16>

08009558 <__ssputs_r>:
 8009558:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800955c:	688e      	ldr	r6, [r1, #8]
 800955e:	429e      	cmp	r6, r3
 8009560:	4682      	mov	sl, r0
 8009562:	460c      	mov	r4, r1
 8009564:	4690      	mov	r8, r2
 8009566:	461f      	mov	r7, r3
 8009568:	d838      	bhi.n	80095dc <__ssputs_r+0x84>
 800956a:	898a      	ldrh	r2, [r1, #12]
 800956c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009570:	d032      	beq.n	80095d8 <__ssputs_r+0x80>
 8009572:	6825      	ldr	r5, [r4, #0]
 8009574:	6909      	ldr	r1, [r1, #16]
 8009576:	eba5 0901 	sub.w	r9, r5, r1
 800957a:	6965      	ldr	r5, [r4, #20]
 800957c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009580:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009584:	3301      	adds	r3, #1
 8009586:	444b      	add	r3, r9
 8009588:	106d      	asrs	r5, r5, #1
 800958a:	429d      	cmp	r5, r3
 800958c:	bf38      	it	cc
 800958e:	461d      	movcc	r5, r3
 8009590:	0553      	lsls	r3, r2, #21
 8009592:	d531      	bpl.n	80095f8 <__ssputs_r+0xa0>
 8009594:	4629      	mov	r1, r5
 8009596:	f7fd fff9 	bl	800758c <_malloc_r>
 800959a:	4606      	mov	r6, r0
 800959c:	b950      	cbnz	r0, 80095b4 <__ssputs_r+0x5c>
 800959e:	230c      	movs	r3, #12
 80095a0:	f8ca 3000 	str.w	r3, [sl]
 80095a4:	89a3      	ldrh	r3, [r4, #12]
 80095a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80095aa:	81a3      	strh	r3, [r4, #12]
 80095ac:	f04f 30ff 	mov.w	r0, #4294967295
 80095b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80095b4:	6921      	ldr	r1, [r4, #16]
 80095b6:	464a      	mov	r2, r9
 80095b8:	f7ff fc1a 	bl	8008df0 <memcpy>
 80095bc:	89a3      	ldrh	r3, [r4, #12]
 80095be:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80095c2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80095c6:	81a3      	strh	r3, [r4, #12]
 80095c8:	6126      	str	r6, [r4, #16]
 80095ca:	6165      	str	r5, [r4, #20]
 80095cc:	444e      	add	r6, r9
 80095ce:	eba5 0509 	sub.w	r5, r5, r9
 80095d2:	6026      	str	r6, [r4, #0]
 80095d4:	60a5      	str	r5, [r4, #8]
 80095d6:	463e      	mov	r6, r7
 80095d8:	42be      	cmp	r6, r7
 80095da:	d900      	bls.n	80095de <__ssputs_r+0x86>
 80095dc:	463e      	mov	r6, r7
 80095de:	6820      	ldr	r0, [r4, #0]
 80095e0:	4632      	mov	r2, r6
 80095e2:	4641      	mov	r1, r8
 80095e4:	f000 ffb0 	bl	800a548 <memmove>
 80095e8:	68a3      	ldr	r3, [r4, #8]
 80095ea:	1b9b      	subs	r3, r3, r6
 80095ec:	60a3      	str	r3, [r4, #8]
 80095ee:	6823      	ldr	r3, [r4, #0]
 80095f0:	4433      	add	r3, r6
 80095f2:	6023      	str	r3, [r4, #0]
 80095f4:	2000      	movs	r0, #0
 80095f6:	e7db      	b.n	80095b0 <__ssputs_r+0x58>
 80095f8:	462a      	mov	r2, r5
 80095fa:	f000 ffbf 	bl	800a57c <_realloc_r>
 80095fe:	4606      	mov	r6, r0
 8009600:	2800      	cmp	r0, #0
 8009602:	d1e1      	bne.n	80095c8 <__ssputs_r+0x70>
 8009604:	6921      	ldr	r1, [r4, #16]
 8009606:	4650      	mov	r0, sl
 8009608:	f7fd ff54 	bl	80074b4 <_free_r>
 800960c:	e7c7      	b.n	800959e <__ssputs_r+0x46>
	...

08009610 <_svfiprintf_r>:
 8009610:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009614:	4698      	mov	r8, r3
 8009616:	898b      	ldrh	r3, [r1, #12]
 8009618:	061b      	lsls	r3, r3, #24
 800961a:	b09d      	sub	sp, #116	; 0x74
 800961c:	4607      	mov	r7, r0
 800961e:	460d      	mov	r5, r1
 8009620:	4614      	mov	r4, r2
 8009622:	d50e      	bpl.n	8009642 <_svfiprintf_r+0x32>
 8009624:	690b      	ldr	r3, [r1, #16]
 8009626:	b963      	cbnz	r3, 8009642 <_svfiprintf_r+0x32>
 8009628:	2140      	movs	r1, #64	; 0x40
 800962a:	f7fd ffaf 	bl	800758c <_malloc_r>
 800962e:	6028      	str	r0, [r5, #0]
 8009630:	6128      	str	r0, [r5, #16]
 8009632:	b920      	cbnz	r0, 800963e <_svfiprintf_r+0x2e>
 8009634:	230c      	movs	r3, #12
 8009636:	603b      	str	r3, [r7, #0]
 8009638:	f04f 30ff 	mov.w	r0, #4294967295
 800963c:	e0d1      	b.n	80097e2 <_svfiprintf_r+0x1d2>
 800963e:	2340      	movs	r3, #64	; 0x40
 8009640:	616b      	str	r3, [r5, #20]
 8009642:	2300      	movs	r3, #0
 8009644:	9309      	str	r3, [sp, #36]	; 0x24
 8009646:	2320      	movs	r3, #32
 8009648:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800964c:	f8cd 800c 	str.w	r8, [sp, #12]
 8009650:	2330      	movs	r3, #48	; 0x30
 8009652:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80097fc <_svfiprintf_r+0x1ec>
 8009656:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800965a:	f04f 0901 	mov.w	r9, #1
 800965e:	4623      	mov	r3, r4
 8009660:	469a      	mov	sl, r3
 8009662:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009666:	b10a      	cbz	r2, 800966c <_svfiprintf_r+0x5c>
 8009668:	2a25      	cmp	r2, #37	; 0x25
 800966a:	d1f9      	bne.n	8009660 <_svfiprintf_r+0x50>
 800966c:	ebba 0b04 	subs.w	fp, sl, r4
 8009670:	d00b      	beq.n	800968a <_svfiprintf_r+0x7a>
 8009672:	465b      	mov	r3, fp
 8009674:	4622      	mov	r2, r4
 8009676:	4629      	mov	r1, r5
 8009678:	4638      	mov	r0, r7
 800967a:	f7ff ff6d 	bl	8009558 <__ssputs_r>
 800967e:	3001      	adds	r0, #1
 8009680:	f000 80aa 	beq.w	80097d8 <_svfiprintf_r+0x1c8>
 8009684:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009686:	445a      	add	r2, fp
 8009688:	9209      	str	r2, [sp, #36]	; 0x24
 800968a:	f89a 3000 	ldrb.w	r3, [sl]
 800968e:	2b00      	cmp	r3, #0
 8009690:	f000 80a2 	beq.w	80097d8 <_svfiprintf_r+0x1c8>
 8009694:	2300      	movs	r3, #0
 8009696:	f04f 32ff 	mov.w	r2, #4294967295
 800969a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800969e:	f10a 0a01 	add.w	sl, sl, #1
 80096a2:	9304      	str	r3, [sp, #16]
 80096a4:	9307      	str	r3, [sp, #28]
 80096a6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80096aa:	931a      	str	r3, [sp, #104]	; 0x68
 80096ac:	4654      	mov	r4, sl
 80096ae:	2205      	movs	r2, #5
 80096b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80096b4:	4851      	ldr	r0, [pc, #324]	; (80097fc <_svfiprintf_r+0x1ec>)
 80096b6:	f7f6 fdab 	bl	8000210 <memchr>
 80096ba:	9a04      	ldr	r2, [sp, #16]
 80096bc:	b9d8      	cbnz	r0, 80096f6 <_svfiprintf_r+0xe6>
 80096be:	06d0      	lsls	r0, r2, #27
 80096c0:	bf44      	itt	mi
 80096c2:	2320      	movmi	r3, #32
 80096c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80096c8:	0711      	lsls	r1, r2, #28
 80096ca:	bf44      	itt	mi
 80096cc:	232b      	movmi	r3, #43	; 0x2b
 80096ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80096d2:	f89a 3000 	ldrb.w	r3, [sl]
 80096d6:	2b2a      	cmp	r3, #42	; 0x2a
 80096d8:	d015      	beq.n	8009706 <_svfiprintf_r+0xf6>
 80096da:	9a07      	ldr	r2, [sp, #28]
 80096dc:	4654      	mov	r4, sl
 80096de:	2000      	movs	r0, #0
 80096e0:	f04f 0c0a 	mov.w	ip, #10
 80096e4:	4621      	mov	r1, r4
 80096e6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80096ea:	3b30      	subs	r3, #48	; 0x30
 80096ec:	2b09      	cmp	r3, #9
 80096ee:	d94e      	bls.n	800978e <_svfiprintf_r+0x17e>
 80096f0:	b1b0      	cbz	r0, 8009720 <_svfiprintf_r+0x110>
 80096f2:	9207      	str	r2, [sp, #28]
 80096f4:	e014      	b.n	8009720 <_svfiprintf_r+0x110>
 80096f6:	eba0 0308 	sub.w	r3, r0, r8
 80096fa:	fa09 f303 	lsl.w	r3, r9, r3
 80096fe:	4313      	orrs	r3, r2
 8009700:	9304      	str	r3, [sp, #16]
 8009702:	46a2      	mov	sl, r4
 8009704:	e7d2      	b.n	80096ac <_svfiprintf_r+0x9c>
 8009706:	9b03      	ldr	r3, [sp, #12]
 8009708:	1d19      	adds	r1, r3, #4
 800970a:	681b      	ldr	r3, [r3, #0]
 800970c:	9103      	str	r1, [sp, #12]
 800970e:	2b00      	cmp	r3, #0
 8009710:	bfbb      	ittet	lt
 8009712:	425b      	neglt	r3, r3
 8009714:	f042 0202 	orrlt.w	r2, r2, #2
 8009718:	9307      	strge	r3, [sp, #28]
 800971a:	9307      	strlt	r3, [sp, #28]
 800971c:	bfb8      	it	lt
 800971e:	9204      	strlt	r2, [sp, #16]
 8009720:	7823      	ldrb	r3, [r4, #0]
 8009722:	2b2e      	cmp	r3, #46	; 0x2e
 8009724:	d10c      	bne.n	8009740 <_svfiprintf_r+0x130>
 8009726:	7863      	ldrb	r3, [r4, #1]
 8009728:	2b2a      	cmp	r3, #42	; 0x2a
 800972a:	d135      	bne.n	8009798 <_svfiprintf_r+0x188>
 800972c:	9b03      	ldr	r3, [sp, #12]
 800972e:	1d1a      	adds	r2, r3, #4
 8009730:	681b      	ldr	r3, [r3, #0]
 8009732:	9203      	str	r2, [sp, #12]
 8009734:	2b00      	cmp	r3, #0
 8009736:	bfb8      	it	lt
 8009738:	f04f 33ff 	movlt.w	r3, #4294967295
 800973c:	3402      	adds	r4, #2
 800973e:	9305      	str	r3, [sp, #20]
 8009740:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800980c <_svfiprintf_r+0x1fc>
 8009744:	7821      	ldrb	r1, [r4, #0]
 8009746:	2203      	movs	r2, #3
 8009748:	4650      	mov	r0, sl
 800974a:	f7f6 fd61 	bl	8000210 <memchr>
 800974e:	b140      	cbz	r0, 8009762 <_svfiprintf_r+0x152>
 8009750:	2340      	movs	r3, #64	; 0x40
 8009752:	eba0 000a 	sub.w	r0, r0, sl
 8009756:	fa03 f000 	lsl.w	r0, r3, r0
 800975a:	9b04      	ldr	r3, [sp, #16]
 800975c:	4303      	orrs	r3, r0
 800975e:	3401      	adds	r4, #1
 8009760:	9304      	str	r3, [sp, #16]
 8009762:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009766:	4826      	ldr	r0, [pc, #152]	; (8009800 <_svfiprintf_r+0x1f0>)
 8009768:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800976c:	2206      	movs	r2, #6
 800976e:	f7f6 fd4f 	bl	8000210 <memchr>
 8009772:	2800      	cmp	r0, #0
 8009774:	d038      	beq.n	80097e8 <_svfiprintf_r+0x1d8>
 8009776:	4b23      	ldr	r3, [pc, #140]	; (8009804 <_svfiprintf_r+0x1f4>)
 8009778:	bb1b      	cbnz	r3, 80097c2 <_svfiprintf_r+0x1b2>
 800977a:	9b03      	ldr	r3, [sp, #12]
 800977c:	3307      	adds	r3, #7
 800977e:	f023 0307 	bic.w	r3, r3, #7
 8009782:	3308      	adds	r3, #8
 8009784:	9303      	str	r3, [sp, #12]
 8009786:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009788:	4433      	add	r3, r6
 800978a:	9309      	str	r3, [sp, #36]	; 0x24
 800978c:	e767      	b.n	800965e <_svfiprintf_r+0x4e>
 800978e:	fb0c 3202 	mla	r2, ip, r2, r3
 8009792:	460c      	mov	r4, r1
 8009794:	2001      	movs	r0, #1
 8009796:	e7a5      	b.n	80096e4 <_svfiprintf_r+0xd4>
 8009798:	2300      	movs	r3, #0
 800979a:	3401      	adds	r4, #1
 800979c:	9305      	str	r3, [sp, #20]
 800979e:	4619      	mov	r1, r3
 80097a0:	f04f 0c0a 	mov.w	ip, #10
 80097a4:	4620      	mov	r0, r4
 80097a6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80097aa:	3a30      	subs	r2, #48	; 0x30
 80097ac:	2a09      	cmp	r2, #9
 80097ae:	d903      	bls.n	80097b8 <_svfiprintf_r+0x1a8>
 80097b0:	2b00      	cmp	r3, #0
 80097b2:	d0c5      	beq.n	8009740 <_svfiprintf_r+0x130>
 80097b4:	9105      	str	r1, [sp, #20]
 80097b6:	e7c3      	b.n	8009740 <_svfiprintf_r+0x130>
 80097b8:	fb0c 2101 	mla	r1, ip, r1, r2
 80097bc:	4604      	mov	r4, r0
 80097be:	2301      	movs	r3, #1
 80097c0:	e7f0      	b.n	80097a4 <_svfiprintf_r+0x194>
 80097c2:	ab03      	add	r3, sp, #12
 80097c4:	9300      	str	r3, [sp, #0]
 80097c6:	462a      	mov	r2, r5
 80097c8:	4b0f      	ldr	r3, [pc, #60]	; (8009808 <_svfiprintf_r+0x1f8>)
 80097ca:	a904      	add	r1, sp, #16
 80097cc:	4638      	mov	r0, r7
 80097ce:	f7fd fff1 	bl	80077b4 <_printf_float>
 80097d2:	1c42      	adds	r2, r0, #1
 80097d4:	4606      	mov	r6, r0
 80097d6:	d1d6      	bne.n	8009786 <_svfiprintf_r+0x176>
 80097d8:	89ab      	ldrh	r3, [r5, #12]
 80097da:	065b      	lsls	r3, r3, #25
 80097dc:	f53f af2c 	bmi.w	8009638 <_svfiprintf_r+0x28>
 80097e0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80097e2:	b01d      	add	sp, #116	; 0x74
 80097e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80097e8:	ab03      	add	r3, sp, #12
 80097ea:	9300      	str	r3, [sp, #0]
 80097ec:	462a      	mov	r2, r5
 80097ee:	4b06      	ldr	r3, [pc, #24]	; (8009808 <_svfiprintf_r+0x1f8>)
 80097f0:	a904      	add	r1, sp, #16
 80097f2:	4638      	mov	r0, r7
 80097f4:	f7fe fa82 	bl	8007cfc <_printf_i>
 80097f8:	e7eb      	b.n	80097d2 <_svfiprintf_r+0x1c2>
 80097fa:	bf00      	nop
 80097fc:	0800d49c 	.word	0x0800d49c
 8009800:	0800d4a6 	.word	0x0800d4a6
 8009804:	080077b5 	.word	0x080077b5
 8009808:	08009559 	.word	0x08009559
 800980c:	0800d4a2 	.word	0x0800d4a2

08009810 <_sungetc_r>:
 8009810:	b538      	push	{r3, r4, r5, lr}
 8009812:	1c4b      	adds	r3, r1, #1
 8009814:	4614      	mov	r4, r2
 8009816:	d103      	bne.n	8009820 <_sungetc_r+0x10>
 8009818:	f04f 35ff 	mov.w	r5, #4294967295
 800981c:	4628      	mov	r0, r5
 800981e:	bd38      	pop	{r3, r4, r5, pc}
 8009820:	8993      	ldrh	r3, [r2, #12]
 8009822:	f023 0320 	bic.w	r3, r3, #32
 8009826:	8193      	strh	r3, [r2, #12]
 8009828:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800982a:	6852      	ldr	r2, [r2, #4]
 800982c:	b2cd      	uxtb	r5, r1
 800982e:	b18b      	cbz	r3, 8009854 <_sungetc_r+0x44>
 8009830:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8009832:	4293      	cmp	r3, r2
 8009834:	dd08      	ble.n	8009848 <_sungetc_r+0x38>
 8009836:	6823      	ldr	r3, [r4, #0]
 8009838:	1e5a      	subs	r2, r3, #1
 800983a:	6022      	str	r2, [r4, #0]
 800983c:	f803 5c01 	strb.w	r5, [r3, #-1]
 8009840:	6863      	ldr	r3, [r4, #4]
 8009842:	3301      	adds	r3, #1
 8009844:	6063      	str	r3, [r4, #4]
 8009846:	e7e9      	b.n	800981c <_sungetc_r+0xc>
 8009848:	4621      	mov	r1, r4
 800984a:	f000 fc47 	bl	800a0dc <__submore>
 800984e:	2800      	cmp	r0, #0
 8009850:	d0f1      	beq.n	8009836 <_sungetc_r+0x26>
 8009852:	e7e1      	b.n	8009818 <_sungetc_r+0x8>
 8009854:	6921      	ldr	r1, [r4, #16]
 8009856:	6823      	ldr	r3, [r4, #0]
 8009858:	b151      	cbz	r1, 8009870 <_sungetc_r+0x60>
 800985a:	4299      	cmp	r1, r3
 800985c:	d208      	bcs.n	8009870 <_sungetc_r+0x60>
 800985e:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8009862:	42a9      	cmp	r1, r5
 8009864:	d104      	bne.n	8009870 <_sungetc_r+0x60>
 8009866:	3b01      	subs	r3, #1
 8009868:	3201      	adds	r2, #1
 800986a:	6023      	str	r3, [r4, #0]
 800986c:	6062      	str	r2, [r4, #4]
 800986e:	e7d5      	b.n	800981c <_sungetc_r+0xc>
 8009870:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8009874:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009878:	6363      	str	r3, [r4, #52]	; 0x34
 800987a:	2303      	movs	r3, #3
 800987c:	63a3      	str	r3, [r4, #56]	; 0x38
 800987e:	4623      	mov	r3, r4
 8009880:	f803 5f46 	strb.w	r5, [r3, #70]!
 8009884:	6023      	str	r3, [r4, #0]
 8009886:	2301      	movs	r3, #1
 8009888:	e7dc      	b.n	8009844 <_sungetc_r+0x34>

0800988a <__ssrefill_r>:
 800988a:	b510      	push	{r4, lr}
 800988c:	460c      	mov	r4, r1
 800988e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8009890:	b169      	cbz	r1, 80098ae <__ssrefill_r+0x24>
 8009892:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009896:	4299      	cmp	r1, r3
 8009898:	d001      	beq.n	800989e <__ssrefill_r+0x14>
 800989a:	f7fd fe0b 	bl	80074b4 <_free_r>
 800989e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80098a0:	6063      	str	r3, [r4, #4]
 80098a2:	2000      	movs	r0, #0
 80098a4:	6360      	str	r0, [r4, #52]	; 0x34
 80098a6:	b113      	cbz	r3, 80098ae <__ssrefill_r+0x24>
 80098a8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80098aa:	6023      	str	r3, [r4, #0]
 80098ac:	bd10      	pop	{r4, pc}
 80098ae:	6923      	ldr	r3, [r4, #16]
 80098b0:	6023      	str	r3, [r4, #0]
 80098b2:	2300      	movs	r3, #0
 80098b4:	6063      	str	r3, [r4, #4]
 80098b6:	89a3      	ldrh	r3, [r4, #12]
 80098b8:	f043 0320 	orr.w	r3, r3, #32
 80098bc:	81a3      	strh	r3, [r4, #12]
 80098be:	f04f 30ff 	mov.w	r0, #4294967295
 80098c2:	e7f3      	b.n	80098ac <__ssrefill_r+0x22>

080098c4 <__ssvfiscanf_r>:
 80098c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80098c8:	460c      	mov	r4, r1
 80098ca:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 80098ce:	2100      	movs	r1, #0
 80098d0:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 80098d4:	49a6      	ldr	r1, [pc, #664]	; (8009b70 <__ssvfiscanf_r+0x2ac>)
 80098d6:	91a0      	str	r1, [sp, #640]	; 0x280
 80098d8:	f10d 0804 	add.w	r8, sp, #4
 80098dc:	49a5      	ldr	r1, [pc, #660]	; (8009b74 <__ssvfiscanf_r+0x2b0>)
 80098de:	4fa6      	ldr	r7, [pc, #664]	; (8009b78 <__ssvfiscanf_r+0x2b4>)
 80098e0:	f8df 9298 	ldr.w	r9, [pc, #664]	; 8009b7c <__ssvfiscanf_r+0x2b8>
 80098e4:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 80098e8:	4606      	mov	r6, r0
 80098ea:	91a1      	str	r1, [sp, #644]	; 0x284
 80098ec:	9300      	str	r3, [sp, #0]
 80098ee:	7813      	ldrb	r3, [r2, #0]
 80098f0:	2b00      	cmp	r3, #0
 80098f2:	f000 815a 	beq.w	8009baa <__ssvfiscanf_r+0x2e6>
 80098f6:	5dd9      	ldrb	r1, [r3, r7]
 80098f8:	f011 0108 	ands.w	r1, r1, #8
 80098fc:	f102 0501 	add.w	r5, r2, #1
 8009900:	d019      	beq.n	8009936 <__ssvfiscanf_r+0x72>
 8009902:	6863      	ldr	r3, [r4, #4]
 8009904:	2b00      	cmp	r3, #0
 8009906:	dd0f      	ble.n	8009928 <__ssvfiscanf_r+0x64>
 8009908:	6823      	ldr	r3, [r4, #0]
 800990a:	781a      	ldrb	r2, [r3, #0]
 800990c:	5cba      	ldrb	r2, [r7, r2]
 800990e:	0712      	lsls	r2, r2, #28
 8009910:	d401      	bmi.n	8009916 <__ssvfiscanf_r+0x52>
 8009912:	462a      	mov	r2, r5
 8009914:	e7eb      	b.n	80098ee <__ssvfiscanf_r+0x2a>
 8009916:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8009918:	3201      	adds	r2, #1
 800991a:	9245      	str	r2, [sp, #276]	; 0x114
 800991c:	6862      	ldr	r2, [r4, #4]
 800991e:	3301      	adds	r3, #1
 8009920:	3a01      	subs	r2, #1
 8009922:	6062      	str	r2, [r4, #4]
 8009924:	6023      	str	r3, [r4, #0]
 8009926:	e7ec      	b.n	8009902 <__ssvfiscanf_r+0x3e>
 8009928:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800992a:	4621      	mov	r1, r4
 800992c:	4630      	mov	r0, r6
 800992e:	4798      	blx	r3
 8009930:	2800      	cmp	r0, #0
 8009932:	d0e9      	beq.n	8009908 <__ssvfiscanf_r+0x44>
 8009934:	e7ed      	b.n	8009912 <__ssvfiscanf_r+0x4e>
 8009936:	2b25      	cmp	r3, #37	; 0x25
 8009938:	d012      	beq.n	8009960 <__ssvfiscanf_r+0x9c>
 800993a:	469a      	mov	sl, r3
 800993c:	6863      	ldr	r3, [r4, #4]
 800993e:	2b00      	cmp	r3, #0
 8009940:	f340 8091 	ble.w	8009a66 <__ssvfiscanf_r+0x1a2>
 8009944:	6822      	ldr	r2, [r4, #0]
 8009946:	7813      	ldrb	r3, [r2, #0]
 8009948:	4553      	cmp	r3, sl
 800994a:	f040 812e 	bne.w	8009baa <__ssvfiscanf_r+0x2e6>
 800994e:	6863      	ldr	r3, [r4, #4]
 8009950:	3b01      	subs	r3, #1
 8009952:	6063      	str	r3, [r4, #4]
 8009954:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8009956:	3201      	adds	r2, #1
 8009958:	3301      	adds	r3, #1
 800995a:	6022      	str	r2, [r4, #0]
 800995c:	9345      	str	r3, [sp, #276]	; 0x114
 800995e:	e7d8      	b.n	8009912 <__ssvfiscanf_r+0x4e>
 8009960:	9141      	str	r1, [sp, #260]	; 0x104
 8009962:	9143      	str	r1, [sp, #268]	; 0x10c
 8009964:	7853      	ldrb	r3, [r2, #1]
 8009966:	2b2a      	cmp	r3, #42	; 0x2a
 8009968:	bf02      	ittt	eq
 800996a:	2310      	moveq	r3, #16
 800996c:	1c95      	addeq	r5, r2, #2
 800996e:	9341      	streq	r3, [sp, #260]	; 0x104
 8009970:	220a      	movs	r2, #10
 8009972:	46aa      	mov	sl, r5
 8009974:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8009978:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800997c:	2b09      	cmp	r3, #9
 800997e:	d91d      	bls.n	80099bc <__ssvfiscanf_r+0xf8>
 8009980:	487e      	ldr	r0, [pc, #504]	; (8009b7c <__ssvfiscanf_r+0x2b8>)
 8009982:	2203      	movs	r2, #3
 8009984:	f7f6 fc44 	bl	8000210 <memchr>
 8009988:	b140      	cbz	r0, 800999c <__ssvfiscanf_r+0xd8>
 800998a:	2301      	movs	r3, #1
 800998c:	eba0 0009 	sub.w	r0, r0, r9
 8009990:	fa03 f000 	lsl.w	r0, r3, r0
 8009994:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8009996:	4318      	orrs	r0, r3
 8009998:	9041      	str	r0, [sp, #260]	; 0x104
 800999a:	4655      	mov	r5, sl
 800999c:	f815 3b01 	ldrb.w	r3, [r5], #1
 80099a0:	2b78      	cmp	r3, #120	; 0x78
 80099a2:	d806      	bhi.n	80099b2 <__ssvfiscanf_r+0xee>
 80099a4:	2b57      	cmp	r3, #87	; 0x57
 80099a6:	d810      	bhi.n	80099ca <__ssvfiscanf_r+0x106>
 80099a8:	2b25      	cmp	r3, #37	; 0x25
 80099aa:	d0c6      	beq.n	800993a <__ssvfiscanf_r+0x76>
 80099ac:	d856      	bhi.n	8009a5c <__ssvfiscanf_r+0x198>
 80099ae:	2b00      	cmp	r3, #0
 80099b0:	d064      	beq.n	8009a7c <__ssvfiscanf_r+0x1b8>
 80099b2:	2303      	movs	r3, #3
 80099b4:	9347      	str	r3, [sp, #284]	; 0x11c
 80099b6:	230a      	movs	r3, #10
 80099b8:	9342      	str	r3, [sp, #264]	; 0x108
 80099ba:	e071      	b.n	8009aa0 <__ssvfiscanf_r+0x1dc>
 80099bc:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 80099be:	fb02 1103 	mla	r1, r2, r3, r1
 80099c2:	3930      	subs	r1, #48	; 0x30
 80099c4:	9143      	str	r1, [sp, #268]	; 0x10c
 80099c6:	4655      	mov	r5, sl
 80099c8:	e7d3      	b.n	8009972 <__ssvfiscanf_r+0xae>
 80099ca:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 80099ce:	2a20      	cmp	r2, #32
 80099d0:	d8ef      	bhi.n	80099b2 <__ssvfiscanf_r+0xee>
 80099d2:	a101      	add	r1, pc, #4	; (adr r1, 80099d8 <__ssvfiscanf_r+0x114>)
 80099d4:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80099d8:	08009a8b 	.word	0x08009a8b
 80099dc:	080099b3 	.word	0x080099b3
 80099e0:	080099b3 	.word	0x080099b3
 80099e4:	08009ae9 	.word	0x08009ae9
 80099e8:	080099b3 	.word	0x080099b3
 80099ec:	080099b3 	.word	0x080099b3
 80099f0:	080099b3 	.word	0x080099b3
 80099f4:	080099b3 	.word	0x080099b3
 80099f8:	080099b3 	.word	0x080099b3
 80099fc:	080099b3 	.word	0x080099b3
 8009a00:	080099b3 	.word	0x080099b3
 8009a04:	08009aff 	.word	0x08009aff
 8009a08:	08009ad5 	.word	0x08009ad5
 8009a0c:	08009a63 	.word	0x08009a63
 8009a10:	08009a63 	.word	0x08009a63
 8009a14:	08009a63 	.word	0x08009a63
 8009a18:	080099b3 	.word	0x080099b3
 8009a1c:	08009ad9 	.word	0x08009ad9
 8009a20:	080099b3 	.word	0x080099b3
 8009a24:	080099b3 	.word	0x080099b3
 8009a28:	080099b3 	.word	0x080099b3
 8009a2c:	080099b3 	.word	0x080099b3
 8009a30:	08009b0f 	.word	0x08009b0f
 8009a34:	08009ae1 	.word	0x08009ae1
 8009a38:	08009a83 	.word	0x08009a83
 8009a3c:	080099b3 	.word	0x080099b3
 8009a40:	080099b3 	.word	0x080099b3
 8009a44:	08009b0b 	.word	0x08009b0b
 8009a48:	080099b3 	.word	0x080099b3
 8009a4c:	08009ad5 	.word	0x08009ad5
 8009a50:	080099b3 	.word	0x080099b3
 8009a54:	080099b3 	.word	0x080099b3
 8009a58:	08009a8b 	.word	0x08009a8b
 8009a5c:	3b45      	subs	r3, #69	; 0x45
 8009a5e:	2b02      	cmp	r3, #2
 8009a60:	d8a7      	bhi.n	80099b2 <__ssvfiscanf_r+0xee>
 8009a62:	2305      	movs	r3, #5
 8009a64:	e01b      	b.n	8009a9e <__ssvfiscanf_r+0x1da>
 8009a66:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8009a68:	4621      	mov	r1, r4
 8009a6a:	4630      	mov	r0, r6
 8009a6c:	4798      	blx	r3
 8009a6e:	2800      	cmp	r0, #0
 8009a70:	f43f af68 	beq.w	8009944 <__ssvfiscanf_r+0x80>
 8009a74:	9844      	ldr	r0, [sp, #272]	; 0x110
 8009a76:	2800      	cmp	r0, #0
 8009a78:	f040 808d 	bne.w	8009b96 <__ssvfiscanf_r+0x2d2>
 8009a7c:	f04f 30ff 	mov.w	r0, #4294967295
 8009a80:	e08f      	b.n	8009ba2 <__ssvfiscanf_r+0x2de>
 8009a82:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8009a84:	f042 0220 	orr.w	r2, r2, #32
 8009a88:	9241      	str	r2, [sp, #260]	; 0x104
 8009a8a:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8009a8c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009a90:	9241      	str	r2, [sp, #260]	; 0x104
 8009a92:	2210      	movs	r2, #16
 8009a94:	2b6f      	cmp	r3, #111	; 0x6f
 8009a96:	9242      	str	r2, [sp, #264]	; 0x108
 8009a98:	bf34      	ite	cc
 8009a9a:	2303      	movcc	r3, #3
 8009a9c:	2304      	movcs	r3, #4
 8009a9e:	9347      	str	r3, [sp, #284]	; 0x11c
 8009aa0:	6863      	ldr	r3, [r4, #4]
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	dd42      	ble.n	8009b2c <__ssvfiscanf_r+0x268>
 8009aa6:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8009aa8:	0659      	lsls	r1, r3, #25
 8009aaa:	d404      	bmi.n	8009ab6 <__ssvfiscanf_r+0x1f2>
 8009aac:	6823      	ldr	r3, [r4, #0]
 8009aae:	781a      	ldrb	r2, [r3, #0]
 8009ab0:	5cba      	ldrb	r2, [r7, r2]
 8009ab2:	0712      	lsls	r2, r2, #28
 8009ab4:	d441      	bmi.n	8009b3a <__ssvfiscanf_r+0x276>
 8009ab6:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8009ab8:	2b02      	cmp	r3, #2
 8009aba:	dc50      	bgt.n	8009b5e <__ssvfiscanf_r+0x29a>
 8009abc:	466b      	mov	r3, sp
 8009abe:	4622      	mov	r2, r4
 8009ac0:	a941      	add	r1, sp, #260	; 0x104
 8009ac2:	4630      	mov	r0, r6
 8009ac4:	f000 f876 	bl	8009bb4 <_scanf_chars>
 8009ac8:	2801      	cmp	r0, #1
 8009aca:	d06e      	beq.n	8009baa <__ssvfiscanf_r+0x2e6>
 8009acc:	2802      	cmp	r0, #2
 8009ace:	f47f af20 	bne.w	8009912 <__ssvfiscanf_r+0x4e>
 8009ad2:	e7cf      	b.n	8009a74 <__ssvfiscanf_r+0x1b0>
 8009ad4:	220a      	movs	r2, #10
 8009ad6:	e7dd      	b.n	8009a94 <__ssvfiscanf_r+0x1d0>
 8009ad8:	2300      	movs	r3, #0
 8009ada:	9342      	str	r3, [sp, #264]	; 0x108
 8009adc:	2303      	movs	r3, #3
 8009ade:	e7de      	b.n	8009a9e <__ssvfiscanf_r+0x1da>
 8009ae0:	2308      	movs	r3, #8
 8009ae2:	9342      	str	r3, [sp, #264]	; 0x108
 8009ae4:	2304      	movs	r3, #4
 8009ae6:	e7da      	b.n	8009a9e <__ssvfiscanf_r+0x1da>
 8009ae8:	4629      	mov	r1, r5
 8009aea:	4640      	mov	r0, r8
 8009aec:	f000 f9c6 	bl	8009e7c <__sccl>
 8009af0:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8009af2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009af6:	9341      	str	r3, [sp, #260]	; 0x104
 8009af8:	4605      	mov	r5, r0
 8009afa:	2301      	movs	r3, #1
 8009afc:	e7cf      	b.n	8009a9e <__ssvfiscanf_r+0x1da>
 8009afe:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8009b00:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009b04:	9341      	str	r3, [sp, #260]	; 0x104
 8009b06:	2300      	movs	r3, #0
 8009b08:	e7c9      	b.n	8009a9e <__ssvfiscanf_r+0x1da>
 8009b0a:	2302      	movs	r3, #2
 8009b0c:	e7c7      	b.n	8009a9e <__ssvfiscanf_r+0x1da>
 8009b0e:	9841      	ldr	r0, [sp, #260]	; 0x104
 8009b10:	06c3      	lsls	r3, r0, #27
 8009b12:	f53f aefe 	bmi.w	8009912 <__ssvfiscanf_r+0x4e>
 8009b16:	9b00      	ldr	r3, [sp, #0]
 8009b18:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8009b1a:	1d19      	adds	r1, r3, #4
 8009b1c:	9100      	str	r1, [sp, #0]
 8009b1e:	681b      	ldr	r3, [r3, #0]
 8009b20:	f010 0f01 	tst.w	r0, #1
 8009b24:	bf14      	ite	ne
 8009b26:	801a      	strhne	r2, [r3, #0]
 8009b28:	601a      	streq	r2, [r3, #0]
 8009b2a:	e6f2      	b.n	8009912 <__ssvfiscanf_r+0x4e>
 8009b2c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8009b2e:	4621      	mov	r1, r4
 8009b30:	4630      	mov	r0, r6
 8009b32:	4798      	blx	r3
 8009b34:	2800      	cmp	r0, #0
 8009b36:	d0b6      	beq.n	8009aa6 <__ssvfiscanf_r+0x1e2>
 8009b38:	e79c      	b.n	8009a74 <__ssvfiscanf_r+0x1b0>
 8009b3a:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8009b3c:	3201      	adds	r2, #1
 8009b3e:	9245      	str	r2, [sp, #276]	; 0x114
 8009b40:	6862      	ldr	r2, [r4, #4]
 8009b42:	3a01      	subs	r2, #1
 8009b44:	2a00      	cmp	r2, #0
 8009b46:	6062      	str	r2, [r4, #4]
 8009b48:	dd02      	ble.n	8009b50 <__ssvfiscanf_r+0x28c>
 8009b4a:	3301      	adds	r3, #1
 8009b4c:	6023      	str	r3, [r4, #0]
 8009b4e:	e7ad      	b.n	8009aac <__ssvfiscanf_r+0x1e8>
 8009b50:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8009b52:	4621      	mov	r1, r4
 8009b54:	4630      	mov	r0, r6
 8009b56:	4798      	blx	r3
 8009b58:	2800      	cmp	r0, #0
 8009b5a:	d0a7      	beq.n	8009aac <__ssvfiscanf_r+0x1e8>
 8009b5c:	e78a      	b.n	8009a74 <__ssvfiscanf_r+0x1b0>
 8009b5e:	2b04      	cmp	r3, #4
 8009b60:	dc0e      	bgt.n	8009b80 <__ssvfiscanf_r+0x2bc>
 8009b62:	466b      	mov	r3, sp
 8009b64:	4622      	mov	r2, r4
 8009b66:	a941      	add	r1, sp, #260	; 0x104
 8009b68:	4630      	mov	r0, r6
 8009b6a:	f000 f87d 	bl	8009c68 <_scanf_i>
 8009b6e:	e7ab      	b.n	8009ac8 <__ssvfiscanf_r+0x204>
 8009b70:	08009811 	.word	0x08009811
 8009b74:	0800988b 	.word	0x0800988b
 8009b78:	0800d505 	.word	0x0800d505
 8009b7c:	0800d4a2 	.word	0x0800d4a2
 8009b80:	4b0b      	ldr	r3, [pc, #44]	; (8009bb0 <__ssvfiscanf_r+0x2ec>)
 8009b82:	2b00      	cmp	r3, #0
 8009b84:	f43f aec5 	beq.w	8009912 <__ssvfiscanf_r+0x4e>
 8009b88:	466b      	mov	r3, sp
 8009b8a:	4622      	mov	r2, r4
 8009b8c:	a941      	add	r1, sp, #260	; 0x104
 8009b8e:	4630      	mov	r0, r6
 8009b90:	f3af 8000 	nop.w
 8009b94:	e798      	b.n	8009ac8 <__ssvfiscanf_r+0x204>
 8009b96:	89a3      	ldrh	r3, [r4, #12]
 8009b98:	f013 0f40 	tst.w	r3, #64	; 0x40
 8009b9c:	bf18      	it	ne
 8009b9e:	f04f 30ff 	movne.w	r0, #4294967295
 8009ba2:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 8009ba6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009baa:	9844      	ldr	r0, [sp, #272]	; 0x110
 8009bac:	e7f9      	b.n	8009ba2 <__ssvfiscanf_r+0x2de>
 8009bae:	bf00      	nop
 8009bb0:	00000000 	.word	0x00000000

08009bb4 <_scanf_chars>:
 8009bb4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009bb8:	4615      	mov	r5, r2
 8009bba:	688a      	ldr	r2, [r1, #8]
 8009bbc:	4680      	mov	r8, r0
 8009bbe:	460c      	mov	r4, r1
 8009bc0:	b932      	cbnz	r2, 8009bd0 <_scanf_chars+0x1c>
 8009bc2:	698a      	ldr	r2, [r1, #24]
 8009bc4:	2a00      	cmp	r2, #0
 8009bc6:	bf0c      	ite	eq
 8009bc8:	2201      	moveq	r2, #1
 8009bca:	f04f 32ff 	movne.w	r2, #4294967295
 8009bce:	608a      	str	r2, [r1, #8]
 8009bd0:	6822      	ldr	r2, [r4, #0]
 8009bd2:	f8df 9090 	ldr.w	r9, [pc, #144]	; 8009c64 <_scanf_chars+0xb0>
 8009bd6:	06d1      	lsls	r1, r2, #27
 8009bd8:	bf5f      	itttt	pl
 8009bda:	681a      	ldrpl	r2, [r3, #0]
 8009bdc:	1d11      	addpl	r1, r2, #4
 8009bde:	6019      	strpl	r1, [r3, #0]
 8009be0:	6816      	ldrpl	r6, [r2, #0]
 8009be2:	2700      	movs	r7, #0
 8009be4:	69a0      	ldr	r0, [r4, #24]
 8009be6:	b188      	cbz	r0, 8009c0c <_scanf_chars+0x58>
 8009be8:	2801      	cmp	r0, #1
 8009bea:	d107      	bne.n	8009bfc <_scanf_chars+0x48>
 8009bec:	682a      	ldr	r2, [r5, #0]
 8009bee:	7811      	ldrb	r1, [r2, #0]
 8009bf0:	6962      	ldr	r2, [r4, #20]
 8009bf2:	5c52      	ldrb	r2, [r2, r1]
 8009bf4:	b952      	cbnz	r2, 8009c0c <_scanf_chars+0x58>
 8009bf6:	2f00      	cmp	r7, #0
 8009bf8:	d031      	beq.n	8009c5e <_scanf_chars+0xaa>
 8009bfa:	e022      	b.n	8009c42 <_scanf_chars+0x8e>
 8009bfc:	2802      	cmp	r0, #2
 8009bfe:	d120      	bne.n	8009c42 <_scanf_chars+0x8e>
 8009c00:	682b      	ldr	r3, [r5, #0]
 8009c02:	781b      	ldrb	r3, [r3, #0]
 8009c04:	f813 3009 	ldrb.w	r3, [r3, r9]
 8009c08:	071b      	lsls	r3, r3, #28
 8009c0a:	d41a      	bmi.n	8009c42 <_scanf_chars+0x8e>
 8009c0c:	6823      	ldr	r3, [r4, #0]
 8009c0e:	06da      	lsls	r2, r3, #27
 8009c10:	bf5e      	ittt	pl
 8009c12:	682b      	ldrpl	r3, [r5, #0]
 8009c14:	781b      	ldrbpl	r3, [r3, #0]
 8009c16:	f806 3b01 	strbpl.w	r3, [r6], #1
 8009c1a:	682a      	ldr	r2, [r5, #0]
 8009c1c:	686b      	ldr	r3, [r5, #4]
 8009c1e:	3201      	adds	r2, #1
 8009c20:	602a      	str	r2, [r5, #0]
 8009c22:	68a2      	ldr	r2, [r4, #8]
 8009c24:	3b01      	subs	r3, #1
 8009c26:	3a01      	subs	r2, #1
 8009c28:	606b      	str	r3, [r5, #4]
 8009c2a:	3701      	adds	r7, #1
 8009c2c:	60a2      	str	r2, [r4, #8]
 8009c2e:	b142      	cbz	r2, 8009c42 <_scanf_chars+0x8e>
 8009c30:	2b00      	cmp	r3, #0
 8009c32:	dcd7      	bgt.n	8009be4 <_scanf_chars+0x30>
 8009c34:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8009c38:	4629      	mov	r1, r5
 8009c3a:	4640      	mov	r0, r8
 8009c3c:	4798      	blx	r3
 8009c3e:	2800      	cmp	r0, #0
 8009c40:	d0d0      	beq.n	8009be4 <_scanf_chars+0x30>
 8009c42:	6823      	ldr	r3, [r4, #0]
 8009c44:	f013 0310 	ands.w	r3, r3, #16
 8009c48:	d105      	bne.n	8009c56 <_scanf_chars+0xa2>
 8009c4a:	68e2      	ldr	r2, [r4, #12]
 8009c4c:	3201      	adds	r2, #1
 8009c4e:	60e2      	str	r2, [r4, #12]
 8009c50:	69a2      	ldr	r2, [r4, #24]
 8009c52:	b102      	cbz	r2, 8009c56 <_scanf_chars+0xa2>
 8009c54:	7033      	strb	r3, [r6, #0]
 8009c56:	6923      	ldr	r3, [r4, #16]
 8009c58:	443b      	add	r3, r7
 8009c5a:	6123      	str	r3, [r4, #16]
 8009c5c:	2000      	movs	r0, #0
 8009c5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009c62:	bf00      	nop
 8009c64:	0800d505 	.word	0x0800d505

08009c68 <_scanf_i>:
 8009c68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c6c:	4698      	mov	r8, r3
 8009c6e:	4b76      	ldr	r3, [pc, #472]	; (8009e48 <_scanf_i+0x1e0>)
 8009c70:	460c      	mov	r4, r1
 8009c72:	4682      	mov	sl, r0
 8009c74:	4616      	mov	r6, r2
 8009c76:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8009c7a:	b087      	sub	sp, #28
 8009c7c:	ab03      	add	r3, sp, #12
 8009c7e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8009c82:	4b72      	ldr	r3, [pc, #456]	; (8009e4c <_scanf_i+0x1e4>)
 8009c84:	69a1      	ldr	r1, [r4, #24]
 8009c86:	4a72      	ldr	r2, [pc, #456]	; (8009e50 <_scanf_i+0x1e8>)
 8009c88:	2903      	cmp	r1, #3
 8009c8a:	bf18      	it	ne
 8009c8c:	461a      	movne	r2, r3
 8009c8e:	68a3      	ldr	r3, [r4, #8]
 8009c90:	9201      	str	r2, [sp, #4]
 8009c92:	1e5a      	subs	r2, r3, #1
 8009c94:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8009c98:	bf88      	it	hi
 8009c9a:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8009c9e:	4627      	mov	r7, r4
 8009ca0:	bf82      	ittt	hi
 8009ca2:	eb03 0905 	addhi.w	r9, r3, r5
 8009ca6:	f240 135d 	movwhi	r3, #349	; 0x15d
 8009caa:	60a3      	strhi	r3, [r4, #8]
 8009cac:	f857 3b1c 	ldr.w	r3, [r7], #28
 8009cb0:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8009cb4:	bf98      	it	ls
 8009cb6:	f04f 0900 	movls.w	r9, #0
 8009cba:	6023      	str	r3, [r4, #0]
 8009cbc:	463d      	mov	r5, r7
 8009cbe:	f04f 0b00 	mov.w	fp, #0
 8009cc2:	6831      	ldr	r1, [r6, #0]
 8009cc4:	ab03      	add	r3, sp, #12
 8009cc6:	7809      	ldrb	r1, [r1, #0]
 8009cc8:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8009ccc:	2202      	movs	r2, #2
 8009cce:	f7f6 fa9f 	bl	8000210 <memchr>
 8009cd2:	b328      	cbz	r0, 8009d20 <_scanf_i+0xb8>
 8009cd4:	f1bb 0f01 	cmp.w	fp, #1
 8009cd8:	d159      	bne.n	8009d8e <_scanf_i+0x126>
 8009cda:	6862      	ldr	r2, [r4, #4]
 8009cdc:	b92a      	cbnz	r2, 8009cea <_scanf_i+0x82>
 8009cde:	6822      	ldr	r2, [r4, #0]
 8009ce0:	2308      	movs	r3, #8
 8009ce2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009ce6:	6063      	str	r3, [r4, #4]
 8009ce8:	6022      	str	r2, [r4, #0]
 8009cea:	6822      	ldr	r2, [r4, #0]
 8009cec:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8009cf0:	6022      	str	r2, [r4, #0]
 8009cf2:	68a2      	ldr	r2, [r4, #8]
 8009cf4:	1e51      	subs	r1, r2, #1
 8009cf6:	60a1      	str	r1, [r4, #8]
 8009cf8:	b192      	cbz	r2, 8009d20 <_scanf_i+0xb8>
 8009cfa:	6832      	ldr	r2, [r6, #0]
 8009cfc:	1c51      	adds	r1, r2, #1
 8009cfe:	6031      	str	r1, [r6, #0]
 8009d00:	7812      	ldrb	r2, [r2, #0]
 8009d02:	f805 2b01 	strb.w	r2, [r5], #1
 8009d06:	6872      	ldr	r2, [r6, #4]
 8009d08:	3a01      	subs	r2, #1
 8009d0a:	2a00      	cmp	r2, #0
 8009d0c:	6072      	str	r2, [r6, #4]
 8009d0e:	dc07      	bgt.n	8009d20 <_scanf_i+0xb8>
 8009d10:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 8009d14:	4631      	mov	r1, r6
 8009d16:	4650      	mov	r0, sl
 8009d18:	4790      	blx	r2
 8009d1a:	2800      	cmp	r0, #0
 8009d1c:	f040 8085 	bne.w	8009e2a <_scanf_i+0x1c2>
 8009d20:	f10b 0b01 	add.w	fp, fp, #1
 8009d24:	f1bb 0f03 	cmp.w	fp, #3
 8009d28:	d1cb      	bne.n	8009cc2 <_scanf_i+0x5a>
 8009d2a:	6863      	ldr	r3, [r4, #4]
 8009d2c:	b90b      	cbnz	r3, 8009d32 <_scanf_i+0xca>
 8009d2e:	230a      	movs	r3, #10
 8009d30:	6063      	str	r3, [r4, #4]
 8009d32:	6863      	ldr	r3, [r4, #4]
 8009d34:	4947      	ldr	r1, [pc, #284]	; (8009e54 <_scanf_i+0x1ec>)
 8009d36:	6960      	ldr	r0, [r4, #20]
 8009d38:	1ac9      	subs	r1, r1, r3
 8009d3a:	f000 f89f 	bl	8009e7c <__sccl>
 8009d3e:	f04f 0b00 	mov.w	fp, #0
 8009d42:	68a3      	ldr	r3, [r4, #8]
 8009d44:	6822      	ldr	r2, [r4, #0]
 8009d46:	2b00      	cmp	r3, #0
 8009d48:	d03d      	beq.n	8009dc6 <_scanf_i+0x15e>
 8009d4a:	6831      	ldr	r1, [r6, #0]
 8009d4c:	6960      	ldr	r0, [r4, #20]
 8009d4e:	f891 c000 	ldrb.w	ip, [r1]
 8009d52:	f810 000c 	ldrb.w	r0, [r0, ip]
 8009d56:	2800      	cmp	r0, #0
 8009d58:	d035      	beq.n	8009dc6 <_scanf_i+0x15e>
 8009d5a:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 8009d5e:	d124      	bne.n	8009daa <_scanf_i+0x142>
 8009d60:	0510      	lsls	r0, r2, #20
 8009d62:	d522      	bpl.n	8009daa <_scanf_i+0x142>
 8009d64:	f10b 0b01 	add.w	fp, fp, #1
 8009d68:	f1b9 0f00 	cmp.w	r9, #0
 8009d6c:	d003      	beq.n	8009d76 <_scanf_i+0x10e>
 8009d6e:	3301      	adds	r3, #1
 8009d70:	f109 39ff 	add.w	r9, r9, #4294967295
 8009d74:	60a3      	str	r3, [r4, #8]
 8009d76:	6873      	ldr	r3, [r6, #4]
 8009d78:	3b01      	subs	r3, #1
 8009d7a:	2b00      	cmp	r3, #0
 8009d7c:	6073      	str	r3, [r6, #4]
 8009d7e:	dd1b      	ble.n	8009db8 <_scanf_i+0x150>
 8009d80:	6833      	ldr	r3, [r6, #0]
 8009d82:	3301      	adds	r3, #1
 8009d84:	6033      	str	r3, [r6, #0]
 8009d86:	68a3      	ldr	r3, [r4, #8]
 8009d88:	3b01      	subs	r3, #1
 8009d8a:	60a3      	str	r3, [r4, #8]
 8009d8c:	e7d9      	b.n	8009d42 <_scanf_i+0xda>
 8009d8e:	f1bb 0f02 	cmp.w	fp, #2
 8009d92:	d1ae      	bne.n	8009cf2 <_scanf_i+0x8a>
 8009d94:	6822      	ldr	r2, [r4, #0]
 8009d96:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8009d9a:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8009d9e:	d1bf      	bne.n	8009d20 <_scanf_i+0xb8>
 8009da0:	2310      	movs	r3, #16
 8009da2:	6063      	str	r3, [r4, #4]
 8009da4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009da8:	e7a2      	b.n	8009cf0 <_scanf_i+0x88>
 8009daa:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8009dae:	6022      	str	r2, [r4, #0]
 8009db0:	780b      	ldrb	r3, [r1, #0]
 8009db2:	f805 3b01 	strb.w	r3, [r5], #1
 8009db6:	e7de      	b.n	8009d76 <_scanf_i+0x10e>
 8009db8:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8009dbc:	4631      	mov	r1, r6
 8009dbe:	4650      	mov	r0, sl
 8009dc0:	4798      	blx	r3
 8009dc2:	2800      	cmp	r0, #0
 8009dc4:	d0df      	beq.n	8009d86 <_scanf_i+0x11e>
 8009dc6:	6823      	ldr	r3, [r4, #0]
 8009dc8:	05db      	lsls	r3, r3, #23
 8009dca:	d50d      	bpl.n	8009de8 <_scanf_i+0x180>
 8009dcc:	42bd      	cmp	r5, r7
 8009dce:	d909      	bls.n	8009de4 <_scanf_i+0x17c>
 8009dd0:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8009dd4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009dd8:	4632      	mov	r2, r6
 8009dda:	4650      	mov	r0, sl
 8009ddc:	4798      	blx	r3
 8009dde:	f105 39ff 	add.w	r9, r5, #4294967295
 8009de2:	464d      	mov	r5, r9
 8009de4:	42bd      	cmp	r5, r7
 8009de6:	d02d      	beq.n	8009e44 <_scanf_i+0x1dc>
 8009de8:	6822      	ldr	r2, [r4, #0]
 8009dea:	f012 0210 	ands.w	r2, r2, #16
 8009dee:	d113      	bne.n	8009e18 <_scanf_i+0x1b0>
 8009df0:	702a      	strb	r2, [r5, #0]
 8009df2:	6863      	ldr	r3, [r4, #4]
 8009df4:	9e01      	ldr	r6, [sp, #4]
 8009df6:	4639      	mov	r1, r7
 8009df8:	4650      	mov	r0, sl
 8009dfa:	47b0      	blx	r6
 8009dfc:	6821      	ldr	r1, [r4, #0]
 8009dfe:	f8d8 3000 	ldr.w	r3, [r8]
 8009e02:	f011 0f20 	tst.w	r1, #32
 8009e06:	d013      	beq.n	8009e30 <_scanf_i+0x1c8>
 8009e08:	1d1a      	adds	r2, r3, #4
 8009e0a:	f8c8 2000 	str.w	r2, [r8]
 8009e0e:	681b      	ldr	r3, [r3, #0]
 8009e10:	6018      	str	r0, [r3, #0]
 8009e12:	68e3      	ldr	r3, [r4, #12]
 8009e14:	3301      	adds	r3, #1
 8009e16:	60e3      	str	r3, [r4, #12]
 8009e18:	1bed      	subs	r5, r5, r7
 8009e1a:	44ab      	add	fp, r5
 8009e1c:	6925      	ldr	r5, [r4, #16]
 8009e1e:	445d      	add	r5, fp
 8009e20:	6125      	str	r5, [r4, #16]
 8009e22:	2000      	movs	r0, #0
 8009e24:	b007      	add	sp, #28
 8009e26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e2a:	f04f 0b00 	mov.w	fp, #0
 8009e2e:	e7ca      	b.n	8009dc6 <_scanf_i+0x15e>
 8009e30:	1d1a      	adds	r2, r3, #4
 8009e32:	f8c8 2000 	str.w	r2, [r8]
 8009e36:	681b      	ldr	r3, [r3, #0]
 8009e38:	f011 0f01 	tst.w	r1, #1
 8009e3c:	bf14      	ite	ne
 8009e3e:	8018      	strhne	r0, [r3, #0]
 8009e40:	6018      	streq	r0, [r3, #0]
 8009e42:	e7e6      	b.n	8009e12 <_scanf_i+0x1aa>
 8009e44:	2001      	movs	r0, #1
 8009e46:	e7ed      	b.n	8009e24 <_scanf_i+0x1bc>
 8009e48:	0800d260 	.word	0x0800d260
 8009e4c:	0800a0d9 	.word	0x0800a0d9
 8009e50:	08009ff1 	.word	0x08009ff1
 8009e54:	0800d4c6 	.word	0x0800d4c6

08009e58 <_read_r>:
 8009e58:	b538      	push	{r3, r4, r5, lr}
 8009e5a:	4d07      	ldr	r5, [pc, #28]	; (8009e78 <_read_r+0x20>)
 8009e5c:	4604      	mov	r4, r0
 8009e5e:	4608      	mov	r0, r1
 8009e60:	4611      	mov	r1, r2
 8009e62:	2200      	movs	r2, #0
 8009e64:	602a      	str	r2, [r5, #0]
 8009e66:	461a      	mov	r2, r3
 8009e68:	f7f8 fff2 	bl	8002e50 <_read>
 8009e6c:	1c43      	adds	r3, r0, #1
 8009e6e:	d102      	bne.n	8009e76 <_read_r+0x1e>
 8009e70:	682b      	ldr	r3, [r5, #0]
 8009e72:	b103      	cbz	r3, 8009e76 <_read_r+0x1e>
 8009e74:	6023      	str	r3, [r4, #0]
 8009e76:	bd38      	pop	{r3, r4, r5, pc}
 8009e78:	2000063c 	.word	0x2000063c

08009e7c <__sccl>:
 8009e7c:	b570      	push	{r4, r5, r6, lr}
 8009e7e:	780b      	ldrb	r3, [r1, #0]
 8009e80:	4604      	mov	r4, r0
 8009e82:	2b5e      	cmp	r3, #94	; 0x5e
 8009e84:	bf0b      	itete	eq
 8009e86:	784b      	ldrbeq	r3, [r1, #1]
 8009e88:	1c48      	addne	r0, r1, #1
 8009e8a:	1c88      	addeq	r0, r1, #2
 8009e8c:	2200      	movne	r2, #0
 8009e8e:	bf08      	it	eq
 8009e90:	2201      	moveq	r2, #1
 8009e92:	1e61      	subs	r1, r4, #1
 8009e94:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 8009e98:	f801 2f01 	strb.w	r2, [r1, #1]!
 8009e9c:	42a9      	cmp	r1, r5
 8009e9e:	d1fb      	bne.n	8009e98 <__sccl+0x1c>
 8009ea0:	b90b      	cbnz	r3, 8009ea6 <__sccl+0x2a>
 8009ea2:	3801      	subs	r0, #1
 8009ea4:	bd70      	pop	{r4, r5, r6, pc}
 8009ea6:	f082 0201 	eor.w	r2, r2, #1
 8009eaa:	54e2      	strb	r2, [r4, r3]
 8009eac:	4605      	mov	r5, r0
 8009eae:	4628      	mov	r0, r5
 8009eb0:	f810 1b01 	ldrb.w	r1, [r0], #1
 8009eb4:	292d      	cmp	r1, #45	; 0x2d
 8009eb6:	d006      	beq.n	8009ec6 <__sccl+0x4a>
 8009eb8:	295d      	cmp	r1, #93	; 0x5d
 8009eba:	d0f3      	beq.n	8009ea4 <__sccl+0x28>
 8009ebc:	b909      	cbnz	r1, 8009ec2 <__sccl+0x46>
 8009ebe:	4628      	mov	r0, r5
 8009ec0:	e7f0      	b.n	8009ea4 <__sccl+0x28>
 8009ec2:	460b      	mov	r3, r1
 8009ec4:	e7f1      	b.n	8009eaa <__sccl+0x2e>
 8009ec6:	786e      	ldrb	r6, [r5, #1]
 8009ec8:	2e5d      	cmp	r6, #93	; 0x5d
 8009eca:	d0fa      	beq.n	8009ec2 <__sccl+0x46>
 8009ecc:	42b3      	cmp	r3, r6
 8009ece:	dcf8      	bgt.n	8009ec2 <__sccl+0x46>
 8009ed0:	3502      	adds	r5, #2
 8009ed2:	4619      	mov	r1, r3
 8009ed4:	3101      	adds	r1, #1
 8009ed6:	428e      	cmp	r6, r1
 8009ed8:	5462      	strb	r2, [r4, r1]
 8009eda:	dcfb      	bgt.n	8009ed4 <__sccl+0x58>
 8009edc:	1af1      	subs	r1, r6, r3
 8009ede:	3901      	subs	r1, #1
 8009ee0:	1c58      	adds	r0, r3, #1
 8009ee2:	42b3      	cmp	r3, r6
 8009ee4:	bfa8      	it	ge
 8009ee6:	2100      	movge	r1, #0
 8009ee8:	1843      	adds	r3, r0, r1
 8009eea:	e7e0      	b.n	8009eae <__sccl+0x32>

08009eec <_strtol_l.constprop.0>:
 8009eec:	2b01      	cmp	r3, #1
 8009eee:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009ef2:	d001      	beq.n	8009ef8 <_strtol_l.constprop.0+0xc>
 8009ef4:	2b24      	cmp	r3, #36	; 0x24
 8009ef6:	d906      	bls.n	8009f06 <_strtol_l.constprop.0+0x1a>
 8009ef8:	f7fd faa2 	bl	8007440 <__errno>
 8009efc:	2316      	movs	r3, #22
 8009efe:	6003      	str	r3, [r0, #0]
 8009f00:	2000      	movs	r0, #0
 8009f02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009f06:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8009fec <_strtol_l.constprop.0+0x100>
 8009f0a:	460d      	mov	r5, r1
 8009f0c:	462e      	mov	r6, r5
 8009f0e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009f12:	f814 700c 	ldrb.w	r7, [r4, ip]
 8009f16:	f017 0708 	ands.w	r7, r7, #8
 8009f1a:	d1f7      	bne.n	8009f0c <_strtol_l.constprop.0+0x20>
 8009f1c:	2c2d      	cmp	r4, #45	; 0x2d
 8009f1e:	d132      	bne.n	8009f86 <_strtol_l.constprop.0+0x9a>
 8009f20:	782c      	ldrb	r4, [r5, #0]
 8009f22:	2701      	movs	r7, #1
 8009f24:	1cb5      	adds	r5, r6, #2
 8009f26:	2b00      	cmp	r3, #0
 8009f28:	d05b      	beq.n	8009fe2 <_strtol_l.constprop.0+0xf6>
 8009f2a:	2b10      	cmp	r3, #16
 8009f2c:	d109      	bne.n	8009f42 <_strtol_l.constprop.0+0x56>
 8009f2e:	2c30      	cmp	r4, #48	; 0x30
 8009f30:	d107      	bne.n	8009f42 <_strtol_l.constprop.0+0x56>
 8009f32:	782c      	ldrb	r4, [r5, #0]
 8009f34:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8009f38:	2c58      	cmp	r4, #88	; 0x58
 8009f3a:	d14d      	bne.n	8009fd8 <_strtol_l.constprop.0+0xec>
 8009f3c:	786c      	ldrb	r4, [r5, #1]
 8009f3e:	2310      	movs	r3, #16
 8009f40:	3502      	adds	r5, #2
 8009f42:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8009f46:	f108 38ff 	add.w	r8, r8, #4294967295
 8009f4a:	f04f 0c00 	mov.w	ip, #0
 8009f4e:	fbb8 f9f3 	udiv	r9, r8, r3
 8009f52:	4666      	mov	r6, ip
 8009f54:	fb03 8a19 	mls	sl, r3, r9, r8
 8009f58:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8009f5c:	f1be 0f09 	cmp.w	lr, #9
 8009f60:	d816      	bhi.n	8009f90 <_strtol_l.constprop.0+0xa4>
 8009f62:	4674      	mov	r4, lr
 8009f64:	42a3      	cmp	r3, r4
 8009f66:	dd24      	ble.n	8009fb2 <_strtol_l.constprop.0+0xc6>
 8009f68:	f1bc 0f00 	cmp.w	ip, #0
 8009f6c:	db1e      	blt.n	8009fac <_strtol_l.constprop.0+0xc0>
 8009f6e:	45b1      	cmp	r9, r6
 8009f70:	d31c      	bcc.n	8009fac <_strtol_l.constprop.0+0xc0>
 8009f72:	d101      	bne.n	8009f78 <_strtol_l.constprop.0+0x8c>
 8009f74:	45a2      	cmp	sl, r4
 8009f76:	db19      	blt.n	8009fac <_strtol_l.constprop.0+0xc0>
 8009f78:	fb06 4603 	mla	r6, r6, r3, r4
 8009f7c:	f04f 0c01 	mov.w	ip, #1
 8009f80:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009f84:	e7e8      	b.n	8009f58 <_strtol_l.constprop.0+0x6c>
 8009f86:	2c2b      	cmp	r4, #43	; 0x2b
 8009f88:	bf04      	itt	eq
 8009f8a:	782c      	ldrbeq	r4, [r5, #0]
 8009f8c:	1cb5      	addeq	r5, r6, #2
 8009f8e:	e7ca      	b.n	8009f26 <_strtol_l.constprop.0+0x3a>
 8009f90:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8009f94:	f1be 0f19 	cmp.w	lr, #25
 8009f98:	d801      	bhi.n	8009f9e <_strtol_l.constprop.0+0xb2>
 8009f9a:	3c37      	subs	r4, #55	; 0x37
 8009f9c:	e7e2      	b.n	8009f64 <_strtol_l.constprop.0+0x78>
 8009f9e:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8009fa2:	f1be 0f19 	cmp.w	lr, #25
 8009fa6:	d804      	bhi.n	8009fb2 <_strtol_l.constprop.0+0xc6>
 8009fa8:	3c57      	subs	r4, #87	; 0x57
 8009faa:	e7db      	b.n	8009f64 <_strtol_l.constprop.0+0x78>
 8009fac:	f04f 3cff 	mov.w	ip, #4294967295
 8009fb0:	e7e6      	b.n	8009f80 <_strtol_l.constprop.0+0x94>
 8009fb2:	f1bc 0f00 	cmp.w	ip, #0
 8009fb6:	da05      	bge.n	8009fc4 <_strtol_l.constprop.0+0xd8>
 8009fb8:	2322      	movs	r3, #34	; 0x22
 8009fba:	6003      	str	r3, [r0, #0]
 8009fbc:	4646      	mov	r6, r8
 8009fbe:	b942      	cbnz	r2, 8009fd2 <_strtol_l.constprop.0+0xe6>
 8009fc0:	4630      	mov	r0, r6
 8009fc2:	e79e      	b.n	8009f02 <_strtol_l.constprop.0+0x16>
 8009fc4:	b107      	cbz	r7, 8009fc8 <_strtol_l.constprop.0+0xdc>
 8009fc6:	4276      	negs	r6, r6
 8009fc8:	2a00      	cmp	r2, #0
 8009fca:	d0f9      	beq.n	8009fc0 <_strtol_l.constprop.0+0xd4>
 8009fcc:	f1bc 0f00 	cmp.w	ip, #0
 8009fd0:	d000      	beq.n	8009fd4 <_strtol_l.constprop.0+0xe8>
 8009fd2:	1e69      	subs	r1, r5, #1
 8009fd4:	6011      	str	r1, [r2, #0]
 8009fd6:	e7f3      	b.n	8009fc0 <_strtol_l.constprop.0+0xd4>
 8009fd8:	2430      	movs	r4, #48	; 0x30
 8009fda:	2b00      	cmp	r3, #0
 8009fdc:	d1b1      	bne.n	8009f42 <_strtol_l.constprop.0+0x56>
 8009fde:	2308      	movs	r3, #8
 8009fe0:	e7af      	b.n	8009f42 <_strtol_l.constprop.0+0x56>
 8009fe2:	2c30      	cmp	r4, #48	; 0x30
 8009fe4:	d0a5      	beq.n	8009f32 <_strtol_l.constprop.0+0x46>
 8009fe6:	230a      	movs	r3, #10
 8009fe8:	e7ab      	b.n	8009f42 <_strtol_l.constprop.0+0x56>
 8009fea:	bf00      	nop
 8009fec:	0800d505 	.word	0x0800d505

08009ff0 <_strtol_r>:
 8009ff0:	f7ff bf7c 	b.w	8009eec <_strtol_l.constprop.0>

08009ff4 <_strtoul_l.constprop.0>:
 8009ff4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009ff8:	4f36      	ldr	r7, [pc, #216]	; (800a0d4 <_strtoul_l.constprop.0+0xe0>)
 8009ffa:	4686      	mov	lr, r0
 8009ffc:	460d      	mov	r5, r1
 8009ffe:	4628      	mov	r0, r5
 800a000:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a004:	5de6      	ldrb	r6, [r4, r7]
 800a006:	f016 0608 	ands.w	r6, r6, #8
 800a00a:	d1f8      	bne.n	8009ffe <_strtoul_l.constprop.0+0xa>
 800a00c:	2c2d      	cmp	r4, #45	; 0x2d
 800a00e:	d12f      	bne.n	800a070 <_strtoul_l.constprop.0+0x7c>
 800a010:	782c      	ldrb	r4, [r5, #0]
 800a012:	2601      	movs	r6, #1
 800a014:	1c85      	adds	r5, r0, #2
 800a016:	2b00      	cmp	r3, #0
 800a018:	d057      	beq.n	800a0ca <_strtoul_l.constprop.0+0xd6>
 800a01a:	2b10      	cmp	r3, #16
 800a01c:	d109      	bne.n	800a032 <_strtoul_l.constprop.0+0x3e>
 800a01e:	2c30      	cmp	r4, #48	; 0x30
 800a020:	d107      	bne.n	800a032 <_strtoul_l.constprop.0+0x3e>
 800a022:	7828      	ldrb	r0, [r5, #0]
 800a024:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800a028:	2858      	cmp	r0, #88	; 0x58
 800a02a:	d149      	bne.n	800a0c0 <_strtoul_l.constprop.0+0xcc>
 800a02c:	786c      	ldrb	r4, [r5, #1]
 800a02e:	2310      	movs	r3, #16
 800a030:	3502      	adds	r5, #2
 800a032:	f04f 38ff 	mov.w	r8, #4294967295
 800a036:	2700      	movs	r7, #0
 800a038:	fbb8 f8f3 	udiv	r8, r8, r3
 800a03c:	fb03 f908 	mul.w	r9, r3, r8
 800a040:	ea6f 0909 	mvn.w	r9, r9
 800a044:	4638      	mov	r0, r7
 800a046:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800a04a:	f1bc 0f09 	cmp.w	ip, #9
 800a04e:	d814      	bhi.n	800a07a <_strtoul_l.constprop.0+0x86>
 800a050:	4664      	mov	r4, ip
 800a052:	42a3      	cmp	r3, r4
 800a054:	dd22      	ble.n	800a09c <_strtoul_l.constprop.0+0xa8>
 800a056:	2f00      	cmp	r7, #0
 800a058:	db1d      	blt.n	800a096 <_strtoul_l.constprop.0+0xa2>
 800a05a:	4580      	cmp	r8, r0
 800a05c:	d31b      	bcc.n	800a096 <_strtoul_l.constprop.0+0xa2>
 800a05e:	d101      	bne.n	800a064 <_strtoul_l.constprop.0+0x70>
 800a060:	45a1      	cmp	r9, r4
 800a062:	db18      	blt.n	800a096 <_strtoul_l.constprop.0+0xa2>
 800a064:	fb00 4003 	mla	r0, r0, r3, r4
 800a068:	2701      	movs	r7, #1
 800a06a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a06e:	e7ea      	b.n	800a046 <_strtoul_l.constprop.0+0x52>
 800a070:	2c2b      	cmp	r4, #43	; 0x2b
 800a072:	bf04      	itt	eq
 800a074:	782c      	ldrbeq	r4, [r5, #0]
 800a076:	1c85      	addeq	r5, r0, #2
 800a078:	e7cd      	b.n	800a016 <_strtoul_l.constprop.0+0x22>
 800a07a:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800a07e:	f1bc 0f19 	cmp.w	ip, #25
 800a082:	d801      	bhi.n	800a088 <_strtoul_l.constprop.0+0x94>
 800a084:	3c37      	subs	r4, #55	; 0x37
 800a086:	e7e4      	b.n	800a052 <_strtoul_l.constprop.0+0x5e>
 800a088:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800a08c:	f1bc 0f19 	cmp.w	ip, #25
 800a090:	d804      	bhi.n	800a09c <_strtoul_l.constprop.0+0xa8>
 800a092:	3c57      	subs	r4, #87	; 0x57
 800a094:	e7dd      	b.n	800a052 <_strtoul_l.constprop.0+0x5e>
 800a096:	f04f 37ff 	mov.w	r7, #4294967295
 800a09a:	e7e6      	b.n	800a06a <_strtoul_l.constprop.0+0x76>
 800a09c:	2f00      	cmp	r7, #0
 800a09e:	da07      	bge.n	800a0b0 <_strtoul_l.constprop.0+0xbc>
 800a0a0:	2322      	movs	r3, #34	; 0x22
 800a0a2:	f8ce 3000 	str.w	r3, [lr]
 800a0a6:	f04f 30ff 	mov.w	r0, #4294967295
 800a0aa:	b932      	cbnz	r2, 800a0ba <_strtoul_l.constprop.0+0xc6>
 800a0ac:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a0b0:	b106      	cbz	r6, 800a0b4 <_strtoul_l.constprop.0+0xc0>
 800a0b2:	4240      	negs	r0, r0
 800a0b4:	2a00      	cmp	r2, #0
 800a0b6:	d0f9      	beq.n	800a0ac <_strtoul_l.constprop.0+0xb8>
 800a0b8:	b107      	cbz	r7, 800a0bc <_strtoul_l.constprop.0+0xc8>
 800a0ba:	1e69      	subs	r1, r5, #1
 800a0bc:	6011      	str	r1, [r2, #0]
 800a0be:	e7f5      	b.n	800a0ac <_strtoul_l.constprop.0+0xb8>
 800a0c0:	2430      	movs	r4, #48	; 0x30
 800a0c2:	2b00      	cmp	r3, #0
 800a0c4:	d1b5      	bne.n	800a032 <_strtoul_l.constprop.0+0x3e>
 800a0c6:	2308      	movs	r3, #8
 800a0c8:	e7b3      	b.n	800a032 <_strtoul_l.constprop.0+0x3e>
 800a0ca:	2c30      	cmp	r4, #48	; 0x30
 800a0cc:	d0a9      	beq.n	800a022 <_strtoul_l.constprop.0+0x2e>
 800a0ce:	230a      	movs	r3, #10
 800a0d0:	e7af      	b.n	800a032 <_strtoul_l.constprop.0+0x3e>
 800a0d2:	bf00      	nop
 800a0d4:	0800d505 	.word	0x0800d505

0800a0d8 <_strtoul_r>:
 800a0d8:	f7ff bf8c 	b.w	8009ff4 <_strtoul_l.constprop.0>

0800a0dc <__submore>:
 800a0dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a0e0:	460c      	mov	r4, r1
 800a0e2:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800a0e4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a0e8:	4299      	cmp	r1, r3
 800a0ea:	d11d      	bne.n	800a128 <__submore+0x4c>
 800a0ec:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800a0f0:	f7fd fa4c 	bl	800758c <_malloc_r>
 800a0f4:	b918      	cbnz	r0, 800a0fe <__submore+0x22>
 800a0f6:	f04f 30ff 	mov.w	r0, #4294967295
 800a0fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a0fe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a102:	63a3      	str	r3, [r4, #56]	; 0x38
 800a104:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800a108:	6360      	str	r0, [r4, #52]	; 0x34
 800a10a:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800a10e:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800a112:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800a116:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800a11a:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800a11e:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800a122:	6020      	str	r0, [r4, #0]
 800a124:	2000      	movs	r0, #0
 800a126:	e7e8      	b.n	800a0fa <__submore+0x1e>
 800a128:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800a12a:	0077      	lsls	r7, r6, #1
 800a12c:	463a      	mov	r2, r7
 800a12e:	f000 fa25 	bl	800a57c <_realloc_r>
 800a132:	4605      	mov	r5, r0
 800a134:	2800      	cmp	r0, #0
 800a136:	d0de      	beq.n	800a0f6 <__submore+0x1a>
 800a138:	eb00 0806 	add.w	r8, r0, r6
 800a13c:	4601      	mov	r1, r0
 800a13e:	4632      	mov	r2, r6
 800a140:	4640      	mov	r0, r8
 800a142:	f7fe fe55 	bl	8008df0 <memcpy>
 800a146:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800a14a:	f8c4 8000 	str.w	r8, [r4]
 800a14e:	e7e9      	b.n	800a124 <__submore+0x48>

0800a150 <__assert_func>:
 800a150:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a152:	4614      	mov	r4, r2
 800a154:	461a      	mov	r2, r3
 800a156:	4b09      	ldr	r3, [pc, #36]	; (800a17c <__assert_func+0x2c>)
 800a158:	681b      	ldr	r3, [r3, #0]
 800a15a:	4605      	mov	r5, r0
 800a15c:	68d8      	ldr	r0, [r3, #12]
 800a15e:	b14c      	cbz	r4, 800a174 <__assert_func+0x24>
 800a160:	4b07      	ldr	r3, [pc, #28]	; (800a180 <__assert_func+0x30>)
 800a162:	9100      	str	r1, [sp, #0]
 800a164:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a168:	4906      	ldr	r1, [pc, #24]	; (800a184 <__assert_func+0x34>)
 800a16a:	462b      	mov	r3, r5
 800a16c:	f000 f9a6 	bl	800a4bc <fiprintf>
 800a170:	f000 fc5a 	bl	800aa28 <abort>
 800a174:	4b04      	ldr	r3, [pc, #16]	; (800a188 <__assert_func+0x38>)
 800a176:	461c      	mov	r4, r3
 800a178:	e7f3      	b.n	800a162 <__assert_func+0x12>
 800a17a:	bf00      	nop
 800a17c:	20000010 	.word	0x20000010
 800a180:	0800d4c8 	.word	0x0800d4c8
 800a184:	0800d4d5 	.word	0x0800d4d5
 800a188:	0800d503 	.word	0x0800d503

0800a18c <__sflush_r>:
 800a18c:	898a      	ldrh	r2, [r1, #12]
 800a18e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a192:	4605      	mov	r5, r0
 800a194:	0710      	lsls	r0, r2, #28
 800a196:	460c      	mov	r4, r1
 800a198:	d458      	bmi.n	800a24c <__sflush_r+0xc0>
 800a19a:	684b      	ldr	r3, [r1, #4]
 800a19c:	2b00      	cmp	r3, #0
 800a19e:	dc05      	bgt.n	800a1ac <__sflush_r+0x20>
 800a1a0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a1a2:	2b00      	cmp	r3, #0
 800a1a4:	dc02      	bgt.n	800a1ac <__sflush_r+0x20>
 800a1a6:	2000      	movs	r0, #0
 800a1a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a1ac:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a1ae:	2e00      	cmp	r6, #0
 800a1b0:	d0f9      	beq.n	800a1a6 <__sflush_r+0x1a>
 800a1b2:	2300      	movs	r3, #0
 800a1b4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a1b8:	682f      	ldr	r7, [r5, #0]
 800a1ba:	602b      	str	r3, [r5, #0]
 800a1bc:	d032      	beq.n	800a224 <__sflush_r+0x98>
 800a1be:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a1c0:	89a3      	ldrh	r3, [r4, #12]
 800a1c2:	075a      	lsls	r2, r3, #29
 800a1c4:	d505      	bpl.n	800a1d2 <__sflush_r+0x46>
 800a1c6:	6863      	ldr	r3, [r4, #4]
 800a1c8:	1ac0      	subs	r0, r0, r3
 800a1ca:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a1cc:	b10b      	cbz	r3, 800a1d2 <__sflush_r+0x46>
 800a1ce:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a1d0:	1ac0      	subs	r0, r0, r3
 800a1d2:	2300      	movs	r3, #0
 800a1d4:	4602      	mov	r2, r0
 800a1d6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a1d8:	6a21      	ldr	r1, [r4, #32]
 800a1da:	4628      	mov	r0, r5
 800a1dc:	47b0      	blx	r6
 800a1de:	1c43      	adds	r3, r0, #1
 800a1e0:	89a3      	ldrh	r3, [r4, #12]
 800a1e2:	d106      	bne.n	800a1f2 <__sflush_r+0x66>
 800a1e4:	6829      	ldr	r1, [r5, #0]
 800a1e6:	291d      	cmp	r1, #29
 800a1e8:	d82c      	bhi.n	800a244 <__sflush_r+0xb8>
 800a1ea:	4a2a      	ldr	r2, [pc, #168]	; (800a294 <__sflush_r+0x108>)
 800a1ec:	40ca      	lsrs	r2, r1
 800a1ee:	07d6      	lsls	r6, r2, #31
 800a1f0:	d528      	bpl.n	800a244 <__sflush_r+0xb8>
 800a1f2:	2200      	movs	r2, #0
 800a1f4:	6062      	str	r2, [r4, #4]
 800a1f6:	04d9      	lsls	r1, r3, #19
 800a1f8:	6922      	ldr	r2, [r4, #16]
 800a1fa:	6022      	str	r2, [r4, #0]
 800a1fc:	d504      	bpl.n	800a208 <__sflush_r+0x7c>
 800a1fe:	1c42      	adds	r2, r0, #1
 800a200:	d101      	bne.n	800a206 <__sflush_r+0x7a>
 800a202:	682b      	ldr	r3, [r5, #0]
 800a204:	b903      	cbnz	r3, 800a208 <__sflush_r+0x7c>
 800a206:	6560      	str	r0, [r4, #84]	; 0x54
 800a208:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a20a:	602f      	str	r7, [r5, #0]
 800a20c:	2900      	cmp	r1, #0
 800a20e:	d0ca      	beq.n	800a1a6 <__sflush_r+0x1a>
 800a210:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a214:	4299      	cmp	r1, r3
 800a216:	d002      	beq.n	800a21e <__sflush_r+0x92>
 800a218:	4628      	mov	r0, r5
 800a21a:	f7fd f94b 	bl	80074b4 <_free_r>
 800a21e:	2000      	movs	r0, #0
 800a220:	6360      	str	r0, [r4, #52]	; 0x34
 800a222:	e7c1      	b.n	800a1a8 <__sflush_r+0x1c>
 800a224:	6a21      	ldr	r1, [r4, #32]
 800a226:	2301      	movs	r3, #1
 800a228:	4628      	mov	r0, r5
 800a22a:	47b0      	blx	r6
 800a22c:	1c41      	adds	r1, r0, #1
 800a22e:	d1c7      	bne.n	800a1c0 <__sflush_r+0x34>
 800a230:	682b      	ldr	r3, [r5, #0]
 800a232:	2b00      	cmp	r3, #0
 800a234:	d0c4      	beq.n	800a1c0 <__sflush_r+0x34>
 800a236:	2b1d      	cmp	r3, #29
 800a238:	d001      	beq.n	800a23e <__sflush_r+0xb2>
 800a23a:	2b16      	cmp	r3, #22
 800a23c:	d101      	bne.n	800a242 <__sflush_r+0xb6>
 800a23e:	602f      	str	r7, [r5, #0]
 800a240:	e7b1      	b.n	800a1a6 <__sflush_r+0x1a>
 800a242:	89a3      	ldrh	r3, [r4, #12]
 800a244:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a248:	81a3      	strh	r3, [r4, #12]
 800a24a:	e7ad      	b.n	800a1a8 <__sflush_r+0x1c>
 800a24c:	690f      	ldr	r7, [r1, #16]
 800a24e:	2f00      	cmp	r7, #0
 800a250:	d0a9      	beq.n	800a1a6 <__sflush_r+0x1a>
 800a252:	0793      	lsls	r3, r2, #30
 800a254:	680e      	ldr	r6, [r1, #0]
 800a256:	bf08      	it	eq
 800a258:	694b      	ldreq	r3, [r1, #20]
 800a25a:	600f      	str	r7, [r1, #0]
 800a25c:	bf18      	it	ne
 800a25e:	2300      	movne	r3, #0
 800a260:	eba6 0807 	sub.w	r8, r6, r7
 800a264:	608b      	str	r3, [r1, #8]
 800a266:	f1b8 0f00 	cmp.w	r8, #0
 800a26a:	dd9c      	ble.n	800a1a6 <__sflush_r+0x1a>
 800a26c:	6a21      	ldr	r1, [r4, #32]
 800a26e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a270:	4643      	mov	r3, r8
 800a272:	463a      	mov	r2, r7
 800a274:	4628      	mov	r0, r5
 800a276:	47b0      	blx	r6
 800a278:	2800      	cmp	r0, #0
 800a27a:	dc06      	bgt.n	800a28a <__sflush_r+0xfe>
 800a27c:	89a3      	ldrh	r3, [r4, #12]
 800a27e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a282:	81a3      	strh	r3, [r4, #12]
 800a284:	f04f 30ff 	mov.w	r0, #4294967295
 800a288:	e78e      	b.n	800a1a8 <__sflush_r+0x1c>
 800a28a:	4407      	add	r7, r0
 800a28c:	eba8 0800 	sub.w	r8, r8, r0
 800a290:	e7e9      	b.n	800a266 <__sflush_r+0xda>
 800a292:	bf00      	nop
 800a294:	20400001 	.word	0x20400001

0800a298 <_fflush_r>:
 800a298:	b538      	push	{r3, r4, r5, lr}
 800a29a:	690b      	ldr	r3, [r1, #16]
 800a29c:	4605      	mov	r5, r0
 800a29e:	460c      	mov	r4, r1
 800a2a0:	b913      	cbnz	r3, 800a2a8 <_fflush_r+0x10>
 800a2a2:	2500      	movs	r5, #0
 800a2a4:	4628      	mov	r0, r5
 800a2a6:	bd38      	pop	{r3, r4, r5, pc}
 800a2a8:	b118      	cbz	r0, 800a2b2 <_fflush_r+0x1a>
 800a2aa:	6983      	ldr	r3, [r0, #24]
 800a2ac:	b90b      	cbnz	r3, 800a2b2 <_fflush_r+0x1a>
 800a2ae:	f000 f887 	bl	800a3c0 <__sinit>
 800a2b2:	4b14      	ldr	r3, [pc, #80]	; (800a304 <_fflush_r+0x6c>)
 800a2b4:	429c      	cmp	r4, r3
 800a2b6:	d11b      	bne.n	800a2f0 <_fflush_r+0x58>
 800a2b8:	686c      	ldr	r4, [r5, #4]
 800a2ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a2be:	2b00      	cmp	r3, #0
 800a2c0:	d0ef      	beq.n	800a2a2 <_fflush_r+0xa>
 800a2c2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a2c4:	07d0      	lsls	r0, r2, #31
 800a2c6:	d404      	bmi.n	800a2d2 <_fflush_r+0x3a>
 800a2c8:	0599      	lsls	r1, r3, #22
 800a2ca:	d402      	bmi.n	800a2d2 <_fflush_r+0x3a>
 800a2cc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a2ce:	f000 f927 	bl	800a520 <__retarget_lock_acquire_recursive>
 800a2d2:	4628      	mov	r0, r5
 800a2d4:	4621      	mov	r1, r4
 800a2d6:	f7ff ff59 	bl	800a18c <__sflush_r>
 800a2da:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a2dc:	07da      	lsls	r2, r3, #31
 800a2de:	4605      	mov	r5, r0
 800a2e0:	d4e0      	bmi.n	800a2a4 <_fflush_r+0xc>
 800a2e2:	89a3      	ldrh	r3, [r4, #12]
 800a2e4:	059b      	lsls	r3, r3, #22
 800a2e6:	d4dd      	bmi.n	800a2a4 <_fflush_r+0xc>
 800a2e8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a2ea:	f000 f91a 	bl	800a522 <__retarget_lock_release_recursive>
 800a2ee:	e7d9      	b.n	800a2a4 <_fflush_r+0xc>
 800a2f0:	4b05      	ldr	r3, [pc, #20]	; (800a308 <_fflush_r+0x70>)
 800a2f2:	429c      	cmp	r4, r3
 800a2f4:	d101      	bne.n	800a2fa <_fflush_r+0x62>
 800a2f6:	68ac      	ldr	r4, [r5, #8]
 800a2f8:	e7df      	b.n	800a2ba <_fflush_r+0x22>
 800a2fa:	4b04      	ldr	r3, [pc, #16]	; (800a30c <_fflush_r+0x74>)
 800a2fc:	429c      	cmp	r4, r3
 800a2fe:	bf08      	it	eq
 800a300:	68ec      	ldreq	r4, [r5, #12]
 800a302:	e7da      	b.n	800a2ba <_fflush_r+0x22>
 800a304:	0800d628 	.word	0x0800d628
 800a308:	0800d648 	.word	0x0800d648
 800a30c:	0800d608 	.word	0x0800d608

0800a310 <std>:
 800a310:	2300      	movs	r3, #0
 800a312:	b510      	push	{r4, lr}
 800a314:	4604      	mov	r4, r0
 800a316:	e9c0 3300 	strd	r3, r3, [r0]
 800a31a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a31e:	6083      	str	r3, [r0, #8]
 800a320:	8181      	strh	r1, [r0, #12]
 800a322:	6643      	str	r3, [r0, #100]	; 0x64
 800a324:	81c2      	strh	r2, [r0, #14]
 800a326:	6183      	str	r3, [r0, #24]
 800a328:	4619      	mov	r1, r3
 800a32a:	2208      	movs	r2, #8
 800a32c:	305c      	adds	r0, #92	; 0x5c
 800a32e:	f7fd f8b9 	bl	80074a4 <memset>
 800a332:	4b05      	ldr	r3, [pc, #20]	; (800a348 <std+0x38>)
 800a334:	6263      	str	r3, [r4, #36]	; 0x24
 800a336:	4b05      	ldr	r3, [pc, #20]	; (800a34c <std+0x3c>)
 800a338:	62a3      	str	r3, [r4, #40]	; 0x28
 800a33a:	4b05      	ldr	r3, [pc, #20]	; (800a350 <std+0x40>)
 800a33c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a33e:	4b05      	ldr	r3, [pc, #20]	; (800a354 <std+0x44>)
 800a340:	6224      	str	r4, [r4, #32]
 800a342:	6323      	str	r3, [r4, #48]	; 0x30
 800a344:	bd10      	pop	{r4, pc}
 800a346:	bf00      	nop
 800a348:	08008001 	.word	0x08008001
 800a34c:	08008027 	.word	0x08008027
 800a350:	0800805f 	.word	0x0800805f
 800a354:	08008083 	.word	0x08008083

0800a358 <_cleanup_r>:
 800a358:	4901      	ldr	r1, [pc, #4]	; (800a360 <_cleanup_r+0x8>)
 800a35a:	f000 b8c1 	b.w	800a4e0 <_fwalk_reent>
 800a35e:	bf00      	nop
 800a360:	0800a299 	.word	0x0800a299

0800a364 <__sfmoreglue>:
 800a364:	b570      	push	{r4, r5, r6, lr}
 800a366:	2268      	movs	r2, #104	; 0x68
 800a368:	1e4d      	subs	r5, r1, #1
 800a36a:	4355      	muls	r5, r2
 800a36c:	460e      	mov	r6, r1
 800a36e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a372:	f7fd f90b 	bl	800758c <_malloc_r>
 800a376:	4604      	mov	r4, r0
 800a378:	b140      	cbz	r0, 800a38c <__sfmoreglue+0x28>
 800a37a:	2100      	movs	r1, #0
 800a37c:	e9c0 1600 	strd	r1, r6, [r0]
 800a380:	300c      	adds	r0, #12
 800a382:	60a0      	str	r0, [r4, #8]
 800a384:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a388:	f7fd f88c 	bl	80074a4 <memset>
 800a38c:	4620      	mov	r0, r4
 800a38e:	bd70      	pop	{r4, r5, r6, pc}

0800a390 <__sfp_lock_acquire>:
 800a390:	4801      	ldr	r0, [pc, #4]	; (800a398 <__sfp_lock_acquire+0x8>)
 800a392:	f000 b8c5 	b.w	800a520 <__retarget_lock_acquire_recursive>
 800a396:	bf00      	nop
 800a398:	20000641 	.word	0x20000641

0800a39c <__sfp_lock_release>:
 800a39c:	4801      	ldr	r0, [pc, #4]	; (800a3a4 <__sfp_lock_release+0x8>)
 800a39e:	f000 b8c0 	b.w	800a522 <__retarget_lock_release_recursive>
 800a3a2:	bf00      	nop
 800a3a4:	20000641 	.word	0x20000641

0800a3a8 <__sinit_lock_acquire>:
 800a3a8:	4801      	ldr	r0, [pc, #4]	; (800a3b0 <__sinit_lock_acquire+0x8>)
 800a3aa:	f000 b8b9 	b.w	800a520 <__retarget_lock_acquire_recursive>
 800a3ae:	bf00      	nop
 800a3b0:	20000642 	.word	0x20000642

0800a3b4 <__sinit_lock_release>:
 800a3b4:	4801      	ldr	r0, [pc, #4]	; (800a3bc <__sinit_lock_release+0x8>)
 800a3b6:	f000 b8b4 	b.w	800a522 <__retarget_lock_release_recursive>
 800a3ba:	bf00      	nop
 800a3bc:	20000642 	.word	0x20000642

0800a3c0 <__sinit>:
 800a3c0:	b510      	push	{r4, lr}
 800a3c2:	4604      	mov	r4, r0
 800a3c4:	f7ff fff0 	bl	800a3a8 <__sinit_lock_acquire>
 800a3c8:	69a3      	ldr	r3, [r4, #24]
 800a3ca:	b11b      	cbz	r3, 800a3d4 <__sinit+0x14>
 800a3cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a3d0:	f7ff bff0 	b.w	800a3b4 <__sinit_lock_release>
 800a3d4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800a3d8:	6523      	str	r3, [r4, #80]	; 0x50
 800a3da:	4b13      	ldr	r3, [pc, #76]	; (800a428 <__sinit+0x68>)
 800a3dc:	4a13      	ldr	r2, [pc, #76]	; (800a42c <__sinit+0x6c>)
 800a3de:	681b      	ldr	r3, [r3, #0]
 800a3e0:	62a2      	str	r2, [r4, #40]	; 0x28
 800a3e2:	42a3      	cmp	r3, r4
 800a3e4:	bf04      	itt	eq
 800a3e6:	2301      	moveq	r3, #1
 800a3e8:	61a3      	streq	r3, [r4, #24]
 800a3ea:	4620      	mov	r0, r4
 800a3ec:	f000 f820 	bl	800a430 <__sfp>
 800a3f0:	6060      	str	r0, [r4, #4]
 800a3f2:	4620      	mov	r0, r4
 800a3f4:	f000 f81c 	bl	800a430 <__sfp>
 800a3f8:	60a0      	str	r0, [r4, #8]
 800a3fa:	4620      	mov	r0, r4
 800a3fc:	f000 f818 	bl	800a430 <__sfp>
 800a400:	2200      	movs	r2, #0
 800a402:	60e0      	str	r0, [r4, #12]
 800a404:	2104      	movs	r1, #4
 800a406:	6860      	ldr	r0, [r4, #4]
 800a408:	f7ff ff82 	bl	800a310 <std>
 800a40c:	68a0      	ldr	r0, [r4, #8]
 800a40e:	2201      	movs	r2, #1
 800a410:	2109      	movs	r1, #9
 800a412:	f7ff ff7d 	bl	800a310 <std>
 800a416:	68e0      	ldr	r0, [r4, #12]
 800a418:	2202      	movs	r2, #2
 800a41a:	2112      	movs	r1, #18
 800a41c:	f7ff ff78 	bl	800a310 <std>
 800a420:	2301      	movs	r3, #1
 800a422:	61a3      	str	r3, [r4, #24]
 800a424:	e7d2      	b.n	800a3cc <__sinit+0xc>
 800a426:	bf00      	nop
 800a428:	0800d27c 	.word	0x0800d27c
 800a42c:	0800a359 	.word	0x0800a359

0800a430 <__sfp>:
 800a430:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a432:	4607      	mov	r7, r0
 800a434:	f7ff ffac 	bl	800a390 <__sfp_lock_acquire>
 800a438:	4b1e      	ldr	r3, [pc, #120]	; (800a4b4 <__sfp+0x84>)
 800a43a:	681e      	ldr	r6, [r3, #0]
 800a43c:	69b3      	ldr	r3, [r6, #24]
 800a43e:	b913      	cbnz	r3, 800a446 <__sfp+0x16>
 800a440:	4630      	mov	r0, r6
 800a442:	f7ff ffbd 	bl	800a3c0 <__sinit>
 800a446:	3648      	adds	r6, #72	; 0x48
 800a448:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800a44c:	3b01      	subs	r3, #1
 800a44e:	d503      	bpl.n	800a458 <__sfp+0x28>
 800a450:	6833      	ldr	r3, [r6, #0]
 800a452:	b30b      	cbz	r3, 800a498 <__sfp+0x68>
 800a454:	6836      	ldr	r6, [r6, #0]
 800a456:	e7f7      	b.n	800a448 <__sfp+0x18>
 800a458:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a45c:	b9d5      	cbnz	r5, 800a494 <__sfp+0x64>
 800a45e:	4b16      	ldr	r3, [pc, #88]	; (800a4b8 <__sfp+0x88>)
 800a460:	60e3      	str	r3, [r4, #12]
 800a462:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a466:	6665      	str	r5, [r4, #100]	; 0x64
 800a468:	f000 f859 	bl	800a51e <__retarget_lock_init_recursive>
 800a46c:	f7ff ff96 	bl	800a39c <__sfp_lock_release>
 800a470:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800a474:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800a478:	6025      	str	r5, [r4, #0]
 800a47a:	61a5      	str	r5, [r4, #24]
 800a47c:	2208      	movs	r2, #8
 800a47e:	4629      	mov	r1, r5
 800a480:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a484:	f7fd f80e 	bl	80074a4 <memset>
 800a488:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800a48c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800a490:	4620      	mov	r0, r4
 800a492:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a494:	3468      	adds	r4, #104	; 0x68
 800a496:	e7d9      	b.n	800a44c <__sfp+0x1c>
 800a498:	2104      	movs	r1, #4
 800a49a:	4638      	mov	r0, r7
 800a49c:	f7ff ff62 	bl	800a364 <__sfmoreglue>
 800a4a0:	4604      	mov	r4, r0
 800a4a2:	6030      	str	r0, [r6, #0]
 800a4a4:	2800      	cmp	r0, #0
 800a4a6:	d1d5      	bne.n	800a454 <__sfp+0x24>
 800a4a8:	f7ff ff78 	bl	800a39c <__sfp_lock_release>
 800a4ac:	230c      	movs	r3, #12
 800a4ae:	603b      	str	r3, [r7, #0]
 800a4b0:	e7ee      	b.n	800a490 <__sfp+0x60>
 800a4b2:	bf00      	nop
 800a4b4:	0800d27c 	.word	0x0800d27c
 800a4b8:	ffff0001 	.word	0xffff0001

0800a4bc <fiprintf>:
 800a4bc:	b40e      	push	{r1, r2, r3}
 800a4be:	b503      	push	{r0, r1, lr}
 800a4c0:	4601      	mov	r1, r0
 800a4c2:	ab03      	add	r3, sp, #12
 800a4c4:	4805      	ldr	r0, [pc, #20]	; (800a4dc <fiprintf+0x20>)
 800a4c6:	f853 2b04 	ldr.w	r2, [r3], #4
 800a4ca:	6800      	ldr	r0, [r0, #0]
 800a4cc:	9301      	str	r3, [sp, #4]
 800a4ce:	f000 f8ad 	bl	800a62c <_vfiprintf_r>
 800a4d2:	b002      	add	sp, #8
 800a4d4:	f85d eb04 	ldr.w	lr, [sp], #4
 800a4d8:	b003      	add	sp, #12
 800a4da:	4770      	bx	lr
 800a4dc:	20000010 	.word	0x20000010

0800a4e0 <_fwalk_reent>:
 800a4e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a4e4:	4606      	mov	r6, r0
 800a4e6:	4688      	mov	r8, r1
 800a4e8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a4ec:	2700      	movs	r7, #0
 800a4ee:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a4f2:	f1b9 0901 	subs.w	r9, r9, #1
 800a4f6:	d505      	bpl.n	800a504 <_fwalk_reent+0x24>
 800a4f8:	6824      	ldr	r4, [r4, #0]
 800a4fa:	2c00      	cmp	r4, #0
 800a4fc:	d1f7      	bne.n	800a4ee <_fwalk_reent+0xe>
 800a4fe:	4638      	mov	r0, r7
 800a500:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a504:	89ab      	ldrh	r3, [r5, #12]
 800a506:	2b01      	cmp	r3, #1
 800a508:	d907      	bls.n	800a51a <_fwalk_reent+0x3a>
 800a50a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a50e:	3301      	adds	r3, #1
 800a510:	d003      	beq.n	800a51a <_fwalk_reent+0x3a>
 800a512:	4629      	mov	r1, r5
 800a514:	4630      	mov	r0, r6
 800a516:	47c0      	blx	r8
 800a518:	4307      	orrs	r7, r0
 800a51a:	3568      	adds	r5, #104	; 0x68
 800a51c:	e7e9      	b.n	800a4f2 <_fwalk_reent+0x12>

0800a51e <__retarget_lock_init_recursive>:
 800a51e:	4770      	bx	lr

0800a520 <__retarget_lock_acquire_recursive>:
 800a520:	4770      	bx	lr

0800a522 <__retarget_lock_release_recursive>:
 800a522:	4770      	bx	lr

0800a524 <__ascii_mbtowc>:
 800a524:	b082      	sub	sp, #8
 800a526:	b901      	cbnz	r1, 800a52a <__ascii_mbtowc+0x6>
 800a528:	a901      	add	r1, sp, #4
 800a52a:	b142      	cbz	r2, 800a53e <__ascii_mbtowc+0x1a>
 800a52c:	b14b      	cbz	r3, 800a542 <__ascii_mbtowc+0x1e>
 800a52e:	7813      	ldrb	r3, [r2, #0]
 800a530:	600b      	str	r3, [r1, #0]
 800a532:	7812      	ldrb	r2, [r2, #0]
 800a534:	1e10      	subs	r0, r2, #0
 800a536:	bf18      	it	ne
 800a538:	2001      	movne	r0, #1
 800a53a:	b002      	add	sp, #8
 800a53c:	4770      	bx	lr
 800a53e:	4610      	mov	r0, r2
 800a540:	e7fb      	b.n	800a53a <__ascii_mbtowc+0x16>
 800a542:	f06f 0001 	mvn.w	r0, #1
 800a546:	e7f8      	b.n	800a53a <__ascii_mbtowc+0x16>

0800a548 <memmove>:
 800a548:	4288      	cmp	r0, r1
 800a54a:	b510      	push	{r4, lr}
 800a54c:	eb01 0402 	add.w	r4, r1, r2
 800a550:	d902      	bls.n	800a558 <memmove+0x10>
 800a552:	4284      	cmp	r4, r0
 800a554:	4623      	mov	r3, r4
 800a556:	d807      	bhi.n	800a568 <memmove+0x20>
 800a558:	1e43      	subs	r3, r0, #1
 800a55a:	42a1      	cmp	r1, r4
 800a55c:	d008      	beq.n	800a570 <memmove+0x28>
 800a55e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a562:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a566:	e7f8      	b.n	800a55a <memmove+0x12>
 800a568:	4402      	add	r2, r0
 800a56a:	4601      	mov	r1, r0
 800a56c:	428a      	cmp	r2, r1
 800a56e:	d100      	bne.n	800a572 <memmove+0x2a>
 800a570:	bd10      	pop	{r4, pc}
 800a572:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a576:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a57a:	e7f7      	b.n	800a56c <memmove+0x24>

0800a57c <_realloc_r>:
 800a57c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a580:	4680      	mov	r8, r0
 800a582:	4614      	mov	r4, r2
 800a584:	460e      	mov	r6, r1
 800a586:	b921      	cbnz	r1, 800a592 <_realloc_r+0x16>
 800a588:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a58c:	4611      	mov	r1, r2
 800a58e:	f7fc bffd 	b.w	800758c <_malloc_r>
 800a592:	b92a      	cbnz	r2, 800a5a0 <_realloc_r+0x24>
 800a594:	f7fc ff8e 	bl	80074b4 <_free_r>
 800a598:	4625      	mov	r5, r4
 800a59a:	4628      	mov	r0, r5
 800a59c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a5a0:	f000 faae 	bl	800ab00 <_malloc_usable_size_r>
 800a5a4:	4284      	cmp	r4, r0
 800a5a6:	4607      	mov	r7, r0
 800a5a8:	d802      	bhi.n	800a5b0 <_realloc_r+0x34>
 800a5aa:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a5ae:	d812      	bhi.n	800a5d6 <_realloc_r+0x5a>
 800a5b0:	4621      	mov	r1, r4
 800a5b2:	4640      	mov	r0, r8
 800a5b4:	f7fc ffea 	bl	800758c <_malloc_r>
 800a5b8:	4605      	mov	r5, r0
 800a5ba:	2800      	cmp	r0, #0
 800a5bc:	d0ed      	beq.n	800a59a <_realloc_r+0x1e>
 800a5be:	42bc      	cmp	r4, r7
 800a5c0:	4622      	mov	r2, r4
 800a5c2:	4631      	mov	r1, r6
 800a5c4:	bf28      	it	cs
 800a5c6:	463a      	movcs	r2, r7
 800a5c8:	f7fe fc12 	bl	8008df0 <memcpy>
 800a5cc:	4631      	mov	r1, r6
 800a5ce:	4640      	mov	r0, r8
 800a5d0:	f7fc ff70 	bl	80074b4 <_free_r>
 800a5d4:	e7e1      	b.n	800a59a <_realloc_r+0x1e>
 800a5d6:	4635      	mov	r5, r6
 800a5d8:	e7df      	b.n	800a59a <_realloc_r+0x1e>

0800a5da <__sfputc_r>:
 800a5da:	6893      	ldr	r3, [r2, #8]
 800a5dc:	3b01      	subs	r3, #1
 800a5de:	2b00      	cmp	r3, #0
 800a5e0:	b410      	push	{r4}
 800a5e2:	6093      	str	r3, [r2, #8]
 800a5e4:	da08      	bge.n	800a5f8 <__sfputc_r+0x1e>
 800a5e6:	6994      	ldr	r4, [r2, #24]
 800a5e8:	42a3      	cmp	r3, r4
 800a5ea:	db01      	blt.n	800a5f0 <__sfputc_r+0x16>
 800a5ec:	290a      	cmp	r1, #10
 800a5ee:	d103      	bne.n	800a5f8 <__sfputc_r+0x1e>
 800a5f0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a5f4:	f000 b94a 	b.w	800a88c <__swbuf_r>
 800a5f8:	6813      	ldr	r3, [r2, #0]
 800a5fa:	1c58      	adds	r0, r3, #1
 800a5fc:	6010      	str	r0, [r2, #0]
 800a5fe:	7019      	strb	r1, [r3, #0]
 800a600:	4608      	mov	r0, r1
 800a602:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a606:	4770      	bx	lr

0800a608 <__sfputs_r>:
 800a608:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a60a:	4606      	mov	r6, r0
 800a60c:	460f      	mov	r7, r1
 800a60e:	4614      	mov	r4, r2
 800a610:	18d5      	adds	r5, r2, r3
 800a612:	42ac      	cmp	r4, r5
 800a614:	d101      	bne.n	800a61a <__sfputs_r+0x12>
 800a616:	2000      	movs	r0, #0
 800a618:	e007      	b.n	800a62a <__sfputs_r+0x22>
 800a61a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a61e:	463a      	mov	r2, r7
 800a620:	4630      	mov	r0, r6
 800a622:	f7ff ffda 	bl	800a5da <__sfputc_r>
 800a626:	1c43      	adds	r3, r0, #1
 800a628:	d1f3      	bne.n	800a612 <__sfputs_r+0xa>
 800a62a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a62c <_vfiprintf_r>:
 800a62c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a630:	460d      	mov	r5, r1
 800a632:	b09d      	sub	sp, #116	; 0x74
 800a634:	4614      	mov	r4, r2
 800a636:	4698      	mov	r8, r3
 800a638:	4606      	mov	r6, r0
 800a63a:	b118      	cbz	r0, 800a644 <_vfiprintf_r+0x18>
 800a63c:	6983      	ldr	r3, [r0, #24]
 800a63e:	b90b      	cbnz	r3, 800a644 <_vfiprintf_r+0x18>
 800a640:	f7ff febe 	bl	800a3c0 <__sinit>
 800a644:	4b89      	ldr	r3, [pc, #548]	; (800a86c <_vfiprintf_r+0x240>)
 800a646:	429d      	cmp	r5, r3
 800a648:	d11b      	bne.n	800a682 <_vfiprintf_r+0x56>
 800a64a:	6875      	ldr	r5, [r6, #4]
 800a64c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a64e:	07d9      	lsls	r1, r3, #31
 800a650:	d405      	bmi.n	800a65e <_vfiprintf_r+0x32>
 800a652:	89ab      	ldrh	r3, [r5, #12]
 800a654:	059a      	lsls	r2, r3, #22
 800a656:	d402      	bmi.n	800a65e <_vfiprintf_r+0x32>
 800a658:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a65a:	f7ff ff61 	bl	800a520 <__retarget_lock_acquire_recursive>
 800a65e:	89ab      	ldrh	r3, [r5, #12]
 800a660:	071b      	lsls	r3, r3, #28
 800a662:	d501      	bpl.n	800a668 <_vfiprintf_r+0x3c>
 800a664:	692b      	ldr	r3, [r5, #16]
 800a666:	b9eb      	cbnz	r3, 800a6a4 <_vfiprintf_r+0x78>
 800a668:	4629      	mov	r1, r5
 800a66a:	4630      	mov	r0, r6
 800a66c:	f000 f96e 	bl	800a94c <__swsetup_r>
 800a670:	b1c0      	cbz	r0, 800a6a4 <_vfiprintf_r+0x78>
 800a672:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a674:	07dc      	lsls	r4, r3, #31
 800a676:	d50e      	bpl.n	800a696 <_vfiprintf_r+0x6a>
 800a678:	f04f 30ff 	mov.w	r0, #4294967295
 800a67c:	b01d      	add	sp, #116	; 0x74
 800a67e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a682:	4b7b      	ldr	r3, [pc, #492]	; (800a870 <_vfiprintf_r+0x244>)
 800a684:	429d      	cmp	r5, r3
 800a686:	d101      	bne.n	800a68c <_vfiprintf_r+0x60>
 800a688:	68b5      	ldr	r5, [r6, #8]
 800a68a:	e7df      	b.n	800a64c <_vfiprintf_r+0x20>
 800a68c:	4b79      	ldr	r3, [pc, #484]	; (800a874 <_vfiprintf_r+0x248>)
 800a68e:	429d      	cmp	r5, r3
 800a690:	bf08      	it	eq
 800a692:	68f5      	ldreq	r5, [r6, #12]
 800a694:	e7da      	b.n	800a64c <_vfiprintf_r+0x20>
 800a696:	89ab      	ldrh	r3, [r5, #12]
 800a698:	0598      	lsls	r0, r3, #22
 800a69a:	d4ed      	bmi.n	800a678 <_vfiprintf_r+0x4c>
 800a69c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a69e:	f7ff ff40 	bl	800a522 <__retarget_lock_release_recursive>
 800a6a2:	e7e9      	b.n	800a678 <_vfiprintf_r+0x4c>
 800a6a4:	2300      	movs	r3, #0
 800a6a6:	9309      	str	r3, [sp, #36]	; 0x24
 800a6a8:	2320      	movs	r3, #32
 800a6aa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a6ae:	f8cd 800c 	str.w	r8, [sp, #12]
 800a6b2:	2330      	movs	r3, #48	; 0x30
 800a6b4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800a878 <_vfiprintf_r+0x24c>
 800a6b8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a6bc:	f04f 0901 	mov.w	r9, #1
 800a6c0:	4623      	mov	r3, r4
 800a6c2:	469a      	mov	sl, r3
 800a6c4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a6c8:	b10a      	cbz	r2, 800a6ce <_vfiprintf_r+0xa2>
 800a6ca:	2a25      	cmp	r2, #37	; 0x25
 800a6cc:	d1f9      	bne.n	800a6c2 <_vfiprintf_r+0x96>
 800a6ce:	ebba 0b04 	subs.w	fp, sl, r4
 800a6d2:	d00b      	beq.n	800a6ec <_vfiprintf_r+0xc0>
 800a6d4:	465b      	mov	r3, fp
 800a6d6:	4622      	mov	r2, r4
 800a6d8:	4629      	mov	r1, r5
 800a6da:	4630      	mov	r0, r6
 800a6dc:	f7ff ff94 	bl	800a608 <__sfputs_r>
 800a6e0:	3001      	adds	r0, #1
 800a6e2:	f000 80aa 	beq.w	800a83a <_vfiprintf_r+0x20e>
 800a6e6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a6e8:	445a      	add	r2, fp
 800a6ea:	9209      	str	r2, [sp, #36]	; 0x24
 800a6ec:	f89a 3000 	ldrb.w	r3, [sl]
 800a6f0:	2b00      	cmp	r3, #0
 800a6f2:	f000 80a2 	beq.w	800a83a <_vfiprintf_r+0x20e>
 800a6f6:	2300      	movs	r3, #0
 800a6f8:	f04f 32ff 	mov.w	r2, #4294967295
 800a6fc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a700:	f10a 0a01 	add.w	sl, sl, #1
 800a704:	9304      	str	r3, [sp, #16]
 800a706:	9307      	str	r3, [sp, #28]
 800a708:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a70c:	931a      	str	r3, [sp, #104]	; 0x68
 800a70e:	4654      	mov	r4, sl
 800a710:	2205      	movs	r2, #5
 800a712:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a716:	4858      	ldr	r0, [pc, #352]	; (800a878 <_vfiprintf_r+0x24c>)
 800a718:	f7f5 fd7a 	bl	8000210 <memchr>
 800a71c:	9a04      	ldr	r2, [sp, #16]
 800a71e:	b9d8      	cbnz	r0, 800a758 <_vfiprintf_r+0x12c>
 800a720:	06d1      	lsls	r1, r2, #27
 800a722:	bf44      	itt	mi
 800a724:	2320      	movmi	r3, #32
 800a726:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a72a:	0713      	lsls	r3, r2, #28
 800a72c:	bf44      	itt	mi
 800a72e:	232b      	movmi	r3, #43	; 0x2b
 800a730:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a734:	f89a 3000 	ldrb.w	r3, [sl]
 800a738:	2b2a      	cmp	r3, #42	; 0x2a
 800a73a:	d015      	beq.n	800a768 <_vfiprintf_r+0x13c>
 800a73c:	9a07      	ldr	r2, [sp, #28]
 800a73e:	4654      	mov	r4, sl
 800a740:	2000      	movs	r0, #0
 800a742:	f04f 0c0a 	mov.w	ip, #10
 800a746:	4621      	mov	r1, r4
 800a748:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a74c:	3b30      	subs	r3, #48	; 0x30
 800a74e:	2b09      	cmp	r3, #9
 800a750:	d94e      	bls.n	800a7f0 <_vfiprintf_r+0x1c4>
 800a752:	b1b0      	cbz	r0, 800a782 <_vfiprintf_r+0x156>
 800a754:	9207      	str	r2, [sp, #28]
 800a756:	e014      	b.n	800a782 <_vfiprintf_r+0x156>
 800a758:	eba0 0308 	sub.w	r3, r0, r8
 800a75c:	fa09 f303 	lsl.w	r3, r9, r3
 800a760:	4313      	orrs	r3, r2
 800a762:	9304      	str	r3, [sp, #16]
 800a764:	46a2      	mov	sl, r4
 800a766:	e7d2      	b.n	800a70e <_vfiprintf_r+0xe2>
 800a768:	9b03      	ldr	r3, [sp, #12]
 800a76a:	1d19      	adds	r1, r3, #4
 800a76c:	681b      	ldr	r3, [r3, #0]
 800a76e:	9103      	str	r1, [sp, #12]
 800a770:	2b00      	cmp	r3, #0
 800a772:	bfbb      	ittet	lt
 800a774:	425b      	neglt	r3, r3
 800a776:	f042 0202 	orrlt.w	r2, r2, #2
 800a77a:	9307      	strge	r3, [sp, #28]
 800a77c:	9307      	strlt	r3, [sp, #28]
 800a77e:	bfb8      	it	lt
 800a780:	9204      	strlt	r2, [sp, #16]
 800a782:	7823      	ldrb	r3, [r4, #0]
 800a784:	2b2e      	cmp	r3, #46	; 0x2e
 800a786:	d10c      	bne.n	800a7a2 <_vfiprintf_r+0x176>
 800a788:	7863      	ldrb	r3, [r4, #1]
 800a78a:	2b2a      	cmp	r3, #42	; 0x2a
 800a78c:	d135      	bne.n	800a7fa <_vfiprintf_r+0x1ce>
 800a78e:	9b03      	ldr	r3, [sp, #12]
 800a790:	1d1a      	adds	r2, r3, #4
 800a792:	681b      	ldr	r3, [r3, #0]
 800a794:	9203      	str	r2, [sp, #12]
 800a796:	2b00      	cmp	r3, #0
 800a798:	bfb8      	it	lt
 800a79a:	f04f 33ff 	movlt.w	r3, #4294967295
 800a79e:	3402      	adds	r4, #2
 800a7a0:	9305      	str	r3, [sp, #20]
 800a7a2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800a888 <_vfiprintf_r+0x25c>
 800a7a6:	7821      	ldrb	r1, [r4, #0]
 800a7a8:	2203      	movs	r2, #3
 800a7aa:	4650      	mov	r0, sl
 800a7ac:	f7f5 fd30 	bl	8000210 <memchr>
 800a7b0:	b140      	cbz	r0, 800a7c4 <_vfiprintf_r+0x198>
 800a7b2:	2340      	movs	r3, #64	; 0x40
 800a7b4:	eba0 000a 	sub.w	r0, r0, sl
 800a7b8:	fa03 f000 	lsl.w	r0, r3, r0
 800a7bc:	9b04      	ldr	r3, [sp, #16]
 800a7be:	4303      	orrs	r3, r0
 800a7c0:	3401      	adds	r4, #1
 800a7c2:	9304      	str	r3, [sp, #16]
 800a7c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a7c8:	482c      	ldr	r0, [pc, #176]	; (800a87c <_vfiprintf_r+0x250>)
 800a7ca:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a7ce:	2206      	movs	r2, #6
 800a7d0:	f7f5 fd1e 	bl	8000210 <memchr>
 800a7d4:	2800      	cmp	r0, #0
 800a7d6:	d03f      	beq.n	800a858 <_vfiprintf_r+0x22c>
 800a7d8:	4b29      	ldr	r3, [pc, #164]	; (800a880 <_vfiprintf_r+0x254>)
 800a7da:	bb1b      	cbnz	r3, 800a824 <_vfiprintf_r+0x1f8>
 800a7dc:	9b03      	ldr	r3, [sp, #12]
 800a7de:	3307      	adds	r3, #7
 800a7e0:	f023 0307 	bic.w	r3, r3, #7
 800a7e4:	3308      	adds	r3, #8
 800a7e6:	9303      	str	r3, [sp, #12]
 800a7e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a7ea:	443b      	add	r3, r7
 800a7ec:	9309      	str	r3, [sp, #36]	; 0x24
 800a7ee:	e767      	b.n	800a6c0 <_vfiprintf_r+0x94>
 800a7f0:	fb0c 3202 	mla	r2, ip, r2, r3
 800a7f4:	460c      	mov	r4, r1
 800a7f6:	2001      	movs	r0, #1
 800a7f8:	e7a5      	b.n	800a746 <_vfiprintf_r+0x11a>
 800a7fa:	2300      	movs	r3, #0
 800a7fc:	3401      	adds	r4, #1
 800a7fe:	9305      	str	r3, [sp, #20]
 800a800:	4619      	mov	r1, r3
 800a802:	f04f 0c0a 	mov.w	ip, #10
 800a806:	4620      	mov	r0, r4
 800a808:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a80c:	3a30      	subs	r2, #48	; 0x30
 800a80e:	2a09      	cmp	r2, #9
 800a810:	d903      	bls.n	800a81a <_vfiprintf_r+0x1ee>
 800a812:	2b00      	cmp	r3, #0
 800a814:	d0c5      	beq.n	800a7a2 <_vfiprintf_r+0x176>
 800a816:	9105      	str	r1, [sp, #20]
 800a818:	e7c3      	b.n	800a7a2 <_vfiprintf_r+0x176>
 800a81a:	fb0c 2101 	mla	r1, ip, r1, r2
 800a81e:	4604      	mov	r4, r0
 800a820:	2301      	movs	r3, #1
 800a822:	e7f0      	b.n	800a806 <_vfiprintf_r+0x1da>
 800a824:	ab03      	add	r3, sp, #12
 800a826:	9300      	str	r3, [sp, #0]
 800a828:	462a      	mov	r2, r5
 800a82a:	4b16      	ldr	r3, [pc, #88]	; (800a884 <_vfiprintf_r+0x258>)
 800a82c:	a904      	add	r1, sp, #16
 800a82e:	4630      	mov	r0, r6
 800a830:	f7fc ffc0 	bl	80077b4 <_printf_float>
 800a834:	4607      	mov	r7, r0
 800a836:	1c78      	adds	r0, r7, #1
 800a838:	d1d6      	bne.n	800a7e8 <_vfiprintf_r+0x1bc>
 800a83a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a83c:	07d9      	lsls	r1, r3, #31
 800a83e:	d405      	bmi.n	800a84c <_vfiprintf_r+0x220>
 800a840:	89ab      	ldrh	r3, [r5, #12]
 800a842:	059a      	lsls	r2, r3, #22
 800a844:	d402      	bmi.n	800a84c <_vfiprintf_r+0x220>
 800a846:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a848:	f7ff fe6b 	bl	800a522 <__retarget_lock_release_recursive>
 800a84c:	89ab      	ldrh	r3, [r5, #12]
 800a84e:	065b      	lsls	r3, r3, #25
 800a850:	f53f af12 	bmi.w	800a678 <_vfiprintf_r+0x4c>
 800a854:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a856:	e711      	b.n	800a67c <_vfiprintf_r+0x50>
 800a858:	ab03      	add	r3, sp, #12
 800a85a:	9300      	str	r3, [sp, #0]
 800a85c:	462a      	mov	r2, r5
 800a85e:	4b09      	ldr	r3, [pc, #36]	; (800a884 <_vfiprintf_r+0x258>)
 800a860:	a904      	add	r1, sp, #16
 800a862:	4630      	mov	r0, r6
 800a864:	f7fd fa4a 	bl	8007cfc <_printf_i>
 800a868:	e7e4      	b.n	800a834 <_vfiprintf_r+0x208>
 800a86a:	bf00      	nop
 800a86c:	0800d628 	.word	0x0800d628
 800a870:	0800d648 	.word	0x0800d648
 800a874:	0800d608 	.word	0x0800d608
 800a878:	0800d49c 	.word	0x0800d49c
 800a87c:	0800d4a6 	.word	0x0800d4a6
 800a880:	080077b5 	.word	0x080077b5
 800a884:	0800a609 	.word	0x0800a609
 800a888:	0800d4a2 	.word	0x0800d4a2

0800a88c <__swbuf_r>:
 800a88c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a88e:	460e      	mov	r6, r1
 800a890:	4614      	mov	r4, r2
 800a892:	4605      	mov	r5, r0
 800a894:	b118      	cbz	r0, 800a89e <__swbuf_r+0x12>
 800a896:	6983      	ldr	r3, [r0, #24]
 800a898:	b90b      	cbnz	r3, 800a89e <__swbuf_r+0x12>
 800a89a:	f7ff fd91 	bl	800a3c0 <__sinit>
 800a89e:	4b21      	ldr	r3, [pc, #132]	; (800a924 <__swbuf_r+0x98>)
 800a8a0:	429c      	cmp	r4, r3
 800a8a2:	d12b      	bne.n	800a8fc <__swbuf_r+0x70>
 800a8a4:	686c      	ldr	r4, [r5, #4]
 800a8a6:	69a3      	ldr	r3, [r4, #24]
 800a8a8:	60a3      	str	r3, [r4, #8]
 800a8aa:	89a3      	ldrh	r3, [r4, #12]
 800a8ac:	071a      	lsls	r2, r3, #28
 800a8ae:	d52f      	bpl.n	800a910 <__swbuf_r+0x84>
 800a8b0:	6923      	ldr	r3, [r4, #16]
 800a8b2:	b36b      	cbz	r3, 800a910 <__swbuf_r+0x84>
 800a8b4:	6923      	ldr	r3, [r4, #16]
 800a8b6:	6820      	ldr	r0, [r4, #0]
 800a8b8:	1ac0      	subs	r0, r0, r3
 800a8ba:	6963      	ldr	r3, [r4, #20]
 800a8bc:	b2f6      	uxtb	r6, r6
 800a8be:	4283      	cmp	r3, r0
 800a8c0:	4637      	mov	r7, r6
 800a8c2:	dc04      	bgt.n	800a8ce <__swbuf_r+0x42>
 800a8c4:	4621      	mov	r1, r4
 800a8c6:	4628      	mov	r0, r5
 800a8c8:	f7ff fce6 	bl	800a298 <_fflush_r>
 800a8cc:	bb30      	cbnz	r0, 800a91c <__swbuf_r+0x90>
 800a8ce:	68a3      	ldr	r3, [r4, #8]
 800a8d0:	3b01      	subs	r3, #1
 800a8d2:	60a3      	str	r3, [r4, #8]
 800a8d4:	6823      	ldr	r3, [r4, #0]
 800a8d6:	1c5a      	adds	r2, r3, #1
 800a8d8:	6022      	str	r2, [r4, #0]
 800a8da:	701e      	strb	r6, [r3, #0]
 800a8dc:	6963      	ldr	r3, [r4, #20]
 800a8de:	3001      	adds	r0, #1
 800a8e0:	4283      	cmp	r3, r0
 800a8e2:	d004      	beq.n	800a8ee <__swbuf_r+0x62>
 800a8e4:	89a3      	ldrh	r3, [r4, #12]
 800a8e6:	07db      	lsls	r3, r3, #31
 800a8e8:	d506      	bpl.n	800a8f8 <__swbuf_r+0x6c>
 800a8ea:	2e0a      	cmp	r6, #10
 800a8ec:	d104      	bne.n	800a8f8 <__swbuf_r+0x6c>
 800a8ee:	4621      	mov	r1, r4
 800a8f0:	4628      	mov	r0, r5
 800a8f2:	f7ff fcd1 	bl	800a298 <_fflush_r>
 800a8f6:	b988      	cbnz	r0, 800a91c <__swbuf_r+0x90>
 800a8f8:	4638      	mov	r0, r7
 800a8fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a8fc:	4b0a      	ldr	r3, [pc, #40]	; (800a928 <__swbuf_r+0x9c>)
 800a8fe:	429c      	cmp	r4, r3
 800a900:	d101      	bne.n	800a906 <__swbuf_r+0x7a>
 800a902:	68ac      	ldr	r4, [r5, #8]
 800a904:	e7cf      	b.n	800a8a6 <__swbuf_r+0x1a>
 800a906:	4b09      	ldr	r3, [pc, #36]	; (800a92c <__swbuf_r+0xa0>)
 800a908:	429c      	cmp	r4, r3
 800a90a:	bf08      	it	eq
 800a90c:	68ec      	ldreq	r4, [r5, #12]
 800a90e:	e7ca      	b.n	800a8a6 <__swbuf_r+0x1a>
 800a910:	4621      	mov	r1, r4
 800a912:	4628      	mov	r0, r5
 800a914:	f000 f81a 	bl	800a94c <__swsetup_r>
 800a918:	2800      	cmp	r0, #0
 800a91a:	d0cb      	beq.n	800a8b4 <__swbuf_r+0x28>
 800a91c:	f04f 37ff 	mov.w	r7, #4294967295
 800a920:	e7ea      	b.n	800a8f8 <__swbuf_r+0x6c>
 800a922:	bf00      	nop
 800a924:	0800d628 	.word	0x0800d628
 800a928:	0800d648 	.word	0x0800d648
 800a92c:	0800d608 	.word	0x0800d608

0800a930 <__ascii_wctomb>:
 800a930:	b149      	cbz	r1, 800a946 <__ascii_wctomb+0x16>
 800a932:	2aff      	cmp	r2, #255	; 0xff
 800a934:	bf85      	ittet	hi
 800a936:	238a      	movhi	r3, #138	; 0x8a
 800a938:	6003      	strhi	r3, [r0, #0]
 800a93a:	700a      	strbls	r2, [r1, #0]
 800a93c:	f04f 30ff 	movhi.w	r0, #4294967295
 800a940:	bf98      	it	ls
 800a942:	2001      	movls	r0, #1
 800a944:	4770      	bx	lr
 800a946:	4608      	mov	r0, r1
 800a948:	4770      	bx	lr
	...

0800a94c <__swsetup_r>:
 800a94c:	4b32      	ldr	r3, [pc, #200]	; (800aa18 <__swsetup_r+0xcc>)
 800a94e:	b570      	push	{r4, r5, r6, lr}
 800a950:	681d      	ldr	r5, [r3, #0]
 800a952:	4606      	mov	r6, r0
 800a954:	460c      	mov	r4, r1
 800a956:	b125      	cbz	r5, 800a962 <__swsetup_r+0x16>
 800a958:	69ab      	ldr	r3, [r5, #24]
 800a95a:	b913      	cbnz	r3, 800a962 <__swsetup_r+0x16>
 800a95c:	4628      	mov	r0, r5
 800a95e:	f7ff fd2f 	bl	800a3c0 <__sinit>
 800a962:	4b2e      	ldr	r3, [pc, #184]	; (800aa1c <__swsetup_r+0xd0>)
 800a964:	429c      	cmp	r4, r3
 800a966:	d10f      	bne.n	800a988 <__swsetup_r+0x3c>
 800a968:	686c      	ldr	r4, [r5, #4]
 800a96a:	89a3      	ldrh	r3, [r4, #12]
 800a96c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a970:	0719      	lsls	r1, r3, #28
 800a972:	d42c      	bmi.n	800a9ce <__swsetup_r+0x82>
 800a974:	06dd      	lsls	r5, r3, #27
 800a976:	d411      	bmi.n	800a99c <__swsetup_r+0x50>
 800a978:	2309      	movs	r3, #9
 800a97a:	6033      	str	r3, [r6, #0]
 800a97c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a980:	81a3      	strh	r3, [r4, #12]
 800a982:	f04f 30ff 	mov.w	r0, #4294967295
 800a986:	e03e      	b.n	800aa06 <__swsetup_r+0xba>
 800a988:	4b25      	ldr	r3, [pc, #148]	; (800aa20 <__swsetup_r+0xd4>)
 800a98a:	429c      	cmp	r4, r3
 800a98c:	d101      	bne.n	800a992 <__swsetup_r+0x46>
 800a98e:	68ac      	ldr	r4, [r5, #8]
 800a990:	e7eb      	b.n	800a96a <__swsetup_r+0x1e>
 800a992:	4b24      	ldr	r3, [pc, #144]	; (800aa24 <__swsetup_r+0xd8>)
 800a994:	429c      	cmp	r4, r3
 800a996:	bf08      	it	eq
 800a998:	68ec      	ldreq	r4, [r5, #12]
 800a99a:	e7e6      	b.n	800a96a <__swsetup_r+0x1e>
 800a99c:	0758      	lsls	r0, r3, #29
 800a99e:	d512      	bpl.n	800a9c6 <__swsetup_r+0x7a>
 800a9a0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a9a2:	b141      	cbz	r1, 800a9b6 <__swsetup_r+0x6a>
 800a9a4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a9a8:	4299      	cmp	r1, r3
 800a9aa:	d002      	beq.n	800a9b2 <__swsetup_r+0x66>
 800a9ac:	4630      	mov	r0, r6
 800a9ae:	f7fc fd81 	bl	80074b4 <_free_r>
 800a9b2:	2300      	movs	r3, #0
 800a9b4:	6363      	str	r3, [r4, #52]	; 0x34
 800a9b6:	89a3      	ldrh	r3, [r4, #12]
 800a9b8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a9bc:	81a3      	strh	r3, [r4, #12]
 800a9be:	2300      	movs	r3, #0
 800a9c0:	6063      	str	r3, [r4, #4]
 800a9c2:	6923      	ldr	r3, [r4, #16]
 800a9c4:	6023      	str	r3, [r4, #0]
 800a9c6:	89a3      	ldrh	r3, [r4, #12]
 800a9c8:	f043 0308 	orr.w	r3, r3, #8
 800a9cc:	81a3      	strh	r3, [r4, #12]
 800a9ce:	6923      	ldr	r3, [r4, #16]
 800a9d0:	b94b      	cbnz	r3, 800a9e6 <__swsetup_r+0x9a>
 800a9d2:	89a3      	ldrh	r3, [r4, #12]
 800a9d4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a9d8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a9dc:	d003      	beq.n	800a9e6 <__swsetup_r+0x9a>
 800a9de:	4621      	mov	r1, r4
 800a9e0:	4630      	mov	r0, r6
 800a9e2:	f000 f84d 	bl	800aa80 <__smakebuf_r>
 800a9e6:	89a0      	ldrh	r0, [r4, #12]
 800a9e8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a9ec:	f010 0301 	ands.w	r3, r0, #1
 800a9f0:	d00a      	beq.n	800aa08 <__swsetup_r+0xbc>
 800a9f2:	2300      	movs	r3, #0
 800a9f4:	60a3      	str	r3, [r4, #8]
 800a9f6:	6963      	ldr	r3, [r4, #20]
 800a9f8:	425b      	negs	r3, r3
 800a9fa:	61a3      	str	r3, [r4, #24]
 800a9fc:	6923      	ldr	r3, [r4, #16]
 800a9fe:	b943      	cbnz	r3, 800aa12 <__swsetup_r+0xc6>
 800aa00:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800aa04:	d1ba      	bne.n	800a97c <__swsetup_r+0x30>
 800aa06:	bd70      	pop	{r4, r5, r6, pc}
 800aa08:	0781      	lsls	r1, r0, #30
 800aa0a:	bf58      	it	pl
 800aa0c:	6963      	ldrpl	r3, [r4, #20]
 800aa0e:	60a3      	str	r3, [r4, #8]
 800aa10:	e7f4      	b.n	800a9fc <__swsetup_r+0xb0>
 800aa12:	2000      	movs	r0, #0
 800aa14:	e7f7      	b.n	800aa06 <__swsetup_r+0xba>
 800aa16:	bf00      	nop
 800aa18:	20000010 	.word	0x20000010
 800aa1c:	0800d628 	.word	0x0800d628
 800aa20:	0800d648 	.word	0x0800d648
 800aa24:	0800d608 	.word	0x0800d608

0800aa28 <abort>:
 800aa28:	b508      	push	{r3, lr}
 800aa2a:	2006      	movs	r0, #6
 800aa2c:	f000 f898 	bl	800ab60 <raise>
 800aa30:	2001      	movs	r0, #1
 800aa32:	f7f8 fa03 	bl	8002e3c <_exit>

0800aa36 <__swhatbuf_r>:
 800aa36:	b570      	push	{r4, r5, r6, lr}
 800aa38:	460e      	mov	r6, r1
 800aa3a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aa3e:	2900      	cmp	r1, #0
 800aa40:	b096      	sub	sp, #88	; 0x58
 800aa42:	4614      	mov	r4, r2
 800aa44:	461d      	mov	r5, r3
 800aa46:	da08      	bge.n	800aa5a <__swhatbuf_r+0x24>
 800aa48:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800aa4c:	2200      	movs	r2, #0
 800aa4e:	602a      	str	r2, [r5, #0]
 800aa50:	061a      	lsls	r2, r3, #24
 800aa52:	d410      	bmi.n	800aa76 <__swhatbuf_r+0x40>
 800aa54:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800aa58:	e00e      	b.n	800aa78 <__swhatbuf_r+0x42>
 800aa5a:	466a      	mov	r2, sp
 800aa5c:	f000 f89c 	bl	800ab98 <_fstat_r>
 800aa60:	2800      	cmp	r0, #0
 800aa62:	dbf1      	blt.n	800aa48 <__swhatbuf_r+0x12>
 800aa64:	9a01      	ldr	r2, [sp, #4]
 800aa66:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800aa6a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800aa6e:	425a      	negs	r2, r3
 800aa70:	415a      	adcs	r2, r3
 800aa72:	602a      	str	r2, [r5, #0]
 800aa74:	e7ee      	b.n	800aa54 <__swhatbuf_r+0x1e>
 800aa76:	2340      	movs	r3, #64	; 0x40
 800aa78:	2000      	movs	r0, #0
 800aa7a:	6023      	str	r3, [r4, #0]
 800aa7c:	b016      	add	sp, #88	; 0x58
 800aa7e:	bd70      	pop	{r4, r5, r6, pc}

0800aa80 <__smakebuf_r>:
 800aa80:	898b      	ldrh	r3, [r1, #12]
 800aa82:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800aa84:	079d      	lsls	r5, r3, #30
 800aa86:	4606      	mov	r6, r0
 800aa88:	460c      	mov	r4, r1
 800aa8a:	d507      	bpl.n	800aa9c <__smakebuf_r+0x1c>
 800aa8c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800aa90:	6023      	str	r3, [r4, #0]
 800aa92:	6123      	str	r3, [r4, #16]
 800aa94:	2301      	movs	r3, #1
 800aa96:	6163      	str	r3, [r4, #20]
 800aa98:	b002      	add	sp, #8
 800aa9a:	bd70      	pop	{r4, r5, r6, pc}
 800aa9c:	ab01      	add	r3, sp, #4
 800aa9e:	466a      	mov	r2, sp
 800aaa0:	f7ff ffc9 	bl	800aa36 <__swhatbuf_r>
 800aaa4:	9900      	ldr	r1, [sp, #0]
 800aaa6:	4605      	mov	r5, r0
 800aaa8:	4630      	mov	r0, r6
 800aaaa:	f7fc fd6f 	bl	800758c <_malloc_r>
 800aaae:	b948      	cbnz	r0, 800aac4 <__smakebuf_r+0x44>
 800aab0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aab4:	059a      	lsls	r2, r3, #22
 800aab6:	d4ef      	bmi.n	800aa98 <__smakebuf_r+0x18>
 800aab8:	f023 0303 	bic.w	r3, r3, #3
 800aabc:	f043 0302 	orr.w	r3, r3, #2
 800aac0:	81a3      	strh	r3, [r4, #12]
 800aac2:	e7e3      	b.n	800aa8c <__smakebuf_r+0xc>
 800aac4:	4b0d      	ldr	r3, [pc, #52]	; (800aafc <__smakebuf_r+0x7c>)
 800aac6:	62b3      	str	r3, [r6, #40]	; 0x28
 800aac8:	89a3      	ldrh	r3, [r4, #12]
 800aaca:	6020      	str	r0, [r4, #0]
 800aacc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800aad0:	81a3      	strh	r3, [r4, #12]
 800aad2:	9b00      	ldr	r3, [sp, #0]
 800aad4:	6163      	str	r3, [r4, #20]
 800aad6:	9b01      	ldr	r3, [sp, #4]
 800aad8:	6120      	str	r0, [r4, #16]
 800aada:	b15b      	cbz	r3, 800aaf4 <__smakebuf_r+0x74>
 800aadc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800aae0:	4630      	mov	r0, r6
 800aae2:	f000 f86b 	bl	800abbc <_isatty_r>
 800aae6:	b128      	cbz	r0, 800aaf4 <__smakebuf_r+0x74>
 800aae8:	89a3      	ldrh	r3, [r4, #12]
 800aaea:	f023 0303 	bic.w	r3, r3, #3
 800aaee:	f043 0301 	orr.w	r3, r3, #1
 800aaf2:	81a3      	strh	r3, [r4, #12]
 800aaf4:	89a0      	ldrh	r0, [r4, #12]
 800aaf6:	4305      	orrs	r5, r0
 800aaf8:	81a5      	strh	r5, [r4, #12]
 800aafa:	e7cd      	b.n	800aa98 <__smakebuf_r+0x18>
 800aafc:	0800a359 	.word	0x0800a359

0800ab00 <_malloc_usable_size_r>:
 800ab00:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ab04:	1f18      	subs	r0, r3, #4
 800ab06:	2b00      	cmp	r3, #0
 800ab08:	bfbc      	itt	lt
 800ab0a:	580b      	ldrlt	r3, [r1, r0]
 800ab0c:	18c0      	addlt	r0, r0, r3
 800ab0e:	4770      	bx	lr

0800ab10 <_raise_r>:
 800ab10:	291f      	cmp	r1, #31
 800ab12:	b538      	push	{r3, r4, r5, lr}
 800ab14:	4604      	mov	r4, r0
 800ab16:	460d      	mov	r5, r1
 800ab18:	d904      	bls.n	800ab24 <_raise_r+0x14>
 800ab1a:	2316      	movs	r3, #22
 800ab1c:	6003      	str	r3, [r0, #0]
 800ab1e:	f04f 30ff 	mov.w	r0, #4294967295
 800ab22:	bd38      	pop	{r3, r4, r5, pc}
 800ab24:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800ab26:	b112      	cbz	r2, 800ab2e <_raise_r+0x1e>
 800ab28:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ab2c:	b94b      	cbnz	r3, 800ab42 <_raise_r+0x32>
 800ab2e:	4620      	mov	r0, r4
 800ab30:	f000 f830 	bl	800ab94 <_getpid_r>
 800ab34:	462a      	mov	r2, r5
 800ab36:	4601      	mov	r1, r0
 800ab38:	4620      	mov	r0, r4
 800ab3a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ab3e:	f000 b817 	b.w	800ab70 <_kill_r>
 800ab42:	2b01      	cmp	r3, #1
 800ab44:	d00a      	beq.n	800ab5c <_raise_r+0x4c>
 800ab46:	1c59      	adds	r1, r3, #1
 800ab48:	d103      	bne.n	800ab52 <_raise_r+0x42>
 800ab4a:	2316      	movs	r3, #22
 800ab4c:	6003      	str	r3, [r0, #0]
 800ab4e:	2001      	movs	r0, #1
 800ab50:	e7e7      	b.n	800ab22 <_raise_r+0x12>
 800ab52:	2400      	movs	r4, #0
 800ab54:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800ab58:	4628      	mov	r0, r5
 800ab5a:	4798      	blx	r3
 800ab5c:	2000      	movs	r0, #0
 800ab5e:	e7e0      	b.n	800ab22 <_raise_r+0x12>

0800ab60 <raise>:
 800ab60:	4b02      	ldr	r3, [pc, #8]	; (800ab6c <raise+0xc>)
 800ab62:	4601      	mov	r1, r0
 800ab64:	6818      	ldr	r0, [r3, #0]
 800ab66:	f7ff bfd3 	b.w	800ab10 <_raise_r>
 800ab6a:	bf00      	nop
 800ab6c:	20000010 	.word	0x20000010

0800ab70 <_kill_r>:
 800ab70:	b538      	push	{r3, r4, r5, lr}
 800ab72:	4d07      	ldr	r5, [pc, #28]	; (800ab90 <_kill_r+0x20>)
 800ab74:	2300      	movs	r3, #0
 800ab76:	4604      	mov	r4, r0
 800ab78:	4608      	mov	r0, r1
 800ab7a:	4611      	mov	r1, r2
 800ab7c:	602b      	str	r3, [r5, #0]
 800ab7e:	f7f8 f94d 	bl	8002e1c <_kill>
 800ab82:	1c43      	adds	r3, r0, #1
 800ab84:	d102      	bne.n	800ab8c <_kill_r+0x1c>
 800ab86:	682b      	ldr	r3, [r5, #0]
 800ab88:	b103      	cbz	r3, 800ab8c <_kill_r+0x1c>
 800ab8a:	6023      	str	r3, [r4, #0]
 800ab8c:	bd38      	pop	{r3, r4, r5, pc}
 800ab8e:	bf00      	nop
 800ab90:	2000063c 	.word	0x2000063c

0800ab94 <_getpid_r>:
 800ab94:	f7f8 b93a 	b.w	8002e0c <_getpid>

0800ab98 <_fstat_r>:
 800ab98:	b538      	push	{r3, r4, r5, lr}
 800ab9a:	4d07      	ldr	r5, [pc, #28]	; (800abb8 <_fstat_r+0x20>)
 800ab9c:	2300      	movs	r3, #0
 800ab9e:	4604      	mov	r4, r0
 800aba0:	4608      	mov	r0, r1
 800aba2:	4611      	mov	r1, r2
 800aba4:	602b      	str	r3, [r5, #0]
 800aba6:	f7f8 f998 	bl	8002eda <_fstat>
 800abaa:	1c43      	adds	r3, r0, #1
 800abac:	d102      	bne.n	800abb4 <_fstat_r+0x1c>
 800abae:	682b      	ldr	r3, [r5, #0]
 800abb0:	b103      	cbz	r3, 800abb4 <_fstat_r+0x1c>
 800abb2:	6023      	str	r3, [r4, #0]
 800abb4:	bd38      	pop	{r3, r4, r5, pc}
 800abb6:	bf00      	nop
 800abb8:	2000063c 	.word	0x2000063c

0800abbc <_isatty_r>:
 800abbc:	b538      	push	{r3, r4, r5, lr}
 800abbe:	4d06      	ldr	r5, [pc, #24]	; (800abd8 <_isatty_r+0x1c>)
 800abc0:	2300      	movs	r3, #0
 800abc2:	4604      	mov	r4, r0
 800abc4:	4608      	mov	r0, r1
 800abc6:	602b      	str	r3, [r5, #0]
 800abc8:	f7f8 f997 	bl	8002efa <_isatty>
 800abcc:	1c43      	adds	r3, r0, #1
 800abce:	d102      	bne.n	800abd6 <_isatty_r+0x1a>
 800abd0:	682b      	ldr	r3, [r5, #0]
 800abd2:	b103      	cbz	r3, 800abd6 <_isatty_r+0x1a>
 800abd4:	6023      	str	r3, [r4, #0]
 800abd6:	bd38      	pop	{r3, r4, r5, pc}
 800abd8:	2000063c 	.word	0x2000063c
 800abdc:	00000000 	.word	0x00000000

0800abe0 <cos>:
 800abe0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800abe2:	ec53 2b10 	vmov	r2, r3, d0
 800abe6:	4826      	ldr	r0, [pc, #152]	; (800ac80 <cos+0xa0>)
 800abe8:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800abec:	4281      	cmp	r1, r0
 800abee:	dc06      	bgt.n	800abfe <cos+0x1e>
 800abf0:	ed9f 1b21 	vldr	d1, [pc, #132]	; 800ac78 <cos+0x98>
 800abf4:	b005      	add	sp, #20
 800abf6:	f85d eb04 	ldr.w	lr, [sp], #4
 800abfa:	f001 ba41 	b.w	800c080 <__kernel_cos>
 800abfe:	4821      	ldr	r0, [pc, #132]	; (800ac84 <cos+0xa4>)
 800ac00:	4281      	cmp	r1, r0
 800ac02:	dd09      	ble.n	800ac18 <cos+0x38>
 800ac04:	ee10 0a10 	vmov	r0, s0
 800ac08:	4619      	mov	r1, r3
 800ac0a:	f7f5 fb55 	bl	80002b8 <__aeabi_dsub>
 800ac0e:	ec41 0b10 	vmov	d0, r0, r1
 800ac12:	b005      	add	sp, #20
 800ac14:	f85d fb04 	ldr.w	pc, [sp], #4
 800ac18:	4668      	mov	r0, sp
 800ac1a:	f000 ff71 	bl	800bb00 <__ieee754_rem_pio2>
 800ac1e:	f000 0003 	and.w	r0, r0, #3
 800ac22:	2801      	cmp	r0, #1
 800ac24:	d00b      	beq.n	800ac3e <cos+0x5e>
 800ac26:	2802      	cmp	r0, #2
 800ac28:	d016      	beq.n	800ac58 <cos+0x78>
 800ac2a:	b9e0      	cbnz	r0, 800ac66 <cos+0x86>
 800ac2c:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ac30:	ed9d 0b00 	vldr	d0, [sp]
 800ac34:	f001 fa24 	bl	800c080 <__kernel_cos>
 800ac38:	ec51 0b10 	vmov	r0, r1, d0
 800ac3c:	e7e7      	b.n	800ac0e <cos+0x2e>
 800ac3e:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ac42:	ed9d 0b00 	vldr	d0, [sp]
 800ac46:	f001 fe33 	bl	800c8b0 <__kernel_sin>
 800ac4a:	ec53 2b10 	vmov	r2, r3, d0
 800ac4e:	ee10 0a10 	vmov	r0, s0
 800ac52:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800ac56:	e7da      	b.n	800ac0e <cos+0x2e>
 800ac58:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ac5c:	ed9d 0b00 	vldr	d0, [sp]
 800ac60:	f001 fa0e 	bl	800c080 <__kernel_cos>
 800ac64:	e7f1      	b.n	800ac4a <cos+0x6a>
 800ac66:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ac6a:	ed9d 0b00 	vldr	d0, [sp]
 800ac6e:	2001      	movs	r0, #1
 800ac70:	f001 fe1e 	bl	800c8b0 <__kernel_sin>
 800ac74:	e7e0      	b.n	800ac38 <cos+0x58>
 800ac76:	bf00      	nop
	...
 800ac80:	3fe921fb 	.word	0x3fe921fb
 800ac84:	7fefffff 	.word	0x7fefffff

0800ac88 <round>:
 800ac88:	ec51 0b10 	vmov	r0, r1, d0
 800ac8c:	b570      	push	{r4, r5, r6, lr}
 800ac8e:	f3c1 550a 	ubfx	r5, r1, #20, #11
 800ac92:	f2a5 34ff 	subw	r4, r5, #1023	; 0x3ff
 800ac96:	2c13      	cmp	r4, #19
 800ac98:	ee10 2a10 	vmov	r2, s0
 800ac9c:	460b      	mov	r3, r1
 800ac9e:	dc19      	bgt.n	800acd4 <round+0x4c>
 800aca0:	2c00      	cmp	r4, #0
 800aca2:	da09      	bge.n	800acb8 <round+0x30>
 800aca4:	3401      	adds	r4, #1
 800aca6:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 800acaa:	d103      	bne.n	800acb4 <round+0x2c>
 800acac:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800acb0:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800acb4:	2200      	movs	r2, #0
 800acb6:	e028      	b.n	800ad0a <round+0x82>
 800acb8:	4d15      	ldr	r5, [pc, #84]	; (800ad10 <round+0x88>)
 800acba:	4125      	asrs	r5, r4
 800acbc:	ea01 0605 	and.w	r6, r1, r5
 800acc0:	4332      	orrs	r2, r6
 800acc2:	d00e      	beq.n	800ace2 <round+0x5a>
 800acc4:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800acc8:	fa42 f404 	asr.w	r4, r2, r4
 800accc:	4423      	add	r3, r4
 800acce:	ea23 0305 	bic.w	r3, r3, r5
 800acd2:	e7ef      	b.n	800acb4 <round+0x2c>
 800acd4:	2c33      	cmp	r4, #51	; 0x33
 800acd6:	dd07      	ble.n	800ace8 <round+0x60>
 800acd8:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 800acdc:	d101      	bne.n	800ace2 <round+0x5a>
 800acde:	f7f5 faed 	bl	80002bc <__adddf3>
 800ace2:	ec41 0b10 	vmov	d0, r0, r1
 800ace6:	bd70      	pop	{r4, r5, r6, pc}
 800ace8:	f2a5 4613 	subw	r6, r5, #1043	; 0x413
 800acec:	f04f 35ff 	mov.w	r5, #4294967295
 800acf0:	40f5      	lsrs	r5, r6
 800acf2:	4228      	tst	r0, r5
 800acf4:	d0f5      	beq.n	800ace2 <round+0x5a>
 800acf6:	2101      	movs	r1, #1
 800acf8:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 800acfc:	fa01 f404 	lsl.w	r4, r1, r4
 800ad00:	1912      	adds	r2, r2, r4
 800ad02:	bf28      	it	cs
 800ad04:	185b      	addcs	r3, r3, r1
 800ad06:	ea22 0205 	bic.w	r2, r2, r5
 800ad0a:	4619      	mov	r1, r3
 800ad0c:	4610      	mov	r0, r2
 800ad0e:	e7e8      	b.n	800ace2 <round+0x5a>
 800ad10:	000fffff 	.word	0x000fffff
 800ad14:	00000000 	.word	0x00000000

0800ad18 <sin>:
 800ad18:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ad1a:	ec53 2b10 	vmov	r2, r3, d0
 800ad1e:	4828      	ldr	r0, [pc, #160]	; (800adc0 <sin+0xa8>)
 800ad20:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800ad24:	4281      	cmp	r1, r0
 800ad26:	dc07      	bgt.n	800ad38 <sin+0x20>
 800ad28:	ed9f 1b23 	vldr	d1, [pc, #140]	; 800adb8 <sin+0xa0>
 800ad2c:	2000      	movs	r0, #0
 800ad2e:	b005      	add	sp, #20
 800ad30:	f85d eb04 	ldr.w	lr, [sp], #4
 800ad34:	f001 bdbc 	b.w	800c8b0 <__kernel_sin>
 800ad38:	4822      	ldr	r0, [pc, #136]	; (800adc4 <sin+0xac>)
 800ad3a:	4281      	cmp	r1, r0
 800ad3c:	dd09      	ble.n	800ad52 <sin+0x3a>
 800ad3e:	ee10 0a10 	vmov	r0, s0
 800ad42:	4619      	mov	r1, r3
 800ad44:	f7f5 fab8 	bl	80002b8 <__aeabi_dsub>
 800ad48:	ec41 0b10 	vmov	d0, r0, r1
 800ad4c:	b005      	add	sp, #20
 800ad4e:	f85d fb04 	ldr.w	pc, [sp], #4
 800ad52:	4668      	mov	r0, sp
 800ad54:	f000 fed4 	bl	800bb00 <__ieee754_rem_pio2>
 800ad58:	f000 0003 	and.w	r0, r0, #3
 800ad5c:	2801      	cmp	r0, #1
 800ad5e:	d00c      	beq.n	800ad7a <sin+0x62>
 800ad60:	2802      	cmp	r0, #2
 800ad62:	d011      	beq.n	800ad88 <sin+0x70>
 800ad64:	b9f0      	cbnz	r0, 800ada4 <sin+0x8c>
 800ad66:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ad6a:	ed9d 0b00 	vldr	d0, [sp]
 800ad6e:	2001      	movs	r0, #1
 800ad70:	f001 fd9e 	bl	800c8b0 <__kernel_sin>
 800ad74:	ec51 0b10 	vmov	r0, r1, d0
 800ad78:	e7e6      	b.n	800ad48 <sin+0x30>
 800ad7a:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ad7e:	ed9d 0b00 	vldr	d0, [sp]
 800ad82:	f001 f97d 	bl	800c080 <__kernel_cos>
 800ad86:	e7f5      	b.n	800ad74 <sin+0x5c>
 800ad88:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ad8c:	ed9d 0b00 	vldr	d0, [sp]
 800ad90:	2001      	movs	r0, #1
 800ad92:	f001 fd8d 	bl	800c8b0 <__kernel_sin>
 800ad96:	ec53 2b10 	vmov	r2, r3, d0
 800ad9a:	ee10 0a10 	vmov	r0, s0
 800ad9e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800ada2:	e7d1      	b.n	800ad48 <sin+0x30>
 800ada4:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ada8:	ed9d 0b00 	vldr	d0, [sp]
 800adac:	f001 f968 	bl	800c080 <__kernel_cos>
 800adb0:	e7f1      	b.n	800ad96 <sin+0x7e>
 800adb2:	bf00      	nop
 800adb4:	f3af 8000 	nop.w
	...
 800adc0:	3fe921fb 	.word	0x3fe921fb
 800adc4:	7fefffff 	.word	0x7fefffff

0800adc8 <atan2>:
 800adc8:	f000 b89e 	b.w	800af08 <__ieee754_atan2>

0800adcc <pow>:
 800adcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800adce:	ed2d 8b02 	vpush	{d8}
 800add2:	eeb0 8a40 	vmov.f32	s16, s0
 800add6:	eef0 8a60 	vmov.f32	s17, s1
 800adda:	ec55 4b11 	vmov	r4, r5, d1
 800adde:	f000 f95f 	bl	800b0a0 <__ieee754_pow>
 800ade2:	4622      	mov	r2, r4
 800ade4:	462b      	mov	r3, r5
 800ade6:	4620      	mov	r0, r4
 800ade8:	4629      	mov	r1, r5
 800adea:	ec57 6b10 	vmov	r6, r7, d0
 800adee:	f7f5 feb5 	bl	8000b5c <__aeabi_dcmpun>
 800adf2:	2800      	cmp	r0, #0
 800adf4:	d13b      	bne.n	800ae6e <pow+0xa2>
 800adf6:	ec51 0b18 	vmov	r0, r1, d8
 800adfa:	2200      	movs	r2, #0
 800adfc:	2300      	movs	r3, #0
 800adfe:	f7f5 fe7b 	bl	8000af8 <__aeabi_dcmpeq>
 800ae02:	b1b8      	cbz	r0, 800ae34 <pow+0x68>
 800ae04:	2200      	movs	r2, #0
 800ae06:	2300      	movs	r3, #0
 800ae08:	4620      	mov	r0, r4
 800ae0a:	4629      	mov	r1, r5
 800ae0c:	f7f5 fe74 	bl	8000af8 <__aeabi_dcmpeq>
 800ae10:	2800      	cmp	r0, #0
 800ae12:	d146      	bne.n	800aea2 <pow+0xd6>
 800ae14:	ec45 4b10 	vmov	d0, r4, r5
 800ae18:	f001 ffe3 	bl	800cde2 <finite>
 800ae1c:	b338      	cbz	r0, 800ae6e <pow+0xa2>
 800ae1e:	2200      	movs	r2, #0
 800ae20:	2300      	movs	r3, #0
 800ae22:	4620      	mov	r0, r4
 800ae24:	4629      	mov	r1, r5
 800ae26:	f7f5 fe71 	bl	8000b0c <__aeabi_dcmplt>
 800ae2a:	b300      	cbz	r0, 800ae6e <pow+0xa2>
 800ae2c:	f7fc fb08 	bl	8007440 <__errno>
 800ae30:	2322      	movs	r3, #34	; 0x22
 800ae32:	e01b      	b.n	800ae6c <pow+0xa0>
 800ae34:	ec47 6b10 	vmov	d0, r6, r7
 800ae38:	f001 ffd3 	bl	800cde2 <finite>
 800ae3c:	b9e0      	cbnz	r0, 800ae78 <pow+0xac>
 800ae3e:	eeb0 0a48 	vmov.f32	s0, s16
 800ae42:	eef0 0a68 	vmov.f32	s1, s17
 800ae46:	f001 ffcc 	bl	800cde2 <finite>
 800ae4a:	b1a8      	cbz	r0, 800ae78 <pow+0xac>
 800ae4c:	ec45 4b10 	vmov	d0, r4, r5
 800ae50:	f001 ffc7 	bl	800cde2 <finite>
 800ae54:	b180      	cbz	r0, 800ae78 <pow+0xac>
 800ae56:	4632      	mov	r2, r6
 800ae58:	463b      	mov	r3, r7
 800ae5a:	4630      	mov	r0, r6
 800ae5c:	4639      	mov	r1, r7
 800ae5e:	f7f5 fe7d 	bl	8000b5c <__aeabi_dcmpun>
 800ae62:	2800      	cmp	r0, #0
 800ae64:	d0e2      	beq.n	800ae2c <pow+0x60>
 800ae66:	f7fc faeb 	bl	8007440 <__errno>
 800ae6a:	2321      	movs	r3, #33	; 0x21
 800ae6c:	6003      	str	r3, [r0, #0]
 800ae6e:	ecbd 8b02 	vpop	{d8}
 800ae72:	ec47 6b10 	vmov	d0, r6, r7
 800ae76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ae78:	2200      	movs	r2, #0
 800ae7a:	2300      	movs	r3, #0
 800ae7c:	4630      	mov	r0, r6
 800ae7e:	4639      	mov	r1, r7
 800ae80:	f7f5 fe3a 	bl	8000af8 <__aeabi_dcmpeq>
 800ae84:	2800      	cmp	r0, #0
 800ae86:	d0f2      	beq.n	800ae6e <pow+0xa2>
 800ae88:	eeb0 0a48 	vmov.f32	s0, s16
 800ae8c:	eef0 0a68 	vmov.f32	s1, s17
 800ae90:	f001 ffa7 	bl	800cde2 <finite>
 800ae94:	2800      	cmp	r0, #0
 800ae96:	d0ea      	beq.n	800ae6e <pow+0xa2>
 800ae98:	ec45 4b10 	vmov	d0, r4, r5
 800ae9c:	f001 ffa1 	bl	800cde2 <finite>
 800aea0:	e7c3      	b.n	800ae2a <pow+0x5e>
 800aea2:	4f01      	ldr	r7, [pc, #4]	; (800aea8 <pow+0xdc>)
 800aea4:	2600      	movs	r6, #0
 800aea6:	e7e2      	b.n	800ae6e <pow+0xa2>
 800aea8:	3ff00000 	.word	0x3ff00000

0800aeac <sqrt>:
 800aeac:	b538      	push	{r3, r4, r5, lr}
 800aeae:	ed2d 8b02 	vpush	{d8}
 800aeb2:	ec55 4b10 	vmov	r4, r5, d0
 800aeb6:	f001 f82f 	bl	800bf18 <__ieee754_sqrt>
 800aeba:	4622      	mov	r2, r4
 800aebc:	462b      	mov	r3, r5
 800aebe:	4620      	mov	r0, r4
 800aec0:	4629      	mov	r1, r5
 800aec2:	eeb0 8a40 	vmov.f32	s16, s0
 800aec6:	eef0 8a60 	vmov.f32	s17, s1
 800aeca:	f7f5 fe47 	bl	8000b5c <__aeabi_dcmpun>
 800aece:	b990      	cbnz	r0, 800aef6 <sqrt+0x4a>
 800aed0:	2200      	movs	r2, #0
 800aed2:	2300      	movs	r3, #0
 800aed4:	4620      	mov	r0, r4
 800aed6:	4629      	mov	r1, r5
 800aed8:	f7f5 fe18 	bl	8000b0c <__aeabi_dcmplt>
 800aedc:	b158      	cbz	r0, 800aef6 <sqrt+0x4a>
 800aede:	f7fc faaf 	bl	8007440 <__errno>
 800aee2:	2321      	movs	r3, #33	; 0x21
 800aee4:	6003      	str	r3, [r0, #0]
 800aee6:	2200      	movs	r2, #0
 800aee8:	2300      	movs	r3, #0
 800aeea:	4610      	mov	r0, r2
 800aeec:	4619      	mov	r1, r3
 800aeee:	f7f5 fcc5 	bl	800087c <__aeabi_ddiv>
 800aef2:	ec41 0b18 	vmov	d8, r0, r1
 800aef6:	eeb0 0a48 	vmov.f32	s0, s16
 800aefa:	eef0 0a68 	vmov.f32	s1, s17
 800aefe:	ecbd 8b02 	vpop	{d8}
 800af02:	bd38      	pop	{r3, r4, r5, pc}
 800af04:	0000      	movs	r0, r0
	...

0800af08 <__ieee754_atan2>:
 800af08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800af0c:	ec57 6b11 	vmov	r6, r7, d1
 800af10:	4273      	negs	r3, r6
 800af12:	f8df e184 	ldr.w	lr, [pc, #388]	; 800b098 <__ieee754_atan2+0x190>
 800af16:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 800af1a:	4333      	orrs	r3, r6
 800af1c:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800af20:	4573      	cmp	r3, lr
 800af22:	ec51 0b10 	vmov	r0, r1, d0
 800af26:	ee11 8a10 	vmov	r8, s2
 800af2a:	d80a      	bhi.n	800af42 <__ieee754_atan2+0x3a>
 800af2c:	4244      	negs	r4, r0
 800af2e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800af32:	4304      	orrs	r4, r0
 800af34:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800af38:	4574      	cmp	r4, lr
 800af3a:	ee10 9a10 	vmov	r9, s0
 800af3e:	468c      	mov	ip, r1
 800af40:	d907      	bls.n	800af52 <__ieee754_atan2+0x4a>
 800af42:	4632      	mov	r2, r6
 800af44:	463b      	mov	r3, r7
 800af46:	f7f5 f9b9 	bl	80002bc <__adddf3>
 800af4a:	ec41 0b10 	vmov	d0, r0, r1
 800af4e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800af52:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 800af56:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800af5a:	4334      	orrs	r4, r6
 800af5c:	d103      	bne.n	800af66 <__ieee754_atan2+0x5e>
 800af5e:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800af62:	f001 bd95 	b.w	800ca90 <atan>
 800af66:	17bc      	asrs	r4, r7, #30
 800af68:	f004 0402 	and.w	r4, r4, #2
 800af6c:	ea53 0909 	orrs.w	r9, r3, r9
 800af70:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800af74:	d107      	bne.n	800af86 <__ieee754_atan2+0x7e>
 800af76:	2c02      	cmp	r4, #2
 800af78:	d060      	beq.n	800b03c <__ieee754_atan2+0x134>
 800af7a:	2c03      	cmp	r4, #3
 800af7c:	d1e5      	bne.n	800af4a <__ieee754_atan2+0x42>
 800af7e:	a142      	add	r1, pc, #264	; (adr r1, 800b088 <__ieee754_atan2+0x180>)
 800af80:	e9d1 0100 	ldrd	r0, r1, [r1]
 800af84:	e7e1      	b.n	800af4a <__ieee754_atan2+0x42>
 800af86:	ea52 0808 	orrs.w	r8, r2, r8
 800af8a:	d106      	bne.n	800af9a <__ieee754_atan2+0x92>
 800af8c:	f1bc 0f00 	cmp.w	ip, #0
 800af90:	da5f      	bge.n	800b052 <__ieee754_atan2+0x14a>
 800af92:	a13f      	add	r1, pc, #252	; (adr r1, 800b090 <__ieee754_atan2+0x188>)
 800af94:	e9d1 0100 	ldrd	r0, r1, [r1]
 800af98:	e7d7      	b.n	800af4a <__ieee754_atan2+0x42>
 800af9a:	4572      	cmp	r2, lr
 800af9c:	d10f      	bne.n	800afbe <__ieee754_atan2+0xb6>
 800af9e:	4293      	cmp	r3, r2
 800afa0:	f104 34ff 	add.w	r4, r4, #4294967295
 800afa4:	d107      	bne.n	800afb6 <__ieee754_atan2+0xae>
 800afa6:	2c02      	cmp	r4, #2
 800afa8:	d84c      	bhi.n	800b044 <__ieee754_atan2+0x13c>
 800afaa:	4b35      	ldr	r3, [pc, #212]	; (800b080 <__ieee754_atan2+0x178>)
 800afac:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 800afb0:	e9d4 0100 	ldrd	r0, r1, [r4]
 800afb4:	e7c9      	b.n	800af4a <__ieee754_atan2+0x42>
 800afb6:	2c02      	cmp	r4, #2
 800afb8:	d848      	bhi.n	800b04c <__ieee754_atan2+0x144>
 800afba:	4b32      	ldr	r3, [pc, #200]	; (800b084 <__ieee754_atan2+0x17c>)
 800afbc:	e7f6      	b.n	800afac <__ieee754_atan2+0xa4>
 800afbe:	4573      	cmp	r3, lr
 800afc0:	d0e4      	beq.n	800af8c <__ieee754_atan2+0x84>
 800afc2:	1a9b      	subs	r3, r3, r2
 800afc4:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 800afc8:	ea4f 5223 	mov.w	r2, r3, asr #20
 800afcc:	da1e      	bge.n	800b00c <__ieee754_atan2+0x104>
 800afce:	2f00      	cmp	r7, #0
 800afd0:	da01      	bge.n	800afd6 <__ieee754_atan2+0xce>
 800afd2:	323c      	adds	r2, #60	; 0x3c
 800afd4:	db1e      	blt.n	800b014 <__ieee754_atan2+0x10c>
 800afd6:	4632      	mov	r2, r6
 800afd8:	463b      	mov	r3, r7
 800afda:	f7f5 fc4f 	bl	800087c <__aeabi_ddiv>
 800afde:	ec41 0b10 	vmov	d0, r0, r1
 800afe2:	f001 fef5 	bl	800cdd0 <fabs>
 800afe6:	f001 fd53 	bl	800ca90 <atan>
 800afea:	ec51 0b10 	vmov	r0, r1, d0
 800afee:	2c01      	cmp	r4, #1
 800aff0:	d013      	beq.n	800b01a <__ieee754_atan2+0x112>
 800aff2:	2c02      	cmp	r4, #2
 800aff4:	d015      	beq.n	800b022 <__ieee754_atan2+0x11a>
 800aff6:	2c00      	cmp	r4, #0
 800aff8:	d0a7      	beq.n	800af4a <__ieee754_atan2+0x42>
 800affa:	a319      	add	r3, pc, #100	; (adr r3, 800b060 <__ieee754_atan2+0x158>)
 800affc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b000:	f7f5 f95a 	bl	80002b8 <__aeabi_dsub>
 800b004:	a318      	add	r3, pc, #96	; (adr r3, 800b068 <__ieee754_atan2+0x160>)
 800b006:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b00a:	e014      	b.n	800b036 <__ieee754_atan2+0x12e>
 800b00c:	a118      	add	r1, pc, #96	; (adr r1, 800b070 <__ieee754_atan2+0x168>)
 800b00e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b012:	e7ec      	b.n	800afee <__ieee754_atan2+0xe6>
 800b014:	2000      	movs	r0, #0
 800b016:	2100      	movs	r1, #0
 800b018:	e7e9      	b.n	800afee <__ieee754_atan2+0xe6>
 800b01a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b01e:	4619      	mov	r1, r3
 800b020:	e793      	b.n	800af4a <__ieee754_atan2+0x42>
 800b022:	a30f      	add	r3, pc, #60	; (adr r3, 800b060 <__ieee754_atan2+0x158>)
 800b024:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b028:	f7f5 f946 	bl	80002b8 <__aeabi_dsub>
 800b02c:	4602      	mov	r2, r0
 800b02e:	460b      	mov	r3, r1
 800b030:	a10d      	add	r1, pc, #52	; (adr r1, 800b068 <__ieee754_atan2+0x160>)
 800b032:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b036:	f7f5 f93f 	bl	80002b8 <__aeabi_dsub>
 800b03a:	e786      	b.n	800af4a <__ieee754_atan2+0x42>
 800b03c:	a10a      	add	r1, pc, #40	; (adr r1, 800b068 <__ieee754_atan2+0x160>)
 800b03e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b042:	e782      	b.n	800af4a <__ieee754_atan2+0x42>
 800b044:	a10c      	add	r1, pc, #48	; (adr r1, 800b078 <__ieee754_atan2+0x170>)
 800b046:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b04a:	e77e      	b.n	800af4a <__ieee754_atan2+0x42>
 800b04c:	2000      	movs	r0, #0
 800b04e:	2100      	movs	r1, #0
 800b050:	e77b      	b.n	800af4a <__ieee754_atan2+0x42>
 800b052:	a107      	add	r1, pc, #28	; (adr r1, 800b070 <__ieee754_atan2+0x168>)
 800b054:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b058:	e777      	b.n	800af4a <__ieee754_atan2+0x42>
 800b05a:	bf00      	nop
 800b05c:	f3af 8000 	nop.w
 800b060:	33145c07 	.word	0x33145c07
 800b064:	3ca1a626 	.word	0x3ca1a626
 800b068:	54442d18 	.word	0x54442d18
 800b06c:	400921fb 	.word	0x400921fb
 800b070:	54442d18 	.word	0x54442d18
 800b074:	3ff921fb 	.word	0x3ff921fb
 800b078:	54442d18 	.word	0x54442d18
 800b07c:	3fe921fb 	.word	0x3fe921fb
 800b080:	0800d678 	.word	0x0800d678
 800b084:	0800d690 	.word	0x0800d690
 800b088:	54442d18 	.word	0x54442d18
 800b08c:	c00921fb 	.word	0xc00921fb
 800b090:	54442d18 	.word	0x54442d18
 800b094:	bff921fb 	.word	0xbff921fb
 800b098:	7ff00000 	.word	0x7ff00000
 800b09c:	00000000 	.word	0x00000000

0800b0a0 <__ieee754_pow>:
 800b0a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b0a4:	ed2d 8b06 	vpush	{d8-d10}
 800b0a8:	b089      	sub	sp, #36	; 0x24
 800b0aa:	ed8d 1b00 	vstr	d1, [sp]
 800b0ae:	e9dd 2900 	ldrd	r2, r9, [sp]
 800b0b2:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800b0b6:	ea58 0102 	orrs.w	r1, r8, r2
 800b0ba:	ec57 6b10 	vmov	r6, r7, d0
 800b0be:	d115      	bne.n	800b0ec <__ieee754_pow+0x4c>
 800b0c0:	19b3      	adds	r3, r6, r6
 800b0c2:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 800b0c6:	4152      	adcs	r2, r2
 800b0c8:	4299      	cmp	r1, r3
 800b0ca:	4b89      	ldr	r3, [pc, #548]	; (800b2f0 <__ieee754_pow+0x250>)
 800b0cc:	4193      	sbcs	r3, r2
 800b0ce:	f080 84d2 	bcs.w	800ba76 <__ieee754_pow+0x9d6>
 800b0d2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b0d6:	4630      	mov	r0, r6
 800b0d8:	4639      	mov	r1, r7
 800b0da:	f7f5 f8ef 	bl	80002bc <__adddf3>
 800b0de:	ec41 0b10 	vmov	d0, r0, r1
 800b0e2:	b009      	add	sp, #36	; 0x24
 800b0e4:	ecbd 8b06 	vpop	{d8-d10}
 800b0e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b0ec:	4b81      	ldr	r3, [pc, #516]	; (800b2f4 <__ieee754_pow+0x254>)
 800b0ee:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800b0f2:	429c      	cmp	r4, r3
 800b0f4:	ee10 aa10 	vmov	sl, s0
 800b0f8:	463d      	mov	r5, r7
 800b0fa:	dc06      	bgt.n	800b10a <__ieee754_pow+0x6a>
 800b0fc:	d101      	bne.n	800b102 <__ieee754_pow+0x62>
 800b0fe:	2e00      	cmp	r6, #0
 800b100:	d1e7      	bne.n	800b0d2 <__ieee754_pow+0x32>
 800b102:	4598      	cmp	r8, r3
 800b104:	dc01      	bgt.n	800b10a <__ieee754_pow+0x6a>
 800b106:	d10f      	bne.n	800b128 <__ieee754_pow+0x88>
 800b108:	b172      	cbz	r2, 800b128 <__ieee754_pow+0x88>
 800b10a:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 800b10e:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 800b112:	ea55 050a 	orrs.w	r5, r5, sl
 800b116:	d1dc      	bne.n	800b0d2 <__ieee754_pow+0x32>
 800b118:	e9dd 3200 	ldrd	r3, r2, [sp]
 800b11c:	18db      	adds	r3, r3, r3
 800b11e:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 800b122:	4152      	adcs	r2, r2
 800b124:	429d      	cmp	r5, r3
 800b126:	e7d0      	b.n	800b0ca <__ieee754_pow+0x2a>
 800b128:	2d00      	cmp	r5, #0
 800b12a:	da3b      	bge.n	800b1a4 <__ieee754_pow+0x104>
 800b12c:	4b72      	ldr	r3, [pc, #456]	; (800b2f8 <__ieee754_pow+0x258>)
 800b12e:	4598      	cmp	r8, r3
 800b130:	dc51      	bgt.n	800b1d6 <__ieee754_pow+0x136>
 800b132:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800b136:	4598      	cmp	r8, r3
 800b138:	f340 84ac 	ble.w	800ba94 <__ieee754_pow+0x9f4>
 800b13c:	ea4f 5328 	mov.w	r3, r8, asr #20
 800b140:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800b144:	2b14      	cmp	r3, #20
 800b146:	dd0f      	ble.n	800b168 <__ieee754_pow+0xc8>
 800b148:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800b14c:	fa22 f103 	lsr.w	r1, r2, r3
 800b150:	fa01 f303 	lsl.w	r3, r1, r3
 800b154:	4293      	cmp	r3, r2
 800b156:	f040 849d 	bne.w	800ba94 <__ieee754_pow+0x9f4>
 800b15a:	f001 0101 	and.w	r1, r1, #1
 800b15e:	f1c1 0302 	rsb	r3, r1, #2
 800b162:	9304      	str	r3, [sp, #16]
 800b164:	b182      	cbz	r2, 800b188 <__ieee754_pow+0xe8>
 800b166:	e05f      	b.n	800b228 <__ieee754_pow+0x188>
 800b168:	2a00      	cmp	r2, #0
 800b16a:	d15b      	bne.n	800b224 <__ieee754_pow+0x184>
 800b16c:	f1c3 0314 	rsb	r3, r3, #20
 800b170:	fa48 f103 	asr.w	r1, r8, r3
 800b174:	fa01 f303 	lsl.w	r3, r1, r3
 800b178:	4543      	cmp	r3, r8
 800b17a:	f040 8488 	bne.w	800ba8e <__ieee754_pow+0x9ee>
 800b17e:	f001 0101 	and.w	r1, r1, #1
 800b182:	f1c1 0302 	rsb	r3, r1, #2
 800b186:	9304      	str	r3, [sp, #16]
 800b188:	4b5c      	ldr	r3, [pc, #368]	; (800b2fc <__ieee754_pow+0x25c>)
 800b18a:	4598      	cmp	r8, r3
 800b18c:	d132      	bne.n	800b1f4 <__ieee754_pow+0x154>
 800b18e:	f1b9 0f00 	cmp.w	r9, #0
 800b192:	f280 8478 	bge.w	800ba86 <__ieee754_pow+0x9e6>
 800b196:	4959      	ldr	r1, [pc, #356]	; (800b2fc <__ieee754_pow+0x25c>)
 800b198:	4632      	mov	r2, r6
 800b19a:	463b      	mov	r3, r7
 800b19c:	2000      	movs	r0, #0
 800b19e:	f7f5 fb6d 	bl	800087c <__aeabi_ddiv>
 800b1a2:	e79c      	b.n	800b0de <__ieee754_pow+0x3e>
 800b1a4:	2300      	movs	r3, #0
 800b1a6:	9304      	str	r3, [sp, #16]
 800b1a8:	2a00      	cmp	r2, #0
 800b1aa:	d13d      	bne.n	800b228 <__ieee754_pow+0x188>
 800b1ac:	4b51      	ldr	r3, [pc, #324]	; (800b2f4 <__ieee754_pow+0x254>)
 800b1ae:	4598      	cmp	r8, r3
 800b1b0:	d1ea      	bne.n	800b188 <__ieee754_pow+0xe8>
 800b1b2:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800b1b6:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800b1ba:	ea53 030a 	orrs.w	r3, r3, sl
 800b1be:	f000 845a 	beq.w	800ba76 <__ieee754_pow+0x9d6>
 800b1c2:	4b4f      	ldr	r3, [pc, #316]	; (800b300 <__ieee754_pow+0x260>)
 800b1c4:	429c      	cmp	r4, r3
 800b1c6:	dd08      	ble.n	800b1da <__ieee754_pow+0x13a>
 800b1c8:	f1b9 0f00 	cmp.w	r9, #0
 800b1cc:	f2c0 8457 	blt.w	800ba7e <__ieee754_pow+0x9de>
 800b1d0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b1d4:	e783      	b.n	800b0de <__ieee754_pow+0x3e>
 800b1d6:	2302      	movs	r3, #2
 800b1d8:	e7e5      	b.n	800b1a6 <__ieee754_pow+0x106>
 800b1da:	f1b9 0f00 	cmp.w	r9, #0
 800b1de:	f04f 0000 	mov.w	r0, #0
 800b1e2:	f04f 0100 	mov.w	r1, #0
 800b1e6:	f6bf af7a 	bge.w	800b0de <__ieee754_pow+0x3e>
 800b1ea:	e9dd 0300 	ldrd	r0, r3, [sp]
 800b1ee:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800b1f2:	e774      	b.n	800b0de <__ieee754_pow+0x3e>
 800b1f4:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 800b1f8:	d106      	bne.n	800b208 <__ieee754_pow+0x168>
 800b1fa:	4632      	mov	r2, r6
 800b1fc:	463b      	mov	r3, r7
 800b1fe:	4630      	mov	r0, r6
 800b200:	4639      	mov	r1, r7
 800b202:	f7f5 fa11 	bl	8000628 <__aeabi_dmul>
 800b206:	e76a      	b.n	800b0de <__ieee754_pow+0x3e>
 800b208:	4b3e      	ldr	r3, [pc, #248]	; (800b304 <__ieee754_pow+0x264>)
 800b20a:	4599      	cmp	r9, r3
 800b20c:	d10c      	bne.n	800b228 <__ieee754_pow+0x188>
 800b20e:	2d00      	cmp	r5, #0
 800b210:	db0a      	blt.n	800b228 <__ieee754_pow+0x188>
 800b212:	ec47 6b10 	vmov	d0, r6, r7
 800b216:	b009      	add	sp, #36	; 0x24
 800b218:	ecbd 8b06 	vpop	{d8-d10}
 800b21c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b220:	f000 be7a 	b.w	800bf18 <__ieee754_sqrt>
 800b224:	2300      	movs	r3, #0
 800b226:	9304      	str	r3, [sp, #16]
 800b228:	ec47 6b10 	vmov	d0, r6, r7
 800b22c:	f001 fdd0 	bl	800cdd0 <fabs>
 800b230:	ec51 0b10 	vmov	r0, r1, d0
 800b234:	f1ba 0f00 	cmp.w	sl, #0
 800b238:	d129      	bne.n	800b28e <__ieee754_pow+0x1ee>
 800b23a:	b124      	cbz	r4, 800b246 <__ieee754_pow+0x1a6>
 800b23c:	4b2f      	ldr	r3, [pc, #188]	; (800b2fc <__ieee754_pow+0x25c>)
 800b23e:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800b242:	429a      	cmp	r2, r3
 800b244:	d123      	bne.n	800b28e <__ieee754_pow+0x1ee>
 800b246:	f1b9 0f00 	cmp.w	r9, #0
 800b24a:	da05      	bge.n	800b258 <__ieee754_pow+0x1b8>
 800b24c:	4602      	mov	r2, r0
 800b24e:	460b      	mov	r3, r1
 800b250:	2000      	movs	r0, #0
 800b252:	492a      	ldr	r1, [pc, #168]	; (800b2fc <__ieee754_pow+0x25c>)
 800b254:	f7f5 fb12 	bl	800087c <__aeabi_ddiv>
 800b258:	2d00      	cmp	r5, #0
 800b25a:	f6bf af40 	bge.w	800b0de <__ieee754_pow+0x3e>
 800b25e:	9b04      	ldr	r3, [sp, #16]
 800b260:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800b264:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800b268:	4323      	orrs	r3, r4
 800b26a:	d108      	bne.n	800b27e <__ieee754_pow+0x1de>
 800b26c:	4602      	mov	r2, r0
 800b26e:	460b      	mov	r3, r1
 800b270:	4610      	mov	r0, r2
 800b272:	4619      	mov	r1, r3
 800b274:	f7f5 f820 	bl	80002b8 <__aeabi_dsub>
 800b278:	4602      	mov	r2, r0
 800b27a:	460b      	mov	r3, r1
 800b27c:	e78f      	b.n	800b19e <__ieee754_pow+0xfe>
 800b27e:	9b04      	ldr	r3, [sp, #16]
 800b280:	2b01      	cmp	r3, #1
 800b282:	f47f af2c 	bne.w	800b0de <__ieee754_pow+0x3e>
 800b286:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b28a:	4619      	mov	r1, r3
 800b28c:	e727      	b.n	800b0de <__ieee754_pow+0x3e>
 800b28e:	0feb      	lsrs	r3, r5, #31
 800b290:	3b01      	subs	r3, #1
 800b292:	9306      	str	r3, [sp, #24]
 800b294:	9a06      	ldr	r2, [sp, #24]
 800b296:	9b04      	ldr	r3, [sp, #16]
 800b298:	4313      	orrs	r3, r2
 800b29a:	d102      	bne.n	800b2a2 <__ieee754_pow+0x202>
 800b29c:	4632      	mov	r2, r6
 800b29e:	463b      	mov	r3, r7
 800b2a0:	e7e6      	b.n	800b270 <__ieee754_pow+0x1d0>
 800b2a2:	4b19      	ldr	r3, [pc, #100]	; (800b308 <__ieee754_pow+0x268>)
 800b2a4:	4598      	cmp	r8, r3
 800b2a6:	f340 80fb 	ble.w	800b4a0 <__ieee754_pow+0x400>
 800b2aa:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800b2ae:	4598      	cmp	r8, r3
 800b2b0:	4b13      	ldr	r3, [pc, #76]	; (800b300 <__ieee754_pow+0x260>)
 800b2b2:	dd0c      	ble.n	800b2ce <__ieee754_pow+0x22e>
 800b2b4:	429c      	cmp	r4, r3
 800b2b6:	dc0f      	bgt.n	800b2d8 <__ieee754_pow+0x238>
 800b2b8:	f1b9 0f00 	cmp.w	r9, #0
 800b2bc:	da0f      	bge.n	800b2de <__ieee754_pow+0x23e>
 800b2be:	2000      	movs	r0, #0
 800b2c0:	b009      	add	sp, #36	; 0x24
 800b2c2:	ecbd 8b06 	vpop	{d8-d10}
 800b2c6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2ca:	f001 bbd6 	b.w	800ca7a <__math_oflow>
 800b2ce:	429c      	cmp	r4, r3
 800b2d0:	dbf2      	blt.n	800b2b8 <__ieee754_pow+0x218>
 800b2d2:	4b0a      	ldr	r3, [pc, #40]	; (800b2fc <__ieee754_pow+0x25c>)
 800b2d4:	429c      	cmp	r4, r3
 800b2d6:	dd19      	ble.n	800b30c <__ieee754_pow+0x26c>
 800b2d8:	f1b9 0f00 	cmp.w	r9, #0
 800b2dc:	dcef      	bgt.n	800b2be <__ieee754_pow+0x21e>
 800b2de:	2000      	movs	r0, #0
 800b2e0:	b009      	add	sp, #36	; 0x24
 800b2e2:	ecbd 8b06 	vpop	{d8-d10}
 800b2e6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2ea:	f001 bbbd 	b.w	800ca68 <__math_uflow>
 800b2ee:	bf00      	nop
 800b2f0:	fff00000 	.word	0xfff00000
 800b2f4:	7ff00000 	.word	0x7ff00000
 800b2f8:	433fffff 	.word	0x433fffff
 800b2fc:	3ff00000 	.word	0x3ff00000
 800b300:	3fefffff 	.word	0x3fefffff
 800b304:	3fe00000 	.word	0x3fe00000
 800b308:	41e00000 	.word	0x41e00000
 800b30c:	4b60      	ldr	r3, [pc, #384]	; (800b490 <__ieee754_pow+0x3f0>)
 800b30e:	2200      	movs	r2, #0
 800b310:	f7f4 ffd2 	bl	80002b8 <__aeabi_dsub>
 800b314:	a354      	add	r3, pc, #336	; (adr r3, 800b468 <__ieee754_pow+0x3c8>)
 800b316:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b31a:	4604      	mov	r4, r0
 800b31c:	460d      	mov	r5, r1
 800b31e:	f7f5 f983 	bl	8000628 <__aeabi_dmul>
 800b322:	a353      	add	r3, pc, #332	; (adr r3, 800b470 <__ieee754_pow+0x3d0>)
 800b324:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b328:	4606      	mov	r6, r0
 800b32a:	460f      	mov	r7, r1
 800b32c:	4620      	mov	r0, r4
 800b32e:	4629      	mov	r1, r5
 800b330:	f7f5 f97a 	bl	8000628 <__aeabi_dmul>
 800b334:	4b57      	ldr	r3, [pc, #348]	; (800b494 <__ieee754_pow+0x3f4>)
 800b336:	4682      	mov	sl, r0
 800b338:	468b      	mov	fp, r1
 800b33a:	2200      	movs	r2, #0
 800b33c:	4620      	mov	r0, r4
 800b33e:	4629      	mov	r1, r5
 800b340:	f7f5 f972 	bl	8000628 <__aeabi_dmul>
 800b344:	4602      	mov	r2, r0
 800b346:	460b      	mov	r3, r1
 800b348:	a14b      	add	r1, pc, #300	; (adr r1, 800b478 <__ieee754_pow+0x3d8>)
 800b34a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b34e:	f7f4 ffb3 	bl	80002b8 <__aeabi_dsub>
 800b352:	4622      	mov	r2, r4
 800b354:	462b      	mov	r3, r5
 800b356:	f7f5 f967 	bl	8000628 <__aeabi_dmul>
 800b35a:	4602      	mov	r2, r0
 800b35c:	460b      	mov	r3, r1
 800b35e:	2000      	movs	r0, #0
 800b360:	494d      	ldr	r1, [pc, #308]	; (800b498 <__ieee754_pow+0x3f8>)
 800b362:	f7f4 ffa9 	bl	80002b8 <__aeabi_dsub>
 800b366:	4622      	mov	r2, r4
 800b368:	4680      	mov	r8, r0
 800b36a:	4689      	mov	r9, r1
 800b36c:	462b      	mov	r3, r5
 800b36e:	4620      	mov	r0, r4
 800b370:	4629      	mov	r1, r5
 800b372:	f7f5 f959 	bl	8000628 <__aeabi_dmul>
 800b376:	4602      	mov	r2, r0
 800b378:	460b      	mov	r3, r1
 800b37a:	4640      	mov	r0, r8
 800b37c:	4649      	mov	r1, r9
 800b37e:	f7f5 f953 	bl	8000628 <__aeabi_dmul>
 800b382:	a33f      	add	r3, pc, #252	; (adr r3, 800b480 <__ieee754_pow+0x3e0>)
 800b384:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b388:	f7f5 f94e 	bl	8000628 <__aeabi_dmul>
 800b38c:	4602      	mov	r2, r0
 800b38e:	460b      	mov	r3, r1
 800b390:	4650      	mov	r0, sl
 800b392:	4659      	mov	r1, fp
 800b394:	f7f4 ff90 	bl	80002b8 <__aeabi_dsub>
 800b398:	4602      	mov	r2, r0
 800b39a:	460b      	mov	r3, r1
 800b39c:	4680      	mov	r8, r0
 800b39e:	4689      	mov	r9, r1
 800b3a0:	4630      	mov	r0, r6
 800b3a2:	4639      	mov	r1, r7
 800b3a4:	f7f4 ff8a 	bl	80002bc <__adddf3>
 800b3a8:	2000      	movs	r0, #0
 800b3aa:	4632      	mov	r2, r6
 800b3ac:	463b      	mov	r3, r7
 800b3ae:	4604      	mov	r4, r0
 800b3b0:	460d      	mov	r5, r1
 800b3b2:	f7f4 ff81 	bl	80002b8 <__aeabi_dsub>
 800b3b6:	4602      	mov	r2, r0
 800b3b8:	460b      	mov	r3, r1
 800b3ba:	4640      	mov	r0, r8
 800b3bc:	4649      	mov	r1, r9
 800b3be:	f7f4 ff7b 	bl	80002b8 <__aeabi_dsub>
 800b3c2:	9b04      	ldr	r3, [sp, #16]
 800b3c4:	9a06      	ldr	r2, [sp, #24]
 800b3c6:	3b01      	subs	r3, #1
 800b3c8:	4313      	orrs	r3, r2
 800b3ca:	4682      	mov	sl, r0
 800b3cc:	468b      	mov	fp, r1
 800b3ce:	f040 81e7 	bne.w	800b7a0 <__ieee754_pow+0x700>
 800b3d2:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 800b488 <__ieee754_pow+0x3e8>
 800b3d6:	eeb0 8a47 	vmov.f32	s16, s14
 800b3da:	eef0 8a67 	vmov.f32	s17, s15
 800b3de:	e9dd 6700 	ldrd	r6, r7, [sp]
 800b3e2:	2600      	movs	r6, #0
 800b3e4:	4632      	mov	r2, r6
 800b3e6:	463b      	mov	r3, r7
 800b3e8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b3ec:	f7f4 ff64 	bl	80002b8 <__aeabi_dsub>
 800b3f0:	4622      	mov	r2, r4
 800b3f2:	462b      	mov	r3, r5
 800b3f4:	f7f5 f918 	bl	8000628 <__aeabi_dmul>
 800b3f8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b3fc:	4680      	mov	r8, r0
 800b3fe:	4689      	mov	r9, r1
 800b400:	4650      	mov	r0, sl
 800b402:	4659      	mov	r1, fp
 800b404:	f7f5 f910 	bl	8000628 <__aeabi_dmul>
 800b408:	4602      	mov	r2, r0
 800b40a:	460b      	mov	r3, r1
 800b40c:	4640      	mov	r0, r8
 800b40e:	4649      	mov	r1, r9
 800b410:	f7f4 ff54 	bl	80002bc <__adddf3>
 800b414:	4632      	mov	r2, r6
 800b416:	463b      	mov	r3, r7
 800b418:	4680      	mov	r8, r0
 800b41a:	4689      	mov	r9, r1
 800b41c:	4620      	mov	r0, r4
 800b41e:	4629      	mov	r1, r5
 800b420:	f7f5 f902 	bl	8000628 <__aeabi_dmul>
 800b424:	460b      	mov	r3, r1
 800b426:	4604      	mov	r4, r0
 800b428:	460d      	mov	r5, r1
 800b42a:	4602      	mov	r2, r0
 800b42c:	4649      	mov	r1, r9
 800b42e:	4640      	mov	r0, r8
 800b430:	f7f4 ff44 	bl	80002bc <__adddf3>
 800b434:	4b19      	ldr	r3, [pc, #100]	; (800b49c <__ieee754_pow+0x3fc>)
 800b436:	4299      	cmp	r1, r3
 800b438:	ec45 4b19 	vmov	d9, r4, r5
 800b43c:	4606      	mov	r6, r0
 800b43e:	460f      	mov	r7, r1
 800b440:	468b      	mov	fp, r1
 800b442:	f340 82f1 	ble.w	800ba28 <__ieee754_pow+0x988>
 800b446:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800b44a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800b44e:	4303      	orrs	r3, r0
 800b450:	f000 81e4 	beq.w	800b81c <__ieee754_pow+0x77c>
 800b454:	ec51 0b18 	vmov	r0, r1, d8
 800b458:	2200      	movs	r2, #0
 800b45a:	2300      	movs	r3, #0
 800b45c:	f7f5 fb56 	bl	8000b0c <__aeabi_dcmplt>
 800b460:	3800      	subs	r0, #0
 800b462:	bf18      	it	ne
 800b464:	2001      	movne	r0, #1
 800b466:	e72b      	b.n	800b2c0 <__ieee754_pow+0x220>
 800b468:	60000000 	.word	0x60000000
 800b46c:	3ff71547 	.word	0x3ff71547
 800b470:	f85ddf44 	.word	0xf85ddf44
 800b474:	3e54ae0b 	.word	0x3e54ae0b
 800b478:	55555555 	.word	0x55555555
 800b47c:	3fd55555 	.word	0x3fd55555
 800b480:	652b82fe 	.word	0x652b82fe
 800b484:	3ff71547 	.word	0x3ff71547
 800b488:	00000000 	.word	0x00000000
 800b48c:	bff00000 	.word	0xbff00000
 800b490:	3ff00000 	.word	0x3ff00000
 800b494:	3fd00000 	.word	0x3fd00000
 800b498:	3fe00000 	.word	0x3fe00000
 800b49c:	408fffff 	.word	0x408fffff
 800b4a0:	4bd5      	ldr	r3, [pc, #852]	; (800b7f8 <__ieee754_pow+0x758>)
 800b4a2:	402b      	ands	r3, r5
 800b4a4:	2200      	movs	r2, #0
 800b4a6:	b92b      	cbnz	r3, 800b4b4 <__ieee754_pow+0x414>
 800b4a8:	4bd4      	ldr	r3, [pc, #848]	; (800b7fc <__ieee754_pow+0x75c>)
 800b4aa:	f7f5 f8bd 	bl	8000628 <__aeabi_dmul>
 800b4ae:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800b4b2:	460c      	mov	r4, r1
 800b4b4:	1523      	asrs	r3, r4, #20
 800b4b6:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800b4ba:	4413      	add	r3, r2
 800b4bc:	9305      	str	r3, [sp, #20]
 800b4be:	4bd0      	ldr	r3, [pc, #832]	; (800b800 <__ieee754_pow+0x760>)
 800b4c0:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800b4c4:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800b4c8:	429c      	cmp	r4, r3
 800b4ca:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800b4ce:	dd08      	ble.n	800b4e2 <__ieee754_pow+0x442>
 800b4d0:	4bcc      	ldr	r3, [pc, #816]	; (800b804 <__ieee754_pow+0x764>)
 800b4d2:	429c      	cmp	r4, r3
 800b4d4:	f340 8162 	ble.w	800b79c <__ieee754_pow+0x6fc>
 800b4d8:	9b05      	ldr	r3, [sp, #20]
 800b4da:	3301      	adds	r3, #1
 800b4dc:	9305      	str	r3, [sp, #20]
 800b4de:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800b4e2:	2400      	movs	r4, #0
 800b4e4:	00e3      	lsls	r3, r4, #3
 800b4e6:	9307      	str	r3, [sp, #28]
 800b4e8:	4bc7      	ldr	r3, [pc, #796]	; (800b808 <__ieee754_pow+0x768>)
 800b4ea:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b4ee:	ed93 7b00 	vldr	d7, [r3]
 800b4f2:	4629      	mov	r1, r5
 800b4f4:	ec53 2b17 	vmov	r2, r3, d7
 800b4f8:	eeb0 9a47 	vmov.f32	s18, s14
 800b4fc:	eef0 9a67 	vmov.f32	s19, s15
 800b500:	4682      	mov	sl, r0
 800b502:	f7f4 fed9 	bl	80002b8 <__aeabi_dsub>
 800b506:	4652      	mov	r2, sl
 800b508:	4606      	mov	r6, r0
 800b50a:	460f      	mov	r7, r1
 800b50c:	462b      	mov	r3, r5
 800b50e:	ec51 0b19 	vmov	r0, r1, d9
 800b512:	f7f4 fed3 	bl	80002bc <__adddf3>
 800b516:	4602      	mov	r2, r0
 800b518:	460b      	mov	r3, r1
 800b51a:	2000      	movs	r0, #0
 800b51c:	49bb      	ldr	r1, [pc, #748]	; (800b80c <__ieee754_pow+0x76c>)
 800b51e:	f7f5 f9ad 	bl	800087c <__aeabi_ddiv>
 800b522:	ec41 0b1a 	vmov	d10, r0, r1
 800b526:	4602      	mov	r2, r0
 800b528:	460b      	mov	r3, r1
 800b52a:	4630      	mov	r0, r6
 800b52c:	4639      	mov	r1, r7
 800b52e:	f7f5 f87b 	bl	8000628 <__aeabi_dmul>
 800b532:	2300      	movs	r3, #0
 800b534:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b538:	9302      	str	r3, [sp, #8]
 800b53a:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800b53e:	46ab      	mov	fp, r5
 800b540:	106d      	asrs	r5, r5, #1
 800b542:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800b546:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800b54a:	ec41 0b18 	vmov	d8, r0, r1
 800b54e:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 800b552:	2200      	movs	r2, #0
 800b554:	4640      	mov	r0, r8
 800b556:	4649      	mov	r1, r9
 800b558:	4614      	mov	r4, r2
 800b55a:	461d      	mov	r5, r3
 800b55c:	f7f5 f864 	bl	8000628 <__aeabi_dmul>
 800b560:	4602      	mov	r2, r0
 800b562:	460b      	mov	r3, r1
 800b564:	4630      	mov	r0, r6
 800b566:	4639      	mov	r1, r7
 800b568:	f7f4 fea6 	bl	80002b8 <__aeabi_dsub>
 800b56c:	ec53 2b19 	vmov	r2, r3, d9
 800b570:	4606      	mov	r6, r0
 800b572:	460f      	mov	r7, r1
 800b574:	4620      	mov	r0, r4
 800b576:	4629      	mov	r1, r5
 800b578:	f7f4 fe9e 	bl	80002b8 <__aeabi_dsub>
 800b57c:	4602      	mov	r2, r0
 800b57e:	460b      	mov	r3, r1
 800b580:	4650      	mov	r0, sl
 800b582:	4659      	mov	r1, fp
 800b584:	f7f4 fe98 	bl	80002b8 <__aeabi_dsub>
 800b588:	4642      	mov	r2, r8
 800b58a:	464b      	mov	r3, r9
 800b58c:	f7f5 f84c 	bl	8000628 <__aeabi_dmul>
 800b590:	4602      	mov	r2, r0
 800b592:	460b      	mov	r3, r1
 800b594:	4630      	mov	r0, r6
 800b596:	4639      	mov	r1, r7
 800b598:	f7f4 fe8e 	bl	80002b8 <__aeabi_dsub>
 800b59c:	ec53 2b1a 	vmov	r2, r3, d10
 800b5a0:	f7f5 f842 	bl	8000628 <__aeabi_dmul>
 800b5a4:	ec53 2b18 	vmov	r2, r3, d8
 800b5a8:	ec41 0b19 	vmov	d9, r0, r1
 800b5ac:	ec51 0b18 	vmov	r0, r1, d8
 800b5b0:	f7f5 f83a 	bl	8000628 <__aeabi_dmul>
 800b5b4:	a37c      	add	r3, pc, #496	; (adr r3, 800b7a8 <__ieee754_pow+0x708>)
 800b5b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5ba:	4604      	mov	r4, r0
 800b5bc:	460d      	mov	r5, r1
 800b5be:	f7f5 f833 	bl	8000628 <__aeabi_dmul>
 800b5c2:	a37b      	add	r3, pc, #492	; (adr r3, 800b7b0 <__ieee754_pow+0x710>)
 800b5c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5c8:	f7f4 fe78 	bl	80002bc <__adddf3>
 800b5cc:	4622      	mov	r2, r4
 800b5ce:	462b      	mov	r3, r5
 800b5d0:	f7f5 f82a 	bl	8000628 <__aeabi_dmul>
 800b5d4:	a378      	add	r3, pc, #480	; (adr r3, 800b7b8 <__ieee754_pow+0x718>)
 800b5d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5da:	f7f4 fe6f 	bl	80002bc <__adddf3>
 800b5de:	4622      	mov	r2, r4
 800b5e0:	462b      	mov	r3, r5
 800b5e2:	f7f5 f821 	bl	8000628 <__aeabi_dmul>
 800b5e6:	a376      	add	r3, pc, #472	; (adr r3, 800b7c0 <__ieee754_pow+0x720>)
 800b5e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5ec:	f7f4 fe66 	bl	80002bc <__adddf3>
 800b5f0:	4622      	mov	r2, r4
 800b5f2:	462b      	mov	r3, r5
 800b5f4:	f7f5 f818 	bl	8000628 <__aeabi_dmul>
 800b5f8:	a373      	add	r3, pc, #460	; (adr r3, 800b7c8 <__ieee754_pow+0x728>)
 800b5fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5fe:	f7f4 fe5d 	bl	80002bc <__adddf3>
 800b602:	4622      	mov	r2, r4
 800b604:	462b      	mov	r3, r5
 800b606:	f7f5 f80f 	bl	8000628 <__aeabi_dmul>
 800b60a:	a371      	add	r3, pc, #452	; (adr r3, 800b7d0 <__ieee754_pow+0x730>)
 800b60c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b610:	f7f4 fe54 	bl	80002bc <__adddf3>
 800b614:	4622      	mov	r2, r4
 800b616:	4606      	mov	r6, r0
 800b618:	460f      	mov	r7, r1
 800b61a:	462b      	mov	r3, r5
 800b61c:	4620      	mov	r0, r4
 800b61e:	4629      	mov	r1, r5
 800b620:	f7f5 f802 	bl	8000628 <__aeabi_dmul>
 800b624:	4602      	mov	r2, r0
 800b626:	460b      	mov	r3, r1
 800b628:	4630      	mov	r0, r6
 800b62a:	4639      	mov	r1, r7
 800b62c:	f7f4 fffc 	bl	8000628 <__aeabi_dmul>
 800b630:	4642      	mov	r2, r8
 800b632:	4604      	mov	r4, r0
 800b634:	460d      	mov	r5, r1
 800b636:	464b      	mov	r3, r9
 800b638:	ec51 0b18 	vmov	r0, r1, d8
 800b63c:	f7f4 fe3e 	bl	80002bc <__adddf3>
 800b640:	ec53 2b19 	vmov	r2, r3, d9
 800b644:	f7f4 fff0 	bl	8000628 <__aeabi_dmul>
 800b648:	4622      	mov	r2, r4
 800b64a:	462b      	mov	r3, r5
 800b64c:	f7f4 fe36 	bl	80002bc <__adddf3>
 800b650:	4642      	mov	r2, r8
 800b652:	4682      	mov	sl, r0
 800b654:	468b      	mov	fp, r1
 800b656:	464b      	mov	r3, r9
 800b658:	4640      	mov	r0, r8
 800b65a:	4649      	mov	r1, r9
 800b65c:	f7f4 ffe4 	bl	8000628 <__aeabi_dmul>
 800b660:	4b6b      	ldr	r3, [pc, #428]	; (800b810 <__ieee754_pow+0x770>)
 800b662:	2200      	movs	r2, #0
 800b664:	4606      	mov	r6, r0
 800b666:	460f      	mov	r7, r1
 800b668:	f7f4 fe28 	bl	80002bc <__adddf3>
 800b66c:	4652      	mov	r2, sl
 800b66e:	465b      	mov	r3, fp
 800b670:	f7f4 fe24 	bl	80002bc <__adddf3>
 800b674:	2000      	movs	r0, #0
 800b676:	4604      	mov	r4, r0
 800b678:	460d      	mov	r5, r1
 800b67a:	4602      	mov	r2, r0
 800b67c:	460b      	mov	r3, r1
 800b67e:	4640      	mov	r0, r8
 800b680:	4649      	mov	r1, r9
 800b682:	f7f4 ffd1 	bl	8000628 <__aeabi_dmul>
 800b686:	4b62      	ldr	r3, [pc, #392]	; (800b810 <__ieee754_pow+0x770>)
 800b688:	4680      	mov	r8, r0
 800b68a:	4689      	mov	r9, r1
 800b68c:	2200      	movs	r2, #0
 800b68e:	4620      	mov	r0, r4
 800b690:	4629      	mov	r1, r5
 800b692:	f7f4 fe11 	bl	80002b8 <__aeabi_dsub>
 800b696:	4632      	mov	r2, r6
 800b698:	463b      	mov	r3, r7
 800b69a:	f7f4 fe0d 	bl	80002b8 <__aeabi_dsub>
 800b69e:	4602      	mov	r2, r0
 800b6a0:	460b      	mov	r3, r1
 800b6a2:	4650      	mov	r0, sl
 800b6a4:	4659      	mov	r1, fp
 800b6a6:	f7f4 fe07 	bl	80002b8 <__aeabi_dsub>
 800b6aa:	ec53 2b18 	vmov	r2, r3, d8
 800b6ae:	f7f4 ffbb 	bl	8000628 <__aeabi_dmul>
 800b6b2:	4622      	mov	r2, r4
 800b6b4:	4606      	mov	r6, r0
 800b6b6:	460f      	mov	r7, r1
 800b6b8:	462b      	mov	r3, r5
 800b6ba:	ec51 0b19 	vmov	r0, r1, d9
 800b6be:	f7f4 ffb3 	bl	8000628 <__aeabi_dmul>
 800b6c2:	4602      	mov	r2, r0
 800b6c4:	460b      	mov	r3, r1
 800b6c6:	4630      	mov	r0, r6
 800b6c8:	4639      	mov	r1, r7
 800b6ca:	f7f4 fdf7 	bl	80002bc <__adddf3>
 800b6ce:	4606      	mov	r6, r0
 800b6d0:	460f      	mov	r7, r1
 800b6d2:	4602      	mov	r2, r0
 800b6d4:	460b      	mov	r3, r1
 800b6d6:	4640      	mov	r0, r8
 800b6d8:	4649      	mov	r1, r9
 800b6da:	f7f4 fdef 	bl	80002bc <__adddf3>
 800b6de:	a33e      	add	r3, pc, #248	; (adr r3, 800b7d8 <__ieee754_pow+0x738>)
 800b6e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6e4:	2000      	movs	r0, #0
 800b6e6:	4604      	mov	r4, r0
 800b6e8:	460d      	mov	r5, r1
 800b6ea:	f7f4 ff9d 	bl	8000628 <__aeabi_dmul>
 800b6ee:	4642      	mov	r2, r8
 800b6f0:	ec41 0b18 	vmov	d8, r0, r1
 800b6f4:	464b      	mov	r3, r9
 800b6f6:	4620      	mov	r0, r4
 800b6f8:	4629      	mov	r1, r5
 800b6fa:	f7f4 fddd 	bl	80002b8 <__aeabi_dsub>
 800b6fe:	4602      	mov	r2, r0
 800b700:	460b      	mov	r3, r1
 800b702:	4630      	mov	r0, r6
 800b704:	4639      	mov	r1, r7
 800b706:	f7f4 fdd7 	bl	80002b8 <__aeabi_dsub>
 800b70a:	a335      	add	r3, pc, #212	; (adr r3, 800b7e0 <__ieee754_pow+0x740>)
 800b70c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b710:	f7f4 ff8a 	bl	8000628 <__aeabi_dmul>
 800b714:	a334      	add	r3, pc, #208	; (adr r3, 800b7e8 <__ieee754_pow+0x748>)
 800b716:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b71a:	4606      	mov	r6, r0
 800b71c:	460f      	mov	r7, r1
 800b71e:	4620      	mov	r0, r4
 800b720:	4629      	mov	r1, r5
 800b722:	f7f4 ff81 	bl	8000628 <__aeabi_dmul>
 800b726:	4602      	mov	r2, r0
 800b728:	460b      	mov	r3, r1
 800b72a:	4630      	mov	r0, r6
 800b72c:	4639      	mov	r1, r7
 800b72e:	f7f4 fdc5 	bl	80002bc <__adddf3>
 800b732:	9a07      	ldr	r2, [sp, #28]
 800b734:	4b37      	ldr	r3, [pc, #220]	; (800b814 <__ieee754_pow+0x774>)
 800b736:	4413      	add	r3, r2
 800b738:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b73c:	f7f4 fdbe 	bl	80002bc <__adddf3>
 800b740:	4682      	mov	sl, r0
 800b742:	9805      	ldr	r0, [sp, #20]
 800b744:	468b      	mov	fp, r1
 800b746:	f7f4 ff05 	bl	8000554 <__aeabi_i2d>
 800b74a:	9a07      	ldr	r2, [sp, #28]
 800b74c:	4b32      	ldr	r3, [pc, #200]	; (800b818 <__ieee754_pow+0x778>)
 800b74e:	4413      	add	r3, r2
 800b750:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b754:	4606      	mov	r6, r0
 800b756:	460f      	mov	r7, r1
 800b758:	4652      	mov	r2, sl
 800b75a:	465b      	mov	r3, fp
 800b75c:	ec51 0b18 	vmov	r0, r1, d8
 800b760:	f7f4 fdac 	bl	80002bc <__adddf3>
 800b764:	4642      	mov	r2, r8
 800b766:	464b      	mov	r3, r9
 800b768:	f7f4 fda8 	bl	80002bc <__adddf3>
 800b76c:	4632      	mov	r2, r6
 800b76e:	463b      	mov	r3, r7
 800b770:	f7f4 fda4 	bl	80002bc <__adddf3>
 800b774:	2000      	movs	r0, #0
 800b776:	4632      	mov	r2, r6
 800b778:	463b      	mov	r3, r7
 800b77a:	4604      	mov	r4, r0
 800b77c:	460d      	mov	r5, r1
 800b77e:	f7f4 fd9b 	bl	80002b8 <__aeabi_dsub>
 800b782:	4642      	mov	r2, r8
 800b784:	464b      	mov	r3, r9
 800b786:	f7f4 fd97 	bl	80002b8 <__aeabi_dsub>
 800b78a:	ec53 2b18 	vmov	r2, r3, d8
 800b78e:	f7f4 fd93 	bl	80002b8 <__aeabi_dsub>
 800b792:	4602      	mov	r2, r0
 800b794:	460b      	mov	r3, r1
 800b796:	4650      	mov	r0, sl
 800b798:	4659      	mov	r1, fp
 800b79a:	e610      	b.n	800b3be <__ieee754_pow+0x31e>
 800b79c:	2401      	movs	r4, #1
 800b79e:	e6a1      	b.n	800b4e4 <__ieee754_pow+0x444>
 800b7a0:	ed9f 7b13 	vldr	d7, [pc, #76]	; 800b7f0 <__ieee754_pow+0x750>
 800b7a4:	e617      	b.n	800b3d6 <__ieee754_pow+0x336>
 800b7a6:	bf00      	nop
 800b7a8:	4a454eef 	.word	0x4a454eef
 800b7ac:	3fca7e28 	.word	0x3fca7e28
 800b7b0:	93c9db65 	.word	0x93c9db65
 800b7b4:	3fcd864a 	.word	0x3fcd864a
 800b7b8:	a91d4101 	.word	0xa91d4101
 800b7bc:	3fd17460 	.word	0x3fd17460
 800b7c0:	518f264d 	.word	0x518f264d
 800b7c4:	3fd55555 	.word	0x3fd55555
 800b7c8:	db6fabff 	.word	0xdb6fabff
 800b7cc:	3fdb6db6 	.word	0x3fdb6db6
 800b7d0:	33333303 	.word	0x33333303
 800b7d4:	3fe33333 	.word	0x3fe33333
 800b7d8:	e0000000 	.word	0xe0000000
 800b7dc:	3feec709 	.word	0x3feec709
 800b7e0:	dc3a03fd 	.word	0xdc3a03fd
 800b7e4:	3feec709 	.word	0x3feec709
 800b7e8:	145b01f5 	.word	0x145b01f5
 800b7ec:	be3e2fe0 	.word	0xbe3e2fe0
 800b7f0:	00000000 	.word	0x00000000
 800b7f4:	3ff00000 	.word	0x3ff00000
 800b7f8:	7ff00000 	.word	0x7ff00000
 800b7fc:	43400000 	.word	0x43400000
 800b800:	0003988e 	.word	0x0003988e
 800b804:	000bb679 	.word	0x000bb679
 800b808:	0800d6a8 	.word	0x0800d6a8
 800b80c:	3ff00000 	.word	0x3ff00000
 800b810:	40080000 	.word	0x40080000
 800b814:	0800d6c8 	.word	0x0800d6c8
 800b818:	0800d6b8 	.word	0x0800d6b8
 800b81c:	a3b5      	add	r3, pc, #724	; (adr r3, 800baf4 <__ieee754_pow+0xa54>)
 800b81e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b822:	4640      	mov	r0, r8
 800b824:	4649      	mov	r1, r9
 800b826:	f7f4 fd49 	bl	80002bc <__adddf3>
 800b82a:	4622      	mov	r2, r4
 800b82c:	ec41 0b1a 	vmov	d10, r0, r1
 800b830:	462b      	mov	r3, r5
 800b832:	4630      	mov	r0, r6
 800b834:	4639      	mov	r1, r7
 800b836:	f7f4 fd3f 	bl	80002b8 <__aeabi_dsub>
 800b83a:	4602      	mov	r2, r0
 800b83c:	460b      	mov	r3, r1
 800b83e:	ec51 0b1a 	vmov	r0, r1, d10
 800b842:	f7f5 f981 	bl	8000b48 <__aeabi_dcmpgt>
 800b846:	2800      	cmp	r0, #0
 800b848:	f47f ae04 	bne.w	800b454 <__ieee754_pow+0x3b4>
 800b84c:	4aa4      	ldr	r2, [pc, #656]	; (800bae0 <__ieee754_pow+0xa40>)
 800b84e:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800b852:	4293      	cmp	r3, r2
 800b854:	f340 8108 	ble.w	800ba68 <__ieee754_pow+0x9c8>
 800b858:	151b      	asrs	r3, r3, #20
 800b85a:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800b85e:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800b862:	fa4a f303 	asr.w	r3, sl, r3
 800b866:	445b      	add	r3, fp
 800b868:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800b86c:	4e9d      	ldr	r6, [pc, #628]	; (800bae4 <__ieee754_pow+0xa44>)
 800b86e:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800b872:	4116      	asrs	r6, r2
 800b874:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800b878:	2000      	movs	r0, #0
 800b87a:	ea23 0106 	bic.w	r1, r3, r6
 800b87e:	f1c2 0214 	rsb	r2, r2, #20
 800b882:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800b886:	fa4a fa02 	asr.w	sl, sl, r2
 800b88a:	f1bb 0f00 	cmp.w	fp, #0
 800b88e:	4602      	mov	r2, r0
 800b890:	460b      	mov	r3, r1
 800b892:	4620      	mov	r0, r4
 800b894:	4629      	mov	r1, r5
 800b896:	bfb8      	it	lt
 800b898:	f1ca 0a00 	rsblt	sl, sl, #0
 800b89c:	f7f4 fd0c 	bl	80002b8 <__aeabi_dsub>
 800b8a0:	ec41 0b19 	vmov	d9, r0, r1
 800b8a4:	4642      	mov	r2, r8
 800b8a6:	464b      	mov	r3, r9
 800b8a8:	ec51 0b19 	vmov	r0, r1, d9
 800b8ac:	f7f4 fd06 	bl	80002bc <__adddf3>
 800b8b0:	a37b      	add	r3, pc, #492	; (adr r3, 800baa0 <__ieee754_pow+0xa00>)
 800b8b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8b6:	2000      	movs	r0, #0
 800b8b8:	4604      	mov	r4, r0
 800b8ba:	460d      	mov	r5, r1
 800b8bc:	f7f4 feb4 	bl	8000628 <__aeabi_dmul>
 800b8c0:	ec53 2b19 	vmov	r2, r3, d9
 800b8c4:	4606      	mov	r6, r0
 800b8c6:	460f      	mov	r7, r1
 800b8c8:	4620      	mov	r0, r4
 800b8ca:	4629      	mov	r1, r5
 800b8cc:	f7f4 fcf4 	bl	80002b8 <__aeabi_dsub>
 800b8d0:	4602      	mov	r2, r0
 800b8d2:	460b      	mov	r3, r1
 800b8d4:	4640      	mov	r0, r8
 800b8d6:	4649      	mov	r1, r9
 800b8d8:	f7f4 fcee 	bl	80002b8 <__aeabi_dsub>
 800b8dc:	a372      	add	r3, pc, #456	; (adr r3, 800baa8 <__ieee754_pow+0xa08>)
 800b8de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8e2:	f7f4 fea1 	bl	8000628 <__aeabi_dmul>
 800b8e6:	a372      	add	r3, pc, #456	; (adr r3, 800bab0 <__ieee754_pow+0xa10>)
 800b8e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8ec:	4680      	mov	r8, r0
 800b8ee:	4689      	mov	r9, r1
 800b8f0:	4620      	mov	r0, r4
 800b8f2:	4629      	mov	r1, r5
 800b8f4:	f7f4 fe98 	bl	8000628 <__aeabi_dmul>
 800b8f8:	4602      	mov	r2, r0
 800b8fa:	460b      	mov	r3, r1
 800b8fc:	4640      	mov	r0, r8
 800b8fe:	4649      	mov	r1, r9
 800b900:	f7f4 fcdc 	bl	80002bc <__adddf3>
 800b904:	4604      	mov	r4, r0
 800b906:	460d      	mov	r5, r1
 800b908:	4602      	mov	r2, r0
 800b90a:	460b      	mov	r3, r1
 800b90c:	4630      	mov	r0, r6
 800b90e:	4639      	mov	r1, r7
 800b910:	f7f4 fcd4 	bl	80002bc <__adddf3>
 800b914:	4632      	mov	r2, r6
 800b916:	463b      	mov	r3, r7
 800b918:	4680      	mov	r8, r0
 800b91a:	4689      	mov	r9, r1
 800b91c:	f7f4 fccc 	bl	80002b8 <__aeabi_dsub>
 800b920:	4602      	mov	r2, r0
 800b922:	460b      	mov	r3, r1
 800b924:	4620      	mov	r0, r4
 800b926:	4629      	mov	r1, r5
 800b928:	f7f4 fcc6 	bl	80002b8 <__aeabi_dsub>
 800b92c:	4642      	mov	r2, r8
 800b92e:	4606      	mov	r6, r0
 800b930:	460f      	mov	r7, r1
 800b932:	464b      	mov	r3, r9
 800b934:	4640      	mov	r0, r8
 800b936:	4649      	mov	r1, r9
 800b938:	f7f4 fe76 	bl	8000628 <__aeabi_dmul>
 800b93c:	a35e      	add	r3, pc, #376	; (adr r3, 800bab8 <__ieee754_pow+0xa18>)
 800b93e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b942:	4604      	mov	r4, r0
 800b944:	460d      	mov	r5, r1
 800b946:	f7f4 fe6f 	bl	8000628 <__aeabi_dmul>
 800b94a:	a35d      	add	r3, pc, #372	; (adr r3, 800bac0 <__ieee754_pow+0xa20>)
 800b94c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b950:	f7f4 fcb2 	bl	80002b8 <__aeabi_dsub>
 800b954:	4622      	mov	r2, r4
 800b956:	462b      	mov	r3, r5
 800b958:	f7f4 fe66 	bl	8000628 <__aeabi_dmul>
 800b95c:	a35a      	add	r3, pc, #360	; (adr r3, 800bac8 <__ieee754_pow+0xa28>)
 800b95e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b962:	f7f4 fcab 	bl	80002bc <__adddf3>
 800b966:	4622      	mov	r2, r4
 800b968:	462b      	mov	r3, r5
 800b96a:	f7f4 fe5d 	bl	8000628 <__aeabi_dmul>
 800b96e:	a358      	add	r3, pc, #352	; (adr r3, 800bad0 <__ieee754_pow+0xa30>)
 800b970:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b974:	f7f4 fca0 	bl	80002b8 <__aeabi_dsub>
 800b978:	4622      	mov	r2, r4
 800b97a:	462b      	mov	r3, r5
 800b97c:	f7f4 fe54 	bl	8000628 <__aeabi_dmul>
 800b980:	a355      	add	r3, pc, #340	; (adr r3, 800bad8 <__ieee754_pow+0xa38>)
 800b982:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b986:	f7f4 fc99 	bl	80002bc <__adddf3>
 800b98a:	4622      	mov	r2, r4
 800b98c:	462b      	mov	r3, r5
 800b98e:	f7f4 fe4b 	bl	8000628 <__aeabi_dmul>
 800b992:	4602      	mov	r2, r0
 800b994:	460b      	mov	r3, r1
 800b996:	4640      	mov	r0, r8
 800b998:	4649      	mov	r1, r9
 800b99a:	f7f4 fc8d 	bl	80002b8 <__aeabi_dsub>
 800b99e:	4604      	mov	r4, r0
 800b9a0:	460d      	mov	r5, r1
 800b9a2:	4602      	mov	r2, r0
 800b9a4:	460b      	mov	r3, r1
 800b9a6:	4640      	mov	r0, r8
 800b9a8:	4649      	mov	r1, r9
 800b9aa:	f7f4 fe3d 	bl	8000628 <__aeabi_dmul>
 800b9ae:	2200      	movs	r2, #0
 800b9b0:	ec41 0b19 	vmov	d9, r0, r1
 800b9b4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800b9b8:	4620      	mov	r0, r4
 800b9ba:	4629      	mov	r1, r5
 800b9bc:	f7f4 fc7c 	bl	80002b8 <__aeabi_dsub>
 800b9c0:	4602      	mov	r2, r0
 800b9c2:	460b      	mov	r3, r1
 800b9c4:	ec51 0b19 	vmov	r0, r1, d9
 800b9c8:	f7f4 ff58 	bl	800087c <__aeabi_ddiv>
 800b9cc:	4632      	mov	r2, r6
 800b9ce:	4604      	mov	r4, r0
 800b9d0:	460d      	mov	r5, r1
 800b9d2:	463b      	mov	r3, r7
 800b9d4:	4640      	mov	r0, r8
 800b9d6:	4649      	mov	r1, r9
 800b9d8:	f7f4 fe26 	bl	8000628 <__aeabi_dmul>
 800b9dc:	4632      	mov	r2, r6
 800b9de:	463b      	mov	r3, r7
 800b9e0:	f7f4 fc6c 	bl	80002bc <__adddf3>
 800b9e4:	4602      	mov	r2, r0
 800b9e6:	460b      	mov	r3, r1
 800b9e8:	4620      	mov	r0, r4
 800b9ea:	4629      	mov	r1, r5
 800b9ec:	f7f4 fc64 	bl	80002b8 <__aeabi_dsub>
 800b9f0:	4642      	mov	r2, r8
 800b9f2:	464b      	mov	r3, r9
 800b9f4:	f7f4 fc60 	bl	80002b8 <__aeabi_dsub>
 800b9f8:	460b      	mov	r3, r1
 800b9fa:	4602      	mov	r2, r0
 800b9fc:	493a      	ldr	r1, [pc, #232]	; (800bae8 <__ieee754_pow+0xa48>)
 800b9fe:	2000      	movs	r0, #0
 800ba00:	f7f4 fc5a 	bl	80002b8 <__aeabi_dsub>
 800ba04:	ec41 0b10 	vmov	d0, r0, r1
 800ba08:	ee10 3a90 	vmov	r3, s1
 800ba0c:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800ba10:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ba14:	da2b      	bge.n	800ba6e <__ieee754_pow+0x9ce>
 800ba16:	4650      	mov	r0, sl
 800ba18:	f001 fa6e 	bl	800cef8 <scalbn>
 800ba1c:	ec51 0b10 	vmov	r0, r1, d0
 800ba20:	ec53 2b18 	vmov	r2, r3, d8
 800ba24:	f7ff bbed 	b.w	800b202 <__ieee754_pow+0x162>
 800ba28:	4b30      	ldr	r3, [pc, #192]	; (800baec <__ieee754_pow+0xa4c>)
 800ba2a:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800ba2e:	429e      	cmp	r6, r3
 800ba30:	f77f af0c 	ble.w	800b84c <__ieee754_pow+0x7ac>
 800ba34:	4b2e      	ldr	r3, [pc, #184]	; (800baf0 <__ieee754_pow+0xa50>)
 800ba36:	440b      	add	r3, r1
 800ba38:	4303      	orrs	r3, r0
 800ba3a:	d009      	beq.n	800ba50 <__ieee754_pow+0x9b0>
 800ba3c:	ec51 0b18 	vmov	r0, r1, d8
 800ba40:	2200      	movs	r2, #0
 800ba42:	2300      	movs	r3, #0
 800ba44:	f7f5 f862 	bl	8000b0c <__aeabi_dcmplt>
 800ba48:	3800      	subs	r0, #0
 800ba4a:	bf18      	it	ne
 800ba4c:	2001      	movne	r0, #1
 800ba4e:	e447      	b.n	800b2e0 <__ieee754_pow+0x240>
 800ba50:	4622      	mov	r2, r4
 800ba52:	462b      	mov	r3, r5
 800ba54:	f7f4 fc30 	bl	80002b8 <__aeabi_dsub>
 800ba58:	4642      	mov	r2, r8
 800ba5a:	464b      	mov	r3, r9
 800ba5c:	f7f5 f86a 	bl	8000b34 <__aeabi_dcmpge>
 800ba60:	2800      	cmp	r0, #0
 800ba62:	f43f aef3 	beq.w	800b84c <__ieee754_pow+0x7ac>
 800ba66:	e7e9      	b.n	800ba3c <__ieee754_pow+0x99c>
 800ba68:	f04f 0a00 	mov.w	sl, #0
 800ba6c:	e71a      	b.n	800b8a4 <__ieee754_pow+0x804>
 800ba6e:	ec51 0b10 	vmov	r0, r1, d0
 800ba72:	4619      	mov	r1, r3
 800ba74:	e7d4      	b.n	800ba20 <__ieee754_pow+0x980>
 800ba76:	491c      	ldr	r1, [pc, #112]	; (800bae8 <__ieee754_pow+0xa48>)
 800ba78:	2000      	movs	r0, #0
 800ba7a:	f7ff bb30 	b.w	800b0de <__ieee754_pow+0x3e>
 800ba7e:	2000      	movs	r0, #0
 800ba80:	2100      	movs	r1, #0
 800ba82:	f7ff bb2c 	b.w	800b0de <__ieee754_pow+0x3e>
 800ba86:	4630      	mov	r0, r6
 800ba88:	4639      	mov	r1, r7
 800ba8a:	f7ff bb28 	b.w	800b0de <__ieee754_pow+0x3e>
 800ba8e:	9204      	str	r2, [sp, #16]
 800ba90:	f7ff bb7a 	b.w	800b188 <__ieee754_pow+0xe8>
 800ba94:	2300      	movs	r3, #0
 800ba96:	f7ff bb64 	b.w	800b162 <__ieee754_pow+0xc2>
 800ba9a:	bf00      	nop
 800ba9c:	f3af 8000 	nop.w
 800baa0:	00000000 	.word	0x00000000
 800baa4:	3fe62e43 	.word	0x3fe62e43
 800baa8:	fefa39ef 	.word	0xfefa39ef
 800baac:	3fe62e42 	.word	0x3fe62e42
 800bab0:	0ca86c39 	.word	0x0ca86c39
 800bab4:	be205c61 	.word	0xbe205c61
 800bab8:	72bea4d0 	.word	0x72bea4d0
 800babc:	3e663769 	.word	0x3e663769
 800bac0:	c5d26bf1 	.word	0xc5d26bf1
 800bac4:	3ebbbd41 	.word	0x3ebbbd41
 800bac8:	af25de2c 	.word	0xaf25de2c
 800bacc:	3f11566a 	.word	0x3f11566a
 800bad0:	16bebd93 	.word	0x16bebd93
 800bad4:	3f66c16c 	.word	0x3f66c16c
 800bad8:	5555553e 	.word	0x5555553e
 800badc:	3fc55555 	.word	0x3fc55555
 800bae0:	3fe00000 	.word	0x3fe00000
 800bae4:	000fffff 	.word	0x000fffff
 800bae8:	3ff00000 	.word	0x3ff00000
 800baec:	4090cbff 	.word	0x4090cbff
 800baf0:	3f6f3400 	.word	0x3f6f3400
 800baf4:	652b82fe 	.word	0x652b82fe
 800baf8:	3c971547 	.word	0x3c971547
 800bafc:	00000000 	.word	0x00000000

0800bb00 <__ieee754_rem_pio2>:
 800bb00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb04:	ed2d 8b02 	vpush	{d8}
 800bb08:	ec55 4b10 	vmov	r4, r5, d0
 800bb0c:	4bca      	ldr	r3, [pc, #808]	; (800be38 <__ieee754_rem_pio2+0x338>)
 800bb0e:	b08b      	sub	sp, #44	; 0x2c
 800bb10:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 800bb14:	4598      	cmp	r8, r3
 800bb16:	4682      	mov	sl, r0
 800bb18:	9502      	str	r5, [sp, #8]
 800bb1a:	dc08      	bgt.n	800bb2e <__ieee754_rem_pio2+0x2e>
 800bb1c:	2200      	movs	r2, #0
 800bb1e:	2300      	movs	r3, #0
 800bb20:	ed80 0b00 	vstr	d0, [r0]
 800bb24:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800bb28:	f04f 0b00 	mov.w	fp, #0
 800bb2c:	e028      	b.n	800bb80 <__ieee754_rem_pio2+0x80>
 800bb2e:	4bc3      	ldr	r3, [pc, #780]	; (800be3c <__ieee754_rem_pio2+0x33c>)
 800bb30:	4598      	cmp	r8, r3
 800bb32:	dc78      	bgt.n	800bc26 <__ieee754_rem_pio2+0x126>
 800bb34:	9b02      	ldr	r3, [sp, #8]
 800bb36:	4ec2      	ldr	r6, [pc, #776]	; (800be40 <__ieee754_rem_pio2+0x340>)
 800bb38:	2b00      	cmp	r3, #0
 800bb3a:	ee10 0a10 	vmov	r0, s0
 800bb3e:	a3b0      	add	r3, pc, #704	; (adr r3, 800be00 <__ieee754_rem_pio2+0x300>)
 800bb40:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb44:	4629      	mov	r1, r5
 800bb46:	dd39      	ble.n	800bbbc <__ieee754_rem_pio2+0xbc>
 800bb48:	f7f4 fbb6 	bl	80002b8 <__aeabi_dsub>
 800bb4c:	45b0      	cmp	r8, r6
 800bb4e:	4604      	mov	r4, r0
 800bb50:	460d      	mov	r5, r1
 800bb52:	d01b      	beq.n	800bb8c <__ieee754_rem_pio2+0x8c>
 800bb54:	a3ac      	add	r3, pc, #688	; (adr r3, 800be08 <__ieee754_rem_pio2+0x308>)
 800bb56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb5a:	f7f4 fbad 	bl	80002b8 <__aeabi_dsub>
 800bb5e:	4602      	mov	r2, r0
 800bb60:	460b      	mov	r3, r1
 800bb62:	e9ca 2300 	strd	r2, r3, [sl]
 800bb66:	4620      	mov	r0, r4
 800bb68:	4629      	mov	r1, r5
 800bb6a:	f7f4 fba5 	bl	80002b8 <__aeabi_dsub>
 800bb6e:	a3a6      	add	r3, pc, #664	; (adr r3, 800be08 <__ieee754_rem_pio2+0x308>)
 800bb70:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb74:	f7f4 fba0 	bl	80002b8 <__aeabi_dsub>
 800bb78:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800bb7c:	f04f 0b01 	mov.w	fp, #1
 800bb80:	4658      	mov	r0, fp
 800bb82:	b00b      	add	sp, #44	; 0x2c
 800bb84:	ecbd 8b02 	vpop	{d8}
 800bb88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb8c:	a3a0      	add	r3, pc, #640	; (adr r3, 800be10 <__ieee754_rem_pio2+0x310>)
 800bb8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb92:	f7f4 fb91 	bl	80002b8 <__aeabi_dsub>
 800bb96:	a3a0      	add	r3, pc, #640	; (adr r3, 800be18 <__ieee754_rem_pio2+0x318>)
 800bb98:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb9c:	4604      	mov	r4, r0
 800bb9e:	460d      	mov	r5, r1
 800bba0:	f7f4 fb8a 	bl	80002b8 <__aeabi_dsub>
 800bba4:	4602      	mov	r2, r0
 800bba6:	460b      	mov	r3, r1
 800bba8:	e9ca 2300 	strd	r2, r3, [sl]
 800bbac:	4620      	mov	r0, r4
 800bbae:	4629      	mov	r1, r5
 800bbb0:	f7f4 fb82 	bl	80002b8 <__aeabi_dsub>
 800bbb4:	a398      	add	r3, pc, #608	; (adr r3, 800be18 <__ieee754_rem_pio2+0x318>)
 800bbb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbba:	e7db      	b.n	800bb74 <__ieee754_rem_pio2+0x74>
 800bbbc:	f7f4 fb7e 	bl	80002bc <__adddf3>
 800bbc0:	45b0      	cmp	r8, r6
 800bbc2:	4604      	mov	r4, r0
 800bbc4:	460d      	mov	r5, r1
 800bbc6:	d016      	beq.n	800bbf6 <__ieee754_rem_pio2+0xf6>
 800bbc8:	a38f      	add	r3, pc, #572	; (adr r3, 800be08 <__ieee754_rem_pio2+0x308>)
 800bbca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbce:	f7f4 fb75 	bl	80002bc <__adddf3>
 800bbd2:	4602      	mov	r2, r0
 800bbd4:	460b      	mov	r3, r1
 800bbd6:	e9ca 2300 	strd	r2, r3, [sl]
 800bbda:	4620      	mov	r0, r4
 800bbdc:	4629      	mov	r1, r5
 800bbde:	f7f4 fb6b 	bl	80002b8 <__aeabi_dsub>
 800bbe2:	a389      	add	r3, pc, #548	; (adr r3, 800be08 <__ieee754_rem_pio2+0x308>)
 800bbe4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbe8:	f7f4 fb68 	bl	80002bc <__adddf3>
 800bbec:	f04f 3bff 	mov.w	fp, #4294967295
 800bbf0:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800bbf4:	e7c4      	b.n	800bb80 <__ieee754_rem_pio2+0x80>
 800bbf6:	a386      	add	r3, pc, #536	; (adr r3, 800be10 <__ieee754_rem_pio2+0x310>)
 800bbf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbfc:	f7f4 fb5e 	bl	80002bc <__adddf3>
 800bc00:	a385      	add	r3, pc, #532	; (adr r3, 800be18 <__ieee754_rem_pio2+0x318>)
 800bc02:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc06:	4604      	mov	r4, r0
 800bc08:	460d      	mov	r5, r1
 800bc0a:	f7f4 fb57 	bl	80002bc <__adddf3>
 800bc0e:	4602      	mov	r2, r0
 800bc10:	460b      	mov	r3, r1
 800bc12:	e9ca 2300 	strd	r2, r3, [sl]
 800bc16:	4620      	mov	r0, r4
 800bc18:	4629      	mov	r1, r5
 800bc1a:	f7f4 fb4d 	bl	80002b8 <__aeabi_dsub>
 800bc1e:	a37e      	add	r3, pc, #504	; (adr r3, 800be18 <__ieee754_rem_pio2+0x318>)
 800bc20:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc24:	e7e0      	b.n	800bbe8 <__ieee754_rem_pio2+0xe8>
 800bc26:	4b87      	ldr	r3, [pc, #540]	; (800be44 <__ieee754_rem_pio2+0x344>)
 800bc28:	4598      	cmp	r8, r3
 800bc2a:	f300 80d9 	bgt.w	800bde0 <__ieee754_rem_pio2+0x2e0>
 800bc2e:	f001 f8cf 	bl	800cdd0 <fabs>
 800bc32:	ec55 4b10 	vmov	r4, r5, d0
 800bc36:	ee10 0a10 	vmov	r0, s0
 800bc3a:	a379      	add	r3, pc, #484	; (adr r3, 800be20 <__ieee754_rem_pio2+0x320>)
 800bc3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc40:	4629      	mov	r1, r5
 800bc42:	f7f4 fcf1 	bl	8000628 <__aeabi_dmul>
 800bc46:	4b80      	ldr	r3, [pc, #512]	; (800be48 <__ieee754_rem_pio2+0x348>)
 800bc48:	2200      	movs	r2, #0
 800bc4a:	f7f4 fb37 	bl	80002bc <__adddf3>
 800bc4e:	f7f4 ff9b 	bl	8000b88 <__aeabi_d2iz>
 800bc52:	4683      	mov	fp, r0
 800bc54:	f7f4 fc7e 	bl	8000554 <__aeabi_i2d>
 800bc58:	4602      	mov	r2, r0
 800bc5a:	460b      	mov	r3, r1
 800bc5c:	ec43 2b18 	vmov	d8, r2, r3
 800bc60:	a367      	add	r3, pc, #412	; (adr r3, 800be00 <__ieee754_rem_pio2+0x300>)
 800bc62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc66:	f7f4 fcdf 	bl	8000628 <__aeabi_dmul>
 800bc6a:	4602      	mov	r2, r0
 800bc6c:	460b      	mov	r3, r1
 800bc6e:	4620      	mov	r0, r4
 800bc70:	4629      	mov	r1, r5
 800bc72:	f7f4 fb21 	bl	80002b8 <__aeabi_dsub>
 800bc76:	a364      	add	r3, pc, #400	; (adr r3, 800be08 <__ieee754_rem_pio2+0x308>)
 800bc78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc7c:	4606      	mov	r6, r0
 800bc7e:	460f      	mov	r7, r1
 800bc80:	ec51 0b18 	vmov	r0, r1, d8
 800bc84:	f7f4 fcd0 	bl	8000628 <__aeabi_dmul>
 800bc88:	f1bb 0f1f 	cmp.w	fp, #31
 800bc8c:	4604      	mov	r4, r0
 800bc8e:	460d      	mov	r5, r1
 800bc90:	dc0d      	bgt.n	800bcae <__ieee754_rem_pio2+0x1ae>
 800bc92:	4b6e      	ldr	r3, [pc, #440]	; (800be4c <__ieee754_rem_pio2+0x34c>)
 800bc94:	f10b 32ff 	add.w	r2, fp, #4294967295
 800bc98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bc9c:	4543      	cmp	r3, r8
 800bc9e:	d006      	beq.n	800bcae <__ieee754_rem_pio2+0x1ae>
 800bca0:	4622      	mov	r2, r4
 800bca2:	462b      	mov	r3, r5
 800bca4:	4630      	mov	r0, r6
 800bca6:	4639      	mov	r1, r7
 800bca8:	f7f4 fb06 	bl	80002b8 <__aeabi_dsub>
 800bcac:	e00f      	b.n	800bcce <__ieee754_rem_pio2+0x1ce>
 800bcae:	462b      	mov	r3, r5
 800bcb0:	4622      	mov	r2, r4
 800bcb2:	4630      	mov	r0, r6
 800bcb4:	4639      	mov	r1, r7
 800bcb6:	f7f4 faff 	bl	80002b8 <__aeabi_dsub>
 800bcba:	ea4f 5328 	mov.w	r3, r8, asr #20
 800bcbe:	9303      	str	r3, [sp, #12]
 800bcc0:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800bcc4:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 800bcc8:	f1b8 0f10 	cmp.w	r8, #16
 800bccc:	dc02      	bgt.n	800bcd4 <__ieee754_rem_pio2+0x1d4>
 800bcce:	e9ca 0100 	strd	r0, r1, [sl]
 800bcd2:	e039      	b.n	800bd48 <__ieee754_rem_pio2+0x248>
 800bcd4:	a34e      	add	r3, pc, #312	; (adr r3, 800be10 <__ieee754_rem_pio2+0x310>)
 800bcd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcda:	ec51 0b18 	vmov	r0, r1, d8
 800bcde:	f7f4 fca3 	bl	8000628 <__aeabi_dmul>
 800bce2:	4604      	mov	r4, r0
 800bce4:	460d      	mov	r5, r1
 800bce6:	4602      	mov	r2, r0
 800bce8:	460b      	mov	r3, r1
 800bcea:	4630      	mov	r0, r6
 800bcec:	4639      	mov	r1, r7
 800bcee:	f7f4 fae3 	bl	80002b8 <__aeabi_dsub>
 800bcf2:	4602      	mov	r2, r0
 800bcf4:	460b      	mov	r3, r1
 800bcf6:	4680      	mov	r8, r0
 800bcf8:	4689      	mov	r9, r1
 800bcfa:	4630      	mov	r0, r6
 800bcfc:	4639      	mov	r1, r7
 800bcfe:	f7f4 fadb 	bl	80002b8 <__aeabi_dsub>
 800bd02:	4622      	mov	r2, r4
 800bd04:	462b      	mov	r3, r5
 800bd06:	f7f4 fad7 	bl	80002b8 <__aeabi_dsub>
 800bd0a:	a343      	add	r3, pc, #268	; (adr r3, 800be18 <__ieee754_rem_pio2+0x318>)
 800bd0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd10:	4604      	mov	r4, r0
 800bd12:	460d      	mov	r5, r1
 800bd14:	ec51 0b18 	vmov	r0, r1, d8
 800bd18:	f7f4 fc86 	bl	8000628 <__aeabi_dmul>
 800bd1c:	4622      	mov	r2, r4
 800bd1e:	462b      	mov	r3, r5
 800bd20:	f7f4 faca 	bl	80002b8 <__aeabi_dsub>
 800bd24:	4602      	mov	r2, r0
 800bd26:	460b      	mov	r3, r1
 800bd28:	4604      	mov	r4, r0
 800bd2a:	460d      	mov	r5, r1
 800bd2c:	4640      	mov	r0, r8
 800bd2e:	4649      	mov	r1, r9
 800bd30:	f7f4 fac2 	bl	80002b8 <__aeabi_dsub>
 800bd34:	9a03      	ldr	r2, [sp, #12]
 800bd36:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800bd3a:	1ad3      	subs	r3, r2, r3
 800bd3c:	2b31      	cmp	r3, #49	; 0x31
 800bd3e:	dc24      	bgt.n	800bd8a <__ieee754_rem_pio2+0x28a>
 800bd40:	e9ca 0100 	strd	r0, r1, [sl]
 800bd44:	4646      	mov	r6, r8
 800bd46:	464f      	mov	r7, r9
 800bd48:	e9da 8900 	ldrd	r8, r9, [sl]
 800bd4c:	4630      	mov	r0, r6
 800bd4e:	4642      	mov	r2, r8
 800bd50:	464b      	mov	r3, r9
 800bd52:	4639      	mov	r1, r7
 800bd54:	f7f4 fab0 	bl	80002b8 <__aeabi_dsub>
 800bd58:	462b      	mov	r3, r5
 800bd5a:	4622      	mov	r2, r4
 800bd5c:	f7f4 faac 	bl	80002b8 <__aeabi_dsub>
 800bd60:	9b02      	ldr	r3, [sp, #8]
 800bd62:	2b00      	cmp	r3, #0
 800bd64:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800bd68:	f6bf af0a 	bge.w	800bb80 <__ieee754_rem_pio2+0x80>
 800bd6c:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800bd70:	f8ca 3004 	str.w	r3, [sl, #4]
 800bd74:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800bd78:	f8ca 8000 	str.w	r8, [sl]
 800bd7c:	f8ca 0008 	str.w	r0, [sl, #8]
 800bd80:	f8ca 300c 	str.w	r3, [sl, #12]
 800bd84:	f1cb 0b00 	rsb	fp, fp, #0
 800bd88:	e6fa      	b.n	800bb80 <__ieee754_rem_pio2+0x80>
 800bd8a:	a327      	add	r3, pc, #156	; (adr r3, 800be28 <__ieee754_rem_pio2+0x328>)
 800bd8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd90:	ec51 0b18 	vmov	r0, r1, d8
 800bd94:	f7f4 fc48 	bl	8000628 <__aeabi_dmul>
 800bd98:	4604      	mov	r4, r0
 800bd9a:	460d      	mov	r5, r1
 800bd9c:	4602      	mov	r2, r0
 800bd9e:	460b      	mov	r3, r1
 800bda0:	4640      	mov	r0, r8
 800bda2:	4649      	mov	r1, r9
 800bda4:	f7f4 fa88 	bl	80002b8 <__aeabi_dsub>
 800bda8:	4602      	mov	r2, r0
 800bdaa:	460b      	mov	r3, r1
 800bdac:	4606      	mov	r6, r0
 800bdae:	460f      	mov	r7, r1
 800bdb0:	4640      	mov	r0, r8
 800bdb2:	4649      	mov	r1, r9
 800bdb4:	f7f4 fa80 	bl	80002b8 <__aeabi_dsub>
 800bdb8:	4622      	mov	r2, r4
 800bdba:	462b      	mov	r3, r5
 800bdbc:	f7f4 fa7c 	bl	80002b8 <__aeabi_dsub>
 800bdc0:	a31b      	add	r3, pc, #108	; (adr r3, 800be30 <__ieee754_rem_pio2+0x330>)
 800bdc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdc6:	4604      	mov	r4, r0
 800bdc8:	460d      	mov	r5, r1
 800bdca:	ec51 0b18 	vmov	r0, r1, d8
 800bdce:	f7f4 fc2b 	bl	8000628 <__aeabi_dmul>
 800bdd2:	4622      	mov	r2, r4
 800bdd4:	462b      	mov	r3, r5
 800bdd6:	f7f4 fa6f 	bl	80002b8 <__aeabi_dsub>
 800bdda:	4604      	mov	r4, r0
 800bddc:	460d      	mov	r5, r1
 800bdde:	e75f      	b.n	800bca0 <__ieee754_rem_pio2+0x1a0>
 800bde0:	4b1b      	ldr	r3, [pc, #108]	; (800be50 <__ieee754_rem_pio2+0x350>)
 800bde2:	4598      	cmp	r8, r3
 800bde4:	dd36      	ble.n	800be54 <__ieee754_rem_pio2+0x354>
 800bde6:	ee10 2a10 	vmov	r2, s0
 800bdea:	462b      	mov	r3, r5
 800bdec:	4620      	mov	r0, r4
 800bdee:	4629      	mov	r1, r5
 800bdf0:	f7f4 fa62 	bl	80002b8 <__aeabi_dsub>
 800bdf4:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800bdf8:	e9ca 0100 	strd	r0, r1, [sl]
 800bdfc:	e694      	b.n	800bb28 <__ieee754_rem_pio2+0x28>
 800bdfe:	bf00      	nop
 800be00:	54400000 	.word	0x54400000
 800be04:	3ff921fb 	.word	0x3ff921fb
 800be08:	1a626331 	.word	0x1a626331
 800be0c:	3dd0b461 	.word	0x3dd0b461
 800be10:	1a600000 	.word	0x1a600000
 800be14:	3dd0b461 	.word	0x3dd0b461
 800be18:	2e037073 	.word	0x2e037073
 800be1c:	3ba3198a 	.word	0x3ba3198a
 800be20:	6dc9c883 	.word	0x6dc9c883
 800be24:	3fe45f30 	.word	0x3fe45f30
 800be28:	2e000000 	.word	0x2e000000
 800be2c:	3ba3198a 	.word	0x3ba3198a
 800be30:	252049c1 	.word	0x252049c1
 800be34:	397b839a 	.word	0x397b839a
 800be38:	3fe921fb 	.word	0x3fe921fb
 800be3c:	4002d97b 	.word	0x4002d97b
 800be40:	3ff921fb 	.word	0x3ff921fb
 800be44:	413921fb 	.word	0x413921fb
 800be48:	3fe00000 	.word	0x3fe00000
 800be4c:	0800d6d8 	.word	0x0800d6d8
 800be50:	7fefffff 	.word	0x7fefffff
 800be54:	ea4f 5428 	mov.w	r4, r8, asr #20
 800be58:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 800be5c:	ee10 0a10 	vmov	r0, s0
 800be60:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 800be64:	ee10 6a10 	vmov	r6, s0
 800be68:	460f      	mov	r7, r1
 800be6a:	f7f4 fe8d 	bl	8000b88 <__aeabi_d2iz>
 800be6e:	f7f4 fb71 	bl	8000554 <__aeabi_i2d>
 800be72:	4602      	mov	r2, r0
 800be74:	460b      	mov	r3, r1
 800be76:	4630      	mov	r0, r6
 800be78:	4639      	mov	r1, r7
 800be7a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800be7e:	f7f4 fa1b 	bl	80002b8 <__aeabi_dsub>
 800be82:	4b23      	ldr	r3, [pc, #140]	; (800bf10 <__ieee754_rem_pio2+0x410>)
 800be84:	2200      	movs	r2, #0
 800be86:	f7f4 fbcf 	bl	8000628 <__aeabi_dmul>
 800be8a:	460f      	mov	r7, r1
 800be8c:	4606      	mov	r6, r0
 800be8e:	f7f4 fe7b 	bl	8000b88 <__aeabi_d2iz>
 800be92:	f7f4 fb5f 	bl	8000554 <__aeabi_i2d>
 800be96:	4602      	mov	r2, r0
 800be98:	460b      	mov	r3, r1
 800be9a:	4630      	mov	r0, r6
 800be9c:	4639      	mov	r1, r7
 800be9e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800bea2:	f7f4 fa09 	bl	80002b8 <__aeabi_dsub>
 800bea6:	4b1a      	ldr	r3, [pc, #104]	; (800bf10 <__ieee754_rem_pio2+0x410>)
 800bea8:	2200      	movs	r2, #0
 800beaa:	f7f4 fbbd 	bl	8000628 <__aeabi_dmul>
 800beae:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800beb2:	ad04      	add	r5, sp, #16
 800beb4:	f04f 0803 	mov.w	r8, #3
 800beb8:	46a9      	mov	r9, r5
 800beba:	2600      	movs	r6, #0
 800bebc:	2700      	movs	r7, #0
 800bebe:	4632      	mov	r2, r6
 800bec0:	463b      	mov	r3, r7
 800bec2:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 800bec6:	46c3      	mov	fp, r8
 800bec8:	3d08      	subs	r5, #8
 800beca:	f108 38ff 	add.w	r8, r8, #4294967295
 800bece:	f7f4 fe13 	bl	8000af8 <__aeabi_dcmpeq>
 800bed2:	2800      	cmp	r0, #0
 800bed4:	d1f3      	bne.n	800bebe <__ieee754_rem_pio2+0x3be>
 800bed6:	4b0f      	ldr	r3, [pc, #60]	; (800bf14 <__ieee754_rem_pio2+0x414>)
 800bed8:	9301      	str	r3, [sp, #4]
 800beda:	2302      	movs	r3, #2
 800bedc:	9300      	str	r3, [sp, #0]
 800bede:	4622      	mov	r2, r4
 800bee0:	465b      	mov	r3, fp
 800bee2:	4651      	mov	r1, sl
 800bee4:	4648      	mov	r0, r9
 800bee6:	f000 f993 	bl	800c210 <__kernel_rem_pio2>
 800beea:	9b02      	ldr	r3, [sp, #8]
 800beec:	2b00      	cmp	r3, #0
 800beee:	4683      	mov	fp, r0
 800bef0:	f6bf ae46 	bge.w	800bb80 <__ieee754_rem_pio2+0x80>
 800bef4:	e9da 2100 	ldrd	r2, r1, [sl]
 800bef8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800befc:	e9ca 2300 	strd	r2, r3, [sl]
 800bf00:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 800bf04:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800bf08:	e9ca 2302 	strd	r2, r3, [sl, #8]
 800bf0c:	e73a      	b.n	800bd84 <__ieee754_rem_pio2+0x284>
 800bf0e:	bf00      	nop
 800bf10:	41700000 	.word	0x41700000
 800bf14:	0800d758 	.word	0x0800d758

0800bf18 <__ieee754_sqrt>:
 800bf18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bf1c:	ec55 4b10 	vmov	r4, r5, d0
 800bf20:	4e55      	ldr	r6, [pc, #340]	; (800c078 <__ieee754_sqrt+0x160>)
 800bf22:	43ae      	bics	r6, r5
 800bf24:	ee10 0a10 	vmov	r0, s0
 800bf28:	ee10 3a10 	vmov	r3, s0
 800bf2c:	462a      	mov	r2, r5
 800bf2e:	4629      	mov	r1, r5
 800bf30:	d110      	bne.n	800bf54 <__ieee754_sqrt+0x3c>
 800bf32:	ee10 2a10 	vmov	r2, s0
 800bf36:	462b      	mov	r3, r5
 800bf38:	f7f4 fb76 	bl	8000628 <__aeabi_dmul>
 800bf3c:	4602      	mov	r2, r0
 800bf3e:	460b      	mov	r3, r1
 800bf40:	4620      	mov	r0, r4
 800bf42:	4629      	mov	r1, r5
 800bf44:	f7f4 f9ba 	bl	80002bc <__adddf3>
 800bf48:	4604      	mov	r4, r0
 800bf4a:	460d      	mov	r5, r1
 800bf4c:	ec45 4b10 	vmov	d0, r4, r5
 800bf50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bf54:	2d00      	cmp	r5, #0
 800bf56:	dc10      	bgt.n	800bf7a <__ieee754_sqrt+0x62>
 800bf58:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800bf5c:	4330      	orrs	r0, r6
 800bf5e:	d0f5      	beq.n	800bf4c <__ieee754_sqrt+0x34>
 800bf60:	b15d      	cbz	r5, 800bf7a <__ieee754_sqrt+0x62>
 800bf62:	ee10 2a10 	vmov	r2, s0
 800bf66:	462b      	mov	r3, r5
 800bf68:	ee10 0a10 	vmov	r0, s0
 800bf6c:	f7f4 f9a4 	bl	80002b8 <__aeabi_dsub>
 800bf70:	4602      	mov	r2, r0
 800bf72:	460b      	mov	r3, r1
 800bf74:	f7f4 fc82 	bl	800087c <__aeabi_ddiv>
 800bf78:	e7e6      	b.n	800bf48 <__ieee754_sqrt+0x30>
 800bf7a:	1512      	asrs	r2, r2, #20
 800bf7c:	d074      	beq.n	800c068 <__ieee754_sqrt+0x150>
 800bf7e:	07d4      	lsls	r4, r2, #31
 800bf80:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800bf84:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 800bf88:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800bf8c:	bf5e      	ittt	pl
 800bf8e:	0fda      	lsrpl	r2, r3, #31
 800bf90:	005b      	lslpl	r3, r3, #1
 800bf92:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 800bf96:	2400      	movs	r4, #0
 800bf98:	0fda      	lsrs	r2, r3, #31
 800bf9a:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800bf9e:	107f      	asrs	r7, r7, #1
 800bfa0:	005b      	lsls	r3, r3, #1
 800bfa2:	2516      	movs	r5, #22
 800bfa4:	4620      	mov	r0, r4
 800bfa6:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800bfaa:	1886      	adds	r6, r0, r2
 800bfac:	428e      	cmp	r6, r1
 800bfae:	bfde      	ittt	le
 800bfb0:	1b89      	suble	r1, r1, r6
 800bfb2:	18b0      	addle	r0, r6, r2
 800bfb4:	18a4      	addle	r4, r4, r2
 800bfb6:	0049      	lsls	r1, r1, #1
 800bfb8:	3d01      	subs	r5, #1
 800bfba:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 800bfbe:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800bfc2:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800bfc6:	d1f0      	bne.n	800bfaa <__ieee754_sqrt+0x92>
 800bfc8:	462a      	mov	r2, r5
 800bfca:	f04f 0e20 	mov.w	lr, #32
 800bfce:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800bfd2:	4281      	cmp	r1, r0
 800bfd4:	eb06 0c05 	add.w	ip, r6, r5
 800bfd8:	dc02      	bgt.n	800bfe0 <__ieee754_sqrt+0xc8>
 800bfda:	d113      	bne.n	800c004 <__ieee754_sqrt+0xec>
 800bfdc:	459c      	cmp	ip, r3
 800bfde:	d811      	bhi.n	800c004 <__ieee754_sqrt+0xec>
 800bfe0:	f1bc 0f00 	cmp.w	ip, #0
 800bfe4:	eb0c 0506 	add.w	r5, ip, r6
 800bfe8:	da43      	bge.n	800c072 <__ieee754_sqrt+0x15a>
 800bfea:	2d00      	cmp	r5, #0
 800bfec:	db41      	blt.n	800c072 <__ieee754_sqrt+0x15a>
 800bfee:	f100 0801 	add.w	r8, r0, #1
 800bff2:	1a09      	subs	r1, r1, r0
 800bff4:	459c      	cmp	ip, r3
 800bff6:	bf88      	it	hi
 800bff8:	f101 31ff 	addhi.w	r1, r1, #4294967295
 800bffc:	eba3 030c 	sub.w	r3, r3, ip
 800c000:	4432      	add	r2, r6
 800c002:	4640      	mov	r0, r8
 800c004:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 800c008:	f1be 0e01 	subs.w	lr, lr, #1
 800c00c:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 800c010:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800c014:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800c018:	d1db      	bne.n	800bfd2 <__ieee754_sqrt+0xba>
 800c01a:	430b      	orrs	r3, r1
 800c01c:	d006      	beq.n	800c02c <__ieee754_sqrt+0x114>
 800c01e:	1c50      	adds	r0, r2, #1
 800c020:	bf13      	iteet	ne
 800c022:	3201      	addne	r2, #1
 800c024:	3401      	addeq	r4, #1
 800c026:	4672      	moveq	r2, lr
 800c028:	f022 0201 	bicne.w	r2, r2, #1
 800c02c:	1063      	asrs	r3, r4, #1
 800c02e:	0852      	lsrs	r2, r2, #1
 800c030:	07e1      	lsls	r1, r4, #31
 800c032:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800c036:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800c03a:	bf48      	it	mi
 800c03c:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800c040:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 800c044:	4614      	mov	r4, r2
 800c046:	e781      	b.n	800bf4c <__ieee754_sqrt+0x34>
 800c048:	0ad9      	lsrs	r1, r3, #11
 800c04a:	3815      	subs	r0, #21
 800c04c:	055b      	lsls	r3, r3, #21
 800c04e:	2900      	cmp	r1, #0
 800c050:	d0fa      	beq.n	800c048 <__ieee754_sqrt+0x130>
 800c052:	02cd      	lsls	r5, r1, #11
 800c054:	d50a      	bpl.n	800c06c <__ieee754_sqrt+0x154>
 800c056:	f1c2 0420 	rsb	r4, r2, #32
 800c05a:	fa23 f404 	lsr.w	r4, r3, r4
 800c05e:	1e55      	subs	r5, r2, #1
 800c060:	4093      	lsls	r3, r2
 800c062:	4321      	orrs	r1, r4
 800c064:	1b42      	subs	r2, r0, r5
 800c066:	e78a      	b.n	800bf7e <__ieee754_sqrt+0x66>
 800c068:	4610      	mov	r0, r2
 800c06a:	e7f0      	b.n	800c04e <__ieee754_sqrt+0x136>
 800c06c:	0049      	lsls	r1, r1, #1
 800c06e:	3201      	adds	r2, #1
 800c070:	e7ef      	b.n	800c052 <__ieee754_sqrt+0x13a>
 800c072:	4680      	mov	r8, r0
 800c074:	e7bd      	b.n	800bff2 <__ieee754_sqrt+0xda>
 800c076:	bf00      	nop
 800c078:	7ff00000 	.word	0x7ff00000
 800c07c:	00000000 	.word	0x00000000

0800c080 <__kernel_cos>:
 800c080:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c084:	ec57 6b10 	vmov	r6, r7, d0
 800c088:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800c08c:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 800c090:	ed8d 1b00 	vstr	d1, [sp]
 800c094:	da07      	bge.n	800c0a6 <__kernel_cos+0x26>
 800c096:	ee10 0a10 	vmov	r0, s0
 800c09a:	4639      	mov	r1, r7
 800c09c:	f7f4 fd74 	bl	8000b88 <__aeabi_d2iz>
 800c0a0:	2800      	cmp	r0, #0
 800c0a2:	f000 8088 	beq.w	800c1b6 <__kernel_cos+0x136>
 800c0a6:	4632      	mov	r2, r6
 800c0a8:	463b      	mov	r3, r7
 800c0aa:	4630      	mov	r0, r6
 800c0ac:	4639      	mov	r1, r7
 800c0ae:	f7f4 fabb 	bl	8000628 <__aeabi_dmul>
 800c0b2:	4b51      	ldr	r3, [pc, #324]	; (800c1f8 <__kernel_cos+0x178>)
 800c0b4:	2200      	movs	r2, #0
 800c0b6:	4604      	mov	r4, r0
 800c0b8:	460d      	mov	r5, r1
 800c0ba:	f7f4 fab5 	bl	8000628 <__aeabi_dmul>
 800c0be:	a340      	add	r3, pc, #256	; (adr r3, 800c1c0 <__kernel_cos+0x140>)
 800c0c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0c4:	4682      	mov	sl, r0
 800c0c6:	468b      	mov	fp, r1
 800c0c8:	4620      	mov	r0, r4
 800c0ca:	4629      	mov	r1, r5
 800c0cc:	f7f4 faac 	bl	8000628 <__aeabi_dmul>
 800c0d0:	a33d      	add	r3, pc, #244	; (adr r3, 800c1c8 <__kernel_cos+0x148>)
 800c0d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0d6:	f7f4 f8f1 	bl	80002bc <__adddf3>
 800c0da:	4622      	mov	r2, r4
 800c0dc:	462b      	mov	r3, r5
 800c0de:	f7f4 faa3 	bl	8000628 <__aeabi_dmul>
 800c0e2:	a33b      	add	r3, pc, #236	; (adr r3, 800c1d0 <__kernel_cos+0x150>)
 800c0e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0e8:	f7f4 f8e6 	bl	80002b8 <__aeabi_dsub>
 800c0ec:	4622      	mov	r2, r4
 800c0ee:	462b      	mov	r3, r5
 800c0f0:	f7f4 fa9a 	bl	8000628 <__aeabi_dmul>
 800c0f4:	a338      	add	r3, pc, #224	; (adr r3, 800c1d8 <__kernel_cos+0x158>)
 800c0f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0fa:	f7f4 f8df 	bl	80002bc <__adddf3>
 800c0fe:	4622      	mov	r2, r4
 800c100:	462b      	mov	r3, r5
 800c102:	f7f4 fa91 	bl	8000628 <__aeabi_dmul>
 800c106:	a336      	add	r3, pc, #216	; (adr r3, 800c1e0 <__kernel_cos+0x160>)
 800c108:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c10c:	f7f4 f8d4 	bl	80002b8 <__aeabi_dsub>
 800c110:	4622      	mov	r2, r4
 800c112:	462b      	mov	r3, r5
 800c114:	f7f4 fa88 	bl	8000628 <__aeabi_dmul>
 800c118:	a333      	add	r3, pc, #204	; (adr r3, 800c1e8 <__kernel_cos+0x168>)
 800c11a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c11e:	f7f4 f8cd 	bl	80002bc <__adddf3>
 800c122:	4622      	mov	r2, r4
 800c124:	462b      	mov	r3, r5
 800c126:	f7f4 fa7f 	bl	8000628 <__aeabi_dmul>
 800c12a:	4622      	mov	r2, r4
 800c12c:	462b      	mov	r3, r5
 800c12e:	f7f4 fa7b 	bl	8000628 <__aeabi_dmul>
 800c132:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c136:	4604      	mov	r4, r0
 800c138:	460d      	mov	r5, r1
 800c13a:	4630      	mov	r0, r6
 800c13c:	4639      	mov	r1, r7
 800c13e:	f7f4 fa73 	bl	8000628 <__aeabi_dmul>
 800c142:	460b      	mov	r3, r1
 800c144:	4602      	mov	r2, r0
 800c146:	4629      	mov	r1, r5
 800c148:	4620      	mov	r0, r4
 800c14a:	f7f4 f8b5 	bl	80002b8 <__aeabi_dsub>
 800c14e:	4b2b      	ldr	r3, [pc, #172]	; (800c1fc <__kernel_cos+0x17c>)
 800c150:	4598      	cmp	r8, r3
 800c152:	4606      	mov	r6, r0
 800c154:	460f      	mov	r7, r1
 800c156:	dc10      	bgt.n	800c17a <__kernel_cos+0xfa>
 800c158:	4602      	mov	r2, r0
 800c15a:	460b      	mov	r3, r1
 800c15c:	4650      	mov	r0, sl
 800c15e:	4659      	mov	r1, fp
 800c160:	f7f4 f8aa 	bl	80002b8 <__aeabi_dsub>
 800c164:	460b      	mov	r3, r1
 800c166:	4926      	ldr	r1, [pc, #152]	; (800c200 <__kernel_cos+0x180>)
 800c168:	4602      	mov	r2, r0
 800c16a:	2000      	movs	r0, #0
 800c16c:	f7f4 f8a4 	bl	80002b8 <__aeabi_dsub>
 800c170:	ec41 0b10 	vmov	d0, r0, r1
 800c174:	b003      	add	sp, #12
 800c176:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c17a:	4b22      	ldr	r3, [pc, #136]	; (800c204 <__kernel_cos+0x184>)
 800c17c:	4920      	ldr	r1, [pc, #128]	; (800c200 <__kernel_cos+0x180>)
 800c17e:	4598      	cmp	r8, r3
 800c180:	bfcc      	ite	gt
 800c182:	4d21      	ldrgt	r5, [pc, #132]	; (800c208 <__kernel_cos+0x188>)
 800c184:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 800c188:	2400      	movs	r4, #0
 800c18a:	4622      	mov	r2, r4
 800c18c:	462b      	mov	r3, r5
 800c18e:	2000      	movs	r0, #0
 800c190:	f7f4 f892 	bl	80002b8 <__aeabi_dsub>
 800c194:	4622      	mov	r2, r4
 800c196:	4680      	mov	r8, r0
 800c198:	4689      	mov	r9, r1
 800c19a:	462b      	mov	r3, r5
 800c19c:	4650      	mov	r0, sl
 800c19e:	4659      	mov	r1, fp
 800c1a0:	f7f4 f88a 	bl	80002b8 <__aeabi_dsub>
 800c1a4:	4632      	mov	r2, r6
 800c1a6:	463b      	mov	r3, r7
 800c1a8:	f7f4 f886 	bl	80002b8 <__aeabi_dsub>
 800c1ac:	4602      	mov	r2, r0
 800c1ae:	460b      	mov	r3, r1
 800c1b0:	4640      	mov	r0, r8
 800c1b2:	4649      	mov	r1, r9
 800c1b4:	e7da      	b.n	800c16c <__kernel_cos+0xec>
 800c1b6:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 800c1f0 <__kernel_cos+0x170>
 800c1ba:	e7db      	b.n	800c174 <__kernel_cos+0xf4>
 800c1bc:	f3af 8000 	nop.w
 800c1c0:	be8838d4 	.word	0xbe8838d4
 800c1c4:	bda8fae9 	.word	0xbda8fae9
 800c1c8:	bdb4b1c4 	.word	0xbdb4b1c4
 800c1cc:	3e21ee9e 	.word	0x3e21ee9e
 800c1d0:	809c52ad 	.word	0x809c52ad
 800c1d4:	3e927e4f 	.word	0x3e927e4f
 800c1d8:	19cb1590 	.word	0x19cb1590
 800c1dc:	3efa01a0 	.word	0x3efa01a0
 800c1e0:	16c15177 	.word	0x16c15177
 800c1e4:	3f56c16c 	.word	0x3f56c16c
 800c1e8:	5555554c 	.word	0x5555554c
 800c1ec:	3fa55555 	.word	0x3fa55555
 800c1f0:	00000000 	.word	0x00000000
 800c1f4:	3ff00000 	.word	0x3ff00000
 800c1f8:	3fe00000 	.word	0x3fe00000
 800c1fc:	3fd33332 	.word	0x3fd33332
 800c200:	3ff00000 	.word	0x3ff00000
 800c204:	3fe90000 	.word	0x3fe90000
 800c208:	3fd20000 	.word	0x3fd20000
 800c20c:	00000000 	.word	0x00000000

0800c210 <__kernel_rem_pio2>:
 800c210:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c214:	ed2d 8b02 	vpush	{d8}
 800c218:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 800c21c:	f112 0f14 	cmn.w	r2, #20
 800c220:	9308      	str	r3, [sp, #32]
 800c222:	9101      	str	r1, [sp, #4]
 800c224:	4bc4      	ldr	r3, [pc, #784]	; (800c538 <__kernel_rem_pio2+0x328>)
 800c226:	99a6      	ldr	r1, [sp, #664]	; 0x298
 800c228:	900b      	str	r0, [sp, #44]	; 0x2c
 800c22a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c22e:	9302      	str	r3, [sp, #8]
 800c230:	9b08      	ldr	r3, [sp, #32]
 800c232:	f103 33ff 	add.w	r3, r3, #4294967295
 800c236:	bfa8      	it	ge
 800c238:	1ed4      	subge	r4, r2, #3
 800c23a:	9306      	str	r3, [sp, #24]
 800c23c:	bfb2      	itee	lt
 800c23e:	2400      	movlt	r4, #0
 800c240:	2318      	movge	r3, #24
 800c242:	fb94 f4f3 	sdivge	r4, r4, r3
 800c246:	f06f 0317 	mvn.w	r3, #23
 800c24a:	fb04 3303 	mla	r3, r4, r3, r3
 800c24e:	eb03 0a02 	add.w	sl, r3, r2
 800c252:	9b02      	ldr	r3, [sp, #8]
 800c254:	9a06      	ldr	r2, [sp, #24]
 800c256:	ed9f 8bb4 	vldr	d8, [pc, #720]	; 800c528 <__kernel_rem_pio2+0x318>
 800c25a:	eb03 0802 	add.w	r8, r3, r2
 800c25e:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800c260:	1aa7      	subs	r7, r4, r2
 800c262:	ae22      	add	r6, sp, #136	; 0x88
 800c264:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800c268:	2500      	movs	r5, #0
 800c26a:	4545      	cmp	r5, r8
 800c26c:	dd13      	ble.n	800c296 <__kernel_rem_pio2+0x86>
 800c26e:	9b08      	ldr	r3, [sp, #32]
 800c270:	ed9f 8bad 	vldr	d8, [pc, #692]	; 800c528 <__kernel_rem_pio2+0x318>
 800c274:	aa22      	add	r2, sp, #136	; 0x88
 800c276:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800c27a:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 800c27e:	f04f 0800 	mov.w	r8, #0
 800c282:	9b02      	ldr	r3, [sp, #8]
 800c284:	4598      	cmp	r8, r3
 800c286:	dc2f      	bgt.n	800c2e8 <__kernel_rem_pio2+0xd8>
 800c288:	ed8d 8b04 	vstr	d8, [sp, #16]
 800c28c:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 800c290:	462f      	mov	r7, r5
 800c292:	2600      	movs	r6, #0
 800c294:	e01b      	b.n	800c2ce <__kernel_rem_pio2+0xbe>
 800c296:	42ef      	cmn	r7, r5
 800c298:	d407      	bmi.n	800c2aa <__kernel_rem_pio2+0x9a>
 800c29a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800c29e:	f7f4 f959 	bl	8000554 <__aeabi_i2d>
 800c2a2:	e8e6 0102 	strd	r0, r1, [r6], #8
 800c2a6:	3501      	adds	r5, #1
 800c2a8:	e7df      	b.n	800c26a <__kernel_rem_pio2+0x5a>
 800c2aa:	ec51 0b18 	vmov	r0, r1, d8
 800c2ae:	e7f8      	b.n	800c2a2 <__kernel_rem_pio2+0x92>
 800c2b0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c2b4:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800c2b8:	f7f4 f9b6 	bl	8000628 <__aeabi_dmul>
 800c2bc:	4602      	mov	r2, r0
 800c2be:	460b      	mov	r3, r1
 800c2c0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c2c4:	f7f3 fffa 	bl	80002bc <__adddf3>
 800c2c8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c2cc:	3601      	adds	r6, #1
 800c2ce:	9b06      	ldr	r3, [sp, #24]
 800c2d0:	429e      	cmp	r6, r3
 800c2d2:	f1a7 0708 	sub.w	r7, r7, #8
 800c2d6:	ddeb      	ble.n	800c2b0 <__kernel_rem_pio2+0xa0>
 800c2d8:	ed9d 7b04 	vldr	d7, [sp, #16]
 800c2dc:	f108 0801 	add.w	r8, r8, #1
 800c2e0:	ecab 7b02 	vstmia	fp!, {d7}
 800c2e4:	3508      	adds	r5, #8
 800c2e6:	e7cc      	b.n	800c282 <__kernel_rem_pio2+0x72>
 800c2e8:	9b02      	ldr	r3, [sp, #8]
 800c2ea:	aa0e      	add	r2, sp, #56	; 0x38
 800c2ec:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c2f0:	930d      	str	r3, [sp, #52]	; 0x34
 800c2f2:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800c2f4:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800c2f8:	9c02      	ldr	r4, [sp, #8]
 800c2fa:	930c      	str	r3, [sp, #48]	; 0x30
 800c2fc:	00e3      	lsls	r3, r4, #3
 800c2fe:	930a      	str	r3, [sp, #40]	; 0x28
 800c300:	ab9a      	add	r3, sp, #616	; 0x268
 800c302:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c306:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 800c30a:	f10d 0838 	add.w	r8, sp, #56	; 0x38
 800c30e:	ab72      	add	r3, sp, #456	; 0x1c8
 800c310:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 800c314:	46c3      	mov	fp, r8
 800c316:	46a1      	mov	r9, r4
 800c318:	f1b9 0f00 	cmp.w	r9, #0
 800c31c:	f1a5 0508 	sub.w	r5, r5, #8
 800c320:	dc77      	bgt.n	800c412 <__kernel_rem_pio2+0x202>
 800c322:	ec47 6b10 	vmov	d0, r6, r7
 800c326:	4650      	mov	r0, sl
 800c328:	f000 fde6 	bl	800cef8 <scalbn>
 800c32c:	ec57 6b10 	vmov	r6, r7, d0
 800c330:	2200      	movs	r2, #0
 800c332:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800c336:	ee10 0a10 	vmov	r0, s0
 800c33a:	4639      	mov	r1, r7
 800c33c:	f7f4 f974 	bl	8000628 <__aeabi_dmul>
 800c340:	ec41 0b10 	vmov	d0, r0, r1
 800c344:	f000 fd58 	bl	800cdf8 <floor>
 800c348:	4b7c      	ldr	r3, [pc, #496]	; (800c53c <__kernel_rem_pio2+0x32c>)
 800c34a:	ec51 0b10 	vmov	r0, r1, d0
 800c34e:	2200      	movs	r2, #0
 800c350:	f7f4 f96a 	bl	8000628 <__aeabi_dmul>
 800c354:	4602      	mov	r2, r0
 800c356:	460b      	mov	r3, r1
 800c358:	4630      	mov	r0, r6
 800c35a:	4639      	mov	r1, r7
 800c35c:	f7f3 ffac 	bl	80002b8 <__aeabi_dsub>
 800c360:	460f      	mov	r7, r1
 800c362:	4606      	mov	r6, r0
 800c364:	f7f4 fc10 	bl	8000b88 <__aeabi_d2iz>
 800c368:	9004      	str	r0, [sp, #16]
 800c36a:	f7f4 f8f3 	bl	8000554 <__aeabi_i2d>
 800c36e:	4602      	mov	r2, r0
 800c370:	460b      	mov	r3, r1
 800c372:	4630      	mov	r0, r6
 800c374:	4639      	mov	r1, r7
 800c376:	f7f3 ff9f 	bl	80002b8 <__aeabi_dsub>
 800c37a:	f1ba 0f00 	cmp.w	sl, #0
 800c37e:	4606      	mov	r6, r0
 800c380:	460f      	mov	r7, r1
 800c382:	dd6d      	ble.n	800c460 <__kernel_rem_pio2+0x250>
 800c384:	1e62      	subs	r2, r4, #1
 800c386:	ab0e      	add	r3, sp, #56	; 0x38
 800c388:	9d04      	ldr	r5, [sp, #16]
 800c38a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800c38e:	f1ca 0118 	rsb	r1, sl, #24
 800c392:	fa40 f301 	asr.w	r3, r0, r1
 800c396:	441d      	add	r5, r3
 800c398:	408b      	lsls	r3, r1
 800c39a:	1ac0      	subs	r0, r0, r3
 800c39c:	ab0e      	add	r3, sp, #56	; 0x38
 800c39e:	9504      	str	r5, [sp, #16]
 800c3a0:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800c3a4:	f1ca 0317 	rsb	r3, sl, #23
 800c3a8:	fa40 fb03 	asr.w	fp, r0, r3
 800c3ac:	f1bb 0f00 	cmp.w	fp, #0
 800c3b0:	dd65      	ble.n	800c47e <__kernel_rem_pio2+0x26e>
 800c3b2:	9b04      	ldr	r3, [sp, #16]
 800c3b4:	2200      	movs	r2, #0
 800c3b6:	3301      	adds	r3, #1
 800c3b8:	9304      	str	r3, [sp, #16]
 800c3ba:	4615      	mov	r5, r2
 800c3bc:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800c3c0:	4294      	cmp	r4, r2
 800c3c2:	f300 809c 	bgt.w	800c4fe <__kernel_rem_pio2+0x2ee>
 800c3c6:	f1ba 0f00 	cmp.w	sl, #0
 800c3ca:	dd07      	ble.n	800c3dc <__kernel_rem_pio2+0x1cc>
 800c3cc:	f1ba 0f01 	cmp.w	sl, #1
 800c3d0:	f000 80c0 	beq.w	800c554 <__kernel_rem_pio2+0x344>
 800c3d4:	f1ba 0f02 	cmp.w	sl, #2
 800c3d8:	f000 80c6 	beq.w	800c568 <__kernel_rem_pio2+0x358>
 800c3dc:	f1bb 0f02 	cmp.w	fp, #2
 800c3e0:	d14d      	bne.n	800c47e <__kernel_rem_pio2+0x26e>
 800c3e2:	4632      	mov	r2, r6
 800c3e4:	463b      	mov	r3, r7
 800c3e6:	4956      	ldr	r1, [pc, #344]	; (800c540 <__kernel_rem_pio2+0x330>)
 800c3e8:	2000      	movs	r0, #0
 800c3ea:	f7f3 ff65 	bl	80002b8 <__aeabi_dsub>
 800c3ee:	4606      	mov	r6, r0
 800c3f0:	460f      	mov	r7, r1
 800c3f2:	2d00      	cmp	r5, #0
 800c3f4:	d043      	beq.n	800c47e <__kernel_rem_pio2+0x26e>
 800c3f6:	4650      	mov	r0, sl
 800c3f8:	ed9f 0b4d 	vldr	d0, [pc, #308]	; 800c530 <__kernel_rem_pio2+0x320>
 800c3fc:	f000 fd7c 	bl	800cef8 <scalbn>
 800c400:	4630      	mov	r0, r6
 800c402:	4639      	mov	r1, r7
 800c404:	ec53 2b10 	vmov	r2, r3, d0
 800c408:	f7f3 ff56 	bl	80002b8 <__aeabi_dsub>
 800c40c:	4606      	mov	r6, r0
 800c40e:	460f      	mov	r7, r1
 800c410:	e035      	b.n	800c47e <__kernel_rem_pio2+0x26e>
 800c412:	4b4c      	ldr	r3, [pc, #304]	; (800c544 <__kernel_rem_pio2+0x334>)
 800c414:	2200      	movs	r2, #0
 800c416:	4630      	mov	r0, r6
 800c418:	4639      	mov	r1, r7
 800c41a:	f7f4 f905 	bl	8000628 <__aeabi_dmul>
 800c41e:	f7f4 fbb3 	bl	8000b88 <__aeabi_d2iz>
 800c422:	f7f4 f897 	bl	8000554 <__aeabi_i2d>
 800c426:	4602      	mov	r2, r0
 800c428:	460b      	mov	r3, r1
 800c42a:	ec43 2b18 	vmov	d8, r2, r3
 800c42e:	4b46      	ldr	r3, [pc, #280]	; (800c548 <__kernel_rem_pio2+0x338>)
 800c430:	2200      	movs	r2, #0
 800c432:	f7f4 f8f9 	bl	8000628 <__aeabi_dmul>
 800c436:	4602      	mov	r2, r0
 800c438:	460b      	mov	r3, r1
 800c43a:	4630      	mov	r0, r6
 800c43c:	4639      	mov	r1, r7
 800c43e:	f7f3 ff3b 	bl	80002b8 <__aeabi_dsub>
 800c442:	f7f4 fba1 	bl	8000b88 <__aeabi_d2iz>
 800c446:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c44a:	f84b 0b04 	str.w	r0, [fp], #4
 800c44e:	ec51 0b18 	vmov	r0, r1, d8
 800c452:	f7f3 ff33 	bl	80002bc <__adddf3>
 800c456:	f109 39ff 	add.w	r9, r9, #4294967295
 800c45a:	4606      	mov	r6, r0
 800c45c:	460f      	mov	r7, r1
 800c45e:	e75b      	b.n	800c318 <__kernel_rem_pio2+0x108>
 800c460:	d106      	bne.n	800c470 <__kernel_rem_pio2+0x260>
 800c462:	1e63      	subs	r3, r4, #1
 800c464:	aa0e      	add	r2, sp, #56	; 0x38
 800c466:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800c46a:	ea4f 5be0 	mov.w	fp, r0, asr #23
 800c46e:	e79d      	b.n	800c3ac <__kernel_rem_pio2+0x19c>
 800c470:	4b36      	ldr	r3, [pc, #216]	; (800c54c <__kernel_rem_pio2+0x33c>)
 800c472:	2200      	movs	r2, #0
 800c474:	f7f4 fb5e 	bl	8000b34 <__aeabi_dcmpge>
 800c478:	2800      	cmp	r0, #0
 800c47a:	d13d      	bne.n	800c4f8 <__kernel_rem_pio2+0x2e8>
 800c47c:	4683      	mov	fp, r0
 800c47e:	2200      	movs	r2, #0
 800c480:	2300      	movs	r3, #0
 800c482:	4630      	mov	r0, r6
 800c484:	4639      	mov	r1, r7
 800c486:	f7f4 fb37 	bl	8000af8 <__aeabi_dcmpeq>
 800c48a:	2800      	cmp	r0, #0
 800c48c:	f000 80c0 	beq.w	800c610 <__kernel_rem_pio2+0x400>
 800c490:	1e65      	subs	r5, r4, #1
 800c492:	462b      	mov	r3, r5
 800c494:	2200      	movs	r2, #0
 800c496:	9902      	ldr	r1, [sp, #8]
 800c498:	428b      	cmp	r3, r1
 800c49a:	da6c      	bge.n	800c576 <__kernel_rem_pio2+0x366>
 800c49c:	2a00      	cmp	r2, #0
 800c49e:	f000 8089 	beq.w	800c5b4 <__kernel_rem_pio2+0x3a4>
 800c4a2:	ab0e      	add	r3, sp, #56	; 0x38
 800c4a4:	f1aa 0a18 	sub.w	sl, sl, #24
 800c4a8:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800c4ac:	2b00      	cmp	r3, #0
 800c4ae:	f000 80ad 	beq.w	800c60c <__kernel_rem_pio2+0x3fc>
 800c4b2:	4650      	mov	r0, sl
 800c4b4:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 800c530 <__kernel_rem_pio2+0x320>
 800c4b8:	f000 fd1e 	bl	800cef8 <scalbn>
 800c4bc:	ab9a      	add	r3, sp, #616	; 0x268
 800c4be:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800c4c2:	ec57 6b10 	vmov	r6, r7, d0
 800c4c6:	00ec      	lsls	r4, r5, #3
 800c4c8:	f1a3 0898 	sub.w	r8, r3, #152	; 0x98
 800c4cc:	46aa      	mov	sl, r5
 800c4ce:	f1ba 0f00 	cmp.w	sl, #0
 800c4d2:	f280 80d6 	bge.w	800c682 <__kernel_rem_pio2+0x472>
 800c4d6:	ed9f 8b14 	vldr	d8, [pc, #80]	; 800c528 <__kernel_rem_pio2+0x318>
 800c4da:	462e      	mov	r6, r5
 800c4dc:	2e00      	cmp	r6, #0
 800c4de:	f2c0 8104 	blt.w	800c6ea <__kernel_rem_pio2+0x4da>
 800c4e2:	ab72      	add	r3, sp, #456	; 0x1c8
 800c4e4:	ed8d 8b06 	vstr	d8, [sp, #24]
 800c4e8:	f8df a064 	ldr.w	sl, [pc, #100]	; 800c550 <__kernel_rem_pio2+0x340>
 800c4ec:	eb03 09c6 	add.w	r9, r3, r6, lsl #3
 800c4f0:	f04f 0800 	mov.w	r8, #0
 800c4f4:	1baf      	subs	r7, r5, r6
 800c4f6:	e0ea      	b.n	800c6ce <__kernel_rem_pio2+0x4be>
 800c4f8:	f04f 0b02 	mov.w	fp, #2
 800c4fc:	e759      	b.n	800c3b2 <__kernel_rem_pio2+0x1a2>
 800c4fe:	f8d8 3000 	ldr.w	r3, [r8]
 800c502:	b955      	cbnz	r5, 800c51a <__kernel_rem_pio2+0x30a>
 800c504:	b123      	cbz	r3, 800c510 <__kernel_rem_pio2+0x300>
 800c506:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800c50a:	f8c8 3000 	str.w	r3, [r8]
 800c50e:	2301      	movs	r3, #1
 800c510:	3201      	adds	r2, #1
 800c512:	f108 0804 	add.w	r8, r8, #4
 800c516:	461d      	mov	r5, r3
 800c518:	e752      	b.n	800c3c0 <__kernel_rem_pio2+0x1b0>
 800c51a:	1acb      	subs	r3, r1, r3
 800c51c:	f8c8 3000 	str.w	r3, [r8]
 800c520:	462b      	mov	r3, r5
 800c522:	e7f5      	b.n	800c510 <__kernel_rem_pio2+0x300>
 800c524:	f3af 8000 	nop.w
	...
 800c534:	3ff00000 	.word	0x3ff00000
 800c538:	0800d8a0 	.word	0x0800d8a0
 800c53c:	40200000 	.word	0x40200000
 800c540:	3ff00000 	.word	0x3ff00000
 800c544:	3e700000 	.word	0x3e700000
 800c548:	41700000 	.word	0x41700000
 800c54c:	3fe00000 	.word	0x3fe00000
 800c550:	0800d860 	.word	0x0800d860
 800c554:	1e62      	subs	r2, r4, #1
 800c556:	ab0e      	add	r3, sp, #56	; 0x38
 800c558:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c55c:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800c560:	a90e      	add	r1, sp, #56	; 0x38
 800c562:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800c566:	e739      	b.n	800c3dc <__kernel_rem_pio2+0x1cc>
 800c568:	1e62      	subs	r2, r4, #1
 800c56a:	ab0e      	add	r3, sp, #56	; 0x38
 800c56c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c570:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800c574:	e7f4      	b.n	800c560 <__kernel_rem_pio2+0x350>
 800c576:	a90e      	add	r1, sp, #56	; 0x38
 800c578:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800c57c:	3b01      	subs	r3, #1
 800c57e:	430a      	orrs	r2, r1
 800c580:	e789      	b.n	800c496 <__kernel_rem_pio2+0x286>
 800c582:	3301      	adds	r3, #1
 800c584:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800c588:	2900      	cmp	r1, #0
 800c58a:	d0fa      	beq.n	800c582 <__kernel_rem_pio2+0x372>
 800c58c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c58e:	f502 721a 	add.w	r2, r2, #616	; 0x268
 800c592:	446a      	add	r2, sp
 800c594:	3a98      	subs	r2, #152	; 0x98
 800c596:	920a      	str	r2, [sp, #40]	; 0x28
 800c598:	9a08      	ldr	r2, [sp, #32]
 800c59a:	18e3      	adds	r3, r4, r3
 800c59c:	18a5      	adds	r5, r4, r2
 800c59e:	aa22      	add	r2, sp, #136	; 0x88
 800c5a0:	f104 0801 	add.w	r8, r4, #1
 800c5a4:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 800c5a8:	9304      	str	r3, [sp, #16]
 800c5aa:	9b04      	ldr	r3, [sp, #16]
 800c5ac:	4543      	cmp	r3, r8
 800c5ae:	da04      	bge.n	800c5ba <__kernel_rem_pio2+0x3aa>
 800c5b0:	461c      	mov	r4, r3
 800c5b2:	e6a3      	b.n	800c2fc <__kernel_rem_pio2+0xec>
 800c5b4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c5b6:	2301      	movs	r3, #1
 800c5b8:	e7e4      	b.n	800c584 <__kernel_rem_pio2+0x374>
 800c5ba:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c5bc:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800c5c0:	f7f3 ffc8 	bl	8000554 <__aeabi_i2d>
 800c5c4:	e8e5 0102 	strd	r0, r1, [r5], #8
 800c5c8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c5ca:	46ab      	mov	fp, r5
 800c5cc:	461c      	mov	r4, r3
 800c5ce:	f04f 0900 	mov.w	r9, #0
 800c5d2:	2600      	movs	r6, #0
 800c5d4:	2700      	movs	r7, #0
 800c5d6:	9b06      	ldr	r3, [sp, #24]
 800c5d8:	4599      	cmp	r9, r3
 800c5da:	dd06      	ble.n	800c5ea <__kernel_rem_pio2+0x3da>
 800c5dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c5de:	e8e3 6702 	strd	r6, r7, [r3], #8
 800c5e2:	f108 0801 	add.w	r8, r8, #1
 800c5e6:	930a      	str	r3, [sp, #40]	; 0x28
 800c5e8:	e7df      	b.n	800c5aa <__kernel_rem_pio2+0x39a>
 800c5ea:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800c5ee:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800c5f2:	f7f4 f819 	bl	8000628 <__aeabi_dmul>
 800c5f6:	4602      	mov	r2, r0
 800c5f8:	460b      	mov	r3, r1
 800c5fa:	4630      	mov	r0, r6
 800c5fc:	4639      	mov	r1, r7
 800c5fe:	f7f3 fe5d 	bl	80002bc <__adddf3>
 800c602:	f109 0901 	add.w	r9, r9, #1
 800c606:	4606      	mov	r6, r0
 800c608:	460f      	mov	r7, r1
 800c60a:	e7e4      	b.n	800c5d6 <__kernel_rem_pio2+0x3c6>
 800c60c:	3d01      	subs	r5, #1
 800c60e:	e748      	b.n	800c4a2 <__kernel_rem_pio2+0x292>
 800c610:	ec47 6b10 	vmov	d0, r6, r7
 800c614:	f1ca 0000 	rsb	r0, sl, #0
 800c618:	f000 fc6e 	bl	800cef8 <scalbn>
 800c61c:	ec57 6b10 	vmov	r6, r7, d0
 800c620:	4ba0      	ldr	r3, [pc, #640]	; (800c8a4 <__kernel_rem_pio2+0x694>)
 800c622:	ee10 0a10 	vmov	r0, s0
 800c626:	2200      	movs	r2, #0
 800c628:	4639      	mov	r1, r7
 800c62a:	f7f4 fa83 	bl	8000b34 <__aeabi_dcmpge>
 800c62e:	b1f8      	cbz	r0, 800c670 <__kernel_rem_pio2+0x460>
 800c630:	4b9d      	ldr	r3, [pc, #628]	; (800c8a8 <__kernel_rem_pio2+0x698>)
 800c632:	2200      	movs	r2, #0
 800c634:	4630      	mov	r0, r6
 800c636:	4639      	mov	r1, r7
 800c638:	f7f3 fff6 	bl	8000628 <__aeabi_dmul>
 800c63c:	f7f4 faa4 	bl	8000b88 <__aeabi_d2iz>
 800c640:	4680      	mov	r8, r0
 800c642:	f7f3 ff87 	bl	8000554 <__aeabi_i2d>
 800c646:	4b97      	ldr	r3, [pc, #604]	; (800c8a4 <__kernel_rem_pio2+0x694>)
 800c648:	2200      	movs	r2, #0
 800c64a:	f7f3 ffed 	bl	8000628 <__aeabi_dmul>
 800c64e:	460b      	mov	r3, r1
 800c650:	4602      	mov	r2, r0
 800c652:	4639      	mov	r1, r7
 800c654:	4630      	mov	r0, r6
 800c656:	f7f3 fe2f 	bl	80002b8 <__aeabi_dsub>
 800c65a:	f7f4 fa95 	bl	8000b88 <__aeabi_d2iz>
 800c65e:	1c65      	adds	r5, r4, #1
 800c660:	ab0e      	add	r3, sp, #56	; 0x38
 800c662:	f10a 0a18 	add.w	sl, sl, #24
 800c666:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800c66a:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 800c66e:	e720      	b.n	800c4b2 <__kernel_rem_pio2+0x2a2>
 800c670:	4630      	mov	r0, r6
 800c672:	4639      	mov	r1, r7
 800c674:	f7f4 fa88 	bl	8000b88 <__aeabi_d2iz>
 800c678:	ab0e      	add	r3, sp, #56	; 0x38
 800c67a:	4625      	mov	r5, r4
 800c67c:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800c680:	e717      	b.n	800c4b2 <__kernel_rem_pio2+0x2a2>
 800c682:	ab0e      	add	r3, sp, #56	; 0x38
 800c684:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 800c688:	f7f3 ff64 	bl	8000554 <__aeabi_i2d>
 800c68c:	4632      	mov	r2, r6
 800c68e:	463b      	mov	r3, r7
 800c690:	f7f3 ffca 	bl	8000628 <__aeabi_dmul>
 800c694:	4b84      	ldr	r3, [pc, #528]	; (800c8a8 <__kernel_rem_pio2+0x698>)
 800c696:	e968 0102 	strd	r0, r1, [r8, #-8]!
 800c69a:	2200      	movs	r2, #0
 800c69c:	4630      	mov	r0, r6
 800c69e:	4639      	mov	r1, r7
 800c6a0:	f7f3 ffc2 	bl	8000628 <__aeabi_dmul>
 800c6a4:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c6a8:	4606      	mov	r6, r0
 800c6aa:	460f      	mov	r7, r1
 800c6ac:	e70f      	b.n	800c4ce <__kernel_rem_pio2+0x2be>
 800c6ae:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 800c6b2:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 800c6b6:	f7f3 ffb7 	bl	8000628 <__aeabi_dmul>
 800c6ba:	4602      	mov	r2, r0
 800c6bc:	460b      	mov	r3, r1
 800c6be:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c6c2:	f7f3 fdfb 	bl	80002bc <__adddf3>
 800c6c6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800c6ca:	f108 0801 	add.w	r8, r8, #1
 800c6ce:	9b02      	ldr	r3, [sp, #8]
 800c6d0:	4598      	cmp	r8, r3
 800c6d2:	dc01      	bgt.n	800c6d8 <__kernel_rem_pio2+0x4c8>
 800c6d4:	45b8      	cmp	r8, r7
 800c6d6:	ddea      	ble.n	800c6ae <__kernel_rem_pio2+0x49e>
 800c6d8:	ed9d 7b06 	vldr	d7, [sp, #24]
 800c6dc:	ab4a      	add	r3, sp, #296	; 0x128
 800c6de:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800c6e2:	ed87 7b00 	vstr	d7, [r7]
 800c6e6:	3e01      	subs	r6, #1
 800c6e8:	e6f8      	b.n	800c4dc <__kernel_rem_pio2+0x2cc>
 800c6ea:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 800c6ec:	2b02      	cmp	r3, #2
 800c6ee:	dc0b      	bgt.n	800c708 <__kernel_rem_pio2+0x4f8>
 800c6f0:	2b00      	cmp	r3, #0
 800c6f2:	dc35      	bgt.n	800c760 <__kernel_rem_pio2+0x550>
 800c6f4:	d059      	beq.n	800c7aa <__kernel_rem_pio2+0x59a>
 800c6f6:	9b04      	ldr	r3, [sp, #16]
 800c6f8:	f003 0007 	and.w	r0, r3, #7
 800c6fc:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 800c700:	ecbd 8b02 	vpop	{d8}
 800c704:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c708:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 800c70a:	2b03      	cmp	r3, #3
 800c70c:	d1f3      	bne.n	800c6f6 <__kernel_rem_pio2+0x4e6>
 800c70e:	ab4a      	add	r3, sp, #296	; 0x128
 800c710:	4423      	add	r3, r4
 800c712:	9306      	str	r3, [sp, #24]
 800c714:	461c      	mov	r4, r3
 800c716:	469a      	mov	sl, r3
 800c718:	9502      	str	r5, [sp, #8]
 800c71a:	9b02      	ldr	r3, [sp, #8]
 800c71c:	2b00      	cmp	r3, #0
 800c71e:	f1aa 0a08 	sub.w	sl, sl, #8
 800c722:	dc6b      	bgt.n	800c7fc <__kernel_rem_pio2+0x5ec>
 800c724:	46aa      	mov	sl, r5
 800c726:	f1ba 0f01 	cmp.w	sl, #1
 800c72a:	f1a4 0408 	sub.w	r4, r4, #8
 800c72e:	f300 8085 	bgt.w	800c83c <__kernel_rem_pio2+0x62c>
 800c732:	9c06      	ldr	r4, [sp, #24]
 800c734:	2000      	movs	r0, #0
 800c736:	3408      	adds	r4, #8
 800c738:	2100      	movs	r1, #0
 800c73a:	2d01      	cmp	r5, #1
 800c73c:	f300 809d 	bgt.w	800c87a <__kernel_rem_pio2+0x66a>
 800c740:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 800c744:	e9dd 784c 	ldrd	r7, r8, [sp, #304]	; 0x130
 800c748:	f1bb 0f00 	cmp.w	fp, #0
 800c74c:	f040 809b 	bne.w	800c886 <__kernel_rem_pio2+0x676>
 800c750:	9b01      	ldr	r3, [sp, #4]
 800c752:	e9c3 5600 	strd	r5, r6, [r3]
 800c756:	e9c3 7802 	strd	r7, r8, [r3, #8]
 800c75a:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800c75e:	e7ca      	b.n	800c6f6 <__kernel_rem_pio2+0x4e6>
 800c760:	3408      	adds	r4, #8
 800c762:	ab4a      	add	r3, sp, #296	; 0x128
 800c764:	441c      	add	r4, r3
 800c766:	462e      	mov	r6, r5
 800c768:	2000      	movs	r0, #0
 800c76a:	2100      	movs	r1, #0
 800c76c:	2e00      	cmp	r6, #0
 800c76e:	da36      	bge.n	800c7de <__kernel_rem_pio2+0x5ce>
 800c770:	f1bb 0f00 	cmp.w	fp, #0
 800c774:	d039      	beq.n	800c7ea <__kernel_rem_pio2+0x5da>
 800c776:	4602      	mov	r2, r0
 800c778:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c77c:	9c01      	ldr	r4, [sp, #4]
 800c77e:	e9c4 2300 	strd	r2, r3, [r4]
 800c782:	4602      	mov	r2, r0
 800c784:	460b      	mov	r3, r1
 800c786:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 800c78a:	f7f3 fd95 	bl	80002b8 <__aeabi_dsub>
 800c78e:	ae4c      	add	r6, sp, #304	; 0x130
 800c790:	2401      	movs	r4, #1
 800c792:	42a5      	cmp	r5, r4
 800c794:	da2c      	bge.n	800c7f0 <__kernel_rem_pio2+0x5e0>
 800c796:	f1bb 0f00 	cmp.w	fp, #0
 800c79a:	d002      	beq.n	800c7a2 <__kernel_rem_pio2+0x592>
 800c79c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c7a0:	4619      	mov	r1, r3
 800c7a2:	9b01      	ldr	r3, [sp, #4]
 800c7a4:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800c7a8:	e7a5      	b.n	800c6f6 <__kernel_rem_pio2+0x4e6>
 800c7aa:	f504 731a 	add.w	r3, r4, #616	; 0x268
 800c7ae:	eb0d 0403 	add.w	r4, sp, r3
 800c7b2:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 800c7b6:	2000      	movs	r0, #0
 800c7b8:	2100      	movs	r1, #0
 800c7ba:	2d00      	cmp	r5, #0
 800c7bc:	da09      	bge.n	800c7d2 <__kernel_rem_pio2+0x5c2>
 800c7be:	f1bb 0f00 	cmp.w	fp, #0
 800c7c2:	d002      	beq.n	800c7ca <__kernel_rem_pio2+0x5ba>
 800c7c4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c7c8:	4619      	mov	r1, r3
 800c7ca:	9b01      	ldr	r3, [sp, #4]
 800c7cc:	e9c3 0100 	strd	r0, r1, [r3]
 800c7d0:	e791      	b.n	800c6f6 <__kernel_rem_pio2+0x4e6>
 800c7d2:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800c7d6:	f7f3 fd71 	bl	80002bc <__adddf3>
 800c7da:	3d01      	subs	r5, #1
 800c7dc:	e7ed      	b.n	800c7ba <__kernel_rem_pio2+0x5aa>
 800c7de:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800c7e2:	f7f3 fd6b 	bl	80002bc <__adddf3>
 800c7e6:	3e01      	subs	r6, #1
 800c7e8:	e7c0      	b.n	800c76c <__kernel_rem_pio2+0x55c>
 800c7ea:	4602      	mov	r2, r0
 800c7ec:	460b      	mov	r3, r1
 800c7ee:	e7c5      	b.n	800c77c <__kernel_rem_pio2+0x56c>
 800c7f0:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 800c7f4:	f7f3 fd62 	bl	80002bc <__adddf3>
 800c7f8:	3401      	adds	r4, #1
 800c7fa:	e7ca      	b.n	800c792 <__kernel_rem_pio2+0x582>
 800c7fc:	e9da 8900 	ldrd	r8, r9, [sl]
 800c800:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 800c804:	9b02      	ldr	r3, [sp, #8]
 800c806:	3b01      	subs	r3, #1
 800c808:	9302      	str	r3, [sp, #8]
 800c80a:	4632      	mov	r2, r6
 800c80c:	463b      	mov	r3, r7
 800c80e:	4640      	mov	r0, r8
 800c810:	4649      	mov	r1, r9
 800c812:	f7f3 fd53 	bl	80002bc <__adddf3>
 800c816:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800c81a:	4602      	mov	r2, r0
 800c81c:	460b      	mov	r3, r1
 800c81e:	4640      	mov	r0, r8
 800c820:	4649      	mov	r1, r9
 800c822:	f7f3 fd49 	bl	80002b8 <__aeabi_dsub>
 800c826:	4632      	mov	r2, r6
 800c828:	463b      	mov	r3, r7
 800c82a:	f7f3 fd47 	bl	80002bc <__adddf3>
 800c82e:	ed9d 7b08 	vldr	d7, [sp, #32]
 800c832:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800c836:	ed8a 7b00 	vstr	d7, [sl]
 800c83a:	e76e      	b.n	800c71a <__kernel_rem_pio2+0x50a>
 800c83c:	e9d4 8900 	ldrd	r8, r9, [r4]
 800c840:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 800c844:	4640      	mov	r0, r8
 800c846:	4632      	mov	r2, r6
 800c848:	463b      	mov	r3, r7
 800c84a:	4649      	mov	r1, r9
 800c84c:	f7f3 fd36 	bl	80002bc <__adddf3>
 800c850:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c854:	4602      	mov	r2, r0
 800c856:	460b      	mov	r3, r1
 800c858:	4640      	mov	r0, r8
 800c85a:	4649      	mov	r1, r9
 800c85c:	f7f3 fd2c 	bl	80002b8 <__aeabi_dsub>
 800c860:	4632      	mov	r2, r6
 800c862:	463b      	mov	r3, r7
 800c864:	f7f3 fd2a 	bl	80002bc <__adddf3>
 800c868:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c86c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800c870:	ed84 7b00 	vstr	d7, [r4]
 800c874:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c878:	e755      	b.n	800c726 <__kernel_rem_pio2+0x516>
 800c87a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800c87e:	f7f3 fd1d 	bl	80002bc <__adddf3>
 800c882:	3d01      	subs	r5, #1
 800c884:	e759      	b.n	800c73a <__kernel_rem_pio2+0x52a>
 800c886:	9b01      	ldr	r3, [sp, #4]
 800c888:	9a01      	ldr	r2, [sp, #4]
 800c88a:	601d      	str	r5, [r3, #0]
 800c88c:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 800c890:	605c      	str	r4, [r3, #4]
 800c892:	609f      	str	r7, [r3, #8]
 800c894:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 800c898:	60d3      	str	r3, [r2, #12]
 800c89a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c89e:	6110      	str	r0, [r2, #16]
 800c8a0:	6153      	str	r3, [r2, #20]
 800c8a2:	e728      	b.n	800c6f6 <__kernel_rem_pio2+0x4e6>
 800c8a4:	41700000 	.word	0x41700000
 800c8a8:	3e700000 	.word	0x3e700000
 800c8ac:	00000000 	.word	0x00000000

0800c8b0 <__kernel_sin>:
 800c8b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c8b4:	ed2d 8b04 	vpush	{d8-d9}
 800c8b8:	eeb0 8a41 	vmov.f32	s16, s2
 800c8bc:	eef0 8a61 	vmov.f32	s17, s3
 800c8c0:	ec55 4b10 	vmov	r4, r5, d0
 800c8c4:	b083      	sub	sp, #12
 800c8c6:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800c8ca:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800c8ce:	9001      	str	r0, [sp, #4]
 800c8d0:	da06      	bge.n	800c8e0 <__kernel_sin+0x30>
 800c8d2:	ee10 0a10 	vmov	r0, s0
 800c8d6:	4629      	mov	r1, r5
 800c8d8:	f7f4 f956 	bl	8000b88 <__aeabi_d2iz>
 800c8dc:	2800      	cmp	r0, #0
 800c8de:	d051      	beq.n	800c984 <__kernel_sin+0xd4>
 800c8e0:	4622      	mov	r2, r4
 800c8e2:	462b      	mov	r3, r5
 800c8e4:	4620      	mov	r0, r4
 800c8e6:	4629      	mov	r1, r5
 800c8e8:	f7f3 fe9e 	bl	8000628 <__aeabi_dmul>
 800c8ec:	4682      	mov	sl, r0
 800c8ee:	468b      	mov	fp, r1
 800c8f0:	4602      	mov	r2, r0
 800c8f2:	460b      	mov	r3, r1
 800c8f4:	4620      	mov	r0, r4
 800c8f6:	4629      	mov	r1, r5
 800c8f8:	f7f3 fe96 	bl	8000628 <__aeabi_dmul>
 800c8fc:	a341      	add	r3, pc, #260	; (adr r3, 800ca04 <__kernel_sin+0x154>)
 800c8fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c902:	4680      	mov	r8, r0
 800c904:	4689      	mov	r9, r1
 800c906:	4650      	mov	r0, sl
 800c908:	4659      	mov	r1, fp
 800c90a:	f7f3 fe8d 	bl	8000628 <__aeabi_dmul>
 800c90e:	a33f      	add	r3, pc, #252	; (adr r3, 800ca0c <__kernel_sin+0x15c>)
 800c910:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c914:	f7f3 fcd0 	bl	80002b8 <__aeabi_dsub>
 800c918:	4652      	mov	r2, sl
 800c91a:	465b      	mov	r3, fp
 800c91c:	f7f3 fe84 	bl	8000628 <__aeabi_dmul>
 800c920:	a33c      	add	r3, pc, #240	; (adr r3, 800ca14 <__kernel_sin+0x164>)
 800c922:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c926:	f7f3 fcc9 	bl	80002bc <__adddf3>
 800c92a:	4652      	mov	r2, sl
 800c92c:	465b      	mov	r3, fp
 800c92e:	f7f3 fe7b 	bl	8000628 <__aeabi_dmul>
 800c932:	a33a      	add	r3, pc, #232	; (adr r3, 800ca1c <__kernel_sin+0x16c>)
 800c934:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c938:	f7f3 fcbe 	bl	80002b8 <__aeabi_dsub>
 800c93c:	4652      	mov	r2, sl
 800c93e:	465b      	mov	r3, fp
 800c940:	f7f3 fe72 	bl	8000628 <__aeabi_dmul>
 800c944:	a337      	add	r3, pc, #220	; (adr r3, 800ca24 <__kernel_sin+0x174>)
 800c946:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c94a:	f7f3 fcb7 	bl	80002bc <__adddf3>
 800c94e:	9b01      	ldr	r3, [sp, #4]
 800c950:	4606      	mov	r6, r0
 800c952:	460f      	mov	r7, r1
 800c954:	b9eb      	cbnz	r3, 800c992 <__kernel_sin+0xe2>
 800c956:	4602      	mov	r2, r0
 800c958:	460b      	mov	r3, r1
 800c95a:	4650      	mov	r0, sl
 800c95c:	4659      	mov	r1, fp
 800c95e:	f7f3 fe63 	bl	8000628 <__aeabi_dmul>
 800c962:	a325      	add	r3, pc, #148	; (adr r3, 800c9f8 <__kernel_sin+0x148>)
 800c964:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c968:	f7f3 fca6 	bl	80002b8 <__aeabi_dsub>
 800c96c:	4642      	mov	r2, r8
 800c96e:	464b      	mov	r3, r9
 800c970:	f7f3 fe5a 	bl	8000628 <__aeabi_dmul>
 800c974:	4602      	mov	r2, r0
 800c976:	460b      	mov	r3, r1
 800c978:	4620      	mov	r0, r4
 800c97a:	4629      	mov	r1, r5
 800c97c:	f7f3 fc9e 	bl	80002bc <__adddf3>
 800c980:	4604      	mov	r4, r0
 800c982:	460d      	mov	r5, r1
 800c984:	ec45 4b10 	vmov	d0, r4, r5
 800c988:	b003      	add	sp, #12
 800c98a:	ecbd 8b04 	vpop	{d8-d9}
 800c98e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c992:	4b1b      	ldr	r3, [pc, #108]	; (800ca00 <__kernel_sin+0x150>)
 800c994:	ec51 0b18 	vmov	r0, r1, d8
 800c998:	2200      	movs	r2, #0
 800c99a:	f7f3 fe45 	bl	8000628 <__aeabi_dmul>
 800c99e:	4632      	mov	r2, r6
 800c9a0:	ec41 0b19 	vmov	d9, r0, r1
 800c9a4:	463b      	mov	r3, r7
 800c9a6:	4640      	mov	r0, r8
 800c9a8:	4649      	mov	r1, r9
 800c9aa:	f7f3 fe3d 	bl	8000628 <__aeabi_dmul>
 800c9ae:	4602      	mov	r2, r0
 800c9b0:	460b      	mov	r3, r1
 800c9b2:	ec51 0b19 	vmov	r0, r1, d9
 800c9b6:	f7f3 fc7f 	bl	80002b8 <__aeabi_dsub>
 800c9ba:	4652      	mov	r2, sl
 800c9bc:	465b      	mov	r3, fp
 800c9be:	f7f3 fe33 	bl	8000628 <__aeabi_dmul>
 800c9c2:	ec53 2b18 	vmov	r2, r3, d8
 800c9c6:	f7f3 fc77 	bl	80002b8 <__aeabi_dsub>
 800c9ca:	a30b      	add	r3, pc, #44	; (adr r3, 800c9f8 <__kernel_sin+0x148>)
 800c9cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9d0:	4606      	mov	r6, r0
 800c9d2:	460f      	mov	r7, r1
 800c9d4:	4640      	mov	r0, r8
 800c9d6:	4649      	mov	r1, r9
 800c9d8:	f7f3 fe26 	bl	8000628 <__aeabi_dmul>
 800c9dc:	4602      	mov	r2, r0
 800c9de:	460b      	mov	r3, r1
 800c9e0:	4630      	mov	r0, r6
 800c9e2:	4639      	mov	r1, r7
 800c9e4:	f7f3 fc6a 	bl	80002bc <__adddf3>
 800c9e8:	4602      	mov	r2, r0
 800c9ea:	460b      	mov	r3, r1
 800c9ec:	4620      	mov	r0, r4
 800c9ee:	4629      	mov	r1, r5
 800c9f0:	f7f3 fc62 	bl	80002b8 <__aeabi_dsub>
 800c9f4:	e7c4      	b.n	800c980 <__kernel_sin+0xd0>
 800c9f6:	bf00      	nop
 800c9f8:	55555549 	.word	0x55555549
 800c9fc:	3fc55555 	.word	0x3fc55555
 800ca00:	3fe00000 	.word	0x3fe00000
 800ca04:	5acfd57c 	.word	0x5acfd57c
 800ca08:	3de5d93a 	.word	0x3de5d93a
 800ca0c:	8a2b9ceb 	.word	0x8a2b9ceb
 800ca10:	3e5ae5e6 	.word	0x3e5ae5e6
 800ca14:	57b1fe7d 	.word	0x57b1fe7d
 800ca18:	3ec71de3 	.word	0x3ec71de3
 800ca1c:	19c161d5 	.word	0x19c161d5
 800ca20:	3f2a01a0 	.word	0x3f2a01a0
 800ca24:	1110f8a6 	.word	0x1110f8a6
 800ca28:	3f811111 	.word	0x3f811111

0800ca2c <with_errno>:
 800ca2c:	b570      	push	{r4, r5, r6, lr}
 800ca2e:	4604      	mov	r4, r0
 800ca30:	460d      	mov	r5, r1
 800ca32:	4616      	mov	r6, r2
 800ca34:	f7fa fd04 	bl	8007440 <__errno>
 800ca38:	4629      	mov	r1, r5
 800ca3a:	6006      	str	r6, [r0, #0]
 800ca3c:	4620      	mov	r0, r4
 800ca3e:	bd70      	pop	{r4, r5, r6, pc}

0800ca40 <xflow>:
 800ca40:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ca42:	4614      	mov	r4, r2
 800ca44:	461d      	mov	r5, r3
 800ca46:	b108      	cbz	r0, 800ca4c <xflow+0xc>
 800ca48:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800ca4c:	e9cd 2300 	strd	r2, r3, [sp]
 800ca50:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ca54:	4620      	mov	r0, r4
 800ca56:	4629      	mov	r1, r5
 800ca58:	f7f3 fde6 	bl	8000628 <__aeabi_dmul>
 800ca5c:	2222      	movs	r2, #34	; 0x22
 800ca5e:	b003      	add	sp, #12
 800ca60:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ca64:	f7ff bfe2 	b.w	800ca2c <with_errno>

0800ca68 <__math_uflow>:
 800ca68:	b508      	push	{r3, lr}
 800ca6a:	2200      	movs	r2, #0
 800ca6c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800ca70:	f7ff ffe6 	bl	800ca40 <xflow>
 800ca74:	ec41 0b10 	vmov	d0, r0, r1
 800ca78:	bd08      	pop	{r3, pc}

0800ca7a <__math_oflow>:
 800ca7a:	b508      	push	{r3, lr}
 800ca7c:	2200      	movs	r2, #0
 800ca7e:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800ca82:	f7ff ffdd 	bl	800ca40 <xflow>
 800ca86:	ec41 0b10 	vmov	d0, r0, r1
 800ca8a:	bd08      	pop	{r3, pc}
 800ca8c:	0000      	movs	r0, r0
	...

0800ca90 <atan>:
 800ca90:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca94:	ec55 4b10 	vmov	r4, r5, d0
 800ca98:	4bc3      	ldr	r3, [pc, #780]	; (800cda8 <atan+0x318>)
 800ca9a:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800ca9e:	429e      	cmp	r6, r3
 800caa0:	46ab      	mov	fp, r5
 800caa2:	dd18      	ble.n	800cad6 <atan+0x46>
 800caa4:	4bc1      	ldr	r3, [pc, #772]	; (800cdac <atan+0x31c>)
 800caa6:	429e      	cmp	r6, r3
 800caa8:	dc01      	bgt.n	800caae <atan+0x1e>
 800caaa:	d109      	bne.n	800cac0 <atan+0x30>
 800caac:	b144      	cbz	r4, 800cac0 <atan+0x30>
 800caae:	4622      	mov	r2, r4
 800cab0:	462b      	mov	r3, r5
 800cab2:	4620      	mov	r0, r4
 800cab4:	4629      	mov	r1, r5
 800cab6:	f7f3 fc01 	bl	80002bc <__adddf3>
 800caba:	4604      	mov	r4, r0
 800cabc:	460d      	mov	r5, r1
 800cabe:	e006      	b.n	800cace <atan+0x3e>
 800cac0:	f1bb 0f00 	cmp.w	fp, #0
 800cac4:	f300 8131 	bgt.w	800cd2a <atan+0x29a>
 800cac8:	a59b      	add	r5, pc, #620	; (adr r5, 800cd38 <atan+0x2a8>)
 800caca:	e9d5 4500 	ldrd	r4, r5, [r5]
 800cace:	ec45 4b10 	vmov	d0, r4, r5
 800cad2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cad6:	4bb6      	ldr	r3, [pc, #728]	; (800cdb0 <atan+0x320>)
 800cad8:	429e      	cmp	r6, r3
 800cada:	dc14      	bgt.n	800cb06 <atan+0x76>
 800cadc:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800cae0:	429e      	cmp	r6, r3
 800cae2:	dc0d      	bgt.n	800cb00 <atan+0x70>
 800cae4:	a396      	add	r3, pc, #600	; (adr r3, 800cd40 <atan+0x2b0>)
 800cae6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800caea:	ee10 0a10 	vmov	r0, s0
 800caee:	4629      	mov	r1, r5
 800caf0:	f7f3 fbe4 	bl	80002bc <__adddf3>
 800caf4:	4baf      	ldr	r3, [pc, #700]	; (800cdb4 <atan+0x324>)
 800caf6:	2200      	movs	r2, #0
 800caf8:	f7f4 f826 	bl	8000b48 <__aeabi_dcmpgt>
 800cafc:	2800      	cmp	r0, #0
 800cafe:	d1e6      	bne.n	800cace <atan+0x3e>
 800cb00:	f04f 3aff 	mov.w	sl, #4294967295
 800cb04:	e02b      	b.n	800cb5e <atan+0xce>
 800cb06:	f000 f963 	bl	800cdd0 <fabs>
 800cb0a:	4bab      	ldr	r3, [pc, #684]	; (800cdb8 <atan+0x328>)
 800cb0c:	429e      	cmp	r6, r3
 800cb0e:	ec55 4b10 	vmov	r4, r5, d0
 800cb12:	f300 80bf 	bgt.w	800cc94 <atan+0x204>
 800cb16:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800cb1a:	429e      	cmp	r6, r3
 800cb1c:	f300 80a0 	bgt.w	800cc60 <atan+0x1d0>
 800cb20:	ee10 2a10 	vmov	r2, s0
 800cb24:	ee10 0a10 	vmov	r0, s0
 800cb28:	462b      	mov	r3, r5
 800cb2a:	4629      	mov	r1, r5
 800cb2c:	f7f3 fbc6 	bl	80002bc <__adddf3>
 800cb30:	4ba0      	ldr	r3, [pc, #640]	; (800cdb4 <atan+0x324>)
 800cb32:	2200      	movs	r2, #0
 800cb34:	f7f3 fbc0 	bl	80002b8 <__aeabi_dsub>
 800cb38:	2200      	movs	r2, #0
 800cb3a:	4606      	mov	r6, r0
 800cb3c:	460f      	mov	r7, r1
 800cb3e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800cb42:	4620      	mov	r0, r4
 800cb44:	4629      	mov	r1, r5
 800cb46:	f7f3 fbb9 	bl	80002bc <__adddf3>
 800cb4a:	4602      	mov	r2, r0
 800cb4c:	460b      	mov	r3, r1
 800cb4e:	4630      	mov	r0, r6
 800cb50:	4639      	mov	r1, r7
 800cb52:	f7f3 fe93 	bl	800087c <__aeabi_ddiv>
 800cb56:	f04f 0a00 	mov.w	sl, #0
 800cb5a:	4604      	mov	r4, r0
 800cb5c:	460d      	mov	r5, r1
 800cb5e:	4622      	mov	r2, r4
 800cb60:	462b      	mov	r3, r5
 800cb62:	4620      	mov	r0, r4
 800cb64:	4629      	mov	r1, r5
 800cb66:	f7f3 fd5f 	bl	8000628 <__aeabi_dmul>
 800cb6a:	4602      	mov	r2, r0
 800cb6c:	460b      	mov	r3, r1
 800cb6e:	4680      	mov	r8, r0
 800cb70:	4689      	mov	r9, r1
 800cb72:	f7f3 fd59 	bl	8000628 <__aeabi_dmul>
 800cb76:	a374      	add	r3, pc, #464	; (adr r3, 800cd48 <atan+0x2b8>)
 800cb78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb7c:	4606      	mov	r6, r0
 800cb7e:	460f      	mov	r7, r1
 800cb80:	f7f3 fd52 	bl	8000628 <__aeabi_dmul>
 800cb84:	a372      	add	r3, pc, #456	; (adr r3, 800cd50 <atan+0x2c0>)
 800cb86:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb8a:	f7f3 fb97 	bl	80002bc <__adddf3>
 800cb8e:	4632      	mov	r2, r6
 800cb90:	463b      	mov	r3, r7
 800cb92:	f7f3 fd49 	bl	8000628 <__aeabi_dmul>
 800cb96:	a370      	add	r3, pc, #448	; (adr r3, 800cd58 <atan+0x2c8>)
 800cb98:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb9c:	f7f3 fb8e 	bl	80002bc <__adddf3>
 800cba0:	4632      	mov	r2, r6
 800cba2:	463b      	mov	r3, r7
 800cba4:	f7f3 fd40 	bl	8000628 <__aeabi_dmul>
 800cba8:	a36d      	add	r3, pc, #436	; (adr r3, 800cd60 <atan+0x2d0>)
 800cbaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbae:	f7f3 fb85 	bl	80002bc <__adddf3>
 800cbb2:	4632      	mov	r2, r6
 800cbb4:	463b      	mov	r3, r7
 800cbb6:	f7f3 fd37 	bl	8000628 <__aeabi_dmul>
 800cbba:	a36b      	add	r3, pc, #428	; (adr r3, 800cd68 <atan+0x2d8>)
 800cbbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbc0:	f7f3 fb7c 	bl	80002bc <__adddf3>
 800cbc4:	4632      	mov	r2, r6
 800cbc6:	463b      	mov	r3, r7
 800cbc8:	f7f3 fd2e 	bl	8000628 <__aeabi_dmul>
 800cbcc:	a368      	add	r3, pc, #416	; (adr r3, 800cd70 <atan+0x2e0>)
 800cbce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbd2:	f7f3 fb73 	bl	80002bc <__adddf3>
 800cbd6:	4642      	mov	r2, r8
 800cbd8:	464b      	mov	r3, r9
 800cbda:	f7f3 fd25 	bl	8000628 <__aeabi_dmul>
 800cbde:	a366      	add	r3, pc, #408	; (adr r3, 800cd78 <atan+0x2e8>)
 800cbe0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbe4:	4680      	mov	r8, r0
 800cbe6:	4689      	mov	r9, r1
 800cbe8:	4630      	mov	r0, r6
 800cbea:	4639      	mov	r1, r7
 800cbec:	f7f3 fd1c 	bl	8000628 <__aeabi_dmul>
 800cbf0:	a363      	add	r3, pc, #396	; (adr r3, 800cd80 <atan+0x2f0>)
 800cbf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbf6:	f7f3 fb5f 	bl	80002b8 <__aeabi_dsub>
 800cbfa:	4632      	mov	r2, r6
 800cbfc:	463b      	mov	r3, r7
 800cbfe:	f7f3 fd13 	bl	8000628 <__aeabi_dmul>
 800cc02:	a361      	add	r3, pc, #388	; (adr r3, 800cd88 <atan+0x2f8>)
 800cc04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc08:	f7f3 fb56 	bl	80002b8 <__aeabi_dsub>
 800cc0c:	4632      	mov	r2, r6
 800cc0e:	463b      	mov	r3, r7
 800cc10:	f7f3 fd0a 	bl	8000628 <__aeabi_dmul>
 800cc14:	a35e      	add	r3, pc, #376	; (adr r3, 800cd90 <atan+0x300>)
 800cc16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc1a:	f7f3 fb4d 	bl	80002b8 <__aeabi_dsub>
 800cc1e:	4632      	mov	r2, r6
 800cc20:	463b      	mov	r3, r7
 800cc22:	f7f3 fd01 	bl	8000628 <__aeabi_dmul>
 800cc26:	a35c      	add	r3, pc, #368	; (adr r3, 800cd98 <atan+0x308>)
 800cc28:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc2c:	f7f3 fb44 	bl	80002b8 <__aeabi_dsub>
 800cc30:	4632      	mov	r2, r6
 800cc32:	463b      	mov	r3, r7
 800cc34:	f7f3 fcf8 	bl	8000628 <__aeabi_dmul>
 800cc38:	4602      	mov	r2, r0
 800cc3a:	460b      	mov	r3, r1
 800cc3c:	4640      	mov	r0, r8
 800cc3e:	4649      	mov	r1, r9
 800cc40:	f7f3 fb3c 	bl	80002bc <__adddf3>
 800cc44:	4622      	mov	r2, r4
 800cc46:	462b      	mov	r3, r5
 800cc48:	f7f3 fcee 	bl	8000628 <__aeabi_dmul>
 800cc4c:	f1ba 3fff 	cmp.w	sl, #4294967295
 800cc50:	4602      	mov	r2, r0
 800cc52:	460b      	mov	r3, r1
 800cc54:	d14b      	bne.n	800ccee <atan+0x25e>
 800cc56:	4620      	mov	r0, r4
 800cc58:	4629      	mov	r1, r5
 800cc5a:	f7f3 fb2d 	bl	80002b8 <__aeabi_dsub>
 800cc5e:	e72c      	b.n	800caba <atan+0x2a>
 800cc60:	ee10 0a10 	vmov	r0, s0
 800cc64:	4b53      	ldr	r3, [pc, #332]	; (800cdb4 <atan+0x324>)
 800cc66:	2200      	movs	r2, #0
 800cc68:	4629      	mov	r1, r5
 800cc6a:	f7f3 fb25 	bl	80002b8 <__aeabi_dsub>
 800cc6e:	4b51      	ldr	r3, [pc, #324]	; (800cdb4 <atan+0x324>)
 800cc70:	4606      	mov	r6, r0
 800cc72:	460f      	mov	r7, r1
 800cc74:	2200      	movs	r2, #0
 800cc76:	4620      	mov	r0, r4
 800cc78:	4629      	mov	r1, r5
 800cc7a:	f7f3 fb1f 	bl	80002bc <__adddf3>
 800cc7e:	4602      	mov	r2, r0
 800cc80:	460b      	mov	r3, r1
 800cc82:	4630      	mov	r0, r6
 800cc84:	4639      	mov	r1, r7
 800cc86:	f7f3 fdf9 	bl	800087c <__aeabi_ddiv>
 800cc8a:	f04f 0a01 	mov.w	sl, #1
 800cc8e:	4604      	mov	r4, r0
 800cc90:	460d      	mov	r5, r1
 800cc92:	e764      	b.n	800cb5e <atan+0xce>
 800cc94:	4b49      	ldr	r3, [pc, #292]	; (800cdbc <atan+0x32c>)
 800cc96:	429e      	cmp	r6, r3
 800cc98:	da1d      	bge.n	800ccd6 <atan+0x246>
 800cc9a:	ee10 0a10 	vmov	r0, s0
 800cc9e:	4b48      	ldr	r3, [pc, #288]	; (800cdc0 <atan+0x330>)
 800cca0:	2200      	movs	r2, #0
 800cca2:	4629      	mov	r1, r5
 800cca4:	f7f3 fb08 	bl	80002b8 <__aeabi_dsub>
 800cca8:	4b45      	ldr	r3, [pc, #276]	; (800cdc0 <atan+0x330>)
 800ccaa:	4606      	mov	r6, r0
 800ccac:	460f      	mov	r7, r1
 800ccae:	2200      	movs	r2, #0
 800ccb0:	4620      	mov	r0, r4
 800ccb2:	4629      	mov	r1, r5
 800ccb4:	f7f3 fcb8 	bl	8000628 <__aeabi_dmul>
 800ccb8:	4b3e      	ldr	r3, [pc, #248]	; (800cdb4 <atan+0x324>)
 800ccba:	2200      	movs	r2, #0
 800ccbc:	f7f3 fafe 	bl	80002bc <__adddf3>
 800ccc0:	4602      	mov	r2, r0
 800ccc2:	460b      	mov	r3, r1
 800ccc4:	4630      	mov	r0, r6
 800ccc6:	4639      	mov	r1, r7
 800ccc8:	f7f3 fdd8 	bl	800087c <__aeabi_ddiv>
 800cccc:	f04f 0a02 	mov.w	sl, #2
 800ccd0:	4604      	mov	r4, r0
 800ccd2:	460d      	mov	r5, r1
 800ccd4:	e743      	b.n	800cb5e <atan+0xce>
 800ccd6:	462b      	mov	r3, r5
 800ccd8:	ee10 2a10 	vmov	r2, s0
 800ccdc:	4939      	ldr	r1, [pc, #228]	; (800cdc4 <atan+0x334>)
 800ccde:	2000      	movs	r0, #0
 800cce0:	f7f3 fdcc 	bl	800087c <__aeabi_ddiv>
 800cce4:	f04f 0a03 	mov.w	sl, #3
 800cce8:	4604      	mov	r4, r0
 800ccea:	460d      	mov	r5, r1
 800ccec:	e737      	b.n	800cb5e <atan+0xce>
 800ccee:	4b36      	ldr	r3, [pc, #216]	; (800cdc8 <atan+0x338>)
 800ccf0:	4e36      	ldr	r6, [pc, #216]	; (800cdcc <atan+0x33c>)
 800ccf2:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800ccf6:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 800ccfa:	e9da 2300 	ldrd	r2, r3, [sl]
 800ccfe:	f7f3 fadb 	bl	80002b8 <__aeabi_dsub>
 800cd02:	4622      	mov	r2, r4
 800cd04:	462b      	mov	r3, r5
 800cd06:	f7f3 fad7 	bl	80002b8 <__aeabi_dsub>
 800cd0a:	4602      	mov	r2, r0
 800cd0c:	460b      	mov	r3, r1
 800cd0e:	e9d6 0100 	ldrd	r0, r1, [r6]
 800cd12:	f7f3 fad1 	bl	80002b8 <__aeabi_dsub>
 800cd16:	f1bb 0f00 	cmp.w	fp, #0
 800cd1a:	4604      	mov	r4, r0
 800cd1c:	460d      	mov	r5, r1
 800cd1e:	f6bf aed6 	bge.w	800cace <atan+0x3e>
 800cd22:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800cd26:	461d      	mov	r5, r3
 800cd28:	e6d1      	b.n	800cace <atan+0x3e>
 800cd2a:	a51d      	add	r5, pc, #116	; (adr r5, 800cda0 <atan+0x310>)
 800cd2c:	e9d5 4500 	ldrd	r4, r5, [r5]
 800cd30:	e6cd      	b.n	800cace <atan+0x3e>
 800cd32:	bf00      	nop
 800cd34:	f3af 8000 	nop.w
 800cd38:	54442d18 	.word	0x54442d18
 800cd3c:	bff921fb 	.word	0xbff921fb
 800cd40:	8800759c 	.word	0x8800759c
 800cd44:	7e37e43c 	.word	0x7e37e43c
 800cd48:	e322da11 	.word	0xe322da11
 800cd4c:	3f90ad3a 	.word	0x3f90ad3a
 800cd50:	24760deb 	.word	0x24760deb
 800cd54:	3fa97b4b 	.word	0x3fa97b4b
 800cd58:	a0d03d51 	.word	0xa0d03d51
 800cd5c:	3fb10d66 	.word	0x3fb10d66
 800cd60:	c54c206e 	.word	0xc54c206e
 800cd64:	3fb745cd 	.word	0x3fb745cd
 800cd68:	920083ff 	.word	0x920083ff
 800cd6c:	3fc24924 	.word	0x3fc24924
 800cd70:	5555550d 	.word	0x5555550d
 800cd74:	3fd55555 	.word	0x3fd55555
 800cd78:	2c6a6c2f 	.word	0x2c6a6c2f
 800cd7c:	bfa2b444 	.word	0xbfa2b444
 800cd80:	52defd9a 	.word	0x52defd9a
 800cd84:	3fadde2d 	.word	0x3fadde2d
 800cd88:	af749a6d 	.word	0xaf749a6d
 800cd8c:	3fb3b0f2 	.word	0x3fb3b0f2
 800cd90:	fe231671 	.word	0xfe231671
 800cd94:	3fbc71c6 	.word	0x3fbc71c6
 800cd98:	9998ebc4 	.word	0x9998ebc4
 800cd9c:	3fc99999 	.word	0x3fc99999
 800cda0:	54442d18 	.word	0x54442d18
 800cda4:	3ff921fb 	.word	0x3ff921fb
 800cda8:	440fffff 	.word	0x440fffff
 800cdac:	7ff00000 	.word	0x7ff00000
 800cdb0:	3fdbffff 	.word	0x3fdbffff
 800cdb4:	3ff00000 	.word	0x3ff00000
 800cdb8:	3ff2ffff 	.word	0x3ff2ffff
 800cdbc:	40038000 	.word	0x40038000
 800cdc0:	3ff80000 	.word	0x3ff80000
 800cdc4:	bff00000 	.word	0xbff00000
 800cdc8:	0800d8d0 	.word	0x0800d8d0
 800cdcc:	0800d8b0 	.word	0x0800d8b0

0800cdd0 <fabs>:
 800cdd0:	ec51 0b10 	vmov	r0, r1, d0
 800cdd4:	ee10 2a10 	vmov	r2, s0
 800cdd8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800cddc:	ec43 2b10 	vmov	d0, r2, r3
 800cde0:	4770      	bx	lr

0800cde2 <finite>:
 800cde2:	b082      	sub	sp, #8
 800cde4:	ed8d 0b00 	vstr	d0, [sp]
 800cde8:	9801      	ldr	r0, [sp, #4]
 800cdea:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800cdee:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800cdf2:	0fc0      	lsrs	r0, r0, #31
 800cdf4:	b002      	add	sp, #8
 800cdf6:	4770      	bx	lr

0800cdf8 <floor>:
 800cdf8:	ec51 0b10 	vmov	r0, r1, d0
 800cdfc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ce00:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800ce04:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800ce08:	2e13      	cmp	r6, #19
 800ce0a:	ee10 5a10 	vmov	r5, s0
 800ce0e:	ee10 8a10 	vmov	r8, s0
 800ce12:	460c      	mov	r4, r1
 800ce14:	dc32      	bgt.n	800ce7c <floor+0x84>
 800ce16:	2e00      	cmp	r6, #0
 800ce18:	da14      	bge.n	800ce44 <floor+0x4c>
 800ce1a:	a333      	add	r3, pc, #204	; (adr r3, 800cee8 <floor+0xf0>)
 800ce1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce20:	f7f3 fa4c 	bl	80002bc <__adddf3>
 800ce24:	2200      	movs	r2, #0
 800ce26:	2300      	movs	r3, #0
 800ce28:	f7f3 fe8e 	bl	8000b48 <__aeabi_dcmpgt>
 800ce2c:	b138      	cbz	r0, 800ce3e <floor+0x46>
 800ce2e:	2c00      	cmp	r4, #0
 800ce30:	da57      	bge.n	800cee2 <floor+0xea>
 800ce32:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800ce36:	431d      	orrs	r5, r3
 800ce38:	d001      	beq.n	800ce3e <floor+0x46>
 800ce3a:	4c2d      	ldr	r4, [pc, #180]	; (800cef0 <floor+0xf8>)
 800ce3c:	2500      	movs	r5, #0
 800ce3e:	4621      	mov	r1, r4
 800ce40:	4628      	mov	r0, r5
 800ce42:	e025      	b.n	800ce90 <floor+0x98>
 800ce44:	4f2b      	ldr	r7, [pc, #172]	; (800cef4 <floor+0xfc>)
 800ce46:	4137      	asrs	r7, r6
 800ce48:	ea01 0307 	and.w	r3, r1, r7
 800ce4c:	4303      	orrs	r3, r0
 800ce4e:	d01f      	beq.n	800ce90 <floor+0x98>
 800ce50:	a325      	add	r3, pc, #148	; (adr r3, 800cee8 <floor+0xf0>)
 800ce52:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce56:	f7f3 fa31 	bl	80002bc <__adddf3>
 800ce5a:	2200      	movs	r2, #0
 800ce5c:	2300      	movs	r3, #0
 800ce5e:	f7f3 fe73 	bl	8000b48 <__aeabi_dcmpgt>
 800ce62:	2800      	cmp	r0, #0
 800ce64:	d0eb      	beq.n	800ce3e <floor+0x46>
 800ce66:	2c00      	cmp	r4, #0
 800ce68:	bfbe      	ittt	lt
 800ce6a:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800ce6e:	fa43 f606 	asrlt.w	r6, r3, r6
 800ce72:	19a4      	addlt	r4, r4, r6
 800ce74:	ea24 0407 	bic.w	r4, r4, r7
 800ce78:	2500      	movs	r5, #0
 800ce7a:	e7e0      	b.n	800ce3e <floor+0x46>
 800ce7c:	2e33      	cmp	r6, #51	; 0x33
 800ce7e:	dd0b      	ble.n	800ce98 <floor+0xa0>
 800ce80:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800ce84:	d104      	bne.n	800ce90 <floor+0x98>
 800ce86:	ee10 2a10 	vmov	r2, s0
 800ce8a:	460b      	mov	r3, r1
 800ce8c:	f7f3 fa16 	bl	80002bc <__adddf3>
 800ce90:	ec41 0b10 	vmov	d0, r0, r1
 800ce94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ce98:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800ce9c:	f04f 33ff 	mov.w	r3, #4294967295
 800cea0:	fa23 f707 	lsr.w	r7, r3, r7
 800cea4:	4207      	tst	r7, r0
 800cea6:	d0f3      	beq.n	800ce90 <floor+0x98>
 800cea8:	a30f      	add	r3, pc, #60	; (adr r3, 800cee8 <floor+0xf0>)
 800ceaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ceae:	f7f3 fa05 	bl	80002bc <__adddf3>
 800ceb2:	2200      	movs	r2, #0
 800ceb4:	2300      	movs	r3, #0
 800ceb6:	f7f3 fe47 	bl	8000b48 <__aeabi_dcmpgt>
 800ceba:	2800      	cmp	r0, #0
 800cebc:	d0bf      	beq.n	800ce3e <floor+0x46>
 800cebe:	2c00      	cmp	r4, #0
 800cec0:	da02      	bge.n	800cec8 <floor+0xd0>
 800cec2:	2e14      	cmp	r6, #20
 800cec4:	d103      	bne.n	800cece <floor+0xd6>
 800cec6:	3401      	adds	r4, #1
 800cec8:	ea25 0507 	bic.w	r5, r5, r7
 800cecc:	e7b7      	b.n	800ce3e <floor+0x46>
 800cece:	2301      	movs	r3, #1
 800ced0:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800ced4:	fa03 f606 	lsl.w	r6, r3, r6
 800ced8:	4435      	add	r5, r6
 800ceda:	4545      	cmp	r5, r8
 800cedc:	bf38      	it	cc
 800cede:	18e4      	addcc	r4, r4, r3
 800cee0:	e7f2      	b.n	800cec8 <floor+0xd0>
 800cee2:	2500      	movs	r5, #0
 800cee4:	462c      	mov	r4, r5
 800cee6:	e7aa      	b.n	800ce3e <floor+0x46>
 800cee8:	8800759c 	.word	0x8800759c
 800ceec:	7e37e43c 	.word	0x7e37e43c
 800cef0:	bff00000 	.word	0xbff00000
 800cef4:	000fffff 	.word	0x000fffff

0800cef8 <scalbn>:
 800cef8:	b570      	push	{r4, r5, r6, lr}
 800cefa:	ec55 4b10 	vmov	r4, r5, d0
 800cefe:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800cf02:	4606      	mov	r6, r0
 800cf04:	462b      	mov	r3, r5
 800cf06:	b99a      	cbnz	r2, 800cf30 <scalbn+0x38>
 800cf08:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800cf0c:	4323      	orrs	r3, r4
 800cf0e:	d036      	beq.n	800cf7e <scalbn+0x86>
 800cf10:	4b39      	ldr	r3, [pc, #228]	; (800cff8 <scalbn+0x100>)
 800cf12:	4629      	mov	r1, r5
 800cf14:	ee10 0a10 	vmov	r0, s0
 800cf18:	2200      	movs	r2, #0
 800cf1a:	f7f3 fb85 	bl	8000628 <__aeabi_dmul>
 800cf1e:	4b37      	ldr	r3, [pc, #220]	; (800cffc <scalbn+0x104>)
 800cf20:	429e      	cmp	r6, r3
 800cf22:	4604      	mov	r4, r0
 800cf24:	460d      	mov	r5, r1
 800cf26:	da10      	bge.n	800cf4a <scalbn+0x52>
 800cf28:	a32b      	add	r3, pc, #172	; (adr r3, 800cfd8 <scalbn+0xe0>)
 800cf2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf2e:	e03a      	b.n	800cfa6 <scalbn+0xae>
 800cf30:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800cf34:	428a      	cmp	r2, r1
 800cf36:	d10c      	bne.n	800cf52 <scalbn+0x5a>
 800cf38:	ee10 2a10 	vmov	r2, s0
 800cf3c:	4620      	mov	r0, r4
 800cf3e:	4629      	mov	r1, r5
 800cf40:	f7f3 f9bc 	bl	80002bc <__adddf3>
 800cf44:	4604      	mov	r4, r0
 800cf46:	460d      	mov	r5, r1
 800cf48:	e019      	b.n	800cf7e <scalbn+0x86>
 800cf4a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800cf4e:	460b      	mov	r3, r1
 800cf50:	3a36      	subs	r2, #54	; 0x36
 800cf52:	4432      	add	r2, r6
 800cf54:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800cf58:	428a      	cmp	r2, r1
 800cf5a:	dd08      	ble.n	800cf6e <scalbn+0x76>
 800cf5c:	2d00      	cmp	r5, #0
 800cf5e:	a120      	add	r1, pc, #128	; (adr r1, 800cfe0 <scalbn+0xe8>)
 800cf60:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cf64:	da1c      	bge.n	800cfa0 <scalbn+0xa8>
 800cf66:	a120      	add	r1, pc, #128	; (adr r1, 800cfe8 <scalbn+0xf0>)
 800cf68:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cf6c:	e018      	b.n	800cfa0 <scalbn+0xa8>
 800cf6e:	2a00      	cmp	r2, #0
 800cf70:	dd08      	ble.n	800cf84 <scalbn+0x8c>
 800cf72:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800cf76:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800cf7a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800cf7e:	ec45 4b10 	vmov	d0, r4, r5
 800cf82:	bd70      	pop	{r4, r5, r6, pc}
 800cf84:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800cf88:	da19      	bge.n	800cfbe <scalbn+0xc6>
 800cf8a:	f24c 3350 	movw	r3, #50000	; 0xc350
 800cf8e:	429e      	cmp	r6, r3
 800cf90:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800cf94:	dd0a      	ble.n	800cfac <scalbn+0xb4>
 800cf96:	a112      	add	r1, pc, #72	; (adr r1, 800cfe0 <scalbn+0xe8>)
 800cf98:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cf9c:	2b00      	cmp	r3, #0
 800cf9e:	d1e2      	bne.n	800cf66 <scalbn+0x6e>
 800cfa0:	a30f      	add	r3, pc, #60	; (adr r3, 800cfe0 <scalbn+0xe8>)
 800cfa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cfa6:	f7f3 fb3f 	bl	8000628 <__aeabi_dmul>
 800cfaa:	e7cb      	b.n	800cf44 <scalbn+0x4c>
 800cfac:	a10a      	add	r1, pc, #40	; (adr r1, 800cfd8 <scalbn+0xe0>)
 800cfae:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cfb2:	2b00      	cmp	r3, #0
 800cfb4:	d0b8      	beq.n	800cf28 <scalbn+0x30>
 800cfb6:	a10e      	add	r1, pc, #56	; (adr r1, 800cff0 <scalbn+0xf8>)
 800cfb8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cfbc:	e7b4      	b.n	800cf28 <scalbn+0x30>
 800cfbe:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800cfc2:	3236      	adds	r2, #54	; 0x36
 800cfc4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800cfc8:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800cfcc:	4620      	mov	r0, r4
 800cfce:	4b0c      	ldr	r3, [pc, #48]	; (800d000 <scalbn+0x108>)
 800cfd0:	2200      	movs	r2, #0
 800cfd2:	e7e8      	b.n	800cfa6 <scalbn+0xae>
 800cfd4:	f3af 8000 	nop.w
 800cfd8:	c2f8f359 	.word	0xc2f8f359
 800cfdc:	01a56e1f 	.word	0x01a56e1f
 800cfe0:	8800759c 	.word	0x8800759c
 800cfe4:	7e37e43c 	.word	0x7e37e43c
 800cfe8:	8800759c 	.word	0x8800759c
 800cfec:	fe37e43c 	.word	0xfe37e43c
 800cff0:	c2f8f359 	.word	0xc2f8f359
 800cff4:	81a56e1f 	.word	0x81a56e1f
 800cff8:	43500000 	.word	0x43500000
 800cffc:	ffff3cb0 	.word	0xffff3cb0
 800d000:	3c900000 	.word	0x3c900000

0800d004 <_sbrk>:
 800d004:	4a04      	ldr	r2, [pc, #16]	; (800d018 <_sbrk+0x14>)
 800d006:	6811      	ldr	r1, [r2, #0]
 800d008:	4603      	mov	r3, r0
 800d00a:	b909      	cbnz	r1, 800d010 <_sbrk+0xc>
 800d00c:	4903      	ldr	r1, [pc, #12]	; (800d01c <_sbrk+0x18>)
 800d00e:	6011      	str	r1, [r2, #0]
 800d010:	6810      	ldr	r0, [r2, #0]
 800d012:	4403      	add	r3, r0
 800d014:	6013      	str	r3, [r2, #0]
 800d016:	4770      	bx	lr
 800d018:	20000644 	.word	0x20000644
 800d01c:	20000648 	.word	0x20000648

0800d020 <_init>:
 800d020:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d022:	bf00      	nop
 800d024:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d026:	bc08      	pop	{r3}
 800d028:	469e      	mov	lr, r3
 800d02a:	4770      	bx	lr

0800d02c <_fini>:
 800d02c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d02e:	bf00      	nop
 800d030:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d032:	bc08      	pop	{r3}
 800d034:	469e      	mov	lr, r3
 800d036:	4770      	bx	lr
