<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Sdiff src/hotspot/share/gc/shenandoah/c1/shenandoahBarrierSetC1.cpp</title>
    <link rel="stylesheet" href="../../../../../../style.css" />
  </head>
<body>
<center><a href="../../shared/referenceProcessor.cpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../../../index.html" target="_top">index</a> <a href="../c2/shenandoahBarrierSetC2.cpp.sdiff.html" target="_top">next &gt;</a></center>    <h2>src/hotspot/share/gc/shenandoah/c1/shenandoahBarrierSetC1.cpp</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<table>
<tr valign="top">
<td>
<hr />
<pre>
 86     assert(addr_opr != LIR_OprFact::illegalOpr, &quot;sanity&quot;);
 87 
 88     if (patch)
 89       pre_val_patch_code = lir_patch_normal;
 90 
 91     pre_val = gen-&gt;new_register(T_OBJECT);
 92 
 93     if (!addr_opr-&gt;is_address()) {
 94       assert(addr_opr-&gt;is_register(), &quot;must be&quot;);
 95       addr_opr = LIR_OprFact::address(new LIR_Address(addr_opr, T_OBJECT));
 96     }
 97     slow = new ShenandoahPreBarrierStub(addr_opr, pre_val, pre_val_patch_code, info ? new CodeEmitInfo(info) : NULL);
 98   } else {
 99     assert(addr_opr == LIR_OprFact::illegalOpr, &quot;sanity&quot;);
100     assert(pre_val-&gt;is_register(), &quot;must be&quot;);
101     assert(pre_val-&gt;type() == T_OBJECT, &quot;must be an object&quot;);
102 
103     slow = new ShenandoahPreBarrierStub(pre_val);
104   }
105 
<span class="line-modified">106   __ branch(lir_cond_notEqual, T_INT, slow);</span>
107   __ branch_destination(slow-&gt;continuation());
108 }
109 
110 LIR_Opr ShenandoahBarrierSetC1::load_reference_barrier(LIRGenerator* gen, LIR_Opr obj, LIR_Opr addr, bool is_native) {
111   if (ShenandoahLoadRefBarrier) {
112     return load_reference_barrier_impl(gen, obj, addr, is_native);
113   } else {
114     return obj;
115   }
116 }
117 
118 LIR_Opr ShenandoahBarrierSetC1::load_reference_barrier_impl(LIRGenerator* gen, LIR_Opr obj, LIR_Opr addr, bool is_native) {
119   assert(ShenandoahLoadRefBarrier, &quot;Should be enabled&quot;);
120 
121   obj = ensure_in_register(gen, obj, T_OBJECT);
122   assert(obj-&gt;is_register(), &quot;must be a register at this point&quot;);
123   addr = ensure_in_register(gen, addr, T_ADDRESS);
124   assert(addr-&gt;is_register(), &quot;must be a register at this point&quot;);
125   LIR_Opr result = gen-&gt;result_register_for(obj-&gt;value_type());
126   __ move(obj, result);
</pre>
<hr />
<pre>
132     new LIR_Address(thrd,
133                     in_bytes(ShenandoahThreadLocalData::gc_state_offset()),
134                     T_BYTE);
135   // Read and check the gc-state-flag.
136   LIR_Opr flag_val = gen-&gt;new_register(T_INT);
137   __ load(active_flag_addr, flag_val);
138   LIR_Opr mask = LIR_OprFact::intConst(ShenandoahHeap::HAS_FORWARDED);
139   LIR_Opr mask_reg = gen-&gt;new_register(T_INT);
140   __ move(mask, mask_reg);
141 
142   if (TwoOperandLIRForm) {
143     __ logical_and(flag_val, mask_reg, flag_val);
144   } else {
145     LIR_Opr masked_flag = gen-&gt;new_register(T_INT);
146     __ logical_and(flag_val, mask_reg, masked_flag);
147     flag_val = masked_flag;
148   }
149   __ cmp(lir_cond_notEqual, flag_val, LIR_OprFact::intConst(0));
150 
151   CodeStub* slow = new ShenandoahLoadReferenceBarrierStub(obj, addr, result, tmp1, tmp2, is_native);
<span class="line-modified">152   __ branch(lir_cond_notEqual, T_INT, slow);</span>
153   __ branch_destination(slow-&gt;continuation());
154 
155   return result;
156 }
157 
158 LIR_Opr ShenandoahBarrierSetC1::ensure_in_register(LIRGenerator* gen, LIR_Opr obj, BasicType type) {
159   if (!obj-&gt;is_register()) {
160     LIR_Opr obj_reg;
161     if (obj-&gt;is_constant()) {
162       obj_reg = gen-&gt;new_register(type);
163       __ move(obj, obj_reg);
164     } else {
165       obj_reg = gen-&gt;new_pointer_register();
166       __ leal(obj, obj_reg);
167     }
168     obj = obj_reg;
169   }
170   return obj;
171 }
172 
</pre>
</td>
<td>
<hr />
<pre>
 86     assert(addr_opr != LIR_OprFact::illegalOpr, &quot;sanity&quot;);
 87 
 88     if (patch)
 89       pre_val_patch_code = lir_patch_normal;
 90 
 91     pre_val = gen-&gt;new_register(T_OBJECT);
 92 
 93     if (!addr_opr-&gt;is_address()) {
 94       assert(addr_opr-&gt;is_register(), &quot;must be&quot;);
 95       addr_opr = LIR_OprFact::address(new LIR_Address(addr_opr, T_OBJECT));
 96     }
 97     slow = new ShenandoahPreBarrierStub(addr_opr, pre_val, pre_val_patch_code, info ? new CodeEmitInfo(info) : NULL);
 98   } else {
 99     assert(addr_opr == LIR_OprFact::illegalOpr, &quot;sanity&quot;);
100     assert(pre_val-&gt;is_register(), &quot;must be&quot;);
101     assert(pre_val-&gt;type() == T_OBJECT, &quot;must be an object&quot;);
102 
103     slow = new ShenandoahPreBarrierStub(pre_val);
104   }
105 
<span class="line-modified">106   __ branch(lir_cond_notEqual, slow);</span>
107   __ branch_destination(slow-&gt;continuation());
108 }
109 
110 LIR_Opr ShenandoahBarrierSetC1::load_reference_barrier(LIRGenerator* gen, LIR_Opr obj, LIR_Opr addr, bool is_native) {
111   if (ShenandoahLoadRefBarrier) {
112     return load_reference_barrier_impl(gen, obj, addr, is_native);
113   } else {
114     return obj;
115   }
116 }
117 
118 LIR_Opr ShenandoahBarrierSetC1::load_reference_barrier_impl(LIRGenerator* gen, LIR_Opr obj, LIR_Opr addr, bool is_native) {
119   assert(ShenandoahLoadRefBarrier, &quot;Should be enabled&quot;);
120 
121   obj = ensure_in_register(gen, obj, T_OBJECT);
122   assert(obj-&gt;is_register(), &quot;must be a register at this point&quot;);
123   addr = ensure_in_register(gen, addr, T_ADDRESS);
124   assert(addr-&gt;is_register(), &quot;must be a register at this point&quot;);
125   LIR_Opr result = gen-&gt;result_register_for(obj-&gt;value_type());
126   __ move(obj, result);
</pre>
<hr />
<pre>
132     new LIR_Address(thrd,
133                     in_bytes(ShenandoahThreadLocalData::gc_state_offset()),
134                     T_BYTE);
135   // Read and check the gc-state-flag.
136   LIR_Opr flag_val = gen-&gt;new_register(T_INT);
137   __ load(active_flag_addr, flag_val);
138   LIR_Opr mask = LIR_OprFact::intConst(ShenandoahHeap::HAS_FORWARDED);
139   LIR_Opr mask_reg = gen-&gt;new_register(T_INT);
140   __ move(mask, mask_reg);
141 
142   if (TwoOperandLIRForm) {
143     __ logical_and(flag_val, mask_reg, flag_val);
144   } else {
145     LIR_Opr masked_flag = gen-&gt;new_register(T_INT);
146     __ logical_and(flag_val, mask_reg, masked_flag);
147     flag_val = masked_flag;
148   }
149   __ cmp(lir_cond_notEqual, flag_val, LIR_OprFact::intConst(0));
150 
151   CodeStub* slow = new ShenandoahLoadReferenceBarrierStub(obj, addr, result, tmp1, tmp2, is_native);
<span class="line-modified">152   __ branch(lir_cond_notEqual, slow);</span>
153   __ branch_destination(slow-&gt;continuation());
154 
155   return result;
156 }
157 
158 LIR_Opr ShenandoahBarrierSetC1::ensure_in_register(LIRGenerator* gen, LIR_Opr obj, BasicType type) {
159   if (!obj-&gt;is_register()) {
160     LIR_Opr obj_reg;
161     if (obj-&gt;is_constant()) {
162       obj_reg = gen-&gt;new_register(type);
163       __ move(obj, obj_reg);
164     } else {
165       obj_reg = gen-&gt;new_pointer_register();
166       __ leal(obj, obj_reg);
167     }
168     obj = obj_reg;
169   }
170   return obj;
171 }
172 
</pre>
</td>
</tr>
</table>
<center><a href="../../shared/referenceProcessor.cpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../../../index.html" target="_top">index</a> <a href="../c2/shenandoahBarrierSetC2.cpp.sdiff.html" target="_top">next &gt;</a></center>  </body>
</html>