;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 4.04.2022 18:37:45
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2001  	537001980
0x0004	0x11C50000  	4549
0x0008	0x0E0D0000  	3597
0x000C	0x0E0D0000  	3597
0x0010	0x0E0D0000  	3597
0x0014	0x0E0D0000  	3597
0x0018	0x0E0D0000  	3597
0x001C	0x0E0D0000  	3597
0x0020	0x0E0D0000  	3597
0x0024	0x0E0D0000  	3597
0x0028	0x0E0D0000  	3597
0x002C	0x0E0D0000  	3597
0x0030	0x0E0D0000  	3597
0x0034	0x0E0D0000  	3597
0x0038	0x0E0D0000  	3597
0x003C	0x0E0D0000  	3597
0x0040	0x0E0D0000  	3597
0x0044	0x0E0D0000  	3597
0x0048	0x0E0D0000  	3597
0x004C	0x0E0D0000  	3597
0x0050	0x0E0D0000  	3597
0x0054	0x0E0D0000  	3597
0x0058	0x0E0D0000  	3597
0x005C	0x0E0D0000  	3597
0x0060	0x0E0D0000  	3597
0x0064	0x0E0D0000  	3597
0x0068	0x0E0D0000  	3597
0x006C	0x0E0D0000  	3597
0x0070	0x0E0D0000  	3597
0x0074	0x0E0D0000  	3597
0x0078	0x0E0D0000  	3597
0x007C	0x0E0D0000  	3597
0x0080	0x0E0D0000  	3597
0x0084	0x0E0D0000  	3597
0x0088	0x0E0D0000  	3597
0x008C	0x0E0D0000  	3597
0x0090	0x0E0D0000  	3597
0x0094	0x0E0D0000  	3597
0x0098	0x0E0D0000  	3597
0x009C	0x0E0D0000  	3597
0x00A0	0x0E0D0000  	3597
0x00A4	0x0E0D0000  	3597
0x00A8	0x0E0D0000  	3597
0x00AC	0x0E0D0000  	3597
0x00B0	0x0E0D0000  	3597
0x00B4	0x0E0D0000  	3597
0x00B8	0x0E0D0000  	3597
0x00BC	0x0E0D0000  	3597
0x00C0	0x0E0D0000  	3597
0x00C4	0x0E0D0000  	3597
0x00C8	0x0E0D0000  	3597
0x00CC	0x0E0D0000  	3597
0x00D0	0x0E0D0000  	3597
0x00D4	0x0E0D0000  	3597
0x00D8	0x0E0D0000  	3597
0x00DC	0x0E0D0000  	3597
0x00E0	0x0E0D0000  	3597
0x00E4	0x0E0D0000  	3597
0x00E8	0x0E0D0000  	3597
0x00EC	0x0E0D0000  	3597
0x00F0	0x0E0D0000  	3597
0x00F4	0x0E0D0000  	3597
0x00F8	0x0E0D0000  	3597
0x00FC	0x0E0D0000  	3597
0x0100	0x0E0D0000  	3597
0x0104	0x0E0D0000  	3597
0x0108	0x0E0D0000  	3597
0x010C	0x0E0D0000  	3597
0x0110	0x0E0D0000  	3597
0x0114	0x0E0D0000  	3597
0x0118	0x0E0D0000  	3597
0x011C	0x0E0D0000  	3597
0x0120	0x0E0D0000  	3597
0x0124	0x0E0D0000  	3597
0x0128	0x0E0D0000  	3597
0x012C	0x0E0D0000  	3597
0x0130	0x0E0D0000  	3597
0x0134	0x0E0D0000  	3597
0x0138	0x0E0D0000  	3597
0x013C	0x0E0D0000  	3597
0x0140	0x0E0D0000  	3597
0x0144	0x0E0D0000  	3597
0x0148	0x0E0D0000  	3597
0x014C	0x0E0D0000  	3597
0x0150	0x0E0D0000  	3597
0x0154	0x0E0D0000  	3597
0x0158	0x0E0D0000  	3597
0x015C	0x0E0D0000  	3597
0x0160	0x0E0D0000  	3597
0x0164	0x0E0D0000  	3597
0x0168	0x0E0D0000  	3597
0x016C	0x0E0D0000  	3597
0x0170	0x0E0D0000  	3597
0x0174	0x0E0D0000  	3597
0x0178	0x0E0D0000  	3597
0x017C	0x0E0D0000  	3597
0x0180	0x0E0D0000  	3597
0x0184	0x0E0D0000  	3597
; end of ____SysVT
_main:
;_.c, 45 :: 		void main()
0x11C4	0xF7FFFE4E  BL	3684
0x11C8	0xF7FFFE24  BL	3604
0x11CC	0xF000F880  BL	4816
0x11D0	0xF7FFFE36  BL	3648
0x11D4	0xF000F83C  BL	4688
;_.c, 47 :: 		GPIO_Digital_Output(&GPIOE_BASE, _GPIO_PINMASK_9); //  R/W pini þaseye çekiliyor
0x11D8	0xF2402100  MOVW	R1, #512
0x11DC	0x4810    LDR	R0, [PC, #64]
0x11DE	0xF7FFFBBB  BL	_GPIO_Digital_Output+0
;_.c, 48 :: 		GPIOE_ODR.B9=0;
0x11E2	0x2100    MOVS	R1, #0
0x11E4	0xB249    SXTB	R1, R1
0x11E6	0x480F    LDR	R0, [PC, #60]
0x11E8	0x6001    STR	R1, [R0, #0]
;_.c, 49 :: 		Lcd_Init();
0x11EA	0xF7FFFBEB  BL	_Lcd_Init+0
;_.c, 50 :: 		ADC1_Init();  //ADC1 kurulluyor
0x11EE	0xF7FFFDF3  BL	_ADC1_Init+0
;_.c, 51 :: 		ADC_Set_Input_Channel(_ADC_CHANNEL_1);      //ADCnin 1. kanalý ADC giriþi tanýmlýyor
0x11F2	0xF2400002  MOVW	R0, #2
0x11F6	0xF7FFFD5F  BL	_ADC_Set_Input_Channel+0
;_.c, 52 :: 		Lcd_Cmd(_LCD_CURSOR_OFF); //LCD imleci kpataýlýyor
0x11FA	0x200C    MOVS	R0, #12
0x11FC	0xF7FFFD00  BL	_Lcd_Cmd+0
;_.c, 53 :: 		Lcd_Out(1,1,"Voltmetre");
0x1200	0x4809    LDR	R0, [PC, #36]
0x1202	0x4602    MOV	R2, R0
0x1204	0x2101    MOVS	R1, #1
0x1206	0x2001    MOVS	R0, #1
0x1208	0xF7FFFB6C  BL	_Lcd_Out+0
;_.c, 54 :: 		do
L_main5:
;_.c, 56 :: 		sayi=ADC_Olcum(1);
0x120C	0x2001    MOVS	R0, #1
0x120E	0xF7FFFB51  BL	_ADC_Olcum+0
0x1212	0x4906    LDR	R1, [PC, #24]
0x1214	0x8008    STRH	R0, [R1, #0]
;_.c, 57 :: 		LCD_Yaz(sayi);
0x1216	0xF7FFFA95  BL	_LCD_Yaz+0
;_.c, 59 :: 		while(1);
0x121A	0xE7F7    B	L_main5
;_.c, 60 :: 		}
L_end_main:
L__main_end_loop:
0x121C	0xE7FE    B	L__main_end_loop
0x121E	0xBF00    NOP
0x1220	0x10004002  	GPIOE_BASE+0
0x1224	0x02A44242  	GPIOE_ODR+0
0x1228	0x00022000  	?lstr1__+0
0x122C	0x000C2000  	_sayi+0
; end of _main
___CC2DW:
;__Lib_System_4XX.c, 44 :: 		
0x09B0	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 46 :: 		
L_loopDW:
;__Lib_System_4XX.c, 47 :: 		
0x09B2	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_4XX.c, 48 :: 		
0x09B6	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_4XX.c, 49 :: 		
0x09BA	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 50 :: 		
0x09BE	0xD1F8    BNE	L_loopDW
;__Lib_System_4XX.c, 52 :: 		
L_end___CC2DW:
0x09C0	0xB001    ADD	SP, SP, #4
0x09C2	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_4XX.c, 86 :: 		
0x0974	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 88 :: 		
0x0976	0xF04F0900  MOV	R9, #0
;__Lib_System_4XX.c, 89 :: 		
0x097A	0xF04F0C00  MOV	R12, #0
;__Lib_System_4XX.c, 90 :: 		
0x097E	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_4XX.c, 91 :: 		
0x0982	0xDC04    BGT	L_loopFZs
;__Lib_System_4XX.c, 92 :: 		
0x0984	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_4XX.c, 93 :: 		
0x0988	0xDB01    BLT	L_loopFZs
;__Lib_System_4XX.c, 94 :: 		
0x098A	0x46D4    MOV	R12, R10
;__Lib_System_4XX.c, 95 :: 		
0x098C	0x46EA    MOV	R10, SP
;__Lib_System_4XX.c, 96 :: 		
L_loopFZs:
;__Lib_System_4XX.c, 97 :: 		
0x098E	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_4XX.c, 98 :: 		
0x0992	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 99 :: 		
0x0996	0xD1FA    BNE	L_loopFZs
;__Lib_System_4XX.c, 100 :: 		
0x0998	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_4XX.c, 101 :: 		
0x099C	0xDD05    BLE	L_norep
;__Lib_System_4XX.c, 102 :: 		
0x099E	0x46E2    MOV	R10, R12
;__Lib_System_4XX.c, 103 :: 		
0x09A0	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_4XX.c, 104 :: 		
0x09A4	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_4XX.c, 105 :: 		
0x09A8	0xE7F1    B	L_loopFZs
;__Lib_System_4XX.c, 106 :: 		
L_norep:
;__Lib_System_4XX.c, 108 :: 		
L_end___FillZeros:
0x09AA	0xB001    ADD	SP, SP, #4
0x09AC	0x4770    BX	LR
; end of ___FillZeros
_GPIO_Digital_Output:
;__Lib_GPIO_32F4xx.c, 233 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0958	0xB081    SUB	SP, SP, #4
0x095A	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 234 :: 		
0x095E	0x4A04    LDR	R2, [PC, #16]
0x0960	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x0962	0xF7FFFDB7  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 235 :: 		
L_end_GPIO_Digital_Output:
0x0966	0xF8DDE000  LDR	LR, [SP, #0]
0x096A	0xB001    ADD	SP, SP, #4
0x096C	0x4770    BX	LR
0x096E	0xBF00    NOP
0x0970	0x00140008  	#524308
; end of _GPIO_Digital_Output
_GPIO_Config:
;__Lib_GPIO_32F4xx.c, 74 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x04D4	0xB084    SUB	SP, SP, #16
0x04D6	0xF8CDE000  STR	LR, [SP, #0]
0x04DA	0xB28D    UXTH	R5, R1
0x04DC	0x4616    MOV	R6, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 20 (R5)
; config start address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 75 :: 		
;__Lib_GPIO_32F4xx.c, 76 :: 		
;__Lib_GPIO_32F4xx.c, 80 :: 		
0x04DE	0x4B86    LDR	R3, [PC, #536]
0x04E0	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 28 (R7)
0x04E4	0x461F    MOV	R7, R3
;__Lib_GPIO_32F4xx.c, 82 :: 		
0x04E6	0x4618    MOV	R0, R3
0x04E8	0xF7FFFE96  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F4xx.c, 85 :: 		
0x04EC	0xF1B50FFF  CMP	R5, #255
0x04F0	0xD120    BNE	L_GPIO_Config22
;__Lib_GPIO_32F4xx.c, 86 :: 		
0x04F2	0x683C    LDR	R4, [R7, #0]
;__Lib_GPIO_32F4xx.c, 87 :: 		
0x04F4	0x4B81    LDR	R3, [PC, #516]
0x04F6	0xEA040303  AND	R3, R4, R3, LSL #0
; tmp start address is: 0 (R0)
0x04FA	0x4618    MOV	R0, R3
;__Lib_GPIO_32F4xx.c, 88 :: 		
0x04FC	0x4B80    LDR	R3, [PC, #512]
0x04FE	0x429E    CMP	R6, R3
0x0500	0xD114    BNE	L_GPIO_Config23
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 89 :: 		
0x0502	0xF2455355  MOVW	R3, #21845
0x0506	0xEA400303  ORR	R3, R0, R3, LSL #0
; tmp end address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 90 :: 		
0x050A	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 91 :: 		
0x050C	0x1D3D    ADDS	R5, R7, #4
0x050E	0x682C    LDR	R4, [R5, #0]
0x0510	0xF06F03FF  MVN	R3, #255
0x0514	0xEA040303  AND	R3, R4, R3, LSL #0
0x0518	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 92 :: 		
0x051A	0xF2070508  ADDW	R5, R7, #8
; port end address is: 28 (R7)
0x051E	0x682C    LDR	R4, [R5, #0]
0x0520	0xF64F73FF  MOVW	R3, #65535
0x0524	0xEA440303  ORR	R3, R4, R3, LSL #0
0x0528	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 93 :: 		
0x052A	0xE0E1    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 94 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F4xx.c, 95 :: 		
; port start address is: 28 (R7)
; tmp start address is: 0 (R0)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
0x052C	0x2E42    CMP	R6, #66
0x052E	0xD101    BNE	L_GPIO_Config24
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 96 :: 		
0x0530	0x6038    STR	R0, [R7, #0]
; tmp end address is: 0 (R0)
; port end address is: 28 (R7)
;__Lib_GPIO_32F4xx.c, 97 :: 		
0x0532	0xE0DD    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 98 :: 		
L_GPIO_Config24:
;__Lib_GPIO_32F4xx.c, 99 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
L_GPIO_Config22:
;__Lib_GPIO_32F4xx.c, 101 :: 		
0x0534	0x4B73    LDR	R3, [PC, #460]
0x0536	0x429D    CMP	R5, R3
0x0538	0xD113    BNE	L_GPIO_Config25
;__Lib_GPIO_32F4xx.c, 102 :: 		
0x053A	0x4B71    LDR	R3, [PC, #452]
0x053C	0x429E    CMP	R6, R3
0x053E	0xD10B    BNE	L_GPIO_Config26
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 103 :: 		
0x0540	0xF04F3355  MOV	R3, #1431655765
0x0544	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 104 :: 		
0x0546	0x1D3C    ADDS	R4, R7, #4
0x0548	0x2300    MOVS	R3, #0
0x054A	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F4xx.c, 105 :: 		
0x054C	0xF2070408  ADDW	R4, R7, #8
; port end address is: 28 (R7)
0x0550	0xF04F33FF  MOV	R3, #-1
0x0554	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F4xx.c, 106 :: 		
0x0556	0xE0CB    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 107 :: 		
L_GPIO_Config26:
;__Lib_GPIO_32F4xx.c, 108 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
0x0558	0x2E42    CMP	R6, #66
0x055A	0xD102    BNE	L_GPIO_Config27
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 109 :: 		
0x055C	0x2300    MOVS	R3, #0
0x055E	0x603B    STR	R3, [R7, #0]
; port end address is: 28 (R7)
;__Lib_GPIO_32F4xx.c, 110 :: 		
0x0560	0xE0C6    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 111 :: 		
L_GPIO_Config27:
;__Lib_GPIO_32F4xx.c, 112 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
L_GPIO_Config25:
;__Lib_GPIO_32F4xx.c, 114 :: 		
0x0562	0xF0060301  AND	R3, R6, #1
0x0566	0xB10B    CBZ	R3, L_GPIO_Config28
;__Lib_GPIO_32F4xx.c, 115 :: 		
; mode start address is: 0 (R0)
0x0568	0x2003    MOVS	R0, #3
; mode end address is: 0 (R0)
0x056A	0xE00A    B	L_GPIO_Config29
L_GPIO_Config28:
;__Lib_GPIO_32F4xx.c, 116 :: 		
0x056C	0xF0060308  AND	R3, R6, #8
0x0570	0xB10B    CBZ	R3, L_GPIO_Config30
;__Lib_GPIO_32F4xx.c, 117 :: 		
; mode start address is: 0 (R0)
0x0572	0x2002    MOVS	R0, #2
; mode end address is: 0 (R0)
0x0574	0xE005    B	L_GPIO_Config31
L_GPIO_Config30:
;__Lib_GPIO_32F4xx.c, 118 :: 		
0x0576	0xF0060304  AND	R3, R6, #4
0x057A	0xB10B    CBZ	R3, L_GPIO_Config32
;__Lib_GPIO_32F4xx.c, 119 :: 		
; mode start address is: 0 (R0)
0x057C	0x2001    MOVS	R0, #1
; mode end address is: 0 (R0)
0x057E	0xE000    B	L_GPIO_Config33
L_GPIO_Config32:
;__Lib_GPIO_32F4xx.c, 121 :: 		
; mode start address is: 0 (R0)
0x0580	0x2000    MOVS	R0, #0
; mode end address is: 0 (R0)
L_GPIO_Config33:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config31:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config29:
;__Lib_GPIO_32F4xx.c, 123 :: 		
; mode start address is: 0 (R0)
0x0582	0x4B61    LDR	R3, [PC, #388]
0x0584	0xEA060303  AND	R3, R6, R3, LSL #0
0x0588	0xB10B    CBZ	R3, L_GPIO_Config34
;__Lib_GPIO_32F4xx.c, 124 :: 		
; speed start address is: 4 (R1)
0x058A	0x2103    MOVS	R1, #3
; speed end address is: 4 (R1)
0x058C	0xE00A    B	L_GPIO_Config35
L_GPIO_Config34:
;__Lib_GPIO_32F4xx.c, 125 :: 		
0x058E	0xF4066380  AND	R3, R6, #1024
0x0592	0xB10B    CBZ	R3, L_GPIO_Config36
;__Lib_GPIO_32F4xx.c, 126 :: 		
; speed start address is: 4 (R1)
0x0594	0x2102    MOVS	R1, #2
; speed end address is: 4 (R1)
0x0596	0xE005    B	L_GPIO_Config37
L_GPIO_Config36:
;__Lib_GPIO_32F4xx.c, 127 :: 		
0x0598	0xF4067300  AND	R3, R6, #512
0x059C	0xB10B    CBZ	R3, L_GPIO_Config38
;__Lib_GPIO_32F4xx.c, 128 :: 		
; speed start address is: 4 (R1)
0x059E	0x2101    MOVS	R1, #1
; speed end address is: 4 (R1)
0x05A0	0xE000    B	L_GPIO_Config39
L_GPIO_Config38:
;__Lib_GPIO_32F4xx.c, 130 :: 		
; speed start address is: 4 (R1)
0x05A2	0x2100    MOVS	R1, #0
; speed end address is: 4 (R1)
L_GPIO_Config39:
; speed start address is: 4 (R1)
; speed end address is: 4 (R1)
L_GPIO_Config37:
; speed start address is: 4 (R1)
; speed end address is: 4 (R1)
L_GPIO_Config35:
;__Lib_GPIO_32F4xx.c, 132 :: 		
; speed start address is: 4 (R1)
0x05A4	0xF0060320  AND	R3, R6, #32
0x05A8	0xB10B    CBZ	R3, L_GPIO_Config40
;__Lib_GPIO_32F4xx.c, 133 :: 		
; otype start address is: 8 (R2)
0x05AA	0x2201    MOVS	R2, #1
; otype end address is: 8 (R2)
0x05AC	0xE000    B	L_GPIO_Config41
L_GPIO_Config40:
;__Lib_GPIO_32F4xx.c, 135 :: 		
; otype start address is: 8 (R2)
0x05AE	0x2200    MOVS	R2, #0
; otype end address is: 8 (R2)
L_GPIO_Config41:
;__Lib_GPIO_32F4xx.c, 137 :: 		
; otype start address is: 8 (R2)
0x05B0	0xF4067380  AND	R3, R6, #256
0x05B4	0xB10B    CBZ	R3, L_GPIO_Config42
;__Lib_GPIO_32F4xx.c, 138 :: 		
; pull start address is: 12 (R3)
0x05B6	0x2302    MOVS	R3, #2
; pull end address is: 12 (R3)
0x05B8	0xE005    B	L_GPIO_Config43
L_GPIO_Config42:
;__Lib_GPIO_32F4xx.c, 139 :: 		
0x05BA	0xF0060380  AND	R3, R6, #128
0x05BE	0xB10B    CBZ	R3, L_GPIO_Config44
;__Lib_GPIO_32F4xx.c, 140 :: 		
; pull start address is: 12 (R3)
0x05C0	0x2301    MOVS	R3, #1
; pull end address is: 12 (R3)
0x05C2	0xE000    B	L_GPIO_Config45
L_GPIO_Config44:
;__Lib_GPIO_32F4xx.c, 142 :: 		
; pull start address is: 12 (R3)
0x05C4	0x2300    MOVS	R3, #0
; pull end address is: 12 (R3)
L_GPIO_Config45:
; pull start address is: 12 (R3)
; pull end address is: 12 (R3)
L_GPIO_Config43:
;__Lib_GPIO_32F4xx.c, 146 :: 		
; pull start address is: 12 (R3)
; pinpos start address is: 40 (R10)
0x05C6	0xF2400A00  MOVW	R10, #0
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
; mode end address is: 0 (R0)
; speed end address is: 4 (R1)
; otype end address is: 8 (R2)
; pull end address is: 12 (R3)
; pinpos end address is: 40 (R10)
0x05CA	0x9201    STR	R2, [SP, #4]
0x05CC	0xFA1FF985  UXTH	R9, R5
0x05D0	0x46B0    MOV	R8, R6
0x05D2	0x4606    MOV	R6, R0
0x05D4	0x4618    MOV	R0, R3
0x05D6	0x460A    MOV	R2, R1
0x05D8	0x9901    LDR	R1, [SP, #4]
L_GPIO_Config46:
; pinpos start address is: 40 (R10)
; pin_mask start address is: 36 (R9)
; config start address is: 32 (R8)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
; pull start address is: 0 (R0)
; pull end address is: 0 (R0)
; otype start address is: 4 (R1)
; otype end address is: 4 (R1)
; speed start address is: 8 (R2)
; speed end address is: 8 (R2)
; mode start address is: 24 (R6)
; mode end address is: 24 (R6)
; port start address is: 28 (R7)
; port end address is: 28 (R7)
; config start address is: 32 (R8)
; config end address is: 32 (R8)
; pin_mask start address is: 36 (R9)
; pin_mask end address is: 36 (R9)
0x05DA	0xF1BA0F10  CMP	R10, #16
0x05DE	0xF0808087  BCS	L_GPIO_Config47
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; port end address is: 28 (R7)
; config end address is: 32 (R8)
; pin_mask end address is: 36 (R9)
;__Lib_GPIO_32F4xx.c, 148 :: 		
; pin_mask start address is: 36 (R9)
; config start address is: 32 (R8)
; port start address is: 28 (R7)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
0x05E2	0xF04F0301  MOV	R3, #1
0x05E6	0xFA03F40A  LSL	R4, R3, R10
;__Lib_GPIO_32F4xx.c, 150 :: 		
0x05EA	0xEA090304  AND	R3, R9, R4, LSL #0
;__Lib_GPIO_32F4xx.c, 152 :: 		
0x05EE	0x42A3    CMP	R3, R4
0x05F0	0xF040807B  BNE	L_GPIO_Config49
;__Lib_GPIO_32F4xx.c, 154 :: 		
0x05F4	0xEA4F044A  LSL	R4, R10, #1
0x05F8	0xF04F0303  MOV	R3, #3
0x05FC	0x40A3    LSLS	R3, R4
0x05FE	0x43DC    MVN	R4, R3
0x0600	0x683B    LDR	R3, [R7, #0]
0x0602	0x4023    ANDS	R3, R4
0x0604	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 155 :: 		
0x0606	0xEA4F034A  LSL	R3, R10, #1
0x060A	0xFA06F403  LSL	R4, R6, R3
0x060E	0x683B    LDR	R3, [R7, #0]
0x0610	0x4323    ORRS	R3, R4
0x0612	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 157 :: 		
0x0614	0xF008030C  AND	R3, R8, #12
0x0618	0xB33B    CBZ	R3, L_GPIO_Config50
;__Lib_GPIO_32F4xx.c, 160 :: 		
0x061A	0xF2070508  ADDW	R5, R7, #8
0x061E	0xEA4F044A  LSL	R4, R10, #1
0x0622	0xF04F0303  MOV	R3, #3
0x0626	0x40A3    LSLS	R3, R4
0x0628	0x43DC    MVN	R4, R3
0x062A	0x682B    LDR	R3, [R5, #0]
0x062C	0x4023    ANDS	R3, R4
0x062E	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 161 :: 		
0x0630	0xF2070508  ADDW	R5, R7, #8
0x0634	0xEA4F034A  LSL	R3, R10, #1
0x0638	0xFA02F403  LSL	R4, R2, R3
0x063C	0x682B    LDR	R3, [R5, #0]
0x063E	0x4323    ORRS	R3, R4
0x0640	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 164 :: 		
0x0642	0x1D3D    ADDS	R5, R7, #4
0x0644	0xFA1FF48A  UXTH	R4, R10
0x0648	0xF04F0301  MOV	R3, #1
0x064C	0x40A3    LSLS	R3, R4
0x064E	0x43DC    MVN	R4, R3
0x0650	0x682B    LDR	R3, [R5, #0]
0x0652	0x4023    ANDS	R3, R4
0x0654	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 165 :: 		
0x0656	0x1D3D    ADDS	R5, R7, #4
0x0658	0xFA1FF48A  UXTH	R4, R10
0x065C	0xB28B    UXTH	R3, R1
0x065E	0xFA03F404  LSL	R4, R3, R4
0x0662	0xB2A4    UXTH	R4, R4
0x0664	0x682B    LDR	R3, [R5, #0]
0x0666	0x4323    ORRS	R3, R4
0x0668	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 166 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F4xx.c, 169 :: 		
0x066A	0xF207050C  ADDW	R5, R7, #12
0x066E	0xFA1FF38A  UXTH	R3, R10
0x0672	0x005C    LSLS	R4, R3, #1
0x0674	0xB2A4    UXTH	R4, R4
0x0676	0xF04F0303  MOV	R3, #3
0x067A	0x40A3    LSLS	R3, R4
0x067C	0x43DC    MVN	R4, R3
0x067E	0x682B    LDR	R3, [R5, #0]
0x0680	0x4023    ANDS	R3, R4
0x0682	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 170 :: 		
0x0684	0xF207050C  ADDW	R5, R7, #12
0x0688	0xEA4F034A  LSL	R3, R10, #1
0x068C	0xFA00F403  LSL	R4, R0, R3
0x0690	0x682B    LDR	R3, [R5, #0]
0x0692	0x4323    ORRS	R3, R4
0x0694	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 172 :: 		
0x0696	0xF0080308  AND	R3, R8, #8
0x069A	0xB333    CBZ	R3, L_GPIO_Config51
;__Lib_GPIO_32F4xx.c, 173 :: 		
0x069C	0xF4080370  AND	R3, R8, #15728640
0x06A0	0x0D1B    LSRS	R3, R3, #20
0x06A2	0xF88D300C  STRB	R3, [SP, #12]
;__Lib_GPIO_32F4xx.c, 174 :: 		
0x06A6	0xF1BA0F07  CMP	R10, #7
0x06AA	0xD905    BLS	L_GPIO_Config52
;__Lib_GPIO_32F4xx.c, 175 :: 		
0x06AC	0xF2070324  ADDW	R3, R7, #36
0x06B0	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO_32F4xx.c, 176 :: 		
0x06B2	0xF1AA0508  SUB	R5, R10, #8
; pos start address is: 20 (R5)
;__Lib_GPIO_32F4xx.c, 177 :: 		
; pos end address is: 20 (R5)
0x06B6	0xE003    B	L_GPIO_Config53
L_GPIO_Config52:
;__Lib_GPIO_32F4xx.c, 178 :: 		
0x06B8	0xF2070320  ADDW	R3, R7, #32
0x06BC	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO_32F4xx.c, 179 :: 		
; pos start address is: 20 (R5)
0x06BE	0x4655    MOV	R5, R10
; pos end address is: 20 (R5)
;__Lib_GPIO_32F4xx.c, 180 :: 		
L_GPIO_Config53:
;__Lib_GPIO_32F4xx.c, 181 :: 		
; pos start address is: 20 (R5)
0x06C0	0x00AC    LSLS	R4, R5, #2
0x06C2	0xF04F030F  MOV	R3, #15
0x06C6	0x40A3    LSLS	R3, R4
0x06C8	0x43DC    MVN	R4, R3
0x06CA	0x9B02    LDR	R3, [SP, #8]
0x06CC	0x681B    LDR	R3, [R3, #0]
0x06CE	0xEA030404  AND	R4, R3, R4, LSL #0
0x06D2	0x9B02    LDR	R3, [SP, #8]
0x06D4	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_32F4xx.c, 182 :: 		
0x06D6	0xF89D400C  LDRB	R4, [SP, #12]
0x06DA	0x00AB    LSLS	R3, R5, #2
; pos end address is: 20 (R5)
0x06DC	0x409C    LSLS	R4, R3
0x06DE	0x9B02    LDR	R3, [SP, #8]
0x06E0	0x681B    LDR	R3, [R3, #0]
0x06E2	0xEA430404  ORR	R4, R3, R4, LSL #0
0x06E6	0x9B02    LDR	R3, [SP, #8]
0x06E8	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_32F4xx.c, 183 :: 		
L_GPIO_Config51:
;__Lib_GPIO_32F4xx.c, 185 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F4xx.c, 146 :: 		
0x06EA	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F4xx.c, 186 :: 		
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; port end address is: 28 (R7)
; config end address is: 32 (R8)
; pin_mask end address is: 36 (R9)
; pinpos end address is: 40 (R10)
0x06EE	0xE774    B	L_GPIO_Config46
L_GPIO_Config47:
;__Lib_GPIO_32F4xx.c, 187 :: 		
L_end_GPIO_Config:
0x06F0	0xF8DDE000  LDR	LR, [SP, #0]
0x06F4	0xB004    ADD	SP, SP, #16
0x06F6	0x4770    BX	LR
0x06F8	0xFC00FFFF  	#-1024
0x06FC	0x0000FFFF  	#-65536
0x0700	0x00140008  	#524308
0x0704	0xFFFF0000  	#65535
0x0708	0x08000008  	#526336
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F4xx.c, 26 :: 		
; gpio_port start address is: 0 (R0)
0x0218	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 28 :: 		
0x021A	0x491E    LDR	R1, [PC, #120]
0x021C	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x0220	0x4608    MOV	R0, R1
;__Lib_GPIO_32F4xx.c, 29 :: 		
; pos start address is: 8 (R2)
0x0222	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F4xx.c, 30 :: 		
0x0224	0xE012    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F4xx.c, 31 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x0226	0x2001    MOVS	R0, #1
; pos end address is: 0 (R0)
0x0228	0xE02C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 32 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x022A	0x2002    MOVS	R0, #2
; pos end address is: 0 (R0)
0x022C	0xE02A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 33 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x022E	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x0230	0xE028    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 34 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x0232	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x0234	0xE026    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 35 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x0236	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x0238	0xE024    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 36 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x023A	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x023C	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 37 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x023E	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x0240	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 38 :: 		
L_GPIO_Clk_Enable9:
; pos start address is: 0 (R0)
0x0242	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x0244	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 39 :: 		
L_GPIO_Clk_Enable10:
; pos start address is: 0 (R0)
0x0246	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x024A	0xE01B    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 40 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x024C	0x4912    LDR	R1, [PC, #72]
0x024E	0x4288    CMP	R0, R1
0x0250	0xD0E9    BEQ	L_GPIO_Clk_Enable2
0x0252	0x4912    LDR	R1, [PC, #72]
0x0254	0x4288    CMP	R0, R1
0x0256	0xD0E8    BEQ	L_GPIO_Clk_Enable3
0x0258	0x4911    LDR	R1, [PC, #68]
0x025A	0x4288    CMP	R0, R1
0x025C	0xD0E7    BEQ	L_GPIO_Clk_Enable4
0x025E	0x4911    LDR	R1, [PC, #68]
0x0260	0x4288    CMP	R0, R1
0x0262	0xD0E6    BEQ	L_GPIO_Clk_Enable5
0x0264	0x4910    LDR	R1, [PC, #64]
0x0266	0x4288    CMP	R0, R1
0x0268	0xD0E5    BEQ	L_GPIO_Clk_Enable6
0x026A	0x4910    LDR	R1, [PC, #64]
0x026C	0x4288    CMP	R0, R1
0x026E	0xD0E4    BEQ	L_GPIO_Clk_Enable7
0x0270	0x490F    LDR	R1, [PC, #60]
0x0272	0x4288    CMP	R0, R1
0x0274	0xD0E3    BEQ	L_GPIO_Clk_Enable8
0x0276	0x490F    LDR	R1, [PC, #60]
0x0278	0x4288    CMP	R0, R1
0x027A	0xD0E2    BEQ	L_GPIO_Clk_Enable9
0x027C	0x490E    LDR	R1, [PC, #56]
0x027E	0x4288    CMP	R0, R1
0x0280	0xD0E1    BEQ	L_GPIO_Clk_Enable10
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x0282	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F4xx.c, 42 :: 		
; pos start address is: 0 (R0)
0x0284	0x490D    LDR	R1, [PC, #52]
0x0286	0x6809    LDR	R1, [R1, #0]
0x0288	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x028C	0x490B    LDR	R1, [PC, #44]
0x028E	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F4xx.c, 43 :: 		
L_end_GPIO_Clk_Enable:
0x0290	0xB001    ADD	SP, SP, #4
0x0292	0x4770    BX	LR
0x0294	0xFC00FFFF  	#-1024
0x0298	0x00004002  	#1073872896
0x029C	0x04004002  	#1073873920
0x02A0	0x08004002  	#1073874944
0x02A4	0x0C004002  	#1073875968
0x02A8	0x10004002  	#1073876992
0x02AC	0x14004002  	#1073878016
0x02B0	0x18004002  	#1073879040
0x02B4	0x1C004002  	#1073880064
0x02B8	0x20004002  	#1073881088
0x02BC	0x38304002  	RCC_AHB1ENR+0
; end of _GPIO_Clk_Enable
_Lcd_Init:
;__Lib_Lcd.c, 77 :: 		
0x09C4	0xB081    SUB	SP, SP, #4
0x09C6	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Lcd.c, 80 :: 		
0x09CA	0xF2410014  MOVW	R0, #lo_addr(LCD_EN+0)
;__Lib_Lcd.c, 81 :: 		
0x09CE	0xF2C40002  MOVT	R0, #hi_addr(LCD_EN+0)
;__Lib_Lcd.c, 82 :: 		
0x09D2	0xF04F0101  MOV	R1, #1
;__Lib_Lcd.c, 83 :: 		
0x09D6	0xEA4F2181  LSL	R1, R1, BitPos(LCD_EN+0)
;__Lib_Lcd.c, 85 :: 		
0x09DA	0x4A81    LDR	R2, [PC, #516]
0x09DC	0xB289    UXTH	R1, R1
0x09DE	0xF7FFFD79  BL	_GPIO_Config+0
;__Lib_Lcd.c, 88 :: 		
0x09E2	0xF2410014  MOVW	R0, #lo_addr(LCD_RS+0)
;__Lib_Lcd.c, 89 :: 		
0x09E6	0xF2C40002  MOVT	R0, #hi_addr(LCD_RS+0)
;__Lib_Lcd.c, 90 :: 		
0x09EA	0xF04F0101  MOV	R1, #1
;__Lib_Lcd.c, 91 :: 		
0x09EE	0xEA4F2101  LSL	R1, R1, BitPos(LCD_RS+0)
;__Lib_Lcd.c, 93 :: 		
0x09F2	0x4A7B    LDR	R2, [PC, #492]
0x09F4	0xB289    UXTH	R1, R1
0x09F6	0xF7FFFD6D  BL	_GPIO_Config+0
;__Lib_Lcd.c, 96 :: 		
0x09FA	0xF2410014  MOVW	R0, #lo_addr(LCD_D4+0)
;__Lib_Lcd.c, 97 :: 		
0x09FE	0xF2C40002  MOVT	R0, #hi_addr(LCD_D4+0)
;__Lib_Lcd.c, 98 :: 		
0x0A02	0xF04F0101  MOV	R1, #1
;__Lib_Lcd.c, 99 :: 		
0x0A06	0xEA4F1101  LSL	R1, R1, BitPos(LCD_D4+0)
;__Lib_Lcd.c, 101 :: 		
0x0A0A	0x4A75    LDR	R2, [PC, #468]
0x0A0C	0xB289    UXTH	R1, R1
0x0A0E	0xF7FFFD61  BL	_GPIO_Config+0
;__Lib_Lcd.c, 104 :: 		
0x0A12	0xF2410014  MOVW	R0, #lo_addr(LCD_D5+0)
;__Lib_Lcd.c, 105 :: 		
0x0A16	0xF2C40002  MOVT	R0, #hi_addr(LCD_D5+0)
;__Lib_Lcd.c, 106 :: 		
0x0A1A	0xF04F0101  MOV	R1, #1
;__Lib_Lcd.c, 107 :: 		
0x0A1E	0xEA4F1141  LSL	R1, R1, BitPos(LCD_D5+0)
;__Lib_Lcd.c, 109 :: 		
0x0A22	0x4A6F    LDR	R2, [PC, #444]
0x0A24	0xB289    UXTH	R1, R1
0x0A26	0xF7FFFD55  BL	_GPIO_Config+0
;__Lib_Lcd.c, 112 :: 		
0x0A2A	0xF2410014  MOVW	R0, #lo_addr(LCD_D6+0)
;__Lib_Lcd.c, 113 :: 		
0x0A2E	0xF2C40002  MOVT	R0, #hi_addr(LCD_D6+0)
;__Lib_Lcd.c, 114 :: 		
0x0A32	0xF04F0101  MOV	R1, #1
;__Lib_Lcd.c, 115 :: 		
0x0A36	0xEA4F1181  LSL	R1, R1, BitPos(LCD_D6+0)
;__Lib_Lcd.c, 117 :: 		
0x0A3A	0x4A69    LDR	R2, [PC, #420]
0x0A3C	0xB289    UXTH	R1, R1
0x0A3E	0xF7FFFD49  BL	_GPIO_Config+0
;__Lib_Lcd.c, 120 :: 		
0x0A42	0xF2410014  MOVW	R0, #lo_addr(LCD_D7+0)
;__Lib_Lcd.c, 121 :: 		
0x0A46	0xF2C40002  MOVT	R0, #hi_addr(LCD_D7+0)
;__Lib_Lcd.c, 122 :: 		
0x0A4A	0xF04F0101  MOV	R1, #1
;__Lib_Lcd.c, 123 :: 		
0x0A4E	0xEA4F11C1  LSL	R1, R1, BitPos(LCD_D7+0)
;__Lib_Lcd.c, 125 :: 		
0x0A52	0x4A63    LDR	R2, [PC, #396]
0x0A54	0xB289    UXTH	R1, R1
0x0A56	0xF7FFFD3D  BL	_GPIO_Config+0
;__Lib_Lcd.c, 127 :: 		
0x0A5A	0x2100    MOVS	R1, #0
0x0A5C	0xB249    SXTB	R1, R1
0x0A5E	0x4861    LDR	R0, [PC, #388]
0x0A60	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 128 :: 		
0x0A62	0x4861    LDR	R0, [PC, #388]
0x0A64	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 129 :: 		
0x0A66	0x4861    LDR	R0, [PC, #388]
0x0A68	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 130 :: 		
0x0A6A	0x4861    LDR	R0, [PC, #388]
0x0A6C	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 131 :: 		
0x0A6E	0x4861    LDR	R0, [PC, #388]
0x0A70	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 132 :: 		
0x0A72	0x4861    LDR	R0, [PC, #388]
0x0A74	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 134 :: 		
0x0A76	0xF7FFFE57  BL	_Delay_5500us+0
;__Lib_Lcd.c, 135 :: 		
0x0A7A	0xF7FFFE55  BL	_Delay_5500us+0
;__Lib_Lcd.c, 136 :: 		
0x0A7E	0xF7FFFE53  BL	_Delay_5500us+0
;__Lib_Lcd.c, 139 :: 		
0x0A82	0x2101    MOVS	R1, #1
0x0A84	0xB249    SXTB	R1, R1
0x0A86	0x485B    LDR	R0, [PC, #364]
0x0A88	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 140 :: 		
0x0A8A	0x485B    LDR	R0, [PC, #364]
0x0A8C	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 141 :: 		
0x0A8E	0x4855    LDR	R0, [PC, #340]
0x0A90	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 142 :: 		
0x0A92	0xF7FFFD11  BL	_Delay_1us+0
;__Lib_Lcd.c, 143 :: 		
0x0A96	0x2100    MOVS	R1, #0
0x0A98	0xB249    SXTB	R1, R1
0x0A9A	0x4852    LDR	R0, [PC, #328]
0x0A9C	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 144 :: 		
0x0A9E	0xF7FFFE43  BL	_Delay_5500us+0
;__Lib_Lcd.c, 146 :: 		
0x0AA2	0x2101    MOVS	R1, #1
0x0AA4	0xB249    SXTB	R1, R1
0x0AA6	0x484F    LDR	R0, [PC, #316]
0x0AA8	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 147 :: 		
0x0AAA	0xF7FFFD05  BL	_Delay_1us+0
;__Lib_Lcd.c, 148 :: 		
0x0AAE	0x2100    MOVS	R1, #0
0x0AB0	0xB249    SXTB	R1, R1
0x0AB2	0x484C    LDR	R0, [PC, #304]
0x0AB4	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 149 :: 		
0x0AB6	0xF7FFFE37  BL	_Delay_5500us+0
;__Lib_Lcd.c, 151 :: 		
0x0ABA	0x2101    MOVS	R1, #1
0x0ABC	0xB249    SXTB	R1, R1
0x0ABE	0x4849    LDR	R0, [PC, #292]
0x0AC0	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 152 :: 		
0x0AC2	0xF7FFFCF9  BL	_Delay_1us+0
;__Lib_Lcd.c, 153 :: 		
0x0AC6	0x2100    MOVS	R1, #0
0x0AC8	0xB249    SXTB	R1, R1
0x0ACA	0x4846    LDR	R0, [PC, #280]
0x0ACC	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 154 :: 		
0x0ACE	0xF7FFFE2B  BL	_Delay_5500us+0
;__Lib_Lcd.c, 157 :: 		
0x0AD2	0x2100    MOVS	R1, #0
0x0AD4	0xB249    SXTB	R1, R1
0x0AD6	0x4848    LDR	R0, [PC, #288]
0x0AD8	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 158 :: 		
0x0ADA	0x2101    MOVS	R1, #1
0x0ADC	0xB249    SXTB	R1, R1
0x0ADE	0x4841    LDR	R0, [PC, #260]
0x0AE0	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 159 :: 		
0x0AE2	0xF7FFFCE9  BL	_Delay_1us+0
;__Lib_Lcd.c, 160 :: 		
0x0AE6	0x2100    MOVS	R1, #0
0x0AE8	0xB249    SXTB	R1, R1
0x0AEA	0x483E    LDR	R0, [PC, #248]
0x0AEC	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 161 :: 		
0x0AEE	0xF7FFFE1B  BL	_Delay_5500us+0
;__Lib_Lcd.c, 164 :: 		
0x0AF2	0x2101    MOVS	R1, #1
0x0AF4	0xB249    SXTB	R1, R1
0x0AF6	0x483B    LDR	R0, [PC, #236]
0x0AF8	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 165 :: 		
0x0AFA	0xF7FFFCDD  BL	_Delay_1us+0
;__Lib_Lcd.c, 166 :: 		
0x0AFE	0x2100    MOVS	R1, #0
0x0B00	0xB249    SXTB	R1, R1
0x0B02	0x4A38    LDR	R2, [PC, #224]
0x0B04	0x6011    STR	R1, [R2, #0]
;__Lib_Lcd.c, 168 :: 		
0x0B06	0x483B    LDR	R0, [PC, #236]
0x0B08	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 169 :: 		
0x0B0A	0x2101    MOVS	R1, #1
0x0B0C	0xB249    SXTB	R1, R1
0x0B0E	0x4837    LDR	R0, [PC, #220]
0x0B10	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 170 :: 		
0x0B12	0x6011    STR	R1, [R2, #0]
;__Lib_Lcd.c, 171 :: 		
0x0B14	0xF7FFFCD0  BL	_Delay_1us+0
;__Lib_Lcd.c, 172 :: 		
0x0B18	0x2100    MOVS	R1, #0
0x0B1A	0xB249    SXTB	R1, R1
0x0B1C	0x4831    LDR	R0, [PC, #196]
0x0B1E	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 173 :: 		
0x0B20	0xF7FFFE02  BL	_Delay_5500us+0
;__Lib_Lcd.c, 176 :: 		
0x0B24	0x2100    MOVS	R1, #0
0x0B26	0xB249    SXTB	R1, R1
0x0B28	0x4830    LDR	R0, [PC, #192]
0x0B2A	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 177 :: 		
0x0B2C	0x2101    MOVS	R1, #1
0x0B2E	0xB249    SXTB	R1, R1
0x0B30	0x4831    LDR	R0, [PC, #196]
0x0B32	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 178 :: 		
0x0B34	0x482B    LDR	R0, [PC, #172]
0x0B36	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 179 :: 		
0x0B38	0xF7FFFCBE  BL	_Delay_1us+0
;__Lib_Lcd.c, 180 :: 		
0x0B3C	0x2200    MOVS	R2, #0
0x0B3E	0xB252    SXTB	R2, R2
0x0B40	0x4928    LDR	R1, [PC, #160]
0x0B42	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 182 :: 		
0x0B44	0x482C    LDR	R0, [PC, #176]
0x0B46	0x6002    STR	R2, [R0, #0]
;__Lib_Lcd.c, 183 :: 		
0x0B48	0x2001    MOVS	R0, #1
0x0B4A	0xB240    SXTB	R0, R0
0x0B4C	0x6008    STR	R0, [R1, #0]
;__Lib_Lcd.c, 184 :: 		
0x0B4E	0xF7FFFCB3  BL	_Delay_1us+0
;__Lib_Lcd.c, 185 :: 		
0x0B52	0x2100    MOVS	R1, #0
0x0B54	0xB249    SXTB	R1, R1
0x0B56	0x4823    LDR	R0, [PC, #140]
0x0B58	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 186 :: 		
0x0B5A	0xF7FFFDE5  BL	_Delay_5500us+0
;__Lib_Lcd.c, 189 :: 		
0x0B5E	0x2101    MOVS	R1, #1
0x0B60	0xB249    SXTB	R1, R1
0x0B62	0x4820    LDR	R0, [PC, #128]
0x0B64	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 190 :: 		
0x0B66	0xF7FFFCA7  BL	_Delay_1us+0
;__Lib_Lcd.c, 191 :: 		
0x0B6A	0x2000    MOVS	R0, #0
0x0B6C	0xB240    SXTB	R0, R0
0x0B6E	0x4A1D    LDR	R2, [PC, #116]
0x0B70	0x6010    STR	R0, [R2, #0]
;__Lib_Lcd.c, 193 :: 		
0x0B72	0x2101    MOVS	R1, #1
0x0B74	0xB249    SXTB	R1, R1
0x0B76	0x4820    LDR	R0, [PC, #128]
0x0B78	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 194 :: 		
0x0B7A	0x6011    STR	R1, [R2, #0]
;__Lib_Lcd.c, 195 :: 		
0x0B7C	0xF7FFFC9C  BL	_Delay_1us+0
;__Lib_Lcd.c, 196 :: 		
0x0B80	0x2100    MOVS	R1, #0
0x0B82	0xB249    SXTB	R1, R1
0x0B84	0x4817    LDR	R0, [PC, #92]
0x0B86	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 197 :: 		
0x0B88	0xF7FFFDCE  BL	_Delay_5500us+0
;__Lib_Lcd.c, 200 :: 		
0x0B8C	0x2100    MOVS	R1, #0
0x0B8E	0xB249    SXTB	R1, R1
0x0B90	0x4819    LDR	R0, [PC, #100]
0x0B92	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 201 :: 		
0x0B94	0x2101    MOVS	R1, #1
0x0B96	0xB249    SXTB	R1, R1
0x0B98	0x4812    LDR	R0, [PC, #72]
0x0B9A	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 202 :: 		
0x0B9C	0xF7FFFC8C  BL	_Delay_1us+0
;__Lib_Lcd.c, 203 :: 		
0x0BA0	0x2000    MOVS	R0, #0
0x0BA2	0xB240    SXTB	R0, R0
0x0BA4	0x4A0F    LDR	R2, [PC, #60]
0x0BA6	0x6010    STR	R0, [R2, #0]
;__Lib_Lcd.c, 205 :: 		
0x0BA8	0x2101    MOVS	R1, #1
0x0BAA	0xB249    SXTB	R1, R1
0x0BAC	0x480F    LDR	R0, [PC, #60]
0x0BAE	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 206 :: 		
0x0BB0	0x480F    LDR	R0, [PC, #60]
0x0BB2	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 207 :: 		
0x0BB4	0x480F    LDR	R0, [PC, #60]
0x0BB6	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 208 :: 		
0x0BB8	0x480F    LDR	R0, [PC, #60]
0x0BBA	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 209 :: 		
0x0BBC	0x6011    STR	R1, [R2, #0]
;__Lib_Lcd.c, 210 :: 		
0x0BBE	0xF7FFFC7B  BL	_Delay_1us+0
;__Lib_Lcd.c, 211 :: 		
0x0BC2	0x2100    MOVS	R1, #0
0x0BC4	0xB249    SXTB	R1, R1
0x0BC6	0x4807    LDR	R0, [PC, #28]
0x0BC8	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 213 :: 		
0x0BCA	0xF7FFFDAD  BL	_Delay_5500us+0
;__Lib_Lcd.c, 215 :: 		
0x0BCE	0x2101    MOVS	R1, #1
0x0BD0	0xB249    SXTB	R1, R1
0x0BD2	0x480A    LDR	R0, [PC, #40]
0x0BD4	0x6001    STR	R1, [R0, #0]
;__Lib_Lcd.c, 216 :: 		
L_end_Lcd_Init:
0x0BD6	0xF8DDE000  LDR	LR, [SP, #0]
0x0BDA	0xB001    ADD	SP, SP, #4
0x0BDC	0x4770    BX	LR
0x0BDE	0xBF00    NOP
0x0BE0	0x00140008  	#524308
0x0BE4	0x02A84242  	LCD_EN+0
0x0BE8	0x02A04242  	LCD_RS+0
0x0BEC	0x029C4242  	LCD_D7+0
0x0BF0	0x02984242  	LCD_D6+0
0x0BF4	0x02944242  	LCD_D5+0
0x0BF8	0x02904242  	LCD_D4+0
0x0BFC	0x04E02200  	__Lib_Lcd_cmd_status+0
; end of _Lcd_Init
_Delay_5500us:
;__Lib_Delays.c, 37 :: 		void Delay_5500us() {
;__Lib_Delays.c, 38 :: 		Delay_us(5500);
0x0728	0xF2472793  MOVW	R7, #29331
0x072C	0xF2C00700  MOVT	R7, #0
L_Delay_5500us12:
0x0730	0x1E7F    SUBS	R7, R7, #1
0x0732	0xD1FD    BNE	L_Delay_5500us12
0x0734	0xBF00    NOP
0x0736	0xBF00    NOP
0x0738	0xBF00    NOP
0x073A	0xBF00    NOP
0x073C	0xBF00    NOP
0x073E	0xBF00    NOP
;__Lib_Delays.c, 39 :: 		}
L_end_Delay_5500us:
0x0740	0x4770    BX	LR
; end of _Delay_5500us
_Delay_1us:
;__Lib_Delays.c, 13 :: 		void Delay_1us() {
;__Lib_Delays.c, 14 :: 		Delay_us(1);
0x04B8	0xF2400703  MOVW	R7, #3
0x04BC	0xF2C00700  MOVT	R7, #0
L_Delay_1us0:
0x04C0	0x1E7F    SUBS	R7, R7, #1
0x04C2	0xD1FD    BNE	L_Delay_1us0
0x04C4	0xBF00    NOP
0x04C6	0xBF00    NOP
0x04C8	0xBF00    NOP
0x04CA	0xBF00    NOP
0x04CC	0xBF00    NOP
0x04CE	0xBF00    NOP
;__Lib_Delays.c, 15 :: 		}
L_end_Delay_1us:
0x04D0	0x4770    BX	LR
; end of _Delay_1us
_ADC1_Init:
;__Lib_ADC_123_32F20x_16ch.c, 174 :: 		
0x0DD8	0xB081    SUB	SP, SP, #4
0x0DDA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_ADC_123_32F20x_16ch.c, 175 :: 		
0x0DDE	0x4907    LDR	R1, [PC, #28]
0x0DE0	0x4807    LDR	R0, [PC, #28]
0x0DE2	0x6001    STR	R1, [R0, #0]
;__Lib_ADC_123_32F20x_16ch.c, 177 :: 		
0x0DE4	0x2101    MOVS	R1, #1
0x0DE6	0xB249    SXTB	R1, R1
0x0DE8	0x4806    LDR	R0, [PC, #24]
0x0DEA	0x6001    STR	R1, [R0, #0]
;__Lib_ADC_123_32F20x_16ch.c, 179 :: 		
0x0DEC	0x4806    LDR	R0, [PC, #24]
0x0DEE	0xF7FFFAAB  BL	__Lib_ADC_123_32F20x_16ch_ADCx_Init+0
;__Lib_ADC_123_32F20x_16ch.c, 212 :: 		
L_end_ADC1_Init:
0x0DF2	0xF8DDE000  LDR	LR, [SP, #0]
0x0DF6	0xB001    ADD	SP, SP, #4
0x0DF8	0x4770    BX	LR
0x0DFA	0xBF00    NOP
0x0DFC	0x070D0000  	_ADC1_Get_Sample+0
0x0E00	0x00282000  	_ADC_Get_Sample_Ptr+0
0x0E04	0x08A04247  	RCC_APB2ENR+0
0x0E08	0x20004001  	ADC1_SR+0
; end of _ADC1_Init
__Lib_ADC_123_32F20x_16ch_ADCx_Init:
;__Lib_ADC_123_32F20x_16ch.c, 79 :: 		
; base start address is: 0 (R0)
0x0348	0xB086    SUB	SP, SP, #24
0x034A	0xF8CDE000  STR	LR, [SP, #0]
0x034E	0x4604    MOV	R4, R0
; base end address is: 0 (R0)
; base start address is: 16 (R4)
;__Lib_ADC_123_32F20x_16ch.c, 87 :: 		
0x0350	0xA901    ADD	R1, SP, #4
0x0352	0x4608    MOV	R0, R1
0x0354	0xF7FFFF1E  BL	_RCC_GetClocksFrequency+0
;__Lib_ADC_123_32F20x_16ch.c, 89 :: 		
0x0358	0x9A04    LDR	R2, [SP, #16]
0x035A	0x4939    LDR	R1, [PC, #228]
0x035C	0x428A    CMP	R2, R1
0x035E	0xD906    BLS	L___Lib_ADC_123_32F20x_16ch_ADCx_Init16
;__Lib_ADC_123_32F20x_16ch.c, 91 :: 		
0x0360	0x2201    MOVS	R2, #1
0x0362	0xB252    SXTB	R2, R2
0x0364	0x4937    LDR	R1, [PC, #220]
0x0366	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 92 :: 		
0x0368	0x4937    LDR	R1, [PC, #220]
0x036A	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 93 :: 		
0x036C	0xE01F    B	L___Lib_ADC_123_32F20x_16ch_ADCx_Init17
L___Lib_ADC_123_32F20x_16ch_ADCx_Init16:
0x036E	0x9A04    LDR	R2, [SP, #16]
0x0370	0x4936    LDR	R1, [PC, #216]
0x0372	0x428A    CMP	R2, R1
0x0374	0xD908    BLS	L___Lib_ADC_123_32F20x_16ch_ADCx_Init18
;__Lib_ADC_123_32F20x_16ch.c, 95 :: 		
0x0376	0x2200    MOVS	R2, #0
0x0378	0xB252    SXTB	R2, R2
0x037A	0x4932    LDR	R1, [PC, #200]
0x037C	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 96 :: 		
0x037E	0x2201    MOVS	R2, #1
0x0380	0xB252    SXTB	R2, R2
0x0382	0x4931    LDR	R1, [PC, #196]
0x0384	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 97 :: 		
0x0386	0xE012    B	L___Lib_ADC_123_32F20x_16ch_ADCx_Init19
L___Lib_ADC_123_32F20x_16ch_ADCx_Init18:
0x0388	0x9A04    LDR	R2, [SP, #16]
0x038A	0x4931    LDR	R1, [PC, #196]
0x038C	0x428A    CMP	R2, R1
0x038E	0xD908    BLS	L___Lib_ADC_123_32F20x_16ch_ADCx_Init20
;__Lib_ADC_123_32F20x_16ch.c, 99 :: 		
0x0390	0x2201    MOVS	R2, #1
0x0392	0xB252    SXTB	R2, R2
0x0394	0x492B    LDR	R1, [PC, #172]
0x0396	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 100 :: 		
0x0398	0x2200    MOVS	R2, #0
0x039A	0xB252    SXTB	R2, R2
0x039C	0x492A    LDR	R1, [PC, #168]
0x039E	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 101 :: 		
0x03A0	0xE005    B	L___Lib_ADC_123_32F20x_16ch_ADCx_Init21
L___Lib_ADC_123_32F20x_16ch_ADCx_Init20:
;__Lib_ADC_123_32F20x_16ch.c, 103 :: 		
0x03A2	0x2200    MOVS	R2, #0
0x03A4	0xB252    SXTB	R2, R2
0x03A6	0x4927    LDR	R1, [PC, #156]
0x03A8	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 104 :: 		
0x03AA	0x4927    LDR	R1, [PC, #156]
0x03AC	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 105 :: 		
L___Lib_ADC_123_32F20x_16ch_ADCx_Init21:
L___Lib_ADC_123_32F20x_16ch_ADCx_Init19:
L___Lib_ADC_123_32F20x_16ch_ADCx_Init17:
;__Lib_ADC_123_32F20x_16ch.c, 108 :: 		
0x03AE	0x1D23    ADDS	R3, R4, #4
0x03B0	0x681A    LDR	R2, [R3, #0]
0x03B2	0x4928    LDR	R1, [PC, #160]
0x03B4	0xEA020101  AND	R1, R2, R1, LSL #0
0x03B8	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 110 :: 		
0x03BA	0xF2040308  ADDW	R3, R4, #8
0x03BE	0x681A    LDR	R2, [R3, #0]
0x03C0	0x4925    LDR	R1, [PC, #148]
0x03C2	0xEA020101  AND	R1, R2, R1, LSL #0
0x03C6	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 118 :: 		
0x03C8	0x1D23    ADDS	R3, R4, #4
0x03CA	0x2200    MOVS	R2, #0
0x03CC	0x6819    LDR	R1, [R3, #0]
0x03CE	0xF3622108  BFI	R1, R2, #8, #1
0x03D2	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 121 :: 		
0x03D4	0xF2040308  ADDW	R3, R4, #8
0x03D8	0x2200    MOVS	R2, #0
0x03DA	0x6819    LDR	R1, [R3, #0]
0x03DC	0xF3620141  BFI	R1, R2, #1, #1
0x03E0	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 123 :: 		
0x03E2	0xF2040308  ADDW	R3, R4, #8
0x03E6	0x2200    MOVS	R2, #0
0x03E8	0x6819    LDR	R1, [R3, #0]
0x03EA	0xF36221CB  BFI	R1, R2, #11, #1
0x03EE	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 131 :: 		
0x03F0	0xF204032C  ADDW	R3, R4, #44
0x03F4	0x2200    MOVS	R2, #0
0x03F6	0x6819    LDR	R1, [R3, #0]
0x03F8	0xF3625114  BFI	R1, R2, #20, #1
0x03FC	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 132 :: 		
0x03FE	0xF204032C  ADDW	R3, R4, #44
0x0402	0x2200    MOVS	R2, #0
0x0404	0x6819    LDR	R1, [R3, #0]
0x0406	0xF3625155  BFI	R1, R2, #21, #1
0x040A	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 133 :: 		
0x040C	0xF204032C  ADDW	R3, R4, #44
0x0410	0x2200    MOVS	R2, #0
0x0412	0x6819    LDR	R1, [R3, #0]
0x0414	0xF3625196  BFI	R1, R2, #22, #1
0x0418	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 134 :: 		
0x041A	0xF204032C  ADDW	R3, R4, #44
0x041E	0x2200    MOVS	R2, #0
0x0420	0x6819    LDR	R1, [R3, #0]
0x0422	0xF36251D7  BFI	R1, R2, #23, #1
0x0426	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 138 :: 		
0x0428	0xF2040308  ADDW	R3, R4, #8
; base end address is: 16 (R4)
0x042C	0x2201    MOVS	R2, #1
0x042E	0x6819    LDR	R1, [R3, #0]
0x0430	0xF3620100  BFI	R1, R2, #0, #1
0x0434	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 149 :: 		
L_end_ADCx_Init:
0x0436	0xF8DDE000  LDR	LR, [SP, #0]
0x043A	0xB006    ADD	SP, SP, #24
0x043C	0x4770    BX	LR
0x043E	0xBF00    NOP
0x0440	0x95000ABA  	#180000000
0x0444	0x60C04224  	ADC_CCR+0
0x0448	0x60C44224  	ADC_CCR+0
0x044C	0x0E000727  	#120000000
0x0450	0x87000393  	#60000000
0x0454	0xFEFFFFF0  	#-983297
0x0458	0xF7FDFFF1  	#-919555
; end of __Lib_ADC_123_32F20x_16ch_ADCx_Init
_RCC_GetClocksFrequency:
;__Lib_System_4XX.c, 402 :: 		
; RCC_Clocks start address is: 0 (R0)
0x0194	0xB082    SUB	SP, SP, #8
0x0196	0xF8CDE000  STR	LR, [SP, #0]
0x019A	0x4603    MOV	R3, R0
; RCC_Clocks end address is: 0 (R0)
; RCC_Clocks start address is: 12 (R3)
;__Lib_System_4XX.c, 404 :: 		
;__Lib_System_4XX.c, 406 :: 		
0x019C	0x1D19    ADDS	R1, R3, #4
0x019E	0x9101    STR	R1, [SP, #4]
0x01A0	0xF7FFFFF2  BL	_Get_Fosc_kHz+0
0x01A4	0xF24031E8  MOVW	R1, #1000
0x01A8	0xFB00F201  MUL	R2, R0, R1
0x01AC	0x9901    LDR	R1, [SP, #4]
0x01AE	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 409 :: 		
0x01B0	0x4917    LDR	R1, [PC, #92]
0x01B2	0x6809    LDR	R1, [R1, #0]
0x01B4	0xF00101F0  AND	R1, R1, #240
;__Lib_System_4XX.c, 410 :: 		
0x01B8	0x090A    LSRS	R2, R1, #4
;__Lib_System_4XX.c, 411 :: 		
0x01BA	0x4916    LDR	R1, [PC, #88]
0x01BC	0x1889    ADDS	R1, R1, R2
0x01BE	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x01C0	0xB2C0    UXTB	R0, R0
;__Lib_System_4XX.c, 413 :: 		
0x01C2	0x1D19    ADDS	R1, R3, #4
0x01C4	0x6809    LDR	R1, [R1, #0]
0x01C6	0x4081    LSLS	R1, R0
; presc end address is: 0 (R0)
0x01C8	0x6019    STR	R1, [R3, #0]
;__Lib_System_4XX.c, 416 :: 		
0x01CA	0x4911    LDR	R1, [PC, #68]
0x01CC	0x6809    LDR	R1, [R1, #0]
0x01CE	0xF40151E0  AND	R1, R1, #7168
;__Lib_System_4XX.c, 417 :: 		
0x01D2	0x0A8A    LSRS	R2, R1, #10
;__Lib_System_4XX.c, 418 :: 		
0x01D4	0x490F    LDR	R1, [PC, #60]
0x01D6	0x1889    ADDS	R1, R1, R2
0x01D8	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x01DA	0xB2C0    UXTB	R0, R0
;__Lib_System_4XX.c, 420 :: 		
0x01DC	0xF2030208  ADDW	R2, R3, #8
0x01E0	0x1D19    ADDS	R1, R3, #4
0x01E2	0x6809    LDR	R1, [R1, #0]
0x01E4	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x01E6	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 423 :: 		
0x01E8	0x4909    LDR	R1, [PC, #36]
0x01EA	0x6809    LDR	R1, [R1, #0]
0x01EC	0xF4014160  AND	R1, R1, #57344
;__Lib_System_4XX.c, 424 :: 		
0x01F0	0x0B4A    LSRS	R2, R1, #13
;__Lib_System_4XX.c, 425 :: 		
0x01F2	0x4908    LDR	R1, [PC, #32]
0x01F4	0x1889    ADDS	R1, R1, R2
0x01F6	0x7809    LDRB	R1, [R1, #0]
; presc start address is: 0 (R0)
0x01F8	0xB2C8    UXTB	R0, R1
;__Lib_System_4XX.c, 427 :: 		
0x01FA	0xF203020C  ADDW	R2, R3, #12
0x01FE	0x1D19    ADDS	R1, R3, #4
; RCC_Clocks end address is: 12 (R3)
0x0200	0x6809    LDR	R1, [R1, #0]
0x0202	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0204	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 428 :: 		
L_end_RCC_GetClocksFrequency:
0x0206	0xF8DDE000  LDR	LR, [SP, #0]
0x020A	0xB002    ADD	SP, SP, #8
0x020C	0x4770    BX	LR
0x020E	0xBF00    NOP
0x0210	0x38084002  	RCC_CFGR+0
0x0214	0x000E2000  	__Lib_System_4XX_APBAHBPrescTable+0
; end of _RCC_GetClocksFrequency
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x0188	0x4801    LDR	R0, [PC, #4]
0x018A	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x018C	0x4770    BX	LR
0x018E	0xBF00    NOP
0x0190	0x002C2000  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
_ADC_Set_Input_Channel:
;__Lib_ADC_123_32F20x_16ch.c, 44 :: 		
; input_mask start address is: 0 (R0)
0x0CB8	0xB081    SUB	SP, SP, #4
0x0CBA	0xF8CDE000  STR	LR, [SP, #0]
0x0CBE	0xFA1FFB80  UXTH	R11, R0
; input_mask end address is: 0 (R0)
; input_mask start address is: 44 (R11)
;__Lib_ADC_123_32F20x_16ch.c, 45 :: 		
0x0CC2	0xF3CB0100  UBFX	R1, R11, #0, #1
0x0CC6	0xB121    CBZ	R1, L_ADC_Set_Input_Channel0
;__Lib_ADC_123_32F20x_16ch.c, 46 :: 		
0x0CC8	0xF2400101  MOVW	R1, #1
0x0CCC	0x483F    LDR	R0, [PC, #252]
0x0CCE	0xF7FFFBE7  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel0:
;__Lib_ADC_123_32F20x_16ch.c, 47 :: 		
0x0CD2	0xF3CB0140  UBFX	R1, R11, #1, #1
0x0CD6	0xB121    CBZ	R1, L_ADC_Set_Input_Channel1
;__Lib_ADC_123_32F20x_16ch.c, 48 :: 		
0x0CD8	0xF2400102  MOVW	R1, #2
0x0CDC	0x483B    LDR	R0, [PC, #236]
0x0CDE	0xF7FFFBDF  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel1:
;__Lib_ADC_123_32F20x_16ch.c, 49 :: 		
0x0CE2	0xF3CB0180  UBFX	R1, R11, #2, #1
0x0CE6	0xB121    CBZ	R1, L_ADC_Set_Input_Channel2
;__Lib_ADC_123_32F20x_16ch.c, 50 :: 		
0x0CE8	0xF2400104  MOVW	R1, #4
0x0CEC	0x4837    LDR	R0, [PC, #220]
0x0CEE	0xF7FFFBD7  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel2:
;__Lib_ADC_123_32F20x_16ch.c, 51 :: 		
0x0CF2	0xF3CB01C0  UBFX	R1, R11, #3, #1
0x0CF6	0xB121    CBZ	R1, L_ADC_Set_Input_Channel3
;__Lib_ADC_123_32F20x_16ch.c, 52 :: 		
0x0CF8	0xF2400108  MOVW	R1, #8
0x0CFC	0x4833    LDR	R0, [PC, #204]
0x0CFE	0xF7FFFBCF  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel3:
;__Lib_ADC_123_32F20x_16ch.c, 53 :: 		
0x0D02	0xF3CB1100  UBFX	R1, R11, #4, #1
0x0D06	0xB121    CBZ	R1, L_ADC_Set_Input_Channel4
;__Lib_ADC_123_32F20x_16ch.c, 54 :: 		
0x0D08	0xF2400110  MOVW	R1, #16
0x0D0C	0x482F    LDR	R0, [PC, #188]
0x0D0E	0xF7FFFBC7  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel4:
;__Lib_ADC_123_32F20x_16ch.c, 55 :: 		
0x0D12	0xF3CB1140  UBFX	R1, R11, #5, #1
0x0D16	0xB121    CBZ	R1, L_ADC_Set_Input_Channel5
;__Lib_ADC_123_32F20x_16ch.c, 56 :: 		
0x0D18	0xF2400120  MOVW	R1, #32
0x0D1C	0x482B    LDR	R0, [PC, #172]
0x0D1E	0xF7FFFBBF  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel5:
;__Lib_ADC_123_32F20x_16ch.c, 57 :: 		
0x0D22	0xF3CB1180  UBFX	R1, R11, #6, #1
0x0D26	0xB121    CBZ	R1, L_ADC_Set_Input_Channel6
;__Lib_ADC_123_32F20x_16ch.c, 58 :: 		
0x0D28	0xF2400140  MOVW	R1, #64
0x0D2C	0x4827    LDR	R0, [PC, #156]
0x0D2E	0xF7FFFBB7  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel6:
;__Lib_ADC_123_32F20x_16ch.c, 59 :: 		
0x0D32	0xF3CB11C0  UBFX	R1, R11, #7, #1
0x0D36	0xB121    CBZ	R1, L_ADC_Set_Input_Channel7
;__Lib_ADC_123_32F20x_16ch.c, 60 :: 		
0x0D38	0xF2400180  MOVW	R1, #128
0x0D3C	0x4823    LDR	R0, [PC, #140]
0x0D3E	0xF7FFFBAF  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel7:
;__Lib_ADC_123_32F20x_16ch.c, 61 :: 		
0x0D42	0xF3CB2100  UBFX	R1, R11, #8, #1
0x0D46	0xB121    CBZ	R1, L_ADC_Set_Input_Channel8
;__Lib_ADC_123_32F20x_16ch.c, 62 :: 		
0x0D48	0xF2400101  MOVW	R1, #1
0x0D4C	0x4820    LDR	R0, [PC, #128]
0x0D4E	0xF7FFFBA7  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel8:
;__Lib_ADC_123_32F20x_16ch.c, 63 :: 		
0x0D52	0xF3CB2140  UBFX	R1, R11, #9, #1
0x0D56	0xB121    CBZ	R1, L_ADC_Set_Input_Channel9
;__Lib_ADC_123_32F20x_16ch.c, 64 :: 		
0x0D58	0xF2400102  MOVW	R1, #2
0x0D5C	0x481C    LDR	R0, [PC, #112]
0x0D5E	0xF7FFFB9F  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel9:
;__Lib_ADC_123_32F20x_16ch.c, 65 :: 		
0x0D62	0xF3CB2180  UBFX	R1, R11, #10, #1
0x0D66	0xB121    CBZ	R1, L_ADC_Set_Input_Channel10
;__Lib_ADC_123_32F20x_16ch.c, 66 :: 		
0x0D68	0xF2400101  MOVW	R1, #1
0x0D6C	0x4819    LDR	R0, [PC, #100]
0x0D6E	0xF7FFFB97  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel10:
;__Lib_ADC_123_32F20x_16ch.c, 67 :: 		
0x0D72	0xF3CB21C0  UBFX	R1, R11, #11, #1
0x0D76	0xB121    CBZ	R1, L_ADC_Set_Input_Channel11
;__Lib_ADC_123_32F20x_16ch.c, 68 :: 		
0x0D78	0xF2400102  MOVW	R1, #2
0x0D7C	0x4815    LDR	R0, [PC, #84]
0x0D7E	0xF7FFFB8F  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel11:
;__Lib_ADC_123_32F20x_16ch.c, 69 :: 		
0x0D82	0xF3CB3100  UBFX	R1, R11, #12, #1
0x0D86	0xB121    CBZ	R1, L_ADC_Set_Input_Channel12
;__Lib_ADC_123_32F20x_16ch.c, 70 :: 		
0x0D88	0xF2400104  MOVW	R1, #4
0x0D8C	0x4811    LDR	R0, [PC, #68]
0x0D8E	0xF7FFFB87  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel12:
;__Lib_ADC_123_32F20x_16ch.c, 71 :: 		
0x0D92	0xF3CB3140  UBFX	R1, R11, #13, #1
0x0D96	0xB121    CBZ	R1, L_ADC_Set_Input_Channel13
;__Lib_ADC_123_32F20x_16ch.c, 72 :: 		
0x0D98	0xF2400108  MOVW	R1, #8
0x0D9C	0x480D    LDR	R0, [PC, #52]
0x0D9E	0xF7FFFB7F  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel13:
;__Lib_ADC_123_32F20x_16ch.c, 73 :: 		
0x0DA2	0xF3CB3180  UBFX	R1, R11, #14, #1
0x0DA6	0xB121    CBZ	R1, L_ADC_Set_Input_Channel14
;__Lib_ADC_123_32F20x_16ch.c, 74 :: 		
0x0DA8	0xF2400110  MOVW	R1, #16
0x0DAC	0x4809    LDR	R0, [PC, #36]
0x0DAE	0xF7FFFB77  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel14:
;__Lib_ADC_123_32F20x_16ch.c, 75 :: 		
0x0DB2	0xF3CB31C0  UBFX	R1, R11, #15, #1
; input_mask end address is: 44 (R11)
0x0DB6	0xB121    CBZ	R1, L_ADC_Set_Input_Channel15
;__Lib_ADC_123_32F20x_16ch.c, 76 :: 		
0x0DB8	0xF2400120  MOVW	R1, #32
0x0DBC	0x4805    LDR	R0, [PC, #20]
0x0DBE	0xF7FFFB6F  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel15:
;__Lib_ADC_123_32F20x_16ch.c, 77 :: 		
L_end_ADC_Set_Input_Channel:
0x0DC2	0xF8DDE000  LDR	LR, [SP, #0]
0x0DC6	0xB001    ADD	SP, SP, #4
0x0DC8	0x4770    BX	LR
0x0DCA	0xBF00    NOP
0x0DCC	0x00004002  	GPIOA_BASE+0
0x0DD0	0x04004002  	GPIOB_BASE+0
0x0DD4	0x08004002  	GPIOC_BASE+0
; end of _ADC_Set_Input_Channel
_GPIO_Analog_Input:
;__Lib_GPIO_32F4xx.c, 241 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x04A0	0xB081    SUB	SP, SP, #4
0x04A2	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 242 :: 		
0x04A6	0xF04F0201  MOV	R2, #1
0x04AA	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x04AC	0xF000F812  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 243 :: 		
L_end_GPIO_Analog_Input:
0x04B0	0xF8DDE000  LDR	LR, [SP, #0]
0x04B4	0xB001    ADD	SP, SP, #4
0x04B6	0x4770    BX	LR
; end of _GPIO_Analog_Input
_Lcd_Cmd:
;__Lib_Lcd.c, 11 :: 		
; out_char start address is: 0 (R0)
0x0C00	0xB081    SUB	SP, SP, #4
0x0C02	0xF8CDE000  STR	LR, [SP, #0]
; out_char end address is: 0 (R0)
; out_char start address is: 0 (R0)
;__Lib_Lcd.c, 13 :: 		
0x0C06	0xF3C012C0  UBFX	R2, R0, #7, #1
0x0C0A	0x4924    LDR	R1, [PC, #144]
0x0C0C	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 14 :: 		
0x0C0E	0xF3C01280  UBFX	R2, R0, #6, #1
0x0C12	0x4923    LDR	R1, [PC, #140]
0x0C14	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 15 :: 		
0x0C16	0xF3C01240  UBFX	R2, R0, #5, #1
0x0C1A	0x4922    LDR	R1, [PC, #136]
0x0C1C	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 16 :: 		
0x0C1E	0xF3C01200  UBFX	R2, R0, #4, #1
0x0C22	0x4921    LDR	R1, [PC, #132]
0x0C24	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 18 :: 		
0x0C26	0x4A21    LDR	R2, [PC, #132]
0x0C28	0x6811    LDR	R1, [R2, #0]
0x0C2A	0xF0810201  EOR	R2, R1, #1
0x0C2E	0x4920    LDR	R1, [PC, #128]
0x0C30	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 21 :: 		
0x0C32	0x2201    MOVS	R2, #1
0x0C34	0xB252    SXTB	R2, R2
0x0C36	0x491F    LDR	R1, [PC, #124]
0x0C38	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 22 :: 		
0x0C3A	0xF7FFFC3D  BL	_Delay_1us+0
;__Lib_Lcd.c, 23 :: 		
0x0C3E	0x2100    MOVS	R1, #0
0x0C40	0xB249    SXTB	R1, R1
0x0C42	0x4B1C    LDR	R3, [PC, #112]
0x0C44	0x6019    STR	R1, [R3, #0]
;__Lib_Lcd.c, 26 :: 		
0x0C46	0xF3C002C0  UBFX	R2, R0, #3, #1
0x0C4A	0x4914    LDR	R1, [PC, #80]
0x0C4C	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 27 :: 		
0x0C4E	0xF3C00280  UBFX	R2, R0, #2, #1
0x0C52	0x4913    LDR	R1, [PC, #76]
0x0C54	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 28 :: 		
0x0C56	0xF3C00240  UBFX	R2, R0, #1, #1
0x0C5A	0x4912    LDR	R1, [PC, #72]
0x0C5C	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 29 :: 		
0x0C5E	0xF3C00200  UBFX	R2, R0, #0, #1
; out_char end address is: 0 (R0)
0x0C62	0x4911    LDR	R1, [PC, #68]
0x0C64	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 31 :: 		
0x0C66	0x4A11    LDR	R2, [PC, #68]
0x0C68	0x6811    LDR	R1, [R2, #0]
0x0C6A	0xF0810201  EOR	R2, R1, #1
0x0C6E	0x4910    LDR	R1, [PC, #64]
0x0C70	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 33 :: 		
0x0C72	0x2101    MOVS	R1, #1
0x0C74	0xB249    SXTB	R1, R1
0x0C76	0x6019    STR	R1, [R3, #0]
;__Lib_Lcd.c, 34 :: 		
0x0C78	0xF7FFFC1E  BL	_Delay_1us+0
;__Lib_Lcd.c, 35 :: 		
0x0C7C	0x2200    MOVS	R2, #0
0x0C7E	0xB252    SXTB	R2, R2
0x0C80	0x490C    LDR	R1, [PC, #48]
0x0C82	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 37 :: 		
0x0C84	0x4A09    LDR	R2, [PC, #36]
0x0C86	0x6811    LDR	R1, [R2, #0]
0x0C88	0xB111    CBZ	R1, L_Lcd_Cmd0
;__Lib_Lcd.c, 38 :: 		
0x0C8A	0xF7FFFD4D  BL	_Delay_5500us+0
0x0C8E	0xE001    B	L_Lcd_Cmd1
L_Lcd_Cmd0:
;__Lib_Lcd.c, 40 :: 		
0x0C90	0xF7FFFBFA  BL	_Delay_50us+0
L_Lcd_Cmd1:
;__Lib_Lcd.c, 41 :: 		
L_end_Lcd_Cmd:
0x0C94	0xF8DDE000  LDR	LR, [SP, #0]
0x0C98	0xB001    ADD	SP, SP, #4
0x0C9A	0x4770    BX	LR
0x0C9C	0x029C4242  	LCD_D7+0
0x0CA0	0x02984242  	LCD_D6+0
0x0CA4	0x02944242  	LCD_D5+0
0x0CA8	0x02904242  	LCD_D4+0
0x0CAC	0x04E02200  	__Lib_Lcd_cmd_status+0
0x0CB0	0x02A04242  	LCD_RS+0
0x0CB4	0x02A84242  	LCD_EN+0
; end of _Lcd_Cmd
_Delay_50us:
;__Lib_Delays.c, 25 :: 		void Delay_50us() {
;__Lib_Delays.c, 26 :: 		Delay_us(50);
0x0488	0xF2401709  MOVW	R7, #265
0x048C	0xF2C00700  MOVT	R7, #0
L_Delay_50us6:
0x0490	0x1E7F    SUBS	R7, R7, #1
0x0492	0xD1FD    BNE	L_Delay_50us6
0x0494	0xBF00    NOP
0x0496	0xBF00    NOP
0x0498	0xBF00    NOP
0x049A	0xBF00    NOP
;__Lib_Delays.c, 27 :: 		}
L_end_Delay_50us:
0x049C	0x4770    BX	LR
; end of _Delay_50us
_Lcd_Out:
;__Lib_Lcd.c, 218 :: 		
; text start address is: 8 (R2)
; column start address is: 4 (R1)
; row start address is: 0 (R0)
0x08E4	0xB081    SUB	SP, SP, #4
0x08E6	0xF8CDE000  STR	LR, [SP, #0]
0x08EA	0x4615    MOV	R5, R2
; text end address is: 8 (R2)
; column end address is: 4 (R1)
; row end address is: 0 (R0)
; row start address is: 0 (R0)
; column start address is: 4 (R1)
; text start address is: 20 (R5)
;__Lib_Lcd.c, 221 :: 		
0x08EC	0xE009    B	L_Lcd_Out11
; row end address is: 0 (R0)
;__Lib_Lcd.c, 222 :: 		
L_Lcd_Out13:
; row start address is: 0 (R0)
0x08EE	0x2080    MOVS	R0, #128
; row end address is: 0 (R0)
0x08F0	0xE010    B	L_Lcd_Out12
;__Lib_Lcd.c, 223 :: 		
L_Lcd_Out14:
; row start address is: 0 (R0)
0x08F2	0x20C0    MOVS	R0, #192
; row end address is: 0 (R0)
0x08F4	0xE00E    B	L_Lcd_Out12
;__Lib_Lcd.c, 224 :: 		
L_Lcd_Out15:
; row start address is: 0 (R0)
0x08F6	0x2094    MOVS	R0, #148
; row end address is: 0 (R0)
0x08F8	0xE00C    B	L_Lcd_Out12
;__Lib_Lcd.c, 225 :: 		
L_Lcd_Out16:
; row start address is: 0 (R0)
0x08FA	0x20D4    MOVS	R0, #212
; row end address is: 0 (R0)
0x08FC	0xE00A    B	L_Lcd_Out12
;__Lib_Lcd.c, 226 :: 		
L_Lcd_Out17:
; row start address is: 0 (R0)
0x08FE	0x2080    MOVS	R0, #128
;__Lib_Lcd.c, 227 :: 		
0x0900	0xE008    B	L_Lcd_Out12
L_Lcd_Out11:
0x0902	0x2801    CMP	R0, #1
0x0904	0xD0F3    BEQ	L_Lcd_Out13
0x0906	0x2802    CMP	R0, #2
0x0908	0xD0F3    BEQ	L_Lcd_Out14
0x090A	0x2803    CMP	R0, #3
0x090C	0xD0F3    BEQ	L_Lcd_Out15
0x090E	0x2804    CMP	R0, #4
0x0910	0xD0F3    BEQ	L_Lcd_Out16
; row end address is: 0 (R0)
0x0912	0xE7F4    B	L_Lcd_Out17
L_Lcd_Out12:
;__Lib_Lcd.c, 228 :: 		
; row start address is: 0 (R0)
0x0914	0x1E4B    SUBS	R3, R1, #1
0x0916	0xB21B    SXTH	R3, R3
; column end address is: 4 (R1)
0x0918	0x18C3    ADDS	R3, R0, R3
; row end address is: 0 (R0)
;__Lib_Lcd.c, 230 :: 		
0x091A	0xB2D8    UXTB	R0, R3
0x091C	0xF000F970  BL	_Lcd_Cmd+0
;__Lib_Lcd.c, 231 :: 		
0x0920	0x2400    MOVS	R4, #0
0x0922	0xB264    SXTB	R4, R4
0x0924	0x4B0B    LDR	R3, [PC, #44]
0x0926	0x601C    STR	R4, [R3, #0]
;__Lib_Lcd.c, 232 :: 		
; i start address is: 0 (R0)
0x0928	0x2000    MOVS	R0, #0
; text end address is: 20 (R5)
; i end address is: 0 (R0)
0x092A	0x462C    MOV	R4, R5
0x092C	0xB2C5    UXTB	R5, R0
;__Lib_Lcd.c, 233 :: 		
L_Lcd_Out18:
; i start address is: 20 (R5)
; text start address is: 16 (R4)
0x092E	0x1963    ADDS	R3, R4, R5
0x0930	0x781B    LDRB	R3, [R3, #0]
0x0932	0xB13B    CBZ	R3, L_Lcd_Out19
;__Lib_Lcd.c, 234 :: 		
0x0934	0x1963    ADDS	R3, R4, R5
0x0936	0x781B    LDRB	R3, [R3, #0]
0x0938	0xB2D8    UXTB	R0, R3
0x093A	0xF7FFFD8F  BL	_Lcd_Chr_CP+0
0x093E	0x1C6D    ADDS	R5, R5, #1
0x0940	0xB2ED    UXTB	R5, R5
; text end address is: 16 (R4)
; i end address is: 20 (R5)
0x0942	0xE7F4    B	L_Lcd_Out18
L_Lcd_Out19:
;__Lib_Lcd.c, 235 :: 		
0x0944	0x2401    MOVS	R4, #1
0x0946	0xB264    SXTB	R4, R4
0x0948	0x4B02    LDR	R3, [PC, #8]
0x094A	0x601C    STR	R4, [R3, #0]
;__Lib_Lcd.c, 236 :: 		
L_end_Lcd_Out:
0x094C	0xF8DDE000  LDR	LR, [SP, #0]
0x0950	0xB001    ADD	SP, SP, #4
0x0952	0x4770    BX	LR
0x0954	0x04E02200  	__Lib_Lcd_cmd_status+0
; end of _Lcd_Out
_Lcd_Chr_CP:
;__Lib_Lcd.c, 43 :: 		
; out_char start address is: 0 (R0)
0x045C	0xB081    SUB	SP, SP, #4
0x045E	0xF8CDE000  STR	LR, [SP, #0]
; out_char end address is: 0 (R0)
; out_char start address is: 0 (R0)
;__Lib_Lcd.c, 45 :: 		
0x0462	0x2200    MOVS	R2, #0
0x0464	0xB252    SXTB	R2, R2
0x0466	0x4906    LDR	R1, [PC, #24]
0x0468	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 46 :: 		
; out_char end address is: 0 (R0)
0x046A	0xF000FBC9  BL	_Lcd_Cmd+0
;__Lib_Lcd.c, 47 :: 		
0x046E	0x2201    MOVS	R2, #1
0x0470	0xB252    SXTB	R2, R2
0x0472	0x4903    LDR	R1, [PC, #12]
0x0474	0x600A    STR	R2, [R1, #0]
;__Lib_Lcd.c, 48 :: 		
L_end_Lcd_Chr_CP:
0x0476	0xF8DDE000  LDR	LR, [SP, #0]
0x047A	0xB001    ADD	SP, SP, #4
0x047C	0x4770    BX	LR
0x047E	0xBF00    NOP
0x0480	0x04E02200  	__Lib_Lcd_cmd_status+0
; end of _Lcd_Chr_CP
_ADC_Olcum:
;_.c, 16 :: 		int ADC_Olcum(char kanal) //analog ölçümün yapýldýðý fonksiyon
; kanal start address is: 0 (R0)
0x08B4	0xB081    SUB	SP, SP, #4
0x08B6	0xF8CDE000  STR	LR, [SP, #0]
; kanal end address is: 0 (R0)
; kanal start address is: 0 (R0)
;_.c, 18 :: 		unsigned long temp= 0;
; temp start address is: 32 (R8)
0x08BA	0xF04F0800  MOV	R8, #0
;_.c, 19 :: 		char k=0;
;_.c, 20 :: 		for(k=0; k<128; k++)
; k start address is: 24 (R6)
0x08BE	0x2600    MOVS	R6, #0
; kanal end address is: 0 (R0)
; temp end address is: 32 (R8)
; k end address is: 24 (R6)
0x08C0	0xB2C5    UXTB	R5, R0
L_ADC_Olcum0:
; k start address is: 24 (R6)
; kanal start address is: 20 (R5)
; temp start address is: 32 (R8)
; kanal start address is: 20 (R5)
; kanal end address is: 20 (R5)
0x08C2	0x2E80    CMP	R6, #128
0x08C4	0xD207    BCS	L_ADC_Olcum1
; kanal end address is: 20 (R5)
;_.c, 22 :: 		temp+=ADC1_Get_Sample(kanal);
; kanal start address is: 20 (R5)
0x08C6	0xB2E8    UXTB	R0, R5
0x08C8	0xF7FFFF20  BL	_ADC1_Get_Sample+0
0x08CC	0xEB080800  ADD	R8, R8, R0, LSL #0
;_.c, 20 :: 		for(k=0; k<128; k++)
0x08D0	0x1C76    ADDS	R6, R6, #1
0x08D2	0xB2F6    UXTB	R6, R6
;_.c, 23 :: 		}
; kanal end address is: 20 (R5)
; k end address is: 24 (R6)
0x08D4	0xE7F5    B	L_ADC_Olcum0
L_ADC_Olcum1:
;_.c, 24 :: 		return temp>>7;
0x08D6	0xEA4F11D8  LSR	R1, R8, #7
; temp end address is: 32 (R8)
0x08DA	0xB208    SXTH	R0, R1
;_.c, 25 :: 		}
L_end_ADC_Olcum:
0x08DC	0xF8DDE000  LDR	LR, [SP, #0]
0x08E0	0xB001    ADD	SP, SP, #4
0x08E2	0x4770    BX	LR
; end of _ADC_Olcum
_ADC1_Get_Sample:
;__Lib_ADC_123_32F20x_16ch.c, 164 :: 		
; channel start address is: 0 (R0)
0x070C	0xB081    SUB	SP, SP, #4
0x070E	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 0 (R0)
; channel start address is: 0 (R0)
;__Lib_ADC_123_32F20x_16ch.c, 165 :: 		
0x0712	0xB281    UXTH	R1, R0
; channel end address is: 0 (R0)
0x0714	0x4803    LDR	R0, [PC, #12]
0x0716	0xF7FFFDD3  BL	__Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample+0
;__Lib_ADC_123_32F20x_16ch.c, 172 :: 		
L_end_ADC1_Get_Sample:
0x071A	0xF8DDE000  LDR	LR, [SP, #0]
0x071E	0xB001    ADD	SP, SP, #4
0x0720	0x4770    BX	LR
0x0722	0xBF00    NOP
0x0724	0x20004001  	ADC1_SR+0
; end of _ADC1_Get_Sample
__Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample:
;__Lib_ADC_123_32F20x_16ch.c, 151 :: 		
; channel start address is: 4 (R1)
; base start address is: 0 (R0)
0x02C0	0xB081    SUB	SP, SP, #4
0x02C2	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; channel start address is: 4 (R1)
;__Lib_ADC_123_32F20x_16ch.c, 152 :: 		
0x02C6	0xF2000434  ADDW	R4, R0, #52
0x02CA	0x090A    LSRS	R2, R1, #4
0x02CC	0xB292    UXTH	R2, R2
0x02CE	0xB293    UXTH	R3, R2
0x02D0	0x6822    LDR	R2, [R4, #0]
0x02D2	0xF3631204  BFI	R2, R3, #4, #1
0x02D6	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 153 :: 		
0x02D8	0xF2000434  ADDW	R4, R0, #52
0x02DC	0x08CA    LSRS	R2, R1, #3
0x02DE	0xB292    UXTH	R2, R2
0x02E0	0xB293    UXTH	R3, R2
0x02E2	0x6822    LDR	R2, [R4, #0]
0x02E4	0xF36302C3  BFI	R2, R3, #3, #1
0x02E8	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 154 :: 		
0x02EA	0xF2000434  ADDW	R4, R0, #52
0x02EE	0x088A    LSRS	R2, R1, #2
0x02F0	0xB292    UXTH	R2, R2
0x02F2	0xB293    UXTH	R3, R2
0x02F4	0x6822    LDR	R2, [R4, #0]
0x02F6	0xF3630282  BFI	R2, R3, #2, #1
0x02FA	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 155 :: 		
0x02FC	0xF2000434  ADDW	R4, R0, #52
0x0300	0x084A    LSRS	R2, R1, #1
0x0302	0xB292    UXTH	R2, R2
0x0304	0xB293    UXTH	R3, R2
0x0306	0x6822    LDR	R2, [R4, #0]
0x0308	0xF3630241  BFI	R2, R3, #1, #1
0x030C	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 156 :: 		
0x030E	0xF2000434  ADDW	R4, R0, #52
0x0312	0xB28B    UXTH	R3, R1
; channel end address is: 4 (R1)
0x0314	0x6822    LDR	R2, [R4, #0]
0x0316	0xF3630200  BFI	R2, R3, #0, #1
0x031A	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 157 :: 		
0x031C	0xF2000408  ADDW	R4, R0, #8
0x0320	0x2301    MOVS	R3, #1
0x0322	0x6822    LDR	R2, [R4, #0]
0x0324	0xF363729E  BFI	R2, R3, #30, #1
0x0328	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 158 :: 		
0x032A	0xF000F8C5  BL	_Delay_1us+0
; base end address is: 0 (R0)
;__Lib_ADC_123_32F20x_16ch.c, 159 :: 		
L___Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample22:
; base start address is: 0 (R0)
0x032E	0x6803    LDR	R3, [R0, #0]
0x0330	0xF3C30240  UBFX	R2, R3, #1, #1
0x0334	0xB902    CBNZ	R2, L___Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample23
0x0336	0xE7FA    B	L___Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample22
L___Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample23:
;__Lib_ADC_123_32F20x_16ch.c, 160 :: 		
0x0338	0xF200024C  ADDW	R2, R0, #76
; base end address is: 0 (R0)
0x033C	0x6812    LDR	R2, [R2, #0]
0x033E	0xB290    UXTH	R0, R2
;__Lib_ADC_123_32F20x_16ch.c, 161 :: 		
L_end_ADCx_Get_Sample:
0x0340	0xF8DDE000  LDR	LR, [SP, #0]
0x0344	0xB001    ADD	SP, SP, #4
0x0346	0x4770    BX	LR
; end of __Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample
_LCD_Yaz:
;_.c, 26 :: 		void LCD_Yaz(int okunan_deger) //okunan ADC deðerinin voite dönüþtürülmesi veya yazdýrýlmasý
; okunan_deger start address is: 0 (R0)
0x0744	0xB081    SUB	SP, SP, #4
0x0746	0xF8CDE000  STR	LR, [SP, #0]
; okunan_deger end address is: 0 (R0)
; okunan_deger start address is: 0 (R0)
;_.c, 28 :: 		mV=okunan_deger*0.7185;  //resualtion=(Vref+-Vref-)/2n-1 _ 2943/4095=0.7185
0x074A	0xEE000A90  VMOV	S1, R0
0x074E	0xEEF80AE0  VCVT.F32.S32	S1, S1
; okunan_deger end address is: 0 (R0)
0x0752	0x493B    LDR	R1, [PC, #236]
0x0754	0xEE001A10  VMOV	S0, R1
0x0758	0xEE200A80  VMUL.F32	S0, S1, S0
0x075C	0xEEBD0A40  VCVT.S32.F32	S0, S0
0x0760	0xEE102A10  VMOV	R2, S0
0x0764	0xB212    SXTH	R2, R2
0x0766	0x4937    LDR	R1, [PC, #220]
0x0768	0x800A    STRH	R2, [R1, #0]
;_.c, 30 :: 		if(mV>=10000) volt[0]=(mV/10000)+48;
0x076A	0xF2427110  MOVW	R1, #10000
0x076E	0x428A    CMP	R2, R1
0x0770	0xDB0D    BLT	L_LCD_Yaz3
0x0772	0x4934    LDR	R1, [PC, #208]
0x0774	0xF9B12000  LDRSH	R2, [R1, #0]
0x0778	0xF2427110  MOVW	R1, #10000
0x077C	0xB209    SXTH	R1, R1
0x077E	0xFB92F1F1  SDIV	R1, R2, R1
0x0782	0xB209    SXTH	R1, R1
0x0784	0xF2010230  ADDW	R2, R1, #48
0x0788	0x492F    LDR	R1, [PC, #188]
0x078A	0x700A    STRB	R2, [R1, #0]
0x078C	0xE002    B	L_LCD_Yaz4
L_LCD_Yaz3:
;_.c, 32 :: 		else volt[0]=' ';
0x078E	0x2220    MOVS	R2, #32
0x0790	0x492D    LDR	R1, [PC, #180]
0x0792	0x700A    STRB	R2, [R1, #0]
L_LCD_Yaz4:
;_.c, 33 :: 		volt[1]=(mV%10000)/1000+48;
0x0794	0x4C2B    LDR	R4, [PC, #172]
0x0796	0xF9B43000  LDRSH	R3, [R4, #0]
0x079A	0xF2427110  MOVW	R1, #10000
0x079E	0xB209    SXTH	R1, R1
0x07A0	0xFB93F2F1  SDIV	R2, R3, R1
0x07A4	0xFB013212  MLS	R2, R1, R2, R3
0x07A8	0xB212    SXTH	R2, R2
0x07AA	0xF24031E8  MOVW	R1, #1000
0x07AE	0xB209    SXTH	R1, R1
0x07B0	0xFB92F1F1  SDIV	R1, R2, R1
0x07B4	0xB209    SXTH	R1, R1
0x07B6	0xF2010230  ADDW	R2, R1, #48
0x07BA	0x4924    LDR	R1, [PC, #144]
0x07BC	0x700A    STRB	R2, [R1, #0]
;_.c, 34 :: 		volt[2]=' ';
0x07BE	0x2220    MOVS	R2, #32
0x07C0	0x4923    LDR	R1, [PC, #140]
0x07C2	0x700A    STRB	R2, [R1, #0]
;_.c, 35 :: 		volt[3]= (mV%1000)/100+48;
0x07C4	0x4621    MOV	R1, R4
0x07C6	0xF9B12000  LDRSH	R2, [R1, #0]
0x07CA	0xF24031E8  MOVW	R1, #1000
0x07CE	0xB209    SXTH	R1, R1
0x07D0	0xFB92F4F1  SDIV	R4, R2, R1
0x07D4	0xFB012414  MLS	R4, R1, R4, R2
0x07D8	0xB224    SXTH	R4, R4
0x07DA	0x2164    MOVS	R1, #100
0x07DC	0xB209    SXTH	R1, R1
0x07DE	0xFB94F1F1  SDIV	R1, R4, R1
0x07E2	0xB209    SXTH	R1, R1
0x07E4	0xF2010230  ADDW	R2, R1, #48
0x07E8	0x491A    LDR	R1, [PC, #104]
0x07EA	0x700A    STRB	R2, [R1, #0]
;_.c, 36 :: 		volt[4]= (mV%1000)%100/10+48;
0x07EC	0x2164    MOVS	R1, #100
0x07EE	0xB209    SXTH	R1, R1
0x07F0	0xFB94F3F1  SDIV	R3, R4, R1
0x07F4	0xFB014313  MLS	R3, R1, R3, R4
0x07F8	0xB21B    SXTH	R3, R3
0x07FA	0x210A    MOVS	R1, #10
0x07FC	0xB209    SXTH	R1, R1
0x07FE	0xFB93F1F1  SDIV	R1, R3, R1
0x0802	0xB209    SXTH	R1, R1
0x0804	0xF2010230  ADDW	R2, R1, #48
0x0808	0x4913    LDR	R1, [PC, #76]
0x080A	0x700A    STRB	R2, [R1, #0]
;_.c, 37 :: 		volt[5]= (mV%1000)%100%10+48;
0x080C	0x220A    MOVS	R2, #10
0x080E	0xB212    SXTH	R2, R2
0x0810	0xFB93F1F2  SDIV	R1, R3, R2
0x0814	0xFB023111  MLS	R1, R2, R1, R3
0x0818	0xB209    SXTH	R1, R1
0x081A	0xF2010230  ADDW	R2, R1, #48
0x081E	0x490F    LDR	R1, [PC, #60]
0x0820	0x700A    STRB	R2, [R1, #0]
;_.c, 38 :: 		volt[6]=' ';
0x0822	0x2220    MOVS	R2, #32
0x0824	0x490E    LDR	R1, [PC, #56]
0x0826	0x700A    STRB	R2, [R1, #0]
;_.c, 39 :: 		volt[7]='V';
0x0828	0x2256    MOVS	R2, #86
0x082A	0x490E    LDR	R1, [PC, #56]
0x082C	0x700A    STRB	R2, [R1, #0]
;_.c, 41 :: 		Lcd_Out(2,1,volt);
0x082E	0x4A06    LDR	R2, [PC, #24]
0x0830	0x2101    MOVS	R1, #1
0x0832	0x2002    MOVS	R0, #2
0x0834	0xF000F856  BL	_Lcd_Out+0
;_.c, 42 :: 		}
L_end_LCD_Yaz:
0x0838	0xF8DDE000  LDR	LR, [SP, #0]
0x083C	0xB001    ADD	SP, SP, #4
0x083E	0x4770    BX	LR
0x0840	0xEF9E3F37  	#1060630430
0x0844	0x00002000  	_mV+0
0x0848	0x001E2000  	_volt+0
0x084C	0x001F2000  	_volt+1
0x0850	0x00202000  	_volt+2
0x0854	0x00212000  	_volt+3
0x0858	0x00222000  	_volt+4
0x085C	0x00232000  	_volt+5
0x0860	0x00242000  	_volt+6
0x0864	0x00252000  	_volt+7
; end of _LCD_Yaz
__Lib_System_4XX_InitialSetUpRCCRCC2:
;__Lib_System_4XX.c, 465 :: 		
0x0E64	0xB082    SUB	SP, SP, #8
0x0E66	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_4XX.c, 468 :: 		
; ulRCC_CR start address is: 8 (R2)
0x0E6A	0x4A92    LDR	R2, [PC, #584]
;__Lib_System_4XX.c, 469 :: 		
; ulRCC_PLLCFGR start address is: 12 (R3)
0x0E6C	0x4B92    LDR	R3, [PC, #584]
;__Lib_System_4XX.c, 470 :: 		
; ulRCC_CFGR start address is: 16 (R4)
0x0E6E	0x4C93    LDR	R4, [PC, #588]
;__Lib_System_4XX.c, 471 :: 		
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x0E70	0x4893    LDR	R0, [PC, #588]
;__Lib_System_4XX.c, 472 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0E72	0x4994    LDR	R1, [PC, #592]
;__Lib_System_4XX.c, 474 :: 		
0x0E74	0x2803    CMP	R0, #3
0x0E76	0xF040803C  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC234
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 475 :: 		
0x0E7A	0x4893    LDR	R0, [PC, #588]
0x0E7C	0x4281    CMP	R1, R0
0x0E7E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC235
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 476 :: 		
0x0E80	0x4892    LDR	R0, [PC, #584]
0x0E82	0x6800    LDR	R0, [R0, #0]
0x0E84	0xF0400105  ORR	R1, R0, #5
0x0E88	0x4890    LDR	R0, [PC, #576]
0x0E8A	0x6001    STR	R1, [R0, #0]
0x0E8C	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC236
L___Lib_System_4XX_InitialSetUpRCCRCC235:
;__Lib_System_4XX.c, 477 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0E8E	0x4890    LDR	R0, [PC, #576]
0x0E90	0x4281    CMP	R1, R0
0x0E92	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC237
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 478 :: 		
0x0E94	0x488D    LDR	R0, [PC, #564]
0x0E96	0x6800    LDR	R0, [R0, #0]
0x0E98	0xF0400104  ORR	R1, R0, #4
0x0E9C	0x488B    LDR	R0, [PC, #556]
0x0E9E	0x6001    STR	R1, [R0, #0]
0x0EA0	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC238
L___Lib_System_4XX_InitialSetUpRCCRCC237:
;__Lib_System_4XX.c, 479 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0EA2	0x488C    LDR	R0, [PC, #560]
0x0EA4	0x4281    CMP	R1, R0
0x0EA6	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC239
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 480 :: 		
0x0EA8	0x4888    LDR	R0, [PC, #544]
0x0EAA	0x6800    LDR	R0, [R0, #0]
0x0EAC	0xF0400103  ORR	R1, R0, #3
0x0EB0	0x4886    LDR	R0, [PC, #536]
0x0EB2	0x6001    STR	R1, [R0, #0]
0x0EB4	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC240
L___Lib_System_4XX_InitialSetUpRCCRCC239:
;__Lib_System_4XX.c, 481 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0EB6	0xF64E2060  MOVW	R0, #60000
0x0EBA	0x4281    CMP	R1, R0
0x0EBC	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC241
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 482 :: 		
0x0EBE	0x4883    LDR	R0, [PC, #524]
0x0EC0	0x6800    LDR	R0, [R0, #0]
0x0EC2	0xF0400102  ORR	R1, R0, #2
0x0EC6	0x4881    LDR	R0, [PC, #516]
0x0EC8	0x6001    STR	R1, [R0, #0]
0x0ECA	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC242
L___Lib_System_4XX_InitialSetUpRCCRCC241:
;__Lib_System_4XX.c, 483 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0ECC	0xF2475030  MOVW	R0, #30000
0x0ED0	0x4281    CMP	R1, R0
0x0ED2	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC243
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 484 :: 		
0x0ED4	0x487D    LDR	R0, [PC, #500]
0x0ED6	0x6800    LDR	R0, [R0, #0]
0x0ED8	0xF0400101  ORR	R1, R0, #1
0x0EDC	0x487B    LDR	R0, [PC, #492]
0x0EDE	0x6001    STR	R1, [R0, #0]
0x0EE0	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC244
L___Lib_System_4XX_InitialSetUpRCCRCC243:
;__Lib_System_4XX.c, 486 :: 		
0x0EE2	0x487A    LDR	R0, [PC, #488]
0x0EE4	0x6801    LDR	R1, [R0, #0]
0x0EE6	0xF06F0007  MVN	R0, #7
0x0EEA	0x4001    ANDS	R1, R0
0x0EEC	0x4877    LDR	R0, [PC, #476]
0x0EEE	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC244:
L___Lib_System_4XX_InitialSetUpRCCRCC242:
L___Lib_System_4XX_InitialSetUpRCCRCC240:
L___Lib_System_4XX_InitialSetUpRCCRCC238:
L___Lib_System_4XX_InitialSetUpRCCRCC236:
;__Lib_System_4XX.c, 487 :: 		
0x0EF0	0xE10C    B	L___Lib_System_4XX_InitialSetUpRCCRCC245
L___Lib_System_4XX_InitialSetUpRCCRCC234:
;__Lib_System_4XX.c, 488 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x0EF2	0x2802    CMP	R0, #2
0x0EF4	0xF0408046  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC246
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 489 :: 		
0x0EF8	0x4877    LDR	R0, [PC, #476]
0x0EFA	0x4281    CMP	R1, R0
0x0EFC	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC247
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 490 :: 		
0x0EFE	0x4873    LDR	R0, [PC, #460]
0x0F00	0x6800    LDR	R0, [R0, #0]
0x0F02	0xF0400106  ORR	R1, R0, #6
0x0F06	0x4871    LDR	R0, [PC, #452]
0x0F08	0x6001    STR	R1, [R0, #0]
0x0F0A	0xE03A    B	L___Lib_System_4XX_InitialSetUpRCCRCC248
L___Lib_System_4XX_InitialSetUpRCCRCC247:
;__Lib_System_4XX.c, 491 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0F0C	0x4870    LDR	R0, [PC, #448]
0x0F0E	0x4281    CMP	R1, R0
0x0F10	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC249
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 492 :: 		
0x0F12	0x486E    LDR	R0, [PC, #440]
0x0F14	0x6800    LDR	R0, [R0, #0]
0x0F16	0xF0400105  ORR	R1, R0, #5
0x0F1A	0x486C    LDR	R0, [PC, #432]
0x0F1C	0x6001    STR	R1, [R0, #0]
0x0F1E	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC250
L___Lib_System_4XX_InitialSetUpRCCRCC249:
;__Lib_System_4XX.c, 493 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0F20	0x486E    LDR	R0, [PC, #440]
0x0F22	0x4281    CMP	R1, R0
0x0F24	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC251
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 494 :: 		
0x0F26	0x4869    LDR	R0, [PC, #420]
0x0F28	0x6800    LDR	R0, [R0, #0]
0x0F2A	0xF0400104  ORR	R1, R0, #4
0x0F2E	0x4867    LDR	R0, [PC, #412]
0x0F30	0x6001    STR	R1, [R0, #0]
0x0F32	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC252
L___Lib_System_4XX_InitialSetUpRCCRCC251:
;__Lib_System_4XX.c, 495 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0F34	0x486A    LDR	R0, [PC, #424]
0x0F36	0x4281    CMP	R1, R0
0x0F38	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC253
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 496 :: 		
0x0F3A	0x4864    LDR	R0, [PC, #400]
0x0F3C	0x6800    LDR	R0, [R0, #0]
0x0F3E	0xF0400103  ORR	R1, R0, #3
0x0F42	0x4862    LDR	R0, [PC, #392]
0x0F44	0x6001    STR	R1, [R0, #0]
0x0F46	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC254
L___Lib_System_4XX_InitialSetUpRCCRCC253:
;__Lib_System_4XX.c, 497 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0F48	0xF64B3080  MOVW	R0, #48000
0x0F4C	0x4281    CMP	R1, R0
0x0F4E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC255
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 498 :: 		
0x0F50	0x485E    LDR	R0, [PC, #376]
0x0F52	0x6800    LDR	R0, [R0, #0]
0x0F54	0xF0400102  ORR	R1, R0, #2
0x0F58	0x485C    LDR	R0, [PC, #368]
0x0F5A	0x6001    STR	R1, [R0, #0]
0x0F5C	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC256
L___Lib_System_4XX_InitialSetUpRCCRCC255:
;__Lib_System_4XX.c, 499 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0F5E	0xF64550C0  MOVW	R0, #24000
0x0F62	0x4281    CMP	R1, R0
0x0F64	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC257
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 500 :: 		
0x0F66	0x4859    LDR	R0, [PC, #356]
0x0F68	0x6800    LDR	R0, [R0, #0]
0x0F6A	0xF0400101  ORR	R1, R0, #1
0x0F6E	0x4857    LDR	R0, [PC, #348]
0x0F70	0x6001    STR	R1, [R0, #0]
0x0F72	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC258
L___Lib_System_4XX_InitialSetUpRCCRCC257:
;__Lib_System_4XX.c, 502 :: 		
0x0F74	0x4855    LDR	R0, [PC, #340]
0x0F76	0x6801    LDR	R1, [R0, #0]
0x0F78	0xF06F0007  MVN	R0, #7
0x0F7C	0x4001    ANDS	R1, R0
0x0F7E	0x4853    LDR	R0, [PC, #332]
0x0F80	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC258:
L___Lib_System_4XX_InitialSetUpRCCRCC256:
L___Lib_System_4XX_InitialSetUpRCCRCC254:
L___Lib_System_4XX_InitialSetUpRCCRCC252:
L___Lib_System_4XX_InitialSetUpRCCRCC250:
L___Lib_System_4XX_InitialSetUpRCCRCC248:
;__Lib_System_4XX.c, 503 :: 		
0x0F82	0xE0C3    B	L___Lib_System_4XX_InitialSetUpRCCRCC259
L___Lib_System_4XX_InitialSetUpRCCRCC246:
;__Lib_System_4XX.c, 504 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x0F84	0x2801    CMP	R0, #1
0x0F86	0xF0408051  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC260
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 505 :: 		
0x0F8A	0x4851    LDR	R0, [PC, #324]
0x0F8C	0x4281    CMP	R1, R0
0x0F8E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC261
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 506 :: 		
0x0F90	0x484E    LDR	R0, [PC, #312]
0x0F92	0x6800    LDR	R0, [R0, #0]
0x0F94	0xF0400107  ORR	R1, R0, #7
0x0F98	0x484C    LDR	R0, [PC, #304]
0x0F9A	0x6001    STR	R1, [R0, #0]
0x0F9C	0xE045    B	L___Lib_System_4XX_InitialSetUpRCCRCC262
L___Lib_System_4XX_InitialSetUpRCCRCC261:
;__Lib_System_4XX.c, 507 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0F9E	0x4851    LDR	R0, [PC, #324]
0x0FA0	0x4281    CMP	R1, R0
0x0FA2	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC263
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 508 :: 		
0x0FA4	0x4849    LDR	R0, [PC, #292]
0x0FA6	0x6800    LDR	R0, [R0, #0]
0x0FA8	0xF0400106  ORR	R1, R0, #6
0x0FAC	0x4847    LDR	R0, [PC, #284]
0x0FAE	0x6001    STR	R1, [R0, #0]
0x0FB0	0xE03B    B	L___Lib_System_4XX_InitialSetUpRCCRCC264
L___Lib_System_4XX_InitialSetUpRCCRCC263:
;__Lib_System_4XX.c, 509 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0FB2	0x4848    LDR	R0, [PC, #288]
0x0FB4	0x4281    CMP	R1, R0
0x0FB6	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC265
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 510 :: 		
0x0FB8	0x4844    LDR	R0, [PC, #272]
0x0FBA	0x6800    LDR	R0, [R0, #0]
0x0FBC	0xF0400105  ORR	R1, R0, #5
0x0FC0	0x4842    LDR	R0, [PC, #264]
0x0FC2	0x6001    STR	R1, [R0, #0]
0x0FC4	0xE031    B	L___Lib_System_4XX_InitialSetUpRCCRCC266
L___Lib_System_4XX_InitialSetUpRCCRCC265:
;__Lib_System_4XX.c, 511 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0FC6	0x4846    LDR	R0, [PC, #280]
0x0FC8	0x4281    CMP	R1, R0
0x0FCA	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC267
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 512 :: 		
0x0FCC	0x483F    LDR	R0, [PC, #252]
0x0FCE	0x6800    LDR	R0, [R0, #0]
0x0FD0	0xF0400104  ORR	R1, R0, #4
0x0FD4	0x483D    LDR	R0, [PC, #244]
0x0FD6	0x6001    STR	R1, [R0, #0]
0x0FD8	0xE027    B	L___Lib_System_4XX_InitialSetUpRCCRCC268
L___Lib_System_4XX_InitialSetUpRCCRCC267:
;__Lib_System_4XX.c, 513 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0FDA	0xF24D20F0  MOVW	R0, #54000
0x0FDE	0x4281    CMP	R1, R0
0x0FE0	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC269
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 514 :: 		
0x0FE2	0x483A    LDR	R0, [PC, #232]
0x0FE4	0x6800    LDR	R0, [R0, #0]
0x0FE6	0xF0400103  ORR	R1, R0, #3
0x0FEA	0x4838    LDR	R0, [PC, #224]
0x0FEC	0x6001    STR	R1, [R0, #0]
0x0FEE	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC270
L___Lib_System_4XX_InitialSetUpRCCRCC269:
;__Lib_System_4XX.c, 515 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0FF0	0xF64840A0  MOVW	R0, #36000
0x0FF4	0x4281    CMP	R1, R0
0x0FF6	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC271
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 516 :: 		
0x0FF8	0x4834    LDR	R0, [PC, #208]
0x0FFA	0x6800    LDR	R0, [R0, #0]
0x0FFC	0xF0400102  ORR	R1, R0, #2
0x1000	0x4832    LDR	R0, [PC, #200]
0x1002	0x6001    STR	R1, [R0, #0]
0x1004	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC272
L___Lib_System_4XX_InitialSetUpRCCRCC271:
;__Lib_System_4XX.c, 517 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1006	0xF2446050  MOVW	R0, #18000
0x100A	0x4281    CMP	R1, R0
0x100C	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC273
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 518 :: 		
0x100E	0x482F    LDR	R0, [PC, #188]
0x1010	0x6800    LDR	R0, [R0, #0]
0x1012	0xF0400101  ORR	R1, R0, #1
0x1016	0x482D    LDR	R0, [PC, #180]
0x1018	0x6001    STR	R1, [R0, #0]
0x101A	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC274
L___Lib_System_4XX_InitialSetUpRCCRCC273:
;__Lib_System_4XX.c, 520 :: 		
0x101C	0x482B    LDR	R0, [PC, #172]
0x101E	0x6801    LDR	R1, [R0, #0]
0x1020	0xF06F0007  MVN	R0, #7
0x1024	0x4001    ANDS	R1, R0
0x1026	0x4829    LDR	R0, [PC, #164]
0x1028	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC274:
L___Lib_System_4XX_InitialSetUpRCCRCC272:
L___Lib_System_4XX_InitialSetUpRCCRCC270:
L___Lib_System_4XX_InitialSetUpRCCRCC268:
L___Lib_System_4XX_InitialSetUpRCCRCC266:
L___Lib_System_4XX_InitialSetUpRCCRCC264:
L___Lib_System_4XX_InitialSetUpRCCRCC262:
;__Lib_System_4XX.c, 521 :: 		
0x102A	0xE06F    B	L___Lib_System_4XX_InitialSetUpRCCRCC275
L___Lib_System_4XX_InitialSetUpRCCRCC260:
;__Lib_System_4XX.c, 522 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x102C	0x2800    CMP	R0, #0
0x102E	0xF040806D  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC276
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 523 :: 		
0x1032	0x482D    LDR	R0, [PC, #180]
0x1034	0x4281    CMP	R1, R0
0x1036	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC277
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 524 :: 		
0x1038	0x4824    LDR	R0, [PC, #144]
0x103A	0x6800    LDR	R0, [R0, #0]
0x103C	0xF0400107  ORR	R1, R0, #7
0x1040	0x4822    LDR	R0, [PC, #136]
0x1042	0x6001    STR	R1, [R0, #0]
0x1044	0xE062    B	L___Lib_System_4XX_InitialSetUpRCCRCC278
L___Lib_System_4XX_InitialSetUpRCCRCC277:
;__Lib_System_4XX.c, 525 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1046	0x4825    LDR	R0, [PC, #148]
0x1048	0x4281    CMP	R1, R0
0x104A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC279
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 526 :: 		
0x104C	0x481F    LDR	R0, [PC, #124]
0x104E	0x6800    LDR	R0, [R0, #0]
0x1050	0xF0400106  ORR	R1, R0, #6
0x1054	0x481D    LDR	R0, [PC, #116]
0x1056	0x6001    STR	R1, [R0, #0]
0x1058	0xE058    B	L___Lib_System_4XX_InitialSetUpRCCRCC280
L___Lib_System_4XX_InitialSetUpRCCRCC279:
;__Lib_System_4XX.c, 527 :: 		
; Fosc_kHz start address is: 4 (R1)
0x105A	0x4824    LDR	R0, [PC, #144]
0x105C	0x4281    CMP	R1, R0
0x105E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC281
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 528 :: 		
0x1060	0x481A    LDR	R0, [PC, #104]
0x1062	0x6800    LDR	R0, [R0, #0]
0x1064	0xF0400105  ORR	R1, R0, #5
0x1068	0x4818    LDR	R0, [PC, #96]
0x106A	0x6001    STR	R1, [R0, #0]
0x106C	0xE04E    B	L___Lib_System_4XX_InitialSetUpRCCRCC282
L___Lib_System_4XX_InitialSetUpRCCRCC281:
;__Lib_System_4XX.c, 529 :: 		
; Fosc_kHz start address is: 4 (R1)
0x106E	0xF5B14F7A  CMP	R1, #64000
0x1072	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC283
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 530 :: 		
0x1074	0x4815    LDR	R0, [PC, #84]
0x1076	0x6800    LDR	R0, [R0, #0]
0x1078	0xF0400104  ORR	R1, R0, #4
0x107C	0x4813    LDR	R0, [PC, #76]
0x107E	0x6001    STR	R1, [R0, #0]
0x1080	0xE044    B	L___Lib_System_4XX_InitialSetUpRCCRCC284
L___Lib_System_4XX_InitialSetUpRCCRCC283:
;__Lib_System_4XX.c, 531 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1082	0xF64B3080  MOVW	R0, #48000
0x1086	0x4281    CMP	R1, R0
0x1088	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC285
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 532 :: 		
0x108A	0x4810    LDR	R0, [PC, #64]
0x108C	0x6800    LDR	R0, [R0, #0]
0x108E	0xF0400103  ORR	R1, R0, #3
0x1092	0x480E    LDR	R0, [PC, #56]
0x1094	0x6001    STR	R1, [R0, #0]
0x1096	0xE039    B	L___Lib_System_4XX_InitialSetUpRCCRCC286
L___Lib_System_4XX_InitialSetUpRCCRCC285:
;__Lib_System_4XX.c, 533 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1098	0xF5B14FFA  CMP	R1, #32000
0x109C	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC287
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 534 :: 		
0x109E	0x480B    LDR	R0, [PC, #44]
0x10A0	0x6800    LDR	R0, [R0, #0]
0x10A2	0xF0400102  ORR	R1, R0, #2
0x10A6	0x4809    LDR	R0, [PC, #36]
0x10A8	0x6001    STR	R1, [R0, #0]
0x10AA	0xE02F    B	L___Lib_System_4XX_InitialSetUpRCCRCC288
L___Lib_System_4XX_InitialSetUpRCCRCC287:
;__Lib_System_4XX.c, 535 :: 		
; Fosc_kHz start address is: 4 (R1)
0x10AC	0xF5B15F7A  CMP	R1, #16000
0x10B0	0xD925    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC289
0x10B2	0xE01D    B	#58
0x10B4	0x00810000  	#129
0x10B8	0x00100400  	#67108880
0x10BC	0x00000000  	#0
0x10C0	0x00030000  	#3
0x10C4	0x3E800000  	#16000
0x10C8	0x49F00002  	#150000
0x10CC	0x3C004002  	FLASH_ACR+0
0x10D0	0xD4C00001  	#120000
0x10D4	0x5F900001  	#90000
0x10D8	0x32800002  	#144000
0x10DC	0x77000001  	#96000
0x10E0	0x19400001  	#72000
0x10E4	0xA5E00001  	#108000
0x10E8	0xB5800001  	#112000
0x10EC	0x38800001  	#80000
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 536 :: 		
0x10F0	0x482D    LDR	R0, [PC, #180]
0x10F2	0x6800    LDR	R0, [R0, #0]
0x10F4	0xF0400101  ORR	R1, R0, #1
0x10F8	0x482B    LDR	R0, [PC, #172]
0x10FA	0x6001    STR	R1, [R0, #0]
0x10FC	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC290
L___Lib_System_4XX_InitialSetUpRCCRCC289:
;__Lib_System_4XX.c, 538 :: 		
0x10FE	0x482A    LDR	R0, [PC, #168]
0x1100	0x6801    LDR	R1, [R0, #0]
0x1102	0xF06F0007  MVN	R0, #7
0x1106	0x4001    ANDS	R1, R0
0x1108	0x4827    LDR	R0, [PC, #156]
0x110A	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC290:
L___Lib_System_4XX_InitialSetUpRCCRCC288:
L___Lib_System_4XX_InitialSetUpRCCRCC286:
L___Lib_System_4XX_InitialSetUpRCCRCC284:
L___Lib_System_4XX_InitialSetUpRCCRCC282:
L___Lib_System_4XX_InitialSetUpRCCRCC280:
L___Lib_System_4XX_InitialSetUpRCCRCC278:
;__Lib_System_4XX.c, 539 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC276:
L___Lib_System_4XX_InitialSetUpRCCRCC275:
L___Lib_System_4XX_InitialSetUpRCCRCC259:
L___Lib_System_4XX_InitialSetUpRCCRCC245:
;__Lib_System_4XX.c, 541 :: 		
0x110C	0x2101    MOVS	R1, #1
0x110E	0xB249    SXTB	R1, R1
0x1110	0x4826    LDR	R0, [PC, #152]
0x1112	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 542 :: 		
0x1114	0x4826    LDR	R0, [PC, #152]
0x1116	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 544 :: 		
0x1118	0xF7FFFBA6  BL	__Lib_System_4XX_SystemClockSetDefault+0
;__Lib_System_4XX.c, 546 :: 		
0x111C	0x4825    LDR	R0, [PC, #148]
0x111E	0x6003    STR	R3, [R0, #0]
; ulRCC_PLLCFGR end address is: 12 (R3)
;__Lib_System_4XX.c, 547 :: 		
0x1120	0x4825    LDR	R0, [PC, #148]
0x1122	0x6004    STR	R4, [R0, #0]
;__Lib_System_4XX.c, 548 :: 		
0x1124	0x4825    LDR	R0, [PC, #148]
0x1126	0xEA020100  AND	R1, R2, R0, LSL #0
0x112A	0x4825    LDR	R0, [PC, #148]
0x112C	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 550 :: 		
0x112E	0xF0020001  AND	R0, R2, #1
0x1132	0xB140    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2102
; ulRCC_CFGR end address is: 16 (R4)
; ulRCC_CR end address is: 8 (R2)
0x1134	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 551 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC292:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x1136	0x4822    LDR	R0, [PC, #136]
0x1138	0x6800    LDR	R0, [R0, #0]
0x113A	0xF0000002  AND	R0, R0, #2
0x113E	0x2800    CMP	R0, #0
0x1140	0xD100    BNE	L___Lib_System_4XX_InitialSetUpRCCRCC293
;__Lib_System_4XX.c, 552 :: 		
0x1142	0xE7F8    B	L___Lib_System_4XX_InitialSetUpRCCRCC292
L___Lib_System_4XX_InitialSetUpRCCRCC293:
;__Lib_System_4XX.c, 553 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x1144	0xE000    B	L___Lib_System_4XX_InitialSetUpRCCRCC291
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC2102:
;__Lib_System_4XX.c, 550 :: 		
0x1146	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 553 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC291:
;__Lib_System_4XX.c, 555 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x1148	0xF4023080  AND	R0, R2, #65536
0x114C	0xB148    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2103
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_4XX.c, 556 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC295:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x114E	0x481C    LDR	R0, [PC, #112]
0x1150	0x6800    LDR	R0, [R0, #0]
0x1152	0xF4003000  AND	R0, R0, #131072
0x1156	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC296
;__Lib_System_4XX.c, 557 :: 		
0x1158	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC295
L___Lib_System_4XX_InitialSetUpRCCRCC296:
;__Lib_System_4XX.c, 558 :: 		
0x115A	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x115C	0x460A    MOV	R2, R1
0x115E	0x9901    LDR	R1, [SP, #4]
0x1160	0xE002    B	L___Lib_System_4XX_InitialSetUpRCCRCC294
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC2103:
;__Lib_System_4XX.c, 555 :: 		
0x1162	0x9101    STR	R1, [SP, #4]
0x1164	0x4611    MOV	R1, R2
0x1166	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_4XX.c, 558 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC294:
;__Lib_System_4XX.c, 560 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x1168	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x116C	0xB170    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2104
;__Lib_System_4XX.c, 561 :: 		
0x116E	0x4814    LDR	R0, [PC, #80]
0x1170	0x6800    LDR	R0, [R0, #0]
0x1172	0xF0407180  ORR	R1, R0, #16777216
0x1176	0x4812    LDR	R0, [PC, #72]
0x1178	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x117A	0x4611    MOV	R1, R2
;__Lib_System_4XX.c, 562 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC298:
; ulRCC_CFGR start address is: 4 (R1)
0x117C	0x4810    LDR	R0, [PC, #64]
0x117E	0x6800    LDR	R0, [R0, #0]
0x1180	0xF0007000  AND	R0, R0, #33554432
0x1184	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC299
;__Lib_System_4XX.c, 563 :: 		
0x1186	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC298
L___Lib_System_4XX_InitialSetUpRCCRCC299:
;__Lib_System_4XX.c, 564 :: 		
0x1188	0x460A    MOV	R2, R1
0x118A	0xE7FF    B	L___Lib_System_4XX_InitialSetUpRCCRCC297
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_4XX_InitialSetUpRCCRCC2104:
;__Lib_System_4XX.c, 560 :: 		
;__Lib_System_4XX.c, 564 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC297:
;__Lib_System_4XX.c, 567 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC2100:
; ulRCC_CFGR start address is: 8 (R2)
0x118C	0x480A    LDR	R0, [PC, #40]
0x118E	0x6800    LDR	R0, [R0, #0]
0x1190	0xF000010C  AND	R1, R0, #12
0x1194	0x0090    LSLS	R0, R2, #2
0x1196	0xF000000C  AND	R0, R0, #12
0x119A	0x4281    CMP	R1, R0
0x119C	0xD000    BEQ	L___Lib_System_4XX_InitialSetUpRCCRCC2101
;__Lib_System_4XX.c, 568 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x119E	0xE7F5    B	L___Lib_System_4XX_InitialSetUpRCCRCC2100
L___Lib_System_4XX_InitialSetUpRCCRCC2101:
;__Lib_System_4XX.c, 570 :: 		
L_end_InitialSetUpRCCRCC2:
0x11A0	0xF8DDE000  LDR	LR, [SP, #0]
0x11A4	0xB002    ADD	SP, SP, #8
0x11A6	0x4770    BX	LR
0x11A8	0x3C004002  	FLASH_ACR+0
0x11AC	0x80204247  	FLASH_ACR+0
0x11B0	0x80244247  	FLASH_ACR+0
0x11B4	0x38044002  	RCC_PLLCFGR+0
0x11B8	0x38084002  	RCC_CFGR+0
0x11BC	0xFFFF000F  	#1048575
0x11C0	0x38004002  	RCC_CR+0
; end of __Lib_System_4XX_InitialSetUpRCCRCC2
__Lib_System_4XX_SystemClockSetDefault:
;__Lib_System_4XX.c, 444 :: 		
0x0868	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 447 :: 		
0x086A	0x480D    LDR	R0, [PC, #52]
0x086C	0x6800    LDR	R0, [R0, #0]
0x086E	0xF0400101  ORR	R1, R0, #1
0x0872	0x480B    LDR	R0, [PC, #44]
0x0874	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 450 :: 		
0x0876	0x2100    MOVS	R1, #0
0x0878	0x480A    LDR	R0, [PC, #40]
0x087A	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 453 :: 		
0x087C	0x4808    LDR	R0, [PC, #32]
0x087E	0x6801    LDR	R1, [R0, #0]
0x0880	0x4809    LDR	R0, [PC, #36]
0x0882	0x4001    ANDS	R1, R0
0x0884	0x4806    LDR	R0, [PC, #24]
0x0886	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 456 :: 		
0x0888	0x4908    LDR	R1, [PC, #32]
0x088A	0x4809    LDR	R0, [PC, #36]
0x088C	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 459 :: 		
0x088E	0x4804    LDR	R0, [PC, #16]
0x0890	0x6801    LDR	R1, [R0, #0]
0x0892	0xF46F2080  MVN	R0, #262144
0x0896	0x4001    ANDS	R1, R0
0x0898	0x4801    LDR	R0, [PC, #4]
0x089A	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 463 :: 		
L_end_SystemClockSetDefault:
0x089C	0xB001    ADD	SP, SP, #4
0x089E	0x4770    BX	LR
0x08A0	0x38004002  	RCC_CR+0
0x08A4	0x38084002  	RCC_CFGR+0
0x08A8	0xFFFFFEF6  	#-17367041
0x08AC	0x30102400  	#603992080
0x08B0	0x38044002  	RCC_PLLCFGR+0
; end of __Lib_System_4XX_SystemClockSetDefault
__Lib_System_4XX_InitialSetUpFosc:
;__Lib_System_4XX.c, 382 :: 		
0x0E40	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 383 :: 		
0x0E42	0x4904    LDR	R1, [PC, #16]
0x0E44	0x4804    LDR	R0, [PC, #16]
0x0E46	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 384 :: 		
0x0E48	0x4904    LDR	R1, [PC, #16]
0x0E4A	0x4805    LDR	R0, [PC, #20]
0x0E4C	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 385 :: 		
L_end_InitialSetUpFosc:
0x0E4E	0xB001    ADD	SP, SP, #4
0x0E50	0x4770    BX	LR
0x0E52	0xBF00    NOP
0x0E54	0x3E800000  	#16000
0x0E58	0x002C2000  	___System_CLOCK_IN_KHZ+0
0x0E5C	0x00030000  	#3
0x0E60	0x00302000  	__VOLTAGE_RANGE+0
; end of __Lib_System_4XX_InitialSetUpFosc
___GenExcept:
;__Lib_System_4XX.c, 327 :: 		
0x0E0C	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 328 :: 		
L___GenExcept30:
0x0E0E	0xE7FE    B	L___GenExcept30
;__Lib_System_4XX.c, 329 :: 		
L_end___GenExcept:
0x0E10	0xB001    ADD	SP, SP, #4
0x0E12	0x4770    BX	LR
; end of ___GenExcept
___EnableFPU:
;__Lib_System_4XX.c, 360 :: 		
0x0E14	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 363 :: 		
0x0E16	0xF64E5088  MOVW	R0, #60808
;__Lib_System_4XX.c, 364 :: 		
0x0E1A	0xF2CE0000  MOVT	R0, #57344
;__Lib_System_4XX.c, 366 :: 		
0x0E1E	0x6801    LDR	R1, [R0, #0]
;__Lib_System_4XX.c, 368 :: 		
0x0E20	0xF4410170  ORR	R1, R1, #15728640
;__Lib_System_4XX.c, 370 :: 		
0x0E24	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 372 :: 		
0x0E26	0xBF00    NOP
;__Lib_System_4XX.c, 373 :: 		
0x0E28	0xBF00    NOP
;__Lib_System_4XX.c, 374 :: 		
0x0E2A	0xBF00    NOP
;__Lib_System_4XX.c, 375 :: 		
0x0E2C	0xBF00    NOP
;__Lib_System_4XX.c, 377 :: 		
0x0E2E	0xEEF10A10  VMRS	R0, FPSCR
;__Lib_System_4XX.c, 378 :: 		
0x0E32	0xF4400040  ORR	R0, R0, #12582912
;__Lib_System_4XX.c, 379 :: 		
0x0E36	0xEEE10A10  VMSR	FPSCR, R0
;__Lib_System_4XX.c, 380 :: 		
L_end___EnableFPU:
0x0E3A	0xB001    ADD	SP, SP, #4
0x0E3C	0x4770    BX	LR
; end of ___EnableFPU
0x1250	0xB500    PUSH	(R14)
0x1252	0xF8DFB014  LDR	R11, [PC, #20]
0x1256	0xF8DFA014  LDR	R10, [PC, #20]
0x125A	0xF8DFC014  LDR	R12, [PC, #20]
0x125E	0xF7FFFBA7  BL	2480
0x1262	0xBD00    POP	(R15)
0x1264	0x4770    BX	LR
0x1266	0xBF00    NOP
0x1268	0x00002000  	#536870912
0x126C	0x001E2000  	#536870942
0x1270	0x12300000  	#4656
0x12D0	0xB500    PUSH	(R14)
0x12D2	0xF8DFB010  LDR	R11, [PC, #16]
0x12D6	0xF8DFA010  LDR	R10, [PC, #16]
0x12DA	0xF7FFFB4B  BL	2420
0x12DE	0xBD00    POP	(R15)
0x12E0	0x4770    BX	LR
0x12E2	0xBF00    NOP
0x12E4	0x00002000  	#536870912
0x12E8	0x00342000  	#536870964
;_.c,0 :: ?ICS_mV [2]
0x1230	0x0000 ;?ICS_mV+0
; end of ?ICS_mV
;_.c,0 :: ?ICS?lstr1__ [10]
0x1232	0x746C6F56 ;?ICS?lstr1__+0
0x1236	0x7274656D ;?ICS?lstr1__+4
0x123A	0x0065 ;?ICS?lstr1__+8
; end of ?ICS?lstr1__
;_.c,0 :: ?ICS_sayi [2]
0x123C	0x0000 ;?ICS_sayi+0
; end of ?ICS_sayi
;__Lib_System_4XX.c,0 :: ?ICS__Lib_System_4XX_APBAHBPrescTable [16]
0x123E	0x00000000 ;?ICS__Lib_System_4XX_APBAHBPrescTable+0
0x1242	0x04030201 ;?ICS__Lib_System_4XX_APBAHBPrescTable+4
0x1246	0x04030201 ;?ICS__Lib_System_4XX_APBAHBPrescTable+8
0x124A	0x09080706 ;?ICS__Lib_System_4XX_APBAHBPrescTable+12
; end of ?ICS__Lib_System_4XX_APBAHBPrescTable
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0188      [12]    _Get_Fosc_kHz
0x0194     [132]    _RCC_GetClocksFrequency
0x0218     [168]    _GPIO_Clk_Enable
0x02C0     [136]    __Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample
0x0348     [276]    __Lib_ADC_123_32F20x_16ch_ADCx_Init
0x045C      [40]    _Lcd_Chr_CP
0x0488      [22]    _Delay_50us
0x04A0      [24]    _GPIO_Analog_Input
0x04B8      [26]    _Delay_1us
0x04D4     [568]    _GPIO_Config
0x070C      [28]    _ADC1_Get_Sample
0x0728      [26]    _Delay_5500us
0x0744     [292]    _LCD_Yaz
0x0868      [76]    __Lib_System_4XX_SystemClockSetDefault
0x08B4      [48]    _ADC_Olcum
0x08E4     [116]    _Lcd_Out
0x0958      [28]    _GPIO_Digital_Output
0x0974      [58]    ___FillZeros
0x09B0      [20]    ___CC2DW
0x09C4     [572]    _Lcd_Init
0x0C00     [184]    _Lcd_Cmd
0x0CB8     [288]    _ADC_Set_Input_Channel
0x0DD8      [52]    _ADC1_Init
0x0E0C       [8]    ___GenExcept
0x0E14      [42]    ___EnableFPU
0x0E40      [36]    __Lib_System_4XX_InitialSetUpFosc
0x0E64     [864]    __Lib_System_4XX_InitialSetUpRCCRCC2
0x11C4     [108]    _main
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [4]    FARG_FloatToStr_fnum
0x0000       [8]    FARG_LongDoubleToStr_dnum
0x20000000       [2]    _mV
0x20000002      [10]    ?lstr1__
0x2000000C       [2]    _sayi
0x2000000E      [16]    __Lib_System_4XX_APBAHBPrescTable
0x2000001E       [9]    _volt
0x20000027       [0]    __Lib_Lcd_cmd_status
0x20000028       [4]    _ADC_Get_Sample_Ptr
0x2000002C       [4]    ___System_CLOCK_IN_KHZ
0x20000030       [4]    __VOLTAGE_RANGE
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x1230       [2]    ?ICS_mV
0x1232      [10]    ?ICS?lstr1__
0x123C       [2]    ?ICS_sayi
0x123E      [16]    ?ICS__Lib_System_4XX_APBAHBPrescTable
