command	key	type	code	location	functionId	childNum	isCFGNode	operator	baseType	completeType	identifier
ANR	4245210	File	/home/p4ultr4n/workplace/ReVeal/raw_code/gen_mullwo_1.c								
ANR	4245211	Function	gen_mullwo	1:0:0:759							
ANR	4245212	FunctionDef	gen_mullwo (DisasContext * ctx)		4245211	0					
ANR	4245213	CompoundStatement		3:0:43:759	4245211	0					
ANR	4245214	IdentifierDeclStatement	TCGv_i32 t0 = tcg_temp_new_i32 ( ) ;	5:4:50:82	4245211	0	True				
ANR	4245215	IdentifierDecl	t0 = tcg_temp_new_i32 ( )		4245211	0					
ANR	4245216	IdentifierDeclType	TCGv_i32		4245211	0					
ANR	4245217	Identifier	t0		4245211	1					
ANR	4245218	AssignmentExpression	t0 = tcg_temp_new_i32 ( )		4245211	2		=			
ANR	4245219	Identifier	t0		4245211	0					
ANR	4245220	CallExpression	tcg_temp_new_i32 ( )		4245211	1					
ANR	4245221	Callee	tcg_temp_new_i32		4245211	0					
ANR	4245222	Identifier	tcg_temp_new_i32		4245211	0					
ANR	4245223	ArgumentList			4245211	1					
ANR	4245224	IdentifierDeclStatement	TCGv_i32 t1 = tcg_temp_new_i32 ( ) ;	7:4:89:121	4245211	1	True				
ANR	4245225	IdentifierDecl	t1 = tcg_temp_new_i32 ( )		4245211	0					
ANR	4245226	IdentifierDeclType	TCGv_i32		4245211	0					
ANR	4245227	Identifier	t1		4245211	1					
ANR	4245228	AssignmentExpression	t1 = tcg_temp_new_i32 ( )		4245211	2		=			
ANR	4245229	Identifier	t1		4245211	0					
ANR	4245230	CallExpression	tcg_temp_new_i32 ( )		4245211	1					
ANR	4245231	Callee	tcg_temp_new_i32		4245211	0					
ANR	4245232	Identifier	tcg_temp_new_i32		4245211	0					
ANR	4245233	ArgumentList			4245211	1					
ANR	4245234	ExpressionStatement	"tcg_gen_trunc_tl_i32 ( t0 , cpu_gpr [ rA ( ctx -> opcode ) ] )"	11:4:130:180	4245211	2	True				
ANR	4245235	CallExpression	"tcg_gen_trunc_tl_i32 ( t0 , cpu_gpr [ rA ( ctx -> opcode ) ] )"		4245211	0					
ANR	4245236	Callee	tcg_gen_trunc_tl_i32		4245211	0					
ANR	4245237	Identifier	tcg_gen_trunc_tl_i32		4245211	0					
ANR	4245238	ArgumentList	t0		4245211	1					
ANR	4245239	Argument	t0		4245211	0					
ANR	4245240	Identifier	t0		4245211	0					
ANR	4245241	Argument	cpu_gpr [ rA ( ctx -> opcode ) ]		4245211	1					
ANR	4245242	ArrayIndexing	cpu_gpr [ rA ( ctx -> opcode ) ]		4245211	0					
ANR	4245243	Identifier	cpu_gpr		4245211	0					
ANR	4245244	CallExpression	rA ( ctx -> opcode )		4245211	1					
ANR	4245245	Callee	rA		4245211	0					
ANR	4245246	Identifier	rA		4245211	0					
ANR	4245247	ArgumentList	ctx -> opcode		4245211	1					
ANR	4245248	Argument	ctx -> opcode		4245211	0					
ANR	4245249	PtrMemberAccess	ctx -> opcode		4245211	0					
ANR	4245250	Identifier	ctx		4245211	0					
ANR	4245251	Identifier	opcode		4245211	1					
ANR	4245252	ExpressionStatement	"tcg_gen_trunc_tl_i32 ( t1 , cpu_gpr [ rB ( ctx -> opcode ) ] )"	13:4:187:237	4245211	3	True				
ANR	4245253	CallExpression	"tcg_gen_trunc_tl_i32 ( t1 , cpu_gpr [ rB ( ctx -> opcode ) ] )"		4245211	0					
ANR	4245254	Callee	tcg_gen_trunc_tl_i32		4245211	0					
ANR	4245255	Identifier	tcg_gen_trunc_tl_i32		4245211	0					
ANR	4245256	ArgumentList	t1		4245211	1					
ANR	4245257	Argument	t1		4245211	0					
ANR	4245258	Identifier	t1		4245211	0					
ANR	4245259	Argument	cpu_gpr [ rB ( ctx -> opcode ) ]		4245211	1					
ANR	4245260	ArrayIndexing	cpu_gpr [ rB ( ctx -> opcode ) ]		4245211	0					
ANR	4245261	Identifier	cpu_gpr		4245211	0					
ANR	4245262	CallExpression	rB ( ctx -> opcode )		4245211	1					
ANR	4245263	Callee	rB		4245211	0					
ANR	4245264	Identifier	rB		4245211	0					
ANR	4245265	ArgumentList	ctx -> opcode		4245211	1					
ANR	4245266	Argument	ctx -> opcode		4245211	0					
ANR	4245267	PtrMemberAccess	ctx -> opcode		4245211	0					
ANR	4245268	Identifier	ctx		4245211	0					
ANR	4245269	Identifier	opcode		4245211	1					
ANR	4245270	ExpressionStatement	"tcg_gen_muls2_i32 ( t0 , t1 , t0 , t1 )"	15:4:244:277	4245211	4	True				
ANR	4245271	CallExpression	"tcg_gen_muls2_i32 ( t0 , t1 , t0 , t1 )"		4245211	0					
ANR	4245272	Callee	tcg_gen_muls2_i32		4245211	0					
ANR	4245273	Identifier	tcg_gen_muls2_i32		4245211	0					
ANR	4245274	ArgumentList	t0		4245211	1					
ANR	4245275	Argument	t0		4245211	0					
ANR	4245276	Identifier	t0		4245211	0					
ANR	4245277	Argument	t1		4245211	1					
ANR	4245278	Identifier	t1		4245211	0					
ANR	4245279	Argument	t0		4245211	2					
ANR	4245280	Identifier	t0		4245211	0					
ANR	4245281	Argument	t1		4245211	3					
ANR	4245282	Identifier	t1		4245211	0					
ANR	4245283	ExpressionStatement	"tcg_gen_concat_i32_i64 ( cpu_gpr [ rD ( ctx -> opcode ) ] , t0 , t1 )"	19:4:311:367	4245211	5	True				
ANR	4245284	CallExpression	"tcg_gen_concat_i32_i64 ( cpu_gpr [ rD ( ctx -> opcode ) ] , t0 , t1 )"		4245211	0					
ANR	4245285	Callee	tcg_gen_concat_i32_i64		4245211	0					
ANR	4245286	Identifier	tcg_gen_concat_i32_i64		4245211	0					
ANR	4245287	ArgumentList	cpu_gpr [ rD ( ctx -> opcode ) ]		4245211	1					
ANR	4245288	Argument	cpu_gpr [ rD ( ctx -> opcode ) ]		4245211	0					
ANR	4245289	ArrayIndexing	cpu_gpr [ rD ( ctx -> opcode ) ]		4245211	0					
ANR	4245290	Identifier	cpu_gpr		4245211	0					
ANR	4245291	CallExpression	rD ( ctx -> opcode )		4245211	1					
ANR	4245292	Callee	rD		4245211	0					
ANR	4245293	Identifier	rD		4245211	0					
ANR	4245294	ArgumentList	ctx -> opcode		4245211	1					
ANR	4245295	Argument	ctx -> opcode		4245211	0					
ANR	4245296	PtrMemberAccess	ctx -> opcode		4245211	0					
ANR	4245297	Identifier	ctx		4245211	0					
ANR	4245298	Identifier	opcode		4245211	1					
ANR	4245299	Argument	t0		4245211	1					
ANR	4245300	Identifier	t0		4245211	0					
ANR	4245301	Argument	t1		4245211	2					
ANR	4245302	Identifier	t1		4245211	0					
ANR	4245303	ExpressionStatement	"tcg_gen_sari_i32 ( t0 , t0 , 31 )"	29:4:443:471	4245211	6	True				
ANR	4245304	CallExpression	"tcg_gen_sari_i32 ( t0 , t0 , 31 )"		4245211	0					
ANR	4245305	Callee	tcg_gen_sari_i32		4245211	0					
ANR	4245306	Identifier	tcg_gen_sari_i32		4245211	0					
ANR	4245307	ArgumentList	t0		4245211	1					
ANR	4245308	Argument	t0		4245211	0					
ANR	4245309	Identifier	t0		4245211	0					
ANR	4245310	Argument	t0		4245211	1					
ANR	4245311	Identifier	t0		4245211	0					
ANR	4245312	Argument	31		4245211	2					
ANR	4245313	PrimaryExpression	31		4245211	0					
ANR	4245314	ExpressionStatement	"tcg_gen_setcond_i32 ( TCG_COND_NE , t0 , t0 , t1 )"	31:4:478:522	4245211	7	True				
ANR	4245315	CallExpression	"tcg_gen_setcond_i32 ( TCG_COND_NE , t0 , t0 , t1 )"		4245211	0					
ANR	4245316	Callee	tcg_gen_setcond_i32		4245211	0					
ANR	4245317	Identifier	tcg_gen_setcond_i32		4245211	0					
ANR	4245318	ArgumentList	TCG_COND_NE		4245211	1					
ANR	4245319	Argument	TCG_COND_NE		4245211	0					
ANR	4245320	Identifier	TCG_COND_NE		4245211	0					
ANR	4245321	Argument	t0		4245211	1					
ANR	4245322	Identifier	t0		4245211	0					
ANR	4245323	Argument	t0		4245211	2					
ANR	4245324	Identifier	t0		4245211	0					
ANR	4245325	Argument	t1		4245211	3					
ANR	4245326	Identifier	t1		4245211	0					
ANR	4245327	ExpressionStatement	"tcg_gen_extu_i32_tl ( cpu_ov , t0 )"	33:4:529:560	4245211	8	True				
ANR	4245328	CallExpression	"tcg_gen_extu_i32_tl ( cpu_ov , t0 )"		4245211	0					
ANR	4245329	Callee	tcg_gen_extu_i32_tl		4245211	0					
ANR	4245330	Identifier	tcg_gen_extu_i32_tl		4245211	0					
ANR	4245331	ArgumentList	cpu_ov		4245211	1					
ANR	4245332	Argument	cpu_ov		4245211	0					
ANR	4245333	Identifier	cpu_ov		4245211	0					
ANR	4245334	Argument	t0		4245211	1					
ANR	4245335	Identifier	t0		4245211	0					
ANR	4245336	ExpressionStatement	"tcg_gen_or_tl ( cpu_so , cpu_so , cpu_ov )"	38:4:570:607	4245211	9	True				
ANR	4245337	CallExpression	"tcg_gen_or_tl ( cpu_so , cpu_so , cpu_ov )"		4245211	0					
ANR	4245338	Callee	tcg_gen_or_tl		4245211	0					
ANR	4245339	Identifier	tcg_gen_or_tl		4245211	0					
ANR	4245340	ArgumentList	cpu_so		4245211	1					
ANR	4245341	Argument	cpu_so		4245211	0					
ANR	4245342	Identifier	cpu_so		4245211	0					
ANR	4245343	Argument	cpu_so		4245211	1					
ANR	4245344	Identifier	cpu_so		4245211	0					
ANR	4245345	Argument	cpu_ov		4245211	2					
ANR	4245346	Identifier	cpu_ov		4245211	0					
ANR	4245347	ExpressionStatement	tcg_temp_free_i32 ( t0 )	42:4:616:637	4245211	10	True				
ANR	4245348	CallExpression	tcg_temp_free_i32 ( t0 )		4245211	0					
ANR	4245349	Callee	tcg_temp_free_i32		4245211	0					
ANR	4245350	Identifier	tcg_temp_free_i32		4245211	0					
ANR	4245351	ArgumentList	t0		4245211	1					
ANR	4245352	Argument	t0		4245211	0					
ANR	4245353	Identifier	t0		4245211	0					
ANR	4245354	ExpressionStatement	tcg_temp_free_i32 ( t1 )	44:4:644:665	4245211	11	True				
ANR	4245355	CallExpression	tcg_temp_free_i32 ( t1 )		4245211	0					
ANR	4245356	Callee	tcg_temp_free_i32		4245211	0					
ANR	4245357	Identifier	tcg_temp_free_i32		4245211	0					
ANR	4245358	ArgumentList	t1		4245211	1					
ANR	4245359	Argument	t1		4245211	0					
ANR	4245360	Identifier	t1		4245211	0					
ANR	4245361	IfStatement	if ( unlikely ( Rc ( ctx -> opcode ) != 0 ) )		4245211	12					
ANR	4245362	Condition	unlikely ( Rc ( ctx -> opcode ) != 0 )	46:8:676:705	4245211	0	True				
ANR	4245363	CallExpression	unlikely ( Rc ( ctx -> opcode ) != 0 )		4245211	0					
ANR	4245364	Callee	unlikely		4245211	0					
ANR	4245365	Identifier	unlikely		4245211	0					
ANR	4245366	ArgumentList	Rc ( ctx -> opcode ) != 0		4245211	1					
ANR	4245367	Argument	Rc ( ctx -> opcode ) != 0		4245211	0					
ANR	4245368	EqualityExpression	Rc ( ctx -> opcode ) != 0		4245211	0		!=			
ANR	4245369	CallExpression	Rc ( ctx -> opcode )		4245211	0					
ANR	4245370	Callee	Rc		4245211	0					
ANR	4245371	Identifier	Rc		4245211	0					
ANR	4245372	ArgumentList	ctx -> opcode		4245211	1					
ANR	4245373	Argument	ctx -> opcode		4245211	0					
ANR	4245374	PtrMemberAccess	ctx -> opcode		4245211	0					
ANR	4245375	Identifier	ctx		4245211	0					
ANR	4245376	Identifier	opcode		4245211	1					
ANR	4245377	PrimaryExpression	0		4245211	1					
ANR	4245378	Statement	gen_set_Rc0	48:8:717:727	4245211	1	True				
ANR	4245379	Statement	(	48:19:728:728	4245211	13	True				
ANR	4245380	Statement	ctx	48:20:729:731	4245211	14	True				
ANR	4245381	Statement	","	48:23:732:732	4245211	15	True				
ANR	4245382	Statement	cpu_gpr	48:25:734:740	4245211	16	True				
ANR	4245383	Statement	[	48:32:741:741	4245211	17	True				
ANR	4245384	Statement	rD	48:33:742:743	4245211	18	True				
ANR	4245385	Statement	(	48:35:744:744	4245211	19	True				
ANR	4245386	Statement	ctx	48:36:745:747	4245211	20	True				
ANR	4245387	Statement	->	48:39:748:749	4245211	21	True				
ANR	4245388	Statement	opcode	48:41:750:755	4245211	22	True				
ANR	4245389	Statement	)	48:47:756:756	4245211	23	True				
ANR	4245390	Statement	]	48:48:757:757	4245211	24	True				
ANR	4245391	Statement	)	48:49:758:758	4245211	25	True				
ANR	4245392	ReturnType	static void		4245211	1					
ANR	4245393	Identifier	gen_mullwo		4245211	2					
ANR	4245394	ParameterList	DisasContext * ctx		4245211	3					
ANR	4245395	Parameter	DisasContext * ctx	1:23:23:39	4245211	0	True				
ANR	4245396	ParameterType	DisasContext *		4245211	0					
ANR	4245397	Identifier	ctx		4245211	1					
ANR	4245398	CFGEntryNode	ENTRY		4245211		True				
ANR	4245399	CFGExitNode	EXIT		4245211		True				
ANR	4245400	Symbol	unlikely		4245211						
ANR	4245401	Symbol	ctx -> opcode		4245211						
ANR	4245402	Symbol	cpu_so		4245211						
ANR	4245403	Symbol	TCG_COND_NE		4245211						
ANR	4245404	Symbol	ctx		4245211						
ANR	4245405	Symbol	tcg_temp_new_i32		4245211						
ANR	4245406	Symbol	* ctx		4245211						
ANR	4245407	Symbol	cpu_ov		4245211						
ANR	4245408	Symbol	rA		4245211						
ANR	4245409	Symbol	rB		4245211						
ANR	4245410	Symbol	Rc		4245211						
ANR	4245411	Symbol	rD		4245211						
ANR	4245412	Symbol	* rB		4245211						
ANR	4245413	Symbol	* rA		4245211						
ANR	4245414	Symbol	cpu_gpr		4245211						
ANR	4245415	Symbol	* cpu_gpr		4245211						
ANR	4245416	Symbol	* rD		4245211						
ANR	4245417	Symbol	t0		4245211						
ANR	4245418	Symbol	t1		4245211						
