===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 31.9133 seconds

  ----User Time----  ----Wall Time----  ----Name----
    5.1855 ( 11.2%)    5.1855 ( 16.2%)  FIR Parser
   26.8937 ( 58.3%)   16.2373 ( 50.9%)  'firrtl.circuit' Pipeline
    3.2173 (  7.0%)    1.7910 (  5.6%)    'firrtl.module' Pipeline
    2.8686 (  6.2%)    1.5978 (  5.0%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.3486 (  0.8%)    0.1931 (  0.6%)      LowerCHIRRTL
    0.3197 (  0.7%)    0.3197 (  1.0%)    InferWidths
    1.4807 (  3.2%)    1.4807 (  4.6%)    InferResets
    0.0897 (  0.2%)    0.0897 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.1004 (  0.2%)    0.1004 (  0.3%)    PrefixModules
    1.7266 (  3.7%)    1.7266 (  5.4%)    LowerFIRRTLTypes
   11.7846 ( 25.6%)    6.4623 ( 20.2%)    'firrtl.module' Pipeline
    3.9152 (  8.5%)    2.1300 (  6.7%)      ExpandWhens
    7.8694 ( 17.1%)    4.3323 ( 13.6%)      Canonicalizer
    0.3208 (  0.7%)    0.3208 (  1.0%)    Inliner
    1.1683 (  2.5%)    1.1683 (  3.7%)    IMConstProp
    0.0480 (  0.1%)    0.0480 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    4.1792 (  9.1%)    2.4031 (  7.5%)    'firrtl.module' Pipeline
    4.1792 (  9.1%)    2.4031 (  7.5%)      Canonicalizer
    0.2788 (  0.6%)    0.2788 (  0.9%)    CreateSiFiveMetadata
    0.1742 (  0.4%)    0.1742 (  0.5%)    EmitOMIR
    0.0483 (  0.1%)    0.0483 (  0.2%)      (A) circt::firrtl::InstanceGraph
    2.3445 (  5.1%)    2.3445 (  7.3%)  LowerFIRRTLToHW
    1.3030 (  2.8%)    1.3030 (  4.1%)  HWMemSimImpl
    6.7193 ( 14.6%)    3.5520 ( 11.1%)  'hw.module' Pipeline
    0.1762 (  0.4%)    0.0935 (  0.3%)    HWCleanup
    2.1115 (  4.6%)    1.1532 (  3.6%)    CSE
    0.0065 (  0.0%)    0.0034 (  0.0%)      (A) DominanceInfo
    2.6813 (  5.8%)    1.3588 (  4.3%)    Canonicalizer
    0.0138 (  0.0%)    0.0069 (  0.0%)    HWLegalizeModules
    1.6700 (  3.6%)    0.9060 (  2.8%)    PrettifyVerilog
    3.2711 (  7.1%)    3.2711 ( 10.3%)  ExportVerilog
    0.0058 (  0.0%)    0.0058 (  0.0%)  Rest
   46.1217 (100.0%)   31.9133 (100.0%)  Total

{
  totalTime: 31.959,
  maxMemory: 920047616
}
