OpenROAD 41a51eaf4ca2171c92ff38afb91eb37bbd3f36da 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Reading ODB at '/openlane/designs/decoder3to8/runs/run1/tmp/routing/19-fill.odb'…
define_corners Typical
read_liberty -corner Typical /home/rajshekhar/.ciel/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
Reading design constraints file at '/openlane/designs/decoder3to8/runs/run1/tmp/14-decoder3to8.sdc'…
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   decoder3to8
Die area:                 ( 0 0 ) ( 200000 200000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     3453
Number of terminals:      13
Number of snets:          2
Number of nets:           26

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 35.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 18210.
[INFO DRT-0033] mcon shape region query size = 44856.
[INFO DRT-0033] met1 shape region query size = 7104.
[INFO DRT-0033] via shape region query size = 660.
[INFO DRT-0033] met2 shape region query size = 402.
[INFO DRT-0033] via2 shape region query size = 528.
[INFO DRT-0033] met3 shape region query size = 401.
[INFO DRT-0033] via3 shape region query size = 528.
[INFO DRT-0033] met4 shape region query size = 148.
[INFO DRT-0033] via4 shape region query size = 8.
[INFO DRT-0033] met5 shape region query size = 16.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 48 pins.
[INFO DRT-0081]   Complete 17 unique inst patterns.
[INFO DRT-0084]   Complete 23 groups.
#scanned instances     = 3453
#unique  instances     = 35
#stdCellGenAp          = 355
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 239
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 62
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 117.85 (MB), peak = 118.83 (MB)

Number of guides:     213

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 28 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 28 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 57.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 54.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 37.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 5.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 94 vertical wires in 1 frboxes and 59 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 1 vertical wires in 1 frboxes and 6 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 122.15 (MB), peak = 128.89 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 122.15 (MB), peak = 128.89 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 146.42 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 158.13 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 148.65 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 162.82 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 162.82 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 158.60 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 162.47 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 158.46 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 166.70 (MB).
    Completing 100% with 3 violations.
    elapsed time = 00:00:00, memory = 158.45 (MB).
[INFO DRT-0199]   Number of violations = 3.
Viol/Layer        met1   met2
Metal Spacing        2      1
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 158.08 (MB), peak = 495.32 (MB)
Total wire length = 1706 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 827 um.
Total wire length on LAYER met2 = 867 um.
Total wire length on LAYER met3 = 11 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 132.
Up-via summary (total 132):.

----------------------
 FR_MASTERSLICE      0
            li1     62
           met1     65
           met2      5
           met3      0
           met4      0
----------------------
                   132


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 3 violations.
    elapsed time = 00:00:00, memory = 153.21 (MB).
    Completing 20% with 3 violations.
    elapsed time = 00:00:00, memory = 160.18 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:00, memory = 166.19 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:00, memory = 166.19 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:00, memory = 165.72 (MB).
    Completing 60% with 3 violations.
    elapsed time = 00:00:00, memory = 168.25 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 158.70 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 162.82 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 164.26 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 160.03 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 164.05 (MB), peak = 495.36 (MB)
Total wire length = 1704 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 833 um.
Total wire length on LAYER met2 = 860 um.
Total wire length on LAYER met3 = 11 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 131.
Up-via summary (total 131):.

----------------------
 FR_MASTERSLICE      0
            li1     62
           met1     64
           met2      5
           met3      0
           met4      0
----------------------
                   131


[INFO DRT-0198] Complete detail routing.
Total wire length = 1704 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 833 um.
Total wire length on LAYER met2 = 860 um.
Total wire length on LAYER met3 = 11 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 131.
Up-via summary (total 131):.

----------------------
 FR_MASTERSLICE      0
            li1     62
           met1     64
           met2      5
           met3      0
           met4      0
----------------------
                   131


[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:02, memory = 164.05 (MB), peak = 495.36 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/decoder3to8/runs/run1//results/routing/decoder3to8.odb'…
Writing netlist to '/openlane/designs/decoder3to8/runs/run1//results/routing/decoder3to8.nl.v'…
Writing powered netlist to '/openlane/designs/decoder3to8/runs/run1//results/routing/decoder3to8.pnl.v'…
Writing layout to '/openlane/designs/decoder3to8/runs/run1//results/routing/decoder3to8.def'…
