--------------------------------------------------------------------------------
Release 14.2 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml fpga_top.twx fpga_top.ncd -o fpga_top.twr fpga_top.pcf -ucf
synplicity.ucf

Design file:              fpga_top.ncd
Physical constraint file: fpga_top.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2012-07-09, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_PHY_RXCLK = PERIOD TIMEGRP "PHY_RXCLK" 7.7 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 152 paths analyzed, 100 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.637ns.
--------------------------------------------------------------------------------

Paths for end point gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD7), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/RXdataDelayReg[7] (FF)
  Destination:          gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac (CPU)
  Requirement:          7.700ns
  Data Path Delay:      7.693ns (Levels of Logic = 0)
  Clock Path Skew:      0.091ns (1.598 - 1.507)
  Source Clock:         gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethRXclock rising at 0.000ns
  Destination Clock:    gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethRXclock rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/RXdataDelayReg[7] to gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X0Y189.Q1         Tickq                 0.517   gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/RXdataDelayReg[7]
                                                           gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/RXdataDelayReg[7]
    TEMAC_X0Y0.PHYEMAC0RXD7  net (fanout=1)        6.926   gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/RXdataDelayReg[7]
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacdck_RXD           0.250   gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac
                                                           gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          7.693ns (0.767ns logic, 6.926ns route)
                                                           (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------

Paths for end point gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.519ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/RXdataDelayReg[4] (FF)
  Destination:          gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac (CPU)
  Requirement:          7.700ns
  Data Path Delay:      7.231ns (Levels of Logic = 0)
  Clock Path Skew:      0.085ns (1.598 - 1.513)
  Source Clock:         gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethRXclock rising at 0.000ns
  Destination Clock:    gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethRXclock rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/RXdataDelayReg[4] to gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X0Y194.Q1         Tickq                 0.517   gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/RXdataDelayReg[4]
                                                           gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/RXdataDelayReg[4]
    TEMAC_X0Y0.PHYEMAC0RXD4  net (fanout=1)        6.464   gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/RXdataDelayReg[4]
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacdck_RXD           0.250   gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac
                                                           gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          7.231ns (0.767ns logic, 6.464ns route)
                                                           (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------

Paths for end point gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD0), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.731ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/RXdataDelayReg[0] (FF)
  Destination:          gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac (CPU)
  Requirement:          7.700ns
  Data Path Delay:      7.016ns (Levels of Logic = 0)
  Clock Path Skew:      0.082ns (1.598 - 1.516)
  Source Clock:         gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethRXclock rising at 0.000ns
  Destination Clock:    gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethRXclock rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/RXdataDelayReg[0] to gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X0Y198.Q1         Tickq                 0.517   gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/RXdataDelayReg[0]
                                                           gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/RXdataDelayReg[0]
    TEMAC_X0Y0.PHYEMAC0RXD0  net (fanout=1)        6.249   gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/RXdataDelayReg[0]
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacdck_RXD           0.250   gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac
                                                           gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          7.016ns (0.767ns logic, 6.249ns route)
                                                           (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_PHY_RXCLK = PERIOD TIMEGRP "PHY_RXCLK" 7.7 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rxfifo (RAMB36_X4Y19.DIADIL14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.239ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rx_shf_data[14] (FF)
  Destination:          gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rxfifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.428ns (Levels of Logic = 0)
  Clock Path Skew:      0.189ns (0.858 - 0.669)
  Source Clock:         gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethRXclock rising at 7.700ns
  Destination Clock:    gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethRXclock rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rx_shf_data[14] to gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rxfifo
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X107Y95.CQ        Tcko                  0.414   gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rx_shf_data[15]
                                                          gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rx_shf_data[14]
    RAMB36_X4Y19.DIADIL14   net (fanout=2)        0.300   gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rx_shf_data[14]
    RAMB36_X4Y19.CLKBWRCLKL Trckd_DI    (-Th)     0.286   gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rxfifo
                                                          gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rxfifo
    ----------------------------------------------------  ---------------------------
    Total                                         0.428ns (0.128ns logic, 0.300ns route)
                                                          (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Paths for end point gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rxfifo (RAMB36_X4Y19.DIBDIL2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.245ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rx_shf_data[18] (FF)
  Destination:          gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rxfifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 0)
  Clock Path Skew:      0.193ns (0.858 - 0.665)
  Source Clock:         gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethRXclock rising at 7.700ns
  Destination Clock:    gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethRXclock rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rx_shf_data[18] to gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rxfifo
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X107Y94.CQ        Tcko                  0.414   gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rx_shf_data[19]
                                                          gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rx_shf_data[18]
    RAMB36_X4Y19.DIBDIL2    net (fanout=2)        0.310   gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rx_shf_data[18]
    RAMB36_X4Y19.CLKBWRCLKL Trckd_DI    (-Th)     0.286   gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rxfifo
                                                          gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rxfifo
    ----------------------------------------------------  ---------------------------
    Total                                         0.438ns (0.128ns logic, 0.310ns route)
                                                          (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------

Paths for end point gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rxfifo (RAMB36_X4Y19.DIBDIL3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.362ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rx_shf_data[19] (FF)
  Destination:          gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rxfifo (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.555ns (Levels of Logic = 0)
  Clock Path Skew:      0.193ns (0.858 - 0.665)
  Source Clock:         gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethRXclock rising at 7.700ns
  Destination Clock:    gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethRXclock rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rx_shf_data[19] to gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rxfifo
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X107Y94.DQ        Tcko                  0.414   gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rx_shf_data[19]
                                                          gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rx_shf_data[19]
    RAMB36_X4Y19.DIBDIL3    net (fanout=2)        0.427   gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rx_shf_data[19]
    RAMB36_X4Y19.CLKBWRCLKL Trckd_DI    (-Th)     0.286   gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rxfifo
                                                          gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rxfifo
    ----------------------------------------------------  ---------------------------
    Total                                         0.555ns (0.128ns logic, 0.427ns route)
                                                          (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PHY_RXCLK = PERIOD TIMEGRP "PHY_RXCLK" 7.7 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.478ns (period - min period limit)
  Period: 7.700ns
  Min period limit: 2.222ns (450.045MHz) (Trper_WRCLK)
  Physical resource: gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rxfifo/WRCLK
  Logical resource: gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rxfifo/WRCLK
  Location pin: RAMB36_X4Y19.CLKBWRCLKL
  Clock network: gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethRXclock
--------------------------------------------------------------------------------
Slack: 6.034ns (period - min period limit)
  Period: 7.700ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/bufgClientRx/I0
  Logical resource: gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/bufgClientRx/I0
  Location pin: BUFGCTRL_X0Y30.I0
  Clock network: gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/RXclockDelay
--------------------------------------------------------------------------------
Slack: 6.646ns (period - (min low pulse limit / (low pulse / period)))
  Period: 7.700ns
  Low pulse: 3.850ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rx_byte_count[1]/SR
  Logical resource: gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/rx_byte_count[0]/SR
  Location pin: SLICE_X107Y93.SR
  Clock network: eth_rst
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkin_p = PERIOD TIMEGRP "clkin_p" 9.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.332ns.
--------------------------------------------------------------------------------

Paths for end point gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/dfs_rst_dly_0[0] (SLICE_X67Y61.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_rst_dly_0[1] (FF)
  Destination:          gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/dfs_rst_dly_0[0] (FF)
  Requirement:          9.500ns
  Data Path Delay:      0.930ns (Levels of Logic = 0)
  Clock Path Skew:      -0.322ns (0.555 - 0.877)
  Source Clock:         clk_p rising at 0.000ns
  Destination Clock:    clk_p rising at 9.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_rst_dly_0[1] to gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/dfs_rst_dly_0[0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y67.AQ      Tcko                  0.450   gen_eth_dma_master.gigaeth.genblk87.genblk88.macgmii.dfs_rst_dly_0[2]
                                                       gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_rst_dly_0[1]
    SLICE_X67Y61.AX      net (fanout=1)        0.488   gen_gclk_rst.gen_clk.genblk47.genblk48.xcv5_gen_clk.dfs_rst_dly_0[1]
    SLICE_X67Y61.CLK     Tdick                -0.008   gen_gclk_rst.gen_clk.genblk47.genblk48.xcv5_gen_clk.dfs_rst_dly[3]
                                                       gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/dfs_rst_dly_0[0]
    -------------------------------------------------  ---------------------------
    Total                                      0.930ns (0.442ns logic, 0.488ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------

Paths for end point gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_rst_dly_0[1] (SLICE_X66Y67.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.509ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/dfs_rst_dly_0[2] (FF)
  Destination:          gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_rst_dly_0[1] (FF)
  Requirement:          9.500ns
  Data Path Delay:      0.956ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_p rising at 0.000ns
  Destination Clock:    clk_p rising at 9.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/dfs_rst_dly_0[2] to gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_rst_dly_0[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y67.BQ      Tcko                  0.450   gen_eth_dma_master.gigaeth.genblk87.genblk88.macgmii.dfs_rst_dly_0[2]
                                                       gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/dfs_rst_dly_0[2]
    SLICE_X66Y67.AX      net (fanout=1)        0.514   gen_eth_dma_master.gigaeth.genblk87.genblk88.macgmii.dfs_rst_dly_0[2]
    SLICE_X66Y67.CLK     Tdick                -0.008   gen_eth_dma_master.gigaeth.genblk87.genblk88.macgmii.dfs_rst_dly_0[2]
                                                       gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_rst_dly_0[1]
    -------------------------------------------------  ---------------------------
    Total                                      0.956ns (0.442ns logic, 0.514ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------

Paths for end point gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/dfs_rst_dly_0[2] (SLICE_X66Y67.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.735ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_rst_dly[3] (FF)
  Destination:          gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/dfs_rst_dly_0[2] (FF)
  Requirement:          9.500ns
  Data Path Delay:      0.949ns (Levels of Logic = 0)
  Clock Path Skew:      0.219ns (0.816 - 0.597)
  Source Clock:         clk_p rising at 0.000ns
  Destination Clock:    clk_p rising at 9.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_rst_dly[3] to gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/dfs_rst_dly_0[2]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y61.BQ      Tcko                  0.450   gen_gclk_rst.gen_clk.genblk47.genblk48.xcv5_gen_clk.dfs_rst_dly[3]
                                                       gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_rst_dly[3]
    SLICE_X66Y67.BX      net (fanout=1)        0.510   gen_gclk_rst.gen_clk.genblk47.genblk48.xcv5_gen_clk.dfs_rst_dly[3]
    SLICE_X66Y67.CLK     Tdick                -0.011   gen_eth_dma_master.gigaeth.genblk87.genblk88.macgmii.dfs_rst_dly_0[2]
                                                       gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/dfs_rst_dly_0[2]
    -------------------------------------------------  ---------------------------
    Total                                      0.949ns (0.439ns logic, 0.510ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkin_p = PERIOD TIMEGRP "clkin_p" 9.5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/dfs_rst_dly_0[2] (SLICE_X66Y67.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.330ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_rst_dly[3] (FF)
  Destination:          gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/dfs_rst_dly_0[2] (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.652ns (Levels of Logic = 0)
  Clock Path Skew:      0.322ns (0.877 - 0.555)
  Source Clock:         clk_p rising at 9.500ns
  Destination Clock:    clk_p rising at 9.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_rst_dly[3] to gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/dfs_rst_dly_0[2]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y61.BQ      Tcko                  0.414   gen_gclk_rst.gen_clk.genblk47.genblk48.xcv5_gen_clk.dfs_rst_dly[3]
                                                       gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_rst_dly[3]
    SLICE_X66Y67.BX      net (fanout=1)        0.469   gen_gclk_rst.gen_clk.genblk47.genblk48.xcv5_gen_clk.dfs_rst_dly[3]
    SLICE_X66Y67.CLK     Tckdi       (-Th)     0.231   gen_eth_dma_master.gigaeth.genblk87.genblk88.macgmii.dfs_rst_dly_0[2]
                                                       gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/dfs_rst_dly_0[2]
    -------------------------------------------------  ---------------------------
    Total                                      0.652ns (0.183ns logic, 0.469ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------

Paths for end point gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_rst_dly_0[1] (SLICE_X66Y67.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.658ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/dfs_rst_dly_0[2] (FF)
  Destination:          gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_rst_dly_0[1] (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.658ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_p rising at 9.500ns
  Destination Clock:    clk_p rising at 9.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/dfs_rst_dly_0[2] to gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_rst_dly_0[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y67.BQ      Tcko                  0.414   gen_eth_dma_master.gigaeth.genblk87.genblk88.macgmii.dfs_rst_dly_0[2]
                                                       gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/dfs_rst_dly_0[2]
    SLICE_X66Y67.AX      net (fanout=1)        0.473   gen_eth_dma_master.gigaeth.genblk87.genblk88.macgmii.dfs_rst_dly_0[2]
    SLICE_X66Y67.CLK     Tckdi       (-Th)     0.229   gen_eth_dma_master.gigaeth.genblk87.genblk88.macgmii.dfs_rst_dly_0[2]
                                                       gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_rst_dly_0[1]
    -------------------------------------------------  ---------------------------
    Total                                      0.658ns (0.185ns logic, 0.473ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------

Paths for end point gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/dfs_rst_dly_0[0] (SLICE_X67Y61.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.853ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_rst_dly_0[1] (FF)
  Destination:          gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/dfs_rst_dly_0[0] (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.634ns (Levels of Logic = 0)
  Clock Path Skew:      -0.219ns (0.597 - 0.816)
  Source Clock:         clk_p rising at 9.500ns
  Destination Clock:    clk_p rising at 9.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_rst_dly_0[1] to gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/dfs_rst_dly_0[0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y67.AQ      Tcko                  0.414   gen_eth_dma_master.gigaeth.genblk87.genblk88.macgmii.dfs_rst_dly_0[2]
                                                       gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_rst_dly_0[1]
    SLICE_X67Y61.AX      net (fanout=1)        0.449   gen_gclk_rst.gen_clk.genblk47.genblk48.xcv5_gen_clk.dfs_rst_dly_0[1]
    SLICE_X67Y61.CLK     Tckdi       (-Th)     0.229   gen_gclk_rst.gen_clk.genblk47.genblk48.xcv5_gen_clk.dfs_rst_dly[3]
                                                       gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/dfs_rst_dly_0[0]
    -------------------------------------------------  ---------------------------
    Total                                      0.634ns (0.185ns logic, 0.449ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkin_p = PERIOD TIMEGRP "clkin_p" 9.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.168ns (period - min period limit)
  Period: 9.500ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpc)
  Physical resource: gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/genblk0.genblk1.clk_dfs/DCM_ADV/CLKIN
  Logical resource: gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/genblk0.genblk1.clk_dfs/DCM_ADV/CLKIN
  Location pin: DCM_ADV_X0Y0.CLKIN
  Clock network: clk_p
--------------------------------------------------------------------------------
Slack: 1.168ns (period - min period limit)
  Period: 9.500ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpco)
  Physical resource: gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/genblk0.genblk1.clk_dfs/DCM_ADV/CLK0
  Logical resource: gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/genblk0.genblk1.clk_dfs/DCM_ADV/CLK0
  Location pin: DCM_ADV_X0Y0.CLK0
  Clock network: gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_clk0
--------------------------------------------------------------------------------
Slack: 2.556ns (period - min period limit)
  Period: 4.222ns
  Min period limit: 1.666ns (600.240MHz) (Tpllper_CLKOUT)
  Physical resource: gen_gclk_rst/gen_dram_clk/genblk49.genblk50.genblk51.xcv5_gen_dram_clk_bee3/clkBPLL/PLL_ADV/CLKOUT0
  Logical resource: gen_gclk_rst/gen_dram_clk/genblk49.genblk50.genblk51.xcv5_gen_dram_clk_bee3/clkBPLL/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y0.CLKOUT0
  Clock network: gen_gclk_rst/gen_dram_clk/genblk49.genblk50.genblk51.xcv5_gen_dram_clk_bee3/MCLKx
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dfs_clkfx = PERIOD       
  TIMEGRP         
"gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dfs_clkfx"         
TS_clkin_p / 0.9 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.000ns.
--------------------------------------------------------------------------------

Paths for end point gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[1] (SLICE_X50Y83.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.450ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[2] (FF)
  Destination:          gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[1] (FF)
  Requirement:          10.555ns
  Data Path Delay:      0.928ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_clkfx_b rising at 0.000ns
  Destination Clock:    gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_clkfx_b rising at 10.555ns
  Clock Uncertainty:    0.177ns

  Clock Uncertainty:          0.177ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.283ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[2] to gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y83.CQ      Tcko                  0.450   gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[3]
                                                       gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[2]
    SLICE_X50Y83.BX      net (fanout=1)        0.489   gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[2]
    SLICE_X50Y83.CLK     Tdick                -0.011   gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[3]
                                                       gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[1]
    -------------------------------------------------  ---------------------------
    Total                                      0.928ns (0.439ns logic, 0.489ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------

Paths for end point gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly_0[0] (SLICE_X50Y83.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[1] (FF)
  Destination:          gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly_0[0] (FF)
  Requirement:          10.555ns
  Data Path Delay:      0.782ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_clkfx_b rising at 0.000ns
  Destination Clock:    gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_clkfx_b rising at 10.555ns
  Clock Uncertainty:    0.177ns

  Clock Uncertainty:          0.177ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.283ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[1] to gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly_0[0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y83.BQ      Tcko                  0.450   gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[3]
                                                       gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[1]
    SLICE_X50Y83.AX      net (fanout=1)        0.340   gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[1]
    SLICE_X50Y83.CLK     Tdick                -0.008   gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[3]
                                                       gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly_0[0]
    -------------------------------------------------  ---------------------------
    Total                                      0.782ns (0.442ns logic, 0.340ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------

Paths for end point gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[2] (SLICE_X50Y83.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[3] (FF)
  Destination:          gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[2] (FF)
  Requirement:          10.555ns
  Data Path Delay:      0.765ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_clkfx_b rising at 0.000ns
  Destination Clock:    gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_clkfx_b rising at 10.555ns
  Clock Uncertainty:    0.177ns

  Clock Uncertainty:          0.177ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.283ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[3] to gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[2]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y83.DQ      Tcko                  0.450   gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[3]
                                                       gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[3]
    SLICE_X50Y83.CX      net (fanout=1)        0.311   gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[3]
    SLICE_X50Y83.CLK     Tdick                 0.004   gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[3]
                                                       gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[2]
    -------------------------------------------------  ---------------------------
    Total                                      0.765ns (0.454ns logic, 0.311ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dfs_clkfx = PERIOD
        TIMEGRP
        "gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dfs_clkfx"
        TS_clkin_p / 0.9 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[2] (SLICE_X50Y83.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.483ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[3] (FF)
  Destination:          gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[2] (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.483ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_clkfx_b rising at 0.000ns
  Destination Clock:    gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_clkfx_b rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[3] to gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[2]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y83.DQ      Tcko                  0.414   gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[3]
                                                       gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[3]
    SLICE_X50Y83.CX      net (fanout=1)        0.287   gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[3]
    SLICE_X50Y83.CLK     Tckdi       (-Th)     0.218   gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[3]
                                                       gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[2]
    -------------------------------------------------  ---------------------------
    Total                                      0.483ns (0.196ns logic, 0.287ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------

Paths for end point gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly_0[0] (SLICE_X50Y83.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.498ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[1] (FF)
  Destination:          gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly_0[0] (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.498ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_clkfx_b rising at 0.000ns
  Destination Clock:    gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_clkfx_b rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[1] to gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly_0[0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y83.BQ      Tcko                  0.414   gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[3]
                                                       gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[1]
    SLICE_X50Y83.AX      net (fanout=1)        0.313   gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[1]
    SLICE_X50Y83.CLK     Tckdi       (-Th)     0.229   gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[3]
                                                       gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly_0[0]
    -------------------------------------------------  ---------------------------
    Total                                      0.498ns (0.185ns logic, 0.313ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------

Paths for end point gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[1] (SLICE_X50Y83.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.633ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[2] (FF)
  Destination:          gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[1] (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.633ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_clkfx_b rising at 0.000ns
  Destination Clock:    gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_clkfx_b rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[2] to gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y83.CQ      Tcko                  0.414   gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[3]
                                                       gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[2]
    SLICE_X50Y83.BX      net (fanout=1)        0.450   gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[2]
    SLICE_X50Y83.CLK     Tckdi       (-Th)     0.231   gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[3]
                                                       gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_rst_dly[1]
    -------------------------------------------------  ---------------------------
    Total                                      0.633ns (0.183ns logic, 0.450ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dfs_clkfx = PERIOD
        TIMEGRP
        "gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dfs_clkfx"
        TS_clkin_p / 0.9 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.111ns (period - min period limit)
  Period: 5.277ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpco)
  Physical resource: gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/genblk0.genblk3.clk_dll/DCM_ADV/CLK2X
  Logical resource: gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/genblk0.genblk3.clk_dll/DCM_ADV/CLK2X
  Location pin: DCM_ADV_X0Y11.CLK2X
  Clock network: gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_clk2x
--------------------------------------------------------------------------------
Slack: 2.223ns (period - min period limit)
  Period: 10.555ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpc)
  Physical resource: gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/genblk0.genblk3.clk_dll/DCM_ADV/CLKIN
  Logical resource: gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/genblk0.genblk3.clk_dll/DCM_ADV/CLKIN
  Location pin: DCM_ADV_X0Y11.CLKIN
  Clock network: gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dfs_clkfx_b
--------------------------------------------------------------------------------
Slack: 2.223ns (period - min period limit)
  Period: 10.555ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpco)
  Physical resource: gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/genblk0.genblk3.clk_dll/DCM_ADV/CLK0
  Logical resource: gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/genblk0.genblk3.clk_dll/DCM_ADV/CLK0
  Location pin: DCM_ADV_X0Y11.CLK0
  Clock network: gen_gclk_rst/gen_clk/genblk47.genblk48.xcv5_gen_clk/dll_clk0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_M
CLKx         = PERIOD TIMEGRP         
"gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_MCL
Kx"         TS_clkin_p / 2.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 169 paths analyzed, 165 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.856ns.
--------------------------------------------------------------------------------

Paths for end point gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/dqsPad0/oddr_dqs (OLOGIC_X0Y63.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.183ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/ChangeDQS (FF)
  Destination:          gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/dqsPad0/oddr_dqs (FF)
  Requirement:          2.111ns
  Data Path Delay:      1.817ns (Levels of Logic = 0)
  Clock Path Skew:      -0.036ns (0.706 - 0.742)
  Source Clock:         bufM rising at 0.000ns
  Destination Clock:    bufM falling at 2.111ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/ChangeDQS to gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/dqsPad0/oddr_dqs
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y39.AQ       Tcko                  0.450   gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/preDQSenL
                                                       gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/ChangeDQS
    OLOGIC_X0Y63.D1      net (fanout=2)        0.933   gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/ChangeDQS
    OLOGIC_X0Y63.CLK     Todck                 0.434   gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/dqsPad0/dqsOut
                                                       gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/dqsPad0/oddr_dqs
    -------------------------------------------------  ---------------------------
    Total                                      1.817ns (0.884ns logic, 0.933ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/dqsPad0/oddr_dqs/N4 (OLOGIC_X0Y62.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.183ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/ChangeDQS (FF)
  Destination:          gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/dqsPad0/oddr_dqs/N4 (FF)
  Requirement:          2.111ns
  Data Path Delay:      1.817ns (Levels of Logic = 0)
  Clock Path Skew:      -0.036ns (0.706 - 0.742)
  Source Clock:         bufM rising at 0.000ns
  Destination Clock:    bufM falling at 2.111ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/ChangeDQS to gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/dqsPad0/oddr_dqs/N4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y39.AQ       Tcko                  0.450   gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/preDQSenL
                                                       gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/ChangeDQS
    OLOGIC_X0Y62.D1      net (fanout=2)        0.933   gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/ChangeDQS
    OLOGIC_X0Y62.CLK     Todck                 0.434   gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/dqsPad0/oddr_dqs/N4
                                                       gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/dqsPad0/oddr_dqs/N4
    -------------------------------------------------  ---------------------------
    Total                                      1.817ns (0.884ns logic, 0.933ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/dqsPad0/DQSenL (OLOGIC_X0Y63.T1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/preDQSenL (FF)
  Destination:          gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/dqsPad0/DQSenL (FF)
  Requirement:          2.111ns
  Data Path Delay:      1.632ns (Levels of Logic = 0)
  Clock Path Skew:      -0.036ns (0.706 - 0.742)
  Source Clock:         bufM rising at 0.000ns
  Destination Clock:    bufM falling at 2.111ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/preDQSenL to gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/dqsPad0/DQSenL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y39.DQ       Tcko                  0.450   gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/preDQSenL
                                                       gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/preDQSenL
    OLOGIC_X0Y63.T1      net (fanout=2)        0.772   gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/preDQSenL
    OLOGIC_X0Y63.CLK     Totck                 0.410   gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/dqsPad0/dqsOut
                                                       gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/dqsPad0/DQSenL
    -------------------------------------------------  ---------------------------
    Total                                      1.632ns (0.860ns logic, 0.772ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_MCLKx
        = PERIOD TIMEGRP
        "gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_MCLKx"
        TS_clkin_p / 2.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point gen_bee3mem/ddr/cmdd1[0] (SLICE_X48Y122.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_bee3mem/ddr/altCmd[0] (FF)
  Destination:          gen_bee3mem/ddr/cmdd1[0] (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.783ns (Levels of Logic = 1)
  Clock Path Skew:      0.195ns (3.626 - 3.431)
  Source Clock:         bufc rising at 0.000ns
  Destination Clock:    bufM rising at 0.000ns
  Clock Uncertainty:    0.203ns

  Clock Uncertainty:          0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: gen_bee3mem/ddr/altCmd[0] to gen_bee3mem/ddr/cmdd1[0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y122.AQ     Tcko                  0.414   gen_bee3mem/ddr/altCmd[2]
                                                       gen_bee3mem/ddr/altCmd[0]
    SLICE_X48Y122.A6     net (fanout=1)        0.588   gen_bee3mem/ddr/altCmd[0]
    SLICE_X48Y122.CLK    Tah         (-Th)     0.219   gen_bee3mem/ddr/cmdd1[2]
                                                       gen_bee3mem/ddr/cmdd1_4[0]
                                                       gen_bee3mem/ddr/cmdd1[0]
    -------------------------------------------------  ---------------------------
    Total                                      0.783ns (0.195ns logic, 0.588ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------

Paths for end point gen_gclk_rst/gen_dram_clk/genblk49.genblk50.genblk51.xcv5_gen_dram_clk_bee3/rst0_sync_r[5] (SLICE_X25Y105.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.467ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_gclk_rst/gen_dram_clk/genblk49.genblk50.genblk51.xcv5_gen_dram_clk_bee3/rst0_sync_r[6] (FF)
  Destination:          gen_gclk_rst/gen_dram_clk/genblk49.genblk50.genblk51.xcv5_gen_dram_clk_bee3/rst0_sync_r[5] (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.467ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         bufM rising at 4.222ns
  Destination Clock:    bufM rising at 4.222ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: gen_gclk_rst/gen_dram_clk/genblk49.genblk50.genblk51.xcv5_gen_dram_clk_bee3/rst0_sync_r[6] to gen_gclk_rst/gen_dram_clk/genblk49.genblk50.genblk51.xcv5_gen_dram_clk_bee3/rst0_sync_r[5]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y105.BQ     Tcko                  0.414   gen_gclk_rst/gen_dram_clk/genblk49.genblk50.genblk51.xcv5_gen_dram_clk_bee3/rst0_sync_r[8]
                                                       gen_gclk_rst/gen_dram_clk/genblk49.genblk50.genblk51.xcv5_gen_dram_clk_bee3/rst0_sync_r[6]
    SLICE_X25Y105.AX     net (fanout=1)        0.282   gen_gclk_rst/gen_dram_clk/genblk49.genblk50.genblk51.xcv5_gen_dram_clk_bee3/rst0_sync_r[6]
    SLICE_X25Y105.CLK    Tckdi       (-Th)     0.229   gen_gclk_rst/gen_dram_clk/genblk49.genblk50.genblk51.xcv5_gen_dram_clk_bee3/rst0_sync_r[8]
                                                       gen_gclk_rst/gen_dram_clk/genblk49.genblk50.genblk51.xcv5_gen_dram_clk_bee3/rst0_sync_r[5]
    -------------------------------------------------  ---------------------------
    Total                                      0.467ns (0.185ns logic, 0.282ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------

Paths for end point gen_bee3mem/ddr/odtd2 (SLICE_X17Y129.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.468ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_bee3mem/ddr/odtd1 (FF)
  Destination:          gen_bee3mem/ddr/odtd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.468ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         bufM rising at 4.222ns
  Destination Clock:    bufM rising at 4.222ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: gen_bee3mem/ddr/odtd1 to gen_bee3mem/ddr/odtd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y129.AQ     Tcko                  0.414   gen_bee3mem/ddr/odtd4
                                                       gen_bee3mem/ddr/odtd1
    SLICE_X17Y129.BX     net (fanout=1)        0.285   gen_bee3mem/ddr/odtd1
    SLICE_X17Y129.CLK    Tckdi       (-Th)     0.231   gen_bee3mem/ddr/odtd4
                                                       gen_bee3mem/ddr/odtd2
    -------------------------------------------------  ---------------------------
    Total                                      0.468ns (0.183ns logic, 0.285ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_MCLKx
        = PERIOD TIMEGRP
        "gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_MCLKx"
        TS_clkin_p / 2.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.556ns (period - min period limit)
  Period: 4.222ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: gen_gclk_rst/gen_dram_clk/genblk49.genblk50.genblk51.xcv5_gen_dram_clk_bee3/bufM/I0
  Logical resource: gen_gclk_rst/gen_dram_clk/genblk49.genblk50.genblk51.xcv5_gen_dram_clk_bee3/bufM/I0
  Location pin: BUFGCTRL_X0Y1.I0
  Clock network: gen_gclk_rst/gen_dram_clk/genblk49.genblk50.genblk51.xcv5_gen_dram_clk_bee3/MCLKx
--------------------------------------------------------------------------------
Slack: 3.168ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.222ns
  Low pulse: 2.111ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: gen_gclk_rst/gen_dram_clk/genblk49.genblk50.genblk51.xcv5_gen_dram_clk_bee3/rst0_sync_r[12]/SR
  Logical resource: gen_gclk_rst/gen_dram_clk/genblk49.genblk50.genblk51.xcv5_gen_dram_clk_bee3/rst0_sync_r[9]/SR
  Location pin: SLICE_X18Y95.SR
  Clock network: gen_gclk_rst/gen_dram_clk/genblk49.genblk50.genblk51.xcv5_gen_dram_clk_bee3/N_1275_i
--------------------------------------------------------------------------------
Slack: 3.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.222ns
  High pulse: 2.111ns
  High pulse limit: 0.527ns (Trpw)
  Physical resource: gen_gclk_rst/gen_dram_clk/genblk49.genblk50.genblk51.xcv5_gen_dram_clk_bee3/rst0_sync_r[12]/SR
  Logical resource: gen_gclk_rst/gen_dram_clk/genblk49.genblk50.genblk51.xcv5_gen_dram_clk_bee3/rst0_sync_r[9]/SR
  Location pin: SLICE_X18Y95.SR
  Clock network: gen_gclk_rst/gen_dram_clk/genblk49.genblk50.genblk51.xcv5_gen_dram_clk_bee3/N_1275_i
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_M
CLK90x         = PERIOD TIMEGRP         
"gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_MCL
K90x"         TS_clkin_p / 2.25 PHASE 1.05555556 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 11476 paths analyzed, 2918 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.009ns.
--------------------------------------------------------------------------------

Paths for end point gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/WW[5] (SLICE_X10Y134.D6), 103 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/WriteRBtimed1 (FF)
  Destination:          gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/WW[5] (FF)
  Requirement:          4.222ns
  Data Path Delay:      3.918ns (Levels of Logic = 5)
  Clock Path Skew:      -0.016ns (0.669 - 0.685)
  Source Clock:         bufM90 rising at 1.055ns
  Destination Clock:    bufM90 rising at 5.277ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/WriteRBtimed1 to gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/WW[5]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y128.AQ      Tcko                  0.471   gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/WriteRBtimed1
                                                       gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/WriteRBtimed1
    SLICE_X10Y135.C5     net (fanout=15)       1.209   gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/WriteRBtimed1
    SLICE_X10Y135.C      Tilo                  0.094   gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/State_1[5]
                                                       gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/WW_2_sqmuxa_1_0
    SLICE_X10Y135.D5     net (fanout=7)        0.263   gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/WW_2_sqmuxa_1
    SLICE_X10Y135.D      Tilo                  0.094   gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/State_1[5]
                                                       gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/State_1_0_RNIA1BM[5]
    SLICE_X11Y134.BX     net (fanout=4)        0.631   gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/State_1_0_RNIA1BM[5]
    SLICE_X11Y134.COUT   Tbxcy                 0.346   gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/un1_WW_cry_3/O
                                                       gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/un1_WW_cry_3
    SLICE_X11Y135.CIN    net (fanout=1)        0.000   gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/un1_WW_cry_3/O
    SLICE_X11Y135.BMUX   Tcinb                 0.335   gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/State_2[5]
                                                       gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/un1_WW_s_5
    SLICE_X10Y134.D6     net (fanout=1)        0.447   gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/un1_WW[5]
    SLICE_X10Y134.CLK    Tas                   0.028   gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/WW[5]
                                                       gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/WW_RNO[5]
                                                       gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/WW[5]
    -------------------------------------------------  ---------------------------
    Total                                      3.918ns (1.368ns logic, 2.550ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.327ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/M90ResetX_2 (FF)
  Destination:          gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/WW[5] (FF)
  Requirement:          4.222ns
  Data Path Delay:      3.812ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.669 - 0.677)
  Source Clock:         bufM90 rising at 1.055ns
  Destination Clock:    bufM90 rising at 5.277ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/M90ResetX_2 to gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/WW[5]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y130.BQ      Tcko                  0.450   gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/M90ResetX_4
                                                       gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/M90ResetX_2
    SLICE_X10Y135.C4     net (fanout=9)        1.124   gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/M90ResetX_2
    SLICE_X10Y135.C      Tilo                  0.094   gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/State_1[5]
                                                       gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/WW_2_sqmuxa_1_0
    SLICE_X10Y135.D5     net (fanout=7)        0.263   gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/WW_2_sqmuxa_1
    SLICE_X10Y135.D      Tilo                  0.094   gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/State_1[5]
                                                       gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/State_1_0_RNIA1BM[5]
    SLICE_X11Y134.BX     net (fanout=4)        0.631   gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/State_1_0_RNIA1BM[5]
    SLICE_X11Y134.COUT   Tbxcy                 0.346   gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/un1_WW_cry_3/O
                                                       gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/un1_WW_cry_3
    SLICE_X11Y135.CIN    net (fanout=1)        0.000   gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/un1_WW_cry_3/O
    SLICE_X11Y135.BMUX   Tcinb                 0.335   gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/State_2[5]
                                                       gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/un1_WW_s_5
    SLICE_X10Y134.D6     net (fanout=1)        0.447   gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/un1_WW[5]
    SLICE_X10Y134.CLK    Tas                   0.028   gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/WW[5]
                                                       gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/WW_RNO[5]
                                                       gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/WW[5]
    -------------------------------------------------  ---------------------------
    Total                                      3.812ns (1.347ns logic, 2.465ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/DlyCnt_ret (FF)
  Destination:          gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/WW[5] (FF)
  Requirement:          4.222ns
  Data Path Delay:      3.761ns (Levels of Logic = 4)
  Clock Path Skew:      -0.022ns (0.669 - 0.691)
  Source Clock:         bufM90 rising at 1.055ns
  Destination Clock:    bufM90 rising at 5.277ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/DlyCnt_ret to gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/WW[5]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y137.CQ     Tcko                  0.450   gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/DlyCnt_ret
                                                       gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/DlyCnt_ret
    SLICE_X10Y135.D1     net (fanout=16)       1.430   gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/DlyCnt_ret
    SLICE_X10Y135.D      Tilo                  0.094   gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/State_1[5]
                                                       gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/State_1_0_RNIA1BM[5]
    SLICE_X11Y134.BX     net (fanout=4)        0.631   gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/State_1_0_RNIA1BM[5]
    SLICE_X11Y134.COUT   Tbxcy                 0.346   gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/un1_WW_cry_3/O
                                                       gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/un1_WW_cry_3
    SLICE_X11Y135.CIN    net (fanout=1)        0.000   gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/un1_WW_cry_3/O
    SLICE_X11Y135.BMUX   Tcinb                 0.335   gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/State_2[5]
                                                       gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/un1_WW_s_5
    SLICE_X10Y134.D6     net (fanout=1)        0.447   gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/un1_WW[5]
    SLICE_X10Y134.CLK    Tas                   0.028   gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/WW[5]
                                                       gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/WW_RNO[5]
                                                       gen_bee3mem/ddr/genblk36.bankx[7].ddrBankx/WW[5]
    -------------------------------------------------  ---------------------------
    Total                                      3.761ns (1.253ns logic, 2.508ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------

Paths for end point gen_bee3mem/ddr/StartDQCal_1_0_1 (SLICE_X7Y59.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_bee3mem/ddr/StartDQCal1 (FF)
  Destination:          gen_bee3mem/ddr/StartDQCal_1_0_1 (FF)
  Requirement:          2.111ns
  Data Path Delay:      1.845ns (Levels of Logic = 0)
  Clock Path Skew:      0.052ns (1.452 - 1.400)
  Source Clock:         bufM90 falling at 3.166ns
  Destination Clock:    bufM90 rising at 5.277ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: gen_bee3mem/ddr/StartDQCal1 to gen_bee3mem/ddr/StartDQCal_1_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y76.CQ      Tcko                  0.467   gen_bee3mem/ddr/StartDQCal1
                                                       gen_bee3mem/ddr/StartDQCal1
    SLICE_X7Y59.CX       net (fanout=8)        1.374   gen_bee3mem/ddr/StartDQCal1
    SLICE_X7Y59.CLK      Tdick                 0.004   gen_bee3mem/ddr/StartDQCal_1_0_1
                                                       gen_bee3mem/ddr/StartDQCal_1_0_1
    -------------------------------------------------  ---------------------------
    Total                                      1.845ns (0.471ns logic, 1.374ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------

Paths for end point gen_bee3mem/ddr/wd0 (SLICE_X25Y116.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.266ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_bee3mem/ddr/cmdd1[0] (FF)
  Destination:          gen_bee3mem/ddr/wd0 (FF)
  Requirement:          3.166ns
  Data Path Delay:      2.565ns (Levels of Logic = 1)
  Clock Path Skew:      -0.140ns (3.486 - 3.626)
  Source Clock:         bufM rising at 0.000ns
  Destination Clock:    bufM90 falling at 3.166ns
  Clock Uncertainty:    0.195ns

  Clock Uncertainty:          0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: gen_bee3mem/ddr/cmdd1[0] to gen_bee3mem/ddr/wd0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y122.AQ     Tcko                  0.471   gen_bee3mem/ddr/cmdd1[2]
                                                       gen_bee3mem/ddr/cmdd1[0]
    SLICE_X25Y116.A5     net (fanout=4)        2.063   gen_bee3mem/ddr/cmdd1[0]
    SLICE_X25Y116.CLK    Tas                   0.031   gen_bee3mem/ddr/wd0
                                                       gen_bee3mem/ddr/wd0_2
                                                       gen_bee3mem/ddr/wd0
    -------------------------------------------------  ---------------------------
    Total                                      2.565ns (0.502ns logic, 2.063ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_MCLK90x
        = PERIOD TIMEGRP
        "gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_MCLK90x"
        TS_clkin_p / 2.25 PHASE 1.05555556 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/WS_ret_6 (SLICE_X4Y39.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.340ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/WS[0] (FF)
  Destination:          gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/WS_ret_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.351ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.162 - 0.151)
  Source Clock:         bufM90 rising at 5.277ns
  Destination Clock:    bufM90 rising at 5.277ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/WS[0] to gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/WS_ret_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y39.BQ       Tcko                  0.414   gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/State_i_reto[0]
                                                       gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/WS[0]
    SLICE_X4Y39.AX       net (fanout=8)        0.173   gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/WS[0]
    SLICE_X4Y39.CLK      Tckdi       (-Th)     0.236   gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/un1_WS_reto[3]
                                                       gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/WS_ret_6
    -------------------------------------------------  ---------------------------
    Total                                      0.351ns (0.178ns logic, 0.173ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------

Paths for end point gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/WS_ret (SLICE_X5Y39.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.370ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/State_i[0] (FF)
  Destination:          gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/WS_ret (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.547ns (Levels of Logic = 0)
  Clock Path Skew:      0.177ns (1.644 - 1.467)
  Source Clock:         bufM90 rising at 5.277ns
  Destination Clock:    bufM90 rising at 5.277ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/State_i[0] to gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/WS_ret
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y40.DQ       Tcko                  0.414   gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/State_i[0]
                                                       gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/State_i[0]
    SLICE_X5Y39.DX       net (fanout=9)        0.352   gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/State_i[0]
    SLICE_X5Y39.CLK      Tckdi       (-Th)     0.219   gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/State_i_reto[0]
                                                       gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/WS_ret
    -------------------------------------------------  ---------------------------
    Total                                      0.547ns (0.195ns logic, 0.352ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Paths for end point gen_bee3mem/ddr/genblk36.bankx[3].ddrBankx/WDpipe[6] (SLICE_X6Y59.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.410ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_bee3mem/ddr/writeBuf/WBfifoA/FIFO36_72_EXP (RAM)
  Destination:          gen_bee3mem/ddr/genblk36.bankx[3].ddrBankx/WDpipe[6] (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.525ns (Levels of Logic = 0)
  Clock Path Skew:      0.115ns (1.589 - 1.474)
  Source Clock:         bufM90 rising at 5.277ns
  Destination Clock:    bufM90 rising at 5.277ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: gen_bee3mem/ddr/writeBuf/WBfifoA/FIFO36_72_EXP to gen_bee3mem/ddr/genblk36.bankx[3].ddrBankx/WDpipe[6]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y12.DOBDOL11Trcko_DO              0.380   gen_bee3mem/ddr/writeBuf/WBfifoA/FIFO36_72_EXP
                                                       gen_bee3mem/ddr/writeBuf/WBfifoA/FIFO36_72_EXP
    SLICE_X6Y59.CX       net (fanout=1)        0.363   gen_bee3mem/ddr/WD[54]
    SLICE_X6Y59.CLK      Tckdi       (-Th)     0.218   gen_bee3mem/ddr/genblk36.bankx[3].ddrBankx/WDpipe[7]
                                                       gen_bee3mem/ddr/genblk36.bankx[3].ddrBankx/WDpipe[6]
    -------------------------------------------------  ---------------------------
    Total                                      0.525ns (0.162ns logic, 0.363ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_MCLK90x
        = PERIOD TIMEGRP
        "gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_MCLK90x"
        TS_clkin_p / 2.25 PHASE 1.05555556 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.223ns (period - min period limit)
  Period: 4.222ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: gen_bee3mem/ddr/genblk36.bankx[3].ddrBankx/genblk28.dq[3].dqx/IDELAY_dq/IODELAY/C
  Logical resource: gen_bee3mem/ddr/genblk36.bankx[3].ddrBankx/genblk28.dq[3].dqx/IDELAY_dq/IODELAY/C
  Location pin: IODELAY_X0Y111.C
  Clock network: bufM90
--------------------------------------------------------------------------------
Slack: 0.223ns (period - min period limit)
  Period: 4.222ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: gen_bee3mem/ddr/genblk36.bankx[4].ddrBankx/genblk28.dq[3].dqx/IDELAY_dq/IODELAY/C
  Logical resource: gen_bee3mem/ddr/genblk36.bankx[4].ddrBankx/genblk28.dq[3].dqx/IDELAY_dq/IODELAY/C
  Location pin: IODELAY_X0Y119.C
  Clock network: bufM90
--------------------------------------------------------------------------------
Slack: 0.223ns (period - min period limit)
  Period: 4.222ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/genblk28.dq[3].dqx/IDELAY_dq/IODELAY/C
  Logical resource: gen_bee3mem/ddr/genblk36.bankx[2].ddrBankx/genblk28.dq[3].dqx/IDELAY_dq/IODELAY/C
  Location pin: IODELAY_X0Y78.C
  Clock network: bufM90
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_P
h0x         = PERIOD TIMEGRP         
"gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_Ph0
x"         TS_clkin_p / 0.5625 HIGH 37.5%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 583029 paths analyzed, 620 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.744ns.
--------------------------------------------------------------------------------

Paths for end point gen_bee3mem/TC5x/TxDn_i (OLOGIC_X1Y110.D1), 440 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_bee3mem/TC5x/rfA/RAMB18_rfa (RAM)
  Destination:          gen_bee3mem/TC5x/TxDn_i (FF)
  Requirement:          10.555ns
  Data Path Delay:      9.949ns (Levels of Logic = 10)
  Clock Path Skew:      -0.423ns (1.260 - 1.683)
  Source Clock:         p0buf falling at 6.333ns
  Destination Clock:    p0buf rising at 16.888ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.171ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: gen_bee3mem/TC5x/rfA/RAMB18_rfa to gen_bee3mem/TC5x/TxDn_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y25.DOADOL0 Trcko_DO              2.180   gen_bee3mem/TC5x/rfA/RAMB18_rfa
                                                       gen_bee3mem/TC5x/rfA/RAMB18_rfa
    SLICE_X90Y124.B5     net (fanout=5)        0.661   gen_bee3mem/TC5x/RFAout[0]
    SLICE_X90Y124.COUT   Topcyb                0.501   gen_bee3mem/TC5x/un8_ALUresult_cry_2/O
                                                       gen_bee3mem/TC5x/un8_ALUresult_axb_0
                                                       gen_bee3mem/TC5x/un8_ALUresult_cry_2
    SLICE_X90Y125.CIN    net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_2/O
    SLICE_X90Y125.COUT   Tbyp                  0.104   gen_bee3mem/TC5x/un8_ALUresult_cry_6/O
                                                       gen_bee3mem/TC5x/un8_ALUresult_cry_6
    SLICE_X90Y126.CIN    net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_6/O
    SLICE_X90Y126.COUT   Tbyp                  0.104   gen_bee3mem/TC5x/un8_ALUresult_cry_10/O
                                                       gen_bee3mem/TC5x/un8_ALUresult_cry_10
    SLICE_X90Y127.CIN    net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_10/O
    SLICE_X90Y127.COUT   Tbyp                  0.104   gen_bee3mem/TC5x/un8_ALUresult_cry_14/O
                                                       gen_bee3mem/TC5x/un8_ALUresult_cry_14
    SLICE_X90Y128.CIN    net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_14/O
    SLICE_X90Y128.COUT   Tbyp                  0.104   gen_bee3mem/TC5x/un8_ALUresult_cry_18/O
                                                       gen_bee3mem/TC5x/un8_ALUresult_cry_18
    SLICE_X90Y129.CIN    net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_18/O
    SLICE_X90Y129.COUT   Tbyp                  0.104   gen_bee3mem/TC5x/un8_ALUresult_cry_22/O
                                                       gen_bee3mem/TC5x/un8_ALUresult_cry_22
    SLICE_X90Y130.CIN    net (fanout=1)        0.010   gen_bee3mem/TC5x/un8_ALUresult_cry_22/O
    SLICE_X90Y130.COUT   Tbyp                  0.104   gen_bee3mem/TC5x/un8_ALUresult_cry_26/O
                                                       gen_bee3mem/TC5x/un8_ALUresult_cry_26
    SLICE_X90Y131.CIN    net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_26/O
    SLICE_X90Y131.AMUX   Tcina                 0.271   gen_bee3mem/TC5x/un8_ALUresult_cry_30/O
                                                       gen_bee3mem/TC5x/un8_ALUresult_cry_30
    SLICE_X89Y123.A6     net (fanout=1)        0.863   gen_bee3mem/TC5x/un8_ALUresult_s_27
    SLICE_X89Y123.A      Tilo                  0.094   gen_bee3mem/TC5x/rcvReadyd1
                                                       gen_bee3mem/TC5x/ALUresult_7[27]
    SLICE_X85Y121.B6     net (fanout=7)        0.625   gen_bee3mem/TC5x/ALUresult[27]
    SLICE_X85Y121.B      Tilo                  0.094   gen_bee3mem/LastALU[11]
                                                       gen_bee3mem/TC5x/ALU[9]
    OLOGIC_X1Y110.D1     net (fanout=5)        3.592   gen_bee3mem/TC5x/N_1264
    OLOGIC_X1Y110.CLK    Todck                 0.434   gen_bee3mem.TC5x.TxDn_i
                                                       gen_bee3mem/TC5x/TxDn_i
    -------------------------------------------------  ---------------------------
    Total                                      9.949ns (4.198ns logic, 5.751ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_bee3mem/TC5x/rfB/RAMB18_rfb (RAM)
  Destination:          gen_bee3mem/TC5x/TxDn_i (FF)
  Requirement:          10.555ns
  Data Path Delay:      9.901ns (Levels of Logic = 10)
  Clock Path Skew:      -0.412ns (1.260 - 1.672)
  Source Clock:         p0buf falling at 6.333ns
  Destination Clock:    p0buf rising at 16.888ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.171ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: gen_bee3mem/TC5x/rfB/RAMB18_rfb to gen_bee3mem/TC5x/TxDn_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y25.DOADOU2 Trcko_DO              2.180   gen_bee3mem/TC5x/rfA/RAMB18_rfa
                                                       gen_bee3mem/TC5x/rfB/RAMB18_rfb
    SLICE_X90Y124.D6     net (fanout=4)        0.722   gen_bee3mem/TC5x/RFBout[2]
    SLICE_X90Y124.COUT   Topcyd                0.392   gen_bee3mem/TC5x/un8_ALUresult_cry_2/O
                                                       gen_bee3mem/TC5x/un8_ALUresult_axb_2
                                                       gen_bee3mem/TC5x/un8_ALUresult_cry_2
    SLICE_X90Y125.CIN    net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_2/O
    SLICE_X90Y125.COUT   Tbyp                  0.104   gen_bee3mem/TC5x/un8_ALUresult_cry_6/O
                                                       gen_bee3mem/TC5x/un8_ALUresult_cry_6
    SLICE_X90Y126.CIN    net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_6/O
    SLICE_X90Y126.COUT   Tbyp                  0.104   gen_bee3mem/TC5x/un8_ALUresult_cry_10/O
                                                       gen_bee3mem/TC5x/un8_ALUresult_cry_10
    SLICE_X90Y127.CIN    net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_10/O
    SLICE_X90Y127.COUT   Tbyp                  0.104   gen_bee3mem/TC5x/un8_ALUresult_cry_14/O
                                                       gen_bee3mem/TC5x/un8_ALUresult_cry_14
    SLICE_X90Y128.CIN    net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_14/O
    SLICE_X90Y128.COUT   Tbyp                  0.104   gen_bee3mem/TC5x/un8_ALUresult_cry_18/O
                                                       gen_bee3mem/TC5x/un8_ALUresult_cry_18
    SLICE_X90Y129.CIN    net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_18/O
    SLICE_X90Y129.COUT   Tbyp                  0.104   gen_bee3mem/TC5x/un8_ALUresult_cry_22/O
                                                       gen_bee3mem/TC5x/un8_ALUresult_cry_22
    SLICE_X90Y130.CIN    net (fanout=1)        0.010   gen_bee3mem/TC5x/un8_ALUresult_cry_22/O
    SLICE_X90Y130.COUT   Tbyp                  0.104   gen_bee3mem/TC5x/un8_ALUresult_cry_26/O
                                                       gen_bee3mem/TC5x/un8_ALUresult_cry_26
    SLICE_X90Y131.CIN    net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_26/O
    SLICE_X90Y131.AMUX   Tcina                 0.271   gen_bee3mem/TC5x/un8_ALUresult_cry_30/O
                                                       gen_bee3mem/TC5x/un8_ALUresult_cry_30
    SLICE_X89Y123.A6     net (fanout=1)        0.863   gen_bee3mem/TC5x/un8_ALUresult_s_27
    SLICE_X89Y123.A      Tilo                  0.094   gen_bee3mem/TC5x/rcvReadyd1
                                                       gen_bee3mem/TC5x/ALUresult_7[27]
    SLICE_X85Y121.B6     net (fanout=7)        0.625   gen_bee3mem/TC5x/ALUresult[27]
    SLICE_X85Y121.B      Tilo                  0.094   gen_bee3mem/LastALU[11]
                                                       gen_bee3mem/TC5x/ALU[9]
    OLOGIC_X1Y110.D1     net (fanout=5)        3.592   gen_bee3mem/TC5x/N_1264
    OLOGIC_X1Y110.CLK    Todck                 0.434   gen_bee3mem.TC5x.TxDn_i
                                                       gen_bee3mem/TC5x/TxDn_i
    -------------------------------------------------  ---------------------------
    Total                                      9.901ns (4.089ns logic, 5.812ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_bee3mem/TC5x/rfB/RAMB18_rfb (RAM)
  Destination:          gen_bee3mem/TC5x/TxDn_i (FF)
  Requirement:          10.555ns
  Data Path Delay:      9.894ns (Levels of Logic = 10)
  Clock Path Skew:      -0.412ns (1.260 - 1.672)
  Source Clock:         p0buf falling at 6.333ns
  Destination Clock:    p0buf rising at 16.888ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.171ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: gen_bee3mem/TC5x/rfB/RAMB18_rfb to gen_bee3mem/TC5x/TxDn_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y25.DOADOU1 Trcko_DO              2.180   gen_bee3mem/TC5x/rfA/RAMB18_rfa
                                                       gen_bee3mem/TC5x/rfB/RAMB18_rfb
    SLICE_X90Y124.C6     net (fanout=4)        0.684   gen_bee3mem/TC5x/RFBout[1]
    SLICE_X90Y124.COUT   Topcyc                0.423   gen_bee3mem/TC5x/un8_ALUresult_cry_2/O
                                                       gen_bee3mem/TC5x/un8_ALUresult_axb_1
                                                       gen_bee3mem/TC5x/un8_ALUresult_cry_2
    SLICE_X90Y125.CIN    net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_2/O
    SLICE_X90Y125.COUT   Tbyp                  0.104   gen_bee3mem/TC5x/un8_ALUresult_cry_6/O
                                                       gen_bee3mem/TC5x/un8_ALUresult_cry_6
    SLICE_X90Y126.CIN    net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_6/O
    SLICE_X90Y126.COUT   Tbyp                  0.104   gen_bee3mem/TC5x/un8_ALUresult_cry_10/O
                                                       gen_bee3mem/TC5x/un8_ALUresult_cry_10
    SLICE_X90Y127.CIN    net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_10/O
    SLICE_X90Y127.COUT   Tbyp                  0.104   gen_bee3mem/TC5x/un8_ALUresult_cry_14/O
                                                       gen_bee3mem/TC5x/un8_ALUresult_cry_14
    SLICE_X90Y128.CIN    net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_14/O
    SLICE_X90Y128.COUT   Tbyp                  0.104   gen_bee3mem/TC5x/un8_ALUresult_cry_18/O
                                                       gen_bee3mem/TC5x/un8_ALUresult_cry_18
    SLICE_X90Y129.CIN    net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_18/O
    SLICE_X90Y129.COUT   Tbyp                  0.104   gen_bee3mem/TC5x/un8_ALUresult_cry_22/O
                                                       gen_bee3mem/TC5x/un8_ALUresult_cry_22
    SLICE_X90Y130.CIN    net (fanout=1)        0.010   gen_bee3mem/TC5x/un8_ALUresult_cry_22/O
    SLICE_X90Y130.COUT   Tbyp                  0.104   gen_bee3mem/TC5x/un8_ALUresult_cry_26/O
                                                       gen_bee3mem/TC5x/un8_ALUresult_cry_26
    SLICE_X90Y131.CIN    net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_26/O
    SLICE_X90Y131.AMUX   Tcina                 0.271   gen_bee3mem/TC5x/un8_ALUresult_cry_30/O
                                                       gen_bee3mem/TC5x/un8_ALUresult_cry_30
    SLICE_X89Y123.A6     net (fanout=1)        0.863   gen_bee3mem/TC5x/un8_ALUresult_s_27
    SLICE_X89Y123.A      Tilo                  0.094   gen_bee3mem/TC5x/rcvReadyd1
                                                       gen_bee3mem/TC5x/ALUresult_7[27]
    SLICE_X85Y121.B6     net (fanout=7)        0.625   gen_bee3mem/TC5x/ALUresult[27]
    SLICE_X85Y121.B      Tilo                  0.094   gen_bee3mem/LastALU[11]
                                                       gen_bee3mem/TC5x/ALU[9]
    OLOGIC_X1Y110.D1     net (fanout=5)        3.592   gen_bee3mem/TC5x/N_1264
    OLOGIC_X1Y110.CLK    Todck                 0.434   gen_bee3mem.TC5x.TxDn_i
                                                       gen_bee3mem/TC5x/TxDn_i
    -------------------------------------------------  ---------------------------
    Total                                      9.894ns (4.120ns logic, 5.774ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------

Paths for end point gen_bee3mem/TC5x/im/RAMB36_im (RAMB36_X3Y24.ADDRBU8), 28024 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.192ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_bee3mem/TC5x/rfA/RAMB18_rfa (RAM)
  Destination:          gen_bee3mem/TC5x/im/RAMB36_im (RAM)
  Requirement:          10.555ns
  Data Path Delay:      10.260ns (Levels of Logic = 11)
  Clock Path Skew:      -0.010ns (0.272 - 0.282)
  Source Clock:         p0buf falling at 6.333ns
  Destination Clock:    p0buf rising at 16.888ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.171ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: gen_bee3mem/TC5x/rfA/RAMB18_rfa to gen_bee3mem/TC5x/im/RAMB36_im
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X3Y25.DOADOL0    Trcko_DO              2.180   gen_bee3mem/TC5x/rfA/RAMB18_rfa
                                                          gen_bee3mem/TC5x/rfA/RAMB18_rfa
    SLICE_X90Y124.B5        net (fanout=5)        0.661   gen_bee3mem/TC5x/RFAout[0]
    SLICE_X90Y124.COUT      Topcyb                0.501   gen_bee3mem/TC5x/un8_ALUresult_cry_2/O
                                                          gen_bee3mem/TC5x/un8_ALUresult_axb_0
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_2
    SLICE_X90Y125.CIN       net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_2/O
    SLICE_X90Y125.COUT      Tbyp                  0.104   gen_bee3mem/TC5x/un8_ALUresult_cry_6/O
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_6
    SLICE_X90Y126.CIN       net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_6/O
    SLICE_X90Y126.COUT      Tbyp                  0.104   gen_bee3mem/TC5x/un8_ALUresult_cry_10/O
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_10
    SLICE_X90Y127.CIN       net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_10/O
    SLICE_X90Y127.COUT      Tbyp                  0.104   gen_bee3mem/TC5x/un8_ALUresult_cry_14/O
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_14
    SLICE_X90Y128.CIN       net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_14/O
    SLICE_X90Y128.CMUX      Tcinc                 0.334   gen_bee3mem/TC5x/un8_ALUresult_cry_18/O
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_18
    SLICE_X86Y128.D6        net (fanout=1)        0.468   gen_bee3mem/TC5x/un8_ALUresult_s_17
    SLICE_X86Y128.D         Tilo                  0.094   gen_bee3mem/TC5x/ALUresult_7_0_0[17]
                                                          gen_bee3mem/TC5x/ALUresult_7_0_0[17]
    SLICE_X86Y122.D1        net (fanout=5)        1.625   gen_bee3mem/TC5x/ALUresult_7_0_0[17]
    SLICE_X86Y122.D         Tilo                  0.094   gen_bee3mem/TC5x/trig[2]
                                                          gen_bee3mem/TC5x/ALU_i[8]
    SLICE_X86Y122.C3        net (fanout=8)        0.762   gen_bee3mem/TC5x/N_1502_1_i
    SLICE_X86Y122.C         Tilo                  0.094   gen_bee3mem/TC5x/trig[2]
                                                          gen_bee3mem/TC5x/un9_doSkip_3_3
    SLICE_X87Y122.D2        net (fanout=1)        0.754   gen_bee3mem/TC5x/un9_doSkip_3_3
    SLICE_X87Y122.D         Tilo                  0.094   gen_bee3mem/TC5x/N_1237
                                                          gen_bee3mem/TC5x/un3_doSkip
    SLICE_X91Y121.A6        net (fanout=7)        0.636   gen_bee3mem/TC5x/N_1237
    SLICE_X91Y121.A         Tilo                  0.094   gen_bee3mem/TC5x/PC_RNIA2O85[1]
                                                          gen_bee3mem/TC5x/un1_PCmux_i
    SLICE_X90Y122.C2        net (fanout=2)        0.778   gen_bee3mem/TC5x/N_1945_i
    SLICE_X90Y122.C         Tilo                  0.094   gen_bee3mem/TC5x/PC[3]
                                                          gen_bee3mem/TC5x/un1_PC_1_axbxc3
    RAMB36_X3Y24.ADDRBU8    net (fanout=2)        0.338   gen_bee3mem/TC5x/un1_PC_1_axbxc3
    RAMB36_X3Y24.CLKBWRCLKU Trcck_ADDRB           0.347   gen_bee3mem/TC5x/im/RAMB36_im
                                                          gen_bee3mem/TC5x/im/RAMB36_im
    ----------------------------------------------------  ---------------------------
    Total                                        10.260ns (4.238ns logic, 6.022ns route)
                                                          (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_bee3mem/TC5x/rfB/RAMB18_rfb (RAM)
  Destination:          gen_bee3mem/TC5x/im/RAMB36_im (RAM)
  Requirement:          10.555ns
  Data Path Delay:      10.212ns (Levels of Logic = 11)
  Clock Path Skew:      0.001ns (0.272 - 0.271)
  Source Clock:         p0buf falling at 6.333ns
  Destination Clock:    p0buf rising at 16.888ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.171ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: gen_bee3mem/TC5x/rfB/RAMB18_rfb to gen_bee3mem/TC5x/im/RAMB36_im
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X3Y25.DOADOU2    Trcko_DO              2.180   gen_bee3mem/TC5x/rfA/RAMB18_rfa
                                                          gen_bee3mem/TC5x/rfB/RAMB18_rfb
    SLICE_X90Y124.D6        net (fanout=4)        0.722   gen_bee3mem/TC5x/RFBout[2]
    SLICE_X90Y124.COUT      Topcyd                0.392   gen_bee3mem/TC5x/un8_ALUresult_cry_2/O
                                                          gen_bee3mem/TC5x/un8_ALUresult_axb_2
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_2
    SLICE_X90Y125.CIN       net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_2/O
    SLICE_X90Y125.COUT      Tbyp                  0.104   gen_bee3mem/TC5x/un8_ALUresult_cry_6/O
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_6
    SLICE_X90Y126.CIN       net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_6/O
    SLICE_X90Y126.COUT      Tbyp                  0.104   gen_bee3mem/TC5x/un8_ALUresult_cry_10/O
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_10
    SLICE_X90Y127.CIN       net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_10/O
    SLICE_X90Y127.COUT      Tbyp                  0.104   gen_bee3mem/TC5x/un8_ALUresult_cry_14/O
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_14
    SLICE_X90Y128.CIN       net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_14/O
    SLICE_X90Y128.CMUX      Tcinc                 0.334   gen_bee3mem/TC5x/un8_ALUresult_cry_18/O
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_18
    SLICE_X86Y128.D6        net (fanout=1)        0.468   gen_bee3mem/TC5x/un8_ALUresult_s_17
    SLICE_X86Y128.D         Tilo                  0.094   gen_bee3mem/TC5x/ALUresult_7_0_0[17]
                                                          gen_bee3mem/TC5x/ALUresult_7_0_0[17]
    SLICE_X86Y122.D1        net (fanout=5)        1.625   gen_bee3mem/TC5x/ALUresult_7_0_0[17]
    SLICE_X86Y122.D         Tilo                  0.094   gen_bee3mem/TC5x/trig[2]
                                                          gen_bee3mem/TC5x/ALU_i[8]
    SLICE_X86Y122.C3        net (fanout=8)        0.762   gen_bee3mem/TC5x/N_1502_1_i
    SLICE_X86Y122.C         Tilo                  0.094   gen_bee3mem/TC5x/trig[2]
                                                          gen_bee3mem/TC5x/un9_doSkip_3_3
    SLICE_X87Y122.D2        net (fanout=1)        0.754   gen_bee3mem/TC5x/un9_doSkip_3_3
    SLICE_X87Y122.D         Tilo                  0.094   gen_bee3mem/TC5x/N_1237
                                                          gen_bee3mem/TC5x/un3_doSkip
    SLICE_X91Y121.A6        net (fanout=7)        0.636   gen_bee3mem/TC5x/N_1237
    SLICE_X91Y121.A         Tilo                  0.094   gen_bee3mem/TC5x/PC_RNIA2O85[1]
                                                          gen_bee3mem/TC5x/un1_PCmux_i
    SLICE_X90Y122.C2        net (fanout=2)        0.778   gen_bee3mem/TC5x/N_1945_i
    SLICE_X90Y122.C         Tilo                  0.094   gen_bee3mem/TC5x/PC[3]
                                                          gen_bee3mem/TC5x/un1_PC_1_axbxc3
    RAMB36_X3Y24.ADDRBU8    net (fanout=2)        0.338   gen_bee3mem/TC5x/un1_PC_1_axbxc3
    RAMB36_X3Y24.CLKBWRCLKU Trcck_ADDRB           0.347   gen_bee3mem/TC5x/im/RAMB36_im
                                                          gen_bee3mem/TC5x/im/RAMB36_im
    ----------------------------------------------------  ---------------------------
    Total                                        10.212ns (4.129ns logic, 6.083ns route)
                                                          (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_bee3mem/TC5x/rfB/RAMB18_rfb (RAM)
  Destination:          gen_bee3mem/TC5x/im/RAMB36_im (RAM)
  Requirement:          10.555ns
  Data Path Delay:      10.205ns (Levels of Logic = 11)
  Clock Path Skew:      0.001ns (0.272 - 0.271)
  Source Clock:         p0buf falling at 6.333ns
  Destination Clock:    p0buf rising at 16.888ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.171ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: gen_bee3mem/TC5x/rfB/RAMB18_rfb to gen_bee3mem/TC5x/im/RAMB36_im
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X3Y25.DOADOU1    Trcko_DO              2.180   gen_bee3mem/TC5x/rfA/RAMB18_rfa
                                                          gen_bee3mem/TC5x/rfB/RAMB18_rfb
    SLICE_X90Y124.C6        net (fanout=4)        0.684   gen_bee3mem/TC5x/RFBout[1]
    SLICE_X90Y124.COUT      Topcyc                0.423   gen_bee3mem/TC5x/un8_ALUresult_cry_2/O
                                                          gen_bee3mem/TC5x/un8_ALUresult_axb_1
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_2
    SLICE_X90Y125.CIN       net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_2/O
    SLICE_X90Y125.COUT      Tbyp                  0.104   gen_bee3mem/TC5x/un8_ALUresult_cry_6/O
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_6
    SLICE_X90Y126.CIN       net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_6/O
    SLICE_X90Y126.COUT      Tbyp                  0.104   gen_bee3mem/TC5x/un8_ALUresult_cry_10/O
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_10
    SLICE_X90Y127.CIN       net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_10/O
    SLICE_X90Y127.COUT      Tbyp                  0.104   gen_bee3mem/TC5x/un8_ALUresult_cry_14/O
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_14
    SLICE_X90Y128.CIN       net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_14/O
    SLICE_X90Y128.CMUX      Tcinc                 0.334   gen_bee3mem/TC5x/un8_ALUresult_cry_18/O
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_18
    SLICE_X86Y128.D6        net (fanout=1)        0.468   gen_bee3mem/TC5x/un8_ALUresult_s_17
    SLICE_X86Y128.D         Tilo                  0.094   gen_bee3mem/TC5x/ALUresult_7_0_0[17]
                                                          gen_bee3mem/TC5x/ALUresult_7_0_0[17]
    SLICE_X86Y122.D1        net (fanout=5)        1.625   gen_bee3mem/TC5x/ALUresult_7_0_0[17]
    SLICE_X86Y122.D         Tilo                  0.094   gen_bee3mem/TC5x/trig[2]
                                                          gen_bee3mem/TC5x/ALU_i[8]
    SLICE_X86Y122.C3        net (fanout=8)        0.762   gen_bee3mem/TC5x/N_1502_1_i
    SLICE_X86Y122.C         Tilo                  0.094   gen_bee3mem/TC5x/trig[2]
                                                          gen_bee3mem/TC5x/un9_doSkip_3_3
    SLICE_X87Y122.D2        net (fanout=1)        0.754   gen_bee3mem/TC5x/un9_doSkip_3_3
    SLICE_X87Y122.D         Tilo                  0.094   gen_bee3mem/TC5x/N_1237
                                                          gen_bee3mem/TC5x/un3_doSkip
    SLICE_X91Y121.A6        net (fanout=7)        0.636   gen_bee3mem/TC5x/N_1237
    SLICE_X91Y121.A         Tilo                  0.094   gen_bee3mem/TC5x/PC_RNIA2O85[1]
                                                          gen_bee3mem/TC5x/un1_PCmux_i
    SLICE_X90Y122.C2        net (fanout=2)        0.778   gen_bee3mem/TC5x/N_1945_i
    SLICE_X90Y122.C         Tilo                  0.094   gen_bee3mem/TC5x/PC[3]
                                                          gen_bee3mem/TC5x/un1_PC_1_axbxc3
    RAMB36_X3Y24.ADDRBU8    net (fanout=2)        0.338   gen_bee3mem/TC5x/un1_PC_1_axbxc3
    RAMB36_X3Y24.CLKBWRCLKU Trcck_ADDRB           0.347   gen_bee3mem/TC5x/im/RAMB36_im
                                                          gen_bee3mem/TC5x/im/RAMB36_im
    ----------------------------------------------------  ---------------------------
    Total                                        10.205ns (4.160ns logic, 6.045ns route)
                                                          (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Paths for end point gen_bee3mem/TC5x/im/RAMB36_im (RAMB36_X3Y24.ADDRBL8), 28024 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.195ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_bee3mem/TC5x/rfA/RAMB18_rfa (RAM)
  Destination:          gen_bee3mem/TC5x/im/RAMB36_im (RAM)
  Requirement:          10.555ns
  Data Path Delay:      10.260ns (Levels of Logic = 11)
  Clock Path Skew:      -0.007ns (0.275 - 0.282)
  Source Clock:         p0buf falling at 6.333ns
  Destination Clock:    p0buf rising at 16.888ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.171ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: gen_bee3mem/TC5x/rfA/RAMB18_rfa to gen_bee3mem/TC5x/im/RAMB36_im
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X3Y25.DOADOL0    Trcko_DO              2.180   gen_bee3mem/TC5x/rfA/RAMB18_rfa
                                                          gen_bee3mem/TC5x/rfA/RAMB18_rfa
    SLICE_X90Y124.B5        net (fanout=5)        0.661   gen_bee3mem/TC5x/RFAout[0]
    SLICE_X90Y124.COUT      Topcyb                0.501   gen_bee3mem/TC5x/un8_ALUresult_cry_2/O
                                                          gen_bee3mem/TC5x/un8_ALUresult_axb_0
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_2
    SLICE_X90Y125.CIN       net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_2/O
    SLICE_X90Y125.COUT      Tbyp                  0.104   gen_bee3mem/TC5x/un8_ALUresult_cry_6/O
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_6
    SLICE_X90Y126.CIN       net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_6/O
    SLICE_X90Y126.COUT      Tbyp                  0.104   gen_bee3mem/TC5x/un8_ALUresult_cry_10/O
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_10
    SLICE_X90Y127.CIN       net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_10/O
    SLICE_X90Y127.COUT      Tbyp                  0.104   gen_bee3mem/TC5x/un8_ALUresult_cry_14/O
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_14
    SLICE_X90Y128.CIN       net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_14/O
    SLICE_X90Y128.CMUX      Tcinc                 0.334   gen_bee3mem/TC5x/un8_ALUresult_cry_18/O
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_18
    SLICE_X86Y128.D6        net (fanout=1)        0.468   gen_bee3mem/TC5x/un8_ALUresult_s_17
    SLICE_X86Y128.D         Tilo                  0.094   gen_bee3mem/TC5x/ALUresult_7_0_0[17]
                                                          gen_bee3mem/TC5x/ALUresult_7_0_0[17]
    SLICE_X86Y122.D1        net (fanout=5)        1.625   gen_bee3mem/TC5x/ALUresult_7_0_0[17]
    SLICE_X86Y122.D         Tilo                  0.094   gen_bee3mem/TC5x/trig[2]
                                                          gen_bee3mem/TC5x/ALU_i[8]
    SLICE_X86Y122.C3        net (fanout=8)        0.762   gen_bee3mem/TC5x/N_1502_1_i
    SLICE_X86Y122.C         Tilo                  0.094   gen_bee3mem/TC5x/trig[2]
                                                          gen_bee3mem/TC5x/un9_doSkip_3_3
    SLICE_X87Y122.D2        net (fanout=1)        0.754   gen_bee3mem/TC5x/un9_doSkip_3_3
    SLICE_X87Y122.D         Tilo                  0.094   gen_bee3mem/TC5x/N_1237
                                                          gen_bee3mem/TC5x/un3_doSkip
    SLICE_X91Y121.A6        net (fanout=7)        0.636   gen_bee3mem/TC5x/N_1237
    SLICE_X91Y121.A         Tilo                  0.094   gen_bee3mem/TC5x/PC_RNIA2O85[1]
                                                          gen_bee3mem/TC5x/un1_PCmux_i
    SLICE_X90Y122.C2        net (fanout=2)        0.778   gen_bee3mem/TC5x/N_1945_i
    SLICE_X90Y122.C         Tilo                  0.094   gen_bee3mem/TC5x/PC[3]
                                                          gen_bee3mem/TC5x/un1_PC_1_axbxc3
    RAMB36_X3Y24.ADDRBL8    net (fanout=2)        0.338   gen_bee3mem/TC5x/un1_PC_1_axbxc3
    RAMB36_X3Y24.CLKBWRCLKL Trcck_ADDRB           0.347   gen_bee3mem/TC5x/im/RAMB36_im
                                                          gen_bee3mem/TC5x/im/RAMB36_im
    ----------------------------------------------------  ---------------------------
    Total                                        10.260ns (4.238ns logic, 6.022ns route)
                                                          (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_bee3mem/TC5x/rfB/RAMB18_rfb (RAM)
  Destination:          gen_bee3mem/TC5x/im/RAMB36_im (RAM)
  Requirement:          10.555ns
  Data Path Delay:      10.212ns (Levels of Logic = 11)
  Clock Path Skew:      0.004ns (0.275 - 0.271)
  Source Clock:         p0buf falling at 6.333ns
  Destination Clock:    p0buf rising at 16.888ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.171ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: gen_bee3mem/TC5x/rfB/RAMB18_rfb to gen_bee3mem/TC5x/im/RAMB36_im
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X3Y25.DOADOU2    Trcko_DO              2.180   gen_bee3mem/TC5x/rfA/RAMB18_rfa
                                                          gen_bee3mem/TC5x/rfB/RAMB18_rfb
    SLICE_X90Y124.D6        net (fanout=4)        0.722   gen_bee3mem/TC5x/RFBout[2]
    SLICE_X90Y124.COUT      Topcyd                0.392   gen_bee3mem/TC5x/un8_ALUresult_cry_2/O
                                                          gen_bee3mem/TC5x/un8_ALUresult_axb_2
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_2
    SLICE_X90Y125.CIN       net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_2/O
    SLICE_X90Y125.COUT      Tbyp                  0.104   gen_bee3mem/TC5x/un8_ALUresult_cry_6/O
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_6
    SLICE_X90Y126.CIN       net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_6/O
    SLICE_X90Y126.COUT      Tbyp                  0.104   gen_bee3mem/TC5x/un8_ALUresult_cry_10/O
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_10
    SLICE_X90Y127.CIN       net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_10/O
    SLICE_X90Y127.COUT      Tbyp                  0.104   gen_bee3mem/TC5x/un8_ALUresult_cry_14/O
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_14
    SLICE_X90Y128.CIN       net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_14/O
    SLICE_X90Y128.CMUX      Tcinc                 0.334   gen_bee3mem/TC5x/un8_ALUresult_cry_18/O
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_18
    SLICE_X86Y128.D6        net (fanout=1)        0.468   gen_bee3mem/TC5x/un8_ALUresult_s_17
    SLICE_X86Y128.D         Tilo                  0.094   gen_bee3mem/TC5x/ALUresult_7_0_0[17]
                                                          gen_bee3mem/TC5x/ALUresult_7_0_0[17]
    SLICE_X86Y122.D1        net (fanout=5)        1.625   gen_bee3mem/TC5x/ALUresult_7_0_0[17]
    SLICE_X86Y122.D         Tilo                  0.094   gen_bee3mem/TC5x/trig[2]
                                                          gen_bee3mem/TC5x/ALU_i[8]
    SLICE_X86Y122.C3        net (fanout=8)        0.762   gen_bee3mem/TC5x/N_1502_1_i
    SLICE_X86Y122.C         Tilo                  0.094   gen_bee3mem/TC5x/trig[2]
                                                          gen_bee3mem/TC5x/un9_doSkip_3_3
    SLICE_X87Y122.D2        net (fanout=1)        0.754   gen_bee3mem/TC5x/un9_doSkip_3_3
    SLICE_X87Y122.D         Tilo                  0.094   gen_bee3mem/TC5x/N_1237
                                                          gen_bee3mem/TC5x/un3_doSkip
    SLICE_X91Y121.A6        net (fanout=7)        0.636   gen_bee3mem/TC5x/N_1237
    SLICE_X91Y121.A         Tilo                  0.094   gen_bee3mem/TC5x/PC_RNIA2O85[1]
                                                          gen_bee3mem/TC5x/un1_PCmux_i
    SLICE_X90Y122.C2        net (fanout=2)        0.778   gen_bee3mem/TC5x/N_1945_i
    SLICE_X90Y122.C         Tilo                  0.094   gen_bee3mem/TC5x/PC[3]
                                                          gen_bee3mem/TC5x/un1_PC_1_axbxc3
    RAMB36_X3Y24.ADDRBL8    net (fanout=2)        0.338   gen_bee3mem/TC5x/un1_PC_1_axbxc3
    RAMB36_X3Y24.CLKBWRCLKL Trcck_ADDRB           0.347   gen_bee3mem/TC5x/im/RAMB36_im
                                                          gen_bee3mem/TC5x/im/RAMB36_im
    ----------------------------------------------------  ---------------------------
    Total                                        10.212ns (4.129ns logic, 6.083ns route)
                                                          (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.261ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_bee3mem/TC5x/rfB/RAMB18_rfb (RAM)
  Destination:          gen_bee3mem/TC5x/im/RAMB36_im (RAM)
  Requirement:          10.555ns
  Data Path Delay:      10.205ns (Levels of Logic = 11)
  Clock Path Skew:      0.004ns (0.275 - 0.271)
  Source Clock:         p0buf falling at 6.333ns
  Destination Clock:    p0buf rising at 16.888ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.171ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: gen_bee3mem/TC5x/rfB/RAMB18_rfb to gen_bee3mem/TC5x/im/RAMB36_im
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X3Y25.DOADOU1    Trcko_DO              2.180   gen_bee3mem/TC5x/rfA/RAMB18_rfa
                                                          gen_bee3mem/TC5x/rfB/RAMB18_rfb
    SLICE_X90Y124.C6        net (fanout=4)        0.684   gen_bee3mem/TC5x/RFBout[1]
    SLICE_X90Y124.COUT      Topcyc                0.423   gen_bee3mem/TC5x/un8_ALUresult_cry_2/O
                                                          gen_bee3mem/TC5x/un8_ALUresult_axb_1
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_2
    SLICE_X90Y125.CIN       net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_2/O
    SLICE_X90Y125.COUT      Tbyp                  0.104   gen_bee3mem/TC5x/un8_ALUresult_cry_6/O
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_6
    SLICE_X90Y126.CIN       net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_6/O
    SLICE_X90Y126.COUT      Tbyp                  0.104   gen_bee3mem/TC5x/un8_ALUresult_cry_10/O
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_10
    SLICE_X90Y127.CIN       net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_10/O
    SLICE_X90Y127.COUT      Tbyp                  0.104   gen_bee3mem/TC5x/un8_ALUresult_cry_14/O
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_14
    SLICE_X90Y128.CIN       net (fanout=1)        0.000   gen_bee3mem/TC5x/un8_ALUresult_cry_14/O
    SLICE_X90Y128.CMUX      Tcinc                 0.334   gen_bee3mem/TC5x/un8_ALUresult_cry_18/O
                                                          gen_bee3mem/TC5x/un8_ALUresult_cry_18
    SLICE_X86Y128.D6        net (fanout=1)        0.468   gen_bee3mem/TC5x/un8_ALUresult_s_17
    SLICE_X86Y128.D         Tilo                  0.094   gen_bee3mem/TC5x/ALUresult_7_0_0[17]
                                                          gen_bee3mem/TC5x/ALUresult_7_0_0[17]
    SLICE_X86Y122.D1        net (fanout=5)        1.625   gen_bee3mem/TC5x/ALUresult_7_0_0[17]
    SLICE_X86Y122.D         Tilo                  0.094   gen_bee3mem/TC5x/trig[2]
                                                          gen_bee3mem/TC5x/ALU_i[8]
    SLICE_X86Y122.C3        net (fanout=8)        0.762   gen_bee3mem/TC5x/N_1502_1_i
    SLICE_X86Y122.C         Tilo                  0.094   gen_bee3mem/TC5x/trig[2]
                                                          gen_bee3mem/TC5x/un9_doSkip_3_3
    SLICE_X87Y122.D2        net (fanout=1)        0.754   gen_bee3mem/TC5x/un9_doSkip_3_3
    SLICE_X87Y122.D         Tilo                  0.094   gen_bee3mem/TC5x/N_1237
                                                          gen_bee3mem/TC5x/un3_doSkip
    SLICE_X91Y121.A6        net (fanout=7)        0.636   gen_bee3mem/TC5x/N_1237
    SLICE_X91Y121.A         Tilo                  0.094   gen_bee3mem/TC5x/PC_RNIA2O85[1]
                                                          gen_bee3mem/TC5x/un1_PCmux_i
    SLICE_X90Y122.C2        net (fanout=2)        0.778   gen_bee3mem/TC5x/N_1945_i
    SLICE_X90Y122.C         Tilo                  0.094   gen_bee3mem/TC5x/PC[3]
                                                          gen_bee3mem/TC5x/un1_PC_1_axbxc3
    RAMB36_X3Y24.ADDRBL8    net (fanout=2)        0.338   gen_bee3mem/TC5x/un1_PC_1_axbxc3
    RAMB36_X3Y24.CLKBWRCLKL Trcck_ADDRB           0.347   gen_bee3mem/TC5x/im/RAMB36_im
                                                          gen_bee3mem/TC5x/im/RAMB36_im
    ----------------------------------------------------  ---------------------------
    Total                                        10.205ns (4.160ns logic, 6.045ns route)
                                                          (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_Ph0x
        = PERIOD TIMEGRP
        "gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_Ph0x"
        TS_clkin_p / 0.5625 HIGH 37.5%;
--------------------------------------------------------------------------------

Paths for end point gen_bee3mem/TC5x/receiver/sr[2] (SLICE_X80Y118.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.480ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_bee3mem/TC5x/receiver/sr[0] (FF)
  Destination:          gen_bee3mem/TC5x/receiver/sr[2] (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.499ns (Levels of Logic = 1)
  Clock Path Skew:      0.019ns (1.427 - 1.408)
  Source Clock:         p0buf rising at 0.000ns
  Destination Clock:    p0buf rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: gen_bee3mem/TC5x/receiver/sr[0] to gen_bee3mem/TC5x/receiver/sr[2]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y120.AQ     Tcko                  0.414   gen_bee3mem/TC5x/rcvReady
                                                       gen_bee3mem/TC5x/receiver/sr[0]
    SLICE_X80Y118.A6     net (fanout=13)       0.304   gen_bee3mem/TC5x/rcvReady
    SLICE_X80Y118.CLK    Tah         (-Th)     0.219   gen_bee3mem/TC5x/receiver/sr[9]
                                                       gen_bee3mem/TC5x/receiver/sr_4_i_i_a7[2]
                                                       gen_bee3mem/TC5x/receiver/sr[2]
    -------------------------------------------------  ---------------------------
    Total                                      0.499ns (0.195ns logic, 0.304ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Paths for end point gen_bee3mem/TC5x/receiver/sr[8] (SLICE_X80Y118.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.483ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_bee3mem/TC5x/receiver/sr[0] (FF)
  Destination:          gen_bee3mem/TC5x/receiver/sr[8] (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.502ns (Levels of Logic = 1)
  Clock Path Skew:      0.019ns (1.427 - 1.408)
  Source Clock:         p0buf rising at 0.000ns
  Destination Clock:    p0buf rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: gen_bee3mem/TC5x/receiver/sr[0] to gen_bee3mem/TC5x/receiver/sr[8]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y120.AQ     Tcko                  0.414   gen_bee3mem/TC5x/rcvReady
                                                       gen_bee3mem/TC5x/receiver/sr[0]
    SLICE_X80Y118.B6     net (fanout=13)       0.310   gen_bee3mem/TC5x/rcvReady
    SLICE_X80Y118.CLK    Tah         (-Th)     0.222   gen_bee3mem/TC5x/receiver/sr[9]
                                                       gen_bee3mem/TC5x/receiver/sr_4_i_i_a7[8]
                                                       gen_bee3mem/TC5x/receiver/sr[8]
    -------------------------------------------------  ---------------------------
    Total                                      0.502ns (0.192ns logic, 0.310ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------

Paths for end point gen_bee3mem/TC5x/receiver/sr[0] (SLICE_X81Y120.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.496ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_bee3mem/TC5x/receiver/sr[0] (FF)
  Destination:          gen_bee3mem/TC5x/receiver/sr[0] (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.496ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         p0buf rising at 0.000ns
  Destination Clock:    p0buf rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: gen_bee3mem/TC5x/receiver/sr[0] to gen_bee3mem/TC5x/receiver/sr[0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y120.AQ     Tcko                  0.414   gen_bee3mem/TC5x/rcvReady
                                                       gen_bee3mem/TC5x/receiver/sr[0]
    SLICE_X81Y120.A6     net (fanout=13)       0.279   gen_bee3mem/TC5x/rcvReady
    SLICE_X81Y120.CLK    Tah         (-Th)     0.197   gen_bee3mem/TC5x/rcvReady
                                                       gen_bee3mem/TC5x/receiver/sr_4_0_a7[0]
                                                       gen_bee3mem/TC5x/receiver/sr[0]
    -------------------------------------------------  ---------------------------
    Total                                      0.496ns (0.217ns logic, 0.279ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_Ph0x
        = PERIOD TIMEGRP
        "gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_Ph0x"
        TS_clkin_p / 0.5625 HIGH 37.5%;
--------------------------------------------------------------------------------
Slack: 14.221ns (period - (min high pulse limit / (high pulse / period)))
  Period: 16.888ns
  High pulse: 6.333ns
  High pulse limit: 1.000ns (Twph)
  Physical resource: gen_bee3mem/TC5x/timer[2]/CLK
  Logical resource: gen_bee3mem/TC5x/timer_I_1/RAM16X2S0/RAM16X1S1/CLK
  Location pin: SLICE_X84Y128.CLK
  Clock network: p0buf
--------------------------------------------------------------------------------
Slack: 14.221ns (period - (min high pulse limit / (high pulse / period)))
  Period: 16.888ns
  High pulse: 6.333ns
  High pulse limit: 1.000ns (Twph)
  Physical resource: gen_bee3mem/TC5x/timer[2]/CLK
  Logical resource: gen_bee3mem/TC5x/timer_I_1/RAM16X2S0/RAM16X1S0/CLK
  Location pin: SLICE_X84Y128.CLK
  Clock network: p0buf
--------------------------------------------------------------------------------
Slack: 14.221ns (period - (min high pulse limit / (high pulse / period)))
  Period: 16.888ns
  High pulse: 6.333ns
  High pulse limit: 1.000ns (Twph)
  Physical resource: gen_bee3mem/TC5x/timer[4]/CLK
  Logical resource: gen_bee3mem/TC5x/timer_I_5/RAM16X1S1/CLK
  Location pin: SLICE_X88Y124.CLK
  Clock network: p0buf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_C
LKx         = PERIOD TIMEGRP         
"gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_CLK
x"         TS_clkin_p / 1.125 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7398 paths analyzed, 905 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.284ns.
--------------------------------------------------------------------------------

Paths for end point gen_bee3mem/ddr/r_RBfull (SLICE_X16Y83.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_bee3mem/ddr/readBuf/RBfifoA/FIFO36_72_EXP (RAM)
  Destination:          gen_bee3mem/ddr/r_RBfull (FF)
  Requirement:          3.167ns
  Data Path Delay:      2.473ns (Levels of Logic = 0)
  Clock Path Skew:      -0.431ns (3.416 - 3.847)
  Source Clock:         bufM90 rising at 5.277ns
  Destination Clock:    bufc rising at 8.444ns
  Clock Uncertainty:    0.203ns

  Clock Uncertainty:          0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: gen_bee3mem/ddr/readBuf/RBfifoA/FIFO36_72_EXP to gen_bee3mem/ddr/r_RBfull
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X0Y13.ALMOSTFULL Trcko_AFULL           1.020   gen_bee3mem/ddr/readBuf/RBfifoA/FIFO36_72_EXP
                                                          gen_bee3mem/ddr/readBuf/RBfifoA/FIFO36_72_EXP
    SLICE_X16Y83.CX         net (fanout=1)        1.458   gen_bee3mem/ddr/RBfullx
    SLICE_X16Y83.CLK        Tdick                -0.005   gen_bee3mem/ddr/r_RBfull
                                                          gen_bee3mem/ddr/r_RBfull
    ----------------------------------------------------  ---------------------------
    Total                                         2.473ns (1.015ns logic, 1.458ns route)
                                                          (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Paths for end point gen_bee3mem/ddr/CalFailed (SLICE_X23Y99.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.453ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_bee3mem/ddr/FailX (FF)
  Destination:          gen_bee3mem/ddr/CalFailed (FF)
  Requirement:          3.167ns
  Data Path Delay:      2.143ns (Levels of Logic = 0)
  Clock Path Skew:      -0.368ns (3.406 - 3.774)
  Source Clock:         bufM90 rising at 5.277ns
  Destination Clock:    bufc rising at 8.444ns
  Clock Uncertainty:    0.203ns

  Clock Uncertainty:          0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: gen_bee3mem/ddr/FailX to gen_bee3mem/ddr/CalFailed
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y76.BQ       Tcko                  0.450   gen_bee3mem/ddr/FailX
                                                       gen_bee3mem/ddr/FailX
    SLICE_X23Y99.AX      net (fanout=1)        1.701   gen_bee3mem/ddr/FailX
    SLICE_X23Y99.CLK     Tdick                -0.008   gen_bee3mem/CalFailed
                                                       gen_bee3mem/ddr/CalFailed
    -------------------------------------------------  ---------------------------
    Total                                      2.143ns (0.442ns logic, 1.701ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Paths for end point gen_bee3mem/ddr/OB/numOps[0] (SLICE_X73Y116.C2), 84 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.681ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_bee3mem/ddr/addrFifo/FIFO18_36_inst (RAM)
  Destination:          gen_bee3mem/ddr/OB/numOps[0] (FF)
  Requirement:          8.444ns
  Data Path Delay:      7.450ns (Levels of Logic = 5)
  Clock Path Skew:      -0.230ns (0.528 - 0.758)
  Source Clock:         bufc rising at 0.000ns
  Destination Clock:    bufc rising at 8.444ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: gen_bee3mem/ddr/addrFifo/FIFO18_36_inst to gen_bee3mem/ddr/OB/numOps[0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y20.DOADOL9 Trcko_DO              0.818   gen_bee3mem/ddr/addrFifo/FIFO18_36_inst
                                                       gen_bee3mem/ddr/addrFifo/FIFO18_36_inst
    SLICE_X81Y114.D1     net (fanout=2)        2.033   gen_bee3mem/ddr/addrFifo/AD[9]
    SLICE_X81Y114.D      Tilo                  0.094   gen_bee3mem/ddr/OB/numOps_bank[1]
                                                       gen_bee3mem/ddr/addrFifo/FIFO18_36_inst_RNIIEP_1
    SLICE_X88Y109.C2     net (fanout=16)       1.505   gen_bee3mem/ddr/AD_1[9]
    SLICE_X88Y109.C      Tilo                  0.094   gen_bee3mem/ddr/OB/rowOut[4]
                                                       gen_bee3mem/ddr/OB/genblk27.rowMem[4].rowElement/rbx/DP
    SLICE_X89Y109.B2     net (fanout=1)        0.736   gen_bee3mem/ddr/OB/rowOut[4]
    SLICE_X89Y109.COUT   Topcyb                0.501   gen_bee3mem/ddr/OB/rowEqual_0_I_34/O
                                                       gen_bee3mem/ddr/OB/rowEqual_0_I_22
                                                       gen_bee3mem/ddr/OB/rowEqual_0_I_34
    SLICE_X89Y110.CIN    net (fanout=1)        0.010   gen_bee3mem/ddr/OB/rowEqual_0_I_34/O
    SLICE_X89Y110.AMUX   Tcina                 0.303   gen_bee3mem/ddr/OB/rowEqual
                                                       gen_bee3mem/ddr/OB/rowEqual_0_I_45
    SLICE_X73Y116.C2     net (fanout=2)        1.327   gen_bee3mem/ddr/OB/rowEqual
    SLICE_X73Y116.CLK    Tas                   0.029   gen_bee3mem/ddr/numOps[1]
                                                       gen_bee3mem/ddr/OB/numOps_RNO[0]
                                                       gen_bee3mem/ddr/OB/numOps[0]
    -------------------------------------------------  ---------------------------
    Total                                      7.450ns (1.839ns logic, 5.611ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.743ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_bee3mem/ddr/addrFifo/FIFO18_36_inst (RAM)
  Destination:          gen_bee3mem/ddr/OB/numOps[0] (FF)
  Requirement:          8.444ns
  Data Path Delay:      7.388ns (Levels of Logic = 5)
  Clock Path Skew:      -0.230ns (0.528 - 0.758)
  Source Clock:         bufc rising at 0.000ns
  Destination Clock:    bufc rising at 8.444ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: gen_bee3mem/ddr/addrFifo/FIFO18_36_inst to gen_bee3mem/ddr/OB/numOps[0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y20.DOADOL9 Trcko_DO              0.818   gen_bee3mem/ddr/addrFifo/FIFO18_36_inst
                                                       gen_bee3mem/ddr/addrFifo/FIFO18_36_inst
    SLICE_X81Y114.D1     net (fanout=2)        2.033   gen_bee3mem/ddr/addrFifo/AD[9]
    SLICE_X81Y114.D      Tilo                  0.094   gen_bee3mem/ddr/OB/numOps_bank[1]
                                                       gen_bee3mem/ddr/addrFifo/FIFO18_36_inst_RNIIEP_1
    SLICE_X88Y110.B2     net (fanout=16)       1.185   gen_bee3mem/ddr/AD_1[9]
    SLICE_X88Y110.BMUX   Tilo                  0.249   gen_bee3mem/ddr/OB/rowOut[13]
                                                       gen_bee3mem/ddr/OB/genblk27.rowMem[3].rowElement/rbx/DP
    SLICE_X89Y109.B1     net (fanout=1)        0.839   gen_bee3mem/ddr/OB/rowOut[3]
    SLICE_X89Y109.COUT   Topcyb                0.501   gen_bee3mem/ddr/OB/rowEqual_0_I_34/O
                                                       gen_bee3mem/ddr/OB/rowEqual_0_I_22
                                                       gen_bee3mem/ddr/OB/rowEqual_0_I_34
    SLICE_X89Y110.CIN    net (fanout=1)        0.010   gen_bee3mem/ddr/OB/rowEqual_0_I_34/O
    SLICE_X89Y110.AMUX   Tcina                 0.303   gen_bee3mem/ddr/OB/rowEqual
                                                       gen_bee3mem/ddr/OB/rowEqual_0_I_45
    SLICE_X73Y116.C2     net (fanout=2)        1.327   gen_bee3mem/ddr/OB/rowEqual
    SLICE_X73Y116.CLK    Tas                   0.029   gen_bee3mem/ddr/numOps[1]
                                                       gen_bee3mem/ddr/OB/numOps_RNO[0]
                                                       gen_bee3mem/ddr/OB/numOps[0]
    -------------------------------------------------  ---------------------------
    Total                                      7.388ns (1.994ns logic, 5.394ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.799ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_bee3mem/ddr/addrFifo/FIFO18_36_inst (RAM)
  Destination:          gen_bee3mem/ddr/OB/numOps[0] (FF)
  Requirement:          8.444ns
  Data Path Delay:      7.332ns (Levels of Logic = 5)
  Clock Path Skew:      -0.230ns (0.528 - 0.758)
  Source Clock:         bufc rising at 0.000ns
  Destination Clock:    bufc rising at 8.444ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: gen_bee3mem/ddr/addrFifo/FIFO18_36_inst to gen_bee3mem/ddr/OB/numOps[0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y20.DOADOL8 Trcko_DO              0.818   gen_bee3mem/ddr/addrFifo/FIFO18_36_inst
                                                       gen_bee3mem/ddr/addrFifo/FIFO18_36_inst
    SLICE_X81Y114.C2     net (fanout=2)        1.651   gen_bee3mem/ddr/addrFifo/AD[8]
    SLICE_X81Y114.C      Tilo                  0.094   gen_bee3mem/ddr/OB/numOps_bank[1]
                                                       gen_bee3mem/ddr/addrFifo/FIFO18_36_inst_RNIIEP
    SLICE_X88Y109.C1     net (fanout=16)       1.769   gen_bee3mem/ddr/AD_1[8]
    SLICE_X88Y109.C      Tilo                  0.094   gen_bee3mem/ddr/OB/rowOut[4]
                                                       gen_bee3mem/ddr/OB/genblk27.rowMem[4].rowElement/rbx/DP
    SLICE_X89Y109.B2     net (fanout=1)        0.736   gen_bee3mem/ddr/OB/rowOut[4]
    SLICE_X89Y109.COUT   Topcyb                0.501   gen_bee3mem/ddr/OB/rowEqual_0_I_34/O
                                                       gen_bee3mem/ddr/OB/rowEqual_0_I_22
                                                       gen_bee3mem/ddr/OB/rowEqual_0_I_34
    SLICE_X89Y110.CIN    net (fanout=1)        0.010   gen_bee3mem/ddr/OB/rowEqual_0_I_34/O
    SLICE_X89Y110.AMUX   Tcina                 0.303   gen_bee3mem/ddr/OB/rowEqual
                                                       gen_bee3mem/ddr/OB/rowEqual_0_I_45
    SLICE_X73Y116.C2     net (fanout=2)        1.327   gen_bee3mem/ddr/OB/rowEqual
    SLICE_X73Y116.CLK    Tas                   0.029   gen_bee3mem/ddr/numOps[1]
                                                       gen_bee3mem/ddr/OB/numOps_RNO[0]
                                                       gen_bee3mem/ddr/OB/numOps[0]
    -------------------------------------------------  ---------------------------
    Total                                      7.332ns (1.839ns logic, 5.493ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_CLKx
        = PERIOD TIMEGRP
        "gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_CLKx"
        TS_clkin_p / 1.125 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point gen_bee3mem/ddr/CReset_2 (SLICE_X59Y121.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.121ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_bee3mem/TC5x/ResetDDR (FF)
  Destination:          gen_bee3mem/ddr/CReset_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.586ns (Levels of Logic = 1)
  Clock Path Skew:      0.252ns (3.666 - 3.414)
  Source Clock:         p0buf rising at 0.000ns
  Destination Clock:    bufc rising at 0.000ns
  Clock Uncertainty:    0.213ns

  Clock Uncertainty:          0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.171ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: gen_bee3mem/TC5x/ResetDDR to gen_bee3mem/ddr/CReset_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y121.AQ     Tcko                  0.414   gen_bee3mem/ResetDDR
                                                       gen_bee3mem/TC5x/ResetDDR
    SLICE_X59Y121.B5     net (fanout=5)        0.368   gen_bee3mem/ResetDDR
    SLICE_X59Y121.CLK    Tah         (-Th)     0.196   gen_bee3mem/ddr/CReset_4
                                                       gen_bee3mem/ddr/CReset_2_RNO
                                                       gen_bee3mem/ddr/CReset_2
    -------------------------------------------------  ---------------------------
    Total                                      0.586ns (0.218ns logic, 0.368ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

Paths for end point gen_bee3mem/ddr/CReset_1 (SLICE_X59Y121.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.123ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_bee3mem/TC5x/ResetDDR (FF)
  Destination:          gen_bee3mem/ddr/CReset_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.588ns (Levels of Logic = 1)
  Clock Path Skew:      0.252ns (3.666 - 3.414)
  Source Clock:         p0buf rising at 0.000ns
  Destination Clock:    bufc rising at 0.000ns
  Clock Uncertainty:    0.213ns

  Clock Uncertainty:          0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.171ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: gen_bee3mem/TC5x/ResetDDR to gen_bee3mem/ddr/CReset_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y121.AQ     Tcko                  0.414   gen_bee3mem/ResetDDR
                                                       gen_bee3mem/TC5x/ResetDDR
    SLICE_X59Y121.A5     net (fanout=5)        0.371   gen_bee3mem/ResetDDR
    SLICE_X59Y121.CLK    Tah         (-Th)     0.197   gen_bee3mem/ddr/CReset_4
                                                       gen_bee3mem/ddr/CReset_1_RNO
                                                       gen_bee3mem/ddr/CReset_1
    -------------------------------------------------  ---------------------------
    Total                                      0.588ns (0.217ns logic, 0.371ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------

Paths for end point gen_bee3mem/ddr/altAddr[8] (SLICE_X74Y120.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.166ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_bee3mem/TC5x/injectTC5address (FF)
  Destination:          gen_bee3mem/ddr/altAddr[8] (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.661ns (Levels of Logic = 1)
  Clock Path Skew:      0.282ns (3.769 - 3.487)
  Source Clock:         p0buf rising at 0.000ns
  Destination Clock:    bufc rising at 0.000ns
  Clock Uncertainty:    0.213ns

  Clock Uncertainty:          0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.171ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: gen_bee3mem/TC5x/injectTC5address to gen_bee3mem/ddr/altAddr[8]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y122.DQ     Tcko                  0.433   gen_bee3mem/injectTC5address
                                                       gen_bee3mem/TC5x/injectTC5address
    SLICE_X74Y120.C6     net (fanout=21)       0.423   gen_bee3mem/injectTC5address
    SLICE_X74Y120.CLK    Tah         (-Th)     0.195   gen_bee3mem/ddr/altAddr[9]
                                                       gen_bee3mem/ddr/altAddr_11_i_m2[8]
                                                       gen_bee3mem/ddr/altAddr[8]
    -------------------------------------------------  ---------------------------
    Total                                      0.661ns (0.238ns logic, 0.423ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_CLKx
        = PERIOD TIMEGRP
        "gen_gclk_rst_gen_dram_clk_genblk49_genblk50_genblk51_xcv5_gen_dram_clk_bee3_CLKx"
        TS_clkin_p / 1.125 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.222ns (period - min period limit)
  Period: 8.444ns
  Min period limit: 2.222ns (450.045MHz) (Trper_RDCLK)
  Physical resource: gen_bee3mem/ddr/addrFifo/FIFO18_36_inst/RDCLK
  Logical resource: gen_bee3mem/ddr/addrFifo/FIFO18_36_inst/RDCLK
  Location pin: RAMB36_X3Y20.CLKARDCLKL
  Clock network: bufc
--------------------------------------------------------------------------------
Slack: 6.444ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.444ns
  Low pulse: 4.222ns
  Low pulse limit: 1.000ns (Twpl)
  Physical resource: gen_bee3mem/ddr/OB/rowOut[12]/CLK
  Logical resource: gen_bee3mem/ddr/OB/genblk27.rowMem[12].rowElement/rbx/DP/CLK
  Location pin: SLICE_X84Y111.CLK
  Clock network: bufc
--------------------------------------------------------------------------------
Slack: 6.444ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.444ns
  High pulse: 4.222ns
  High pulse limit: 1.000ns (Twph)
  Physical resource: gen_bee3mem/ddr/OB/rowOut[12]/CLK
  Logical resource: gen_bee3mem/ddr/OB/genblk27.rowMem[12].rowElement/rbx/DP/CLK
  Location pin: SLICE_X84Y111.CLK
  Clock network: bufc
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_gen_eth_dma_master_gigaeth_genblk87_genblk88_macgmii_dfs_clkfx = PERIOD      
   TIMEGRP         
"gen_eth_dma_master_gigaeth_genblk87_genblk88_macgmii_dfs_clkfx" 7.6         ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 435 paths analyzed, 95 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.318ns.
--------------------------------------------------------------------------------

Paths for end point gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/GMII_TXD[2] (OLOGIC_X2Y45.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac (CPU)
  Destination:          gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/GMII_TXD[2] (FF)
  Requirement:          7.600ns
  Data Path Delay:      6.997ns (Levels of Logic = 0)
  Clock Path Skew:      -0.192ns (1.537 - 1.729)
  Source Clock:         gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethTXclock rising at 0.000ns
  Destination Clock:    gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethTXclock rising at 7.600ns
  Clock Uncertainty:    0.129ns

  Clock Uncertainty:          0.129ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.187ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac to gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/GMII_TXD[2]
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    TEMAC_X0Y0.EMAC0PHYTXD2 Tmaccko_TXD           2.200   gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac
                                                          gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac
    OLOGIC_X2Y45.D1         net (fanout=1)        4.363   gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/TXD_FROM_MAC[2]
    OLOGIC_X2Y45.CLK        Todck                 0.434   PHY_TXD_c[2]
                                                          gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/GMII_TXD[2]
    ----------------------------------------------------  ---------------------------
    Total                                         6.997ns (2.634ns logic, 4.363ns route)
                                                          (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------

Paths for end point gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/GMII_TXD[6] (OLOGIC_X2Y41.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac (CPU)
  Destination:          gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/GMII_TXD[6] (FF)
  Requirement:          7.600ns
  Data Path Delay:      6.988ns (Levels of Logic = 0)
  Clock Path Skew:      -0.190ns (1.539 - 1.729)
  Source Clock:         gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethTXclock rising at 0.000ns
  Destination Clock:    gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethTXclock rising at 7.600ns
  Clock Uncertainty:    0.129ns

  Clock Uncertainty:          0.129ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.187ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac to gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/GMII_TXD[6]
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    TEMAC_X0Y0.EMAC0PHYTXD6 Tmaccko_TXD           2.200   gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac
                                                          gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac
    OLOGIC_X2Y41.D1         net (fanout=1)        4.354   gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/TXD_FROM_MAC[6]
    OLOGIC_X2Y41.CLK        Todck                 0.434   PHY_TXD_c[6]
                                                          gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/GMII_TXD[6]
    ----------------------------------------------------  ---------------------------
    Total                                         6.988ns (2.634ns logic, 4.354ns route)
                                                          (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Paths for end point gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/GMII_TXD[4] (OLOGIC_X2Y43.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.534ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac (CPU)
  Destination:          gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/GMII_TXD[4] (FF)
  Requirement:          7.600ns
  Data Path Delay:      6.746ns (Levels of Logic = 0)
  Clock Path Skew:      -0.191ns (1.538 - 1.729)
  Source Clock:         gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethTXclock rising at 0.000ns
  Destination Clock:    gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethTXclock rising at 7.600ns
  Clock Uncertainty:    0.129ns

  Clock Uncertainty:          0.129ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.187ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac to gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/GMII_TXD[4]
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    TEMAC_X0Y0.EMAC0PHYTXD4 Tmaccko_TXD           2.200   gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac
                                                          gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/v5_emac
    OLOGIC_X2Y43.D1         net (fanout=1)        4.112   gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/TXD_FROM_MAC[4]
    OLOGIC_X2Y43.CLK        Todck                 0.434   PHY_TXD_c[4]
                                                          gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/GMII_TXD[4]
    ----------------------------------------------------  ---------------------------
    Total                                         6.746ns (2.634ns logic, 4.112ns route)
                                                          (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_gen_eth_dma_master_gigaeth_genblk87_genblk88_macgmii_dfs_clkfx = PERIOD
        TIMEGRP
        "gen_eth_dma_master_gigaeth_genblk87_genblk88_macgmii_dfs_clkfx" 7.6
        ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/r_tx_state[4] (SLICE_X90Y70.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.530ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/r_tx_state[3] (FF)
  Destination:          gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/r_tx_state[4] (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.530ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethTXclock rising at 7.600ns
  Destination Clock:    gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethTXclock rising at 7.600ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/r_tx_state[3] to gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/r_tx_state[4]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y70.AQ      Tcko                  0.414   gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/r_tx_state[4]
                                                       gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/r_tx_state[3]
    SLICE_X90Y70.D6      net (fanout=16)       0.311   gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/r_tx_state[3]
    SLICE_X90Y70.CLK     Tah         (-Th)     0.195   gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/r_tx_state[4]
                                                       gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/r_tx_state_ns_i_i[4]
                                                       gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/r_tx_state[4]
    -------------------------------------------------  ---------------------------
    Total                                      0.530ns (0.219ns logic, 0.311ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------

Paths for end point gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/r_tx_state[2] (SLICE_X90Y70.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.558ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/r_tx_state[2] (FF)
  Destination:          gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/r_tx_state[2] (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.558ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethTXclock rising at 7.600ns
  Destination Clock:    gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethTXclock rising at 7.600ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/r_tx_state[2] to gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/r_tx_state[2]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y70.CQ      Tcko                  0.414   gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/r_tx_state[4]
                                                       gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/r_tx_state[2]
    SLICE_X90Y70.C6      net (fanout=7)        0.339   gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/r_tx_state[2]
    SLICE_X90Y70.CLK     Tah         (-Th)     0.195   gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/r_tx_state[4]
                                                       gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/r_tx_state_ns_i_i[2]
                                                       gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/r_tx_state[2]
    -------------------------------------------------  ---------------------------
    Total                                      0.558ns (0.219ns logic, 0.339ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------

Paths for end point gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/tx_byte_count[2] (SLICE_X91Y70.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.565ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/tx_byte_count[2] (FF)
  Destination:          gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/tx_byte_count[2] (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.565ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethTXclock rising at 7.600ns
  Destination Clock:    gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/ethTXclock rising at 7.600ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/tx_byte_count[2] to gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/tx_byte_count[2]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y70.DQ      Tcko                  0.414   gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/tx_byte_count[2]
                                                       gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/tx_byte_count[2]
    SLICE_X91Y70.D4      net (fanout=3)        0.343   gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/tx_byte_count[2]
    SLICE_X91Y70.CLK     Tah         (-Th)     0.192   gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/tx_byte_count[2]
                                                       gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/tx_byte_count_en_2_lut6_2_o5
                                                       gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/tx_byte_count[2]
    -------------------------------------------------  ---------------------------
    Total                                      0.565ns (0.222ns logic, 0.343ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gen_eth_dma_master_gigaeth_genblk87_genblk88_macgmii_dfs_clkfx = PERIOD
        TIMEGRP
        "gen_eth_dma_master_gigaeth_genblk87_genblk88_macgmii_dfs_clkfx" 7.6
        ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.600ns
  High pulse: 3.800ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: PHY_GTXCLK_c/SR
  Logical resource: gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/GMIIoddr/SR
  Location pin: OLOGIC_X1Y211.SR
  Clock network: eth_rst
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.600ns
  High pulse: 3.800ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: PHY_TXEN_c/SR
  Logical resource: gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/GMII_TX_EN/SR
  Location pin: OLOGIC_X2Y48.SR
  Clock network: eth_rst
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.600ns
  High pulse: 3.800ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: PHY_TXER_c/SR
  Logical resource: gen_eth_dma_master/gigaeth/genblk87.genblk88.macgmii/GMII_TX_ER/SR
  Location pin: OLOGIC_X2Y49.SR
  Clock network: eth_rst
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dll_clk0 = PERIOD        
 TIMEGRP "gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dll_clk0"         
TS_gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dfs_clkfx HIGH         
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7759218 paths analyzed, 23520 endpoints analyzed, 15 failing endpoints
 15 timing errors detected. (14 setup errors, 1 hold error, 0 component switching limit errors)
 Minimum period is  10.676ns.
--------------------------------------------------------------------------------

Paths for end point gen_cpu/gen_de/regr.ts.inst[16] (SLICE_X30Y86.SR), 289 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid_fast (FF)
  Destination:          gen_cpu/gen_de/regr.ts.inst[16] (FF)
  Requirement:          5.278ns
  Data Path Delay:      4.666ns (Levels of Logic = 4)
  Clock Path Skew:      -0.296ns (3.376 - 3.672)
  Source Clock:         dll_clk2x_buf rising at 5.277ns
  Destination Clock:    dll_clk0_buf rising at 10.555ns
  Clock Uncertainty:    0.377ns

  Clock Uncertainty:          0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.284ns
    Phase Error (PE):           0.200ns

  Maximum Data Path: gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid_fast to gen_cpu/gen_de/regr.ts.inst[16]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y79.BQ      Tcko                  0.471   gen_cpu/gen_immu/valid_fast
                                                       gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid_fast
    SLICE_X24Y77.D4      net (fanout=2)        0.546   gen_cpu/gen_immu/valid_fast
    SLICE_X24Y77.D       Tilo                  0.094   gen_cpu/gen_immu/lvl[1]
                                                       gen_cpu/gen_immu/un1_icache_de_in.paddr_0_a3
    SLICE_X25Y80.C2      net (fanout=8)        0.806   gen_cpu/gen_immu/paddr
    SLICE_X25Y80.C       Tilo                  0.094   gen_cpu/gen_memctrl/bus_mux/data_0[99]
                                                       gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/delr_de.pte.ppn_RNIT55O[23]
    SLICE_X27Y81.C4      net (fanout=3)        0.661   gen_cpu/ppn_RNIT55O[23]
    SLICE_X27Y81.CMUX    Topcc                 0.454   gen_cpu/gen_icache/cache_hit
                                                       gen_cpu/gen_icache/svbl_968.cache_hit_1_I_77
                                                       gen_cpu/gen_icache/svbl_968.cache_hit_1_I_34
    SLICE_X31Y84.C6      net (fanout=1)        0.567   gen_cpu/cache_hit_1_data_tmp[6]
    SLICE_X31Y84.C       Tilo                  0.094   gen_cpu/inst_0[21]
                                                       gen_cpu/gen_de/regr.ts.inst_mb
    SLICE_X30Y86.SR      net (fanout=5)        0.332   gen_cpu/gen_de/inst_mb
    SLICE_X30Y86.CLK     Tsrck                 0.547   gen_cpu/inst_0[17]
                                                       gen_cpu/gen_de/regr.ts.inst[16]
    -------------------------------------------------  ---------------------------
    Total                                      4.666ns (1.754ns logic, 2.912ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid (FF)
  Destination:          gen_cpu/gen_de/regr.ts.inst[16] (FF)
  Requirement:          5.278ns
  Data Path Delay:      4.621ns (Levels of Logic = 4)
  Clock Path Skew:      -0.245ns (3.376 - 3.621)
  Source Clock:         dll_clk2x_buf rising at 5.277ns
  Destination Clock:    dll_clk0_buf rising at 10.555ns
  Clock Uncertainty:    0.377ns

  Clock Uncertainty:          0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.284ns
    Phase Error (PE):           0.200ns

  Maximum Data Path: gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid to gen_cpu/gen_de/regr.ts.inst[16]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y79.AQ      Tcko                  0.450   gen_cpu/valid_6
                                                       gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid
    SLICE_X29Y78.A4      net (fanout=15)       0.613   gen_cpu/valid_6
    SLICE_X29Y78.AMUX    Tilo                  0.234   gen_cpu/r_flush_op
                                                       gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/svbl_641.un3_tlbram2iu.pte_i_m4_lut6_2_o5[3]
    SLICE_X31Y80.B2      net (fanout=2)        0.886   gen_cpu/gen_immu/N_369_i
    SLICE_X31Y80.B       Tilo                  0.094   gen_cpu/un1_gen_immu_i_2_i_reto[11]
                                                       gen_cpu/gen_immu/svbl_778.un1_exception_i
    SLICE_X31Y84.D3      net (fanout=4)        0.777   gen_cpu/un1_gen_immu_i_2_i[11]
    SLICE_X31Y84.D       Tilo                  0.094   gen_cpu/inst_0[21]
                                                       gen_cpu/gen_de/regr.ts.inst_sn_lut6_2_o6
    SLICE_X31Y84.C4      net (fanout=1)        0.500   gen_cpu/gen_de/inst_sn
    SLICE_X31Y84.C       Tilo                  0.094   gen_cpu/inst_0[21]
                                                       gen_cpu/gen_de/regr.ts.inst_mb
    SLICE_X30Y86.SR      net (fanout=5)        0.332   gen_cpu/gen_de/inst_mb
    SLICE_X30Y86.CLK     Tsrck                 0.547   gen_cpu/inst_0[17]
                                                       gen_cpu/gen_de/regr.ts.inst[16]
    -------------------------------------------------  ---------------------------
    Total                                      4.621ns (1.513ns logic, 3.108ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid_rep1 (FF)
  Destination:          gen_cpu/gen_de/regr.ts.inst[16] (FF)
  Requirement:          5.278ns
  Data Path Delay:      4.576ns (Levels of Logic = 5)
  Clock Path Skew:      -0.289ns (3.376 - 3.665)
  Source Clock:         dll_clk2x_buf rising at 5.277ns
  Destination Clock:    dll_clk0_buf rising at 10.555ns
  Clock Uncertainty:    0.377ns

  Clock Uncertainty:          0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.284ns
    Phase Error (PE):           0.200ns

  Maximum Data Path: gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid_rep1 to gen_cpu/gen_de/regr.ts.inst[16]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y76.AQ      Tcko                  0.450   gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/valid_rep1
                                                       gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid_rep1
    SLICE_X26Y77.C6      net (fanout=3)        0.456   gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/valid_rep1
    SLICE_X26Y77.C       Tilo                  0.094   gen_cpu/l[8]
                                                       gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/tlbram2iu.lvl_i_m2[0]
    SLICE_X26Y82.D5      net (fanout=2)        0.731   gen_cpu/lvl_i_m2[0]
    SLICE_X26Y82.D       Tilo                  0.094   gen_cpu/un1_gen_if[174]
                                                       gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/svbl_641.un3_tlbram2iu.pte_i_m2_RNIVVJP[10]
    SLICE_X27Y80.C6      net (fanout=2)        0.436   gen_cpu/N_41_i
    SLICE_X27Y80.COUT    Topcyc                0.423   gen_cpu/gen_icache/svbl_968.cache_hit_1_I_45/O
                                                       gen_cpu/gen_icache/svbl_968.cache_hit_1_I_33
                                                       gen_cpu/gen_icache/svbl_968.cache_hit_1_I_45
    SLICE_X27Y81.CIN     net (fanout=1)        0.000   gen_cpu/gen_icache/svbl_968.cache_hit_1_I_45/O
    SLICE_X27Y81.CMUX    Tcinc                 0.352   gen_cpu/gen_icache/cache_hit
                                                       gen_cpu/gen_icache/svbl_968.cache_hit_1_I_34
    SLICE_X31Y84.C6      net (fanout=1)        0.567   gen_cpu/cache_hit_1_data_tmp[6]
    SLICE_X31Y84.C       Tilo                  0.094   gen_cpu/inst_0[21]
                                                       gen_cpu/gen_de/regr.ts.inst_mb
    SLICE_X30Y86.SR      net (fanout=5)        0.332   gen_cpu/gen_de/inst_mb
    SLICE_X30Y86.CLK     Tsrck                 0.547   gen_cpu/inst_0[17]
                                                       gen_cpu/gen_de/regr.ts.inst[16]
    -------------------------------------------------  ---------------------------
    Total                                      4.576ns (2.054ns logic, 2.522ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------

Paths for end point gen_cpu/gen_de/regr.ts.inst[19] (SLICE_X31Y86.SR), 289 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid_fast (FF)
  Destination:          gen_cpu/gen_de/regr.ts.inst[19] (FF)
  Requirement:          5.278ns
  Data Path Delay:      4.666ns (Levels of Logic = 4)
  Clock Path Skew:      -0.296ns (3.376 - 3.672)
  Source Clock:         dll_clk2x_buf rising at 5.277ns
  Destination Clock:    dll_clk0_buf rising at 10.555ns
  Clock Uncertainty:    0.377ns

  Clock Uncertainty:          0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.284ns
    Phase Error (PE):           0.200ns

  Maximum Data Path: gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid_fast to gen_cpu/gen_de/regr.ts.inst[19]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y79.BQ      Tcko                  0.471   gen_cpu/gen_immu/valid_fast
                                                       gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid_fast
    SLICE_X24Y77.D4      net (fanout=2)        0.546   gen_cpu/gen_immu/valid_fast
    SLICE_X24Y77.D       Tilo                  0.094   gen_cpu/gen_immu/lvl[1]
                                                       gen_cpu/gen_immu/un1_icache_de_in.paddr_0_a3
    SLICE_X25Y80.C2      net (fanout=8)        0.806   gen_cpu/gen_immu/paddr
    SLICE_X25Y80.C       Tilo                  0.094   gen_cpu/gen_memctrl/bus_mux/data_0[99]
                                                       gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/delr_de.pte.ppn_RNIT55O[23]
    SLICE_X27Y81.C4      net (fanout=3)        0.661   gen_cpu/ppn_RNIT55O[23]
    SLICE_X27Y81.CMUX    Topcc                 0.454   gen_cpu/gen_icache/cache_hit
                                                       gen_cpu/gen_icache/svbl_968.cache_hit_1_I_77
                                                       gen_cpu/gen_icache/svbl_968.cache_hit_1_I_34
    SLICE_X31Y84.C6      net (fanout=1)        0.567   gen_cpu/cache_hit_1_data_tmp[6]
    SLICE_X31Y84.C       Tilo                  0.094   gen_cpu/inst_0[21]
                                                       gen_cpu/gen_de/regr.ts.inst_mb
    SLICE_X31Y86.SR      net (fanout=5)        0.332   gen_cpu/gen_de/inst_mb
    SLICE_X31Y86.CLK     Tsrck                 0.547   gen_cpu/inst_0[20]
                                                       gen_cpu/gen_de/regr.ts.inst[19]
    -------------------------------------------------  ---------------------------
    Total                                      4.666ns (1.754ns logic, 2.912ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid (FF)
  Destination:          gen_cpu/gen_de/regr.ts.inst[19] (FF)
  Requirement:          5.278ns
  Data Path Delay:      4.621ns (Levels of Logic = 4)
  Clock Path Skew:      -0.245ns (3.376 - 3.621)
  Source Clock:         dll_clk2x_buf rising at 5.277ns
  Destination Clock:    dll_clk0_buf rising at 10.555ns
  Clock Uncertainty:    0.377ns

  Clock Uncertainty:          0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.284ns
    Phase Error (PE):           0.200ns

  Maximum Data Path: gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid to gen_cpu/gen_de/regr.ts.inst[19]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y79.AQ      Tcko                  0.450   gen_cpu/valid_6
                                                       gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid
    SLICE_X29Y78.A4      net (fanout=15)       0.613   gen_cpu/valid_6
    SLICE_X29Y78.AMUX    Tilo                  0.234   gen_cpu/r_flush_op
                                                       gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/svbl_641.un3_tlbram2iu.pte_i_m4_lut6_2_o5[3]
    SLICE_X31Y80.B2      net (fanout=2)        0.886   gen_cpu/gen_immu/N_369_i
    SLICE_X31Y80.B       Tilo                  0.094   gen_cpu/un1_gen_immu_i_2_i_reto[11]
                                                       gen_cpu/gen_immu/svbl_778.un1_exception_i
    SLICE_X31Y84.D3      net (fanout=4)        0.777   gen_cpu/un1_gen_immu_i_2_i[11]
    SLICE_X31Y84.D       Tilo                  0.094   gen_cpu/inst_0[21]
                                                       gen_cpu/gen_de/regr.ts.inst_sn_lut6_2_o6
    SLICE_X31Y84.C4      net (fanout=1)        0.500   gen_cpu/gen_de/inst_sn
    SLICE_X31Y84.C       Tilo                  0.094   gen_cpu/inst_0[21]
                                                       gen_cpu/gen_de/regr.ts.inst_mb
    SLICE_X31Y86.SR      net (fanout=5)        0.332   gen_cpu/gen_de/inst_mb
    SLICE_X31Y86.CLK     Tsrck                 0.547   gen_cpu/inst_0[20]
                                                       gen_cpu/gen_de/regr.ts.inst[19]
    -------------------------------------------------  ---------------------------
    Total                                      4.621ns (1.513ns logic, 3.108ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid_rep1 (FF)
  Destination:          gen_cpu/gen_de/regr.ts.inst[19] (FF)
  Requirement:          5.278ns
  Data Path Delay:      4.576ns (Levels of Logic = 5)
  Clock Path Skew:      -0.289ns (3.376 - 3.665)
  Source Clock:         dll_clk2x_buf rising at 5.277ns
  Destination Clock:    dll_clk0_buf rising at 10.555ns
  Clock Uncertainty:    0.377ns

  Clock Uncertainty:          0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.284ns
    Phase Error (PE):           0.200ns

  Maximum Data Path: gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid_rep1 to gen_cpu/gen_de/regr.ts.inst[19]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y76.AQ      Tcko                  0.450   gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/valid_rep1
                                                       gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid_rep1
    SLICE_X26Y77.C6      net (fanout=3)        0.456   gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/valid_rep1
    SLICE_X26Y77.C       Tilo                  0.094   gen_cpu/l[8]
                                                       gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/tlbram2iu.lvl_i_m2[0]
    SLICE_X26Y82.D5      net (fanout=2)        0.731   gen_cpu/lvl_i_m2[0]
    SLICE_X26Y82.D       Tilo                  0.094   gen_cpu/un1_gen_if[174]
                                                       gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/svbl_641.un3_tlbram2iu.pte_i_m2_RNIVVJP[10]
    SLICE_X27Y80.C6      net (fanout=2)        0.436   gen_cpu/N_41_i
    SLICE_X27Y80.COUT    Topcyc                0.423   gen_cpu/gen_icache/svbl_968.cache_hit_1_I_45/O
                                                       gen_cpu/gen_icache/svbl_968.cache_hit_1_I_33
                                                       gen_cpu/gen_icache/svbl_968.cache_hit_1_I_45
    SLICE_X27Y81.CIN     net (fanout=1)        0.000   gen_cpu/gen_icache/svbl_968.cache_hit_1_I_45/O
    SLICE_X27Y81.CMUX    Tcinc                 0.352   gen_cpu/gen_icache/cache_hit
                                                       gen_cpu/gen_icache/svbl_968.cache_hit_1_I_34
    SLICE_X31Y84.C6      net (fanout=1)        0.567   gen_cpu/cache_hit_1_data_tmp[6]
    SLICE_X31Y84.C       Tilo                  0.094   gen_cpu/inst_0[21]
                                                       gen_cpu/gen_de/regr.ts.inst_mb
    SLICE_X31Y86.SR      net (fanout=5)        0.332   gen_cpu/gen_de/inst_mb
    SLICE_X31Y86.CLK     Tsrck                 0.547   gen_cpu/inst_0[20]
                                                       gen_cpu/gen_de/regr.ts.inst[19]
    -------------------------------------------------  ---------------------------
    Total                                      4.576ns (2.054ns logic, 2.522ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------

Paths for end point gen_cpu/gen_de/regr.ts.inst[20] (SLICE_X31Y86.SR), 289 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid_fast (FF)
  Destination:          gen_cpu/gen_de/regr.ts.inst[20] (FF)
  Requirement:          5.278ns
  Data Path Delay:      4.666ns (Levels of Logic = 4)
  Clock Path Skew:      -0.296ns (3.376 - 3.672)
  Source Clock:         dll_clk2x_buf rising at 5.277ns
  Destination Clock:    dll_clk0_buf rising at 10.555ns
  Clock Uncertainty:    0.377ns

  Clock Uncertainty:          0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.284ns
    Phase Error (PE):           0.200ns

  Maximum Data Path: gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid_fast to gen_cpu/gen_de/regr.ts.inst[20]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y79.BQ      Tcko                  0.471   gen_cpu/gen_immu/valid_fast
                                                       gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid_fast
    SLICE_X24Y77.D4      net (fanout=2)        0.546   gen_cpu/gen_immu/valid_fast
    SLICE_X24Y77.D       Tilo                  0.094   gen_cpu/gen_immu/lvl[1]
                                                       gen_cpu/gen_immu/un1_icache_de_in.paddr_0_a3
    SLICE_X25Y80.C2      net (fanout=8)        0.806   gen_cpu/gen_immu/paddr
    SLICE_X25Y80.C       Tilo                  0.094   gen_cpu/gen_memctrl/bus_mux/data_0[99]
                                                       gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/delr_de.pte.ppn_RNIT55O[23]
    SLICE_X27Y81.C4      net (fanout=3)        0.661   gen_cpu/ppn_RNIT55O[23]
    SLICE_X27Y81.CMUX    Topcc                 0.454   gen_cpu/gen_icache/cache_hit
                                                       gen_cpu/gen_icache/svbl_968.cache_hit_1_I_77
                                                       gen_cpu/gen_icache/svbl_968.cache_hit_1_I_34
    SLICE_X31Y84.C6      net (fanout=1)        0.567   gen_cpu/cache_hit_1_data_tmp[6]
    SLICE_X31Y84.C       Tilo                  0.094   gen_cpu/inst_0[21]
                                                       gen_cpu/gen_de/regr.ts.inst_mb
    SLICE_X31Y86.SR      net (fanout=5)        0.332   gen_cpu/gen_de/inst_mb
    SLICE_X31Y86.CLK     Tsrck                 0.547   gen_cpu/inst_0[20]
                                                       gen_cpu/gen_de/regr.ts.inst[20]
    -------------------------------------------------  ---------------------------
    Total                                      4.666ns (1.754ns logic, 2.912ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid (FF)
  Destination:          gen_cpu/gen_de/regr.ts.inst[20] (FF)
  Requirement:          5.278ns
  Data Path Delay:      4.621ns (Levels of Logic = 4)
  Clock Path Skew:      -0.245ns (3.376 - 3.621)
  Source Clock:         dll_clk2x_buf rising at 5.277ns
  Destination Clock:    dll_clk0_buf rising at 10.555ns
  Clock Uncertainty:    0.377ns

  Clock Uncertainty:          0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.284ns
    Phase Error (PE):           0.200ns

  Maximum Data Path: gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid to gen_cpu/gen_de/regr.ts.inst[20]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y79.AQ      Tcko                  0.450   gen_cpu/valid_6
                                                       gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid
    SLICE_X29Y78.A4      net (fanout=15)       0.613   gen_cpu/valid_6
    SLICE_X29Y78.AMUX    Tilo                  0.234   gen_cpu/r_flush_op
                                                       gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/svbl_641.un3_tlbram2iu.pte_i_m4_lut6_2_o5[3]
    SLICE_X31Y80.B2      net (fanout=2)        0.886   gen_cpu/gen_immu/N_369_i
    SLICE_X31Y80.B       Tilo                  0.094   gen_cpu/un1_gen_immu_i_2_i_reto[11]
                                                       gen_cpu/gen_immu/svbl_778.un1_exception_i
    SLICE_X31Y84.D3      net (fanout=4)        0.777   gen_cpu/un1_gen_immu_i_2_i[11]
    SLICE_X31Y84.D       Tilo                  0.094   gen_cpu/inst_0[21]
                                                       gen_cpu/gen_de/regr.ts.inst_sn_lut6_2_o6
    SLICE_X31Y84.C4      net (fanout=1)        0.500   gen_cpu/gen_de/inst_sn
    SLICE_X31Y84.C       Tilo                  0.094   gen_cpu/inst_0[21]
                                                       gen_cpu/gen_de/regr.ts.inst_mb
    SLICE_X31Y86.SR      net (fanout=5)        0.332   gen_cpu/gen_de/inst_mb
    SLICE_X31Y86.CLK     Tsrck                 0.547   gen_cpu/inst_0[20]
                                                       gen_cpu/gen_de/regr.ts.inst[20]
    -------------------------------------------------  ---------------------------
    Total                                      4.621ns (1.513ns logic, 3.108ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid_rep1 (FF)
  Destination:          gen_cpu/gen_de/regr.ts.inst[20] (FF)
  Requirement:          5.278ns
  Data Path Delay:      4.576ns (Levels of Logic = 5)
  Clock Path Skew:      -0.289ns (3.376 - 3.665)
  Source Clock:         dll_clk2x_buf rising at 5.277ns
  Destination Clock:    dll_clk0_buf rising at 10.555ns
  Clock Uncertainty:    0.377ns

  Clock Uncertainty:          0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.284ns
    Phase Error (PE):           0.200ns

  Maximum Data Path: gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid_rep1 to gen_cpu/gen_de/regr.ts.inst[20]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y76.AQ      Tcko                  0.450   gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/valid_rep1
                                                       gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid_rep1
    SLICE_X26Y77.C6      net (fanout=3)        0.456   gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/valid_rep1
    SLICE_X26Y77.C       Tilo                  0.094   gen_cpu/l[8]
                                                       gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/tlbram2iu.lvl_i_m2[0]
    SLICE_X26Y82.D5      net (fanout=2)        0.731   gen_cpu/lvl_i_m2[0]
    SLICE_X26Y82.D       Tilo                  0.094   gen_cpu/un1_gen_if[174]
                                                       gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/svbl_641.un3_tlbram2iu.pte_i_m2_RNIVVJP[10]
    SLICE_X27Y80.C6      net (fanout=2)        0.436   gen_cpu/N_41_i
    SLICE_X27Y80.COUT    Topcyc                0.423   gen_cpu/gen_icache/svbl_968.cache_hit_1_I_45/O
                                                       gen_cpu/gen_icache/svbl_968.cache_hit_1_I_33
                                                       gen_cpu/gen_icache/svbl_968.cache_hit_1_I_45
    SLICE_X27Y81.CIN     net (fanout=1)        0.000   gen_cpu/gen_icache/svbl_968.cache_hit_1_I_45/O
    SLICE_X27Y81.CMUX    Tcinc                 0.352   gen_cpu/gen_icache/cache_hit
                                                       gen_cpu/gen_icache/svbl_968.cache_hit_1_I_34
    SLICE_X31Y84.C6      net (fanout=1)        0.567   gen_cpu/cache_hit_1_data_tmp[6]
    SLICE_X31Y84.C       Tilo                  0.094   gen_cpu/inst_0[21]
                                                       gen_cpu/gen_de/regr.ts.inst_mb
    SLICE_X31Y86.SR      net (fanout=5)        0.332   gen_cpu/gen_de/inst_mb
    SLICE_X31Y86.CLK     Tsrck                 0.547   gen_cpu/inst_0[20]
                                                       gen_cpu/gen_de/regr.ts.inst[20]
    -------------------------------------------------  ---------------------------
    Total                                      4.576ns (2.054ns logic, 2.522ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dll_clk0 = PERIOD
        TIMEGRP "gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dll_clk0"
        TS_gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dfs_clkfx HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point gen_cpu/gen_de/regr.immu_data.l[8] (SLICE_X26Y77.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.033ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid_rep1 (FF)
  Destination:          gen_cpu/gen_de/regr.immu_data.l[8] (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.639ns (Levels of Logic = 1)
  Clock Path Skew:      0.295ns (3.704 - 3.409)
  Source Clock:         dll_clk2x_buf rising at 10.555ns
  Destination Clock:    dll_clk0_buf rising at 10.555ns
  Clock Uncertainty:    0.377ns

  Clock Uncertainty:          0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.284ns
    Phase Error (PE):           0.200ns

  Minimum Data Path: gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid_rep1 to gen_cpu/gen_de/regr.immu_data.l[8]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y76.AQ      Tcko                  0.414   gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/valid_rep1
                                                       gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/r_walk_stat.valid_rep1
    SLICE_X26Y77.C6      net (fanout=3)        0.420   gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/valid_rep1
    SLICE_X26Y77.CLK     Tah         (-Th)     0.195   gen_cpu/l[8]
                                                       gen_cpu/gen_immu/genblk132.genblk133.gen_immutlb/genblk126.genblk127.itlbram_split/tlbram2iu.lvl_i_m2[0]
                                                       gen_cpu/gen_de/regr.immu_data.l[8]
    -------------------------------------------------  ---------------------------
    Total                                      0.639ns (0.219ns logic, 0.420ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------

Paths for end point gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/deser_ecc_parity[29] (SLICE_X58Y67.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_cpu/gen_memctrl/r_dmem_out[0].res.data.ecc_parity.D[13] (FF)
  Destination:          gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/deser_ecc_parity[29] (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.688ns (Levels of Logic = 0)
  Clock Path Skew:      0.311ns (3.517 - 3.206)
  Source Clock:         dll_clk2x_buf rising at 10.555ns
  Destination Clock:    dll_clk0_buf rising at 10.555ns
  Clock Uncertainty:    0.377ns

  Clock Uncertainty:          0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.284ns
    Phase Error (PE):           0.200ns

  Minimum Data Path: gen_cpu/gen_memctrl/r_dmem_out[0].res.data.ecc_parity.D[13] to gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/deser_ecc_parity[29]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y67.BQ      Tcko                  0.414   gen_cpu/D_2[15]
                                                       gen_cpu/gen_memctrl/r_dmem_out[0].res.data.ecc_parity.D[13]
    SLICE_X58Y67.BX      net (fanout=2)        0.505   gen_cpu/D_2[13]
    SLICE_X58Y67.CLK     Tckdi       (-Th)     0.231   gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/deser_ecc_parity[31]
                                                       gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/deser_ecc_parity[29]
    -------------------------------------------------  ---------------------------
    Total                                      0.688ns (0.183ns logic, 0.505ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------

Paths for end point gen_cpu/gen_if/delr.spr.npc[14] (SLICE_X52Y109.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.002ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_cpu/gen_if/genblk155.genblk156.spreg/sprdo.npc[14] (FF)
  Destination:          gen_cpu/gen_if/delr.spr.npc[14] (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.640ns (Levels of Logic = 0)
  Clock Path Skew:      0.261ns (3.553 - 3.292)
  Source Clock:         dll_clk2x_buf rising at 10.555ns
  Destination Clock:    dll_clk0_buf rising at 10.555ns
  Clock Uncertainty:    0.377ns

  Clock Uncertainty:          0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.284ns
    Phase Error (PE):           0.200ns

  Minimum Data Path: gen_cpu/gen_if/genblk155.genblk156.spreg/sprdo.npc[14] to gen_cpu/gen_if/delr.spr.npc[14]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y110.AQ     Tcko                  0.433   gen_cpu/gen_if/un1_spreg_1[115]
                                                       gen_cpu/gen_if/genblk155.genblk156.spreg/sprdo.npc[14]
    SLICE_X52Y109.CX     net (fanout=1)        0.437   gen_cpu/gen_if/un1_spreg_1[112]
    SLICE_X52Y109.CLK    Tckdi       (-Th)     0.230   gen_cpu/gen_if/npc[15]
                                                       gen_cpu/gen_if/delr.spr.npc[14]
    -------------------------------------------------  ---------------------------
    Total                                      0.640ns (0.203ns logic, 0.437ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dll_clk0 = PERIOD
        TIMEGRP "gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dll_clk0"
        TS_gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dfs_clkfx HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 7.490ns (period - min period limit)
  Period: 10.555ns
  Min period limit: 3.065ns (326.264MHz) (Trper_CLKA)
  Physical resource: gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_1/genblk81.genblk82.tlbram/tlb_ram/RDCLKL
  Logical resource: gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_1/genblk81.genblk82.tlbram/tlb_ram/RDCLKL
  Location pin: RAMB36_X3Y15.CLKARDCLKL
  Clock network: dll_clk0_buf
--------------------------------------------------------------------------------
Slack: 7.490ns (period - min period limit)
  Period: 10.555ns
  Min period limit: 3.065ns (326.264MHz) (Trper_CLKA)
  Physical resource: gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_1/genblk81.genblk82.tlbram/tlb_ram/RDCLKU
  Logical resource: gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_1/genblk81.genblk82.tlbram/tlb_ram/RDCLKU
  Location pin: RAMB36_X3Y15.CLKARDCLKU
  Clock network: dll_clk0_buf
--------------------------------------------------------------------------------
Slack: 7.490ns (period - min period limit)
  Period: 10.555ns
  Min period limit: 3.065ns (326.264MHz) (Trper_CLKA)
  Physical resource: gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_1/genblk81.genblk82.tlbram/tlb_ram/RDRCLKL
  Logical resource: gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/small_way_1/genblk81.genblk82.tlbram/tlb_ram/RDRCLKL
  Location pin: RAMB36_X3Y15.REGCLKARDRCLKL
  Clock network: dll_clk0_buf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dll_clk2x = PERIOD       
  TIMEGRP         
"gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dll_clk2x"         
TS_gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dfs_clkfx / 2         
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 110048 paths analyzed, 21672 endpoints analyzed, 121 failing endpoints
 121 timing errors detected. (121 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.420ns.
--------------------------------------------------------------------------------

Paths for end point gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/dc_tag (RAMB36_X2Y17.ADDRAL7), 378 paths
--------------------------------------------------------------------------------
Slack (setup path):     -3.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/large_way_0/genblk81.genblk82.tlbram/tlb_ram (RAM)
  Destination:          gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/dc_tag (RAM)
  Requirement:          5.277ns
  Data Path Delay:      7.637ns (Levels of Logic = 7)
  Clock Path Skew:      -0.365ns (3.412 - 3.777)
  Source Clock:         dll_clk0_buf rising at 0.000ns
  Destination Clock:    dll_clk2x_buf rising at 5.277ns
  Clock Uncertainty:    0.418ns

  Clock Uncertainty:          0.418ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.365ns
    Phase Error (PE):           0.200ns

  Maximum Data Path: gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/large_way_0/genblk81.genblk82.tlbram/tlb_ram to gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/dc_tag
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X3Y16.DOBDOU2    Trcko_DO              0.922   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/large_way_0/genblk81.genblk82.tlbram/tlb_ram
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/large_way_0/genblk81.genblk82.tlbram/tlb_ram
    SLICE_X86Y79.B6         net (fanout=2)        0.597   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/tlb_ram_DO_6[37]
    SLICE_X86Y79.B          Tilo                  0.094   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/tlb_large_hit_3_2[0]
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un4_l1_hit_1_0
    SLICE_X86Y79.C5         net (fanout=1)        0.385   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un4_l1_hit_1_0/O
    SLICE_X86Y79.C          Tilo                  0.094   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/tlb_large_hit_3_2[0]
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.tlb_large_hit_3_2[0]
    SLICE_X85Y78.D5         net (fanout=1)        0.513   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/tlb_large_hit_3_2[0]
    SLICE_X85Y78.DMUX       Topdd                 0.618   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4[0]
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_3_scy[0]
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_3[0]
    SLICE_X78Y76.C6         net (fanout=2)        0.599   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4[0]
    SLICE_X78Y76.C          Tilo                  0.094   gen_cpu/tlbmiss_1
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_3_RNIOR22[0]
    SLICE_X74Y75.A5         net (fanout=14)       0.623   gen_cpu/hit_4_0[0]
    SLICE_X74Y75.A          Tilo                  0.094   gen_cpu/lru_ram_0_rad_reg_fast[8]
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_RNIE22D1[1]
    SLICE_X73Y72.D6         net (fanout=2)        0.574   gen_cpu/gen_dmmu/g0_3
    SLICE_X73Y72.D          Tilo                  0.094   gen_cpu/word_seloi_1[0]
                                                          gen_cpu/gen_dmmu/svbl_840.decode_mmu_ops_0.svbl_825.svbl_826.v_mmu_probe.op_3_i_a2_RNIJ3EF4_0[2]
    SLICE_X70Y71.D5         net (fanout=19)       0.692   gen_cpu/N_1244_1_0
    SLICE_X70Y71.D          Tilo                  0.094   gen_cpu/store_data[7]
                                                          gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/g0_i_m2_2
    RAMB36_X2Y17.ADDRAL7    net (fanout=9)        1.203   gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/t_raddr[1]
    RAMB36_X2Y17.CLKARDCLKL Trcck_ADDR            0.347   gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/dc_tag
                                                          gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/dc_tag
    ----------------------------------------------------  ---------------------------
    Total                                         7.637ns (2.451ns logic, 5.186ns route)
                                                          (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/large_way_0/genblk81.genblk82.tlbram/tlb_ram (RAM)
  Destination:          gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/dc_tag (RAM)
  Requirement:          5.277ns
  Data Path Delay:      7.564ns (Levels of Logic = 6)
  Clock Path Skew:      -0.376ns (3.412 - 3.788)
  Source Clock:         dll_clk0_buf rising at 0.000ns
  Destination Clock:    dll_clk2x_buf rising at 5.277ns
  Clock Uncertainty:    0.418ns

  Clock Uncertainty:          0.418ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.365ns
    Phase Error (PE):           0.200ns

  Maximum Data Path: gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/large_way_0/genblk81.genblk82.tlbram/tlb_ram to gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/dc_tag
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X3Y16.DOBDOL7    Trcko_DO              0.922   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/large_way_0/genblk81.genblk82.tlbram/tlb_ram
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/large_way_0/genblk81.genblk82.tlbram/tlb_ram
    SLICE_X87Y79.B3         net (fanout=2)        0.940   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/tlb_ram_DO_6[46]
    SLICE_X87Y79.B          Tilo                  0.094   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_1_a0_2[0]
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_1_a0_2[0]
    SLICE_X85Y78.D3         net (fanout=1)        0.576   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_1_a0_2[0]
    SLICE_X85Y78.DMUX       Topdd                 0.618   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4[0]
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_3_scy[0]
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_3[0]
    SLICE_X78Y76.C6         net (fanout=2)        0.599   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4[0]
    SLICE_X78Y76.C          Tilo                  0.094   gen_cpu/tlbmiss_1
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_3_RNIOR22[0]
    SLICE_X74Y75.A5         net (fanout=14)       0.623   gen_cpu/hit_4_0[0]
    SLICE_X74Y75.A          Tilo                  0.094   gen_cpu/lru_ram_0_rad_reg_fast[8]
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_RNIE22D1[1]
    SLICE_X73Y72.D6         net (fanout=2)        0.574   gen_cpu/gen_dmmu/g0_3
    SLICE_X73Y72.D          Tilo                  0.094   gen_cpu/word_seloi_1[0]
                                                          gen_cpu/gen_dmmu/svbl_840.decode_mmu_ops_0.svbl_825.svbl_826.v_mmu_probe.op_3_i_a2_RNIJ3EF4_0[2]
    SLICE_X70Y71.D5         net (fanout=19)       0.692   gen_cpu/N_1244_1_0
    SLICE_X70Y71.D          Tilo                  0.094   gen_cpu/store_data[7]
                                                          gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/g0_i_m2_2
    RAMB36_X2Y17.ADDRAL7    net (fanout=9)        1.203   gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/t_raddr[1]
    RAMB36_X2Y17.CLKARDCLKL Trcck_ADDR            0.347   gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/dc_tag
                                                          gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/dc_tag
    ----------------------------------------------------  ---------------------------
    Total                                         7.564ns (2.357ns logic, 5.207ns route)
                                                          (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/large_way_0/genblk81.genblk82.tlbram/tlb_ram (RAM)
  Destination:          gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/dc_tag (RAM)
  Requirement:          5.277ns
  Data Path Delay:      7.557ns (Levels of Logic = 6)
  Clock Path Skew:      -0.365ns (3.412 - 3.777)
  Source Clock:         dll_clk0_buf rising at 0.000ns
  Destination Clock:    dll_clk2x_buf rising at 5.277ns
  Clock Uncertainty:    0.418ns

  Clock Uncertainty:          0.418ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.365ns
    Phase Error (PE):           0.200ns

  Maximum Data Path: gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/large_way_0/genblk81.genblk82.tlbram/tlb_ram to gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/dc_tag
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X3Y16.DOBDOU7    Trcko_DO              0.922   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/large_way_0/genblk81.genblk82.tlbram/tlb_ram
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/large_way_0/genblk81.genblk82.tlbram/tlb_ram
    SLICE_X87Y79.B4         net (fanout=2)        0.933   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/tlb_ram_DO_6[47]
    SLICE_X87Y79.B          Tilo                  0.094   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_1_a0_2[0]
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_1_a0_2[0]
    SLICE_X85Y78.D3         net (fanout=1)        0.576   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_1_a0_2[0]
    SLICE_X85Y78.DMUX       Topdd                 0.618   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4[0]
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_3_scy[0]
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_3[0]
    SLICE_X78Y76.C6         net (fanout=2)        0.599   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4[0]
    SLICE_X78Y76.C          Tilo                  0.094   gen_cpu/tlbmiss_1
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_3_RNIOR22[0]
    SLICE_X74Y75.A5         net (fanout=14)       0.623   gen_cpu/hit_4_0[0]
    SLICE_X74Y75.A          Tilo                  0.094   gen_cpu/lru_ram_0_rad_reg_fast[8]
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_RNIE22D1[1]
    SLICE_X73Y72.D6         net (fanout=2)        0.574   gen_cpu/gen_dmmu/g0_3
    SLICE_X73Y72.D          Tilo                  0.094   gen_cpu/word_seloi_1[0]
                                                          gen_cpu/gen_dmmu/svbl_840.decode_mmu_ops_0.svbl_825.svbl_826.v_mmu_probe.op_3_i_a2_RNIJ3EF4_0[2]
    SLICE_X70Y71.D5         net (fanout=19)       0.692   gen_cpu/N_1244_1_0
    SLICE_X70Y71.D          Tilo                  0.094   gen_cpu/store_data[7]
                                                          gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/g0_i_m2_2
    RAMB36_X2Y17.ADDRAL7    net (fanout=9)        1.203   gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/t_raddr[1]
    RAMB36_X2Y17.CLKARDCLKL Trcck_ADDR            0.347   gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/dc_tag
                                                          gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/dc_tag
    ----------------------------------------------------  ---------------------------
    Total                                         7.557ns (2.357ns logic, 5.200ns route)
                                                          (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------

Paths for end point gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/dc_tag (RAMB36_X2Y17.ADDRAL11), 373 paths
--------------------------------------------------------------------------------
Slack (setup path):     -3.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/large_way_0/genblk81.genblk82.tlbram/tlb_ram (RAM)
  Destination:          gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/dc_tag (RAM)
  Requirement:          5.277ns
  Data Path Delay:      7.544ns (Levels of Logic = 7)
  Clock Path Skew:      -0.365ns (3.412 - 3.777)
  Source Clock:         dll_clk0_buf rising at 0.000ns
  Destination Clock:    dll_clk2x_buf rising at 5.277ns
  Clock Uncertainty:    0.418ns

  Clock Uncertainty:          0.418ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.365ns
    Phase Error (PE):           0.200ns

  Maximum Data Path: gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/large_way_0/genblk81.genblk82.tlbram/tlb_ram to gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/dc_tag
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X3Y16.DOBDOU2    Trcko_DO              0.922   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/large_way_0/genblk81.genblk82.tlbram/tlb_ram
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/large_way_0/genblk81.genblk82.tlbram/tlb_ram
    SLICE_X86Y79.B6         net (fanout=2)        0.597   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/tlb_ram_DO_6[37]
    SLICE_X86Y79.B          Tilo                  0.094   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/tlb_large_hit_3_2[0]
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un4_l1_hit_1_0
    SLICE_X86Y79.C5         net (fanout=1)        0.385   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un4_l1_hit_1_0/O
    SLICE_X86Y79.C          Tilo                  0.094   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/tlb_large_hit_3_2[0]
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.tlb_large_hit_3_2[0]
    SLICE_X85Y78.D5         net (fanout=1)        0.513   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/tlb_large_hit_3_2[0]
    SLICE_X85Y78.DMUX       Topdd                 0.618   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4[0]
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_3_scy[0]
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_3[0]
    SLICE_X78Y76.C6         net (fanout=2)        0.599   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4[0]
    SLICE_X78Y76.C          Tilo                  0.094   gen_cpu/tlbmiss_1
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_3_RNIOR22[0]
    SLICE_X74Y75.A5         net (fanout=14)       0.623   gen_cpu/hit_4_0[0]
    SLICE_X74Y75.A          Tilo                  0.094   gen_cpu/lru_ram_0_rad_reg_fast[8]
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_RNIE22D1[1]
    SLICE_X73Y72.D6         net (fanout=2)        0.574   gen_cpu/gen_dmmu/g0_3
    SLICE_X73Y72.D          Tilo                  0.094   gen_cpu/word_seloi_1[0]
                                                          gen_cpu/gen_dmmu/svbl_840.decode_mmu_ops_0.svbl_825.svbl_826.v_mmu_probe.op_3_i_a2_RNIJ3EF4_0[2]
    SLICE_X70Y72.A5         net (fanout=19)       0.546   gen_cpu/N_1244_1_0
    SLICE_X70Y72.A          Tilo                  0.094   un1_gen_gclk_rst_2_34[1]
                                                          gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/t_raddr[5]
    RAMB36_X2Y17.ADDRAL11   net (fanout=9)        1.256   gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/t_raddr[5]
    RAMB36_X2Y17.CLKARDCLKL Trcck_ADDR            0.347   gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/dc_tag
                                                          gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/dc_tag
    ----------------------------------------------------  ---------------------------
    Total                                         7.544ns (2.451ns logic, 5.093ns route)
                                                          (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.988ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/large_way_0/genblk81.genblk82.tlbram/tlb_ram (RAM)
  Destination:          gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/dc_tag (RAM)
  Requirement:          5.277ns
  Data Path Delay:      7.471ns (Levels of Logic = 6)
  Clock Path Skew:      -0.376ns (3.412 - 3.788)
  Source Clock:         dll_clk0_buf rising at 0.000ns
  Destination Clock:    dll_clk2x_buf rising at 5.277ns
  Clock Uncertainty:    0.418ns

  Clock Uncertainty:          0.418ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.365ns
    Phase Error (PE):           0.200ns

  Maximum Data Path: gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/large_way_0/genblk81.genblk82.tlbram/tlb_ram to gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/dc_tag
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X3Y16.DOBDOL7    Trcko_DO              0.922   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/large_way_0/genblk81.genblk82.tlbram/tlb_ram
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/large_way_0/genblk81.genblk82.tlbram/tlb_ram
    SLICE_X87Y79.B3         net (fanout=2)        0.940   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/tlb_ram_DO_6[46]
    SLICE_X87Y79.B          Tilo                  0.094   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_1_a0_2[0]
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_1_a0_2[0]
    SLICE_X85Y78.D3         net (fanout=1)        0.576   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_1_a0_2[0]
    SLICE_X85Y78.DMUX       Topdd                 0.618   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4[0]
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_3_scy[0]
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_3[0]
    SLICE_X78Y76.C6         net (fanout=2)        0.599   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4[0]
    SLICE_X78Y76.C          Tilo                  0.094   gen_cpu/tlbmiss_1
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_3_RNIOR22[0]
    SLICE_X74Y75.A5         net (fanout=14)       0.623   gen_cpu/hit_4_0[0]
    SLICE_X74Y75.A          Tilo                  0.094   gen_cpu/lru_ram_0_rad_reg_fast[8]
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_RNIE22D1[1]
    SLICE_X73Y72.D6         net (fanout=2)        0.574   gen_cpu/gen_dmmu/g0_3
    SLICE_X73Y72.D          Tilo                  0.094   gen_cpu/word_seloi_1[0]
                                                          gen_cpu/gen_dmmu/svbl_840.decode_mmu_ops_0.svbl_825.svbl_826.v_mmu_probe.op_3_i_a2_RNIJ3EF4_0[2]
    SLICE_X70Y72.A5         net (fanout=19)       0.546   gen_cpu/N_1244_1_0
    SLICE_X70Y72.A          Tilo                  0.094   un1_gen_gclk_rst_2_34[1]
                                                          gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/t_raddr[5]
    RAMB36_X2Y17.ADDRAL11   net (fanout=9)        1.256   gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/t_raddr[5]
    RAMB36_X2Y17.CLKARDCLKL Trcck_ADDR            0.347   gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/dc_tag
                                                          gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/dc_tag
    ----------------------------------------------------  ---------------------------
    Total                                         7.471ns (2.357ns logic, 5.114ns route)
                                                          (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.970ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/large_way_0/genblk81.genblk82.tlbram/tlb_ram (RAM)
  Destination:          gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/dc_tag (RAM)
  Requirement:          5.277ns
  Data Path Delay:      7.464ns (Levels of Logic = 6)
  Clock Path Skew:      -0.365ns (3.412 - 3.777)
  Source Clock:         dll_clk0_buf rising at 0.000ns
  Destination Clock:    dll_clk2x_buf rising at 5.277ns
  Clock Uncertainty:    0.418ns

  Clock Uncertainty:          0.418ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.365ns
    Phase Error (PE):           0.200ns

  Maximum Data Path: gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/large_way_0/genblk81.genblk82.tlbram/tlb_ram to gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/dc_tag
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X3Y16.DOBDOU7    Trcko_DO              0.922   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/large_way_0/genblk81.genblk82.tlbram/tlb_ram
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/large_way_0/genblk81.genblk82.tlbram/tlb_ram
    SLICE_X87Y79.B4         net (fanout=2)        0.933   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/tlb_ram_DO_6[47]
    SLICE_X87Y79.B          Tilo                  0.094   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_1_a0_2[0]
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_1_a0_2[0]
    SLICE_X85Y78.D3         net (fanout=1)        0.576   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_1_a0_2[0]
    SLICE_X85Y78.DMUX       Topdd                 0.618   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4[0]
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_3_scy[0]
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_3[0]
    SLICE_X78Y76.C6         net (fanout=2)        0.599   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4[0]
    SLICE_X78Y76.C          Tilo                  0.094   gen_cpu/tlbmiss_1
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_3_RNIOR22[0]
    SLICE_X74Y75.A5         net (fanout=14)       0.623   gen_cpu/hit_4_0[0]
    SLICE_X74Y75.A          Tilo                  0.094   gen_cpu/lru_ram_0_rad_reg_fast[8]
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_RNIE22D1[1]
    SLICE_X73Y72.D6         net (fanout=2)        0.574   gen_cpu/gen_dmmu/g0_3
    SLICE_X73Y72.D          Tilo                  0.094   gen_cpu/word_seloi_1[0]
                                                          gen_cpu/gen_dmmu/svbl_840.decode_mmu_ops_0.svbl_825.svbl_826.v_mmu_probe.op_3_i_a2_RNIJ3EF4_0[2]
    SLICE_X70Y72.A5         net (fanout=19)       0.546   gen_cpu/N_1244_1_0
    SLICE_X70Y72.A          Tilo                  0.094   un1_gen_gclk_rst_2_34[1]
                                                          gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/t_raddr[5]
    RAMB36_X2Y17.ADDRAL11   net (fanout=9)        1.256   gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/t_raddr[5]
    RAMB36_X2Y17.CLKARDCLKL Trcck_ADDR            0.347   gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/dc_tag
                                                          gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/dc_tag
    ----------------------------------------------------  ---------------------------
    Total                                         7.464ns (2.357ns logic, 5.107ns route)
                                                          (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------

Paths for end point gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/dc_tag (RAMB36_X2Y17.ADDRAL12), 373 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.942ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/large_way_0/genblk81.genblk82.tlbram/tlb_ram (RAM)
  Destination:          gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/dc_tag (RAM)
  Requirement:          5.277ns
  Data Path Delay:      7.436ns (Levels of Logic = 7)
  Clock Path Skew:      -0.365ns (3.412 - 3.777)
  Source Clock:         dll_clk0_buf rising at 0.000ns
  Destination Clock:    dll_clk2x_buf rising at 5.277ns
  Clock Uncertainty:    0.418ns

  Clock Uncertainty:          0.418ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.365ns
    Phase Error (PE):           0.200ns

  Maximum Data Path: gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/large_way_0/genblk81.genblk82.tlbram/tlb_ram to gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/dc_tag
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X3Y16.DOBDOU2    Trcko_DO              0.922   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/large_way_0/genblk81.genblk82.tlbram/tlb_ram
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/large_way_0/genblk81.genblk82.tlbram/tlb_ram
    SLICE_X86Y79.B6         net (fanout=2)        0.597   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/tlb_ram_DO_6[37]
    SLICE_X86Y79.B          Tilo                  0.094   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/tlb_large_hit_3_2[0]
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un4_l1_hit_1_0
    SLICE_X86Y79.C5         net (fanout=1)        0.385   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.un4_l1_hit_1_0/O
    SLICE_X86Y79.C          Tilo                  0.094   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/tlb_large_hit_3_2[0]
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/svbl_611.tlb_large_hit_3_2[0]
    SLICE_X85Y78.D5         net (fanout=1)        0.513   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/tlb_large_hit_3_2[0]
    SLICE_X85Y78.DMUX       Topdd                 0.618   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4[0]
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_3_scy[0]
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_3[0]
    SLICE_X78Y76.C6         net (fanout=2)        0.599   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4[0]
    SLICE_X78Y76.C          Tilo                  0.094   gen_cpu/tlbmiss_1
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_3_RNIOR22[0]
    SLICE_X74Y75.A5         net (fanout=14)       0.623   gen_cpu/hit_4_0[0]
    SLICE_X74Y75.A          Tilo                  0.094   gen_cpu/lru_ram_0_rad_reg_fast[8]
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_RNIE22D1[1]
    SLICE_X73Y72.D6         net (fanout=2)        0.574   gen_cpu/gen_dmmu/g0_3
    SLICE_X73Y72.D          Tilo                  0.094   gen_cpu/word_seloi_1[0]
                                                          gen_cpu/gen_dmmu/svbl_840.decode_mmu_ops_0.svbl_825.svbl_826.v_mmu_probe.op_3_i_a2_RNIJ3EF4_0[2]
    SLICE_X71Y74.D6         net (fanout=19)       0.603   gen_cpu/N_1244_1_0
    SLICE_X71Y74.D          Tilo                  0.094   gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/t_raddr[6]
                                                          gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/t_raddr[6]
    RAMB36_X2Y17.ADDRAL12   net (fanout=9)        1.091   gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/t_raddr[6]
    RAMB36_X2Y17.CLKARDCLKL Trcck_ADDR            0.347   gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/dc_tag
                                                          gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/dc_tag
    ----------------------------------------------------  ---------------------------
    Total                                         7.436ns (2.451ns logic, 4.985ns route)
                                                          (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.880ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/large_way_0/genblk81.genblk82.tlbram/tlb_ram (RAM)
  Destination:          gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/dc_tag (RAM)
  Requirement:          5.277ns
  Data Path Delay:      7.363ns (Levels of Logic = 6)
  Clock Path Skew:      -0.376ns (3.412 - 3.788)
  Source Clock:         dll_clk0_buf rising at 0.000ns
  Destination Clock:    dll_clk2x_buf rising at 5.277ns
  Clock Uncertainty:    0.418ns

  Clock Uncertainty:          0.418ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.365ns
    Phase Error (PE):           0.200ns

  Maximum Data Path: gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/large_way_0/genblk81.genblk82.tlbram/tlb_ram to gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/dc_tag
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X3Y16.DOBDOL7    Trcko_DO              0.922   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/large_way_0/genblk81.genblk82.tlbram/tlb_ram
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/large_way_0/genblk81.genblk82.tlbram/tlb_ram
    SLICE_X87Y79.B3         net (fanout=2)        0.940   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/tlb_ram_DO_6[46]
    SLICE_X87Y79.B          Tilo                  0.094   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_1_a0_2[0]
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_1_a0_2[0]
    SLICE_X85Y78.D3         net (fanout=1)        0.576   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_1_a0_2[0]
    SLICE_X85Y78.DMUX       Topdd                 0.618   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4[0]
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_3_scy[0]
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_3[0]
    SLICE_X78Y76.C6         net (fanout=2)        0.599   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4[0]
    SLICE_X78Y76.C          Tilo                  0.094   gen_cpu/tlbmiss_1
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_3_RNIOR22[0]
    SLICE_X74Y75.A5         net (fanout=14)       0.623   gen_cpu/hit_4_0[0]
    SLICE_X74Y75.A          Tilo                  0.094   gen_cpu/lru_ram_0_rad_reg_fast[8]
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_RNIE22D1[1]
    SLICE_X73Y72.D6         net (fanout=2)        0.574   gen_cpu/gen_dmmu/g0_3
    SLICE_X73Y72.D          Tilo                  0.094   gen_cpu/word_seloi_1[0]
                                                          gen_cpu/gen_dmmu/svbl_840.decode_mmu_ops_0.svbl_825.svbl_826.v_mmu_probe.op_3_i_a2_RNIJ3EF4_0[2]
    SLICE_X71Y74.D6         net (fanout=19)       0.603   gen_cpu/N_1244_1_0
    SLICE_X71Y74.D          Tilo                  0.094   gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/t_raddr[6]
                                                          gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/t_raddr[6]
    RAMB36_X2Y17.ADDRAL12   net (fanout=9)        1.091   gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/t_raddr[6]
    RAMB36_X2Y17.CLKARDCLKL Trcck_ADDR            0.347   gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/dc_tag
                                                          gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/dc_tag
    ----------------------------------------------------  ---------------------------
    Total                                         7.363ns (2.357ns logic, 5.006ns route)
                                                          (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.862ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/large_way_0/genblk81.genblk82.tlbram/tlb_ram (RAM)
  Destination:          gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/dc_tag (RAM)
  Requirement:          5.277ns
  Data Path Delay:      7.356ns (Levels of Logic = 6)
  Clock Path Skew:      -0.365ns (3.412 - 3.777)
  Source Clock:         dll_clk0_buf rising at 0.000ns
  Destination Clock:    dll_clk2x_buf rising at 5.277ns
  Clock Uncertainty:    0.418ns

  Clock Uncertainty:          0.418ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.365ns
    Phase Error (PE):           0.200ns

  Maximum Data Path: gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/large_way_0/genblk81.genblk82.tlbram/tlb_ram to gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/dc_tag
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X3Y16.DOBDOU7    Trcko_DO              0.922   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/large_way_0/genblk81.genblk82.tlbram/tlb_ram
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/large_way_0/genblk81.genblk82.tlbram/tlb_ram
    SLICE_X87Y79.B4         net (fanout=2)        0.933   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/tlb_ram_DO_6[47]
    SLICE_X87Y79.B          Tilo                  0.094   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_1_a0_2[0]
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_1_a0_2[0]
    SLICE_X85Y78.D3         net (fanout=1)        0.576   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_1_a0_2[0]
    SLICE_X85Y78.DMUX       Topdd                 0.618   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4[0]
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_3_scy[0]
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_3[0]
    SLICE_X78Y76.C6         net (fanout=2)        0.599   gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4[0]
    SLICE_X78Y76.C          Tilo                  0.094   gen_cpu/tlbmiss_1
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_3_RNIOR22[0]
    SLICE_X74Y75.A5         net (fanout=14)       0.623   gen_cpu/hit_4_0[0]
    SLICE_X74Y75.A          Tilo                  0.094   gen_cpu/lru_ram_0_rad_reg_fast[8]
                                                          gen_cpu/gen_dmmu/genblk145.genblk146.gen_dmmutlb/genblk142.genblk143.dtlbram_split/hit_4_RNIE22D1[1]
    SLICE_X73Y72.D6         net (fanout=2)        0.574   gen_cpu/gen_dmmu/g0_3
    SLICE_X73Y72.D          Tilo                  0.094   gen_cpu/word_seloi_1[0]
                                                          gen_cpu/gen_dmmu/svbl_840.decode_mmu_ops_0.svbl_825.svbl_826.v_mmu_probe.op_3_i_a2_RNIJ3EF4_0[2]
    SLICE_X71Y74.D6         net (fanout=19)       0.603   gen_cpu/N_1244_1_0
    SLICE_X71Y74.D          Tilo                  0.094   gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/t_raddr[6]
                                                          gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/t_raddr[6]
    RAMB36_X2Y17.ADDRAL12   net (fanout=9)        1.091   gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/t_raddr[6]
    RAMB36_X2Y17.CLKARDCLKL Trcck_ADDR            0.347   gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/dc_tag
                                                          gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/dc_tag
    ----------------------------------------------------  ---------------------------
    Total                                         7.356ns (2.357ns logic, 4.999ns route)
                                                          (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dll_clk2x = PERIOD
        TIMEGRP
        "gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dll_clk2x"
        TS_gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dfs_clkfx / 2
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point gen_cpu/gen_memctrl/t_dmem_dout[0].data[91] (SLICE_X54Y74.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.001ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/r_rdata[91] (FF)
  Destination:          gen_cpu/gen_memctrl/t_dmem_dout[0].data[91] (FF)
  Requirement:          -0.001ns
  Data Path Delay:      0.695ns (Levels of Logic = 1)
  Clock Path Skew:      0.275ns (3.502 - 3.227)
  Source Clock:         dll_clk0_buf falling at 5.277ns
  Destination Clock:    dll_clk2x_buf rising at 5.278ns
  Clock Uncertainty:    0.418ns

  Clock Uncertainty:          0.418ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.365ns
    Phase Error (PE):           0.200ns

  Minimum Data Path: gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/r_rdata[91] to gen_cpu/gen_memctrl/t_dmem_dout[0].data[91]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y74.DQ      Tcko                  0.409   gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/r_rdata[91]
                                                       gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/r_rdata[91]
    SLICE_X54Y74.D4      net (fanout=1)        0.481   gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/r_rdata[91]
    SLICE_X54Y74.CLK     Tah         (-Th)     0.195   gen_cpu/gen_memctrl/data_0[91]
                                                       gen_cpu/gen_dcache/dc_bram/genblk71.genblk72.dc_ram/mem_out.data.data.D[91]
                                                       gen_cpu/gen_memctrl/t_dmem_dout[0].data[91]
    -------------------------------------------------  ---------------------------
    Total                                      0.695ns (0.214ns logic, 0.481ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------

Paths for end point gen_cpu/gen_regacc/iregf/genblk65.genblk66.mt_regfile/genblk167.genblk168[1].genblk169[3].regfile (RAMB36_X1Y17.ADDRAU11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.002ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_cpu/gen_de/regr.rs1[8] (FF)
  Destination:          gen_cpu/gen_regacc/iregf/genblk65.genblk66.mt_regfile/genblk167.genblk168[1].genblk169[3].regfile (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.812ns (Levels of Logic = 0)
  Clock Path Skew:      0.392ns (3.780 - 3.388)
  Source Clock:         dll_clk0_buf rising at 0.000ns
  Destination Clock:    dll_clk2x_buf rising at 0.000ns
  Clock Uncertainty:    0.418ns

  Clock Uncertainty:          0.418ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.365ns
    Phase Error (PE):           0.200ns

  Minimum Data Path: gen_cpu/gen_de/regr.rs1[8] to gen_cpu/gen_regacc/iregf/genblk65.genblk66.mt_regfile/genblk167.genblk168[1].genblk169[3].regfile
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X28Y85.BQ         Tcko                  0.433   gen_cpu/tid_1[3]
                                                          gen_cpu/gen_de/regr.rs1[8]
    RAMB36_X1Y17.ADDRAU11   net (fanout=26)       0.673   gen_cpu/tid_1[1]
    RAMB36_X1Y17.CLKARDCLKU Trckc_ADDRA (-Th)     0.294   gen_cpu/gen_regacc/iregf/genblk65.genblk66.mt_regfile/genblk167.genblk168[1].genblk169[3].regfile
                                                          gen_cpu/gen_regacc/iregf/genblk65.genblk66.mt_regfile/genblk167.genblk168[1].genblk169[3].regfile
    ----------------------------------------------------  ---------------------------
    Total                                         0.812ns (0.139ns logic, 0.673ns route)
                                                          (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------

Paths for end point gen_cpu/gen_icache/ic_bram/genblk69.genblk70.ic_ram/genblk15.genblk18.genblk19[3].ic_data (RAMB36_X2Y21.DIBDIU11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.002ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gen_cpu/gen_icache/ic_bram/genblk69.genblk70.ic_ram/deser_wdata[247] (FF)
  Destination:          gen_cpu/gen_icache/ic_bram/genblk69.genblk70.ic_ram/genblk15.genblk18.genblk19[3].ic_data (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.873ns (Levels of Logic = 0)
  Clock Path Skew:      0.453ns (3.753 - 3.300)
  Source Clock:         dll_clk0_buf rising at 0.000ns
  Destination Clock:    dll_clk2x_buf rising at 0.000ns
  Clock Uncertainty:    0.418ns

  Clock Uncertainty:          0.418ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.365ns
    Phase Error (PE):           0.200ns

  Minimum Data Path: gen_cpu/gen_icache/ic_bram/genblk69.genblk70.ic_ram/deser_wdata[247] to gen_cpu/gen_icache/ic_bram/genblk69.genblk70.ic_ram/genblk15.genblk18.genblk19[3].ic_data
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X67Y99.DQ         Tcko                  0.414   gen_cpu/gen_icache/ic_bram/genblk69.genblk70.ic_ram/deser_wdata[247]
                                                          gen_cpu/gen_icache/ic_bram/genblk69.genblk70.ic_ram/deser_wdata[247]
    RAMB36_X2Y21.DIBDIU11   net (fanout=1)        0.817   gen_cpu/gen_icache/ic_bram/genblk69.genblk70.ic_ram/deser_wdata[247]
    RAMB36_X2Y21.CLKBWRCLKU Trckd_DI_ECC(-Th)     0.358   gen_cpu/gen_icache/ic_bram/genblk69.genblk70.ic_ram/genblk15.genblk18.genblk19[3].ic_data
                                                          gen_cpu/gen_icache/ic_bram/genblk69.genblk70.ic_ram/genblk15.genblk18.genblk19[3].ic_data
    ----------------------------------------------------  ---------------------------
    Total                                         0.873ns (0.056ns logic, 0.817ns route)
                                                          (6.4% logic, 93.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dll_clk2x = PERIOD
        TIMEGRP
        "gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dll_clk2x"
        TS_gen_gclk_rst_gen_clk_genblk47_genblk48_xcv5_gen_clk_dfs_clkfx / 2
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.212ns (period - min period limit)
  Period: 5.277ns
  Min period limit: 3.065ns (326.264MHz) (Trper_CLKA)
  Physical resource: gen_cpu/gen_icache/ic_bram/genblk69.genblk70.ic_ram/genblk15.genblk18.genblk19[0].ic_data/RDCLKL
  Logical resource: gen_cpu/gen_icache/ic_bram/genblk69.genblk70.ic_ram/genblk15.genblk18.genblk19[0].ic_data/RDCLKL
  Location pin: RAMB36_X2Y18.CLKARDCLKL
  Clock network: dll_clk2x_buf
--------------------------------------------------------------------------------
Slack: 2.212ns (period - min period limit)
  Period: 5.277ns
  Min period limit: 3.065ns (326.264MHz) (Trper_CLKA)
  Physical resource: gen_cpu/gen_icache/ic_bram/genblk69.genblk70.ic_ram/genblk15.genblk18.genblk19[0].ic_data/RDCLKU
  Logical resource: gen_cpu/gen_icache/ic_bram/genblk69.genblk70.ic_ram/genblk15.genblk18.genblk19[0].ic_data/RDCLKU
  Location pin: RAMB36_X2Y18.CLKARDCLKU
  Clock network: dll_clk2x_buf
--------------------------------------------------------------------------------
Slack: 2.212ns (period - min period limit)
  Period: 5.277ns
  Min period limit: 3.065ns (326.264MHz) (Trper_CLKA)
  Physical resource: gen_cpu/gen_icache/ic_bram/genblk69.genblk70.ic_ram/genblk15.genblk18.genblk19[0].ic_data/RDRCLKL
  Logical resource: gen_cpu/gen_icache/ic_bram/genblk69.genblk70.ic_ram/genblk15.genblk18.genblk19[0].ic_data/RDRCLKL
  Location pin: RAMB36_X2Y18.REGCLKARDRCLKL
  Clock network: dll_clk2x_buf
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clkin_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clkin_p                     |      9.500ns|      8.332ns|     15.156ns|            0|          136|            3|      8471341|
| TS_gen_gclk_rst_gen_clk_genblk|     10.556ns|      6.000ns|     16.840ns|            0|          136|            3|      7869266|
| 47_genblk48_xcv5_gen_clk_dfs_c|             |             |             |             |             |             |             |
| lkfx                          |             |             |             |             |             |             |             |
|  TS_gen_gclk_rst_gen_clk_genbl|     10.556ns|     10.676ns|          N/A|           15|            0|      7759218|            0|
|  k47_genblk48_xcv5_gen_clk_dll|             |             |             |             |             |             |             |
|  _clk0                        |             |             |             |             |             |             |             |
|  TS_gen_gclk_rst_gen_clk_genbl|      5.278ns|      8.420ns|          N/A|          121|            0|       110048|            0|
|  k47_genblk48_xcv5_gen_clk_dll|             |             |             |             |             |             |             |
|  _clk2x                       |             |             |             |             |             |             |             |
| TS_gen_gclk_rst_gen_dram_clk_g|      4.222ns|      3.856ns|          N/A|            0|            0|          169|            0|
| enblk49_genblk50_genblk51_xcv5|             |             |             |             |             |             |             |
| _gen_dram_clk_bee3_MCLKx      |             |             |             |             |             |             |             |
| TS_gen_gclk_rst_gen_dram_clk_g|      4.222ns|      4.009ns|          N/A|            0|            0|        11476|            0|
| enblk49_genblk50_genblk51_xcv5|             |             |             |             |             |             |             |
| _gen_dram_clk_bee3_MCLK90x    |             |             |             |             |             |             |             |
| TS_gen_gclk_rst_gen_dram_clk_g|     16.889ns|     16.744ns|          N/A|            0|            0|       583029|            0|
| enblk49_genblk50_genblk51_xcv5|             |             |             |             |             |             |             |
| _gen_dram_clk_bee3_Ph0x       |             |             |             |             |             |             |             |
| TS_gen_gclk_rst_gen_dram_clk_g|      8.444ns|      8.284ns|          N/A|            0|            0|         7398|            0|
| enblk49_genblk50_genblk51_xcv5|             |             |             |             |             |             |             |
| _gen_dram_clk_bee3_CLKx       |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock PHY_RXCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
PHY_RXCLK      |    7.637|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clkin_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkin_p        |   12.703|   10.465|    5.161|    4.352|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 136  Score: 225249  (Setup/Max: 225216, Hold: 33)

Constraints cover 8471931 paths, 0 nets, and 65087 connections

Design statistics:
   Minimum period:  16.744ns{1}   (Maximum frequency:  59.723MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Mar 30 17:24:04 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 933 MB



