

================================================================
== Vitis HLS Report for 'poly_sub_scaled_1'
================================================================
* Date:           Mon Mar  4 11:08:53 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+-----------+------------+
    |  Clock |  Target | Estimated | Uncertainty|
    +--------+---------+-----------+------------+
    |ap_clk  |  0.10 us|  23.630 ns|    27.00 ns|
    +--------+---------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_2415_1     |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_2427_2    |        ?|        ?|         ?|          -|          -|     ?|        no|
        |  ++ VITIS_LOOP_2225_1  |        ?|        ?|         2|          -|          -|     ?|        no|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 2 
5 --> 6 
6 --> 7 4 
7 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.94>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 8 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%u_05 = alloca i32 1"   --->   Operation 9 'alloca' 'u_05' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%logn_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %logn"   --->   Operation 10 'read' 'logn_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%scl_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %scl"   --->   Operation 11 'read' 'scl_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sch_read = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %sch"   --->   Operation 12 'read' 'sch_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%k_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %k"   --->   Operation 13 'read' 'k_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%fstride_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %fstride_r"   --->   Operation 14 'read' 'fstride_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%flen_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %flen_r"   --->   Operation 15 'read' 'flen_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%f_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %f_r"   --->   Operation 16 'read' 'f_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%Fstride_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %Fstride"   --->   Operation 17 'read' 'Fstride_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%Flen_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %Flen"   --->   Operation 18 'read' 'Flen_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%F_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %F"   --->   Operation 19 'read' 'F_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%scl_cast = sext i6 %scl_read"   --->   Operation 20 'sext' 'scl_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%fstride_cast = zext i8 %fstride_read"   --->   Operation 21 'zext' 'fstride_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%flen_cast3 = zext i8 %flen_read"   --->   Operation 22 'zext' 'flen_cast3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%Fstride_cast2 = zext i9 %Fstride_read"   --->   Operation 23 'zext' 'Fstride_cast2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %vla18"   --->   Operation 24 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %vla18"   --->   Operation 25 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %vla18"   --->   Operation 26 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln2414 = zext i32 %logn_read" [../FalconHLS/code_hls/keygen.c:2414]   --->   Operation 27 'zext' 'zext_ln2414' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (4.42ns)   --->   "%n = shl i64 1, i64 %zext_ln2414" [../FalconHLS/code_hls/keygen.c:2414]   --->   Operation 28 'shl' 'n' <Predicate = true> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (3.52ns)   --->   "%sub4 = add i64 %n, i64 18446744073709551615" [../FalconHLS/code_hls/keygen.c:2414]   --->   Operation 29 'add' 'sub4' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%u_122_cast_cast_cast = sext i28 %sch_read"   --->   Operation 30 'sext' 'u_122_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%u_122_cast_cast_cast_cast = zext i32 %u_122_cast_cast_cast"   --->   Operation 31 'zext' 'u_122_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.82ns)   --->   "%sub9_i = sub i6 31, i6 %scl_read"   --->   Operation 32 'sub' 'sub9_i' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln2423 = zext i6 %sub9_i" [../FalconHLS/code_hls/keygen.c:2423]   --->   Operation 33 'zext' 'zext_ln2423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %Fstride_read, i2 0" [../FalconHLS/code_hls/keygen.c:2423]   --->   Operation 34 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%shl_ln2423_cast = zext i11 %shl_ln" [../FalconHLS/code_hls/keygen.c:2423]   --->   Operation 35 'zext' 'shl_ln2423_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln2415 = zext i8 %flen_read" [../FalconHLS/code_hls/keygen.c:2415]   --->   Operation 36 'zext' 'zext_ln2415' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln2415 = store i64 0, i64 %u_05" [../FalconHLS/code_hls/keygen.c:2415]   --->   Operation 37 'store' 'store_ln2415' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln2415 = store i62 0, i62 %phi_mul" [../FalconHLS/code_hls/keygen.c:2415]   --->   Operation 38 'store' 'store_ln2415' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln2415 = br void %VITIS_LOOP_2427_2" [../FalconHLS/code_hls/keygen.c:2415]   --->   Operation 39 'br' 'br_ln2415' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.19>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%phi_mul_load = load i62 %phi_mul" [../FalconHLS/code_hls/keygen.c:2415]   --->   Operation 40 'load' 'phi_mul_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%u = load i64 %u_05" [../FalconHLS/code_hls/keygen.c:2422]   --->   Operation 41 'load' 'u' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (3.46ns)   --->   "%add_ln2415 = add i62 %phi_mul_load, i62 %Fstride_cast2" [../FalconHLS/code_hls/keygen.c:2415]   --->   Operation 42 'add' 'add_ln2415' <Predicate = true> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (2.77ns)   --->   "%icmp_ln2415 = icmp_eq  i64 %u, i64 %n" [../FalconHLS/code_hls/keygen.c:2415]   --->   Operation 43 'icmp' 'icmp_ln2415' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (3.52ns)   --->   "%u_195 = add i64 %u, i64 1" [../FalconHLS/code_hls/keygen.c:2415]   --->   Operation 44 'add' 'u_195' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln2415 = br i1 %icmp_ln2415, void %VITIS_LOOP_2427_2.split, void %for.end11" [../FalconHLS/code_hls/keygen.c:2415]   --->   Operation 45 'br' 'br_ln2415' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln2422 = trunc i64 %u" [../FalconHLS/code_hls/keygen.c:2422]   --->   Operation 46 'trunc' 'trunc_ln2422' <Predicate = (!icmp_ln2415)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%shl_ln58 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %trunc_ln2422, i2 0" [../FalconHLS/code_hls/keygen.c:2422]   --->   Operation 47 'bitconcatenate' 'shl_ln58' <Predicate = (!icmp_ln2415)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.94ns)   --->   "%add_ln2422 = add i15 %shl_ln58, i15 %k_read" [../FalconHLS/code_hls/keygen.c:2422]   --->   Operation 48 'add' 'add_ln2422' <Predicate = (!icmp_ln2415)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln2422, i32 2, i32 14" [../FalconHLS/code_hls/keygen.c:2422]   --->   Operation 49 'partselect' 'lshr_ln' <Predicate = (!icmp_ln2415)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln2422 = zext i13 %lshr_ln" [../FalconHLS/code_hls/keygen.c:2422]   --->   Operation 50 'zext' 'zext_ln2422' <Predicate = (!icmp_ln2415)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%vla18_addr = getelementptr i32 %vla18, i64 0, i64 %zext_ln2422" [../FalconHLS/code_hls/keygen.c:2422]   --->   Operation 51 'getelementptr' 'vla18_addr' <Predicate = (!icmp_ln2415)> <Delay = 0.00>
ST_2 : Operation 52 [2/2] (3.25ns)   --->   "%vla18_load = load i13 %vla18_addr" [../FalconHLS/code_hls/keygen.c:2422]   --->   Operation 52 'load' 'vla18_load' <Predicate = (!icmp_ln2415)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%ret_ln2442 = ret" [../FalconHLS/code_hls/keygen.c:2442]   --->   Operation 53 'ret' 'ret_ln2442' <Predicate = (icmp_ln2415)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.80>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%specloopname_ln2411 = specloopname void @_ssdm_op_SpecLoopName, void @empty_135" [../FalconHLS/code_hls/keygen.c:2411]   --->   Operation 54 'specloopname' 'specloopname_ln2411' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/2] (3.25ns)   --->   "%vla18_load = load i13 %vla18_addr" [../FalconHLS/code_hls/keygen.c:2422]   --->   Operation 55 'load' 'vla18_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_3 : Operation 56 [1/1] (2.55ns)   --->   "%kf = sub i32 0, i32 %vla18_load" [../FalconHLS/code_hls/keygen.c:2422]   --->   Operation 56 'sub' 'kf' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%shl_ln2423_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %phi_mul_load, i2 0" [../FalconHLS/code_hls/keygen.c:2423]   --->   Operation 57 'bitconcatenate' 'shl_ln2423_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (3.52ns)   --->   "%x = add i64 %shl_ln2423_1, i64 %F_read" [../FalconHLS/code_hls/keygen.c:2423]   --->   Operation 58 'add' 'x' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (1.58ns)   --->   "%br_ln2427 = br void %for.body3" [../FalconHLS/code_hls/keygen.c:2427]   --->   Operation 59 'br' 'br_ln2427' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 9.01>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%x_22 = phi i64 %x, void %VITIS_LOOP_2427_2.split, i64 %x_28, void %zint_add_scaled_mul_small.exit"   --->   Operation 60 'phi' 'x_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%v_02 = phi i64 0, void %VITIS_LOOP_2427_2.split, i64 %v_33, void %zint_add_scaled_mul_small.exit"   --->   Operation 61 'phi' 'v_02' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%kf_1 = phi i32 %kf, void %VITIS_LOOP_2427_2.split, i32 %kf_3, void %zint_add_scaled_mul_small.exit"   --->   Operation 62 'phi' 'kf_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%idx = phi i64 0, void %VITIS_LOOP_2427_2.split, i64 %add_ln2439, void %zint_add_scaled_mul_small.exit" [../FalconHLS/code_hls/keygen.c:2439]   --->   Operation 63 'phi' 'idx' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (2.77ns)   --->   "%icmp_ln2427 = icmp_eq  i64 %v_02, i64 %n" [../FalconHLS/code_hls/keygen.c:2427]   --->   Operation 64 'icmp' 'icmp_ln2427' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (3.52ns)   --->   "%v_33 = add i64 %v_02, i64 1" [../FalconHLS/code_hls/keygen.c:2427]   --->   Operation 65 'add' 'v_33' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln2427 = br i1 %icmp_ln2427, void %for.body3.split, void %for.inc9" [../FalconHLS/code_hls/keygen.c:2427]   --->   Operation 66 'br' 'br_ln2427' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln2222 = trunc i64 %idx" [../FalconHLS/code_hls/keygen.c:2222]   --->   Operation 67 'trunc' 'trunc_ln2222' <Predicate = (!icmp_ln2427)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln2222 = add i13 %trunc_ln2222, i13 8191" [../FalconHLS/code_hls/keygen.c:2222]   --->   Operation 68 'add' 'add_ln2222' <Predicate = (!icmp_ln2427)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 69 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln2222_2 = add i13 %add_ln2222, i13 %zext_ln2415" [../FalconHLS/code_hls/keygen.c:2222]   --->   Operation 69 'add' 'add_ln2222_2' <Predicate = (!icmp_ln2427)> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%shl_ln59 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln2222_2, i2 0" [../FalconHLS/code_hls/keygen.c:2222]   --->   Operation 70 'bitconcatenate' 'shl_ln59' <Predicate = (!icmp_ln2427)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (1.94ns)   --->   "%add_ln2222_1 = add i15 %shl_ln59, i15 %f_read" [../FalconHLS/code_hls/keygen.c:2222]   --->   Operation 71 'add' 'add_ln2222_1' <Predicate = (!icmp_ln2427)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%lshr_ln2222_1 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln2222_1, i32 2, i32 14" [../FalconHLS/code_hls/keygen.c:2222]   --->   Operation 72 'partselect' 'lshr_ln2222_1' <Predicate = (!icmp_ln2427)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln2222 = zext i13 %lshr_ln2222_1" [../FalconHLS/code_hls/keygen.c:2222]   --->   Operation 73 'zext' 'zext_ln2222' <Predicate = (!icmp_ln2427)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%vla18_addr_299 = getelementptr i32 %vla18, i64 0, i64 %zext_ln2222" [../FalconHLS/code_hls/keygen.c:2222]   --->   Operation 74 'getelementptr' 'vla18_addr_299' <Predicate = (!icmp_ln2427)> <Delay = 0.00>
ST_4 : Operation 75 [2/2] (3.25ns)   --->   "%vla18_load_200 = load i13 %vla18_addr_299" [../FalconHLS/code_hls/keygen.c:2222]   --->   Operation 75 'load' 'vla18_load_200' <Predicate = (!icmp_ln2427)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_4 : Operation 76 [1/1] (1.58ns)   --->   "%store_ln2415 = store i64 %u_195, i64 %u_05" [../FalconHLS/code_hls/keygen.c:2415]   --->   Operation 76 'store' 'store_ln2415' <Predicate = (icmp_ln2427)> <Delay = 1.58>
ST_4 : Operation 77 [1/1] (1.58ns)   --->   "%store_ln2415 = store i62 %add_ln2415, i62 %phi_mul" [../FalconHLS/code_hls/keygen.c:2415]   --->   Operation 77 'store' 'store_ln2415' <Predicate = (icmp_ln2427)> <Delay = 1.58>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln2415 = br void %VITIS_LOOP_2427_2" [../FalconHLS/code_hls/keygen.c:2415]   --->   Operation 78 'br' 'br_ln2415' <Predicate = (icmp_ln2427)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.81>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%specloopname_ln2417 = specloopname void @_ssdm_op_SpecLoopName, void @empty_132" [../FalconHLS/code_hls/keygen.c:2417]   --->   Operation 79 'specloopname' 'specloopname_ln2417' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/2] (3.25ns)   --->   "%vla18_load_200 = load i13 %vla18_addr_299" [../FalconHLS/code_hls/keygen.c:2222]   --->   Operation 80 'load' 'vla18_load_200' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln2222_1 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %vla18_load_200, i32 30, i32 31" [../FalconHLS/code_hls/keygen.c:2222]   --->   Operation 81 'partselect' 'trunc_ln2222_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln2222_1 = zext i2 %trunc_ln2222_1" [../FalconHLS/code_hls/keygen.c:2222]   --->   Operation 82 'zext' 'zext_ln2222_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (1.56ns)   --->   "%sub_ln2222 = sub i3 0, i3 %zext_ln2222_1" [../FalconHLS/code_hls/keygen.c:2222]   --->   Operation 83 'sub' 'sub_ln2222' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%ysign = partselect i2 @_ssdm_op_PartSelect.i2.i3.i32.i32, i3 %sub_ln2222, i32 1, i32 2" [../FalconHLS/code_hls/keygen.c:2222]   --->   Operation 84 'partselect' 'ysign' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln2222 = sext i2 %ysign" [../FalconHLS/code_hls/keygen.c:2222]   --->   Operation 85 'sext' 'sext_ln2222' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln2222_2 = zext i31 %sext_ln2222" [../FalconHLS/code_hls/keygen.c:2222]   --->   Operation 86 'zext' 'zext_ln2222_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln2214 = sext i32 %kf_1" [../FalconHLS/code_hls/keygen.c:2214]   --->   Operation 87 'sext' 'sext_ln2214' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (1.58ns)   --->   "%br_ln2225 = br void %for.body.i" [../FalconHLS/code_hls/keygen.c:2225]   --->   Operation 88 'br' 'br_ln2225' <Predicate = true> <Delay = 1.58>

State 6 <SV = 5> <Delay = 10.3>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%cc = phi i32 0, void %for.body3.split, i32 %ccu, void %for.body.i.split_ifconv"   --->   Operation 89 'phi' 'cc' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%tw = phi i31 0, void %for.body3.split, i31 %trunc_ln2241, void %for.body.i.split_ifconv" [../FalconHLS/code_hls/keygen.c:2241]   --->   Operation 90 'phi' 'tw' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%u_122 = phi i64 %u_122_cast_cast_cast_cast, void %for.body3.split, i64 %u_196, void %for.body.i.split_ifconv"   --->   Operation 91 'phi' 'u_122' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (2.77ns)   --->   "%icmp_ln2225 = icmp_ult  i64 %u_122, i64 %Flen_read" [../FalconHLS/code_hls/keygen.c:2225]   --->   Operation 92 'icmp' 'icmp_ln2225' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln2225 = br i1 %icmp_ln2225, void %zint_add_scaled_mul_small.exit, void %for.body.i.split_ifconv" [../FalconHLS/code_hls/keygen.c:2225]   --->   Operation 93 'br' 'br_ln2225' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (3.52ns)   --->   "%v = sub i64 %u_122, i64 %u_122_cast_cast_cast_cast" [../FalconHLS/code_hls/keygen.c:2233]   --->   Operation 94 'sub' 'v' <Predicate = (icmp_ln2225)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (2.77ns)   --->   "%icmp_ln2234 = icmp_ult  i64 %v, i64 %flen_cast3" [../FalconHLS/code_hls/keygen.c:2234]   --->   Operation 95 'icmp' 'icmp_ln2234' <Predicate = (icmp_ln2225)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln2234 = trunc i64 %v" [../FalconHLS/code_hls/keygen.c:2234]   --->   Operation 96 'trunc' 'trunc_ln2234' <Predicate = (icmp_ln2225)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (1.67ns)   --->   "%add_ln2234 = add i13 %trunc_ln2234, i13 %trunc_ln2222" [../FalconHLS/code_hls/keygen.c:2234]   --->   Operation 97 'add' 'add_ln2234' <Predicate = (icmp_ln2225)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%shl_ln60 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln2234, i2 0" [../FalconHLS/code_hls/keygen.c:2234]   --->   Operation 98 'bitconcatenate' 'shl_ln60' <Predicate = (icmp_ln2225)> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (1.94ns)   --->   "%add_ln2234_1 = add i15 %shl_ln60, i15 %f_read" [../FalconHLS/code_hls/keygen.c:2234]   --->   Operation 99 'add' 'add_ln2234_1' <Predicate = (icmp_ln2225)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%lshr_ln60 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln2234_1, i32 2, i32 14" [../FalconHLS/code_hls/keygen.c:2234]   --->   Operation 100 'partselect' 'lshr_ln60' <Predicate = (icmp_ln2225)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln2234 = zext i13 %lshr_ln60" [../FalconHLS/code_hls/keygen.c:2234]   --->   Operation 101 'zext' 'zext_ln2234' <Predicate = (icmp_ln2225)> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%vla18_addr_300 = getelementptr i32 %vla18, i64 0, i64 %zext_ln2234" [../FalconHLS/code_hls/keygen.c:2234]   --->   Operation 102 'getelementptr' 'vla18_addr_300' <Predicate = (icmp_ln2225)> <Delay = 0.00>
ST_6 : Operation 103 [2/2] (3.25ns)   --->   "%vla18_load_201 = load i13 %vla18_addr_300" [../FalconHLS/code_hls/keygen.c:2234]   --->   Operation 103 'load' 'vla18_load_201' <Predicate = (icmp_ln2225)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln2241_1 = trunc i64 %u_122" [../FalconHLS/code_hls/keygen.c:2241]   --->   Operation 104 'trunc' 'trunc_ln2241_1' <Predicate = (icmp_ln2225)> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%shl_ln61 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %trunc_ln2241_1, i2 0" [../FalconHLS/code_hls/keygen.c:2241]   --->   Operation 105 'bitconcatenate' 'shl_ln61' <Predicate = (icmp_ln2225)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln2427 = trunc i64 %x_22" [../FalconHLS/code_hls/keygen.c:2427]   --->   Operation 106 'trunc' 'trunc_ln2427' <Predicate = (icmp_ln2225)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (1.94ns)   --->   "%add_ln2241 = add i15 %shl_ln61, i15 %trunc_ln2427" [../FalconHLS/code_hls/keygen.c:2241]   --->   Operation 107 'add' 'add_ln2241' <Predicate = (icmp_ln2225)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%lshr_ln61 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln2241, i32 2, i32 14" [../FalconHLS/code_hls/keygen.c:2241]   --->   Operation 108 'partselect' 'lshr_ln61' <Predicate = (icmp_ln2225)> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln2241_1 = zext i13 %lshr_ln61" [../FalconHLS/code_hls/keygen.c:2241]   --->   Operation 109 'zext' 'zext_ln2241_1' <Predicate = (icmp_ln2225)> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%vla18_addr_301 = getelementptr i32 %vla18, i64 0, i64 %zext_ln2241_1" [../FalconHLS/code_hls/keygen.c:2241]   --->   Operation 110 'getelementptr' 'vla18_addr_301' <Predicate = (icmp_ln2225)> <Delay = 0.00>
ST_6 : Operation 111 [2/2] (3.25ns)   --->   "%vla18_load_202 = load i13 %vla18_addr_301" [../FalconHLS/code_hls/keygen.c:2241]   --->   Operation 111 'load' 'vla18_load_202' <Predicate = (icmp_ln2225)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_6 : Operation 112 [1/1] (3.52ns)   --->   "%u_196 = add i64 %u_122, i64 1" [../FalconHLS/code_hls/keygen.c:2225]   --->   Operation 112 'add' 'u_196' <Predicate = (icmp_ln2225)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 113 [1/1] (3.52ns)   --->   "%add_ln2431 = add i64 %v_02, i64 %u" [../FalconHLS/code_hls/keygen.c:2431]   --->   Operation 113 'add' 'add_ln2431' <Predicate = (!icmp_ln2225)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (2.77ns)   --->   "%icmp_ln2431 = icmp_eq  i64 %add_ln2431, i64 %sub4" [../FalconHLS/code_hls/keygen.c:2431]   --->   Operation 114 'icmp' 'icmp_ln2431' <Predicate = (!icmp_ln2225)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 115 [1/1] (2.55ns)   --->   "%kf_2 = sub i32 0, i32 %kf_1" [../FalconHLS/code_hls/keygen.c:2435]   --->   Operation 115 'sub' 'kf_2' <Predicate = (!icmp_ln2225)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 116 [1/1] (3.52ns)   --->   "%x_27 = add i64 %x_22, i64 %shl_ln2423_cast" [../FalconHLS/code_hls/keygen.c:2437]   --->   Operation 116 'add' 'x_27' <Predicate = (!icmp_ln2225)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 117 [1/1] (0.69ns)   --->   "%kf_3 = select i1 %icmp_ln2431, i32 %kf_2, i32 %kf_1" [../FalconHLS/code_hls/keygen.c:2431]   --->   Operation 117 'select' 'kf_3' <Predicate = (!icmp_ln2225)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 118 [1/1] (1.48ns)   --->   "%x_28 = select i1 %icmp_ln2431, i64 %F_read, i64 %x_27" [../FalconHLS/code_hls/keygen.c:2431]   --->   Operation 118 'select' 'x_28' <Predicate = (!icmp_ln2225)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 119 [1/1] (3.52ns)   --->   "%add_ln2439 = add i64 %idx, i64 %fstride_cast" [../FalconHLS/code_hls/keygen.c:2439]   --->   Operation 119 'add' 'add_ln2439' <Predicate = (!icmp_ln2225)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln2427 = br void %for.body3" [../FalconHLS/code_hls/keygen.c:2427]   --->   Operation 120 'br' 'br_ln2427' <Predicate = (!icmp_ln2225)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 23.6>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%specloopname_ln2214 = specloopname void @_ssdm_op_SpecLoopName, void @empty_143" [../FalconHLS/code_hls/keygen.c:2214]   --->   Operation 121 'specloopname' 'specloopname_ln2214' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 122 [1/2] (3.25ns)   --->   "%vla18_load_201 = load i13 %vla18_addr_300" [../FalconHLS/code_hls/keygen.c:2234]   --->   Operation 122 'load' 'vla18_load_201' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_7 : Operation 123 [1/1] (0.69ns)   --->   "%wy = select i1 %icmp_ln2234, i32 %vla18_load_201, i32 %zext_ln2222_2" [../FalconHLS/code_hls/keygen.c:2234]   --->   Operation 123 'select' 'wy' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node wys)   --->   "%shl_ln2235 = shl i32 %wy, i32 %scl_cast" [../FalconHLS/code_hls/keygen.c:2235]   --->   Operation 124 'shl' 'shl_ln2235' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node wys)   --->   "%trunc_ln2235 = trunc i32 %shl_ln2235" [../FalconHLS/code_hls/keygen.c:2235]   --->   Operation 125 'trunc' 'trunc_ln2235' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (4.42ns) (out node of the LUT)   --->   "%wys = or i31 %trunc_ln2235, i31 %tw" [../FalconHLS/code_hls/keygen.c:2235]   --->   Operation 126 'or' 'wys' <Predicate = true> <Delay = 4.42> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 127 [1/1] (4.42ns)   --->   "%tw_2 = lshr i32 %wy, i32 %zext_ln2423" [../FalconHLS/code_hls/keygen.c:2236]   --->   Operation 127 'lshr' 'tw_2' <Predicate = true> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln2241 = trunc i32 %tw_2" [../FalconHLS/code_hls/keygen.c:2241]   --->   Operation 128 'trunc' 'trunc_ln2241' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln2241 = zext i31 %wys" [../FalconHLS/code_hls/keygen.c:2241]   --->   Operation 129 'zext' 'zext_ln2241' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (8.51ns)   --->   "%mul_ln2241 = mul i63 %zext_ln2241, i63 %sext_ln2214" [../FalconHLS/code_hls/keygen.c:2241]   --->   Operation 130 'mul' 'mul_ln2241' <Predicate = true> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 131 [1/2] (3.25ns)   --->   "%vla18_load_202 = load i13 %vla18_addr_301" [../FalconHLS/code_hls/keygen.c:2241]   --->   Operation 131 'load' 'vla18_load_202' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln2241_2 = zext i32 %vla18_load_202" [../FalconHLS/code_hls/keygen.c:2241]   --->   Operation 132 'zext' 'zext_ln2241_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln2241 = sext i32 %cc" [../FalconHLS/code_hls/keygen.c:2241]   --->   Operation 133 'sext' 'sext_ln2241' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 134 [1/1] (2.55ns)   --->   "%add_ln2241_1 = add i34 %zext_ln2241_2, i34 %sext_ln2241" [../FalconHLS/code_hls/keygen.c:2241]   --->   Operation 134 'add' 'add_ln2241_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln2241_1 = sext i34 %add_ln2241_1" [../FalconHLS/code_hls/keygen.c:2241]   --->   Operation 135 'sext' 'sext_ln2241_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 136 [1/1] (3.49ns)   --->   "%z = add i63 %sext_ln2241_1, i63 %mul_ln2241" [../FalconHLS/code_hls/keygen.c:2241]   --->   Operation 136 'add' 'z' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln2242 = trunc i63 %z" [../FalconHLS/code_hls/keygen.c:2242]   --->   Operation 137 'trunc' 'trunc_ln2242' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln2242 = zext i31 %trunc_ln2242" [../FalconHLS/code_hls/keygen.c:2242]   --->   Operation 138 'zext' 'zext_ln2242' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 139 [1/1] (3.25ns)   --->   "%store_ln2242 = store void @_ssdm_op_Write.bram.i32, i13 %vla18_addr_301, i32 %zext_ln2242, i4 15" [../FalconHLS/code_hls/keygen.c:2242]   --->   Operation 139 'store' 'store_ln2242' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7168> <RAM>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "%ccu = partselect i32 @_ssdm_op_PartSelect.i32.i63.i32.i32, i63 %z, i32 31, i32 62" [../FalconHLS/code_hls/keygen.c:2254]   --->   Operation 140 'partselect' 'ccu' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln2225 = br void %for.body.i" [../FalconHLS/code_hls/keygen.c:2225]   --->   Operation 141 'br' 'br_ln2225' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 100ns, clock uncertainty: 27ns.

 <State 1>: 7.94ns
The critical path consists of the following:
	wire read operation ('logn') on port 'logn' [14]  (0 ns)
	'shl' operation ('n', ../FalconHLS/code_hls/keygen.c:2414) [32]  (4.42 ns)
	'add' operation ('sub4', ../FalconHLS/code_hls/keygen.c:2414) [33]  (3.52 ns)

 <State 2>: 5.2ns
The critical path consists of the following:
	'load' operation ('u', ../FalconHLS/code_hls/keygen.c:2422) on local variable 'u' [46]  (0 ns)
	'add' operation ('add_ln2422', ../FalconHLS/code_hls/keygen.c:2422) [55]  (1.94 ns)
	'getelementptr' operation ('vla18_addr', ../FalconHLS/code_hls/keygen.c:2422) [58]  (0 ns)
	'load' operation ('vla18_load', ../FalconHLS/code_hls/keygen.c:2422) on array 'vla18' [59]  (3.25 ns)

 <State 3>: 5.81ns
The critical path consists of the following:
	'load' operation ('vla18_load', ../FalconHLS/code_hls/keygen.c:2422) on array 'vla18' [59]  (3.25 ns)
	'sub' operation ('kf', ../FalconHLS/code_hls/keygen.c:2422) [60]  (2.55 ns)

 <State 4>: 9.01ns
The critical path consists of the following:
	'phi' operation ('idx', ../FalconHLS/code_hls/keygen.c:2439) with incoming values : ('add_ln2439', ../FalconHLS/code_hls/keygen.c:2439) [68]  (0 ns)
	'add' operation ('add_ln2222', ../FalconHLS/code_hls/keygen.c:2222) [75]  (0 ns)
	'add' operation ('add_ln2222_2', ../FalconHLS/code_hls/keygen.c:2222) [76]  (3.82 ns)
	'add' operation ('add_ln2222_1', ../FalconHLS/code_hls/keygen.c:2222) [78]  (1.94 ns)
	'getelementptr' operation ('vla18_addr_299', ../FalconHLS/code_hls/keygen.c:2222) [81]  (0 ns)
	'load' operation ('vla18_load_200', ../FalconHLS/code_hls/keygen.c:2222) on array 'vla18' [82]  (3.25 ns)

 <State 5>: 4.82ns
The critical path consists of the following:
	'load' operation ('vla18_load_200', ../FalconHLS/code_hls/keygen.c:2222) on array 'vla18' [82]  (3.25 ns)
	'sub' operation ('sub_ln2222', ../FalconHLS/code_hls/keygen.c:2222) [85]  (1.56 ns)

 <State 6>: 10.4ns
The critical path consists of the following:
	'phi' operation ('u') with incoming values : ('u_122_cast_cast_cast_cast') ('u', ../FalconHLS/code_hls/keygen.c:2225) [94]  (0 ns)
	'sub' operation ('v', ../FalconHLS/code_hls/keygen.c:2233) [99]  (3.52 ns)
	'add' operation ('add_ln2234', ../FalconHLS/code_hls/keygen.c:2234) [102]  (1.68 ns)
	'add' operation ('add_ln2234_1', ../FalconHLS/code_hls/keygen.c:2234) [104]  (1.94 ns)
	'getelementptr' operation ('vla18_addr_300', ../FalconHLS/code_hls/keygen.c:2234) [107]  (0 ns)
	'load' operation ('vla18_load_201', ../FalconHLS/code_hls/keygen.c:2234) on array 'vla18' [108]  (3.25 ns)

 <State 7>: 23.6ns
The critical path consists of the following:
	'load' operation ('vla18_load_201', ../FalconHLS/code_hls/keygen.c:2234) on array 'vla18' [108]  (3.25 ns)
	'select' operation ('wy', ../FalconHLS/code_hls/keygen.c:2234) [109]  (0.698 ns)
	'shl' operation ('shl_ln2235', ../FalconHLS/code_hls/keygen.c:2235) [110]  (0 ns)
	'or' operation ('wys', ../FalconHLS/code_hls/keygen.c:2235) [112]  (4.42 ns)
	'mul' operation ('mul_ln2241', ../FalconHLS/code_hls/keygen.c:2241) [116]  (8.51 ns)
	'add' operation ('z', ../FalconHLS/code_hls/keygen.c:2241) [129]  (3.49 ns)
	'store' operation ('store_ln2242', ../FalconHLS/code_hls/keygen.c:2242) of constant <constant:_ssdm_op_Write.bram.i32> on array 'vla18' [132]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
