//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-19805474
// Cuda compilation tools, release 7.5, V7.5.16
// Based on LLVM 3.4svn
//

.version 4.3
.target sm_20
.address_size 32

	// .globl	_Z15lanczos_window2ff
.global .align 1 .b8 _ZN77_INTERNAL_55_tmpxft_00001924_00000000_8_gpu_tfm_lanczos2_arb_cpp1_ii_d00a0c8e6thrust6system6detail10sequential3seqE[1];
.shared .align 4 .b8 _ZN6thrust6system4cuda6detail5bulk_6detail79_GLOBAL__N__55_tmpxft_00001924_00000000_8_gpu_tfm_lanczos2_arb_cpp1_ii_d00a0c8e19s_on_chip_allocatorE[12];
.global .align 1 .b8 _ZN77_INTERNAL_55_tmpxft_00001924_00000000_8_gpu_tfm_lanczos2_arb_cpp1_ii_d00a0c8e6thrust6system4cuda6detail5bulk_4rootE[1];
.global .align 1 .b8 _ZN77_INTERNAL_55_tmpxft_00001924_00000000_8_gpu_tfm_lanczos2_arb_cpp1_ii_d00a0c8e6thrust12placeholders2_1E[1];
.global .align 1 .b8 _ZN77_INTERNAL_55_tmpxft_00001924_00000000_8_gpu_tfm_lanczos2_arb_cpp1_ii_d00a0c8e6thrust12placeholders2_2E[1];
.global .align 1 .b8 _ZN77_INTERNAL_55_tmpxft_00001924_00000000_8_gpu_tfm_lanczos2_arb_cpp1_ii_d00a0c8e6thrust12placeholders2_3E[1];
.global .align 1 .b8 _ZN77_INTERNAL_55_tmpxft_00001924_00000000_8_gpu_tfm_lanczos2_arb_cpp1_ii_d00a0c8e6thrust12placeholders2_4E[1];
.global .align 1 .b8 _ZN77_INTERNAL_55_tmpxft_00001924_00000000_8_gpu_tfm_lanczos2_arb_cpp1_ii_d00a0c8e6thrust12placeholders2_5E[1];
.global .align 1 .b8 _ZN77_INTERNAL_55_tmpxft_00001924_00000000_8_gpu_tfm_lanczos2_arb_cpp1_ii_d00a0c8e6thrust12placeholders2_6E[1];
.global .align 1 .b8 _ZN77_INTERNAL_55_tmpxft_00001924_00000000_8_gpu_tfm_lanczos2_arb_cpp1_ii_d00a0c8e6thrust12placeholders2_7E[1];
.global .align 1 .b8 _ZN77_INTERNAL_55_tmpxft_00001924_00000000_8_gpu_tfm_lanczos2_arb_cpp1_ii_d00a0c8e6thrust12placeholders2_8E[1];
.global .align 1 .b8 _ZN77_INTERNAL_55_tmpxft_00001924_00000000_8_gpu_tfm_lanczos2_arb_cpp1_ii_d00a0c8e6thrust12placeholders2_9E[1];
.global .align 1 .b8 _ZN77_INTERNAL_55_tmpxft_00001924_00000000_8_gpu_tfm_lanczos2_arb_cpp1_ii_d00a0c8e6thrust12placeholders3_10E[1];
.global .align 1 .b8 _ZN77_INTERNAL_55_tmpxft_00001924_00000000_8_gpu_tfm_lanczos2_arb_cpp1_ii_d00a0c8e6thrust3seqE[1];
.global .align 4 .b8 _ZTVSt14error_category[36];
.global .align 4 .b8 _ZTVSt23_Generic_error_category[36];
.global .align 4 .b8 _ZTVSt24_Iostream_error_category[36];
.global .align 4 .b8 _ZTVSt22_System_error_category[36];
// _Z20gpu_tfm_lanczos2_arbPfS_iiPKfS1_PKiS3_S1_S1_iiiiS1_S1_f$__cuda_local_var_373087_34_non_const_lanczos_window2 has been demoted
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .func  (.param .b32 func_retval0) _Z15lanczos_window2ff(
	.param .b32 _Z15lanczos_window2ff_param_0,
	.param .b32 _Z15lanczos_window2ff_param_1
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b32 	%SP;
	.reg .b32 	%SPL;
	.reg .pred 	%p<29>;
	.reg .f32 	%f<128>;
	.reg .b32 	%r<215>;
	.reg .f64 	%fd<2>;


	mov.u32 	%r214, __local_depot0;
	cvta.local.u32 	%SP, %r214;
	ld.param.f32 	%f39, [_Z15lanczos_window2ff_param_0];
	ld.param.f32 	%f40, [_Z15lanczos_window2ff_param_1];
	add.u32 	%r86, %SP, 0;
	cvta.to.local.u32 	%r1, %r86;
	abs.f32 	%f42, %f39;
	cvt.f64.f32	%fd1, %f42;
	setp.lt.f64	%p1, %fd1, 0d3E7AD7F29ABCAF48;
	mov.f32 	%f127, 0f3F800000;
	@%p1 bra 	BB0_46;

	mov.f32 	%f43, 0f3F800000;
	abs.f32 	%f44, %f43;
	sub.f32 	%f45, %f43, %f44;
	mul.f32 	%f46, %f45, 0f3F000000;
	sqrt.rn.f32 	%f47, %f46;
	setp.gt.f32	%p2, %f44, 0f3F11EB85;
	selp.f32	%f48, %f47, %f44, %p2;
	mul.f32 	%f49, %f48, %f48;
	mov.f32 	%f50, 0f3C94D2E9;
	mov.f32 	%f51, 0f3D53F941;
	fma.rn.f32 	%f52, %f51, %f49, %f50;
	mov.f32 	%f53, 0f3D3F841F;
	fma.rn.f32 	%f54, %f52, %f49, %f53;
	mov.f32 	%f55, 0f3D994929;
	fma.rn.f32 	%f56, %f54, %f49, %f55;
	mov.f32 	%f57, 0f3E2AAB94;
	fma.rn.f32 	%f58, %f56, %f49, %f57;
	mul.f32 	%f59, %f49, %f58;
	fma.rn.f32 	%f60, %f59, %f48, %f48;
	mov.f32 	%f61, 0f3FC90FDB;
	mov.f32 	%f62, 0fC0000000;
	fma.rn.f32 	%f63, %f62, %f60, %f61;
	selp.f32	%f64, %f63, %f60, %p2;
	add.f32 	%f65, %f64, %f64;
	mul.f32 	%f1, %f65, %f39;
	abs.f32 	%f66, %f1;
	setp.neu.f32	%p3, %f66, 0f7F800000;
	mov.f32 	%f117, %f1;
	@%p3 bra 	BB0_3;

	mov.f32 	%f67, 0f00000000;
	mul.rn.f32 	%f2, %f1, %f67;
	mov.f32 	%f117, %f2;

BB0_3:
	mov.f32 	%f3, %f117;
	mul.f32 	%f68, %f3, 0f3F22F983;
	cvt.rni.s32.f32	%r201, %f68;
	cvt.rn.f32.s32	%f69, %r201;
	neg.f32 	%f70, %f69;
	mov.f32 	%f71, 0f3FC90FDA;
	fma.rn.f32 	%f72, %f70, %f71, %f3;
	mov.f32 	%f73, 0f33A22168;
	fma.rn.f32 	%f74, %f70, %f73, %f72;
	mov.f32 	%f75, 0f27C234C5;
	fma.rn.f32 	%f118, %f70, %f75, %f74;
	abs.f32 	%f76, %f3;
	setp.leu.f32	%p4, %f76, 0f47CE4780;
	@%p4 bra 	BB0_13;

	mov.b32 	 %r4, %f3;
	shr.u32 	%r5, %r4, 23;
	bfe.u32 	%r90, %r4, 23, 8;
	add.s32 	%r91, %r90, -128;
	shl.b32 	%r92, %r4, 8;
	or.b32  	%r6, %r92, -2147483648;
	shr.u32 	%r7, %r91, 5;
	mov.u32 	%r193, 0;
	mov.u32 	%r191, 6;
	mov.u32 	%r190, __cudart_i2opi_f;
	mov.u32 	%r192, %r1;

BB0_5:
	.pragma "nounroll";
	mov.u32 	%r10, %r192;
	ld.const.u32 	%r95, [%r190];
	// inline asm
	{
	mad.lo.cc.u32   %r93, %r95, %r6, %r193;
	madc.hi.u32     %r193, %r95, %r6,  0;
	}
	// inline asm
	st.local.u32 	[%r10], %r93;
	add.s32 	%r13, %r10, 4;
	add.s32 	%r190, %r190, 4;
	add.s32 	%r191, %r191, -1;
	setp.ne.s32	%p5, %r191, 0;
	mov.u32 	%r192, %r13;
	@%p5 bra 	BB0_5;

	and.b32  	%r16, %r4, -2147483648;
	add.s32 	%r186, %r1, 24;
	st.local.u32 	[%r186], %r193;
	mov.u32 	%r98, 4;
	sub.s32 	%r99, %r98, %r7;
	shl.b32 	%r100, %r99, 2;
	add.s32 	%r101, %r100, %r1;
	ld.local.u32 	%r194, [%r101+8];
	ld.local.u32 	%r195, [%r101+4];
	and.b32  	%r20, %r5, 31;
	setp.eq.s32	%p6, %r20, 0;
	@%p6 bra 	BB0_8;

	mov.u32 	%r102, 32;
	sub.s32 	%r103, %r102, %r20;
	shr.u32 	%r104, %r195, %r103;
	shl.b32 	%r105, %r194, %r20;
	add.s32 	%r194, %r104, %r105;
	add.s32 	%r187, %r101, 8;
	ld.local.u32 	%r106, [%r187+-8];
	shr.u32 	%r107, %r106, %r103;
	shl.b32 	%r108, %r195, %r20;
	add.s32 	%r195, %r107, %r108;

BB0_8:
	shr.u32 	%r109, %r195, 30;
	shl.b32 	%r110, %r194, 2;
	add.s32 	%r196, %r109, %r110;
	shl.b32 	%r26, %r195, 2;
	shr.u32 	%r111, %r196, 31;
	shr.u32 	%r112, %r194, 30;
	add.s32 	%r27, %r111, %r112;
	setp.eq.s32	%p7, %r111, 0;
	mov.u32 	%r197, %r16;
	mov.u32 	%r198, %r26;
	@%p7 bra 	BB0_10;

	not.b32 	%r113, %r196;
	neg.s32 	%r28, %r26;
	setp.eq.s32	%p8, %r26, 0;
	selp.u32	%r114, 1, 0, %p8;
	add.s32 	%r196, %r114, %r113;
	xor.b32  	%r30, %r16, -2147483648;
	mov.u32 	%r197, %r30;
	mov.u32 	%r198, %r28;

BB0_10:
	mov.u32 	%r32, %r197;
	neg.s32 	%r115, %r27;
	setp.eq.s32	%p9, %r16, 0;
	selp.b32	%r201, %r27, %r115, %p9;
	clz.b32 	%r200, %r196;
	setp.eq.s32	%p10, %r200, 0;
	shl.b32 	%r116, %r196, %r200;
	mov.u32 	%r117, 32;
	sub.s32 	%r118, %r117, %r200;
	shr.u32 	%r119, %r198, %r118;
	add.s32 	%r120, %r119, %r116;
	selp.b32	%r36, %r196, %r120, %p10;
	mov.u32 	%r121, -921707870;
	mul.hi.u32 	%r199, %r36, %r121;
	setp.lt.s32	%p11, %r199, 1;
	@%p11 bra 	BB0_12;

	mul.lo.s32 	%r122, %r36, -921707870;
	shr.u32 	%r123, %r122, 31;
	shl.b32 	%r124, %r199, 1;
	add.s32 	%r199, %r123, %r124;
	add.s32 	%r200, %r200, 1;

BB0_12:
	mov.u32 	%r125, 126;
	sub.s32 	%r126, %r125, %r200;
	shl.b32 	%r127, %r126, 23;
	add.s32 	%r128, %r199, 1;
	shr.u32 	%r129, %r128, 7;
	add.s32 	%r130, %r129, 1;
	shr.u32 	%r131, %r130, 1;
	add.s32 	%r132, %r131, %r127;
	or.b32  	%r133, %r132, %r32;
	mov.b32 	 %f118, %r133;

BB0_13:
	mul.rn.f32 	%f7, %f118, %f118;
	and.b32  	%r43, %r201, 1;
	setp.eq.s32	%p12, %r43, 0;
	@%p12 bra 	BB0_15;

	mov.f32 	%f77, 0fBAB6061A;
	mov.f32 	%f78, 0f37CCF5CE;
	fma.rn.f32 	%f119, %f78, %f7, %f77;
	bra.uni 	BB0_16;

BB0_15:
	mov.f32 	%f79, 0f3C08839E;
	mov.f32 	%f80, 0fB94CA1F9;
	fma.rn.f32 	%f119, %f80, %f7, %f79;

BB0_16:
	@%p12 bra 	BB0_18;

	mov.f32 	%f81, 0f3D2AAAA5;
	fma.rn.f32 	%f82, %f119, %f7, %f81;
	mov.f32 	%f83, 0fBF000000;
	fma.rn.f32 	%f120, %f82, %f7, %f83;
	bra.uni 	BB0_19;

BB0_18:
	mov.f32 	%f84, 0fBE2AAAA3;
	fma.rn.f32 	%f85, %f119, %f7, %f84;
	mov.f32 	%f86, 0f00000000;
	fma.rn.f32 	%f120, %f85, %f7, %f86;

BB0_19:
	fma.rn.f32 	%f121, %f120, %f118, %f118;
	@%p12 bra 	BB0_21;

	fma.rn.f32 	%f121, %f120, %f7, %f43;

BB0_21:
	and.b32  	%r134, %r201, 2;
	setp.eq.s32	%p15, %r134, 0;
	@%p15 bra 	BB0_23;

	mov.f32 	%f88, 0f00000000;
	mov.f32 	%f89, 0fBF800000;
	fma.rn.f32 	%f121, %f121, %f89, %f88;

BB0_23:
	div.rn.f32 	%f122, %f1, %f40;
	abs.f32 	%f90, %f122;
	setp.neu.f32	%p16, %f90, 0f7F800000;
	@%p16 bra 	BB0_25;

	mov.f32 	%f91, 0f00000000;
	mul.rn.f32 	%f122, %f122, %f91;

BB0_25:
	mul.f32 	%f92, %f122, 0f3F22F983;
	cvt.rni.s32.f32	%r213, %f92;
	cvt.rn.f32.s32	%f93, %r213;
	neg.f32 	%f94, %f93;
	fma.rn.f32 	%f96, %f94, %f71, %f122;
	fma.rn.f32 	%f98, %f94, %f73, %f96;
	fma.rn.f32 	%f123, %f94, %f75, %f98;
	abs.f32 	%f100, %f122;
	setp.leu.f32	%p17, %f100, 0f47CE4780;
	@%p17 bra 	BB0_35;

	mov.b32 	 %r45, %f122;
	shr.u32 	%r46, %r45, 23;
	bfe.u32 	%r138, %r45, 23, 8;
	add.s32 	%r139, %r138, -128;
	shl.b32 	%r140, %r45, 8;
	or.b32  	%r47, %r140, -2147483648;
	shr.u32 	%r48, %r139, 5;
	cvta.to.local.u32 	%r204, %r86;
	mov.u32 	%r205, 0;
	mov.u32 	%r203, 6;
	mov.u32 	%r202, __cudart_i2opi_f;

BB0_27:
	.pragma "nounroll";
	ld.const.u32 	%r144, [%r202];
	// inline asm
	{
	mad.lo.cc.u32   %r142, %r144, %r47, %r205;
	madc.hi.u32     %r205, %r144, %r47,  0;
	}
	// inline asm
	st.local.u32 	[%r204], %r142;
	add.s32 	%r204, %r204, 4;
	add.s32 	%r202, %r202, 4;
	add.s32 	%r203, %r203, -1;
	setp.ne.s32	%p18, %r203, 0;
	@%p18 bra 	BB0_27;

	and.b32  	%r58, %r45, -2147483648;
	add.s32 	%r188, %r1, 24;
	st.local.u32 	[%r188], %r205;
	mov.u32 	%r147, 4;
	sub.s32 	%r148, %r147, %r48;
	cvta.to.local.u32 	%r150, %r86;
	shl.b32 	%r151, %r148, 2;
	add.s32 	%r152, %r151, %r150;
	ld.local.u32 	%r206, [%r152+8];
	ld.local.u32 	%r207, [%r152+4];
	and.b32  	%r62, %r46, 31;
	setp.eq.s32	%p19, %r62, 0;
	@%p19 bra 	BB0_30;

	mov.u32 	%r153, 32;
	sub.s32 	%r154, %r153, %r62;
	shr.u32 	%r155, %r207, %r154;
	shl.b32 	%r156, %r206, %r62;
	add.s32 	%r206, %r155, %r156;
	add.s32 	%r189, %r152, 8;
	ld.local.u32 	%r157, [%r189+-8];
	shr.u32 	%r158, %r157, %r154;
	shl.b32 	%r159, %r207, %r62;
	add.s32 	%r207, %r158, %r159;

BB0_30:
	shr.u32 	%r160, %r207, 30;
	shl.b32 	%r161, %r206, 2;
	add.s32 	%r208, %r160, %r161;
	shl.b32 	%r68, %r207, 2;
	shr.u32 	%r162, %r208, 31;
	shr.u32 	%r163, %r206, 30;
	add.s32 	%r69, %r162, %r163;
	setp.eq.s32	%p20, %r162, 0;
	mov.u32 	%r209, %r58;
	mov.u32 	%r210, %r68;
	@%p20 bra 	BB0_32;

	not.b32 	%r164, %r208;
	neg.s32 	%r70, %r68;
	setp.eq.s32	%p21, %r68, 0;
	selp.u32	%r165, 1, 0, %p21;
	add.s32 	%r208, %r165, %r164;
	xor.b32  	%r72, %r58, -2147483648;
	mov.u32 	%r209, %r72;
	mov.u32 	%r210, %r70;

BB0_32:
	mov.u32 	%r74, %r209;
	neg.s32 	%r166, %r69;
	setp.eq.s32	%p22, %r58, 0;
	selp.b32	%r213, %r69, %r166, %p22;
	clz.b32 	%r212, %r208;
	setp.eq.s32	%p23, %r212, 0;
	shl.b32 	%r167, %r208, %r212;
	mov.u32 	%r168, 32;
	sub.s32 	%r169, %r168, %r212;
	shr.u32 	%r170, %r210, %r169;
	add.s32 	%r171, %r170, %r167;
	selp.b32	%r78, %r208, %r171, %p23;
	mov.u32 	%r172, -921707870;
	mul.hi.u32 	%r211, %r78, %r172;
	setp.lt.s32	%p24, %r211, 1;
	@%p24 bra 	BB0_34;

	mul.lo.s32 	%r173, %r78, -921707870;
	shr.u32 	%r174, %r173, 31;
	shl.b32 	%r175, %r211, 1;
	add.s32 	%r211, %r174, %r175;
	add.s32 	%r212, %r212, 1;

BB0_34:
	mov.u32 	%r176, 126;
	sub.s32 	%r177, %r176, %r212;
	shl.b32 	%r178, %r177, 23;
	add.s32 	%r179, %r211, 1;
	shr.u32 	%r180, %r179, 7;
	add.s32 	%r181, %r180, 1;
	shr.u32 	%r182, %r181, 1;
	add.s32 	%r183, %r182, %r178;
	or.b32  	%r184, %r183, %r74;
	mov.b32 	 %f123, %r184;

BB0_35:
	mul.rn.f32 	%f25, %f123, %f123;
	and.b32  	%r85, %r213, 1;
	setp.eq.s32	%p25, %r85, 0;
	@%p25 bra 	BB0_37;

	mov.f32 	%f101, 0fBAB6061A;
	mov.f32 	%f102, 0f37CCF5CE;
	fma.rn.f32 	%f124, %f102, %f25, %f101;
	bra.uni 	BB0_38;

BB0_37:
	mov.f32 	%f103, 0f3C08839E;
	mov.f32 	%f104, 0fB94CA1F9;
	fma.rn.f32 	%f124, %f104, %f25, %f103;

BB0_38:
	@%p25 bra 	BB0_40;

	mov.f32 	%f105, 0f3D2AAAA5;
	fma.rn.f32 	%f106, %f124, %f25, %f105;
	mov.f32 	%f107, 0fBF000000;
	fma.rn.f32 	%f125, %f106, %f25, %f107;
	bra.uni 	BB0_41;

BB0_40:
	mov.f32 	%f108, 0fBE2AAAA3;
	fma.rn.f32 	%f109, %f124, %f25, %f108;
	mov.f32 	%f110, 0f00000000;
	fma.rn.f32 	%f125, %f109, %f25, %f110;

BB0_41:
	fma.rn.f32 	%f126, %f125, %f123, %f123;
	@%p25 bra 	BB0_43;

	fma.rn.f32 	%f126, %f125, %f25, %f43;

BB0_43:
	and.b32  	%r185, %r213, 2;
	setp.eq.s32	%p28, %r185, 0;
	@%p28 bra 	BB0_45;

	mov.f32 	%f112, 0f00000000;
	mov.f32 	%f113, 0fBF800000;
	fma.rn.f32 	%f126, %f126, %f113, %f112;

BB0_45:
	mul.f32 	%f114, %f121, %f40;
	mul.f32 	%f115, %f1, %f1;
	mul.f32 	%f116, %f114, %f126;
	div.rn.f32 	%f127, %f116, %f115;

BB0_46:
	st.param.f32	[func_retval0+0], %f127;
	ret;
}

	// .globl	_Z22lanczos_interpolation2PKffifS0_i
.visible .func  (.param .b32 func_retval0) _Z22lanczos_interpolation2PKffifS0_i(
	.param .b32 _Z22lanczos_interpolation2PKffifS0_i_param_0,
	.param .b32 _Z22lanczos_interpolation2PKffifS0_i_param_1,
	.param .b32 _Z22lanczos_interpolation2PKffifS0_i_param_2,
	.param .b32 _Z22lanczos_interpolation2PKffifS0_i_param_3,
	.param .b32 _Z22lanczos_interpolation2PKffifS0_i_param_4,
	.param .b32 _Z22lanczos_interpolation2PKffifS0_i_param_5
)
{
	.reg .pred 	%p<7>;
	.reg .f32 	%f<27>;
	.reg .b32 	%r<21>;


	ld.param.u32 	%r8, [_Z22lanczos_interpolation2PKffifS0_i_param_0];
	ld.param.f32 	%f6, [_Z22lanczos_interpolation2PKffifS0_i_param_1];
	ld.param.u32 	%r11, [_Z22lanczos_interpolation2PKffifS0_i_param_2];
	ld.param.f32 	%f7, [_Z22lanczos_interpolation2PKffifS0_i_param_3];
	ld.param.u32 	%r9, [_Z22lanczos_interpolation2PKffifS0_i_param_4];
	ld.param.u32 	%r10, [_Z22lanczos_interpolation2PKffifS0_i_param_5];
	cvt.rzi.s32.f32	%r12, %f6;
	cvt.rn.f32.s32	%f9, %r12;
	sub.f32 	%f10, %f9, %f7;
	add.f32 	%f11, %f10, 0f3F800000;
	cvt.rzi.s32.f32	%r20, %f11;
	add.f32 	%f12, %f9, %f7;
	cvt.rzi.s32.f32	%r2, %f12;
	setp.lt.s32	%p1, %r20, 0;
	add.s32 	%r13, %r11, -1;
	setp.ge.s32	%p2, %r2, %r13;
	or.pred  	%p3, %p1, %p2;
	setp.gt.s32	%p4, %r20, %r2;
	or.pred  	%p5, %p3, %p4;
	mov.f32 	%f26, 0f00000000;
	@%p5 bra 	BB1_3;

	add.f32 	%f1, %f7, %f7;
	add.s32 	%r14, %r10, -1;
	cvt.rn.f32.s32	%f2, %r14;
	shl.b32 	%r15, %r20, 2;
	add.s32 	%r19, %r8, %r15;
	mov.f32 	%f26, 0f00000000;

BB1_2:
	mov.u32 	%r5, %r20;
	cvt.rn.f32.s32	%f14, %r5;
	sub.f32 	%f15, %f6, %f14;
	add.f32 	%f16, %f15, %f7;
	div.rn.f32 	%f17, %f16, %f1;
	mul.f32 	%f18, %f2, %f17;
	cvt.rzi.s32.f32	%r16, %f18;
	shl.b32 	%r17, %r16, 2;
	add.s32 	%r18, %r9, %r17;
	cvt.rn.f32.s32	%f19, %r16;
	sub.f32 	%f20, %f18, %f19;
	ld.f32 	%f21, [%r18+4];
	ld.f32 	%f22, [%r18];
	sub.f32 	%f23, %f21, %f22;
	fma.rn.f32 	%f24, %f20, %f23, %f22;
	ld.f32 	%f25, [%r19];
	fma.rn.f32 	%f26, %f25, %f24, %f26;
	add.s32 	%r20, %r5, 1;
	add.s32 	%r19, %r19, 4;
	setp.lt.s32	%p6, %r5, %r2;
	@%p6 bra 	BB1_2;

BB1_3:
	st.param.f32	[func_retval0+0], %f26;
	ret;
}

	// .globl	_Z20gpu_tfm_lanczos2_arbPfS_iiPKfS1_PKiS3_S1_S1_iiiiS1_S1_f
.visible .entry _Z20gpu_tfm_lanczos2_arbPfS_iiPKfS1_PKiS3_S1_S1_iiiiS1_S1_f(
	.param .u32 _Z20gpu_tfm_lanczos2_arbPfS_iiPKfS1_PKiS3_S1_S1_iiiiS1_S1_f_param_0,
	.param .u32 _Z20gpu_tfm_lanczos2_arbPfS_iiPKfS1_PKiS3_S1_S1_iiiiS1_S1_f_param_1,
	.param .u32 _Z20gpu_tfm_lanczos2_arbPfS_iiPKfS1_PKiS3_S1_S1_iiiiS1_S1_f_param_2,
	.param .u32 _Z20gpu_tfm_lanczos2_arbPfS_iiPKfS1_PKiS3_S1_S1_iiiiS1_S1_f_param_3,
	.param .u32 _Z20gpu_tfm_lanczos2_arbPfS_iiPKfS1_PKiS3_S1_S1_iiiiS1_S1_f_param_4,
	.param .u32 _Z20gpu_tfm_lanczos2_arbPfS_iiPKfS1_PKiS3_S1_S1_iiiiS1_S1_f_param_5,
	.param .u32 _Z20gpu_tfm_lanczos2_arbPfS_iiPKfS1_PKiS3_S1_S1_iiiiS1_S1_f_param_6,
	.param .u32 _Z20gpu_tfm_lanczos2_arbPfS_iiPKfS1_PKiS3_S1_S1_iiiiS1_S1_f_param_7,
	.param .u32 _Z20gpu_tfm_lanczos2_arbPfS_iiPKfS1_PKiS3_S1_S1_iiiiS1_S1_f_param_8,
	.param .u32 _Z20gpu_tfm_lanczos2_arbPfS_iiPKfS1_PKiS3_S1_S1_iiiiS1_S1_f_param_9,
	.param .u32 _Z20gpu_tfm_lanczos2_arbPfS_iiPKfS1_PKiS3_S1_S1_iiiiS1_S1_f_param_10,
	.param .u32 _Z20gpu_tfm_lanczos2_arbPfS_iiPKfS1_PKiS3_S1_S1_iiiiS1_S1_f_param_11,
	.param .u32 _Z20gpu_tfm_lanczos2_arbPfS_iiPKfS1_PKiS3_S1_S1_iiiiS1_S1_f_param_12,
	.param .u32 _Z20gpu_tfm_lanczos2_arbPfS_iiPKfS1_PKiS3_S1_S1_iiiiS1_S1_f_param_13,
	.param .u32 _Z20gpu_tfm_lanczos2_arbPfS_iiPKfS1_PKiS3_S1_S1_iiiiS1_S1_f_param_14,
	.param .u32 _Z20gpu_tfm_lanczos2_arbPfS_iiPKfS1_PKiS3_S1_S1_iiiiS1_S1_f_param_15,
	.param .f32 _Z20gpu_tfm_lanczos2_arbPfS_iiPKfS1_PKiS3_S1_S1_iiiiS1_S1_f_param_16
)
{
	.local .align 4 .b8 	__local_depot2[28];
	.reg .b32 	%SP;
	.reg .b32 	%SPL;
	.reg .pred 	%p<46>;
	.reg .f32 	%f<196>;
	.reg .b32 	%r<339>;
	.reg .f64 	%fd<8>;
	// demoted variable
	.shared .align 4 .b8 _Z20gpu_tfm_lanczos2_arbPfS_iiPKfS1_PKiS3_S1_S1_iiiiS1_S1_f$__cuda_local_var_373087_34_non_const_lanczos_window2[4004];

	mov.u32 	%r338, __local_depot2;
	cvta.local.u32 	%SP, %r338;
	ld.param.u32 	%r111, [_Z20gpu_tfm_lanczos2_arbPfS_iiPKfS1_PKiS3_S1_S1_iiiiS1_S1_f_param_0];
	ld.param.u32 	%r112, [_Z20gpu_tfm_lanczos2_arbPfS_iiPKfS1_PKiS3_S1_S1_iiiiS1_S1_f_param_1];
	ld.param.u32 	%r113, [_Z20gpu_tfm_lanczos2_arbPfS_iiPKfS1_PKiS3_S1_S1_iiiiS1_S1_f_param_2];
	ld.param.u32 	%r114, [_Z20gpu_tfm_lanczos2_arbPfS_iiPKfS1_PKiS3_S1_S1_iiiiS1_S1_f_param_3];
	ld.param.u32 	%r115, [_Z20gpu_tfm_lanczos2_arbPfS_iiPKfS1_PKiS3_S1_S1_iiiiS1_S1_f_param_4];
	ld.param.u32 	%r116, [_Z20gpu_tfm_lanczos2_arbPfS_iiPKfS1_PKiS3_S1_S1_iiiiS1_S1_f_param_5];
	ld.param.u32 	%r117, [_Z20gpu_tfm_lanczos2_arbPfS_iiPKfS1_PKiS3_S1_S1_iiiiS1_S1_f_param_6];
	ld.param.u32 	%r118, [_Z20gpu_tfm_lanczos2_arbPfS_iiPKfS1_PKiS3_S1_S1_iiiiS1_S1_f_param_7];
	ld.param.u32 	%r119, [_Z20gpu_tfm_lanczos2_arbPfS_iiPKfS1_PKiS3_S1_S1_iiiiS1_S1_f_param_8];
	ld.param.u32 	%r120, [_Z20gpu_tfm_lanczos2_arbPfS_iiPKfS1_PKiS3_S1_S1_iiiiS1_S1_f_param_9];
	ld.param.u32 	%r121, [_Z20gpu_tfm_lanczos2_arbPfS_iiPKfS1_PKiS3_S1_S1_iiiiS1_S1_f_param_10];
	ld.param.u32 	%r122, [_Z20gpu_tfm_lanczos2_arbPfS_iiPKfS1_PKiS3_S1_S1_iiiiS1_S1_f_param_11];
	ld.param.u32 	%r123, [_Z20gpu_tfm_lanczos2_arbPfS_iiPKfS1_PKiS3_S1_S1_iiiiS1_S1_f_param_12];
	ld.param.u32 	%r124, [_Z20gpu_tfm_lanczos2_arbPfS_iiPKfS1_PKiS3_S1_S1_iiiiS1_S1_f_param_13];
	ld.param.u32 	%r125, [_Z20gpu_tfm_lanczos2_arbPfS_iiPKfS1_PKiS3_S1_S1_iiiiS1_S1_f_param_14];
	ld.param.u32 	%r126, [_Z20gpu_tfm_lanczos2_arbPfS_iiPKfS1_PKiS3_S1_S1_iiiiS1_S1_f_param_15];
	ld.param.f32 	%f60, [_Z20gpu_tfm_lanczos2_arbPfS_iiPKfS1_PKiS3_S1_S1_iiiiS1_S1_f_param_16];
	mov.u32 	%r306, %tid.x;
	setp.gt.s32	%p2, %r306, 1000;
	@%p2 bra 	BB2_52;

	mov.f32 	%f61, 0f3F800000;
	abs.f32 	%f62, %f61;
	sub.f32 	%f63, %f61, %f62;
	mul.f32 	%f64, %f63, 0f3F000000;
	sqrt.rn.f32 	%f65, %f64;
	setp.gt.f32	%p3, %f62, 0f3F11EB85;
	selp.f32	%f66, %f65, %f62, %p3;
	mul.f32 	%f67, %f66, %f66;
	mov.f32 	%f68, 0f3C94D2E9;
	mov.f32 	%f69, 0f3D53F941;
	fma.rn.f32 	%f70, %f69, %f67, %f68;
	mov.f32 	%f71, 0f3D3F841F;
	fma.rn.f32 	%f72, %f70, %f67, %f71;
	mov.f32 	%f73, 0f3D994929;
	fma.rn.f32 	%f74, %f72, %f67, %f73;
	mov.f32 	%f75, 0f3E2AAB94;
	fma.rn.f32 	%f76, %f74, %f67, %f75;
	mul.f32 	%f77, %f67, %f76;
	fma.rn.f32 	%f78, %f77, %f66, %f66;
	mov.f32 	%f79, 0f3FC90FDB;
	mov.f32 	%f80, 0fC0000000;
	fma.rn.f32 	%f81, %f80, %f78, %f79;
	selp.f32	%f82, %f81, %f78, %p3;
	add.f32 	%f1, %f82, %f82;

BB2_2:
	cvt.rn.f64.s32	%fd1, %r306;
	add.f64 	%fd2, %fd1, %fd1;
	cvt.f64.f32	%fd3, %f60;
	mul.f64 	%fd4, %fd3, %fd2;
	div.rn.f64 	%fd5, %fd4, 0d408F400000000000;
	sub.f64 	%fd6, %fd5, %fd3;
	cvt.rn.f32.f64	%f2, %fd6;
	abs.f32 	%f3, %f2;
	setp.gt.f32	%p4, %f3, %f60;
	@%p4 bra 	BB2_50;
	bra.uni 	BB2_3;

BB2_50:
	shl.b32 	%r236, %r306, 2;
	mov.u32 	%r237, _Z20gpu_tfm_lanczos2_arbPfS_iiPKfS1_PKiS3_S1_S1_iiiiS1_S1_f$__cuda_local_var_373087_34_non_const_lanczos_window2;
	add.s32 	%r238, %r237, %r236;
	mov.u32 	%r239, 0;
	st.shared.u32 	[%r238], %r239;
	bra.uni 	BB2_51;

BB2_3:
	cvt.f64.f32	%fd7, %f3;
	setp.lt.f64	%p5, %fd7, 0d3E7AD7F29ABCAF48;
	@%p5 bra 	BB2_49;
	bra.uni 	BB2_4;

BB2_49:
	shl.b32 	%r232, %r306, 2;
	mov.u32 	%r233, _Z20gpu_tfm_lanczos2_arbPfS_iiPKfS1_PKiS3_S1_S1_iiiiS1_S1_f$__cuda_local_var_373087_34_non_const_lanczos_window2;
	add.s32 	%r234, %r233, %r232;
	mov.u32 	%r235, 1065353216;
	st.shared.u32 	[%r234], %r235;
	bra.uni 	BB2_51;

BB2_4:
	mul.f32 	%f4, %f1, %f2;
	div.rn.f32 	%f177, %f4, %f60;
	abs.f32 	%f83, %f177;
	setp.neu.f32	%p6, %f83, 0f7F800000;
	@%p6 bra 	BB2_6;

	mov.f32 	%f84, 0f00000000;
	mul.rn.f32 	%f177, %f177, %f84;

BB2_6:
	mul.f32 	%f85, %f177, 0f3F22F983;
	cvt.rni.s32.f32	%r318, %f85;
	cvt.rn.f32.s32	%f86, %r318;
	neg.f32 	%f87, %f86;
	mov.f32 	%f88, 0f3FC90FDA;
	fma.rn.f32 	%f89, %f87, %f88, %f177;
	mov.f32 	%f90, 0f33A22168;
	fma.rn.f32 	%f91, %f87, %f90, %f89;
	mov.f32 	%f92, 0f27C234C5;
	fma.rn.f32 	%f178, %f87, %f92, %f91;
	abs.f32 	%f93, %f177;
	setp.leu.f32	%p7, %f93, 0f47CE4780;
	@%p7 bra 	BB2_16;

	mov.b32 	 %r4, %f177;
	shr.u32 	%r5, %r4, 23;
	bfe.u32 	%r130, %r4, 23, 8;
	add.s32 	%r131, %r130, -128;
	shl.b32 	%r132, %r4, 8;
	or.b32  	%r6, %r132, -2147483648;
	shr.u32 	%r7, %r131, 5;
	add.u32 	%r133, %SP, 0;
	cvta.to.local.u32 	%r309, %r133;
	mov.u32 	%r310, 0;
	mov.u32 	%r308, 6;
	mov.u32 	%r307, __cudart_i2opi_f;

BB2_8:
	.pragma "nounroll";
	ld.const.u32 	%r136, [%r307];
	// inline asm
	{
	mad.lo.cc.u32   %r134, %r136, %r6, %r310;
	madc.hi.u32     %r310, %r136, %r6,  0;
	}
	// inline asm
	st.local.u32 	[%r309], %r134;
	add.s32 	%r309, %r309, 4;
	add.s32 	%r307, %r307, 4;
	add.s32 	%r308, %r308, -1;
	setp.ne.s32	%p8, %r308, 0;
	@%p8 bra 	BB2_8;

	and.b32  	%r17, %r4, -2147483648;
	cvta.to.local.u32 	%r140, %r133;
	mov.u32 	%r141, 4;
	sub.s32 	%r142, %r141, %r7;
	shl.b32 	%r143, %r142, 2;
	add.s32 	%r144, %r143, %r140;
	st.local.u32 	[%r140+24], %r310;
	ld.local.u32 	%r311, [%r144+8];
	ld.local.u32 	%r312, [%r144+4];
	and.b32  	%r21, %r5, 31;
	setp.eq.s32	%p9, %r21, 0;
	@%p9 bra 	BB2_11;

	mov.u32 	%r145, 32;
	sub.s32 	%r146, %r145, %r21;
	shr.u32 	%r147, %r312, %r146;
	shl.b32 	%r148, %r311, %r21;
	add.s32 	%r311, %r147, %r148;
	add.s32 	%r304, %r144, 8;
	ld.local.u32 	%r149, [%r304+-8];
	shr.u32 	%r150, %r149, %r146;
	shl.b32 	%r151, %r312, %r21;
	add.s32 	%r312, %r150, %r151;

BB2_11:
	shr.u32 	%r152, %r312, 30;
	shl.b32 	%r153, %r311, 2;
	add.s32 	%r313, %r152, %r153;
	shl.b32 	%r27, %r312, 2;
	shr.u32 	%r154, %r313, 31;
	shr.u32 	%r155, %r311, 30;
	add.s32 	%r28, %r154, %r155;
	setp.eq.s32	%p10, %r154, 0;
	mov.u32 	%r314, %r17;
	mov.u32 	%r315, %r27;
	@%p10 bra 	BB2_13;

	not.b32 	%r156, %r313;
	neg.s32 	%r29, %r27;
	setp.eq.s32	%p11, %r27, 0;
	selp.u32	%r157, 1, 0, %p11;
	add.s32 	%r313, %r157, %r156;
	xor.b32  	%r31, %r17, -2147483648;
	mov.u32 	%r314, %r31;
	mov.u32 	%r315, %r29;

BB2_13:
	mov.u32 	%r33, %r314;
	neg.s32 	%r158, %r28;
	setp.eq.s32	%p12, %r17, 0;
	selp.b32	%r318, %r28, %r158, %p12;
	clz.b32 	%r317, %r313;
	setp.eq.s32	%p13, %r317, 0;
	shl.b32 	%r159, %r313, %r317;
	mov.u32 	%r160, 32;
	sub.s32 	%r161, %r160, %r317;
	shr.u32 	%r162, %r315, %r161;
	add.s32 	%r163, %r162, %r159;
	selp.b32	%r37, %r313, %r163, %p13;
	mov.u32 	%r164, -921707870;
	mul.hi.u32 	%r316, %r37, %r164;
	setp.lt.s32	%p14, %r316, 1;
	@%p14 bra 	BB2_15;

	mul.lo.s32 	%r165, %r37, -921707870;
	shr.u32 	%r166, %r165, 31;
	shl.b32 	%r167, %r316, 1;
	add.s32 	%r316, %r166, %r167;
	add.s32 	%r317, %r317, 1;

BB2_15:
	mov.u32 	%r168, 126;
	sub.s32 	%r169, %r168, %r317;
	shl.b32 	%r170, %r169, 23;
	add.s32 	%r171, %r316, 1;
	shr.u32 	%r172, %r171, 7;
	add.s32 	%r173, %r172, 1;
	shr.u32 	%r174, %r173, 1;
	add.s32 	%r175, %r174, %r170;
	or.b32  	%r176, %r175, %r33;
	mov.b32 	 %f178, %r176;

BB2_16:
	mul.rn.f32 	%f11, %f178, %f178;
	and.b32  	%r44, %r318, 1;
	setp.eq.s32	%p15, %r44, 0;
	@%p15 bra 	BB2_18;
	bra.uni 	BB2_17;

BB2_18:
	mov.f32 	%f96, 0f3C08839E;
	mov.f32 	%f97, 0fB94CA1F9;
	fma.rn.f32 	%f179, %f97, %f11, %f96;
	bra.uni 	BB2_19;

BB2_17:
	mov.f32 	%f94, 0fBAB6061A;
	mov.f32 	%f95, 0f37CCF5CE;
	fma.rn.f32 	%f179, %f95, %f11, %f94;

BB2_19:
	@%p15 bra 	BB2_21;
	bra.uni 	BB2_20;

BB2_21:
	mov.f32 	%f101, 0fBE2AAAA3;
	fma.rn.f32 	%f102, %f179, %f11, %f101;
	mov.f32 	%f103, 0f00000000;
	fma.rn.f32 	%f180, %f102, %f11, %f103;
	bra.uni 	BB2_22;

BB2_20:
	mov.f32 	%f98, 0f3D2AAAA5;
	fma.rn.f32 	%f99, %f179, %f11, %f98;
	mov.f32 	%f100, 0fBF000000;
	fma.rn.f32 	%f180, %f99, %f11, %f100;

BB2_22:
	fma.rn.f32 	%f181, %f180, %f178, %f178;
	@%p15 bra 	BB2_24;

	fma.rn.f32 	%f181, %f180, %f11, %f61;

BB2_24:
	and.b32  	%r177, %r318, 2;
	setp.eq.s32	%p18, %r177, 0;
	@%p18 bra 	BB2_26;

	mov.f32 	%f105, 0f00000000;
	mov.f32 	%f106, 0fBF800000;
	fma.rn.f32 	%f181, %f181, %f106, %f105;

BB2_26:
	abs.f32 	%f107, %f4;
	setp.neu.f32	%p19, %f107, 0f7F800000;
	mov.f32 	%f182, %f4;
	@%p19 bra 	BB2_28;

	mov.f32 	%f108, 0f00000000;
	mul.rn.f32 	%f23, %f4, %f108;
	mov.f32 	%f182, %f23;

BB2_28:
	mov.f32 	%f24, %f182;
	mul.f32 	%f109, %f24, 0f3F22F983;
	cvt.rni.s32.f32	%r330, %f109;
	cvt.rn.f32.s32	%f110, %r330;
	neg.f32 	%f111, %f110;
	fma.rn.f32 	%f113, %f111, %f88, %f24;
	fma.rn.f32 	%f115, %f111, %f90, %f113;
	fma.rn.f32 	%f183, %f111, %f92, %f115;
	abs.f32 	%f117, %f24;
	setp.leu.f32	%p20, %f117, 0f47CE4780;
	@%p20 bra 	BB2_38;

	mov.b32 	 %r46, %f24;
	shr.u32 	%r47, %r46, 23;
	bfe.u32 	%r181, %r46, 23, 8;
	add.s32 	%r182, %r181, -128;
	shl.b32 	%r183, %r46, 8;
	or.b32  	%r48, %r183, -2147483648;
	shr.u32 	%r49, %r182, 5;
	add.u32 	%r184, %SP, 0;
	cvta.to.local.u32 	%r321, %r184;
	mov.u32 	%r322, 0;
	mov.u32 	%r320, 6;
	mov.u32 	%r319, __cudart_i2opi_f;

BB2_30:
	.pragma "nounroll";
	ld.const.u32 	%r187, [%r319];
	// inline asm
	{
	mad.lo.cc.u32   %r185, %r187, %r48, %r322;
	madc.hi.u32     %r322, %r187, %r48,  0;
	}
	// inline asm
	st.local.u32 	[%r321], %r185;
	add.s32 	%r321, %r321, 4;
	add.s32 	%r319, %r319, 4;
	add.s32 	%r320, %r320, -1;
	setp.ne.s32	%p21, %r320, 0;
	@%p21 bra 	BB2_30;

	and.b32  	%r59, %r46, -2147483648;
	cvta.to.local.u32 	%r191, %r184;
	mov.u32 	%r192, 4;
	sub.s32 	%r193, %r192, %r49;
	shl.b32 	%r194, %r193, 2;
	add.s32 	%r195, %r194, %r191;
	st.local.u32 	[%r191+24], %r322;
	ld.local.u32 	%r323, [%r195+8];
	ld.local.u32 	%r324, [%r195+4];
	and.b32  	%r63, %r47, 31;
	setp.eq.s32	%p22, %r63, 0;
	@%p22 bra 	BB2_33;

	mov.u32 	%r196, 32;
	sub.s32 	%r197, %r196, %r63;
	shr.u32 	%r198, %r324, %r197;
	shl.b32 	%r199, %r323, %r63;
	add.s32 	%r323, %r198, %r199;
	add.s32 	%r305, %r195, 8;
	ld.local.u32 	%r200, [%r305+-8];
	shr.u32 	%r201, %r200, %r197;
	shl.b32 	%r202, %r324, %r63;
	add.s32 	%r324, %r201, %r202;

BB2_33:
	shr.u32 	%r203, %r324, 30;
	shl.b32 	%r204, %r323, 2;
	add.s32 	%r325, %r203, %r204;
	shl.b32 	%r69, %r324, 2;
	shr.u32 	%r205, %r325, 31;
	shr.u32 	%r206, %r323, 30;
	add.s32 	%r70, %r205, %r206;
	setp.eq.s32	%p23, %r205, 0;
	mov.u32 	%r326, %r59;
	mov.u32 	%r327, %r69;
	@%p23 bra 	BB2_35;

	not.b32 	%r207, %r325;
	neg.s32 	%r71, %r69;
	setp.eq.s32	%p24, %r69, 0;
	selp.u32	%r208, 1, 0, %p24;
	add.s32 	%r325, %r208, %r207;
	xor.b32  	%r73, %r59, -2147483648;
	mov.u32 	%r326, %r73;
	mov.u32 	%r327, %r71;

BB2_35:
	mov.u32 	%r75, %r326;
	neg.s32 	%r209, %r70;
	setp.eq.s32	%p25, %r59, 0;
	selp.b32	%r330, %r70, %r209, %p25;
	clz.b32 	%r329, %r325;
	setp.eq.s32	%p26, %r329, 0;
	shl.b32 	%r210, %r325, %r329;
	mov.u32 	%r211, 32;
	sub.s32 	%r212, %r211, %r329;
	shr.u32 	%r213, %r327, %r212;
	add.s32 	%r214, %r213, %r210;
	selp.b32	%r79, %r325, %r214, %p26;
	mov.u32 	%r215, -921707870;
	mul.hi.u32 	%r328, %r79, %r215;
	setp.lt.s32	%p27, %r328, 1;
	@%p27 bra 	BB2_37;

	mul.lo.s32 	%r216, %r79, -921707870;
	shr.u32 	%r217, %r216, 31;
	shl.b32 	%r218, %r328, 1;
	add.s32 	%r328, %r217, %r218;
	add.s32 	%r329, %r329, 1;

BB2_37:
	mov.u32 	%r219, 126;
	sub.s32 	%r220, %r219, %r329;
	shl.b32 	%r221, %r220, 23;
	add.s32 	%r222, %r328, 1;
	shr.u32 	%r223, %r222, 7;
	add.s32 	%r224, %r223, 1;
	shr.u32 	%r225, %r224, 1;
	add.s32 	%r226, %r225, %r221;
	or.b32  	%r227, %r226, %r75;
	mov.b32 	 %f183, %r227;

BB2_38:
	mul.rn.f32 	%f28, %f183, %f183;
	and.b32  	%r86, %r330, 1;
	setp.eq.s32	%p28, %r86, 0;
	@%p28 bra 	BB2_40;
	bra.uni 	BB2_39;

BB2_40:
	mov.f32 	%f120, 0f3C08839E;
	mov.f32 	%f121, 0fB94CA1F9;
	fma.rn.f32 	%f184, %f121, %f28, %f120;
	bra.uni 	BB2_41;

BB2_39:
	mov.f32 	%f118, 0fBAB6061A;
	mov.f32 	%f119, 0f37CCF5CE;
	fma.rn.f32 	%f184, %f119, %f28, %f118;

BB2_41:
	@%p28 bra 	BB2_43;
	bra.uni 	BB2_42;

BB2_43:
	mov.f32 	%f125, 0fBE2AAAA3;
	fma.rn.f32 	%f126, %f184, %f28, %f125;
	mov.f32 	%f127, 0f00000000;
	fma.rn.f32 	%f185, %f126, %f28, %f127;
	bra.uni 	BB2_44;

BB2_42:
	mov.f32 	%f122, 0f3D2AAAA5;
	fma.rn.f32 	%f123, %f184, %f28, %f122;
	mov.f32 	%f124, 0fBF000000;
	fma.rn.f32 	%f185, %f123, %f28, %f124;

BB2_44:
	fma.rn.f32 	%f186, %f185, %f183, %f183;
	@%p28 bra 	BB2_46;

	fma.rn.f32 	%f186, %f185, %f28, %f61;

BB2_46:
	and.b32  	%r228, %r330, 2;
	setp.eq.s32	%p31, %r228, 0;
	@%p31 bra 	BB2_48;

	mov.f32 	%f129, 0f00000000;
	mov.f32 	%f130, 0fBF800000;
	fma.rn.f32 	%f186, %f186, %f130, %f129;

BB2_48:
	mul.f32 	%f131, %f181, %f60;
	mul.f32 	%f132, %f4, %f4;
	mul.f32 	%f133, %f131, %f186;
	div.rn.f32 	%f134, %f133, %f132;
	shl.b32 	%r229, %r306, 2;
	mov.u32 	%r230, _Z20gpu_tfm_lanczos2_arbPfS_iiPKfS1_PKiS3_S1_S1_iiiiS1_S1_f$__cuda_local_var_373087_34_non_const_lanczos_window2;
	add.s32 	%r231, %r230, %r229;
	st.shared.f32 	[%r231], %f134;

BB2_51:
	mov.u32 	%r240, %ntid.x;
	add.s32 	%r306, %r240, %r306;
	setp.lt.s32	%p32, %r306, 1001;
	@%p32 bra 	BB2_2;

BB2_52:
	mov.u32 	%r88, %ntid.x;
	bar.sync 	0;
	mov.u32 	%r241, %ctaid.x;
	mov.u32 	%r242, %tid.x;
	mad.lo.s32 	%r331, %r88, %r241, %r242;
	setp.ge.s32	%p33, %r331, %r121;
	@%p33 bra 	BB2_67;

	setp.gt.s32	%p34, %r114, 0;
	mov.u32 	%r243, %nctaid.x;
	mul.lo.s32 	%r90, %r243, %r88;
	add.f32 	%f40, %f60, %f60;
	cvta.to.global.u32 	%r91, %r111;
	cvta.to.global.u32 	%r92, %r112;
	@%p34 bra 	BB2_54;
	bra.uni 	BB2_68;

BB2_54:
	cvta.to.global.u32 	%r250, %r117;
	cvta.to.global.u32 	%r255, %r118;
	mul.lo.s32 	%r259, %r123, %r122;
	mul.lo.s32 	%r260, %r259, %r124;
	cvta.to.global.u32 	%r263, %r119;
	cvta.to.global.u32 	%r268, %r125;
	cvta.to.global.u32 	%r274, %r126;
	cvta.to.global.u32 	%r288, %r116;
	cvta.to.global.u32 	%r279, %r115;

BB2_55:
	cvta.to.global.u32 	%r249, %r120;
	ld.global.f32 	%f41, [%r249];
	ld.global.f32 	%f137, [%r249+4];
	sub.f32 	%f138, %f137, %f41;
	rcp.rn.f32 	%f42, %f138;
	mov.f32 	%f188, 0f00000000;
	mov.f32 	%f187, %f188;
	mov.u32 	%r332, 0;

BB2_56:
	shl.b32 	%r251, %r332, 2;
	add.s32 	%r252, %r250, %r251;
	ld.global.u32 	%r253, [%r252];
	add.s32 	%r254, %r253, -1;
	add.s32 	%r256, %r255, %r251;
	ld.global.u32 	%r257, [%r256];
	add.s32 	%r258, %r257, -1;
	mad.lo.s32 	%r261, %r260, %r254, %r331;
	mad.lo.s32 	%r262, %r260, %r258, %r331;
	shl.b32 	%r264, %r261, 2;
	add.s32 	%r265, %r263, %r264;
	shl.b32 	%r266, %r262, 2;
	add.s32 	%r267, %r263, %r266;
	ld.global.f32 	%f139, [%r267];
	ld.global.f32 	%f140, [%r265];
	add.f32 	%f45, %f140, %f139;
	add.s32 	%r269, %r268, %r264;
	add.s32 	%r270, %r268, %r266;
	ld.global.f32 	%f141, [%r270];
	ld.global.f32 	%f142, [%r269];
	mul.f32 	%f46, %f142, %f141;
	sub.f32 	%f47, %f45, %f41;
	setp.lt.f32	%p36, %f47, 0f00000000;
	@%p36 bra 	BB2_65;

	shl.b32 	%r272, %r113, 2;
	add.s32 	%r273, %r272, %r249;
	ld.global.f32 	%f143, [%r273+-4];
	setp.gt.f32	%p37, %f45, %f143;
	@%p37 bra 	BB2_65;

	add.s32 	%r276, %r274, %r251;
	ld.global.f32 	%f145, [%r276];
	mul.f32 	%f48, %f46, %f145;
	mul.f32 	%f49, %f42, %f47;
	cvt.rzi.s32.f32	%r277, %f49;
	cvt.rn.f32.s32	%f146, %r277;
	sub.f32 	%f147, %f146, %f60;
	add.f32 	%f148, %f147, 0f3F800000;
	cvt.rzi.s32.f32	%r97, %f148;
	add.f32 	%f149, %f146, %f60;
	cvt.rzi.s32.f32	%r98, %f149;
	setp.lt.s32	%p38, %r97, 0;
	add.s32 	%r278, %r113, -1;
	setp.ge.s32	%p39, %r98, %r278;
	or.pred  	%p40, %p38, %p39;
	setp.gt.s32	%p41, %r97, %r98;
	or.pred  	%p1, %p40, %p41;
	mov.f32 	%f144, 0f00000000;
	mov.f32 	%f194, %f144;
	@%p1 bra 	BB2_61;

	mul.lo.s32 	%r280, %r113, %r332;
	shl.b32 	%r281, %r280, 2;
	add.s32 	%r282, %r279, %r281;
	shl.b32 	%r283, %r97, 2;
	add.s32 	%r333, %r282, %r283;
	mov.f32 	%f195, 0f00000000;
	mov.u32 	%r337, %r97;

BB2_60:
	mov.u32 	%r101, %r337;
	cvt.rn.f32.s32	%f151, %r101;
	sub.f32 	%f152, %f49, %f151;
	add.f32 	%f153, %f152, %f60;
	div.rn.f32 	%f154, %f153, %f40;
	mul.f32 	%f155, %f154, 0f447A0000;
	cvt.rzi.s32.f32	%r284, %f155;
	shl.b32 	%r285, %r284, 2;
	mov.u32 	%r286, _Z20gpu_tfm_lanczos2_arbPfS_iiPKfS1_PKiS3_S1_S1_iiiiS1_S1_f$__cuda_local_var_373087_34_non_const_lanczos_window2;
	add.s32 	%r287, %r286, %r285;
	cvt.rn.f32.s32	%f156, %r284;
	sub.f32 	%f157, %f155, %f156;
	ld.shared.f32 	%f158, [%r287+4];
	ld.shared.f32 	%f159, [%r287];
	sub.f32 	%f160, %f158, %f159;
	fma.rn.f32 	%f161, %f157, %f160, %f159;
	ld.global.f32 	%f162, [%r333];
	fma.rn.f32 	%f195, %f162, %f161, %f195;
	add.s32 	%r102, %r101, 1;
	add.s32 	%r333, %r333, 4;
	setp.lt.s32	%p42, %r101, %r98;
	mov.u32 	%r337, %r102;
	mov.f32 	%f189, %f195;
	mov.f32 	%f194, %f189;
	@%p42 bra 	BB2_60;

BB2_61:
	mov.f32 	%f52, %f194;
	mov.f32 	%f192, %f144;
	@%p1 bra 	BB2_64;

	mul.lo.s32 	%r289, %r113, %r332;
	shl.b32 	%r290, %r289, 2;
	add.s32 	%r291, %r288, %r290;
	shl.b32 	%r292, %r97, 2;
	add.s32 	%r334, %r291, %r292;
	mov.f32 	%f193, 0f00000000;
	mov.u32 	%r336, %r97;

BB2_63:
	mov.u32 	%r106, %r336;
	cvt.rn.f32.s32	%f165, %r106;
	sub.f32 	%f166, %f49, %f165;
	add.f32 	%f167, %f166, %f60;
	div.rn.f32 	%f168, %f167, %f40;
	mul.f32 	%f169, %f168, 0f447A0000;
	cvt.rzi.s32.f32	%r293, %f169;
	shl.b32 	%r294, %r293, 2;
	mov.u32 	%r295, _Z20gpu_tfm_lanczos2_arbPfS_iiPKfS1_PKiS3_S1_S1_iiiiS1_S1_f$__cuda_local_var_373087_34_non_const_lanczos_window2;
	add.s32 	%r296, %r295, %r294;
	cvt.rn.f32.s32	%f170, %r293;
	sub.f32 	%f171, %f169, %f170;
	ld.shared.f32 	%f172, [%r296+4];
	ld.shared.f32 	%f173, [%r296];
	sub.f32 	%f174, %f172, %f173;
	fma.rn.f32 	%f175, %f171, %f174, %f173;
	ld.global.f32 	%f176, [%r334];
	fma.rn.f32 	%f193, %f176, %f175, %f193;
	add.s32 	%r336, %r106, 1;
	add.s32 	%r334, %r334, 4;
	setp.lt.s32	%p43, %r106, %r98;
	mov.f32 	%f192, %f193;
	@%p43 bra 	BB2_63;

BB2_64:
	fma.rn.f32 	%f188, %f48, %f52, %f188;
	fma.rn.f32 	%f187, %f48, %f192, %f187;

BB2_65:
	add.s32 	%r332, %r332, 1;
	setp.lt.s32	%p44, %r332, %r114;
	@%p44 bra 	BB2_56;

	shl.b32 	%r301, %r331, 2;
	add.s32 	%r302, %r91, %r301;
	st.global.f32 	[%r302], %f188;
	add.s32 	%r303, %r92, %r301;
	st.global.f32 	[%r303], %f187;
	mad.lo.s32 	%r331, %r243, %r88, %r331;
	setp.lt.s32	%p45, %r331, %r121;
	@%p45 bra 	BB2_55;
	bra.uni 	BB2_67;

BB2_68:
	shl.b32 	%r244, %r331, 2;
	add.s32 	%r245, %r91, %r244;
	mov.u32 	%r246, 0;
	st.global.u32 	[%r245], %r246;
	add.s32 	%r247, %r92, %r244;
	st.global.u32 	[%r247], %r246;
	add.s32 	%r331, %r90, %r331;
	setp.lt.s32	%p35, %r331, %r121;
	@%p35 bra 	BB2_68;

BB2_67:
	ret;
}

	// .globl	_ZN6thrust6detail10functional5actorINS1_8argumentILj0EEEEC1Ev
.visible .func _ZN6thrust6detail10functional5actorINS1_8argumentILj0EEEEC1Ev(
	.param .b32 _ZN6thrust6detail10functional5actorINS1_8argumentILj0EEEEC1Ev_param_0
)
{



	ret;
}

	// .globl	_ZN6thrust6detail10functional5actorINS1_8argumentILj0EEEEC2Ev
.visible .func _ZN6thrust6detail10functional5actorINS1_8argumentILj0EEEEC2Ev(
	.param .b32 _ZN6thrust6detail10functional5actorINS1_8argumentILj0EEEEC2Ev_param_0
)
{



	ret;
}

	// .globl	_ZN6thrust6detail10functional5actorINS1_8argumentILj1EEEEC1Ev
.visible .func _ZN6thrust6detail10functional5actorINS1_8argumentILj1EEEEC1Ev(
	.param .b32 _ZN6thrust6detail10functional5actorINS1_8argumentILj1EEEEC1Ev_param_0
)
{



	ret;
}

	// .globl	_ZN6thrust6detail10functional5actorINS1_8argumentILj1EEEEC2Ev
.visible .func _ZN6thrust6detail10functional5actorINS1_8argumentILj1EEEEC2Ev(
	.param .b32 _ZN6thrust6detail10functional5actorINS1_8argumentILj1EEEEC2Ev_param_0
)
{



	ret;
}

	// .globl	_ZN6thrust6detail10functional5actorINS1_8argumentILj2EEEEC1Ev
.visible .func _ZN6thrust6detail10functional5actorINS1_8argumentILj2EEEEC1Ev(
	.param .b32 _ZN6thrust6detail10functional5actorINS1_8argumentILj2EEEEC1Ev_param_0
)
{



	ret;
}

	// .globl	_ZN6thrust6detail10functional5actorINS1_8argumentILj2EEEEC2Ev
.visible .func _ZN6thrust6detail10functional5actorINS1_8argumentILj2EEEEC2Ev(
	.param .b32 _ZN6thrust6detail10functional5actorINS1_8argumentILj2EEEEC2Ev_param_0
)
{



	ret;
}

	// .globl	_ZN6thrust6detail10functional5actorINS1_8argumentILj3EEEEC1Ev
.visible .func _ZN6thrust6detail10functional5actorINS1_8argumentILj3EEEEC1Ev(
	.param .b32 _ZN6thrust6detail10functional5actorINS1_8argumentILj3EEEEC1Ev_param_0
)
{



	ret;
}

	// .globl	_ZN6thrust6detail10functional5actorINS1_8argumentILj3EEEEC2Ev
.visible .func _ZN6thrust6detail10functional5actorINS1_8argumentILj3EEEEC2Ev(
	.param .b32 _ZN6thrust6detail10functional5actorINS1_8argumentILj3EEEEC2Ev_param_0
)
{



	ret;
}

	// .globl	_ZN6thrust6detail10functional5actorINS1_8argumentILj4EEEEC1Ev
.visible .func _ZN6thrust6detail10functional5actorINS1_8argumentILj4EEEEC1Ev(
	.param .b32 _ZN6thrust6detail10functional5actorINS1_8argumentILj4EEEEC1Ev_param_0
)
{



	ret;
}

	// .globl	_ZN6thrust6detail10functional5actorINS1_8argumentILj4EEEEC2Ev
.visible .func _ZN6thrust6detail10functional5actorINS1_8argumentILj4EEEEC2Ev(
	.param .b32 _ZN6thrust6detail10functional5actorINS1_8argumentILj4EEEEC2Ev_param_0
)
{



	ret;
}

	// .globl	_ZN6thrust6detail10functional5actorINS1_8argumentILj5EEEEC1Ev
.visible .func _ZN6thrust6detail10functional5actorINS1_8argumentILj5EEEEC1Ev(
	.param .b32 _ZN6thrust6detail10functional5actorINS1_8argumentILj5EEEEC1Ev_param_0
)
{



	ret;
}

	// .globl	_ZN6thrust6detail10functional5actorINS1_8argumentILj5EEEEC2Ev
.visible .func _ZN6thrust6detail10functional5actorINS1_8argumentILj5EEEEC2Ev(
	.param .b32 _ZN6thrust6detail10functional5actorINS1_8argumentILj5EEEEC2Ev_param_0
)
{



	ret;
}

	// .globl	_ZN6thrust6detail10functional5actorINS1_8argumentILj6EEEEC1Ev
.visible .func _ZN6thrust6detail10functional5actorINS1_8argumentILj6EEEEC1Ev(
	.param .b32 _ZN6thrust6detail10functional5actorINS1_8argumentILj6EEEEC1Ev_param_0
)
{



	ret;
}

	// .globl	_ZN6thrust6detail10functional5actorINS1_8argumentILj6EEEEC2Ev
.visible .func _ZN6thrust6detail10functional5actorINS1_8argumentILj6EEEEC2Ev(
	.param .b32 _ZN6thrust6detail10functional5actorINS1_8argumentILj6EEEEC2Ev_param_0
)
{



	ret;
}

	// .globl	_ZN6thrust6detail10functional5actorINS1_8argumentILj7EEEEC1Ev
.visible .func _ZN6thrust6detail10functional5actorINS1_8argumentILj7EEEEC1Ev(
	.param .b32 _ZN6thrust6detail10functional5actorINS1_8argumentILj7EEEEC1Ev_param_0
)
{



	ret;
}

	// .globl	_ZN6thrust6detail10functional5actorINS1_8argumentILj7EEEEC2Ev
.visible .func _ZN6thrust6detail10functional5actorINS1_8argumentILj7EEEEC2Ev(
	.param .b32 _ZN6thrust6detail10functional5actorINS1_8argumentILj7EEEEC2Ev_param_0
)
{



	ret;
}

	// .globl	_ZN6thrust6detail10functional5actorINS1_8argumentILj8EEEEC1Ev
.visible .func _ZN6thrust6detail10functional5actorINS1_8argumentILj8EEEEC1Ev(
	.param .b32 _ZN6thrust6detail10functional5actorINS1_8argumentILj8EEEEC1Ev_param_0
)
{



	ret;
}

	// .globl	_ZN6thrust6detail10functional5actorINS1_8argumentILj8EEEEC2Ev
.visible .func _ZN6thrust6detail10functional5actorINS1_8argumentILj8EEEEC2Ev(
	.param .b32 _ZN6thrust6detail10functional5actorINS1_8argumentILj8EEEEC2Ev_param_0
)
{



	ret;
}

	// .globl	_ZN6thrust6detail10functional5actorINS1_8argumentILj9EEEEC1Ev
.visible .func _ZN6thrust6detail10functional5actorINS1_8argumentILj9EEEEC1Ev(
	.param .b32 _ZN6thrust6detail10functional5actorINS1_8argumentILj9EEEEC1Ev_param_0
)
{



	ret;
}

	// .globl	_ZN6thrust6detail10functional5actorINS1_8argumentILj9EEEEC2Ev
.visible .func _ZN6thrust6detail10functional5actorINS1_8argumentILj9EEEEC2Ev(
	.param .b32 _ZN6thrust6detail10functional5actorINS1_8argumentILj9EEEEC2Ev_param_0
)
{



	ret;
}


