Cloned from https://gitlab.cern.ch/gbt-fpga/gbt-fpga with b12f633f
Added 8b10b gth

Clock configuration
G10: USER_CLOCK_P/N : fabricClk_from_userClockIbufgds : 125 MHz
V6: SMA_MGT_REFCLK_P: 120 MHz
M6: MGTREFCLK1P_227: mgtrefclk1_x0y3_p : X0Y3_clk1 : 114.285 MHz. Is clock configured correctly?

GTH banks
GBT: Quad X0Y0 MGTREFCLK0. Bank 226, W4, V2. X0Y9
8B10B: Quad X0Y2 MGTREFCLK1. Bank 226, T2, U4. X0Y10
