INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:51:09 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.008ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.700ns  (clk rise@5.700ns - clk rise@0.000ns)
  Data Path Delay:        6.376ns  (logic 1.998ns (31.337%)  route 4.378ns (68.663%))
  Logic Levels:           20  (CARRY4=8 LUT2=1 LUT3=3 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.183 - 5.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2041, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X21Y135        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y135        FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/Q
                         net (fo=55, routed)          0.438     1.162    lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q
    SLICE_X20Y134        LUT5 (Prop_lut5_I0_O)        0.043     1.205 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7/O
                         net (fo=1, routed)           0.000     1.205    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7_n_0
    SLICE_X20Y134        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     1.451 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.451    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X20Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.501 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.501    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_0
    SLICE_X20Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.551 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.551    lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3_n_0
    SLICE_X20Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.601 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.601    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4_n_0
    SLICE_X20Y138        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     1.753 f  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4/O[1]
                         net (fo=9, routed)           0.345     2.099    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4_n_6
    SLICE_X18Y136        LUT3 (Prop_lut3_I0_O)        0.121     2.220 r  lsq1/handshake_lsq_lsq1_core/ldq_head_q[0]_i_7/O
                         net (fo=34, routed)          0.354     2.573    lsq1/handshake_lsq_lsq1_core/ldq_head_q[0]_i_7_n_0
    SLICE_X18Y135        LUT6 (Prop_lut6_I0_O)        0.043     2.616 r  lsq1/handshake_lsq_lsq1_core/dataReg[3]_i_2/O
                         net (fo=2, routed)           0.522     3.139    lsq1/handshake_lsq_lsq1_core/dataReg[3]_i_2_n_0
    SLICE_X18Y138        LUT6 (Prop_lut6_I2_O)        0.043     3.182 r  lsq1/handshake_lsq_lsq1_core/level5_c1[6]_i_2/O
                         net (fo=9, routed)           0.526     3.707    lsq1/handshake_lsq_lsq1_core/level5_c1[6]_i_2_n_0
    SLICE_X17Y140        LUT4 (Prop_lut4_I0_O)        0.043     3.750 r  lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_7/O
                         net (fo=1, routed)           0.212     3.963    lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_7_n_0
    SLICE_X17Y140        LUT6 (Prop_lut6_I0_O)        0.043     4.006 f  lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_4/O
                         net (fo=2, routed)           0.323     4.329    lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_4_n_0
    SLICE_X14Y140        LUT5 (Prop_lut5_I4_O)        0.043     4.372 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_10/O
                         net (fo=4, routed)           0.215     4.586    lsq1/handshake_lsq_lsq1_core/dataReg_reg[22]
    SLICE_X15Y141        LUT3 (Prop_lut3_I0_O)        0.043     4.629 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000     4.629    addf0/operator/ltOp_carry__3_1[3]
    SLICE_X15Y141        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     4.816 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.816    addf0/operator/ltOp_carry__2_n_0
    SLICE_X15Y142        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     4.943 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=87, routed)          0.330     5.273    lsq1/handshake_lsq_lsq1_core/CO[0]
    SLICE_X15Y143        LUT2 (Prop_lut2_I0_O)        0.138     5.411 r  lsq1/handshake_lsq_lsq1_core/i__carry_i_4/O
                         net (fo=1, routed)           0.000     5.411    addf0/operator/p_1_in[0]
    SLICE_X15Y143        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.155     5.566 r  addf0/operator/_inferred__1/i__carry/O[1]
                         net (fo=2, routed)           0.422     5.988    addf0/operator/RightShifterComponent/O[0]
    SLICE_X15Y145        LUT4 (Prop_lut4_I1_O)        0.119     6.107 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=7, routed)           0.208     6.315    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[25]
    SLICE_X14Y145        LUT5 (Prop_lut5_I0_O)        0.043     6.358 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6/O
                         net (fo=12, routed)          0.208     6.566    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6_n_0
    SLICE_X15Y146        LUT3 (Prop_lut3_I1_O)        0.043     6.609 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.275     6.884    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X16Y145        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.700     5.700 r  
                                                      0.000     5.700 r  clk (IN)
                         net (fo=2041, unset)         0.483     6.183    addf0/operator/RightShifterComponent/clk
    SLICE_X16Y145        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[16]/C
                         clock pessimism              0.000     6.183    
                         clock uncertainty           -0.035     6.147    
    SLICE_X16Y145        FDRE (Setup_fdre_C_R)       -0.271     5.876    addf0/operator/RightShifterComponent/level4_c1_reg[16]
  -------------------------------------------------------------------
                         required time                          5.876    
                         arrival time                          -6.884    
  -------------------------------------------------------------------
                         slack                                 -1.008    




