// Seed: 2131049896
module module_0 (
    output tri id_0,
    output tri id_1,
    input supply0 id_2,
    input uwire id_3,
    input tri id_4,
    input uwire id_5,
    input wor id_6,
    input tri0 id_7
);
  wire id_9;
  wor id_10 = 1'b0;
  integer id_11;
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1,
    output tri1 id_2,
    input tri id_3,
    output wand id_4,
    output supply0 id_5,
    output wand id_6,
    output wor id_7,
    input wire id_8 id_15,
    output wire id_9,
    input supply1 id_10,
    input tri id_11,
    output tri id_12,
    input supply0 id_13
);
  assign id_4.id_10 = 1;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_11,
      id_13,
      id_1,
      id_0,
      id_0,
      id_8
  );
  assign modCall_1.type_3 = 0;
  assign id_4 = !1'b0;
endmodule
