<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buff.val[1]' (GAUSS/src/gauss.cpp:37)." projectName="GAUSS" solutionName="Gauss_Solution_1" date="2020-01-15T10:53:23.126+0100" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buff.val[0]' (GAUSS/src/gauss.cpp:37)." projectName="GAUSS" solutionName="Gauss_Solution_1" date="2020-01-15T10:53:22.931+0100" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buff.val[1]' (GAUSS/src/gauss.cpp:37)." projectName="GAUSS" solutionName="Gauss_Solution_1" date="2020-01-15T10:53:22.928+0100" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'buff.val[0]' (GAUSS/src/gauss.cpp:37)." projectName="GAUSS" solutionName="Gauss_Solution_1" date="2020-01-15T10:53:22.925+0100" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buff.val[1]' (GAUSS/src/gauss.cpp:37)." projectName="GAUSS" solutionName="Gauss_Solution_1" date="2020-01-15T10:53:22.923+0100" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buff.val[0]' (GAUSS/src/gauss.cpp:37)." projectName="GAUSS" solutionName="Gauss_Solution_1" date="2020-01-15T10:53:22.921+0100" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat&lt;8, 720, 1280, 0>' to 'AXIvideo2Mat' (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:63:9)" projectName="GAUSS" solutionName="Gauss_Solution_1" date="2020-01-15T10:53:22.917+0100" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo&lt;8, 720, 1280, 0>' to 'Mat2AXIvideo' (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:125:50)" projectName="GAUSS" solutionName="Gauss_Solution_1" date="2020-01-15T10:53:21.087+0100" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 720 for loop 'loop_height' in function 'hls::AXIvideo2Mat&lt;8, 720, 1280, 0>'." projectName="GAUSS" solutionName="Gauss_Solution_1" date="2020-01-15T10:53:20.186+0100" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1280 for loop 'loop_channels' in function 'hls::AXIvideo2Mat&lt;8, 720, 1280, 0>'." projectName="GAUSS" solutionName="Gauss_Solution_1" date="2020-01-15T10:53:20.112+0100" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 720 for loop 'loop_height' in function 'hls::Mat2AXIvideo&lt;8, 720, 1280, 0>'." projectName="GAUSS" solutionName="Gauss_Solution_1" date="2020-01-15T10:53:20.109+0100" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1280 for loop 'loop_width' in function 'hls::Mat2AXIvideo&lt;8, 720, 1280, 0>'." projectName="GAUSS" solutionName="Gauss_Solution_1" date="2020-01-15T10:53:20.105+0100" type="Warning"/>
        <logs message="WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_out.data_stream.V' (GAUSS/src/gauss.cpp:103)." projectName="GAUSS" solutionName="Gauss_Solution_1" date="2020-01-15T10:53:19.828+0100" type="Warning"/>
        <logs message="WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'img_in.data_stream.V' (GAUSS/src/gauss.cpp:102)." projectName="GAUSS" solutionName="Gauss_Solution_1" date="2020-01-15T10:53:19.677+0100" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xA;report_timing_summary: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2364.816 ; gain = 507.621 ; free physical = 6369 ; free virtual = 11725&#xA;Contents of report file './report/gauss_timing_synth.rpt' is as follows:&#xA;Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.&#xA;------------------------------------------------------------------------------------&#xA;| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018&#xA;| Date         : Wed Jan 15 10:57:24 2020&#xA;| Host         : lsriw running 64-bit Ubuntu 18.04.3 LTS&#xA;| Command      : report_timing_summary -file ./report/gauss_timing_synth.rpt&#xA;| Design       : bd_0_wrapper&#xA;| Device       : 7z010-clg400&#xA;| Speed File   : -1  PRODUCTION 1.11 2014-09-11&#xA;------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Timing Summary Report&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Timer Settings&#xA;| --------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;  Enable Multi Corner Analysis               :  Yes&#xA;  Enable Pessimism Removal                   :  Yes&#xA;  Pessimism Removal Resolution               :  Nearest Common Node&#xA;  Enable Input Delay Default Clock           :  No&#xA;  Enable Preset / Clear Arcs                 :  No&#xA;  Disable Flight Delays                      :  No&#xA;  Ignore I/O Paths                           :  No&#xA;  Timing Early Launch at Borrowing Latches   :  false&#xA;&#xA;&#xA;  Corner  Analyze    Analyze    &#xA;  Name    Max Paths  Min Paths  &#xA;  ------  ---------  ---------  &#xA;  Slow    Yes        Yes        &#xA;  Fast    Yes        Yes        &#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;check_timing report&#xA;&#xA;&#xA;Table of Contents&#xA;-----------------&#xA;1. checking no_clock&#xA;2. checking constant_clock&#xA;3. checking pulse_width_clock&#xA;4. checking unconstrained_internal_endpoints&#xA;5. checking no_input_delay&#xA;6. checking no_output_delay&#xA;7. checking multiple_clock&#xA;8. checking generated_clocks&#xA;9. checking loops&#xA;10. checking partial_input_delay&#xA;11. checking partial_output_delay&#xA;12. checking latch_loops&#xA;&#xA;&#xA;1. checking no_clock&#xA;--------------------&#xA; There are 0 register/latch pins with no clock.&#xA;&#xA;&#xA;&#xA;&#xA;2. checking constant_clock&#xA;--------------------------&#xA; There are 0 register/latch pins with constant_clock.&#xA;&#xA;&#xA;&#xA;&#xA;3. checking pulse_width_clock&#xA;-----------------------------&#xA; There are 0 register/latch pins which need pulse_width check&#xA;&#xA;&#xA;&#xA;&#xA;4. checking unconstrained_internal_endpoints&#xA;--------------------------------------------&#xA; There are 0 pins that are not constrained for maximum delay.&#xA;&#xA;&#xA; There are 0 pins that are not constrained for maximum delay due to constant clock.&#xA;&#xA;&#xA;&#xA;&#xA;5. checking no_input_delay&#xA;--------------------------&#xA; There are 30 input ports with no input delay specified. (HIGH)&#xA;&#xA;&#xA; There are 0 input ports with no input delay but user has a false path constraint.&#xA;&#xA;&#xA;&#xA;&#xA;6. checking no_output_delay&#xA;---------------------------&#xA; There are 23 ports with no output delay specified. (HIGH)&#xA;&#xA;&#xA; There are 0 ports with no output delay but user has a false path constraint&#xA;&#xA;&#xA; There are 0 ports with no output delay but with a timing clock defined on it or propagating through it&#xA;&#xA;&#xA;&#xA;&#xA;7. checking multiple_clock&#xA;--------------------------&#xA; There are 0 register/latch pins with multiple clocks.&#xA;&#xA;&#xA;&#xA;&#xA;8. checking generated_clocks&#xA;----------------------------&#xA; There are 0 generated clocks that are not connected to a clock source.&#xA;&#xA;&#xA;&#xA;&#xA;9. checking loops&#xA;-----------------&#xA; There are 0 combinational loops in the design.&#xA;&#xA;&#xA;&#xA;&#xA;10. checking partial_input_delay&#xA;--------------------------------&#xA; There are 0 input ports with partial input delay specified.&#xA;&#xA;&#xA;&#xA;&#xA;11. checking partial_output_delay&#xA;---------------------------------&#xA; There are 0 ports with partial output delay specified.&#xA;&#xA;&#xA;&#xA;&#xA;12. checking latch_loops&#xA;------------------------&#xA; There are 0 combinational latch loops in the design through latch input&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Design Timing Summary&#xA;| ---------------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  &#xA;    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  &#xA;      1.243        0.000                      0                 1102        0.213        0.000                      0                 1102        4.020        0.000                       0                   430  &#xA;&#xA;&#xA;&#xA;&#xA;All user specified timing constraints are met.&#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Clock Summary&#xA;| -------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Clock   Waveform(ns)       Period(ns)      Frequency(MHz)&#xA;-----   ------------       ----------      --------------&#xA;ap_clk  {0.000 5.000}      10.000          100.000         &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Intra Clock Table&#xA;| -----------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  &#xA;-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  &#xA;ap_clk              1.243        0.000                      0                 1102        0.213        0.000                      0                 1102        4.020        0.000                       0                   430  &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Inter Clock Table&#xA;| -----------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  &#xA;----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Other Path Groups Table&#xA;| -----------------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  &#xA;----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Timing Details&#xA;| --------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;&#xA;&#xA;---------------------------------------------------------------------------------------------------&#xA;From Clock:  ap_clk&#xA;  To Clock:  ap_clk&#xA;&#xA;&#xA;Setup :            0  Failing Endpoints,  Worst Slack        1.243ns,  Total Violation        0.000ns&#xA;Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns&#xA;PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns&#xA;---------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;&#xA;&#xA;Max Delay Paths&#xA;--------------------------------------------------------------------------------------&#xA;Slack (MET) :             1.243ns  (required time - arrival time)&#xA;  Source:                 bd_0_i/hls_inst/inst/gauss_blur_U0/pix_in_val_0_s_fu_118_reg[7]/C&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xA;  Destination:            bd_0_i/hls_inst/inst/gauss_blur_U0/tmp4_reg_729_reg/C[0]&#xA;                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xA;  Path Group:             ap_clk&#xA;  Path Type:              Setup (Max at Slow Process Corner)&#xA;  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)&#xA;  Data Path Delay:        6.972ns  (logic 4.632ns (66.433%)  route 2.340ns (33.567%))&#xA;  Logic Levels:           2  (DSP48E1=1 LUT3=1)&#xA;  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)&#xA;    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) &#xA;    Source Clock Delay      (SCD):    0.973ns&#xA;    Clock Pessimism Removal (CPR):    0.000ns&#xA;  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE&#xA;    Total System Jitter     (TSJ):    0.071ns&#xA;    Total Input Jitter      (TIJ):    0.000ns&#xA;    Discrete Jitter          (DJ):    0.000ns&#xA;    Phase Error              (PE):    0.000ns&#xA;&#xA;&#xA;    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xA;                         net (fo=430, unset)          0.973     0.973    bd_0_i/hls_inst/inst/gauss_blur_U0/ap_clk&#xA;                         FDRE                                         r  bd_0_i/hls_inst/inst/gauss_blur_U0/pix_in_val_0_s_fu_118_reg[7]/C&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         FDRE (Prop_fdre_C_Q)         0.496     1.469 r  bd_0_i/hls_inst/inst/gauss_blur_U0/pix_in_val_0_s_fu_118_reg[7]/Q&#xA;                         net (fo=1, unplaced)         0.741     2.210    bd_0_i/hls_inst/inst/gauss_blur_U0/pix_in_val_0_s_fu_118[7]&#xA;                         LUT3 (Prop_lut3_I0_O)        0.295     2.505 r  bd_0_i/hls_inst/inst/gauss_blur_U0/window_val_0_0_s_fu_102[7]_i_2/O&#xA;                         net (fo=4, unplaced)         0.800     3.305    bd_0_i/hls_inst/inst/gauss_blur_U0/gauss_mac_muladd_8ns_10ns_18ns_18_1_1_U11/gauss_mac_muladd_8ns_10ns_18ns_18_1_1_DSP48_1_U/A[7]&#xA;                         DSP48E1 (Prop_dsp48e1_A[7]_P[0])&#xA;                                                      3.841     7.146 r  bd_0_i/hls_inst/inst/gauss_blur_U0/gauss_mac_muladd_8ns_10ns_18ns_18_1_1_U11/gauss_mac_muladd_8ns_10ns_18ns_18_1_1_DSP48_1_U/m/P[0]&#xA;                         net (fo=1, unplaced)         0.800     7.945    bd_0_i/hls_inst/inst/gauss_blur_U0/gauss_mac_muladd_8ns_10ns_18ns_18_1_1_U11_n_19&#xA;                         DSP48E1                                      r  bd_0_i/hls_inst/inst/gauss_blur_U0/tmp4_reg_729_reg/C[0]&#xA;  -------------------------------------------------------------------    -------------------&#xA;&#xA;&#xA;                         (clock ap_clk rise edge)    10.000    10.000 r  &#xA;                                                      0.000    10.000 r  ap_clk (IN)&#xA;                         net (fo=430, unset)          0.924    10.924    bd_0_i/hls_inst/inst/gauss_blur_U0/ap_clk&#xA;                         DSP48E1                                      r  bd_0_i/hls_inst/inst/gauss_blur_U0/tmp4_reg_729_reg/CLK&#xA;                         clock pessimism              0.000    10.924    &#xA;                         clock uncertainty           -0.035    10.889    &#xA;                         DSP48E1 (Setup_dsp48e1_CLK_C[0])&#xA;                                                     -1.701     9.188    bd_0_i/hls_inst/inst/gauss_blur_U0/tmp4_reg_729_reg&#xA;  -------------------------------------------------------------------&#xA;                         required time                          9.188    &#xA;                         arrival time                          -7.945    &#xA;  -------------------------------------------------------------------&#xA;                         slack                                  1.243    &#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;Min Delay Paths&#xA;--------------------------------------------------------------------------------------&#xA;Slack (MET) :             0.213ns  (arrival time - required time)&#xA;  Source:                 bd_0_i/hls_inst/inst/gauss_blur_U0/or_cond7_reg_690_pp0_iter1_reg_reg[0]/C&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xA;  Destination:            bd_0_i/hls_inst/inst/gauss_blur_U0/or_cond7_reg_690_pp0_iter3_reg_reg[0]_srl2/D&#xA;                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xA;  Path Group:             ap_clk&#xA;  Path Type:              Hold (Min at Fast Process Corner)&#xA;  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)&#xA;  Data Path Delay:        0.299ns  (logic 0.158ns (52.880%)  route 0.141ns (47.120%))&#xA;  Logic Levels:           0  &#xA;  Clock Path Skew:        0.022ns (DCD - SCD - CPR)&#xA;    Destination Clock Delay (DCD):    0.432ns&#xA;    Source Clock Delay      (SCD):    0.410ns&#xA;    Clock Pessimism Removal (CPR):    -0.000ns&#xA;&#xA;&#xA;    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xA;                         net (fo=430, unset)          0.410     0.410    bd_0_i/hls_inst/inst/gauss_blur_U0/ap_clk&#xA;                         FDRE                                         r  bd_0_i/hls_inst/inst/gauss_blur_U0/or_cond7_reg_690_pp0_iter1_reg_reg[0]/C&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         FDRE (Prop_fdre_C_Q)         0.158     0.568 r  bd_0_i/hls_inst/inst/gauss_blur_U0/or_cond7_reg_690_pp0_iter1_reg_reg[0]/Q&#xA;                         net (fo=1, unplaced)         0.141     0.709    bd_0_i/hls_inst/inst/gauss_blur_U0/or_cond7_reg_690_pp0_iter1_reg&#xA;                         SRL16E                                       r  bd_0_i/hls_inst/inst/gauss_blur_U0/or_cond7_reg_690_pp0_iter3_reg_reg[0]_srl2/D&#xA;  -------------------------------------------------------------------    -------------------&#xA;&#xA;&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xA;                         net (fo=430, unset)          0.432     0.432    bd_0_i/hls_inst/inst/gauss_blur_U0/ap_clk&#xA;                         SRL16E                                       r  bd_0_i/hls_inst/inst/gauss_blur_U0/or_cond7_reg_690_pp0_iter3_reg_reg[0]_srl2/CLK&#xA;                         clock pessimism              0.000     0.432    &#xA;                         SRL16E (Hold_srl16e_CLK_D)&#xA;                                                      0.064     0.496    bd_0_i/hls_inst/inst/gauss_blur_U0/or_cond7_reg_690_pp0_iter3_reg_reg[0]_srl2&#xA;  -------------------------------------------------------------------&#xA;                         required time                         -0.496    &#xA;                         arrival time                           0.709    &#xA;  -------------------------------------------------------------------&#xA;                         slack                                  0.213    &#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;Pulse Width Checks&#xA;--------------------------------------------------------------------------------------&#xA;Clock Name:         ap_clk&#xA;Waveform(ns):       { 0.000 5.000 }&#xA;Period(ns):         10.000&#xA;Sources:            { ap_clk }&#xA;&#xA;&#xA;Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin&#xA;Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116                bd_0_i/hls_inst/inst/gauss_blur_U0/tmp4_reg_729_reg/CLK&#xA;Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020                bd_0_i/hls_inst/inst/gauss_blur_U0/or_cond7_reg_690_pp0_iter3_reg_reg[0]_srl2/CLK&#xA;High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020                bd_0_i/hls_inst/inst/gauss_blur_U0/or_cond7_reg_690_pp0_iter3_reg_reg[0]_srl2/CLK&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;HLS EXTRACTION: calculating BRAM count: (2 bram18) + 2 * (0 bram36)&#xA;HLS EXTRACTION: synth area_totals:  0 17600 35200 80 120 0 0&#xA;HLS EXTRACTION: synth area_current: 0 390 418 9 2 0 1 0 0 0&#xA;HLS EXTRACTION: generated /home/lsriw/HLS/LisKonrad/GAUSS/Gauss_Solution_1/impl/report/verilog/gauss_export.xml&#xA;&#xA;&#xA;&#xA;&#xA;Implementation tool: Xilinx Vivado v.2018.3&#xA;Project:             GAUSS&#xA;Solution:            Gauss_Solution_1&#xA;Device target:       xc7z010clg400-1&#xA;Report date:         Wed Jan 15 10:57:24 CET 2020&#xA;&#xA;&#xA;#=== Post-Synthesis Resource usage ===&#xA;SLICE:            0&#xA;LUT:            390&#xA;FF:             418&#xA;DSP:              9&#xA;BRAM:             2&#xA;SRL:              1&#xA;#=== Final timing ===&#xA;CP required:    10.000&#xA;CP achieved post-synthesis:    8.757&#xA;Timing met&#xA;&#xA;&#xA;HLS EXTRACTION: generated /home/lsriw/HLS/LisKonrad/GAUSS/Gauss_Solution_1/impl/report/verilog/gauss_export.rpt" projectName="GAUSS" solutionName="Gauss_Solution_1" date="2020-01-15T10:57:24.597+0100" type="Warning"/>
        <logs message="WARNING: [Constraints 18-5210] No constraints selected for write.&#xA;Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened." projectName="GAUSS" solutionName="Gauss_Solution_1" date="2020-01-15T10:57:13.967+0100" type="Warning"/>
        <logs message="Warning: Parallel synthesis criteria is not met &#xA;---------------------------------------------------------------------------------&#xA;Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1794.516 ; gain = 407.402 ; free physical = 6414 ; free virtual = 11755&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start Applying XDC Timing Constraints&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1808.500 ; gain = 421.387 ; free physical = 6287 ; free virtual = 11628&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Timing Optimization&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1808.500 ; gain = 421.387 ; free physical = 6287 ; free virtual = 11628&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start Technology Mapping&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1818.516 ; gain = 431.402 ; free physical = 6286 ; free virtual = 11627&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Flattening Before IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Flattening Before IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Final Netlist Cleanup&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Final Netlist Cleanup&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1818.516 ; gain = 431.402 ; free physical = 6284 ; free virtual = 11628&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report Check Netlist: &#xA;+------+------------------+-------+---------+-------+------------------+&#xA;|      |Item              |Errors |Warnings |Status |Description       |&#xA;+------+------------------+-------+---------+-------+------------------+&#xA;|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |&#xA;+------+------------------+-------+---------+-------+------------------+&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Instances&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1818.516 ; gain = 431.402 ; free physical = 6284 ; free virtual = 11628&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start Rebuilding User Hierarchy&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1818.516 ; gain = 431.402 ; free physical = 6284 ; free virtual = 11628&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Ports&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1818.516 ; gain = 431.402 ; free physical = 6284 ; free virtual = 11628&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Handling Custom Attributes&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1818.516 ; gain = 431.402 ; free physical = 6284 ; free virtual = 11628&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Nets&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1818.516 ; gain = 431.402 ; free physical = 6284 ; free virtual = 11628&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Writing Synthesis Report&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report BlackBoxes: &#xA;+------+----------------+----------+&#xA;|      |BlackBox name   |Instances |&#xA;+------+----------------+----------+&#xA;|1     |bd_0_hls_inst_0 |         1|&#xA;+------+----------------+----------+&#xA;&#xA;&#xA;Report Cell Usage: &#xA;+------+----------------+------+&#xA;|      |Cell            |Count |&#xA;+------+----------------+------+&#xA;|1     |bd_0_hls_inst_0 |     1|&#xA;+------+----------------+------+&#xA;&#xA;&#xA;Report Instance Areas: &#xA;+------+---------+-------+------+&#xA;|      |Instance |Module |Cells |&#xA;+------+---------+-------+------+&#xA;|1     |top      |       |    58|&#xA;|2     |  bd_0_i |bd_0   |    58|&#xA;+------+---------+-------+------+&#xA;---------------------------------------------------------------------------------&#xA;Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1818.516 ; gain = 431.402 ; free physical = 6284 ; free virtual = 11628&#xA;---------------------------------------------------------------------------------&#xA;Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.&#xA;Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1818.516 ; gain = 153.543 ; free physical = 6343 ; free virtual = 11687&#xA;Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1818.523 ; gain = 431.402 ; free physical = 6343 ; free virtual = 11687" projectName="GAUSS" solutionName="Gauss_Solution_1" date="2020-01-15T10:57:13.963+0100" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
