Warning (10268): Verilog HDL information at part5.v(32): always construct contains both blocking and non-blocking assignments File: C:/Users/chaan/Documents/Quartus/Intel Digital Logic Labs/Lab3/part5/part5.v Line: 32
