INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/lab3/lab3.sim/sim_1/impl/timing/xsim/test_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff1
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/lab3be/lab3.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff1
WARNING: [VRFC 10-3609] overwriting previous definition of module 'dff1' [D:/project/lab3be/lab3.srcs/sources_1/new/top.v:22]
INFO: [VRFC 10-311] analyzing module dff2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/lab3be/lab3.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
