set CHIPNAME mt7688
set TARGETNAME $CHIPNAME.cpu
set ENDIAN little
set CPUID 0x1762824f

jtag newtap $CHIPNAME cpu -irlen 5 -ircapture 0x1 -irmask 0x1f -expected-id $CPUID

target create $TARGETNAME mips_m4k -endian $ENDIAN -chain-position $TARGETNAME
$TARGETNAME configure -work-area-phys 0x80000000 -work-area-size 0x0010000 -work-area-backup 0

# Init for MT7688KN
proc my_init {} {
    # RSTCTL Reset Control Register:
    #         MC_RST & PCIE_RST
    mww 0xb0000034 0x04000400
    sleep 50

    # CLKCFG0 Clock Configuration Register 0:
    #         OSC_1US_DIV   = 0 (AUTO)
    #         INT_CLK_FDIV  = 01000 (16)
    #         INT_CLK_FFRAC = 0001
    #         DIS_BBP_SLEEP = 1
    #         EN_BBP_CLK    = 1
    #         CPU_FRM_BBP   = 0
    #         CPU_FRM_XTAL  = 1    <-------------------- \
    mww 0xb000002c 0x0020100d

    # DYN_CFG0 Dynamic cpu/ocp frequency control:        |
    #         cpu_ocp_ratio = 011 (3)                    |
    #         cpu_fdiv      = 1010 (10)                  |
    #         cpu_ffrac     = 0001 (1)                   |
    mww 0xb0000440 0x00030a01

    # CLKCFG0 Clock Configuration Register 0:            |
    #         CPU_FRM_XTAL  = 0 (CPUPLL)  ---------------/
    mww 0xb000002c 0x0020100c

    puts "Finish initalize CPLL"
    sleep 200

    ### RGCTL
    mww 0xb0001100 0x81c00000
    mww 0xb000110c 0x00000020
    mww 0xb000110c 0x00010020
    sleep 50
    mww 0xb000110c 0x00050020
    mww 0xb0001104 0x00005580
    mww 0xb0001704 0x00000303
    mww 0xb000170c 0x00000303
    mww 0xb0001710 0x60001000
    mww 0xb0001714 0x00000303
    mww 0xb0001718 0x60001000
    mww 0xb000171c 0x00000303

    # RSTCTL Reset Control Register:
    #         MC_RST
    mww 0xb0000034 0x04000000

    # DDR_CFG2 DDR1/DDR2 controller configuration 2 register:
    #         WR           = 010
    #         CAS_LATENCY  = 0x03
    #         BURST_LENGTH = 0x03 (8 bursts)
    mww 0xb0000348 0x00000433

    # DDR_CFG4 DDR1/DDR2 controller configuration 4 register:
    mww 0xb0000350 0x00000000

    # DDR_CFG2 DDR1/DDR2 controller configuration 2 register:
    #         DQS0_GATING_WINDOW = 10b
    #         DQS1_GATING_WINDOW = 10b
    #         WR           = 000
    #         CAS_LATENCY  = 0x03
    #         BURST_LENGTH = 0x03 (8 bursts)
    mww 0xb0000348 0x28000033

    # DDR_CFG3 DDR1/DDR2 controller configuration 3 register:
    #         DS = 1 (60% drive strength)
    mww 0xb000034c 0x00000002

    #  DDR_CFG4 DDR1/DDR2 controller configuration 4 register:
    mww 0xb0000350 0x00000000

    # 0x9c000ad8
    # DDR_CFG0 DDR1/DDR2 controller configuration 0 register:
    #         T_RRD  = 0x03
    #         T_RAS  = 0x04
    #         T_RP   = 0x0A
    #         T_RFC  = 0x0F
    #         T_REFI = 0x0b94
    mww 0xb0000340 0x34a1eb94

    # DDR_CFG1 DDR1/DDR2 controller configuration 1 register:
    #         T_WTR  = 0x02
    #         T_RTP  = 0x00
    #         USER_DATA_WIDTH = 1 (64 bit)
    #         IND_SDRAM_SIZE  = 1 (64 Mbit)
    #         IND_SDRAM_WIDTH = 2 (16-bit)
    #         TOTAL_SDRAM_WIDTH = 2 (16-bit)
    #         T_WR            = 0x03
    #         T_MRD           = 0x02
    #         T_RCD           = 0x04
    mww 0xb0000344 0x20262324

    # SDR_DDR_PWR_SAVE_CNT Self-Refresh Time Count:
    #         SR_TAR_CNT = 1
    mww 0xb0000314 0x00000001

    # DDR_SELF_REFRESH ODT and Self-Refresh Configuration:
    #         SR_AUTO_EN = 1 (Enable)
    #         SRACK_B    = 1
    #         SRREQ_B    = 1
    mww 0xb0000310 0x0e120013

    # MEMORY ACCESS:
    # 0xbc001090:  54 00 bf af     sw      ra,84(sp)
    puts "Finish initalize DDR"
}

proc wd_off {} {
    # WDTCTL_REG
    mww 0xb0000120 0x0
    puts "Watchdog disabled"
}

proc ramboot { } {
        reset halt
        my_init
        load_image u-boot-mt7628-ram.bin 0x80200000
        resume 0x80200000
}
