// Seed: 1940504988
module module_0 (
    input tri0 id_0
    , id_24,
    input supply1 id_1,
    output wor id_2,
    output tri0 id_3,
    input wire id_4,
    output wire id_5,
    output wire id_6,
    output wire id_7,
    output wor id_8,
    input supply1 id_9,
    output wand id_10,
    input wor id_11,
    output wor id_12,
    input uwire id_13,
    input supply1 id_14,
    output tri1 id_15,
    input wor id_16,
    input tri0 id_17,
    input tri0 id_18,
    input supply0 id_19,
    input tri1 id_20,
    input wand id_21,
    input uwire id_22
);
  tri0 id_25 = 1;
endmodule
module module_1 (
    input  wor   id_0,
    input  uwire id_1,
    input  logic id_2,
    output uwire id_3,
    input  tri0  id_4,
    output logic id_5
);
  always @(negedge id_0) begin
    #1 id_3 = (~id_4);
    id_5 <= id_2;
  end
  module_0(
      id_1,
      id_0,
      id_3,
      id_3,
      id_0,
      id_3,
      id_3,
      id_3,
      id_3,
      id_1,
      id_3,
      id_1,
      id_3,
      id_1,
      id_4,
      id_3,
      id_0,
      id_4,
      id_1,
      id_0,
      id_4,
      id_4,
      id_0
  );
endmodule
