// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

// DATE "05/18/2017 14:05:27"

// 
// Device: Altera 5M1270ZF256C4 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module div (
	A,
	B,
	clk,
	reset,
	start,
	HI,
	LO,
	div0);
input 	[31:0] A;
input 	[31:0] B;
input 	clk;
input 	reset;
input 	start;
output 	[31:0] HI;
output 	[31:0] LO;
output 	div0;

// Design Ports Information
// HI[0]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HI[1]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HI[2]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HI[3]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HI[4]	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HI[5]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HI[6]	=>  Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HI[7]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HI[8]	=>  Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HI[9]	=>  Location: PIN_E7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HI[10]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HI[11]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HI[12]	=>  Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HI[13]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HI[14]	=>  Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HI[15]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HI[16]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HI[17]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HI[18]	=>  Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HI[19]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HI[20]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HI[21]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HI[22]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HI[23]	=>  Location: PIN_N10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HI[24]	=>  Location: PIN_M10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HI[25]	=>  Location: PIN_E6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HI[26]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HI[27]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HI[28]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HI[29]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HI[30]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HI[31]	=>  Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LO[0]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LO[1]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LO[2]	=>  Location: PIN_L5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LO[3]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LO[4]	=>  Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LO[5]	=>  Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LO[6]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LO[7]	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LO[8]	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LO[9]	=>  Location: PIN_P5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LO[10]	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LO[11]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LO[12]	=>  Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LO[13]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LO[14]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LO[15]	=>  Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LO[16]	=>  Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LO[17]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LO[18]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LO[19]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LO[20]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LO[21]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LO[22]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LO[23]	=>  Location: PIN_N5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LO[24]	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LO[25]	=>  Location: PIN_N6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LO[26]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LO[27]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LO[28]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LO[29]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LO[30]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LO[31]	=>  Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// div0	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// clk	=>  Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reset	=>  Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[0]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[31]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[0]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[1]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[2]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[3]	=>  Location: PIN_M11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[4]	=>  Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[5]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[6]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[7]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[8]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[9]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[10]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[11]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[12]	=>  Location: PIN_K12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[13]	=>  Location: PIN_K13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[14]	=>  Location: PIN_K11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[15]	=>  Location: PIN_K15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[16]	=>  Location: PIN_M16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[17]	=>  Location: PIN_L15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[18]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[19]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[20]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[21]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[22]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[23]	=>  Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[24]	=>  Location: PIN_L11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[25]	=>  Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[26]	=>  Location: PIN_L12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[27]	=>  Location: PIN_L16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[28]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[29]	=>  Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[30]	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[31]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[1]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[2]	=>  Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[3]	=>  Location: PIN_N7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[4]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[5]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[6]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[7]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[8]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[9]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[10]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[11]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[12]	=>  Location: PIN_P8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[13]	=>  Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[14]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[15]	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[16]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[17]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[18]	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[19]	=>  Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[20]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[21]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[22]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[23]	=>  Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[24]	=>  Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[25]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[26]	=>  Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[27]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[28]	=>  Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[29]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[30]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// start	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Add0~155 ;
wire \Add4~155 ;
wire \Add3~120 ;
wire \Add3~130 ;
wire \Add3~140 ;
wire \Add3~150 ;
wire \Add3~160 ;
wire \Add1~30 ;
wire \Add3~170 ;
wire \Add3~180 ;
wire \Add3~190 ;
wire \clk~combout ;
wire \start~combout ;
wire \Equal0~6_combout ;
wire \Equal0~5_combout ;
wire \Equal0~7_combout ;
wire \Equal0~8_combout ;
wire \Equal0~9_combout ;
wire \Equal0~2_combout ;
wire \Equal0~3_combout ;
wire \Equal0~0_combout ;
wire \Equal0~1_combout ;
wire \Equal0~4_combout ;
wire \Equal0~10_combout ;
wire \Selector0~2_combout ;
wire \contador~0_combout ;
wire \Add6~30_combout ;
wire \reset~combout ;
wire \Add6~32 ;
wire \Add6~32COUT1_60 ;
wire \Add6~25_combout ;
wire \Add6~27 ;
wire \Add6~27COUT1_62 ;
wire \Add6~20_combout ;
wire \Add6~22 ;
wire \Add6~22COUT1_64 ;
wire \Add6~15_combout ;
wire \Add6~17 ;
wire \Add6~17COUT1_66 ;
wire \Add6~10_combout ;
wire \Add6~12 ;
wire \Add6~5_combout ;
wire \Add6~7 ;
wire \Add6~7COUT1_68 ;
wire \Add6~0_combout ;
wire \Add6~2 ;
wire \Add6~2COUT1_70 ;
wire \Add6~35_combout ;
wire \LessThan0~2_combout ;
wire \LessThan0~0_combout ;
wire \LessThan0~1_combout ;
wire \LessThan0~3_combout ;
wire \state.DONE~regout ;
wire \state.INITIAL~regout ;
wire \state.LOAD~regout ;
wire \Selector2~2_combout ;
wire \state.DIV~regout ;
wire \Add1~32_cout ;
wire \Add1~17 ;
wire \Add1~17COUT1_234 ;
wire \Add1~27 ;
wire \Add1~27COUT1_236 ;
wire \Add1~42 ;
wire \Add1~42COUT1_238 ;
wire \Add1~52 ;
wire \Add1~52COUT1_240 ;
wire \Add1~62 ;
wire \Add1~70_combout ;
wire \Selector61~0_combout ;
wire \Add1~72 ;
wire \Add1~72COUT1_242 ;
wire \Add1~80_combout ;
wire \Selector60~0_combout ;
wire \Add1~82 ;
wire \Add1~82COUT1_244 ;
wire \Add1~90_combout ;
wire \Selector59~0_combout ;
wire \Add1~92 ;
wire \Add1~92COUT1_246 ;
wire \Add1~100_combout ;
wire \Selector58~0_combout ;
wire \Add1~102 ;
wire \Add1~102COUT1_248 ;
wire \Add1~112 ;
wire \Add1~120_combout ;
wire \Selector56~0_combout ;
wire \Add1~122 ;
wire \Add1~122COUT1_250 ;
wire \Add1~132 ;
wire \Add1~132COUT1_252 ;
wire \Add1~142 ;
wire \Add1~142COUT1_254 ;
wire \Add1~150_combout ;
wire \Selector53~0_combout ;
wire \Add1~152 ;
wire \Add1~152COUT1_256 ;
wire \Add1~157 ;
wire \Add1~147 ;
wire \Add1~147COUT1_258 ;
wire \Add1~137 ;
wire \Add1~137COUT1_260 ;
wire \Add1~127 ;
wire \Add1~127COUT1_262 ;
wire \Add1~115_combout ;
wire \Selector48~0_combout ;
wire \Add1~117 ;
wire \Add1~117COUT1_264 ;
wire \Add1~105_combout ;
wire \Selector47~0_combout ;
wire \Add1~107 ;
wire \Add1~95_combout ;
wire \Selector46~0_combout ;
wire \Add1~97 ;
wire \Add1~97COUT1_266 ;
wire \Add1~87 ;
wire \Add1~87COUT1_268 ;
wire \Add1~77 ;
wire \Add1~77COUT1_270 ;
wire \Add1~65_combout ;
wire \Selector43~0_combout ;
wire \Add1~67 ;
wire \Add1~67COUT1_272 ;
wire \Add1~57 ;
wire \Add1~45_combout ;
wire \Selector41~0_combout ;
wire \Add1~47 ;
wire \Add1~47COUT1_274 ;
wire \Add1~35_combout ;
wire \Selector40~0_combout ;
wire \Add1~37 ;
wire \Add1~37COUT1_276 ;
wire \Add1~20_combout ;
wire \Selector39~0_combout ;
wire \Add1~22 ;
wire \Add1~22COUT1_278 ;
wire \Add1~10_combout ;
wire \Selector38~0_combout ;
wire \Add1~12 ;
wire \Add1~12COUT1_280 ;
wire \Add1~5_combout ;
wire \Selector37~0_combout ;
wire \Selector132~0_combout ;
wire \Selector3~0 ;
wire \Add1~7 ;
wire \Add1~0_combout ;
wire \Selector36~0_combout ;
wire \Divisor[62]~2_combout ;
wire \Add1~55_combout ;
wire \Selector42~0_combout ;
wire \Add1~75_combout ;
wire \Selector44~0_combout ;
wire \Add1~85_combout ;
wire \Selector45~0_combout ;
wire \Add1~125_combout ;
wire \Selector49~0_combout ;
wire \Add1~135_combout ;
wire \Selector50~0_combout ;
wire \Add1~145_combout ;
wire \Selector51~0_combout ;
wire \Add1~155_combout ;
wire \Selector52~0_combout ;
wire \Add1~140_combout ;
wire \Selector54~0_combout ;
wire \Add1~130_combout ;
wire \Selector55~0_combout ;
wire \Add1~110_combout ;
wire \Selector57~0_combout ;
wire \Add1~60_combout ;
wire \Selector62~0_combout ;
wire \Add1~50_combout ;
wire \Selector63~0_combout ;
wire \Add1~40_combout ;
wire \Selector64~0_combout ;
wire \Add1~25_combout ;
wire \Selector65~0_combout ;
wire \Add1~15_combout ;
wire \Selector66~0_combout ;
wire \Add2~0_combout ;
wire \Remainder[1]~1_combout ;
wire \Selector163~2_combout ;
wire \negativeA~0_combout ;
wire \negativeB~regout ;
wire \Quotient~0 ;
wire \Add5~160 ;
wire \Add5~0_combout ;
wire \Selector35~0_combout ;
wire \negativeA~regout ;
wire \Remainder[62]~8_combout ;
wire \Remainder[62]~9_combout ;
wire \LessThan0~4_combout ;
wire \Add0~157_cout ;
wire \Add0~2 ;
wire \Add0~2COUT1_234 ;
wire \Add0~7 ;
wire \Add0~7COUT1_236 ;
wire \Add0~12 ;
wire \Add0~12COUT1_238 ;
wire \Add0~17 ;
wire \Add0~17COUT1_240 ;
wire \Add0~22 ;
wire \Add0~27 ;
wire \Add0~27COUT1_242 ;
wire \Add0~32 ;
wire \Add0~32COUT1_244 ;
wire \Add0~37 ;
wire \Add0~37COUT1_246 ;
wire \Add0~42 ;
wire \Add0~42COUT1_248 ;
wire \Add0~47 ;
wire \Add0~52 ;
wire \Add0~52COUT1_250 ;
wire \Add0~57 ;
wire \Add0~57COUT1_252 ;
wire \Add0~62 ;
wire \Add0~62COUT1_254 ;
wire \Add0~67 ;
wire \Add0~67COUT1_256 ;
wire \Add0~72 ;
wire \Add0~77 ;
wire \Add0~77COUT1_258 ;
wire \Add0~82 ;
wire \Add0~82COUT1_260 ;
wire \Add0~87 ;
wire \Add0~87COUT1_262 ;
wire \Add0~92 ;
wire \Add0~92COUT1_264 ;
wire \Add0~97 ;
wire \Add0~102 ;
wire \Add0~102COUT1_266 ;
wire \Add0~107 ;
wire \Add0~107COUT1_268 ;
wire \Add0~112 ;
wire \Add0~112COUT1_270 ;
wire \Add0~117 ;
wire \Add0~117COUT1_272 ;
wire \Add0~122 ;
wire \Add0~127 ;
wire \Add0~127COUT1_274 ;
wire \Add0~132 ;
wire \Add0~132COUT1_276 ;
wire \Add0~137 ;
wire \Add0~137COUT1_278 ;
wire \Add0~142 ;
wire \Add0~142COUT1_280 ;
wire \Add0~147 ;
wire \Add0~150_combout ;
wire \Selector132~4_combout ;
wire \Add0~125_combout ;
wire \Remainder[1]~0_combout ;
wire \Remainder[30]~6_combout ;
wire \Add0~100_combout ;
wire \Add0~75_combout ;
wire \Add0~50_combout ;
wire \Add0~25_combout ;
wire \Add2~2 ;
wire \Add2~2COUT1_472 ;
wire \Add2~10_combout ;
wire \Add0~0_combout ;
wire \Add4~157_cout0 ;
wire \Add4~157COUT1_472 ;
wire \Add4~0_combout ;
wire \Selector162~2_combout ;
wire \Selector162~3_combout ;
wire \Add2~12 ;
wire \Add4~2 ;
wire \Add2~15_combout ;
wire \Add0~5_combout ;
wire \Add4~5_combout ;
wire \Selector161~2_combout ;
wire \Selector161~3_combout ;
wire \Add2~17 ;
wire \Add2~17COUT1_474 ;
wire \Add2~20_combout ;
wire \Add4~7 ;
wire \Add4~7COUT1_474 ;
wire \Add4~10_combout ;
wire \Selector160~2_combout ;
wire \Add0~10_combout ;
wire \Selector160~3_combout ;
wire \Add4~12 ;
wire \Add4~12COUT1_476 ;
wire \Add4~15_combout ;
wire \Selector159~2_combout ;
wire \Add2~22 ;
wire \Add2~22COUT1_476 ;
wire \Add2~25_combout ;
wire \Add0~15_combout ;
wire \Selector159~3_combout ;
wire \Add2~27 ;
wire \Add2~27COUT1_478 ;
wire \Add2~30_combout ;
wire \Add0~20_combout ;
wire \Add4~17 ;
wire \Add4~17COUT1_478 ;
wire \Add4~20_combout ;
wire \Selector158~2_combout ;
wire \Selector158~3_combout ;
wire \Add2~32 ;
wire \Add2~32COUT1_480 ;
wire \Add2~35_combout ;
wire \Add4~22 ;
wire \Add4~22COUT1_480 ;
wire \Add4~25_combout ;
wire \Selector157~2_combout ;
wire \Selector157~3_combout ;
wire \Add2~37 ;
wire \Remainder[30]~4_combout ;
wire \Add4~27 ;
wire \Add0~40_combout ;
wire \Remainder[30]~5_combout ;
wire \Add0~35_combout ;
wire \Add0~30_combout ;
wire \Add2~40_combout ;
wire \Add4~30_combout ;
wire \Selector156~2_combout ;
wire \Selector156~3_combout ;
wire \Add4~32 ;
wire \Add4~32COUT1_482 ;
wire \Add4~35_combout ;
wire \Add2~42 ;
wire \Add2~42COUT1_482 ;
wire \Add2~45_combout ;
wire \Add3~192_cout0 ;
wire \Add3~192COUT1_472 ;
wire \Add3~182_cout ;
wire \Add3~172_cout0 ;
wire \Add3~172COUT1_474 ;
wire \Add3~162_cout0 ;
wire \Add3~162COUT1_476 ;
wire \Add3~152_cout0 ;
wire \Add3~152COUT1_478 ;
wire \Add3~142_cout0 ;
wire \Add3~142COUT1_480 ;
wire \Add3~132_cout ;
wire \Add3~122_cout0 ;
wire \Add3~122COUT1_482 ;
wire \Add3~0_combout ;
wire \Selector155~0_combout ;
wire \Selector155~1_combout ;
wire \Remainder[8]~7_combout ;
wire \Add2~47 ;
wire \Add2~47COUT1_484 ;
wire \Add2~50_combout ;
wire \Add3~2 ;
wire \Add3~2COUT1_484 ;
wire \Add3~5_combout ;
wire \Add4~37 ;
wire \Add4~37COUT1_484 ;
wire \Add4~40_combout ;
wire \Selector154~0_combout ;
wire \Selector154~1_combout ;
wire \Add4~42 ;
wire \Add4~42COUT1_486 ;
wire \Add4~45_combout ;
wire \Add2~52 ;
wire \Add2~52COUT1_486 ;
wire \Add2~55_combout ;
wire \Selector153~0_combout ;
wire \Add3~7 ;
wire \Add3~7COUT1_486 ;
wire \Add3~10_combout ;
wire \Selector153~1_combout ;
wire \Add0~45_combout ;
wire \Add2~57 ;
wire \Add2~57COUT1_488 ;
wire \Add2~60_combout ;
wire \Add3~12 ;
wire \Add3~12COUT1_488 ;
wire \Add3~15_combout ;
wire \Add4~47 ;
wire \Add4~47COUT1_488 ;
wire \Add4~50_combout ;
wire \Selector152~0_combout ;
wire \Selector152~1_combout ;
wire \Add2~62 ;
wire \Add0~65_combout ;
wire \Add4~52 ;
wire \Add0~60_combout ;
wire \Add0~55_combout ;
wire \Add2~65_combout ;
wire \Add3~17 ;
wire \Add3~20_combout ;
wire \Add4~55_combout ;
wire \Selector151~0_combout ;
wire \Selector151~1_combout ;
wire \Add2~67 ;
wire \Add2~67COUT1_490 ;
wire \Add2~70_combout ;
wire \Add3~22 ;
wire \Add3~22COUT1_490 ;
wire \Add3~25_combout ;
wire \Add4~57 ;
wire \Add4~57COUT1_490 ;
wire \Add4~60_combout ;
wire \Selector150~0_combout ;
wire \Selector150~1_combout ;
wire \Add4~62 ;
wire \Add4~62COUT1_492 ;
wire \Add4~65_combout ;
wire \Add2~72 ;
wire \Add2~72COUT1_492 ;
wire \Add2~75_combout ;
wire \Selector149~0_combout ;
wire \Add3~27 ;
wire \Add3~27COUT1_492 ;
wire \Add3~30_combout ;
wire \Selector149~1_combout ;
wire \Add2~77 ;
wire \Add2~77COUT1_494 ;
wire \Add2~80_combout ;
wire \Add3~32 ;
wire \Add3~32COUT1_494 ;
wire \Add3~35_combout ;
wire \Add4~67 ;
wire \Add4~67COUT1_494 ;
wire \Add4~70_combout ;
wire \Selector148~0_combout ;
wire \Selector148~1_combout ;
wire \Add0~70_combout ;
wire \Add2~82 ;
wire \Add2~82COUT1_496 ;
wire \Add2~85_combout ;
wire \Add3~37 ;
wire \Add3~37COUT1_496 ;
wire \Add3~40_combout ;
wire \Add4~72 ;
wire \Add4~72COUT1_496 ;
wire \Add4~75_combout ;
wire \Selector147~0_combout ;
wire \Selector147~1_combout ;
wire \Add2~87 ;
wire \Add0~95_combout ;
wire \Add4~77 ;
wire \Add0~90_combout ;
wire \Add0~85_combout ;
wire \Add0~80_combout ;
wire \Add2~90_combout ;
wire \Add3~42 ;
wire \Add3~45_combout ;
wire \Add4~80_combout ;
wire \Selector146~0_combout ;
wire \Selector146~1_combout ;
wire \Add4~82 ;
wire \Add4~82COUT1_498 ;
wire \Add4~85_combout ;
wire \Add2~92 ;
wire \Add2~92COUT1_498 ;
wire \Add2~95_combout ;
wire \Add3~47 ;
wire \Add3~47COUT1_498 ;
wire \Add3~50_combout ;
wire \Selector145~0_combout ;
wire \Selector145~1_combout ;
wire \Add2~97 ;
wire \Add2~97COUT1_500 ;
wire \Add2~100_combout ;
wire \Add3~52 ;
wire \Add3~52COUT1_500 ;
wire \Add3~55_combout ;
wire \Add4~87 ;
wire \Add4~87COUT1_500 ;
wire \Add4~90_combout ;
wire \Selector144~0_combout ;
wire \Selector144~1_combout ;
wire \Add4~92 ;
wire \Add4~92COUT1_502 ;
wire \Add4~95_combout ;
wire \Add2~102 ;
wire \Add2~102COUT1_502 ;
wire \Add2~105_combout ;
wire \Selector143~0_combout ;
wire \Add3~57 ;
wire \Add3~57COUT1_502 ;
wire \Add3~60_combout ;
wire \Selector143~1_combout ;
wire \Add2~107 ;
wire \Add2~107COUT1_504 ;
wire \Add2~110_combout ;
wire \Add3~62 ;
wire \Add3~62COUT1_504 ;
wire \Add3~65_combout ;
wire \Add4~97 ;
wire \Add4~97COUT1_504 ;
wire \Add4~100_combout ;
wire \Selector142~0_combout ;
wire \Selector142~1_combout ;
wire \Add4~102 ;
wire \Add0~120_combout ;
wire \Add0~115_combout ;
wire \Add0~110_combout ;
wire \Add0~105_combout ;
wire \Add4~105_combout ;
wire \Add2~112 ;
wire \Add2~115_combout ;
wire \Add3~67 ;
wire \Add3~70_combout ;
wire \Selector141~0_combout ;
wire \Selector141~1_combout ;
wire \Add4~107 ;
wire \Add4~107COUT1_506 ;
wire \Add4~110_combout ;
wire \Selector140~0_combout ;
wire \Add2~117 ;
wire \Add2~117COUT1_506 ;
wire \Add2~120_combout ;
wire \Add3~72 ;
wire \Add3~72COUT1_506 ;
wire \Add3~75_combout ;
wire \Selector140~1_combout ;
wire \Add4~112 ;
wire \Add4~112COUT1_508 ;
wire \Add4~115_combout ;
wire \Add2~122 ;
wire \Add2~122COUT1_508 ;
wire \Add2~125_combout ;
wire \Add3~77 ;
wire \Add3~77COUT1_508 ;
wire \Add3~80_combout ;
wire \Selector139~0_combout ;
wire \Selector139~1_combout ;
wire \Add4~117 ;
wire \Add4~117COUT1_510 ;
wire \Add4~120_combout ;
wire \Selector138~0_combout ;
wire \Add2~127 ;
wire \Add2~127COUT1_510 ;
wire \Add2~130_combout ;
wire \Add3~82 ;
wire \Add3~82COUT1_510 ;
wire \Add3~85_combout ;
wire \Selector138~1_combout ;
wire \Add4~122 ;
wire \Add4~122COUT1_512 ;
wire \Add4~125_combout ;
wire \Add2~132 ;
wire \Add2~132COUT1_512 ;
wire \Add2~135_combout ;
wire \Selector137~0_combout ;
wire \Add3~87 ;
wire \Add3~87COUT1_512 ;
wire \Add3~90_combout ;
wire \Selector137~1_combout ;
wire \Add4~127 ;
wire \Add0~145_combout ;
wire \Add0~140_combout ;
wire \Add2~137 ;
wire \Add0~135_combout ;
wire \Add0~130_combout ;
wire \Add2~140_combout ;
wire \Add4~130_combout ;
wire \Selector136~0_combout ;
wire \Add3~92 ;
wire \Add3~95_combout ;
wire \Selector136~1_combout ;
wire \Add4~132 ;
wire \Add4~132COUT1_514 ;
wire \Add4~135_combout ;
wire \Add2~142 ;
wire \Add2~142COUT1_514 ;
wire \Add2~145_combout ;
wire \Add3~97 ;
wire \Add3~97COUT1_514 ;
wire \Add3~100_combout ;
wire \Selector135~0_combout ;
wire \Selector135~1_combout ;
wire \Add2~147 ;
wire \Add2~147COUT1_516 ;
wire \Add2~150_combout ;
wire \Add4~137 ;
wire \Add4~137COUT1_516 ;
wire \Add4~140_combout ;
wire \Selector134~0_combout ;
wire \Add3~102 ;
wire \Add3~102COUT1_516 ;
wire \Add3~105_combout ;
wire \Selector134~1_combout ;
wire \Add4~142 ;
wire \Add4~142COUT1_518 ;
wire \Add4~145_combout ;
wire \Add2~152 ;
wire \Add2~152COUT1_518 ;
wire \Add2~155_combout ;
wire \Selector133~0_combout ;
wire \Add3~107 ;
wire \Add3~107COUT1_518 ;
wire \Add3~110_combout ;
wire \Selector133~1_combout ;
wire \Add4~147 ;
wire \Add4~147COUT1_520 ;
wire \Add4~150_combout ;
wire \Selector132~2_combout ;
wire \Add2~157 ;
wire \Add2~157COUT1_520 ;
wire \Add2~160_combout ;
wire \Add3~112 ;
wire \Add3~112COUT1_520 ;
wire \Add3~115_combout ;
wire \Selector132~1_combout ;
wire \Selector132~3_combout ;
wire \Add4~152 ;
wire \Add4~315_combout ;
wire \Add2~162 ;
wire \Add2~315_combout ;
wire \Add3~117 ;
wire \Add3~315_combout ;
wire \Selector131~0_combout ;
wire \Remainder[62]~10_combout ;
wire \Add4~317 ;
wire \Add4~317COUT1_522 ;
wire \Add4~310_combout ;
wire \Add2~317 ;
wire \Add2~317COUT1_522 ;
wire \Add2~310_combout ;
wire \Add3~317 ;
wire \Add3~317COUT1_522 ;
wire \Add3~310_combout ;
wire \Selector130~0_combout ;
wire \Add4~312 ;
wire \Add4~312COUT1_524 ;
wire \Add4~305_combout ;
wire \Add2~312 ;
wire \Add2~312COUT1_524 ;
wire \Add2~305_combout ;
wire \Add3~312 ;
wire \Add3~312COUT1_524 ;
wire \Add3~305_combout ;
wire \Selector129~0_combout ;
wire \Add4~307 ;
wire \Add4~307COUT1_526 ;
wire \Add4~300_combout ;
wire \Add2~307 ;
wire \Add2~307COUT1_526 ;
wire \Add2~300_combout ;
wire \Add3~307 ;
wire \Add3~307COUT1_526 ;
wire \Add3~300_combout ;
wire \Selector128~0_combout ;
wire \Add4~302 ;
wire \Add4~302COUT1_528 ;
wire \Add4~295_combout ;
wire \Add2~302 ;
wire \Add2~302COUT1_528 ;
wire \Add2~295_combout ;
wire \Add3~302 ;
wire \Add3~302COUT1_528 ;
wire \Add3~295_combout ;
wire \Selector127~0_combout ;
wire \Add4~297 ;
wire \Add4~290_combout ;
wire \Add2~297 ;
wire \Add2~290_combout ;
wire \Add3~297 ;
wire \Add3~290_combout ;
wire \Selector126~0_combout ;
wire \Add4~292 ;
wire \Add4~292COUT1_530 ;
wire \Add4~285_combout ;
wire \Add2~292 ;
wire \Add2~292COUT1_530 ;
wire \Add2~285_combout ;
wire \Add3~292 ;
wire \Add3~292COUT1_530 ;
wire \Add3~285_combout ;
wire \Selector125~0_combout ;
wire \Add4~287 ;
wire \Add4~287COUT1_532 ;
wire \Add4~280_combout ;
wire \Add2~287 ;
wire \Add2~287COUT1_532 ;
wire \Add2~280_combout ;
wire \Add3~287 ;
wire \Add3~287COUT1_532 ;
wire \Add3~280_combout ;
wire \Selector124~0_combout ;
wire \Add4~282 ;
wire \Add4~282COUT1_534 ;
wire \Add4~275_combout ;
wire \Add2~282 ;
wire \Add2~282COUT1_534 ;
wire \Add2~275_combout ;
wire \Add3~282 ;
wire \Add3~282COUT1_534 ;
wire \Add3~275_combout ;
wire \Selector123~0_combout ;
wire \Add4~277 ;
wire \Add4~277COUT1_536 ;
wire \Add4~270_combout ;
wire \Add2~277 ;
wire \Add2~277COUT1_536 ;
wire \Add2~270_combout ;
wire \Add3~277 ;
wire \Add3~277COUT1_536 ;
wire \Add3~270_combout ;
wire \Selector122~0_combout ;
wire \Add4~272 ;
wire \Add4~265_combout ;
wire \Add2~272 ;
wire \Add2~265_combout ;
wire \Add3~272 ;
wire \Add3~265_combout ;
wire \Selector121~0_combout ;
wire \Add4~267 ;
wire \Add4~267COUT1_538 ;
wire \Add4~260_combout ;
wire \Add2~267 ;
wire \Add2~267COUT1_538 ;
wire \Add2~260_combout ;
wire \Add3~267 ;
wire \Add3~267COUT1_538 ;
wire \Add3~260_combout ;
wire \Selector120~0_combout ;
wire \Add4~262 ;
wire \Add4~262COUT1_540 ;
wire \Add4~255_combout ;
wire \Add2~262 ;
wire \Add2~262COUT1_540 ;
wire \Add2~255_combout ;
wire \Add3~262 ;
wire \Add3~262COUT1_540 ;
wire \Add3~255_combout ;
wire \Selector119~0_combout ;
wire \Add4~257 ;
wire \Add4~257COUT1_542 ;
wire \Add4~250_combout ;
wire \Add2~257 ;
wire \Add2~257COUT1_542 ;
wire \Add2~250_combout ;
wire \Add3~257 ;
wire \Add3~257COUT1_542 ;
wire \Add3~250_combout ;
wire \Selector118~0_combout ;
wire \Add4~252 ;
wire \Add4~252COUT1_544 ;
wire \Add4~245_combout ;
wire \Add2~252 ;
wire \Add2~252COUT1_544 ;
wire \Add2~245_combout ;
wire \Add3~252 ;
wire \Add3~252COUT1_544 ;
wire \Add3~245_combout ;
wire \Selector117~0_combout ;
wire \Add4~247 ;
wire \Add4~240_combout ;
wire \Add2~247 ;
wire \Add2~240_combout ;
wire \Add3~247 ;
wire \Add3~240_combout ;
wire \Selector116~0_combout ;
wire \Add4~242 ;
wire \Add4~242COUT1_546 ;
wire \Add4~235_combout ;
wire \Add2~242 ;
wire \Add2~242COUT1_546 ;
wire \Add2~235_combout ;
wire \Add3~242 ;
wire \Add3~242COUT1_546 ;
wire \Add3~235_combout ;
wire \Selector115~0_combout ;
wire \Add4~237 ;
wire \Add4~237COUT1_548 ;
wire \Add4~230_combout ;
wire \Add2~237 ;
wire \Add2~237COUT1_548 ;
wire \Add2~230_combout ;
wire \Add3~237 ;
wire \Add3~237COUT1_548 ;
wire \Add3~230_combout ;
wire \Selector114~0_combout ;
wire \Add4~232 ;
wire \Add4~232COUT1_550 ;
wire \Add4~225_combout ;
wire \Add2~232 ;
wire \Add2~232COUT1_550 ;
wire \Add2~225_combout ;
wire \Add3~232 ;
wire \Add3~232COUT1_550 ;
wire \Add3~225_combout ;
wire \Selector113~0_combout ;
wire \Add4~227 ;
wire \Add4~227COUT1_552 ;
wire \Add4~220_combout ;
wire \Add2~227 ;
wire \Add2~227COUT1_552 ;
wire \Add2~220_combout ;
wire \Add3~227 ;
wire \Add3~227COUT1_552 ;
wire \Add3~220_combout ;
wire \Selector112~0_combout ;
wire \Add4~222 ;
wire \Add4~215_combout ;
wire \Add2~222 ;
wire \Add2~215_combout ;
wire \Add3~222 ;
wire \Add3~215_combout ;
wire \Selector111~0_combout ;
wire \Add4~217 ;
wire \Add4~217COUT1_554 ;
wire \Add4~210_combout ;
wire \Add2~217 ;
wire \Add2~217COUT1_554 ;
wire \Add2~210_combout ;
wire \Add3~217 ;
wire \Add3~217COUT1_554 ;
wire \Add3~210_combout ;
wire \Selector110~0_combout ;
wire \Add4~212 ;
wire \Add4~212COUT1_556 ;
wire \Add4~205_combout ;
wire \Add2~212 ;
wire \Add2~212COUT1_556 ;
wire \Add2~205_combout ;
wire \Add3~212 ;
wire \Add3~212COUT1_556 ;
wire \Add3~205_combout ;
wire \Selector109~0_combout ;
wire \Add4~207 ;
wire \Add4~207COUT1_558 ;
wire \Add4~200_combout ;
wire \Add2~207 ;
wire \Add2~207COUT1_558 ;
wire \Add2~200_combout ;
wire \Add3~207 ;
wire \Add3~207COUT1_558 ;
wire \Add3~200_combout ;
wire \Selector108~0_combout ;
wire \Add4~202 ;
wire \Add4~202COUT1_560 ;
wire \Add4~195_combout ;
wire \Add2~202 ;
wire \Add2~202COUT1_560 ;
wire \Add2~195_combout ;
wire \Add3~202 ;
wire \Add3~202COUT1_560 ;
wire \Add3~195_combout ;
wire \Selector107~0_combout ;
wire \Add4~197 ;
wire \Add4~190_combout ;
wire \Add2~197 ;
wire \Add2~190_combout ;
wire \Add3~197 ;
wire \Add3~185_combout ;
wire \Selector106~0_combout ;
wire \Add4~192 ;
wire \Add4~192COUT1_562 ;
wire \Add4~185_combout ;
wire \Add2~192 ;
wire \Add2~192COUT1_562 ;
wire \Add2~185_combout ;
wire \Add3~187 ;
wire \Add3~187COUT1_562 ;
wire \Add3~175_combout ;
wire \Selector105~0_combout ;
wire \Add4~187 ;
wire \Add4~187COUT1_564 ;
wire \Add4~180_combout ;
wire \Add2~187 ;
wire \Add2~187COUT1_564 ;
wire \Add2~180_combout ;
wire \Add3~177 ;
wire \Add3~177COUT1_564 ;
wire \Add3~165_combout ;
wire \Selector104~0_combout ;
wire \Add4~182 ;
wire \Add4~182COUT1_566 ;
wire \Add4~175_combout ;
wire \Add2~182 ;
wire \Add2~182COUT1_566 ;
wire \Add2~175_combout ;
wire \Add3~167 ;
wire \Add3~167COUT1_566 ;
wire \Add3~155_combout ;
wire \Selector103~0_combout ;
wire \Add4~177 ;
wire \Add4~177COUT1_568 ;
wire \Add4~170_combout ;
wire \Add3~157 ;
wire \Add3~157COUT1_568 ;
wire \Add3~145_combout ;
wire \Selector102~0_combout ;
wire \Add2~177 ;
wire \Add2~177COUT1_568 ;
wire \Add2~170_combout ;
wire \Add3~147 ;
wire \Add4~172 ;
wire \Add4~165_combout ;
wire \Add3~135_combout ;
wire \Selector101~0_combout ;
wire \Add2~172 ;
wire \Add2~165_combout ;
wire \Add3~137 ;
wire \Add3~137COUT1_570 ;
wire \Add3~125_combout ;
wire \Add4~167 ;
wire \Add4~167COUT1_570 ;
wire \Add4~160_combout ;
wire \Selector100~0_combout ;
wire \Selector100~1_combout ;
wire \Add2~167 ;
wire \Add2~167COUT1_570 ;
wire \Add2~5_combout ;
wire \Remainder[0]~2_combout ;
wire \Remainder[0]~3_combout ;
wire \HI[0]~0_combout ;
wire \HI[0]~reg0_regout ;
wire \HI[1]~reg0_regout ;
wire \HI[2]~reg0_regout ;
wire \HI[3]~reg0_regout ;
wire \HI[4]~reg0_regout ;
wire \HI[5]~reg0_regout ;
wire \HI[6]~reg0_regout ;
wire \HI[7]~reg0_regout ;
wire \HI[8]~reg0_regout ;
wire \HI[9]~reg0_regout ;
wire \HI[10]~reg0_regout ;
wire \HI[11]~reg0_regout ;
wire \HI[12]~reg0_regout ;
wire \HI[13]~reg0_regout ;
wire \HI[14]~reg0_regout ;
wire \HI[15]~reg0_regout ;
wire \HI[16]~reg0_regout ;
wire \HI[17]~reg0_regout ;
wire \HI[18]~reg0_regout ;
wire \HI[19]~reg0_regout ;
wire \HI[20]~reg0_regout ;
wire \HI[21]~reg0_regout ;
wire \HI[22]~reg0_regout ;
wire \HI[23]~reg0_regout ;
wire \HI[24]~reg0_regout ;
wire \HI[25]~reg0_regout ;
wire \HI[26]~reg0_regout ;
wire \HI[27]~reg0_regout ;
wire \HI[28]~reg0_regout ;
wire \HI[29]~reg0_regout ;
wire \HI[30]~reg0_regout ;
wire \HI[31]~reg0_regout ;
wire \LO[0]~reg0_regout ;
wire \Add5~2 ;
wire \Add5~5_combout ;
wire \Selector34~0_combout ;
wire \LO[1]~reg0_regout ;
wire \Add5~7 ;
wire \Add5~7COUT1_235 ;
wire \Add5~10_combout ;
wire \Selector33~0_combout ;
wire \LO[2]~reg0_regout ;
wire \Add5~12 ;
wire \Add5~12COUT1_237 ;
wire \Add5~15_combout ;
wire \Selector32~0_combout ;
wire \LO[3]~reg0_regout ;
wire \Add5~17 ;
wire \Add5~17COUT1_239 ;
wire \Add5~20_combout ;
wire \Selector31~0_combout ;
wire \LO[4]~reg0_regout ;
wire \Add5~22 ;
wire \Add5~22COUT1_241 ;
wire \Add5~25_combout ;
wire \Selector30~0_combout ;
wire \LO[5]~reg0_regout ;
wire \Add5~27 ;
wire \Add5~30_combout ;
wire \Selector29~0_combout ;
wire \LO[6]~reg0_regout ;
wire \Add5~32 ;
wire \Add5~32COUT1_243 ;
wire \Add5~35_combout ;
wire \Selector28~0_combout ;
wire \LO[7]~reg0_regout ;
wire \Add5~37 ;
wire \Add5~37COUT1_245 ;
wire \Add5~40_combout ;
wire \Selector27~0_combout ;
wire \LO[8]~reg0_regout ;
wire \Add5~42 ;
wire \Add5~42COUT1_247 ;
wire \Add5~45_combout ;
wire \Selector26~0_combout ;
wire \LO[9]~reg0_regout ;
wire \Add5~47 ;
wire \Add5~47COUT1_249 ;
wire \Add5~50_combout ;
wire \Selector25~0_combout ;
wire \LO[10]~reg0_regout ;
wire \Add5~52 ;
wire \Add5~55_combout ;
wire \Selector24~0_combout ;
wire \LO[11]~reg0_regout ;
wire \Add5~57 ;
wire \Add5~57COUT1_251 ;
wire \Add5~60_combout ;
wire \Selector23~0_combout ;
wire \LO[12]~reg0_regout ;
wire \Add5~62 ;
wire \Add5~62COUT1_253 ;
wire \Add5~65_combout ;
wire \Selector22~0_combout ;
wire \LO[13]~reg0_regout ;
wire \Add5~67 ;
wire \Add5~67COUT1_255 ;
wire \Add5~70_combout ;
wire \Selector21~0_combout ;
wire \LO[14]~reg0_regout ;
wire \Add5~72 ;
wire \Add5~72COUT1_257 ;
wire \Add5~75_combout ;
wire \Selector20~0_combout ;
wire \LO[15]~reg0_regout ;
wire \Add5~77 ;
wire \Add5~80_combout ;
wire \Selector19~0_combout ;
wire \LO[16]~reg0_regout ;
wire \Add5~82 ;
wire \Add5~82COUT1_259 ;
wire \Add5~85_combout ;
wire \Selector18~0_combout ;
wire \LO[17]~reg0_regout ;
wire \Add5~87 ;
wire \Add5~87COUT1_261 ;
wire \Add5~90_combout ;
wire \Selector17~0_combout ;
wire \LO[18]~reg0_regout ;
wire \Add5~92 ;
wire \Add5~92COUT1_263 ;
wire \Add5~95_combout ;
wire \Selector16~0_combout ;
wire \LO[19]~reg0_regout ;
wire \Add5~97 ;
wire \Add5~97COUT1_265 ;
wire \Add5~100_combout ;
wire \Selector15~0_combout ;
wire \LO[20]~reg0_regout ;
wire \Add5~102 ;
wire \Add5~105_combout ;
wire \Selector14~0_combout ;
wire \LO[21]~reg0_regout ;
wire \Add5~107 ;
wire \Add5~107COUT1_267 ;
wire \Add5~110_combout ;
wire \Selector13~0_combout ;
wire \LO[22]~reg0_regout ;
wire \Add5~112 ;
wire \Add5~112COUT1_269 ;
wire \Add5~115_combout ;
wire \Selector12~0_combout ;
wire \LO[23]~reg0_regout ;
wire \Add5~117 ;
wire \Add5~117COUT1_271 ;
wire \Add5~120_combout ;
wire \Selector11~0_combout ;
wire \LO[24]~reg0_regout ;
wire \Add5~122 ;
wire \Add5~122COUT1_273 ;
wire \Add5~125_combout ;
wire \Selector10~0_combout ;
wire \LO[25]~reg0_regout ;
wire \Add5~127 ;
wire \Add5~130_combout ;
wire \Selector9~0_combout ;
wire \LO[26]~reg0_regout ;
wire \Add5~132 ;
wire \Add5~132COUT1_275 ;
wire \Add5~135_combout ;
wire \Selector8~0_combout ;
wire \LO[27]~reg0_regout ;
wire \Add5~137 ;
wire \Add5~137COUT1_277 ;
wire \Add5~140_combout ;
wire \Selector7~0_combout ;
wire \LO[28]~reg0_regout ;
wire \Add5~142 ;
wire \Add5~142COUT1_279 ;
wire \Add5~145_combout ;
wire \Selector6~0_combout ;
wire \LO[29]~reg0_regout ;
wire \Add5~147 ;
wire \Add5~147COUT1_281 ;
wire \Add5~150_combout ;
wire \Selector5~0_combout ;
wire \LO[30]~reg0_regout ;
wire \Add5~152 ;
wire \Add5~155_combout ;
wire \Selector4~0_combout ;
wire \LO[31]~reg0_regout ;
wire [31:0] \A~combout ;
wire [31:0] \B~combout ;
wire [7:0] contador;
wire [63:0] Remainder;
wire [31:0] Quotient;
wire [63:0] Divisor;


// Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\clk~combout ),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \start~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\start~combout ),
	.padio(start));
// synopsys translate_off
defparam \start~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \B[21]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [21]),
	.padio(B[21]));
// synopsys translate_off
defparam \B[21]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \B[23]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [23]),
	.padio(B[23]));
// synopsys translate_off
defparam \B[23]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \B[20]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [20]),
	.padio(B[20]));
// synopsys translate_off
defparam \B[20]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \B[22]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [22]),
	.padio(B[22]));
// synopsys translate_off
defparam \B[22]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X15_Y6_N9
maxv_lcell \Equal0~6 (
// Equation(s):
// \Equal0~6_combout  = (\B~combout [21]) # ((\B~combout [23]) # ((\B~combout [20]) # (\B~combout [22])))

	.clk(gnd),
	.dataa(\B~combout [21]),
	.datab(\B~combout [23]),
	.datac(\B~combout [20]),
	.datad(\B~combout [22]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal0~6 .lut_mask = "fffe";
defparam \Equal0~6 .operation_mode = "normal";
defparam \Equal0~6 .output_mode = "comb_only";
defparam \Equal0~6 .register_cascade_mode = "off";
defparam \Equal0~6 .sum_lutc_input = "datac";
defparam \Equal0~6 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_L15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \B[17]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [17]),
	.padio(B[17]));
// synopsys translate_off
defparam \B[17]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_M16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \B[16]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [16]),
	.padio(B[16]));
// synopsys translate_off
defparam \B[16]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X15_Y4_N0
maxv_lcell \Equal0~5 (
// Equation(s):
// \Equal0~5_combout  = ((\B~combout [17]) # ((\B~combout [16])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B~combout [17]),
	.datac(vcc),
	.datad(\B~combout [16]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal0~5 .lut_mask = "ffcc";
defparam \Equal0~5 .operation_mode = "normal";
defparam \Equal0~5 .output_mode = "comb_only";
defparam \Equal0~5 .register_cascade_mode = "off";
defparam \Equal0~5 .sum_lutc_input = "datac";
defparam \Equal0~5 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \B[18]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [18]),
	.padio(B[18]));
// synopsys translate_off
defparam \B[18]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \B[19]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [19]),
	.padio(B[19]));
// synopsys translate_off
defparam \B[19]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X16_Y6_N4
maxv_lcell \Equal0~7 (
// Equation(s):
// \Equal0~7_combout  = (\Equal0~6_combout ) # ((\Equal0~5_combout ) # ((\B~combout [18]) # (\B~combout [19])))

	.clk(gnd),
	.dataa(\Equal0~6_combout ),
	.datab(\Equal0~5_combout ),
	.datac(\B~combout [18]),
	.datad(\B~combout [19]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal0~7 .lut_mask = "fffe";
defparam \Equal0~7 .operation_mode = "normal";
defparam \Equal0~7 .output_mode = "comb_only";
defparam \Equal0~7 .register_cascade_mode = "off";
defparam \Equal0~7 .sum_lutc_input = "datac";
defparam \Equal0~7 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_L16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \B[27]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [27]),
	.padio(B[27]));
// synopsys translate_off
defparam \B[27]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_L11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \B[24]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [24]),
	.padio(B[24]));
// synopsys translate_off
defparam \B[24]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \B[25]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [25]),
	.padio(B[25]));
// synopsys translate_off
defparam \B[25]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_L12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \B[26]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [26]),
	.padio(B[26]));
// synopsys translate_off
defparam \B[26]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X14_Y4_N9
maxv_lcell \Equal0~8 (
// Equation(s):
// \Equal0~8_combout  = (\B~combout [27]) # ((\B~combout [24]) # ((\B~combout [25]) # (\B~combout [26])))

	.clk(gnd),
	.dataa(\B~combout [27]),
	.datab(\B~combout [24]),
	.datac(\B~combout [25]),
	.datad(\B~combout [26]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal0~8 .lut_mask = "fffe";
defparam \Equal0~8 .operation_mode = "normal";
defparam \Equal0~8 .output_mode = "comb_only";
defparam \Equal0~8 .register_cascade_mode = "off";
defparam \Equal0~8 .sum_lutc_input = "datac";
defparam \Equal0~8 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \B[29]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [29]),
	.padio(B[29]));
// synopsys translate_off
defparam \B[29]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \B[30]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [30]),
	.padio(B[30]));
// synopsys translate_off
defparam \B[30]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \B[28]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [28]),
	.padio(B[28]));
// synopsys translate_off
defparam \B[28]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \B[31]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [31]),
	.padio(B[31]));
// synopsys translate_off
defparam \B[31]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X16_Y5_N6
maxv_lcell \Equal0~9 (
// Equation(s):
// \Equal0~9_combout  = (\B~combout [29]) # ((\B~combout [30]) # ((\B~combout [28]) # (\B~combout [31])))

	.clk(gnd),
	.dataa(\B~combout [29]),
	.datab(\B~combout [30]),
	.datac(\B~combout [28]),
	.datad(\B~combout [31]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal0~9 .lut_mask = "fffe";
defparam \Equal0~9 .operation_mode = "normal";
defparam \Equal0~9 .output_mode = "comb_only";
defparam \Equal0~9 .register_cascade_mode = "off";
defparam \Equal0~9 .sum_lutc_input = "datac";
defparam \Equal0~9 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \B[10]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [10]),
	.padio(B[10]));
// synopsys translate_off
defparam \B[10]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \B[11]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [11]),
	.padio(B[11]));
// synopsys translate_off
defparam \B[11]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \B[8]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [8]),
	.padio(B[8]));
// synopsys translate_off
defparam \B[8]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \B[9]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [9]),
	.padio(B[9]));
// synopsys translate_off
defparam \B[9]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X15_Y6_N5
maxv_lcell \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (\B~combout [10]) # ((\B~combout [11]) # ((\B~combout [8]) # (\B~combout [9])))

	.clk(gnd),
	.dataa(\B~combout [10]),
	.datab(\B~combout [11]),
	.datac(\B~combout [8]),
	.datad(\B~combout [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = "fffe";
defparam \Equal0~2 .operation_mode = "normal";
defparam \Equal0~2 .output_mode = "comb_only";
defparam \Equal0~2 .register_cascade_mode = "off";
defparam \Equal0~2 .sum_lutc_input = "datac";
defparam \Equal0~2 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_K11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \B[14]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [14]),
	.padio(B[14]));
// synopsys translate_off
defparam \B[14]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_K12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \B[12]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [12]),
	.padio(B[12]));
// synopsys translate_off
defparam \B[12]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_K15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \B[15]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [15]),
	.padio(B[15]));
// synopsys translate_off
defparam \B[15]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_K13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \B[13]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [13]),
	.padio(B[13]));
// synopsys translate_off
defparam \B[13]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X16_Y4_N5
maxv_lcell \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = (\B~combout [14]) # ((\B~combout [12]) # ((\B~combout [15]) # (\B~combout [13])))

	.clk(gnd),
	.dataa(\B~combout [14]),
	.datab(\B~combout [12]),
	.datac(\B~combout [15]),
	.datad(\B~combout [13]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal0~3 .lut_mask = "fffe";
defparam \Equal0~3 .operation_mode = "normal";
defparam \Equal0~3 .output_mode = "comb_only";
defparam \Equal0~3 .register_cascade_mode = "off";
defparam \Equal0~3 .sum_lutc_input = "datac";
defparam \Equal0~3 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \B[2]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [2]),
	.padio(B[2]));
// synopsys translate_off
defparam \B[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \B[0]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [0]),
	.padio(B[0]));
// synopsys translate_off
defparam \B[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_M11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \B[3]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [3]),
	.padio(B[3]));
// synopsys translate_off
defparam \B[3]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \B[1]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [1]),
	.padio(B[1]));
// synopsys translate_off
defparam \B[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X13_Y5_N0
maxv_lcell \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (\B~combout [2]) # ((\B~combout [0]) # ((\B~combout [3]) # (\B~combout [1])))

	.clk(gnd),
	.dataa(\B~combout [2]),
	.datab(\B~combout [0]),
	.datac(\B~combout [3]),
	.datad(\B~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = "fffe";
defparam \Equal0~0 .operation_mode = "normal";
defparam \Equal0~0 .output_mode = "comb_only";
defparam \Equal0~0 .register_cascade_mode = "off";
defparam \Equal0~0 .sum_lutc_input = "datac";
defparam \Equal0~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \B[7]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [7]),
	.padio(B[7]));
// synopsys translate_off
defparam \B[7]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \B[6]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [6]),
	.padio(B[6]));
// synopsys translate_off
defparam \B[6]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \B[4]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [4]),
	.padio(B[4]));
// synopsys translate_off
defparam \B[4]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \B[5]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\B~combout [5]),
	.padio(B[5]));
// synopsys translate_off
defparam \B[5]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X16_Y6_N1
maxv_lcell \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (\B~combout [7]) # ((\B~combout [6]) # ((\B~combout [4]) # (\B~combout [5])))

	.clk(gnd),
	.dataa(\B~combout [7]),
	.datab(\B~combout [6]),
	.datac(\B~combout [4]),
	.datad(\B~combout [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = "fffe";
defparam \Equal0~1 .operation_mode = "normal";
defparam \Equal0~1 .output_mode = "comb_only";
defparam \Equal0~1 .register_cascade_mode = "off";
defparam \Equal0~1 .sum_lutc_input = "datac";
defparam \Equal0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N2
maxv_lcell \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = (\Equal0~2_combout ) # ((\Equal0~3_combout ) # ((\Equal0~0_combout ) # (\Equal0~1_combout )))

	.clk(gnd),
	.dataa(\Equal0~2_combout ),
	.datab(\Equal0~3_combout ),
	.datac(\Equal0~0_combout ),
	.datad(\Equal0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal0~4 .lut_mask = "fffe";
defparam \Equal0~4 .operation_mode = "normal";
defparam \Equal0~4 .output_mode = "comb_only";
defparam \Equal0~4 .register_cascade_mode = "off";
defparam \Equal0~4 .sum_lutc_input = "datac";
defparam \Equal0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N5
maxv_lcell \Equal0~10 (
// Equation(s):
// \Equal0~10_combout  = (\Equal0~7_combout ) # ((\Equal0~8_combout ) # ((\Equal0~9_combout ) # (\Equal0~4_combout )))

	.clk(gnd),
	.dataa(\Equal0~7_combout ),
	.datab(\Equal0~8_combout ),
	.datac(\Equal0~9_combout ),
	.datad(\Equal0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Equal0~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Equal0~10 .lut_mask = "fffe";
defparam \Equal0~10 .operation_mode = "normal";
defparam \Equal0~10 .output_mode = "comb_only";
defparam \Equal0~10 .register_cascade_mode = "off";
defparam \Equal0~10 .sum_lutc_input = "datac";
defparam \Equal0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N6
maxv_lcell \Selector0~2 (
// Equation(s):
// \Selector0~2_combout  = (\state.LOAD~regout  & (((\Equal0~10_combout )))) # (!\state.LOAD~regout  & ((\start~combout ) # ((\state.INITIAL~regout ))))

	.clk(gnd),
	.dataa(\state.LOAD~regout ),
	.datab(\start~combout ),
	.datac(\state.INITIAL~regout ),
	.datad(\Equal0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector0~2 .lut_mask = "fe54";
defparam \Selector0~2 .operation_mode = "normal";
defparam \Selector0~2 .output_mode = "comb_only";
defparam \Selector0~2 .register_cascade_mode = "off";
defparam \Selector0~2 .sum_lutc_input = "datac";
defparam \Selector0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N2
maxv_lcell \contador~0 (
// Equation(s):
// \contador~0_combout  = (((\state.DONE~regout ) # (!\state.INITIAL~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\state.DONE~regout ),
	.datad(\state.INITIAL~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\contador~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador~0 .lut_mask = "f0ff";
defparam \contador~0 .operation_mode = "normal";
defparam \contador~0 .output_mode = "comb_only";
defparam \contador~0 .register_cascade_mode = "off";
defparam \contador~0 .sum_lutc_input = "datac";
defparam \contador~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N0
maxv_lcell \Add6~30 (
// Equation(s):
// \Add6~30_combout  = (!contador[0])
// \Add6~32  = CARRY((contador[0]))
// \Add6~32COUT1_60  = CARRY((contador[0]))

	.clk(gnd),
	.dataa(contador[0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add6~30_combout ),
	.regout(),
	.cout(),
	.cout0(\Add6~32 ),
	.cout1(\Add6~32COUT1_60 ));
// synopsys translate_off
defparam \Add6~30 .lut_mask = "55aa";
defparam \Add6~30 .operation_mode = "arithmetic";
defparam \Add6~30 .output_mode = "comb_only";
defparam \Add6~30 .register_cascade_mode = "off";
defparam \Add6~30 .sum_lutc_input = "datac";
defparam \Add6~30 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \reset~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\reset~combout ),
	.padio(reset));
// synopsys translate_off
defparam \reset~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X5_Y8_N7
maxv_lcell \contador[0] (
// Equation(s):
// contador[0] = DFFEAS((\contador~0_combout  & ((contador[0]) # ((\state.DIV~regout  & \Add6~30_combout )))) # (!\contador~0_combout  & (((\state.DIV~regout  & \Add6~30_combout )))), GLOBAL(\clk~combout ), VCC, , !\reset~combout , , , , )

	.clk(\clk~combout ),
	.dataa(\contador~0_combout ),
	.datab(contador[0]),
	.datac(\state.DIV~regout ),
	.datad(\Add6~30_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(contador[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador[0] .lut_mask = "f888";
defparam \contador[0] .operation_mode = "normal";
defparam \contador[0] .output_mode = "reg_only";
defparam \contador[0] .register_cascade_mode = "off";
defparam \contador[0] .sum_lutc_input = "datac";
defparam \contador[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N1
maxv_lcell \Add6~25 (
// Equation(s):
// \Add6~25_combout  = contador[1] $ ((((\Add6~32 ))))
// \Add6~27  = CARRY(((!\Add6~32 )) # (!contador[1]))
// \Add6~27COUT1_62  = CARRY(((!\Add6~32COUT1_60 )) # (!contador[1]))

	.clk(gnd),
	.dataa(contador[1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add6~32 ),
	.cin1(\Add6~32COUT1_60 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add6~25_combout ),
	.regout(),
	.cout(),
	.cout0(\Add6~27 ),
	.cout1(\Add6~27COUT1_62 ));
// synopsys translate_off
defparam \Add6~25 .cin0_used = "true";
defparam \Add6~25 .cin1_used = "true";
defparam \Add6~25 .lut_mask = "5a5f";
defparam \Add6~25 .operation_mode = "arithmetic";
defparam \Add6~25 .output_mode = "comb_only";
defparam \Add6~25 .register_cascade_mode = "off";
defparam \Add6~25 .sum_lutc_input = "cin";
defparam \Add6~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N0
maxv_lcell \contador[1] (
// Equation(s):
// contador[1] = DFFEAS((\contador~0_combout  & ((contador[1]) # ((\state.DIV~regout  & \Add6~25_combout )))) # (!\contador~0_combout  & (((\state.DIV~regout  & \Add6~25_combout )))), GLOBAL(\clk~combout ), VCC, , !\reset~combout , , , , )

	.clk(\clk~combout ),
	.dataa(\contador~0_combout ),
	.datab(contador[1]),
	.datac(\state.DIV~regout ),
	.datad(\Add6~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(contador[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador[1] .lut_mask = "f888";
defparam \contador[1] .operation_mode = "normal";
defparam \contador[1] .output_mode = "reg_only";
defparam \contador[1] .register_cascade_mode = "off";
defparam \contador[1] .sum_lutc_input = "datac";
defparam \contador[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N2
maxv_lcell \Add6~20 (
// Equation(s):
// \Add6~20_combout  = (contador[2] $ ((!\Add6~27 )))
// \Add6~22  = CARRY(((contador[2] & !\Add6~27 )))
// \Add6~22COUT1_64  = CARRY(((contador[2] & !\Add6~27COUT1_62 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(contador[2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add6~27 ),
	.cin1(\Add6~27COUT1_62 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add6~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Add6~22 ),
	.cout1(\Add6~22COUT1_64 ));
// synopsys translate_off
defparam \Add6~20 .cin0_used = "true";
defparam \Add6~20 .cin1_used = "true";
defparam \Add6~20 .lut_mask = "c30c";
defparam \Add6~20 .operation_mode = "arithmetic";
defparam \Add6~20 .output_mode = "comb_only";
defparam \Add6~20 .register_cascade_mode = "off";
defparam \Add6~20 .sum_lutc_input = "cin";
defparam \Add6~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N9
maxv_lcell \contador[2] (
// Equation(s):
// contador[2] = DFFEAS((\state.DIV~regout  & ((\Add6~20_combout ) # ((contador[2] & \contador~0_combout )))) # (!\state.DIV~regout  & (contador[2] & (\contador~0_combout ))), GLOBAL(\clk~combout ), VCC, , !\reset~combout , , , , )

	.clk(\clk~combout ),
	.dataa(\state.DIV~regout ),
	.datab(contador[2]),
	.datac(\contador~0_combout ),
	.datad(\Add6~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(contador[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador[2] .lut_mask = "eac0";
defparam \contador[2] .operation_mode = "normal";
defparam \contador[2] .output_mode = "reg_only";
defparam \contador[2] .register_cascade_mode = "off";
defparam \contador[2] .sum_lutc_input = "datac";
defparam \contador[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N3
maxv_lcell \Add6~15 (
// Equation(s):
// \Add6~15_combout  = contador[3] $ ((((\Add6~22 ))))
// \Add6~17  = CARRY(((!\Add6~22 )) # (!contador[3]))
// \Add6~17COUT1_66  = CARRY(((!\Add6~22COUT1_64 )) # (!contador[3]))

	.clk(gnd),
	.dataa(contador[3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add6~22 ),
	.cin1(\Add6~22COUT1_64 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add6~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Add6~17 ),
	.cout1(\Add6~17COUT1_66 ));
// synopsys translate_off
defparam \Add6~15 .cin0_used = "true";
defparam \Add6~15 .cin1_used = "true";
defparam \Add6~15 .lut_mask = "5a5f";
defparam \Add6~15 .operation_mode = "arithmetic";
defparam \Add6~15 .output_mode = "comb_only";
defparam \Add6~15 .register_cascade_mode = "off";
defparam \Add6~15 .sum_lutc_input = "cin";
defparam \Add6~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N8
maxv_lcell \contador[3] (
// Equation(s):
// contador[3] = DFFEAS((contador[3] & ((\contador~0_combout ) # ((\state.DIV~regout  & \Add6~15_combout )))) # (!contador[3] & (\state.DIV~regout  & ((\Add6~15_combout )))), GLOBAL(\clk~combout ), VCC, , !\reset~combout , , , , )

	.clk(\clk~combout ),
	.dataa(contador[3]),
	.datab(\state.DIV~regout ),
	.datac(\contador~0_combout ),
	.datad(\Add6~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(contador[3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador[3] .lut_mask = "eca0";
defparam \contador[3] .operation_mode = "normal";
defparam \contador[3] .output_mode = "reg_only";
defparam \contador[3] .register_cascade_mode = "off";
defparam \contador[3] .sum_lutc_input = "datac";
defparam \contador[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N4
maxv_lcell \Add6~10 (
// Equation(s):
// \Add6~10_combout  = contador[4] $ ((((!\Add6~17 ))))
// \Add6~12  = CARRY((contador[4] & ((!\Add6~17COUT1_66 ))))

	.clk(gnd),
	.dataa(contador[4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add6~17 ),
	.cin1(\Add6~17COUT1_66 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add6~10_combout ),
	.regout(),
	.cout(\Add6~12 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add6~10 .cin0_used = "true";
defparam \Add6~10 .cin1_used = "true";
defparam \Add6~10 .lut_mask = "a50a";
defparam \Add6~10 .operation_mode = "arithmetic";
defparam \Add6~10 .output_mode = "comb_only";
defparam \Add6~10 .register_cascade_mode = "off";
defparam \Add6~10 .sum_lutc_input = "cin";
defparam \Add6~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N3
maxv_lcell \contador[4] (
// Equation(s):
// contador[4] = DFFEAS((\contador~0_combout  & ((contador[4]) # ((\Add6~10_combout  & \state.DIV~regout )))) # (!\contador~0_combout  & (\Add6~10_combout  & (\state.DIV~regout ))), GLOBAL(\clk~combout ), VCC, , !\reset~combout , , , , )

	.clk(\clk~combout ),
	.dataa(\contador~0_combout ),
	.datab(\Add6~10_combout ),
	.datac(\state.DIV~regout ),
	.datad(contador[4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(contador[4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador[4] .lut_mask = "eac0";
defparam \contador[4] .operation_mode = "normal";
defparam \contador[4] .output_mode = "reg_only";
defparam \contador[4] .register_cascade_mode = "off";
defparam \contador[4] .sum_lutc_input = "datac";
defparam \contador[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N5
maxv_lcell \Add6~5 (
// Equation(s):
// \Add6~5_combout  = (contador[5] $ ((\Add6~12 )))
// \Add6~7  = CARRY(((!\Add6~12 ) # (!contador[5])))
// \Add6~7COUT1_68  = CARRY(((!\Add6~12 ) # (!contador[5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(contador[5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add6~12 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add6~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Add6~7 ),
	.cout1(\Add6~7COUT1_68 ));
// synopsys translate_off
defparam \Add6~5 .cin_used = "true";
defparam \Add6~5 .lut_mask = "3c3f";
defparam \Add6~5 .operation_mode = "arithmetic";
defparam \Add6~5 .output_mode = "comb_only";
defparam \Add6~5 .register_cascade_mode = "off";
defparam \Add6~5 .sum_lutc_input = "cin";
defparam \Add6~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N8
maxv_lcell \contador[5] (
// Equation(s):
// contador[5] = DFFEAS((\contador~0_combout  & ((contador[5]) # ((\state.DIV~regout  & \Add6~5_combout )))) # (!\contador~0_combout  & (((\state.DIV~regout  & \Add6~5_combout )))), GLOBAL(\clk~combout ), VCC, , !\reset~combout , , , , )

	.clk(\clk~combout ),
	.dataa(\contador~0_combout ),
	.datab(contador[5]),
	.datac(\state.DIV~regout ),
	.datad(\Add6~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(contador[5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador[5] .lut_mask = "f888";
defparam \contador[5] .operation_mode = "normal";
defparam \contador[5] .output_mode = "reg_only";
defparam \contador[5] .register_cascade_mode = "off";
defparam \contador[5] .sum_lutc_input = "datac";
defparam \contador[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N6
maxv_lcell \Add6~0 (
// Equation(s):
// \Add6~0_combout  = contador[6] $ ((((!(!\Add6~12  & \Add6~7 ) # (\Add6~12  & \Add6~7COUT1_68 )))))
// \Add6~2  = CARRY((contador[6] & ((!\Add6~7 ))))
// \Add6~2COUT1_70  = CARRY((contador[6] & ((!\Add6~7COUT1_68 ))))

	.clk(gnd),
	.dataa(contador[6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add6~12 ),
	.cin0(\Add6~7 ),
	.cin1(\Add6~7COUT1_68 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add6~0_combout ),
	.regout(),
	.cout(),
	.cout0(\Add6~2 ),
	.cout1(\Add6~2COUT1_70 ));
// synopsys translate_off
defparam \Add6~0 .cin0_used = "true";
defparam \Add6~0 .cin1_used = "true";
defparam \Add6~0 .cin_used = "true";
defparam \Add6~0 .lut_mask = "a50a";
defparam \Add6~0 .operation_mode = "arithmetic";
defparam \Add6~0 .output_mode = "comb_only";
defparam \Add6~0 .register_cascade_mode = "off";
defparam \Add6~0 .sum_lutc_input = "cin";
defparam \Add6~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N1
maxv_lcell \contador[6] (
// Equation(s):
// contador[6] = DFFEAS((\contador~0_combout  & ((contador[6]) # ((\Add6~0_combout  & \state.DIV~regout )))) # (!\contador~0_combout  & (\Add6~0_combout  & (\state.DIV~regout ))), GLOBAL(\clk~combout ), VCC, , !\reset~combout , , , , )

	.clk(\clk~combout ),
	.dataa(\contador~0_combout ),
	.datab(\Add6~0_combout ),
	.datac(\state.DIV~regout ),
	.datad(contador[6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(contador[6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador[6] .lut_mask = "eac0";
defparam \contador[6] .operation_mode = "normal";
defparam \contador[6] .output_mode = "reg_only";
defparam \contador[6] .register_cascade_mode = "off";
defparam \contador[6] .sum_lutc_input = "datac";
defparam \contador[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N7
maxv_lcell \Add6~35 (
// Equation(s):
// \Add6~35_combout  = (((!\Add6~12  & \Add6~2 ) # (\Add6~12  & \Add6~2COUT1_70 ) $ (contador[7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(contador[7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add6~12 ),
	.cin0(\Add6~2 ),
	.cin1(\Add6~2COUT1_70 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add6~35_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add6~35 .cin0_used = "true";
defparam \Add6~35 .cin1_used = "true";
defparam \Add6~35 .cin_used = "true";
defparam \Add6~35 .lut_mask = "0ff0";
defparam \Add6~35 .operation_mode = "normal";
defparam \Add6~35 .output_mode = "comb_only";
defparam \Add6~35 .register_cascade_mode = "off";
defparam \Add6~35 .sum_lutc_input = "cin";
defparam \Add6~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N9
maxv_lcell \contador[7] (
// Equation(s):
// contador[7] = DFFEAS((\contador~0_combout  & ((contador[7]) # ((\Add6~35_combout  & \state.DIV~regout )))) # (!\contador~0_combout  & (((\Add6~35_combout  & \state.DIV~regout )))), GLOBAL(\clk~combout ), VCC, , !\reset~combout , , , , )

	.clk(\clk~combout ),
	.dataa(\contador~0_combout ),
	.datab(contador[7]),
	.datac(\Add6~35_combout ),
	.datad(\state.DIV~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(contador[7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \contador[7] .lut_mask = "f888";
defparam \contador[7] .operation_mode = "normal";
defparam \contador[7] .output_mode = "reg_only";
defparam \contador[7] .register_cascade_mode = "off";
defparam \contador[7] .sum_lutc_input = "datac";
defparam \contador[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N2
maxv_lcell \LessThan0~2 (
// Equation(s):
// \LessThan0~2_combout  = ((!contador[0] & (!contador[1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(contador[0]),
	.datac(contador[1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~2 .lut_mask = "0303";
defparam \LessThan0~2 .operation_mode = "normal";
defparam \LessThan0~2 .output_mode = "comb_only";
defparam \LessThan0~2 .register_cascade_mode = "off";
defparam \LessThan0~2 .sum_lutc_input = "datac";
defparam \LessThan0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N4
maxv_lcell \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = (!contador[5] & (((!contador[6]))))

	.clk(gnd),
	.dataa(contador[5]),
	.datab(vcc),
	.datac(vcc),
	.datad(contador[6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~0 .lut_mask = "0055";
defparam \LessThan0~0 .operation_mode = "normal";
defparam \LessThan0~0 .output_mode = "comb_only";
defparam \LessThan0~0 .register_cascade_mode = "off";
defparam \LessThan0~0 .sum_lutc_input = "datac";
defparam \LessThan0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N5
maxv_lcell \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = (!contador[4] & (!contador[2] & (!contador[3] & !contador[6])))

	.clk(gnd),
	.dataa(contador[4]),
	.datab(contador[2]),
	.datac(contador[3]),
	.datad(contador[6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~1 .lut_mask = "0001";
defparam \LessThan0~1 .operation_mode = "normal";
defparam \LessThan0~1 .output_mode = "comb_only";
defparam \LessThan0~1 .register_cascade_mode = "off";
defparam \LessThan0~1 .sum_lutc_input = "datac";
defparam \LessThan0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N6
maxv_lcell \LessThan0~3 (
// Equation(s):
// \LessThan0~3_combout  = (!contador[7] & ((\LessThan0~0_combout ) # ((\LessThan0~2_combout  & \LessThan0~1_combout ))))

	.clk(gnd),
	.dataa(contador[7]),
	.datab(\LessThan0~2_combout ),
	.datac(\LessThan0~0_combout ),
	.datad(\LessThan0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~3 .lut_mask = "5450";
defparam \LessThan0~3 .operation_mode = "normal";
defparam \LessThan0~3 .output_mode = "comb_only";
defparam \LessThan0~3 .register_cascade_mode = "off";
defparam \LessThan0~3 .sum_lutc_input = "datac";
defparam \LessThan0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N4
maxv_lcell \state.DONE (
// Equation(s):
// \Selector3~0  = ((!\LessThan0~3_combout  & ((\state.DIV~regout ))))
// \state.DONE~regout  = DFFEAS(\Selector3~0 , GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\LessThan0~3_combout ),
	.datac(vcc),
	.datad(\state.DIV~regout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector3~0 ),
	.regout(\state.DONE~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \state.DONE .lut_mask = "3300";
defparam \state.DONE .operation_mode = "normal";
defparam \state.DONE .output_mode = "reg_and_comb";
defparam \state.DONE .register_cascade_mode = "off";
defparam \state.DONE .sum_lutc_input = "datac";
defparam \state.DONE .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N3
maxv_lcell \state.INITIAL (
// Equation(s):
// \state.INITIAL~regout  = DFFEAS((!\state.DONE~regout  & ((\Selector0~2_combout ) # ((\state.DIV~regout  & !\LessThan0~3_combout )))), GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Selector0~2_combout ),
	.datab(\state.DIV~regout ),
	.datac(\state.DONE~regout ),
	.datad(\LessThan0~3_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\state.INITIAL~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \state.INITIAL .lut_mask = "0a0e";
defparam \state.INITIAL .operation_mode = "normal";
defparam \state.INITIAL .output_mode = "reg_only";
defparam \state.INITIAL .register_cascade_mode = "off";
defparam \state.INITIAL .sum_lutc_input = "datac";
defparam \state.INITIAL .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N8
maxv_lcell \state.LOAD (
// Equation(s):
// \state.LOAD~regout  = DFFEAS((!\state.INITIAL~regout  & (((\start~combout )))), GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\state.INITIAL~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\start~combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\state.LOAD~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \state.LOAD .lut_mask = "5500";
defparam \state.LOAD .operation_mode = "normal";
defparam \state.LOAD .output_mode = "reg_only";
defparam \state.LOAD .register_cascade_mode = "off";
defparam \state.LOAD .sum_lutc_input = "datac";
defparam \state.LOAD .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N4
maxv_lcell \Selector2~2 (
// Equation(s):
// \Selector2~2_combout  = (\state.LOAD~regout  & (\Equal0~10_combout )) # (!\state.LOAD~regout  & (((\state.DIV~regout ))))

	.clk(gnd),
	.dataa(\state.LOAD~regout ),
	.datab(\Equal0~10_combout ),
	.datac(\state.DIV~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector2~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector2~2 .lut_mask = "d8d8";
defparam \Selector2~2 .operation_mode = "normal";
defparam \Selector2~2 .output_mode = "comb_only";
defparam \Selector2~2 .register_cascade_mode = "off";
defparam \Selector2~2 .sum_lutc_input = "datac";
defparam \Selector2~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N0
maxv_lcell \state.DIV (
// Equation(s):
// \state.DIV~regout  = DFFEAS((\Selector2~2_combout  & (!\state.DONE~regout  & ((\LessThan0~3_combout ) # (!\state.DIV~regout )))), GLOBAL(\clk~combout ), !GLOBAL(\reset~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\Selector2~2_combout ),
	.datab(\state.DIV~regout ),
	.datac(\state.DONE~regout ),
	.datad(\LessThan0~3_combout ),
	.aclr(\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\state.DIV~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \state.DIV .lut_mask = "0a02";
defparam \state.DIV .operation_mode = "normal";
defparam \state.DIV .output_mode = "reg_only";
defparam \state.DIV .register_cascade_mode = "off";
defparam \state.DIV .sum_lutc_input = "datac";
defparam \state.DIV .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N4
maxv_lcell \Add1~32 (
// Equation(s):
// \Add1~32_cout  = CARRY(((!\B~combout [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B~combout [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~30 ),
	.regout(),
	.cout(\Add1~32_cout ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add1~32 .lut_mask = "ff33";
defparam \Add1~32 .operation_mode = "arithmetic";
defparam \Add1~32 .output_mode = "none";
defparam \Add1~32 .register_cascade_mode = "off";
defparam \Add1~32 .sum_lutc_input = "datac";
defparam \Add1~32 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N5
maxv_lcell \Add1~15 (
// Equation(s):
// \Add1~15_combout  = (\B~combout [1] $ ((!\Add1~32_cout )))
// \Add1~17  = CARRY(((\B~combout [1]) # (!\Add1~32_cout )))
// \Add1~17COUT1_234  = CARRY(((\B~combout [1]) # (!\Add1~32_cout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B~combout [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add1~32_cout ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Add1~17 ),
	.cout1(\Add1~17COUT1_234 ));
// synopsys translate_off
defparam \Add1~15 .cin_used = "true";
defparam \Add1~15 .lut_mask = "c3cf";
defparam \Add1~15 .operation_mode = "arithmetic";
defparam \Add1~15 .output_mode = "comb_only";
defparam \Add1~15 .register_cascade_mode = "off";
defparam \Add1~15 .sum_lutc_input = "cin";
defparam \Add1~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N6
maxv_lcell \Add1~25 (
// Equation(s):
// \Add1~25_combout  = \B~combout [2] $ (((((!\Add1~32_cout  & \Add1~17 ) # (\Add1~32_cout  & \Add1~17COUT1_234 )))))
// \Add1~27  = CARRY((!\B~combout [2] & ((!\Add1~17 ))))
// \Add1~27COUT1_236  = CARRY((!\B~combout [2] & ((!\Add1~17COUT1_234 ))))

	.clk(gnd),
	.dataa(\B~combout [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add1~32_cout ),
	.cin0(\Add1~17 ),
	.cin1(\Add1~17COUT1_234 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~25_combout ),
	.regout(),
	.cout(),
	.cout0(\Add1~27 ),
	.cout1(\Add1~27COUT1_236 ));
// synopsys translate_off
defparam \Add1~25 .cin0_used = "true";
defparam \Add1~25 .cin1_used = "true";
defparam \Add1~25 .cin_used = "true";
defparam \Add1~25 .lut_mask = "5a05";
defparam \Add1~25 .operation_mode = "arithmetic";
defparam \Add1~25 .output_mode = "comb_only";
defparam \Add1~25 .register_cascade_mode = "off";
defparam \Add1~25 .sum_lutc_input = "cin";
defparam \Add1~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N7
maxv_lcell \Add1~40 (
// Equation(s):
// \Add1~40_combout  = \B~combout [3] $ ((((!(!\Add1~32_cout  & \Add1~27 ) # (\Add1~32_cout  & \Add1~27COUT1_236 )))))
// \Add1~42  = CARRY((\B~combout [3]) # ((!\Add1~27 )))
// \Add1~42COUT1_238  = CARRY((\B~combout [3]) # ((!\Add1~27COUT1_236 )))

	.clk(gnd),
	.dataa(\B~combout [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add1~32_cout ),
	.cin0(\Add1~27 ),
	.cin1(\Add1~27COUT1_236 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~40_combout ),
	.regout(),
	.cout(),
	.cout0(\Add1~42 ),
	.cout1(\Add1~42COUT1_238 ));
// synopsys translate_off
defparam \Add1~40 .cin0_used = "true";
defparam \Add1~40 .cin1_used = "true";
defparam \Add1~40 .cin_used = "true";
defparam \Add1~40 .lut_mask = "a5af";
defparam \Add1~40 .operation_mode = "arithmetic";
defparam \Add1~40 .output_mode = "comb_only";
defparam \Add1~40 .register_cascade_mode = "off";
defparam \Add1~40 .sum_lutc_input = "cin";
defparam \Add1~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N8
maxv_lcell \Add1~50 (
// Equation(s):
// \Add1~50_combout  = (\B~combout [4] $ (((!\Add1~32_cout  & \Add1~42 ) # (\Add1~32_cout  & \Add1~42COUT1_238 ))))
// \Add1~52  = CARRY(((!\B~combout [4] & !\Add1~42 )))
// \Add1~52COUT1_240  = CARRY(((!\B~combout [4] & !\Add1~42COUT1_238 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B~combout [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add1~32_cout ),
	.cin0(\Add1~42 ),
	.cin1(\Add1~42COUT1_238 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~50_combout ),
	.regout(),
	.cout(),
	.cout0(\Add1~52 ),
	.cout1(\Add1~52COUT1_240 ));
// synopsys translate_off
defparam \Add1~50 .cin0_used = "true";
defparam \Add1~50 .cin1_used = "true";
defparam \Add1~50 .cin_used = "true";
defparam \Add1~50 .lut_mask = "3c03";
defparam \Add1~50 .operation_mode = "arithmetic";
defparam \Add1~50 .output_mode = "comb_only";
defparam \Add1~50 .register_cascade_mode = "off";
defparam \Add1~50 .sum_lutc_input = "cin";
defparam \Add1~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N9
maxv_lcell \Add1~60 (
// Equation(s):
// \Add1~60_combout  = (\B~combout [5] $ ((!(!\Add1~32_cout  & \Add1~52 ) # (\Add1~32_cout  & \Add1~52COUT1_240 ))))
// \Add1~62  = CARRY(((\B~combout [5]) # (!\Add1~52COUT1_240 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B~combout [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add1~32_cout ),
	.cin0(\Add1~52 ),
	.cin1(\Add1~52COUT1_240 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~60_combout ),
	.regout(),
	.cout(\Add1~62 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add1~60 .cin0_used = "true";
defparam \Add1~60 .cin1_used = "true";
defparam \Add1~60 .cin_used = "true";
defparam \Add1~60 .lut_mask = "c3cf";
defparam \Add1~60 .operation_mode = "arithmetic";
defparam \Add1~60 .output_mode = "comb_only";
defparam \Add1~60 .register_cascade_mode = "off";
defparam \Add1~60 .sum_lutc_input = "cin";
defparam \Add1~60 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N0
maxv_lcell \Add1~70 (
// Equation(s):
// \Add1~70_combout  = (\B~combout [6] $ ((\Add1~62 )))
// \Add1~72  = CARRY(((!\B~combout [6] & !\Add1~62 )))
// \Add1~72COUT1_242  = CARRY(((!\B~combout [6] & !\Add1~62 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B~combout [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add1~62 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~70_combout ),
	.regout(),
	.cout(),
	.cout0(\Add1~72 ),
	.cout1(\Add1~72COUT1_242 ));
// synopsys translate_off
defparam \Add1~70 .cin_used = "true";
defparam \Add1~70 .lut_mask = "3c03";
defparam \Add1~70 .operation_mode = "arithmetic";
defparam \Add1~70 .output_mode = "comb_only";
defparam \Add1~70 .register_cascade_mode = "off";
defparam \Add1~70 .sum_lutc_input = "cin";
defparam \Add1~70 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N8
maxv_lcell \Selector61~0 (
// Equation(s):
// \Selector61~0_combout  = ((\B~combout [31] & (\Add1~70_combout )) # (!\B~combout [31] & ((\B~combout [6]))))

	.clk(gnd),
	.dataa(\Add1~70_combout ),
	.datab(vcc),
	.datac(\B~combout [31]),
	.datad(\B~combout [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector61~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector61~0 .lut_mask = "afa0";
defparam \Selector61~0 .operation_mode = "normal";
defparam \Selector61~0 .output_mode = "comb_only";
defparam \Selector61~0 .register_cascade_mode = "off";
defparam \Selector61~0 .sum_lutc_input = "datac";
defparam \Selector61~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N1
maxv_lcell \Add1~80 (
// Equation(s):
// \Add1~80_combout  = \B~combout [7] $ ((((!(!\Add1~62  & \Add1~72 ) # (\Add1~62  & \Add1~72COUT1_242 )))))
// \Add1~82  = CARRY((\B~combout [7]) # ((!\Add1~72 )))
// \Add1~82COUT1_244  = CARRY((\B~combout [7]) # ((!\Add1~72COUT1_242 )))

	.clk(gnd),
	.dataa(\B~combout [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add1~62 ),
	.cin0(\Add1~72 ),
	.cin1(\Add1~72COUT1_242 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~80_combout ),
	.regout(),
	.cout(),
	.cout0(\Add1~82 ),
	.cout1(\Add1~82COUT1_244 ));
// synopsys translate_off
defparam \Add1~80 .cin0_used = "true";
defparam \Add1~80 .cin1_used = "true";
defparam \Add1~80 .cin_used = "true";
defparam \Add1~80 .lut_mask = "a5af";
defparam \Add1~80 .operation_mode = "arithmetic";
defparam \Add1~80 .output_mode = "comb_only";
defparam \Add1~80 .register_cascade_mode = "off";
defparam \Add1~80 .sum_lutc_input = "cin";
defparam \Add1~80 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N4
maxv_lcell \Selector60~0 (
// Equation(s):
// \Selector60~0_combout  = (\B~combout [31] & (((\Add1~80_combout )))) # (!\B~combout [31] & (\B~combout [7]))

	.clk(gnd),
	.dataa(\B~combout [31]),
	.datab(\B~combout [7]),
	.datac(\Add1~80_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector60~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector60~0 .lut_mask = "e4e4";
defparam \Selector60~0 .operation_mode = "normal";
defparam \Selector60~0 .output_mode = "comb_only";
defparam \Selector60~0 .register_cascade_mode = "off";
defparam \Selector60~0 .sum_lutc_input = "datac";
defparam \Selector60~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N2
maxv_lcell \Add1~90 (
// Equation(s):
// \Add1~90_combout  = (\B~combout [8] $ (((!\Add1~62  & \Add1~82 ) # (\Add1~62  & \Add1~82COUT1_244 ))))
// \Add1~92  = CARRY(((!\B~combout [8] & !\Add1~82 )))
// \Add1~92COUT1_246  = CARRY(((!\B~combout [8] & !\Add1~82COUT1_244 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B~combout [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add1~62 ),
	.cin0(\Add1~82 ),
	.cin1(\Add1~82COUT1_244 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~90_combout ),
	.regout(),
	.cout(),
	.cout0(\Add1~92 ),
	.cout1(\Add1~92COUT1_246 ));
// synopsys translate_off
defparam \Add1~90 .cin0_used = "true";
defparam \Add1~90 .cin1_used = "true";
defparam \Add1~90 .cin_used = "true";
defparam \Add1~90 .lut_mask = "3c03";
defparam \Add1~90 .operation_mode = "arithmetic";
defparam \Add1~90 .output_mode = "comb_only";
defparam \Add1~90 .register_cascade_mode = "off";
defparam \Add1~90 .sum_lutc_input = "cin";
defparam \Add1~90 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N3
maxv_lcell \Selector59~0 (
// Equation(s):
// \Selector59~0_combout  = (\B~combout [31] & (((\Add1~90_combout )))) # (!\B~combout [31] & (\B~combout [8]))

	.clk(gnd),
	.dataa(\B~combout [31]),
	.datab(\B~combout [8]),
	.datac(\Add1~90_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector59~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector59~0 .lut_mask = "e4e4";
defparam \Selector59~0 .operation_mode = "normal";
defparam \Selector59~0 .output_mode = "comb_only";
defparam \Selector59~0 .register_cascade_mode = "off";
defparam \Selector59~0 .sum_lutc_input = "datac";
defparam \Selector59~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N3
maxv_lcell \Add1~100 (
// Equation(s):
// \Add1~100_combout  = \B~combout [9] $ ((((!(!\Add1~62  & \Add1~92 ) # (\Add1~62  & \Add1~92COUT1_246 )))))
// \Add1~102  = CARRY((\B~combout [9]) # ((!\Add1~92 )))
// \Add1~102COUT1_248  = CARRY((\B~combout [9]) # ((!\Add1~92COUT1_246 )))

	.clk(gnd),
	.dataa(\B~combout [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add1~62 ),
	.cin0(\Add1~92 ),
	.cin1(\Add1~92COUT1_246 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~100_combout ),
	.regout(),
	.cout(),
	.cout0(\Add1~102 ),
	.cout1(\Add1~102COUT1_248 ));
// synopsys translate_off
defparam \Add1~100 .cin0_used = "true";
defparam \Add1~100 .cin1_used = "true";
defparam \Add1~100 .cin_used = "true";
defparam \Add1~100 .lut_mask = "a5af";
defparam \Add1~100 .operation_mode = "arithmetic";
defparam \Add1~100 .output_mode = "comb_only";
defparam \Add1~100 .register_cascade_mode = "off";
defparam \Add1~100 .sum_lutc_input = "cin";
defparam \Add1~100 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N2
maxv_lcell \Selector58~0 (
// Equation(s):
// \Selector58~0_combout  = ((\B~combout [31] & (\Add1~100_combout )) # (!\B~combout [31] & ((\B~combout [9]))))

	.clk(gnd),
	.dataa(\Add1~100_combout ),
	.datab(vcc),
	.datac(\B~combout [31]),
	.datad(\B~combout [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector58~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector58~0 .lut_mask = "afa0";
defparam \Selector58~0 .operation_mode = "normal";
defparam \Selector58~0 .output_mode = "comb_only";
defparam \Selector58~0 .register_cascade_mode = "off";
defparam \Selector58~0 .sum_lutc_input = "datac";
defparam \Selector58~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N4
maxv_lcell \Add1~110 (
// Equation(s):
// \Add1~110_combout  = (\B~combout [10] $ (((!\Add1~62  & \Add1~102 ) # (\Add1~62  & \Add1~102COUT1_248 ))))
// \Add1~112  = CARRY(((!\B~combout [10] & !\Add1~102COUT1_248 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B~combout [10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add1~62 ),
	.cin0(\Add1~102 ),
	.cin1(\Add1~102COUT1_248 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~110_combout ),
	.regout(),
	.cout(\Add1~112 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add1~110 .cin0_used = "true";
defparam \Add1~110 .cin1_used = "true";
defparam \Add1~110 .cin_used = "true";
defparam \Add1~110 .lut_mask = "3c03";
defparam \Add1~110 .operation_mode = "arithmetic";
defparam \Add1~110 .output_mode = "comb_only";
defparam \Add1~110 .register_cascade_mode = "off";
defparam \Add1~110 .sum_lutc_input = "cin";
defparam \Add1~110 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N5
maxv_lcell \Add1~120 (
// Equation(s):
// \Add1~120_combout  = (\B~combout [11] $ ((!\Add1~112 )))
// \Add1~122  = CARRY(((\B~combout [11]) # (!\Add1~112 )))
// \Add1~122COUT1_250  = CARRY(((\B~combout [11]) # (!\Add1~112 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B~combout [11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add1~112 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~120_combout ),
	.regout(),
	.cout(),
	.cout0(\Add1~122 ),
	.cout1(\Add1~122COUT1_250 ));
// synopsys translate_off
defparam \Add1~120 .cin_used = "true";
defparam \Add1~120 .lut_mask = "c3cf";
defparam \Add1~120 .operation_mode = "arithmetic";
defparam \Add1~120 .output_mode = "comb_only";
defparam \Add1~120 .register_cascade_mode = "off";
defparam \Add1~120 .sum_lutc_input = "cin";
defparam \Add1~120 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N1
maxv_lcell \Selector56~0 (
// Equation(s):
// \Selector56~0_combout  = (\B~combout [31] & (((\Add1~120_combout )))) # (!\B~combout [31] & (((\B~combout [11]))))

	.clk(gnd),
	.dataa(\B~combout [31]),
	.datab(vcc),
	.datac(\Add1~120_combout ),
	.datad(\B~combout [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector56~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector56~0 .lut_mask = "f5a0";
defparam \Selector56~0 .operation_mode = "normal";
defparam \Selector56~0 .output_mode = "comb_only";
defparam \Selector56~0 .register_cascade_mode = "off";
defparam \Selector56~0 .sum_lutc_input = "datac";
defparam \Selector56~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N6
maxv_lcell \Add1~130 (
// Equation(s):
// \Add1~130_combout  = \B~combout [12] $ (((((!\Add1~112  & \Add1~122 ) # (\Add1~112  & \Add1~122COUT1_250 )))))
// \Add1~132  = CARRY((!\B~combout [12] & ((!\Add1~122 ))))
// \Add1~132COUT1_252  = CARRY((!\B~combout [12] & ((!\Add1~122COUT1_250 ))))

	.clk(gnd),
	.dataa(\B~combout [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add1~112 ),
	.cin0(\Add1~122 ),
	.cin1(\Add1~122COUT1_250 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~130_combout ),
	.regout(),
	.cout(),
	.cout0(\Add1~132 ),
	.cout1(\Add1~132COUT1_252 ));
// synopsys translate_off
defparam \Add1~130 .cin0_used = "true";
defparam \Add1~130 .cin1_used = "true";
defparam \Add1~130 .cin_used = "true";
defparam \Add1~130 .lut_mask = "5a05";
defparam \Add1~130 .operation_mode = "arithmetic";
defparam \Add1~130 .output_mode = "comb_only";
defparam \Add1~130 .register_cascade_mode = "off";
defparam \Add1~130 .sum_lutc_input = "cin";
defparam \Add1~130 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N7
maxv_lcell \Add1~140 (
// Equation(s):
// \Add1~140_combout  = \B~combout [13] $ ((((!(!\Add1~112  & \Add1~132 ) # (\Add1~112  & \Add1~132COUT1_252 )))))
// \Add1~142  = CARRY((\B~combout [13]) # ((!\Add1~132 )))
// \Add1~142COUT1_254  = CARRY((\B~combout [13]) # ((!\Add1~132COUT1_252 )))

	.clk(gnd),
	.dataa(\B~combout [13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add1~112 ),
	.cin0(\Add1~132 ),
	.cin1(\Add1~132COUT1_252 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~140_combout ),
	.regout(),
	.cout(),
	.cout0(\Add1~142 ),
	.cout1(\Add1~142COUT1_254 ));
// synopsys translate_off
defparam \Add1~140 .cin0_used = "true";
defparam \Add1~140 .cin1_used = "true";
defparam \Add1~140 .cin_used = "true";
defparam \Add1~140 .lut_mask = "a5af";
defparam \Add1~140 .operation_mode = "arithmetic";
defparam \Add1~140 .output_mode = "comb_only";
defparam \Add1~140 .register_cascade_mode = "off";
defparam \Add1~140 .sum_lutc_input = "cin";
defparam \Add1~140 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N8
maxv_lcell \Add1~150 (
// Equation(s):
// \Add1~150_combout  = (\B~combout [14] $ (((!\Add1~112  & \Add1~142 ) # (\Add1~112  & \Add1~142COUT1_254 ))))
// \Add1~152  = CARRY(((!\B~combout [14] & !\Add1~142 )))
// \Add1~152COUT1_256  = CARRY(((!\B~combout [14] & !\Add1~142COUT1_254 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B~combout [14]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add1~112 ),
	.cin0(\Add1~142 ),
	.cin1(\Add1~142COUT1_254 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~150_combout ),
	.regout(),
	.cout(),
	.cout0(\Add1~152 ),
	.cout1(\Add1~152COUT1_256 ));
// synopsys translate_off
defparam \Add1~150 .cin0_used = "true";
defparam \Add1~150 .cin1_used = "true";
defparam \Add1~150 .cin_used = "true";
defparam \Add1~150 .lut_mask = "3c03";
defparam \Add1~150 .operation_mode = "arithmetic";
defparam \Add1~150 .output_mode = "comb_only";
defparam \Add1~150 .register_cascade_mode = "off";
defparam \Add1~150 .sum_lutc_input = "cin";
defparam \Add1~150 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N7
maxv_lcell \Selector53~0 (
// Equation(s):
// \Selector53~0_combout  = ((\B~combout [31] & (\Add1~150_combout )) # (!\B~combout [31] & ((\B~combout [14]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add1~150_combout ),
	.datac(\B~combout [31]),
	.datad(\B~combout [14]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector53~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector53~0 .lut_mask = "cfc0";
defparam \Selector53~0 .operation_mode = "normal";
defparam \Selector53~0 .output_mode = "comb_only";
defparam \Selector53~0 .register_cascade_mode = "off";
defparam \Selector53~0 .sum_lutc_input = "datac";
defparam \Selector53~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y5_N9
maxv_lcell \Add1~155 (
// Equation(s):
// \Add1~155_combout  = (\B~combout [15] $ ((!(!\Add1~112  & \Add1~152 ) # (\Add1~112  & \Add1~152COUT1_256 ))))
// \Add1~157  = CARRY(((\B~combout [15]) # (!\Add1~152COUT1_256 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B~combout [15]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add1~112 ),
	.cin0(\Add1~152 ),
	.cin1(\Add1~152COUT1_256 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~155_combout ),
	.regout(),
	.cout(\Add1~157 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add1~155 .cin0_used = "true";
defparam \Add1~155 .cin1_used = "true";
defparam \Add1~155 .cin_used = "true";
defparam \Add1~155 .lut_mask = "c3cf";
defparam \Add1~155 .operation_mode = "arithmetic";
defparam \Add1~155 .output_mode = "comb_only";
defparam \Add1~155 .register_cascade_mode = "off";
defparam \Add1~155 .sum_lutc_input = "cin";
defparam \Add1~155 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N0
maxv_lcell \Add1~145 (
// Equation(s):
// \Add1~145_combout  = (\B~combout [16] $ ((\Add1~157 )))
// \Add1~147  = CARRY(((!\B~combout [16] & !\Add1~157 )))
// \Add1~147COUT1_258  = CARRY(((!\B~combout [16] & !\Add1~157 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B~combout [16]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add1~157 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~145_combout ),
	.regout(),
	.cout(),
	.cout0(\Add1~147 ),
	.cout1(\Add1~147COUT1_258 ));
// synopsys translate_off
defparam \Add1~145 .cin_used = "true";
defparam \Add1~145 .lut_mask = "3c03";
defparam \Add1~145 .operation_mode = "arithmetic";
defparam \Add1~145 .output_mode = "comb_only";
defparam \Add1~145 .register_cascade_mode = "off";
defparam \Add1~145 .sum_lutc_input = "cin";
defparam \Add1~145 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N1
maxv_lcell \Add1~135 (
// Equation(s):
// \Add1~135_combout  = (\B~combout [17] $ ((!(!\Add1~157  & \Add1~147 ) # (\Add1~157  & \Add1~147COUT1_258 ))))
// \Add1~137  = CARRY(((\B~combout [17]) # (!\Add1~147 )))
// \Add1~137COUT1_260  = CARRY(((\B~combout [17]) # (!\Add1~147COUT1_258 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B~combout [17]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add1~157 ),
	.cin0(\Add1~147 ),
	.cin1(\Add1~147COUT1_258 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~135_combout ),
	.regout(),
	.cout(),
	.cout0(\Add1~137 ),
	.cout1(\Add1~137COUT1_260 ));
// synopsys translate_off
defparam \Add1~135 .cin0_used = "true";
defparam \Add1~135 .cin1_used = "true";
defparam \Add1~135 .cin_used = "true";
defparam \Add1~135 .lut_mask = "c3cf";
defparam \Add1~135 .operation_mode = "arithmetic";
defparam \Add1~135 .output_mode = "comb_only";
defparam \Add1~135 .register_cascade_mode = "off";
defparam \Add1~135 .sum_lutc_input = "cin";
defparam \Add1~135 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N2
maxv_lcell \Add1~125 (
// Equation(s):
// \Add1~125_combout  = \B~combout [18] $ (((((!\Add1~157  & \Add1~137 ) # (\Add1~157  & \Add1~137COUT1_260 )))))
// \Add1~127  = CARRY((!\B~combout [18] & ((!\Add1~137 ))))
// \Add1~127COUT1_262  = CARRY((!\B~combout [18] & ((!\Add1~137COUT1_260 ))))

	.clk(gnd),
	.dataa(\B~combout [18]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add1~157 ),
	.cin0(\Add1~137 ),
	.cin1(\Add1~137COUT1_260 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~125_combout ),
	.regout(),
	.cout(),
	.cout0(\Add1~127 ),
	.cout1(\Add1~127COUT1_262 ));
// synopsys translate_off
defparam \Add1~125 .cin0_used = "true";
defparam \Add1~125 .cin1_used = "true";
defparam \Add1~125 .cin_used = "true";
defparam \Add1~125 .lut_mask = "5a05";
defparam \Add1~125 .operation_mode = "arithmetic";
defparam \Add1~125 .output_mode = "comb_only";
defparam \Add1~125 .register_cascade_mode = "off";
defparam \Add1~125 .sum_lutc_input = "cin";
defparam \Add1~125 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N3
maxv_lcell \Add1~115 (
// Equation(s):
// \Add1~115_combout  = (\B~combout [19] $ ((!(!\Add1~157  & \Add1~127 ) # (\Add1~157  & \Add1~127COUT1_262 ))))
// \Add1~117  = CARRY(((\B~combout [19]) # (!\Add1~127 )))
// \Add1~117COUT1_264  = CARRY(((\B~combout [19]) # (!\Add1~127COUT1_262 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B~combout [19]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add1~157 ),
	.cin0(\Add1~127 ),
	.cin1(\Add1~127COUT1_262 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~115_combout ),
	.regout(),
	.cout(),
	.cout0(\Add1~117 ),
	.cout1(\Add1~117COUT1_264 ));
// synopsys translate_off
defparam \Add1~115 .cin0_used = "true";
defparam \Add1~115 .cin1_used = "true";
defparam \Add1~115 .cin_used = "true";
defparam \Add1~115 .lut_mask = "c3cf";
defparam \Add1~115 .operation_mode = "arithmetic";
defparam \Add1~115 .output_mode = "comb_only";
defparam \Add1~115 .register_cascade_mode = "off";
defparam \Add1~115 .sum_lutc_input = "cin";
defparam \Add1~115 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y7_N5
maxv_lcell \Selector48~0 (
// Equation(s):
// \Selector48~0_combout  = ((\B~combout [31] & (\Add1~115_combout )) # (!\B~combout [31] & ((\B~combout [19]))))

	.clk(gnd),
	.dataa(\Add1~115_combout ),
	.datab(\B~combout [19]),
	.datac(vcc),
	.datad(\B~combout [31]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector48~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector48~0 .lut_mask = "aacc";
defparam \Selector48~0 .operation_mode = "normal";
defparam \Selector48~0 .output_mode = "comb_only";
defparam \Selector48~0 .register_cascade_mode = "off";
defparam \Selector48~0 .sum_lutc_input = "datac";
defparam \Selector48~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N4
maxv_lcell \Add1~105 (
// Equation(s):
// \Add1~105_combout  = (\B~combout [20] $ (((!\Add1~157  & \Add1~117 ) # (\Add1~157  & \Add1~117COUT1_264 ))))
// \Add1~107  = CARRY(((!\B~combout [20] & !\Add1~117COUT1_264 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B~combout [20]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add1~157 ),
	.cin0(\Add1~117 ),
	.cin1(\Add1~117COUT1_264 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~105_combout ),
	.regout(),
	.cout(\Add1~107 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add1~105 .cin0_used = "true";
defparam \Add1~105 .cin1_used = "true";
defparam \Add1~105 .cin_used = "true";
defparam \Add1~105 .lut_mask = "3c03";
defparam \Add1~105 .operation_mode = "arithmetic";
defparam \Add1~105 .output_mode = "comb_only";
defparam \Add1~105 .register_cascade_mode = "off";
defparam \Add1~105 .sum_lutc_input = "cin";
defparam \Add1~105 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N0
maxv_lcell \Selector47~0 (
// Equation(s):
// \Selector47~0_combout  = (\B~combout [31] & (((\Add1~105_combout )))) # (!\B~combout [31] & (((\B~combout [20]))))

	.clk(gnd),
	.dataa(\B~combout [31]),
	.datab(vcc),
	.datac(\B~combout [20]),
	.datad(\Add1~105_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector47~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector47~0 .lut_mask = "fa50";
defparam \Selector47~0 .operation_mode = "normal";
defparam \Selector47~0 .output_mode = "comb_only";
defparam \Selector47~0 .register_cascade_mode = "off";
defparam \Selector47~0 .sum_lutc_input = "datac";
defparam \Selector47~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N5
maxv_lcell \Add1~95 (
// Equation(s):
// \Add1~95_combout  = \B~combout [21] $ ((((!\Add1~107 ))))
// \Add1~97  = CARRY((\B~combout [21]) # ((!\Add1~107 )))
// \Add1~97COUT1_266  = CARRY((\B~combout [21]) # ((!\Add1~107 )))

	.clk(gnd),
	.dataa(\B~combout [21]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add1~107 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~95_combout ),
	.regout(),
	.cout(),
	.cout0(\Add1~97 ),
	.cout1(\Add1~97COUT1_266 ));
// synopsys translate_off
defparam \Add1~95 .cin_used = "true";
defparam \Add1~95 .lut_mask = "a5af";
defparam \Add1~95 .operation_mode = "arithmetic";
defparam \Add1~95 .output_mode = "comb_only";
defparam \Add1~95 .register_cascade_mode = "off";
defparam \Add1~95 .sum_lutc_input = "cin";
defparam \Add1~95 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N6
maxv_lcell \Selector46~0 (
// Equation(s):
// \Selector46~0_combout  = (\B~combout [31] & (((\Add1~95_combout )))) # (!\B~combout [31] & (((\B~combout [21]))))

	.clk(gnd),
	.dataa(\B~combout [31]),
	.datab(vcc),
	.datac(\Add1~95_combout ),
	.datad(\B~combout [21]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector46~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector46~0 .lut_mask = "f5a0";
defparam \Selector46~0 .operation_mode = "normal";
defparam \Selector46~0 .output_mode = "comb_only";
defparam \Selector46~0 .register_cascade_mode = "off";
defparam \Selector46~0 .sum_lutc_input = "datac";
defparam \Selector46~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N6
maxv_lcell \Add1~85 (
// Equation(s):
// \Add1~85_combout  = (\B~combout [22] $ (((!\Add1~107  & \Add1~97 ) # (\Add1~107  & \Add1~97COUT1_266 ))))
// \Add1~87  = CARRY(((!\B~combout [22] & !\Add1~97 )))
// \Add1~87COUT1_268  = CARRY(((!\B~combout [22] & !\Add1~97COUT1_266 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B~combout [22]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add1~107 ),
	.cin0(\Add1~97 ),
	.cin1(\Add1~97COUT1_266 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~85_combout ),
	.regout(),
	.cout(),
	.cout0(\Add1~87 ),
	.cout1(\Add1~87COUT1_268 ));
// synopsys translate_off
defparam \Add1~85 .cin0_used = "true";
defparam \Add1~85 .cin1_used = "true";
defparam \Add1~85 .cin_used = "true";
defparam \Add1~85 .lut_mask = "3c03";
defparam \Add1~85 .operation_mode = "arithmetic";
defparam \Add1~85 .output_mode = "comb_only";
defparam \Add1~85 .register_cascade_mode = "off";
defparam \Add1~85 .sum_lutc_input = "cin";
defparam \Add1~85 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N7
maxv_lcell \Add1~75 (
// Equation(s):
// \Add1~75_combout  = (\B~combout [23] $ ((!(!\Add1~107  & \Add1~87 ) # (\Add1~107  & \Add1~87COUT1_268 ))))
// \Add1~77  = CARRY(((\B~combout [23]) # (!\Add1~87 )))
// \Add1~77COUT1_270  = CARRY(((\B~combout [23]) # (!\Add1~87COUT1_268 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B~combout [23]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add1~107 ),
	.cin0(\Add1~87 ),
	.cin1(\Add1~87COUT1_268 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~75_combout ),
	.regout(),
	.cout(),
	.cout0(\Add1~77 ),
	.cout1(\Add1~77COUT1_270 ));
// synopsys translate_off
defparam \Add1~75 .cin0_used = "true";
defparam \Add1~75 .cin1_used = "true";
defparam \Add1~75 .cin_used = "true";
defparam \Add1~75 .lut_mask = "c3cf";
defparam \Add1~75 .operation_mode = "arithmetic";
defparam \Add1~75 .output_mode = "comb_only";
defparam \Add1~75 .register_cascade_mode = "off";
defparam \Add1~75 .sum_lutc_input = "cin";
defparam \Add1~75 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N8
maxv_lcell \Add1~65 (
// Equation(s):
// \Add1~65_combout  = (\B~combout [24] $ (((!\Add1~107  & \Add1~77 ) # (\Add1~107  & \Add1~77COUT1_270 ))))
// \Add1~67  = CARRY(((!\B~combout [24] & !\Add1~77 )))
// \Add1~67COUT1_272  = CARRY(((!\B~combout [24] & !\Add1~77COUT1_270 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B~combout [24]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add1~107 ),
	.cin0(\Add1~77 ),
	.cin1(\Add1~77COUT1_270 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~65_combout ),
	.regout(),
	.cout(),
	.cout0(\Add1~67 ),
	.cout1(\Add1~67COUT1_272 ));
// synopsys translate_off
defparam \Add1~65 .cin0_used = "true";
defparam \Add1~65 .cin1_used = "true";
defparam \Add1~65 .cin_used = "true";
defparam \Add1~65 .lut_mask = "3c03";
defparam \Add1~65 .operation_mode = "arithmetic";
defparam \Add1~65 .output_mode = "comb_only";
defparam \Add1~65 .register_cascade_mode = "off";
defparam \Add1~65 .sum_lutc_input = "cin";
defparam \Add1~65 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N8
maxv_lcell \Selector43~0 (
// Equation(s):
// \Selector43~0_combout  = (\B~combout [31] & (\Add1~65_combout )) # (!\B~combout [31] & (((\B~combout [24]))))

	.clk(gnd),
	.dataa(\Add1~65_combout ),
	.datab(\B~combout [24]),
	.datac(\B~combout [31]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector43~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector43~0 .lut_mask = "acac";
defparam \Selector43~0 .operation_mode = "normal";
defparam \Selector43~0 .output_mode = "comb_only";
defparam \Selector43~0 .register_cascade_mode = "off";
defparam \Selector43~0 .sum_lutc_input = "datac";
defparam \Selector43~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y5_N9
maxv_lcell \Add1~55 (
// Equation(s):
// \Add1~55_combout  = \B~combout [25] $ ((((!(!\Add1~107  & \Add1~67 ) # (\Add1~107  & \Add1~67COUT1_272 )))))
// \Add1~57  = CARRY((\B~combout [25]) # ((!\Add1~67COUT1_272 )))

	.clk(gnd),
	.dataa(\B~combout [25]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add1~107 ),
	.cin0(\Add1~67 ),
	.cin1(\Add1~67COUT1_272 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~55_combout ),
	.regout(),
	.cout(\Add1~57 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add1~55 .cin0_used = "true";
defparam \Add1~55 .cin1_used = "true";
defparam \Add1~55 .cin_used = "true";
defparam \Add1~55 .lut_mask = "a5af";
defparam \Add1~55 .operation_mode = "arithmetic";
defparam \Add1~55 .output_mode = "comb_only";
defparam \Add1~55 .register_cascade_mode = "off";
defparam \Add1~55 .sum_lutc_input = "cin";
defparam \Add1~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N0
maxv_lcell \Add1~45 (
// Equation(s):
// \Add1~45_combout  = (\B~combout [26] $ ((\Add1~57 )))
// \Add1~47  = CARRY(((!\B~combout [26] & !\Add1~57 )))
// \Add1~47COUT1_274  = CARRY(((!\B~combout [26] & !\Add1~57 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B~combout [26]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add1~57 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~45_combout ),
	.regout(),
	.cout(),
	.cout0(\Add1~47 ),
	.cout1(\Add1~47COUT1_274 ));
// synopsys translate_off
defparam \Add1~45 .cin_used = "true";
defparam \Add1~45 .lut_mask = "3c03";
defparam \Add1~45 .operation_mode = "arithmetic";
defparam \Add1~45 .output_mode = "comb_only";
defparam \Add1~45 .register_cascade_mode = "off";
defparam \Add1~45 .sum_lutc_input = "cin";
defparam \Add1~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N6
maxv_lcell \Selector41~0 (
// Equation(s):
// \Selector41~0_combout  = ((\B~combout [31] & (\Add1~45_combout )) # (!\B~combout [31] & ((\B~combout [26]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add1~45_combout ),
	.datac(\B~combout [31]),
	.datad(\B~combout [26]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector41~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector41~0 .lut_mask = "cfc0";
defparam \Selector41~0 .operation_mode = "normal";
defparam \Selector41~0 .output_mode = "comb_only";
defparam \Selector41~0 .register_cascade_mode = "off";
defparam \Selector41~0 .sum_lutc_input = "datac";
defparam \Selector41~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N1
maxv_lcell \Add1~35 (
// Equation(s):
// \Add1~35_combout  = \B~combout [27] $ ((((!(!\Add1~57  & \Add1~47 ) # (\Add1~57  & \Add1~47COUT1_274 )))))
// \Add1~37  = CARRY((\B~combout [27]) # ((!\Add1~47 )))
// \Add1~37COUT1_276  = CARRY((\B~combout [27]) # ((!\Add1~47COUT1_274 )))

	.clk(gnd),
	.dataa(\B~combout [27]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add1~57 ),
	.cin0(\Add1~47 ),
	.cin1(\Add1~47COUT1_274 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~35_combout ),
	.regout(),
	.cout(),
	.cout0(\Add1~37 ),
	.cout1(\Add1~37COUT1_276 ));
// synopsys translate_off
defparam \Add1~35 .cin0_used = "true";
defparam \Add1~35 .cin1_used = "true";
defparam \Add1~35 .cin_used = "true";
defparam \Add1~35 .lut_mask = "a5af";
defparam \Add1~35 .operation_mode = "arithmetic";
defparam \Add1~35 .output_mode = "comb_only";
defparam \Add1~35 .register_cascade_mode = "off";
defparam \Add1~35 .sum_lutc_input = "cin";
defparam \Add1~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N5
maxv_lcell \Selector40~0 (
// Equation(s):
// \Selector40~0_combout  = ((\B~combout [31] & (\Add1~35_combout )) # (!\B~combout [31] & ((\B~combout [27]))))

	.clk(gnd),
	.dataa(\Add1~35_combout ),
	.datab(vcc),
	.datac(\B~combout [31]),
	.datad(\B~combout [27]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector40~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector40~0 .lut_mask = "afa0";
defparam \Selector40~0 .operation_mode = "normal";
defparam \Selector40~0 .output_mode = "comb_only";
defparam \Selector40~0 .register_cascade_mode = "off";
defparam \Selector40~0 .sum_lutc_input = "datac";
defparam \Selector40~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N2
maxv_lcell \Add1~20 (
// Equation(s):
// \Add1~20_combout  = (\B~combout [28] $ (((!\Add1~57  & \Add1~37 ) # (\Add1~57  & \Add1~37COUT1_276 ))))
// \Add1~22  = CARRY(((!\B~combout [28] & !\Add1~37 )))
// \Add1~22COUT1_278  = CARRY(((!\B~combout [28] & !\Add1~37COUT1_276 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B~combout [28]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add1~57 ),
	.cin0(\Add1~37 ),
	.cin1(\Add1~37COUT1_276 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Add1~22 ),
	.cout1(\Add1~22COUT1_278 ));
// synopsys translate_off
defparam \Add1~20 .cin0_used = "true";
defparam \Add1~20 .cin1_used = "true";
defparam \Add1~20 .cin_used = "true";
defparam \Add1~20 .lut_mask = "3c03";
defparam \Add1~20 .operation_mode = "arithmetic";
defparam \Add1~20 .output_mode = "comb_only";
defparam \Add1~20 .register_cascade_mode = "off";
defparam \Add1~20 .sum_lutc_input = "cin";
defparam \Add1~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N9
maxv_lcell \Selector39~0 (
// Equation(s):
// \Selector39~0_combout  = ((\B~combout [31] & ((\Add1~20_combout ))) # (!\B~combout [31] & (\B~combout [28])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B~combout [31]),
	.datac(\B~combout [28]),
	.datad(\Add1~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector39~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector39~0 .lut_mask = "fc30";
defparam \Selector39~0 .operation_mode = "normal";
defparam \Selector39~0 .output_mode = "comb_only";
defparam \Selector39~0 .register_cascade_mode = "off";
defparam \Selector39~0 .sum_lutc_input = "datac";
defparam \Selector39~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N3
maxv_lcell \Add1~10 (
// Equation(s):
// \Add1~10_combout  = \B~combout [29] $ ((((!(!\Add1~57  & \Add1~22 ) # (\Add1~57  & \Add1~22COUT1_278 )))))
// \Add1~12  = CARRY((\B~combout [29]) # ((!\Add1~22 )))
// \Add1~12COUT1_280  = CARRY((\B~combout [29]) # ((!\Add1~22COUT1_278 )))

	.clk(gnd),
	.dataa(\B~combout [29]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add1~57 ),
	.cin0(\Add1~22 ),
	.cin1(\Add1~22COUT1_278 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Add1~12 ),
	.cout1(\Add1~12COUT1_280 ));
// synopsys translate_off
defparam \Add1~10 .cin0_used = "true";
defparam \Add1~10 .cin1_used = "true";
defparam \Add1~10 .cin_used = "true";
defparam \Add1~10 .lut_mask = "a5af";
defparam \Add1~10 .operation_mode = "arithmetic";
defparam \Add1~10 .output_mode = "comb_only";
defparam \Add1~10 .register_cascade_mode = "off";
defparam \Add1~10 .sum_lutc_input = "cin";
defparam \Add1~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N8
maxv_lcell \Selector38~0 (
// Equation(s):
// \Selector38~0_combout  = ((\B~combout [31] & ((\Add1~10_combout ))) # (!\B~combout [31] & (\B~combout [29])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B~combout [31]),
	.datac(\B~combout [29]),
	.datad(\Add1~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector38~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector38~0 .lut_mask = "fc30";
defparam \Selector38~0 .operation_mode = "normal";
defparam \Selector38~0 .output_mode = "comb_only";
defparam \Selector38~0 .register_cascade_mode = "off";
defparam \Selector38~0 .sum_lutc_input = "datac";
defparam \Selector38~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N4
maxv_lcell \Add1~5 (
// Equation(s):
// \Add1~5_combout  = (\B~combout [30] $ (((!\Add1~57  & \Add1~12 ) # (\Add1~57  & \Add1~12COUT1_280 ))))
// \Add1~7  = CARRY(((!\B~combout [30] & !\Add1~12COUT1_280 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B~combout [30]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add1~57 ),
	.cin0(\Add1~12 ),
	.cin1(\Add1~12COUT1_280 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~5_combout ),
	.regout(),
	.cout(\Add1~7 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add1~5 .cin0_used = "true";
defparam \Add1~5 .cin1_used = "true";
defparam \Add1~5 .cin_used = "true";
defparam \Add1~5 .lut_mask = "3c03";
defparam \Add1~5 .operation_mode = "arithmetic";
defparam \Add1~5 .output_mode = "comb_only";
defparam \Add1~5 .register_cascade_mode = "off";
defparam \Add1~5 .sum_lutc_input = "cin";
defparam \Add1~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N7
maxv_lcell \Selector37~0 (
// Equation(s):
// \Selector37~0_combout  = ((\B~combout [31] & (\Add1~5_combout )) # (!\B~combout [31] & ((\B~combout [30]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B~combout [31]),
	.datac(\Add1~5_combout ),
	.datad(\B~combout [30]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector37~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector37~0 .lut_mask = "f3c0";
defparam \Selector37~0 .operation_mode = "normal";
defparam \Selector37~0 .output_mode = "comb_only";
defparam \Selector37~0 .register_cascade_mode = "off";
defparam \Selector37~0 .sum_lutc_input = "datac";
defparam \Selector37~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N5
maxv_lcell \Selector132~0 (
// Equation(s):
// \Selector132~0_combout  = ((!\state.DONE~regout  & ((\Equal0~10_combout ) # (!\state.LOAD~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Equal0~10_combout ),
	.datac(\state.DONE~regout ),
	.datad(\state.LOAD~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector132~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector132~0 .lut_mask = "0c0f";
defparam \Selector132~0 .operation_mode = "normal";
defparam \Selector132~0 .output_mode = "comb_only";
defparam \Selector132~0 .register_cascade_mode = "off";
defparam \Selector132~0 .sum_lutc_input = "datac";
defparam \Selector132~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y5_N5
maxv_lcell \Add1~0 (
// Equation(s):
// \Add1~0_combout  = ((\Add1~7  $ (!\B~combout [31])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\B~combout [31]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add1~7 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add1~0 .cin_used = "true";
defparam \Add1~0 .lut_mask = "f00f";
defparam \Add1~0 .operation_mode = "normal";
defparam \Add1~0 .output_mode = "comb_only";
defparam \Add1~0 .register_cascade_mode = "off";
defparam \Add1~0 .sum_lutc_input = "cin";
defparam \Add1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N9
maxv_lcell \Selector36~0 (
// Equation(s):
// \Selector36~0_combout  = (\Add1~0_combout  & (((\state.LOAD~regout  & \B~combout [31]))))

	.clk(gnd),
	.dataa(\Add1~0_combout ),
	.datab(vcc),
	.datac(\state.LOAD~regout ),
	.datad(\B~combout [31]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector36~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector36~0 .lut_mask = "a000";
defparam \Selector36~0 .operation_mode = "normal";
defparam \Selector36~0 .output_mode = "comb_only";
defparam \Selector36~0 .register_cascade_mode = "off";
defparam \Selector36~0 .sum_lutc_input = "datac";
defparam \Selector36~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N9
maxv_lcell \Divisor[63] (
// Equation(s):
// Divisor[63] = DFFEAS((\Selector36~0_combout ) # ((Divisor[63] & ((\Selector3~0 ) # (!\Selector132~0_combout )))), GLOBAL(\clk~combout ), VCC, , !\reset~combout , , , , )

	.clk(\clk~combout ),
	.dataa(Divisor[63]),
	.datab(\Selector132~0_combout ),
	.datac(\Selector3~0 ),
	.datad(\Selector36~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Divisor[63]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Divisor[63] .lut_mask = "ffa2";
defparam \Divisor[63] .operation_mode = "normal";
defparam \Divisor[63] .output_mode = "reg_only";
defparam \Divisor[63] .register_cascade_mode = "off";
defparam \Divisor[63] .sum_lutc_input = "datac";
defparam \Divisor[63] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N2
maxv_lcell \Divisor[62]~2 (
// Equation(s):
// \Divisor[62]~2_combout  = (\Selector132~0_combout  & (!\reset~combout  & ((\LessThan0~3_combout ) # (!\state.DIV~regout ))))

	.clk(gnd),
	.dataa(\state.DIV~regout ),
	.datab(\Selector132~0_combout ),
	.datac(\LessThan0~3_combout ),
	.datad(\reset~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Divisor[62]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Divisor[62]~2 .lut_mask = "00c4";
defparam \Divisor[62]~2 .operation_mode = "normal";
defparam \Divisor[62]~2 .output_mode = "comb_only";
defparam \Divisor[62]~2 .register_cascade_mode = "off";
defparam \Divisor[62]~2 .sum_lutc_input = "datac";
defparam \Divisor[62]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N6
maxv_lcell \Divisor[62] (
// Equation(s):
// Divisor[62] = DFFEAS((\state.DIV~regout  & (((Divisor[63])))) # (!\state.DIV~regout  & (\Selector37~0_combout  & (\state.LOAD~regout ))), GLOBAL(\clk~combout ), VCC, , \Divisor[62]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\state.DIV~regout ),
	.datab(\Selector37~0_combout ),
	.datac(\state.LOAD~regout ),
	.datad(Divisor[63]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Divisor[62]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Divisor[62]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Divisor[62] .lut_mask = "ea40";
defparam \Divisor[62] .operation_mode = "normal";
defparam \Divisor[62] .output_mode = "reg_only";
defparam \Divisor[62] .register_cascade_mode = "off";
defparam \Divisor[62] .sum_lutc_input = "datac";
defparam \Divisor[62] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N8
maxv_lcell \Divisor[61] (
// Equation(s):
// Divisor[61] = DFFEAS((\state.DIV~regout  & (((Divisor[62])))) # (!\state.DIV~regout  & (\Selector38~0_combout  & (\state.LOAD~regout ))), GLOBAL(\clk~combout ), VCC, , \Divisor[62]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\state.DIV~regout ),
	.datab(\Selector38~0_combout ),
	.datac(\state.LOAD~regout ),
	.datad(Divisor[62]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Divisor[62]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Divisor[61]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Divisor[61] .lut_mask = "ea40";
defparam \Divisor[61] .operation_mode = "normal";
defparam \Divisor[61] .output_mode = "reg_only";
defparam \Divisor[61] .register_cascade_mode = "off";
defparam \Divisor[61] .sum_lutc_input = "datac";
defparam \Divisor[61] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N0
maxv_lcell \Divisor[60] (
// Equation(s):
// Divisor[60] = DFFEAS((\state.DIV~regout  & (((Divisor[61])))) # (!\state.DIV~regout  & (\state.LOAD~regout  & (\Selector39~0_combout ))), GLOBAL(\clk~combout ), VCC, , \Divisor[62]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\state.DIV~regout ),
	.datab(\state.LOAD~regout ),
	.datac(\Selector39~0_combout ),
	.datad(Divisor[61]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Divisor[62]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Divisor[60]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Divisor[60] .lut_mask = "ea40";
defparam \Divisor[60] .operation_mode = "normal";
defparam \Divisor[60] .output_mode = "reg_only";
defparam \Divisor[60] .register_cascade_mode = "off";
defparam \Divisor[60] .sum_lutc_input = "datac";
defparam \Divisor[60] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N0
maxv_lcell \Divisor[59] (
// Equation(s):
// Divisor[59] = DFFEAS((\state.DIV~regout  & (((Divisor[60])))) # (!\state.DIV~regout  & (\Selector40~0_combout  & (\state.LOAD~regout ))), GLOBAL(\clk~combout ), VCC, , \Divisor[62]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\Selector40~0_combout ),
	.datab(\state.LOAD~regout ),
	.datac(Divisor[60]),
	.datad(\state.DIV~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Divisor[62]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Divisor[59]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Divisor[59] .lut_mask = "f088";
defparam \Divisor[59] .operation_mode = "normal";
defparam \Divisor[59] .output_mode = "reg_only";
defparam \Divisor[59] .register_cascade_mode = "off";
defparam \Divisor[59] .sum_lutc_input = "datac";
defparam \Divisor[59] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N3
maxv_lcell \Divisor[58] (
// Equation(s):
// Divisor[58] = DFFEAS((\state.DIV~regout  & (((Divisor[59])))) # (!\state.DIV~regout  & (\Selector41~0_combout  & (\state.LOAD~regout ))), GLOBAL(\clk~combout ), VCC, , \Divisor[62]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\Selector41~0_combout ),
	.datab(\state.LOAD~regout ),
	.datac(Divisor[59]),
	.datad(\state.DIV~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Divisor[62]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Divisor[58]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Divisor[58] .lut_mask = "f088";
defparam \Divisor[58] .operation_mode = "normal";
defparam \Divisor[58] .output_mode = "reg_only";
defparam \Divisor[58] .register_cascade_mode = "off";
defparam \Divisor[58] .sum_lutc_input = "datac";
defparam \Divisor[58] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N1
maxv_lcell \Selector42~0 (
// Equation(s):
// \Selector42~0_combout  = (\B~combout [31] & (\Add1~55_combout )) # (!\B~combout [31] & (((\B~combout [25]))))

	.clk(gnd),
	.dataa(\B~combout [31]),
	.datab(\Add1~55_combout ),
	.datac(\B~combout [25]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector42~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector42~0 .lut_mask = "d8d8";
defparam \Selector42~0 .operation_mode = "normal";
defparam \Selector42~0 .output_mode = "comb_only";
defparam \Selector42~0 .register_cascade_mode = "off";
defparam \Selector42~0 .sum_lutc_input = "datac";
defparam \Selector42~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N4
maxv_lcell \Divisor[57] (
// Equation(s):
// Divisor[57] = DFFEAS((\state.DIV~regout  & (Divisor[58])) # (!\state.DIV~regout  & (((\Selector42~0_combout  & \state.LOAD~regout )))), GLOBAL(\clk~combout ), VCC, , \Divisor[62]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(Divisor[58]),
	.datab(\Selector42~0_combout ),
	.datac(\state.LOAD~regout ),
	.datad(\state.DIV~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Divisor[62]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Divisor[57]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Divisor[57] .lut_mask = "aac0";
defparam \Divisor[57] .operation_mode = "normal";
defparam \Divisor[57] .output_mode = "reg_only";
defparam \Divisor[57] .register_cascade_mode = "off";
defparam \Divisor[57] .sum_lutc_input = "datac";
defparam \Divisor[57] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N4
maxv_lcell \Divisor[56] (
// Equation(s):
// Divisor[56] = DFFEAS((\state.DIV~regout  & (((Divisor[57])))) # (!\state.DIV~regout  & (\Selector43~0_combout  & (\state.LOAD~regout ))), GLOBAL(\clk~combout ), VCC, , \Divisor[62]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\state.DIV~regout ),
	.datab(\Selector43~0_combout ),
	.datac(\state.LOAD~regout ),
	.datad(Divisor[57]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Divisor[62]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Divisor[56]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Divisor[56] .lut_mask = "ea40";
defparam \Divisor[56] .operation_mode = "normal";
defparam \Divisor[56] .output_mode = "reg_only";
defparam \Divisor[56] .register_cascade_mode = "off";
defparam \Divisor[56] .sum_lutc_input = "datac";
defparam \Divisor[56] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N4
maxv_lcell \Selector44~0 (
// Equation(s):
// \Selector44~0_combout  = (\B~combout [31] & (((\Add1~75_combout )))) # (!\B~combout [31] & (((\B~combout [23]))))

	.clk(gnd),
	.dataa(\B~combout [31]),
	.datab(vcc),
	.datac(\Add1~75_combout ),
	.datad(\B~combout [23]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector44~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector44~0 .lut_mask = "f5a0";
defparam \Selector44~0 .operation_mode = "normal";
defparam \Selector44~0 .output_mode = "comb_only";
defparam \Selector44~0 .register_cascade_mode = "off";
defparam \Selector44~0 .sum_lutc_input = "datac";
defparam \Selector44~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N1
maxv_lcell \Divisor[55] (
// Equation(s):
// Divisor[55] = DFFEAS((\state.DIV~regout  & (Divisor[56])) # (!\state.DIV~regout  & (((\state.LOAD~regout  & \Selector44~0_combout )))), GLOBAL(\clk~combout ), VCC, , \Divisor[62]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(Divisor[56]),
	.datab(\state.LOAD~regout ),
	.datac(\state.DIV~regout ),
	.datad(\Selector44~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Divisor[62]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Divisor[55]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Divisor[55] .lut_mask = "aca0";
defparam \Divisor[55] .operation_mode = "normal";
defparam \Divisor[55] .output_mode = "reg_only";
defparam \Divisor[55] .register_cascade_mode = "off";
defparam \Divisor[55] .sum_lutc_input = "datac";
defparam \Divisor[55] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N6
maxv_lcell \Selector45~0 (
// Equation(s):
// \Selector45~0_combout  = (\B~combout [31] & (\Add1~85_combout )) # (!\B~combout [31] & (((\B~combout [22]))))

	.clk(gnd),
	.dataa(\Add1~85_combout ),
	.datab(\B~combout [22]),
	.datac(\B~combout [31]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector45~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector45~0 .lut_mask = "acac";
defparam \Selector45~0 .operation_mode = "normal";
defparam \Selector45~0 .output_mode = "comb_only";
defparam \Selector45~0 .register_cascade_mode = "off";
defparam \Selector45~0 .sum_lutc_input = "datac";
defparam \Selector45~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N5
maxv_lcell \Divisor[54] (
// Equation(s):
// Divisor[54] = DFFEAS((\state.DIV~regout  & (Divisor[55])) # (!\state.DIV~regout  & (((\state.LOAD~regout  & \Selector45~0_combout )))), GLOBAL(\clk~combout ), VCC, , \Divisor[62]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(Divisor[55]),
	.datab(\state.DIV~regout ),
	.datac(\state.LOAD~regout ),
	.datad(\Selector45~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Divisor[62]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Divisor[54]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Divisor[54] .lut_mask = "b888";
defparam \Divisor[54] .operation_mode = "normal";
defparam \Divisor[54] .output_mode = "reg_only";
defparam \Divisor[54] .register_cascade_mode = "off";
defparam \Divisor[54] .sum_lutc_input = "datac";
defparam \Divisor[54] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N1
maxv_lcell \Divisor[53] (
// Equation(s):
// Divisor[53] = DFFEAS((\state.DIV~regout  & (((Divisor[54])))) # (!\state.DIV~regout  & (\Selector46~0_combout  & (\state.LOAD~regout ))), GLOBAL(\clk~combout ), VCC, , \Divisor[62]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\Selector46~0_combout ),
	.datab(\state.DIV~regout ),
	.datac(\state.LOAD~regout ),
	.datad(Divisor[54]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Divisor[62]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Divisor[53]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Divisor[53] .lut_mask = "ec20";
defparam \Divisor[53] .operation_mode = "normal";
defparam \Divisor[53] .output_mode = "reg_only";
defparam \Divisor[53] .register_cascade_mode = "off";
defparam \Divisor[53] .sum_lutc_input = "datac";
defparam \Divisor[53] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N3
maxv_lcell \Divisor[52] (
// Equation(s):
// Divisor[52] = DFFEAS((\state.DIV~regout  & (((Divisor[53])))) # (!\state.DIV~regout  & (\Selector47~0_combout  & (\state.LOAD~regout ))), GLOBAL(\clk~combout ), VCC, , \Divisor[62]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\Selector47~0_combout ),
	.datab(\state.DIV~regout ),
	.datac(\state.LOAD~regout ),
	.datad(Divisor[53]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Divisor[62]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Divisor[52]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Divisor[52] .lut_mask = "ec20";
defparam \Divisor[52] .operation_mode = "normal";
defparam \Divisor[52] .output_mode = "reg_only";
defparam \Divisor[52] .register_cascade_mode = "off";
defparam \Divisor[52] .sum_lutc_input = "datac";
defparam \Divisor[52] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y7_N8
maxv_lcell \Divisor[51] (
// Equation(s):
// Divisor[51] = DFFEAS((\state.DIV~regout  & (((Divisor[52])))) # (!\state.DIV~regout  & (\Selector48~0_combout  & (\state.LOAD~regout ))), GLOBAL(\clk~combout ), VCC, , \Divisor[62]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\Selector48~0_combout ),
	.datab(\state.LOAD~regout ),
	.datac(\state.DIV~regout ),
	.datad(Divisor[52]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Divisor[62]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Divisor[51]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Divisor[51] .lut_mask = "f808";
defparam \Divisor[51] .operation_mode = "normal";
defparam \Divisor[51] .output_mode = "reg_only";
defparam \Divisor[51] .register_cascade_mode = "off";
defparam \Divisor[51] .sum_lutc_input = "datac";
defparam \Divisor[51] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y7_N9
maxv_lcell \Selector49~0 (
// Equation(s):
// \Selector49~0_combout  = ((\B~combout [31] & ((\Add1~125_combout ))) # (!\B~combout [31] & (\B~combout [18])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B~combout [31]),
	.datac(\B~combout [18]),
	.datad(\Add1~125_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector49~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector49~0 .lut_mask = "fc30";
defparam \Selector49~0 .operation_mode = "normal";
defparam \Selector49~0 .output_mode = "comb_only";
defparam \Selector49~0 .register_cascade_mode = "off";
defparam \Selector49~0 .sum_lutc_input = "datac";
defparam \Selector49~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y7_N4
maxv_lcell \Divisor[50] (
// Equation(s):
// Divisor[50] = DFFEAS((\state.DIV~regout  & (((Divisor[51])))) # (!\state.DIV~regout  & (\state.LOAD~regout  & ((\Selector49~0_combout )))), GLOBAL(\clk~combout ), VCC, , \Divisor[62]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\state.DIV~regout ),
	.datab(\state.LOAD~regout ),
	.datac(Divisor[51]),
	.datad(\Selector49~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Divisor[62]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Divisor[50]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Divisor[50] .lut_mask = "e4a0";
defparam \Divisor[50] .operation_mode = "normal";
defparam \Divisor[50] .output_mode = "reg_only";
defparam \Divisor[50] .register_cascade_mode = "off";
defparam \Divisor[50] .sum_lutc_input = "datac";
defparam \Divisor[50] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y4_N5
maxv_lcell \Selector50~0 (
// Equation(s):
// \Selector50~0_combout  = (\B~combout [31] & (\Add1~135_combout )) # (!\B~combout [31] & (((\B~combout [17]))))

	.clk(gnd),
	.dataa(\B~combout [31]),
	.datab(\Add1~135_combout ),
	.datac(vcc),
	.datad(\B~combout [17]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector50~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector50~0 .lut_mask = "dd88";
defparam \Selector50~0 .operation_mode = "normal";
defparam \Selector50~0 .output_mode = "comb_only";
defparam \Selector50~0 .register_cascade_mode = "off";
defparam \Selector50~0 .sum_lutc_input = "datac";
defparam \Selector50~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y7_N6
maxv_lcell \Divisor[49] (
// Equation(s):
// Divisor[49] = DFFEAS((\state.DIV~regout  & (((Divisor[50])))) # (!\state.DIV~regout  & (\state.LOAD~regout  & ((\Selector50~0_combout )))), GLOBAL(\clk~combout ), VCC, , \Divisor[62]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\state.DIV~regout ),
	.datab(\state.LOAD~regout ),
	.datac(Divisor[50]),
	.datad(\Selector50~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Divisor[62]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Divisor[49]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Divisor[49] .lut_mask = "e4a0";
defparam \Divisor[49] .operation_mode = "normal";
defparam \Divisor[49] .output_mode = "reg_only";
defparam \Divisor[49] .register_cascade_mode = "off";
defparam \Divisor[49] .sum_lutc_input = "datac";
defparam \Divisor[49] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y4_N4
maxv_lcell \Selector51~0 (
// Equation(s):
// \Selector51~0_combout  = (\B~combout [31] & (\Add1~145_combout )) # (!\B~combout [31] & (((\B~combout [16]))))

	.clk(gnd),
	.dataa(\B~combout [31]),
	.datab(\Add1~145_combout ),
	.datac(vcc),
	.datad(\B~combout [16]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector51~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector51~0 .lut_mask = "dd88";
defparam \Selector51~0 .operation_mode = "normal";
defparam \Selector51~0 .output_mode = "comb_only";
defparam \Selector51~0 .register_cascade_mode = "off";
defparam \Selector51~0 .sum_lutc_input = "datac";
defparam \Selector51~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N4
maxv_lcell \Divisor[48] (
// Equation(s):
// Divisor[48] = DFFEAS((\state.DIV~regout  & (((Divisor[49])))) # (!\state.DIV~regout  & (\state.LOAD~regout  & ((\Selector51~0_combout )))), GLOBAL(\clk~combout ), VCC, , \Divisor[62]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\state.DIV~regout ),
	.datab(\state.LOAD~regout ),
	.datac(Divisor[49]),
	.datad(\Selector51~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Divisor[62]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Divisor[48]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Divisor[48] .lut_mask = "e4a0";
defparam \Divisor[48] .operation_mode = "normal";
defparam \Divisor[48] .output_mode = "reg_only";
defparam \Divisor[48] .register_cascade_mode = "off";
defparam \Divisor[48] .sum_lutc_input = "datac";
defparam \Divisor[48] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N8
maxv_lcell \Selector52~0 (
// Equation(s):
// \Selector52~0_combout  = ((\B~combout [31] & ((\Add1~155_combout ))) # (!\B~combout [31] & (\B~combout [15])))

	.clk(gnd),
	.dataa(\B~combout [15]),
	.datab(\Add1~155_combout ),
	.datac(vcc),
	.datad(\B~combout [31]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector52~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector52~0 .lut_mask = "ccaa";
defparam \Selector52~0 .operation_mode = "normal";
defparam \Selector52~0 .output_mode = "comb_only";
defparam \Selector52~0 .register_cascade_mode = "off";
defparam \Selector52~0 .sum_lutc_input = "datac";
defparam \Selector52~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N2
maxv_lcell \Divisor[47] (
// Equation(s):
// Divisor[47] = DFFEAS((\state.DIV~regout  & (((Divisor[48])))) # (!\state.DIV~regout  & (\state.LOAD~regout  & ((\Selector52~0_combout )))), GLOBAL(\clk~combout ), VCC, , \Divisor[62]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\state.DIV~regout ),
	.datab(\state.LOAD~regout ),
	.datac(Divisor[48]),
	.datad(\Selector52~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Divisor[62]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Divisor[47]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Divisor[47] .lut_mask = "e4a0";
defparam \Divisor[47] .operation_mode = "normal";
defparam \Divisor[47] .output_mode = "reg_only";
defparam \Divisor[47] .register_cascade_mode = "off";
defparam \Divisor[47] .sum_lutc_input = "datac";
defparam \Divisor[47] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N6
maxv_lcell \Divisor[46] (
// Equation(s):
// Divisor[46] = DFFEAS((\state.DIV~regout  & (((Divisor[47])))) # (!\state.DIV~regout  & (\Selector53~0_combout  & (\state.LOAD~regout ))), GLOBAL(\clk~combout ), VCC, , \Divisor[62]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\Selector53~0_combout ),
	.datab(\state.LOAD~regout ),
	.datac(Divisor[47]),
	.datad(\state.DIV~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Divisor[62]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Divisor[46]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Divisor[46] .lut_mask = "f088";
defparam \Divisor[46] .operation_mode = "normal";
defparam \Divisor[46] .output_mode = "reg_only";
defparam \Divisor[46] .register_cascade_mode = "off";
defparam \Divisor[46] .sum_lutc_input = "datac";
defparam \Divisor[46] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y4_N2
maxv_lcell \Selector54~0 (
// Equation(s):
// \Selector54~0_combout  = ((\B~combout [31] & (\Add1~140_combout )) # (!\B~combout [31] & ((\B~combout [13]))))

	.clk(gnd),
	.dataa(\Add1~140_combout ),
	.datab(vcc),
	.datac(\B~combout [31]),
	.datad(\B~combout [13]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector54~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector54~0 .lut_mask = "afa0";
defparam \Selector54~0 .operation_mode = "normal";
defparam \Selector54~0 .output_mode = "comb_only";
defparam \Selector54~0 .register_cascade_mode = "off";
defparam \Selector54~0 .sum_lutc_input = "datac";
defparam \Selector54~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N2
maxv_lcell \Divisor[45] (
// Equation(s):
// Divisor[45] = DFFEAS((\state.DIV~regout  & (Divisor[46])) # (!\state.DIV~regout  & (((\state.LOAD~regout  & \Selector54~0_combout )))), GLOBAL(\clk~combout ), VCC, , \Divisor[62]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(Divisor[46]),
	.datab(\state.LOAD~regout ),
	.datac(\Selector54~0_combout ),
	.datad(\state.DIV~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Divisor[62]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Divisor[45]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Divisor[45] .lut_mask = "aac0";
defparam \Divisor[45] .operation_mode = "normal";
defparam \Divisor[45] .output_mode = "reg_only";
defparam \Divisor[45] .register_cascade_mode = "off";
defparam \Divisor[45] .sum_lutc_input = "datac";
defparam \Divisor[45] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N7
maxv_lcell \Selector55~0 (
// Equation(s):
// \Selector55~0_combout  = (\B~combout [31] & (\Add1~130_combout )) # (!\B~combout [31] & (((\B~combout [12]))))

	.clk(gnd),
	.dataa(\B~combout [31]),
	.datab(\Add1~130_combout ),
	.datac(vcc),
	.datad(\B~combout [12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector55~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector55~0 .lut_mask = "dd88";
defparam \Selector55~0 .operation_mode = "normal";
defparam \Selector55~0 .output_mode = "comb_only";
defparam \Selector55~0 .register_cascade_mode = "off";
defparam \Selector55~0 .sum_lutc_input = "datac";
defparam \Selector55~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N0
maxv_lcell \Divisor[44] (
// Equation(s):
// Divisor[44] = DFFEAS((\state.DIV~regout  & (Divisor[45])) # (!\state.DIV~regout  & (((\state.LOAD~regout  & \Selector55~0_combout )))), GLOBAL(\clk~combout ), VCC, , \Divisor[62]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(Divisor[45]),
	.datab(\state.LOAD~regout ),
	.datac(\state.DIV~regout ),
	.datad(\Selector55~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Divisor[62]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Divisor[44]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Divisor[44] .lut_mask = "aca0";
defparam \Divisor[44] .operation_mode = "normal";
defparam \Divisor[44] .output_mode = "reg_only";
defparam \Divisor[44] .register_cascade_mode = "off";
defparam \Divisor[44] .sum_lutc_input = "datac";
defparam \Divisor[44] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N8
maxv_lcell \Divisor[43] (
// Equation(s):
// Divisor[43] = DFFEAS((\state.DIV~regout  & (((Divisor[44])))) # (!\state.DIV~regout  & (\Selector56~0_combout  & (\state.LOAD~regout ))), GLOBAL(\clk~combout ), VCC, , \Divisor[62]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\Selector56~0_combout ),
	.datab(\state.LOAD~regout ),
	.datac(Divisor[44]),
	.datad(\state.DIV~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Divisor[62]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Divisor[43]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Divisor[43] .lut_mask = "f088";
defparam \Divisor[43] .operation_mode = "normal";
defparam \Divisor[43] .output_mode = "reg_only";
defparam \Divisor[43] .register_cascade_mode = "off";
defparam \Divisor[43] .sum_lutc_input = "datac";
defparam \Divisor[43] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N7
maxv_lcell \Selector57~0 (
// Equation(s):
// \Selector57~0_combout  = (\B~combout [31] & (((\Add1~110_combout )))) # (!\B~combout [31] & (((\B~combout [10]))))

	.clk(gnd),
	.dataa(\B~combout [31]),
	.datab(vcc),
	.datac(\B~combout [10]),
	.datad(\Add1~110_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector57~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector57~0 .lut_mask = "fa50";
defparam \Selector57~0 .operation_mode = "normal";
defparam \Selector57~0 .output_mode = "comb_only";
defparam \Selector57~0 .register_cascade_mode = "off";
defparam \Selector57~0 .sum_lutc_input = "datac";
defparam \Selector57~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N2
maxv_lcell \Divisor[42] (
// Equation(s):
// Divisor[42] = DFFEAS((\state.DIV~regout  & (Divisor[43])) # (!\state.DIV~regout  & (((\state.LOAD~regout  & \Selector57~0_combout )))), GLOBAL(\clk~combout ), VCC, , \Divisor[62]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(Divisor[43]),
	.datab(\state.DIV~regout ),
	.datac(\state.LOAD~regout ),
	.datad(\Selector57~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Divisor[62]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Divisor[42]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Divisor[42] .lut_mask = "b888";
defparam \Divisor[42] .operation_mode = "normal";
defparam \Divisor[42] .output_mode = "reg_only";
defparam \Divisor[42] .register_cascade_mode = "off";
defparam \Divisor[42] .sum_lutc_input = "datac";
defparam \Divisor[42] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N7
maxv_lcell \Divisor[41] (
// Equation(s):
// Divisor[41] = DFFEAS((\state.DIV~regout  & (((Divisor[42])))) # (!\state.DIV~regout  & (\Selector58~0_combout  & (\state.LOAD~regout ))), GLOBAL(\clk~combout ), VCC, , \Divisor[62]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\Selector58~0_combout ),
	.datab(\state.DIV~regout ),
	.datac(\state.LOAD~regout ),
	.datad(Divisor[42]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Divisor[62]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Divisor[41]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Divisor[41] .lut_mask = "ec20";
defparam \Divisor[41] .operation_mode = "normal";
defparam \Divisor[41] .output_mode = "reg_only";
defparam \Divisor[41] .register_cascade_mode = "off";
defparam \Divisor[41] .sum_lutc_input = "datac";
defparam \Divisor[41] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N9
maxv_lcell \Divisor[40] (
// Equation(s):
// Divisor[40] = DFFEAS((\state.DIV~regout  & (((Divisor[41])))) # (!\state.DIV~regout  & (\Selector59~0_combout  & (\state.LOAD~regout ))), GLOBAL(\clk~combout ), VCC, , \Divisor[62]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\Selector59~0_combout ),
	.datab(\state.DIV~regout ),
	.datac(\state.LOAD~regout ),
	.datad(Divisor[41]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Divisor[62]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Divisor[40]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Divisor[40] .lut_mask = "ec20";
defparam \Divisor[40] .operation_mode = "normal";
defparam \Divisor[40] .output_mode = "reg_only";
defparam \Divisor[40] .register_cascade_mode = "off";
defparam \Divisor[40] .sum_lutc_input = "datac";
defparam \Divisor[40] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N0
maxv_lcell \Divisor[39] (
// Equation(s):
// Divisor[39] = DFFEAS((\state.DIV~regout  & (((Divisor[40])))) # (!\state.DIV~regout  & (\state.LOAD~regout  & (\Selector60~0_combout ))), GLOBAL(\clk~combout ), VCC, , \Divisor[62]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\state.LOAD~regout ),
	.datab(\state.DIV~regout ),
	.datac(\Selector60~0_combout ),
	.datad(Divisor[40]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Divisor[62]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Divisor[39]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Divisor[39] .lut_mask = "ec20";
defparam \Divisor[39] .operation_mode = "normal";
defparam \Divisor[39] .output_mode = "reg_only";
defparam \Divisor[39] .register_cascade_mode = "off";
defparam \Divisor[39] .sum_lutc_input = "datac";
defparam \Divisor[39] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N8
maxv_lcell \Divisor[38] (
// Equation(s):
// Divisor[38] = DFFEAS((\state.DIV~regout  & (((Divisor[39])))) # (!\state.DIV~regout  & (\Selector61~0_combout  & (\state.LOAD~regout ))), GLOBAL(\clk~combout ), VCC, , \Divisor[62]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\Selector61~0_combout ),
	.datab(\state.DIV~regout ),
	.datac(\state.LOAD~regout ),
	.datad(Divisor[39]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Divisor[62]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Divisor[38]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Divisor[38] .lut_mask = "ec20";
defparam \Divisor[38] .operation_mode = "normal";
defparam \Divisor[38] .output_mode = "reg_only";
defparam \Divisor[38] .register_cascade_mode = "off";
defparam \Divisor[38] .sum_lutc_input = "datac";
defparam \Divisor[38] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N1
maxv_lcell \Selector62~0 (
// Equation(s):
// \Selector62~0_combout  = (\B~combout [31] & (\Add1~60_combout )) # (!\B~combout [31] & (((\B~combout [5]))))

	.clk(gnd),
	.dataa(\B~combout [31]),
	.datab(\Add1~60_combout ),
	.datac(\B~combout [5]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector62~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector62~0 .lut_mask = "d8d8";
defparam \Selector62~0 .operation_mode = "normal";
defparam \Selector62~0 .output_mode = "comb_only";
defparam \Selector62~0 .register_cascade_mode = "off";
defparam \Selector62~0 .sum_lutc_input = "datac";
defparam \Selector62~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N5
maxv_lcell \Divisor[37] (
// Equation(s):
// Divisor[37] = DFFEAS((\state.DIV~regout  & (Divisor[38])) # (!\state.DIV~regout  & (((\Selector62~0_combout  & \state.LOAD~regout )))), GLOBAL(\clk~combout ), VCC, , \Divisor[62]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(Divisor[38]),
	.datab(\Selector62~0_combout ),
	.datac(\state.LOAD~regout ),
	.datad(\state.DIV~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Divisor[62]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Divisor[37]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Divisor[37] .lut_mask = "aac0";
defparam \Divisor[37] .operation_mode = "normal";
defparam \Divisor[37] .output_mode = "reg_only";
defparam \Divisor[37] .register_cascade_mode = "off";
defparam \Divisor[37] .sum_lutc_input = "datac";
defparam \Divisor[37] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N3
maxv_lcell \Selector63~0 (
// Equation(s):
// \Selector63~0_combout  = ((\B~combout [31] & (\Add1~50_combout )) # (!\B~combout [31] & ((\B~combout [4]))))

	.clk(gnd),
	.dataa(\Add1~50_combout ),
	.datab(vcc),
	.datac(\B~combout [31]),
	.datad(\B~combout [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector63~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector63~0 .lut_mask = "afa0";
defparam \Selector63~0 .operation_mode = "normal";
defparam \Selector63~0 .output_mode = "comb_only";
defparam \Selector63~0 .register_cascade_mode = "off";
defparam \Selector63~0 .sum_lutc_input = "datac";
defparam \Selector63~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N2
maxv_lcell \Divisor[36] (
// Equation(s):
// Divisor[36] = DFFEAS((\state.DIV~regout  & (Divisor[37])) # (!\state.DIV~regout  & (((\state.LOAD~regout  & \Selector63~0_combout )))), GLOBAL(\clk~combout ), VCC, , \Divisor[62]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(Divisor[37]),
	.datab(\state.LOAD~regout ),
	.datac(\state.DIV~regout ),
	.datad(\Selector63~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Divisor[62]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Divisor[36]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Divisor[36] .lut_mask = "aca0";
defparam \Divisor[36] .operation_mode = "normal";
defparam \Divisor[36] .output_mode = "reg_only";
defparam \Divisor[36] .register_cascade_mode = "off";
defparam \Divisor[36] .sum_lutc_input = "datac";
defparam \Divisor[36] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N6
maxv_lcell \Selector64~0 (
// Equation(s):
// \Selector64~0_combout  = (\B~combout [31] & (((\Add1~40_combout )))) # (!\B~combout [31] & (((\B~combout [3]))))

	.clk(gnd),
	.dataa(\B~combout [31]),
	.datab(vcc),
	.datac(\B~combout [3]),
	.datad(\Add1~40_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector64~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector64~0 .lut_mask = "fa50";
defparam \Selector64~0 .operation_mode = "normal";
defparam \Selector64~0 .output_mode = "comb_only";
defparam \Selector64~0 .register_cascade_mode = "off";
defparam \Selector64~0 .sum_lutc_input = "datac";
defparam \Selector64~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N3
maxv_lcell \Divisor[35] (
// Equation(s):
// Divisor[35] = DFFEAS((\state.DIV~regout  & (Divisor[36])) # (!\state.DIV~regout  & (((\state.LOAD~regout  & \Selector64~0_combout )))), GLOBAL(\clk~combout ), VCC, , \Divisor[62]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\state.DIV~regout ),
	.datab(Divisor[36]),
	.datac(\state.LOAD~regout ),
	.datad(\Selector64~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Divisor[62]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Divisor[35]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Divisor[35] .lut_mask = "d888";
defparam \Divisor[35] .operation_mode = "normal";
defparam \Divisor[35] .output_mode = "reg_only";
defparam \Divisor[35] .register_cascade_mode = "off";
defparam \Divisor[35] .sum_lutc_input = "datac";
defparam \Divisor[35] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N0
maxv_lcell \Selector65~0 (
// Equation(s):
// \Selector65~0_combout  = ((\B~combout [31] & ((\Add1~25_combout ))) # (!\B~combout [31] & (\B~combout [2])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\B~combout [2]),
	.datac(\Add1~25_combout ),
	.datad(\B~combout [31]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector65~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector65~0 .lut_mask = "f0cc";
defparam \Selector65~0 .operation_mode = "normal";
defparam \Selector65~0 .output_mode = "comb_only";
defparam \Selector65~0 .register_cascade_mode = "off";
defparam \Selector65~0 .sum_lutc_input = "datac";
defparam \Selector65~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N9
maxv_lcell \Divisor[34] (
// Equation(s):
// Divisor[34] = DFFEAS((\state.DIV~regout  & (Divisor[35])) # (!\state.DIV~regout  & (((\state.LOAD~regout  & \Selector65~0_combout )))), GLOBAL(\clk~combout ), VCC, , \Divisor[62]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(Divisor[35]),
	.datab(\state.LOAD~regout ),
	.datac(\state.DIV~regout ),
	.datad(\Selector65~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Divisor[62]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Divisor[34]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Divisor[34] .lut_mask = "aca0";
defparam \Divisor[34] .operation_mode = "normal";
defparam \Divisor[34] .output_mode = "reg_only";
defparam \Divisor[34] .register_cascade_mode = "off";
defparam \Divisor[34] .sum_lutc_input = "datac";
defparam \Divisor[34] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y5_N2
maxv_lcell \Selector66~0 (
// Equation(s):
// \Selector66~0_combout  = (\B~combout [31] & (((\Add1~15_combout )))) # (!\B~combout [31] & (((\B~combout [1]))))

	.clk(gnd),
	.dataa(\B~combout [31]),
	.datab(vcc),
	.datac(\Add1~15_combout ),
	.datad(\B~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector66~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector66~0 .lut_mask = "f5a0";
defparam \Selector66~0 .operation_mode = "normal";
defparam \Selector66~0 .output_mode = "comb_only";
defparam \Selector66~0 .register_cascade_mode = "off";
defparam \Selector66~0 .sum_lutc_input = "datac";
defparam \Selector66~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N7
maxv_lcell \Divisor[33] (
// Equation(s):
// Divisor[33] = DFFEAS((\state.DIV~regout  & (Divisor[34])) # (!\state.DIV~regout  & (((\state.LOAD~regout  & \Selector66~0_combout )))), GLOBAL(\clk~combout ), VCC, , \Divisor[62]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\state.DIV~regout ),
	.datab(Divisor[34]),
	.datac(\state.LOAD~regout ),
	.datad(\Selector66~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Divisor[62]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Divisor[33]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Divisor[33] .lut_mask = "d888";
defparam \Divisor[33] .operation_mode = "normal";
defparam \Divisor[33] .output_mode = "reg_only";
defparam \Divisor[33] .register_cascade_mode = "off";
defparam \Divisor[33] .sum_lutc_input = "datac";
defparam \Divisor[33] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N2
maxv_lcell \Divisor[32] (
// Equation(s):
// Divisor[32] = DFFEAS((\state.DIV~regout  & (Divisor[33])) # (!\state.DIV~regout  & (((\B~combout [0] & \state.LOAD~regout )))), GLOBAL(\clk~combout ), VCC, , \Divisor[62]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(Divisor[33]),
	.datab(\B~combout [0]),
	.datac(\state.DIV~regout ),
	.datad(\state.LOAD~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Divisor[62]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Divisor[32]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Divisor[32] .lut_mask = "aca0";
defparam \Divisor[32] .operation_mode = "normal";
defparam \Divisor[32] .output_mode = "reg_only";
defparam \Divisor[32] .register_cascade_mode = "off";
defparam \Divisor[32] .sum_lutc_input = "datac";
defparam \Divisor[32] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N1
maxv_lcell \Divisor[31] (
// Equation(s):
// Divisor[31] = DFFEAS((\state.DIV~regout  & (((Divisor[32])))), GLOBAL(\clk~combout ), VCC, , \Divisor[62]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\state.DIV~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(Divisor[32]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Divisor[62]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Divisor[31]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Divisor[31] .lut_mask = "aa00";
defparam \Divisor[31] .operation_mode = "normal";
defparam \Divisor[31] .output_mode = "reg_only";
defparam \Divisor[31] .register_cascade_mode = "off";
defparam \Divisor[31] .sum_lutc_input = "datac";
defparam \Divisor[31] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N5
maxv_lcell \Divisor[30] (
// Equation(s):
// Divisor[30] = DFFEAS((((\state.DIV~regout  & Divisor[31]))), GLOBAL(\clk~combout ), VCC, , \Divisor[62]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\state.DIV~regout ),
	.datad(Divisor[31]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Divisor[62]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Divisor[30]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Divisor[30] .lut_mask = "f000";
defparam \Divisor[30] .operation_mode = "normal";
defparam \Divisor[30] .output_mode = "reg_only";
defparam \Divisor[30] .register_cascade_mode = "off";
defparam \Divisor[30] .sum_lutc_input = "datac";
defparam \Divisor[30] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N3
maxv_lcell \Divisor[29] (
// Equation(s):
// Divisor[29] = DFFEAS((\state.DIV~regout  & (((Divisor[30])))), GLOBAL(\clk~combout ), VCC, , \Divisor[62]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\state.DIV~regout ),
	.datab(vcc),
	.datac(Divisor[30]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Divisor[62]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Divisor[29]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Divisor[29] .lut_mask = "a0a0";
defparam \Divisor[29] .operation_mode = "normal";
defparam \Divisor[29] .output_mode = "reg_only";
defparam \Divisor[29] .register_cascade_mode = "off";
defparam \Divisor[29] .sum_lutc_input = "datac";
defparam \Divisor[29] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N8
maxv_lcell \Divisor[28] (
// Equation(s):
// Divisor[28] = DFFEAS((\state.DIV~regout  & (((Divisor[29])))), GLOBAL(\clk~combout ), VCC, , \Divisor[62]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\state.DIV~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(Divisor[29]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Divisor[62]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Divisor[28]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Divisor[28] .lut_mask = "aa00";
defparam \Divisor[28] .operation_mode = "normal";
defparam \Divisor[28] .output_mode = "reg_only";
defparam \Divisor[28] .register_cascade_mode = "off";
defparam \Divisor[28] .sum_lutc_input = "datac";
defparam \Divisor[28] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N9
maxv_lcell \Divisor[27] (
// Equation(s):
// Divisor[27] = DFFEAS((\state.DIV~regout  & (((Divisor[28])))), GLOBAL(\clk~combout ), VCC, , \Divisor[62]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\state.DIV~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(Divisor[28]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Divisor[62]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Divisor[27]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Divisor[27] .lut_mask = "aa00";
defparam \Divisor[27] .operation_mode = "normal";
defparam \Divisor[27] .output_mode = "reg_only";
defparam \Divisor[27] .register_cascade_mode = "off";
defparam \Divisor[27] .sum_lutc_input = "datac";
defparam \Divisor[27] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N6
maxv_lcell \Divisor[26] (
// Equation(s):
// Divisor[26] = DFFEAS((((\state.DIV~regout  & Divisor[27]))), GLOBAL(\clk~combout ), VCC, , \Divisor[62]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\state.DIV~regout ),
	.datad(Divisor[27]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Divisor[62]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Divisor[26]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Divisor[26] .lut_mask = "f000";
defparam \Divisor[26] .operation_mode = "normal";
defparam \Divisor[26] .output_mode = "reg_only";
defparam \Divisor[26] .register_cascade_mode = "off";
defparam \Divisor[26] .sum_lutc_input = "datac";
defparam \Divisor[26] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N0
maxv_lcell \Divisor[25] (
// Equation(s):
// Divisor[25] = DFFEAS((\state.DIV~regout  & (((Divisor[26])))), GLOBAL(\clk~combout ), VCC, , \Divisor[62]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\state.DIV~regout ),
	.datab(vcc),
	.datac(Divisor[26]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Divisor[62]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Divisor[25]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Divisor[25] .lut_mask = "a0a0";
defparam \Divisor[25] .operation_mode = "normal";
defparam \Divisor[25] .output_mode = "reg_only";
defparam \Divisor[25] .register_cascade_mode = "off";
defparam \Divisor[25] .sum_lutc_input = "datac";
defparam \Divisor[25] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N5
maxv_lcell \Divisor[24] (
// Equation(s):
// Divisor[24] = DFFEAS((\state.DIV~regout  & (((Divisor[25])))), GLOBAL(\clk~combout ), VCC, , \Divisor[62]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\state.DIV~regout ),
	.datab(vcc),
	.datac(Divisor[25]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Divisor[62]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Divisor[24]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Divisor[24] .lut_mask = "a0a0";
defparam \Divisor[24] .operation_mode = "normal";
defparam \Divisor[24] .output_mode = "reg_only";
defparam \Divisor[24] .register_cascade_mode = "off";
defparam \Divisor[24] .sum_lutc_input = "datac";
defparam \Divisor[24] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N2
maxv_lcell \Divisor[23] (
// Equation(s):
// Divisor[23] = DFFEAS((\state.DIV~regout  & (((Divisor[24])))), GLOBAL(\clk~combout ), VCC, , \Divisor[62]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\state.DIV~regout ),
	.datab(vcc),
	.datac(Divisor[24]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Divisor[62]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Divisor[23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Divisor[23] .lut_mask = "a0a0";
defparam \Divisor[23] .operation_mode = "normal";
defparam \Divisor[23] .output_mode = "reg_only";
defparam \Divisor[23] .register_cascade_mode = "off";
defparam \Divisor[23] .sum_lutc_input = "datac";
defparam \Divisor[23] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N0
maxv_lcell \Divisor[22] (
// Equation(s):
// Divisor[22] = DFFEAS(((Divisor[23] & (\state.DIV~regout ))), GLOBAL(\clk~combout ), VCC, , \Divisor[62]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(Divisor[23]),
	.datac(\state.DIV~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Divisor[62]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Divisor[22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Divisor[22] .lut_mask = "c0c0";
defparam \Divisor[22] .operation_mode = "normal";
defparam \Divisor[22] .output_mode = "reg_only";
defparam \Divisor[22] .register_cascade_mode = "off";
defparam \Divisor[22] .sum_lutc_input = "datac";
defparam \Divisor[22] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N1
maxv_lcell \Divisor[21] (
// Equation(s):
// Divisor[21] = DFFEAS((((\state.DIV~regout  & Divisor[22]))), GLOBAL(\clk~combout ), VCC, , \Divisor[62]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\state.DIV~regout ),
	.datad(Divisor[22]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Divisor[62]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Divisor[21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Divisor[21] .lut_mask = "f000";
defparam \Divisor[21] .operation_mode = "normal";
defparam \Divisor[21] .output_mode = "reg_only";
defparam \Divisor[21] .register_cascade_mode = "off";
defparam \Divisor[21] .sum_lutc_input = "datac";
defparam \Divisor[21] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N6
maxv_lcell \Divisor[20] (
// Equation(s):
// Divisor[20] = DFFEAS(((Divisor[21] & (\state.DIV~regout ))), GLOBAL(\clk~combout ), VCC, , \Divisor[62]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(Divisor[21]),
	.datac(\state.DIV~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Divisor[62]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Divisor[20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Divisor[20] .lut_mask = "c0c0";
defparam \Divisor[20] .operation_mode = "normal";
defparam \Divisor[20] .output_mode = "reg_only";
defparam \Divisor[20] .register_cascade_mode = "off";
defparam \Divisor[20] .sum_lutc_input = "datac";
defparam \Divisor[20] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N4
maxv_lcell \Divisor[19] (
// Equation(s):
// Divisor[19] = DFFEAS((\state.DIV~regout  & (((Divisor[20])))), GLOBAL(\clk~combout ), VCC, , \Divisor[62]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\state.DIV~regout ),
	.datab(vcc),
	.datac(Divisor[20]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Divisor[62]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Divisor[19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Divisor[19] .lut_mask = "a0a0";
defparam \Divisor[19] .operation_mode = "normal";
defparam \Divisor[19] .output_mode = "reg_only";
defparam \Divisor[19] .register_cascade_mode = "off";
defparam \Divisor[19] .sum_lutc_input = "datac";
defparam \Divisor[19] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N7
maxv_lcell \Divisor[18] (
// Equation(s):
// Divisor[18] = DFFEAS((\state.DIV~regout  & (((Divisor[19])))), GLOBAL(\clk~combout ), VCC, , \Divisor[62]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\state.DIV~regout ),
	.datab(vcc),
	.datac(Divisor[19]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Divisor[62]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Divisor[18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Divisor[18] .lut_mask = "a0a0";
defparam \Divisor[18] .operation_mode = "normal";
defparam \Divisor[18] .output_mode = "reg_only";
defparam \Divisor[18] .register_cascade_mode = "off";
defparam \Divisor[18] .sum_lutc_input = "datac";
defparam \Divisor[18] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N4
maxv_lcell \Divisor[17] (
// Equation(s):
// Divisor[17] = DFFEAS((\state.DIV~regout  & (((Divisor[18])))), GLOBAL(\clk~combout ), VCC, , \Divisor[62]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\state.DIV~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(Divisor[18]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Divisor[62]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Divisor[17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Divisor[17] .lut_mask = "aa00";
defparam \Divisor[17] .operation_mode = "normal";
defparam \Divisor[17] .output_mode = "reg_only";
defparam \Divisor[17] .register_cascade_mode = "off";
defparam \Divisor[17] .sum_lutc_input = "datac";
defparam \Divisor[17] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N8
maxv_lcell \Divisor[16] (
// Equation(s):
// Divisor[16] = DFFEAS((((\state.DIV~regout  & Divisor[17]))), GLOBAL(\clk~combout ), VCC, , \Divisor[62]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\state.DIV~regout ),
	.datad(Divisor[17]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Divisor[62]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Divisor[16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Divisor[16] .lut_mask = "f000";
defparam \Divisor[16] .operation_mode = "normal";
defparam \Divisor[16] .output_mode = "reg_only";
defparam \Divisor[16] .register_cascade_mode = "off";
defparam \Divisor[16] .sum_lutc_input = "datac";
defparam \Divisor[16] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N8
maxv_lcell \Divisor[15] (
// Equation(s):
// Divisor[15] = DFFEAS(((Divisor[16] & ((\state.DIV~regout )))), GLOBAL(\clk~combout ), VCC, , \Divisor[62]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(Divisor[16]),
	.datac(vcc),
	.datad(\state.DIV~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Divisor[62]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Divisor[15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Divisor[15] .lut_mask = "cc00";
defparam \Divisor[15] .operation_mode = "normal";
defparam \Divisor[15] .output_mode = "reg_only";
defparam \Divisor[15] .register_cascade_mode = "off";
defparam \Divisor[15] .sum_lutc_input = "datac";
defparam \Divisor[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N6
maxv_lcell \Divisor[14] (
// Equation(s):
// Divisor[14] = DFFEAS((Divisor[15] & (((\state.DIV~regout )))), GLOBAL(\clk~combout ), VCC, , \Divisor[62]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(Divisor[15]),
	.datab(vcc),
	.datac(vcc),
	.datad(\state.DIV~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Divisor[62]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Divisor[14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Divisor[14] .lut_mask = "aa00";
defparam \Divisor[14] .operation_mode = "normal";
defparam \Divisor[14] .output_mode = "reg_only";
defparam \Divisor[14] .register_cascade_mode = "off";
defparam \Divisor[14] .sum_lutc_input = "datac";
defparam \Divisor[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N4
maxv_lcell \Divisor[13] (
// Equation(s):
// Divisor[13] = DFFEAS((((Divisor[14] & \state.DIV~regout ))), GLOBAL(\clk~combout ), VCC, , \Divisor[62]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Divisor[14]),
	.datad(\state.DIV~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Divisor[62]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Divisor[13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Divisor[13] .lut_mask = "f000";
defparam \Divisor[13] .operation_mode = "normal";
defparam \Divisor[13] .output_mode = "reg_only";
defparam \Divisor[13] .register_cascade_mode = "off";
defparam \Divisor[13] .sum_lutc_input = "datac";
defparam \Divisor[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N0
maxv_lcell \Divisor[12] (
// Equation(s):
// Divisor[12] = DFFEAS((((Divisor[13] & \state.DIV~regout ))), GLOBAL(\clk~combout ), VCC, , \Divisor[62]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Divisor[13]),
	.datad(\state.DIV~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Divisor[62]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Divisor[12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Divisor[12] .lut_mask = "f000";
defparam \Divisor[12] .operation_mode = "normal";
defparam \Divisor[12] .output_mode = "reg_only";
defparam \Divisor[12] .register_cascade_mode = "off";
defparam \Divisor[12] .sum_lutc_input = "datac";
defparam \Divisor[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N5
maxv_lcell \Divisor[11] (
// Equation(s):
// Divisor[11] = DFFEAS((((Divisor[12] & \state.DIV~regout ))), GLOBAL(\clk~combout ), VCC, , \Divisor[62]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Divisor[12]),
	.datad(\state.DIV~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Divisor[62]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Divisor[11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Divisor[11] .lut_mask = "f000";
defparam \Divisor[11] .operation_mode = "normal";
defparam \Divisor[11] .output_mode = "reg_only";
defparam \Divisor[11] .register_cascade_mode = "off";
defparam \Divisor[11] .sum_lutc_input = "datac";
defparam \Divisor[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N9
maxv_lcell \Divisor[10] (
// Equation(s):
// Divisor[10] = DFFEAS((((Divisor[11] & \state.DIV~regout ))), GLOBAL(\clk~combout ), VCC, , \Divisor[62]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Divisor[11]),
	.datad(\state.DIV~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Divisor[62]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Divisor[10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Divisor[10] .lut_mask = "f000";
defparam \Divisor[10] .operation_mode = "normal";
defparam \Divisor[10] .output_mode = "reg_only";
defparam \Divisor[10] .register_cascade_mode = "off";
defparam \Divisor[10] .sum_lutc_input = "datac";
defparam \Divisor[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N3
maxv_lcell \Divisor[9] (
// Equation(s):
// Divisor[9] = DFFEAS((\state.DIV~regout  & (((Divisor[10])))), GLOBAL(\clk~combout ), VCC, , \Divisor[62]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\state.DIV~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(Divisor[10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Divisor[62]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Divisor[9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Divisor[9] .lut_mask = "aa00";
defparam \Divisor[9] .operation_mode = "normal";
defparam \Divisor[9] .output_mode = "reg_only";
defparam \Divisor[9] .register_cascade_mode = "off";
defparam \Divisor[9] .sum_lutc_input = "datac";
defparam \Divisor[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N9
maxv_lcell \Divisor[8] (
// Equation(s):
// Divisor[8] = DFFEAS((((\state.DIV~regout  & Divisor[9]))), GLOBAL(\clk~combout ), VCC, , \Divisor[62]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\state.DIV~regout ),
	.datad(Divisor[9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Divisor[62]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Divisor[8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Divisor[8] .lut_mask = "f000";
defparam \Divisor[8] .operation_mode = "normal";
defparam \Divisor[8] .output_mode = "reg_only";
defparam \Divisor[8] .register_cascade_mode = "off";
defparam \Divisor[8] .sum_lutc_input = "datac";
defparam \Divisor[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N0
maxv_lcell \Divisor[7] (
// Equation(s):
// Divisor[7] = DFFEAS((((\state.DIV~regout  & Divisor[8]))), GLOBAL(\clk~combout ), VCC, , \Divisor[62]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\state.DIV~regout ),
	.datad(Divisor[8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Divisor[62]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Divisor[7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Divisor[7] .lut_mask = "f000";
defparam \Divisor[7] .operation_mode = "normal";
defparam \Divisor[7] .output_mode = "reg_only";
defparam \Divisor[7] .register_cascade_mode = "off";
defparam \Divisor[7] .sum_lutc_input = "datac";
defparam \Divisor[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N5
maxv_lcell \Divisor[6] (
// Equation(s):
// Divisor[6] = DFFEAS(((\state.DIV~regout  & (Divisor[7]))), GLOBAL(\clk~combout ), VCC, , \Divisor[62]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\state.DIV~regout ),
	.datac(Divisor[7]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Divisor[62]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Divisor[6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Divisor[6] .lut_mask = "c0c0";
defparam \Divisor[6] .operation_mode = "normal";
defparam \Divisor[6] .output_mode = "reg_only";
defparam \Divisor[6] .register_cascade_mode = "off";
defparam \Divisor[6] .sum_lutc_input = "datac";
defparam \Divisor[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N2
maxv_lcell \Divisor[5] (
// Equation(s):
// Divisor[5] = DFFEAS(((\state.DIV~regout  & (Divisor[6]))), GLOBAL(\clk~combout ), VCC, , \Divisor[62]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\state.DIV~regout ),
	.datac(Divisor[6]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Divisor[62]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Divisor[5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Divisor[5] .lut_mask = "c0c0";
defparam \Divisor[5] .operation_mode = "normal";
defparam \Divisor[5] .output_mode = "reg_only";
defparam \Divisor[5] .register_cascade_mode = "off";
defparam \Divisor[5] .sum_lutc_input = "datac";
defparam \Divisor[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N5
maxv_lcell \Divisor[4] (
// Equation(s):
// Divisor[4] = DFFEAS((((Divisor[5] & \state.DIV~regout ))), GLOBAL(\clk~combout ), VCC, , \Divisor[62]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Divisor[5]),
	.datad(\state.DIV~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Divisor[62]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Divisor[4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Divisor[4] .lut_mask = "f000";
defparam \Divisor[4] .operation_mode = "normal";
defparam \Divisor[4] .output_mode = "reg_only";
defparam \Divisor[4] .register_cascade_mode = "off";
defparam \Divisor[4] .sum_lutc_input = "datac";
defparam \Divisor[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N9
maxv_lcell \Divisor[3] (
// Equation(s):
// Divisor[3] = DFFEAS((Divisor[4] & (((\state.DIV~regout )))), GLOBAL(\clk~combout ), VCC, , \Divisor[62]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(Divisor[4]),
	.datab(vcc),
	.datac(\state.DIV~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Divisor[62]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Divisor[3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Divisor[3] .lut_mask = "a0a0";
defparam \Divisor[3] .operation_mode = "normal";
defparam \Divisor[3] .output_mode = "reg_only";
defparam \Divisor[3] .register_cascade_mode = "off";
defparam \Divisor[3] .sum_lutc_input = "datac";
defparam \Divisor[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N0
maxv_lcell \Divisor[2] (
// Equation(s):
// Divisor[2] = DFFEAS((((\state.DIV~regout  & Divisor[3]))), GLOBAL(\clk~combout ), VCC, , \Divisor[62]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\state.DIV~regout ),
	.datad(Divisor[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Divisor[62]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Divisor[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Divisor[2] .lut_mask = "f000";
defparam \Divisor[2] .operation_mode = "normal";
defparam \Divisor[2] .output_mode = "reg_only";
defparam \Divisor[2] .register_cascade_mode = "off";
defparam \Divisor[2] .sum_lutc_input = "datac";
defparam \Divisor[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N1
maxv_lcell \Divisor[1] (
// Equation(s):
// Divisor[1] = DFFEAS((((\state.DIV~regout  & Divisor[2]))), GLOBAL(\clk~combout ), VCC, , \Divisor[62]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\state.DIV~regout ),
	.datad(Divisor[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Divisor[62]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Divisor[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Divisor[1] .lut_mask = "f000";
defparam \Divisor[1] .operation_mode = "normal";
defparam \Divisor[1] .output_mode = "reg_only";
defparam \Divisor[1] .register_cascade_mode = "off";
defparam \Divisor[1] .sum_lutc_input = "datac";
defparam \Divisor[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N2
maxv_lcell \Divisor[0] (
// Equation(s):
// Divisor[0] = DFFEAS((((\state.DIV~regout  & Divisor[1]))), GLOBAL(\clk~combout ), VCC, , \Divisor[62]~2_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\state.DIV~regout ),
	.datad(Divisor[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Divisor[62]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Divisor[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Divisor[0] .lut_mask = "f000";
defparam \Divisor[0] .operation_mode = "normal";
defparam \Divisor[0] .output_mode = "reg_only";
defparam \Divisor[0] .register_cascade_mode = "off";
defparam \Divisor[0] .sum_lutc_input = "datac";
defparam \Divisor[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N3
maxv_lcell \Add2~0 (
// Equation(s):
// \Add2~0_combout  = Divisor[0] $ ((Remainder[0]))
// \Add2~2  = CARRY(((Remainder[0])) # (!Divisor[0]))
// \Add2~2COUT1_472  = CARRY(((Remainder[0])) # (!Divisor[0]))

	.clk(gnd),
	.dataa(Divisor[0]),
	.datab(Remainder[0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~0_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~2 ),
	.cout1(\Add2~2COUT1_472 ));
// synopsys translate_off
defparam \Add2~0 .lut_mask = "66dd";
defparam \Add2~0 .operation_mode = "arithmetic";
defparam \Add2~0 .output_mode = "comb_only";
defparam \Add2~0 .register_cascade_mode = "off";
defparam \Add2~0 .sum_lutc_input = "datac";
defparam \Add2~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \A[31]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [31]),
	.padio(A[31]));
// synopsys translate_off
defparam \A[31]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X6_Y5_N6
maxv_lcell \Remainder[1]~1 (
// Equation(s):
// \Remainder[1]~1_combout  = ((\state.DIV~regout  & (\LessThan0~3_combout )) # (!\state.DIV~regout  & ((\A~combout [31]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\LessThan0~3_combout ),
	.datac(\A~combout [31]),
	.datad(\state.DIV~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Remainder[1]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Remainder[1]~1 .lut_mask = "ccf0";
defparam \Remainder[1]~1 .operation_mode = "normal";
defparam \Remainder[1]~1 .output_mode = "comb_only";
defparam \Remainder[1]~1 .register_cascade_mode = "off";
defparam \Remainder[1]~1 .sum_lutc_input = "datac";
defparam \Remainder[1]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N1
maxv_lcell \Selector163~2 (
// Equation(s):
// \Selector163~2_combout  = ((\Remainder[1]~1_combout  & ((\Add2~0_combout ))) # (!\Remainder[1]~1_combout  & (Remainder[0])))

	.clk(gnd),
	.dataa(Remainder[0]),
	.datab(\Add2~0_combout ),
	.datac(vcc),
	.datad(\Remainder[1]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector163~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector163~2 .lut_mask = "ccaa";
defparam \Selector163~2 .operation_mode = "normal";
defparam \Selector163~2 .output_mode = "comb_only";
defparam \Selector163~2 .register_cascade_mode = "off";
defparam \Selector163~2 .sum_lutc_input = "datac";
defparam \Selector163~2 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \A[0]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [0]),
	.padio(A[0]));
// synopsys translate_off
defparam \A[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X6_Y8_N1
maxv_lcell \negativeA~0 (
// Equation(s):
// \negativeA~0_combout  = (\state.LOAD~regout  & (((!\reset~combout  & \Equal0~10_combout ))))

	.clk(gnd),
	.dataa(\state.LOAD~regout ),
	.datab(vcc),
	.datac(\reset~combout ),
	.datad(\Equal0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\negativeA~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \negativeA~0 .lut_mask = "0a00";
defparam \negativeA~0 .operation_mode = "normal";
defparam \negativeA~0 .output_mode = "comb_only";
defparam \negativeA~0 .register_cascade_mode = "off";
defparam \negativeA~0 .sum_lutc_input = "datac";
defparam \negativeA~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N2
maxv_lcell negativeB(
// Equation(s):
// \Quotient~0  = ((negativeB $ (\negativeA~regout )))
// \negativeB~regout  = DFFEAS(\Quotient~0 , GLOBAL(\clk~combout ), VCC, , \negativeA~0_combout , \B~combout [31], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\B~combout [31]),
	.datad(\negativeA~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\negativeA~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Quotient~0 ),
	.regout(\negativeB~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam negativeB.lut_mask = "0ff0";
defparam negativeB.operation_mode = "normal";
defparam negativeB.output_mode = "reg_and_comb";
defparam negativeB.register_cascade_mode = "off";
defparam negativeB.sum_lutc_input = "qfbk";
defparam negativeB.synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y6_N0
maxv_lcell negativeA(
// Equation(s):
// \Add5~160  = \negativeB~regout  $ (((negativeA $ (Quotient[0]))))
// \negativeA~regout  = DFFEAS(\Add5~160 , GLOBAL(\clk~combout ), VCC, , \negativeA~0_combout , \A~combout [31], , , VCC)

	.clk(\clk~combout ),
	.dataa(\negativeB~regout ),
	.datab(vcc),
	.datac(\A~combout [31]),
	.datad(Quotient[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\negativeA~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add5~160 ),
	.regout(\negativeA~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam negativeA.lut_mask = "a55a";
defparam negativeA.operation_mode = "normal";
defparam negativeA.output_mode = "reg_and_comb";
defparam negativeA.register_cascade_mode = "off";
defparam negativeA.sum_lutc_input = "qfbk";
defparam negativeA.synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y6_N4
maxv_lcell \Add5~0 (
// Equation(s):
// \Add5~0_combout  = \Quotient~0  $ ((\Add5~160 ))
// \Add5~2  = CARRY((\Quotient~0  & (\Add5~160 )))

	.clk(gnd),
	.dataa(\Quotient~0 ),
	.datab(\Add5~160 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add5~0_combout ),
	.regout(),
	.cout(\Add5~2 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add5~0 .lut_mask = "6688";
defparam \Add5~0 .operation_mode = "arithmetic";
defparam \Add5~0 .output_mode = "comb_only";
defparam \Add5~0 .register_cascade_mode = "off";
defparam \Add5~0 .sum_lutc_input = "datac";
defparam \Add5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N1
maxv_lcell \Selector35~0 (
// Equation(s):
// \Selector35~0_combout  = (\state.DIV~regout  & ((\LessThan0~3_combout  & ((\Add2~5_combout ))) # (!\LessThan0~3_combout  & (\Add5~0_combout ))))

	.clk(gnd),
	.dataa(\LessThan0~3_combout ),
	.datab(\state.DIV~regout ),
	.datac(\Add5~0_combout ),
	.datad(\Add2~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector35~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector35~0 .lut_mask = "c840";
defparam \Selector35~0 .operation_mode = "normal";
defparam \Selector35~0 .output_mode = "comb_only";
defparam \Selector35~0 .register_cascade_mode = "off";
defparam \Selector35~0 .sum_lutc_input = "datac";
defparam \Selector35~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N6
maxv_lcell \Quotient[0] (
// Equation(s):
// Quotient[0] = DFFEAS((\Selector35~0_combout ) # ((Quotient[0] & ((\state.LOAD~regout ) # (\state.DONE~regout )))), GLOBAL(\clk~combout ), VCC, , !\reset~combout , , , , )

	.clk(\clk~combout ),
	.dataa(Quotient[0]),
	.datab(\state.LOAD~regout ),
	.datac(\state.DONE~regout ),
	.datad(\Selector35~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Quotient[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Quotient[0] .lut_mask = "ffa8";
defparam \Quotient[0] .operation_mode = "normal";
defparam \Quotient[0] .output_mode = "reg_only";
defparam \Quotient[0] .register_cascade_mode = "off";
defparam \Quotient[0] .sum_lutc_input = "datac";
defparam \Quotient[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N7
maxv_lcell \Remainder[62]~8 (
// Equation(s):
// \Remainder[62]~8_combout  = (!\state.DONE~regout  & ((\negativeA~regout ) # ((\LessThan0~3_combout ) # (!\state.DIV~regout ))))

	.clk(gnd),
	.dataa(\negativeA~regout ),
	.datab(\state.DIV~regout ),
	.datac(\state.DONE~regout ),
	.datad(\LessThan0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Remainder[62]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Remainder[62]~8 .lut_mask = "0f0b";
defparam \Remainder[62]~8 .operation_mode = "normal";
defparam \Remainder[62]~8 .output_mode = "comb_only";
defparam \Remainder[62]~8 .register_cascade_mode = "off";
defparam \Remainder[62]~8 .sum_lutc_input = "datac";
defparam \Remainder[62]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N9
maxv_lcell \Remainder[62]~9 (
// Equation(s):
// \Remainder[62]~9_combout  = (\Remainder[62]~8_combout  & (((!\A~combout [31] & \Equal0~10_combout )) # (!\state.LOAD~regout )))

	.clk(gnd),
	.dataa(\A~combout [31]),
	.datab(\Equal0~10_combout ),
	.datac(\Remainder[62]~8_combout ),
	.datad(\state.LOAD~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Remainder[62]~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Remainder[62]~9 .lut_mask = "40f0";
defparam \Remainder[62]~9 .operation_mode = "normal";
defparam \Remainder[62]~9 .output_mode = "comb_only";
defparam \Remainder[62]~9 .register_cascade_mode = "off";
defparam \Remainder[62]~9 .sum_lutc_input = "datac";
defparam \Remainder[62]~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y9_N2
maxv_lcell \LessThan0~4 (
// Equation(s):
// \LessThan0~4_combout  = (\LessThan0~1_combout  & ((\LessThan0~2_combout ) # ((!contador[5] & !contador[6])))) # (!\LessThan0~1_combout  & (!contador[5] & ((!contador[6]))))

	.clk(gnd),
	.dataa(\LessThan0~1_combout ),
	.datab(contador[5]),
	.datac(\LessThan0~2_combout ),
	.datad(contador[6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~4 .lut_mask = "a0b3";
defparam \LessThan0~4 .operation_mode = "normal";
defparam \LessThan0~4 .output_mode = "comb_only";
defparam \LessThan0~4 .register_cascade_mode = "off";
defparam \LessThan0~4 .sum_lutc_input = "datac";
defparam \LessThan0~4 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \A[30]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [30]),
	.padio(A[30]));
// synopsys translate_off
defparam \A[30]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \A[25]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [25]),
	.padio(A[25]));
// synopsys translate_off
defparam \A[25]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \A[20]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [20]),
	.padio(A[20]));
// synopsys translate_off
defparam \A[20]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \A[15]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [15]),
	.padio(A[15]));
// synopsys translate_off
defparam \A[15]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \A[10]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [10]),
	.padio(A[10]));
// synopsys translate_off
defparam \A[10]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \A[5]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [5]),
	.padio(A[5]));
// synopsys translate_off
defparam \A[5]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X5_Y4_N4
maxv_lcell \Add0~157 (
// Equation(s):
// \Add0~157_cout  = CARRY(((!\A~combout [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\A~combout [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~155 ),
	.regout(),
	.cout(\Add0~157_cout ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~157 .lut_mask = "ff33";
defparam \Add0~157 .operation_mode = "arithmetic";
defparam \Add0~157 .output_mode = "none";
defparam \Add0~157 .register_cascade_mode = "off";
defparam \Add0~157 .sum_lutc_input = "datac";
defparam \Add0~157 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \A[4]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [4]),
	.padio(A[4]));
// synopsys translate_off
defparam \A[4]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_N7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \A[3]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [3]),
	.padio(A[3]));
// synopsys translate_off
defparam \A[3]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \A[2]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [2]),
	.padio(A[2]));
// synopsys translate_off
defparam \A[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \A[1]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [1]),
	.padio(A[1]));
// synopsys translate_off
defparam \A[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X5_Y4_N5
maxv_lcell \Add0~0 (
// Equation(s):
// \Add0~0_combout  = (\A~combout [1] $ ((!\Add0~157_cout )))
// \Add0~2  = CARRY(((\A~combout [1]) # (!\Add0~157_cout )))
// \Add0~2COUT1_234  = CARRY(((\A~combout [1]) # (!\Add0~157_cout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\A~combout [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~157_cout ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~2 ),
	.cout1(\Add0~2COUT1_234 ));
// synopsys translate_off
defparam \Add0~0 .cin_used = "true";
defparam \Add0~0 .lut_mask = "c3cf";
defparam \Add0~0 .operation_mode = "arithmetic";
defparam \Add0~0 .output_mode = "comb_only";
defparam \Add0~0 .register_cascade_mode = "off";
defparam \Add0~0 .sum_lutc_input = "cin";
defparam \Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N6
maxv_lcell \Add0~5 (
// Equation(s):
// \Add0~5_combout  = \A~combout [2] $ (((((!\Add0~157_cout  & \Add0~2 ) # (\Add0~157_cout  & \Add0~2COUT1_234 )))))
// \Add0~7  = CARRY((!\A~combout [2] & ((!\Add0~2 ))))
// \Add0~7COUT1_236  = CARRY((!\A~combout [2] & ((!\Add0~2COUT1_234 ))))

	.clk(gnd),
	.dataa(\A~combout [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~157_cout ),
	.cin0(\Add0~2 ),
	.cin1(\Add0~2COUT1_234 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~7 ),
	.cout1(\Add0~7COUT1_236 ));
// synopsys translate_off
defparam \Add0~5 .cin0_used = "true";
defparam \Add0~5 .cin1_used = "true";
defparam \Add0~5 .cin_used = "true";
defparam \Add0~5 .lut_mask = "5a05";
defparam \Add0~5 .operation_mode = "arithmetic";
defparam \Add0~5 .output_mode = "comb_only";
defparam \Add0~5 .register_cascade_mode = "off";
defparam \Add0~5 .sum_lutc_input = "cin";
defparam \Add0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N7
maxv_lcell \Add0~10 (
// Equation(s):
// \Add0~10_combout  = (\A~combout [3] $ ((!(!\Add0~157_cout  & \Add0~7 ) # (\Add0~157_cout  & \Add0~7COUT1_236 ))))
// \Add0~12  = CARRY(((\A~combout [3]) # (!\Add0~7 )))
// \Add0~12COUT1_238  = CARRY(((\A~combout [3]) # (!\Add0~7COUT1_236 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\A~combout [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~157_cout ),
	.cin0(\Add0~7 ),
	.cin1(\Add0~7COUT1_236 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~12 ),
	.cout1(\Add0~12COUT1_238 ));
// synopsys translate_off
defparam \Add0~10 .cin0_used = "true";
defparam \Add0~10 .cin1_used = "true";
defparam \Add0~10 .cin_used = "true";
defparam \Add0~10 .lut_mask = "c3cf";
defparam \Add0~10 .operation_mode = "arithmetic";
defparam \Add0~10 .output_mode = "comb_only";
defparam \Add0~10 .register_cascade_mode = "off";
defparam \Add0~10 .sum_lutc_input = "cin";
defparam \Add0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N8
maxv_lcell \Add0~15 (
// Equation(s):
// \Add0~15_combout  = (\A~combout [4] $ (((!\Add0~157_cout  & \Add0~12 ) # (\Add0~157_cout  & \Add0~12COUT1_238 ))))
// \Add0~17  = CARRY(((!\A~combout [4] & !\Add0~12 )))
// \Add0~17COUT1_240  = CARRY(((!\A~combout [4] & !\Add0~12COUT1_238 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\A~combout [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~157_cout ),
	.cin0(\Add0~12 ),
	.cin1(\Add0~12COUT1_238 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~17 ),
	.cout1(\Add0~17COUT1_240 ));
// synopsys translate_off
defparam \Add0~15 .cin0_used = "true";
defparam \Add0~15 .cin1_used = "true";
defparam \Add0~15 .cin_used = "true";
defparam \Add0~15 .lut_mask = "3c03";
defparam \Add0~15 .operation_mode = "arithmetic";
defparam \Add0~15 .output_mode = "comb_only";
defparam \Add0~15 .register_cascade_mode = "off";
defparam \Add0~15 .sum_lutc_input = "cin";
defparam \Add0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N9
maxv_lcell \Add0~20 (
// Equation(s):
// \Add0~20_combout  = \A~combout [5] $ ((((!(!\Add0~157_cout  & \Add0~17 ) # (\Add0~157_cout  & \Add0~17COUT1_240 )))))
// \Add0~22  = CARRY((\A~combout [5]) # ((!\Add0~17COUT1_240 )))

	.clk(gnd),
	.dataa(\A~combout [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~157_cout ),
	.cin0(\Add0~17 ),
	.cin1(\Add0~17COUT1_240 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~20_combout ),
	.regout(),
	.cout(\Add0~22 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~20 .cin0_used = "true";
defparam \Add0~20 .cin1_used = "true";
defparam \Add0~20 .cin_used = "true";
defparam \Add0~20 .lut_mask = "a5af";
defparam \Add0~20 .operation_mode = "arithmetic";
defparam \Add0~20 .output_mode = "comb_only";
defparam \Add0~20 .register_cascade_mode = "off";
defparam \Add0~20 .sum_lutc_input = "cin";
defparam \Add0~20 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \A[9]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [9]),
	.padio(A[9]));
// synopsys translate_off
defparam \A[9]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \A[8]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [8]),
	.padio(A[8]));
// synopsys translate_off
defparam \A[8]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \A[7]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [7]),
	.padio(A[7]));
// synopsys translate_off
defparam \A[7]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \A[6]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [6]),
	.padio(A[6]));
// synopsys translate_off
defparam \A[6]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X6_Y4_N0
maxv_lcell \Add0~25 (
// Equation(s):
// \Add0~25_combout  = (\A~combout [6] $ ((\Add0~22 )))
// \Add0~27  = CARRY(((!\A~combout [6] & !\Add0~22 )))
// \Add0~27COUT1_242  = CARRY(((!\A~combout [6] & !\Add0~22 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\A~combout [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~22 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~25_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~27 ),
	.cout1(\Add0~27COUT1_242 ));
// synopsys translate_off
defparam \Add0~25 .cin_used = "true";
defparam \Add0~25 .lut_mask = "3c03";
defparam \Add0~25 .operation_mode = "arithmetic";
defparam \Add0~25 .output_mode = "comb_only";
defparam \Add0~25 .register_cascade_mode = "off";
defparam \Add0~25 .sum_lutc_input = "cin";
defparam \Add0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N1
maxv_lcell \Add0~30 (
// Equation(s):
// \Add0~30_combout  = \A~combout [7] $ ((((!(!\Add0~22  & \Add0~27 ) # (\Add0~22  & \Add0~27COUT1_242 )))))
// \Add0~32  = CARRY((\A~combout [7]) # ((!\Add0~27 )))
// \Add0~32COUT1_244  = CARRY((\A~combout [7]) # ((!\Add0~27COUT1_242 )))

	.clk(gnd),
	.dataa(\A~combout [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~22 ),
	.cin0(\Add0~27 ),
	.cin1(\Add0~27COUT1_242 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~30_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~32 ),
	.cout1(\Add0~32COUT1_244 ));
// synopsys translate_off
defparam \Add0~30 .cin0_used = "true";
defparam \Add0~30 .cin1_used = "true";
defparam \Add0~30 .cin_used = "true";
defparam \Add0~30 .lut_mask = "a5af";
defparam \Add0~30 .operation_mode = "arithmetic";
defparam \Add0~30 .output_mode = "comb_only";
defparam \Add0~30 .register_cascade_mode = "off";
defparam \Add0~30 .sum_lutc_input = "cin";
defparam \Add0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N2
maxv_lcell \Add0~35 (
// Equation(s):
// \Add0~35_combout  = \A~combout [8] $ (((((!\Add0~22  & \Add0~32 ) # (\Add0~22  & \Add0~32COUT1_244 )))))
// \Add0~37  = CARRY((!\A~combout [8] & ((!\Add0~32 ))))
// \Add0~37COUT1_246  = CARRY((!\A~combout [8] & ((!\Add0~32COUT1_244 ))))

	.clk(gnd),
	.dataa(\A~combout [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~22 ),
	.cin0(\Add0~32 ),
	.cin1(\Add0~32COUT1_244 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~35_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~37 ),
	.cout1(\Add0~37COUT1_246 ));
// synopsys translate_off
defparam \Add0~35 .cin0_used = "true";
defparam \Add0~35 .cin1_used = "true";
defparam \Add0~35 .cin_used = "true";
defparam \Add0~35 .lut_mask = "5a05";
defparam \Add0~35 .operation_mode = "arithmetic";
defparam \Add0~35 .output_mode = "comb_only";
defparam \Add0~35 .register_cascade_mode = "off";
defparam \Add0~35 .sum_lutc_input = "cin";
defparam \Add0~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N3
maxv_lcell \Add0~40 (
// Equation(s):
// \Add0~40_combout  = (\A~combout [9] $ ((!(!\Add0~22  & \Add0~37 ) # (\Add0~22  & \Add0~37COUT1_246 ))))
// \Add0~42  = CARRY(((\A~combout [9]) # (!\Add0~37 )))
// \Add0~42COUT1_248  = CARRY(((\A~combout [9]) # (!\Add0~37COUT1_246 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\A~combout [9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~22 ),
	.cin0(\Add0~37 ),
	.cin1(\Add0~37COUT1_246 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~40_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~42 ),
	.cout1(\Add0~42COUT1_248 ));
// synopsys translate_off
defparam \Add0~40 .cin0_used = "true";
defparam \Add0~40 .cin1_used = "true";
defparam \Add0~40 .cin_used = "true";
defparam \Add0~40 .lut_mask = "c3cf";
defparam \Add0~40 .operation_mode = "arithmetic";
defparam \Add0~40 .output_mode = "comb_only";
defparam \Add0~40 .register_cascade_mode = "off";
defparam \Add0~40 .sum_lutc_input = "cin";
defparam \Add0~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N4
maxv_lcell \Add0~45 (
// Equation(s):
// \Add0~45_combout  = (\A~combout [10] $ (((!\Add0~22  & \Add0~42 ) # (\Add0~22  & \Add0~42COUT1_248 ))))
// \Add0~47  = CARRY(((!\A~combout [10] & !\Add0~42COUT1_248 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\A~combout [10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~22 ),
	.cin0(\Add0~42 ),
	.cin1(\Add0~42COUT1_248 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~45_combout ),
	.regout(),
	.cout(\Add0~47 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~45 .cin0_used = "true";
defparam \Add0~45 .cin1_used = "true";
defparam \Add0~45 .cin_used = "true";
defparam \Add0~45 .lut_mask = "3c03";
defparam \Add0~45 .operation_mode = "arithmetic";
defparam \Add0~45 .output_mode = "comb_only";
defparam \Add0~45 .register_cascade_mode = "off";
defparam \Add0~45 .sum_lutc_input = "cin";
defparam \Add0~45 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \A[14]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [14]),
	.padio(A[14]));
// synopsys translate_off
defparam \A[14]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \A[13]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [13]),
	.padio(A[13]));
// synopsys translate_off
defparam \A[13]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_P8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \A[12]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [12]),
	.padio(A[12]));
// synopsys translate_off
defparam \A[12]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \A[11]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [11]),
	.padio(A[11]));
// synopsys translate_off
defparam \A[11]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X6_Y4_N5
maxv_lcell \Add0~50 (
// Equation(s):
// \Add0~50_combout  = \A~combout [11] $ ((((!\Add0~47 ))))
// \Add0~52  = CARRY((\A~combout [11]) # ((!\Add0~47 )))
// \Add0~52COUT1_250  = CARRY((\A~combout [11]) # ((!\Add0~47 )))

	.clk(gnd),
	.dataa(\A~combout [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~47 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~50_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~52 ),
	.cout1(\Add0~52COUT1_250 ));
// synopsys translate_off
defparam \Add0~50 .cin_used = "true";
defparam \Add0~50 .lut_mask = "a5af";
defparam \Add0~50 .operation_mode = "arithmetic";
defparam \Add0~50 .output_mode = "comb_only";
defparam \Add0~50 .register_cascade_mode = "off";
defparam \Add0~50 .sum_lutc_input = "cin";
defparam \Add0~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N6
maxv_lcell \Add0~55 (
// Equation(s):
// \Add0~55_combout  = (\A~combout [12] $ (((!\Add0~47  & \Add0~52 ) # (\Add0~47  & \Add0~52COUT1_250 ))))
// \Add0~57  = CARRY(((!\A~combout [12] & !\Add0~52 )))
// \Add0~57COUT1_252  = CARRY(((!\A~combout [12] & !\Add0~52COUT1_250 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\A~combout [12]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~47 ),
	.cin0(\Add0~52 ),
	.cin1(\Add0~52COUT1_250 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~55_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~57 ),
	.cout1(\Add0~57COUT1_252 ));
// synopsys translate_off
defparam \Add0~55 .cin0_used = "true";
defparam \Add0~55 .cin1_used = "true";
defparam \Add0~55 .cin_used = "true";
defparam \Add0~55 .lut_mask = "3c03";
defparam \Add0~55 .operation_mode = "arithmetic";
defparam \Add0~55 .output_mode = "comb_only";
defparam \Add0~55 .register_cascade_mode = "off";
defparam \Add0~55 .sum_lutc_input = "cin";
defparam \Add0~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N7
maxv_lcell \Add0~60 (
// Equation(s):
// \Add0~60_combout  = (\A~combout [13] $ ((!(!\Add0~47  & \Add0~57 ) # (\Add0~47  & \Add0~57COUT1_252 ))))
// \Add0~62  = CARRY(((\A~combout [13]) # (!\Add0~57 )))
// \Add0~62COUT1_254  = CARRY(((\A~combout [13]) # (!\Add0~57COUT1_252 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\A~combout [13]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~47 ),
	.cin0(\Add0~57 ),
	.cin1(\Add0~57COUT1_252 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~60_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~62 ),
	.cout1(\Add0~62COUT1_254 ));
// synopsys translate_off
defparam \Add0~60 .cin0_used = "true";
defparam \Add0~60 .cin1_used = "true";
defparam \Add0~60 .cin_used = "true";
defparam \Add0~60 .lut_mask = "c3cf";
defparam \Add0~60 .operation_mode = "arithmetic";
defparam \Add0~60 .output_mode = "comb_only";
defparam \Add0~60 .register_cascade_mode = "off";
defparam \Add0~60 .sum_lutc_input = "cin";
defparam \Add0~60 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N8
maxv_lcell \Add0~65 (
// Equation(s):
// \Add0~65_combout  = (\A~combout [14] $ (((!\Add0~47  & \Add0~62 ) # (\Add0~47  & \Add0~62COUT1_254 ))))
// \Add0~67  = CARRY(((!\A~combout [14] & !\Add0~62 )))
// \Add0~67COUT1_256  = CARRY(((!\A~combout [14] & !\Add0~62COUT1_254 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\A~combout [14]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~47 ),
	.cin0(\Add0~62 ),
	.cin1(\Add0~62COUT1_254 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~65_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~67 ),
	.cout1(\Add0~67COUT1_256 ));
// synopsys translate_off
defparam \Add0~65 .cin0_used = "true";
defparam \Add0~65 .cin1_used = "true";
defparam \Add0~65 .cin_used = "true";
defparam \Add0~65 .lut_mask = "3c03";
defparam \Add0~65 .operation_mode = "arithmetic";
defparam \Add0~65 .output_mode = "comb_only";
defparam \Add0~65 .register_cascade_mode = "off";
defparam \Add0~65 .sum_lutc_input = "cin";
defparam \Add0~65 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N9
maxv_lcell \Add0~70 (
// Equation(s):
// \Add0~70_combout  = (\A~combout [15] $ ((!(!\Add0~47  & \Add0~67 ) # (\Add0~47  & \Add0~67COUT1_256 ))))
// \Add0~72  = CARRY(((\A~combout [15]) # (!\Add0~67COUT1_256 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\A~combout [15]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~47 ),
	.cin0(\Add0~67 ),
	.cin1(\Add0~67COUT1_256 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~70_combout ),
	.regout(),
	.cout(\Add0~72 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~70 .cin0_used = "true";
defparam \Add0~70 .cin1_used = "true";
defparam \Add0~70 .cin_used = "true";
defparam \Add0~70 .lut_mask = "c3cf";
defparam \Add0~70 .operation_mode = "arithmetic";
defparam \Add0~70 .output_mode = "comb_only";
defparam \Add0~70 .register_cascade_mode = "off";
defparam \Add0~70 .sum_lutc_input = "cin";
defparam \Add0~70 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \A[19]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [19]),
	.padio(A[19]));
// synopsys translate_off
defparam \A[19]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \A[18]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [18]),
	.padio(A[18]));
// synopsys translate_off
defparam \A[18]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \A[17]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [17]),
	.padio(A[17]));
// synopsys translate_off
defparam \A[17]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \A[16]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [16]),
	.padio(A[16]));
// synopsys translate_off
defparam \A[16]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X7_Y4_N0
maxv_lcell \Add0~75 (
// Equation(s):
// \Add0~75_combout  = (\A~combout [16] $ ((\Add0~72 )))
// \Add0~77  = CARRY(((!\A~combout [16] & !\Add0~72 )))
// \Add0~77COUT1_258  = CARRY(((!\A~combout [16] & !\Add0~72 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\A~combout [16]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~72 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~75_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~77 ),
	.cout1(\Add0~77COUT1_258 ));
// synopsys translate_off
defparam \Add0~75 .cin_used = "true";
defparam \Add0~75 .lut_mask = "3c03";
defparam \Add0~75 .operation_mode = "arithmetic";
defparam \Add0~75 .output_mode = "comb_only";
defparam \Add0~75 .register_cascade_mode = "off";
defparam \Add0~75 .sum_lutc_input = "cin";
defparam \Add0~75 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N1
maxv_lcell \Add0~80 (
// Equation(s):
// \Add0~80_combout  = (\A~combout [17] $ ((!(!\Add0~72  & \Add0~77 ) # (\Add0~72  & \Add0~77COUT1_258 ))))
// \Add0~82  = CARRY(((\A~combout [17]) # (!\Add0~77 )))
// \Add0~82COUT1_260  = CARRY(((\A~combout [17]) # (!\Add0~77COUT1_258 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\A~combout [17]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~72 ),
	.cin0(\Add0~77 ),
	.cin1(\Add0~77COUT1_258 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~80_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~82 ),
	.cout1(\Add0~82COUT1_260 ));
// synopsys translate_off
defparam \Add0~80 .cin0_used = "true";
defparam \Add0~80 .cin1_used = "true";
defparam \Add0~80 .cin_used = "true";
defparam \Add0~80 .lut_mask = "c3cf";
defparam \Add0~80 .operation_mode = "arithmetic";
defparam \Add0~80 .output_mode = "comb_only";
defparam \Add0~80 .register_cascade_mode = "off";
defparam \Add0~80 .sum_lutc_input = "cin";
defparam \Add0~80 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N2
maxv_lcell \Add0~85 (
// Equation(s):
// \Add0~85_combout  = (\A~combout [18] $ (((!\Add0~72  & \Add0~82 ) # (\Add0~72  & \Add0~82COUT1_260 ))))
// \Add0~87  = CARRY(((!\A~combout [18] & !\Add0~82 )))
// \Add0~87COUT1_262  = CARRY(((!\A~combout [18] & !\Add0~82COUT1_260 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\A~combout [18]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~72 ),
	.cin0(\Add0~82 ),
	.cin1(\Add0~82COUT1_260 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~85_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~87 ),
	.cout1(\Add0~87COUT1_262 ));
// synopsys translate_off
defparam \Add0~85 .cin0_used = "true";
defparam \Add0~85 .cin1_used = "true";
defparam \Add0~85 .cin_used = "true";
defparam \Add0~85 .lut_mask = "3c03";
defparam \Add0~85 .operation_mode = "arithmetic";
defparam \Add0~85 .output_mode = "comb_only";
defparam \Add0~85 .register_cascade_mode = "off";
defparam \Add0~85 .sum_lutc_input = "cin";
defparam \Add0~85 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N3
maxv_lcell \Add0~90 (
// Equation(s):
// \Add0~90_combout  = \A~combout [19] $ ((((!(!\Add0~72  & \Add0~87 ) # (\Add0~72  & \Add0~87COUT1_262 )))))
// \Add0~92  = CARRY((\A~combout [19]) # ((!\Add0~87 )))
// \Add0~92COUT1_264  = CARRY((\A~combout [19]) # ((!\Add0~87COUT1_262 )))

	.clk(gnd),
	.dataa(\A~combout [19]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~72 ),
	.cin0(\Add0~87 ),
	.cin1(\Add0~87COUT1_262 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~90_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~92 ),
	.cout1(\Add0~92COUT1_264 ));
// synopsys translate_off
defparam \Add0~90 .cin0_used = "true";
defparam \Add0~90 .cin1_used = "true";
defparam \Add0~90 .cin_used = "true";
defparam \Add0~90 .lut_mask = "a5af";
defparam \Add0~90 .operation_mode = "arithmetic";
defparam \Add0~90 .output_mode = "comb_only";
defparam \Add0~90 .register_cascade_mode = "off";
defparam \Add0~90 .sum_lutc_input = "cin";
defparam \Add0~90 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N4
maxv_lcell \Add0~95 (
// Equation(s):
// \Add0~95_combout  = (\A~combout [20] $ (((!\Add0~72  & \Add0~92 ) # (\Add0~72  & \Add0~92COUT1_264 ))))
// \Add0~97  = CARRY(((!\A~combout [20] & !\Add0~92COUT1_264 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\A~combout [20]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~72 ),
	.cin0(\Add0~92 ),
	.cin1(\Add0~92COUT1_264 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~95_combout ),
	.regout(),
	.cout(\Add0~97 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~95 .cin0_used = "true";
defparam \Add0~95 .cin1_used = "true";
defparam \Add0~95 .cin_used = "true";
defparam \Add0~95 .lut_mask = "3c03";
defparam \Add0~95 .operation_mode = "arithmetic";
defparam \Add0~95 .output_mode = "comb_only";
defparam \Add0~95 .register_cascade_mode = "off";
defparam \Add0~95 .sum_lutc_input = "cin";
defparam \Add0~95 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \A[24]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [24]),
	.padio(A[24]));
// synopsys translate_off
defparam \A[24]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \A[23]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [23]),
	.padio(A[23]));
// synopsys translate_off
defparam \A[23]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \A[22]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [22]),
	.padio(A[22]));
// synopsys translate_off
defparam \A[22]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \A[21]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [21]),
	.padio(A[21]));
// synopsys translate_off
defparam \A[21]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X7_Y4_N5
maxv_lcell \Add0~100 (
// Equation(s):
// \Add0~100_combout  = \A~combout [21] $ ((((!\Add0~97 ))))
// \Add0~102  = CARRY((\A~combout [21]) # ((!\Add0~97 )))
// \Add0~102COUT1_266  = CARRY((\A~combout [21]) # ((!\Add0~97 )))

	.clk(gnd),
	.dataa(\A~combout [21]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~97 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~100_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~102 ),
	.cout1(\Add0~102COUT1_266 ));
// synopsys translate_off
defparam \Add0~100 .cin_used = "true";
defparam \Add0~100 .lut_mask = "a5af";
defparam \Add0~100 .operation_mode = "arithmetic";
defparam \Add0~100 .output_mode = "comb_only";
defparam \Add0~100 .register_cascade_mode = "off";
defparam \Add0~100 .sum_lutc_input = "cin";
defparam \Add0~100 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N6
maxv_lcell \Add0~105 (
// Equation(s):
// \Add0~105_combout  = (\A~combout [22] $ (((!\Add0~97  & \Add0~102 ) # (\Add0~97  & \Add0~102COUT1_266 ))))
// \Add0~107  = CARRY(((!\A~combout [22] & !\Add0~102 )))
// \Add0~107COUT1_268  = CARRY(((!\A~combout [22] & !\Add0~102COUT1_266 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\A~combout [22]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~97 ),
	.cin0(\Add0~102 ),
	.cin1(\Add0~102COUT1_266 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~105_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~107 ),
	.cout1(\Add0~107COUT1_268 ));
// synopsys translate_off
defparam \Add0~105 .cin0_used = "true";
defparam \Add0~105 .cin1_used = "true";
defparam \Add0~105 .cin_used = "true";
defparam \Add0~105 .lut_mask = "3c03";
defparam \Add0~105 .operation_mode = "arithmetic";
defparam \Add0~105 .output_mode = "comb_only";
defparam \Add0~105 .register_cascade_mode = "off";
defparam \Add0~105 .sum_lutc_input = "cin";
defparam \Add0~105 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N7
maxv_lcell \Add0~110 (
// Equation(s):
// \Add0~110_combout  = (\A~combout [23] $ ((!(!\Add0~97  & \Add0~107 ) # (\Add0~97  & \Add0~107COUT1_268 ))))
// \Add0~112  = CARRY(((\A~combout [23]) # (!\Add0~107 )))
// \Add0~112COUT1_270  = CARRY(((\A~combout [23]) # (!\Add0~107COUT1_268 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\A~combout [23]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~97 ),
	.cin0(\Add0~107 ),
	.cin1(\Add0~107COUT1_268 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~110_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~112 ),
	.cout1(\Add0~112COUT1_270 ));
// synopsys translate_off
defparam \Add0~110 .cin0_used = "true";
defparam \Add0~110 .cin1_used = "true";
defparam \Add0~110 .cin_used = "true";
defparam \Add0~110 .lut_mask = "c3cf";
defparam \Add0~110 .operation_mode = "arithmetic";
defparam \Add0~110 .output_mode = "comb_only";
defparam \Add0~110 .register_cascade_mode = "off";
defparam \Add0~110 .sum_lutc_input = "cin";
defparam \Add0~110 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N8
maxv_lcell \Add0~115 (
// Equation(s):
// \Add0~115_combout  = (\A~combout [24] $ (((!\Add0~97  & \Add0~112 ) # (\Add0~97  & \Add0~112COUT1_270 ))))
// \Add0~117  = CARRY(((!\A~combout [24] & !\Add0~112 )))
// \Add0~117COUT1_272  = CARRY(((!\A~combout [24] & !\Add0~112COUT1_270 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\A~combout [24]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~97 ),
	.cin0(\Add0~112 ),
	.cin1(\Add0~112COUT1_270 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~115_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~117 ),
	.cout1(\Add0~117COUT1_272 ));
// synopsys translate_off
defparam \Add0~115 .cin0_used = "true";
defparam \Add0~115 .cin1_used = "true";
defparam \Add0~115 .cin_used = "true";
defparam \Add0~115 .lut_mask = "3c03";
defparam \Add0~115 .operation_mode = "arithmetic";
defparam \Add0~115 .output_mode = "comb_only";
defparam \Add0~115 .register_cascade_mode = "off";
defparam \Add0~115 .sum_lutc_input = "cin";
defparam \Add0~115 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N9
maxv_lcell \Add0~120 (
// Equation(s):
// \Add0~120_combout  = \A~combout [25] $ ((((!(!\Add0~97  & \Add0~117 ) # (\Add0~97  & \Add0~117COUT1_272 )))))
// \Add0~122  = CARRY((\A~combout [25]) # ((!\Add0~117COUT1_272 )))

	.clk(gnd),
	.dataa(\A~combout [25]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~97 ),
	.cin0(\Add0~117 ),
	.cin1(\Add0~117COUT1_272 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~120_combout ),
	.regout(),
	.cout(\Add0~122 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~120 .cin0_used = "true";
defparam \Add0~120 .cin1_used = "true";
defparam \Add0~120 .cin_used = "true";
defparam \Add0~120 .lut_mask = "a5af";
defparam \Add0~120 .operation_mode = "arithmetic";
defparam \Add0~120 .output_mode = "comb_only";
defparam \Add0~120 .register_cascade_mode = "off";
defparam \Add0~120 .sum_lutc_input = "cin";
defparam \Add0~120 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \A[29]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [29]),
	.padio(A[29]));
// synopsys translate_off
defparam \A[29]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \A[28]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [28]),
	.padio(A[28]));
// synopsys translate_off
defparam \A[28]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \A[27]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [27]),
	.padio(A[27]));
// synopsys translate_off
defparam \A[27]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \A[26]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A~combout [26]),
	.padio(A[26]));
// synopsys translate_off
defparam \A[26]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X8_Y4_N0
maxv_lcell \Add0~125 (
// Equation(s):
// \Add0~125_combout  = (\A~combout [26] $ ((\Add0~122 )))
// \Add0~127  = CARRY(((!\A~combout [26] & !\Add0~122 )))
// \Add0~127COUT1_274  = CARRY(((!\A~combout [26] & !\Add0~122 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\A~combout [26]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~122 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~125_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~127 ),
	.cout1(\Add0~127COUT1_274 ));
// synopsys translate_off
defparam \Add0~125 .cin_used = "true";
defparam \Add0~125 .lut_mask = "3c03";
defparam \Add0~125 .operation_mode = "arithmetic";
defparam \Add0~125 .output_mode = "comb_only";
defparam \Add0~125 .register_cascade_mode = "off";
defparam \Add0~125 .sum_lutc_input = "cin";
defparam \Add0~125 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N1
maxv_lcell \Add0~130 (
// Equation(s):
// \Add0~130_combout  = (\A~combout [27] $ ((!(!\Add0~122  & \Add0~127 ) # (\Add0~122  & \Add0~127COUT1_274 ))))
// \Add0~132  = CARRY(((\A~combout [27]) # (!\Add0~127 )))
// \Add0~132COUT1_276  = CARRY(((\A~combout [27]) # (!\Add0~127COUT1_274 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\A~combout [27]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~122 ),
	.cin0(\Add0~127 ),
	.cin1(\Add0~127COUT1_274 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~130_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~132 ),
	.cout1(\Add0~132COUT1_276 ));
// synopsys translate_off
defparam \Add0~130 .cin0_used = "true";
defparam \Add0~130 .cin1_used = "true";
defparam \Add0~130 .cin_used = "true";
defparam \Add0~130 .lut_mask = "c3cf";
defparam \Add0~130 .operation_mode = "arithmetic";
defparam \Add0~130 .output_mode = "comb_only";
defparam \Add0~130 .register_cascade_mode = "off";
defparam \Add0~130 .sum_lutc_input = "cin";
defparam \Add0~130 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N2
maxv_lcell \Add0~135 (
// Equation(s):
// \Add0~135_combout  = (\A~combout [28] $ (((!\Add0~122  & \Add0~132 ) # (\Add0~122  & \Add0~132COUT1_276 ))))
// \Add0~137  = CARRY(((!\A~combout [28] & !\Add0~132 )))
// \Add0~137COUT1_278  = CARRY(((!\A~combout [28] & !\Add0~132COUT1_276 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\A~combout [28]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~122 ),
	.cin0(\Add0~132 ),
	.cin1(\Add0~132COUT1_276 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~135_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~137 ),
	.cout1(\Add0~137COUT1_278 ));
// synopsys translate_off
defparam \Add0~135 .cin0_used = "true";
defparam \Add0~135 .cin1_used = "true";
defparam \Add0~135 .cin_used = "true";
defparam \Add0~135 .lut_mask = "3c03";
defparam \Add0~135 .operation_mode = "arithmetic";
defparam \Add0~135 .output_mode = "comb_only";
defparam \Add0~135 .register_cascade_mode = "off";
defparam \Add0~135 .sum_lutc_input = "cin";
defparam \Add0~135 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N3
maxv_lcell \Add0~140 (
// Equation(s):
// \Add0~140_combout  = (\A~combout [29] $ ((!(!\Add0~122  & \Add0~137 ) # (\Add0~122  & \Add0~137COUT1_278 ))))
// \Add0~142  = CARRY(((\A~combout [29]) # (!\Add0~137 )))
// \Add0~142COUT1_280  = CARRY(((\A~combout [29]) # (!\Add0~137COUT1_278 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\A~combout [29]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~122 ),
	.cin0(\Add0~137 ),
	.cin1(\Add0~137COUT1_278 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~140_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~142 ),
	.cout1(\Add0~142COUT1_280 ));
// synopsys translate_off
defparam \Add0~140 .cin0_used = "true";
defparam \Add0~140 .cin1_used = "true";
defparam \Add0~140 .cin_used = "true";
defparam \Add0~140 .lut_mask = "c3cf";
defparam \Add0~140 .operation_mode = "arithmetic";
defparam \Add0~140 .output_mode = "comb_only";
defparam \Add0~140 .register_cascade_mode = "off";
defparam \Add0~140 .sum_lutc_input = "cin";
defparam \Add0~140 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N4
maxv_lcell \Add0~145 (
// Equation(s):
// \Add0~145_combout  = \A~combout [30] $ (((((!\Add0~122  & \Add0~142 ) # (\Add0~122  & \Add0~142COUT1_280 )))))
// \Add0~147  = CARRY((!\A~combout [30] & ((!\Add0~142COUT1_280 ))))

	.clk(gnd),
	.dataa(\A~combout [30]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~122 ),
	.cin0(\Add0~142 ),
	.cin1(\Add0~142COUT1_280 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~145_combout ),
	.regout(),
	.cout(\Add0~147 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~145 .cin0_used = "true";
defparam \Add0~145 .cin1_used = "true";
defparam \Add0~145 .cin_used = "true";
defparam \Add0~145 .lut_mask = "5a05";
defparam \Add0~145 .operation_mode = "arithmetic";
defparam \Add0~145 .output_mode = "comb_only";
defparam \Add0~145 .register_cascade_mode = "off";
defparam \Add0~145 .sum_lutc_input = "cin";
defparam \Add0~145 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N5
maxv_lcell \Add0~150 (
// Equation(s):
// \Add0~150_combout  = ((\Add0~147  $ (!\A~combout [31])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\A~combout [31]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~147 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~150_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~150 .cin_used = "true";
defparam \Add0~150 .lut_mask = "f00f";
defparam \Add0~150 .operation_mode = "normal";
defparam \Add0~150 .output_mode = "comb_only";
defparam \Add0~150 .register_cascade_mode = "off";
defparam \Add0~150 .sum_lutc_input = "cin";
defparam \Add0~150 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N5
maxv_lcell \Selector132~4 (
// Equation(s):
// \Selector132~4_combout  = (\A~combout [31] & (\state.LOAD~regout  & (\Equal0~10_combout  & \Add0~150_combout )))

	.clk(gnd),
	.dataa(\A~combout [31]),
	.datab(\state.LOAD~regout ),
	.datac(\Equal0~10_combout ),
	.datad(\Add0~150_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector132~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector132~4 .lut_mask = "8000";
defparam \Selector132~4 .operation_mode = "normal";
defparam \Selector132~4 .output_mode = "comb_only";
defparam \Selector132~4 .register_cascade_mode = "off";
defparam \Selector132~4 .sum_lutc_input = "datac";
defparam \Selector132~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N2
maxv_lcell \Remainder[1]~0 (
// Equation(s):
// \Remainder[1]~0_combout  = ((\state.DIV~regout ) # ((\state.LOAD~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\state.DIV~regout ),
	.datac(vcc),
	.datad(\state.LOAD~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Remainder[1]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Remainder[1]~0 .lut_mask = "ffcc";
defparam \Remainder[1]~0 .operation_mode = "normal";
defparam \Remainder[1]~0 .output_mode = "comb_only";
defparam \Remainder[1]~0 .register_cascade_mode = "off";
defparam \Remainder[1]~0 .sum_lutc_input = "datac";
defparam \Remainder[1]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N0
maxv_lcell \Remainder[30]~6 (
// Equation(s):
// \Remainder[30]~6_combout  = (((\A~combout [31] & \state.LOAD~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\A~combout [31]),
	.datad(\state.LOAD~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Remainder[30]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Remainder[30]~6 .lut_mask = "f000";
defparam \Remainder[30]~6 .operation_mode = "normal";
defparam \Remainder[30]~6 .output_mode = "comb_only";
defparam \Remainder[30]~6 .register_cascade_mode = "off";
defparam \Remainder[30]~6 .sum_lutc_input = "datac";
defparam \Remainder[30]~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N4
maxv_lcell \Add2~10 (
// Equation(s):
// \Add2~10_combout  = Remainder[1] $ (Divisor[1] $ ((!\Add2~2 )))
// \Add2~12  = CARRY((Remainder[1] & (Divisor[1] & !\Add2~2COUT1_472 )) # (!Remainder[1] & ((Divisor[1]) # (!\Add2~2COUT1_472 ))))

	.clk(gnd),
	.dataa(Remainder[1]),
	.datab(Divisor[1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add2~2 ),
	.cin1(\Add2~2COUT1_472 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~10_combout ),
	.regout(),
	.cout(\Add2~12 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add2~10 .cin0_used = "true";
defparam \Add2~10 .cin1_used = "true";
defparam \Add2~10 .lut_mask = "694d";
defparam \Add2~10 .operation_mode = "arithmetic";
defparam \Add2~10 .output_mode = "comb_only";
defparam \Add2~10 .register_cascade_mode = "off";
defparam \Add2~10 .sum_lutc_input = "cin";
defparam \Add2~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N3
maxv_lcell \Add4~157 (
// Equation(s):
// \Add4~157_cout0  = CARRY(((!Remainder[0])))
// \Add4~157COUT1_472  = CARRY(((!Remainder[0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(Remainder[0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~155 ),
	.regout(),
	.cout(),
	.cout0(\Add4~157_cout0 ),
	.cout1(\Add4~157COUT1_472 ));
// synopsys translate_off
defparam \Add4~157 .lut_mask = "ff33";
defparam \Add4~157 .operation_mode = "arithmetic";
defparam \Add4~157 .output_mode = "none";
defparam \Add4~157 .register_cascade_mode = "off";
defparam \Add4~157 .sum_lutc_input = "datac";
defparam \Add4~157 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N4
maxv_lcell \Add4~0 (
// Equation(s):
// \Add4~0_combout  = (Remainder[1] $ ((!\Add4~157_cout0 )))
// \Add4~2  = CARRY(((Remainder[1]) # (!\Add4~157COUT1_472 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(Remainder[1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add4~157_cout0 ),
	.cin1(\Add4~157COUT1_472 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~0_combout ),
	.regout(),
	.cout(\Add4~2 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add4~0 .cin0_used = "true";
defparam \Add4~0 .cin1_used = "true";
defparam \Add4~0 .lut_mask = "c3cf";
defparam \Add4~0 .operation_mode = "arithmetic";
defparam \Add4~0 .output_mode = "comb_only";
defparam \Add4~0 .register_cascade_mode = "off";
defparam \Add4~0 .sum_lutc_input = "cin";
defparam \Add4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N3
maxv_lcell \Selector162~2 (
// Equation(s):
// \Selector162~2_combout  = (\state.DIV~regout  & ((\Add4~0_combout ) # ((\Remainder[1]~1_combout )))) # (!\state.DIV~regout  & (((!\Remainder[1]~1_combout  & \A~combout [1]))))

	.clk(gnd),
	.dataa(\Add4~0_combout ),
	.datab(\state.DIV~regout ),
	.datac(\Remainder[1]~1_combout ),
	.datad(\A~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector162~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector162~2 .lut_mask = "cbc8";
defparam \Selector162~2 .operation_mode = "normal";
defparam \Selector162~2 .output_mode = "comb_only";
defparam \Selector162~2 .register_cascade_mode = "off";
defparam \Selector162~2 .sum_lutc_input = "datac";
defparam \Selector162~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N4
maxv_lcell \Selector162~3 (
// Equation(s):
// \Selector162~3_combout  = (\Remainder[1]~1_combout  & ((\Selector162~2_combout  & (\Add2~10_combout )) # (!\Selector162~2_combout  & ((\Add0~0_combout ))))) # (!\Remainder[1]~1_combout  & (((\Selector162~2_combout ))))

	.clk(gnd),
	.dataa(\Add2~10_combout ),
	.datab(\Add0~0_combout ),
	.datac(\Remainder[1]~1_combout ),
	.datad(\Selector162~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector162~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector162~3 .lut_mask = "afc0";
defparam \Selector162~3 .operation_mode = "normal";
defparam \Selector162~3 .output_mode = "comb_only";
defparam \Selector162~3 .register_cascade_mode = "off";
defparam \Selector162~3 .sum_lutc_input = "datac";
defparam \Selector162~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N5
maxv_lcell \Remainder[1] (
// Equation(s):
// Remainder[1] = DFFEAS(((\Selector162~3_combout  & ((\state.DIV~regout ) # (\state.LOAD~regout )))), GLOBAL(\clk~combout ), VCC, , \Remainder[0]~3_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\state.DIV~regout ),
	.datac(\Selector162~3_combout ),
	.datad(\state.LOAD~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Remainder[0]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Remainder[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Remainder[1] .lut_mask = "f0c0";
defparam \Remainder[1] .operation_mode = "normal";
defparam \Remainder[1] .output_mode = "reg_only";
defparam \Remainder[1] .register_cascade_mode = "off";
defparam \Remainder[1] .sum_lutc_input = "datac";
defparam \Remainder[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N5
maxv_lcell \Add2~15 (
// Equation(s):
// \Add2~15_combout  = Divisor[2] $ (Remainder[2] $ ((\Add2~12 )))
// \Add2~17  = CARRY((Divisor[2] & (Remainder[2] & !\Add2~12 )) # (!Divisor[2] & ((Remainder[2]) # (!\Add2~12 ))))
// \Add2~17COUT1_474  = CARRY((Divisor[2] & (Remainder[2] & !\Add2~12 )) # (!Divisor[2] & ((Remainder[2]) # (!\Add2~12 ))))

	.clk(gnd),
	.dataa(Divisor[2]),
	.datab(Remainder[2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~12 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~17 ),
	.cout1(\Add2~17COUT1_474 ));
// synopsys translate_off
defparam \Add2~15 .cin_used = "true";
defparam \Add2~15 .lut_mask = "964d";
defparam \Add2~15 .operation_mode = "arithmetic";
defparam \Add2~15 .output_mode = "comb_only";
defparam \Add2~15 .register_cascade_mode = "off";
defparam \Add2~15 .sum_lutc_input = "cin";
defparam \Add2~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N5
maxv_lcell \Add4~5 (
// Equation(s):
// \Add4~5_combout  = (Remainder[2] $ ((\Add4~2 )))
// \Add4~7  = CARRY(((!Remainder[2] & !\Add4~2 )))
// \Add4~7COUT1_474  = CARRY(((!Remainder[2] & !\Add4~2 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(Remainder[2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~2 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~7 ),
	.cout1(\Add4~7COUT1_474 ));
// synopsys translate_off
defparam \Add4~5 .cin_used = "true";
defparam \Add4~5 .lut_mask = "3c03";
defparam \Add4~5 .operation_mode = "arithmetic";
defparam \Add4~5 .output_mode = "comb_only";
defparam \Add4~5 .register_cascade_mode = "off";
defparam \Add4~5 .sum_lutc_input = "cin";
defparam \Add4~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N0
maxv_lcell \Selector161~2 (
// Equation(s):
// \Selector161~2_combout  = (\state.DIV~regout  & ((\Remainder[1]~1_combout ) # ((\Add4~5_combout )))) # (!\state.DIV~regout  & (!\Remainder[1]~1_combout  & (\A~combout [2])))

	.clk(gnd),
	.dataa(\state.DIV~regout ),
	.datab(\Remainder[1]~1_combout ),
	.datac(\A~combout [2]),
	.datad(\Add4~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector161~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector161~2 .lut_mask = "ba98";
defparam \Selector161~2 .operation_mode = "normal";
defparam \Selector161~2 .output_mode = "comb_only";
defparam \Selector161~2 .register_cascade_mode = "off";
defparam \Selector161~2 .sum_lutc_input = "datac";
defparam \Selector161~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N2
maxv_lcell \Selector161~3 (
// Equation(s):
// \Selector161~3_combout  = (\Selector161~2_combout  & ((\Add2~15_combout ) # ((!\Remainder[1]~1_combout )))) # (!\Selector161~2_combout  & (((\Add0~5_combout  & \Remainder[1]~1_combout ))))

	.clk(gnd),
	.dataa(\Add2~15_combout ),
	.datab(\Add0~5_combout ),
	.datac(\Selector161~2_combout ),
	.datad(\Remainder[1]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector161~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector161~3 .lut_mask = "acf0";
defparam \Selector161~3 .operation_mode = "normal";
defparam \Selector161~3 .output_mode = "comb_only";
defparam \Selector161~3 .register_cascade_mode = "off";
defparam \Selector161~3 .sum_lutc_input = "datac";
defparam \Selector161~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N3
maxv_lcell \Remainder[2] (
// Equation(s):
// Remainder[2] = DFFEAS(((\Selector161~3_combout  & ((\state.DIV~regout ) # (\state.LOAD~regout )))), GLOBAL(\clk~combout ), VCC, , \Remainder[0]~3_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\Selector161~3_combout ),
	.datac(\state.DIV~regout ),
	.datad(\state.LOAD~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Remainder[0]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Remainder[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Remainder[2] .lut_mask = "ccc0";
defparam \Remainder[2] .operation_mode = "normal";
defparam \Remainder[2] .output_mode = "reg_only";
defparam \Remainder[2] .register_cascade_mode = "off";
defparam \Remainder[2] .sum_lutc_input = "datac";
defparam \Remainder[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N6
maxv_lcell \Add2~20 (
// Equation(s):
// \Add2~20_combout  = Divisor[3] $ (Remainder[3] $ ((!(!\Add2~12  & \Add2~17 ) # (\Add2~12  & \Add2~17COUT1_474 ))))
// \Add2~22  = CARRY((Divisor[3] & ((!\Add2~17 ) # (!Remainder[3]))) # (!Divisor[3] & (!Remainder[3] & !\Add2~17 )))
// \Add2~22COUT1_476  = CARRY((Divisor[3] & ((!\Add2~17COUT1_474 ) # (!Remainder[3]))) # (!Divisor[3] & (!Remainder[3] & !\Add2~17COUT1_474 )))

	.clk(gnd),
	.dataa(Divisor[3]),
	.datab(Remainder[3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~12 ),
	.cin0(\Add2~17 ),
	.cin1(\Add2~17COUT1_474 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~22 ),
	.cout1(\Add2~22COUT1_476 ));
// synopsys translate_off
defparam \Add2~20 .cin0_used = "true";
defparam \Add2~20 .cin1_used = "true";
defparam \Add2~20 .cin_used = "true";
defparam \Add2~20 .lut_mask = "692b";
defparam \Add2~20 .operation_mode = "arithmetic";
defparam \Add2~20 .output_mode = "comb_only";
defparam \Add2~20 .register_cascade_mode = "off";
defparam \Add2~20 .sum_lutc_input = "cin";
defparam \Add2~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N6
maxv_lcell \Add4~10 (
// Equation(s):
// \Add4~10_combout  = (Remainder[3] $ ((!(!\Add4~2  & \Add4~7 ) # (\Add4~2  & \Add4~7COUT1_474 ))))
// \Add4~12  = CARRY(((Remainder[3]) # (!\Add4~7 )))
// \Add4~12COUT1_476  = CARRY(((Remainder[3]) # (!\Add4~7COUT1_474 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(Remainder[3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~2 ),
	.cin0(\Add4~7 ),
	.cin1(\Add4~7COUT1_474 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~12 ),
	.cout1(\Add4~12COUT1_476 ));
// synopsys translate_off
defparam \Add4~10 .cin0_used = "true";
defparam \Add4~10 .cin1_used = "true";
defparam \Add4~10 .cin_used = "true";
defparam \Add4~10 .lut_mask = "c3cf";
defparam \Add4~10 .operation_mode = "arithmetic";
defparam \Add4~10 .output_mode = "comb_only";
defparam \Add4~10 .register_cascade_mode = "off";
defparam \Add4~10 .sum_lutc_input = "cin";
defparam \Add4~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N5
maxv_lcell \Selector160~2 (
// Equation(s):
// \Selector160~2_combout  = (\state.DIV~regout  & ((\Add4~10_combout ) # ((\Remainder[1]~1_combout )))) # (!\state.DIV~regout  & (((!\Remainder[1]~1_combout  & \A~combout [3]))))

	.clk(gnd),
	.dataa(\state.DIV~regout ),
	.datab(\Add4~10_combout ),
	.datac(\Remainder[1]~1_combout ),
	.datad(\A~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector160~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector160~2 .lut_mask = "ada8";
defparam \Selector160~2 .operation_mode = "normal";
defparam \Selector160~2 .output_mode = "comb_only";
defparam \Selector160~2 .register_cascade_mode = "off";
defparam \Selector160~2 .sum_lutc_input = "datac";
defparam \Selector160~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N8
maxv_lcell \Selector160~3 (
// Equation(s):
// \Selector160~3_combout  = (\Remainder[1]~1_combout  & ((\Selector160~2_combout  & (\Add2~20_combout )) # (!\Selector160~2_combout  & ((\Add0~10_combout ))))) # (!\Remainder[1]~1_combout  & (((\Selector160~2_combout ))))

	.clk(gnd),
	.dataa(\Remainder[1]~1_combout ),
	.datab(\Add2~20_combout ),
	.datac(\Selector160~2_combout ),
	.datad(\Add0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector160~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector160~3 .lut_mask = "dad0";
defparam \Selector160~3 .operation_mode = "normal";
defparam \Selector160~3 .output_mode = "comb_only";
defparam \Selector160~3 .register_cascade_mode = "off";
defparam \Selector160~3 .sum_lutc_input = "datac";
defparam \Selector160~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N4
maxv_lcell \Remainder[3] (
// Equation(s):
// Remainder[3] = DFFEAS(((\Selector160~3_combout  & ((\state.DIV~regout ) # (\state.LOAD~regout )))), GLOBAL(\clk~combout ), VCC, , \Remainder[0]~3_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\state.DIV~regout ),
	.datac(\Selector160~3_combout ),
	.datad(\state.LOAD~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Remainder[0]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Remainder[3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Remainder[3] .lut_mask = "f0c0";
defparam \Remainder[3] .operation_mode = "normal";
defparam \Remainder[3] .output_mode = "reg_only";
defparam \Remainder[3] .register_cascade_mode = "off";
defparam \Remainder[3] .sum_lutc_input = "datac";
defparam \Remainder[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N7
maxv_lcell \Add4~15 (
// Equation(s):
// \Add4~15_combout  = Remainder[4] $ (((((!\Add4~2  & \Add4~12 ) # (\Add4~2  & \Add4~12COUT1_476 )))))
// \Add4~17  = CARRY((!Remainder[4] & ((!\Add4~12 ))))
// \Add4~17COUT1_478  = CARRY((!Remainder[4] & ((!\Add4~12COUT1_476 ))))

	.clk(gnd),
	.dataa(Remainder[4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~2 ),
	.cin0(\Add4~12 ),
	.cin1(\Add4~12COUT1_476 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~17 ),
	.cout1(\Add4~17COUT1_478 ));
// synopsys translate_off
defparam \Add4~15 .cin0_used = "true";
defparam \Add4~15 .cin1_used = "true";
defparam \Add4~15 .cin_used = "true";
defparam \Add4~15 .lut_mask = "5a05";
defparam \Add4~15 .operation_mode = "arithmetic";
defparam \Add4~15 .output_mode = "comb_only";
defparam \Add4~15 .register_cascade_mode = "off";
defparam \Add4~15 .sum_lutc_input = "cin";
defparam \Add4~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N7
maxv_lcell \Selector159~2 (
// Equation(s):
// \Selector159~2_combout  = (\state.DIV~regout  & (((\Remainder[1]~1_combout ) # (\Add4~15_combout )))) # (!\state.DIV~regout  & (\A~combout [4] & (!\Remainder[1]~1_combout )))

	.clk(gnd),
	.dataa(\A~combout [4]),
	.datab(\state.DIV~regout ),
	.datac(\Remainder[1]~1_combout ),
	.datad(\Add4~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector159~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector159~2 .lut_mask = "cec2";
defparam \Selector159~2 .operation_mode = "normal";
defparam \Selector159~2 .output_mode = "comb_only";
defparam \Selector159~2 .register_cascade_mode = "off";
defparam \Selector159~2 .sum_lutc_input = "datac";
defparam \Selector159~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N7
maxv_lcell \Add2~25 (
// Equation(s):
// \Add2~25_combout  = Divisor[4] $ (Remainder[4] $ (((!\Add2~12  & \Add2~22 ) # (\Add2~12  & \Add2~22COUT1_476 ))))
// \Add2~27  = CARRY((Divisor[4] & (Remainder[4] & !\Add2~22 )) # (!Divisor[4] & ((Remainder[4]) # (!\Add2~22 ))))
// \Add2~27COUT1_478  = CARRY((Divisor[4] & (Remainder[4] & !\Add2~22COUT1_476 )) # (!Divisor[4] & ((Remainder[4]) # (!\Add2~22COUT1_476 ))))

	.clk(gnd),
	.dataa(Divisor[4]),
	.datab(Remainder[4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~12 ),
	.cin0(\Add2~22 ),
	.cin1(\Add2~22COUT1_476 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~25_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~27 ),
	.cout1(\Add2~27COUT1_478 ));
// synopsys translate_off
defparam \Add2~25 .cin0_used = "true";
defparam \Add2~25 .cin1_used = "true";
defparam \Add2~25 .cin_used = "true";
defparam \Add2~25 .lut_mask = "964d";
defparam \Add2~25 .operation_mode = "arithmetic";
defparam \Add2~25 .output_mode = "comb_only";
defparam \Add2~25 .register_cascade_mode = "off";
defparam \Add2~25 .sum_lutc_input = "cin";
defparam \Add2~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N8
maxv_lcell \Selector159~3 (
// Equation(s):
// \Selector159~3_combout  = (\Remainder[1]~1_combout  & ((\Selector159~2_combout  & (\Add2~25_combout )) # (!\Selector159~2_combout  & ((\Add0~15_combout ))))) # (!\Remainder[1]~1_combout  & (\Selector159~2_combout ))

	.clk(gnd),
	.dataa(\Remainder[1]~1_combout ),
	.datab(\Selector159~2_combout ),
	.datac(\Add2~25_combout ),
	.datad(\Add0~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector159~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector159~3 .lut_mask = "e6c4";
defparam \Selector159~3 .operation_mode = "normal";
defparam \Selector159~3 .output_mode = "comb_only";
defparam \Selector159~3 .register_cascade_mode = "off";
defparam \Selector159~3 .sum_lutc_input = "datac";
defparam \Selector159~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N8
maxv_lcell \Remainder[4] (
// Equation(s):
// Remainder[4] = DFFEAS(((\Selector159~3_combout  & ((\state.LOAD~regout ) # (\state.DIV~regout )))), GLOBAL(\clk~combout ), VCC, , \Remainder[0]~3_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\state.LOAD~regout ),
	.datac(\state.DIV~regout ),
	.datad(\Selector159~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Remainder[0]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Remainder[4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Remainder[4] .lut_mask = "fc00";
defparam \Remainder[4] .operation_mode = "normal";
defparam \Remainder[4] .output_mode = "reg_only";
defparam \Remainder[4] .register_cascade_mode = "off";
defparam \Remainder[4] .sum_lutc_input = "datac";
defparam \Remainder[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N8
maxv_lcell \Add2~30 (
// Equation(s):
// \Add2~30_combout  = Remainder[5] $ (Divisor[5] $ ((!(!\Add2~12  & \Add2~27 ) # (\Add2~12  & \Add2~27COUT1_478 ))))
// \Add2~32  = CARRY((Remainder[5] & (Divisor[5] & !\Add2~27 )) # (!Remainder[5] & ((Divisor[5]) # (!\Add2~27 ))))
// \Add2~32COUT1_480  = CARRY((Remainder[5] & (Divisor[5] & !\Add2~27COUT1_478 )) # (!Remainder[5] & ((Divisor[5]) # (!\Add2~27COUT1_478 ))))

	.clk(gnd),
	.dataa(Remainder[5]),
	.datab(Divisor[5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~12 ),
	.cin0(\Add2~27 ),
	.cin1(\Add2~27COUT1_478 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~30_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~32 ),
	.cout1(\Add2~32COUT1_480 ));
// synopsys translate_off
defparam \Add2~30 .cin0_used = "true";
defparam \Add2~30 .cin1_used = "true";
defparam \Add2~30 .cin_used = "true";
defparam \Add2~30 .lut_mask = "694d";
defparam \Add2~30 .operation_mode = "arithmetic";
defparam \Add2~30 .output_mode = "comb_only";
defparam \Add2~30 .register_cascade_mode = "off";
defparam \Add2~30 .sum_lutc_input = "cin";
defparam \Add2~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N8
maxv_lcell \Add4~20 (
// Equation(s):
// \Add4~20_combout  = Remainder[5] $ ((((!(!\Add4~2  & \Add4~17 ) # (\Add4~2  & \Add4~17COUT1_478 )))))
// \Add4~22  = CARRY((Remainder[5]) # ((!\Add4~17 )))
// \Add4~22COUT1_480  = CARRY((Remainder[5]) # ((!\Add4~17COUT1_478 )))

	.clk(gnd),
	.dataa(Remainder[5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~2 ),
	.cin0(\Add4~17 ),
	.cin1(\Add4~17COUT1_478 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~22 ),
	.cout1(\Add4~22COUT1_480 ));
// synopsys translate_off
defparam \Add4~20 .cin0_used = "true";
defparam \Add4~20 .cin1_used = "true";
defparam \Add4~20 .cin_used = "true";
defparam \Add4~20 .lut_mask = "a5af";
defparam \Add4~20 .operation_mode = "arithmetic";
defparam \Add4~20 .output_mode = "comb_only";
defparam \Add4~20 .register_cascade_mode = "off";
defparam \Add4~20 .sum_lutc_input = "cin";
defparam \Add4~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N2
maxv_lcell \Selector158~2 (
// Equation(s):
// \Selector158~2_combout  = (\state.DIV~regout  & (((\Remainder[1]~1_combout ) # (\Add4~20_combout )))) # (!\state.DIV~regout  & (\A~combout [5] & (!\Remainder[1]~1_combout )))

	.clk(gnd),
	.dataa(\state.DIV~regout ),
	.datab(\A~combout [5]),
	.datac(\Remainder[1]~1_combout ),
	.datad(\Add4~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector158~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector158~2 .lut_mask = "aea4";
defparam \Selector158~2 .operation_mode = "normal";
defparam \Selector158~2 .output_mode = "comb_only";
defparam \Selector158~2 .register_cascade_mode = "off";
defparam \Selector158~2 .sum_lutc_input = "datac";
defparam \Selector158~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N3
maxv_lcell \Selector158~3 (
// Equation(s):
// \Selector158~3_combout  = (\Remainder[1]~1_combout  & ((\Selector158~2_combout  & (\Add2~30_combout )) # (!\Selector158~2_combout  & ((\Add0~20_combout ))))) # (!\Remainder[1]~1_combout  & (((\Selector158~2_combout ))))

	.clk(gnd),
	.dataa(\Add2~30_combout ),
	.datab(\Add0~20_combout ),
	.datac(\Remainder[1]~1_combout ),
	.datad(\Selector158~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector158~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector158~3 .lut_mask = "afc0";
defparam \Selector158~3 .operation_mode = "normal";
defparam \Selector158~3 .output_mode = "comb_only";
defparam \Selector158~3 .register_cascade_mode = "off";
defparam \Selector158~3 .sum_lutc_input = "datac";
defparam \Selector158~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N1
maxv_lcell \Remainder[5] (
// Equation(s):
// Remainder[5] = DFFEAS(((\Selector158~3_combout  & ((\state.LOAD~regout ) # (\state.DIV~regout )))), GLOBAL(\clk~combout ), VCC, , \Remainder[0]~3_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\state.LOAD~regout ),
	.datac(\state.DIV~regout ),
	.datad(\Selector158~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Remainder[0]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Remainder[5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Remainder[5] .lut_mask = "fc00";
defparam \Remainder[5] .operation_mode = "normal";
defparam \Remainder[5] .output_mode = "reg_only";
defparam \Remainder[5] .register_cascade_mode = "off";
defparam \Remainder[5] .sum_lutc_input = "datac";
defparam \Remainder[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N9
maxv_lcell \Add2~35 (
// Equation(s):
// \Add2~35_combout  = Divisor[6] $ (Remainder[6] $ (((!\Add2~12  & \Add2~32 ) # (\Add2~12  & \Add2~32COUT1_480 ))))
// \Add2~37  = CARRY((Divisor[6] & (Remainder[6] & !\Add2~32COUT1_480 )) # (!Divisor[6] & ((Remainder[6]) # (!\Add2~32COUT1_480 ))))

	.clk(gnd),
	.dataa(Divisor[6]),
	.datab(Remainder[6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~12 ),
	.cin0(\Add2~32 ),
	.cin1(\Add2~32COUT1_480 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~35_combout ),
	.regout(),
	.cout(\Add2~37 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add2~35 .cin0_used = "true";
defparam \Add2~35 .cin1_used = "true";
defparam \Add2~35 .cin_used = "true";
defparam \Add2~35 .lut_mask = "964d";
defparam \Add2~35 .operation_mode = "arithmetic";
defparam \Add2~35 .output_mode = "comb_only";
defparam \Add2~35 .register_cascade_mode = "off";
defparam \Add2~35 .sum_lutc_input = "cin";
defparam \Add2~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N9
maxv_lcell \Add4~25 (
// Equation(s):
// \Add4~25_combout  = Remainder[6] $ (((((!\Add4~2  & \Add4~22 ) # (\Add4~2  & \Add4~22COUT1_480 )))))
// \Add4~27  = CARRY((!Remainder[6] & ((!\Add4~22COUT1_480 ))))

	.clk(gnd),
	.dataa(Remainder[6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~2 ),
	.cin0(\Add4~22 ),
	.cin1(\Add4~22COUT1_480 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~25_combout ),
	.regout(),
	.cout(\Add4~27 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add4~25 .cin0_used = "true";
defparam \Add4~25 .cin1_used = "true";
defparam \Add4~25 .cin_used = "true";
defparam \Add4~25 .lut_mask = "5a05";
defparam \Add4~25 .operation_mode = "arithmetic";
defparam \Add4~25 .output_mode = "comb_only";
defparam \Add4~25 .register_cascade_mode = "off";
defparam \Add4~25 .sum_lutc_input = "cin";
defparam \Add4~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N9
maxv_lcell \Selector157~2 (
// Equation(s):
// \Selector157~2_combout  = (\Remainder[1]~1_combout  & (((\state.DIV~regout )))) # (!\Remainder[1]~1_combout  & ((\state.DIV~regout  & (\Add4~25_combout )) # (!\state.DIV~regout  & ((\A~combout [6])))))

	.clk(gnd),
	.dataa(\Remainder[1]~1_combout ),
	.datab(\Add4~25_combout ),
	.datac(\A~combout [6]),
	.datad(\state.DIV~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector157~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector157~2 .lut_mask = "ee50";
defparam \Selector157~2 .operation_mode = "normal";
defparam \Selector157~2 .output_mode = "comb_only";
defparam \Selector157~2 .register_cascade_mode = "off";
defparam \Selector157~2 .sum_lutc_input = "datac";
defparam \Selector157~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N7
maxv_lcell \Selector157~3 (
// Equation(s):
// \Selector157~3_combout  = (\Remainder[1]~1_combout  & ((\Selector157~2_combout  & ((\Add2~35_combout ))) # (!\Selector157~2_combout  & (\Add0~25_combout )))) # (!\Remainder[1]~1_combout  & (((\Selector157~2_combout ))))

	.clk(gnd),
	.dataa(\Add0~25_combout ),
	.datab(\Add2~35_combout ),
	.datac(\Remainder[1]~1_combout ),
	.datad(\Selector157~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector157~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector157~3 .lut_mask = "cfa0";
defparam \Selector157~3 .operation_mode = "normal";
defparam \Selector157~3 .output_mode = "comb_only";
defparam \Selector157~3 .register_cascade_mode = "off";
defparam \Selector157~3 .sum_lutc_input = "datac";
defparam \Selector157~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N6
maxv_lcell \Remainder[6] (
// Equation(s):
// Remainder[6] = DFFEAS(((\Selector157~3_combout  & ((\state.DIV~regout ) # (\state.LOAD~regout )))), GLOBAL(\clk~combout ), VCC, , \Remainder[0]~3_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\state.DIV~regout ),
	.datac(\Selector157~3_combout ),
	.datad(\state.LOAD~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Remainder[0]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Remainder[6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Remainder[6] .lut_mask = "f0c0";
defparam \Remainder[6] .operation_mode = "normal";
defparam \Remainder[6] .output_mode = "reg_only";
defparam \Remainder[6] .register_cascade_mode = "off";
defparam \Remainder[6] .sum_lutc_input = "datac";
defparam \Remainder[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N7
maxv_lcell \Remainder[30]~4 (
// Equation(s):
// \Remainder[30]~4_combout  = ((\state.DIV~regout  & ((!\Add2~5_combout ) # (!\LessThan0~3_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\state.DIV~regout ),
	.datac(\LessThan0~3_combout ),
	.datad(\Add2~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Remainder[30]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Remainder[30]~4 .lut_mask = "0ccc";
defparam \Remainder[30]~4 .operation_mode = "normal";
defparam \Remainder[30]~4 .output_mode = "comb_only";
defparam \Remainder[30]~4 .register_cascade_mode = "off";
defparam \Remainder[30]~4 .sum_lutc_input = "datac";
defparam \Remainder[30]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N5
maxv_lcell \Remainder[30]~5 (
// Equation(s):
// \Remainder[30]~5_combout  = (((\LessThan0~3_combout  & \state.DIV~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\LessThan0~3_combout ),
	.datad(\state.DIV~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Remainder[30]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Remainder[30]~5 .lut_mask = "f000";
defparam \Remainder[30]~5 .operation_mode = "normal";
defparam \Remainder[30]~5 .output_mode = "comb_only";
defparam \Remainder[30]~5 .register_cascade_mode = "off";
defparam \Remainder[30]~5 .sum_lutc_input = "datac";
defparam \Remainder[30]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N0
maxv_lcell \Add2~40 (
// Equation(s):
// \Add2~40_combout  = Divisor[7] $ (Remainder[7] $ ((!\Add2~37 )))
// \Add2~42  = CARRY((Divisor[7] & ((!\Add2~37 ) # (!Remainder[7]))) # (!Divisor[7] & (!Remainder[7] & !\Add2~37 )))
// \Add2~42COUT1_482  = CARRY((Divisor[7] & ((!\Add2~37 ) # (!Remainder[7]))) # (!Divisor[7] & (!Remainder[7] & !\Add2~37 )))

	.clk(gnd),
	.dataa(Divisor[7]),
	.datab(Remainder[7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~37 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~40_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~42 ),
	.cout1(\Add2~42COUT1_482 ));
// synopsys translate_off
defparam \Add2~40 .cin_used = "true";
defparam \Add2~40 .lut_mask = "692b";
defparam \Add2~40 .operation_mode = "arithmetic";
defparam \Add2~40 .output_mode = "comb_only";
defparam \Add2~40 .register_cascade_mode = "off";
defparam \Add2~40 .sum_lutc_input = "cin";
defparam \Add2~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N0
maxv_lcell \Add4~30 (
// Equation(s):
// \Add4~30_combout  = (Remainder[7] $ ((!\Add4~27 )))
// \Add4~32  = CARRY(((Remainder[7]) # (!\Add4~27 )))
// \Add4~32COUT1_482  = CARRY(((Remainder[7]) # (!\Add4~27 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(Remainder[7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~27 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~30_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~32 ),
	.cout1(\Add4~32COUT1_482 ));
// synopsys translate_off
defparam \Add4~30 .cin_used = "true";
defparam \Add4~30 .lut_mask = "c3cf";
defparam \Add4~30 .operation_mode = "arithmetic";
defparam \Add4~30 .output_mode = "comb_only";
defparam \Add4~30 .register_cascade_mode = "off";
defparam \Add4~30 .sum_lutc_input = "cin";
defparam \Add4~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N1
maxv_lcell \Selector156~2 (
// Equation(s):
// \Selector156~2_combout  = (\state.DIV~regout  & ((\Remainder[1]~1_combout ) # ((\Add4~30_combout )))) # (!\state.DIV~regout  & (!\Remainder[1]~1_combout  & ((\A~combout [7]))))

	.clk(gnd),
	.dataa(\state.DIV~regout ),
	.datab(\Remainder[1]~1_combout ),
	.datac(\Add4~30_combout ),
	.datad(\A~combout [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector156~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector156~2 .lut_mask = "b9a8";
defparam \Selector156~2 .operation_mode = "normal";
defparam \Selector156~2 .output_mode = "comb_only";
defparam \Selector156~2 .register_cascade_mode = "off";
defparam \Selector156~2 .sum_lutc_input = "datac";
defparam \Selector156~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y9_N2
maxv_lcell \Selector156~3 (
// Equation(s):
// \Selector156~3_combout  = (\Remainder[1]~1_combout  & ((\Selector156~2_combout  & ((\Add2~40_combout ))) # (!\Selector156~2_combout  & (\Add0~30_combout )))) # (!\Remainder[1]~1_combout  & (((\Selector156~2_combout ))))

	.clk(gnd),
	.dataa(\Add0~30_combout ),
	.datab(\Remainder[1]~1_combout ),
	.datac(\Add2~40_combout ),
	.datad(\Selector156~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector156~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector156~3 .lut_mask = "f388";
defparam \Selector156~3 .operation_mode = "normal";
defparam \Selector156~3 .output_mode = "comb_only";
defparam \Selector156~3 .register_cascade_mode = "off";
defparam \Selector156~3 .sum_lutc_input = "datac";
defparam \Selector156~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N7
maxv_lcell \Remainder[7] (
// Equation(s):
// Remainder[7] = DFFEAS(((\Selector156~3_combout  & ((\state.LOAD~regout ) # (\state.DIV~regout )))), GLOBAL(\clk~combout ), VCC, , \Remainder[0]~3_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\state.LOAD~regout ),
	.datac(\state.DIV~regout ),
	.datad(\Selector156~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Remainder[0]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Remainder[7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Remainder[7] .lut_mask = "fc00";
defparam \Remainder[7] .operation_mode = "normal";
defparam \Remainder[7] .output_mode = "reg_only";
defparam \Remainder[7] .register_cascade_mode = "off";
defparam \Remainder[7] .sum_lutc_input = "datac";
defparam \Remainder[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N1
maxv_lcell \Add4~35 (
// Equation(s):
// \Add4~35_combout  = (Remainder[8] $ (((!\Add4~27  & \Add4~32 ) # (\Add4~27  & \Add4~32COUT1_482 ))))
// \Add4~37  = CARRY(((!Remainder[8] & !\Add4~32 )))
// \Add4~37COUT1_484  = CARRY(((!Remainder[8] & !\Add4~32COUT1_482 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(Remainder[8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~27 ),
	.cin0(\Add4~32 ),
	.cin1(\Add4~32COUT1_482 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~35_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~37 ),
	.cout1(\Add4~37COUT1_484 ));
// synopsys translate_off
defparam \Add4~35 .cin0_used = "true";
defparam \Add4~35 .cin1_used = "true";
defparam \Add4~35 .cin_used = "true";
defparam \Add4~35 .lut_mask = "3c03";
defparam \Add4~35 .operation_mode = "arithmetic";
defparam \Add4~35 .output_mode = "comb_only";
defparam \Add4~35 .register_cascade_mode = "off";
defparam \Add4~35 .sum_lutc_input = "cin";
defparam \Add4~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N1
maxv_lcell \Add2~45 (
// Equation(s):
// \Add2~45_combout  = Divisor[8] $ (Remainder[8] $ (((!\Add2~37  & \Add2~42 ) # (\Add2~37  & \Add2~42COUT1_482 ))))
// \Add2~47  = CARRY((Divisor[8] & (Remainder[8] & !\Add2~42 )) # (!Divisor[8] & ((Remainder[8]) # (!\Add2~42 ))))
// \Add2~47COUT1_484  = CARRY((Divisor[8] & (Remainder[8] & !\Add2~42COUT1_482 )) # (!Divisor[8] & ((Remainder[8]) # (!\Add2~42COUT1_482 ))))

	.clk(gnd),
	.dataa(Divisor[8]),
	.datab(Remainder[8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~37 ),
	.cin0(\Add2~42 ),
	.cin1(\Add2~42COUT1_482 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~45_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~47 ),
	.cout1(\Add2~47COUT1_484 ));
// synopsys translate_off
defparam \Add2~45 .cin0_used = "true";
defparam \Add2~45 .cin1_used = "true";
defparam \Add2~45 .cin_used = "true";
defparam \Add2~45 .lut_mask = "964d";
defparam \Add2~45 .operation_mode = "arithmetic";
defparam \Add2~45 .output_mode = "comb_only";
defparam \Add2~45 .register_cascade_mode = "off";
defparam \Add2~45 .sum_lutc_input = "cin";
defparam \Add2~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N3
maxv_lcell \Add3~192 (
// Equation(s):
// \Add3~192_cout0  = CARRY((Divisor[0] & (\Add2~0_combout )))
// \Add3~192COUT1_472  = CARRY((Divisor[0] & (\Add2~0_combout )))

	.clk(gnd),
	.dataa(Divisor[0]),
	.datab(\Add2~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add3~190 ),
	.regout(),
	.cout(),
	.cout0(\Add3~192_cout0 ),
	.cout1(\Add3~192COUT1_472 ));
// synopsys translate_off
defparam \Add3~192 .lut_mask = "ff88";
defparam \Add3~192 .operation_mode = "arithmetic";
defparam \Add3~192 .output_mode = "none";
defparam \Add3~192 .register_cascade_mode = "off";
defparam \Add3~192 .sum_lutc_input = "datac";
defparam \Add3~192 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N4
maxv_lcell \Add3~182 (
// Equation(s):
// \Add3~182_cout  = CARRY((\Add2~10_combout  & (!Divisor[1] & !\Add3~192COUT1_472 )) # (!\Add2~10_combout  & ((!\Add3~192COUT1_472 ) # (!Divisor[1]))))

	.clk(gnd),
	.dataa(\Add2~10_combout ),
	.datab(Divisor[1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add3~192_cout0 ),
	.cin1(\Add3~192COUT1_472 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add3~180 ),
	.regout(),
	.cout(\Add3~182_cout ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add3~182 .cin0_used = "true";
defparam \Add3~182 .cin1_used = "true";
defparam \Add3~182 .lut_mask = "ff17";
defparam \Add3~182 .operation_mode = "arithmetic";
defparam \Add3~182 .output_mode = "none";
defparam \Add3~182 .register_cascade_mode = "off";
defparam \Add3~182 .sum_lutc_input = "cin";
defparam \Add3~182 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N5
maxv_lcell \Add3~172 (
// Equation(s):
// \Add3~172_cout0  = CARRY((\Add2~15_combout  & ((Divisor[2]) # (!\Add3~182_cout ))) # (!\Add2~15_combout  & (Divisor[2] & !\Add3~182_cout )))
// \Add3~172COUT1_474  = CARRY((\Add2~15_combout  & ((Divisor[2]) # (!\Add3~182_cout ))) # (!\Add2~15_combout  & (Divisor[2] & !\Add3~182_cout )))

	.clk(gnd),
	.dataa(\Add2~15_combout ),
	.datab(Divisor[2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add3~182_cout ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add3~170 ),
	.regout(),
	.cout(),
	.cout0(\Add3~172_cout0 ),
	.cout1(\Add3~172COUT1_474 ));
// synopsys translate_off
defparam \Add3~172 .cin_used = "true";
defparam \Add3~172 .lut_mask = "ff8e";
defparam \Add3~172 .operation_mode = "arithmetic";
defparam \Add3~172 .output_mode = "none";
defparam \Add3~172 .register_cascade_mode = "off";
defparam \Add3~172 .sum_lutc_input = "cin";
defparam \Add3~172 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N6
maxv_lcell \Add3~162 (
// Equation(s):
// \Add3~162_cout0  = CARRY((Divisor[3] & (!\Add2~20_combout  & !\Add3~172_cout0 )) # (!Divisor[3] & ((!\Add3~172_cout0 ) # (!\Add2~20_combout ))))
// \Add3~162COUT1_476  = CARRY((Divisor[3] & (!\Add2~20_combout  & !\Add3~172COUT1_474 )) # (!Divisor[3] & ((!\Add3~172COUT1_474 ) # (!\Add2~20_combout ))))

	.clk(gnd),
	.dataa(Divisor[3]),
	.datab(\Add2~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add3~182_cout ),
	.cin0(\Add3~172_cout0 ),
	.cin1(\Add3~172COUT1_474 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add3~160 ),
	.regout(),
	.cout(),
	.cout0(\Add3~162_cout0 ),
	.cout1(\Add3~162COUT1_476 ));
// synopsys translate_off
defparam \Add3~162 .cin0_used = "true";
defparam \Add3~162 .cin1_used = "true";
defparam \Add3~162 .cin_used = "true";
defparam \Add3~162 .lut_mask = "ff17";
defparam \Add3~162 .operation_mode = "arithmetic";
defparam \Add3~162 .output_mode = "none";
defparam \Add3~162 .register_cascade_mode = "off";
defparam \Add3~162 .sum_lutc_input = "cin";
defparam \Add3~162 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N7
maxv_lcell \Add3~152 (
// Equation(s):
// \Add3~152_cout0  = CARRY((\Add2~25_combout  & ((Divisor[4]) # (!\Add3~162_cout0 ))) # (!\Add2~25_combout  & (Divisor[4] & !\Add3~162_cout0 )))
// \Add3~152COUT1_478  = CARRY((\Add2~25_combout  & ((Divisor[4]) # (!\Add3~162COUT1_476 ))) # (!\Add2~25_combout  & (Divisor[4] & !\Add3~162COUT1_476 )))

	.clk(gnd),
	.dataa(\Add2~25_combout ),
	.datab(Divisor[4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add3~182_cout ),
	.cin0(\Add3~162_cout0 ),
	.cin1(\Add3~162COUT1_476 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add3~150 ),
	.regout(),
	.cout(),
	.cout0(\Add3~152_cout0 ),
	.cout1(\Add3~152COUT1_478 ));
// synopsys translate_off
defparam \Add3~152 .cin0_used = "true";
defparam \Add3~152 .cin1_used = "true";
defparam \Add3~152 .cin_used = "true";
defparam \Add3~152 .lut_mask = "ff8e";
defparam \Add3~152 .operation_mode = "arithmetic";
defparam \Add3~152 .output_mode = "none";
defparam \Add3~152 .register_cascade_mode = "off";
defparam \Add3~152 .sum_lutc_input = "cin";
defparam \Add3~152 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N8
maxv_lcell \Add3~142 (
// Equation(s):
// \Add3~142_cout0  = CARRY((Divisor[5] & (!\Add2~30_combout  & !\Add3~152_cout0 )) # (!Divisor[5] & ((!\Add3~152_cout0 ) # (!\Add2~30_combout ))))
// \Add3~142COUT1_480  = CARRY((Divisor[5] & (!\Add2~30_combout  & !\Add3~152COUT1_478 )) # (!Divisor[5] & ((!\Add3~152COUT1_478 ) # (!\Add2~30_combout ))))

	.clk(gnd),
	.dataa(Divisor[5]),
	.datab(\Add2~30_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add3~182_cout ),
	.cin0(\Add3~152_cout0 ),
	.cin1(\Add3~152COUT1_478 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add3~140 ),
	.regout(),
	.cout(),
	.cout0(\Add3~142_cout0 ),
	.cout1(\Add3~142COUT1_480 ));
// synopsys translate_off
defparam \Add3~142 .cin0_used = "true";
defparam \Add3~142 .cin1_used = "true";
defparam \Add3~142 .cin_used = "true";
defparam \Add3~142 .lut_mask = "ff17";
defparam \Add3~142 .operation_mode = "arithmetic";
defparam \Add3~142 .output_mode = "none";
defparam \Add3~142 .register_cascade_mode = "off";
defparam \Add3~142 .sum_lutc_input = "cin";
defparam \Add3~142 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N9
maxv_lcell \Add3~132 (
// Equation(s):
// \Add3~132_cout  = CARRY((Divisor[6] & ((\Add2~35_combout ) # (!\Add3~142COUT1_480 ))) # (!Divisor[6] & (\Add2~35_combout  & !\Add3~142COUT1_480 )))

	.clk(gnd),
	.dataa(Divisor[6]),
	.datab(\Add2~35_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add3~182_cout ),
	.cin0(\Add3~142_cout0 ),
	.cin1(\Add3~142COUT1_480 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add3~130 ),
	.regout(),
	.cout(\Add3~132_cout ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add3~132 .cin0_used = "true";
defparam \Add3~132 .cin1_used = "true";
defparam \Add3~132 .cin_used = "true";
defparam \Add3~132 .lut_mask = "ff8e";
defparam \Add3~132 .operation_mode = "arithmetic";
defparam \Add3~132 .output_mode = "none";
defparam \Add3~132 .register_cascade_mode = "off";
defparam \Add3~132 .sum_lutc_input = "cin";
defparam \Add3~132 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N0
maxv_lcell \Add3~122 (
// Equation(s):
// \Add3~122_cout0  = CARRY((\Add2~40_combout  & (!Divisor[7] & !\Add3~132_cout )) # (!\Add2~40_combout  & ((!\Add3~132_cout ) # (!Divisor[7]))))
// \Add3~122COUT1_482  = CARRY((\Add2~40_combout  & (!Divisor[7] & !\Add3~132_cout )) # (!\Add2~40_combout  & ((!\Add3~132_cout ) # (!Divisor[7]))))

	.clk(gnd),
	.dataa(\Add2~40_combout ),
	.datab(Divisor[7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add3~132_cout ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add3~120 ),
	.regout(),
	.cout(),
	.cout0(\Add3~122_cout0 ),
	.cout1(\Add3~122COUT1_482 ));
// synopsys translate_off
defparam \Add3~122 .cin_used = "true";
defparam \Add3~122 .lut_mask = "ff17";
defparam \Add3~122 .operation_mode = "arithmetic";
defparam \Add3~122 .output_mode = "none";
defparam \Add3~122 .register_cascade_mode = "off";
defparam \Add3~122 .sum_lutc_input = "cin";
defparam \Add3~122 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N1
maxv_lcell \Add3~0 (
// Equation(s):
// \Add3~0_combout  = Divisor[8] $ (\Add2~45_combout  $ ((!(!\Add3~132_cout  & \Add3~122_cout0 ) # (\Add3~132_cout  & \Add3~122COUT1_482 ))))
// \Add3~2  = CARRY((Divisor[8] & ((\Add2~45_combout ) # (!\Add3~122_cout0 ))) # (!Divisor[8] & (\Add2~45_combout  & !\Add3~122_cout0 )))
// \Add3~2COUT1_484  = CARRY((Divisor[8] & ((\Add2~45_combout ) # (!\Add3~122COUT1_482 ))) # (!Divisor[8] & (\Add2~45_combout  & !\Add3~122COUT1_482 )))

	.clk(gnd),
	.dataa(Divisor[8]),
	.datab(\Add2~45_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add3~132_cout ),
	.cin0(\Add3~122_cout0 ),
	.cin1(\Add3~122COUT1_482 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add3~0_combout ),
	.regout(),
	.cout(),
	.cout0(\Add3~2 ),
	.cout1(\Add3~2COUT1_484 ));
// synopsys translate_off
defparam \Add3~0 .cin0_used = "true";
defparam \Add3~0 .cin1_used = "true";
defparam \Add3~0 .cin_used = "true";
defparam \Add3~0 .lut_mask = "698e";
defparam \Add3~0 .operation_mode = "arithmetic";
defparam \Add3~0 .output_mode = "comb_only";
defparam \Add3~0 .register_cascade_mode = "off";
defparam \Add3~0 .sum_lutc_input = "cin";
defparam \Add3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N3
maxv_lcell \Selector155~0 (
// Equation(s):
// \Selector155~0_combout  = (\Remainder[30]~5_combout  & (((\Add2~45_combout ) # (\Remainder[30]~4_combout )))) # (!\Remainder[30]~5_combout  & (\A~combout [8] & ((!\Remainder[30]~4_combout ))))

	.clk(gnd),
	.dataa(\A~combout [8]),
	.datab(\Add2~45_combout ),
	.datac(\Remainder[30]~5_combout ),
	.datad(\Remainder[30]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector155~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector155~0 .lut_mask = "f0ca";
defparam \Selector155~0 .operation_mode = "normal";
defparam \Selector155~0 .output_mode = "comb_only";
defparam \Selector155~0 .register_cascade_mode = "off";
defparam \Selector155~0 .sum_lutc_input = "datac";
defparam \Selector155~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N4
maxv_lcell \Selector155~1 (
// Equation(s):
// \Selector155~1_combout  = (\Remainder[30]~4_combout  & ((\Selector155~0_combout  & ((\Add3~0_combout ))) # (!\Selector155~0_combout  & (\Add4~35_combout )))) # (!\Remainder[30]~4_combout  & (((\Selector155~0_combout ))))

	.clk(gnd),
	.dataa(\Remainder[30]~4_combout ),
	.datab(\Add4~35_combout ),
	.datac(\Add3~0_combout ),
	.datad(\Selector155~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector155~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector155~1 .lut_mask = "f588";
defparam \Selector155~1 .operation_mode = "normal";
defparam \Selector155~1 .output_mode = "comb_only";
defparam \Selector155~1 .register_cascade_mode = "off";
defparam \Selector155~1 .sum_lutc_input = "datac";
defparam \Selector155~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N3
maxv_lcell \Remainder[8]~7 (
// Equation(s):
// \Remainder[8]~7_combout  = (!\reset~combout  & (\Selector132~0_combout  & ((\negativeA~regout ) # (!\Selector3~0 ))))

	.clk(gnd),
	.dataa(\negativeA~regout ),
	.datab(\reset~combout ),
	.datac(\Selector3~0 ),
	.datad(\Selector132~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Remainder[8]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Remainder[8]~7 .lut_mask = "2300";
defparam \Remainder[8]~7 .operation_mode = "normal";
defparam \Remainder[8]~7 .output_mode = "comb_only";
defparam \Remainder[8]~7 .register_cascade_mode = "off";
defparam \Remainder[8]~7 .sum_lutc_input = "datac";
defparam \Remainder[8]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N5
maxv_lcell \Remainder[8] (
// Equation(s):
// Remainder[8] = DFFEAS((\Remainder[30]~6_combout  & (\Add0~35_combout )) # (!\Remainder[30]~6_combout  & (((\Remainder[1]~0_combout  & \Selector155~1_combout )))), GLOBAL(\clk~combout ), VCC, , \Remainder[8]~7_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\Add0~35_combout ),
	.datab(\Remainder[30]~6_combout ),
	.datac(\Remainder[1]~0_combout ),
	.datad(\Selector155~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Remainder[8]~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Remainder[8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Remainder[8] .lut_mask = "b888";
defparam \Remainder[8] .operation_mode = "normal";
defparam \Remainder[8] .output_mode = "reg_only";
defparam \Remainder[8] .register_cascade_mode = "off";
defparam \Remainder[8] .sum_lutc_input = "datac";
defparam \Remainder[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N2
maxv_lcell \Add2~50 (
// Equation(s):
// \Add2~50_combout  = Divisor[9] $ (Remainder[9] $ ((!(!\Add2~37  & \Add2~47 ) # (\Add2~37  & \Add2~47COUT1_484 ))))
// \Add2~52  = CARRY((Divisor[9] & ((!\Add2~47 ) # (!Remainder[9]))) # (!Divisor[9] & (!Remainder[9] & !\Add2~47 )))
// \Add2~52COUT1_486  = CARRY((Divisor[9] & ((!\Add2~47COUT1_484 ) # (!Remainder[9]))) # (!Divisor[9] & (!Remainder[9] & !\Add2~47COUT1_484 )))

	.clk(gnd),
	.dataa(Divisor[9]),
	.datab(Remainder[9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~37 ),
	.cin0(\Add2~47 ),
	.cin1(\Add2~47COUT1_484 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~50_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~52 ),
	.cout1(\Add2~52COUT1_486 ));
// synopsys translate_off
defparam \Add2~50 .cin0_used = "true";
defparam \Add2~50 .cin1_used = "true";
defparam \Add2~50 .cin_used = "true";
defparam \Add2~50 .lut_mask = "692b";
defparam \Add2~50 .operation_mode = "arithmetic";
defparam \Add2~50 .output_mode = "comb_only";
defparam \Add2~50 .register_cascade_mode = "off";
defparam \Add2~50 .sum_lutc_input = "cin";
defparam \Add2~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N2
maxv_lcell \Add3~5 (
// Equation(s):
// \Add3~5_combout  = Divisor[9] $ (\Add2~50_combout  $ (((!\Add3~132_cout  & \Add3~2 ) # (\Add3~132_cout  & \Add3~2COUT1_484 ))))
// \Add3~7  = CARRY((Divisor[9] & (!\Add2~50_combout  & !\Add3~2 )) # (!Divisor[9] & ((!\Add3~2 ) # (!\Add2~50_combout ))))
// \Add3~7COUT1_486  = CARRY((Divisor[9] & (!\Add2~50_combout  & !\Add3~2COUT1_484 )) # (!Divisor[9] & ((!\Add3~2COUT1_484 ) # (!\Add2~50_combout ))))

	.clk(gnd),
	.dataa(Divisor[9]),
	.datab(\Add2~50_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add3~132_cout ),
	.cin0(\Add3~2 ),
	.cin1(\Add3~2COUT1_484 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add3~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Add3~7 ),
	.cout1(\Add3~7COUT1_486 ));
// synopsys translate_off
defparam \Add3~5 .cin0_used = "true";
defparam \Add3~5 .cin1_used = "true";
defparam \Add3~5 .cin_used = "true";
defparam \Add3~5 .lut_mask = "9617";
defparam \Add3~5 .operation_mode = "arithmetic";
defparam \Add3~5 .output_mode = "comb_only";
defparam \Add3~5 .register_cascade_mode = "off";
defparam \Add3~5 .sum_lutc_input = "cin";
defparam \Add3~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N2
maxv_lcell \Add4~40 (
// Equation(s):
// \Add4~40_combout  = (Remainder[9] $ ((!(!\Add4~27  & \Add4~37 ) # (\Add4~27  & \Add4~37COUT1_484 ))))
// \Add4~42  = CARRY(((Remainder[9]) # (!\Add4~37 )))
// \Add4~42COUT1_486  = CARRY(((Remainder[9]) # (!\Add4~37COUT1_484 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(Remainder[9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~27 ),
	.cin0(\Add4~37 ),
	.cin1(\Add4~37COUT1_484 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~40_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~42 ),
	.cout1(\Add4~42COUT1_486 ));
// synopsys translate_off
defparam \Add4~40 .cin0_used = "true";
defparam \Add4~40 .cin1_used = "true";
defparam \Add4~40 .cin_used = "true";
defparam \Add4~40 .lut_mask = "c3cf";
defparam \Add4~40 .operation_mode = "arithmetic";
defparam \Add4~40 .output_mode = "comb_only";
defparam \Add4~40 .register_cascade_mode = "off";
defparam \Add4~40 .sum_lutc_input = "cin";
defparam \Add4~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N0
maxv_lcell \Selector154~0 (
// Equation(s):
// \Selector154~0_combout  = (\Remainder[30]~5_combout  & (((\Remainder[30]~4_combout )))) # (!\Remainder[30]~5_combout  & ((\Remainder[30]~4_combout  & (\Add4~40_combout )) # (!\Remainder[30]~4_combout  & ((\A~combout [9])))))

	.clk(gnd),
	.dataa(\Add4~40_combout ),
	.datab(\A~combout [9]),
	.datac(\Remainder[30]~5_combout ),
	.datad(\Remainder[30]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector154~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector154~0 .lut_mask = "fa0c";
defparam \Selector154~0 .operation_mode = "normal";
defparam \Selector154~0 .output_mode = "comb_only";
defparam \Selector154~0 .register_cascade_mode = "off";
defparam \Selector154~0 .sum_lutc_input = "datac";
defparam \Selector154~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N1
maxv_lcell \Selector154~1 (
// Equation(s):
// \Selector154~1_combout  = (\Remainder[30]~5_combout  & ((\Selector154~0_combout  & ((\Add3~5_combout ))) # (!\Selector154~0_combout  & (\Add2~50_combout )))) # (!\Remainder[30]~5_combout  & (((\Selector154~0_combout ))))

	.clk(gnd),
	.dataa(\Remainder[30]~5_combout ),
	.datab(\Add2~50_combout ),
	.datac(\Add3~5_combout ),
	.datad(\Selector154~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector154~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector154~1 .lut_mask = "f588";
defparam \Selector154~1 .operation_mode = "normal";
defparam \Selector154~1 .output_mode = "comb_only";
defparam \Selector154~1 .register_cascade_mode = "off";
defparam \Selector154~1 .sum_lutc_input = "datac";
defparam \Selector154~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N2
maxv_lcell \Remainder[9] (
// Equation(s):
// Remainder[9] = DFFEAS((\Remainder[30]~6_combout  & (\Add0~40_combout )) # (!\Remainder[30]~6_combout  & (((\Remainder[1]~0_combout  & \Selector154~1_combout )))), GLOBAL(\clk~combout ), VCC, , \Remainder[8]~7_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\Add0~40_combout ),
	.datab(\Remainder[30]~6_combout ),
	.datac(\Remainder[1]~0_combout ),
	.datad(\Selector154~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Remainder[8]~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Remainder[9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Remainder[9] .lut_mask = "b888";
defparam \Remainder[9] .operation_mode = "normal";
defparam \Remainder[9] .output_mode = "reg_only";
defparam \Remainder[9] .register_cascade_mode = "off";
defparam \Remainder[9] .sum_lutc_input = "datac";
defparam \Remainder[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N3
maxv_lcell \Add4~45 (
// Equation(s):
// \Add4~45_combout  = Remainder[10] $ (((((!\Add4~27  & \Add4~42 ) # (\Add4~27  & \Add4~42COUT1_486 )))))
// \Add4~47  = CARRY((!Remainder[10] & ((!\Add4~42 ))))
// \Add4~47COUT1_488  = CARRY((!Remainder[10] & ((!\Add4~42COUT1_486 ))))

	.clk(gnd),
	.dataa(Remainder[10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~27 ),
	.cin0(\Add4~42 ),
	.cin1(\Add4~42COUT1_486 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~45_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~47 ),
	.cout1(\Add4~47COUT1_488 ));
// synopsys translate_off
defparam \Add4~45 .cin0_used = "true";
defparam \Add4~45 .cin1_used = "true";
defparam \Add4~45 .cin_used = "true";
defparam \Add4~45 .lut_mask = "5a05";
defparam \Add4~45 .operation_mode = "arithmetic";
defparam \Add4~45 .output_mode = "comb_only";
defparam \Add4~45 .register_cascade_mode = "off";
defparam \Add4~45 .sum_lutc_input = "cin";
defparam \Add4~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N3
maxv_lcell \Add2~55 (
// Equation(s):
// \Add2~55_combout  = Remainder[10] $ (Divisor[10] $ (((!\Add2~37  & \Add2~52 ) # (\Add2~37  & \Add2~52COUT1_486 ))))
// \Add2~57  = CARRY((Remainder[10] & ((!\Add2~52 ) # (!Divisor[10]))) # (!Remainder[10] & (!Divisor[10] & !\Add2~52 )))
// \Add2~57COUT1_488  = CARRY((Remainder[10] & ((!\Add2~52COUT1_486 ) # (!Divisor[10]))) # (!Remainder[10] & (!Divisor[10] & !\Add2~52COUT1_486 )))

	.clk(gnd),
	.dataa(Remainder[10]),
	.datab(Divisor[10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~37 ),
	.cin0(\Add2~52 ),
	.cin1(\Add2~52COUT1_486 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~55_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~57 ),
	.cout1(\Add2~57COUT1_488 ));
// synopsys translate_off
defparam \Add2~55 .cin0_used = "true";
defparam \Add2~55 .cin1_used = "true";
defparam \Add2~55 .cin_used = "true";
defparam \Add2~55 .lut_mask = "962b";
defparam \Add2~55 .operation_mode = "arithmetic";
defparam \Add2~55 .output_mode = "comb_only";
defparam \Add2~55 .register_cascade_mode = "off";
defparam \Add2~55 .sum_lutc_input = "cin";
defparam \Add2~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N4
maxv_lcell \Selector153~0 (
// Equation(s):
// \Selector153~0_combout  = (\Remainder[30]~5_combout  & ((\Add2~55_combout ) # ((\Remainder[30]~4_combout )))) # (!\Remainder[30]~5_combout  & (((\A~combout [10] & !\Remainder[30]~4_combout ))))

	.clk(gnd),
	.dataa(\Add2~55_combout ),
	.datab(\A~combout [10]),
	.datac(\Remainder[30]~5_combout ),
	.datad(\Remainder[30]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector153~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector153~0 .lut_mask = "f0ac";
defparam \Selector153~0 .operation_mode = "normal";
defparam \Selector153~0 .output_mode = "comb_only";
defparam \Selector153~0 .register_cascade_mode = "off";
defparam \Selector153~0 .sum_lutc_input = "datac";
defparam \Selector153~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N3
maxv_lcell \Add3~10 (
// Equation(s):
// \Add3~10_combout  = \Add2~55_combout  $ (Divisor[10] $ ((!(!\Add3~132_cout  & \Add3~7 ) # (\Add3~132_cout  & \Add3~7COUT1_486 ))))
// \Add3~12  = CARRY((\Add2~55_combout  & ((Divisor[10]) # (!\Add3~7 ))) # (!\Add2~55_combout  & (Divisor[10] & !\Add3~7 )))
// \Add3~12COUT1_488  = CARRY((\Add2~55_combout  & ((Divisor[10]) # (!\Add3~7COUT1_486 ))) # (!\Add2~55_combout  & (Divisor[10] & !\Add3~7COUT1_486 )))

	.clk(gnd),
	.dataa(\Add2~55_combout ),
	.datab(Divisor[10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add3~132_cout ),
	.cin0(\Add3~7 ),
	.cin1(\Add3~7COUT1_486 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add3~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Add3~12 ),
	.cout1(\Add3~12COUT1_488 ));
// synopsys translate_off
defparam \Add3~10 .cin0_used = "true";
defparam \Add3~10 .cin1_used = "true";
defparam \Add3~10 .cin_used = "true";
defparam \Add3~10 .lut_mask = "698e";
defparam \Add3~10 .operation_mode = "arithmetic";
defparam \Add3~10 .output_mode = "comb_only";
defparam \Add3~10 .register_cascade_mode = "off";
defparam \Add3~10 .sum_lutc_input = "cin";
defparam \Add3~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N5
maxv_lcell \Selector153~1 (
// Equation(s):
// \Selector153~1_combout  = (\Remainder[30]~4_combout  & ((\Selector153~0_combout  & ((\Add3~10_combout ))) # (!\Selector153~0_combout  & (\Add4~45_combout )))) # (!\Remainder[30]~4_combout  & (((\Selector153~0_combout ))))

	.clk(gnd),
	.dataa(\Remainder[30]~4_combout ),
	.datab(\Add4~45_combout ),
	.datac(\Selector153~0_combout ),
	.datad(\Add3~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector153~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector153~1 .lut_mask = "f858";
defparam \Selector153~1 .operation_mode = "normal";
defparam \Selector153~1 .output_mode = "comb_only";
defparam \Selector153~1 .register_cascade_mode = "off";
defparam \Selector153~1 .sum_lutc_input = "datac";
defparam \Selector153~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N2
maxv_lcell \Remainder[10] (
// Equation(s):
// Remainder[10] = DFFEAS((\Remainder[30]~6_combout  & (((\Add0~45_combout )))) # (!\Remainder[30]~6_combout  & (\Remainder[1]~0_combout  & (\Selector153~1_combout ))), GLOBAL(\clk~combout ), VCC, , \Remainder[8]~7_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\Remainder[30]~6_combout ),
	.datab(\Remainder[1]~0_combout ),
	.datac(\Selector153~1_combout ),
	.datad(\Add0~45_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Remainder[8]~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Remainder[10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Remainder[10] .lut_mask = "ea40";
defparam \Remainder[10] .operation_mode = "normal";
defparam \Remainder[10] .output_mode = "reg_only";
defparam \Remainder[10] .register_cascade_mode = "off";
defparam \Remainder[10] .sum_lutc_input = "datac";
defparam \Remainder[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N4
maxv_lcell \Add2~60 (
// Equation(s):
// \Add2~60_combout  = Remainder[11] $ (Divisor[11] $ ((!(!\Add2~37  & \Add2~57 ) # (\Add2~37  & \Add2~57COUT1_488 ))))
// \Add2~62  = CARRY((Remainder[11] & (Divisor[11] & !\Add2~57COUT1_488 )) # (!Remainder[11] & ((Divisor[11]) # (!\Add2~57COUT1_488 ))))

	.clk(gnd),
	.dataa(Remainder[11]),
	.datab(Divisor[11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~37 ),
	.cin0(\Add2~57 ),
	.cin1(\Add2~57COUT1_488 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~60_combout ),
	.regout(),
	.cout(\Add2~62 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add2~60 .cin0_used = "true";
defparam \Add2~60 .cin1_used = "true";
defparam \Add2~60 .cin_used = "true";
defparam \Add2~60 .lut_mask = "694d";
defparam \Add2~60 .operation_mode = "arithmetic";
defparam \Add2~60 .output_mode = "comb_only";
defparam \Add2~60 .register_cascade_mode = "off";
defparam \Add2~60 .sum_lutc_input = "cin";
defparam \Add2~60 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N4
maxv_lcell \Add3~15 (
// Equation(s):
// \Add3~15_combout  = Divisor[11] $ (\Add2~60_combout  $ (((!\Add3~132_cout  & \Add3~12 ) # (\Add3~132_cout  & \Add3~12COUT1_488 ))))
// \Add3~17  = CARRY((Divisor[11] & (!\Add2~60_combout  & !\Add3~12COUT1_488 )) # (!Divisor[11] & ((!\Add3~12COUT1_488 ) # (!\Add2~60_combout ))))

	.clk(gnd),
	.dataa(Divisor[11]),
	.datab(\Add2~60_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add3~132_cout ),
	.cin0(\Add3~12 ),
	.cin1(\Add3~12COUT1_488 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add3~15_combout ),
	.regout(),
	.cout(\Add3~17 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add3~15 .cin0_used = "true";
defparam \Add3~15 .cin1_used = "true";
defparam \Add3~15 .cin_used = "true";
defparam \Add3~15 .lut_mask = "9617";
defparam \Add3~15 .operation_mode = "arithmetic";
defparam \Add3~15 .output_mode = "comb_only";
defparam \Add3~15 .register_cascade_mode = "off";
defparam \Add3~15 .sum_lutc_input = "cin";
defparam \Add3~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N4
maxv_lcell \Add4~50 (
// Equation(s):
// \Add4~50_combout  = Remainder[11] $ ((((!(!\Add4~27  & \Add4~47 ) # (\Add4~27  & \Add4~47COUT1_488 )))))
// \Add4~52  = CARRY((Remainder[11]) # ((!\Add4~47COUT1_488 )))

	.clk(gnd),
	.dataa(Remainder[11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~27 ),
	.cin0(\Add4~47 ),
	.cin1(\Add4~47COUT1_488 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~50_combout ),
	.regout(),
	.cout(\Add4~52 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add4~50 .cin0_used = "true";
defparam \Add4~50 .cin1_used = "true";
defparam \Add4~50 .cin_used = "true";
defparam \Add4~50 .lut_mask = "a5af";
defparam \Add4~50 .operation_mode = "arithmetic";
defparam \Add4~50 .output_mode = "comb_only";
defparam \Add4~50 .register_cascade_mode = "off";
defparam \Add4~50 .sum_lutc_input = "cin";
defparam \Add4~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N3
maxv_lcell \Selector152~0 (
// Equation(s):
// \Selector152~0_combout  = (\Remainder[30]~5_combout  & (((\Remainder[30]~4_combout )))) # (!\Remainder[30]~5_combout  & ((\Remainder[30]~4_combout  & (\Add4~50_combout )) # (!\Remainder[30]~4_combout  & ((\A~combout [11])))))

	.clk(gnd),
	.dataa(\Add4~50_combout ),
	.datab(\A~combout [11]),
	.datac(\Remainder[30]~5_combout ),
	.datad(\Remainder[30]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector152~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector152~0 .lut_mask = "fa0c";
defparam \Selector152~0 .operation_mode = "normal";
defparam \Selector152~0 .output_mode = "comb_only";
defparam \Selector152~0 .register_cascade_mode = "off";
defparam \Selector152~0 .sum_lutc_input = "datac";
defparam \Selector152~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N4
maxv_lcell \Selector152~1 (
// Equation(s):
// \Selector152~1_combout  = (\Remainder[30]~5_combout  & ((\Selector152~0_combout  & ((\Add3~15_combout ))) # (!\Selector152~0_combout  & (\Add2~60_combout )))) # (!\Remainder[30]~5_combout  & (((\Selector152~0_combout ))))

	.clk(gnd),
	.dataa(\Add2~60_combout ),
	.datab(\Add3~15_combout ),
	.datac(\Remainder[30]~5_combout ),
	.datad(\Selector152~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector152~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector152~1 .lut_mask = "cfa0";
defparam \Selector152~1 .operation_mode = "normal";
defparam \Selector152~1 .output_mode = "comb_only";
defparam \Selector152~1 .register_cascade_mode = "off";
defparam \Selector152~1 .sum_lutc_input = "datac";
defparam \Selector152~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N5
maxv_lcell \Remainder[11] (
// Equation(s):
// Remainder[11] = DFFEAS((\Remainder[30]~6_combout  & (((\Add0~50_combout )))) # (!\Remainder[30]~6_combout  & (\Remainder[1]~0_combout  & ((\Selector152~1_combout )))), GLOBAL(\clk~combout ), VCC, , \Remainder[8]~7_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\Remainder[30]~6_combout ),
	.datab(\Remainder[1]~0_combout ),
	.datac(\Add0~50_combout ),
	.datad(\Selector152~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Remainder[8]~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Remainder[11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Remainder[11] .lut_mask = "e4a0";
defparam \Remainder[11] .operation_mode = "normal";
defparam \Remainder[11] .output_mode = "reg_only";
defparam \Remainder[11] .register_cascade_mode = "off";
defparam \Remainder[11] .sum_lutc_input = "datac";
defparam \Remainder[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N5
maxv_lcell \Add2~65 (
// Equation(s):
// \Add2~65_combout  = Remainder[12] $ (Divisor[12] $ ((\Add2~62 )))
// \Add2~67  = CARRY((Remainder[12] & ((!\Add2~62 ) # (!Divisor[12]))) # (!Remainder[12] & (!Divisor[12] & !\Add2~62 )))
// \Add2~67COUT1_490  = CARRY((Remainder[12] & ((!\Add2~62 ) # (!Divisor[12]))) # (!Remainder[12] & (!Divisor[12] & !\Add2~62 )))

	.clk(gnd),
	.dataa(Remainder[12]),
	.datab(Divisor[12]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~62 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~65_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~67 ),
	.cout1(\Add2~67COUT1_490 ));
// synopsys translate_off
defparam \Add2~65 .cin_used = "true";
defparam \Add2~65 .lut_mask = "962b";
defparam \Add2~65 .operation_mode = "arithmetic";
defparam \Add2~65 .output_mode = "comb_only";
defparam \Add2~65 .register_cascade_mode = "off";
defparam \Add2~65 .sum_lutc_input = "cin";
defparam \Add2~65 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N5
maxv_lcell \Add3~20 (
// Equation(s):
// \Add3~20_combout  = Divisor[12] $ (\Add2~65_combout  $ ((!\Add3~17 )))
// \Add3~22  = CARRY((Divisor[12] & ((\Add2~65_combout ) # (!\Add3~17 ))) # (!Divisor[12] & (\Add2~65_combout  & !\Add3~17 )))
// \Add3~22COUT1_490  = CARRY((Divisor[12] & ((\Add2~65_combout ) # (!\Add3~17 ))) # (!Divisor[12] & (\Add2~65_combout  & !\Add3~17 )))

	.clk(gnd),
	.dataa(Divisor[12]),
	.datab(\Add2~65_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add3~17 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add3~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Add3~22 ),
	.cout1(\Add3~22COUT1_490 ));
// synopsys translate_off
defparam \Add3~20 .cin_used = "true";
defparam \Add3~20 .lut_mask = "698e";
defparam \Add3~20 .operation_mode = "arithmetic";
defparam \Add3~20 .output_mode = "comb_only";
defparam \Add3~20 .register_cascade_mode = "off";
defparam \Add3~20 .sum_lutc_input = "cin";
defparam \Add3~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N5
maxv_lcell \Add4~55 (
// Equation(s):
// \Add4~55_combout  = (Remainder[12] $ ((\Add4~52 )))
// \Add4~57  = CARRY(((!Remainder[12] & !\Add4~52 )))
// \Add4~57COUT1_490  = CARRY(((!Remainder[12] & !\Add4~52 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(Remainder[12]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~52 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~55_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~57 ),
	.cout1(\Add4~57COUT1_490 ));
// synopsys translate_off
defparam \Add4~55 .cin_used = "true";
defparam \Add4~55 .lut_mask = "3c03";
defparam \Add4~55 .operation_mode = "arithmetic";
defparam \Add4~55 .output_mode = "comb_only";
defparam \Add4~55 .register_cascade_mode = "off";
defparam \Add4~55 .sum_lutc_input = "cin";
defparam \Add4~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N3
maxv_lcell \Selector151~0 (
// Equation(s):
// \Selector151~0_combout  = (\Remainder[30]~5_combout  & (((\Add2~65_combout ) # (\Remainder[30]~4_combout )))) # (!\Remainder[30]~5_combout  & (\A~combout [12] & ((!\Remainder[30]~4_combout ))))

	.clk(gnd),
	.dataa(\A~combout [12]),
	.datab(\Remainder[30]~5_combout ),
	.datac(\Add2~65_combout ),
	.datad(\Remainder[30]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector151~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector151~0 .lut_mask = "cce2";
defparam \Selector151~0 .operation_mode = "normal";
defparam \Selector151~0 .output_mode = "comb_only";
defparam \Selector151~0 .register_cascade_mode = "off";
defparam \Selector151~0 .sum_lutc_input = "datac";
defparam \Selector151~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N8
maxv_lcell \Selector151~1 (
// Equation(s):
// \Selector151~1_combout  = (\Selector151~0_combout  & ((\Add3~20_combout ) # ((!\Remainder[30]~4_combout )))) # (!\Selector151~0_combout  & (((\Add4~55_combout  & \Remainder[30]~4_combout ))))

	.clk(gnd),
	.dataa(\Add3~20_combout ),
	.datab(\Add4~55_combout ),
	.datac(\Selector151~0_combout ),
	.datad(\Remainder[30]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector151~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector151~1 .lut_mask = "acf0";
defparam \Selector151~1 .operation_mode = "normal";
defparam \Selector151~1 .output_mode = "comb_only";
defparam \Selector151~1 .register_cascade_mode = "off";
defparam \Selector151~1 .sum_lutc_input = "datac";
defparam \Selector151~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N0
maxv_lcell \Remainder[12] (
// Equation(s):
// Remainder[12] = DFFEAS((\Remainder[30]~6_combout  & (((\Add0~55_combout )))) # (!\Remainder[30]~6_combout  & (\Remainder[1]~0_combout  & ((\Selector151~1_combout )))), GLOBAL(\clk~combout ), VCC, , \Remainder[8]~7_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\Remainder[30]~6_combout ),
	.datab(\Remainder[1]~0_combout ),
	.datac(\Add0~55_combout ),
	.datad(\Selector151~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Remainder[8]~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Remainder[12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Remainder[12] .lut_mask = "e4a0";
defparam \Remainder[12] .operation_mode = "normal";
defparam \Remainder[12] .output_mode = "reg_only";
defparam \Remainder[12] .register_cascade_mode = "off";
defparam \Remainder[12] .sum_lutc_input = "datac";
defparam \Remainder[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N6
maxv_lcell \Add2~70 (
// Equation(s):
// \Add2~70_combout  = Remainder[13] $ (Divisor[13] $ ((!(!\Add2~62  & \Add2~67 ) # (\Add2~62  & \Add2~67COUT1_490 ))))
// \Add2~72  = CARRY((Remainder[13] & (Divisor[13] & !\Add2~67 )) # (!Remainder[13] & ((Divisor[13]) # (!\Add2~67 ))))
// \Add2~72COUT1_492  = CARRY((Remainder[13] & (Divisor[13] & !\Add2~67COUT1_490 )) # (!Remainder[13] & ((Divisor[13]) # (!\Add2~67COUT1_490 ))))

	.clk(gnd),
	.dataa(Remainder[13]),
	.datab(Divisor[13]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~62 ),
	.cin0(\Add2~67 ),
	.cin1(\Add2~67COUT1_490 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~70_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~72 ),
	.cout1(\Add2~72COUT1_492 ));
// synopsys translate_off
defparam \Add2~70 .cin0_used = "true";
defparam \Add2~70 .cin1_used = "true";
defparam \Add2~70 .cin_used = "true";
defparam \Add2~70 .lut_mask = "694d";
defparam \Add2~70 .operation_mode = "arithmetic";
defparam \Add2~70 .output_mode = "comb_only";
defparam \Add2~70 .register_cascade_mode = "off";
defparam \Add2~70 .sum_lutc_input = "cin";
defparam \Add2~70 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N6
maxv_lcell \Add3~25 (
// Equation(s):
// \Add3~25_combout  = Divisor[13] $ (\Add2~70_combout  $ (((!\Add3~17  & \Add3~22 ) # (\Add3~17  & \Add3~22COUT1_490 ))))
// \Add3~27  = CARRY((Divisor[13] & (!\Add2~70_combout  & !\Add3~22 )) # (!Divisor[13] & ((!\Add3~22 ) # (!\Add2~70_combout ))))
// \Add3~27COUT1_492  = CARRY((Divisor[13] & (!\Add2~70_combout  & !\Add3~22COUT1_490 )) # (!Divisor[13] & ((!\Add3~22COUT1_490 ) # (!\Add2~70_combout ))))

	.clk(gnd),
	.dataa(Divisor[13]),
	.datab(\Add2~70_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add3~17 ),
	.cin0(\Add3~22 ),
	.cin1(\Add3~22COUT1_490 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add3~25_combout ),
	.regout(),
	.cout(),
	.cout0(\Add3~27 ),
	.cout1(\Add3~27COUT1_492 ));
// synopsys translate_off
defparam \Add3~25 .cin0_used = "true";
defparam \Add3~25 .cin1_used = "true";
defparam \Add3~25 .cin_used = "true";
defparam \Add3~25 .lut_mask = "9617";
defparam \Add3~25 .operation_mode = "arithmetic";
defparam \Add3~25 .output_mode = "comb_only";
defparam \Add3~25 .register_cascade_mode = "off";
defparam \Add3~25 .sum_lutc_input = "cin";
defparam \Add3~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N6
maxv_lcell \Add4~60 (
// Equation(s):
// \Add4~60_combout  = (Remainder[13] $ ((!(!\Add4~52  & \Add4~57 ) # (\Add4~52  & \Add4~57COUT1_490 ))))
// \Add4~62  = CARRY(((Remainder[13]) # (!\Add4~57 )))
// \Add4~62COUT1_492  = CARRY(((Remainder[13]) # (!\Add4~57COUT1_490 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(Remainder[13]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~52 ),
	.cin0(\Add4~57 ),
	.cin1(\Add4~57COUT1_490 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~60_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~62 ),
	.cout1(\Add4~62COUT1_492 ));
// synopsys translate_off
defparam \Add4~60 .cin0_used = "true";
defparam \Add4~60 .cin1_used = "true";
defparam \Add4~60 .cin_used = "true";
defparam \Add4~60 .lut_mask = "c3cf";
defparam \Add4~60 .operation_mode = "arithmetic";
defparam \Add4~60 .output_mode = "comb_only";
defparam \Add4~60 .register_cascade_mode = "off";
defparam \Add4~60 .sum_lutc_input = "cin";
defparam \Add4~60 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N8
maxv_lcell \Selector150~0 (
// Equation(s):
// \Selector150~0_combout  = (\Remainder[30]~5_combout  & (((\Remainder[30]~4_combout )))) # (!\Remainder[30]~5_combout  & ((\Remainder[30]~4_combout  & ((\Add4~60_combout ))) # (!\Remainder[30]~4_combout  & (\A~combout [13]))))

	.clk(gnd),
	.dataa(\Remainder[30]~5_combout ),
	.datab(\A~combout [13]),
	.datac(\Add4~60_combout ),
	.datad(\Remainder[30]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector150~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector150~0 .lut_mask = "fa44";
defparam \Selector150~0 .operation_mode = "normal";
defparam \Selector150~0 .output_mode = "comb_only";
defparam \Selector150~0 .register_cascade_mode = "off";
defparam \Selector150~0 .sum_lutc_input = "datac";
defparam \Selector150~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N9
maxv_lcell \Selector150~1 (
// Equation(s):
// \Selector150~1_combout  = (\Remainder[30]~5_combout  & ((\Selector150~0_combout  & ((\Add3~25_combout ))) # (!\Selector150~0_combout  & (\Add2~70_combout )))) # (!\Remainder[30]~5_combout  & (((\Selector150~0_combout ))))

	.clk(gnd),
	.dataa(\Add2~70_combout ),
	.datab(\Add3~25_combout ),
	.datac(\Remainder[30]~5_combout ),
	.datad(\Selector150~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector150~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector150~1 .lut_mask = "cfa0";
defparam \Selector150~1 .operation_mode = "normal";
defparam \Selector150~1 .output_mode = "comb_only";
defparam \Selector150~1 .register_cascade_mode = "off";
defparam \Selector150~1 .sum_lutc_input = "datac";
defparam \Selector150~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N7
maxv_lcell \Remainder[13] (
// Equation(s):
// Remainder[13] = DFFEAS((\Remainder[30]~6_combout  & (((\Add0~60_combout )))) # (!\Remainder[30]~6_combout  & (\Remainder[1]~0_combout  & ((\Selector150~1_combout )))), GLOBAL(\clk~combout ), VCC, , \Remainder[8]~7_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\Remainder[1]~0_combout ),
	.datab(\Add0~60_combout ),
	.datac(\Remainder[30]~6_combout ),
	.datad(\Selector150~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Remainder[8]~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Remainder[13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Remainder[13] .lut_mask = "cac0";
defparam \Remainder[13] .operation_mode = "normal";
defparam \Remainder[13] .output_mode = "reg_only";
defparam \Remainder[13] .register_cascade_mode = "off";
defparam \Remainder[13] .sum_lutc_input = "datac";
defparam \Remainder[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N7
maxv_lcell \Add4~65 (
// Equation(s):
// \Add4~65_combout  = (Remainder[14] $ (((!\Add4~52  & \Add4~62 ) # (\Add4~52  & \Add4~62COUT1_492 ))))
// \Add4~67  = CARRY(((!Remainder[14] & !\Add4~62 )))
// \Add4~67COUT1_494  = CARRY(((!Remainder[14] & !\Add4~62COUT1_492 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(Remainder[14]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~52 ),
	.cin0(\Add4~62 ),
	.cin1(\Add4~62COUT1_492 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~65_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~67 ),
	.cout1(\Add4~67COUT1_494 ));
// synopsys translate_off
defparam \Add4~65 .cin0_used = "true";
defparam \Add4~65 .cin1_used = "true";
defparam \Add4~65 .cin_used = "true";
defparam \Add4~65 .lut_mask = "3c03";
defparam \Add4~65 .operation_mode = "arithmetic";
defparam \Add4~65 .output_mode = "comb_only";
defparam \Add4~65 .register_cascade_mode = "off";
defparam \Add4~65 .sum_lutc_input = "cin";
defparam \Add4~65 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N7
maxv_lcell \Add2~75 (
// Equation(s):
// \Add2~75_combout  = Remainder[14] $ (Divisor[14] $ (((!\Add2~62  & \Add2~72 ) # (\Add2~62  & \Add2~72COUT1_492 ))))
// \Add2~77  = CARRY((Remainder[14] & ((!\Add2~72 ) # (!Divisor[14]))) # (!Remainder[14] & (!Divisor[14] & !\Add2~72 )))
// \Add2~77COUT1_494  = CARRY((Remainder[14] & ((!\Add2~72COUT1_492 ) # (!Divisor[14]))) # (!Remainder[14] & (!Divisor[14] & !\Add2~72COUT1_492 )))

	.clk(gnd),
	.dataa(Remainder[14]),
	.datab(Divisor[14]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~62 ),
	.cin0(\Add2~72 ),
	.cin1(\Add2~72COUT1_492 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~75_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~77 ),
	.cout1(\Add2~77COUT1_494 ));
// synopsys translate_off
defparam \Add2~75 .cin0_used = "true";
defparam \Add2~75 .cin1_used = "true";
defparam \Add2~75 .cin_used = "true";
defparam \Add2~75 .lut_mask = "962b";
defparam \Add2~75 .operation_mode = "arithmetic";
defparam \Add2~75 .output_mode = "comb_only";
defparam \Add2~75 .register_cascade_mode = "off";
defparam \Add2~75 .sum_lutc_input = "cin";
defparam \Add2~75 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N6
maxv_lcell \Selector149~0 (
// Equation(s):
// \Selector149~0_combout  = (\Remainder[30]~5_combout  & (((\Add2~75_combout ) # (\Remainder[30]~4_combout )))) # (!\Remainder[30]~5_combout  & (\A~combout [14] & ((!\Remainder[30]~4_combout ))))

	.clk(gnd),
	.dataa(\A~combout [14]),
	.datab(\Remainder[30]~5_combout ),
	.datac(\Add2~75_combout ),
	.datad(\Remainder[30]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector149~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector149~0 .lut_mask = "cce2";
defparam \Selector149~0 .operation_mode = "normal";
defparam \Selector149~0 .output_mode = "comb_only";
defparam \Selector149~0 .register_cascade_mode = "off";
defparam \Selector149~0 .sum_lutc_input = "datac";
defparam \Selector149~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N7
maxv_lcell \Add3~30 (
// Equation(s):
// \Add3~30_combout  = \Add2~75_combout  $ (Divisor[14] $ ((!(!\Add3~17  & \Add3~27 ) # (\Add3~17  & \Add3~27COUT1_492 ))))
// \Add3~32  = CARRY((\Add2~75_combout  & ((Divisor[14]) # (!\Add3~27 ))) # (!\Add2~75_combout  & (Divisor[14] & !\Add3~27 )))
// \Add3~32COUT1_494  = CARRY((\Add2~75_combout  & ((Divisor[14]) # (!\Add3~27COUT1_492 ))) # (!\Add2~75_combout  & (Divisor[14] & !\Add3~27COUT1_492 )))

	.clk(gnd),
	.dataa(\Add2~75_combout ),
	.datab(Divisor[14]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add3~17 ),
	.cin0(\Add3~27 ),
	.cin1(\Add3~27COUT1_492 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add3~30_combout ),
	.regout(),
	.cout(),
	.cout0(\Add3~32 ),
	.cout1(\Add3~32COUT1_494 ));
// synopsys translate_off
defparam \Add3~30 .cin0_used = "true";
defparam \Add3~30 .cin1_used = "true";
defparam \Add3~30 .cin_used = "true";
defparam \Add3~30 .lut_mask = "698e";
defparam \Add3~30 .operation_mode = "arithmetic";
defparam \Add3~30 .output_mode = "comb_only";
defparam \Add3~30 .register_cascade_mode = "off";
defparam \Add3~30 .sum_lutc_input = "cin";
defparam \Add3~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N1
maxv_lcell \Selector149~1 (
// Equation(s):
// \Selector149~1_combout  = (\Remainder[30]~4_combout  & ((\Selector149~0_combout  & ((\Add3~30_combout ))) # (!\Selector149~0_combout  & (\Add4~65_combout )))) # (!\Remainder[30]~4_combout  & (((\Selector149~0_combout ))))

	.clk(gnd),
	.dataa(\Add4~65_combout ),
	.datab(\Remainder[30]~4_combout ),
	.datac(\Selector149~0_combout ),
	.datad(\Add3~30_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector149~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector149~1 .lut_mask = "f838";
defparam \Selector149~1 .operation_mode = "normal";
defparam \Selector149~1 .output_mode = "comb_only";
defparam \Selector149~1 .register_cascade_mode = "off";
defparam \Selector149~1 .sum_lutc_input = "datac";
defparam \Selector149~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N2
maxv_lcell \Remainder[14] (
// Equation(s):
// Remainder[14] = DFFEAS((\Remainder[30]~6_combout  & (\Add0~65_combout )) # (!\Remainder[30]~6_combout  & (((\Remainder[1]~0_combout  & \Selector149~1_combout )))), GLOBAL(\clk~combout ), VCC, , \Remainder[8]~7_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\Remainder[30]~6_combout ),
	.datab(\Add0~65_combout ),
	.datac(\Remainder[1]~0_combout ),
	.datad(\Selector149~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Remainder[8]~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Remainder[14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Remainder[14] .lut_mask = "d888";
defparam \Remainder[14] .operation_mode = "normal";
defparam \Remainder[14] .output_mode = "reg_only";
defparam \Remainder[14] .register_cascade_mode = "off";
defparam \Remainder[14] .sum_lutc_input = "datac";
defparam \Remainder[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N8
maxv_lcell \Add2~80 (
// Equation(s):
// \Add2~80_combout  = Divisor[15] $ (Remainder[15] $ ((!(!\Add2~62  & \Add2~77 ) # (\Add2~62  & \Add2~77COUT1_494 ))))
// \Add2~82  = CARRY((Divisor[15] & ((!\Add2~77 ) # (!Remainder[15]))) # (!Divisor[15] & (!Remainder[15] & !\Add2~77 )))
// \Add2~82COUT1_496  = CARRY((Divisor[15] & ((!\Add2~77COUT1_494 ) # (!Remainder[15]))) # (!Divisor[15] & (!Remainder[15] & !\Add2~77COUT1_494 )))

	.clk(gnd),
	.dataa(Divisor[15]),
	.datab(Remainder[15]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~62 ),
	.cin0(\Add2~77 ),
	.cin1(\Add2~77COUT1_494 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~80_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~82 ),
	.cout1(\Add2~82COUT1_496 ));
// synopsys translate_off
defparam \Add2~80 .cin0_used = "true";
defparam \Add2~80 .cin1_used = "true";
defparam \Add2~80 .cin_used = "true";
defparam \Add2~80 .lut_mask = "692b";
defparam \Add2~80 .operation_mode = "arithmetic";
defparam \Add2~80 .output_mode = "comb_only";
defparam \Add2~80 .register_cascade_mode = "off";
defparam \Add2~80 .sum_lutc_input = "cin";
defparam \Add2~80 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N8
maxv_lcell \Add3~35 (
// Equation(s):
// \Add3~35_combout  = Divisor[15] $ (\Add2~80_combout  $ (((!\Add3~17  & \Add3~32 ) # (\Add3~17  & \Add3~32COUT1_494 ))))
// \Add3~37  = CARRY((Divisor[15] & (!\Add2~80_combout  & !\Add3~32 )) # (!Divisor[15] & ((!\Add3~32 ) # (!\Add2~80_combout ))))
// \Add3~37COUT1_496  = CARRY((Divisor[15] & (!\Add2~80_combout  & !\Add3~32COUT1_494 )) # (!Divisor[15] & ((!\Add3~32COUT1_494 ) # (!\Add2~80_combout ))))

	.clk(gnd),
	.dataa(Divisor[15]),
	.datab(\Add2~80_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add3~17 ),
	.cin0(\Add3~32 ),
	.cin1(\Add3~32COUT1_494 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add3~35_combout ),
	.regout(),
	.cout(),
	.cout0(\Add3~37 ),
	.cout1(\Add3~37COUT1_496 ));
// synopsys translate_off
defparam \Add3~35 .cin0_used = "true";
defparam \Add3~35 .cin1_used = "true";
defparam \Add3~35 .cin_used = "true";
defparam \Add3~35 .lut_mask = "9617";
defparam \Add3~35 .operation_mode = "arithmetic";
defparam \Add3~35 .output_mode = "comb_only";
defparam \Add3~35 .register_cascade_mode = "off";
defparam \Add3~35 .sum_lutc_input = "cin";
defparam \Add3~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N8
maxv_lcell \Add4~70 (
// Equation(s):
// \Add4~70_combout  = (Remainder[15] $ ((!(!\Add4~52  & \Add4~67 ) # (\Add4~52  & \Add4~67COUT1_494 ))))
// \Add4~72  = CARRY(((Remainder[15]) # (!\Add4~67 )))
// \Add4~72COUT1_496  = CARRY(((Remainder[15]) # (!\Add4~67COUT1_494 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(Remainder[15]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~52 ),
	.cin0(\Add4~67 ),
	.cin1(\Add4~67COUT1_494 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~70_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~72 ),
	.cout1(\Add4~72COUT1_496 ));
// synopsys translate_off
defparam \Add4~70 .cin0_used = "true";
defparam \Add4~70 .cin1_used = "true";
defparam \Add4~70 .cin_used = "true";
defparam \Add4~70 .lut_mask = "c3cf";
defparam \Add4~70 .operation_mode = "arithmetic";
defparam \Add4~70 .output_mode = "comb_only";
defparam \Add4~70 .register_cascade_mode = "off";
defparam \Add4~70 .sum_lutc_input = "cin";
defparam \Add4~70 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N3
maxv_lcell \Selector148~0 (
// Equation(s):
// \Selector148~0_combout  = (\Remainder[30]~5_combout  & (((\Remainder[30]~4_combout )))) # (!\Remainder[30]~5_combout  & ((\Remainder[30]~4_combout  & ((\Add4~70_combout ))) # (!\Remainder[30]~4_combout  & (\A~combout [15]))))

	.clk(gnd),
	.dataa(\Remainder[30]~5_combout ),
	.datab(\A~combout [15]),
	.datac(\Add4~70_combout ),
	.datad(\Remainder[30]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector148~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector148~0 .lut_mask = "fa44";
defparam \Selector148~0 .operation_mode = "normal";
defparam \Selector148~0 .output_mode = "comb_only";
defparam \Selector148~0 .register_cascade_mode = "off";
defparam \Selector148~0 .sum_lutc_input = "datac";
defparam \Selector148~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N4
maxv_lcell \Selector148~1 (
// Equation(s):
// \Selector148~1_combout  = (\Remainder[30]~5_combout  & ((\Selector148~0_combout  & ((\Add3~35_combout ))) # (!\Selector148~0_combout  & (\Add2~80_combout )))) # (!\Remainder[30]~5_combout  & (((\Selector148~0_combout ))))

	.clk(gnd),
	.dataa(\Remainder[30]~5_combout ),
	.datab(\Add2~80_combout ),
	.datac(\Add3~35_combout ),
	.datad(\Selector148~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector148~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector148~1 .lut_mask = "f588";
defparam \Selector148~1 .operation_mode = "normal";
defparam \Selector148~1 .output_mode = "comb_only";
defparam \Selector148~1 .register_cascade_mode = "off";
defparam \Selector148~1 .sum_lutc_input = "datac";
defparam \Selector148~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N5
maxv_lcell \Remainder[15] (
// Equation(s):
// Remainder[15] = DFFEAS((\Remainder[30]~6_combout  & (((\Add0~70_combout )))) # (!\Remainder[30]~6_combout  & (\Remainder[1]~0_combout  & (\Selector148~1_combout ))), GLOBAL(\clk~combout ), VCC, , \Remainder[8]~7_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\Remainder[1]~0_combout ),
	.datab(\Remainder[30]~6_combout ),
	.datac(\Selector148~1_combout ),
	.datad(\Add0~70_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Remainder[8]~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Remainder[15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Remainder[15] .lut_mask = "ec20";
defparam \Remainder[15] .operation_mode = "normal";
defparam \Remainder[15] .output_mode = "reg_only";
defparam \Remainder[15] .register_cascade_mode = "off";
defparam \Remainder[15] .sum_lutc_input = "datac";
defparam \Remainder[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N9
maxv_lcell \Add2~85 (
// Equation(s):
// \Add2~85_combout  = Divisor[16] $ (Remainder[16] $ (((!\Add2~62  & \Add2~82 ) # (\Add2~62  & \Add2~82COUT1_496 ))))
// \Add2~87  = CARRY((Divisor[16] & (Remainder[16] & !\Add2~82COUT1_496 )) # (!Divisor[16] & ((Remainder[16]) # (!\Add2~82COUT1_496 ))))

	.clk(gnd),
	.dataa(Divisor[16]),
	.datab(Remainder[16]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~62 ),
	.cin0(\Add2~82 ),
	.cin1(\Add2~82COUT1_496 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~85_combout ),
	.regout(),
	.cout(\Add2~87 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add2~85 .cin0_used = "true";
defparam \Add2~85 .cin1_used = "true";
defparam \Add2~85 .cin_used = "true";
defparam \Add2~85 .lut_mask = "964d";
defparam \Add2~85 .operation_mode = "arithmetic";
defparam \Add2~85 .output_mode = "comb_only";
defparam \Add2~85 .register_cascade_mode = "off";
defparam \Add2~85 .sum_lutc_input = "cin";
defparam \Add2~85 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N9
maxv_lcell \Add3~40 (
// Equation(s):
// \Add3~40_combout  = Divisor[16] $ (\Add2~85_combout  $ ((!(!\Add3~17  & \Add3~37 ) # (\Add3~17  & \Add3~37COUT1_496 ))))
// \Add3~42  = CARRY((Divisor[16] & ((\Add2~85_combout ) # (!\Add3~37COUT1_496 ))) # (!Divisor[16] & (\Add2~85_combout  & !\Add3~37COUT1_496 )))

	.clk(gnd),
	.dataa(Divisor[16]),
	.datab(\Add2~85_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add3~17 ),
	.cin0(\Add3~37 ),
	.cin1(\Add3~37COUT1_496 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add3~40_combout ),
	.regout(),
	.cout(\Add3~42 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add3~40 .cin0_used = "true";
defparam \Add3~40 .cin1_used = "true";
defparam \Add3~40 .cin_used = "true";
defparam \Add3~40 .lut_mask = "698e";
defparam \Add3~40 .operation_mode = "arithmetic";
defparam \Add3~40 .output_mode = "comb_only";
defparam \Add3~40 .register_cascade_mode = "off";
defparam \Add3~40 .sum_lutc_input = "cin";
defparam \Add3~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y9_N9
maxv_lcell \Add4~75 (
// Equation(s):
// \Add4~75_combout  = (Remainder[16] $ (((!\Add4~52  & \Add4~72 ) # (\Add4~52  & \Add4~72COUT1_496 ))))
// \Add4~77  = CARRY(((!Remainder[16] & !\Add4~72COUT1_496 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(Remainder[16]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~52 ),
	.cin0(\Add4~72 ),
	.cin1(\Add4~72COUT1_496 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~75_combout ),
	.regout(),
	.cout(\Add4~77 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add4~75 .cin0_used = "true";
defparam \Add4~75 .cin1_used = "true";
defparam \Add4~75 .cin_used = "true";
defparam \Add4~75 .lut_mask = "3c03";
defparam \Add4~75 .operation_mode = "arithmetic";
defparam \Add4~75 .output_mode = "comb_only";
defparam \Add4~75 .register_cascade_mode = "off";
defparam \Add4~75 .sum_lutc_input = "cin";
defparam \Add4~75 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N9
maxv_lcell \Selector147~0 (
// Equation(s):
// \Selector147~0_combout  = (\Remainder[30]~5_combout  & (((\Add2~85_combout ) # (\Remainder[30]~4_combout )))) # (!\Remainder[30]~5_combout  & (\A~combout [16] & ((!\Remainder[30]~4_combout ))))

	.clk(gnd),
	.dataa(\A~combout [16]),
	.datab(\Add2~85_combout ),
	.datac(\Remainder[30]~5_combout ),
	.datad(\Remainder[30]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector147~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector147~0 .lut_mask = "f0ca";
defparam \Selector147~0 .operation_mode = "normal";
defparam \Selector147~0 .output_mode = "comb_only";
defparam \Selector147~0 .register_cascade_mode = "off";
defparam \Selector147~0 .sum_lutc_input = "datac";
defparam \Selector147~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N7
maxv_lcell \Selector147~1 (
// Equation(s):
// \Selector147~1_combout  = (\Remainder[30]~4_combout  & ((\Selector147~0_combout  & (\Add3~40_combout )) # (!\Selector147~0_combout  & ((\Add4~75_combout ))))) # (!\Remainder[30]~4_combout  & (((\Selector147~0_combout ))))

	.clk(gnd),
	.dataa(\Add3~40_combout ),
	.datab(\Remainder[30]~4_combout ),
	.datac(\Add4~75_combout ),
	.datad(\Selector147~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector147~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector147~1 .lut_mask = "bbc0";
defparam \Selector147~1 .operation_mode = "normal";
defparam \Selector147~1 .output_mode = "comb_only";
defparam \Selector147~1 .register_cascade_mode = "off";
defparam \Selector147~1 .sum_lutc_input = "datac";
defparam \Selector147~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N8
maxv_lcell \Remainder[16] (
// Equation(s):
// Remainder[16] = DFFEAS((\Remainder[30]~6_combout  & (\Add0~75_combout )) # (!\Remainder[30]~6_combout  & (((\Remainder[1]~0_combout  & \Selector147~1_combout )))), GLOBAL(\clk~combout ), VCC, , \Remainder[8]~7_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\Add0~75_combout ),
	.datab(\Remainder[30]~6_combout ),
	.datac(\Remainder[1]~0_combout ),
	.datad(\Selector147~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Remainder[8]~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Remainder[16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Remainder[16] .lut_mask = "b888";
defparam \Remainder[16] .operation_mode = "normal";
defparam \Remainder[16] .output_mode = "reg_only";
defparam \Remainder[16] .register_cascade_mode = "off";
defparam \Remainder[16] .sum_lutc_input = "datac";
defparam \Remainder[16] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N0
maxv_lcell \Add2~90 (
// Equation(s):
// \Add2~90_combout  = Remainder[17] $ (Divisor[17] $ ((!\Add2~87 )))
// \Add2~92  = CARRY((Remainder[17] & (Divisor[17] & !\Add2~87 )) # (!Remainder[17] & ((Divisor[17]) # (!\Add2~87 ))))
// \Add2~92COUT1_498  = CARRY((Remainder[17] & (Divisor[17] & !\Add2~87 )) # (!Remainder[17] & ((Divisor[17]) # (!\Add2~87 ))))

	.clk(gnd),
	.dataa(Remainder[17]),
	.datab(Divisor[17]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~87 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~90_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~92 ),
	.cout1(\Add2~92COUT1_498 ));
// synopsys translate_off
defparam \Add2~90 .cin_used = "true";
defparam \Add2~90 .lut_mask = "694d";
defparam \Add2~90 .operation_mode = "arithmetic";
defparam \Add2~90 .output_mode = "comb_only";
defparam \Add2~90 .register_cascade_mode = "off";
defparam \Add2~90 .sum_lutc_input = "cin";
defparam \Add2~90 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N0
maxv_lcell \Add3~45 (
// Equation(s):
// \Add3~45_combout  = Divisor[17] $ (\Add2~90_combout  $ ((\Add3~42 )))
// \Add3~47  = CARRY((Divisor[17] & (!\Add2~90_combout  & !\Add3~42 )) # (!Divisor[17] & ((!\Add3~42 ) # (!\Add2~90_combout ))))
// \Add3~47COUT1_498  = CARRY((Divisor[17] & (!\Add2~90_combout  & !\Add3~42 )) # (!Divisor[17] & ((!\Add3~42 ) # (!\Add2~90_combout ))))

	.clk(gnd),
	.dataa(Divisor[17]),
	.datab(\Add2~90_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add3~42 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add3~45_combout ),
	.regout(),
	.cout(),
	.cout0(\Add3~47 ),
	.cout1(\Add3~47COUT1_498 ));
// synopsys translate_off
defparam \Add3~45 .cin_used = "true";
defparam \Add3~45 .lut_mask = "9617";
defparam \Add3~45 .operation_mode = "arithmetic";
defparam \Add3~45 .output_mode = "comb_only";
defparam \Add3~45 .register_cascade_mode = "off";
defparam \Add3~45 .sum_lutc_input = "cin";
defparam \Add3~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N0
maxv_lcell \Add4~80 (
// Equation(s):
// \Add4~80_combout  = (Remainder[17] $ ((!\Add4~77 )))
// \Add4~82  = CARRY(((Remainder[17]) # (!\Add4~77 )))
// \Add4~82COUT1_498  = CARRY(((Remainder[17]) # (!\Add4~77 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(Remainder[17]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~77 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~80_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~82 ),
	.cout1(\Add4~82COUT1_498 ));
// synopsys translate_off
defparam \Add4~80 .cin_used = "true";
defparam \Add4~80 .lut_mask = "c3cf";
defparam \Add4~80 .operation_mode = "arithmetic";
defparam \Add4~80 .output_mode = "comb_only";
defparam \Add4~80 .register_cascade_mode = "off";
defparam \Add4~80 .sum_lutc_input = "cin";
defparam \Add4~80 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N0
maxv_lcell \Selector146~0 (
// Equation(s):
// \Selector146~0_combout  = (\Remainder[30]~5_combout  & (((\Remainder[30]~4_combout )))) # (!\Remainder[30]~5_combout  & ((\Remainder[30]~4_combout  & ((\Add4~80_combout ))) # (!\Remainder[30]~4_combout  & (\A~combout [17]))))

	.clk(gnd),
	.dataa(\A~combout [17]),
	.datab(\Remainder[30]~5_combout ),
	.datac(\Add4~80_combout ),
	.datad(\Remainder[30]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector146~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector146~0 .lut_mask = "fc22";
defparam \Selector146~0 .operation_mode = "normal";
defparam \Selector146~0 .output_mode = "comb_only";
defparam \Selector146~0 .register_cascade_mode = "off";
defparam \Selector146~0 .sum_lutc_input = "datac";
defparam \Selector146~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N1
maxv_lcell \Selector146~1 (
// Equation(s):
// \Selector146~1_combout  = (\Remainder[30]~5_combout  & ((\Selector146~0_combout  & (\Add3~45_combout )) # (!\Selector146~0_combout  & ((\Add2~90_combout ))))) # (!\Remainder[30]~5_combout  & (((\Selector146~0_combout ))))

	.clk(gnd),
	.dataa(\Add3~45_combout ),
	.datab(\Remainder[30]~5_combout ),
	.datac(\Selector146~0_combout ),
	.datad(\Add2~90_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector146~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector146~1 .lut_mask = "bcb0";
defparam \Selector146~1 .operation_mode = "normal";
defparam \Selector146~1 .output_mode = "comb_only";
defparam \Selector146~1 .register_cascade_mode = "off";
defparam \Selector146~1 .sum_lutc_input = "datac";
defparam \Selector146~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N6
maxv_lcell \Remainder[17] (
// Equation(s):
// Remainder[17] = DFFEAS((\Remainder[30]~6_combout  & (((\Add0~80_combout )))) # (!\Remainder[30]~6_combout  & (\Remainder[1]~0_combout  & ((\Selector146~1_combout )))), GLOBAL(\clk~combout ), VCC, , \Remainder[8]~7_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\Remainder[1]~0_combout ),
	.datab(\Add0~80_combout ),
	.datac(\Remainder[30]~6_combout ),
	.datad(\Selector146~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Remainder[8]~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Remainder[17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Remainder[17] .lut_mask = "cac0";
defparam \Remainder[17] .operation_mode = "normal";
defparam \Remainder[17] .output_mode = "reg_only";
defparam \Remainder[17] .register_cascade_mode = "off";
defparam \Remainder[17] .sum_lutc_input = "datac";
defparam \Remainder[17] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N1
maxv_lcell \Add4~85 (
// Equation(s):
// \Add4~85_combout  = Remainder[18] $ (((((!\Add4~77  & \Add4~82 ) # (\Add4~77  & \Add4~82COUT1_498 )))))
// \Add4~87  = CARRY((!Remainder[18] & ((!\Add4~82 ))))
// \Add4~87COUT1_500  = CARRY((!Remainder[18] & ((!\Add4~82COUT1_498 ))))

	.clk(gnd),
	.dataa(Remainder[18]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~77 ),
	.cin0(\Add4~82 ),
	.cin1(\Add4~82COUT1_498 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~85_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~87 ),
	.cout1(\Add4~87COUT1_500 ));
// synopsys translate_off
defparam \Add4~85 .cin0_used = "true";
defparam \Add4~85 .cin1_used = "true";
defparam \Add4~85 .cin_used = "true";
defparam \Add4~85 .lut_mask = "5a05";
defparam \Add4~85 .operation_mode = "arithmetic";
defparam \Add4~85 .output_mode = "comb_only";
defparam \Add4~85 .register_cascade_mode = "off";
defparam \Add4~85 .sum_lutc_input = "cin";
defparam \Add4~85 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N1
maxv_lcell \Add2~95 (
// Equation(s):
// \Add2~95_combout  = Remainder[18] $ (Divisor[18] $ (((!\Add2~87  & \Add2~92 ) # (\Add2~87  & \Add2~92COUT1_498 ))))
// \Add2~97  = CARRY((Remainder[18] & ((!\Add2~92 ) # (!Divisor[18]))) # (!Remainder[18] & (!Divisor[18] & !\Add2~92 )))
// \Add2~97COUT1_500  = CARRY((Remainder[18] & ((!\Add2~92COUT1_498 ) # (!Divisor[18]))) # (!Remainder[18] & (!Divisor[18] & !\Add2~92COUT1_498 )))

	.clk(gnd),
	.dataa(Remainder[18]),
	.datab(Divisor[18]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~87 ),
	.cin0(\Add2~92 ),
	.cin1(\Add2~92COUT1_498 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~95_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~97 ),
	.cout1(\Add2~97COUT1_500 ));
// synopsys translate_off
defparam \Add2~95 .cin0_used = "true";
defparam \Add2~95 .cin1_used = "true";
defparam \Add2~95 .cin_used = "true";
defparam \Add2~95 .lut_mask = "962b";
defparam \Add2~95 .operation_mode = "arithmetic";
defparam \Add2~95 .output_mode = "comb_only";
defparam \Add2~95 .register_cascade_mode = "off";
defparam \Add2~95 .sum_lutc_input = "cin";
defparam \Add2~95 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N1
maxv_lcell \Add3~50 (
// Equation(s):
// \Add3~50_combout  = Divisor[18] $ (\Add2~95_combout  $ ((!(!\Add3~42  & \Add3~47 ) # (\Add3~42  & \Add3~47COUT1_498 ))))
// \Add3~52  = CARRY((Divisor[18] & ((\Add2~95_combout ) # (!\Add3~47 ))) # (!Divisor[18] & (\Add2~95_combout  & !\Add3~47 )))
// \Add3~52COUT1_500  = CARRY((Divisor[18] & ((\Add2~95_combout ) # (!\Add3~47COUT1_498 ))) # (!Divisor[18] & (\Add2~95_combout  & !\Add3~47COUT1_498 )))

	.clk(gnd),
	.dataa(Divisor[18]),
	.datab(\Add2~95_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add3~42 ),
	.cin0(\Add3~47 ),
	.cin1(\Add3~47COUT1_498 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add3~50_combout ),
	.regout(),
	.cout(),
	.cout0(\Add3~52 ),
	.cout1(\Add3~52COUT1_500 ));
// synopsys translate_off
defparam \Add3~50 .cin0_used = "true";
defparam \Add3~50 .cin1_used = "true";
defparam \Add3~50 .cin_used = "true";
defparam \Add3~50 .lut_mask = "698e";
defparam \Add3~50 .operation_mode = "arithmetic";
defparam \Add3~50 .output_mode = "comb_only";
defparam \Add3~50 .register_cascade_mode = "off";
defparam \Add3~50 .sum_lutc_input = "cin";
defparam \Add3~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N7
maxv_lcell \Selector145~0 (
// Equation(s):
// \Selector145~0_combout  = (\Remainder[30]~5_combout  & (((\Add2~95_combout ) # (\Remainder[30]~4_combout )))) # (!\Remainder[30]~5_combout  & (\A~combout [18] & ((!\Remainder[30]~4_combout ))))

	.clk(gnd),
	.dataa(\A~combout [18]),
	.datab(\Remainder[30]~5_combout ),
	.datac(\Add2~95_combout ),
	.datad(\Remainder[30]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector145~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector145~0 .lut_mask = "cce2";
defparam \Selector145~0 .operation_mode = "normal";
defparam \Selector145~0 .output_mode = "comb_only";
defparam \Selector145~0 .register_cascade_mode = "off";
defparam \Selector145~0 .sum_lutc_input = "datac";
defparam \Selector145~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N8
maxv_lcell \Selector145~1 (
// Equation(s):
// \Selector145~1_combout  = (\Remainder[30]~4_combout  & ((\Selector145~0_combout  & ((\Add3~50_combout ))) # (!\Selector145~0_combout  & (\Add4~85_combout )))) # (!\Remainder[30]~4_combout  & (((\Selector145~0_combout ))))

	.clk(gnd),
	.dataa(\Add4~85_combout ),
	.datab(\Remainder[30]~4_combout ),
	.datac(\Add3~50_combout ),
	.datad(\Selector145~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector145~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector145~1 .lut_mask = "f388";
defparam \Selector145~1 .operation_mode = "normal";
defparam \Selector145~1 .output_mode = "comb_only";
defparam \Selector145~1 .register_cascade_mode = "off";
defparam \Selector145~1 .sum_lutc_input = "datac";
defparam \Selector145~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N2
maxv_lcell \Remainder[18] (
// Equation(s):
// Remainder[18] = DFFEAS((\Remainder[30]~6_combout  & (((\Add0~85_combout )))) # (!\Remainder[30]~6_combout  & (\Remainder[1]~0_combout  & ((\Selector145~1_combout )))), GLOBAL(\clk~combout ), VCC, , \Remainder[8]~7_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\Remainder[1]~0_combout ),
	.datab(\Add0~85_combout ),
	.datac(\Remainder[30]~6_combout ),
	.datad(\Selector145~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Remainder[8]~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Remainder[18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Remainder[18] .lut_mask = "cac0";
defparam \Remainder[18] .operation_mode = "normal";
defparam \Remainder[18] .output_mode = "reg_only";
defparam \Remainder[18] .register_cascade_mode = "off";
defparam \Remainder[18] .sum_lutc_input = "datac";
defparam \Remainder[18] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N2
maxv_lcell \Add2~100 (
// Equation(s):
// \Add2~100_combout  = Remainder[19] $ (Divisor[19] $ ((!(!\Add2~87  & \Add2~97 ) # (\Add2~87  & \Add2~97COUT1_500 ))))
// \Add2~102  = CARRY((Remainder[19] & (Divisor[19] & !\Add2~97 )) # (!Remainder[19] & ((Divisor[19]) # (!\Add2~97 ))))
// \Add2~102COUT1_502  = CARRY((Remainder[19] & (Divisor[19] & !\Add2~97COUT1_500 )) # (!Remainder[19] & ((Divisor[19]) # (!\Add2~97COUT1_500 ))))

	.clk(gnd),
	.dataa(Remainder[19]),
	.datab(Divisor[19]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~87 ),
	.cin0(\Add2~97 ),
	.cin1(\Add2~97COUT1_500 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~100_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~102 ),
	.cout1(\Add2~102COUT1_502 ));
// synopsys translate_off
defparam \Add2~100 .cin0_used = "true";
defparam \Add2~100 .cin1_used = "true";
defparam \Add2~100 .cin_used = "true";
defparam \Add2~100 .lut_mask = "694d";
defparam \Add2~100 .operation_mode = "arithmetic";
defparam \Add2~100 .output_mode = "comb_only";
defparam \Add2~100 .register_cascade_mode = "off";
defparam \Add2~100 .sum_lutc_input = "cin";
defparam \Add2~100 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N2
maxv_lcell \Add3~55 (
// Equation(s):
// \Add3~55_combout  = Divisor[19] $ (\Add2~100_combout  $ (((!\Add3~42  & \Add3~52 ) # (\Add3~42  & \Add3~52COUT1_500 ))))
// \Add3~57  = CARRY((Divisor[19] & (!\Add2~100_combout  & !\Add3~52 )) # (!Divisor[19] & ((!\Add3~52 ) # (!\Add2~100_combout ))))
// \Add3~57COUT1_502  = CARRY((Divisor[19] & (!\Add2~100_combout  & !\Add3~52COUT1_500 )) # (!Divisor[19] & ((!\Add3~52COUT1_500 ) # (!\Add2~100_combout ))))

	.clk(gnd),
	.dataa(Divisor[19]),
	.datab(\Add2~100_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add3~42 ),
	.cin0(\Add3~52 ),
	.cin1(\Add3~52COUT1_500 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add3~55_combout ),
	.regout(),
	.cout(),
	.cout0(\Add3~57 ),
	.cout1(\Add3~57COUT1_502 ));
// synopsys translate_off
defparam \Add3~55 .cin0_used = "true";
defparam \Add3~55 .cin1_used = "true";
defparam \Add3~55 .cin_used = "true";
defparam \Add3~55 .lut_mask = "9617";
defparam \Add3~55 .operation_mode = "arithmetic";
defparam \Add3~55 .output_mode = "comb_only";
defparam \Add3~55 .register_cascade_mode = "off";
defparam \Add3~55 .sum_lutc_input = "cin";
defparam \Add3~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N2
maxv_lcell \Add4~90 (
// Equation(s):
// \Add4~90_combout  = (Remainder[19] $ ((!(!\Add4~77  & \Add4~87 ) # (\Add4~77  & \Add4~87COUT1_500 ))))
// \Add4~92  = CARRY(((Remainder[19]) # (!\Add4~87 )))
// \Add4~92COUT1_502  = CARRY(((Remainder[19]) # (!\Add4~87COUT1_500 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(Remainder[19]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~77 ),
	.cin0(\Add4~87 ),
	.cin1(\Add4~87COUT1_500 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~90_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~92 ),
	.cout1(\Add4~92COUT1_502 ));
// synopsys translate_off
defparam \Add4~90 .cin0_used = "true";
defparam \Add4~90 .cin1_used = "true";
defparam \Add4~90 .cin_used = "true";
defparam \Add4~90 .lut_mask = "c3cf";
defparam \Add4~90 .operation_mode = "arithmetic";
defparam \Add4~90 .output_mode = "comb_only";
defparam \Add4~90 .register_cascade_mode = "off";
defparam \Add4~90 .sum_lutc_input = "cin";
defparam \Add4~90 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N1
maxv_lcell \Selector144~0 (
// Equation(s):
// \Selector144~0_combout  = (\Remainder[30]~5_combout  & (((\Remainder[30]~4_combout )))) # (!\Remainder[30]~5_combout  & ((\Remainder[30]~4_combout  & (\Add4~90_combout )) # (!\Remainder[30]~4_combout  & ((\A~combout [19])))))

	.clk(gnd),
	.dataa(\Add4~90_combout ),
	.datab(\A~combout [19]),
	.datac(\Remainder[30]~5_combout ),
	.datad(\Remainder[30]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector144~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector144~0 .lut_mask = "fa0c";
defparam \Selector144~0 .operation_mode = "normal";
defparam \Selector144~0 .output_mode = "comb_only";
defparam \Selector144~0 .register_cascade_mode = "off";
defparam \Selector144~0 .sum_lutc_input = "datac";
defparam \Selector144~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N6
maxv_lcell \Selector144~1 (
// Equation(s):
// \Selector144~1_combout  = (\Remainder[30]~5_combout  & ((\Selector144~0_combout  & (\Add3~55_combout )) # (!\Selector144~0_combout  & ((\Add2~100_combout ))))) # (!\Remainder[30]~5_combout  & (((\Selector144~0_combout ))))

	.clk(gnd),
	.dataa(\Remainder[30]~5_combout ),
	.datab(\Add3~55_combout ),
	.datac(\Add2~100_combout ),
	.datad(\Selector144~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector144~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector144~1 .lut_mask = "dda0";
defparam \Selector144~1 .operation_mode = "normal";
defparam \Selector144~1 .output_mode = "comb_only";
defparam \Selector144~1 .register_cascade_mode = "off";
defparam \Selector144~1 .sum_lutc_input = "datac";
defparam \Selector144~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N7
maxv_lcell \Remainder[19] (
// Equation(s):
// Remainder[19] = DFFEAS((\Remainder[30]~6_combout  & (\Add0~90_combout )) # (!\Remainder[30]~6_combout  & (((\Remainder[1]~0_combout  & \Selector144~1_combout )))), GLOBAL(\clk~combout ), VCC, , \Remainder[8]~7_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\Add0~90_combout ),
	.datab(\Remainder[1]~0_combout ),
	.datac(\Remainder[30]~6_combout ),
	.datad(\Selector144~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Remainder[8]~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Remainder[19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Remainder[19] .lut_mask = "aca0";
defparam \Remainder[19] .operation_mode = "normal";
defparam \Remainder[19] .output_mode = "reg_only";
defparam \Remainder[19] .register_cascade_mode = "off";
defparam \Remainder[19] .sum_lutc_input = "datac";
defparam \Remainder[19] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N3
maxv_lcell \Add4~95 (
// Equation(s):
// \Add4~95_combout  = Remainder[20] $ (((((!\Add4~77  & \Add4~92 ) # (\Add4~77  & \Add4~92COUT1_502 )))))
// \Add4~97  = CARRY((!Remainder[20] & ((!\Add4~92 ))))
// \Add4~97COUT1_504  = CARRY((!Remainder[20] & ((!\Add4~92COUT1_502 ))))

	.clk(gnd),
	.dataa(Remainder[20]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~77 ),
	.cin0(\Add4~92 ),
	.cin1(\Add4~92COUT1_502 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~95_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~97 ),
	.cout1(\Add4~97COUT1_504 ));
// synopsys translate_off
defparam \Add4~95 .cin0_used = "true";
defparam \Add4~95 .cin1_used = "true";
defparam \Add4~95 .cin_used = "true";
defparam \Add4~95 .lut_mask = "5a05";
defparam \Add4~95 .operation_mode = "arithmetic";
defparam \Add4~95 .output_mode = "comb_only";
defparam \Add4~95 .register_cascade_mode = "off";
defparam \Add4~95 .sum_lutc_input = "cin";
defparam \Add4~95 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N3
maxv_lcell \Add2~105 (
// Equation(s):
// \Add2~105_combout  = Remainder[20] $ (Divisor[20] $ (((!\Add2~87  & \Add2~102 ) # (\Add2~87  & \Add2~102COUT1_502 ))))
// \Add2~107  = CARRY((Remainder[20] & ((!\Add2~102 ) # (!Divisor[20]))) # (!Remainder[20] & (!Divisor[20] & !\Add2~102 )))
// \Add2~107COUT1_504  = CARRY((Remainder[20] & ((!\Add2~102COUT1_502 ) # (!Divisor[20]))) # (!Remainder[20] & (!Divisor[20] & !\Add2~102COUT1_502 )))

	.clk(gnd),
	.dataa(Remainder[20]),
	.datab(Divisor[20]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~87 ),
	.cin0(\Add2~102 ),
	.cin1(\Add2~102COUT1_502 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~105_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~107 ),
	.cout1(\Add2~107COUT1_504 ));
// synopsys translate_off
defparam \Add2~105 .cin0_used = "true";
defparam \Add2~105 .cin1_used = "true";
defparam \Add2~105 .cin_used = "true";
defparam \Add2~105 .lut_mask = "962b";
defparam \Add2~105 .operation_mode = "arithmetic";
defparam \Add2~105 .output_mode = "comb_only";
defparam \Add2~105 .register_cascade_mode = "off";
defparam \Add2~105 .sum_lutc_input = "cin";
defparam \Add2~105 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N7
maxv_lcell \Selector143~0 (
// Equation(s):
// \Selector143~0_combout  = (\Remainder[30]~5_combout  & (((\Add2~105_combout ) # (\Remainder[30]~4_combout )))) # (!\Remainder[30]~5_combout  & (\A~combout [20] & ((!\Remainder[30]~4_combout ))))

	.clk(gnd),
	.dataa(\Remainder[30]~5_combout ),
	.datab(\A~combout [20]),
	.datac(\Add2~105_combout ),
	.datad(\Remainder[30]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector143~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector143~0 .lut_mask = "aae4";
defparam \Selector143~0 .operation_mode = "normal";
defparam \Selector143~0 .output_mode = "comb_only";
defparam \Selector143~0 .register_cascade_mode = "off";
defparam \Selector143~0 .sum_lutc_input = "datac";
defparam \Selector143~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N3
maxv_lcell \Add3~60 (
// Equation(s):
// \Add3~60_combout  = \Add2~105_combout  $ (Divisor[20] $ ((!(!\Add3~42  & \Add3~57 ) # (\Add3~42  & \Add3~57COUT1_502 ))))
// \Add3~62  = CARRY((\Add2~105_combout  & ((Divisor[20]) # (!\Add3~57 ))) # (!\Add2~105_combout  & (Divisor[20] & !\Add3~57 )))
// \Add3~62COUT1_504  = CARRY((\Add2~105_combout  & ((Divisor[20]) # (!\Add3~57COUT1_502 ))) # (!\Add2~105_combout  & (Divisor[20] & !\Add3~57COUT1_502 )))

	.clk(gnd),
	.dataa(\Add2~105_combout ),
	.datab(Divisor[20]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add3~42 ),
	.cin0(\Add3~57 ),
	.cin1(\Add3~57COUT1_502 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add3~60_combout ),
	.regout(),
	.cout(),
	.cout0(\Add3~62 ),
	.cout1(\Add3~62COUT1_504 ));
// synopsys translate_off
defparam \Add3~60 .cin0_used = "true";
defparam \Add3~60 .cin1_used = "true";
defparam \Add3~60 .cin_used = "true";
defparam \Add3~60 .lut_mask = "698e";
defparam \Add3~60 .operation_mode = "arithmetic";
defparam \Add3~60 .output_mode = "comb_only";
defparam \Add3~60 .register_cascade_mode = "off";
defparam \Add3~60 .sum_lutc_input = "cin";
defparam \Add3~60 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N9
maxv_lcell \Selector143~1 (
// Equation(s):
// \Selector143~1_combout  = (\Remainder[30]~4_combout  & ((\Selector143~0_combout  & ((\Add3~60_combout ))) # (!\Selector143~0_combout  & (\Add4~95_combout )))) # (!\Remainder[30]~4_combout  & (((\Selector143~0_combout ))))

	.clk(gnd),
	.dataa(\Add4~95_combout ),
	.datab(\Remainder[30]~4_combout ),
	.datac(\Selector143~0_combout ),
	.datad(\Add3~60_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector143~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector143~1 .lut_mask = "f838";
defparam \Selector143~1 .operation_mode = "normal";
defparam \Selector143~1 .output_mode = "comb_only";
defparam \Selector143~1 .register_cascade_mode = "off";
defparam \Selector143~1 .sum_lutc_input = "datac";
defparam \Selector143~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N2
maxv_lcell \Remainder[20] (
// Equation(s):
// Remainder[20] = DFFEAS((\Remainder[30]~6_combout  & (((\Add0~95_combout )))) # (!\Remainder[30]~6_combout  & (\Remainder[1]~0_combout  & ((\Selector143~1_combout )))), GLOBAL(\clk~combout ), VCC, , \Remainder[8]~7_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\Remainder[1]~0_combout ),
	.datab(\Remainder[30]~6_combout ),
	.datac(\Add0~95_combout ),
	.datad(\Selector143~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Remainder[8]~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Remainder[20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Remainder[20] .lut_mask = "e2c0";
defparam \Remainder[20] .operation_mode = "normal";
defparam \Remainder[20] .output_mode = "reg_only";
defparam \Remainder[20] .register_cascade_mode = "off";
defparam \Remainder[20] .sum_lutc_input = "datac";
defparam \Remainder[20] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N4
maxv_lcell \Add2~110 (
// Equation(s):
// \Add2~110_combout  = Divisor[21] $ (Remainder[21] $ ((!(!\Add2~87  & \Add2~107 ) # (\Add2~87  & \Add2~107COUT1_504 ))))
// \Add2~112  = CARRY((Divisor[21] & ((!\Add2~107COUT1_504 ) # (!Remainder[21]))) # (!Divisor[21] & (!Remainder[21] & !\Add2~107COUT1_504 )))

	.clk(gnd),
	.dataa(Divisor[21]),
	.datab(Remainder[21]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~87 ),
	.cin0(\Add2~107 ),
	.cin1(\Add2~107COUT1_504 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~110_combout ),
	.regout(),
	.cout(\Add2~112 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add2~110 .cin0_used = "true";
defparam \Add2~110 .cin1_used = "true";
defparam \Add2~110 .cin_used = "true";
defparam \Add2~110 .lut_mask = "692b";
defparam \Add2~110 .operation_mode = "arithmetic";
defparam \Add2~110 .output_mode = "comb_only";
defparam \Add2~110 .register_cascade_mode = "off";
defparam \Add2~110 .sum_lutc_input = "cin";
defparam \Add2~110 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N4
maxv_lcell \Add3~65 (
// Equation(s):
// \Add3~65_combout  = Divisor[21] $ (\Add2~110_combout  $ (((!\Add3~42  & \Add3~62 ) # (\Add3~42  & \Add3~62COUT1_504 ))))
// \Add3~67  = CARRY((Divisor[21] & (!\Add2~110_combout  & !\Add3~62COUT1_504 )) # (!Divisor[21] & ((!\Add3~62COUT1_504 ) # (!\Add2~110_combout ))))

	.clk(gnd),
	.dataa(Divisor[21]),
	.datab(\Add2~110_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add3~42 ),
	.cin0(\Add3~62 ),
	.cin1(\Add3~62COUT1_504 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add3~65_combout ),
	.regout(),
	.cout(\Add3~67 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add3~65 .cin0_used = "true";
defparam \Add3~65 .cin1_used = "true";
defparam \Add3~65 .cin_used = "true";
defparam \Add3~65 .lut_mask = "9617";
defparam \Add3~65 .operation_mode = "arithmetic";
defparam \Add3~65 .output_mode = "comb_only";
defparam \Add3~65 .register_cascade_mode = "off";
defparam \Add3~65 .sum_lutc_input = "cin";
defparam \Add3~65 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N4
maxv_lcell \Add4~100 (
// Equation(s):
// \Add4~100_combout  = (Remainder[21] $ ((!(!\Add4~77  & \Add4~97 ) # (\Add4~77  & \Add4~97COUT1_504 ))))
// \Add4~102  = CARRY(((Remainder[21]) # (!\Add4~97COUT1_504 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(Remainder[21]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~77 ),
	.cin0(\Add4~97 ),
	.cin1(\Add4~97COUT1_504 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~100_combout ),
	.regout(),
	.cout(\Add4~102 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add4~100 .cin0_used = "true";
defparam \Add4~100 .cin1_used = "true";
defparam \Add4~100 .cin_used = "true";
defparam \Add4~100 .lut_mask = "c3cf";
defparam \Add4~100 .operation_mode = "arithmetic";
defparam \Add4~100 .output_mode = "comb_only";
defparam \Add4~100 .register_cascade_mode = "off";
defparam \Add4~100 .sum_lutc_input = "cin";
defparam \Add4~100 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N8
maxv_lcell \Selector142~0 (
// Equation(s):
// \Selector142~0_combout  = (\Remainder[30]~4_combout  & ((\Add4~100_combout ) # ((\Remainder[30]~5_combout )))) # (!\Remainder[30]~4_combout  & (((!\Remainder[30]~5_combout  & \A~combout [21]))))

	.clk(gnd),
	.dataa(\Add4~100_combout ),
	.datab(\Remainder[30]~4_combout ),
	.datac(\Remainder[30]~5_combout ),
	.datad(\A~combout [21]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector142~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector142~0 .lut_mask = "cbc8";
defparam \Selector142~0 .operation_mode = "normal";
defparam \Selector142~0 .output_mode = "comb_only";
defparam \Selector142~0 .register_cascade_mode = "off";
defparam \Selector142~0 .sum_lutc_input = "datac";
defparam \Selector142~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N9
maxv_lcell \Selector142~1 (
// Equation(s):
// \Selector142~1_combout  = (\Remainder[30]~5_combout  & ((\Selector142~0_combout  & (\Add3~65_combout )) # (!\Selector142~0_combout  & ((\Add2~110_combout ))))) # (!\Remainder[30]~5_combout  & (((\Selector142~0_combout ))))

	.clk(gnd),
	.dataa(\Add3~65_combout ),
	.datab(\Add2~110_combout ),
	.datac(\Remainder[30]~5_combout ),
	.datad(\Selector142~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector142~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector142~1 .lut_mask = "afc0";
defparam \Selector142~1 .operation_mode = "normal";
defparam \Selector142~1 .output_mode = "comb_only";
defparam \Selector142~1 .register_cascade_mode = "off";
defparam \Selector142~1 .sum_lutc_input = "datac";
defparam \Selector142~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N0
maxv_lcell \Remainder[21] (
// Equation(s):
// Remainder[21] = DFFEAS((\Remainder[30]~6_combout  & (\Add0~100_combout )) # (!\Remainder[30]~6_combout  & (((\Selector142~1_combout  & \Remainder[1]~0_combout )))), GLOBAL(\clk~combout ), VCC, , \Remainder[8]~7_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\Remainder[30]~6_combout ),
	.datab(\Add0~100_combout ),
	.datac(\Selector142~1_combout ),
	.datad(\Remainder[1]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Remainder[8]~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Remainder[21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Remainder[21] .lut_mask = "d888";
defparam \Remainder[21] .operation_mode = "normal";
defparam \Remainder[21] .output_mode = "reg_only";
defparam \Remainder[21] .register_cascade_mode = "off";
defparam \Remainder[21] .sum_lutc_input = "datac";
defparam \Remainder[21] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N5
maxv_lcell \Add4~105 (
// Equation(s):
// \Add4~105_combout  = Remainder[22] $ ((((\Add4~102 ))))
// \Add4~107  = CARRY((!Remainder[22] & ((!\Add4~102 ))))
// \Add4~107COUT1_506  = CARRY((!Remainder[22] & ((!\Add4~102 ))))

	.clk(gnd),
	.dataa(Remainder[22]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~102 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~105_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~107 ),
	.cout1(\Add4~107COUT1_506 ));
// synopsys translate_off
defparam \Add4~105 .cin_used = "true";
defparam \Add4~105 .lut_mask = "5a05";
defparam \Add4~105 .operation_mode = "arithmetic";
defparam \Add4~105 .output_mode = "comb_only";
defparam \Add4~105 .register_cascade_mode = "off";
defparam \Add4~105 .sum_lutc_input = "cin";
defparam \Add4~105 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N5
maxv_lcell \Add2~115 (
// Equation(s):
// \Add2~115_combout  = Divisor[22] $ (Remainder[22] $ ((\Add2~112 )))
// \Add2~117  = CARRY((Divisor[22] & (Remainder[22] & !\Add2~112 )) # (!Divisor[22] & ((Remainder[22]) # (!\Add2~112 ))))
// \Add2~117COUT1_506  = CARRY((Divisor[22] & (Remainder[22] & !\Add2~112 )) # (!Divisor[22] & ((Remainder[22]) # (!\Add2~112 ))))

	.clk(gnd),
	.dataa(Divisor[22]),
	.datab(Remainder[22]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~112 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~115_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~117 ),
	.cout1(\Add2~117COUT1_506 ));
// synopsys translate_off
defparam \Add2~115 .cin_used = "true";
defparam \Add2~115 .lut_mask = "964d";
defparam \Add2~115 .operation_mode = "arithmetic";
defparam \Add2~115 .output_mode = "comb_only";
defparam \Add2~115 .register_cascade_mode = "off";
defparam \Add2~115 .sum_lutc_input = "cin";
defparam \Add2~115 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N5
maxv_lcell \Add3~70 (
// Equation(s):
// \Add3~70_combout  = \Add2~115_combout  $ (Divisor[22] $ ((!\Add3~67 )))
// \Add3~72  = CARRY((\Add2~115_combout  & ((Divisor[22]) # (!\Add3~67 ))) # (!\Add2~115_combout  & (Divisor[22] & !\Add3~67 )))
// \Add3~72COUT1_506  = CARRY((\Add2~115_combout  & ((Divisor[22]) # (!\Add3~67 ))) # (!\Add2~115_combout  & (Divisor[22] & !\Add3~67 )))

	.clk(gnd),
	.dataa(\Add2~115_combout ),
	.datab(Divisor[22]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add3~67 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add3~70_combout ),
	.regout(),
	.cout(),
	.cout0(\Add3~72 ),
	.cout1(\Add3~72COUT1_506 ));
// synopsys translate_off
defparam \Add3~70 .cin_used = "true";
defparam \Add3~70 .lut_mask = "698e";
defparam \Add3~70 .operation_mode = "arithmetic";
defparam \Add3~70 .output_mode = "comb_only";
defparam \Add3~70 .register_cascade_mode = "off";
defparam \Add3~70 .sum_lutc_input = "cin";
defparam \Add3~70 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N8
maxv_lcell \Selector141~0 (
// Equation(s):
// \Selector141~0_combout  = (\Remainder[30]~5_combout  & ((\Add2~115_combout ) # ((\Remainder[30]~4_combout )))) # (!\Remainder[30]~5_combout  & (((\A~combout [22] & !\Remainder[30]~4_combout ))))

	.clk(gnd),
	.dataa(\Add2~115_combout ),
	.datab(\A~combout [22]),
	.datac(\Remainder[30]~5_combout ),
	.datad(\Remainder[30]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector141~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector141~0 .lut_mask = "f0ac";
defparam \Selector141~0 .operation_mode = "normal";
defparam \Selector141~0 .output_mode = "comb_only";
defparam \Selector141~0 .register_cascade_mode = "off";
defparam \Selector141~0 .sum_lutc_input = "datac";
defparam \Selector141~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N5
maxv_lcell \Selector141~1 (
// Equation(s):
// \Selector141~1_combout  = (\Remainder[30]~4_combout  & ((\Selector141~0_combout  & ((\Add3~70_combout ))) # (!\Selector141~0_combout  & (\Add4~105_combout )))) # (!\Remainder[30]~4_combout  & (((\Selector141~0_combout ))))

	.clk(gnd),
	.dataa(\Add4~105_combout ),
	.datab(\Remainder[30]~4_combout ),
	.datac(\Add3~70_combout ),
	.datad(\Selector141~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector141~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector141~1 .lut_mask = "f388";
defparam \Selector141~1 .operation_mode = "normal";
defparam \Selector141~1 .output_mode = "comb_only";
defparam \Selector141~1 .register_cascade_mode = "off";
defparam \Selector141~1 .sum_lutc_input = "datac";
defparam \Selector141~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N6
maxv_lcell \Remainder[22] (
// Equation(s):
// Remainder[22] = DFFEAS((\Remainder[30]~6_combout  & (((\Add0~105_combout )))) # (!\Remainder[30]~6_combout  & (\Remainder[1]~0_combout  & ((\Selector141~1_combout )))), GLOBAL(\clk~combout ), VCC, , \Remainder[8]~7_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\Remainder[1]~0_combout ),
	.datab(\Remainder[30]~6_combout ),
	.datac(\Add0~105_combout ),
	.datad(\Selector141~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Remainder[8]~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Remainder[22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Remainder[22] .lut_mask = "e2c0";
defparam \Remainder[22] .operation_mode = "normal";
defparam \Remainder[22] .output_mode = "reg_only";
defparam \Remainder[22] .register_cascade_mode = "off";
defparam \Remainder[22] .sum_lutc_input = "datac";
defparam \Remainder[22] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N6
maxv_lcell \Add4~110 (
// Equation(s):
// \Add4~110_combout  = (Remainder[23] $ ((!(!\Add4~102  & \Add4~107 ) # (\Add4~102  & \Add4~107COUT1_506 ))))
// \Add4~112  = CARRY(((Remainder[23]) # (!\Add4~107 )))
// \Add4~112COUT1_508  = CARRY(((Remainder[23]) # (!\Add4~107COUT1_506 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(Remainder[23]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~102 ),
	.cin0(\Add4~107 ),
	.cin1(\Add4~107COUT1_506 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~110_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~112 ),
	.cout1(\Add4~112COUT1_508 ));
// synopsys translate_off
defparam \Add4~110 .cin0_used = "true";
defparam \Add4~110 .cin1_used = "true";
defparam \Add4~110 .cin_used = "true";
defparam \Add4~110 .lut_mask = "c3cf";
defparam \Add4~110 .operation_mode = "arithmetic";
defparam \Add4~110 .output_mode = "comb_only";
defparam \Add4~110 .register_cascade_mode = "off";
defparam \Add4~110 .sum_lutc_input = "cin";
defparam \Add4~110 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N7
maxv_lcell \Selector140~0 (
// Equation(s):
// \Selector140~0_combout  = (\Remainder[30]~5_combout  & (((\Remainder[30]~4_combout )))) # (!\Remainder[30]~5_combout  & ((\Remainder[30]~4_combout  & (\Add4~110_combout )) # (!\Remainder[30]~4_combout  & ((\A~combout [23])))))

	.clk(gnd),
	.dataa(\Remainder[30]~5_combout ),
	.datab(\Add4~110_combout ),
	.datac(\A~combout [23]),
	.datad(\Remainder[30]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector140~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector140~0 .lut_mask = "ee50";
defparam \Selector140~0 .operation_mode = "normal";
defparam \Selector140~0 .output_mode = "comb_only";
defparam \Selector140~0 .register_cascade_mode = "off";
defparam \Selector140~0 .sum_lutc_input = "datac";
defparam \Selector140~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N6
maxv_lcell \Add2~120 (
// Equation(s):
// \Add2~120_combout  = Divisor[23] $ (Remainder[23] $ ((!(!\Add2~112  & \Add2~117 ) # (\Add2~112  & \Add2~117COUT1_506 ))))
// \Add2~122  = CARRY((Divisor[23] & ((!\Add2~117 ) # (!Remainder[23]))) # (!Divisor[23] & (!Remainder[23] & !\Add2~117 )))
// \Add2~122COUT1_508  = CARRY((Divisor[23] & ((!\Add2~117COUT1_506 ) # (!Remainder[23]))) # (!Divisor[23] & (!Remainder[23] & !\Add2~117COUT1_506 )))

	.clk(gnd),
	.dataa(Divisor[23]),
	.datab(Remainder[23]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~112 ),
	.cin0(\Add2~117 ),
	.cin1(\Add2~117COUT1_506 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~120_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~122 ),
	.cout1(\Add2~122COUT1_508 ));
// synopsys translate_off
defparam \Add2~120 .cin0_used = "true";
defparam \Add2~120 .cin1_used = "true";
defparam \Add2~120 .cin_used = "true";
defparam \Add2~120 .lut_mask = "692b";
defparam \Add2~120 .operation_mode = "arithmetic";
defparam \Add2~120 .output_mode = "comb_only";
defparam \Add2~120 .register_cascade_mode = "off";
defparam \Add2~120 .sum_lutc_input = "cin";
defparam \Add2~120 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N6
maxv_lcell \Add3~75 (
// Equation(s):
// \Add3~75_combout  = Divisor[23] $ (\Add2~120_combout  $ (((!\Add3~67  & \Add3~72 ) # (\Add3~67  & \Add3~72COUT1_506 ))))
// \Add3~77  = CARRY((Divisor[23] & (!\Add2~120_combout  & !\Add3~72 )) # (!Divisor[23] & ((!\Add3~72 ) # (!\Add2~120_combout ))))
// \Add3~77COUT1_508  = CARRY((Divisor[23] & (!\Add2~120_combout  & !\Add3~72COUT1_506 )) # (!Divisor[23] & ((!\Add3~72COUT1_506 ) # (!\Add2~120_combout ))))

	.clk(gnd),
	.dataa(Divisor[23]),
	.datab(\Add2~120_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add3~67 ),
	.cin0(\Add3~72 ),
	.cin1(\Add3~72COUT1_506 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add3~75_combout ),
	.regout(),
	.cout(),
	.cout0(\Add3~77 ),
	.cout1(\Add3~77COUT1_508 ));
// synopsys translate_off
defparam \Add3~75 .cin0_used = "true";
defparam \Add3~75 .cin1_used = "true";
defparam \Add3~75 .cin_used = "true";
defparam \Add3~75 .lut_mask = "9617";
defparam \Add3~75 .operation_mode = "arithmetic";
defparam \Add3~75 .output_mode = "comb_only";
defparam \Add3~75 .register_cascade_mode = "off";
defparam \Add3~75 .sum_lutc_input = "cin";
defparam \Add3~75 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N8
maxv_lcell \Selector140~1 (
// Equation(s):
// \Selector140~1_combout  = (\Remainder[30]~5_combout  & ((\Selector140~0_combout  & (\Add3~75_combout )) # (!\Selector140~0_combout  & ((\Add2~120_combout ))))) # (!\Remainder[30]~5_combout  & (\Selector140~0_combout ))

	.clk(gnd),
	.dataa(\Remainder[30]~5_combout ),
	.datab(\Selector140~0_combout ),
	.datac(\Add3~75_combout ),
	.datad(\Add2~120_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector140~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector140~1 .lut_mask = "e6c4";
defparam \Selector140~1 .operation_mode = "normal";
defparam \Selector140~1 .output_mode = "comb_only";
defparam \Selector140~1 .register_cascade_mode = "off";
defparam \Selector140~1 .sum_lutc_input = "datac";
defparam \Selector140~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N6
maxv_lcell \Remainder[23] (
// Equation(s):
// Remainder[23] = DFFEAS((\Remainder[30]~6_combout  & (\Add0~110_combout )) # (!\Remainder[30]~6_combout  & (((\Remainder[1]~0_combout  & \Selector140~1_combout )))), GLOBAL(\clk~combout ), VCC, , \Remainder[8]~7_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\Add0~110_combout ),
	.datab(\Remainder[1]~0_combout ),
	.datac(\Remainder[30]~6_combout ),
	.datad(\Selector140~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Remainder[8]~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Remainder[23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Remainder[23] .lut_mask = "aca0";
defparam \Remainder[23] .operation_mode = "normal";
defparam \Remainder[23] .output_mode = "reg_only";
defparam \Remainder[23] .register_cascade_mode = "off";
defparam \Remainder[23] .sum_lutc_input = "datac";
defparam \Remainder[23] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N7
maxv_lcell \Add4~115 (
// Equation(s):
// \Add4~115_combout  = Remainder[24] $ (((((!\Add4~102  & \Add4~112 ) # (\Add4~102  & \Add4~112COUT1_508 )))))
// \Add4~117  = CARRY((!Remainder[24] & ((!\Add4~112 ))))
// \Add4~117COUT1_510  = CARRY((!Remainder[24] & ((!\Add4~112COUT1_508 ))))

	.clk(gnd),
	.dataa(Remainder[24]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~102 ),
	.cin0(\Add4~112 ),
	.cin1(\Add4~112COUT1_508 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~115_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~117 ),
	.cout1(\Add4~117COUT1_510 ));
// synopsys translate_off
defparam \Add4~115 .cin0_used = "true";
defparam \Add4~115 .cin1_used = "true";
defparam \Add4~115 .cin_used = "true";
defparam \Add4~115 .lut_mask = "5a05";
defparam \Add4~115 .operation_mode = "arithmetic";
defparam \Add4~115 .output_mode = "comb_only";
defparam \Add4~115 .register_cascade_mode = "off";
defparam \Add4~115 .sum_lutc_input = "cin";
defparam \Add4~115 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N7
maxv_lcell \Add2~125 (
// Equation(s):
// \Add2~125_combout  = Divisor[24] $ (Remainder[24] $ (((!\Add2~112  & \Add2~122 ) # (\Add2~112  & \Add2~122COUT1_508 ))))
// \Add2~127  = CARRY((Divisor[24] & (Remainder[24] & !\Add2~122 )) # (!Divisor[24] & ((Remainder[24]) # (!\Add2~122 ))))
// \Add2~127COUT1_510  = CARRY((Divisor[24] & (Remainder[24] & !\Add2~122COUT1_508 )) # (!Divisor[24] & ((Remainder[24]) # (!\Add2~122COUT1_508 ))))

	.clk(gnd),
	.dataa(Divisor[24]),
	.datab(Remainder[24]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~112 ),
	.cin0(\Add2~122 ),
	.cin1(\Add2~122COUT1_508 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~125_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~127 ),
	.cout1(\Add2~127COUT1_510 ));
// synopsys translate_off
defparam \Add2~125 .cin0_used = "true";
defparam \Add2~125 .cin1_used = "true";
defparam \Add2~125 .cin_used = "true";
defparam \Add2~125 .lut_mask = "964d";
defparam \Add2~125 .operation_mode = "arithmetic";
defparam \Add2~125 .output_mode = "comb_only";
defparam \Add2~125 .register_cascade_mode = "off";
defparam \Add2~125 .sum_lutc_input = "cin";
defparam \Add2~125 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N7
maxv_lcell \Add3~80 (
// Equation(s):
// \Add3~80_combout  = \Add2~125_combout  $ (Divisor[24] $ ((!(!\Add3~67  & \Add3~77 ) # (\Add3~67  & \Add3~77COUT1_508 ))))
// \Add3~82  = CARRY((\Add2~125_combout  & ((Divisor[24]) # (!\Add3~77 ))) # (!\Add2~125_combout  & (Divisor[24] & !\Add3~77 )))
// \Add3~82COUT1_510  = CARRY((\Add2~125_combout  & ((Divisor[24]) # (!\Add3~77COUT1_508 ))) # (!\Add2~125_combout  & (Divisor[24] & !\Add3~77COUT1_508 )))

	.clk(gnd),
	.dataa(\Add2~125_combout ),
	.datab(Divisor[24]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add3~67 ),
	.cin0(\Add3~77 ),
	.cin1(\Add3~77COUT1_508 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add3~80_combout ),
	.regout(),
	.cout(),
	.cout0(\Add3~82 ),
	.cout1(\Add3~82COUT1_510 ));
// synopsys translate_off
defparam \Add3~80 .cin0_used = "true";
defparam \Add3~80 .cin1_used = "true";
defparam \Add3~80 .cin_used = "true";
defparam \Add3~80 .lut_mask = "698e";
defparam \Add3~80 .operation_mode = "arithmetic";
defparam \Add3~80 .output_mode = "comb_only";
defparam \Add3~80 .register_cascade_mode = "off";
defparam \Add3~80 .sum_lutc_input = "cin";
defparam \Add3~80 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N9
maxv_lcell \Selector139~0 (
// Equation(s):
// \Selector139~0_combout  = (\Remainder[30]~5_combout  & ((\Add2~125_combout ) # ((\Remainder[30]~4_combout )))) # (!\Remainder[30]~5_combout  & (((\A~combout [24] & !\Remainder[30]~4_combout ))))

	.clk(gnd),
	.dataa(\Remainder[30]~5_combout ),
	.datab(\Add2~125_combout ),
	.datac(\A~combout [24]),
	.datad(\Remainder[30]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector139~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector139~0 .lut_mask = "aad8";
defparam \Selector139~0 .operation_mode = "normal";
defparam \Selector139~0 .output_mode = "comb_only";
defparam \Selector139~0 .register_cascade_mode = "off";
defparam \Selector139~0 .sum_lutc_input = "datac";
defparam \Selector139~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N4
maxv_lcell \Selector139~1 (
// Equation(s):
// \Selector139~1_combout  = (\Remainder[30]~4_combout  & ((\Selector139~0_combout  & ((\Add3~80_combout ))) # (!\Selector139~0_combout  & (\Add4~115_combout )))) # (!\Remainder[30]~4_combout  & (((\Selector139~0_combout ))))

	.clk(gnd),
	.dataa(\Add4~115_combout ),
	.datab(\Add3~80_combout ),
	.datac(\Remainder[30]~4_combout ),
	.datad(\Selector139~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector139~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector139~1 .lut_mask = "cfa0";
defparam \Selector139~1 .operation_mode = "normal";
defparam \Selector139~1 .output_mode = "comb_only";
defparam \Selector139~1 .register_cascade_mode = "off";
defparam \Selector139~1 .sum_lutc_input = "datac";
defparam \Selector139~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N3
maxv_lcell \Remainder[24] (
// Equation(s):
// Remainder[24] = DFFEAS((\Remainder[30]~6_combout  & (\Add0~115_combout )) # (!\Remainder[30]~6_combout  & (((\Remainder[1]~0_combout  & \Selector139~1_combout )))), GLOBAL(\clk~combout ), VCC, , \Remainder[8]~7_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\Add0~115_combout ),
	.datab(\Remainder[1]~0_combout ),
	.datac(\Remainder[30]~6_combout ),
	.datad(\Selector139~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Remainder[8]~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Remainder[24]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Remainder[24] .lut_mask = "aca0";
defparam \Remainder[24] .operation_mode = "normal";
defparam \Remainder[24] .output_mode = "reg_only";
defparam \Remainder[24] .register_cascade_mode = "off";
defparam \Remainder[24] .sum_lutc_input = "datac";
defparam \Remainder[24] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N8
maxv_lcell \Add4~120 (
// Equation(s):
// \Add4~120_combout  = Remainder[25] $ ((((!(!\Add4~102  & \Add4~117 ) # (\Add4~102  & \Add4~117COUT1_510 )))))
// \Add4~122  = CARRY((Remainder[25]) # ((!\Add4~117 )))
// \Add4~122COUT1_512  = CARRY((Remainder[25]) # ((!\Add4~117COUT1_510 )))

	.clk(gnd),
	.dataa(Remainder[25]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~102 ),
	.cin0(\Add4~117 ),
	.cin1(\Add4~117COUT1_510 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~120_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~122 ),
	.cout1(\Add4~122COUT1_512 ));
// synopsys translate_off
defparam \Add4~120 .cin0_used = "true";
defparam \Add4~120 .cin1_used = "true";
defparam \Add4~120 .cin_used = "true";
defparam \Add4~120 .lut_mask = "a5af";
defparam \Add4~120 .operation_mode = "arithmetic";
defparam \Add4~120 .output_mode = "comb_only";
defparam \Add4~120 .register_cascade_mode = "off";
defparam \Add4~120 .sum_lutc_input = "cin";
defparam \Add4~120 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N2
maxv_lcell \Selector138~0 (
// Equation(s):
// \Selector138~0_combout  = (\Remainder[30]~5_combout  & (((\Remainder[30]~4_combout )))) # (!\Remainder[30]~5_combout  & ((\Remainder[30]~4_combout  & ((\Add4~120_combout ))) # (!\Remainder[30]~4_combout  & (\A~combout [25]))))

	.clk(gnd),
	.dataa(\Remainder[30]~5_combout ),
	.datab(\A~combout [25]),
	.datac(\Add4~120_combout ),
	.datad(\Remainder[30]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector138~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector138~0 .lut_mask = "fa44";
defparam \Selector138~0 .operation_mode = "normal";
defparam \Selector138~0 .output_mode = "comb_only";
defparam \Selector138~0 .register_cascade_mode = "off";
defparam \Selector138~0 .sum_lutc_input = "datac";
defparam \Selector138~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N8
maxv_lcell \Add2~130 (
// Equation(s):
// \Add2~130_combout  = Remainder[25] $ (Divisor[25] $ ((!(!\Add2~112  & \Add2~127 ) # (\Add2~112  & \Add2~127COUT1_510 ))))
// \Add2~132  = CARRY((Remainder[25] & (Divisor[25] & !\Add2~127 )) # (!Remainder[25] & ((Divisor[25]) # (!\Add2~127 ))))
// \Add2~132COUT1_512  = CARRY((Remainder[25] & (Divisor[25] & !\Add2~127COUT1_510 )) # (!Remainder[25] & ((Divisor[25]) # (!\Add2~127COUT1_510 ))))

	.clk(gnd),
	.dataa(Remainder[25]),
	.datab(Divisor[25]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~112 ),
	.cin0(\Add2~127 ),
	.cin1(\Add2~127COUT1_510 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~130_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~132 ),
	.cout1(\Add2~132COUT1_512 ));
// synopsys translate_off
defparam \Add2~130 .cin0_used = "true";
defparam \Add2~130 .cin1_used = "true";
defparam \Add2~130 .cin_used = "true";
defparam \Add2~130 .lut_mask = "694d";
defparam \Add2~130 .operation_mode = "arithmetic";
defparam \Add2~130 .output_mode = "comb_only";
defparam \Add2~130 .register_cascade_mode = "off";
defparam \Add2~130 .sum_lutc_input = "cin";
defparam \Add2~130 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N8
maxv_lcell \Add3~85 (
// Equation(s):
// \Add3~85_combout  = Divisor[25] $ (\Add2~130_combout  $ (((!\Add3~67  & \Add3~82 ) # (\Add3~67  & \Add3~82COUT1_510 ))))
// \Add3~87  = CARRY((Divisor[25] & (!\Add2~130_combout  & !\Add3~82 )) # (!Divisor[25] & ((!\Add3~82 ) # (!\Add2~130_combout ))))
// \Add3~87COUT1_512  = CARRY((Divisor[25] & (!\Add2~130_combout  & !\Add3~82COUT1_510 )) # (!Divisor[25] & ((!\Add3~82COUT1_510 ) # (!\Add2~130_combout ))))

	.clk(gnd),
	.dataa(Divisor[25]),
	.datab(\Add2~130_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add3~67 ),
	.cin0(\Add3~82 ),
	.cin1(\Add3~82COUT1_510 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add3~85_combout ),
	.regout(),
	.cout(),
	.cout0(\Add3~87 ),
	.cout1(\Add3~87COUT1_512 ));
// synopsys translate_off
defparam \Add3~85 .cin0_used = "true";
defparam \Add3~85 .cin1_used = "true";
defparam \Add3~85 .cin_used = "true";
defparam \Add3~85 .lut_mask = "9617";
defparam \Add3~85 .operation_mode = "arithmetic";
defparam \Add3~85 .output_mode = "comb_only";
defparam \Add3~85 .register_cascade_mode = "off";
defparam \Add3~85 .sum_lutc_input = "cin";
defparam \Add3~85 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N0
maxv_lcell \Selector138~1 (
// Equation(s):
// \Selector138~1_combout  = (\Remainder[30]~5_combout  & ((\Selector138~0_combout  & ((\Add3~85_combout ))) # (!\Selector138~0_combout  & (\Add2~130_combout )))) # (!\Remainder[30]~5_combout  & (\Selector138~0_combout ))

	.clk(gnd),
	.dataa(\Remainder[30]~5_combout ),
	.datab(\Selector138~0_combout ),
	.datac(\Add2~130_combout ),
	.datad(\Add3~85_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector138~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector138~1 .lut_mask = "ec64";
defparam \Selector138~1 .operation_mode = "normal";
defparam \Selector138~1 .output_mode = "comb_only";
defparam \Selector138~1 .register_cascade_mode = "off";
defparam \Selector138~1 .sum_lutc_input = "datac";
defparam \Selector138~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N1
maxv_lcell \Remainder[25] (
// Equation(s):
// Remainder[25] = DFFEAS((\Remainder[30]~6_combout  & (((\Add0~120_combout )))) # (!\Remainder[30]~6_combout  & (\Remainder[1]~0_combout  & ((\Selector138~1_combout )))), GLOBAL(\clk~combout ), VCC, , \Remainder[8]~7_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\Remainder[1]~0_combout ),
	.datab(\Remainder[30]~6_combout ),
	.datac(\Add0~120_combout ),
	.datad(\Selector138~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Remainder[8]~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Remainder[25]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Remainder[25] .lut_mask = "e2c0";
defparam \Remainder[25] .operation_mode = "normal";
defparam \Remainder[25] .output_mode = "reg_only";
defparam \Remainder[25] .register_cascade_mode = "off";
defparam \Remainder[25] .sum_lutc_input = "datac";
defparam \Remainder[25] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y9_N9
maxv_lcell \Add4~125 (
// Equation(s):
// \Add4~125_combout  = Remainder[26] $ (((((!\Add4~102  & \Add4~122 ) # (\Add4~102  & \Add4~122COUT1_512 )))))
// \Add4~127  = CARRY((!Remainder[26] & ((!\Add4~122COUT1_512 ))))

	.clk(gnd),
	.dataa(Remainder[26]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~102 ),
	.cin0(\Add4~122 ),
	.cin1(\Add4~122COUT1_512 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~125_combout ),
	.regout(),
	.cout(\Add4~127 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add4~125 .cin0_used = "true";
defparam \Add4~125 .cin1_used = "true";
defparam \Add4~125 .cin_used = "true";
defparam \Add4~125 .lut_mask = "5a05";
defparam \Add4~125 .operation_mode = "arithmetic";
defparam \Add4~125 .output_mode = "comb_only";
defparam \Add4~125 .register_cascade_mode = "off";
defparam \Add4~125 .sum_lutc_input = "cin";
defparam \Add4~125 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N9
maxv_lcell \Add2~135 (
// Equation(s):
// \Add2~135_combout  = Remainder[26] $ (Divisor[26] $ (((!\Add2~112  & \Add2~132 ) # (\Add2~112  & \Add2~132COUT1_512 ))))
// \Add2~137  = CARRY((Remainder[26] & ((!\Add2~132COUT1_512 ) # (!Divisor[26]))) # (!Remainder[26] & (!Divisor[26] & !\Add2~132COUT1_512 )))

	.clk(gnd),
	.dataa(Remainder[26]),
	.datab(Divisor[26]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~112 ),
	.cin0(\Add2~132 ),
	.cin1(\Add2~132COUT1_512 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~135_combout ),
	.regout(),
	.cout(\Add2~137 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add2~135 .cin0_used = "true";
defparam \Add2~135 .cin1_used = "true";
defparam \Add2~135 .cin_used = "true";
defparam \Add2~135 .lut_mask = "962b";
defparam \Add2~135 .operation_mode = "arithmetic";
defparam \Add2~135 .output_mode = "comb_only";
defparam \Add2~135 .register_cascade_mode = "off";
defparam \Add2~135 .sum_lutc_input = "cin";
defparam \Add2~135 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N0
maxv_lcell \Selector137~0 (
// Equation(s):
// \Selector137~0_combout  = (\Remainder[30]~5_combout  & (((\Add2~135_combout ) # (\Remainder[30]~4_combout )))) # (!\Remainder[30]~5_combout  & (\A~combout [26] & ((!\Remainder[30]~4_combout ))))

	.clk(gnd),
	.dataa(\A~combout [26]),
	.datab(\Remainder[30]~5_combout ),
	.datac(\Add2~135_combout ),
	.datad(\Remainder[30]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector137~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector137~0 .lut_mask = "cce2";
defparam \Selector137~0 .operation_mode = "normal";
defparam \Selector137~0 .output_mode = "comb_only";
defparam \Selector137~0 .register_cascade_mode = "off";
defparam \Selector137~0 .sum_lutc_input = "datac";
defparam \Selector137~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N9
maxv_lcell \Add3~90 (
// Equation(s):
// \Add3~90_combout  = \Add2~135_combout  $ (Divisor[26] $ ((!(!\Add3~67  & \Add3~87 ) # (\Add3~67  & \Add3~87COUT1_512 ))))
// \Add3~92  = CARRY((\Add2~135_combout  & ((Divisor[26]) # (!\Add3~87COUT1_512 ))) # (!\Add2~135_combout  & (Divisor[26] & !\Add3~87COUT1_512 )))

	.clk(gnd),
	.dataa(\Add2~135_combout ),
	.datab(Divisor[26]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add3~67 ),
	.cin0(\Add3~87 ),
	.cin1(\Add3~87COUT1_512 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add3~90_combout ),
	.regout(),
	.cout(\Add3~92 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add3~90 .cin0_used = "true";
defparam \Add3~90 .cin1_used = "true";
defparam \Add3~90 .cin_used = "true";
defparam \Add3~90 .lut_mask = "698e";
defparam \Add3~90 .operation_mode = "arithmetic";
defparam \Add3~90 .output_mode = "comb_only";
defparam \Add3~90 .register_cascade_mode = "off";
defparam \Add3~90 .sum_lutc_input = "cin";
defparam \Add3~90 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N6
maxv_lcell \Selector137~1 (
// Equation(s):
// \Selector137~1_combout  = (\Remainder[30]~4_combout  & ((\Selector137~0_combout  & ((\Add3~90_combout ))) # (!\Selector137~0_combout  & (\Add4~125_combout )))) # (!\Remainder[30]~4_combout  & (((\Selector137~0_combout ))))

	.clk(gnd),
	.dataa(\Add4~125_combout ),
	.datab(\Remainder[30]~4_combout ),
	.datac(\Selector137~0_combout ),
	.datad(\Add3~90_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector137~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector137~1 .lut_mask = "f838";
defparam \Selector137~1 .operation_mode = "normal";
defparam \Selector137~1 .output_mode = "comb_only";
defparam \Selector137~1 .register_cascade_mode = "off";
defparam \Selector137~1 .sum_lutc_input = "datac";
defparam \Selector137~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N7
maxv_lcell \Remainder[26] (
// Equation(s):
// Remainder[26] = DFFEAS((\Remainder[30]~6_combout  & (\Add0~125_combout )) # (!\Remainder[30]~6_combout  & (((\Remainder[1]~0_combout  & \Selector137~1_combout )))), GLOBAL(\clk~combout ), VCC, , \Remainder[8]~7_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\Add0~125_combout ),
	.datab(\Remainder[1]~0_combout ),
	.datac(\Remainder[30]~6_combout ),
	.datad(\Selector137~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Remainder[8]~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Remainder[26]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Remainder[26] .lut_mask = "aca0";
defparam \Remainder[26] .operation_mode = "normal";
defparam \Remainder[26] .output_mode = "reg_only";
defparam \Remainder[26] .register_cascade_mode = "off";
defparam \Remainder[26] .sum_lutc_input = "datac";
defparam \Remainder[26] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N0
maxv_lcell \Add2~140 (
// Equation(s):
// \Add2~140_combout  = Divisor[27] $ (Remainder[27] $ ((!\Add2~137 )))
// \Add2~142  = CARRY((Divisor[27] & ((!\Add2~137 ) # (!Remainder[27]))) # (!Divisor[27] & (!Remainder[27] & !\Add2~137 )))
// \Add2~142COUT1_514  = CARRY((Divisor[27] & ((!\Add2~137 ) # (!Remainder[27]))) # (!Divisor[27] & (!Remainder[27] & !\Add2~137 )))

	.clk(gnd),
	.dataa(Divisor[27]),
	.datab(Remainder[27]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~137 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~140_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~142 ),
	.cout1(\Add2~142COUT1_514 ));
// synopsys translate_off
defparam \Add2~140 .cin_used = "true";
defparam \Add2~140 .lut_mask = "692b";
defparam \Add2~140 .operation_mode = "arithmetic";
defparam \Add2~140 .output_mode = "comb_only";
defparam \Add2~140 .register_cascade_mode = "off";
defparam \Add2~140 .sum_lutc_input = "cin";
defparam \Add2~140 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N0
maxv_lcell \Add4~130 (
// Equation(s):
// \Add4~130_combout  = Remainder[27] $ ((((!\Add4~127 ))))
// \Add4~132  = CARRY((Remainder[27]) # ((!\Add4~127 )))
// \Add4~132COUT1_514  = CARRY((Remainder[27]) # ((!\Add4~127 )))

	.clk(gnd),
	.dataa(Remainder[27]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~127 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~130_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~132 ),
	.cout1(\Add4~132COUT1_514 ));
// synopsys translate_off
defparam \Add4~130 .cin_used = "true";
defparam \Add4~130 .lut_mask = "a5af";
defparam \Add4~130 .operation_mode = "arithmetic";
defparam \Add4~130 .output_mode = "comb_only";
defparam \Add4~130 .register_cascade_mode = "off";
defparam \Add4~130 .sum_lutc_input = "cin";
defparam \Add4~130 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y8_N9
maxv_lcell \Selector136~0 (
// Equation(s):
// \Selector136~0_combout  = (\Remainder[30]~5_combout  & (((\Remainder[30]~4_combout )))) # (!\Remainder[30]~5_combout  & ((\Remainder[30]~4_combout  & ((\Add4~130_combout ))) # (!\Remainder[30]~4_combout  & (\A~combout [27]))))

	.clk(gnd),
	.dataa(\A~combout [27]),
	.datab(\Remainder[30]~5_combout ),
	.datac(\Add4~130_combout ),
	.datad(\Remainder[30]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector136~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector136~0 .lut_mask = "fc22";
defparam \Selector136~0 .operation_mode = "normal";
defparam \Selector136~0 .output_mode = "comb_only";
defparam \Selector136~0 .register_cascade_mode = "off";
defparam \Selector136~0 .sum_lutc_input = "datac";
defparam \Selector136~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N0
maxv_lcell \Add3~95 (
// Equation(s):
// \Add3~95_combout  = \Add2~140_combout  $ (Divisor[27] $ ((\Add3~92 )))
// \Add3~97  = CARRY((\Add2~140_combout  & (!Divisor[27] & !\Add3~92 )) # (!\Add2~140_combout  & ((!\Add3~92 ) # (!Divisor[27]))))
// \Add3~97COUT1_514  = CARRY((\Add2~140_combout  & (!Divisor[27] & !\Add3~92 )) # (!\Add2~140_combout  & ((!\Add3~92 ) # (!Divisor[27]))))

	.clk(gnd),
	.dataa(\Add2~140_combout ),
	.datab(Divisor[27]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add3~92 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add3~95_combout ),
	.regout(),
	.cout(),
	.cout0(\Add3~97 ),
	.cout1(\Add3~97COUT1_514 ));
// synopsys translate_off
defparam \Add3~95 .cin_used = "true";
defparam \Add3~95 .lut_mask = "9617";
defparam \Add3~95 .operation_mode = "arithmetic";
defparam \Add3~95 .output_mode = "comb_only";
defparam \Add3~95 .register_cascade_mode = "off";
defparam \Add3~95 .sum_lutc_input = "cin";
defparam \Add3~95 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N1
maxv_lcell \Selector136~1 (
// Equation(s):
// \Selector136~1_combout  = (\Remainder[30]~5_combout  & ((\Selector136~0_combout  & ((\Add3~95_combout ))) # (!\Selector136~0_combout  & (\Add2~140_combout )))) # (!\Remainder[30]~5_combout  & (((\Selector136~0_combout ))))

	.clk(gnd),
	.dataa(\Add2~140_combout ),
	.datab(\Remainder[30]~5_combout ),
	.datac(\Selector136~0_combout ),
	.datad(\Add3~95_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector136~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector136~1 .lut_mask = "f838";
defparam \Selector136~1 .operation_mode = "normal";
defparam \Selector136~1 .output_mode = "comb_only";
defparam \Selector136~1 .register_cascade_mode = "off";
defparam \Selector136~1 .sum_lutc_input = "datac";
defparam \Selector136~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N8
maxv_lcell \Remainder[27] (
// Equation(s):
// Remainder[27] = DFFEAS((\Remainder[30]~6_combout  & (\Add0~130_combout )) # (!\Remainder[30]~6_combout  & (((\Remainder[1]~0_combout  & \Selector136~1_combout )))), GLOBAL(\clk~combout ), VCC, , \Remainder[8]~7_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\Add0~130_combout ),
	.datab(\Remainder[1]~0_combout ),
	.datac(\Remainder[30]~6_combout ),
	.datad(\Selector136~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Remainder[8]~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Remainder[27]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Remainder[27] .lut_mask = "aca0";
defparam \Remainder[27] .operation_mode = "normal";
defparam \Remainder[27] .output_mode = "reg_only";
defparam \Remainder[27] .register_cascade_mode = "off";
defparam \Remainder[27] .sum_lutc_input = "datac";
defparam \Remainder[27] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N1
maxv_lcell \Add4~135 (
// Equation(s):
// \Add4~135_combout  = Remainder[28] $ (((((!\Add4~127  & \Add4~132 ) # (\Add4~127  & \Add4~132COUT1_514 )))))
// \Add4~137  = CARRY((!Remainder[28] & ((!\Add4~132 ))))
// \Add4~137COUT1_516  = CARRY((!Remainder[28] & ((!\Add4~132COUT1_514 ))))

	.clk(gnd),
	.dataa(Remainder[28]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~127 ),
	.cin0(\Add4~132 ),
	.cin1(\Add4~132COUT1_514 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~135_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~137 ),
	.cout1(\Add4~137COUT1_516 ));
// synopsys translate_off
defparam \Add4~135 .cin0_used = "true";
defparam \Add4~135 .cin1_used = "true";
defparam \Add4~135 .cin_used = "true";
defparam \Add4~135 .lut_mask = "5a05";
defparam \Add4~135 .operation_mode = "arithmetic";
defparam \Add4~135 .output_mode = "comb_only";
defparam \Add4~135 .register_cascade_mode = "off";
defparam \Add4~135 .sum_lutc_input = "cin";
defparam \Add4~135 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N1
maxv_lcell \Add2~145 (
// Equation(s):
// \Add2~145_combout  = Divisor[28] $ (Remainder[28] $ (((!\Add2~137  & \Add2~142 ) # (\Add2~137  & \Add2~142COUT1_514 ))))
// \Add2~147  = CARRY((Divisor[28] & (Remainder[28] & !\Add2~142 )) # (!Divisor[28] & ((Remainder[28]) # (!\Add2~142 ))))
// \Add2~147COUT1_516  = CARRY((Divisor[28] & (Remainder[28] & !\Add2~142COUT1_514 )) # (!Divisor[28] & ((Remainder[28]) # (!\Add2~142COUT1_514 ))))

	.clk(gnd),
	.dataa(Divisor[28]),
	.datab(Remainder[28]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~137 ),
	.cin0(\Add2~142 ),
	.cin1(\Add2~142COUT1_514 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~145_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~147 ),
	.cout1(\Add2~147COUT1_516 ));
// synopsys translate_off
defparam \Add2~145 .cin0_used = "true";
defparam \Add2~145 .cin1_used = "true";
defparam \Add2~145 .cin_used = "true";
defparam \Add2~145 .lut_mask = "964d";
defparam \Add2~145 .operation_mode = "arithmetic";
defparam \Add2~145 .output_mode = "comb_only";
defparam \Add2~145 .register_cascade_mode = "off";
defparam \Add2~145 .sum_lutc_input = "cin";
defparam \Add2~145 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N1
maxv_lcell \Add3~100 (
// Equation(s):
// \Add3~100_combout  = Divisor[28] $ (\Add2~145_combout  $ ((!(!\Add3~92  & \Add3~97 ) # (\Add3~92  & \Add3~97COUT1_514 ))))
// \Add3~102  = CARRY((Divisor[28] & ((\Add2~145_combout ) # (!\Add3~97 ))) # (!Divisor[28] & (\Add2~145_combout  & !\Add3~97 )))
// \Add3~102COUT1_516  = CARRY((Divisor[28] & ((\Add2~145_combout ) # (!\Add3~97COUT1_514 ))) # (!Divisor[28] & (\Add2~145_combout  & !\Add3~97COUT1_514 )))

	.clk(gnd),
	.dataa(Divisor[28]),
	.datab(\Add2~145_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add3~92 ),
	.cin0(\Add3~97 ),
	.cin1(\Add3~97COUT1_514 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add3~100_combout ),
	.regout(),
	.cout(),
	.cout0(\Add3~102 ),
	.cout1(\Add3~102COUT1_516 ));
// synopsys translate_off
defparam \Add3~100 .cin0_used = "true";
defparam \Add3~100 .cin1_used = "true";
defparam \Add3~100 .cin_used = "true";
defparam \Add3~100 .lut_mask = "698e";
defparam \Add3~100 .operation_mode = "arithmetic";
defparam \Add3~100 .output_mode = "comb_only";
defparam \Add3~100 .register_cascade_mode = "off";
defparam \Add3~100 .sum_lutc_input = "cin";
defparam \Add3~100 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N9
maxv_lcell \Selector135~0 (
// Equation(s):
// \Selector135~0_combout  = (\Remainder[30]~5_combout  & ((\Add2~145_combout ) # ((\Remainder[30]~4_combout )))) # (!\Remainder[30]~5_combout  & (((\A~combout [28] & !\Remainder[30]~4_combout ))))

	.clk(gnd),
	.dataa(\Add2~145_combout ),
	.datab(\Remainder[30]~5_combout ),
	.datac(\A~combout [28]),
	.datad(\Remainder[30]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector135~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector135~0 .lut_mask = "ccb8";
defparam \Selector135~0 .operation_mode = "normal";
defparam \Selector135~0 .output_mode = "comb_only";
defparam \Selector135~0 .register_cascade_mode = "off";
defparam \Selector135~0 .sum_lutc_input = "datac";
defparam \Selector135~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N4
maxv_lcell \Selector135~1 (
// Equation(s):
// \Selector135~1_combout  = (\Remainder[30]~4_combout  & ((\Selector135~0_combout  & ((\Add3~100_combout ))) # (!\Selector135~0_combout  & (\Add4~135_combout )))) # (!\Remainder[30]~4_combout  & (((\Selector135~0_combout ))))

	.clk(gnd),
	.dataa(\Add4~135_combout ),
	.datab(\Remainder[30]~4_combout ),
	.datac(\Add3~100_combout ),
	.datad(\Selector135~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector135~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector135~1 .lut_mask = "f388";
defparam \Selector135~1 .operation_mode = "normal";
defparam \Selector135~1 .output_mode = "comb_only";
defparam \Selector135~1 .register_cascade_mode = "off";
defparam \Selector135~1 .sum_lutc_input = "datac";
defparam \Selector135~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N5
maxv_lcell \Remainder[28] (
// Equation(s):
// Remainder[28] = DFFEAS((\Remainder[30]~6_combout  & (\Add0~135_combout )) # (!\Remainder[30]~6_combout  & (((\Remainder[1]~0_combout  & \Selector135~1_combout )))), GLOBAL(\clk~combout ), VCC, , \Remainder[8]~7_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\Add0~135_combout ),
	.datab(\Remainder[1]~0_combout ),
	.datac(\Remainder[30]~6_combout ),
	.datad(\Selector135~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Remainder[8]~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Remainder[28]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Remainder[28] .lut_mask = "aca0";
defparam \Remainder[28] .operation_mode = "normal";
defparam \Remainder[28] .output_mode = "reg_only";
defparam \Remainder[28] .register_cascade_mode = "off";
defparam \Remainder[28] .sum_lutc_input = "datac";
defparam \Remainder[28] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N2
maxv_lcell \Add2~150 (
// Equation(s):
// \Add2~150_combout  = Divisor[29] $ (Remainder[29] $ ((!(!\Add2~137  & \Add2~147 ) # (\Add2~137  & \Add2~147COUT1_516 ))))
// \Add2~152  = CARRY((Divisor[29] & ((!\Add2~147 ) # (!Remainder[29]))) # (!Divisor[29] & (!Remainder[29] & !\Add2~147 )))
// \Add2~152COUT1_518  = CARRY((Divisor[29] & ((!\Add2~147COUT1_516 ) # (!Remainder[29]))) # (!Divisor[29] & (!Remainder[29] & !\Add2~147COUT1_516 )))

	.clk(gnd),
	.dataa(Divisor[29]),
	.datab(Remainder[29]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~137 ),
	.cin0(\Add2~147 ),
	.cin1(\Add2~147COUT1_516 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~150_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~152 ),
	.cout1(\Add2~152COUT1_518 ));
// synopsys translate_off
defparam \Add2~150 .cin0_used = "true";
defparam \Add2~150 .cin1_used = "true";
defparam \Add2~150 .cin_used = "true";
defparam \Add2~150 .lut_mask = "692b";
defparam \Add2~150 .operation_mode = "arithmetic";
defparam \Add2~150 .output_mode = "comb_only";
defparam \Add2~150 .register_cascade_mode = "off";
defparam \Add2~150 .sum_lutc_input = "cin";
defparam \Add2~150 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N2
maxv_lcell \Add4~140 (
// Equation(s):
// \Add4~140_combout  = (Remainder[29] $ ((!(!\Add4~127  & \Add4~137 ) # (\Add4~127  & \Add4~137COUT1_516 ))))
// \Add4~142  = CARRY(((Remainder[29]) # (!\Add4~137 )))
// \Add4~142COUT1_518  = CARRY(((Remainder[29]) # (!\Add4~137COUT1_516 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(Remainder[29]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~127 ),
	.cin0(\Add4~137 ),
	.cin1(\Add4~137COUT1_516 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~140_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~142 ),
	.cout1(\Add4~142COUT1_518 ));
// synopsys translate_off
defparam \Add4~140 .cin0_used = "true";
defparam \Add4~140 .cin1_used = "true";
defparam \Add4~140 .cin_used = "true";
defparam \Add4~140 .lut_mask = "c3cf";
defparam \Add4~140 .operation_mode = "arithmetic";
defparam \Add4~140 .output_mode = "comb_only";
defparam \Add4~140 .register_cascade_mode = "off";
defparam \Add4~140 .sum_lutc_input = "cin";
defparam \Add4~140 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N0
maxv_lcell \Selector134~0 (
// Equation(s):
// \Selector134~0_combout  = (\Remainder[30]~5_combout  & (((\Remainder[30]~4_combout )))) # (!\Remainder[30]~5_combout  & ((\Remainder[30]~4_combout  & ((\Add4~140_combout ))) # (!\Remainder[30]~4_combout  & (\A~combout [29]))))

	.clk(gnd),
	.dataa(\Remainder[30]~5_combout ),
	.datab(\A~combout [29]),
	.datac(\Remainder[30]~4_combout ),
	.datad(\Add4~140_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector134~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector134~0 .lut_mask = "f4a4";
defparam \Selector134~0 .operation_mode = "normal";
defparam \Selector134~0 .output_mode = "comb_only";
defparam \Selector134~0 .register_cascade_mode = "off";
defparam \Selector134~0 .sum_lutc_input = "datac";
defparam \Selector134~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N2
maxv_lcell \Add3~105 (
// Equation(s):
// \Add3~105_combout  = \Add2~150_combout  $ (Divisor[29] $ (((!\Add3~92  & \Add3~102 ) # (\Add3~92  & \Add3~102COUT1_516 ))))
// \Add3~107  = CARRY((\Add2~150_combout  & (!Divisor[29] & !\Add3~102 )) # (!\Add2~150_combout  & ((!\Add3~102 ) # (!Divisor[29]))))
// \Add3~107COUT1_518  = CARRY((\Add2~150_combout  & (!Divisor[29] & !\Add3~102COUT1_516 )) # (!\Add2~150_combout  & ((!\Add3~102COUT1_516 ) # (!Divisor[29]))))

	.clk(gnd),
	.dataa(\Add2~150_combout ),
	.datab(Divisor[29]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add3~92 ),
	.cin0(\Add3~102 ),
	.cin1(\Add3~102COUT1_516 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add3~105_combout ),
	.regout(),
	.cout(),
	.cout0(\Add3~107 ),
	.cout1(\Add3~107COUT1_518 ));
// synopsys translate_off
defparam \Add3~105 .cin0_used = "true";
defparam \Add3~105 .cin1_used = "true";
defparam \Add3~105 .cin_used = "true";
defparam \Add3~105 .lut_mask = "9617";
defparam \Add3~105 .operation_mode = "arithmetic";
defparam \Add3~105 .output_mode = "comb_only";
defparam \Add3~105 .register_cascade_mode = "off";
defparam \Add3~105 .sum_lutc_input = "cin";
defparam \Add3~105 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N1
maxv_lcell \Selector134~1 (
// Equation(s):
// \Selector134~1_combout  = (\Remainder[30]~5_combout  & ((\Selector134~0_combout  & ((\Add3~105_combout ))) # (!\Selector134~0_combout  & (\Add2~150_combout )))) # (!\Remainder[30]~5_combout  & (((\Selector134~0_combout ))))

	.clk(gnd),
	.dataa(\Remainder[30]~5_combout ),
	.datab(\Add2~150_combout ),
	.datac(\Selector134~0_combout ),
	.datad(\Add3~105_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector134~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector134~1 .lut_mask = "f858";
defparam \Selector134~1 .operation_mode = "normal";
defparam \Selector134~1 .output_mode = "comb_only";
defparam \Selector134~1 .register_cascade_mode = "off";
defparam \Selector134~1 .sum_lutc_input = "datac";
defparam \Selector134~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N2
maxv_lcell \Remainder[29] (
// Equation(s):
// Remainder[29] = DFFEAS((\Remainder[30]~6_combout  & (\Add0~140_combout )) # (!\Remainder[30]~6_combout  & (((\Remainder[1]~0_combout  & \Selector134~1_combout )))), GLOBAL(\clk~combout ), VCC, , \Remainder[8]~7_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\Add0~140_combout ),
	.datab(\Remainder[30]~6_combout ),
	.datac(\Remainder[1]~0_combout ),
	.datad(\Selector134~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Remainder[8]~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Remainder[29]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Remainder[29] .lut_mask = "b888";
defparam \Remainder[29] .operation_mode = "normal";
defparam \Remainder[29] .output_mode = "reg_only";
defparam \Remainder[29] .register_cascade_mode = "off";
defparam \Remainder[29] .sum_lutc_input = "datac";
defparam \Remainder[29] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N3
maxv_lcell \Add4~145 (
// Equation(s):
// \Add4~145_combout  = (Remainder[30] $ (((!\Add4~127  & \Add4~142 ) # (\Add4~127  & \Add4~142COUT1_518 ))))
// \Add4~147  = CARRY(((!Remainder[30] & !\Add4~142 )))
// \Add4~147COUT1_520  = CARRY(((!Remainder[30] & !\Add4~142COUT1_518 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(Remainder[30]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~127 ),
	.cin0(\Add4~142 ),
	.cin1(\Add4~142COUT1_518 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~145_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~147 ),
	.cout1(\Add4~147COUT1_520 ));
// synopsys translate_off
defparam \Add4~145 .cin0_used = "true";
defparam \Add4~145 .cin1_used = "true";
defparam \Add4~145 .cin_used = "true";
defparam \Add4~145 .lut_mask = "3c03";
defparam \Add4~145 .operation_mode = "arithmetic";
defparam \Add4~145 .output_mode = "comb_only";
defparam \Add4~145 .register_cascade_mode = "off";
defparam \Add4~145 .sum_lutc_input = "cin";
defparam \Add4~145 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N3
maxv_lcell \Add2~155 (
// Equation(s):
// \Add2~155_combout  = Divisor[30] $ (Remainder[30] $ (((!\Add2~137  & \Add2~152 ) # (\Add2~137  & \Add2~152COUT1_518 ))))
// \Add2~157  = CARRY((Divisor[30] & (Remainder[30] & !\Add2~152 )) # (!Divisor[30] & ((Remainder[30]) # (!\Add2~152 ))))
// \Add2~157COUT1_520  = CARRY((Divisor[30] & (Remainder[30] & !\Add2~152COUT1_518 )) # (!Divisor[30] & ((Remainder[30]) # (!\Add2~152COUT1_518 ))))

	.clk(gnd),
	.dataa(Divisor[30]),
	.datab(Remainder[30]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~137 ),
	.cin0(\Add2~152 ),
	.cin1(\Add2~152COUT1_518 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~155_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~157 ),
	.cout1(\Add2~157COUT1_520 ));
// synopsys translate_off
defparam \Add2~155 .cin0_used = "true";
defparam \Add2~155 .cin1_used = "true";
defparam \Add2~155 .cin_used = "true";
defparam \Add2~155 .lut_mask = "964d";
defparam \Add2~155 .operation_mode = "arithmetic";
defparam \Add2~155 .output_mode = "comb_only";
defparam \Add2~155 .register_cascade_mode = "off";
defparam \Add2~155 .sum_lutc_input = "cin";
defparam \Add2~155 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N4
maxv_lcell \Selector133~0 (
// Equation(s):
// \Selector133~0_combout  = (\Remainder[30]~5_combout  & ((\Remainder[30]~4_combout ) # ((\Add2~155_combout )))) # (!\Remainder[30]~5_combout  & (!\Remainder[30]~4_combout  & (\A~combout [30])))

	.clk(gnd),
	.dataa(\Remainder[30]~5_combout ),
	.datab(\Remainder[30]~4_combout ),
	.datac(\A~combout [30]),
	.datad(\Add2~155_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector133~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector133~0 .lut_mask = "ba98";
defparam \Selector133~0 .operation_mode = "normal";
defparam \Selector133~0 .output_mode = "comb_only";
defparam \Selector133~0 .register_cascade_mode = "off";
defparam \Selector133~0 .sum_lutc_input = "datac";
defparam \Selector133~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N3
maxv_lcell \Add3~110 (
// Equation(s):
// \Add3~110_combout  = Divisor[30] $ (\Add2~155_combout  $ ((!(!\Add3~92  & \Add3~107 ) # (\Add3~92  & \Add3~107COUT1_518 ))))
// \Add3~112  = CARRY((Divisor[30] & ((\Add2~155_combout ) # (!\Add3~107 ))) # (!Divisor[30] & (\Add2~155_combout  & !\Add3~107 )))
// \Add3~112COUT1_520  = CARRY((Divisor[30] & ((\Add2~155_combout ) # (!\Add3~107COUT1_518 ))) # (!Divisor[30] & (\Add2~155_combout  & !\Add3~107COUT1_518 )))

	.clk(gnd),
	.dataa(Divisor[30]),
	.datab(\Add2~155_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add3~92 ),
	.cin0(\Add3~107 ),
	.cin1(\Add3~107COUT1_518 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add3~110_combout ),
	.regout(),
	.cout(),
	.cout0(\Add3~112 ),
	.cout1(\Add3~112COUT1_520 ));
// synopsys translate_off
defparam \Add3~110 .cin0_used = "true";
defparam \Add3~110 .cin1_used = "true";
defparam \Add3~110 .cin_used = "true";
defparam \Add3~110 .lut_mask = "698e";
defparam \Add3~110 .operation_mode = "arithmetic";
defparam \Add3~110 .output_mode = "comb_only";
defparam \Add3~110 .register_cascade_mode = "off";
defparam \Add3~110 .sum_lutc_input = "cin";
defparam \Add3~110 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N5
maxv_lcell \Selector133~1 (
// Equation(s):
// \Selector133~1_combout  = (\Remainder[30]~4_combout  & ((\Selector133~0_combout  & ((\Add3~110_combout ))) # (!\Selector133~0_combout  & (\Add4~145_combout )))) # (!\Remainder[30]~4_combout  & (((\Selector133~0_combout ))))

	.clk(gnd),
	.dataa(\Add4~145_combout ),
	.datab(\Remainder[30]~4_combout ),
	.datac(\Selector133~0_combout ),
	.datad(\Add3~110_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector133~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector133~1 .lut_mask = "f838";
defparam \Selector133~1 .operation_mode = "normal";
defparam \Selector133~1 .output_mode = "comb_only";
defparam \Selector133~1 .register_cascade_mode = "off";
defparam \Selector133~1 .sum_lutc_input = "datac";
defparam \Selector133~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N6
maxv_lcell \Remainder[30] (
// Equation(s):
// Remainder[30] = DFFEAS((\Remainder[30]~6_combout  & (\Add0~145_combout )) # (!\Remainder[30]~6_combout  & (((\Remainder[1]~0_combout  & \Selector133~1_combout )))), GLOBAL(\clk~combout ), VCC, , \Remainder[8]~7_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\Add0~145_combout ),
	.datab(\Remainder[30]~6_combout ),
	.datac(\Remainder[1]~0_combout ),
	.datad(\Selector133~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Remainder[8]~7_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Remainder[30]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Remainder[30] .lut_mask = "b888";
defparam \Remainder[30] .operation_mode = "normal";
defparam \Remainder[30] .output_mode = "reg_only";
defparam \Remainder[30] .register_cascade_mode = "off";
defparam \Remainder[30] .sum_lutc_input = "datac";
defparam \Remainder[30] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N4
maxv_lcell \Add4~150 (
// Equation(s):
// \Add4~150_combout  = (Remainder[31] $ ((!(!\Add4~127  & \Add4~147 ) # (\Add4~127  & \Add4~147COUT1_520 ))))
// \Add4~152  = CARRY(((Remainder[31]) # (!\Add4~147COUT1_520 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(Remainder[31]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~127 ),
	.cin0(\Add4~147 ),
	.cin1(\Add4~147COUT1_520 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~150_combout ),
	.regout(),
	.cout(\Add4~152 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add4~150 .cin0_used = "true";
defparam \Add4~150 .cin1_used = "true";
defparam \Add4~150 .cin_used = "true";
defparam \Add4~150 .lut_mask = "c3cf";
defparam \Add4~150 .operation_mode = "arithmetic";
defparam \Add4~150 .output_mode = "comb_only";
defparam \Add4~150 .register_cascade_mode = "off";
defparam \Add4~150 .sum_lutc_input = "cin";
defparam \Add4~150 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N4
maxv_lcell \Selector132~2 (
// Equation(s):
// \Selector132~2_combout  = (\negativeA~regout  & (((\Add4~150_combout )))) # (!\negativeA~regout  & (((Remainder[31]))))

	.clk(gnd),
	.dataa(\negativeA~regout ),
	.datab(vcc),
	.datac(Remainder[31]),
	.datad(\Add4~150_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector132~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector132~2 .lut_mask = "fa50";
defparam \Selector132~2 .operation_mode = "normal";
defparam \Selector132~2 .output_mode = "comb_only";
defparam \Selector132~2 .register_cascade_mode = "off";
defparam \Selector132~2 .sum_lutc_input = "datac";
defparam \Selector132~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N4
maxv_lcell \Add2~160 (
// Equation(s):
// \Add2~160_combout  = Remainder[31] $ (Divisor[31] $ ((!(!\Add2~137  & \Add2~157 ) # (\Add2~137  & \Add2~157COUT1_520 ))))
// \Add2~162  = CARRY((Remainder[31] & (Divisor[31] & !\Add2~157COUT1_520 )) # (!Remainder[31] & ((Divisor[31]) # (!\Add2~157COUT1_520 ))))

	.clk(gnd),
	.dataa(Remainder[31]),
	.datab(Divisor[31]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~137 ),
	.cin0(\Add2~157 ),
	.cin1(\Add2~157COUT1_520 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~160_combout ),
	.regout(),
	.cout(\Add2~162 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add2~160 .cin0_used = "true";
defparam \Add2~160 .cin1_used = "true";
defparam \Add2~160 .cin_used = "true";
defparam \Add2~160 .lut_mask = "694d";
defparam \Add2~160 .operation_mode = "arithmetic";
defparam \Add2~160 .output_mode = "comb_only";
defparam \Add2~160 .register_cascade_mode = "off";
defparam \Add2~160 .sum_lutc_input = "cin";
defparam \Add2~160 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N4
maxv_lcell \Add3~115 (
// Equation(s):
// \Add3~115_combout  = \Add2~160_combout  $ (Divisor[31] $ (((!\Add3~92  & \Add3~112 ) # (\Add3~92  & \Add3~112COUT1_520 ))))
// \Add3~117  = CARRY((\Add2~160_combout  & (!Divisor[31] & !\Add3~112COUT1_520 )) # (!\Add2~160_combout  & ((!\Add3~112COUT1_520 ) # (!Divisor[31]))))

	.clk(gnd),
	.dataa(\Add2~160_combout ),
	.datab(Divisor[31]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add3~92 ),
	.cin0(\Add3~112 ),
	.cin1(\Add3~112COUT1_520 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add3~115_combout ),
	.regout(),
	.cout(\Add3~117 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add3~115 .cin0_used = "true";
defparam \Add3~115 .cin1_used = "true";
defparam \Add3~115 .cin_used = "true";
defparam \Add3~115 .lut_mask = "9617";
defparam \Add3~115 .operation_mode = "arithmetic";
defparam \Add3~115 .output_mode = "comb_only";
defparam \Add3~115 .register_cascade_mode = "off";
defparam \Add3~115 .sum_lutc_input = "cin";
defparam \Add3~115 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N5
maxv_lcell \Selector132~1 (
// Equation(s):
// \Selector132~1_combout  = ((\Add2~5_combout  & (\Add2~160_combout )) # (!\Add2~5_combout  & ((\Add3~115_combout ))))

	.clk(gnd),
	.dataa(\Add2~160_combout ),
	.datab(vcc),
	.datac(\Add3~115_combout ),
	.datad(\Add2~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector132~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector132~1 .lut_mask = "aaf0";
defparam \Selector132~1 .operation_mode = "normal";
defparam \Selector132~1 .output_mode = "comb_only";
defparam \Selector132~1 .register_cascade_mode = "off";
defparam \Selector132~1 .sum_lutc_input = "datac";
defparam \Selector132~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N6
maxv_lcell \Selector132~3 (
// Equation(s):
// \Selector132~3_combout  = (\state.DIV~regout  & ((\LessThan0~3_combout  & ((\Selector132~1_combout ))) # (!\LessThan0~3_combout  & (\Selector132~2_combout ))))

	.clk(gnd),
	.dataa(\LessThan0~3_combout ),
	.datab(\state.DIV~regout ),
	.datac(\Selector132~2_combout ),
	.datad(\Selector132~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector132~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector132~3 .lut_mask = "c840";
defparam \Selector132~3 .operation_mode = "normal";
defparam \Selector132~3 .output_mode = "comb_only";
defparam \Selector132~3 .register_cascade_mode = "off";
defparam \Selector132~3 .sum_lutc_input = "datac";
defparam \Selector132~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N7
maxv_lcell \Remainder[31] (
// Equation(s):
// Remainder[31] = DFFEAS((\Selector132~4_combout ) # ((\Selector132~3_combout ) # ((!\Selector132~0_combout  & Remainder[31]))), GLOBAL(\clk~combout ), VCC, , !\reset~combout , , , , )

	.clk(\clk~combout ),
	.dataa(\Selector132~4_combout ),
	.datab(\Selector132~0_combout ),
	.datac(Remainder[31]),
	.datad(\Selector132~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Remainder[31]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Remainder[31] .lut_mask = "ffba";
defparam \Remainder[31] .operation_mode = "normal";
defparam \Remainder[31] .output_mode = "reg_only";
defparam \Remainder[31] .register_cascade_mode = "off";
defparam \Remainder[31] .sum_lutc_input = "datac";
defparam \Remainder[31] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y9_N5
maxv_lcell \Add4~315 (
// Equation(s):
// \Add4~315_combout  = Remainder[32] $ ((((\Add4~152 ))))
// \Add4~317  = CARRY((!Remainder[32] & ((!\Add4~152 ))))
// \Add4~317COUT1_522  = CARRY((!Remainder[32] & ((!\Add4~152 ))))

	.clk(gnd),
	.dataa(Remainder[32]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~152 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~315_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~317 ),
	.cout1(\Add4~317COUT1_522 ));
// synopsys translate_off
defparam \Add4~315 .cin_used = "true";
defparam \Add4~315 .lut_mask = "5a05";
defparam \Add4~315 .operation_mode = "arithmetic";
defparam \Add4~315 .output_mode = "comb_only";
defparam \Add4~315 .register_cascade_mode = "off";
defparam \Add4~315 .sum_lutc_input = "cin";
defparam \Add4~315 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N5
maxv_lcell \Add2~315 (
// Equation(s):
// \Add2~315_combout  = Divisor[32] $ (Remainder[32] $ ((\Add2~162 )))
// \Add2~317  = CARRY((Divisor[32] & (Remainder[32] & !\Add2~162 )) # (!Divisor[32] & ((Remainder[32]) # (!\Add2~162 ))))
// \Add2~317COUT1_522  = CARRY((Divisor[32] & (Remainder[32] & !\Add2~162 )) # (!Divisor[32] & ((Remainder[32]) # (!\Add2~162 ))))

	.clk(gnd),
	.dataa(Divisor[32]),
	.datab(Remainder[32]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~162 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~315_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~317 ),
	.cout1(\Add2~317COUT1_522 ));
// synopsys translate_off
defparam \Add2~315 .cin_used = "true";
defparam \Add2~315 .lut_mask = "964d";
defparam \Add2~315 .operation_mode = "arithmetic";
defparam \Add2~315 .output_mode = "comb_only";
defparam \Add2~315 .register_cascade_mode = "off";
defparam \Add2~315 .sum_lutc_input = "cin";
defparam \Add2~315 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N5
maxv_lcell \Add3~315 (
// Equation(s):
// \Add3~315_combout  = \Add2~315_combout  $ (Divisor[32] $ ((!\Add3~117 )))
// \Add3~317  = CARRY((\Add2~315_combout  & ((Divisor[32]) # (!\Add3~117 ))) # (!\Add2~315_combout  & (Divisor[32] & !\Add3~117 )))
// \Add3~317COUT1_522  = CARRY((\Add2~315_combout  & ((Divisor[32]) # (!\Add3~117 ))) # (!\Add2~315_combout  & (Divisor[32] & !\Add3~117 )))

	.clk(gnd),
	.dataa(\Add2~315_combout ),
	.datab(Divisor[32]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add3~117 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add3~315_combout ),
	.regout(),
	.cout(),
	.cout0(\Add3~317 ),
	.cout1(\Add3~317COUT1_522 ));
// synopsys translate_off
defparam \Add3~315 .cin_used = "true";
defparam \Add3~315 .lut_mask = "698e";
defparam \Add3~315 .operation_mode = "arithmetic";
defparam \Add3~315 .output_mode = "comb_only";
defparam \Add3~315 .register_cascade_mode = "off";
defparam \Add3~315 .sum_lutc_input = "cin";
defparam \Add3~315 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N7
maxv_lcell \Selector131~0 (
// Equation(s):
// \Selector131~0_combout  = ((\Add2~5_combout  & (\Add2~315_combout )) # (!\Add2~5_combout  & ((\Add3~315_combout ))))

	.clk(gnd),
	.dataa(\Add2~315_combout ),
	.datab(vcc),
	.datac(\Add2~5_combout ),
	.datad(\Add3~315_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector131~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector131~0 .lut_mask = "afa0";
defparam \Selector131~0 .operation_mode = "normal";
defparam \Selector131~0 .output_mode = "comb_only";
defparam \Selector131~0 .register_cascade_mode = "off";
defparam \Selector131~0 .sum_lutc_input = "datac";
defparam \Selector131~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N9
maxv_lcell \Remainder[62]~10 (
// Equation(s):
// \Remainder[62]~10_combout  = ((!\reset~combout  & ((\Remainder[62]~9_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\reset~combout ),
	.datac(vcc),
	.datad(\Remainder[62]~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Remainder[62]~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Remainder[62]~10 .lut_mask = "3300";
defparam \Remainder[62]~10 .operation_mode = "normal";
defparam \Remainder[62]~10 .output_mode = "comb_only";
defparam \Remainder[62]~10 .register_cascade_mode = "off";
defparam \Remainder[62]~10 .sum_lutc_input = "datac";
defparam \Remainder[62]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N0
maxv_lcell \Remainder[32] (
// Equation(s):
// Remainder[32] = DFFEAS((\LessThan0~4_combout  & ((contador[7] & (\Add4~315_combout )) # (!contador[7] & ((\Selector131~0_combout ))))) # (!\LessThan0~4_combout  & (((\Add4~315_combout )))), GLOBAL(\clk~combout ), VCC, , \Remainder[62]~10_combout , , , 
// !\state.DIV~regout , )

	.clk(\clk~combout ),
	.dataa(\LessThan0~4_combout ),
	.datab(contador[7]),
	.datac(\Add4~315_combout ),
	.datad(\Selector131~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\state.DIV~regout ),
	.sload(gnd),
	.ena(\Remainder[62]~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Remainder[32]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Remainder[32] .lut_mask = "f2d0";
defparam \Remainder[32] .operation_mode = "normal";
defparam \Remainder[32] .output_mode = "reg_only";
defparam \Remainder[32] .register_cascade_mode = "off";
defparam \Remainder[32] .sum_lutc_input = "datac";
defparam \Remainder[32] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y9_N6
maxv_lcell \Add4~310 (
// Equation(s):
// \Add4~310_combout  = (Remainder[33] $ ((!(!\Add4~152  & \Add4~317 ) # (\Add4~152  & \Add4~317COUT1_522 ))))
// \Add4~312  = CARRY(((Remainder[33]) # (!\Add4~317 )))
// \Add4~312COUT1_524  = CARRY(((Remainder[33]) # (!\Add4~317COUT1_522 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(Remainder[33]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~152 ),
	.cin0(\Add4~317 ),
	.cin1(\Add4~317COUT1_522 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~310_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~312 ),
	.cout1(\Add4~312COUT1_524 ));
// synopsys translate_off
defparam \Add4~310 .cin0_used = "true";
defparam \Add4~310 .cin1_used = "true";
defparam \Add4~310 .cin_used = "true";
defparam \Add4~310 .lut_mask = "c3cf";
defparam \Add4~310 .operation_mode = "arithmetic";
defparam \Add4~310 .output_mode = "comb_only";
defparam \Add4~310 .register_cascade_mode = "off";
defparam \Add4~310 .sum_lutc_input = "cin";
defparam \Add4~310 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N6
maxv_lcell \Add2~310 (
// Equation(s):
// \Add2~310_combout  = Divisor[33] $ (Remainder[33] $ ((!(!\Add2~162  & \Add2~317 ) # (\Add2~162  & \Add2~317COUT1_522 ))))
// \Add2~312  = CARRY((Divisor[33] & ((!\Add2~317 ) # (!Remainder[33]))) # (!Divisor[33] & (!Remainder[33] & !\Add2~317 )))
// \Add2~312COUT1_524  = CARRY((Divisor[33] & ((!\Add2~317COUT1_522 ) # (!Remainder[33]))) # (!Divisor[33] & (!Remainder[33] & !\Add2~317COUT1_522 )))

	.clk(gnd),
	.dataa(Divisor[33]),
	.datab(Remainder[33]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~162 ),
	.cin0(\Add2~317 ),
	.cin1(\Add2~317COUT1_522 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~310_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~312 ),
	.cout1(\Add2~312COUT1_524 ));
// synopsys translate_off
defparam \Add2~310 .cin0_used = "true";
defparam \Add2~310 .cin1_used = "true";
defparam \Add2~310 .cin_used = "true";
defparam \Add2~310 .lut_mask = "692b";
defparam \Add2~310 .operation_mode = "arithmetic";
defparam \Add2~310 .output_mode = "comb_only";
defparam \Add2~310 .register_cascade_mode = "off";
defparam \Add2~310 .sum_lutc_input = "cin";
defparam \Add2~310 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N6
maxv_lcell \Add3~310 (
// Equation(s):
// \Add3~310_combout  = Divisor[33] $ (\Add2~310_combout  $ (((!\Add3~117  & \Add3~317 ) # (\Add3~117  & \Add3~317COUT1_522 ))))
// \Add3~312  = CARRY((Divisor[33] & (!\Add2~310_combout  & !\Add3~317 )) # (!Divisor[33] & ((!\Add3~317 ) # (!\Add2~310_combout ))))
// \Add3~312COUT1_524  = CARRY((Divisor[33] & (!\Add2~310_combout  & !\Add3~317COUT1_522 )) # (!Divisor[33] & ((!\Add3~317COUT1_522 ) # (!\Add2~310_combout ))))

	.clk(gnd),
	.dataa(Divisor[33]),
	.datab(\Add2~310_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add3~117 ),
	.cin0(\Add3~317 ),
	.cin1(\Add3~317COUT1_522 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add3~310_combout ),
	.regout(),
	.cout(),
	.cout0(\Add3~312 ),
	.cout1(\Add3~312COUT1_524 ));
// synopsys translate_off
defparam \Add3~310 .cin0_used = "true";
defparam \Add3~310 .cin1_used = "true";
defparam \Add3~310 .cin_used = "true";
defparam \Add3~310 .lut_mask = "9617";
defparam \Add3~310 .operation_mode = "arithmetic";
defparam \Add3~310 .output_mode = "comb_only";
defparam \Add3~310 .register_cascade_mode = "off";
defparam \Add3~310 .sum_lutc_input = "cin";
defparam \Add3~310 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N0
maxv_lcell \Selector130~0 (
// Equation(s):
// \Selector130~0_combout  = ((\Add2~5_combout  & (\Add2~310_combout )) # (!\Add2~5_combout  & ((\Add3~310_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add2~5_combout ),
	.datac(\Add2~310_combout ),
	.datad(\Add3~310_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector130~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector130~0 .lut_mask = "f3c0";
defparam \Selector130~0 .operation_mode = "normal";
defparam \Selector130~0 .output_mode = "comb_only";
defparam \Selector130~0 .register_cascade_mode = "off";
defparam \Selector130~0 .sum_lutc_input = "datac";
defparam \Selector130~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N5
maxv_lcell \Remainder[33] (
// Equation(s):
// Remainder[33] = DFFEAS((contador[7] & (\Add4~310_combout )) # (!contador[7] & ((\LessThan0~4_combout  & ((\Selector130~0_combout ))) # (!\LessThan0~4_combout  & (\Add4~310_combout )))), GLOBAL(\clk~combout ), VCC, , \Remainder[62]~10_combout , , , 
// !\state.DIV~regout , )

	.clk(\clk~combout ),
	.dataa(contador[7]),
	.datab(\Add4~310_combout ),
	.datac(\LessThan0~4_combout ),
	.datad(\Selector130~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\state.DIV~regout ),
	.sload(gnd),
	.ena(\Remainder[62]~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Remainder[33]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Remainder[33] .lut_mask = "dc8c";
defparam \Remainder[33] .operation_mode = "normal";
defparam \Remainder[33] .output_mode = "reg_only";
defparam \Remainder[33] .register_cascade_mode = "off";
defparam \Remainder[33] .sum_lutc_input = "datac";
defparam \Remainder[33] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y9_N7
maxv_lcell \Add4~305 (
// Equation(s):
// \Add4~305_combout  = Remainder[34] $ (((((!\Add4~152  & \Add4~312 ) # (\Add4~152  & \Add4~312COUT1_524 )))))
// \Add4~307  = CARRY((!Remainder[34] & ((!\Add4~312 ))))
// \Add4~307COUT1_526  = CARRY((!Remainder[34] & ((!\Add4~312COUT1_524 ))))

	.clk(gnd),
	.dataa(Remainder[34]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~152 ),
	.cin0(\Add4~312 ),
	.cin1(\Add4~312COUT1_524 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~305_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~307 ),
	.cout1(\Add4~307COUT1_526 ));
// synopsys translate_off
defparam \Add4~305 .cin0_used = "true";
defparam \Add4~305 .cin1_used = "true";
defparam \Add4~305 .cin_used = "true";
defparam \Add4~305 .lut_mask = "5a05";
defparam \Add4~305 .operation_mode = "arithmetic";
defparam \Add4~305 .output_mode = "comb_only";
defparam \Add4~305 .register_cascade_mode = "off";
defparam \Add4~305 .sum_lutc_input = "cin";
defparam \Add4~305 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N7
maxv_lcell \Add2~305 (
// Equation(s):
// \Add2~305_combout  = Remainder[34] $ (Divisor[34] $ (((!\Add2~162  & \Add2~312 ) # (\Add2~162  & \Add2~312COUT1_524 ))))
// \Add2~307  = CARRY((Remainder[34] & ((!\Add2~312 ) # (!Divisor[34]))) # (!Remainder[34] & (!Divisor[34] & !\Add2~312 )))
// \Add2~307COUT1_526  = CARRY((Remainder[34] & ((!\Add2~312COUT1_524 ) # (!Divisor[34]))) # (!Remainder[34] & (!Divisor[34] & !\Add2~312COUT1_524 )))

	.clk(gnd),
	.dataa(Remainder[34]),
	.datab(Divisor[34]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~162 ),
	.cin0(\Add2~312 ),
	.cin1(\Add2~312COUT1_524 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~305_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~307 ),
	.cout1(\Add2~307COUT1_526 ));
// synopsys translate_off
defparam \Add2~305 .cin0_used = "true";
defparam \Add2~305 .cin1_used = "true";
defparam \Add2~305 .cin_used = "true";
defparam \Add2~305 .lut_mask = "962b";
defparam \Add2~305 .operation_mode = "arithmetic";
defparam \Add2~305 .output_mode = "comb_only";
defparam \Add2~305 .register_cascade_mode = "off";
defparam \Add2~305 .sum_lutc_input = "cin";
defparam \Add2~305 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N7
maxv_lcell \Add3~305 (
// Equation(s):
// \Add3~305_combout  = \Add2~305_combout  $ (Divisor[34] $ ((!(!\Add3~117  & \Add3~312 ) # (\Add3~117  & \Add3~312COUT1_524 ))))
// \Add3~307  = CARRY((\Add2~305_combout  & ((Divisor[34]) # (!\Add3~312 ))) # (!\Add2~305_combout  & (Divisor[34] & !\Add3~312 )))
// \Add3~307COUT1_526  = CARRY((\Add2~305_combout  & ((Divisor[34]) # (!\Add3~312COUT1_524 ))) # (!\Add2~305_combout  & (Divisor[34] & !\Add3~312COUT1_524 )))

	.clk(gnd),
	.dataa(\Add2~305_combout ),
	.datab(Divisor[34]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add3~117 ),
	.cin0(\Add3~312 ),
	.cin1(\Add3~312COUT1_524 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add3~305_combout ),
	.regout(),
	.cout(),
	.cout0(\Add3~307 ),
	.cout1(\Add3~307COUT1_526 ));
// synopsys translate_off
defparam \Add3~305 .cin0_used = "true";
defparam \Add3~305 .cin1_used = "true";
defparam \Add3~305 .cin_used = "true";
defparam \Add3~305 .lut_mask = "698e";
defparam \Add3~305 .operation_mode = "arithmetic";
defparam \Add3~305 .output_mode = "comb_only";
defparam \Add3~305 .register_cascade_mode = "off";
defparam \Add3~305 .sum_lutc_input = "cin";
defparam \Add3~305 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y10_N9
maxv_lcell \Selector129~0 (
// Equation(s):
// \Selector129~0_combout  = ((\Add2~5_combout  & (\Add2~305_combout )) # (!\Add2~5_combout  & ((\Add3~305_combout ))))

	.clk(gnd),
	.dataa(\Add2~305_combout ),
	.datab(vcc),
	.datac(\Add2~5_combout ),
	.datad(\Add3~305_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector129~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector129~0 .lut_mask = "afa0";
defparam \Selector129~0 .operation_mode = "normal";
defparam \Selector129~0 .output_mode = "comb_only";
defparam \Selector129~0 .register_cascade_mode = "off";
defparam \Selector129~0 .sum_lutc_input = "datac";
defparam \Selector129~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y10_N0
maxv_lcell \Remainder[34] (
// Equation(s):
// Remainder[34] = DFFEAS((\LessThan0~4_combout  & ((contador[7] & (\Add4~305_combout )) # (!contador[7] & ((\Selector129~0_combout ))))) # (!\LessThan0~4_combout  & (((\Add4~305_combout )))), GLOBAL(\clk~combout ), VCC, , \Remainder[62]~10_combout , , , 
// !\state.DIV~regout , )

	.clk(\clk~combout ),
	.dataa(\LessThan0~4_combout ),
	.datab(contador[7]),
	.datac(\Add4~305_combout ),
	.datad(\Selector129~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\state.DIV~regout ),
	.sload(gnd),
	.ena(\Remainder[62]~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Remainder[34]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Remainder[34] .lut_mask = "f2d0";
defparam \Remainder[34] .operation_mode = "normal";
defparam \Remainder[34] .output_mode = "reg_only";
defparam \Remainder[34] .register_cascade_mode = "off";
defparam \Remainder[34] .sum_lutc_input = "datac";
defparam \Remainder[34] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y9_N8
maxv_lcell \Add4~300 (
// Equation(s):
// \Add4~300_combout  = (Remainder[35] $ ((!(!\Add4~152  & \Add4~307 ) # (\Add4~152  & \Add4~307COUT1_526 ))))
// \Add4~302  = CARRY(((Remainder[35]) # (!\Add4~307 )))
// \Add4~302COUT1_528  = CARRY(((Remainder[35]) # (!\Add4~307COUT1_526 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(Remainder[35]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~152 ),
	.cin0(\Add4~307 ),
	.cin1(\Add4~307COUT1_526 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~300_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~302 ),
	.cout1(\Add4~302COUT1_528 ));
// synopsys translate_off
defparam \Add4~300 .cin0_used = "true";
defparam \Add4~300 .cin1_used = "true";
defparam \Add4~300 .cin_used = "true";
defparam \Add4~300 .lut_mask = "c3cf";
defparam \Add4~300 .operation_mode = "arithmetic";
defparam \Add4~300 .output_mode = "comb_only";
defparam \Add4~300 .register_cascade_mode = "off";
defparam \Add4~300 .sum_lutc_input = "cin";
defparam \Add4~300 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N8
maxv_lcell \Add2~300 (
// Equation(s):
// \Add2~300_combout  = Divisor[35] $ (Remainder[35] $ ((!(!\Add2~162  & \Add2~307 ) # (\Add2~162  & \Add2~307COUT1_526 ))))
// \Add2~302  = CARRY((Divisor[35] & ((!\Add2~307 ) # (!Remainder[35]))) # (!Divisor[35] & (!Remainder[35] & !\Add2~307 )))
// \Add2~302COUT1_528  = CARRY((Divisor[35] & ((!\Add2~307COUT1_526 ) # (!Remainder[35]))) # (!Divisor[35] & (!Remainder[35] & !\Add2~307COUT1_526 )))

	.clk(gnd),
	.dataa(Divisor[35]),
	.datab(Remainder[35]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~162 ),
	.cin0(\Add2~307 ),
	.cin1(\Add2~307COUT1_526 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~300_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~302 ),
	.cout1(\Add2~302COUT1_528 ));
// synopsys translate_off
defparam \Add2~300 .cin0_used = "true";
defparam \Add2~300 .cin1_used = "true";
defparam \Add2~300 .cin_used = "true";
defparam \Add2~300 .lut_mask = "692b";
defparam \Add2~300 .operation_mode = "arithmetic";
defparam \Add2~300 .output_mode = "comb_only";
defparam \Add2~300 .register_cascade_mode = "off";
defparam \Add2~300 .sum_lutc_input = "cin";
defparam \Add2~300 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N8
maxv_lcell \Add3~300 (
// Equation(s):
// \Add3~300_combout  = Divisor[35] $ (\Add2~300_combout  $ (((!\Add3~117  & \Add3~307 ) # (\Add3~117  & \Add3~307COUT1_526 ))))
// \Add3~302  = CARRY((Divisor[35] & (!\Add2~300_combout  & !\Add3~307 )) # (!Divisor[35] & ((!\Add3~307 ) # (!\Add2~300_combout ))))
// \Add3~302COUT1_528  = CARRY((Divisor[35] & (!\Add2~300_combout  & !\Add3~307COUT1_526 )) # (!Divisor[35] & ((!\Add3~307COUT1_526 ) # (!\Add2~300_combout ))))

	.clk(gnd),
	.dataa(Divisor[35]),
	.datab(\Add2~300_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add3~117 ),
	.cin0(\Add3~307 ),
	.cin1(\Add3~307COUT1_526 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add3~300_combout ),
	.regout(),
	.cout(),
	.cout0(\Add3~302 ),
	.cout1(\Add3~302COUT1_528 ));
// synopsys translate_off
defparam \Add3~300 .cin0_used = "true";
defparam \Add3~300 .cin1_used = "true";
defparam \Add3~300 .cin_used = "true";
defparam \Add3~300 .lut_mask = "9617";
defparam \Add3~300 .operation_mode = "arithmetic";
defparam \Add3~300 .output_mode = "comb_only";
defparam \Add3~300 .register_cascade_mode = "off";
defparam \Add3~300 .sum_lutc_input = "cin";
defparam \Add3~300 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N8
maxv_lcell \Selector128~0 (
// Equation(s):
// \Selector128~0_combout  = (\Add2~5_combout  & (\Add2~300_combout )) # (!\Add2~5_combout  & (((\Add3~300_combout ))))

	.clk(gnd),
	.dataa(\Add2~300_combout ),
	.datab(\Add2~5_combout ),
	.datac(vcc),
	.datad(\Add3~300_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector128~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector128~0 .lut_mask = "bb88";
defparam \Selector128~0 .operation_mode = "normal";
defparam \Selector128~0 .output_mode = "comb_only";
defparam \Selector128~0 .register_cascade_mode = "off";
defparam \Selector128~0 .sum_lutc_input = "datac";
defparam \Selector128~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N8
maxv_lcell \Remainder[35] (
// Equation(s):
// Remainder[35] = DFFEAS((contador[7] & (((\Add4~300_combout )))) # (!contador[7] & ((\LessThan0~4_combout  & ((\Selector128~0_combout ))) # (!\LessThan0~4_combout  & (\Add4~300_combout )))), GLOBAL(\clk~combout ), VCC, , \Remainder[62]~10_combout , , , 
// !\state.DIV~regout , )

	.clk(\clk~combout ),
	.dataa(contador[7]),
	.datab(\LessThan0~4_combout ),
	.datac(\Add4~300_combout ),
	.datad(\Selector128~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\state.DIV~regout ),
	.sload(gnd),
	.ena(\Remainder[62]~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Remainder[35]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Remainder[35] .lut_mask = "f4b0";
defparam \Remainder[35] .operation_mode = "normal";
defparam \Remainder[35] .output_mode = "reg_only";
defparam \Remainder[35] .register_cascade_mode = "off";
defparam \Remainder[35] .sum_lutc_input = "datac";
defparam \Remainder[35] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y9_N9
maxv_lcell \Add4~295 (
// Equation(s):
// \Add4~295_combout  = (Remainder[36] $ (((!\Add4~152  & \Add4~302 ) # (\Add4~152  & \Add4~302COUT1_528 ))))
// \Add4~297  = CARRY(((!Remainder[36] & !\Add4~302COUT1_528 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(Remainder[36]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~152 ),
	.cin0(\Add4~302 ),
	.cin1(\Add4~302COUT1_528 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~295_combout ),
	.regout(),
	.cout(\Add4~297 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add4~295 .cin0_used = "true";
defparam \Add4~295 .cin1_used = "true";
defparam \Add4~295 .cin_used = "true";
defparam \Add4~295 .lut_mask = "3c03";
defparam \Add4~295 .operation_mode = "arithmetic";
defparam \Add4~295 .output_mode = "comb_only";
defparam \Add4~295 .register_cascade_mode = "off";
defparam \Add4~295 .sum_lutc_input = "cin";
defparam \Add4~295 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N9
maxv_lcell \Add2~295 (
// Equation(s):
// \Add2~295_combout  = Remainder[36] $ (Divisor[36] $ (((!\Add2~162  & \Add2~302 ) # (\Add2~162  & \Add2~302COUT1_528 ))))
// \Add2~297  = CARRY((Remainder[36] & ((!\Add2~302COUT1_528 ) # (!Divisor[36]))) # (!Remainder[36] & (!Divisor[36] & !\Add2~302COUT1_528 )))

	.clk(gnd),
	.dataa(Remainder[36]),
	.datab(Divisor[36]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~162 ),
	.cin0(\Add2~302 ),
	.cin1(\Add2~302COUT1_528 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~295_combout ),
	.regout(),
	.cout(\Add2~297 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add2~295 .cin0_used = "true";
defparam \Add2~295 .cin1_used = "true";
defparam \Add2~295 .cin_used = "true";
defparam \Add2~295 .lut_mask = "962b";
defparam \Add2~295 .operation_mode = "arithmetic";
defparam \Add2~295 .output_mode = "comb_only";
defparam \Add2~295 .register_cascade_mode = "off";
defparam \Add2~295 .sum_lutc_input = "cin";
defparam \Add2~295 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N9
maxv_lcell \Add3~295 (
// Equation(s):
// \Add3~295_combout  = Divisor[36] $ (\Add2~295_combout  $ ((!(!\Add3~117  & \Add3~302 ) # (\Add3~117  & \Add3~302COUT1_528 ))))
// \Add3~297  = CARRY((Divisor[36] & ((\Add2~295_combout ) # (!\Add3~302COUT1_528 ))) # (!Divisor[36] & (\Add2~295_combout  & !\Add3~302COUT1_528 )))

	.clk(gnd),
	.dataa(Divisor[36]),
	.datab(\Add2~295_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add3~117 ),
	.cin0(\Add3~302 ),
	.cin1(\Add3~302COUT1_528 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add3~295_combout ),
	.regout(),
	.cout(\Add3~297 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add3~295 .cin0_used = "true";
defparam \Add3~295 .cin1_used = "true";
defparam \Add3~295 .cin_used = "true";
defparam \Add3~295 .lut_mask = "698e";
defparam \Add3~295 .operation_mode = "arithmetic";
defparam \Add3~295 .output_mode = "comb_only";
defparam \Add3~295 .register_cascade_mode = "off";
defparam \Add3~295 .sum_lutc_input = "cin";
defparam \Add3~295 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N1
maxv_lcell \Selector127~0 (
// Equation(s):
// \Selector127~0_combout  = ((\Add2~5_combout  & (\Add2~295_combout )) # (!\Add2~5_combout  & ((\Add3~295_combout ))))

	.clk(gnd),
	.dataa(\Add2~295_combout ),
	.datab(vcc),
	.datac(\Add3~295_combout ),
	.datad(\Add2~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector127~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector127~0 .lut_mask = "aaf0";
defparam \Selector127~0 .operation_mode = "normal";
defparam \Selector127~0 .output_mode = "comb_only";
defparam \Selector127~0 .register_cascade_mode = "off";
defparam \Selector127~0 .sum_lutc_input = "datac";
defparam \Selector127~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N8
maxv_lcell \Remainder[36] (
// Equation(s):
// Remainder[36] = DFFEAS((\LessThan0~4_combout  & ((contador[7] & (\Add4~295_combout )) # (!contador[7] & ((\Selector127~0_combout ))))) # (!\LessThan0~4_combout  & (((\Add4~295_combout )))), GLOBAL(\clk~combout ), VCC, , \Remainder[62]~10_combout , , , 
// !\state.DIV~regout , )

	.clk(\clk~combout ),
	.dataa(\LessThan0~4_combout ),
	.datab(contador[7]),
	.datac(\Add4~295_combout ),
	.datad(\Selector127~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\state.DIV~regout ),
	.sload(gnd),
	.ena(\Remainder[62]~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Remainder[36]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Remainder[36] .lut_mask = "f2d0";
defparam \Remainder[36] .operation_mode = "normal";
defparam \Remainder[36] .output_mode = "reg_only";
defparam \Remainder[36] .register_cascade_mode = "off";
defparam \Remainder[36] .sum_lutc_input = "datac";
defparam \Remainder[36] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y9_N0
maxv_lcell \Add4~290 (
// Equation(s):
// \Add4~290_combout  = (Remainder[37] $ ((!\Add4~297 )))
// \Add4~292  = CARRY(((Remainder[37]) # (!\Add4~297 )))
// \Add4~292COUT1_530  = CARRY(((Remainder[37]) # (!\Add4~297 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(Remainder[37]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~297 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~290_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~292 ),
	.cout1(\Add4~292COUT1_530 ));
// synopsys translate_off
defparam \Add4~290 .cin_used = "true";
defparam \Add4~290 .lut_mask = "c3cf";
defparam \Add4~290 .operation_mode = "arithmetic";
defparam \Add4~290 .output_mode = "comb_only";
defparam \Add4~290 .register_cascade_mode = "off";
defparam \Add4~290 .sum_lutc_input = "cin";
defparam \Add4~290 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N0
maxv_lcell \Add2~290 (
// Equation(s):
// \Add2~290_combout  = Remainder[37] $ (Divisor[37] $ ((!\Add2~297 )))
// \Add2~292  = CARRY((Remainder[37] & (Divisor[37] & !\Add2~297 )) # (!Remainder[37] & ((Divisor[37]) # (!\Add2~297 ))))
// \Add2~292COUT1_530  = CARRY((Remainder[37] & (Divisor[37] & !\Add2~297 )) # (!Remainder[37] & ((Divisor[37]) # (!\Add2~297 ))))

	.clk(gnd),
	.dataa(Remainder[37]),
	.datab(Divisor[37]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~297 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~290_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~292 ),
	.cout1(\Add2~292COUT1_530 ));
// synopsys translate_off
defparam \Add2~290 .cin_used = "true";
defparam \Add2~290 .lut_mask = "694d";
defparam \Add2~290 .operation_mode = "arithmetic";
defparam \Add2~290 .output_mode = "comb_only";
defparam \Add2~290 .register_cascade_mode = "off";
defparam \Add2~290 .sum_lutc_input = "cin";
defparam \Add2~290 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N0
maxv_lcell \Add3~290 (
// Equation(s):
// \Add3~290_combout  = \Add2~290_combout  $ (Divisor[37] $ ((\Add3~297 )))
// \Add3~292  = CARRY((\Add2~290_combout  & (!Divisor[37] & !\Add3~297 )) # (!\Add2~290_combout  & ((!\Add3~297 ) # (!Divisor[37]))))
// \Add3~292COUT1_530  = CARRY((\Add2~290_combout  & (!Divisor[37] & !\Add3~297 )) # (!\Add2~290_combout  & ((!\Add3~297 ) # (!Divisor[37]))))

	.clk(gnd),
	.dataa(\Add2~290_combout ),
	.datab(Divisor[37]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add3~297 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add3~290_combout ),
	.regout(),
	.cout(),
	.cout0(\Add3~292 ),
	.cout1(\Add3~292COUT1_530 ));
// synopsys translate_off
defparam \Add3~290 .cin_used = "true";
defparam \Add3~290 .lut_mask = "9617";
defparam \Add3~290 .operation_mode = "arithmetic";
defparam \Add3~290 .output_mode = "comb_only";
defparam \Add3~290 .register_cascade_mode = "off";
defparam \Add3~290 .sum_lutc_input = "cin";
defparam \Add3~290 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N3
maxv_lcell \Selector126~0 (
// Equation(s):
// \Selector126~0_combout  = ((\Add2~5_combout  & (\Add2~290_combout )) # (!\Add2~5_combout  & ((\Add3~290_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add2~5_combout ),
	.datac(\Add2~290_combout ),
	.datad(\Add3~290_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector126~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector126~0 .lut_mask = "f3c0";
defparam \Selector126~0 .operation_mode = "normal";
defparam \Selector126~0 .output_mode = "comb_only";
defparam \Selector126~0 .register_cascade_mode = "off";
defparam \Selector126~0 .sum_lutc_input = "datac";
defparam \Selector126~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N4
maxv_lcell \Remainder[37] (
// Equation(s):
// Remainder[37] = DFFEAS((\LessThan0~4_combout  & ((contador[7] & (\Add4~290_combout )) # (!contador[7] & ((\Selector126~0_combout ))))) # (!\LessThan0~4_combout  & (\Add4~290_combout )), GLOBAL(\clk~combout ), VCC, , \Remainder[62]~10_combout , , , 
// !\state.DIV~regout , )

	.clk(\clk~combout ),
	.dataa(\LessThan0~4_combout ),
	.datab(\Add4~290_combout ),
	.datac(contador[7]),
	.datad(\Selector126~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\state.DIV~regout ),
	.sload(gnd),
	.ena(\Remainder[62]~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Remainder[37]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Remainder[37] .lut_mask = "cec4";
defparam \Remainder[37] .operation_mode = "normal";
defparam \Remainder[37] .output_mode = "reg_only";
defparam \Remainder[37] .register_cascade_mode = "off";
defparam \Remainder[37] .sum_lutc_input = "datac";
defparam \Remainder[37] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y9_N1
maxv_lcell \Add4~285 (
// Equation(s):
// \Add4~285_combout  = (Remainder[38] $ (((!\Add4~297  & \Add4~292 ) # (\Add4~297  & \Add4~292COUT1_530 ))))
// \Add4~287  = CARRY(((!Remainder[38] & !\Add4~292 )))
// \Add4~287COUT1_532  = CARRY(((!Remainder[38] & !\Add4~292COUT1_530 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(Remainder[38]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~297 ),
	.cin0(\Add4~292 ),
	.cin1(\Add4~292COUT1_530 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~285_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~287 ),
	.cout1(\Add4~287COUT1_532 ));
// synopsys translate_off
defparam \Add4~285 .cin0_used = "true";
defparam \Add4~285 .cin1_used = "true";
defparam \Add4~285 .cin_used = "true";
defparam \Add4~285 .lut_mask = "3c03";
defparam \Add4~285 .operation_mode = "arithmetic";
defparam \Add4~285 .output_mode = "comb_only";
defparam \Add4~285 .register_cascade_mode = "off";
defparam \Add4~285 .sum_lutc_input = "cin";
defparam \Add4~285 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N1
maxv_lcell \Add2~285 (
// Equation(s):
// \Add2~285_combout  = Divisor[38] $ (Remainder[38] $ (((!\Add2~297  & \Add2~292 ) # (\Add2~297  & \Add2~292COUT1_530 ))))
// \Add2~287  = CARRY((Divisor[38] & (Remainder[38] & !\Add2~292 )) # (!Divisor[38] & ((Remainder[38]) # (!\Add2~292 ))))
// \Add2~287COUT1_532  = CARRY((Divisor[38] & (Remainder[38] & !\Add2~292COUT1_530 )) # (!Divisor[38] & ((Remainder[38]) # (!\Add2~292COUT1_530 ))))

	.clk(gnd),
	.dataa(Divisor[38]),
	.datab(Remainder[38]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~297 ),
	.cin0(\Add2~292 ),
	.cin1(\Add2~292COUT1_530 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~285_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~287 ),
	.cout1(\Add2~287COUT1_532 ));
// synopsys translate_off
defparam \Add2~285 .cin0_used = "true";
defparam \Add2~285 .cin1_used = "true";
defparam \Add2~285 .cin_used = "true";
defparam \Add2~285 .lut_mask = "964d";
defparam \Add2~285 .operation_mode = "arithmetic";
defparam \Add2~285 .output_mode = "comb_only";
defparam \Add2~285 .register_cascade_mode = "off";
defparam \Add2~285 .sum_lutc_input = "cin";
defparam \Add2~285 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N1
maxv_lcell \Add3~285 (
// Equation(s):
// \Add3~285_combout  = Divisor[38] $ (\Add2~285_combout  $ ((!(!\Add3~297  & \Add3~292 ) # (\Add3~297  & \Add3~292COUT1_530 ))))
// \Add3~287  = CARRY((Divisor[38] & ((\Add2~285_combout ) # (!\Add3~292 ))) # (!Divisor[38] & (\Add2~285_combout  & !\Add3~292 )))
// \Add3~287COUT1_532  = CARRY((Divisor[38] & ((\Add2~285_combout ) # (!\Add3~292COUT1_530 ))) # (!Divisor[38] & (\Add2~285_combout  & !\Add3~292COUT1_530 )))

	.clk(gnd),
	.dataa(Divisor[38]),
	.datab(\Add2~285_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add3~297 ),
	.cin0(\Add3~292 ),
	.cin1(\Add3~292COUT1_530 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add3~285_combout ),
	.regout(),
	.cout(),
	.cout0(\Add3~287 ),
	.cout1(\Add3~287COUT1_532 ));
// synopsys translate_off
defparam \Add3~285 .cin0_used = "true";
defparam \Add3~285 .cin1_used = "true";
defparam \Add3~285 .cin_used = "true";
defparam \Add3~285 .lut_mask = "698e";
defparam \Add3~285 .operation_mode = "arithmetic";
defparam \Add3~285 .output_mode = "comb_only";
defparam \Add3~285 .register_cascade_mode = "off";
defparam \Add3~285 .sum_lutc_input = "cin";
defparam \Add3~285 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N8
maxv_lcell \Selector125~0 (
// Equation(s):
// \Selector125~0_combout  = ((\Add2~5_combout  & ((\Add2~285_combout ))) # (!\Add2~5_combout  & (\Add3~285_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add2~5_combout ),
	.datac(\Add3~285_combout ),
	.datad(\Add2~285_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector125~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector125~0 .lut_mask = "fc30";
defparam \Selector125~0 .operation_mode = "normal";
defparam \Selector125~0 .output_mode = "comb_only";
defparam \Selector125~0 .register_cascade_mode = "off";
defparam \Selector125~0 .sum_lutc_input = "datac";
defparam \Selector125~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N9
maxv_lcell \Remainder[38] (
// Equation(s):
// Remainder[38] = DFFEAS((contador[7] & (((\Add4~285_combout )))) # (!contador[7] & ((\LessThan0~4_combout  & ((\Selector125~0_combout ))) # (!\LessThan0~4_combout  & (\Add4~285_combout )))), GLOBAL(\clk~combout ), VCC, , \Remainder[62]~10_combout , , , 
// !\state.DIV~regout , )

	.clk(\clk~combout ),
	.dataa(contador[7]),
	.datab(\LessThan0~4_combout ),
	.datac(\Add4~285_combout ),
	.datad(\Selector125~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\state.DIV~regout ),
	.sload(gnd),
	.ena(\Remainder[62]~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Remainder[38]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Remainder[38] .lut_mask = "f4b0";
defparam \Remainder[38] .operation_mode = "normal";
defparam \Remainder[38] .output_mode = "reg_only";
defparam \Remainder[38] .register_cascade_mode = "off";
defparam \Remainder[38] .sum_lutc_input = "datac";
defparam \Remainder[38] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y9_N2
maxv_lcell \Add4~280 (
// Equation(s):
// \Add4~280_combout  = (Remainder[39] $ ((!(!\Add4~297  & \Add4~287 ) # (\Add4~297  & \Add4~287COUT1_532 ))))
// \Add4~282  = CARRY(((Remainder[39]) # (!\Add4~287 )))
// \Add4~282COUT1_534  = CARRY(((Remainder[39]) # (!\Add4~287COUT1_532 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(Remainder[39]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~297 ),
	.cin0(\Add4~287 ),
	.cin1(\Add4~287COUT1_532 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~280_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~282 ),
	.cout1(\Add4~282COUT1_534 ));
// synopsys translate_off
defparam \Add4~280 .cin0_used = "true";
defparam \Add4~280 .cin1_used = "true";
defparam \Add4~280 .cin_used = "true";
defparam \Add4~280 .lut_mask = "c3cf";
defparam \Add4~280 .operation_mode = "arithmetic";
defparam \Add4~280 .output_mode = "comb_only";
defparam \Add4~280 .register_cascade_mode = "off";
defparam \Add4~280 .sum_lutc_input = "cin";
defparam \Add4~280 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N2
maxv_lcell \Add2~280 (
// Equation(s):
// \Add2~280_combout  = Divisor[39] $ (Remainder[39] $ ((!(!\Add2~297  & \Add2~287 ) # (\Add2~297  & \Add2~287COUT1_532 ))))
// \Add2~282  = CARRY((Divisor[39] & ((!\Add2~287 ) # (!Remainder[39]))) # (!Divisor[39] & (!Remainder[39] & !\Add2~287 )))
// \Add2~282COUT1_534  = CARRY((Divisor[39] & ((!\Add2~287COUT1_532 ) # (!Remainder[39]))) # (!Divisor[39] & (!Remainder[39] & !\Add2~287COUT1_532 )))

	.clk(gnd),
	.dataa(Divisor[39]),
	.datab(Remainder[39]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~297 ),
	.cin0(\Add2~287 ),
	.cin1(\Add2~287COUT1_532 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~280_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~282 ),
	.cout1(\Add2~282COUT1_534 ));
// synopsys translate_off
defparam \Add2~280 .cin0_used = "true";
defparam \Add2~280 .cin1_used = "true";
defparam \Add2~280 .cin_used = "true";
defparam \Add2~280 .lut_mask = "692b";
defparam \Add2~280 .operation_mode = "arithmetic";
defparam \Add2~280 .output_mode = "comb_only";
defparam \Add2~280 .register_cascade_mode = "off";
defparam \Add2~280 .sum_lutc_input = "cin";
defparam \Add2~280 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N2
maxv_lcell \Add3~280 (
// Equation(s):
// \Add3~280_combout  = Divisor[39] $ (\Add2~280_combout  $ (((!\Add3~297  & \Add3~287 ) # (\Add3~297  & \Add3~287COUT1_532 ))))
// \Add3~282  = CARRY((Divisor[39] & (!\Add2~280_combout  & !\Add3~287 )) # (!Divisor[39] & ((!\Add3~287 ) # (!\Add2~280_combout ))))
// \Add3~282COUT1_534  = CARRY((Divisor[39] & (!\Add2~280_combout  & !\Add3~287COUT1_532 )) # (!Divisor[39] & ((!\Add3~287COUT1_532 ) # (!\Add2~280_combout ))))

	.clk(gnd),
	.dataa(Divisor[39]),
	.datab(\Add2~280_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add3~297 ),
	.cin0(\Add3~287 ),
	.cin1(\Add3~287COUT1_532 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add3~280_combout ),
	.regout(),
	.cout(),
	.cout0(\Add3~282 ),
	.cout1(\Add3~282COUT1_534 ));
// synopsys translate_off
defparam \Add3~280 .cin0_used = "true";
defparam \Add3~280 .cin1_used = "true";
defparam \Add3~280 .cin_used = "true";
defparam \Add3~280 .lut_mask = "9617";
defparam \Add3~280 .operation_mode = "arithmetic";
defparam \Add3~280 .output_mode = "comb_only";
defparam \Add3~280 .register_cascade_mode = "off";
defparam \Add3~280 .sum_lutc_input = "cin";
defparam \Add3~280 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N7
maxv_lcell \Selector124~0 (
// Equation(s):
// \Selector124~0_combout  = (\Add2~5_combout  & (\Add2~280_combout )) # (!\Add2~5_combout  & (((\Add3~280_combout ))))

	.clk(gnd),
	.dataa(\Add2~5_combout ),
	.datab(\Add2~280_combout ),
	.datac(vcc),
	.datad(\Add3~280_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector124~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector124~0 .lut_mask = "dd88";
defparam \Selector124~0 .operation_mode = "normal";
defparam \Selector124~0 .output_mode = "comb_only";
defparam \Selector124~0 .register_cascade_mode = "off";
defparam \Selector124~0 .sum_lutc_input = "datac";
defparam \Selector124~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N8
maxv_lcell \Remainder[39] (
// Equation(s):
// Remainder[39] = DFFEAS((contador[7] & (((\Add4~280_combout )))) # (!contador[7] & ((\LessThan0~4_combout  & ((\Selector124~0_combout ))) # (!\LessThan0~4_combout  & (\Add4~280_combout )))), GLOBAL(\clk~combout ), VCC, , \Remainder[62]~10_combout , , , 
// !\state.DIV~regout , )

	.clk(\clk~combout ),
	.dataa(contador[7]),
	.datab(\LessThan0~4_combout ),
	.datac(\Add4~280_combout ),
	.datad(\Selector124~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\state.DIV~regout ),
	.sload(gnd),
	.ena(\Remainder[62]~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Remainder[39]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Remainder[39] .lut_mask = "f4b0";
defparam \Remainder[39] .operation_mode = "normal";
defparam \Remainder[39] .output_mode = "reg_only";
defparam \Remainder[39] .register_cascade_mode = "off";
defparam \Remainder[39] .sum_lutc_input = "datac";
defparam \Remainder[39] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y9_N3
maxv_lcell \Add4~275 (
// Equation(s):
// \Add4~275_combout  = Remainder[40] $ (((((!\Add4~297  & \Add4~282 ) # (\Add4~297  & \Add4~282COUT1_534 )))))
// \Add4~277  = CARRY((!Remainder[40] & ((!\Add4~282 ))))
// \Add4~277COUT1_536  = CARRY((!Remainder[40] & ((!\Add4~282COUT1_534 ))))

	.clk(gnd),
	.dataa(Remainder[40]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~297 ),
	.cin0(\Add4~282 ),
	.cin1(\Add4~282COUT1_534 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~275_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~277 ),
	.cout1(\Add4~277COUT1_536 ));
// synopsys translate_off
defparam \Add4~275 .cin0_used = "true";
defparam \Add4~275 .cin1_used = "true";
defparam \Add4~275 .cin_used = "true";
defparam \Add4~275 .lut_mask = "5a05";
defparam \Add4~275 .operation_mode = "arithmetic";
defparam \Add4~275 .output_mode = "comb_only";
defparam \Add4~275 .register_cascade_mode = "off";
defparam \Add4~275 .sum_lutc_input = "cin";
defparam \Add4~275 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N3
maxv_lcell \Add2~275 (
// Equation(s):
// \Add2~275_combout  = Divisor[40] $ (Remainder[40] $ (((!\Add2~297  & \Add2~282 ) # (\Add2~297  & \Add2~282COUT1_534 ))))
// \Add2~277  = CARRY((Divisor[40] & (Remainder[40] & !\Add2~282 )) # (!Divisor[40] & ((Remainder[40]) # (!\Add2~282 ))))
// \Add2~277COUT1_536  = CARRY((Divisor[40] & (Remainder[40] & !\Add2~282COUT1_534 )) # (!Divisor[40] & ((Remainder[40]) # (!\Add2~282COUT1_534 ))))

	.clk(gnd),
	.dataa(Divisor[40]),
	.datab(Remainder[40]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~297 ),
	.cin0(\Add2~282 ),
	.cin1(\Add2~282COUT1_534 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~275_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~277 ),
	.cout1(\Add2~277COUT1_536 ));
// synopsys translate_off
defparam \Add2~275 .cin0_used = "true";
defparam \Add2~275 .cin1_used = "true";
defparam \Add2~275 .cin_used = "true";
defparam \Add2~275 .lut_mask = "964d";
defparam \Add2~275 .operation_mode = "arithmetic";
defparam \Add2~275 .output_mode = "comb_only";
defparam \Add2~275 .register_cascade_mode = "off";
defparam \Add2~275 .sum_lutc_input = "cin";
defparam \Add2~275 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N3
maxv_lcell \Add3~275 (
// Equation(s):
// \Add3~275_combout  = Divisor[40] $ (\Add2~275_combout  $ ((!(!\Add3~297  & \Add3~282 ) # (\Add3~297  & \Add3~282COUT1_534 ))))
// \Add3~277  = CARRY((Divisor[40] & ((\Add2~275_combout ) # (!\Add3~282 ))) # (!Divisor[40] & (\Add2~275_combout  & !\Add3~282 )))
// \Add3~277COUT1_536  = CARRY((Divisor[40] & ((\Add2~275_combout ) # (!\Add3~282COUT1_534 ))) # (!Divisor[40] & (\Add2~275_combout  & !\Add3~282COUT1_534 )))

	.clk(gnd),
	.dataa(Divisor[40]),
	.datab(\Add2~275_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add3~297 ),
	.cin0(\Add3~282 ),
	.cin1(\Add3~282COUT1_534 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add3~275_combout ),
	.regout(),
	.cout(),
	.cout0(\Add3~277 ),
	.cout1(\Add3~277COUT1_536 ));
// synopsys translate_off
defparam \Add3~275 .cin0_used = "true";
defparam \Add3~275 .cin1_used = "true";
defparam \Add3~275 .cin_used = "true";
defparam \Add3~275 .lut_mask = "698e";
defparam \Add3~275 .operation_mode = "arithmetic";
defparam \Add3~275 .output_mode = "comb_only";
defparam \Add3~275 .register_cascade_mode = "off";
defparam \Add3~275 .sum_lutc_input = "cin";
defparam \Add3~275 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N5
maxv_lcell \Selector123~0 (
// Equation(s):
// \Selector123~0_combout  = ((\Add2~5_combout  & (\Add2~275_combout )) # (!\Add2~5_combout  & ((\Add3~275_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add2~275_combout ),
	.datac(\Add3~275_combout ),
	.datad(\Add2~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector123~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector123~0 .lut_mask = "ccf0";
defparam \Selector123~0 .operation_mode = "normal";
defparam \Selector123~0 .output_mode = "comb_only";
defparam \Selector123~0 .register_cascade_mode = "off";
defparam \Selector123~0 .sum_lutc_input = "datac";
defparam \Selector123~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N6
maxv_lcell \Remainder[40] (
// Equation(s):
// Remainder[40] = DFFEAS((contador[7] & (((\Add4~275_combout )))) # (!contador[7] & ((\LessThan0~4_combout  & ((\Selector123~0_combout ))) # (!\LessThan0~4_combout  & (\Add4~275_combout )))), GLOBAL(\clk~combout ), VCC, , \Remainder[62]~10_combout , , , 
// !\state.DIV~regout , )

	.clk(\clk~combout ),
	.dataa(contador[7]),
	.datab(\LessThan0~4_combout ),
	.datac(\Add4~275_combout ),
	.datad(\Selector123~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\state.DIV~regout ),
	.sload(gnd),
	.ena(\Remainder[62]~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Remainder[40]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Remainder[40] .lut_mask = "f4b0";
defparam \Remainder[40] .operation_mode = "normal";
defparam \Remainder[40] .output_mode = "reg_only";
defparam \Remainder[40] .register_cascade_mode = "off";
defparam \Remainder[40] .sum_lutc_input = "datac";
defparam \Remainder[40] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y9_N4
maxv_lcell \Add4~270 (
// Equation(s):
// \Add4~270_combout  = Remainder[41] $ ((((!(!\Add4~297  & \Add4~277 ) # (\Add4~297  & \Add4~277COUT1_536 )))))
// \Add4~272  = CARRY((Remainder[41]) # ((!\Add4~277COUT1_536 )))

	.clk(gnd),
	.dataa(Remainder[41]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~297 ),
	.cin0(\Add4~277 ),
	.cin1(\Add4~277COUT1_536 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~270_combout ),
	.regout(),
	.cout(\Add4~272 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add4~270 .cin0_used = "true";
defparam \Add4~270 .cin1_used = "true";
defparam \Add4~270 .cin_used = "true";
defparam \Add4~270 .lut_mask = "a5af";
defparam \Add4~270 .operation_mode = "arithmetic";
defparam \Add4~270 .output_mode = "comb_only";
defparam \Add4~270 .register_cascade_mode = "off";
defparam \Add4~270 .sum_lutc_input = "cin";
defparam \Add4~270 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N4
maxv_lcell \Add2~270 (
// Equation(s):
// \Add2~270_combout  = Remainder[41] $ (Divisor[41] $ ((!(!\Add2~297  & \Add2~277 ) # (\Add2~297  & \Add2~277COUT1_536 ))))
// \Add2~272  = CARRY((Remainder[41] & (Divisor[41] & !\Add2~277COUT1_536 )) # (!Remainder[41] & ((Divisor[41]) # (!\Add2~277COUT1_536 ))))

	.clk(gnd),
	.dataa(Remainder[41]),
	.datab(Divisor[41]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~297 ),
	.cin0(\Add2~277 ),
	.cin1(\Add2~277COUT1_536 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~270_combout ),
	.regout(),
	.cout(\Add2~272 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add2~270 .cin0_used = "true";
defparam \Add2~270 .cin1_used = "true";
defparam \Add2~270 .cin_used = "true";
defparam \Add2~270 .lut_mask = "694d";
defparam \Add2~270 .operation_mode = "arithmetic";
defparam \Add2~270 .output_mode = "comb_only";
defparam \Add2~270 .register_cascade_mode = "off";
defparam \Add2~270 .sum_lutc_input = "cin";
defparam \Add2~270 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N4
maxv_lcell \Add3~270 (
// Equation(s):
// \Add3~270_combout  = \Add2~270_combout  $ (Divisor[41] $ (((!\Add3~297  & \Add3~277 ) # (\Add3~297  & \Add3~277COUT1_536 ))))
// \Add3~272  = CARRY((\Add2~270_combout  & (!Divisor[41] & !\Add3~277COUT1_536 )) # (!\Add2~270_combout  & ((!\Add3~277COUT1_536 ) # (!Divisor[41]))))

	.clk(gnd),
	.dataa(\Add2~270_combout ),
	.datab(Divisor[41]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add3~297 ),
	.cin0(\Add3~277 ),
	.cin1(\Add3~277COUT1_536 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add3~270_combout ),
	.regout(),
	.cout(\Add3~272 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add3~270 .cin0_used = "true";
defparam \Add3~270 .cin1_used = "true";
defparam \Add3~270 .cin_used = "true";
defparam \Add3~270 .lut_mask = "9617";
defparam \Add3~270 .operation_mode = "arithmetic";
defparam \Add3~270 .output_mode = "comb_only";
defparam \Add3~270 .register_cascade_mode = "off";
defparam \Add3~270 .sum_lutc_input = "cin";
defparam \Add3~270 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y10_N4
maxv_lcell \Selector122~0 (
// Equation(s):
// \Selector122~0_combout  = ((\Add2~5_combout  & (\Add2~270_combout )) # (!\Add2~5_combout  & ((\Add3~270_combout ))))

	.clk(gnd),
	.dataa(\Add2~270_combout ),
	.datab(vcc),
	.datac(\Add2~5_combout ),
	.datad(\Add3~270_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector122~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector122~0 .lut_mask = "afa0";
defparam \Selector122~0 .operation_mode = "normal";
defparam \Selector122~0 .output_mode = "comb_only";
defparam \Selector122~0 .register_cascade_mode = "off";
defparam \Selector122~0 .sum_lutc_input = "datac";
defparam \Selector122~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y10_N5
maxv_lcell \Remainder[41] (
// Equation(s):
// Remainder[41] = DFFEAS((\LessThan0~4_combout  & ((contador[7] & (\Add4~270_combout )) # (!contador[7] & ((\Selector122~0_combout ))))) # (!\LessThan0~4_combout  & (((\Add4~270_combout )))), GLOBAL(\clk~combout ), VCC, , \Remainder[62]~10_combout , , , 
// !\state.DIV~regout , )

	.clk(\clk~combout ),
	.dataa(\LessThan0~4_combout ),
	.datab(contador[7]),
	.datac(\Add4~270_combout ),
	.datad(\Selector122~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\state.DIV~regout ),
	.sload(gnd),
	.ena(\Remainder[62]~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Remainder[41]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Remainder[41] .lut_mask = "f2d0";
defparam \Remainder[41] .operation_mode = "normal";
defparam \Remainder[41] .output_mode = "reg_only";
defparam \Remainder[41] .register_cascade_mode = "off";
defparam \Remainder[41] .sum_lutc_input = "datac";
defparam \Remainder[41] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y9_N5
maxv_lcell \Add4~265 (
// Equation(s):
// \Add4~265_combout  = Remainder[42] $ ((((\Add4~272 ))))
// \Add4~267  = CARRY((!Remainder[42] & ((!\Add4~272 ))))
// \Add4~267COUT1_538  = CARRY((!Remainder[42] & ((!\Add4~272 ))))

	.clk(gnd),
	.dataa(Remainder[42]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~272 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~265_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~267 ),
	.cout1(\Add4~267COUT1_538 ));
// synopsys translate_off
defparam \Add4~265 .cin_used = "true";
defparam \Add4~265 .lut_mask = "5a05";
defparam \Add4~265 .operation_mode = "arithmetic";
defparam \Add4~265 .output_mode = "comb_only";
defparam \Add4~265 .register_cascade_mode = "off";
defparam \Add4~265 .sum_lutc_input = "cin";
defparam \Add4~265 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N5
maxv_lcell \Add2~265 (
// Equation(s):
// \Add2~265_combout  = Remainder[42] $ (Divisor[42] $ ((\Add2~272 )))
// \Add2~267  = CARRY((Remainder[42] & ((!\Add2~272 ) # (!Divisor[42]))) # (!Remainder[42] & (!Divisor[42] & !\Add2~272 )))
// \Add2~267COUT1_538  = CARRY((Remainder[42] & ((!\Add2~272 ) # (!Divisor[42]))) # (!Remainder[42] & (!Divisor[42] & !\Add2~272 )))

	.clk(gnd),
	.dataa(Remainder[42]),
	.datab(Divisor[42]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~272 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~265_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~267 ),
	.cout1(\Add2~267COUT1_538 ));
// synopsys translate_off
defparam \Add2~265 .cin_used = "true";
defparam \Add2~265 .lut_mask = "962b";
defparam \Add2~265 .operation_mode = "arithmetic";
defparam \Add2~265 .output_mode = "comb_only";
defparam \Add2~265 .register_cascade_mode = "off";
defparam \Add2~265 .sum_lutc_input = "cin";
defparam \Add2~265 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N5
maxv_lcell \Add3~265 (
// Equation(s):
// \Add3~265_combout  = \Add2~265_combout  $ (Divisor[42] $ ((!\Add3~272 )))
// \Add3~267  = CARRY((\Add2~265_combout  & ((Divisor[42]) # (!\Add3~272 ))) # (!\Add2~265_combout  & (Divisor[42] & !\Add3~272 )))
// \Add3~267COUT1_538  = CARRY((\Add2~265_combout  & ((Divisor[42]) # (!\Add3~272 ))) # (!\Add2~265_combout  & (Divisor[42] & !\Add3~272 )))

	.clk(gnd),
	.dataa(\Add2~265_combout ),
	.datab(Divisor[42]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add3~272 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add3~265_combout ),
	.regout(),
	.cout(),
	.cout0(\Add3~267 ),
	.cout1(\Add3~267COUT1_538 ));
// synopsys translate_off
defparam \Add3~265 .cin_used = "true";
defparam \Add3~265 .lut_mask = "698e";
defparam \Add3~265 .operation_mode = "arithmetic";
defparam \Add3~265 .output_mode = "comb_only";
defparam \Add3~265 .register_cascade_mode = "off";
defparam \Add3~265 .sum_lutc_input = "cin";
defparam \Add3~265 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y10_N1
maxv_lcell \Selector121~0 (
// Equation(s):
// \Selector121~0_combout  = ((\Add2~5_combout  & (\Add2~265_combout )) # (!\Add2~5_combout  & ((\Add3~265_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add2~265_combout ),
	.datac(\Add2~5_combout ),
	.datad(\Add3~265_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector121~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector121~0 .lut_mask = "cfc0";
defparam \Selector121~0 .operation_mode = "normal";
defparam \Selector121~0 .output_mode = "comb_only";
defparam \Selector121~0 .register_cascade_mode = "off";
defparam \Selector121~0 .sum_lutc_input = "datac";
defparam \Selector121~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y10_N2
maxv_lcell \Remainder[42] (
// Equation(s):
// Remainder[42] = DFFEAS((\LessThan0~4_combout  & ((contador[7] & (\Add4~265_combout )) # (!contador[7] & ((\Selector121~0_combout ))))) # (!\LessThan0~4_combout  & (((\Add4~265_combout )))), GLOBAL(\clk~combout ), VCC, , \Remainder[62]~10_combout , , , 
// !\state.DIV~regout , )

	.clk(\clk~combout ),
	.dataa(\LessThan0~4_combout ),
	.datab(contador[7]),
	.datac(\Add4~265_combout ),
	.datad(\Selector121~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\state.DIV~regout ),
	.sload(gnd),
	.ena(\Remainder[62]~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Remainder[42]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Remainder[42] .lut_mask = "f2d0";
defparam \Remainder[42] .operation_mode = "normal";
defparam \Remainder[42] .output_mode = "reg_only";
defparam \Remainder[42] .register_cascade_mode = "off";
defparam \Remainder[42] .sum_lutc_input = "datac";
defparam \Remainder[42] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y9_N6
maxv_lcell \Add4~260 (
// Equation(s):
// \Add4~260_combout  = (Remainder[43] $ ((!(!\Add4~272  & \Add4~267 ) # (\Add4~272  & \Add4~267COUT1_538 ))))
// \Add4~262  = CARRY(((Remainder[43]) # (!\Add4~267 )))
// \Add4~262COUT1_540  = CARRY(((Remainder[43]) # (!\Add4~267COUT1_538 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(Remainder[43]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~272 ),
	.cin0(\Add4~267 ),
	.cin1(\Add4~267COUT1_538 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~260_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~262 ),
	.cout1(\Add4~262COUT1_540 ));
// synopsys translate_off
defparam \Add4~260 .cin0_used = "true";
defparam \Add4~260 .cin1_used = "true";
defparam \Add4~260 .cin_used = "true";
defparam \Add4~260 .lut_mask = "c3cf";
defparam \Add4~260 .operation_mode = "arithmetic";
defparam \Add4~260 .output_mode = "comb_only";
defparam \Add4~260 .register_cascade_mode = "off";
defparam \Add4~260 .sum_lutc_input = "cin";
defparam \Add4~260 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N6
maxv_lcell \Add2~260 (
// Equation(s):
// \Add2~260_combout  = Divisor[43] $ (Remainder[43] $ ((!(!\Add2~272  & \Add2~267 ) # (\Add2~272  & \Add2~267COUT1_538 ))))
// \Add2~262  = CARRY((Divisor[43] & ((!\Add2~267 ) # (!Remainder[43]))) # (!Divisor[43] & (!Remainder[43] & !\Add2~267 )))
// \Add2~262COUT1_540  = CARRY((Divisor[43] & ((!\Add2~267COUT1_538 ) # (!Remainder[43]))) # (!Divisor[43] & (!Remainder[43] & !\Add2~267COUT1_538 )))

	.clk(gnd),
	.dataa(Divisor[43]),
	.datab(Remainder[43]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~272 ),
	.cin0(\Add2~267 ),
	.cin1(\Add2~267COUT1_538 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~260_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~262 ),
	.cout1(\Add2~262COUT1_540 ));
// synopsys translate_off
defparam \Add2~260 .cin0_used = "true";
defparam \Add2~260 .cin1_used = "true";
defparam \Add2~260 .cin_used = "true";
defparam \Add2~260 .lut_mask = "692b";
defparam \Add2~260 .operation_mode = "arithmetic";
defparam \Add2~260 .output_mode = "comb_only";
defparam \Add2~260 .register_cascade_mode = "off";
defparam \Add2~260 .sum_lutc_input = "cin";
defparam \Add2~260 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N6
maxv_lcell \Add3~260 (
// Equation(s):
// \Add3~260_combout  = Divisor[43] $ (\Add2~260_combout  $ (((!\Add3~272  & \Add3~267 ) # (\Add3~272  & \Add3~267COUT1_538 ))))
// \Add3~262  = CARRY((Divisor[43] & (!\Add2~260_combout  & !\Add3~267 )) # (!Divisor[43] & ((!\Add3~267 ) # (!\Add2~260_combout ))))
// \Add3~262COUT1_540  = CARRY((Divisor[43] & (!\Add2~260_combout  & !\Add3~267COUT1_538 )) # (!Divisor[43] & ((!\Add3~267COUT1_538 ) # (!\Add2~260_combout ))))

	.clk(gnd),
	.dataa(Divisor[43]),
	.datab(\Add2~260_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add3~272 ),
	.cin0(\Add3~267 ),
	.cin1(\Add3~267COUT1_538 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add3~260_combout ),
	.regout(),
	.cout(),
	.cout0(\Add3~262 ),
	.cout1(\Add3~262COUT1_540 ));
// synopsys translate_off
defparam \Add3~260 .cin0_used = "true";
defparam \Add3~260 .cin1_used = "true";
defparam \Add3~260 .cin_used = "true";
defparam \Add3~260 .lut_mask = "9617";
defparam \Add3~260 .operation_mode = "arithmetic";
defparam \Add3~260 .output_mode = "comb_only";
defparam \Add3~260 .register_cascade_mode = "off";
defparam \Add3~260 .sum_lutc_input = "cin";
defparam \Add3~260 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N4
maxv_lcell \Selector120~0 (
// Equation(s):
// \Selector120~0_combout  = ((\Add2~5_combout  & (\Add2~260_combout )) # (!\Add2~5_combout  & ((\Add3~260_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add2~260_combout ),
	.datac(\Add2~5_combout ),
	.datad(\Add3~260_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector120~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector120~0 .lut_mask = "cfc0";
defparam \Selector120~0 .operation_mode = "normal";
defparam \Selector120~0 .output_mode = "comb_only";
defparam \Selector120~0 .register_cascade_mode = "off";
defparam \Selector120~0 .sum_lutc_input = "datac";
defparam \Selector120~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N2
maxv_lcell \Remainder[43] (
// Equation(s):
// Remainder[43] = DFFEAS((contador[7] & (\Add4~260_combout )) # (!contador[7] & ((\LessThan0~4_combout  & ((\Selector120~0_combout ))) # (!\LessThan0~4_combout  & (\Add4~260_combout )))), GLOBAL(\clk~combout ), VCC, , \Remainder[62]~10_combout , , , 
// !\state.DIV~regout , )

	.clk(\clk~combout ),
	.dataa(contador[7]),
	.datab(\Add4~260_combout ),
	.datac(\LessThan0~4_combout ),
	.datad(\Selector120~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\state.DIV~regout ),
	.sload(gnd),
	.ena(\Remainder[62]~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Remainder[43]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Remainder[43] .lut_mask = "dc8c";
defparam \Remainder[43] .operation_mode = "normal";
defparam \Remainder[43] .output_mode = "reg_only";
defparam \Remainder[43] .register_cascade_mode = "off";
defparam \Remainder[43] .sum_lutc_input = "datac";
defparam \Remainder[43] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y9_N7
maxv_lcell \Add4~255 (
// Equation(s):
// \Add4~255_combout  = (Remainder[44] $ (((!\Add4~272  & \Add4~262 ) # (\Add4~272  & \Add4~262COUT1_540 ))))
// \Add4~257  = CARRY(((!Remainder[44] & !\Add4~262 )))
// \Add4~257COUT1_542  = CARRY(((!Remainder[44] & !\Add4~262COUT1_540 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(Remainder[44]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~272 ),
	.cin0(\Add4~262 ),
	.cin1(\Add4~262COUT1_540 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~255_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~257 ),
	.cout1(\Add4~257COUT1_542 ));
// synopsys translate_off
defparam \Add4~255 .cin0_used = "true";
defparam \Add4~255 .cin1_used = "true";
defparam \Add4~255 .cin_used = "true";
defparam \Add4~255 .lut_mask = "3c03";
defparam \Add4~255 .operation_mode = "arithmetic";
defparam \Add4~255 .output_mode = "comb_only";
defparam \Add4~255 .register_cascade_mode = "off";
defparam \Add4~255 .sum_lutc_input = "cin";
defparam \Add4~255 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N7
maxv_lcell \Add2~255 (
// Equation(s):
// \Add2~255_combout  = Divisor[44] $ (Remainder[44] $ (((!\Add2~272  & \Add2~262 ) # (\Add2~272  & \Add2~262COUT1_540 ))))
// \Add2~257  = CARRY((Divisor[44] & (Remainder[44] & !\Add2~262 )) # (!Divisor[44] & ((Remainder[44]) # (!\Add2~262 ))))
// \Add2~257COUT1_542  = CARRY((Divisor[44] & (Remainder[44] & !\Add2~262COUT1_540 )) # (!Divisor[44] & ((Remainder[44]) # (!\Add2~262COUT1_540 ))))

	.clk(gnd),
	.dataa(Divisor[44]),
	.datab(Remainder[44]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~272 ),
	.cin0(\Add2~262 ),
	.cin1(\Add2~262COUT1_540 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~255_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~257 ),
	.cout1(\Add2~257COUT1_542 ));
// synopsys translate_off
defparam \Add2~255 .cin0_used = "true";
defparam \Add2~255 .cin1_used = "true";
defparam \Add2~255 .cin_used = "true";
defparam \Add2~255 .lut_mask = "964d";
defparam \Add2~255 .operation_mode = "arithmetic";
defparam \Add2~255 .output_mode = "comb_only";
defparam \Add2~255 .register_cascade_mode = "off";
defparam \Add2~255 .sum_lutc_input = "cin";
defparam \Add2~255 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N7
maxv_lcell \Add3~255 (
// Equation(s):
// \Add3~255_combout  = \Add2~255_combout  $ (Divisor[44] $ ((!(!\Add3~272  & \Add3~262 ) # (\Add3~272  & \Add3~262COUT1_540 ))))
// \Add3~257  = CARRY((\Add2~255_combout  & ((Divisor[44]) # (!\Add3~262 ))) # (!\Add2~255_combout  & (Divisor[44] & !\Add3~262 )))
// \Add3~257COUT1_542  = CARRY((\Add2~255_combout  & ((Divisor[44]) # (!\Add3~262COUT1_540 ))) # (!\Add2~255_combout  & (Divisor[44] & !\Add3~262COUT1_540 )))

	.clk(gnd),
	.dataa(\Add2~255_combout ),
	.datab(Divisor[44]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add3~272 ),
	.cin0(\Add3~262 ),
	.cin1(\Add3~262COUT1_540 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add3~255_combout ),
	.regout(),
	.cout(),
	.cout0(\Add3~257 ),
	.cout1(\Add3~257COUT1_542 ));
// synopsys translate_off
defparam \Add3~255 .cin0_used = "true";
defparam \Add3~255 .cin1_used = "true";
defparam \Add3~255 .cin_used = "true";
defparam \Add3~255 .lut_mask = "698e";
defparam \Add3~255 .operation_mode = "arithmetic";
defparam \Add3~255 .output_mode = "comb_only";
defparam \Add3~255 .register_cascade_mode = "off";
defparam \Add3~255 .sum_lutc_input = "cin";
defparam \Add3~255 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N9
maxv_lcell \Selector119~0 (
// Equation(s):
// \Selector119~0_combout  = ((\Add2~5_combout  & ((\Add2~255_combout ))) # (!\Add2~5_combout  & (\Add3~255_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add2~5_combout ),
	.datac(\Add3~255_combout ),
	.datad(\Add2~255_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector119~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector119~0 .lut_mask = "fc30";
defparam \Selector119~0 .operation_mode = "normal";
defparam \Selector119~0 .output_mode = "comb_only";
defparam \Selector119~0 .register_cascade_mode = "off";
defparam \Selector119~0 .sum_lutc_input = "datac";
defparam \Selector119~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N0
maxv_lcell \Remainder[44] (
// Equation(s):
// Remainder[44] = DFFEAS((contador[7] & (\Add4~255_combout )) # (!contador[7] & ((\LessThan0~4_combout  & ((\Selector119~0_combout ))) # (!\LessThan0~4_combout  & (\Add4~255_combout )))), GLOBAL(\clk~combout ), VCC, , \Remainder[62]~10_combout , , , 
// !\state.DIV~regout , )

	.clk(\clk~combout ),
	.dataa(contador[7]),
	.datab(\Add4~255_combout ),
	.datac(\LessThan0~4_combout ),
	.datad(\Selector119~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\state.DIV~regout ),
	.sload(gnd),
	.ena(\Remainder[62]~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Remainder[44]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Remainder[44] .lut_mask = "dc8c";
defparam \Remainder[44] .operation_mode = "normal";
defparam \Remainder[44] .output_mode = "reg_only";
defparam \Remainder[44] .register_cascade_mode = "off";
defparam \Remainder[44] .sum_lutc_input = "datac";
defparam \Remainder[44] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y9_N8
maxv_lcell \Add4~250 (
// Equation(s):
// \Add4~250_combout  = Remainder[45] $ ((((!(!\Add4~272  & \Add4~257 ) # (\Add4~272  & \Add4~257COUT1_542 )))))
// \Add4~252  = CARRY((Remainder[45]) # ((!\Add4~257 )))
// \Add4~252COUT1_544  = CARRY((Remainder[45]) # ((!\Add4~257COUT1_542 )))

	.clk(gnd),
	.dataa(Remainder[45]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~272 ),
	.cin0(\Add4~257 ),
	.cin1(\Add4~257COUT1_542 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~250_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~252 ),
	.cout1(\Add4~252COUT1_544 ));
// synopsys translate_off
defparam \Add4~250 .cin0_used = "true";
defparam \Add4~250 .cin1_used = "true";
defparam \Add4~250 .cin_used = "true";
defparam \Add4~250 .lut_mask = "a5af";
defparam \Add4~250 .operation_mode = "arithmetic";
defparam \Add4~250 .output_mode = "comb_only";
defparam \Add4~250 .register_cascade_mode = "off";
defparam \Add4~250 .sum_lutc_input = "cin";
defparam \Add4~250 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N8
maxv_lcell \Add2~250 (
// Equation(s):
// \Add2~250_combout  = Remainder[45] $ (Divisor[45] $ ((!(!\Add2~272  & \Add2~257 ) # (\Add2~272  & \Add2~257COUT1_542 ))))
// \Add2~252  = CARRY((Remainder[45] & (Divisor[45] & !\Add2~257 )) # (!Remainder[45] & ((Divisor[45]) # (!\Add2~257 ))))
// \Add2~252COUT1_544  = CARRY((Remainder[45] & (Divisor[45] & !\Add2~257COUT1_542 )) # (!Remainder[45] & ((Divisor[45]) # (!\Add2~257COUT1_542 ))))

	.clk(gnd),
	.dataa(Remainder[45]),
	.datab(Divisor[45]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~272 ),
	.cin0(\Add2~257 ),
	.cin1(\Add2~257COUT1_542 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~250_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~252 ),
	.cout1(\Add2~252COUT1_544 ));
// synopsys translate_off
defparam \Add2~250 .cin0_used = "true";
defparam \Add2~250 .cin1_used = "true";
defparam \Add2~250 .cin_used = "true";
defparam \Add2~250 .lut_mask = "694d";
defparam \Add2~250 .operation_mode = "arithmetic";
defparam \Add2~250 .output_mode = "comb_only";
defparam \Add2~250 .register_cascade_mode = "off";
defparam \Add2~250 .sum_lutc_input = "cin";
defparam \Add2~250 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N8
maxv_lcell \Add3~250 (
// Equation(s):
// \Add3~250_combout  = Divisor[45] $ (\Add2~250_combout  $ (((!\Add3~272  & \Add3~257 ) # (\Add3~272  & \Add3~257COUT1_542 ))))
// \Add3~252  = CARRY((Divisor[45] & (!\Add2~250_combout  & !\Add3~257 )) # (!Divisor[45] & ((!\Add3~257 ) # (!\Add2~250_combout ))))
// \Add3~252COUT1_544  = CARRY((Divisor[45] & (!\Add2~250_combout  & !\Add3~257COUT1_542 )) # (!Divisor[45] & ((!\Add3~257COUT1_542 ) # (!\Add2~250_combout ))))

	.clk(gnd),
	.dataa(Divisor[45]),
	.datab(\Add2~250_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add3~272 ),
	.cin0(\Add3~257 ),
	.cin1(\Add3~257COUT1_542 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add3~250_combout ),
	.regout(),
	.cout(),
	.cout0(\Add3~252 ),
	.cout1(\Add3~252COUT1_544 ));
// synopsys translate_off
defparam \Add3~250 .cin0_used = "true";
defparam \Add3~250 .cin1_used = "true";
defparam \Add3~250 .cin_used = "true";
defparam \Add3~250 .lut_mask = "9617";
defparam \Add3~250 .operation_mode = "arithmetic";
defparam \Add3~250 .output_mode = "comb_only";
defparam \Add3~250 .register_cascade_mode = "off";
defparam \Add3~250 .sum_lutc_input = "cin";
defparam \Add3~250 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N2
maxv_lcell \Selector118~0 (
// Equation(s):
// \Selector118~0_combout  = ((\Add2~5_combout  & (\Add2~250_combout )) # (!\Add2~5_combout  & ((\Add3~250_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add2~250_combout ),
	.datac(\Add3~250_combout ),
	.datad(\Add2~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector118~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector118~0 .lut_mask = "ccf0";
defparam \Selector118~0 .operation_mode = "normal";
defparam \Selector118~0 .output_mode = "comb_only";
defparam \Selector118~0 .register_cascade_mode = "off";
defparam \Selector118~0 .sum_lutc_input = "datac";
defparam \Selector118~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N3
maxv_lcell \Remainder[45] (
// Equation(s):
// Remainder[45] = DFFEAS((contador[7] & (((\Add4~250_combout )))) # (!contador[7] & ((\LessThan0~4_combout  & ((\Selector118~0_combout ))) # (!\LessThan0~4_combout  & (\Add4~250_combout )))), GLOBAL(\clk~combout ), VCC, , \Remainder[62]~10_combout , , , 
// !\state.DIV~regout , )

	.clk(\clk~combout ),
	.dataa(contador[7]),
	.datab(\LessThan0~4_combout ),
	.datac(\Add4~250_combout ),
	.datad(\Selector118~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\state.DIV~regout ),
	.sload(gnd),
	.ena(\Remainder[62]~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Remainder[45]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Remainder[45] .lut_mask = "f4b0";
defparam \Remainder[45] .operation_mode = "normal";
defparam \Remainder[45] .output_mode = "reg_only";
defparam \Remainder[45] .register_cascade_mode = "off";
defparam \Remainder[45] .sum_lutc_input = "datac";
defparam \Remainder[45] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y9_N9
maxv_lcell \Add4~245 (
// Equation(s):
// \Add4~245_combout  = Remainder[46] $ (((((!\Add4~272  & \Add4~252 ) # (\Add4~272  & \Add4~252COUT1_544 )))))
// \Add4~247  = CARRY((!Remainder[46] & ((!\Add4~252COUT1_544 ))))

	.clk(gnd),
	.dataa(Remainder[46]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~272 ),
	.cin0(\Add4~252 ),
	.cin1(\Add4~252COUT1_544 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~245_combout ),
	.regout(),
	.cout(\Add4~247 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add4~245 .cin0_used = "true";
defparam \Add4~245 .cin1_used = "true";
defparam \Add4~245 .cin_used = "true";
defparam \Add4~245 .lut_mask = "5a05";
defparam \Add4~245 .operation_mode = "arithmetic";
defparam \Add4~245 .output_mode = "comb_only";
defparam \Add4~245 .register_cascade_mode = "off";
defparam \Add4~245 .sum_lutc_input = "cin";
defparam \Add4~245 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N9
maxv_lcell \Add2~245 (
// Equation(s):
// \Add2~245_combout  = Remainder[46] $ (Divisor[46] $ (((!\Add2~272  & \Add2~252 ) # (\Add2~272  & \Add2~252COUT1_544 ))))
// \Add2~247  = CARRY((Remainder[46] & ((!\Add2~252COUT1_544 ) # (!Divisor[46]))) # (!Remainder[46] & (!Divisor[46] & !\Add2~252COUT1_544 )))

	.clk(gnd),
	.dataa(Remainder[46]),
	.datab(Divisor[46]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~272 ),
	.cin0(\Add2~252 ),
	.cin1(\Add2~252COUT1_544 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~245_combout ),
	.regout(),
	.cout(\Add2~247 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add2~245 .cin0_used = "true";
defparam \Add2~245 .cin1_used = "true";
defparam \Add2~245 .cin_used = "true";
defparam \Add2~245 .lut_mask = "962b";
defparam \Add2~245 .operation_mode = "arithmetic";
defparam \Add2~245 .output_mode = "comb_only";
defparam \Add2~245 .register_cascade_mode = "off";
defparam \Add2~245 .sum_lutc_input = "cin";
defparam \Add2~245 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N9
maxv_lcell \Add3~245 (
// Equation(s):
// \Add3~245_combout  = \Add2~245_combout  $ (Divisor[46] $ ((!(!\Add3~272  & \Add3~252 ) # (\Add3~272  & \Add3~252COUT1_544 ))))
// \Add3~247  = CARRY((\Add2~245_combout  & ((Divisor[46]) # (!\Add3~252COUT1_544 ))) # (!\Add2~245_combout  & (Divisor[46] & !\Add3~252COUT1_544 )))

	.clk(gnd),
	.dataa(\Add2~245_combout ),
	.datab(Divisor[46]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add3~272 ),
	.cin0(\Add3~252 ),
	.cin1(\Add3~252COUT1_544 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add3~245_combout ),
	.regout(),
	.cout(\Add3~247 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add3~245 .cin0_used = "true";
defparam \Add3~245 .cin1_used = "true";
defparam \Add3~245 .cin_used = "true";
defparam \Add3~245 .lut_mask = "698e";
defparam \Add3~245 .operation_mode = "arithmetic";
defparam \Add3~245 .output_mode = "comb_only";
defparam \Add3~245 .register_cascade_mode = "off";
defparam \Add3~245 .sum_lutc_input = "cin";
defparam \Add3~245 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N0
maxv_lcell \Selector117~0 (
// Equation(s):
// \Selector117~0_combout  = ((\Add2~5_combout  & (\Add2~245_combout )) # (!\Add2~5_combout  & ((\Add3~245_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add2~245_combout ),
	.datac(\Add3~245_combout ),
	.datad(\Add2~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector117~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector117~0 .lut_mask = "ccf0";
defparam \Selector117~0 .operation_mode = "normal";
defparam \Selector117~0 .output_mode = "comb_only";
defparam \Selector117~0 .register_cascade_mode = "off";
defparam \Selector117~0 .sum_lutc_input = "datac";
defparam \Selector117~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N1
maxv_lcell \Remainder[46] (
// Equation(s):
// Remainder[46] = DFFEAS((contador[7] & (((\Add4~245_combout )))) # (!contador[7] & ((\LessThan0~4_combout  & ((\Selector117~0_combout ))) # (!\LessThan0~4_combout  & (\Add4~245_combout )))), GLOBAL(\clk~combout ), VCC, , \Remainder[62]~10_combout , , , 
// !\state.DIV~regout , )

	.clk(\clk~combout ),
	.dataa(contador[7]),
	.datab(\LessThan0~4_combout ),
	.datac(\Add4~245_combout ),
	.datad(\Selector117~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\state.DIV~regout ),
	.sload(gnd),
	.ena(\Remainder[62]~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Remainder[46]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Remainder[46] .lut_mask = "f4b0";
defparam \Remainder[46] .operation_mode = "normal";
defparam \Remainder[46] .output_mode = "reg_only";
defparam \Remainder[46] .register_cascade_mode = "off";
defparam \Remainder[46] .sum_lutc_input = "datac";
defparam \Remainder[46] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y9_N0
maxv_lcell \Add4~240 (
// Equation(s):
// \Add4~240_combout  = (Remainder[47] $ ((!\Add4~247 )))
// \Add4~242  = CARRY(((Remainder[47]) # (!\Add4~247 )))
// \Add4~242COUT1_546  = CARRY(((Remainder[47]) # (!\Add4~247 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(Remainder[47]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~247 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~240_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~242 ),
	.cout1(\Add4~242COUT1_546 ));
// synopsys translate_off
defparam \Add4~240 .cin_used = "true";
defparam \Add4~240 .lut_mask = "c3cf";
defparam \Add4~240 .operation_mode = "arithmetic";
defparam \Add4~240 .output_mode = "comb_only";
defparam \Add4~240 .register_cascade_mode = "off";
defparam \Add4~240 .sum_lutc_input = "cin";
defparam \Add4~240 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N0
maxv_lcell \Add2~240 (
// Equation(s):
// \Add2~240_combout  = Remainder[47] $ (Divisor[47] $ ((!\Add2~247 )))
// \Add2~242  = CARRY((Remainder[47] & (Divisor[47] & !\Add2~247 )) # (!Remainder[47] & ((Divisor[47]) # (!\Add2~247 ))))
// \Add2~242COUT1_546  = CARRY((Remainder[47] & (Divisor[47] & !\Add2~247 )) # (!Remainder[47] & ((Divisor[47]) # (!\Add2~247 ))))

	.clk(gnd),
	.dataa(Remainder[47]),
	.datab(Divisor[47]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~247 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~240_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~242 ),
	.cout1(\Add2~242COUT1_546 ));
// synopsys translate_off
defparam \Add2~240 .cin_used = "true";
defparam \Add2~240 .lut_mask = "694d";
defparam \Add2~240 .operation_mode = "arithmetic";
defparam \Add2~240 .output_mode = "comb_only";
defparam \Add2~240 .register_cascade_mode = "off";
defparam \Add2~240 .sum_lutc_input = "cin";
defparam \Add2~240 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N0
maxv_lcell \Add3~240 (
// Equation(s):
// \Add3~240_combout  = \Add2~240_combout  $ (Divisor[47] $ ((\Add3~247 )))
// \Add3~242  = CARRY((\Add2~240_combout  & (!Divisor[47] & !\Add3~247 )) # (!\Add2~240_combout  & ((!\Add3~247 ) # (!Divisor[47]))))
// \Add3~242COUT1_546  = CARRY((\Add2~240_combout  & (!Divisor[47] & !\Add3~247 )) # (!\Add2~240_combout  & ((!\Add3~247 ) # (!Divisor[47]))))

	.clk(gnd),
	.dataa(\Add2~240_combout ),
	.datab(Divisor[47]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add3~247 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add3~240_combout ),
	.regout(),
	.cout(),
	.cout0(\Add3~242 ),
	.cout1(\Add3~242COUT1_546 ));
// synopsys translate_off
defparam \Add3~240 .cin_used = "true";
defparam \Add3~240 .lut_mask = "9617";
defparam \Add3~240 .operation_mode = "arithmetic";
defparam \Add3~240 .output_mode = "comb_only";
defparam \Add3~240 .register_cascade_mode = "off";
defparam \Add3~240 .sum_lutc_input = "cin";
defparam \Add3~240 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N4
maxv_lcell \Selector116~0 (
// Equation(s):
// \Selector116~0_combout  = ((\Add2~5_combout  & (\Add2~240_combout )) # (!\Add2~5_combout  & ((\Add3~240_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add2~240_combout ),
	.datac(\Add2~5_combout ),
	.datad(\Add3~240_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector116~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector116~0 .lut_mask = "cfc0";
defparam \Selector116~0 .operation_mode = "normal";
defparam \Selector116~0 .output_mode = "comb_only";
defparam \Selector116~0 .register_cascade_mode = "off";
defparam \Selector116~0 .sum_lutc_input = "datac";
defparam \Selector116~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N5
maxv_lcell \Remainder[47] (
// Equation(s):
// Remainder[47] = DFFEAS((contador[7] & (\Add4~240_combout )) # (!contador[7] & ((\LessThan0~4_combout  & ((\Selector116~0_combout ))) # (!\LessThan0~4_combout  & (\Add4~240_combout )))), GLOBAL(\clk~combout ), VCC, , \Remainder[62]~10_combout , , , 
// !\state.DIV~regout , )

	.clk(\clk~combout ),
	.dataa(contador[7]),
	.datab(\Add4~240_combout ),
	.datac(\LessThan0~4_combout ),
	.datad(\Selector116~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\state.DIV~regout ),
	.sload(gnd),
	.ena(\Remainder[62]~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Remainder[47]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Remainder[47] .lut_mask = "dc8c";
defparam \Remainder[47] .operation_mode = "normal";
defparam \Remainder[47] .output_mode = "reg_only";
defparam \Remainder[47] .register_cascade_mode = "off";
defparam \Remainder[47] .sum_lutc_input = "datac";
defparam \Remainder[47] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y9_N1
maxv_lcell \Add4~235 (
// Equation(s):
// \Add4~235_combout  = Remainder[48] $ (((((!\Add4~247  & \Add4~242 ) # (\Add4~247  & \Add4~242COUT1_546 )))))
// \Add4~237  = CARRY((!Remainder[48] & ((!\Add4~242 ))))
// \Add4~237COUT1_548  = CARRY((!Remainder[48] & ((!\Add4~242COUT1_546 ))))

	.clk(gnd),
	.dataa(Remainder[48]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~247 ),
	.cin0(\Add4~242 ),
	.cin1(\Add4~242COUT1_546 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~235_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~237 ),
	.cout1(\Add4~237COUT1_548 ));
// synopsys translate_off
defparam \Add4~235 .cin0_used = "true";
defparam \Add4~235 .cin1_used = "true";
defparam \Add4~235 .cin_used = "true";
defparam \Add4~235 .lut_mask = "5a05";
defparam \Add4~235 .operation_mode = "arithmetic";
defparam \Add4~235 .output_mode = "comb_only";
defparam \Add4~235 .register_cascade_mode = "off";
defparam \Add4~235 .sum_lutc_input = "cin";
defparam \Add4~235 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N1
maxv_lcell \Add2~235 (
// Equation(s):
// \Add2~235_combout  = Divisor[48] $ (Remainder[48] $ (((!\Add2~247  & \Add2~242 ) # (\Add2~247  & \Add2~242COUT1_546 ))))
// \Add2~237  = CARRY((Divisor[48] & (Remainder[48] & !\Add2~242 )) # (!Divisor[48] & ((Remainder[48]) # (!\Add2~242 ))))
// \Add2~237COUT1_548  = CARRY((Divisor[48] & (Remainder[48] & !\Add2~242COUT1_546 )) # (!Divisor[48] & ((Remainder[48]) # (!\Add2~242COUT1_546 ))))

	.clk(gnd),
	.dataa(Divisor[48]),
	.datab(Remainder[48]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~247 ),
	.cin0(\Add2~242 ),
	.cin1(\Add2~242COUT1_546 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~235_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~237 ),
	.cout1(\Add2~237COUT1_548 ));
// synopsys translate_off
defparam \Add2~235 .cin0_used = "true";
defparam \Add2~235 .cin1_used = "true";
defparam \Add2~235 .cin_used = "true";
defparam \Add2~235 .lut_mask = "964d";
defparam \Add2~235 .operation_mode = "arithmetic";
defparam \Add2~235 .output_mode = "comb_only";
defparam \Add2~235 .register_cascade_mode = "off";
defparam \Add2~235 .sum_lutc_input = "cin";
defparam \Add2~235 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N1
maxv_lcell \Add3~235 (
// Equation(s):
// \Add3~235_combout  = Divisor[48] $ (\Add2~235_combout  $ ((!(!\Add3~247  & \Add3~242 ) # (\Add3~247  & \Add3~242COUT1_546 ))))
// \Add3~237  = CARRY((Divisor[48] & ((\Add2~235_combout ) # (!\Add3~242 ))) # (!Divisor[48] & (\Add2~235_combout  & !\Add3~242 )))
// \Add3~237COUT1_548  = CARRY((Divisor[48] & ((\Add2~235_combout ) # (!\Add3~242COUT1_546 ))) # (!Divisor[48] & (\Add2~235_combout  & !\Add3~242COUT1_546 )))

	.clk(gnd),
	.dataa(Divisor[48]),
	.datab(\Add2~235_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add3~247 ),
	.cin0(\Add3~242 ),
	.cin1(\Add3~242COUT1_546 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add3~235_combout ),
	.regout(),
	.cout(),
	.cout0(\Add3~237 ),
	.cout1(\Add3~237COUT1_548 ));
// synopsys translate_off
defparam \Add3~235 .cin0_used = "true";
defparam \Add3~235 .cin1_used = "true";
defparam \Add3~235 .cin_used = "true";
defparam \Add3~235 .lut_mask = "698e";
defparam \Add3~235 .operation_mode = "arithmetic";
defparam \Add3~235 .output_mode = "comb_only";
defparam \Add3~235 .register_cascade_mode = "off";
defparam \Add3~235 .sum_lutc_input = "cin";
defparam \Add3~235 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N1
maxv_lcell \Selector115~0 (
// Equation(s):
// \Selector115~0_combout  = ((\Add2~5_combout  & ((\Add2~235_combout ))) # (!\Add2~5_combout  & (\Add3~235_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add2~5_combout ),
	.datac(\Add3~235_combout ),
	.datad(\Add2~235_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector115~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector115~0 .lut_mask = "fc30";
defparam \Selector115~0 .operation_mode = "normal";
defparam \Selector115~0 .output_mode = "comb_only";
defparam \Selector115~0 .register_cascade_mode = "off";
defparam \Selector115~0 .sum_lutc_input = "datac";
defparam \Selector115~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N0
maxv_lcell \Remainder[48] (
// Equation(s):
// Remainder[48] = DFFEAS((\LessThan0~4_combout  & ((contador[7] & (\Add4~235_combout )) # (!contador[7] & ((\Selector115~0_combout ))))) # (!\LessThan0~4_combout  & (\Add4~235_combout )), GLOBAL(\clk~combout ), VCC, , \Remainder[62]~10_combout , , , 
// !\state.DIV~regout , )

	.clk(\clk~combout ),
	.dataa(\Add4~235_combout ),
	.datab(\LessThan0~4_combout ),
	.datac(contador[7]),
	.datad(\Selector115~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\state.DIV~regout ),
	.sload(gnd),
	.ena(\Remainder[62]~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Remainder[48]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Remainder[48] .lut_mask = "aea2";
defparam \Remainder[48] .operation_mode = "normal";
defparam \Remainder[48] .output_mode = "reg_only";
defparam \Remainder[48] .register_cascade_mode = "off";
defparam \Remainder[48] .sum_lutc_input = "datac";
defparam \Remainder[48] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y9_N2
maxv_lcell \Add4~230 (
// Equation(s):
// \Add4~230_combout  = (Remainder[49] $ ((!(!\Add4~247  & \Add4~237 ) # (\Add4~247  & \Add4~237COUT1_548 ))))
// \Add4~232  = CARRY(((Remainder[49]) # (!\Add4~237 )))
// \Add4~232COUT1_550  = CARRY(((Remainder[49]) # (!\Add4~237COUT1_548 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(Remainder[49]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~247 ),
	.cin0(\Add4~237 ),
	.cin1(\Add4~237COUT1_548 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~230_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~232 ),
	.cout1(\Add4~232COUT1_550 ));
// synopsys translate_off
defparam \Add4~230 .cin0_used = "true";
defparam \Add4~230 .cin1_used = "true";
defparam \Add4~230 .cin_used = "true";
defparam \Add4~230 .lut_mask = "c3cf";
defparam \Add4~230 .operation_mode = "arithmetic";
defparam \Add4~230 .output_mode = "comb_only";
defparam \Add4~230 .register_cascade_mode = "off";
defparam \Add4~230 .sum_lutc_input = "cin";
defparam \Add4~230 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N2
maxv_lcell \Add2~230 (
// Equation(s):
// \Add2~230_combout  = Remainder[49] $ (Divisor[49] $ ((!(!\Add2~247  & \Add2~237 ) # (\Add2~247  & \Add2~237COUT1_548 ))))
// \Add2~232  = CARRY((Remainder[49] & (Divisor[49] & !\Add2~237 )) # (!Remainder[49] & ((Divisor[49]) # (!\Add2~237 ))))
// \Add2~232COUT1_550  = CARRY((Remainder[49] & (Divisor[49] & !\Add2~237COUT1_548 )) # (!Remainder[49] & ((Divisor[49]) # (!\Add2~237COUT1_548 ))))

	.clk(gnd),
	.dataa(Remainder[49]),
	.datab(Divisor[49]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~247 ),
	.cin0(\Add2~237 ),
	.cin1(\Add2~237COUT1_548 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~230_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~232 ),
	.cout1(\Add2~232COUT1_550 ));
// synopsys translate_off
defparam \Add2~230 .cin0_used = "true";
defparam \Add2~230 .cin1_used = "true";
defparam \Add2~230 .cin_used = "true";
defparam \Add2~230 .lut_mask = "694d";
defparam \Add2~230 .operation_mode = "arithmetic";
defparam \Add2~230 .output_mode = "comb_only";
defparam \Add2~230 .register_cascade_mode = "off";
defparam \Add2~230 .sum_lutc_input = "cin";
defparam \Add2~230 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N2
maxv_lcell \Add3~230 (
// Equation(s):
// \Add3~230_combout  = \Add2~230_combout  $ (Divisor[49] $ (((!\Add3~247  & \Add3~237 ) # (\Add3~247  & \Add3~237COUT1_548 ))))
// \Add3~232  = CARRY((\Add2~230_combout  & (!Divisor[49] & !\Add3~237 )) # (!\Add2~230_combout  & ((!\Add3~237 ) # (!Divisor[49]))))
// \Add3~232COUT1_550  = CARRY((\Add2~230_combout  & (!Divisor[49] & !\Add3~237COUT1_548 )) # (!\Add2~230_combout  & ((!\Add3~237COUT1_548 ) # (!Divisor[49]))))

	.clk(gnd),
	.dataa(\Add2~230_combout ),
	.datab(Divisor[49]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add3~247 ),
	.cin0(\Add3~237 ),
	.cin1(\Add3~237COUT1_548 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add3~230_combout ),
	.regout(),
	.cout(),
	.cout0(\Add3~232 ),
	.cout1(\Add3~232COUT1_550 ));
// synopsys translate_off
defparam \Add3~230 .cin0_used = "true";
defparam \Add3~230 .cin1_used = "true";
defparam \Add3~230 .cin_used = "true";
defparam \Add3~230 .lut_mask = "9617";
defparam \Add3~230 .operation_mode = "arithmetic";
defparam \Add3~230 .output_mode = "comb_only";
defparam \Add3~230 .register_cascade_mode = "off";
defparam \Add3~230 .sum_lutc_input = "cin";
defparam \Add3~230 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N6
maxv_lcell \Selector114~0 (
// Equation(s):
// \Selector114~0_combout  = ((\Add2~5_combout  & ((\Add2~230_combout ))) # (!\Add2~5_combout  & (\Add3~230_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add2~5_combout ),
	.datac(\Add3~230_combout ),
	.datad(\Add2~230_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector114~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector114~0 .lut_mask = "fc30";
defparam \Selector114~0 .operation_mode = "normal";
defparam \Selector114~0 .output_mode = "comb_only";
defparam \Selector114~0 .register_cascade_mode = "off";
defparam \Selector114~0 .sum_lutc_input = "datac";
defparam \Selector114~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N7
maxv_lcell \Remainder[49] (
// Equation(s):
// Remainder[49] = DFFEAS((contador[7] & (((\Add4~230_combout )))) # (!contador[7] & ((\LessThan0~4_combout  & ((\Selector114~0_combout ))) # (!\LessThan0~4_combout  & (\Add4~230_combout )))), GLOBAL(\clk~combout ), VCC, , \Remainder[62]~10_combout , , , 
// !\state.DIV~regout , )

	.clk(\clk~combout ),
	.dataa(contador[7]),
	.datab(\LessThan0~4_combout ),
	.datac(\Add4~230_combout ),
	.datad(\Selector114~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\state.DIV~regout ),
	.sload(gnd),
	.ena(\Remainder[62]~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Remainder[49]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Remainder[49] .lut_mask = "f4b0";
defparam \Remainder[49] .operation_mode = "normal";
defparam \Remainder[49] .output_mode = "reg_only";
defparam \Remainder[49] .register_cascade_mode = "off";
defparam \Remainder[49] .sum_lutc_input = "datac";
defparam \Remainder[49] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y9_N3
maxv_lcell \Add4~225 (
// Equation(s):
// \Add4~225_combout  = (Remainder[50] $ (((!\Add4~247  & \Add4~232 ) # (\Add4~247  & \Add4~232COUT1_550 ))))
// \Add4~227  = CARRY(((!Remainder[50] & !\Add4~232 )))
// \Add4~227COUT1_552  = CARRY(((!Remainder[50] & !\Add4~232COUT1_550 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(Remainder[50]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~247 ),
	.cin0(\Add4~232 ),
	.cin1(\Add4~232COUT1_550 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~225_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~227 ),
	.cout1(\Add4~227COUT1_552 ));
// synopsys translate_off
defparam \Add4~225 .cin0_used = "true";
defparam \Add4~225 .cin1_used = "true";
defparam \Add4~225 .cin_used = "true";
defparam \Add4~225 .lut_mask = "3c03";
defparam \Add4~225 .operation_mode = "arithmetic";
defparam \Add4~225 .output_mode = "comb_only";
defparam \Add4~225 .register_cascade_mode = "off";
defparam \Add4~225 .sum_lutc_input = "cin";
defparam \Add4~225 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N3
maxv_lcell \Add2~225 (
// Equation(s):
// \Add2~225_combout  = Remainder[50] $ (Divisor[50] $ (((!\Add2~247  & \Add2~232 ) # (\Add2~247  & \Add2~232COUT1_550 ))))
// \Add2~227  = CARRY((Remainder[50] & ((!\Add2~232 ) # (!Divisor[50]))) # (!Remainder[50] & (!Divisor[50] & !\Add2~232 )))
// \Add2~227COUT1_552  = CARRY((Remainder[50] & ((!\Add2~232COUT1_550 ) # (!Divisor[50]))) # (!Remainder[50] & (!Divisor[50] & !\Add2~232COUT1_550 )))

	.clk(gnd),
	.dataa(Remainder[50]),
	.datab(Divisor[50]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~247 ),
	.cin0(\Add2~232 ),
	.cin1(\Add2~232COUT1_550 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~225_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~227 ),
	.cout1(\Add2~227COUT1_552 ));
// synopsys translate_off
defparam \Add2~225 .cin0_used = "true";
defparam \Add2~225 .cin1_used = "true";
defparam \Add2~225 .cin_used = "true";
defparam \Add2~225 .lut_mask = "962b";
defparam \Add2~225 .operation_mode = "arithmetic";
defparam \Add2~225 .output_mode = "comb_only";
defparam \Add2~225 .register_cascade_mode = "off";
defparam \Add2~225 .sum_lutc_input = "cin";
defparam \Add2~225 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N3
maxv_lcell \Add3~225 (
// Equation(s):
// \Add3~225_combout  = \Add2~225_combout  $ (Divisor[50] $ ((!(!\Add3~247  & \Add3~232 ) # (\Add3~247  & \Add3~232COUT1_550 ))))
// \Add3~227  = CARRY((\Add2~225_combout  & ((Divisor[50]) # (!\Add3~232 ))) # (!\Add2~225_combout  & (Divisor[50] & !\Add3~232 )))
// \Add3~227COUT1_552  = CARRY((\Add2~225_combout  & ((Divisor[50]) # (!\Add3~232COUT1_550 ))) # (!\Add2~225_combout  & (Divisor[50] & !\Add3~232COUT1_550 )))

	.clk(gnd),
	.dataa(\Add2~225_combout ),
	.datab(Divisor[50]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add3~247 ),
	.cin0(\Add3~232 ),
	.cin1(\Add3~232COUT1_550 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add3~225_combout ),
	.regout(),
	.cout(),
	.cout0(\Add3~227 ),
	.cout1(\Add3~227COUT1_552 ));
// synopsys translate_off
defparam \Add3~225 .cin0_used = "true";
defparam \Add3~225 .cin1_used = "true";
defparam \Add3~225 .cin_used = "true";
defparam \Add3~225 .lut_mask = "698e";
defparam \Add3~225 .operation_mode = "arithmetic";
defparam \Add3~225 .output_mode = "comb_only";
defparam \Add3~225 .register_cascade_mode = "off";
defparam \Add3~225 .sum_lutc_input = "cin";
defparam \Add3~225 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N4
maxv_lcell \Selector113~0 (
// Equation(s):
// \Selector113~0_combout  = ((\Add2~5_combout  & (\Add2~225_combout )) # (!\Add2~5_combout  & ((\Add3~225_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add2~5_combout ),
	.datac(\Add2~225_combout ),
	.datad(\Add3~225_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector113~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector113~0 .lut_mask = "f3c0";
defparam \Selector113~0 .operation_mode = "normal";
defparam \Selector113~0 .output_mode = "comb_only";
defparam \Selector113~0 .register_cascade_mode = "off";
defparam \Selector113~0 .sum_lutc_input = "datac";
defparam \Selector113~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N5
maxv_lcell \Remainder[50] (
// Equation(s):
// Remainder[50] = DFFEAS((contador[7] & (((\Add4~225_combout )))) # (!contador[7] & ((\LessThan0~4_combout  & ((\Selector113~0_combout ))) # (!\LessThan0~4_combout  & (\Add4~225_combout )))), GLOBAL(\clk~combout ), VCC, , \Remainder[62]~10_combout , , , 
// !\state.DIV~regout , )

	.clk(\clk~combout ),
	.dataa(contador[7]),
	.datab(\LessThan0~4_combout ),
	.datac(\Add4~225_combout ),
	.datad(\Selector113~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\state.DIV~regout ),
	.sload(gnd),
	.ena(\Remainder[62]~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Remainder[50]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Remainder[50] .lut_mask = "f4b0";
defparam \Remainder[50] .operation_mode = "normal";
defparam \Remainder[50] .output_mode = "reg_only";
defparam \Remainder[50] .register_cascade_mode = "off";
defparam \Remainder[50] .sum_lutc_input = "datac";
defparam \Remainder[50] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y9_N4
maxv_lcell \Add4~220 (
// Equation(s):
// \Add4~220_combout  = (Remainder[51] $ ((!(!\Add4~247  & \Add4~227 ) # (\Add4~247  & \Add4~227COUT1_552 ))))
// \Add4~222  = CARRY(((Remainder[51]) # (!\Add4~227COUT1_552 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(Remainder[51]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~247 ),
	.cin0(\Add4~227 ),
	.cin1(\Add4~227COUT1_552 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~220_combout ),
	.regout(),
	.cout(\Add4~222 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add4~220 .cin0_used = "true";
defparam \Add4~220 .cin1_used = "true";
defparam \Add4~220 .cin_used = "true";
defparam \Add4~220 .lut_mask = "c3cf";
defparam \Add4~220 .operation_mode = "arithmetic";
defparam \Add4~220 .output_mode = "comb_only";
defparam \Add4~220 .register_cascade_mode = "off";
defparam \Add4~220 .sum_lutc_input = "cin";
defparam \Add4~220 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N4
maxv_lcell \Add2~220 (
// Equation(s):
// \Add2~220_combout  = Remainder[51] $ (Divisor[51] $ ((!(!\Add2~247  & \Add2~227 ) # (\Add2~247  & \Add2~227COUT1_552 ))))
// \Add2~222  = CARRY((Remainder[51] & (Divisor[51] & !\Add2~227COUT1_552 )) # (!Remainder[51] & ((Divisor[51]) # (!\Add2~227COUT1_552 ))))

	.clk(gnd),
	.dataa(Remainder[51]),
	.datab(Divisor[51]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~247 ),
	.cin0(\Add2~227 ),
	.cin1(\Add2~227COUT1_552 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~220_combout ),
	.regout(),
	.cout(\Add2~222 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add2~220 .cin0_used = "true";
defparam \Add2~220 .cin1_used = "true";
defparam \Add2~220 .cin_used = "true";
defparam \Add2~220 .lut_mask = "694d";
defparam \Add2~220 .operation_mode = "arithmetic";
defparam \Add2~220 .output_mode = "comb_only";
defparam \Add2~220 .register_cascade_mode = "off";
defparam \Add2~220 .sum_lutc_input = "cin";
defparam \Add2~220 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N4
maxv_lcell \Add3~220 (
// Equation(s):
// \Add3~220_combout  = Divisor[51] $ (\Add2~220_combout  $ (((!\Add3~247  & \Add3~227 ) # (\Add3~247  & \Add3~227COUT1_552 ))))
// \Add3~222  = CARRY((Divisor[51] & (!\Add2~220_combout  & !\Add3~227COUT1_552 )) # (!Divisor[51] & ((!\Add3~227COUT1_552 ) # (!\Add2~220_combout ))))

	.clk(gnd),
	.dataa(Divisor[51]),
	.datab(\Add2~220_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add3~247 ),
	.cin0(\Add3~227 ),
	.cin1(\Add3~227COUT1_552 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add3~220_combout ),
	.regout(),
	.cout(\Add3~222 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add3~220 .cin0_used = "true";
defparam \Add3~220 .cin1_used = "true";
defparam \Add3~220 .cin_used = "true";
defparam \Add3~220 .lut_mask = "9617";
defparam \Add3~220 .operation_mode = "arithmetic";
defparam \Add3~220 .output_mode = "comb_only";
defparam \Add3~220 .register_cascade_mode = "off";
defparam \Add3~220 .sum_lutc_input = "cin";
defparam \Add3~220 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N3
maxv_lcell \Selector112~0 (
// Equation(s):
// \Selector112~0_combout  = (\Add2~5_combout  & (((\Add2~220_combout )))) # (!\Add2~5_combout  & (((\Add3~220_combout ))))

	.clk(gnd),
	.dataa(\Add2~5_combout ),
	.datab(vcc),
	.datac(\Add3~220_combout ),
	.datad(\Add2~220_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector112~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector112~0 .lut_mask = "fa50";
defparam \Selector112~0 .operation_mode = "normal";
defparam \Selector112~0 .output_mode = "comb_only";
defparam \Selector112~0 .register_cascade_mode = "off";
defparam \Selector112~0 .sum_lutc_input = "datac";
defparam \Selector112~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N0
maxv_lcell \Remainder[51] (
// Equation(s):
// Remainder[51] = DFFEAS((contador[7] & (((\Add4~220_combout )))) # (!contador[7] & ((\LessThan0~4_combout  & ((\Selector112~0_combout ))) # (!\LessThan0~4_combout  & (\Add4~220_combout )))), GLOBAL(\clk~combout ), VCC, , \Remainder[62]~10_combout , , , 
// !\state.DIV~regout , )

	.clk(\clk~combout ),
	.dataa(contador[7]),
	.datab(\LessThan0~4_combout ),
	.datac(\Add4~220_combout ),
	.datad(\Selector112~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\state.DIV~regout ),
	.sload(gnd),
	.ena(\Remainder[62]~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Remainder[51]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Remainder[51] .lut_mask = "f4b0";
defparam \Remainder[51] .operation_mode = "normal";
defparam \Remainder[51] .output_mode = "reg_only";
defparam \Remainder[51] .register_cascade_mode = "off";
defparam \Remainder[51] .sum_lutc_input = "datac";
defparam \Remainder[51] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y9_N5
maxv_lcell \Add4~215 (
// Equation(s):
// \Add4~215_combout  = (Remainder[52] $ ((\Add4~222 )))
// \Add4~217  = CARRY(((!Remainder[52] & !\Add4~222 )))
// \Add4~217COUT1_554  = CARRY(((!Remainder[52] & !\Add4~222 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(Remainder[52]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~222 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~215_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~217 ),
	.cout1(\Add4~217COUT1_554 ));
// synopsys translate_off
defparam \Add4~215 .cin_used = "true";
defparam \Add4~215 .lut_mask = "3c03";
defparam \Add4~215 .operation_mode = "arithmetic";
defparam \Add4~215 .output_mode = "comb_only";
defparam \Add4~215 .register_cascade_mode = "off";
defparam \Add4~215 .sum_lutc_input = "cin";
defparam \Add4~215 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N5
maxv_lcell \Add2~215 (
// Equation(s):
// \Add2~215_combout  = Remainder[52] $ (Divisor[52] $ ((\Add2~222 )))
// \Add2~217  = CARRY((Remainder[52] & ((!\Add2~222 ) # (!Divisor[52]))) # (!Remainder[52] & (!Divisor[52] & !\Add2~222 )))
// \Add2~217COUT1_554  = CARRY((Remainder[52] & ((!\Add2~222 ) # (!Divisor[52]))) # (!Remainder[52] & (!Divisor[52] & !\Add2~222 )))

	.clk(gnd),
	.dataa(Remainder[52]),
	.datab(Divisor[52]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~222 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~215_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~217 ),
	.cout1(\Add2~217COUT1_554 ));
// synopsys translate_off
defparam \Add2~215 .cin_used = "true";
defparam \Add2~215 .lut_mask = "962b";
defparam \Add2~215 .operation_mode = "arithmetic";
defparam \Add2~215 .output_mode = "comb_only";
defparam \Add2~215 .register_cascade_mode = "off";
defparam \Add2~215 .sum_lutc_input = "cin";
defparam \Add2~215 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N5
maxv_lcell \Add3~215 (
// Equation(s):
// \Add3~215_combout  = \Add2~215_combout  $ (Divisor[52] $ ((!\Add3~222 )))
// \Add3~217  = CARRY((\Add2~215_combout  & ((Divisor[52]) # (!\Add3~222 ))) # (!\Add2~215_combout  & (Divisor[52] & !\Add3~222 )))
// \Add3~217COUT1_554  = CARRY((\Add2~215_combout  & ((Divisor[52]) # (!\Add3~222 ))) # (!\Add2~215_combout  & (Divisor[52] & !\Add3~222 )))

	.clk(gnd),
	.dataa(\Add2~215_combout ),
	.datab(Divisor[52]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add3~222 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add3~215_combout ),
	.regout(),
	.cout(),
	.cout0(\Add3~217 ),
	.cout1(\Add3~217COUT1_554 ));
// synopsys translate_off
defparam \Add3~215 .cin_used = "true";
defparam \Add3~215 .lut_mask = "698e";
defparam \Add3~215 .operation_mode = "arithmetic";
defparam \Add3~215 .output_mode = "comb_only";
defparam \Add3~215 .register_cascade_mode = "off";
defparam \Add3~215 .sum_lutc_input = "cin";
defparam \Add3~215 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N2
maxv_lcell \Selector111~0 (
// Equation(s):
// \Selector111~0_combout  = ((\Add2~5_combout  & (\Add2~215_combout )) # (!\Add2~5_combout  & ((\Add3~215_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add2~215_combout ),
	.datac(\Add2~5_combout ),
	.datad(\Add3~215_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector111~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector111~0 .lut_mask = "cfc0";
defparam \Selector111~0 .operation_mode = "normal";
defparam \Selector111~0 .output_mode = "comb_only";
defparam \Selector111~0 .register_cascade_mode = "off";
defparam \Selector111~0 .sum_lutc_input = "datac";
defparam \Selector111~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y8_N3
maxv_lcell \Remainder[52] (
// Equation(s):
// Remainder[52] = DFFEAS((\LessThan0~4_combout  & ((contador[7] & (\Add4~215_combout )) # (!contador[7] & ((\Selector111~0_combout ))))) # (!\LessThan0~4_combout  & (\Add4~215_combout )), GLOBAL(\clk~combout ), VCC, , \Remainder[62]~10_combout , , , 
// !\state.DIV~regout , )

	.clk(\clk~combout ),
	.dataa(\Add4~215_combout ),
	.datab(\LessThan0~4_combout ),
	.datac(contador[7]),
	.datad(\Selector111~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\state.DIV~regout ),
	.sload(gnd),
	.ena(\Remainder[62]~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Remainder[52]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Remainder[52] .lut_mask = "aea2";
defparam \Remainder[52] .operation_mode = "normal";
defparam \Remainder[52] .output_mode = "reg_only";
defparam \Remainder[52] .register_cascade_mode = "off";
defparam \Remainder[52] .sum_lutc_input = "datac";
defparam \Remainder[52] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y9_N6
maxv_lcell \Add4~210 (
// Equation(s):
// \Add4~210_combout  = Remainder[53] $ ((((!(!\Add4~222  & \Add4~217 ) # (\Add4~222  & \Add4~217COUT1_554 )))))
// \Add4~212  = CARRY((Remainder[53]) # ((!\Add4~217 )))
// \Add4~212COUT1_556  = CARRY((Remainder[53]) # ((!\Add4~217COUT1_554 )))

	.clk(gnd),
	.dataa(Remainder[53]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~222 ),
	.cin0(\Add4~217 ),
	.cin1(\Add4~217COUT1_554 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~210_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~212 ),
	.cout1(\Add4~212COUT1_556 ));
// synopsys translate_off
defparam \Add4~210 .cin0_used = "true";
defparam \Add4~210 .cin1_used = "true";
defparam \Add4~210 .cin_used = "true";
defparam \Add4~210 .lut_mask = "a5af";
defparam \Add4~210 .operation_mode = "arithmetic";
defparam \Add4~210 .output_mode = "comb_only";
defparam \Add4~210 .register_cascade_mode = "off";
defparam \Add4~210 .sum_lutc_input = "cin";
defparam \Add4~210 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N6
maxv_lcell \Add2~210 (
// Equation(s):
// \Add2~210_combout  = Remainder[53] $ (Divisor[53] $ ((!(!\Add2~222  & \Add2~217 ) # (\Add2~222  & \Add2~217COUT1_554 ))))
// \Add2~212  = CARRY((Remainder[53] & (Divisor[53] & !\Add2~217 )) # (!Remainder[53] & ((Divisor[53]) # (!\Add2~217 ))))
// \Add2~212COUT1_556  = CARRY((Remainder[53] & (Divisor[53] & !\Add2~217COUT1_554 )) # (!Remainder[53] & ((Divisor[53]) # (!\Add2~217COUT1_554 ))))

	.clk(gnd),
	.dataa(Remainder[53]),
	.datab(Divisor[53]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~222 ),
	.cin0(\Add2~217 ),
	.cin1(\Add2~217COUT1_554 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~210_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~212 ),
	.cout1(\Add2~212COUT1_556 ));
// synopsys translate_off
defparam \Add2~210 .cin0_used = "true";
defparam \Add2~210 .cin1_used = "true";
defparam \Add2~210 .cin_used = "true";
defparam \Add2~210 .lut_mask = "694d";
defparam \Add2~210 .operation_mode = "arithmetic";
defparam \Add2~210 .output_mode = "comb_only";
defparam \Add2~210 .register_cascade_mode = "off";
defparam \Add2~210 .sum_lutc_input = "cin";
defparam \Add2~210 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N6
maxv_lcell \Add3~210 (
// Equation(s):
// \Add3~210_combout  = \Add2~210_combout  $ (Divisor[53] $ (((!\Add3~222  & \Add3~217 ) # (\Add3~222  & \Add3~217COUT1_554 ))))
// \Add3~212  = CARRY((\Add2~210_combout  & (!Divisor[53] & !\Add3~217 )) # (!\Add2~210_combout  & ((!\Add3~217 ) # (!Divisor[53]))))
// \Add3~212COUT1_556  = CARRY((\Add2~210_combout  & (!Divisor[53] & !\Add3~217COUT1_554 )) # (!\Add2~210_combout  & ((!\Add3~217COUT1_554 ) # (!Divisor[53]))))

	.clk(gnd),
	.dataa(\Add2~210_combout ),
	.datab(Divisor[53]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add3~222 ),
	.cin0(\Add3~217 ),
	.cin1(\Add3~217COUT1_554 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add3~210_combout ),
	.regout(),
	.cout(),
	.cout0(\Add3~212 ),
	.cout1(\Add3~212COUT1_556 ));
// synopsys translate_off
defparam \Add3~210 .cin0_used = "true";
defparam \Add3~210 .cin1_used = "true";
defparam \Add3~210 .cin_used = "true";
defparam \Add3~210 .lut_mask = "9617";
defparam \Add3~210 .operation_mode = "arithmetic";
defparam \Add3~210 .output_mode = "comb_only";
defparam \Add3~210 .register_cascade_mode = "off";
defparam \Add3~210 .sum_lutc_input = "cin";
defparam \Add3~210 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N1
maxv_lcell \Selector110~0 (
// Equation(s):
// \Selector110~0_combout  = (\Add2~5_combout  & (((\Add2~210_combout )))) # (!\Add2~5_combout  & (((\Add3~210_combout ))))

	.clk(gnd),
	.dataa(\Add2~5_combout ),
	.datab(vcc),
	.datac(\Add3~210_combout ),
	.datad(\Add2~210_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector110~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector110~0 .lut_mask = "fa50";
defparam \Selector110~0 .operation_mode = "normal";
defparam \Selector110~0 .output_mode = "comb_only";
defparam \Selector110~0 .register_cascade_mode = "off";
defparam \Selector110~0 .sum_lutc_input = "datac";
defparam \Selector110~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N2
maxv_lcell \Remainder[53] (
// Equation(s):
// Remainder[53] = DFFEAS((contador[7] & (((\Add4~210_combout )))) # (!contador[7] & ((\LessThan0~4_combout  & ((\Selector110~0_combout ))) # (!\LessThan0~4_combout  & (\Add4~210_combout )))), GLOBAL(\clk~combout ), VCC, , \Remainder[62]~10_combout , , , 
// !\state.DIV~regout , )

	.clk(\clk~combout ),
	.dataa(contador[7]),
	.datab(\LessThan0~4_combout ),
	.datac(\Add4~210_combout ),
	.datad(\Selector110~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\state.DIV~regout ),
	.sload(gnd),
	.ena(\Remainder[62]~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Remainder[53]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Remainder[53] .lut_mask = "f4b0";
defparam \Remainder[53] .operation_mode = "normal";
defparam \Remainder[53] .output_mode = "reg_only";
defparam \Remainder[53] .register_cascade_mode = "off";
defparam \Remainder[53] .sum_lutc_input = "datac";
defparam \Remainder[53] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y9_N7
maxv_lcell \Add4~205 (
// Equation(s):
// \Add4~205_combout  = Remainder[54] $ (((((!\Add4~222  & \Add4~212 ) # (\Add4~222  & \Add4~212COUT1_556 )))))
// \Add4~207  = CARRY((!Remainder[54] & ((!\Add4~212 ))))
// \Add4~207COUT1_558  = CARRY((!Remainder[54] & ((!\Add4~212COUT1_556 ))))

	.clk(gnd),
	.dataa(Remainder[54]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~222 ),
	.cin0(\Add4~212 ),
	.cin1(\Add4~212COUT1_556 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~205_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~207 ),
	.cout1(\Add4~207COUT1_558 ));
// synopsys translate_off
defparam \Add4~205 .cin0_used = "true";
defparam \Add4~205 .cin1_used = "true";
defparam \Add4~205 .cin_used = "true";
defparam \Add4~205 .lut_mask = "5a05";
defparam \Add4~205 .operation_mode = "arithmetic";
defparam \Add4~205 .output_mode = "comb_only";
defparam \Add4~205 .register_cascade_mode = "off";
defparam \Add4~205 .sum_lutc_input = "cin";
defparam \Add4~205 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N7
maxv_lcell \Add2~205 (
// Equation(s):
// \Add2~205_combout  = Remainder[54] $ (Divisor[54] $ (((!\Add2~222  & \Add2~212 ) # (\Add2~222  & \Add2~212COUT1_556 ))))
// \Add2~207  = CARRY((Remainder[54] & ((!\Add2~212 ) # (!Divisor[54]))) # (!Remainder[54] & (!Divisor[54] & !\Add2~212 )))
// \Add2~207COUT1_558  = CARRY((Remainder[54] & ((!\Add2~212COUT1_556 ) # (!Divisor[54]))) # (!Remainder[54] & (!Divisor[54] & !\Add2~212COUT1_556 )))

	.clk(gnd),
	.dataa(Remainder[54]),
	.datab(Divisor[54]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~222 ),
	.cin0(\Add2~212 ),
	.cin1(\Add2~212COUT1_556 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~205_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~207 ),
	.cout1(\Add2~207COUT1_558 ));
// synopsys translate_off
defparam \Add2~205 .cin0_used = "true";
defparam \Add2~205 .cin1_used = "true";
defparam \Add2~205 .cin_used = "true";
defparam \Add2~205 .lut_mask = "962b";
defparam \Add2~205 .operation_mode = "arithmetic";
defparam \Add2~205 .output_mode = "comb_only";
defparam \Add2~205 .register_cascade_mode = "off";
defparam \Add2~205 .sum_lutc_input = "cin";
defparam \Add2~205 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N7
maxv_lcell \Add3~205 (
// Equation(s):
// \Add3~205_combout  = \Add2~205_combout  $ (Divisor[54] $ ((!(!\Add3~222  & \Add3~212 ) # (\Add3~222  & \Add3~212COUT1_556 ))))
// \Add3~207  = CARRY((\Add2~205_combout  & ((Divisor[54]) # (!\Add3~212 ))) # (!\Add2~205_combout  & (Divisor[54] & !\Add3~212 )))
// \Add3~207COUT1_558  = CARRY((\Add2~205_combout  & ((Divisor[54]) # (!\Add3~212COUT1_556 ))) # (!\Add2~205_combout  & (Divisor[54] & !\Add3~212COUT1_556 )))

	.clk(gnd),
	.dataa(\Add2~205_combout ),
	.datab(Divisor[54]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add3~222 ),
	.cin0(\Add3~212 ),
	.cin1(\Add3~212COUT1_556 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add3~205_combout ),
	.regout(),
	.cout(),
	.cout0(\Add3~207 ),
	.cout1(\Add3~207COUT1_558 ));
// synopsys translate_off
defparam \Add3~205 .cin0_used = "true";
defparam \Add3~205 .cin1_used = "true";
defparam \Add3~205 .cin_used = "true";
defparam \Add3~205 .lut_mask = "698e";
defparam \Add3~205 .operation_mode = "arithmetic";
defparam \Add3~205 .output_mode = "comb_only";
defparam \Add3~205 .register_cascade_mode = "off";
defparam \Add3~205 .sum_lutc_input = "cin";
defparam \Add3~205 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N6
maxv_lcell \Selector109~0 (
// Equation(s):
// \Selector109~0_combout  = ((\Add2~5_combout  & (\Add2~205_combout )) # (!\Add2~5_combout  & ((\Add3~205_combout ))))

	.clk(gnd),
	.dataa(\Add2~205_combout ),
	.datab(vcc),
	.datac(\Add2~5_combout ),
	.datad(\Add3~205_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector109~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector109~0 .lut_mask = "afa0";
defparam \Selector109~0 .operation_mode = "normal";
defparam \Selector109~0 .output_mode = "comb_only";
defparam \Selector109~0 .register_cascade_mode = "off";
defparam \Selector109~0 .sum_lutc_input = "datac";
defparam \Selector109~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N7
maxv_lcell \Remainder[54] (
// Equation(s):
// Remainder[54] = DFFEAS((\LessThan0~4_combout  & ((contador[7] & (\Add4~205_combout )) # (!contador[7] & ((\Selector109~0_combout ))))) # (!\LessThan0~4_combout  & (\Add4~205_combout )), GLOBAL(\clk~combout ), VCC, , \Remainder[62]~10_combout , , , 
// !\state.DIV~regout , )

	.clk(\clk~combout ),
	.dataa(\LessThan0~4_combout ),
	.datab(\Add4~205_combout ),
	.datac(contador[7]),
	.datad(\Selector109~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\state.DIV~regout ),
	.sload(gnd),
	.ena(\Remainder[62]~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Remainder[54]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Remainder[54] .lut_mask = "cec4";
defparam \Remainder[54] .operation_mode = "normal";
defparam \Remainder[54] .output_mode = "reg_only";
defparam \Remainder[54] .register_cascade_mode = "off";
defparam \Remainder[54] .sum_lutc_input = "datac";
defparam \Remainder[54] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y9_N8
maxv_lcell \Add4~200 (
// Equation(s):
// \Add4~200_combout  = (Remainder[55] $ ((!(!\Add4~222  & \Add4~207 ) # (\Add4~222  & \Add4~207COUT1_558 ))))
// \Add4~202  = CARRY(((Remainder[55]) # (!\Add4~207 )))
// \Add4~202COUT1_560  = CARRY(((Remainder[55]) # (!\Add4~207COUT1_558 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(Remainder[55]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~222 ),
	.cin0(\Add4~207 ),
	.cin1(\Add4~207COUT1_558 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~200_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~202 ),
	.cout1(\Add4~202COUT1_560 ));
// synopsys translate_off
defparam \Add4~200 .cin0_used = "true";
defparam \Add4~200 .cin1_used = "true";
defparam \Add4~200 .cin_used = "true";
defparam \Add4~200 .lut_mask = "c3cf";
defparam \Add4~200 .operation_mode = "arithmetic";
defparam \Add4~200 .output_mode = "comb_only";
defparam \Add4~200 .register_cascade_mode = "off";
defparam \Add4~200 .sum_lutc_input = "cin";
defparam \Add4~200 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N8
maxv_lcell \Add2~200 (
// Equation(s):
// \Add2~200_combout  = Divisor[55] $ (Remainder[55] $ ((!(!\Add2~222  & \Add2~207 ) # (\Add2~222  & \Add2~207COUT1_558 ))))
// \Add2~202  = CARRY((Divisor[55] & ((!\Add2~207 ) # (!Remainder[55]))) # (!Divisor[55] & (!Remainder[55] & !\Add2~207 )))
// \Add2~202COUT1_560  = CARRY((Divisor[55] & ((!\Add2~207COUT1_558 ) # (!Remainder[55]))) # (!Divisor[55] & (!Remainder[55] & !\Add2~207COUT1_558 )))

	.clk(gnd),
	.dataa(Divisor[55]),
	.datab(Remainder[55]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~222 ),
	.cin0(\Add2~207 ),
	.cin1(\Add2~207COUT1_558 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~200_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~202 ),
	.cout1(\Add2~202COUT1_560 ));
// synopsys translate_off
defparam \Add2~200 .cin0_used = "true";
defparam \Add2~200 .cin1_used = "true";
defparam \Add2~200 .cin_used = "true";
defparam \Add2~200 .lut_mask = "692b";
defparam \Add2~200 .operation_mode = "arithmetic";
defparam \Add2~200 .output_mode = "comb_only";
defparam \Add2~200 .register_cascade_mode = "off";
defparam \Add2~200 .sum_lutc_input = "cin";
defparam \Add2~200 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N8
maxv_lcell \Add3~200 (
// Equation(s):
// \Add3~200_combout  = Divisor[55] $ (\Add2~200_combout  $ (((!\Add3~222  & \Add3~207 ) # (\Add3~222  & \Add3~207COUT1_558 ))))
// \Add3~202  = CARRY((Divisor[55] & (!\Add2~200_combout  & !\Add3~207 )) # (!Divisor[55] & ((!\Add3~207 ) # (!\Add2~200_combout ))))
// \Add3~202COUT1_560  = CARRY((Divisor[55] & (!\Add2~200_combout  & !\Add3~207COUT1_558 )) # (!Divisor[55] & ((!\Add3~207COUT1_558 ) # (!\Add2~200_combout ))))

	.clk(gnd),
	.dataa(Divisor[55]),
	.datab(\Add2~200_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add3~222 ),
	.cin0(\Add3~207 ),
	.cin1(\Add3~207COUT1_558 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add3~200_combout ),
	.regout(),
	.cout(),
	.cout0(\Add3~202 ),
	.cout1(\Add3~202COUT1_560 ));
// synopsys translate_off
defparam \Add3~200 .cin0_used = "true";
defparam \Add3~200 .cin1_used = "true";
defparam \Add3~200 .cin_used = "true";
defparam \Add3~200 .lut_mask = "9617";
defparam \Add3~200 .operation_mode = "arithmetic";
defparam \Add3~200 .output_mode = "comb_only";
defparam \Add3~200 .register_cascade_mode = "off";
defparam \Add3~200 .sum_lutc_input = "cin";
defparam \Add3~200 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N1
maxv_lcell \Selector108~0 (
// Equation(s):
// \Selector108~0_combout  = ((\Add2~5_combout  & (\Add2~200_combout )) # (!\Add2~5_combout  & ((\Add3~200_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add2~5_combout ),
	.datac(\Add2~200_combout ),
	.datad(\Add3~200_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector108~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector108~0 .lut_mask = "f3c0";
defparam \Selector108~0 .operation_mode = "normal";
defparam \Selector108~0 .output_mode = "comb_only";
defparam \Selector108~0 .register_cascade_mode = "off";
defparam \Selector108~0 .sum_lutc_input = "datac";
defparam \Selector108~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y5_N5
maxv_lcell \Remainder[55] (
// Equation(s):
// Remainder[55] = DFFEAS((\LessThan0~4_combout  & ((contador[7] & (\Add4~200_combout )) # (!contador[7] & ((\Selector108~0_combout ))))) # (!\LessThan0~4_combout  & (\Add4~200_combout )), GLOBAL(\clk~combout ), VCC, , \Remainder[62]~10_combout , , , 
// !\state.DIV~regout , )

	.clk(\clk~combout ),
	.dataa(\LessThan0~4_combout ),
	.datab(\Add4~200_combout ),
	.datac(contador[7]),
	.datad(\Selector108~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\state.DIV~regout ),
	.sload(gnd),
	.ena(\Remainder[62]~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Remainder[55]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Remainder[55] .lut_mask = "cec4";
defparam \Remainder[55] .operation_mode = "normal";
defparam \Remainder[55] .output_mode = "reg_only";
defparam \Remainder[55] .register_cascade_mode = "off";
defparam \Remainder[55] .sum_lutc_input = "datac";
defparam \Remainder[55] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y9_N9
maxv_lcell \Add4~195 (
// Equation(s):
// \Add4~195_combout  = Remainder[56] $ (((((!\Add4~222  & \Add4~202 ) # (\Add4~222  & \Add4~202COUT1_560 )))))
// \Add4~197  = CARRY((!Remainder[56] & ((!\Add4~202COUT1_560 ))))

	.clk(gnd),
	.dataa(Remainder[56]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~222 ),
	.cin0(\Add4~202 ),
	.cin1(\Add4~202COUT1_560 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~195_combout ),
	.regout(),
	.cout(\Add4~197 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add4~195 .cin0_used = "true";
defparam \Add4~195 .cin1_used = "true";
defparam \Add4~195 .cin_used = "true";
defparam \Add4~195 .lut_mask = "5a05";
defparam \Add4~195 .operation_mode = "arithmetic";
defparam \Add4~195 .output_mode = "comb_only";
defparam \Add4~195 .register_cascade_mode = "off";
defparam \Add4~195 .sum_lutc_input = "cin";
defparam \Add4~195 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N9
maxv_lcell \Add2~195 (
// Equation(s):
// \Add2~195_combout  = Divisor[56] $ (Remainder[56] $ (((!\Add2~222  & \Add2~202 ) # (\Add2~222  & \Add2~202COUT1_560 ))))
// \Add2~197  = CARRY((Divisor[56] & (Remainder[56] & !\Add2~202COUT1_560 )) # (!Divisor[56] & ((Remainder[56]) # (!\Add2~202COUT1_560 ))))

	.clk(gnd),
	.dataa(Divisor[56]),
	.datab(Remainder[56]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~222 ),
	.cin0(\Add2~202 ),
	.cin1(\Add2~202COUT1_560 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~195_combout ),
	.regout(),
	.cout(\Add2~197 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add2~195 .cin0_used = "true";
defparam \Add2~195 .cin1_used = "true";
defparam \Add2~195 .cin_used = "true";
defparam \Add2~195 .lut_mask = "964d";
defparam \Add2~195 .operation_mode = "arithmetic";
defparam \Add2~195 .output_mode = "comb_only";
defparam \Add2~195 .register_cascade_mode = "off";
defparam \Add2~195 .sum_lutc_input = "cin";
defparam \Add2~195 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N9
maxv_lcell \Add3~195 (
// Equation(s):
// \Add3~195_combout  = Divisor[56] $ (\Add2~195_combout  $ ((!(!\Add3~222  & \Add3~202 ) # (\Add3~222  & \Add3~202COUT1_560 ))))
// \Add3~197  = CARRY((Divisor[56] & ((\Add2~195_combout ) # (!\Add3~202COUT1_560 ))) # (!Divisor[56] & (\Add2~195_combout  & !\Add3~202COUT1_560 )))

	.clk(gnd),
	.dataa(Divisor[56]),
	.datab(\Add2~195_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add3~222 ),
	.cin0(\Add3~202 ),
	.cin1(\Add3~202COUT1_560 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add3~195_combout ),
	.regout(),
	.cout(\Add3~197 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add3~195 .cin0_used = "true";
defparam \Add3~195 .cin1_used = "true";
defparam \Add3~195 .cin_used = "true";
defparam \Add3~195 .lut_mask = "698e";
defparam \Add3~195 .operation_mode = "arithmetic";
defparam \Add3~195 .output_mode = "comb_only";
defparam \Add3~195 .register_cascade_mode = "off";
defparam \Add3~195 .sum_lutc_input = "cin";
defparam \Add3~195 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N8
maxv_lcell \Selector107~0 (
// Equation(s):
// \Selector107~0_combout  = ((\Add2~5_combout  & (\Add2~195_combout )) # (!\Add2~5_combout  & ((\Add3~195_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add2~195_combout ),
	.datac(\Add2~5_combout ),
	.datad(\Add3~195_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector107~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector107~0 .lut_mask = "cfc0";
defparam \Selector107~0 .operation_mode = "normal";
defparam \Selector107~0 .output_mode = "comb_only";
defparam \Selector107~0 .register_cascade_mode = "off";
defparam \Selector107~0 .sum_lutc_input = "datac";
defparam \Selector107~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y8_N9
maxv_lcell \Remainder[56] (
// Equation(s):
// Remainder[56] = DFFEAS((contador[7] & (((\Add4~195_combout )))) # (!contador[7] & ((\LessThan0~4_combout  & ((\Selector107~0_combout ))) # (!\LessThan0~4_combout  & (\Add4~195_combout )))), GLOBAL(\clk~combout ), VCC, , \Remainder[62]~10_combout , , , 
// !\state.DIV~regout , )

	.clk(\clk~combout ),
	.dataa(contador[7]),
	.datab(\LessThan0~4_combout ),
	.datac(\Add4~195_combout ),
	.datad(\Selector107~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\state.DIV~regout ),
	.sload(gnd),
	.ena(\Remainder[62]~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Remainder[56]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Remainder[56] .lut_mask = "f4b0";
defparam \Remainder[56] .operation_mode = "normal";
defparam \Remainder[56] .output_mode = "reg_only";
defparam \Remainder[56] .register_cascade_mode = "off";
defparam \Remainder[56] .sum_lutc_input = "datac";
defparam \Remainder[56] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y9_N0
maxv_lcell \Add4~190 (
// Equation(s):
// \Add4~190_combout  = Remainder[57] $ ((((!\Add4~197 ))))
// \Add4~192  = CARRY((Remainder[57]) # ((!\Add4~197 )))
// \Add4~192COUT1_562  = CARRY((Remainder[57]) # ((!\Add4~197 )))

	.clk(gnd),
	.dataa(Remainder[57]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~197 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~190_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~192 ),
	.cout1(\Add4~192COUT1_562 ));
// synopsys translate_off
defparam \Add4~190 .cin_used = "true";
defparam \Add4~190 .lut_mask = "a5af";
defparam \Add4~190 .operation_mode = "arithmetic";
defparam \Add4~190 .output_mode = "comb_only";
defparam \Add4~190 .register_cascade_mode = "off";
defparam \Add4~190 .sum_lutc_input = "cin";
defparam \Add4~190 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N0
maxv_lcell \Add2~190 (
// Equation(s):
// \Add2~190_combout  = Divisor[57] $ (Remainder[57] $ ((!\Add2~197 )))
// \Add2~192  = CARRY((Divisor[57] & ((!\Add2~197 ) # (!Remainder[57]))) # (!Divisor[57] & (!Remainder[57] & !\Add2~197 )))
// \Add2~192COUT1_562  = CARRY((Divisor[57] & ((!\Add2~197 ) # (!Remainder[57]))) # (!Divisor[57] & (!Remainder[57] & !\Add2~197 )))

	.clk(gnd),
	.dataa(Divisor[57]),
	.datab(Remainder[57]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~197 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~190_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~192 ),
	.cout1(\Add2~192COUT1_562 ));
// synopsys translate_off
defparam \Add2~190 .cin_used = "true";
defparam \Add2~190 .lut_mask = "692b";
defparam \Add2~190 .operation_mode = "arithmetic";
defparam \Add2~190 .output_mode = "comb_only";
defparam \Add2~190 .register_cascade_mode = "off";
defparam \Add2~190 .sum_lutc_input = "cin";
defparam \Add2~190 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N0
maxv_lcell \Add3~185 (
// Equation(s):
// \Add3~185_combout  = \Add2~190_combout  $ (Divisor[57] $ ((\Add3~197 )))
// \Add3~187  = CARRY((\Add2~190_combout  & (!Divisor[57] & !\Add3~197 )) # (!\Add2~190_combout  & ((!\Add3~197 ) # (!Divisor[57]))))
// \Add3~187COUT1_562  = CARRY((\Add2~190_combout  & (!Divisor[57] & !\Add3~197 )) # (!\Add2~190_combout  & ((!\Add3~197 ) # (!Divisor[57]))))

	.clk(gnd),
	.dataa(\Add2~190_combout ),
	.datab(Divisor[57]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add3~197 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add3~185_combout ),
	.regout(),
	.cout(),
	.cout0(\Add3~187 ),
	.cout1(\Add3~187COUT1_562 ));
// synopsys translate_off
defparam \Add3~185 .cin_used = "true";
defparam \Add3~185 .lut_mask = "9617";
defparam \Add3~185 .operation_mode = "arithmetic";
defparam \Add3~185 .output_mode = "comb_only";
defparam \Add3~185 .register_cascade_mode = "off";
defparam \Add3~185 .sum_lutc_input = "cin";
defparam \Add3~185 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N7
maxv_lcell \Selector106~0 (
// Equation(s):
// \Selector106~0_combout  = ((\Add2~5_combout  & (\Add2~190_combout )) # (!\Add2~5_combout  & ((\Add3~185_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add2~190_combout ),
	.datac(\Add2~5_combout ),
	.datad(\Add3~185_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector106~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector106~0 .lut_mask = "cfc0";
defparam \Selector106~0 .operation_mode = "normal";
defparam \Selector106~0 .output_mode = "comb_only";
defparam \Selector106~0 .register_cascade_mode = "off";
defparam \Selector106~0 .sum_lutc_input = "datac";
defparam \Selector106~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N8
maxv_lcell \Remainder[57] (
// Equation(s):
// Remainder[57] = DFFEAS((\LessThan0~4_combout  & ((contador[7] & (\Add4~190_combout )) # (!contador[7] & ((\Selector106~0_combout ))))) # (!\LessThan0~4_combout  & (((\Add4~190_combout )))), GLOBAL(\clk~combout ), VCC, , \Remainder[62]~10_combout , , , 
// !\state.DIV~regout , )

	.clk(\clk~combout ),
	.dataa(\LessThan0~4_combout ),
	.datab(contador[7]),
	.datac(\Add4~190_combout ),
	.datad(\Selector106~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\state.DIV~regout ),
	.sload(gnd),
	.ena(\Remainder[62]~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Remainder[57]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Remainder[57] .lut_mask = "f2d0";
defparam \Remainder[57] .operation_mode = "normal";
defparam \Remainder[57] .output_mode = "reg_only";
defparam \Remainder[57] .register_cascade_mode = "off";
defparam \Remainder[57] .sum_lutc_input = "datac";
defparam \Remainder[57] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y9_N1
maxv_lcell \Add4~185 (
// Equation(s):
// \Add4~185_combout  = (Remainder[58] $ (((!\Add4~197  & \Add4~192 ) # (\Add4~197  & \Add4~192COUT1_562 ))))
// \Add4~187  = CARRY(((!Remainder[58] & !\Add4~192 )))
// \Add4~187COUT1_564  = CARRY(((!Remainder[58] & !\Add4~192COUT1_562 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(Remainder[58]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~197 ),
	.cin0(\Add4~192 ),
	.cin1(\Add4~192COUT1_562 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~185_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~187 ),
	.cout1(\Add4~187COUT1_564 ));
// synopsys translate_off
defparam \Add4~185 .cin0_used = "true";
defparam \Add4~185 .cin1_used = "true";
defparam \Add4~185 .cin_used = "true";
defparam \Add4~185 .lut_mask = "3c03";
defparam \Add4~185 .operation_mode = "arithmetic";
defparam \Add4~185 .output_mode = "comb_only";
defparam \Add4~185 .register_cascade_mode = "off";
defparam \Add4~185 .sum_lutc_input = "cin";
defparam \Add4~185 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N1
maxv_lcell \Add2~185 (
// Equation(s):
// \Add2~185_combout  = Remainder[58] $ (Divisor[58] $ (((!\Add2~197  & \Add2~192 ) # (\Add2~197  & \Add2~192COUT1_562 ))))
// \Add2~187  = CARRY((Remainder[58] & ((!\Add2~192 ) # (!Divisor[58]))) # (!Remainder[58] & (!Divisor[58] & !\Add2~192 )))
// \Add2~187COUT1_564  = CARRY((Remainder[58] & ((!\Add2~192COUT1_562 ) # (!Divisor[58]))) # (!Remainder[58] & (!Divisor[58] & !\Add2~192COUT1_562 )))

	.clk(gnd),
	.dataa(Remainder[58]),
	.datab(Divisor[58]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~197 ),
	.cin0(\Add2~192 ),
	.cin1(\Add2~192COUT1_562 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~185_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~187 ),
	.cout1(\Add2~187COUT1_564 ));
// synopsys translate_off
defparam \Add2~185 .cin0_used = "true";
defparam \Add2~185 .cin1_used = "true";
defparam \Add2~185 .cin_used = "true";
defparam \Add2~185 .lut_mask = "962b";
defparam \Add2~185 .operation_mode = "arithmetic";
defparam \Add2~185 .output_mode = "comb_only";
defparam \Add2~185 .register_cascade_mode = "off";
defparam \Add2~185 .sum_lutc_input = "cin";
defparam \Add2~185 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N1
maxv_lcell \Add3~175 (
// Equation(s):
// \Add3~175_combout  = \Add2~185_combout  $ (Divisor[58] $ ((!(!\Add3~197  & \Add3~187 ) # (\Add3~197  & \Add3~187COUT1_562 ))))
// \Add3~177  = CARRY((\Add2~185_combout  & ((Divisor[58]) # (!\Add3~187 ))) # (!\Add2~185_combout  & (Divisor[58] & !\Add3~187 )))
// \Add3~177COUT1_564  = CARRY((\Add2~185_combout  & ((Divisor[58]) # (!\Add3~187COUT1_562 ))) # (!\Add2~185_combout  & (Divisor[58] & !\Add3~187COUT1_562 )))

	.clk(gnd),
	.dataa(\Add2~185_combout ),
	.datab(Divisor[58]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add3~197 ),
	.cin0(\Add3~187 ),
	.cin1(\Add3~187COUT1_562 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add3~175_combout ),
	.regout(),
	.cout(),
	.cout0(\Add3~177 ),
	.cout1(\Add3~177COUT1_564 ));
// synopsys translate_off
defparam \Add3~175 .cin0_used = "true";
defparam \Add3~175 .cin1_used = "true";
defparam \Add3~175 .cin_used = "true";
defparam \Add3~175 .lut_mask = "698e";
defparam \Add3~175 .operation_mode = "arithmetic";
defparam \Add3~175 .output_mode = "comb_only";
defparam \Add3~175 .register_cascade_mode = "off";
defparam \Add3~175 .sum_lutc_input = "cin";
defparam \Add3~175 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N7
maxv_lcell \Selector105~0 (
// Equation(s):
// \Selector105~0_combout  = ((\Add2~5_combout  & (\Add2~185_combout )) # (!\Add2~5_combout  & ((\Add3~175_combout ))))

	.clk(gnd),
	.dataa(\Add2~185_combout ),
	.datab(vcc),
	.datac(\Add3~175_combout ),
	.datad(\Add2~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector105~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector105~0 .lut_mask = "aaf0";
defparam \Selector105~0 .operation_mode = "normal";
defparam \Selector105~0 .output_mode = "comb_only";
defparam \Selector105~0 .register_cascade_mode = "off";
defparam \Selector105~0 .sum_lutc_input = "datac";
defparam \Selector105~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N8
maxv_lcell \Remainder[58] (
// Equation(s):
// Remainder[58] = DFFEAS((\LessThan0~4_combout  & ((contador[7] & (\Add4~185_combout )) # (!contador[7] & ((\Selector105~0_combout ))))) # (!\LessThan0~4_combout  & (((\Add4~185_combout )))), GLOBAL(\clk~combout ), VCC, , \Remainder[62]~10_combout , , , 
// !\state.DIV~regout , )

	.clk(\clk~combout ),
	.dataa(\LessThan0~4_combout ),
	.datab(contador[7]),
	.datac(\Add4~185_combout ),
	.datad(\Selector105~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\state.DIV~regout ),
	.sload(gnd),
	.ena(\Remainder[62]~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Remainder[58]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Remainder[58] .lut_mask = "f2d0";
defparam \Remainder[58] .operation_mode = "normal";
defparam \Remainder[58] .output_mode = "reg_only";
defparam \Remainder[58] .register_cascade_mode = "off";
defparam \Remainder[58] .sum_lutc_input = "datac";
defparam \Remainder[58] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y9_N2
maxv_lcell \Add4~180 (
// Equation(s):
// \Add4~180_combout  = (Remainder[59] $ ((!(!\Add4~197  & \Add4~187 ) # (\Add4~197  & \Add4~187COUT1_564 ))))
// \Add4~182  = CARRY(((Remainder[59]) # (!\Add4~187 )))
// \Add4~182COUT1_566  = CARRY(((Remainder[59]) # (!\Add4~187COUT1_564 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(Remainder[59]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~197 ),
	.cin0(\Add4~187 ),
	.cin1(\Add4~187COUT1_564 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~180_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~182 ),
	.cout1(\Add4~182COUT1_566 ));
// synopsys translate_off
defparam \Add4~180 .cin0_used = "true";
defparam \Add4~180 .cin1_used = "true";
defparam \Add4~180 .cin_used = "true";
defparam \Add4~180 .lut_mask = "c3cf";
defparam \Add4~180 .operation_mode = "arithmetic";
defparam \Add4~180 .output_mode = "comb_only";
defparam \Add4~180 .register_cascade_mode = "off";
defparam \Add4~180 .sum_lutc_input = "cin";
defparam \Add4~180 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N2
maxv_lcell \Add2~180 (
// Equation(s):
// \Add2~180_combout  = Divisor[59] $ (Remainder[59] $ ((!(!\Add2~197  & \Add2~187 ) # (\Add2~197  & \Add2~187COUT1_564 ))))
// \Add2~182  = CARRY((Divisor[59] & ((!\Add2~187 ) # (!Remainder[59]))) # (!Divisor[59] & (!Remainder[59] & !\Add2~187 )))
// \Add2~182COUT1_566  = CARRY((Divisor[59] & ((!\Add2~187COUT1_564 ) # (!Remainder[59]))) # (!Divisor[59] & (!Remainder[59] & !\Add2~187COUT1_564 )))

	.clk(gnd),
	.dataa(Divisor[59]),
	.datab(Remainder[59]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~197 ),
	.cin0(\Add2~187 ),
	.cin1(\Add2~187COUT1_564 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~180_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~182 ),
	.cout1(\Add2~182COUT1_566 ));
// synopsys translate_off
defparam \Add2~180 .cin0_used = "true";
defparam \Add2~180 .cin1_used = "true";
defparam \Add2~180 .cin_used = "true";
defparam \Add2~180 .lut_mask = "692b";
defparam \Add2~180 .operation_mode = "arithmetic";
defparam \Add2~180 .output_mode = "comb_only";
defparam \Add2~180 .register_cascade_mode = "off";
defparam \Add2~180 .sum_lutc_input = "cin";
defparam \Add2~180 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N2
maxv_lcell \Add3~165 (
// Equation(s):
// \Add3~165_combout  = \Add2~180_combout  $ (Divisor[59] $ (((!\Add3~197  & \Add3~177 ) # (\Add3~197  & \Add3~177COUT1_564 ))))
// \Add3~167  = CARRY((\Add2~180_combout  & (!Divisor[59] & !\Add3~177 )) # (!\Add2~180_combout  & ((!\Add3~177 ) # (!Divisor[59]))))
// \Add3~167COUT1_566  = CARRY((\Add2~180_combout  & (!Divisor[59] & !\Add3~177COUT1_564 )) # (!\Add2~180_combout  & ((!\Add3~177COUT1_564 ) # (!Divisor[59]))))

	.clk(gnd),
	.dataa(\Add2~180_combout ),
	.datab(Divisor[59]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add3~197 ),
	.cin0(\Add3~177 ),
	.cin1(\Add3~177COUT1_564 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add3~165_combout ),
	.regout(),
	.cout(),
	.cout0(\Add3~167 ),
	.cout1(\Add3~167COUT1_566 ));
// synopsys translate_off
defparam \Add3~165 .cin0_used = "true";
defparam \Add3~165 .cin1_used = "true";
defparam \Add3~165 .cin_used = "true";
defparam \Add3~165 .lut_mask = "9617";
defparam \Add3~165 .operation_mode = "arithmetic";
defparam \Add3~165 .output_mode = "comb_only";
defparam \Add3~165 .register_cascade_mode = "off";
defparam \Add3~165 .sum_lutc_input = "cin";
defparam \Add3~165 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N5
maxv_lcell \Selector104~0 (
// Equation(s):
// \Selector104~0_combout  = (\Add2~5_combout  & (\Add2~180_combout )) # (!\Add2~5_combout  & (((\Add3~165_combout ))))

	.clk(gnd),
	.dataa(\Add2~5_combout ),
	.datab(\Add2~180_combout ),
	.datac(vcc),
	.datad(\Add3~165_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector104~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector104~0 .lut_mask = "dd88";
defparam \Selector104~0 .operation_mode = "normal";
defparam \Selector104~0 .output_mode = "comb_only";
defparam \Selector104~0 .register_cascade_mode = "off";
defparam \Selector104~0 .sum_lutc_input = "datac";
defparam \Selector104~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N6
maxv_lcell \Remainder[59] (
// Equation(s):
// Remainder[59] = DFFEAS((\LessThan0~4_combout  & ((contador[7] & (\Add4~180_combout )) # (!contador[7] & ((\Selector104~0_combout ))))) # (!\LessThan0~4_combout  & (((\Add4~180_combout )))), GLOBAL(\clk~combout ), VCC, , \Remainder[62]~10_combout , , , 
// !\state.DIV~regout , )

	.clk(\clk~combout ),
	.dataa(\LessThan0~4_combout ),
	.datab(contador[7]),
	.datac(\Add4~180_combout ),
	.datad(\Selector104~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\state.DIV~regout ),
	.sload(gnd),
	.ena(\Remainder[62]~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Remainder[59]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Remainder[59] .lut_mask = "f2d0";
defparam \Remainder[59] .operation_mode = "normal";
defparam \Remainder[59] .output_mode = "reg_only";
defparam \Remainder[59] .register_cascade_mode = "off";
defparam \Remainder[59] .sum_lutc_input = "datac";
defparam \Remainder[59] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y9_N3
maxv_lcell \Add4~175 (
// Equation(s):
// \Add4~175_combout  = Remainder[60] $ (((((!\Add4~197  & \Add4~182 ) # (\Add4~197  & \Add4~182COUT1_566 )))))
// \Add4~177  = CARRY((!Remainder[60] & ((!\Add4~182 ))))
// \Add4~177COUT1_568  = CARRY((!Remainder[60] & ((!\Add4~182COUT1_566 ))))

	.clk(gnd),
	.dataa(Remainder[60]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~197 ),
	.cin0(\Add4~182 ),
	.cin1(\Add4~182COUT1_566 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~175_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~177 ),
	.cout1(\Add4~177COUT1_568 ));
// synopsys translate_off
defparam \Add4~175 .cin0_used = "true";
defparam \Add4~175 .cin1_used = "true";
defparam \Add4~175 .cin_used = "true";
defparam \Add4~175 .lut_mask = "5a05";
defparam \Add4~175 .operation_mode = "arithmetic";
defparam \Add4~175 .output_mode = "comb_only";
defparam \Add4~175 .register_cascade_mode = "off";
defparam \Add4~175 .sum_lutc_input = "cin";
defparam \Add4~175 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N3
maxv_lcell \Add2~175 (
// Equation(s):
// \Add2~175_combout  = Divisor[60] $ (Remainder[60] $ (((!\Add2~197  & \Add2~182 ) # (\Add2~197  & \Add2~182COUT1_566 ))))
// \Add2~177  = CARRY((Divisor[60] & (Remainder[60] & !\Add2~182 )) # (!Divisor[60] & ((Remainder[60]) # (!\Add2~182 ))))
// \Add2~177COUT1_568  = CARRY((Divisor[60] & (Remainder[60] & !\Add2~182COUT1_566 )) # (!Divisor[60] & ((Remainder[60]) # (!\Add2~182COUT1_566 ))))

	.clk(gnd),
	.dataa(Divisor[60]),
	.datab(Remainder[60]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~197 ),
	.cin0(\Add2~182 ),
	.cin1(\Add2~182COUT1_566 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~175_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~177 ),
	.cout1(\Add2~177COUT1_568 ));
// synopsys translate_off
defparam \Add2~175 .cin0_used = "true";
defparam \Add2~175 .cin1_used = "true";
defparam \Add2~175 .cin_used = "true";
defparam \Add2~175 .lut_mask = "964d";
defparam \Add2~175 .operation_mode = "arithmetic";
defparam \Add2~175 .output_mode = "comb_only";
defparam \Add2~175 .register_cascade_mode = "off";
defparam \Add2~175 .sum_lutc_input = "cin";
defparam \Add2~175 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N3
maxv_lcell \Add3~155 (
// Equation(s):
// \Add3~155_combout  = \Add2~175_combout  $ (Divisor[60] $ ((!(!\Add3~197  & \Add3~167 ) # (\Add3~197  & \Add3~167COUT1_566 ))))
// \Add3~157  = CARRY((\Add2~175_combout  & ((Divisor[60]) # (!\Add3~167 ))) # (!\Add2~175_combout  & (Divisor[60] & !\Add3~167 )))
// \Add3~157COUT1_568  = CARRY((\Add2~175_combout  & ((Divisor[60]) # (!\Add3~167COUT1_566 ))) # (!\Add2~175_combout  & (Divisor[60] & !\Add3~167COUT1_566 )))

	.clk(gnd),
	.dataa(\Add2~175_combout ),
	.datab(Divisor[60]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add3~197 ),
	.cin0(\Add3~167 ),
	.cin1(\Add3~167COUT1_566 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add3~155_combout ),
	.regout(),
	.cout(),
	.cout0(\Add3~157 ),
	.cout1(\Add3~157COUT1_568 ));
// synopsys translate_off
defparam \Add3~155 .cin0_used = "true";
defparam \Add3~155 .cin1_used = "true";
defparam \Add3~155 .cin_used = "true";
defparam \Add3~155 .lut_mask = "698e";
defparam \Add3~155 .operation_mode = "arithmetic";
defparam \Add3~155 .output_mode = "comb_only";
defparam \Add3~155 .register_cascade_mode = "off";
defparam \Add3~155 .sum_lutc_input = "cin";
defparam \Add3~155 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N1
maxv_lcell \Selector103~0 (
// Equation(s):
// \Selector103~0_combout  = (\Add2~5_combout  & (((\Add2~175_combout )))) # (!\Add2~5_combout  & (((\Add3~155_combout ))))

	.clk(gnd),
	.dataa(\Add2~5_combout ),
	.datab(vcc),
	.datac(\Add2~175_combout ),
	.datad(\Add3~155_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector103~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector103~0 .lut_mask = "f5a0";
defparam \Selector103~0 .operation_mode = "normal";
defparam \Selector103~0 .output_mode = "comb_only";
defparam \Selector103~0 .register_cascade_mode = "off";
defparam \Selector103~0 .sum_lutc_input = "datac";
defparam \Selector103~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N0
maxv_lcell \Remainder[60] (
// Equation(s):
// Remainder[60] = DFFEAS((\LessThan0~4_combout  & ((contador[7] & (\Add4~175_combout )) # (!contador[7] & ((\Selector103~0_combout ))))) # (!\LessThan0~4_combout  & (((\Add4~175_combout )))), GLOBAL(\clk~combout ), VCC, , \Remainder[62]~10_combout , , , 
// !\state.DIV~regout , )

	.clk(\clk~combout ),
	.dataa(\LessThan0~4_combout ),
	.datab(contador[7]),
	.datac(\Add4~175_combout ),
	.datad(\Selector103~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\state.DIV~regout ),
	.sload(gnd),
	.ena(\Remainder[62]~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Remainder[60]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Remainder[60] .lut_mask = "f2d0";
defparam \Remainder[60] .operation_mode = "normal";
defparam \Remainder[60] .output_mode = "reg_only";
defparam \Remainder[60] .register_cascade_mode = "off";
defparam \Remainder[60] .sum_lutc_input = "datac";
defparam \Remainder[60] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y9_N4
maxv_lcell \Add4~170 (
// Equation(s):
// \Add4~170_combout  = (Remainder[61] $ ((!(!\Add4~197  & \Add4~177 ) # (\Add4~197  & \Add4~177COUT1_568 ))))
// \Add4~172  = CARRY(((Remainder[61]) # (!\Add4~177COUT1_568 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(Remainder[61]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~197 ),
	.cin0(\Add4~177 ),
	.cin1(\Add4~177COUT1_568 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~170_combout ),
	.regout(),
	.cout(\Add4~172 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add4~170 .cin0_used = "true";
defparam \Add4~170 .cin1_used = "true";
defparam \Add4~170 .cin_used = "true";
defparam \Add4~170 .lut_mask = "c3cf";
defparam \Add4~170 .operation_mode = "arithmetic";
defparam \Add4~170 .output_mode = "comb_only";
defparam \Add4~170 .register_cascade_mode = "off";
defparam \Add4~170 .sum_lutc_input = "cin";
defparam \Add4~170 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N4
maxv_lcell \Add3~145 (
// Equation(s):
// \Add3~145_combout  = Divisor[61] $ (\Add2~170_combout  $ (((!\Add3~197  & \Add3~157 ) # (\Add3~197  & \Add3~157COUT1_568 ))))
// \Add3~147  = CARRY((Divisor[61] & (!\Add2~170_combout  & !\Add3~157COUT1_568 )) # (!Divisor[61] & ((!\Add3~157COUT1_568 ) # (!\Add2~170_combout ))))

	.clk(gnd),
	.dataa(Divisor[61]),
	.datab(\Add2~170_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add3~197 ),
	.cin0(\Add3~157 ),
	.cin1(\Add3~157COUT1_568 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add3~145_combout ),
	.regout(),
	.cout(\Add3~147 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add3~145 .cin0_used = "true";
defparam \Add3~145 .cin1_used = "true";
defparam \Add3~145 .cin_used = "true";
defparam \Add3~145 .lut_mask = "9617";
defparam \Add3~145 .operation_mode = "arithmetic";
defparam \Add3~145 .output_mode = "comb_only";
defparam \Add3~145 .register_cascade_mode = "off";
defparam \Add3~145 .sum_lutc_input = "cin";
defparam \Add3~145 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N9
maxv_lcell \Selector102~0 (
// Equation(s):
// \Selector102~0_combout  = ((\Add2~5_combout  & (\Add2~170_combout )) # (!\Add2~5_combout  & ((\Add3~145_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add2~170_combout ),
	.datac(\Add2~5_combout ),
	.datad(\Add3~145_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector102~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector102~0 .lut_mask = "cfc0";
defparam \Selector102~0 .operation_mode = "normal";
defparam \Selector102~0 .output_mode = "comb_only";
defparam \Selector102~0 .register_cascade_mode = "off";
defparam \Selector102~0 .sum_lutc_input = "datac";
defparam \Selector102~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N2
maxv_lcell \Remainder[61] (
// Equation(s):
// Remainder[61] = DFFEAS((\LessThan0~4_combout  & ((contador[7] & (\Add4~170_combout )) # (!contador[7] & ((\Selector102~0_combout ))))) # (!\LessThan0~4_combout  & (((\Add4~170_combout )))), GLOBAL(\clk~combout ), VCC, , \Remainder[62]~10_combout , , , 
// !\state.DIV~regout , )

	.clk(\clk~combout ),
	.dataa(\LessThan0~4_combout ),
	.datab(contador[7]),
	.datac(\Add4~170_combout ),
	.datad(\Selector102~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\state.DIV~regout ),
	.sload(gnd),
	.ena(\Remainder[62]~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Remainder[61]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Remainder[61] .lut_mask = "f2d0";
defparam \Remainder[61] .operation_mode = "normal";
defparam \Remainder[61] .output_mode = "reg_only";
defparam \Remainder[61] .register_cascade_mode = "off";
defparam \Remainder[61] .sum_lutc_input = "datac";
defparam \Remainder[61] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y7_N4
maxv_lcell \Add2~170 (
// Equation(s):
// \Add2~170_combout  = Remainder[61] $ (Divisor[61] $ ((!(!\Add2~197  & \Add2~177 ) # (\Add2~197  & \Add2~177COUT1_568 ))))
// \Add2~172  = CARRY((Remainder[61] & (Divisor[61] & !\Add2~177COUT1_568 )) # (!Remainder[61] & ((Divisor[61]) # (!\Add2~177COUT1_568 ))))

	.clk(gnd),
	.dataa(Remainder[61]),
	.datab(Divisor[61]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~197 ),
	.cin0(\Add2~177 ),
	.cin1(\Add2~177COUT1_568 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~170_combout ),
	.regout(),
	.cout(\Add2~172 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add2~170 .cin0_used = "true";
defparam \Add2~170 .cin1_used = "true";
defparam \Add2~170 .cin_used = "true";
defparam \Add2~170 .lut_mask = "694d";
defparam \Add2~170 .operation_mode = "arithmetic";
defparam \Add2~170 .output_mode = "comb_only";
defparam \Add2~170 .register_cascade_mode = "off";
defparam \Add2~170 .sum_lutc_input = "cin";
defparam \Add2~170 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N5
maxv_lcell \Add4~165 (
// Equation(s):
// \Add4~165_combout  = (Remainder[62] $ ((\Add4~172 )))
// \Add4~167  = CARRY(((!Remainder[62] & !\Add4~172 )))
// \Add4~167COUT1_570  = CARRY(((!Remainder[62] & !\Add4~172 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(Remainder[62]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~172 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~165_combout ),
	.regout(),
	.cout(),
	.cout0(\Add4~167 ),
	.cout1(\Add4~167COUT1_570 ));
// synopsys translate_off
defparam \Add4~165 .cin_used = "true";
defparam \Add4~165 .lut_mask = "3c03";
defparam \Add4~165 .operation_mode = "arithmetic";
defparam \Add4~165 .output_mode = "comb_only";
defparam \Add4~165 .register_cascade_mode = "off";
defparam \Add4~165 .sum_lutc_input = "cin";
defparam \Add4~165 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N5
maxv_lcell \Add3~135 (
// Equation(s):
// \Add3~135_combout  = Divisor[62] $ (\Add2~165_combout  $ ((!\Add3~147 )))
// \Add3~137  = CARRY((Divisor[62] & ((\Add2~165_combout ) # (!\Add3~147 ))) # (!Divisor[62] & (\Add2~165_combout  & !\Add3~147 )))
// \Add3~137COUT1_570  = CARRY((Divisor[62] & ((\Add2~165_combout ) # (!\Add3~147 ))) # (!Divisor[62] & (\Add2~165_combout  & !\Add3~147 )))

	.clk(gnd),
	.dataa(Divisor[62]),
	.datab(\Add2~165_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add3~147 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add3~135_combout ),
	.regout(),
	.cout(),
	.cout0(\Add3~137 ),
	.cout1(\Add3~137COUT1_570 ));
// synopsys translate_off
defparam \Add3~135 .cin_used = "true";
defparam \Add3~135 .lut_mask = "698e";
defparam \Add3~135 .operation_mode = "arithmetic";
defparam \Add3~135 .output_mode = "comb_only";
defparam \Add3~135 .register_cascade_mode = "off";
defparam \Add3~135 .sum_lutc_input = "cin";
defparam \Add3~135 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N3
maxv_lcell \Selector101~0 (
// Equation(s):
// \Selector101~0_combout  = ((\Add2~5_combout  & (\Add2~165_combout )) # (!\Add2~5_combout  & ((\Add3~135_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Add2~165_combout ),
	.datac(\Add2~5_combout ),
	.datad(\Add3~135_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector101~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector101~0 .lut_mask = "cfc0";
defparam \Selector101~0 .operation_mode = "normal";
defparam \Selector101~0 .output_mode = "comb_only";
defparam \Selector101~0 .register_cascade_mode = "off";
defparam \Selector101~0 .sum_lutc_input = "datac";
defparam \Selector101~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N4
maxv_lcell \Remainder[62] (
// Equation(s):
// Remainder[62] = DFFEAS((\LessThan0~4_combout  & ((contador[7] & (\Add4~165_combout )) # (!contador[7] & ((\Selector101~0_combout ))))) # (!\LessThan0~4_combout  & (((\Add4~165_combout )))), GLOBAL(\clk~combout ), VCC, , \Remainder[62]~10_combout , , , 
// !\state.DIV~regout , )

	.clk(\clk~combout ),
	.dataa(\LessThan0~4_combout ),
	.datab(contador[7]),
	.datac(\Add4~165_combout ),
	.datad(\Selector101~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\state.DIV~regout ),
	.sload(gnd),
	.ena(\Remainder[62]~10_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Remainder[62]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Remainder[62] .lut_mask = "f2d0";
defparam \Remainder[62] .operation_mode = "normal";
defparam \Remainder[62] .output_mode = "reg_only";
defparam \Remainder[62] .register_cascade_mode = "off";
defparam \Remainder[62] .sum_lutc_input = "datac";
defparam \Remainder[62] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y7_N5
maxv_lcell \Add2~165 (
// Equation(s):
// \Add2~165_combout  = Divisor[62] $ (Remainder[62] $ ((\Add2~172 )))
// \Add2~167  = CARRY((Divisor[62] & (Remainder[62] & !\Add2~172 )) # (!Divisor[62] & ((Remainder[62]) # (!\Add2~172 ))))
// \Add2~167COUT1_570  = CARRY((Divisor[62] & (Remainder[62] & !\Add2~172 )) # (!Divisor[62] & ((Remainder[62]) # (!\Add2~172 ))))

	.clk(gnd),
	.dataa(Divisor[62]),
	.datab(Remainder[62]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~172 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~165_combout ),
	.regout(),
	.cout(),
	.cout0(\Add2~167 ),
	.cout1(\Add2~167COUT1_570 ));
// synopsys translate_off
defparam \Add2~165 .cin_used = "true";
defparam \Add2~165 .lut_mask = "964d";
defparam \Add2~165 .operation_mode = "arithmetic";
defparam \Add2~165 .output_mode = "comb_only";
defparam \Add2~165 .register_cascade_mode = "off";
defparam \Add2~165 .sum_lutc_input = "cin";
defparam \Add2~165 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N6
maxv_lcell \Add3~125 (
// Equation(s):
// \Add3~125_combout  = (Divisor[63] $ ((!\Add3~147  & \Add3~137 ) # (\Add3~147  & \Add3~137COUT1_570 ) $ (!\Add2~5_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(Divisor[63]),
	.datac(vcc),
	.datad(\Add2~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add3~147 ),
	.cin0(\Add3~137 ),
	.cin1(\Add3~137COUT1_570 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add3~125_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add3~125 .cin0_used = "true";
defparam \Add3~125 .cin1_used = "true";
defparam \Add3~125 .cin_used = "true";
defparam \Add3~125 .lut_mask = "3cc3";
defparam \Add3~125 .operation_mode = "normal";
defparam \Add3~125 .output_mode = "comb_only";
defparam \Add3~125 .register_cascade_mode = "off";
defparam \Add3~125 .sum_lutc_input = "cin";
defparam \Add3~125 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y9_N6
maxv_lcell \Add4~160 (
// Equation(s):
// \Add4~160_combout  = (((!\Add4~172  & \Add4~167 ) # (\Add4~172  & \Add4~167COUT1_570 ) $ (!Remainder[63])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(Remainder[63]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add4~172 ),
	.cin0(\Add4~167 ),
	.cin1(\Add4~167COUT1_570 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add4~160_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add4~160 .cin0_used = "true";
defparam \Add4~160 .cin1_used = "true";
defparam \Add4~160 .cin_used = "true";
defparam \Add4~160 .lut_mask = "f00f";
defparam \Add4~160 .operation_mode = "normal";
defparam \Add4~160 .output_mode = "comb_only";
defparam \Add4~160 .register_cascade_mode = "off";
defparam \Add4~160 .sum_lutc_input = "cin";
defparam \Add4~160 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N8
maxv_lcell \Selector100~0 (
// Equation(s):
// \Selector100~0_combout  = (((\negativeA~regout  & \Add4~160_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\negativeA~regout ),
	.datad(\Add4~160_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector100~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector100~0 .lut_mask = "f000";
defparam \Selector100~0 .operation_mode = "normal";
defparam \Selector100~0 .output_mode = "comb_only";
defparam \Selector100~0 .register_cascade_mode = "off";
defparam \Selector100~0 .sum_lutc_input = "datac";
defparam \Selector100~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N9
maxv_lcell \Selector100~1 (
// Equation(s):
// \Selector100~1_combout  = (\LessThan0~3_combout  & (!\Add2~5_combout  & (\Add3~125_combout ))) # (!\LessThan0~3_combout  & (((\Selector100~0_combout ))))

	.clk(gnd),
	.dataa(\Add2~5_combout ),
	.datab(\LessThan0~3_combout ),
	.datac(\Add3~125_combout ),
	.datad(\Selector100~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector100~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector100~1 .lut_mask = "7340";
defparam \Selector100~1 .operation_mode = "normal";
defparam \Selector100~1 .output_mode = "comb_only";
defparam \Selector100~1 .register_cascade_mode = "off";
defparam \Selector100~1 .sum_lutc_input = "datac";
defparam \Selector100~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N7
maxv_lcell \Remainder[63] (
// Equation(s):
// Remainder[63] = DFFEAS((\state.DIV~regout  & ((\Selector100~1_combout ) # ((!\Remainder[62]~9_combout  & Remainder[63])))) # (!\state.DIV~regout  & (!\Remainder[62]~9_combout  & (Remainder[63]))), GLOBAL(\clk~combout ), VCC, , !\reset~combout , , , , )

	.clk(\clk~combout ),
	.dataa(\state.DIV~regout ),
	.datab(\Remainder[62]~9_combout ),
	.datac(Remainder[63]),
	.datad(\Selector100~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Remainder[63]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Remainder[63] .lut_mask = "ba30";
defparam \Remainder[63] .operation_mode = "normal";
defparam \Remainder[63] .output_mode = "reg_only";
defparam \Remainder[63] .register_cascade_mode = "off";
defparam \Remainder[63] .sum_lutc_input = "datac";
defparam \Remainder[63] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N6
maxv_lcell \Add2~5 (
// Equation(s):
// \Add2~5_combout  = (Divisor[63] $ ((!\Add2~172  & \Add2~167 ) # (\Add2~172  & \Add2~167COUT1_570 ) $ (Remainder[63])))

	.clk(gnd),
	.dataa(vcc),
	.datab(Divisor[63]),
	.datac(vcc),
	.datad(Remainder[63]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add2~172 ),
	.cin0(\Add2~167 ),
	.cin1(\Add2~167COUT1_570 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add2~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add2~5 .cin0_used = "true";
defparam \Add2~5 .cin1_used = "true";
defparam \Add2~5 .cin_used = "true";
defparam \Add2~5 .lut_mask = "c33c";
defparam \Add2~5 .operation_mode = "normal";
defparam \Add2~5 .output_mode = "comb_only";
defparam \Add2~5 .register_cascade_mode = "off";
defparam \Add2~5 .sum_lutc_input = "cin";
defparam \Add2~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N8
maxv_lcell \Remainder[0]~2 (
// Equation(s):
// \Remainder[0]~2_combout  = ((\LessThan0~3_combout  & (!\Add2~5_combout )) # (!\LessThan0~3_combout  & ((!\negativeA~regout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\LessThan0~3_combout ),
	.datac(\Add2~5_combout ),
	.datad(\negativeA~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Remainder[0]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Remainder[0]~2 .lut_mask = "0c3f";
defparam \Remainder[0]~2 .operation_mode = "normal";
defparam \Remainder[0]~2 .output_mode = "comb_only";
defparam \Remainder[0]~2 .register_cascade_mode = "off";
defparam \Remainder[0]~2 .sum_lutc_input = "datac";
defparam \Remainder[0]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N9
maxv_lcell \Remainder[0]~3 (
// Equation(s):
// \Remainder[0]~3_combout  = (!\reset~combout  & (\Selector132~0_combout  & ((!\Remainder[0]~2_combout ) # (!\state.DIV~regout ))))

	.clk(gnd),
	.dataa(\reset~combout ),
	.datab(\state.DIV~regout ),
	.datac(\Selector132~0_combout ),
	.datad(\Remainder[0]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Remainder[0]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Remainder[0]~3 .lut_mask = "1050";
defparam \Remainder[0]~3 .operation_mode = "normal";
defparam \Remainder[0]~3 .output_mode = "comb_only";
defparam \Remainder[0]~3 .register_cascade_mode = "off";
defparam \Remainder[0]~3 .sum_lutc_input = "datac";
defparam \Remainder[0]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N7
maxv_lcell \Remainder[0] (
// Equation(s):
// Remainder[0] = DFFEAS((\state.DIV~regout  & (\Selector163~2_combout )) # (!\state.DIV~regout  & (((\state.LOAD~regout  & \A~combout [0])))), GLOBAL(\clk~combout ), VCC, , \Remainder[0]~3_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\Selector163~2_combout ),
	.datab(\state.LOAD~regout ),
	.datac(\state.DIV~regout ),
	.datad(\A~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Remainder[0]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Remainder[0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Remainder[0] .lut_mask = "aca0";
defparam \Remainder[0] .operation_mode = "normal";
defparam \Remainder[0] .output_mode = "reg_only";
defparam \Remainder[0] .register_cascade_mode = "off";
defparam \Remainder[0] .sum_lutc_input = "datac";
defparam \Remainder[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N6
maxv_lcell \HI[0]~0 (
// Equation(s):
// \HI[0]~0_combout  = ((\state.DONE~regout  & (!\reset~combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\state.DONE~regout ),
	.datac(\reset~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\HI[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \HI[0]~0 .lut_mask = "0c0c";
defparam \HI[0]~0 .operation_mode = "normal";
defparam \HI[0]~0 .output_mode = "comb_only";
defparam \HI[0]~0 .register_cascade_mode = "off";
defparam \HI[0]~0 .sum_lutc_input = "datac";
defparam \HI[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N8
maxv_lcell \HI[0]~reg0 (
// Equation(s):
// \HI[0]~reg0_regout  = DFFEAS((((Remainder[0]))), GLOBAL(\clk~combout ), VCC, , \HI[0]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(Remainder[0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HI[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\HI[0]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \HI[0]~reg0 .lut_mask = "ff00";
defparam \HI[0]~reg0 .operation_mode = "normal";
defparam \HI[0]~reg0 .output_mode = "reg_only";
defparam \HI[0]~reg0 .register_cascade_mode = "off";
defparam \HI[0]~reg0 .sum_lutc_input = "datac";
defparam \HI[0]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y9_N2
maxv_lcell \HI[1]~reg0 (
// Equation(s):
// \HI[1]~reg0_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \HI[0]~0_combout , Remainder[1], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Remainder[1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\HI[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\HI[1]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \HI[1]~reg0 .lut_mask = "0000";
defparam \HI[1]~reg0 .operation_mode = "normal";
defparam \HI[1]~reg0 .output_mode = "reg_only";
defparam \HI[1]~reg0 .register_cascade_mode = "off";
defparam \HI[1]~reg0 .sum_lutc_input = "datac";
defparam \HI[1]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y9_N7
maxv_lcell \HI[2]~reg0 (
// Equation(s):
// \HI[2]~reg0_regout  = DFFEAS((((Remainder[2]))), GLOBAL(\clk~combout ), VCC, , \HI[0]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(Remainder[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HI[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\HI[2]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \HI[2]~reg0 .lut_mask = "ff00";
defparam \HI[2]~reg0 .operation_mode = "normal";
defparam \HI[2]~reg0 .output_mode = "reg_only";
defparam \HI[2]~reg0 .register_cascade_mode = "off";
defparam \HI[2]~reg0 .sum_lutc_input = "datac";
defparam \HI[2]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N6
maxv_lcell \HI[3]~reg0 (
// Equation(s):
// \HI[3]~reg0_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \HI[0]~0_combout , Remainder[3], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Remainder[3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\HI[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\HI[3]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \HI[3]~reg0 .lut_mask = "0000";
defparam \HI[3]~reg0 .operation_mode = "normal";
defparam \HI[3]~reg0 .output_mode = "reg_only";
defparam \HI[3]~reg0 .register_cascade_mode = "off";
defparam \HI[3]~reg0 .sum_lutc_input = "datac";
defparam \HI[3]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y9_N5
maxv_lcell \HI[4]~reg0 (
// Equation(s):
// \HI[4]~reg0_regout  = DFFEAS((((Remainder[4]))), GLOBAL(\clk~combout ), VCC, , \HI[0]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(Remainder[4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HI[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\HI[4]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \HI[4]~reg0 .lut_mask = "ff00";
defparam \HI[4]~reg0 .operation_mode = "normal";
defparam \HI[4]~reg0 .output_mode = "reg_only";
defparam \HI[4]~reg0 .register_cascade_mode = "off";
defparam \HI[4]~reg0 .sum_lutc_input = "datac";
defparam \HI[4]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N4
maxv_lcell \HI[5]~reg0 (
// Equation(s):
// \HI[5]~reg0_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \HI[0]~0_combout , Remainder[5], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Remainder[5]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\HI[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\HI[5]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \HI[5]~reg0 .lut_mask = "0000";
defparam \HI[5]~reg0 .operation_mode = "normal";
defparam \HI[5]~reg0 .output_mode = "reg_only";
defparam \HI[5]~reg0 .register_cascade_mode = "off";
defparam \HI[5]~reg0 .sum_lutc_input = "datac";
defparam \HI[5]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y9_N1
maxv_lcell \HI[6]~reg0 (
// Equation(s):
// \HI[6]~reg0_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \HI[0]~0_combout , Remainder[6], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Remainder[6]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\HI[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\HI[6]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \HI[6]~reg0 .lut_mask = "0000";
defparam \HI[6]~reg0 .operation_mode = "normal";
defparam \HI[6]~reg0 .output_mode = "reg_only";
defparam \HI[6]~reg0 .register_cascade_mode = "off";
defparam \HI[6]~reg0 .sum_lutc_input = "datac";
defparam \HI[6]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y9_N9
maxv_lcell \HI[7]~reg0 (
// Equation(s):
// \HI[7]~reg0_regout  = DFFEAS((((Remainder[7]))), GLOBAL(\clk~combout ), VCC, , \HI[0]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(Remainder[7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HI[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\HI[7]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \HI[7]~reg0 .lut_mask = "ff00";
defparam \HI[7]~reg0 .operation_mode = "normal";
defparam \HI[7]~reg0 .output_mode = "reg_only";
defparam \HI[7]~reg0 .register_cascade_mode = "off";
defparam \HI[7]~reg0 .sum_lutc_input = "datac";
defparam \HI[7]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N8
maxv_lcell \HI[8]~reg0 (
// Equation(s):
// \HI[8]~reg0_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \HI[0]~0_combout , Remainder[8], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Remainder[8]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\HI[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\HI[8]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \HI[8]~reg0 .lut_mask = "0000";
defparam \HI[8]~reg0 .operation_mode = "normal";
defparam \HI[8]~reg0 .output_mode = "reg_only";
defparam \HI[8]~reg0 .register_cascade_mode = "off";
defparam \HI[8]~reg0 .sum_lutc_input = "datac";
defparam \HI[8]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y8_N7
maxv_lcell \HI[9]~reg0 (
// Equation(s):
// \HI[9]~reg0_regout  = DFFEAS((((Remainder[9]))), GLOBAL(\clk~combout ), VCC, , \HI[0]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(Remainder[9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HI[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\HI[9]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \HI[9]~reg0 .lut_mask = "ff00";
defparam \HI[9]~reg0 .operation_mode = "normal";
defparam \HI[9]~reg0 .output_mode = "reg_only";
defparam \HI[9]~reg0 .register_cascade_mode = "off";
defparam \HI[9]~reg0 .sum_lutc_input = "datac";
defparam \HI[9]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N0
maxv_lcell \HI[10]~reg0 (
// Equation(s):
// \HI[10]~reg0_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \HI[0]~0_combout , Remainder[10], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Remainder[10]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\HI[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\HI[10]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \HI[10]~reg0 .lut_mask = "0000";
defparam \HI[10]~reg0 .operation_mode = "normal";
defparam \HI[10]~reg0 .output_mode = "reg_only";
defparam \HI[10]~reg0 .register_cascade_mode = "off";
defparam \HI[10]~reg0 .sum_lutc_input = "datac";
defparam \HI[10]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N9
maxv_lcell \HI[11]~reg0 (
// Equation(s):
// \HI[11]~reg0_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \HI[0]~0_combout , Remainder[11], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Remainder[11]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\HI[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\HI[11]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \HI[11]~reg0 .lut_mask = "0000";
defparam \HI[11]~reg0 .operation_mode = "normal";
defparam \HI[11]~reg0 .output_mode = "reg_only";
defparam \HI[11]~reg0 .register_cascade_mode = "off";
defparam \HI[11]~reg0 .sum_lutc_input = "datac";
defparam \HI[11]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y8_N6
maxv_lcell \HI[12]~reg0 (
// Equation(s):
// \HI[12]~reg0_regout  = DFFEAS((((Remainder[12]))), GLOBAL(\clk~combout ), VCC, , \HI[0]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(Remainder[12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HI[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\HI[12]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \HI[12]~reg0 .lut_mask = "ff00";
defparam \HI[12]~reg0 .operation_mode = "normal";
defparam \HI[12]~reg0 .output_mode = "reg_only";
defparam \HI[12]~reg0 .register_cascade_mode = "off";
defparam \HI[12]~reg0 .sum_lutc_input = "datac";
defparam \HI[12]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N7
maxv_lcell \HI[13]~reg0 (
// Equation(s):
// \HI[13]~reg0_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \HI[0]~0_combout , Remainder[13], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Remainder[13]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\HI[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\HI[13]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \HI[13]~reg0 .lut_mask = "0000";
defparam \HI[13]~reg0 .operation_mode = "normal";
defparam \HI[13]~reg0 .output_mode = "reg_only";
defparam \HI[13]~reg0 .register_cascade_mode = "off";
defparam \HI[13]~reg0 .sum_lutc_input = "datac";
defparam \HI[13]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y5_N5
maxv_lcell \HI[14]~reg0 (
// Equation(s):
// \HI[14]~reg0_regout  = DFFEAS((((Remainder[14]))), GLOBAL(\clk~combout ), VCC, , \HI[0]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(Remainder[14]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HI[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\HI[14]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \HI[14]~reg0 .lut_mask = "ff00";
defparam \HI[14]~reg0 .operation_mode = "normal";
defparam \HI[14]~reg0 .output_mode = "reg_only";
defparam \HI[14]~reg0 .register_cascade_mode = "off";
defparam \HI[14]~reg0 .sum_lutc_input = "datac";
defparam \HI[14]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N4
maxv_lcell \HI[15]~reg0 (
// Equation(s):
// \HI[15]~reg0_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \HI[0]~0_combout , Remainder[15], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Remainder[15]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\HI[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\HI[15]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \HI[15]~reg0 .lut_mask = "0000";
defparam \HI[15]~reg0 .operation_mode = "normal";
defparam \HI[15]~reg0 .output_mode = "reg_only";
defparam \HI[15]~reg0 .register_cascade_mode = "off";
defparam \HI[15]~reg0 .sum_lutc_input = "datac";
defparam \HI[15]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y9_N4
maxv_lcell \HI[16]~reg0 (
// Equation(s):
// \HI[16]~reg0_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \HI[0]~0_combout , Remainder[16], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Remainder[16]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\HI[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\HI[16]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \HI[16]~reg0 .lut_mask = "0000";
defparam \HI[16]~reg0 .operation_mode = "normal";
defparam \HI[16]~reg0 .output_mode = "reg_only";
defparam \HI[16]~reg0 .register_cascade_mode = "off";
defparam \HI[16]~reg0 .sum_lutc_input = "datac";
defparam \HI[16]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y8_N3
maxv_lcell \HI[17]~reg0 (
// Equation(s):
// \HI[17]~reg0_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \HI[0]~0_combout , Remainder[17], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Remainder[17]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\HI[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\HI[17]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \HI[17]~reg0 .lut_mask = "0000";
defparam \HI[17]~reg0 .operation_mode = "normal";
defparam \HI[17]~reg0 .output_mode = "reg_only";
defparam \HI[17]~reg0 .register_cascade_mode = "off";
defparam \HI[17]~reg0 .sum_lutc_input = "datac";
defparam \HI[17]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y8_N4
maxv_lcell \HI[18]~reg0 (
// Equation(s):
// \HI[18]~reg0_regout  = DFFEAS((((Remainder[18]))), GLOBAL(\clk~combout ), VCC, , \HI[0]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(Remainder[18]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HI[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\HI[18]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \HI[18]~reg0 .lut_mask = "ff00";
defparam \HI[18]~reg0 .operation_mode = "normal";
defparam \HI[18]~reg0 .output_mode = "reg_only";
defparam \HI[18]~reg0 .register_cascade_mode = "off";
defparam \HI[18]~reg0 .sum_lutc_input = "datac";
defparam \HI[18]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N1
maxv_lcell \HI[19]~reg0 (
// Equation(s):
// \HI[19]~reg0_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \HI[0]~0_combout , Remainder[19], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Remainder[19]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\HI[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\HI[19]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \HI[19]~reg0 .lut_mask = "0000";
defparam \HI[19]~reg0 .operation_mode = "normal";
defparam \HI[19]~reg0 .output_mode = "reg_only";
defparam \HI[19]~reg0 .register_cascade_mode = "off";
defparam \HI[19]~reg0 .sum_lutc_input = "datac";
defparam \HI[19]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y10_N0
maxv_lcell \HI[20]~reg0 (
// Equation(s):
// \HI[20]~reg0_regout  = DFFEAS((((Remainder[20]))), GLOBAL(\clk~combout ), VCC, , \HI[0]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(Remainder[20]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HI[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\HI[20]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \HI[20]~reg0 .lut_mask = "ff00";
defparam \HI[20]~reg0 .operation_mode = "normal";
defparam \HI[20]~reg0 .output_mode = "reg_only";
defparam \HI[20]~reg0 .register_cascade_mode = "off";
defparam \HI[20]~reg0 .sum_lutc_input = "datac";
defparam \HI[20]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N8
maxv_lcell \HI[21]~reg0 (
// Equation(s):
// \HI[21]~reg0_regout  = DFFEAS((((Remainder[21]))), GLOBAL(\clk~combout ), VCC, , \HI[0]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(Remainder[21]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HI[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\HI[21]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \HI[21]~reg0 .lut_mask = "ff00";
defparam \HI[21]~reg0 .operation_mode = "normal";
defparam \HI[21]~reg0 .output_mode = "reg_only";
defparam \HI[21]~reg0 .register_cascade_mode = "off";
defparam \HI[21]~reg0 .sum_lutc_input = "datac";
defparam \HI[21]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N3
maxv_lcell \HI[22]~reg0 (
// Equation(s):
// \HI[22]~reg0_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \HI[0]~0_combout , Remainder[22], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Remainder[22]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\HI[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\HI[22]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \HI[22]~reg0 .lut_mask = "0000";
defparam \HI[22]~reg0 .operation_mode = "normal";
defparam \HI[22]~reg0 .output_mode = "reg_only";
defparam \HI[22]~reg0 .register_cascade_mode = "off";
defparam \HI[22]~reg0 .sum_lutc_input = "datac";
defparam \HI[22]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N1
maxv_lcell \HI[23]~reg0 (
// Equation(s):
// \HI[23]~reg0_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \HI[0]~0_combout , Remainder[23], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Remainder[23]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\HI[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\HI[23]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \HI[23]~reg0 .lut_mask = "0000";
defparam \HI[23]~reg0 .operation_mode = "normal";
defparam \HI[23]~reg0 .output_mode = "reg_only";
defparam \HI[23]~reg0 .register_cascade_mode = "off";
defparam \HI[23]~reg0 .sum_lutc_input = "datac";
defparam \HI[23]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N5
maxv_lcell \HI[24]~reg0 (
// Equation(s):
// \HI[24]~reg0_regout  = DFFEAS((((Remainder[24]))), GLOBAL(\clk~combout ), VCC, , \HI[0]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(Remainder[24]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HI[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\HI[24]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \HI[24]~reg0 .lut_mask = "ff00";
defparam \HI[24]~reg0 .operation_mode = "normal";
defparam \HI[24]~reg0 .output_mode = "reg_only";
defparam \HI[24]~reg0 .register_cascade_mode = "off";
defparam \HI[24]~reg0 .sum_lutc_input = "datac";
defparam \HI[24]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N4
maxv_lcell \HI[25]~reg0 (
// Equation(s):
// \HI[25]~reg0_regout  = DFFEAS((((Remainder[25]))), GLOBAL(\clk~combout ), VCC, , \HI[0]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(Remainder[25]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HI[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\HI[25]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \HI[25]~reg0 .lut_mask = "ff00";
defparam \HI[25]~reg0 .operation_mode = "normal";
defparam \HI[25]~reg0 .output_mode = "reg_only";
defparam \HI[25]~reg0 .register_cascade_mode = "off";
defparam \HI[25]~reg0 .sum_lutc_input = "datac";
defparam \HI[25]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y8_N3
maxv_lcell \HI[26]~reg0 (
// Equation(s):
// \HI[26]~reg0_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \HI[0]~0_combout , Remainder[26], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Remainder[26]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\HI[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\HI[26]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \HI[26]~reg0 .lut_mask = "0000";
defparam \HI[26]~reg0 .operation_mode = "normal";
defparam \HI[26]~reg0 .output_mode = "reg_only";
defparam \HI[26]~reg0 .register_cascade_mode = "off";
defparam \HI[26]~reg0 .sum_lutc_input = "datac";
defparam \HI[26]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y8_N2
maxv_lcell \HI[27]~reg0 (
// Equation(s):
// \HI[27]~reg0_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \HI[0]~0_combout , Remainder[27], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Remainder[27]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\HI[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\HI[27]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \HI[27]~reg0 .lut_mask = "0000";
defparam \HI[27]~reg0 .operation_mode = "normal";
defparam \HI[27]~reg0 .output_mode = "reg_only";
defparam \HI[27]~reg0 .register_cascade_mode = "off";
defparam \HI[27]~reg0 .sum_lutc_input = "datac";
defparam \HI[27]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y10_N3
maxv_lcell \HI[28]~reg0 (
// Equation(s):
// \HI[28]~reg0_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \HI[0]~0_combout , Remainder[28], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Remainder[28]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\HI[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\HI[28]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \HI[28]~reg0 .lut_mask = "0000";
defparam \HI[28]~reg0 .operation_mode = "normal";
defparam \HI[28]~reg0 .output_mode = "reg_only";
defparam \HI[28]~reg0 .register_cascade_mode = "off";
defparam \HI[28]~reg0 .sum_lutc_input = "datac";
defparam \HI[28]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y10_N7
maxv_lcell \HI[29]~reg0 (
// Equation(s):
// \HI[29]~reg0_regout  = DFFEAS((((Remainder[29]))), GLOBAL(\clk~combout ), VCC, , \HI[0]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(Remainder[29]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HI[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\HI[29]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \HI[29]~reg0 .lut_mask = "ff00";
defparam \HI[29]~reg0 .operation_mode = "normal";
defparam \HI[29]~reg0 .output_mode = "reg_only";
defparam \HI[29]~reg0 .register_cascade_mode = "off";
defparam \HI[29]~reg0 .sum_lutc_input = "datac";
defparam \HI[29]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N8
maxv_lcell \HI[30]~reg0 (
// Equation(s):
// \HI[30]~reg0_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \HI[0]~0_combout , Remainder[30], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Remainder[30]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\HI[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\HI[30]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \HI[30]~reg0 .lut_mask = "0000";
defparam \HI[30]~reg0 .operation_mode = "normal";
defparam \HI[30]~reg0 .output_mode = "reg_only";
defparam \HI[30]~reg0 .register_cascade_mode = "off";
defparam \HI[30]~reg0 .sum_lutc_input = "datac";
defparam \HI[30]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y4_N2
maxv_lcell \HI[31]~reg0 (
// Equation(s):
// \HI[31]~reg0_regout  = DFFEAS((((Remainder[31]))), GLOBAL(\clk~combout ), VCC, , \HI[0]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(Remainder[31]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HI[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\HI[31]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \HI[31]~reg0 .lut_mask = "ff00";
defparam \HI[31]~reg0 .operation_mode = "normal";
defparam \HI[31]~reg0 .output_mode = "reg_only";
defparam \HI[31]~reg0 .register_cascade_mode = "off";
defparam \HI[31]~reg0 .sum_lutc_input = "datac";
defparam \HI[31]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N9
maxv_lcell \LO[0]~reg0 (
// Equation(s):
// \LO[0]~reg0_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \HI[0]~0_combout , Quotient[0], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Quotient[0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\HI[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\LO[0]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LO[0]~reg0 .lut_mask = "0000";
defparam \LO[0]~reg0 .operation_mode = "normal";
defparam \LO[0]~reg0 .output_mode = "reg_only";
defparam \LO[0]~reg0 .register_cascade_mode = "off";
defparam \LO[0]~reg0 .sum_lutc_input = "datac";
defparam \LO[0]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y6_N5
maxv_lcell \Add5~5 (
// Equation(s):
// \Add5~5_combout  = Quotient[1] $ (\Quotient~0  $ ((\Add5~2 )))
// \Add5~7  = CARRY((Quotient[1] $ (!\Quotient~0 )) # (!\Add5~2 ))
// \Add5~7COUT1_235  = CARRY((Quotient[1] $ (!\Quotient~0 )) # (!\Add5~2 ))

	.clk(gnd),
	.dataa(Quotient[1]),
	.datab(\Quotient~0 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add5~2 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add5~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Add5~7 ),
	.cout1(\Add5~7COUT1_235 ));
// synopsys translate_off
defparam \Add5~5 .cin_used = "true";
defparam \Add5~5 .lut_mask = "969f";
defparam \Add5~5 .operation_mode = "arithmetic";
defparam \Add5~5 .output_mode = "comb_only";
defparam \Add5~5 .register_cascade_mode = "off";
defparam \Add5~5 .sum_lutc_input = "cin";
defparam \Add5~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N5
maxv_lcell \Selector34~0 (
// Equation(s):
// \Selector34~0_combout  = (\state.DIV~regout  & ((\LessThan0~3_combout  & (Quotient[0])) # (!\LessThan0~3_combout  & ((\Add5~5_combout )))))

	.clk(gnd),
	.dataa(Quotient[0]),
	.datab(\LessThan0~3_combout ),
	.datac(\Add5~5_combout ),
	.datad(\state.DIV~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector34~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector34~0 .lut_mask = "b800";
defparam \Selector34~0 .operation_mode = "normal";
defparam \Selector34~0 .output_mode = "comb_only";
defparam \Selector34~0 .register_cascade_mode = "off";
defparam \Selector34~0 .sum_lutc_input = "datac";
defparam \Selector34~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N6
maxv_lcell \Quotient[1] (
// Equation(s):
// Quotient[1] = DFFEAS((\Selector34~0_combout ) # ((Quotient[1] & ((\state.LOAD~regout ) # (\state.DONE~regout )))), GLOBAL(\clk~combout ), VCC, , !\reset~combout , , , , )

	.clk(\clk~combout ),
	.dataa(\state.LOAD~regout ),
	.datab(\state.DONE~regout ),
	.datac(Quotient[1]),
	.datad(\Selector34~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Quotient[1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Quotient[1] .lut_mask = "ffe0";
defparam \Quotient[1] .operation_mode = "normal";
defparam \Quotient[1] .output_mode = "reg_only";
defparam \Quotient[1] .register_cascade_mode = "off";
defparam \Quotient[1] .sum_lutc_input = "datac";
defparam \Quotient[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N8
maxv_lcell \LO[1]~reg0 (
// Equation(s):
// \LO[1]~reg0_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \HI[0]~0_combout , Quotient[1], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Quotient[1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\HI[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\LO[1]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LO[1]~reg0 .lut_mask = "0000";
defparam \LO[1]~reg0 .operation_mode = "normal";
defparam \LO[1]~reg0 .output_mode = "reg_only";
defparam \LO[1]~reg0 .register_cascade_mode = "off";
defparam \LO[1]~reg0 .sum_lutc_input = "datac";
defparam \LO[1]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y6_N6
maxv_lcell \Add5~10 (
// Equation(s):
// \Add5~10_combout  = Quotient[2] $ (\Quotient~0  $ ((!(!\Add5~2  & \Add5~7 ) # (\Add5~2  & \Add5~7COUT1_235 ))))
// \Add5~12  = CARRY((!\Add5~7  & (Quotient[2] $ (\Quotient~0 ))))
// \Add5~12COUT1_237  = CARRY((!\Add5~7COUT1_235  & (Quotient[2] $ (\Quotient~0 ))))

	.clk(gnd),
	.dataa(Quotient[2]),
	.datab(\Quotient~0 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add5~2 ),
	.cin0(\Add5~7 ),
	.cin1(\Add5~7COUT1_235 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add5~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Add5~12 ),
	.cout1(\Add5~12COUT1_237 ));
// synopsys translate_off
defparam \Add5~10 .cin0_used = "true";
defparam \Add5~10 .cin1_used = "true";
defparam \Add5~10 .cin_used = "true";
defparam \Add5~10 .lut_mask = "6906";
defparam \Add5~10 .operation_mode = "arithmetic";
defparam \Add5~10 .output_mode = "comb_only";
defparam \Add5~10 .register_cascade_mode = "off";
defparam \Add5~10 .sum_lutc_input = "cin";
defparam \Add5~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N4
maxv_lcell \Selector33~0 (
// Equation(s):
// \Selector33~0_combout  = (\state.DIV~regout  & ((\LessThan0~3_combout  & (Quotient[1])) # (!\LessThan0~3_combout  & ((\Add5~10_combout )))))

	.clk(gnd),
	.dataa(\state.DIV~regout ),
	.datab(\LessThan0~3_combout ),
	.datac(Quotient[1]),
	.datad(\Add5~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector33~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector33~0 .lut_mask = "a280";
defparam \Selector33~0 .operation_mode = "normal";
defparam \Selector33~0 .output_mode = "comb_only";
defparam \Selector33~0 .register_cascade_mode = "off";
defparam \Selector33~0 .sum_lutc_input = "datac";
defparam \Selector33~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N3
maxv_lcell \Quotient[2] (
// Equation(s):
// Quotient[2] = DFFEAS((\Selector33~0_combout ) # ((Quotient[2] & ((\state.LOAD~regout ) # (\state.DONE~regout )))), GLOBAL(\clk~combout ), VCC, , !\reset~combout , , , , )

	.clk(\clk~combout ),
	.dataa(\state.LOAD~regout ),
	.datab(Quotient[2]),
	.datac(\Selector33~0_combout ),
	.datad(\state.DONE~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Quotient[2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Quotient[2] .lut_mask = "fcf8";
defparam \Quotient[2] .operation_mode = "normal";
defparam \Quotient[2] .output_mode = "reg_only";
defparam \Quotient[2] .register_cascade_mode = "off";
defparam \Quotient[2] .sum_lutc_input = "datac";
defparam \Quotient[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N1
maxv_lcell \LO[2]~reg0 (
// Equation(s):
// \LO[2]~reg0_regout  = DFFEAS((((Quotient[2]))), GLOBAL(\clk~combout ), VCC, , \HI[0]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(Quotient[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HI[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\LO[2]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LO[2]~reg0 .lut_mask = "ff00";
defparam \LO[2]~reg0 .operation_mode = "normal";
defparam \LO[2]~reg0 .output_mode = "reg_only";
defparam \LO[2]~reg0 .register_cascade_mode = "off";
defparam \LO[2]~reg0 .sum_lutc_input = "datac";
defparam \LO[2]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N7
maxv_lcell \Add5~15 (
// Equation(s):
// \Add5~15_combout  = Quotient[3] $ (\Quotient~0  $ (((!\Add5~2  & \Add5~12 ) # (\Add5~2  & \Add5~12COUT1_237 ))))
// \Add5~17  = CARRY((Quotient[3] $ (!\Quotient~0 )) # (!\Add5~12 ))
// \Add5~17COUT1_239  = CARRY((Quotient[3] $ (!\Quotient~0 )) # (!\Add5~12COUT1_237 ))

	.clk(gnd),
	.dataa(Quotient[3]),
	.datab(\Quotient~0 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add5~2 ),
	.cin0(\Add5~12 ),
	.cin1(\Add5~12COUT1_237 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add5~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Add5~17 ),
	.cout1(\Add5~17COUT1_239 ));
// synopsys translate_off
defparam \Add5~15 .cin0_used = "true";
defparam \Add5~15 .cin1_used = "true";
defparam \Add5~15 .cin_used = "true";
defparam \Add5~15 .lut_mask = "969f";
defparam \Add5~15 .operation_mode = "arithmetic";
defparam \Add5~15 .output_mode = "comb_only";
defparam \Add5~15 .register_cascade_mode = "off";
defparam \Add5~15 .sum_lutc_input = "cin";
defparam \Add5~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N2
maxv_lcell \Selector32~0 (
// Equation(s):
// \Selector32~0_combout  = (\state.DIV~regout  & ((\LessThan0~3_combout  & (Quotient[2])) # (!\LessThan0~3_combout  & ((\Add5~15_combout )))))

	.clk(gnd),
	.dataa(\state.DIV~regout ),
	.datab(Quotient[2]),
	.datac(\LessThan0~3_combout ),
	.datad(\Add5~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector32~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector32~0 .lut_mask = "8a80";
defparam \Selector32~0 .operation_mode = "normal";
defparam \Selector32~0 .output_mode = "comb_only";
defparam \Selector32~0 .register_cascade_mode = "off";
defparam \Selector32~0 .sum_lutc_input = "datac";
defparam \Selector32~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N7
maxv_lcell \Quotient[3] (
// Equation(s):
// Quotient[3] = DFFEAS((\Selector32~0_combout ) # ((Quotient[3] & ((\state.LOAD~regout ) # (\state.DONE~regout )))), GLOBAL(\clk~combout ), VCC, , !\reset~combout , , , , )

	.clk(\clk~combout ),
	.dataa(\state.LOAD~regout ),
	.datab(\state.DONE~regout ),
	.datac(Quotient[3]),
	.datad(\Selector32~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Quotient[3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Quotient[3] .lut_mask = "ffe0";
defparam \Quotient[3] .operation_mode = "normal";
defparam \Quotient[3] .output_mode = "reg_only";
defparam \Quotient[3] .register_cascade_mode = "off";
defparam \Quotient[3] .sum_lutc_input = "datac";
defparam \Quotient[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N5
maxv_lcell \LO[3]~reg0 (
// Equation(s):
// \LO[3]~reg0_regout  = DFFEAS((((Quotient[3]))), GLOBAL(\clk~combout ), VCC, , \HI[0]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(Quotient[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HI[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\LO[3]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LO[3]~reg0 .lut_mask = "ff00";
defparam \LO[3]~reg0 .operation_mode = "normal";
defparam \LO[3]~reg0 .output_mode = "reg_only";
defparam \LO[3]~reg0 .register_cascade_mode = "off";
defparam \LO[3]~reg0 .sum_lutc_input = "datac";
defparam \LO[3]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N8
maxv_lcell \Add5~20 (
// Equation(s):
// \Add5~20_combout  = \Quotient~0  $ (Quotient[4] $ ((!(!\Add5~2  & \Add5~17 ) # (\Add5~2  & \Add5~17COUT1_239 ))))
// \Add5~22  = CARRY((!\Add5~17  & (\Quotient~0  $ (Quotient[4]))))
// \Add5~22COUT1_241  = CARRY((!\Add5~17COUT1_239  & (\Quotient~0  $ (Quotient[4]))))

	.clk(gnd),
	.dataa(\Quotient~0 ),
	.datab(Quotient[4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add5~2 ),
	.cin0(\Add5~17 ),
	.cin1(\Add5~17COUT1_239 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add5~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Add5~22 ),
	.cout1(\Add5~22COUT1_241 ));
// synopsys translate_off
defparam \Add5~20 .cin0_used = "true";
defparam \Add5~20 .cin1_used = "true";
defparam \Add5~20 .cin_used = "true";
defparam \Add5~20 .lut_mask = "6906";
defparam \Add5~20 .operation_mode = "arithmetic";
defparam \Add5~20 .output_mode = "comb_only";
defparam \Add5~20 .register_cascade_mode = "off";
defparam \Add5~20 .sum_lutc_input = "cin";
defparam \Add5~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N3
maxv_lcell \Selector31~0 (
// Equation(s):
// \Selector31~0_combout  = (\state.DIV~regout  & ((\LessThan0~3_combout  & ((Quotient[3]))) # (!\LessThan0~3_combout  & (\Add5~20_combout ))))

	.clk(gnd),
	.dataa(\Add5~20_combout ),
	.datab(\LessThan0~3_combout ),
	.datac(\state.DIV~regout ),
	.datad(Quotient[3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector31~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector31~0 .lut_mask = "e020";
defparam \Selector31~0 .operation_mode = "normal";
defparam \Selector31~0 .output_mode = "comb_only";
defparam \Selector31~0 .register_cascade_mode = "off";
defparam \Selector31~0 .sum_lutc_input = "datac";
defparam \Selector31~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N7
maxv_lcell \Quotient[4] (
// Equation(s):
// Quotient[4] = DFFEAS((\Selector31~0_combout ) # ((Quotient[4] & ((\state.LOAD~regout ) # (\state.DONE~regout )))), GLOBAL(\clk~combout ), VCC, , !\reset~combout , , , , )

	.clk(\clk~combout ),
	.dataa(Quotient[4]),
	.datab(\state.LOAD~regout ),
	.datac(\Selector31~0_combout ),
	.datad(\state.DONE~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Quotient[4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Quotient[4] .lut_mask = "faf8";
defparam \Quotient[4] .operation_mode = "normal";
defparam \Quotient[4] .output_mode = "reg_only";
defparam \Quotient[4] .register_cascade_mode = "off";
defparam \Quotient[4] .sum_lutc_input = "datac";
defparam \Quotient[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N9
maxv_lcell \LO[4]~reg0 (
// Equation(s):
// \LO[4]~reg0_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \HI[0]~0_combout , Quotient[4], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Quotient[4]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\HI[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\LO[4]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LO[4]~reg0 .lut_mask = "0000";
defparam \LO[4]~reg0 .operation_mode = "normal";
defparam \LO[4]~reg0 .output_mode = "reg_only";
defparam \LO[4]~reg0 .register_cascade_mode = "off";
defparam \LO[4]~reg0 .sum_lutc_input = "datac";
defparam \LO[4]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y6_N9
maxv_lcell \Add5~25 (
// Equation(s):
// \Add5~25_combout  = Quotient[5] $ (\Quotient~0  $ (((!\Add5~2  & \Add5~22 ) # (\Add5~2  & \Add5~22COUT1_241 ))))
// \Add5~27  = CARRY((Quotient[5] $ (!\Quotient~0 )) # (!\Add5~22COUT1_241 ))

	.clk(gnd),
	.dataa(Quotient[5]),
	.datab(\Quotient~0 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add5~2 ),
	.cin0(\Add5~22 ),
	.cin1(\Add5~22COUT1_241 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add5~25_combout ),
	.regout(),
	.cout(\Add5~27 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add5~25 .cin0_used = "true";
defparam \Add5~25 .cin1_used = "true";
defparam \Add5~25 .cin_used = "true";
defparam \Add5~25 .lut_mask = "969f";
defparam \Add5~25 .operation_mode = "arithmetic";
defparam \Add5~25 .output_mode = "comb_only";
defparam \Add5~25 .register_cascade_mode = "off";
defparam \Add5~25 .sum_lutc_input = "cin";
defparam \Add5~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N1
maxv_lcell \Selector30~0 (
// Equation(s):
// \Selector30~0_combout  = (\state.DIV~regout  & ((\LessThan0~3_combout  & ((Quotient[4]))) # (!\LessThan0~3_combout  & (\Add5~25_combout ))))

	.clk(gnd),
	.dataa(\state.DIV~regout ),
	.datab(\Add5~25_combout ),
	.datac(Quotient[4]),
	.datad(\LessThan0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector30~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector30~0 .lut_mask = "a088";
defparam \Selector30~0 .operation_mode = "normal";
defparam \Selector30~0 .output_mode = "comb_only";
defparam \Selector30~0 .register_cascade_mode = "off";
defparam \Selector30~0 .sum_lutc_input = "datac";
defparam \Selector30~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N1
maxv_lcell \Quotient[5] (
// Equation(s):
// Quotient[5] = DFFEAS((\Selector30~0_combout ) # ((Quotient[5] & ((\state.DONE~regout ) # (\state.LOAD~regout )))), GLOBAL(\clk~combout ), VCC, , !\reset~combout , , , , )

	.clk(\clk~combout ),
	.dataa(\Selector30~0_combout ),
	.datab(Quotient[5]),
	.datac(\state.DONE~regout ),
	.datad(\state.LOAD~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Quotient[5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Quotient[5] .lut_mask = "eeea";
defparam \Quotient[5] .operation_mode = "normal";
defparam \Quotient[5] .output_mode = "reg_only";
defparam \Quotient[5] .register_cascade_mode = "off";
defparam \Quotient[5] .sum_lutc_input = "datac";
defparam \Quotient[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N3
maxv_lcell \LO[5]~reg0 (
// Equation(s):
// \LO[5]~reg0_regout  = DFFEAS((((Quotient[5]))), GLOBAL(\clk~combout ), VCC, , \HI[0]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(Quotient[5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HI[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\LO[5]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LO[5]~reg0 .lut_mask = "ff00";
defparam \LO[5]~reg0 .operation_mode = "normal";
defparam \LO[5]~reg0 .output_mode = "reg_only";
defparam \LO[5]~reg0 .register_cascade_mode = "off";
defparam \LO[5]~reg0 .sum_lutc_input = "datac";
defparam \LO[5]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N0
maxv_lcell \Add5~30 (
// Equation(s):
// \Add5~30_combout  = Quotient[6] $ (\Quotient~0  $ ((!\Add5~27 )))
// \Add5~32  = CARRY((!\Add5~27  & (Quotient[6] $ (\Quotient~0 ))))
// \Add5~32COUT1_243  = CARRY((!\Add5~27  & (Quotient[6] $ (\Quotient~0 ))))

	.clk(gnd),
	.dataa(Quotient[6]),
	.datab(\Quotient~0 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add5~27 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add5~30_combout ),
	.regout(),
	.cout(),
	.cout0(\Add5~32 ),
	.cout1(\Add5~32COUT1_243 ));
// synopsys translate_off
defparam \Add5~30 .cin_used = "true";
defparam \Add5~30 .lut_mask = "6906";
defparam \Add5~30 .operation_mode = "arithmetic";
defparam \Add5~30 .output_mode = "comb_only";
defparam \Add5~30 .register_cascade_mode = "off";
defparam \Add5~30 .sum_lutc_input = "cin";
defparam \Add5~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N4
maxv_lcell \Selector29~0 (
// Equation(s):
// \Selector29~0_combout  = (\state.DIV~regout  & ((\LessThan0~3_combout  & ((Quotient[5]))) # (!\LessThan0~3_combout  & (\Add5~30_combout ))))

	.clk(gnd),
	.dataa(\Add5~30_combout ),
	.datab(\LessThan0~3_combout ),
	.datac(Quotient[5]),
	.datad(\state.DIV~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector29~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector29~0 .lut_mask = "e200";
defparam \Selector29~0 .operation_mode = "normal";
defparam \Selector29~0 .output_mode = "comb_only";
defparam \Selector29~0 .register_cascade_mode = "off";
defparam \Selector29~0 .sum_lutc_input = "datac";
defparam \Selector29~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N0
maxv_lcell \Quotient[6] (
// Equation(s):
// Quotient[6] = DFFEAS((\Selector29~0_combout ) # ((Quotient[6] & ((\state.DONE~regout ) # (\state.LOAD~regout )))), GLOBAL(\clk~combout ), VCC, , !\reset~combout , , , , )

	.clk(\clk~combout ),
	.dataa(\Selector29~0_combout ),
	.datab(Quotient[6]),
	.datac(\state.DONE~regout ),
	.datad(\state.LOAD~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Quotient[6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Quotient[6] .lut_mask = "eeea";
defparam \Quotient[6] .operation_mode = "normal";
defparam \Quotient[6] .output_mode = "reg_only";
defparam \Quotient[6] .register_cascade_mode = "off";
defparam \Quotient[6] .sum_lutc_input = "datac";
defparam \Quotient[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N6
maxv_lcell \LO[6]~reg0 (
// Equation(s):
// \LO[6]~reg0_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \HI[0]~0_combout , Quotient[6], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Quotient[6]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\HI[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\LO[6]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LO[6]~reg0 .lut_mask = "0000";
defparam \LO[6]~reg0 .operation_mode = "normal";
defparam \LO[6]~reg0 .output_mode = "reg_only";
defparam \LO[6]~reg0 .register_cascade_mode = "off";
defparam \LO[6]~reg0 .sum_lutc_input = "datac";
defparam \LO[6]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y6_N1
maxv_lcell \Add5~35 (
// Equation(s):
// \Add5~35_combout  = Quotient[7] $ (\Quotient~0  $ (((!\Add5~27  & \Add5~32 ) # (\Add5~27  & \Add5~32COUT1_243 ))))
// \Add5~37  = CARRY((Quotient[7] $ (!\Quotient~0 )) # (!\Add5~32 ))
// \Add5~37COUT1_245  = CARRY((Quotient[7] $ (!\Quotient~0 )) # (!\Add5~32COUT1_243 ))

	.clk(gnd),
	.dataa(Quotient[7]),
	.datab(\Quotient~0 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add5~27 ),
	.cin0(\Add5~32 ),
	.cin1(\Add5~32COUT1_243 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add5~35_combout ),
	.regout(),
	.cout(),
	.cout0(\Add5~37 ),
	.cout1(\Add5~37COUT1_245 ));
// synopsys translate_off
defparam \Add5~35 .cin0_used = "true";
defparam \Add5~35 .cin1_used = "true";
defparam \Add5~35 .cin_used = "true";
defparam \Add5~35 .lut_mask = "969f";
defparam \Add5~35 .operation_mode = "arithmetic";
defparam \Add5~35 .output_mode = "comb_only";
defparam \Add5~35 .register_cascade_mode = "off";
defparam \Add5~35 .sum_lutc_input = "cin";
defparam \Add5~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N9
maxv_lcell \Selector28~0 (
// Equation(s):
// \Selector28~0_combout  = (\state.DIV~regout  & ((\LessThan0~3_combout  & ((Quotient[6]))) # (!\LessThan0~3_combout  & (\Add5~35_combout ))))

	.clk(gnd),
	.dataa(\Add5~35_combout ),
	.datab(\LessThan0~3_combout ),
	.datac(Quotient[6]),
	.datad(\state.DIV~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector28~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector28~0 .lut_mask = "e200";
defparam \Selector28~0 .operation_mode = "normal";
defparam \Selector28~0 .output_mode = "comb_only";
defparam \Selector28~0 .register_cascade_mode = "off";
defparam \Selector28~0 .sum_lutc_input = "datac";
defparam \Selector28~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N7
maxv_lcell \Quotient[7] (
// Equation(s):
// Quotient[7] = DFFEAS((\Selector28~0_combout ) # ((Quotient[7] & ((\state.DONE~regout ) # (\state.LOAD~regout )))), GLOBAL(\clk~combout ), VCC, , !\reset~combout , , , , )

	.clk(\clk~combout ),
	.dataa(\state.DONE~regout ),
	.datab(\Selector28~0_combout ),
	.datac(Quotient[7]),
	.datad(\state.LOAD~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Quotient[7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Quotient[7] .lut_mask = "fcec";
defparam \Quotient[7] .operation_mode = "normal";
defparam \Quotient[7] .output_mode = "reg_only";
defparam \Quotient[7] .register_cascade_mode = "off";
defparam \Quotient[7] .sum_lutc_input = "datac";
defparam \Quotient[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N8
maxv_lcell \LO[7]~reg0 (
// Equation(s):
// \LO[7]~reg0_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \HI[0]~0_combout , Quotient[7], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Quotient[7]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\HI[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\LO[7]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LO[7]~reg0 .lut_mask = "0000";
defparam \LO[7]~reg0 .operation_mode = "normal";
defparam \LO[7]~reg0 .output_mode = "reg_only";
defparam \LO[7]~reg0 .register_cascade_mode = "off";
defparam \LO[7]~reg0 .sum_lutc_input = "datac";
defparam \LO[7]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y6_N2
maxv_lcell \Add5~40 (
// Equation(s):
// \Add5~40_combout  = Quotient[8] $ (\Quotient~0  $ ((!(!\Add5~27  & \Add5~37 ) # (\Add5~27  & \Add5~37COUT1_245 ))))
// \Add5~42  = CARRY((!\Add5~37  & (Quotient[8] $ (\Quotient~0 ))))
// \Add5~42COUT1_247  = CARRY((!\Add5~37COUT1_245  & (Quotient[8] $ (\Quotient~0 ))))

	.clk(gnd),
	.dataa(Quotient[8]),
	.datab(\Quotient~0 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add5~27 ),
	.cin0(\Add5~37 ),
	.cin1(\Add5~37COUT1_245 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add5~40_combout ),
	.regout(),
	.cout(),
	.cout0(\Add5~42 ),
	.cout1(\Add5~42COUT1_247 ));
// synopsys translate_off
defparam \Add5~40 .cin0_used = "true";
defparam \Add5~40 .cin1_used = "true";
defparam \Add5~40 .cin_used = "true";
defparam \Add5~40 .lut_mask = "6906";
defparam \Add5~40 .operation_mode = "arithmetic";
defparam \Add5~40 .output_mode = "comb_only";
defparam \Add5~40 .register_cascade_mode = "off";
defparam \Add5~40 .sum_lutc_input = "cin";
defparam \Add5~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N2
maxv_lcell \Selector27~0 (
// Equation(s):
// \Selector27~0_combout  = (\state.DIV~regout  & ((\LessThan0~3_combout  & ((Quotient[7]))) # (!\LessThan0~3_combout  & (\Add5~40_combout ))))

	.clk(gnd),
	.dataa(\Add5~40_combout ),
	.datab(\LessThan0~3_combout ),
	.datac(Quotient[7]),
	.datad(\state.DIV~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector27~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector27~0 .lut_mask = "e200";
defparam \Selector27~0 .operation_mode = "normal";
defparam \Selector27~0 .output_mode = "comb_only";
defparam \Selector27~0 .register_cascade_mode = "off";
defparam \Selector27~0 .sum_lutc_input = "datac";
defparam \Selector27~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N5
maxv_lcell \Quotient[8] (
// Equation(s):
// Quotient[8] = DFFEAS((\Selector27~0_combout ) # ((Quotient[8] & ((\state.DONE~regout ) # (\state.LOAD~regout )))), GLOBAL(\clk~combout ), VCC, , !\reset~combout , , , , )

	.clk(\clk~combout ),
	.dataa(Quotient[8]),
	.datab(\Selector27~0_combout ),
	.datac(\state.DONE~regout ),
	.datad(\state.LOAD~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Quotient[8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Quotient[8] .lut_mask = "eeec";
defparam \Quotient[8] .operation_mode = "normal";
defparam \Quotient[8] .output_mode = "reg_only";
defparam \Quotient[8] .register_cascade_mode = "off";
defparam \Quotient[8] .sum_lutc_input = "datac";
defparam \Quotient[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N6
maxv_lcell \LO[8]~reg0 (
// Equation(s):
// \LO[8]~reg0_regout  = DFFEAS((((Quotient[8]))), GLOBAL(\clk~combout ), VCC, , \HI[0]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(Quotient[8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HI[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\LO[8]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LO[8]~reg0 .lut_mask = "ff00";
defparam \LO[8]~reg0 .operation_mode = "normal";
defparam \LO[8]~reg0 .output_mode = "reg_only";
defparam \LO[8]~reg0 .register_cascade_mode = "off";
defparam \LO[8]~reg0 .sum_lutc_input = "datac";
defparam \LO[8]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N3
maxv_lcell \Add5~45 (
// Equation(s):
// \Add5~45_combout  = Quotient[9] $ (\Quotient~0  $ (((!\Add5~27  & \Add5~42 ) # (\Add5~27  & \Add5~42COUT1_247 ))))
// \Add5~47  = CARRY((Quotient[9] $ (!\Quotient~0 )) # (!\Add5~42 ))
// \Add5~47COUT1_249  = CARRY((Quotient[9] $ (!\Quotient~0 )) # (!\Add5~42COUT1_247 ))

	.clk(gnd),
	.dataa(Quotient[9]),
	.datab(\Quotient~0 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add5~27 ),
	.cin0(\Add5~42 ),
	.cin1(\Add5~42COUT1_247 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add5~45_combout ),
	.regout(),
	.cout(),
	.cout0(\Add5~47 ),
	.cout1(\Add5~47COUT1_249 ));
// synopsys translate_off
defparam \Add5~45 .cin0_used = "true";
defparam \Add5~45 .cin1_used = "true";
defparam \Add5~45 .cin_used = "true";
defparam \Add5~45 .lut_mask = "969f";
defparam \Add5~45 .operation_mode = "arithmetic";
defparam \Add5~45 .output_mode = "comb_only";
defparam \Add5~45 .register_cascade_mode = "off";
defparam \Add5~45 .sum_lutc_input = "cin";
defparam \Add5~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N1
maxv_lcell \Selector26~0 (
// Equation(s):
// \Selector26~0_combout  = (\state.DIV~regout  & ((\LessThan0~3_combout  & ((Quotient[8]))) # (!\LessThan0~3_combout  & (\Add5~45_combout ))))

	.clk(gnd),
	.dataa(\state.DIV~regout ),
	.datab(\Add5~45_combout ),
	.datac(Quotient[8]),
	.datad(\LessThan0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector26~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector26~0 .lut_mask = "a088";
defparam \Selector26~0 .operation_mode = "normal";
defparam \Selector26~0 .output_mode = "comb_only";
defparam \Selector26~0 .register_cascade_mode = "off";
defparam \Selector26~0 .sum_lutc_input = "datac";
defparam \Selector26~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N2
maxv_lcell \Quotient[9] (
// Equation(s):
// Quotient[9] = DFFEAS((\Selector26~0_combout ) # ((Quotient[9] & ((\state.LOAD~regout ) # (\state.DONE~regout )))), GLOBAL(\clk~combout ), VCC, , !\reset~combout , , , , )

	.clk(\clk~combout ),
	.dataa(\state.LOAD~regout ),
	.datab(Quotient[9]),
	.datac(\state.DONE~regout ),
	.datad(\Selector26~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Quotient[9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Quotient[9] .lut_mask = "ffc8";
defparam \Quotient[9] .operation_mode = "normal";
defparam \Quotient[9] .output_mode = "reg_only";
defparam \Quotient[9] .register_cascade_mode = "off";
defparam \Quotient[9] .sum_lutc_input = "datac";
defparam \Quotient[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N8
maxv_lcell \LO[9]~reg0 (
// Equation(s):
// \LO[9]~reg0_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \HI[0]~0_combout , Quotient[9], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Quotient[9]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\HI[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\LO[9]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LO[9]~reg0 .lut_mask = "0000";
defparam \LO[9]~reg0 .operation_mode = "normal";
defparam \LO[9]~reg0 .output_mode = "reg_only";
defparam \LO[9]~reg0 .register_cascade_mode = "off";
defparam \LO[9]~reg0 .sum_lutc_input = "datac";
defparam \LO[9]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y6_N4
maxv_lcell \Add5~50 (
// Equation(s):
// \Add5~50_combout  = \Quotient~0  $ (Quotient[10] $ ((!(!\Add5~27  & \Add5~47 ) # (\Add5~27  & \Add5~47COUT1_249 ))))
// \Add5~52  = CARRY((!\Add5~47COUT1_249  & (\Quotient~0  $ (Quotient[10]))))

	.clk(gnd),
	.dataa(\Quotient~0 ),
	.datab(Quotient[10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add5~27 ),
	.cin0(\Add5~47 ),
	.cin1(\Add5~47COUT1_249 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add5~50_combout ),
	.regout(),
	.cout(\Add5~52 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add5~50 .cin0_used = "true";
defparam \Add5~50 .cin1_used = "true";
defparam \Add5~50 .cin_used = "true";
defparam \Add5~50 .lut_mask = "6906";
defparam \Add5~50 .operation_mode = "arithmetic";
defparam \Add5~50 .output_mode = "comb_only";
defparam \Add5~50 .register_cascade_mode = "off";
defparam \Add5~50 .sum_lutc_input = "cin";
defparam \Add5~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N5
maxv_lcell \Selector25~0 (
// Equation(s):
// \Selector25~0_combout  = (\state.DIV~regout  & ((\LessThan0~3_combout  & (Quotient[9])) # (!\LessThan0~3_combout  & ((\Add5~50_combout )))))

	.clk(gnd),
	.dataa(\state.DIV~regout ),
	.datab(Quotient[9]),
	.datac(\Add5~50_combout ),
	.datad(\LessThan0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector25~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector25~0 .lut_mask = "88a0";
defparam \Selector25~0 .operation_mode = "normal";
defparam \Selector25~0 .output_mode = "comb_only";
defparam \Selector25~0 .register_cascade_mode = "off";
defparam \Selector25~0 .sum_lutc_input = "datac";
defparam \Selector25~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N6
maxv_lcell \Quotient[10] (
// Equation(s):
// Quotient[10] = DFFEAS((\Selector25~0_combout ) # ((Quotient[10] & ((\state.DONE~regout ) # (\state.LOAD~regout )))), GLOBAL(\clk~combout ), VCC, , !\reset~combout , , , , )

	.clk(\clk~combout ),
	.dataa(\state.DONE~regout ),
	.datab(\state.LOAD~regout ),
	.datac(Quotient[10]),
	.datad(\Selector25~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Quotient[10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Quotient[10] .lut_mask = "ffe0";
defparam \Quotient[10] .operation_mode = "normal";
defparam \Quotient[10] .output_mode = "reg_only";
defparam \Quotient[10] .register_cascade_mode = "off";
defparam \Quotient[10] .sum_lutc_input = "datac";
defparam \Quotient[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N7
maxv_lcell \LO[10]~reg0 (
// Equation(s):
// \LO[10]~reg0_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \HI[0]~0_combout , Quotient[10], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Quotient[10]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\HI[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\LO[10]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LO[10]~reg0 .lut_mask = "0000";
defparam \LO[10]~reg0 .operation_mode = "normal";
defparam \LO[10]~reg0 .output_mode = "reg_only";
defparam \LO[10]~reg0 .register_cascade_mode = "off";
defparam \LO[10]~reg0 .sum_lutc_input = "datac";
defparam \LO[10]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y6_N5
maxv_lcell \Add5~55 (
// Equation(s):
// \Add5~55_combout  = Quotient[11] $ (\Quotient~0  $ ((\Add5~52 )))
// \Add5~57  = CARRY((Quotient[11] $ (!\Quotient~0 )) # (!\Add5~52 ))
// \Add5~57COUT1_251  = CARRY((Quotient[11] $ (!\Quotient~0 )) # (!\Add5~52 ))

	.clk(gnd),
	.dataa(Quotient[11]),
	.datab(\Quotient~0 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add5~52 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add5~55_combout ),
	.regout(),
	.cout(),
	.cout0(\Add5~57 ),
	.cout1(\Add5~57COUT1_251 ));
// synopsys translate_off
defparam \Add5~55 .cin_used = "true";
defparam \Add5~55 .lut_mask = "969f";
defparam \Add5~55 .operation_mode = "arithmetic";
defparam \Add5~55 .output_mode = "comb_only";
defparam \Add5~55 .register_cascade_mode = "off";
defparam \Add5~55 .sum_lutc_input = "cin";
defparam \Add5~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N4
maxv_lcell \Selector24~0 (
// Equation(s):
// \Selector24~0_combout  = (\state.DIV~regout  & ((\LessThan0~3_combout  & ((Quotient[10]))) # (!\LessThan0~3_combout  & (\Add5~55_combout ))))

	.clk(gnd),
	.dataa(\state.DIV~regout ),
	.datab(\Add5~55_combout ),
	.datac(Quotient[10]),
	.datad(\LessThan0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector24~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector24~0 .lut_mask = "a088";
defparam \Selector24~0 .operation_mode = "normal";
defparam \Selector24~0 .output_mode = "comb_only";
defparam \Selector24~0 .register_cascade_mode = "off";
defparam \Selector24~0 .sum_lutc_input = "datac";
defparam \Selector24~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N0
maxv_lcell \Quotient[11] (
// Equation(s):
// Quotient[11] = DFFEAS((\Selector24~0_combout ) # ((Quotient[11] & ((\state.DONE~regout ) # (\state.LOAD~regout )))), GLOBAL(\clk~combout ), VCC, , !\reset~combout , , , , )

	.clk(\clk~combout ),
	.dataa(\state.DONE~regout ),
	.datab(Quotient[11]),
	.datac(\Selector24~0_combout ),
	.datad(\state.LOAD~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Quotient[11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Quotient[11] .lut_mask = "fcf8";
defparam \Quotient[11] .operation_mode = "normal";
defparam \Quotient[11] .output_mode = "reg_only";
defparam \Quotient[11] .register_cascade_mode = "off";
defparam \Quotient[11] .sum_lutc_input = "datac";
defparam \Quotient[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N8
maxv_lcell \LO[11]~reg0 (
// Equation(s):
// \LO[11]~reg0_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \HI[0]~0_combout , Quotient[11], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Quotient[11]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\HI[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\LO[11]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LO[11]~reg0 .lut_mask = "0000";
defparam \LO[11]~reg0 .operation_mode = "normal";
defparam \LO[11]~reg0 .output_mode = "reg_only";
defparam \LO[11]~reg0 .register_cascade_mode = "off";
defparam \LO[11]~reg0 .sum_lutc_input = "datac";
defparam \LO[11]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y6_N6
maxv_lcell \Add5~60 (
// Equation(s):
// \Add5~60_combout  = Quotient[12] $ (\Quotient~0  $ ((!(!\Add5~52  & \Add5~57 ) # (\Add5~52  & \Add5~57COUT1_251 ))))
// \Add5~62  = CARRY((!\Add5~57  & (Quotient[12] $ (\Quotient~0 ))))
// \Add5~62COUT1_253  = CARRY((!\Add5~57COUT1_251  & (Quotient[12] $ (\Quotient~0 ))))

	.clk(gnd),
	.dataa(Quotient[12]),
	.datab(\Quotient~0 ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add5~52 ),
	.cin0(\Add5~57 ),
	.cin1(\Add5~57COUT1_251 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add5~60_combout ),
	.regout(),
	.cout(),
	.cout0(\Add5~62 ),
	.cout1(\Add5~62COUT1_253 ));
// synopsys translate_off
defparam \Add5~60 .cin0_used = "true";
defparam \Add5~60 .cin1_used = "true";
defparam \Add5~60 .cin_used = "true";
defparam \Add5~60 .lut_mask = "6906";
defparam \Add5~60 .operation_mode = "arithmetic";
defparam \Add5~60 .output_mode = "comb_only";
defparam \Add5~60 .register_cascade_mode = "off";
defparam \Add5~60 .sum_lutc_input = "cin";
defparam \Add5~60 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N9
maxv_lcell \Selector23~0 (
// Equation(s):
// \Selector23~0_combout  = (\state.DIV~regout  & ((\LessThan0~3_combout  & (Quotient[11])) # (!\LessThan0~3_combout  & ((\Add5~60_combout )))))

	.clk(gnd),
	.dataa(\state.DIV~regout ),
	.datab(Quotient[11]),
	.datac(\Add5~60_combout ),
	.datad(\LessThan0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector23~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector23~0 .lut_mask = "88a0";
defparam \Selector23~0 .operation_mode = "normal";
defparam \Selector23~0 .output_mode = "comb_only";
defparam \Selector23~0 .register_cascade_mode = "off";
defparam \Selector23~0 .sum_lutc_input = "datac";
defparam \Selector23~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N3
maxv_lcell \Quotient[12] (
// Equation(s):
// Quotient[12] = DFFEAS((\Selector23~0_combout ) # ((Quotient[12] & ((\state.LOAD~regout ) # (\state.DONE~regout )))), GLOBAL(\clk~combout ), VCC, , !\reset~combout , , , , )

	.clk(\clk~combout ),
	.dataa(Quotient[12]),
	.datab(\state.LOAD~regout ),
	.datac(\state.DONE~regout ),
	.datad(\Selector23~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Quotient[12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Quotient[12] .lut_mask = "ffa8";
defparam \Quotient[12] .operation_mode = "normal";
defparam \Quotient[12] .output_mode = "reg_only";
defparam \Quotient[12] .register_cascade_mode = "off";
defparam \Quotient[12] .sum_lutc_input = "datac";
defparam \Quotient[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N3
maxv_lcell \LO[12]~reg0 (
// Equation(s):
// \LO[12]~reg0_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \HI[0]~0_combout , Quotient[12], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Quotient[12]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\HI[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\LO[12]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LO[12]~reg0 .lut_mask = "0000";
defparam \LO[12]~reg0 .operation_mode = "normal";
defparam \LO[12]~reg0 .output_mode = "reg_only";
defparam \LO[12]~reg0 .register_cascade_mode = "off";
defparam \LO[12]~reg0 .sum_lutc_input = "datac";
defparam \LO[12]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y6_N7
maxv_lcell \Add5~65 (
// Equation(s):
// \Add5~65_combout  = \Quotient~0  $ (Quotient[13] $ (((!\Add5~52  & \Add5~62 ) # (\Add5~52  & \Add5~62COUT1_253 ))))
// \Add5~67  = CARRY((\Quotient~0  $ (!Quotient[13])) # (!\Add5~62 ))
// \Add5~67COUT1_255  = CARRY((\Quotient~0  $ (!Quotient[13])) # (!\Add5~62COUT1_253 ))

	.clk(gnd),
	.dataa(\Quotient~0 ),
	.datab(Quotient[13]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add5~52 ),
	.cin0(\Add5~62 ),
	.cin1(\Add5~62COUT1_253 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add5~65_combout ),
	.regout(),
	.cout(),
	.cout0(\Add5~67 ),
	.cout1(\Add5~67COUT1_255 ));
// synopsys translate_off
defparam \Add5~65 .cin0_used = "true";
defparam \Add5~65 .cin1_used = "true";
defparam \Add5~65 .cin_used = "true";
defparam \Add5~65 .lut_mask = "969f";
defparam \Add5~65 .operation_mode = "arithmetic";
defparam \Add5~65 .output_mode = "comb_only";
defparam \Add5~65 .register_cascade_mode = "off";
defparam \Add5~65 .sum_lutc_input = "cin";
defparam \Add5~65 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N7
maxv_lcell \Selector22~0 (
// Equation(s):
// \Selector22~0_combout  = (\state.DIV~regout  & ((\LessThan0~3_combout  & (Quotient[12])) # (!\LessThan0~3_combout  & ((\Add5~65_combout )))))

	.clk(gnd),
	.dataa(Quotient[12]),
	.datab(\state.DIV~regout ),
	.datac(\LessThan0~3_combout ),
	.datad(\Add5~65_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector22~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector22~0 .lut_mask = "8c80";
defparam \Selector22~0 .operation_mode = "normal";
defparam \Selector22~0 .output_mode = "comb_only";
defparam \Selector22~0 .register_cascade_mode = "off";
defparam \Selector22~0 .sum_lutc_input = "datac";
defparam \Selector22~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N8
maxv_lcell \Quotient[13] (
// Equation(s):
// Quotient[13] = DFFEAS((\Selector22~0_combout ) # ((Quotient[13] & ((\state.LOAD~regout ) # (\state.DONE~regout )))), GLOBAL(\clk~combout ), VCC, , !\reset~combout , , , , )

	.clk(\clk~combout ),
	.dataa(Quotient[13]),
	.datab(\state.LOAD~regout ),
	.datac(\state.DONE~regout ),
	.datad(\Selector22~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Quotient[13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Quotient[13] .lut_mask = "ffa8";
defparam \Quotient[13] .operation_mode = "normal";
defparam \Quotient[13] .output_mode = "reg_only";
defparam \Quotient[13] .register_cascade_mode = "off";
defparam \Quotient[13] .sum_lutc_input = "datac";
defparam \Quotient[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N6
maxv_lcell \LO[13]~reg0 (
// Equation(s):
// \LO[13]~reg0_regout  = DFFEAS((((Quotient[13]))), GLOBAL(\clk~combout ), VCC, , \HI[0]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(Quotient[13]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HI[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\LO[13]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LO[13]~reg0 .lut_mask = "ff00";
defparam \LO[13]~reg0 .operation_mode = "normal";
defparam \LO[13]~reg0 .output_mode = "reg_only";
defparam \LO[13]~reg0 .register_cascade_mode = "off";
defparam \LO[13]~reg0 .sum_lutc_input = "datac";
defparam \LO[13]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N8
maxv_lcell \Add5~70 (
// Equation(s):
// \Add5~70_combout  = \Quotient~0  $ (Quotient[14] $ ((!(!\Add5~52  & \Add5~67 ) # (\Add5~52  & \Add5~67COUT1_255 ))))
// \Add5~72  = CARRY((!\Add5~67  & (\Quotient~0  $ (Quotient[14]))))
// \Add5~72COUT1_257  = CARRY((!\Add5~67COUT1_255  & (\Quotient~0  $ (Quotient[14]))))

	.clk(gnd),
	.dataa(\Quotient~0 ),
	.datab(Quotient[14]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add5~52 ),
	.cin0(\Add5~67 ),
	.cin1(\Add5~67COUT1_255 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add5~70_combout ),
	.regout(),
	.cout(),
	.cout0(\Add5~72 ),
	.cout1(\Add5~72COUT1_257 ));
// synopsys translate_off
defparam \Add5~70 .cin0_used = "true";
defparam \Add5~70 .cin1_used = "true";
defparam \Add5~70 .cin_used = "true";
defparam \Add5~70 .lut_mask = "6906";
defparam \Add5~70 .operation_mode = "arithmetic";
defparam \Add5~70 .output_mode = "comb_only";
defparam \Add5~70 .register_cascade_mode = "off";
defparam \Add5~70 .sum_lutc_input = "cin";
defparam \Add5~70 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N9
maxv_lcell \Selector21~0 (
// Equation(s):
// \Selector21~0_combout  = (\state.DIV~regout  & ((\LessThan0~3_combout  & (Quotient[13])) # (!\LessThan0~3_combout  & ((\Add5~70_combout )))))

	.clk(gnd),
	.dataa(Quotient[13]),
	.datab(\LessThan0~3_combout ),
	.datac(\Add5~70_combout ),
	.datad(\state.DIV~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector21~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector21~0 .lut_mask = "b800";
defparam \Selector21~0 .operation_mode = "normal";
defparam \Selector21~0 .output_mode = "comb_only";
defparam \Selector21~0 .register_cascade_mode = "off";
defparam \Selector21~0 .sum_lutc_input = "datac";
defparam \Selector21~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N5
maxv_lcell \Quotient[14] (
// Equation(s):
// Quotient[14] = DFFEAS((\Selector21~0_combout ) # ((Quotient[14] & ((\state.LOAD~regout ) # (\state.DONE~regout )))), GLOBAL(\clk~combout ), VCC, , !\reset~combout , , , , )

	.clk(\clk~combout ),
	.dataa(Quotient[14]),
	.datab(\state.LOAD~regout ),
	.datac(\state.DONE~regout ),
	.datad(\Selector21~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Quotient[14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Quotient[14] .lut_mask = "ffa8";
defparam \Quotient[14] .operation_mode = "normal";
defparam \Quotient[14] .output_mode = "reg_only";
defparam \Quotient[14] .register_cascade_mode = "off";
defparam \Quotient[14] .sum_lutc_input = "datac";
defparam \Quotient[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y8_N4
maxv_lcell \LO[14]~reg0 (
// Equation(s):
// \LO[14]~reg0_regout  = DFFEAS((((Quotient[14]))), GLOBAL(\clk~combout ), VCC, , \HI[0]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(Quotient[14]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HI[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\LO[14]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LO[14]~reg0 .lut_mask = "ff00";
defparam \LO[14]~reg0 .operation_mode = "normal";
defparam \LO[14]~reg0 .output_mode = "reg_only";
defparam \LO[14]~reg0 .register_cascade_mode = "off";
defparam \LO[14]~reg0 .sum_lutc_input = "datac";
defparam \LO[14]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N9
maxv_lcell \Add5~75 (
// Equation(s):
// \Add5~75_combout  = \Quotient~0  $ (Quotient[15] $ (((!\Add5~52  & \Add5~72 ) # (\Add5~52  & \Add5~72COUT1_257 ))))
// \Add5~77  = CARRY((\Quotient~0  $ (!Quotient[15])) # (!\Add5~72COUT1_257 ))

	.clk(gnd),
	.dataa(\Quotient~0 ),
	.datab(Quotient[15]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add5~52 ),
	.cin0(\Add5~72 ),
	.cin1(\Add5~72COUT1_257 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add5~75_combout ),
	.regout(),
	.cout(\Add5~77 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add5~75 .cin0_used = "true";
defparam \Add5~75 .cin1_used = "true";
defparam \Add5~75 .cin_used = "true";
defparam \Add5~75 .lut_mask = "969f";
defparam \Add5~75 .operation_mode = "arithmetic";
defparam \Add5~75 .output_mode = "comb_only";
defparam \Add5~75 .register_cascade_mode = "off";
defparam \Add5~75 .sum_lutc_input = "cin";
defparam \Add5~75 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N4
maxv_lcell \Selector20~0 (
// Equation(s):
// \Selector20~0_combout  = (\state.DIV~regout  & ((\LessThan0~3_combout  & (Quotient[14])) # (!\LessThan0~3_combout  & ((\Add5~75_combout )))))

	.clk(gnd),
	.dataa(Quotient[14]),
	.datab(\LessThan0~3_combout ),
	.datac(\Add5~75_combout ),
	.datad(\state.DIV~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector20~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector20~0 .lut_mask = "b800";
defparam \Selector20~0 .operation_mode = "normal";
defparam \Selector20~0 .output_mode = "comb_only";
defparam \Selector20~0 .register_cascade_mode = "off";
defparam \Selector20~0 .sum_lutc_input = "datac";
defparam \Selector20~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N0
maxv_lcell \Quotient[15] (
// Equation(s):
// Quotient[15] = DFFEAS((\Selector20~0_combout ) # ((Quotient[15] & ((\state.DONE~regout ) # (\state.LOAD~regout )))), GLOBAL(\clk~combout ), VCC, , !\reset~combout , , , , )

	.clk(\clk~combout ),
	.dataa(\state.DONE~regout ),
	.datab(Quotient[15]),
	.datac(\Selector20~0_combout ),
	.datad(\state.LOAD~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Quotient[15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Quotient[15] .lut_mask = "fcf8";
defparam \Quotient[15] .operation_mode = "normal";
defparam \Quotient[15] .output_mode = "reg_only";
defparam \Quotient[15] .register_cascade_mode = "off";
defparam \Quotient[15] .sum_lutc_input = "datac";
defparam \Quotient[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y8_N7
maxv_lcell \LO[15]~reg0 (
// Equation(s):
// \LO[15]~reg0_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \HI[0]~0_combout , Quotient[15], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Quotient[15]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\HI[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\LO[15]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LO[15]~reg0 .lut_mask = "0000";
defparam \LO[15]~reg0 .operation_mode = "normal";
defparam \LO[15]~reg0 .output_mode = "reg_only";
defparam \LO[15]~reg0 .register_cascade_mode = "off";
defparam \LO[15]~reg0 .sum_lutc_input = "datac";
defparam \LO[15]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N0
maxv_lcell \Add5~80 (
// Equation(s):
// \Add5~80_combout  = \Quotient~0  $ (Quotient[16] $ ((!\Add5~77 )))
// \Add5~82  = CARRY((!\Add5~77  & (\Quotient~0  $ (Quotient[16]))))
// \Add5~82COUT1_259  = CARRY((!\Add5~77  & (\Quotient~0  $ (Quotient[16]))))

	.clk(gnd),
	.dataa(\Quotient~0 ),
	.datab(Quotient[16]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add5~77 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add5~80_combout ),
	.regout(),
	.cout(),
	.cout0(\Add5~82 ),
	.cout1(\Add5~82COUT1_259 ));
// synopsys translate_off
defparam \Add5~80 .cin_used = "true";
defparam \Add5~80 .lut_mask = "6906";
defparam \Add5~80 .operation_mode = "arithmetic";
defparam \Add5~80 .output_mode = "comb_only";
defparam \Add5~80 .register_cascade_mode = "off";
defparam \Add5~80 .sum_lutc_input = "cin";
defparam \Add5~80 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N1
maxv_lcell \Selector19~0 (
// Equation(s):
// \Selector19~0_combout  = (\state.DIV~regout  & ((\LessThan0~3_combout  & (Quotient[15])) # (!\LessThan0~3_combout  & ((\Add5~80_combout )))))

	.clk(gnd),
	.dataa(\state.DIV~regout ),
	.datab(Quotient[15]),
	.datac(\LessThan0~3_combout ),
	.datad(\Add5~80_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector19~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector19~0 .lut_mask = "8a80";
defparam \Selector19~0 .operation_mode = "normal";
defparam \Selector19~0 .output_mode = "comb_only";
defparam \Selector19~0 .register_cascade_mode = "off";
defparam \Selector19~0 .sum_lutc_input = "datac";
defparam \Selector19~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N2
maxv_lcell \Quotient[16] (
// Equation(s):
// Quotient[16] = DFFEAS((\Selector19~0_combout ) # ((Quotient[16] & ((\state.LOAD~regout ) # (\state.DONE~regout )))), GLOBAL(\clk~combout ), VCC, , !\reset~combout , , , , )

	.clk(\clk~combout ),
	.dataa(Quotient[16]),
	.datab(\state.LOAD~regout ),
	.datac(\state.DONE~regout ),
	.datad(\Selector19~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Quotient[16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Quotient[16] .lut_mask = "ffa8";
defparam \Quotient[16] .operation_mode = "normal";
defparam \Quotient[16] .output_mode = "reg_only";
defparam \Quotient[16] .register_cascade_mode = "off";
defparam \Quotient[16] .sum_lutc_input = "datac";
defparam \Quotient[16] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y8_N9
maxv_lcell \LO[16]~reg0 (
// Equation(s):
// \LO[16]~reg0_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \HI[0]~0_combout , Quotient[16], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Quotient[16]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\HI[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\LO[16]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LO[16]~reg0 .lut_mask = "0000";
defparam \LO[16]~reg0 .operation_mode = "normal";
defparam \LO[16]~reg0 .output_mode = "reg_only";
defparam \LO[16]~reg0 .register_cascade_mode = "off";
defparam \LO[16]~reg0 .sum_lutc_input = "datac";
defparam \LO[16]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N1
maxv_lcell \Add5~85 (
// Equation(s):
// \Add5~85_combout  = \Quotient~0  $ (Quotient[17] $ (((!\Add5~77  & \Add5~82 ) # (\Add5~77  & \Add5~82COUT1_259 ))))
// \Add5~87  = CARRY((\Quotient~0  $ (!Quotient[17])) # (!\Add5~82 ))
// \Add5~87COUT1_261  = CARRY((\Quotient~0  $ (!Quotient[17])) # (!\Add5~82COUT1_259 ))

	.clk(gnd),
	.dataa(\Quotient~0 ),
	.datab(Quotient[17]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add5~77 ),
	.cin0(\Add5~82 ),
	.cin1(\Add5~82COUT1_259 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add5~85_combout ),
	.regout(),
	.cout(),
	.cout0(\Add5~87 ),
	.cout1(\Add5~87COUT1_261 ));
// synopsys translate_off
defparam \Add5~85 .cin0_used = "true";
defparam \Add5~85 .cin1_used = "true";
defparam \Add5~85 .cin_used = "true";
defparam \Add5~85 .lut_mask = "969f";
defparam \Add5~85 .operation_mode = "arithmetic";
defparam \Add5~85 .output_mode = "comb_only";
defparam \Add5~85 .register_cascade_mode = "off";
defparam \Add5~85 .sum_lutc_input = "cin";
defparam \Add5~85 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N8
maxv_lcell \Selector18~0 (
// Equation(s):
// \Selector18~0_combout  = (\state.DIV~regout  & ((\LessThan0~3_combout  & (Quotient[16])) # (!\LessThan0~3_combout  & ((\Add5~85_combout )))))

	.clk(gnd),
	.dataa(\state.DIV~regout ),
	.datab(Quotient[16]),
	.datac(\LessThan0~3_combout ),
	.datad(\Add5~85_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector18~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector18~0 .lut_mask = "8a80";
defparam \Selector18~0 .operation_mode = "normal";
defparam \Selector18~0 .output_mode = "comb_only";
defparam \Selector18~0 .register_cascade_mode = "off";
defparam \Selector18~0 .sum_lutc_input = "datac";
defparam \Selector18~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N0
maxv_lcell \Quotient[17] (
// Equation(s):
// Quotient[17] = DFFEAS((\Selector18~0_combout ) # ((Quotient[17] & ((\state.DONE~regout ) # (\state.LOAD~regout )))), GLOBAL(\clk~combout ), VCC, , !\reset~combout , , , , )

	.clk(\clk~combout ),
	.dataa(\state.DONE~regout ),
	.datab(\state.LOAD~regout ),
	.datac(Quotient[17]),
	.datad(\Selector18~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Quotient[17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Quotient[17] .lut_mask = "ffe0";
defparam \Quotient[17] .operation_mode = "normal";
defparam \Quotient[17] .output_mode = "reg_only";
defparam \Quotient[17] .register_cascade_mode = "off";
defparam \Quotient[17] .sum_lutc_input = "datac";
defparam \Quotient[17] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N5
maxv_lcell \LO[17]~reg0 (
// Equation(s):
// \LO[17]~reg0_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \HI[0]~0_combout , Quotient[17], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Quotient[17]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\HI[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\LO[17]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LO[17]~reg0 .lut_mask = "0000";
defparam \LO[17]~reg0 .operation_mode = "normal";
defparam \LO[17]~reg0 .output_mode = "reg_only";
defparam \LO[17]~reg0 .register_cascade_mode = "off";
defparam \LO[17]~reg0 .sum_lutc_input = "datac";
defparam \LO[17]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N2
maxv_lcell \Add5~90 (
// Equation(s):
// \Add5~90_combout  = \Quotient~0  $ (Quotient[18] $ ((!(!\Add5~77  & \Add5~87 ) # (\Add5~77  & \Add5~87COUT1_261 ))))
// \Add5~92  = CARRY((!\Add5~87  & (\Quotient~0  $ (Quotient[18]))))
// \Add5~92COUT1_263  = CARRY((!\Add5~87COUT1_261  & (\Quotient~0  $ (Quotient[18]))))

	.clk(gnd),
	.dataa(\Quotient~0 ),
	.datab(Quotient[18]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add5~77 ),
	.cin0(\Add5~87 ),
	.cin1(\Add5~87COUT1_261 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add5~90_combout ),
	.regout(),
	.cout(),
	.cout0(\Add5~92 ),
	.cout1(\Add5~92COUT1_263 ));
// synopsys translate_off
defparam \Add5~90 .cin0_used = "true";
defparam \Add5~90 .cin1_used = "true";
defparam \Add5~90 .cin_used = "true";
defparam \Add5~90 .lut_mask = "6906";
defparam \Add5~90 .operation_mode = "arithmetic";
defparam \Add5~90 .output_mode = "comb_only";
defparam \Add5~90 .register_cascade_mode = "off";
defparam \Add5~90 .sum_lutc_input = "cin";
defparam \Add5~90 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N4
maxv_lcell \Selector17~0 (
// Equation(s):
// \Selector17~0_combout  = (\state.DIV~regout  & ((\LessThan0~3_combout  & ((Quotient[17]))) # (!\LessThan0~3_combout  & (\Add5~90_combout ))))

	.clk(gnd),
	.dataa(\LessThan0~3_combout ),
	.datab(\Add5~90_combout ),
	.datac(Quotient[17]),
	.datad(\state.DIV~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector17~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector17~0 .lut_mask = "e400";
defparam \Selector17~0 .operation_mode = "normal";
defparam \Selector17~0 .output_mode = "comb_only";
defparam \Selector17~0 .register_cascade_mode = "off";
defparam \Selector17~0 .sum_lutc_input = "datac";
defparam \Selector17~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N5
maxv_lcell \Quotient[18] (
// Equation(s):
// Quotient[18] = DFFEAS((\Selector17~0_combout ) # ((Quotient[18] & ((\state.DONE~regout ) # (\state.LOAD~regout )))), GLOBAL(\clk~combout ), VCC, , !\reset~combout , , , , )

	.clk(\clk~combout ),
	.dataa(\state.DONE~regout ),
	.datab(\state.LOAD~regout ),
	.datac(Quotient[18]),
	.datad(\Selector17~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Quotient[18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Quotient[18] .lut_mask = "ffe0";
defparam \Quotient[18] .operation_mode = "normal";
defparam \Quotient[18] .output_mode = "reg_only";
defparam \Quotient[18] .register_cascade_mode = "off";
defparam \Quotient[18] .sum_lutc_input = "datac";
defparam \Quotient[18] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N9
maxv_lcell \LO[18]~reg0 (
// Equation(s):
// \LO[18]~reg0_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \HI[0]~0_combout , Quotient[18], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Quotient[18]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\HI[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\LO[18]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LO[18]~reg0 .lut_mask = "0000";
defparam \LO[18]~reg0 .operation_mode = "normal";
defparam \LO[18]~reg0 .output_mode = "reg_only";
defparam \LO[18]~reg0 .register_cascade_mode = "off";
defparam \LO[18]~reg0 .sum_lutc_input = "datac";
defparam \LO[18]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N3
maxv_lcell \Add5~95 (
// Equation(s):
// \Add5~95_combout  = \Quotient~0  $ (Quotient[19] $ (((!\Add5~77  & \Add5~92 ) # (\Add5~77  & \Add5~92COUT1_263 ))))
// \Add5~97  = CARRY((\Quotient~0  $ (!Quotient[19])) # (!\Add5~92 ))
// \Add5~97COUT1_265  = CARRY((\Quotient~0  $ (!Quotient[19])) # (!\Add5~92COUT1_263 ))

	.clk(gnd),
	.dataa(\Quotient~0 ),
	.datab(Quotient[19]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add5~77 ),
	.cin0(\Add5~92 ),
	.cin1(\Add5~92COUT1_263 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add5~95_combout ),
	.regout(),
	.cout(),
	.cout0(\Add5~97 ),
	.cout1(\Add5~97COUT1_265 ));
// synopsys translate_off
defparam \Add5~95 .cin0_used = "true";
defparam \Add5~95 .cin1_used = "true";
defparam \Add5~95 .cin_used = "true";
defparam \Add5~95 .lut_mask = "969f";
defparam \Add5~95 .operation_mode = "arithmetic";
defparam \Add5~95 .output_mode = "comb_only";
defparam \Add5~95 .register_cascade_mode = "off";
defparam \Add5~95 .sum_lutc_input = "cin";
defparam \Add5~95 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N6
maxv_lcell \Selector16~0 (
// Equation(s):
// \Selector16~0_combout  = (\state.DIV~regout  & ((\LessThan0~3_combout  & (Quotient[18])) # (!\LessThan0~3_combout  & ((\Add5~95_combout )))))

	.clk(gnd),
	.dataa(Quotient[18]),
	.datab(\Add5~95_combout ),
	.datac(\LessThan0~3_combout ),
	.datad(\state.DIV~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector16~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector16~0 .lut_mask = "ac00";
defparam \Selector16~0 .operation_mode = "normal";
defparam \Selector16~0 .output_mode = "comb_only";
defparam \Selector16~0 .register_cascade_mode = "off";
defparam \Selector16~0 .sum_lutc_input = "datac";
defparam \Selector16~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N7
maxv_lcell \Quotient[19] (
// Equation(s):
// Quotient[19] = DFFEAS((\Selector16~0_combout ) # ((Quotient[19] & ((\state.LOAD~regout ) # (\state.DONE~regout )))), GLOBAL(\clk~combout ), VCC, , !\reset~combout , , , , )

	.clk(\clk~combout ),
	.dataa(Quotient[19]),
	.datab(\state.LOAD~regout ),
	.datac(\state.DONE~regout ),
	.datad(\Selector16~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Quotient[19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Quotient[19] .lut_mask = "ffa8";
defparam \Quotient[19] .operation_mode = "normal";
defparam \Quotient[19] .output_mode = "reg_only";
defparam \Quotient[19] .register_cascade_mode = "off";
defparam \Quotient[19] .sum_lutc_input = "datac";
defparam \Quotient[19] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N3
maxv_lcell \LO[19]~reg0 (
// Equation(s):
// \LO[19]~reg0_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \HI[0]~0_combout , Quotient[19], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Quotient[19]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\HI[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\LO[19]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LO[19]~reg0 .lut_mask = "0000";
defparam \LO[19]~reg0 .operation_mode = "normal";
defparam \LO[19]~reg0 .output_mode = "reg_only";
defparam \LO[19]~reg0 .register_cascade_mode = "off";
defparam \LO[19]~reg0 .sum_lutc_input = "datac";
defparam \LO[19]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N4
maxv_lcell \Add5~100 (
// Equation(s):
// \Add5~100_combout  = \Quotient~0  $ (Quotient[20] $ ((!(!\Add5~77  & \Add5~97 ) # (\Add5~77  & \Add5~97COUT1_265 ))))
// \Add5~102  = CARRY((!\Add5~97COUT1_265  & (\Quotient~0  $ (Quotient[20]))))

	.clk(gnd),
	.dataa(\Quotient~0 ),
	.datab(Quotient[20]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add5~77 ),
	.cin0(\Add5~97 ),
	.cin1(\Add5~97COUT1_265 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add5~100_combout ),
	.regout(),
	.cout(\Add5~102 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add5~100 .cin0_used = "true";
defparam \Add5~100 .cin1_used = "true";
defparam \Add5~100 .cin_used = "true";
defparam \Add5~100 .lut_mask = "6906";
defparam \Add5~100 .operation_mode = "arithmetic";
defparam \Add5~100 .output_mode = "comb_only";
defparam \Add5~100 .register_cascade_mode = "off";
defparam \Add5~100 .sum_lutc_input = "cin";
defparam \Add5~100 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N1
maxv_lcell \Selector15~0 (
// Equation(s):
// \Selector15~0_combout  = (\state.DIV~regout  & ((\LessThan0~3_combout  & (Quotient[19])) # (!\LessThan0~3_combout  & ((\Add5~100_combout )))))

	.clk(gnd),
	.dataa(Quotient[19]),
	.datab(\LessThan0~3_combout ),
	.datac(\Add5~100_combout ),
	.datad(\state.DIV~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector15~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector15~0 .lut_mask = "b800";
defparam \Selector15~0 .operation_mode = "normal";
defparam \Selector15~0 .output_mode = "comb_only";
defparam \Selector15~0 .register_cascade_mode = "off";
defparam \Selector15~0 .sum_lutc_input = "datac";
defparam \Selector15~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N2
maxv_lcell \Quotient[20] (
// Equation(s):
// Quotient[20] = DFFEAS((\Selector15~0_combout ) # ((Quotient[20] & ((\state.LOAD~regout ) # (\state.DONE~regout )))), GLOBAL(\clk~combout ), VCC, , !\reset~combout , , , , )

	.clk(\clk~combout ),
	.dataa(Quotient[20]),
	.datab(\state.LOAD~regout ),
	.datac(\state.DONE~regout ),
	.datad(\Selector15~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Quotient[20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Quotient[20] .lut_mask = "ffa8";
defparam \Quotient[20] .operation_mode = "normal";
defparam \Quotient[20] .output_mode = "reg_only";
defparam \Quotient[20] .register_cascade_mode = "off";
defparam \Quotient[20] .sum_lutc_input = "datac";
defparam \Quotient[20] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N2
maxv_lcell \LO[20]~reg0 (
// Equation(s):
// \LO[20]~reg0_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \HI[0]~0_combout , Quotient[20], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Quotient[20]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\HI[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\LO[20]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LO[20]~reg0 .lut_mask = "0000";
defparam \LO[20]~reg0 .operation_mode = "normal";
defparam \LO[20]~reg0 .output_mode = "reg_only";
defparam \LO[20]~reg0 .register_cascade_mode = "off";
defparam \LO[20]~reg0 .sum_lutc_input = "datac";
defparam \LO[20]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N5
maxv_lcell \Add5~105 (
// Equation(s):
// \Add5~105_combout  = \Quotient~0  $ (Quotient[21] $ ((\Add5~102 )))
// \Add5~107  = CARRY((\Quotient~0  $ (!Quotient[21])) # (!\Add5~102 ))
// \Add5~107COUT1_267  = CARRY((\Quotient~0  $ (!Quotient[21])) # (!\Add5~102 ))

	.clk(gnd),
	.dataa(\Quotient~0 ),
	.datab(Quotient[21]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add5~102 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add5~105_combout ),
	.regout(),
	.cout(),
	.cout0(\Add5~107 ),
	.cout1(\Add5~107COUT1_267 ));
// synopsys translate_off
defparam \Add5~105 .cin_used = "true";
defparam \Add5~105 .lut_mask = "969f";
defparam \Add5~105 .operation_mode = "arithmetic";
defparam \Add5~105 .output_mode = "comb_only";
defparam \Add5~105 .register_cascade_mode = "off";
defparam \Add5~105 .sum_lutc_input = "cin";
defparam \Add5~105 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N4
maxv_lcell \Selector14~0 (
// Equation(s):
// \Selector14~0_combout  = (\state.DIV~regout  & ((\LessThan0~3_combout  & (Quotient[20])) # (!\LessThan0~3_combout  & ((\Add5~105_combout )))))

	.clk(gnd),
	.dataa(\state.DIV~regout ),
	.datab(\LessThan0~3_combout ),
	.datac(Quotient[20]),
	.datad(\Add5~105_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector14~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector14~0 .lut_mask = "a280";
defparam \Selector14~0 .operation_mode = "normal";
defparam \Selector14~0 .output_mode = "comb_only";
defparam \Selector14~0 .register_cascade_mode = "off";
defparam \Selector14~0 .sum_lutc_input = "datac";
defparam \Selector14~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N5
maxv_lcell \Quotient[21] (
// Equation(s):
// Quotient[21] = DFFEAS((\Selector14~0_combout ) # ((Quotient[21] & ((\state.DONE~regout ) # (\state.LOAD~regout )))), GLOBAL(\clk~combout ), VCC, , !\reset~combout , , , , )

	.clk(\clk~combout ),
	.dataa(\state.DONE~regout ),
	.datab(Quotient[21]),
	.datac(\state.LOAD~regout ),
	.datad(\Selector14~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Quotient[21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Quotient[21] .lut_mask = "ffc8";
defparam \Quotient[21] .operation_mode = "normal";
defparam \Quotient[21] .output_mode = "reg_only";
defparam \Quotient[21] .register_cascade_mode = "off";
defparam \Quotient[21] .sum_lutc_input = "datac";
defparam \Quotient[21] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N8
maxv_lcell \LO[21]~reg0 (
// Equation(s):
// \LO[21]~reg0_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \HI[0]~0_combout , Quotient[21], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Quotient[21]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\HI[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\LO[21]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LO[21]~reg0 .lut_mask = "0000";
defparam \LO[21]~reg0 .operation_mode = "normal";
defparam \LO[21]~reg0 .output_mode = "reg_only";
defparam \LO[21]~reg0 .register_cascade_mode = "off";
defparam \LO[21]~reg0 .sum_lutc_input = "datac";
defparam \LO[21]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N6
maxv_lcell \Add5~110 (
// Equation(s):
// \Add5~110_combout  = \Quotient~0  $ (Quotient[22] $ ((!(!\Add5~102  & \Add5~107 ) # (\Add5~102  & \Add5~107COUT1_267 ))))
// \Add5~112  = CARRY((!\Add5~107  & (\Quotient~0  $ (Quotient[22]))))
// \Add5~112COUT1_269  = CARRY((!\Add5~107COUT1_267  & (\Quotient~0  $ (Quotient[22]))))

	.clk(gnd),
	.dataa(\Quotient~0 ),
	.datab(Quotient[22]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add5~102 ),
	.cin0(\Add5~107 ),
	.cin1(\Add5~107COUT1_267 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add5~110_combout ),
	.regout(),
	.cout(),
	.cout0(\Add5~112 ),
	.cout1(\Add5~112COUT1_269 ));
// synopsys translate_off
defparam \Add5~110 .cin0_used = "true";
defparam \Add5~110 .cin1_used = "true";
defparam \Add5~110 .cin_used = "true";
defparam \Add5~110 .lut_mask = "6906";
defparam \Add5~110 .operation_mode = "arithmetic";
defparam \Add5~110 .output_mode = "comb_only";
defparam \Add5~110 .register_cascade_mode = "off";
defparam \Add5~110 .sum_lutc_input = "cin";
defparam \Add5~110 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N1
maxv_lcell \Selector13~0 (
// Equation(s):
// \Selector13~0_combout  = (\state.DIV~regout  & ((\LessThan0~3_combout  & ((Quotient[21]))) # (!\LessThan0~3_combout  & (\Add5~110_combout ))))

	.clk(gnd),
	.dataa(\state.DIV~regout ),
	.datab(\Add5~110_combout ),
	.datac(Quotient[21]),
	.datad(\LessThan0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector13~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector13~0 .lut_mask = "a088";
defparam \Selector13~0 .operation_mode = "normal";
defparam \Selector13~0 .output_mode = "comb_only";
defparam \Selector13~0 .register_cascade_mode = "off";
defparam \Selector13~0 .sum_lutc_input = "datac";
defparam \Selector13~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N2
maxv_lcell \Quotient[22] (
// Equation(s):
// Quotient[22] = DFFEAS((\Selector13~0_combout ) # ((Quotient[22] & ((\state.DONE~regout ) # (\state.LOAD~regout )))), GLOBAL(\clk~combout ), VCC, , !\reset~combout , , , , )

	.clk(\clk~combout ),
	.dataa(\state.DONE~regout ),
	.datab(Quotient[22]),
	.datac(\state.LOAD~regout ),
	.datad(\Selector13~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Quotient[22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Quotient[22] .lut_mask = "ffc8";
defparam \Quotient[22] .operation_mode = "normal";
defparam \Quotient[22] .output_mode = "reg_only";
defparam \Quotient[22] .register_cascade_mode = "off";
defparam \Quotient[22] .sum_lutc_input = "datac";
defparam \Quotient[22] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y7_N4
maxv_lcell \LO[22]~reg0 (
// Equation(s):
// \LO[22]~reg0_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \HI[0]~0_combout , Quotient[22], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Quotient[22]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\HI[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\LO[22]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LO[22]~reg0 .lut_mask = "0000";
defparam \LO[22]~reg0 .operation_mode = "normal";
defparam \LO[22]~reg0 .output_mode = "reg_only";
defparam \LO[22]~reg0 .register_cascade_mode = "off";
defparam \LO[22]~reg0 .sum_lutc_input = "datac";
defparam \LO[22]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N7
maxv_lcell \Add5~115 (
// Equation(s):
// \Add5~115_combout  = \Quotient~0  $ (Quotient[23] $ (((!\Add5~102  & \Add5~112 ) # (\Add5~102  & \Add5~112COUT1_269 ))))
// \Add5~117  = CARRY((\Quotient~0  $ (!Quotient[23])) # (!\Add5~112 ))
// \Add5~117COUT1_271  = CARRY((\Quotient~0  $ (!Quotient[23])) # (!\Add5~112COUT1_269 ))

	.clk(gnd),
	.dataa(\Quotient~0 ),
	.datab(Quotient[23]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add5~102 ),
	.cin0(\Add5~112 ),
	.cin1(\Add5~112COUT1_269 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add5~115_combout ),
	.regout(),
	.cout(),
	.cout0(\Add5~117 ),
	.cout1(\Add5~117COUT1_271 ));
// synopsys translate_off
defparam \Add5~115 .cin0_used = "true";
defparam \Add5~115 .cin1_used = "true";
defparam \Add5~115 .cin_used = "true";
defparam \Add5~115 .lut_mask = "969f";
defparam \Add5~115 .operation_mode = "arithmetic";
defparam \Add5~115 .output_mode = "comb_only";
defparam \Add5~115 .register_cascade_mode = "off";
defparam \Add5~115 .sum_lutc_input = "cin";
defparam \Add5~115 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N9
maxv_lcell \Selector12~0 (
// Equation(s):
// \Selector12~0_combout  = (\state.DIV~regout  & ((\LessThan0~3_combout  & ((Quotient[22]))) # (!\LessThan0~3_combout  & (\Add5~115_combout ))))

	.clk(gnd),
	.dataa(\state.DIV~regout ),
	.datab(\LessThan0~3_combout ),
	.datac(\Add5~115_combout ),
	.datad(Quotient[22]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector12~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector12~0 .lut_mask = "a820";
defparam \Selector12~0 .operation_mode = "normal";
defparam \Selector12~0 .output_mode = "comb_only";
defparam \Selector12~0 .register_cascade_mode = "off";
defparam \Selector12~0 .sum_lutc_input = "datac";
defparam \Selector12~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N0
maxv_lcell \Quotient[23] (
// Equation(s):
// Quotient[23] = DFFEAS((\Selector12~0_combout ) # ((Quotient[23] & ((\state.DONE~regout ) # (\state.LOAD~regout )))), GLOBAL(\clk~combout ), VCC, , !\reset~combout , , , , )

	.clk(\clk~combout ),
	.dataa(\state.DONE~regout ),
	.datab(Quotient[23]),
	.datac(\state.LOAD~regout ),
	.datad(\Selector12~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Quotient[23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Quotient[23] .lut_mask = "ffc8";
defparam \Quotient[23] .operation_mode = "normal";
defparam \Quotient[23] .output_mode = "reg_only";
defparam \Quotient[23] .register_cascade_mode = "off";
defparam \Quotient[23] .sum_lutc_input = "datac";
defparam \Quotient[23] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N3
maxv_lcell \LO[23]~reg0 (
// Equation(s):
// \LO[23]~reg0_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \HI[0]~0_combout , Quotient[23], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Quotient[23]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\HI[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\LO[23]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LO[23]~reg0 .lut_mask = "0000";
defparam \LO[23]~reg0 .operation_mode = "normal";
defparam \LO[23]~reg0 .output_mode = "reg_only";
defparam \LO[23]~reg0 .register_cascade_mode = "off";
defparam \LO[23]~reg0 .sum_lutc_input = "datac";
defparam \LO[23]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N8
maxv_lcell \Add5~120 (
// Equation(s):
// \Add5~120_combout  = \Quotient~0  $ (Quotient[24] $ ((!(!\Add5~102  & \Add5~117 ) # (\Add5~102  & \Add5~117COUT1_271 ))))
// \Add5~122  = CARRY((!\Add5~117  & (\Quotient~0  $ (Quotient[24]))))
// \Add5~122COUT1_273  = CARRY((!\Add5~117COUT1_271  & (\Quotient~0  $ (Quotient[24]))))

	.clk(gnd),
	.dataa(\Quotient~0 ),
	.datab(Quotient[24]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add5~102 ),
	.cin0(\Add5~117 ),
	.cin1(\Add5~117COUT1_271 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add5~120_combout ),
	.regout(),
	.cout(),
	.cout0(\Add5~122 ),
	.cout1(\Add5~122COUT1_273 ));
// synopsys translate_off
defparam \Add5~120 .cin0_used = "true";
defparam \Add5~120 .cin1_used = "true";
defparam \Add5~120 .cin_used = "true";
defparam \Add5~120 .lut_mask = "6906";
defparam \Add5~120 .operation_mode = "arithmetic";
defparam \Add5~120 .output_mode = "comb_only";
defparam \Add5~120 .register_cascade_mode = "off";
defparam \Add5~120 .sum_lutc_input = "cin";
defparam \Add5~120 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N6
maxv_lcell \Selector11~0 (
// Equation(s):
// \Selector11~0_combout  = (\state.DIV~regout  & ((\LessThan0~3_combout  & (Quotient[23])) # (!\LessThan0~3_combout  & ((\Add5~120_combout )))))

	.clk(gnd),
	.dataa(\state.DIV~regout ),
	.datab(\LessThan0~3_combout ),
	.datac(Quotient[23]),
	.datad(\Add5~120_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector11~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector11~0 .lut_mask = "a280";
defparam \Selector11~0 .operation_mode = "normal";
defparam \Selector11~0 .output_mode = "comb_only";
defparam \Selector11~0 .register_cascade_mode = "off";
defparam \Selector11~0 .sum_lutc_input = "datac";
defparam \Selector11~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N7
maxv_lcell \Quotient[24] (
// Equation(s):
// Quotient[24] = DFFEAS((\Selector11~0_combout ) # ((Quotient[24] & ((\state.DONE~regout ) # (\state.LOAD~regout )))), GLOBAL(\clk~combout ), VCC, , !\reset~combout , , , , )

	.clk(\clk~combout ),
	.dataa(\state.DONE~regout ),
	.datab(Quotient[24]),
	.datac(\state.LOAD~regout ),
	.datad(\Selector11~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Quotient[24]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Quotient[24] .lut_mask = "ffc8";
defparam \Quotient[24] .operation_mode = "normal";
defparam \Quotient[24] .output_mode = "reg_only";
defparam \Quotient[24] .register_cascade_mode = "off";
defparam \Quotient[24] .sum_lutc_input = "datac";
defparam \Quotient[24] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y4_N2
maxv_lcell \LO[24]~reg0 (
// Equation(s):
// \LO[24]~reg0_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \HI[0]~0_combout , Quotient[24], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Quotient[24]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\HI[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\LO[24]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LO[24]~reg0 .lut_mask = "0000";
defparam \LO[24]~reg0 .operation_mode = "normal";
defparam \LO[24]~reg0 .output_mode = "reg_only";
defparam \LO[24]~reg0 .register_cascade_mode = "off";
defparam \LO[24]~reg0 .sum_lutc_input = "datac";
defparam \LO[24]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N9
maxv_lcell \Add5~125 (
// Equation(s):
// \Add5~125_combout  = \Quotient~0  $ (Quotient[25] $ (((!\Add5~102  & \Add5~122 ) # (\Add5~102  & \Add5~122COUT1_273 ))))
// \Add5~127  = CARRY((\Quotient~0  $ (!Quotient[25])) # (!\Add5~122COUT1_273 ))

	.clk(gnd),
	.dataa(\Quotient~0 ),
	.datab(Quotient[25]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add5~102 ),
	.cin0(\Add5~122 ),
	.cin1(\Add5~122COUT1_273 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add5~125_combout ),
	.regout(),
	.cout(\Add5~127 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add5~125 .cin0_used = "true";
defparam \Add5~125 .cin1_used = "true";
defparam \Add5~125 .cin_used = "true";
defparam \Add5~125 .lut_mask = "969f";
defparam \Add5~125 .operation_mode = "arithmetic";
defparam \Add5~125 .output_mode = "comb_only";
defparam \Add5~125 .register_cascade_mode = "off";
defparam \Add5~125 .sum_lutc_input = "cin";
defparam \Add5~125 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N9
maxv_lcell \Selector10~0 (
// Equation(s):
// \Selector10~0_combout  = (\state.DIV~regout  & ((\LessThan0~3_combout  & ((Quotient[24]))) # (!\LessThan0~3_combout  & (\Add5~125_combout ))))

	.clk(gnd),
	.dataa(\LessThan0~3_combout ),
	.datab(\Add5~125_combout ),
	.datac(Quotient[24]),
	.datad(\state.DIV~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector10~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector10~0 .lut_mask = "e400";
defparam \Selector10~0 .operation_mode = "normal";
defparam \Selector10~0 .output_mode = "comb_only";
defparam \Selector10~0 .register_cascade_mode = "off";
defparam \Selector10~0 .sum_lutc_input = "datac";
defparam \Selector10~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N4
maxv_lcell \Quotient[25] (
// Equation(s):
// Quotient[25] = DFFEAS((\Selector10~0_combout ) # ((Quotient[25] & ((\state.DONE~regout ) # (\state.LOAD~regout )))), GLOBAL(\clk~combout ), VCC, , !\reset~combout , , , , )

	.clk(\clk~combout ),
	.dataa(Quotient[25]),
	.datab(\state.DONE~regout ),
	.datac(\state.LOAD~regout ),
	.datad(\Selector10~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Quotient[25]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Quotient[25] .lut_mask = "ffa8";
defparam \Quotient[25] .operation_mode = "normal";
defparam \Quotient[25] .output_mode = "reg_only";
defparam \Quotient[25] .register_cascade_mode = "off";
defparam \Quotient[25] .sum_lutc_input = "datac";
defparam \Quotient[25] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N5
maxv_lcell \LO[25]~reg0 (
// Equation(s):
// \LO[25]~reg0_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \HI[0]~0_combout , Quotient[25], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Quotient[25]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\HI[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\LO[25]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LO[25]~reg0 .lut_mask = "0000";
defparam \LO[25]~reg0 .operation_mode = "normal";
defparam \LO[25]~reg0 .output_mode = "reg_only";
defparam \LO[25]~reg0 .register_cascade_mode = "off";
defparam \LO[25]~reg0 .sum_lutc_input = "datac";
defparam \LO[25]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N0
maxv_lcell \Add5~130 (
// Equation(s):
// \Add5~130_combout  = \Quotient~0  $ (Quotient[26] $ ((!\Add5~127 )))
// \Add5~132  = CARRY((!\Add5~127  & (\Quotient~0  $ (Quotient[26]))))
// \Add5~132COUT1_275  = CARRY((!\Add5~127  & (\Quotient~0  $ (Quotient[26]))))

	.clk(gnd),
	.dataa(\Quotient~0 ),
	.datab(Quotient[26]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add5~127 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add5~130_combout ),
	.regout(),
	.cout(),
	.cout0(\Add5~132 ),
	.cout1(\Add5~132COUT1_275 ));
// synopsys translate_off
defparam \Add5~130 .cin_used = "true";
defparam \Add5~130 .lut_mask = "6906";
defparam \Add5~130 .operation_mode = "arithmetic";
defparam \Add5~130 .output_mode = "comb_only";
defparam \Add5~130 .register_cascade_mode = "off";
defparam \Add5~130 .sum_lutc_input = "cin";
defparam \Add5~130 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N2
maxv_lcell \Selector9~0 (
// Equation(s):
// \Selector9~0_combout  = (\state.DIV~regout  & ((\LessThan0~3_combout  & (Quotient[25])) # (!\LessThan0~3_combout  & ((\Add5~130_combout )))))

	.clk(gnd),
	.dataa(\LessThan0~3_combout ),
	.datab(\state.DIV~regout ),
	.datac(Quotient[25]),
	.datad(\Add5~130_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector9~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector9~0 .lut_mask = "c480";
defparam \Selector9~0 .operation_mode = "normal";
defparam \Selector9~0 .output_mode = "comb_only";
defparam \Selector9~0 .register_cascade_mode = "off";
defparam \Selector9~0 .sum_lutc_input = "datac";
defparam \Selector9~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N7
maxv_lcell \Quotient[26] (
// Equation(s):
// Quotient[26] = DFFEAS((\Selector9~0_combout ) # ((Quotient[26] & ((\state.DONE~regout ) # (\state.LOAD~regout )))), GLOBAL(\clk~combout ), VCC, , !\reset~combout , , , , )

	.clk(\clk~combout ),
	.dataa(\state.DONE~regout ),
	.datab(\state.LOAD~regout ),
	.datac(Quotient[26]),
	.datad(\Selector9~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Quotient[26]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Quotient[26] .lut_mask = "ffe0";
defparam \Quotient[26] .operation_mode = "normal";
defparam \Quotient[26] .output_mode = "reg_only";
defparam \Quotient[26] .register_cascade_mode = "off";
defparam \Quotient[26] .sum_lutc_input = "datac";
defparam \Quotient[26] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N7
maxv_lcell \LO[26]~reg0 (
// Equation(s):
// \LO[26]~reg0_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \HI[0]~0_combout , Quotient[26], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Quotient[26]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\HI[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\LO[26]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LO[26]~reg0 .lut_mask = "0000";
defparam \LO[26]~reg0 .operation_mode = "normal";
defparam \LO[26]~reg0 .output_mode = "reg_only";
defparam \LO[26]~reg0 .register_cascade_mode = "off";
defparam \LO[26]~reg0 .sum_lutc_input = "datac";
defparam \LO[26]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N1
maxv_lcell \Add5~135 (
// Equation(s):
// \Add5~135_combout  = \Quotient~0  $ (Quotient[27] $ (((!\Add5~127  & \Add5~132 ) # (\Add5~127  & \Add5~132COUT1_275 ))))
// \Add5~137  = CARRY((\Quotient~0  $ (!Quotient[27])) # (!\Add5~132 ))
// \Add5~137COUT1_277  = CARRY((\Quotient~0  $ (!Quotient[27])) # (!\Add5~132COUT1_275 ))

	.clk(gnd),
	.dataa(\Quotient~0 ),
	.datab(Quotient[27]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add5~127 ),
	.cin0(\Add5~132 ),
	.cin1(\Add5~132COUT1_275 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add5~135_combout ),
	.regout(),
	.cout(),
	.cout0(\Add5~137 ),
	.cout1(\Add5~137COUT1_277 ));
// synopsys translate_off
defparam \Add5~135 .cin0_used = "true";
defparam \Add5~135 .cin1_used = "true";
defparam \Add5~135 .cin_used = "true";
defparam \Add5~135 .lut_mask = "969f";
defparam \Add5~135 .operation_mode = "arithmetic";
defparam \Add5~135 .output_mode = "comb_only";
defparam \Add5~135 .register_cascade_mode = "off";
defparam \Add5~135 .sum_lutc_input = "cin";
defparam \Add5~135 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N3
maxv_lcell \Selector8~0 (
// Equation(s):
// \Selector8~0_combout  = (\state.DIV~regout  & ((\LessThan0~3_combout  & ((Quotient[26]))) # (!\LessThan0~3_combout  & (\Add5~135_combout ))))

	.clk(gnd),
	.dataa(\LessThan0~3_combout ),
	.datab(\Add5~135_combout ),
	.datac(Quotient[26]),
	.datad(\state.DIV~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector8~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector8~0 .lut_mask = "e400";
defparam \Selector8~0 .operation_mode = "normal";
defparam \Selector8~0 .output_mode = "comb_only";
defparam \Selector8~0 .register_cascade_mode = "off";
defparam \Selector8~0 .sum_lutc_input = "datac";
defparam \Selector8~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N0
maxv_lcell \Quotient[27] (
// Equation(s):
// Quotient[27] = DFFEAS((\Selector8~0_combout ) # ((Quotient[27] & ((\state.LOAD~regout ) # (\state.DONE~regout )))), GLOBAL(\clk~combout ), VCC, , !\reset~combout , , , , )

	.clk(\clk~combout ),
	.dataa(\Selector8~0_combout ),
	.datab(\state.LOAD~regout ),
	.datac(Quotient[27]),
	.datad(\state.DONE~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Quotient[27]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Quotient[27] .lut_mask = "faea";
defparam \Quotient[27] .operation_mode = "normal";
defparam \Quotient[27] .output_mode = "reg_only";
defparam \Quotient[27] .register_cascade_mode = "off";
defparam \Quotient[27] .sum_lutc_input = "datac";
defparam \Quotient[27] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N1
maxv_lcell \LO[27]~reg0 (
// Equation(s):
// \LO[27]~reg0_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \HI[0]~0_combout , Quotient[27], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Quotient[27]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\HI[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\LO[27]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LO[27]~reg0 .lut_mask = "0000";
defparam \LO[27]~reg0 .operation_mode = "normal";
defparam \LO[27]~reg0 .output_mode = "reg_only";
defparam \LO[27]~reg0 .register_cascade_mode = "off";
defparam \LO[27]~reg0 .sum_lutc_input = "datac";
defparam \LO[27]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N2
maxv_lcell \Add5~140 (
// Equation(s):
// \Add5~140_combout  = \Quotient~0  $ (Quotient[28] $ ((!(!\Add5~127  & \Add5~137 ) # (\Add5~127  & \Add5~137COUT1_277 ))))
// \Add5~142  = CARRY((!\Add5~137  & (\Quotient~0  $ (Quotient[28]))))
// \Add5~142COUT1_279  = CARRY((!\Add5~137COUT1_277  & (\Quotient~0  $ (Quotient[28]))))

	.clk(gnd),
	.dataa(\Quotient~0 ),
	.datab(Quotient[28]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add5~127 ),
	.cin0(\Add5~137 ),
	.cin1(\Add5~137COUT1_277 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add5~140_combout ),
	.regout(),
	.cout(),
	.cout0(\Add5~142 ),
	.cout1(\Add5~142COUT1_279 ));
// synopsys translate_off
defparam \Add5~140 .cin0_used = "true";
defparam \Add5~140 .cin1_used = "true";
defparam \Add5~140 .cin_used = "true";
defparam \Add5~140 .lut_mask = "6906";
defparam \Add5~140 .operation_mode = "arithmetic";
defparam \Add5~140 .output_mode = "comb_only";
defparam \Add5~140 .register_cascade_mode = "off";
defparam \Add5~140 .sum_lutc_input = "cin";
defparam \Add5~140 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N6
maxv_lcell \Selector7~0 (
// Equation(s):
// \Selector7~0_combout  = (\state.DIV~regout  & ((\LessThan0~3_combout  & ((Quotient[27]))) # (!\LessThan0~3_combout  & (\Add5~140_combout ))))

	.clk(gnd),
	.dataa(\LessThan0~3_combout ),
	.datab(\Add5~140_combout ),
	.datac(Quotient[27]),
	.datad(\state.DIV~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector7~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector7~0 .lut_mask = "e400";
defparam \Selector7~0 .operation_mode = "normal";
defparam \Selector7~0 .output_mode = "comb_only";
defparam \Selector7~0 .register_cascade_mode = "off";
defparam \Selector7~0 .sum_lutc_input = "datac";
defparam \Selector7~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N8
maxv_lcell \Quotient[28] (
// Equation(s):
// Quotient[28] = DFFEAS((\Selector7~0_combout ) # ((Quotient[28] & ((\state.DONE~regout ) # (\state.LOAD~regout )))), GLOBAL(\clk~combout ), VCC, , !\reset~combout , , , , )

	.clk(\clk~combout ),
	.dataa(Quotient[28]),
	.datab(\state.DONE~regout ),
	.datac(\Selector7~0_combout ),
	.datad(\state.LOAD~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Quotient[28]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Quotient[28] .lut_mask = "faf8";
defparam \Quotient[28] .operation_mode = "normal";
defparam \Quotient[28] .output_mode = "reg_only";
defparam \Quotient[28] .register_cascade_mode = "off";
defparam \Quotient[28] .sum_lutc_input = "datac";
defparam \Quotient[28] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N9
maxv_lcell \LO[28]~reg0 (
// Equation(s):
// \LO[28]~reg0_regout  = DFFEAS((((Quotient[28]))), GLOBAL(\clk~combout ), VCC, , \HI[0]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(Quotient[28]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HI[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\LO[28]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LO[28]~reg0 .lut_mask = "ff00";
defparam \LO[28]~reg0 .operation_mode = "normal";
defparam \LO[28]~reg0 .output_mode = "reg_only";
defparam \LO[28]~reg0 .register_cascade_mode = "off";
defparam \LO[28]~reg0 .sum_lutc_input = "datac";
defparam \LO[28]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N3
maxv_lcell \Add5~145 (
// Equation(s):
// \Add5~145_combout  = \Quotient~0  $ (Quotient[29] $ (((!\Add5~127  & \Add5~142 ) # (\Add5~127  & \Add5~142COUT1_279 ))))
// \Add5~147  = CARRY((\Quotient~0  $ (!Quotient[29])) # (!\Add5~142 ))
// \Add5~147COUT1_281  = CARRY((\Quotient~0  $ (!Quotient[29])) # (!\Add5~142COUT1_279 ))

	.clk(gnd),
	.dataa(\Quotient~0 ),
	.datab(Quotient[29]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add5~127 ),
	.cin0(\Add5~142 ),
	.cin1(\Add5~142COUT1_279 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add5~145_combout ),
	.regout(),
	.cout(),
	.cout0(\Add5~147 ),
	.cout1(\Add5~147COUT1_281 ));
// synopsys translate_off
defparam \Add5~145 .cin0_used = "true";
defparam \Add5~145 .cin1_used = "true";
defparam \Add5~145 .cin_used = "true";
defparam \Add5~145 .lut_mask = "969f";
defparam \Add5~145 .operation_mode = "arithmetic";
defparam \Add5~145 .output_mode = "comb_only";
defparam \Add5~145 .register_cascade_mode = "off";
defparam \Add5~145 .sum_lutc_input = "cin";
defparam \Add5~145 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N1
maxv_lcell \Selector6~0 (
// Equation(s):
// \Selector6~0_combout  = (\state.DIV~regout  & ((\LessThan0~3_combout  & (Quotient[28])) # (!\LessThan0~3_combout  & ((\Add5~145_combout )))))

	.clk(gnd),
	.dataa(\state.DIV~regout ),
	.datab(\LessThan0~3_combout ),
	.datac(Quotient[28]),
	.datad(\Add5~145_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector6~0 .lut_mask = "a280";
defparam \Selector6~0 .operation_mode = "normal";
defparam \Selector6~0 .output_mode = "comb_only";
defparam \Selector6~0 .register_cascade_mode = "off";
defparam \Selector6~0 .sum_lutc_input = "datac";
defparam \Selector6~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N2
maxv_lcell \Quotient[29] (
// Equation(s):
// Quotient[29] = DFFEAS((\Selector6~0_combout ) # ((Quotient[29] & ((\state.DONE~regout ) # (\state.LOAD~regout )))), GLOBAL(\clk~combout ), VCC, , !\reset~combout , , , , )

	.clk(\clk~combout ),
	.dataa(\state.DONE~regout ),
	.datab(\state.LOAD~regout ),
	.datac(Quotient[29]),
	.datad(\Selector6~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Quotient[29]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Quotient[29] .lut_mask = "ffe0";
defparam \Quotient[29] .operation_mode = "normal";
defparam \Quotient[29] .output_mode = "reg_only";
defparam \Quotient[29] .register_cascade_mode = "off";
defparam \Quotient[29] .sum_lutc_input = "datac";
defparam \Quotient[29] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N6
maxv_lcell \LO[29]~reg0 (
// Equation(s):
// \LO[29]~reg0_regout  = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \HI[0]~0_combout , Quotient[29], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(Quotient[29]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\HI[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\LO[29]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LO[29]~reg0 .lut_mask = "0000";
defparam \LO[29]~reg0 .operation_mode = "normal";
defparam \LO[29]~reg0 .output_mode = "reg_only";
defparam \LO[29]~reg0 .register_cascade_mode = "off";
defparam \LO[29]~reg0 .sum_lutc_input = "datac";
defparam \LO[29]~reg0 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N4
maxv_lcell \Add5~150 (
// Equation(s):
// \Add5~150_combout  = \Quotient~0  $ (Quotient[30] $ ((!(!\Add5~127  & \Add5~147 ) # (\Add5~127  & \Add5~147COUT1_281 ))))
// \Add5~152  = CARRY((!\Add5~147COUT1_281  & (\Quotient~0  $ (Quotient[30]))))

	.clk(gnd),
	.dataa(\Quotient~0 ),
	.datab(Quotient[30]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add5~127 ),
	.cin0(\Add5~147 ),
	.cin1(\Add5~147COUT1_281 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add5~150_combout ),
	.regout(),
	.cout(\Add5~152 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add5~150 .cin0_used = "true";
defparam \Add5~150 .cin1_used = "true";
defparam \Add5~150 .cin_used = "true";
defparam \Add5~150 .lut_mask = "6906";
defparam \Add5~150 .operation_mode = "arithmetic";
defparam \Add5~150 .output_mode = "comb_only";
defparam \Add5~150 .register_cascade_mode = "off";
defparam \Add5~150 .sum_lutc_input = "cin";
defparam \Add5~150 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N6
maxv_lcell \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = (\state.DIV~regout  & ((\LessThan0~3_combout  & (Quotient[29])) # (!\LessThan0~3_combout  & ((\Add5~150_combout )))))

	.clk(gnd),
	.dataa(\state.DIV~regout ),
	.datab(\LessThan0~3_combout ),
	.datac(Quotient[29]),
	.datad(\Add5~150_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector5~0 .lut_mask = "a280";
defparam \Selector5~0 .operation_mode = "normal";
defparam \Selector5~0 .output_mode = "comb_only";
defparam \Selector5~0 .register_cascade_mode = "off";
defparam \Selector5~0 .sum_lutc_input = "datac";
defparam \Selector5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N5
maxv_lcell \Quotient[30] (
// Equation(s):
// Quotient[30] = DFFEAS((\Selector5~0_combout ) # ((Quotient[30] & ((\state.LOAD~regout ) # (\state.DONE~regout )))), GLOBAL(\clk~combout ), VCC, , !\reset~combout , , , , )

	.clk(\clk~combout ),
	.dataa(Quotient[30]),
	.datab(\state.LOAD~regout ),
	.datac(\Selector5~0_combout ),
	.datad(\state.DONE~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Quotient[30]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Quotient[30] .lut_mask = "faf8";
defparam \Quotient[30] .operation_mode = "normal";
defparam \Quotient[30] .output_mode = "reg_only";
defparam \Quotient[30] .register_cascade_mode = "off";
defparam \Quotient[30] .sum_lutc_input = "datac";
defparam \Quotient[30] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N7
maxv_lcell \LO[30]~reg0 (
// Equation(s):
// \LO[30]~reg0_regout  = DFFEAS((((Quotient[30]))), GLOBAL(\clk~combout ), VCC, , \HI[0]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(Quotient[30]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HI[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\LO[30]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LO[30]~reg0 .lut_mask = "ff00";
defparam \LO[30]~reg0 .operation_mode = "normal";
defparam \LO[30]~reg0 .output_mode = "reg_only";
defparam \LO[30]~reg0 .register_cascade_mode = "off";
defparam \LO[30]~reg0 .sum_lutc_input = "datac";
defparam \LO[30]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N5
maxv_lcell \Add5~155 (
// Equation(s):
// \Add5~155_combout  = \Quotient~0  $ (((\Add5~152  $ (Quotient[31]))))

	.clk(gnd),
	.dataa(\Quotient~0 ),
	.datab(vcc),
	.datac(vcc),
	.datad(Quotient[31]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add5~152 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add5~155_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add5~155 .cin_used = "true";
defparam \Add5~155 .lut_mask = "a55a";
defparam \Add5~155 .operation_mode = "normal";
defparam \Add5~155 .output_mode = "comb_only";
defparam \Add5~155 .register_cascade_mode = "off";
defparam \Add5~155 .sum_lutc_input = "cin";
defparam \Add5~155 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N3
maxv_lcell \Selector4~0 (
// Equation(s):
// \Selector4~0_combout  = (\state.DIV~regout  & ((\LessThan0~3_combout  & ((Quotient[30]))) # (!\LessThan0~3_combout  & (\Add5~155_combout ))))

	.clk(gnd),
	.dataa(\Add5~155_combout ),
	.datab(\LessThan0~3_combout ),
	.datac(Quotient[30]),
	.datad(\state.DIV~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Selector4~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Selector4~0 .lut_mask = "e200";
defparam \Selector4~0 .operation_mode = "normal";
defparam \Selector4~0 .output_mode = "comb_only";
defparam \Selector4~0 .register_cascade_mode = "off";
defparam \Selector4~0 .sum_lutc_input = "datac";
defparam \Selector4~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N4
maxv_lcell \Quotient[31] (
// Equation(s):
// Quotient[31] = DFFEAS((\Selector4~0_combout ) # ((Quotient[31] & ((\state.LOAD~regout ) # (\state.DONE~regout )))), GLOBAL(\clk~combout ), VCC, , !\reset~combout , , , , )

	.clk(\clk~combout ),
	.dataa(\Selector4~0_combout ),
	.datab(\state.LOAD~regout ),
	.datac(Quotient[31]),
	.datad(\state.DONE~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(Quotient[31]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Quotient[31] .lut_mask = "faea";
defparam \Quotient[31] .operation_mode = "normal";
defparam \Quotient[31] .output_mode = "reg_only";
defparam \Quotient[31] .register_cascade_mode = "off";
defparam \Quotient[31] .sum_lutc_input = "datac";
defparam \Quotient[31] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N8
maxv_lcell \LO[31]~reg0 (
// Equation(s):
// \LO[31]~reg0_regout  = DFFEAS((((Quotient[31]))), GLOBAL(\clk~combout ), VCC, , \HI[0]~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(Quotient[31]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HI[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\LO[31]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LO[31]~reg0 .lut_mask = "ff00";
defparam \LO[31]~reg0 .operation_mode = "normal";
defparam \LO[31]~reg0 .output_mode = "reg_only";
defparam \LO[31]~reg0 .register_cascade_mode = "off";
defparam \LO[31]~reg0 .sum_lutc_input = "datac";
defparam \LO[31]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HI[0]~I (
	.datain(\HI[0]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(HI[0]));
// synopsys translate_off
defparam \HI[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HI[1]~I (
	.datain(\HI[1]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(HI[1]));
// synopsys translate_off
defparam \HI[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HI[2]~I (
	.datain(\HI[2]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(HI[2]));
// synopsys translate_off
defparam \HI[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HI[3]~I (
	.datain(\HI[3]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(HI[3]));
// synopsys translate_off
defparam \HI[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HI[4]~I (
	.datain(\HI[4]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(HI[4]));
// synopsys translate_off
defparam \HI[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HI[5]~I (
	.datain(\HI[5]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(HI[5]));
// synopsys translate_off
defparam \HI[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HI[6]~I (
	.datain(\HI[6]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(HI[6]));
// synopsys translate_off
defparam \HI[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HI[7]~I (
	.datain(\HI[7]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(HI[7]));
// synopsys translate_off
defparam \HI[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HI[8]~I (
	.datain(\HI[8]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(HI[8]));
// synopsys translate_off
defparam \HI[8]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_E7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HI[9]~I (
	.datain(\HI[9]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(HI[9]));
// synopsys translate_off
defparam \HI[9]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HI[10]~I (
	.datain(\HI[10]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(HI[10]));
// synopsys translate_off
defparam \HI[10]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HI[11]~I (
	.datain(\HI[11]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(HI[11]));
// synopsys translate_off
defparam \HI[11]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HI[12]~I (
	.datain(\HI[12]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(HI[12]));
// synopsys translate_off
defparam \HI[12]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HI[13]~I (
	.datain(\HI[13]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(HI[13]));
// synopsys translate_off
defparam \HI[13]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HI[14]~I (
	.datain(\HI[14]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(HI[14]));
// synopsys translate_off
defparam \HI[14]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HI[15]~I (
	.datain(\HI[15]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(HI[15]));
// synopsys translate_off
defparam \HI[15]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HI[16]~I (
	.datain(\HI[16]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(HI[16]));
// synopsys translate_off
defparam \HI[16]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HI[17]~I (
	.datain(\HI[17]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(HI[17]));
// synopsys translate_off
defparam \HI[17]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HI[18]~I (
	.datain(\HI[18]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(HI[18]));
// synopsys translate_off
defparam \HI[18]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HI[19]~I (
	.datain(\HI[19]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(HI[19]));
// synopsys translate_off
defparam \HI[19]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HI[20]~I (
	.datain(\HI[20]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(HI[20]));
// synopsys translate_off
defparam \HI[20]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HI[21]~I (
	.datain(\HI[21]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(HI[21]));
// synopsys translate_off
defparam \HI[21]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HI[22]~I (
	.datain(\HI[22]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(HI[22]));
// synopsys translate_off
defparam \HI[22]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_N10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HI[23]~I (
	.datain(\HI[23]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(HI[23]));
// synopsys translate_off
defparam \HI[23]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_M10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HI[24]~I (
	.datain(\HI[24]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(HI[24]));
// synopsys translate_off
defparam \HI[24]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_E6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HI[25]~I (
	.datain(\HI[25]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(HI[25]));
// synopsys translate_off
defparam \HI[25]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HI[26]~I (
	.datain(\HI[26]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(HI[26]));
// synopsys translate_off
defparam \HI[26]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HI[27]~I (
	.datain(\HI[27]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(HI[27]));
// synopsys translate_off
defparam \HI[27]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HI[28]~I (
	.datain(\HI[28]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(HI[28]));
// synopsys translate_off
defparam \HI[28]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HI[29]~I (
	.datain(\HI[29]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(HI[29]));
// synopsys translate_off
defparam \HI[29]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HI[30]~I (
	.datain(\HI[30]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(HI[30]));
// synopsys translate_off
defparam \HI[30]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \HI[31]~I (
	.datain(\HI[31]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(HI[31]));
// synopsys translate_off
defparam \HI[31]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \LO[0]~I (
	.datain(\LO[0]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(LO[0]));
// synopsys translate_off
defparam \LO[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \LO[1]~I (
	.datain(\LO[1]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(LO[1]));
// synopsys translate_off
defparam \LO[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_L5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \LO[2]~I (
	.datain(\LO[2]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(LO[2]));
// synopsys translate_off
defparam \LO[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \LO[3]~I (
	.datain(\LO[3]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(LO[3]));
// synopsys translate_off
defparam \LO[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \LO[4]~I (
	.datain(\LO[4]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(LO[4]));
// synopsys translate_off
defparam \LO[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \LO[5]~I (
	.datain(\LO[5]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(LO[5]));
// synopsys translate_off
defparam \LO[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \LO[6]~I (
	.datain(\LO[6]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(LO[6]));
// synopsys translate_off
defparam \LO[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \LO[7]~I (
	.datain(\LO[7]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(LO[7]));
// synopsys translate_off
defparam \LO[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \LO[8]~I (
	.datain(\LO[8]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(LO[8]));
// synopsys translate_off
defparam \LO[8]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_P5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \LO[9]~I (
	.datain(\LO[9]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(LO[9]));
// synopsys translate_off
defparam \LO[9]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \LO[10]~I (
	.datain(\LO[10]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(LO[10]));
// synopsys translate_off
defparam \LO[10]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \LO[11]~I (
	.datain(\LO[11]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(LO[11]));
// synopsys translate_off
defparam \LO[11]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \LO[12]~I (
	.datain(\LO[12]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(LO[12]));
// synopsys translate_off
defparam \LO[12]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \LO[13]~I (
	.datain(\LO[13]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(LO[13]));
// synopsys translate_off
defparam \LO[13]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \LO[14]~I (
	.datain(\LO[14]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(LO[14]));
// synopsys translate_off
defparam \LO[14]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \LO[15]~I (
	.datain(\LO[15]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(LO[15]));
// synopsys translate_off
defparam \LO[15]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \LO[16]~I (
	.datain(\LO[16]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(LO[16]));
// synopsys translate_off
defparam \LO[16]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \LO[17]~I (
	.datain(\LO[17]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(LO[17]));
// synopsys translate_off
defparam \LO[17]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \LO[18]~I (
	.datain(\LO[18]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(LO[18]));
// synopsys translate_off
defparam \LO[18]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \LO[19]~I (
	.datain(\LO[19]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(LO[19]));
// synopsys translate_off
defparam \LO[19]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \LO[20]~I (
	.datain(\LO[20]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(LO[20]));
// synopsys translate_off
defparam \LO[20]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \LO[21]~I (
	.datain(\LO[21]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(LO[21]));
// synopsys translate_off
defparam \LO[21]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \LO[22]~I (
	.datain(\LO[22]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(LO[22]));
// synopsys translate_off
defparam \LO[22]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_N5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \LO[23]~I (
	.datain(\LO[23]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(LO[23]));
// synopsys translate_off
defparam \LO[23]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \LO[24]~I (
	.datain(\LO[24]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(LO[24]));
// synopsys translate_off
defparam \LO[24]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_N6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \LO[25]~I (
	.datain(\LO[25]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(LO[25]));
// synopsys translate_off
defparam \LO[25]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \LO[26]~I (
	.datain(\LO[26]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(LO[26]));
// synopsys translate_off
defparam \LO[26]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \LO[27]~I (
	.datain(\LO[27]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(LO[27]));
// synopsys translate_off
defparam \LO[27]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \LO[28]~I (
	.datain(\LO[28]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(LO[28]));
// synopsys translate_off
defparam \LO[28]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \LO[29]~I (
	.datain(\LO[29]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(LO[29]));
// synopsys translate_off
defparam \LO[29]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \LO[30]~I (
	.datain(\LO[30]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(LO[30]));
// synopsys translate_off
defparam \LO[30]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \LO[31]~I (
	.datain(\LO[31]~reg0_regout ),
	.oe(vcc),
	.combout(),
	.padio(LO[31]));
// synopsys translate_off
defparam \LO[31]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \div0~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(div0));
// synopsys translate_off
defparam \div0~I .operation_mode = "output";
// synopsys translate_on

endmodule
