$date
	Mon Oct 30 11:19:07 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module round_robin_arbiter_tb $end
$var wire 3 ! grants [2:0] $end
$var reg 1 " clk $end
$var reg 3 # requests [2:0] $end
$var reg 1 $ rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 3 % requests [2:0] $end
$var wire 1 $ rst $end
$var reg 2 & count [1:0] $end
$var reg 3 ' grants [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
bx &
bx %
x$
bx #
0"
bx !
$end
#5
b0 &
1"
#10
0"
1$
#15
b0 !
b0 '
1"
#20
0"
#25
1"
0$
#30
0"
#35
1"
#40
0"
#45
1"
#50
0"
#55
1"
b0 #
b0 %
#60
0"
#65
1"
#70
0"
#75
1"
#80
0"
#85
b1 !
b1 '
b1 &
1"
b1 #
b1 %
#90
0"
#95
b10 &
1"
#100
0"
#105
b0 &
1"
#110
0"
#115
b10 !
b10 '
b1 &
1"
b10 #
b10 %
#120
0"
#125
b10 &
1"
#130
0"
#135
b0 &
1"
#140
0"
#145
b1 !
b1 '
b1 &
1"
b11 #
b11 %
#150
0"
#155
b10 !
b10 '
b10 &
1"
#160
0"
#165
b0 &
1"
#170
0"
#175
b100 !
b100 '
b1 &
1"
b100 #
b100 %
#180
0"
#185
b10 &
1"
#190
0"
#195
b0 &
1"
#200
0"
#205
b1 !
b1 '
b1 &
1"
b101 #
b101 %
#210
0"
#215
b100 !
b100 '
b10 &
1"
#220
0"
#225
b0 &
1"
#230
0"
#235
b10 !
b10 '
b1 &
1"
b110 #
b110 %
#240
0"
#245
b100 !
b100 '
b10 &
1"
#250
0"
#255
b0 &
1"
#260
0"
#265
b1 !
b1 '
b1 &
1"
b111 #
b111 %
#270
0"
#275
b10 !
b10 '
b10 &
1"
#280
0"
#285
b100 !
b100 '
b0 &
1"
#290
0"
#295
b1 !
b1 '
b1 &
1"
#300
0"
#305
b10 !
b10 '
b10 &
1"
#310
0"
#315
b100 !
b100 '
b0 &
1"
