
2025_STM32F407_ADC_SingleBattery.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e438  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003f4  0800e5c8  0800e5c8  0000f5c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e9bc  0800e9bc  000101f4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800e9bc  0800e9bc  0000f9bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e9c4  0800e9c4  000101f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e9c4  0800e9c4  0000f9c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e9c8  0800e9c8  0000f9c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001f4  20000000  0800e9cc  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000101f4  2**0
                  CONTENTS
 10 .bss          00000b5c  200001f4  200001f4  000101f4  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000d50  20000d50  000101f4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000101f4  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001ff64  00000000  00000000  00010224  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004a35  00000000  00000000  00030188  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001ba0  00000000  00000000  00034bc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001582  00000000  00000000  00036760  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00027c7f  00000000  00000000  00037ce2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00024816  00000000  00000000  0005f961  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e51bf  00000000  00000000  00084177  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00169336  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00008670  00000000  00000000  0016937c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000072  00000000  00000000  001719ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001f4 	.word	0x200001f4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800e5b0 	.word	0x0800e5b0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001f8 	.word	0x200001f8
 80001cc:	0800e5b0 	.word	0x0800e5b0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b988 	b.w	8000ed0 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	468e      	mov	lr, r1
 8000be0:	4604      	mov	r4, r0
 8000be2:	4688      	mov	r8, r1
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d14a      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4617      	mov	r7, r2
 8000bec:	d962      	bls.n	8000cb4 <__udivmoddi4+0xdc>
 8000bee:	fab2 f682 	clz	r6, r2
 8000bf2:	b14e      	cbz	r6, 8000c08 <__udivmoddi4+0x30>
 8000bf4:	f1c6 0320 	rsb	r3, r6, #32
 8000bf8:	fa01 f806 	lsl.w	r8, r1, r6
 8000bfc:	fa20 f303 	lsr.w	r3, r0, r3
 8000c00:	40b7      	lsls	r7, r6
 8000c02:	ea43 0808 	orr.w	r8, r3, r8
 8000c06:	40b4      	lsls	r4, r6
 8000c08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c0c:	fa1f fc87 	uxth.w	ip, r7
 8000c10:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c14:	0c23      	lsrs	r3, r4, #16
 8000c16:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c1a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c1e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c22:	429a      	cmp	r2, r3
 8000c24:	d909      	bls.n	8000c3a <__udivmoddi4+0x62>
 8000c26:	18fb      	adds	r3, r7, r3
 8000c28:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c2c:	f080 80ea 	bcs.w	8000e04 <__udivmoddi4+0x22c>
 8000c30:	429a      	cmp	r2, r3
 8000c32:	f240 80e7 	bls.w	8000e04 <__udivmoddi4+0x22c>
 8000c36:	3902      	subs	r1, #2
 8000c38:	443b      	add	r3, r7
 8000c3a:	1a9a      	subs	r2, r3, r2
 8000c3c:	b2a3      	uxth	r3, r4
 8000c3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c4a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c4e:	459c      	cmp	ip, r3
 8000c50:	d909      	bls.n	8000c66 <__udivmoddi4+0x8e>
 8000c52:	18fb      	adds	r3, r7, r3
 8000c54:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c58:	f080 80d6 	bcs.w	8000e08 <__udivmoddi4+0x230>
 8000c5c:	459c      	cmp	ip, r3
 8000c5e:	f240 80d3 	bls.w	8000e08 <__udivmoddi4+0x230>
 8000c62:	443b      	add	r3, r7
 8000c64:	3802      	subs	r0, #2
 8000c66:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c6a:	eba3 030c 	sub.w	r3, r3, ip
 8000c6e:	2100      	movs	r1, #0
 8000c70:	b11d      	cbz	r5, 8000c7a <__udivmoddi4+0xa2>
 8000c72:	40f3      	lsrs	r3, r6
 8000c74:	2200      	movs	r2, #0
 8000c76:	e9c5 3200 	strd	r3, r2, [r5]
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d905      	bls.n	8000c8e <__udivmoddi4+0xb6>
 8000c82:	b10d      	cbz	r5, 8000c88 <__udivmoddi4+0xb0>
 8000c84:	e9c5 0100 	strd	r0, r1, [r5]
 8000c88:	2100      	movs	r1, #0
 8000c8a:	4608      	mov	r0, r1
 8000c8c:	e7f5      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000c8e:	fab3 f183 	clz	r1, r3
 8000c92:	2900      	cmp	r1, #0
 8000c94:	d146      	bne.n	8000d24 <__udivmoddi4+0x14c>
 8000c96:	4573      	cmp	r3, lr
 8000c98:	d302      	bcc.n	8000ca0 <__udivmoddi4+0xc8>
 8000c9a:	4282      	cmp	r2, r0
 8000c9c:	f200 8105 	bhi.w	8000eaa <__udivmoddi4+0x2d2>
 8000ca0:	1a84      	subs	r4, r0, r2
 8000ca2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ca6:	2001      	movs	r0, #1
 8000ca8:	4690      	mov	r8, r2
 8000caa:	2d00      	cmp	r5, #0
 8000cac:	d0e5      	beq.n	8000c7a <__udivmoddi4+0xa2>
 8000cae:	e9c5 4800 	strd	r4, r8, [r5]
 8000cb2:	e7e2      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000cb4:	2a00      	cmp	r2, #0
 8000cb6:	f000 8090 	beq.w	8000dda <__udivmoddi4+0x202>
 8000cba:	fab2 f682 	clz	r6, r2
 8000cbe:	2e00      	cmp	r6, #0
 8000cc0:	f040 80a4 	bne.w	8000e0c <__udivmoddi4+0x234>
 8000cc4:	1a8a      	subs	r2, r1, r2
 8000cc6:	0c03      	lsrs	r3, r0, #16
 8000cc8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ccc:	b280      	uxth	r0, r0
 8000cce:	b2bc      	uxth	r4, r7
 8000cd0:	2101      	movs	r1, #1
 8000cd2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000cd6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cda:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cde:	fb04 f20c 	mul.w	r2, r4, ip
 8000ce2:	429a      	cmp	r2, r3
 8000ce4:	d907      	bls.n	8000cf6 <__udivmoddi4+0x11e>
 8000ce6:	18fb      	adds	r3, r7, r3
 8000ce8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000cec:	d202      	bcs.n	8000cf4 <__udivmoddi4+0x11c>
 8000cee:	429a      	cmp	r2, r3
 8000cf0:	f200 80e0 	bhi.w	8000eb4 <__udivmoddi4+0x2dc>
 8000cf4:	46c4      	mov	ip, r8
 8000cf6:	1a9b      	subs	r3, r3, r2
 8000cf8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000cfc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d00:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d04:	fb02 f404 	mul.w	r4, r2, r4
 8000d08:	429c      	cmp	r4, r3
 8000d0a:	d907      	bls.n	8000d1c <__udivmoddi4+0x144>
 8000d0c:	18fb      	adds	r3, r7, r3
 8000d0e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d12:	d202      	bcs.n	8000d1a <__udivmoddi4+0x142>
 8000d14:	429c      	cmp	r4, r3
 8000d16:	f200 80ca 	bhi.w	8000eae <__udivmoddi4+0x2d6>
 8000d1a:	4602      	mov	r2, r0
 8000d1c:	1b1b      	subs	r3, r3, r4
 8000d1e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d22:	e7a5      	b.n	8000c70 <__udivmoddi4+0x98>
 8000d24:	f1c1 0620 	rsb	r6, r1, #32
 8000d28:	408b      	lsls	r3, r1
 8000d2a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d2e:	431f      	orrs	r7, r3
 8000d30:	fa0e f401 	lsl.w	r4, lr, r1
 8000d34:	fa20 f306 	lsr.w	r3, r0, r6
 8000d38:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d3c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d40:	4323      	orrs	r3, r4
 8000d42:	fa00 f801 	lsl.w	r8, r0, r1
 8000d46:	fa1f fc87 	uxth.w	ip, r7
 8000d4a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d4e:	0c1c      	lsrs	r4, r3, #16
 8000d50:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d54:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d58:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d5c:	45a6      	cmp	lr, r4
 8000d5e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d62:	d909      	bls.n	8000d78 <__udivmoddi4+0x1a0>
 8000d64:	193c      	adds	r4, r7, r4
 8000d66:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d6a:	f080 809c 	bcs.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d6e:	45a6      	cmp	lr, r4
 8000d70:	f240 8099 	bls.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d74:	3802      	subs	r0, #2
 8000d76:	443c      	add	r4, r7
 8000d78:	eba4 040e 	sub.w	r4, r4, lr
 8000d7c:	fa1f fe83 	uxth.w	lr, r3
 8000d80:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d84:	fb09 4413 	mls	r4, r9, r3, r4
 8000d88:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d8c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d90:	45a4      	cmp	ip, r4
 8000d92:	d908      	bls.n	8000da6 <__udivmoddi4+0x1ce>
 8000d94:	193c      	adds	r4, r7, r4
 8000d96:	f103 3eff 	add.w	lr, r3, #4294967295
 8000d9a:	f080 8082 	bcs.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d9e:	45a4      	cmp	ip, r4
 8000da0:	d97f      	bls.n	8000ea2 <__udivmoddi4+0x2ca>
 8000da2:	3b02      	subs	r3, #2
 8000da4:	443c      	add	r4, r7
 8000da6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000daa:	eba4 040c 	sub.w	r4, r4, ip
 8000dae:	fba0 ec02 	umull	lr, ip, r0, r2
 8000db2:	4564      	cmp	r4, ip
 8000db4:	4673      	mov	r3, lr
 8000db6:	46e1      	mov	r9, ip
 8000db8:	d362      	bcc.n	8000e80 <__udivmoddi4+0x2a8>
 8000dba:	d05f      	beq.n	8000e7c <__udivmoddi4+0x2a4>
 8000dbc:	b15d      	cbz	r5, 8000dd6 <__udivmoddi4+0x1fe>
 8000dbe:	ebb8 0203 	subs.w	r2, r8, r3
 8000dc2:	eb64 0409 	sbc.w	r4, r4, r9
 8000dc6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dca:	fa22 f301 	lsr.w	r3, r2, r1
 8000dce:	431e      	orrs	r6, r3
 8000dd0:	40cc      	lsrs	r4, r1
 8000dd2:	e9c5 6400 	strd	r6, r4, [r5]
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	e74f      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000dda:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dde:	0c01      	lsrs	r1, r0, #16
 8000de0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000de4:	b280      	uxth	r0, r0
 8000de6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dea:	463b      	mov	r3, r7
 8000dec:	4638      	mov	r0, r7
 8000dee:	463c      	mov	r4, r7
 8000df0:	46b8      	mov	r8, r7
 8000df2:	46be      	mov	lr, r7
 8000df4:	2620      	movs	r6, #32
 8000df6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000dfa:	eba2 0208 	sub.w	r2, r2, r8
 8000dfe:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e02:	e766      	b.n	8000cd2 <__udivmoddi4+0xfa>
 8000e04:	4601      	mov	r1, r0
 8000e06:	e718      	b.n	8000c3a <__udivmoddi4+0x62>
 8000e08:	4610      	mov	r0, r2
 8000e0a:	e72c      	b.n	8000c66 <__udivmoddi4+0x8e>
 8000e0c:	f1c6 0220 	rsb	r2, r6, #32
 8000e10:	fa2e f302 	lsr.w	r3, lr, r2
 8000e14:	40b7      	lsls	r7, r6
 8000e16:	40b1      	lsls	r1, r6
 8000e18:	fa20 f202 	lsr.w	r2, r0, r2
 8000e1c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e20:	430a      	orrs	r2, r1
 8000e22:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e26:	b2bc      	uxth	r4, r7
 8000e28:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e2c:	0c11      	lsrs	r1, r2, #16
 8000e2e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e32:	fb08 f904 	mul.w	r9, r8, r4
 8000e36:	40b0      	lsls	r0, r6
 8000e38:	4589      	cmp	r9, r1
 8000e3a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e3e:	b280      	uxth	r0, r0
 8000e40:	d93e      	bls.n	8000ec0 <__udivmoddi4+0x2e8>
 8000e42:	1879      	adds	r1, r7, r1
 8000e44:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e48:	d201      	bcs.n	8000e4e <__udivmoddi4+0x276>
 8000e4a:	4589      	cmp	r9, r1
 8000e4c:	d81f      	bhi.n	8000e8e <__udivmoddi4+0x2b6>
 8000e4e:	eba1 0109 	sub.w	r1, r1, r9
 8000e52:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e56:	fb09 f804 	mul.w	r8, r9, r4
 8000e5a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e5e:	b292      	uxth	r2, r2
 8000e60:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e64:	4542      	cmp	r2, r8
 8000e66:	d229      	bcs.n	8000ebc <__udivmoddi4+0x2e4>
 8000e68:	18ba      	adds	r2, r7, r2
 8000e6a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e6e:	d2c4      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e70:	4542      	cmp	r2, r8
 8000e72:	d2c2      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e74:	f1a9 0102 	sub.w	r1, r9, #2
 8000e78:	443a      	add	r2, r7
 8000e7a:	e7be      	b.n	8000dfa <__udivmoddi4+0x222>
 8000e7c:	45f0      	cmp	r8, lr
 8000e7e:	d29d      	bcs.n	8000dbc <__udivmoddi4+0x1e4>
 8000e80:	ebbe 0302 	subs.w	r3, lr, r2
 8000e84:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e88:	3801      	subs	r0, #1
 8000e8a:	46e1      	mov	r9, ip
 8000e8c:	e796      	b.n	8000dbc <__udivmoddi4+0x1e4>
 8000e8e:	eba7 0909 	sub.w	r9, r7, r9
 8000e92:	4449      	add	r1, r9
 8000e94:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e98:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e9c:	fb09 f804 	mul.w	r8, r9, r4
 8000ea0:	e7db      	b.n	8000e5a <__udivmoddi4+0x282>
 8000ea2:	4673      	mov	r3, lr
 8000ea4:	e77f      	b.n	8000da6 <__udivmoddi4+0x1ce>
 8000ea6:	4650      	mov	r0, sl
 8000ea8:	e766      	b.n	8000d78 <__udivmoddi4+0x1a0>
 8000eaa:	4608      	mov	r0, r1
 8000eac:	e6fd      	b.n	8000caa <__udivmoddi4+0xd2>
 8000eae:	443b      	add	r3, r7
 8000eb0:	3a02      	subs	r2, #2
 8000eb2:	e733      	b.n	8000d1c <__udivmoddi4+0x144>
 8000eb4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000eb8:	443b      	add	r3, r7
 8000eba:	e71c      	b.n	8000cf6 <__udivmoddi4+0x11e>
 8000ebc:	4649      	mov	r1, r9
 8000ebe:	e79c      	b.n	8000dfa <__udivmoddi4+0x222>
 8000ec0:	eba1 0109 	sub.w	r1, r1, r9
 8000ec4:	46c4      	mov	ip, r8
 8000ec6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eca:	fb09 f804 	mul.w	r8, r9, r4
 8000ece:	e7c4      	b.n	8000e5a <__udivmoddi4+0x282>

08000ed0 <__aeabi_idiv0>:
 8000ed0:	4770      	bx	lr
 8000ed2:	bf00      	nop

08000ed4 <__io_putchar>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch) {
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b082      	sub	sp, #8
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8000edc:	1d39      	adds	r1, r7, #4
 8000ede:	f04f 33ff 	mov.w	r3, #4294967295
 8000ee2:	2201      	movs	r2, #1
 8000ee4:	4803      	ldr	r0, [pc, #12]	@ (8000ef4 <__io_putchar+0x20>)
 8000ee6:	f006 fda9 	bl	8007a3c <HAL_UART_Transmit>
  return ch;
 8000eea:	687b      	ldr	r3, [r7, #4]
}
 8000eec:	4618      	mov	r0, r3
 8000eee:	3708      	adds	r7, #8
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	bd80      	pop	{r7, pc}
 8000ef4:	200003f4 	.word	0x200003f4

08000ef8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b084      	sub	sp, #16
 8000efc:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000efe:	f000 ff29 	bl	8001d54 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f02:	f000 f859 	bl	8000fb8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f06:	f000 fa75 	bl	80013f4 <MX_GPIO_Init>
  MX_DMA_Init();
 8000f0a:	f000 fa53 	bl	80013b4 <MX_DMA_Init>
  MX_I2C1_Init();
 8000f0e:	f000 f90f 	bl	8001130 <MX_I2C1_Init>
  MX_I2S3_Init();
 8000f12:	f000 f93b 	bl	800118c <MX_I2S3_Init>
  MX_SPI1_Init();
 8000f16:	f000 f969 	bl	80011ec <MX_SPI1_Init>
  MX_USB_HOST_Init();
 8000f1a:	f00a fb45 	bl	800b5a8 <MX_USB_HOST_Init>
  MX_TIM1_Init();
 8000f1e:	f000 f99b 	bl	8001258 <MX_TIM1_Init>
  MX_ADC1_Init();
 8000f22:	f000 f8b3 	bl	800108c <MX_ADC1_Init>
  MX_USART2_UART_Init();
 8000f26:	f000 fa1b 	bl	8001360 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  printf("Battery monitor started (ADC1 CH1 / PA1)...\r\n");
 8000f2a:	481d      	ldr	r0, [pc, #116]	@ (8000fa0 <main+0xa8>)
 8000f2c:	f00b fc84 	bl	800c838 <puts>
   HAL_ADC_Start(&hadc1);
 8000f30:	481c      	ldr	r0, [pc, #112]	@ (8000fa4 <main+0xac>)
 8000f32:	f000 ffe9 	bl	8001f08 <HAL_ADC_Start>
   HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&adc_value, 1);
 8000f36:	2201      	movs	r2, #1
 8000f38:	491b      	ldr	r1, [pc, #108]	@ (8000fa8 <main+0xb0>)
 8000f3a:	481a      	ldr	r0, [pc, #104]	@ (8000fa4 <main+0xac>)
 8000f3c:	f001 f9c6 	bl	80022cc <HAL_ADC_Start_DMA>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  MX_USB_HOST_Process();
 8000f40:	f00a fb58 	bl	800b5f4 <MX_USB_HOST_Process>
	      HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&adc_value, 1);
 8000f44:	2201      	movs	r2, #1
 8000f46:	4918      	ldr	r1, [pc, #96]	@ (8000fa8 <main+0xb0>)
 8000f48:	4816      	ldr	r0, [pc, #88]	@ (8000fa4 <main+0xac>)
 8000f4a:	f001 f9bf 	bl	80022cc <HAL_ADC_Start_DMA>
	      float voltage = (3.3f * adc_value) / 4095.0f;
 8000f4e:	4b16      	ldr	r3, [pc, #88]	@ (8000fa8 <main+0xb0>)
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	ee07 3a90 	vmov	s15, r3
 8000f56:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000f5a:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8000fac <main+0xb4>
 8000f5e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000f62:	eddf 6a13 	vldr	s13, [pc, #76]	@ 8000fb0 <main+0xb8>
 8000f66:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f6a:	edc7 7a01 	vstr	s15, [r7, #4]
	  	  float battery_voltage = voltage * 2.0f;  // Based on your resistor divider
 8000f6e:	edd7 7a01 	vldr	s15, [r7, #4]
 8000f72:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8000f76:	edc7 7a00 	vstr	s15, [r7]
	  	  printf("Battery Voltage (DMA): %.2f V (Raw: %lu)\r\n", battery_voltage, adc_value);
 8000f7a:	6838      	ldr	r0, [r7, #0]
 8000f7c:	f7ff fae4 	bl	8000548 <__aeabi_f2d>
 8000f80:	4602      	mov	r2, r0
 8000f82:	460b      	mov	r3, r1
 8000f84:	4908      	ldr	r1, [pc, #32]	@ (8000fa8 <main+0xb0>)
 8000f86:	6809      	ldr	r1, [r1, #0]
 8000f88:	9100      	str	r1, [sp, #0]
 8000f8a:	480a      	ldr	r0, [pc, #40]	@ (8000fb4 <main+0xbc>)
 8000f8c:	f00b fbec 	bl	800c768 <iprintf>
	  	  HAL_Delay(1000);
 8000f90:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000f94:	f000 ff50 	bl	8001e38 <HAL_Delay>
	    /* USER CODE END 3 */

    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8000f98:	f00a fb2c 	bl	800b5f4 <MX_USB_HOST_Process>
  {
 8000f9c:	bf00      	nop
 8000f9e:	e7cf      	b.n	8000f40 <main+0x48>
 8000fa0:	0800e5c8 	.word	0x0800e5c8
 8000fa4:	20000210 	.word	0x20000210
 8000fa8:	2000043c 	.word	0x2000043c
 8000fac:	40533333 	.word	0x40533333
 8000fb0:	457ff000 	.word	0x457ff000
 8000fb4:	0800e5f8 	.word	0x0800e5f8

08000fb8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b094      	sub	sp, #80	@ 0x50
 8000fbc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fbe:	f107 0320 	add.w	r3, r7, #32
 8000fc2:	2230      	movs	r2, #48	@ 0x30
 8000fc4:	2100      	movs	r1, #0
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	f00b fd16 	bl	800c9f8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fcc:	f107 030c 	add.w	r3, r7, #12
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	601a      	str	r2, [r3, #0]
 8000fd4:	605a      	str	r2, [r3, #4]
 8000fd6:	609a      	str	r2, [r3, #8]
 8000fd8:	60da      	str	r2, [r3, #12]
 8000fda:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fdc:	2300      	movs	r3, #0
 8000fde:	60bb      	str	r3, [r7, #8]
 8000fe0:	4b28      	ldr	r3, [pc, #160]	@ (8001084 <SystemClock_Config+0xcc>)
 8000fe2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fe4:	4a27      	ldr	r2, [pc, #156]	@ (8001084 <SystemClock_Config+0xcc>)
 8000fe6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000fea:	6413      	str	r3, [r2, #64]	@ 0x40
 8000fec:	4b25      	ldr	r3, [pc, #148]	@ (8001084 <SystemClock_Config+0xcc>)
 8000fee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ff0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ff4:	60bb      	str	r3, [r7, #8]
 8000ff6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	607b      	str	r3, [r7, #4]
 8000ffc:	4b22      	ldr	r3, [pc, #136]	@ (8001088 <SystemClock_Config+0xd0>)
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	4a21      	ldr	r2, [pc, #132]	@ (8001088 <SystemClock_Config+0xd0>)
 8001002:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001006:	6013      	str	r3, [r2, #0]
 8001008:	4b1f      	ldr	r3, [pc, #124]	@ (8001088 <SystemClock_Config+0xd0>)
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001010:	607b      	str	r3, [r7, #4]
 8001012:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001014:	2301      	movs	r3, #1
 8001016:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001018:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800101c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800101e:	2302      	movs	r3, #2
 8001020:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001022:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001026:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001028:	2308      	movs	r3, #8
 800102a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 800102c:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001030:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001032:	2302      	movs	r3, #2
 8001034:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001036:	2307      	movs	r3, #7
 8001038:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800103a:	f107 0320 	add.w	r3, r7, #32
 800103e:	4618      	mov	r0, r3
 8001040:	f005 fa7a 	bl	8006538 <HAL_RCC_OscConfig>
 8001044:	4603      	mov	r3, r0
 8001046:	2b00      	cmp	r3, #0
 8001048:	d001      	beq.n	800104e <SystemClock_Config+0x96>
  {
    Error_Handler();
 800104a:	f000 fad1 	bl	80015f0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800104e:	230f      	movs	r3, #15
 8001050:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001052:	2302      	movs	r3, #2
 8001054:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001056:	2300      	movs	r3, #0
 8001058:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800105a:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800105e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001060:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001064:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001066:	f107 030c 	add.w	r3, r7, #12
 800106a:	2105      	movs	r1, #5
 800106c:	4618      	mov	r0, r3
 800106e:	f005 fcdb 	bl	8006a28 <HAL_RCC_ClockConfig>
 8001072:	4603      	mov	r3, r0
 8001074:	2b00      	cmp	r3, #0
 8001076:	d001      	beq.n	800107c <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001078:	f000 faba 	bl	80015f0 <Error_Handler>
  }
}
 800107c:	bf00      	nop
 800107e:	3750      	adds	r7, #80	@ 0x50
 8001080:	46bd      	mov	sp, r7
 8001082:	bd80      	pop	{r7, pc}
 8001084:	40023800 	.word	0x40023800
 8001088:	40007000 	.word	0x40007000

0800108c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b084      	sub	sp, #16
 8001090:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001092:	463b      	mov	r3, r7
 8001094:	2200      	movs	r2, #0
 8001096:	601a      	str	r2, [r3, #0]
 8001098:	605a      	str	r2, [r3, #4]
 800109a:	609a      	str	r2, [r3, #8]
 800109c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800109e:	4b21      	ldr	r3, [pc, #132]	@ (8001124 <MX_ADC1_Init+0x98>)
 80010a0:	4a21      	ldr	r2, [pc, #132]	@ (8001128 <MX_ADC1_Init+0x9c>)
 80010a2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80010a4:	4b1f      	ldr	r3, [pc, #124]	@ (8001124 <MX_ADC1_Init+0x98>)
 80010a6:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80010aa:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80010ac:	4b1d      	ldr	r3, [pc, #116]	@ (8001124 <MX_ADC1_Init+0x98>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80010b2:	4b1c      	ldr	r3, [pc, #112]	@ (8001124 <MX_ADC1_Init+0x98>)
 80010b4:	2200      	movs	r2, #0
 80010b6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80010b8:	4b1a      	ldr	r3, [pc, #104]	@ (8001124 <MX_ADC1_Init+0x98>)
 80010ba:	2201      	movs	r2, #1
 80010bc:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80010be:	4b19      	ldr	r3, [pc, #100]	@ (8001124 <MX_ADC1_Init+0x98>)
 80010c0:	2200      	movs	r2, #0
 80010c2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80010c6:	4b17      	ldr	r3, [pc, #92]	@ (8001124 <MX_ADC1_Init+0x98>)
 80010c8:	2200      	movs	r2, #0
 80010ca:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80010cc:	4b15      	ldr	r3, [pc, #84]	@ (8001124 <MX_ADC1_Init+0x98>)
 80010ce:	4a17      	ldr	r2, [pc, #92]	@ (800112c <MX_ADC1_Init+0xa0>)
 80010d0:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80010d2:	4b14      	ldr	r3, [pc, #80]	@ (8001124 <MX_ADC1_Init+0x98>)
 80010d4:	2200      	movs	r2, #0
 80010d6:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80010d8:	4b12      	ldr	r3, [pc, #72]	@ (8001124 <MX_ADC1_Init+0x98>)
 80010da:	2201      	movs	r2, #1
 80010dc:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80010de:	4b11      	ldr	r3, [pc, #68]	@ (8001124 <MX_ADC1_Init+0x98>)
 80010e0:	2200      	movs	r2, #0
 80010e2:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80010e6:	4b0f      	ldr	r3, [pc, #60]	@ (8001124 <MX_ADC1_Init+0x98>)
 80010e8:	2201      	movs	r2, #1
 80010ea:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80010ec:	480d      	ldr	r0, [pc, #52]	@ (8001124 <MX_ADC1_Init+0x98>)
 80010ee:	f000 fec7 	bl	8001e80 <HAL_ADC_Init>
 80010f2:	4603      	mov	r3, r0
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d001      	beq.n	80010fc <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80010f8:	f000 fa7a 	bl	80015f0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80010fc:	2301      	movs	r3, #1
 80010fe:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001100:	2301      	movs	r3, #1
 8001102:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8001104:	2307      	movs	r3, #7
 8001106:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001108:	463b      	mov	r3, r7
 800110a:	4619      	mov	r1, r3
 800110c:	4805      	ldr	r0, [pc, #20]	@ (8001124 <MX_ADC1_Init+0x98>)
 800110e:	f001 fa19 	bl	8002544 <HAL_ADC_ConfigChannel>
 8001112:	4603      	mov	r3, r0
 8001114:	2b00      	cmp	r3, #0
 8001116:	d001      	beq.n	800111c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001118:	f000 fa6a 	bl	80015f0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800111c:	bf00      	nop
 800111e:	3710      	adds	r7, #16
 8001120:	46bd      	mov	sp, r7
 8001122:	bd80      	pop	{r7, pc}
 8001124:	20000210 	.word	0x20000210
 8001128:	40012000 	.word	0x40012000
 800112c:	0f000001 	.word	0x0f000001

08001130 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001134:	4b12      	ldr	r3, [pc, #72]	@ (8001180 <MX_I2C1_Init+0x50>)
 8001136:	4a13      	ldr	r2, [pc, #76]	@ (8001184 <MX_I2C1_Init+0x54>)
 8001138:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800113a:	4b11      	ldr	r3, [pc, #68]	@ (8001180 <MX_I2C1_Init+0x50>)
 800113c:	4a12      	ldr	r2, [pc, #72]	@ (8001188 <MX_I2C1_Init+0x58>)
 800113e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001140:	4b0f      	ldr	r3, [pc, #60]	@ (8001180 <MX_I2C1_Init+0x50>)
 8001142:	2200      	movs	r2, #0
 8001144:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001146:	4b0e      	ldr	r3, [pc, #56]	@ (8001180 <MX_I2C1_Init+0x50>)
 8001148:	2200      	movs	r2, #0
 800114a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800114c:	4b0c      	ldr	r3, [pc, #48]	@ (8001180 <MX_I2C1_Init+0x50>)
 800114e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001152:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001154:	4b0a      	ldr	r3, [pc, #40]	@ (8001180 <MX_I2C1_Init+0x50>)
 8001156:	2200      	movs	r2, #0
 8001158:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800115a:	4b09      	ldr	r3, [pc, #36]	@ (8001180 <MX_I2C1_Init+0x50>)
 800115c:	2200      	movs	r2, #0
 800115e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001160:	4b07      	ldr	r3, [pc, #28]	@ (8001180 <MX_I2C1_Init+0x50>)
 8001162:	2200      	movs	r2, #0
 8001164:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001166:	4b06      	ldr	r3, [pc, #24]	@ (8001180 <MX_I2C1_Init+0x50>)
 8001168:	2200      	movs	r2, #0
 800116a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800116c:	4804      	ldr	r0, [pc, #16]	@ (8001180 <MX_I2C1_Init+0x50>)
 800116e:	f004 fbff 	bl	8005970 <HAL_I2C_Init>
 8001172:	4603      	mov	r3, r0
 8001174:	2b00      	cmp	r3, #0
 8001176:	d001      	beq.n	800117c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001178:	f000 fa3a 	bl	80015f0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800117c:	bf00      	nop
 800117e:	bd80      	pop	{r7, pc}
 8001180:	200002b8 	.word	0x200002b8
 8001184:	40005400 	.word	0x40005400
 8001188:	000186a0 	.word	0x000186a0

0800118c <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8001190:	4b13      	ldr	r3, [pc, #76]	@ (80011e0 <MX_I2S3_Init+0x54>)
 8001192:	4a14      	ldr	r2, [pc, #80]	@ (80011e4 <MX_I2S3_Init+0x58>)
 8001194:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8001196:	4b12      	ldr	r3, [pc, #72]	@ (80011e0 <MX_I2S3_Init+0x54>)
 8001198:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800119c:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 800119e:	4b10      	ldr	r3, [pc, #64]	@ (80011e0 <MX_I2S3_Init+0x54>)
 80011a0:	2200      	movs	r2, #0
 80011a2:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 80011a4:	4b0e      	ldr	r3, [pc, #56]	@ (80011e0 <MX_I2S3_Init+0x54>)
 80011a6:	2200      	movs	r2, #0
 80011a8:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 80011aa:	4b0d      	ldr	r3, [pc, #52]	@ (80011e0 <MX_I2S3_Init+0x54>)
 80011ac:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80011b0:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 80011b2:	4b0b      	ldr	r3, [pc, #44]	@ (80011e0 <MX_I2S3_Init+0x54>)
 80011b4:	4a0c      	ldr	r2, [pc, #48]	@ (80011e8 <MX_I2S3_Init+0x5c>)
 80011b6:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 80011b8:	4b09      	ldr	r3, [pc, #36]	@ (80011e0 <MX_I2S3_Init+0x54>)
 80011ba:	2200      	movs	r2, #0
 80011bc:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 80011be:	4b08      	ldr	r3, [pc, #32]	@ (80011e0 <MX_I2S3_Init+0x54>)
 80011c0:	2200      	movs	r2, #0
 80011c2:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 80011c4:	4b06      	ldr	r3, [pc, #24]	@ (80011e0 <MX_I2S3_Init+0x54>)
 80011c6:	2200      	movs	r2, #0
 80011c8:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 80011ca:	4805      	ldr	r0, [pc, #20]	@ (80011e0 <MX_I2S3_Init+0x54>)
 80011cc:	f004 fd14 	bl	8005bf8 <HAL_I2S_Init>
 80011d0:	4603      	mov	r3, r0
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d001      	beq.n	80011da <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 80011d6:	f000 fa0b 	bl	80015f0 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 80011da:	bf00      	nop
 80011dc:	bd80      	pop	{r7, pc}
 80011de:	bf00      	nop
 80011e0:	2000030c 	.word	0x2000030c
 80011e4:	40003c00 	.word	0x40003c00
 80011e8:	00017700 	.word	0x00017700

080011ec <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80011f0:	4b17      	ldr	r3, [pc, #92]	@ (8001250 <MX_SPI1_Init+0x64>)
 80011f2:	4a18      	ldr	r2, [pc, #96]	@ (8001254 <MX_SPI1_Init+0x68>)
 80011f4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80011f6:	4b16      	ldr	r3, [pc, #88]	@ (8001250 <MX_SPI1_Init+0x64>)
 80011f8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80011fc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80011fe:	4b14      	ldr	r3, [pc, #80]	@ (8001250 <MX_SPI1_Init+0x64>)
 8001200:	2200      	movs	r2, #0
 8001202:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001204:	4b12      	ldr	r3, [pc, #72]	@ (8001250 <MX_SPI1_Init+0x64>)
 8001206:	2200      	movs	r2, #0
 8001208:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800120a:	4b11      	ldr	r3, [pc, #68]	@ (8001250 <MX_SPI1_Init+0x64>)
 800120c:	2200      	movs	r2, #0
 800120e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001210:	4b0f      	ldr	r3, [pc, #60]	@ (8001250 <MX_SPI1_Init+0x64>)
 8001212:	2200      	movs	r2, #0
 8001214:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001216:	4b0e      	ldr	r3, [pc, #56]	@ (8001250 <MX_SPI1_Init+0x64>)
 8001218:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800121c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800121e:	4b0c      	ldr	r3, [pc, #48]	@ (8001250 <MX_SPI1_Init+0x64>)
 8001220:	2200      	movs	r2, #0
 8001222:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001224:	4b0a      	ldr	r3, [pc, #40]	@ (8001250 <MX_SPI1_Init+0x64>)
 8001226:	2200      	movs	r2, #0
 8001228:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800122a:	4b09      	ldr	r3, [pc, #36]	@ (8001250 <MX_SPI1_Init+0x64>)
 800122c:	2200      	movs	r2, #0
 800122e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001230:	4b07      	ldr	r3, [pc, #28]	@ (8001250 <MX_SPI1_Init+0x64>)
 8001232:	2200      	movs	r2, #0
 8001234:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001236:	4b06      	ldr	r3, [pc, #24]	@ (8001250 <MX_SPI1_Init+0x64>)
 8001238:	220a      	movs	r2, #10
 800123a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800123c:	4804      	ldr	r0, [pc, #16]	@ (8001250 <MX_SPI1_Init+0x64>)
 800123e:	f005 ff55 	bl	80070ec <HAL_SPI_Init>
 8001242:	4603      	mov	r3, r0
 8001244:	2b00      	cmp	r3, #0
 8001246:	d001      	beq.n	800124c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001248:	f000 f9d2 	bl	80015f0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800124c:	bf00      	nop
 800124e:	bd80      	pop	{r7, pc}
 8001250:	20000354 	.word	0x20000354
 8001254:	40013000 	.word	0x40013000

08001258 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b092      	sub	sp, #72	@ 0x48
 800125c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800125e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001262:	2200      	movs	r2, #0
 8001264:	601a      	str	r2, [r3, #0]
 8001266:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001268:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800126c:	2200      	movs	r2, #0
 800126e:	601a      	str	r2, [r3, #0]
 8001270:	605a      	str	r2, [r3, #4]
 8001272:	609a      	str	r2, [r3, #8]
 8001274:	60da      	str	r2, [r3, #12]
 8001276:	611a      	str	r2, [r3, #16]
 8001278:	615a      	str	r2, [r3, #20]
 800127a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800127c:	1d3b      	adds	r3, r7, #4
 800127e:	2220      	movs	r2, #32
 8001280:	2100      	movs	r1, #0
 8001282:	4618      	mov	r0, r3
 8001284:	f00b fbb8 	bl	800c9f8 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001288:	4b33      	ldr	r3, [pc, #204]	@ (8001358 <MX_TIM1_Init+0x100>)
 800128a:	4a34      	ldr	r2, [pc, #208]	@ (800135c <MX_TIM1_Init+0x104>)
 800128c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800128e:	4b32      	ldr	r3, [pc, #200]	@ (8001358 <MX_TIM1_Init+0x100>)
 8001290:	2200      	movs	r2, #0
 8001292:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001294:	4b30      	ldr	r3, [pc, #192]	@ (8001358 <MX_TIM1_Init+0x100>)
 8001296:	2200      	movs	r2, #0
 8001298:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800129a:	4b2f      	ldr	r3, [pc, #188]	@ (8001358 <MX_TIM1_Init+0x100>)
 800129c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80012a0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012a2:	4b2d      	ldr	r3, [pc, #180]	@ (8001358 <MX_TIM1_Init+0x100>)
 80012a4:	2200      	movs	r2, #0
 80012a6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80012a8:	4b2b      	ldr	r3, [pc, #172]	@ (8001358 <MX_TIM1_Init+0x100>)
 80012aa:	2200      	movs	r2, #0
 80012ac:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012ae:	4b2a      	ldr	r3, [pc, #168]	@ (8001358 <MX_TIM1_Init+0x100>)
 80012b0:	2200      	movs	r2, #0
 80012b2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 80012b4:	4828      	ldr	r0, [pc, #160]	@ (8001358 <MX_TIM1_Init+0x100>)
 80012b6:	f005 ffa2 	bl	80071fe <HAL_TIM_OC_Init>
 80012ba:	4603      	mov	r3, r0
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d001      	beq.n	80012c4 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 80012c0:	f000 f996 	bl	80015f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012c4:	2300      	movs	r3, #0
 80012c6:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012c8:	2300      	movs	r3, #0
 80012ca:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80012cc:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80012d0:	4619      	mov	r1, r3
 80012d2:	4821      	ldr	r0, [pc, #132]	@ (8001358 <MX_TIM1_Init+0x100>)
 80012d4:	f006 fa94 	bl	8007800 <HAL_TIMEx_MasterConfigSynchronization>
 80012d8:	4603      	mov	r3, r0
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d001      	beq.n	80012e2 <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 80012de:	f000 f987 	bl	80015f0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 80012e2:	2300      	movs	r3, #0
 80012e4:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 80012e6:	2300      	movs	r3, #0
 80012e8:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80012ea:	2300      	movs	r3, #0
 80012ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80012ee:	2300      	movs	r3, #0
 80012f0:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80012f2:	2300      	movs	r3, #0
 80012f4:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80012f6:	2300      	movs	r3, #0
 80012f8:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80012fa:	2300      	movs	r3, #0
 80012fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80012fe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001302:	2200      	movs	r2, #0
 8001304:	4619      	mov	r1, r3
 8001306:	4814      	ldr	r0, [pc, #80]	@ (8001358 <MX_TIM1_Init+0x100>)
 8001308:	f005 ffc8 	bl	800729c <HAL_TIM_OC_ConfigChannel>
 800130c:	4603      	mov	r3, r0
 800130e:	2b00      	cmp	r3, #0
 8001310:	d001      	beq.n	8001316 <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 8001312:	f000 f96d 	bl	80015f0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001316:	2300      	movs	r3, #0
 8001318:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800131a:	2300      	movs	r3, #0
 800131c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800131e:	2300      	movs	r3, #0
 8001320:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001322:	2300      	movs	r3, #0
 8001324:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001326:	2300      	movs	r3, #0
 8001328:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800132a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800132e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001330:	2300      	movs	r3, #0
 8001332:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001334:	1d3b      	adds	r3, r7, #4
 8001336:	4619      	mov	r1, r3
 8001338:	4807      	ldr	r0, [pc, #28]	@ (8001358 <MX_TIM1_Init+0x100>)
 800133a:	f006 fadd 	bl	80078f8 <HAL_TIMEx_ConfigBreakDeadTime>
 800133e:	4603      	mov	r3, r0
 8001340:	2b00      	cmp	r3, #0
 8001342:	d001      	beq.n	8001348 <MX_TIM1_Init+0xf0>
  {
    Error_Handler();
 8001344:	f000 f954 	bl	80015f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001348:	4803      	ldr	r0, [pc, #12]	@ (8001358 <MX_TIM1_Init+0x100>)
 800134a:	f000 fb31 	bl	80019b0 <HAL_TIM_MspPostInit>

}
 800134e:	bf00      	nop
 8001350:	3748      	adds	r7, #72	@ 0x48
 8001352:	46bd      	mov	sp, r7
 8001354:	bd80      	pop	{r7, pc}
 8001356:	bf00      	nop
 8001358:	200003ac 	.word	0x200003ac
 800135c:	40010000 	.word	0x40010000

08001360 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001364:	4b11      	ldr	r3, [pc, #68]	@ (80013ac <MX_USART2_UART_Init+0x4c>)
 8001366:	4a12      	ldr	r2, [pc, #72]	@ (80013b0 <MX_USART2_UART_Init+0x50>)
 8001368:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800136a:	4b10      	ldr	r3, [pc, #64]	@ (80013ac <MX_USART2_UART_Init+0x4c>)
 800136c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001370:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001372:	4b0e      	ldr	r3, [pc, #56]	@ (80013ac <MX_USART2_UART_Init+0x4c>)
 8001374:	2200      	movs	r2, #0
 8001376:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001378:	4b0c      	ldr	r3, [pc, #48]	@ (80013ac <MX_USART2_UART_Init+0x4c>)
 800137a:	2200      	movs	r2, #0
 800137c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800137e:	4b0b      	ldr	r3, [pc, #44]	@ (80013ac <MX_USART2_UART_Init+0x4c>)
 8001380:	2200      	movs	r2, #0
 8001382:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001384:	4b09      	ldr	r3, [pc, #36]	@ (80013ac <MX_USART2_UART_Init+0x4c>)
 8001386:	220c      	movs	r2, #12
 8001388:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800138a:	4b08      	ldr	r3, [pc, #32]	@ (80013ac <MX_USART2_UART_Init+0x4c>)
 800138c:	2200      	movs	r2, #0
 800138e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001390:	4b06      	ldr	r3, [pc, #24]	@ (80013ac <MX_USART2_UART_Init+0x4c>)
 8001392:	2200      	movs	r2, #0
 8001394:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001396:	4805      	ldr	r0, [pc, #20]	@ (80013ac <MX_USART2_UART_Init+0x4c>)
 8001398:	f006 fb00 	bl	800799c <HAL_UART_Init>
 800139c:	4603      	mov	r3, r0
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d001      	beq.n	80013a6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80013a2:	f000 f925 	bl	80015f0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80013a6:	bf00      	nop
 80013a8:	bd80      	pop	{r7, pc}
 80013aa:	bf00      	nop
 80013ac:	200003f4 	.word	0x200003f4
 80013b0:	40004400 	.word	0x40004400

080013b4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b082      	sub	sp, #8
 80013b8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80013ba:	2300      	movs	r3, #0
 80013bc:	607b      	str	r3, [r7, #4]
 80013be:	4b0c      	ldr	r3, [pc, #48]	@ (80013f0 <MX_DMA_Init+0x3c>)
 80013c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013c2:	4a0b      	ldr	r2, [pc, #44]	@ (80013f0 <MX_DMA_Init+0x3c>)
 80013c4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80013c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80013ca:	4b09      	ldr	r3, [pc, #36]	@ (80013f0 <MX_DMA_Init+0x3c>)
 80013cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80013d2:	607b      	str	r3, [r7, #4]
 80013d4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80013d6:	2200      	movs	r2, #0
 80013d8:	2100      	movs	r1, #0
 80013da:	2038      	movs	r0, #56	@ 0x38
 80013dc:	f001 fc37 	bl	8002c4e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80013e0:	2038      	movs	r0, #56	@ 0x38
 80013e2:	f001 fc50 	bl	8002c86 <HAL_NVIC_EnableIRQ>

}
 80013e6:	bf00      	nop
 80013e8:	3708      	adds	r7, #8
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bd80      	pop	{r7, pc}
 80013ee:	bf00      	nop
 80013f0:	40023800 	.word	0x40023800

080013f4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b08c      	sub	sp, #48	@ 0x30
 80013f8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013fa:	f107 031c 	add.w	r3, r7, #28
 80013fe:	2200      	movs	r2, #0
 8001400:	601a      	str	r2, [r3, #0]
 8001402:	605a      	str	r2, [r3, #4]
 8001404:	609a      	str	r2, [r3, #8]
 8001406:	60da      	str	r2, [r3, #12]
 8001408:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800140a:	2300      	movs	r3, #0
 800140c:	61bb      	str	r3, [r7, #24]
 800140e:	4b72      	ldr	r3, [pc, #456]	@ (80015d8 <MX_GPIO_Init+0x1e4>)
 8001410:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001412:	4a71      	ldr	r2, [pc, #452]	@ (80015d8 <MX_GPIO_Init+0x1e4>)
 8001414:	f043 0310 	orr.w	r3, r3, #16
 8001418:	6313      	str	r3, [r2, #48]	@ 0x30
 800141a:	4b6f      	ldr	r3, [pc, #444]	@ (80015d8 <MX_GPIO_Init+0x1e4>)
 800141c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800141e:	f003 0310 	and.w	r3, r3, #16
 8001422:	61bb      	str	r3, [r7, #24]
 8001424:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001426:	2300      	movs	r3, #0
 8001428:	617b      	str	r3, [r7, #20]
 800142a:	4b6b      	ldr	r3, [pc, #428]	@ (80015d8 <MX_GPIO_Init+0x1e4>)
 800142c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800142e:	4a6a      	ldr	r2, [pc, #424]	@ (80015d8 <MX_GPIO_Init+0x1e4>)
 8001430:	f043 0304 	orr.w	r3, r3, #4
 8001434:	6313      	str	r3, [r2, #48]	@ 0x30
 8001436:	4b68      	ldr	r3, [pc, #416]	@ (80015d8 <MX_GPIO_Init+0x1e4>)
 8001438:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800143a:	f003 0304 	and.w	r3, r3, #4
 800143e:	617b      	str	r3, [r7, #20]
 8001440:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001442:	2300      	movs	r3, #0
 8001444:	613b      	str	r3, [r7, #16]
 8001446:	4b64      	ldr	r3, [pc, #400]	@ (80015d8 <MX_GPIO_Init+0x1e4>)
 8001448:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800144a:	4a63      	ldr	r2, [pc, #396]	@ (80015d8 <MX_GPIO_Init+0x1e4>)
 800144c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001450:	6313      	str	r3, [r2, #48]	@ 0x30
 8001452:	4b61      	ldr	r3, [pc, #388]	@ (80015d8 <MX_GPIO_Init+0x1e4>)
 8001454:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001456:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800145a:	613b      	str	r3, [r7, #16]
 800145c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800145e:	2300      	movs	r3, #0
 8001460:	60fb      	str	r3, [r7, #12]
 8001462:	4b5d      	ldr	r3, [pc, #372]	@ (80015d8 <MX_GPIO_Init+0x1e4>)
 8001464:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001466:	4a5c      	ldr	r2, [pc, #368]	@ (80015d8 <MX_GPIO_Init+0x1e4>)
 8001468:	f043 0301 	orr.w	r3, r3, #1
 800146c:	6313      	str	r3, [r2, #48]	@ 0x30
 800146e:	4b5a      	ldr	r3, [pc, #360]	@ (80015d8 <MX_GPIO_Init+0x1e4>)
 8001470:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001472:	f003 0301 	and.w	r3, r3, #1
 8001476:	60fb      	str	r3, [r7, #12]
 8001478:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800147a:	2300      	movs	r3, #0
 800147c:	60bb      	str	r3, [r7, #8]
 800147e:	4b56      	ldr	r3, [pc, #344]	@ (80015d8 <MX_GPIO_Init+0x1e4>)
 8001480:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001482:	4a55      	ldr	r2, [pc, #340]	@ (80015d8 <MX_GPIO_Init+0x1e4>)
 8001484:	f043 0302 	orr.w	r3, r3, #2
 8001488:	6313      	str	r3, [r2, #48]	@ 0x30
 800148a:	4b53      	ldr	r3, [pc, #332]	@ (80015d8 <MX_GPIO_Init+0x1e4>)
 800148c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800148e:	f003 0302 	and.w	r3, r3, #2
 8001492:	60bb      	str	r3, [r7, #8]
 8001494:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001496:	2300      	movs	r3, #0
 8001498:	607b      	str	r3, [r7, #4]
 800149a:	4b4f      	ldr	r3, [pc, #316]	@ (80015d8 <MX_GPIO_Init+0x1e4>)
 800149c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800149e:	4a4e      	ldr	r2, [pc, #312]	@ (80015d8 <MX_GPIO_Init+0x1e4>)
 80014a0:	f043 0308 	orr.w	r3, r3, #8
 80014a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80014a6:	4b4c      	ldr	r3, [pc, #304]	@ (80015d8 <MX_GPIO_Init+0x1e4>)
 80014a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014aa:	f003 0308 	and.w	r3, r3, #8
 80014ae:	607b      	str	r3, [r7, #4]
 80014b0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 80014b2:	2200      	movs	r2, #0
 80014b4:	2108      	movs	r1, #8
 80014b6:	4849      	ldr	r0, [pc, #292]	@ (80015dc <MX_GPIO_Init+0x1e8>)
 80014b8:	f002 f90c 	bl	80036d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80014bc:	2201      	movs	r2, #1
 80014be:	2101      	movs	r1, #1
 80014c0:	4847      	ldr	r0, [pc, #284]	@ (80015e0 <MX_GPIO_Init+0x1ec>)
 80014c2:	f002 f907 	bl	80036d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80014c6:	2200      	movs	r2, #0
 80014c8:	f24f 0110 	movw	r1, #61456	@ 0xf010
 80014cc:	4845      	ldr	r0, [pc, #276]	@ (80015e4 <MX_GPIO_Init+0x1f0>)
 80014ce:	f002 f901 	bl	80036d4 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 80014d2:	2308      	movs	r3, #8
 80014d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014d6:	2301      	movs	r3, #1
 80014d8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014da:	2300      	movs	r3, #0
 80014dc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014de:	2300      	movs	r3, #0
 80014e0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 80014e2:	f107 031c 	add.w	r3, r7, #28
 80014e6:	4619      	mov	r1, r3
 80014e8:	483c      	ldr	r0, [pc, #240]	@ (80015dc <MX_GPIO_Init+0x1e8>)
 80014ea:	f001 ff57 	bl	800339c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 80014ee:	2301      	movs	r3, #1
 80014f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014f2:	2301      	movs	r3, #1
 80014f4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014f6:	2300      	movs	r3, #0
 80014f8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014fa:	2300      	movs	r3, #0
 80014fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80014fe:	f107 031c 	add.w	r3, r7, #28
 8001502:	4619      	mov	r1, r3
 8001504:	4836      	ldr	r0, [pc, #216]	@ (80015e0 <MX_GPIO_Init+0x1ec>)
 8001506:	f001 ff49 	bl	800339c <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 800150a:	2308      	movs	r3, #8
 800150c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800150e:	2302      	movs	r3, #2
 8001510:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001512:	2300      	movs	r3, #0
 8001514:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001516:	2300      	movs	r3, #0
 8001518:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800151a:	2305      	movs	r3, #5
 800151c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 800151e:	f107 031c 	add.w	r3, r7, #28
 8001522:	4619      	mov	r1, r3
 8001524:	482e      	ldr	r0, [pc, #184]	@ (80015e0 <MX_GPIO_Init+0x1ec>)
 8001526:	f001 ff39 	bl	800339c <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800152a:	2301      	movs	r3, #1
 800152c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800152e:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001532:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001534:	2300      	movs	r3, #0
 8001536:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001538:	f107 031c 	add.w	r3, r7, #28
 800153c:	4619      	mov	r1, r3
 800153e:	482a      	ldr	r0, [pc, #168]	@ (80015e8 <MX_GPIO_Init+0x1f4>)
 8001540:	f001 ff2c 	bl	800339c <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8001544:	2304      	movs	r3, #4
 8001546:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001548:	2300      	movs	r3, #0
 800154a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800154c:	2300      	movs	r3, #0
 800154e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8001550:	f107 031c 	add.w	r3, r7, #28
 8001554:	4619      	mov	r1, r3
 8001556:	4825      	ldr	r0, [pc, #148]	@ (80015ec <MX_GPIO_Init+0x1f8>)
 8001558:	f001 ff20 	bl	800339c <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 800155c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001560:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001562:	2302      	movs	r3, #2
 8001564:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001566:	2300      	movs	r3, #0
 8001568:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800156a:	2300      	movs	r3, #0
 800156c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800156e:	2305      	movs	r3, #5
 8001570:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8001572:	f107 031c 	add.w	r3, r7, #28
 8001576:	4619      	mov	r1, r3
 8001578:	481c      	ldr	r0, [pc, #112]	@ (80015ec <MX_GPIO_Init+0x1f8>)
 800157a:	f001 ff0f 	bl	800339c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800157e:	f24f 0310 	movw	r3, #61456	@ 0xf010
 8001582:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001584:	2301      	movs	r3, #1
 8001586:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001588:	2300      	movs	r3, #0
 800158a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800158c:	2300      	movs	r3, #0
 800158e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001590:	f107 031c 	add.w	r3, r7, #28
 8001594:	4619      	mov	r1, r3
 8001596:	4813      	ldr	r0, [pc, #76]	@ (80015e4 <MX_GPIO_Init+0x1f0>)
 8001598:	f001 ff00 	bl	800339c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 800159c:	2320      	movs	r3, #32
 800159e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015a0:	2300      	movs	r3, #0
 80015a2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015a4:	2300      	movs	r3, #0
 80015a6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80015a8:	f107 031c 	add.w	r3, r7, #28
 80015ac:	4619      	mov	r1, r3
 80015ae:	480d      	ldr	r0, [pc, #52]	@ (80015e4 <MX_GPIO_Init+0x1f0>)
 80015b0:	f001 fef4 	bl	800339c <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 80015b4:	2302      	movs	r3, #2
 80015b6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80015b8:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80015bc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015be:	2300      	movs	r3, #0
 80015c0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 80015c2:	f107 031c 	add.w	r3, r7, #28
 80015c6:	4619      	mov	r1, r3
 80015c8:	4804      	ldr	r0, [pc, #16]	@ (80015dc <MX_GPIO_Init+0x1e8>)
 80015ca:	f001 fee7 	bl	800339c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80015ce:	bf00      	nop
 80015d0:	3730      	adds	r7, #48	@ 0x30
 80015d2:	46bd      	mov	sp, r7
 80015d4:	bd80      	pop	{r7, pc}
 80015d6:	bf00      	nop
 80015d8:	40023800 	.word	0x40023800
 80015dc:	40021000 	.word	0x40021000
 80015e0:	40020800 	.word	0x40020800
 80015e4:	40020c00 	.word	0x40020c00
 80015e8:	40020000 	.word	0x40020000
 80015ec:	40020400 	.word	0x40020400

080015f0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80015f0:	b480      	push	{r7}
 80015f2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80015f4:	b672      	cpsid	i
}
 80015f6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80015f8:	bf00      	nop
 80015fa:	e7fd      	b.n	80015f8 <Error_Handler+0x8>

080015fc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b082      	sub	sp, #8
 8001600:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001602:	2300      	movs	r3, #0
 8001604:	607b      	str	r3, [r7, #4]
 8001606:	4b10      	ldr	r3, [pc, #64]	@ (8001648 <HAL_MspInit+0x4c>)
 8001608:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800160a:	4a0f      	ldr	r2, [pc, #60]	@ (8001648 <HAL_MspInit+0x4c>)
 800160c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001610:	6453      	str	r3, [r2, #68]	@ 0x44
 8001612:	4b0d      	ldr	r3, [pc, #52]	@ (8001648 <HAL_MspInit+0x4c>)
 8001614:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001616:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800161a:	607b      	str	r3, [r7, #4]
 800161c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800161e:	2300      	movs	r3, #0
 8001620:	603b      	str	r3, [r7, #0]
 8001622:	4b09      	ldr	r3, [pc, #36]	@ (8001648 <HAL_MspInit+0x4c>)
 8001624:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001626:	4a08      	ldr	r2, [pc, #32]	@ (8001648 <HAL_MspInit+0x4c>)
 8001628:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800162c:	6413      	str	r3, [r2, #64]	@ 0x40
 800162e:	4b06      	ldr	r3, [pc, #24]	@ (8001648 <HAL_MspInit+0x4c>)
 8001630:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001632:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001636:	603b      	str	r3, [r7, #0]
 8001638:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800163a:	2007      	movs	r0, #7
 800163c:	f001 fafc 	bl	8002c38 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001640:	bf00      	nop
 8001642:	3708      	adds	r7, #8
 8001644:	46bd      	mov	sp, r7
 8001646:	bd80      	pop	{r7, pc}
 8001648:	40023800 	.word	0x40023800

0800164c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b08a      	sub	sp, #40	@ 0x28
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001654:	f107 0314 	add.w	r3, r7, #20
 8001658:	2200      	movs	r2, #0
 800165a:	601a      	str	r2, [r3, #0]
 800165c:	605a      	str	r2, [r3, #4]
 800165e:	609a      	str	r2, [r3, #8]
 8001660:	60da      	str	r2, [r3, #12]
 8001662:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	4a33      	ldr	r2, [pc, #204]	@ (8001738 <HAL_ADC_MspInit+0xec>)
 800166a:	4293      	cmp	r3, r2
 800166c:	d15f      	bne.n	800172e <HAL_ADC_MspInit+0xe2>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800166e:	2300      	movs	r3, #0
 8001670:	613b      	str	r3, [r7, #16]
 8001672:	4b32      	ldr	r3, [pc, #200]	@ (800173c <HAL_ADC_MspInit+0xf0>)
 8001674:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001676:	4a31      	ldr	r2, [pc, #196]	@ (800173c <HAL_ADC_MspInit+0xf0>)
 8001678:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800167c:	6453      	str	r3, [r2, #68]	@ 0x44
 800167e:	4b2f      	ldr	r3, [pc, #188]	@ (800173c <HAL_ADC_MspInit+0xf0>)
 8001680:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001682:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001686:	613b      	str	r3, [r7, #16]
 8001688:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800168a:	2300      	movs	r3, #0
 800168c:	60fb      	str	r3, [r7, #12]
 800168e:	4b2b      	ldr	r3, [pc, #172]	@ (800173c <HAL_ADC_MspInit+0xf0>)
 8001690:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001692:	4a2a      	ldr	r2, [pc, #168]	@ (800173c <HAL_ADC_MspInit+0xf0>)
 8001694:	f043 0301 	orr.w	r3, r3, #1
 8001698:	6313      	str	r3, [r2, #48]	@ 0x30
 800169a:	4b28      	ldr	r3, [pc, #160]	@ (800173c <HAL_ADC_MspInit+0xf0>)
 800169c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800169e:	f003 0301 	and.w	r3, r3, #1
 80016a2:	60fb      	str	r3, [r7, #12]
 80016a4:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80016a6:	2302      	movs	r3, #2
 80016a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80016aa:	2303      	movs	r3, #3
 80016ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ae:	2300      	movs	r3, #0
 80016b0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016b2:	f107 0314 	add.w	r3, r7, #20
 80016b6:	4619      	mov	r1, r3
 80016b8:	4821      	ldr	r0, [pc, #132]	@ (8001740 <HAL_ADC_MspInit+0xf4>)
 80016ba:	f001 fe6f 	bl	800339c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80016be:	4b21      	ldr	r3, [pc, #132]	@ (8001744 <HAL_ADC_MspInit+0xf8>)
 80016c0:	4a21      	ldr	r2, [pc, #132]	@ (8001748 <HAL_ADC_MspInit+0xfc>)
 80016c2:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80016c4:	4b1f      	ldr	r3, [pc, #124]	@ (8001744 <HAL_ADC_MspInit+0xf8>)
 80016c6:	2200      	movs	r2, #0
 80016c8:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80016ca:	4b1e      	ldr	r3, [pc, #120]	@ (8001744 <HAL_ADC_MspInit+0xf8>)
 80016cc:	2200      	movs	r2, #0
 80016ce:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80016d0:	4b1c      	ldr	r3, [pc, #112]	@ (8001744 <HAL_ADC_MspInit+0xf8>)
 80016d2:	2200      	movs	r2, #0
 80016d4:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80016d6:	4b1b      	ldr	r3, [pc, #108]	@ (8001744 <HAL_ADC_MspInit+0xf8>)
 80016d8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80016dc:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80016de:	4b19      	ldr	r3, [pc, #100]	@ (8001744 <HAL_ADC_MspInit+0xf8>)
 80016e0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80016e4:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80016e6:	4b17      	ldr	r3, [pc, #92]	@ (8001744 <HAL_ADC_MspInit+0xf8>)
 80016e8:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80016ec:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80016ee:	4b15      	ldr	r3, [pc, #84]	@ (8001744 <HAL_ADC_MspInit+0xf8>)
 80016f0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80016f4:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80016f6:	4b13      	ldr	r3, [pc, #76]	@ (8001744 <HAL_ADC_MspInit+0xf8>)
 80016f8:	2200      	movs	r2, #0
 80016fa:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80016fc:	4b11      	ldr	r3, [pc, #68]	@ (8001744 <HAL_ADC_MspInit+0xf8>)
 80016fe:	2200      	movs	r2, #0
 8001700:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001702:	4810      	ldr	r0, [pc, #64]	@ (8001744 <HAL_ADC_MspInit+0xf8>)
 8001704:	f001 fada 	bl	8002cbc <HAL_DMA_Init>
 8001708:	4603      	mov	r3, r0
 800170a:	2b00      	cmp	r3, #0
 800170c:	d001      	beq.n	8001712 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 800170e:	f7ff ff6f 	bl	80015f0 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	4a0b      	ldr	r2, [pc, #44]	@ (8001744 <HAL_ADC_MspInit+0xf8>)
 8001716:	639a      	str	r2, [r3, #56]	@ 0x38
 8001718:	4a0a      	ldr	r2, [pc, #40]	@ (8001744 <HAL_ADC_MspInit+0xf8>)
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 800171e:	2200      	movs	r2, #0
 8001720:	2100      	movs	r1, #0
 8001722:	2012      	movs	r0, #18
 8001724:	f001 fa93 	bl	8002c4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001728:	2012      	movs	r0, #18
 800172a:	f001 faac 	bl	8002c86 <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 800172e:	bf00      	nop
 8001730:	3728      	adds	r7, #40	@ 0x28
 8001732:	46bd      	mov	sp, r7
 8001734:	bd80      	pop	{r7, pc}
 8001736:	bf00      	nop
 8001738:	40012000 	.word	0x40012000
 800173c:	40023800 	.word	0x40023800
 8001740:	40020000 	.word	0x40020000
 8001744:	20000258 	.word	0x20000258
 8001748:	40026410 	.word	0x40026410

0800174c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b08a      	sub	sp, #40	@ 0x28
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001754:	f107 0314 	add.w	r3, r7, #20
 8001758:	2200      	movs	r2, #0
 800175a:	601a      	str	r2, [r3, #0]
 800175c:	605a      	str	r2, [r3, #4]
 800175e:	609a      	str	r2, [r3, #8]
 8001760:	60da      	str	r2, [r3, #12]
 8001762:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	4a19      	ldr	r2, [pc, #100]	@ (80017d0 <HAL_I2C_MspInit+0x84>)
 800176a:	4293      	cmp	r3, r2
 800176c:	d12c      	bne.n	80017c8 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800176e:	2300      	movs	r3, #0
 8001770:	613b      	str	r3, [r7, #16]
 8001772:	4b18      	ldr	r3, [pc, #96]	@ (80017d4 <HAL_I2C_MspInit+0x88>)
 8001774:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001776:	4a17      	ldr	r2, [pc, #92]	@ (80017d4 <HAL_I2C_MspInit+0x88>)
 8001778:	f043 0302 	orr.w	r3, r3, #2
 800177c:	6313      	str	r3, [r2, #48]	@ 0x30
 800177e:	4b15      	ldr	r3, [pc, #84]	@ (80017d4 <HAL_I2C_MspInit+0x88>)
 8001780:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001782:	f003 0302 	and.w	r3, r3, #2
 8001786:	613b      	str	r3, [r7, #16]
 8001788:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 800178a:	f44f 7310 	mov.w	r3, #576	@ 0x240
 800178e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001790:	2312      	movs	r3, #18
 8001792:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001794:	2301      	movs	r3, #1
 8001796:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001798:	2300      	movs	r3, #0
 800179a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800179c:	2304      	movs	r3, #4
 800179e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017a0:	f107 0314 	add.w	r3, r7, #20
 80017a4:	4619      	mov	r1, r3
 80017a6:	480c      	ldr	r0, [pc, #48]	@ (80017d8 <HAL_I2C_MspInit+0x8c>)
 80017a8:	f001 fdf8 	bl	800339c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80017ac:	2300      	movs	r3, #0
 80017ae:	60fb      	str	r3, [r7, #12]
 80017b0:	4b08      	ldr	r3, [pc, #32]	@ (80017d4 <HAL_I2C_MspInit+0x88>)
 80017b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017b4:	4a07      	ldr	r2, [pc, #28]	@ (80017d4 <HAL_I2C_MspInit+0x88>)
 80017b6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80017ba:	6413      	str	r3, [r2, #64]	@ 0x40
 80017bc:	4b05      	ldr	r3, [pc, #20]	@ (80017d4 <HAL_I2C_MspInit+0x88>)
 80017be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017c0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80017c4:	60fb      	str	r3, [r7, #12]
 80017c6:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80017c8:	bf00      	nop
 80017ca:	3728      	adds	r7, #40	@ 0x28
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bd80      	pop	{r7, pc}
 80017d0:	40005400 	.word	0x40005400
 80017d4:	40023800 	.word	0x40023800
 80017d8:	40020400 	.word	0x40020400

080017dc <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b08e      	sub	sp, #56	@ 0x38
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017e4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017e8:	2200      	movs	r2, #0
 80017ea:	601a      	str	r2, [r3, #0]
 80017ec:	605a      	str	r2, [r3, #4]
 80017ee:	609a      	str	r2, [r3, #8]
 80017f0:	60da      	str	r2, [r3, #12]
 80017f2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80017f4:	f107 0314 	add.w	r3, r7, #20
 80017f8:	2200      	movs	r2, #0
 80017fa:	601a      	str	r2, [r3, #0]
 80017fc:	605a      	str	r2, [r3, #4]
 80017fe:	609a      	str	r2, [r3, #8]
 8001800:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	4a31      	ldr	r2, [pc, #196]	@ (80018cc <HAL_I2S_MspInit+0xf0>)
 8001808:	4293      	cmp	r3, r2
 800180a:	d15a      	bne.n	80018c2 <HAL_I2S_MspInit+0xe6>

    /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 800180c:	2301      	movs	r3, #1
 800180e:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8001810:	23c0      	movs	r3, #192	@ 0xc0
 8001812:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8001814:	2302      	movs	r3, #2
 8001816:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001818:	f107 0314 	add.w	r3, r7, #20
 800181c:	4618      	mov	r0, r3
 800181e:	f005 fb23 	bl	8006e68 <HAL_RCCEx_PeriphCLKConfig>
 8001822:	4603      	mov	r3, r0
 8001824:	2b00      	cmp	r3, #0
 8001826:	d001      	beq.n	800182c <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 8001828:	f7ff fee2 	bl	80015f0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800182c:	2300      	movs	r3, #0
 800182e:	613b      	str	r3, [r7, #16]
 8001830:	4b27      	ldr	r3, [pc, #156]	@ (80018d0 <HAL_I2S_MspInit+0xf4>)
 8001832:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001834:	4a26      	ldr	r2, [pc, #152]	@ (80018d0 <HAL_I2S_MspInit+0xf4>)
 8001836:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800183a:	6413      	str	r3, [r2, #64]	@ 0x40
 800183c:	4b24      	ldr	r3, [pc, #144]	@ (80018d0 <HAL_I2S_MspInit+0xf4>)
 800183e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001840:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001844:	613b      	str	r3, [r7, #16]
 8001846:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001848:	2300      	movs	r3, #0
 800184a:	60fb      	str	r3, [r7, #12]
 800184c:	4b20      	ldr	r3, [pc, #128]	@ (80018d0 <HAL_I2S_MspInit+0xf4>)
 800184e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001850:	4a1f      	ldr	r2, [pc, #124]	@ (80018d0 <HAL_I2S_MspInit+0xf4>)
 8001852:	f043 0301 	orr.w	r3, r3, #1
 8001856:	6313      	str	r3, [r2, #48]	@ 0x30
 8001858:	4b1d      	ldr	r3, [pc, #116]	@ (80018d0 <HAL_I2S_MspInit+0xf4>)
 800185a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800185c:	f003 0301 	and.w	r3, r3, #1
 8001860:	60fb      	str	r3, [r7, #12]
 8001862:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001864:	2300      	movs	r3, #0
 8001866:	60bb      	str	r3, [r7, #8]
 8001868:	4b19      	ldr	r3, [pc, #100]	@ (80018d0 <HAL_I2S_MspInit+0xf4>)
 800186a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800186c:	4a18      	ldr	r2, [pc, #96]	@ (80018d0 <HAL_I2S_MspInit+0xf4>)
 800186e:	f043 0304 	orr.w	r3, r3, #4
 8001872:	6313      	str	r3, [r2, #48]	@ 0x30
 8001874:	4b16      	ldr	r3, [pc, #88]	@ (80018d0 <HAL_I2S_MspInit+0xf4>)
 8001876:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001878:	f003 0304 	and.w	r3, r3, #4
 800187c:	60bb      	str	r3, [r7, #8]
 800187e:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8001880:	2310      	movs	r3, #16
 8001882:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001884:	2302      	movs	r3, #2
 8001886:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001888:	2300      	movs	r3, #0
 800188a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800188c:	2300      	movs	r3, #0
 800188e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001890:	2306      	movs	r3, #6
 8001892:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8001894:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001898:	4619      	mov	r1, r3
 800189a:	480e      	ldr	r0, [pc, #56]	@ (80018d4 <HAL_I2S_MspInit+0xf8>)
 800189c:	f001 fd7e 	bl	800339c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 80018a0:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 80018a4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018a6:	2302      	movs	r3, #2
 80018a8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018aa:	2300      	movs	r3, #0
 80018ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018ae:	2300      	movs	r3, #0
 80018b0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80018b2:	2306      	movs	r3, #6
 80018b4:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018b6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80018ba:	4619      	mov	r1, r3
 80018bc:	4806      	ldr	r0, [pc, #24]	@ (80018d8 <HAL_I2S_MspInit+0xfc>)
 80018be:	f001 fd6d 	bl	800339c <HAL_GPIO_Init>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 80018c2:	bf00      	nop
 80018c4:	3738      	adds	r7, #56	@ 0x38
 80018c6:	46bd      	mov	sp, r7
 80018c8:	bd80      	pop	{r7, pc}
 80018ca:	bf00      	nop
 80018cc:	40003c00 	.word	0x40003c00
 80018d0:	40023800 	.word	0x40023800
 80018d4:	40020000 	.word	0x40020000
 80018d8:	40020800 	.word	0x40020800

080018dc <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b08a      	sub	sp, #40	@ 0x28
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018e4:	f107 0314 	add.w	r3, r7, #20
 80018e8:	2200      	movs	r2, #0
 80018ea:	601a      	str	r2, [r3, #0]
 80018ec:	605a      	str	r2, [r3, #4]
 80018ee:	609a      	str	r2, [r3, #8]
 80018f0:	60da      	str	r2, [r3, #12]
 80018f2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	4a19      	ldr	r2, [pc, #100]	@ (8001960 <HAL_SPI_MspInit+0x84>)
 80018fa:	4293      	cmp	r3, r2
 80018fc:	d12b      	bne.n	8001956 <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80018fe:	2300      	movs	r3, #0
 8001900:	613b      	str	r3, [r7, #16]
 8001902:	4b18      	ldr	r3, [pc, #96]	@ (8001964 <HAL_SPI_MspInit+0x88>)
 8001904:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001906:	4a17      	ldr	r2, [pc, #92]	@ (8001964 <HAL_SPI_MspInit+0x88>)
 8001908:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800190c:	6453      	str	r3, [r2, #68]	@ 0x44
 800190e:	4b15      	ldr	r3, [pc, #84]	@ (8001964 <HAL_SPI_MspInit+0x88>)
 8001910:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001912:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001916:	613b      	str	r3, [r7, #16]
 8001918:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800191a:	2300      	movs	r3, #0
 800191c:	60fb      	str	r3, [r7, #12]
 800191e:	4b11      	ldr	r3, [pc, #68]	@ (8001964 <HAL_SPI_MspInit+0x88>)
 8001920:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001922:	4a10      	ldr	r2, [pc, #64]	@ (8001964 <HAL_SPI_MspInit+0x88>)
 8001924:	f043 0301 	orr.w	r3, r3, #1
 8001928:	6313      	str	r3, [r2, #48]	@ 0x30
 800192a:	4b0e      	ldr	r3, [pc, #56]	@ (8001964 <HAL_SPI_MspInit+0x88>)
 800192c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800192e:	f003 0301 	and.w	r3, r3, #1
 8001932:	60fb      	str	r3, [r7, #12]
 8001934:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8001936:	23e0      	movs	r3, #224	@ 0xe0
 8001938:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800193a:	2302      	movs	r3, #2
 800193c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800193e:	2300      	movs	r3, #0
 8001940:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001942:	2300      	movs	r3, #0
 8001944:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001946:	2305      	movs	r3, #5
 8001948:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800194a:	f107 0314 	add.w	r3, r7, #20
 800194e:	4619      	mov	r1, r3
 8001950:	4805      	ldr	r0, [pc, #20]	@ (8001968 <HAL_SPI_MspInit+0x8c>)
 8001952:	f001 fd23 	bl	800339c <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001956:	bf00      	nop
 8001958:	3728      	adds	r7, #40	@ 0x28
 800195a:	46bd      	mov	sp, r7
 800195c:	bd80      	pop	{r7, pc}
 800195e:	bf00      	nop
 8001960:	40013000 	.word	0x40013000
 8001964:	40023800 	.word	0x40023800
 8001968:	40020000 	.word	0x40020000

0800196c <HAL_TIM_OC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_oc: TIM_OC handle pointer
  * @retval None
  */
void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* htim_oc)
{
 800196c:	b480      	push	{r7}
 800196e:	b085      	sub	sp, #20
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]
  if(htim_oc->Instance==TIM1)
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	4a0b      	ldr	r2, [pc, #44]	@ (80019a8 <HAL_TIM_OC_MspInit+0x3c>)
 800197a:	4293      	cmp	r3, r2
 800197c:	d10d      	bne.n	800199a <HAL_TIM_OC_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800197e:	2300      	movs	r3, #0
 8001980:	60fb      	str	r3, [r7, #12]
 8001982:	4b0a      	ldr	r3, [pc, #40]	@ (80019ac <HAL_TIM_OC_MspInit+0x40>)
 8001984:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001986:	4a09      	ldr	r2, [pc, #36]	@ (80019ac <HAL_TIM_OC_MspInit+0x40>)
 8001988:	f043 0301 	orr.w	r3, r3, #1
 800198c:	6453      	str	r3, [r2, #68]	@ 0x44
 800198e:	4b07      	ldr	r3, [pc, #28]	@ (80019ac <HAL_TIM_OC_MspInit+0x40>)
 8001990:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001992:	f003 0301 	and.w	r3, r3, #1
 8001996:	60fb      	str	r3, [r7, #12]
 8001998:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 800199a:	bf00      	nop
 800199c:	3714      	adds	r7, #20
 800199e:	46bd      	mov	sp, r7
 80019a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a4:	4770      	bx	lr
 80019a6:	bf00      	nop
 80019a8:	40010000 	.word	0x40010000
 80019ac:	40023800 	.word	0x40023800

080019b0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b088      	sub	sp, #32
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019b8:	f107 030c 	add.w	r3, r7, #12
 80019bc:	2200      	movs	r2, #0
 80019be:	601a      	str	r2, [r3, #0]
 80019c0:	605a      	str	r2, [r3, #4]
 80019c2:	609a      	str	r2, [r3, #8]
 80019c4:	60da      	str	r2, [r3, #12]
 80019c6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	4a12      	ldr	r2, [pc, #72]	@ (8001a18 <HAL_TIM_MspPostInit+0x68>)
 80019ce:	4293      	cmp	r3, r2
 80019d0:	d11e      	bne.n	8001a10 <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80019d2:	2300      	movs	r3, #0
 80019d4:	60bb      	str	r3, [r7, #8]
 80019d6:	4b11      	ldr	r3, [pc, #68]	@ (8001a1c <HAL_TIM_MspPostInit+0x6c>)
 80019d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019da:	4a10      	ldr	r2, [pc, #64]	@ (8001a1c <HAL_TIM_MspPostInit+0x6c>)
 80019dc:	f043 0310 	orr.w	r3, r3, #16
 80019e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80019e2:	4b0e      	ldr	r3, [pc, #56]	@ (8001a1c <HAL_TIM_MspPostInit+0x6c>)
 80019e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019e6:	f003 0310 	and.w	r3, r3, #16
 80019ea:	60bb      	str	r3, [r7, #8]
 80019ec:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80019ee:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80019f2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019f4:	2302      	movs	r3, #2
 80019f6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019f8:	2300      	movs	r3, #0
 80019fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019fc:	2300      	movs	r3, #0
 80019fe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001a00:	2301      	movs	r3, #1
 8001a02:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001a04:	f107 030c 	add.w	r3, r7, #12
 8001a08:	4619      	mov	r1, r3
 8001a0a:	4805      	ldr	r0, [pc, #20]	@ (8001a20 <HAL_TIM_MspPostInit+0x70>)
 8001a0c:	f001 fcc6 	bl	800339c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001a10:	bf00      	nop
 8001a12:	3720      	adds	r7, #32
 8001a14:	46bd      	mov	sp, r7
 8001a16:	bd80      	pop	{r7, pc}
 8001a18:	40010000 	.word	0x40010000
 8001a1c:	40023800 	.word	0x40023800
 8001a20:	40021000 	.word	0x40021000

08001a24 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b08a      	sub	sp, #40	@ 0x28
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a2c:	f107 0314 	add.w	r3, r7, #20
 8001a30:	2200      	movs	r2, #0
 8001a32:	601a      	str	r2, [r3, #0]
 8001a34:	605a      	str	r2, [r3, #4]
 8001a36:	609a      	str	r2, [r3, #8]
 8001a38:	60da      	str	r2, [r3, #12]
 8001a3a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	4a19      	ldr	r2, [pc, #100]	@ (8001aa8 <HAL_UART_MspInit+0x84>)
 8001a42:	4293      	cmp	r3, r2
 8001a44:	d12b      	bne.n	8001a9e <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001a46:	2300      	movs	r3, #0
 8001a48:	613b      	str	r3, [r7, #16]
 8001a4a:	4b18      	ldr	r3, [pc, #96]	@ (8001aac <HAL_UART_MspInit+0x88>)
 8001a4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a4e:	4a17      	ldr	r2, [pc, #92]	@ (8001aac <HAL_UART_MspInit+0x88>)
 8001a50:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001a54:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a56:	4b15      	ldr	r3, [pc, #84]	@ (8001aac <HAL_UART_MspInit+0x88>)
 8001a58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a5e:	613b      	str	r3, [r7, #16]
 8001a60:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a62:	2300      	movs	r3, #0
 8001a64:	60fb      	str	r3, [r7, #12]
 8001a66:	4b11      	ldr	r3, [pc, #68]	@ (8001aac <HAL_UART_MspInit+0x88>)
 8001a68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a6a:	4a10      	ldr	r2, [pc, #64]	@ (8001aac <HAL_UART_MspInit+0x88>)
 8001a6c:	f043 0301 	orr.w	r3, r3, #1
 8001a70:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a72:	4b0e      	ldr	r3, [pc, #56]	@ (8001aac <HAL_UART_MspInit+0x88>)
 8001a74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a76:	f003 0301 	and.w	r3, r3, #1
 8001a7a:	60fb      	str	r3, [r7, #12]
 8001a7c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001a7e:	230c      	movs	r3, #12
 8001a80:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a82:	2302      	movs	r3, #2
 8001a84:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a86:	2300      	movs	r3, #0
 8001a88:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a8a:	2303      	movs	r3, #3
 8001a8c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001a8e:	2307      	movs	r3, #7
 8001a90:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a92:	f107 0314 	add.w	r3, r7, #20
 8001a96:	4619      	mov	r1, r3
 8001a98:	4805      	ldr	r0, [pc, #20]	@ (8001ab0 <HAL_UART_MspInit+0x8c>)
 8001a9a:	f001 fc7f 	bl	800339c <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001a9e:	bf00      	nop
 8001aa0:	3728      	adds	r7, #40	@ 0x28
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	bd80      	pop	{r7, pc}
 8001aa6:	bf00      	nop
 8001aa8:	40004400 	.word	0x40004400
 8001aac:	40023800 	.word	0x40023800
 8001ab0:	40020000 	.word	0x40020000

08001ab4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ab4:	b480      	push	{r7}
 8001ab6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001ab8:	bf00      	nop
 8001aba:	e7fd      	b.n	8001ab8 <NMI_Handler+0x4>

08001abc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001abc:	b480      	push	{r7}
 8001abe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ac0:	bf00      	nop
 8001ac2:	e7fd      	b.n	8001ac0 <HardFault_Handler+0x4>

08001ac4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ac4:	b480      	push	{r7}
 8001ac6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ac8:	bf00      	nop
 8001aca:	e7fd      	b.n	8001ac8 <MemManage_Handler+0x4>

08001acc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001acc:	b480      	push	{r7}
 8001ace:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ad0:	bf00      	nop
 8001ad2:	e7fd      	b.n	8001ad0 <BusFault_Handler+0x4>

08001ad4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ad4:	b480      	push	{r7}
 8001ad6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ad8:	bf00      	nop
 8001ada:	e7fd      	b.n	8001ad8 <UsageFault_Handler+0x4>

08001adc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001adc:	b480      	push	{r7}
 8001ade:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001ae0:	bf00      	nop
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae8:	4770      	bx	lr

08001aea <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001aea:	b480      	push	{r7}
 8001aec:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001aee:	bf00      	nop
 8001af0:	46bd      	mov	sp, r7
 8001af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af6:	4770      	bx	lr

08001af8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001af8:	b480      	push	{r7}
 8001afa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001afc:	bf00      	nop
 8001afe:	46bd      	mov	sp, r7
 8001b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b04:	4770      	bx	lr

08001b06 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b06:	b580      	push	{r7, lr}
 8001b08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b0a:	f000 f975 	bl	8001df8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b0e:	bf00      	nop
 8001b10:	bd80      	pop	{r7, pc}
	...

08001b14 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001b18:	4802      	ldr	r0, [pc, #8]	@ (8001b24 <ADC_IRQHandler+0x10>)
 8001b1a:	f000 fac7 	bl	80020ac <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8001b1e:	bf00      	nop
 8001b20:	bd80      	pop	{r7, pc}
 8001b22:	bf00      	nop
 8001b24:	20000210 	.word	0x20000210

08001b28 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001b2c:	4802      	ldr	r0, [pc, #8]	@ (8001b38 <DMA2_Stream0_IRQHandler+0x10>)
 8001b2e:	f001 f9cb 	bl	8002ec8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001b32:	bf00      	nop
 8001b34:	bd80      	pop	{r7, pc}
 8001b36:	bf00      	nop
 8001b38:	20000258 	.word	0x20000258

08001b3c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8001b40:	4802      	ldr	r0, [pc, #8]	@ (8001b4c <OTG_FS_IRQHandler+0x10>)
 8001b42:	f002 f8c1 	bl	8003cc8 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001b46:	bf00      	nop
 8001b48:	bd80      	pop	{r7, pc}
 8001b4a:	bf00      	nop
 8001b4c:	20000824 	.word	0x20000824

08001b50 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001b50:	b480      	push	{r7}
 8001b52:	af00      	add	r7, sp, #0
  return 1;
 8001b54:	2301      	movs	r3, #1
}
 8001b56:	4618      	mov	r0, r3
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5e:	4770      	bx	lr

08001b60 <_kill>:

int _kill(int pid, int sig)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b082      	sub	sp, #8
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
 8001b68:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001b6a:	f00a ffa7 	bl	800cabc <__errno>
 8001b6e:	4603      	mov	r3, r0
 8001b70:	2216      	movs	r2, #22
 8001b72:	601a      	str	r2, [r3, #0]
  return -1;
 8001b74:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b78:	4618      	mov	r0, r3
 8001b7a:	3708      	adds	r7, #8
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	bd80      	pop	{r7, pc}

08001b80 <_exit>:

void _exit (int status)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b082      	sub	sp, #8
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001b88:	f04f 31ff 	mov.w	r1, #4294967295
 8001b8c:	6878      	ldr	r0, [r7, #4]
 8001b8e:	f7ff ffe7 	bl	8001b60 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001b92:	bf00      	nop
 8001b94:	e7fd      	b.n	8001b92 <_exit+0x12>

08001b96 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001b96:	b580      	push	{r7, lr}
 8001b98:	b086      	sub	sp, #24
 8001b9a:	af00      	add	r7, sp, #0
 8001b9c:	60f8      	str	r0, [r7, #12]
 8001b9e:	60b9      	str	r1, [r7, #8]
 8001ba0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	617b      	str	r3, [r7, #20]
 8001ba6:	e00a      	b.n	8001bbe <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001ba8:	f3af 8000 	nop.w
 8001bac:	4601      	mov	r1, r0
 8001bae:	68bb      	ldr	r3, [r7, #8]
 8001bb0:	1c5a      	adds	r2, r3, #1
 8001bb2:	60ba      	str	r2, [r7, #8]
 8001bb4:	b2ca      	uxtb	r2, r1
 8001bb6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bb8:	697b      	ldr	r3, [r7, #20]
 8001bba:	3301      	adds	r3, #1
 8001bbc:	617b      	str	r3, [r7, #20]
 8001bbe:	697a      	ldr	r2, [r7, #20]
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	429a      	cmp	r2, r3
 8001bc4:	dbf0      	blt.n	8001ba8 <_read+0x12>
  }

  return len;
 8001bc6:	687b      	ldr	r3, [r7, #4]
}
 8001bc8:	4618      	mov	r0, r3
 8001bca:	3718      	adds	r7, #24
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	bd80      	pop	{r7, pc}

08001bd0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b086      	sub	sp, #24
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	60f8      	str	r0, [r7, #12]
 8001bd8:	60b9      	str	r1, [r7, #8]
 8001bda:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bdc:	2300      	movs	r3, #0
 8001bde:	617b      	str	r3, [r7, #20]
 8001be0:	e009      	b.n	8001bf6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001be2:	68bb      	ldr	r3, [r7, #8]
 8001be4:	1c5a      	adds	r2, r3, #1
 8001be6:	60ba      	str	r2, [r7, #8]
 8001be8:	781b      	ldrb	r3, [r3, #0]
 8001bea:	4618      	mov	r0, r3
 8001bec:	f7ff f972 	bl	8000ed4 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bf0:	697b      	ldr	r3, [r7, #20]
 8001bf2:	3301      	adds	r3, #1
 8001bf4:	617b      	str	r3, [r7, #20]
 8001bf6:	697a      	ldr	r2, [r7, #20]
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	429a      	cmp	r2, r3
 8001bfc:	dbf1      	blt.n	8001be2 <_write+0x12>
  }
  return len;
 8001bfe:	687b      	ldr	r3, [r7, #4]
}
 8001c00:	4618      	mov	r0, r3
 8001c02:	3718      	adds	r7, #24
 8001c04:	46bd      	mov	sp, r7
 8001c06:	bd80      	pop	{r7, pc}

08001c08 <_close>:

int _close(int file)
{
 8001c08:	b480      	push	{r7}
 8001c0a:	b083      	sub	sp, #12
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001c10:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c14:	4618      	mov	r0, r3
 8001c16:	370c      	adds	r7, #12
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1e:	4770      	bx	lr

08001c20 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001c20:	b480      	push	{r7}
 8001c22:	b083      	sub	sp, #12
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
 8001c28:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001c2a:	683b      	ldr	r3, [r7, #0]
 8001c2c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001c30:	605a      	str	r2, [r3, #4]
  return 0;
 8001c32:	2300      	movs	r3, #0
}
 8001c34:	4618      	mov	r0, r3
 8001c36:	370c      	adds	r7, #12
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3e:	4770      	bx	lr

08001c40 <_isatty>:

int _isatty(int file)
{
 8001c40:	b480      	push	{r7}
 8001c42:	b083      	sub	sp, #12
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001c48:	2301      	movs	r3, #1
}
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	370c      	adds	r7, #12
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c54:	4770      	bx	lr

08001c56 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001c56:	b480      	push	{r7}
 8001c58:	b085      	sub	sp, #20
 8001c5a:	af00      	add	r7, sp, #0
 8001c5c:	60f8      	str	r0, [r7, #12]
 8001c5e:	60b9      	str	r1, [r7, #8]
 8001c60:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001c62:	2300      	movs	r3, #0
}
 8001c64:	4618      	mov	r0, r3
 8001c66:	3714      	adds	r7, #20
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6e:	4770      	bx	lr

08001c70 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b086      	sub	sp, #24
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c78:	4a14      	ldr	r2, [pc, #80]	@ (8001ccc <_sbrk+0x5c>)
 8001c7a:	4b15      	ldr	r3, [pc, #84]	@ (8001cd0 <_sbrk+0x60>)
 8001c7c:	1ad3      	subs	r3, r2, r3
 8001c7e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c80:	697b      	ldr	r3, [r7, #20]
 8001c82:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c84:	4b13      	ldr	r3, [pc, #76]	@ (8001cd4 <_sbrk+0x64>)
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d102      	bne.n	8001c92 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c8c:	4b11      	ldr	r3, [pc, #68]	@ (8001cd4 <_sbrk+0x64>)
 8001c8e:	4a12      	ldr	r2, [pc, #72]	@ (8001cd8 <_sbrk+0x68>)
 8001c90:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c92:	4b10      	ldr	r3, [pc, #64]	@ (8001cd4 <_sbrk+0x64>)
 8001c94:	681a      	ldr	r2, [r3, #0]
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	4413      	add	r3, r2
 8001c9a:	693a      	ldr	r2, [r7, #16]
 8001c9c:	429a      	cmp	r2, r3
 8001c9e:	d207      	bcs.n	8001cb0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ca0:	f00a ff0c 	bl	800cabc <__errno>
 8001ca4:	4603      	mov	r3, r0
 8001ca6:	220c      	movs	r2, #12
 8001ca8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001caa:	f04f 33ff 	mov.w	r3, #4294967295
 8001cae:	e009      	b.n	8001cc4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001cb0:	4b08      	ldr	r3, [pc, #32]	@ (8001cd4 <_sbrk+0x64>)
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001cb6:	4b07      	ldr	r3, [pc, #28]	@ (8001cd4 <_sbrk+0x64>)
 8001cb8:	681a      	ldr	r2, [r3, #0]
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	4413      	add	r3, r2
 8001cbe:	4a05      	ldr	r2, [pc, #20]	@ (8001cd4 <_sbrk+0x64>)
 8001cc0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001cc2:	68fb      	ldr	r3, [r7, #12]
}
 8001cc4:	4618      	mov	r0, r3
 8001cc6:	3718      	adds	r7, #24
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	bd80      	pop	{r7, pc}
 8001ccc:	20020000 	.word	0x20020000
 8001cd0:	00000400 	.word	0x00000400
 8001cd4:	20000440 	.word	0x20000440
 8001cd8:	20000d50 	.word	0x20000d50

08001cdc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001cdc:	b480      	push	{r7}
 8001cde:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001ce0:	4b06      	ldr	r3, [pc, #24]	@ (8001cfc <SystemInit+0x20>)
 8001ce2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001ce6:	4a05      	ldr	r2, [pc, #20]	@ (8001cfc <SystemInit+0x20>)
 8001ce8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001cec:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001cf0:	bf00      	nop
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf8:	4770      	bx	lr
 8001cfa:	bf00      	nop
 8001cfc:	e000ed00 	.word	0xe000ed00

08001d00 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001d00:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001d38 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001d04:	f7ff ffea 	bl	8001cdc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001d08:	480c      	ldr	r0, [pc, #48]	@ (8001d3c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001d0a:	490d      	ldr	r1, [pc, #52]	@ (8001d40 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001d0c:	4a0d      	ldr	r2, [pc, #52]	@ (8001d44 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001d0e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d10:	e002      	b.n	8001d18 <LoopCopyDataInit>

08001d12 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d12:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d14:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d16:	3304      	adds	r3, #4

08001d18 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d18:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d1a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d1c:	d3f9      	bcc.n	8001d12 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d1e:	4a0a      	ldr	r2, [pc, #40]	@ (8001d48 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001d20:	4c0a      	ldr	r4, [pc, #40]	@ (8001d4c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001d22:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d24:	e001      	b.n	8001d2a <LoopFillZerobss>

08001d26 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d26:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d28:	3204      	adds	r2, #4

08001d2a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d2a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d2c:	d3fb      	bcc.n	8001d26 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001d2e:	f00a fecb 	bl	800cac8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001d32:	f7ff f8e1 	bl	8000ef8 <main>
  bx  lr    
 8001d36:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001d38:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001d3c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d40:	200001f4 	.word	0x200001f4
  ldr r2, =_sidata
 8001d44:	0800e9cc 	.word	0x0800e9cc
  ldr r2, =_sbss
 8001d48:	200001f4 	.word	0x200001f4
  ldr r4, =_ebss
 8001d4c:	20000d50 	.word	0x20000d50

08001d50 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001d50:	e7fe      	b.n	8001d50 <CAN1_RX0_IRQHandler>
	...

08001d54 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001d58:	4b0e      	ldr	r3, [pc, #56]	@ (8001d94 <HAL_Init+0x40>)
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	4a0d      	ldr	r2, [pc, #52]	@ (8001d94 <HAL_Init+0x40>)
 8001d5e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001d62:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001d64:	4b0b      	ldr	r3, [pc, #44]	@ (8001d94 <HAL_Init+0x40>)
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	4a0a      	ldr	r2, [pc, #40]	@ (8001d94 <HAL_Init+0x40>)
 8001d6a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001d6e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d70:	4b08      	ldr	r3, [pc, #32]	@ (8001d94 <HAL_Init+0x40>)
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	4a07      	ldr	r2, [pc, #28]	@ (8001d94 <HAL_Init+0x40>)
 8001d76:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d7a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d7c:	2003      	movs	r0, #3
 8001d7e:	f000 ff5b 	bl	8002c38 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001d82:	2000      	movs	r0, #0
 8001d84:	f000 f808 	bl	8001d98 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001d88:	f7ff fc38 	bl	80015fc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001d8c:	2300      	movs	r3, #0
}
 8001d8e:	4618      	mov	r0, r3
 8001d90:	bd80      	pop	{r7, pc}
 8001d92:	bf00      	nop
 8001d94:	40023c00 	.word	0x40023c00

08001d98 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b082      	sub	sp, #8
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001da0:	4b12      	ldr	r3, [pc, #72]	@ (8001dec <HAL_InitTick+0x54>)
 8001da2:	681a      	ldr	r2, [r3, #0]
 8001da4:	4b12      	ldr	r3, [pc, #72]	@ (8001df0 <HAL_InitTick+0x58>)
 8001da6:	781b      	ldrb	r3, [r3, #0]
 8001da8:	4619      	mov	r1, r3
 8001daa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001dae:	fbb3 f3f1 	udiv	r3, r3, r1
 8001db2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001db6:	4618      	mov	r0, r3
 8001db8:	f000 ff73 	bl	8002ca2 <HAL_SYSTICK_Config>
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d001      	beq.n	8001dc6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001dc2:	2301      	movs	r3, #1
 8001dc4:	e00e      	b.n	8001de4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	2b0f      	cmp	r3, #15
 8001dca:	d80a      	bhi.n	8001de2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001dcc:	2200      	movs	r2, #0
 8001dce:	6879      	ldr	r1, [r7, #4]
 8001dd0:	f04f 30ff 	mov.w	r0, #4294967295
 8001dd4:	f000 ff3b 	bl	8002c4e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001dd8:	4a06      	ldr	r2, [pc, #24]	@ (8001df4 <HAL_InitTick+0x5c>)
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001dde:	2300      	movs	r3, #0
 8001de0:	e000      	b.n	8001de4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001de2:	2301      	movs	r3, #1
}
 8001de4:	4618      	mov	r0, r3
 8001de6:	3708      	adds	r7, #8
 8001de8:	46bd      	mov	sp, r7
 8001dea:	bd80      	pop	{r7, pc}
 8001dec:	20000000 	.word	0x20000000
 8001df0:	20000008 	.word	0x20000008
 8001df4:	20000004 	.word	0x20000004

08001df8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001dfc:	4b06      	ldr	r3, [pc, #24]	@ (8001e18 <HAL_IncTick+0x20>)
 8001dfe:	781b      	ldrb	r3, [r3, #0]
 8001e00:	461a      	mov	r2, r3
 8001e02:	4b06      	ldr	r3, [pc, #24]	@ (8001e1c <HAL_IncTick+0x24>)
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	4413      	add	r3, r2
 8001e08:	4a04      	ldr	r2, [pc, #16]	@ (8001e1c <HAL_IncTick+0x24>)
 8001e0a:	6013      	str	r3, [r2, #0]
}
 8001e0c:	bf00      	nop
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e14:	4770      	bx	lr
 8001e16:	bf00      	nop
 8001e18:	20000008 	.word	0x20000008
 8001e1c:	20000444 	.word	0x20000444

08001e20 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e20:	b480      	push	{r7}
 8001e22:	af00      	add	r7, sp, #0
  return uwTick;
 8001e24:	4b03      	ldr	r3, [pc, #12]	@ (8001e34 <HAL_GetTick+0x14>)
 8001e26:	681b      	ldr	r3, [r3, #0]
}
 8001e28:	4618      	mov	r0, r3
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e30:	4770      	bx	lr
 8001e32:	bf00      	nop
 8001e34:	20000444 	.word	0x20000444

08001e38 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b084      	sub	sp, #16
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e40:	f7ff ffee 	bl	8001e20 <HAL_GetTick>
 8001e44:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e50:	d005      	beq.n	8001e5e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001e52:	4b0a      	ldr	r3, [pc, #40]	@ (8001e7c <HAL_Delay+0x44>)
 8001e54:	781b      	ldrb	r3, [r3, #0]
 8001e56:	461a      	mov	r2, r3
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	4413      	add	r3, r2
 8001e5c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001e5e:	bf00      	nop
 8001e60:	f7ff ffde 	bl	8001e20 <HAL_GetTick>
 8001e64:	4602      	mov	r2, r0
 8001e66:	68bb      	ldr	r3, [r7, #8]
 8001e68:	1ad3      	subs	r3, r2, r3
 8001e6a:	68fa      	ldr	r2, [r7, #12]
 8001e6c:	429a      	cmp	r2, r3
 8001e6e:	d8f7      	bhi.n	8001e60 <HAL_Delay+0x28>
  {
  }
}
 8001e70:	bf00      	nop
 8001e72:	bf00      	nop
 8001e74:	3710      	adds	r7, #16
 8001e76:	46bd      	mov	sp, r7
 8001e78:	bd80      	pop	{r7, pc}
 8001e7a:	bf00      	nop
 8001e7c:	20000008 	.word	0x20000008

08001e80 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b084      	sub	sp, #16
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001e88:	2300      	movs	r3, #0
 8001e8a:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d101      	bne.n	8001e96 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001e92:	2301      	movs	r3, #1
 8001e94:	e033      	b.n	8001efe <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d109      	bne.n	8001eb2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001e9e:	6878      	ldr	r0, [r7, #4]
 8001ea0:	f7ff fbd4 	bl	800164c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	2200      	movs	r2, #0
 8001eae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eb6:	f003 0310 	and.w	r3, r3, #16
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d118      	bne.n	8001ef0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ec2:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001ec6:	f023 0302 	bic.w	r3, r3, #2
 8001eca:	f043 0202 	orr.w	r2, r3, #2
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001ed2:	6878      	ldr	r0, [r7, #4]
 8001ed4:	f000 fc58 	bl	8002788 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	2200      	movs	r2, #0
 8001edc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ee2:	f023 0303 	bic.w	r3, r3, #3
 8001ee6:	f043 0201 	orr.w	r2, r3, #1
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	641a      	str	r2, [r3, #64]	@ 0x40
 8001eee:	e001      	b.n	8001ef4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001ef0:	2301      	movs	r3, #1
 8001ef2:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001efc:	7bfb      	ldrb	r3, [r7, #15]
}
 8001efe:	4618      	mov	r0, r3
 8001f00:	3710      	adds	r7, #16
 8001f02:	46bd      	mov	sp, r7
 8001f04:	bd80      	pop	{r7, pc}
	...

08001f08 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001f08:	b480      	push	{r7}
 8001f0a:	b085      	sub	sp, #20
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001f10:	2300      	movs	r3, #0
 8001f12:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001f1a:	2b01      	cmp	r3, #1
 8001f1c:	d101      	bne.n	8001f22 <HAL_ADC_Start+0x1a>
 8001f1e:	2302      	movs	r3, #2
 8001f20:	e0b2      	b.n	8002088 <HAL_ADC_Start+0x180>
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	2201      	movs	r2, #1
 8001f26:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	689b      	ldr	r3, [r3, #8]
 8001f30:	f003 0301 	and.w	r3, r3, #1
 8001f34:	2b01      	cmp	r3, #1
 8001f36:	d018      	beq.n	8001f6a <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	689a      	ldr	r2, [r3, #8]
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	f042 0201 	orr.w	r2, r2, #1
 8001f46:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001f48:	4b52      	ldr	r3, [pc, #328]	@ (8002094 <HAL_ADC_Start+0x18c>)
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	4a52      	ldr	r2, [pc, #328]	@ (8002098 <HAL_ADC_Start+0x190>)
 8001f4e:	fba2 2303 	umull	r2, r3, r2, r3
 8001f52:	0c9a      	lsrs	r2, r3, #18
 8001f54:	4613      	mov	r3, r2
 8001f56:	005b      	lsls	r3, r3, #1
 8001f58:	4413      	add	r3, r2
 8001f5a:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001f5c:	e002      	b.n	8001f64 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8001f5e:	68bb      	ldr	r3, [r7, #8]
 8001f60:	3b01      	subs	r3, #1
 8001f62:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001f64:	68bb      	ldr	r3, [r7, #8]
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d1f9      	bne.n	8001f5e <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	689b      	ldr	r3, [r3, #8]
 8001f70:	f003 0301 	and.w	r3, r3, #1
 8001f74:	2b01      	cmp	r3, #1
 8001f76:	d17a      	bne.n	800206e <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f7c:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001f80:	f023 0301 	bic.w	r3, r3, #1
 8001f84:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	685b      	ldr	r3, [r3, #4]
 8001f92:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d007      	beq.n	8001faa <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f9e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001fa2:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fae:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001fb2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001fb6:	d106      	bne.n	8001fc6 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fbc:	f023 0206 	bic.w	r2, r3, #6
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	645a      	str	r2, [r3, #68]	@ 0x44
 8001fc4:	e002      	b.n	8001fcc <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	2200      	movs	r2, #0
 8001fca:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	2200      	movs	r2, #0
 8001fd0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001fd4:	4b31      	ldr	r3, [pc, #196]	@ (800209c <HAL_ADC_Start+0x194>)
 8001fd6:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8001fe0:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	685b      	ldr	r3, [r3, #4]
 8001fe6:	f003 031f 	and.w	r3, r3, #31
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d12a      	bne.n	8002044 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	4a2b      	ldr	r2, [pc, #172]	@ (80020a0 <HAL_ADC_Start+0x198>)
 8001ff4:	4293      	cmp	r3, r2
 8001ff6:	d015      	beq.n	8002024 <HAL_ADC_Start+0x11c>
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	4a29      	ldr	r2, [pc, #164]	@ (80020a4 <HAL_ADC_Start+0x19c>)
 8001ffe:	4293      	cmp	r3, r2
 8002000:	d105      	bne.n	800200e <HAL_ADC_Start+0x106>
 8002002:	4b26      	ldr	r3, [pc, #152]	@ (800209c <HAL_ADC_Start+0x194>)
 8002004:	685b      	ldr	r3, [r3, #4]
 8002006:	f003 031f 	and.w	r3, r3, #31
 800200a:	2b00      	cmp	r3, #0
 800200c:	d00a      	beq.n	8002024 <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	4a25      	ldr	r2, [pc, #148]	@ (80020a8 <HAL_ADC_Start+0x1a0>)
 8002014:	4293      	cmp	r3, r2
 8002016:	d136      	bne.n	8002086 <HAL_ADC_Start+0x17e>
 8002018:	4b20      	ldr	r3, [pc, #128]	@ (800209c <HAL_ADC_Start+0x194>)
 800201a:	685b      	ldr	r3, [r3, #4]
 800201c:	f003 0310 	and.w	r3, r3, #16
 8002020:	2b00      	cmp	r3, #0
 8002022:	d130      	bne.n	8002086 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	689b      	ldr	r3, [r3, #8]
 800202a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800202e:	2b00      	cmp	r3, #0
 8002030:	d129      	bne.n	8002086 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	689a      	ldr	r2, [r3, #8]
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002040:	609a      	str	r2, [r3, #8]
 8002042:	e020      	b.n	8002086 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	4a15      	ldr	r2, [pc, #84]	@ (80020a0 <HAL_ADC_Start+0x198>)
 800204a:	4293      	cmp	r3, r2
 800204c:	d11b      	bne.n	8002086 <HAL_ADC_Start+0x17e>
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	689b      	ldr	r3, [r3, #8]
 8002054:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002058:	2b00      	cmp	r3, #0
 800205a:	d114      	bne.n	8002086 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	689a      	ldr	r2, [r3, #8]
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800206a:	609a      	str	r2, [r3, #8]
 800206c:	e00b      	b.n	8002086 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002072:	f043 0210 	orr.w	r2, r3, #16
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800207e:	f043 0201 	orr.w	r2, r3, #1
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8002086:	2300      	movs	r3, #0
}
 8002088:	4618      	mov	r0, r3
 800208a:	3714      	adds	r7, #20
 800208c:	46bd      	mov	sp, r7
 800208e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002092:	4770      	bx	lr
 8002094:	20000000 	.word	0x20000000
 8002098:	431bde83 	.word	0x431bde83
 800209c:	40012300 	.word	0x40012300
 80020a0:	40012000 	.word	0x40012000
 80020a4:	40012100 	.word	0x40012100
 80020a8:	40012200 	.word	0x40012200

080020ac <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b086      	sub	sp, #24
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 80020b4:	2300      	movs	r3, #0
 80020b6:	617b      	str	r3, [r7, #20]
 80020b8:	2300      	movs	r3, #0
 80020ba:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	685b      	ldr	r3, [r3, #4]
 80020ca:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	f003 0302 	and.w	r3, r3, #2
 80020d2:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 80020d4:	68bb      	ldr	r3, [r7, #8]
 80020d6:	f003 0320 	and.w	r3, r3, #32
 80020da:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 80020dc:	697b      	ldr	r3, [r7, #20]
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d049      	beq.n	8002176 <HAL_ADC_IRQHandler+0xca>
 80020e2:	693b      	ldr	r3, [r7, #16]
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d046      	beq.n	8002176 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020ec:	f003 0310 	and.w	r3, r3, #16
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d105      	bne.n	8002100 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020f8:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	689b      	ldr	r3, [r3, #8]
 8002106:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800210a:	2b00      	cmp	r3, #0
 800210c:	d12b      	bne.n	8002166 <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002112:	2b00      	cmp	r3, #0
 8002114:	d127      	bne.n	8002166 <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800211c:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002120:	2b00      	cmp	r3, #0
 8002122:	d006      	beq.n	8002132 <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	689b      	ldr	r3, [r3, #8]
 800212a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800212e:	2b00      	cmp	r3, #0
 8002130:	d119      	bne.n	8002166 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	685a      	ldr	r2, [r3, #4]
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	f022 0220 	bic.w	r2, r2, #32
 8002140:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002146:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002152:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002156:	2b00      	cmp	r3, #0
 8002158:	d105      	bne.n	8002166 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800215e:	f043 0201 	orr.w	r2, r3, #1
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002166:	6878      	ldr	r0, [r7, #4]
 8002168:	f000 f9c4 	bl	80024f4 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	f06f 0212 	mvn.w	r2, #18
 8002174:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	f003 0304 	and.w	r3, r3, #4
 800217c:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 800217e:	68bb      	ldr	r3, [r7, #8]
 8002180:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002184:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 8002186:	697b      	ldr	r3, [r7, #20]
 8002188:	2b00      	cmp	r3, #0
 800218a:	d057      	beq.n	800223c <HAL_ADC_IRQHandler+0x190>
 800218c:	693b      	ldr	r3, [r7, #16]
 800218e:	2b00      	cmp	r3, #0
 8002190:	d054      	beq.n	800223c <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002196:	f003 0310 	and.w	r3, r3, #16
 800219a:	2b00      	cmp	r3, #0
 800219c:	d105      	bne.n	80021aa <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021a2:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	689b      	ldr	r3, [r3, #8]
 80021b0:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d139      	bne.n	800222c <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80021be:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d006      	beq.n	80021d4 <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	689b      	ldr	r3, [r3, #8]
 80021cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d12b      	bne.n	800222c <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	685b      	ldr	r3, [r3, #4]
 80021da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d124      	bne.n	800222c <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	689b      	ldr	r3, [r3, #8]
 80021e8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d11d      	bne.n	800222c <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d119      	bne.n	800222c <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	685a      	ldr	r2, [r3, #4]
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002206:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800220c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002218:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800221c:	2b00      	cmp	r3, #0
 800221e:	d105      	bne.n	800222c <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002224:	f043 0201 	orr.w	r2, r3, #1
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800222c:	6878      	ldr	r0, [r7, #4]
 800222e:	f000 fc29 	bl	8002a84 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	f06f 020c 	mvn.w	r2, #12
 800223a:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	f003 0301 	and.w	r3, r3, #1
 8002242:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8002244:	68bb      	ldr	r3, [r7, #8]
 8002246:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800224a:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 800224c:	697b      	ldr	r3, [r7, #20]
 800224e:	2b00      	cmp	r3, #0
 8002250:	d017      	beq.n	8002282 <HAL_ADC_IRQHandler+0x1d6>
 8002252:	693b      	ldr	r3, [r7, #16]
 8002254:	2b00      	cmp	r3, #0
 8002256:	d014      	beq.n	8002282 <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	f003 0301 	and.w	r3, r3, #1
 8002262:	2b01      	cmp	r3, #1
 8002264:	d10d      	bne.n	8002282 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800226a:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002272:	6878      	ldr	r0, [r7, #4]
 8002274:	f000 f952 	bl	800251c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	f06f 0201 	mvn.w	r2, #1
 8002280:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	f003 0320 	and.w	r3, r3, #32
 8002288:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 800228a:	68bb      	ldr	r3, [r7, #8]
 800228c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002290:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 8002292:	697b      	ldr	r3, [r7, #20]
 8002294:	2b00      	cmp	r3, #0
 8002296:	d015      	beq.n	80022c4 <HAL_ADC_IRQHandler+0x218>
 8002298:	693b      	ldr	r3, [r7, #16]
 800229a:	2b00      	cmp	r3, #0
 800229c:	d012      	beq.n	80022c4 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022a2:	f043 0202 	orr.w	r2, r3, #2
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f06f 0220 	mvn.w	r2, #32
 80022b2:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 80022b4:	6878      	ldr	r0, [r7, #4]
 80022b6:	f000 f93b 	bl	8002530 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	f06f 0220 	mvn.w	r2, #32
 80022c2:	601a      	str	r2, [r3, #0]
  }
}
 80022c4:	bf00      	nop
 80022c6:	3718      	adds	r7, #24
 80022c8:	46bd      	mov	sp, r7
 80022ca:	bd80      	pop	{r7, pc}

080022cc <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	b088      	sub	sp, #32
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	60f8      	str	r0, [r7, #12]
 80022d4:	60b9      	str	r1, [r7, #8]
 80022d6:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 80022d8:	2300      	movs	r3, #0
 80022da:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80022dc:	2300      	movs	r3, #0
 80022de:	77fb      	strb	r3, [r7, #31]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80022e6:	2b01      	cmp	r3, #1
 80022e8:	d101      	bne.n	80022ee <HAL_ADC_Start_DMA+0x22>
 80022ea:	2302      	movs	r3, #2
 80022ec:	e0eb      	b.n	80024c6 <HAL_ADC_Start_DMA+0x1fa>
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	2201      	movs	r2, #1
 80022f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	689b      	ldr	r3, [r3, #8]
 80022fc:	f003 0301 	and.w	r3, r3, #1
 8002300:	2b01      	cmp	r3, #1
 8002302:	d018      	beq.n	8002336 <HAL_ADC_Start_DMA+0x6a>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	689a      	ldr	r2, [r3, #8]
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	f042 0201 	orr.w	r2, r2, #1
 8002312:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002314:	4b6e      	ldr	r3, [pc, #440]	@ (80024d0 <HAL_ADC_Start_DMA+0x204>)
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	4a6e      	ldr	r2, [pc, #440]	@ (80024d4 <HAL_ADC_Start_DMA+0x208>)
 800231a:	fba2 2303 	umull	r2, r3, r2, r3
 800231e:	0c9a      	lsrs	r2, r3, #18
 8002320:	4613      	mov	r3, r2
 8002322:	005b      	lsls	r3, r3, #1
 8002324:	4413      	add	r3, r2
 8002326:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8002328:	e002      	b.n	8002330 <HAL_ADC_Start_DMA+0x64>
    {
      counter--;
 800232a:	697b      	ldr	r3, [r7, #20]
 800232c:	3b01      	subs	r3, #1
 800232e:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8002330:	697b      	ldr	r3, [r7, #20]
 8002332:	2b00      	cmp	r3, #0
 8002334:	d1f9      	bne.n	800232a <HAL_ADC_Start_DMA+0x5e>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	689b      	ldr	r3, [r3, #8]
 800233c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002340:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002344:	d107      	bne.n	8002356 <HAL_ADC_Start_DMA+0x8a>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	689a      	ldr	r2, [r3, #8]
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002354:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	689b      	ldr	r3, [r3, #8]
 800235c:	f003 0301 	and.w	r3, r3, #1
 8002360:	2b01      	cmp	r3, #1
 8002362:	f040 80a3 	bne.w	80024ac <HAL_ADC_Start_DMA+0x1e0>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800236a:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 800236e:	f023 0301 	bic.w	r3, r3, #1
 8002372:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	685b      	ldr	r3, [r3, #4]
 8002380:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002384:	2b00      	cmp	r3, #0
 8002386:	d007      	beq.n	8002398 <HAL_ADC_Start_DMA+0xcc>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800238c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002390:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800239c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80023a0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80023a4:	d106      	bne.n	80023b4 <HAL_ADC_Start_DMA+0xe8>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023aa:	f023 0206 	bic.w	r2, r3, #6
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	645a      	str	r2, [r3, #68]	@ 0x44
 80023b2:	e002      	b.n	80023ba <HAL_ADC_Start_DMA+0xee>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	2200      	movs	r2, #0
 80023b8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	2200      	movs	r2, #0
 80023be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80023c2:	4b45      	ldr	r3, [pc, #276]	@ (80024d8 <HAL_ADC_Start_DMA+0x20c>)
 80023c4:	61bb      	str	r3, [r7, #24]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80023ca:	4a44      	ldr	r2, [pc, #272]	@ (80024dc <HAL_ADC_Start_DMA+0x210>)
 80023cc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80023d2:	4a43      	ldr	r2, [pc, #268]	@ (80024e0 <HAL_ADC_Start_DMA+0x214>)
 80023d4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80023da:	4a42      	ldr	r2, [pc, #264]	@ (80024e4 <HAL_ADC_Start_DMA+0x218>)
 80023dc:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80023e6:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	685a      	ldr	r2, [r3, #4]
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 80023f6:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	689a      	ldr	r2, [r3, #8]
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002406:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	334c      	adds	r3, #76	@ 0x4c
 8002412:	4619      	mov	r1, r3
 8002414:	68ba      	ldr	r2, [r7, #8]
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	f000 fcfe 	bl	8002e18 <HAL_DMA_Start_IT>
 800241c:	4603      	mov	r3, r0
 800241e:	77fb      	strb	r3, [r7, #31]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002420:	69bb      	ldr	r3, [r7, #24]
 8002422:	685b      	ldr	r3, [r3, #4]
 8002424:	f003 031f 	and.w	r3, r3, #31
 8002428:	2b00      	cmp	r3, #0
 800242a:	d12a      	bne.n	8002482 <HAL_ADC_Start_DMA+0x1b6>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	4a2d      	ldr	r2, [pc, #180]	@ (80024e8 <HAL_ADC_Start_DMA+0x21c>)
 8002432:	4293      	cmp	r3, r2
 8002434:	d015      	beq.n	8002462 <HAL_ADC_Start_DMA+0x196>
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	4a2c      	ldr	r2, [pc, #176]	@ (80024ec <HAL_ADC_Start_DMA+0x220>)
 800243c:	4293      	cmp	r3, r2
 800243e:	d105      	bne.n	800244c <HAL_ADC_Start_DMA+0x180>
 8002440:	4b25      	ldr	r3, [pc, #148]	@ (80024d8 <HAL_ADC_Start_DMA+0x20c>)
 8002442:	685b      	ldr	r3, [r3, #4]
 8002444:	f003 031f 	and.w	r3, r3, #31
 8002448:	2b00      	cmp	r3, #0
 800244a:	d00a      	beq.n	8002462 <HAL_ADC_Start_DMA+0x196>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	4a27      	ldr	r2, [pc, #156]	@ (80024f0 <HAL_ADC_Start_DMA+0x224>)
 8002452:	4293      	cmp	r3, r2
 8002454:	d136      	bne.n	80024c4 <HAL_ADC_Start_DMA+0x1f8>
 8002456:	4b20      	ldr	r3, [pc, #128]	@ (80024d8 <HAL_ADC_Start_DMA+0x20c>)
 8002458:	685b      	ldr	r3, [r3, #4]
 800245a:	f003 0310 	and.w	r3, r3, #16
 800245e:	2b00      	cmp	r3, #0
 8002460:	d130      	bne.n	80024c4 <HAL_ADC_Start_DMA+0x1f8>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	689b      	ldr	r3, [r3, #8]
 8002468:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800246c:	2b00      	cmp	r3, #0
 800246e:	d129      	bne.n	80024c4 <HAL_ADC_Start_DMA+0x1f8>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	689a      	ldr	r2, [r3, #8]
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800247e:	609a      	str	r2, [r3, #8]
 8002480:	e020      	b.n	80024c4 <HAL_ADC_Start_DMA+0x1f8>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	4a18      	ldr	r2, [pc, #96]	@ (80024e8 <HAL_ADC_Start_DMA+0x21c>)
 8002488:	4293      	cmp	r3, r2
 800248a:	d11b      	bne.n	80024c4 <HAL_ADC_Start_DMA+0x1f8>
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	689b      	ldr	r3, [r3, #8]
 8002492:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002496:	2b00      	cmp	r3, #0
 8002498:	d114      	bne.n	80024c4 <HAL_ADC_Start_DMA+0x1f8>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	689a      	ldr	r2, [r3, #8]
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80024a8:	609a      	str	r2, [r3, #8]
 80024aa:	e00b      	b.n	80024c4 <HAL_ADC_Start_DMA+0x1f8>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024b0:	f043 0210 	orr.w	r2, r3, #16
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024bc:	f043 0201 	orr.w	r2, r3, #1
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return tmp_hal_status;
 80024c4:	7ffb      	ldrb	r3, [r7, #31]
}
 80024c6:	4618      	mov	r0, r3
 80024c8:	3720      	adds	r7, #32
 80024ca:	46bd      	mov	sp, r7
 80024cc:	bd80      	pop	{r7, pc}
 80024ce:	bf00      	nop
 80024d0:	20000000 	.word	0x20000000
 80024d4:	431bde83 	.word	0x431bde83
 80024d8:	40012300 	.word	0x40012300
 80024dc:	08002981 	.word	0x08002981
 80024e0:	08002a3b 	.word	0x08002a3b
 80024e4:	08002a57 	.word	0x08002a57
 80024e8:	40012000 	.word	0x40012000
 80024ec:	40012100 	.word	0x40012100
 80024f0:	40012200 	.word	0x40012200

080024f4 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80024f4:	b480      	push	{r7}
 80024f6:	b083      	sub	sp, #12
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 80024fc:	bf00      	nop
 80024fe:	370c      	adds	r7, #12
 8002500:	46bd      	mov	sp, r7
 8002502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002506:	4770      	bx	lr

08002508 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002508:	b480      	push	{r7}
 800250a:	b083      	sub	sp, #12
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8002510:	bf00      	nop
 8002512:	370c      	adds	r7, #12
 8002514:	46bd      	mov	sp, r7
 8002516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251a:	4770      	bx	lr

0800251c <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 800251c:	b480      	push	{r7}
 800251e:	b083      	sub	sp, #12
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8002524:	bf00      	nop
 8002526:	370c      	adds	r7, #12
 8002528:	46bd      	mov	sp, r7
 800252a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252e:	4770      	bx	lr

08002530 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002530:	b480      	push	{r7}
 8002532:	b083      	sub	sp, #12
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002538:	bf00      	nop
 800253a:	370c      	adds	r7, #12
 800253c:	46bd      	mov	sp, r7
 800253e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002542:	4770      	bx	lr

08002544 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002544:	b480      	push	{r7}
 8002546:	b085      	sub	sp, #20
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
 800254c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800254e:	2300      	movs	r3, #0
 8002550:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002558:	2b01      	cmp	r3, #1
 800255a:	d101      	bne.n	8002560 <HAL_ADC_ConfigChannel+0x1c>
 800255c:	2302      	movs	r3, #2
 800255e:	e105      	b.n	800276c <HAL_ADC_ConfigChannel+0x228>
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	2201      	movs	r2, #1
 8002564:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002568:	683b      	ldr	r3, [r7, #0]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	2b09      	cmp	r3, #9
 800256e:	d925      	bls.n	80025bc <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	68d9      	ldr	r1, [r3, #12]
 8002576:	683b      	ldr	r3, [r7, #0]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	b29b      	uxth	r3, r3
 800257c:	461a      	mov	r2, r3
 800257e:	4613      	mov	r3, r2
 8002580:	005b      	lsls	r3, r3, #1
 8002582:	4413      	add	r3, r2
 8002584:	3b1e      	subs	r3, #30
 8002586:	2207      	movs	r2, #7
 8002588:	fa02 f303 	lsl.w	r3, r2, r3
 800258c:	43da      	mvns	r2, r3
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	400a      	ands	r2, r1
 8002594:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	68d9      	ldr	r1, [r3, #12]
 800259c:	683b      	ldr	r3, [r7, #0]
 800259e:	689a      	ldr	r2, [r3, #8]
 80025a0:	683b      	ldr	r3, [r7, #0]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	b29b      	uxth	r3, r3
 80025a6:	4618      	mov	r0, r3
 80025a8:	4603      	mov	r3, r0
 80025aa:	005b      	lsls	r3, r3, #1
 80025ac:	4403      	add	r3, r0
 80025ae:	3b1e      	subs	r3, #30
 80025b0:	409a      	lsls	r2, r3
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	430a      	orrs	r2, r1
 80025b8:	60da      	str	r2, [r3, #12]
 80025ba:	e022      	b.n	8002602 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	6919      	ldr	r1, [r3, #16]
 80025c2:	683b      	ldr	r3, [r7, #0]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	b29b      	uxth	r3, r3
 80025c8:	461a      	mov	r2, r3
 80025ca:	4613      	mov	r3, r2
 80025cc:	005b      	lsls	r3, r3, #1
 80025ce:	4413      	add	r3, r2
 80025d0:	2207      	movs	r2, #7
 80025d2:	fa02 f303 	lsl.w	r3, r2, r3
 80025d6:	43da      	mvns	r2, r3
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	400a      	ands	r2, r1
 80025de:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	6919      	ldr	r1, [r3, #16]
 80025e6:	683b      	ldr	r3, [r7, #0]
 80025e8:	689a      	ldr	r2, [r3, #8]
 80025ea:	683b      	ldr	r3, [r7, #0]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	b29b      	uxth	r3, r3
 80025f0:	4618      	mov	r0, r3
 80025f2:	4603      	mov	r3, r0
 80025f4:	005b      	lsls	r3, r3, #1
 80025f6:	4403      	add	r3, r0
 80025f8:	409a      	lsls	r2, r3
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	430a      	orrs	r2, r1
 8002600:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002602:	683b      	ldr	r3, [r7, #0]
 8002604:	685b      	ldr	r3, [r3, #4]
 8002606:	2b06      	cmp	r3, #6
 8002608:	d824      	bhi.n	8002654 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002610:	683b      	ldr	r3, [r7, #0]
 8002612:	685a      	ldr	r2, [r3, #4]
 8002614:	4613      	mov	r3, r2
 8002616:	009b      	lsls	r3, r3, #2
 8002618:	4413      	add	r3, r2
 800261a:	3b05      	subs	r3, #5
 800261c:	221f      	movs	r2, #31
 800261e:	fa02 f303 	lsl.w	r3, r2, r3
 8002622:	43da      	mvns	r2, r3
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	400a      	ands	r2, r1
 800262a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002632:	683b      	ldr	r3, [r7, #0]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	b29b      	uxth	r3, r3
 8002638:	4618      	mov	r0, r3
 800263a:	683b      	ldr	r3, [r7, #0]
 800263c:	685a      	ldr	r2, [r3, #4]
 800263e:	4613      	mov	r3, r2
 8002640:	009b      	lsls	r3, r3, #2
 8002642:	4413      	add	r3, r2
 8002644:	3b05      	subs	r3, #5
 8002646:	fa00 f203 	lsl.w	r2, r0, r3
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	430a      	orrs	r2, r1
 8002650:	635a      	str	r2, [r3, #52]	@ 0x34
 8002652:	e04c      	b.n	80026ee <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002654:	683b      	ldr	r3, [r7, #0]
 8002656:	685b      	ldr	r3, [r3, #4]
 8002658:	2b0c      	cmp	r3, #12
 800265a:	d824      	bhi.n	80026a6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002662:	683b      	ldr	r3, [r7, #0]
 8002664:	685a      	ldr	r2, [r3, #4]
 8002666:	4613      	mov	r3, r2
 8002668:	009b      	lsls	r3, r3, #2
 800266a:	4413      	add	r3, r2
 800266c:	3b23      	subs	r3, #35	@ 0x23
 800266e:	221f      	movs	r2, #31
 8002670:	fa02 f303 	lsl.w	r3, r2, r3
 8002674:	43da      	mvns	r2, r3
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	400a      	ands	r2, r1
 800267c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002684:	683b      	ldr	r3, [r7, #0]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	b29b      	uxth	r3, r3
 800268a:	4618      	mov	r0, r3
 800268c:	683b      	ldr	r3, [r7, #0]
 800268e:	685a      	ldr	r2, [r3, #4]
 8002690:	4613      	mov	r3, r2
 8002692:	009b      	lsls	r3, r3, #2
 8002694:	4413      	add	r3, r2
 8002696:	3b23      	subs	r3, #35	@ 0x23
 8002698:	fa00 f203 	lsl.w	r2, r0, r3
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	430a      	orrs	r2, r1
 80026a2:	631a      	str	r2, [r3, #48]	@ 0x30
 80026a4:	e023      	b.n	80026ee <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80026ac:	683b      	ldr	r3, [r7, #0]
 80026ae:	685a      	ldr	r2, [r3, #4]
 80026b0:	4613      	mov	r3, r2
 80026b2:	009b      	lsls	r3, r3, #2
 80026b4:	4413      	add	r3, r2
 80026b6:	3b41      	subs	r3, #65	@ 0x41
 80026b8:	221f      	movs	r2, #31
 80026ba:	fa02 f303 	lsl.w	r3, r2, r3
 80026be:	43da      	mvns	r2, r3
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	400a      	ands	r2, r1
 80026c6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80026ce:	683b      	ldr	r3, [r7, #0]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	b29b      	uxth	r3, r3
 80026d4:	4618      	mov	r0, r3
 80026d6:	683b      	ldr	r3, [r7, #0]
 80026d8:	685a      	ldr	r2, [r3, #4]
 80026da:	4613      	mov	r3, r2
 80026dc:	009b      	lsls	r3, r3, #2
 80026de:	4413      	add	r3, r2
 80026e0:	3b41      	subs	r3, #65	@ 0x41
 80026e2:	fa00 f203 	lsl.w	r2, r0, r3
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	430a      	orrs	r2, r1
 80026ec:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80026ee:	4b22      	ldr	r3, [pc, #136]	@ (8002778 <HAL_ADC_ConfigChannel+0x234>)
 80026f0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	4a21      	ldr	r2, [pc, #132]	@ (800277c <HAL_ADC_ConfigChannel+0x238>)
 80026f8:	4293      	cmp	r3, r2
 80026fa:	d109      	bne.n	8002710 <HAL_ADC_ConfigChannel+0x1cc>
 80026fc:	683b      	ldr	r3, [r7, #0]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	2b12      	cmp	r3, #18
 8002702:	d105      	bne.n	8002710 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	685b      	ldr	r3, [r3, #4]
 8002708:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	4a19      	ldr	r2, [pc, #100]	@ (800277c <HAL_ADC_ConfigChannel+0x238>)
 8002716:	4293      	cmp	r3, r2
 8002718:	d123      	bne.n	8002762 <HAL_ADC_ConfigChannel+0x21e>
 800271a:	683b      	ldr	r3, [r7, #0]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	2b10      	cmp	r3, #16
 8002720:	d003      	beq.n	800272a <HAL_ADC_ConfigChannel+0x1e6>
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	2b11      	cmp	r3, #17
 8002728:	d11b      	bne.n	8002762 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	685b      	ldr	r3, [r3, #4]
 800272e:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	2b10      	cmp	r3, #16
 800273c:	d111      	bne.n	8002762 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800273e:	4b10      	ldr	r3, [pc, #64]	@ (8002780 <HAL_ADC_ConfigChannel+0x23c>)
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	4a10      	ldr	r2, [pc, #64]	@ (8002784 <HAL_ADC_ConfigChannel+0x240>)
 8002744:	fba2 2303 	umull	r2, r3, r2, r3
 8002748:	0c9a      	lsrs	r2, r3, #18
 800274a:	4613      	mov	r3, r2
 800274c:	009b      	lsls	r3, r3, #2
 800274e:	4413      	add	r3, r2
 8002750:	005b      	lsls	r3, r3, #1
 8002752:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002754:	e002      	b.n	800275c <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8002756:	68bb      	ldr	r3, [r7, #8]
 8002758:	3b01      	subs	r3, #1
 800275a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800275c:	68bb      	ldr	r3, [r7, #8]
 800275e:	2b00      	cmp	r3, #0
 8002760:	d1f9      	bne.n	8002756 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	2200      	movs	r2, #0
 8002766:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800276a:	2300      	movs	r3, #0
}
 800276c:	4618      	mov	r0, r3
 800276e:	3714      	adds	r7, #20
 8002770:	46bd      	mov	sp, r7
 8002772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002776:	4770      	bx	lr
 8002778:	40012300 	.word	0x40012300
 800277c:	40012000 	.word	0x40012000
 8002780:	20000000 	.word	0x20000000
 8002784:	431bde83 	.word	0x431bde83

08002788 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002788:	b480      	push	{r7}
 800278a:	b085      	sub	sp, #20
 800278c:	af00      	add	r7, sp, #0
 800278e:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002790:	4b79      	ldr	r3, [pc, #484]	@ (8002978 <ADC_Init+0x1f0>)
 8002792:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	685b      	ldr	r3, [r3, #4]
 8002798:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	685a      	ldr	r2, [r3, #4]
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	685b      	ldr	r3, [r3, #4]
 80027a8:	431a      	orrs	r2, r3
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	685a      	ldr	r2, [r3, #4]
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80027bc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	6859      	ldr	r1, [r3, #4]
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	691b      	ldr	r3, [r3, #16]
 80027c8:	021a      	lsls	r2, r3, #8
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	430a      	orrs	r2, r1
 80027d0:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	685a      	ldr	r2, [r3, #4]
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80027e0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	6859      	ldr	r1, [r3, #4]
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	689a      	ldr	r2, [r3, #8]
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	430a      	orrs	r2, r1
 80027f2:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	689a      	ldr	r2, [r3, #8]
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002802:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	6899      	ldr	r1, [r3, #8]
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	68da      	ldr	r2, [r3, #12]
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	430a      	orrs	r2, r1
 8002814:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800281a:	4a58      	ldr	r2, [pc, #352]	@ (800297c <ADC_Init+0x1f4>)
 800281c:	4293      	cmp	r3, r2
 800281e:	d022      	beq.n	8002866 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	689a      	ldr	r2, [r3, #8]
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800282e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	6899      	ldr	r1, [r3, #8]
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	430a      	orrs	r2, r1
 8002840:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	689a      	ldr	r2, [r3, #8]
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002850:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	6899      	ldr	r1, [r3, #8]
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	430a      	orrs	r2, r1
 8002862:	609a      	str	r2, [r3, #8]
 8002864:	e00f      	b.n	8002886 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	689a      	ldr	r2, [r3, #8]
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002874:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	689a      	ldr	r2, [r3, #8]
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002884:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	689a      	ldr	r2, [r3, #8]
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f022 0202 	bic.w	r2, r2, #2
 8002894:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	6899      	ldr	r1, [r3, #8]
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	7e1b      	ldrb	r3, [r3, #24]
 80028a0:	005a      	lsls	r2, r3, #1
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	430a      	orrs	r2, r1
 80028a8:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	f893 3020 	ldrb.w	r3, [r3, #32]
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d01b      	beq.n	80028ec <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	685a      	ldr	r2, [r3, #4]
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80028c2:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	685a      	ldr	r2, [r3, #4]
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80028d2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	6859      	ldr	r1, [r3, #4]
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028de:	3b01      	subs	r3, #1
 80028e0:	035a      	lsls	r2, r3, #13
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	430a      	orrs	r2, r1
 80028e8:	605a      	str	r2, [r3, #4]
 80028ea:	e007      	b.n	80028fc <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	685a      	ldr	r2, [r3, #4]
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80028fa:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800290a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	69db      	ldr	r3, [r3, #28]
 8002916:	3b01      	subs	r3, #1
 8002918:	051a      	lsls	r2, r3, #20
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	430a      	orrs	r2, r1
 8002920:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	689a      	ldr	r2, [r3, #8]
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002930:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	6899      	ldr	r1, [r3, #8]
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800293e:	025a      	lsls	r2, r3, #9
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	430a      	orrs	r2, r1
 8002946:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	689a      	ldr	r2, [r3, #8]
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002956:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	6899      	ldr	r1, [r3, #8]
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	695b      	ldr	r3, [r3, #20]
 8002962:	029a      	lsls	r2, r3, #10
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	430a      	orrs	r2, r1
 800296a:	609a      	str	r2, [r3, #8]
}
 800296c:	bf00      	nop
 800296e:	3714      	adds	r7, #20
 8002970:	46bd      	mov	sp, r7
 8002972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002976:	4770      	bx	lr
 8002978:	40012300 	.word	0x40012300
 800297c:	0f000001 	.word	0x0f000001

08002980 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002980:	b580      	push	{r7, lr}
 8002982:	b084      	sub	sp, #16
 8002984:	af00      	add	r7, sp, #0
 8002986:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800298c:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002992:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8002996:	2b00      	cmp	r3, #0
 8002998:	d13c      	bne.n	8002a14 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800299e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	689b      	ldr	r3, [r3, #8]
 80029ac:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d12b      	bne.n	8002a0c <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d127      	bne.n	8002a0c <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029c2:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d006      	beq.n	80029d8 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	689b      	ldr	r3, [r3, #8]
 80029d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d119      	bne.n	8002a0c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	685a      	ldr	r2, [r3, #4]
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	f022 0220 	bic.w	r2, r2, #32
 80029e6:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029ec:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029f8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d105      	bne.n	8002a0c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a04:	f043 0201 	orr.w	r2, r3, #1
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002a0c:	68f8      	ldr	r0, [r7, #12]
 8002a0e:	f7ff fd71 	bl	80024f4 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002a12:	e00e      	b.n	8002a32 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a18:	f003 0310 	and.w	r3, r3, #16
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d003      	beq.n	8002a28 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8002a20:	68f8      	ldr	r0, [r7, #12]
 8002a22:	f7ff fd85 	bl	8002530 <HAL_ADC_ErrorCallback>
}
 8002a26:	e004      	b.n	8002a32 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a2e:	6878      	ldr	r0, [r7, #4]
 8002a30:	4798      	blx	r3
}
 8002a32:	bf00      	nop
 8002a34:	3710      	adds	r7, #16
 8002a36:	46bd      	mov	sp, r7
 8002a38:	bd80      	pop	{r7, pc}

08002a3a <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002a3a:	b580      	push	{r7, lr}
 8002a3c:	b084      	sub	sp, #16
 8002a3e:	af00      	add	r7, sp, #0
 8002a40:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a46:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002a48:	68f8      	ldr	r0, [r7, #12]
 8002a4a:	f7ff fd5d 	bl	8002508 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002a4e:	bf00      	nop
 8002a50:	3710      	adds	r7, #16
 8002a52:	46bd      	mov	sp, r7
 8002a54:	bd80      	pop	{r7, pc}

08002a56 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8002a56:	b580      	push	{r7, lr}
 8002a58:	b084      	sub	sp, #16
 8002a5a:	af00      	add	r7, sp, #0
 8002a5c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a62:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	2240      	movs	r2, #64	@ 0x40
 8002a68:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a6e:	f043 0204 	orr.w	r2, r3, #4
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002a76:	68f8      	ldr	r0, [r7, #12]
 8002a78:	f7ff fd5a 	bl	8002530 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002a7c:	bf00      	nop
 8002a7e:	3710      	adds	r7, #16
 8002a80:	46bd      	mov	sp, r7
 8002a82:	bd80      	pop	{r7, pc}

08002a84 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002a84:	b480      	push	{r7}
 8002a86:	b083      	sub	sp, #12
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8002a8c:	bf00      	nop
 8002a8e:	370c      	adds	r7, #12
 8002a90:	46bd      	mov	sp, r7
 8002a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a96:	4770      	bx	lr

08002a98 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a98:	b480      	push	{r7}
 8002a9a:	b085      	sub	sp, #20
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	f003 0307 	and.w	r3, r3, #7
 8002aa6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002aa8:	4b0c      	ldr	r3, [pc, #48]	@ (8002adc <__NVIC_SetPriorityGrouping+0x44>)
 8002aaa:	68db      	ldr	r3, [r3, #12]
 8002aac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002aae:	68ba      	ldr	r2, [r7, #8]
 8002ab0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002ab4:	4013      	ands	r3, r2
 8002ab6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002abc:	68bb      	ldr	r3, [r7, #8]
 8002abe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002ac0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002ac4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ac8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002aca:	4a04      	ldr	r2, [pc, #16]	@ (8002adc <__NVIC_SetPriorityGrouping+0x44>)
 8002acc:	68bb      	ldr	r3, [r7, #8]
 8002ace:	60d3      	str	r3, [r2, #12]
}
 8002ad0:	bf00      	nop
 8002ad2:	3714      	adds	r7, #20
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ada:	4770      	bx	lr
 8002adc:	e000ed00 	.word	0xe000ed00

08002ae0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002ae0:	b480      	push	{r7}
 8002ae2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002ae4:	4b04      	ldr	r3, [pc, #16]	@ (8002af8 <__NVIC_GetPriorityGrouping+0x18>)
 8002ae6:	68db      	ldr	r3, [r3, #12]
 8002ae8:	0a1b      	lsrs	r3, r3, #8
 8002aea:	f003 0307 	and.w	r3, r3, #7
}
 8002aee:	4618      	mov	r0, r3
 8002af0:	46bd      	mov	sp, r7
 8002af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af6:	4770      	bx	lr
 8002af8:	e000ed00 	.word	0xe000ed00

08002afc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002afc:	b480      	push	{r7}
 8002afe:	b083      	sub	sp, #12
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	4603      	mov	r3, r0
 8002b04:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	db0b      	blt.n	8002b26 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002b0e:	79fb      	ldrb	r3, [r7, #7]
 8002b10:	f003 021f 	and.w	r2, r3, #31
 8002b14:	4907      	ldr	r1, [pc, #28]	@ (8002b34 <__NVIC_EnableIRQ+0x38>)
 8002b16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b1a:	095b      	lsrs	r3, r3, #5
 8002b1c:	2001      	movs	r0, #1
 8002b1e:	fa00 f202 	lsl.w	r2, r0, r2
 8002b22:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002b26:	bf00      	nop
 8002b28:	370c      	adds	r7, #12
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b30:	4770      	bx	lr
 8002b32:	bf00      	nop
 8002b34:	e000e100 	.word	0xe000e100

08002b38 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002b38:	b480      	push	{r7}
 8002b3a:	b083      	sub	sp, #12
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	4603      	mov	r3, r0
 8002b40:	6039      	str	r1, [r7, #0]
 8002b42:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	db0a      	blt.n	8002b62 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b4c:	683b      	ldr	r3, [r7, #0]
 8002b4e:	b2da      	uxtb	r2, r3
 8002b50:	490c      	ldr	r1, [pc, #48]	@ (8002b84 <__NVIC_SetPriority+0x4c>)
 8002b52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b56:	0112      	lsls	r2, r2, #4
 8002b58:	b2d2      	uxtb	r2, r2
 8002b5a:	440b      	add	r3, r1
 8002b5c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002b60:	e00a      	b.n	8002b78 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b62:	683b      	ldr	r3, [r7, #0]
 8002b64:	b2da      	uxtb	r2, r3
 8002b66:	4908      	ldr	r1, [pc, #32]	@ (8002b88 <__NVIC_SetPriority+0x50>)
 8002b68:	79fb      	ldrb	r3, [r7, #7]
 8002b6a:	f003 030f 	and.w	r3, r3, #15
 8002b6e:	3b04      	subs	r3, #4
 8002b70:	0112      	lsls	r2, r2, #4
 8002b72:	b2d2      	uxtb	r2, r2
 8002b74:	440b      	add	r3, r1
 8002b76:	761a      	strb	r2, [r3, #24]
}
 8002b78:	bf00      	nop
 8002b7a:	370c      	adds	r7, #12
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b82:	4770      	bx	lr
 8002b84:	e000e100 	.word	0xe000e100
 8002b88:	e000ed00 	.word	0xe000ed00

08002b8c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b8c:	b480      	push	{r7}
 8002b8e:	b089      	sub	sp, #36	@ 0x24
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	60f8      	str	r0, [r7, #12]
 8002b94:	60b9      	str	r1, [r7, #8]
 8002b96:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	f003 0307 	and.w	r3, r3, #7
 8002b9e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ba0:	69fb      	ldr	r3, [r7, #28]
 8002ba2:	f1c3 0307 	rsb	r3, r3, #7
 8002ba6:	2b04      	cmp	r3, #4
 8002ba8:	bf28      	it	cs
 8002baa:	2304      	movcs	r3, #4
 8002bac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002bae:	69fb      	ldr	r3, [r7, #28]
 8002bb0:	3304      	adds	r3, #4
 8002bb2:	2b06      	cmp	r3, #6
 8002bb4:	d902      	bls.n	8002bbc <NVIC_EncodePriority+0x30>
 8002bb6:	69fb      	ldr	r3, [r7, #28]
 8002bb8:	3b03      	subs	r3, #3
 8002bba:	e000      	b.n	8002bbe <NVIC_EncodePriority+0x32>
 8002bbc:	2300      	movs	r3, #0
 8002bbe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bc0:	f04f 32ff 	mov.w	r2, #4294967295
 8002bc4:	69bb      	ldr	r3, [r7, #24]
 8002bc6:	fa02 f303 	lsl.w	r3, r2, r3
 8002bca:	43da      	mvns	r2, r3
 8002bcc:	68bb      	ldr	r3, [r7, #8]
 8002bce:	401a      	ands	r2, r3
 8002bd0:	697b      	ldr	r3, [r7, #20]
 8002bd2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002bd4:	f04f 31ff 	mov.w	r1, #4294967295
 8002bd8:	697b      	ldr	r3, [r7, #20]
 8002bda:	fa01 f303 	lsl.w	r3, r1, r3
 8002bde:	43d9      	mvns	r1, r3
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002be4:	4313      	orrs	r3, r2
         );
}
 8002be6:	4618      	mov	r0, r3
 8002be8:	3724      	adds	r7, #36	@ 0x24
 8002bea:	46bd      	mov	sp, r7
 8002bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf0:	4770      	bx	lr
	...

08002bf4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	b082      	sub	sp, #8
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	3b01      	subs	r3, #1
 8002c00:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002c04:	d301      	bcc.n	8002c0a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002c06:	2301      	movs	r3, #1
 8002c08:	e00f      	b.n	8002c2a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002c0a:	4a0a      	ldr	r2, [pc, #40]	@ (8002c34 <SysTick_Config+0x40>)
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	3b01      	subs	r3, #1
 8002c10:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002c12:	210f      	movs	r1, #15
 8002c14:	f04f 30ff 	mov.w	r0, #4294967295
 8002c18:	f7ff ff8e 	bl	8002b38 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002c1c:	4b05      	ldr	r3, [pc, #20]	@ (8002c34 <SysTick_Config+0x40>)
 8002c1e:	2200      	movs	r2, #0
 8002c20:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002c22:	4b04      	ldr	r3, [pc, #16]	@ (8002c34 <SysTick_Config+0x40>)
 8002c24:	2207      	movs	r2, #7
 8002c26:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002c28:	2300      	movs	r3, #0
}
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	3708      	adds	r7, #8
 8002c2e:	46bd      	mov	sp, r7
 8002c30:	bd80      	pop	{r7, pc}
 8002c32:	bf00      	nop
 8002c34:	e000e010 	.word	0xe000e010

08002c38 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	b082      	sub	sp, #8
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002c40:	6878      	ldr	r0, [r7, #4]
 8002c42:	f7ff ff29 	bl	8002a98 <__NVIC_SetPriorityGrouping>
}
 8002c46:	bf00      	nop
 8002c48:	3708      	adds	r7, #8
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	bd80      	pop	{r7, pc}

08002c4e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002c4e:	b580      	push	{r7, lr}
 8002c50:	b086      	sub	sp, #24
 8002c52:	af00      	add	r7, sp, #0
 8002c54:	4603      	mov	r3, r0
 8002c56:	60b9      	str	r1, [r7, #8]
 8002c58:	607a      	str	r2, [r7, #4]
 8002c5a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002c5c:	2300      	movs	r3, #0
 8002c5e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002c60:	f7ff ff3e 	bl	8002ae0 <__NVIC_GetPriorityGrouping>
 8002c64:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002c66:	687a      	ldr	r2, [r7, #4]
 8002c68:	68b9      	ldr	r1, [r7, #8]
 8002c6a:	6978      	ldr	r0, [r7, #20]
 8002c6c:	f7ff ff8e 	bl	8002b8c <NVIC_EncodePriority>
 8002c70:	4602      	mov	r2, r0
 8002c72:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c76:	4611      	mov	r1, r2
 8002c78:	4618      	mov	r0, r3
 8002c7a:	f7ff ff5d 	bl	8002b38 <__NVIC_SetPriority>
}
 8002c7e:	bf00      	nop
 8002c80:	3718      	adds	r7, #24
 8002c82:	46bd      	mov	sp, r7
 8002c84:	bd80      	pop	{r7, pc}

08002c86 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c86:	b580      	push	{r7, lr}
 8002c88:	b082      	sub	sp, #8
 8002c8a:	af00      	add	r7, sp, #0
 8002c8c:	4603      	mov	r3, r0
 8002c8e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002c90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c94:	4618      	mov	r0, r3
 8002c96:	f7ff ff31 	bl	8002afc <__NVIC_EnableIRQ>
}
 8002c9a:	bf00      	nop
 8002c9c:	3708      	adds	r7, #8
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	bd80      	pop	{r7, pc}

08002ca2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002ca2:	b580      	push	{r7, lr}
 8002ca4:	b082      	sub	sp, #8
 8002ca6:	af00      	add	r7, sp, #0
 8002ca8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002caa:	6878      	ldr	r0, [r7, #4]
 8002cac:	f7ff ffa2 	bl	8002bf4 <SysTick_Config>
 8002cb0:	4603      	mov	r3, r0
}
 8002cb2:	4618      	mov	r0, r3
 8002cb4:	3708      	adds	r7, #8
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	bd80      	pop	{r7, pc}
	...

08002cbc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	b086      	sub	sp, #24
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002cc4:	2300      	movs	r3, #0
 8002cc6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002cc8:	f7ff f8aa 	bl	8001e20 <HAL_GetTick>
 8002ccc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d101      	bne.n	8002cd8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002cd4:	2301      	movs	r3, #1
 8002cd6:	e099      	b.n	8002e0c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	2202      	movs	r2, #2
 8002cdc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	681a      	ldr	r2, [r3, #0]
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	f022 0201 	bic.w	r2, r2, #1
 8002cf6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002cf8:	e00f      	b.n	8002d1a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002cfa:	f7ff f891 	bl	8001e20 <HAL_GetTick>
 8002cfe:	4602      	mov	r2, r0
 8002d00:	693b      	ldr	r3, [r7, #16]
 8002d02:	1ad3      	subs	r3, r2, r3
 8002d04:	2b05      	cmp	r3, #5
 8002d06:	d908      	bls.n	8002d1a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	2220      	movs	r2, #32
 8002d0c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	2203      	movs	r2, #3
 8002d12:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002d16:	2303      	movs	r3, #3
 8002d18:	e078      	b.n	8002e0c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f003 0301 	and.w	r3, r3, #1
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d1e8      	bne.n	8002cfa <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002d30:	697a      	ldr	r2, [r7, #20]
 8002d32:	4b38      	ldr	r3, [pc, #224]	@ (8002e14 <HAL_DMA_Init+0x158>)
 8002d34:	4013      	ands	r3, r2
 8002d36:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	685a      	ldr	r2, [r3, #4]
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	689b      	ldr	r3, [r3, #8]
 8002d40:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002d46:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	691b      	ldr	r3, [r3, #16]
 8002d4c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d52:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	699b      	ldr	r3, [r3, #24]
 8002d58:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d5e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	6a1b      	ldr	r3, [r3, #32]
 8002d64:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002d66:	697a      	ldr	r2, [r7, #20]
 8002d68:	4313      	orrs	r3, r2
 8002d6a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d70:	2b04      	cmp	r3, #4
 8002d72:	d107      	bne.n	8002d84 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d7c:	4313      	orrs	r3, r2
 8002d7e:	697a      	ldr	r2, [r7, #20]
 8002d80:	4313      	orrs	r3, r2
 8002d82:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	697a      	ldr	r2, [r7, #20]
 8002d8a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	695b      	ldr	r3, [r3, #20]
 8002d92:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002d94:	697b      	ldr	r3, [r7, #20]
 8002d96:	f023 0307 	bic.w	r3, r3, #7
 8002d9a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002da0:	697a      	ldr	r2, [r7, #20]
 8002da2:	4313      	orrs	r3, r2
 8002da4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002daa:	2b04      	cmp	r3, #4
 8002dac:	d117      	bne.n	8002dde <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002db2:	697a      	ldr	r2, [r7, #20]
 8002db4:	4313      	orrs	r3, r2
 8002db6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d00e      	beq.n	8002dde <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002dc0:	6878      	ldr	r0, [r7, #4]
 8002dc2:	f000 fa6f 	bl	80032a4 <DMA_CheckFifoParam>
 8002dc6:	4603      	mov	r3, r0
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d008      	beq.n	8002dde <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	2240      	movs	r2, #64	@ 0x40
 8002dd0:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	2201      	movs	r2, #1
 8002dd6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002dda:	2301      	movs	r3, #1
 8002ddc:	e016      	b.n	8002e0c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	697a      	ldr	r2, [r7, #20]
 8002de4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002de6:	6878      	ldr	r0, [r7, #4]
 8002de8:	f000 fa26 	bl	8003238 <DMA_CalcBaseAndBitshift>
 8002dec:	4603      	mov	r3, r0
 8002dee:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002df4:	223f      	movs	r2, #63	@ 0x3f
 8002df6:	409a      	lsls	r2, r3
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	2200      	movs	r2, #0
 8002e00:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	2201      	movs	r2, #1
 8002e06:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002e0a:	2300      	movs	r3, #0
}
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	3718      	adds	r7, #24
 8002e10:	46bd      	mov	sp, r7
 8002e12:	bd80      	pop	{r7, pc}
 8002e14:	f010803f 	.word	0xf010803f

08002e18 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	b086      	sub	sp, #24
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	60f8      	str	r0, [r7, #12]
 8002e20:	60b9      	str	r1, [r7, #8]
 8002e22:	607a      	str	r2, [r7, #4]
 8002e24:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002e26:	2300      	movs	r3, #0
 8002e28:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e2e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002e36:	2b01      	cmp	r3, #1
 8002e38:	d101      	bne.n	8002e3e <HAL_DMA_Start_IT+0x26>
 8002e3a:	2302      	movs	r3, #2
 8002e3c:	e040      	b.n	8002ec0 <HAL_DMA_Start_IT+0xa8>
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	2201      	movs	r2, #1
 8002e42:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002e4c:	b2db      	uxtb	r3, r3
 8002e4e:	2b01      	cmp	r3, #1
 8002e50:	d12f      	bne.n	8002eb2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	2202      	movs	r2, #2
 8002e56:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002e60:	683b      	ldr	r3, [r7, #0]
 8002e62:	687a      	ldr	r2, [r7, #4]
 8002e64:	68b9      	ldr	r1, [r7, #8]
 8002e66:	68f8      	ldr	r0, [r7, #12]
 8002e68:	f000 f9b8 	bl	80031dc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e70:	223f      	movs	r2, #63	@ 0x3f
 8002e72:	409a      	lsls	r2, r3
 8002e74:	693b      	ldr	r3, [r7, #16]
 8002e76:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	681a      	ldr	r2, [r3, #0]
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f042 0216 	orr.w	r2, r2, #22
 8002e86:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d007      	beq.n	8002ea0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	681a      	ldr	r2, [r3, #0]
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f042 0208 	orr.w	r2, r2, #8
 8002e9e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	681a      	ldr	r2, [r3, #0]
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	f042 0201 	orr.w	r2, r2, #1
 8002eae:	601a      	str	r2, [r3, #0]
 8002eb0:	e005      	b.n	8002ebe <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002eba:	2302      	movs	r3, #2
 8002ebc:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002ebe:	7dfb      	ldrb	r3, [r7, #23]
}
 8002ec0:	4618      	mov	r0, r3
 8002ec2:	3718      	adds	r7, #24
 8002ec4:	46bd      	mov	sp, r7
 8002ec6:	bd80      	pop	{r7, pc}

08002ec8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	b086      	sub	sp, #24
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002ed4:	4b8e      	ldr	r3, [pc, #568]	@ (8003110 <HAL_DMA_IRQHandler+0x248>)
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	4a8e      	ldr	r2, [pc, #568]	@ (8003114 <HAL_DMA_IRQHandler+0x24c>)
 8002eda:	fba2 2303 	umull	r2, r3, r2, r3
 8002ede:	0a9b      	lsrs	r3, r3, #10
 8002ee0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ee6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002ee8:	693b      	ldr	r3, [r7, #16]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ef2:	2208      	movs	r2, #8
 8002ef4:	409a      	lsls	r2, r3
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	4013      	ands	r3, r2
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d01a      	beq.n	8002f34 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f003 0304 	and.w	r3, r3, #4
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d013      	beq.n	8002f34 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	681a      	ldr	r2, [r3, #0]
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f022 0204 	bic.w	r2, r2, #4
 8002f1a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f20:	2208      	movs	r2, #8
 8002f22:	409a      	lsls	r2, r3
 8002f24:	693b      	ldr	r3, [r7, #16]
 8002f26:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f2c:	f043 0201 	orr.w	r2, r3, #1
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f38:	2201      	movs	r2, #1
 8002f3a:	409a      	lsls	r2, r3
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	4013      	ands	r3, r2
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d012      	beq.n	8002f6a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	695b      	ldr	r3, [r3, #20]
 8002f4a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d00b      	beq.n	8002f6a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f56:	2201      	movs	r2, #1
 8002f58:	409a      	lsls	r2, r3
 8002f5a:	693b      	ldr	r3, [r7, #16]
 8002f5c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f62:	f043 0202 	orr.w	r2, r3, #2
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f6e:	2204      	movs	r2, #4
 8002f70:	409a      	lsls	r2, r3
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	4013      	ands	r3, r2
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d012      	beq.n	8002fa0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f003 0302 	and.w	r3, r3, #2
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d00b      	beq.n	8002fa0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f8c:	2204      	movs	r2, #4
 8002f8e:	409a      	lsls	r2, r3
 8002f90:	693b      	ldr	r3, [r7, #16]
 8002f92:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f98:	f043 0204 	orr.w	r2, r3, #4
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fa4:	2210      	movs	r2, #16
 8002fa6:	409a      	lsls	r2, r3
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	4013      	ands	r3, r2
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d043      	beq.n	8003038 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	f003 0308 	and.w	r3, r3, #8
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d03c      	beq.n	8003038 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fc2:	2210      	movs	r2, #16
 8002fc4:	409a      	lsls	r2, r3
 8002fc6:	693b      	ldr	r3, [r7, #16]
 8002fc8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d018      	beq.n	800300a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d108      	bne.n	8002ff8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d024      	beq.n	8003038 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ff2:	6878      	ldr	r0, [r7, #4]
 8002ff4:	4798      	blx	r3
 8002ff6:	e01f      	b.n	8003038 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d01b      	beq.n	8003038 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003004:	6878      	ldr	r0, [r7, #4]
 8003006:	4798      	blx	r3
 8003008:	e016      	b.n	8003038 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003014:	2b00      	cmp	r3, #0
 8003016:	d107      	bne.n	8003028 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	681a      	ldr	r2, [r3, #0]
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f022 0208 	bic.w	r2, r2, #8
 8003026:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800302c:	2b00      	cmp	r3, #0
 800302e:	d003      	beq.n	8003038 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003034:	6878      	ldr	r0, [r7, #4]
 8003036:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800303c:	2220      	movs	r2, #32
 800303e:	409a      	lsls	r2, r3
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	4013      	ands	r3, r2
 8003044:	2b00      	cmp	r3, #0
 8003046:	f000 808f 	beq.w	8003168 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f003 0310 	and.w	r3, r3, #16
 8003054:	2b00      	cmp	r3, #0
 8003056:	f000 8087 	beq.w	8003168 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800305e:	2220      	movs	r2, #32
 8003060:	409a      	lsls	r2, r3
 8003062:	693b      	ldr	r3, [r7, #16]
 8003064:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800306c:	b2db      	uxtb	r3, r3
 800306e:	2b05      	cmp	r3, #5
 8003070:	d136      	bne.n	80030e0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	681a      	ldr	r2, [r3, #0]
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	f022 0216 	bic.w	r2, r2, #22
 8003080:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	695a      	ldr	r2, [r3, #20]
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003090:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003096:	2b00      	cmp	r3, #0
 8003098:	d103      	bne.n	80030a2 <HAL_DMA_IRQHandler+0x1da>
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d007      	beq.n	80030b2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	681a      	ldr	r2, [r3, #0]
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f022 0208 	bic.w	r2, r2, #8
 80030b0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030b6:	223f      	movs	r2, #63	@ 0x3f
 80030b8:	409a      	lsls	r2, r3
 80030ba:	693b      	ldr	r3, [r7, #16]
 80030bc:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	2201      	movs	r2, #1
 80030c2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	2200      	movs	r2, #0
 80030ca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d07e      	beq.n	80031d4 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80030da:	6878      	ldr	r0, [r7, #4]
 80030dc:	4798      	blx	r3
        }
        return;
 80030de:	e079      	b.n	80031d4 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d01d      	beq.n	800312a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d10d      	bne.n	8003118 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003100:	2b00      	cmp	r3, #0
 8003102:	d031      	beq.n	8003168 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003108:	6878      	ldr	r0, [r7, #4]
 800310a:	4798      	blx	r3
 800310c:	e02c      	b.n	8003168 <HAL_DMA_IRQHandler+0x2a0>
 800310e:	bf00      	nop
 8003110:	20000000 	.word	0x20000000
 8003114:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800311c:	2b00      	cmp	r3, #0
 800311e:	d023      	beq.n	8003168 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003124:	6878      	ldr	r0, [r7, #4]
 8003126:	4798      	blx	r3
 8003128:	e01e      	b.n	8003168 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003134:	2b00      	cmp	r3, #0
 8003136:	d10f      	bne.n	8003158 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	681a      	ldr	r2, [r3, #0]
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f022 0210 	bic.w	r2, r2, #16
 8003146:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	2201      	movs	r2, #1
 800314c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	2200      	movs	r2, #0
 8003154:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800315c:	2b00      	cmp	r3, #0
 800315e:	d003      	beq.n	8003168 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003164:	6878      	ldr	r0, [r7, #4]
 8003166:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800316c:	2b00      	cmp	r3, #0
 800316e:	d032      	beq.n	80031d6 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003174:	f003 0301 	and.w	r3, r3, #1
 8003178:	2b00      	cmp	r3, #0
 800317a:	d022      	beq.n	80031c2 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	2205      	movs	r2, #5
 8003180:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	681a      	ldr	r2, [r3, #0]
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f022 0201 	bic.w	r2, r2, #1
 8003192:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003194:	68bb      	ldr	r3, [r7, #8]
 8003196:	3301      	adds	r3, #1
 8003198:	60bb      	str	r3, [r7, #8]
 800319a:	697a      	ldr	r2, [r7, #20]
 800319c:	429a      	cmp	r2, r3
 800319e:	d307      	bcc.n	80031b0 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f003 0301 	and.w	r3, r3, #1
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d1f2      	bne.n	8003194 <HAL_DMA_IRQHandler+0x2cc>
 80031ae:	e000      	b.n	80031b2 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80031b0:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	2201      	movs	r2, #1
 80031b6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	2200      	movs	r2, #0
 80031be:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d005      	beq.n	80031d6 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80031ce:	6878      	ldr	r0, [r7, #4]
 80031d0:	4798      	blx	r3
 80031d2:	e000      	b.n	80031d6 <HAL_DMA_IRQHandler+0x30e>
        return;
 80031d4:	bf00      	nop
    }
  }
}
 80031d6:	3718      	adds	r7, #24
 80031d8:	46bd      	mov	sp, r7
 80031da:	bd80      	pop	{r7, pc}

080031dc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80031dc:	b480      	push	{r7}
 80031de:	b085      	sub	sp, #20
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	60f8      	str	r0, [r7, #12]
 80031e4:	60b9      	str	r1, [r7, #8]
 80031e6:	607a      	str	r2, [r7, #4]
 80031e8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	681a      	ldr	r2, [r3, #0]
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80031f8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	683a      	ldr	r2, [r7, #0]
 8003200:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	689b      	ldr	r3, [r3, #8]
 8003206:	2b40      	cmp	r3, #64	@ 0x40
 8003208:	d108      	bne.n	800321c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	687a      	ldr	r2, [r7, #4]
 8003210:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	68ba      	ldr	r2, [r7, #8]
 8003218:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800321a:	e007      	b.n	800322c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	68ba      	ldr	r2, [r7, #8]
 8003222:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	687a      	ldr	r2, [r7, #4]
 800322a:	60da      	str	r2, [r3, #12]
}
 800322c:	bf00      	nop
 800322e:	3714      	adds	r7, #20
 8003230:	46bd      	mov	sp, r7
 8003232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003236:	4770      	bx	lr

08003238 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003238:	b480      	push	{r7}
 800323a:	b085      	sub	sp, #20
 800323c:	af00      	add	r7, sp, #0
 800323e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	b2db      	uxtb	r3, r3
 8003246:	3b10      	subs	r3, #16
 8003248:	4a14      	ldr	r2, [pc, #80]	@ (800329c <DMA_CalcBaseAndBitshift+0x64>)
 800324a:	fba2 2303 	umull	r2, r3, r2, r3
 800324e:	091b      	lsrs	r3, r3, #4
 8003250:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003252:	4a13      	ldr	r2, [pc, #76]	@ (80032a0 <DMA_CalcBaseAndBitshift+0x68>)
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	4413      	add	r3, r2
 8003258:	781b      	ldrb	r3, [r3, #0]
 800325a:	461a      	mov	r2, r3
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	2b03      	cmp	r3, #3
 8003264:	d909      	bls.n	800327a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800326e:	f023 0303 	bic.w	r3, r3, #3
 8003272:	1d1a      	adds	r2, r3, #4
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	659a      	str	r2, [r3, #88]	@ 0x58
 8003278:	e007      	b.n	800328a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003282:	f023 0303 	bic.w	r3, r3, #3
 8003286:	687a      	ldr	r2, [r7, #4]
 8003288:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800328e:	4618      	mov	r0, r3
 8003290:	3714      	adds	r7, #20
 8003292:	46bd      	mov	sp, r7
 8003294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003298:	4770      	bx	lr
 800329a:	bf00      	nop
 800329c:	aaaaaaab 	.word	0xaaaaaaab
 80032a0:	0800e640 	.word	0x0800e640

080032a4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80032a4:	b480      	push	{r7}
 80032a6:	b085      	sub	sp, #20
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80032ac:	2300      	movs	r3, #0
 80032ae:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032b4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	699b      	ldr	r3, [r3, #24]
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d11f      	bne.n	80032fe <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80032be:	68bb      	ldr	r3, [r7, #8]
 80032c0:	2b03      	cmp	r3, #3
 80032c2:	d856      	bhi.n	8003372 <DMA_CheckFifoParam+0xce>
 80032c4:	a201      	add	r2, pc, #4	@ (adr r2, 80032cc <DMA_CheckFifoParam+0x28>)
 80032c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032ca:	bf00      	nop
 80032cc:	080032dd 	.word	0x080032dd
 80032d0:	080032ef 	.word	0x080032ef
 80032d4:	080032dd 	.word	0x080032dd
 80032d8:	08003373 	.word	0x08003373
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032e0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d046      	beq.n	8003376 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80032e8:	2301      	movs	r3, #1
 80032ea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80032ec:	e043      	b.n	8003376 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032f2:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80032f6:	d140      	bne.n	800337a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80032f8:	2301      	movs	r3, #1
 80032fa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80032fc:	e03d      	b.n	800337a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	699b      	ldr	r3, [r3, #24]
 8003302:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003306:	d121      	bne.n	800334c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003308:	68bb      	ldr	r3, [r7, #8]
 800330a:	2b03      	cmp	r3, #3
 800330c:	d837      	bhi.n	800337e <DMA_CheckFifoParam+0xda>
 800330e:	a201      	add	r2, pc, #4	@ (adr r2, 8003314 <DMA_CheckFifoParam+0x70>)
 8003310:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003314:	08003325 	.word	0x08003325
 8003318:	0800332b 	.word	0x0800332b
 800331c:	08003325 	.word	0x08003325
 8003320:	0800333d 	.word	0x0800333d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003324:	2301      	movs	r3, #1
 8003326:	73fb      	strb	r3, [r7, #15]
      break;
 8003328:	e030      	b.n	800338c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800332e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003332:	2b00      	cmp	r3, #0
 8003334:	d025      	beq.n	8003382 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003336:	2301      	movs	r3, #1
 8003338:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800333a:	e022      	b.n	8003382 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003340:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003344:	d11f      	bne.n	8003386 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003346:	2301      	movs	r3, #1
 8003348:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800334a:	e01c      	b.n	8003386 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800334c:	68bb      	ldr	r3, [r7, #8]
 800334e:	2b02      	cmp	r3, #2
 8003350:	d903      	bls.n	800335a <DMA_CheckFifoParam+0xb6>
 8003352:	68bb      	ldr	r3, [r7, #8]
 8003354:	2b03      	cmp	r3, #3
 8003356:	d003      	beq.n	8003360 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003358:	e018      	b.n	800338c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800335a:	2301      	movs	r3, #1
 800335c:	73fb      	strb	r3, [r7, #15]
      break;
 800335e:	e015      	b.n	800338c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003364:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003368:	2b00      	cmp	r3, #0
 800336a:	d00e      	beq.n	800338a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800336c:	2301      	movs	r3, #1
 800336e:	73fb      	strb	r3, [r7, #15]
      break;
 8003370:	e00b      	b.n	800338a <DMA_CheckFifoParam+0xe6>
      break;
 8003372:	bf00      	nop
 8003374:	e00a      	b.n	800338c <DMA_CheckFifoParam+0xe8>
      break;
 8003376:	bf00      	nop
 8003378:	e008      	b.n	800338c <DMA_CheckFifoParam+0xe8>
      break;
 800337a:	bf00      	nop
 800337c:	e006      	b.n	800338c <DMA_CheckFifoParam+0xe8>
      break;
 800337e:	bf00      	nop
 8003380:	e004      	b.n	800338c <DMA_CheckFifoParam+0xe8>
      break;
 8003382:	bf00      	nop
 8003384:	e002      	b.n	800338c <DMA_CheckFifoParam+0xe8>
      break;   
 8003386:	bf00      	nop
 8003388:	e000      	b.n	800338c <DMA_CheckFifoParam+0xe8>
      break;
 800338a:	bf00      	nop
    }
  } 
  
  return status; 
 800338c:	7bfb      	ldrb	r3, [r7, #15]
}
 800338e:	4618      	mov	r0, r3
 8003390:	3714      	adds	r7, #20
 8003392:	46bd      	mov	sp, r7
 8003394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003398:	4770      	bx	lr
 800339a:	bf00      	nop

0800339c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800339c:	b480      	push	{r7}
 800339e:	b089      	sub	sp, #36	@ 0x24
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]
 80033a4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80033a6:	2300      	movs	r3, #0
 80033a8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80033aa:	2300      	movs	r3, #0
 80033ac:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80033ae:	2300      	movs	r3, #0
 80033b0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80033b2:	2300      	movs	r3, #0
 80033b4:	61fb      	str	r3, [r7, #28]
 80033b6:	e16b      	b.n	8003690 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80033b8:	2201      	movs	r2, #1
 80033ba:	69fb      	ldr	r3, [r7, #28]
 80033bc:	fa02 f303 	lsl.w	r3, r2, r3
 80033c0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80033c2:	683b      	ldr	r3, [r7, #0]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	697a      	ldr	r2, [r7, #20]
 80033c8:	4013      	ands	r3, r2
 80033ca:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80033cc:	693a      	ldr	r2, [r7, #16]
 80033ce:	697b      	ldr	r3, [r7, #20]
 80033d0:	429a      	cmp	r2, r3
 80033d2:	f040 815a 	bne.w	800368a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80033d6:	683b      	ldr	r3, [r7, #0]
 80033d8:	685b      	ldr	r3, [r3, #4]
 80033da:	f003 0303 	and.w	r3, r3, #3
 80033de:	2b01      	cmp	r3, #1
 80033e0:	d005      	beq.n	80033ee <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80033e2:	683b      	ldr	r3, [r7, #0]
 80033e4:	685b      	ldr	r3, [r3, #4]
 80033e6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80033ea:	2b02      	cmp	r3, #2
 80033ec:	d130      	bne.n	8003450 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	689b      	ldr	r3, [r3, #8]
 80033f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80033f4:	69fb      	ldr	r3, [r7, #28]
 80033f6:	005b      	lsls	r3, r3, #1
 80033f8:	2203      	movs	r2, #3
 80033fa:	fa02 f303 	lsl.w	r3, r2, r3
 80033fe:	43db      	mvns	r3, r3
 8003400:	69ba      	ldr	r2, [r7, #24]
 8003402:	4013      	ands	r3, r2
 8003404:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003406:	683b      	ldr	r3, [r7, #0]
 8003408:	68da      	ldr	r2, [r3, #12]
 800340a:	69fb      	ldr	r3, [r7, #28]
 800340c:	005b      	lsls	r3, r3, #1
 800340e:	fa02 f303 	lsl.w	r3, r2, r3
 8003412:	69ba      	ldr	r2, [r7, #24]
 8003414:	4313      	orrs	r3, r2
 8003416:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	69ba      	ldr	r2, [r7, #24]
 800341c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	685b      	ldr	r3, [r3, #4]
 8003422:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003424:	2201      	movs	r2, #1
 8003426:	69fb      	ldr	r3, [r7, #28]
 8003428:	fa02 f303 	lsl.w	r3, r2, r3
 800342c:	43db      	mvns	r3, r3
 800342e:	69ba      	ldr	r2, [r7, #24]
 8003430:	4013      	ands	r3, r2
 8003432:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003434:	683b      	ldr	r3, [r7, #0]
 8003436:	685b      	ldr	r3, [r3, #4]
 8003438:	091b      	lsrs	r3, r3, #4
 800343a:	f003 0201 	and.w	r2, r3, #1
 800343e:	69fb      	ldr	r3, [r7, #28]
 8003440:	fa02 f303 	lsl.w	r3, r2, r3
 8003444:	69ba      	ldr	r2, [r7, #24]
 8003446:	4313      	orrs	r3, r2
 8003448:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	69ba      	ldr	r2, [r7, #24]
 800344e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003450:	683b      	ldr	r3, [r7, #0]
 8003452:	685b      	ldr	r3, [r3, #4]
 8003454:	f003 0303 	and.w	r3, r3, #3
 8003458:	2b03      	cmp	r3, #3
 800345a:	d017      	beq.n	800348c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	68db      	ldr	r3, [r3, #12]
 8003460:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003462:	69fb      	ldr	r3, [r7, #28]
 8003464:	005b      	lsls	r3, r3, #1
 8003466:	2203      	movs	r2, #3
 8003468:	fa02 f303 	lsl.w	r3, r2, r3
 800346c:	43db      	mvns	r3, r3
 800346e:	69ba      	ldr	r2, [r7, #24]
 8003470:	4013      	ands	r3, r2
 8003472:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003474:	683b      	ldr	r3, [r7, #0]
 8003476:	689a      	ldr	r2, [r3, #8]
 8003478:	69fb      	ldr	r3, [r7, #28]
 800347a:	005b      	lsls	r3, r3, #1
 800347c:	fa02 f303 	lsl.w	r3, r2, r3
 8003480:	69ba      	ldr	r2, [r7, #24]
 8003482:	4313      	orrs	r3, r2
 8003484:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	69ba      	ldr	r2, [r7, #24]
 800348a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800348c:	683b      	ldr	r3, [r7, #0]
 800348e:	685b      	ldr	r3, [r3, #4]
 8003490:	f003 0303 	and.w	r3, r3, #3
 8003494:	2b02      	cmp	r3, #2
 8003496:	d123      	bne.n	80034e0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003498:	69fb      	ldr	r3, [r7, #28]
 800349a:	08da      	lsrs	r2, r3, #3
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	3208      	adds	r2, #8
 80034a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80034a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80034a6:	69fb      	ldr	r3, [r7, #28]
 80034a8:	f003 0307 	and.w	r3, r3, #7
 80034ac:	009b      	lsls	r3, r3, #2
 80034ae:	220f      	movs	r2, #15
 80034b0:	fa02 f303 	lsl.w	r3, r2, r3
 80034b4:	43db      	mvns	r3, r3
 80034b6:	69ba      	ldr	r2, [r7, #24]
 80034b8:	4013      	ands	r3, r2
 80034ba:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80034bc:	683b      	ldr	r3, [r7, #0]
 80034be:	691a      	ldr	r2, [r3, #16]
 80034c0:	69fb      	ldr	r3, [r7, #28]
 80034c2:	f003 0307 	and.w	r3, r3, #7
 80034c6:	009b      	lsls	r3, r3, #2
 80034c8:	fa02 f303 	lsl.w	r3, r2, r3
 80034cc:	69ba      	ldr	r2, [r7, #24]
 80034ce:	4313      	orrs	r3, r2
 80034d0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80034d2:	69fb      	ldr	r3, [r7, #28]
 80034d4:	08da      	lsrs	r2, r3, #3
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	3208      	adds	r2, #8
 80034da:	69b9      	ldr	r1, [r7, #24]
 80034dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80034e6:	69fb      	ldr	r3, [r7, #28]
 80034e8:	005b      	lsls	r3, r3, #1
 80034ea:	2203      	movs	r2, #3
 80034ec:	fa02 f303 	lsl.w	r3, r2, r3
 80034f0:	43db      	mvns	r3, r3
 80034f2:	69ba      	ldr	r2, [r7, #24]
 80034f4:	4013      	ands	r3, r2
 80034f6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80034f8:	683b      	ldr	r3, [r7, #0]
 80034fa:	685b      	ldr	r3, [r3, #4]
 80034fc:	f003 0203 	and.w	r2, r3, #3
 8003500:	69fb      	ldr	r3, [r7, #28]
 8003502:	005b      	lsls	r3, r3, #1
 8003504:	fa02 f303 	lsl.w	r3, r2, r3
 8003508:	69ba      	ldr	r2, [r7, #24]
 800350a:	4313      	orrs	r3, r2
 800350c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	69ba      	ldr	r2, [r7, #24]
 8003512:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003514:	683b      	ldr	r3, [r7, #0]
 8003516:	685b      	ldr	r3, [r3, #4]
 8003518:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800351c:	2b00      	cmp	r3, #0
 800351e:	f000 80b4 	beq.w	800368a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003522:	2300      	movs	r3, #0
 8003524:	60fb      	str	r3, [r7, #12]
 8003526:	4b60      	ldr	r3, [pc, #384]	@ (80036a8 <HAL_GPIO_Init+0x30c>)
 8003528:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800352a:	4a5f      	ldr	r2, [pc, #380]	@ (80036a8 <HAL_GPIO_Init+0x30c>)
 800352c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003530:	6453      	str	r3, [r2, #68]	@ 0x44
 8003532:	4b5d      	ldr	r3, [pc, #372]	@ (80036a8 <HAL_GPIO_Init+0x30c>)
 8003534:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003536:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800353a:	60fb      	str	r3, [r7, #12]
 800353c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800353e:	4a5b      	ldr	r2, [pc, #364]	@ (80036ac <HAL_GPIO_Init+0x310>)
 8003540:	69fb      	ldr	r3, [r7, #28]
 8003542:	089b      	lsrs	r3, r3, #2
 8003544:	3302      	adds	r3, #2
 8003546:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800354a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800354c:	69fb      	ldr	r3, [r7, #28]
 800354e:	f003 0303 	and.w	r3, r3, #3
 8003552:	009b      	lsls	r3, r3, #2
 8003554:	220f      	movs	r2, #15
 8003556:	fa02 f303 	lsl.w	r3, r2, r3
 800355a:	43db      	mvns	r3, r3
 800355c:	69ba      	ldr	r2, [r7, #24]
 800355e:	4013      	ands	r3, r2
 8003560:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	4a52      	ldr	r2, [pc, #328]	@ (80036b0 <HAL_GPIO_Init+0x314>)
 8003566:	4293      	cmp	r3, r2
 8003568:	d02b      	beq.n	80035c2 <HAL_GPIO_Init+0x226>
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	4a51      	ldr	r2, [pc, #324]	@ (80036b4 <HAL_GPIO_Init+0x318>)
 800356e:	4293      	cmp	r3, r2
 8003570:	d025      	beq.n	80035be <HAL_GPIO_Init+0x222>
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	4a50      	ldr	r2, [pc, #320]	@ (80036b8 <HAL_GPIO_Init+0x31c>)
 8003576:	4293      	cmp	r3, r2
 8003578:	d01f      	beq.n	80035ba <HAL_GPIO_Init+0x21e>
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	4a4f      	ldr	r2, [pc, #316]	@ (80036bc <HAL_GPIO_Init+0x320>)
 800357e:	4293      	cmp	r3, r2
 8003580:	d019      	beq.n	80035b6 <HAL_GPIO_Init+0x21a>
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	4a4e      	ldr	r2, [pc, #312]	@ (80036c0 <HAL_GPIO_Init+0x324>)
 8003586:	4293      	cmp	r3, r2
 8003588:	d013      	beq.n	80035b2 <HAL_GPIO_Init+0x216>
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	4a4d      	ldr	r2, [pc, #308]	@ (80036c4 <HAL_GPIO_Init+0x328>)
 800358e:	4293      	cmp	r3, r2
 8003590:	d00d      	beq.n	80035ae <HAL_GPIO_Init+0x212>
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	4a4c      	ldr	r2, [pc, #304]	@ (80036c8 <HAL_GPIO_Init+0x32c>)
 8003596:	4293      	cmp	r3, r2
 8003598:	d007      	beq.n	80035aa <HAL_GPIO_Init+0x20e>
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	4a4b      	ldr	r2, [pc, #300]	@ (80036cc <HAL_GPIO_Init+0x330>)
 800359e:	4293      	cmp	r3, r2
 80035a0:	d101      	bne.n	80035a6 <HAL_GPIO_Init+0x20a>
 80035a2:	2307      	movs	r3, #7
 80035a4:	e00e      	b.n	80035c4 <HAL_GPIO_Init+0x228>
 80035a6:	2308      	movs	r3, #8
 80035a8:	e00c      	b.n	80035c4 <HAL_GPIO_Init+0x228>
 80035aa:	2306      	movs	r3, #6
 80035ac:	e00a      	b.n	80035c4 <HAL_GPIO_Init+0x228>
 80035ae:	2305      	movs	r3, #5
 80035b0:	e008      	b.n	80035c4 <HAL_GPIO_Init+0x228>
 80035b2:	2304      	movs	r3, #4
 80035b4:	e006      	b.n	80035c4 <HAL_GPIO_Init+0x228>
 80035b6:	2303      	movs	r3, #3
 80035b8:	e004      	b.n	80035c4 <HAL_GPIO_Init+0x228>
 80035ba:	2302      	movs	r3, #2
 80035bc:	e002      	b.n	80035c4 <HAL_GPIO_Init+0x228>
 80035be:	2301      	movs	r3, #1
 80035c0:	e000      	b.n	80035c4 <HAL_GPIO_Init+0x228>
 80035c2:	2300      	movs	r3, #0
 80035c4:	69fa      	ldr	r2, [r7, #28]
 80035c6:	f002 0203 	and.w	r2, r2, #3
 80035ca:	0092      	lsls	r2, r2, #2
 80035cc:	4093      	lsls	r3, r2
 80035ce:	69ba      	ldr	r2, [r7, #24]
 80035d0:	4313      	orrs	r3, r2
 80035d2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80035d4:	4935      	ldr	r1, [pc, #212]	@ (80036ac <HAL_GPIO_Init+0x310>)
 80035d6:	69fb      	ldr	r3, [r7, #28]
 80035d8:	089b      	lsrs	r3, r3, #2
 80035da:	3302      	adds	r3, #2
 80035dc:	69ba      	ldr	r2, [r7, #24]
 80035de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80035e2:	4b3b      	ldr	r3, [pc, #236]	@ (80036d0 <HAL_GPIO_Init+0x334>)
 80035e4:	689b      	ldr	r3, [r3, #8]
 80035e6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80035e8:	693b      	ldr	r3, [r7, #16]
 80035ea:	43db      	mvns	r3, r3
 80035ec:	69ba      	ldr	r2, [r7, #24]
 80035ee:	4013      	ands	r3, r2
 80035f0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80035f2:	683b      	ldr	r3, [r7, #0]
 80035f4:	685b      	ldr	r3, [r3, #4]
 80035f6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d003      	beq.n	8003606 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80035fe:	69ba      	ldr	r2, [r7, #24]
 8003600:	693b      	ldr	r3, [r7, #16]
 8003602:	4313      	orrs	r3, r2
 8003604:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003606:	4a32      	ldr	r2, [pc, #200]	@ (80036d0 <HAL_GPIO_Init+0x334>)
 8003608:	69bb      	ldr	r3, [r7, #24]
 800360a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800360c:	4b30      	ldr	r3, [pc, #192]	@ (80036d0 <HAL_GPIO_Init+0x334>)
 800360e:	68db      	ldr	r3, [r3, #12]
 8003610:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003612:	693b      	ldr	r3, [r7, #16]
 8003614:	43db      	mvns	r3, r3
 8003616:	69ba      	ldr	r2, [r7, #24]
 8003618:	4013      	ands	r3, r2
 800361a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800361c:	683b      	ldr	r3, [r7, #0]
 800361e:	685b      	ldr	r3, [r3, #4]
 8003620:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003624:	2b00      	cmp	r3, #0
 8003626:	d003      	beq.n	8003630 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003628:	69ba      	ldr	r2, [r7, #24]
 800362a:	693b      	ldr	r3, [r7, #16]
 800362c:	4313      	orrs	r3, r2
 800362e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003630:	4a27      	ldr	r2, [pc, #156]	@ (80036d0 <HAL_GPIO_Init+0x334>)
 8003632:	69bb      	ldr	r3, [r7, #24]
 8003634:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003636:	4b26      	ldr	r3, [pc, #152]	@ (80036d0 <HAL_GPIO_Init+0x334>)
 8003638:	685b      	ldr	r3, [r3, #4]
 800363a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800363c:	693b      	ldr	r3, [r7, #16]
 800363e:	43db      	mvns	r3, r3
 8003640:	69ba      	ldr	r2, [r7, #24]
 8003642:	4013      	ands	r3, r2
 8003644:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003646:	683b      	ldr	r3, [r7, #0]
 8003648:	685b      	ldr	r3, [r3, #4]
 800364a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800364e:	2b00      	cmp	r3, #0
 8003650:	d003      	beq.n	800365a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003652:	69ba      	ldr	r2, [r7, #24]
 8003654:	693b      	ldr	r3, [r7, #16]
 8003656:	4313      	orrs	r3, r2
 8003658:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800365a:	4a1d      	ldr	r2, [pc, #116]	@ (80036d0 <HAL_GPIO_Init+0x334>)
 800365c:	69bb      	ldr	r3, [r7, #24]
 800365e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003660:	4b1b      	ldr	r3, [pc, #108]	@ (80036d0 <HAL_GPIO_Init+0x334>)
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003666:	693b      	ldr	r3, [r7, #16]
 8003668:	43db      	mvns	r3, r3
 800366a:	69ba      	ldr	r2, [r7, #24]
 800366c:	4013      	ands	r3, r2
 800366e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003670:	683b      	ldr	r3, [r7, #0]
 8003672:	685b      	ldr	r3, [r3, #4]
 8003674:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003678:	2b00      	cmp	r3, #0
 800367a:	d003      	beq.n	8003684 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800367c:	69ba      	ldr	r2, [r7, #24]
 800367e:	693b      	ldr	r3, [r7, #16]
 8003680:	4313      	orrs	r3, r2
 8003682:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003684:	4a12      	ldr	r2, [pc, #72]	@ (80036d0 <HAL_GPIO_Init+0x334>)
 8003686:	69bb      	ldr	r3, [r7, #24]
 8003688:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800368a:	69fb      	ldr	r3, [r7, #28]
 800368c:	3301      	adds	r3, #1
 800368e:	61fb      	str	r3, [r7, #28]
 8003690:	69fb      	ldr	r3, [r7, #28]
 8003692:	2b0f      	cmp	r3, #15
 8003694:	f67f ae90 	bls.w	80033b8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003698:	bf00      	nop
 800369a:	bf00      	nop
 800369c:	3724      	adds	r7, #36	@ 0x24
 800369e:	46bd      	mov	sp, r7
 80036a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a4:	4770      	bx	lr
 80036a6:	bf00      	nop
 80036a8:	40023800 	.word	0x40023800
 80036ac:	40013800 	.word	0x40013800
 80036b0:	40020000 	.word	0x40020000
 80036b4:	40020400 	.word	0x40020400
 80036b8:	40020800 	.word	0x40020800
 80036bc:	40020c00 	.word	0x40020c00
 80036c0:	40021000 	.word	0x40021000
 80036c4:	40021400 	.word	0x40021400
 80036c8:	40021800 	.word	0x40021800
 80036cc:	40021c00 	.word	0x40021c00
 80036d0:	40013c00 	.word	0x40013c00

080036d4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80036d4:	b480      	push	{r7}
 80036d6:	b083      	sub	sp, #12
 80036d8:	af00      	add	r7, sp, #0
 80036da:	6078      	str	r0, [r7, #4]
 80036dc:	460b      	mov	r3, r1
 80036de:	807b      	strh	r3, [r7, #2]
 80036e0:	4613      	mov	r3, r2
 80036e2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80036e4:	787b      	ldrb	r3, [r7, #1]
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d003      	beq.n	80036f2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80036ea:	887a      	ldrh	r2, [r7, #2]
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80036f0:	e003      	b.n	80036fa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80036f2:	887b      	ldrh	r3, [r7, #2]
 80036f4:	041a      	lsls	r2, r3, #16
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	619a      	str	r2, [r3, #24]
}
 80036fa:	bf00      	nop
 80036fc:	370c      	adds	r7, #12
 80036fe:	46bd      	mov	sp, r7
 8003700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003704:	4770      	bx	lr

08003706 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8003706:	b580      	push	{r7, lr}
 8003708:	b086      	sub	sp, #24
 800370a:	af02      	add	r7, sp, #8
 800370c:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	2b00      	cmp	r3, #0
 8003712:	d101      	bne.n	8003718 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8003714:	2301      	movs	r3, #1
 8003716:	e059      	b.n	80037cc <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 8003724:	b2db      	uxtb	r3, r3
 8003726:	2b00      	cmp	r3, #0
 8003728:	d106      	bne.n	8003738 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	2200      	movs	r2, #0
 800372e:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8003732:	6878      	ldr	r0, [r7, #4]
 8003734:	f007 ff96 	bl	800b664 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2203      	movs	r2, #3
 800373c:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003746:	d102      	bne.n	800374e <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	2200      	movs	r2, #0
 800374c:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	4618      	mov	r0, r3
 8003754:	f004 fda3 	bl	800829e <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	6818      	ldr	r0, [r3, #0]
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	7c1a      	ldrb	r2, [r3, #16]
 8003760:	f88d 2000 	strb.w	r2, [sp]
 8003764:	3304      	adds	r3, #4
 8003766:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003768:	f004 fd24 	bl	80081b4 <USB_CoreInit>
 800376c:	4603      	mov	r3, r0
 800376e:	2b00      	cmp	r3, #0
 8003770:	d005      	beq.n	800377e <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	2202      	movs	r2, #2
 8003776:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 800377a:	2301      	movs	r3, #1
 800377c:	e026      	b.n	80037cc <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	2101      	movs	r1, #1
 8003784:	4618      	mov	r0, r3
 8003786:	f004 fd9b 	bl	80082c0 <USB_SetCurrentMode>
 800378a:	4603      	mov	r3, r0
 800378c:	2b00      	cmp	r3, #0
 800378e:	d005      	beq.n	800379c <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	2202      	movs	r2, #2
 8003794:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8003798:	2301      	movs	r3, #1
 800379a:	e017      	b.n	80037cc <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	6818      	ldr	r0, [r3, #0]
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	7c1a      	ldrb	r2, [r3, #16]
 80037a4:	f88d 2000 	strb.w	r2, [sp]
 80037a8:	3304      	adds	r3, #4
 80037aa:	cb0e      	ldmia	r3, {r1, r2, r3}
 80037ac:	f004 ff44 	bl	8008638 <USB_HostInit>
 80037b0:	4603      	mov	r3, r0
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d005      	beq.n	80037c2 <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	2202      	movs	r2, #2
 80037ba:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 80037be:	2301      	movs	r3, #1
 80037c0:	e004      	b.n	80037cc <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	2201      	movs	r2, #1
 80037c6:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 80037ca:	2300      	movs	r3, #0
}
 80037cc:	4618      	mov	r0, r3
 80037ce:	3710      	adds	r7, #16
 80037d0:	46bd      	mov	sp, r7
 80037d2:	bd80      	pop	{r7, pc}

080037d4 <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80037d4:	b590      	push	{r4, r7, lr}
 80037d6:	b08b      	sub	sp, #44	@ 0x2c
 80037d8:	af04      	add	r7, sp, #16
 80037da:	6078      	str	r0, [r7, #4]
 80037dc:	4608      	mov	r0, r1
 80037de:	4611      	mov	r1, r2
 80037e0:	461a      	mov	r2, r3
 80037e2:	4603      	mov	r3, r0
 80037e4:	70fb      	strb	r3, [r7, #3]
 80037e6:	460b      	mov	r3, r1
 80037e8:	70bb      	strb	r3, [r7, #2]
 80037ea:	4613      	mov	r3, r2
 80037ec:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 80037ee:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80037f0:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80037f8:	2b01      	cmp	r3, #1
 80037fa:	d101      	bne.n	8003800 <HAL_HCD_HC_Init+0x2c>
 80037fc:	2302      	movs	r3, #2
 80037fe:	e09d      	b.n	800393c <HAL_HCD_HC_Init+0x168>
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2201      	movs	r2, #1
 8003804:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 8003808:	78fa      	ldrb	r2, [r7, #3]
 800380a:	6879      	ldr	r1, [r7, #4]
 800380c:	4613      	mov	r3, r2
 800380e:	011b      	lsls	r3, r3, #4
 8003810:	1a9b      	subs	r3, r3, r2
 8003812:	009b      	lsls	r3, r3, #2
 8003814:	440b      	add	r3, r1
 8003816:	3319      	adds	r3, #25
 8003818:	2200      	movs	r2, #0
 800381a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 800381c:	78fa      	ldrb	r2, [r7, #3]
 800381e:	6879      	ldr	r1, [r7, #4]
 8003820:	4613      	mov	r3, r2
 8003822:	011b      	lsls	r3, r3, #4
 8003824:	1a9b      	subs	r3, r3, r2
 8003826:	009b      	lsls	r3, r3, #2
 8003828:	440b      	add	r3, r1
 800382a:	3314      	adds	r3, #20
 800382c:	787a      	ldrb	r2, [r7, #1]
 800382e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8003830:	78fa      	ldrb	r2, [r7, #3]
 8003832:	6879      	ldr	r1, [r7, #4]
 8003834:	4613      	mov	r3, r2
 8003836:	011b      	lsls	r3, r3, #4
 8003838:	1a9b      	subs	r3, r3, r2
 800383a:	009b      	lsls	r3, r3, #2
 800383c:	440b      	add	r3, r1
 800383e:	3315      	adds	r3, #21
 8003840:	78fa      	ldrb	r2, [r7, #3]
 8003842:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8003844:	78fa      	ldrb	r2, [r7, #3]
 8003846:	6879      	ldr	r1, [r7, #4]
 8003848:	4613      	mov	r3, r2
 800384a:	011b      	lsls	r3, r3, #4
 800384c:	1a9b      	subs	r3, r3, r2
 800384e:	009b      	lsls	r3, r3, #2
 8003850:	440b      	add	r3, r1
 8003852:	3326      	adds	r3, #38	@ 0x26
 8003854:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8003858:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 800385a:	78fa      	ldrb	r2, [r7, #3]
 800385c:	78bb      	ldrb	r3, [r7, #2]
 800385e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003862:	b2d8      	uxtb	r0, r3
 8003864:	6879      	ldr	r1, [r7, #4]
 8003866:	4613      	mov	r3, r2
 8003868:	011b      	lsls	r3, r3, #4
 800386a:	1a9b      	subs	r3, r3, r2
 800386c:	009b      	lsls	r3, r3, #2
 800386e:	440b      	add	r3, r1
 8003870:	3316      	adds	r3, #22
 8003872:	4602      	mov	r2, r0
 8003874:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 8003876:	78fb      	ldrb	r3, [r7, #3]
 8003878:	4619      	mov	r1, r3
 800387a:	6878      	ldr	r0, [r7, #4]
 800387c:	f000 fbc8 	bl	8004010 <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 8003880:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8003884:	2b00      	cmp	r3, #0
 8003886:	da0a      	bge.n	800389e <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8003888:	78fa      	ldrb	r2, [r7, #3]
 800388a:	6879      	ldr	r1, [r7, #4]
 800388c:	4613      	mov	r3, r2
 800388e:	011b      	lsls	r3, r3, #4
 8003890:	1a9b      	subs	r3, r3, r2
 8003892:	009b      	lsls	r3, r3, #2
 8003894:	440b      	add	r3, r1
 8003896:	3317      	adds	r3, #23
 8003898:	2201      	movs	r2, #1
 800389a:	701a      	strb	r2, [r3, #0]
 800389c:	e009      	b.n	80038b2 <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 800389e:	78fa      	ldrb	r2, [r7, #3]
 80038a0:	6879      	ldr	r1, [r7, #4]
 80038a2:	4613      	mov	r3, r2
 80038a4:	011b      	lsls	r3, r3, #4
 80038a6:	1a9b      	subs	r3, r3, r2
 80038a8:	009b      	lsls	r3, r3, #2
 80038aa:	440b      	add	r3, r1
 80038ac:	3317      	adds	r3, #23
 80038ae:	2200      	movs	r2, #0
 80038b0:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	4618      	mov	r0, r3
 80038b8:	f005 f822 	bl	8008900 <USB_GetHostSpeed>
 80038bc:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 80038be:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80038c2:	2b01      	cmp	r3, #1
 80038c4:	d10b      	bne.n	80038de <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 80038c6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80038ca:	2b01      	cmp	r3, #1
 80038cc:	d107      	bne.n	80038de <HAL_HCD_HC_Init+0x10a>
 80038ce:	693b      	ldr	r3, [r7, #16]
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d104      	bne.n	80038de <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 80038d4:	697b      	ldr	r3, [r7, #20]
 80038d6:	2bbc      	cmp	r3, #188	@ 0xbc
 80038d8:	d901      	bls.n	80038de <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 80038da:	23bc      	movs	r3, #188	@ 0xbc
 80038dc:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 80038de:	78fa      	ldrb	r2, [r7, #3]
 80038e0:	6879      	ldr	r1, [r7, #4]
 80038e2:	4613      	mov	r3, r2
 80038e4:	011b      	lsls	r3, r3, #4
 80038e6:	1a9b      	subs	r3, r3, r2
 80038e8:	009b      	lsls	r3, r3, #2
 80038ea:	440b      	add	r3, r1
 80038ec:	3318      	adds	r3, #24
 80038ee:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 80038f2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 80038f4:	78fa      	ldrb	r2, [r7, #3]
 80038f6:	697b      	ldr	r3, [r7, #20]
 80038f8:	b298      	uxth	r0, r3
 80038fa:	6879      	ldr	r1, [r7, #4]
 80038fc:	4613      	mov	r3, r2
 80038fe:	011b      	lsls	r3, r3, #4
 8003900:	1a9b      	subs	r3, r3, r2
 8003902:	009b      	lsls	r3, r3, #2
 8003904:	440b      	add	r3, r1
 8003906:	3328      	adds	r3, #40	@ 0x28
 8003908:	4602      	mov	r2, r0
 800390a:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	6818      	ldr	r0, [r3, #0]
 8003910:	697b      	ldr	r3, [r7, #20]
 8003912:	b29b      	uxth	r3, r3
 8003914:	787c      	ldrb	r4, [r7, #1]
 8003916:	78ba      	ldrb	r2, [r7, #2]
 8003918:	78f9      	ldrb	r1, [r7, #3]
 800391a:	9302      	str	r3, [sp, #8]
 800391c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8003920:	9301      	str	r3, [sp, #4]
 8003922:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8003926:	9300      	str	r3, [sp, #0]
 8003928:	4623      	mov	r3, r4
 800392a:	f005 f811 	bl	8008950 <USB_HC_Init>
 800392e:	4603      	mov	r3, r0
 8003930:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	2200      	movs	r2, #0
 8003936:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 800393a:	7bfb      	ldrb	r3, [r7, #15]
}
 800393c:	4618      	mov	r0, r3
 800393e:	371c      	adds	r7, #28
 8003940:	46bd      	mov	sp, r7
 8003942:	bd90      	pop	{r4, r7, pc}

08003944 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8003944:	b580      	push	{r7, lr}
 8003946:	b084      	sub	sp, #16
 8003948:	af00      	add	r7, sp, #0
 800394a:	6078      	str	r0, [r7, #4]
 800394c:	460b      	mov	r3, r1
 800394e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8003950:	2300      	movs	r3, #0
 8003952:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 800395a:	2b01      	cmp	r3, #1
 800395c:	d101      	bne.n	8003962 <HAL_HCD_HC_Halt+0x1e>
 800395e:	2302      	movs	r3, #2
 8003960:	e00f      	b.n	8003982 <HAL_HCD_HC_Halt+0x3e>
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	2201      	movs	r2, #1
 8003966:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_HC_Halt(hhcd->Instance, ch_num);
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	78fa      	ldrb	r2, [r7, #3]
 8003970:	4611      	mov	r1, r2
 8003972:	4618      	mov	r0, r3
 8003974:	f005 fba3 	bl	80090be <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	2200      	movs	r2, #0
 800397c:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8003980:	7bfb      	ldrb	r3, [r7, #15]
}
 8003982:	4618      	mov	r0, r3
 8003984:	3710      	adds	r7, #16
 8003986:	46bd      	mov	sp, r7
 8003988:	bd80      	pop	{r7, pc}
	...

0800398c <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 800398c:	b580      	push	{r7, lr}
 800398e:	b082      	sub	sp, #8
 8003990:	af00      	add	r7, sp, #0
 8003992:	6078      	str	r0, [r7, #4]
 8003994:	4608      	mov	r0, r1
 8003996:	4611      	mov	r1, r2
 8003998:	461a      	mov	r2, r3
 800399a:	4603      	mov	r3, r0
 800399c:	70fb      	strb	r3, [r7, #3]
 800399e:	460b      	mov	r3, r1
 80039a0:	70bb      	strb	r3, [r7, #2]
 80039a2:	4613      	mov	r3, r2
 80039a4:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 80039a6:	78fa      	ldrb	r2, [r7, #3]
 80039a8:	6879      	ldr	r1, [r7, #4]
 80039aa:	4613      	mov	r3, r2
 80039ac:	011b      	lsls	r3, r3, #4
 80039ae:	1a9b      	subs	r3, r3, r2
 80039b0:	009b      	lsls	r3, r3, #2
 80039b2:	440b      	add	r3, r1
 80039b4:	3317      	adds	r3, #23
 80039b6:	78ba      	ldrb	r2, [r7, #2]
 80039b8:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 80039ba:	78fa      	ldrb	r2, [r7, #3]
 80039bc:	6879      	ldr	r1, [r7, #4]
 80039be:	4613      	mov	r3, r2
 80039c0:	011b      	lsls	r3, r3, #4
 80039c2:	1a9b      	subs	r3, r3, r2
 80039c4:	009b      	lsls	r3, r3, #2
 80039c6:	440b      	add	r3, r1
 80039c8:	3326      	adds	r3, #38	@ 0x26
 80039ca:	787a      	ldrb	r2, [r7, #1]
 80039cc:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 80039ce:	7c3b      	ldrb	r3, [r7, #16]
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d114      	bne.n	80039fe <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 80039d4:	78fa      	ldrb	r2, [r7, #3]
 80039d6:	6879      	ldr	r1, [r7, #4]
 80039d8:	4613      	mov	r3, r2
 80039da:	011b      	lsls	r3, r3, #4
 80039dc:	1a9b      	subs	r3, r3, r2
 80039de:	009b      	lsls	r3, r3, #2
 80039e0:	440b      	add	r3, r1
 80039e2:	332a      	adds	r3, #42	@ 0x2a
 80039e4:	2203      	movs	r2, #3
 80039e6:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 80039e8:	78fa      	ldrb	r2, [r7, #3]
 80039ea:	6879      	ldr	r1, [r7, #4]
 80039ec:	4613      	mov	r3, r2
 80039ee:	011b      	lsls	r3, r3, #4
 80039f0:	1a9b      	subs	r3, r3, r2
 80039f2:	009b      	lsls	r3, r3, #2
 80039f4:	440b      	add	r3, r1
 80039f6:	3319      	adds	r3, #25
 80039f8:	7f3a      	ldrb	r2, [r7, #28]
 80039fa:	701a      	strb	r2, [r3, #0]
 80039fc:	e009      	b.n	8003a12 <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80039fe:	78fa      	ldrb	r2, [r7, #3]
 8003a00:	6879      	ldr	r1, [r7, #4]
 8003a02:	4613      	mov	r3, r2
 8003a04:	011b      	lsls	r3, r3, #4
 8003a06:	1a9b      	subs	r3, r3, r2
 8003a08:	009b      	lsls	r3, r3, #2
 8003a0a:	440b      	add	r3, r1
 8003a0c:	332a      	adds	r3, #42	@ 0x2a
 8003a0e:	2202      	movs	r2, #2
 8003a10:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8003a12:	787b      	ldrb	r3, [r7, #1]
 8003a14:	2b03      	cmp	r3, #3
 8003a16:	f200 8102 	bhi.w	8003c1e <HAL_HCD_HC_SubmitRequest+0x292>
 8003a1a:	a201      	add	r2, pc, #4	@ (adr r2, 8003a20 <HAL_HCD_HC_SubmitRequest+0x94>)
 8003a1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a20:	08003a31 	.word	0x08003a31
 8003a24:	08003c09 	.word	0x08003c09
 8003a28:	08003af5 	.word	0x08003af5
 8003a2c:	08003b7f 	.word	0x08003b7f
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 8003a30:	7c3b      	ldrb	r3, [r7, #16]
 8003a32:	2b01      	cmp	r3, #1
 8003a34:	f040 80f5 	bne.w	8003c22 <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 8003a38:	78bb      	ldrb	r3, [r7, #2]
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d12d      	bne.n	8003a9a <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 8003a3e:	8b3b      	ldrh	r3, [r7, #24]
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d109      	bne.n	8003a58 <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 8003a44:	78fa      	ldrb	r2, [r7, #3]
 8003a46:	6879      	ldr	r1, [r7, #4]
 8003a48:	4613      	mov	r3, r2
 8003a4a:	011b      	lsls	r3, r3, #4
 8003a4c:	1a9b      	subs	r3, r3, r2
 8003a4e:	009b      	lsls	r3, r3, #2
 8003a50:	440b      	add	r3, r1
 8003a52:	333d      	adds	r3, #61	@ 0x3d
 8003a54:	2201      	movs	r2, #1
 8003a56:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 8003a58:	78fa      	ldrb	r2, [r7, #3]
 8003a5a:	6879      	ldr	r1, [r7, #4]
 8003a5c:	4613      	mov	r3, r2
 8003a5e:	011b      	lsls	r3, r3, #4
 8003a60:	1a9b      	subs	r3, r3, r2
 8003a62:	009b      	lsls	r3, r3, #2
 8003a64:	440b      	add	r3, r1
 8003a66:	333d      	adds	r3, #61	@ 0x3d
 8003a68:	781b      	ldrb	r3, [r3, #0]
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d10a      	bne.n	8003a84 <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003a6e:	78fa      	ldrb	r2, [r7, #3]
 8003a70:	6879      	ldr	r1, [r7, #4]
 8003a72:	4613      	mov	r3, r2
 8003a74:	011b      	lsls	r3, r3, #4
 8003a76:	1a9b      	subs	r3, r3, r2
 8003a78:	009b      	lsls	r3, r3, #2
 8003a7a:	440b      	add	r3, r1
 8003a7c:	332a      	adds	r3, #42	@ 0x2a
 8003a7e:	2200      	movs	r2, #0
 8003a80:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 8003a82:	e0ce      	b.n	8003c22 <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003a84:	78fa      	ldrb	r2, [r7, #3]
 8003a86:	6879      	ldr	r1, [r7, #4]
 8003a88:	4613      	mov	r3, r2
 8003a8a:	011b      	lsls	r3, r3, #4
 8003a8c:	1a9b      	subs	r3, r3, r2
 8003a8e:	009b      	lsls	r3, r3, #2
 8003a90:	440b      	add	r3, r1
 8003a92:	332a      	adds	r3, #42	@ 0x2a
 8003a94:	2202      	movs	r2, #2
 8003a96:	701a      	strb	r2, [r3, #0]
      break;
 8003a98:	e0c3      	b.n	8003c22 <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 8003a9a:	78fa      	ldrb	r2, [r7, #3]
 8003a9c:	6879      	ldr	r1, [r7, #4]
 8003a9e:	4613      	mov	r3, r2
 8003aa0:	011b      	lsls	r3, r3, #4
 8003aa2:	1a9b      	subs	r3, r3, r2
 8003aa4:	009b      	lsls	r3, r3, #2
 8003aa6:	440b      	add	r3, r1
 8003aa8:	331a      	adds	r3, #26
 8003aaa:	781b      	ldrb	r3, [r3, #0]
 8003aac:	2b01      	cmp	r3, #1
 8003aae:	f040 80b8 	bne.w	8003c22 <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 8003ab2:	78fa      	ldrb	r2, [r7, #3]
 8003ab4:	6879      	ldr	r1, [r7, #4]
 8003ab6:	4613      	mov	r3, r2
 8003ab8:	011b      	lsls	r3, r3, #4
 8003aba:	1a9b      	subs	r3, r3, r2
 8003abc:	009b      	lsls	r3, r3, #2
 8003abe:	440b      	add	r3, r1
 8003ac0:	333c      	adds	r3, #60	@ 0x3c
 8003ac2:	781b      	ldrb	r3, [r3, #0]
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d10a      	bne.n	8003ade <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003ac8:	78fa      	ldrb	r2, [r7, #3]
 8003aca:	6879      	ldr	r1, [r7, #4]
 8003acc:	4613      	mov	r3, r2
 8003ace:	011b      	lsls	r3, r3, #4
 8003ad0:	1a9b      	subs	r3, r3, r2
 8003ad2:	009b      	lsls	r3, r3, #2
 8003ad4:	440b      	add	r3, r1
 8003ad6:	332a      	adds	r3, #42	@ 0x2a
 8003ad8:	2200      	movs	r2, #0
 8003ada:	701a      	strb	r2, [r3, #0]
      break;
 8003adc:	e0a1      	b.n	8003c22 <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003ade:	78fa      	ldrb	r2, [r7, #3]
 8003ae0:	6879      	ldr	r1, [r7, #4]
 8003ae2:	4613      	mov	r3, r2
 8003ae4:	011b      	lsls	r3, r3, #4
 8003ae6:	1a9b      	subs	r3, r3, r2
 8003ae8:	009b      	lsls	r3, r3, #2
 8003aea:	440b      	add	r3, r1
 8003aec:	332a      	adds	r3, #42	@ 0x2a
 8003aee:	2202      	movs	r2, #2
 8003af0:	701a      	strb	r2, [r3, #0]
      break;
 8003af2:	e096      	b.n	8003c22 <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8003af4:	78bb      	ldrb	r3, [r7, #2]
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d120      	bne.n	8003b3c <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8003afa:	78fa      	ldrb	r2, [r7, #3]
 8003afc:	6879      	ldr	r1, [r7, #4]
 8003afe:	4613      	mov	r3, r2
 8003b00:	011b      	lsls	r3, r3, #4
 8003b02:	1a9b      	subs	r3, r3, r2
 8003b04:	009b      	lsls	r3, r3, #2
 8003b06:	440b      	add	r3, r1
 8003b08:	333d      	adds	r3, #61	@ 0x3d
 8003b0a:	781b      	ldrb	r3, [r3, #0]
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d10a      	bne.n	8003b26 <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003b10:	78fa      	ldrb	r2, [r7, #3]
 8003b12:	6879      	ldr	r1, [r7, #4]
 8003b14:	4613      	mov	r3, r2
 8003b16:	011b      	lsls	r3, r3, #4
 8003b18:	1a9b      	subs	r3, r3, r2
 8003b1a:	009b      	lsls	r3, r3, #2
 8003b1c:	440b      	add	r3, r1
 8003b1e:	332a      	adds	r3, #42	@ 0x2a
 8003b20:	2200      	movs	r2, #0
 8003b22:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8003b24:	e07e      	b.n	8003c24 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003b26:	78fa      	ldrb	r2, [r7, #3]
 8003b28:	6879      	ldr	r1, [r7, #4]
 8003b2a:	4613      	mov	r3, r2
 8003b2c:	011b      	lsls	r3, r3, #4
 8003b2e:	1a9b      	subs	r3, r3, r2
 8003b30:	009b      	lsls	r3, r3, #2
 8003b32:	440b      	add	r3, r1
 8003b34:	332a      	adds	r3, #42	@ 0x2a
 8003b36:	2202      	movs	r2, #2
 8003b38:	701a      	strb	r2, [r3, #0]
      break;
 8003b3a:	e073      	b.n	8003c24 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8003b3c:	78fa      	ldrb	r2, [r7, #3]
 8003b3e:	6879      	ldr	r1, [r7, #4]
 8003b40:	4613      	mov	r3, r2
 8003b42:	011b      	lsls	r3, r3, #4
 8003b44:	1a9b      	subs	r3, r3, r2
 8003b46:	009b      	lsls	r3, r3, #2
 8003b48:	440b      	add	r3, r1
 8003b4a:	333c      	adds	r3, #60	@ 0x3c
 8003b4c:	781b      	ldrb	r3, [r3, #0]
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d10a      	bne.n	8003b68 <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003b52:	78fa      	ldrb	r2, [r7, #3]
 8003b54:	6879      	ldr	r1, [r7, #4]
 8003b56:	4613      	mov	r3, r2
 8003b58:	011b      	lsls	r3, r3, #4
 8003b5a:	1a9b      	subs	r3, r3, r2
 8003b5c:	009b      	lsls	r3, r3, #2
 8003b5e:	440b      	add	r3, r1
 8003b60:	332a      	adds	r3, #42	@ 0x2a
 8003b62:	2200      	movs	r2, #0
 8003b64:	701a      	strb	r2, [r3, #0]
      break;
 8003b66:	e05d      	b.n	8003c24 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003b68:	78fa      	ldrb	r2, [r7, #3]
 8003b6a:	6879      	ldr	r1, [r7, #4]
 8003b6c:	4613      	mov	r3, r2
 8003b6e:	011b      	lsls	r3, r3, #4
 8003b70:	1a9b      	subs	r3, r3, r2
 8003b72:	009b      	lsls	r3, r3, #2
 8003b74:	440b      	add	r3, r1
 8003b76:	332a      	adds	r3, #42	@ 0x2a
 8003b78:	2202      	movs	r2, #2
 8003b7a:	701a      	strb	r2, [r3, #0]
      break;
 8003b7c:	e052      	b.n	8003c24 <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8003b7e:	78bb      	ldrb	r3, [r7, #2]
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d120      	bne.n	8003bc6 <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8003b84:	78fa      	ldrb	r2, [r7, #3]
 8003b86:	6879      	ldr	r1, [r7, #4]
 8003b88:	4613      	mov	r3, r2
 8003b8a:	011b      	lsls	r3, r3, #4
 8003b8c:	1a9b      	subs	r3, r3, r2
 8003b8e:	009b      	lsls	r3, r3, #2
 8003b90:	440b      	add	r3, r1
 8003b92:	333d      	adds	r3, #61	@ 0x3d
 8003b94:	781b      	ldrb	r3, [r3, #0]
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d10a      	bne.n	8003bb0 <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003b9a:	78fa      	ldrb	r2, [r7, #3]
 8003b9c:	6879      	ldr	r1, [r7, #4]
 8003b9e:	4613      	mov	r3, r2
 8003ba0:	011b      	lsls	r3, r3, #4
 8003ba2:	1a9b      	subs	r3, r3, r2
 8003ba4:	009b      	lsls	r3, r3, #2
 8003ba6:	440b      	add	r3, r1
 8003ba8:	332a      	adds	r3, #42	@ 0x2a
 8003baa:	2200      	movs	r2, #0
 8003bac:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8003bae:	e039      	b.n	8003c24 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003bb0:	78fa      	ldrb	r2, [r7, #3]
 8003bb2:	6879      	ldr	r1, [r7, #4]
 8003bb4:	4613      	mov	r3, r2
 8003bb6:	011b      	lsls	r3, r3, #4
 8003bb8:	1a9b      	subs	r3, r3, r2
 8003bba:	009b      	lsls	r3, r3, #2
 8003bbc:	440b      	add	r3, r1
 8003bbe:	332a      	adds	r3, #42	@ 0x2a
 8003bc0:	2202      	movs	r2, #2
 8003bc2:	701a      	strb	r2, [r3, #0]
      break;
 8003bc4:	e02e      	b.n	8003c24 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8003bc6:	78fa      	ldrb	r2, [r7, #3]
 8003bc8:	6879      	ldr	r1, [r7, #4]
 8003bca:	4613      	mov	r3, r2
 8003bcc:	011b      	lsls	r3, r3, #4
 8003bce:	1a9b      	subs	r3, r3, r2
 8003bd0:	009b      	lsls	r3, r3, #2
 8003bd2:	440b      	add	r3, r1
 8003bd4:	333c      	adds	r3, #60	@ 0x3c
 8003bd6:	781b      	ldrb	r3, [r3, #0]
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d10a      	bne.n	8003bf2 <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003bdc:	78fa      	ldrb	r2, [r7, #3]
 8003bde:	6879      	ldr	r1, [r7, #4]
 8003be0:	4613      	mov	r3, r2
 8003be2:	011b      	lsls	r3, r3, #4
 8003be4:	1a9b      	subs	r3, r3, r2
 8003be6:	009b      	lsls	r3, r3, #2
 8003be8:	440b      	add	r3, r1
 8003bea:	332a      	adds	r3, #42	@ 0x2a
 8003bec:	2200      	movs	r2, #0
 8003bee:	701a      	strb	r2, [r3, #0]
      break;
 8003bf0:	e018      	b.n	8003c24 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003bf2:	78fa      	ldrb	r2, [r7, #3]
 8003bf4:	6879      	ldr	r1, [r7, #4]
 8003bf6:	4613      	mov	r3, r2
 8003bf8:	011b      	lsls	r3, r3, #4
 8003bfa:	1a9b      	subs	r3, r3, r2
 8003bfc:	009b      	lsls	r3, r3, #2
 8003bfe:	440b      	add	r3, r1
 8003c00:	332a      	adds	r3, #42	@ 0x2a
 8003c02:	2202      	movs	r2, #2
 8003c04:	701a      	strb	r2, [r3, #0]
      break;
 8003c06:	e00d      	b.n	8003c24 <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003c08:	78fa      	ldrb	r2, [r7, #3]
 8003c0a:	6879      	ldr	r1, [r7, #4]
 8003c0c:	4613      	mov	r3, r2
 8003c0e:	011b      	lsls	r3, r3, #4
 8003c10:	1a9b      	subs	r3, r3, r2
 8003c12:	009b      	lsls	r3, r3, #2
 8003c14:	440b      	add	r3, r1
 8003c16:	332a      	adds	r3, #42	@ 0x2a
 8003c18:	2200      	movs	r2, #0
 8003c1a:	701a      	strb	r2, [r3, #0]
      break;
 8003c1c:	e002      	b.n	8003c24 <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 8003c1e:	bf00      	nop
 8003c20:	e000      	b.n	8003c24 <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 8003c22:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8003c24:	78fa      	ldrb	r2, [r7, #3]
 8003c26:	6879      	ldr	r1, [r7, #4]
 8003c28:	4613      	mov	r3, r2
 8003c2a:	011b      	lsls	r3, r3, #4
 8003c2c:	1a9b      	subs	r3, r3, r2
 8003c2e:	009b      	lsls	r3, r3, #2
 8003c30:	440b      	add	r3, r1
 8003c32:	332c      	adds	r3, #44	@ 0x2c
 8003c34:	697a      	ldr	r2, [r7, #20]
 8003c36:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8003c38:	78fa      	ldrb	r2, [r7, #3]
 8003c3a:	8b39      	ldrh	r1, [r7, #24]
 8003c3c:	6878      	ldr	r0, [r7, #4]
 8003c3e:	4613      	mov	r3, r2
 8003c40:	011b      	lsls	r3, r3, #4
 8003c42:	1a9b      	subs	r3, r3, r2
 8003c44:	009b      	lsls	r3, r3, #2
 8003c46:	4403      	add	r3, r0
 8003c48:	3334      	adds	r3, #52	@ 0x34
 8003c4a:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8003c4c:	78fa      	ldrb	r2, [r7, #3]
 8003c4e:	6879      	ldr	r1, [r7, #4]
 8003c50:	4613      	mov	r3, r2
 8003c52:	011b      	lsls	r3, r3, #4
 8003c54:	1a9b      	subs	r3, r3, r2
 8003c56:	009b      	lsls	r3, r3, #2
 8003c58:	440b      	add	r3, r1
 8003c5a:	334c      	adds	r3, #76	@ 0x4c
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8003c60:	78fa      	ldrb	r2, [r7, #3]
 8003c62:	6879      	ldr	r1, [r7, #4]
 8003c64:	4613      	mov	r3, r2
 8003c66:	011b      	lsls	r3, r3, #4
 8003c68:	1a9b      	subs	r3, r3, r2
 8003c6a:	009b      	lsls	r3, r3, #2
 8003c6c:	440b      	add	r3, r1
 8003c6e:	3338      	adds	r3, #56	@ 0x38
 8003c70:	2200      	movs	r2, #0
 8003c72:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8003c74:	78fa      	ldrb	r2, [r7, #3]
 8003c76:	6879      	ldr	r1, [r7, #4]
 8003c78:	4613      	mov	r3, r2
 8003c7a:	011b      	lsls	r3, r3, #4
 8003c7c:	1a9b      	subs	r3, r3, r2
 8003c7e:	009b      	lsls	r3, r3, #2
 8003c80:	440b      	add	r3, r1
 8003c82:	3315      	adds	r3, #21
 8003c84:	78fa      	ldrb	r2, [r7, #3]
 8003c86:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8003c88:	78fa      	ldrb	r2, [r7, #3]
 8003c8a:	6879      	ldr	r1, [r7, #4]
 8003c8c:	4613      	mov	r3, r2
 8003c8e:	011b      	lsls	r3, r3, #4
 8003c90:	1a9b      	subs	r3, r3, r2
 8003c92:	009b      	lsls	r3, r3, #2
 8003c94:	440b      	add	r3, r1
 8003c96:	334d      	adds	r3, #77	@ 0x4d
 8003c98:	2200      	movs	r2, #0
 8003c9a:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	6818      	ldr	r0, [r3, #0]
 8003ca0:	78fa      	ldrb	r2, [r7, #3]
 8003ca2:	4613      	mov	r3, r2
 8003ca4:	011b      	lsls	r3, r3, #4
 8003ca6:	1a9b      	subs	r3, r3, r2
 8003ca8:	009b      	lsls	r3, r3, #2
 8003caa:	3310      	adds	r3, #16
 8003cac:	687a      	ldr	r2, [r7, #4]
 8003cae:	4413      	add	r3, r2
 8003cb0:	1d19      	adds	r1, r3, #4
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	799b      	ldrb	r3, [r3, #6]
 8003cb6:	461a      	mov	r2, r3
 8003cb8:	f004 ff76 	bl	8008ba8 <USB_HC_StartXfer>
 8003cbc:	4603      	mov	r3, r0
}
 8003cbe:	4618      	mov	r0, r3
 8003cc0:	3708      	adds	r7, #8
 8003cc2:	46bd      	mov	sp, r7
 8003cc4:	bd80      	pop	{r7, pc}
 8003cc6:	bf00      	nop

08003cc8 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003cc8:	b580      	push	{r7, lr}
 8003cca:	b086      	sub	sp, #24
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003cd6:	693b      	ldr	r3, [r7, #16]
 8003cd8:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	4618      	mov	r0, r3
 8003ce0:	f004 fc64 	bl	80085ac <USB_GetMode>
 8003ce4:	4603      	mov	r3, r0
 8003ce6:	2b01      	cmp	r3, #1
 8003ce8:	f040 80fb 	bne.w	8003ee2 <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	4618      	mov	r0, r3
 8003cf2:	f004 fc27 	bl	8008544 <USB_ReadInterrupts>
 8003cf6:	4603      	mov	r3, r0
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	f000 80f1 	beq.w	8003ee0 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	4618      	mov	r0, r3
 8003d04:	f004 fc1e 	bl	8008544 <USB_ReadInterrupts>
 8003d08:	4603      	mov	r3, r0
 8003d0a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003d0e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003d12:	d104      	bne.n	8003d1e <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8003d1c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	4618      	mov	r0, r3
 8003d24:	f004 fc0e 	bl	8008544 <USB_ReadInterrupts>
 8003d28:	4603      	mov	r3, r0
 8003d2a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003d2e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003d32:	d104      	bne.n	8003d3e <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8003d3c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	4618      	mov	r0, r3
 8003d44:	f004 fbfe 	bl	8008544 <USB_ReadInterrupts>
 8003d48:	4603      	mov	r3, r0
 8003d4a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003d4e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003d52:	d104      	bne.n	8003d5e <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8003d5c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	4618      	mov	r0, r3
 8003d64:	f004 fbee 	bl	8008544 <USB_ReadInterrupts>
 8003d68:	4603      	mov	r3, r0
 8003d6a:	f003 0302 	and.w	r3, r3, #2
 8003d6e:	2b02      	cmp	r3, #2
 8003d70:	d103      	bne.n	8003d7a <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	2202      	movs	r2, #2
 8003d78:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	4618      	mov	r0, r3
 8003d80:	f004 fbe0 	bl	8008544 <USB_ReadInterrupts>
 8003d84:	4603      	mov	r3, r0
 8003d86:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003d8a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003d8e:	d120      	bne.n	8003dd2 <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8003d98:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f003 0301 	and.w	r3, r3, #1
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d113      	bne.n	8003dd2 <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8003daa:	2110      	movs	r1, #16
 8003dac:	6938      	ldr	r0, [r7, #16]
 8003dae:	f004 fad3 	bl	8008358 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8003db2:	6938      	ldr	r0, [r7, #16]
 8003db4:	f004 fb02 	bl	80083bc <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	7a5b      	ldrb	r3, [r3, #9]
 8003dbc:	2b02      	cmp	r3, #2
 8003dbe:	d105      	bne.n	8003dcc <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	2101      	movs	r1, #1
 8003dc6:	4618      	mov	r0, r3
 8003dc8:	f004 fcfa 	bl	80087c0 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8003dcc:	6878      	ldr	r0, [r7, #4]
 8003dce:	f007 fcc7 	bl	800b760 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	4618      	mov	r0, r3
 8003dd8:	f004 fbb4 	bl	8008544 <USB_ReadInterrupts>
 8003ddc:	4603      	mov	r3, r0
 8003dde:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003de2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003de6:	d102      	bne.n	8003dee <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8003de8:	6878      	ldr	r0, [r7, #4]
 8003dea:	f001 fd4d 	bl	8005888 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	4618      	mov	r0, r3
 8003df4:	f004 fba6 	bl	8008544 <USB_ReadInterrupts>
 8003df8:	4603      	mov	r3, r0
 8003dfa:	f003 0308 	and.w	r3, r3, #8
 8003dfe:	2b08      	cmp	r3, #8
 8003e00:	d106      	bne.n	8003e10 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8003e02:	6878      	ldr	r0, [r7, #4]
 8003e04:	f007 fc90 	bl	800b728 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	2208      	movs	r2, #8
 8003e0e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	4618      	mov	r0, r3
 8003e16:	f004 fb95 	bl	8008544 <USB_ReadInterrupts>
 8003e1a:	4603      	mov	r3, r0
 8003e1c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e20:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003e24:	d139      	bne.n	8003e9a <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	4618      	mov	r0, r3
 8003e2c:	f005 f936 	bl	800909c <USB_HC_ReadInterrupt>
 8003e30:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8003e32:	2300      	movs	r3, #0
 8003e34:	617b      	str	r3, [r7, #20]
 8003e36:	e025      	b.n	8003e84 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8003e38:	697b      	ldr	r3, [r7, #20]
 8003e3a:	f003 030f 	and.w	r3, r3, #15
 8003e3e:	68ba      	ldr	r2, [r7, #8]
 8003e40:	fa22 f303 	lsr.w	r3, r2, r3
 8003e44:	f003 0301 	and.w	r3, r3, #1
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d018      	beq.n	8003e7e <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8003e4c:	697b      	ldr	r3, [r7, #20]
 8003e4e:	015a      	lsls	r2, r3, #5
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	4413      	add	r3, r2
 8003e54:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003e5e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003e62:	d106      	bne.n	8003e72 <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8003e64:	697b      	ldr	r3, [r7, #20]
 8003e66:	b2db      	uxtb	r3, r3
 8003e68:	4619      	mov	r1, r3
 8003e6a:	6878      	ldr	r0, [r7, #4]
 8003e6c:	f000 f905 	bl	800407a <HCD_HC_IN_IRQHandler>
 8003e70:	e005      	b.n	8003e7e <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8003e72:	697b      	ldr	r3, [r7, #20]
 8003e74:	b2db      	uxtb	r3, r3
 8003e76:	4619      	mov	r1, r3
 8003e78:	6878      	ldr	r0, [r7, #4]
 8003e7a:	f000 ff67 	bl	8004d4c <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8003e7e:	697b      	ldr	r3, [r7, #20]
 8003e80:	3301      	adds	r3, #1
 8003e82:	617b      	str	r3, [r7, #20]
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	795b      	ldrb	r3, [r3, #5]
 8003e88:	461a      	mov	r2, r3
 8003e8a:	697b      	ldr	r3, [r7, #20]
 8003e8c:	4293      	cmp	r3, r2
 8003e8e:	d3d3      	bcc.n	8003e38 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003e98:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	4618      	mov	r0, r3
 8003ea0:	f004 fb50 	bl	8008544 <USB_ReadInterrupts>
 8003ea4:	4603      	mov	r3, r0
 8003ea6:	f003 0310 	and.w	r3, r3, #16
 8003eaa:	2b10      	cmp	r3, #16
 8003eac:	d101      	bne.n	8003eb2 <HAL_HCD_IRQHandler+0x1ea>
 8003eae:	2301      	movs	r3, #1
 8003eb0:	e000      	b.n	8003eb4 <HAL_HCD_IRQHandler+0x1ec>
 8003eb2:	2300      	movs	r3, #0
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d014      	beq.n	8003ee2 <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	699a      	ldr	r2, [r3, #24]
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f022 0210 	bic.w	r2, r2, #16
 8003ec6:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8003ec8:	6878      	ldr	r0, [r7, #4]
 8003eca:	f001 fbfe 	bl	80056ca <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	699a      	ldr	r2, [r3, #24]
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	f042 0210 	orr.w	r2, r2, #16
 8003edc:	619a      	str	r2, [r3, #24]
 8003ede:	e000      	b.n	8003ee2 <HAL_HCD_IRQHandler+0x21a>
      return;
 8003ee0:	bf00      	nop
    }
  }
}
 8003ee2:	3718      	adds	r7, #24
 8003ee4:	46bd      	mov	sp, r7
 8003ee6:	bd80      	pop	{r7, pc}

08003ee8 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8003ee8:	b580      	push	{r7, lr}
 8003eea:	b082      	sub	sp, #8
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8003ef6:	2b01      	cmp	r3, #1
 8003ef8:	d101      	bne.n	8003efe <HAL_HCD_Start+0x16>
 8003efa:	2302      	movs	r3, #2
 8003efc:	e013      	b.n	8003f26 <HAL_HCD_Start+0x3e>
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	2201      	movs	r2, #1
 8003f02:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	2101      	movs	r1, #1
 8003f0c:	4618      	mov	r0, r3
 8003f0e:	f004 fcbe 	bl	800888e <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	4618      	mov	r0, r3
 8003f18:	f004 f9b0 	bl	800827c <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	2200      	movs	r2, #0
 8003f20:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8003f24:	2300      	movs	r3, #0
}
 8003f26:	4618      	mov	r0, r3
 8003f28:	3708      	adds	r7, #8
 8003f2a:	46bd      	mov	sp, r7
 8003f2c:	bd80      	pop	{r7, pc}

08003f2e <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8003f2e:	b580      	push	{r7, lr}
 8003f30:	b082      	sub	sp, #8
 8003f32:	af00      	add	r7, sp, #0
 8003f34:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8003f3c:	2b01      	cmp	r3, #1
 8003f3e:	d101      	bne.n	8003f44 <HAL_HCD_Stop+0x16>
 8003f40:	2302      	movs	r3, #2
 8003f42:	e00d      	b.n	8003f60 <HAL_HCD_Stop+0x32>
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	2201      	movs	r2, #1
 8003f48:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	4618      	mov	r0, r3
 8003f52:	f005 fa11 	bl	8009378 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	2200      	movs	r2, #0
 8003f5a:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8003f5e:	2300      	movs	r3, #0
}
 8003f60:	4618      	mov	r0, r3
 8003f62:	3708      	adds	r7, #8
 8003f64:	46bd      	mov	sp, r7
 8003f66:	bd80      	pop	{r7, pc}

08003f68 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8003f68:	b580      	push	{r7, lr}
 8003f6a:	b082      	sub	sp, #8
 8003f6c:	af00      	add	r7, sp, #0
 8003f6e:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	4618      	mov	r0, r3
 8003f76:	f004 fc60 	bl	800883a <USB_ResetPort>
 8003f7a:	4603      	mov	r3, r0
}
 8003f7c:	4618      	mov	r0, r3
 8003f7e:	3708      	adds	r7, #8
 8003f80:	46bd      	mov	sp, r7
 8003f82:	bd80      	pop	{r7, pc}

08003f84 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8003f84:	b480      	push	{r7}
 8003f86:	b083      	sub	sp, #12
 8003f88:	af00      	add	r7, sp, #0
 8003f8a:	6078      	str	r0, [r7, #4]
 8003f8c:	460b      	mov	r3, r1
 8003f8e:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8003f90:	78fa      	ldrb	r2, [r7, #3]
 8003f92:	6879      	ldr	r1, [r7, #4]
 8003f94:	4613      	mov	r3, r2
 8003f96:	011b      	lsls	r3, r3, #4
 8003f98:	1a9b      	subs	r3, r3, r2
 8003f9a:	009b      	lsls	r3, r3, #2
 8003f9c:	440b      	add	r3, r1
 8003f9e:	334c      	adds	r3, #76	@ 0x4c
 8003fa0:	781b      	ldrb	r3, [r3, #0]
}
 8003fa2:	4618      	mov	r0, r3
 8003fa4:	370c      	adds	r7, #12
 8003fa6:	46bd      	mov	sp, r7
 8003fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fac:	4770      	bx	lr

08003fae <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8003fae:	b480      	push	{r7}
 8003fb0:	b083      	sub	sp, #12
 8003fb2:	af00      	add	r7, sp, #0
 8003fb4:	6078      	str	r0, [r7, #4]
 8003fb6:	460b      	mov	r3, r1
 8003fb8:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8003fba:	78fa      	ldrb	r2, [r7, #3]
 8003fbc:	6879      	ldr	r1, [r7, #4]
 8003fbe:	4613      	mov	r3, r2
 8003fc0:	011b      	lsls	r3, r3, #4
 8003fc2:	1a9b      	subs	r3, r3, r2
 8003fc4:	009b      	lsls	r3, r3, #2
 8003fc6:	440b      	add	r3, r1
 8003fc8:	3338      	adds	r3, #56	@ 0x38
 8003fca:	681b      	ldr	r3, [r3, #0]
}
 8003fcc:	4618      	mov	r0, r3
 8003fce:	370c      	adds	r7, #12
 8003fd0:	46bd      	mov	sp, r7
 8003fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd6:	4770      	bx	lr

08003fd8 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8003fd8:	b580      	push	{r7, lr}
 8003fda:	b082      	sub	sp, #8
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	4618      	mov	r0, r3
 8003fe6:	f004 fca2 	bl	800892e <USB_GetCurrentFrame>
 8003fea:	4603      	mov	r3, r0
}
 8003fec:	4618      	mov	r0, r3
 8003fee:	3708      	adds	r7, #8
 8003ff0:	46bd      	mov	sp, r7
 8003ff2:	bd80      	pop	{r7, pc}

08003ff4 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8003ff4:	b580      	push	{r7, lr}
 8003ff6:	b082      	sub	sp, #8
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	4618      	mov	r0, r3
 8004002:	f004 fc7d 	bl	8008900 <USB_GetHostSpeed>
 8004006:	4603      	mov	r3, r0
}
 8004008:	4618      	mov	r0, r3
 800400a:	3708      	adds	r7, #8
 800400c:	46bd      	mov	sp, r7
 800400e:	bd80      	pop	{r7, pc}

08004010 <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8004010:	b480      	push	{r7}
 8004012:	b083      	sub	sp, #12
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]
 8004018:	460b      	mov	r3, r1
 800401a:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 800401c:	78fa      	ldrb	r2, [r7, #3]
 800401e:	6879      	ldr	r1, [r7, #4]
 8004020:	4613      	mov	r3, r2
 8004022:	011b      	lsls	r3, r3, #4
 8004024:	1a9b      	subs	r3, r3, r2
 8004026:	009b      	lsls	r3, r3, #2
 8004028:	440b      	add	r3, r1
 800402a:	331a      	adds	r3, #26
 800402c:	2200      	movs	r2, #0
 800402e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 8004030:	78fa      	ldrb	r2, [r7, #3]
 8004032:	6879      	ldr	r1, [r7, #4]
 8004034:	4613      	mov	r3, r2
 8004036:	011b      	lsls	r3, r3, #4
 8004038:	1a9b      	subs	r3, r3, r2
 800403a:	009b      	lsls	r3, r3, #2
 800403c:	440b      	add	r3, r1
 800403e:	331b      	adds	r3, #27
 8004040:	2200      	movs	r2, #0
 8004042:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 8004044:	78fa      	ldrb	r2, [r7, #3]
 8004046:	6879      	ldr	r1, [r7, #4]
 8004048:	4613      	mov	r3, r2
 800404a:	011b      	lsls	r3, r3, #4
 800404c:	1a9b      	subs	r3, r3, r2
 800404e:	009b      	lsls	r3, r3, #2
 8004050:	440b      	add	r3, r1
 8004052:	3325      	adds	r3, #37	@ 0x25
 8004054:	2200      	movs	r2, #0
 8004056:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 8004058:	78fa      	ldrb	r2, [r7, #3]
 800405a:	6879      	ldr	r1, [r7, #4]
 800405c:	4613      	mov	r3, r2
 800405e:	011b      	lsls	r3, r3, #4
 8004060:	1a9b      	subs	r3, r3, r2
 8004062:	009b      	lsls	r3, r3, #2
 8004064:	440b      	add	r3, r1
 8004066:	3324      	adds	r3, #36	@ 0x24
 8004068:	2200      	movs	r2, #0
 800406a:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 800406c:	2300      	movs	r3, #0
}
 800406e:	4618      	mov	r0, r3
 8004070:	370c      	adds	r7, #12
 8004072:	46bd      	mov	sp, r7
 8004074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004078:	4770      	bx	lr

0800407a <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800407a:	b580      	push	{r7, lr}
 800407c:	b086      	sub	sp, #24
 800407e:	af00      	add	r7, sp, #0
 8004080:	6078      	str	r0, [r7, #4]
 8004082:	460b      	mov	r3, r1
 8004084:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800408c:	697b      	ldr	r3, [r7, #20]
 800408e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	78fa      	ldrb	r2, [r7, #3]
 8004096:	4611      	mov	r1, r2
 8004098:	4618      	mov	r0, r3
 800409a:	f004 fa66 	bl	800856a <USB_ReadChInterrupts>
 800409e:	4603      	mov	r3, r0
 80040a0:	f003 0304 	and.w	r3, r3, #4
 80040a4:	2b04      	cmp	r3, #4
 80040a6:	d11a      	bne.n	80040de <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 80040a8:	78fb      	ldrb	r3, [r7, #3]
 80040aa:	015a      	lsls	r2, r3, #5
 80040ac:	693b      	ldr	r3, [r7, #16]
 80040ae:	4413      	add	r3, r2
 80040b0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80040b4:	461a      	mov	r2, r3
 80040b6:	2304      	movs	r3, #4
 80040b8:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80040ba:	78fa      	ldrb	r2, [r7, #3]
 80040bc:	6879      	ldr	r1, [r7, #4]
 80040be:	4613      	mov	r3, r2
 80040c0:	011b      	lsls	r3, r3, #4
 80040c2:	1a9b      	subs	r3, r3, r2
 80040c4:	009b      	lsls	r3, r3, #2
 80040c6:	440b      	add	r3, r1
 80040c8:	334d      	adds	r3, #77	@ 0x4d
 80040ca:	2207      	movs	r2, #7
 80040cc:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	78fa      	ldrb	r2, [r7, #3]
 80040d4:	4611      	mov	r1, r2
 80040d6:	4618      	mov	r0, r3
 80040d8:	f004 fff1 	bl	80090be <USB_HC_Halt>
 80040dc:	e09e      	b.n	800421c <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	78fa      	ldrb	r2, [r7, #3]
 80040e4:	4611      	mov	r1, r2
 80040e6:	4618      	mov	r0, r3
 80040e8:	f004 fa3f 	bl	800856a <USB_ReadChInterrupts>
 80040ec:	4603      	mov	r3, r0
 80040ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040f2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80040f6:	d11b      	bne.n	8004130 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 80040f8:	78fb      	ldrb	r3, [r7, #3]
 80040fa:	015a      	lsls	r2, r3, #5
 80040fc:	693b      	ldr	r3, [r7, #16]
 80040fe:	4413      	add	r3, r2
 8004100:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004104:	461a      	mov	r2, r3
 8004106:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800410a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 800410c:	78fa      	ldrb	r2, [r7, #3]
 800410e:	6879      	ldr	r1, [r7, #4]
 8004110:	4613      	mov	r3, r2
 8004112:	011b      	lsls	r3, r3, #4
 8004114:	1a9b      	subs	r3, r3, r2
 8004116:	009b      	lsls	r3, r3, #2
 8004118:	440b      	add	r3, r1
 800411a:	334d      	adds	r3, #77	@ 0x4d
 800411c:	2208      	movs	r2, #8
 800411e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	78fa      	ldrb	r2, [r7, #3]
 8004126:	4611      	mov	r1, r2
 8004128:	4618      	mov	r0, r3
 800412a:	f004 ffc8 	bl	80090be <USB_HC_Halt>
 800412e:	e075      	b.n	800421c <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	78fa      	ldrb	r2, [r7, #3]
 8004136:	4611      	mov	r1, r2
 8004138:	4618      	mov	r0, r3
 800413a:	f004 fa16 	bl	800856a <USB_ReadChInterrupts>
 800413e:	4603      	mov	r3, r0
 8004140:	f003 0308 	and.w	r3, r3, #8
 8004144:	2b08      	cmp	r3, #8
 8004146:	d11a      	bne.n	800417e <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8004148:	78fb      	ldrb	r3, [r7, #3]
 800414a:	015a      	lsls	r2, r3, #5
 800414c:	693b      	ldr	r3, [r7, #16]
 800414e:	4413      	add	r3, r2
 8004150:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004154:	461a      	mov	r2, r3
 8004156:	2308      	movs	r3, #8
 8004158:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 800415a:	78fa      	ldrb	r2, [r7, #3]
 800415c:	6879      	ldr	r1, [r7, #4]
 800415e:	4613      	mov	r3, r2
 8004160:	011b      	lsls	r3, r3, #4
 8004162:	1a9b      	subs	r3, r3, r2
 8004164:	009b      	lsls	r3, r3, #2
 8004166:	440b      	add	r3, r1
 8004168:	334d      	adds	r3, #77	@ 0x4d
 800416a:	2206      	movs	r2, #6
 800416c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	78fa      	ldrb	r2, [r7, #3]
 8004174:	4611      	mov	r1, r2
 8004176:	4618      	mov	r0, r3
 8004178:	f004 ffa1 	bl	80090be <USB_HC_Halt>
 800417c:	e04e      	b.n	800421c <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	78fa      	ldrb	r2, [r7, #3]
 8004184:	4611      	mov	r1, r2
 8004186:	4618      	mov	r0, r3
 8004188:	f004 f9ef 	bl	800856a <USB_ReadChInterrupts>
 800418c:	4603      	mov	r3, r0
 800418e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004192:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004196:	d11b      	bne.n	80041d0 <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8004198:	78fb      	ldrb	r3, [r7, #3]
 800419a:	015a      	lsls	r2, r3, #5
 800419c:	693b      	ldr	r3, [r7, #16]
 800419e:	4413      	add	r3, r2
 80041a0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80041a4:	461a      	mov	r2, r3
 80041a6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80041aa:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 80041ac:	78fa      	ldrb	r2, [r7, #3]
 80041ae:	6879      	ldr	r1, [r7, #4]
 80041b0:	4613      	mov	r3, r2
 80041b2:	011b      	lsls	r3, r3, #4
 80041b4:	1a9b      	subs	r3, r3, r2
 80041b6:	009b      	lsls	r3, r3, #2
 80041b8:	440b      	add	r3, r1
 80041ba:	334d      	adds	r3, #77	@ 0x4d
 80041bc:	2209      	movs	r2, #9
 80041be:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	78fa      	ldrb	r2, [r7, #3]
 80041c6:	4611      	mov	r1, r2
 80041c8:	4618      	mov	r0, r3
 80041ca:	f004 ff78 	bl	80090be <USB_HC_Halt>
 80041ce:	e025      	b.n	800421c <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	78fa      	ldrb	r2, [r7, #3]
 80041d6:	4611      	mov	r1, r2
 80041d8:	4618      	mov	r0, r3
 80041da:	f004 f9c6 	bl	800856a <USB_ReadChInterrupts>
 80041de:	4603      	mov	r3, r0
 80041e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041e4:	2b80      	cmp	r3, #128	@ 0x80
 80041e6:	d119      	bne.n	800421c <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 80041e8:	78fb      	ldrb	r3, [r7, #3]
 80041ea:	015a      	lsls	r2, r3, #5
 80041ec:	693b      	ldr	r3, [r7, #16]
 80041ee:	4413      	add	r3, r2
 80041f0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80041f4:	461a      	mov	r2, r3
 80041f6:	2380      	movs	r3, #128	@ 0x80
 80041f8:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80041fa:	78fa      	ldrb	r2, [r7, #3]
 80041fc:	6879      	ldr	r1, [r7, #4]
 80041fe:	4613      	mov	r3, r2
 8004200:	011b      	lsls	r3, r3, #4
 8004202:	1a9b      	subs	r3, r3, r2
 8004204:	009b      	lsls	r3, r3, #2
 8004206:	440b      	add	r3, r1
 8004208:	334d      	adds	r3, #77	@ 0x4d
 800420a:	2207      	movs	r2, #7
 800420c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	78fa      	ldrb	r2, [r7, #3]
 8004214:	4611      	mov	r1, r2
 8004216:	4618      	mov	r0, r3
 8004218:	f004 ff51 	bl	80090be <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	78fa      	ldrb	r2, [r7, #3]
 8004222:	4611      	mov	r1, r2
 8004224:	4618      	mov	r0, r3
 8004226:	f004 f9a0 	bl	800856a <USB_ReadChInterrupts>
 800422a:	4603      	mov	r3, r0
 800422c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004230:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004234:	d112      	bne.n	800425c <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	78fa      	ldrb	r2, [r7, #3]
 800423c:	4611      	mov	r1, r2
 800423e:	4618      	mov	r0, r3
 8004240:	f004 ff3d 	bl	80090be <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8004244:	78fb      	ldrb	r3, [r7, #3]
 8004246:	015a      	lsls	r2, r3, #5
 8004248:	693b      	ldr	r3, [r7, #16]
 800424a:	4413      	add	r3, r2
 800424c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004250:	461a      	mov	r2, r3
 8004252:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004256:	6093      	str	r3, [r2, #8]
 8004258:	f000 bd75 	b.w	8004d46 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	78fa      	ldrb	r2, [r7, #3]
 8004262:	4611      	mov	r1, r2
 8004264:	4618      	mov	r0, r3
 8004266:	f004 f980 	bl	800856a <USB_ReadChInterrupts>
 800426a:	4603      	mov	r3, r0
 800426c:	f003 0301 	and.w	r3, r3, #1
 8004270:	2b01      	cmp	r3, #1
 8004272:	f040 8128 	bne.w	80044c6 <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8004276:	78fb      	ldrb	r3, [r7, #3]
 8004278:	015a      	lsls	r2, r3, #5
 800427a:	693b      	ldr	r3, [r7, #16]
 800427c:	4413      	add	r3, r2
 800427e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004282:	461a      	mov	r2, r3
 8004284:	2320      	movs	r3, #32
 8004286:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 8004288:	78fa      	ldrb	r2, [r7, #3]
 800428a:	6879      	ldr	r1, [r7, #4]
 800428c:	4613      	mov	r3, r2
 800428e:	011b      	lsls	r3, r3, #4
 8004290:	1a9b      	subs	r3, r3, r2
 8004292:	009b      	lsls	r3, r3, #2
 8004294:	440b      	add	r3, r1
 8004296:	331b      	adds	r3, #27
 8004298:	781b      	ldrb	r3, [r3, #0]
 800429a:	2b01      	cmp	r3, #1
 800429c:	d119      	bne.n	80042d2 <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 800429e:	78fa      	ldrb	r2, [r7, #3]
 80042a0:	6879      	ldr	r1, [r7, #4]
 80042a2:	4613      	mov	r3, r2
 80042a4:	011b      	lsls	r3, r3, #4
 80042a6:	1a9b      	subs	r3, r3, r2
 80042a8:	009b      	lsls	r3, r3, #2
 80042aa:	440b      	add	r3, r1
 80042ac:	331b      	adds	r3, #27
 80042ae:	2200      	movs	r2, #0
 80042b0:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80042b2:	78fb      	ldrb	r3, [r7, #3]
 80042b4:	015a      	lsls	r2, r3, #5
 80042b6:	693b      	ldr	r3, [r7, #16]
 80042b8:	4413      	add	r3, r2
 80042ba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80042be:	685b      	ldr	r3, [r3, #4]
 80042c0:	78fa      	ldrb	r2, [r7, #3]
 80042c2:	0151      	lsls	r1, r2, #5
 80042c4:	693a      	ldr	r2, [r7, #16]
 80042c6:	440a      	add	r2, r1
 80042c8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80042cc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80042d0:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	799b      	ldrb	r3, [r3, #6]
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d01b      	beq.n	8004312 <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 80042da:	78fa      	ldrb	r2, [r7, #3]
 80042dc:	6879      	ldr	r1, [r7, #4]
 80042de:	4613      	mov	r3, r2
 80042e0:	011b      	lsls	r3, r3, #4
 80042e2:	1a9b      	subs	r3, r3, r2
 80042e4:	009b      	lsls	r3, r3, #2
 80042e6:	440b      	add	r3, r1
 80042e8:	3330      	adds	r3, #48	@ 0x30
 80042ea:	6819      	ldr	r1, [r3, #0]
 80042ec:	78fb      	ldrb	r3, [r7, #3]
 80042ee:	015a      	lsls	r2, r3, #5
 80042f0:	693b      	ldr	r3, [r7, #16]
 80042f2:	4413      	add	r3, r2
 80042f4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80042f8:	691b      	ldr	r3, [r3, #16]
 80042fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80042fe:	78fa      	ldrb	r2, [r7, #3]
 8004300:	1ac9      	subs	r1, r1, r3
 8004302:	6878      	ldr	r0, [r7, #4]
 8004304:	4613      	mov	r3, r2
 8004306:	011b      	lsls	r3, r3, #4
 8004308:	1a9b      	subs	r3, r3, r2
 800430a:	009b      	lsls	r3, r3, #2
 800430c:	4403      	add	r3, r0
 800430e:	3338      	adds	r3, #56	@ 0x38
 8004310:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 8004312:	78fa      	ldrb	r2, [r7, #3]
 8004314:	6879      	ldr	r1, [r7, #4]
 8004316:	4613      	mov	r3, r2
 8004318:	011b      	lsls	r3, r3, #4
 800431a:	1a9b      	subs	r3, r3, r2
 800431c:	009b      	lsls	r3, r3, #2
 800431e:	440b      	add	r3, r1
 8004320:	334d      	adds	r3, #77	@ 0x4d
 8004322:	2201      	movs	r2, #1
 8004324:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8004326:	78fa      	ldrb	r2, [r7, #3]
 8004328:	6879      	ldr	r1, [r7, #4]
 800432a:	4613      	mov	r3, r2
 800432c:	011b      	lsls	r3, r3, #4
 800432e:	1a9b      	subs	r3, r3, r2
 8004330:	009b      	lsls	r3, r3, #2
 8004332:	440b      	add	r3, r1
 8004334:	3344      	adds	r3, #68	@ 0x44
 8004336:	2200      	movs	r2, #0
 8004338:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 800433a:	78fb      	ldrb	r3, [r7, #3]
 800433c:	015a      	lsls	r2, r3, #5
 800433e:	693b      	ldr	r3, [r7, #16]
 8004340:	4413      	add	r3, r2
 8004342:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004346:	461a      	mov	r2, r3
 8004348:	2301      	movs	r3, #1
 800434a:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800434c:	78fa      	ldrb	r2, [r7, #3]
 800434e:	6879      	ldr	r1, [r7, #4]
 8004350:	4613      	mov	r3, r2
 8004352:	011b      	lsls	r3, r3, #4
 8004354:	1a9b      	subs	r3, r3, r2
 8004356:	009b      	lsls	r3, r3, #2
 8004358:	440b      	add	r3, r1
 800435a:	3326      	adds	r3, #38	@ 0x26
 800435c:	781b      	ldrb	r3, [r3, #0]
 800435e:	2b00      	cmp	r3, #0
 8004360:	d00a      	beq.n	8004378 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004362:	78fa      	ldrb	r2, [r7, #3]
 8004364:	6879      	ldr	r1, [r7, #4]
 8004366:	4613      	mov	r3, r2
 8004368:	011b      	lsls	r3, r3, #4
 800436a:	1a9b      	subs	r3, r3, r2
 800436c:	009b      	lsls	r3, r3, #2
 800436e:	440b      	add	r3, r1
 8004370:	3326      	adds	r3, #38	@ 0x26
 8004372:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004374:	2b02      	cmp	r3, #2
 8004376:	d110      	bne.n	800439a <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	78fa      	ldrb	r2, [r7, #3]
 800437e:	4611      	mov	r1, r2
 8004380:	4618      	mov	r0, r3
 8004382:	f004 fe9c 	bl	80090be <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8004386:	78fb      	ldrb	r3, [r7, #3]
 8004388:	015a      	lsls	r2, r3, #5
 800438a:	693b      	ldr	r3, [r7, #16]
 800438c:	4413      	add	r3, r2
 800438e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004392:	461a      	mov	r2, r3
 8004394:	2310      	movs	r3, #16
 8004396:	6093      	str	r3, [r2, #8]
 8004398:	e03d      	b.n	8004416 <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 800439a:	78fa      	ldrb	r2, [r7, #3]
 800439c:	6879      	ldr	r1, [r7, #4]
 800439e:	4613      	mov	r3, r2
 80043a0:	011b      	lsls	r3, r3, #4
 80043a2:	1a9b      	subs	r3, r3, r2
 80043a4:	009b      	lsls	r3, r3, #2
 80043a6:	440b      	add	r3, r1
 80043a8:	3326      	adds	r3, #38	@ 0x26
 80043aa:	781b      	ldrb	r3, [r3, #0]
 80043ac:	2b03      	cmp	r3, #3
 80043ae:	d00a      	beq.n	80043c6 <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 80043b0:	78fa      	ldrb	r2, [r7, #3]
 80043b2:	6879      	ldr	r1, [r7, #4]
 80043b4:	4613      	mov	r3, r2
 80043b6:	011b      	lsls	r3, r3, #4
 80043b8:	1a9b      	subs	r3, r3, r2
 80043ba:	009b      	lsls	r3, r3, #2
 80043bc:	440b      	add	r3, r1
 80043be:	3326      	adds	r3, #38	@ 0x26
 80043c0:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 80043c2:	2b01      	cmp	r3, #1
 80043c4:	d127      	bne.n	8004416 <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80043c6:	78fb      	ldrb	r3, [r7, #3]
 80043c8:	015a      	lsls	r2, r3, #5
 80043ca:	693b      	ldr	r3, [r7, #16]
 80043cc:	4413      	add	r3, r2
 80043ce:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	78fa      	ldrb	r2, [r7, #3]
 80043d6:	0151      	lsls	r1, r2, #5
 80043d8:	693a      	ldr	r2, [r7, #16]
 80043da:	440a      	add	r2, r1
 80043dc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80043e0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80043e4:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80043e6:	78fa      	ldrb	r2, [r7, #3]
 80043e8:	6879      	ldr	r1, [r7, #4]
 80043ea:	4613      	mov	r3, r2
 80043ec:	011b      	lsls	r3, r3, #4
 80043ee:	1a9b      	subs	r3, r3, r2
 80043f0:	009b      	lsls	r3, r3, #2
 80043f2:	440b      	add	r3, r1
 80043f4:	334c      	adds	r3, #76	@ 0x4c
 80043f6:	2201      	movs	r2, #1
 80043f8:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80043fa:	78fa      	ldrb	r2, [r7, #3]
 80043fc:	6879      	ldr	r1, [r7, #4]
 80043fe:	4613      	mov	r3, r2
 8004400:	011b      	lsls	r3, r3, #4
 8004402:	1a9b      	subs	r3, r3, r2
 8004404:	009b      	lsls	r3, r3, #2
 8004406:	440b      	add	r3, r1
 8004408:	334c      	adds	r3, #76	@ 0x4c
 800440a:	781a      	ldrb	r2, [r3, #0]
 800440c:	78fb      	ldrb	r3, [r7, #3]
 800440e:	4619      	mov	r1, r3
 8004410:	6878      	ldr	r0, [r7, #4]
 8004412:	f007 f9b3 	bl	800b77c <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	799b      	ldrb	r3, [r3, #6]
 800441a:	2b01      	cmp	r3, #1
 800441c:	d13b      	bne.n	8004496 <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 800441e:	78fa      	ldrb	r2, [r7, #3]
 8004420:	6879      	ldr	r1, [r7, #4]
 8004422:	4613      	mov	r3, r2
 8004424:	011b      	lsls	r3, r3, #4
 8004426:	1a9b      	subs	r3, r3, r2
 8004428:	009b      	lsls	r3, r3, #2
 800442a:	440b      	add	r3, r1
 800442c:	3338      	adds	r3, #56	@ 0x38
 800442e:	6819      	ldr	r1, [r3, #0]
 8004430:	78fa      	ldrb	r2, [r7, #3]
 8004432:	6878      	ldr	r0, [r7, #4]
 8004434:	4613      	mov	r3, r2
 8004436:	011b      	lsls	r3, r3, #4
 8004438:	1a9b      	subs	r3, r3, r2
 800443a:	009b      	lsls	r3, r3, #2
 800443c:	4403      	add	r3, r0
 800443e:	3328      	adds	r3, #40	@ 0x28
 8004440:	881b      	ldrh	r3, [r3, #0]
 8004442:	440b      	add	r3, r1
 8004444:	1e59      	subs	r1, r3, #1
 8004446:	78fa      	ldrb	r2, [r7, #3]
 8004448:	6878      	ldr	r0, [r7, #4]
 800444a:	4613      	mov	r3, r2
 800444c:	011b      	lsls	r3, r3, #4
 800444e:	1a9b      	subs	r3, r3, r2
 8004450:	009b      	lsls	r3, r3, #2
 8004452:	4403      	add	r3, r0
 8004454:	3328      	adds	r3, #40	@ 0x28
 8004456:	881b      	ldrh	r3, [r3, #0]
 8004458:	fbb1 f3f3 	udiv	r3, r1, r3
 800445c:	f003 0301 	and.w	r3, r3, #1
 8004460:	2b00      	cmp	r3, #0
 8004462:	f000 8470 	beq.w	8004d46 <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8004466:	78fa      	ldrb	r2, [r7, #3]
 8004468:	6879      	ldr	r1, [r7, #4]
 800446a:	4613      	mov	r3, r2
 800446c:	011b      	lsls	r3, r3, #4
 800446e:	1a9b      	subs	r3, r3, r2
 8004470:	009b      	lsls	r3, r3, #2
 8004472:	440b      	add	r3, r1
 8004474:	333c      	adds	r3, #60	@ 0x3c
 8004476:	781b      	ldrb	r3, [r3, #0]
 8004478:	78fa      	ldrb	r2, [r7, #3]
 800447a:	f083 0301 	eor.w	r3, r3, #1
 800447e:	b2d8      	uxtb	r0, r3
 8004480:	6879      	ldr	r1, [r7, #4]
 8004482:	4613      	mov	r3, r2
 8004484:	011b      	lsls	r3, r3, #4
 8004486:	1a9b      	subs	r3, r3, r2
 8004488:	009b      	lsls	r3, r3, #2
 800448a:	440b      	add	r3, r1
 800448c:	333c      	adds	r3, #60	@ 0x3c
 800448e:	4602      	mov	r2, r0
 8004490:	701a      	strb	r2, [r3, #0]
 8004492:	f000 bc58 	b.w	8004d46 <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8004496:	78fa      	ldrb	r2, [r7, #3]
 8004498:	6879      	ldr	r1, [r7, #4]
 800449a:	4613      	mov	r3, r2
 800449c:	011b      	lsls	r3, r3, #4
 800449e:	1a9b      	subs	r3, r3, r2
 80044a0:	009b      	lsls	r3, r3, #2
 80044a2:	440b      	add	r3, r1
 80044a4:	333c      	adds	r3, #60	@ 0x3c
 80044a6:	781b      	ldrb	r3, [r3, #0]
 80044a8:	78fa      	ldrb	r2, [r7, #3]
 80044aa:	f083 0301 	eor.w	r3, r3, #1
 80044ae:	b2d8      	uxtb	r0, r3
 80044b0:	6879      	ldr	r1, [r7, #4]
 80044b2:	4613      	mov	r3, r2
 80044b4:	011b      	lsls	r3, r3, #4
 80044b6:	1a9b      	subs	r3, r3, r2
 80044b8:	009b      	lsls	r3, r3, #2
 80044ba:	440b      	add	r3, r1
 80044bc:	333c      	adds	r3, #60	@ 0x3c
 80044be:	4602      	mov	r2, r0
 80044c0:	701a      	strb	r2, [r3, #0]
 80044c2:	f000 bc40 	b.w	8004d46 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	78fa      	ldrb	r2, [r7, #3]
 80044cc:	4611      	mov	r1, r2
 80044ce:	4618      	mov	r0, r3
 80044d0:	f004 f84b 	bl	800856a <USB_ReadChInterrupts>
 80044d4:	4603      	mov	r3, r0
 80044d6:	f003 0320 	and.w	r3, r3, #32
 80044da:	2b20      	cmp	r3, #32
 80044dc:	d131      	bne.n	8004542 <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80044de:	78fb      	ldrb	r3, [r7, #3]
 80044e0:	015a      	lsls	r2, r3, #5
 80044e2:	693b      	ldr	r3, [r7, #16]
 80044e4:	4413      	add	r3, r2
 80044e6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80044ea:	461a      	mov	r2, r3
 80044ec:	2320      	movs	r3, #32
 80044ee:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 80044f0:	78fa      	ldrb	r2, [r7, #3]
 80044f2:	6879      	ldr	r1, [r7, #4]
 80044f4:	4613      	mov	r3, r2
 80044f6:	011b      	lsls	r3, r3, #4
 80044f8:	1a9b      	subs	r3, r3, r2
 80044fa:	009b      	lsls	r3, r3, #2
 80044fc:	440b      	add	r3, r1
 80044fe:	331a      	adds	r3, #26
 8004500:	781b      	ldrb	r3, [r3, #0]
 8004502:	2b01      	cmp	r3, #1
 8004504:	f040 841f 	bne.w	8004d46 <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 8004508:	78fa      	ldrb	r2, [r7, #3]
 800450a:	6879      	ldr	r1, [r7, #4]
 800450c:	4613      	mov	r3, r2
 800450e:	011b      	lsls	r3, r3, #4
 8004510:	1a9b      	subs	r3, r3, r2
 8004512:	009b      	lsls	r3, r3, #2
 8004514:	440b      	add	r3, r1
 8004516:	331b      	adds	r3, #27
 8004518:	2201      	movs	r2, #1
 800451a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 800451c:	78fa      	ldrb	r2, [r7, #3]
 800451e:	6879      	ldr	r1, [r7, #4]
 8004520:	4613      	mov	r3, r2
 8004522:	011b      	lsls	r3, r3, #4
 8004524:	1a9b      	subs	r3, r3, r2
 8004526:	009b      	lsls	r3, r3, #2
 8004528:	440b      	add	r3, r1
 800452a:	334d      	adds	r3, #77	@ 0x4d
 800452c:	2203      	movs	r2, #3
 800452e:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	78fa      	ldrb	r2, [r7, #3]
 8004536:	4611      	mov	r1, r2
 8004538:	4618      	mov	r0, r3
 800453a:	f004 fdc0 	bl	80090be <USB_HC_Halt>
 800453e:	f000 bc02 	b.w	8004d46 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	78fa      	ldrb	r2, [r7, #3]
 8004548:	4611      	mov	r1, r2
 800454a:	4618      	mov	r0, r3
 800454c:	f004 f80d 	bl	800856a <USB_ReadChInterrupts>
 8004550:	4603      	mov	r3, r0
 8004552:	f003 0302 	and.w	r3, r3, #2
 8004556:	2b02      	cmp	r3, #2
 8004558:	f040 8305 	bne.w	8004b66 <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 800455c:	78fb      	ldrb	r3, [r7, #3]
 800455e:	015a      	lsls	r2, r3, #5
 8004560:	693b      	ldr	r3, [r7, #16]
 8004562:	4413      	add	r3, r2
 8004564:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004568:	461a      	mov	r2, r3
 800456a:	2302      	movs	r3, #2
 800456c:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 800456e:	78fa      	ldrb	r2, [r7, #3]
 8004570:	6879      	ldr	r1, [r7, #4]
 8004572:	4613      	mov	r3, r2
 8004574:	011b      	lsls	r3, r3, #4
 8004576:	1a9b      	subs	r3, r3, r2
 8004578:	009b      	lsls	r3, r3, #2
 800457a:	440b      	add	r3, r1
 800457c:	334d      	adds	r3, #77	@ 0x4d
 800457e:	781b      	ldrb	r3, [r3, #0]
 8004580:	2b01      	cmp	r3, #1
 8004582:	d114      	bne.n	80045ae <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004584:	78fa      	ldrb	r2, [r7, #3]
 8004586:	6879      	ldr	r1, [r7, #4]
 8004588:	4613      	mov	r3, r2
 800458a:	011b      	lsls	r3, r3, #4
 800458c:	1a9b      	subs	r3, r3, r2
 800458e:	009b      	lsls	r3, r3, #2
 8004590:	440b      	add	r3, r1
 8004592:	334d      	adds	r3, #77	@ 0x4d
 8004594:	2202      	movs	r2, #2
 8004596:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8004598:	78fa      	ldrb	r2, [r7, #3]
 800459a:	6879      	ldr	r1, [r7, #4]
 800459c:	4613      	mov	r3, r2
 800459e:	011b      	lsls	r3, r3, #4
 80045a0:	1a9b      	subs	r3, r3, r2
 80045a2:	009b      	lsls	r3, r3, #2
 80045a4:	440b      	add	r3, r1
 80045a6:	334c      	adds	r3, #76	@ 0x4c
 80045a8:	2201      	movs	r2, #1
 80045aa:	701a      	strb	r2, [r3, #0]
 80045ac:	e2cc      	b.n	8004b48 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 80045ae:	78fa      	ldrb	r2, [r7, #3]
 80045b0:	6879      	ldr	r1, [r7, #4]
 80045b2:	4613      	mov	r3, r2
 80045b4:	011b      	lsls	r3, r3, #4
 80045b6:	1a9b      	subs	r3, r3, r2
 80045b8:	009b      	lsls	r3, r3, #2
 80045ba:	440b      	add	r3, r1
 80045bc:	334d      	adds	r3, #77	@ 0x4d
 80045be:	781b      	ldrb	r3, [r3, #0]
 80045c0:	2b06      	cmp	r3, #6
 80045c2:	d114      	bne.n	80045ee <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80045c4:	78fa      	ldrb	r2, [r7, #3]
 80045c6:	6879      	ldr	r1, [r7, #4]
 80045c8:	4613      	mov	r3, r2
 80045ca:	011b      	lsls	r3, r3, #4
 80045cc:	1a9b      	subs	r3, r3, r2
 80045ce:	009b      	lsls	r3, r3, #2
 80045d0:	440b      	add	r3, r1
 80045d2:	334d      	adds	r3, #77	@ 0x4d
 80045d4:	2202      	movs	r2, #2
 80045d6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 80045d8:	78fa      	ldrb	r2, [r7, #3]
 80045da:	6879      	ldr	r1, [r7, #4]
 80045dc:	4613      	mov	r3, r2
 80045de:	011b      	lsls	r3, r3, #4
 80045e0:	1a9b      	subs	r3, r3, r2
 80045e2:	009b      	lsls	r3, r3, #2
 80045e4:	440b      	add	r3, r1
 80045e6:	334c      	adds	r3, #76	@ 0x4c
 80045e8:	2205      	movs	r2, #5
 80045ea:	701a      	strb	r2, [r3, #0]
 80045ec:	e2ac      	b.n	8004b48 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80045ee:	78fa      	ldrb	r2, [r7, #3]
 80045f0:	6879      	ldr	r1, [r7, #4]
 80045f2:	4613      	mov	r3, r2
 80045f4:	011b      	lsls	r3, r3, #4
 80045f6:	1a9b      	subs	r3, r3, r2
 80045f8:	009b      	lsls	r3, r3, #2
 80045fa:	440b      	add	r3, r1
 80045fc:	334d      	adds	r3, #77	@ 0x4d
 80045fe:	781b      	ldrb	r3, [r3, #0]
 8004600:	2b07      	cmp	r3, #7
 8004602:	d00b      	beq.n	800461c <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8004604:	78fa      	ldrb	r2, [r7, #3]
 8004606:	6879      	ldr	r1, [r7, #4]
 8004608:	4613      	mov	r3, r2
 800460a:	011b      	lsls	r3, r3, #4
 800460c:	1a9b      	subs	r3, r3, r2
 800460e:	009b      	lsls	r3, r3, #2
 8004610:	440b      	add	r3, r1
 8004612:	334d      	adds	r3, #77	@ 0x4d
 8004614:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8004616:	2b09      	cmp	r3, #9
 8004618:	f040 80a6 	bne.w	8004768 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800461c:	78fa      	ldrb	r2, [r7, #3]
 800461e:	6879      	ldr	r1, [r7, #4]
 8004620:	4613      	mov	r3, r2
 8004622:	011b      	lsls	r3, r3, #4
 8004624:	1a9b      	subs	r3, r3, r2
 8004626:	009b      	lsls	r3, r3, #2
 8004628:	440b      	add	r3, r1
 800462a:	334d      	adds	r3, #77	@ 0x4d
 800462c:	2202      	movs	r2, #2
 800462e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8004630:	78fa      	ldrb	r2, [r7, #3]
 8004632:	6879      	ldr	r1, [r7, #4]
 8004634:	4613      	mov	r3, r2
 8004636:	011b      	lsls	r3, r3, #4
 8004638:	1a9b      	subs	r3, r3, r2
 800463a:	009b      	lsls	r3, r3, #2
 800463c:	440b      	add	r3, r1
 800463e:	3344      	adds	r3, #68	@ 0x44
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	1c59      	adds	r1, r3, #1
 8004644:	6878      	ldr	r0, [r7, #4]
 8004646:	4613      	mov	r3, r2
 8004648:	011b      	lsls	r3, r3, #4
 800464a:	1a9b      	subs	r3, r3, r2
 800464c:	009b      	lsls	r3, r3, #2
 800464e:	4403      	add	r3, r0
 8004650:	3344      	adds	r3, #68	@ 0x44
 8004652:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004654:	78fa      	ldrb	r2, [r7, #3]
 8004656:	6879      	ldr	r1, [r7, #4]
 8004658:	4613      	mov	r3, r2
 800465a:	011b      	lsls	r3, r3, #4
 800465c:	1a9b      	subs	r3, r3, r2
 800465e:	009b      	lsls	r3, r3, #2
 8004660:	440b      	add	r3, r1
 8004662:	3344      	adds	r3, #68	@ 0x44
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	2b02      	cmp	r3, #2
 8004668:	d943      	bls.n	80046f2 <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 800466a:	78fa      	ldrb	r2, [r7, #3]
 800466c:	6879      	ldr	r1, [r7, #4]
 800466e:	4613      	mov	r3, r2
 8004670:	011b      	lsls	r3, r3, #4
 8004672:	1a9b      	subs	r3, r3, r2
 8004674:	009b      	lsls	r3, r3, #2
 8004676:	440b      	add	r3, r1
 8004678:	3344      	adds	r3, #68	@ 0x44
 800467a:	2200      	movs	r2, #0
 800467c:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 800467e:	78fa      	ldrb	r2, [r7, #3]
 8004680:	6879      	ldr	r1, [r7, #4]
 8004682:	4613      	mov	r3, r2
 8004684:	011b      	lsls	r3, r3, #4
 8004686:	1a9b      	subs	r3, r3, r2
 8004688:	009b      	lsls	r3, r3, #2
 800468a:	440b      	add	r3, r1
 800468c:	331a      	adds	r3, #26
 800468e:	781b      	ldrb	r3, [r3, #0]
 8004690:	2b01      	cmp	r3, #1
 8004692:	d123      	bne.n	80046dc <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8004694:	78fa      	ldrb	r2, [r7, #3]
 8004696:	6879      	ldr	r1, [r7, #4]
 8004698:	4613      	mov	r3, r2
 800469a:	011b      	lsls	r3, r3, #4
 800469c:	1a9b      	subs	r3, r3, r2
 800469e:	009b      	lsls	r3, r3, #2
 80046a0:	440b      	add	r3, r1
 80046a2:	331b      	adds	r3, #27
 80046a4:	2200      	movs	r2, #0
 80046a6:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 80046a8:	78fa      	ldrb	r2, [r7, #3]
 80046aa:	6879      	ldr	r1, [r7, #4]
 80046ac:	4613      	mov	r3, r2
 80046ae:	011b      	lsls	r3, r3, #4
 80046b0:	1a9b      	subs	r3, r3, r2
 80046b2:	009b      	lsls	r3, r3, #2
 80046b4:	440b      	add	r3, r1
 80046b6:	331c      	adds	r3, #28
 80046b8:	2200      	movs	r2, #0
 80046ba:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80046bc:	78fb      	ldrb	r3, [r7, #3]
 80046be:	015a      	lsls	r2, r3, #5
 80046c0:	693b      	ldr	r3, [r7, #16]
 80046c2:	4413      	add	r3, r2
 80046c4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80046c8:	685b      	ldr	r3, [r3, #4]
 80046ca:	78fa      	ldrb	r2, [r7, #3]
 80046cc:	0151      	lsls	r1, r2, #5
 80046ce:	693a      	ldr	r2, [r7, #16]
 80046d0:	440a      	add	r2, r1
 80046d2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80046d6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80046da:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 80046dc:	78fa      	ldrb	r2, [r7, #3]
 80046de:	6879      	ldr	r1, [r7, #4]
 80046e0:	4613      	mov	r3, r2
 80046e2:	011b      	lsls	r3, r3, #4
 80046e4:	1a9b      	subs	r3, r3, r2
 80046e6:	009b      	lsls	r3, r3, #2
 80046e8:	440b      	add	r3, r1
 80046ea:	334c      	adds	r3, #76	@ 0x4c
 80046ec:	2204      	movs	r2, #4
 80046ee:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80046f0:	e229      	b.n	8004b46 <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80046f2:	78fa      	ldrb	r2, [r7, #3]
 80046f4:	6879      	ldr	r1, [r7, #4]
 80046f6:	4613      	mov	r3, r2
 80046f8:	011b      	lsls	r3, r3, #4
 80046fa:	1a9b      	subs	r3, r3, r2
 80046fc:	009b      	lsls	r3, r3, #2
 80046fe:	440b      	add	r3, r1
 8004700:	334c      	adds	r3, #76	@ 0x4c
 8004702:	2202      	movs	r2, #2
 8004704:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004706:	78fa      	ldrb	r2, [r7, #3]
 8004708:	6879      	ldr	r1, [r7, #4]
 800470a:	4613      	mov	r3, r2
 800470c:	011b      	lsls	r3, r3, #4
 800470e:	1a9b      	subs	r3, r3, r2
 8004710:	009b      	lsls	r3, r3, #2
 8004712:	440b      	add	r3, r1
 8004714:	3326      	adds	r3, #38	@ 0x26
 8004716:	781b      	ldrb	r3, [r3, #0]
 8004718:	2b00      	cmp	r3, #0
 800471a:	d00b      	beq.n	8004734 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800471c:	78fa      	ldrb	r2, [r7, #3]
 800471e:	6879      	ldr	r1, [r7, #4]
 8004720:	4613      	mov	r3, r2
 8004722:	011b      	lsls	r3, r3, #4
 8004724:	1a9b      	subs	r3, r3, r2
 8004726:	009b      	lsls	r3, r3, #2
 8004728:	440b      	add	r3, r1
 800472a:	3326      	adds	r3, #38	@ 0x26
 800472c:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800472e:	2b02      	cmp	r3, #2
 8004730:	f040 8209 	bne.w	8004b46 <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8004734:	78fb      	ldrb	r3, [r7, #3]
 8004736:	015a      	lsls	r2, r3, #5
 8004738:	693b      	ldr	r3, [r7, #16]
 800473a:	4413      	add	r3, r2
 800473c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800474a:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004752:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8004754:	78fb      	ldrb	r3, [r7, #3]
 8004756:	015a      	lsls	r2, r3, #5
 8004758:	693b      	ldr	r3, [r7, #16]
 800475a:	4413      	add	r3, r2
 800475c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004760:	461a      	mov	r2, r3
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004766:	e1ee      	b.n	8004b46 <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8004768:	78fa      	ldrb	r2, [r7, #3]
 800476a:	6879      	ldr	r1, [r7, #4]
 800476c:	4613      	mov	r3, r2
 800476e:	011b      	lsls	r3, r3, #4
 8004770:	1a9b      	subs	r3, r3, r2
 8004772:	009b      	lsls	r3, r3, #2
 8004774:	440b      	add	r3, r1
 8004776:	334d      	adds	r3, #77	@ 0x4d
 8004778:	781b      	ldrb	r3, [r3, #0]
 800477a:	2b05      	cmp	r3, #5
 800477c:	f040 80c8 	bne.w	8004910 <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004780:	78fa      	ldrb	r2, [r7, #3]
 8004782:	6879      	ldr	r1, [r7, #4]
 8004784:	4613      	mov	r3, r2
 8004786:	011b      	lsls	r3, r3, #4
 8004788:	1a9b      	subs	r3, r3, r2
 800478a:	009b      	lsls	r3, r3, #2
 800478c:	440b      	add	r3, r1
 800478e:	334d      	adds	r3, #77	@ 0x4d
 8004790:	2202      	movs	r2, #2
 8004792:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8004794:	78fa      	ldrb	r2, [r7, #3]
 8004796:	6879      	ldr	r1, [r7, #4]
 8004798:	4613      	mov	r3, r2
 800479a:	011b      	lsls	r3, r3, #4
 800479c:	1a9b      	subs	r3, r3, r2
 800479e:	009b      	lsls	r3, r3, #2
 80047a0:	440b      	add	r3, r1
 80047a2:	331b      	adds	r3, #27
 80047a4:	781b      	ldrb	r3, [r3, #0]
 80047a6:	2b01      	cmp	r3, #1
 80047a8:	f040 81ce 	bne.w	8004b48 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 80047ac:	78fa      	ldrb	r2, [r7, #3]
 80047ae:	6879      	ldr	r1, [r7, #4]
 80047b0:	4613      	mov	r3, r2
 80047b2:	011b      	lsls	r3, r3, #4
 80047b4:	1a9b      	subs	r3, r3, r2
 80047b6:	009b      	lsls	r3, r3, #2
 80047b8:	440b      	add	r3, r1
 80047ba:	3326      	adds	r3, #38	@ 0x26
 80047bc:	781b      	ldrb	r3, [r3, #0]
 80047be:	2b03      	cmp	r3, #3
 80047c0:	d16b      	bne.n	800489a <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 80047c2:	78fa      	ldrb	r2, [r7, #3]
 80047c4:	6879      	ldr	r1, [r7, #4]
 80047c6:	4613      	mov	r3, r2
 80047c8:	011b      	lsls	r3, r3, #4
 80047ca:	1a9b      	subs	r3, r3, r2
 80047cc:	009b      	lsls	r3, r3, #2
 80047ce:	440b      	add	r3, r1
 80047d0:	3348      	adds	r3, #72	@ 0x48
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	1c59      	adds	r1, r3, #1
 80047d6:	6878      	ldr	r0, [r7, #4]
 80047d8:	4613      	mov	r3, r2
 80047da:	011b      	lsls	r3, r3, #4
 80047dc:	1a9b      	subs	r3, r3, r2
 80047de:	009b      	lsls	r3, r3, #2
 80047e0:	4403      	add	r3, r0
 80047e2:	3348      	adds	r3, #72	@ 0x48
 80047e4:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 80047e6:	78fa      	ldrb	r2, [r7, #3]
 80047e8:	6879      	ldr	r1, [r7, #4]
 80047ea:	4613      	mov	r3, r2
 80047ec:	011b      	lsls	r3, r3, #4
 80047ee:	1a9b      	subs	r3, r3, r2
 80047f0:	009b      	lsls	r3, r3, #2
 80047f2:	440b      	add	r3, r1
 80047f4:	3348      	adds	r3, #72	@ 0x48
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	2b02      	cmp	r3, #2
 80047fa:	d943      	bls.n	8004884 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 80047fc:	78fa      	ldrb	r2, [r7, #3]
 80047fe:	6879      	ldr	r1, [r7, #4]
 8004800:	4613      	mov	r3, r2
 8004802:	011b      	lsls	r3, r3, #4
 8004804:	1a9b      	subs	r3, r3, r2
 8004806:	009b      	lsls	r3, r3, #2
 8004808:	440b      	add	r3, r1
 800480a:	3348      	adds	r3, #72	@ 0x48
 800480c:	2200      	movs	r2, #0
 800480e:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 8004810:	78fa      	ldrb	r2, [r7, #3]
 8004812:	6879      	ldr	r1, [r7, #4]
 8004814:	4613      	mov	r3, r2
 8004816:	011b      	lsls	r3, r3, #4
 8004818:	1a9b      	subs	r3, r3, r2
 800481a:	009b      	lsls	r3, r3, #2
 800481c:	440b      	add	r3, r1
 800481e:	331b      	adds	r3, #27
 8004820:	2200      	movs	r2, #0
 8004822:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 8004824:	78fa      	ldrb	r2, [r7, #3]
 8004826:	6879      	ldr	r1, [r7, #4]
 8004828:	4613      	mov	r3, r2
 800482a:	011b      	lsls	r3, r3, #4
 800482c:	1a9b      	subs	r3, r3, r2
 800482e:	009b      	lsls	r3, r3, #2
 8004830:	440b      	add	r3, r1
 8004832:	3344      	adds	r3, #68	@ 0x44
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	2b02      	cmp	r3, #2
 8004838:	d809      	bhi.n	800484e <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 800483a:	78fa      	ldrb	r2, [r7, #3]
 800483c:	6879      	ldr	r1, [r7, #4]
 800483e:	4613      	mov	r3, r2
 8004840:	011b      	lsls	r3, r3, #4
 8004842:	1a9b      	subs	r3, r3, r2
 8004844:	009b      	lsls	r3, r3, #2
 8004846:	440b      	add	r3, r1
 8004848:	331c      	adds	r3, #28
 800484a:	2201      	movs	r2, #1
 800484c:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800484e:	78fb      	ldrb	r3, [r7, #3]
 8004850:	015a      	lsls	r2, r3, #5
 8004852:	693b      	ldr	r3, [r7, #16]
 8004854:	4413      	add	r3, r2
 8004856:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800485a:	685b      	ldr	r3, [r3, #4]
 800485c:	78fa      	ldrb	r2, [r7, #3]
 800485e:	0151      	lsls	r1, r2, #5
 8004860:	693a      	ldr	r2, [r7, #16]
 8004862:	440a      	add	r2, r1
 8004864:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004868:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800486c:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 800486e:	78fa      	ldrb	r2, [r7, #3]
 8004870:	6879      	ldr	r1, [r7, #4]
 8004872:	4613      	mov	r3, r2
 8004874:	011b      	lsls	r3, r3, #4
 8004876:	1a9b      	subs	r3, r3, r2
 8004878:	009b      	lsls	r3, r3, #2
 800487a:	440b      	add	r3, r1
 800487c:	334c      	adds	r3, #76	@ 0x4c
 800487e:	2204      	movs	r2, #4
 8004880:	701a      	strb	r2, [r3, #0]
 8004882:	e014      	b.n	80048ae <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004884:	78fa      	ldrb	r2, [r7, #3]
 8004886:	6879      	ldr	r1, [r7, #4]
 8004888:	4613      	mov	r3, r2
 800488a:	011b      	lsls	r3, r3, #4
 800488c:	1a9b      	subs	r3, r3, r2
 800488e:	009b      	lsls	r3, r3, #2
 8004890:	440b      	add	r3, r1
 8004892:	334c      	adds	r3, #76	@ 0x4c
 8004894:	2202      	movs	r2, #2
 8004896:	701a      	strb	r2, [r3, #0]
 8004898:	e009      	b.n	80048ae <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800489a:	78fa      	ldrb	r2, [r7, #3]
 800489c:	6879      	ldr	r1, [r7, #4]
 800489e:	4613      	mov	r3, r2
 80048a0:	011b      	lsls	r3, r3, #4
 80048a2:	1a9b      	subs	r3, r3, r2
 80048a4:	009b      	lsls	r3, r3, #2
 80048a6:	440b      	add	r3, r1
 80048a8:	334c      	adds	r3, #76	@ 0x4c
 80048aa:	2202      	movs	r2, #2
 80048ac:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80048ae:	78fa      	ldrb	r2, [r7, #3]
 80048b0:	6879      	ldr	r1, [r7, #4]
 80048b2:	4613      	mov	r3, r2
 80048b4:	011b      	lsls	r3, r3, #4
 80048b6:	1a9b      	subs	r3, r3, r2
 80048b8:	009b      	lsls	r3, r3, #2
 80048ba:	440b      	add	r3, r1
 80048bc:	3326      	adds	r3, #38	@ 0x26
 80048be:	781b      	ldrb	r3, [r3, #0]
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d00b      	beq.n	80048dc <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80048c4:	78fa      	ldrb	r2, [r7, #3]
 80048c6:	6879      	ldr	r1, [r7, #4]
 80048c8:	4613      	mov	r3, r2
 80048ca:	011b      	lsls	r3, r3, #4
 80048cc:	1a9b      	subs	r3, r3, r2
 80048ce:	009b      	lsls	r3, r3, #2
 80048d0:	440b      	add	r3, r1
 80048d2:	3326      	adds	r3, #38	@ 0x26
 80048d4:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80048d6:	2b02      	cmp	r3, #2
 80048d8:	f040 8136 	bne.w	8004b48 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80048dc:	78fb      	ldrb	r3, [r7, #3]
 80048de:	015a      	lsls	r2, r3, #5
 80048e0:	693b      	ldr	r3, [r7, #16]
 80048e2:	4413      	add	r3, r2
 80048e4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80048f2:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80048fa:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80048fc:	78fb      	ldrb	r3, [r7, #3]
 80048fe:	015a      	lsls	r2, r3, #5
 8004900:	693b      	ldr	r3, [r7, #16]
 8004902:	4413      	add	r3, r2
 8004904:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004908:	461a      	mov	r2, r3
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	6013      	str	r3, [r2, #0]
 800490e:	e11b      	b.n	8004b48 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8004910:	78fa      	ldrb	r2, [r7, #3]
 8004912:	6879      	ldr	r1, [r7, #4]
 8004914:	4613      	mov	r3, r2
 8004916:	011b      	lsls	r3, r3, #4
 8004918:	1a9b      	subs	r3, r3, r2
 800491a:	009b      	lsls	r3, r3, #2
 800491c:	440b      	add	r3, r1
 800491e:	334d      	adds	r3, #77	@ 0x4d
 8004920:	781b      	ldrb	r3, [r3, #0]
 8004922:	2b03      	cmp	r3, #3
 8004924:	f040 8081 	bne.w	8004a2a <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004928:	78fa      	ldrb	r2, [r7, #3]
 800492a:	6879      	ldr	r1, [r7, #4]
 800492c:	4613      	mov	r3, r2
 800492e:	011b      	lsls	r3, r3, #4
 8004930:	1a9b      	subs	r3, r3, r2
 8004932:	009b      	lsls	r3, r3, #2
 8004934:	440b      	add	r3, r1
 8004936:	334d      	adds	r3, #77	@ 0x4d
 8004938:	2202      	movs	r2, #2
 800493a:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 800493c:	78fa      	ldrb	r2, [r7, #3]
 800493e:	6879      	ldr	r1, [r7, #4]
 8004940:	4613      	mov	r3, r2
 8004942:	011b      	lsls	r3, r3, #4
 8004944:	1a9b      	subs	r3, r3, r2
 8004946:	009b      	lsls	r3, r3, #2
 8004948:	440b      	add	r3, r1
 800494a:	331b      	adds	r3, #27
 800494c:	781b      	ldrb	r3, [r3, #0]
 800494e:	2b01      	cmp	r3, #1
 8004950:	f040 80fa 	bne.w	8004b48 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004954:	78fa      	ldrb	r2, [r7, #3]
 8004956:	6879      	ldr	r1, [r7, #4]
 8004958:	4613      	mov	r3, r2
 800495a:	011b      	lsls	r3, r3, #4
 800495c:	1a9b      	subs	r3, r3, r2
 800495e:	009b      	lsls	r3, r3, #2
 8004960:	440b      	add	r3, r1
 8004962:	334c      	adds	r3, #76	@ 0x4c
 8004964:	2202      	movs	r2, #2
 8004966:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8004968:	78fb      	ldrb	r3, [r7, #3]
 800496a:	015a      	lsls	r2, r3, #5
 800496c:	693b      	ldr	r3, [r7, #16]
 800496e:	4413      	add	r3, r2
 8004970:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004974:	685b      	ldr	r3, [r3, #4]
 8004976:	78fa      	ldrb	r2, [r7, #3]
 8004978:	0151      	lsls	r1, r2, #5
 800497a:	693a      	ldr	r2, [r7, #16]
 800497c:	440a      	add	r2, r1
 800497e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004982:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004986:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8004988:	78fb      	ldrb	r3, [r7, #3]
 800498a:	015a      	lsls	r2, r3, #5
 800498c:	693b      	ldr	r3, [r7, #16]
 800498e:	4413      	add	r3, r2
 8004990:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004994:	68db      	ldr	r3, [r3, #12]
 8004996:	78fa      	ldrb	r2, [r7, #3]
 8004998:	0151      	lsls	r1, r2, #5
 800499a:	693a      	ldr	r2, [r7, #16]
 800499c:	440a      	add	r2, r1
 800499e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80049a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80049a6:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 80049a8:	78fb      	ldrb	r3, [r7, #3]
 80049aa:	015a      	lsls	r2, r3, #5
 80049ac:	693b      	ldr	r3, [r7, #16]
 80049ae:	4413      	add	r3, r2
 80049b0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80049b4:	68db      	ldr	r3, [r3, #12]
 80049b6:	78fa      	ldrb	r2, [r7, #3]
 80049b8:	0151      	lsls	r1, r2, #5
 80049ba:	693a      	ldr	r2, [r7, #16]
 80049bc:	440a      	add	r2, r1
 80049be:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80049c2:	f023 0320 	bic.w	r3, r3, #32
 80049c6:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80049c8:	78fa      	ldrb	r2, [r7, #3]
 80049ca:	6879      	ldr	r1, [r7, #4]
 80049cc:	4613      	mov	r3, r2
 80049ce:	011b      	lsls	r3, r3, #4
 80049d0:	1a9b      	subs	r3, r3, r2
 80049d2:	009b      	lsls	r3, r3, #2
 80049d4:	440b      	add	r3, r1
 80049d6:	3326      	adds	r3, #38	@ 0x26
 80049d8:	781b      	ldrb	r3, [r3, #0]
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d00b      	beq.n	80049f6 <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80049de:	78fa      	ldrb	r2, [r7, #3]
 80049e0:	6879      	ldr	r1, [r7, #4]
 80049e2:	4613      	mov	r3, r2
 80049e4:	011b      	lsls	r3, r3, #4
 80049e6:	1a9b      	subs	r3, r3, r2
 80049e8:	009b      	lsls	r3, r3, #2
 80049ea:	440b      	add	r3, r1
 80049ec:	3326      	adds	r3, #38	@ 0x26
 80049ee:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80049f0:	2b02      	cmp	r3, #2
 80049f2:	f040 80a9 	bne.w	8004b48 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80049f6:	78fb      	ldrb	r3, [r7, #3]
 80049f8:	015a      	lsls	r2, r3, #5
 80049fa:	693b      	ldr	r3, [r7, #16]
 80049fc:	4413      	add	r3, r2
 80049fe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004a0c:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004a14:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8004a16:	78fb      	ldrb	r3, [r7, #3]
 8004a18:	015a      	lsls	r2, r3, #5
 8004a1a:	693b      	ldr	r3, [r7, #16]
 8004a1c:	4413      	add	r3, r2
 8004a1e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004a22:	461a      	mov	r2, r3
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	6013      	str	r3, [r2, #0]
 8004a28:	e08e      	b.n	8004b48 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8004a2a:	78fa      	ldrb	r2, [r7, #3]
 8004a2c:	6879      	ldr	r1, [r7, #4]
 8004a2e:	4613      	mov	r3, r2
 8004a30:	011b      	lsls	r3, r3, #4
 8004a32:	1a9b      	subs	r3, r3, r2
 8004a34:	009b      	lsls	r3, r3, #2
 8004a36:	440b      	add	r3, r1
 8004a38:	334d      	adds	r3, #77	@ 0x4d
 8004a3a:	781b      	ldrb	r3, [r3, #0]
 8004a3c:	2b04      	cmp	r3, #4
 8004a3e:	d143      	bne.n	8004ac8 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004a40:	78fa      	ldrb	r2, [r7, #3]
 8004a42:	6879      	ldr	r1, [r7, #4]
 8004a44:	4613      	mov	r3, r2
 8004a46:	011b      	lsls	r3, r3, #4
 8004a48:	1a9b      	subs	r3, r3, r2
 8004a4a:	009b      	lsls	r3, r3, #2
 8004a4c:	440b      	add	r3, r1
 8004a4e:	334d      	adds	r3, #77	@ 0x4d
 8004a50:	2202      	movs	r2, #2
 8004a52:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004a54:	78fa      	ldrb	r2, [r7, #3]
 8004a56:	6879      	ldr	r1, [r7, #4]
 8004a58:	4613      	mov	r3, r2
 8004a5a:	011b      	lsls	r3, r3, #4
 8004a5c:	1a9b      	subs	r3, r3, r2
 8004a5e:	009b      	lsls	r3, r3, #2
 8004a60:	440b      	add	r3, r1
 8004a62:	334c      	adds	r3, #76	@ 0x4c
 8004a64:	2202      	movs	r2, #2
 8004a66:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004a68:	78fa      	ldrb	r2, [r7, #3]
 8004a6a:	6879      	ldr	r1, [r7, #4]
 8004a6c:	4613      	mov	r3, r2
 8004a6e:	011b      	lsls	r3, r3, #4
 8004a70:	1a9b      	subs	r3, r3, r2
 8004a72:	009b      	lsls	r3, r3, #2
 8004a74:	440b      	add	r3, r1
 8004a76:	3326      	adds	r3, #38	@ 0x26
 8004a78:	781b      	ldrb	r3, [r3, #0]
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d00a      	beq.n	8004a94 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004a7e:	78fa      	ldrb	r2, [r7, #3]
 8004a80:	6879      	ldr	r1, [r7, #4]
 8004a82:	4613      	mov	r3, r2
 8004a84:	011b      	lsls	r3, r3, #4
 8004a86:	1a9b      	subs	r3, r3, r2
 8004a88:	009b      	lsls	r3, r3, #2
 8004a8a:	440b      	add	r3, r1
 8004a8c:	3326      	adds	r3, #38	@ 0x26
 8004a8e:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004a90:	2b02      	cmp	r3, #2
 8004a92:	d159      	bne.n	8004b48 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8004a94:	78fb      	ldrb	r3, [r7, #3]
 8004a96:	015a      	lsls	r2, r3, #5
 8004a98:	693b      	ldr	r3, [r7, #16]
 8004a9a:	4413      	add	r3, r2
 8004a9c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004aaa:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004ab2:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8004ab4:	78fb      	ldrb	r3, [r7, #3]
 8004ab6:	015a      	lsls	r2, r3, #5
 8004ab8:	693b      	ldr	r3, [r7, #16]
 8004aba:	4413      	add	r3, r2
 8004abc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004ac0:	461a      	mov	r2, r3
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	6013      	str	r3, [r2, #0]
 8004ac6:	e03f      	b.n	8004b48 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8004ac8:	78fa      	ldrb	r2, [r7, #3]
 8004aca:	6879      	ldr	r1, [r7, #4]
 8004acc:	4613      	mov	r3, r2
 8004ace:	011b      	lsls	r3, r3, #4
 8004ad0:	1a9b      	subs	r3, r3, r2
 8004ad2:	009b      	lsls	r3, r3, #2
 8004ad4:	440b      	add	r3, r1
 8004ad6:	334d      	adds	r3, #77	@ 0x4d
 8004ad8:	781b      	ldrb	r3, [r3, #0]
 8004ada:	2b08      	cmp	r3, #8
 8004adc:	d126      	bne.n	8004b2c <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004ade:	78fa      	ldrb	r2, [r7, #3]
 8004ae0:	6879      	ldr	r1, [r7, #4]
 8004ae2:	4613      	mov	r3, r2
 8004ae4:	011b      	lsls	r3, r3, #4
 8004ae6:	1a9b      	subs	r3, r3, r2
 8004ae8:	009b      	lsls	r3, r3, #2
 8004aea:	440b      	add	r3, r1
 8004aec:	334d      	adds	r3, #77	@ 0x4d
 8004aee:	2202      	movs	r2, #2
 8004af0:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8004af2:	78fa      	ldrb	r2, [r7, #3]
 8004af4:	6879      	ldr	r1, [r7, #4]
 8004af6:	4613      	mov	r3, r2
 8004af8:	011b      	lsls	r3, r3, #4
 8004afa:	1a9b      	subs	r3, r3, r2
 8004afc:	009b      	lsls	r3, r3, #2
 8004afe:	440b      	add	r3, r1
 8004b00:	3344      	adds	r3, #68	@ 0x44
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	1c59      	adds	r1, r3, #1
 8004b06:	6878      	ldr	r0, [r7, #4]
 8004b08:	4613      	mov	r3, r2
 8004b0a:	011b      	lsls	r3, r3, #4
 8004b0c:	1a9b      	subs	r3, r3, r2
 8004b0e:	009b      	lsls	r3, r3, #2
 8004b10:	4403      	add	r3, r0
 8004b12:	3344      	adds	r3, #68	@ 0x44
 8004b14:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8004b16:	78fa      	ldrb	r2, [r7, #3]
 8004b18:	6879      	ldr	r1, [r7, #4]
 8004b1a:	4613      	mov	r3, r2
 8004b1c:	011b      	lsls	r3, r3, #4
 8004b1e:	1a9b      	subs	r3, r3, r2
 8004b20:	009b      	lsls	r3, r3, #2
 8004b22:	440b      	add	r3, r1
 8004b24:	334c      	adds	r3, #76	@ 0x4c
 8004b26:	2204      	movs	r2, #4
 8004b28:	701a      	strb	r2, [r3, #0]
 8004b2a:	e00d      	b.n	8004b48 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 8004b2c:	78fa      	ldrb	r2, [r7, #3]
 8004b2e:	6879      	ldr	r1, [r7, #4]
 8004b30:	4613      	mov	r3, r2
 8004b32:	011b      	lsls	r3, r3, #4
 8004b34:	1a9b      	subs	r3, r3, r2
 8004b36:	009b      	lsls	r3, r3, #2
 8004b38:	440b      	add	r3, r1
 8004b3a:	334d      	adds	r3, #77	@ 0x4d
 8004b3c:	781b      	ldrb	r3, [r3, #0]
 8004b3e:	2b02      	cmp	r3, #2
 8004b40:	f000 8100 	beq.w	8004d44 <HCD_HC_IN_IRQHandler+0xcca>
 8004b44:	e000      	b.n	8004b48 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004b46:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8004b48:	78fa      	ldrb	r2, [r7, #3]
 8004b4a:	6879      	ldr	r1, [r7, #4]
 8004b4c:	4613      	mov	r3, r2
 8004b4e:	011b      	lsls	r3, r3, #4
 8004b50:	1a9b      	subs	r3, r3, r2
 8004b52:	009b      	lsls	r3, r3, #2
 8004b54:	440b      	add	r3, r1
 8004b56:	334c      	adds	r3, #76	@ 0x4c
 8004b58:	781a      	ldrb	r2, [r3, #0]
 8004b5a:	78fb      	ldrb	r3, [r7, #3]
 8004b5c:	4619      	mov	r1, r3
 8004b5e:	6878      	ldr	r0, [r7, #4]
 8004b60:	f006 fe0c 	bl	800b77c <HAL_HCD_HC_NotifyURBChange_Callback>
 8004b64:	e0ef      	b.n	8004d46 <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	78fa      	ldrb	r2, [r7, #3]
 8004b6c:	4611      	mov	r1, r2
 8004b6e:	4618      	mov	r0, r3
 8004b70:	f003 fcfb 	bl	800856a <USB_ReadChInterrupts>
 8004b74:	4603      	mov	r3, r0
 8004b76:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b7a:	2b40      	cmp	r3, #64	@ 0x40
 8004b7c:	d12f      	bne.n	8004bde <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8004b7e:	78fb      	ldrb	r3, [r7, #3]
 8004b80:	015a      	lsls	r2, r3, #5
 8004b82:	693b      	ldr	r3, [r7, #16]
 8004b84:	4413      	add	r3, r2
 8004b86:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004b8a:	461a      	mov	r2, r3
 8004b8c:	2340      	movs	r3, #64	@ 0x40
 8004b8e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8004b90:	78fa      	ldrb	r2, [r7, #3]
 8004b92:	6879      	ldr	r1, [r7, #4]
 8004b94:	4613      	mov	r3, r2
 8004b96:	011b      	lsls	r3, r3, #4
 8004b98:	1a9b      	subs	r3, r3, r2
 8004b9a:	009b      	lsls	r3, r3, #2
 8004b9c:	440b      	add	r3, r1
 8004b9e:	334d      	adds	r3, #77	@ 0x4d
 8004ba0:	2205      	movs	r2, #5
 8004ba2:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8004ba4:	78fa      	ldrb	r2, [r7, #3]
 8004ba6:	6879      	ldr	r1, [r7, #4]
 8004ba8:	4613      	mov	r3, r2
 8004baa:	011b      	lsls	r3, r3, #4
 8004bac:	1a9b      	subs	r3, r3, r2
 8004bae:	009b      	lsls	r3, r3, #2
 8004bb0:	440b      	add	r3, r1
 8004bb2:	331a      	adds	r3, #26
 8004bb4:	781b      	ldrb	r3, [r3, #0]
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d109      	bne.n	8004bce <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8004bba:	78fa      	ldrb	r2, [r7, #3]
 8004bbc:	6879      	ldr	r1, [r7, #4]
 8004bbe:	4613      	mov	r3, r2
 8004bc0:	011b      	lsls	r3, r3, #4
 8004bc2:	1a9b      	subs	r3, r3, r2
 8004bc4:	009b      	lsls	r3, r3, #2
 8004bc6:	440b      	add	r3, r1
 8004bc8:	3344      	adds	r3, #68	@ 0x44
 8004bca:	2200      	movs	r2, #0
 8004bcc:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	78fa      	ldrb	r2, [r7, #3]
 8004bd4:	4611      	mov	r1, r2
 8004bd6:	4618      	mov	r0, r3
 8004bd8:	f004 fa71 	bl	80090be <USB_HC_Halt>
 8004bdc:	e0b3      	b.n	8004d46 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	78fa      	ldrb	r2, [r7, #3]
 8004be4:	4611      	mov	r1, r2
 8004be6:	4618      	mov	r0, r3
 8004be8:	f003 fcbf 	bl	800856a <USB_ReadChInterrupts>
 8004bec:	4603      	mov	r3, r0
 8004bee:	f003 0310 	and.w	r3, r3, #16
 8004bf2:	2b10      	cmp	r3, #16
 8004bf4:	f040 80a7 	bne.w	8004d46 <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8004bf8:	78fa      	ldrb	r2, [r7, #3]
 8004bfa:	6879      	ldr	r1, [r7, #4]
 8004bfc:	4613      	mov	r3, r2
 8004bfe:	011b      	lsls	r3, r3, #4
 8004c00:	1a9b      	subs	r3, r3, r2
 8004c02:	009b      	lsls	r3, r3, #2
 8004c04:	440b      	add	r3, r1
 8004c06:	3326      	adds	r3, #38	@ 0x26
 8004c08:	781b      	ldrb	r3, [r3, #0]
 8004c0a:	2b03      	cmp	r3, #3
 8004c0c:	d11b      	bne.n	8004c46 <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8004c0e:	78fa      	ldrb	r2, [r7, #3]
 8004c10:	6879      	ldr	r1, [r7, #4]
 8004c12:	4613      	mov	r3, r2
 8004c14:	011b      	lsls	r3, r3, #4
 8004c16:	1a9b      	subs	r3, r3, r2
 8004c18:	009b      	lsls	r3, r3, #2
 8004c1a:	440b      	add	r3, r1
 8004c1c:	3344      	adds	r3, #68	@ 0x44
 8004c1e:	2200      	movs	r2, #0
 8004c20:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 8004c22:	78fa      	ldrb	r2, [r7, #3]
 8004c24:	6879      	ldr	r1, [r7, #4]
 8004c26:	4613      	mov	r3, r2
 8004c28:	011b      	lsls	r3, r3, #4
 8004c2a:	1a9b      	subs	r3, r3, r2
 8004c2c:	009b      	lsls	r3, r3, #2
 8004c2e:	440b      	add	r3, r1
 8004c30:	334d      	adds	r3, #77	@ 0x4d
 8004c32:	2204      	movs	r2, #4
 8004c34:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	78fa      	ldrb	r2, [r7, #3]
 8004c3c:	4611      	mov	r1, r2
 8004c3e:	4618      	mov	r0, r3
 8004c40:	f004 fa3d 	bl	80090be <USB_HC_Halt>
 8004c44:	e03f      	b.n	8004cc6 <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004c46:	78fa      	ldrb	r2, [r7, #3]
 8004c48:	6879      	ldr	r1, [r7, #4]
 8004c4a:	4613      	mov	r3, r2
 8004c4c:	011b      	lsls	r3, r3, #4
 8004c4e:	1a9b      	subs	r3, r3, r2
 8004c50:	009b      	lsls	r3, r3, #2
 8004c52:	440b      	add	r3, r1
 8004c54:	3326      	adds	r3, #38	@ 0x26
 8004c56:	781b      	ldrb	r3, [r3, #0]
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d00a      	beq.n	8004c72 <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004c5c:	78fa      	ldrb	r2, [r7, #3]
 8004c5e:	6879      	ldr	r1, [r7, #4]
 8004c60:	4613      	mov	r3, r2
 8004c62:	011b      	lsls	r3, r3, #4
 8004c64:	1a9b      	subs	r3, r3, r2
 8004c66:	009b      	lsls	r3, r3, #2
 8004c68:	440b      	add	r3, r1
 8004c6a:	3326      	adds	r3, #38	@ 0x26
 8004c6c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004c6e:	2b02      	cmp	r3, #2
 8004c70:	d129      	bne.n	8004cc6 <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8004c72:	78fa      	ldrb	r2, [r7, #3]
 8004c74:	6879      	ldr	r1, [r7, #4]
 8004c76:	4613      	mov	r3, r2
 8004c78:	011b      	lsls	r3, r3, #4
 8004c7a:	1a9b      	subs	r3, r3, r2
 8004c7c:	009b      	lsls	r3, r3, #2
 8004c7e:	440b      	add	r3, r1
 8004c80:	3344      	adds	r3, #68	@ 0x44
 8004c82:	2200      	movs	r2, #0
 8004c84:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	799b      	ldrb	r3, [r3, #6]
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d00a      	beq.n	8004ca4 <HCD_HC_IN_IRQHandler+0xc2a>
 8004c8e:	78fa      	ldrb	r2, [r7, #3]
 8004c90:	6879      	ldr	r1, [r7, #4]
 8004c92:	4613      	mov	r3, r2
 8004c94:	011b      	lsls	r3, r3, #4
 8004c96:	1a9b      	subs	r3, r3, r2
 8004c98:	009b      	lsls	r3, r3, #2
 8004c9a:	440b      	add	r3, r1
 8004c9c:	331b      	adds	r3, #27
 8004c9e:	781b      	ldrb	r3, [r3, #0]
 8004ca0:	2b01      	cmp	r3, #1
 8004ca2:	d110      	bne.n	8004cc6 <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8004ca4:	78fa      	ldrb	r2, [r7, #3]
 8004ca6:	6879      	ldr	r1, [r7, #4]
 8004ca8:	4613      	mov	r3, r2
 8004caa:	011b      	lsls	r3, r3, #4
 8004cac:	1a9b      	subs	r3, r3, r2
 8004cae:	009b      	lsls	r3, r3, #2
 8004cb0:	440b      	add	r3, r1
 8004cb2:	334d      	adds	r3, #77	@ 0x4d
 8004cb4:	2204      	movs	r2, #4
 8004cb6:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	78fa      	ldrb	r2, [r7, #3]
 8004cbe:	4611      	mov	r1, r2
 8004cc0:	4618      	mov	r0, r3
 8004cc2:	f004 f9fc 	bl	80090be <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8004cc6:	78fa      	ldrb	r2, [r7, #3]
 8004cc8:	6879      	ldr	r1, [r7, #4]
 8004cca:	4613      	mov	r3, r2
 8004ccc:	011b      	lsls	r3, r3, #4
 8004cce:	1a9b      	subs	r3, r3, r2
 8004cd0:	009b      	lsls	r3, r3, #2
 8004cd2:	440b      	add	r3, r1
 8004cd4:	331b      	adds	r3, #27
 8004cd6:	781b      	ldrb	r3, [r3, #0]
 8004cd8:	2b01      	cmp	r3, #1
 8004cda:	d129      	bne.n	8004d30 <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8004cdc:	78fa      	ldrb	r2, [r7, #3]
 8004cde:	6879      	ldr	r1, [r7, #4]
 8004ce0:	4613      	mov	r3, r2
 8004ce2:	011b      	lsls	r3, r3, #4
 8004ce4:	1a9b      	subs	r3, r3, r2
 8004ce6:	009b      	lsls	r3, r3, #2
 8004ce8:	440b      	add	r3, r1
 8004cea:	331b      	adds	r3, #27
 8004cec:	2200      	movs	r2, #0
 8004cee:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004cf0:	78fb      	ldrb	r3, [r7, #3]
 8004cf2:	015a      	lsls	r2, r3, #5
 8004cf4:	693b      	ldr	r3, [r7, #16]
 8004cf6:	4413      	add	r3, r2
 8004cf8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004cfc:	685b      	ldr	r3, [r3, #4]
 8004cfe:	78fa      	ldrb	r2, [r7, #3]
 8004d00:	0151      	lsls	r1, r2, #5
 8004d02:	693a      	ldr	r2, [r7, #16]
 8004d04:	440a      	add	r2, r1
 8004d06:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004d0a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004d0e:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 8004d10:	78fb      	ldrb	r3, [r7, #3]
 8004d12:	015a      	lsls	r2, r3, #5
 8004d14:	693b      	ldr	r3, [r7, #16]
 8004d16:	4413      	add	r3, r2
 8004d18:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004d1c:	68db      	ldr	r3, [r3, #12]
 8004d1e:	78fa      	ldrb	r2, [r7, #3]
 8004d20:	0151      	lsls	r1, r2, #5
 8004d22:	693a      	ldr	r2, [r7, #16]
 8004d24:	440a      	add	r2, r1
 8004d26:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004d2a:	f043 0320 	orr.w	r3, r3, #32
 8004d2e:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8004d30:	78fb      	ldrb	r3, [r7, #3]
 8004d32:	015a      	lsls	r2, r3, #5
 8004d34:	693b      	ldr	r3, [r7, #16]
 8004d36:	4413      	add	r3, r2
 8004d38:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004d3c:	461a      	mov	r2, r3
 8004d3e:	2310      	movs	r3, #16
 8004d40:	6093      	str	r3, [r2, #8]
 8004d42:	e000      	b.n	8004d46 <HCD_HC_IN_IRQHandler+0xccc>
        return;
 8004d44:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8004d46:	3718      	adds	r7, #24
 8004d48:	46bd      	mov	sp, r7
 8004d4a:	bd80      	pop	{r7, pc}

08004d4c <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8004d4c:	b580      	push	{r7, lr}
 8004d4e:	b086      	sub	sp, #24
 8004d50:	af00      	add	r7, sp, #0
 8004d52:	6078      	str	r0, [r7, #4]
 8004d54:	460b      	mov	r3, r1
 8004d56:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004d5e:	697b      	ldr	r3, [r7, #20]
 8004d60:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	78fa      	ldrb	r2, [r7, #3]
 8004d68:	4611      	mov	r1, r2
 8004d6a:	4618      	mov	r0, r3
 8004d6c:	f003 fbfd 	bl	800856a <USB_ReadChInterrupts>
 8004d70:	4603      	mov	r3, r0
 8004d72:	f003 0304 	and.w	r3, r3, #4
 8004d76:	2b04      	cmp	r3, #4
 8004d78:	d11b      	bne.n	8004db2 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8004d7a:	78fb      	ldrb	r3, [r7, #3]
 8004d7c:	015a      	lsls	r2, r3, #5
 8004d7e:	693b      	ldr	r3, [r7, #16]
 8004d80:	4413      	add	r3, r2
 8004d82:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004d86:	461a      	mov	r2, r3
 8004d88:	2304      	movs	r3, #4
 8004d8a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8004d8c:	78fa      	ldrb	r2, [r7, #3]
 8004d8e:	6879      	ldr	r1, [r7, #4]
 8004d90:	4613      	mov	r3, r2
 8004d92:	011b      	lsls	r3, r3, #4
 8004d94:	1a9b      	subs	r3, r3, r2
 8004d96:	009b      	lsls	r3, r3, #2
 8004d98:	440b      	add	r3, r1
 8004d9a:	334d      	adds	r3, #77	@ 0x4d
 8004d9c:	2207      	movs	r2, #7
 8004d9e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	78fa      	ldrb	r2, [r7, #3]
 8004da6:	4611      	mov	r1, r2
 8004da8:	4618      	mov	r0, r3
 8004daa:	f004 f988 	bl	80090be <USB_HC_Halt>
 8004dae:	f000 bc89 	b.w	80056c4 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	78fa      	ldrb	r2, [r7, #3]
 8004db8:	4611      	mov	r1, r2
 8004dba:	4618      	mov	r0, r3
 8004dbc:	f003 fbd5 	bl	800856a <USB_ReadChInterrupts>
 8004dc0:	4603      	mov	r3, r0
 8004dc2:	f003 0320 	and.w	r3, r3, #32
 8004dc6:	2b20      	cmp	r3, #32
 8004dc8:	f040 8082 	bne.w	8004ed0 <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8004dcc:	78fb      	ldrb	r3, [r7, #3]
 8004dce:	015a      	lsls	r2, r3, #5
 8004dd0:	693b      	ldr	r3, [r7, #16]
 8004dd2:	4413      	add	r3, r2
 8004dd4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004dd8:	461a      	mov	r2, r3
 8004dda:	2320      	movs	r3, #32
 8004ddc:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 8004dde:	78fa      	ldrb	r2, [r7, #3]
 8004de0:	6879      	ldr	r1, [r7, #4]
 8004de2:	4613      	mov	r3, r2
 8004de4:	011b      	lsls	r3, r3, #4
 8004de6:	1a9b      	subs	r3, r3, r2
 8004de8:	009b      	lsls	r3, r3, #2
 8004dea:	440b      	add	r3, r1
 8004dec:	3319      	adds	r3, #25
 8004dee:	781b      	ldrb	r3, [r3, #0]
 8004df0:	2b01      	cmp	r3, #1
 8004df2:	d124      	bne.n	8004e3e <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8004df4:	78fa      	ldrb	r2, [r7, #3]
 8004df6:	6879      	ldr	r1, [r7, #4]
 8004df8:	4613      	mov	r3, r2
 8004dfa:	011b      	lsls	r3, r3, #4
 8004dfc:	1a9b      	subs	r3, r3, r2
 8004dfe:	009b      	lsls	r3, r3, #2
 8004e00:	440b      	add	r3, r1
 8004e02:	3319      	adds	r3, #25
 8004e04:	2200      	movs	r2, #0
 8004e06:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004e08:	78fa      	ldrb	r2, [r7, #3]
 8004e0a:	6879      	ldr	r1, [r7, #4]
 8004e0c:	4613      	mov	r3, r2
 8004e0e:	011b      	lsls	r3, r3, #4
 8004e10:	1a9b      	subs	r3, r3, r2
 8004e12:	009b      	lsls	r3, r3, #2
 8004e14:	440b      	add	r3, r1
 8004e16:	334c      	adds	r3, #76	@ 0x4c
 8004e18:	2202      	movs	r2, #2
 8004e1a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8004e1c:	78fa      	ldrb	r2, [r7, #3]
 8004e1e:	6879      	ldr	r1, [r7, #4]
 8004e20:	4613      	mov	r3, r2
 8004e22:	011b      	lsls	r3, r3, #4
 8004e24:	1a9b      	subs	r3, r3, r2
 8004e26:	009b      	lsls	r3, r3, #2
 8004e28:	440b      	add	r3, r1
 8004e2a:	334d      	adds	r3, #77	@ 0x4d
 8004e2c:	2203      	movs	r2, #3
 8004e2e:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	78fa      	ldrb	r2, [r7, #3]
 8004e36:	4611      	mov	r1, r2
 8004e38:	4618      	mov	r0, r3
 8004e3a:	f004 f940 	bl	80090be <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 8004e3e:	78fa      	ldrb	r2, [r7, #3]
 8004e40:	6879      	ldr	r1, [r7, #4]
 8004e42:	4613      	mov	r3, r2
 8004e44:	011b      	lsls	r3, r3, #4
 8004e46:	1a9b      	subs	r3, r3, r2
 8004e48:	009b      	lsls	r3, r3, #2
 8004e4a:	440b      	add	r3, r1
 8004e4c:	331a      	adds	r3, #26
 8004e4e:	781b      	ldrb	r3, [r3, #0]
 8004e50:	2b01      	cmp	r3, #1
 8004e52:	f040 8437 	bne.w	80056c4 <HCD_HC_OUT_IRQHandler+0x978>
 8004e56:	78fa      	ldrb	r2, [r7, #3]
 8004e58:	6879      	ldr	r1, [r7, #4]
 8004e5a:	4613      	mov	r3, r2
 8004e5c:	011b      	lsls	r3, r3, #4
 8004e5e:	1a9b      	subs	r3, r3, r2
 8004e60:	009b      	lsls	r3, r3, #2
 8004e62:	440b      	add	r3, r1
 8004e64:	331b      	adds	r3, #27
 8004e66:	781b      	ldrb	r3, [r3, #0]
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	f040 842b 	bne.w	80056c4 <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 8004e6e:	78fa      	ldrb	r2, [r7, #3]
 8004e70:	6879      	ldr	r1, [r7, #4]
 8004e72:	4613      	mov	r3, r2
 8004e74:	011b      	lsls	r3, r3, #4
 8004e76:	1a9b      	subs	r3, r3, r2
 8004e78:	009b      	lsls	r3, r3, #2
 8004e7a:	440b      	add	r3, r1
 8004e7c:	3326      	adds	r3, #38	@ 0x26
 8004e7e:	781b      	ldrb	r3, [r3, #0]
 8004e80:	2b01      	cmp	r3, #1
 8004e82:	d009      	beq.n	8004e98 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 8004e84:	78fa      	ldrb	r2, [r7, #3]
 8004e86:	6879      	ldr	r1, [r7, #4]
 8004e88:	4613      	mov	r3, r2
 8004e8a:	011b      	lsls	r3, r3, #4
 8004e8c:	1a9b      	subs	r3, r3, r2
 8004e8e:	009b      	lsls	r3, r3, #2
 8004e90:	440b      	add	r3, r1
 8004e92:	331b      	adds	r3, #27
 8004e94:	2201      	movs	r2, #1
 8004e96:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 8004e98:	78fa      	ldrb	r2, [r7, #3]
 8004e9a:	6879      	ldr	r1, [r7, #4]
 8004e9c:	4613      	mov	r3, r2
 8004e9e:	011b      	lsls	r3, r3, #4
 8004ea0:	1a9b      	subs	r3, r3, r2
 8004ea2:	009b      	lsls	r3, r3, #2
 8004ea4:	440b      	add	r3, r1
 8004ea6:	334d      	adds	r3, #77	@ 0x4d
 8004ea8:	2203      	movs	r2, #3
 8004eaa:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	78fa      	ldrb	r2, [r7, #3]
 8004eb2:	4611      	mov	r1, r2
 8004eb4:	4618      	mov	r0, r3
 8004eb6:	f004 f902 	bl	80090be <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 8004eba:	78fa      	ldrb	r2, [r7, #3]
 8004ebc:	6879      	ldr	r1, [r7, #4]
 8004ebe:	4613      	mov	r3, r2
 8004ec0:	011b      	lsls	r3, r3, #4
 8004ec2:	1a9b      	subs	r3, r3, r2
 8004ec4:	009b      	lsls	r3, r3, #2
 8004ec6:	440b      	add	r3, r1
 8004ec8:	3344      	adds	r3, #68	@ 0x44
 8004eca:	2200      	movs	r2, #0
 8004ecc:	601a      	str	r2, [r3, #0]
 8004ece:	e3f9      	b.n	80056c4 <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	78fa      	ldrb	r2, [r7, #3]
 8004ed6:	4611      	mov	r1, r2
 8004ed8:	4618      	mov	r0, r3
 8004eda:	f003 fb46 	bl	800856a <USB_ReadChInterrupts>
 8004ede:	4603      	mov	r3, r0
 8004ee0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004ee4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004ee8:	d111      	bne.n	8004f0e <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8004eea:	78fb      	ldrb	r3, [r7, #3]
 8004eec:	015a      	lsls	r2, r3, #5
 8004eee:	693b      	ldr	r3, [r7, #16]
 8004ef0:	4413      	add	r3, r2
 8004ef2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004ef6:	461a      	mov	r2, r3
 8004ef8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004efc:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	78fa      	ldrb	r2, [r7, #3]
 8004f04:	4611      	mov	r1, r2
 8004f06:	4618      	mov	r0, r3
 8004f08:	f004 f8d9 	bl	80090be <USB_HC_Halt>
 8004f0c:	e3da      	b.n	80056c4 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	78fa      	ldrb	r2, [r7, #3]
 8004f14:	4611      	mov	r1, r2
 8004f16:	4618      	mov	r0, r3
 8004f18:	f003 fb27 	bl	800856a <USB_ReadChInterrupts>
 8004f1c:	4603      	mov	r3, r0
 8004f1e:	f003 0301 	and.w	r3, r3, #1
 8004f22:	2b01      	cmp	r3, #1
 8004f24:	d168      	bne.n	8004ff8 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8004f26:	78fa      	ldrb	r2, [r7, #3]
 8004f28:	6879      	ldr	r1, [r7, #4]
 8004f2a:	4613      	mov	r3, r2
 8004f2c:	011b      	lsls	r3, r3, #4
 8004f2e:	1a9b      	subs	r3, r3, r2
 8004f30:	009b      	lsls	r3, r3, #2
 8004f32:	440b      	add	r3, r1
 8004f34:	3344      	adds	r3, #68	@ 0x44
 8004f36:	2200      	movs	r2, #0
 8004f38:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	78fa      	ldrb	r2, [r7, #3]
 8004f40:	4611      	mov	r1, r2
 8004f42:	4618      	mov	r0, r3
 8004f44:	f003 fb11 	bl	800856a <USB_ReadChInterrupts>
 8004f48:	4603      	mov	r3, r0
 8004f4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f4e:	2b40      	cmp	r3, #64	@ 0x40
 8004f50:	d112      	bne.n	8004f78 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8004f52:	78fa      	ldrb	r2, [r7, #3]
 8004f54:	6879      	ldr	r1, [r7, #4]
 8004f56:	4613      	mov	r3, r2
 8004f58:	011b      	lsls	r3, r3, #4
 8004f5a:	1a9b      	subs	r3, r3, r2
 8004f5c:	009b      	lsls	r3, r3, #2
 8004f5e:	440b      	add	r3, r1
 8004f60:	3319      	adds	r3, #25
 8004f62:	2201      	movs	r2, #1
 8004f64:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8004f66:	78fb      	ldrb	r3, [r7, #3]
 8004f68:	015a      	lsls	r2, r3, #5
 8004f6a:	693b      	ldr	r3, [r7, #16]
 8004f6c:	4413      	add	r3, r2
 8004f6e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004f72:	461a      	mov	r2, r3
 8004f74:	2340      	movs	r3, #64	@ 0x40
 8004f76:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 8004f78:	78fa      	ldrb	r2, [r7, #3]
 8004f7a:	6879      	ldr	r1, [r7, #4]
 8004f7c:	4613      	mov	r3, r2
 8004f7e:	011b      	lsls	r3, r3, #4
 8004f80:	1a9b      	subs	r3, r3, r2
 8004f82:	009b      	lsls	r3, r3, #2
 8004f84:	440b      	add	r3, r1
 8004f86:	331b      	adds	r3, #27
 8004f88:	781b      	ldrb	r3, [r3, #0]
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d019      	beq.n	8004fc2 <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8004f8e:	78fa      	ldrb	r2, [r7, #3]
 8004f90:	6879      	ldr	r1, [r7, #4]
 8004f92:	4613      	mov	r3, r2
 8004f94:	011b      	lsls	r3, r3, #4
 8004f96:	1a9b      	subs	r3, r3, r2
 8004f98:	009b      	lsls	r3, r3, #2
 8004f9a:	440b      	add	r3, r1
 8004f9c:	331b      	adds	r3, #27
 8004f9e:	2200      	movs	r2, #0
 8004fa0:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004fa2:	78fb      	ldrb	r3, [r7, #3]
 8004fa4:	015a      	lsls	r2, r3, #5
 8004fa6:	693b      	ldr	r3, [r7, #16]
 8004fa8:	4413      	add	r3, r2
 8004faa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004fae:	685b      	ldr	r3, [r3, #4]
 8004fb0:	78fa      	ldrb	r2, [r7, #3]
 8004fb2:	0151      	lsls	r1, r2, #5
 8004fb4:	693a      	ldr	r2, [r7, #16]
 8004fb6:	440a      	add	r2, r1
 8004fb8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004fbc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004fc0:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8004fc2:	78fb      	ldrb	r3, [r7, #3]
 8004fc4:	015a      	lsls	r2, r3, #5
 8004fc6:	693b      	ldr	r3, [r7, #16]
 8004fc8:	4413      	add	r3, r2
 8004fca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004fce:	461a      	mov	r2, r3
 8004fd0:	2301      	movs	r3, #1
 8004fd2:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8004fd4:	78fa      	ldrb	r2, [r7, #3]
 8004fd6:	6879      	ldr	r1, [r7, #4]
 8004fd8:	4613      	mov	r3, r2
 8004fda:	011b      	lsls	r3, r3, #4
 8004fdc:	1a9b      	subs	r3, r3, r2
 8004fde:	009b      	lsls	r3, r3, #2
 8004fe0:	440b      	add	r3, r1
 8004fe2:	334d      	adds	r3, #77	@ 0x4d
 8004fe4:	2201      	movs	r2, #1
 8004fe6:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	78fa      	ldrb	r2, [r7, #3]
 8004fee:	4611      	mov	r1, r2
 8004ff0:	4618      	mov	r0, r3
 8004ff2:	f004 f864 	bl	80090be <USB_HC_Halt>
 8004ff6:	e365      	b.n	80056c4 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	78fa      	ldrb	r2, [r7, #3]
 8004ffe:	4611      	mov	r1, r2
 8005000:	4618      	mov	r0, r3
 8005002:	f003 fab2 	bl	800856a <USB_ReadChInterrupts>
 8005006:	4603      	mov	r3, r0
 8005008:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800500c:	2b40      	cmp	r3, #64	@ 0x40
 800500e:	d139      	bne.n	8005084 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 8005010:	78fa      	ldrb	r2, [r7, #3]
 8005012:	6879      	ldr	r1, [r7, #4]
 8005014:	4613      	mov	r3, r2
 8005016:	011b      	lsls	r3, r3, #4
 8005018:	1a9b      	subs	r3, r3, r2
 800501a:	009b      	lsls	r3, r3, #2
 800501c:	440b      	add	r3, r1
 800501e:	334d      	adds	r3, #77	@ 0x4d
 8005020:	2205      	movs	r2, #5
 8005022:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8005024:	78fa      	ldrb	r2, [r7, #3]
 8005026:	6879      	ldr	r1, [r7, #4]
 8005028:	4613      	mov	r3, r2
 800502a:	011b      	lsls	r3, r3, #4
 800502c:	1a9b      	subs	r3, r3, r2
 800502e:	009b      	lsls	r3, r3, #2
 8005030:	440b      	add	r3, r1
 8005032:	331a      	adds	r3, #26
 8005034:	781b      	ldrb	r3, [r3, #0]
 8005036:	2b00      	cmp	r3, #0
 8005038:	d109      	bne.n	800504e <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 800503a:	78fa      	ldrb	r2, [r7, #3]
 800503c:	6879      	ldr	r1, [r7, #4]
 800503e:	4613      	mov	r3, r2
 8005040:	011b      	lsls	r3, r3, #4
 8005042:	1a9b      	subs	r3, r3, r2
 8005044:	009b      	lsls	r3, r3, #2
 8005046:	440b      	add	r3, r1
 8005048:	3319      	adds	r3, #25
 800504a:	2201      	movs	r2, #1
 800504c:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 800504e:	78fa      	ldrb	r2, [r7, #3]
 8005050:	6879      	ldr	r1, [r7, #4]
 8005052:	4613      	mov	r3, r2
 8005054:	011b      	lsls	r3, r3, #4
 8005056:	1a9b      	subs	r3, r3, r2
 8005058:	009b      	lsls	r3, r3, #2
 800505a:	440b      	add	r3, r1
 800505c:	3344      	adds	r3, #68	@ 0x44
 800505e:	2200      	movs	r2, #0
 8005060:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	78fa      	ldrb	r2, [r7, #3]
 8005068:	4611      	mov	r1, r2
 800506a:	4618      	mov	r0, r3
 800506c:	f004 f827 	bl	80090be <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8005070:	78fb      	ldrb	r3, [r7, #3]
 8005072:	015a      	lsls	r2, r3, #5
 8005074:	693b      	ldr	r3, [r7, #16]
 8005076:	4413      	add	r3, r2
 8005078:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800507c:	461a      	mov	r2, r3
 800507e:	2340      	movs	r3, #64	@ 0x40
 8005080:	6093      	str	r3, [r2, #8]
 8005082:	e31f      	b.n	80056c4 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	78fa      	ldrb	r2, [r7, #3]
 800508a:	4611      	mov	r1, r2
 800508c:	4618      	mov	r0, r3
 800508e:	f003 fa6c 	bl	800856a <USB_ReadChInterrupts>
 8005092:	4603      	mov	r3, r0
 8005094:	f003 0308 	and.w	r3, r3, #8
 8005098:	2b08      	cmp	r3, #8
 800509a:	d11a      	bne.n	80050d2 <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 800509c:	78fb      	ldrb	r3, [r7, #3]
 800509e:	015a      	lsls	r2, r3, #5
 80050a0:	693b      	ldr	r3, [r7, #16]
 80050a2:	4413      	add	r3, r2
 80050a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80050a8:	461a      	mov	r2, r3
 80050aa:	2308      	movs	r3, #8
 80050ac:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 80050ae:	78fa      	ldrb	r2, [r7, #3]
 80050b0:	6879      	ldr	r1, [r7, #4]
 80050b2:	4613      	mov	r3, r2
 80050b4:	011b      	lsls	r3, r3, #4
 80050b6:	1a9b      	subs	r3, r3, r2
 80050b8:	009b      	lsls	r3, r3, #2
 80050ba:	440b      	add	r3, r1
 80050bc:	334d      	adds	r3, #77	@ 0x4d
 80050be:	2206      	movs	r2, #6
 80050c0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	78fa      	ldrb	r2, [r7, #3]
 80050c8:	4611      	mov	r1, r2
 80050ca:	4618      	mov	r0, r3
 80050cc:	f003 fff7 	bl	80090be <USB_HC_Halt>
 80050d0:	e2f8      	b.n	80056c4 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	78fa      	ldrb	r2, [r7, #3]
 80050d8:	4611      	mov	r1, r2
 80050da:	4618      	mov	r0, r3
 80050dc:	f003 fa45 	bl	800856a <USB_ReadChInterrupts>
 80050e0:	4603      	mov	r3, r0
 80050e2:	f003 0310 	and.w	r3, r3, #16
 80050e6:	2b10      	cmp	r3, #16
 80050e8:	d144      	bne.n	8005174 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 80050ea:	78fa      	ldrb	r2, [r7, #3]
 80050ec:	6879      	ldr	r1, [r7, #4]
 80050ee:	4613      	mov	r3, r2
 80050f0:	011b      	lsls	r3, r3, #4
 80050f2:	1a9b      	subs	r3, r3, r2
 80050f4:	009b      	lsls	r3, r3, #2
 80050f6:	440b      	add	r3, r1
 80050f8:	3344      	adds	r3, #68	@ 0x44
 80050fa:	2200      	movs	r2, #0
 80050fc:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 80050fe:	78fa      	ldrb	r2, [r7, #3]
 8005100:	6879      	ldr	r1, [r7, #4]
 8005102:	4613      	mov	r3, r2
 8005104:	011b      	lsls	r3, r3, #4
 8005106:	1a9b      	subs	r3, r3, r2
 8005108:	009b      	lsls	r3, r3, #2
 800510a:	440b      	add	r3, r1
 800510c:	334d      	adds	r3, #77	@ 0x4d
 800510e:	2204      	movs	r2, #4
 8005110:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 8005112:	78fa      	ldrb	r2, [r7, #3]
 8005114:	6879      	ldr	r1, [r7, #4]
 8005116:	4613      	mov	r3, r2
 8005118:	011b      	lsls	r3, r3, #4
 800511a:	1a9b      	subs	r3, r3, r2
 800511c:	009b      	lsls	r3, r3, #2
 800511e:	440b      	add	r3, r1
 8005120:	3319      	adds	r3, #25
 8005122:	781b      	ldrb	r3, [r3, #0]
 8005124:	2b00      	cmp	r3, #0
 8005126:	d114      	bne.n	8005152 <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 8005128:	78fa      	ldrb	r2, [r7, #3]
 800512a:	6879      	ldr	r1, [r7, #4]
 800512c:	4613      	mov	r3, r2
 800512e:	011b      	lsls	r3, r3, #4
 8005130:	1a9b      	subs	r3, r3, r2
 8005132:	009b      	lsls	r3, r3, #2
 8005134:	440b      	add	r3, r1
 8005136:	3318      	adds	r3, #24
 8005138:	781b      	ldrb	r3, [r3, #0]
 800513a:	2b00      	cmp	r3, #0
 800513c:	d109      	bne.n	8005152 <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 800513e:	78fa      	ldrb	r2, [r7, #3]
 8005140:	6879      	ldr	r1, [r7, #4]
 8005142:	4613      	mov	r3, r2
 8005144:	011b      	lsls	r3, r3, #4
 8005146:	1a9b      	subs	r3, r3, r2
 8005148:	009b      	lsls	r3, r3, #2
 800514a:	440b      	add	r3, r1
 800514c:	3319      	adds	r3, #25
 800514e:	2201      	movs	r2, #1
 8005150:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	78fa      	ldrb	r2, [r7, #3]
 8005158:	4611      	mov	r1, r2
 800515a:	4618      	mov	r0, r3
 800515c:	f003 ffaf 	bl	80090be <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8005160:	78fb      	ldrb	r3, [r7, #3]
 8005162:	015a      	lsls	r2, r3, #5
 8005164:	693b      	ldr	r3, [r7, #16]
 8005166:	4413      	add	r3, r2
 8005168:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800516c:	461a      	mov	r2, r3
 800516e:	2310      	movs	r3, #16
 8005170:	6093      	str	r3, [r2, #8]
 8005172:	e2a7      	b.n	80056c4 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	78fa      	ldrb	r2, [r7, #3]
 800517a:	4611      	mov	r1, r2
 800517c:	4618      	mov	r0, r3
 800517e:	f003 f9f4 	bl	800856a <USB_ReadChInterrupts>
 8005182:	4603      	mov	r3, r0
 8005184:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005188:	2b80      	cmp	r3, #128	@ 0x80
 800518a:	f040 8083 	bne.w	8005294 <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	799b      	ldrb	r3, [r3, #6]
 8005192:	2b00      	cmp	r3, #0
 8005194:	d111      	bne.n	80051ba <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 8005196:	78fa      	ldrb	r2, [r7, #3]
 8005198:	6879      	ldr	r1, [r7, #4]
 800519a:	4613      	mov	r3, r2
 800519c:	011b      	lsls	r3, r3, #4
 800519e:	1a9b      	subs	r3, r3, r2
 80051a0:	009b      	lsls	r3, r3, #2
 80051a2:	440b      	add	r3, r1
 80051a4:	334d      	adds	r3, #77	@ 0x4d
 80051a6:	2207      	movs	r2, #7
 80051a8:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	78fa      	ldrb	r2, [r7, #3]
 80051b0:	4611      	mov	r1, r2
 80051b2:	4618      	mov	r0, r3
 80051b4:	f003 ff83 	bl	80090be <USB_HC_Halt>
 80051b8:	e062      	b.n	8005280 <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 80051ba:	78fa      	ldrb	r2, [r7, #3]
 80051bc:	6879      	ldr	r1, [r7, #4]
 80051be:	4613      	mov	r3, r2
 80051c0:	011b      	lsls	r3, r3, #4
 80051c2:	1a9b      	subs	r3, r3, r2
 80051c4:	009b      	lsls	r3, r3, #2
 80051c6:	440b      	add	r3, r1
 80051c8:	3344      	adds	r3, #68	@ 0x44
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	1c59      	adds	r1, r3, #1
 80051ce:	6878      	ldr	r0, [r7, #4]
 80051d0:	4613      	mov	r3, r2
 80051d2:	011b      	lsls	r3, r3, #4
 80051d4:	1a9b      	subs	r3, r3, r2
 80051d6:	009b      	lsls	r3, r3, #2
 80051d8:	4403      	add	r3, r0
 80051da:	3344      	adds	r3, #68	@ 0x44
 80051dc:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80051de:	78fa      	ldrb	r2, [r7, #3]
 80051e0:	6879      	ldr	r1, [r7, #4]
 80051e2:	4613      	mov	r3, r2
 80051e4:	011b      	lsls	r3, r3, #4
 80051e6:	1a9b      	subs	r3, r3, r2
 80051e8:	009b      	lsls	r3, r3, #2
 80051ea:	440b      	add	r3, r1
 80051ec:	3344      	adds	r3, #68	@ 0x44
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	2b02      	cmp	r3, #2
 80051f2:	d922      	bls.n	800523a <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80051f4:	78fa      	ldrb	r2, [r7, #3]
 80051f6:	6879      	ldr	r1, [r7, #4]
 80051f8:	4613      	mov	r3, r2
 80051fa:	011b      	lsls	r3, r3, #4
 80051fc:	1a9b      	subs	r3, r3, r2
 80051fe:	009b      	lsls	r3, r3, #2
 8005200:	440b      	add	r3, r1
 8005202:	3344      	adds	r3, #68	@ 0x44
 8005204:	2200      	movs	r2, #0
 8005206:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8005208:	78fa      	ldrb	r2, [r7, #3]
 800520a:	6879      	ldr	r1, [r7, #4]
 800520c:	4613      	mov	r3, r2
 800520e:	011b      	lsls	r3, r3, #4
 8005210:	1a9b      	subs	r3, r3, r2
 8005212:	009b      	lsls	r3, r3, #2
 8005214:	440b      	add	r3, r1
 8005216:	334c      	adds	r3, #76	@ 0x4c
 8005218:	2204      	movs	r2, #4
 800521a:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 800521c:	78fa      	ldrb	r2, [r7, #3]
 800521e:	6879      	ldr	r1, [r7, #4]
 8005220:	4613      	mov	r3, r2
 8005222:	011b      	lsls	r3, r3, #4
 8005224:	1a9b      	subs	r3, r3, r2
 8005226:	009b      	lsls	r3, r3, #2
 8005228:	440b      	add	r3, r1
 800522a:	334c      	adds	r3, #76	@ 0x4c
 800522c:	781a      	ldrb	r2, [r3, #0]
 800522e:	78fb      	ldrb	r3, [r7, #3]
 8005230:	4619      	mov	r1, r3
 8005232:	6878      	ldr	r0, [r7, #4]
 8005234:	f006 faa2 	bl	800b77c <HAL_HCD_HC_NotifyURBChange_Callback>
 8005238:	e022      	b.n	8005280 <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800523a:	78fa      	ldrb	r2, [r7, #3]
 800523c:	6879      	ldr	r1, [r7, #4]
 800523e:	4613      	mov	r3, r2
 8005240:	011b      	lsls	r3, r3, #4
 8005242:	1a9b      	subs	r3, r3, r2
 8005244:	009b      	lsls	r3, r3, #2
 8005246:	440b      	add	r3, r1
 8005248:	334c      	adds	r3, #76	@ 0x4c
 800524a:	2202      	movs	r2, #2
 800524c:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 800524e:	78fb      	ldrb	r3, [r7, #3]
 8005250:	015a      	lsls	r2, r3, #5
 8005252:	693b      	ldr	r3, [r7, #16]
 8005254:	4413      	add	r3, r2
 8005256:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005264:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800526c:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 800526e:	78fb      	ldrb	r3, [r7, #3]
 8005270:	015a      	lsls	r2, r3, #5
 8005272:	693b      	ldr	r3, [r7, #16]
 8005274:	4413      	add	r3, r2
 8005276:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800527a:	461a      	mov	r2, r3
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8005280:	78fb      	ldrb	r3, [r7, #3]
 8005282:	015a      	lsls	r2, r3, #5
 8005284:	693b      	ldr	r3, [r7, #16]
 8005286:	4413      	add	r3, r2
 8005288:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800528c:	461a      	mov	r2, r3
 800528e:	2380      	movs	r3, #128	@ 0x80
 8005290:	6093      	str	r3, [r2, #8]
 8005292:	e217      	b.n	80056c4 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	78fa      	ldrb	r2, [r7, #3]
 800529a:	4611      	mov	r1, r2
 800529c:	4618      	mov	r0, r3
 800529e:	f003 f964 	bl	800856a <USB_ReadChInterrupts>
 80052a2:	4603      	mov	r3, r0
 80052a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80052a8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80052ac:	d11b      	bne.n	80052e6 <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 80052ae:	78fa      	ldrb	r2, [r7, #3]
 80052b0:	6879      	ldr	r1, [r7, #4]
 80052b2:	4613      	mov	r3, r2
 80052b4:	011b      	lsls	r3, r3, #4
 80052b6:	1a9b      	subs	r3, r3, r2
 80052b8:	009b      	lsls	r3, r3, #2
 80052ba:	440b      	add	r3, r1
 80052bc:	334d      	adds	r3, #77	@ 0x4d
 80052be:	2209      	movs	r2, #9
 80052c0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	78fa      	ldrb	r2, [r7, #3]
 80052c8:	4611      	mov	r1, r2
 80052ca:	4618      	mov	r0, r3
 80052cc:	f003 fef7 	bl	80090be <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 80052d0:	78fb      	ldrb	r3, [r7, #3]
 80052d2:	015a      	lsls	r2, r3, #5
 80052d4:	693b      	ldr	r3, [r7, #16]
 80052d6:	4413      	add	r3, r2
 80052d8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80052dc:	461a      	mov	r2, r3
 80052de:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80052e2:	6093      	str	r3, [r2, #8]
 80052e4:	e1ee      	b.n	80056c4 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	78fa      	ldrb	r2, [r7, #3]
 80052ec:	4611      	mov	r1, r2
 80052ee:	4618      	mov	r0, r3
 80052f0:	f003 f93b 	bl	800856a <USB_ReadChInterrupts>
 80052f4:	4603      	mov	r3, r0
 80052f6:	f003 0302 	and.w	r3, r3, #2
 80052fa:	2b02      	cmp	r3, #2
 80052fc:	f040 81df 	bne.w	80056be <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8005300:	78fb      	ldrb	r3, [r7, #3]
 8005302:	015a      	lsls	r2, r3, #5
 8005304:	693b      	ldr	r3, [r7, #16]
 8005306:	4413      	add	r3, r2
 8005308:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800530c:	461a      	mov	r2, r3
 800530e:	2302      	movs	r3, #2
 8005310:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8005312:	78fa      	ldrb	r2, [r7, #3]
 8005314:	6879      	ldr	r1, [r7, #4]
 8005316:	4613      	mov	r3, r2
 8005318:	011b      	lsls	r3, r3, #4
 800531a:	1a9b      	subs	r3, r3, r2
 800531c:	009b      	lsls	r3, r3, #2
 800531e:	440b      	add	r3, r1
 8005320:	334d      	adds	r3, #77	@ 0x4d
 8005322:	781b      	ldrb	r3, [r3, #0]
 8005324:	2b01      	cmp	r3, #1
 8005326:	f040 8093 	bne.w	8005450 <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800532a:	78fa      	ldrb	r2, [r7, #3]
 800532c:	6879      	ldr	r1, [r7, #4]
 800532e:	4613      	mov	r3, r2
 8005330:	011b      	lsls	r3, r3, #4
 8005332:	1a9b      	subs	r3, r3, r2
 8005334:	009b      	lsls	r3, r3, #2
 8005336:	440b      	add	r3, r1
 8005338:	334d      	adds	r3, #77	@ 0x4d
 800533a:	2202      	movs	r2, #2
 800533c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 800533e:	78fa      	ldrb	r2, [r7, #3]
 8005340:	6879      	ldr	r1, [r7, #4]
 8005342:	4613      	mov	r3, r2
 8005344:	011b      	lsls	r3, r3, #4
 8005346:	1a9b      	subs	r3, r3, r2
 8005348:	009b      	lsls	r3, r3, #2
 800534a:	440b      	add	r3, r1
 800534c:	334c      	adds	r3, #76	@ 0x4c
 800534e:	2201      	movs	r2, #1
 8005350:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8005352:	78fa      	ldrb	r2, [r7, #3]
 8005354:	6879      	ldr	r1, [r7, #4]
 8005356:	4613      	mov	r3, r2
 8005358:	011b      	lsls	r3, r3, #4
 800535a:	1a9b      	subs	r3, r3, r2
 800535c:	009b      	lsls	r3, r3, #2
 800535e:	440b      	add	r3, r1
 8005360:	3326      	adds	r3, #38	@ 0x26
 8005362:	781b      	ldrb	r3, [r3, #0]
 8005364:	2b02      	cmp	r3, #2
 8005366:	d00b      	beq.n	8005380 <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 8005368:	78fa      	ldrb	r2, [r7, #3]
 800536a:	6879      	ldr	r1, [r7, #4]
 800536c:	4613      	mov	r3, r2
 800536e:	011b      	lsls	r3, r3, #4
 8005370:	1a9b      	subs	r3, r3, r2
 8005372:	009b      	lsls	r3, r3, #2
 8005374:	440b      	add	r3, r1
 8005376:	3326      	adds	r3, #38	@ 0x26
 8005378:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 800537a:	2b03      	cmp	r3, #3
 800537c:	f040 8190 	bne.w	80056a0 <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	799b      	ldrb	r3, [r3, #6]
 8005384:	2b00      	cmp	r3, #0
 8005386:	d115      	bne.n	80053b4 <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8005388:	78fa      	ldrb	r2, [r7, #3]
 800538a:	6879      	ldr	r1, [r7, #4]
 800538c:	4613      	mov	r3, r2
 800538e:	011b      	lsls	r3, r3, #4
 8005390:	1a9b      	subs	r3, r3, r2
 8005392:	009b      	lsls	r3, r3, #2
 8005394:	440b      	add	r3, r1
 8005396:	333d      	adds	r3, #61	@ 0x3d
 8005398:	781b      	ldrb	r3, [r3, #0]
 800539a:	78fa      	ldrb	r2, [r7, #3]
 800539c:	f083 0301 	eor.w	r3, r3, #1
 80053a0:	b2d8      	uxtb	r0, r3
 80053a2:	6879      	ldr	r1, [r7, #4]
 80053a4:	4613      	mov	r3, r2
 80053a6:	011b      	lsls	r3, r3, #4
 80053a8:	1a9b      	subs	r3, r3, r2
 80053aa:	009b      	lsls	r3, r3, #2
 80053ac:	440b      	add	r3, r1
 80053ae:	333d      	adds	r3, #61	@ 0x3d
 80053b0:	4602      	mov	r2, r0
 80053b2:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	799b      	ldrb	r3, [r3, #6]
 80053b8:	2b01      	cmp	r3, #1
 80053ba:	f040 8171 	bne.w	80056a0 <HCD_HC_OUT_IRQHandler+0x954>
 80053be:	78fa      	ldrb	r2, [r7, #3]
 80053c0:	6879      	ldr	r1, [r7, #4]
 80053c2:	4613      	mov	r3, r2
 80053c4:	011b      	lsls	r3, r3, #4
 80053c6:	1a9b      	subs	r3, r3, r2
 80053c8:	009b      	lsls	r3, r3, #2
 80053ca:	440b      	add	r3, r1
 80053cc:	3334      	adds	r3, #52	@ 0x34
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	f000 8165 	beq.w	80056a0 <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 80053d6:	78fa      	ldrb	r2, [r7, #3]
 80053d8:	6879      	ldr	r1, [r7, #4]
 80053da:	4613      	mov	r3, r2
 80053dc:	011b      	lsls	r3, r3, #4
 80053de:	1a9b      	subs	r3, r3, r2
 80053e0:	009b      	lsls	r3, r3, #2
 80053e2:	440b      	add	r3, r1
 80053e4:	3334      	adds	r3, #52	@ 0x34
 80053e6:	6819      	ldr	r1, [r3, #0]
 80053e8:	78fa      	ldrb	r2, [r7, #3]
 80053ea:	6878      	ldr	r0, [r7, #4]
 80053ec:	4613      	mov	r3, r2
 80053ee:	011b      	lsls	r3, r3, #4
 80053f0:	1a9b      	subs	r3, r3, r2
 80053f2:	009b      	lsls	r3, r3, #2
 80053f4:	4403      	add	r3, r0
 80053f6:	3328      	adds	r3, #40	@ 0x28
 80053f8:	881b      	ldrh	r3, [r3, #0]
 80053fa:	440b      	add	r3, r1
 80053fc:	1e59      	subs	r1, r3, #1
 80053fe:	78fa      	ldrb	r2, [r7, #3]
 8005400:	6878      	ldr	r0, [r7, #4]
 8005402:	4613      	mov	r3, r2
 8005404:	011b      	lsls	r3, r3, #4
 8005406:	1a9b      	subs	r3, r3, r2
 8005408:	009b      	lsls	r3, r3, #2
 800540a:	4403      	add	r3, r0
 800540c:	3328      	adds	r3, #40	@ 0x28
 800540e:	881b      	ldrh	r3, [r3, #0]
 8005410:	fbb1 f3f3 	udiv	r3, r1, r3
 8005414:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 8005416:	68bb      	ldr	r3, [r7, #8]
 8005418:	f003 0301 	and.w	r3, r3, #1
 800541c:	2b00      	cmp	r3, #0
 800541e:	f000 813f 	beq.w	80056a0 <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 8005422:	78fa      	ldrb	r2, [r7, #3]
 8005424:	6879      	ldr	r1, [r7, #4]
 8005426:	4613      	mov	r3, r2
 8005428:	011b      	lsls	r3, r3, #4
 800542a:	1a9b      	subs	r3, r3, r2
 800542c:	009b      	lsls	r3, r3, #2
 800542e:	440b      	add	r3, r1
 8005430:	333d      	adds	r3, #61	@ 0x3d
 8005432:	781b      	ldrb	r3, [r3, #0]
 8005434:	78fa      	ldrb	r2, [r7, #3]
 8005436:	f083 0301 	eor.w	r3, r3, #1
 800543a:	b2d8      	uxtb	r0, r3
 800543c:	6879      	ldr	r1, [r7, #4]
 800543e:	4613      	mov	r3, r2
 8005440:	011b      	lsls	r3, r3, #4
 8005442:	1a9b      	subs	r3, r3, r2
 8005444:	009b      	lsls	r3, r3, #2
 8005446:	440b      	add	r3, r1
 8005448:	333d      	adds	r3, #61	@ 0x3d
 800544a:	4602      	mov	r2, r0
 800544c:	701a      	strb	r2, [r3, #0]
 800544e:	e127      	b.n	80056a0 <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8005450:	78fa      	ldrb	r2, [r7, #3]
 8005452:	6879      	ldr	r1, [r7, #4]
 8005454:	4613      	mov	r3, r2
 8005456:	011b      	lsls	r3, r3, #4
 8005458:	1a9b      	subs	r3, r3, r2
 800545a:	009b      	lsls	r3, r3, #2
 800545c:	440b      	add	r3, r1
 800545e:	334d      	adds	r3, #77	@ 0x4d
 8005460:	781b      	ldrb	r3, [r3, #0]
 8005462:	2b03      	cmp	r3, #3
 8005464:	d120      	bne.n	80054a8 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8005466:	78fa      	ldrb	r2, [r7, #3]
 8005468:	6879      	ldr	r1, [r7, #4]
 800546a:	4613      	mov	r3, r2
 800546c:	011b      	lsls	r3, r3, #4
 800546e:	1a9b      	subs	r3, r3, r2
 8005470:	009b      	lsls	r3, r3, #2
 8005472:	440b      	add	r3, r1
 8005474:	334d      	adds	r3, #77	@ 0x4d
 8005476:	2202      	movs	r2, #2
 8005478:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 800547a:	78fa      	ldrb	r2, [r7, #3]
 800547c:	6879      	ldr	r1, [r7, #4]
 800547e:	4613      	mov	r3, r2
 8005480:	011b      	lsls	r3, r3, #4
 8005482:	1a9b      	subs	r3, r3, r2
 8005484:	009b      	lsls	r3, r3, #2
 8005486:	440b      	add	r3, r1
 8005488:	331b      	adds	r3, #27
 800548a:	781b      	ldrb	r3, [r3, #0]
 800548c:	2b01      	cmp	r3, #1
 800548e:	f040 8107 	bne.w	80056a0 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8005492:	78fa      	ldrb	r2, [r7, #3]
 8005494:	6879      	ldr	r1, [r7, #4]
 8005496:	4613      	mov	r3, r2
 8005498:	011b      	lsls	r3, r3, #4
 800549a:	1a9b      	subs	r3, r3, r2
 800549c:	009b      	lsls	r3, r3, #2
 800549e:	440b      	add	r3, r1
 80054a0:	334c      	adds	r3, #76	@ 0x4c
 80054a2:	2202      	movs	r2, #2
 80054a4:	701a      	strb	r2, [r3, #0]
 80054a6:	e0fb      	b.n	80056a0 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 80054a8:	78fa      	ldrb	r2, [r7, #3]
 80054aa:	6879      	ldr	r1, [r7, #4]
 80054ac:	4613      	mov	r3, r2
 80054ae:	011b      	lsls	r3, r3, #4
 80054b0:	1a9b      	subs	r3, r3, r2
 80054b2:	009b      	lsls	r3, r3, #2
 80054b4:	440b      	add	r3, r1
 80054b6:	334d      	adds	r3, #77	@ 0x4d
 80054b8:	781b      	ldrb	r3, [r3, #0]
 80054ba:	2b04      	cmp	r3, #4
 80054bc:	d13a      	bne.n	8005534 <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80054be:	78fa      	ldrb	r2, [r7, #3]
 80054c0:	6879      	ldr	r1, [r7, #4]
 80054c2:	4613      	mov	r3, r2
 80054c4:	011b      	lsls	r3, r3, #4
 80054c6:	1a9b      	subs	r3, r3, r2
 80054c8:	009b      	lsls	r3, r3, #2
 80054ca:	440b      	add	r3, r1
 80054cc:	334d      	adds	r3, #77	@ 0x4d
 80054ce:	2202      	movs	r2, #2
 80054d0:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80054d2:	78fa      	ldrb	r2, [r7, #3]
 80054d4:	6879      	ldr	r1, [r7, #4]
 80054d6:	4613      	mov	r3, r2
 80054d8:	011b      	lsls	r3, r3, #4
 80054da:	1a9b      	subs	r3, r3, r2
 80054dc:	009b      	lsls	r3, r3, #2
 80054de:	440b      	add	r3, r1
 80054e0:	334c      	adds	r3, #76	@ 0x4c
 80054e2:	2202      	movs	r2, #2
 80054e4:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80054e6:	78fa      	ldrb	r2, [r7, #3]
 80054e8:	6879      	ldr	r1, [r7, #4]
 80054ea:	4613      	mov	r3, r2
 80054ec:	011b      	lsls	r3, r3, #4
 80054ee:	1a9b      	subs	r3, r3, r2
 80054f0:	009b      	lsls	r3, r3, #2
 80054f2:	440b      	add	r3, r1
 80054f4:	331b      	adds	r3, #27
 80054f6:	781b      	ldrb	r3, [r3, #0]
 80054f8:	2b01      	cmp	r3, #1
 80054fa:	f040 80d1 	bne.w	80056a0 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 80054fe:	78fa      	ldrb	r2, [r7, #3]
 8005500:	6879      	ldr	r1, [r7, #4]
 8005502:	4613      	mov	r3, r2
 8005504:	011b      	lsls	r3, r3, #4
 8005506:	1a9b      	subs	r3, r3, r2
 8005508:	009b      	lsls	r3, r3, #2
 800550a:	440b      	add	r3, r1
 800550c:	331b      	adds	r3, #27
 800550e:	2200      	movs	r2, #0
 8005510:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8005512:	78fb      	ldrb	r3, [r7, #3]
 8005514:	015a      	lsls	r2, r3, #5
 8005516:	693b      	ldr	r3, [r7, #16]
 8005518:	4413      	add	r3, r2
 800551a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800551e:	685b      	ldr	r3, [r3, #4]
 8005520:	78fa      	ldrb	r2, [r7, #3]
 8005522:	0151      	lsls	r1, r2, #5
 8005524:	693a      	ldr	r2, [r7, #16]
 8005526:	440a      	add	r2, r1
 8005528:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800552c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005530:	6053      	str	r3, [r2, #4]
 8005532:	e0b5      	b.n	80056a0 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8005534:	78fa      	ldrb	r2, [r7, #3]
 8005536:	6879      	ldr	r1, [r7, #4]
 8005538:	4613      	mov	r3, r2
 800553a:	011b      	lsls	r3, r3, #4
 800553c:	1a9b      	subs	r3, r3, r2
 800553e:	009b      	lsls	r3, r3, #2
 8005540:	440b      	add	r3, r1
 8005542:	334d      	adds	r3, #77	@ 0x4d
 8005544:	781b      	ldrb	r3, [r3, #0]
 8005546:	2b05      	cmp	r3, #5
 8005548:	d114      	bne.n	8005574 <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800554a:	78fa      	ldrb	r2, [r7, #3]
 800554c:	6879      	ldr	r1, [r7, #4]
 800554e:	4613      	mov	r3, r2
 8005550:	011b      	lsls	r3, r3, #4
 8005552:	1a9b      	subs	r3, r3, r2
 8005554:	009b      	lsls	r3, r3, #2
 8005556:	440b      	add	r3, r1
 8005558:	334d      	adds	r3, #77	@ 0x4d
 800555a:	2202      	movs	r2, #2
 800555c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 800555e:	78fa      	ldrb	r2, [r7, #3]
 8005560:	6879      	ldr	r1, [r7, #4]
 8005562:	4613      	mov	r3, r2
 8005564:	011b      	lsls	r3, r3, #4
 8005566:	1a9b      	subs	r3, r3, r2
 8005568:	009b      	lsls	r3, r3, #2
 800556a:	440b      	add	r3, r1
 800556c:	334c      	adds	r3, #76	@ 0x4c
 800556e:	2202      	movs	r2, #2
 8005570:	701a      	strb	r2, [r3, #0]
 8005572:	e095      	b.n	80056a0 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8005574:	78fa      	ldrb	r2, [r7, #3]
 8005576:	6879      	ldr	r1, [r7, #4]
 8005578:	4613      	mov	r3, r2
 800557a:	011b      	lsls	r3, r3, #4
 800557c:	1a9b      	subs	r3, r3, r2
 800557e:	009b      	lsls	r3, r3, #2
 8005580:	440b      	add	r3, r1
 8005582:	334d      	adds	r3, #77	@ 0x4d
 8005584:	781b      	ldrb	r3, [r3, #0]
 8005586:	2b06      	cmp	r3, #6
 8005588:	d114      	bne.n	80055b4 <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800558a:	78fa      	ldrb	r2, [r7, #3]
 800558c:	6879      	ldr	r1, [r7, #4]
 800558e:	4613      	mov	r3, r2
 8005590:	011b      	lsls	r3, r3, #4
 8005592:	1a9b      	subs	r3, r3, r2
 8005594:	009b      	lsls	r3, r3, #2
 8005596:	440b      	add	r3, r1
 8005598:	334d      	adds	r3, #77	@ 0x4d
 800559a:	2202      	movs	r2, #2
 800559c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 800559e:	78fa      	ldrb	r2, [r7, #3]
 80055a0:	6879      	ldr	r1, [r7, #4]
 80055a2:	4613      	mov	r3, r2
 80055a4:	011b      	lsls	r3, r3, #4
 80055a6:	1a9b      	subs	r3, r3, r2
 80055a8:	009b      	lsls	r3, r3, #2
 80055aa:	440b      	add	r3, r1
 80055ac:	334c      	adds	r3, #76	@ 0x4c
 80055ae:	2205      	movs	r2, #5
 80055b0:	701a      	strb	r2, [r3, #0]
 80055b2:	e075      	b.n	80056a0 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80055b4:	78fa      	ldrb	r2, [r7, #3]
 80055b6:	6879      	ldr	r1, [r7, #4]
 80055b8:	4613      	mov	r3, r2
 80055ba:	011b      	lsls	r3, r3, #4
 80055bc:	1a9b      	subs	r3, r3, r2
 80055be:	009b      	lsls	r3, r3, #2
 80055c0:	440b      	add	r3, r1
 80055c2:	334d      	adds	r3, #77	@ 0x4d
 80055c4:	781b      	ldrb	r3, [r3, #0]
 80055c6:	2b07      	cmp	r3, #7
 80055c8:	d00a      	beq.n	80055e0 <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 80055ca:	78fa      	ldrb	r2, [r7, #3]
 80055cc:	6879      	ldr	r1, [r7, #4]
 80055ce:	4613      	mov	r3, r2
 80055d0:	011b      	lsls	r3, r3, #4
 80055d2:	1a9b      	subs	r3, r3, r2
 80055d4:	009b      	lsls	r3, r3, #2
 80055d6:	440b      	add	r3, r1
 80055d8:	334d      	adds	r3, #77	@ 0x4d
 80055da:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80055dc:	2b09      	cmp	r3, #9
 80055de:	d170      	bne.n	80056c2 <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80055e0:	78fa      	ldrb	r2, [r7, #3]
 80055e2:	6879      	ldr	r1, [r7, #4]
 80055e4:	4613      	mov	r3, r2
 80055e6:	011b      	lsls	r3, r3, #4
 80055e8:	1a9b      	subs	r3, r3, r2
 80055ea:	009b      	lsls	r3, r3, #2
 80055ec:	440b      	add	r3, r1
 80055ee:	334d      	adds	r3, #77	@ 0x4d
 80055f0:	2202      	movs	r2, #2
 80055f2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80055f4:	78fa      	ldrb	r2, [r7, #3]
 80055f6:	6879      	ldr	r1, [r7, #4]
 80055f8:	4613      	mov	r3, r2
 80055fa:	011b      	lsls	r3, r3, #4
 80055fc:	1a9b      	subs	r3, r3, r2
 80055fe:	009b      	lsls	r3, r3, #2
 8005600:	440b      	add	r3, r1
 8005602:	3344      	adds	r3, #68	@ 0x44
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	1c59      	adds	r1, r3, #1
 8005608:	6878      	ldr	r0, [r7, #4]
 800560a:	4613      	mov	r3, r2
 800560c:	011b      	lsls	r3, r3, #4
 800560e:	1a9b      	subs	r3, r3, r2
 8005610:	009b      	lsls	r3, r3, #2
 8005612:	4403      	add	r3, r0
 8005614:	3344      	adds	r3, #68	@ 0x44
 8005616:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8005618:	78fa      	ldrb	r2, [r7, #3]
 800561a:	6879      	ldr	r1, [r7, #4]
 800561c:	4613      	mov	r3, r2
 800561e:	011b      	lsls	r3, r3, #4
 8005620:	1a9b      	subs	r3, r3, r2
 8005622:	009b      	lsls	r3, r3, #2
 8005624:	440b      	add	r3, r1
 8005626:	3344      	adds	r3, #68	@ 0x44
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	2b02      	cmp	r3, #2
 800562c:	d914      	bls.n	8005658 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 800562e:	78fa      	ldrb	r2, [r7, #3]
 8005630:	6879      	ldr	r1, [r7, #4]
 8005632:	4613      	mov	r3, r2
 8005634:	011b      	lsls	r3, r3, #4
 8005636:	1a9b      	subs	r3, r3, r2
 8005638:	009b      	lsls	r3, r3, #2
 800563a:	440b      	add	r3, r1
 800563c:	3344      	adds	r3, #68	@ 0x44
 800563e:	2200      	movs	r2, #0
 8005640:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8005642:	78fa      	ldrb	r2, [r7, #3]
 8005644:	6879      	ldr	r1, [r7, #4]
 8005646:	4613      	mov	r3, r2
 8005648:	011b      	lsls	r3, r3, #4
 800564a:	1a9b      	subs	r3, r3, r2
 800564c:	009b      	lsls	r3, r3, #2
 800564e:	440b      	add	r3, r1
 8005650:	334c      	adds	r3, #76	@ 0x4c
 8005652:	2204      	movs	r2, #4
 8005654:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8005656:	e022      	b.n	800569e <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8005658:	78fa      	ldrb	r2, [r7, #3]
 800565a:	6879      	ldr	r1, [r7, #4]
 800565c:	4613      	mov	r3, r2
 800565e:	011b      	lsls	r3, r3, #4
 8005660:	1a9b      	subs	r3, r3, r2
 8005662:	009b      	lsls	r3, r3, #2
 8005664:	440b      	add	r3, r1
 8005666:	334c      	adds	r3, #76	@ 0x4c
 8005668:	2202      	movs	r2, #2
 800566a:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 800566c:	78fb      	ldrb	r3, [r7, #3]
 800566e:	015a      	lsls	r2, r3, #5
 8005670:	693b      	ldr	r3, [r7, #16]
 8005672:	4413      	add	r3, r2
 8005674:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005682:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800568a:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 800568c:	78fb      	ldrb	r3, [r7, #3]
 800568e:	015a      	lsls	r2, r3, #5
 8005690:	693b      	ldr	r3, [r7, #16]
 8005692:	4413      	add	r3, r2
 8005694:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005698:	461a      	mov	r2, r3
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800569e:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80056a0:	78fa      	ldrb	r2, [r7, #3]
 80056a2:	6879      	ldr	r1, [r7, #4]
 80056a4:	4613      	mov	r3, r2
 80056a6:	011b      	lsls	r3, r3, #4
 80056a8:	1a9b      	subs	r3, r3, r2
 80056aa:	009b      	lsls	r3, r3, #2
 80056ac:	440b      	add	r3, r1
 80056ae:	334c      	adds	r3, #76	@ 0x4c
 80056b0:	781a      	ldrb	r2, [r3, #0]
 80056b2:	78fb      	ldrb	r3, [r7, #3]
 80056b4:	4619      	mov	r1, r3
 80056b6:	6878      	ldr	r0, [r7, #4]
 80056b8:	f006 f860 	bl	800b77c <HAL_HCD_HC_NotifyURBChange_Callback>
 80056bc:	e002      	b.n	80056c4 <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 80056be:	bf00      	nop
 80056c0:	e000      	b.n	80056c4 <HCD_HC_OUT_IRQHandler+0x978>
      return;
 80056c2:	bf00      	nop
  }
}
 80056c4:	3718      	adds	r7, #24
 80056c6:	46bd      	mov	sp, r7
 80056c8:	bd80      	pop	{r7, pc}

080056ca <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80056ca:	b580      	push	{r7, lr}
 80056cc:	b08a      	sub	sp, #40	@ 0x28
 80056ce:	af00      	add	r7, sp, #0
 80056d0:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 80056d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056da:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	6a1b      	ldr	r3, [r3, #32]
 80056e2:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 80056e4:	69fb      	ldr	r3, [r7, #28]
 80056e6:	f003 030f 	and.w	r3, r3, #15
 80056ea:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 80056ec:	69fb      	ldr	r3, [r7, #28]
 80056ee:	0c5b      	lsrs	r3, r3, #17
 80056f0:	f003 030f 	and.w	r3, r3, #15
 80056f4:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 80056f6:	69fb      	ldr	r3, [r7, #28]
 80056f8:	091b      	lsrs	r3, r3, #4
 80056fa:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80056fe:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8005700:	697b      	ldr	r3, [r7, #20]
 8005702:	2b02      	cmp	r3, #2
 8005704:	d004      	beq.n	8005710 <HCD_RXQLVL_IRQHandler+0x46>
 8005706:	697b      	ldr	r3, [r7, #20]
 8005708:	2b05      	cmp	r3, #5
 800570a:	f000 80b6 	beq.w	800587a <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 800570e:	e0b7      	b.n	8005880 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8005710:	693b      	ldr	r3, [r7, #16]
 8005712:	2b00      	cmp	r3, #0
 8005714:	f000 80b3 	beq.w	800587e <HCD_RXQLVL_IRQHandler+0x1b4>
 8005718:	6879      	ldr	r1, [r7, #4]
 800571a:	69ba      	ldr	r2, [r7, #24]
 800571c:	4613      	mov	r3, r2
 800571e:	011b      	lsls	r3, r3, #4
 8005720:	1a9b      	subs	r3, r3, r2
 8005722:	009b      	lsls	r3, r3, #2
 8005724:	440b      	add	r3, r1
 8005726:	332c      	adds	r3, #44	@ 0x2c
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	2b00      	cmp	r3, #0
 800572c:	f000 80a7 	beq.w	800587e <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8005730:	6879      	ldr	r1, [r7, #4]
 8005732:	69ba      	ldr	r2, [r7, #24]
 8005734:	4613      	mov	r3, r2
 8005736:	011b      	lsls	r3, r3, #4
 8005738:	1a9b      	subs	r3, r3, r2
 800573a:	009b      	lsls	r3, r3, #2
 800573c:	440b      	add	r3, r1
 800573e:	3338      	adds	r3, #56	@ 0x38
 8005740:	681a      	ldr	r2, [r3, #0]
 8005742:	693b      	ldr	r3, [r7, #16]
 8005744:	18d1      	adds	r1, r2, r3
 8005746:	6878      	ldr	r0, [r7, #4]
 8005748:	69ba      	ldr	r2, [r7, #24]
 800574a:	4613      	mov	r3, r2
 800574c:	011b      	lsls	r3, r3, #4
 800574e:	1a9b      	subs	r3, r3, r2
 8005750:	009b      	lsls	r3, r3, #2
 8005752:	4403      	add	r3, r0
 8005754:	3334      	adds	r3, #52	@ 0x34
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	4299      	cmp	r1, r3
 800575a:	f200 8083 	bhi.w	8005864 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	6818      	ldr	r0, [r3, #0]
 8005762:	6879      	ldr	r1, [r7, #4]
 8005764:	69ba      	ldr	r2, [r7, #24]
 8005766:	4613      	mov	r3, r2
 8005768:	011b      	lsls	r3, r3, #4
 800576a:	1a9b      	subs	r3, r3, r2
 800576c:	009b      	lsls	r3, r3, #2
 800576e:	440b      	add	r3, r1
 8005770:	332c      	adds	r3, #44	@ 0x2c
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	693a      	ldr	r2, [r7, #16]
 8005776:	b292      	uxth	r2, r2
 8005778:	4619      	mov	r1, r3
 800577a:	f002 fe8b 	bl	8008494 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 800577e:	6879      	ldr	r1, [r7, #4]
 8005780:	69ba      	ldr	r2, [r7, #24]
 8005782:	4613      	mov	r3, r2
 8005784:	011b      	lsls	r3, r3, #4
 8005786:	1a9b      	subs	r3, r3, r2
 8005788:	009b      	lsls	r3, r3, #2
 800578a:	440b      	add	r3, r1
 800578c:	332c      	adds	r3, #44	@ 0x2c
 800578e:	681a      	ldr	r2, [r3, #0]
 8005790:	693b      	ldr	r3, [r7, #16]
 8005792:	18d1      	adds	r1, r2, r3
 8005794:	6878      	ldr	r0, [r7, #4]
 8005796:	69ba      	ldr	r2, [r7, #24]
 8005798:	4613      	mov	r3, r2
 800579a:	011b      	lsls	r3, r3, #4
 800579c:	1a9b      	subs	r3, r3, r2
 800579e:	009b      	lsls	r3, r3, #2
 80057a0:	4403      	add	r3, r0
 80057a2:	332c      	adds	r3, #44	@ 0x2c
 80057a4:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 80057a6:	6879      	ldr	r1, [r7, #4]
 80057a8:	69ba      	ldr	r2, [r7, #24]
 80057aa:	4613      	mov	r3, r2
 80057ac:	011b      	lsls	r3, r3, #4
 80057ae:	1a9b      	subs	r3, r3, r2
 80057b0:	009b      	lsls	r3, r3, #2
 80057b2:	440b      	add	r3, r1
 80057b4:	3338      	adds	r3, #56	@ 0x38
 80057b6:	681a      	ldr	r2, [r3, #0]
 80057b8:	693b      	ldr	r3, [r7, #16]
 80057ba:	18d1      	adds	r1, r2, r3
 80057bc:	6878      	ldr	r0, [r7, #4]
 80057be:	69ba      	ldr	r2, [r7, #24]
 80057c0:	4613      	mov	r3, r2
 80057c2:	011b      	lsls	r3, r3, #4
 80057c4:	1a9b      	subs	r3, r3, r2
 80057c6:	009b      	lsls	r3, r3, #2
 80057c8:	4403      	add	r3, r0
 80057ca:	3338      	adds	r3, #56	@ 0x38
 80057cc:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 80057ce:	69bb      	ldr	r3, [r7, #24]
 80057d0:	015a      	lsls	r2, r3, #5
 80057d2:	6a3b      	ldr	r3, [r7, #32]
 80057d4:	4413      	add	r3, r2
 80057d6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80057da:	691b      	ldr	r3, [r3, #16]
 80057dc:	0cdb      	lsrs	r3, r3, #19
 80057de:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80057e2:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 80057e4:	6879      	ldr	r1, [r7, #4]
 80057e6:	69ba      	ldr	r2, [r7, #24]
 80057e8:	4613      	mov	r3, r2
 80057ea:	011b      	lsls	r3, r3, #4
 80057ec:	1a9b      	subs	r3, r3, r2
 80057ee:	009b      	lsls	r3, r3, #2
 80057f0:	440b      	add	r3, r1
 80057f2:	3328      	adds	r3, #40	@ 0x28
 80057f4:	881b      	ldrh	r3, [r3, #0]
 80057f6:	461a      	mov	r2, r3
 80057f8:	693b      	ldr	r3, [r7, #16]
 80057fa:	4293      	cmp	r3, r2
 80057fc:	d13f      	bne.n	800587e <HCD_RXQLVL_IRQHandler+0x1b4>
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	2b00      	cmp	r3, #0
 8005802:	d03c      	beq.n	800587e <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8005804:	69bb      	ldr	r3, [r7, #24]
 8005806:	015a      	lsls	r2, r3, #5
 8005808:	6a3b      	ldr	r3, [r7, #32]
 800580a:	4413      	add	r3, r2
 800580c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005814:	68bb      	ldr	r3, [r7, #8]
 8005816:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800581a:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 800581c:	68bb      	ldr	r3, [r7, #8]
 800581e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005822:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 8005824:	69bb      	ldr	r3, [r7, #24]
 8005826:	015a      	lsls	r2, r3, #5
 8005828:	6a3b      	ldr	r3, [r7, #32]
 800582a:	4413      	add	r3, r2
 800582c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005830:	461a      	mov	r2, r3
 8005832:	68bb      	ldr	r3, [r7, #8]
 8005834:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 8005836:	6879      	ldr	r1, [r7, #4]
 8005838:	69ba      	ldr	r2, [r7, #24]
 800583a:	4613      	mov	r3, r2
 800583c:	011b      	lsls	r3, r3, #4
 800583e:	1a9b      	subs	r3, r3, r2
 8005840:	009b      	lsls	r3, r3, #2
 8005842:	440b      	add	r3, r1
 8005844:	333c      	adds	r3, #60	@ 0x3c
 8005846:	781b      	ldrb	r3, [r3, #0]
 8005848:	f083 0301 	eor.w	r3, r3, #1
 800584c:	b2d8      	uxtb	r0, r3
 800584e:	6879      	ldr	r1, [r7, #4]
 8005850:	69ba      	ldr	r2, [r7, #24]
 8005852:	4613      	mov	r3, r2
 8005854:	011b      	lsls	r3, r3, #4
 8005856:	1a9b      	subs	r3, r3, r2
 8005858:	009b      	lsls	r3, r3, #2
 800585a:	440b      	add	r3, r1
 800585c:	333c      	adds	r3, #60	@ 0x3c
 800585e:	4602      	mov	r2, r0
 8005860:	701a      	strb	r2, [r3, #0]
      break;
 8005862:	e00c      	b.n	800587e <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8005864:	6879      	ldr	r1, [r7, #4]
 8005866:	69ba      	ldr	r2, [r7, #24]
 8005868:	4613      	mov	r3, r2
 800586a:	011b      	lsls	r3, r3, #4
 800586c:	1a9b      	subs	r3, r3, r2
 800586e:	009b      	lsls	r3, r3, #2
 8005870:	440b      	add	r3, r1
 8005872:	334c      	adds	r3, #76	@ 0x4c
 8005874:	2204      	movs	r2, #4
 8005876:	701a      	strb	r2, [r3, #0]
      break;
 8005878:	e001      	b.n	800587e <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 800587a:	bf00      	nop
 800587c:	e000      	b.n	8005880 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 800587e:	bf00      	nop
  }
}
 8005880:	bf00      	nop
 8005882:	3728      	adds	r7, #40	@ 0x28
 8005884:	46bd      	mov	sp, r7
 8005886:	bd80      	pop	{r7, pc}

08005888 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8005888:	b580      	push	{r7, lr}
 800588a:	b086      	sub	sp, #24
 800588c:	af00      	add	r7, sp, #0
 800588e:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005896:	697b      	ldr	r3, [r7, #20]
 8005898:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 800589a:	693b      	ldr	r3, [r7, #16]
 800589c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 80058a4:	693b      	ldr	r3, [r7, #16]
 80058a6:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 80058ae:	68bb      	ldr	r3, [r7, #8]
 80058b0:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 80058b4:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	f003 0302 	and.w	r3, r3, #2
 80058bc:	2b02      	cmp	r3, #2
 80058be:	d10b      	bne.n	80058d8 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	f003 0301 	and.w	r3, r3, #1
 80058c6:	2b01      	cmp	r3, #1
 80058c8:	d102      	bne.n	80058d0 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 80058ca:	6878      	ldr	r0, [r7, #4]
 80058cc:	f005 ff3a 	bl	800b744 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 80058d0:	68bb      	ldr	r3, [r7, #8]
 80058d2:	f043 0302 	orr.w	r3, r3, #2
 80058d6:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	f003 0308 	and.w	r3, r3, #8
 80058de:	2b08      	cmp	r3, #8
 80058e0:	d132      	bne.n	8005948 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 80058e2:	68bb      	ldr	r3, [r7, #8]
 80058e4:	f043 0308 	orr.w	r3, r3, #8
 80058e8:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	f003 0304 	and.w	r3, r3, #4
 80058f0:	2b04      	cmp	r3, #4
 80058f2:	d126      	bne.n	8005942 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	7a5b      	ldrb	r3, [r3, #9]
 80058f8:	2b02      	cmp	r3, #2
 80058fa:	d113      	bne.n	8005924 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8005902:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005906:	d106      	bne.n	8005916 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	2102      	movs	r1, #2
 800590e:	4618      	mov	r0, r3
 8005910:	f002 ff56 	bl	80087c0 <USB_InitFSLSPClkSel>
 8005914:	e011      	b.n	800593a <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	2101      	movs	r1, #1
 800591c:	4618      	mov	r0, r3
 800591e:	f002 ff4f 	bl	80087c0 <USB_InitFSLSPClkSel>
 8005922:	e00a      	b.n	800593a <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	79db      	ldrb	r3, [r3, #7]
 8005928:	2b01      	cmp	r3, #1
 800592a:	d106      	bne.n	800593a <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 800592c:	693b      	ldr	r3, [r7, #16]
 800592e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005932:	461a      	mov	r2, r3
 8005934:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8005938:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 800593a:	6878      	ldr	r0, [r7, #4]
 800593c:	f005 ff2c 	bl	800b798 <HAL_HCD_PortEnabled_Callback>
 8005940:	e002      	b.n	8005948 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8005942:	6878      	ldr	r0, [r7, #4]
 8005944:	f005 ff36 	bl	800b7b4 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	f003 0320 	and.w	r3, r3, #32
 800594e:	2b20      	cmp	r3, #32
 8005950:	d103      	bne.n	800595a <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8005952:	68bb      	ldr	r3, [r7, #8]
 8005954:	f043 0320 	orr.w	r3, r3, #32
 8005958:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 800595a:	693b      	ldr	r3, [r7, #16]
 800595c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005960:	461a      	mov	r2, r3
 8005962:	68bb      	ldr	r3, [r7, #8]
 8005964:	6013      	str	r3, [r2, #0]
}
 8005966:	bf00      	nop
 8005968:	3718      	adds	r7, #24
 800596a:	46bd      	mov	sp, r7
 800596c:	bd80      	pop	{r7, pc}
	...

08005970 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005970:	b580      	push	{r7, lr}
 8005972:	b084      	sub	sp, #16
 8005974:	af00      	add	r7, sp, #0
 8005976:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	2b00      	cmp	r3, #0
 800597c:	d101      	bne.n	8005982 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800597e:	2301      	movs	r3, #1
 8005980:	e12b      	b.n	8005bda <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005988:	b2db      	uxtb	r3, r3
 800598a:	2b00      	cmp	r3, #0
 800598c:	d106      	bne.n	800599c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	2200      	movs	r2, #0
 8005992:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005996:	6878      	ldr	r0, [r7, #4]
 8005998:	f7fb fed8 	bl	800174c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	2224      	movs	r2, #36	@ 0x24
 80059a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	681a      	ldr	r2, [r3, #0]
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	f022 0201 	bic.w	r2, r2, #1
 80059b2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	681a      	ldr	r2, [r3, #0]
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80059c2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	681a      	ldr	r2, [r3, #0]
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80059d2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80059d4:	f001 fa20 	bl	8006e18 <HAL_RCC_GetPCLK1Freq>
 80059d8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	685b      	ldr	r3, [r3, #4]
 80059de:	4a81      	ldr	r2, [pc, #516]	@ (8005be4 <HAL_I2C_Init+0x274>)
 80059e0:	4293      	cmp	r3, r2
 80059e2:	d807      	bhi.n	80059f4 <HAL_I2C_Init+0x84>
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	4a80      	ldr	r2, [pc, #512]	@ (8005be8 <HAL_I2C_Init+0x278>)
 80059e8:	4293      	cmp	r3, r2
 80059ea:	bf94      	ite	ls
 80059ec:	2301      	movls	r3, #1
 80059ee:	2300      	movhi	r3, #0
 80059f0:	b2db      	uxtb	r3, r3
 80059f2:	e006      	b.n	8005a02 <HAL_I2C_Init+0x92>
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	4a7d      	ldr	r2, [pc, #500]	@ (8005bec <HAL_I2C_Init+0x27c>)
 80059f8:	4293      	cmp	r3, r2
 80059fa:	bf94      	ite	ls
 80059fc:	2301      	movls	r3, #1
 80059fe:	2300      	movhi	r3, #0
 8005a00:	b2db      	uxtb	r3, r3
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d001      	beq.n	8005a0a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005a06:	2301      	movs	r3, #1
 8005a08:	e0e7      	b.n	8005bda <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	4a78      	ldr	r2, [pc, #480]	@ (8005bf0 <HAL_I2C_Init+0x280>)
 8005a0e:	fba2 2303 	umull	r2, r3, r2, r3
 8005a12:	0c9b      	lsrs	r3, r3, #18
 8005a14:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	685b      	ldr	r3, [r3, #4]
 8005a1c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	68ba      	ldr	r2, [r7, #8]
 8005a26:	430a      	orrs	r2, r1
 8005a28:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	6a1b      	ldr	r3, [r3, #32]
 8005a30:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	685b      	ldr	r3, [r3, #4]
 8005a38:	4a6a      	ldr	r2, [pc, #424]	@ (8005be4 <HAL_I2C_Init+0x274>)
 8005a3a:	4293      	cmp	r3, r2
 8005a3c:	d802      	bhi.n	8005a44 <HAL_I2C_Init+0xd4>
 8005a3e:	68bb      	ldr	r3, [r7, #8]
 8005a40:	3301      	adds	r3, #1
 8005a42:	e009      	b.n	8005a58 <HAL_I2C_Init+0xe8>
 8005a44:	68bb      	ldr	r3, [r7, #8]
 8005a46:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8005a4a:	fb02 f303 	mul.w	r3, r2, r3
 8005a4e:	4a69      	ldr	r2, [pc, #420]	@ (8005bf4 <HAL_I2C_Init+0x284>)
 8005a50:	fba2 2303 	umull	r2, r3, r2, r3
 8005a54:	099b      	lsrs	r3, r3, #6
 8005a56:	3301      	adds	r3, #1
 8005a58:	687a      	ldr	r2, [r7, #4]
 8005a5a:	6812      	ldr	r2, [r2, #0]
 8005a5c:	430b      	orrs	r3, r1
 8005a5e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	69db      	ldr	r3, [r3, #28]
 8005a66:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8005a6a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	685b      	ldr	r3, [r3, #4]
 8005a72:	495c      	ldr	r1, [pc, #368]	@ (8005be4 <HAL_I2C_Init+0x274>)
 8005a74:	428b      	cmp	r3, r1
 8005a76:	d819      	bhi.n	8005aac <HAL_I2C_Init+0x13c>
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	1e59      	subs	r1, r3, #1
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	685b      	ldr	r3, [r3, #4]
 8005a80:	005b      	lsls	r3, r3, #1
 8005a82:	fbb1 f3f3 	udiv	r3, r1, r3
 8005a86:	1c59      	adds	r1, r3, #1
 8005a88:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8005a8c:	400b      	ands	r3, r1
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d00a      	beq.n	8005aa8 <HAL_I2C_Init+0x138>
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	1e59      	subs	r1, r3, #1
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	685b      	ldr	r3, [r3, #4]
 8005a9a:	005b      	lsls	r3, r3, #1
 8005a9c:	fbb1 f3f3 	udiv	r3, r1, r3
 8005aa0:	3301      	adds	r3, #1
 8005aa2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005aa6:	e051      	b.n	8005b4c <HAL_I2C_Init+0x1dc>
 8005aa8:	2304      	movs	r3, #4
 8005aaa:	e04f      	b.n	8005b4c <HAL_I2C_Init+0x1dc>
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	689b      	ldr	r3, [r3, #8]
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d111      	bne.n	8005ad8 <HAL_I2C_Init+0x168>
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	1e58      	subs	r0, r3, #1
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	6859      	ldr	r1, [r3, #4]
 8005abc:	460b      	mov	r3, r1
 8005abe:	005b      	lsls	r3, r3, #1
 8005ac0:	440b      	add	r3, r1
 8005ac2:	fbb0 f3f3 	udiv	r3, r0, r3
 8005ac6:	3301      	adds	r3, #1
 8005ac8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	bf0c      	ite	eq
 8005ad0:	2301      	moveq	r3, #1
 8005ad2:	2300      	movne	r3, #0
 8005ad4:	b2db      	uxtb	r3, r3
 8005ad6:	e012      	b.n	8005afe <HAL_I2C_Init+0x18e>
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	1e58      	subs	r0, r3, #1
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	6859      	ldr	r1, [r3, #4]
 8005ae0:	460b      	mov	r3, r1
 8005ae2:	009b      	lsls	r3, r3, #2
 8005ae4:	440b      	add	r3, r1
 8005ae6:	0099      	lsls	r1, r3, #2
 8005ae8:	440b      	add	r3, r1
 8005aea:	fbb0 f3f3 	udiv	r3, r0, r3
 8005aee:	3301      	adds	r3, #1
 8005af0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	bf0c      	ite	eq
 8005af8:	2301      	moveq	r3, #1
 8005afa:	2300      	movne	r3, #0
 8005afc:	b2db      	uxtb	r3, r3
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d001      	beq.n	8005b06 <HAL_I2C_Init+0x196>
 8005b02:	2301      	movs	r3, #1
 8005b04:	e022      	b.n	8005b4c <HAL_I2C_Init+0x1dc>
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	689b      	ldr	r3, [r3, #8]
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d10e      	bne.n	8005b2c <HAL_I2C_Init+0x1bc>
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	1e58      	subs	r0, r3, #1
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	6859      	ldr	r1, [r3, #4]
 8005b16:	460b      	mov	r3, r1
 8005b18:	005b      	lsls	r3, r3, #1
 8005b1a:	440b      	add	r3, r1
 8005b1c:	fbb0 f3f3 	udiv	r3, r0, r3
 8005b20:	3301      	adds	r3, #1
 8005b22:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005b26:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005b2a:	e00f      	b.n	8005b4c <HAL_I2C_Init+0x1dc>
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	1e58      	subs	r0, r3, #1
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	6859      	ldr	r1, [r3, #4]
 8005b34:	460b      	mov	r3, r1
 8005b36:	009b      	lsls	r3, r3, #2
 8005b38:	440b      	add	r3, r1
 8005b3a:	0099      	lsls	r1, r3, #2
 8005b3c:	440b      	add	r3, r1
 8005b3e:	fbb0 f3f3 	udiv	r3, r0, r3
 8005b42:	3301      	adds	r3, #1
 8005b44:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005b48:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005b4c:	6879      	ldr	r1, [r7, #4]
 8005b4e:	6809      	ldr	r1, [r1, #0]
 8005b50:	4313      	orrs	r3, r2
 8005b52:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	69da      	ldr	r2, [r3, #28]
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	6a1b      	ldr	r3, [r3, #32]
 8005b66:	431a      	orrs	r2, r3
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	430a      	orrs	r2, r1
 8005b6e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	689b      	ldr	r3, [r3, #8]
 8005b76:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8005b7a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8005b7e:	687a      	ldr	r2, [r7, #4]
 8005b80:	6911      	ldr	r1, [r2, #16]
 8005b82:	687a      	ldr	r2, [r7, #4]
 8005b84:	68d2      	ldr	r2, [r2, #12]
 8005b86:	4311      	orrs	r1, r2
 8005b88:	687a      	ldr	r2, [r7, #4]
 8005b8a:	6812      	ldr	r2, [r2, #0]
 8005b8c:	430b      	orrs	r3, r1
 8005b8e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	68db      	ldr	r3, [r3, #12]
 8005b96:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	695a      	ldr	r2, [r3, #20]
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	699b      	ldr	r3, [r3, #24]
 8005ba2:	431a      	orrs	r2, r3
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	430a      	orrs	r2, r1
 8005baa:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	681a      	ldr	r2, [r3, #0]
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	f042 0201 	orr.w	r2, r2, #1
 8005bba:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	2200      	movs	r2, #0
 8005bc0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	2220      	movs	r2, #32
 8005bc6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	2200      	movs	r2, #0
 8005bce:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	2200      	movs	r2, #0
 8005bd4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8005bd8:	2300      	movs	r3, #0
}
 8005bda:	4618      	mov	r0, r3
 8005bdc:	3710      	adds	r7, #16
 8005bde:	46bd      	mov	sp, r7
 8005be0:	bd80      	pop	{r7, pc}
 8005be2:	bf00      	nop
 8005be4:	000186a0 	.word	0x000186a0
 8005be8:	001e847f 	.word	0x001e847f
 8005bec:	003d08ff 	.word	0x003d08ff
 8005bf0:	431bde83 	.word	0x431bde83
 8005bf4:	10624dd3 	.word	0x10624dd3

08005bf8 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8005bf8:	b580      	push	{r7, lr}
 8005bfa:	b088      	sub	sp, #32
 8005bfc:	af00      	add	r7, sp, #0
 8005bfe:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d101      	bne.n	8005c0a <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8005c06:	2301      	movs	r3, #1
 8005c08:	e128      	b.n	8005e5c <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005c10:	b2db      	uxtb	r3, r3
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d109      	bne.n	8005c2a <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	2200      	movs	r2, #0
 8005c1a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	4a90      	ldr	r2, [pc, #576]	@ (8005e64 <HAL_I2S_Init+0x26c>)
 8005c22:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8005c24:	6878      	ldr	r0, [r7, #4]
 8005c26:	f7fb fdd9 	bl	80017dc <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	2202      	movs	r2, #2
 8005c2e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	69db      	ldr	r3, [r3, #28]
 8005c38:	687a      	ldr	r2, [r7, #4]
 8005c3a:	6812      	ldr	r2, [r2, #0]
 8005c3c:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8005c40:	f023 030f 	bic.w	r3, r3, #15
 8005c44:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	2202      	movs	r2, #2
 8005c4c:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	695b      	ldr	r3, [r3, #20]
 8005c52:	2b02      	cmp	r3, #2
 8005c54:	d060      	beq.n	8005d18 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	68db      	ldr	r3, [r3, #12]
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d102      	bne.n	8005c64 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8005c5e:	2310      	movs	r3, #16
 8005c60:	617b      	str	r3, [r7, #20]
 8005c62:	e001      	b.n	8005c68 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8005c64:	2320      	movs	r3, #32
 8005c66:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	689b      	ldr	r3, [r3, #8]
 8005c6c:	2b20      	cmp	r3, #32
 8005c6e:	d802      	bhi.n	8005c76 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8005c70:	697b      	ldr	r3, [r7, #20]
 8005c72:	005b      	lsls	r3, r3, #1
 8005c74:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8005c76:	2001      	movs	r0, #1
 8005c78:	f001 f9d8 	bl	800702c <HAL_RCCEx_GetPeriphCLKFreq>
 8005c7c:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	691b      	ldr	r3, [r3, #16]
 8005c82:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005c86:	d125      	bne.n	8005cd4 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	68db      	ldr	r3, [r3, #12]
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d010      	beq.n	8005cb2 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8005c90:	697b      	ldr	r3, [r7, #20]
 8005c92:	009b      	lsls	r3, r3, #2
 8005c94:	68fa      	ldr	r2, [r7, #12]
 8005c96:	fbb2 f2f3 	udiv	r2, r2, r3
 8005c9a:	4613      	mov	r3, r2
 8005c9c:	009b      	lsls	r3, r3, #2
 8005c9e:	4413      	add	r3, r2
 8005ca0:	005b      	lsls	r3, r3, #1
 8005ca2:	461a      	mov	r2, r3
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	695b      	ldr	r3, [r3, #20]
 8005ca8:	fbb2 f3f3 	udiv	r3, r2, r3
 8005cac:	3305      	adds	r3, #5
 8005cae:	613b      	str	r3, [r7, #16]
 8005cb0:	e01f      	b.n	8005cf2 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8005cb2:	697b      	ldr	r3, [r7, #20]
 8005cb4:	00db      	lsls	r3, r3, #3
 8005cb6:	68fa      	ldr	r2, [r7, #12]
 8005cb8:	fbb2 f2f3 	udiv	r2, r2, r3
 8005cbc:	4613      	mov	r3, r2
 8005cbe:	009b      	lsls	r3, r3, #2
 8005cc0:	4413      	add	r3, r2
 8005cc2:	005b      	lsls	r3, r3, #1
 8005cc4:	461a      	mov	r2, r3
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	695b      	ldr	r3, [r3, #20]
 8005cca:	fbb2 f3f3 	udiv	r3, r2, r3
 8005cce:	3305      	adds	r3, #5
 8005cd0:	613b      	str	r3, [r7, #16]
 8005cd2:	e00e      	b.n	8005cf2 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8005cd4:	68fa      	ldr	r2, [r7, #12]
 8005cd6:	697b      	ldr	r3, [r7, #20]
 8005cd8:	fbb2 f2f3 	udiv	r2, r2, r3
 8005cdc:	4613      	mov	r3, r2
 8005cde:	009b      	lsls	r3, r3, #2
 8005ce0:	4413      	add	r3, r2
 8005ce2:	005b      	lsls	r3, r3, #1
 8005ce4:	461a      	mov	r2, r3
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	695b      	ldr	r3, [r3, #20]
 8005cea:	fbb2 f3f3 	udiv	r3, r2, r3
 8005cee:	3305      	adds	r3, #5
 8005cf0:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8005cf2:	693b      	ldr	r3, [r7, #16]
 8005cf4:	4a5c      	ldr	r2, [pc, #368]	@ (8005e68 <HAL_I2S_Init+0x270>)
 8005cf6:	fba2 2303 	umull	r2, r3, r2, r3
 8005cfa:	08db      	lsrs	r3, r3, #3
 8005cfc:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8005cfe:	693b      	ldr	r3, [r7, #16]
 8005d00:	f003 0301 	and.w	r3, r3, #1
 8005d04:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8005d06:	693a      	ldr	r2, [r7, #16]
 8005d08:	69bb      	ldr	r3, [r7, #24]
 8005d0a:	1ad3      	subs	r3, r2, r3
 8005d0c:	085b      	lsrs	r3, r3, #1
 8005d0e:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8005d10:	69bb      	ldr	r3, [r7, #24]
 8005d12:	021b      	lsls	r3, r3, #8
 8005d14:	61bb      	str	r3, [r7, #24]
 8005d16:	e003      	b.n	8005d20 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8005d18:	2302      	movs	r3, #2
 8005d1a:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8005d1c:	2300      	movs	r3, #0
 8005d1e:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8005d20:	69fb      	ldr	r3, [r7, #28]
 8005d22:	2b01      	cmp	r3, #1
 8005d24:	d902      	bls.n	8005d2c <HAL_I2S_Init+0x134>
 8005d26:	69fb      	ldr	r3, [r7, #28]
 8005d28:	2bff      	cmp	r3, #255	@ 0xff
 8005d2a:	d907      	bls.n	8005d3c <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d30:	f043 0210 	orr.w	r2, r3, #16
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8005d38:	2301      	movs	r3, #1
 8005d3a:	e08f      	b.n	8005e5c <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	691a      	ldr	r2, [r3, #16]
 8005d40:	69bb      	ldr	r3, [r7, #24]
 8005d42:	ea42 0103 	orr.w	r1, r2, r3
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	69fa      	ldr	r2, [r7, #28]
 8005d4c:	430a      	orrs	r2, r1
 8005d4e:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	69db      	ldr	r3, [r3, #28]
 8005d56:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8005d5a:	f023 030f 	bic.w	r3, r3, #15
 8005d5e:	687a      	ldr	r2, [r7, #4]
 8005d60:	6851      	ldr	r1, [r2, #4]
 8005d62:	687a      	ldr	r2, [r7, #4]
 8005d64:	6892      	ldr	r2, [r2, #8]
 8005d66:	4311      	orrs	r1, r2
 8005d68:	687a      	ldr	r2, [r7, #4]
 8005d6a:	68d2      	ldr	r2, [r2, #12]
 8005d6c:	4311      	orrs	r1, r2
 8005d6e:	687a      	ldr	r2, [r7, #4]
 8005d70:	6992      	ldr	r2, [r2, #24]
 8005d72:	430a      	orrs	r2, r1
 8005d74:	431a      	orrs	r2, r3
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005d7e:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	6a1b      	ldr	r3, [r3, #32]
 8005d84:	2b01      	cmp	r3, #1
 8005d86:	d161      	bne.n	8005e4c <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	4a38      	ldr	r2, [pc, #224]	@ (8005e6c <HAL_I2S_Init+0x274>)
 8005d8c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	4a37      	ldr	r2, [pc, #220]	@ (8005e70 <HAL_I2S_Init+0x278>)
 8005d94:	4293      	cmp	r3, r2
 8005d96:	d101      	bne.n	8005d9c <HAL_I2S_Init+0x1a4>
 8005d98:	4b36      	ldr	r3, [pc, #216]	@ (8005e74 <HAL_I2S_Init+0x27c>)
 8005d9a:	e001      	b.n	8005da0 <HAL_I2S_Init+0x1a8>
 8005d9c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005da0:	69db      	ldr	r3, [r3, #28]
 8005da2:	687a      	ldr	r2, [r7, #4]
 8005da4:	6812      	ldr	r2, [r2, #0]
 8005da6:	4932      	ldr	r1, [pc, #200]	@ (8005e70 <HAL_I2S_Init+0x278>)
 8005da8:	428a      	cmp	r2, r1
 8005daa:	d101      	bne.n	8005db0 <HAL_I2S_Init+0x1b8>
 8005dac:	4a31      	ldr	r2, [pc, #196]	@ (8005e74 <HAL_I2S_Init+0x27c>)
 8005dae:	e001      	b.n	8005db4 <HAL_I2S_Init+0x1bc>
 8005db0:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8005db4:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8005db8:	f023 030f 	bic.w	r3, r3, #15
 8005dbc:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	4a2b      	ldr	r2, [pc, #172]	@ (8005e70 <HAL_I2S_Init+0x278>)
 8005dc4:	4293      	cmp	r3, r2
 8005dc6:	d101      	bne.n	8005dcc <HAL_I2S_Init+0x1d4>
 8005dc8:	4b2a      	ldr	r3, [pc, #168]	@ (8005e74 <HAL_I2S_Init+0x27c>)
 8005dca:	e001      	b.n	8005dd0 <HAL_I2S_Init+0x1d8>
 8005dcc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005dd0:	2202      	movs	r2, #2
 8005dd2:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	4a25      	ldr	r2, [pc, #148]	@ (8005e70 <HAL_I2S_Init+0x278>)
 8005dda:	4293      	cmp	r3, r2
 8005ddc:	d101      	bne.n	8005de2 <HAL_I2S_Init+0x1ea>
 8005dde:	4b25      	ldr	r3, [pc, #148]	@ (8005e74 <HAL_I2S_Init+0x27c>)
 8005de0:	e001      	b.n	8005de6 <HAL_I2S_Init+0x1ee>
 8005de2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005de6:	69db      	ldr	r3, [r3, #28]
 8005de8:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	685b      	ldr	r3, [r3, #4]
 8005dee:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005df2:	d003      	beq.n	8005dfc <HAL_I2S_Init+0x204>
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	685b      	ldr	r3, [r3, #4]
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d103      	bne.n	8005e04 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8005dfc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005e00:	613b      	str	r3, [r7, #16]
 8005e02:	e001      	b.n	8005e08 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8005e04:	2300      	movs	r3, #0
 8005e06:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8005e08:	693b      	ldr	r3, [r7, #16]
 8005e0a:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	689b      	ldr	r3, [r3, #8]
 8005e10:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8005e12:	4313      	orrs	r3, r2
 8005e14:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	68db      	ldr	r3, [r3, #12]
 8005e1a:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8005e1c:	4313      	orrs	r3, r2
 8005e1e:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	699b      	ldr	r3, [r3, #24]
 8005e24:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8005e26:	4313      	orrs	r3, r2
 8005e28:	b29a      	uxth	r2, r3
 8005e2a:	897b      	ldrh	r3, [r7, #10]
 8005e2c:	4313      	orrs	r3, r2
 8005e2e:	b29b      	uxth	r3, r3
 8005e30:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8005e34:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	4a0d      	ldr	r2, [pc, #52]	@ (8005e70 <HAL_I2S_Init+0x278>)
 8005e3c:	4293      	cmp	r3, r2
 8005e3e:	d101      	bne.n	8005e44 <HAL_I2S_Init+0x24c>
 8005e40:	4b0c      	ldr	r3, [pc, #48]	@ (8005e74 <HAL_I2S_Init+0x27c>)
 8005e42:	e001      	b.n	8005e48 <HAL_I2S_Init+0x250>
 8005e44:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005e48:	897a      	ldrh	r2, [r7, #10]
 8005e4a:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	2200      	movs	r2, #0
 8005e50:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	2201      	movs	r2, #1
 8005e56:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8005e5a:	2300      	movs	r3, #0
}
 8005e5c:	4618      	mov	r0, r3
 8005e5e:	3720      	adds	r7, #32
 8005e60:	46bd      	mov	sp, r7
 8005e62:	bd80      	pop	{r7, pc}
 8005e64:	08005f6f 	.word	0x08005f6f
 8005e68:	cccccccd 	.word	0xcccccccd
 8005e6c:	08006085 	.word	0x08006085
 8005e70:	40003800 	.word	0x40003800
 8005e74:	40003400 	.word	0x40003400

08005e78 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8005e78:	b480      	push	{r7}
 8005e7a:	b083      	sub	sp, #12
 8005e7c:	af00      	add	r7, sp, #0
 8005e7e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8005e80:	bf00      	nop
 8005e82:	370c      	adds	r7, #12
 8005e84:	46bd      	mov	sp, r7
 8005e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e8a:	4770      	bx	lr

08005e8c <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8005e8c:	b480      	push	{r7}
 8005e8e:	b083      	sub	sp, #12
 8005e90:	af00      	add	r7, sp, #0
 8005e92:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8005e94:	bf00      	nop
 8005e96:	370c      	adds	r7, #12
 8005e98:	46bd      	mov	sp, r7
 8005e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e9e:	4770      	bx	lr

08005ea0 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8005ea0:	b480      	push	{r7}
 8005ea2:	b083      	sub	sp, #12
 8005ea4:	af00      	add	r7, sp, #0
 8005ea6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8005ea8:	bf00      	nop
 8005eaa:	370c      	adds	r7, #12
 8005eac:	46bd      	mov	sp, r7
 8005eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eb2:	4770      	bx	lr

08005eb4 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8005eb4:	b580      	push	{r7, lr}
 8005eb6:	b082      	sub	sp, #8
 8005eb8:	af00      	add	r7, sp, #0
 8005eba:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ec0:	881a      	ldrh	r2, [r3, #0]
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ecc:	1c9a      	adds	r2, r3, #2
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ed6:	b29b      	uxth	r3, r3
 8005ed8:	3b01      	subs	r3, #1
 8005eda:	b29a      	uxth	r2, r3
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ee4:	b29b      	uxth	r3, r3
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d10e      	bne.n	8005f08 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	685a      	ldr	r2, [r3, #4]
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005ef8:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	2201      	movs	r2, #1
 8005efe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8005f02:	6878      	ldr	r0, [r7, #4]
 8005f04:	f7ff ffb8 	bl	8005e78 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8005f08:	bf00      	nop
 8005f0a:	3708      	adds	r7, #8
 8005f0c:	46bd      	mov	sp, r7
 8005f0e:	bd80      	pop	{r7, pc}

08005f10 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8005f10:	b580      	push	{r7, lr}
 8005f12:	b082      	sub	sp, #8
 8005f14:	af00      	add	r7, sp, #0
 8005f16:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	68da      	ldr	r2, [r3, #12]
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f22:	b292      	uxth	r2, r2
 8005f24:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f2a:	1c9a      	adds	r2, r3, #2
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005f34:	b29b      	uxth	r3, r3
 8005f36:	3b01      	subs	r3, #1
 8005f38:	b29a      	uxth	r2, r3
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005f42:	b29b      	uxth	r3, r3
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d10e      	bne.n	8005f66 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	685a      	ldr	r2, [r3, #4]
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005f56:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	2201      	movs	r2, #1
 8005f5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8005f60:	6878      	ldr	r0, [r7, #4]
 8005f62:	f7ff ff93 	bl	8005e8c <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8005f66:	bf00      	nop
 8005f68:	3708      	adds	r7, #8
 8005f6a:	46bd      	mov	sp, r7
 8005f6c:	bd80      	pop	{r7, pc}

08005f6e <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8005f6e:	b580      	push	{r7, lr}
 8005f70:	b086      	sub	sp, #24
 8005f72:	af00      	add	r7, sp, #0
 8005f74:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	689b      	ldr	r3, [r3, #8]
 8005f7c:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005f84:	b2db      	uxtb	r3, r3
 8005f86:	2b04      	cmp	r3, #4
 8005f88:	d13a      	bne.n	8006000 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8005f8a:	697b      	ldr	r3, [r7, #20]
 8005f8c:	f003 0301 	and.w	r3, r3, #1
 8005f90:	2b01      	cmp	r3, #1
 8005f92:	d109      	bne.n	8005fa8 <I2S_IRQHandler+0x3a>
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	685b      	ldr	r3, [r3, #4]
 8005f9a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f9e:	2b40      	cmp	r3, #64	@ 0x40
 8005fa0:	d102      	bne.n	8005fa8 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8005fa2:	6878      	ldr	r0, [r7, #4]
 8005fa4:	f7ff ffb4 	bl	8005f10 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8005fa8:	697b      	ldr	r3, [r7, #20]
 8005faa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005fae:	2b40      	cmp	r3, #64	@ 0x40
 8005fb0:	d126      	bne.n	8006000 <I2S_IRQHandler+0x92>
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	685b      	ldr	r3, [r3, #4]
 8005fb8:	f003 0320 	and.w	r3, r3, #32
 8005fbc:	2b20      	cmp	r3, #32
 8005fbe:	d11f      	bne.n	8006000 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	685a      	ldr	r2, [r3, #4]
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005fce:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8005fd0:	2300      	movs	r3, #0
 8005fd2:	613b      	str	r3, [r7, #16]
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	68db      	ldr	r3, [r3, #12]
 8005fda:	613b      	str	r3, [r7, #16]
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	689b      	ldr	r3, [r3, #8]
 8005fe2:	613b      	str	r3, [r7, #16]
 8005fe4:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	2201      	movs	r2, #1
 8005fea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ff2:	f043 0202 	orr.w	r2, r3, #2
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005ffa:	6878      	ldr	r0, [r7, #4]
 8005ffc:	f7ff ff50 	bl	8005ea0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006006:	b2db      	uxtb	r3, r3
 8006008:	2b03      	cmp	r3, #3
 800600a:	d136      	bne.n	800607a <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 800600c:	697b      	ldr	r3, [r7, #20]
 800600e:	f003 0302 	and.w	r3, r3, #2
 8006012:	2b02      	cmp	r3, #2
 8006014:	d109      	bne.n	800602a <I2S_IRQHandler+0xbc>
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	685b      	ldr	r3, [r3, #4]
 800601c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006020:	2b80      	cmp	r3, #128	@ 0x80
 8006022:	d102      	bne.n	800602a <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8006024:	6878      	ldr	r0, [r7, #4]
 8006026:	f7ff ff45 	bl	8005eb4 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800602a:	697b      	ldr	r3, [r7, #20]
 800602c:	f003 0308 	and.w	r3, r3, #8
 8006030:	2b08      	cmp	r3, #8
 8006032:	d122      	bne.n	800607a <I2S_IRQHandler+0x10c>
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	685b      	ldr	r3, [r3, #4]
 800603a:	f003 0320 	and.w	r3, r3, #32
 800603e:	2b20      	cmp	r3, #32
 8006040:	d11b      	bne.n	800607a <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	685a      	ldr	r2, [r3, #4]
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8006050:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8006052:	2300      	movs	r3, #0
 8006054:	60fb      	str	r3, [r7, #12]
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	689b      	ldr	r3, [r3, #8]
 800605c:	60fb      	str	r3, [r7, #12]
 800605e:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	2201      	movs	r2, #1
 8006064:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800606c:	f043 0204 	orr.w	r2, r3, #4
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006074:	6878      	ldr	r0, [r7, #4]
 8006076:	f7ff ff13 	bl	8005ea0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800607a:	bf00      	nop
 800607c:	3718      	adds	r7, #24
 800607e:	46bd      	mov	sp, r7
 8006080:	bd80      	pop	{r7, pc}
	...

08006084 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8006084:	b580      	push	{r7, lr}
 8006086:	b088      	sub	sp, #32
 8006088:	af00      	add	r7, sp, #0
 800608a:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	689b      	ldr	r3, [r3, #8]
 8006092:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	4a92      	ldr	r2, [pc, #584]	@ (80062e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800609a:	4293      	cmp	r3, r2
 800609c:	d101      	bne.n	80060a2 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 800609e:	4b92      	ldr	r3, [pc, #584]	@ (80062e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80060a0:	e001      	b.n	80060a6 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 80060a2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80060a6:	689b      	ldr	r3, [r3, #8]
 80060a8:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	685b      	ldr	r3, [r3, #4]
 80060b0:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	4a8b      	ldr	r2, [pc, #556]	@ (80062e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80060b8:	4293      	cmp	r3, r2
 80060ba:	d101      	bne.n	80060c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 80060bc:	4b8a      	ldr	r3, [pc, #552]	@ (80062e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80060be:	e001      	b.n	80060c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 80060c0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80060c4:	685b      	ldr	r3, [r3, #4]
 80060c6:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	685b      	ldr	r3, [r3, #4]
 80060cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80060d0:	d004      	beq.n	80060dc <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	685b      	ldr	r3, [r3, #4]
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	f040 8099 	bne.w	800620e <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 80060dc:	69fb      	ldr	r3, [r7, #28]
 80060de:	f003 0302 	and.w	r3, r3, #2
 80060e2:	2b02      	cmp	r3, #2
 80060e4:	d107      	bne.n	80060f6 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 80060e6:	697b      	ldr	r3, [r7, #20]
 80060e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d002      	beq.n	80060f6 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 80060f0:	6878      	ldr	r0, [r7, #4]
 80060f2:	f000 f925 	bl	8006340 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 80060f6:	69bb      	ldr	r3, [r7, #24]
 80060f8:	f003 0301 	and.w	r3, r3, #1
 80060fc:	2b01      	cmp	r3, #1
 80060fe:	d107      	bne.n	8006110 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8006100:	693b      	ldr	r3, [r7, #16]
 8006102:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006106:	2b00      	cmp	r3, #0
 8006108:	d002      	beq.n	8006110 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 800610a:	6878      	ldr	r0, [r7, #4]
 800610c:	f000 f9c8 	bl	80064a0 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8006110:	69bb      	ldr	r3, [r7, #24]
 8006112:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006116:	2b40      	cmp	r3, #64	@ 0x40
 8006118:	d13a      	bne.n	8006190 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 800611a:	693b      	ldr	r3, [r7, #16]
 800611c:	f003 0320 	and.w	r3, r3, #32
 8006120:	2b00      	cmp	r3, #0
 8006122:	d035      	beq.n	8006190 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	4a6e      	ldr	r2, [pc, #440]	@ (80062e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800612a:	4293      	cmp	r3, r2
 800612c:	d101      	bne.n	8006132 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 800612e:	4b6e      	ldr	r3, [pc, #440]	@ (80062e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006130:	e001      	b.n	8006136 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8006132:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006136:	685a      	ldr	r2, [r3, #4]
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	4969      	ldr	r1, [pc, #420]	@ (80062e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800613e:	428b      	cmp	r3, r1
 8006140:	d101      	bne.n	8006146 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8006142:	4b69      	ldr	r3, [pc, #420]	@ (80062e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006144:	e001      	b.n	800614a <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8006146:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800614a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800614e:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	685a      	ldr	r2, [r3, #4]
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800615e:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8006160:	2300      	movs	r3, #0
 8006162:	60fb      	str	r3, [r7, #12]
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	68db      	ldr	r3, [r3, #12]
 800616a:	60fb      	str	r3, [r7, #12]
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	689b      	ldr	r3, [r3, #8]
 8006172:	60fb      	str	r3, [r7, #12]
 8006174:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	2201      	movs	r2, #1
 800617a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006182:	f043 0202 	orr.w	r2, r3, #2
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800618a:	6878      	ldr	r0, [r7, #4]
 800618c:	f7ff fe88 	bl	8005ea0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8006190:	69fb      	ldr	r3, [r7, #28]
 8006192:	f003 0308 	and.w	r3, r3, #8
 8006196:	2b08      	cmp	r3, #8
 8006198:	f040 80c3 	bne.w	8006322 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 800619c:	697b      	ldr	r3, [r7, #20]
 800619e:	f003 0320 	and.w	r3, r3, #32
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	f000 80bd 	beq.w	8006322 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	685a      	ldr	r2, [r3, #4]
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80061b6:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	4a49      	ldr	r2, [pc, #292]	@ (80062e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80061be:	4293      	cmp	r3, r2
 80061c0:	d101      	bne.n	80061c6 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 80061c2:	4b49      	ldr	r3, [pc, #292]	@ (80062e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80061c4:	e001      	b.n	80061ca <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 80061c6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80061ca:	685a      	ldr	r2, [r3, #4]
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	4944      	ldr	r1, [pc, #272]	@ (80062e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80061d2:	428b      	cmp	r3, r1
 80061d4:	d101      	bne.n	80061da <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 80061d6:	4b44      	ldr	r3, [pc, #272]	@ (80062e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80061d8:	e001      	b.n	80061de <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 80061da:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80061de:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80061e2:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80061e4:	2300      	movs	r3, #0
 80061e6:	60bb      	str	r3, [r7, #8]
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	689b      	ldr	r3, [r3, #8]
 80061ee:	60bb      	str	r3, [r7, #8]
 80061f0:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	2201      	movs	r2, #1
 80061f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80061fe:	f043 0204 	orr.w	r2, r3, #4
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006206:	6878      	ldr	r0, [r7, #4]
 8006208:	f7ff fe4a 	bl	8005ea0 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800620c:	e089      	b.n	8006322 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 800620e:	69bb      	ldr	r3, [r7, #24]
 8006210:	f003 0302 	and.w	r3, r3, #2
 8006214:	2b02      	cmp	r3, #2
 8006216:	d107      	bne.n	8006228 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8006218:	693b      	ldr	r3, [r7, #16]
 800621a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800621e:	2b00      	cmp	r3, #0
 8006220:	d002      	beq.n	8006228 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8006222:	6878      	ldr	r0, [r7, #4]
 8006224:	f000 f8be 	bl	80063a4 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8006228:	69fb      	ldr	r3, [r7, #28]
 800622a:	f003 0301 	and.w	r3, r3, #1
 800622e:	2b01      	cmp	r3, #1
 8006230:	d107      	bne.n	8006242 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8006232:	697b      	ldr	r3, [r7, #20]
 8006234:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006238:	2b00      	cmp	r3, #0
 800623a:	d002      	beq.n	8006242 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 800623c:	6878      	ldr	r0, [r7, #4]
 800623e:	f000 f8fd 	bl	800643c <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8006242:	69fb      	ldr	r3, [r7, #28]
 8006244:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006248:	2b40      	cmp	r3, #64	@ 0x40
 800624a:	d12f      	bne.n	80062ac <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 800624c:	697b      	ldr	r3, [r7, #20]
 800624e:	f003 0320 	and.w	r3, r3, #32
 8006252:	2b00      	cmp	r3, #0
 8006254:	d02a      	beq.n	80062ac <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	685a      	ldr	r2, [r3, #4]
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006264:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	4a1e      	ldr	r2, [pc, #120]	@ (80062e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800626c:	4293      	cmp	r3, r2
 800626e:	d101      	bne.n	8006274 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8006270:	4b1d      	ldr	r3, [pc, #116]	@ (80062e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006272:	e001      	b.n	8006278 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8006274:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006278:	685a      	ldr	r2, [r3, #4]
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	4919      	ldr	r1, [pc, #100]	@ (80062e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006280:	428b      	cmp	r3, r1
 8006282:	d101      	bne.n	8006288 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8006284:	4b18      	ldr	r3, [pc, #96]	@ (80062e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006286:	e001      	b.n	800628c <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8006288:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800628c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8006290:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	2201      	movs	r2, #1
 8006296:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800629e:	f043 0202 	orr.w	r2, r3, #2
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80062a6:	6878      	ldr	r0, [r7, #4]
 80062a8:	f7ff fdfa 	bl	8005ea0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80062ac:	69bb      	ldr	r3, [r7, #24]
 80062ae:	f003 0308 	and.w	r3, r3, #8
 80062b2:	2b08      	cmp	r3, #8
 80062b4:	d136      	bne.n	8006324 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 80062b6:	693b      	ldr	r3, [r7, #16]
 80062b8:	f003 0320 	and.w	r3, r3, #32
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d031      	beq.n	8006324 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	4a07      	ldr	r2, [pc, #28]	@ (80062e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80062c6:	4293      	cmp	r3, r2
 80062c8:	d101      	bne.n	80062ce <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 80062ca:	4b07      	ldr	r3, [pc, #28]	@ (80062e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80062cc:	e001      	b.n	80062d2 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 80062ce:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80062d2:	685a      	ldr	r2, [r3, #4]
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	4902      	ldr	r1, [pc, #8]	@ (80062e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80062da:	428b      	cmp	r3, r1
 80062dc:	d106      	bne.n	80062ec <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 80062de:	4b02      	ldr	r3, [pc, #8]	@ (80062e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80062e0:	e006      	b.n	80062f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 80062e2:	bf00      	nop
 80062e4:	40003800 	.word	0x40003800
 80062e8:	40003400 	.word	0x40003400
 80062ec:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80062f0:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80062f4:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	685a      	ldr	r2, [r3, #4]
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006304:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	2201      	movs	r2, #1
 800630a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006312:	f043 0204 	orr.w	r2, r3, #4
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800631a:	6878      	ldr	r0, [r7, #4]
 800631c:	f7ff fdc0 	bl	8005ea0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006320:	e000      	b.n	8006324 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8006322:	bf00      	nop
}
 8006324:	bf00      	nop
 8006326:	3720      	adds	r7, #32
 8006328:	46bd      	mov	sp, r7
 800632a:	bd80      	pop	{r7, pc}

0800632c <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800632c:	b480      	push	{r7}
 800632e:	b083      	sub	sp, #12
 8006330:	af00      	add	r7, sp, #0
 8006332:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8006334:	bf00      	nop
 8006336:	370c      	adds	r7, #12
 8006338:	46bd      	mov	sp, r7
 800633a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800633e:	4770      	bx	lr

08006340 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8006340:	b580      	push	{r7, lr}
 8006342:	b082      	sub	sp, #8
 8006344:	af00      	add	r7, sp, #0
 8006346:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800634c:	1c99      	adds	r1, r3, #2
 800634e:	687a      	ldr	r2, [r7, #4]
 8006350:	6251      	str	r1, [r2, #36]	@ 0x24
 8006352:	881a      	ldrh	r2, [r3, #0]
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800635e:	b29b      	uxth	r3, r3
 8006360:	3b01      	subs	r3, #1
 8006362:	b29a      	uxth	r2, r3
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800636c:	b29b      	uxth	r3, r3
 800636e:	2b00      	cmp	r3, #0
 8006370:	d113      	bne.n	800639a <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	685a      	ldr	r2, [r3, #4]
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8006380:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8006386:	b29b      	uxth	r3, r3
 8006388:	2b00      	cmp	r3, #0
 800638a:	d106      	bne.n	800639a <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	2201      	movs	r2, #1
 8006390:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8006394:	6878      	ldr	r0, [r7, #4]
 8006396:	f7ff ffc9 	bl	800632c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800639a:	bf00      	nop
 800639c:	3708      	adds	r7, #8
 800639e:	46bd      	mov	sp, r7
 80063a0:	bd80      	pop	{r7, pc}
	...

080063a4 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80063a4:	b580      	push	{r7, lr}
 80063a6:	b082      	sub	sp, #8
 80063a8:	af00      	add	r7, sp, #0
 80063aa:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063b0:	1c99      	adds	r1, r3, #2
 80063b2:	687a      	ldr	r2, [r7, #4]
 80063b4:	6251      	str	r1, [r2, #36]	@ 0x24
 80063b6:	8819      	ldrh	r1, [r3, #0]
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	4a1d      	ldr	r2, [pc, #116]	@ (8006434 <I2SEx_TxISR_I2SExt+0x90>)
 80063be:	4293      	cmp	r3, r2
 80063c0:	d101      	bne.n	80063c6 <I2SEx_TxISR_I2SExt+0x22>
 80063c2:	4b1d      	ldr	r3, [pc, #116]	@ (8006438 <I2SEx_TxISR_I2SExt+0x94>)
 80063c4:	e001      	b.n	80063ca <I2SEx_TxISR_I2SExt+0x26>
 80063c6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80063ca:	460a      	mov	r2, r1
 80063cc:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80063d2:	b29b      	uxth	r3, r3
 80063d4:	3b01      	subs	r3, #1
 80063d6:	b29a      	uxth	r2, r3
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80063e0:	b29b      	uxth	r3, r3
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d121      	bne.n	800642a <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	4a12      	ldr	r2, [pc, #72]	@ (8006434 <I2SEx_TxISR_I2SExt+0x90>)
 80063ec:	4293      	cmp	r3, r2
 80063ee:	d101      	bne.n	80063f4 <I2SEx_TxISR_I2SExt+0x50>
 80063f0:	4b11      	ldr	r3, [pc, #68]	@ (8006438 <I2SEx_TxISR_I2SExt+0x94>)
 80063f2:	e001      	b.n	80063f8 <I2SEx_TxISR_I2SExt+0x54>
 80063f4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80063f8:	685a      	ldr	r2, [r3, #4]
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	490d      	ldr	r1, [pc, #52]	@ (8006434 <I2SEx_TxISR_I2SExt+0x90>)
 8006400:	428b      	cmp	r3, r1
 8006402:	d101      	bne.n	8006408 <I2SEx_TxISR_I2SExt+0x64>
 8006404:	4b0c      	ldr	r3, [pc, #48]	@ (8006438 <I2SEx_TxISR_I2SExt+0x94>)
 8006406:	e001      	b.n	800640c <I2SEx_TxISR_I2SExt+0x68>
 8006408:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800640c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8006410:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8006416:	b29b      	uxth	r3, r3
 8006418:	2b00      	cmp	r3, #0
 800641a:	d106      	bne.n	800642a <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	2201      	movs	r2, #1
 8006420:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8006424:	6878      	ldr	r0, [r7, #4]
 8006426:	f7ff ff81 	bl	800632c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800642a:	bf00      	nop
 800642c:	3708      	adds	r7, #8
 800642e:	46bd      	mov	sp, r7
 8006430:	bd80      	pop	{r7, pc}
 8006432:	bf00      	nop
 8006434:	40003800 	.word	0x40003800
 8006438:	40003400 	.word	0x40003400

0800643c <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 800643c:	b580      	push	{r7, lr}
 800643e:	b082      	sub	sp, #8
 8006440:	af00      	add	r7, sp, #0
 8006442:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	68d8      	ldr	r0, [r3, #12]
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800644e:	1c99      	adds	r1, r3, #2
 8006450:	687a      	ldr	r2, [r7, #4]
 8006452:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8006454:	b282      	uxth	r2, r0
 8006456:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800645c:	b29b      	uxth	r3, r3
 800645e:	3b01      	subs	r3, #1
 8006460:	b29a      	uxth	r2, r3
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800646a:	b29b      	uxth	r3, r3
 800646c:	2b00      	cmp	r3, #0
 800646e:	d113      	bne.n	8006498 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	685a      	ldr	r2, [r3, #4]
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800647e:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006484:	b29b      	uxth	r3, r3
 8006486:	2b00      	cmp	r3, #0
 8006488:	d106      	bne.n	8006498 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	2201      	movs	r2, #1
 800648e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8006492:	6878      	ldr	r0, [r7, #4]
 8006494:	f7ff ff4a 	bl	800632c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006498:	bf00      	nop
 800649a:	3708      	adds	r7, #8
 800649c:	46bd      	mov	sp, r7
 800649e:	bd80      	pop	{r7, pc}

080064a0 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80064a0:	b580      	push	{r7, lr}
 80064a2:	b082      	sub	sp, #8
 80064a4:	af00      	add	r7, sp, #0
 80064a6:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	4a20      	ldr	r2, [pc, #128]	@ (8006530 <I2SEx_RxISR_I2SExt+0x90>)
 80064ae:	4293      	cmp	r3, r2
 80064b0:	d101      	bne.n	80064b6 <I2SEx_RxISR_I2SExt+0x16>
 80064b2:	4b20      	ldr	r3, [pc, #128]	@ (8006534 <I2SEx_RxISR_I2SExt+0x94>)
 80064b4:	e001      	b.n	80064ba <I2SEx_RxISR_I2SExt+0x1a>
 80064b6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80064ba:	68d8      	ldr	r0, [r3, #12]
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064c0:	1c99      	adds	r1, r3, #2
 80064c2:	687a      	ldr	r2, [r7, #4]
 80064c4:	62d1      	str	r1, [r2, #44]	@ 0x2c
 80064c6:	b282      	uxth	r2, r0
 80064c8:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80064ce:	b29b      	uxth	r3, r3
 80064d0:	3b01      	subs	r3, #1
 80064d2:	b29a      	uxth	r2, r3
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80064dc:	b29b      	uxth	r3, r3
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d121      	bne.n	8006526 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	4a12      	ldr	r2, [pc, #72]	@ (8006530 <I2SEx_RxISR_I2SExt+0x90>)
 80064e8:	4293      	cmp	r3, r2
 80064ea:	d101      	bne.n	80064f0 <I2SEx_RxISR_I2SExt+0x50>
 80064ec:	4b11      	ldr	r3, [pc, #68]	@ (8006534 <I2SEx_RxISR_I2SExt+0x94>)
 80064ee:	e001      	b.n	80064f4 <I2SEx_RxISR_I2SExt+0x54>
 80064f0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80064f4:	685a      	ldr	r2, [r3, #4]
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	490d      	ldr	r1, [pc, #52]	@ (8006530 <I2SEx_RxISR_I2SExt+0x90>)
 80064fc:	428b      	cmp	r3, r1
 80064fe:	d101      	bne.n	8006504 <I2SEx_RxISR_I2SExt+0x64>
 8006500:	4b0c      	ldr	r3, [pc, #48]	@ (8006534 <I2SEx_RxISR_I2SExt+0x94>)
 8006502:	e001      	b.n	8006508 <I2SEx_RxISR_I2SExt+0x68>
 8006504:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006508:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800650c:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006512:	b29b      	uxth	r3, r3
 8006514:	2b00      	cmp	r3, #0
 8006516:	d106      	bne.n	8006526 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	2201      	movs	r2, #1
 800651c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8006520:	6878      	ldr	r0, [r7, #4]
 8006522:	f7ff ff03 	bl	800632c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006526:	bf00      	nop
 8006528:	3708      	adds	r7, #8
 800652a:	46bd      	mov	sp, r7
 800652c:	bd80      	pop	{r7, pc}
 800652e:	bf00      	nop
 8006530:	40003800 	.word	0x40003800
 8006534:	40003400 	.word	0x40003400

08006538 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006538:	b580      	push	{r7, lr}
 800653a:	b086      	sub	sp, #24
 800653c:	af00      	add	r7, sp, #0
 800653e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	2b00      	cmp	r3, #0
 8006544:	d101      	bne.n	800654a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006546:	2301      	movs	r3, #1
 8006548:	e267      	b.n	8006a1a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	f003 0301 	and.w	r3, r3, #1
 8006552:	2b00      	cmp	r3, #0
 8006554:	d075      	beq.n	8006642 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8006556:	4b88      	ldr	r3, [pc, #544]	@ (8006778 <HAL_RCC_OscConfig+0x240>)
 8006558:	689b      	ldr	r3, [r3, #8]
 800655a:	f003 030c 	and.w	r3, r3, #12
 800655e:	2b04      	cmp	r3, #4
 8006560:	d00c      	beq.n	800657c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006562:	4b85      	ldr	r3, [pc, #532]	@ (8006778 <HAL_RCC_OscConfig+0x240>)
 8006564:	689b      	ldr	r3, [r3, #8]
 8006566:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800656a:	2b08      	cmp	r3, #8
 800656c:	d112      	bne.n	8006594 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800656e:	4b82      	ldr	r3, [pc, #520]	@ (8006778 <HAL_RCC_OscConfig+0x240>)
 8006570:	685b      	ldr	r3, [r3, #4]
 8006572:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006576:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800657a:	d10b      	bne.n	8006594 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800657c:	4b7e      	ldr	r3, [pc, #504]	@ (8006778 <HAL_RCC_OscConfig+0x240>)
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006584:	2b00      	cmp	r3, #0
 8006586:	d05b      	beq.n	8006640 <HAL_RCC_OscConfig+0x108>
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	685b      	ldr	r3, [r3, #4]
 800658c:	2b00      	cmp	r3, #0
 800658e:	d157      	bne.n	8006640 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006590:	2301      	movs	r3, #1
 8006592:	e242      	b.n	8006a1a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	685b      	ldr	r3, [r3, #4]
 8006598:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800659c:	d106      	bne.n	80065ac <HAL_RCC_OscConfig+0x74>
 800659e:	4b76      	ldr	r3, [pc, #472]	@ (8006778 <HAL_RCC_OscConfig+0x240>)
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	4a75      	ldr	r2, [pc, #468]	@ (8006778 <HAL_RCC_OscConfig+0x240>)
 80065a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80065a8:	6013      	str	r3, [r2, #0]
 80065aa:	e01d      	b.n	80065e8 <HAL_RCC_OscConfig+0xb0>
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	685b      	ldr	r3, [r3, #4]
 80065b0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80065b4:	d10c      	bne.n	80065d0 <HAL_RCC_OscConfig+0x98>
 80065b6:	4b70      	ldr	r3, [pc, #448]	@ (8006778 <HAL_RCC_OscConfig+0x240>)
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	4a6f      	ldr	r2, [pc, #444]	@ (8006778 <HAL_RCC_OscConfig+0x240>)
 80065bc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80065c0:	6013      	str	r3, [r2, #0]
 80065c2:	4b6d      	ldr	r3, [pc, #436]	@ (8006778 <HAL_RCC_OscConfig+0x240>)
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	4a6c      	ldr	r2, [pc, #432]	@ (8006778 <HAL_RCC_OscConfig+0x240>)
 80065c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80065cc:	6013      	str	r3, [r2, #0]
 80065ce:	e00b      	b.n	80065e8 <HAL_RCC_OscConfig+0xb0>
 80065d0:	4b69      	ldr	r3, [pc, #420]	@ (8006778 <HAL_RCC_OscConfig+0x240>)
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	4a68      	ldr	r2, [pc, #416]	@ (8006778 <HAL_RCC_OscConfig+0x240>)
 80065d6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80065da:	6013      	str	r3, [r2, #0]
 80065dc:	4b66      	ldr	r3, [pc, #408]	@ (8006778 <HAL_RCC_OscConfig+0x240>)
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	4a65      	ldr	r2, [pc, #404]	@ (8006778 <HAL_RCC_OscConfig+0x240>)
 80065e2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80065e6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	685b      	ldr	r3, [r3, #4]
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d013      	beq.n	8006618 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80065f0:	f7fb fc16 	bl	8001e20 <HAL_GetTick>
 80065f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80065f6:	e008      	b.n	800660a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80065f8:	f7fb fc12 	bl	8001e20 <HAL_GetTick>
 80065fc:	4602      	mov	r2, r0
 80065fe:	693b      	ldr	r3, [r7, #16]
 8006600:	1ad3      	subs	r3, r2, r3
 8006602:	2b64      	cmp	r3, #100	@ 0x64
 8006604:	d901      	bls.n	800660a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006606:	2303      	movs	r3, #3
 8006608:	e207      	b.n	8006a1a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800660a:	4b5b      	ldr	r3, [pc, #364]	@ (8006778 <HAL_RCC_OscConfig+0x240>)
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006612:	2b00      	cmp	r3, #0
 8006614:	d0f0      	beq.n	80065f8 <HAL_RCC_OscConfig+0xc0>
 8006616:	e014      	b.n	8006642 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006618:	f7fb fc02 	bl	8001e20 <HAL_GetTick>
 800661c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800661e:	e008      	b.n	8006632 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006620:	f7fb fbfe 	bl	8001e20 <HAL_GetTick>
 8006624:	4602      	mov	r2, r0
 8006626:	693b      	ldr	r3, [r7, #16]
 8006628:	1ad3      	subs	r3, r2, r3
 800662a:	2b64      	cmp	r3, #100	@ 0x64
 800662c:	d901      	bls.n	8006632 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800662e:	2303      	movs	r3, #3
 8006630:	e1f3      	b.n	8006a1a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006632:	4b51      	ldr	r3, [pc, #324]	@ (8006778 <HAL_RCC_OscConfig+0x240>)
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800663a:	2b00      	cmp	r3, #0
 800663c:	d1f0      	bne.n	8006620 <HAL_RCC_OscConfig+0xe8>
 800663e:	e000      	b.n	8006642 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006640:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	f003 0302 	and.w	r3, r3, #2
 800664a:	2b00      	cmp	r3, #0
 800664c:	d063      	beq.n	8006716 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800664e:	4b4a      	ldr	r3, [pc, #296]	@ (8006778 <HAL_RCC_OscConfig+0x240>)
 8006650:	689b      	ldr	r3, [r3, #8]
 8006652:	f003 030c 	and.w	r3, r3, #12
 8006656:	2b00      	cmp	r3, #0
 8006658:	d00b      	beq.n	8006672 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800665a:	4b47      	ldr	r3, [pc, #284]	@ (8006778 <HAL_RCC_OscConfig+0x240>)
 800665c:	689b      	ldr	r3, [r3, #8]
 800665e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8006662:	2b08      	cmp	r3, #8
 8006664:	d11c      	bne.n	80066a0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006666:	4b44      	ldr	r3, [pc, #272]	@ (8006778 <HAL_RCC_OscConfig+0x240>)
 8006668:	685b      	ldr	r3, [r3, #4]
 800666a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800666e:	2b00      	cmp	r3, #0
 8006670:	d116      	bne.n	80066a0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006672:	4b41      	ldr	r3, [pc, #260]	@ (8006778 <HAL_RCC_OscConfig+0x240>)
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	f003 0302 	and.w	r3, r3, #2
 800667a:	2b00      	cmp	r3, #0
 800667c:	d005      	beq.n	800668a <HAL_RCC_OscConfig+0x152>
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	68db      	ldr	r3, [r3, #12]
 8006682:	2b01      	cmp	r3, #1
 8006684:	d001      	beq.n	800668a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006686:	2301      	movs	r3, #1
 8006688:	e1c7      	b.n	8006a1a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800668a:	4b3b      	ldr	r3, [pc, #236]	@ (8006778 <HAL_RCC_OscConfig+0x240>)
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	691b      	ldr	r3, [r3, #16]
 8006696:	00db      	lsls	r3, r3, #3
 8006698:	4937      	ldr	r1, [pc, #220]	@ (8006778 <HAL_RCC_OscConfig+0x240>)
 800669a:	4313      	orrs	r3, r2
 800669c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800669e:	e03a      	b.n	8006716 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	68db      	ldr	r3, [r3, #12]
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d020      	beq.n	80066ea <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80066a8:	4b34      	ldr	r3, [pc, #208]	@ (800677c <HAL_RCC_OscConfig+0x244>)
 80066aa:	2201      	movs	r2, #1
 80066ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80066ae:	f7fb fbb7 	bl	8001e20 <HAL_GetTick>
 80066b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80066b4:	e008      	b.n	80066c8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80066b6:	f7fb fbb3 	bl	8001e20 <HAL_GetTick>
 80066ba:	4602      	mov	r2, r0
 80066bc:	693b      	ldr	r3, [r7, #16]
 80066be:	1ad3      	subs	r3, r2, r3
 80066c0:	2b02      	cmp	r3, #2
 80066c2:	d901      	bls.n	80066c8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80066c4:	2303      	movs	r3, #3
 80066c6:	e1a8      	b.n	8006a1a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80066c8:	4b2b      	ldr	r3, [pc, #172]	@ (8006778 <HAL_RCC_OscConfig+0x240>)
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	f003 0302 	and.w	r3, r3, #2
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d0f0      	beq.n	80066b6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80066d4:	4b28      	ldr	r3, [pc, #160]	@ (8006778 <HAL_RCC_OscConfig+0x240>)
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	691b      	ldr	r3, [r3, #16]
 80066e0:	00db      	lsls	r3, r3, #3
 80066e2:	4925      	ldr	r1, [pc, #148]	@ (8006778 <HAL_RCC_OscConfig+0x240>)
 80066e4:	4313      	orrs	r3, r2
 80066e6:	600b      	str	r3, [r1, #0]
 80066e8:	e015      	b.n	8006716 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80066ea:	4b24      	ldr	r3, [pc, #144]	@ (800677c <HAL_RCC_OscConfig+0x244>)
 80066ec:	2200      	movs	r2, #0
 80066ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80066f0:	f7fb fb96 	bl	8001e20 <HAL_GetTick>
 80066f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80066f6:	e008      	b.n	800670a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80066f8:	f7fb fb92 	bl	8001e20 <HAL_GetTick>
 80066fc:	4602      	mov	r2, r0
 80066fe:	693b      	ldr	r3, [r7, #16]
 8006700:	1ad3      	subs	r3, r2, r3
 8006702:	2b02      	cmp	r3, #2
 8006704:	d901      	bls.n	800670a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006706:	2303      	movs	r3, #3
 8006708:	e187      	b.n	8006a1a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800670a:	4b1b      	ldr	r3, [pc, #108]	@ (8006778 <HAL_RCC_OscConfig+0x240>)
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	f003 0302 	and.w	r3, r3, #2
 8006712:	2b00      	cmp	r3, #0
 8006714:	d1f0      	bne.n	80066f8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	f003 0308 	and.w	r3, r3, #8
 800671e:	2b00      	cmp	r3, #0
 8006720:	d036      	beq.n	8006790 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	695b      	ldr	r3, [r3, #20]
 8006726:	2b00      	cmp	r3, #0
 8006728:	d016      	beq.n	8006758 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800672a:	4b15      	ldr	r3, [pc, #84]	@ (8006780 <HAL_RCC_OscConfig+0x248>)
 800672c:	2201      	movs	r2, #1
 800672e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006730:	f7fb fb76 	bl	8001e20 <HAL_GetTick>
 8006734:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006736:	e008      	b.n	800674a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006738:	f7fb fb72 	bl	8001e20 <HAL_GetTick>
 800673c:	4602      	mov	r2, r0
 800673e:	693b      	ldr	r3, [r7, #16]
 8006740:	1ad3      	subs	r3, r2, r3
 8006742:	2b02      	cmp	r3, #2
 8006744:	d901      	bls.n	800674a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006746:	2303      	movs	r3, #3
 8006748:	e167      	b.n	8006a1a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800674a:	4b0b      	ldr	r3, [pc, #44]	@ (8006778 <HAL_RCC_OscConfig+0x240>)
 800674c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800674e:	f003 0302 	and.w	r3, r3, #2
 8006752:	2b00      	cmp	r3, #0
 8006754:	d0f0      	beq.n	8006738 <HAL_RCC_OscConfig+0x200>
 8006756:	e01b      	b.n	8006790 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006758:	4b09      	ldr	r3, [pc, #36]	@ (8006780 <HAL_RCC_OscConfig+0x248>)
 800675a:	2200      	movs	r2, #0
 800675c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800675e:	f7fb fb5f 	bl	8001e20 <HAL_GetTick>
 8006762:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006764:	e00e      	b.n	8006784 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006766:	f7fb fb5b 	bl	8001e20 <HAL_GetTick>
 800676a:	4602      	mov	r2, r0
 800676c:	693b      	ldr	r3, [r7, #16]
 800676e:	1ad3      	subs	r3, r2, r3
 8006770:	2b02      	cmp	r3, #2
 8006772:	d907      	bls.n	8006784 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006774:	2303      	movs	r3, #3
 8006776:	e150      	b.n	8006a1a <HAL_RCC_OscConfig+0x4e2>
 8006778:	40023800 	.word	0x40023800
 800677c:	42470000 	.word	0x42470000
 8006780:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006784:	4b88      	ldr	r3, [pc, #544]	@ (80069a8 <HAL_RCC_OscConfig+0x470>)
 8006786:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006788:	f003 0302 	and.w	r3, r3, #2
 800678c:	2b00      	cmp	r3, #0
 800678e:	d1ea      	bne.n	8006766 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	f003 0304 	and.w	r3, r3, #4
 8006798:	2b00      	cmp	r3, #0
 800679a:	f000 8097 	beq.w	80068cc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800679e:	2300      	movs	r3, #0
 80067a0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80067a2:	4b81      	ldr	r3, [pc, #516]	@ (80069a8 <HAL_RCC_OscConfig+0x470>)
 80067a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d10f      	bne.n	80067ce <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80067ae:	2300      	movs	r3, #0
 80067b0:	60bb      	str	r3, [r7, #8]
 80067b2:	4b7d      	ldr	r3, [pc, #500]	@ (80069a8 <HAL_RCC_OscConfig+0x470>)
 80067b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067b6:	4a7c      	ldr	r2, [pc, #496]	@ (80069a8 <HAL_RCC_OscConfig+0x470>)
 80067b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80067bc:	6413      	str	r3, [r2, #64]	@ 0x40
 80067be:	4b7a      	ldr	r3, [pc, #488]	@ (80069a8 <HAL_RCC_OscConfig+0x470>)
 80067c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80067c6:	60bb      	str	r3, [r7, #8]
 80067c8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80067ca:	2301      	movs	r3, #1
 80067cc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80067ce:	4b77      	ldr	r3, [pc, #476]	@ (80069ac <HAL_RCC_OscConfig+0x474>)
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d118      	bne.n	800680c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80067da:	4b74      	ldr	r3, [pc, #464]	@ (80069ac <HAL_RCC_OscConfig+0x474>)
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	4a73      	ldr	r2, [pc, #460]	@ (80069ac <HAL_RCC_OscConfig+0x474>)
 80067e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80067e4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80067e6:	f7fb fb1b 	bl	8001e20 <HAL_GetTick>
 80067ea:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80067ec:	e008      	b.n	8006800 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80067ee:	f7fb fb17 	bl	8001e20 <HAL_GetTick>
 80067f2:	4602      	mov	r2, r0
 80067f4:	693b      	ldr	r3, [r7, #16]
 80067f6:	1ad3      	subs	r3, r2, r3
 80067f8:	2b02      	cmp	r3, #2
 80067fa:	d901      	bls.n	8006800 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80067fc:	2303      	movs	r3, #3
 80067fe:	e10c      	b.n	8006a1a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006800:	4b6a      	ldr	r3, [pc, #424]	@ (80069ac <HAL_RCC_OscConfig+0x474>)
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006808:	2b00      	cmp	r3, #0
 800680a:	d0f0      	beq.n	80067ee <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	689b      	ldr	r3, [r3, #8]
 8006810:	2b01      	cmp	r3, #1
 8006812:	d106      	bne.n	8006822 <HAL_RCC_OscConfig+0x2ea>
 8006814:	4b64      	ldr	r3, [pc, #400]	@ (80069a8 <HAL_RCC_OscConfig+0x470>)
 8006816:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006818:	4a63      	ldr	r2, [pc, #396]	@ (80069a8 <HAL_RCC_OscConfig+0x470>)
 800681a:	f043 0301 	orr.w	r3, r3, #1
 800681e:	6713      	str	r3, [r2, #112]	@ 0x70
 8006820:	e01c      	b.n	800685c <HAL_RCC_OscConfig+0x324>
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	689b      	ldr	r3, [r3, #8]
 8006826:	2b05      	cmp	r3, #5
 8006828:	d10c      	bne.n	8006844 <HAL_RCC_OscConfig+0x30c>
 800682a:	4b5f      	ldr	r3, [pc, #380]	@ (80069a8 <HAL_RCC_OscConfig+0x470>)
 800682c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800682e:	4a5e      	ldr	r2, [pc, #376]	@ (80069a8 <HAL_RCC_OscConfig+0x470>)
 8006830:	f043 0304 	orr.w	r3, r3, #4
 8006834:	6713      	str	r3, [r2, #112]	@ 0x70
 8006836:	4b5c      	ldr	r3, [pc, #368]	@ (80069a8 <HAL_RCC_OscConfig+0x470>)
 8006838:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800683a:	4a5b      	ldr	r2, [pc, #364]	@ (80069a8 <HAL_RCC_OscConfig+0x470>)
 800683c:	f043 0301 	orr.w	r3, r3, #1
 8006840:	6713      	str	r3, [r2, #112]	@ 0x70
 8006842:	e00b      	b.n	800685c <HAL_RCC_OscConfig+0x324>
 8006844:	4b58      	ldr	r3, [pc, #352]	@ (80069a8 <HAL_RCC_OscConfig+0x470>)
 8006846:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006848:	4a57      	ldr	r2, [pc, #348]	@ (80069a8 <HAL_RCC_OscConfig+0x470>)
 800684a:	f023 0301 	bic.w	r3, r3, #1
 800684e:	6713      	str	r3, [r2, #112]	@ 0x70
 8006850:	4b55      	ldr	r3, [pc, #340]	@ (80069a8 <HAL_RCC_OscConfig+0x470>)
 8006852:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006854:	4a54      	ldr	r2, [pc, #336]	@ (80069a8 <HAL_RCC_OscConfig+0x470>)
 8006856:	f023 0304 	bic.w	r3, r3, #4
 800685a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	689b      	ldr	r3, [r3, #8]
 8006860:	2b00      	cmp	r3, #0
 8006862:	d015      	beq.n	8006890 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006864:	f7fb fadc 	bl	8001e20 <HAL_GetTick>
 8006868:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800686a:	e00a      	b.n	8006882 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800686c:	f7fb fad8 	bl	8001e20 <HAL_GetTick>
 8006870:	4602      	mov	r2, r0
 8006872:	693b      	ldr	r3, [r7, #16]
 8006874:	1ad3      	subs	r3, r2, r3
 8006876:	f241 3288 	movw	r2, #5000	@ 0x1388
 800687a:	4293      	cmp	r3, r2
 800687c:	d901      	bls.n	8006882 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800687e:	2303      	movs	r3, #3
 8006880:	e0cb      	b.n	8006a1a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006882:	4b49      	ldr	r3, [pc, #292]	@ (80069a8 <HAL_RCC_OscConfig+0x470>)
 8006884:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006886:	f003 0302 	and.w	r3, r3, #2
 800688a:	2b00      	cmp	r3, #0
 800688c:	d0ee      	beq.n	800686c <HAL_RCC_OscConfig+0x334>
 800688e:	e014      	b.n	80068ba <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006890:	f7fb fac6 	bl	8001e20 <HAL_GetTick>
 8006894:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006896:	e00a      	b.n	80068ae <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006898:	f7fb fac2 	bl	8001e20 <HAL_GetTick>
 800689c:	4602      	mov	r2, r0
 800689e:	693b      	ldr	r3, [r7, #16]
 80068a0:	1ad3      	subs	r3, r2, r3
 80068a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80068a6:	4293      	cmp	r3, r2
 80068a8:	d901      	bls.n	80068ae <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80068aa:	2303      	movs	r3, #3
 80068ac:	e0b5      	b.n	8006a1a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80068ae:	4b3e      	ldr	r3, [pc, #248]	@ (80069a8 <HAL_RCC_OscConfig+0x470>)
 80068b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80068b2:	f003 0302 	and.w	r3, r3, #2
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d1ee      	bne.n	8006898 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80068ba:	7dfb      	ldrb	r3, [r7, #23]
 80068bc:	2b01      	cmp	r3, #1
 80068be:	d105      	bne.n	80068cc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80068c0:	4b39      	ldr	r3, [pc, #228]	@ (80069a8 <HAL_RCC_OscConfig+0x470>)
 80068c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068c4:	4a38      	ldr	r2, [pc, #224]	@ (80069a8 <HAL_RCC_OscConfig+0x470>)
 80068c6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80068ca:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	699b      	ldr	r3, [r3, #24]
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	f000 80a1 	beq.w	8006a18 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80068d6:	4b34      	ldr	r3, [pc, #208]	@ (80069a8 <HAL_RCC_OscConfig+0x470>)
 80068d8:	689b      	ldr	r3, [r3, #8]
 80068da:	f003 030c 	and.w	r3, r3, #12
 80068de:	2b08      	cmp	r3, #8
 80068e0:	d05c      	beq.n	800699c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	699b      	ldr	r3, [r3, #24]
 80068e6:	2b02      	cmp	r3, #2
 80068e8:	d141      	bne.n	800696e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80068ea:	4b31      	ldr	r3, [pc, #196]	@ (80069b0 <HAL_RCC_OscConfig+0x478>)
 80068ec:	2200      	movs	r2, #0
 80068ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80068f0:	f7fb fa96 	bl	8001e20 <HAL_GetTick>
 80068f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80068f6:	e008      	b.n	800690a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80068f8:	f7fb fa92 	bl	8001e20 <HAL_GetTick>
 80068fc:	4602      	mov	r2, r0
 80068fe:	693b      	ldr	r3, [r7, #16]
 8006900:	1ad3      	subs	r3, r2, r3
 8006902:	2b02      	cmp	r3, #2
 8006904:	d901      	bls.n	800690a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006906:	2303      	movs	r3, #3
 8006908:	e087      	b.n	8006a1a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800690a:	4b27      	ldr	r3, [pc, #156]	@ (80069a8 <HAL_RCC_OscConfig+0x470>)
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006912:	2b00      	cmp	r3, #0
 8006914:	d1f0      	bne.n	80068f8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	69da      	ldr	r2, [r3, #28]
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	6a1b      	ldr	r3, [r3, #32]
 800691e:	431a      	orrs	r2, r3
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006924:	019b      	lsls	r3, r3, #6
 8006926:	431a      	orrs	r2, r3
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800692c:	085b      	lsrs	r3, r3, #1
 800692e:	3b01      	subs	r3, #1
 8006930:	041b      	lsls	r3, r3, #16
 8006932:	431a      	orrs	r2, r3
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006938:	061b      	lsls	r3, r3, #24
 800693a:	491b      	ldr	r1, [pc, #108]	@ (80069a8 <HAL_RCC_OscConfig+0x470>)
 800693c:	4313      	orrs	r3, r2
 800693e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006940:	4b1b      	ldr	r3, [pc, #108]	@ (80069b0 <HAL_RCC_OscConfig+0x478>)
 8006942:	2201      	movs	r2, #1
 8006944:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006946:	f7fb fa6b 	bl	8001e20 <HAL_GetTick>
 800694a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800694c:	e008      	b.n	8006960 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800694e:	f7fb fa67 	bl	8001e20 <HAL_GetTick>
 8006952:	4602      	mov	r2, r0
 8006954:	693b      	ldr	r3, [r7, #16]
 8006956:	1ad3      	subs	r3, r2, r3
 8006958:	2b02      	cmp	r3, #2
 800695a:	d901      	bls.n	8006960 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800695c:	2303      	movs	r3, #3
 800695e:	e05c      	b.n	8006a1a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006960:	4b11      	ldr	r3, [pc, #68]	@ (80069a8 <HAL_RCC_OscConfig+0x470>)
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006968:	2b00      	cmp	r3, #0
 800696a:	d0f0      	beq.n	800694e <HAL_RCC_OscConfig+0x416>
 800696c:	e054      	b.n	8006a18 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800696e:	4b10      	ldr	r3, [pc, #64]	@ (80069b0 <HAL_RCC_OscConfig+0x478>)
 8006970:	2200      	movs	r2, #0
 8006972:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006974:	f7fb fa54 	bl	8001e20 <HAL_GetTick>
 8006978:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800697a:	e008      	b.n	800698e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800697c:	f7fb fa50 	bl	8001e20 <HAL_GetTick>
 8006980:	4602      	mov	r2, r0
 8006982:	693b      	ldr	r3, [r7, #16]
 8006984:	1ad3      	subs	r3, r2, r3
 8006986:	2b02      	cmp	r3, #2
 8006988:	d901      	bls.n	800698e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800698a:	2303      	movs	r3, #3
 800698c:	e045      	b.n	8006a1a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800698e:	4b06      	ldr	r3, [pc, #24]	@ (80069a8 <HAL_RCC_OscConfig+0x470>)
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006996:	2b00      	cmp	r3, #0
 8006998:	d1f0      	bne.n	800697c <HAL_RCC_OscConfig+0x444>
 800699a:	e03d      	b.n	8006a18 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	699b      	ldr	r3, [r3, #24]
 80069a0:	2b01      	cmp	r3, #1
 80069a2:	d107      	bne.n	80069b4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80069a4:	2301      	movs	r3, #1
 80069a6:	e038      	b.n	8006a1a <HAL_RCC_OscConfig+0x4e2>
 80069a8:	40023800 	.word	0x40023800
 80069ac:	40007000 	.word	0x40007000
 80069b0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80069b4:	4b1b      	ldr	r3, [pc, #108]	@ (8006a24 <HAL_RCC_OscConfig+0x4ec>)
 80069b6:	685b      	ldr	r3, [r3, #4]
 80069b8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	699b      	ldr	r3, [r3, #24]
 80069be:	2b01      	cmp	r3, #1
 80069c0:	d028      	beq.n	8006a14 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80069cc:	429a      	cmp	r2, r3
 80069ce:	d121      	bne.n	8006a14 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80069da:	429a      	cmp	r2, r3
 80069dc:	d11a      	bne.n	8006a14 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80069de:	68fa      	ldr	r2, [r7, #12]
 80069e0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80069e4:	4013      	ands	r3, r2
 80069e6:	687a      	ldr	r2, [r7, #4]
 80069e8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80069ea:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80069ec:	4293      	cmp	r3, r2
 80069ee:	d111      	bne.n	8006a14 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069fa:	085b      	lsrs	r3, r3, #1
 80069fc:	3b01      	subs	r3, #1
 80069fe:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006a00:	429a      	cmp	r2, r3
 8006a02:	d107      	bne.n	8006a14 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a0e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006a10:	429a      	cmp	r2, r3
 8006a12:	d001      	beq.n	8006a18 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8006a14:	2301      	movs	r3, #1
 8006a16:	e000      	b.n	8006a1a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006a18:	2300      	movs	r3, #0
}
 8006a1a:	4618      	mov	r0, r3
 8006a1c:	3718      	adds	r7, #24
 8006a1e:	46bd      	mov	sp, r7
 8006a20:	bd80      	pop	{r7, pc}
 8006a22:	bf00      	nop
 8006a24:	40023800 	.word	0x40023800

08006a28 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006a28:	b580      	push	{r7, lr}
 8006a2a:	b084      	sub	sp, #16
 8006a2c:	af00      	add	r7, sp, #0
 8006a2e:	6078      	str	r0, [r7, #4]
 8006a30:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d101      	bne.n	8006a3c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006a38:	2301      	movs	r3, #1
 8006a3a:	e0cc      	b.n	8006bd6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006a3c:	4b68      	ldr	r3, [pc, #416]	@ (8006be0 <HAL_RCC_ClockConfig+0x1b8>)
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	f003 0307 	and.w	r3, r3, #7
 8006a44:	683a      	ldr	r2, [r7, #0]
 8006a46:	429a      	cmp	r2, r3
 8006a48:	d90c      	bls.n	8006a64 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006a4a:	4b65      	ldr	r3, [pc, #404]	@ (8006be0 <HAL_RCC_ClockConfig+0x1b8>)
 8006a4c:	683a      	ldr	r2, [r7, #0]
 8006a4e:	b2d2      	uxtb	r2, r2
 8006a50:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006a52:	4b63      	ldr	r3, [pc, #396]	@ (8006be0 <HAL_RCC_ClockConfig+0x1b8>)
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	f003 0307 	and.w	r3, r3, #7
 8006a5a:	683a      	ldr	r2, [r7, #0]
 8006a5c:	429a      	cmp	r2, r3
 8006a5e:	d001      	beq.n	8006a64 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006a60:	2301      	movs	r3, #1
 8006a62:	e0b8      	b.n	8006bd6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	f003 0302 	and.w	r3, r3, #2
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d020      	beq.n	8006ab2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	f003 0304 	and.w	r3, r3, #4
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d005      	beq.n	8006a88 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006a7c:	4b59      	ldr	r3, [pc, #356]	@ (8006be4 <HAL_RCC_ClockConfig+0x1bc>)
 8006a7e:	689b      	ldr	r3, [r3, #8]
 8006a80:	4a58      	ldr	r2, [pc, #352]	@ (8006be4 <HAL_RCC_ClockConfig+0x1bc>)
 8006a82:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006a86:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	f003 0308 	and.w	r3, r3, #8
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d005      	beq.n	8006aa0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006a94:	4b53      	ldr	r3, [pc, #332]	@ (8006be4 <HAL_RCC_ClockConfig+0x1bc>)
 8006a96:	689b      	ldr	r3, [r3, #8]
 8006a98:	4a52      	ldr	r2, [pc, #328]	@ (8006be4 <HAL_RCC_ClockConfig+0x1bc>)
 8006a9a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8006a9e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006aa0:	4b50      	ldr	r3, [pc, #320]	@ (8006be4 <HAL_RCC_ClockConfig+0x1bc>)
 8006aa2:	689b      	ldr	r3, [r3, #8]
 8006aa4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	689b      	ldr	r3, [r3, #8]
 8006aac:	494d      	ldr	r1, [pc, #308]	@ (8006be4 <HAL_RCC_ClockConfig+0x1bc>)
 8006aae:	4313      	orrs	r3, r2
 8006ab0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	f003 0301 	and.w	r3, r3, #1
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d044      	beq.n	8006b48 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	685b      	ldr	r3, [r3, #4]
 8006ac2:	2b01      	cmp	r3, #1
 8006ac4:	d107      	bne.n	8006ad6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006ac6:	4b47      	ldr	r3, [pc, #284]	@ (8006be4 <HAL_RCC_ClockConfig+0x1bc>)
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d119      	bne.n	8006b06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006ad2:	2301      	movs	r3, #1
 8006ad4:	e07f      	b.n	8006bd6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	685b      	ldr	r3, [r3, #4]
 8006ada:	2b02      	cmp	r3, #2
 8006adc:	d003      	beq.n	8006ae6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006ae2:	2b03      	cmp	r3, #3
 8006ae4:	d107      	bne.n	8006af6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006ae6:	4b3f      	ldr	r3, [pc, #252]	@ (8006be4 <HAL_RCC_ClockConfig+0x1bc>)
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d109      	bne.n	8006b06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006af2:	2301      	movs	r3, #1
 8006af4:	e06f      	b.n	8006bd6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006af6:	4b3b      	ldr	r3, [pc, #236]	@ (8006be4 <HAL_RCC_ClockConfig+0x1bc>)
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	f003 0302 	and.w	r3, r3, #2
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d101      	bne.n	8006b06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006b02:	2301      	movs	r3, #1
 8006b04:	e067      	b.n	8006bd6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006b06:	4b37      	ldr	r3, [pc, #220]	@ (8006be4 <HAL_RCC_ClockConfig+0x1bc>)
 8006b08:	689b      	ldr	r3, [r3, #8]
 8006b0a:	f023 0203 	bic.w	r2, r3, #3
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	685b      	ldr	r3, [r3, #4]
 8006b12:	4934      	ldr	r1, [pc, #208]	@ (8006be4 <HAL_RCC_ClockConfig+0x1bc>)
 8006b14:	4313      	orrs	r3, r2
 8006b16:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006b18:	f7fb f982 	bl	8001e20 <HAL_GetTick>
 8006b1c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006b1e:	e00a      	b.n	8006b36 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006b20:	f7fb f97e 	bl	8001e20 <HAL_GetTick>
 8006b24:	4602      	mov	r2, r0
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	1ad3      	subs	r3, r2, r3
 8006b2a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006b2e:	4293      	cmp	r3, r2
 8006b30:	d901      	bls.n	8006b36 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006b32:	2303      	movs	r3, #3
 8006b34:	e04f      	b.n	8006bd6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006b36:	4b2b      	ldr	r3, [pc, #172]	@ (8006be4 <HAL_RCC_ClockConfig+0x1bc>)
 8006b38:	689b      	ldr	r3, [r3, #8]
 8006b3a:	f003 020c 	and.w	r2, r3, #12
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	685b      	ldr	r3, [r3, #4]
 8006b42:	009b      	lsls	r3, r3, #2
 8006b44:	429a      	cmp	r2, r3
 8006b46:	d1eb      	bne.n	8006b20 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006b48:	4b25      	ldr	r3, [pc, #148]	@ (8006be0 <HAL_RCC_ClockConfig+0x1b8>)
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	f003 0307 	and.w	r3, r3, #7
 8006b50:	683a      	ldr	r2, [r7, #0]
 8006b52:	429a      	cmp	r2, r3
 8006b54:	d20c      	bcs.n	8006b70 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006b56:	4b22      	ldr	r3, [pc, #136]	@ (8006be0 <HAL_RCC_ClockConfig+0x1b8>)
 8006b58:	683a      	ldr	r2, [r7, #0]
 8006b5a:	b2d2      	uxtb	r2, r2
 8006b5c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006b5e:	4b20      	ldr	r3, [pc, #128]	@ (8006be0 <HAL_RCC_ClockConfig+0x1b8>)
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	f003 0307 	and.w	r3, r3, #7
 8006b66:	683a      	ldr	r2, [r7, #0]
 8006b68:	429a      	cmp	r2, r3
 8006b6a:	d001      	beq.n	8006b70 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006b6c:	2301      	movs	r3, #1
 8006b6e:	e032      	b.n	8006bd6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	f003 0304 	and.w	r3, r3, #4
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d008      	beq.n	8006b8e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006b7c:	4b19      	ldr	r3, [pc, #100]	@ (8006be4 <HAL_RCC_ClockConfig+0x1bc>)
 8006b7e:	689b      	ldr	r3, [r3, #8]
 8006b80:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	68db      	ldr	r3, [r3, #12]
 8006b88:	4916      	ldr	r1, [pc, #88]	@ (8006be4 <HAL_RCC_ClockConfig+0x1bc>)
 8006b8a:	4313      	orrs	r3, r2
 8006b8c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	f003 0308 	and.w	r3, r3, #8
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d009      	beq.n	8006bae <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006b9a:	4b12      	ldr	r3, [pc, #72]	@ (8006be4 <HAL_RCC_ClockConfig+0x1bc>)
 8006b9c:	689b      	ldr	r3, [r3, #8]
 8006b9e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	691b      	ldr	r3, [r3, #16]
 8006ba6:	00db      	lsls	r3, r3, #3
 8006ba8:	490e      	ldr	r1, [pc, #56]	@ (8006be4 <HAL_RCC_ClockConfig+0x1bc>)
 8006baa:	4313      	orrs	r3, r2
 8006bac:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006bae:	f000 f821 	bl	8006bf4 <HAL_RCC_GetSysClockFreq>
 8006bb2:	4602      	mov	r2, r0
 8006bb4:	4b0b      	ldr	r3, [pc, #44]	@ (8006be4 <HAL_RCC_ClockConfig+0x1bc>)
 8006bb6:	689b      	ldr	r3, [r3, #8]
 8006bb8:	091b      	lsrs	r3, r3, #4
 8006bba:	f003 030f 	and.w	r3, r3, #15
 8006bbe:	490a      	ldr	r1, [pc, #40]	@ (8006be8 <HAL_RCC_ClockConfig+0x1c0>)
 8006bc0:	5ccb      	ldrb	r3, [r1, r3]
 8006bc2:	fa22 f303 	lsr.w	r3, r2, r3
 8006bc6:	4a09      	ldr	r2, [pc, #36]	@ (8006bec <HAL_RCC_ClockConfig+0x1c4>)
 8006bc8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8006bca:	4b09      	ldr	r3, [pc, #36]	@ (8006bf0 <HAL_RCC_ClockConfig+0x1c8>)
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	4618      	mov	r0, r3
 8006bd0:	f7fb f8e2 	bl	8001d98 <HAL_InitTick>

  return HAL_OK;
 8006bd4:	2300      	movs	r3, #0
}
 8006bd6:	4618      	mov	r0, r3
 8006bd8:	3710      	adds	r7, #16
 8006bda:	46bd      	mov	sp, r7
 8006bdc:	bd80      	pop	{r7, pc}
 8006bde:	bf00      	nop
 8006be0:	40023c00 	.word	0x40023c00
 8006be4:	40023800 	.word	0x40023800
 8006be8:	0800e628 	.word	0x0800e628
 8006bec:	20000000 	.word	0x20000000
 8006bf0:	20000004 	.word	0x20000004

08006bf4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006bf4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006bf8:	b094      	sub	sp, #80	@ 0x50
 8006bfa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006bfc:	2300      	movs	r3, #0
 8006bfe:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8006c00:	2300      	movs	r3, #0
 8006c02:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8006c04:	2300      	movs	r3, #0
 8006c06:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8006c08:	2300      	movs	r3, #0
 8006c0a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006c0c:	4b79      	ldr	r3, [pc, #484]	@ (8006df4 <HAL_RCC_GetSysClockFreq+0x200>)
 8006c0e:	689b      	ldr	r3, [r3, #8]
 8006c10:	f003 030c 	and.w	r3, r3, #12
 8006c14:	2b08      	cmp	r3, #8
 8006c16:	d00d      	beq.n	8006c34 <HAL_RCC_GetSysClockFreq+0x40>
 8006c18:	2b08      	cmp	r3, #8
 8006c1a:	f200 80e1 	bhi.w	8006de0 <HAL_RCC_GetSysClockFreq+0x1ec>
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d002      	beq.n	8006c28 <HAL_RCC_GetSysClockFreq+0x34>
 8006c22:	2b04      	cmp	r3, #4
 8006c24:	d003      	beq.n	8006c2e <HAL_RCC_GetSysClockFreq+0x3a>
 8006c26:	e0db      	b.n	8006de0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006c28:	4b73      	ldr	r3, [pc, #460]	@ (8006df8 <HAL_RCC_GetSysClockFreq+0x204>)
 8006c2a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006c2c:	e0db      	b.n	8006de6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006c2e:	4b73      	ldr	r3, [pc, #460]	@ (8006dfc <HAL_RCC_GetSysClockFreq+0x208>)
 8006c30:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006c32:	e0d8      	b.n	8006de6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006c34:	4b6f      	ldr	r3, [pc, #444]	@ (8006df4 <HAL_RCC_GetSysClockFreq+0x200>)
 8006c36:	685b      	ldr	r3, [r3, #4]
 8006c38:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006c3c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006c3e:	4b6d      	ldr	r3, [pc, #436]	@ (8006df4 <HAL_RCC_GetSysClockFreq+0x200>)
 8006c40:	685b      	ldr	r3, [r3, #4]
 8006c42:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d063      	beq.n	8006d12 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006c4a:	4b6a      	ldr	r3, [pc, #424]	@ (8006df4 <HAL_RCC_GetSysClockFreq+0x200>)
 8006c4c:	685b      	ldr	r3, [r3, #4]
 8006c4e:	099b      	lsrs	r3, r3, #6
 8006c50:	2200      	movs	r2, #0
 8006c52:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006c54:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8006c56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c58:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006c5c:	633b      	str	r3, [r7, #48]	@ 0x30
 8006c5e:	2300      	movs	r3, #0
 8006c60:	637b      	str	r3, [r7, #52]	@ 0x34
 8006c62:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8006c66:	4622      	mov	r2, r4
 8006c68:	462b      	mov	r3, r5
 8006c6a:	f04f 0000 	mov.w	r0, #0
 8006c6e:	f04f 0100 	mov.w	r1, #0
 8006c72:	0159      	lsls	r1, r3, #5
 8006c74:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006c78:	0150      	lsls	r0, r2, #5
 8006c7a:	4602      	mov	r2, r0
 8006c7c:	460b      	mov	r3, r1
 8006c7e:	4621      	mov	r1, r4
 8006c80:	1a51      	subs	r1, r2, r1
 8006c82:	6139      	str	r1, [r7, #16]
 8006c84:	4629      	mov	r1, r5
 8006c86:	eb63 0301 	sbc.w	r3, r3, r1
 8006c8a:	617b      	str	r3, [r7, #20]
 8006c8c:	f04f 0200 	mov.w	r2, #0
 8006c90:	f04f 0300 	mov.w	r3, #0
 8006c94:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006c98:	4659      	mov	r1, fp
 8006c9a:	018b      	lsls	r3, r1, #6
 8006c9c:	4651      	mov	r1, sl
 8006c9e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006ca2:	4651      	mov	r1, sl
 8006ca4:	018a      	lsls	r2, r1, #6
 8006ca6:	4651      	mov	r1, sl
 8006ca8:	ebb2 0801 	subs.w	r8, r2, r1
 8006cac:	4659      	mov	r1, fp
 8006cae:	eb63 0901 	sbc.w	r9, r3, r1
 8006cb2:	f04f 0200 	mov.w	r2, #0
 8006cb6:	f04f 0300 	mov.w	r3, #0
 8006cba:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006cbe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006cc2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006cc6:	4690      	mov	r8, r2
 8006cc8:	4699      	mov	r9, r3
 8006cca:	4623      	mov	r3, r4
 8006ccc:	eb18 0303 	adds.w	r3, r8, r3
 8006cd0:	60bb      	str	r3, [r7, #8]
 8006cd2:	462b      	mov	r3, r5
 8006cd4:	eb49 0303 	adc.w	r3, r9, r3
 8006cd8:	60fb      	str	r3, [r7, #12]
 8006cda:	f04f 0200 	mov.w	r2, #0
 8006cde:	f04f 0300 	mov.w	r3, #0
 8006ce2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006ce6:	4629      	mov	r1, r5
 8006ce8:	024b      	lsls	r3, r1, #9
 8006cea:	4621      	mov	r1, r4
 8006cec:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006cf0:	4621      	mov	r1, r4
 8006cf2:	024a      	lsls	r2, r1, #9
 8006cf4:	4610      	mov	r0, r2
 8006cf6:	4619      	mov	r1, r3
 8006cf8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006cfa:	2200      	movs	r2, #0
 8006cfc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006cfe:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006d00:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006d04:	f7f9 ff50 	bl	8000ba8 <__aeabi_uldivmod>
 8006d08:	4602      	mov	r2, r0
 8006d0a:	460b      	mov	r3, r1
 8006d0c:	4613      	mov	r3, r2
 8006d0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006d10:	e058      	b.n	8006dc4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006d12:	4b38      	ldr	r3, [pc, #224]	@ (8006df4 <HAL_RCC_GetSysClockFreq+0x200>)
 8006d14:	685b      	ldr	r3, [r3, #4]
 8006d16:	099b      	lsrs	r3, r3, #6
 8006d18:	2200      	movs	r2, #0
 8006d1a:	4618      	mov	r0, r3
 8006d1c:	4611      	mov	r1, r2
 8006d1e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006d22:	623b      	str	r3, [r7, #32]
 8006d24:	2300      	movs	r3, #0
 8006d26:	627b      	str	r3, [r7, #36]	@ 0x24
 8006d28:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006d2c:	4642      	mov	r2, r8
 8006d2e:	464b      	mov	r3, r9
 8006d30:	f04f 0000 	mov.w	r0, #0
 8006d34:	f04f 0100 	mov.w	r1, #0
 8006d38:	0159      	lsls	r1, r3, #5
 8006d3a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006d3e:	0150      	lsls	r0, r2, #5
 8006d40:	4602      	mov	r2, r0
 8006d42:	460b      	mov	r3, r1
 8006d44:	4641      	mov	r1, r8
 8006d46:	ebb2 0a01 	subs.w	sl, r2, r1
 8006d4a:	4649      	mov	r1, r9
 8006d4c:	eb63 0b01 	sbc.w	fp, r3, r1
 8006d50:	f04f 0200 	mov.w	r2, #0
 8006d54:	f04f 0300 	mov.w	r3, #0
 8006d58:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006d5c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006d60:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006d64:	ebb2 040a 	subs.w	r4, r2, sl
 8006d68:	eb63 050b 	sbc.w	r5, r3, fp
 8006d6c:	f04f 0200 	mov.w	r2, #0
 8006d70:	f04f 0300 	mov.w	r3, #0
 8006d74:	00eb      	lsls	r3, r5, #3
 8006d76:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006d7a:	00e2      	lsls	r2, r4, #3
 8006d7c:	4614      	mov	r4, r2
 8006d7e:	461d      	mov	r5, r3
 8006d80:	4643      	mov	r3, r8
 8006d82:	18e3      	adds	r3, r4, r3
 8006d84:	603b      	str	r3, [r7, #0]
 8006d86:	464b      	mov	r3, r9
 8006d88:	eb45 0303 	adc.w	r3, r5, r3
 8006d8c:	607b      	str	r3, [r7, #4]
 8006d8e:	f04f 0200 	mov.w	r2, #0
 8006d92:	f04f 0300 	mov.w	r3, #0
 8006d96:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006d9a:	4629      	mov	r1, r5
 8006d9c:	028b      	lsls	r3, r1, #10
 8006d9e:	4621      	mov	r1, r4
 8006da0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006da4:	4621      	mov	r1, r4
 8006da6:	028a      	lsls	r2, r1, #10
 8006da8:	4610      	mov	r0, r2
 8006daa:	4619      	mov	r1, r3
 8006dac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006dae:	2200      	movs	r2, #0
 8006db0:	61bb      	str	r3, [r7, #24]
 8006db2:	61fa      	str	r2, [r7, #28]
 8006db4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006db8:	f7f9 fef6 	bl	8000ba8 <__aeabi_uldivmod>
 8006dbc:	4602      	mov	r2, r0
 8006dbe:	460b      	mov	r3, r1
 8006dc0:	4613      	mov	r3, r2
 8006dc2:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8006dc4:	4b0b      	ldr	r3, [pc, #44]	@ (8006df4 <HAL_RCC_GetSysClockFreq+0x200>)
 8006dc6:	685b      	ldr	r3, [r3, #4]
 8006dc8:	0c1b      	lsrs	r3, r3, #16
 8006dca:	f003 0303 	and.w	r3, r3, #3
 8006dce:	3301      	adds	r3, #1
 8006dd0:	005b      	lsls	r3, r3, #1
 8006dd2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8006dd4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006dd6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006dd8:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ddc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006dde:	e002      	b.n	8006de6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006de0:	4b05      	ldr	r3, [pc, #20]	@ (8006df8 <HAL_RCC_GetSysClockFreq+0x204>)
 8006de2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006de4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006de6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8006de8:	4618      	mov	r0, r3
 8006dea:	3750      	adds	r7, #80	@ 0x50
 8006dec:	46bd      	mov	sp, r7
 8006dee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006df2:	bf00      	nop
 8006df4:	40023800 	.word	0x40023800
 8006df8:	00f42400 	.word	0x00f42400
 8006dfc:	007a1200 	.word	0x007a1200

08006e00 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006e00:	b480      	push	{r7}
 8006e02:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006e04:	4b03      	ldr	r3, [pc, #12]	@ (8006e14 <HAL_RCC_GetHCLKFreq+0x14>)
 8006e06:	681b      	ldr	r3, [r3, #0]
}
 8006e08:	4618      	mov	r0, r3
 8006e0a:	46bd      	mov	sp, r7
 8006e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e10:	4770      	bx	lr
 8006e12:	bf00      	nop
 8006e14:	20000000 	.word	0x20000000

08006e18 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006e18:	b580      	push	{r7, lr}
 8006e1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006e1c:	f7ff fff0 	bl	8006e00 <HAL_RCC_GetHCLKFreq>
 8006e20:	4602      	mov	r2, r0
 8006e22:	4b05      	ldr	r3, [pc, #20]	@ (8006e38 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006e24:	689b      	ldr	r3, [r3, #8]
 8006e26:	0a9b      	lsrs	r3, r3, #10
 8006e28:	f003 0307 	and.w	r3, r3, #7
 8006e2c:	4903      	ldr	r1, [pc, #12]	@ (8006e3c <HAL_RCC_GetPCLK1Freq+0x24>)
 8006e2e:	5ccb      	ldrb	r3, [r1, r3]
 8006e30:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006e34:	4618      	mov	r0, r3
 8006e36:	bd80      	pop	{r7, pc}
 8006e38:	40023800 	.word	0x40023800
 8006e3c:	0800e638 	.word	0x0800e638

08006e40 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006e40:	b580      	push	{r7, lr}
 8006e42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006e44:	f7ff ffdc 	bl	8006e00 <HAL_RCC_GetHCLKFreq>
 8006e48:	4602      	mov	r2, r0
 8006e4a:	4b05      	ldr	r3, [pc, #20]	@ (8006e60 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006e4c:	689b      	ldr	r3, [r3, #8]
 8006e4e:	0b5b      	lsrs	r3, r3, #13
 8006e50:	f003 0307 	and.w	r3, r3, #7
 8006e54:	4903      	ldr	r1, [pc, #12]	@ (8006e64 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006e56:	5ccb      	ldrb	r3, [r1, r3]
 8006e58:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006e5c:	4618      	mov	r0, r3
 8006e5e:	bd80      	pop	{r7, pc}
 8006e60:	40023800 	.word	0x40023800
 8006e64:	0800e638 	.word	0x0800e638

08006e68 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006e68:	b580      	push	{r7, lr}
 8006e6a:	b086      	sub	sp, #24
 8006e6c:	af00      	add	r7, sp, #0
 8006e6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006e70:	2300      	movs	r3, #0
 8006e72:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8006e74:	2300      	movs	r3, #0
 8006e76:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	f003 0301 	and.w	r3, r3, #1
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d105      	bne.n	8006e90 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d035      	beq.n	8006efc <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006e90:	4b62      	ldr	r3, [pc, #392]	@ (800701c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8006e92:	2200      	movs	r2, #0
 8006e94:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006e96:	f7fa ffc3 	bl	8001e20 <HAL_GetTick>
 8006e9a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006e9c:	e008      	b.n	8006eb0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006e9e:	f7fa ffbf 	bl	8001e20 <HAL_GetTick>
 8006ea2:	4602      	mov	r2, r0
 8006ea4:	697b      	ldr	r3, [r7, #20]
 8006ea6:	1ad3      	subs	r3, r2, r3
 8006ea8:	2b02      	cmp	r3, #2
 8006eaa:	d901      	bls.n	8006eb0 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006eac:	2303      	movs	r3, #3
 8006eae:	e0b0      	b.n	8007012 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006eb0:	4b5b      	ldr	r3, [pc, #364]	@ (8007020 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d1f0      	bne.n	8006e9e <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	685b      	ldr	r3, [r3, #4]
 8006ec0:	019a      	lsls	r2, r3, #6
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	689b      	ldr	r3, [r3, #8]
 8006ec6:	071b      	lsls	r3, r3, #28
 8006ec8:	4955      	ldr	r1, [pc, #340]	@ (8007020 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006eca:	4313      	orrs	r3, r2
 8006ecc:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006ed0:	4b52      	ldr	r3, [pc, #328]	@ (800701c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8006ed2:	2201      	movs	r2, #1
 8006ed4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006ed6:	f7fa ffa3 	bl	8001e20 <HAL_GetTick>
 8006eda:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006edc:	e008      	b.n	8006ef0 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006ede:	f7fa ff9f 	bl	8001e20 <HAL_GetTick>
 8006ee2:	4602      	mov	r2, r0
 8006ee4:	697b      	ldr	r3, [r7, #20]
 8006ee6:	1ad3      	subs	r3, r2, r3
 8006ee8:	2b02      	cmp	r3, #2
 8006eea:	d901      	bls.n	8006ef0 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006eec:	2303      	movs	r3, #3
 8006eee:	e090      	b.n	8007012 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006ef0:	4b4b      	ldr	r3, [pc, #300]	@ (8007020 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d0f0      	beq.n	8006ede <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	f003 0302 	and.w	r3, r3, #2
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	f000 8083 	beq.w	8007010 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006f0a:	2300      	movs	r3, #0
 8006f0c:	60fb      	str	r3, [r7, #12]
 8006f0e:	4b44      	ldr	r3, [pc, #272]	@ (8007020 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006f10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f12:	4a43      	ldr	r2, [pc, #268]	@ (8007020 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006f14:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006f18:	6413      	str	r3, [r2, #64]	@ 0x40
 8006f1a:	4b41      	ldr	r3, [pc, #260]	@ (8007020 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006f1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f1e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006f22:	60fb      	str	r3, [r7, #12]
 8006f24:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8006f26:	4b3f      	ldr	r3, [pc, #252]	@ (8007024 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	4a3e      	ldr	r2, [pc, #248]	@ (8007024 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006f2c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006f30:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006f32:	f7fa ff75 	bl	8001e20 <HAL_GetTick>
 8006f36:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8006f38:	e008      	b.n	8006f4c <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006f3a:	f7fa ff71 	bl	8001e20 <HAL_GetTick>
 8006f3e:	4602      	mov	r2, r0
 8006f40:	697b      	ldr	r3, [r7, #20]
 8006f42:	1ad3      	subs	r3, r2, r3
 8006f44:	2b02      	cmp	r3, #2
 8006f46:	d901      	bls.n	8006f4c <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8006f48:	2303      	movs	r3, #3
 8006f4a:	e062      	b.n	8007012 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8006f4c:	4b35      	ldr	r3, [pc, #212]	@ (8007024 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d0f0      	beq.n	8006f3a <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006f58:	4b31      	ldr	r3, [pc, #196]	@ (8007020 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006f5a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f5c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006f60:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006f62:	693b      	ldr	r3, [r7, #16]
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d02f      	beq.n	8006fc8 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	68db      	ldr	r3, [r3, #12]
 8006f6c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006f70:	693a      	ldr	r2, [r7, #16]
 8006f72:	429a      	cmp	r2, r3
 8006f74:	d028      	beq.n	8006fc8 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006f76:	4b2a      	ldr	r3, [pc, #168]	@ (8007020 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006f78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f7a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006f7e:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006f80:	4b29      	ldr	r3, [pc, #164]	@ (8007028 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8006f82:	2201      	movs	r2, #1
 8006f84:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006f86:	4b28      	ldr	r3, [pc, #160]	@ (8007028 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8006f88:	2200      	movs	r2, #0
 8006f8a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8006f8c:	4a24      	ldr	r2, [pc, #144]	@ (8007020 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006f8e:	693b      	ldr	r3, [r7, #16]
 8006f90:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006f92:	4b23      	ldr	r3, [pc, #140]	@ (8007020 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006f94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f96:	f003 0301 	and.w	r3, r3, #1
 8006f9a:	2b01      	cmp	r3, #1
 8006f9c:	d114      	bne.n	8006fc8 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8006f9e:	f7fa ff3f 	bl	8001e20 <HAL_GetTick>
 8006fa2:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006fa4:	e00a      	b.n	8006fbc <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006fa6:	f7fa ff3b 	bl	8001e20 <HAL_GetTick>
 8006faa:	4602      	mov	r2, r0
 8006fac:	697b      	ldr	r3, [r7, #20]
 8006fae:	1ad3      	subs	r3, r2, r3
 8006fb0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006fb4:	4293      	cmp	r3, r2
 8006fb6:	d901      	bls.n	8006fbc <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8006fb8:	2303      	movs	r3, #3
 8006fba:	e02a      	b.n	8007012 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006fbc:	4b18      	ldr	r3, [pc, #96]	@ (8007020 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006fbe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006fc0:	f003 0302 	and.w	r3, r3, #2
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d0ee      	beq.n	8006fa6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	68db      	ldr	r3, [r3, #12]
 8006fcc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006fd0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006fd4:	d10d      	bne.n	8006ff2 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8006fd6:	4b12      	ldr	r3, [pc, #72]	@ (8007020 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006fd8:	689b      	ldr	r3, [r3, #8]
 8006fda:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	68db      	ldr	r3, [r3, #12]
 8006fe2:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8006fe6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006fea:	490d      	ldr	r1, [pc, #52]	@ (8007020 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006fec:	4313      	orrs	r3, r2
 8006fee:	608b      	str	r3, [r1, #8]
 8006ff0:	e005      	b.n	8006ffe <HAL_RCCEx_PeriphCLKConfig+0x196>
 8006ff2:	4b0b      	ldr	r3, [pc, #44]	@ (8007020 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006ff4:	689b      	ldr	r3, [r3, #8]
 8006ff6:	4a0a      	ldr	r2, [pc, #40]	@ (8007020 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006ff8:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8006ffc:	6093      	str	r3, [r2, #8]
 8006ffe:	4b08      	ldr	r3, [pc, #32]	@ (8007020 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007000:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	68db      	ldr	r3, [r3, #12]
 8007006:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800700a:	4905      	ldr	r1, [pc, #20]	@ (8007020 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800700c:	4313      	orrs	r3, r2
 800700e:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8007010:	2300      	movs	r3, #0
}
 8007012:	4618      	mov	r0, r3
 8007014:	3718      	adds	r7, #24
 8007016:	46bd      	mov	sp, r7
 8007018:	bd80      	pop	{r7, pc}
 800701a:	bf00      	nop
 800701c:	42470068 	.word	0x42470068
 8007020:	40023800 	.word	0x40023800
 8007024:	40007000 	.word	0x40007000
 8007028:	42470e40 	.word	0x42470e40

0800702c <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800702c:	b480      	push	{r7}
 800702e:	b087      	sub	sp, #28
 8007030:	af00      	add	r7, sp, #0
 8007032:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8007034:	2300      	movs	r3, #0
 8007036:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8007038:	2300      	movs	r3, #0
 800703a:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 800703c:	2300      	movs	r3, #0
 800703e:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8007040:	2300      	movs	r3, #0
 8007042:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	2b01      	cmp	r3, #1
 8007048:	d13f      	bne.n	80070ca <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 800704a:	4b24      	ldr	r3, [pc, #144]	@ (80070dc <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800704c:	689b      	ldr	r3, [r3, #8]
 800704e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007052:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	2b00      	cmp	r3, #0
 8007058:	d006      	beq.n	8007068 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007060:	d12f      	bne.n	80070c2 <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8007062:	4b1f      	ldr	r3, [pc, #124]	@ (80070e0 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8007064:	617b      	str	r3, [r7, #20]
          break;
 8007066:	e02f      	b.n	80070c8 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8007068:	4b1c      	ldr	r3, [pc, #112]	@ (80070dc <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800706a:	685b      	ldr	r3, [r3, #4]
 800706c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007070:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007074:	d108      	bne.n	8007088 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8007076:	4b19      	ldr	r3, [pc, #100]	@ (80070dc <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8007078:	685b      	ldr	r3, [r3, #4]
 800707a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800707e:	4a19      	ldr	r2, [pc, #100]	@ (80070e4 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8007080:	fbb2 f3f3 	udiv	r3, r2, r3
 8007084:	613b      	str	r3, [r7, #16]
 8007086:	e007      	b.n	8007098 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8007088:	4b14      	ldr	r3, [pc, #80]	@ (80070dc <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800708a:	685b      	ldr	r3, [r3, #4]
 800708c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007090:	4a15      	ldr	r2, [pc, #84]	@ (80070e8 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8007092:	fbb2 f3f3 	udiv	r3, r2, r3
 8007096:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8007098:	4b10      	ldr	r3, [pc, #64]	@ (80070dc <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800709a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800709e:	099b      	lsrs	r3, r3, #6
 80070a0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80070a4:	693b      	ldr	r3, [r7, #16]
 80070a6:	fb02 f303 	mul.w	r3, r2, r3
 80070aa:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 80070ac:	4b0b      	ldr	r3, [pc, #44]	@ (80070dc <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80070ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80070b2:	0f1b      	lsrs	r3, r3, #28
 80070b4:	f003 0307 	and.w	r3, r3, #7
 80070b8:	68ba      	ldr	r2, [r7, #8]
 80070ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80070be:	617b      	str	r3, [r7, #20]
          break;
 80070c0:	e002      	b.n	80070c8 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 80070c2:	2300      	movs	r3, #0
 80070c4:	617b      	str	r3, [r7, #20]
          break;
 80070c6:	bf00      	nop
        }
      }
      break;
 80070c8:	e000      	b.n	80070cc <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 80070ca:	bf00      	nop
    }
  }
  return frequency;
 80070cc:	697b      	ldr	r3, [r7, #20]
}
 80070ce:	4618      	mov	r0, r3
 80070d0:	371c      	adds	r7, #28
 80070d2:	46bd      	mov	sp, r7
 80070d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d8:	4770      	bx	lr
 80070da:	bf00      	nop
 80070dc:	40023800 	.word	0x40023800
 80070e0:	00bb8000 	.word	0x00bb8000
 80070e4:	007a1200 	.word	0x007a1200
 80070e8:	00f42400 	.word	0x00f42400

080070ec <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80070ec:	b580      	push	{r7, lr}
 80070ee:	b082      	sub	sp, #8
 80070f0:	af00      	add	r7, sp, #0
 80070f2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d101      	bne.n	80070fe <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80070fa:	2301      	movs	r3, #1
 80070fc:	e07b      	b.n	80071f6 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007102:	2b00      	cmp	r3, #0
 8007104:	d108      	bne.n	8007118 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	685b      	ldr	r3, [r3, #4]
 800710a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800710e:	d009      	beq.n	8007124 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	2200      	movs	r2, #0
 8007114:	61da      	str	r2, [r3, #28]
 8007116:	e005      	b.n	8007124 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	2200      	movs	r2, #0
 800711c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	2200      	movs	r2, #0
 8007122:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	2200      	movs	r2, #0
 8007128:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007130:	b2db      	uxtb	r3, r3
 8007132:	2b00      	cmp	r3, #0
 8007134:	d106      	bne.n	8007144 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	2200      	movs	r2, #0
 800713a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800713e:	6878      	ldr	r0, [r7, #4]
 8007140:	f7fa fbcc 	bl	80018dc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	2202      	movs	r2, #2
 8007148:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	681a      	ldr	r2, [r3, #0]
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800715a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	685b      	ldr	r3, [r3, #4]
 8007160:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	689b      	ldr	r3, [r3, #8]
 8007168:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800716c:	431a      	orrs	r2, r3
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	68db      	ldr	r3, [r3, #12]
 8007172:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007176:	431a      	orrs	r2, r3
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	691b      	ldr	r3, [r3, #16]
 800717c:	f003 0302 	and.w	r3, r3, #2
 8007180:	431a      	orrs	r2, r3
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	695b      	ldr	r3, [r3, #20]
 8007186:	f003 0301 	and.w	r3, r3, #1
 800718a:	431a      	orrs	r2, r3
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	699b      	ldr	r3, [r3, #24]
 8007190:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007194:	431a      	orrs	r2, r3
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	69db      	ldr	r3, [r3, #28]
 800719a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800719e:	431a      	orrs	r2, r3
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	6a1b      	ldr	r3, [r3, #32]
 80071a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80071a8:	ea42 0103 	orr.w	r1, r2, r3
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071b0:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	430a      	orrs	r2, r1
 80071ba:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	699b      	ldr	r3, [r3, #24]
 80071c0:	0c1b      	lsrs	r3, r3, #16
 80071c2:	f003 0104 	and.w	r1, r3, #4
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071ca:	f003 0210 	and.w	r2, r3, #16
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	430a      	orrs	r2, r1
 80071d4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	69da      	ldr	r2, [r3, #28]
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80071e4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	2200      	movs	r2, #0
 80071ea:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	2201      	movs	r2, #1
 80071f0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80071f4:	2300      	movs	r3, #0
}
 80071f6:	4618      	mov	r0, r3
 80071f8:	3708      	adds	r7, #8
 80071fa:	46bd      	mov	sp, r7
 80071fc:	bd80      	pop	{r7, pc}

080071fe <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 80071fe:	b580      	push	{r7, lr}
 8007200:	b082      	sub	sp, #8
 8007202:	af00      	add	r7, sp, #0
 8007204:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	2b00      	cmp	r3, #0
 800720a:	d101      	bne.n	8007210 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800720c:	2301      	movs	r3, #1
 800720e:	e041      	b.n	8007294 <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007216:	b2db      	uxtb	r3, r3
 8007218:	2b00      	cmp	r3, #0
 800721a:	d106      	bne.n	800722a <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	2200      	movs	r2, #0
 8007220:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8007224:	6878      	ldr	r0, [r7, #4]
 8007226:	f7fa fba1 	bl	800196c <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	2202      	movs	r2, #2
 800722e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	681a      	ldr	r2, [r3, #0]
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	3304      	adds	r3, #4
 800723a:	4619      	mov	r1, r3
 800723c:	4610      	mov	r0, r2
 800723e:	f000 f889 	bl	8007354 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	2201      	movs	r2, #1
 8007246:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	2201      	movs	r2, #1
 800724e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	2201      	movs	r2, #1
 8007256:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	2201      	movs	r2, #1
 800725e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	2201      	movs	r2, #1
 8007266:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	2201      	movs	r2, #1
 800726e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	2201      	movs	r2, #1
 8007276:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	2201      	movs	r2, #1
 800727e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	2201      	movs	r2, #1
 8007286:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	2201      	movs	r2, #1
 800728e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007292:	2300      	movs	r3, #0
}
 8007294:	4618      	mov	r0, r3
 8007296:	3708      	adds	r7, #8
 8007298:	46bd      	mov	sp, r7
 800729a:	bd80      	pop	{r7, pc}

0800729c <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 800729c:	b580      	push	{r7, lr}
 800729e:	b086      	sub	sp, #24
 80072a0:	af00      	add	r7, sp, #0
 80072a2:	60f8      	str	r0, [r7, #12]
 80072a4:	60b9      	str	r1, [r7, #8]
 80072a6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80072a8:	2300      	movs	r3, #0
 80072aa:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80072b2:	2b01      	cmp	r3, #1
 80072b4:	d101      	bne.n	80072ba <HAL_TIM_OC_ConfigChannel+0x1e>
 80072b6:	2302      	movs	r3, #2
 80072b8:	e048      	b.n	800734c <HAL_TIM_OC_ConfigChannel+0xb0>
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	2201      	movs	r2, #1
 80072be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	2b0c      	cmp	r3, #12
 80072c6:	d839      	bhi.n	800733c <HAL_TIM_OC_ConfigChannel+0xa0>
 80072c8:	a201      	add	r2, pc, #4	@ (adr r2, 80072d0 <HAL_TIM_OC_ConfigChannel+0x34>)
 80072ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072ce:	bf00      	nop
 80072d0:	08007305 	.word	0x08007305
 80072d4:	0800733d 	.word	0x0800733d
 80072d8:	0800733d 	.word	0x0800733d
 80072dc:	0800733d 	.word	0x0800733d
 80072e0:	08007313 	.word	0x08007313
 80072e4:	0800733d 	.word	0x0800733d
 80072e8:	0800733d 	.word	0x0800733d
 80072ec:	0800733d 	.word	0x0800733d
 80072f0:	08007321 	.word	0x08007321
 80072f4:	0800733d 	.word	0x0800733d
 80072f8:	0800733d 	.word	0x0800733d
 80072fc:	0800733d 	.word	0x0800733d
 8007300:	0800732f 	.word	0x0800732f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	68b9      	ldr	r1, [r7, #8]
 800730a:	4618      	mov	r0, r3
 800730c:	f000 f8c8 	bl	80074a0 <TIM_OC1_SetConfig>
      break;
 8007310:	e017      	b.n	8007342 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	68b9      	ldr	r1, [r7, #8]
 8007318:	4618      	mov	r0, r3
 800731a:	f000 f931 	bl	8007580 <TIM_OC2_SetConfig>
      break;
 800731e:	e010      	b.n	8007342 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	68b9      	ldr	r1, [r7, #8]
 8007326:	4618      	mov	r0, r3
 8007328:	f000 f9a0 	bl	800766c <TIM_OC3_SetConfig>
      break;
 800732c:	e009      	b.n	8007342 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	68b9      	ldr	r1, [r7, #8]
 8007334:	4618      	mov	r0, r3
 8007336:	f000 fa0d 	bl	8007754 <TIM_OC4_SetConfig>
      break;
 800733a:	e002      	b.n	8007342 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 800733c:	2301      	movs	r3, #1
 800733e:	75fb      	strb	r3, [r7, #23]
      break;
 8007340:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	2200      	movs	r2, #0
 8007346:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800734a:	7dfb      	ldrb	r3, [r7, #23]
}
 800734c:	4618      	mov	r0, r3
 800734e:	3718      	adds	r7, #24
 8007350:	46bd      	mov	sp, r7
 8007352:	bd80      	pop	{r7, pc}

08007354 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007354:	b480      	push	{r7}
 8007356:	b085      	sub	sp, #20
 8007358:	af00      	add	r7, sp, #0
 800735a:	6078      	str	r0, [r7, #4]
 800735c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	4a43      	ldr	r2, [pc, #268]	@ (8007474 <TIM_Base_SetConfig+0x120>)
 8007368:	4293      	cmp	r3, r2
 800736a:	d013      	beq.n	8007394 <TIM_Base_SetConfig+0x40>
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007372:	d00f      	beq.n	8007394 <TIM_Base_SetConfig+0x40>
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	4a40      	ldr	r2, [pc, #256]	@ (8007478 <TIM_Base_SetConfig+0x124>)
 8007378:	4293      	cmp	r3, r2
 800737a:	d00b      	beq.n	8007394 <TIM_Base_SetConfig+0x40>
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	4a3f      	ldr	r2, [pc, #252]	@ (800747c <TIM_Base_SetConfig+0x128>)
 8007380:	4293      	cmp	r3, r2
 8007382:	d007      	beq.n	8007394 <TIM_Base_SetConfig+0x40>
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	4a3e      	ldr	r2, [pc, #248]	@ (8007480 <TIM_Base_SetConfig+0x12c>)
 8007388:	4293      	cmp	r3, r2
 800738a:	d003      	beq.n	8007394 <TIM_Base_SetConfig+0x40>
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	4a3d      	ldr	r2, [pc, #244]	@ (8007484 <TIM_Base_SetConfig+0x130>)
 8007390:	4293      	cmp	r3, r2
 8007392:	d108      	bne.n	80073a6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800739a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800739c:	683b      	ldr	r3, [r7, #0]
 800739e:	685b      	ldr	r3, [r3, #4]
 80073a0:	68fa      	ldr	r2, [r7, #12]
 80073a2:	4313      	orrs	r3, r2
 80073a4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	4a32      	ldr	r2, [pc, #200]	@ (8007474 <TIM_Base_SetConfig+0x120>)
 80073aa:	4293      	cmp	r3, r2
 80073ac:	d02b      	beq.n	8007406 <TIM_Base_SetConfig+0xb2>
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80073b4:	d027      	beq.n	8007406 <TIM_Base_SetConfig+0xb2>
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	4a2f      	ldr	r2, [pc, #188]	@ (8007478 <TIM_Base_SetConfig+0x124>)
 80073ba:	4293      	cmp	r3, r2
 80073bc:	d023      	beq.n	8007406 <TIM_Base_SetConfig+0xb2>
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	4a2e      	ldr	r2, [pc, #184]	@ (800747c <TIM_Base_SetConfig+0x128>)
 80073c2:	4293      	cmp	r3, r2
 80073c4:	d01f      	beq.n	8007406 <TIM_Base_SetConfig+0xb2>
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	4a2d      	ldr	r2, [pc, #180]	@ (8007480 <TIM_Base_SetConfig+0x12c>)
 80073ca:	4293      	cmp	r3, r2
 80073cc:	d01b      	beq.n	8007406 <TIM_Base_SetConfig+0xb2>
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	4a2c      	ldr	r2, [pc, #176]	@ (8007484 <TIM_Base_SetConfig+0x130>)
 80073d2:	4293      	cmp	r3, r2
 80073d4:	d017      	beq.n	8007406 <TIM_Base_SetConfig+0xb2>
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	4a2b      	ldr	r2, [pc, #172]	@ (8007488 <TIM_Base_SetConfig+0x134>)
 80073da:	4293      	cmp	r3, r2
 80073dc:	d013      	beq.n	8007406 <TIM_Base_SetConfig+0xb2>
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	4a2a      	ldr	r2, [pc, #168]	@ (800748c <TIM_Base_SetConfig+0x138>)
 80073e2:	4293      	cmp	r3, r2
 80073e4:	d00f      	beq.n	8007406 <TIM_Base_SetConfig+0xb2>
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	4a29      	ldr	r2, [pc, #164]	@ (8007490 <TIM_Base_SetConfig+0x13c>)
 80073ea:	4293      	cmp	r3, r2
 80073ec:	d00b      	beq.n	8007406 <TIM_Base_SetConfig+0xb2>
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	4a28      	ldr	r2, [pc, #160]	@ (8007494 <TIM_Base_SetConfig+0x140>)
 80073f2:	4293      	cmp	r3, r2
 80073f4:	d007      	beq.n	8007406 <TIM_Base_SetConfig+0xb2>
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	4a27      	ldr	r2, [pc, #156]	@ (8007498 <TIM_Base_SetConfig+0x144>)
 80073fa:	4293      	cmp	r3, r2
 80073fc:	d003      	beq.n	8007406 <TIM_Base_SetConfig+0xb2>
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	4a26      	ldr	r2, [pc, #152]	@ (800749c <TIM_Base_SetConfig+0x148>)
 8007402:	4293      	cmp	r3, r2
 8007404:	d108      	bne.n	8007418 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800740c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800740e:	683b      	ldr	r3, [r7, #0]
 8007410:	68db      	ldr	r3, [r3, #12]
 8007412:	68fa      	ldr	r2, [r7, #12]
 8007414:	4313      	orrs	r3, r2
 8007416:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800741e:	683b      	ldr	r3, [r7, #0]
 8007420:	695b      	ldr	r3, [r3, #20]
 8007422:	4313      	orrs	r3, r2
 8007424:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007426:	683b      	ldr	r3, [r7, #0]
 8007428:	689a      	ldr	r2, [r3, #8]
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800742e:	683b      	ldr	r3, [r7, #0]
 8007430:	681a      	ldr	r2, [r3, #0]
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	4a0e      	ldr	r2, [pc, #56]	@ (8007474 <TIM_Base_SetConfig+0x120>)
 800743a:	4293      	cmp	r3, r2
 800743c:	d003      	beq.n	8007446 <TIM_Base_SetConfig+0xf2>
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	4a10      	ldr	r2, [pc, #64]	@ (8007484 <TIM_Base_SetConfig+0x130>)
 8007442:	4293      	cmp	r3, r2
 8007444:	d103      	bne.n	800744e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007446:	683b      	ldr	r3, [r7, #0]
 8007448:	691a      	ldr	r2, [r3, #16]
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	f043 0204 	orr.w	r2, r3, #4
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	2201      	movs	r2, #1
 800745e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	68fa      	ldr	r2, [r7, #12]
 8007464:	601a      	str	r2, [r3, #0]
}
 8007466:	bf00      	nop
 8007468:	3714      	adds	r7, #20
 800746a:	46bd      	mov	sp, r7
 800746c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007470:	4770      	bx	lr
 8007472:	bf00      	nop
 8007474:	40010000 	.word	0x40010000
 8007478:	40000400 	.word	0x40000400
 800747c:	40000800 	.word	0x40000800
 8007480:	40000c00 	.word	0x40000c00
 8007484:	40010400 	.word	0x40010400
 8007488:	40014000 	.word	0x40014000
 800748c:	40014400 	.word	0x40014400
 8007490:	40014800 	.word	0x40014800
 8007494:	40001800 	.word	0x40001800
 8007498:	40001c00 	.word	0x40001c00
 800749c:	40002000 	.word	0x40002000

080074a0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80074a0:	b480      	push	{r7}
 80074a2:	b087      	sub	sp, #28
 80074a4:	af00      	add	r7, sp, #0
 80074a6:	6078      	str	r0, [r7, #4]
 80074a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	6a1b      	ldr	r3, [r3, #32]
 80074ae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	6a1b      	ldr	r3, [r3, #32]
 80074b4:	f023 0201 	bic.w	r2, r3, #1
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	685b      	ldr	r3, [r3, #4]
 80074c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	699b      	ldr	r3, [r3, #24]
 80074c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80074ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	f023 0303 	bic.w	r3, r3, #3
 80074d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80074d8:	683b      	ldr	r3, [r7, #0]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	68fa      	ldr	r2, [r7, #12]
 80074de:	4313      	orrs	r3, r2
 80074e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80074e2:	697b      	ldr	r3, [r7, #20]
 80074e4:	f023 0302 	bic.w	r3, r3, #2
 80074e8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80074ea:	683b      	ldr	r3, [r7, #0]
 80074ec:	689b      	ldr	r3, [r3, #8]
 80074ee:	697a      	ldr	r2, [r7, #20]
 80074f0:	4313      	orrs	r3, r2
 80074f2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	4a20      	ldr	r2, [pc, #128]	@ (8007578 <TIM_OC1_SetConfig+0xd8>)
 80074f8:	4293      	cmp	r3, r2
 80074fa:	d003      	beq.n	8007504 <TIM_OC1_SetConfig+0x64>
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	4a1f      	ldr	r2, [pc, #124]	@ (800757c <TIM_OC1_SetConfig+0xdc>)
 8007500:	4293      	cmp	r3, r2
 8007502:	d10c      	bne.n	800751e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007504:	697b      	ldr	r3, [r7, #20]
 8007506:	f023 0308 	bic.w	r3, r3, #8
 800750a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800750c:	683b      	ldr	r3, [r7, #0]
 800750e:	68db      	ldr	r3, [r3, #12]
 8007510:	697a      	ldr	r2, [r7, #20]
 8007512:	4313      	orrs	r3, r2
 8007514:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007516:	697b      	ldr	r3, [r7, #20]
 8007518:	f023 0304 	bic.w	r3, r3, #4
 800751c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	4a15      	ldr	r2, [pc, #84]	@ (8007578 <TIM_OC1_SetConfig+0xd8>)
 8007522:	4293      	cmp	r3, r2
 8007524:	d003      	beq.n	800752e <TIM_OC1_SetConfig+0x8e>
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	4a14      	ldr	r2, [pc, #80]	@ (800757c <TIM_OC1_SetConfig+0xdc>)
 800752a:	4293      	cmp	r3, r2
 800752c:	d111      	bne.n	8007552 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800752e:	693b      	ldr	r3, [r7, #16]
 8007530:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007534:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007536:	693b      	ldr	r3, [r7, #16]
 8007538:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800753c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800753e:	683b      	ldr	r3, [r7, #0]
 8007540:	695b      	ldr	r3, [r3, #20]
 8007542:	693a      	ldr	r2, [r7, #16]
 8007544:	4313      	orrs	r3, r2
 8007546:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007548:	683b      	ldr	r3, [r7, #0]
 800754a:	699b      	ldr	r3, [r3, #24]
 800754c:	693a      	ldr	r2, [r7, #16]
 800754e:	4313      	orrs	r3, r2
 8007550:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	693a      	ldr	r2, [r7, #16]
 8007556:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	68fa      	ldr	r2, [r7, #12]
 800755c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800755e:	683b      	ldr	r3, [r7, #0]
 8007560:	685a      	ldr	r2, [r3, #4]
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	697a      	ldr	r2, [r7, #20]
 800756a:	621a      	str	r2, [r3, #32]
}
 800756c:	bf00      	nop
 800756e:	371c      	adds	r7, #28
 8007570:	46bd      	mov	sp, r7
 8007572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007576:	4770      	bx	lr
 8007578:	40010000 	.word	0x40010000
 800757c:	40010400 	.word	0x40010400

08007580 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007580:	b480      	push	{r7}
 8007582:	b087      	sub	sp, #28
 8007584:	af00      	add	r7, sp, #0
 8007586:	6078      	str	r0, [r7, #4]
 8007588:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	6a1b      	ldr	r3, [r3, #32]
 800758e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	6a1b      	ldr	r3, [r3, #32]
 8007594:	f023 0210 	bic.w	r2, r3, #16
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	685b      	ldr	r3, [r3, #4]
 80075a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	699b      	ldr	r3, [r3, #24]
 80075a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80075ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80075b6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80075b8:	683b      	ldr	r3, [r7, #0]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	021b      	lsls	r3, r3, #8
 80075be:	68fa      	ldr	r2, [r7, #12]
 80075c0:	4313      	orrs	r3, r2
 80075c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80075c4:	697b      	ldr	r3, [r7, #20]
 80075c6:	f023 0320 	bic.w	r3, r3, #32
 80075ca:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80075cc:	683b      	ldr	r3, [r7, #0]
 80075ce:	689b      	ldr	r3, [r3, #8]
 80075d0:	011b      	lsls	r3, r3, #4
 80075d2:	697a      	ldr	r2, [r7, #20]
 80075d4:	4313      	orrs	r3, r2
 80075d6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	4a22      	ldr	r2, [pc, #136]	@ (8007664 <TIM_OC2_SetConfig+0xe4>)
 80075dc:	4293      	cmp	r3, r2
 80075de:	d003      	beq.n	80075e8 <TIM_OC2_SetConfig+0x68>
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	4a21      	ldr	r2, [pc, #132]	@ (8007668 <TIM_OC2_SetConfig+0xe8>)
 80075e4:	4293      	cmp	r3, r2
 80075e6:	d10d      	bne.n	8007604 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80075e8:	697b      	ldr	r3, [r7, #20]
 80075ea:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80075ee:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80075f0:	683b      	ldr	r3, [r7, #0]
 80075f2:	68db      	ldr	r3, [r3, #12]
 80075f4:	011b      	lsls	r3, r3, #4
 80075f6:	697a      	ldr	r2, [r7, #20]
 80075f8:	4313      	orrs	r3, r2
 80075fa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80075fc:	697b      	ldr	r3, [r7, #20]
 80075fe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007602:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	4a17      	ldr	r2, [pc, #92]	@ (8007664 <TIM_OC2_SetConfig+0xe4>)
 8007608:	4293      	cmp	r3, r2
 800760a:	d003      	beq.n	8007614 <TIM_OC2_SetConfig+0x94>
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	4a16      	ldr	r2, [pc, #88]	@ (8007668 <TIM_OC2_SetConfig+0xe8>)
 8007610:	4293      	cmp	r3, r2
 8007612:	d113      	bne.n	800763c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007614:	693b      	ldr	r3, [r7, #16]
 8007616:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800761a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800761c:	693b      	ldr	r3, [r7, #16]
 800761e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007622:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007624:	683b      	ldr	r3, [r7, #0]
 8007626:	695b      	ldr	r3, [r3, #20]
 8007628:	009b      	lsls	r3, r3, #2
 800762a:	693a      	ldr	r2, [r7, #16]
 800762c:	4313      	orrs	r3, r2
 800762e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007630:	683b      	ldr	r3, [r7, #0]
 8007632:	699b      	ldr	r3, [r3, #24]
 8007634:	009b      	lsls	r3, r3, #2
 8007636:	693a      	ldr	r2, [r7, #16]
 8007638:	4313      	orrs	r3, r2
 800763a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	693a      	ldr	r2, [r7, #16]
 8007640:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	68fa      	ldr	r2, [r7, #12]
 8007646:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007648:	683b      	ldr	r3, [r7, #0]
 800764a:	685a      	ldr	r2, [r3, #4]
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	697a      	ldr	r2, [r7, #20]
 8007654:	621a      	str	r2, [r3, #32]
}
 8007656:	bf00      	nop
 8007658:	371c      	adds	r7, #28
 800765a:	46bd      	mov	sp, r7
 800765c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007660:	4770      	bx	lr
 8007662:	bf00      	nop
 8007664:	40010000 	.word	0x40010000
 8007668:	40010400 	.word	0x40010400

0800766c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800766c:	b480      	push	{r7}
 800766e:	b087      	sub	sp, #28
 8007670:	af00      	add	r7, sp, #0
 8007672:	6078      	str	r0, [r7, #4]
 8007674:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	6a1b      	ldr	r3, [r3, #32]
 800767a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	6a1b      	ldr	r3, [r3, #32]
 8007680:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	685b      	ldr	r3, [r3, #4]
 800768c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	69db      	ldr	r3, [r3, #28]
 8007692:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800769a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	f023 0303 	bic.w	r3, r3, #3
 80076a2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80076a4:	683b      	ldr	r3, [r7, #0]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	68fa      	ldr	r2, [r7, #12]
 80076aa:	4313      	orrs	r3, r2
 80076ac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80076ae:	697b      	ldr	r3, [r7, #20]
 80076b0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80076b4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80076b6:	683b      	ldr	r3, [r7, #0]
 80076b8:	689b      	ldr	r3, [r3, #8]
 80076ba:	021b      	lsls	r3, r3, #8
 80076bc:	697a      	ldr	r2, [r7, #20]
 80076be:	4313      	orrs	r3, r2
 80076c0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	4a21      	ldr	r2, [pc, #132]	@ (800774c <TIM_OC3_SetConfig+0xe0>)
 80076c6:	4293      	cmp	r3, r2
 80076c8:	d003      	beq.n	80076d2 <TIM_OC3_SetConfig+0x66>
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	4a20      	ldr	r2, [pc, #128]	@ (8007750 <TIM_OC3_SetConfig+0xe4>)
 80076ce:	4293      	cmp	r3, r2
 80076d0:	d10d      	bne.n	80076ee <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80076d2:	697b      	ldr	r3, [r7, #20]
 80076d4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80076d8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80076da:	683b      	ldr	r3, [r7, #0]
 80076dc:	68db      	ldr	r3, [r3, #12]
 80076de:	021b      	lsls	r3, r3, #8
 80076e0:	697a      	ldr	r2, [r7, #20]
 80076e2:	4313      	orrs	r3, r2
 80076e4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80076e6:	697b      	ldr	r3, [r7, #20]
 80076e8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80076ec:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	4a16      	ldr	r2, [pc, #88]	@ (800774c <TIM_OC3_SetConfig+0xe0>)
 80076f2:	4293      	cmp	r3, r2
 80076f4:	d003      	beq.n	80076fe <TIM_OC3_SetConfig+0x92>
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	4a15      	ldr	r2, [pc, #84]	@ (8007750 <TIM_OC3_SetConfig+0xe4>)
 80076fa:	4293      	cmp	r3, r2
 80076fc:	d113      	bne.n	8007726 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80076fe:	693b      	ldr	r3, [r7, #16]
 8007700:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007704:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007706:	693b      	ldr	r3, [r7, #16]
 8007708:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800770c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800770e:	683b      	ldr	r3, [r7, #0]
 8007710:	695b      	ldr	r3, [r3, #20]
 8007712:	011b      	lsls	r3, r3, #4
 8007714:	693a      	ldr	r2, [r7, #16]
 8007716:	4313      	orrs	r3, r2
 8007718:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800771a:	683b      	ldr	r3, [r7, #0]
 800771c:	699b      	ldr	r3, [r3, #24]
 800771e:	011b      	lsls	r3, r3, #4
 8007720:	693a      	ldr	r2, [r7, #16]
 8007722:	4313      	orrs	r3, r2
 8007724:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	693a      	ldr	r2, [r7, #16]
 800772a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	68fa      	ldr	r2, [r7, #12]
 8007730:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007732:	683b      	ldr	r3, [r7, #0]
 8007734:	685a      	ldr	r2, [r3, #4]
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	697a      	ldr	r2, [r7, #20]
 800773e:	621a      	str	r2, [r3, #32]
}
 8007740:	bf00      	nop
 8007742:	371c      	adds	r7, #28
 8007744:	46bd      	mov	sp, r7
 8007746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800774a:	4770      	bx	lr
 800774c:	40010000 	.word	0x40010000
 8007750:	40010400 	.word	0x40010400

08007754 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007754:	b480      	push	{r7}
 8007756:	b087      	sub	sp, #28
 8007758:	af00      	add	r7, sp, #0
 800775a:	6078      	str	r0, [r7, #4]
 800775c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	6a1b      	ldr	r3, [r3, #32]
 8007762:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	6a1b      	ldr	r3, [r3, #32]
 8007768:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	685b      	ldr	r3, [r3, #4]
 8007774:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	69db      	ldr	r3, [r3, #28]
 800777a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007782:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800778a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800778c:	683b      	ldr	r3, [r7, #0]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	021b      	lsls	r3, r3, #8
 8007792:	68fa      	ldr	r2, [r7, #12]
 8007794:	4313      	orrs	r3, r2
 8007796:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007798:	693b      	ldr	r3, [r7, #16]
 800779a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800779e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80077a0:	683b      	ldr	r3, [r7, #0]
 80077a2:	689b      	ldr	r3, [r3, #8]
 80077a4:	031b      	lsls	r3, r3, #12
 80077a6:	693a      	ldr	r2, [r7, #16]
 80077a8:	4313      	orrs	r3, r2
 80077aa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	4a12      	ldr	r2, [pc, #72]	@ (80077f8 <TIM_OC4_SetConfig+0xa4>)
 80077b0:	4293      	cmp	r3, r2
 80077b2:	d003      	beq.n	80077bc <TIM_OC4_SetConfig+0x68>
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	4a11      	ldr	r2, [pc, #68]	@ (80077fc <TIM_OC4_SetConfig+0xa8>)
 80077b8:	4293      	cmp	r3, r2
 80077ba:	d109      	bne.n	80077d0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80077bc:	697b      	ldr	r3, [r7, #20]
 80077be:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80077c2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80077c4:	683b      	ldr	r3, [r7, #0]
 80077c6:	695b      	ldr	r3, [r3, #20]
 80077c8:	019b      	lsls	r3, r3, #6
 80077ca:	697a      	ldr	r2, [r7, #20]
 80077cc:	4313      	orrs	r3, r2
 80077ce:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	697a      	ldr	r2, [r7, #20]
 80077d4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	68fa      	ldr	r2, [r7, #12]
 80077da:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80077dc:	683b      	ldr	r3, [r7, #0]
 80077de:	685a      	ldr	r2, [r3, #4]
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	693a      	ldr	r2, [r7, #16]
 80077e8:	621a      	str	r2, [r3, #32]
}
 80077ea:	bf00      	nop
 80077ec:	371c      	adds	r7, #28
 80077ee:	46bd      	mov	sp, r7
 80077f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077f4:	4770      	bx	lr
 80077f6:	bf00      	nop
 80077f8:	40010000 	.word	0x40010000
 80077fc:	40010400 	.word	0x40010400

08007800 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007800:	b480      	push	{r7}
 8007802:	b085      	sub	sp, #20
 8007804:	af00      	add	r7, sp, #0
 8007806:	6078      	str	r0, [r7, #4]
 8007808:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007810:	2b01      	cmp	r3, #1
 8007812:	d101      	bne.n	8007818 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007814:	2302      	movs	r3, #2
 8007816:	e05a      	b.n	80078ce <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	2201      	movs	r2, #1
 800781c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	2202      	movs	r2, #2
 8007824:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	685b      	ldr	r3, [r3, #4]
 800782e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	689b      	ldr	r3, [r3, #8]
 8007836:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800783e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007840:	683b      	ldr	r3, [r7, #0]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	68fa      	ldr	r2, [r7, #12]
 8007846:	4313      	orrs	r3, r2
 8007848:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	68fa      	ldr	r2, [r7, #12]
 8007850:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	4a21      	ldr	r2, [pc, #132]	@ (80078dc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007858:	4293      	cmp	r3, r2
 800785a:	d022      	beq.n	80078a2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007864:	d01d      	beq.n	80078a2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	4a1d      	ldr	r2, [pc, #116]	@ (80078e0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800786c:	4293      	cmp	r3, r2
 800786e:	d018      	beq.n	80078a2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	4a1b      	ldr	r2, [pc, #108]	@ (80078e4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007876:	4293      	cmp	r3, r2
 8007878:	d013      	beq.n	80078a2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	4a1a      	ldr	r2, [pc, #104]	@ (80078e8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007880:	4293      	cmp	r3, r2
 8007882:	d00e      	beq.n	80078a2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	4a18      	ldr	r2, [pc, #96]	@ (80078ec <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800788a:	4293      	cmp	r3, r2
 800788c:	d009      	beq.n	80078a2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	4a17      	ldr	r2, [pc, #92]	@ (80078f0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007894:	4293      	cmp	r3, r2
 8007896:	d004      	beq.n	80078a2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	4a15      	ldr	r2, [pc, #84]	@ (80078f4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800789e:	4293      	cmp	r3, r2
 80078a0:	d10c      	bne.n	80078bc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80078a2:	68bb      	ldr	r3, [r7, #8]
 80078a4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80078a8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80078aa:	683b      	ldr	r3, [r7, #0]
 80078ac:	685b      	ldr	r3, [r3, #4]
 80078ae:	68ba      	ldr	r2, [r7, #8]
 80078b0:	4313      	orrs	r3, r2
 80078b2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	68ba      	ldr	r2, [r7, #8]
 80078ba:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	2201      	movs	r2, #1
 80078c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	2200      	movs	r2, #0
 80078c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80078cc:	2300      	movs	r3, #0
}
 80078ce:	4618      	mov	r0, r3
 80078d0:	3714      	adds	r7, #20
 80078d2:	46bd      	mov	sp, r7
 80078d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078d8:	4770      	bx	lr
 80078da:	bf00      	nop
 80078dc:	40010000 	.word	0x40010000
 80078e0:	40000400 	.word	0x40000400
 80078e4:	40000800 	.word	0x40000800
 80078e8:	40000c00 	.word	0x40000c00
 80078ec:	40010400 	.word	0x40010400
 80078f0:	40014000 	.word	0x40014000
 80078f4:	40001800 	.word	0x40001800

080078f8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80078f8:	b480      	push	{r7}
 80078fa:	b085      	sub	sp, #20
 80078fc:	af00      	add	r7, sp, #0
 80078fe:	6078      	str	r0, [r7, #4]
 8007900:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007902:	2300      	movs	r3, #0
 8007904:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800790c:	2b01      	cmp	r3, #1
 800790e:	d101      	bne.n	8007914 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007910:	2302      	movs	r3, #2
 8007912:	e03d      	b.n	8007990 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	2201      	movs	r2, #1
 8007918:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8007922:	683b      	ldr	r3, [r7, #0]
 8007924:	68db      	ldr	r3, [r3, #12]
 8007926:	4313      	orrs	r3, r2
 8007928:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007930:	683b      	ldr	r3, [r7, #0]
 8007932:	689b      	ldr	r3, [r3, #8]
 8007934:	4313      	orrs	r3, r2
 8007936:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800793e:	683b      	ldr	r3, [r7, #0]
 8007940:	685b      	ldr	r3, [r3, #4]
 8007942:	4313      	orrs	r3, r2
 8007944:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800794c:	683b      	ldr	r3, [r7, #0]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	4313      	orrs	r3, r2
 8007952:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800795a:	683b      	ldr	r3, [r7, #0]
 800795c:	691b      	ldr	r3, [r3, #16]
 800795e:	4313      	orrs	r3, r2
 8007960:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8007968:	683b      	ldr	r3, [r7, #0]
 800796a:	695b      	ldr	r3, [r3, #20]
 800796c:	4313      	orrs	r3, r2
 800796e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8007976:	683b      	ldr	r3, [r7, #0]
 8007978:	69db      	ldr	r3, [r3, #28]
 800797a:	4313      	orrs	r3, r2
 800797c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	68fa      	ldr	r2, [r7, #12]
 8007984:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	2200      	movs	r2, #0
 800798a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800798e:	2300      	movs	r3, #0
}
 8007990:	4618      	mov	r0, r3
 8007992:	3714      	adds	r7, #20
 8007994:	46bd      	mov	sp, r7
 8007996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800799a:	4770      	bx	lr

0800799c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800799c:	b580      	push	{r7, lr}
 800799e:	b082      	sub	sp, #8
 80079a0:	af00      	add	r7, sp, #0
 80079a2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d101      	bne.n	80079ae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80079aa:	2301      	movs	r3, #1
 80079ac:	e042      	b.n	8007a34 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80079b4:	b2db      	uxtb	r3, r3
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d106      	bne.n	80079c8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	2200      	movs	r2, #0
 80079be:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80079c2:	6878      	ldr	r0, [r7, #4]
 80079c4:	f7fa f82e 	bl	8001a24 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	2224      	movs	r2, #36	@ 0x24
 80079cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	68da      	ldr	r2, [r3, #12]
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80079de:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80079e0:	6878      	ldr	r0, [r7, #4]
 80079e2:	f000 f973 	bl	8007ccc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	691a      	ldr	r2, [r3, #16]
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80079f4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	695a      	ldr	r2, [r3, #20]
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007a04:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	68da      	ldr	r2, [r3, #12]
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007a14:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	2200      	movs	r2, #0
 8007a1a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	2220      	movs	r2, #32
 8007a20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	2220      	movs	r2, #32
 8007a28:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	2200      	movs	r2, #0
 8007a30:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8007a32:	2300      	movs	r3, #0
}
 8007a34:	4618      	mov	r0, r3
 8007a36:	3708      	adds	r7, #8
 8007a38:	46bd      	mov	sp, r7
 8007a3a:	bd80      	pop	{r7, pc}

08007a3c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007a3c:	b580      	push	{r7, lr}
 8007a3e:	b08a      	sub	sp, #40	@ 0x28
 8007a40:	af02      	add	r7, sp, #8
 8007a42:	60f8      	str	r0, [r7, #12]
 8007a44:	60b9      	str	r1, [r7, #8]
 8007a46:	603b      	str	r3, [r7, #0]
 8007a48:	4613      	mov	r3, r2
 8007a4a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007a4c:	2300      	movs	r3, #0
 8007a4e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007a56:	b2db      	uxtb	r3, r3
 8007a58:	2b20      	cmp	r3, #32
 8007a5a:	d175      	bne.n	8007b48 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8007a5c:	68bb      	ldr	r3, [r7, #8]
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d002      	beq.n	8007a68 <HAL_UART_Transmit+0x2c>
 8007a62:	88fb      	ldrh	r3, [r7, #6]
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	d101      	bne.n	8007a6c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007a68:	2301      	movs	r3, #1
 8007a6a:	e06e      	b.n	8007b4a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	2200      	movs	r2, #0
 8007a70:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	2221      	movs	r2, #33	@ 0x21
 8007a76:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007a7a:	f7fa f9d1 	bl	8001e20 <HAL_GetTick>
 8007a7e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	88fa      	ldrh	r2, [r7, #6]
 8007a84:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	88fa      	ldrh	r2, [r7, #6]
 8007a8a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	689b      	ldr	r3, [r3, #8]
 8007a90:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007a94:	d108      	bne.n	8007aa8 <HAL_UART_Transmit+0x6c>
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	691b      	ldr	r3, [r3, #16]
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d104      	bne.n	8007aa8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8007a9e:	2300      	movs	r3, #0
 8007aa0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007aa2:	68bb      	ldr	r3, [r7, #8]
 8007aa4:	61bb      	str	r3, [r7, #24]
 8007aa6:	e003      	b.n	8007ab0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007aa8:	68bb      	ldr	r3, [r7, #8]
 8007aaa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007aac:	2300      	movs	r3, #0
 8007aae:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007ab0:	e02e      	b.n	8007b10 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007ab2:	683b      	ldr	r3, [r7, #0]
 8007ab4:	9300      	str	r3, [sp, #0]
 8007ab6:	697b      	ldr	r3, [r7, #20]
 8007ab8:	2200      	movs	r2, #0
 8007aba:	2180      	movs	r1, #128	@ 0x80
 8007abc:	68f8      	ldr	r0, [r7, #12]
 8007abe:	f000 f848 	bl	8007b52 <UART_WaitOnFlagUntilTimeout>
 8007ac2:	4603      	mov	r3, r0
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	d005      	beq.n	8007ad4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	2220      	movs	r2, #32
 8007acc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8007ad0:	2303      	movs	r3, #3
 8007ad2:	e03a      	b.n	8007b4a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8007ad4:	69fb      	ldr	r3, [r7, #28]
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d10b      	bne.n	8007af2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007ada:	69bb      	ldr	r3, [r7, #24]
 8007adc:	881b      	ldrh	r3, [r3, #0]
 8007ade:	461a      	mov	r2, r3
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007ae8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8007aea:	69bb      	ldr	r3, [r7, #24]
 8007aec:	3302      	adds	r3, #2
 8007aee:	61bb      	str	r3, [r7, #24]
 8007af0:	e007      	b.n	8007b02 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8007af2:	69fb      	ldr	r3, [r7, #28]
 8007af4:	781a      	ldrb	r2, [r3, #0]
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007afc:	69fb      	ldr	r3, [r7, #28]
 8007afe:	3301      	adds	r3, #1
 8007b00:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007b06:	b29b      	uxth	r3, r3
 8007b08:	3b01      	subs	r3, #1
 8007b0a:	b29a      	uxth	r2, r3
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007b14:	b29b      	uxth	r3, r3
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d1cb      	bne.n	8007ab2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007b1a:	683b      	ldr	r3, [r7, #0]
 8007b1c:	9300      	str	r3, [sp, #0]
 8007b1e:	697b      	ldr	r3, [r7, #20]
 8007b20:	2200      	movs	r2, #0
 8007b22:	2140      	movs	r1, #64	@ 0x40
 8007b24:	68f8      	ldr	r0, [r7, #12]
 8007b26:	f000 f814 	bl	8007b52 <UART_WaitOnFlagUntilTimeout>
 8007b2a:	4603      	mov	r3, r0
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	d005      	beq.n	8007b3c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	2220      	movs	r2, #32
 8007b34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8007b38:	2303      	movs	r3, #3
 8007b3a:	e006      	b.n	8007b4a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	2220      	movs	r2, #32
 8007b40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8007b44:	2300      	movs	r3, #0
 8007b46:	e000      	b.n	8007b4a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8007b48:	2302      	movs	r3, #2
  }
}
 8007b4a:	4618      	mov	r0, r3
 8007b4c:	3720      	adds	r7, #32
 8007b4e:	46bd      	mov	sp, r7
 8007b50:	bd80      	pop	{r7, pc}

08007b52 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8007b52:	b580      	push	{r7, lr}
 8007b54:	b086      	sub	sp, #24
 8007b56:	af00      	add	r7, sp, #0
 8007b58:	60f8      	str	r0, [r7, #12]
 8007b5a:	60b9      	str	r1, [r7, #8]
 8007b5c:	603b      	str	r3, [r7, #0]
 8007b5e:	4613      	mov	r3, r2
 8007b60:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007b62:	e03b      	b.n	8007bdc <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007b64:	6a3b      	ldr	r3, [r7, #32]
 8007b66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b6a:	d037      	beq.n	8007bdc <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007b6c:	f7fa f958 	bl	8001e20 <HAL_GetTick>
 8007b70:	4602      	mov	r2, r0
 8007b72:	683b      	ldr	r3, [r7, #0]
 8007b74:	1ad3      	subs	r3, r2, r3
 8007b76:	6a3a      	ldr	r2, [r7, #32]
 8007b78:	429a      	cmp	r2, r3
 8007b7a:	d302      	bcc.n	8007b82 <UART_WaitOnFlagUntilTimeout+0x30>
 8007b7c:	6a3b      	ldr	r3, [r7, #32]
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d101      	bne.n	8007b86 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007b82:	2303      	movs	r3, #3
 8007b84:	e03a      	b.n	8007bfc <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	68db      	ldr	r3, [r3, #12]
 8007b8c:	f003 0304 	and.w	r3, r3, #4
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d023      	beq.n	8007bdc <UART_WaitOnFlagUntilTimeout+0x8a>
 8007b94:	68bb      	ldr	r3, [r7, #8]
 8007b96:	2b80      	cmp	r3, #128	@ 0x80
 8007b98:	d020      	beq.n	8007bdc <UART_WaitOnFlagUntilTimeout+0x8a>
 8007b9a:	68bb      	ldr	r3, [r7, #8]
 8007b9c:	2b40      	cmp	r3, #64	@ 0x40
 8007b9e:	d01d      	beq.n	8007bdc <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	f003 0308 	and.w	r3, r3, #8
 8007baa:	2b08      	cmp	r3, #8
 8007bac:	d116      	bne.n	8007bdc <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8007bae:	2300      	movs	r3, #0
 8007bb0:	617b      	str	r3, [r7, #20]
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	617b      	str	r3, [r7, #20]
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	685b      	ldr	r3, [r3, #4]
 8007bc0:	617b      	str	r3, [r7, #20]
 8007bc2:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007bc4:	68f8      	ldr	r0, [r7, #12]
 8007bc6:	f000 f81d 	bl	8007c04 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	2208      	movs	r2, #8
 8007bce:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	2200      	movs	r2, #0
 8007bd4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8007bd8:	2301      	movs	r3, #1
 8007bda:	e00f      	b.n	8007bfc <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	681a      	ldr	r2, [r3, #0]
 8007be2:	68bb      	ldr	r3, [r7, #8]
 8007be4:	4013      	ands	r3, r2
 8007be6:	68ba      	ldr	r2, [r7, #8]
 8007be8:	429a      	cmp	r2, r3
 8007bea:	bf0c      	ite	eq
 8007bec:	2301      	moveq	r3, #1
 8007bee:	2300      	movne	r3, #0
 8007bf0:	b2db      	uxtb	r3, r3
 8007bf2:	461a      	mov	r2, r3
 8007bf4:	79fb      	ldrb	r3, [r7, #7]
 8007bf6:	429a      	cmp	r2, r3
 8007bf8:	d0b4      	beq.n	8007b64 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007bfa:	2300      	movs	r3, #0
}
 8007bfc:	4618      	mov	r0, r3
 8007bfe:	3718      	adds	r7, #24
 8007c00:	46bd      	mov	sp, r7
 8007c02:	bd80      	pop	{r7, pc}

08007c04 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007c04:	b480      	push	{r7}
 8007c06:	b095      	sub	sp, #84	@ 0x54
 8007c08:	af00      	add	r7, sp, #0
 8007c0a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	330c      	adds	r3, #12
 8007c12:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c16:	e853 3f00 	ldrex	r3, [r3]
 8007c1a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007c1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c1e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007c22:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	330c      	adds	r3, #12
 8007c2a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007c2c:	643a      	str	r2, [r7, #64]	@ 0x40
 8007c2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c30:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007c32:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007c34:	e841 2300 	strex	r3, r2, [r1]
 8007c38:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007c3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d1e5      	bne.n	8007c0c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	3314      	adds	r3, #20
 8007c46:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c48:	6a3b      	ldr	r3, [r7, #32]
 8007c4a:	e853 3f00 	ldrex	r3, [r3]
 8007c4e:	61fb      	str	r3, [r7, #28]
   return(result);
 8007c50:	69fb      	ldr	r3, [r7, #28]
 8007c52:	f023 0301 	bic.w	r3, r3, #1
 8007c56:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	3314      	adds	r3, #20
 8007c5e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007c60:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007c62:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c64:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007c66:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007c68:	e841 2300 	strex	r3, r2, [r1]
 8007c6c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007c6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d1e5      	bne.n	8007c40 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c78:	2b01      	cmp	r3, #1
 8007c7a:	d119      	bne.n	8007cb0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	330c      	adds	r3, #12
 8007c82:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	e853 3f00 	ldrex	r3, [r3]
 8007c8a:	60bb      	str	r3, [r7, #8]
   return(result);
 8007c8c:	68bb      	ldr	r3, [r7, #8]
 8007c8e:	f023 0310 	bic.w	r3, r3, #16
 8007c92:	647b      	str	r3, [r7, #68]	@ 0x44
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	330c      	adds	r3, #12
 8007c9a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007c9c:	61ba      	str	r2, [r7, #24]
 8007c9e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ca0:	6979      	ldr	r1, [r7, #20]
 8007ca2:	69ba      	ldr	r2, [r7, #24]
 8007ca4:	e841 2300 	strex	r3, r2, [r1]
 8007ca8:	613b      	str	r3, [r7, #16]
   return(result);
 8007caa:	693b      	ldr	r3, [r7, #16]
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d1e5      	bne.n	8007c7c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	2220      	movs	r2, #32
 8007cb4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	2200      	movs	r2, #0
 8007cbc:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8007cbe:	bf00      	nop
 8007cc0:	3754      	adds	r7, #84	@ 0x54
 8007cc2:	46bd      	mov	sp, r7
 8007cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cc8:	4770      	bx	lr
	...

08007ccc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007ccc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007cd0:	b0c0      	sub	sp, #256	@ 0x100
 8007cd2:	af00      	add	r7, sp, #0
 8007cd4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007cd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	691b      	ldr	r3, [r3, #16]
 8007ce0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8007ce4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007ce8:	68d9      	ldr	r1, [r3, #12]
 8007cea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007cee:	681a      	ldr	r2, [r3, #0]
 8007cf0:	ea40 0301 	orr.w	r3, r0, r1
 8007cf4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007cf6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007cfa:	689a      	ldr	r2, [r3, #8]
 8007cfc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007d00:	691b      	ldr	r3, [r3, #16]
 8007d02:	431a      	orrs	r2, r3
 8007d04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007d08:	695b      	ldr	r3, [r3, #20]
 8007d0a:	431a      	orrs	r2, r3
 8007d0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007d10:	69db      	ldr	r3, [r3, #28]
 8007d12:	4313      	orrs	r3, r2
 8007d14:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007d18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	68db      	ldr	r3, [r3, #12]
 8007d20:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8007d24:	f021 010c 	bic.w	r1, r1, #12
 8007d28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007d2c:	681a      	ldr	r2, [r3, #0]
 8007d2e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8007d32:	430b      	orrs	r3, r1
 8007d34:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007d36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	695b      	ldr	r3, [r3, #20]
 8007d3e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8007d42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007d46:	6999      	ldr	r1, [r3, #24]
 8007d48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007d4c:	681a      	ldr	r2, [r3, #0]
 8007d4e:	ea40 0301 	orr.w	r3, r0, r1
 8007d52:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007d54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007d58:	681a      	ldr	r2, [r3, #0]
 8007d5a:	4b8f      	ldr	r3, [pc, #572]	@ (8007f98 <UART_SetConfig+0x2cc>)
 8007d5c:	429a      	cmp	r2, r3
 8007d5e:	d005      	beq.n	8007d6c <UART_SetConfig+0xa0>
 8007d60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007d64:	681a      	ldr	r2, [r3, #0]
 8007d66:	4b8d      	ldr	r3, [pc, #564]	@ (8007f9c <UART_SetConfig+0x2d0>)
 8007d68:	429a      	cmp	r2, r3
 8007d6a:	d104      	bne.n	8007d76 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007d6c:	f7ff f868 	bl	8006e40 <HAL_RCC_GetPCLK2Freq>
 8007d70:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8007d74:	e003      	b.n	8007d7e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007d76:	f7ff f84f 	bl	8006e18 <HAL_RCC_GetPCLK1Freq>
 8007d7a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007d7e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007d82:	69db      	ldr	r3, [r3, #28]
 8007d84:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007d88:	f040 810c 	bne.w	8007fa4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007d8c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007d90:	2200      	movs	r2, #0
 8007d92:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007d96:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8007d9a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8007d9e:	4622      	mov	r2, r4
 8007da0:	462b      	mov	r3, r5
 8007da2:	1891      	adds	r1, r2, r2
 8007da4:	65b9      	str	r1, [r7, #88]	@ 0x58
 8007da6:	415b      	adcs	r3, r3
 8007da8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007daa:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8007dae:	4621      	mov	r1, r4
 8007db0:	eb12 0801 	adds.w	r8, r2, r1
 8007db4:	4629      	mov	r1, r5
 8007db6:	eb43 0901 	adc.w	r9, r3, r1
 8007dba:	f04f 0200 	mov.w	r2, #0
 8007dbe:	f04f 0300 	mov.w	r3, #0
 8007dc2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007dc6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007dca:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007dce:	4690      	mov	r8, r2
 8007dd0:	4699      	mov	r9, r3
 8007dd2:	4623      	mov	r3, r4
 8007dd4:	eb18 0303 	adds.w	r3, r8, r3
 8007dd8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007ddc:	462b      	mov	r3, r5
 8007dde:	eb49 0303 	adc.w	r3, r9, r3
 8007de2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007de6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007dea:	685b      	ldr	r3, [r3, #4]
 8007dec:	2200      	movs	r2, #0
 8007dee:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007df2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8007df6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8007dfa:	460b      	mov	r3, r1
 8007dfc:	18db      	adds	r3, r3, r3
 8007dfe:	653b      	str	r3, [r7, #80]	@ 0x50
 8007e00:	4613      	mov	r3, r2
 8007e02:	eb42 0303 	adc.w	r3, r2, r3
 8007e06:	657b      	str	r3, [r7, #84]	@ 0x54
 8007e08:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8007e0c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8007e10:	f7f8 feca 	bl	8000ba8 <__aeabi_uldivmod>
 8007e14:	4602      	mov	r2, r0
 8007e16:	460b      	mov	r3, r1
 8007e18:	4b61      	ldr	r3, [pc, #388]	@ (8007fa0 <UART_SetConfig+0x2d4>)
 8007e1a:	fba3 2302 	umull	r2, r3, r3, r2
 8007e1e:	095b      	lsrs	r3, r3, #5
 8007e20:	011c      	lsls	r4, r3, #4
 8007e22:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007e26:	2200      	movs	r2, #0
 8007e28:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007e2c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8007e30:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8007e34:	4642      	mov	r2, r8
 8007e36:	464b      	mov	r3, r9
 8007e38:	1891      	adds	r1, r2, r2
 8007e3a:	64b9      	str	r1, [r7, #72]	@ 0x48
 8007e3c:	415b      	adcs	r3, r3
 8007e3e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007e40:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8007e44:	4641      	mov	r1, r8
 8007e46:	eb12 0a01 	adds.w	sl, r2, r1
 8007e4a:	4649      	mov	r1, r9
 8007e4c:	eb43 0b01 	adc.w	fp, r3, r1
 8007e50:	f04f 0200 	mov.w	r2, #0
 8007e54:	f04f 0300 	mov.w	r3, #0
 8007e58:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007e5c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007e60:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007e64:	4692      	mov	sl, r2
 8007e66:	469b      	mov	fp, r3
 8007e68:	4643      	mov	r3, r8
 8007e6a:	eb1a 0303 	adds.w	r3, sl, r3
 8007e6e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007e72:	464b      	mov	r3, r9
 8007e74:	eb4b 0303 	adc.w	r3, fp, r3
 8007e78:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007e7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007e80:	685b      	ldr	r3, [r3, #4]
 8007e82:	2200      	movs	r2, #0
 8007e84:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007e88:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8007e8c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007e90:	460b      	mov	r3, r1
 8007e92:	18db      	adds	r3, r3, r3
 8007e94:	643b      	str	r3, [r7, #64]	@ 0x40
 8007e96:	4613      	mov	r3, r2
 8007e98:	eb42 0303 	adc.w	r3, r2, r3
 8007e9c:	647b      	str	r3, [r7, #68]	@ 0x44
 8007e9e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8007ea2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8007ea6:	f7f8 fe7f 	bl	8000ba8 <__aeabi_uldivmod>
 8007eaa:	4602      	mov	r2, r0
 8007eac:	460b      	mov	r3, r1
 8007eae:	4611      	mov	r1, r2
 8007eb0:	4b3b      	ldr	r3, [pc, #236]	@ (8007fa0 <UART_SetConfig+0x2d4>)
 8007eb2:	fba3 2301 	umull	r2, r3, r3, r1
 8007eb6:	095b      	lsrs	r3, r3, #5
 8007eb8:	2264      	movs	r2, #100	@ 0x64
 8007eba:	fb02 f303 	mul.w	r3, r2, r3
 8007ebe:	1acb      	subs	r3, r1, r3
 8007ec0:	00db      	lsls	r3, r3, #3
 8007ec2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8007ec6:	4b36      	ldr	r3, [pc, #216]	@ (8007fa0 <UART_SetConfig+0x2d4>)
 8007ec8:	fba3 2302 	umull	r2, r3, r3, r2
 8007ecc:	095b      	lsrs	r3, r3, #5
 8007ece:	005b      	lsls	r3, r3, #1
 8007ed0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8007ed4:	441c      	add	r4, r3
 8007ed6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007eda:	2200      	movs	r2, #0
 8007edc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007ee0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8007ee4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8007ee8:	4642      	mov	r2, r8
 8007eea:	464b      	mov	r3, r9
 8007eec:	1891      	adds	r1, r2, r2
 8007eee:	63b9      	str	r1, [r7, #56]	@ 0x38
 8007ef0:	415b      	adcs	r3, r3
 8007ef2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007ef4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8007ef8:	4641      	mov	r1, r8
 8007efa:	1851      	adds	r1, r2, r1
 8007efc:	6339      	str	r1, [r7, #48]	@ 0x30
 8007efe:	4649      	mov	r1, r9
 8007f00:	414b      	adcs	r3, r1
 8007f02:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f04:	f04f 0200 	mov.w	r2, #0
 8007f08:	f04f 0300 	mov.w	r3, #0
 8007f0c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8007f10:	4659      	mov	r1, fp
 8007f12:	00cb      	lsls	r3, r1, #3
 8007f14:	4651      	mov	r1, sl
 8007f16:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007f1a:	4651      	mov	r1, sl
 8007f1c:	00ca      	lsls	r2, r1, #3
 8007f1e:	4610      	mov	r0, r2
 8007f20:	4619      	mov	r1, r3
 8007f22:	4603      	mov	r3, r0
 8007f24:	4642      	mov	r2, r8
 8007f26:	189b      	adds	r3, r3, r2
 8007f28:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007f2c:	464b      	mov	r3, r9
 8007f2e:	460a      	mov	r2, r1
 8007f30:	eb42 0303 	adc.w	r3, r2, r3
 8007f34:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007f38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007f3c:	685b      	ldr	r3, [r3, #4]
 8007f3e:	2200      	movs	r2, #0
 8007f40:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007f44:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8007f48:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007f4c:	460b      	mov	r3, r1
 8007f4e:	18db      	adds	r3, r3, r3
 8007f50:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007f52:	4613      	mov	r3, r2
 8007f54:	eb42 0303 	adc.w	r3, r2, r3
 8007f58:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007f5a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007f5e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8007f62:	f7f8 fe21 	bl	8000ba8 <__aeabi_uldivmod>
 8007f66:	4602      	mov	r2, r0
 8007f68:	460b      	mov	r3, r1
 8007f6a:	4b0d      	ldr	r3, [pc, #52]	@ (8007fa0 <UART_SetConfig+0x2d4>)
 8007f6c:	fba3 1302 	umull	r1, r3, r3, r2
 8007f70:	095b      	lsrs	r3, r3, #5
 8007f72:	2164      	movs	r1, #100	@ 0x64
 8007f74:	fb01 f303 	mul.w	r3, r1, r3
 8007f78:	1ad3      	subs	r3, r2, r3
 8007f7a:	00db      	lsls	r3, r3, #3
 8007f7c:	3332      	adds	r3, #50	@ 0x32
 8007f7e:	4a08      	ldr	r2, [pc, #32]	@ (8007fa0 <UART_SetConfig+0x2d4>)
 8007f80:	fba2 2303 	umull	r2, r3, r2, r3
 8007f84:	095b      	lsrs	r3, r3, #5
 8007f86:	f003 0207 	and.w	r2, r3, #7
 8007f8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	4422      	add	r2, r4
 8007f92:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007f94:	e106      	b.n	80081a4 <UART_SetConfig+0x4d8>
 8007f96:	bf00      	nop
 8007f98:	40011000 	.word	0x40011000
 8007f9c:	40011400 	.word	0x40011400
 8007fa0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007fa4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007fa8:	2200      	movs	r2, #0
 8007faa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007fae:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8007fb2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8007fb6:	4642      	mov	r2, r8
 8007fb8:	464b      	mov	r3, r9
 8007fba:	1891      	adds	r1, r2, r2
 8007fbc:	6239      	str	r1, [r7, #32]
 8007fbe:	415b      	adcs	r3, r3
 8007fc0:	627b      	str	r3, [r7, #36]	@ 0x24
 8007fc2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007fc6:	4641      	mov	r1, r8
 8007fc8:	1854      	adds	r4, r2, r1
 8007fca:	4649      	mov	r1, r9
 8007fcc:	eb43 0501 	adc.w	r5, r3, r1
 8007fd0:	f04f 0200 	mov.w	r2, #0
 8007fd4:	f04f 0300 	mov.w	r3, #0
 8007fd8:	00eb      	lsls	r3, r5, #3
 8007fda:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007fde:	00e2      	lsls	r2, r4, #3
 8007fe0:	4614      	mov	r4, r2
 8007fe2:	461d      	mov	r5, r3
 8007fe4:	4643      	mov	r3, r8
 8007fe6:	18e3      	adds	r3, r4, r3
 8007fe8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007fec:	464b      	mov	r3, r9
 8007fee:	eb45 0303 	adc.w	r3, r5, r3
 8007ff2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007ff6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007ffa:	685b      	ldr	r3, [r3, #4]
 8007ffc:	2200      	movs	r2, #0
 8007ffe:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008002:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008006:	f04f 0200 	mov.w	r2, #0
 800800a:	f04f 0300 	mov.w	r3, #0
 800800e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8008012:	4629      	mov	r1, r5
 8008014:	008b      	lsls	r3, r1, #2
 8008016:	4621      	mov	r1, r4
 8008018:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800801c:	4621      	mov	r1, r4
 800801e:	008a      	lsls	r2, r1, #2
 8008020:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8008024:	f7f8 fdc0 	bl	8000ba8 <__aeabi_uldivmod>
 8008028:	4602      	mov	r2, r0
 800802a:	460b      	mov	r3, r1
 800802c:	4b60      	ldr	r3, [pc, #384]	@ (80081b0 <UART_SetConfig+0x4e4>)
 800802e:	fba3 2302 	umull	r2, r3, r3, r2
 8008032:	095b      	lsrs	r3, r3, #5
 8008034:	011c      	lsls	r4, r3, #4
 8008036:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800803a:	2200      	movs	r2, #0
 800803c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008040:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8008044:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8008048:	4642      	mov	r2, r8
 800804a:	464b      	mov	r3, r9
 800804c:	1891      	adds	r1, r2, r2
 800804e:	61b9      	str	r1, [r7, #24]
 8008050:	415b      	adcs	r3, r3
 8008052:	61fb      	str	r3, [r7, #28]
 8008054:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008058:	4641      	mov	r1, r8
 800805a:	1851      	adds	r1, r2, r1
 800805c:	6139      	str	r1, [r7, #16]
 800805e:	4649      	mov	r1, r9
 8008060:	414b      	adcs	r3, r1
 8008062:	617b      	str	r3, [r7, #20]
 8008064:	f04f 0200 	mov.w	r2, #0
 8008068:	f04f 0300 	mov.w	r3, #0
 800806c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008070:	4659      	mov	r1, fp
 8008072:	00cb      	lsls	r3, r1, #3
 8008074:	4651      	mov	r1, sl
 8008076:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800807a:	4651      	mov	r1, sl
 800807c:	00ca      	lsls	r2, r1, #3
 800807e:	4610      	mov	r0, r2
 8008080:	4619      	mov	r1, r3
 8008082:	4603      	mov	r3, r0
 8008084:	4642      	mov	r2, r8
 8008086:	189b      	adds	r3, r3, r2
 8008088:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800808c:	464b      	mov	r3, r9
 800808e:	460a      	mov	r2, r1
 8008090:	eb42 0303 	adc.w	r3, r2, r3
 8008094:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008098:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800809c:	685b      	ldr	r3, [r3, #4]
 800809e:	2200      	movs	r2, #0
 80080a0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80080a2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80080a4:	f04f 0200 	mov.w	r2, #0
 80080a8:	f04f 0300 	mov.w	r3, #0
 80080ac:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80080b0:	4649      	mov	r1, r9
 80080b2:	008b      	lsls	r3, r1, #2
 80080b4:	4641      	mov	r1, r8
 80080b6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80080ba:	4641      	mov	r1, r8
 80080bc:	008a      	lsls	r2, r1, #2
 80080be:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80080c2:	f7f8 fd71 	bl	8000ba8 <__aeabi_uldivmod>
 80080c6:	4602      	mov	r2, r0
 80080c8:	460b      	mov	r3, r1
 80080ca:	4611      	mov	r1, r2
 80080cc:	4b38      	ldr	r3, [pc, #224]	@ (80081b0 <UART_SetConfig+0x4e4>)
 80080ce:	fba3 2301 	umull	r2, r3, r3, r1
 80080d2:	095b      	lsrs	r3, r3, #5
 80080d4:	2264      	movs	r2, #100	@ 0x64
 80080d6:	fb02 f303 	mul.w	r3, r2, r3
 80080da:	1acb      	subs	r3, r1, r3
 80080dc:	011b      	lsls	r3, r3, #4
 80080de:	3332      	adds	r3, #50	@ 0x32
 80080e0:	4a33      	ldr	r2, [pc, #204]	@ (80081b0 <UART_SetConfig+0x4e4>)
 80080e2:	fba2 2303 	umull	r2, r3, r2, r3
 80080e6:	095b      	lsrs	r3, r3, #5
 80080e8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80080ec:	441c      	add	r4, r3
 80080ee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80080f2:	2200      	movs	r2, #0
 80080f4:	673b      	str	r3, [r7, #112]	@ 0x70
 80080f6:	677a      	str	r2, [r7, #116]	@ 0x74
 80080f8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80080fc:	4642      	mov	r2, r8
 80080fe:	464b      	mov	r3, r9
 8008100:	1891      	adds	r1, r2, r2
 8008102:	60b9      	str	r1, [r7, #8]
 8008104:	415b      	adcs	r3, r3
 8008106:	60fb      	str	r3, [r7, #12]
 8008108:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800810c:	4641      	mov	r1, r8
 800810e:	1851      	adds	r1, r2, r1
 8008110:	6039      	str	r1, [r7, #0]
 8008112:	4649      	mov	r1, r9
 8008114:	414b      	adcs	r3, r1
 8008116:	607b      	str	r3, [r7, #4]
 8008118:	f04f 0200 	mov.w	r2, #0
 800811c:	f04f 0300 	mov.w	r3, #0
 8008120:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008124:	4659      	mov	r1, fp
 8008126:	00cb      	lsls	r3, r1, #3
 8008128:	4651      	mov	r1, sl
 800812a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800812e:	4651      	mov	r1, sl
 8008130:	00ca      	lsls	r2, r1, #3
 8008132:	4610      	mov	r0, r2
 8008134:	4619      	mov	r1, r3
 8008136:	4603      	mov	r3, r0
 8008138:	4642      	mov	r2, r8
 800813a:	189b      	adds	r3, r3, r2
 800813c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800813e:	464b      	mov	r3, r9
 8008140:	460a      	mov	r2, r1
 8008142:	eb42 0303 	adc.w	r3, r2, r3
 8008146:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008148:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800814c:	685b      	ldr	r3, [r3, #4]
 800814e:	2200      	movs	r2, #0
 8008150:	663b      	str	r3, [r7, #96]	@ 0x60
 8008152:	667a      	str	r2, [r7, #100]	@ 0x64
 8008154:	f04f 0200 	mov.w	r2, #0
 8008158:	f04f 0300 	mov.w	r3, #0
 800815c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8008160:	4649      	mov	r1, r9
 8008162:	008b      	lsls	r3, r1, #2
 8008164:	4641      	mov	r1, r8
 8008166:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800816a:	4641      	mov	r1, r8
 800816c:	008a      	lsls	r2, r1, #2
 800816e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8008172:	f7f8 fd19 	bl	8000ba8 <__aeabi_uldivmod>
 8008176:	4602      	mov	r2, r0
 8008178:	460b      	mov	r3, r1
 800817a:	4b0d      	ldr	r3, [pc, #52]	@ (80081b0 <UART_SetConfig+0x4e4>)
 800817c:	fba3 1302 	umull	r1, r3, r3, r2
 8008180:	095b      	lsrs	r3, r3, #5
 8008182:	2164      	movs	r1, #100	@ 0x64
 8008184:	fb01 f303 	mul.w	r3, r1, r3
 8008188:	1ad3      	subs	r3, r2, r3
 800818a:	011b      	lsls	r3, r3, #4
 800818c:	3332      	adds	r3, #50	@ 0x32
 800818e:	4a08      	ldr	r2, [pc, #32]	@ (80081b0 <UART_SetConfig+0x4e4>)
 8008190:	fba2 2303 	umull	r2, r3, r2, r3
 8008194:	095b      	lsrs	r3, r3, #5
 8008196:	f003 020f 	and.w	r2, r3, #15
 800819a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	4422      	add	r2, r4
 80081a2:	609a      	str	r2, [r3, #8]
}
 80081a4:	bf00      	nop
 80081a6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80081aa:	46bd      	mov	sp, r7
 80081ac:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80081b0:	51eb851f 	.word	0x51eb851f

080081b4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80081b4:	b084      	sub	sp, #16
 80081b6:	b580      	push	{r7, lr}
 80081b8:	b084      	sub	sp, #16
 80081ba:	af00      	add	r7, sp, #0
 80081bc:	6078      	str	r0, [r7, #4]
 80081be:	f107 001c 	add.w	r0, r7, #28
 80081c2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80081c6:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80081ca:	2b01      	cmp	r3, #1
 80081cc:	d123      	bne.n	8008216 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081d2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	68db      	ldr	r3, [r3, #12]
 80081de:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 80081e2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80081e6:	687a      	ldr	r2, [r7, #4]
 80081e8:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	68db      	ldr	r3, [r3, #12]
 80081ee:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80081f6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80081fa:	2b01      	cmp	r3, #1
 80081fc:	d105      	bne.n	800820a <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	68db      	ldr	r3, [r3, #12]
 8008202:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800820a:	6878      	ldr	r0, [r7, #4]
 800820c:	f000 f9dc 	bl	80085c8 <USB_CoreReset>
 8008210:	4603      	mov	r3, r0
 8008212:	73fb      	strb	r3, [r7, #15]
 8008214:	e01b      	b.n	800824e <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	68db      	ldr	r3, [r3, #12]
 800821a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8008222:	6878      	ldr	r0, [r7, #4]
 8008224:	f000 f9d0 	bl	80085c8 <USB_CoreReset>
 8008228:	4603      	mov	r3, r0
 800822a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800822c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8008230:	2b00      	cmp	r3, #0
 8008232:	d106      	bne.n	8008242 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008238:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	639a      	str	r2, [r3, #56]	@ 0x38
 8008240:	e005      	b.n	800824e <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008246:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800824e:	7fbb      	ldrb	r3, [r7, #30]
 8008250:	2b01      	cmp	r3, #1
 8008252:	d10b      	bne.n	800826c <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	689b      	ldr	r3, [r3, #8]
 8008258:	f043 0206 	orr.w	r2, r3, #6
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	689b      	ldr	r3, [r3, #8]
 8008264:	f043 0220 	orr.w	r2, r3, #32
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800826c:	7bfb      	ldrb	r3, [r7, #15]
}
 800826e:	4618      	mov	r0, r3
 8008270:	3710      	adds	r7, #16
 8008272:	46bd      	mov	sp, r7
 8008274:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008278:	b004      	add	sp, #16
 800827a:	4770      	bx	lr

0800827c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800827c:	b480      	push	{r7}
 800827e:	b083      	sub	sp, #12
 8008280:	af00      	add	r7, sp, #0
 8008282:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	689b      	ldr	r3, [r3, #8]
 8008288:	f043 0201 	orr.w	r2, r3, #1
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008290:	2300      	movs	r3, #0
}
 8008292:	4618      	mov	r0, r3
 8008294:	370c      	adds	r7, #12
 8008296:	46bd      	mov	sp, r7
 8008298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800829c:	4770      	bx	lr

0800829e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800829e:	b480      	push	{r7}
 80082a0:	b083      	sub	sp, #12
 80082a2:	af00      	add	r7, sp, #0
 80082a4:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	689b      	ldr	r3, [r3, #8]
 80082aa:	f023 0201 	bic.w	r2, r3, #1
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80082b2:	2300      	movs	r3, #0
}
 80082b4:	4618      	mov	r0, r3
 80082b6:	370c      	adds	r7, #12
 80082b8:	46bd      	mov	sp, r7
 80082ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082be:	4770      	bx	lr

080082c0 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80082c0:	b580      	push	{r7, lr}
 80082c2:	b084      	sub	sp, #16
 80082c4:	af00      	add	r7, sp, #0
 80082c6:	6078      	str	r0, [r7, #4]
 80082c8:	460b      	mov	r3, r1
 80082ca:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80082cc:	2300      	movs	r3, #0
 80082ce:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	68db      	ldr	r3, [r3, #12]
 80082d4:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80082dc:	78fb      	ldrb	r3, [r7, #3]
 80082de:	2b01      	cmp	r3, #1
 80082e0:	d115      	bne.n	800830e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	68db      	ldr	r3, [r3, #12]
 80082e6:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80082ee:	200a      	movs	r0, #10
 80082f0:	f7f9 fda2 	bl	8001e38 <HAL_Delay>
      ms += 10U;
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	330a      	adds	r3, #10
 80082f8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80082fa:	6878      	ldr	r0, [r7, #4]
 80082fc:	f000 f956 	bl	80085ac <USB_GetMode>
 8008300:	4603      	mov	r3, r0
 8008302:	2b01      	cmp	r3, #1
 8008304:	d01e      	beq.n	8008344 <USB_SetCurrentMode+0x84>
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	2bc7      	cmp	r3, #199	@ 0xc7
 800830a:	d9f0      	bls.n	80082ee <USB_SetCurrentMode+0x2e>
 800830c:	e01a      	b.n	8008344 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800830e:	78fb      	ldrb	r3, [r7, #3]
 8008310:	2b00      	cmp	r3, #0
 8008312:	d115      	bne.n	8008340 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	68db      	ldr	r3, [r3, #12]
 8008318:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8008320:	200a      	movs	r0, #10
 8008322:	f7f9 fd89 	bl	8001e38 <HAL_Delay>
      ms += 10U;
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	330a      	adds	r3, #10
 800832a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800832c:	6878      	ldr	r0, [r7, #4]
 800832e:	f000 f93d 	bl	80085ac <USB_GetMode>
 8008332:	4603      	mov	r3, r0
 8008334:	2b00      	cmp	r3, #0
 8008336:	d005      	beq.n	8008344 <USB_SetCurrentMode+0x84>
 8008338:	68fb      	ldr	r3, [r7, #12]
 800833a:	2bc7      	cmp	r3, #199	@ 0xc7
 800833c:	d9f0      	bls.n	8008320 <USB_SetCurrentMode+0x60>
 800833e:	e001      	b.n	8008344 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8008340:	2301      	movs	r3, #1
 8008342:	e005      	b.n	8008350 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	2bc8      	cmp	r3, #200	@ 0xc8
 8008348:	d101      	bne.n	800834e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800834a:	2301      	movs	r3, #1
 800834c:	e000      	b.n	8008350 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800834e:	2300      	movs	r3, #0
}
 8008350:	4618      	mov	r0, r3
 8008352:	3710      	adds	r7, #16
 8008354:	46bd      	mov	sp, r7
 8008356:	bd80      	pop	{r7, pc}

08008358 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8008358:	b480      	push	{r7}
 800835a:	b085      	sub	sp, #20
 800835c:	af00      	add	r7, sp, #0
 800835e:	6078      	str	r0, [r7, #4]
 8008360:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008362:	2300      	movs	r3, #0
 8008364:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008366:	68fb      	ldr	r3, [r7, #12]
 8008368:	3301      	adds	r3, #1
 800836a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008372:	d901      	bls.n	8008378 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8008374:	2303      	movs	r3, #3
 8008376:	e01b      	b.n	80083b0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	691b      	ldr	r3, [r3, #16]
 800837c:	2b00      	cmp	r3, #0
 800837e:	daf2      	bge.n	8008366 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8008380:	2300      	movs	r3, #0
 8008382:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8008384:	683b      	ldr	r3, [r7, #0]
 8008386:	019b      	lsls	r3, r3, #6
 8008388:	f043 0220 	orr.w	r2, r3, #32
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	3301      	adds	r3, #1
 8008394:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800839c:	d901      	bls.n	80083a2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800839e:	2303      	movs	r3, #3
 80083a0:	e006      	b.n	80083b0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	691b      	ldr	r3, [r3, #16]
 80083a6:	f003 0320 	and.w	r3, r3, #32
 80083aa:	2b20      	cmp	r3, #32
 80083ac:	d0f0      	beq.n	8008390 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80083ae:	2300      	movs	r3, #0
}
 80083b0:	4618      	mov	r0, r3
 80083b2:	3714      	adds	r7, #20
 80083b4:	46bd      	mov	sp, r7
 80083b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ba:	4770      	bx	lr

080083bc <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80083bc:	b480      	push	{r7}
 80083be:	b085      	sub	sp, #20
 80083c0:	af00      	add	r7, sp, #0
 80083c2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80083c4:	2300      	movs	r3, #0
 80083c6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	3301      	adds	r3, #1
 80083cc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80083d4:	d901      	bls.n	80083da <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80083d6:	2303      	movs	r3, #3
 80083d8:	e018      	b.n	800840c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	691b      	ldr	r3, [r3, #16]
 80083de:	2b00      	cmp	r3, #0
 80083e0:	daf2      	bge.n	80083c8 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80083e2:	2300      	movs	r3, #0
 80083e4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	2210      	movs	r2, #16
 80083ea:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	3301      	adds	r3, #1
 80083f0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80083f8:	d901      	bls.n	80083fe <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80083fa:	2303      	movs	r3, #3
 80083fc:	e006      	b.n	800840c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	691b      	ldr	r3, [r3, #16]
 8008402:	f003 0310 	and.w	r3, r3, #16
 8008406:	2b10      	cmp	r3, #16
 8008408:	d0f0      	beq.n	80083ec <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800840a:	2300      	movs	r3, #0
}
 800840c:	4618      	mov	r0, r3
 800840e:	3714      	adds	r7, #20
 8008410:	46bd      	mov	sp, r7
 8008412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008416:	4770      	bx	lr

08008418 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8008418:	b480      	push	{r7}
 800841a:	b089      	sub	sp, #36	@ 0x24
 800841c:	af00      	add	r7, sp, #0
 800841e:	60f8      	str	r0, [r7, #12]
 8008420:	60b9      	str	r1, [r7, #8]
 8008422:	4611      	mov	r1, r2
 8008424:	461a      	mov	r2, r3
 8008426:	460b      	mov	r3, r1
 8008428:	71fb      	strb	r3, [r7, #7]
 800842a:	4613      	mov	r3, r2
 800842c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8008432:	68bb      	ldr	r3, [r7, #8]
 8008434:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8008436:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800843a:	2b00      	cmp	r3, #0
 800843c:	d123      	bne.n	8008486 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800843e:	88bb      	ldrh	r3, [r7, #4]
 8008440:	3303      	adds	r3, #3
 8008442:	089b      	lsrs	r3, r3, #2
 8008444:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8008446:	2300      	movs	r3, #0
 8008448:	61bb      	str	r3, [r7, #24]
 800844a:	e018      	b.n	800847e <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800844c:	79fb      	ldrb	r3, [r7, #7]
 800844e:	031a      	lsls	r2, r3, #12
 8008450:	697b      	ldr	r3, [r7, #20]
 8008452:	4413      	add	r3, r2
 8008454:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008458:	461a      	mov	r2, r3
 800845a:	69fb      	ldr	r3, [r7, #28]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	6013      	str	r3, [r2, #0]
      pSrc++;
 8008460:	69fb      	ldr	r3, [r7, #28]
 8008462:	3301      	adds	r3, #1
 8008464:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008466:	69fb      	ldr	r3, [r7, #28]
 8008468:	3301      	adds	r3, #1
 800846a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800846c:	69fb      	ldr	r3, [r7, #28]
 800846e:	3301      	adds	r3, #1
 8008470:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008472:	69fb      	ldr	r3, [r7, #28]
 8008474:	3301      	adds	r3, #1
 8008476:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8008478:	69bb      	ldr	r3, [r7, #24]
 800847a:	3301      	adds	r3, #1
 800847c:	61bb      	str	r3, [r7, #24]
 800847e:	69ba      	ldr	r2, [r7, #24]
 8008480:	693b      	ldr	r3, [r7, #16]
 8008482:	429a      	cmp	r2, r3
 8008484:	d3e2      	bcc.n	800844c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8008486:	2300      	movs	r3, #0
}
 8008488:	4618      	mov	r0, r3
 800848a:	3724      	adds	r7, #36	@ 0x24
 800848c:	46bd      	mov	sp, r7
 800848e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008492:	4770      	bx	lr

08008494 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8008494:	b480      	push	{r7}
 8008496:	b08b      	sub	sp, #44	@ 0x2c
 8008498:	af00      	add	r7, sp, #0
 800849a:	60f8      	str	r0, [r7, #12]
 800849c:	60b9      	str	r1, [r7, #8]
 800849e:	4613      	mov	r3, r2
 80084a0:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80084a2:	68fb      	ldr	r3, [r7, #12]
 80084a4:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80084a6:	68bb      	ldr	r3, [r7, #8]
 80084a8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80084aa:	88fb      	ldrh	r3, [r7, #6]
 80084ac:	089b      	lsrs	r3, r3, #2
 80084ae:	b29b      	uxth	r3, r3
 80084b0:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80084b2:	88fb      	ldrh	r3, [r7, #6]
 80084b4:	f003 0303 	and.w	r3, r3, #3
 80084b8:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80084ba:	2300      	movs	r3, #0
 80084bc:	623b      	str	r3, [r7, #32]
 80084be:	e014      	b.n	80084ea <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80084c0:	69bb      	ldr	r3, [r7, #24]
 80084c2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80084c6:	681a      	ldr	r2, [r3, #0]
 80084c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084ca:	601a      	str	r2, [r3, #0]
    pDest++;
 80084cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084ce:	3301      	adds	r3, #1
 80084d0:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80084d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084d4:	3301      	adds	r3, #1
 80084d6:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80084d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084da:	3301      	adds	r3, #1
 80084dc:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80084de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084e0:	3301      	adds	r3, #1
 80084e2:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 80084e4:	6a3b      	ldr	r3, [r7, #32]
 80084e6:	3301      	adds	r3, #1
 80084e8:	623b      	str	r3, [r7, #32]
 80084ea:	6a3a      	ldr	r2, [r7, #32]
 80084ec:	697b      	ldr	r3, [r7, #20]
 80084ee:	429a      	cmp	r2, r3
 80084f0:	d3e6      	bcc.n	80084c0 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80084f2:	8bfb      	ldrh	r3, [r7, #30]
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	d01e      	beq.n	8008536 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80084f8:	2300      	movs	r3, #0
 80084fa:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80084fc:	69bb      	ldr	r3, [r7, #24]
 80084fe:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008502:	461a      	mov	r2, r3
 8008504:	f107 0310 	add.w	r3, r7, #16
 8008508:	6812      	ldr	r2, [r2, #0]
 800850a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800850c:	693a      	ldr	r2, [r7, #16]
 800850e:	6a3b      	ldr	r3, [r7, #32]
 8008510:	b2db      	uxtb	r3, r3
 8008512:	00db      	lsls	r3, r3, #3
 8008514:	fa22 f303 	lsr.w	r3, r2, r3
 8008518:	b2da      	uxtb	r2, r3
 800851a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800851c:	701a      	strb	r2, [r3, #0]
      i++;
 800851e:	6a3b      	ldr	r3, [r7, #32]
 8008520:	3301      	adds	r3, #1
 8008522:	623b      	str	r3, [r7, #32]
      pDest++;
 8008524:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008526:	3301      	adds	r3, #1
 8008528:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800852a:	8bfb      	ldrh	r3, [r7, #30]
 800852c:	3b01      	subs	r3, #1
 800852e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8008530:	8bfb      	ldrh	r3, [r7, #30]
 8008532:	2b00      	cmp	r3, #0
 8008534:	d1ea      	bne.n	800850c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8008536:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008538:	4618      	mov	r0, r3
 800853a:	372c      	adds	r7, #44	@ 0x2c
 800853c:	46bd      	mov	sp, r7
 800853e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008542:	4770      	bx	lr

08008544 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8008544:	b480      	push	{r7}
 8008546:	b085      	sub	sp, #20
 8008548:	af00      	add	r7, sp, #0
 800854a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	695b      	ldr	r3, [r3, #20]
 8008550:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	699b      	ldr	r3, [r3, #24]
 8008556:	68fa      	ldr	r2, [r7, #12]
 8008558:	4013      	ands	r3, r2
 800855a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800855c:	68fb      	ldr	r3, [r7, #12]
}
 800855e:	4618      	mov	r0, r3
 8008560:	3714      	adds	r7, #20
 8008562:	46bd      	mov	sp, r7
 8008564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008568:	4770      	bx	lr

0800856a <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 800856a:	b480      	push	{r7}
 800856c:	b085      	sub	sp, #20
 800856e:	af00      	add	r7, sp, #0
 8008570:	6078      	str	r0, [r7, #4]
 8008572:	460b      	mov	r3, r1
 8008574:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 800857a:	78fb      	ldrb	r3, [r7, #3]
 800857c:	015a      	lsls	r2, r3, #5
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	4413      	add	r3, r2
 8008582:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008586:	689b      	ldr	r3, [r3, #8]
 8008588:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 800858a:	78fb      	ldrb	r3, [r7, #3]
 800858c:	015a      	lsls	r2, r3, #5
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	4413      	add	r3, r2
 8008592:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008596:	68db      	ldr	r3, [r3, #12]
 8008598:	68ba      	ldr	r2, [r7, #8]
 800859a:	4013      	ands	r3, r2
 800859c:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800859e:	68bb      	ldr	r3, [r7, #8]
}
 80085a0:	4618      	mov	r0, r3
 80085a2:	3714      	adds	r7, #20
 80085a4:	46bd      	mov	sp, r7
 80085a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085aa:	4770      	bx	lr

080085ac <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80085ac:	b480      	push	{r7}
 80085ae:	b083      	sub	sp, #12
 80085b0:	af00      	add	r7, sp, #0
 80085b2:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	695b      	ldr	r3, [r3, #20]
 80085b8:	f003 0301 	and.w	r3, r3, #1
}
 80085bc:	4618      	mov	r0, r3
 80085be:	370c      	adds	r7, #12
 80085c0:	46bd      	mov	sp, r7
 80085c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085c6:	4770      	bx	lr

080085c8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80085c8:	b480      	push	{r7}
 80085ca:	b085      	sub	sp, #20
 80085cc:	af00      	add	r7, sp, #0
 80085ce:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80085d0:	2300      	movs	r3, #0
 80085d2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	3301      	adds	r3, #1
 80085d8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80085e0:	d901      	bls.n	80085e6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80085e2:	2303      	movs	r3, #3
 80085e4:	e022      	b.n	800862c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	691b      	ldr	r3, [r3, #16]
 80085ea:	2b00      	cmp	r3, #0
 80085ec:	daf2      	bge.n	80085d4 <USB_CoreReset+0xc>

  count = 10U;
 80085ee:	230a      	movs	r3, #10
 80085f0:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 80085f2:	e002      	b.n	80085fa <USB_CoreReset+0x32>
  {
    count--;
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	3b01      	subs	r3, #1
 80085f8:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	2b00      	cmp	r3, #0
 80085fe:	d1f9      	bne.n	80085f4 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	691b      	ldr	r3, [r3, #16]
 8008604:	f043 0201 	orr.w	r2, r3, #1
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	3301      	adds	r3, #1
 8008610:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008618:	d901      	bls.n	800861e <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800861a:	2303      	movs	r3, #3
 800861c:	e006      	b.n	800862c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	691b      	ldr	r3, [r3, #16]
 8008622:	f003 0301 	and.w	r3, r3, #1
 8008626:	2b01      	cmp	r3, #1
 8008628:	d0f0      	beq.n	800860c <USB_CoreReset+0x44>

  return HAL_OK;
 800862a:	2300      	movs	r3, #0
}
 800862c:	4618      	mov	r0, r3
 800862e:	3714      	adds	r7, #20
 8008630:	46bd      	mov	sp, r7
 8008632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008636:	4770      	bx	lr

08008638 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008638:	b084      	sub	sp, #16
 800863a:	b580      	push	{r7, lr}
 800863c:	b086      	sub	sp, #24
 800863e:	af00      	add	r7, sp, #0
 8008640:	6078      	str	r0, [r7, #4]
 8008642:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8008646:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800864a:	2300      	movs	r3, #0
 800864c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8008652:	68fb      	ldr	r3, [r7, #12]
 8008654:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008658:	461a      	mov	r2, r3
 800865a:	2300      	movs	r3, #0
 800865c:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008662:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800866e:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800867a:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	68db      	ldr	r3, [r3, #12]
 8008686:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800868a:	2b00      	cmp	r3, #0
 800868c:	d119      	bne.n	80086c2 <USB_HostInit+0x8a>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 800868e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008692:	2b01      	cmp	r3, #1
 8008694:	d10a      	bne.n	80086ac <USB_HostInit+0x74>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	68fa      	ldr	r2, [r7, #12]
 80086a0:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80086a4:	f043 0304 	orr.w	r3, r3, #4
 80086a8:	6013      	str	r3, [r2, #0]
 80086aa:	e014      	b.n	80086d6 <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	68fa      	ldr	r2, [r7, #12]
 80086b6:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80086ba:	f023 0304 	bic.w	r3, r3, #4
 80086be:	6013      	str	r3, [r2, #0]
 80086c0:	e009      	b.n	80086d6 <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	68fa      	ldr	r2, [r7, #12]
 80086cc:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80086d0:	f023 0304 	bic.w	r3, r3, #4
 80086d4:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80086d6:	2110      	movs	r1, #16
 80086d8:	6878      	ldr	r0, [r7, #4]
 80086da:	f7ff fe3d 	bl	8008358 <USB_FlushTxFifo>
 80086de:	4603      	mov	r3, r0
 80086e0:	2b00      	cmp	r3, #0
 80086e2:	d001      	beq.n	80086e8 <USB_HostInit+0xb0>
  {
    ret = HAL_ERROR;
 80086e4:	2301      	movs	r3, #1
 80086e6:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80086e8:	6878      	ldr	r0, [r7, #4]
 80086ea:	f7ff fe67 	bl	80083bc <USB_FlushRxFifo>
 80086ee:	4603      	mov	r3, r0
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	d001      	beq.n	80086f8 <USB_HostInit+0xc0>
  {
    ret = HAL_ERROR;
 80086f4:	2301      	movs	r3, #1
 80086f6:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 80086f8:	2300      	movs	r3, #0
 80086fa:	613b      	str	r3, [r7, #16]
 80086fc:	e015      	b.n	800872a <USB_HostInit+0xf2>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 80086fe:	693b      	ldr	r3, [r7, #16]
 8008700:	015a      	lsls	r2, r3, #5
 8008702:	68fb      	ldr	r3, [r7, #12]
 8008704:	4413      	add	r3, r2
 8008706:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800870a:	461a      	mov	r2, r3
 800870c:	f04f 33ff 	mov.w	r3, #4294967295
 8008710:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8008712:	693b      	ldr	r3, [r7, #16]
 8008714:	015a      	lsls	r2, r3, #5
 8008716:	68fb      	ldr	r3, [r7, #12]
 8008718:	4413      	add	r3, r2
 800871a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800871e:	461a      	mov	r2, r3
 8008720:	2300      	movs	r3, #0
 8008722:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8008724:	693b      	ldr	r3, [r7, #16]
 8008726:	3301      	adds	r3, #1
 8008728:	613b      	str	r3, [r7, #16]
 800872a:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800872e:	461a      	mov	r2, r3
 8008730:	693b      	ldr	r3, [r7, #16]
 8008732:	4293      	cmp	r3, r2
 8008734:	d3e3      	bcc.n	80086fe <USB_HostInit+0xc6>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	2200      	movs	r2, #0
 800873a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	f04f 32ff 	mov.w	r2, #4294967295
 8008742:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	4a18      	ldr	r2, [pc, #96]	@ (80087a8 <USB_HostInit+0x170>)
 8008748:	4293      	cmp	r3, r2
 800874a:	d10b      	bne.n	8008764 <USB_HostInit+0x12c>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008752:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	4a15      	ldr	r2, [pc, #84]	@ (80087ac <USB_HostInit+0x174>)
 8008758:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	4a14      	ldr	r2, [pc, #80]	@ (80087b0 <USB_HostInit+0x178>)
 800875e:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 8008762:	e009      	b.n	8008778 <USB_HostInit+0x140>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	2280      	movs	r2, #128	@ 0x80
 8008768:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	4a11      	ldr	r2, [pc, #68]	@ (80087b4 <USB_HostInit+0x17c>)
 800876e:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	4a11      	ldr	r2, [pc, #68]	@ (80087b8 <USB_HostInit+0x180>)
 8008774:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8008778:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800877c:	2b00      	cmp	r3, #0
 800877e:	d105      	bne.n	800878c <USB_HostInit+0x154>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	699b      	ldr	r3, [r3, #24]
 8008784:	f043 0210 	orr.w	r2, r3, #16
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	699a      	ldr	r2, [r3, #24]
 8008790:	4b0a      	ldr	r3, [pc, #40]	@ (80087bc <USB_HostInit+0x184>)
 8008792:	4313      	orrs	r3, r2
 8008794:	687a      	ldr	r2, [r7, #4]
 8008796:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8008798:	7dfb      	ldrb	r3, [r7, #23]
}
 800879a:	4618      	mov	r0, r3
 800879c:	3718      	adds	r7, #24
 800879e:	46bd      	mov	sp, r7
 80087a0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80087a4:	b004      	add	sp, #16
 80087a6:	4770      	bx	lr
 80087a8:	40040000 	.word	0x40040000
 80087ac:	01000200 	.word	0x01000200
 80087b0:	00e00300 	.word	0x00e00300
 80087b4:	00600080 	.word	0x00600080
 80087b8:	004000e0 	.word	0x004000e0
 80087bc:	a3200008 	.word	0xa3200008

080087c0 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 80087c0:	b480      	push	{r7}
 80087c2:	b085      	sub	sp, #20
 80087c4:	af00      	add	r7, sp, #0
 80087c6:	6078      	str	r0, [r7, #4]
 80087c8:	460b      	mov	r3, r1
 80087ca:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	68fa      	ldr	r2, [r7, #12]
 80087da:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80087de:	f023 0303 	bic.w	r3, r3, #3
 80087e2:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80087ea:	681a      	ldr	r2, [r3, #0]
 80087ec:	78fb      	ldrb	r3, [r7, #3]
 80087ee:	f003 0303 	and.w	r3, r3, #3
 80087f2:	68f9      	ldr	r1, [r7, #12]
 80087f4:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 80087f8:	4313      	orrs	r3, r2
 80087fa:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 80087fc:	78fb      	ldrb	r3, [r7, #3]
 80087fe:	2b01      	cmp	r3, #1
 8008800:	d107      	bne.n	8008812 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008808:	461a      	mov	r2, r3
 800880a:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 800880e:	6053      	str	r3, [r2, #4]
 8008810:	e00c      	b.n	800882c <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 8008812:	78fb      	ldrb	r3, [r7, #3]
 8008814:	2b02      	cmp	r3, #2
 8008816:	d107      	bne.n	8008828 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800881e:	461a      	mov	r2, r3
 8008820:	f241 7370 	movw	r3, #6000	@ 0x1770
 8008824:	6053      	str	r3, [r2, #4]
 8008826:	e001      	b.n	800882c <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 8008828:	2301      	movs	r3, #1
 800882a:	e000      	b.n	800882e <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 800882c:	2300      	movs	r3, #0
}
 800882e:	4618      	mov	r0, r3
 8008830:	3714      	adds	r7, #20
 8008832:	46bd      	mov	sp, r7
 8008834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008838:	4770      	bx	lr

0800883a <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 800883a:	b580      	push	{r7, lr}
 800883c:	b084      	sub	sp, #16
 800883e:	af00      	add	r7, sp, #0
 8008840:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8008846:	2300      	movs	r3, #0
 8008848:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8008854:	68bb      	ldr	r3, [r7, #8]
 8008856:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800885a:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 800885c:	68bb      	ldr	r3, [r7, #8]
 800885e:	68fa      	ldr	r2, [r7, #12]
 8008860:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8008864:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008868:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 800886a:	2064      	movs	r0, #100	@ 0x64
 800886c:	f7f9 fae4 	bl	8001e38 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8008870:	68bb      	ldr	r3, [r7, #8]
 8008872:	68fa      	ldr	r2, [r7, #12]
 8008874:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8008878:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800887c:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 800887e:	200a      	movs	r0, #10
 8008880:	f7f9 fada 	bl	8001e38 <HAL_Delay>

  return HAL_OK;
 8008884:	2300      	movs	r3, #0
}
 8008886:	4618      	mov	r0, r3
 8008888:	3710      	adds	r7, #16
 800888a:	46bd      	mov	sp, r7
 800888c:	bd80      	pop	{r7, pc}

0800888e <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 800888e:	b480      	push	{r7}
 8008890:	b085      	sub	sp, #20
 8008892:	af00      	add	r7, sp, #0
 8008894:	6078      	str	r0, [r7, #4]
 8008896:	460b      	mov	r3, r1
 8008898:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800889e:	2300      	movs	r3, #0
 80088a0:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80088a2:	68fb      	ldr	r3, [r7, #12]
 80088a4:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80088ac:	68bb      	ldr	r3, [r7, #8]
 80088ae:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 80088b2:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 80088b4:	68bb      	ldr	r3, [r7, #8]
 80088b6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d109      	bne.n	80088d2 <USB_DriveVbus+0x44>
 80088be:	78fb      	ldrb	r3, [r7, #3]
 80088c0:	2b01      	cmp	r3, #1
 80088c2:	d106      	bne.n	80088d2 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 80088c4:	68bb      	ldr	r3, [r7, #8]
 80088c6:	68fa      	ldr	r2, [r7, #12]
 80088c8:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80088cc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80088d0:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 80088d2:	68bb      	ldr	r3, [r7, #8]
 80088d4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80088d8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80088dc:	d109      	bne.n	80088f2 <USB_DriveVbus+0x64>
 80088de:	78fb      	ldrb	r3, [r7, #3]
 80088e0:	2b00      	cmp	r3, #0
 80088e2:	d106      	bne.n	80088f2 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 80088e4:	68bb      	ldr	r3, [r7, #8]
 80088e6:	68fa      	ldr	r2, [r7, #12]
 80088e8:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80088ec:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80088f0:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 80088f2:	2300      	movs	r3, #0
}
 80088f4:	4618      	mov	r0, r3
 80088f6:	3714      	adds	r7, #20
 80088f8:	46bd      	mov	sp, r7
 80088fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088fe:	4770      	bx	lr

08008900 <USB_GetHostSpeed>:
  *            @arg HCD_DEVICE_SPEED_HIGH: High speed mode
  *            @arg HCD_DEVICE_SPEED_FULL: Full speed mode
  *            @arg HCD_DEVICE_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 8008900:	b480      	push	{r7}
 8008902:	b085      	sub	sp, #20
 8008904:	af00      	add	r7, sp, #0
 8008906:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800890c:	2300      	movs	r3, #0
 800890e:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 800891a:	68bb      	ldr	r3, [r7, #8]
 800891c:	0c5b      	lsrs	r3, r3, #17
 800891e:	f003 0303 	and.w	r3, r3, #3
}
 8008922:	4618      	mov	r0, r3
 8008924:	3714      	adds	r7, #20
 8008926:	46bd      	mov	sp, r7
 8008928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800892c:	4770      	bx	lr

0800892e <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 800892e:	b480      	push	{r7}
 8008930:	b085      	sub	sp, #20
 8008932:	af00      	add	r7, sp, #0
 8008934:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 800893a:	68fb      	ldr	r3, [r7, #12]
 800893c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008940:	689b      	ldr	r3, [r3, #8]
 8008942:	b29b      	uxth	r3, r3
}
 8008944:	4618      	mov	r0, r3
 8008946:	3714      	adds	r7, #20
 8008948:	46bd      	mov	sp, r7
 800894a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800894e:	4770      	bx	lr

08008950 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8008950:	b580      	push	{r7, lr}
 8008952:	b088      	sub	sp, #32
 8008954:	af00      	add	r7, sp, #0
 8008956:	6078      	str	r0, [r7, #4]
 8008958:	4608      	mov	r0, r1
 800895a:	4611      	mov	r1, r2
 800895c:	461a      	mov	r2, r3
 800895e:	4603      	mov	r3, r0
 8008960:	70fb      	strb	r3, [r7, #3]
 8008962:	460b      	mov	r3, r1
 8008964:	70bb      	strb	r3, [r7, #2]
 8008966:	4613      	mov	r3, r2
 8008968:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 800896a:	2300      	movs	r3, #0
 800896c:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 8008972:	78fb      	ldrb	r3, [r7, #3]
 8008974:	015a      	lsls	r2, r3, #5
 8008976:	693b      	ldr	r3, [r7, #16]
 8008978:	4413      	add	r3, r2
 800897a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800897e:	461a      	mov	r2, r3
 8008980:	f04f 33ff 	mov.w	r3, #4294967295
 8008984:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8008986:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800898a:	2b03      	cmp	r3, #3
 800898c:	d87c      	bhi.n	8008a88 <USB_HC_Init+0x138>
 800898e:	a201      	add	r2, pc, #4	@ (adr r2, 8008994 <USB_HC_Init+0x44>)
 8008990:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008994:	080089a5 	.word	0x080089a5
 8008998:	08008a4b 	.word	0x08008a4b
 800899c:	080089a5 	.word	0x080089a5
 80089a0:	08008a0d 	.word	0x08008a0d
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80089a4:	78fb      	ldrb	r3, [r7, #3]
 80089a6:	015a      	lsls	r2, r3, #5
 80089a8:	693b      	ldr	r3, [r7, #16]
 80089aa:	4413      	add	r3, r2
 80089ac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80089b0:	461a      	mov	r2, r3
 80089b2:	f240 439d 	movw	r3, #1181	@ 0x49d
 80089b6:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 80089b8:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80089bc:	2b00      	cmp	r3, #0
 80089be:	da10      	bge.n	80089e2 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 80089c0:	78fb      	ldrb	r3, [r7, #3]
 80089c2:	015a      	lsls	r2, r3, #5
 80089c4:	693b      	ldr	r3, [r7, #16]
 80089c6:	4413      	add	r3, r2
 80089c8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80089cc:	68db      	ldr	r3, [r3, #12]
 80089ce:	78fa      	ldrb	r2, [r7, #3]
 80089d0:	0151      	lsls	r1, r2, #5
 80089d2:	693a      	ldr	r2, [r7, #16]
 80089d4:	440a      	add	r2, r1
 80089d6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80089da:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80089de:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 80089e0:	e055      	b.n	8008a8e <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	4a6f      	ldr	r2, [pc, #444]	@ (8008ba4 <USB_HC_Init+0x254>)
 80089e6:	4293      	cmp	r3, r2
 80089e8:	d151      	bne.n	8008a8e <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 80089ea:	78fb      	ldrb	r3, [r7, #3]
 80089ec:	015a      	lsls	r2, r3, #5
 80089ee:	693b      	ldr	r3, [r7, #16]
 80089f0:	4413      	add	r3, r2
 80089f2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80089f6:	68db      	ldr	r3, [r3, #12]
 80089f8:	78fa      	ldrb	r2, [r7, #3]
 80089fa:	0151      	lsls	r1, r2, #5
 80089fc:	693a      	ldr	r2, [r7, #16]
 80089fe:	440a      	add	r2, r1
 8008a00:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008a04:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8008a08:	60d3      	str	r3, [r2, #12]
      break;
 8008a0a:	e040      	b.n	8008a8e <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8008a0c:	78fb      	ldrb	r3, [r7, #3]
 8008a0e:	015a      	lsls	r2, r3, #5
 8008a10:	693b      	ldr	r3, [r7, #16]
 8008a12:	4413      	add	r3, r2
 8008a14:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008a18:	461a      	mov	r2, r3
 8008a1a:	f240 639d 	movw	r3, #1693	@ 0x69d
 8008a1e:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8008a20:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	da34      	bge.n	8008a92 <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8008a28:	78fb      	ldrb	r3, [r7, #3]
 8008a2a:	015a      	lsls	r2, r3, #5
 8008a2c:	693b      	ldr	r3, [r7, #16]
 8008a2e:	4413      	add	r3, r2
 8008a30:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008a34:	68db      	ldr	r3, [r3, #12]
 8008a36:	78fa      	ldrb	r2, [r7, #3]
 8008a38:	0151      	lsls	r1, r2, #5
 8008a3a:	693a      	ldr	r2, [r7, #16]
 8008a3c:	440a      	add	r2, r1
 8008a3e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008a42:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008a46:	60d3      	str	r3, [r2, #12]
      }

      break;
 8008a48:	e023      	b.n	8008a92 <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8008a4a:	78fb      	ldrb	r3, [r7, #3]
 8008a4c:	015a      	lsls	r2, r3, #5
 8008a4e:	693b      	ldr	r3, [r7, #16]
 8008a50:	4413      	add	r3, r2
 8008a52:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008a56:	461a      	mov	r2, r3
 8008a58:	f240 2325 	movw	r3, #549	@ 0x225
 8008a5c:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8008a5e:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	da17      	bge.n	8008a96 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8008a66:	78fb      	ldrb	r3, [r7, #3]
 8008a68:	015a      	lsls	r2, r3, #5
 8008a6a:	693b      	ldr	r3, [r7, #16]
 8008a6c:	4413      	add	r3, r2
 8008a6e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008a72:	68db      	ldr	r3, [r3, #12]
 8008a74:	78fa      	ldrb	r2, [r7, #3]
 8008a76:	0151      	lsls	r1, r2, #5
 8008a78:	693a      	ldr	r2, [r7, #16]
 8008a7a:	440a      	add	r2, r1
 8008a7c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008a80:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 8008a84:	60d3      	str	r3, [r2, #12]
      }
      break;
 8008a86:	e006      	b.n	8008a96 <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 8008a88:	2301      	movs	r3, #1
 8008a8a:	77fb      	strb	r3, [r7, #31]
      break;
 8008a8c:	e004      	b.n	8008a98 <USB_HC_Init+0x148>
      break;
 8008a8e:	bf00      	nop
 8008a90:	e002      	b.n	8008a98 <USB_HC_Init+0x148>
      break;
 8008a92:	bf00      	nop
 8008a94:	e000      	b.n	8008a98 <USB_HC_Init+0x148>
      break;
 8008a96:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8008a98:	78fb      	ldrb	r3, [r7, #3]
 8008a9a:	015a      	lsls	r2, r3, #5
 8008a9c:	693b      	ldr	r3, [r7, #16]
 8008a9e:	4413      	add	r3, r2
 8008aa0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008aa4:	461a      	mov	r2, r3
 8008aa6:	2300      	movs	r3, #0
 8008aa8:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8008aaa:	78fb      	ldrb	r3, [r7, #3]
 8008aac:	015a      	lsls	r2, r3, #5
 8008aae:	693b      	ldr	r3, [r7, #16]
 8008ab0:	4413      	add	r3, r2
 8008ab2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008ab6:	68db      	ldr	r3, [r3, #12]
 8008ab8:	78fa      	ldrb	r2, [r7, #3]
 8008aba:	0151      	lsls	r1, r2, #5
 8008abc:	693a      	ldr	r2, [r7, #16]
 8008abe:	440a      	add	r2, r1
 8008ac0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008ac4:	f043 0302 	orr.w	r3, r3, #2
 8008ac8:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8008aca:	693b      	ldr	r3, [r7, #16]
 8008acc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008ad0:	699a      	ldr	r2, [r3, #24]
 8008ad2:	78fb      	ldrb	r3, [r7, #3]
 8008ad4:	f003 030f 	and.w	r3, r3, #15
 8008ad8:	2101      	movs	r1, #1
 8008ada:	fa01 f303 	lsl.w	r3, r1, r3
 8008ade:	6939      	ldr	r1, [r7, #16]
 8008ae0:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8008ae4:	4313      	orrs	r3, r2
 8008ae6:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	699b      	ldr	r3, [r3, #24]
 8008aec:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8008af4:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8008af8:	2b00      	cmp	r3, #0
 8008afa:	da03      	bge.n	8008b04 <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8008afc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008b00:	61bb      	str	r3, [r7, #24]
 8008b02:	e001      	b.n	8008b08 <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 8008b04:	2300      	movs	r3, #0
 8008b06:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8008b08:	6878      	ldr	r0, [r7, #4]
 8008b0a:	f7ff fef9 	bl	8008900 <USB_GetHostSpeed>
 8008b0e:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8008b10:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8008b14:	2b02      	cmp	r3, #2
 8008b16:	d106      	bne.n	8008b26 <USB_HC_Init+0x1d6>
 8008b18:	68fb      	ldr	r3, [r7, #12]
 8008b1a:	2b02      	cmp	r3, #2
 8008b1c:	d003      	beq.n	8008b26 <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8008b1e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8008b22:	617b      	str	r3, [r7, #20]
 8008b24:	e001      	b.n	8008b2a <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8008b26:	2300      	movs	r3, #0
 8008b28:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8008b2a:	787b      	ldrb	r3, [r7, #1]
 8008b2c:	059b      	lsls	r3, r3, #22
 8008b2e:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8008b32:	78bb      	ldrb	r3, [r7, #2]
 8008b34:	02db      	lsls	r3, r3, #11
 8008b36:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8008b3a:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8008b3c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8008b40:	049b      	lsls	r3, r3, #18
 8008b42:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8008b46:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 8008b48:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8008b4a:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8008b4e:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8008b50:	69bb      	ldr	r3, [r7, #24]
 8008b52:	431a      	orrs	r2, r3
 8008b54:	697b      	ldr	r3, [r7, #20]
 8008b56:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8008b58:	78fa      	ldrb	r2, [r7, #3]
 8008b5a:	0151      	lsls	r1, r2, #5
 8008b5c:	693a      	ldr	r2, [r7, #16]
 8008b5e:	440a      	add	r2, r1
 8008b60:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8008b64:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8008b68:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 8008b6a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8008b6e:	2b03      	cmp	r3, #3
 8008b70:	d003      	beq.n	8008b7a <USB_HC_Init+0x22a>
 8008b72:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8008b76:	2b01      	cmp	r3, #1
 8008b78:	d10f      	bne.n	8008b9a <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8008b7a:	78fb      	ldrb	r3, [r7, #3]
 8008b7c:	015a      	lsls	r2, r3, #5
 8008b7e:	693b      	ldr	r3, [r7, #16]
 8008b80:	4413      	add	r3, r2
 8008b82:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	78fa      	ldrb	r2, [r7, #3]
 8008b8a:	0151      	lsls	r1, r2, #5
 8008b8c:	693a      	ldr	r2, [r7, #16]
 8008b8e:	440a      	add	r2, r1
 8008b90:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008b94:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008b98:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8008b9a:	7ffb      	ldrb	r3, [r7, #31]
}
 8008b9c:	4618      	mov	r0, r3
 8008b9e:	3720      	adds	r7, #32
 8008ba0:	46bd      	mov	sp, r7
 8008ba2:	bd80      	pop	{r7, pc}
 8008ba4:	40040000 	.word	0x40040000

08008ba8 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8008ba8:	b580      	push	{r7, lr}
 8008baa:	b08c      	sub	sp, #48	@ 0x30
 8008bac:	af02      	add	r7, sp, #8
 8008bae:	60f8      	str	r0, [r7, #12]
 8008bb0:	60b9      	str	r1, [r7, #8]
 8008bb2:	4613      	mov	r3, r2
 8008bb4:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8008bba:	68bb      	ldr	r3, [r7, #8]
 8008bbc:	785b      	ldrb	r3, [r3, #1]
 8008bbe:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 8008bc0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8008bc4:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	4a5d      	ldr	r2, [pc, #372]	@ (8008d40 <USB_HC_StartXfer+0x198>)
 8008bca:	4293      	cmp	r3, r2
 8008bcc:	d12f      	bne.n	8008c2e <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 8008bce:	79fb      	ldrb	r3, [r7, #7]
 8008bd0:	2b01      	cmp	r3, #1
 8008bd2:	d11c      	bne.n	8008c0e <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 8008bd4:	68bb      	ldr	r3, [r7, #8]
 8008bd6:	7c9b      	ldrb	r3, [r3, #18]
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	d003      	beq.n	8008be4 <USB_HC_StartXfer+0x3c>
 8008bdc:	68bb      	ldr	r3, [r7, #8]
 8008bde:	7c9b      	ldrb	r3, [r3, #18]
 8008be0:	2b02      	cmp	r3, #2
 8008be2:	d124      	bne.n	8008c2e <USB_HC_StartXfer+0x86>
 8008be4:	68bb      	ldr	r3, [r7, #8]
 8008be6:	799b      	ldrb	r3, [r3, #6]
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	d120      	bne.n	8008c2e <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8008bec:	69fb      	ldr	r3, [r7, #28]
 8008bee:	015a      	lsls	r2, r3, #5
 8008bf0:	6a3b      	ldr	r3, [r7, #32]
 8008bf2:	4413      	add	r3, r2
 8008bf4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008bf8:	68db      	ldr	r3, [r3, #12]
 8008bfa:	69fa      	ldr	r2, [r7, #28]
 8008bfc:	0151      	lsls	r1, r2, #5
 8008bfe:	6a3a      	ldr	r2, [r7, #32]
 8008c00:	440a      	add	r2, r1
 8008c02:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008c06:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008c0a:	60d3      	str	r3, [r2, #12]
 8008c0c:	e00f      	b.n	8008c2e <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 8008c0e:	68bb      	ldr	r3, [r7, #8]
 8008c10:	791b      	ldrb	r3, [r3, #4]
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	d10b      	bne.n	8008c2e <USB_HC_StartXfer+0x86>
 8008c16:	68bb      	ldr	r3, [r7, #8]
 8008c18:	795b      	ldrb	r3, [r3, #5]
 8008c1a:	2b01      	cmp	r3, #1
 8008c1c:	d107      	bne.n	8008c2e <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 8008c1e:	68bb      	ldr	r3, [r7, #8]
 8008c20:	785b      	ldrb	r3, [r3, #1]
 8008c22:	4619      	mov	r1, r3
 8008c24:	68f8      	ldr	r0, [r7, #12]
 8008c26:	f000 fb6b 	bl	8009300 <USB_DoPing>
        return HAL_OK;
 8008c2a:	2300      	movs	r3, #0
 8008c2c:	e232      	b.n	8009094 <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 8008c2e:	68bb      	ldr	r3, [r7, #8]
 8008c30:	799b      	ldrb	r3, [r3, #6]
 8008c32:	2b01      	cmp	r3, #1
 8008c34:	d158      	bne.n	8008ce8 <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 8008c36:	2301      	movs	r3, #1
 8008c38:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 8008c3a:	68bb      	ldr	r3, [r7, #8]
 8008c3c:	78db      	ldrb	r3, [r3, #3]
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	d007      	beq.n	8008c52 <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8008c42:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008c44:	68ba      	ldr	r2, [r7, #8]
 8008c46:	8a92      	ldrh	r2, [r2, #20]
 8008c48:	fb03 f202 	mul.w	r2, r3, r2
 8008c4c:	68bb      	ldr	r3, [r7, #8]
 8008c4e:	61da      	str	r2, [r3, #28]
 8008c50:	e07c      	b.n	8008d4c <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 8008c52:	68bb      	ldr	r3, [r7, #8]
 8008c54:	7c9b      	ldrb	r3, [r3, #18]
 8008c56:	2b01      	cmp	r3, #1
 8008c58:	d130      	bne.n	8008cbc <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 8008c5a:	68bb      	ldr	r3, [r7, #8]
 8008c5c:	6a1b      	ldr	r3, [r3, #32]
 8008c5e:	2bbc      	cmp	r3, #188	@ 0xbc
 8008c60:	d918      	bls.n	8008c94 <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 8008c62:	68bb      	ldr	r3, [r7, #8]
 8008c64:	8a9b      	ldrh	r3, [r3, #20]
 8008c66:	461a      	mov	r2, r3
 8008c68:	68bb      	ldr	r3, [r7, #8]
 8008c6a:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 8008c6c:	68bb      	ldr	r3, [r7, #8]
 8008c6e:	69da      	ldr	r2, [r3, #28]
 8008c70:	68bb      	ldr	r3, [r7, #8]
 8008c72:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 8008c74:	68bb      	ldr	r3, [r7, #8]
 8008c76:	68db      	ldr	r3, [r3, #12]
 8008c78:	2b01      	cmp	r3, #1
 8008c7a:	d003      	beq.n	8008c84 <USB_HC_StartXfer+0xdc>
 8008c7c:	68bb      	ldr	r3, [r7, #8]
 8008c7e:	68db      	ldr	r3, [r3, #12]
 8008c80:	2b02      	cmp	r3, #2
 8008c82:	d103      	bne.n	8008c8c <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 8008c84:	68bb      	ldr	r3, [r7, #8]
 8008c86:	2202      	movs	r2, #2
 8008c88:	60da      	str	r2, [r3, #12]
 8008c8a:	e05f      	b.n	8008d4c <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 8008c8c:	68bb      	ldr	r3, [r7, #8]
 8008c8e:	2201      	movs	r2, #1
 8008c90:	60da      	str	r2, [r3, #12]
 8008c92:	e05b      	b.n	8008d4c <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8008c94:	68bb      	ldr	r3, [r7, #8]
 8008c96:	6a1a      	ldr	r2, [r3, #32]
 8008c98:	68bb      	ldr	r3, [r7, #8]
 8008c9a:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 8008c9c:	68bb      	ldr	r3, [r7, #8]
 8008c9e:	68db      	ldr	r3, [r3, #12]
 8008ca0:	2b01      	cmp	r3, #1
 8008ca2:	d007      	beq.n	8008cb4 <USB_HC_StartXfer+0x10c>
 8008ca4:	68bb      	ldr	r3, [r7, #8]
 8008ca6:	68db      	ldr	r3, [r3, #12]
 8008ca8:	2b02      	cmp	r3, #2
 8008caa:	d003      	beq.n	8008cb4 <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 8008cac:	68bb      	ldr	r3, [r7, #8]
 8008cae:	2204      	movs	r2, #4
 8008cb0:	60da      	str	r2, [r3, #12]
 8008cb2:	e04b      	b.n	8008d4c <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 8008cb4:	68bb      	ldr	r3, [r7, #8]
 8008cb6:	2203      	movs	r2, #3
 8008cb8:	60da      	str	r2, [r3, #12]
 8008cba:	e047      	b.n	8008d4c <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 8008cbc:	79fb      	ldrb	r3, [r7, #7]
 8008cbe:	2b01      	cmp	r3, #1
 8008cc0:	d10d      	bne.n	8008cde <USB_HC_StartXfer+0x136>
 8008cc2:	68bb      	ldr	r3, [r7, #8]
 8008cc4:	6a1b      	ldr	r3, [r3, #32]
 8008cc6:	68ba      	ldr	r2, [r7, #8]
 8008cc8:	8a92      	ldrh	r2, [r2, #20]
 8008cca:	4293      	cmp	r3, r2
 8008ccc:	d907      	bls.n	8008cde <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8008cce:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008cd0:	68ba      	ldr	r2, [r7, #8]
 8008cd2:	8a92      	ldrh	r2, [r2, #20]
 8008cd4:	fb03 f202 	mul.w	r2, r3, r2
 8008cd8:	68bb      	ldr	r3, [r7, #8]
 8008cda:	61da      	str	r2, [r3, #28]
 8008cdc:	e036      	b.n	8008d4c <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8008cde:	68bb      	ldr	r3, [r7, #8]
 8008ce0:	6a1a      	ldr	r2, [r3, #32]
 8008ce2:	68bb      	ldr	r3, [r7, #8]
 8008ce4:	61da      	str	r2, [r3, #28]
 8008ce6:	e031      	b.n	8008d4c <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 8008ce8:	68bb      	ldr	r3, [r7, #8]
 8008cea:	6a1b      	ldr	r3, [r3, #32]
 8008cec:	2b00      	cmp	r3, #0
 8008cee:	d018      	beq.n	8008d22 <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8008cf0:	68bb      	ldr	r3, [r7, #8]
 8008cf2:	6a1b      	ldr	r3, [r3, #32]
 8008cf4:	68ba      	ldr	r2, [r7, #8]
 8008cf6:	8a92      	ldrh	r2, [r2, #20]
 8008cf8:	4413      	add	r3, r2
 8008cfa:	3b01      	subs	r3, #1
 8008cfc:	68ba      	ldr	r2, [r7, #8]
 8008cfe:	8a92      	ldrh	r2, [r2, #20]
 8008d00:	fbb3 f3f2 	udiv	r3, r3, r2
 8008d04:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 8008d06:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8008d08:	8b7b      	ldrh	r3, [r7, #26]
 8008d0a:	429a      	cmp	r2, r3
 8008d0c:	d90b      	bls.n	8008d26 <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 8008d0e:	8b7b      	ldrh	r3, [r7, #26]
 8008d10:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8008d12:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008d14:	68ba      	ldr	r2, [r7, #8]
 8008d16:	8a92      	ldrh	r2, [r2, #20]
 8008d18:	fb03 f202 	mul.w	r2, r3, r2
 8008d1c:	68bb      	ldr	r3, [r7, #8]
 8008d1e:	61da      	str	r2, [r3, #28]
 8008d20:	e001      	b.n	8008d26 <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 8008d22:	2301      	movs	r3, #1
 8008d24:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 8008d26:	68bb      	ldr	r3, [r7, #8]
 8008d28:	78db      	ldrb	r3, [r3, #3]
 8008d2a:	2b00      	cmp	r3, #0
 8008d2c:	d00a      	beq.n	8008d44 <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8008d2e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008d30:	68ba      	ldr	r2, [r7, #8]
 8008d32:	8a92      	ldrh	r2, [r2, #20]
 8008d34:	fb03 f202 	mul.w	r2, r3, r2
 8008d38:	68bb      	ldr	r3, [r7, #8]
 8008d3a:	61da      	str	r2, [r3, #28]
 8008d3c:	e006      	b.n	8008d4c <USB_HC_StartXfer+0x1a4>
 8008d3e:	bf00      	nop
 8008d40:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 8008d44:	68bb      	ldr	r3, [r7, #8]
 8008d46:	6a1a      	ldr	r2, [r3, #32]
 8008d48:	68bb      	ldr	r3, [r7, #8]
 8008d4a:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8008d4c:	68bb      	ldr	r3, [r7, #8]
 8008d4e:	69db      	ldr	r3, [r3, #28]
 8008d50:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8008d54:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008d56:	04d9      	lsls	r1, r3, #19
 8008d58:	4ba3      	ldr	r3, [pc, #652]	@ (8008fe8 <USB_HC_StartXfer+0x440>)
 8008d5a:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8008d5c:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8008d5e:	68bb      	ldr	r3, [r7, #8]
 8008d60:	7d9b      	ldrb	r3, [r3, #22]
 8008d62:	075b      	lsls	r3, r3, #29
 8008d64:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8008d68:	69f9      	ldr	r1, [r7, #28]
 8008d6a:	0148      	lsls	r0, r1, #5
 8008d6c:	6a39      	ldr	r1, [r7, #32]
 8008d6e:	4401      	add	r1, r0
 8008d70:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8008d74:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8008d76:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8008d78:	79fb      	ldrb	r3, [r7, #7]
 8008d7a:	2b00      	cmp	r3, #0
 8008d7c:	d009      	beq.n	8008d92 <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8008d7e:	68bb      	ldr	r3, [r7, #8]
 8008d80:	6999      	ldr	r1, [r3, #24]
 8008d82:	69fb      	ldr	r3, [r7, #28]
 8008d84:	015a      	lsls	r2, r3, #5
 8008d86:	6a3b      	ldr	r3, [r7, #32]
 8008d88:	4413      	add	r3, r2
 8008d8a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008d8e:	460a      	mov	r2, r1
 8008d90:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8008d92:	6a3b      	ldr	r3, [r7, #32]
 8008d94:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008d98:	689b      	ldr	r3, [r3, #8]
 8008d9a:	f003 0301 	and.w	r3, r3, #1
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	bf0c      	ite	eq
 8008da2:	2301      	moveq	r3, #1
 8008da4:	2300      	movne	r3, #0
 8008da6:	b2db      	uxtb	r3, r3
 8008da8:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8008daa:	69fb      	ldr	r3, [r7, #28]
 8008dac:	015a      	lsls	r2, r3, #5
 8008dae:	6a3b      	ldr	r3, [r7, #32]
 8008db0:	4413      	add	r3, r2
 8008db2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	69fa      	ldr	r2, [r7, #28]
 8008dba:	0151      	lsls	r1, r2, #5
 8008dbc:	6a3a      	ldr	r2, [r7, #32]
 8008dbe:	440a      	add	r2, r1
 8008dc0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008dc4:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8008dc8:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8008dca:	69fb      	ldr	r3, [r7, #28]
 8008dcc:	015a      	lsls	r2, r3, #5
 8008dce:	6a3b      	ldr	r3, [r7, #32]
 8008dd0:	4413      	add	r3, r2
 8008dd2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008dd6:	681a      	ldr	r2, [r3, #0]
 8008dd8:	7e7b      	ldrb	r3, [r7, #25]
 8008dda:	075b      	lsls	r3, r3, #29
 8008ddc:	69f9      	ldr	r1, [r7, #28]
 8008dde:	0148      	lsls	r0, r1, #5
 8008de0:	6a39      	ldr	r1, [r7, #32]
 8008de2:	4401      	add	r1, r0
 8008de4:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 8008de8:	4313      	orrs	r3, r2
 8008dea:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 8008dec:	68bb      	ldr	r3, [r7, #8]
 8008dee:	799b      	ldrb	r3, [r3, #6]
 8008df0:	2b01      	cmp	r3, #1
 8008df2:	f040 80c3 	bne.w	8008f7c <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8008df6:	68bb      	ldr	r3, [r7, #8]
 8008df8:	7c5b      	ldrb	r3, [r3, #17]
 8008dfa:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8008dfc:	68ba      	ldr	r2, [r7, #8]
 8008dfe:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8008e00:	4313      	orrs	r3, r2
 8008e02:	69fa      	ldr	r2, [r7, #28]
 8008e04:	0151      	lsls	r1, r2, #5
 8008e06:	6a3a      	ldr	r2, [r7, #32]
 8008e08:	440a      	add	r2, r1
 8008e0a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8008e0e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8008e12:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 8008e14:	69fb      	ldr	r3, [r7, #28]
 8008e16:	015a      	lsls	r2, r3, #5
 8008e18:	6a3b      	ldr	r3, [r7, #32]
 8008e1a:	4413      	add	r3, r2
 8008e1c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008e20:	68db      	ldr	r3, [r3, #12]
 8008e22:	69fa      	ldr	r2, [r7, #28]
 8008e24:	0151      	lsls	r1, r2, #5
 8008e26:	6a3a      	ldr	r2, [r7, #32]
 8008e28:	440a      	add	r2, r1
 8008e2a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008e2e:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8008e32:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 8008e34:	68bb      	ldr	r3, [r7, #8]
 8008e36:	79db      	ldrb	r3, [r3, #7]
 8008e38:	2b01      	cmp	r3, #1
 8008e3a:	d123      	bne.n	8008e84 <USB_HC_StartXfer+0x2dc>
 8008e3c:	68bb      	ldr	r3, [r7, #8]
 8008e3e:	78db      	ldrb	r3, [r3, #3]
 8008e40:	2b00      	cmp	r3, #0
 8008e42:	d11f      	bne.n	8008e84 <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8008e44:	69fb      	ldr	r3, [r7, #28]
 8008e46:	015a      	lsls	r2, r3, #5
 8008e48:	6a3b      	ldr	r3, [r7, #32]
 8008e4a:	4413      	add	r3, r2
 8008e4c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008e50:	685b      	ldr	r3, [r3, #4]
 8008e52:	69fa      	ldr	r2, [r7, #28]
 8008e54:	0151      	lsls	r1, r2, #5
 8008e56:	6a3a      	ldr	r2, [r7, #32]
 8008e58:	440a      	add	r2, r1
 8008e5a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008e5e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008e62:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8008e64:	69fb      	ldr	r3, [r7, #28]
 8008e66:	015a      	lsls	r2, r3, #5
 8008e68:	6a3b      	ldr	r3, [r7, #32]
 8008e6a:	4413      	add	r3, r2
 8008e6c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008e70:	68db      	ldr	r3, [r3, #12]
 8008e72:	69fa      	ldr	r2, [r7, #28]
 8008e74:	0151      	lsls	r1, r2, #5
 8008e76:	6a3a      	ldr	r2, [r7, #32]
 8008e78:	440a      	add	r2, r1
 8008e7a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008e7e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008e82:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8008e84:	68bb      	ldr	r3, [r7, #8]
 8008e86:	7c9b      	ldrb	r3, [r3, #18]
 8008e88:	2b01      	cmp	r3, #1
 8008e8a:	d003      	beq.n	8008e94 <USB_HC_StartXfer+0x2ec>
 8008e8c:	68bb      	ldr	r3, [r7, #8]
 8008e8e:	7c9b      	ldrb	r3, [r3, #18]
 8008e90:	2b03      	cmp	r3, #3
 8008e92:	d117      	bne.n	8008ec4 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8008e94:	68bb      	ldr	r3, [r7, #8]
 8008e96:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8008e98:	2b01      	cmp	r3, #1
 8008e9a:	d113      	bne.n	8008ec4 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8008e9c:	68bb      	ldr	r3, [r7, #8]
 8008e9e:	78db      	ldrb	r3, [r3, #3]
 8008ea0:	2b01      	cmp	r3, #1
 8008ea2:	d10f      	bne.n	8008ec4 <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8008ea4:	69fb      	ldr	r3, [r7, #28]
 8008ea6:	015a      	lsls	r2, r3, #5
 8008ea8:	6a3b      	ldr	r3, [r7, #32]
 8008eaa:	4413      	add	r3, r2
 8008eac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008eb0:	685b      	ldr	r3, [r3, #4]
 8008eb2:	69fa      	ldr	r2, [r7, #28]
 8008eb4:	0151      	lsls	r1, r2, #5
 8008eb6:	6a3a      	ldr	r2, [r7, #32]
 8008eb8:	440a      	add	r2, r1
 8008eba:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008ebe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008ec2:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 8008ec4:	68bb      	ldr	r3, [r7, #8]
 8008ec6:	7c9b      	ldrb	r3, [r3, #18]
 8008ec8:	2b01      	cmp	r3, #1
 8008eca:	d162      	bne.n	8008f92 <USB_HC_StartXfer+0x3ea>
 8008ecc:	68bb      	ldr	r3, [r7, #8]
 8008ece:	78db      	ldrb	r3, [r3, #3]
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	d15e      	bne.n	8008f92 <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 8008ed4:	68bb      	ldr	r3, [r7, #8]
 8008ed6:	68db      	ldr	r3, [r3, #12]
 8008ed8:	3b01      	subs	r3, #1
 8008eda:	2b03      	cmp	r3, #3
 8008edc:	d858      	bhi.n	8008f90 <USB_HC_StartXfer+0x3e8>
 8008ede:	a201      	add	r2, pc, #4	@ (adr r2, 8008ee4 <USB_HC_StartXfer+0x33c>)
 8008ee0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ee4:	08008ef5 	.word	0x08008ef5
 8008ee8:	08008f17 	.word	0x08008f17
 8008eec:	08008f39 	.word	0x08008f39
 8008ef0:	08008f5b 	.word	0x08008f5b
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 8008ef4:	69fb      	ldr	r3, [r7, #28]
 8008ef6:	015a      	lsls	r2, r3, #5
 8008ef8:	6a3b      	ldr	r3, [r7, #32]
 8008efa:	4413      	add	r3, r2
 8008efc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008f00:	685b      	ldr	r3, [r3, #4]
 8008f02:	69fa      	ldr	r2, [r7, #28]
 8008f04:	0151      	lsls	r1, r2, #5
 8008f06:	6a3a      	ldr	r2, [r7, #32]
 8008f08:	440a      	add	r2, r1
 8008f0a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008f0e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008f12:	6053      	str	r3, [r2, #4]
          break;
 8008f14:	e03d      	b.n	8008f92 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 8008f16:	69fb      	ldr	r3, [r7, #28]
 8008f18:	015a      	lsls	r2, r3, #5
 8008f1a:	6a3b      	ldr	r3, [r7, #32]
 8008f1c:	4413      	add	r3, r2
 8008f1e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008f22:	685b      	ldr	r3, [r3, #4]
 8008f24:	69fa      	ldr	r2, [r7, #28]
 8008f26:	0151      	lsls	r1, r2, #5
 8008f28:	6a3a      	ldr	r2, [r7, #32]
 8008f2a:	440a      	add	r2, r1
 8008f2c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008f30:	f043 030e 	orr.w	r3, r3, #14
 8008f34:	6053      	str	r3, [r2, #4]
          break;
 8008f36:	e02c      	b.n	8008f92 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 8008f38:	69fb      	ldr	r3, [r7, #28]
 8008f3a:	015a      	lsls	r2, r3, #5
 8008f3c:	6a3b      	ldr	r3, [r7, #32]
 8008f3e:	4413      	add	r3, r2
 8008f40:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008f44:	685b      	ldr	r3, [r3, #4]
 8008f46:	69fa      	ldr	r2, [r7, #28]
 8008f48:	0151      	lsls	r1, r2, #5
 8008f4a:	6a3a      	ldr	r2, [r7, #32]
 8008f4c:	440a      	add	r2, r1
 8008f4e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008f52:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8008f56:	6053      	str	r3, [r2, #4]
          break;
 8008f58:	e01b      	b.n	8008f92 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 8008f5a:	69fb      	ldr	r3, [r7, #28]
 8008f5c:	015a      	lsls	r2, r3, #5
 8008f5e:	6a3b      	ldr	r3, [r7, #32]
 8008f60:	4413      	add	r3, r2
 8008f62:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008f66:	685b      	ldr	r3, [r3, #4]
 8008f68:	69fa      	ldr	r2, [r7, #28]
 8008f6a:	0151      	lsls	r1, r2, #5
 8008f6c:	6a3a      	ldr	r2, [r7, #32]
 8008f6e:	440a      	add	r2, r1
 8008f70:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008f74:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008f78:	6053      	str	r3, [r2, #4]
          break;
 8008f7a:	e00a      	b.n	8008f92 <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8008f7c:	69fb      	ldr	r3, [r7, #28]
 8008f7e:	015a      	lsls	r2, r3, #5
 8008f80:	6a3b      	ldr	r3, [r7, #32]
 8008f82:	4413      	add	r3, r2
 8008f84:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008f88:	461a      	mov	r2, r3
 8008f8a:	2300      	movs	r3, #0
 8008f8c:	6053      	str	r3, [r2, #4]
 8008f8e:	e000      	b.n	8008f92 <USB_HC_StartXfer+0x3ea>
          break;
 8008f90:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8008f92:	69fb      	ldr	r3, [r7, #28]
 8008f94:	015a      	lsls	r2, r3, #5
 8008f96:	6a3b      	ldr	r3, [r7, #32]
 8008f98:	4413      	add	r3, r2
 8008f9a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8008fa2:	693b      	ldr	r3, [r7, #16]
 8008fa4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008fa8:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8008faa:	68bb      	ldr	r3, [r7, #8]
 8008fac:	78db      	ldrb	r3, [r3, #3]
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	d004      	beq.n	8008fbc <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8008fb2:	693b      	ldr	r3, [r7, #16]
 8008fb4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008fb8:	613b      	str	r3, [r7, #16]
 8008fba:	e003      	b.n	8008fc4 <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8008fbc:	693b      	ldr	r3, [r7, #16]
 8008fbe:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008fc2:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008fc4:	693b      	ldr	r3, [r7, #16]
 8008fc6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008fca:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8008fcc:	69fb      	ldr	r3, [r7, #28]
 8008fce:	015a      	lsls	r2, r3, #5
 8008fd0:	6a3b      	ldr	r3, [r7, #32]
 8008fd2:	4413      	add	r3, r2
 8008fd4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008fd8:	461a      	mov	r2, r3
 8008fda:	693b      	ldr	r3, [r7, #16]
 8008fdc:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8008fde:	79fb      	ldrb	r3, [r7, #7]
 8008fe0:	2b00      	cmp	r3, #0
 8008fe2:	d003      	beq.n	8008fec <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 8008fe4:	2300      	movs	r3, #0
 8008fe6:	e055      	b.n	8009094 <USB_HC_StartXfer+0x4ec>
 8008fe8:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 8008fec:	68bb      	ldr	r3, [r7, #8]
 8008fee:	78db      	ldrb	r3, [r3, #3]
 8008ff0:	2b00      	cmp	r3, #0
 8008ff2:	d14e      	bne.n	8009092 <USB_HC_StartXfer+0x4ea>
 8008ff4:	68bb      	ldr	r3, [r7, #8]
 8008ff6:	6a1b      	ldr	r3, [r3, #32]
 8008ff8:	2b00      	cmp	r3, #0
 8008ffa:	d04a      	beq.n	8009092 <USB_HC_StartXfer+0x4ea>
 8008ffc:	68bb      	ldr	r3, [r7, #8]
 8008ffe:	79db      	ldrb	r3, [r3, #7]
 8009000:	2b00      	cmp	r3, #0
 8009002:	d146      	bne.n	8009092 <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 8009004:	68bb      	ldr	r3, [r7, #8]
 8009006:	7c9b      	ldrb	r3, [r3, #18]
 8009008:	2b03      	cmp	r3, #3
 800900a:	d831      	bhi.n	8009070 <USB_HC_StartXfer+0x4c8>
 800900c:	a201      	add	r2, pc, #4	@ (adr r2, 8009014 <USB_HC_StartXfer+0x46c>)
 800900e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009012:	bf00      	nop
 8009014:	08009025 	.word	0x08009025
 8009018:	08009049 	.word	0x08009049
 800901c:	08009025 	.word	0x08009025
 8009020:	08009049 	.word	0x08009049
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8009024:	68bb      	ldr	r3, [r7, #8]
 8009026:	6a1b      	ldr	r3, [r3, #32]
 8009028:	3303      	adds	r3, #3
 800902a:	089b      	lsrs	r3, r3, #2
 800902c:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800902e:	8afa      	ldrh	r2, [r7, #22]
 8009030:	68fb      	ldr	r3, [r7, #12]
 8009032:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009034:	b29b      	uxth	r3, r3
 8009036:	429a      	cmp	r2, r3
 8009038:	d91c      	bls.n	8009074 <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800903a:	68fb      	ldr	r3, [r7, #12]
 800903c:	699b      	ldr	r3, [r3, #24]
 800903e:	f043 0220 	orr.w	r2, r3, #32
 8009042:	68fb      	ldr	r3, [r7, #12]
 8009044:	619a      	str	r2, [r3, #24]
        }
        break;
 8009046:	e015      	b.n	8009074 <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8009048:	68bb      	ldr	r3, [r7, #8]
 800904a:	6a1b      	ldr	r3, [r3, #32]
 800904c:	3303      	adds	r3, #3
 800904e:	089b      	lsrs	r3, r3, #2
 8009050:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8009052:	8afa      	ldrh	r2, [r7, #22]
 8009054:	6a3b      	ldr	r3, [r7, #32]
 8009056:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800905a:	691b      	ldr	r3, [r3, #16]
 800905c:	b29b      	uxth	r3, r3
 800905e:	429a      	cmp	r2, r3
 8009060:	d90a      	bls.n	8009078 <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8009062:	68fb      	ldr	r3, [r7, #12]
 8009064:	699b      	ldr	r3, [r3, #24]
 8009066:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	619a      	str	r2, [r3, #24]
        }
        break;
 800906e:	e003      	b.n	8009078 <USB_HC_StartXfer+0x4d0>

      default:
        break;
 8009070:	bf00      	nop
 8009072:	e002      	b.n	800907a <USB_HC_StartXfer+0x4d2>
        break;
 8009074:	bf00      	nop
 8009076:	e000      	b.n	800907a <USB_HC_StartXfer+0x4d2>
        break;
 8009078:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 800907a:	68bb      	ldr	r3, [r7, #8]
 800907c:	6999      	ldr	r1, [r3, #24]
 800907e:	68bb      	ldr	r3, [r7, #8]
 8009080:	785a      	ldrb	r2, [r3, #1]
 8009082:	68bb      	ldr	r3, [r7, #8]
 8009084:	6a1b      	ldr	r3, [r3, #32]
 8009086:	b29b      	uxth	r3, r3
 8009088:	2000      	movs	r0, #0
 800908a:	9000      	str	r0, [sp, #0]
 800908c:	68f8      	ldr	r0, [r7, #12]
 800908e:	f7ff f9c3 	bl	8008418 <USB_WritePacket>
  }

  return HAL_OK;
 8009092:	2300      	movs	r3, #0
}
 8009094:	4618      	mov	r0, r3
 8009096:	3728      	adds	r7, #40	@ 0x28
 8009098:	46bd      	mov	sp, r7
 800909a:	bd80      	pop	{r7, pc}

0800909c <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800909c:	b480      	push	{r7}
 800909e:	b085      	sub	sp, #20
 80090a0:	af00      	add	r7, sp, #0
 80090a2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80090ae:	695b      	ldr	r3, [r3, #20]
 80090b0:	b29b      	uxth	r3, r3
}
 80090b2:	4618      	mov	r0, r3
 80090b4:	3714      	adds	r7, #20
 80090b6:	46bd      	mov	sp, r7
 80090b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090bc:	4770      	bx	lr

080090be <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 80090be:	b480      	push	{r7}
 80090c0:	b089      	sub	sp, #36	@ 0x24
 80090c2:	af00      	add	r7, sp, #0
 80090c4:	6078      	str	r0, [r7, #4]
 80090c6:	460b      	mov	r3, r1
 80090c8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 80090ce:	78fb      	ldrb	r3, [r7, #3]
 80090d0:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 80090d2:	2300      	movs	r3, #0
 80090d4:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 80090d6:	69bb      	ldr	r3, [r7, #24]
 80090d8:	015a      	lsls	r2, r3, #5
 80090da:	69fb      	ldr	r3, [r7, #28]
 80090dc:	4413      	add	r3, r2
 80090de:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	0c9b      	lsrs	r3, r3, #18
 80090e6:	f003 0303 	and.w	r3, r3, #3
 80090ea:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 80090ec:	69bb      	ldr	r3, [r7, #24]
 80090ee:	015a      	lsls	r2, r3, #5
 80090f0:	69fb      	ldr	r3, [r7, #28]
 80090f2:	4413      	add	r3, r2
 80090f4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	0fdb      	lsrs	r3, r3, #31
 80090fc:	f003 0301 	and.w	r3, r3, #1
 8009100:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 8009102:	69bb      	ldr	r3, [r7, #24]
 8009104:	015a      	lsls	r2, r3, #5
 8009106:	69fb      	ldr	r3, [r7, #28]
 8009108:	4413      	add	r3, r2
 800910a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800910e:	685b      	ldr	r3, [r3, #4]
 8009110:	0fdb      	lsrs	r3, r3, #31
 8009112:	f003 0301 	and.w	r3, r3, #1
 8009116:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	689b      	ldr	r3, [r3, #8]
 800911c:	f003 0320 	and.w	r3, r3, #32
 8009120:	2b20      	cmp	r3, #32
 8009122:	d10d      	bne.n	8009140 <USB_HC_Halt+0x82>
 8009124:	68fb      	ldr	r3, [r7, #12]
 8009126:	2b00      	cmp	r3, #0
 8009128:	d10a      	bne.n	8009140 <USB_HC_Halt+0x82>
 800912a:	693b      	ldr	r3, [r7, #16]
 800912c:	2b00      	cmp	r3, #0
 800912e:	d005      	beq.n	800913c <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 8009130:	697b      	ldr	r3, [r7, #20]
 8009132:	2b01      	cmp	r3, #1
 8009134:	d002      	beq.n	800913c <USB_HC_Halt+0x7e>
 8009136:	697b      	ldr	r3, [r7, #20]
 8009138:	2b03      	cmp	r3, #3
 800913a:	d101      	bne.n	8009140 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 800913c:	2300      	movs	r3, #0
 800913e:	e0d8      	b.n	80092f2 <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8009140:	697b      	ldr	r3, [r7, #20]
 8009142:	2b00      	cmp	r3, #0
 8009144:	d002      	beq.n	800914c <USB_HC_Halt+0x8e>
 8009146:	697b      	ldr	r3, [r7, #20]
 8009148:	2b02      	cmp	r3, #2
 800914a:	d173      	bne.n	8009234 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800914c:	69bb      	ldr	r3, [r7, #24]
 800914e:	015a      	lsls	r2, r3, #5
 8009150:	69fb      	ldr	r3, [r7, #28]
 8009152:	4413      	add	r3, r2
 8009154:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	69ba      	ldr	r2, [r7, #24]
 800915c:	0151      	lsls	r1, r2, #5
 800915e:	69fa      	ldr	r2, [r7, #28]
 8009160:	440a      	add	r2, r1
 8009162:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009166:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800916a:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	689b      	ldr	r3, [r3, #8]
 8009170:	f003 0320 	and.w	r3, r3, #32
 8009174:	2b00      	cmp	r3, #0
 8009176:	d14a      	bne.n	800920e <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800917c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8009180:	2b00      	cmp	r3, #0
 8009182:	d133      	bne.n	80091ec <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8009184:	69bb      	ldr	r3, [r7, #24]
 8009186:	015a      	lsls	r2, r3, #5
 8009188:	69fb      	ldr	r3, [r7, #28]
 800918a:	4413      	add	r3, r2
 800918c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	69ba      	ldr	r2, [r7, #24]
 8009194:	0151      	lsls	r1, r2, #5
 8009196:	69fa      	ldr	r2, [r7, #28]
 8009198:	440a      	add	r2, r1
 800919a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800919e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80091a2:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80091a4:	69bb      	ldr	r3, [r7, #24]
 80091a6:	015a      	lsls	r2, r3, #5
 80091a8:	69fb      	ldr	r3, [r7, #28]
 80091aa:	4413      	add	r3, r2
 80091ac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	69ba      	ldr	r2, [r7, #24]
 80091b4:	0151      	lsls	r1, r2, #5
 80091b6:	69fa      	ldr	r2, [r7, #28]
 80091b8:	440a      	add	r2, r1
 80091ba:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80091be:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80091c2:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 80091c4:	68bb      	ldr	r3, [r7, #8]
 80091c6:	3301      	adds	r3, #1
 80091c8:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 80091ca:	68bb      	ldr	r3, [r7, #8]
 80091cc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80091d0:	d82e      	bhi.n	8009230 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80091d2:	69bb      	ldr	r3, [r7, #24]
 80091d4:	015a      	lsls	r2, r3, #5
 80091d6:	69fb      	ldr	r3, [r7, #28]
 80091d8:	4413      	add	r3, r2
 80091da:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80091e4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80091e8:	d0ec      	beq.n	80091c4 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80091ea:	e081      	b.n	80092f0 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80091ec:	69bb      	ldr	r3, [r7, #24]
 80091ee:	015a      	lsls	r2, r3, #5
 80091f0:	69fb      	ldr	r3, [r7, #28]
 80091f2:	4413      	add	r3, r2
 80091f4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	69ba      	ldr	r2, [r7, #24]
 80091fc:	0151      	lsls	r1, r2, #5
 80091fe:	69fa      	ldr	r2, [r7, #28]
 8009200:	440a      	add	r2, r1
 8009202:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009206:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800920a:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800920c:	e070      	b.n	80092f0 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800920e:	69bb      	ldr	r3, [r7, #24]
 8009210:	015a      	lsls	r2, r3, #5
 8009212:	69fb      	ldr	r3, [r7, #28]
 8009214:	4413      	add	r3, r2
 8009216:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	69ba      	ldr	r2, [r7, #24]
 800921e:	0151      	lsls	r1, r2, #5
 8009220:	69fa      	ldr	r2, [r7, #28]
 8009222:	440a      	add	r2, r1
 8009224:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009228:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800922c:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800922e:	e05f      	b.n	80092f0 <USB_HC_Halt+0x232>
            break;
 8009230:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8009232:	e05d      	b.n	80092f0 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8009234:	69bb      	ldr	r3, [r7, #24]
 8009236:	015a      	lsls	r2, r3, #5
 8009238:	69fb      	ldr	r3, [r7, #28]
 800923a:	4413      	add	r3, r2
 800923c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	69ba      	ldr	r2, [r7, #24]
 8009244:	0151      	lsls	r1, r2, #5
 8009246:	69fa      	ldr	r2, [r7, #28]
 8009248:	440a      	add	r2, r1
 800924a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800924e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009252:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8009254:	69fb      	ldr	r3, [r7, #28]
 8009256:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800925a:	691b      	ldr	r3, [r3, #16]
 800925c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8009260:	2b00      	cmp	r3, #0
 8009262:	d133      	bne.n	80092cc <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8009264:	69bb      	ldr	r3, [r7, #24]
 8009266:	015a      	lsls	r2, r3, #5
 8009268:	69fb      	ldr	r3, [r7, #28]
 800926a:	4413      	add	r3, r2
 800926c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009270:	681b      	ldr	r3, [r3, #0]
 8009272:	69ba      	ldr	r2, [r7, #24]
 8009274:	0151      	lsls	r1, r2, #5
 8009276:	69fa      	ldr	r2, [r7, #28]
 8009278:	440a      	add	r2, r1
 800927a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800927e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009282:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8009284:	69bb      	ldr	r3, [r7, #24]
 8009286:	015a      	lsls	r2, r3, #5
 8009288:	69fb      	ldr	r3, [r7, #28]
 800928a:	4413      	add	r3, r2
 800928c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	69ba      	ldr	r2, [r7, #24]
 8009294:	0151      	lsls	r1, r2, #5
 8009296:	69fa      	ldr	r2, [r7, #28]
 8009298:	440a      	add	r2, r1
 800929a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800929e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80092a2:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 80092a4:	68bb      	ldr	r3, [r7, #8]
 80092a6:	3301      	adds	r3, #1
 80092a8:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 80092aa:	68bb      	ldr	r3, [r7, #8]
 80092ac:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80092b0:	d81d      	bhi.n	80092ee <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80092b2:	69bb      	ldr	r3, [r7, #24]
 80092b4:	015a      	lsls	r2, r3, #5
 80092b6:	69fb      	ldr	r3, [r7, #28]
 80092b8:	4413      	add	r3, r2
 80092ba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80092be:	681b      	ldr	r3, [r3, #0]
 80092c0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80092c4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80092c8:	d0ec      	beq.n	80092a4 <USB_HC_Halt+0x1e6>
 80092ca:	e011      	b.n	80092f0 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80092cc:	69bb      	ldr	r3, [r7, #24]
 80092ce:	015a      	lsls	r2, r3, #5
 80092d0:	69fb      	ldr	r3, [r7, #28]
 80092d2:	4413      	add	r3, r2
 80092d4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	69ba      	ldr	r2, [r7, #24]
 80092dc:	0151      	lsls	r1, r2, #5
 80092de:	69fa      	ldr	r2, [r7, #28]
 80092e0:	440a      	add	r2, r1
 80092e2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80092e6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80092ea:	6013      	str	r3, [r2, #0]
 80092ec:	e000      	b.n	80092f0 <USB_HC_Halt+0x232>
          break;
 80092ee:	bf00      	nop
    }
  }

  return HAL_OK;
 80092f0:	2300      	movs	r3, #0
}
 80092f2:	4618      	mov	r0, r3
 80092f4:	3724      	adds	r7, #36	@ 0x24
 80092f6:	46bd      	mov	sp, r7
 80092f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092fc:	4770      	bx	lr
	...

08009300 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8009300:	b480      	push	{r7}
 8009302:	b087      	sub	sp, #28
 8009304:	af00      	add	r7, sp, #0
 8009306:	6078      	str	r0, [r7, #4]
 8009308:	460b      	mov	r3, r1
 800930a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8009310:	78fb      	ldrb	r3, [r7, #3]
 8009312:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8009314:	2301      	movs	r3, #1
 8009316:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8009318:	68fb      	ldr	r3, [r7, #12]
 800931a:	04da      	lsls	r2, r3, #19
 800931c:	4b15      	ldr	r3, [pc, #84]	@ (8009374 <USB_DoPing+0x74>)
 800931e:	4013      	ands	r3, r2
 8009320:	693a      	ldr	r2, [r7, #16]
 8009322:	0151      	lsls	r1, r2, #5
 8009324:	697a      	ldr	r2, [r7, #20]
 8009326:	440a      	add	r2, r1
 8009328:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800932c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009330:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8009332:	693b      	ldr	r3, [r7, #16]
 8009334:	015a      	lsls	r2, r3, #5
 8009336:	697b      	ldr	r3, [r7, #20]
 8009338:	4413      	add	r3, r2
 800933a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8009342:	68bb      	ldr	r3, [r7, #8]
 8009344:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009348:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800934a:	68bb      	ldr	r3, [r7, #8]
 800934c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009350:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8009352:	693b      	ldr	r3, [r7, #16]
 8009354:	015a      	lsls	r2, r3, #5
 8009356:	697b      	ldr	r3, [r7, #20]
 8009358:	4413      	add	r3, r2
 800935a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800935e:	461a      	mov	r2, r3
 8009360:	68bb      	ldr	r3, [r7, #8]
 8009362:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8009364:	2300      	movs	r3, #0
}
 8009366:	4618      	mov	r0, r3
 8009368:	371c      	adds	r7, #28
 800936a:	46bd      	mov	sp, r7
 800936c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009370:	4770      	bx	lr
 8009372:	bf00      	nop
 8009374:	1ff80000 	.word	0x1ff80000

08009378 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8009378:	b580      	push	{r7, lr}
 800937a:	b088      	sub	sp, #32
 800937c:	af00      	add	r7, sp, #0
 800937e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8009380:	2300      	movs	r3, #0
 8009382:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8009388:	2300      	movs	r3, #0
 800938a:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 800938c:	6878      	ldr	r0, [r7, #4]
 800938e:	f7fe ff86 	bl	800829e <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8009392:	2110      	movs	r1, #16
 8009394:	6878      	ldr	r0, [r7, #4]
 8009396:	f7fe ffdf 	bl	8008358 <USB_FlushTxFifo>
 800939a:	4603      	mov	r3, r0
 800939c:	2b00      	cmp	r3, #0
 800939e:	d001      	beq.n	80093a4 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 80093a0:	2301      	movs	r3, #1
 80093a2:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80093a4:	6878      	ldr	r0, [r7, #4]
 80093a6:	f7ff f809 	bl	80083bc <USB_FlushRxFifo>
 80093aa:	4603      	mov	r3, r0
 80093ac:	2b00      	cmp	r3, #0
 80093ae:	d001      	beq.n	80093b4 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 80093b0:	2301      	movs	r3, #1
 80093b2:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 80093b4:	2300      	movs	r3, #0
 80093b6:	61bb      	str	r3, [r7, #24]
 80093b8:	e01f      	b.n	80093fa <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 80093ba:	69bb      	ldr	r3, [r7, #24]
 80093bc:	015a      	lsls	r2, r3, #5
 80093be:	697b      	ldr	r3, [r7, #20]
 80093c0:	4413      	add	r3, r2
 80093c2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 80093ca:	693b      	ldr	r3, [r7, #16]
 80093cc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80093d0:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 80093d2:	693b      	ldr	r3, [r7, #16]
 80093d4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80093d8:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80093da:	693b      	ldr	r3, [r7, #16]
 80093dc:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80093e0:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 80093e2:	69bb      	ldr	r3, [r7, #24]
 80093e4:	015a      	lsls	r2, r3, #5
 80093e6:	697b      	ldr	r3, [r7, #20]
 80093e8:	4413      	add	r3, r2
 80093ea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80093ee:	461a      	mov	r2, r3
 80093f0:	693b      	ldr	r3, [r7, #16]
 80093f2:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 80093f4:	69bb      	ldr	r3, [r7, #24]
 80093f6:	3301      	adds	r3, #1
 80093f8:	61bb      	str	r3, [r7, #24]
 80093fa:	69bb      	ldr	r3, [r7, #24]
 80093fc:	2b0f      	cmp	r3, #15
 80093fe:	d9dc      	bls.n	80093ba <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8009400:	2300      	movs	r3, #0
 8009402:	61bb      	str	r3, [r7, #24]
 8009404:	e034      	b.n	8009470 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8009406:	69bb      	ldr	r3, [r7, #24]
 8009408:	015a      	lsls	r2, r3, #5
 800940a:	697b      	ldr	r3, [r7, #20]
 800940c:	4413      	add	r3, r2
 800940e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8009416:	693b      	ldr	r3, [r7, #16]
 8009418:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800941c:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 800941e:	693b      	ldr	r3, [r7, #16]
 8009420:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009424:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8009426:	693b      	ldr	r3, [r7, #16]
 8009428:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800942c:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800942e:	69bb      	ldr	r3, [r7, #24]
 8009430:	015a      	lsls	r2, r3, #5
 8009432:	697b      	ldr	r3, [r7, #20]
 8009434:	4413      	add	r3, r2
 8009436:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800943a:	461a      	mov	r2, r3
 800943c:	693b      	ldr	r3, [r7, #16]
 800943e:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8009440:	68fb      	ldr	r3, [r7, #12]
 8009442:	3301      	adds	r3, #1
 8009444:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8009446:	68fb      	ldr	r3, [r7, #12]
 8009448:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800944c:	d80c      	bhi.n	8009468 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800944e:	69bb      	ldr	r3, [r7, #24]
 8009450:	015a      	lsls	r2, r3, #5
 8009452:	697b      	ldr	r3, [r7, #20]
 8009454:	4413      	add	r3, r2
 8009456:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009460:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009464:	d0ec      	beq.n	8009440 <USB_StopHost+0xc8>
 8009466:	e000      	b.n	800946a <USB_StopHost+0xf2>
        break;
 8009468:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800946a:	69bb      	ldr	r3, [r7, #24]
 800946c:	3301      	adds	r3, #1
 800946e:	61bb      	str	r3, [r7, #24]
 8009470:	69bb      	ldr	r3, [r7, #24]
 8009472:	2b0f      	cmp	r3, #15
 8009474:	d9c7      	bls.n	8009406 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 8009476:	697b      	ldr	r3, [r7, #20]
 8009478:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800947c:	461a      	mov	r2, r3
 800947e:	f04f 33ff 	mov.w	r3, #4294967295
 8009482:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	f04f 32ff 	mov.w	r2, #4294967295
 800948a:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 800948c:	6878      	ldr	r0, [r7, #4]
 800948e:	f7fe fef5 	bl	800827c <USB_EnableGlobalInt>

  return ret;
 8009492:	7ffb      	ldrb	r3, [r7, #31]
}
 8009494:	4618      	mov	r0, r3
 8009496:	3720      	adds	r7, #32
 8009498:	46bd      	mov	sp, r7
 800949a:	bd80      	pop	{r7, pc}

0800949c <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 800949c:	b590      	push	{r4, r7, lr}
 800949e:	b089      	sub	sp, #36	@ 0x24
 80094a0:	af04      	add	r7, sp, #16
 80094a2:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 80094a4:	2301      	movs	r3, #1
 80094a6:	2202      	movs	r2, #2
 80094a8:	2102      	movs	r1, #2
 80094aa:	6878      	ldr	r0, [r7, #4]
 80094ac:	f000 fc83 	bl	8009db6 <USBH_FindInterface>
 80094b0:	4603      	mov	r3, r0
 80094b2:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 80094b4:	7bfb      	ldrb	r3, [r7, #15]
 80094b6:	2bff      	cmp	r3, #255	@ 0xff
 80094b8:	d002      	beq.n	80094c0 <USBH_CDC_InterfaceInit+0x24>
 80094ba:	7bfb      	ldrb	r3, [r7, #15]
 80094bc:	2b01      	cmp	r3, #1
 80094be:	d901      	bls.n	80094c4 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 80094c0:	2302      	movs	r3, #2
 80094c2:	e13d      	b.n	8009740 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 80094c4:	7bfb      	ldrb	r3, [r7, #15]
 80094c6:	4619      	mov	r1, r3
 80094c8:	6878      	ldr	r0, [r7, #4]
 80094ca:	f000 fc58 	bl	8009d7e <USBH_SelectInterface>
 80094ce:	4603      	mov	r3, r0
 80094d0:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 80094d2:	7bbb      	ldrb	r3, [r7, #14]
 80094d4:	2b00      	cmp	r3, #0
 80094d6:	d001      	beq.n	80094dc <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 80094d8:	2302      	movs	r3, #2
 80094da:	e131      	b.n	8009740 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 80094e2:	2050      	movs	r0, #80	@ 0x50
 80094e4:	f002 fb6a 	bl	800bbbc <malloc>
 80094e8:	4603      	mov	r3, r0
 80094ea:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80094f2:	69db      	ldr	r3, [r3, #28]
 80094f4:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 80094f6:	68bb      	ldr	r3, [r7, #8]
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	d101      	bne.n	8009500 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 80094fc:	2302      	movs	r3, #2
 80094fe:	e11f      	b.n	8009740 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 8009500:	2250      	movs	r2, #80	@ 0x50
 8009502:	2100      	movs	r1, #0
 8009504:	68b8      	ldr	r0, [r7, #8]
 8009506:	f003 fa77 	bl	800c9f8 <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800950a:	7bfb      	ldrb	r3, [r7, #15]
 800950c:	687a      	ldr	r2, [r7, #4]
 800950e:	211a      	movs	r1, #26
 8009510:	fb01 f303 	mul.w	r3, r1, r3
 8009514:	4413      	add	r3, r2
 8009516:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800951a:	781b      	ldrb	r3, [r3, #0]
 800951c:	b25b      	sxtb	r3, r3
 800951e:	2b00      	cmp	r3, #0
 8009520:	da15      	bge.n	800954e <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8009522:	7bfb      	ldrb	r3, [r7, #15]
 8009524:	687a      	ldr	r2, [r7, #4]
 8009526:	211a      	movs	r1, #26
 8009528:	fb01 f303 	mul.w	r3, r1, r3
 800952c:	4413      	add	r3, r2
 800952e:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8009532:	781a      	ldrb	r2, [r3, #0]
 8009534:	68bb      	ldr	r3, [r7, #8]
 8009536:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8009538:	7bfb      	ldrb	r3, [r7, #15]
 800953a:	687a      	ldr	r2, [r7, #4]
 800953c:	211a      	movs	r1, #26
 800953e:	fb01 f303 	mul.w	r3, r1, r3
 8009542:	4413      	add	r3, r2
 8009544:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8009548:	881a      	ldrh	r2, [r3, #0]
 800954a:	68bb      	ldr	r3, [r7, #8]
 800954c:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 800954e:	68bb      	ldr	r3, [r7, #8]
 8009550:	785b      	ldrb	r3, [r3, #1]
 8009552:	4619      	mov	r1, r3
 8009554:	6878      	ldr	r0, [r7, #4]
 8009556:	f001 ffc4 	bl	800b4e2 <USBH_AllocPipe>
 800955a:	4603      	mov	r3, r0
 800955c:	461a      	mov	r2, r3
 800955e:	68bb      	ldr	r3, [r7, #8]
 8009560:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 8009562:	68bb      	ldr	r3, [r7, #8]
 8009564:	7819      	ldrb	r1, [r3, #0]
 8009566:	68bb      	ldr	r3, [r7, #8]
 8009568:	7858      	ldrb	r0, [r3, #1]
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009576:	68ba      	ldr	r2, [r7, #8]
 8009578:	8952      	ldrh	r2, [r2, #10]
 800957a:	9202      	str	r2, [sp, #8]
 800957c:	2203      	movs	r2, #3
 800957e:	9201      	str	r2, [sp, #4]
 8009580:	9300      	str	r3, [sp, #0]
 8009582:	4623      	mov	r3, r4
 8009584:	4602      	mov	r2, r0
 8009586:	6878      	ldr	r0, [r7, #4]
 8009588:	f001 ff7c 	bl	800b484 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 800958c:	68bb      	ldr	r3, [r7, #8]
 800958e:	781b      	ldrb	r3, [r3, #0]
 8009590:	2200      	movs	r2, #0
 8009592:	4619      	mov	r1, r3
 8009594:	6878      	ldr	r0, [r7, #4]
 8009596:	f002 fa8b 	bl	800bab0 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 800959a:	2300      	movs	r3, #0
 800959c:	2200      	movs	r2, #0
 800959e:	210a      	movs	r1, #10
 80095a0:	6878      	ldr	r0, [r7, #4]
 80095a2:	f000 fc08 	bl	8009db6 <USBH_FindInterface>
 80095a6:	4603      	mov	r3, r0
 80095a8:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 80095aa:	7bfb      	ldrb	r3, [r7, #15]
 80095ac:	2bff      	cmp	r3, #255	@ 0xff
 80095ae:	d002      	beq.n	80095b6 <USBH_CDC_InterfaceInit+0x11a>
 80095b0:	7bfb      	ldrb	r3, [r7, #15]
 80095b2:	2b01      	cmp	r3, #1
 80095b4:	d901      	bls.n	80095ba <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 80095b6:	2302      	movs	r3, #2
 80095b8:	e0c2      	b.n	8009740 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 80095ba:	7bfb      	ldrb	r3, [r7, #15]
 80095bc:	687a      	ldr	r2, [r7, #4]
 80095be:	211a      	movs	r1, #26
 80095c0:	fb01 f303 	mul.w	r3, r1, r3
 80095c4:	4413      	add	r3, r2
 80095c6:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80095ca:	781b      	ldrb	r3, [r3, #0]
 80095cc:	b25b      	sxtb	r3, r3
 80095ce:	2b00      	cmp	r3, #0
 80095d0:	da16      	bge.n	8009600 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80095d2:	7bfb      	ldrb	r3, [r7, #15]
 80095d4:	687a      	ldr	r2, [r7, #4]
 80095d6:	211a      	movs	r1, #26
 80095d8:	fb01 f303 	mul.w	r3, r1, r3
 80095dc:	4413      	add	r3, r2
 80095de:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80095e2:	781a      	ldrb	r2, [r3, #0]
 80095e4:	68bb      	ldr	r3, [r7, #8]
 80095e6:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80095e8:	7bfb      	ldrb	r3, [r7, #15]
 80095ea:	687a      	ldr	r2, [r7, #4]
 80095ec:	211a      	movs	r1, #26
 80095ee:	fb01 f303 	mul.w	r3, r1, r3
 80095f2:	4413      	add	r3, r2
 80095f4:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 80095f8:	881a      	ldrh	r2, [r3, #0]
 80095fa:	68bb      	ldr	r3, [r7, #8]
 80095fc:	835a      	strh	r2, [r3, #26]
 80095fe:	e015      	b.n	800962c <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8009600:	7bfb      	ldrb	r3, [r7, #15]
 8009602:	687a      	ldr	r2, [r7, #4]
 8009604:	211a      	movs	r1, #26
 8009606:	fb01 f303 	mul.w	r3, r1, r3
 800960a:	4413      	add	r3, r2
 800960c:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8009610:	781a      	ldrb	r2, [r3, #0]
 8009612:	68bb      	ldr	r3, [r7, #8]
 8009614:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8009616:	7bfb      	ldrb	r3, [r7, #15]
 8009618:	687a      	ldr	r2, [r7, #4]
 800961a:	211a      	movs	r1, #26
 800961c:	fb01 f303 	mul.w	r3, r1, r3
 8009620:	4413      	add	r3, r2
 8009622:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8009626:	881a      	ldrh	r2, [r3, #0]
 8009628:	68bb      	ldr	r3, [r7, #8]
 800962a:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 800962c:	7bfb      	ldrb	r3, [r7, #15]
 800962e:	687a      	ldr	r2, [r7, #4]
 8009630:	211a      	movs	r1, #26
 8009632:	fb01 f303 	mul.w	r3, r1, r3
 8009636:	4413      	add	r3, r2
 8009638:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800963c:	781b      	ldrb	r3, [r3, #0]
 800963e:	b25b      	sxtb	r3, r3
 8009640:	2b00      	cmp	r3, #0
 8009642:	da16      	bge.n	8009672 <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8009644:	7bfb      	ldrb	r3, [r7, #15]
 8009646:	687a      	ldr	r2, [r7, #4]
 8009648:	211a      	movs	r1, #26
 800964a:	fb01 f303 	mul.w	r3, r1, r3
 800964e:	4413      	add	r3, r2
 8009650:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8009654:	781a      	ldrb	r2, [r3, #0]
 8009656:	68bb      	ldr	r3, [r7, #8]
 8009658:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800965a:	7bfb      	ldrb	r3, [r7, #15]
 800965c:	687a      	ldr	r2, [r7, #4]
 800965e:	211a      	movs	r1, #26
 8009660:	fb01 f303 	mul.w	r3, r1, r3
 8009664:	4413      	add	r3, r2
 8009666:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 800966a:	881a      	ldrh	r2, [r3, #0]
 800966c:	68bb      	ldr	r3, [r7, #8]
 800966e:	835a      	strh	r2, [r3, #26]
 8009670:	e015      	b.n	800969e <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8009672:	7bfb      	ldrb	r3, [r7, #15]
 8009674:	687a      	ldr	r2, [r7, #4]
 8009676:	211a      	movs	r1, #26
 8009678:	fb01 f303 	mul.w	r3, r1, r3
 800967c:	4413      	add	r3, r2
 800967e:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8009682:	781a      	ldrb	r2, [r3, #0]
 8009684:	68bb      	ldr	r3, [r7, #8]
 8009686:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8009688:	7bfb      	ldrb	r3, [r7, #15]
 800968a:	687a      	ldr	r2, [r7, #4]
 800968c:	211a      	movs	r1, #26
 800968e:	fb01 f303 	mul.w	r3, r1, r3
 8009692:	4413      	add	r3, r2
 8009694:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8009698:	881a      	ldrh	r2, [r3, #0]
 800969a:	68bb      	ldr	r3, [r7, #8]
 800969c:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 800969e:	68bb      	ldr	r3, [r7, #8]
 80096a0:	7b9b      	ldrb	r3, [r3, #14]
 80096a2:	4619      	mov	r1, r3
 80096a4:	6878      	ldr	r0, [r7, #4]
 80096a6:	f001 ff1c 	bl	800b4e2 <USBH_AllocPipe>
 80096aa:	4603      	mov	r3, r0
 80096ac:	461a      	mov	r2, r3
 80096ae:	68bb      	ldr	r3, [r7, #8]
 80096b0:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 80096b2:	68bb      	ldr	r3, [r7, #8]
 80096b4:	7bdb      	ldrb	r3, [r3, #15]
 80096b6:	4619      	mov	r1, r3
 80096b8:	6878      	ldr	r0, [r7, #4]
 80096ba:	f001 ff12 	bl	800b4e2 <USBH_AllocPipe>
 80096be:	4603      	mov	r3, r0
 80096c0:	461a      	mov	r2, r3
 80096c2:	68bb      	ldr	r3, [r7, #8]
 80096c4:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 80096c6:	68bb      	ldr	r3, [r7, #8]
 80096c8:	7b59      	ldrb	r1, [r3, #13]
 80096ca:	68bb      	ldr	r3, [r7, #8]
 80096cc:	7b98      	ldrb	r0, [r3, #14]
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80096da:	68ba      	ldr	r2, [r7, #8]
 80096dc:	8b12      	ldrh	r2, [r2, #24]
 80096de:	9202      	str	r2, [sp, #8]
 80096e0:	2202      	movs	r2, #2
 80096e2:	9201      	str	r2, [sp, #4]
 80096e4:	9300      	str	r3, [sp, #0]
 80096e6:	4623      	mov	r3, r4
 80096e8:	4602      	mov	r2, r0
 80096ea:	6878      	ldr	r0, [r7, #4]
 80096ec:	f001 feca 	bl	800b484 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 80096f0:	68bb      	ldr	r3, [r7, #8]
 80096f2:	7b19      	ldrb	r1, [r3, #12]
 80096f4:	68bb      	ldr	r3, [r7, #8]
 80096f6:	7bd8      	ldrb	r0, [r3, #15]
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009704:	68ba      	ldr	r2, [r7, #8]
 8009706:	8b52      	ldrh	r2, [r2, #26]
 8009708:	9202      	str	r2, [sp, #8]
 800970a:	2202      	movs	r2, #2
 800970c:	9201      	str	r2, [sp, #4]
 800970e:	9300      	str	r3, [sp, #0]
 8009710:	4623      	mov	r3, r4
 8009712:	4602      	mov	r2, r0
 8009714:	6878      	ldr	r0, [r7, #4]
 8009716:	f001 feb5 	bl	800b484 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 800971a:	68bb      	ldr	r3, [r7, #8]
 800971c:	2200      	movs	r2, #0
 800971e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 8009722:	68bb      	ldr	r3, [r7, #8]
 8009724:	7b5b      	ldrb	r3, [r3, #13]
 8009726:	2200      	movs	r2, #0
 8009728:	4619      	mov	r1, r3
 800972a:	6878      	ldr	r0, [r7, #4]
 800972c:	f002 f9c0 	bl	800bab0 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 8009730:	68bb      	ldr	r3, [r7, #8]
 8009732:	7b1b      	ldrb	r3, [r3, #12]
 8009734:	2200      	movs	r2, #0
 8009736:	4619      	mov	r1, r3
 8009738:	6878      	ldr	r0, [r7, #4]
 800973a:	f002 f9b9 	bl	800bab0 <USBH_LL_SetToggle>

  return USBH_OK;
 800973e:	2300      	movs	r3, #0
}
 8009740:	4618      	mov	r0, r3
 8009742:	3714      	adds	r7, #20
 8009744:	46bd      	mov	sp, r7
 8009746:	bd90      	pop	{r4, r7, pc}

08009748 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8009748:	b580      	push	{r7, lr}
 800974a:	b084      	sub	sp, #16
 800974c:	af00      	add	r7, sp, #0
 800974e:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009756:	69db      	ldr	r3, [r3, #28]
 8009758:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 800975a:	68fb      	ldr	r3, [r7, #12]
 800975c:	781b      	ldrb	r3, [r3, #0]
 800975e:	2b00      	cmp	r3, #0
 8009760:	d00e      	beq.n	8009780 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8009762:	68fb      	ldr	r3, [r7, #12]
 8009764:	781b      	ldrb	r3, [r3, #0]
 8009766:	4619      	mov	r1, r3
 8009768:	6878      	ldr	r0, [r7, #4]
 800976a:	f001 feaa 	bl	800b4c2 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800976e:	68fb      	ldr	r3, [r7, #12]
 8009770:	781b      	ldrb	r3, [r3, #0]
 8009772:	4619      	mov	r1, r3
 8009774:	6878      	ldr	r0, [r7, #4]
 8009776:	f001 fed5 	bl	800b524 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 800977a:	68fb      	ldr	r3, [r7, #12]
 800977c:	2200      	movs	r2, #0
 800977e:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 8009780:	68fb      	ldr	r3, [r7, #12]
 8009782:	7b1b      	ldrb	r3, [r3, #12]
 8009784:	2b00      	cmp	r3, #0
 8009786:	d00e      	beq.n	80097a6 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8009788:	68fb      	ldr	r3, [r7, #12]
 800978a:	7b1b      	ldrb	r3, [r3, #12]
 800978c:	4619      	mov	r1, r3
 800978e:	6878      	ldr	r0, [r7, #4]
 8009790:	f001 fe97 	bl	800b4c2 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 8009794:	68fb      	ldr	r3, [r7, #12]
 8009796:	7b1b      	ldrb	r3, [r3, #12]
 8009798:	4619      	mov	r1, r3
 800979a:	6878      	ldr	r0, [r7, #4]
 800979c:	f001 fec2 	bl	800b524 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 80097a0:	68fb      	ldr	r3, [r7, #12]
 80097a2:	2200      	movs	r2, #0
 80097a4:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 80097a6:	68fb      	ldr	r3, [r7, #12]
 80097a8:	7b5b      	ldrb	r3, [r3, #13]
 80097aa:	2b00      	cmp	r3, #0
 80097ac:	d00e      	beq.n	80097cc <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 80097ae:	68fb      	ldr	r3, [r7, #12]
 80097b0:	7b5b      	ldrb	r3, [r3, #13]
 80097b2:	4619      	mov	r1, r3
 80097b4:	6878      	ldr	r0, [r7, #4]
 80097b6:	f001 fe84 	bl	800b4c2 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 80097ba:	68fb      	ldr	r3, [r7, #12]
 80097bc:	7b5b      	ldrb	r3, [r3, #13]
 80097be:	4619      	mov	r1, r3
 80097c0:	6878      	ldr	r0, [r7, #4]
 80097c2:	f001 feaf 	bl	800b524 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 80097c6:	68fb      	ldr	r3, [r7, #12]
 80097c8:	2200      	movs	r2, #0
 80097ca:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80097d2:	69db      	ldr	r3, [r3, #28]
 80097d4:	2b00      	cmp	r3, #0
 80097d6:	d00b      	beq.n	80097f0 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80097de:	69db      	ldr	r3, [r3, #28]
 80097e0:	4618      	mov	r0, r3
 80097e2:	f002 f9f3 	bl	800bbcc <free>
    phost->pActiveClass->pData = 0U;
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80097ec:	2200      	movs	r2, #0
 80097ee:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 80097f0:	2300      	movs	r3, #0
}
 80097f2:	4618      	mov	r0, r3
 80097f4:	3710      	adds	r7, #16
 80097f6:	46bd      	mov	sp, r7
 80097f8:	bd80      	pop	{r7, pc}

080097fa <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 80097fa:	b580      	push	{r7, lr}
 80097fc:	b084      	sub	sp, #16
 80097fe:	af00      	add	r7, sp, #0
 8009800:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009808:	69db      	ldr	r3, [r3, #28]
 800980a:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 800980c:	68fb      	ldr	r3, [r7, #12]
 800980e:	3340      	adds	r3, #64	@ 0x40
 8009810:	4619      	mov	r1, r3
 8009812:	6878      	ldr	r0, [r7, #4]
 8009814:	f000 f8b1 	bl	800997a <GetLineCoding>
 8009818:	4603      	mov	r3, r0
 800981a:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 800981c:	7afb      	ldrb	r3, [r7, #11]
 800981e:	2b00      	cmp	r3, #0
 8009820:	d105      	bne.n	800982e <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009828:	2102      	movs	r1, #2
 800982a:	6878      	ldr	r0, [r7, #4]
 800982c:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 800982e:	7afb      	ldrb	r3, [r7, #11]
}
 8009830:	4618      	mov	r0, r3
 8009832:	3710      	adds	r7, #16
 8009834:	46bd      	mov	sp, r7
 8009836:	bd80      	pop	{r7, pc}

08009838 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 8009838:	b580      	push	{r7, lr}
 800983a:	b084      	sub	sp, #16
 800983c:	af00      	add	r7, sp, #0
 800983e:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8009840:	2301      	movs	r3, #1
 8009842:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8009844:	2300      	movs	r3, #0
 8009846:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800984e:	69db      	ldr	r3, [r3, #28]
 8009850:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 8009852:	68bb      	ldr	r3, [r7, #8]
 8009854:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8009858:	2b04      	cmp	r3, #4
 800985a:	d877      	bhi.n	800994c <USBH_CDC_Process+0x114>
 800985c:	a201      	add	r2, pc, #4	@ (adr r2, 8009864 <USBH_CDC_Process+0x2c>)
 800985e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009862:	bf00      	nop
 8009864:	08009879 	.word	0x08009879
 8009868:	0800987f 	.word	0x0800987f
 800986c:	080098af 	.word	0x080098af
 8009870:	08009923 	.word	0x08009923
 8009874:	08009931 	.word	0x08009931
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 8009878:	2300      	movs	r3, #0
 800987a:	73fb      	strb	r3, [r7, #15]
      break;
 800987c:	e06d      	b.n	800995a <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 800987e:	68bb      	ldr	r3, [r7, #8]
 8009880:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009882:	4619      	mov	r1, r3
 8009884:	6878      	ldr	r0, [r7, #4]
 8009886:	f000 f897 	bl	80099b8 <SetLineCoding>
 800988a:	4603      	mov	r3, r0
 800988c:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800988e:	7bbb      	ldrb	r3, [r7, #14]
 8009890:	2b00      	cmp	r3, #0
 8009892:	d104      	bne.n	800989e <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8009894:	68bb      	ldr	r3, [r7, #8]
 8009896:	2202      	movs	r2, #2
 8009898:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 800989c:	e058      	b.n	8009950 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 800989e:	7bbb      	ldrb	r3, [r7, #14]
 80098a0:	2b01      	cmp	r3, #1
 80098a2:	d055      	beq.n	8009950 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 80098a4:	68bb      	ldr	r3, [r7, #8]
 80098a6:	2204      	movs	r2, #4
 80098a8:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 80098ac:	e050      	b.n	8009950 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 80098ae:	68bb      	ldr	r3, [r7, #8]
 80098b0:	3340      	adds	r3, #64	@ 0x40
 80098b2:	4619      	mov	r1, r3
 80098b4:	6878      	ldr	r0, [r7, #4]
 80098b6:	f000 f860 	bl	800997a <GetLineCoding>
 80098ba:	4603      	mov	r3, r0
 80098bc:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80098be:	7bbb      	ldrb	r3, [r7, #14]
 80098c0:	2b00      	cmp	r3, #0
 80098c2:	d126      	bne.n	8009912 <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 80098c4:	68bb      	ldr	r3, [r7, #8]
 80098c6:	2200      	movs	r2, #0
 80098c8:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 80098cc:	68bb      	ldr	r3, [r7, #8]
 80098ce:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 80098d2:	68bb      	ldr	r3, [r7, #8]
 80098d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80098d6:	791b      	ldrb	r3, [r3, #4]
 80098d8:	429a      	cmp	r2, r3
 80098da:	d13b      	bne.n	8009954 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 80098dc:	68bb      	ldr	r3, [r7, #8]
 80098de:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 80098e2:	68bb      	ldr	r3, [r7, #8]
 80098e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80098e6:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 80098e8:	429a      	cmp	r2, r3
 80098ea:	d133      	bne.n	8009954 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 80098ec:	68bb      	ldr	r3, [r7, #8]
 80098ee:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 80098f2:	68bb      	ldr	r3, [r7, #8]
 80098f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80098f6:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 80098f8:	429a      	cmp	r2, r3
 80098fa:	d12b      	bne.n	8009954 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 80098fc:	68bb      	ldr	r3, [r7, #8]
 80098fe:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009900:	68bb      	ldr	r3, [r7, #8]
 8009902:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009904:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8009906:	429a      	cmp	r2, r3
 8009908:	d124      	bne.n	8009954 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 800990a:	6878      	ldr	r0, [r7, #4]
 800990c:	f000 f958 	bl	8009bc0 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8009910:	e020      	b.n	8009954 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 8009912:	7bbb      	ldrb	r3, [r7, #14]
 8009914:	2b01      	cmp	r3, #1
 8009916:	d01d      	beq.n	8009954 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 8009918:	68bb      	ldr	r3, [r7, #8]
 800991a:	2204      	movs	r2, #4
 800991c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8009920:	e018      	b.n	8009954 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 8009922:	6878      	ldr	r0, [r7, #4]
 8009924:	f000 f867 	bl	80099f6 <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 8009928:	6878      	ldr	r0, [r7, #4]
 800992a:	f000 f8da 	bl	8009ae2 <CDC_ProcessReception>
      break;
 800992e:	e014      	b.n	800995a <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 8009930:	2100      	movs	r1, #0
 8009932:	6878      	ldr	r0, [r7, #4]
 8009934:	f001 f81e 	bl	800a974 <USBH_ClrFeature>
 8009938:	4603      	mov	r3, r0
 800993a:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800993c:	7bbb      	ldrb	r3, [r7, #14]
 800993e:	2b00      	cmp	r3, #0
 8009940:	d10a      	bne.n	8009958 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 8009942:	68bb      	ldr	r3, [r7, #8]
 8009944:	2200      	movs	r2, #0
 8009946:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 800994a:	e005      	b.n	8009958 <USBH_CDC_Process+0x120>

    default:
      break;
 800994c:	bf00      	nop
 800994e:	e004      	b.n	800995a <USBH_CDC_Process+0x122>
      break;
 8009950:	bf00      	nop
 8009952:	e002      	b.n	800995a <USBH_CDC_Process+0x122>
      break;
 8009954:	bf00      	nop
 8009956:	e000      	b.n	800995a <USBH_CDC_Process+0x122>
      break;
 8009958:	bf00      	nop

  }

  return status;
 800995a:	7bfb      	ldrb	r3, [r7, #15]
}
 800995c:	4618      	mov	r0, r3
 800995e:	3710      	adds	r7, #16
 8009960:	46bd      	mov	sp, r7
 8009962:	bd80      	pop	{r7, pc}

08009964 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8009964:	b480      	push	{r7}
 8009966:	b083      	sub	sp, #12
 8009968:	af00      	add	r7, sp, #0
 800996a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 800996c:	2300      	movs	r3, #0
}
 800996e:	4618      	mov	r0, r3
 8009970:	370c      	adds	r7, #12
 8009972:	46bd      	mov	sp, r7
 8009974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009978:	4770      	bx	lr

0800997a <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 800997a:	b580      	push	{r7, lr}
 800997c:	b082      	sub	sp, #8
 800997e:	af00      	add	r7, sp, #0
 8009980:	6078      	str	r0, [r7, #4]
 8009982:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	22a1      	movs	r2, #161	@ 0xa1
 8009988:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	2221      	movs	r2, #33	@ 0x21
 800998e:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	2200      	movs	r2, #0
 8009994:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	2200      	movs	r2, #0
 800999a:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	2207      	movs	r2, #7
 80099a0:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 80099a2:	683b      	ldr	r3, [r7, #0]
 80099a4:	2207      	movs	r2, #7
 80099a6:	4619      	mov	r1, r3
 80099a8:	6878      	ldr	r0, [r7, #4]
 80099aa:	f001 fb17 	bl	800afdc <USBH_CtlReq>
 80099ae:	4603      	mov	r3, r0
}
 80099b0:	4618      	mov	r0, r3
 80099b2:	3708      	adds	r7, #8
 80099b4:	46bd      	mov	sp, r7
 80099b6:	bd80      	pop	{r7, pc}

080099b8 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 80099b8:	b580      	push	{r7, lr}
 80099ba:	b082      	sub	sp, #8
 80099bc:	af00      	add	r7, sp, #0
 80099be:	6078      	str	r0, [r7, #4]
 80099c0:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	2221      	movs	r2, #33	@ 0x21
 80099c6:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	2220      	movs	r2, #32
 80099cc:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	2200      	movs	r2, #0
 80099d2:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	2200      	movs	r2, #0
 80099d8:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	2207      	movs	r2, #7
 80099de:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 80099e0:	683b      	ldr	r3, [r7, #0]
 80099e2:	2207      	movs	r2, #7
 80099e4:	4619      	mov	r1, r3
 80099e6:	6878      	ldr	r0, [r7, #4]
 80099e8:	f001 faf8 	bl	800afdc <USBH_CtlReq>
 80099ec:	4603      	mov	r3, r0
}
 80099ee:	4618      	mov	r0, r3
 80099f0:	3708      	adds	r7, #8
 80099f2:	46bd      	mov	sp, r7
 80099f4:	bd80      	pop	{r7, pc}

080099f6 <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 80099f6:	b580      	push	{r7, lr}
 80099f8:	b086      	sub	sp, #24
 80099fa:	af02      	add	r7, sp, #8
 80099fc:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009a04:	69db      	ldr	r3, [r3, #28]
 8009a06:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8009a08:	2300      	movs	r3, #0
 8009a0a:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 8009a0c:	68fb      	ldr	r3, [r7, #12]
 8009a0e:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 8009a12:	2b01      	cmp	r3, #1
 8009a14:	d002      	beq.n	8009a1c <CDC_ProcessTransmission+0x26>
 8009a16:	2b02      	cmp	r3, #2
 8009a18:	d023      	beq.n	8009a62 <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 8009a1a:	e05e      	b.n	8009ada <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8009a1c:	68fb      	ldr	r3, [r7, #12]
 8009a1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a20:	68fa      	ldr	r2, [r7, #12]
 8009a22:	8b12      	ldrh	r2, [r2, #24]
 8009a24:	4293      	cmp	r3, r2
 8009a26:	d90b      	bls.n	8009a40 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 8009a28:	68fb      	ldr	r3, [r7, #12]
 8009a2a:	69d9      	ldr	r1, [r3, #28]
 8009a2c:	68fb      	ldr	r3, [r7, #12]
 8009a2e:	8b1a      	ldrh	r2, [r3, #24]
 8009a30:	68fb      	ldr	r3, [r7, #12]
 8009a32:	7b5b      	ldrb	r3, [r3, #13]
 8009a34:	2001      	movs	r0, #1
 8009a36:	9000      	str	r0, [sp, #0]
 8009a38:	6878      	ldr	r0, [r7, #4]
 8009a3a:	f001 fce0 	bl	800b3fe <USBH_BulkSendData>
 8009a3e:	e00b      	b.n	8009a58 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 8009a40:	68fb      	ldr	r3, [r7, #12]
 8009a42:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 8009a44:	68fb      	ldr	r3, [r7, #12]
 8009a46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 8009a48:	b29a      	uxth	r2, r3
 8009a4a:	68fb      	ldr	r3, [r7, #12]
 8009a4c:	7b5b      	ldrb	r3, [r3, #13]
 8009a4e:	2001      	movs	r0, #1
 8009a50:	9000      	str	r0, [sp, #0]
 8009a52:	6878      	ldr	r0, [r7, #4]
 8009a54:	f001 fcd3 	bl	800b3fe <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8009a58:	68fb      	ldr	r3, [r7, #12]
 8009a5a:	2202      	movs	r2, #2
 8009a5c:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8009a60:	e03b      	b.n	8009ada <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 8009a62:	68fb      	ldr	r3, [r7, #12]
 8009a64:	7b5b      	ldrb	r3, [r3, #13]
 8009a66:	4619      	mov	r1, r3
 8009a68:	6878      	ldr	r0, [r7, #4]
 8009a6a:	f001 fff7 	bl	800ba5c <USBH_LL_GetURBState>
 8009a6e:	4603      	mov	r3, r0
 8009a70:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 8009a72:	7afb      	ldrb	r3, [r7, #11]
 8009a74:	2b01      	cmp	r3, #1
 8009a76:	d128      	bne.n	8009aca <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8009a78:	68fb      	ldr	r3, [r7, #12]
 8009a7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a7c:	68fa      	ldr	r2, [r7, #12]
 8009a7e:	8b12      	ldrh	r2, [r2, #24]
 8009a80:	4293      	cmp	r3, r2
 8009a82:	d90e      	bls.n	8009aa2 <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8009a84:	68fb      	ldr	r3, [r7, #12]
 8009a86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a88:	68fa      	ldr	r2, [r7, #12]
 8009a8a:	8b12      	ldrh	r2, [r2, #24]
 8009a8c:	1a9a      	subs	r2, r3, r2
 8009a8e:	68fb      	ldr	r3, [r7, #12]
 8009a90:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 8009a92:	68fb      	ldr	r3, [r7, #12]
 8009a94:	69db      	ldr	r3, [r3, #28]
 8009a96:	68fa      	ldr	r2, [r7, #12]
 8009a98:	8b12      	ldrh	r2, [r2, #24]
 8009a9a:	441a      	add	r2, r3
 8009a9c:	68fb      	ldr	r3, [r7, #12]
 8009a9e:	61da      	str	r2, [r3, #28]
 8009aa0:	e002      	b.n	8009aa8 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 8009aa2:	68fb      	ldr	r3, [r7, #12]
 8009aa4:	2200      	movs	r2, #0
 8009aa6:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 8009aa8:	68fb      	ldr	r3, [r7, #12]
 8009aaa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009aac:	2b00      	cmp	r3, #0
 8009aae:	d004      	beq.n	8009aba <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8009ab0:	68fb      	ldr	r3, [r7, #12]
 8009ab2:	2201      	movs	r2, #1
 8009ab4:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8009ab8:	e00e      	b.n	8009ad8 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 8009aba:	68fb      	ldr	r3, [r7, #12]
 8009abc:	2200      	movs	r2, #0
 8009abe:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 8009ac2:	6878      	ldr	r0, [r7, #4]
 8009ac4:	f000 f868 	bl	8009b98 <USBH_CDC_TransmitCallback>
      break;
 8009ac8:	e006      	b.n	8009ad8 <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 8009aca:	7afb      	ldrb	r3, [r7, #11]
 8009acc:	2b02      	cmp	r3, #2
 8009ace:	d103      	bne.n	8009ad8 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8009ad0:	68fb      	ldr	r3, [r7, #12]
 8009ad2:	2201      	movs	r2, #1
 8009ad4:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8009ad8:	bf00      	nop
  }
}
 8009ada:	bf00      	nop
 8009adc:	3710      	adds	r7, #16
 8009ade:	46bd      	mov	sp, r7
 8009ae0:	bd80      	pop	{r7, pc}

08009ae2 <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 8009ae2:	b580      	push	{r7, lr}
 8009ae4:	b086      	sub	sp, #24
 8009ae6:	af00      	add	r7, sp, #0
 8009ae8:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009af0:	69db      	ldr	r3, [r3, #28]
 8009af2:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8009af4:	2300      	movs	r3, #0
 8009af6:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 8009af8:	697b      	ldr	r3, [r7, #20]
 8009afa:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 8009afe:	2b03      	cmp	r3, #3
 8009b00:	d002      	beq.n	8009b08 <CDC_ProcessReception+0x26>
 8009b02:	2b04      	cmp	r3, #4
 8009b04:	d00e      	beq.n	8009b24 <CDC_ProcessReception+0x42>
        /* .. */
      }
      break;

    default:
      break;
 8009b06:	e043      	b.n	8009b90 <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 8009b08:	697b      	ldr	r3, [r7, #20]
 8009b0a:	6a19      	ldr	r1, [r3, #32]
 8009b0c:	697b      	ldr	r3, [r7, #20]
 8009b0e:	8b5a      	ldrh	r2, [r3, #26]
 8009b10:	697b      	ldr	r3, [r7, #20]
 8009b12:	7b1b      	ldrb	r3, [r3, #12]
 8009b14:	6878      	ldr	r0, [r7, #4]
 8009b16:	f001 fc97 	bl	800b448 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 8009b1a:	697b      	ldr	r3, [r7, #20]
 8009b1c:	2204      	movs	r2, #4
 8009b1e:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 8009b22:	e035      	b.n	8009b90 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8009b24:	697b      	ldr	r3, [r7, #20]
 8009b26:	7b1b      	ldrb	r3, [r3, #12]
 8009b28:	4619      	mov	r1, r3
 8009b2a:	6878      	ldr	r0, [r7, #4]
 8009b2c:	f001 ff96 	bl	800ba5c <USBH_LL_GetURBState>
 8009b30:	4603      	mov	r3, r0
 8009b32:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 8009b34:	7cfb      	ldrb	r3, [r7, #19]
 8009b36:	2b01      	cmp	r3, #1
 8009b38:	d129      	bne.n	8009b8e <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 8009b3a:	697b      	ldr	r3, [r7, #20]
 8009b3c:	7b1b      	ldrb	r3, [r3, #12]
 8009b3e:	4619      	mov	r1, r3
 8009b40:	6878      	ldr	r0, [r7, #4]
 8009b42:	f001 fef9 	bl	800b938 <USBH_LL_GetLastXferSize>
 8009b46:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length == CDC_Handle->DataItf.InEpSize))
 8009b48:	697b      	ldr	r3, [r7, #20]
 8009b4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b4c:	68fa      	ldr	r2, [r7, #12]
 8009b4e:	429a      	cmp	r2, r3
 8009b50:	d016      	beq.n	8009b80 <CDC_ProcessReception+0x9e>
 8009b52:	697b      	ldr	r3, [r7, #20]
 8009b54:	8b5b      	ldrh	r3, [r3, #26]
 8009b56:	461a      	mov	r2, r3
 8009b58:	68fb      	ldr	r3, [r7, #12]
 8009b5a:	4293      	cmp	r3, r2
 8009b5c:	d110      	bne.n	8009b80 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 8009b5e:	697b      	ldr	r3, [r7, #20]
 8009b60:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8009b62:	68fb      	ldr	r3, [r7, #12]
 8009b64:	1ad2      	subs	r2, r2, r3
 8009b66:	697b      	ldr	r3, [r7, #20]
 8009b68:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 8009b6a:	697b      	ldr	r3, [r7, #20]
 8009b6c:	6a1a      	ldr	r2, [r3, #32]
 8009b6e:	68fb      	ldr	r3, [r7, #12]
 8009b70:	441a      	add	r2, r3
 8009b72:	697b      	ldr	r3, [r7, #20]
 8009b74:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 8009b76:	697b      	ldr	r3, [r7, #20]
 8009b78:	2203      	movs	r2, #3
 8009b7a:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 8009b7e:	e006      	b.n	8009b8e <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 8009b80:	697b      	ldr	r3, [r7, #20]
 8009b82:	2200      	movs	r2, #0
 8009b84:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 8009b88:	6878      	ldr	r0, [r7, #4]
 8009b8a:	f000 f80f 	bl	8009bac <USBH_CDC_ReceiveCallback>
      break;
 8009b8e:	bf00      	nop
  }
}
 8009b90:	bf00      	nop
 8009b92:	3718      	adds	r7, #24
 8009b94:	46bd      	mov	sp, r7
 8009b96:	bd80      	pop	{r7, pc}

08009b98 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8009b98:	b480      	push	{r7}
 8009b9a:	b083      	sub	sp, #12
 8009b9c:	af00      	add	r7, sp, #0
 8009b9e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8009ba0:	bf00      	nop
 8009ba2:	370c      	adds	r7, #12
 8009ba4:	46bd      	mov	sp, r7
 8009ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009baa:	4770      	bx	lr

08009bac <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8009bac:	b480      	push	{r7}
 8009bae:	b083      	sub	sp, #12
 8009bb0:	af00      	add	r7, sp, #0
 8009bb2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8009bb4:	bf00      	nop
 8009bb6:	370c      	adds	r7, #12
 8009bb8:	46bd      	mov	sp, r7
 8009bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bbe:	4770      	bx	lr

08009bc0 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8009bc0:	b480      	push	{r7}
 8009bc2:	b083      	sub	sp, #12
 8009bc4:	af00      	add	r7, sp, #0
 8009bc6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8009bc8:	bf00      	nop
 8009bca:	370c      	adds	r7, #12
 8009bcc:	46bd      	mov	sp, r7
 8009bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bd2:	4770      	bx	lr

08009bd4 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 8009bd4:	b580      	push	{r7, lr}
 8009bd6:	b084      	sub	sp, #16
 8009bd8:	af00      	add	r7, sp, #0
 8009bda:	60f8      	str	r0, [r7, #12]
 8009bdc:	60b9      	str	r1, [r7, #8]
 8009bde:	4613      	mov	r3, r2
 8009be0:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8009be2:	68fb      	ldr	r3, [r7, #12]
 8009be4:	2b00      	cmp	r3, #0
 8009be6:	d101      	bne.n	8009bec <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8009be8:	2302      	movs	r3, #2
 8009bea:	e029      	b.n	8009c40 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8009bec:	68fb      	ldr	r3, [r7, #12]
 8009bee:	79fa      	ldrb	r2, [r7, #7]
 8009bf0:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8009bf4:	68fb      	ldr	r3, [r7, #12]
 8009bf6:	2200      	movs	r2, #0
 8009bf8:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 8009bfc:	68fb      	ldr	r3, [r7, #12]
 8009bfe:	2200      	movs	r2, #0
 8009c00:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 8009c04:	68f8      	ldr	r0, [r7, #12]
 8009c06:	f000 f81f 	bl	8009c48 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 8009c0a:	68fb      	ldr	r3, [r7, #12]
 8009c0c:	2200      	movs	r2, #0
 8009c0e:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 8009c12:	68fb      	ldr	r3, [r7, #12]
 8009c14:	2200      	movs	r2, #0
 8009c16:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8009c1a:	68fb      	ldr	r3, [r7, #12]
 8009c1c:	2200      	movs	r2, #0
 8009c1e:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8009c22:	68fb      	ldr	r3, [r7, #12]
 8009c24:	2200      	movs	r2, #0
 8009c26:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8009c2a:	68bb      	ldr	r3, [r7, #8]
 8009c2c:	2b00      	cmp	r3, #0
 8009c2e:	d003      	beq.n	8009c38 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8009c30:	68fb      	ldr	r3, [r7, #12]
 8009c32:	68ba      	ldr	r2, [r7, #8]
 8009c34:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 8009c38:	68f8      	ldr	r0, [r7, #12]
 8009c3a:	f001 fdc9 	bl	800b7d0 <USBH_LL_Init>

  return USBH_OK;
 8009c3e:	2300      	movs	r3, #0
}
 8009c40:	4618      	mov	r0, r3
 8009c42:	3710      	adds	r7, #16
 8009c44:	46bd      	mov	sp, r7
 8009c46:	bd80      	pop	{r7, pc}

08009c48 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8009c48:	b580      	push	{r7, lr}
 8009c4a:	b084      	sub	sp, #16
 8009c4c:	af00      	add	r7, sp, #0
 8009c4e:	6078      	str	r0, [r7, #4]
  uint32_t i;

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8009c50:	2300      	movs	r3, #0
 8009c52:	60fb      	str	r3, [r7, #12]
 8009c54:	e009      	b.n	8009c6a <DeInitStateMachine+0x22>
  {
    phost->Pipes[i] = 0U;
 8009c56:	687a      	ldr	r2, [r7, #4]
 8009c58:	68fb      	ldr	r3, [r7, #12]
 8009c5a:	33e0      	adds	r3, #224	@ 0xe0
 8009c5c:	009b      	lsls	r3, r3, #2
 8009c5e:	4413      	add	r3, r2
 8009c60:	2200      	movs	r2, #0
 8009c62:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8009c64:	68fb      	ldr	r3, [r7, #12]
 8009c66:	3301      	adds	r3, #1
 8009c68:	60fb      	str	r3, [r7, #12]
 8009c6a:	68fb      	ldr	r3, [r7, #12]
 8009c6c:	2b0f      	cmp	r3, #15
 8009c6e:	d9f2      	bls.n	8009c56 <DeInitStateMachine+0xe>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8009c70:	2300      	movs	r3, #0
 8009c72:	60fb      	str	r3, [r7, #12]
 8009c74:	e009      	b.n	8009c8a <DeInitStateMachine+0x42>
  {
    phost->device.Data[i] = 0U;
 8009c76:	687a      	ldr	r2, [r7, #4]
 8009c78:	68fb      	ldr	r3, [r7, #12]
 8009c7a:	4413      	add	r3, r2
 8009c7c:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8009c80:	2200      	movs	r2, #0
 8009c82:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8009c84:	68fb      	ldr	r3, [r7, #12]
 8009c86:	3301      	adds	r3, #1
 8009c88:	60fb      	str	r3, [r7, #12]
 8009c8a:	68fb      	ldr	r3, [r7, #12]
 8009c8c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009c90:	d3f1      	bcc.n	8009c76 <DeInitStateMachine+0x2e>
  }

  phost->gState = HOST_IDLE;
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	2200      	movs	r2, #0
 8009c96:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	2200      	movs	r2, #0
 8009c9c:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	2201      	movs	r2, #1
 8009ca2:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	2200      	movs	r2, #0
 8009ca8:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	2201      	movs	r2, #1
 8009cb0:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	2240      	movs	r2, #64	@ 0x40
 8009cb6:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	2200      	movs	r2, #0
 8009cbc:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	2200      	movs	r2, #0
 8009cc2:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	2201      	movs	r2, #1
 8009cca:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	2200      	movs	r2, #0
 8009cd2:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	2200      	movs	r2, #0
 8009cda:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	331c      	adds	r3, #28
 8009ce2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009ce6:	2100      	movs	r1, #0
 8009ce8:	4618      	mov	r0, r3
 8009cea:	f002 fe85 	bl	800c9f8 <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8009cf4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009cf8:	2100      	movs	r1, #0
 8009cfa:	4618      	mov	r0, r3
 8009cfc:	f002 fe7c 	bl	800c9f8 <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8009d06:	2212      	movs	r2, #18
 8009d08:	2100      	movs	r1, #0
 8009d0a:	4618      	mov	r0, r3
 8009d0c:	f002 fe74 	bl	800c9f8 <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8009d16:	223e      	movs	r2, #62	@ 0x3e
 8009d18:	2100      	movs	r1, #0
 8009d1a:	4618      	mov	r0, r3
 8009d1c:	f002 fe6c 	bl	800c9f8 <memset>

  return USBH_OK;
 8009d20:	2300      	movs	r3, #0
}
 8009d22:	4618      	mov	r0, r3
 8009d24:	3710      	adds	r7, #16
 8009d26:	46bd      	mov	sp, r7
 8009d28:	bd80      	pop	{r7, pc}

08009d2a <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8009d2a:	b480      	push	{r7}
 8009d2c:	b085      	sub	sp, #20
 8009d2e:	af00      	add	r7, sp, #0
 8009d30:	6078      	str	r0, [r7, #4]
 8009d32:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8009d34:	2300      	movs	r3, #0
 8009d36:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8009d38:	683b      	ldr	r3, [r7, #0]
 8009d3a:	2b00      	cmp	r3, #0
 8009d3c:	d016      	beq.n	8009d6c <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8009d44:	2b00      	cmp	r3, #0
 8009d46:	d10e      	bne.n	8009d66 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8009d4e:	1c59      	adds	r1, r3, #1
 8009d50:	687a      	ldr	r2, [r7, #4]
 8009d52:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 8009d56:	687a      	ldr	r2, [r7, #4]
 8009d58:	33de      	adds	r3, #222	@ 0xde
 8009d5a:	6839      	ldr	r1, [r7, #0]
 8009d5c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8009d60:	2300      	movs	r3, #0
 8009d62:	73fb      	strb	r3, [r7, #15]
 8009d64:	e004      	b.n	8009d70 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8009d66:	2302      	movs	r3, #2
 8009d68:	73fb      	strb	r3, [r7, #15]
 8009d6a:	e001      	b.n	8009d70 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8009d6c:	2302      	movs	r3, #2
 8009d6e:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8009d70:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d72:	4618      	mov	r0, r3
 8009d74:	3714      	adds	r7, #20
 8009d76:	46bd      	mov	sp, r7
 8009d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d7c:	4770      	bx	lr

08009d7e <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8009d7e:	b480      	push	{r7}
 8009d80:	b085      	sub	sp, #20
 8009d82:	af00      	add	r7, sp, #0
 8009d84:	6078      	str	r0, [r7, #4]
 8009d86:	460b      	mov	r3, r1
 8009d88:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8009d8a:	2300      	movs	r3, #0
 8009d8c:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 8009d94:	78fa      	ldrb	r2, [r7, #3]
 8009d96:	429a      	cmp	r2, r3
 8009d98:	d204      	bcs.n	8009da4 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	78fa      	ldrb	r2, [r7, #3]
 8009d9e:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 8009da2:	e001      	b.n	8009da8 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8009da4:	2302      	movs	r3, #2
 8009da6:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8009da8:	7bfb      	ldrb	r3, [r7, #15]
}
 8009daa:	4618      	mov	r0, r3
 8009dac:	3714      	adds	r7, #20
 8009dae:	46bd      	mov	sp, r7
 8009db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009db4:	4770      	bx	lr

08009db6 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8009db6:	b480      	push	{r7}
 8009db8:	b087      	sub	sp, #28
 8009dba:	af00      	add	r7, sp, #0
 8009dbc:	6078      	str	r0, [r7, #4]
 8009dbe:	4608      	mov	r0, r1
 8009dc0:	4611      	mov	r1, r2
 8009dc2:	461a      	mov	r2, r3
 8009dc4:	4603      	mov	r3, r0
 8009dc6:	70fb      	strb	r3, [r7, #3]
 8009dc8:	460b      	mov	r3, r1
 8009dca:	70bb      	strb	r3, [r7, #2]
 8009dcc:	4613      	mov	r3, r2
 8009dce:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8009dd0:	2300      	movs	r3, #0
 8009dd2:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 8009dd4:	2300      	movs	r3, #0
 8009dd6:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8009dde:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8009de0:	e025      	b.n	8009e2e <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8009de2:	7dfb      	ldrb	r3, [r7, #23]
 8009de4:	221a      	movs	r2, #26
 8009de6:	fb02 f303 	mul.w	r3, r2, r3
 8009dea:	3308      	adds	r3, #8
 8009dec:	68fa      	ldr	r2, [r7, #12]
 8009dee:	4413      	add	r3, r2
 8009df0:	3302      	adds	r3, #2
 8009df2:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8009df4:	693b      	ldr	r3, [r7, #16]
 8009df6:	795b      	ldrb	r3, [r3, #5]
 8009df8:	78fa      	ldrb	r2, [r7, #3]
 8009dfa:	429a      	cmp	r2, r3
 8009dfc:	d002      	beq.n	8009e04 <USBH_FindInterface+0x4e>
 8009dfe:	78fb      	ldrb	r3, [r7, #3]
 8009e00:	2bff      	cmp	r3, #255	@ 0xff
 8009e02:	d111      	bne.n	8009e28 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8009e04:	693b      	ldr	r3, [r7, #16]
 8009e06:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8009e08:	78ba      	ldrb	r2, [r7, #2]
 8009e0a:	429a      	cmp	r2, r3
 8009e0c:	d002      	beq.n	8009e14 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8009e0e:	78bb      	ldrb	r3, [r7, #2]
 8009e10:	2bff      	cmp	r3, #255	@ 0xff
 8009e12:	d109      	bne.n	8009e28 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8009e14:	693b      	ldr	r3, [r7, #16]
 8009e16:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8009e18:	787a      	ldrb	r2, [r7, #1]
 8009e1a:	429a      	cmp	r2, r3
 8009e1c:	d002      	beq.n	8009e24 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8009e1e:	787b      	ldrb	r3, [r7, #1]
 8009e20:	2bff      	cmp	r3, #255	@ 0xff
 8009e22:	d101      	bne.n	8009e28 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8009e24:	7dfb      	ldrb	r3, [r7, #23]
 8009e26:	e006      	b.n	8009e36 <USBH_FindInterface+0x80>
    }
    if_ix++;
 8009e28:	7dfb      	ldrb	r3, [r7, #23]
 8009e2a:	3301      	adds	r3, #1
 8009e2c:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8009e2e:	7dfb      	ldrb	r3, [r7, #23]
 8009e30:	2b01      	cmp	r3, #1
 8009e32:	d9d6      	bls.n	8009de2 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8009e34:	23ff      	movs	r3, #255	@ 0xff
}
 8009e36:	4618      	mov	r0, r3
 8009e38:	371c      	adds	r7, #28
 8009e3a:	46bd      	mov	sp, r7
 8009e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e40:	4770      	bx	lr

08009e42 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 8009e42:	b580      	push	{r7, lr}
 8009e44:	b082      	sub	sp, #8
 8009e46:	af00      	add	r7, sp, #0
 8009e48:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 8009e4a:	6878      	ldr	r0, [r7, #4]
 8009e4c:	f001 fcfc 	bl	800b848 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 8009e50:	2101      	movs	r1, #1
 8009e52:	6878      	ldr	r0, [r7, #4]
 8009e54:	f001 fe15 	bl	800ba82 <USBH_LL_DriverVBUS>

  return USBH_OK;
 8009e58:	2300      	movs	r3, #0
}
 8009e5a:	4618      	mov	r0, r3
 8009e5c:	3708      	adds	r7, #8
 8009e5e:	46bd      	mov	sp, r7
 8009e60:	bd80      	pop	{r7, pc}
	...

08009e64 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 8009e64:	b580      	push	{r7, lr}
 8009e66:	b088      	sub	sp, #32
 8009e68:	af04      	add	r7, sp, #16
 8009e6a:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8009e6c:	2302      	movs	r3, #2
 8009e6e:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8009e70:	2300      	movs	r3, #0
 8009e72:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 8009e7a:	b2db      	uxtb	r3, r3
 8009e7c:	2b01      	cmp	r3, #1
 8009e7e:	d102      	bne.n	8009e86 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	2203      	movs	r2, #3
 8009e84:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	781b      	ldrb	r3, [r3, #0]
 8009e8a:	b2db      	uxtb	r3, r3
 8009e8c:	2b0b      	cmp	r3, #11
 8009e8e:	f200 81bc 	bhi.w	800a20a <USBH_Process+0x3a6>
 8009e92:	a201      	add	r2, pc, #4	@ (adr r2, 8009e98 <USBH_Process+0x34>)
 8009e94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e98:	08009ec9 	.word	0x08009ec9
 8009e9c:	08009efb 	.word	0x08009efb
 8009ea0:	08009f65 	.word	0x08009f65
 8009ea4:	0800a1a5 	.word	0x0800a1a5
 8009ea8:	0800a20b 	.word	0x0800a20b
 8009eac:	0800a005 	.word	0x0800a005
 8009eb0:	0800a14b 	.word	0x0800a14b
 8009eb4:	0800a03b 	.word	0x0800a03b
 8009eb8:	0800a05b 	.word	0x0800a05b
 8009ebc:	0800a079 	.word	0x0800a079
 8009ec0:	0800a0bd 	.word	0x0800a0bd
 8009ec4:	0800a18d 	.word	0x0800a18d
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 8009ece:	b2db      	uxtb	r3, r3
 8009ed0:	2b00      	cmp	r3, #0
 8009ed2:	f000 819c 	beq.w	800a20e <USBH_Process+0x3aa>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	2201      	movs	r2, #1
 8009eda:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8009edc:	20c8      	movs	r0, #200	@ 0xc8
 8009ede:	f001 fe1a 	bl	800bb16 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 8009ee2:	6878      	ldr	r0, [r7, #4]
 8009ee4:	f001 fd0d 	bl	800b902 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	2200      	movs	r2, #0
 8009eec:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	2200      	movs	r2, #0
 8009ef4:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8009ef8:	e189      	b.n	800a20e <USBH_Process+0x3aa>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 8009f00:	b2db      	uxtb	r3, r3
 8009f02:	2b01      	cmp	r3, #1
 8009f04:	d107      	bne.n	8009f16 <USBH_Process+0xb2>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	2200      	movs	r2, #0
 8009f0a:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	2202      	movs	r2, #2
 8009f12:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8009f14:	e18a      	b.n	800a22c <USBH_Process+0x3c8>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8009f1c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009f20:	d914      	bls.n	8009f4c <USBH_Process+0xe8>
          phost->device.RstCnt++;
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8009f28:	3301      	adds	r3, #1
 8009f2a:	b2da      	uxtb	r2, r3
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8009f38:	2b03      	cmp	r3, #3
 8009f3a:	d903      	bls.n	8009f44 <USBH_Process+0xe0>
            phost->gState = HOST_ABORT_STATE;
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	220d      	movs	r2, #13
 8009f40:	701a      	strb	r2, [r3, #0]
      break;
 8009f42:	e173      	b.n	800a22c <USBH_Process+0x3c8>
            phost->gState = HOST_IDLE;
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	2200      	movs	r2, #0
 8009f48:	701a      	strb	r2, [r3, #0]
      break;
 8009f4a:	e16f      	b.n	800a22c <USBH_Process+0x3c8>
          phost->Timeout += 10U;
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8009f52:	f103 020a 	add.w	r2, r3, #10
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 8009f5c:	200a      	movs	r0, #10
 8009f5e:	f001 fdda 	bl	800bb16 <USBH_Delay>
      break;
 8009f62:	e163      	b.n	800a22c <USBH_Process+0x3c8>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009f6a:	2b00      	cmp	r3, #0
 8009f6c:	d005      	beq.n	8009f7a <USBH_Process+0x116>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009f74:	2104      	movs	r1, #4
 8009f76:	6878      	ldr	r0, [r7, #4]
 8009f78:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8009f7a:	2064      	movs	r0, #100	@ 0x64
 8009f7c:	f001 fdcb 	bl	800bb16 <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 8009f80:	6878      	ldr	r0, [r7, #4]
 8009f82:	f001 fc97 	bl	800b8b4 <USBH_LL_GetSpeed>
 8009f86:	4603      	mov	r3, r0
 8009f88:	461a      	mov	r2, r3
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimeout = USBH_NAK_SOF_COUNT;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->gState = HOST_ENUMERATION;
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	2205      	movs	r2, #5
 8009f94:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8009f96:	2100      	movs	r1, #0
 8009f98:	6878      	ldr	r0, [r7, #4]
 8009f9a:	f001 faa2 	bl	800b4e2 <USBH_AllocPipe>
 8009f9e:	4603      	mov	r3, r0
 8009fa0:	461a      	mov	r2, r3
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8009fa6:	2180      	movs	r1, #128	@ 0x80
 8009fa8:	6878      	ldr	r0, [r7, #4]
 8009faa:	f001 fa9a 	bl	800b4e2 <USBH_AllocPipe>
 8009fae:	4603      	mov	r3, r0
 8009fb0:	461a      	mov	r2, r3
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	7919      	ldrb	r1, [r3, #4]
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8009fc6:	687a      	ldr	r2, [r7, #4]
 8009fc8:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8009fca:	9202      	str	r2, [sp, #8]
 8009fcc:	2200      	movs	r2, #0
 8009fce:	9201      	str	r2, [sp, #4]
 8009fd0:	9300      	str	r3, [sp, #0]
 8009fd2:	4603      	mov	r3, r0
 8009fd4:	2280      	movs	r2, #128	@ 0x80
 8009fd6:	6878      	ldr	r0, [r7, #4]
 8009fd8:	f001 fa54 	bl	800b484 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	7959      	ldrb	r1, [r3, #5]
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8009fec:	687a      	ldr	r2, [r7, #4]
 8009fee:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8009ff0:	9202      	str	r2, [sp, #8]
 8009ff2:	2200      	movs	r2, #0
 8009ff4:	9201      	str	r2, [sp, #4]
 8009ff6:	9300      	str	r3, [sp, #0]
 8009ff8:	4603      	mov	r3, r0
 8009ffa:	2200      	movs	r2, #0
 8009ffc:	6878      	ldr	r0, [r7, #4]
 8009ffe:	f001 fa41 	bl	800b484 <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800a002:	e113      	b.n	800a22c <USBH_Process+0x3c8>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 800a004:	6878      	ldr	r0, [r7, #4]
 800a006:	f000 f917 	bl	800a238 <USBH_HandleEnum>
 800a00a:	4603      	mov	r3, r0
 800a00c:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 800a00e:	7bbb      	ldrb	r3, [r7, #14]
 800a010:	b2db      	uxtb	r3, r3
 800a012:	2b00      	cmp	r3, #0
 800a014:	f040 80fd 	bne.w	800a212 <USBH_Process+0x3ae>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	2200      	movs	r2, #0
 800a01c:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 800a026:	2b01      	cmp	r3, #1
 800a028:	d103      	bne.n	800a032 <USBH_Process+0x1ce>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	2208      	movs	r2, #8
 800a02e:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800a030:	e0ef      	b.n	800a212 <USBH_Process+0x3ae>
          phost->gState = HOST_INPUT;
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	2207      	movs	r2, #7
 800a036:	701a      	strb	r2, [r3, #0]
      break;
 800a038:	e0eb      	b.n	800a212 <USBH_Process+0x3ae>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800a040:	2b00      	cmp	r3, #0
 800a042:	f000 80e8 	beq.w	800a216 <USBH_Process+0x3b2>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800a04c:	2101      	movs	r1, #1
 800a04e:	6878      	ldr	r0, [r7, #4]
 800a050:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	2208      	movs	r2, #8
 800a056:	701a      	strb	r2, [r3, #0]
#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
    }
    break;
 800a058:	e0dd      	b.n	800a216 <USBH_Process+0x3b2>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 800a060:	4619      	mov	r1, r3
 800a062:	6878      	ldr	r0, [r7, #4]
 800a064:	f000 fc3f 	bl	800a8e6 <USBH_SetCfg>
 800a068:	4603      	mov	r3, r0
 800a06a:	2b00      	cmp	r3, #0
 800a06c:	f040 80d5 	bne.w	800a21a <USBH_Process+0x3b6>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	2209      	movs	r2, #9
 800a074:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800a076:	e0d0      	b.n	800a21a <USBH_Process+0x3b6>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 800a07e:	f003 0320 	and.w	r3, r3, #32
 800a082:	2b00      	cmp	r3, #0
 800a084:	d016      	beq.n	800a0b4 <USBH_Process+0x250>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 800a086:	2101      	movs	r1, #1
 800a088:	6878      	ldr	r0, [r7, #4]
 800a08a:	f000 fc4f 	bl	800a92c <USBH_SetFeature>
 800a08e:	4603      	mov	r3, r0
 800a090:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800a092:	7bbb      	ldrb	r3, [r7, #14]
 800a094:	b2db      	uxtb	r3, r3
 800a096:	2b00      	cmp	r3, #0
 800a098:	d103      	bne.n	800a0a2 <USBH_Process+0x23e>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	220a      	movs	r2, #10
 800a09e:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800a0a0:	e0bd      	b.n	800a21e <USBH_Process+0x3ba>
        else if (status == USBH_NOT_SUPPORTED)
 800a0a2:	7bbb      	ldrb	r3, [r7, #14]
 800a0a4:	b2db      	uxtb	r3, r3
 800a0a6:	2b03      	cmp	r3, #3
 800a0a8:	f040 80b9 	bne.w	800a21e <USBH_Process+0x3ba>
          phost->gState = HOST_CHECK_CLASS;
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	220a      	movs	r2, #10
 800a0b0:	701a      	strb	r2, [r3, #0]
      break;
 800a0b2:	e0b4      	b.n	800a21e <USBH_Process+0x3ba>
        phost->gState = HOST_CHECK_CLASS;
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	220a      	movs	r2, #10
 800a0b8:	701a      	strb	r2, [r3, #0]
      break;
 800a0ba:	e0b0      	b.n	800a21e <USBH_Process+0x3ba>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800a0c2:	2b00      	cmp	r3, #0
 800a0c4:	f000 80ad 	beq.w	800a222 <USBH_Process+0x3be>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	2200      	movs	r2, #0
 800a0cc:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800a0d0:	2300      	movs	r3, #0
 800a0d2:	73fb      	strb	r3, [r7, #15]
 800a0d4:	e016      	b.n	800a104 <USBH_Process+0x2a0>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 800a0d6:	7bfa      	ldrb	r2, [r7, #15]
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	32de      	adds	r2, #222	@ 0xde
 800a0dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a0e0:	791a      	ldrb	r2, [r3, #4]
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 800a0e8:	429a      	cmp	r2, r3
 800a0ea:	d108      	bne.n	800a0fe <USBH_Process+0x29a>
          {
            phost->pActiveClass = phost->pClass[idx];
 800a0ec:	7bfa      	ldrb	r2, [r7, #15]
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	32de      	adds	r2, #222	@ 0xde
 800a0f2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 800a0fc:	e005      	b.n	800a10a <USBH_Process+0x2a6>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800a0fe:	7bfb      	ldrb	r3, [r7, #15]
 800a100:	3301      	adds	r3, #1
 800a102:	73fb      	strb	r3, [r7, #15]
 800a104:	7bfb      	ldrb	r3, [r7, #15]
 800a106:	2b00      	cmp	r3, #0
 800a108:	d0e5      	beq.n	800a0d6 <USBH_Process+0x272>
          }
        }

        if (phost->pActiveClass != NULL)
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a110:	2b00      	cmp	r3, #0
 800a112:	d016      	beq.n	800a142 <USBH_Process+0x2de>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a11a:	689b      	ldr	r3, [r3, #8]
 800a11c:	6878      	ldr	r0, [r7, #4]
 800a11e:	4798      	blx	r3
 800a120:	4603      	mov	r3, r0
 800a122:	2b00      	cmp	r3, #0
 800a124:	d109      	bne.n	800a13a <USBH_Process+0x2d6>
          {
            phost->gState = HOST_CLASS_REQUEST;
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	2206      	movs	r2, #6
 800a12a:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800a132:	2103      	movs	r1, #3
 800a134:	6878      	ldr	r0, [r7, #4]
 800a136:	4798      	blx	r3
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800a138:	e073      	b.n	800a222 <USBH_Process+0x3be>
            phost->gState = HOST_ABORT_STATE;
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	220d      	movs	r2, #13
 800a13e:	701a      	strb	r2, [r3, #0]
      break;
 800a140:	e06f      	b.n	800a222 <USBH_Process+0x3be>
          phost->gState = HOST_ABORT_STATE;
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	220d      	movs	r2, #13
 800a146:	701a      	strb	r2, [r3, #0]
      break;
 800a148:	e06b      	b.n	800a222 <USBH_Process+0x3be>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a150:	2b00      	cmp	r3, #0
 800a152:	d017      	beq.n	800a184 <USBH_Process+0x320>
      {
        status = phost->pActiveClass->Requests(phost);
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a15a:	691b      	ldr	r3, [r3, #16]
 800a15c:	6878      	ldr	r0, [r7, #4]
 800a15e:	4798      	blx	r3
 800a160:	4603      	mov	r3, r0
 800a162:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800a164:	7bbb      	ldrb	r3, [r7, #14]
 800a166:	b2db      	uxtb	r3, r3
 800a168:	2b00      	cmp	r3, #0
 800a16a:	d103      	bne.n	800a174 <USBH_Process+0x310>
        {
          phost->gState = HOST_CLASS;
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	220b      	movs	r2, #11
 800a170:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800a172:	e058      	b.n	800a226 <USBH_Process+0x3c2>
        else if (status == USBH_FAIL)
 800a174:	7bbb      	ldrb	r3, [r7, #14]
 800a176:	b2db      	uxtb	r3, r3
 800a178:	2b02      	cmp	r3, #2
 800a17a:	d154      	bne.n	800a226 <USBH_Process+0x3c2>
          phost->gState = HOST_ABORT_STATE;
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	220d      	movs	r2, #13
 800a180:	701a      	strb	r2, [r3, #0]
      break;
 800a182:	e050      	b.n	800a226 <USBH_Process+0x3c2>
        phost->gState = HOST_ABORT_STATE;
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	220d      	movs	r2, #13
 800a188:	701a      	strb	r2, [r3, #0]
      break;
 800a18a:	e04c      	b.n	800a226 <USBH_Process+0x3c2>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a192:	2b00      	cmp	r3, #0
 800a194:	d049      	beq.n	800a22a <USBH_Process+0x3c6>
      {
        phost->pActiveClass->BgndProcess(phost);
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a19c:	695b      	ldr	r3, [r3, #20]
 800a19e:	6878      	ldr	r0, [r7, #4]
 800a1a0:	4798      	blx	r3
      }
      break;
 800a1a2:	e042      	b.n	800a22a <USBH_Process+0x3c6>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	2200      	movs	r2, #0
 800a1a8:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 800a1ac:	6878      	ldr	r0, [r7, #4]
 800a1ae:	f7ff fd4b 	bl	8009c48 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a1b8:	2b00      	cmp	r3, #0
 800a1ba:	d009      	beq.n	800a1d0 <USBH_Process+0x36c>
      {
        phost->pActiveClass->DeInit(phost);
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a1c2:	68db      	ldr	r3, [r3, #12]
 800a1c4:	6878      	ldr	r0, [r7, #4]
 800a1c6:	4798      	blx	r3
        phost->pActiveClass = NULL;
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	2200      	movs	r2, #0
 800a1cc:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800a1d6:	2b00      	cmp	r3, #0
 800a1d8:	d005      	beq.n	800a1e6 <USBH_Process+0x382>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800a1e0:	2105      	movs	r1, #5
 800a1e2:	6878      	ldr	r0, [r7, #4]
 800a1e4:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 800a1ec:	b2db      	uxtb	r3, r3
 800a1ee:	2b01      	cmp	r3, #1
 800a1f0:	d107      	bne.n	800a202 <USBH_Process+0x39e>
      {
        phost->device.is_ReEnumerated = 0U;
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	2200      	movs	r2, #0
 800a1f6:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 800a1fa:	6878      	ldr	r0, [r7, #4]
 800a1fc:	f7ff fe21 	bl	8009e42 <USBH_Start>
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800a200:	e014      	b.n	800a22c <USBH_Process+0x3c8>
        (void)USBH_LL_Start(phost);
 800a202:	6878      	ldr	r0, [r7, #4]
 800a204:	f001 fb20 	bl	800b848 <USBH_LL_Start>
      break;
 800a208:	e010      	b.n	800a22c <USBH_Process+0x3c8>

    case HOST_ABORT_STATE:
    default :
      break;
 800a20a:	bf00      	nop
 800a20c:	e00e      	b.n	800a22c <USBH_Process+0x3c8>
      break;
 800a20e:	bf00      	nop
 800a210:	e00c      	b.n	800a22c <USBH_Process+0x3c8>
      break;
 800a212:	bf00      	nop
 800a214:	e00a      	b.n	800a22c <USBH_Process+0x3c8>
    break;
 800a216:	bf00      	nop
 800a218:	e008      	b.n	800a22c <USBH_Process+0x3c8>
      break;
 800a21a:	bf00      	nop
 800a21c:	e006      	b.n	800a22c <USBH_Process+0x3c8>
      break;
 800a21e:	bf00      	nop
 800a220:	e004      	b.n	800a22c <USBH_Process+0x3c8>
      break;
 800a222:	bf00      	nop
 800a224:	e002      	b.n	800a22c <USBH_Process+0x3c8>
      break;
 800a226:	bf00      	nop
 800a228:	e000      	b.n	800a22c <USBH_Process+0x3c8>
      break;
 800a22a:	bf00      	nop
  }
  return USBH_OK;
 800a22c:	2300      	movs	r3, #0
}
 800a22e:	4618      	mov	r0, r3
 800a230:	3710      	adds	r7, #16
 800a232:	46bd      	mov	sp, r7
 800a234:	bd80      	pop	{r7, pc}
 800a236:	bf00      	nop

0800a238 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 800a238:	b580      	push	{r7, lr}
 800a23a:	b088      	sub	sp, #32
 800a23c:	af04      	add	r7, sp, #16
 800a23e:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800a240:	2301      	movs	r3, #1
 800a242:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 800a244:	2301      	movs	r3, #1
 800a246:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	785b      	ldrb	r3, [r3, #1]
 800a24c:	2b07      	cmp	r3, #7
 800a24e:	f200 81bd 	bhi.w	800a5cc <USBH_HandleEnum+0x394>
 800a252:	a201      	add	r2, pc, #4	@ (adr r2, 800a258 <USBH_HandleEnum+0x20>)
 800a254:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a258:	0800a279 	.word	0x0800a279
 800a25c:	0800a333 	.word	0x0800a333
 800a260:	0800a39d 	.word	0x0800a39d
 800a264:	0800a427 	.word	0x0800a427
 800a268:	0800a491 	.word	0x0800a491
 800a26c:	0800a501 	.word	0x0800a501
 800a270:	0800a547 	.word	0x0800a547
 800a274:	0800a58d 	.word	0x0800a58d
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 800a278:	2108      	movs	r1, #8
 800a27a:	6878      	ldr	r0, [r7, #4]
 800a27c:	f000 fa50 	bl	800a720 <USBH_Get_DevDesc>
 800a280:	4603      	mov	r3, r0
 800a282:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800a284:	7bbb      	ldrb	r3, [r7, #14]
 800a286:	2b00      	cmp	r3, #0
 800a288:	d12e      	bne.n	800a2e8 <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	2201      	movs	r2, #1
 800a298:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	7919      	ldrb	r1, [r3, #4]
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800a2aa:	687a      	ldr	r2, [r7, #4]
 800a2ac:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800a2ae:	9202      	str	r2, [sp, #8]
 800a2b0:	2200      	movs	r2, #0
 800a2b2:	9201      	str	r2, [sp, #4]
 800a2b4:	9300      	str	r3, [sp, #0]
 800a2b6:	4603      	mov	r3, r0
 800a2b8:	2280      	movs	r2, #128	@ 0x80
 800a2ba:	6878      	ldr	r0, [r7, #4]
 800a2bc:	f001 f8e2 	bl	800b484 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	7959      	ldrb	r1, [r3, #5]
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800a2d0:	687a      	ldr	r2, [r7, #4]
 800a2d2:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800a2d4:	9202      	str	r2, [sp, #8]
 800a2d6:	2200      	movs	r2, #0
 800a2d8:	9201      	str	r2, [sp, #4]
 800a2da:	9300      	str	r3, [sp, #0]
 800a2dc:	4603      	mov	r3, r0
 800a2de:	2200      	movs	r2, #0
 800a2e0:	6878      	ldr	r0, [r7, #4]
 800a2e2:	f001 f8cf 	bl	800b484 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800a2e6:	e173      	b.n	800a5d0 <USBH_HandleEnum+0x398>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a2e8:	7bbb      	ldrb	r3, [r7, #14]
 800a2ea:	2b03      	cmp	r3, #3
 800a2ec:	f040 8170 	bne.w	800a5d0 <USBH_HandleEnum+0x398>
        phost->device.EnumCnt++;
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800a2f6:	3301      	adds	r3, #1
 800a2f8:	b2da      	uxtb	r2, r3
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800a306:	2b03      	cmp	r3, #3
 800a308:	d903      	bls.n	800a312 <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	220d      	movs	r2, #13
 800a30e:	701a      	strb	r2, [r3, #0]
      break;
 800a310:	e15e      	b.n	800a5d0 <USBH_HandleEnum+0x398>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	795b      	ldrb	r3, [r3, #5]
 800a316:	4619      	mov	r1, r3
 800a318:	6878      	ldr	r0, [r7, #4]
 800a31a:	f001 f903 	bl	800b524 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	791b      	ldrb	r3, [r3, #4]
 800a322:	4619      	mov	r1, r3
 800a324:	6878      	ldr	r0, [r7, #4]
 800a326:	f001 f8fd 	bl	800b524 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	2200      	movs	r2, #0
 800a32e:	701a      	strb	r2, [r3, #0]
      break;
 800a330:	e14e      	b.n	800a5d0 <USBH_HandleEnum+0x398>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 800a332:	2112      	movs	r1, #18
 800a334:	6878      	ldr	r0, [r7, #4]
 800a336:	f000 f9f3 	bl	800a720 <USBH_Get_DevDesc>
 800a33a:	4603      	mov	r3, r0
 800a33c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800a33e:	7bbb      	ldrb	r3, [r7, #14]
 800a340:	2b00      	cmp	r3, #0
 800a342:	d103      	bne.n	800a34c <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	2202      	movs	r2, #2
 800a348:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800a34a:	e143      	b.n	800a5d4 <USBH_HandleEnum+0x39c>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a34c:	7bbb      	ldrb	r3, [r7, #14]
 800a34e:	2b03      	cmp	r3, #3
 800a350:	f040 8140 	bne.w	800a5d4 <USBH_HandleEnum+0x39c>
        phost->device.EnumCnt++;
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800a35a:	3301      	adds	r3, #1
 800a35c:	b2da      	uxtb	r2, r3
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800a36a:	2b03      	cmp	r3, #3
 800a36c:	d903      	bls.n	800a376 <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	220d      	movs	r2, #13
 800a372:	701a      	strb	r2, [r3, #0]
      break;
 800a374:	e12e      	b.n	800a5d4 <USBH_HandleEnum+0x39c>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	795b      	ldrb	r3, [r3, #5]
 800a37a:	4619      	mov	r1, r3
 800a37c:	6878      	ldr	r0, [r7, #4]
 800a37e:	f001 f8d1 	bl	800b524 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	791b      	ldrb	r3, [r3, #4]
 800a386:	4619      	mov	r1, r3
 800a388:	6878      	ldr	r0, [r7, #4]
 800a38a:	f001 f8cb 	bl	800b524 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	2200      	movs	r2, #0
 800a392:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	2200      	movs	r2, #0
 800a398:	701a      	strb	r2, [r3, #0]
      break;
 800a39a:	e11b      	b.n	800a5d4 <USBH_HandleEnum+0x39c>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 800a39c:	2101      	movs	r1, #1
 800a39e:	6878      	ldr	r0, [r7, #4]
 800a3a0:	f000 fa7d 	bl	800a89e <USBH_SetAddress>
 800a3a4:	4603      	mov	r3, r0
 800a3a6:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800a3a8:	7bbb      	ldrb	r3, [r7, #14]
 800a3aa:	2b00      	cmp	r3, #0
 800a3ac:	d130      	bne.n	800a410 <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 800a3ae:	2002      	movs	r0, #2
 800a3b0:	f001 fbb1 	bl	800bb16 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	2201      	movs	r2, #1
 800a3b8:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	2203      	movs	r2, #3
 800a3c0:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	7919      	ldrb	r1, [r3, #4]
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800a3d2:	687a      	ldr	r2, [r7, #4]
 800a3d4:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800a3d6:	9202      	str	r2, [sp, #8]
 800a3d8:	2200      	movs	r2, #0
 800a3da:	9201      	str	r2, [sp, #4]
 800a3dc:	9300      	str	r3, [sp, #0]
 800a3de:	4603      	mov	r3, r0
 800a3e0:	2280      	movs	r2, #128	@ 0x80
 800a3e2:	6878      	ldr	r0, [r7, #4]
 800a3e4:	f001 f84e 	bl	800b484 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	7959      	ldrb	r1, [r3, #5]
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800a3f8:	687a      	ldr	r2, [r7, #4]
 800a3fa:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800a3fc:	9202      	str	r2, [sp, #8]
 800a3fe:	2200      	movs	r2, #0
 800a400:	9201      	str	r2, [sp, #4]
 800a402:	9300      	str	r3, [sp, #0]
 800a404:	4603      	mov	r3, r0
 800a406:	2200      	movs	r2, #0
 800a408:	6878      	ldr	r0, [r7, #4]
 800a40a:	f001 f83b 	bl	800b484 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800a40e:	e0e3      	b.n	800a5d8 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a410:	7bbb      	ldrb	r3, [r7, #14]
 800a412:	2b03      	cmp	r3, #3
 800a414:	f040 80e0 	bne.w	800a5d8 <USBH_HandleEnum+0x3a0>
        phost->gState = HOST_ABORT_STATE;
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	220d      	movs	r2, #13
 800a41c:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	2200      	movs	r2, #0
 800a422:	705a      	strb	r2, [r3, #1]
      break;
 800a424:	e0d8      	b.n	800a5d8 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 800a426:	2109      	movs	r1, #9
 800a428:	6878      	ldr	r0, [r7, #4]
 800a42a:	f000 f9a5 	bl	800a778 <USBH_Get_CfgDesc>
 800a42e:	4603      	mov	r3, r0
 800a430:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800a432:	7bbb      	ldrb	r3, [r7, #14]
 800a434:	2b00      	cmp	r3, #0
 800a436:	d103      	bne.n	800a440 <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	2204      	movs	r2, #4
 800a43c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800a43e:	e0cd      	b.n	800a5dc <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a440:	7bbb      	ldrb	r3, [r7, #14]
 800a442:	2b03      	cmp	r3, #3
 800a444:	f040 80ca 	bne.w	800a5dc <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800a44e:	3301      	adds	r3, #1
 800a450:	b2da      	uxtb	r2, r3
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800a45e:	2b03      	cmp	r3, #3
 800a460:	d903      	bls.n	800a46a <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	220d      	movs	r2, #13
 800a466:	701a      	strb	r2, [r3, #0]
      break;
 800a468:	e0b8      	b.n	800a5dc <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	795b      	ldrb	r3, [r3, #5]
 800a46e:	4619      	mov	r1, r3
 800a470:	6878      	ldr	r0, [r7, #4]
 800a472:	f001 f857 	bl	800b524 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	791b      	ldrb	r3, [r3, #4]
 800a47a:	4619      	mov	r1, r3
 800a47c:	6878      	ldr	r0, [r7, #4]
 800a47e:	f001 f851 	bl	800b524 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	2200      	movs	r2, #0
 800a486:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	2200      	movs	r2, #0
 800a48c:	701a      	strb	r2, [r3, #0]
      break;
 800a48e:	e0a5      	b.n	800a5dc <USBH_HandleEnum+0x3a4>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 800a496:	4619      	mov	r1, r3
 800a498:	6878      	ldr	r0, [r7, #4]
 800a49a:	f000 f96d 	bl	800a778 <USBH_Get_CfgDesc>
 800a49e:	4603      	mov	r3, r0
 800a4a0:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800a4a2:	7bbb      	ldrb	r3, [r7, #14]
 800a4a4:	2b00      	cmp	r3, #0
 800a4a6:	d103      	bne.n	800a4b0 <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	2205      	movs	r2, #5
 800a4ac:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800a4ae:	e097      	b.n	800a5e0 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a4b0:	7bbb      	ldrb	r3, [r7, #14]
 800a4b2:	2b03      	cmp	r3, #3
 800a4b4:	f040 8094 	bne.w	800a5e0 <USBH_HandleEnum+0x3a8>
        phost->device.EnumCnt++;
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800a4be:	3301      	adds	r3, #1
 800a4c0:	b2da      	uxtb	r2, r3
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800a4ce:	2b03      	cmp	r3, #3
 800a4d0:	d903      	bls.n	800a4da <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	220d      	movs	r2, #13
 800a4d6:	701a      	strb	r2, [r3, #0]
      break;
 800a4d8:	e082      	b.n	800a5e0 <USBH_HandleEnum+0x3a8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	795b      	ldrb	r3, [r3, #5]
 800a4de:	4619      	mov	r1, r3
 800a4e0:	6878      	ldr	r0, [r7, #4]
 800a4e2:	f001 f81f 	bl	800b524 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	791b      	ldrb	r3, [r3, #4]
 800a4ea:	4619      	mov	r1, r3
 800a4ec:	6878      	ldr	r0, [r7, #4]
 800a4ee:	f001 f819 	bl	800b524 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	2200      	movs	r2, #0
 800a4f6:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	2200      	movs	r2, #0
 800a4fc:	701a      	strb	r2, [r3, #0]
      break;
 800a4fe:	e06f      	b.n	800a5e0 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 800a506:	2b00      	cmp	r3, #0
 800a508:	d019      	beq.n	800a53e <USBH_HandleEnum+0x306>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800a516:	23ff      	movs	r3, #255	@ 0xff
 800a518:	6878      	ldr	r0, [r7, #4]
 800a51a:	f000 f957 	bl	800a7cc <USBH_Get_StringDesc>
 800a51e:	4603      	mov	r3, r0
 800a520:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800a522:	7bbb      	ldrb	r3, [r7, #14]
 800a524:	2b00      	cmp	r3, #0
 800a526:	d103      	bne.n	800a530 <USBH_HandleEnum+0x2f8>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	2206      	movs	r2, #6
 800a52c:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800a52e:	e059      	b.n	800a5e4 <USBH_HandleEnum+0x3ac>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a530:	7bbb      	ldrb	r3, [r7, #14]
 800a532:	2b03      	cmp	r3, #3
 800a534:	d156      	bne.n	800a5e4 <USBH_HandleEnum+0x3ac>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	2206      	movs	r2, #6
 800a53a:	705a      	strb	r2, [r3, #1]
      break;
 800a53c:	e052      	b.n	800a5e4 <USBH_HandleEnum+0x3ac>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	2206      	movs	r2, #6
 800a542:	705a      	strb	r2, [r3, #1]
      break;
 800a544:	e04e      	b.n	800a5e4 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 800a54c:	2b00      	cmp	r3, #0
 800a54e:	d019      	beq.n	800a584 <USBH_HandleEnum+0x34c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800a55c:	23ff      	movs	r3, #255	@ 0xff
 800a55e:	6878      	ldr	r0, [r7, #4]
 800a560:	f000 f934 	bl	800a7cc <USBH_Get_StringDesc>
 800a564:	4603      	mov	r3, r0
 800a566:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800a568:	7bbb      	ldrb	r3, [r7, #14]
 800a56a:	2b00      	cmp	r3, #0
 800a56c:	d103      	bne.n	800a576 <USBH_HandleEnum+0x33e>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	2207      	movs	r2, #7
 800a572:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800a574:	e038      	b.n	800a5e8 <USBH_HandleEnum+0x3b0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a576:	7bbb      	ldrb	r3, [r7, #14]
 800a578:	2b03      	cmp	r3, #3
 800a57a:	d135      	bne.n	800a5e8 <USBH_HandleEnum+0x3b0>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	2207      	movs	r2, #7
 800a580:	705a      	strb	r2, [r3, #1]
      break;
 800a582:	e031      	b.n	800a5e8 <USBH_HandleEnum+0x3b0>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	2207      	movs	r2, #7
 800a588:	705a      	strb	r2, [r3, #1]
      break;
 800a58a:	e02d      	b.n	800a5e8 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 800a592:	2b00      	cmp	r3, #0
 800a594:	d017      	beq.n	800a5c6 <USBH_HandleEnum+0x38e>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800a5a2:	23ff      	movs	r3, #255	@ 0xff
 800a5a4:	6878      	ldr	r0, [r7, #4]
 800a5a6:	f000 f911 	bl	800a7cc <USBH_Get_StringDesc>
 800a5aa:	4603      	mov	r3, r0
 800a5ac:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800a5ae:	7bbb      	ldrb	r3, [r7, #14]
 800a5b0:	2b00      	cmp	r3, #0
 800a5b2:	d102      	bne.n	800a5ba <USBH_HandleEnum+0x382>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 800a5b4:	2300      	movs	r3, #0
 800a5b6:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 800a5b8:	e018      	b.n	800a5ec <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a5ba:	7bbb      	ldrb	r3, [r7, #14]
 800a5bc:	2b03      	cmp	r3, #3
 800a5be:	d115      	bne.n	800a5ec <USBH_HandleEnum+0x3b4>
          Status = USBH_OK;
 800a5c0:	2300      	movs	r3, #0
 800a5c2:	73fb      	strb	r3, [r7, #15]
      break;
 800a5c4:	e012      	b.n	800a5ec <USBH_HandleEnum+0x3b4>
        Status = USBH_OK;
 800a5c6:	2300      	movs	r3, #0
 800a5c8:	73fb      	strb	r3, [r7, #15]
      break;
 800a5ca:	e00f      	b.n	800a5ec <USBH_HandleEnum+0x3b4>

    default:
      break;
 800a5cc:	bf00      	nop
 800a5ce:	e00e      	b.n	800a5ee <USBH_HandleEnum+0x3b6>
      break;
 800a5d0:	bf00      	nop
 800a5d2:	e00c      	b.n	800a5ee <USBH_HandleEnum+0x3b6>
      break;
 800a5d4:	bf00      	nop
 800a5d6:	e00a      	b.n	800a5ee <USBH_HandleEnum+0x3b6>
      break;
 800a5d8:	bf00      	nop
 800a5da:	e008      	b.n	800a5ee <USBH_HandleEnum+0x3b6>
      break;
 800a5dc:	bf00      	nop
 800a5de:	e006      	b.n	800a5ee <USBH_HandleEnum+0x3b6>
      break;
 800a5e0:	bf00      	nop
 800a5e2:	e004      	b.n	800a5ee <USBH_HandleEnum+0x3b6>
      break;
 800a5e4:	bf00      	nop
 800a5e6:	e002      	b.n	800a5ee <USBH_HandleEnum+0x3b6>
      break;
 800a5e8:	bf00      	nop
 800a5ea:	e000      	b.n	800a5ee <USBH_HandleEnum+0x3b6>
      break;
 800a5ec:	bf00      	nop
  }
  return Status;
 800a5ee:	7bfb      	ldrb	r3, [r7, #15]
}
 800a5f0:	4618      	mov	r0, r3
 800a5f2:	3710      	adds	r7, #16
 800a5f4:	46bd      	mov	sp, r7
 800a5f6:	bd80      	pop	{r7, pc}

0800a5f8 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 800a5f8:	b480      	push	{r7}
 800a5fa:	b083      	sub	sp, #12
 800a5fc:	af00      	add	r7, sp, #0
 800a5fe:	6078      	str	r0, [r7, #4]
 800a600:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	683a      	ldr	r2, [r7, #0]
 800a606:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 800a60a:	bf00      	nop
 800a60c:	370c      	adds	r7, #12
 800a60e:	46bd      	mov	sp, r7
 800a610:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a614:	4770      	bx	lr

0800a616 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800a616:	b580      	push	{r7, lr}
 800a618:	b082      	sub	sp, #8
 800a61a:	af00      	add	r7, sp, #0
 800a61c:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800a624:	1c5a      	adds	r2, r3, #1
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 800a62c:	6878      	ldr	r0, [r7, #4]
 800a62e:	f000 f804 	bl	800a63a <USBH_HandleSof>
}
 800a632:	bf00      	nop
 800a634:	3708      	adds	r7, #8
 800a636:	46bd      	mov	sp, r7
 800a638:	bd80      	pop	{r7, pc}

0800a63a <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800a63a:	b580      	push	{r7, lr}
 800a63c:	b082      	sub	sp, #8
 800a63e:	af00      	add	r7, sp, #0
 800a640:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	781b      	ldrb	r3, [r3, #0]
 800a646:	b2db      	uxtb	r3, r3
 800a648:	2b0b      	cmp	r3, #11
 800a64a:	d10a      	bne.n	800a662 <USBH_HandleSof+0x28>
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a652:	2b00      	cmp	r3, #0
 800a654:	d005      	beq.n	800a662 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a65c:	699b      	ldr	r3, [r3, #24]
 800a65e:	6878      	ldr	r0, [r7, #4]
 800a660:	4798      	blx	r3
  }
}
 800a662:	bf00      	nop
 800a664:	3708      	adds	r7, #8
 800a666:	46bd      	mov	sp, r7
 800a668:	bd80      	pop	{r7, pc}

0800a66a <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800a66a:	b480      	push	{r7}
 800a66c:	b083      	sub	sp, #12
 800a66e:	af00      	add	r7, sp, #0
 800a670:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	2201      	movs	r2, #1
 800a676:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return;
 800a67a:	bf00      	nop
}
 800a67c:	370c      	adds	r7, #12
 800a67e:	46bd      	mov	sp, r7
 800a680:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a684:	4770      	bx	lr

0800a686 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 800a686:	b480      	push	{r7}
 800a688:	b083      	sub	sp, #12
 800a68a:	af00      	add	r7, sp, #0
 800a68c:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	2200      	movs	r2, #0
 800a692:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_disconnected = 1U;
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	2201      	movs	r2, #1
 800a69a:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

  return;
 800a69e:	bf00      	nop
}
 800a6a0:	370c      	adds	r7, #12
 800a6a2:	46bd      	mov	sp, r7
 800a6a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6a8:	4770      	bx	lr

0800a6aa <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 800a6aa:	b480      	push	{r7}
 800a6ac:	b083      	sub	sp, #12
 800a6ae:	af00      	add	r7, sp, #0
 800a6b0:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	2201      	movs	r2, #1
 800a6b6:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	2200      	movs	r2, #0
 800a6be:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	2200      	movs	r2, #0
 800a6c6:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 800a6ca:	2300      	movs	r3, #0
}
 800a6cc:	4618      	mov	r0, r3
 800a6ce:	370c      	adds	r7, #12
 800a6d0:	46bd      	mov	sp, r7
 800a6d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6d6:	4770      	bx	lr

0800a6d8 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 800a6d8:	b580      	push	{r7, lr}
 800a6da:	b082      	sub	sp, #8
 800a6dc:	af00      	add	r7, sp, #0
 800a6de:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	2201      	movs	r2, #1
 800a6e4:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	2200      	movs	r2, #0
 800a6ec:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	2200      	movs	r2, #0
 800a6f4:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 800a6f8:	6878      	ldr	r0, [r7, #4]
 800a6fa:	f001 f8c0 	bl	800b87e <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	791b      	ldrb	r3, [r3, #4]
 800a702:	4619      	mov	r1, r3
 800a704:	6878      	ldr	r0, [r7, #4]
 800a706:	f000 ff0d 	bl	800b524 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	795b      	ldrb	r3, [r3, #5]
 800a70e:	4619      	mov	r1, r3
 800a710:	6878      	ldr	r0, [r7, #4]
 800a712:	f000 ff07 	bl	800b524 <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 800a716:	2300      	movs	r3, #0
}
 800a718:	4618      	mov	r0, r3
 800a71a:	3708      	adds	r7, #8
 800a71c:	46bd      	mov	sp, r7
 800a71e:	bd80      	pop	{r7, pc}

0800a720 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 800a720:	b580      	push	{r7, lr}
 800a722:	b086      	sub	sp, #24
 800a724:	af02      	add	r7, sp, #8
 800a726:	6078      	str	r0, [r7, #4]
 800a728:	460b      	mov	r3, r1
 800a72a:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 800a72c:	887b      	ldrh	r3, [r7, #2]
 800a72e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a732:	d901      	bls.n	800a738 <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800a734:	2303      	movs	r3, #3
 800a736:	e01b      	b.n	800a770 <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 800a73e:	887b      	ldrh	r3, [r7, #2]
 800a740:	9300      	str	r3, [sp, #0]
 800a742:	4613      	mov	r3, r2
 800a744:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800a748:	2100      	movs	r1, #0
 800a74a:	6878      	ldr	r0, [r7, #4]
 800a74c:	f000 f872 	bl	800a834 <USBH_GetDescriptor>
 800a750:	4603      	mov	r3, r0
 800a752:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 800a754:	7bfb      	ldrb	r3, [r7, #15]
 800a756:	2b00      	cmp	r3, #0
 800a758:	d109      	bne.n	800a76e <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800a760:	887a      	ldrh	r2, [r7, #2]
 800a762:	4619      	mov	r1, r3
 800a764:	6878      	ldr	r0, [r7, #4]
 800a766:	f000 f929 	bl	800a9bc <USBH_ParseDevDesc>
 800a76a:	4603      	mov	r3, r0
 800a76c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800a76e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a770:	4618      	mov	r0, r3
 800a772:	3710      	adds	r7, #16
 800a774:	46bd      	mov	sp, r7
 800a776:	bd80      	pop	{r7, pc}

0800a778 <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 800a778:	b580      	push	{r7, lr}
 800a77a:	b086      	sub	sp, #24
 800a77c:	af02      	add	r7, sp, #8
 800a77e:	6078      	str	r0, [r7, #4]
 800a780:	460b      	mov	r3, r1
 800a782:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	331c      	adds	r3, #28
 800a788:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 800a78a:	887b      	ldrh	r3, [r7, #2]
 800a78c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a790:	d901      	bls.n	800a796 <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800a792:	2303      	movs	r3, #3
 800a794:	e016      	b.n	800a7c4 <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 800a796:	887b      	ldrh	r3, [r7, #2]
 800a798:	9300      	str	r3, [sp, #0]
 800a79a:	68bb      	ldr	r3, [r7, #8]
 800a79c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a7a0:	2100      	movs	r1, #0
 800a7a2:	6878      	ldr	r0, [r7, #4]
 800a7a4:	f000 f846 	bl	800a834 <USBH_GetDescriptor>
 800a7a8:	4603      	mov	r3, r0
 800a7aa:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 800a7ac:	7bfb      	ldrb	r3, [r7, #15]
 800a7ae:	2b00      	cmp	r3, #0
 800a7b0:	d107      	bne.n	800a7c2 <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 800a7b2:	887b      	ldrh	r3, [r7, #2]
 800a7b4:	461a      	mov	r2, r3
 800a7b6:	68b9      	ldr	r1, [r7, #8]
 800a7b8:	6878      	ldr	r0, [r7, #4]
 800a7ba:	f000 f9af 	bl	800ab1c <USBH_ParseCfgDesc>
 800a7be:	4603      	mov	r3, r0
 800a7c0:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800a7c2:	7bfb      	ldrb	r3, [r7, #15]
}
 800a7c4:	4618      	mov	r0, r3
 800a7c6:	3710      	adds	r7, #16
 800a7c8:	46bd      	mov	sp, r7
 800a7ca:	bd80      	pop	{r7, pc}

0800a7cc <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 800a7cc:	b580      	push	{r7, lr}
 800a7ce:	b088      	sub	sp, #32
 800a7d0:	af02      	add	r7, sp, #8
 800a7d2:	60f8      	str	r0, [r7, #12]
 800a7d4:	607a      	str	r2, [r7, #4]
 800a7d6:	461a      	mov	r2, r3
 800a7d8:	460b      	mov	r3, r1
 800a7da:	72fb      	strb	r3, [r7, #11]
 800a7dc:	4613      	mov	r3, r2
 800a7de:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 800a7e0:	893b      	ldrh	r3, [r7, #8]
 800a7e2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a7e6:	d802      	bhi.n	800a7ee <USBH_Get_StringDesc+0x22>
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	2b00      	cmp	r3, #0
 800a7ec:	d101      	bne.n	800a7f2 <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800a7ee:	2303      	movs	r3, #3
 800a7f0:	e01c      	b.n	800a82c <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 800a7f2:	7afb      	ldrb	r3, [r7, #11]
 800a7f4:	b29b      	uxth	r3, r3
 800a7f6:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 800a7fa:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 800a7fc:	68fb      	ldr	r3, [r7, #12]
 800a7fe:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 800a802:	893b      	ldrh	r3, [r7, #8]
 800a804:	9300      	str	r3, [sp, #0]
 800a806:	460b      	mov	r3, r1
 800a808:	2100      	movs	r1, #0
 800a80a:	68f8      	ldr	r0, [r7, #12]
 800a80c:	f000 f812 	bl	800a834 <USBH_GetDescriptor>
 800a810:	4603      	mov	r3, r0
 800a812:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 800a814:	7dfb      	ldrb	r3, [r7, #23]
 800a816:	2b00      	cmp	r3, #0
 800a818:	d107      	bne.n	800a82a <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800a81a:	68fb      	ldr	r3, [r7, #12]
 800a81c:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800a820:	893a      	ldrh	r2, [r7, #8]
 800a822:	6879      	ldr	r1, [r7, #4]
 800a824:	4618      	mov	r0, r3
 800a826:	f000 fb8c 	bl	800af42 <USBH_ParseStringDesc>
  }

  return status;
 800a82a:	7dfb      	ldrb	r3, [r7, #23]
}
 800a82c:	4618      	mov	r0, r3
 800a82e:	3718      	adds	r7, #24
 800a830:	46bd      	mov	sp, r7
 800a832:	bd80      	pop	{r7, pc}

0800a834 <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 800a834:	b580      	push	{r7, lr}
 800a836:	b084      	sub	sp, #16
 800a838:	af00      	add	r7, sp, #0
 800a83a:	60f8      	str	r0, [r7, #12]
 800a83c:	607b      	str	r3, [r7, #4]
 800a83e:	460b      	mov	r3, r1
 800a840:	72fb      	strb	r3, [r7, #11]
 800a842:	4613      	mov	r3, r2
 800a844:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 800a846:	68fb      	ldr	r3, [r7, #12]
 800a848:	789b      	ldrb	r3, [r3, #2]
 800a84a:	2b01      	cmp	r3, #1
 800a84c:	d11c      	bne.n	800a888 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800a84e:	7afb      	ldrb	r3, [r7, #11]
 800a850:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800a854:	b2da      	uxtb	r2, r3
 800a856:	68fb      	ldr	r3, [r7, #12]
 800a858:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800a85a:	68fb      	ldr	r3, [r7, #12]
 800a85c:	2206      	movs	r2, #6
 800a85e:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800a860:	68fb      	ldr	r3, [r7, #12]
 800a862:	893a      	ldrh	r2, [r7, #8]
 800a864:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800a866:	893b      	ldrh	r3, [r7, #8]
 800a868:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800a86c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a870:	d104      	bne.n	800a87c <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800a872:	68fb      	ldr	r3, [r7, #12]
 800a874:	f240 4209 	movw	r2, #1033	@ 0x409
 800a878:	829a      	strh	r2, [r3, #20]
 800a87a:	e002      	b.n	800a882 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800a87c:	68fb      	ldr	r3, [r7, #12]
 800a87e:	2200      	movs	r2, #0
 800a880:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800a882:	68fb      	ldr	r3, [r7, #12]
 800a884:	8b3a      	ldrh	r2, [r7, #24]
 800a886:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 800a888:	8b3b      	ldrh	r3, [r7, #24]
 800a88a:	461a      	mov	r2, r3
 800a88c:	6879      	ldr	r1, [r7, #4]
 800a88e:	68f8      	ldr	r0, [r7, #12]
 800a890:	f000 fba4 	bl	800afdc <USBH_CtlReq>
 800a894:	4603      	mov	r3, r0
}
 800a896:	4618      	mov	r0, r3
 800a898:	3710      	adds	r7, #16
 800a89a:	46bd      	mov	sp, r7
 800a89c:	bd80      	pop	{r7, pc}

0800a89e <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800a89e:	b580      	push	{r7, lr}
 800a8a0:	b082      	sub	sp, #8
 800a8a2:	af00      	add	r7, sp, #0
 800a8a4:	6078      	str	r0, [r7, #4]
 800a8a6:	460b      	mov	r3, r1
 800a8a8:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	789b      	ldrb	r3, [r3, #2]
 800a8ae:	2b01      	cmp	r3, #1
 800a8b0:	d10f      	bne.n	800a8d2 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	2200      	movs	r2, #0
 800a8b6:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	2205      	movs	r2, #5
 800a8bc:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800a8be:	78fb      	ldrb	r3, [r7, #3]
 800a8c0:	b29a      	uxth	r2, r3
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800a8c6:	687b      	ldr	r3, [r7, #4]
 800a8c8:	2200      	movs	r2, #0
 800a8ca:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	2200      	movs	r2, #0
 800a8d0:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800a8d2:	2200      	movs	r2, #0
 800a8d4:	2100      	movs	r1, #0
 800a8d6:	6878      	ldr	r0, [r7, #4]
 800a8d8:	f000 fb80 	bl	800afdc <USBH_CtlReq>
 800a8dc:	4603      	mov	r3, r0
}
 800a8de:	4618      	mov	r0, r3
 800a8e0:	3708      	adds	r7, #8
 800a8e2:	46bd      	mov	sp, r7
 800a8e4:	bd80      	pop	{r7, pc}

0800a8e6 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800a8e6:	b580      	push	{r7, lr}
 800a8e8:	b082      	sub	sp, #8
 800a8ea:	af00      	add	r7, sp, #0
 800a8ec:	6078      	str	r0, [r7, #4]
 800a8ee:	460b      	mov	r3, r1
 800a8f0:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	789b      	ldrb	r3, [r3, #2]
 800a8f6:	2b01      	cmp	r3, #1
 800a8f8:	d10e      	bne.n	800a918 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	2200      	movs	r2, #0
 800a8fe:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	2209      	movs	r2, #9
 800a904:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	887a      	ldrh	r2, [r7, #2]
 800a90a:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	2200      	movs	r2, #0
 800a910:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	2200      	movs	r2, #0
 800a916:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800a918:	2200      	movs	r2, #0
 800a91a:	2100      	movs	r1, #0
 800a91c:	6878      	ldr	r0, [r7, #4]
 800a91e:	f000 fb5d 	bl	800afdc <USBH_CtlReq>
 800a922:	4603      	mov	r3, r0
}
 800a924:	4618      	mov	r0, r3
 800a926:	3708      	adds	r7, #8
 800a928:	46bd      	mov	sp, r7
 800a92a:	bd80      	pop	{r7, pc}

0800a92c <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800a92c:	b580      	push	{r7, lr}
 800a92e:	b082      	sub	sp, #8
 800a930:	af00      	add	r7, sp, #0
 800a932:	6078      	str	r0, [r7, #4]
 800a934:	460b      	mov	r3, r1
 800a936:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	789b      	ldrb	r3, [r3, #2]
 800a93c:	2b01      	cmp	r3, #1
 800a93e:	d10f      	bne.n	800a960 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	2200      	movs	r2, #0
 800a944:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	2203      	movs	r2, #3
 800a94a:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800a94c:	78fb      	ldrb	r3, [r7, #3]
 800a94e:	b29a      	uxth	r2, r3
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	2200      	movs	r2, #0
 800a958:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	2200      	movs	r2, #0
 800a95e:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800a960:	2200      	movs	r2, #0
 800a962:	2100      	movs	r1, #0
 800a964:	6878      	ldr	r0, [r7, #4]
 800a966:	f000 fb39 	bl	800afdc <USBH_CtlReq>
 800a96a:	4603      	mov	r3, r0
}
 800a96c:	4618      	mov	r0, r3
 800a96e:	3708      	adds	r7, #8
 800a970:	46bd      	mov	sp, r7
 800a972:	bd80      	pop	{r7, pc}

0800a974 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800a974:	b580      	push	{r7, lr}
 800a976:	b082      	sub	sp, #8
 800a978:	af00      	add	r7, sp, #0
 800a97a:	6078      	str	r0, [r7, #4]
 800a97c:	460b      	mov	r3, r1
 800a97e:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	789b      	ldrb	r3, [r3, #2]
 800a984:	2b01      	cmp	r3, #1
 800a986:	d10f      	bne.n	800a9a8 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	2202      	movs	r2, #2
 800a98c:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	2201      	movs	r2, #1
 800a992:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800a994:	687b      	ldr	r3, [r7, #4]
 800a996:	2200      	movs	r2, #0
 800a998:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800a99a:	78fb      	ldrb	r3, [r7, #3]
 800a99c:	b29a      	uxth	r2, r3
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	2200      	movs	r2, #0
 800a9a6:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800a9a8:	2200      	movs	r2, #0
 800a9aa:	2100      	movs	r1, #0
 800a9ac:	6878      	ldr	r0, [r7, #4]
 800a9ae:	f000 fb15 	bl	800afdc <USBH_CtlReq>
 800a9b2:	4603      	mov	r3, r0
}
 800a9b4:	4618      	mov	r0, r3
 800a9b6:	3708      	adds	r7, #8
 800a9b8:	46bd      	mov	sp, r7
 800a9ba:	bd80      	pop	{r7, pc}

0800a9bc <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800a9bc:	b480      	push	{r7}
 800a9be:	b087      	sub	sp, #28
 800a9c0:	af00      	add	r7, sp, #0
 800a9c2:	60f8      	str	r0, [r7, #12]
 800a9c4:	60b9      	str	r1, [r7, #8]
 800a9c6:	4613      	mov	r3, r2
 800a9c8:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 800a9ca:	68fb      	ldr	r3, [r7, #12]
 800a9cc:	f203 3326 	addw	r3, r3, #806	@ 0x326
 800a9d0:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 800a9d2:	2300      	movs	r3, #0
 800a9d4:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 800a9d6:	68bb      	ldr	r3, [r7, #8]
 800a9d8:	2b00      	cmp	r3, #0
 800a9da:	d101      	bne.n	800a9e0 <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 800a9dc:	2302      	movs	r3, #2
 800a9de:	e094      	b.n	800ab0a <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 800a9e0:	68bb      	ldr	r3, [r7, #8]
 800a9e2:	781a      	ldrb	r2, [r3, #0]
 800a9e4:	693b      	ldr	r3, [r7, #16]
 800a9e6:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 800a9e8:	68bb      	ldr	r3, [r7, #8]
 800a9ea:	785a      	ldrb	r2, [r3, #1]
 800a9ec:	693b      	ldr	r3, [r7, #16]
 800a9ee:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 800a9f0:	68bb      	ldr	r3, [r7, #8]
 800a9f2:	3302      	adds	r3, #2
 800a9f4:	781b      	ldrb	r3, [r3, #0]
 800a9f6:	461a      	mov	r2, r3
 800a9f8:	68bb      	ldr	r3, [r7, #8]
 800a9fa:	3303      	adds	r3, #3
 800a9fc:	781b      	ldrb	r3, [r3, #0]
 800a9fe:	021b      	lsls	r3, r3, #8
 800aa00:	b29b      	uxth	r3, r3
 800aa02:	4313      	orrs	r3, r2
 800aa04:	b29a      	uxth	r2, r3
 800aa06:	693b      	ldr	r3, [r7, #16]
 800aa08:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 800aa0a:	68bb      	ldr	r3, [r7, #8]
 800aa0c:	791a      	ldrb	r2, [r3, #4]
 800aa0e:	693b      	ldr	r3, [r7, #16]
 800aa10:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 800aa12:	68bb      	ldr	r3, [r7, #8]
 800aa14:	795a      	ldrb	r2, [r3, #5]
 800aa16:	693b      	ldr	r3, [r7, #16]
 800aa18:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 800aa1a:	68bb      	ldr	r3, [r7, #8]
 800aa1c:	799a      	ldrb	r2, [r3, #6]
 800aa1e:	693b      	ldr	r3, [r7, #16]
 800aa20:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 800aa22:	68bb      	ldr	r3, [r7, #8]
 800aa24:	79da      	ldrb	r2, [r3, #7]
 800aa26:	693b      	ldr	r3, [r7, #16]
 800aa28:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 800aa2a:	68fb      	ldr	r3, [r7, #12]
 800aa2c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800aa30:	2b00      	cmp	r3, #0
 800aa32:	d004      	beq.n	800aa3e <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 800aa34:	68fb      	ldr	r3, [r7, #12]
 800aa36:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 800aa3a:	2b01      	cmp	r3, #1
 800aa3c:	d11b      	bne.n	800aa76 <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 800aa3e:	693b      	ldr	r3, [r7, #16]
 800aa40:	79db      	ldrb	r3, [r3, #7]
 800aa42:	2b20      	cmp	r3, #32
 800aa44:	dc0f      	bgt.n	800aa66 <USBH_ParseDevDesc+0xaa>
 800aa46:	2b08      	cmp	r3, #8
 800aa48:	db0f      	blt.n	800aa6a <USBH_ParseDevDesc+0xae>
 800aa4a:	3b08      	subs	r3, #8
 800aa4c:	4a32      	ldr	r2, [pc, #200]	@ (800ab18 <USBH_ParseDevDesc+0x15c>)
 800aa4e:	fa22 f303 	lsr.w	r3, r2, r3
 800aa52:	f003 0301 	and.w	r3, r3, #1
 800aa56:	2b00      	cmp	r3, #0
 800aa58:	bf14      	ite	ne
 800aa5a:	2301      	movne	r3, #1
 800aa5c:	2300      	moveq	r3, #0
 800aa5e:	b2db      	uxtb	r3, r3
 800aa60:	2b00      	cmp	r3, #0
 800aa62:	d106      	bne.n	800aa72 <USBH_ParseDevDesc+0xb6>
 800aa64:	e001      	b.n	800aa6a <USBH_ParseDevDesc+0xae>
 800aa66:	2b40      	cmp	r3, #64	@ 0x40
 800aa68:	d003      	beq.n	800aa72 <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 800aa6a:	693b      	ldr	r3, [r7, #16]
 800aa6c:	2208      	movs	r2, #8
 800aa6e:	71da      	strb	r2, [r3, #7]
        break;
 800aa70:	e000      	b.n	800aa74 <USBH_ParseDevDesc+0xb8>
        break;
 800aa72:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 800aa74:	e00e      	b.n	800aa94 <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800aa76:	68fb      	ldr	r3, [r7, #12]
 800aa78:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800aa7c:	2b02      	cmp	r3, #2
 800aa7e:	d107      	bne.n	800aa90 <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 800aa80:	693b      	ldr	r3, [r7, #16]
 800aa82:	79db      	ldrb	r3, [r3, #7]
 800aa84:	2b08      	cmp	r3, #8
 800aa86:	d005      	beq.n	800aa94 <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 800aa88:	693b      	ldr	r3, [r7, #16]
 800aa8a:	2208      	movs	r2, #8
 800aa8c:	71da      	strb	r2, [r3, #7]
 800aa8e:	e001      	b.n	800aa94 <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 800aa90:	2303      	movs	r3, #3
 800aa92:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 800aa94:	88fb      	ldrh	r3, [r7, #6]
 800aa96:	2b08      	cmp	r3, #8
 800aa98:	d936      	bls.n	800ab08 <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 800aa9a:	68bb      	ldr	r3, [r7, #8]
 800aa9c:	3308      	adds	r3, #8
 800aa9e:	781b      	ldrb	r3, [r3, #0]
 800aaa0:	461a      	mov	r2, r3
 800aaa2:	68bb      	ldr	r3, [r7, #8]
 800aaa4:	3309      	adds	r3, #9
 800aaa6:	781b      	ldrb	r3, [r3, #0]
 800aaa8:	021b      	lsls	r3, r3, #8
 800aaaa:	b29b      	uxth	r3, r3
 800aaac:	4313      	orrs	r3, r2
 800aaae:	b29a      	uxth	r2, r3
 800aab0:	693b      	ldr	r3, [r7, #16]
 800aab2:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 800aab4:	68bb      	ldr	r3, [r7, #8]
 800aab6:	330a      	adds	r3, #10
 800aab8:	781b      	ldrb	r3, [r3, #0]
 800aaba:	461a      	mov	r2, r3
 800aabc:	68bb      	ldr	r3, [r7, #8]
 800aabe:	330b      	adds	r3, #11
 800aac0:	781b      	ldrb	r3, [r3, #0]
 800aac2:	021b      	lsls	r3, r3, #8
 800aac4:	b29b      	uxth	r3, r3
 800aac6:	4313      	orrs	r3, r2
 800aac8:	b29a      	uxth	r2, r3
 800aaca:	693b      	ldr	r3, [r7, #16]
 800aacc:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 800aace:	68bb      	ldr	r3, [r7, #8]
 800aad0:	330c      	adds	r3, #12
 800aad2:	781b      	ldrb	r3, [r3, #0]
 800aad4:	461a      	mov	r2, r3
 800aad6:	68bb      	ldr	r3, [r7, #8]
 800aad8:	330d      	adds	r3, #13
 800aada:	781b      	ldrb	r3, [r3, #0]
 800aadc:	021b      	lsls	r3, r3, #8
 800aade:	b29b      	uxth	r3, r3
 800aae0:	4313      	orrs	r3, r2
 800aae2:	b29a      	uxth	r2, r3
 800aae4:	693b      	ldr	r3, [r7, #16]
 800aae6:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 800aae8:	68bb      	ldr	r3, [r7, #8]
 800aaea:	7b9a      	ldrb	r2, [r3, #14]
 800aaec:	693b      	ldr	r3, [r7, #16]
 800aaee:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 800aaf0:	68bb      	ldr	r3, [r7, #8]
 800aaf2:	7bda      	ldrb	r2, [r3, #15]
 800aaf4:	693b      	ldr	r3, [r7, #16]
 800aaf6:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 800aaf8:	68bb      	ldr	r3, [r7, #8]
 800aafa:	7c1a      	ldrb	r2, [r3, #16]
 800aafc:	693b      	ldr	r3, [r7, #16]
 800aafe:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 800ab00:	68bb      	ldr	r3, [r7, #8]
 800ab02:	7c5a      	ldrb	r2, [r3, #17]
 800ab04:	693b      	ldr	r3, [r7, #16]
 800ab06:	745a      	strb	r2, [r3, #17]
  }

  return status;
 800ab08:	7dfb      	ldrb	r3, [r7, #23]
}
 800ab0a:	4618      	mov	r0, r3
 800ab0c:	371c      	adds	r7, #28
 800ab0e:	46bd      	mov	sp, r7
 800ab10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab14:	4770      	bx	lr
 800ab16:	bf00      	nop
 800ab18:	01000101 	.word	0x01000101

0800ab1c <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800ab1c:	b580      	push	{r7, lr}
 800ab1e:	b08c      	sub	sp, #48	@ 0x30
 800ab20:	af00      	add	r7, sp, #0
 800ab22:	60f8      	str	r0, [r7, #12]
 800ab24:	60b9      	str	r1, [r7, #8]
 800ab26:	4613      	mov	r3, r2
 800ab28:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 800ab2a:	68fb      	ldr	r3, [r7, #12]
 800ab2c:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800ab30:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 800ab32:	2300      	movs	r3, #0
 800ab34:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800ab38:	2300      	movs	r3, #0
 800ab3a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 800ab3e:	2300      	movs	r3, #0
 800ab40:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 800ab44:	68bb      	ldr	r3, [r7, #8]
 800ab46:	2b00      	cmp	r3, #0
 800ab48:	d101      	bne.n	800ab4e <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 800ab4a:	2302      	movs	r3, #2
 800ab4c:	e0de      	b.n	800ad0c <USBH_ParseCfgDesc+0x1f0>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 800ab4e:	68bb      	ldr	r3, [r7, #8]
 800ab50:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 800ab52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab54:	781b      	ldrb	r3, [r3, #0]
 800ab56:	2b09      	cmp	r3, #9
 800ab58:	d002      	beq.n	800ab60 <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 800ab5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab5c:	2209      	movs	r2, #9
 800ab5e:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 800ab60:	68bb      	ldr	r3, [r7, #8]
 800ab62:	781a      	ldrb	r2, [r3, #0]
 800ab64:	6a3b      	ldr	r3, [r7, #32]
 800ab66:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 800ab68:	68bb      	ldr	r3, [r7, #8]
 800ab6a:	785a      	ldrb	r2, [r3, #1]
 800ab6c:	6a3b      	ldr	r3, [r7, #32]
 800ab6e:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 800ab70:	68bb      	ldr	r3, [r7, #8]
 800ab72:	3302      	adds	r3, #2
 800ab74:	781b      	ldrb	r3, [r3, #0]
 800ab76:	461a      	mov	r2, r3
 800ab78:	68bb      	ldr	r3, [r7, #8]
 800ab7a:	3303      	adds	r3, #3
 800ab7c:	781b      	ldrb	r3, [r3, #0]
 800ab7e:	021b      	lsls	r3, r3, #8
 800ab80:	b29b      	uxth	r3, r3
 800ab82:	4313      	orrs	r3, r2
 800ab84:	b29b      	uxth	r3, r3
 800ab86:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ab8a:	bf28      	it	cs
 800ab8c:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 800ab90:	b29a      	uxth	r2, r3
 800ab92:	6a3b      	ldr	r3, [r7, #32]
 800ab94:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 800ab96:	68bb      	ldr	r3, [r7, #8]
 800ab98:	791a      	ldrb	r2, [r3, #4]
 800ab9a:	6a3b      	ldr	r3, [r7, #32]
 800ab9c:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 800ab9e:	68bb      	ldr	r3, [r7, #8]
 800aba0:	795a      	ldrb	r2, [r3, #5]
 800aba2:	6a3b      	ldr	r3, [r7, #32]
 800aba4:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 800aba6:	68bb      	ldr	r3, [r7, #8]
 800aba8:	799a      	ldrb	r2, [r3, #6]
 800abaa:	6a3b      	ldr	r3, [r7, #32]
 800abac:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 800abae:	68bb      	ldr	r3, [r7, #8]
 800abb0:	79da      	ldrb	r2, [r3, #7]
 800abb2:	6a3b      	ldr	r3, [r7, #32]
 800abb4:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 800abb6:	68bb      	ldr	r3, [r7, #8]
 800abb8:	7a1a      	ldrb	r2, [r3, #8]
 800abba:	6a3b      	ldr	r3, [r7, #32]
 800abbc:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800abbe:	88fb      	ldrh	r3, [r7, #6]
 800abc0:	2b09      	cmp	r3, #9
 800abc2:	f240 80a1 	bls.w	800ad08 <USBH_ParseCfgDesc+0x1ec>
  {
    ptr = USB_LEN_CFG_DESC;
 800abc6:	2309      	movs	r3, #9
 800abc8:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 800abca:	2300      	movs	r3, #0
 800abcc:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800abce:	e085      	b.n	800acdc <USBH_ParseCfgDesc+0x1c0>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800abd0:	f107 0316 	add.w	r3, r7, #22
 800abd4:	4619      	mov	r1, r3
 800abd6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800abd8:	f000 f9e6 	bl	800afa8 <USBH_GetNextDesc>
 800abdc:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 800abde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abe0:	785b      	ldrb	r3, [r3, #1]
 800abe2:	2b04      	cmp	r3, #4
 800abe4:	d17a      	bne.n	800acdc <USBH_ParseCfgDesc+0x1c0>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 800abe6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abe8:	781b      	ldrb	r3, [r3, #0]
 800abea:	2b09      	cmp	r3, #9
 800abec:	d002      	beq.n	800abf4 <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 800abee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abf0:	2209      	movs	r2, #9
 800abf2:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 800abf4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800abf8:	221a      	movs	r2, #26
 800abfa:	fb02 f303 	mul.w	r3, r2, r3
 800abfe:	3308      	adds	r3, #8
 800ac00:	6a3a      	ldr	r2, [r7, #32]
 800ac02:	4413      	add	r3, r2
 800ac04:	3302      	adds	r3, #2
 800ac06:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 800ac08:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ac0a:	69f8      	ldr	r0, [r7, #28]
 800ac0c:	f000 f882 	bl	800ad14 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800ac10:	2300      	movs	r3, #0
 800ac12:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 800ac16:	2300      	movs	r3, #0
 800ac18:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800ac1a:	e043      	b.n	800aca4 <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800ac1c:	f107 0316 	add.w	r3, r7, #22
 800ac20:	4619      	mov	r1, r3
 800ac22:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ac24:	f000 f9c0 	bl	800afa8 <USBH_GetNextDesc>
 800ac28:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800ac2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac2c:	785b      	ldrb	r3, [r3, #1]
 800ac2e:	2b05      	cmp	r3, #5
 800ac30:	d138      	bne.n	800aca4 <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 800ac32:	69fb      	ldr	r3, [r7, #28]
 800ac34:	795b      	ldrb	r3, [r3, #5]
 800ac36:	2b01      	cmp	r3, #1
 800ac38:	d113      	bne.n	800ac62 <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 800ac3a:	69fb      	ldr	r3, [r7, #28]
 800ac3c:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 800ac3e:	2b02      	cmp	r3, #2
 800ac40:	d003      	beq.n	800ac4a <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 800ac42:	69fb      	ldr	r3, [r7, #28]
 800ac44:	799b      	ldrb	r3, [r3, #6]
 800ac46:	2b03      	cmp	r3, #3
 800ac48:	d10b      	bne.n	800ac62 <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800ac4a:	69fb      	ldr	r3, [r7, #28]
 800ac4c:	79db      	ldrb	r3, [r3, #7]
 800ac4e:	2b00      	cmp	r3, #0
 800ac50:	d10b      	bne.n	800ac6a <USBH_ParseCfgDesc+0x14e>
 800ac52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac54:	781b      	ldrb	r3, [r3, #0]
 800ac56:	2b09      	cmp	r3, #9
 800ac58:	d007      	beq.n	800ac6a <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 800ac5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac5c:	2209      	movs	r2, #9
 800ac5e:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800ac60:	e003      	b.n	800ac6a <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 800ac62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac64:	2207      	movs	r2, #7
 800ac66:	701a      	strb	r2, [r3, #0]
 800ac68:	e000      	b.n	800ac6c <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800ac6a:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800ac6c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ac70:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800ac74:	3201      	adds	r2, #1
 800ac76:	00d2      	lsls	r2, r2, #3
 800ac78:	211a      	movs	r1, #26
 800ac7a:	fb01 f303 	mul.w	r3, r1, r3
 800ac7e:	4413      	add	r3, r2
 800ac80:	3308      	adds	r3, #8
 800ac82:	6a3a      	ldr	r2, [r7, #32]
 800ac84:	4413      	add	r3, r2
 800ac86:	3304      	adds	r3, #4
 800ac88:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 800ac8a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ac8c:	69b9      	ldr	r1, [r7, #24]
 800ac8e:	68f8      	ldr	r0, [r7, #12]
 800ac90:	f000 f86f 	bl	800ad72 <USBH_ParseEPDesc>
 800ac94:	4603      	mov	r3, r0
 800ac96:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 800ac9a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800ac9e:	3301      	adds	r3, #1
 800aca0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800aca4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800aca8:	2b01      	cmp	r3, #1
 800acaa:	d80a      	bhi.n	800acc2 <USBH_ParseCfgDesc+0x1a6>
 800acac:	69fb      	ldr	r3, [r7, #28]
 800acae:	791b      	ldrb	r3, [r3, #4]
 800acb0:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800acb4:	429a      	cmp	r2, r3
 800acb6:	d204      	bcs.n	800acc2 <USBH_ParseCfgDesc+0x1a6>
 800acb8:	6a3b      	ldr	r3, [r7, #32]
 800acba:	885a      	ldrh	r2, [r3, #2]
 800acbc:	8afb      	ldrh	r3, [r7, #22]
 800acbe:	429a      	cmp	r2, r3
 800acc0:	d8ac      	bhi.n	800ac1c <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 800acc2:	69fb      	ldr	r3, [r7, #28]
 800acc4:	791b      	ldrb	r3, [r3, #4]
 800acc6:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800acca:	429a      	cmp	r2, r3
 800accc:	d201      	bcs.n	800acd2 <USBH_ParseCfgDesc+0x1b6>
        {
          return USBH_NOT_SUPPORTED;
 800acce:	2303      	movs	r3, #3
 800acd0:	e01c      	b.n	800ad0c <USBH_ParseCfgDesc+0x1f0>
        }

        if_ix++;
 800acd2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800acd6:	3301      	adds	r3, #1
 800acd8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800acdc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ace0:	2b01      	cmp	r3, #1
 800ace2:	d805      	bhi.n	800acf0 <USBH_ParseCfgDesc+0x1d4>
 800ace4:	6a3b      	ldr	r3, [r7, #32]
 800ace6:	885a      	ldrh	r2, [r3, #2]
 800ace8:	8afb      	ldrh	r3, [r7, #22]
 800acea:	429a      	cmp	r2, r3
 800acec:	f63f af70 	bhi.w	800abd0 <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 800acf0:	6a3b      	ldr	r3, [r7, #32]
 800acf2:	791b      	ldrb	r3, [r3, #4]
 800acf4:	2b02      	cmp	r3, #2
 800acf6:	bf28      	it	cs
 800acf8:	2302      	movcs	r3, #2
 800acfa:	b2db      	uxtb	r3, r3
 800acfc:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800ad00:	429a      	cmp	r2, r3
 800ad02:	d201      	bcs.n	800ad08 <USBH_ParseCfgDesc+0x1ec>
    {
      return USBH_NOT_SUPPORTED;
 800ad04:	2303      	movs	r3, #3
 800ad06:	e001      	b.n	800ad0c <USBH_ParseCfgDesc+0x1f0>
    }
  }

  return status;
 800ad08:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800ad0c:	4618      	mov	r0, r3
 800ad0e:	3730      	adds	r7, #48	@ 0x30
 800ad10:	46bd      	mov	sp, r7
 800ad12:	bd80      	pop	{r7, pc}

0800ad14 <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 800ad14:	b480      	push	{r7}
 800ad16:	b083      	sub	sp, #12
 800ad18:	af00      	add	r7, sp, #0
 800ad1a:	6078      	str	r0, [r7, #4]
 800ad1c:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 800ad1e:	683b      	ldr	r3, [r7, #0]
 800ad20:	781a      	ldrb	r2, [r3, #0]
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 800ad26:	683b      	ldr	r3, [r7, #0]
 800ad28:	785a      	ldrb	r2, [r3, #1]
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 800ad2e:	683b      	ldr	r3, [r7, #0]
 800ad30:	789a      	ldrb	r2, [r3, #2]
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 800ad36:	683b      	ldr	r3, [r7, #0]
 800ad38:	78da      	ldrb	r2, [r3, #3]
 800ad3a:	687b      	ldr	r3, [r7, #4]
 800ad3c:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4U);
 800ad3e:	683b      	ldr	r3, [r7, #0]
 800ad40:	791a      	ldrb	r2, [r3, #4]
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 800ad46:	683b      	ldr	r3, [r7, #0]
 800ad48:	795a      	ldrb	r2, [r3, #5]
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 800ad4e:	683b      	ldr	r3, [r7, #0]
 800ad50:	799a      	ldrb	r2, [r3, #6]
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 800ad56:	683b      	ldr	r3, [r7, #0]
 800ad58:	79da      	ldrb	r2, [r3, #7]
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 800ad5e:	683b      	ldr	r3, [r7, #0]
 800ad60:	7a1a      	ldrb	r2, [r3, #8]
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	721a      	strb	r2, [r3, #8]
}
 800ad66:	bf00      	nop
 800ad68:	370c      	adds	r7, #12
 800ad6a:	46bd      	mov	sp, r7
 800ad6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad70:	4770      	bx	lr

0800ad72 <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 800ad72:	b480      	push	{r7}
 800ad74:	b087      	sub	sp, #28
 800ad76:	af00      	add	r7, sp, #0
 800ad78:	60f8      	str	r0, [r7, #12]
 800ad7a:	60b9      	str	r1, [r7, #8]
 800ad7c:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 800ad7e:	2300      	movs	r3, #0
 800ad80:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	781a      	ldrb	r2, [r3, #0]
 800ad86:	68bb      	ldr	r3, [r7, #8]
 800ad88:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	785a      	ldrb	r2, [r3, #1]
 800ad8e:	68bb      	ldr	r3, [r7, #8]
 800ad90:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	789a      	ldrb	r2, [r3, #2]
 800ad96:	68bb      	ldr	r3, [r7, #8]
 800ad98:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 800ad9a:	687b      	ldr	r3, [r7, #4]
 800ad9c:	78da      	ldrb	r2, [r3, #3]
 800ad9e:	68bb      	ldr	r3, [r7, #8]
 800ada0:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	3304      	adds	r3, #4
 800ada6:	781b      	ldrb	r3, [r3, #0]
 800ada8:	461a      	mov	r2, r3
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	3305      	adds	r3, #5
 800adae:	781b      	ldrb	r3, [r3, #0]
 800adb0:	021b      	lsls	r3, r3, #8
 800adb2:	b29b      	uxth	r3, r3
 800adb4:	4313      	orrs	r3, r2
 800adb6:	b29a      	uxth	r2, r3
 800adb8:	68bb      	ldr	r3, [r7, #8]
 800adba:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 800adbc:	687b      	ldr	r3, [r7, #4]
 800adbe:	799a      	ldrb	r2, [r3, #6]
 800adc0:	68bb      	ldr	r3, [r7, #8]
 800adc2:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 800adc4:	68bb      	ldr	r3, [r7, #8]
 800adc6:	889b      	ldrh	r3, [r3, #4]
 800adc8:	2b00      	cmp	r3, #0
 800adca:	d009      	beq.n	800ade0 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 800adcc:	68bb      	ldr	r3, [r7, #8]
 800adce:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 800add0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800add4:	d804      	bhi.n	800ade0 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 800add6:	68bb      	ldr	r3, [r7, #8]
 800add8:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 800adda:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800adde:	d901      	bls.n	800ade4 <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 800ade0:	2303      	movs	r3, #3
 800ade2:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 800ade4:	68fb      	ldr	r3, [r7, #12]
 800ade6:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800adea:	2b00      	cmp	r3, #0
 800adec:	d136      	bne.n	800ae5c <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 800adee:	68bb      	ldr	r3, [r7, #8]
 800adf0:	78db      	ldrb	r3, [r3, #3]
 800adf2:	f003 0303 	and.w	r3, r3, #3
 800adf6:	2b02      	cmp	r3, #2
 800adf8:	d108      	bne.n	800ae0c <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 800adfa:	68bb      	ldr	r3, [r7, #8]
 800adfc:	889b      	ldrh	r3, [r3, #4]
 800adfe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ae02:	f240 8097 	bls.w	800af34 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800ae06:	2303      	movs	r3, #3
 800ae08:	75fb      	strb	r3, [r7, #23]
 800ae0a:	e093      	b.n	800af34 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 800ae0c:	68bb      	ldr	r3, [r7, #8]
 800ae0e:	78db      	ldrb	r3, [r3, #3]
 800ae10:	f003 0303 	and.w	r3, r3, #3
 800ae14:	2b00      	cmp	r3, #0
 800ae16:	d107      	bne.n	800ae28 <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 800ae18:	68bb      	ldr	r3, [r7, #8]
 800ae1a:	889b      	ldrh	r3, [r3, #4]
 800ae1c:	2b40      	cmp	r3, #64	@ 0x40
 800ae1e:	f240 8089 	bls.w	800af34 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800ae22:	2303      	movs	r3, #3
 800ae24:	75fb      	strb	r3, [r7, #23]
 800ae26:	e085      	b.n	800af34 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800ae28:	68bb      	ldr	r3, [r7, #8]
 800ae2a:	78db      	ldrb	r3, [r3, #3]
 800ae2c:	f003 0303 	and.w	r3, r3, #3
 800ae30:	2b01      	cmp	r3, #1
 800ae32:	d005      	beq.n	800ae40 <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 800ae34:	68bb      	ldr	r3, [r7, #8]
 800ae36:	78db      	ldrb	r3, [r3, #3]
 800ae38:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800ae3c:	2b03      	cmp	r3, #3
 800ae3e:	d10a      	bne.n	800ae56 <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800ae40:	68bb      	ldr	r3, [r7, #8]
 800ae42:	799b      	ldrb	r3, [r3, #6]
 800ae44:	2b00      	cmp	r3, #0
 800ae46:	d003      	beq.n	800ae50 <USBH_ParseEPDesc+0xde>
 800ae48:	68bb      	ldr	r3, [r7, #8]
 800ae4a:	799b      	ldrb	r3, [r3, #6]
 800ae4c:	2b10      	cmp	r3, #16
 800ae4e:	d970      	bls.n	800af32 <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 800ae50:	2303      	movs	r3, #3
 800ae52:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800ae54:	e06d      	b.n	800af32 <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800ae56:	2303      	movs	r3, #3
 800ae58:	75fb      	strb	r3, [r7, #23]
 800ae5a:	e06b      	b.n	800af34 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 800ae5c:	68fb      	ldr	r3, [r7, #12]
 800ae5e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800ae62:	2b01      	cmp	r3, #1
 800ae64:	d13c      	bne.n	800aee0 <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 800ae66:	68bb      	ldr	r3, [r7, #8]
 800ae68:	78db      	ldrb	r3, [r3, #3]
 800ae6a:	f003 0303 	and.w	r3, r3, #3
 800ae6e:	2b02      	cmp	r3, #2
 800ae70:	d005      	beq.n	800ae7e <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 800ae72:	68bb      	ldr	r3, [r7, #8]
 800ae74:	78db      	ldrb	r3, [r3, #3]
 800ae76:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 800ae7a:	2b00      	cmp	r3, #0
 800ae7c:	d106      	bne.n	800ae8c <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 800ae7e:	68bb      	ldr	r3, [r7, #8]
 800ae80:	889b      	ldrh	r3, [r3, #4]
 800ae82:	2b40      	cmp	r3, #64	@ 0x40
 800ae84:	d956      	bls.n	800af34 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800ae86:	2303      	movs	r3, #3
 800ae88:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 800ae8a:	e053      	b.n	800af34 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 800ae8c:	68bb      	ldr	r3, [r7, #8]
 800ae8e:	78db      	ldrb	r3, [r3, #3]
 800ae90:	f003 0303 	and.w	r3, r3, #3
 800ae94:	2b01      	cmp	r3, #1
 800ae96:	d10e      	bne.n	800aeb6 <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 800ae98:	68bb      	ldr	r3, [r7, #8]
 800ae9a:	799b      	ldrb	r3, [r3, #6]
 800ae9c:	2b00      	cmp	r3, #0
 800ae9e:	d007      	beq.n	800aeb0 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 800aea0:	68bb      	ldr	r3, [r7, #8]
 800aea2:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 800aea4:	2b10      	cmp	r3, #16
 800aea6:	d803      	bhi.n	800aeb0 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 800aea8:	68bb      	ldr	r3, [r7, #8]
 800aeaa:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 800aeac:	2b40      	cmp	r3, #64	@ 0x40
 800aeae:	d941      	bls.n	800af34 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800aeb0:	2303      	movs	r3, #3
 800aeb2:	75fb      	strb	r3, [r7, #23]
 800aeb4:	e03e      	b.n	800af34 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800aeb6:	68bb      	ldr	r3, [r7, #8]
 800aeb8:	78db      	ldrb	r3, [r3, #3]
 800aeba:	f003 0303 	and.w	r3, r3, #3
 800aebe:	2b03      	cmp	r3, #3
 800aec0:	d10b      	bne.n	800aeda <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 800aec2:	68bb      	ldr	r3, [r7, #8]
 800aec4:	799b      	ldrb	r3, [r3, #6]
 800aec6:	2b00      	cmp	r3, #0
 800aec8:	d004      	beq.n	800aed4 <USBH_ParseEPDesc+0x162>
 800aeca:	68bb      	ldr	r3, [r7, #8]
 800aecc:	889b      	ldrh	r3, [r3, #4]
 800aece:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800aed2:	d32f      	bcc.n	800af34 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800aed4:	2303      	movs	r3, #3
 800aed6:	75fb      	strb	r3, [r7, #23]
 800aed8:	e02c      	b.n	800af34 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800aeda:	2303      	movs	r3, #3
 800aedc:	75fb      	strb	r3, [r7, #23]
 800aede:	e029      	b.n	800af34 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800aee0:	68fb      	ldr	r3, [r7, #12]
 800aee2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800aee6:	2b02      	cmp	r3, #2
 800aee8:	d120      	bne.n	800af2c <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 800aeea:	68bb      	ldr	r3, [r7, #8]
 800aeec:	78db      	ldrb	r3, [r3, #3]
 800aeee:	f003 0303 	and.w	r3, r3, #3
 800aef2:	2b00      	cmp	r3, #0
 800aef4:	d106      	bne.n	800af04 <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 800aef6:	68bb      	ldr	r3, [r7, #8]
 800aef8:	889b      	ldrh	r3, [r3, #4]
 800aefa:	2b08      	cmp	r3, #8
 800aefc:	d01a      	beq.n	800af34 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800aefe:	2303      	movs	r3, #3
 800af00:	75fb      	strb	r3, [r7, #23]
 800af02:	e017      	b.n	800af34 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800af04:	68bb      	ldr	r3, [r7, #8]
 800af06:	78db      	ldrb	r3, [r3, #3]
 800af08:	f003 0303 	and.w	r3, r3, #3
 800af0c:	2b03      	cmp	r3, #3
 800af0e:	d10a      	bne.n	800af26 <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 800af10:	68bb      	ldr	r3, [r7, #8]
 800af12:	799b      	ldrb	r3, [r3, #6]
 800af14:	2b00      	cmp	r3, #0
 800af16:	d003      	beq.n	800af20 <USBH_ParseEPDesc+0x1ae>
 800af18:	68bb      	ldr	r3, [r7, #8]
 800af1a:	889b      	ldrh	r3, [r3, #4]
 800af1c:	2b08      	cmp	r3, #8
 800af1e:	d909      	bls.n	800af34 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800af20:	2303      	movs	r3, #3
 800af22:	75fb      	strb	r3, [r7, #23]
 800af24:	e006      	b.n	800af34 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800af26:	2303      	movs	r3, #3
 800af28:	75fb      	strb	r3, [r7, #23]
 800af2a:	e003      	b.n	800af34 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 800af2c:	2303      	movs	r3, #3
 800af2e:	75fb      	strb	r3, [r7, #23]
 800af30:	e000      	b.n	800af34 <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800af32:	bf00      	nop
  }

  return status;
 800af34:	7dfb      	ldrb	r3, [r7, #23]
}
 800af36:	4618      	mov	r0, r3
 800af38:	371c      	adds	r7, #28
 800af3a:	46bd      	mov	sp, r7
 800af3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af40:	4770      	bx	lr

0800af42 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800af42:	b480      	push	{r7}
 800af44:	b087      	sub	sp, #28
 800af46:	af00      	add	r7, sp, #0
 800af48:	60f8      	str	r0, [r7, #12]
 800af4a:	60b9      	str	r1, [r7, #8]
 800af4c:	4613      	mov	r3, r2
 800af4e:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800af50:	68fb      	ldr	r3, [r7, #12]
 800af52:	3301      	adds	r3, #1
 800af54:	781b      	ldrb	r3, [r3, #0]
 800af56:	2b03      	cmp	r3, #3
 800af58:	d120      	bne.n	800af9c <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800af5a:	68fb      	ldr	r3, [r7, #12]
 800af5c:	781b      	ldrb	r3, [r3, #0]
 800af5e:	1e9a      	subs	r2, r3, #2
 800af60:	88fb      	ldrh	r3, [r7, #6]
 800af62:	4293      	cmp	r3, r2
 800af64:	bf28      	it	cs
 800af66:	4613      	movcs	r3, r2
 800af68:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800af6a:	68fb      	ldr	r3, [r7, #12]
 800af6c:	3302      	adds	r3, #2
 800af6e:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800af70:	2300      	movs	r3, #0
 800af72:	82fb      	strh	r3, [r7, #22]
 800af74:	e00b      	b.n	800af8e <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800af76:	8afb      	ldrh	r3, [r7, #22]
 800af78:	68fa      	ldr	r2, [r7, #12]
 800af7a:	4413      	add	r3, r2
 800af7c:	781a      	ldrb	r2, [r3, #0]
 800af7e:	68bb      	ldr	r3, [r7, #8]
 800af80:	701a      	strb	r2, [r3, #0]
      pdest++;
 800af82:	68bb      	ldr	r3, [r7, #8]
 800af84:	3301      	adds	r3, #1
 800af86:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800af88:	8afb      	ldrh	r3, [r7, #22]
 800af8a:	3302      	adds	r3, #2
 800af8c:	82fb      	strh	r3, [r7, #22]
 800af8e:	8afa      	ldrh	r2, [r7, #22]
 800af90:	8abb      	ldrh	r3, [r7, #20]
 800af92:	429a      	cmp	r2, r3
 800af94:	d3ef      	bcc.n	800af76 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800af96:	68bb      	ldr	r3, [r7, #8]
 800af98:	2200      	movs	r2, #0
 800af9a:	701a      	strb	r2, [r3, #0]
  }
}
 800af9c:	bf00      	nop
 800af9e:	371c      	adds	r7, #28
 800afa0:	46bd      	mov	sp, r7
 800afa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afa6:	4770      	bx	lr

0800afa8 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800afa8:	b480      	push	{r7}
 800afaa:	b085      	sub	sp, #20
 800afac:	af00      	add	r7, sp, #0
 800afae:	6078      	str	r0, [r7, #4]
 800afb0:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800afb2:	683b      	ldr	r3, [r7, #0]
 800afb4:	881b      	ldrh	r3, [r3, #0]
 800afb6:	687a      	ldr	r2, [r7, #4]
 800afb8:	7812      	ldrb	r2, [r2, #0]
 800afba:	4413      	add	r3, r2
 800afbc:	b29a      	uxth	r2, r3
 800afbe:	683b      	ldr	r3, [r7, #0]
 800afc0:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800afc2:	687b      	ldr	r3, [r7, #4]
 800afc4:	781b      	ldrb	r3, [r3, #0]
 800afc6:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	4413      	add	r3, r2
 800afcc:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800afce:	68fb      	ldr	r3, [r7, #12]
}
 800afd0:	4618      	mov	r0, r3
 800afd2:	3714      	adds	r7, #20
 800afd4:	46bd      	mov	sp, r7
 800afd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afda:	4770      	bx	lr

0800afdc <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800afdc:	b580      	push	{r7, lr}
 800afde:	b086      	sub	sp, #24
 800afe0:	af00      	add	r7, sp, #0
 800afe2:	60f8      	str	r0, [r7, #12]
 800afe4:	60b9      	str	r1, [r7, #8]
 800afe6:	4613      	mov	r3, r2
 800afe8:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800afea:	2301      	movs	r3, #1
 800afec:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800afee:	68fb      	ldr	r3, [r7, #12]
 800aff0:	789b      	ldrb	r3, [r3, #2]
 800aff2:	2b01      	cmp	r3, #1
 800aff4:	d002      	beq.n	800affc <USBH_CtlReq+0x20>
 800aff6:	2b02      	cmp	r3, #2
 800aff8:	d00f      	beq.n	800b01a <USBH_CtlReq+0x3e>
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;

    default:
      break;
 800affa:	e027      	b.n	800b04c <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 800affc:	68fb      	ldr	r3, [r7, #12]
 800affe:	68ba      	ldr	r2, [r7, #8]
 800b000:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800b002:	68fb      	ldr	r3, [r7, #12]
 800b004:	88fa      	ldrh	r2, [r7, #6]
 800b006:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800b008:	68fb      	ldr	r3, [r7, #12]
 800b00a:	2201      	movs	r2, #1
 800b00c:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800b00e:	68fb      	ldr	r3, [r7, #12]
 800b010:	2202      	movs	r2, #2
 800b012:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800b014:	2301      	movs	r3, #1
 800b016:	75fb      	strb	r3, [r7, #23]
      break;
 800b018:	e018      	b.n	800b04c <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 800b01a:	68f8      	ldr	r0, [r7, #12]
 800b01c:	f000 f81c 	bl	800b058 <USBH_HandleControl>
 800b020:	4603      	mov	r3, r0
 800b022:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800b024:	7dfb      	ldrb	r3, [r7, #23]
 800b026:	2b00      	cmp	r3, #0
 800b028:	d002      	beq.n	800b030 <USBH_CtlReq+0x54>
 800b02a:	7dfb      	ldrb	r3, [r7, #23]
 800b02c:	2b03      	cmp	r3, #3
 800b02e:	d106      	bne.n	800b03e <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 800b030:	68fb      	ldr	r3, [r7, #12]
 800b032:	2201      	movs	r2, #1
 800b034:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800b036:	68fb      	ldr	r3, [r7, #12]
 800b038:	2200      	movs	r2, #0
 800b03a:	761a      	strb	r2, [r3, #24]
      break;
 800b03c:	e005      	b.n	800b04a <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 800b03e:	7dfb      	ldrb	r3, [r7, #23]
 800b040:	2b02      	cmp	r3, #2
 800b042:	d102      	bne.n	800b04a <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 800b044:	68fb      	ldr	r3, [r7, #12]
 800b046:	2201      	movs	r2, #1
 800b048:	709a      	strb	r2, [r3, #2]
      break;
 800b04a:	bf00      	nop
  }
  return status;
 800b04c:	7dfb      	ldrb	r3, [r7, #23]
}
 800b04e:	4618      	mov	r0, r3
 800b050:	3718      	adds	r7, #24
 800b052:	46bd      	mov	sp, r7
 800b054:	bd80      	pop	{r7, pc}
	...

0800b058 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800b058:	b580      	push	{r7, lr}
 800b05a:	b086      	sub	sp, #24
 800b05c:	af02      	add	r7, sp, #8
 800b05e:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800b060:	2301      	movs	r3, #1
 800b062:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800b064:	2300      	movs	r3, #0
 800b066:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800b068:	687b      	ldr	r3, [r7, #4]
 800b06a:	7e1b      	ldrb	r3, [r3, #24]
 800b06c:	3b01      	subs	r3, #1
 800b06e:	2b0a      	cmp	r3, #10
 800b070:	f200 8157 	bhi.w	800b322 <USBH_HandleControl+0x2ca>
 800b074:	a201      	add	r2, pc, #4	@ (adr r2, 800b07c <USBH_HandleControl+0x24>)
 800b076:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b07a:	bf00      	nop
 800b07c:	0800b0a9 	.word	0x0800b0a9
 800b080:	0800b0c3 	.word	0x0800b0c3
 800b084:	0800b12d 	.word	0x0800b12d
 800b088:	0800b153 	.word	0x0800b153
 800b08c:	0800b18d 	.word	0x0800b18d
 800b090:	0800b1b7 	.word	0x0800b1b7
 800b094:	0800b209 	.word	0x0800b209
 800b098:	0800b22b 	.word	0x0800b22b
 800b09c:	0800b267 	.word	0x0800b267
 800b0a0:	0800b28d 	.word	0x0800b28d
 800b0a4:	0800b2cb 	.word	0x0800b2cb
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	f103 0110 	add.w	r1, r3, #16
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	795b      	ldrb	r3, [r3, #5]
 800b0b2:	461a      	mov	r2, r3
 800b0b4:	6878      	ldr	r0, [r7, #4]
 800b0b6:	f000 f945 	bl	800b344 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	2202      	movs	r2, #2
 800b0be:	761a      	strb	r2, [r3, #24]
      break;
 800b0c0:	e13a      	b.n	800b338 <USBH_HandleControl+0x2e0>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	795b      	ldrb	r3, [r3, #5]
 800b0c6:	4619      	mov	r1, r3
 800b0c8:	6878      	ldr	r0, [r7, #4]
 800b0ca:	f000 fcc7 	bl	800ba5c <USBH_LL_GetURBState>
 800b0ce:	4603      	mov	r3, r0
 800b0d0:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800b0d2:	7bbb      	ldrb	r3, [r7, #14]
 800b0d4:	2b01      	cmp	r3, #1
 800b0d6:	d11e      	bne.n	800b116 <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	7c1b      	ldrb	r3, [r3, #16]
 800b0dc:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800b0e0:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	8adb      	ldrh	r3, [r3, #22]
 800b0e6:	2b00      	cmp	r3, #0
 800b0e8:	d00a      	beq.n	800b100 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800b0ea:	7b7b      	ldrb	r3, [r7, #13]
 800b0ec:	2b80      	cmp	r3, #128	@ 0x80
 800b0ee:	d103      	bne.n	800b0f8 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	2203      	movs	r2, #3
 800b0f4:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800b0f6:	e116      	b.n	800b326 <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_DATA_OUT;
 800b0f8:	687b      	ldr	r3, [r7, #4]
 800b0fa:	2205      	movs	r2, #5
 800b0fc:	761a      	strb	r2, [r3, #24]
      break;
 800b0fe:	e112      	b.n	800b326 <USBH_HandleControl+0x2ce>
          if (direction == USB_D2H)
 800b100:	7b7b      	ldrb	r3, [r7, #13]
 800b102:	2b80      	cmp	r3, #128	@ 0x80
 800b104:	d103      	bne.n	800b10e <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	2209      	movs	r2, #9
 800b10a:	761a      	strb	r2, [r3, #24]
      break;
 800b10c:	e10b      	b.n	800b326 <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_STATUS_IN;
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	2207      	movs	r2, #7
 800b112:	761a      	strb	r2, [r3, #24]
      break;
 800b114:	e107      	b.n	800b326 <USBH_HandleControl+0x2ce>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800b116:	7bbb      	ldrb	r3, [r7, #14]
 800b118:	2b04      	cmp	r3, #4
 800b11a:	d003      	beq.n	800b124 <USBH_HandleControl+0xcc>
 800b11c:	7bbb      	ldrb	r3, [r7, #14]
 800b11e:	2b02      	cmp	r3, #2
 800b120:	f040 8101 	bne.w	800b326 <USBH_HandleControl+0x2ce>
          phost->Control.state = CTRL_ERROR;
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	220b      	movs	r2, #11
 800b128:	761a      	strb	r2, [r3, #24]
      break;
 800b12a:	e0fc      	b.n	800b326 <USBH_HandleControl+0x2ce>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800b12c:	687b      	ldr	r3, [r7, #4]
 800b12e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800b132:	b29a      	uxth	r2, r3
 800b134:	687b      	ldr	r3, [r7, #4]
 800b136:	81da      	strh	r2, [r3, #14]

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	6899      	ldr	r1, [r3, #8]
 800b13c:	687b      	ldr	r3, [r7, #4]
 800b13e:	899a      	ldrh	r2, [r3, #12]
 800b140:	687b      	ldr	r3, [r7, #4]
 800b142:	791b      	ldrb	r3, [r3, #4]
 800b144:	6878      	ldr	r0, [r7, #4]
 800b146:	f000 f93c 	bl	800b3c2 <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	2204      	movs	r2, #4
 800b14e:	761a      	strb	r2, [r3, #24]
      break;
 800b150:	e0f2      	b.n	800b338 <USBH_HandleControl+0x2e0>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800b152:	687b      	ldr	r3, [r7, #4]
 800b154:	791b      	ldrb	r3, [r3, #4]
 800b156:	4619      	mov	r1, r3
 800b158:	6878      	ldr	r0, [r7, #4]
 800b15a:	f000 fc7f 	bl	800ba5c <USBH_LL_GetURBState>
 800b15e:	4603      	mov	r3, r0
 800b160:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800b162:	7bbb      	ldrb	r3, [r7, #14]
 800b164:	2b01      	cmp	r3, #1
 800b166:	d103      	bne.n	800b170 <USBH_HandleControl+0x118>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	2209      	movs	r2, #9
 800b16c:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800b16e:	e0dc      	b.n	800b32a <USBH_HandleControl+0x2d2>
      else if (URB_Status == USBH_URB_STALL)
 800b170:	7bbb      	ldrb	r3, [r7, #14]
 800b172:	2b05      	cmp	r3, #5
 800b174:	d102      	bne.n	800b17c <USBH_HandleControl+0x124>
        status = USBH_NOT_SUPPORTED;
 800b176:	2303      	movs	r3, #3
 800b178:	73fb      	strb	r3, [r7, #15]
      break;
 800b17a:	e0d6      	b.n	800b32a <USBH_HandleControl+0x2d2>
        if (URB_Status == USBH_URB_ERROR)
 800b17c:	7bbb      	ldrb	r3, [r7, #14]
 800b17e:	2b04      	cmp	r3, #4
 800b180:	f040 80d3 	bne.w	800b32a <USBH_HandleControl+0x2d2>
          phost->Control.state = CTRL_ERROR;
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	220b      	movs	r2, #11
 800b188:	761a      	strb	r2, [r3, #24]
      break;
 800b18a:	e0ce      	b.n	800b32a <USBH_HandleControl+0x2d2>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800b18c:	687b      	ldr	r3, [r7, #4]
 800b18e:	6899      	ldr	r1, [r3, #8]
 800b190:	687b      	ldr	r3, [r7, #4]
 800b192:	899a      	ldrh	r2, [r3, #12]
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	795b      	ldrb	r3, [r3, #5]
 800b198:	2001      	movs	r0, #1
 800b19a:	9000      	str	r0, [sp, #0]
 800b19c:	6878      	ldr	r0, [r7, #4]
 800b19e:	f000 f8eb 	bl	800b378 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800b1a8:	b29a      	uxth	r2, r3
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	2206      	movs	r2, #6
 800b1b2:	761a      	strb	r2, [r3, #24]
      break;
 800b1b4:	e0c0      	b.n	800b338 <USBH_HandleControl+0x2e0>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800b1b6:	687b      	ldr	r3, [r7, #4]
 800b1b8:	795b      	ldrb	r3, [r3, #5]
 800b1ba:	4619      	mov	r1, r3
 800b1bc:	6878      	ldr	r0, [r7, #4]
 800b1be:	f000 fc4d 	bl	800ba5c <USBH_LL_GetURBState>
 800b1c2:	4603      	mov	r3, r0
 800b1c4:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800b1c6:	7bbb      	ldrb	r3, [r7, #14]
 800b1c8:	2b01      	cmp	r3, #1
 800b1ca:	d103      	bne.n	800b1d4 <USBH_HandleControl+0x17c>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	2207      	movs	r2, #7
 800b1d0:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800b1d2:	e0ac      	b.n	800b32e <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_STALL)
 800b1d4:	7bbb      	ldrb	r3, [r7, #14]
 800b1d6:	2b05      	cmp	r3, #5
 800b1d8:	d105      	bne.n	800b1e6 <USBH_HandleControl+0x18e>
        phost->Control.state = CTRL_STALLED;
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	220c      	movs	r2, #12
 800b1de:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800b1e0:	2303      	movs	r3, #3
 800b1e2:	73fb      	strb	r3, [r7, #15]
      break;
 800b1e4:	e0a3      	b.n	800b32e <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_NOTREADY)
 800b1e6:	7bbb      	ldrb	r3, [r7, #14]
 800b1e8:	2b02      	cmp	r3, #2
 800b1ea:	d103      	bne.n	800b1f4 <USBH_HandleControl+0x19c>
        phost->Control.state = CTRL_DATA_OUT;
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	2205      	movs	r2, #5
 800b1f0:	761a      	strb	r2, [r3, #24]
      break;
 800b1f2:	e09c      	b.n	800b32e <USBH_HandleControl+0x2d6>
        if (URB_Status == USBH_URB_ERROR)
 800b1f4:	7bbb      	ldrb	r3, [r7, #14]
 800b1f6:	2b04      	cmp	r3, #4
 800b1f8:	f040 8099 	bne.w	800b32e <USBH_HandleControl+0x2d6>
          phost->Control.state = CTRL_ERROR;
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	220b      	movs	r2, #11
 800b200:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800b202:	2302      	movs	r3, #2
 800b204:	73fb      	strb	r3, [r7, #15]
      break;
 800b206:	e092      	b.n	800b32e <USBH_HandleControl+0x2d6>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	791b      	ldrb	r3, [r3, #4]
 800b20c:	2200      	movs	r2, #0
 800b20e:	2100      	movs	r1, #0
 800b210:	6878      	ldr	r0, [r7, #4]
 800b212:	f000 f8d6 	bl	800b3c2 <USBH_CtlReceiveData>

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif  /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->Control.timer = (uint16_t)phost->Timer;
 800b216:	687b      	ldr	r3, [r7, #4]
 800b218:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800b21c:	b29a      	uxth	r2, r3
 800b21e:	687b      	ldr	r3, [r7, #4]
 800b220:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	2208      	movs	r2, #8
 800b226:	761a      	strb	r2, [r3, #24]

      break;
 800b228:	e086      	b.n	800b338 <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800b22a:	687b      	ldr	r3, [r7, #4]
 800b22c:	791b      	ldrb	r3, [r3, #4]
 800b22e:	4619      	mov	r1, r3
 800b230:	6878      	ldr	r0, [r7, #4]
 800b232:	f000 fc13 	bl	800ba5c <USBH_LL_GetURBState>
 800b236:	4603      	mov	r3, r0
 800b238:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800b23a:	7bbb      	ldrb	r3, [r7, #14]
 800b23c:	2b01      	cmp	r3, #1
 800b23e:	d105      	bne.n	800b24c <USBH_HandleControl+0x1f4>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800b240:	687b      	ldr	r3, [r7, #4]
 800b242:	220d      	movs	r2, #13
 800b244:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800b246:	2300      	movs	r3, #0
 800b248:	73fb      	strb	r3, [r7, #15]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800b24a:	e072      	b.n	800b332 <USBH_HandleControl+0x2da>
      else if (URB_Status == USBH_URB_ERROR)
 800b24c:	7bbb      	ldrb	r3, [r7, #14]
 800b24e:	2b04      	cmp	r3, #4
 800b250:	d103      	bne.n	800b25a <USBH_HandleControl+0x202>
        phost->Control.state = CTRL_ERROR;
 800b252:	687b      	ldr	r3, [r7, #4]
 800b254:	220b      	movs	r2, #11
 800b256:	761a      	strb	r2, [r3, #24]
      break;
 800b258:	e06b      	b.n	800b332 <USBH_HandleControl+0x2da>
        if (URB_Status == USBH_URB_STALL)
 800b25a:	7bbb      	ldrb	r3, [r7, #14]
 800b25c:	2b05      	cmp	r3, #5
 800b25e:	d168      	bne.n	800b332 <USBH_HandleControl+0x2da>
          status = USBH_NOT_SUPPORTED;
 800b260:	2303      	movs	r3, #3
 800b262:	73fb      	strb	r3, [r7, #15]
      break;
 800b264:	e065      	b.n	800b332 <USBH_HandleControl+0x2da>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 800b266:	687b      	ldr	r3, [r7, #4]
 800b268:	795b      	ldrb	r3, [r3, #5]
 800b26a:	2201      	movs	r2, #1
 800b26c:	9200      	str	r2, [sp, #0]
 800b26e:	2200      	movs	r2, #0
 800b270:	2100      	movs	r1, #0
 800b272:	6878      	ldr	r0, [r7, #4]
 800b274:	f000 f880 	bl	800b378 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800b27e:	b29a      	uxth	r2, r3
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800b284:	687b      	ldr	r3, [r7, #4]
 800b286:	220a      	movs	r2, #10
 800b288:	761a      	strb	r2, [r3, #24]
      break;
 800b28a:	e055      	b.n	800b338 <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	795b      	ldrb	r3, [r3, #5]
 800b290:	4619      	mov	r1, r3
 800b292:	6878      	ldr	r0, [r7, #4]
 800b294:	f000 fbe2 	bl	800ba5c <USBH_LL_GetURBState>
 800b298:	4603      	mov	r3, r0
 800b29a:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800b29c:	7bbb      	ldrb	r3, [r7, #14]
 800b29e:	2b01      	cmp	r3, #1
 800b2a0:	d105      	bne.n	800b2ae <USBH_HandleControl+0x256>
      {
        status = USBH_OK;
 800b2a2:	2300      	movs	r3, #0
 800b2a4:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800b2a6:	687b      	ldr	r3, [r7, #4]
 800b2a8:	220d      	movs	r2, #13
 800b2aa:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800b2ac:	e043      	b.n	800b336 <USBH_HandleControl+0x2de>
      else if (URB_Status == USBH_URB_NOTREADY)
 800b2ae:	7bbb      	ldrb	r3, [r7, #14]
 800b2b0:	2b02      	cmp	r3, #2
 800b2b2:	d103      	bne.n	800b2bc <USBH_HandleControl+0x264>
        phost->Control.state = CTRL_STATUS_OUT;
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	2209      	movs	r2, #9
 800b2b8:	761a      	strb	r2, [r3, #24]
      break;
 800b2ba:	e03c      	b.n	800b336 <USBH_HandleControl+0x2de>
        if (URB_Status == USBH_URB_ERROR)
 800b2bc:	7bbb      	ldrb	r3, [r7, #14]
 800b2be:	2b04      	cmp	r3, #4
 800b2c0:	d139      	bne.n	800b336 <USBH_HandleControl+0x2de>
          phost->Control.state = CTRL_ERROR;
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	220b      	movs	r2, #11
 800b2c6:	761a      	strb	r2, [r3, #24]
      break;
 800b2c8:	e035      	b.n	800b336 <USBH_HandleControl+0x2de>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800b2ca:	687b      	ldr	r3, [r7, #4]
 800b2cc:	7e5b      	ldrb	r3, [r3, #25]
 800b2ce:	3301      	adds	r3, #1
 800b2d0:	b2da      	uxtb	r2, r3
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	765a      	strb	r2, [r3, #25]
 800b2d6:	687b      	ldr	r3, [r7, #4]
 800b2d8:	7e5b      	ldrb	r3, [r3, #25]
 800b2da:	2b02      	cmp	r3, #2
 800b2dc:	d806      	bhi.n	800b2ec <USBH_HandleControl+0x294>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800b2de:	687b      	ldr	r3, [r7, #4]
 800b2e0:	2201      	movs	r2, #1
 800b2e2:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	2201      	movs	r2, #1
 800b2e8:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800b2ea:	e025      	b.n	800b338 <USBH_HandleControl+0x2e0>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800b2ec:	687b      	ldr	r3, [r7, #4]
 800b2ee:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800b2f2:	2106      	movs	r1, #6
 800b2f4:	6878      	ldr	r0, [r7, #4]
 800b2f6:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800b2f8:	687b      	ldr	r3, [r7, #4]
 800b2fa:	2200      	movs	r2, #0
 800b2fc:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800b2fe:	687b      	ldr	r3, [r7, #4]
 800b300:	795b      	ldrb	r3, [r3, #5]
 800b302:	4619      	mov	r1, r3
 800b304:	6878      	ldr	r0, [r7, #4]
 800b306:	f000 f90d 	bl	800b524 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800b30a:	687b      	ldr	r3, [r7, #4]
 800b30c:	791b      	ldrb	r3, [r3, #4]
 800b30e:	4619      	mov	r1, r3
 800b310:	6878      	ldr	r0, [r7, #4]
 800b312:	f000 f907 	bl	800b524 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800b316:	687b      	ldr	r3, [r7, #4]
 800b318:	2200      	movs	r2, #0
 800b31a:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800b31c:	2302      	movs	r3, #2
 800b31e:	73fb      	strb	r3, [r7, #15]
      break;
 800b320:	e00a      	b.n	800b338 <USBH_HandleControl+0x2e0>

    default:
      break;
 800b322:	bf00      	nop
 800b324:	e008      	b.n	800b338 <USBH_HandleControl+0x2e0>
      break;
 800b326:	bf00      	nop
 800b328:	e006      	b.n	800b338 <USBH_HandleControl+0x2e0>
      break;
 800b32a:	bf00      	nop
 800b32c:	e004      	b.n	800b338 <USBH_HandleControl+0x2e0>
      break;
 800b32e:	bf00      	nop
 800b330:	e002      	b.n	800b338 <USBH_HandleControl+0x2e0>
      break;
 800b332:	bf00      	nop
 800b334:	e000      	b.n	800b338 <USBH_HandleControl+0x2e0>
      break;
 800b336:	bf00      	nop
  }

  return status;
 800b338:	7bfb      	ldrb	r3, [r7, #15]
}
 800b33a:	4618      	mov	r0, r3
 800b33c:	3710      	adds	r7, #16
 800b33e:	46bd      	mov	sp, r7
 800b340:	bd80      	pop	{r7, pc}
 800b342:	bf00      	nop

0800b344 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800b344:	b580      	push	{r7, lr}
 800b346:	b088      	sub	sp, #32
 800b348:	af04      	add	r7, sp, #16
 800b34a:	60f8      	str	r0, [r7, #12]
 800b34c:	60b9      	str	r1, [r7, #8]
 800b34e:	4613      	mov	r3, r2
 800b350:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800b352:	79f9      	ldrb	r1, [r7, #7]
 800b354:	2300      	movs	r3, #0
 800b356:	9303      	str	r3, [sp, #12]
 800b358:	2308      	movs	r3, #8
 800b35a:	9302      	str	r3, [sp, #8]
 800b35c:	68bb      	ldr	r3, [r7, #8]
 800b35e:	9301      	str	r3, [sp, #4]
 800b360:	2300      	movs	r3, #0
 800b362:	9300      	str	r3, [sp, #0]
 800b364:	2300      	movs	r3, #0
 800b366:	2200      	movs	r2, #0
 800b368:	68f8      	ldr	r0, [r7, #12]
 800b36a:	f000 fb46 	bl	800b9fa <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800b36e:	2300      	movs	r3, #0
}
 800b370:	4618      	mov	r0, r3
 800b372:	3710      	adds	r7, #16
 800b374:	46bd      	mov	sp, r7
 800b376:	bd80      	pop	{r7, pc}

0800b378 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800b378:	b580      	push	{r7, lr}
 800b37a:	b088      	sub	sp, #32
 800b37c:	af04      	add	r7, sp, #16
 800b37e:	60f8      	str	r0, [r7, #12]
 800b380:	60b9      	str	r1, [r7, #8]
 800b382:	4611      	mov	r1, r2
 800b384:	461a      	mov	r2, r3
 800b386:	460b      	mov	r3, r1
 800b388:	80fb      	strh	r3, [r7, #6]
 800b38a:	4613      	mov	r3, r2
 800b38c:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800b38e:	68fb      	ldr	r3, [r7, #12]
 800b390:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800b394:	2b00      	cmp	r3, #0
 800b396:	d001      	beq.n	800b39c <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800b398:	2300      	movs	r3, #0
 800b39a:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800b39c:	7979      	ldrb	r1, [r7, #5]
 800b39e:	7e3b      	ldrb	r3, [r7, #24]
 800b3a0:	9303      	str	r3, [sp, #12]
 800b3a2:	88fb      	ldrh	r3, [r7, #6]
 800b3a4:	9302      	str	r3, [sp, #8]
 800b3a6:	68bb      	ldr	r3, [r7, #8]
 800b3a8:	9301      	str	r3, [sp, #4]
 800b3aa:	2301      	movs	r3, #1
 800b3ac:	9300      	str	r3, [sp, #0]
 800b3ae:	2300      	movs	r3, #0
 800b3b0:	2200      	movs	r2, #0
 800b3b2:	68f8      	ldr	r0, [r7, #12]
 800b3b4:	f000 fb21 	bl	800b9fa <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800b3b8:	2300      	movs	r3, #0
}
 800b3ba:	4618      	mov	r0, r3
 800b3bc:	3710      	adds	r7, #16
 800b3be:	46bd      	mov	sp, r7
 800b3c0:	bd80      	pop	{r7, pc}

0800b3c2 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800b3c2:	b580      	push	{r7, lr}
 800b3c4:	b088      	sub	sp, #32
 800b3c6:	af04      	add	r7, sp, #16
 800b3c8:	60f8      	str	r0, [r7, #12]
 800b3ca:	60b9      	str	r1, [r7, #8]
 800b3cc:	4611      	mov	r1, r2
 800b3ce:	461a      	mov	r2, r3
 800b3d0:	460b      	mov	r3, r1
 800b3d2:	80fb      	strh	r3, [r7, #6]
 800b3d4:	4613      	mov	r3, r2
 800b3d6:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800b3d8:	7979      	ldrb	r1, [r7, #5]
 800b3da:	2300      	movs	r3, #0
 800b3dc:	9303      	str	r3, [sp, #12]
 800b3de:	88fb      	ldrh	r3, [r7, #6]
 800b3e0:	9302      	str	r3, [sp, #8]
 800b3e2:	68bb      	ldr	r3, [r7, #8]
 800b3e4:	9301      	str	r3, [sp, #4]
 800b3e6:	2301      	movs	r3, #1
 800b3e8:	9300      	str	r3, [sp, #0]
 800b3ea:	2300      	movs	r3, #0
 800b3ec:	2201      	movs	r2, #1
 800b3ee:	68f8      	ldr	r0, [r7, #12]
 800b3f0:	f000 fb03 	bl	800b9fa <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800b3f4:	2300      	movs	r3, #0

}
 800b3f6:	4618      	mov	r0, r3
 800b3f8:	3710      	adds	r7, #16
 800b3fa:	46bd      	mov	sp, r7
 800b3fc:	bd80      	pop	{r7, pc}

0800b3fe <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800b3fe:	b580      	push	{r7, lr}
 800b400:	b088      	sub	sp, #32
 800b402:	af04      	add	r7, sp, #16
 800b404:	60f8      	str	r0, [r7, #12]
 800b406:	60b9      	str	r1, [r7, #8]
 800b408:	4611      	mov	r1, r2
 800b40a:	461a      	mov	r2, r3
 800b40c:	460b      	mov	r3, r1
 800b40e:	80fb      	strh	r3, [r7, #6]
 800b410:	4613      	mov	r3, r2
 800b412:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800b414:	68fb      	ldr	r3, [r7, #12]
 800b416:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800b41a:	2b00      	cmp	r3, #0
 800b41c:	d001      	beq.n	800b422 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800b41e:	2300      	movs	r3, #0
 800b420:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800b422:	7979      	ldrb	r1, [r7, #5]
 800b424:	7e3b      	ldrb	r3, [r7, #24]
 800b426:	9303      	str	r3, [sp, #12]
 800b428:	88fb      	ldrh	r3, [r7, #6]
 800b42a:	9302      	str	r3, [sp, #8]
 800b42c:	68bb      	ldr	r3, [r7, #8]
 800b42e:	9301      	str	r3, [sp, #4]
 800b430:	2301      	movs	r3, #1
 800b432:	9300      	str	r3, [sp, #0]
 800b434:	2302      	movs	r3, #2
 800b436:	2200      	movs	r2, #0
 800b438:	68f8      	ldr	r0, [r7, #12]
 800b43a:	f000 fade 	bl	800b9fa <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800b43e:	2300      	movs	r3, #0
}
 800b440:	4618      	mov	r0, r3
 800b442:	3710      	adds	r7, #16
 800b444:	46bd      	mov	sp, r7
 800b446:	bd80      	pop	{r7, pc}

0800b448 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800b448:	b580      	push	{r7, lr}
 800b44a:	b088      	sub	sp, #32
 800b44c:	af04      	add	r7, sp, #16
 800b44e:	60f8      	str	r0, [r7, #12]
 800b450:	60b9      	str	r1, [r7, #8]
 800b452:	4611      	mov	r1, r2
 800b454:	461a      	mov	r2, r3
 800b456:	460b      	mov	r3, r1
 800b458:	80fb      	strh	r3, [r7, #6]
 800b45a:	4613      	mov	r3, r2
 800b45c:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800b45e:	7979      	ldrb	r1, [r7, #5]
 800b460:	2300      	movs	r3, #0
 800b462:	9303      	str	r3, [sp, #12]
 800b464:	88fb      	ldrh	r3, [r7, #6]
 800b466:	9302      	str	r3, [sp, #8]
 800b468:	68bb      	ldr	r3, [r7, #8]
 800b46a:	9301      	str	r3, [sp, #4]
 800b46c:	2301      	movs	r3, #1
 800b46e:	9300      	str	r3, [sp, #0]
 800b470:	2302      	movs	r3, #2
 800b472:	2201      	movs	r2, #1
 800b474:	68f8      	ldr	r0, [r7, #12]
 800b476:	f000 fac0 	bl	800b9fa <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800b47a:	2300      	movs	r3, #0
}
 800b47c:	4618      	mov	r0, r3
 800b47e:	3710      	adds	r7, #16
 800b480:	46bd      	mov	sp, r7
 800b482:	bd80      	pop	{r7, pc}

0800b484 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800b484:	b580      	push	{r7, lr}
 800b486:	b086      	sub	sp, #24
 800b488:	af04      	add	r7, sp, #16
 800b48a:	6078      	str	r0, [r7, #4]
 800b48c:	4608      	mov	r0, r1
 800b48e:	4611      	mov	r1, r2
 800b490:	461a      	mov	r2, r3
 800b492:	4603      	mov	r3, r0
 800b494:	70fb      	strb	r3, [r7, #3]
 800b496:	460b      	mov	r3, r1
 800b498:	70bb      	strb	r3, [r7, #2]
 800b49a:	4613      	mov	r3, r2
 800b49c:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800b49e:	7878      	ldrb	r0, [r7, #1]
 800b4a0:	78ba      	ldrb	r2, [r7, #2]
 800b4a2:	78f9      	ldrb	r1, [r7, #3]
 800b4a4:	8b3b      	ldrh	r3, [r7, #24]
 800b4a6:	9302      	str	r3, [sp, #8]
 800b4a8:	7d3b      	ldrb	r3, [r7, #20]
 800b4aa:	9301      	str	r3, [sp, #4]
 800b4ac:	7c3b      	ldrb	r3, [r7, #16]
 800b4ae:	9300      	str	r3, [sp, #0]
 800b4b0:	4603      	mov	r3, r0
 800b4b2:	6878      	ldr	r0, [r7, #4]
 800b4b4:	f000 fa53 	bl	800b95e <USBH_LL_OpenPipe>

  return USBH_OK;
 800b4b8:	2300      	movs	r3, #0
}
 800b4ba:	4618      	mov	r0, r3
 800b4bc:	3708      	adds	r7, #8
 800b4be:	46bd      	mov	sp, r7
 800b4c0:	bd80      	pop	{r7, pc}

0800b4c2 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800b4c2:	b580      	push	{r7, lr}
 800b4c4:	b082      	sub	sp, #8
 800b4c6:	af00      	add	r7, sp, #0
 800b4c8:	6078      	str	r0, [r7, #4]
 800b4ca:	460b      	mov	r3, r1
 800b4cc:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 800b4ce:	78fb      	ldrb	r3, [r7, #3]
 800b4d0:	4619      	mov	r1, r3
 800b4d2:	6878      	ldr	r0, [r7, #4]
 800b4d4:	f000 fa72 	bl	800b9bc <USBH_LL_ClosePipe>

  return USBH_OK;
 800b4d8:	2300      	movs	r3, #0
}
 800b4da:	4618      	mov	r0, r3
 800b4dc:	3708      	adds	r7, #8
 800b4de:	46bd      	mov	sp, r7
 800b4e0:	bd80      	pop	{r7, pc}

0800b4e2 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800b4e2:	b580      	push	{r7, lr}
 800b4e4:	b084      	sub	sp, #16
 800b4e6:	af00      	add	r7, sp, #0
 800b4e8:	6078      	str	r0, [r7, #4]
 800b4ea:	460b      	mov	r3, r1
 800b4ec:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800b4ee:	6878      	ldr	r0, [r7, #4]
 800b4f0:	f000 f836 	bl	800b560 <USBH_GetFreePipe>
 800b4f4:	4603      	mov	r3, r0
 800b4f6:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800b4f8:	89fb      	ldrh	r3, [r7, #14]
 800b4fa:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800b4fe:	4293      	cmp	r3, r2
 800b500:	d00a      	beq.n	800b518 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 800b502:	78fa      	ldrb	r2, [r7, #3]
 800b504:	89fb      	ldrh	r3, [r7, #14]
 800b506:	f003 030f 	and.w	r3, r3, #15
 800b50a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800b50e:	6879      	ldr	r1, [r7, #4]
 800b510:	33e0      	adds	r3, #224	@ 0xe0
 800b512:	009b      	lsls	r3, r3, #2
 800b514:	440b      	add	r3, r1
 800b516:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800b518:	89fb      	ldrh	r3, [r7, #14]
 800b51a:	b2db      	uxtb	r3, r3
}
 800b51c:	4618      	mov	r0, r3
 800b51e:	3710      	adds	r7, #16
 800b520:	46bd      	mov	sp, r7
 800b522:	bd80      	pop	{r7, pc}

0800b524 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800b524:	b480      	push	{r7}
 800b526:	b083      	sub	sp, #12
 800b528:	af00      	add	r7, sp, #0
 800b52a:	6078      	str	r0, [r7, #4]
 800b52c:	460b      	mov	r3, r1
 800b52e:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 800b530:	78fb      	ldrb	r3, [r7, #3]
 800b532:	2b0f      	cmp	r3, #15
 800b534:	d80d      	bhi.n	800b552 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800b536:	78fb      	ldrb	r3, [r7, #3]
 800b538:	687a      	ldr	r2, [r7, #4]
 800b53a:	33e0      	adds	r3, #224	@ 0xe0
 800b53c:	009b      	lsls	r3, r3, #2
 800b53e:	4413      	add	r3, r2
 800b540:	685a      	ldr	r2, [r3, #4]
 800b542:	78fb      	ldrb	r3, [r7, #3]
 800b544:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800b548:	6879      	ldr	r1, [r7, #4]
 800b54a:	33e0      	adds	r3, #224	@ 0xe0
 800b54c:	009b      	lsls	r3, r3, #2
 800b54e:	440b      	add	r3, r1
 800b550:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800b552:	2300      	movs	r3, #0
}
 800b554:	4618      	mov	r0, r3
 800b556:	370c      	adds	r7, #12
 800b558:	46bd      	mov	sp, r7
 800b55a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b55e:	4770      	bx	lr

0800b560 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800b560:	b480      	push	{r7}
 800b562:	b085      	sub	sp, #20
 800b564:	af00      	add	r7, sp, #0
 800b566:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800b568:	2300      	movs	r3, #0
 800b56a:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800b56c:	2300      	movs	r3, #0
 800b56e:	73fb      	strb	r3, [r7, #15]
 800b570:	e00f      	b.n	800b592 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800b572:	7bfb      	ldrb	r3, [r7, #15]
 800b574:	687a      	ldr	r2, [r7, #4]
 800b576:	33e0      	adds	r3, #224	@ 0xe0
 800b578:	009b      	lsls	r3, r3, #2
 800b57a:	4413      	add	r3, r2
 800b57c:	685b      	ldr	r3, [r3, #4]
 800b57e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b582:	2b00      	cmp	r3, #0
 800b584:	d102      	bne.n	800b58c <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800b586:	7bfb      	ldrb	r3, [r7, #15]
 800b588:	b29b      	uxth	r3, r3
 800b58a:	e007      	b.n	800b59c <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800b58c:	7bfb      	ldrb	r3, [r7, #15]
 800b58e:	3301      	adds	r3, #1
 800b590:	73fb      	strb	r3, [r7, #15]
 800b592:	7bfb      	ldrb	r3, [r7, #15]
 800b594:	2b0f      	cmp	r3, #15
 800b596:	d9ec      	bls.n	800b572 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800b598:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 800b59c:	4618      	mov	r0, r3
 800b59e:	3714      	adds	r7, #20
 800b5a0:	46bd      	mov	sp, r7
 800b5a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5a6:	4770      	bx	lr

0800b5a8 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800b5a8:	b580      	push	{r7, lr}
 800b5aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800b5ac:	2201      	movs	r2, #1
 800b5ae:	490e      	ldr	r1, [pc, #56]	@ (800b5e8 <MX_USB_HOST_Init+0x40>)
 800b5b0:	480e      	ldr	r0, [pc, #56]	@ (800b5ec <MX_USB_HOST_Init+0x44>)
 800b5b2:	f7fe fb0f 	bl	8009bd4 <USBH_Init>
 800b5b6:	4603      	mov	r3, r0
 800b5b8:	2b00      	cmp	r3, #0
 800b5ba:	d001      	beq.n	800b5c0 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800b5bc:	f7f6 f818 	bl	80015f0 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800b5c0:	490b      	ldr	r1, [pc, #44]	@ (800b5f0 <MX_USB_HOST_Init+0x48>)
 800b5c2:	480a      	ldr	r0, [pc, #40]	@ (800b5ec <MX_USB_HOST_Init+0x44>)
 800b5c4:	f7fe fbb1 	bl	8009d2a <USBH_RegisterClass>
 800b5c8:	4603      	mov	r3, r0
 800b5ca:	2b00      	cmp	r3, #0
 800b5cc:	d001      	beq.n	800b5d2 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800b5ce:	f7f6 f80f 	bl	80015f0 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800b5d2:	4806      	ldr	r0, [pc, #24]	@ (800b5ec <MX_USB_HOST_Init+0x44>)
 800b5d4:	f7fe fc35 	bl	8009e42 <USBH_Start>
 800b5d8:	4603      	mov	r3, r0
 800b5da:	2b00      	cmp	r3, #0
 800b5dc:	d001      	beq.n	800b5e2 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800b5de:	f7f6 f807 	bl	80015f0 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800b5e2:	bf00      	nop
 800b5e4:	bd80      	pop	{r7, pc}
 800b5e6:	bf00      	nop
 800b5e8:	0800b609 	.word	0x0800b609
 800b5ec:	20000448 	.word	0x20000448
 800b5f0:	2000000c 	.word	0x2000000c

0800b5f4 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 800b5f4:	b580      	push	{r7, lr}
 800b5f6:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 800b5f8:	4802      	ldr	r0, [pc, #8]	@ (800b604 <MX_USB_HOST_Process+0x10>)
 800b5fa:	f7fe fc33 	bl	8009e64 <USBH_Process>
}
 800b5fe:	bf00      	nop
 800b600:	bd80      	pop	{r7, pc}
 800b602:	bf00      	nop
 800b604:	20000448 	.word	0x20000448

0800b608 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800b608:	b480      	push	{r7}
 800b60a:	b083      	sub	sp, #12
 800b60c:	af00      	add	r7, sp, #0
 800b60e:	6078      	str	r0, [r7, #4]
 800b610:	460b      	mov	r3, r1
 800b612:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800b614:	78fb      	ldrb	r3, [r7, #3]
 800b616:	3b01      	subs	r3, #1
 800b618:	2b04      	cmp	r3, #4
 800b61a:	d819      	bhi.n	800b650 <USBH_UserProcess+0x48>
 800b61c:	a201      	add	r2, pc, #4	@ (adr r2, 800b624 <USBH_UserProcess+0x1c>)
 800b61e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b622:	bf00      	nop
 800b624:	0800b651 	.word	0x0800b651
 800b628:	0800b641 	.word	0x0800b641
 800b62c:	0800b651 	.word	0x0800b651
 800b630:	0800b649 	.word	0x0800b649
 800b634:	0800b639 	.word	0x0800b639
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800b638:	4b09      	ldr	r3, [pc, #36]	@ (800b660 <USBH_UserProcess+0x58>)
 800b63a:	2203      	movs	r2, #3
 800b63c:	701a      	strb	r2, [r3, #0]
  break;
 800b63e:	e008      	b.n	800b652 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800b640:	4b07      	ldr	r3, [pc, #28]	@ (800b660 <USBH_UserProcess+0x58>)
 800b642:	2202      	movs	r2, #2
 800b644:	701a      	strb	r2, [r3, #0]
  break;
 800b646:	e004      	b.n	800b652 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800b648:	4b05      	ldr	r3, [pc, #20]	@ (800b660 <USBH_UserProcess+0x58>)
 800b64a:	2201      	movs	r2, #1
 800b64c:	701a      	strb	r2, [r3, #0]
  break;
 800b64e:	e000      	b.n	800b652 <USBH_UserProcess+0x4a>

  default:
  break;
 800b650:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800b652:	bf00      	nop
 800b654:	370c      	adds	r7, #12
 800b656:	46bd      	mov	sp, r7
 800b658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b65c:	4770      	bx	lr
 800b65e:	bf00      	nop
 800b660:	20000820 	.word	0x20000820

0800b664 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800b664:	b580      	push	{r7, lr}
 800b666:	b08a      	sub	sp, #40	@ 0x28
 800b668:	af00      	add	r7, sp, #0
 800b66a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b66c:	f107 0314 	add.w	r3, r7, #20
 800b670:	2200      	movs	r2, #0
 800b672:	601a      	str	r2, [r3, #0]
 800b674:	605a      	str	r2, [r3, #4]
 800b676:	609a      	str	r2, [r3, #8]
 800b678:	60da      	str	r2, [r3, #12]
 800b67a:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800b67c:	687b      	ldr	r3, [r7, #4]
 800b67e:	681b      	ldr	r3, [r3, #0]
 800b680:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b684:	d147      	bne.n	800b716 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800b686:	2300      	movs	r3, #0
 800b688:	613b      	str	r3, [r7, #16]
 800b68a:	4b25      	ldr	r3, [pc, #148]	@ (800b720 <HAL_HCD_MspInit+0xbc>)
 800b68c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b68e:	4a24      	ldr	r2, [pc, #144]	@ (800b720 <HAL_HCD_MspInit+0xbc>)
 800b690:	f043 0301 	orr.w	r3, r3, #1
 800b694:	6313      	str	r3, [r2, #48]	@ 0x30
 800b696:	4b22      	ldr	r3, [pc, #136]	@ (800b720 <HAL_HCD_MspInit+0xbc>)
 800b698:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b69a:	f003 0301 	and.w	r3, r3, #1
 800b69e:	613b      	str	r3, [r7, #16]
 800b6a0:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800b6a2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b6a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800b6a8:	2300      	movs	r3, #0
 800b6aa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b6ac:	2300      	movs	r3, #0
 800b6ae:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800b6b0:	f107 0314 	add.w	r3, r7, #20
 800b6b4:	4619      	mov	r1, r3
 800b6b6:	481b      	ldr	r0, [pc, #108]	@ (800b724 <HAL_HCD_MspInit+0xc0>)
 800b6b8:	f7f7 fe70 	bl	800339c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800b6bc:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800b6c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b6c2:	2302      	movs	r3, #2
 800b6c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b6c6:	2300      	movs	r3, #0
 800b6c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b6ca:	2300      	movs	r3, #0
 800b6cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800b6ce:	230a      	movs	r3, #10
 800b6d0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b6d2:	f107 0314 	add.w	r3, r7, #20
 800b6d6:	4619      	mov	r1, r3
 800b6d8:	4812      	ldr	r0, [pc, #72]	@ (800b724 <HAL_HCD_MspInit+0xc0>)
 800b6da:	f7f7 fe5f 	bl	800339c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800b6de:	4b10      	ldr	r3, [pc, #64]	@ (800b720 <HAL_HCD_MspInit+0xbc>)
 800b6e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b6e2:	4a0f      	ldr	r2, [pc, #60]	@ (800b720 <HAL_HCD_MspInit+0xbc>)
 800b6e4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b6e8:	6353      	str	r3, [r2, #52]	@ 0x34
 800b6ea:	2300      	movs	r3, #0
 800b6ec:	60fb      	str	r3, [r7, #12]
 800b6ee:	4b0c      	ldr	r3, [pc, #48]	@ (800b720 <HAL_HCD_MspInit+0xbc>)
 800b6f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b6f2:	4a0b      	ldr	r2, [pc, #44]	@ (800b720 <HAL_HCD_MspInit+0xbc>)
 800b6f4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800b6f8:	6453      	str	r3, [r2, #68]	@ 0x44
 800b6fa:	4b09      	ldr	r3, [pc, #36]	@ (800b720 <HAL_HCD_MspInit+0xbc>)
 800b6fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b6fe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b702:	60fb      	str	r3, [r7, #12]
 800b704:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800b706:	2200      	movs	r2, #0
 800b708:	2100      	movs	r1, #0
 800b70a:	2043      	movs	r0, #67	@ 0x43
 800b70c:	f7f7 fa9f 	bl	8002c4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800b710:	2043      	movs	r0, #67	@ 0x43
 800b712:	f7f7 fab8 	bl	8002c86 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800b716:	bf00      	nop
 800b718:	3728      	adds	r7, #40	@ 0x28
 800b71a:	46bd      	mov	sp, r7
 800b71c:	bd80      	pop	{r7, pc}
 800b71e:	bf00      	nop
 800b720:	40023800 	.word	0x40023800
 800b724:	40020000 	.word	0x40020000

0800b728 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800b728:	b580      	push	{r7, lr}
 800b72a:	b082      	sub	sp, #8
 800b72c:	af00      	add	r7, sp, #0
 800b72e:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800b736:	4618      	mov	r0, r3
 800b738:	f7fe ff6d 	bl	800a616 <USBH_LL_IncTimer>
}
 800b73c:	bf00      	nop
 800b73e:	3708      	adds	r7, #8
 800b740:	46bd      	mov	sp, r7
 800b742:	bd80      	pop	{r7, pc}

0800b744 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800b744:	b580      	push	{r7, lr}
 800b746:	b082      	sub	sp, #8
 800b748:	af00      	add	r7, sp, #0
 800b74a:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800b74c:	687b      	ldr	r3, [r7, #4]
 800b74e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800b752:	4618      	mov	r0, r3
 800b754:	f7fe ffa9 	bl	800a6aa <USBH_LL_Connect>
}
 800b758:	bf00      	nop
 800b75a:	3708      	adds	r7, #8
 800b75c:	46bd      	mov	sp, r7
 800b75e:	bd80      	pop	{r7, pc}

0800b760 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800b760:	b580      	push	{r7, lr}
 800b762:	b082      	sub	sp, #8
 800b764:	af00      	add	r7, sp, #0
 800b766:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800b768:	687b      	ldr	r3, [r7, #4]
 800b76a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800b76e:	4618      	mov	r0, r3
 800b770:	f7fe ffb2 	bl	800a6d8 <USBH_LL_Disconnect>
}
 800b774:	bf00      	nop
 800b776:	3708      	adds	r7, #8
 800b778:	46bd      	mov	sp, r7
 800b77a:	bd80      	pop	{r7, pc}

0800b77c <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800b77c:	b480      	push	{r7}
 800b77e:	b083      	sub	sp, #12
 800b780:	af00      	add	r7, sp, #0
 800b782:	6078      	str	r0, [r7, #4]
 800b784:	460b      	mov	r3, r1
 800b786:	70fb      	strb	r3, [r7, #3]
 800b788:	4613      	mov	r3, r2
 800b78a:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800b78c:	bf00      	nop
 800b78e:	370c      	adds	r7, #12
 800b790:	46bd      	mov	sp, r7
 800b792:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b796:	4770      	bx	lr

0800b798 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800b798:	b580      	push	{r7, lr}
 800b79a:	b082      	sub	sp, #8
 800b79c:	af00      	add	r7, sp, #0
 800b79e:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800b7a0:	687b      	ldr	r3, [r7, #4]
 800b7a2:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800b7a6:	4618      	mov	r0, r3
 800b7a8:	f7fe ff5f 	bl	800a66a <USBH_LL_PortEnabled>
}
 800b7ac:	bf00      	nop
 800b7ae:	3708      	adds	r7, #8
 800b7b0:	46bd      	mov	sp, r7
 800b7b2:	bd80      	pop	{r7, pc}

0800b7b4 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800b7b4:	b580      	push	{r7, lr}
 800b7b6:	b082      	sub	sp, #8
 800b7b8:	af00      	add	r7, sp, #0
 800b7ba:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800b7c2:	4618      	mov	r0, r3
 800b7c4:	f7fe ff5f 	bl	800a686 <USBH_LL_PortDisabled>
}
 800b7c8:	bf00      	nop
 800b7ca:	3708      	adds	r7, #8
 800b7cc:	46bd      	mov	sp, r7
 800b7ce:	bd80      	pop	{r7, pc}

0800b7d0 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800b7d0:	b580      	push	{r7, lr}
 800b7d2:	b082      	sub	sp, #8
 800b7d4:	af00      	add	r7, sp, #0
 800b7d6:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800b7d8:	687b      	ldr	r3, [r7, #4]
 800b7da:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800b7de:	2b01      	cmp	r3, #1
 800b7e0:	d12a      	bne.n	800b838 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800b7e2:	4a18      	ldr	r2, [pc, #96]	@ (800b844 <USBH_LL_Init+0x74>)
 800b7e4:	687b      	ldr	r3, [r7, #4]
 800b7e6:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 800b7ea:	687b      	ldr	r3, [r7, #4]
 800b7ec:	4a15      	ldr	r2, [pc, #84]	@ (800b844 <USBH_LL_Init+0x74>)
 800b7ee:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800b7f2:	4b14      	ldr	r3, [pc, #80]	@ (800b844 <USBH_LL_Init+0x74>)
 800b7f4:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800b7f8:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800b7fa:	4b12      	ldr	r3, [pc, #72]	@ (800b844 <USBH_LL_Init+0x74>)
 800b7fc:	2208      	movs	r2, #8
 800b7fe:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800b800:	4b10      	ldr	r3, [pc, #64]	@ (800b844 <USBH_LL_Init+0x74>)
 800b802:	2201      	movs	r2, #1
 800b804:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800b806:	4b0f      	ldr	r3, [pc, #60]	@ (800b844 <USBH_LL_Init+0x74>)
 800b808:	2200      	movs	r2, #0
 800b80a:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800b80c:	4b0d      	ldr	r3, [pc, #52]	@ (800b844 <USBH_LL_Init+0x74>)
 800b80e:	2202      	movs	r2, #2
 800b810:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800b812:	4b0c      	ldr	r3, [pc, #48]	@ (800b844 <USBH_LL_Init+0x74>)
 800b814:	2200      	movs	r2, #0
 800b816:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800b818:	480a      	ldr	r0, [pc, #40]	@ (800b844 <USBH_LL_Init+0x74>)
 800b81a:	f7f7 ff74 	bl	8003706 <HAL_HCD_Init>
 800b81e:	4603      	mov	r3, r0
 800b820:	2b00      	cmp	r3, #0
 800b822:	d001      	beq.n	800b828 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800b824:	f7f5 fee4 	bl	80015f0 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800b828:	4806      	ldr	r0, [pc, #24]	@ (800b844 <USBH_LL_Init+0x74>)
 800b82a:	f7f8 fbd5 	bl	8003fd8 <HAL_HCD_GetCurrentFrame>
 800b82e:	4603      	mov	r3, r0
 800b830:	4619      	mov	r1, r3
 800b832:	6878      	ldr	r0, [r7, #4]
 800b834:	f7fe fee0 	bl	800a5f8 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800b838:	2300      	movs	r3, #0
}
 800b83a:	4618      	mov	r0, r3
 800b83c:	3708      	adds	r7, #8
 800b83e:	46bd      	mov	sp, r7
 800b840:	bd80      	pop	{r7, pc}
 800b842:	bf00      	nop
 800b844:	20000824 	.word	0x20000824

0800b848 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800b848:	b580      	push	{r7, lr}
 800b84a:	b084      	sub	sp, #16
 800b84c:	af00      	add	r7, sp, #0
 800b84e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b850:	2300      	movs	r3, #0
 800b852:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b854:	2300      	movs	r3, #0
 800b856:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800b85e:	4618      	mov	r0, r3
 800b860:	f7f8 fb42 	bl	8003ee8 <HAL_HCD_Start>
 800b864:	4603      	mov	r3, r0
 800b866:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800b868:	7bfb      	ldrb	r3, [r7, #15]
 800b86a:	4618      	mov	r0, r3
 800b86c:	f000 f95e 	bl	800bb2c <USBH_Get_USB_Status>
 800b870:	4603      	mov	r3, r0
 800b872:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b874:	7bbb      	ldrb	r3, [r7, #14]
}
 800b876:	4618      	mov	r0, r3
 800b878:	3710      	adds	r7, #16
 800b87a:	46bd      	mov	sp, r7
 800b87c:	bd80      	pop	{r7, pc}

0800b87e <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800b87e:	b580      	push	{r7, lr}
 800b880:	b084      	sub	sp, #16
 800b882:	af00      	add	r7, sp, #0
 800b884:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b886:	2300      	movs	r3, #0
 800b888:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b88a:	2300      	movs	r3, #0
 800b88c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800b88e:	687b      	ldr	r3, [r7, #4]
 800b890:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800b894:	4618      	mov	r0, r3
 800b896:	f7f8 fb4a 	bl	8003f2e <HAL_HCD_Stop>
 800b89a:	4603      	mov	r3, r0
 800b89c:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800b89e:	7bfb      	ldrb	r3, [r7, #15]
 800b8a0:	4618      	mov	r0, r3
 800b8a2:	f000 f943 	bl	800bb2c <USBH_Get_USB_Status>
 800b8a6:	4603      	mov	r3, r0
 800b8a8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b8aa:	7bbb      	ldrb	r3, [r7, #14]
}
 800b8ac:	4618      	mov	r0, r3
 800b8ae:	3710      	adds	r7, #16
 800b8b0:	46bd      	mov	sp, r7
 800b8b2:	bd80      	pop	{r7, pc}

0800b8b4 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800b8b4:	b580      	push	{r7, lr}
 800b8b6:	b084      	sub	sp, #16
 800b8b8:	af00      	add	r7, sp, #0
 800b8ba:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800b8bc:	2301      	movs	r3, #1
 800b8be:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800b8c0:	687b      	ldr	r3, [r7, #4]
 800b8c2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800b8c6:	4618      	mov	r0, r3
 800b8c8:	f7f8 fb94 	bl	8003ff4 <HAL_HCD_GetCurrentSpeed>
 800b8cc:	4603      	mov	r3, r0
 800b8ce:	2b02      	cmp	r3, #2
 800b8d0:	d00c      	beq.n	800b8ec <USBH_LL_GetSpeed+0x38>
 800b8d2:	2b02      	cmp	r3, #2
 800b8d4:	d80d      	bhi.n	800b8f2 <USBH_LL_GetSpeed+0x3e>
 800b8d6:	2b00      	cmp	r3, #0
 800b8d8:	d002      	beq.n	800b8e0 <USBH_LL_GetSpeed+0x2c>
 800b8da:	2b01      	cmp	r3, #1
 800b8dc:	d003      	beq.n	800b8e6 <USBH_LL_GetSpeed+0x32>
 800b8de:	e008      	b.n	800b8f2 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800b8e0:	2300      	movs	r3, #0
 800b8e2:	73fb      	strb	r3, [r7, #15]
    break;
 800b8e4:	e008      	b.n	800b8f8 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800b8e6:	2301      	movs	r3, #1
 800b8e8:	73fb      	strb	r3, [r7, #15]
    break;
 800b8ea:	e005      	b.n	800b8f8 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800b8ec:	2302      	movs	r3, #2
 800b8ee:	73fb      	strb	r3, [r7, #15]
    break;
 800b8f0:	e002      	b.n	800b8f8 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800b8f2:	2301      	movs	r3, #1
 800b8f4:	73fb      	strb	r3, [r7, #15]
    break;
 800b8f6:	bf00      	nop
  }
  return  speed;
 800b8f8:	7bfb      	ldrb	r3, [r7, #15]
}
 800b8fa:	4618      	mov	r0, r3
 800b8fc:	3710      	adds	r7, #16
 800b8fe:	46bd      	mov	sp, r7
 800b900:	bd80      	pop	{r7, pc}

0800b902 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800b902:	b580      	push	{r7, lr}
 800b904:	b084      	sub	sp, #16
 800b906:	af00      	add	r7, sp, #0
 800b908:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b90a:	2300      	movs	r3, #0
 800b90c:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b90e:	2300      	movs	r3, #0
 800b910:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800b912:	687b      	ldr	r3, [r7, #4]
 800b914:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800b918:	4618      	mov	r0, r3
 800b91a:	f7f8 fb25 	bl	8003f68 <HAL_HCD_ResetPort>
 800b91e:	4603      	mov	r3, r0
 800b920:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800b922:	7bfb      	ldrb	r3, [r7, #15]
 800b924:	4618      	mov	r0, r3
 800b926:	f000 f901 	bl	800bb2c <USBH_Get_USB_Status>
 800b92a:	4603      	mov	r3, r0
 800b92c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b92e:	7bbb      	ldrb	r3, [r7, #14]
}
 800b930:	4618      	mov	r0, r3
 800b932:	3710      	adds	r7, #16
 800b934:	46bd      	mov	sp, r7
 800b936:	bd80      	pop	{r7, pc}

0800b938 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800b938:	b580      	push	{r7, lr}
 800b93a:	b082      	sub	sp, #8
 800b93c:	af00      	add	r7, sp, #0
 800b93e:	6078      	str	r0, [r7, #4]
 800b940:	460b      	mov	r3, r1
 800b942:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800b944:	687b      	ldr	r3, [r7, #4]
 800b946:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800b94a:	78fa      	ldrb	r2, [r7, #3]
 800b94c:	4611      	mov	r1, r2
 800b94e:	4618      	mov	r0, r3
 800b950:	f7f8 fb2d 	bl	8003fae <HAL_HCD_HC_GetXferCount>
 800b954:	4603      	mov	r3, r0
}
 800b956:	4618      	mov	r0, r3
 800b958:	3708      	adds	r7, #8
 800b95a:	46bd      	mov	sp, r7
 800b95c:	bd80      	pop	{r7, pc}

0800b95e <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800b95e:	b590      	push	{r4, r7, lr}
 800b960:	b089      	sub	sp, #36	@ 0x24
 800b962:	af04      	add	r7, sp, #16
 800b964:	6078      	str	r0, [r7, #4]
 800b966:	4608      	mov	r0, r1
 800b968:	4611      	mov	r1, r2
 800b96a:	461a      	mov	r2, r3
 800b96c:	4603      	mov	r3, r0
 800b96e:	70fb      	strb	r3, [r7, #3]
 800b970:	460b      	mov	r3, r1
 800b972:	70bb      	strb	r3, [r7, #2]
 800b974:	4613      	mov	r3, r2
 800b976:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b978:	2300      	movs	r3, #0
 800b97a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b97c:	2300      	movs	r3, #0
 800b97e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800b980:	687b      	ldr	r3, [r7, #4]
 800b982:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800b986:	787c      	ldrb	r4, [r7, #1]
 800b988:	78ba      	ldrb	r2, [r7, #2]
 800b98a:	78f9      	ldrb	r1, [r7, #3]
 800b98c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800b98e:	9302      	str	r3, [sp, #8]
 800b990:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800b994:	9301      	str	r3, [sp, #4]
 800b996:	f897 3020 	ldrb.w	r3, [r7, #32]
 800b99a:	9300      	str	r3, [sp, #0]
 800b99c:	4623      	mov	r3, r4
 800b99e:	f7f7 ff19 	bl	80037d4 <HAL_HCD_HC_Init>
 800b9a2:	4603      	mov	r3, r0
 800b9a4:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800b9a6:	7bfb      	ldrb	r3, [r7, #15]
 800b9a8:	4618      	mov	r0, r3
 800b9aa:	f000 f8bf 	bl	800bb2c <USBH_Get_USB_Status>
 800b9ae:	4603      	mov	r3, r0
 800b9b0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b9b2:	7bbb      	ldrb	r3, [r7, #14]
}
 800b9b4:	4618      	mov	r0, r3
 800b9b6:	3714      	adds	r7, #20
 800b9b8:	46bd      	mov	sp, r7
 800b9ba:	bd90      	pop	{r4, r7, pc}

0800b9bc <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800b9bc:	b580      	push	{r7, lr}
 800b9be:	b084      	sub	sp, #16
 800b9c0:	af00      	add	r7, sp, #0
 800b9c2:	6078      	str	r0, [r7, #4]
 800b9c4:	460b      	mov	r3, r1
 800b9c6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b9c8:	2300      	movs	r3, #0
 800b9ca:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b9cc:	2300      	movs	r3, #0
 800b9ce:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800b9d6:	78fa      	ldrb	r2, [r7, #3]
 800b9d8:	4611      	mov	r1, r2
 800b9da:	4618      	mov	r0, r3
 800b9dc:	f7f7 ffb2 	bl	8003944 <HAL_HCD_HC_Halt>
 800b9e0:	4603      	mov	r3, r0
 800b9e2:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800b9e4:	7bfb      	ldrb	r3, [r7, #15]
 800b9e6:	4618      	mov	r0, r3
 800b9e8:	f000 f8a0 	bl	800bb2c <USBH_Get_USB_Status>
 800b9ec:	4603      	mov	r3, r0
 800b9ee:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b9f0:	7bbb      	ldrb	r3, [r7, #14]
}
 800b9f2:	4618      	mov	r0, r3
 800b9f4:	3710      	adds	r7, #16
 800b9f6:	46bd      	mov	sp, r7
 800b9f8:	bd80      	pop	{r7, pc}

0800b9fa <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800b9fa:	b590      	push	{r4, r7, lr}
 800b9fc:	b089      	sub	sp, #36	@ 0x24
 800b9fe:	af04      	add	r7, sp, #16
 800ba00:	6078      	str	r0, [r7, #4]
 800ba02:	4608      	mov	r0, r1
 800ba04:	4611      	mov	r1, r2
 800ba06:	461a      	mov	r2, r3
 800ba08:	4603      	mov	r3, r0
 800ba0a:	70fb      	strb	r3, [r7, #3]
 800ba0c:	460b      	mov	r3, r1
 800ba0e:	70bb      	strb	r3, [r7, #2]
 800ba10:	4613      	mov	r3, r2
 800ba12:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ba14:	2300      	movs	r3, #0
 800ba16:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800ba18:	2300      	movs	r3, #0
 800ba1a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800ba1c:	687b      	ldr	r3, [r7, #4]
 800ba1e:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800ba22:	787c      	ldrb	r4, [r7, #1]
 800ba24:	78ba      	ldrb	r2, [r7, #2]
 800ba26:	78f9      	ldrb	r1, [r7, #3]
 800ba28:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800ba2c:	9303      	str	r3, [sp, #12]
 800ba2e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800ba30:	9302      	str	r3, [sp, #8]
 800ba32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba34:	9301      	str	r3, [sp, #4]
 800ba36:	f897 3020 	ldrb.w	r3, [r7, #32]
 800ba3a:	9300      	str	r3, [sp, #0]
 800ba3c:	4623      	mov	r3, r4
 800ba3e:	f7f7 ffa5 	bl	800398c <HAL_HCD_HC_SubmitRequest>
 800ba42:	4603      	mov	r3, r0
 800ba44:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800ba46:	7bfb      	ldrb	r3, [r7, #15]
 800ba48:	4618      	mov	r0, r3
 800ba4a:	f000 f86f 	bl	800bb2c <USBH_Get_USB_Status>
 800ba4e:	4603      	mov	r3, r0
 800ba50:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ba52:	7bbb      	ldrb	r3, [r7, #14]
}
 800ba54:	4618      	mov	r0, r3
 800ba56:	3714      	adds	r7, #20
 800ba58:	46bd      	mov	sp, r7
 800ba5a:	bd90      	pop	{r4, r7, pc}

0800ba5c <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800ba5c:	b580      	push	{r7, lr}
 800ba5e:	b082      	sub	sp, #8
 800ba60:	af00      	add	r7, sp, #0
 800ba62:	6078      	str	r0, [r7, #4]
 800ba64:	460b      	mov	r3, r1
 800ba66:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800ba68:	687b      	ldr	r3, [r7, #4]
 800ba6a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800ba6e:	78fa      	ldrb	r2, [r7, #3]
 800ba70:	4611      	mov	r1, r2
 800ba72:	4618      	mov	r0, r3
 800ba74:	f7f8 fa86 	bl	8003f84 <HAL_HCD_HC_GetURBState>
 800ba78:	4603      	mov	r3, r0
}
 800ba7a:	4618      	mov	r0, r3
 800ba7c:	3708      	adds	r7, #8
 800ba7e:	46bd      	mov	sp, r7
 800ba80:	bd80      	pop	{r7, pc}

0800ba82 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800ba82:	b580      	push	{r7, lr}
 800ba84:	b082      	sub	sp, #8
 800ba86:	af00      	add	r7, sp, #0
 800ba88:	6078      	str	r0, [r7, #4]
 800ba8a:	460b      	mov	r3, r1
 800ba8c:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800ba94:	2b01      	cmp	r3, #1
 800ba96:	d103      	bne.n	800baa0 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800ba98:	78fb      	ldrb	r3, [r7, #3]
 800ba9a:	4618      	mov	r0, r3
 800ba9c:	f000 f872 	bl	800bb84 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800baa0:	20c8      	movs	r0, #200	@ 0xc8
 800baa2:	f7f6 f9c9 	bl	8001e38 <HAL_Delay>
  return USBH_OK;
 800baa6:	2300      	movs	r3, #0
}
 800baa8:	4618      	mov	r0, r3
 800baaa:	3708      	adds	r7, #8
 800baac:	46bd      	mov	sp, r7
 800baae:	bd80      	pop	{r7, pc}

0800bab0 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800bab0:	b480      	push	{r7}
 800bab2:	b085      	sub	sp, #20
 800bab4:	af00      	add	r7, sp, #0
 800bab6:	6078      	str	r0, [r7, #4]
 800bab8:	460b      	mov	r3, r1
 800baba:	70fb      	strb	r3, [r7, #3]
 800babc:	4613      	mov	r3, r2
 800babe:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800bac0:	687b      	ldr	r3, [r7, #4]
 800bac2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800bac6:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800bac8:	78fa      	ldrb	r2, [r7, #3]
 800baca:	68f9      	ldr	r1, [r7, #12]
 800bacc:	4613      	mov	r3, r2
 800bace:	011b      	lsls	r3, r3, #4
 800bad0:	1a9b      	subs	r3, r3, r2
 800bad2:	009b      	lsls	r3, r3, #2
 800bad4:	440b      	add	r3, r1
 800bad6:	3317      	adds	r3, #23
 800bad8:	781b      	ldrb	r3, [r3, #0]
 800bada:	2b00      	cmp	r3, #0
 800badc:	d00a      	beq.n	800baf4 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800bade:	78fa      	ldrb	r2, [r7, #3]
 800bae0:	68f9      	ldr	r1, [r7, #12]
 800bae2:	4613      	mov	r3, r2
 800bae4:	011b      	lsls	r3, r3, #4
 800bae6:	1a9b      	subs	r3, r3, r2
 800bae8:	009b      	lsls	r3, r3, #2
 800baea:	440b      	add	r3, r1
 800baec:	333c      	adds	r3, #60	@ 0x3c
 800baee:	78ba      	ldrb	r2, [r7, #2]
 800baf0:	701a      	strb	r2, [r3, #0]
 800baf2:	e009      	b.n	800bb08 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800baf4:	78fa      	ldrb	r2, [r7, #3]
 800baf6:	68f9      	ldr	r1, [r7, #12]
 800baf8:	4613      	mov	r3, r2
 800bafa:	011b      	lsls	r3, r3, #4
 800bafc:	1a9b      	subs	r3, r3, r2
 800bafe:	009b      	lsls	r3, r3, #2
 800bb00:	440b      	add	r3, r1
 800bb02:	333d      	adds	r3, #61	@ 0x3d
 800bb04:	78ba      	ldrb	r2, [r7, #2]
 800bb06:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800bb08:	2300      	movs	r3, #0
}
 800bb0a:	4618      	mov	r0, r3
 800bb0c:	3714      	adds	r7, #20
 800bb0e:	46bd      	mov	sp, r7
 800bb10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb14:	4770      	bx	lr

0800bb16 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800bb16:	b580      	push	{r7, lr}
 800bb18:	b082      	sub	sp, #8
 800bb1a:	af00      	add	r7, sp, #0
 800bb1c:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800bb1e:	6878      	ldr	r0, [r7, #4]
 800bb20:	f7f6 f98a 	bl	8001e38 <HAL_Delay>
}
 800bb24:	bf00      	nop
 800bb26:	3708      	adds	r7, #8
 800bb28:	46bd      	mov	sp, r7
 800bb2a:	bd80      	pop	{r7, pc}

0800bb2c <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800bb2c:	b480      	push	{r7}
 800bb2e:	b085      	sub	sp, #20
 800bb30:	af00      	add	r7, sp, #0
 800bb32:	4603      	mov	r3, r0
 800bb34:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800bb36:	2300      	movs	r3, #0
 800bb38:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800bb3a:	79fb      	ldrb	r3, [r7, #7]
 800bb3c:	2b03      	cmp	r3, #3
 800bb3e:	d817      	bhi.n	800bb70 <USBH_Get_USB_Status+0x44>
 800bb40:	a201      	add	r2, pc, #4	@ (adr r2, 800bb48 <USBH_Get_USB_Status+0x1c>)
 800bb42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bb46:	bf00      	nop
 800bb48:	0800bb59 	.word	0x0800bb59
 800bb4c:	0800bb5f 	.word	0x0800bb5f
 800bb50:	0800bb65 	.word	0x0800bb65
 800bb54:	0800bb6b 	.word	0x0800bb6b
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800bb58:	2300      	movs	r3, #0
 800bb5a:	73fb      	strb	r3, [r7, #15]
    break;
 800bb5c:	e00b      	b.n	800bb76 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800bb5e:	2302      	movs	r3, #2
 800bb60:	73fb      	strb	r3, [r7, #15]
    break;
 800bb62:	e008      	b.n	800bb76 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800bb64:	2301      	movs	r3, #1
 800bb66:	73fb      	strb	r3, [r7, #15]
    break;
 800bb68:	e005      	b.n	800bb76 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800bb6a:	2302      	movs	r3, #2
 800bb6c:	73fb      	strb	r3, [r7, #15]
    break;
 800bb6e:	e002      	b.n	800bb76 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800bb70:	2302      	movs	r3, #2
 800bb72:	73fb      	strb	r3, [r7, #15]
    break;
 800bb74:	bf00      	nop
  }
  return usb_status;
 800bb76:	7bfb      	ldrb	r3, [r7, #15]
}
 800bb78:	4618      	mov	r0, r3
 800bb7a:	3714      	adds	r7, #20
 800bb7c:	46bd      	mov	sp, r7
 800bb7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb82:	4770      	bx	lr

0800bb84 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800bb84:	b580      	push	{r7, lr}
 800bb86:	b084      	sub	sp, #16
 800bb88:	af00      	add	r7, sp, #0
 800bb8a:	4603      	mov	r3, r0
 800bb8c:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800bb8e:	79fb      	ldrb	r3, [r7, #7]
 800bb90:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800bb92:	79fb      	ldrb	r3, [r7, #7]
 800bb94:	2b00      	cmp	r3, #0
 800bb96:	d102      	bne.n	800bb9e <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 800bb98:	2300      	movs	r3, #0
 800bb9a:	73fb      	strb	r3, [r7, #15]
 800bb9c:	e001      	b.n	800bba2 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 800bb9e:	2301      	movs	r3, #1
 800bba0:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800bba2:	7bfb      	ldrb	r3, [r7, #15]
 800bba4:	461a      	mov	r2, r3
 800bba6:	2101      	movs	r1, #1
 800bba8:	4803      	ldr	r0, [pc, #12]	@ (800bbb8 <MX_DriverVbusFS+0x34>)
 800bbaa:	f7f7 fd93 	bl	80036d4 <HAL_GPIO_WritePin>
}
 800bbae:	bf00      	nop
 800bbb0:	3710      	adds	r7, #16
 800bbb2:	46bd      	mov	sp, r7
 800bbb4:	bd80      	pop	{r7, pc}
 800bbb6:	bf00      	nop
 800bbb8:	40020800 	.word	0x40020800

0800bbbc <malloc>:
 800bbbc:	4b02      	ldr	r3, [pc, #8]	@ (800bbc8 <malloc+0xc>)
 800bbbe:	4601      	mov	r1, r0
 800bbc0:	6818      	ldr	r0, [r3, #0]
 800bbc2:	f000 b82d 	b.w	800bc20 <_malloc_r>
 800bbc6:	bf00      	nop
 800bbc8:	20000038 	.word	0x20000038

0800bbcc <free>:
 800bbcc:	4b02      	ldr	r3, [pc, #8]	@ (800bbd8 <free+0xc>)
 800bbce:	4601      	mov	r1, r0
 800bbd0:	6818      	ldr	r0, [r3, #0]
 800bbd2:	f001 bdf9 	b.w	800d7c8 <_free_r>
 800bbd6:	bf00      	nop
 800bbd8:	20000038 	.word	0x20000038

0800bbdc <sbrk_aligned>:
 800bbdc:	b570      	push	{r4, r5, r6, lr}
 800bbde:	4e0f      	ldr	r6, [pc, #60]	@ (800bc1c <sbrk_aligned+0x40>)
 800bbe0:	460c      	mov	r4, r1
 800bbe2:	6831      	ldr	r1, [r6, #0]
 800bbe4:	4605      	mov	r5, r0
 800bbe6:	b911      	cbnz	r1, 800bbee <sbrk_aligned+0x12>
 800bbe8:	f000 ff46 	bl	800ca78 <_sbrk_r>
 800bbec:	6030      	str	r0, [r6, #0]
 800bbee:	4621      	mov	r1, r4
 800bbf0:	4628      	mov	r0, r5
 800bbf2:	f000 ff41 	bl	800ca78 <_sbrk_r>
 800bbf6:	1c43      	adds	r3, r0, #1
 800bbf8:	d103      	bne.n	800bc02 <sbrk_aligned+0x26>
 800bbfa:	f04f 34ff 	mov.w	r4, #4294967295
 800bbfe:	4620      	mov	r0, r4
 800bc00:	bd70      	pop	{r4, r5, r6, pc}
 800bc02:	1cc4      	adds	r4, r0, #3
 800bc04:	f024 0403 	bic.w	r4, r4, #3
 800bc08:	42a0      	cmp	r0, r4
 800bc0a:	d0f8      	beq.n	800bbfe <sbrk_aligned+0x22>
 800bc0c:	1a21      	subs	r1, r4, r0
 800bc0e:	4628      	mov	r0, r5
 800bc10:	f000 ff32 	bl	800ca78 <_sbrk_r>
 800bc14:	3001      	adds	r0, #1
 800bc16:	d1f2      	bne.n	800bbfe <sbrk_aligned+0x22>
 800bc18:	e7ef      	b.n	800bbfa <sbrk_aligned+0x1e>
 800bc1a:	bf00      	nop
 800bc1c:	20000c04 	.word	0x20000c04

0800bc20 <_malloc_r>:
 800bc20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bc24:	1ccd      	adds	r5, r1, #3
 800bc26:	f025 0503 	bic.w	r5, r5, #3
 800bc2a:	3508      	adds	r5, #8
 800bc2c:	2d0c      	cmp	r5, #12
 800bc2e:	bf38      	it	cc
 800bc30:	250c      	movcc	r5, #12
 800bc32:	2d00      	cmp	r5, #0
 800bc34:	4606      	mov	r6, r0
 800bc36:	db01      	blt.n	800bc3c <_malloc_r+0x1c>
 800bc38:	42a9      	cmp	r1, r5
 800bc3a:	d904      	bls.n	800bc46 <_malloc_r+0x26>
 800bc3c:	230c      	movs	r3, #12
 800bc3e:	6033      	str	r3, [r6, #0]
 800bc40:	2000      	movs	r0, #0
 800bc42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bc46:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800bd1c <_malloc_r+0xfc>
 800bc4a:	f000 f869 	bl	800bd20 <__malloc_lock>
 800bc4e:	f8d8 3000 	ldr.w	r3, [r8]
 800bc52:	461c      	mov	r4, r3
 800bc54:	bb44      	cbnz	r4, 800bca8 <_malloc_r+0x88>
 800bc56:	4629      	mov	r1, r5
 800bc58:	4630      	mov	r0, r6
 800bc5a:	f7ff ffbf 	bl	800bbdc <sbrk_aligned>
 800bc5e:	1c43      	adds	r3, r0, #1
 800bc60:	4604      	mov	r4, r0
 800bc62:	d158      	bne.n	800bd16 <_malloc_r+0xf6>
 800bc64:	f8d8 4000 	ldr.w	r4, [r8]
 800bc68:	4627      	mov	r7, r4
 800bc6a:	2f00      	cmp	r7, #0
 800bc6c:	d143      	bne.n	800bcf6 <_malloc_r+0xd6>
 800bc6e:	2c00      	cmp	r4, #0
 800bc70:	d04b      	beq.n	800bd0a <_malloc_r+0xea>
 800bc72:	6823      	ldr	r3, [r4, #0]
 800bc74:	4639      	mov	r1, r7
 800bc76:	4630      	mov	r0, r6
 800bc78:	eb04 0903 	add.w	r9, r4, r3
 800bc7c:	f000 fefc 	bl	800ca78 <_sbrk_r>
 800bc80:	4581      	cmp	r9, r0
 800bc82:	d142      	bne.n	800bd0a <_malloc_r+0xea>
 800bc84:	6821      	ldr	r1, [r4, #0]
 800bc86:	1a6d      	subs	r5, r5, r1
 800bc88:	4629      	mov	r1, r5
 800bc8a:	4630      	mov	r0, r6
 800bc8c:	f7ff ffa6 	bl	800bbdc <sbrk_aligned>
 800bc90:	3001      	adds	r0, #1
 800bc92:	d03a      	beq.n	800bd0a <_malloc_r+0xea>
 800bc94:	6823      	ldr	r3, [r4, #0]
 800bc96:	442b      	add	r3, r5
 800bc98:	6023      	str	r3, [r4, #0]
 800bc9a:	f8d8 3000 	ldr.w	r3, [r8]
 800bc9e:	685a      	ldr	r2, [r3, #4]
 800bca0:	bb62      	cbnz	r2, 800bcfc <_malloc_r+0xdc>
 800bca2:	f8c8 7000 	str.w	r7, [r8]
 800bca6:	e00f      	b.n	800bcc8 <_malloc_r+0xa8>
 800bca8:	6822      	ldr	r2, [r4, #0]
 800bcaa:	1b52      	subs	r2, r2, r5
 800bcac:	d420      	bmi.n	800bcf0 <_malloc_r+0xd0>
 800bcae:	2a0b      	cmp	r2, #11
 800bcb0:	d917      	bls.n	800bce2 <_malloc_r+0xc2>
 800bcb2:	1961      	adds	r1, r4, r5
 800bcb4:	42a3      	cmp	r3, r4
 800bcb6:	6025      	str	r5, [r4, #0]
 800bcb8:	bf18      	it	ne
 800bcba:	6059      	strne	r1, [r3, #4]
 800bcbc:	6863      	ldr	r3, [r4, #4]
 800bcbe:	bf08      	it	eq
 800bcc0:	f8c8 1000 	streq.w	r1, [r8]
 800bcc4:	5162      	str	r2, [r4, r5]
 800bcc6:	604b      	str	r3, [r1, #4]
 800bcc8:	4630      	mov	r0, r6
 800bcca:	f000 f82f 	bl	800bd2c <__malloc_unlock>
 800bcce:	f104 000b 	add.w	r0, r4, #11
 800bcd2:	1d23      	adds	r3, r4, #4
 800bcd4:	f020 0007 	bic.w	r0, r0, #7
 800bcd8:	1ac2      	subs	r2, r0, r3
 800bcda:	bf1c      	itt	ne
 800bcdc:	1a1b      	subne	r3, r3, r0
 800bcde:	50a3      	strne	r3, [r4, r2]
 800bce0:	e7af      	b.n	800bc42 <_malloc_r+0x22>
 800bce2:	6862      	ldr	r2, [r4, #4]
 800bce4:	42a3      	cmp	r3, r4
 800bce6:	bf0c      	ite	eq
 800bce8:	f8c8 2000 	streq.w	r2, [r8]
 800bcec:	605a      	strne	r2, [r3, #4]
 800bcee:	e7eb      	b.n	800bcc8 <_malloc_r+0xa8>
 800bcf0:	4623      	mov	r3, r4
 800bcf2:	6864      	ldr	r4, [r4, #4]
 800bcf4:	e7ae      	b.n	800bc54 <_malloc_r+0x34>
 800bcf6:	463c      	mov	r4, r7
 800bcf8:	687f      	ldr	r7, [r7, #4]
 800bcfa:	e7b6      	b.n	800bc6a <_malloc_r+0x4a>
 800bcfc:	461a      	mov	r2, r3
 800bcfe:	685b      	ldr	r3, [r3, #4]
 800bd00:	42a3      	cmp	r3, r4
 800bd02:	d1fb      	bne.n	800bcfc <_malloc_r+0xdc>
 800bd04:	2300      	movs	r3, #0
 800bd06:	6053      	str	r3, [r2, #4]
 800bd08:	e7de      	b.n	800bcc8 <_malloc_r+0xa8>
 800bd0a:	230c      	movs	r3, #12
 800bd0c:	6033      	str	r3, [r6, #0]
 800bd0e:	4630      	mov	r0, r6
 800bd10:	f000 f80c 	bl	800bd2c <__malloc_unlock>
 800bd14:	e794      	b.n	800bc40 <_malloc_r+0x20>
 800bd16:	6005      	str	r5, [r0, #0]
 800bd18:	e7d6      	b.n	800bcc8 <_malloc_r+0xa8>
 800bd1a:	bf00      	nop
 800bd1c:	20000c08 	.word	0x20000c08

0800bd20 <__malloc_lock>:
 800bd20:	4801      	ldr	r0, [pc, #4]	@ (800bd28 <__malloc_lock+0x8>)
 800bd22:	f000 bef6 	b.w	800cb12 <__retarget_lock_acquire_recursive>
 800bd26:	bf00      	nop
 800bd28:	20000d4c 	.word	0x20000d4c

0800bd2c <__malloc_unlock>:
 800bd2c:	4801      	ldr	r0, [pc, #4]	@ (800bd34 <__malloc_unlock+0x8>)
 800bd2e:	f000 bef1 	b.w	800cb14 <__retarget_lock_release_recursive>
 800bd32:	bf00      	nop
 800bd34:	20000d4c 	.word	0x20000d4c

0800bd38 <__cvt>:
 800bd38:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bd3c:	ec57 6b10 	vmov	r6, r7, d0
 800bd40:	2f00      	cmp	r7, #0
 800bd42:	460c      	mov	r4, r1
 800bd44:	4619      	mov	r1, r3
 800bd46:	463b      	mov	r3, r7
 800bd48:	bfbb      	ittet	lt
 800bd4a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800bd4e:	461f      	movlt	r7, r3
 800bd50:	2300      	movge	r3, #0
 800bd52:	232d      	movlt	r3, #45	@ 0x2d
 800bd54:	700b      	strb	r3, [r1, #0]
 800bd56:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bd58:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800bd5c:	4691      	mov	r9, r2
 800bd5e:	f023 0820 	bic.w	r8, r3, #32
 800bd62:	bfbc      	itt	lt
 800bd64:	4632      	movlt	r2, r6
 800bd66:	4616      	movlt	r6, r2
 800bd68:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800bd6c:	d005      	beq.n	800bd7a <__cvt+0x42>
 800bd6e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800bd72:	d100      	bne.n	800bd76 <__cvt+0x3e>
 800bd74:	3401      	adds	r4, #1
 800bd76:	2102      	movs	r1, #2
 800bd78:	e000      	b.n	800bd7c <__cvt+0x44>
 800bd7a:	2103      	movs	r1, #3
 800bd7c:	ab03      	add	r3, sp, #12
 800bd7e:	9301      	str	r3, [sp, #4]
 800bd80:	ab02      	add	r3, sp, #8
 800bd82:	9300      	str	r3, [sp, #0]
 800bd84:	ec47 6b10 	vmov	d0, r6, r7
 800bd88:	4653      	mov	r3, sl
 800bd8a:	4622      	mov	r2, r4
 800bd8c:	f000 ff4c 	bl	800cc28 <_dtoa_r>
 800bd90:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800bd94:	4605      	mov	r5, r0
 800bd96:	d119      	bne.n	800bdcc <__cvt+0x94>
 800bd98:	f019 0f01 	tst.w	r9, #1
 800bd9c:	d00e      	beq.n	800bdbc <__cvt+0x84>
 800bd9e:	eb00 0904 	add.w	r9, r0, r4
 800bda2:	2200      	movs	r2, #0
 800bda4:	2300      	movs	r3, #0
 800bda6:	4630      	mov	r0, r6
 800bda8:	4639      	mov	r1, r7
 800bdaa:	f7f4 fe8d 	bl	8000ac8 <__aeabi_dcmpeq>
 800bdae:	b108      	cbz	r0, 800bdb4 <__cvt+0x7c>
 800bdb0:	f8cd 900c 	str.w	r9, [sp, #12]
 800bdb4:	2230      	movs	r2, #48	@ 0x30
 800bdb6:	9b03      	ldr	r3, [sp, #12]
 800bdb8:	454b      	cmp	r3, r9
 800bdba:	d31e      	bcc.n	800bdfa <__cvt+0xc2>
 800bdbc:	9b03      	ldr	r3, [sp, #12]
 800bdbe:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bdc0:	1b5b      	subs	r3, r3, r5
 800bdc2:	4628      	mov	r0, r5
 800bdc4:	6013      	str	r3, [r2, #0]
 800bdc6:	b004      	add	sp, #16
 800bdc8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bdcc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800bdd0:	eb00 0904 	add.w	r9, r0, r4
 800bdd4:	d1e5      	bne.n	800bda2 <__cvt+0x6a>
 800bdd6:	7803      	ldrb	r3, [r0, #0]
 800bdd8:	2b30      	cmp	r3, #48	@ 0x30
 800bdda:	d10a      	bne.n	800bdf2 <__cvt+0xba>
 800bddc:	2200      	movs	r2, #0
 800bdde:	2300      	movs	r3, #0
 800bde0:	4630      	mov	r0, r6
 800bde2:	4639      	mov	r1, r7
 800bde4:	f7f4 fe70 	bl	8000ac8 <__aeabi_dcmpeq>
 800bde8:	b918      	cbnz	r0, 800bdf2 <__cvt+0xba>
 800bdea:	f1c4 0401 	rsb	r4, r4, #1
 800bdee:	f8ca 4000 	str.w	r4, [sl]
 800bdf2:	f8da 3000 	ldr.w	r3, [sl]
 800bdf6:	4499      	add	r9, r3
 800bdf8:	e7d3      	b.n	800bda2 <__cvt+0x6a>
 800bdfa:	1c59      	adds	r1, r3, #1
 800bdfc:	9103      	str	r1, [sp, #12]
 800bdfe:	701a      	strb	r2, [r3, #0]
 800be00:	e7d9      	b.n	800bdb6 <__cvt+0x7e>

0800be02 <__exponent>:
 800be02:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800be04:	2900      	cmp	r1, #0
 800be06:	bfba      	itte	lt
 800be08:	4249      	neglt	r1, r1
 800be0a:	232d      	movlt	r3, #45	@ 0x2d
 800be0c:	232b      	movge	r3, #43	@ 0x2b
 800be0e:	2909      	cmp	r1, #9
 800be10:	7002      	strb	r2, [r0, #0]
 800be12:	7043      	strb	r3, [r0, #1]
 800be14:	dd29      	ble.n	800be6a <__exponent+0x68>
 800be16:	f10d 0307 	add.w	r3, sp, #7
 800be1a:	461d      	mov	r5, r3
 800be1c:	270a      	movs	r7, #10
 800be1e:	461a      	mov	r2, r3
 800be20:	fbb1 f6f7 	udiv	r6, r1, r7
 800be24:	fb07 1416 	mls	r4, r7, r6, r1
 800be28:	3430      	adds	r4, #48	@ 0x30
 800be2a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800be2e:	460c      	mov	r4, r1
 800be30:	2c63      	cmp	r4, #99	@ 0x63
 800be32:	f103 33ff 	add.w	r3, r3, #4294967295
 800be36:	4631      	mov	r1, r6
 800be38:	dcf1      	bgt.n	800be1e <__exponent+0x1c>
 800be3a:	3130      	adds	r1, #48	@ 0x30
 800be3c:	1e94      	subs	r4, r2, #2
 800be3e:	f803 1c01 	strb.w	r1, [r3, #-1]
 800be42:	1c41      	adds	r1, r0, #1
 800be44:	4623      	mov	r3, r4
 800be46:	42ab      	cmp	r3, r5
 800be48:	d30a      	bcc.n	800be60 <__exponent+0x5e>
 800be4a:	f10d 0309 	add.w	r3, sp, #9
 800be4e:	1a9b      	subs	r3, r3, r2
 800be50:	42ac      	cmp	r4, r5
 800be52:	bf88      	it	hi
 800be54:	2300      	movhi	r3, #0
 800be56:	3302      	adds	r3, #2
 800be58:	4403      	add	r3, r0
 800be5a:	1a18      	subs	r0, r3, r0
 800be5c:	b003      	add	sp, #12
 800be5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800be60:	f813 6b01 	ldrb.w	r6, [r3], #1
 800be64:	f801 6f01 	strb.w	r6, [r1, #1]!
 800be68:	e7ed      	b.n	800be46 <__exponent+0x44>
 800be6a:	2330      	movs	r3, #48	@ 0x30
 800be6c:	3130      	adds	r1, #48	@ 0x30
 800be6e:	7083      	strb	r3, [r0, #2]
 800be70:	70c1      	strb	r1, [r0, #3]
 800be72:	1d03      	adds	r3, r0, #4
 800be74:	e7f1      	b.n	800be5a <__exponent+0x58>
	...

0800be78 <_printf_float>:
 800be78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be7c:	b08d      	sub	sp, #52	@ 0x34
 800be7e:	460c      	mov	r4, r1
 800be80:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800be84:	4616      	mov	r6, r2
 800be86:	461f      	mov	r7, r3
 800be88:	4605      	mov	r5, r0
 800be8a:	f000 fdbd 	bl	800ca08 <_localeconv_r>
 800be8e:	6803      	ldr	r3, [r0, #0]
 800be90:	9304      	str	r3, [sp, #16]
 800be92:	4618      	mov	r0, r3
 800be94:	f7f4 f9ec 	bl	8000270 <strlen>
 800be98:	2300      	movs	r3, #0
 800be9a:	930a      	str	r3, [sp, #40]	@ 0x28
 800be9c:	f8d8 3000 	ldr.w	r3, [r8]
 800bea0:	9005      	str	r0, [sp, #20]
 800bea2:	3307      	adds	r3, #7
 800bea4:	f023 0307 	bic.w	r3, r3, #7
 800bea8:	f103 0208 	add.w	r2, r3, #8
 800beac:	f894 a018 	ldrb.w	sl, [r4, #24]
 800beb0:	f8d4 b000 	ldr.w	fp, [r4]
 800beb4:	f8c8 2000 	str.w	r2, [r8]
 800beb8:	e9d3 8900 	ldrd	r8, r9, [r3]
 800bebc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800bec0:	9307      	str	r3, [sp, #28]
 800bec2:	f8cd 8018 	str.w	r8, [sp, #24]
 800bec6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800beca:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bece:	4b9c      	ldr	r3, [pc, #624]	@ (800c140 <_printf_float+0x2c8>)
 800bed0:	f04f 32ff 	mov.w	r2, #4294967295
 800bed4:	f7f4 fe2a 	bl	8000b2c <__aeabi_dcmpun>
 800bed8:	bb70      	cbnz	r0, 800bf38 <_printf_float+0xc0>
 800beda:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bede:	4b98      	ldr	r3, [pc, #608]	@ (800c140 <_printf_float+0x2c8>)
 800bee0:	f04f 32ff 	mov.w	r2, #4294967295
 800bee4:	f7f4 fe04 	bl	8000af0 <__aeabi_dcmple>
 800bee8:	bb30      	cbnz	r0, 800bf38 <_printf_float+0xc0>
 800beea:	2200      	movs	r2, #0
 800beec:	2300      	movs	r3, #0
 800beee:	4640      	mov	r0, r8
 800bef0:	4649      	mov	r1, r9
 800bef2:	f7f4 fdf3 	bl	8000adc <__aeabi_dcmplt>
 800bef6:	b110      	cbz	r0, 800befe <_printf_float+0x86>
 800bef8:	232d      	movs	r3, #45	@ 0x2d
 800befa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800befe:	4a91      	ldr	r2, [pc, #580]	@ (800c144 <_printf_float+0x2cc>)
 800bf00:	4b91      	ldr	r3, [pc, #580]	@ (800c148 <_printf_float+0x2d0>)
 800bf02:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800bf06:	bf8c      	ite	hi
 800bf08:	4690      	movhi	r8, r2
 800bf0a:	4698      	movls	r8, r3
 800bf0c:	2303      	movs	r3, #3
 800bf0e:	6123      	str	r3, [r4, #16]
 800bf10:	f02b 0304 	bic.w	r3, fp, #4
 800bf14:	6023      	str	r3, [r4, #0]
 800bf16:	f04f 0900 	mov.w	r9, #0
 800bf1a:	9700      	str	r7, [sp, #0]
 800bf1c:	4633      	mov	r3, r6
 800bf1e:	aa0b      	add	r2, sp, #44	@ 0x2c
 800bf20:	4621      	mov	r1, r4
 800bf22:	4628      	mov	r0, r5
 800bf24:	f000 f9d2 	bl	800c2cc <_printf_common>
 800bf28:	3001      	adds	r0, #1
 800bf2a:	f040 808d 	bne.w	800c048 <_printf_float+0x1d0>
 800bf2e:	f04f 30ff 	mov.w	r0, #4294967295
 800bf32:	b00d      	add	sp, #52	@ 0x34
 800bf34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf38:	4642      	mov	r2, r8
 800bf3a:	464b      	mov	r3, r9
 800bf3c:	4640      	mov	r0, r8
 800bf3e:	4649      	mov	r1, r9
 800bf40:	f7f4 fdf4 	bl	8000b2c <__aeabi_dcmpun>
 800bf44:	b140      	cbz	r0, 800bf58 <_printf_float+0xe0>
 800bf46:	464b      	mov	r3, r9
 800bf48:	2b00      	cmp	r3, #0
 800bf4a:	bfbc      	itt	lt
 800bf4c:	232d      	movlt	r3, #45	@ 0x2d
 800bf4e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800bf52:	4a7e      	ldr	r2, [pc, #504]	@ (800c14c <_printf_float+0x2d4>)
 800bf54:	4b7e      	ldr	r3, [pc, #504]	@ (800c150 <_printf_float+0x2d8>)
 800bf56:	e7d4      	b.n	800bf02 <_printf_float+0x8a>
 800bf58:	6863      	ldr	r3, [r4, #4]
 800bf5a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800bf5e:	9206      	str	r2, [sp, #24]
 800bf60:	1c5a      	adds	r2, r3, #1
 800bf62:	d13b      	bne.n	800bfdc <_printf_float+0x164>
 800bf64:	2306      	movs	r3, #6
 800bf66:	6063      	str	r3, [r4, #4]
 800bf68:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800bf6c:	2300      	movs	r3, #0
 800bf6e:	6022      	str	r2, [r4, #0]
 800bf70:	9303      	str	r3, [sp, #12]
 800bf72:	ab0a      	add	r3, sp, #40	@ 0x28
 800bf74:	e9cd a301 	strd	sl, r3, [sp, #4]
 800bf78:	ab09      	add	r3, sp, #36	@ 0x24
 800bf7a:	9300      	str	r3, [sp, #0]
 800bf7c:	6861      	ldr	r1, [r4, #4]
 800bf7e:	ec49 8b10 	vmov	d0, r8, r9
 800bf82:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800bf86:	4628      	mov	r0, r5
 800bf88:	f7ff fed6 	bl	800bd38 <__cvt>
 800bf8c:	9b06      	ldr	r3, [sp, #24]
 800bf8e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800bf90:	2b47      	cmp	r3, #71	@ 0x47
 800bf92:	4680      	mov	r8, r0
 800bf94:	d129      	bne.n	800bfea <_printf_float+0x172>
 800bf96:	1cc8      	adds	r0, r1, #3
 800bf98:	db02      	blt.n	800bfa0 <_printf_float+0x128>
 800bf9a:	6863      	ldr	r3, [r4, #4]
 800bf9c:	4299      	cmp	r1, r3
 800bf9e:	dd41      	ble.n	800c024 <_printf_float+0x1ac>
 800bfa0:	f1aa 0a02 	sub.w	sl, sl, #2
 800bfa4:	fa5f fa8a 	uxtb.w	sl, sl
 800bfa8:	3901      	subs	r1, #1
 800bfaa:	4652      	mov	r2, sl
 800bfac:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800bfb0:	9109      	str	r1, [sp, #36]	@ 0x24
 800bfb2:	f7ff ff26 	bl	800be02 <__exponent>
 800bfb6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800bfb8:	1813      	adds	r3, r2, r0
 800bfba:	2a01      	cmp	r2, #1
 800bfbc:	4681      	mov	r9, r0
 800bfbe:	6123      	str	r3, [r4, #16]
 800bfc0:	dc02      	bgt.n	800bfc8 <_printf_float+0x150>
 800bfc2:	6822      	ldr	r2, [r4, #0]
 800bfc4:	07d2      	lsls	r2, r2, #31
 800bfc6:	d501      	bpl.n	800bfcc <_printf_float+0x154>
 800bfc8:	3301      	adds	r3, #1
 800bfca:	6123      	str	r3, [r4, #16]
 800bfcc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800bfd0:	2b00      	cmp	r3, #0
 800bfd2:	d0a2      	beq.n	800bf1a <_printf_float+0xa2>
 800bfd4:	232d      	movs	r3, #45	@ 0x2d
 800bfd6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bfda:	e79e      	b.n	800bf1a <_printf_float+0xa2>
 800bfdc:	9a06      	ldr	r2, [sp, #24]
 800bfde:	2a47      	cmp	r2, #71	@ 0x47
 800bfe0:	d1c2      	bne.n	800bf68 <_printf_float+0xf0>
 800bfe2:	2b00      	cmp	r3, #0
 800bfe4:	d1c0      	bne.n	800bf68 <_printf_float+0xf0>
 800bfe6:	2301      	movs	r3, #1
 800bfe8:	e7bd      	b.n	800bf66 <_printf_float+0xee>
 800bfea:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800bfee:	d9db      	bls.n	800bfa8 <_printf_float+0x130>
 800bff0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800bff4:	d118      	bne.n	800c028 <_printf_float+0x1b0>
 800bff6:	2900      	cmp	r1, #0
 800bff8:	6863      	ldr	r3, [r4, #4]
 800bffa:	dd0b      	ble.n	800c014 <_printf_float+0x19c>
 800bffc:	6121      	str	r1, [r4, #16]
 800bffe:	b913      	cbnz	r3, 800c006 <_printf_float+0x18e>
 800c000:	6822      	ldr	r2, [r4, #0]
 800c002:	07d0      	lsls	r0, r2, #31
 800c004:	d502      	bpl.n	800c00c <_printf_float+0x194>
 800c006:	3301      	adds	r3, #1
 800c008:	440b      	add	r3, r1
 800c00a:	6123      	str	r3, [r4, #16]
 800c00c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800c00e:	f04f 0900 	mov.w	r9, #0
 800c012:	e7db      	b.n	800bfcc <_printf_float+0x154>
 800c014:	b913      	cbnz	r3, 800c01c <_printf_float+0x1a4>
 800c016:	6822      	ldr	r2, [r4, #0]
 800c018:	07d2      	lsls	r2, r2, #31
 800c01a:	d501      	bpl.n	800c020 <_printf_float+0x1a8>
 800c01c:	3302      	adds	r3, #2
 800c01e:	e7f4      	b.n	800c00a <_printf_float+0x192>
 800c020:	2301      	movs	r3, #1
 800c022:	e7f2      	b.n	800c00a <_printf_float+0x192>
 800c024:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800c028:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c02a:	4299      	cmp	r1, r3
 800c02c:	db05      	blt.n	800c03a <_printf_float+0x1c2>
 800c02e:	6823      	ldr	r3, [r4, #0]
 800c030:	6121      	str	r1, [r4, #16]
 800c032:	07d8      	lsls	r0, r3, #31
 800c034:	d5ea      	bpl.n	800c00c <_printf_float+0x194>
 800c036:	1c4b      	adds	r3, r1, #1
 800c038:	e7e7      	b.n	800c00a <_printf_float+0x192>
 800c03a:	2900      	cmp	r1, #0
 800c03c:	bfd4      	ite	le
 800c03e:	f1c1 0202 	rsble	r2, r1, #2
 800c042:	2201      	movgt	r2, #1
 800c044:	4413      	add	r3, r2
 800c046:	e7e0      	b.n	800c00a <_printf_float+0x192>
 800c048:	6823      	ldr	r3, [r4, #0]
 800c04a:	055a      	lsls	r2, r3, #21
 800c04c:	d407      	bmi.n	800c05e <_printf_float+0x1e6>
 800c04e:	6923      	ldr	r3, [r4, #16]
 800c050:	4642      	mov	r2, r8
 800c052:	4631      	mov	r1, r6
 800c054:	4628      	mov	r0, r5
 800c056:	47b8      	blx	r7
 800c058:	3001      	adds	r0, #1
 800c05a:	d12b      	bne.n	800c0b4 <_printf_float+0x23c>
 800c05c:	e767      	b.n	800bf2e <_printf_float+0xb6>
 800c05e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800c062:	f240 80dd 	bls.w	800c220 <_printf_float+0x3a8>
 800c066:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800c06a:	2200      	movs	r2, #0
 800c06c:	2300      	movs	r3, #0
 800c06e:	f7f4 fd2b 	bl	8000ac8 <__aeabi_dcmpeq>
 800c072:	2800      	cmp	r0, #0
 800c074:	d033      	beq.n	800c0de <_printf_float+0x266>
 800c076:	4a37      	ldr	r2, [pc, #220]	@ (800c154 <_printf_float+0x2dc>)
 800c078:	2301      	movs	r3, #1
 800c07a:	4631      	mov	r1, r6
 800c07c:	4628      	mov	r0, r5
 800c07e:	47b8      	blx	r7
 800c080:	3001      	adds	r0, #1
 800c082:	f43f af54 	beq.w	800bf2e <_printf_float+0xb6>
 800c086:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800c08a:	4543      	cmp	r3, r8
 800c08c:	db02      	blt.n	800c094 <_printf_float+0x21c>
 800c08e:	6823      	ldr	r3, [r4, #0]
 800c090:	07d8      	lsls	r0, r3, #31
 800c092:	d50f      	bpl.n	800c0b4 <_printf_float+0x23c>
 800c094:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c098:	4631      	mov	r1, r6
 800c09a:	4628      	mov	r0, r5
 800c09c:	47b8      	blx	r7
 800c09e:	3001      	adds	r0, #1
 800c0a0:	f43f af45 	beq.w	800bf2e <_printf_float+0xb6>
 800c0a4:	f04f 0900 	mov.w	r9, #0
 800c0a8:	f108 38ff 	add.w	r8, r8, #4294967295
 800c0ac:	f104 0a1a 	add.w	sl, r4, #26
 800c0b0:	45c8      	cmp	r8, r9
 800c0b2:	dc09      	bgt.n	800c0c8 <_printf_float+0x250>
 800c0b4:	6823      	ldr	r3, [r4, #0]
 800c0b6:	079b      	lsls	r3, r3, #30
 800c0b8:	f100 8103 	bmi.w	800c2c2 <_printf_float+0x44a>
 800c0bc:	68e0      	ldr	r0, [r4, #12]
 800c0be:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c0c0:	4298      	cmp	r0, r3
 800c0c2:	bfb8      	it	lt
 800c0c4:	4618      	movlt	r0, r3
 800c0c6:	e734      	b.n	800bf32 <_printf_float+0xba>
 800c0c8:	2301      	movs	r3, #1
 800c0ca:	4652      	mov	r2, sl
 800c0cc:	4631      	mov	r1, r6
 800c0ce:	4628      	mov	r0, r5
 800c0d0:	47b8      	blx	r7
 800c0d2:	3001      	adds	r0, #1
 800c0d4:	f43f af2b 	beq.w	800bf2e <_printf_float+0xb6>
 800c0d8:	f109 0901 	add.w	r9, r9, #1
 800c0dc:	e7e8      	b.n	800c0b0 <_printf_float+0x238>
 800c0de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c0e0:	2b00      	cmp	r3, #0
 800c0e2:	dc39      	bgt.n	800c158 <_printf_float+0x2e0>
 800c0e4:	4a1b      	ldr	r2, [pc, #108]	@ (800c154 <_printf_float+0x2dc>)
 800c0e6:	2301      	movs	r3, #1
 800c0e8:	4631      	mov	r1, r6
 800c0ea:	4628      	mov	r0, r5
 800c0ec:	47b8      	blx	r7
 800c0ee:	3001      	adds	r0, #1
 800c0f0:	f43f af1d 	beq.w	800bf2e <_printf_float+0xb6>
 800c0f4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800c0f8:	ea59 0303 	orrs.w	r3, r9, r3
 800c0fc:	d102      	bne.n	800c104 <_printf_float+0x28c>
 800c0fe:	6823      	ldr	r3, [r4, #0]
 800c100:	07d9      	lsls	r1, r3, #31
 800c102:	d5d7      	bpl.n	800c0b4 <_printf_float+0x23c>
 800c104:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c108:	4631      	mov	r1, r6
 800c10a:	4628      	mov	r0, r5
 800c10c:	47b8      	blx	r7
 800c10e:	3001      	adds	r0, #1
 800c110:	f43f af0d 	beq.w	800bf2e <_printf_float+0xb6>
 800c114:	f04f 0a00 	mov.w	sl, #0
 800c118:	f104 0b1a 	add.w	fp, r4, #26
 800c11c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c11e:	425b      	negs	r3, r3
 800c120:	4553      	cmp	r3, sl
 800c122:	dc01      	bgt.n	800c128 <_printf_float+0x2b0>
 800c124:	464b      	mov	r3, r9
 800c126:	e793      	b.n	800c050 <_printf_float+0x1d8>
 800c128:	2301      	movs	r3, #1
 800c12a:	465a      	mov	r2, fp
 800c12c:	4631      	mov	r1, r6
 800c12e:	4628      	mov	r0, r5
 800c130:	47b8      	blx	r7
 800c132:	3001      	adds	r0, #1
 800c134:	f43f aefb 	beq.w	800bf2e <_printf_float+0xb6>
 800c138:	f10a 0a01 	add.w	sl, sl, #1
 800c13c:	e7ee      	b.n	800c11c <_printf_float+0x2a4>
 800c13e:	bf00      	nop
 800c140:	7fefffff 	.word	0x7fefffff
 800c144:	0800e64c 	.word	0x0800e64c
 800c148:	0800e648 	.word	0x0800e648
 800c14c:	0800e654 	.word	0x0800e654
 800c150:	0800e650 	.word	0x0800e650
 800c154:	0800e658 	.word	0x0800e658
 800c158:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800c15a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800c15e:	4553      	cmp	r3, sl
 800c160:	bfa8      	it	ge
 800c162:	4653      	movge	r3, sl
 800c164:	2b00      	cmp	r3, #0
 800c166:	4699      	mov	r9, r3
 800c168:	dc36      	bgt.n	800c1d8 <_printf_float+0x360>
 800c16a:	f04f 0b00 	mov.w	fp, #0
 800c16e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c172:	f104 021a 	add.w	r2, r4, #26
 800c176:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800c178:	9306      	str	r3, [sp, #24]
 800c17a:	eba3 0309 	sub.w	r3, r3, r9
 800c17e:	455b      	cmp	r3, fp
 800c180:	dc31      	bgt.n	800c1e6 <_printf_float+0x36e>
 800c182:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c184:	459a      	cmp	sl, r3
 800c186:	dc3a      	bgt.n	800c1fe <_printf_float+0x386>
 800c188:	6823      	ldr	r3, [r4, #0]
 800c18a:	07da      	lsls	r2, r3, #31
 800c18c:	d437      	bmi.n	800c1fe <_printf_float+0x386>
 800c18e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c190:	ebaa 0903 	sub.w	r9, sl, r3
 800c194:	9b06      	ldr	r3, [sp, #24]
 800c196:	ebaa 0303 	sub.w	r3, sl, r3
 800c19a:	4599      	cmp	r9, r3
 800c19c:	bfa8      	it	ge
 800c19e:	4699      	movge	r9, r3
 800c1a0:	f1b9 0f00 	cmp.w	r9, #0
 800c1a4:	dc33      	bgt.n	800c20e <_printf_float+0x396>
 800c1a6:	f04f 0800 	mov.w	r8, #0
 800c1aa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c1ae:	f104 0b1a 	add.w	fp, r4, #26
 800c1b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c1b4:	ebaa 0303 	sub.w	r3, sl, r3
 800c1b8:	eba3 0309 	sub.w	r3, r3, r9
 800c1bc:	4543      	cmp	r3, r8
 800c1be:	f77f af79 	ble.w	800c0b4 <_printf_float+0x23c>
 800c1c2:	2301      	movs	r3, #1
 800c1c4:	465a      	mov	r2, fp
 800c1c6:	4631      	mov	r1, r6
 800c1c8:	4628      	mov	r0, r5
 800c1ca:	47b8      	blx	r7
 800c1cc:	3001      	adds	r0, #1
 800c1ce:	f43f aeae 	beq.w	800bf2e <_printf_float+0xb6>
 800c1d2:	f108 0801 	add.w	r8, r8, #1
 800c1d6:	e7ec      	b.n	800c1b2 <_printf_float+0x33a>
 800c1d8:	4642      	mov	r2, r8
 800c1da:	4631      	mov	r1, r6
 800c1dc:	4628      	mov	r0, r5
 800c1de:	47b8      	blx	r7
 800c1e0:	3001      	adds	r0, #1
 800c1e2:	d1c2      	bne.n	800c16a <_printf_float+0x2f2>
 800c1e4:	e6a3      	b.n	800bf2e <_printf_float+0xb6>
 800c1e6:	2301      	movs	r3, #1
 800c1e8:	4631      	mov	r1, r6
 800c1ea:	4628      	mov	r0, r5
 800c1ec:	9206      	str	r2, [sp, #24]
 800c1ee:	47b8      	blx	r7
 800c1f0:	3001      	adds	r0, #1
 800c1f2:	f43f ae9c 	beq.w	800bf2e <_printf_float+0xb6>
 800c1f6:	9a06      	ldr	r2, [sp, #24]
 800c1f8:	f10b 0b01 	add.w	fp, fp, #1
 800c1fc:	e7bb      	b.n	800c176 <_printf_float+0x2fe>
 800c1fe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c202:	4631      	mov	r1, r6
 800c204:	4628      	mov	r0, r5
 800c206:	47b8      	blx	r7
 800c208:	3001      	adds	r0, #1
 800c20a:	d1c0      	bne.n	800c18e <_printf_float+0x316>
 800c20c:	e68f      	b.n	800bf2e <_printf_float+0xb6>
 800c20e:	9a06      	ldr	r2, [sp, #24]
 800c210:	464b      	mov	r3, r9
 800c212:	4442      	add	r2, r8
 800c214:	4631      	mov	r1, r6
 800c216:	4628      	mov	r0, r5
 800c218:	47b8      	blx	r7
 800c21a:	3001      	adds	r0, #1
 800c21c:	d1c3      	bne.n	800c1a6 <_printf_float+0x32e>
 800c21e:	e686      	b.n	800bf2e <_printf_float+0xb6>
 800c220:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800c224:	f1ba 0f01 	cmp.w	sl, #1
 800c228:	dc01      	bgt.n	800c22e <_printf_float+0x3b6>
 800c22a:	07db      	lsls	r3, r3, #31
 800c22c:	d536      	bpl.n	800c29c <_printf_float+0x424>
 800c22e:	2301      	movs	r3, #1
 800c230:	4642      	mov	r2, r8
 800c232:	4631      	mov	r1, r6
 800c234:	4628      	mov	r0, r5
 800c236:	47b8      	blx	r7
 800c238:	3001      	adds	r0, #1
 800c23a:	f43f ae78 	beq.w	800bf2e <_printf_float+0xb6>
 800c23e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c242:	4631      	mov	r1, r6
 800c244:	4628      	mov	r0, r5
 800c246:	47b8      	blx	r7
 800c248:	3001      	adds	r0, #1
 800c24a:	f43f ae70 	beq.w	800bf2e <_printf_float+0xb6>
 800c24e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800c252:	2200      	movs	r2, #0
 800c254:	2300      	movs	r3, #0
 800c256:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c25a:	f7f4 fc35 	bl	8000ac8 <__aeabi_dcmpeq>
 800c25e:	b9c0      	cbnz	r0, 800c292 <_printf_float+0x41a>
 800c260:	4653      	mov	r3, sl
 800c262:	f108 0201 	add.w	r2, r8, #1
 800c266:	4631      	mov	r1, r6
 800c268:	4628      	mov	r0, r5
 800c26a:	47b8      	blx	r7
 800c26c:	3001      	adds	r0, #1
 800c26e:	d10c      	bne.n	800c28a <_printf_float+0x412>
 800c270:	e65d      	b.n	800bf2e <_printf_float+0xb6>
 800c272:	2301      	movs	r3, #1
 800c274:	465a      	mov	r2, fp
 800c276:	4631      	mov	r1, r6
 800c278:	4628      	mov	r0, r5
 800c27a:	47b8      	blx	r7
 800c27c:	3001      	adds	r0, #1
 800c27e:	f43f ae56 	beq.w	800bf2e <_printf_float+0xb6>
 800c282:	f108 0801 	add.w	r8, r8, #1
 800c286:	45d0      	cmp	r8, sl
 800c288:	dbf3      	blt.n	800c272 <_printf_float+0x3fa>
 800c28a:	464b      	mov	r3, r9
 800c28c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800c290:	e6df      	b.n	800c052 <_printf_float+0x1da>
 800c292:	f04f 0800 	mov.w	r8, #0
 800c296:	f104 0b1a 	add.w	fp, r4, #26
 800c29a:	e7f4      	b.n	800c286 <_printf_float+0x40e>
 800c29c:	2301      	movs	r3, #1
 800c29e:	4642      	mov	r2, r8
 800c2a0:	e7e1      	b.n	800c266 <_printf_float+0x3ee>
 800c2a2:	2301      	movs	r3, #1
 800c2a4:	464a      	mov	r2, r9
 800c2a6:	4631      	mov	r1, r6
 800c2a8:	4628      	mov	r0, r5
 800c2aa:	47b8      	blx	r7
 800c2ac:	3001      	adds	r0, #1
 800c2ae:	f43f ae3e 	beq.w	800bf2e <_printf_float+0xb6>
 800c2b2:	f108 0801 	add.w	r8, r8, #1
 800c2b6:	68e3      	ldr	r3, [r4, #12]
 800c2b8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c2ba:	1a5b      	subs	r3, r3, r1
 800c2bc:	4543      	cmp	r3, r8
 800c2be:	dcf0      	bgt.n	800c2a2 <_printf_float+0x42a>
 800c2c0:	e6fc      	b.n	800c0bc <_printf_float+0x244>
 800c2c2:	f04f 0800 	mov.w	r8, #0
 800c2c6:	f104 0919 	add.w	r9, r4, #25
 800c2ca:	e7f4      	b.n	800c2b6 <_printf_float+0x43e>

0800c2cc <_printf_common>:
 800c2cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c2d0:	4616      	mov	r6, r2
 800c2d2:	4698      	mov	r8, r3
 800c2d4:	688a      	ldr	r2, [r1, #8]
 800c2d6:	690b      	ldr	r3, [r1, #16]
 800c2d8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c2dc:	4293      	cmp	r3, r2
 800c2de:	bfb8      	it	lt
 800c2e0:	4613      	movlt	r3, r2
 800c2e2:	6033      	str	r3, [r6, #0]
 800c2e4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800c2e8:	4607      	mov	r7, r0
 800c2ea:	460c      	mov	r4, r1
 800c2ec:	b10a      	cbz	r2, 800c2f2 <_printf_common+0x26>
 800c2ee:	3301      	adds	r3, #1
 800c2f0:	6033      	str	r3, [r6, #0]
 800c2f2:	6823      	ldr	r3, [r4, #0]
 800c2f4:	0699      	lsls	r1, r3, #26
 800c2f6:	bf42      	ittt	mi
 800c2f8:	6833      	ldrmi	r3, [r6, #0]
 800c2fa:	3302      	addmi	r3, #2
 800c2fc:	6033      	strmi	r3, [r6, #0]
 800c2fe:	6825      	ldr	r5, [r4, #0]
 800c300:	f015 0506 	ands.w	r5, r5, #6
 800c304:	d106      	bne.n	800c314 <_printf_common+0x48>
 800c306:	f104 0a19 	add.w	sl, r4, #25
 800c30a:	68e3      	ldr	r3, [r4, #12]
 800c30c:	6832      	ldr	r2, [r6, #0]
 800c30e:	1a9b      	subs	r3, r3, r2
 800c310:	42ab      	cmp	r3, r5
 800c312:	dc26      	bgt.n	800c362 <_printf_common+0x96>
 800c314:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800c318:	6822      	ldr	r2, [r4, #0]
 800c31a:	3b00      	subs	r3, #0
 800c31c:	bf18      	it	ne
 800c31e:	2301      	movne	r3, #1
 800c320:	0692      	lsls	r2, r2, #26
 800c322:	d42b      	bmi.n	800c37c <_printf_common+0xb0>
 800c324:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800c328:	4641      	mov	r1, r8
 800c32a:	4638      	mov	r0, r7
 800c32c:	47c8      	blx	r9
 800c32e:	3001      	adds	r0, #1
 800c330:	d01e      	beq.n	800c370 <_printf_common+0xa4>
 800c332:	6823      	ldr	r3, [r4, #0]
 800c334:	6922      	ldr	r2, [r4, #16]
 800c336:	f003 0306 	and.w	r3, r3, #6
 800c33a:	2b04      	cmp	r3, #4
 800c33c:	bf02      	ittt	eq
 800c33e:	68e5      	ldreq	r5, [r4, #12]
 800c340:	6833      	ldreq	r3, [r6, #0]
 800c342:	1aed      	subeq	r5, r5, r3
 800c344:	68a3      	ldr	r3, [r4, #8]
 800c346:	bf0c      	ite	eq
 800c348:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c34c:	2500      	movne	r5, #0
 800c34e:	4293      	cmp	r3, r2
 800c350:	bfc4      	itt	gt
 800c352:	1a9b      	subgt	r3, r3, r2
 800c354:	18ed      	addgt	r5, r5, r3
 800c356:	2600      	movs	r6, #0
 800c358:	341a      	adds	r4, #26
 800c35a:	42b5      	cmp	r5, r6
 800c35c:	d11a      	bne.n	800c394 <_printf_common+0xc8>
 800c35e:	2000      	movs	r0, #0
 800c360:	e008      	b.n	800c374 <_printf_common+0xa8>
 800c362:	2301      	movs	r3, #1
 800c364:	4652      	mov	r2, sl
 800c366:	4641      	mov	r1, r8
 800c368:	4638      	mov	r0, r7
 800c36a:	47c8      	blx	r9
 800c36c:	3001      	adds	r0, #1
 800c36e:	d103      	bne.n	800c378 <_printf_common+0xac>
 800c370:	f04f 30ff 	mov.w	r0, #4294967295
 800c374:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c378:	3501      	adds	r5, #1
 800c37a:	e7c6      	b.n	800c30a <_printf_common+0x3e>
 800c37c:	18e1      	adds	r1, r4, r3
 800c37e:	1c5a      	adds	r2, r3, #1
 800c380:	2030      	movs	r0, #48	@ 0x30
 800c382:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800c386:	4422      	add	r2, r4
 800c388:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800c38c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800c390:	3302      	adds	r3, #2
 800c392:	e7c7      	b.n	800c324 <_printf_common+0x58>
 800c394:	2301      	movs	r3, #1
 800c396:	4622      	mov	r2, r4
 800c398:	4641      	mov	r1, r8
 800c39a:	4638      	mov	r0, r7
 800c39c:	47c8      	blx	r9
 800c39e:	3001      	adds	r0, #1
 800c3a0:	d0e6      	beq.n	800c370 <_printf_common+0xa4>
 800c3a2:	3601      	adds	r6, #1
 800c3a4:	e7d9      	b.n	800c35a <_printf_common+0x8e>
	...

0800c3a8 <_printf_i>:
 800c3a8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c3ac:	7e0f      	ldrb	r7, [r1, #24]
 800c3ae:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800c3b0:	2f78      	cmp	r7, #120	@ 0x78
 800c3b2:	4691      	mov	r9, r2
 800c3b4:	4680      	mov	r8, r0
 800c3b6:	460c      	mov	r4, r1
 800c3b8:	469a      	mov	sl, r3
 800c3ba:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800c3be:	d807      	bhi.n	800c3d0 <_printf_i+0x28>
 800c3c0:	2f62      	cmp	r7, #98	@ 0x62
 800c3c2:	d80a      	bhi.n	800c3da <_printf_i+0x32>
 800c3c4:	2f00      	cmp	r7, #0
 800c3c6:	f000 80d1 	beq.w	800c56c <_printf_i+0x1c4>
 800c3ca:	2f58      	cmp	r7, #88	@ 0x58
 800c3cc:	f000 80b8 	beq.w	800c540 <_printf_i+0x198>
 800c3d0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c3d4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800c3d8:	e03a      	b.n	800c450 <_printf_i+0xa8>
 800c3da:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800c3de:	2b15      	cmp	r3, #21
 800c3e0:	d8f6      	bhi.n	800c3d0 <_printf_i+0x28>
 800c3e2:	a101      	add	r1, pc, #4	@ (adr r1, 800c3e8 <_printf_i+0x40>)
 800c3e4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c3e8:	0800c441 	.word	0x0800c441
 800c3ec:	0800c455 	.word	0x0800c455
 800c3f0:	0800c3d1 	.word	0x0800c3d1
 800c3f4:	0800c3d1 	.word	0x0800c3d1
 800c3f8:	0800c3d1 	.word	0x0800c3d1
 800c3fc:	0800c3d1 	.word	0x0800c3d1
 800c400:	0800c455 	.word	0x0800c455
 800c404:	0800c3d1 	.word	0x0800c3d1
 800c408:	0800c3d1 	.word	0x0800c3d1
 800c40c:	0800c3d1 	.word	0x0800c3d1
 800c410:	0800c3d1 	.word	0x0800c3d1
 800c414:	0800c553 	.word	0x0800c553
 800c418:	0800c47f 	.word	0x0800c47f
 800c41c:	0800c50d 	.word	0x0800c50d
 800c420:	0800c3d1 	.word	0x0800c3d1
 800c424:	0800c3d1 	.word	0x0800c3d1
 800c428:	0800c575 	.word	0x0800c575
 800c42c:	0800c3d1 	.word	0x0800c3d1
 800c430:	0800c47f 	.word	0x0800c47f
 800c434:	0800c3d1 	.word	0x0800c3d1
 800c438:	0800c3d1 	.word	0x0800c3d1
 800c43c:	0800c515 	.word	0x0800c515
 800c440:	6833      	ldr	r3, [r6, #0]
 800c442:	1d1a      	adds	r2, r3, #4
 800c444:	681b      	ldr	r3, [r3, #0]
 800c446:	6032      	str	r2, [r6, #0]
 800c448:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c44c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800c450:	2301      	movs	r3, #1
 800c452:	e09c      	b.n	800c58e <_printf_i+0x1e6>
 800c454:	6833      	ldr	r3, [r6, #0]
 800c456:	6820      	ldr	r0, [r4, #0]
 800c458:	1d19      	adds	r1, r3, #4
 800c45a:	6031      	str	r1, [r6, #0]
 800c45c:	0606      	lsls	r6, r0, #24
 800c45e:	d501      	bpl.n	800c464 <_printf_i+0xbc>
 800c460:	681d      	ldr	r5, [r3, #0]
 800c462:	e003      	b.n	800c46c <_printf_i+0xc4>
 800c464:	0645      	lsls	r5, r0, #25
 800c466:	d5fb      	bpl.n	800c460 <_printf_i+0xb8>
 800c468:	f9b3 5000 	ldrsh.w	r5, [r3]
 800c46c:	2d00      	cmp	r5, #0
 800c46e:	da03      	bge.n	800c478 <_printf_i+0xd0>
 800c470:	232d      	movs	r3, #45	@ 0x2d
 800c472:	426d      	negs	r5, r5
 800c474:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c478:	4858      	ldr	r0, [pc, #352]	@ (800c5dc <_printf_i+0x234>)
 800c47a:	230a      	movs	r3, #10
 800c47c:	e011      	b.n	800c4a2 <_printf_i+0xfa>
 800c47e:	6821      	ldr	r1, [r4, #0]
 800c480:	6833      	ldr	r3, [r6, #0]
 800c482:	0608      	lsls	r0, r1, #24
 800c484:	f853 5b04 	ldr.w	r5, [r3], #4
 800c488:	d402      	bmi.n	800c490 <_printf_i+0xe8>
 800c48a:	0649      	lsls	r1, r1, #25
 800c48c:	bf48      	it	mi
 800c48e:	b2ad      	uxthmi	r5, r5
 800c490:	2f6f      	cmp	r7, #111	@ 0x6f
 800c492:	4852      	ldr	r0, [pc, #328]	@ (800c5dc <_printf_i+0x234>)
 800c494:	6033      	str	r3, [r6, #0]
 800c496:	bf14      	ite	ne
 800c498:	230a      	movne	r3, #10
 800c49a:	2308      	moveq	r3, #8
 800c49c:	2100      	movs	r1, #0
 800c49e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800c4a2:	6866      	ldr	r6, [r4, #4]
 800c4a4:	60a6      	str	r6, [r4, #8]
 800c4a6:	2e00      	cmp	r6, #0
 800c4a8:	db05      	blt.n	800c4b6 <_printf_i+0x10e>
 800c4aa:	6821      	ldr	r1, [r4, #0]
 800c4ac:	432e      	orrs	r6, r5
 800c4ae:	f021 0104 	bic.w	r1, r1, #4
 800c4b2:	6021      	str	r1, [r4, #0]
 800c4b4:	d04b      	beq.n	800c54e <_printf_i+0x1a6>
 800c4b6:	4616      	mov	r6, r2
 800c4b8:	fbb5 f1f3 	udiv	r1, r5, r3
 800c4bc:	fb03 5711 	mls	r7, r3, r1, r5
 800c4c0:	5dc7      	ldrb	r7, [r0, r7]
 800c4c2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c4c6:	462f      	mov	r7, r5
 800c4c8:	42bb      	cmp	r3, r7
 800c4ca:	460d      	mov	r5, r1
 800c4cc:	d9f4      	bls.n	800c4b8 <_printf_i+0x110>
 800c4ce:	2b08      	cmp	r3, #8
 800c4d0:	d10b      	bne.n	800c4ea <_printf_i+0x142>
 800c4d2:	6823      	ldr	r3, [r4, #0]
 800c4d4:	07df      	lsls	r7, r3, #31
 800c4d6:	d508      	bpl.n	800c4ea <_printf_i+0x142>
 800c4d8:	6923      	ldr	r3, [r4, #16]
 800c4da:	6861      	ldr	r1, [r4, #4]
 800c4dc:	4299      	cmp	r1, r3
 800c4de:	bfde      	ittt	le
 800c4e0:	2330      	movle	r3, #48	@ 0x30
 800c4e2:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c4e6:	f106 36ff 	addle.w	r6, r6, #4294967295
 800c4ea:	1b92      	subs	r2, r2, r6
 800c4ec:	6122      	str	r2, [r4, #16]
 800c4ee:	f8cd a000 	str.w	sl, [sp]
 800c4f2:	464b      	mov	r3, r9
 800c4f4:	aa03      	add	r2, sp, #12
 800c4f6:	4621      	mov	r1, r4
 800c4f8:	4640      	mov	r0, r8
 800c4fa:	f7ff fee7 	bl	800c2cc <_printf_common>
 800c4fe:	3001      	adds	r0, #1
 800c500:	d14a      	bne.n	800c598 <_printf_i+0x1f0>
 800c502:	f04f 30ff 	mov.w	r0, #4294967295
 800c506:	b004      	add	sp, #16
 800c508:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c50c:	6823      	ldr	r3, [r4, #0]
 800c50e:	f043 0320 	orr.w	r3, r3, #32
 800c512:	6023      	str	r3, [r4, #0]
 800c514:	4832      	ldr	r0, [pc, #200]	@ (800c5e0 <_printf_i+0x238>)
 800c516:	2778      	movs	r7, #120	@ 0x78
 800c518:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800c51c:	6823      	ldr	r3, [r4, #0]
 800c51e:	6831      	ldr	r1, [r6, #0]
 800c520:	061f      	lsls	r7, r3, #24
 800c522:	f851 5b04 	ldr.w	r5, [r1], #4
 800c526:	d402      	bmi.n	800c52e <_printf_i+0x186>
 800c528:	065f      	lsls	r7, r3, #25
 800c52a:	bf48      	it	mi
 800c52c:	b2ad      	uxthmi	r5, r5
 800c52e:	6031      	str	r1, [r6, #0]
 800c530:	07d9      	lsls	r1, r3, #31
 800c532:	bf44      	itt	mi
 800c534:	f043 0320 	orrmi.w	r3, r3, #32
 800c538:	6023      	strmi	r3, [r4, #0]
 800c53a:	b11d      	cbz	r5, 800c544 <_printf_i+0x19c>
 800c53c:	2310      	movs	r3, #16
 800c53e:	e7ad      	b.n	800c49c <_printf_i+0xf4>
 800c540:	4826      	ldr	r0, [pc, #152]	@ (800c5dc <_printf_i+0x234>)
 800c542:	e7e9      	b.n	800c518 <_printf_i+0x170>
 800c544:	6823      	ldr	r3, [r4, #0]
 800c546:	f023 0320 	bic.w	r3, r3, #32
 800c54a:	6023      	str	r3, [r4, #0]
 800c54c:	e7f6      	b.n	800c53c <_printf_i+0x194>
 800c54e:	4616      	mov	r6, r2
 800c550:	e7bd      	b.n	800c4ce <_printf_i+0x126>
 800c552:	6833      	ldr	r3, [r6, #0]
 800c554:	6825      	ldr	r5, [r4, #0]
 800c556:	6961      	ldr	r1, [r4, #20]
 800c558:	1d18      	adds	r0, r3, #4
 800c55a:	6030      	str	r0, [r6, #0]
 800c55c:	062e      	lsls	r6, r5, #24
 800c55e:	681b      	ldr	r3, [r3, #0]
 800c560:	d501      	bpl.n	800c566 <_printf_i+0x1be>
 800c562:	6019      	str	r1, [r3, #0]
 800c564:	e002      	b.n	800c56c <_printf_i+0x1c4>
 800c566:	0668      	lsls	r0, r5, #25
 800c568:	d5fb      	bpl.n	800c562 <_printf_i+0x1ba>
 800c56a:	8019      	strh	r1, [r3, #0]
 800c56c:	2300      	movs	r3, #0
 800c56e:	6123      	str	r3, [r4, #16]
 800c570:	4616      	mov	r6, r2
 800c572:	e7bc      	b.n	800c4ee <_printf_i+0x146>
 800c574:	6833      	ldr	r3, [r6, #0]
 800c576:	1d1a      	adds	r2, r3, #4
 800c578:	6032      	str	r2, [r6, #0]
 800c57a:	681e      	ldr	r6, [r3, #0]
 800c57c:	6862      	ldr	r2, [r4, #4]
 800c57e:	2100      	movs	r1, #0
 800c580:	4630      	mov	r0, r6
 800c582:	f7f3 fe25 	bl	80001d0 <memchr>
 800c586:	b108      	cbz	r0, 800c58c <_printf_i+0x1e4>
 800c588:	1b80      	subs	r0, r0, r6
 800c58a:	6060      	str	r0, [r4, #4]
 800c58c:	6863      	ldr	r3, [r4, #4]
 800c58e:	6123      	str	r3, [r4, #16]
 800c590:	2300      	movs	r3, #0
 800c592:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c596:	e7aa      	b.n	800c4ee <_printf_i+0x146>
 800c598:	6923      	ldr	r3, [r4, #16]
 800c59a:	4632      	mov	r2, r6
 800c59c:	4649      	mov	r1, r9
 800c59e:	4640      	mov	r0, r8
 800c5a0:	47d0      	blx	sl
 800c5a2:	3001      	adds	r0, #1
 800c5a4:	d0ad      	beq.n	800c502 <_printf_i+0x15a>
 800c5a6:	6823      	ldr	r3, [r4, #0]
 800c5a8:	079b      	lsls	r3, r3, #30
 800c5aa:	d413      	bmi.n	800c5d4 <_printf_i+0x22c>
 800c5ac:	68e0      	ldr	r0, [r4, #12]
 800c5ae:	9b03      	ldr	r3, [sp, #12]
 800c5b0:	4298      	cmp	r0, r3
 800c5b2:	bfb8      	it	lt
 800c5b4:	4618      	movlt	r0, r3
 800c5b6:	e7a6      	b.n	800c506 <_printf_i+0x15e>
 800c5b8:	2301      	movs	r3, #1
 800c5ba:	4632      	mov	r2, r6
 800c5bc:	4649      	mov	r1, r9
 800c5be:	4640      	mov	r0, r8
 800c5c0:	47d0      	blx	sl
 800c5c2:	3001      	adds	r0, #1
 800c5c4:	d09d      	beq.n	800c502 <_printf_i+0x15a>
 800c5c6:	3501      	adds	r5, #1
 800c5c8:	68e3      	ldr	r3, [r4, #12]
 800c5ca:	9903      	ldr	r1, [sp, #12]
 800c5cc:	1a5b      	subs	r3, r3, r1
 800c5ce:	42ab      	cmp	r3, r5
 800c5d0:	dcf2      	bgt.n	800c5b8 <_printf_i+0x210>
 800c5d2:	e7eb      	b.n	800c5ac <_printf_i+0x204>
 800c5d4:	2500      	movs	r5, #0
 800c5d6:	f104 0619 	add.w	r6, r4, #25
 800c5da:	e7f5      	b.n	800c5c8 <_printf_i+0x220>
 800c5dc:	0800e65a 	.word	0x0800e65a
 800c5e0:	0800e66b 	.word	0x0800e66b

0800c5e4 <std>:
 800c5e4:	2300      	movs	r3, #0
 800c5e6:	b510      	push	{r4, lr}
 800c5e8:	4604      	mov	r4, r0
 800c5ea:	e9c0 3300 	strd	r3, r3, [r0]
 800c5ee:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c5f2:	6083      	str	r3, [r0, #8]
 800c5f4:	8181      	strh	r1, [r0, #12]
 800c5f6:	6643      	str	r3, [r0, #100]	@ 0x64
 800c5f8:	81c2      	strh	r2, [r0, #14]
 800c5fa:	6183      	str	r3, [r0, #24]
 800c5fc:	4619      	mov	r1, r3
 800c5fe:	2208      	movs	r2, #8
 800c600:	305c      	adds	r0, #92	@ 0x5c
 800c602:	f000 f9f9 	bl	800c9f8 <memset>
 800c606:	4b0d      	ldr	r3, [pc, #52]	@ (800c63c <std+0x58>)
 800c608:	6263      	str	r3, [r4, #36]	@ 0x24
 800c60a:	4b0d      	ldr	r3, [pc, #52]	@ (800c640 <std+0x5c>)
 800c60c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800c60e:	4b0d      	ldr	r3, [pc, #52]	@ (800c644 <std+0x60>)
 800c610:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800c612:	4b0d      	ldr	r3, [pc, #52]	@ (800c648 <std+0x64>)
 800c614:	6323      	str	r3, [r4, #48]	@ 0x30
 800c616:	4b0d      	ldr	r3, [pc, #52]	@ (800c64c <std+0x68>)
 800c618:	6224      	str	r4, [r4, #32]
 800c61a:	429c      	cmp	r4, r3
 800c61c:	d006      	beq.n	800c62c <std+0x48>
 800c61e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800c622:	4294      	cmp	r4, r2
 800c624:	d002      	beq.n	800c62c <std+0x48>
 800c626:	33d0      	adds	r3, #208	@ 0xd0
 800c628:	429c      	cmp	r4, r3
 800c62a:	d105      	bne.n	800c638 <std+0x54>
 800c62c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800c630:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c634:	f000 ba6c 	b.w	800cb10 <__retarget_lock_init_recursive>
 800c638:	bd10      	pop	{r4, pc}
 800c63a:	bf00      	nop
 800c63c:	0800c849 	.word	0x0800c849
 800c640:	0800c86b 	.word	0x0800c86b
 800c644:	0800c8a3 	.word	0x0800c8a3
 800c648:	0800c8c7 	.word	0x0800c8c7
 800c64c:	20000c0c 	.word	0x20000c0c

0800c650 <stdio_exit_handler>:
 800c650:	4a02      	ldr	r2, [pc, #8]	@ (800c65c <stdio_exit_handler+0xc>)
 800c652:	4903      	ldr	r1, [pc, #12]	@ (800c660 <stdio_exit_handler+0x10>)
 800c654:	4803      	ldr	r0, [pc, #12]	@ (800c664 <stdio_exit_handler+0x14>)
 800c656:	f000 b869 	b.w	800c72c <_fwalk_sglue>
 800c65a:	bf00      	nop
 800c65c:	2000002c 	.word	0x2000002c
 800c660:	0800e2dd 	.word	0x0800e2dd
 800c664:	2000003c 	.word	0x2000003c

0800c668 <cleanup_stdio>:
 800c668:	6841      	ldr	r1, [r0, #4]
 800c66a:	4b0c      	ldr	r3, [pc, #48]	@ (800c69c <cleanup_stdio+0x34>)
 800c66c:	4299      	cmp	r1, r3
 800c66e:	b510      	push	{r4, lr}
 800c670:	4604      	mov	r4, r0
 800c672:	d001      	beq.n	800c678 <cleanup_stdio+0x10>
 800c674:	f001 fe32 	bl	800e2dc <_fflush_r>
 800c678:	68a1      	ldr	r1, [r4, #8]
 800c67a:	4b09      	ldr	r3, [pc, #36]	@ (800c6a0 <cleanup_stdio+0x38>)
 800c67c:	4299      	cmp	r1, r3
 800c67e:	d002      	beq.n	800c686 <cleanup_stdio+0x1e>
 800c680:	4620      	mov	r0, r4
 800c682:	f001 fe2b 	bl	800e2dc <_fflush_r>
 800c686:	68e1      	ldr	r1, [r4, #12]
 800c688:	4b06      	ldr	r3, [pc, #24]	@ (800c6a4 <cleanup_stdio+0x3c>)
 800c68a:	4299      	cmp	r1, r3
 800c68c:	d004      	beq.n	800c698 <cleanup_stdio+0x30>
 800c68e:	4620      	mov	r0, r4
 800c690:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c694:	f001 be22 	b.w	800e2dc <_fflush_r>
 800c698:	bd10      	pop	{r4, pc}
 800c69a:	bf00      	nop
 800c69c:	20000c0c 	.word	0x20000c0c
 800c6a0:	20000c74 	.word	0x20000c74
 800c6a4:	20000cdc 	.word	0x20000cdc

0800c6a8 <global_stdio_init.part.0>:
 800c6a8:	b510      	push	{r4, lr}
 800c6aa:	4b0b      	ldr	r3, [pc, #44]	@ (800c6d8 <global_stdio_init.part.0+0x30>)
 800c6ac:	4c0b      	ldr	r4, [pc, #44]	@ (800c6dc <global_stdio_init.part.0+0x34>)
 800c6ae:	4a0c      	ldr	r2, [pc, #48]	@ (800c6e0 <global_stdio_init.part.0+0x38>)
 800c6b0:	601a      	str	r2, [r3, #0]
 800c6b2:	4620      	mov	r0, r4
 800c6b4:	2200      	movs	r2, #0
 800c6b6:	2104      	movs	r1, #4
 800c6b8:	f7ff ff94 	bl	800c5e4 <std>
 800c6bc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800c6c0:	2201      	movs	r2, #1
 800c6c2:	2109      	movs	r1, #9
 800c6c4:	f7ff ff8e 	bl	800c5e4 <std>
 800c6c8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800c6cc:	2202      	movs	r2, #2
 800c6ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c6d2:	2112      	movs	r1, #18
 800c6d4:	f7ff bf86 	b.w	800c5e4 <std>
 800c6d8:	20000d44 	.word	0x20000d44
 800c6dc:	20000c0c 	.word	0x20000c0c
 800c6e0:	0800c651 	.word	0x0800c651

0800c6e4 <__sfp_lock_acquire>:
 800c6e4:	4801      	ldr	r0, [pc, #4]	@ (800c6ec <__sfp_lock_acquire+0x8>)
 800c6e6:	f000 ba14 	b.w	800cb12 <__retarget_lock_acquire_recursive>
 800c6ea:	bf00      	nop
 800c6ec:	20000d4d 	.word	0x20000d4d

0800c6f0 <__sfp_lock_release>:
 800c6f0:	4801      	ldr	r0, [pc, #4]	@ (800c6f8 <__sfp_lock_release+0x8>)
 800c6f2:	f000 ba0f 	b.w	800cb14 <__retarget_lock_release_recursive>
 800c6f6:	bf00      	nop
 800c6f8:	20000d4d 	.word	0x20000d4d

0800c6fc <__sinit>:
 800c6fc:	b510      	push	{r4, lr}
 800c6fe:	4604      	mov	r4, r0
 800c700:	f7ff fff0 	bl	800c6e4 <__sfp_lock_acquire>
 800c704:	6a23      	ldr	r3, [r4, #32]
 800c706:	b11b      	cbz	r3, 800c710 <__sinit+0x14>
 800c708:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c70c:	f7ff bff0 	b.w	800c6f0 <__sfp_lock_release>
 800c710:	4b04      	ldr	r3, [pc, #16]	@ (800c724 <__sinit+0x28>)
 800c712:	6223      	str	r3, [r4, #32]
 800c714:	4b04      	ldr	r3, [pc, #16]	@ (800c728 <__sinit+0x2c>)
 800c716:	681b      	ldr	r3, [r3, #0]
 800c718:	2b00      	cmp	r3, #0
 800c71a:	d1f5      	bne.n	800c708 <__sinit+0xc>
 800c71c:	f7ff ffc4 	bl	800c6a8 <global_stdio_init.part.0>
 800c720:	e7f2      	b.n	800c708 <__sinit+0xc>
 800c722:	bf00      	nop
 800c724:	0800c669 	.word	0x0800c669
 800c728:	20000d44 	.word	0x20000d44

0800c72c <_fwalk_sglue>:
 800c72c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c730:	4607      	mov	r7, r0
 800c732:	4688      	mov	r8, r1
 800c734:	4614      	mov	r4, r2
 800c736:	2600      	movs	r6, #0
 800c738:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c73c:	f1b9 0901 	subs.w	r9, r9, #1
 800c740:	d505      	bpl.n	800c74e <_fwalk_sglue+0x22>
 800c742:	6824      	ldr	r4, [r4, #0]
 800c744:	2c00      	cmp	r4, #0
 800c746:	d1f7      	bne.n	800c738 <_fwalk_sglue+0xc>
 800c748:	4630      	mov	r0, r6
 800c74a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c74e:	89ab      	ldrh	r3, [r5, #12]
 800c750:	2b01      	cmp	r3, #1
 800c752:	d907      	bls.n	800c764 <_fwalk_sglue+0x38>
 800c754:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c758:	3301      	adds	r3, #1
 800c75a:	d003      	beq.n	800c764 <_fwalk_sglue+0x38>
 800c75c:	4629      	mov	r1, r5
 800c75e:	4638      	mov	r0, r7
 800c760:	47c0      	blx	r8
 800c762:	4306      	orrs	r6, r0
 800c764:	3568      	adds	r5, #104	@ 0x68
 800c766:	e7e9      	b.n	800c73c <_fwalk_sglue+0x10>

0800c768 <iprintf>:
 800c768:	b40f      	push	{r0, r1, r2, r3}
 800c76a:	b507      	push	{r0, r1, r2, lr}
 800c76c:	4906      	ldr	r1, [pc, #24]	@ (800c788 <iprintf+0x20>)
 800c76e:	ab04      	add	r3, sp, #16
 800c770:	6808      	ldr	r0, [r1, #0]
 800c772:	f853 2b04 	ldr.w	r2, [r3], #4
 800c776:	6881      	ldr	r1, [r0, #8]
 800c778:	9301      	str	r3, [sp, #4]
 800c77a:	f001 fc13 	bl	800dfa4 <_vfiprintf_r>
 800c77e:	b003      	add	sp, #12
 800c780:	f85d eb04 	ldr.w	lr, [sp], #4
 800c784:	b004      	add	sp, #16
 800c786:	4770      	bx	lr
 800c788:	20000038 	.word	0x20000038

0800c78c <_puts_r>:
 800c78c:	6a03      	ldr	r3, [r0, #32]
 800c78e:	b570      	push	{r4, r5, r6, lr}
 800c790:	6884      	ldr	r4, [r0, #8]
 800c792:	4605      	mov	r5, r0
 800c794:	460e      	mov	r6, r1
 800c796:	b90b      	cbnz	r3, 800c79c <_puts_r+0x10>
 800c798:	f7ff ffb0 	bl	800c6fc <__sinit>
 800c79c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c79e:	07db      	lsls	r3, r3, #31
 800c7a0:	d405      	bmi.n	800c7ae <_puts_r+0x22>
 800c7a2:	89a3      	ldrh	r3, [r4, #12]
 800c7a4:	0598      	lsls	r0, r3, #22
 800c7a6:	d402      	bmi.n	800c7ae <_puts_r+0x22>
 800c7a8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c7aa:	f000 f9b2 	bl	800cb12 <__retarget_lock_acquire_recursive>
 800c7ae:	89a3      	ldrh	r3, [r4, #12]
 800c7b0:	0719      	lsls	r1, r3, #28
 800c7b2:	d502      	bpl.n	800c7ba <_puts_r+0x2e>
 800c7b4:	6923      	ldr	r3, [r4, #16]
 800c7b6:	2b00      	cmp	r3, #0
 800c7b8:	d135      	bne.n	800c826 <_puts_r+0x9a>
 800c7ba:	4621      	mov	r1, r4
 800c7bc:	4628      	mov	r0, r5
 800c7be:	f000 f8c5 	bl	800c94c <__swsetup_r>
 800c7c2:	b380      	cbz	r0, 800c826 <_puts_r+0x9a>
 800c7c4:	f04f 35ff 	mov.w	r5, #4294967295
 800c7c8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c7ca:	07da      	lsls	r2, r3, #31
 800c7cc:	d405      	bmi.n	800c7da <_puts_r+0x4e>
 800c7ce:	89a3      	ldrh	r3, [r4, #12]
 800c7d0:	059b      	lsls	r3, r3, #22
 800c7d2:	d402      	bmi.n	800c7da <_puts_r+0x4e>
 800c7d4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c7d6:	f000 f99d 	bl	800cb14 <__retarget_lock_release_recursive>
 800c7da:	4628      	mov	r0, r5
 800c7dc:	bd70      	pop	{r4, r5, r6, pc}
 800c7de:	2b00      	cmp	r3, #0
 800c7e0:	da04      	bge.n	800c7ec <_puts_r+0x60>
 800c7e2:	69a2      	ldr	r2, [r4, #24]
 800c7e4:	429a      	cmp	r2, r3
 800c7e6:	dc17      	bgt.n	800c818 <_puts_r+0x8c>
 800c7e8:	290a      	cmp	r1, #10
 800c7ea:	d015      	beq.n	800c818 <_puts_r+0x8c>
 800c7ec:	6823      	ldr	r3, [r4, #0]
 800c7ee:	1c5a      	adds	r2, r3, #1
 800c7f0:	6022      	str	r2, [r4, #0]
 800c7f2:	7019      	strb	r1, [r3, #0]
 800c7f4:	68a3      	ldr	r3, [r4, #8]
 800c7f6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800c7fa:	3b01      	subs	r3, #1
 800c7fc:	60a3      	str	r3, [r4, #8]
 800c7fe:	2900      	cmp	r1, #0
 800c800:	d1ed      	bne.n	800c7de <_puts_r+0x52>
 800c802:	2b00      	cmp	r3, #0
 800c804:	da11      	bge.n	800c82a <_puts_r+0x9e>
 800c806:	4622      	mov	r2, r4
 800c808:	210a      	movs	r1, #10
 800c80a:	4628      	mov	r0, r5
 800c80c:	f000 f85f 	bl	800c8ce <__swbuf_r>
 800c810:	3001      	adds	r0, #1
 800c812:	d0d7      	beq.n	800c7c4 <_puts_r+0x38>
 800c814:	250a      	movs	r5, #10
 800c816:	e7d7      	b.n	800c7c8 <_puts_r+0x3c>
 800c818:	4622      	mov	r2, r4
 800c81a:	4628      	mov	r0, r5
 800c81c:	f000 f857 	bl	800c8ce <__swbuf_r>
 800c820:	3001      	adds	r0, #1
 800c822:	d1e7      	bne.n	800c7f4 <_puts_r+0x68>
 800c824:	e7ce      	b.n	800c7c4 <_puts_r+0x38>
 800c826:	3e01      	subs	r6, #1
 800c828:	e7e4      	b.n	800c7f4 <_puts_r+0x68>
 800c82a:	6823      	ldr	r3, [r4, #0]
 800c82c:	1c5a      	adds	r2, r3, #1
 800c82e:	6022      	str	r2, [r4, #0]
 800c830:	220a      	movs	r2, #10
 800c832:	701a      	strb	r2, [r3, #0]
 800c834:	e7ee      	b.n	800c814 <_puts_r+0x88>
	...

0800c838 <puts>:
 800c838:	4b02      	ldr	r3, [pc, #8]	@ (800c844 <puts+0xc>)
 800c83a:	4601      	mov	r1, r0
 800c83c:	6818      	ldr	r0, [r3, #0]
 800c83e:	f7ff bfa5 	b.w	800c78c <_puts_r>
 800c842:	bf00      	nop
 800c844:	20000038 	.word	0x20000038

0800c848 <__sread>:
 800c848:	b510      	push	{r4, lr}
 800c84a:	460c      	mov	r4, r1
 800c84c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c850:	f000 f900 	bl	800ca54 <_read_r>
 800c854:	2800      	cmp	r0, #0
 800c856:	bfab      	itete	ge
 800c858:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800c85a:	89a3      	ldrhlt	r3, [r4, #12]
 800c85c:	181b      	addge	r3, r3, r0
 800c85e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800c862:	bfac      	ite	ge
 800c864:	6563      	strge	r3, [r4, #84]	@ 0x54
 800c866:	81a3      	strhlt	r3, [r4, #12]
 800c868:	bd10      	pop	{r4, pc}

0800c86a <__swrite>:
 800c86a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c86e:	461f      	mov	r7, r3
 800c870:	898b      	ldrh	r3, [r1, #12]
 800c872:	05db      	lsls	r3, r3, #23
 800c874:	4605      	mov	r5, r0
 800c876:	460c      	mov	r4, r1
 800c878:	4616      	mov	r6, r2
 800c87a:	d505      	bpl.n	800c888 <__swrite+0x1e>
 800c87c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c880:	2302      	movs	r3, #2
 800c882:	2200      	movs	r2, #0
 800c884:	f000 f8d4 	bl	800ca30 <_lseek_r>
 800c888:	89a3      	ldrh	r3, [r4, #12]
 800c88a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c88e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c892:	81a3      	strh	r3, [r4, #12]
 800c894:	4632      	mov	r2, r6
 800c896:	463b      	mov	r3, r7
 800c898:	4628      	mov	r0, r5
 800c89a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c89e:	f000 b8fb 	b.w	800ca98 <_write_r>

0800c8a2 <__sseek>:
 800c8a2:	b510      	push	{r4, lr}
 800c8a4:	460c      	mov	r4, r1
 800c8a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c8aa:	f000 f8c1 	bl	800ca30 <_lseek_r>
 800c8ae:	1c43      	adds	r3, r0, #1
 800c8b0:	89a3      	ldrh	r3, [r4, #12]
 800c8b2:	bf15      	itete	ne
 800c8b4:	6560      	strne	r0, [r4, #84]	@ 0x54
 800c8b6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800c8ba:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800c8be:	81a3      	strheq	r3, [r4, #12]
 800c8c0:	bf18      	it	ne
 800c8c2:	81a3      	strhne	r3, [r4, #12]
 800c8c4:	bd10      	pop	{r4, pc}

0800c8c6 <__sclose>:
 800c8c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c8ca:	f000 b8a1 	b.w	800ca10 <_close_r>

0800c8ce <__swbuf_r>:
 800c8ce:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c8d0:	460e      	mov	r6, r1
 800c8d2:	4614      	mov	r4, r2
 800c8d4:	4605      	mov	r5, r0
 800c8d6:	b118      	cbz	r0, 800c8e0 <__swbuf_r+0x12>
 800c8d8:	6a03      	ldr	r3, [r0, #32]
 800c8da:	b90b      	cbnz	r3, 800c8e0 <__swbuf_r+0x12>
 800c8dc:	f7ff ff0e 	bl	800c6fc <__sinit>
 800c8e0:	69a3      	ldr	r3, [r4, #24]
 800c8e2:	60a3      	str	r3, [r4, #8]
 800c8e4:	89a3      	ldrh	r3, [r4, #12]
 800c8e6:	071a      	lsls	r2, r3, #28
 800c8e8:	d501      	bpl.n	800c8ee <__swbuf_r+0x20>
 800c8ea:	6923      	ldr	r3, [r4, #16]
 800c8ec:	b943      	cbnz	r3, 800c900 <__swbuf_r+0x32>
 800c8ee:	4621      	mov	r1, r4
 800c8f0:	4628      	mov	r0, r5
 800c8f2:	f000 f82b 	bl	800c94c <__swsetup_r>
 800c8f6:	b118      	cbz	r0, 800c900 <__swbuf_r+0x32>
 800c8f8:	f04f 37ff 	mov.w	r7, #4294967295
 800c8fc:	4638      	mov	r0, r7
 800c8fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c900:	6823      	ldr	r3, [r4, #0]
 800c902:	6922      	ldr	r2, [r4, #16]
 800c904:	1a98      	subs	r0, r3, r2
 800c906:	6963      	ldr	r3, [r4, #20]
 800c908:	b2f6      	uxtb	r6, r6
 800c90a:	4283      	cmp	r3, r0
 800c90c:	4637      	mov	r7, r6
 800c90e:	dc05      	bgt.n	800c91c <__swbuf_r+0x4e>
 800c910:	4621      	mov	r1, r4
 800c912:	4628      	mov	r0, r5
 800c914:	f001 fce2 	bl	800e2dc <_fflush_r>
 800c918:	2800      	cmp	r0, #0
 800c91a:	d1ed      	bne.n	800c8f8 <__swbuf_r+0x2a>
 800c91c:	68a3      	ldr	r3, [r4, #8]
 800c91e:	3b01      	subs	r3, #1
 800c920:	60a3      	str	r3, [r4, #8]
 800c922:	6823      	ldr	r3, [r4, #0]
 800c924:	1c5a      	adds	r2, r3, #1
 800c926:	6022      	str	r2, [r4, #0]
 800c928:	701e      	strb	r6, [r3, #0]
 800c92a:	6962      	ldr	r2, [r4, #20]
 800c92c:	1c43      	adds	r3, r0, #1
 800c92e:	429a      	cmp	r2, r3
 800c930:	d004      	beq.n	800c93c <__swbuf_r+0x6e>
 800c932:	89a3      	ldrh	r3, [r4, #12]
 800c934:	07db      	lsls	r3, r3, #31
 800c936:	d5e1      	bpl.n	800c8fc <__swbuf_r+0x2e>
 800c938:	2e0a      	cmp	r6, #10
 800c93a:	d1df      	bne.n	800c8fc <__swbuf_r+0x2e>
 800c93c:	4621      	mov	r1, r4
 800c93e:	4628      	mov	r0, r5
 800c940:	f001 fccc 	bl	800e2dc <_fflush_r>
 800c944:	2800      	cmp	r0, #0
 800c946:	d0d9      	beq.n	800c8fc <__swbuf_r+0x2e>
 800c948:	e7d6      	b.n	800c8f8 <__swbuf_r+0x2a>
	...

0800c94c <__swsetup_r>:
 800c94c:	b538      	push	{r3, r4, r5, lr}
 800c94e:	4b29      	ldr	r3, [pc, #164]	@ (800c9f4 <__swsetup_r+0xa8>)
 800c950:	4605      	mov	r5, r0
 800c952:	6818      	ldr	r0, [r3, #0]
 800c954:	460c      	mov	r4, r1
 800c956:	b118      	cbz	r0, 800c960 <__swsetup_r+0x14>
 800c958:	6a03      	ldr	r3, [r0, #32]
 800c95a:	b90b      	cbnz	r3, 800c960 <__swsetup_r+0x14>
 800c95c:	f7ff fece 	bl	800c6fc <__sinit>
 800c960:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c964:	0719      	lsls	r1, r3, #28
 800c966:	d422      	bmi.n	800c9ae <__swsetup_r+0x62>
 800c968:	06da      	lsls	r2, r3, #27
 800c96a:	d407      	bmi.n	800c97c <__swsetup_r+0x30>
 800c96c:	2209      	movs	r2, #9
 800c96e:	602a      	str	r2, [r5, #0]
 800c970:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c974:	81a3      	strh	r3, [r4, #12]
 800c976:	f04f 30ff 	mov.w	r0, #4294967295
 800c97a:	e033      	b.n	800c9e4 <__swsetup_r+0x98>
 800c97c:	0758      	lsls	r0, r3, #29
 800c97e:	d512      	bpl.n	800c9a6 <__swsetup_r+0x5a>
 800c980:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c982:	b141      	cbz	r1, 800c996 <__swsetup_r+0x4a>
 800c984:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c988:	4299      	cmp	r1, r3
 800c98a:	d002      	beq.n	800c992 <__swsetup_r+0x46>
 800c98c:	4628      	mov	r0, r5
 800c98e:	f000 ff1b 	bl	800d7c8 <_free_r>
 800c992:	2300      	movs	r3, #0
 800c994:	6363      	str	r3, [r4, #52]	@ 0x34
 800c996:	89a3      	ldrh	r3, [r4, #12]
 800c998:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c99c:	81a3      	strh	r3, [r4, #12]
 800c99e:	2300      	movs	r3, #0
 800c9a0:	6063      	str	r3, [r4, #4]
 800c9a2:	6923      	ldr	r3, [r4, #16]
 800c9a4:	6023      	str	r3, [r4, #0]
 800c9a6:	89a3      	ldrh	r3, [r4, #12]
 800c9a8:	f043 0308 	orr.w	r3, r3, #8
 800c9ac:	81a3      	strh	r3, [r4, #12]
 800c9ae:	6923      	ldr	r3, [r4, #16]
 800c9b0:	b94b      	cbnz	r3, 800c9c6 <__swsetup_r+0x7a>
 800c9b2:	89a3      	ldrh	r3, [r4, #12]
 800c9b4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c9b8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c9bc:	d003      	beq.n	800c9c6 <__swsetup_r+0x7a>
 800c9be:	4621      	mov	r1, r4
 800c9c0:	4628      	mov	r0, r5
 800c9c2:	f001 fcd9 	bl	800e378 <__smakebuf_r>
 800c9c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c9ca:	f013 0201 	ands.w	r2, r3, #1
 800c9ce:	d00a      	beq.n	800c9e6 <__swsetup_r+0x9a>
 800c9d0:	2200      	movs	r2, #0
 800c9d2:	60a2      	str	r2, [r4, #8]
 800c9d4:	6962      	ldr	r2, [r4, #20]
 800c9d6:	4252      	negs	r2, r2
 800c9d8:	61a2      	str	r2, [r4, #24]
 800c9da:	6922      	ldr	r2, [r4, #16]
 800c9dc:	b942      	cbnz	r2, 800c9f0 <__swsetup_r+0xa4>
 800c9de:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c9e2:	d1c5      	bne.n	800c970 <__swsetup_r+0x24>
 800c9e4:	bd38      	pop	{r3, r4, r5, pc}
 800c9e6:	0799      	lsls	r1, r3, #30
 800c9e8:	bf58      	it	pl
 800c9ea:	6962      	ldrpl	r2, [r4, #20]
 800c9ec:	60a2      	str	r2, [r4, #8]
 800c9ee:	e7f4      	b.n	800c9da <__swsetup_r+0x8e>
 800c9f0:	2000      	movs	r0, #0
 800c9f2:	e7f7      	b.n	800c9e4 <__swsetup_r+0x98>
 800c9f4:	20000038 	.word	0x20000038

0800c9f8 <memset>:
 800c9f8:	4402      	add	r2, r0
 800c9fa:	4603      	mov	r3, r0
 800c9fc:	4293      	cmp	r3, r2
 800c9fe:	d100      	bne.n	800ca02 <memset+0xa>
 800ca00:	4770      	bx	lr
 800ca02:	f803 1b01 	strb.w	r1, [r3], #1
 800ca06:	e7f9      	b.n	800c9fc <memset+0x4>

0800ca08 <_localeconv_r>:
 800ca08:	4800      	ldr	r0, [pc, #0]	@ (800ca0c <_localeconv_r+0x4>)
 800ca0a:	4770      	bx	lr
 800ca0c:	20000178 	.word	0x20000178

0800ca10 <_close_r>:
 800ca10:	b538      	push	{r3, r4, r5, lr}
 800ca12:	4d06      	ldr	r5, [pc, #24]	@ (800ca2c <_close_r+0x1c>)
 800ca14:	2300      	movs	r3, #0
 800ca16:	4604      	mov	r4, r0
 800ca18:	4608      	mov	r0, r1
 800ca1a:	602b      	str	r3, [r5, #0]
 800ca1c:	f7f5 f8f4 	bl	8001c08 <_close>
 800ca20:	1c43      	adds	r3, r0, #1
 800ca22:	d102      	bne.n	800ca2a <_close_r+0x1a>
 800ca24:	682b      	ldr	r3, [r5, #0]
 800ca26:	b103      	cbz	r3, 800ca2a <_close_r+0x1a>
 800ca28:	6023      	str	r3, [r4, #0]
 800ca2a:	bd38      	pop	{r3, r4, r5, pc}
 800ca2c:	20000d48 	.word	0x20000d48

0800ca30 <_lseek_r>:
 800ca30:	b538      	push	{r3, r4, r5, lr}
 800ca32:	4d07      	ldr	r5, [pc, #28]	@ (800ca50 <_lseek_r+0x20>)
 800ca34:	4604      	mov	r4, r0
 800ca36:	4608      	mov	r0, r1
 800ca38:	4611      	mov	r1, r2
 800ca3a:	2200      	movs	r2, #0
 800ca3c:	602a      	str	r2, [r5, #0]
 800ca3e:	461a      	mov	r2, r3
 800ca40:	f7f5 f909 	bl	8001c56 <_lseek>
 800ca44:	1c43      	adds	r3, r0, #1
 800ca46:	d102      	bne.n	800ca4e <_lseek_r+0x1e>
 800ca48:	682b      	ldr	r3, [r5, #0]
 800ca4a:	b103      	cbz	r3, 800ca4e <_lseek_r+0x1e>
 800ca4c:	6023      	str	r3, [r4, #0]
 800ca4e:	bd38      	pop	{r3, r4, r5, pc}
 800ca50:	20000d48 	.word	0x20000d48

0800ca54 <_read_r>:
 800ca54:	b538      	push	{r3, r4, r5, lr}
 800ca56:	4d07      	ldr	r5, [pc, #28]	@ (800ca74 <_read_r+0x20>)
 800ca58:	4604      	mov	r4, r0
 800ca5a:	4608      	mov	r0, r1
 800ca5c:	4611      	mov	r1, r2
 800ca5e:	2200      	movs	r2, #0
 800ca60:	602a      	str	r2, [r5, #0]
 800ca62:	461a      	mov	r2, r3
 800ca64:	f7f5 f897 	bl	8001b96 <_read>
 800ca68:	1c43      	adds	r3, r0, #1
 800ca6a:	d102      	bne.n	800ca72 <_read_r+0x1e>
 800ca6c:	682b      	ldr	r3, [r5, #0]
 800ca6e:	b103      	cbz	r3, 800ca72 <_read_r+0x1e>
 800ca70:	6023      	str	r3, [r4, #0]
 800ca72:	bd38      	pop	{r3, r4, r5, pc}
 800ca74:	20000d48 	.word	0x20000d48

0800ca78 <_sbrk_r>:
 800ca78:	b538      	push	{r3, r4, r5, lr}
 800ca7a:	4d06      	ldr	r5, [pc, #24]	@ (800ca94 <_sbrk_r+0x1c>)
 800ca7c:	2300      	movs	r3, #0
 800ca7e:	4604      	mov	r4, r0
 800ca80:	4608      	mov	r0, r1
 800ca82:	602b      	str	r3, [r5, #0]
 800ca84:	f7f5 f8f4 	bl	8001c70 <_sbrk>
 800ca88:	1c43      	adds	r3, r0, #1
 800ca8a:	d102      	bne.n	800ca92 <_sbrk_r+0x1a>
 800ca8c:	682b      	ldr	r3, [r5, #0]
 800ca8e:	b103      	cbz	r3, 800ca92 <_sbrk_r+0x1a>
 800ca90:	6023      	str	r3, [r4, #0]
 800ca92:	bd38      	pop	{r3, r4, r5, pc}
 800ca94:	20000d48 	.word	0x20000d48

0800ca98 <_write_r>:
 800ca98:	b538      	push	{r3, r4, r5, lr}
 800ca9a:	4d07      	ldr	r5, [pc, #28]	@ (800cab8 <_write_r+0x20>)
 800ca9c:	4604      	mov	r4, r0
 800ca9e:	4608      	mov	r0, r1
 800caa0:	4611      	mov	r1, r2
 800caa2:	2200      	movs	r2, #0
 800caa4:	602a      	str	r2, [r5, #0]
 800caa6:	461a      	mov	r2, r3
 800caa8:	f7f5 f892 	bl	8001bd0 <_write>
 800caac:	1c43      	adds	r3, r0, #1
 800caae:	d102      	bne.n	800cab6 <_write_r+0x1e>
 800cab0:	682b      	ldr	r3, [r5, #0]
 800cab2:	b103      	cbz	r3, 800cab6 <_write_r+0x1e>
 800cab4:	6023      	str	r3, [r4, #0]
 800cab6:	bd38      	pop	{r3, r4, r5, pc}
 800cab8:	20000d48 	.word	0x20000d48

0800cabc <__errno>:
 800cabc:	4b01      	ldr	r3, [pc, #4]	@ (800cac4 <__errno+0x8>)
 800cabe:	6818      	ldr	r0, [r3, #0]
 800cac0:	4770      	bx	lr
 800cac2:	bf00      	nop
 800cac4:	20000038 	.word	0x20000038

0800cac8 <__libc_init_array>:
 800cac8:	b570      	push	{r4, r5, r6, lr}
 800caca:	4d0d      	ldr	r5, [pc, #52]	@ (800cb00 <__libc_init_array+0x38>)
 800cacc:	4c0d      	ldr	r4, [pc, #52]	@ (800cb04 <__libc_init_array+0x3c>)
 800cace:	1b64      	subs	r4, r4, r5
 800cad0:	10a4      	asrs	r4, r4, #2
 800cad2:	2600      	movs	r6, #0
 800cad4:	42a6      	cmp	r6, r4
 800cad6:	d109      	bne.n	800caec <__libc_init_array+0x24>
 800cad8:	4d0b      	ldr	r5, [pc, #44]	@ (800cb08 <__libc_init_array+0x40>)
 800cada:	4c0c      	ldr	r4, [pc, #48]	@ (800cb0c <__libc_init_array+0x44>)
 800cadc:	f001 fd68 	bl	800e5b0 <_init>
 800cae0:	1b64      	subs	r4, r4, r5
 800cae2:	10a4      	asrs	r4, r4, #2
 800cae4:	2600      	movs	r6, #0
 800cae6:	42a6      	cmp	r6, r4
 800cae8:	d105      	bne.n	800caf6 <__libc_init_array+0x2e>
 800caea:	bd70      	pop	{r4, r5, r6, pc}
 800caec:	f855 3b04 	ldr.w	r3, [r5], #4
 800caf0:	4798      	blx	r3
 800caf2:	3601      	adds	r6, #1
 800caf4:	e7ee      	b.n	800cad4 <__libc_init_array+0xc>
 800caf6:	f855 3b04 	ldr.w	r3, [r5], #4
 800cafa:	4798      	blx	r3
 800cafc:	3601      	adds	r6, #1
 800cafe:	e7f2      	b.n	800cae6 <__libc_init_array+0x1e>
 800cb00:	0800e9c4 	.word	0x0800e9c4
 800cb04:	0800e9c4 	.word	0x0800e9c4
 800cb08:	0800e9c4 	.word	0x0800e9c4
 800cb0c:	0800e9c8 	.word	0x0800e9c8

0800cb10 <__retarget_lock_init_recursive>:
 800cb10:	4770      	bx	lr

0800cb12 <__retarget_lock_acquire_recursive>:
 800cb12:	4770      	bx	lr

0800cb14 <__retarget_lock_release_recursive>:
 800cb14:	4770      	bx	lr

0800cb16 <quorem>:
 800cb16:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb1a:	6903      	ldr	r3, [r0, #16]
 800cb1c:	690c      	ldr	r4, [r1, #16]
 800cb1e:	42a3      	cmp	r3, r4
 800cb20:	4607      	mov	r7, r0
 800cb22:	db7e      	blt.n	800cc22 <quorem+0x10c>
 800cb24:	3c01      	subs	r4, #1
 800cb26:	f101 0814 	add.w	r8, r1, #20
 800cb2a:	00a3      	lsls	r3, r4, #2
 800cb2c:	f100 0514 	add.w	r5, r0, #20
 800cb30:	9300      	str	r3, [sp, #0]
 800cb32:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800cb36:	9301      	str	r3, [sp, #4]
 800cb38:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800cb3c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800cb40:	3301      	adds	r3, #1
 800cb42:	429a      	cmp	r2, r3
 800cb44:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800cb48:	fbb2 f6f3 	udiv	r6, r2, r3
 800cb4c:	d32e      	bcc.n	800cbac <quorem+0x96>
 800cb4e:	f04f 0a00 	mov.w	sl, #0
 800cb52:	46c4      	mov	ip, r8
 800cb54:	46ae      	mov	lr, r5
 800cb56:	46d3      	mov	fp, sl
 800cb58:	f85c 3b04 	ldr.w	r3, [ip], #4
 800cb5c:	b298      	uxth	r0, r3
 800cb5e:	fb06 a000 	mla	r0, r6, r0, sl
 800cb62:	0c02      	lsrs	r2, r0, #16
 800cb64:	0c1b      	lsrs	r3, r3, #16
 800cb66:	fb06 2303 	mla	r3, r6, r3, r2
 800cb6a:	f8de 2000 	ldr.w	r2, [lr]
 800cb6e:	b280      	uxth	r0, r0
 800cb70:	b292      	uxth	r2, r2
 800cb72:	1a12      	subs	r2, r2, r0
 800cb74:	445a      	add	r2, fp
 800cb76:	f8de 0000 	ldr.w	r0, [lr]
 800cb7a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800cb7e:	b29b      	uxth	r3, r3
 800cb80:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800cb84:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800cb88:	b292      	uxth	r2, r2
 800cb8a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800cb8e:	45e1      	cmp	r9, ip
 800cb90:	f84e 2b04 	str.w	r2, [lr], #4
 800cb94:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800cb98:	d2de      	bcs.n	800cb58 <quorem+0x42>
 800cb9a:	9b00      	ldr	r3, [sp, #0]
 800cb9c:	58eb      	ldr	r3, [r5, r3]
 800cb9e:	b92b      	cbnz	r3, 800cbac <quorem+0x96>
 800cba0:	9b01      	ldr	r3, [sp, #4]
 800cba2:	3b04      	subs	r3, #4
 800cba4:	429d      	cmp	r5, r3
 800cba6:	461a      	mov	r2, r3
 800cba8:	d32f      	bcc.n	800cc0a <quorem+0xf4>
 800cbaa:	613c      	str	r4, [r7, #16]
 800cbac:	4638      	mov	r0, r7
 800cbae:	f001 f8c7 	bl	800dd40 <__mcmp>
 800cbb2:	2800      	cmp	r0, #0
 800cbb4:	db25      	blt.n	800cc02 <quorem+0xec>
 800cbb6:	4629      	mov	r1, r5
 800cbb8:	2000      	movs	r0, #0
 800cbba:	f858 2b04 	ldr.w	r2, [r8], #4
 800cbbe:	f8d1 c000 	ldr.w	ip, [r1]
 800cbc2:	fa1f fe82 	uxth.w	lr, r2
 800cbc6:	fa1f f38c 	uxth.w	r3, ip
 800cbca:	eba3 030e 	sub.w	r3, r3, lr
 800cbce:	4403      	add	r3, r0
 800cbd0:	0c12      	lsrs	r2, r2, #16
 800cbd2:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800cbd6:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800cbda:	b29b      	uxth	r3, r3
 800cbdc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cbe0:	45c1      	cmp	r9, r8
 800cbe2:	f841 3b04 	str.w	r3, [r1], #4
 800cbe6:	ea4f 4022 	mov.w	r0, r2, asr #16
 800cbea:	d2e6      	bcs.n	800cbba <quorem+0xa4>
 800cbec:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800cbf0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800cbf4:	b922      	cbnz	r2, 800cc00 <quorem+0xea>
 800cbf6:	3b04      	subs	r3, #4
 800cbf8:	429d      	cmp	r5, r3
 800cbfa:	461a      	mov	r2, r3
 800cbfc:	d30b      	bcc.n	800cc16 <quorem+0x100>
 800cbfe:	613c      	str	r4, [r7, #16]
 800cc00:	3601      	adds	r6, #1
 800cc02:	4630      	mov	r0, r6
 800cc04:	b003      	add	sp, #12
 800cc06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cc0a:	6812      	ldr	r2, [r2, #0]
 800cc0c:	3b04      	subs	r3, #4
 800cc0e:	2a00      	cmp	r2, #0
 800cc10:	d1cb      	bne.n	800cbaa <quorem+0x94>
 800cc12:	3c01      	subs	r4, #1
 800cc14:	e7c6      	b.n	800cba4 <quorem+0x8e>
 800cc16:	6812      	ldr	r2, [r2, #0]
 800cc18:	3b04      	subs	r3, #4
 800cc1a:	2a00      	cmp	r2, #0
 800cc1c:	d1ef      	bne.n	800cbfe <quorem+0xe8>
 800cc1e:	3c01      	subs	r4, #1
 800cc20:	e7ea      	b.n	800cbf8 <quorem+0xe2>
 800cc22:	2000      	movs	r0, #0
 800cc24:	e7ee      	b.n	800cc04 <quorem+0xee>
	...

0800cc28 <_dtoa_r>:
 800cc28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc2c:	69c7      	ldr	r7, [r0, #28]
 800cc2e:	b097      	sub	sp, #92	@ 0x5c
 800cc30:	ed8d 0b04 	vstr	d0, [sp, #16]
 800cc34:	ec55 4b10 	vmov	r4, r5, d0
 800cc38:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800cc3a:	9107      	str	r1, [sp, #28]
 800cc3c:	4681      	mov	r9, r0
 800cc3e:	920c      	str	r2, [sp, #48]	@ 0x30
 800cc40:	9311      	str	r3, [sp, #68]	@ 0x44
 800cc42:	b97f      	cbnz	r7, 800cc64 <_dtoa_r+0x3c>
 800cc44:	2010      	movs	r0, #16
 800cc46:	f7fe ffb9 	bl	800bbbc <malloc>
 800cc4a:	4602      	mov	r2, r0
 800cc4c:	f8c9 001c 	str.w	r0, [r9, #28]
 800cc50:	b920      	cbnz	r0, 800cc5c <_dtoa_r+0x34>
 800cc52:	4ba9      	ldr	r3, [pc, #676]	@ (800cef8 <_dtoa_r+0x2d0>)
 800cc54:	21ef      	movs	r1, #239	@ 0xef
 800cc56:	48a9      	ldr	r0, [pc, #676]	@ (800cefc <_dtoa_r+0x2d4>)
 800cc58:	f001 fbfa 	bl	800e450 <__assert_func>
 800cc5c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800cc60:	6007      	str	r7, [r0, #0]
 800cc62:	60c7      	str	r7, [r0, #12]
 800cc64:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800cc68:	6819      	ldr	r1, [r3, #0]
 800cc6a:	b159      	cbz	r1, 800cc84 <_dtoa_r+0x5c>
 800cc6c:	685a      	ldr	r2, [r3, #4]
 800cc6e:	604a      	str	r2, [r1, #4]
 800cc70:	2301      	movs	r3, #1
 800cc72:	4093      	lsls	r3, r2
 800cc74:	608b      	str	r3, [r1, #8]
 800cc76:	4648      	mov	r0, r9
 800cc78:	f000 fe30 	bl	800d8dc <_Bfree>
 800cc7c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800cc80:	2200      	movs	r2, #0
 800cc82:	601a      	str	r2, [r3, #0]
 800cc84:	1e2b      	subs	r3, r5, #0
 800cc86:	bfb9      	ittee	lt
 800cc88:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800cc8c:	9305      	strlt	r3, [sp, #20]
 800cc8e:	2300      	movge	r3, #0
 800cc90:	6033      	strge	r3, [r6, #0]
 800cc92:	9f05      	ldr	r7, [sp, #20]
 800cc94:	4b9a      	ldr	r3, [pc, #616]	@ (800cf00 <_dtoa_r+0x2d8>)
 800cc96:	bfbc      	itt	lt
 800cc98:	2201      	movlt	r2, #1
 800cc9a:	6032      	strlt	r2, [r6, #0]
 800cc9c:	43bb      	bics	r3, r7
 800cc9e:	d112      	bne.n	800ccc6 <_dtoa_r+0x9e>
 800cca0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800cca2:	f242 730f 	movw	r3, #9999	@ 0x270f
 800cca6:	6013      	str	r3, [r2, #0]
 800cca8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800ccac:	4323      	orrs	r3, r4
 800ccae:	f000 855a 	beq.w	800d766 <_dtoa_r+0xb3e>
 800ccb2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ccb4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800cf14 <_dtoa_r+0x2ec>
 800ccb8:	2b00      	cmp	r3, #0
 800ccba:	f000 855c 	beq.w	800d776 <_dtoa_r+0xb4e>
 800ccbe:	f10a 0303 	add.w	r3, sl, #3
 800ccc2:	f000 bd56 	b.w	800d772 <_dtoa_r+0xb4a>
 800ccc6:	ed9d 7b04 	vldr	d7, [sp, #16]
 800ccca:	2200      	movs	r2, #0
 800cccc:	ec51 0b17 	vmov	r0, r1, d7
 800ccd0:	2300      	movs	r3, #0
 800ccd2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800ccd6:	f7f3 fef7 	bl	8000ac8 <__aeabi_dcmpeq>
 800ccda:	4680      	mov	r8, r0
 800ccdc:	b158      	cbz	r0, 800ccf6 <_dtoa_r+0xce>
 800ccde:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800cce0:	2301      	movs	r3, #1
 800cce2:	6013      	str	r3, [r2, #0]
 800cce4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800cce6:	b113      	cbz	r3, 800ccee <_dtoa_r+0xc6>
 800cce8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800ccea:	4b86      	ldr	r3, [pc, #536]	@ (800cf04 <_dtoa_r+0x2dc>)
 800ccec:	6013      	str	r3, [r2, #0]
 800ccee:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800cf18 <_dtoa_r+0x2f0>
 800ccf2:	f000 bd40 	b.w	800d776 <_dtoa_r+0xb4e>
 800ccf6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800ccfa:	aa14      	add	r2, sp, #80	@ 0x50
 800ccfc:	a915      	add	r1, sp, #84	@ 0x54
 800ccfe:	4648      	mov	r0, r9
 800cd00:	f001 f8ce 	bl	800dea0 <__d2b>
 800cd04:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800cd08:	9002      	str	r0, [sp, #8]
 800cd0a:	2e00      	cmp	r6, #0
 800cd0c:	d078      	beq.n	800ce00 <_dtoa_r+0x1d8>
 800cd0e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cd10:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800cd14:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cd18:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800cd1c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800cd20:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800cd24:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800cd28:	4619      	mov	r1, r3
 800cd2a:	2200      	movs	r2, #0
 800cd2c:	4b76      	ldr	r3, [pc, #472]	@ (800cf08 <_dtoa_r+0x2e0>)
 800cd2e:	f7f3 faab 	bl	8000288 <__aeabi_dsub>
 800cd32:	a36b      	add	r3, pc, #428	@ (adr r3, 800cee0 <_dtoa_r+0x2b8>)
 800cd34:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd38:	f7f3 fc5e 	bl	80005f8 <__aeabi_dmul>
 800cd3c:	a36a      	add	r3, pc, #424	@ (adr r3, 800cee8 <_dtoa_r+0x2c0>)
 800cd3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd42:	f7f3 faa3 	bl	800028c <__adddf3>
 800cd46:	4604      	mov	r4, r0
 800cd48:	4630      	mov	r0, r6
 800cd4a:	460d      	mov	r5, r1
 800cd4c:	f7f3 fbea 	bl	8000524 <__aeabi_i2d>
 800cd50:	a367      	add	r3, pc, #412	@ (adr r3, 800cef0 <_dtoa_r+0x2c8>)
 800cd52:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd56:	f7f3 fc4f 	bl	80005f8 <__aeabi_dmul>
 800cd5a:	4602      	mov	r2, r0
 800cd5c:	460b      	mov	r3, r1
 800cd5e:	4620      	mov	r0, r4
 800cd60:	4629      	mov	r1, r5
 800cd62:	f7f3 fa93 	bl	800028c <__adddf3>
 800cd66:	4604      	mov	r4, r0
 800cd68:	460d      	mov	r5, r1
 800cd6a:	f7f3 fef5 	bl	8000b58 <__aeabi_d2iz>
 800cd6e:	2200      	movs	r2, #0
 800cd70:	4607      	mov	r7, r0
 800cd72:	2300      	movs	r3, #0
 800cd74:	4620      	mov	r0, r4
 800cd76:	4629      	mov	r1, r5
 800cd78:	f7f3 feb0 	bl	8000adc <__aeabi_dcmplt>
 800cd7c:	b140      	cbz	r0, 800cd90 <_dtoa_r+0x168>
 800cd7e:	4638      	mov	r0, r7
 800cd80:	f7f3 fbd0 	bl	8000524 <__aeabi_i2d>
 800cd84:	4622      	mov	r2, r4
 800cd86:	462b      	mov	r3, r5
 800cd88:	f7f3 fe9e 	bl	8000ac8 <__aeabi_dcmpeq>
 800cd8c:	b900      	cbnz	r0, 800cd90 <_dtoa_r+0x168>
 800cd8e:	3f01      	subs	r7, #1
 800cd90:	2f16      	cmp	r7, #22
 800cd92:	d852      	bhi.n	800ce3a <_dtoa_r+0x212>
 800cd94:	4b5d      	ldr	r3, [pc, #372]	@ (800cf0c <_dtoa_r+0x2e4>)
 800cd96:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800cd9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd9e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800cda2:	f7f3 fe9b 	bl	8000adc <__aeabi_dcmplt>
 800cda6:	2800      	cmp	r0, #0
 800cda8:	d049      	beq.n	800ce3e <_dtoa_r+0x216>
 800cdaa:	3f01      	subs	r7, #1
 800cdac:	2300      	movs	r3, #0
 800cdae:	9310      	str	r3, [sp, #64]	@ 0x40
 800cdb0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800cdb2:	1b9b      	subs	r3, r3, r6
 800cdb4:	1e5a      	subs	r2, r3, #1
 800cdb6:	bf45      	ittet	mi
 800cdb8:	f1c3 0301 	rsbmi	r3, r3, #1
 800cdbc:	9300      	strmi	r3, [sp, #0]
 800cdbe:	2300      	movpl	r3, #0
 800cdc0:	2300      	movmi	r3, #0
 800cdc2:	9206      	str	r2, [sp, #24]
 800cdc4:	bf54      	ite	pl
 800cdc6:	9300      	strpl	r3, [sp, #0]
 800cdc8:	9306      	strmi	r3, [sp, #24]
 800cdca:	2f00      	cmp	r7, #0
 800cdcc:	db39      	blt.n	800ce42 <_dtoa_r+0x21a>
 800cdce:	9b06      	ldr	r3, [sp, #24]
 800cdd0:	970d      	str	r7, [sp, #52]	@ 0x34
 800cdd2:	443b      	add	r3, r7
 800cdd4:	9306      	str	r3, [sp, #24]
 800cdd6:	2300      	movs	r3, #0
 800cdd8:	9308      	str	r3, [sp, #32]
 800cdda:	9b07      	ldr	r3, [sp, #28]
 800cddc:	2b09      	cmp	r3, #9
 800cdde:	d863      	bhi.n	800cea8 <_dtoa_r+0x280>
 800cde0:	2b05      	cmp	r3, #5
 800cde2:	bfc4      	itt	gt
 800cde4:	3b04      	subgt	r3, #4
 800cde6:	9307      	strgt	r3, [sp, #28]
 800cde8:	9b07      	ldr	r3, [sp, #28]
 800cdea:	f1a3 0302 	sub.w	r3, r3, #2
 800cdee:	bfcc      	ite	gt
 800cdf0:	2400      	movgt	r4, #0
 800cdf2:	2401      	movle	r4, #1
 800cdf4:	2b03      	cmp	r3, #3
 800cdf6:	d863      	bhi.n	800cec0 <_dtoa_r+0x298>
 800cdf8:	e8df f003 	tbb	[pc, r3]
 800cdfc:	2b375452 	.word	0x2b375452
 800ce00:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800ce04:	441e      	add	r6, r3
 800ce06:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800ce0a:	2b20      	cmp	r3, #32
 800ce0c:	bfc1      	itttt	gt
 800ce0e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800ce12:	409f      	lslgt	r7, r3
 800ce14:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800ce18:	fa24 f303 	lsrgt.w	r3, r4, r3
 800ce1c:	bfd6      	itet	le
 800ce1e:	f1c3 0320 	rsble	r3, r3, #32
 800ce22:	ea47 0003 	orrgt.w	r0, r7, r3
 800ce26:	fa04 f003 	lslle.w	r0, r4, r3
 800ce2a:	f7f3 fb6b 	bl	8000504 <__aeabi_ui2d>
 800ce2e:	2201      	movs	r2, #1
 800ce30:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800ce34:	3e01      	subs	r6, #1
 800ce36:	9212      	str	r2, [sp, #72]	@ 0x48
 800ce38:	e776      	b.n	800cd28 <_dtoa_r+0x100>
 800ce3a:	2301      	movs	r3, #1
 800ce3c:	e7b7      	b.n	800cdae <_dtoa_r+0x186>
 800ce3e:	9010      	str	r0, [sp, #64]	@ 0x40
 800ce40:	e7b6      	b.n	800cdb0 <_dtoa_r+0x188>
 800ce42:	9b00      	ldr	r3, [sp, #0]
 800ce44:	1bdb      	subs	r3, r3, r7
 800ce46:	9300      	str	r3, [sp, #0]
 800ce48:	427b      	negs	r3, r7
 800ce4a:	9308      	str	r3, [sp, #32]
 800ce4c:	2300      	movs	r3, #0
 800ce4e:	930d      	str	r3, [sp, #52]	@ 0x34
 800ce50:	e7c3      	b.n	800cdda <_dtoa_r+0x1b2>
 800ce52:	2301      	movs	r3, #1
 800ce54:	9309      	str	r3, [sp, #36]	@ 0x24
 800ce56:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ce58:	eb07 0b03 	add.w	fp, r7, r3
 800ce5c:	f10b 0301 	add.w	r3, fp, #1
 800ce60:	2b01      	cmp	r3, #1
 800ce62:	9303      	str	r3, [sp, #12]
 800ce64:	bfb8      	it	lt
 800ce66:	2301      	movlt	r3, #1
 800ce68:	e006      	b.n	800ce78 <_dtoa_r+0x250>
 800ce6a:	2301      	movs	r3, #1
 800ce6c:	9309      	str	r3, [sp, #36]	@ 0x24
 800ce6e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ce70:	2b00      	cmp	r3, #0
 800ce72:	dd28      	ble.n	800cec6 <_dtoa_r+0x29e>
 800ce74:	469b      	mov	fp, r3
 800ce76:	9303      	str	r3, [sp, #12]
 800ce78:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800ce7c:	2100      	movs	r1, #0
 800ce7e:	2204      	movs	r2, #4
 800ce80:	f102 0514 	add.w	r5, r2, #20
 800ce84:	429d      	cmp	r5, r3
 800ce86:	d926      	bls.n	800ced6 <_dtoa_r+0x2ae>
 800ce88:	6041      	str	r1, [r0, #4]
 800ce8a:	4648      	mov	r0, r9
 800ce8c:	f000 fce6 	bl	800d85c <_Balloc>
 800ce90:	4682      	mov	sl, r0
 800ce92:	2800      	cmp	r0, #0
 800ce94:	d142      	bne.n	800cf1c <_dtoa_r+0x2f4>
 800ce96:	4b1e      	ldr	r3, [pc, #120]	@ (800cf10 <_dtoa_r+0x2e8>)
 800ce98:	4602      	mov	r2, r0
 800ce9a:	f240 11af 	movw	r1, #431	@ 0x1af
 800ce9e:	e6da      	b.n	800cc56 <_dtoa_r+0x2e>
 800cea0:	2300      	movs	r3, #0
 800cea2:	e7e3      	b.n	800ce6c <_dtoa_r+0x244>
 800cea4:	2300      	movs	r3, #0
 800cea6:	e7d5      	b.n	800ce54 <_dtoa_r+0x22c>
 800cea8:	2401      	movs	r4, #1
 800ceaa:	2300      	movs	r3, #0
 800ceac:	9307      	str	r3, [sp, #28]
 800ceae:	9409      	str	r4, [sp, #36]	@ 0x24
 800ceb0:	f04f 3bff 	mov.w	fp, #4294967295
 800ceb4:	2200      	movs	r2, #0
 800ceb6:	f8cd b00c 	str.w	fp, [sp, #12]
 800ceba:	2312      	movs	r3, #18
 800cebc:	920c      	str	r2, [sp, #48]	@ 0x30
 800cebe:	e7db      	b.n	800ce78 <_dtoa_r+0x250>
 800cec0:	2301      	movs	r3, #1
 800cec2:	9309      	str	r3, [sp, #36]	@ 0x24
 800cec4:	e7f4      	b.n	800ceb0 <_dtoa_r+0x288>
 800cec6:	f04f 0b01 	mov.w	fp, #1
 800ceca:	f8cd b00c 	str.w	fp, [sp, #12]
 800cece:	465b      	mov	r3, fp
 800ced0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800ced4:	e7d0      	b.n	800ce78 <_dtoa_r+0x250>
 800ced6:	3101      	adds	r1, #1
 800ced8:	0052      	lsls	r2, r2, #1
 800ceda:	e7d1      	b.n	800ce80 <_dtoa_r+0x258>
 800cedc:	f3af 8000 	nop.w
 800cee0:	636f4361 	.word	0x636f4361
 800cee4:	3fd287a7 	.word	0x3fd287a7
 800cee8:	8b60c8b3 	.word	0x8b60c8b3
 800ceec:	3fc68a28 	.word	0x3fc68a28
 800cef0:	509f79fb 	.word	0x509f79fb
 800cef4:	3fd34413 	.word	0x3fd34413
 800cef8:	0800e689 	.word	0x0800e689
 800cefc:	0800e6a0 	.word	0x0800e6a0
 800cf00:	7ff00000 	.word	0x7ff00000
 800cf04:	0800e659 	.word	0x0800e659
 800cf08:	3ff80000 	.word	0x3ff80000
 800cf0c:	0800e7f0 	.word	0x0800e7f0
 800cf10:	0800e6f8 	.word	0x0800e6f8
 800cf14:	0800e685 	.word	0x0800e685
 800cf18:	0800e658 	.word	0x0800e658
 800cf1c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800cf20:	6018      	str	r0, [r3, #0]
 800cf22:	9b03      	ldr	r3, [sp, #12]
 800cf24:	2b0e      	cmp	r3, #14
 800cf26:	f200 80a1 	bhi.w	800d06c <_dtoa_r+0x444>
 800cf2a:	2c00      	cmp	r4, #0
 800cf2c:	f000 809e 	beq.w	800d06c <_dtoa_r+0x444>
 800cf30:	2f00      	cmp	r7, #0
 800cf32:	dd33      	ble.n	800cf9c <_dtoa_r+0x374>
 800cf34:	4b9c      	ldr	r3, [pc, #624]	@ (800d1a8 <_dtoa_r+0x580>)
 800cf36:	f007 020f 	and.w	r2, r7, #15
 800cf3a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cf3e:	ed93 7b00 	vldr	d7, [r3]
 800cf42:	05f8      	lsls	r0, r7, #23
 800cf44:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800cf48:	ea4f 1427 	mov.w	r4, r7, asr #4
 800cf4c:	d516      	bpl.n	800cf7c <_dtoa_r+0x354>
 800cf4e:	4b97      	ldr	r3, [pc, #604]	@ (800d1ac <_dtoa_r+0x584>)
 800cf50:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800cf54:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800cf58:	f7f3 fc78 	bl	800084c <__aeabi_ddiv>
 800cf5c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cf60:	f004 040f 	and.w	r4, r4, #15
 800cf64:	2603      	movs	r6, #3
 800cf66:	4d91      	ldr	r5, [pc, #580]	@ (800d1ac <_dtoa_r+0x584>)
 800cf68:	b954      	cbnz	r4, 800cf80 <_dtoa_r+0x358>
 800cf6a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800cf6e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cf72:	f7f3 fc6b 	bl	800084c <__aeabi_ddiv>
 800cf76:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cf7a:	e028      	b.n	800cfce <_dtoa_r+0x3a6>
 800cf7c:	2602      	movs	r6, #2
 800cf7e:	e7f2      	b.n	800cf66 <_dtoa_r+0x33e>
 800cf80:	07e1      	lsls	r1, r4, #31
 800cf82:	d508      	bpl.n	800cf96 <_dtoa_r+0x36e>
 800cf84:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800cf88:	e9d5 2300 	ldrd	r2, r3, [r5]
 800cf8c:	f7f3 fb34 	bl	80005f8 <__aeabi_dmul>
 800cf90:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800cf94:	3601      	adds	r6, #1
 800cf96:	1064      	asrs	r4, r4, #1
 800cf98:	3508      	adds	r5, #8
 800cf9a:	e7e5      	b.n	800cf68 <_dtoa_r+0x340>
 800cf9c:	f000 80af 	beq.w	800d0fe <_dtoa_r+0x4d6>
 800cfa0:	427c      	negs	r4, r7
 800cfa2:	4b81      	ldr	r3, [pc, #516]	@ (800d1a8 <_dtoa_r+0x580>)
 800cfa4:	4d81      	ldr	r5, [pc, #516]	@ (800d1ac <_dtoa_r+0x584>)
 800cfa6:	f004 020f 	and.w	r2, r4, #15
 800cfaa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cfae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cfb2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800cfb6:	f7f3 fb1f 	bl	80005f8 <__aeabi_dmul>
 800cfba:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cfbe:	1124      	asrs	r4, r4, #4
 800cfc0:	2300      	movs	r3, #0
 800cfc2:	2602      	movs	r6, #2
 800cfc4:	2c00      	cmp	r4, #0
 800cfc6:	f040 808f 	bne.w	800d0e8 <_dtoa_r+0x4c0>
 800cfca:	2b00      	cmp	r3, #0
 800cfcc:	d1d3      	bne.n	800cf76 <_dtoa_r+0x34e>
 800cfce:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800cfd0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800cfd4:	2b00      	cmp	r3, #0
 800cfd6:	f000 8094 	beq.w	800d102 <_dtoa_r+0x4da>
 800cfda:	4b75      	ldr	r3, [pc, #468]	@ (800d1b0 <_dtoa_r+0x588>)
 800cfdc:	2200      	movs	r2, #0
 800cfde:	4620      	mov	r0, r4
 800cfe0:	4629      	mov	r1, r5
 800cfe2:	f7f3 fd7b 	bl	8000adc <__aeabi_dcmplt>
 800cfe6:	2800      	cmp	r0, #0
 800cfe8:	f000 808b 	beq.w	800d102 <_dtoa_r+0x4da>
 800cfec:	9b03      	ldr	r3, [sp, #12]
 800cfee:	2b00      	cmp	r3, #0
 800cff0:	f000 8087 	beq.w	800d102 <_dtoa_r+0x4da>
 800cff4:	f1bb 0f00 	cmp.w	fp, #0
 800cff8:	dd34      	ble.n	800d064 <_dtoa_r+0x43c>
 800cffa:	4620      	mov	r0, r4
 800cffc:	4b6d      	ldr	r3, [pc, #436]	@ (800d1b4 <_dtoa_r+0x58c>)
 800cffe:	2200      	movs	r2, #0
 800d000:	4629      	mov	r1, r5
 800d002:	f7f3 faf9 	bl	80005f8 <__aeabi_dmul>
 800d006:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d00a:	f107 38ff 	add.w	r8, r7, #4294967295
 800d00e:	3601      	adds	r6, #1
 800d010:	465c      	mov	r4, fp
 800d012:	4630      	mov	r0, r6
 800d014:	f7f3 fa86 	bl	8000524 <__aeabi_i2d>
 800d018:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d01c:	f7f3 faec 	bl	80005f8 <__aeabi_dmul>
 800d020:	4b65      	ldr	r3, [pc, #404]	@ (800d1b8 <_dtoa_r+0x590>)
 800d022:	2200      	movs	r2, #0
 800d024:	f7f3 f932 	bl	800028c <__adddf3>
 800d028:	4605      	mov	r5, r0
 800d02a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800d02e:	2c00      	cmp	r4, #0
 800d030:	d16a      	bne.n	800d108 <_dtoa_r+0x4e0>
 800d032:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d036:	4b61      	ldr	r3, [pc, #388]	@ (800d1bc <_dtoa_r+0x594>)
 800d038:	2200      	movs	r2, #0
 800d03a:	f7f3 f925 	bl	8000288 <__aeabi_dsub>
 800d03e:	4602      	mov	r2, r0
 800d040:	460b      	mov	r3, r1
 800d042:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d046:	462a      	mov	r2, r5
 800d048:	4633      	mov	r3, r6
 800d04a:	f7f3 fd65 	bl	8000b18 <__aeabi_dcmpgt>
 800d04e:	2800      	cmp	r0, #0
 800d050:	f040 8298 	bne.w	800d584 <_dtoa_r+0x95c>
 800d054:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d058:	462a      	mov	r2, r5
 800d05a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800d05e:	f7f3 fd3d 	bl	8000adc <__aeabi_dcmplt>
 800d062:	bb38      	cbnz	r0, 800d0b4 <_dtoa_r+0x48c>
 800d064:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800d068:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800d06c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800d06e:	2b00      	cmp	r3, #0
 800d070:	f2c0 8157 	blt.w	800d322 <_dtoa_r+0x6fa>
 800d074:	2f0e      	cmp	r7, #14
 800d076:	f300 8154 	bgt.w	800d322 <_dtoa_r+0x6fa>
 800d07a:	4b4b      	ldr	r3, [pc, #300]	@ (800d1a8 <_dtoa_r+0x580>)
 800d07c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800d080:	ed93 7b00 	vldr	d7, [r3]
 800d084:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d086:	2b00      	cmp	r3, #0
 800d088:	ed8d 7b00 	vstr	d7, [sp]
 800d08c:	f280 80e5 	bge.w	800d25a <_dtoa_r+0x632>
 800d090:	9b03      	ldr	r3, [sp, #12]
 800d092:	2b00      	cmp	r3, #0
 800d094:	f300 80e1 	bgt.w	800d25a <_dtoa_r+0x632>
 800d098:	d10c      	bne.n	800d0b4 <_dtoa_r+0x48c>
 800d09a:	4b48      	ldr	r3, [pc, #288]	@ (800d1bc <_dtoa_r+0x594>)
 800d09c:	2200      	movs	r2, #0
 800d09e:	ec51 0b17 	vmov	r0, r1, d7
 800d0a2:	f7f3 faa9 	bl	80005f8 <__aeabi_dmul>
 800d0a6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d0aa:	f7f3 fd2b 	bl	8000b04 <__aeabi_dcmpge>
 800d0ae:	2800      	cmp	r0, #0
 800d0b0:	f000 8266 	beq.w	800d580 <_dtoa_r+0x958>
 800d0b4:	2400      	movs	r4, #0
 800d0b6:	4625      	mov	r5, r4
 800d0b8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d0ba:	4656      	mov	r6, sl
 800d0bc:	ea6f 0803 	mvn.w	r8, r3
 800d0c0:	2700      	movs	r7, #0
 800d0c2:	4621      	mov	r1, r4
 800d0c4:	4648      	mov	r0, r9
 800d0c6:	f000 fc09 	bl	800d8dc <_Bfree>
 800d0ca:	2d00      	cmp	r5, #0
 800d0cc:	f000 80bd 	beq.w	800d24a <_dtoa_r+0x622>
 800d0d0:	b12f      	cbz	r7, 800d0de <_dtoa_r+0x4b6>
 800d0d2:	42af      	cmp	r7, r5
 800d0d4:	d003      	beq.n	800d0de <_dtoa_r+0x4b6>
 800d0d6:	4639      	mov	r1, r7
 800d0d8:	4648      	mov	r0, r9
 800d0da:	f000 fbff 	bl	800d8dc <_Bfree>
 800d0de:	4629      	mov	r1, r5
 800d0e0:	4648      	mov	r0, r9
 800d0e2:	f000 fbfb 	bl	800d8dc <_Bfree>
 800d0e6:	e0b0      	b.n	800d24a <_dtoa_r+0x622>
 800d0e8:	07e2      	lsls	r2, r4, #31
 800d0ea:	d505      	bpl.n	800d0f8 <_dtoa_r+0x4d0>
 800d0ec:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d0f0:	f7f3 fa82 	bl	80005f8 <__aeabi_dmul>
 800d0f4:	3601      	adds	r6, #1
 800d0f6:	2301      	movs	r3, #1
 800d0f8:	1064      	asrs	r4, r4, #1
 800d0fa:	3508      	adds	r5, #8
 800d0fc:	e762      	b.n	800cfc4 <_dtoa_r+0x39c>
 800d0fe:	2602      	movs	r6, #2
 800d100:	e765      	b.n	800cfce <_dtoa_r+0x3a6>
 800d102:	9c03      	ldr	r4, [sp, #12]
 800d104:	46b8      	mov	r8, r7
 800d106:	e784      	b.n	800d012 <_dtoa_r+0x3ea>
 800d108:	4b27      	ldr	r3, [pc, #156]	@ (800d1a8 <_dtoa_r+0x580>)
 800d10a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d10c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d110:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800d114:	4454      	add	r4, sl
 800d116:	2900      	cmp	r1, #0
 800d118:	d054      	beq.n	800d1c4 <_dtoa_r+0x59c>
 800d11a:	4929      	ldr	r1, [pc, #164]	@ (800d1c0 <_dtoa_r+0x598>)
 800d11c:	2000      	movs	r0, #0
 800d11e:	f7f3 fb95 	bl	800084c <__aeabi_ddiv>
 800d122:	4633      	mov	r3, r6
 800d124:	462a      	mov	r2, r5
 800d126:	f7f3 f8af 	bl	8000288 <__aeabi_dsub>
 800d12a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800d12e:	4656      	mov	r6, sl
 800d130:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d134:	f7f3 fd10 	bl	8000b58 <__aeabi_d2iz>
 800d138:	4605      	mov	r5, r0
 800d13a:	f7f3 f9f3 	bl	8000524 <__aeabi_i2d>
 800d13e:	4602      	mov	r2, r0
 800d140:	460b      	mov	r3, r1
 800d142:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d146:	f7f3 f89f 	bl	8000288 <__aeabi_dsub>
 800d14a:	3530      	adds	r5, #48	@ 0x30
 800d14c:	4602      	mov	r2, r0
 800d14e:	460b      	mov	r3, r1
 800d150:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d154:	f806 5b01 	strb.w	r5, [r6], #1
 800d158:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800d15c:	f7f3 fcbe 	bl	8000adc <__aeabi_dcmplt>
 800d160:	2800      	cmp	r0, #0
 800d162:	d172      	bne.n	800d24a <_dtoa_r+0x622>
 800d164:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d168:	4911      	ldr	r1, [pc, #68]	@ (800d1b0 <_dtoa_r+0x588>)
 800d16a:	2000      	movs	r0, #0
 800d16c:	f7f3 f88c 	bl	8000288 <__aeabi_dsub>
 800d170:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800d174:	f7f3 fcb2 	bl	8000adc <__aeabi_dcmplt>
 800d178:	2800      	cmp	r0, #0
 800d17a:	f040 80b4 	bne.w	800d2e6 <_dtoa_r+0x6be>
 800d17e:	42a6      	cmp	r6, r4
 800d180:	f43f af70 	beq.w	800d064 <_dtoa_r+0x43c>
 800d184:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800d188:	4b0a      	ldr	r3, [pc, #40]	@ (800d1b4 <_dtoa_r+0x58c>)
 800d18a:	2200      	movs	r2, #0
 800d18c:	f7f3 fa34 	bl	80005f8 <__aeabi_dmul>
 800d190:	4b08      	ldr	r3, [pc, #32]	@ (800d1b4 <_dtoa_r+0x58c>)
 800d192:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800d196:	2200      	movs	r2, #0
 800d198:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d19c:	f7f3 fa2c 	bl	80005f8 <__aeabi_dmul>
 800d1a0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d1a4:	e7c4      	b.n	800d130 <_dtoa_r+0x508>
 800d1a6:	bf00      	nop
 800d1a8:	0800e7f0 	.word	0x0800e7f0
 800d1ac:	0800e7c8 	.word	0x0800e7c8
 800d1b0:	3ff00000 	.word	0x3ff00000
 800d1b4:	40240000 	.word	0x40240000
 800d1b8:	401c0000 	.word	0x401c0000
 800d1bc:	40140000 	.word	0x40140000
 800d1c0:	3fe00000 	.word	0x3fe00000
 800d1c4:	4631      	mov	r1, r6
 800d1c6:	4628      	mov	r0, r5
 800d1c8:	f7f3 fa16 	bl	80005f8 <__aeabi_dmul>
 800d1cc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800d1d0:	9413      	str	r4, [sp, #76]	@ 0x4c
 800d1d2:	4656      	mov	r6, sl
 800d1d4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d1d8:	f7f3 fcbe 	bl	8000b58 <__aeabi_d2iz>
 800d1dc:	4605      	mov	r5, r0
 800d1de:	f7f3 f9a1 	bl	8000524 <__aeabi_i2d>
 800d1e2:	4602      	mov	r2, r0
 800d1e4:	460b      	mov	r3, r1
 800d1e6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d1ea:	f7f3 f84d 	bl	8000288 <__aeabi_dsub>
 800d1ee:	3530      	adds	r5, #48	@ 0x30
 800d1f0:	f806 5b01 	strb.w	r5, [r6], #1
 800d1f4:	4602      	mov	r2, r0
 800d1f6:	460b      	mov	r3, r1
 800d1f8:	42a6      	cmp	r6, r4
 800d1fa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d1fe:	f04f 0200 	mov.w	r2, #0
 800d202:	d124      	bne.n	800d24e <_dtoa_r+0x626>
 800d204:	4baf      	ldr	r3, [pc, #700]	@ (800d4c4 <_dtoa_r+0x89c>)
 800d206:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800d20a:	f7f3 f83f 	bl	800028c <__adddf3>
 800d20e:	4602      	mov	r2, r0
 800d210:	460b      	mov	r3, r1
 800d212:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d216:	f7f3 fc7f 	bl	8000b18 <__aeabi_dcmpgt>
 800d21a:	2800      	cmp	r0, #0
 800d21c:	d163      	bne.n	800d2e6 <_dtoa_r+0x6be>
 800d21e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800d222:	49a8      	ldr	r1, [pc, #672]	@ (800d4c4 <_dtoa_r+0x89c>)
 800d224:	2000      	movs	r0, #0
 800d226:	f7f3 f82f 	bl	8000288 <__aeabi_dsub>
 800d22a:	4602      	mov	r2, r0
 800d22c:	460b      	mov	r3, r1
 800d22e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d232:	f7f3 fc53 	bl	8000adc <__aeabi_dcmplt>
 800d236:	2800      	cmp	r0, #0
 800d238:	f43f af14 	beq.w	800d064 <_dtoa_r+0x43c>
 800d23c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800d23e:	1e73      	subs	r3, r6, #1
 800d240:	9313      	str	r3, [sp, #76]	@ 0x4c
 800d242:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800d246:	2b30      	cmp	r3, #48	@ 0x30
 800d248:	d0f8      	beq.n	800d23c <_dtoa_r+0x614>
 800d24a:	4647      	mov	r7, r8
 800d24c:	e03b      	b.n	800d2c6 <_dtoa_r+0x69e>
 800d24e:	4b9e      	ldr	r3, [pc, #632]	@ (800d4c8 <_dtoa_r+0x8a0>)
 800d250:	f7f3 f9d2 	bl	80005f8 <__aeabi_dmul>
 800d254:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d258:	e7bc      	b.n	800d1d4 <_dtoa_r+0x5ac>
 800d25a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800d25e:	4656      	mov	r6, sl
 800d260:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d264:	4620      	mov	r0, r4
 800d266:	4629      	mov	r1, r5
 800d268:	f7f3 faf0 	bl	800084c <__aeabi_ddiv>
 800d26c:	f7f3 fc74 	bl	8000b58 <__aeabi_d2iz>
 800d270:	4680      	mov	r8, r0
 800d272:	f7f3 f957 	bl	8000524 <__aeabi_i2d>
 800d276:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d27a:	f7f3 f9bd 	bl	80005f8 <__aeabi_dmul>
 800d27e:	4602      	mov	r2, r0
 800d280:	460b      	mov	r3, r1
 800d282:	4620      	mov	r0, r4
 800d284:	4629      	mov	r1, r5
 800d286:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800d28a:	f7f2 fffd 	bl	8000288 <__aeabi_dsub>
 800d28e:	f806 4b01 	strb.w	r4, [r6], #1
 800d292:	9d03      	ldr	r5, [sp, #12]
 800d294:	eba6 040a 	sub.w	r4, r6, sl
 800d298:	42a5      	cmp	r5, r4
 800d29a:	4602      	mov	r2, r0
 800d29c:	460b      	mov	r3, r1
 800d29e:	d133      	bne.n	800d308 <_dtoa_r+0x6e0>
 800d2a0:	f7f2 fff4 	bl	800028c <__adddf3>
 800d2a4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d2a8:	4604      	mov	r4, r0
 800d2aa:	460d      	mov	r5, r1
 800d2ac:	f7f3 fc34 	bl	8000b18 <__aeabi_dcmpgt>
 800d2b0:	b9c0      	cbnz	r0, 800d2e4 <_dtoa_r+0x6bc>
 800d2b2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d2b6:	4620      	mov	r0, r4
 800d2b8:	4629      	mov	r1, r5
 800d2ba:	f7f3 fc05 	bl	8000ac8 <__aeabi_dcmpeq>
 800d2be:	b110      	cbz	r0, 800d2c6 <_dtoa_r+0x69e>
 800d2c0:	f018 0f01 	tst.w	r8, #1
 800d2c4:	d10e      	bne.n	800d2e4 <_dtoa_r+0x6bc>
 800d2c6:	9902      	ldr	r1, [sp, #8]
 800d2c8:	4648      	mov	r0, r9
 800d2ca:	f000 fb07 	bl	800d8dc <_Bfree>
 800d2ce:	2300      	movs	r3, #0
 800d2d0:	7033      	strb	r3, [r6, #0]
 800d2d2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d2d4:	3701      	adds	r7, #1
 800d2d6:	601f      	str	r7, [r3, #0]
 800d2d8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d2da:	2b00      	cmp	r3, #0
 800d2dc:	f000 824b 	beq.w	800d776 <_dtoa_r+0xb4e>
 800d2e0:	601e      	str	r6, [r3, #0]
 800d2e2:	e248      	b.n	800d776 <_dtoa_r+0xb4e>
 800d2e4:	46b8      	mov	r8, r7
 800d2e6:	4633      	mov	r3, r6
 800d2e8:	461e      	mov	r6, r3
 800d2ea:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d2ee:	2a39      	cmp	r2, #57	@ 0x39
 800d2f0:	d106      	bne.n	800d300 <_dtoa_r+0x6d8>
 800d2f2:	459a      	cmp	sl, r3
 800d2f4:	d1f8      	bne.n	800d2e8 <_dtoa_r+0x6c0>
 800d2f6:	2230      	movs	r2, #48	@ 0x30
 800d2f8:	f108 0801 	add.w	r8, r8, #1
 800d2fc:	f88a 2000 	strb.w	r2, [sl]
 800d300:	781a      	ldrb	r2, [r3, #0]
 800d302:	3201      	adds	r2, #1
 800d304:	701a      	strb	r2, [r3, #0]
 800d306:	e7a0      	b.n	800d24a <_dtoa_r+0x622>
 800d308:	4b6f      	ldr	r3, [pc, #444]	@ (800d4c8 <_dtoa_r+0x8a0>)
 800d30a:	2200      	movs	r2, #0
 800d30c:	f7f3 f974 	bl	80005f8 <__aeabi_dmul>
 800d310:	2200      	movs	r2, #0
 800d312:	2300      	movs	r3, #0
 800d314:	4604      	mov	r4, r0
 800d316:	460d      	mov	r5, r1
 800d318:	f7f3 fbd6 	bl	8000ac8 <__aeabi_dcmpeq>
 800d31c:	2800      	cmp	r0, #0
 800d31e:	d09f      	beq.n	800d260 <_dtoa_r+0x638>
 800d320:	e7d1      	b.n	800d2c6 <_dtoa_r+0x69e>
 800d322:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d324:	2a00      	cmp	r2, #0
 800d326:	f000 80ea 	beq.w	800d4fe <_dtoa_r+0x8d6>
 800d32a:	9a07      	ldr	r2, [sp, #28]
 800d32c:	2a01      	cmp	r2, #1
 800d32e:	f300 80cd 	bgt.w	800d4cc <_dtoa_r+0x8a4>
 800d332:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800d334:	2a00      	cmp	r2, #0
 800d336:	f000 80c1 	beq.w	800d4bc <_dtoa_r+0x894>
 800d33a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800d33e:	9c08      	ldr	r4, [sp, #32]
 800d340:	9e00      	ldr	r6, [sp, #0]
 800d342:	9a00      	ldr	r2, [sp, #0]
 800d344:	441a      	add	r2, r3
 800d346:	9200      	str	r2, [sp, #0]
 800d348:	9a06      	ldr	r2, [sp, #24]
 800d34a:	2101      	movs	r1, #1
 800d34c:	441a      	add	r2, r3
 800d34e:	4648      	mov	r0, r9
 800d350:	9206      	str	r2, [sp, #24]
 800d352:	f000 fb77 	bl	800da44 <__i2b>
 800d356:	4605      	mov	r5, r0
 800d358:	b166      	cbz	r6, 800d374 <_dtoa_r+0x74c>
 800d35a:	9b06      	ldr	r3, [sp, #24]
 800d35c:	2b00      	cmp	r3, #0
 800d35e:	dd09      	ble.n	800d374 <_dtoa_r+0x74c>
 800d360:	42b3      	cmp	r3, r6
 800d362:	9a00      	ldr	r2, [sp, #0]
 800d364:	bfa8      	it	ge
 800d366:	4633      	movge	r3, r6
 800d368:	1ad2      	subs	r2, r2, r3
 800d36a:	9200      	str	r2, [sp, #0]
 800d36c:	9a06      	ldr	r2, [sp, #24]
 800d36e:	1af6      	subs	r6, r6, r3
 800d370:	1ad3      	subs	r3, r2, r3
 800d372:	9306      	str	r3, [sp, #24]
 800d374:	9b08      	ldr	r3, [sp, #32]
 800d376:	b30b      	cbz	r3, 800d3bc <_dtoa_r+0x794>
 800d378:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d37a:	2b00      	cmp	r3, #0
 800d37c:	f000 80c6 	beq.w	800d50c <_dtoa_r+0x8e4>
 800d380:	2c00      	cmp	r4, #0
 800d382:	f000 80c0 	beq.w	800d506 <_dtoa_r+0x8de>
 800d386:	4629      	mov	r1, r5
 800d388:	4622      	mov	r2, r4
 800d38a:	4648      	mov	r0, r9
 800d38c:	f000 fc12 	bl	800dbb4 <__pow5mult>
 800d390:	9a02      	ldr	r2, [sp, #8]
 800d392:	4601      	mov	r1, r0
 800d394:	4605      	mov	r5, r0
 800d396:	4648      	mov	r0, r9
 800d398:	f000 fb6a 	bl	800da70 <__multiply>
 800d39c:	9902      	ldr	r1, [sp, #8]
 800d39e:	4680      	mov	r8, r0
 800d3a0:	4648      	mov	r0, r9
 800d3a2:	f000 fa9b 	bl	800d8dc <_Bfree>
 800d3a6:	9b08      	ldr	r3, [sp, #32]
 800d3a8:	1b1b      	subs	r3, r3, r4
 800d3aa:	9308      	str	r3, [sp, #32]
 800d3ac:	f000 80b1 	beq.w	800d512 <_dtoa_r+0x8ea>
 800d3b0:	9a08      	ldr	r2, [sp, #32]
 800d3b2:	4641      	mov	r1, r8
 800d3b4:	4648      	mov	r0, r9
 800d3b6:	f000 fbfd 	bl	800dbb4 <__pow5mult>
 800d3ba:	9002      	str	r0, [sp, #8]
 800d3bc:	2101      	movs	r1, #1
 800d3be:	4648      	mov	r0, r9
 800d3c0:	f000 fb40 	bl	800da44 <__i2b>
 800d3c4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d3c6:	4604      	mov	r4, r0
 800d3c8:	2b00      	cmp	r3, #0
 800d3ca:	f000 81d8 	beq.w	800d77e <_dtoa_r+0xb56>
 800d3ce:	461a      	mov	r2, r3
 800d3d0:	4601      	mov	r1, r0
 800d3d2:	4648      	mov	r0, r9
 800d3d4:	f000 fbee 	bl	800dbb4 <__pow5mult>
 800d3d8:	9b07      	ldr	r3, [sp, #28]
 800d3da:	2b01      	cmp	r3, #1
 800d3dc:	4604      	mov	r4, r0
 800d3de:	f300 809f 	bgt.w	800d520 <_dtoa_r+0x8f8>
 800d3e2:	9b04      	ldr	r3, [sp, #16]
 800d3e4:	2b00      	cmp	r3, #0
 800d3e6:	f040 8097 	bne.w	800d518 <_dtoa_r+0x8f0>
 800d3ea:	9b05      	ldr	r3, [sp, #20]
 800d3ec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d3f0:	2b00      	cmp	r3, #0
 800d3f2:	f040 8093 	bne.w	800d51c <_dtoa_r+0x8f4>
 800d3f6:	9b05      	ldr	r3, [sp, #20]
 800d3f8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800d3fc:	0d1b      	lsrs	r3, r3, #20
 800d3fe:	051b      	lsls	r3, r3, #20
 800d400:	b133      	cbz	r3, 800d410 <_dtoa_r+0x7e8>
 800d402:	9b00      	ldr	r3, [sp, #0]
 800d404:	3301      	adds	r3, #1
 800d406:	9300      	str	r3, [sp, #0]
 800d408:	9b06      	ldr	r3, [sp, #24]
 800d40a:	3301      	adds	r3, #1
 800d40c:	9306      	str	r3, [sp, #24]
 800d40e:	2301      	movs	r3, #1
 800d410:	9308      	str	r3, [sp, #32]
 800d412:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d414:	2b00      	cmp	r3, #0
 800d416:	f000 81b8 	beq.w	800d78a <_dtoa_r+0xb62>
 800d41a:	6923      	ldr	r3, [r4, #16]
 800d41c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800d420:	6918      	ldr	r0, [r3, #16]
 800d422:	f000 fac3 	bl	800d9ac <__hi0bits>
 800d426:	f1c0 0020 	rsb	r0, r0, #32
 800d42a:	9b06      	ldr	r3, [sp, #24]
 800d42c:	4418      	add	r0, r3
 800d42e:	f010 001f 	ands.w	r0, r0, #31
 800d432:	f000 8082 	beq.w	800d53a <_dtoa_r+0x912>
 800d436:	f1c0 0320 	rsb	r3, r0, #32
 800d43a:	2b04      	cmp	r3, #4
 800d43c:	dd73      	ble.n	800d526 <_dtoa_r+0x8fe>
 800d43e:	9b00      	ldr	r3, [sp, #0]
 800d440:	f1c0 001c 	rsb	r0, r0, #28
 800d444:	4403      	add	r3, r0
 800d446:	9300      	str	r3, [sp, #0]
 800d448:	9b06      	ldr	r3, [sp, #24]
 800d44a:	4403      	add	r3, r0
 800d44c:	4406      	add	r6, r0
 800d44e:	9306      	str	r3, [sp, #24]
 800d450:	9b00      	ldr	r3, [sp, #0]
 800d452:	2b00      	cmp	r3, #0
 800d454:	dd05      	ble.n	800d462 <_dtoa_r+0x83a>
 800d456:	9902      	ldr	r1, [sp, #8]
 800d458:	461a      	mov	r2, r3
 800d45a:	4648      	mov	r0, r9
 800d45c:	f000 fc04 	bl	800dc68 <__lshift>
 800d460:	9002      	str	r0, [sp, #8]
 800d462:	9b06      	ldr	r3, [sp, #24]
 800d464:	2b00      	cmp	r3, #0
 800d466:	dd05      	ble.n	800d474 <_dtoa_r+0x84c>
 800d468:	4621      	mov	r1, r4
 800d46a:	461a      	mov	r2, r3
 800d46c:	4648      	mov	r0, r9
 800d46e:	f000 fbfb 	bl	800dc68 <__lshift>
 800d472:	4604      	mov	r4, r0
 800d474:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d476:	2b00      	cmp	r3, #0
 800d478:	d061      	beq.n	800d53e <_dtoa_r+0x916>
 800d47a:	9802      	ldr	r0, [sp, #8]
 800d47c:	4621      	mov	r1, r4
 800d47e:	f000 fc5f 	bl	800dd40 <__mcmp>
 800d482:	2800      	cmp	r0, #0
 800d484:	da5b      	bge.n	800d53e <_dtoa_r+0x916>
 800d486:	2300      	movs	r3, #0
 800d488:	9902      	ldr	r1, [sp, #8]
 800d48a:	220a      	movs	r2, #10
 800d48c:	4648      	mov	r0, r9
 800d48e:	f000 fa47 	bl	800d920 <__multadd>
 800d492:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d494:	9002      	str	r0, [sp, #8]
 800d496:	f107 38ff 	add.w	r8, r7, #4294967295
 800d49a:	2b00      	cmp	r3, #0
 800d49c:	f000 8177 	beq.w	800d78e <_dtoa_r+0xb66>
 800d4a0:	4629      	mov	r1, r5
 800d4a2:	2300      	movs	r3, #0
 800d4a4:	220a      	movs	r2, #10
 800d4a6:	4648      	mov	r0, r9
 800d4a8:	f000 fa3a 	bl	800d920 <__multadd>
 800d4ac:	f1bb 0f00 	cmp.w	fp, #0
 800d4b0:	4605      	mov	r5, r0
 800d4b2:	dc6f      	bgt.n	800d594 <_dtoa_r+0x96c>
 800d4b4:	9b07      	ldr	r3, [sp, #28]
 800d4b6:	2b02      	cmp	r3, #2
 800d4b8:	dc49      	bgt.n	800d54e <_dtoa_r+0x926>
 800d4ba:	e06b      	b.n	800d594 <_dtoa_r+0x96c>
 800d4bc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800d4be:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800d4c2:	e73c      	b.n	800d33e <_dtoa_r+0x716>
 800d4c4:	3fe00000 	.word	0x3fe00000
 800d4c8:	40240000 	.word	0x40240000
 800d4cc:	9b03      	ldr	r3, [sp, #12]
 800d4ce:	1e5c      	subs	r4, r3, #1
 800d4d0:	9b08      	ldr	r3, [sp, #32]
 800d4d2:	42a3      	cmp	r3, r4
 800d4d4:	db09      	blt.n	800d4ea <_dtoa_r+0x8c2>
 800d4d6:	1b1c      	subs	r4, r3, r4
 800d4d8:	9b03      	ldr	r3, [sp, #12]
 800d4da:	2b00      	cmp	r3, #0
 800d4dc:	f6bf af30 	bge.w	800d340 <_dtoa_r+0x718>
 800d4e0:	9b00      	ldr	r3, [sp, #0]
 800d4e2:	9a03      	ldr	r2, [sp, #12]
 800d4e4:	1a9e      	subs	r6, r3, r2
 800d4e6:	2300      	movs	r3, #0
 800d4e8:	e72b      	b.n	800d342 <_dtoa_r+0x71a>
 800d4ea:	9b08      	ldr	r3, [sp, #32]
 800d4ec:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d4ee:	9408      	str	r4, [sp, #32]
 800d4f0:	1ae3      	subs	r3, r4, r3
 800d4f2:	441a      	add	r2, r3
 800d4f4:	9e00      	ldr	r6, [sp, #0]
 800d4f6:	9b03      	ldr	r3, [sp, #12]
 800d4f8:	920d      	str	r2, [sp, #52]	@ 0x34
 800d4fa:	2400      	movs	r4, #0
 800d4fc:	e721      	b.n	800d342 <_dtoa_r+0x71a>
 800d4fe:	9c08      	ldr	r4, [sp, #32]
 800d500:	9e00      	ldr	r6, [sp, #0]
 800d502:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800d504:	e728      	b.n	800d358 <_dtoa_r+0x730>
 800d506:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800d50a:	e751      	b.n	800d3b0 <_dtoa_r+0x788>
 800d50c:	9a08      	ldr	r2, [sp, #32]
 800d50e:	9902      	ldr	r1, [sp, #8]
 800d510:	e750      	b.n	800d3b4 <_dtoa_r+0x78c>
 800d512:	f8cd 8008 	str.w	r8, [sp, #8]
 800d516:	e751      	b.n	800d3bc <_dtoa_r+0x794>
 800d518:	2300      	movs	r3, #0
 800d51a:	e779      	b.n	800d410 <_dtoa_r+0x7e8>
 800d51c:	9b04      	ldr	r3, [sp, #16]
 800d51e:	e777      	b.n	800d410 <_dtoa_r+0x7e8>
 800d520:	2300      	movs	r3, #0
 800d522:	9308      	str	r3, [sp, #32]
 800d524:	e779      	b.n	800d41a <_dtoa_r+0x7f2>
 800d526:	d093      	beq.n	800d450 <_dtoa_r+0x828>
 800d528:	9a00      	ldr	r2, [sp, #0]
 800d52a:	331c      	adds	r3, #28
 800d52c:	441a      	add	r2, r3
 800d52e:	9200      	str	r2, [sp, #0]
 800d530:	9a06      	ldr	r2, [sp, #24]
 800d532:	441a      	add	r2, r3
 800d534:	441e      	add	r6, r3
 800d536:	9206      	str	r2, [sp, #24]
 800d538:	e78a      	b.n	800d450 <_dtoa_r+0x828>
 800d53a:	4603      	mov	r3, r0
 800d53c:	e7f4      	b.n	800d528 <_dtoa_r+0x900>
 800d53e:	9b03      	ldr	r3, [sp, #12]
 800d540:	2b00      	cmp	r3, #0
 800d542:	46b8      	mov	r8, r7
 800d544:	dc20      	bgt.n	800d588 <_dtoa_r+0x960>
 800d546:	469b      	mov	fp, r3
 800d548:	9b07      	ldr	r3, [sp, #28]
 800d54a:	2b02      	cmp	r3, #2
 800d54c:	dd1e      	ble.n	800d58c <_dtoa_r+0x964>
 800d54e:	f1bb 0f00 	cmp.w	fp, #0
 800d552:	f47f adb1 	bne.w	800d0b8 <_dtoa_r+0x490>
 800d556:	4621      	mov	r1, r4
 800d558:	465b      	mov	r3, fp
 800d55a:	2205      	movs	r2, #5
 800d55c:	4648      	mov	r0, r9
 800d55e:	f000 f9df 	bl	800d920 <__multadd>
 800d562:	4601      	mov	r1, r0
 800d564:	4604      	mov	r4, r0
 800d566:	9802      	ldr	r0, [sp, #8]
 800d568:	f000 fbea 	bl	800dd40 <__mcmp>
 800d56c:	2800      	cmp	r0, #0
 800d56e:	f77f ada3 	ble.w	800d0b8 <_dtoa_r+0x490>
 800d572:	4656      	mov	r6, sl
 800d574:	2331      	movs	r3, #49	@ 0x31
 800d576:	f806 3b01 	strb.w	r3, [r6], #1
 800d57a:	f108 0801 	add.w	r8, r8, #1
 800d57e:	e59f      	b.n	800d0c0 <_dtoa_r+0x498>
 800d580:	9c03      	ldr	r4, [sp, #12]
 800d582:	46b8      	mov	r8, r7
 800d584:	4625      	mov	r5, r4
 800d586:	e7f4      	b.n	800d572 <_dtoa_r+0x94a>
 800d588:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800d58c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d58e:	2b00      	cmp	r3, #0
 800d590:	f000 8101 	beq.w	800d796 <_dtoa_r+0xb6e>
 800d594:	2e00      	cmp	r6, #0
 800d596:	dd05      	ble.n	800d5a4 <_dtoa_r+0x97c>
 800d598:	4629      	mov	r1, r5
 800d59a:	4632      	mov	r2, r6
 800d59c:	4648      	mov	r0, r9
 800d59e:	f000 fb63 	bl	800dc68 <__lshift>
 800d5a2:	4605      	mov	r5, r0
 800d5a4:	9b08      	ldr	r3, [sp, #32]
 800d5a6:	2b00      	cmp	r3, #0
 800d5a8:	d05c      	beq.n	800d664 <_dtoa_r+0xa3c>
 800d5aa:	6869      	ldr	r1, [r5, #4]
 800d5ac:	4648      	mov	r0, r9
 800d5ae:	f000 f955 	bl	800d85c <_Balloc>
 800d5b2:	4606      	mov	r6, r0
 800d5b4:	b928      	cbnz	r0, 800d5c2 <_dtoa_r+0x99a>
 800d5b6:	4b82      	ldr	r3, [pc, #520]	@ (800d7c0 <_dtoa_r+0xb98>)
 800d5b8:	4602      	mov	r2, r0
 800d5ba:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800d5be:	f7ff bb4a 	b.w	800cc56 <_dtoa_r+0x2e>
 800d5c2:	692a      	ldr	r2, [r5, #16]
 800d5c4:	3202      	adds	r2, #2
 800d5c6:	0092      	lsls	r2, r2, #2
 800d5c8:	f105 010c 	add.w	r1, r5, #12
 800d5cc:	300c      	adds	r0, #12
 800d5ce:	f000 ff31 	bl	800e434 <memcpy>
 800d5d2:	2201      	movs	r2, #1
 800d5d4:	4631      	mov	r1, r6
 800d5d6:	4648      	mov	r0, r9
 800d5d8:	f000 fb46 	bl	800dc68 <__lshift>
 800d5dc:	f10a 0301 	add.w	r3, sl, #1
 800d5e0:	9300      	str	r3, [sp, #0]
 800d5e2:	eb0a 030b 	add.w	r3, sl, fp
 800d5e6:	9308      	str	r3, [sp, #32]
 800d5e8:	9b04      	ldr	r3, [sp, #16]
 800d5ea:	f003 0301 	and.w	r3, r3, #1
 800d5ee:	462f      	mov	r7, r5
 800d5f0:	9306      	str	r3, [sp, #24]
 800d5f2:	4605      	mov	r5, r0
 800d5f4:	9b00      	ldr	r3, [sp, #0]
 800d5f6:	9802      	ldr	r0, [sp, #8]
 800d5f8:	4621      	mov	r1, r4
 800d5fa:	f103 3bff 	add.w	fp, r3, #4294967295
 800d5fe:	f7ff fa8a 	bl	800cb16 <quorem>
 800d602:	4603      	mov	r3, r0
 800d604:	3330      	adds	r3, #48	@ 0x30
 800d606:	9003      	str	r0, [sp, #12]
 800d608:	4639      	mov	r1, r7
 800d60a:	9802      	ldr	r0, [sp, #8]
 800d60c:	9309      	str	r3, [sp, #36]	@ 0x24
 800d60e:	f000 fb97 	bl	800dd40 <__mcmp>
 800d612:	462a      	mov	r2, r5
 800d614:	9004      	str	r0, [sp, #16]
 800d616:	4621      	mov	r1, r4
 800d618:	4648      	mov	r0, r9
 800d61a:	f000 fbad 	bl	800dd78 <__mdiff>
 800d61e:	68c2      	ldr	r2, [r0, #12]
 800d620:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d622:	4606      	mov	r6, r0
 800d624:	bb02      	cbnz	r2, 800d668 <_dtoa_r+0xa40>
 800d626:	4601      	mov	r1, r0
 800d628:	9802      	ldr	r0, [sp, #8]
 800d62a:	f000 fb89 	bl	800dd40 <__mcmp>
 800d62e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d630:	4602      	mov	r2, r0
 800d632:	4631      	mov	r1, r6
 800d634:	4648      	mov	r0, r9
 800d636:	920c      	str	r2, [sp, #48]	@ 0x30
 800d638:	9309      	str	r3, [sp, #36]	@ 0x24
 800d63a:	f000 f94f 	bl	800d8dc <_Bfree>
 800d63e:	9b07      	ldr	r3, [sp, #28]
 800d640:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800d642:	9e00      	ldr	r6, [sp, #0]
 800d644:	ea42 0103 	orr.w	r1, r2, r3
 800d648:	9b06      	ldr	r3, [sp, #24]
 800d64a:	4319      	orrs	r1, r3
 800d64c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d64e:	d10d      	bne.n	800d66c <_dtoa_r+0xa44>
 800d650:	2b39      	cmp	r3, #57	@ 0x39
 800d652:	d027      	beq.n	800d6a4 <_dtoa_r+0xa7c>
 800d654:	9a04      	ldr	r2, [sp, #16]
 800d656:	2a00      	cmp	r2, #0
 800d658:	dd01      	ble.n	800d65e <_dtoa_r+0xa36>
 800d65a:	9b03      	ldr	r3, [sp, #12]
 800d65c:	3331      	adds	r3, #49	@ 0x31
 800d65e:	f88b 3000 	strb.w	r3, [fp]
 800d662:	e52e      	b.n	800d0c2 <_dtoa_r+0x49a>
 800d664:	4628      	mov	r0, r5
 800d666:	e7b9      	b.n	800d5dc <_dtoa_r+0x9b4>
 800d668:	2201      	movs	r2, #1
 800d66a:	e7e2      	b.n	800d632 <_dtoa_r+0xa0a>
 800d66c:	9904      	ldr	r1, [sp, #16]
 800d66e:	2900      	cmp	r1, #0
 800d670:	db04      	blt.n	800d67c <_dtoa_r+0xa54>
 800d672:	9807      	ldr	r0, [sp, #28]
 800d674:	4301      	orrs	r1, r0
 800d676:	9806      	ldr	r0, [sp, #24]
 800d678:	4301      	orrs	r1, r0
 800d67a:	d120      	bne.n	800d6be <_dtoa_r+0xa96>
 800d67c:	2a00      	cmp	r2, #0
 800d67e:	ddee      	ble.n	800d65e <_dtoa_r+0xa36>
 800d680:	9902      	ldr	r1, [sp, #8]
 800d682:	9300      	str	r3, [sp, #0]
 800d684:	2201      	movs	r2, #1
 800d686:	4648      	mov	r0, r9
 800d688:	f000 faee 	bl	800dc68 <__lshift>
 800d68c:	4621      	mov	r1, r4
 800d68e:	9002      	str	r0, [sp, #8]
 800d690:	f000 fb56 	bl	800dd40 <__mcmp>
 800d694:	2800      	cmp	r0, #0
 800d696:	9b00      	ldr	r3, [sp, #0]
 800d698:	dc02      	bgt.n	800d6a0 <_dtoa_r+0xa78>
 800d69a:	d1e0      	bne.n	800d65e <_dtoa_r+0xa36>
 800d69c:	07da      	lsls	r2, r3, #31
 800d69e:	d5de      	bpl.n	800d65e <_dtoa_r+0xa36>
 800d6a0:	2b39      	cmp	r3, #57	@ 0x39
 800d6a2:	d1da      	bne.n	800d65a <_dtoa_r+0xa32>
 800d6a4:	2339      	movs	r3, #57	@ 0x39
 800d6a6:	f88b 3000 	strb.w	r3, [fp]
 800d6aa:	4633      	mov	r3, r6
 800d6ac:	461e      	mov	r6, r3
 800d6ae:	3b01      	subs	r3, #1
 800d6b0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800d6b4:	2a39      	cmp	r2, #57	@ 0x39
 800d6b6:	d04e      	beq.n	800d756 <_dtoa_r+0xb2e>
 800d6b8:	3201      	adds	r2, #1
 800d6ba:	701a      	strb	r2, [r3, #0]
 800d6bc:	e501      	b.n	800d0c2 <_dtoa_r+0x49a>
 800d6be:	2a00      	cmp	r2, #0
 800d6c0:	dd03      	ble.n	800d6ca <_dtoa_r+0xaa2>
 800d6c2:	2b39      	cmp	r3, #57	@ 0x39
 800d6c4:	d0ee      	beq.n	800d6a4 <_dtoa_r+0xa7c>
 800d6c6:	3301      	adds	r3, #1
 800d6c8:	e7c9      	b.n	800d65e <_dtoa_r+0xa36>
 800d6ca:	9a00      	ldr	r2, [sp, #0]
 800d6cc:	9908      	ldr	r1, [sp, #32]
 800d6ce:	f802 3c01 	strb.w	r3, [r2, #-1]
 800d6d2:	428a      	cmp	r2, r1
 800d6d4:	d028      	beq.n	800d728 <_dtoa_r+0xb00>
 800d6d6:	9902      	ldr	r1, [sp, #8]
 800d6d8:	2300      	movs	r3, #0
 800d6da:	220a      	movs	r2, #10
 800d6dc:	4648      	mov	r0, r9
 800d6de:	f000 f91f 	bl	800d920 <__multadd>
 800d6e2:	42af      	cmp	r7, r5
 800d6e4:	9002      	str	r0, [sp, #8]
 800d6e6:	f04f 0300 	mov.w	r3, #0
 800d6ea:	f04f 020a 	mov.w	r2, #10
 800d6ee:	4639      	mov	r1, r7
 800d6f0:	4648      	mov	r0, r9
 800d6f2:	d107      	bne.n	800d704 <_dtoa_r+0xadc>
 800d6f4:	f000 f914 	bl	800d920 <__multadd>
 800d6f8:	4607      	mov	r7, r0
 800d6fa:	4605      	mov	r5, r0
 800d6fc:	9b00      	ldr	r3, [sp, #0]
 800d6fe:	3301      	adds	r3, #1
 800d700:	9300      	str	r3, [sp, #0]
 800d702:	e777      	b.n	800d5f4 <_dtoa_r+0x9cc>
 800d704:	f000 f90c 	bl	800d920 <__multadd>
 800d708:	4629      	mov	r1, r5
 800d70a:	4607      	mov	r7, r0
 800d70c:	2300      	movs	r3, #0
 800d70e:	220a      	movs	r2, #10
 800d710:	4648      	mov	r0, r9
 800d712:	f000 f905 	bl	800d920 <__multadd>
 800d716:	4605      	mov	r5, r0
 800d718:	e7f0      	b.n	800d6fc <_dtoa_r+0xad4>
 800d71a:	f1bb 0f00 	cmp.w	fp, #0
 800d71e:	bfcc      	ite	gt
 800d720:	465e      	movgt	r6, fp
 800d722:	2601      	movle	r6, #1
 800d724:	4456      	add	r6, sl
 800d726:	2700      	movs	r7, #0
 800d728:	9902      	ldr	r1, [sp, #8]
 800d72a:	9300      	str	r3, [sp, #0]
 800d72c:	2201      	movs	r2, #1
 800d72e:	4648      	mov	r0, r9
 800d730:	f000 fa9a 	bl	800dc68 <__lshift>
 800d734:	4621      	mov	r1, r4
 800d736:	9002      	str	r0, [sp, #8]
 800d738:	f000 fb02 	bl	800dd40 <__mcmp>
 800d73c:	2800      	cmp	r0, #0
 800d73e:	dcb4      	bgt.n	800d6aa <_dtoa_r+0xa82>
 800d740:	d102      	bne.n	800d748 <_dtoa_r+0xb20>
 800d742:	9b00      	ldr	r3, [sp, #0]
 800d744:	07db      	lsls	r3, r3, #31
 800d746:	d4b0      	bmi.n	800d6aa <_dtoa_r+0xa82>
 800d748:	4633      	mov	r3, r6
 800d74a:	461e      	mov	r6, r3
 800d74c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d750:	2a30      	cmp	r2, #48	@ 0x30
 800d752:	d0fa      	beq.n	800d74a <_dtoa_r+0xb22>
 800d754:	e4b5      	b.n	800d0c2 <_dtoa_r+0x49a>
 800d756:	459a      	cmp	sl, r3
 800d758:	d1a8      	bne.n	800d6ac <_dtoa_r+0xa84>
 800d75a:	2331      	movs	r3, #49	@ 0x31
 800d75c:	f108 0801 	add.w	r8, r8, #1
 800d760:	f88a 3000 	strb.w	r3, [sl]
 800d764:	e4ad      	b.n	800d0c2 <_dtoa_r+0x49a>
 800d766:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d768:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800d7c4 <_dtoa_r+0xb9c>
 800d76c:	b11b      	cbz	r3, 800d776 <_dtoa_r+0xb4e>
 800d76e:	f10a 0308 	add.w	r3, sl, #8
 800d772:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800d774:	6013      	str	r3, [r2, #0]
 800d776:	4650      	mov	r0, sl
 800d778:	b017      	add	sp, #92	@ 0x5c
 800d77a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d77e:	9b07      	ldr	r3, [sp, #28]
 800d780:	2b01      	cmp	r3, #1
 800d782:	f77f ae2e 	ble.w	800d3e2 <_dtoa_r+0x7ba>
 800d786:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d788:	9308      	str	r3, [sp, #32]
 800d78a:	2001      	movs	r0, #1
 800d78c:	e64d      	b.n	800d42a <_dtoa_r+0x802>
 800d78e:	f1bb 0f00 	cmp.w	fp, #0
 800d792:	f77f aed9 	ble.w	800d548 <_dtoa_r+0x920>
 800d796:	4656      	mov	r6, sl
 800d798:	9802      	ldr	r0, [sp, #8]
 800d79a:	4621      	mov	r1, r4
 800d79c:	f7ff f9bb 	bl	800cb16 <quorem>
 800d7a0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800d7a4:	f806 3b01 	strb.w	r3, [r6], #1
 800d7a8:	eba6 020a 	sub.w	r2, r6, sl
 800d7ac:	4593      	cmp	fp, r2
 800d7ae:	ddb4      	ble.n	800d71a <_dtoa_r+0xaf2>
 800d7b0:	9902      	ldr	r1, [sp, #8]
 800d7b2:	2300      	movs	r3, #0
 800d7b4:	220a      	movs	r2, #10
 800d7b6:	4648      	mov	r0, r9
 800d7b8:	f000 f8b2 	bl	800d920 <__multadd>
 800d7bc:	9002      	str	r0, [sp, #8]
 800d7be:	e7eb      	b.n	800d798 <_dtoa_r+0xb70>
 800d7c0:	0800e6f8 	.word	0x0800e6f8
 800d7c4:	0800e67c 	.word	0x0800e67c

0800d7c8 <_free_r>:
 800d7c8:	b538      	push	{r3, r4, r5, lr}
 800d7ca:	4605      	mov	r5, r0
 800d7cc:	2900      	cmp	r1, #0
 800d7ce:	d041      	beq.n	800d854 <_free_r+0x8c>
 800d7d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d7d4:	1f0c      	subs	r4, r1, #4
 800d7d6:	2b00      	cmp	r3, #0
 800d7d8:	bfb8      	it	lt
 800d7da:	18e4      	addlt	r4, r4, r3
 800d7dc:	f7fe faa0 	bl	800bd20 <__malloc_lock>
 800d7e0:	4a1d      	ldr	r2, [pc, #116]	@ (800d858 <_free_r+0x90>)
 800d7e2:	6813      	ldr	r3, [r2, #0]
 800d7e4:	b933      	cbnz	r3, 800d7f4 <_free_r+0x2c>
 800d7e6:	6063      	str	r3, [r4, #4]
 800d7e8:	6014      	str	r4, [r2, #0]
 800d7ea:	4628      	mov	r0, r5
 800d7ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d7f0:	f7fe ba9c 	b.w	800bd2c <__malloc_unlock>
 800d7f4:	42a3      	cmp	r3, r4
 800d7f6:	d908      	bls.n	800d80a <_free_r+0x42>
 800d7f8:	6820      	ldr	r0, [r4, #0]
 800d7fa:	1821      	adds	r1, r4, r0
 800d7fc:	428b      	cmp	r3, r1
 800d7fe:	bf01      	itttt	eq
 800d800:	6819      	ldreq	r1, [r3, #0]
 800d802:	685b      	ldreq	r3, [r3, #4]
 800d804:	1809      	addeq	r1, r1, r0
 800d806:	6021      	streq	r1, [r4, #0]
 800d808:	e7ed      	b.n	800d7e6 <_free_r+0x1e>
 800d80a:	461a      	mov	r2, r3
 800d80c:	685b      	ldr	r3, [r3, #4]
 800d80e:	b10b      	cbz	r3, 800d814 <_free_r+0x4c>
 800d810:	42a3      	cmp	r3, r4
 800d812:	d9fa      	bls.n	800d80a <_free_r+0x42>
 800d814:	6811      	ldr	r1, [r2, #0]
 800d816:	1850      	adds	r0, r2, r1
 800d818:	42a0      	cmp	r0, r4
 800d81a:	d10b      	bne.n	800d834 <_free_r+0x6c>
 800d81c:	6820      	ldr	r0, [r4, #0]
 800d81e:	4401      	add	r1, r0
 800d820:	1850      	adds	r0, r2, r1
 800d822:	4283      	cmp	r3, r0
 800d824:	6011      	str	r1, [r2, #0]
 800d826:	d1e0      	bne.n	800d7ea <_free_r+0x22>
 800d828:	6818      	ldr	r0, [r3, #0]
 800d82a:	685b      	ldr	r3, [r3, #4]
 800d82c:	6053      	str	r3, [r2, #4]
 800d82e:	4408      	add	r0, r1
 800d830:	6010      	str	r0, [r2, #0]
 800d832:	e7da      	b.n	800d7ea <_free_r+0x22>
 800d834:	d902      	bls.n	800d83c <_free_r+0x74>
 800d836:	230c      	movs	r3, #12
 800d838:	602b      	str	r3, [r5, #0]
 800d83a:	e7d6      	b.n	800d7ea <_free_r+0x22>
 800d83c:	6820      	ldr	r0, [r4, #0]
 800d83e:	1821      	adds	r1, r4, r0
 800d840:	428b      	cmp	r3, r1
 800d842:	bf04      	itt	eq
 800d844:	6819      	ldreq	r1, [r3, #0]
 800d846:	685b      	ldreq	r3, [r3, #4]
 800d848:	6063      	str	r3, [r4, #4]
 800d84a:	bf04      	itt	eq
 800d84c:	1809      	addeq	r1, r1, r0
 800d84e:	6021      	streq	r1, [r4, #0]
 800d850:	6054      	str	r4, [r2, #4]
 800d852:	e7ca      	b.n	800d7ea <_free_r+0x22>
 800d854:	bd38      	pop	{r3, r4, r5, pc}
 800d856:	bf00      	nop
 800d858:	20000c08 	.word	0x20000c08

0800d85c <_Balloc>:
 800d85c:	b570      	push	{r4, r5, r6, lr}
 800d85e:	69c6      	ldr	r6, [r0, #28]
 800d860:	4604      	mov	r4, r0
 800d862:	460d      	mov	r5, r1
 800d864:	b976      	cbnz	r6, 800d884 <_Balloc+0x28>
 800d866:	2010      	movs	r0, #16
 800d868:	f7fe f9a8 	bl	800bbbc <malloc>
 800d86c:	4602      	mov	r2, r0
 800d86e:	61e0      	str	r0, [r4, #28]
 800d870:	b920      	cbnz	r0, 800d87c <_Balloc+0x20>
 800d872:	4b18      	ldr	r3, [pc, #96]	@ (800d8d4 <_Balloc+0x78>)
 800d874:	4818      	ldr	r0, [pc, #96]	@ (800d8d8 <_Balloc+0x7c>)
 800d876:	216b      	movs	r1, #107	@ 0x6b
 800d878:	f000 fdea 	bl	800e450 <__assert_func>
 800d87c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d880:	6006      	str	r6, [r0, #0]
 800d882:	60c6      	str	r6, [r0, #12]
 800d884:	69e6      	ldr	r6, [r4, #28]
 800d886:	68f3      	ldr	r3, [r6, #12]
 800d888:	b183      	cbz	r3, 800d8ac <_Balloc+0x50>
 800d88a:	69e3      	ldr	r3, [r4, #28]
 800d88c:	68db      	ldr	r3, [r3, #12]
 800d88e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d892:	b9b8      	cbnz	r0, 800d8c4 <_Balloc+0x68>
 800d894:	2101      	movs	r1, #1
 800d896:	fa01 f605 	lsl.w	r6, r1, r5
 800d89a:	1d72      	adds	r2, r6, #5
 800d89c:	0092      	lsls	r2, r2, #2
 800d89e:	4620      	mov	r0, r4
 800d8a0:	f000 fdf4 	bl	800e48c <_calloc_r>
 800d8a4:	b160      	cbz	r0, 800d8c0 <_Balloc+0x64>
 800d8a6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d8aa:	e00e      	b.n	800d8ca <_Balloc+0x6e>
 800d8ac:	2221      	movs	r2, #33	@ 0x21
 800d8ae:	2104      	movs	r1, #4
 800d8b0:	4620      	mov	r0, r4
 800d8b2:	f000 fdeb 	bl	800e48c <_calloc_r>
 800d8b6:	69e3      	ldr	r3, [r4, #28]
 800d8b8:	60f0      	str	r0, [r6, #12]
 800d8ba:	68db      	ldr	r3, [r3, #12]
 800d8bc:	2b00      	cmp	r3, #0
 800d8be:	d1e4      	bne.n	800d88a <_Balloc+0x2e>
 800d8c0:	2000      	movs	r0, #0
 800d8c2:	bd70      	pop	{r4, r5, r6, pc}
 800d8c4:	6802      	ldr	r2, [r0, #0]
 800d8c6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d8ca:	2300      	movs	r3, #0
 800d8cc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d8d0:	e7f7      	b.n	800d8c2 <_Balloc+0x66>
 800d8d2:	bf00      	nop
 800d8d4:	0800e689 	.word	0x0800e689
 800d8d8:	0800e709 	.word	0x0800e709

0800d8dc <_Bfree>:
 800d8dc:	b570      	push	{r4, r5, r6, lr}
 800d8de:	69c6      	ldr	r6, [r0, #28]
 800d8e0:	4605      	mov	r5, r0
 800d8e2:	460c      	mov	r4, r1
 800d8e4:	b976      	cbnz	r6, 800d904 <_Bfree+0x28>
 800d8e6:	2010      	movs	r0, #16
 800d8e8:	f7fe f968 	bl	800bbbc <malloc>
 800d8ec:	4602      	mov	r2, r0
 800d8ee:	61e8      	str	r0, [r5, #28]
 800d8f0:	b920      	cbnz	r0, 800d8fc <_Bfree+0x20>
 800d8f2:	4b09      	ldr	r3, [pc, #36]	@ (800d918 <_Bfree+0x3c>)
 800d8f4:	4809      	ldr	r0, [pc, #36]	@ (800d91c <_Bfree+0x40>)
 800d8f6:	218f      	movs	r1, #143	@ 0x8f
 800d8f8:	f000 fdaa 	bl	800e450 <__assert_func>
 800d8fc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d900:	6006      	str	r6, [r0, #0]
 800d902:	60c6      	str	r6, [r0, #12]
 800d904:	b13c      	cbz	r4, 800d916 <_Bfree+0x3a>
 800d906:	69eb      	ldr	r3, [r5, #28]
 800d908:	6862      	ldr	r2, [r4, #4]
 800d90a:	68db      	ldr	r3, [r3, #12]
 800d90c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d910:	6021      	str	r1, [r4, #0]
 800d912:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d916:	bd70      	pop	{r4, r5, r6, pc}
 800d918:	0800e689 	.word	0x0800e689
 800d91c:	0800e709 	.word	0x0800e709

0800d920 <__multadd>:
 800d920:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d924:	690d      	ldr	r5, [r1, #16]
 800d926:	4607      	mov	r7, r0
 800d928:	460c      	mov	r4, r1
 800d92a:	461e      	mov	r6, r3
 800d92c:	f101 0c14 	add.w	ip, r1, #20
 800d930:	2000      	movs	r0, #0
 800d932:	f8dc 3000 	ldr.w	r3, [ip]
 800d936:	b299      	uxth	r1, r3
 800d938:	fb02 6101 	mla	r1, r2, r1, r6
 800d93c:	0c1e      	lsrs	r6, r3, #16
 800d93e:	0c0b      	lsrs	r3, r1, #16
 800d940:	fb02 3306 	mla	r3, r2, r6, r3
 800d944:	b289      	uxth	r1, r1
 800d946:	3001      	adds	r0, #1
 800d948:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d94c:	4285      	cmp	r5, r0
 800d94e:	f84c 1b04 	str.w	r1, [ip], #4
 800d952:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d956:	dcec      	bgt.n	800d932 <__multadd+0x12>
 800d958:	b30e      	cbz	r6, 800d99e <__multadd+0x7e>
 800d95a:	68a3      	ldr	r3, [r4, #8]
 800d95c:	42ab      	cmp	r3, r5
 800d95e:	dc19      	bgt.n	800d994 <__multadd+0x74>
 800d960:	6861      	ldr	r1, [r4, #4]
 800d962:	4638      	mov	r0, r7
 800d964:	3101      	adds	r1, #1
 800d966:	f7ff ff79 	bl	800d85c <_Balloc>
 800d96a:	4680      	mov	r8, r0
 800d96c:	b928      	cbnz	r0, 800d97a <__multadd+0x5a>
 800d96e:	4602      	mov	r2, r0
 800d970:	4b0c      	ldr	r3, [pc, #48]	@ (800d9a4 <__multadd+0x84>)
 800d972:	480d      	ldr	r0, [pc, #52]	@ (800d9a8 <__multadd+0x88>)
 800d974:	21ba      	movs	r1, #186	@ 0xba
 800d976:	f000 fd6b 	bl	800e450 <__assert_func>
 800d97a:	6922      	ldr	r2, [r4, #16]
 800d97c:	3202      	adds	r2, #2
 800d97e:	f104 010c 	add.w	r1, r4, #12
 800d982:	0092      	lsls	r2, r2, #2
 800d984:	300c      	adds	r0, #12
 800d986:	f000 fd55 	bl	800e434 <memcpy>
 800d98a:	4621      	mov	r1, r4
 800d98c:	4638      	mov	r0, r7
 800d98e:	f7ff ffa5 	bl	800d8dc <_Bfree>
 800d992:	4644      	mov	r4, r8
 800d994:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d998:	3501      	adds	r5, #1
 800d99a:	615e      	str	r6, [r3, #20]
 800d99c:	6125      	str	r5, [r4, #16]
 800d99e:	4620      	mov	r0, r4
 800d9a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d9a4:	0800e6f8 	.word	0x0800e6f8
 800d9a8:	0800e709 	.word	0x0800e709

0800d9ac <__hi0bits>:
 800d9ac:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800d9b0:	4603      	mov	r3, r0
 800d9b2:	bf36      	itet	cc
 800d9b4:	0403      	lslcc	r3, r0, #16
 800d9b6:	2000      	movcs	r0, #0
 800d9b8:	2010      	movcc	r0, #16
 800d9ba:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800d9be:	bf3c      	itt	cc
 800d9c0:	021b      	lslcc	r3, r3, #8
 800d9c2:	3008      	addcc	r0, #8
 800d9c4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d9c8:	bf3c      	itt	cc
 800d9ca:	011b      	lslcc	r3, r3, #4
 800d9cc:	3004      	addcc	r0, #4
 800d9ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d9d2:	bf3c      	itt	cc
 800d9d4:	009b      	lslcc	r3, r3, #2
 800d9d6:	3002      	addcc	r0, #2
 800d9d8:	2b00      	cmp	r3, #0
 800d9da:	db05      	blt.n	800d9e8 <__hi0bits+0x3c>
 800d9dc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800d9e0:	f100 0001 	add.w	r0, r0, #1
 800d9e4:	bf08      	it	eq
 800d9e6:	2020      	moveq	r0, #32
 800d9e8:	4770      	bx	lr

0800d9ea <__lo0bits>:
 800d9ea:	6803      	ldr	r3, [r0, #0]
 800d9ec:	4602      	mov	r2, r0
 800d9ee:	f013 0007 	ands.w	r0, r3, #7
 800d9f2:	d00b      	beq.n	800da0c <__lo0bits+0x22>
 800d9f4:	07d9      	lsls	r1, r3, #31
 800d9f6:	d421      	bmi.n	800da3c <__lo0bits+0x52>
 800d9f8:	0798      	lsls	r0, r3, #30
 800d9fa:	bf49      	itett	mi
 800d9fc:	085b      	lsrmi	r3, r3, #1
 800d9fe:	089b      	lsrpl	r3, r3, #2
 800da00:	2001      	movmi	r0, #1
 800da02:	6013      	strmi	r3, [r2, #0]
 800da04:	bf5c      	itt	pl
 800da06:	6013      	strpl	r3, [r2, #0]
 800da08:	2002      	movpl	r0, #2
 800da0a:	4770      	bx	lr
 800da0c:	b299      	uxth	r1, r3
 800da0e:	b909      	cbnz	r1, 800da14 <__lo0bits+0x2a>
 800da10:	0c1b      	lsrs	r3, r3, #16
 800da12:	2010      	movs	r0, #16
 800da14:	b2d9      	uxtb	r1, r3
 800da16:	b909      	cbnz	r1, 800da1c <__lo0bits+0x32>
 800da18:	3008      	adds	r0, #8
 800da1a:	0a1b      	lsrs	r3, r3, #8
 800da1c:	0719      	lsls	r1, r3, #28
 800da1e:	bf04      	itt	eq
 800da20:	091b      	lsreq	r3, r3, #4
 800da22:	3004      	addeq	r0, #4
 800da24:	0799      	lsls	r1, r3, #30
 800da26:	bf04      	itt	eq
 800da28:	089b      	lsreq	r3, r3, #2
 800da2a:	3002      	addeq	r0, #2
 800da2c:	07d9      	lsls	r1, r3, #31
 800da2e:	d403      	bmi.n	800da38 <__lo0bits+0x4e>
 800da30:	085b      	lsrs	r3, r3, #1
 800da32:	f100 0001 	add.w	r0, r0, #1
 800da36:	d003      	beq.n	800da40 <__lo0bits+0x56>
 800da38:	6013      	str	r3, [r2, #0]
 800da3a:	4770      	bx	lr
 800da3c:	2000      	movs	r0, #0
 800da3e:	4770      	bx	lr
 800da40:	2020      	movs	r0, #32
 800da42:	4770      	bx	lr

0800da44 <__i2b>:
 800da44:	b510      	push	{r4, lr}
 800da46:	460c      	mov	r4, r1
 800da48:	2101      	movs	r1, #1
 800da4a:	f7ff ff07 	bl	800d85c <_Balloc>
 800da4e:	4602      	mov	r2, r0
 800da50:	b928      	cbnz	r0, 800da5e <__i2b+0x1a>
 800da52:	4b05      	ldr	r3, [pc, #20]	@ (800da68 <__i2b+0x24>)
 800da54:	4805      	ldr	r0, [pc, #20]	@ (800da6c <__i2b+0x28>)
 800da56:	f240 1145 	movw	r1, #325	@ 0x145
 800da5a:	f000 fcf9 	bl	800e450 <__assert_func>
 800da5e:	2301      	movs	r3, #1
 800da60:	6144      	str	r4, [r0, #20]
 800da62:	6103      	str	r3, [r0, #16]
 800da64:	bd10      	pop	{r4, pc}
 800da66:	bf00      	nop
 800da68:	0800e6f8 	.word	0x0800e6f8
 800da6c:	0800e709 	.word	0x0800e709

0800da70 <__multiply>:
 800da70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da74:	4617      	mov	r7, r2
 800da76:	690a      	ldr	r2, [r1, #16]
 800da78:	693b      	ldr	r3, [r7, #16]
 800da7a:	429a      	cmp	r2, r3
 800da7c:	bfa8      	it	ge
 800da7e:	463b      	movge	r3, r7
 800da80:	4689      	mov	r9, r1
 800da82:	bfa4      	itt	ge
 800da84:	460f      	movge	r7, r1
 800da86:	4699      	movge	r9, r3
 800da88:	693d      	ldr	r5, [r7, #16]
 800da8a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800da8e:	68bb      	ldr	r3, [r7, #8]
 800da90:	6879      	ldr	r1, [r7, #4]
 800da92:	eb05 060a 	add.w	r6, r5, sl
 800da96:	42b3      	cmp	r3, r6
 800da98:	b085      	sub	sp, #20
 800da9a:	bfb8      	it	lt
 800da9c:	3101      	addlt	r1, #1
 800da9e:	f7ff fedd 	bl	800d85c <_Balloc>
 800daa2:	b930      	cbnz	r0, 800dab2 <__multiply+0x42>
 800daa4:	4602      	mov	r2, r0
 800daa6:	4b41      	ldr	r3, [pc, #260]	@ (800dbac <__multiply+0x13c>)
 800daa8:	4841      	ldr	r0, [pc, #260]	@ (800dbb0 <__multiply+0x140>)
 800daaa:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800daae:	f000 fccf 	bl	800e450 <__assert_func>
 800dab2:	f100 0414 	add.w	r4, r0, #20
 800dab6:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800daba:	4623      	mov	r3, r4
 800dabc:	2200      	movs	r2, #0
 800dabe:	4573      	cmp	r3, lr
 800dac0:	d320      	bcc.n	800db04 <__multiply+0x94>
 800dac2:	f107 0814 	add.w	r8, r7, #20
 800dac6:	f109 0114 	add.w	r1, r9, #20
 800daca:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800dace:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800dad2:	9302      	str	r3, [sp, #8]
 800dad4:	1beb      	subs	r3, r5, r7
 800dad6:	3b15      	subs	r3, #21
 800dad8:	f023 0303 	bic.w	r3, r3, #3
 800dadc:	3304      	adds	r3, #4
 800dade:	3715      	adds	r7, #21
 800dae0:	42bd      	cmp	r5, r7
 800dae2:	bf38      	it	cc
 800dae4:	2304      	movcc	r3, #4
 800dae6:	9301      	str	r3, [sp, #4]
 800dae8:	9b02      	ldr	r3, [sp, #8]
 800daea:	9103      	str	r1, [sp, #12]
 800daec:	428b      	cmp	r3, r1
 800daee:	d80c      	bhi.n	800db0a <__multiply+0x9a>
 800daf0:	2e00      	cmp	r6, #0
 800daf2:	dd03      	ble.n	800dafc <__multiply+0x8c>
 800daf4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800daf8:	2b00      	cmp	r3, #0
 800dafa:	d055      	beq.n	800dba8 <__multiply+0x138>
 800dafc:	6106      	str	r6, [r0, #16]
 800dafe:	b005      	add	sp, #20
 800db00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800db04:	f843 2b04 	str.w	r2, [r3], #4
 800db08:	e7d9      	b.n	800dabe <__multiply+0x4e>
 800db0a:	f8b1 a000 	ldrh.w	sl, [r1]
 800db0e:	f1ba 0f00 	cmp.w	sl, #0
 800db12:	d01f      	beq.n	800db54 <__multiply+0xe4>
 800db14:	46c4      	mov	ip, r8
 800db16:	46a1      	mov	r9, r4
 800db18:	2700      	movs	r7, #0
 800db1a:	f85c 2b04 	ldr.w	r2, [ip], #4
 800db1e:	f8d9 3000 	ldr.w	r3, [r9]
 800db22:	fa1f fb82 	uxth.w	fp, r2
 800db26:	b29b      	uxth	r3, r3
 800db28:	fb0a 330b 	mla	r3, sl, fp, r3
 800db2c:	443b      	add	r3, r7
 800db2e:	f8d9 7000 	ldr.w	r7, [r9]
 800db32:	0c12      	lsrs	r2, r2, #16
 800db34:	0c3f      	lsrs	r7, r7, #16
 800db36:	fb0a 7202 	mla	r2, sl, r2, r7
 800db3a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800db3e:	b29b      	uxth	r3, r3
 800db40:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800db44:	4565      	cmp	r5, ip
 800db46:	f849 3b04 	str.w	r3, [r9], #4
 800db4a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800db4e:	d8e4      	bhi.n	800db1a <__multiply+0xaa>
 800db50:	9b01      	ldr	r3, [sp, #4]
 800db52:	50e7      	str	r7, [r4, r3]
 800db54:	9b03      	ldr	r3, [sp, #12]
 800db56:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800db5a:	3104      	adds	r1, #4
 800db5c:	f1b9 0f00 	cmp.w	r9, #0
 800db60:	d020      	beq.n	800dba4 <__multiply+0x134>
 800db62:	6823      	ldr	r3, [r4, #0]
 800db64:	4647      	mov	r7, r8
 800db66:	46a4      	mov	ip, r4
 800db68:	f04f 0a00 	mov.w	sl, #0
 800db6c:	f8b7 b000 	ldrh.w	fp, [r7]
 800db70:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800db74:	fb09 220b 	mla	r2, r9, fp, r2
 800db78:	4452      	add	r2, sl
 800db7a:	b29b      	uxth	r3, r3
 800db7c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800db80:	f84c 3b04 	str.w	r3, [ip], #4
 800db84:	f857 3b04 	ldr.w	r3, [r7], #4
 800db88:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800db8c:	f8bc 3000 	ldrh.w	r3, [ip]
 800db90:	fb09 330a 	mla	r3, r9, sl, r3
 800db94:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800db98:	42bd      	cmp	r5, r7
 800db9a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800db9e:	d8e5      	bhi.n	800db6c <__multiply+0xfc>
 800dba0:	9a01      	ldr	r2, [sp, #4]
 800dba2:	50a3      	str	r3, [r4, r2]
 800dba4:	3404      	adds	r4, #4
 800dba6:	e79f      	b.n	800dae8 <__multiply+0x78>
 800dba8:	3e01      	subs	r6, #1
 800dbaa:	e7a1      	b.n	800daf0 <__multiply+0x80>
 800dbac:	0800e6f8 	.word	0x0800e6f8
 800dbb0:	0800e709 	.word	0x0800e709

0800dbb4 <__pow5mult>:
 800dbb4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dbb8:	4615      	mov	r5, r2
 800dbba:	f012 0203 	ands.w	r2, r2, #3
 800dbbe:	4607      	mov	r7, r0
 800dbc0:	460e      	mov	r6, r1
 800dbc2:	d007      	beq.n	800dbd4 <__pow5mult+0x20>
 800dbc4:	4c25      	ldr	r4, [pc, #148]	@ (800dc5c <__pow5mult+0xa8>)
 800dbc6:	3a01      	subs	r2, #1
 800dbc8:	2300      	movs	r3, #0
 800dbca:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800dbce:	f7ff fea7 	bl	800d920 <__multadd>
 800dbd2:	4606      	mov	r6, r0
 800dbd4:	10ad      	asrs	r5, r5, #2
 800dbd6:	d03d      	beq.n	800dc54 <__pow5mult+0xa0>
 800dbd8:	69fc      	ldr	r4, [r7, #28]
 800dbda:	b97c      	cbnz	r4, 800dbfc <__pow5mult+0x48>
 800dbdc:	2010      	movs	r0, #16
 800dbde:	f7fd ffed 	bl	800bbbc <malloc>
 800dbe2:	4602      	mov	r2, r0
 800dbe4:	61f8      	str	r0, [r7, #28]
 800dbe6:	b928      	cbnz	r0, 800dbf4 <__pow5mult+0x40>
 800dbe8:	4b1d      	ldr	r3, [pc, #116]	@ (800dc60 <__pow5mult+0xac>)
 800dbea:	481e      	ldr	r0, [pc, #120]	@ (800dc64 <__pow5mult+0xb0>)
 800dbec:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800dbf0:	f000 fc2e 	bl	800e450 <__assert_func>
 800dbf4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800dbf8:	6004      	str	r4, [r0, #0]
 800dbfa:	60c4      	str	r4, [r0, #12]
 800dbfc:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800dc00:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800dc04:	b94c      	cbnz	r4, 800dc1a <__pow5mult+0x66>
 800dc06:	f240 2171 	movw	r1, #625	@ 0x271
 800dc0a:	4638      	mov	r0, r7
 800dc0c:	f7ff ff1a 	bl	800da44 <__i2b>
 800dc10:	2300      	movs	r3, #0
 800dc12:	f8c8 0008 	str.w	r0, [r8, #8]
 800dc16:	4604      	mov	r4, r0
 800dc18:	6003      	str	r3, [r0, #0]
 800dc1a:	f04f 0900 	mov.w	r9, #0
 800dc1e:	07eb      	lsls	r3, r5, #31
 800dc20:	d50a      	bpl.n	800dc38 <__pow5mult+0x84>
 800dc22:	4631      	mov	r1, r6
 800dc24:	4622      	mov	r2, r4
 800dc26:	4638      	mov	r0, r7
 800dc28:	f7ff ff22 	bl	800da70 <__multiply>
 800dc2c:	4631      	mov	r1, r6
 800dc2e:	4680      	mov	r8, r0
 800dc30:	4638      	mov	r0, r7
 800dc32:	f7ff fe53 	bl	800d8dc <_Bfree>
 800dc36:	4646      	mov	r6, r8
 800dc38:	106d      	asrs	r5, r5, #1
 800dc3a:	d00b      	beq.n	800dc54 <__pow5mult+0xa0>
 800dc3c:	6820      	ldr	r0, [r4, #0]
 800dc3e:	b938      	cbnz	r0, 800dc50 <__pow5mult+0x9c>
 800dc40:	4622      	mov	r2, r4
 800dc42:	4621      	mov	r1, r4
 800dc44:	4638      	mov	r0, r7
 800dc46:	f7ff ff13 	bl	800da70 <__multiply>
 800dc4a:	6020      	str	r0, [r4, #0]
 800dc4c:	f8c0 9000 	str.w	r9, [r0]
 800dc50:	4604      	mov	r4, r0
 800dc52:	e7e4      	b.n	800dc1e <__pow5mult+0x6a>
 800dc54:	4630      	mov	r0, r6
 800dc56:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dc5a:	bf00      	nop
 800dc5c:	0800e7bc 	.word	0x0800e7bc
 800dc60:	0800e689 	.word	0x0800e689
 800dc64:	0800e709 	.word	0x0800e709

0800dc68 <__lshift>:
 800dc68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dc6c:	460c      	mov	r4, r1
 800dc6e:	6849      	ldr	r1, [r1, #4]
 800dc70:	6923      	ldr	r3, [r4, #16]
 800dc72:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800dc76:	68a3      	ldr	r3, [r4, #8]
 800dc78:	4607      	mov	r7, r0
 800dc7a:	4691      	mov	r9, r2
 800dc7c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800dc80:	f108 0601 	add.w	r6, r8, #1
 800dc84:	42b3      	cmp	r3, r6
 800dc86:	db0b      	blt.n	800dca0 <__lshift+0x38>
 800dc88:	4638      	mov	r0, r7
 800dc8a:	f7ff fde7 	bl	800d85c <_Balloc>
 800dc8e:	4605      	mov	r5, r0
 800dc90:	b948      	cbnz	r0, 800dca6 <__lshift+0x3e>
 800dc92:	4602      	mov	r2, r0
 800dc94:	4b28      	ldr	r3, [pc, #160]	@ (800dd38 <__lshift+0xd0>)
 800dc96:	4829      	ldr	r0, [pc, #164]	@ (800dd3c <__lshift+0xd4>)
 800dc98:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800dc9c:	f000 fbd8 	bl	800e450 <__assert_func>
 800dca0:	3101      	adds	r1, #1
 800dca2:	005b      	lsls	r3, r3, #1
 800dca4:	e7ee      	b.n	800dc84 <__lshift+0x1c>
 800dca6:	2300      	movs	r3, #0
 800dca8:	f100 0114 	add.w	r1, r0, #20
 800dcac:	f100 0210 	add.w	r2, r0, #16
 800dcb0:	4618      	mov	r0, r3
 800dcb2:	4553      	cmp	r3, sl
 800dcb4:	db33      	blt.n	800dd1e <__lshift+0xb6>
 800dcb6:	6920      	ldr	r0, [r4, #16]
 800dcb8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800dcbc:	f104 0314 	add.w	r3, r4, #20
 800dcc0:	f019 091f 	ands.w	r9, r9, #31
 800dcc4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800dcc8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800dccc:	d02b      	beq.n	800dd26 <__lshift+0xbe>
 800dcce:	f1c9 0e20 	rsb	lr, r9, #32
 800dcd2:	468a      	mov	sl, r1
 800dcd4:	2200      	movs	r2, #0
 800dcd6:	6818      	ldr	r0, [r3, #0]
 800dcd8:	fa00 f009 	lsl.w	r0, r0, r9
 800dcdc:	4310      	orrs	r0, r2
 800dcde:	f84a 0b04 	str.w	r0, [sl], #4
 800dce2:	f853 2b04 	ldr.w	r2, [r3], #4
 800dce6:	459c      	cmp	ip, r3
 800dce8:	fa22 f20e 	lsr.w	r2, r2, lr
 800dcec:	d8f3      	bhi.n	800dcd6 <__lshift+0x6e>
 800dcee:	ebac 0304 	sub.w	r3, ip, r4
 800dcf2:	3b15      	subs	r3, #21
 800dcf4:	f023 0303 	bic.w	r3, r3, #3
 800dcf8:	3304      	adds	r3, #4
 800dcfa:	f104 0015 	add.w	r0, r4, #21
 800dcfe:	4560      	cmp	r0, ip
 800dd00:	bf88      	it	hi
 800dd02:	2304      	movhi	r3, #4
 800dd04:	50ca      	str	r2, [r1, r3]
 800dd06:	b10a      	cbz	r2, 800dd0c <__lshift+0xa4>
 800dd08:	f108 0602 	add.w	r6, r8, #2
 800dd0c:	3e01      	subs	r6, #1
 800dd0e:	4638      	mov	r0, r7
 800dd10:	612e      	str	r6, [r5, #16]
 800dd12:	4621      	mov	r1, r4
 800dd14:	f7ff fde2 	bl	800d8dc <_Bfree>
 800dd18:	4628      	mov	r0, r5
 800dd1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dd1e:	f842 0f04 	str.w	r0, [r2, #4]!
 800dd22:	3301      	adds	r3, #1
 800dd24:	e7c5      	b.n	800dcb2 <__lshift+0x4a>
 800dd26:	3904      	subs	r1, #4
 800dd28:	f853 2b04 	ldr.w	r2, [r3], #4
 800dd2c:	f841 2f04 	str.w	r2, [r1, #4]!
 800dd30:	459c      	cmp	ip, r3
 800dd32:	d8f9      	bhi.n	800dd28 <__lshift+0xc0>
 800dd34:	e7ea      	b.n	800dd0c <__lshift+0xa4>
 800dd36:	bf00      	nop
 800dd38:	0800e6f8 	.word	0x0800e6f8
 800dd3c:	0800e709 	.word	0x0800e709

0800dd40 <__mcmp>:
 800dd40:	690a      	ldr	r2, [r1, #16]
 800dd42:	4603      	mov	r3, r0
 800dd44:	6900      	ldr	r0, [r0, #16]
 800dd46:	1a80      	subs	r0, r0, r2
 800dd48:	b530      	push	{r4, r5, lr}
 800dd4a:	d10e      	bne.n	800dd6a <__mcmp+0x2a>
 800dd4c:	3314      	adds	r3, #20
 800dd4e:	3114      	adds	r1, #20
 800dd50:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800dd54:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800dd58:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800dd5c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800dd60:	4295      	cmp	r5, r2
 800dd62:	d003      	beq.n	800dd6c <__mcmp+0x2c>
 800dd64:	d205      	bcs.n	800dd72 <__mcmp+0x32>
 800dd66:	f04f 30ff 	mov.w	r0, #4294967295
 800dd6a:	bd30      	pop	{r4, r5, pc}
 800dd6c:	42a3      	cmp	r3, r4
 800dd6e:	d3f3      	bcc.n	800dd58 <__mcmp+0x18>
 800dd70:	e7fb      	b.n	800dd6a <__mcmp+0x2a>
 800dd72:	2001      	movs	r0, #1
 800dd74:	e7f9      	b.n	800dd6a <__mcmp+0x2a>
	...

0800dd78 <__mdiff>:
 800dd78:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dd7c:	4689      	mov	r9, r1
 800dd7e:	4606      	mov	r6, r0
 800dd80:	4611      	mov	r1, r2
 800dd82:	4648      	mov	r0, r9
 800dd84:	4614      	mov	r4, r2
 800dd86:	f7ff ffdb 	bl	800dd40 <__mcmp>
 800dd8a:	1e05      	subs	r5, r0, #0
 800dd8c:	d112      	bne.n	800ddb4 <__mdiff+0x3c>
 800dd8e:	4629      	mov	r1, r5
 800dd90:	4630      	mov	r0, r6
 800dd92:	f7ff fd63 	bl	800d85c <_Balloc>
 800dd96:	4602      	mov	r2, r0
 800dd98:	b928      	cbnz	r0, 800dda6 <__mdiff+0x2e>
 800dd9a:	4b3f      	ldr	r3, [pc, #252]	@ (800de98 <__mdiff+0x120>)
 800dd9c:	f240 2137 	movw	r1, #567	@ 0x237
 800dda0:	483e      	ldr	r0, [pc, #248]	@ (800de9c <__mdiff+0x124>)
 800dda2:	f000 fb55 	bl	800e450 <__assert_func>
 800dda6:	2301      	movs	r3, #1
 800dda8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800ddac:	4610      	mov	r0, r2
 800ddae:	b003      	add	sp, #12
 800ddb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ddb4:	bfbc      	itt	lt
 800ddb6:	464b      	movlt	r3, r9
 800ddb8:	46a1      	movlt	r9, r4
 800ddba:	4630      	mov	r0, r6
 800ddbc:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800ddc0:	bfba      	itte	lt
 800ddc2:	461c      	movlt	r4, r3
 800ddc4:	2501      	movlt	r5, #1
 800ddc6:	2500      	movge	r5, #0
 800ddc8:	f7ff fd48 	bl	800d85c <_Balloc>
 800ddcc:	4602      	mov	r2, r0
 800ddce:	b918      	cbnz	r0, 800ddd8 <__mdiff+0x60>
 800ddd0:	4b31      	ldr	r3, [pc, #196]	@ (800de98 <__mdiff+0x120>)
 800ddd2:	f240 2145 	movw	r1, #581	@ 0x245
 800ddd6:	e7e3      	b.n	800dda0 <__mdiff+0x28>
 800ddd8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800dddc:	6926      	ldr	r6, [r4, #16]
 800ddde:	60c5      	str	r5, [r0, #12]
 800dde0:	f109 0310 	add.w	r3, r9, #16
 800dde4:	f109 0514 	add.w	r5, r9, #20
 800dde8:	f104 0e14 	add.w	lr, r4, #20
 800ddec:	f100 0b14 	add.w	fp, r0, #20
 800ddf0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800ddf4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800ddf8:	9301      	str	r3, [sp, #4]
 800ddfa:	46d9      	mov	r9, fp
 800ddfc:	f04f 0c00 	mov.w	ip, #0
 800de00:	9b01      	ldr	r3, [sp, #4]
 800de02:	f85e 0b04 	ldr.w	r0, [lr], #4
 800de06:	f853 af04 	ldr.w	sl, [r3, #4]!
 800de0a:	9301      	str	r3, [sp, #4]
 800de0c:	fa1f f38a 	uxth.w	r3, sl
 800de10:	4619      	mov	r1, r3
 800de12:	b283      	uxth	r3, r0
 800de14:	1acb      	subs	r3, r1, r3
 800de16:	0c00      	lsrs	r0, r0, #16
 800de18:	4463      	add	r3, ip
 800de1a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800de1e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800de22:	b29b      	uxth	r3, r3
 800de24:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800de28:	4576      	cmp	r6, lr
 800de2a:	f849 3b04 	str.w	r3, [r9], #4
 800de2e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800de32:	d8e5      	bhi.n	800de00 <__mdiff+0x88>
 800de34:	1b33      	subs	r3, r6, r4
 800de36:	3b15      	subs	r3, #21
 800de38:	f023 0303 	bic.w	r3, r3, #3
 800de3c:	3415      	adds	r4, #21
 800de3e:	3304      	adds	r3, #4
 800de40:	42a6      	cmp	r6, r4
 800de42:	bf38      	it	cc
 800de44:	2304      	movcc	r3, #4
 800de46:	441d      	add	r5, r3
 800de48:	445b      	add	r3, fp
 800de4a:	461e      	mov	r6, r3
 800de4c:	462c      	mov	r4, r5
 800de4e:	4544      	cmp	r4, r8
 800de50:	d30e      	bcc.n	800de70 <__mdiff+0xf8>
 800de52:	f108 0103 	add.w	r1, r8, #3
 800de56:	1b49      	subs	r1, r1, r5
 800de58:	f021 0103 	bic.w	r1, r1, #3
 800de5c:	3d03      	subs	r5, #3
 800de5e:	45a8      	cmp	r8, r5
 800de60:	bf38      	it	cc
 800de62:	2100      	movcc	r1, #0
 800de64:	440b      	add	r3, r1
 800de66:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800de6a:	b191      	cbz	r1, 800de92 <__mdiff+0x11a>
 800de6c:	6117      	str	r7, [r2, #16]
 800de6e:	e79d      	b.n	800ddac <__mdiff+0x34>
 800de70:	f854 1b04 	ldr.w	r1, [r4], #4
 800de74:	46e6      	mov	lr, ip
 800de76:	0c08      	lsrs	r0, r1, #16
 800de78:	fa1c fc81 	uxtah	ip, ip, r1
 800de7c:	4471      	add	r1, lr
 800de7e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800de82:	b289      	uxth	r1, r1
 800de84:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800de88:	f846 1b04 	str.w	r1, [r6], #4
 800de8c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800de90:	e7dd      	b.n	800de4e <__mdiff+0xd6>
 800de92:	3f01      	subs	r7, #1
 800de94:	e7e7      	b.n	800de66 <__mdiff+0xee>
 800de96:	bf00      	nop
 800de98:	0800e6f8 	.word	0x0800e6f8
 800de9c:	0800e709 	.word	0x0800e709

0800dea0 <__d2b>:
 800dea0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800dea4:	460f      	mov	r7, r1
 800dea6:	2101      	movs	r1, #1
 800dea8:	ec59 8b10 	vmov	r8, r9, d0
 800deac:	4616      	mov	r6, r2
 800deae:	f7ff fcd5 	bl	800d85c <_Balloc>
 800deb2:	4604      	mov	r4, r0
 800deb4:	b930      	cbnz	r0, 800dec4 <__d2b+0x24>
 800deb6:	4602      	mov	r2, r0
 800deb8:	4b23      	ldr	r3, [pc, #140]	@ (800df48 <__d2b+0xa8>)
 800deba:	4824      	ldr	r0, [pc, #144]	@ (800df4c <__d2b+0xac>)
 800debc:	f240 310f 	movw	r1, #783	@ 0x30f
 800dec0:	f000 fac6 	bl	800e450 <__assert_func>
 800dec4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800dec8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800decc:	b10d      	cbz	r5, 800ded2 <__d2b+0x32>
 800dece:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ded2:	9301      	str	r3, [sp, #4]
 800ded4:	f1b8 0300 	subs.w	r3, r8, #0
 800ded8:	d023      	beq.n	800df22 <__d2b+0x82>
 800deda:	4668      	mov	r0, sp
 800dedc:	9300      	str	r3, [sp, #0]
 800dede:	f7ff fd84 	bl	800d9ea <__lo0bits>
 800dee2:	e9dd 1200 	ldrd	r1, r2, [sp]
 800dee6:	b1d0      	cbz	r0, 800df1e <__d2b+0x7e>
 800dee8:	f1c0 0320 	rsb	r3, r0, #32
 800deec:	fa02 f303 	lsl.w	r3, r2, r3
 800def0:	430b      	orrs	r3, r1
 800def2:	40c2      	lsrs	r2, r0
 800def4:	6163      	str	r3, [r4, #20]
 800def6:	9201      	str	r2, [sp, #4]
 800def8:	9b01      	ldr	r3, [sp, #4]
 800defa:	61a3      	str	r3, [r4, #24]
 800defc:	2b00      	cmp	r3, #0
 800defe:	bf0c      	ite	eq
 800df00:	2201      	moveq	r2, #1
 800df02:	2202      	movne	r2, #2
 800df04:	6122      	str	r2, [r4, #16]
 800df06:	b1a5      	cbz	r5, 800df32 <__d2b+0x92>
 800df08:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800df0c:	4405      	add	r5, r0
 800df0e:	603d      	str	r5, [r7, #0]
 800df10:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800df14:	6030      	str	r0, [r6, #0]
 800df16:	4620      	mov	r0, r4
 800df18:	b003      	add	sp, #12
 800df1a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800df1e:	6161      	str	r1, [r4, #20]
 800df20:	e7ea      	b.n	800def8 <__d2b+0x58>
 800df22:	a801      	add	r0, sp, #4
 800df24:	f7ff fd61 	bl	800d9ea <__lo0bits>
 800df28:	9b01      	ldr	r3, [sp, #4]
 800df2a:	6163      	str	r3, [r4, #20]
 800df2c:	3020      	adds	r0, #32
 800df2e:	2201      	movs	r2, #1
 800df30:	e7e8      	b.n	800df04 <__d2b+0x64>
 800df32:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800df36:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800df3a:	6038      	str	r0, [r7, #0]
 800df3c:	6918      	ldr	r0, [r3, #16]
 800df3e:	f7ff fd35 	bl	800d9ac <__hi0bits>
 800df42:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800df46:	e7e5      	b.n	800df14 <__d2b+0x74>
 800df48:	0800e6f8 	.word	0x0800e6f8
 800df4c:	0800e709 	.word	0x0800e709

0800df50 <__sfputc_r>:
 800df50:	6893      	ldr	r3, [r2, #8]
 800df52:	3b01      	subs	r3, #1
 800df54:	2b00      	cmp	r3, #0
 800df56:	b410      	push	{r4}
 800df58:	6093      	str	r3, [r2, #8]
 800df5a:	da08      	bge.n	800df6e <__sfputc_r+0x1e>
 800df5c:	6994      	ldr	r4, [r2, #24]
 800df5e:	42a3      	cmp	r3, r4
 800df60:	db01      	blt.n	800df66 <__sfputc_r+0x16>
 800df62:	290a      	cmp	r1, #10
 800df64:	d103      	bne.n	800df6e <__sfputc_r+0x1e>
 800df66:	f85d 4b04 	ldr.w	r4, [sp], #4
 800df6a:	f7fe bcb0 	b.w	800c8ce <__swbuf_r>
 800df6e:	6813      	ldr	r3, [r2, #0]
 800df70:	1c58      	adds	r0, r3, #1
 800df72:	6010      	str	r0, [r2, #0]
 800df74:	7019      	strb	r1, [r3, #0]
 800df76:	4608      	mov	r0, r1
 800df78:	f85d 4b04 	ldr.w	r4, [sp], #4
 800df7c:	4770      	bx	lr

0800df7e <__sfputs_r>:
 800df7e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800df80:	4606      	mov	r6, r0
 800df82:	460f      	mov	r7, r1
 800df84:	4614      	mov	r4, r2
 800df86:	18d5      	adds	r5, r2, r3
 800df88:	42ac      	cmp	r4, r5
 800df8a:	d101      	bne.n	800df90 <__sfputs_r+0x12>
 800df8c:	2000      	movs	r0, #0
 800df8e:	e007      	b.n	800dfa0 <__sfputs_r+0x22>
 800df90:	f814 1b01 	ldrb.w	r1, [r4], #1
 800df94:	463a      	mov	r2, r7
 800df96:	4630      	mov	r0, r6
 800df98:	f7ff ffda 	bl	800df50 <__sfputc_r>
 800df9c:	1c43      	adds	r3, r0, #1
 800df9e:	d1f3      	bne.n	800df88 <__sfputs_r+0xa>
 800dfa0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800dfa4 <_vfiprintf_r>:
 800dfa4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dfa8:	460d      	mov	r5, r1
 800dfaa:	b09d      	sub	sp, #116	@ 0x74
 800dfac:	4614      	mov	r4, r2
 800dfae:	4698      	mov	r8, r3
 800dfb0:	4606      	mov	r6, r0
 800dfb2:	b118      	cbz	r0, 800dfbc <_vfiprintf_r+0x18>
 800dfb4:	6a03      	ldr	r3, [r0, #32]
 800dfb6:	b90b      	cbnz	r3, 800dfbc <_vfiprintf_r+0x18>
 800dfb8:	f7fe fba0 	bl	800c6fc <__sinit>
 800dfbc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800dfbe:	07d9      	lsls	r1, r3, #31
 800dfc0:	d405      	bmi.n	800dfce <_vfiprintf_r+0x2a>
 800dfc2:	89ab      	ldrh	r3, [r5, #12]
 800dfc4:	059a      	lsls	r2, r3, #22
 800dfc6:	d402      	bmi.n	800dfce <_vfiprintf_r+0x2a>
 800dfc8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800dfca:	f7fe fda2 	bl	800cb12 <__retarget_lock_acquire_recursive>
 800dfce:	89ab      	ldrh	r3, [r5, #12]
 800dfd0:	071b      	lsls	r3, r3, #28
 800dfd2:	d501      	bpl.n	800dfd8 <_vfiprintf_r+0x34>
 800dfd4:	692b      	ldr	r3, [r5, #16]
 800dfd6:	b99b      	cbnz	r3, 800e000 <_vfiprintf_r+0x5c>
 800dfd8:	4629      	mov	r1, r5
 800dfda:	4630      	mov	r0, r6
 800dfdc:	f7fe fcb6 	bl	800c94c <__swsetup_r>
 800dfe0:	b170      	cbz	r0, 800e000 <_vfiprintf_r+0x5c>
 800dfe2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800dfe4:	07dc      	lsls	r4, r3, #31
 800dfe6:	d504      	bpl.n	800dff2 <_vfiprintf_r+0x4e>
 800dfe8:	f04f 30ff 	mov.w	r0, #4294967295
 800dfec:	b01d      	add	sp, #116	@ 0x74
 800dfee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dff2:	89ab      	ldrh	r3, [r5, #12]
 800dff4:	0598      	lsls	r0, r3, #22
 800dff6:	d4f7      	bmi.n	800dfe8 <_vfiprintf_r+0x44>
 800dff8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800dffa:	f7fe fd8b 	bl	800cb14 <__retarget_lock_release_recursive>
 800dffe:	e7f3      	b.n	800dfe8 <_vfiprintf_r+0x44>
 800e000:	2300      	movs	r3, #0
 800e002:	9309      	str	r3, [sp, #36]	@ 0x24
 800e004:	2320      	movs	r3, #32
 800e006:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e00a:	f8cd 800c 	str.w	r8, [sp, #12]
 800e00e:	2330      	movs	r3, #48	@ 0x30
 800e010:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800e1c0 <_vfiprintf_r+0x21c>
 800e014:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e018:	f04f 0901 	mov.w	r9, #1
 800e01c:	4623      	mov	r3, r4
 800e01e:	469a      	mov	sl, r3
 800e020:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e024:	b10a      	cbz	r2, 800e02a <_vfiprintf_r+0x86>
 800e026:	2a25      	cmp	r2, #37	@ 0x25
 800e028:	d1f9      	bne.n	800e01e <_vfiprintf_r+0x7a>
 800e02a:	ebba 0b04 	subs.w	fp, sl, r4
 800e02e:	d00b      	beq.n	800e048 <_vfiprintf_r+0xa4>
 800e030:	465b      	mov	r3, fp
 800e032:	4622      	mov	r2, r4
 800e034:	4629      	mov	r1, r5
 800e036:	4630      	mov	r0, r6
 800e038:	f7ff ffa1 	bl	800df7e <__sfputs_r>
 800e03c:	3001      	adds	r0, #1
 800e03e:	f000 80a7 	beq.w	800e190 <_vfiprintf_r+0x1ec>
 800e042:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e044:	445a      	add	r2, fp
 800e046:	9209      	str	r2, [sp, #36]	@ 0x24
 800e048:	f89a 3000 	ldrb.w	r3, [sl]
 800e04c:	2b00      	cmp	r3, #0
 800e04e:	f000 809f 	beq.w	800e190 <_vfiprintf_r+0x1ec>
 800e052:	2300      	movs	r3, #0
 800e054:	f04f 32ff 	mov.w	r2, #4294967295
 800e058:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e05c:	f10a 0a01 	add.w	sl, sl, #1
 800e060:	9304      	str	r3, [sp, #16]
 800e062:	9307      	str	r3, [sp, #28]
 800e064:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e068:	931a      	str	r3, [sp, #104]	@ 0x68
 800e06a:	4654      	mov	r4, sl
 800e06c:	2205      	movs	r2, #5
 800e06e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e072:	4853      	ldr	r0, [pc, #332]	@ (800e1c0 <_vfiprintf_r+0x21c>)
 800e074:	f7f2 f8ac 	bl	80001d0 <memchr>
 800e078:	9a04      	ldr	r2, [sp, #16]
 800e07a:	b9d8      	cbnz	r0, 800e0b4 <_vfiprintf_r+0x110>
 800e07c:	06d1      	lsls	r1, r2, #27
 800e07e:	bf44      	itt	mi
 800e080:	2320      	movmi	r3, #32
 800e082:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e086:	0713      	lsls	r3, r2, #28
 800e088:	bf44      	itt	mi
 800e08a:	232b      	movmi	r3, #43	@ 0x2b
 800e08c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e090:	f89a 3000 	ldrb.w	r3, [sl]
 800e094:	2b2a      	cmp	r3, #42	@ 0x2a
 800e096:	d015      	beq.n	800e0c4 <_vfiprintf_r+0x120>
 800e098:	9a07      	ldr	r2, [sp, #28]
 800e09a:	4654      	mov	r4, sl
 800e09c:	2000      	movs	r0, #0
 800e09e:	f04f 0c0a 	mov.w	ip, #10
 800e0a2:	4621      	mov	r1, r4
 800e0a4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e0a8:	3b30      	subs	r3, #48	@ 0x30
 800e0aa:	2b09      	cmp	r3, #9
 800e0ac:	d94b      	bls.n	800e146 <_vfiprintf_r+0x1a2>
 800e0ae:	b1b0      	cbz	r0, 800e0de <_vfiprintf_r+0x13a>
 800e0b0:	9207      	str	r2, [sp, #28]
 800e0b2:	e014      	b.n	800e0de <_vfiprintf_r+0x13a>
 800e0b4:	eba0 0308 	sub.w	r3, r0, r8
 800e0b8:	fa09 f303 	lsl.w	r3, r9, r3
 800e0bc:	4313      	orrs	r3, r2
 800e0be:	9304      	str	r3, [sp, #16]
 800e0c0:	46a2      	mov	sl, r4
 800e0c2:	e7d2      	b.n	800e06a <_vfiprintf_r+0xc6>
 800e0c4:	9b03      	ldr	r3, [sp, #12]
 800e0c6:	1d19      	adds	r1, r3, #4
 800e0c8:	681b      	ldr	r3, [r3, #0]
 800e0ca:	9103      	str	r1, [sp, #12]
 800e0cc:	2b00      	cmp	r3, #0
 800e0ce:	bfbb      	ittet	lt
 800e0d0:	425b      	neglt	r3, r3
 800e0d2:	f042 0202 	orrlt.w	r2, r2, #2
 800e0d6:	9307      	strge	r3, [sp, #28]
 800e0d8:	9307      	strlt	r3, [sp, #28]
 800e0da:	bfb8      	it	lt
 800e0dc:	9204      	strlt	r2, [sp, #16]
 800e0de:	7823      	ldrb	r3, [r4, #0]
 800e0e0:	2b2e      	cmp	r3, #46	@ 0x2e
 800e0e2:	d10a      	bne.n	800e0fa <_vfiprintf_r+0x156>
 800e0e4:	7863      	ldrb	r3, [r4, #1]
 800e0e6:	2b2a      	cmp	r3, #42	@ 0x2a
 800e0e8:	d132      	bne.n	800e150 <_vfiprintf_r+0x1ac>
 800e0ea:	9b03      	ldr	r3, [sp, #12]
 800e0ec:	1d1a      	adds	r2, r3, #4
 800e0ee:	681b      	ldr	r3, [r3, #0]
 800e0f0:	9203      	str	r2, [sp, #12]
 800e0f2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e0f6:	3402      	adds	r4, #2
 800e0f8:	9305      	str	r3, [sp, #20]
 800e0fa:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800e1d0 <_vfiprintf_r+0x22c>
 800e0fe:	7821      	ldrb	r1, [r4, #0]
 800e100:	2203      	movs	r2, #3
 800e102:	4650      	mov	r0, sl
 800e104:	f7f2 f864 	bl	80001d0 <memchr>
 800e108:	b138      	cbz	r0, 800e11a <_vfiprintf_r+0x176>
 800e10a:	9b04      	ldr	r3, [sp, #16]
 800e10c:	eba0 000a 	sub.w	r0, r0, sl
 800e110:	2240      	movs	r2, #64	@ 0x40
 800e112:	4082      	lsls	r2, r0
 800e114:	4313      	orrs	r3, r2
 800e116:	3401      	adds	r4, #1
 800e118:	9304      	str	r3, [sp, #16]
 800e11a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e11e:	4829      	ldr	r0, [pc, #164]	@ (800e1c4 <_vfiprintf_r+0x220>)
 800e120:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e124:	2206      	movs	r2, #6
 800e126:	f7f2 f853 	bl	80001d0 <memchr>
 800e12a:	2800      	cmp	r0, #0
 800e12c:	d03f      	beq.n	800e1ae <_vfiprintf_r+0x20a>
 800e12e:	4b26      	ldr	r3, [pc, #152]	@ (800e1c8 <_vfiprintf_r+0x224>)
 800e130:	bb1b      	cbnz	r3, 800e17a <_vfiprintf_r+0x1d6>
 800e132:	9b03      	ldr	r3, [sp, #12]
 800e134:	3307      	adds	r3, #7
 800e136:	f023 0307 	bic.w	r3, r3, #7
 800e13a:	3308      	adds	r3, #8
 800e13c:	9303      	str	r3, [sp, #12]
 800e13e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e140:	443b      	add	r3, r7
 800e142:	9309      	str	r3, [sp, #36]	@ 0x24
 800e144:	e76a      	b.n	800e01c <_vfiprintf_r+0x78>
 800e146:	fb0c 3202 	mla	r2, ip, r2, r3
 800e14a:	460c      	mov	r4, r1
 800e14c:	2001      	movs	r0, #1
 800e14e:	e7a8      	b.n	800e0a2 <_vfiprintf_r+0xfe>
 800e150:	2300      	movs	r3, #0
 800e152:	3401      	adds	r4, #1
 800e154:	9305      	str	r3, [sp, #20]
 800e156:	4619      	mov	r1, r3
 800e158:	f04f 0c0a 	mov.w	ip, #10
 800e15c:	4620      	mov	r0, r4
 800e15e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e162:	3a30      	subs	r2, #48	@ 0x30
 800e164:	2a09      	cmp	r2, #9
 800e166:	d903      	bls.n	800e170 <_vfiprintf_r+0x1cc>
 800e168:	2b00      	cmp	r3, #0
 800e16a:	d0c6      	beq.n	800e0fa <_vfiprintf_r+0x156>
 800e16c:	9105      	str	r1, [sp, #20]
 800e16e:	e7c4      	b.n	800e0fa <_vfiprintf_r+0x156>
 800e170:	fb0c 2101 	mla	r1, ip, r1, r2
 800e174:	4604      	mov	r4, r0
 800e176:	2301      	movs	r3, #1
 800e178:	e7f0      	b.n	800e15c <_vfiprintf_r+0x1b8>
 800e17a:	ab03      	add	r3, sp, #12
 800e17c:	9300      	str	r3, [sp, #0]
 800e17e:	462a      	mov	r2, r5
 800e180:	4b12      	ldr	r3, [pc, #72]	@ (800e1cc <_vfiprintf_r+0x228>)
 800e182:	a904      	add	r1, sp, #16
 800e184:	4630      	mov	r0, r6
 800e186:	f7fd fe77 	bl	800be78 <_printf_float>
 800e18a:	4607      	mov	r7, r0
 800e18c:	1c78      	adds	r0, r7, #1
 800e18e:	d1d6      	bne.n	800e13e <_vfiprintf_r+0x19a>
 800e190:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e192:	07d9      	lsls	r1, r3, #31
 800e194:	d405      	bmi.n	800e1a2 <_vfiprintf_r+0x1fe>
 800e196:	89ab      	ldrh	r3, [r5, #12]
 800e198:	059a      	lsls	r2, r3, #22
 800e19a:	d402      	bmi.n	800e1a2 <_vfiprintf_r+0x1fe>
 800e19c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e19e:	f7fe fcb9 	bl	800cb14 <__retarget_lock_release_recursive>
 800e1a2:	89ab      	ldrh	r3, [r5, #12]
 800e1a4:	065b      	lsls	r3, r3, #25
 800e1a6:	f53f af1f 	bmi.w	800dfe8 <_vfiprintf_r+0x44>
 800e1aa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e1ac:	e71e      	b.n	800dfec <_vfiprintf_r+0x48>
 800e1ae:	ab03      	add	r3, sp, #12
 800e1b0:	9300      	str	r3, [sp, #0]
 800e1b2:	462a      	mov	r2, r5
 800e1b4:	4b05      	ldr	r3, [pc, #20]	@ (800e1cc <_vfiprintf_r+0x228>)
 800e1b6:	a904      	add	r1, sp, #16
 800e1b8:	4630      	mov	r0, r6
 800e1ba:	f7fe f8f5 	bl	800c3a8 <_printf_i>
 800e1be:	e7e4      	b.n	800e18a <_vfiprintf_r+0x1e6>
 800e1c0:	0800e762 	.word	0x0800e762
 800e1c4:	0800e76c 	.word	0x0800e76c
 800e1c8:	0800be79 	.word	0x0800be79
 800e1cc:	0800df7f 	.word	0x0800df7f
 800e1d0:	0800e768 	.word	0x0800e768

0800e1d4 <__sflush_r>:
 800e1d4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e1d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e1dc:	0716      	lsls	r6, r2, #28
 800e1de:	4605      	mov	r5, r0
 800e1e0:	460c      	mov	r4, r1
 800e1e2:	d454      	bmi.n	800e28e <__sflush_r+0xba>
 800e1e4:	684b      	ldr	r3, [r1, #4]
 800e1e6:	2b00      	cmp	r3, #0
 800e1e8:	dc02      	bgt.n	800e1f0 <__sflush_r+0x1c>
 800e1ea:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800e1ec:	2b00      	cmp	r3, #0
 800e1ee:	dd48      	ble.n	800e282 <__sflush_r+0xae>
 800e1f0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e1f2:	2e00      	cmp	r6, #0
 800e1f4:	d045      	beq.n	800e282 <__sflush_r+0xae>
 800e1f6:	2300      	movs	r3, #0
 800e1f8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800e1fc:	682f      	ldr	r7, [r5, #0]
 800e1fe:	6a21      	ldr	r1, [r4, #32]
 800e200:	602b      	str	r3, [r5, #0]
 800e202:	d030      	beq.n	800e266 <__sflush_r+0x92>
 800e204:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800e206:	89a3      	ldrh	r3, [r4, #12]
 800e208:	0759      	lsls	r1, r3, #29
 800e20a:	d505      	bpl.n	800e218 <__sflush_r+0x44>
 800e20c:	6863      	ldr	r3, [r4, #4]
 800e20e:	1ad2      	subs	r2, r2, r3
 800e210:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800e212:	b10b      	cbz	r3, 800e218 <__sflush_r+0x44>
 800e214:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800e216:	1ad2      	subs	r2, r2, r3
 800e218:	2300      	movs	r3, #0
 800e21a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e21c:	6a21      	ldr	r1, [r4, #32]
 800e21e:	4628      	mov	r0, r5
 800e220:	47b0      	blx	r6
 800e222:	1c43      	adds	r3, r0, #1
 800e224:	89a3      	ldrh	r3, [r4, #12]
 800e226:	d106      	bne.n	800e236 <__sflush_r+0x62>
 800e228:	6829      	ldr	r1, [r5, #0]
 800e22a:	291d      	cmp	r1, #29
 800e22c:	d82b      	bhi.n	800e286 <__sflush_r+0xb2>
 800e22e:	4a2a      	ldr	r2, [pc, #168]	@ (800e2d8 <__sflush_r+0x104>)
 800e230:	40ca      	lsrs	r2, r1
 800e232:	07d6      	lsls	r6, r2, #31
 800e234:	d527      	bpl.n	800e286 <__sflush_r+0xb2>
 800e236:	2200      	movs	r2, #0
 800e238:	6062      	str	r2, [r4, #4]
 800e23a:	04d9      	lsls	r1, r3, #19
 800e23c:	6922      	ldr	r2, [r4, #16]
 800e23e:	6022      	str	r2, [r4, #0]
 800e240:	d504      	bpl.n	800e24c <__sflush_r+0x78>
 800e242:	1c42      	adds	r2, r0, #1
 800e244:	d101      	bne.n	800e24a <__sflush_r+0x76>
 800e246:	682b      	ldr	r3, [r5, #0]
 800e248:	b903      	cbnz	r3, 800e24c <__sflush_r+0x78>
 800e24a:	6560      	str	r0, [r4, #84]	@ 0x54
 800e24c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e24e:	602f      	str	r7, [r5, #0]
 800e250:	b1b9      	cbz	r1, 800e282 <__sflush_r+0xae>
 800e252:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e256:	4299      	cmp	r1, r3
 800e258:	d002      	beq.n	800e260 <__sflush_r+0x8c>
 800e25a:	4628      	mov	r0, r5
 800e25c:	f7ff fab4 	bl	800d7c8 <_free_r>
 800e260:	2300      	movs	r3, #0
 800e262:	6363      	str	r3, [r4, #52]	@ 0x34
 800e264:	e00d      	b.n	800e282 <__sflush_r+0xae>
 800e266:	2301      	movs	r3, #1
 800e268:	4628      	mov	r0, r5
 800e26a:	47b0      	blx	r6
 800e26c:	4602      	mov	r2, r0
 800e26e:	1c50      	adds	r0, r2, #1
 800e270:	d1c9      	bne.n	800e206 <__sflush_r+0x32>
 800e272:	682b      	ldr	r3, [r5, #0]
 800e274:	2b00      	cmp	r3, #0
 800e276:	d0c6      	beq.n	800e206 <__sflush_r+0x32>
 800e278:	2b1d      	cmp	r3, #29
 800e27a:	d001      	beq.n	800e280 <__sflush_r+0xac>
 800e27c:	2b16      	cmp	r3, #22
 800e27e:	d11e      	bne.n	800e2be <__sflush_r+0xea>
 800e280:	602f      	str	r7, [r5, #0]
 800e282:	2000      	movs	r0, #0
 800e284:	e022      	b.n	800e2cc <__sflush_r+0xf8>
 800e286:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e28a:	b21b      	sxth	r3, r3
 800e28c:	e01b      	b.n	800e2c6 <__sflush_r+0xf2>
 800e28e:	690f      	ldr	r7, [r1, #16]
 800e290:	2f00      	cmp	r7, #0
 800e292:	d0f6      	beq.n	800e282 <__sflush_r+0xae>
 800e294:	0793      	lsls	r3, r2, #30
 800e296:	680e      	ldr	r6, [r1, #0]
 800e298:	bf08      	it	eq
 800e29a:	694b      	ldreq	r3, [r1, #20]
 800e29c:	600f      	str	r7, [r1, #0]
 800e29e:	bf18      	it	ne
 800e2a0:	2300      	movne	r3, #0
 800e2a2:	eba6 0807 	sub.w	r8, r6, r7
 800e2a6:	608b      	str	r3, [r1, #8]
 800e2a8:	f1b8 0f00 	cmp.w	r8, #0
 800e2ac:	dde9      	ble.n	800e282 <__sflush_r+0xae>
 800e2ae:	6a21      	ldr	r1, [r4, #32]
 800e2b0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800e2b2:	4643      	mov	r3, r8
 800e2b4:	463a      	mov	r2, r7
 800e2b6:	4628      	mov	r0, r5
 800e2b8:	47b0      	blx	r6
 800e2ba:	2800      	cmp	r0, #0
 800e2bc:	dc08      	bgt.n	800e2d0 <__sflush_r+0xfc>
 800e2be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e2c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e2c6:	81a3      	strh	r3, [r4, #12]
 800e2c8:	f04f 30ff 	mov.w	r0, #4294967295
 800e2cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e2d0:	4407      	add	r7, r0
 800e2d2:	eba8 0800 	sub.w	r8, r8, r0
 800e2d6:	e7e7      	b.n	800e2a8 <__sflush_r+0xd4>
 800e2d8:	20400001 	.word	0x20400001

0800e2dc <_fflush_r>:
 800e2dc:	b538      	push	{r3, r4, r5, lr}
 800e2de:	690b      	ldr	r3, [r1, #16]
 800e2e0:	4605      	mov	r5, r0
 800e2e2:	460c      	mov	r4, r1
 800e2e4:	b913      	cbnz	r3, 800e2ec <_fflush_r+0x10>
 800e2e6:	2500      	movs	r5, #0
 800e2e8:	4628      	mov	r0, r5
 800e2ea:	bd38      	pop	{r3, r4, r5, pc}
 800e2ec:	b118      	cbz	r0, 800e2f6 <_fflush_r+0x1a>
 800e2ee:	6a03      	ldr	r3, [r0, #32]
 800e2f0:	b90b      	cbnz	r3, 800e2f6 <_fflush_r+0x1a>
 800e2f2:	f7fe fa03 	bl	800c6fc <__sinit>
 800e2f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e2fa:	2b00      	cmp	r3, #0
 800e2fc:	d0f3      	beq.n	800e2e6 <_fflush_r+0xa>
 800e2fe:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800e300:	07d0      	lsls	r0, r2, #31
 800e302:	d404      	bmi.n	800e30e <_fflush_r+0x32>
 800e304:	0599      	lsls	r1, r3, #22
 800e306:	d402      	bmi.n	800e30e <_fflush_r+0x32>
 800e308:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e30a:	f7fe fc02 	bl	800cb12 <__retarget_lock_acquire_recursive>
 800e30e:	4628      	mov	r0, r5
 800e310:	4621      	mov	r1, r4
 800e312:	f7ff ff5f 	bl	800e1d4 <__sflush_r>
 800e316:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e318:	07da      	lsls	r2, r3, #31
 800e31a:	4605      	mov	r5, r0
 800e31c:	d4e4      	bmi.n	800e2e8 <_fflush_r+0xc>
 800e31e:	89a3      	ldrh	r3, [r4, #12]
 800e320:	059b      	lsls	r3, r3, #22
 800e322:	d4e1      	bmi.n	800e2e8 <_fflush_r+0xc>
 800e324:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e326:	f7fe fbf5 	bl	800cb14 <__retarget_lock_release_recursive>
 800e32a:	e7dd      	b.n	800e2e8 <_fflush_r+0xc>

0800e32c <__swhatbuf_r>:
 800e32c:	b570      	push	{r4, r5, r6, lr}
 800e32e:	460c      	mov	r4, r1
 800e330:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e334:	2900      	cmp	r1, #0
 800e336:	b096      	sub	sp, #88	@ 0x58
 800e338:	4615      	mov	r5, r2
 800e33a:	461e      	mov	r6, r3
 800e33c:	da0d      	bge.n	800e35a <__swhatbuf_r+0x2e>
 800e33e:	89a3      	ldrh	r3, [r4, #12]
 800e340:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800e344:	f04f 0100 	mov.w	r1, #0
 800e348:	bf14      	ite	ne
 800e34a:	2340      	movne	r3, #64	@ 0x40
 800e34c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800e350:	2000      	movs	r0, #0
 800e352:	6031      	str	r1, [r6, #0]
 800e354:	602b      	str	r3, [r5, #0]
 800e356:	b016      	add	sp, #88	@ 0x58
 800e358:	bd70      	pop	{r4, r5, r6, pc}
 800e35a:	466a      	mov	r2, sp
 800e35c:	f000 f848 	bl	800e3f0 <_fstat_r>
 800e360:	2800      	cmp	r0, #0
 800e362:	dbec      	blt.n	800e33e <__swhatbuf_r+0x12>
 800e364:	9901      	ldr	r1, [sp, #4]
 800e366:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800e36a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800e36e:	4259      	negs	r1, r3
 800e370:	4159      	adcs	r1, r3
 800e372:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e376:	e7eb      	b.n	800e350 <__swhatbuf_r+0x24>

0800e378 <__smakebuf_r>:
 800e378:	898b      	ldrh	r3, [r1, #12]
 800e37a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e37c:	079d      	lsls	r5, r3, #30
 800e37e:	4606      	mov	r6, r0
 800e380:	460c      	mov	r4, r1
 800e382:	d507      	bpl.n	800e394 <__smakebuf_r+0x1c>
 800e384:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800e388:	6023      	str	r3, [r4, #0]
 800e38a:	6123      	str	r3, [r4, #16]
 800e38c:	2301      	movs	r3, #1
 800e38e:	6163      	str	r3, [r4, #20]
 800e390:	b003      	add	sp, #12
 800e392:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e394:	ab01      	add	r3, sp, #4
 800e396:	466a      	mov	r2, sp
 800e398:	f7ff ffc8 	bl	800e32c <__swhatbuf_r>
 800e39c:	9f00      	ldr	r7, [sp, #0]
 800e39e:	4605      	mov	r5, r0
 800e3a0:	4639      	mov	r1, r7
 800e3a2:	4630      	mov	r0, r6
 800e3a4:	f7fd fc3c 	bl	800bc20 <_malloc_r>
 800e3a8:	b948      	cbnz	r0, 800e3be <__smakebuf_r+0x46>
 800e3aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e3ae:	059a      	lsls	r2, r3, #22
 800e3b0:	d4ee      	bmi.n	800e390 <__smakebuf_r+0x18>
 800e3b2:	f023 0303 	bic.w	r3, r3, #3
 800e3b6:	f043 0302 	orr.w	r3, r3, #2
 800e3ba:	81a3      	strh	r3, [r4, #12]
 800e3bc:	e7e2      	b.n	800e384 <__smakebuf_r+0xc>
 800e3be:	89a3      	ldrh	r3, [r4, #12]
 800e3c0:	6020      	str	r0, [r4, #0]
 800e3c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e3c6:	81a3      	strh	r3, [r4, #12]
 800e3c8:	9b01      	ldr	r3, [sp, #4]
 800e3ca:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800e3ce:	b15b      	cbz	r3, 800e3e8 <__smakebuf_r+0x70>
 800e3d0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e3d4:	4630      	mov	r0, r6
 800e3d6:	f000 f81d 	bl	800e414 <_isatty_r>
 800e3da:	b128      	cbz	r0, 800e3e8 <__smakebuf_r+0x70>
 800e3dc:	89a3      	ldrh	r3, [r4, #12]
 800e3de:	f023 0303 	bic.w	r3, r3, #3
 800e3e2:	f043 0301 	orr.w	r3, r3, #1
 800e3e6:	81a3      	strh	r3, [r4, #12]
 800e3e8:	89a3      	ldrh	r3, [r4, #12]
 800e3ea:	431d      	orrs	r5, r3
 800e3ec:	81a5      	strh	r5, [r4, #12]
 800e3ee:	e7cf      	b.n	800e390 <__smakebuf_r+0x18>

0800e3f0 <_fstat_r>:
 800e3f0:	b538      	push	{r3, r4, r5, lr}
 800e3f2:	4d07      	ldr	r5, [pc, #28]	@ (800e410 <_fstat_r+0x20>)
 800e3f4:	2300      	movs	r3, #0
 800e3f6:	4604      	mov	r4, r0
 800e3f8:	4608      	mov	r0, r1
 800e3fa:	4611      	mov	r1, r2
 800e3fc:	602b      	str	r3, [r5, #0]
 800e3fe:	f7f3 fc0f 	bl	8001c20 <_fstat>
 800e402:	1c43      	adds	r3, r0, #1
 800e404:	d102      	bne.n	800e40c <_fstat_r+0x1c>
 800e406:	682b      	ldr	r3, [r5, #0]
 800e408:	b103      	cbz	r3, 800e40c <_fstat_r+0x1c>
 800e40a:	6023      	str	r3, [r4, #0]
 800e40c:	bd38      	pop	{r3, r4, r5, pc}
 800e40e:	bf00      	nop
 800e410:	20000d48 	.word	0x20000d48

0800e414 <_isatty_r>:
 800e414:	b538      	push	{r3, r4, r5, lr}
 800e416:	4d06      	ldr	r5, [pc, #24]	@ (800e430 <_isatty_r+0x1c>)
 800e418:	2300      	movs	r3, #0
 800e41a:	4604      	mov	r4, r0
 800e41c:	4608      	mov	r0, r1
 800e41e:	602b      	str	r3, [r5, #0]
 800e420:	f7f3 fc0e 	bl	8001c40 <_isatty>
 800e424:	1c43      	adds	r3, r0, #1
 800e426:	d102      	bne.n	800e42e <_isatty_r+0x1a>
 800e428:	682b      	ldr	r3, [r5, #0]
 800e42a:	b103      	cbz	r3, 800e42e <_isatty_r+0x1a>
 800e42c:	6023      	str	r3, [r4, #0]
 800e42e:	bd38      	pop	{r3, r4, r5, pc}
 800e430:	20000d48 	.word	0x20000d48

0800e434 <memcpy>:
 800e434:	440a      	add	r2, r1
 800e436:	4291      	cmp	r1, r2
 800e438:	f100 33ff 	add.w	r3, r0, #4294967295
 800e43c:	d100      	bne.n	800e440 <memcpy+0xc>
 800e43e:	4770      	bx	lr
 800e440:	b510      	push	{r4, lr}
 800e442:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e446:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e44a:	4291      	cmp	r1, r2
 800e44c:	d1f9      	bne.n	800e442 <memcpy+0xe>
 800e44e:	bd10      	pop	{r4, pc}

0800e450 <__assert_func>:
 800e450:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e452:	4614      	mov	r4, r2
 800e454:	461a      	mov	r2, r3
 800e456:	4b09      	ldr	r3, [pc, #36]	@ (800e47c <__assert_func+0x2c>)
 800e458:	681b      	ldr	r3, [r3, #0]
 800e45a:	4605      	mov	r5, r0
 800e45c:	68d8      	ldr	r0, [r3, #12]
 800e45e:	b14c      	cbz	r4, 800e474 <__assert_func+0x24>
 800e460:	4b07      	ldr	r3, [pc, #28]	@ (800e480 <__assert_func+0x30>)
 800e462:	9100      	str	r1, [sp, #0]
 800e464:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800e468:	4906      	ldr	r1, [pc, #24]	@ (800e484 <__assert_func+0x34>)
 800e46a:	462b      	mov	r3, r5
 800e46c:	f000 f842 	bl	800e4f4 <fiprintf>
 800e470:	f000 f852 	bl	800e518 <abort>
 800e474:	4b04      	ldr	r3, [pc, #16]	@ (800e488 <__assert_func+0x38>)
 800e476:	461c      	mov	r4, r3
 800e478:	e7f3      	b.n	800e462 <__assert_func+0x12>
 800e47a:	bf00      	nop
 800e47c:	20000038 	.word	0x20000038
 800e480:	0800e77d 	.word	0x0800e77d
 800e484:	0800e78a 	.word	0x0800e78a
 800e488:	0800e7b8 	.word	0x0800e7b8

0800e48c <_calloc_r>:
 800e48c:	b570      	push	{r4, r5, r6, lr}
 800e48e:	fba1 5402 	umull	r5, r4, r1, r2
 800e492:	b934      	cbnz	r4, 800e4a2 <_calloc_r+0x16>
 800e494:	4629      	mov	r1, r5
 800e496:	f7fd fbc3 	bl	800bc20 <_malloc_r>
 800e49a:	4606      	mov	r6, r0
 800e49c:	b928      	cbnz	r0, 800e4aa <_calloc_r+0x1e>
 800e49e:	4630      	mov	r0, r6
 800e4a0:	bd70      	pop	{r4, r5, r6, pc}
 800e4a2:	220c      	movs	r2, #12
 800e4a4:	6002      	str	r2, [r0, #0]
 800e4a6:	2600      	movs	r6, #0
 800e4a8:	e7f9      	b.n	800e49e <_calloc_r+0x12>
 800e4aa:	462a      	mov	r2, r5
 800e4ac:	4621      	mov	r1, r4
 800e4ae:	f7fe faa3 	bl	800c9f8 <memset>
 800e4b2:	e7f4      	b.n	800e49e <_calloc_r+0x12>

0800e4b4 <__ascii_mbtowc>:
 800e4b4:	b082      	sub	sp, #8
 800e4b6:	b901      	cbnz	r1, 800e4ba <__ascii_mbtowc+0x6>
 800e4b8:	a901      	add	r1, sp, #4
 800e4ba:	b142      	cbz	r2, 800e4ce <__ascii_mbtowc+0x1a>
 800e4bc:	b14b      	cbz	r3, 800e4d2 <__ascii_mbtowc+0x1e>
 800e4be:	7813      	ldrb	r3, [r2, #0]
 800e4c0:	600b      	str	r3, [r1, #0]
 800e4c2:	7812      	ldrb	r2, [r2, #0]
 800e4c4:	1e10      	subs	r0, r2, #0
 800e4c6:	bf18      	it	ne
 800e4c8:	2001      	movne	r0, #1
 800e4ca:	b002      	add	sp, #8
 800e4cc:	4770      	bx	lr
 800e4ce:	4610      	mov	r0, r2
 800e4d0:	e7fb      	b.n	800e4ca <__ascii_mbtowc+0x16>
 800e4d2:	f06f 0001 	mvn.w	r0, #1
 800e4d6:	e7f8      	b.n	800e4ca <__ascii_mbtowc+0x16>

0800e4d8 <__ascii_wctomb>:
 800e4d8:	4603      	mov	r3, r0
 800e4da:	4608      	mov	r0, r1
 800e4dc:	b141      	cbz	r1, 800e4f0 <__ascii_wctomb+0x18>
 800e4de:	2aff      	cmp	r2, #255	@ 0xff
 800e4e0:	d904      	bls.n	800e4ec <__ascii_wctomb+0x14>
 800e4e2:	228a      	movs	r2, #138	@ 0x8a
 800e4e4:	601a      	str	r2, [r3, #0]
 800e4e6:	f04f 30ff 	mov.w	r0, #4294967295
 800e4ea:	4770      	bx	lr
 800e4ec:	700a      	strb	r2, [r1, #0]
 800e4ee:	2001      	movs	r0, #1
 800e4f0:	4770      	bx	lr
	...

0800e4f4 <fiprintf>:
 800e4f4:	b40e      	push	{r1, r2, r3}
 800e4f6:	b503      	push	{r0, r1, lr}
 800e4f8:	4601      	mov	r1, r0
 800e4fa:	ab03      	add	r3, sp, #12
 800e4fc:	4805      	ldr	r0, [pc, #20]	@ (800e514 <fiprintf+0x20>)
 800e4fe:	f853 2b04 	ldr.w	r2, [r3], #4
 800e502:	6800      	ldr	r0, [r0, #0]
 800e504:	9301      	str	r3, [sp, #4]
 800e506:	f7ff fd4d 	bl	800dfa4 <_vfiprintf_r>
 800e50a:	b002      	add	sp, #8
 800e50c:	f85d eb04 	ldr.w	lr, [sp], #4
 800e510:	b003      	add	sp, #12
 800e512:	4770      	bx	lr
 800e514:	20000038 	.word	0x20000038

0800e518 <abort>:
 800e518:	b508      	push	{r3, lr}
 800e51a:	2006      	movs	r0, #6
 800e51c:	f000 f82c 	bl	800e578 <raise>
 800e520:	2001      	movs	r0, #1
 800e522:	f7f3 fb2d 	bl	8001b80 <_exit>

0800e526 <_raise_r>:
 800e526:	291f      	cmp	r1, #31
 800e528:	b538      	push	{r3, r4, r5, lr}
 800e52a:	4605      	mov	r5, r0
 800e52c:	460c      	mov	r4, r1
 800e52e:	d904      	bls.n	800e53a <_raise_r+0x14>
 800e530:	2316      	movs	r3, #22
 800e532:	6003      	str	r3, [r0, #0]
 800e534:	f04f 30ff 	mov.w	r0, #4294967295
 800e538:	bd38      	pop	{r3, r4, r5, pc}
 800e53a:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800e53c:	b112      	cbz	r2, 800e544 <_raise_r+0x1e>
 800e53e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e542:	b94b      	cbnz	r3, 800e558 <_raise_r+0x32>
 800e544:	4628      	mov	r0, r5
 800e546:	f000 f831 	bl	800e5ac <_getpid_r>
 800e54a:	4622      	mov	r2, r4
 800e54c:	4601      	mov	r1, r0
 800e54e:	4628      	mov	r0, r5
 800e550:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e554:	f000 b818 	b.w	800e588 <_kill_r>
 800e558:	2b01      	cmp	r3, #1
 800e55a:	d00a      	beq.n	800e572 <_raise_r+0x4c>
 800e55c:	1c59      	adds	r1, r3, #1
 800e55e:	d103      	bne.n	800e568 <_raise_r+0x42>
 800e560:	2316      	movs	r3, #22
 800e562:	6003      	str	r3, [r0, #0]
 800e564:	2001      	movs	r0, #1
 800e566:	e7e7      	b.n	800e538 <_raise_r+0x12>
 800e568:	2100      	movs	r1, #0
 800e56a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800e56e:	4620      	mov	r0, r4
 800e570:	4798      	blx	r3
 800e572:	2000      	movs	r0, #0
 800e574:	e7e0      	b.n	800e538 <_raise_r+0x12>
	...

0800e578 <raise>:
 800e578:	4b02      	ldr	r3, [pc, #8]	@ (800e584 <raise+0xc>)
 800e57a:	4601      	mov	r1, r0
 800e57c:	6818      	ldr	r0, [r3, #0]
 800e57e:	f7ff bfd2 	b.w	800e526 <_raise_r>
 800e582:	bf00      	nop
 800e584:	20000038 	.word	0x20000038

0800e588 <_kill_r>:
 800e588:	b538      	push	{r3, r4, r5, lr}
 800e58a:	4d07      	ldr	r5, [pc, #28]	@ (800e5a8 <_kill_r+0x20>)
 800e58c:	2300      	movs	r3, #0
 800e58e:	4604      	mov	r4, r0
 800e590:	4608      	mov	r0, r1
 800e592:	4611      	mov	r1, r2
 800e594:	602b      	str	r3, [r5, #0]
 800e596:	f7f3 fae3 	bl	8001b60 <_kill>
 800e59a:	1c43      	adds	r3, r0, #1
 800e59c:	d102      	bne.n	800e5a4 <_kill_r+0x1c>
 800e59e:	682b      	ldr	r3, [r5, #0]
 800e5a0:	b103      	cbz	r3, 800e5a4 <_kill_r+0x1c>
 800e5a2:	6023      	str	r3, [r4, #0]
 800e5a4:	bd38      	pop	{r3, r4, r5, pc}
 800e5a6:	bf00      	nop
 800e5a8:	20000d48 	.word	0x20000d48

0800e5ac <_getpid_r>:
 800e5ac:	f7f3 bad0 	b.w	8001b50 <_getpid>

0800e5b0 <_init>:
 800e5b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e5b2:	bf00      	nop
 800e5b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e5b6:	bc08      	pop	{r3}
 800e5b8:	469e      	mov	lr, r3
 800e5ba:	4770      	bx	lr

0800e5bc <_fini>:
 800e5bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e5be:	bf00      	nop
 800e5c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e5c2:	bc08      	pop	{r3}
 800e5c4:	469e      	mov	lr, r3
 800e5c6:	4770      	bx	lr
