# Reading C:/altera/14.0/modelsim_ase/tcl/vsim/pref.tcl 
do runadder.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder64
# -- Compiling module subtractor64
# ** Error: ./adder.sv(16): Primitive output connection must be a scalar var or net.
# -- Compiling module addSub64
# -- Compiling module addSub
# -- Compiling module adder_testbench
# ** Error: C:/altera/14.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runadder.do line 7
# C:/altera/14.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./adder.sv""
do runadder.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder64
# -- Compiling module subtractor64
# -- Compiling module addSub64
# -- Compiling module addSub
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps adder_testbench 
# Loading sv_std.std
# Loading work.adder_testbench
# Loading work.adder64
# Loading work.addSub64
# Loading work.addSub
# Loading work.subtractor64
# Loading work.adder
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runadder.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder64
# -- Compiling module subtractor64
# -- Compiling module addSub64
# -- Compiling module addSub
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps adder_testbench 
# Loading sv_std.std
# Loading work.adder_testbench
# Loading work.adder64
# Loading work.addSub64
# Loading work.addSub
# Loading work.subtractor64
# Loading work.adder
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
add wave -position end  sim:/adder_testbench/difference
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {D:/EE 469/Processor Lab/adder_wave.do}
add wave -position end  sim:/adder_testbench/cO2
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {D:/EE 469/Processor Lab/adder_wave.do}
do runadder.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder64
# -- Compiling module subtractor64
# -- Compiling module addSub64
# -- Compiling module addSub
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps adder_testbench 
# Loading sv_std.std
# Loading work.adder_testbench
# Loading work.adder64
# Loading work.addSub64
# Loading work.addSub
# Loading work.subtractor64
# Loading work.adder
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runadder.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder64
# -- Compiling module subtractor64
# -- Compiling module addSub64
# -- Compiling module addSub
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps adder_testbench 
# Loading sv_std.std
# Loading work.adder_testbench
# Loading work.adder64
# Loading work.addSub64
# Loading work.addSub
# Loading work.subtractor64
# Loading work.adder
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {D:/EE 469/Processor Lab/adder_wave.do}
do runadder.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder64
# -- Compiling module subtractor64
# -- Compiling module addSub64
# -- Compiling module addSub
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps adder_testbench 
# Loading sv_std.std
# Loading work.adder_testbench
# Loading work.adder64
# Loading work.addSub64
# Loading work.addSub
# Loading work.subtractor64
# Loading work.adder
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runadder.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder64
# -- Compiling module subtractor64
# -- Compiling module addSub64
# -- Compiling module addSub
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps adder_testbench 
# Loading sv_std.std
# Loading work.adder_testbench
# Loading work.adder64
# Loading work.addSub64
# Loading work.addSub
# Loading work.subtractor64
# Loading work.adder
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runadder.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module adder64
# -- Compiling module subtractor64
# -- Compiling module addSub64
# -- Compiling module addSub
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps adder_testbench 
# Loading sv_std.std
# Loading work.adder_testbench
# Loading work.adder64
# Loading work.addSub64
# Loading work.addSub
# Loading work.subtractor64
# Loading work.adder
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regfile
# -- Compiling module D_FF
# -- Compiling module DFF1_enable
# -- Compiling module DFF4
# -- Compiling module DFF16
# -- Compiling module DFF64
# 
# Top level modules:
# 	regfile
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module decoder_2to4
# -- Compiling module decoder_3to8
# -- Compiling module decoder_5to32
# -- Compiling module decoder_testbench
# 
# Top level modules:
# 	decoder_testbench
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module mux_2to1_1bit
# -- Compiling module mux_2to1
# -- Compiling module mux_4to1
# -- Compiling module mux_16to1
# -- Compiling module mux_32to1
# -- Compiling module mux_testbench
# 
# Top level modules:
# 	mux_2to1_1bit
# 	mux_testbench
# vsim -lib work -voptargs=\"+acc\" -t 1ps regstim 
# Loading sv_std.std
# Loading work.regstim
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.decoder_2to4
# Loading work.decoder_3to8
# Loading work.mux_32to1
# Loading work.mux_16to1
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.DFF64
# Loading work.DFF16
# Loading work.DFF4
# Loading work.DFF1_enable
# Loading work.mux_2to1_1bit
# Loading work.D_FF
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# 2500.00 ns Attempting overwrite of register 31, which should always be 0
# 7500.00 ns Writing pattern to all registers.
# 317500.00 ns Checking pattern.
# Break in Module regstim at ./testbench.sv line 67
# Simulation Breakpoint: Break in Module regstim at ./testbench.sv line 67
# MACRO ./runlab.do PAUSED at line 28
