// RUN: rm -rf %t && mkdir -p %t
// RUN: printf 'module vhdl_skip;\nendmodule\n' > %t/vhdl_skip.sv
// RUN: printf 'entity vhdl_skip is end entity;\narchitecture rtl of vhdl_skip is begin end architecture;\n' > %t/vhdl_skip.vhd
// RUN: printf '#!/usr/bin/env bash\nset -euo pipefail\necho called > %t/verilog.called\nexit 1\n' > %t/fake-verilog.sh
// RUN: chmod +x %t/fake-verilog.sh
// RUN: env LEC_SMOKE_ONLY=1 CIRCT_VERILOG=%t/fake-verilog.sh CIRCT_OPT=/bin/false CIRCT_LEC=/bin/false DISABLE_UVM_AUTO_INCLUDE=1 SKIP_VHDL=1 OUT=%t/results.tsv TEST_FILTER='vhdl_skip' %S/../../utils/run_yosys_sva_circt_lec.sh %t > %t/out.log
// RUN: test ! -f %t/verilog.called
// RUN: FileCheck %s --check-prefix=SUMMARY < %t/out.log
// RUN: FileCheck %s --check-prefix=RESULTS < %t/results.tsv
//
// SUMMARY: SKIP(vhdl): vhdl_skip
// SUMMARY: yosys LEC summary: total=1 pass=0 fail=0 error=0 skip=1
// RESULTS: SKIP{{[[:space:]]+}}vhdl_skip{{[[:space:]]+}}{{.*}}vhdl_skip.sv{{[[:space:]]+}}yosys/tests/sva{{[[:space:]]+}}LEC{{[[:space:]]+}}LEC_NOT_RUN{{[[:space:]]+}}vhdl
