0.7
2020.2
Nov  8 2024
22:36:57
C:/dev/fpga/PipelinedRISCV/riscv/riscv.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,1746248769,verilog,,C:/dev/fpga/PipelinedRISCV/riscv/rtl/alu.v,,blk_mem_gen_0,,,,,,,,
C:/dev/fpga/PipelinedRISCV/riscv/riscv.gen/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v,1745060031,verilog,,C:/dev/fpga/PipelinedRISCV/riscv/riscv.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,,blk_mem_gen_1,,,,,,,,
C:/dev/fpga/PipelinedRISCV/riscv/riscv.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
C:/dev/fpga/PipelinedRISCV/riscv/riscv.srcs/sources_1/new/alu_addonly.v,1745426339,verilog,,C:/dev/fpga/PipelinedRISCV/riscv/rtl/aludec.v,,alu_addonly,,,,,,,,
C:/dev/fpga/PipelinedRISCV/riscv/rtl/alu.v,1746176359,verilog,,C:/dev/fpga/PipelinedRISCV/riscv/riscv.srcs/sources_1/new/alu_addonly.v,,alu,,,,,,,,
C:/dev/fpga/PipelinedRISCV/riscv/rtl/aludec.v,1746090224,verilog,,C:/dev/fpga/PipelinedRISCV/riscv/rtl/controller.v,,aludec,,,,,,,,
C:/dev/fpga/PipelinedRISCV/riscv/rtl/controller.v,1746188541,verilog,,C:/dev/fpga/PipelinedRISCV/riscv/rtl/controller_single_cycle.v,,controller,,,,,,,,
C:/dev/fpga/PipelinedRISCV/riscv/rtl/controller_single_cycle.v,1746192180,verilog,,C:/dev/fpga/PipelinedRISCV/riscv/rtl/datapath.v,,controller_single_cycle,,,,,,,,
C:/dev/fpga/PipelinedRISCV/riscv/rtl/datapath.v,1746189751,verilog,,C:/dev/fpga/PipelinedRISCV/riscv/rtl/extend.v,,datapath,,,,,,,,
C:/dev/fpga/PipelinedRISCV/riscv/rtl/extend.v,1746169757,verilog,,C:/dev/fpga/PipelinedRISCV/riscv/rtl/flopenr.v,,extend,,,,,,,,
C:/dev/fpga/PipelinedRISCV/riscv/rtl/flopenr.v,1746101961,verilog,,C:/dev/fpga/PipelinedRISCV/riscv/rtl/hazard_unit.v,,flopenr,,,,,,,,
C:/dev/fpga/PipelinedRISCV/riscv/rtl/hazard_unit.v,1746168654,verilog,,C:/dev/fpga/PipelinedRISCV/riscv/rtl/maindec.v,,hazard_unit,,,,,,,,
C:/dev/fpga/PipelinedRISCV/riscv/rtl/maindec.v,1746192404,verilog,,C:/dev/fpga/PipelinedRISCV/riscv/rtl/mux2.v,,maindec,,,,,,,,
C:/dev/fpga/PipelinedRISCV/riscv/rtl/mux2.v,1745334122,verilog,,C:/dev/fpga/PipelinedRISCV/riscv/rtl/mux3.v,,mux2,,,,,,,,
C:/dev/fpga/PipelinedRISCV/riscv/rtl/mux3.v,1745521624,verilog,,C:/dev/fpga/PipelinedRISCV/riscv/rtl/regfile.v,,mux3,,,,,,,,
C:/dev/fpga/PipelinedRISCV/riscv/rtl/regfile.v,1746161941,verilog,,C:/dev/fpga/PipelinedRISCV/riscv/rtl/riscv_multi.v,,regfile,,,,,,,,
C:/dev/fpga/PipelinedRISCV/riscv/rtl/riscv_multi.v,1746173949,verilog,,C:/dev/fpga/PipelinedRISCV/riscv/rtl/top.v,,riscv_multi,,,,,,,,
C:/dev/fpga/PipelinedRISCV/riscv/rtl/top.v,1746092761,verilog,,C:/dev/fpga/PipelinedRISCV/riscv/rtl/top_testbench.v,,top,,,,,,,,
C:/dev/fpga/PipelinedRISCV/riscv/rtl/top_testbench.v,1745430085,verilog,,,,top_testbench,,,,,,,,
