
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035344                       # Number of seconds simulated
sim_ticks                                 35344334115                       # Number of ticks simulated
final_tick                               564908714052                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 119489                       # Simulator instruction rate (inst/s)
host_op_rate                                   153811                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 975524                       # Simulator tick rate (ticks/s)
host_mem_usage                               16944012                       # Number of bytes of host memory used
host_seconds                                 36231.12                       # Real time elapsed on the host
sim_insts                                  4329229967                       # Number of instructions simulated
sim_ops                                    5572730444                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       905088                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1115904                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1285376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       413952                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3726848                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6528                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2498816                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2498816                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         7071                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         8718                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        10042                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         3234                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 29116                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           19522                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                19522                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        36215                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     25607725                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        50701                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     31572359                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        47080                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     36367243                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        50701                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     11711976                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               105444001                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        36215                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        50701                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        47080                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        50701                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             184697                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          70699196                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               70699196                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          70699196                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        36215                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     25607725                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        50701                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     31572359                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        47080                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     36367243                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        50701                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     11711976                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              176143197                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                84758596                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31001754                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25432580                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2019029                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13070590                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12091116                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3158154                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87125                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32040785                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170374572                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31001754                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15249270                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36607856                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10819017                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6368633                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15672916                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       805846                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83784750                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.498629                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.337134                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47176894     56.31%     56.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3656705      4.36%     60.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3199585      3.82%     64.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3444591      4.11%     68.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3000640      3.58%     72.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1575809      1.88%     74.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1028817      1.23%     75.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2710804      3.24%     78.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17990905     21.47%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83784750                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.365765                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.010116                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33700549                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5953500                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34827133                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       542550                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8761009                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5076428                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6752                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202044928                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51185                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8761009                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35374877                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2497345                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       770404                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33666530                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2714577                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195191373                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        12730                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1690929                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       750624                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          103                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    271165101                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    910204214                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    910204214                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102905837                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33893                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17871                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7233784                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19242732                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10022635                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       243143                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2945821                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183990139                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33880                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147854128                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       281656                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61067380                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186518481                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1836                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83784750                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.764690                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.911775                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29592506     35.32%     35.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17893981     21.36%     56.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11854680     14.15%     70.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7623693      9.10%     79.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7594171      9.06%     88.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4416570      5.27%     94.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3401505      4.06%     98.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       750008      0.90%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       657636      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83784750                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1084277     69.99%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            39      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        202928     13.10%     83.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       262004     16.91%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121608783     82.25%     82.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2018382      1.37%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15756394     10.66%     94.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8454547      5.72%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147854128                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.744415                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1549248                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010478                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381323906                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245092432                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143698954                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149403376                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       263243                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7030603                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          476                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1055                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2280962                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          580                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8761009                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1756255                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       164709                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    184024019                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       317775                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19242732                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10022635                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17858                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        120542                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         8241                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1055                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1236218                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1128181                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2364399                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145269167                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14803430                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2584957                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            23012785                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20587340                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8209355                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.713917                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143846632                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143698954                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93735284                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261810196                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.695391                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358028                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61605298                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2044339                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75023741                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.631776                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.174166                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29711963     39.60%     39.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20457568     27.27%     66.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8385081     11.18%     78.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4290577      5.72%     83.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3679635      4.90%     88.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1804547      2.41%     91.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1984120      2.64%     93.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1005536      1.34%     95.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3704714      4.94%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75023741                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3704714                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255346245                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376823750                       # The number of ROB writes
system.switch_cpus0.timesIdled                  40518                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 973846                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.847586                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.847586                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.179821                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.179821                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655921302                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197111894                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189517740                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                84758596                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31119447                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     27212915                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1967619                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     15633256                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        14979817                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2235203                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        62331                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     36704742                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             173203839                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31119447                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     17215020                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35660079                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9655651                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3877140                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         18093517                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       779345                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83918811                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.375413                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.173760                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        48258732     57.51%     57.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1766273      2.10%     59.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3240664      3.86%     63.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3029275      3.61%     67.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         5000786      5.96%     73.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5198202      6.19%     79.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1230898      1.47%     80.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          924981      1.10%     81.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15269000     18.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83918811                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.367154                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.043496                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        37847350                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3749695                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34512329                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       138304                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7671132                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3379924                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5707                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     193750852                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1669                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7671132                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        39428669                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1158679                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       447488                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33049426                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2163416                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     188670189                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           28                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        752496                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       850396                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    250417198                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    858743558                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    858743558                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    163250503                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        87166692                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        22202                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10862                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5842599                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     29063507                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6306693                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       104151                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2010313                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         178595444                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        21712                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        150818808                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       199530                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     53435166                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    146734948                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     83918811                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.797199                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.841893                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28808434     34.33%     34.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15715150     18.73%     53.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13659312     16.28%     69.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8412785     10.02%     79.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8819087     10.51%     89.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5198756      6.19%     96.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2278925      2.72%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       607895      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       418467      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83918811                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         592898     66.36%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        189830     21.25%     87.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       110714     12.39%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    118264875     78.42%     78.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1187078      0.79%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10852      0.01%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     25993318     17.23%     96.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5362685      3.56%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     150818808                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.779392                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             893442                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005924                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    386649399                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    232052799                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    145920338                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     151712250                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       368689                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8252521                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          903                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          478                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1541390                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7671132                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         577831                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        57289                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    178617160                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       209729                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     29063507                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6306693                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10862                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         33649                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          221                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          478                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1050330                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1155751                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2206081                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    148014075                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     24989162                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2804733                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            30219695                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22379262                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5230533                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.746302                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             146083424                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            145920338                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         89672028                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        218708472                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.721599                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.410007                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    109720760                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124607822                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     54010045                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        21700                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1972797                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76247678                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.634251                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.324950                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     34814478     45.66%     45.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     16259727     21.32%     66.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9105223     11.94%     78.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3078964      4.04%     82.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2944019      3.86%     86.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1225632      1.61%     88.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3302200      4.33%     92.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       956159      1.25%     94.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4561276      5.98%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76247678                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    109720760                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124607822                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              25576289                       # Number of memory references committed
system.switch_cpus1.commit.loads             20810986                       # Number of loads committed
system.switch_cpus1.commit.membars              10850                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19516872                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108765201                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1681424                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4561276                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           250304269                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          364913646                       # The number of ROB writes
system.switch_cpus1.timesIdled                  27569                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 839785                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          109720760                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124607822                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    109720760                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.772494                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.772494                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.294509                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.294509                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       684783272                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      191200594                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      199803341                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         21700                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                84758596                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30775201                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     25009859                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2097887                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13010125                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12026199                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3248304                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        89005                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     30887046                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             170685007                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30775201                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15274503                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             37544077                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11267431                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       6095521                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         15126787                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       901556                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     83649490                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.520833                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.307318                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        46105413     55.12%     55.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3293393      3.94%     59.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2668344      3.19%     62.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         6482158      7.75%     69.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1767229      2.11%     72.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2256937      2.70%     74.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1627304      1.95%     76.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          917305      1.10%     77.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18531407     22.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     83649490                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.363092                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.013778                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        32310159                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5906877                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         36109355                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       242247                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9080843                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5259042                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        42285                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     204084041                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        82611                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9080843                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        34674664                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1298623                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1120573                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         33931143                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3543636                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     196900880                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        28776                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1467010                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1103385                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         1008                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    275620265                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    919264589                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    919264589                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    169079012                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       106541232                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        40267                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        22630                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9723474                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18345912                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9356157                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       147414                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3145953                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         186194033                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        38753                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        147925900                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       283677                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     64264795                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    196370843                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         5997                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     83649490                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.768402                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.886873                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28837154     34.47%     34.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18041815     21.57%     56.04% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11882517     14.21%     70.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8759792     10.47%     80.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7533078      9.01%     89.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3920613      4.69%     94.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3331417      3.98%     98.39% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       629036      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       714068      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     83649490                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         865480     71.09%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             6      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        176420     14.49%     85.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       175557     14.42%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    123258617     83.32%     83.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2105964      1.42%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16377      0.01%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14682536      9.93%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7862406      5.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     147925900                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.745261                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1217463                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008230                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    381002426                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    250498253                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    144167414                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     149143363                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       554711                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7218372                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2845                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          675                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2396946                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9080843                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         546559                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        80400                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    186232788                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       408490                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18345912                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9356157                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        22375                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         71852                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          675                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1254175                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1179481                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2433656                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    145582526                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13782504                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2343370                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21440812                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20541961                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7658308                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.717614                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             144263539                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            144167414                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         93954289                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        265253254                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.700918                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354206                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     99052384                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    121645853                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     64587709                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32756                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2102199                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     74568647                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.631327                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.140765                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28767482     38.58%     38.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20763223     27.84%     66.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8445062     11.33%     77.75% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4755299      6.38%     84.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3884159      5.21%     89.33% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1580447      2.12%     91.45% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1877365      2.52%     93.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       941332      1.26%     95.23% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3554278      4.77%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     74568647                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     99052384                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     121645853                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18086742                       # Number of memory references committed
system.switch_cpus2.commit.loads             11127531                       # Number of loads committed
system.switch_cpus2.commit.membars              16378                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17478148                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        109607361                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2476516                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3554278                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           257247931                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          381553643                       # The number of ROB writes
system.switch_cpus2.timesIdled                  40832                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1109106                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           99052384                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            121645853                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     99052384                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.855695                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.855695                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.168641                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.168641                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       654936500                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      199239635                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      188305748                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32756                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                84758596                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        31421367                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     25618457                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2098792                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     13296432                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12283720                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3388928                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        93224                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     31431849                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             172572458                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           31421367                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     15672648                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             38339230                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       11149578                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5160262                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         15517778                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1018839                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     83956286                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.547298                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.295091                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        45617056     54.33%     54.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         2535675      3.02%     57.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         4745908      5.65%     63.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         4720716      5.62%     68.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2932800      3.49%     72.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2333537      2.78%     74.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1461113      1.74%     76.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1369396      1.63%     78.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        18240085     21.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     83956286                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.370716                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.036047                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        32775941                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5101542                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         36828040                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       226071                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       9024685                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5313466                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          259                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     207044115                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1380                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       9024685                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        35157183                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1006780                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       836485                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         34627757                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      3303390                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     199637625                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1373388                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents      1011293                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    280329956                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    931353336                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    931353336                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    173416606                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       106913345                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        35543                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        17076                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          9191427                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     18472819                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9429020                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       118107                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3537832                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         188223438                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        34152                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        149936895                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       292749                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     63626517                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    194667078                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples     83956286                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.785892                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.895607                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     28575986     34.04%     34.04% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     18228180     21.71%     55.75% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12251050     14.59%     70.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      7911239      9.42%     79.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8316373      9.91%     89.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      4035259      4.81%     94.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3174531      3.78%     98.26% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       725419      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       738249      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     83956286                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         933728     72.57%     72.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        178209     13.85%     86.42% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       174772     13.58%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    125429934     83.66%     83.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2014841      1.34%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17075      0.01%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14505304      9.67%     94.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7969741      5.32%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     149936895                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.768987                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1286709                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008582                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    385409534                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    251884444                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    146515885                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     151223604                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       468474                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7167653                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         2132                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          337                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2267230                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       9024685                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         525488                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        91060                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    188257593                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       377684                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     18472819                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9429020                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        17076                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         71317                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          337                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1312367                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1166401                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2478768                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    147959613                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13843028                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1977282                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            21629769                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20981103                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7786741                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.745659                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             146561745                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            146515885                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         93393813                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        267999283                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.728626                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.348485                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    100997580                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    124357684                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     63900405                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        34152                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2124166                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     74931601                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.659616                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.149679                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     28260582     37.72%     37.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     21062573     28.11%     65.82% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8747047     11.67%     77.50% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4365806      5.83%     83.32% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4360967      5.82%     89.14% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1769629      2.36%     91.51% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1780316      2.38%     93.88% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       947758      1.26%     95.15% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3636923      4.85%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     74931601                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    100997580                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     124357684                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18466956                       # Number of memory references committed
system.switch_cpus3.commit.loads             11305166                       # Number of loads committed
system.switch_cpus3.commit.membars              17076                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17949698                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        112036722                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2564867                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3636923                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           259552767                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          385546666                       # The number of ROB writes
system.switch_cpus3.timesIdled                  32931                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 802310                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          100997580                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            124357684                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    100997580                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.839214                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.839214                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.191591                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.191591                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       664654516                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      203543236                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      190196250                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         34152                       # number of misc regfile writes
system.l2.replacements                          29116                       # number of replacements
system.l2.tagsinuse                            131072                       # Cycle average of tags in use
system.l2.total_refs                          2316882                       # Total number of references to valid blocks.
system.l2.sampled_refs                         160188                       # Sample count of references to valid blocks.
system.l2.avg_refs                          14.463518                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         33808.127243                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      9.961432                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   3752.640779                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     13.994592                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   4424.476513                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     12.996768                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   5173.075087                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     13.953193                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   1647.939009                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          25690.198488                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst             96.611520                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          18559.644051                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data          22961.990904                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data          14904.390422                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.257936                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000076                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.028630                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000107                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.033756                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000099                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.039467                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000106                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.012573                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.196001                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000737                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.141599                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.inst             0.000008                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.175186                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.inst             0.000008                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.113711                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        88329                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        45481                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        61953                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        36097                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  231861                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            72441                       # number of Writeback hits
system.l2.Writeback_hits::total                 72441                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        88329                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        45481                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        61953                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        36097                       # number of demand (read+write) hits
system.l2.demand_hits::total                   231861                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        88329                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        45481                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        61953                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        36097                       # number of overall hits
system.l2.overall_hits::total                  231861                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         7071                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         8718                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        10042                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         3234                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 29116                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         7071                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         8718                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        10042                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         3234                       # number of demand (read+write) misses
system.l2.demand_misses::total                  29116                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         7071                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         8718                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        10042                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         3234                       # number of overall misses
system.l2.overall_misses::total                 29116                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       422801                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    381641830                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       766339                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    467589242                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       637453                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    522292424                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       596747                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    180051951                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1553998787                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       422801                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    381641830                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       766339                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    467589242                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       637453                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    522292424                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       596747                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    180051951                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1553998787                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       422801                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    381641830                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       766339                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    467589242                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       637453                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    522292424                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       596747                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    180051951                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1553998787                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95400                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        54199                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        71995                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        39331                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              260977                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        72441                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             72441                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95400                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        54199                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        71995                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        39331                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               260977                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95400                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        54199                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        71995                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        39331                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              260977                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.074119                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.933333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.160852                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.139482                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.082225                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.111565                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.074119                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.933333                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.160852                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.139482                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.082225                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.111565                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.074119                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.933333                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.160852                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.139482                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.082225                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.111565                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 42280.100000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 53972.822797                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 54738.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 53634.921083                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 49034.846154                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 52010.797052                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 42624.785714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 55674.691095                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53372.674371                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 42280.100000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 53972.822797                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 54738.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 53634.921083                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 49034.846154                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 52010.797052                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 42624.785714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 55674.691095                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53372.674371                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 42280.100000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 53972.822797                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 54738.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 53634.921083                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 49034.846154                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 52010.797052                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 42624.785714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 55674.691095                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53372.674371                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                19522                       # number of writebacks
system.l2.writebacks::total                     19522                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         7071                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         8718                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        10042                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         3234                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            29116                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         7071                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         8718                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        10042                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         3234                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             29116                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         7071                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         8718                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        10042                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         3234                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            29116                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       365073                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    340757837                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       684784                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    416990138                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       561971                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    464061062                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       515855                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    161438597                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1385375317                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       365073                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    340757837                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       684784                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    416990138                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       561971                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    464061062                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       515855                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    161438597                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1385375317                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       365073                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    340757837                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       684784                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    416990138                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       561971                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    464061062                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       515855                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    161438597                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1385375317                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.074119                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.933333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.160852                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.139482                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.082225                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.111565                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.074119                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.933333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.160852                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.139482                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.082225                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.111565                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.074119                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.933333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.160852                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.139482                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.082225                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.111565                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 36507.300000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 48190.897610                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 48913.142857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 47830.940353                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 43228.538462                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 46212.015734                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 36846.785714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 49919.170377                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 47581.237704                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 36507.300000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 48190.897610                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 48913.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 47830.940353                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 43228.538462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 46212.015734                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 36846.785714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 49919.170377                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 47581.237704                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 36507.300000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 48190.897610                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 48913.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 47830.940353                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 43228.538462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 46212.015734                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 36846.785714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 49919.170377                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 47581.237704                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.996973                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015680567                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846691.940000                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.996973                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016021                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881405                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15672906                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15672906                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15672906                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15672906                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15672906                       # number of overall hits
system.cpu0.icache.overall_hits::total       15672906                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       474612                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       474612                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       474612                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       474612                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       474612                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       474612                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15672916                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15672916                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15672916                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15672916                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15672916                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15672916                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 47461.200000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 47461.200000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 47461.200000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 47461.200000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 47461.200000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 47461.200000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       437912                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       437912                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       437912                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       437912                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       437912                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       437912                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 43791.200000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 43791.200000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 43791.200000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 43791.200000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 43791.200000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 43791.200000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95400                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191905701                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95656                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2006.206626                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.495022                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.504978                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915996                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084004                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11641315                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11641315                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709465                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709465                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17077                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17077                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19350780                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19350780                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19350780                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19350780                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       354541                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       354541                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           60                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           60                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       354601                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        354601                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       354601                       # number of overall misses
system.cpu0.dcache.overall_misses::total       354601                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   9269415296                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   9269415296                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1851287                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1851287                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   9271266583                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   9271266583                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   9271266583                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   9271266583                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11995856                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11995856                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17077                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17077                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19705381                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19705381                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19705381                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19705381                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029555                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029555                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000008                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000008                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.017995                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.017995                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.017995                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.017995                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 26144.833167                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 26144.833167                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 30854.783333                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 30854.783333                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 26145.630111                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26145.630111                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 26145.630111                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26145.630111                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        18675                       # number of writebacks
system.cpu0.dcache.writebacks::total            18675                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       259141                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       259141                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           60                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           60                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       259201                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       259201                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       259201                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       259201                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95400                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95400                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95400                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95400                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95400                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95400                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1311401432                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1311401432                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1311401432                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1311401432                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1311401432                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1311401432                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007953                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007953                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004841                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004841                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004841                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004841                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 13746.346247                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13746.346247                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 13746.346247                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 13746.346247                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 13746.346247                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 13746.346247                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.994402                       # Cycle average of tags in use
system.cpu1.icache.total_refs               929559490                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1715054.409594                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.994402                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024029                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868581                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     18093500                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18093500                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     18093500                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18093500                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     18093500                       # number of overall hits
system.cpu1.icache.overall_hits::total       18093500                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       886310                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       886310                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       886310                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       886310                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       886310                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       886310                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     18093517                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18093517                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     18093517                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18093517                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     18093517                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18093517                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 52135.882353                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 52135.882353                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 52135.882353                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 52135.882353                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 52135.882353                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 52135.882353                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       810363                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       810363                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       810363                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       810363                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       810363                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       810363                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 54024.200000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 54024.200000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 54024.200000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 54024.200000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 54024.200000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 54024.200000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 54199                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               232448629                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 54455                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4268.637021                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   211.922165                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    44.077835                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.827821                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.172179                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22714129                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22714129                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4743583                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4743583                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10863                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10863                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10850                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10850                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     27457712                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27457712                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     27457712                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27457712                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       151714                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       151714                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       151714                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        151714                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       151714                       # number of overall misses
system.cpu1.dcache.overall_misses::total       151714                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   5178591974                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   5178591974                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   5178591974                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   5178591974                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   5178591974                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   5178591974                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     22865843                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     22865843                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4743583                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4743583                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10863                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10863                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10850                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10850                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     27609426                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27609426                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     27609426                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27609426                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006635                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006635                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005495                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005495                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005495                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005495                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 34133.909685                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 34133.909685                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 34133.909685                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 34133.909685                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 34133.909685                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 34133.909685                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        18337                       # number of writebacks
system.cpu1.dcache.writebacks::total            18337                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        97515                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        97515                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        97515                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        97515                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        97515                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        97515                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        54199                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        54199                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        54199                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        54199                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        54199                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        54199                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    864952407                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    864952407                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    864952407                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    864952407                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    864952407                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    864952407                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002370                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002370                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001963                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001963                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001963                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001963                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 15958.825938                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 15958.825938                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 15958.825938                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 15958.825938                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 15958.825938                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 15958.825938                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996766                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1020207525                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2056870.010081                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996766                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020828                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15126770                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15126770                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15126770                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15126770                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15126770                       # number of overall hits
system.cpu2.icache.overall_hits::total       15126770                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       863528                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       863528                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       863528                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       863528                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       863528                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       863528                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15126787                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15126787                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15126787                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15126787                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15126787                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15126787                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 50795.764706                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 50795.764706                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 50795.764706                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 50795.764706                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 50795.764706                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 50795.764706                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       652348                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       652348                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       652348                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       652348                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       652348                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       652348                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 50180.615385                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 50180.615385                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 50180.615385                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 50180.615385                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 50180.615385                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 50180.615385                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 71995                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               181167296                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 72251                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2507.471122                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.709691                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.290309                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.901210                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.098790                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10468929                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10468929                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6926456                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6926456                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        21973                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        21973                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16378                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16378                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17395385                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17395385                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17395385                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17395385                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       154422                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       154422                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       154422                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        154422                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       154422                       # number of overall misses
system.cpu2.dcache.overall_misses::total       154422                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   4371757582                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   4371757582                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   4371757582                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4371757582                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   4371757582                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4371757582                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10623351                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10623351                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6926456                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6926456                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        21973                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        21973                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16378                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16378                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17549807                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17549807                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17549807                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17549807                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.014536                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.014536                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008799                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008799                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008799                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008799                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 28310.458238                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 28310.458238                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 28310.458238                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 28310.458238                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 28310.458238                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 28310.458238                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        25473                       # number of writebacks
system.cpu2.dcache.writebacks::total            25473                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        82427                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        82427                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        82427                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        82427                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        82427                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        82427                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        71995                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        71995                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        71995                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        71995                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        71995                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        71995                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1122011401                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1122011401                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1122011401                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1122011401                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1122011401                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1122011401                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006777                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006777                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004102                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004102                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004102                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004102                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 15584.573943                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 15584.573943                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 15584.573943                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 15584.573943                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 15584.573943                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 15584.573943                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               462.997711                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1018477635                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2199735.712743                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.997711                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          449                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.022432                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.719551                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.741984                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     15517761                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       15517761                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     15517761                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        15517761                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     15517761                       # number of overall hits
system.cpu3.icache.overall_hits::total       15517761                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst       787721                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total       787721                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst       787721                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total       787721                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst       787721                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total       787721                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     15517778                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     15517778                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     15517778                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     15517778                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     15517778                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     15517778                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 46336.529412                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 46336.529412                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 46336.529412                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 46336.529412                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 46336.529412                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 46336.529412                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       634757                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       634757                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       634757                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       634757                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       634757                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       634757                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 45339.785714                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 45339.785714                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 45339.785714                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 45339.785714                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 45339.785714                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 45339.785714                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 39331                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               169823060                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 39587                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4289.869402                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   231.827907                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    24.172093                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.905578                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.094422                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10560946                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10560946                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7128198                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7128198                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17076                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17076                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17076                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17076                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17689144                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17689144                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17689144                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17689144                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       103593                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       103593                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       103593                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        103593                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       103593                       # number of overall misses
system.cpu3.dcache.overall_misses::total       103593                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   3048537636                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   3048537636                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   3048537636                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   3048537636                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   3048537636                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   3048537636                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10664539                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10664539                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7128198                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7128198                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17076                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17076                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17076                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17076                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     17792737                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     17792737                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     17792737                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     17792737                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009714                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009714                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005822                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005822                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005822                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005822                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 29428.027338                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 29428.027338                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 29428.027338                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 29428.027338                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 29428.027338                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 29428.027338                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         9956                       # number of writebacks
system.cpu3.dcache.writebacks::total             9956                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        64262                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        64262                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        64262                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        64262                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        64262                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        64262                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        39331                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        39331                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        39331                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        39331                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        39331                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        39331                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    482436023                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    482436023                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    482436023                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    482436023                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    482436023                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    482436023                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003688                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003688                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002211                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002211                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002211                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002211                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 12266.050266                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 12266.050266                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 12266.050266                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 12266.050266                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 12266.050266                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 12266.050266                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
