INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jxlee/Desktop/工程文件/lab4/lab0402/lab0402.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jxlee/Desktop/工程文件/lab4/lab0402/lab0402.srcs/sim_1/new/dataMemory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jxlee/Desktop/工程文件/lab4/lab0402/lab0402.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
