# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../FSM_PAR.v" \
"../../../../../SERIAL_PARITY_GEN.v" \
"../../../../lab13.srcs/sim_1/new/testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
