# AES-128-FPGA-MUX
Hardware implementation of 128-bit AES Encryption using Verilog and 8*1 MUX control on BASYS 3 FPGA Board| Includes waveform outputs, schematic, and modular Verilog design.

