

================================================================
== Vitis HLS Report for 'mulBF16'
================================================================
* Date:           Sun Apr 25 11:38:02 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        MultHLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.085 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  10.000 ns|  10.000 ns|    2|    2|     none|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.08>
ST_1 : Operation 3 [1/1] (1.00ns)   --->   "%b_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %b"   --->   Operation 3 'read' 'b_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 4 [1/1] (1.00ns)   --->   "%a_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %a"   --->   Operation 4 'read' 'a_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%empty = trunc i32 %b_read"   --->   Operation 5 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty_14 = trunc i32 %a_read"   --->   Operation 6 'trunc' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6"   --->   Operation 7 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %a"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %b"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%exponent_a = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %a_read, i32 7, i32 14" [mulBF16.cpp:17]   --->   Operation 17 'partselect' 'exponent_a' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%mantissa_a = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %empty_14" [mulBF16.cpp:43]   --->   Operation 18 'bitconcatenate' 'mantissa_a' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i8 %mantissa_a" [mulBF16.cpp:34]   --->   Operation 19 'zext' 'zext_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%exponent_b = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %b_read, i32 7, i32 14" [mulBF16.cpp:17]   --->   Operation 20 'partselect' 'exponent_b' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%mantissa_b = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %empty" [mulBF16.cpp:48]   --->   Operation 21 'bitconcatenate' 'mantissa_b' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln34_1 = zext i8 %mantissa_b" [mulBF16.cpp:34]   --->   Operation 22 'zext' 'zext_ln34_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.55ns)   --->   "%icmp_ln51 = icmp_eq  i8 %exponent_a, i8 0" [mulBF16.cpp:51]   --->   Operation 23 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.55ns)   --->   "%icmp_ln51_1 = icmp_eq  i8 %exponent_b, i8 0" [mulBF16.cpp:51]   --->   Operation 24 'icmp' 'icmp_ln51_1' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.97ns)   --->   "%or_ln51 = or i1 %icmp_ln51, i1 %icmp_ln51_1" [mulBF16.cpp:51]   --->   Operation 25 'or' 'or_ln51' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %or_ln51, void, void %._crit_edge" [mulBF16.cpp:51]   --->   Operation 26 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.55ns)   --->   "%icmp_ln56 = icmp_eq  i8 %exponent_a, i8 255" [mulBF16.cpp:56]   --->   Operation 27 'icmp' 'icmp_ln56' <Predicate = (!or_ln51)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.55ns)   --->   "%icmp_ln56_1 = icmp_eq  i8 %exponent_b, i8 255" [mulBF16.cpp:56]   --->   Operation 28 'icmp' 'icmp_ln56_1' <Predicate = (!or_ln51)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.97ns)   --->   "%or_ln56 = or i1 %icmp_ln56, i1 %icmp_ln56_1" [mulBF16.cpp:56]   --->   Operation 29 'or' 'or_ln56' <Predicate = (!or_ln51)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %or_ln56, void, void %._crit_edge" [mulBF16.cpp:56]   --->   Operation 30 'br' 'br_ln56' <Predicate = (!or_ln51)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (4.17ns)   --->   "%raw_m_ab = mul i16 %zext_ln34_1, i16 %zext_ln34" [mulBF16.cpp:70]   --->   Operation 31 'mul' 'raw_m_ab' <Predicate = (!or_ln51 & !or_ln56)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node add_ln84_1)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %raw_m_ab, i32 15" [mulBF16.cpp:73]   --->   Operation 32 'bitselect' 'tmp_1' <Predicate = (!or_ln51 & !or_ln56)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node add_ln84_1)   --->   "%select_ln66 = select i1 %tmp_1, i9 386, i9 385" [mulBF16.cpp:66]   --->   Operation 33 'select' 'select_ln66' <Predicate = (!or_ln51 & !or_ln56)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node add_ln84_1)   --->   "%zext_ln66 = zext i8 %exponent_a" [mulBF16.cpp:66]   --->   Operation 34 'zext' 'zext_ln66' <Predicate = (!or_ln51 & !or_ln56)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %raw_m_ab, i32 15" [mulBF16.cpp:73]   --->   Operation 35 'bitselect' 'tmp_2' <Predicate = (!or_ln51 & !or_ln56)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%st = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %raw_m_ab, i32 8, i32 15" [mulBF16.cpp:73]   --->   Operation 36 'partselect' 'st' <Predicate = (!or_ln51 & !or_ln56)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%sf = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %raw_m_ab, i32 7, i32 15" [mulBF16.cpp:73]   --->   Operation 37 'partselect' 'sf' <Predicate = (!or_ln51 & !or_ln56)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.91ns) (out node of the LUT)   --->   "%add_ln84_1 = add i9 %zext_ln66, i9 %select_ln66" [mulBF16.cpp:84]   --->   Operation 38 'add' 'add_ln84_1' <Predicate = (!or_ln51 & !or_ln56)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.81>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node or_ln84)   --->   "%xor_ln61 = xor i32 %b_read, i32 %a_read" [mulBF16.cpp:61]   --->   Operation 39 'xor' 'xor_ln61' <Predicate = (!or_ln51 & !or_ln56)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node or_ln84)   --->   "%tmp = partselect i17 @_ssdm_op_PartSelect.i17.i32.i32.i32, i32 %xor_ln61, i32 15, i32 31" [mulBF16.cpp:84]   --->   Operation 40 'partselect' 'tmp' <Predicate = (!or_ln51 & !or_ln56)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i8 %exponent_b" [mulBF16.cpp:73]   --->   Operation 41 'zext' 'zext_ln73' <Predicate = (!or_ln51 & !or_ln56)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln73_1 = zext i8 %st" [mulBF16.cpp:73]   --->   Operation 42 'zext' 'zext_ln73_1' <Predicate = (!or_ln51 & !or_ln56 & tmp_2)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln73_2 = zext i9 %sf" [mulBF16.cpp:73]   --->   Operation 43 'zext' 'zext_ln73_2' <Predicate = (!or_ln51 & !or_ln56 & !tmp_2)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.96ns)   --->   "%mantissa_c = select i1 %tmp_2, i16 %zext_ln73_1, i16 %zext_ln73_2" [mulBF16.cpp:73]   --->   Operation 44 'select' 'mantissa_c' <Predicate = (!or_ln51 & !or_ln56)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node or_ln84)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %mantissa_c, i32 8" [mulBF16.cpp:81]   --->   Operation 45 'bitselect' 'tmp_4' <Predicate = (!or_ln51 & !or_ln56)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node or_ln84)   --->   "%trunc_ln81 = trunc i16 %mantissa_c" [mulBF16.cpp:81]   --->   Operation 46 'trunc' 'trunc_ln81' <Predicate = (!or_ln51 & !or_ln56)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln84 = sext i9 %add_ln84_1" [mulBF16.cpp:84]   --->   Operation 47 'sext' 'sext_ln84' <Predicate = (!or_ln51 & !or_ln56)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.82ns)   --->   "%add_ln84 = add i10 %sext_ln84, i10 %zext_ln73" [mulBF16.cpp:84]   --->   Operation 48 'add' 'add_ln84' <Predicate = (!or_ln51 & !or_ln56)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node or_ln84)   --->   "%tmp_3 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i10.i7, i10 %add_ln84, i7 0" [mulBF16.cpp:84]   --->   Operation 49 'bitconcatenate' 'tmp_3' <Predicate = (!or_ln51 & !or_ln56)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node or_ln84)   --->   "%sext_ln84_1 = sext i17 %tmp_3" [mulBF16.cpp:84]   --->   Operation 50 'sext' 'sext_ln84_1' <Predicate = (!or_ln51 & !or_ln56)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node or_ln84)   --->   "%tmp1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i6.i1.i1.i7, i17 %tmp, i6 0, i1 %tmp_4, i1 0, i7 %trunc_ln81" [mulBF16.cpp:84]   --->   Operation 51 'bitconcatenate' 'tmp1' <Predicate = (!or_ln51 & !or_ln56)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln84 = or i32 %tmp1, i32 %sext_ln84_1" [mulBF16.cpp:84]   --->   Operation 52 'or' 'or_ln84' <Predicate = (!or_ln51 & !or_ln56)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (1.00ns)   --->   "%write_ln84 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %c, i32 %or_ln84" [mulBF16.cpp:84]   --->   Operation 53 'write' 'write_ln84' <Predicate = (!or_ln51 & !or_ln56)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln85 = br void %._crit_edge" [mulBF16.cpp:85]   --->   Operation 54 'br' 'br_ln85' <Predicate = (!or_ln51 & !or_ln56)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%ret_ln85 = ret" [mulBF16.cpp:85]   --->   Operation 55 'ret' 'ret_ln85' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
b_read            (read          ) [ 001]
a_read            (read          ) [ 001]
empty             (trunc         ) [ 000]
empty_14          (trunc         ) [ 000]
spectopmodule_ln0 (spectopmodule ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
specbitsmap_ln0   (specbitsmap   ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
specbitsmap_ln0   (specbitsmap   ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
specbitsmap_ln0   (specbitsmap   ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
exponent_a        (partselect    ) [ 000]
mantissa_a        (bitconcatenate) [ 000]
zext_ln34         (zext          ) [ 000]
exponent_b        (partselect    ) [ 001]
mantissa_b        (bitconcatenate) [ 000]
zext_ln34_1       (zext          ) [ 000]
icmp_ln51         (icmp          ) [ 000]
icmp_ln51_1       (icmp          ) [ 000]
or_ln51           (or            ) [ 011]
br_ln51           (br            ) [ 000]
icmp_ln56         (icmp          ) [ 000]
icmp_ln56_1       (icmp          ) [ 000]
or_ln56           (or            ) [ 011]
br_ln56           (br            ) [ 000]
raw_m_ab          (mul           ) [ 000]
tmp_1             (bitselect     ) [ 000]
select_ln66       (select        ) [ 000]
zext_ln66         (zext          ) [ 000]
tmp_2             (bitselect     ) [ 001]
st                (partselect    ) [ 001]
sf                (partselect    ) [ 001]
add_ln84_1        (add           ) [ 001]
xor_ln61          (xor           ) [ 000]
tmp               (partselect    ) [ 000]
zext_ln73         (zext          ) [ 000]
zext_ln73_1       (zext          ) [ 000]
zext_ln73_2       (zext          ) [ 000]
mantissa_c        (select        ) [ 000]
tmp_4             (bitselect     ) [ 000]
trunc_ln81        (trunc         ) [ 000]
sext_ln84         (sext          ) [ 000]
add_ln84          (add           ) [ 000]
tmp_3             (bitconcatenate) [ 000]
sext_ln84_1       (sext          ) [ 000]
tmp1              (bitconcatenate) [ 000]
or_ln84           (or            ) [ 000]
write_ln84        (write         ) [ 000]
br_ln85           (br            ) [ 000]
ret_ln85          (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="c">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i1.i7"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i17.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i10.i7"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i17.i6.i1.i1.i7"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="b_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="a_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="write_ln84_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="0" index="2" bw="32" slack="0"/>
<pin id="94" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln84/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="empty_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="empty_14_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_14/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="exponent_a_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="8" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="0"/>
<pin id="108" dir="0" index="2" bw="4" slack="0"/>
<pin id="109" dir="0" index="3" bw="5" slack="0"/>
<pin id="110" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exponent_a/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="mantissa_a_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="8" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="7" slack="0"/>
<pin id="119" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_a/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="zext_ln34_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="8" slack="0"/>
<pin id="125" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="exponent_b_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="8" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="0"/>
<pin id="130" dir="0" index="2" bw="4" slack="0"/>
<pin id="131" dir="0" index="3" bw="5" slack="0"/>
<pin id="132" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exponent_b/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="mantissa_b_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="8" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="7" slack="0"/>
<pin id="141" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_b/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="zext_ln34_1_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="8" slack="0"/>
<pin id="147" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_1/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="icmp_ln51_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="8" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="icmp_ln51_1_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="8" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51_1/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="or_ln51_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln51/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="icmp_ln56_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="icmp_ln56_1_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="8" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56_1/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="or_ln56_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln56/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="raw_m_ab_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="8" slack="0"/>
<pin id="187" dir="0" index="1" bw="8" slack="0"/>
<pin id="188" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="raw_m_ab/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="tmp_1_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="0"/>
<pin id="193" dir="0" index="1" bw="16" slack="0"/>
<pin id="194" dir="0" index="2" bw="5" slack="0"/>
<pin id="195" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="select_ln66_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="0" index="1" bw="8" slack="0"/>
<pin id="202" dir="0" index="2" bw="8" slack="0"/>
<pin id="203" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="zext_ln66_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="8" slack="0"/>
<pin id="209" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="tmp_2_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="0"/>
<pin id="213" dir="0" index="1" bw="16" slack="0"/>
<pin id="214" dir="0" index="2" bw="5" slack="0"/>
<pin id="215" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="st_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="8" slack="0"/>
<pin id="221" dir="0" index="1" bw="16" slack="0"/>
<pin id="222" dir="0" index="2" bw="5" slack="0"/>
<pin id="223" dir="0" index="3" bw="5" slack="0"/>
<pin id="224" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="st/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="sf_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="9" slack="0"/>
<pin id="231" dir="0" index="1" bw="16" slack="0"/>
<pin id="232" dir="0" index="2" bw="4" slack="0"/>
<pin id="233" dir="0" index="3" bw="5" slack="0"/>
<pin id="234" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sf/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="add_ln84_1_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="8" slack="0"/>
<pin id="241" dir="0" index="1" bw="8" slack="0"/>
<pin id="242" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84_1/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="xor_ln61_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="1"/>
<pin id="247" dir="0" index="1" bw="32" slack="1"/>
<pin id="248" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln61/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="tmp_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="17" slack="0"/>
<pin id="251" dir="0" index="1" bw="32" slack="0"/>
<pin id="252" dir="0" index="2" bw="5" slack="0"/>
<pin id="253" dir="0" index="3" bw="6" slack="0"/>
<pin id="254" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="zext_ln73_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="8" slack="1"/>
<pin id="261" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="zext_ln73_1_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="8" slack="1"/>
<pin id="264" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73_1/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="zext_ln73_2_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="9" slack="1"/>
<pin id="267" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73_2/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="mantissa_c_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="1"/>
<pin id="270" dir="0" index="1" bw="8" slack="0"/>
<pin id="271" dir="0" index="2" bw="9" slack="0"/>
<pin id="272" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="mantissa_c/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_4_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="0" index="1" bw="9" slack="0"/>
<pin id="278" dir="0" index="2" bw="5" slack="0"/>
<pin id="279" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="trunc_ln81_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="9" slack="0"/>
<pin id="285" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln81/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="sext_ln84_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="9" slack="1"/>
<pin id="289" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln84/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="add_ln84_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="9" slack="0"/>
<pin id="292" dir="0" index="1" bw="8" slack="0"/>
<pin id="293" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_3_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="17" slack="0"/>
<pin id="298" dir="0" index="1" bw="10" slack="0"/>
<pin id="299" dir="0" index="2" bw="1" slack="0"/>
<pin id="300" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="sext_ln84_1_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="17" slack="0"/>
<pin id="306" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln84_1/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp1_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="0" index="1" bw="17" slack="0"/>
<pin id="311" dir="0" index="2" bw="1" slack="0"/>
<pin id="312" dir="0" index="3" bw="1" slack="0"/>
<pin id="313" dir="0" index="4" bw="1" slack="0"/>
<pin id="314" dir="0" index="5" bw="7" slack="0"/>
<pin id="315" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp1/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="or_ln84_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="0" index="1" bw="17" slack="0"/>
<pin id="325" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln84/2 "/>
</bind>
</comp>

<comp id="329" class="1005" name="b_read_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="1"/>
<pin id="331" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_read "/>
</bind>
</comp>

<comp id="334" class="1005" name="a_read_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="1"/>
<pin id="336" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_read "/>
</bind>
</comp>

<comp id="339" class="1005" name="exponent_b_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="8" slack="1"/>
<pin id="341" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="exponent_b "/>
</bind>
</comp>

<comp id="344" class="1005" name="or_ln51_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="1"/>
<pin id="346" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln51 "/>
</bind>
</comp>

<comp id="348" class="1005" name="or_ln56_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="1"/>
<pin id="350" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln56 "/>
</bind>
</comp>

<comp id="352" class="1005" name="tmp_2_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="1"/>
<pin id="354" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="357" class="1005" name="st_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="8" slack="1"/>
<pin id="359" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="st "/>
</bind>
</comp>

<comp id="362" class="1005" name="sf_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="9" slack="1"/>
<pin id="364" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sf "/>
</bind>
</comp>

<comp id="367" class="1005" name="add_ln84_1_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="9" slack="1"/>
<pin id="369" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln84_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="82"><net_src comp="6" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="6" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="76" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="4" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="78" pin="2"/><net_sink comp="97" pin=0"/></net>

<net id="104"><net_src comp="84" pin="2"/><net_sink comp="101" pin=0"/></net>

<net id="111"><net_src comp="34" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="112"><net_src comp="84" pin="2"/><net_sink comp="105" pin=1"/></net>

<net id="113"><net_src comp="36" pin="0"/><net_sink comp="105" pin=2"/></net>

<net id="114"><net_src comp="38" pin="0"/><net_sink comp="105" pin=3"/></net>

<net id="120"><net_src comp="40" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="42" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="122"><net_src comp="101" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="126"><net_src comp="115" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="133"><net_src comp="34" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="134"><net_src comp="78" pin="2"/><net_sink comp="127" pin=1"/></net>

<net id="135"><net_src comp="36" pin="0"/><net_sink comp="127" pin=2"/></net>

<net id="136"><net_src comp="38" pin="0"/><net_sink comp="127" pin=3"/></net>

<net id="142"><net_src comp="40" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="42" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="144"><net_src comp="97" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="148"><net_src comp="137" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="153"><net_src comp="105" pin="4"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="44" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="159"><net_src comp="127" pin="4"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="44" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="165"><net_src comp="149" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="155" pin="2"/><net_sink comp="161" pin=1"/></net>

<net id="171"><net_src comp="105" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="46" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="127" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="46" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="167" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="173" pin="2"/><net_sink comp="179" pin=1"/></net>

<net id="189"><net_src comp="145" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="123" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="196"><net_src comp="48" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="185" pin="2"/><net_sink comp="191" pin=1"/></net>

<net id="198"><net_src comp="50" pin="0"/><net_sink comp="191" pin=2"/></net>

<net id="204"><net_src comp="191" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="52" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="206"><net_src comp="54" pin="0"/><net_sink comp="199" pin=2"/></net>

<net id="210"><net_src comp="105" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="216"><net_src comp="48" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="185" pin="2"/><net_sink comp="211" pin=1"/></net>

<net id="218"><net_src comp="50" pin="0"/><net_sink comp="211" pin=2"/></net>

<net id="225"><net_src comp="56" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="185" pin="2"/><net_sink comp="219" pin=1"/></net>

<net id="227"><net_src comp="58" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="228"><net_src comp="50" pin="0"/><net_sink comp="219" pin=3"/></net>

<net id="235"><net_src comp="60" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="185" pin="2"/><net_sink comp="229" pin=1"/></net>

<net id="237"><net_src comp="36" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="238"><net_src comp="50" pin="0"/><net_sink comp="229" pin=3"/></net>

<net id="243"><net_src comp="207" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="199" pin="3"/><net_sink comp="239" pin=1"/></net>

<net id="255"><net_src comp="62" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="256"><net_src comp="245" pin="2"/><net_sink comp="249" pin=1"/></net>

<net id="257"><net_src comp="50" pin="0"/><net_sink comp="249" pin=2"/></net>

<net id="258"><net_src comp="64" pin="0"/><net_sink comp="249" pin=3"/></net>

<net id="273"><net_src comp="262" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="274"><net_src comp="265" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="280"><net_src comp="48" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="268" pin="3"/><net_sink comp="275" pin=1"/></net>

<net id="282"><net_src comp="58" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="286"><net_src comp="268" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="294"><net_src comp="287" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="259" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="301"><net_src comp="66" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="290" pin="2"/><net_sink comp="296" pin=1"/></net>

<net id="303"><net_src comp="68" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="307"><net_src comp="296" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="316"><net_src comp="70" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="317"><net_src comp="249" pin="4"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="72" pin="0"/><net_sink comp="308" pin=2"/></net>

<net id="319"><net_src comp="275" pin="3"/><net_sink comp="308" pin=3"/></net>

<net id="320"><net_src comp="74" pin="0"/><net_sink comp="308" pin=4"/></net>

<net id="321"><net_src comp="283" pin="1"/><net_sink comp="308" pin=5"/></net>

<net id="326"><net_src comp="308" pin="6"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="304" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="328"><net_src comp="322" pin="2"/><net_sink comp="90" pin=2"/></net>

<net id="332"><net_src comp="78" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="337"><net_src comp="84" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="342"><net_src comp="127" pin="4"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="347"><net_src comp="161" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="179" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="211" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="360"><net_src comp="219" pin="4"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="365"><net_src comp="229" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="370"><net_src comp="239" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="287" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: c | {2 }
 - Input state : 
	Port: mulBF16 : a | {1 }
	Port: mulBF16 : b | {1 }
  - Chain level:
	State 1
		mantissa_a : 1
		zext_ln34 : 2
		mantissa_b : 1
		zext_ln34_1 : 2
		icmp_ln51 : 1
		icmp_ln51_1 : 1
		or_ln51 : 2
		br_ln51 : 2
		icmp_ln56 : 1
		icmp_ln56_1 : 1
		or_ln56 : 2
		br_ln56 : 2
		raw_m_ab : 3
		tmp_1 : 4
		select_ln66 : 5
		zext_ln66 : 1
		tmp_2 : 4
		st : 4
		sf : 4
		add_ln84_1 : 6
	State 2
		mantissa_c : 1
		tmp_4 : 2
		trunc_ln81 : 2
		add_ln84 : 1
		tmp_3 : 2
		sext_ln84_1 : 3
		tmp1 : 3
		or_ln84 : 4
		write_ln84 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |    icmp_ln51_fu_149    |    0    |    0    |    11   |
|   icmp   |   icmp_ln51_1_fu_155   |    0    |    0    |    11   |
|          |    icmp_ln56_fu_167    |    0    |    0    |    11   |
|          |   icmp_ln56_1_fu_173   |    0    |    0    |    11   |
|----------|------------------------|---------|---------|---------|
|    mul   |     raw_m_ab_fu_185    |    0    |    0    |    41   |
|----------|------------------------|---------|---------|---------|
|          |     or_ln51_fu_161     |    0    |    0    |    2    |
|    or    |     or_ln56_fu_179     |    0    |    0    |    2    |
|          |     or_ln84_fu_322     |    0    |    0    |    32   |
|----------|------------------------|---------|---------|---------|
|    xor   |     xor_ln61_fu_245    |    0    |    0    |    32   |
|----------|------------------------|---------|---------|---------|
|    add   |    add_ln84_1_fu_239   |    0    |    0    |    15   |
|          |     add_ln84_fu_290    |    0    |    0    |    14   |
|----------|------------------------|---------|---------|---------|
|  select  |   select_ln66_fu_199   |    0    |    0    |    8    |
|          |    mantissa_c_fu_268   |    0    |    0    |    9    |
|----------|------------------------|---------|---------|---------|
|   read   |    b_read_read_fu_78   |    0    |    0    |    0    |
|          |    a_read_read_fu_84   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   write  | write_ln84_write_fu_90 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |       empty_fu_97      |    0    |    0    |    0    |
|   trunc  |     empty_14_fu_101    |    0    |    0    |    0    |
|          |    trunc_ln81_fu_283   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    exponent_a_fu_105   |    0    |    0    |    0    |
|          |    exponent_b_fu_127   |    0    |    0    |    0    |
|partselect|        st_fu_219       |    0    |    0    |    0    |
|          |        sf_fu_229       |    0    |    0    |    0    |
|          |       tmp_fu_249       |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    mantissa_a_fu_115   |    0    |    0    |    0    |
|bitconcatenate|    mantissa_b_fu_137   |    0    |    0    |    0    |
|          |      tmp_3_fu_296      |    0    |    0    |    0    |
|          |       tmp1_fu_308      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    zext_ln34_fu_123    |    0    |    0    |    0    |
|          |   zext_ln34_1_fu_145   |    0    |    0    |    0    |
|   zext   |    zext_ln66_fu_207    |    0    |    0    |    0    |
|          |    zext_ln73_fu_259    |    0    |    0    |    0    |
|          |   zext_ln73_1_fu_262   |    0    |    0    |    0    |
|          |   zext_ln73_2_fu_265   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |      tmp_1_fu_191      |    0    |    0    |    0    |
| bitselect|      tmp_2_fu_211      |    0    |    0    |    0    |
|          |      tmp_4_fu_275      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   sext   |    sext_ln84_fu_287    |    0    |    0    |    0    |
|          |   sext_ln84_1_fu_304   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    0    |    0    |   199   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|  a_read_reg_334  |   32   |
|add_ln84_1_reg_367|    9   |
|  b_read_reg_329  |   32   |
|exponent_b_reg_339|    8   |
|  or_ln51_reg_344 |    1   |
|  or_ln56_reg_348 |    1   |
|    sf_reg_362    |    9   |
|    st_reg_357    |    8   |
|   tmp_2_reg_352  |    1   |
+------------------+--------+
|       Total      |   101  |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    0   |    0   |   199  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   101  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   101  |   199  |
+-----------+--------+--------+--------+
