{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Web Edition " "Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 19 16:17:37 2018 " "Info: Processing started: Thu Apr 19 16:17:37 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AUDIO_FINAL -c AUDIO_FINAL " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off AUDIO_FINAL -c AUDIO_FINAL" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledctr.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ledctr.v" { { "Info" "ISGN_ENTITY_NAME" "1 ledctr " "Info: Found entity 1: ledctr" {  } { { "ledctr.v" "" { Text "F:/mini_project/AUDIO_FINAL/ledctr.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_500.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file clock_500.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_500 " "Info: Found entity 1: CLOCK_500" {  } { { "CLOCK_500.v" "" { Text "F:/mini_project/AUDIO_FINAL/CLOCK_500.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c " "Info: Found entity 1: i2c" {  } { { "i2c.v" "" { Text "F:/mini_project/AUDIO_FINAL/i2c.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keytr.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file keytr.v" { { "Info" "ISGN_ENTITY_NAME" "1 keytr " "Info: Found entity 1: keytr" {  } { { "keytr.v" "" { Text "F:/mini_project/AUDIO_FINAL/keytr.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_final.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file audio_final.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_FINAL " "Info: Found entity 1: AUDIO_FINAL" {  } { { "AUDIO_FINAL.bdf" "" { Schematic "F:/mini_project/AUDIO_FINAL/AUDIO_FINAL.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "falling_edge keytr.v(63) " "Warning (10236): Verilog HDL Implicit Net warning at keytr.v(63): created implicit net for \"falling_edge\"" {  } { { "keytr.v" "" { Text "F:/mini_project/AUDIO_FINAL/keytr.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "AUDIO_FINAL " "Info: Elaborating entity \"AUDIO_FINAL\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "AUD_ADCDAT " "Warning: Pin \"AUD_ADCDAT\" not connected" {  } { { "AUDIO_FINAL.bdf" "" { Schematic "F:/mini_project/AUDIO_FINAL/AUDIO_FINAL.bdf" { { 392 -120 48 408 "AUD_ADCDAT" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "AUD_DACLRCLK " "Warning: Pin \"AUD_DACLRCLK\" not connected" {  } { { "AUDIO_FINAL.bdf" "" { Schematic "F:/mini_project/AUDIO_FINAL/AUDIO_FINAL.bdf" { { 472 -128 48 488 "AUD_DACLRCLK" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "AUD_ADCLRCLK " "Warning: Pin \"AUD_ADCLRCLK\" not connected" {  } { { "AUDIO_FINAL.bdf" "" { Schematic "F:/mini_project/AUDIO_FINAL/AUDIO_FINAL.bdf" { { 504 -128 48 520 "AUD_ADCLRCLK" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "AUD_BCLK " "Warning: Pin \"AUD_BCLK\" not connected" {  } { { "AUDIO_FINAL.bdf" "" { Schematic "F:/mini_project/AUDIO_FINAL/AUDIO_FINAL.bdf" { { 432 -120 48 448 "AUD_BCLK" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c i2c:inst2 " "Info: Elaborating entity \"i2c\" for hierarchy \"i2c:inst2\"" {  } { { "AUDIO_FINAL.bdf" "inst2" { Schematic "F:/mini_project/AUDIO_FINAL/AUDIO_FINAL.bdf" { { 48 344 616 208 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c.v(45) " "Warning (10230): Verilog HDL assignment warning at i2c.v(45): truncated value with size 32 to match size of target (1)" {  } { { "i2c.v" "" { Text "F:/mini_project/AUDIO_FINAL/i2c.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c.v(44) " "Warning (10230): Verilog HDL assignment warning at i2c.v(44): truncated value with size 32 to match size of target (1)" {  } { { "i2c.v" "" { Text "F:/mini_project/AUDIO_FINAL/i2c.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2c.v(69) " "Warning (10230): Verilog HDL assignment warning at i2c.v(69): truncated value with size 32 to match size of target (6)" {  } { { "i2c.v" "" { Text "F:/mini_project/AUDIO_FINAL/i2c.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK_500 CLOCK_500:inst " "Info: Elaborating entity \"CLOCK_500\" for hierarchy \"CLOCK_500:inst\"" {  } { { "AUDIO_FINAL.bdf" "inst" { Schematic "F:/mini_project/AUDIO_FINAL/AUDIO_FINAL.bdf" { { 48 104 272 176 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CLOCK_500.v(37) " "Warning (10230): Verilog HDL assignment warning at CLOCK_500.v(37): truncated value with size 32 to match size of target (1)" {  } { { "CLOCK_500.v" "" { Text "F:/mini_project/AUDIO_FINAL/CLOCK_500.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 CLOCK_500.v(50) " "Warning (10230): Verilog HDL assignment warning at CLOCK_500.v(50): truncated value with size 32 to match size of target (6)" {  } { { "CLOCK_500.v" "" { Text "F:/mini_project/AUDIO_FINAL/CLOCK_500.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 CLOCK_500.v(60) " "Warning (10230): Verilog HDL assignment warning at CLOCK_500.v(60): truncated value with size 32 to match size of target (7)" {  } { { "CLOCK_500.v" "" { Text "F:/mini_project/AUDIO_FINAL/CLOCK_500.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 CLOCK_500.v(99) " "Warning (10230): Verilog HDL assignment warning at CLOCK_500.v(99): truncated value with size 32 to match size of target (11)" {  } { { "CLOCK_500.v" "" { Text "F:/mini_project/AUDIO_FINAL/CLOCK_500.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "vol 0 CLOCK_500.v(54) " "Warning (10030): Net \"vol\" at CLOCK_500.v(54) has no driver or initial value, using a default initial value '0'" {  } { { "CLOCK_500.v" "" { Text "F:/mini_project/AUDIO_FINAL/CLOCK_500.v" 54 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keytr keytr:inst3 " "Info: Elaborating entity \"keytr\" for hierarchy \"keytr:inst3\"" {  } { { "AUDIO_FINAL.bdf" "inst3" { Schematic "F:/mini_project/AUDIO_FINAL/AUDIO_FINAL.bdf" { { 272 88 272 368 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 keytr.v(78) " "Warning (10230): Verilog HDL assignment warning at keytr.v(78): truncated value with size 32 to match size of target (16)" {  } { { "keytr.v" "" { Text "F:/mini_project/AUDIO_FINAL/keytr.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "counter keytr.v(22) " "Warning (10034): Output port \"counter\" at keytr.v(22) has no driver" {  } { { "keytr.v" "" { Text "F:/mini_project/AUDIO_FINAL/keytr.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ON keytr.v(20) " "Warning (10034): Output port \"ON\" at keytr.v(20) has no driver" {  } { { "keytr.v" "" { Text "F:/mini_project/AUDIO_FINAL/keytr.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ledctr ledctr:inst6 " "Info: Elaborating entity \"ledctr\" for hierarchy \"ledctr:inst6\"" {  } { { "AUDIO_FINAL.bdf" "inst6" { Schematic "F:/mini_project/AUDIO_FINAL/AUDIO_FINAL.bdf" { { 432 440 616 528 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Warning: Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "i2c:inst2\|I2C_SCLK~synth " "Warning: Found clock multiplexer i2c:inst2\|I2C_SCLK~synth" {  } { { "i2c.v" "" { Text "F:/mini_project/AUDIO_FINAL/i2c.v" 29 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Clock multiplexers are found and protected" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "keytr.v" "" { Text "F:/mini_project/AUDIO_FINAL/keytr.v" 55 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Warning: Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "Warning (15610): No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "AUDIO_FINAL.bdf" "" { Schematic "F:/mini_project/AUDIO_FINAL/AUDIO_FINAL.bdf" { { 392 -120 48 408 "AUD_ADCDAT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_DACLRCLK " "Warning (15610): No output dependent on input pin \"AUD_DACLRCLK\"" {  } { { "AUDIO_FINAL.bdf" "" { Schematic "F:/mini_project/AUDIO_FINAL/AUDIO_FINAL.bdf" { { 472 -128 48 488 "AUD_DACLRCLK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCLRCLK " "Warning (15610): No output dependent on input pin \"AUD_ADCLRCLK\"" {  } { { "AUDIO_FINAL.bdf" "" { Schematic "F:/mini_project/AUDIO_FINAL/AUDIO_FINAL.bdf" { { 504 -128 48 520 "AUD_ADCLRCLK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_BCLK " "Warning (15610): No output dependent on input pin \"AUD_BCLK\"" {  } { { "AUDIO_FINAL.bdf" "" { Schematic "F:/mini_project/AUDIO_FINAL/AUDIO_FINAL.bdf" { { 432 -120 48 448 "AUD_BCLK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "117 " "Info: Implemented 117 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Info: Implemented 5 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Info: Implemented 1 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "102 " "Info: Implemented 102 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "249 " "Info: Peak virtual memory: 249 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 19 16:17:46 2018 " "Info: Processing ended: Thu Apr 19 16:17:46 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
