INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/pgusak/Downloads/faks/4.GODINA/MAS/projekt/project_1/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_wrapper'
