# Design-and-stimulate-8-1-MUX-using-verilog