{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 10 15:57:27 2018 " "Info: Processing started: Mon Dec 10 15:57:27 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decot.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file decot.v" { { "Info" "ISGN_ENTITY_NAME" "1 decot " "Info: Found entity 1: decot" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Info: Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/main.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "separa.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file separa.v" { { "Info" "ISGN_ENTITY_NAME" "1 separa " "Info: Found entity 1: separa" {  } { { "separa.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/separa.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tecladinho.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file tecladinho.v" { { "Info" "ISGN_ENTITY_NAME" "1 tecladinho " "Info: Found entity 1: tecladinho" {  } { { "tecladinho.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/tecladinho.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Info: Found entity 1: debounce" {  } { { "debounce.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/debounce.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Info: Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tecladinho tecladinho:tec " "Info: Elaborating entity \"tecladinho\" for hierarchy \"tecladinho:tec\"" {  } { { "main.v" "tec" { Text "C:/Users/frpmn/Desktop/100%funcional/main.v" 46 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 tecladinho.v(50) " "Warning (10230): Verilog HDL assignment warning at tecladinho.v(50): truncated value with size 32 to match size of target (14)" {  } { { "tecladinho.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/tecladinho.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 tecladinho.v(53) " "Warning (10230): Verilog HDL assignment warning at tecladinho.v(53): truncated value with size 32 to match size of target (14)" {  } { { "tecladinho.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/tecladinho.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 tecladinho.v(56) " "Warning (10230): Verilog HDL assignment warning at tecladinho.v(56): truncated value with size 32 to match size of target (14)" {  } { { "tecladinho.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/tecladinho.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 tecladinho.v(61) " "Warning (10230): Verilog HDL assignment warning at tecladinho.v(61): truncated value with size 32 to match size of target (14)" {  } { { "tecladinho.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/tecladinho.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 tecladinho.v(64) " "Warning (10230): Verilog HDL assignment warning at tecladinho.v(64): truncated value with size 32 to match size of target (14)" {  } { { "tecladinho.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/tecladinho.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 tecladinho.v(67) " "Warning (10230): Verilog HDL assignment warning at tecladinho.v(67): truncated value with size 32 to match size of target (14)" {  } { { "tecladinho.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/tecladinho.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 tecladinho.v(70) " "Warning (10230): Verilog HDL assignment warning at tecladinho.v(70): truncated value with size 32 to match size of target (14)" {  } { { "tecladinho.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/tecladinho.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 tecladinho.v(76) " "Warning (10230): Verilog HDL assignment warning at tecladinho.v(76): truncated value with size 32 to match size of target (14)" {  } { { "tecladinho.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/tecladinho.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 tecladinho.v(79) " "Warning (10230): Verilog HDL assignment warning at tecladinho.v(79): truncated value with size 32 to match size of target (14)" {  } { { "tecladinho.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/tecladinho.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 tecladinho.v(82) " "Warning (10230): Verilog HDL assignment warning at tecladinho.v(82): truncated value with size 32 to match size of target (14)" {  } { { "tecladinho.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/tecladinho.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce tecladinho:tec\|debounce:D0 " "Info: Elaborating entity \"debounce\" for hierarchy \"tecladinho:tec\|debounce:D0\"" {  } { { "tecladinho.v" "D0" { Text "C:/Users/frpmn/Desktop/100%funcional/tecladinho.v" 12 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "separa separa:princ " "Info: Elaborating entity \"separa\" for hierarchy \"separa:princ\"" {  } { { "main.v" "princ" { Text "C:/Users/frpmn/Desktop/100%funcional/main.v" 49 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 separa.v(9) " "Warning (10230): Verilog HDL assignment warning at separa.v(9): truncated value with size 32 to match size of target (4)" {  } { { "separa.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/separa.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 separa.v(10) " "Warning (10230): Verilog HDL assignment warning at separa.v(10): truncated value with size 32 to match size of target (14)" {  } { { "separa.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/separa.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 separa.v(11) " "Warning (10230): Verilog HDL assignment warning at separa.v(11): truncated value with size 32 to match size of target (4)" {  } { { "separa.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/separa.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 separa.v(12) " "Warning (10230): Verilog HDL assignment warning at separa.v(12): truncated value with size 32 to match size of target (14)" {  } { { "separa.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/separa.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 separa.v(13) " "Warning (10230): Verilog HDL assignment warning at separa.v(13): truncated value with size 32 to match size of target (4)" {  } { { "separa.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/separa.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 separa.v(14) " "Warning (10230): Verilog HDL assignment warning at separa.v(14): truncated value with size 32 to match size of target (14)" {  } { { "separa.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/separa.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 4 separa.v(15) " "Warning (10230): Verilog HDL assignment warning at separa.v(15): truncated value with size 14 to match size of target (4)" {  } { { "separa.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/separa.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decot decot:dois0 " "Info: Elaborating entity \"decot\" for hierarchy \"decot:dois0\"" {  } { { "main.v" "dois0" { Text "C:/Users/frpmn/Desktop/100%funcional/main.v" 52 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "decot.v(5) " "Warning (10270): Verilog HDL Case Statement warning at decot.v(5): incomplete case statement has no default case item" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 5 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "leds decot.v(4) " "Warning (10240): Verilog HDL Always Construct warning at decot.v(4): inferring latch(es) for variable \"leds\", which holds its previous value in one or more paths through the always construct" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[0\] decot.v(4) " "Info (10041): Inferred latch for \"leds\[0\]\" at decot.v(4)" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[1\] decot.v(4) " "Info (10041): Inferred latch for \"leds\[1\]\" at decot.v(4)" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[2\] decot.v(4) " "Info (10041): Inferred latch for \"leds\[2\]\" at decot.v(4)" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[3\] decot.v(4) " "Info (10041): Inferred latch for \"leds\[3\]\" at decot.v(4)" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[4\] decot.v(4) " "Info (10041): Inferred latch for \"leds\[4\]\" at decot.v(4)" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[5\] decot.v(4) " "Info (10041): Inferred latch for \"leds\[5\]\" at decot.v(4)" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[6\] decot.v(4) " "Info (10041): Inferred latch for \"leds\[6\]\" at decot.v(4)" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "16 " "Info: Inferred 16 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "separa:princ\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"separa:princ\|Mod0\"" {  } { { "separa.v" "Mod0" { Text "C:/Users/frpmn/Desktop/100%funcional/separa.v" 10 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "separa:princ\|Mod1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"separa:princ\|Mod1\"" {  } { { "separa.v" "Mod1" { Text "C:/Users/frpmn/Desktop/100%funcional/separa.v" 12 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "separa:princ\|Mod2 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"separa:princ\|Mod2\"" {  } { { "separa.v" "Mod2" { Text "C:/Users/frpmn/Desktop/100%funcional/separa.v" 14 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "separa:princ\|Div2 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"separa:princ\|Div2\"" {  } { { "separa.v" "Div2" { Text "C:/Users/frpmn/Desktop/100%funcional/separa.v" 13 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "separa:princ\|Div1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"separa:princ\|Div1\"" {  } { { "separa.v" "Div1" { Text "C:/Users/frpmn/Desktop/100%funcional/separa.v" 11 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "separa:princ\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"separa:princ\|Div0\"" {  } { { "separa.v" "Div0" { Text "C:/Users/frpmn/Desktop/100%funcional/separa.v" 9 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tecladinho:tec\|Mod8 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tecladinho:tec\|Mod8\"" {  } { { "tecladinho.v" "Mod8" { Text "C:/Users/frpmn/Desktop/100%funcional/tecladinho.v" 79 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tecladinho:tec\|Mod7 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tecladinho:tec\|Mod7\"" {  } { { "tecladinho.v" "Mod7" { Text "C:/Users/frpmn/Desktop/100%funcional/tecladinho.v" 76 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tecladinho:tec\|Mod9 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tecladinho:tec\|Mod9\"" {  } { { "tecladinho.v" "Mod9" { Text "C:/Users/frpmn/Desktop/100%funcional/tecladinho.v" 82 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tecladinho:tec\|Mod5 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tecladinho:tec\|Mod5\"" {  } { { "tecladinho.v" "Mod5" { Text "C:/Users/frpmn/Desktop/100%funcional/tecladinho.v" 67 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tecladinho:tec\|Mod4 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tecladinho:tec\|Mod4\"" {  } { { "tecladinho.v" "Mod4" { Text "C:/Users/frpmn/Desktop/100%funcional/tecladinho.v" 64 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tecladinho:tec\|Mod6 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tecladinho:tec\|Mod6\"" {  } { { "tecladinho.v" "Mod6" { Text "C:/Users/frpmn/Desktop/100%funcional/tecladinho.v" 70 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tecladinho:tec\|Mod3 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tecladinho:tec\|Mod3\"" {  } { { "tecladinho.v" "Mod3" { Text "C:/Users/frpmn/Desktop/100%funcional/tecladinho.v" 61 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tecladinho:tec\|Mod1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tecladinho:tec\|Mod1\"" {  } { { "tecladinho.v" "Mod1" { Text "C:/Users/frpmn/Desktop/100%funcional/tecladinho.v" 53 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tecladinho:tec\|Mod2 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tecladinho:tec\|Mod2\"" {  } { { "tecladinho.v" "Mod2" { Text "C:/Users/frpmn/Desktop/100%funcional/tecladinho.v" 56 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tecladinho:tec\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tecladinho:tec\|Mod0\"" {  } { { "tecladinho.v" "Mod0" { Text "C:/Users/frpmn/Desktop/100%funcional/tecladinho.v" 50 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "separa:princ\|lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"separa:princ\|lpm_divide:Mod0\"" {  } { { "separa.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/separa.v" 10 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "separa:princ\|lpm_divide:Mod0 " "Info: Instantiated megafunction \"separa:princ\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Info: Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Info: Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "separa.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/separa.v" 10 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gcm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_gcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gcm " "Info: Found entity 1: lpm_divide_gcm" {  } { { "db/lpm_divide_gcm.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/lpm_divide_gcm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Info: Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/sign_div_unsign_5nh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_u9f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_u9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_u9f " "Info: Found entity 1: alt_u_div_u9f" {  } { { "db/alt_u_div_u9f.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/alt_u_div_u9f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Info: Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Info: Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "separa:princ\|lpm_divide:Mod1 " "Info: Elaborated megafunction instantiation \"separa:princ\|lpm_divide:Mod1\"" {  } { { "separa.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/separa.v" 12 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "separa:princ\|lpm_divide:Mod1 " "Info: Instantiated megafunction \"separa:princ\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Info: Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Info: Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "separa.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/separa.v" 12 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2bm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_2bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2bm " "Info: Found entity 1: lpm_divide_2bm" {  } { { "db/lpm_divide_2bm.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/lpm_divide_2bm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Info: Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_27f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_27f " "Info: Found entity 1: alt_u_div_27f" {  } { { "db/alt_u_div_27f.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/alt_u_div_27f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "separa:princ\|lpm_divide:Mod2 " "Info: Elaborated megafunction instantiation \"separa:princ\|lpm_divide:Mod2\"" {  } { { "separa.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/separa.v" 14 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "separa:princ\|lpm_divide:Mod2 " "Info: Instantiated megafunction \"separa:princ\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Info: Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "separa.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/separa.v" 14 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l9m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_l9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l9m " "Info: Found entity 1: lpm_divide_l9m" {  } { { "db/lpm_divide_l9m.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/lpm_divide_l9m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Info: Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_84f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_84f " "Info: Found entity 1: alt_u_div_84f" {  } { { "db/alt_u_div_84f.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/alt_u_div_84f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "separa:princ\|lpm_divide:Div2 " "Info: Elaborated megafunction instantiation \"separa:princ\|lpm_divide:Div2\"" {  } { { "separa.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/separa.v" 13 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "separa:princ\|lpm_divide:Div2 " "Info: Instantiated megafunction \"separa:princ\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Info: Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "separa.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/separa.v" 13 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ihm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_ihm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ihm " "Info: Found entity 1: lpm_divide_ihm" {  } { { "db/lpm_divide_ihm.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/lpm_divide_ihm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "separa:princ\|lpm_divide:Div1 " "Info: Elaborated megafunction instantiation \"separa:princ\|lpm_divide:Div1\"" {  } { { "separa.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/separa.v" 11 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "separa:princ\|lpm_divide:Div1 " "Info: Instantiated megafunction \"separa:princ\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Info: Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Info: Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "separa.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/separa.v" 11 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vim.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_vim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vim " "Info: Found entity 1: lpm_divide_vim" {  } { { "db/lpm_divide_vim.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/lpm_divide_vim.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "separa:princ\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"separa:princ\|lpm_divide:Div0\"" {  } { { "separa.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/separa.v" 9 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "separa:princ\|lpm_divide:Div0 " "Info: Instantiated megafunction \"separa:princ\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Info: Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Info: Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "separa.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/separa.v" 9 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_dkm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_dkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_dkm " "Info: Found entity 1: lpm_divide_dkm" {  } { { "db/lpm_divide_dkm.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/lpm_divide_dkm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "tecladinho:tec\|lpm_divide:Mod8 " "Info: Elaborated megafunction instantiation \"tecladinho:tec\|lpm_divide:Mod8\"" {  } { { "tecladinho.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/tecladinho.v" 79 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tecladinho:tec\|lpm_divide:Mod8 " "Info: Instantiated megafunction \"tecladinho:tec\|lpm_divide:Mod8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Info: Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Info: Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "tecladinho.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/tecladinho.v" 79 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_pcm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_pcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_pcm " "Info: Found entity 1: lpm_divide_pcm" {  } { { "db/lpm_divide_pcm.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/lpm_divide_pcm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_enh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_enh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_enh " "Info: Found entity 1: sign_div_unsign_enh" {  } { { "db/sign_div_unsign_enh.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/sign_div_unsign_enh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_gaf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_gaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_gaf " "Info: Found entity 1: alt_u_div_gaf" {  } { { "db/alt_u_div_gaf.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/alt_u_div_gaf.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "tecladinho:tec\|lpm_divide:Mod7 " "Info: Elaborated megafunction instantiation \"tecladinho:tec\|lpm_divide:Mod7\"" {  } { { "tecladinho.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/tecladinho.v" 76 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tecladinho:tec\|lpm_divide:Mod7 " "Info: Instantiated megafunction \"tecladinho:tec\|lpm_divide:Mod7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Info: Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Info: Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "tecladinho.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/tecladinho.v" 76 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "tecladinho:tec\|lpm_divide:Mod6 " "Info: Elaborated megafunction instantiation \"tecladinho:tec\|lpm_divide:Mod6\"" {  } { { "tecladinho.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/tecladinho.v" 70 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tecladinho:tec\|lpm_divide:Mod6 " "Info: Instantiated megafunction \"tecladinho:tec\|lpm_divide:Mod6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 18 " "Info: Parameter \"LPM_WIDTHN\" = \"18\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Info: Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "tecladinho.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/tecladinho.v" 70 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ocm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_ocm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ocm " "Info: Found entity 1: lpm_divide_ocm" {  } { { "db/lpm_divide_ocm.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/lpm_divide_ocm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Info: Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/sign_div_unsign_dnh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eaf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_eaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eaf " "Info: Found entity 1: alt_u_div_eaf" {  } { { "db/alt_u_div_eaf.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/alt_u_div_eaf.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "tecladinho:tec\|lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"tecladinho:tec\|lpm_divide:Mod0\"" {  } { { "tecladinho.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/tecladinho.v" 50 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tecladinho:tec\|lpm_divide:Mod0 " "Info: Instantiated megafunction \"tecladinho:tec\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 18 " "Info: Parameter \"LPM_WIDTHN\" = \"18\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Info: Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "tecladinho.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/tecladinho.v" 50 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decot:dig0\|leds\[0\] " "Warning: Latch decot:dig0\|leds\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA separa:princ\|lpm_divide:Mod2\|lpm_divide_l9m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|StageOut\[31\]~synth " "Warning: Ports D and ENA on the latch are fed by the same signal separa:princ\|lpm_divide:Mod2\|lpm_divide_l9m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|StageOut\[31\]~synth" {  } { { "db/alt_u_div_84f.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/alt_u_div_84f.tdf" 73 10 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decot:dig0\|leds\[1\] " "Warning: Latch decot:dig0\|leds\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA separa:princ\|lpm_divide:Mod2\|lpm_divide_l9m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|StageOut\[32\]~synth " "Warning: Ports D and ENA on the latch are fed by the same signal separa:princ\|lpm_divide:Mod2\|lpm_divide_l9m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|StageOut\[32\]~synth" {  } { { "db/alt_u_div_84f.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/alt_u_div_84f.tdf" 73 10 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decot:dig0\|leds\[2\] " "Warning: Latch decot:dig0\|leds\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA separa:princ\|lpm_divide:Mod2\|lpm_divide_l9m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|StageOut\[32\]~synth " "Warning: Ports D and ENA on the latch are fed by the same signal separa:princ\|lpm_divide:Mod2\|lpm_divide_l9m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|StageOut\[32\]~synth" {  } { { "db/alt_u_div_84f.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/alt_u_div_84f.tdf" 73 10 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decot:dig0\|leds\[3\] " "Warning: Latch decot:dig0\|leds\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA separa:princ\|lpm_divide:Mod2\|lpm_divide_l9m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|StageOut\[31\]~synth " "Warning: Ports D and ENA on the latch are fed by the same signal separa:princ\|lpm_divide:Mod2\|lpm_divide_l9m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|StageOut\[31\]~synth" {  } { { "db/alt_u_div_84f.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/alt_u_div_84f.tdf" 73 10 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decot:dig0\|leds\[4\] " "Warning: Latch decot:dig0\|leds\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA separa:princ\|lpm_divide:Mod2\|lpm_divide_l9m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|StageOut\[32\]~synth " "Warning: Ports D and ENA on the latch are fed by the same signal separa:princ\|lpm_divide:Mod2\|lpm_divide_l9m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|StageOut\[32\]~synth" {  } { { "db/alt_u_div_84f.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/alt_u_div_84f.tdf" 73 10 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decot:dig0\|leds\[5\] " "Warning: Latch decot:dig0\|leds\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA separa:princ\|lpm_divide:Mod2\|lpm_divide_l9m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|StageOut\[31\]~synth " "Warning: Ports D and ENA on the latch are fed by the same signal separa:princ\|lpm_divide:Mod2\|lpm_divide_l9m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|StageOut\[31\]~synth" {  } { { "db/alt_u_div_84f.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/alt_u_div_84f.tdf" 73 10 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decot:dig0\|leds\[6\] " "Warning: Latch decot:dig0\|leds\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA separa:princ\|lpm_divide:Mod2\|lpm_divide_l9m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|StageOut\[31\]~synth " "Warning: Ports D and ENA on the latch are fed by the same signal separa:princ\|lpm_divide:Mod2\|lpm_divide_l9m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|StageOut\[31\]~synth" {  } { { "db/alt_u_div_84f.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/alt_u_div_84f.tdf" 73 10 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decot:dig1\|leds\[0\] " "Warning: Latch decot:dig1\|leds\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA separa:princ\|lpm_divide:Div2\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_5_result_int\[5\]~synth " "Warning: Ports D and ENA on the latch are fed by the same signal separa:princ\|lpm_divide:Div2\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_5_result_int\[5\]~synth" {  } { { "db/alt_u_div_84f.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/alt_u_div_84f.tdf" 51 22 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decot:dig1\|leds\[1\] " "Warning: Latch decot:dig1\|leds\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA separa:princ\|lpm_divide:Div2\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_4_result_int\[5\]~synth " "Warning: Ports D and ENA on the latch are fed by the same signal separa:princ\|lpm_divide:Div2\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_4_result_int\[5\]~synth" {  } { { "db/alt_u_div_84f.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/alt_u_div_84f.tdf" 46 22 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decot:dig1\|leds\[2\] " "Warning: Latch decot:dig1\|leds\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA separa:princ\|lpm_divide:Div2\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_5_result_int\[5\]~synth " "Warning: Ports D and ENA on the latch are fed by the same signal separa:princ\|lpm_divide:Div2\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_5_result_int\[5\]~synth" {  } { { "db/alt_u_div_84f.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/alt_u_div_84f.tdf" 51 22 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decot:dig1\|leds\[3\] " "Warning: Latch decot:dig1\|leds\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA separa:princ\|lpm_divide:Div2\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_5_result_int\[5\]~synth " "Warning: Ports D and ENA on the latch are fed by the same signal separa:princ\|lpm_divide:Div2\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_5_result_int\[5\]~synth" {  } { { "db/alt_u_div_84f.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/alt_u_div_84f.tdf" 51 22 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decot:dig1\|leds\[4\] " "Warning: Latch decot:dig1\|leds\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA separa:princ\|lpm_divide:Div2\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_5_result_int\[5\]~synth " "Warning: Ports D and ENA on the latch are fed by the same signal separa:princ\|lpm_divide:Div2\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_5_result_int\[5\]~synth" {  } { { "db/alt_u_div_84f.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/alt_u_div_84f.tdf" 51 22 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decot:dig1\|leds\[5\] " "Warning: Latch decot:dig1\|leds\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA separa:princ\|lpm_divide:Div2\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_5_result_int\[5\]~synth " "Warning: Ports D and ENA on the latch are fed by the same signal separa:princ\|lpm_divide:Div2\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_5_result_int\[5\]~synth" {  } { { "db/alt_u_div_84f.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/alt_u_div_84f.tdf" 51 22 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decot:dig1\|leds\[6\] " "Warning: Latch decot:dig1\|leds\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA separa:princ\|lpm_divide:Div2\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_5_result_int\[5\]~synth " "Warning: Ports D and ENA on the latch are fed by the same signal separa:princ\|lpm_divide:Div2\|lpm_divide_ihm:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_84f:divider\|add_sub_5_result_int\[5\]~synth" {  } { { "db/alt_u_div_84f.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/alt_u_div_84f.tdf" 51 22 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decot:dig2\|leds\[0\] " "Warning: Latch decot:dig2\|leds\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA separa:princ\|lpm_divide:Div1\|lpm_divide_vim:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_8_result_int\[8\]~synth " "Warning: Ports D and ENA on the latch are fed by the same signal separa:princ\|lpm_divide:Div1\|lpm_divide_vim:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_8_result_int\[8\]~synth" {  } { { "db/alt_u_div_27f.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/alt_u_div_27f.tdf" 66 22 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decot:dig2\|leds\[1\] " "Warning: Latch decot:dig2\|leds\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA separa:princ\|lpm_divide:Div1\|lpm_divide_vim:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_7_result_int\[8\]~synth " "Warning: Ports D and ENA on the latch are fed by the same signal separa:princ\|lpm_divide:Div1\|lpm_divide_vim:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_7_result_int\[8\]~synth" {  } { { "db/alt_u_div_27f.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/alt_u_div_27f.tdf" 61 22 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decot:dig2\|leds\[2\] " "Warning: Latch decot:dig2\|leds\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA separa:princ\|lpm_divide:Div1\|lpm_divide_vim:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_8_result_int\[8\]~synth " "Warning: Ports D and ENA on the latch are fed by the same signal separa:princ\|lpm_divide:Div1\|lpm_divide_vim:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_8_result_int\[8\]~synth" {  } { { "db/alt_u_div_27f.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/alt_u_div_27f.tdf" 66 22 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decot:dig2\|leds\[3\] " "Warning: Latch decot:dig2\|leds\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA separa:princ\|lpm_divide:Div1\|lpm_divide_vim:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_8_result_int\[8\]~synth " "Warning: Ports D and ENA on the latch are fed by the same signal separa:princ\|lpm_divide:Div1\|lpm_divide_vim:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_8_result_int\[8\]~synth" {  } { { "db/alt_u_div_27f.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/alt_u_div_27f.tdf" 66 22 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decot:dig2\|leds\[4\] " "Warning: Latch decot:dig2\|leds\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA separa:princ\|lpm_divide:Div1\|lpm_divide_vim:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_8_result_int\[8\]~synth " "Warning: Ports D and ENA on the latch are fed by the same signal separa:princ\|lpm_divide:Div1\|lpm_divide_vim:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_8_result_int\[8\]~synth" {  } { { "db/alt_u_div_27f.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/alt_u_div_27f.tdf" 66 22 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decot:dig2\|leds\[5\] " "Warning: Latch decot:dig2\|leds\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA separa:princ\|lpm_divide:Div1\|lpm_divide_vim:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_8_result_int\[8\]~synth " "Warning: Ports D and ENA on the latch are fed by the same signal separa:princ\|lpm_divide:Div1\|lpm_divide_vim:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_8_result_int\[8\]~synth" {  } { { "db/alt_u_div_27f.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/alt_u_div_27f.tdf" 66 22 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decot:dig2\|leds\[6\] " "Warning: Latch decot:dig2\|leds\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA separa:princ\|lpm_divide:Div1\|lpm_divide_vim:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_8_result_int\[8\]~synth " "Warning: Ports D and ENA on the latch are fed by the same signal separa:princ\|lpm_divide:Div1\|lpm_divide_vim:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_27f:divider\|add_sub_8_result_int\[8\]~synth" {  } { { "db/alt_u_div_27f.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/alt_u_div_27f.tdf" 66 22 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decot:dig3\|leds\[0\] " "Warning: Latch decot:dig3\|leds\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA separa:princ\|lpm_divide:Div0\|lpm_divide_dkm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_u9f:divider\|add_sub_12_result_int\[11\]~synth " "Warning: Ports D and ENA on the latch are fed by the same signal separa:princ\|lpm_divide:Div0\|lpm_divide_dkm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_u9f:divider\|add_sub_12_result_int\[11\]~synth" {  } { { "db/alt_u_div_u9f.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/alt_u_div_u9f.tdf" 46 23 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decot:dig3\|leds\[1\] " "Warning: Latch decot:dig3\|leds\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA separa:princ\|lpm_divide:Div0\|lpm_divide_dkm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_u9f:divider\|add_sub_11_result_int\[11\]~synth " "Warning: Ports D and ENA on the latch are fed by the same signal separa:princ\|lpm_divide:Div0\|lpm_divide_dkm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_u9f:divider\|add_sub_11_result_int\[11\]~synth" {  } { { "db/alt_u_div_u9f.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/alt_u_div_u9f.tdf" 41 23 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decot:dig3\|leds\[2\] " "Warning: Latch decot:dig3\|leds\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA separa:princ\|lpm_divide:Div0\|lpm_divide_dkm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_u9f:divider\|add_sub_12_result_int\[11\]~synth " "Warning: Ports D and ENA on the latch are fed by the same signal separa:princ\|lpm_divide:Div0\|lpm_divide_dkm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_u9f:divider\|add_sub_12_result_int\[11\]~synth" {  } { { "db/alt_u_div_u9f.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/alt_u_div_u9f.tdf" 46 23 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decot:dig3\|leds\[3\] " "Warning: Latch decot:dig3\|leds\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA separa:princ\|lpm_divide:Div0\|lpm_divide_dkm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_u9f:divider\|add_sub_12_result_int\[11\]~synth " "Warning: Ports D and ENA on the latch are fed by the same signal separa:princ\|lpm_divide:Div0\|lpm_divide_dkm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_u9f:divider\|add_sub_12_result_int\[11\]~synth" {  } { { "db/alt_u_div_u9f.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/alt_u_div_u9f.tdf" 46 23 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decot:dig3\|leds\[4\] " "Warning: Latch decot:dig3\|leds\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA separa:princ\|lpm_divide:Div0\|lpm_divide_dkm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_u9f:divider\|add_sub_12_result_int\[11\]~synth " "Warning: Ports D and ENA on the latch are fed by the same signal separa:princ\|lpm_divide:Div0\|lpm_divide_dkm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_u9f:divider\|add_sub_12_result_int\[11\]~synth" {  } { { "db/alt_u_div_u9f.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/alt_u_div_u9f.tdf" 46 23 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decot:dig3\|leds\[5\] " "Warning: Latch decot:dig3\|leds\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA separa:princ\|lpm_divide:Div0\|lpm_divide_dkm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_u9f:divider\|add_sub_12_result_int\[11\]~synth " "Warning: Ports D and ENA on the latch are fed by the same signal separa:princ\|lpm_divide:Div0\|lpm_divide_dkm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_u9f:divider\|add_sub_12_result_int\[11\]~synth" {  } { { "db/alt_u_div_u9f.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/alt_u_div_u9f.tdf" 46 23 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "decot:dig3\|leds\[6\] " "Warning: Latch decot:dig3\|leds\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA separa:princ\|lpm_divide:Div0\|lpm_divide_dkm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_u9f:divider\|add_sub_12_result_int\[11\]~synth " "Warning: Ports D and ENA on the latch are fed by the same signal separa:princ\|lpm_divide:Div0\|lpm_divide_dkm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_u9f:divider\|add_sub_12_result_int\[11\]~synth" {  } { { "db/alt_u_div_u9f.tdf" "" { Text "C:/Users/frpmn/Desktop/100%funcional/db/alt_u_div_u9f.tdf" 46 23 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "membsai\[4\] VCC " "Warning (13410): Pin \"membsai\[4\]\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/main.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "fio1\[0\] GND " "Warning (13410): Pin \"fio1\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/main.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "fio1\[1\] GND " "Warning (13410): Pin \"fio1\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/main.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "fio1\[2\] GND " "Warning (13410): Pin \"fio1\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/main.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "fio1\[3\] GND " "Warning (13410): Pin \"fio1\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/main.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "fio1\[4\] GND " "Warning (13410): Pin \"fio1\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/main.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "fio1\[5\] GND " "Warning (13410): Pin \"fio1\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/main.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "fio1\[6\] VCC " "Warning (13410): Pin \"fio1\[6\]\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/main.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "fio2\[0\] GND " "Warning (13410): Pin \"fio2\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/main.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "fio2\[1\] GND " "Warning (13410): Pin \"fio2\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/main.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "fio2\[2\] GND " "Warning (13410): Pin \"fio2\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/main.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "fio2\[3\] GND " "Warning (13410): Pin \"fio2\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/main.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "fio2\[4\] GND " "Warning (13410): Pin \"fio2\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/main.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "fio2\[5\] GND " "Warning (13410): Pin \"fio2\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/main.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "fio2\[6\] VCC " "Warning (13410): Pin \"fio2\[6\]\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/main.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "fio3\[0\] GND " "Warning (13410): Pin \"fio3\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/main.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "fio3\[1\] GND " "Warning (13410): Pin \"fio3\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/main.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "fio3\[2\] GND " "Warning (13410): Pin \"fio3\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/main.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "fio3\[3\] GND " "Warning (13410): Pin \"fio3\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/main.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "fio3\[4\] GND " "Warning (13410): Pin \"fio3\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/main.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "fio3\[5\] GND " "Warning (13410): Pin \"fio3\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/main.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "fio3\[6\] VCC " "Warning (13410): Pin \"fio3\[6\]\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/main.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "fio4\[0\] GND " "Warning (13410): Pin \"fio4\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/main.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "fio4\[1\] GND " "Warning (13410): Pin \"fio4\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/main.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "fio4\[2\] GND " "Warning (13410): Pin \"fio4\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/main.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "fio4\[3\] GND " "Warning (13410): Pin \"fio4\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/main.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "fio4\[4\] GND " "Warning (13410): Pin \"fio4\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/main.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "fio4\[5\] GND " "Warning (13410): Pin \"fio4\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/main.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "fio4\[6\] VCC " "Warning (13410): Pin \"fio4\[6\]\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/main.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "120 120 " "Info: 120 registers lost all their fanouts during netlist optimizations. The first 120 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D3\|BTemp2 " "Info: Register \"tecladinho:tec\|debounce:D3\|BTemp2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D3\|BTemp1 " "Info: Register \"tecladinho:tec\|debounce:D3\|BTemp1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D3\|CountFull " "Info: Register \"tecladinho:tec\|debounce:D3\|CountFull\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D2\|BTemp2 " "Info: Register \"tecladinho:tec\|debounce:D2\|BTemp2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D2\|BTemp1 " "Info: Register \"tecladinho:tec\|debounce:D2\|BTemp1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D2\|CountFull " "Info: Register \"tecladinho:tec\|debounce:D2\|CountFull\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D1\|BTemp2 " "Info: Register \"tecladinho:tec\|debounce:D1\|BTemp2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D1\|BTemp1 " "Info: Register \"tecladinho:tec\|debounce:D1\|BTemp1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D1\|CountFull " "Info: Register \"tecladinho:tec\|debounce:D1\|CountFull\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D0\|BTemp2 " "Info: Register \"tecladinho:tec\|debounce:D0\|BTemp2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D0\|BTemp1 " "Info: Register \"tecladinho:tec\|debounce:D0\|BTemp1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D0\|CountFull " "Info: Register \"tecladinho:tec\|debounce:D0\|CountFull\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D3\|B_2 " "Info: Register \"tecladinho:tec\|debounce:D3\|B_2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D3\|Count\[11\] " "Info: Register \"tecladinho:tec\|debounce:D3\|Count\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D3\|Count\[10\] " "Info: Register \"tecladinho:tec\|debounce:D3\|Count\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D3\|Count\[9\] " "Info: Register \"tecladinho:tec\|debounce:D3\|Count\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D3\|Count\[8\] " "Info: Register \"tecladinho:tec\|debounce:D3\|Count\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D3\|Count\[7\] " "Info: Register \"tecladinho:tec\|debounce:D3\|Count\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D3\|Count\[6\] " "Info: Register \"tecladinho:tec\|debounce:D3\|Count\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D3\|Count\[5\] " "Info: Register \"tecladinho:tec\|debounce:D3\|Count\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D3\|Count\[4\] " "Info: Register \"tecladinho:tec\|debounce:D3\|Count\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D3\|Count\[3\] " "Info: Register \"tecladinho:tec\|debounce:D3\|Count\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D3\|Count\[2\] " "Info: Register \"tecladinho:tec\|debounce:D3\|Count\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D3\|Count\[1\] " "Info: Register \"tecladinho:tec\|debounce:D3\|Count\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D3\|Count\[0\] " "Info: Register \"tecladinho:tec\|debounce:D3\|Count\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D3\|Count\[12\] " "Info: Register \"tecladinho:tec\|debounce:D3\|Count\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D3\|Count\[13\] " "Info: Register \"tecladinho:tec\|debounce:D3\|Count\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D3\|Count\[14\] " "Info: Register \"tecladinho:tec\|debounce:D3\|Count\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D3\|Count\[15\] " "Info: Register \"tecladinho:tec\|debounce:D3\|Count\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D3\|Count\[16\] " "Info: Register \"tecladinho:tec\|debounce:D3\|Count\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D3\|Count\[17\] " "Info: Register \"tecladinho:tec\|debounce:D3\|Count\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D3\|Count\[18\] " "Info: Register \"tecladinho:tec\|debounce:D3\|Count\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D3\|Count\[19\] " "Info: Register \"tecladinho:tec\|debounce:D3\|Count\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D2\|B_2 " "Info: Register \"tecladinho:tec\|debounce:D2\|B_2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D2\|Count\[11\] " "Info: Register \"tecladinho:tec\|debounce:D2\|Count\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D2\|Count\[10\] " "Info: Register \"tecladinho:tec\|debounce:D2\|Count\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D2\|Count\[9\] " "Info: Register \"tecladinho:tec\|debounce:D2\|Count\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D2\|Count\[8\] " "Info: Register \"tecladinho:tec\|debounce:D2\|Count\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D2\|Count\[7\] " "Info: Register \"tecladinho:tec\|debounce:D2\|Count\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D2\|Count\[6\] " "Info: Register \"tecladinho:tec\|debounce:D2\|Count\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D2\|Count\[5\] " "Info: Register \"tecladinho:tec\|debounce:D2\|Count\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D2\|Count\[4\] " "Info: Register \"tecladinho:tec\|debounce:D2\|Count\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D2\|Count\[3\] " "Info: Register \"tecladinho:tec\|debounce:D2\|Count\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D2\|Count\[2\] " "Info: Register \"tecladinho:tec\|debounce:D2\|Count\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D2\|Count\[1\] " "Info: Register \"tecladinho:tec\|debounce:D2\|Count\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D2\|Count\[0\] " "Info: Register \"tecladinho:tec\|debounce:D2\|Count\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D2\|Count\[12\] " "Info: Register \"tecladinho:tec\|debounce:D2\|Count\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D2\|Count\[13\] " "Info: Register \"tecladinho:tec\|debounce:D2\|Count\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D2\|Count\[14\] " "Info: Register \"tecladinho:tec\|debounce:D2\|Count\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D2\|Count\[15\] " "Info: Register \"tecladinho:tec\|debounce:D2\|Count\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D2\|Count\[16\] " "Info: Register \"tecladinho:tec\|debounce:D2\|Count\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D2\|Count\[17\] " "Info: Register \"tecladinho:tec\|debounce:D2\|Count\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D2\|Count\[18\] " "Info: Register \"tecladinho:tec\|debounce:D2\|Count\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D2\|Count\[19\] " "Info: Register \"tecladinho:tec\|debounce:D2\|Count\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D1\|B_2 " "Info: Register \"tecladinho:tec\|debounce:D1\|B_2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D1\|Count\[11\] " "Info: Register \"tecladinho:tec\|debounce:D1\|Count\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D1\|Count\[10\] " "Info: Register \"tecladinho:tec\|debounce:D1\|Count\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D1\|Count\[9\] " "Info: Register \"tecladinho:tec\|debounce:D1\|Count\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D1\|Count\[8\] " "Info: Register \"tecladinho:tec\|debounce:D1\|Count\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D1\|Count\[7\] " "Info: Register \"tecladinho:tec\|debounce:D1\|Count\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D1\|Count\[6\] " "Info: Register \"tecladinho:tec\|debounce:D1\|Count\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D1\|Count\[5\] " "Info: Register \"tecladinho:tec\|debounce:D1\|Count\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D1\|Count\[4\] " "Info: Register \"tecladinho:tec\|debounce:D1\|Count\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D1\|Count\[3\] " "Info: Register \"tecladinho:tec\|debounce:D1\|Count\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D1\|Count\[2\] " "Info: Register \"tecladinho:tec\|debounce:D1\|Count\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D1\|Count\[1\] " "Info: Register \"tecladinho:tec\|debounce:D1\|Count\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D1\|Count\[0\] " "Info: Register \"tecladinho:tec\|debounce:D1\|Count\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D1\|Count\[12\] " "Info: Register \"tecladinho:tec\|debounce:D1\|Count\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D1\|Count\[13\] " "Info: Register \"tecladinho:tec\|debounce:D1\|Count\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D1\|Count\[14\] " "Info: Register \"tecladinho:tec\|debounce:D1\|Count\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D1\|Count\[15\] " "Info: Register \"tecladinho:tec\|debounce:D1\|Count\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D1\|Count\[16\] " "Info: Register \"tecladinho:tec\|debounce:D1\|Count\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D1\|Count\[17\] " "Info: Register \"tecladinho:tec\|debounce:D1\|Count\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D1\|Count\[18\] " "Info: Register \"tecladinho:tec\|debounce:D1\|Count\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D1\|Count\[19\] " "Info: Register \"tecladinho:tec\|debounce:D1\|Count\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D0\|B_2 " "Info: Register \"tecladinho:tec\|debounce:D0\|B_2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D0\|Count\[11\] " "Info: Register \"tecladinho:tec\|debounce:D0\|Count\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D0\|Count\[10\] " "Info: Register \"tecladinho:tec\|debounce:D0\|Count\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D0\|Count\[9\] " "Info: Register \"tecladinho:tec\|debounce:D0\|Count\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D0\|Count\[8\] " "Info: Register \"tecladinho:tec\|debounce:D0\|Count\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D0\|Count\[7\] " "Info: Register \"tecladinho:tec\|debounce:D0\|Count\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D0\|Count\[6\] " "Info: Register \"tecladinho:tec\|debounce:D0\|Count\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D0\|Count\[5\] " "Info: Register \"tecladinho:tec\|debounce:D0\|Count\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D0\|Count\[4\] " "Info: Register \"tecladinho:tec\|debounce:D0\|Count\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D0\|Count\[3\] " "Info: Register \"tecladinho:tec\|debounce:D0\|Count\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D0\|Count\[2\] " "Info: Register \"tecladinho:tec\|debounce:D0\|Count\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D0\|Count\[1\] " "Info: Register \"tecladinho:tec\|debounce:D0\|Count\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D0\|Count\[0\] " "Info: Register \"tecladinho:tec\|debounce:D0\|Count\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D0\|Count\[12\] " "Info: Register \"tecladinho:tec\|debounce:D0\|Count\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D0\|Count\[13\] " "Info: Register \"tecladinho:tec\|debounce:D0\|Count\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D0\|Count\[14\] " "Info: Register \"tecladinho:tec\|debounce:D0\|Count\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D0\|Count\[15\] " "Info: Register \"tecladinho:tec\|debounce:D0\|Count\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D0\|Count\[16\] " "Info: Register \"tecladinho:tec\|debounce:D0\|Count\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D0\|Count\[17\] " "Info: Register \"tecladinho:tec\|debounce:D0\|Count\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D0\|Count\[18\] " "Info: Register \"tecladinho:tec\|debounce:D0\|Count\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D0\|Count\[19\] " "Info: Register \"tecladinho:tec\|debounce:D0\|Count\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D3\|B_1 " "Info: Register \"tecladinho:tec\|debounce:D3\|B_1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D3\|EnableCount " "Info: Register \"tecladinho:tec\|debounce:D3\|EnableCount\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D2\|B_1 " "Info: Register \"tecladinho:tec\|debounce:D2\|B_1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D2\|EnableCount " "Info: Register \"tecladinho:tec\|debounce:D2\|EnableCount\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D1\|B_1 " "Info: Register \"tecladinho:tec\|debounce:D1\|B_1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D1\|EnableCount " "Info: Register \"tecladinho:tec\|debounce:D1\|EnableCount\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D0\|B_1 " "Info: Register \"tecladinho:tec\|debounce:D0\|B_1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D0\|EnableCount " "Info: Register \"tecladinho:tec\|debounce:D0\|EnableCount\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D3\|estado.PARADO " "Info: Register \"tecladinho:tec\|debounce:D3\|estado.PARADO\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D3\|estado.FILTRO1 " "Info: Register \"tecladinho:tec\|debounce:D3\|estado.FILTRO1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D3\|estado.APERTADO " "Info: Register \"tecladinho:tec\|debounce:D3\|estado.APERTADO\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D3\|estado.FILTRO2 " "Info: Register \"tecladinho:tec\|debounce:D3\|estado.FILTRO2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D2\|estado.PARADO " "Info: Register \"tecladinho:tec\|debounce:D2\|estado.PARADO\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D2\|estado.FILTRO1 " "Info: Register \"tecladinho:tec\|debounce:D2\|estado.FILTRO1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D2\|estado.APERTADO " "Info: Register \"tecladinho:tec\|debounce:D2\|estado.APERTADO\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D2\|estado.FILTRO2 " "Info: Register \"tecladinho:tec\|debounce:D2\|estado.FILTRO2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D1\|estado.PARADO " "Info: Register \"tecladinho:tec\|debounce:D1\|estado.PARADO\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D1\|estado.FILTRO1 " "Info: Register \"tecladinho:tec\|debounce:D1\|estado.FILTRO1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D1\|estado.APERTADO " "Info: Register \"tecladinho:tec\|debounce:D1\|estado.APERTADO\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D1\|estado.FILTRO2 " "Info: Register \"tecladinho:tec\|debounce:D1\|estado.FILTRO2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D0\|estado.PARADO " "Info: Register \"tecladinho:tec\|debounce:D0\|estado.PARADO\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D0\|estado.FILTRO1 " "Info: Register \"tecladinho:tec\|debounce:D0\|estado.FILTRO1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D0\|estado.APERTADO " "Info: Register \"tecladinho:tec\|debounce:D0\|estado.APERTADO\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "tecladinho:tec\|debounce:D0\|estado.FILTRO2 " "Info: Register \"tecladinho:tec\|debounce:D0\|estado.FILTRO2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3090 " "Info: Implemented 3090 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "60 " "Info: Implemented 60 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "3021 " "Info: Implemented 3021 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 106 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 106 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "282 " "Info: Peak virtual memory: 282 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 10 15:57:35 2018 " "Info: Processing ended: Mon Dec 10 15:57:35 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 10 15:57:37 2018 " "Info: Processing started: Mon Dec 10 15:57:37 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off main -c main " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "main EP4CE115F29C7 " "Info: Selected device EP4CE115F29C7 for design \"main\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Info: Device EP4CE40F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Info: Device EP4CE40F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Info: Device EP4CE30F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Info: Device EP4CE30F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Info: Device EP4CE55F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Info: Device EP4CE55F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Info: Device EP4CE75F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Info: Device EP4CE75F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Info: Device EP4CE115F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/frpmn/Desktop/100%funcional/" 0 { } { { 0 { 0 ""} 0 6391 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/frpmn/Desktop/100%funcional/" 0 { } { { 0 { 0 ""} 0 6393 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Info: Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/frpmn/Desktop/100%funcional/" 0 { } { { 0 { 0 ""} 0 6395 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Info: Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/frpmn/Desktop/100%funcional/" 0 { } { { 0 { 0 ""} 0 6397 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Info: Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/frpmn/Desktop/100%funcional/" 0 { } { { 0 { 0 ""} 0 6399 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "dig0\|leds\[0\]\|combout " "Warning: Node \"dig0\|leds\[0\]\|combout\" is a latch" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dig0\|leds\[1\]\|combout " "Warning: Node \"dig0\|leds\[1\]\|combout\" is a latch" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dig0\|leds\[2\]\|combout " "Warning: Node \"dig0\|leds\[2\]\|combout\" is a latch" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dig0\|leds\[3\]\|combout " "Warning: Node \"dig0\|leds\[3\]\|combout\" is a latch" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dig0\|leds\[4\]\|combout " "Warning: Node \"dig0\|leds\[4\]\|combout\" is a latch" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dig0\|leds\[5\]\|combout " "Warning: Node \"dig0\|leds\[5\]\|combout\" is a latch" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dig0\|leds\[6\]\|combout " "Warning: Node \"dig0\|leds\[6\]\|combout\" is a latch" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dig1\|leds\[0\]\|combout " "Warning: Node \"dig1\|leds\[0\]\|combout\" is a latch" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dig1\|leds\[1\]\|combout " "Warning: Node \"dig1\|leds\[1\]\|combout\" is a latch" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dig1\|leds\[2\]\|combout " "Warning: Node \"dig1\|leds\[2\]\|combout\" is a latch" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dig1\|leds\[3\]\|combout " "Warning: Node \"dig1\|leds\[3\]\|combout\" is a latch" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dig1\|leds\[4\]\|combout " "Warning: Node \"dig1\|leds\[4\]\|combout\" is a latch" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dig1\|leds\[5\]\|combout " "Warning: Node \"dig1\|leds\[5\]\|combout\" is a latch" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dig1\|leds\[6\]\|combout " "Warning: Node \"dig1\|leds\[6\]\|combout\" is a latch" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dig2\|leds\[0\]\|combout " "Warning: Node \"dig2\|leds\[0\]\|combout\" is a latch" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dig2\|leds\[1\]\|combout " "Warning: Node \"dig2\|leds\[1\]\|combout\" is a latch" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dig2\|leds\[2\]\|combout " "Warning: Node \"dig2\|leds\[2\]\|combout\" is a latch" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dig2\|leds\[3\]\|combout " "Warning: Node \"dig2\|leds\[3\]\|combout\" is a latch" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dig2\|leds\[4\]\|combout " "Warning: Node \"dig2\|leds\[4\]\|combout\" is a latch" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dig2\|leds\[5\]\|combout " "Warning: Node \"dig2\|leds\[5\]\|combout\" is a latch" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dig2\|leds\[6\]\|combout " "Warning: Node \"dig2\|leds\[6\]\|combout\" is a latch" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dig3\|leds\[0\]\|combout " "Warning: Node \"dig3\|leds\[0\]\|combout\" is a latch" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dig3\|leds\[1\]\|combout " "Warning: Node \"dig3\|leds\[1\]\|combout\" is a latch" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dig3\|leds\[2\]\|combout " "Warning: Node \"dig3\|leds\[2\]\|combout\" is a latch" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dig3\|leds\[3\]\|combout " "Warning: Node \"dig3\|leds\[3\]\|combout\" is a latch" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dig3\|leds\[4\]\|combout " "Warning: Node \"dig3\|leds\[4\]\|combout\" is a latch" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dig3\|leds\[5\]\|combout " "Warning: Node \"dig3\|leds\[5\]\|combout\" is a latch" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dig3\|leds\[6\]\|combout " "Warning: Node \"dig3\|leds\[6\]\|combout\" is a latch" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "main.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'main.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|StageOut\[114\]~173  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|StageOut\[114\]~173  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|StageOut\[115\]~172  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|StageOut\[115\]~172  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|StageOut\[116\]~171  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|StageOut\[116\]~171  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|StageOut\[117\]~170  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|StageOut\[117\]~170  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|StageOut\[118\]~169  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|StageOut\[118\]~169  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|StageOut\[119\]~168  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|StageOut\[119\]~168  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|StageOut\[123\]~176  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|StageOut\[123\]~176  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|StageOut\[124\]~175  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|StageOut\[124\]~175  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|StageOut\[125\]~174  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|StageOut\[125\]~174  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~6  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~8  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~10  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~12  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~0  from: dataa  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~0  from: datab  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: cin  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: dataa  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: datab  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: cin  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: dataa  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: datab  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: cin  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: dataa  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: datab  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8  from: cin  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8  from: dataa  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8  from: datab  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~0  from: dataa  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~0  from: datab  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: cin  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: dataa  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: datab  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: cin  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: dataa  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: datab  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: cin  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: dataa  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: datab  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: cin  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: dataa  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: datab  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: dataa  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: datab  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: cin  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: dataa  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: datab  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: cin  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: dataa  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: datab  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: cin  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: dataa  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: datab  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: cin  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: dataa  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: datab  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: dataa  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: datab  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: dataa  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: datab  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: datab  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[114\]~223  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[114\]~223  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[115\]~222  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[115\]~222  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[116\]~221  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[116\]~221  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[117\]~220  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[117\]~220  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[118\]~219  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[118\]~219  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[119\]~218  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[119\]~218  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[123\]~226  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[123\]~226  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[123\]~227  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[123\]~227  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[125\]~224  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[125\]~224  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[134\]~228  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[134\]~228  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[134\]~229  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[134\]~229  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[136\]~231  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[136\]~231  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[145\]~230  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[145\]~230  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~0  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~0  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~6  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~8  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~10  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~12  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|StageOut\[64\]~111  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|StageOut\[64\]~111  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~0  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~0  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: cin  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: cin  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: cin  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8  from: cin  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~0  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~0  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: cin  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: cin  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: cin  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: cin  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: cin  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: cin  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: cin  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: cin  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~0  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~0  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~2  from: cin  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~2  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~2  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~4  from: cin  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~4  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~4  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~6  from: cin  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~6  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~6  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8  from: cin  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|StageOut\[31\]~37  from: datab  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|StageOut\[31\]~37  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|StageOut\[32\]~38  from: datab  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|StageOut\[32\]~38  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|StageOut\[33\]~39  from: datab  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|StageOut\[33\]~39  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: dataa  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: datab  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: dataa  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: datab  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: datab  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: dataa  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: dataa  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: datab  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: dataa  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: datab  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tecladinho:tec\|clk2\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tecladinho:tec\|clk2\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tecladinho:tec\|clk2\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tecladinho:tec\|clk2\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tecladinho:tec\|clk2\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tecladinho:tec\|clk2\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tecladinho:tec\|clk2\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tecladinho:tec\|clk2\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tecladinho:tec\|clk2\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tecladinho:tec\|clk2\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tecladinho:tec\|clk2\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tecladinho:tec\|clk2\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tecladinho:tec\|clk2\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tecladinho:tec\|clk2\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tecladinho:tec\|clk2\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tecladinho:tec\|clk2\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{counter\[10\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{counter\[10\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{counter\[10\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{counter\[10\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{counter\[10\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{counter\[10\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{counter\[10\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{counter\[10\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{counter\[10\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{counter\[10\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{counter\[10\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{counter\[10\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{counter\[10\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{counter\[10\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{counter\[10\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{counter\[10\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{tecladinho:tec\|clk2\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{tecladinho:tec\|clk2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{tecladinho:tec\|clk2\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{tecladinho:tec\|clk2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{tecladinho:tec\|clk2\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{tecladinho:tec\|clk2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{tecladinho:tec\|clk2\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{tecladinho:tec\|clk2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{tecladinho:tec\|clk2\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{tecladinho:tec\|clk2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{tecladinho:tec\|clk2\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{tecladinho:tec\|clk2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{tecladinho:tec\|clk2\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{tecladinho:tec\|clk2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{tecladinho:tec\|clk2\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{tecladinho:tec\|clk2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{counter\[10\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{counter\[10\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{counter\[10\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{counter\[10\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{counter\[10\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{counter\[10\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{counter\[10\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{counter\[10\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{counter\[10\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{counter\[10\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{counter\[10\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{counter\[10\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{counter\[10\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{counter\[10\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{counter\[10\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{counter\[10\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Info: Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[1\] " "Info: Destination node counter\[1\]" {  } { { "main.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/main.v" 156 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/frpmn/Desktop/100%funcional/" 0 { } { { 0 { 0 ""} 0 173 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[2\] " "Info: Destination node counter\[2\]" {  } { { "main.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/main.v" 156 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/frpmn/Desktop/100%funcional/" 0 { } { { 0 { 0 ""} 0 174 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[3\] " "Info: Destination node counter\[3\]" {  } { { "main.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/main.v" 156 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/frpmn/Desktop/100%funcional/" 0 { } { { 0 { 0 ""} 0 175 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[4\] " "Info: Destination node counter\[4\]" {  } { { "main.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/main.v" 156 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/frpmn/Desktop/100%funcional/" 0 { } { { 0 { 0 ""} 0 176 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[5\] " "Info: Destination node counter\[5\]" {  } { { "main.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/main.v" 156 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/frpmn/Desktop/100%funcional/" 0 { } { { 0 { 0 ""} 0 177 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[6\] " "Info: Destination node counter\[6\]" {  } { { "main.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/main.v" 156 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/frpmn/Desktop/100%funcional/" 0 { } { { 0 { 0 ""} 0 178 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[7\] " "Info: Destination node counter\[7\]" {  } { { "main.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/main.v" 156 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/frpmn/Desktop/100%funcional/" 0 { } { { 0 { 0 ""} 0 179 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[8\] " "Info: Destination node counter\[8\]" {  } { { "main.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/main.v" 156 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/frpmn/Desktop/100%funcional/" 0 { } { { 0 { 0 ""} 0 180 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[9\] " "Info: Destination node counter\[9\]" {  } { { "main.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/main.v" 156 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/frpmn/Desktop/100%funcional/" 0 { } { { 0 { 0 ""} 0 181 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[11\] " "Info: Destination node counter\[11\]" {  } { { "main.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/main.v" 156 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/frpmn/Desktop/100%funcional/" 0 { } { { 0 { 0 ""} 0 183 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "main.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/main.v" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/frpmn/Desktop/100%funcional/" 0 { } { { 0 { 0 ""} 0 6382 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tecladinho:tec\|clk2  " "Info: Automatically promoted node tecladinho:tec\|clk2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tecladinho:tec\|clk2~0 " "Info: Destination node tecladinho:tec\|clk2~0" {  } { { "tecladinho.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/tecladinho.v" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { tecladinho:tec|clk2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/frpmn/Desktop/100%funcional/" 0 { } { { 0 { 0 ""} 0 2993 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "tecladinho.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/tecladinho.v" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { tecladinho:tec|clk2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/frpmn/Desktop/100%funcional/" 0 { } { { 0 { 0 ""} 0 115 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "decot:dig0\|Mux7~0  " "Info: Automatically promoted node decot:dig0\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { decot:dig0|Mux7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/frpmn/Desktop/100%funcional/" 0 { } { { 0 { 0 ""} 0 2526 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "decot:dig1\|Mux7~0  " "Info: Automatically promoted node decot:dig1\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { decot:dig1|Mux7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/frpmn/Desktop/100%funcional/" 0 { } { { 0 { 0 ""} 0 2593 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "decot:dig2\|Mux7~0  " "Info: Automatically promoted node decot:dig2\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { decot:dig2|Mux7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/frpmn/Desktop/100%funcional/" 0 { } { { 0 { 0 ""} 0 2685 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "decot:dig3\|Mux7~0  " "Info: Automatically promoted node decot:dig3\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { decot:dig3|Mux7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/frpmn/Desktop/100%funcional/" 0 { } { { 0 { 0 ""} 0 2843 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Info: Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_VERY_LARGE_HOLD_REQUIREMENTS_DETECTED" "104 7559 " "Info: 104 (of 7559) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." {  } {  } 0 0 "%1!d! (of %2!d!) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X46_Y37 X57_Y48 " "Info: Peak interconnect usage is 15% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Info: Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "EP4CE115F29C7 " "Warning: Timing characteristics of device EP4CE115F29C7 are preliminary" {  } {  } 0 0 "Timing characteristics of device %1!s! are preliminary" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/frpmn/Desktop/100%funcional/main.fit.smsg " "Info: Generated suppressed messages file C:/Users/frpmn/Desktop/100%funcional/main.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 32 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "501 " "Info: Peak virtual memory: 501 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 10 15:57:58 2018 " "Info: Processing ended: Mon Dec 10 15:57:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Info: Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Info: Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 10 15:57:59 2018 " "Info: Processing started: Mon Dec 10 15:57:59 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off main -c main " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 10 15:57:59 2018 " "Info: Processing started: Mon Dec 10 15:57:59 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta main -c main " "Info: Command: quartus_sta main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "dig0\|leds\[0\]\|combout " "Warning: Node \"dig0\|leds\[0\]\|combout\" is a latch" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dig0\|leds\[1\]\|combout " "Warning: Node \"dig0\|leds\[1\]\|combout\" is a latch" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dig0\|leds\[2\]\|combout " "Warning: Node \"dig0\|leds\[2\]\|combout\" is a latch" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dig0\|leds\[3\]\|combout " "Warning: Node \"dig0\|leds\[3\]\|combout\" is a latch" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dig0\|leds\[4\]\|combout " "Warning: Node \"dig0\|leds\[4\]\|combout\" is a latch" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dig0\|leds\[5\]\|combout " "Warning: Node \"dig0\|leds\[5\]\|combout\" is a latch" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dig0\|leds\[6\]\|combout " "Warning: Node \"dig0\|leds\[6\]\|combout\" is a latch" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dig1\|leds\[0\]\|combout " "Warning: Node \"dig1\|leds\[0\]\|combout\" is a latch" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dig1\|leds\[1\]\|combout " "Warning: Node \"dig1\|leds\[1\]\|combout\" is a latch" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dig1\|leds\[2\]\|combout " "Warning: Node \"dig1\|leds\[2\]\|combout\" is a latch" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dig1\|leds\[3\]\|combout " "Warning: Node \"dig1\|leds\[3\]\|combout\" is a latch" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dig1\|leds\[4\]\|combout " "Warning: Node \"dig1\|leds\[4\]\|combout\" is a latch" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dig1\|leds\[5\]\|combout " "Warning: Node \"dig1\|leds\[5\]\|combout\" is a latch" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dig1\|leds\[6\]\|combout " "Warning: Node \"dig1\|leds\[6\]\|combout\" is a latch" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dig2\|leds\[0\]\|combout " "Warning: Node \"dig2\|leds\[0\]\|combout\" is a latch" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dig2\|leds\[1\]\|combout " "Warning: Node \"dig2\|leds\[1\]\|combout\" is a latch" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dig2\|leds\[2\]\|combout " "Warning: Node \"dig2\|leds\[2\]\|combout\" is a latch" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dig2\|leds\[3\]\|combout " "Warning: Node \"dig2\|leds\[3\]\|combout\" is a latch" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dig2\|leds\[4\]\|combout " "Warning: Node \"dig2\|leds\[4\]\|combout\" is a latch" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dig2\|leds\[5\]\|combout " "Warning: Node \"dig2\|leds\[5\]\|combout\" is a latch" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dig2\|leds\[6\]\|combout " "Warning: Node \"dig2\|leds\[6\]\|combout\" is a latch" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dig3\|leds\[0\]\|combout " "Warning: Node \"dig3\|leds\[0\]\|combout\" is a latch" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dig3\|leds\[1\]\|combout " "Warning: Node \"dig3\|leds\[1\]\|combout\" is a latch" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dig3\|leds\[2\]\|combout " "Warning: Node \"dig3\|leds\[2\]\|combout\" is a latch" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dig3\|leds\[3\]\|combout " "Warning: Node \"dig3\|leds\[3\]\|combout\" is a latch" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dig3\|leds\[4\]\|combout " "Warning: Node \"dig3\|leds\[4\]\|combout\" is a latch" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dig3\|leds\[5\]\|combout " "Warning: Node \"dig3\|leds\[5\]\|combout\" is a latch" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dig3\|leds\[6\]\|combout " "Warning: Node \"dig3\|leds\[6\]\|combout\" is a latch" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "main.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'main.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "Info: create_clock -period 1.000 -name clk clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name tecladinho:tec\|clk2 tecladinho:tec\|clk2 " "Info: create_clock -period 1.000 -name tecladinho:tec\|clk2 tecladinho:tec\|clk2" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name counter\[10\] counter\[10\] " "Info: create_clock -period 1.000 -name counter\[10\] counter\[10\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|StageOut\[114\]~173  from: datad  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|StageOut\[114\]~173  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|StageOut\[115\]~172  from: datad  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|StageOut\[115\]~172  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|StageOut\[116\]~171  from: datad  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|StageOut\[116\]~171  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|StageOut\[117\]~170  from: datad  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|StageOut\[117\]~170  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|StageOut\[118\]~169  from: datad  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|StageOut\[118\]~169  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|StageOut\[119\]~168  from: datad  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|StageOut\[119\]~168  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|StageOut\[123\]~176  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|StageOut\[123\]~176  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|StageOut\[124\]~175  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|StageOut\[124\]~175  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|StageOut\[125\]~174  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|StageOut\[125\]~174  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~6  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~8  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~10  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~12  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~0  from: dataa  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~0  from: datab  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: cin  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: dataa  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: datab  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: cin  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: dataa  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: datab  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: cin  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: dataa  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: datab  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8  from: cin  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8  from: dataa  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8  from: datab  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~0  from: dataa  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~0  from: datab  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: cin  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: dataa  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: datab  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: cin  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: dataa  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: datab  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: cin  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: dataa  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: datab  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: cin  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: dataa  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: datab  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: dataa  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: datab  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: cin  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: dataa  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: datab  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: cin  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: dataa  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: datab  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: cin  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: dataa  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: datab  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: cin  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: dataa  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: datab  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: dataa  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: datab  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: dataa  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: datab  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: datab  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[114\]~223  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[114\]~223  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[115\]~222  from: datac  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[115\]~222  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[116\]~221  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[116\]~221  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[117\]~220  from: datac  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[117\]~220  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[118\]~219  from: datac  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[118\]~219  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[119\]~218  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[119\]~218  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[123\]~226  from: datad  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[123\]~226  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[123\]~227  from: datad  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[123\]~227  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[125\]~224  from: datac  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[125\]~224  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[134\]~228  from: datad  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[134\]~228  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[134\]~229  from: datad  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[134\]~229  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[136\]~231  from: datac  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[136\]~231  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[145\]~230  from: datad  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[145\]~230  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~0  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~0  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~6  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~8  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~10  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~12  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|StageOut\[64\]~111  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|StageOut\[64\]~111  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~0  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~0  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: cin  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: cin  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: cin  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8  from: cin  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~0  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~0  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: cin  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: cin  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: cin  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: cin  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: cin  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: cin  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: cin  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: cin  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~0  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~0  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~2  from: cin  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~2  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~2  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~4  from: cin  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~4  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~4  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~6  from: cin  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~6  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~6  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8  from: cin  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|StageOut\[31\]~37  from: datac  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|StageOut\[31\]~37  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|StageOut\[32\]~38  from: datac  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|StageOut\[32\]~38  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|StageOut\[33\]~39  from: datad  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|StageOut\[33\]~39  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: dataa  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: datab  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: dataa  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: datab  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: datab  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: dataa  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: dataa  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: datab  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: dataa  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: datab  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tecladinho:tec\|clk2\}\] -rise_to \[get_clocks \{tecladinho:tec\|clk2\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tecladinho:tec\|clk2\}\] -rise_to \[get_clocks \{tecladinho:tec\|clk2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tecladinho:tec\|clk2\}\] -fall_to \[get_clocks \{tecladinho:tec\|clk2\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tecladinho:tec\|clk2\}\] -fall_to \[get_clocks \{tecladinho:tec\|clk2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tecladinho:tec\|clk2\}\] -rise_to \[get_clocks \{tecladinho:tec\|clk2\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tecladinho:tec\|clk2\}\] -rise_to \[get_clocks \{tecladinho:tec\|clk2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tecladinho:tec\|clk2\}\] -fall_to \[get_clocks \{tecladinho:tec\|clk2\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tecladinho:tec\|clk2\}\] -fall_to \[get_clocks \{tecladinho:tec\|clk2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tecladinho:tec\|clk2\}\] -rise_to \[get_clocks \{tecladinho:tec\|clk2\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tecladinho:tec\|clk2\}\] -rise_to \[get_clocks \{tecladinho:tec\|clk2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tecladinho:tec\|clk2\}\] -fall_to \[get_clocks \{tecladinho:tec\|clk2\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tecladinho:tec\|clk2\}\] -fall_to \[get_clocks \{tecladinho:tec\|clk2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tecladinho:tec\|clk2\}\] -rise_to \[get_clocks \{tecladinho:tec\|clk2\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tecladinho:tec\|clk2\}\] -rise_to \[get_clocks \{tecladinho:tec\|clk2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tecladinho:tec\|clk2\}\] -fall_to \[get_clocks \{tecladinho:tec\|clk2\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tecladinho:tec\|clk2\}\] -fall_to \[get_clocks \{tecladinho:tec\|clk2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tecladinho:tec\|clk2\}\] -rise_to \[get_clocks \{counter\[10\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tecladinho:tec\|clk2\}\] -rise_to \[get_clocks \{counter\[10\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tecladinho:tec\|clk2\}\] -fall_to \[get_clocks \{counter\[10\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tecladinho:tec\|clk2\}\] -fall_to \[get_clocks \{counter\[10\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tecladinho:tec\|clk2\}\] -rise_to \[get_clocks \{counter\[10\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tecladinho:tec\|clk2\}\] -rise_to \[get_clocks \{counter\[10\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tecladinho:tec\|clk2\}\] -fall_to \[get_clocks \{counter\[10\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tecladinho:tec\|clk2\}\] -fall_to \[get_clocks \{counter\[10\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tecladinho:tec\|clk2\}\] -rise_to \[get_clocks \{counter\[10\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tecladinho:tec\|clk2\}\] -rise_to \[get_clocks \{counter\[10\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tecladinho:tec\|clk2\}\] -fall_to \[get_clocks \{counter\[10\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tecladinho:tec\|clk2\}\] -fall_to \[get_clocks \{counter\[10\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tecladinho:tec\|clk2\}\] -rise_to \[get_clocks \{counter\[10\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tecladinho:tec\|clk2\}\] -rise_to \[get_clocks \{counter\[10\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tecladinho:tec\|clk2\}\] -fall_to \[get_clocks \{counter\[10\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tecladinho:tec\|clk2\}\] -fall_to \[get_clocks \{counter\[10\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tecladinho:tec\|clk2\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tecladinho:tec\|clk2\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tecladinho:tec\|clk2\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tecladinho:tec\|clk2\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tecladinho:tec\|clk2\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tecladinho:tec\|clk2\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tecladinho:tec\|clk2\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tecladinho:tec\|clk2\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tecladinho:tec\|clk2\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tecladinho:tec\|clk2\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tecladinho:tec\|clk2\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tecladinho:tec\|clk2\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tecladinho:tec\|clk2\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tecladinho:tec\|clk2\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tecladinho:tec\|clk2\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tecladinho:tec\|clk2\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{counter\[10\]\}\] -rise_to \[get_clocks \{counter\[10\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{counter\[10\]\}\] -rise_to \[get_clocks \{counter\[10\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{counter\[10\]\}\] -fall_to \[get_clocks \{counter\[10\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{counter\[10\]\}\] -fall_to \[get_clocks \{counter\[10\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{counter\[10\]\}\] -rise_to \[get_clocks \{counter\[10\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{counter\[10\]\}\] -rise_to \[get_clocks \{counter\[10\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{counter\[10\]\}\] -fall_to \[get_clocks \{counter\[10\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{counter\[10\]\}\] -fall_to \[get_clocks \{counter\[10\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{counter\[10\]\}\] -rise_to \[get_clocks \{counter\[10\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{counter\[10\]\}\] -rise_to \[get_clocks \{counter\[10\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{counter\[10\]\}\] -fall_to \[get_clocks \{counter\[10\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{counter\[10\]\}\] -fall_to \[get_clocks \{counter\[10\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{counter\[10\]\}\] -rise_to \[get_clocks \{counter\[10\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{counter\[10\]\}\] -rise_to \[get_clocks \{counter\[10\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{counter\[10\]\}\] -fall_to \[get_clocks \{counter\[10\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{counter\[10\]\}\] -fall_to \[get_clocks \{counter\[10\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{counter\[10\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{counter\[10\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{counter\[10\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{counter\[10\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{counter\[10\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{counter\[10\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{counter\[10\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{counter\[10\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{counter\[10\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{counter\[10\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{counter\[10\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{counter\[10\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{counter\[10\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{counter\[10\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{counter\[10\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{counter\[10\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{tecladinho:tec\|clk2\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{tecladinho:tec\|clk2\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{tecladinho:tec\|clk2\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{tecladinho:tec\|clk2\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{tecladinho:tec\|clk2\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{tecladinho:tec\|clk2\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{tecladinho:tec\|clk2\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{tecladinho:tec\|clk2\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{tecladinho:tec\|clk2\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{tecladinho:tec\|clk2\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{tecladinho:tec\|clk2\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{tecladinho:tec\|clk2\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{tecladinho:tec\|clk2\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{tecladinho:tec\|clk2\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{tecladinho:tec\|clk2\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{tecladinho:tec\|clk2\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{counter\[10\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{counter\[10\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{counter\[10\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{counter\[10\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{counter\[10\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{counter\[10\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{counter\[10\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{counter\[10\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{counter\[10\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{counter\[10\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{counter\[10\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{counter\[10\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{counter\[10\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{counter\[10\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{counter\[10\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{counter\[10\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -34.134 " "Info: Worst-case setup slack is -34.134" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -34.134      -907.583 counter\[10\]  " "Info:   -34.134      -907.583 counter\[10\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -23.784      -357.387 tecladinho:tec\|clk2  " "Info:   -23.784      -357.387 tecladinho:tec\|clk2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.003      -570.259 clk  " "Info:    -7.003      -570.259 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -36.498 " "Info: Worst-case hold slack is -36.498" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -36.498      -521.784 counter\[10\]  " "Info:   -36.498      -521.784 counter\[10\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.355        -0.835 clk  " "Info:    -0.355        -0.835 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383         0.000 tecladinho:tec\|clk2  " "Info:     0.383         0.000 tecladinho:tec\|clk2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -32.132 " "Info: Worst-case minimum pulse width slack is -32.132" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -32.132    -74412.380 counter\[10\]  " "Info:   -32.132    -74412.380 counter\[10\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -154.630 clk  " "Info:    -3.000      -154.630 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285       -39.835 tecladinho:tec\|clk2  " "Info:    -1.285       -39.835 tecladinho:tec\|clk2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "EP4CE115F29C7 " "Warning: Timing characteristics of device EP4CE115F29C7 are preliminary" {  } {  } 0 0 "Timing characteristics of device %1!s! are preliminary" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|StageOut\[114\]~173  from: datad  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|StageOut\[114\]~173  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|StageOut\[115\]~172  from: datad  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|StageOut\[115\]~172  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|StageOut\[116\]~171  from: datad  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|StageOut\[116\]~171  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|StageOut\[117\]~170  from: datad  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|StageOut\[117\]~170  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|StageOut\[118\]~169  from: datad  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|StageOut\[118\]~169  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|StageOut\[119\]~168  from: datad  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|StageOut\[119\]~168  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|StageOut\[123\]~176  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|StageOut\[123\]~176  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|StageOut\[124\]~175  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|StageOut\[124\]~175  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|StageOut\[125\]~174  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|StageOut\[125\]~174  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~6  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~8  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~10  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~12  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~0  from: dataa  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~0  from: datab  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: cin  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: dataa  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: datab  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: cin  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: dataa  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: datab  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: cin  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: dataa  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: datab  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8  from: cin  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8  from: dataa  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8  from: datab  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~0  from: dataa  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~0  from: datab  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: cin  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: dataa  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: datab  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: cin  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: dataa  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: datab  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: cin  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: dataa  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: datab  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: cin  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: dataa  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: datab  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: dataa  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: datab  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: cin  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: dataa  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: datab  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: cin  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: dataa  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: datab  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: cin  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: dataa  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: datab  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: cin  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: dataa  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: datab  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: dataa  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: datab  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: dataa  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: datab  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: datab  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[114\]~223  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[114\]~223  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[115\]~222  from: datac  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[115\]~222  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[116\]~221  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[116\]~221  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[117\]~220  from: datac  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[117\]~220  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[118\]~219  from: datac  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[118\]~219  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[119\]~218  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[119\]~218  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[123\]~226  from: datad  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[123\]~226  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[123\]~227  from: datad  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[123\]~227  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[125\]~224  from: datac  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[125\]~224  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[134\]~228  from: datad  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[134\]~228  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[134\]~229  from: datad  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[134\]~229  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[136\]~231  from: datac  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[136\]~231  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[145\]~230  from: datad  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[145\]~230  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~0  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~0  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~6  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~8  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~10  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~12  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|StageOut\[64\]~111  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|StageOut\[64\]~111  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~0  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~0  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: cin  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: cin  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: cin  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8  from: cin  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~0  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~0  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: cin  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: cin  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: cin  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: cin  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: cin  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: cin  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: cin  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: cin  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~0  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~0  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~2  from: cin  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~2  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~2  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~4  from: cin  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~4  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~4  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~6  from: cin  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~6  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~6  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8  from: cin  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|StageOut\[31\]~37  from: datac  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|StageOut\[31\]~37  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|StageOut\[32\]~38  from: datac  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|StageOut\[32\]~38  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|StageOut\[33\]~39  from: datad  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|StageOut\[33\]~39  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: dataa  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: datab  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: dataa  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: datab  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: datab  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: dataa  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: dataa  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: datab  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: dataa  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: datab  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tecladinho:tec\|clk2\}\] -rise_to \[get_clocks \{tecladinho:tec\|clk2\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tecladinho:tec\|clk2\}\] -rise_to \[get_clocks \{tecladinho:tec\|clk2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tecladinho:tec\|clk2\}\] -fall_to \[get_clocks \{tecladinho:tec\|clk2\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tecladinho:tec\|clk2\}\] -fall_to \[get_clocks \{tecladinho:tec\|clk2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tecladinho:tec\|clk2\}\] -rise_to \[get_clocks \{tecladinho:tec\|clk2\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tecladinho:tec\|clk2\}\] -rise_to \[get_clocks \{tecladinho:tec\|clk2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tecladinho:tec\|clk2\}\] -fall_to \[get_clocks \{tecladinho:tec\|clk2\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tecladinho:tec\|clk2\}\] -fall_to \[get_clocks \{tecladinho:tec\|clk2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tecladinho:tec\|clk2\}\] -rise_to \[get_clocks \{tecladinho:tec\|clk2\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tecladinho:tec\|clk2\}\] -rise_to \[get_clocks \{tecladinho:tec\|clk2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tecladinho:tec\|clk2\}\] -fall_to \[get_clocks \{tecladinho:tec\|clk2\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tecladinho:tec\|clk2\}\] -fall_to \[get_clocks \{tecladinho:tec\|clk2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tecladinho:tec\|clk2\}\] -rise_to \[get_clocks \{tecladinho:tec\|clk2\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tecladinho:tec\|clk2\}\] -rise_to \[get_clocks \{tecladinho:tec\|clk2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tecladinho:tec\|clk2\}\] -fall_to \[get_clocks \{tecladinho:tec\|clk2\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tecladinho:tec\|clk2\}\] -fall_to \[get_clocks \{tecladinho:tec\|clk2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tecladinho:tec\|clk2\}\] -rise_to \[get_clocks \{counter\[10\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tecladinho:tec\|clk2\}\] -rise_to \[get_clocks \{counter\[10\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tecladinho:tec\|clk2\}\] -fall_to \[get_clocks \{counter\[10\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tecladinho:tec\|clk2\}\] -fall_to \[get_clocks \{counter\[10\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tecladinho:tec\|clk2\}\] -rise_to \[get_clocks \{counter\[10\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tecladinho:tec\|clk2\}\] -rise_to \[get_clocks \{counter\[10\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tecladinho:tec\|clk2\}\] -fall_to \[get_clocks \{counter\[10\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tecladinho:tec\|clk2\}\] -fall_to \[get_clocks \{counter\[10\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tecladinho:tec\|clk2\}\] -rise_to \[get_clocks \{counter\[10\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tecladinho:tec\|clk2\}\] -rise_to \[get_clocks \{counter\[10\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tecladinho:tec\|clk2\}\] -fall_to \[get_clocks \{counter\[10\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tecladinho:tec\|clk2\}\] -fall_to \[get_clocks \{counter\[10\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tecladinho:tec\|clk2\}\] -rise_to \[get_clocks \{counter\[10\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tecladinho:tec\|clk2\}\] -rise_to \[get_clocks \{counter\[10\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tecladinho:tec\|clk2\}\] -fall_to \[get_clocks \{counter\[10\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tecladinho:tec\|clk2\}\] -fall_to \[get_clocks \{counter\[10\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tecladinho:tec\|clk2\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tecladinho:tec\|clk2\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tecladinho:tec\|clk2\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tecladinho:tec\|clk2\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tecladinho:tec\|clk2\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tecladinho:tec\|clk2\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tecladinho:tec\|clk2\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tecladinho:tec\|clk2\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tecladinho:tec\|clk2\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tecladinho:tec\|clk2\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tecladinho:tec\|clk2\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tecladinho:tec\|clk2\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tecladinho:tec\|clk2\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tecladinho:tec\|clk2\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tecladinho:tec\|clk2\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tecladinho:tec\|clk2\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{counter\[10\]\}\] -rise_to \[get_clocks \{counter\[10\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{counter\[10\]\}\] -rise_to \[get_clocks \{counter\[10\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{counter\[10\]\}\] -fall_to \[get_clocks \{counter\[10\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{counter\[10\]\}\] -fall_to \[get_clocks \{counter\[10\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{counter\[10\]\}\] -rise_to \[get_clocks \{counter\[10\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{counter\[10\]\}\] -rise_to \[get_clocks \{counter\[10\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{counter\[10\]\}\] -fall_to \[get_clocks \{counter\[10\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{counter\[10\]\}\] -fall_to \[get_clocks \{counter\[10\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{counter\[10\]\}\] -rise_to \[get_clocks \{counter\[10\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{counter\[10\]\}\] -rise_to \[get_clocks \{counter\[10\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{counter\[10\]\}\] -fall_to \[get_clocks \{counter\[10\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{counter\[10\]\}\] -fall_to \[get_clocks \{counter\[10\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{counter\[10\]\}\] -rise_to \[get_clocks \{counter\[10\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{counter\[10\]\}\] -rise_to \[get_clocks \{counter\[10\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{counter\[10\]\}\] -fall_to \[get_clocks \{counter\[10\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{counter\[10\]\}\] -fall_to \[get_clocks \{counter\[10\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{counter\[10\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{counter\[10\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{counter\[10\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{counter\[10\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{counter\[10\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{counter\[10\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{counter\[10\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{counter\[10\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{counter\[10\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{counter\[10\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{counter\[10\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{counter\[10\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{counter\[10\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{counter\[10\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{counter\[10\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{counter\[10\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{tecladinho:tec\|clk2\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{tecladinho:tec\|clk2\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{tecladinho:tec\|clk2\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{tecladinho:tec\|clk2\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{tecladinho:tec\|clk2\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{tecladinho:tec\|clk2\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{tecladinho:tec\|clk2\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{tecladinho:tec\|clk2\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{tecladinho:tec\|clk2\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{tecladinho:tec\|clk2\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{tecladinho:tec\|clk2\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{tecladinho:tec\|clk2\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{tecladinho:tec\|clk2\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{tecladinho:tec\|clk2\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{tecladinho:tec\|clk2\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{tecladinho:tec\|clk2\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{counter\[10\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{counter\[10\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{counter\[10\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{counter\[10\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{counter\[10\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{counter\[10\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{counter\[10\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{counter\[10\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{counter\[10\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{counter\[10\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{counter\[10\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{counter\[10\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{counter\[10\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{counter\[10\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{counter\[10\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{counter\[10\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -31.206 " "Info: Worst-case setup slack is -31.206" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -31.206      -828.122 counter\[10\]  " "Info:   -31.206      -828.122 counter\[10\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -21.435      -322.370 tecladinho:tec\|clk2  " "Info:   -21.435      -322.370 tecladinho:tec\|clk2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.327      -510.552 clk  " "Info:    -6.327      -510.552 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -33.073 " "Info: Worst-case hold slack is -33.073" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -33.073      -471.149 counter\[10\]  " "Info:   -33.073      -471.149 counter\[10\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.357        -0.815 clk  " "Info:    -0.357        -0.815 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.334         0.000 tecladinho:tec\|clk2  " "Info:     0.334         0.000 tecladinho:tec\|clk2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -29.001 " "Info: Worst-case minimum pulse width slack is -29.001" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -29.001    -67048.683 counter\[10\]  " "Info:   -29.001    -67048.683 counter\[10\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -154.630 clk  " "Info:    -3.000      -154.630 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285       -39.835 tecladinho:tec\|clk2  " "Info:    -1.285       -39.835 tecladinho:tec\|clk2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "EP4CE115F29C7 " "Warning: Timing characteristics of device EP4CE115F29C7 are preliminary" {  } {  } 0 0 "Timing characteristics of device %1!s! are preliminary" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "466 " "Info: Peak virtual memory: 466 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 10 15:58:06 2018 " "Info: Processing ended: Mon Dec 10 15:58:06 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|StageOut\[114\]~173  from: datad  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|StageOut\[114\]~173  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|StageOut\[115\]~172  from: datad  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|StageOut\[115\]~172  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|StageOut\[116\]~171  from: datad  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|StageOut\[116\]~171  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|StageOut\[117\]~170  from: datad  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|StageOut\[117\]~170  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|StageOut\[118\]~169  from: datad  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|StageOut\[118\]~169  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|StageOut\[119\]~168  from: datad  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|StageOut\[119\]~168  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|StageOut\[123\]~176  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|StageOut\[123\]~176  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|StageOut\[124\]~175  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|StageOut\[124\]~175  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|StageOut\[125\]~174  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|StageOut\[125\]~174  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~6  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~8  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~10  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~12  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~0  from: dataa  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~0  from: datab  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: cin  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: dataa  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: datab  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: cin  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: dataa  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: datab  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: cin  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: dataa  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: datab  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8  from: cin  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8  from: dataa  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8  from: datab  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~0  from: dataa  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~0  from: datab  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: cin  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: dataa  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: datab  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: cin  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: dataa  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: datab  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: cin  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: dataa  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: datab  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: cin  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: dataa  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: datab  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: dataa  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: datab  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: cin  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: dataa  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: datab  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: cin  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: dataa  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: datab  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: cin  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: dataa  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: datab  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: cin  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: dataa  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: datab  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: dataa  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: datab  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: dataa  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: datab  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: datab  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[114\]~223  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[114\]~223  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[115\]~222  from: datac  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[115\]~222  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[116\]~221  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[116\]~221  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[117\]~220  from: datac  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[117\]~220  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[118\]~219  from: datac  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[118\]~219  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[119\]~218  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[119\]~218  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[123\]~226  from: datad  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[123\]~226  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[123\]~227  from: datad  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[123\]~227  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[125\]~224  from: datac  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[125\]~224  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[134\]~228  from: datad  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[134\]~228  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[134\]~229  from: datad  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[134\]~229  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[136\]~231  from: datac  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[136\]~231  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[145\]~230  from: datad  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[145\]~230  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~0  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~0  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~6  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~8  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~10  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~12  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|StageOut\[64\]~111  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|StageOut\[64\]~111  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~0  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~0  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: cin  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: cin  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: cin  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8  from: cin  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~0  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~0  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: cin  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: cin  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: cin  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: cin  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: cin  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: cin  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: cin  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: cin  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~0  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~0  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~2  from: cin  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~2  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~2  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~4  from: cin  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~4  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~4  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~6  from: cin  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~6  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~6  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8  from: cin  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|StageOut\[31\]~37  from: datac  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|StageOut\[31\]~37  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|StageOut\[32\]~38  from: datac  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|StageOut\[32\]~38  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|StageOut\[33\]~39  from: datad  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|StageOut\[33\]~39  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: dataa  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: datab  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: dataa  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: datab  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: datab  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: dataa  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: dataa  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: datab  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: dataa  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: datab  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tecladinho:tec\|clk2\}\] -rise_to \[get_clocks \{tecladinho:tec\|clk2\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tecladinho:tec\|clk2\}\] -rise_to \[get_clocks \{tecladinho:tec\|clk2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tecladinho:tec\|clk2\}\] -fall_to \[get_clocks \{tecladinho:tec\|clk2\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tecladinho:tec\|clk2\}\] -fall_to \[get_clocks \{tecladinho:tec\|clk2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tecladinho:tec\|clk2\}\] -rise_to \[get_clocks \{tecladinho:tec\|clk2\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tecladinho:tec\|clk2\}\] -rise_to \[get_clocks \{tecladinho:tec\|clk2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tecladinho:tec\|clk2\}\] -fall_to \[get_clocks \{tecladinho:tec\|clk2\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tecladinho:tec\|clk2\}\] -fall_to \[get_clocks \{tecladinho:tec\|clk2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tecladinho:tec\|clk2\}\] -rise_to \[get_clocks \{tecladinho:tec\|clk2\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tecladinho:tec\|clk2\}\] -rise_to \[get_clocks \{tecladinho:tec\|clk2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tecladinho:tec\|clk2\}\] -fall_to \[get_clocks \{tecladinho:tec\|clk2\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tecladinho:tec\|clk2\}\] -fall_to \[get_clocks \{tecladinho:tec\|clk2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tecladinho:tec\|clk2\}\] -rise_to \[get_clocks \{tecladinho:tec\|clk2\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tecladinho:tec\|clk2\}\] -rise_to \[get_clocks \{tecladinho:tec\|clk2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tecladinho:tec\|clk2\}\] -fall_to \[get_clocks \{tecladinho:tec\|clk2\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tecladinho:tec\|clk2\}\] -fall_to \[get_clocks \{tecladinho:tec\|clk2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tecladinho:tec\|clk2\}\] -rise_to \[get_clocks \{counter\[10\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tecladinho:tec\|clk2\}\] -rise_to \[get_clocks \{counter\[10\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tecladinho:tec\|clk2\}\] -fall_to \[get_clocks \{counter\[10\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tecladinho:tec\|clk2\}\] -fall_to \[get_clocks \{counter\[10\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tecladinho:tec\|clk2\}\] -rise_to \[get_clocks \{counter\[10\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tecladinho:tec\|clk2\}\] -rise_to \[get_clocks \{counter\[10\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tecladinho:tec\|clk2\}\] -fall_to \[get_clocks \{counter\[10\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tecladinho:tec\|clk2\}\] -fall_to \[get_clocks \{counter\[10\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tecladinho:tec\|clk2\}\] -rise_to \[get_clocks \{counter\[10\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tecladinho:tec\|clk2\}\] -rise_to \[get_clocks \{counter\[10\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tecladinho:tec\|clk2\}\] -fall_to \[get_clocks \{counter\[10\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tecladinho:tec\|clk2\}\] -fall_to \[get_clocks \{counter\[10\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tecladinho:tec\|clk2\}\] -rise_to \[get_clocks \{counter\[10\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tecladinho:tec\|clk2\}\] -rise_to \[get_clocks \{counter\[10\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tecladinho:tec\|clk2\}\] -fall_to \[get_clocks \{counter\[10\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tecladinho:tec\|clk2\}\] -fall_to \[get_clocks \{counter\[10\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tecladinho:tec\|clk2\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tecladinho:tec\|clk2\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tecladinho:tec\|clk2\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tecladinho:tec\|clk2\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tecladinho:tec\|clk2\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tecladinho:tec\|clk2\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tecladinho:tec\|clk2\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tecladinho:tec\|clk2\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tecladinho:tec\|clk2\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tecladinho:tec\|clk2\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tecladinho:tec\|clk2\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tecladinho:tec\|clk2\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tecladinho:tec\|clk2\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tecladinho:tec\|clk2\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tecladinho:tec\|clk2\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tecladinho:tec\|clk2\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{counter\[10\]\}\] -rise_to \[get_clocks \{counter\[10\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{counter\[10\]\}\] -rise_to \[get_clocks \{counter\[10\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{counter\[10\]\}\] -fall_to \[get_clocks \{counter\[10\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{counter\[10\]\}\] -fall_to \[get_clocks \{counter\[10\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{counter\[10\]\}\] -rise_to \[get_clocks \{counter\[10\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{counter\[10\]\}\] -rise_to \[get_clocks \{counter\[10\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{counter\[10\]\}\] -fall_to \[get_clocks \{counter\[10\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{counter\[10\]\}\] -fall_to \[get_clocks \{counter\[10\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{counter\[10\]\}\] -rise_to \[get_clocks \{counter\[10\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{counter\[10\]\}\] -rise_to \[get_clocks \{counter\[10\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{counter\[10\]\}\] -fall_to \[get_clocks \{counter\[10\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{counter\[10\]\}\] -fall_to \[get_clocks \{counter\[10\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{counter\[10\]\}\] -rise_to \[get_clocks \{counter\[10\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{counter\[10\]\}\] -rise_to \[get_clocks \{counter\[10\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{counter\[10\]\}\] -fall_to \[get_clocks \{counter\[10\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{counter\[10\]\}\] -fall_to \[get_clocks \{counter\[10\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{counter\[10\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{counter\[10\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{counter\[10\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{counter\[10\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{counter\[10\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{counter\[10\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{counter\[10\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{counter\[10\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{counter\[10\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{counter\[10\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{counter\[10\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{counter\[10\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{counter\[10\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{counter\[10\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{counter\[10\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{counter\[10\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{tecladinho:tec\|clk2\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{tecladinho:tec\|clk2\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{tecladinho:tec\|clk2\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{tecladinho:tec\|clk2\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{tecladinho:tec\|clk2\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{tecladinho:tec\|clk2\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{tecladinho:tec\|clk2\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{tecladinho:tec\|clk2\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{tecladinho:tec\|clk2\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{tecladinho:tec\|clk2\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{tecladinho:tec\|clk2\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{tecladinho:tec\|clk2\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{tecladinho:tec\|clk2\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{tecladinho:tec\|clk2\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{tecladinho:tec\|clk2\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{tecladinho:tec\|clk2\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{counter\[10\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{counter\[10\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{counter\[10\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{counter\[10\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{counter\[10\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{counter\[10\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{counter\[10\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{counter\[10\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{counter\[10\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{counter\[10\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{counter\[10\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{counter\[10\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{counter\[10\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{counter\[10\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{counter\[10\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{counter\[10\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.192 " "Info: Worst-case setup slack is -17.192" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.192      -454.064 counter\[10\]  " "Info:   -17.192      -454.064 counter\[10\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.464      -166.001 tecladinho:tec\|clk2  " "Info:   -11.464      -166.001 tecladinho:tec\|clk2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.973      -226.298 clk  " "Info:    -2.973      -226.298 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -18.215 " "Info: Worst-case hold slack is -18.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.215      -261.789 counter\[10\]  " "Info:   -18.215      -261.789 counter\[10\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.511        -2.606 clk  " "Info:    -0.511        -2.606 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162         0.000 tecladinho:tec\|clk2  " "Info:     0.162         0.000 tecladinho:tec\|clk2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -15.707 " "Info: Worst-case minimum pulse width slack is -15.707" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.707    -35149.245 counter\[10\]  " "Info:   -15.707    -35149.245 counter\[10\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -127.238 clk  " "Info:    -3.000      -127.238 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -31.000 tecladinho:tec\|clk2  " "Info:    -1.000       -31.000 tecladinho:tec\|clk2 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 35 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "371 " "Info: Peak virtual memory: 371 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 10 15:58:08 2018 " "Info: Processing ended: Mon Dec 10 15:58:08 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 173 s " "Info: Quartus II Full Compilation was successful. 0 errors, 173 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
