

================================================================
== Vitis HLS Report for 'gesture_model'
================================================================
* Date:           Thu Aug 29 18:14:01 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        vitis_test
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.589 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+----------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline |
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type   |
    +---------+---------+----------+----------+-------+-------+----------+
    |    17280|    17280|  0.173 ms|  0.173 ms|  15110|  15110|  dataflow|
    +---------+---------+----------+----------+-------+-------+----------+

    + Detail: 
        * Instance: 
        +------------------------------+---------------------------+---------+---------+----------+----------+-------+-------+---------+
        |                              |                           |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |           Instance           |           Module          |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +------------------------------+---------------------------+---------+---------+----------+----------+-------+-------+---------+
        |conv1d_0_U0                   |conv1d_0                   |      847|      847|  8.470 us|  8.470 us|    847|    847|       no|
        |batchnorm_1_U0                |batchnorm_1                |      137|      137|  1.370 us|  1.370 us|    137|    137|       no|
        |maxpool1d_2_U0                |maxpool1d_2                |       54|       54|  0.540 us|  0.540 us|     54|     54|       no|
        |Loop_VITIS_LOOP_42_1_proc_U0  |Loop_VITIS_LOOP_42_1_proc  |      946|      946|  9.460 us|  9.460 us|    946|    946|       no|
        |dense_4_U0                    |dense_4                    |    15109|    15109|  0.151 ms|  0.151 ms|  15109|  15109|       no|
        |batchnorm_5_U0                |batchnorm_5                |       52|       52|  0.520 us|  0.520 us|     52|     52|       no|
        |dense_output_7_U0             |dense_output_7             |       54|       54|  0.540 us|  0.540 us|     54|     54|       no|
        |softmax_7_U0                  |softmax_7                  |       74|       74|  0.740 us|  0.740 us|     74|     74|       no|
        +------------------------------+---------------------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       15|   32|    7122|   7539|    -|
|Memory           |        6|    -|      95|     26|    0|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|       -|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       21|   32|    7217|   7567|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        4|    8|       5|     10|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+---------------------------+---------+----+------+------+-----+
    |           Instance           |           Module          | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------+---------------------------+---------+----+------+------+-----+
    |Loop_VITIS_LOOP_42_1_proc_U0  |Loop_VITIS_LOOP_42_1_proc  |        0|   0|    23|    70|    0|
    |batchnorm_1_U0                |batchnorm_1                |        0|   1|  1620|  1224|    0|
    |batchnorm_5_U0                |batchnorm_5                |        0|   1|  1716|  2284|    0|
    |conv1d_0_U0                   |conv1d_0                   |        0|  10|   120|   966|    0|
    |dense_4_U0                    |dense_4                    |        7|   1|   269|   408|    0|
    |dense_output_7_U0             |dense_output_7             |        8|  19|  1714|  1142|    0|
    |maxpool1d_2_U0                |maxpool1d_2                |        0|   0|    15|   101|    0|
    |softmax_7_U0                  |softmax_7                  |        0|   0|  1645|  1344|    0|
    +------------------------------+---------------------------+---------+----+------+------+-----+
    |Total                         |                           |       15|  32|  7122|  7539|    0|
    +------------------------------+---------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------------+----------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |        Memory        |              Module              | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------+----------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |bn1_out_V_U           |bn1_out_V_RAM_AUTO_1R1W           |        2|   0|   0|    0|   105|   16|     1|         1680|
    |bn2_out_V_U           |bn2_out_V_RAM_AUTO_1R1W           |        0|  64|   8|    0|    16|   16|     1|          256|
    |conv1d_out_V_U        |conv1d_out_V_RAM_AUTO_1R1W        |        1|   0|   0|    0|   105|   15|     1|         1575|
    |dense1_out_V_U        |dense1_out_V_RAM_AUTO_1R1W        |        0|  15|   8|    0|    16|   15|     1|          240|
    |dense_output_out_V_U  |dense_output_out_V_RAM_AUTO_1R1W  |        0|  16|  10|    0|    20|   16|     1|          320|
    |flatten_out_V_U       |flatten_out_V_RAM_AUTO_1R1W       |        2|   0|   0|    0|   944|   16|     1|        15104|
    |maxpool_out_V_U       |maxpool_out_V_RAM_AUTO_1R1W       |        1|   0|   0|    0|    52|   16|     1|          832|
    +----------------------+----------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                 |                                  |        6|  95|  26|    0|  1258|  110|     7|        20007|
    +----------------------+----------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------+----------+----+---+----+------------+------------+
    | Variable Name| Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+----+---+----+------------+------------+
    |ap_idle       |       and|   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+
    |Total         |          |   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-------------------+-----+-----+------------+---------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  gesture_model|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  gesture_model|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  gesture_model|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  gesture_model|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  gesture_model|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  gesture_model|  return value|
|input_r_address0   |  out|    7|   ap_memory|        input_r|         array|
|input_r_ce0        |  out|    1|   ap_memory|        input_r|         array|
|input_r_d0         |  out|   16|   ap_memory|        input_r|         array|
|input_r_q0         |   in|   16|   ap_memory|        input_r|         array|
|input_r_we0        |  out|    1|   ap_memory|        input_r|         array|
|input_r_address1   |  out|    7|   ap_memory|        input_r|         array|
|input_r_ce1        |  out|    1|   ap_memory|        input_r|         array|
|input_r_d1         |  out|   16|   ap_memory|        input_r|         array|
|input_r_q1         |   in|   16|   ap_memory|        input_r|         array|
|input_r_we1        |  out|    1|   ap_memory|        input_r|         array|
|output_r_address0  |  out|    5|   ap_memory|       output_r|         array|
|output_r_ce0       |  out|    1|   ap_memory|       output_r|         array|
|output_r_d0        |  out|   16|   ap_memory|       output_r|         array|
|output_r_q0        |   in|   16|   ap_memory|       output_r|         array|
|output_r_we0       |  out|    1|   ap_memory|       output_r|         array|
|output_r_address1  |  out|    5|   ap_memory|       output_r|         array|
|output_r_ce1       |  out|    1|   ap_memory|       output_r|         array|
|output_r_d1        |  out|   16|   ap_memory|       output_r|         array|
|output_r_q1        |   in|   16|   ap_memory|       output_r|         array|
|output_r_we1       |  out|    1|   ap_memory|       output_r|         array|
+-------------------+-----+-----+------------+---------------+--------------+

