

================================================================
== Vitis HLS Report for 'needwun_Pipeline_fill_in'
================================================================
* Date:           Sat Oct  4 21:45:09 2025

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.199 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      676|      676|  6.760 us|  6.760 us|  676|  676|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- fill_in  |      674|      674|        40|          5|          1|   128|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 40


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 40
* Pipeline : 1
  Pipeline-0 : II = 5, D = 40, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.54>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 43 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 44 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%a_idx_2 = alloca i32 1"   --->   Operation 45 'alloca' 'a_idx_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %empty"   --->   Operation 46 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_cast15_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %p_cast15"   --->   Operation 47 'read' 'p_cast15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_cast21_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %p_cast21"   --->   Operation 48 'read' 'p_cast21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%SEQB_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %SEQB_load"   --->   Operation 49 'read' 'SEQB_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%p_cast15_cast = zext i14 %p_cast15_read"   --->   Operation 50 'zext' 'p_cast15_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %ptr, void @empty_12, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %M_1, void @empty_12, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %M_0, void @empty_12, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SEQA_1, void @empty_12, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SEQA_0, void @empty_12, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.84ns)   --->   "%store_ln0 = store i8 1, i8 %a_idx_2"   --->   Operation 56 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 57 [1/1] (0.84ns)   --->   "%store_ln0 = store i16 0, i16 %reuse_reg"   --->   Operation 57 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 58 [1/1] (0.84ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 58 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body16"   --->   Operation 59 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%a_idx = load i8 %a_idx_2" [nw.c:32]   --->   Operation 60 'load' 'a_idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.86ns)   --->   "%icmp_ln31 = icmp_eq  i8 %a_idx, i8 129" [nw.c:31]   --->   Operation 61 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%empty_30 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 62 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %fpga_resource_hint.for.body16.8, void %for.inc77.exitStub" [nw.c:31]   --->   Operation 63 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i8 %a_idx" [nw.c:31]   --->   Operation 64 'zext' 'zext_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln32_7 = trunc i8 %a_idx" [nw.c:32]   --->   Operation 65 'trunc' 'trunc_ln32_7' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (1.35ns)   --->   "%add_ln32 = add i8 %a_idx, i8 255" [nw.c:32]   --->   Operation 66 'add' 'add_ln32' <Predicate = (!icmp_ln31)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i8 %add_ln32" [nw.c:32]   --->   Operation 67 'zext' 'zext_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (1.09ns)   --->   "%add_ln32_2 = add i5 %trunc_ln32_7, i5 31" [nw.c:32]   --->   Operation 68 'add' 'add_ln32_2' <Predicate = (!icmp_ln31)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln32_2 = zext i5 %add_ln32_2" [nw.c:32]   --->   Operation 69 'zext' 'zext_ln32_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%SEQA_0_addr = getelementptr i16 %SEQA_0, i64 0, i64 %zext_ln32_2" [nw.c:32]   --->   Operation 70 'getelementptr' 'SEQA_0_addr' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 71 [2/2] (1.14ns)   --->   "%SEQA_0_load = load i5 %SEQA_0_addr" [nw.c:32]   --->   Operation 71 'load' 'SEQA_0_load' <Predicate = (!icmp_ln31)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%SEQA_1_addr = getelementptr i16 %SEQA_1, i64 0, i64 %zext_ln32_2" [nw.c:32]   --->   Operation 72 'getelementptr' 'SEQA_1_addr' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 73 [2/2] (1.14ns)   --->   "%SEQA_1_load = load i5 %SEQA_1_addr" [nw.c:32]   --->   Operation 73 'load' 'SEQA_1_load' <Predicate = (!icmp_ln31)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 74 [1/1] (1.31ns)   --->   "%add_ln43 = add i15 %zext_ln32, i15 %tmp" [nw.c:43]   --->   Operation 74 'add' 'add_ln43' <Predicate = (!icmp_ln31)> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [19/19] (1.87ns)   --->   "%urem_ln43 = urem i15 %add_ln43, i15 8321" [nw.c:43]   --->   Operation 75 'urem' 'urem_ln43' <Predicate = (!icmp_ln31)> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (1.31ns)   --->   "%add_ln47 = add i15 %zext_ln31, i15 %tmp" [nw.c:47]   --->   Operation 76 'add' 'add_ln47' <Predicate = (!icmp_ln31)> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [19/19] (1.87ns)   --->   "%urem_ln47 = urem i15 %add_ln47, i15 8321" [nw.c:47]   --->   Operation 77 'urem' 'urem_ln47' <Predicate = (!icmp_ln31)> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 5.10>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i8 %a_idx" [nw.c:32]   --->   Operation 78 'trunc' 'trunc_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln32_6 = trunc i8 %a_idx" [nw.c:32]   --->   Operation 79 'trunc' 'trunc_ln32_6' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (1.18ns)   --->   "%add_ln32_3 = add i6 %trunc_ln32_6, i6 63" [nw.c:32]   --->   Operation 80 'add' 'add_ln32_3' <Predicate = (!icmp_ln31)> <Delay = 1.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (1.27ns)   --->   "%add_ln32_4 = add i7 %trunc_ln32, i7 127" [nw.c:32]   --->   Operation 81 'add' 'add_ln32_4' <Predicate = (!icmp_ln31)> <Delay = 1.27> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %add_ln32_4, i32 6" [nw.c:32]   --->   Operation 82 'bitselect' 'tmp_25' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %add_ln32_3, i32 5" [nw.c:32]   --->   Operation 83 'bitselect' 'tmp_26' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %tmp_26, i3 0" [nw.c:32]   --->   Operation 84 'bitconcatenate' 'and_ln' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 85 [1/2] (1.14ns)   --->   "%SEQA_0_load = load i5 %SEQA_0_addr" [nw.c:32]   --->   Operation 85 'load' 'SEQA_0_load' <Predicate = (!icmp_ln31)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln32_5 = zext i4 %and_ln" [nw.c:32]   --->   Operation 86 'zext' 'zext_ln32_5' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (2.00ns)   --->   "%lshr_ln32 = lshr i16 %SEQA_0_load, i16 %zext_ln32_5" [nw.c:32]   --->   Operation 87 'lshr' 'lshr_ln32' <Predicate = (!icmp_ln31)> <Delay = 2.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln32_8 = trunc i16 %lshr_ln32" [nw.c:32]   --->   Operation 88 'trunc' 'trunc_ln32_8' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 89 [1/2] (1.14ns)   --->   "%SEQA_1_load = load i5 %SEQA_1_addr" [nw.c:32]   --->   Operation 89 'load' 'SEQA_1_load' <Predicate = (!icmp_ln31)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln32_6 = zext i4 %and_ln" [nw.c:32]   --->   Operation 90 'zext' 'zext_ln32_6' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (2.00ns)   --->   "%lshr_ln32_3 = lshr i16 %SEQA_1_load, i16 %zext_ln32_6" [nw.c:32]   --->   Operation 91 'lshr' 'lshr_ln32_3' <Predicate = (!icmp_ln31)> <Delay = 2.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln32_9 = trunc i16 %lshr_ln32_3" [nw.c:32]   --->   Operation 92 'trunc' 'trunc_ln32_9' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.84ns)   --->   "%tmp_5 = mux i8 @_ssdm_op_Mux.ap_auto.2i8.i1, i8 %trunc_ln32_8, i8 %trunc_ln32_9, i1 %tmp_25" [nw.c:32]   --->   Operation 93 'mux' 'tmp_5' <Predicate = (!icmp_ln31)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (1.32ns)   --->   "%add_ln41 = add i15 %zext_ln32, i15 %p_cast15_cast" [nw.c:41]   --->   Operation 94 'add' 'add_ln41' <Predicate = (!icmp_ln31)> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln41 = trunc i15 %add_ln41" [nw.c:41]   --->   Operation 95 'trunc' 'trunc_ln41' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (1.14ns)   --->   "%icmp_ln41 = icmp_ult  i15 %add_ln41, i15 8321" [nw.c:41]   --->   Operation 96 'icmp' 'icmp_ln41' <Predicate = (!icmp_ln31)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (1.32ns)   --->   "%add_ln41_1 = add i14 %trunc_ln41, i14 8063" [nw.c:41]   --->   Operation 97 'add' 'add_ln41_1' <Predicate = (!icmp_ln31)> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.65ns)   --->   "%select_ln41 = select i1 %icmp_ln41, i14 %trunc_ln41, i14 %add_ln41_1" [nw.c:41]   --->   Operation 98 'select' 'select_ln41' <Predicate = (!icmp_ln31)> <Delay = 0.65> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 99 [18/18] (1.81ns)   --->   "%urem_ln41 = urem i14 %select_ln41, i14 4161" [nw.c:41]   --->   Operation 99 'urem' 'urem_ln41' <Predicate = (!icmp_ln31)> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (1.32ns)   --->   "%add_ln42 = add i15 %zext_ln31, i15 %p_cast15_cast" [nw.c:42]   --->   Operation 100 'add' 'add_ln42' <Predicate = (!icmp_ln31)> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i15 %add_ln42" [nw.c:42]   --->   Operation 101 'trunc' 'trunc_ln42' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (1.14ns)   --->   "%icmp_ln42 = icmp_ult  i15 %add_ln42, i15 8321" [nw.c:42]   --->   Operation 102 'icmp' 'icmp_ln42' <Predicate = (!icmp_ln31)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (1.32ns)   --->   "%add_ln42_1 = add i14 %trunc_ln42, i14 8063" [nw.c:42]   --->   Operation 103 'add' 'add_ln42_1' <Predicate = (!icmp_ln31)> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.65ns)   --->   "%select_ln42 = select i1 %icmp_ln42, i14 %trunc_ln42, i14 %add_ln42_1" [nw.c:42]   --->   Operation 104 'select' 'select_ln42' <Predicate = (!icmp_ln31)> <Delay = 0.65> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 105 [18/18] (1.81ns)   --->   "%urem_ln42 = urem i14 %select_ln42, i14 4161" [nw.c:42]   --->   Operation 105 'urem' 'urem_ln42' <Predicate = (!icmp_ln31)> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [18/19] (1.87ns)   --->   "%urem_ln43 = urem i15 %add_ln43, i15 8321" [nw.c:43]   --->   Operation 106 'urem' 'urem_ln43' <Predicate = (!icmp_ln31)> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [18/19] (1.87ns)   --->   "%urem_ln47 = urem i15 %add_ln47, i15 8321" [nw.c:47]   --->   Operation 107 'urem' 'urem_ln47' <Predicate = (!icmp_ln31)> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.87>
ST_3 : Operation 108 [17/18] (1.81ns)   --->   "%urem_ln41 = urem i14 %select_ln41, i14 4161" [nw.c:41]   --->   Operation 108 'urem' 'urem_ln41' <Predicate = (!icmp_ln31)> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [17/18] (1.81ns)   --->   "%urem_ln42 = urem i14 %select_ln42, i14 4161" [nw.c:42]   --->   Operation 109 'urem' 'urem_ln42' <Predicate = (!icmp_ln31)> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [17/19] (1.87ns)   --->   "%urem_ln43 = urem i15 %add_ln43, i15 8321" [nw.c:43]   --->   Operation 110 'urem' 'urem_ln43' <Predicate = (!icmp_ln31)> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [17/19] (1.87ns)   --->   "%urem_ln47 = urem i15 %add_ln47, i15 8321" [nw.c:47]   --->   Operation 111 'urem' 'urem_ln47' <Predicate = (!icmp_ln31)> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.87>
ST_4 : Operation 112 [16/18] (1.81ns)   --->   "%urem_ln41 = urem i14 %select_ln41, i14 4161" [nw.c:41]   --->   Operation 112 'urem' 'urem_ln41' <Predicate = (!icmp_ln31)> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [16/18] (1.81ns)   --->   "%urem_ln42 = urem i14 %select_ln42, i14 4161" [nw.c:42]   --->   Operation 113 'urem' 'urem_ln42' <Predicate = (!icmp_ln31)> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [16/19] (1.87ns)   --->   "%urem_ln43 = urem i15 %add_ln43, i15 8321" [nw.c:43]   --->   Operation 114 'urem' 'urem_ln43' <Predicate = (!icmp_ln31)> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [16/19] (1.87ns)   --->   "%urem_ln47 = urem i15 %add_ln47, i15 8321" [nw.c:47]   --->   Operation 115 'urem' 'urem_ln47' <Predicate = (!icmp_ln31)> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.20>
ST_5 : Operation 116 [15/18] (1.81ns)   --->   "%urem_ln41 = urem i14 %select_ln41, i14 4161" [nw.c:41]   --->   Operation 116 'urem' 'urem_ln41' <Predicate = (!icmp_ln31)> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [15/18] (1.81ns)   --->   "%urem_ln42 = urem i14 %select_ln42, i14 4161" [nw.c:42]   --->   Operation 117 'urem' 'urem_ln42' <Predicate = (!icmp_ln31)> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [15/19] (1.87ns)   --->   "%urem_ln43 = urem i15 %add_ln43, i15 8321" [nw.c:43]   --->   Operation 118 'urem' 'urem_ln43' <Predicate = (!icmp_ln31)> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [15/19] (1.87ns)   --->   "%urem_ln47 = urem i15 %add_ln47, i15 8321" [nw.c:47]   --->   Operation 119 'urem' 'urem_ln47' <Predicate = (!icmp_ln31)> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (1.35ns)   --->   "%add_ln31 = add i8 %a_idx, i8 1" [nw.c:31]   --->   Operation 120 'add' 'add_ln31' <Predicate = (!icmp_ln31)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.84ns)   --->   "%store_ln31 = store i8 %add_ln31, i8 %a_idx_2" [nw.c:31]   --->   Operation 121 'store' 'store_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.84>

State 6 <SV = 5> <Delay = 1.87>
ST_6 : Operation 122 [14/18] (1.81ns)   --->   "%urem_ln41 = urem i14 %select_ln41, i14 4161" [nw.c:41]   --->   Operation 122 'urem' 'urem_ln41' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [14/18] (1.81ns)   --->   "%urem_ln42 = urem i14 %select_ln42, i14 4161" [nw.c:42]   --->   Operation 123 'urem' 'urem_ln42' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 124 [14/19] (1.87ns)   --->   "%urem_ln43 = urem i15 %add_ln43, i15 8321" [nw.c:43]   --->   Operation 124 'urem' 'urem_ln43' <Predicate = true> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 125 [14/19] (1.87ns)   --->   "%urem_ln47 = urem i15 %add_ln47, i15 8321" [nw.c:47]   --->   Operation 125 'urem' 'urem_ln47' <Predicate = true> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.87>
ST_7 : Operation 126 [13/18] (1.81ns)   --->   "%urem_ln41 = urem i14 %select_ln41, i14 4161" [nw.c:41]   --->   Operation 126 'urem' 'urem_ln41' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 127 [13/18] (1.81ns)   --->   "%urem_ln42 = urem i14 %select_ln42, i14 4161" [nw.c:42]   --->   Operation 127 'urem' 'urem_ln42' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 128 [13/19] (1.87ns)   --->   "%urem_ln43 = urem i15 %add_ln43, i15 8321" [nw.c:43]   --->   Operation 128 'urem' 'urem_ln43' <Predicate = true> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 129 [13/19] (1.87ns)   --->   "%urem_ln47 = urem i15 %add_ln47, i15 8321" [nw.c:47]   --->   Operation 129 'urem' 'urem_ln47' <Predicate = true> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.87>
ST_8 : Operation 130 [12/18] (1.81ns)   --->   "%urem_ln41 = urem i14 %select_ln41, i14 4161" [nw.c:41]   --->   Operation 130 'urem' 'urem_ln41' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 131 [12/18] (1.81ns)   --->   "%urem_ln42 = urem i14 %select_ln42, i14 4161" [nw.c:42]   --->   Operation 131 'urem' 'urem_ln42' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 132 [12/19] (1.87ns)   --->   "%urem_ln43 = urem i15 %add_ln43, i15 8321" [nw.c:43]   --->   Operation 132 'urem' 'urem_ln43' <Predicate = true> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 133 [12/19] (1.87ns)   --->   "%urem_ln47 = urem i15 %add_ln47, i15 8321" [nw.c:47]   --->   Operation 133 'urem' 'urem_ln47' <Predicate = true> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.87>
ST_9 : Operation 134 [11/18] (1.81ns)   --->   "%urem_ln41 = urem i14 %select_ln41, i14 4161" [nw.c:41]   --->   Operation 134 'urem' 'urem_ln41' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 135 [11/18] (1.81ns)   --->   "%urem_ln42 = urem i14 %select_ln42, i14 4161" [nw.c:42]   --->   Operation 135 'urem' 'urem_ln42' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 136 [11/19] (1.87ns)   --->   "%urem_ln43 = urem i15 %add_ln43, i15 8321" [nw.c:43]   --->   Operation 136 'urem' 'urem_ln43' <Predicate = true> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 137 [11/19] (1.87ns)   --->   "%urem_ln47 = urem i15 %add_ln47, i15 8321" [nw.c:47]   --->   Operation 137 'urem' 'urem_ln47' <Predicate = true> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.87>
ST_10 : Operation 138 [10/18] (1.81ns)   --->   "%urem_ln41 = urem i14 %select_ln41, i14 4161" [nw.c:41]   --->   Operation 138 'urem' 'urem_ln41' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 139 [10/18] (1.81ns)   --->   "%urem_ln42 = urem i14 %select_ln42, i14 4161" [nw.c:42]   --->   Operation 139 'urem' 'urem_ln42' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 140 [10/19] (1.87ns)   --->   "%urem_ln43 = urem i15 %add_ln43, i15 8321" [nw.c:43]   --->   Operation 140 'urem' 'urem_ln43' <Predicate = true> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 141 [10/19] (1.87ns)   --->   "%urem_ln47 = urem i15 %add_ln47, i15 8321" [nw.c:47]   --->   Operation 141 'urem' 'urem_ln47' <Predicate = true> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.87>
ST_11 : Operation 142 [9/18] (1.81ns)   --->   "%urem_ln41 = urem i14 %select_ln41, i14 4161" [nw.c:41]   --->   Operation 142 'urem' 'urem_ln41' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 143 [9/18] (1.81ns)   --->   "%urem_ln42 = urem i14 %select_ln42, i14 4161" [nw.c:42]   --->   Operation 143 'urem' 'urem_ln42' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 144 [9/19] (1.87ns)   --->   "%urem_ln43 = urem i15 %add_ln43, i15 8321" [nw.c:43]   --->   Operation 144 'urem' 'urem_ln43' <Predicate = true> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 145 [9/19] (1.87ns)   --->   "%urem_ln47 = urem i15 %add_ln47, i15 8321" [nw.c:47]   --->   Operation 145 'urem' 'urem_ln47' <Predicate = true> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.87>
ST_12 : Operation 146 [8/18] (1.81ns)   --->   "%urem_ln41 = urem i14 %select_ln41, i14 4161" [nw.c:41]   --->   Operation 146 'urem' 'urem_ln41' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 147 [8/18] (1.81ns)   --->   "%urem_ln42 = urem i14 %select_ln42, i14 4161" [nw.c:42]   --->   Operation 147 'urem' 'urem_ln42' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 148 [8/19] (1.87ns)   --->   "%urem_ln43 = urem i15 %add_ln43, i15 8321" [nw.c:43]   --->   Operation 148 'urem' 'urem_ln43' <Predicate = true> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 149 [8/19] (1.87ns)   --->   "%urem_ln47 = urem i15 %add_ln47, i15 8321" [nw.c:47]   --->   Operation 149 'urem' 'urem_ln47' <Predicate = true> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.87>
ST_13 : Operation 150 [7/18] (1.81ns)   --->   "%urem_ln41 = urem i14 %select_ln41, i14 4161" [nw.c:41]   --->   Operation 150 'urem' 'urem_ln41' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 151 [7/18] (1.81ns)   --->   "%urem_ln42 = urem i14 %select_ln42, i14 4161" [nw.c:42]   --->   Operation 151 'urem' 'urem_ln42' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 152 [7/19] (1.87ns)   --->   "%urem_ln43 = urem i15 %add_ln43, i15 8321" [nw.c:43]   --->   Operation 152 'urem' 'urem_ln43' <Predicate = true> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 153 [7/19] (1.87ns)   --->   "%urem_ln47 = urem i15 %add_ln47, i15 8321" [nw.c:47]   --->   Operation 153 'urem' 'urem_ln47' <Predicate = true> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.87>
ST_14 : Operation 154 [6/18] (1.81ns)   --->   "%urem_ln41 = urem i14 %select_ln41, i14 4161" [nw.c:41]   --->   Operation 154 'urem' 'urem_ln41' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 155 [6/18] (1.81ns)   --->   "%urem_ln42 = urem i14 %select_ln42, i14 4161" [nw.c:42]   --->   Operation 155 'urem' 'urem_ln42' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 156 [6/19] (1.87ns)   --->   "%urem_ln43 = urem i15 %add_ln43, i15 8321" [nw.c:43]   --->   Operation 156 'urem' 'urem_ln43' <Predicate = true> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 157 [6/19] (1.87ns)   --->   "%urem_ln47 = urem i15 %add_ln47, i15 8321" [nw.c:47]   --->   Operation 157 'urem' 'urem_ln47' <Predicate = true> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.87>
ST_15 : Operation 158 [5/18] (1.81ns)   --->   "%urem_ln41 = urem i14 %select_ln41, i14 4161" [nw.c:41]   --->   Operation 158 'urem' 'urem_ln41' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 159 [5/18] (1.81ns)   --->   "%urem_ln42 = urem i14 %select_ln42, i14 4161" [nw.c:42]   --->   Operation 159 'urem' 'urem_ln42' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 160 [5/19] (1.87ns)   --->   "%urem_ln43 = urem i15 %add_ln43, i15 8321" [nw.c:43]   --->   Operation 160 'urem' 'urem_ln43' <Predicate = true> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 161 [5/19] (1.87ns)   --->   "%urem_ln47 = urem i15 %add_ln47, i15 8321" [nw.c:47]   --->   Operation 161 'urem' 'urem_ln47' <Predicate = true> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.87>
ST_16 : Operation 162 [4/18] (1.81ns)   --->   "%urem_ln41 = urem i14 %select_ln41, i14 4161" [nw.c:41]   --->   Operation 162 'urem' 'urem_ln41' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 163 [4/18] (1.81ns)   --->   "%urem_ln42 = urem i14 %select_ln42, i14 4161" [nw.c:42]   --->   Operation 163 'urem' 'urem_ln42' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 164 [4/19] (1.87ns)   --->   "%urem_ln43 = urem i15 %add_ln43, i15 8321" [nw.c:43]   --->   Operation 164 'urem' 'urem_ln43' <Predicate = true> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 165 [4/19] (1.87ns)   --->   "%urem_ln47 = urem i15 %add_ln47, i15 8321" [nw.c:47]   --->   Operation 165 'urem' 'urem_ln47' <Predicate = true> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.87>
ST_17 : Operation 166 [3/18] (1.81ns)   --->   "%urem_ln41 = urem i14 %select_ln41, i14 4161" [nw.c:41]   --->   Operation 166 'urem' 'urem_ln41' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 167 [3/18] (1.81ns)   --->   "%urem_ln42 = urem i14 %select_ln42, i14 4161" [nw.c:42]   --->   Operation 167 'urem' 'urem_ln42' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 168 [3/19] (1.87ns)   --->   "%urem_ln43 = urem i15 %add_ln43, i15 8321" [nw.c:43]   --->   Operation 168 'urem' 'urem_ln43' <Predicate = true> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 169 [3/19] (1.87ns)   --->   "%urem_ln47 = urem i15 %add_ln47, i15 8321" [nw.c:47]   --->   Operation 169 'urem' 'urem_ln47' <Predicate = true> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.87>
ST_18 : Operation 170 [2/18] (1.81ns)   --->   "%urem_ln41 = urem i14 %select_ln41, i14 4161" [nw.c:41]   --->   Operation 170 'urem' 'urem_ln41' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 171 [2/18] (1.81ns)   --->   "%urem_ln42 = urem i14 %select_ln42, i14 4161" [nw.c:42]   --->   Operation 171 'urem' 'urem_ln42' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 172 [2/19] (1.87ns)   --->   "%urem_ln43 = urem i15 %add_ln43, i15 8321" [nw.c:43]   --->   Operation 172 'urem' 'urem_ln43' <Predicate = true> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 173 [2/19] (1.87ns)   --->   "%urem_ln47 = urem i15 %add_ln47, i15 8321" [nw.c:47]   --->   Operation 173 'urem' 'urem_ln47' <Predicate = true> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.68>
ST_19 : Operation 174 [1/18] (1.81ns)   --->   "%urem_ln41 = urem i14 %select_ln41, i14 4161" [nw.c:41]   --->   Operation 174 'urem' 'urem_ln41' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 175 [1/18] (1.81ns)   --->   "%urem_ln42 = urem i14 %select_ln42, i14 4161" [nw.c:42]   --->   Operation 175 'urem' 'urem_ln42' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 176 [1/19] (1.87ns)   --->   "%urem_ln43 = urem i15 %add_ln43, i15 8321" [nw.c:43]   --->   Operation 176 'urem' 'urem_ln43' <Predicate = true> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 177 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i14 %urem_ln43" [nw.c:43]   --->   Operation 177 'trunc' 'trunc_ln43' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 178 [18/18] (1.81ns)   --->   "%urem_ln43_1 = urem i14 %trunc_ln43, i14 4161" [nw.c:43]   --->   Operation 178 'urem' 'urem_ln43_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 179 [1/19] (1.87ns)   --->   "%urem_ln47 = urem i15 %add_ln47, i15 8321" [nw.c:47]   --->   Operation 179 'urem' 'urem_ln47' <Predicate = true> <Delay = 1.87> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 18> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 180 [1/1] (0.00ns)   --->   "%trunc_ln47 = trunc i15 %urem_ln47" [nw.c:47]   --->   Operation 180 'trunc' 'trunc_ln47' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 181 [18/18] (1.81ns)   --->   "%urem_ln47_1 = urem i14 %trunc_ln47, i14 4161" [nw.c:47]   --->   Operation 181 'urem' 'urem_ln47_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.81>
ST_20 : Operation 182 [17/18] (1.81ns)   --->   "%urem_ln43_1 = urem i14 %trunc_ln43, i14 4161" [nw.c:43]   --->   Operation 182 'urem' 'urem_ln43_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 183 [17/18] (1.81ns)   --->   "%urem_ln47_1 = urem i14 %trunc_ln47, i14 4161" [nw.c:47]   --->   Operation 183 'urem' 'urem_ln47_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.81>
ST_21 : Operation 184 [16/18] (1.81ns)   --->   "%urem_ln43_1 = urem i14 %trunc_ln43, i14 4161" [nw.c:43]   --->   Operation 184 'urem' 'urem_ln43_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 185 [16/18] (1.81ns)   --->   "%urem_ln47_1 = urem i14 %trunc_ln47, i14 4161" [nw.c:47]   --->   Operation 185 'urem' 'urem_ln47_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.81>
ST_22 : Operation 186 [15/18] (1.81ns)   --->   "%urem_ln43_1 = urem i14 %trunc_ln43, i14 4161" [nw.c:43]   --->   Operation 186 'urem' 'urem_ln43_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 187 [15/18] (1.81ns)   --->   "%urem_ln47_1 = urem i14 %trunc_ln47, i14 4161" [nw.c:47]   --->   Operation 187 'urem' 'urem_ln47_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.81>
ST_23 : Operation 188 [14/18] (1.81ns)   --->   "%urem_ln43_1 = urem i14 %trunc_ln43, i14 4161" [nw.c:43]   --->   Operation 188 'urem' 'urem_ln43_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 189 [14/18] (1.81ns)   --->   "%urem_ln47_1 = urem i14 %trunc_ln47, i14 4161" [nw.c:47]   --->   Operation 189 'urem' 'urem_ln47_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.81>
ST_24 : Operation 190 [13/18] (1.81ns)   --->   "%urem_ln43_1 = urem i14 %trunc_ln43, i14 4161" [nw.c:43]   --->   Operation 190 'urem' 'urem_ln43_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 191 [13/18] (1.81ns)   --->   "%urem_ln47_1 = urem i14 %trunc_ln47, i14 4161" [nw.c:47]   --->   Operation 191 'urem' 'urem_ln47_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.81>
ST_25 : Operation 192 [12/18] (1.81ns)   --->   "%urem_ln43_1 = urem i14 %trunc_ln43, i14 4161" [nw.c:43]   --->   Operation 192 'urem' 'urem_ln43_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 193 [12/18] (1.81ns)   --->   "%urem_ln47_1 = urem i14 %trunc_ln47, i14 4161" [nw.c:47]   --->   Operation 193 'urem' 'urem_ln47_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.81>
ST_26 : Operation 194 [11/18] (1.81ns)   --->   "%urem_ln43_1 = urem i14 %trunc_ln43, i14 4161" [nw.c:43]   --->   Operation 194 'urem' 'urem_ln43_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 195 [11/18] (1.81ns)   --->   "%urem_ln47_1 = urem i14 %trunc_ln47, i14 4161" [nw.c:47]   --->   Operation 195 'urem' 'urem_ln47_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.81>
ST_27 : Operation 196 [10/18] (1.81ns)   --->   "%urem_ln43_1 = urem i14 %trunc_ln43, i14 4161" [nw.c:43]   --->   Operation 196 'urem' 'urem_ln43_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 197 [10/18] (1.81ns)   --->   "%urem_ln47_1 = urem i14 %trunc_ln47, i14 4161" [nw.c:47]   --->   Operation 197 'urem' 'urem_ln47_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.81>
ST_28 : Operation 198 [9/18] (1.81ns)   --->   "%urem_ln43_1 = urem i14 %trunc_ln43, i14 4161" [nw.c:43]   --->   Operation 198 'urem' 'urem_ln43_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 199 [9/18] (1.81ns)   --->   "%urem_ln47_1 = urem i14 %trunc_ln47, i14 4161" [nw.c:47]   --->   Operation 199 'urem' 'urem_ln47_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 1.81>
ST_29 : Operation 200 [8/18] (1.81ns)   --->   "%urem_ln43_1 = urem i14 %trunc_ln43, i14 4161" [nw.c:43]   --->   Operation 200 'urem' 'urem_ln43_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 201 [8/18] (1.81ns)   --->   "%urem_ln47_1 = urem i14 %trunc_ln47, i14 4161" [nw.c:47]   --->   Operation 201 'urem' 'urem_ln47_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 1.81>
ST_30 : Operation 202 [7/18] (1.81ns)   --->   "%urem_ln43_1 = urem i14 %trunc_ln43, i14 4161" [nw.c:43]   --->   Operation 202 'urem' 'urem_ln43_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 203 [7/18] (1.81ns)   --->   "%urem_ln47_1 = urem i14 %trunc_ln47, i14 4161" [nw.c:47]   --->   Operation 203 'urem' 'urem_ln47_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 1.81>
ST_31 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i15 %add_ln41" [nw.c:41]   --->   Operation 204 'zext' 'zext_ln41' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 205 [4/4] (1.54ns) (root node of the DSP)   --->   "%mul_ln41 = mul i31 %zext_ln41, i31 64520" [nw.c:41]   --->   Operation 205 'mul' 'mul_ln41' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln41_5 = zext i14 %select_ln41" [nw.c:41]   --->   Operation 206 'zext' 'zext_ln41_5' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 207 [4/4] (1.54ns) (root node of the DSP)   --->   "%mul_ln41_1 = mul i29 %zext_ln41_5, i29 32257" [nw.c:41]   --->   Operation 207 'mul' 'mul_ln41_1' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 208 [6/18] (1.81ns)   --->   "%urem_ln43_1 = urem i14 %trunc_ln43, i14 4161" [nw.c:43]   --->   Operation 208 'urem' 'urem_ln43_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 209 [6/18] (1.81ns)   --->   "%urem_ln47_1 = urem i14 %trunc_ln47, i14 4161" [nw.c:47]   --->   Operation 209 'urem' 'urem_ln47_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 1.81>
ST_32 : Operation 210 [3/4] (1.54ns) (root node of the DSP)   --->   "%mul_ln41 = mul i31 %zext_ln41, i31 64520" [nw.c:41]   --->   Operation 210 'mul' 'mul_ln41' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 211 [3/4] (1.54ns) (root node of the DSP)   --->   "%mul_ln41_1 = mul i29 %zext_ln41_5, i29 32257" [nw.c:41]   --->   Operation 211 'mul' 'mul_ln41_1' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i15 %add_ln42" [nw.c:42]   --->   Operation 212 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 213 [4/4] (1.54ns) (root node of the DSP)   --->   "%mul_ln42 = mul i31 %zext_ln42, i31 64520" [nw.c:42]   --->   Operation 213 'mul' 'mul_ln42' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln42_5 = zext i14 %select_ln42" [nw.c:42]   --->   Operation 214 'zext' 'zext_ln42_5' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 215 [4/4] (1.54ns) (root node of the DSP)   --->   "%mul_ln42_1 = mul i29 %zext_ln42_5, i29 32257" [nw.c:42]   --->   Operation 215 'mul' 'mul_ln42_1' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 216 [5/18] (1.81ns)   --->   "%urem_ln43_1 = urem i14 %trunc_ln43, i14 4161" [nw.c:43]   --->   Operation 216 'urem' 'urem_ln43_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 217 [5/18] (1.81ns)   --->   "%urem_ln47_1 = urem i14 %trunc_ln47, i14 4161" [nw.c:47]   --->   Operation 217 'urem' 'urem_ln47_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 1.81>
ST_33 : Operation 218 [2/4] (1.54ns) (root node of the DSP)   --->   "%mul_ln41 = mul i31 %zext_ln41, i31 64520" [nw.c:41]   --->   Operation 218 'mul' 'mul_ln41' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 219 [2/4] (1.54ns) (root node of the DSP)   --->   "%mul_ln41_1 = mul i29 %zext_ln41_5, i29 32257" [nw.c:41]   --->   Operation 219 'mul' 'mul_ln41_1' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 220 [3/4] (1.54ns) (root node of the DSP)   --->   "%mul_ln42 = mul i31 %zext_ln42, i31 64520" [nw.c:42]   --->   Operation 220 'mul' 'mul_ln42' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 221 [3/4] (1.54ns) (root node of the DSP)   --->   "%mul_ln42_1 = mul i29 %zext_ln42_5, i29 32257" [nw.c:42]   --->   Operation 221 'mul' 'mul_ln42_1' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i15 %add_ln43" [nw.c:43]   --->   Operation 222 'zext' 'zext_ln43' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 223 [4/4] (1.54ns) (root node of the DSP)   --->   "%mul_ln43 = mul i31 %zext_ln43, i31 64520" [nw.c:43]   --->   Operation 223 'mul' 'mul_ln43' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 224 [4/18] (1.81ns)   --->   "%urem_ln43_1 = urem i14 %trunc_ln43, i14 4161" [nw.c:43]   --->   Operation 224 'urem' 'urem_ln43_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i15 %add_ln47" [nw.c:47]   --->   Operation 225 'zext' 'zext_ln47' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 226 [4/4] (1.54ns) (root node of the DSP)   --->   "%mul_ln47 = mul i31 %zext_ln47, i31 64520" [nw.c:47]   --->   Operation 226 'mul' 'mul_ln47' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 227 [4/18] (1.81ns)   --->   "%urem_ln47_1 = urem i14 %trunc_ln47, i14 4161" [nw.c:47]   --->   Operation 227 'urem' 'urem_ln47_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 1.81>
ST_34 : Operation 228 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln41 = mul i31 %zext_ln41, i31 64520" [nw.c:41]   --->   Operation 228 'mul' 'mul_ln41' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i2 @_ssdm_op_PartSelect.i2.i31.i32.i32, i31 %mul_ln41, i32 29, i32 30" [nw.c:41]   --->   Operation 229 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 230 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln41_1 = mul i29 %zext_ln41_5, i29 32257" [nw.c:41]   --->   Operation 230 'mul' 'mul_ln41_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln41_1, i32 27" [nw.c:41]   --->   Operation 231 'bitselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 232 [2/4] (1.54ns) (root node of the DSP)   --->   "%mul_ln42 = mul i31 %zext_ln42, i31 64520" [nw.c:42]   --->   Operation 232 'mul' 'mul_ln42' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 233 [2/4] (1.54ns) (root node of the DSP)   --->   "%mul_ln42_1 = mul i29 %zext_ln42_5, i29 32257" [nw.c:42]   --->   Operation 233 'mul' 'mul_ln42_1' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 234 [3/4] (1.54ns) (root node of the DSP)   --->   "%mul_ln43 = mul i31 %zext_ln43, i31 64520" [nw.c:43]   --->   Operation 234 'mul' 'mul_ln43' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln43_5 = zext i14 %trunc_ln43" [nw.c:43]   --->   Operation 235 'zext' 'zext_ln43_5' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 236 [4/4] (1.54ns) (root node of the DSP)   --->   "%mul_ln43_1 = mul i29 %zext_ln43_5, i29 32257" [nw.c:43]   --->   Operation 236 'mul' 'mul_ln43_1' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 237 [3/18] (1.81ns)   --->   "%urem_ln43_1 = urem i14 %trunc_ln43, i14 4161" [nw.c:43]   --->   Operation 237 'urem' 'urem_ln43_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 238 [3/4] (1.54ns) (root node of the DSP)   --->   "%mul_ln47 = mul i31 %zext_ln47, i31 64520" [nw.c:47]   --->   Operation 238 'mul' 'mul_ln47' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln47_8 = zext i14 %trunc_ln47" [nw.c:47]   --->   Operation 239 'zext' 'zext_ln47_8' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 240 [4/4] (1.54ns) (root node of the DSP)   --->   "%mul_ln47_1 = mul i29 %zext_ln47_8, i29 32257" [nw.c:47]   --->   Operation 240 'mul' 'mul_ln47_1' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 241 [3/18] (1.81ns)   --->   "%urem_ln47_1 = urem i14 %trunc_ln47, i14 4161" [nw.c:47]   --->   Operation 241 'urem' 'urem_ln47_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 2.26>
ST_35 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln41_2 = zext i14 %urem_ln41" [nw.c:41]   --->   Operation 242 'zext' 'zext_ln41_2' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 243 [1/1] (0.00ns)   --->   "%M_0_addr_2 = getelementptr i64 %M_0, i64 0, i64 %zext_ln41_2" [nw.c:41]   --->   Operation 243 'getelementptr' 'M_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 244 [2/2] (2.26ns)   --->   "%M_0_load_2 = load i13 %M_0_addr_2" [nw.c:41]   --->   Operation 244 'load' 'M_0_load_2' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4161> <RAM>
ST_35 : Operation 245 [1/1] (0.00ns)   --->   "%M_1_addr_1 = getelementptr i64 %M_1, i64 0, i64 %zext_ln41_2" [nw.c:41]   --->   Operation 245 'getelementptr' 'M_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 246 [2/2] (2.26ns)   --->   "%M_1_load_1 = load i13 %M_1_addr_1" [nw.c:41]   --->   Operation 246 'load' 'M_1_load_1' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4161> <RAM>
ST_35 : Operation 247 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln42 = mul i31 %zext_ln42, i31 64520" [nw.c:42]   --->   Operation 247 'mul' 'mul_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i2 @_ssdm_op_PartSelect.i2.i31.i32.i32, i31 %mul_ln42, i32 29, i32 30" [nw.c:42]   --->   Operation 248 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 249 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln42_1 = mul i29 %zext_ln42_5, i29 32257" [nw.c:42]   --->   Operation 249 'mul' 'mul_ln42_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln42_1, i32 27" [nw.c:42]   --->   Operation 250 'bitselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln42_2 = zext i14 %urem_ln42" [nw.c:42]   --->   Operation 251 'zext' 'zext_ln42_2' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 252 [1/1] (0.00ns)   --->   "%M_0_addr_3 = getelementptr i64 %M_0, i64 0, i64 %zext_ln42_2" [nw.c:42]   --->   Operation 252 'getelementptr' 'M_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 253 [2/2] (2.26ns)   --->   "%M_0_load_3 = load i13 %M_0_addr_3" [nw.c:42]   --->   Operation 253 'load' 'M_0_load_3' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4161> <RAM>
ST_35 : Operation 254 [1/1] (0.00ns)   --->   "%M_1_addr_2 = getelementptr i64 %M_1, i64 0, i64 %zext_ln42_2" [nw.c:42]   --->   Operation 254 'getelementptr' 'M_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 255 [2/2] (2.26ns)   --->   "%M_1_load_2 = load i13 %M_1_addr_2" [nw.c:42]   --->   Operation 255 'load' 'M_1_load_2' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4161> <RAM>
ST_35 : Operation 256 [2/4] (1.54ns) (root node of the DSP)   --->   "%mul_ln43 = mul i31 %zext_ln43, i31 64520" [nw.c:43]   --->   Operation 256 'mul' 'mul_ln43' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 257 [3/4] (1.54ns) (root node of the DSP)   --->   "%mul_ln43_1 = mul i29 %zext_ln43_5, i29 32257" [nw.c:43]   --->   Operation 257 'mul' 'mul_ln43_1' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 258 [2/18] (1.81ns)   --->   "%urem_ln43_1 = urem i14 %trunc_ln43, i14 4161" [nw.c:43]   --->   Operation 258 'urem' 'urem_ln43_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 259 [2/4] (1.54ns) (root node of the DSP)   --->   "%mul_ln47 = mul i31 %zext_ln47, i31 64520" [nw.c:47]   --->   Operation 259 'mul' 'mul_ln47' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 260 [3/4] (1.54ns) (root node of the DSP)   --->   "%mul_ln47_1 = mul i29 %zext_ln47_8, i29 32257" [nw.c:47]   --->   Operation 260 'mul' 'mul_ln47_1' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 261 [2/18] (1.81ns)   --->   "%urem_ln47_1 = urem i14 %trunc_ln47, i14 4161" [nw.c:47]   --->   Operation 261 'urem' 'urem_ln47_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 386 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 386 'ret' 'ret_ln0' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 36 <SV = 35> <Delay = 5.46>
ST_36 : Operation 262 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %tmp_28, i5 0" [nw.c:41]   --->   Operation 262 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 263 [1/2] (2.26ns)   --->   "%M_0_load_2 = load i13 %M_0_addr_2" [nw.c:41]   --->   Operation 263 'load' 'M_0_load_2' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4161> <RAM>
ST_36 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln41_6 = zext i6 %shl_ln1" [nw.c:41]   --->   Operation 264 'zext' 'zext_ln41_6' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 265 [1/1] (2.35ns)   --->   "%lshr_ln41 = lshr i64 %M_0_load_2, i64 %zext_ln41_6" [nw.c:41]   --->   Operation 265 'lshr' 'lshr_ln41' <Predicate = true> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 266 [1/1] (0.00ns)   --->   "%trunc_ln41_3 = trunc i64 %lshr_ln41" [nw.c:41]   --->   Operation 266 'trunc' 'trunc_ln41_3' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 267 [1/2] (2.26ns)   --->   "%M_1_load_1 = load i13 %M_1_addr_1" [nw.c:41]   --->   Operation 267 'load' 'M_1_load_1' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4161> <RAM>
ST_36 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln41_7 = zext i6 %shl_ln1" [nw.c:41]   --->   Operation 268 'zext' 'zext_ln41_7' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 269 [1/1] (2.35ns)   --->   "%lshr_ln41_2 = lshr i64 %M_1_load_1, i64 %zext_ln41_7" [nw.c:41]   --->   Operation 269 'lshr' 'lshr_ln41_2' <Predicate = true> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 270 [1/1] (0.00ns)   --->   "%trunc_ln41_4 = trunc i64 %lshr_ln41_2" [nw.c:41]   --->   Operation 270 'trunc' 'trunc_ln41_4' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 271 [1/1] (0.84ns)   --->   "%tmp_9 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i2, i32 %trunc_ln41_3, i32 %trunc_ln41_4, i2 %tmp_27" [nw.c:41]   --->   Operation 271 'mux' 'tmp_9' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 272 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %tmp_30, i5 0" [nw.c:42]   --->   Operation 272 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 273 [1/2] (2.26ns)   --->   "%M_0_load_3 = load i13 %M_0_addr_3" [nw.c:42]   --->   Operation 273 'load' 'M_0_load_3' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4161> <RAM>
ST_36 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln42_6 = zext i6 %shl_ln2" [nw.c:42]   --->   Operation 274 'zext' 'zext_ln42_6' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 275 [1/1] (2.35ns)   --->   "%lshr_ln42 = lshr i64 %M_0_load_3, i64 %zext_ln42_6" [nw.c:42]   --->   Operation 275 'lshr' 'lshr_ln42' <Predicate = true> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 276 [1/1] (0.00ns)   --->   "%trunc_ln42_3 = trunc i64 %lshr_ln42" [nw.c:42]   --->   Operation 276 'trunc' 'trunc_ln42_3' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 277 [1/2] (2.26ns)   --->   "%M_1_load_2 = load i13 %M_1_addr_2" [nw.c:42]   --->   Operation 277 'load' 'M_1_load_2' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4161> <RAM>
ST_36 : Operation 278 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43 = mul i31 %zext_ln43, i31 64520" [nw.c:43]   --->   Operation 278 'mul' 'mul_ln43' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i2 @_ssdm_op_PartSelect.i2.i31.i32.i32, i31 %mul_ln43, i32 29, i32 30" [nw.c:43]   --->   Operation 279 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 280 [2/4] (1.54ns) (root node of the DSP)   --->   "%mul_ln43_1 = mul i29 %zext_ln43_5, i29 32257" [nw.c:43]   --->   Operation 280 'mul' 'mul_ln43_1' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 281 [1/18] (1.81ns)   --->   "%urem_ln43_1 = urem i14 %trunc_ln43, i14 4161" [nw.c:43]   --->   Operation 281 'urem' 'urem_ln43_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln43_2 = zext i14 %urem_ln43_1" [nw.c:43]   --->   Operation 282 'zext' 'zext_ln43_2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 283 [1/1] (0.00ns)   --->   "%M_0_addr_4 = getelementptr i64 %M_0, i64 0, i64 %zext_ln43_2" [nw.c:43]   --->   Operation 283 'getelementptr' 'M_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 284 [2/2] (2.26ns)   --->   "%M_0_load_4 = load i13 %M_0_addr_4" [nw.c:43]   --->   Operation 284 'load' 'M_0_load_4' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4161> <RAM>
ST_36 : Operation 285 [1/1] (0.00ns)   --->   "%M_1_addr_3 = getelementptr i64 %M_1, i64 0, i64 %zext_ln43_2" [nw.c:43]   --->   Operation 285 'getelementptr' 'M_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 286 [2/2] (2.26ns)   --->   "%M_1_load_3 = load i13 %M_1_addr_3" [nw.c:43]   --->   Operation 286 'load' 'M_1_load_3' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4161> <RAM>
ST_36 : Operation 287 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln47 = mul i31 %zext_ln47, i31 64520" [nw.c:47]   --->   Operation 287 'mul' 'mul_ln47' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln47, i32 29" [nw.c:47]   --->   Operation 288 'bitselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln47_1 = zext i15 %urem_ln47" [nw.c:47]   --->   Operation 289 'zext' 'zext_ln47_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 290 [2/4] (1.54ns) (root node of the DSP)   --->   "%mul_ln47_1 = mul i29 %zext_ln47_8, i29 32257" [nw.c:47]   --->   Operation 290 'mul' 'mul_ln47_1' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 291 [1/18] (1.81ns)   --->   "%urem_ln47_1 = urem i14 %trunc_ln47, i14 4161" [nw.c:47]   --->   Operation 291 'urem' 'urem_ln47_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 17> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln47_4 = zext i14 %urem_ln47_1" [nw.c:47]   --->   Operation 292 'zext' 'zext_ln47_4' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 293 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %tmp_33, void %arrayidx568.case.0, void %arrayidx568.case.1" [nw.c:47]   --->   Operation 293 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 294 [1/1] (0.00ns)   --->   "%M_0_addr = getelementptr i64 %M_0, i64 0, i64 %zext_ln47_4" [nw.c:47]   --->   Operation 294 'getelementptr' 'M_0_addr' <Predicate = (!tmp_33)> <Delay = 0.00>
ST_36 : Operation 295 [2/2] (2.26ns)   --->   "%M_0_load = load i13 %M_0_addr" [nw.c:47]   --->   Operation 295 'load' 'M_0_load' <Predicate = (!tmp_33)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4161> <RAM>
ST_36 : Operation 296 [1/1] (0.00ns)   --->   "%M_1_addr_4 = getelementptr i64 %M_1, i64 0, i64 %zext_ln47_4" [nw.c:47]   --->   Operation 296 'getelementptr' 'M_1_addr_4' <Predicate = (tmp_33)> <Delay = 0.00>
ST_36 : Operation 297 [2/2] (2.26ns)   --->   "%M_1_load_4 = load i13 %M_1_addr_4" [nw.c:47]   --->   Operation 297 'load' 'M_1_load_4' <Predicate = (tmp_33)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4161> <RAM>
ST_36 : Operation 298 [1/1] (0.00ns)   --->   "%ptr_addr = getelementptr i16 %ptr, i64 0, i64 %zext_ln47_1" [nw.c:49]   --->   Operation 298 'getelementptr' 'ptr_addr' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 299 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 299 'load' 'reuse_addr_reg_load' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 300 [2/2] (2.26ns)   --->   "%ptr_load = load i14 %ptr_addr" [nw.c:49]   --->   Operation 300 'load' 'ptr_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8321> <RAM>
ST_36 : Operation 301 [1/1] (1.40ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln47_1" [nw.c:47]   --->   Operation 301 'icmp' 'addr_cmp' <Predicate = true> <Delay = 1.40> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 302 [1/1] (0.84ns)   --->   "%store_ln47 = store i64 %zext_ln47_1, i64 %reuse_addr_reg" [nw.c:47]   --->   Operation 302 'store' 'store_ln47' <Predicate = true> <Delay = 0.84>

State 37 <SV = 36> <Delay = 3.19>
ST_37 : Operation 303 [1/1] (0.00ns)   --->   "%zext_ln42_7 = zext i6 %shl_ln2" [nw.c:42]   --->   Operation 303 'zext' 'zext_ln42_7' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 304 [1/1] (2.35ns)   --->   "%lshr_ln42_2 = lshr i64 %M_1_load_2, i64 %zext_ln42_7" [nw.c:42]   --->   Operation 304 'lshr' 'lshr_ln42_2' <Predicate = true> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 305 [1/1] (0.00ns)   --->   "%trunc_ln42_4 = trunc i64 %lshr_ln42_2" [nw.c:42]   --->   Operation 305 'trunc' 'trunc_ln42_4' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 306 [1/1] (0.84ns)   --->   "%tmp_11 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i2, i32 %trunc_ln42_3, i32 %trunc_ln42_4, i2 %tmp_29" [nw.c:42]   --->   Operation 306 'mux' 'tmp_11' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 307 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln43_1 = mul i29 %zext_ln43_5, i29 32257" [nw.c:43]   --->   Operation 307 'mul' 'mul_ln43_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 308 [1/1] (0.00ns)   --->   "%tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln43_1, i32 27" [nw.c:43]   --->   Operation 308 'bitselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 309 [1/2] (2.26ns)   --->   "%M_0_load_4 = load i13 %M_0_addr_4" [nw.c:43]   --->   Operation 309 'load' 'M_0_load_4' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4161> <RAM>
ST_37 : Operation 310 [1/2] (2.26ns)   --->   "%M_1_load_3 = load i13 %M_1_addr_3" [nw.c:43]   --->   Operation 310 'load' 'M_1_load_3' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4161> <RAM>
ST_37 : Operation 311 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln47_1 = mul i29 %zext_ln47_8, i29 32257" [nw.c:47]   --->   Operation 311 'mul' 'mul_ln47_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 312 [1/1] (0.00ns)   --->   "%tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %mul_ln47_1, i32 27" [nw.c:47]   --->   Operation 312 'bitselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 313 [1/2] (2.26ns)   --->   "%M_0_load = load i13 %M_0_addr" [nw.c:47]   --->   Operation 313 'load' 'M_0_load' <Predicate = (!tmp_33)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4161> <RAM>
ST_37 : Operation 314 [1/2] (2.26ns)   --->   "%M_1_load_4 = load i13 %M_1_addr_4" [nw.c:47]   --->   Operation 314 'load' 'M_1_load_4' <Predicate = (tmp_33)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4161> <RAM>
ST_37 : Operation 315 [1/2] (2.26ns)   --->   "%ptr_load = load i14 %ptr_addr" [nw.c:49]   --->   Operation 315 'load' 'ptr_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8321> <RAM>

State 38 <SV = 37> <Delay = 7.01>
ST_38 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln32)   --->   "%zext_ln32_7 = zext i4 %p_cast21_read" [nw.c:32]   --->   Operation 316 'zext' 'zext_ln32_7' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln32)   --->   "%lshr_ln32_4 = lshr i16 %SEQB_load_read, i16 %zext_ln32_7" [nw.c:32]   --->   Operation 317 'lshr' 'lshr_ln32_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln32)   --->   "%trunc_ln32_10 = trunc i16 %lshr_ln32_4" [nw.c:32]   --->   Operation 318 'trunc' 'trunc_ln32_10' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 319 [1/1] (2.00ns) (out node of the LUT)   --->   "%icmp_ln32 = icmp_eq  i8 %tmp_5, i8 %trunc_ln32_10" [nw.c:32]   --->   Operation 319 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 2.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node up_left)   --->   "%select_ln39 = select i1 %icmp_ln32, i32 1, i32 4294967295" [nw.c:39]   --->   Operation 320 'select' 'select_ln39' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 321 [1/1] (2.55ns) (out node of the LUT)   --->   "%up_left = add i32 %tmp_9, i32 %select_ln39" [nw.c:41]   --->   Operation 321 'add' 'up_left' <Predicate = true> <Delay = 2.55> <CoreInst = "AddSub_DSP">   --->   Core 2 'AddSub_DSP' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 322 [1/1] (0.00ns)   --->   "%specfucore_ln17 = specfucore void @_ssdm_op_SpecFUCore, i32 %up_left, i64 8, i64 3, i64 18446744073709551615" [nw.c:17]   --->   Operation 322 'specfucore' 'specfucore_ln17' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 323 [1/1] (2.55ns)   --->   "%up = add i32 %tmp_11, i32 4294967295" [nw.c:42]   --->   Operation 323 'add' 'up' <Predicate = true> <Delay = 2.55> <CoreInst = "AddSub_DSP">   --->   Core 2 'AddSub_DSP' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 324 [1/1] (0.00ns)   --->   "%specfucore_ln17 = specfucore void @_ssdm_op_SpecFUCore, i32 %up, i64 8, i64 3, i64 18446744073709551615" [nw.c:17]   --->   Operation 324 'specfucore' 'specfucore_ln17' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 325 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %tmp_32, i5 0" [nw.c:43]   --->   Operation 325 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 326 [1/1] (0.00ns)   --->   "%zext_ln43_6 = zext i6 %shl_ln3" [nw.c:43]   --->   Operation 326 'zext' 'zext_ln43_6' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 327 [1/1] (2.35ns)   --->   "%lshr_ln43 = lshr i64 %M_0_load_4, i64 %zext_ln43_6" [nw.c:43]   --->   Operation 327 'lshr' 'lshr_ln43' <Predicate = true> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 328 [1/1] (0.00ns)   --->   "%trunc_ln43_3 = trunc i64 %lshr_ln43" [nw.c:43]   --->   Operation 328 'trunc' 'trunc_ln43_3' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 329 [1/1] (0.00ns)   --->   "%zext_ln43_7 = zext i6 %shl_ln3" [nw.c:43]   --->   Operation 329 'zext' 'zext_ln43_7' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 330 [1/1] (2.35ns)   --->   "%lshr_ln43_2 = lshr i64 %M_1_load_3, i64 %zext_ln43_7" [nw.c:43]   --->   Operation 330 'lshr' 'lshr_ln43_2' <Predicate = true> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 331 [1/1] (0.00ns)   --->   "%trunc_ln43_4 = trunc i64 %lshr_ln43_2" [nw.c:43]   --->   Operation 331 'trunc' 'trunc_ln43_4' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 332 [1/1] (0.84ns)   --->   "%tmp_14 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i2, i32 %trunc_ln43_3, i32 %trunc_ln43_4, i2 %tmp_31" [nw.c:43]   --->   Operation 332 'mux' 'tmp_14' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 333 [1/1] (2.55ns)   --->   "%left = add i32 %tmp_14, i32 4294967295" [nw.c:43]   --->   Operation 333 'add' 'left' <Predicate = true> <Delay = 2.55> <CoreInst = "AddSub_DSP">   --->   Core 2 'AddSub_DSP' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 334 [1/1] (0.00ns)   --->   "%specfucore_ln17 = specfucore void @_ssdm_op_SpecFUCore, i32 %left, i64 8, i64 3, i64 18446744073709551615" [nw.c:17]   --->   Operation 334 'specfucore' 'specfucore_ln17' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 335 [1/1] (1.26ns)   --->   "%icmp_ln45 = icmp_sgt  i32 %up, i32 %left" [nw.c:45]   --->   Operation 335 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 7.19>
ST_39 : Operation 336 [1/1] (0.00ns)   --->   "%specpipeline_ln10 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 1, i32 0, i32 0, void @empty_13" [/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/nw/nw/dir_test.tcl:10]   --->   Operation 336 'specpipeline' 'specpipeline_ln10' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 337 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [nw.c:19]   --->   Operation 337 'specloopname' 'specloopname_ln19' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 338 [1/1] (0.00ns)   --->   "%rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_8" [nw.c:39]   --->   Operation 338 'specregionbegin' 'rbegin3' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 339 [1/1] (0.00ns)   --->   "%rend19 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_8, i32 %rbegin3" [nw.c:41]   --->   Operation 339 'specregionend' 'rend19' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 340 [1/1] (0.00ns)   --->   "%rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1" [nw.c:41]   --->   Operation 340 'specregionbegin' 'rbegin5' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 341 [1/1] (0.00ns)   --->   "%rend17 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1, i32 %rbegin5" [nw.c:42]   --->   Operation 341 'specregionend' 'rend17' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 342 [1/1] (0.00ns)   --->   "%rbegin7 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty" [nw.c:42]   --->   Operation 342 'specregionbegin' 'rbegin7' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 343 [1/1] (0.00ns)   --->   "%rend15 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin7" [nw.c:43]   --->   Operation 343 'specregionend' 'rend15' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 344 [1/1] (0.87ns)   --->   "%select_ln45 = select i1 %icmp_ln45, i32 %up, i32 %left" [nw.c:45]   --->   Operation 344 'select' 'select_ln45' <Predicate = true> <Delay = 0.87> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 345 [1/1] (1.26ns)   --->   "%icmp_ln45_1 = icmp_sgt  i32 %up_left, i32 %select_ln45" [nw.c:45]   --->   Operation 345 'icmp' 'icmp_ln45_1' <Predicate = true> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 346 [1/1] (0.87ns)   --->   "%max = select i1 %icmp_ln45_1, i32 %up_left, i32 %select_ln45" [nw.c:45]   --->   Operation 346 'select' 'max' <Predicate = true> <Delay = 0.87> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 347 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %tmp_34, i5 0" [nw.c:47]   --->   Operation 347 'bitconcatenate' 'shl_ln4' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 348 [1/1] (0.00ns)   --->   "%zext_ln47_11 = zext i6 %shl_ln4" [nw.c:47]   --->   Operation 348 'zext' 'zext_ln47_11' <Predicate = (!tmp_33)> <Delay = 0.00>
ST_39 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node or_ln47_2)   --->   "%shl_ln47_6 = shl i64 4294967295, i64 %zext_ln47_11" [nw.c:47]   --->   Operation 349 'shl' 'shl_ln47_6' <Predicate = (!tmp_33)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node or_ln47_2)   --->   "%xor_ln47_2 = xor i64 %shl_ln47_6, i64 18446744073709551615" [nw.c:47]   --->   Operation 350 'xor' 'xor_ln47_2' <Predicate = (!tmp_33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node or_ln47_2)   --->   "%and_ln47_2 = and i64 %M_0_load, i64 %xor_ln47_2" [nw.c:47]   --->   Operation 351 'and' 'and_ln47_2' <Predicate = (!tmp_33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node or_ln47_2)   --->   "%zext_ln47_12 = zext i32 %max" [nw.c:47]   --->   Operation 352 'zext' 'zext_ln47_12' <Predicate = (!tmp_33)> <Delay = 0.00>
ST_39 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node or_ln47_2)   --->   "%shl_ln47_7 = shl i64 %zext_ln47_12, i64 %zext_ln47_11" [nw.c:47]   --->   Operation 353 'shl' 'shl_ln47_7' <Predicate = (!tmp_33)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 354 [1/1] (1.93ns) (out node of the LUT)   --->   "%or_ln47_2 = or i64 %and_ln47_2, i64 %shl_ln47_7" [nw.c:47]   --->   Operation 354 'or' 'or_ln47_2' <Predicate = (!tmp_33)> <Delay = 1.93> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 355 [1/1] (2.26ns)   --->   "%store_ln47 = store i64 %or_ln47_2, i13 %M_0_addr" [nw.c:47]   --->   Operation 355 'store' 'store_ln47' <Predicate = (!tmp_33)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4161> <RAM>
ST_39 : Operation 356 [1/1] (0.00ns)   --->   "%br_ln47 = br void %arrayidx568.exit_ifconv" [nw.c:47]   --->   Operation 356 'br' 'br_ln47' <Predicate = (!tmp_33)> <Delay = 0.00>
ST_39 : Operation 357 [1/1] (0.00ns)   --->   "%zext_ln47_9 = zext i6 %shl_ln4" [nw.c:47]   --->   Operation 357 'zext' 'zext_ln47_9' <Predicate = (tmp_33)> <Delay = 0.00>
ST_39 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node or_ln47)   --->   "%shl_ln47 = shl i64 4294967295, i64 %zext_ln47_9" [nw.c:47]   --->   Operation 358 'shl' 'shl_ln47' <Predicate = (tmp_33)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node or_ln47)   --->   "%xor_ln47 = xor i64 %shl_ln47, i64 18446744073709551615" [nw.c:47]   --->   Operation 359 'xor' 'xor_ln47' <Predicate = (tmp_33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node or_ln47)   --->   "%and_ln47 = and i64 %M_1_load_4, i64 %xor_ln47" [nw.c:47]   --->   Operation 360 'and' 'and_ln47' <Predicate = (tmp_33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node or_ln47)   --->   "%zext_ln47_10 = zext i32 %max" [nw.c:47]   --->   Operation 361 'zext' 'zext_ln47_10' <Predicate = (tmp_33)> <Delay = 0.00>
ST_39 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node or_ln47)   --->   "%shl_ln47_5 = shl i64 %zext_ln47_10, i64 %zext_ln47_9" [nw.c:47]   --->   Operation 362 'shl' 'shl_ln47_5' <Predicate = (tmp_33)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 363 [1/1] (1.93ns) (out node of the LUT)   --->   "%or_ln47 = or i64 %and_ln47, i64 %shl_ln47_5" [nw.c:47]   --->   Operation 363 'or' 'or_ln47' <Predicate = (tmp_33)> <Delay = 1.93> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 364 [1/1] (2.26ns)   --->   "%store_ln47 = store i64 %or_ln47, i13 %M_1_addr_4" [nw.c:47]   --->   Operation 364 'store' 'store_ln47' <Predicate = (tmp_33)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4161> <RAM>
ST_39 : Operation 365 [1/1] (0.00ns)   --->   "%br_ln47 = br void %arrayidx568.exit_ifconv" [nw.c:47]   --->   Operation 365 'br' 'br_ln47' <Predicate = (tmp_33)> <Delay = 0.00>
ST_39 : Operation 366 [1/1] (1.26ns)   --->   "%icmp_ln48 = icmp_eq  i32 %left, i32 %max" [nw.c:48]   --->   Operation 366 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 367 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %tmp_33, i3 0" [nw.c:51]   --->   Operation 367 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 368 [1/1] (1.26ns)   --->   "%icmp_ln50 = icmp_eq  i32 %max, i32 %up" [nw.c:50]   --->   Operation 368 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node and_ln50)   --->   "%xor_ln48 = xor i1 %icmp_ln48, i1 1" [nw.c:48]   --->   Operation 369 'xor' 'xor_ln48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 370 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln50 = and i1 %icmp_ln50, i1 %xor_ln48" [nw.c:50]   --->   Operation 370 'and' 'and_ln50' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node shl_ln50_2)   --->   "%select_ln50 = select i1 %and_ln50, i7 94, i7 60" [nw.c:50]   --->   Operation 371 'select' 'select_ln50' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node shl_ln50_2)   --->   "%or_ln50 = or i1 %and_ln50, i1 %icmp_ln48" [nw.c:50]   --->   Operation 372 'or' 'or_ln50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node shl_ln50_2)   --->   "%select_ln50_1 = select i1 %or_ln50, i7 %select_ln50, i7 92" [nw.c:50]   --->   Operation 373 'select' 'select_ln50_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 374 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i4 %shl_ln" [nw.c:50]   --->   Operation 374 'zext' 'zext_ln50' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node shl_ln50_2)   --->   "%zext_ln50_2 = zext i7 %select_ln50_1" [nw.c:50]   --->   Operation 375 'zext' 'zext_ln50_2' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 376 [1/1] (1.58ns) (out node of the LUT)   --->   "%shl_ln50_2 = shl i16 %zext_ln50_2, i16 %zext_ln50" [nw.c:50]   --->   Operation 376 'shl' 'shl_ln50_2' <Predicate = true> <Delay = 1.58> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 3.94>
ST_40 : Operation 377 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i16 %reuse_reg"   --->   Operation 377 'load' 'reuse_reg_load' <Predicate = (addr_cmp)> <Delay = 0.00>
ST_40 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node or_ln50_2)   --->   "%reuse_select = select i1 %addr_cmp, i16 %reuse_reg_load, i16 %ptr_load" [nw.c:47]   --->   Operation 378 'select' 'reuse_select' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node or_ln50_2)   --->   "%shl_ln50 = shl i16 255, i16 %zext_ln50" [nw.c:50]   --->   Operation 379 'shl' 'shl_ln50' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node or_ln50_2)   --->   "%xor_ln50 = xor i16 %shl_ln50, i16 65535" [nw.c:50]   --->   Operation 380 'xor' 'xor_ln50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node or_ln50_2)   --->   "%and_ln50_2 = and i16 %reuse_select, i16 %xor_ln50" [nw.c:50]   --->   Operation 381 'and' 'and_ln50_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 382 [1/1] (1.67ns) (out node of the LUT)   --->   "%or_ln50_2 = or i16 %and_ln50_2, i16 %shl_ln50_2" [nw.c:50]   --->   Operation 382 'or' 'or_ln50_2' <Predicate = true> <Delay = 1.67> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 383 [1/1] (2.26ns)   --->   "%store_ln49 = store i16 %or_ln50_2, i14 %ptr_addr" [nw.c:49]   --->   Operation 383 'store' 'store_ln49' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8321> <RAM>
ST_40 : Operation 384 [1/1] (0.84ns)   --->   "%store_ln50 = store i16 %or_ln50_2, i16 %reuse_reg" [nw.c:50]   --->   Operation 384 'store' 'store_ln50' <Predicate = true> <Delay = 0.84>
ST_40 : Operation 385 [1/1] (0.00ns)   --->   "%br_ln31 = br void %for.body16" [nw.c:31]   --->   Operation 385 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.54ns
The critical path consists of the following:
	'alloca' operation ('a_idx') [12]  (0 ns)
	'load' operation ('a_idx', nw.c:32) on local variable 'a_idx' [28]  (0 ns)
	'add' operation ('add_ln32', nw.c:32) [39]  (1.36 ns)
	'add' operation ('add_ln43', nw.c:43) [123]  (1.32 ns)
	'urem' operation ('urem_ln43', nw.c:43) [127]  (1.87 ns)

 <State 2>: 5.11ns
The critical path consists of the following:
	'add' operation ('add_ln41', nw.c:41) [65]  (1.32 ns)
	'add' operation ('add_ln41_1', nw.c:41) [71]  (1.32 ns)
	'select' operation ('select_ln41', nw.c:41) [72]  (0.656 ns)
	'urem' operation ('urem_ln41', nw.c:41) [77]  (1.81 ns)

 <State 3>: 1.87ns
The critical path consists of the following:
	'urem' operation ('urem_ln43', nw.c:43) [127]  (1.87 ns)

 <State 4>: 1.87ns
The critical path consists of the following:
	'urem' operation ('urem_ln43', nw.c:43) [127]  (1.87 ns)

 <State 5>: 2.2ns
The critical path consists of the following:
	'add' operation ('add_ln31', nw.c:31) [216]  (1.36 ns)
	'store' operation ('store_ln31', nw.c:31) of variable 'add_ln31', nw.c:31 on local variable 'a_idx' [217]  (0.844 ns)

 <State 6>: 1.87ns
The critical path consists of the following:
	'urem' operation ('urem_ln43', nw.c:43) [127]  (1.87 ns)

 <State 7>: 1.87ns
The critical path consists of the following:
	'urem' operation ('urem_ln43', nw.c:43) [127]  (1.87 ns)

 <State 8>: 1.87ns
The critical path consists of the following:
	'urem' operation ('urem_ln43', nw.c:43) [127]  (1.87 ns)

 <State 9>: 1.87ns
The critical path consists of the following:
	'urem' operation ('urem_ln43', nw.c:43) [127]  (1.87 ns)

 <State 10>: 1.87ns
The critical path consists of the following:
	'urem' operation ('urem_ln43', nw.c:43) [127]  (1.87 ns)

 <State 11>: 1.87ns
The critical path consists of the following:
	'urem' operation ('urem_ln43', nw.c:43) [127]  (1.87 ns)

 <State 12>: 1.87ns
The critical path consists of the following:
	'urem' operation ('urem_ln43', nw.c:43) [127]  (1.87 ns)

 <State 13>: 1.87ns
The critical path consists of the following:
	'urem' operation ('urem_ln43', nw.c:43) [127]  (1.87 ns)

 <State 14>: 1.87ns
The critical path consists of the following:
	'urem' operation ('urem_ln43', nw.c:43) [127]  (1.87 ns)

 <State 15>: 1.87ns
The critical path consists of the following:
	'urem' operation ('urem_ln43', nw.c:43) [127]  (1.87 ns)

 <State 16>: 1.87ns
The critical path consists of the following:
	'urem' operation ('urem_ln43', nw.c:43) [127]  (1.87 ns)

 <State 17>: 1.87ns
The critical path consists of the following:
	'urem' operation ('urem_ln43', nw.c:43) [127]  (1.87 ns)

 <State 18>: 1.87ns
The critical path consists of the following:
	'urem' operation ('urem_ln43', nw.c:43) [127]  (1.87 ns)

 <State 19>: 3.68ns
The critical path consists of the following:
	'urem' operation ('urem_ln43', nw.c:43) [127]  (1.87 ns)
	'urem' operation ('urem_ln43_1', nw.c:43) [133]  (1.81 ns)

 <State 20>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln43_1', nw.c:43) [133]  (1.81 ns)

 <State 21>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln43_1', nw.c:43) [133]  (1.81 ns)

 <State 22>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln43_1', nw.c:43) [133]  (1.81 ns)

 <State 23>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln43_1', nw.c:43) [133]  (1.81 ns)

 <State 24>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln43_1', nw.c:43) [133]  (1.81 ns)

 <State 25>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln43_1', nw.c:43) [133]  (1.81 ns)

 <State 26>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln43_1', nw.c:43) [133]  (1.81 ns)

 <State 27>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln43_1', nw.c:43) [133]  (1.81 ns)

 <State 28>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln43_1', nw.c:43) [133]  (1.81 ns)

 <State 29>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln43_1', nw.c:43) [133]  (1.81 ns)

 <State 30>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln43_1', nw.c:43) [133]  (1.81 ns)

 <State 31>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln43_1', nw.c:43) [133]  (1.81 ns)

 <State 32>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln43_1', nw.c:43) [133]  (1.81 ns)

 <State 33>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln43_1', nw.c:43) [133]  (1.81 ns)

 <State 34>: 1.81ns
The critical path consists of the following:
	'urem' operation ('urem_ln43_1', nw.c:43) [133]  (1.81 ns)

 <State 35>: 2.27ns
The critical path consists of the following:
	'getelementptr' operation ('M_0_addr_2', nw.c:41) [79]  (0 ns)
	'load' operation ('M_0_load_2', nw.c:41) on array 'M_0' [80]  (2.27 ns)

 <State 36>: 5.46ns
The critical path consists of the following:
	'load' operation ('M_0_load_2', nw.c:41) on array 'M_0' [80]  (2.27 ns)
	'lshr' operation ('lshr_ln41', nw.c:41) [82]  (2.35 ns)
	'mux' operation ('tmp_9', nw.c:41) [89]  (0.844 ns)

 <State 37>: 3.2ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln42_2', nw.c:42) [116]  (2.35 ns)
	'mux' operation ('tmp_11', nw.c:42) [118]  (0.844 ns)

 <State 38>: 7.01ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln43', nw.c:43) [138]  (2.35 ns)
	'mux' operation ('tmp_14', nw.c:43) [145]  (0.844 ns)
	'add' operation ('left', nw.c:43) [146]  (2.55 ns)
	'icmp' operation ('icmp_ln45', nw.c:45) [149]  (1.26 ns)

 <State 39>: 7.2ns
The critical path consists of the following:
	'select' operation ('select_ln45', nw.c:45) [150]  (0.87 ns)
	'icmp' operation ('icmp_ln45_1', nw.c:45) [151]  (1.26 ns)
	'select' operation ('max', nw.c:45) [152]  (0.87 ns)
	'shl' operation ('shl_ln47_7', nw.c:47) [175]  (0 ns)
	'or' operation ('or_ln47_2', nw.c:47) [176]  (1.93 ns)
	'store' operation ('store_ln47', nw.c:47) of variable 'or_ln47_2', nw.c:47 on array 'M_0' [177]  (2.27 ns)

 <State 40>: 3.94ns
The critical path consists of the following:
	'load' operation ('reuse_reg_load') on local variable 'reuse_reg' [195]  (0 ns)
	'select' operation ('reuse_select', nw.c:47) [199]  (0 ns)
	'and' operation ('and_ln50_2', nw.c:50) [209]  (0 ns)
	'or' operation ('or_ln50_2', nw.c:50) [212]  (1.68 ns)
	'store' operation ('store_ln49', nw.c:49) of variable 'or_ln50_2', nw.c:50 on array 'ptr' [213]  (2.27 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
