<module name="VPAC_CTSET2_WRAP_CFG_CTSET2_CFG" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTSETID" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTSETID" offset="0x0" width="32" description="">
		<bitfield id="SCHEME" width="2" begin="31" end="30" resetval="0x1" description=" Used to distinguish between old Scheme and current" range="31 - 30" rwaccess="R"/> 
		<bitfield id="BU" width="2" begin="29" end="28" resetval="0x2" description=" The value 10b designates this as Processor Business Unit IP" range="29 - 28" rwaccess="R"/> 
		<bitfield id="FUNCTION" width="12" begin="27" end="16" resetval="0x640" description=" Function : Indicates a Debug IP (0x2nn) and 0x80 is the identifier for CT-SET" range="27 - 16" rwaccess="R"/> 
		<bitfield id="RTL_VERSION" width="5" begin="15" end="11" resetval="0x0" description=" This field changes on bug fix, and resets to '0' when either Minor Revision or Major Revision field changes" range="15 - 11" rwaccess="R"/> 
		<bitfield id="MAJOR_REV" width="3" begin="10" end="8" resetval="0x2" description=" Major Revision. This field changes when there is a major feature change." range="10 - 8" rwaccess="R"/> 
		<bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description=" Indicates a special version for a particular device. 0 if non-custom" range="7 - 6" rwaccess="R"/> 
		<bitfield id="MINOR_REV" width="6" begin="5" end="0" resetval="0x0" description=" Minor Revision. This field changes when features are scaled up or down" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTSETSYSCFG" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTSETSYSCFG" offset="0x10" width="32" description="">
		<bitfield id="RESERVED1" width="28" begin="31" end="4" resetval="0x0" description=" Reserved, returns 0" range="31 - 4" rwaccess="R"/> 
		<bitfield id="IDLEMODE" width="2" begin="3" end="2" resetval="0x2" description=" Sets the Idle Mode for CTSET (0=Force Idle, 1=No Idle, 2=Smart Idle, 3= Smart Idle wakeup)" range="3 - 2" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0x0" description=" Reserved, returns 0" range="1" rwaccess="R"/> 
		<bitfield id="SOFTRESET" width="1" begin="0" end="0" resetval="0x0" description=" This will reset entire CTSET, except the registers and the CFG interface. This bit is automatically cleared by hardware. Reads always return 0" range="0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_SETSTR" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_SETSTR" offset="0x14" width="32" description="">
		<bitfield id="RESERVED1" width="23" begin="31" end="9" resetval="0x0" description=" Reserved, returns 0" range="31 - 9" rwaccess="R"/> 
		<bitfield id="HWFIFOEMPTY" width="1" begin="8" end="8" resetval="0x1" description=" System Event Trace FIFO status, 1 is empty, 0 means captured data not yet exported" range="8" rwaccess="R"/> 
		<bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x0" description=" Reserved, returns 0" range="7 - 1" rwaccess="R"/> 
		<bitfield id="RESETDONE" width="1" begin="0" end="0" resetval="0x1" description=" Reset status, 0 means reset ongoing, 1 indicates completed" range="0" rwaccess="R"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_DBGTIMELOW" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_DBGTIMELOW" offset="0x18" width="32" description="">
		<bitfield id="DBGTIME" width="32" begin="31" end="0" resetval="0x0" description="debug time" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_DBGTIMEHI" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_DBGTIMEHI" offset="0x1C" width="32" description="">
		<bitfield id="DBGTIME" width="32" begin="31" end="0" resetval="0x0" description="debug time" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTSETCFG" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTSETCFG" offset="0x24" width="32" description="">
		<bitfield id="CLAIM" width="4" begin="31" end="28" resetval="0x2" description=" Claim control and status. To program any bits other than 31 : 28, CTSET ownership must be claimed using bits 31 : 28." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="RESERVED2" width="20" begin="27" end="8" resetval="0x0" description=" Reserved, returns 0" range="27 - 8" rwaccess="R"/> 
		<bitfield id="SYSEVENTCAPTEN" width="1" begin="7" end="7" resetval="0x0" description=" When 1 the System event capture is enabled" range="7" rwaccess="R/W"/> 
		<bitfield id="RESERVED1" width="2" begin="6" end="5" resetval="0x0" description=" Reserved, returns 0" range="6 - 5" rwaccess="R"/> 
		<bitfield id="EVENTLEVEL" width="1" begin="4" end="4" resetval="0x1" description=" 0 enables low level event detection, 1 enables high level event detection" range="4" rwaccess="R/W"/> 
		<bitfield id="MSGMODE" width="1" begin="3" end="3" resetval="0x0" description=" Message generated based on event detection, 0 is sampling window, 1 is event detection" range="3" rwaccess="R/W"/> 
		<bitfield id="STOPCAPT" width="1" begin="2" end="2" resetval="0x0" description=" Stop capturing system events from external trigger detection" range="2" rwaccess="R/W"/> 
		<bitfield id="STARTCAPT" width="1" begin="1" end="1" resetval="0x0" description=" Start capturing system events from external trigger detection" range="1" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description=" Reserved, returns 0" range="0" rwaccess="R"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_SETSPLREG" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_SETSPLREG" offset="0x28" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description=" Reserved, returns 0" range="31 - 8" rwaccess="R"/> 
		<bitfield id="WINDOWSIZE" width="8" begin="7" end="0" resetval="0x0" description=" System events sampling window size expressed as CTSET cycles" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_SETEVTENBL1" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_SETEVTENBL1" offset="0x30" width="32" description="">
		<bitfield id="EVENT32DETEN" width="1" begin="31" end="31" resetval="0x0" description=" Event(32) Detection Enable" range="31" rwaccess="R/W"/> 
		<bitfield id="EVENT31DETEN" width="1" begin="30" end="30" resetval="0x0" description=" Event(31) Detection Enable" range="30" rwaccess="R/W"/> 
		<bitfield id="EVENT30DETEN" width="1" begin="29" end="29" resetval="0x0" description=" Event(30) Detection Enable" range="29" rwaccess="R/W"/> 
		<bitfield id="EVENT29DETEN" width="1" begin="28" end="28" resetval="0x0" description=" Event(29) Detection Enable" range="28" rwaccess="R/W"/> 
		<bitfield id="EVENT28DETEN" width="1" begin="27" end="27" resetval="0x0" description=" Event(28) Detection Enable" range="27" rwaccess="R/W"/> 
		<bitfield id="EVENT27DETEN" width="1" begin="26" end="26" resetval="0x0" description=" Event(27) Detection Enable" range="26" rwaccess="R/W"/> 
		<bitfield id="EVENT26DETEN" width="1" begin="25" end="25" resetval="0x0" description=" Event(26) Detection Enable" range="25" rwaccess="R/W"/> 
		<bitfield id="EVENT25DETEN" width="1" begin="24" end="24" resetval="0x0" description=" Event(25) Detection Enable" range="24" rwaccess="R/W"/> 
		<bitfield id="EVENT24DETEN" width="1" begin="23" end="23" resetval="0x0" description=" Event(24) Detection Enable" range="23" rwaccess="R/W"/> 
		<bitfield id="EVENT23DETEN" width="1" begin="22" end="22" resetval="0x0" description=" Event(23) Detection Enable" range="22" rwaccess="R/W"/> 
		<bitfield id="EVENT22DETEN" width="1" begin="21" end="21" resetval="0x0" description=" Event(22) Detection Enable" range="21" rwaccess="R/W"/> 
		<bitfield id="EVENT21DETEN" width="1" begin="20" end="20" resetval="0x0" description=" Event(21) Detection Enable" range="20" rwaccess="R/W"/> 
		<bitfield id="EVENT20DETEN" width="1" begin="19" end="19" resetval="0x0" description=" Event(20) Detection Enable" range="19" rwaccess="R/W"/> 
		<bitfield id="EVENT19DETEN" width="1" begin="18" end="18" resetval="0x0" description=" Event(19) Detection Enable" range="18" rwaccess="R/W"/> 
		<bitfield id="EVENT18DETEN" width="1" begin="17" end="17" resetval="0x0" description=" Event(18) Detection Enable" range="17" rwaccess="R/W"/> 
		<bitfield id="EVENT17DETEN" width="1" begin="16" end="16" resetval="0x0" description=" Event(17) Detection Enable" range="16" rwaccess="R/W"/> 
		<bitfield id="EVENT16DETEN" width="1" begin="15" end="15" resetval="0x0" description=" Event(16) Detection Enable" range="15" rwaccess="R/W"/> 
		<bitfield id="EVENT15DETEN" width="1" begin="14" end="14" resetval="0x0" description=" Event(15) Detection Enable" range="14" rwaccess="R/W"/> 
		<bitfield id="EVENT14DETEN" width="1" begin="13" end="13" resetval="0x0" description=" Event(14) Detection Enable" range="13" rwaccess="R/W"/> 
		<bitfield id="EVENT13DETEN" width="1" begin="12" end="12" resetval="0x0" description=" Event(13) Detection Enable" range="12" rwaccess="R/W"/> 
		<bitfield id="EVENT12DETEN" width="1" begin="11" end="11" resetval="0x0" description=" Event(12) Detection Enable" range="11" rwaccess="R/W"/> 
		<bitfield id="EVENT11DETEN" width="1" begin="10" end="10" resetval="0x0" description=" Event(11) Detection Enable" range="10" rwaccess="R/W"/> 
		<bitfield id="EVENT10DETEN" width="1" begin="9" end="9" resetval="0x0" description=" Event(10) Detection Enable" range="9" rwaccess="R/W"/> 
		<bitfield id="EVENT9DETEN" width="1" begin="8" end="8" resetval="0x0" description=" Event(9) Detection Enable" range="8" rwaccess="R/W"/> 
		<bitfield id="EVENT8DETEN" width="1" begin="7" end="7" resetval="0x0" description=" Event(8) Detection Enable" range="7" rwaccess="R/W"/> 
		<bitfield id="EVENT7DETEN" width="1" begin="6" end="6" resetval="0x0" description=" Event(7) Detection Enable" range="6" rwaccess="R/W"/> 
		<bitfield id="EVENT6DETEN" width="1" begin="5" end="5" resetval="0x0" description=" Event(6) Detection Enable" range="5" rwaccess="R/W"/> 
		<bitfield id="EVENT5DETEN" width="1" begin="4" end="4" resetval="0x0" description=" Event(5) Detection Enable" range="4" rwaccess="R/W"/> 
		<bitfield id="EVENT4DETEN" width="1" begin="3" end="3" resetval="0x0" description=" Event(4) Detection Enable" range="3" rwaccess="R/W"/> 
		<bitfield id="EVENT3DETEN" width="1" begin="2" end="2" resetval="0x0" description=" Event(3) Detection Enable" range="2" rwaccess="R/W"/> 
		<bitfield id="EVENT2DETEN" width="1" begin="1" end="1" resetval="0x0" description=" Event(2) Detection Enable" range="1" rwaccess="R/W"/> 
		<bitfield id="EVENT1DETEN" width="1" begin="0" end="0" resetval="0x0" description=" Event(1) Detection Enable" range="0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_SETEVTENBL2" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_SETEVTENBL2" offset="0x34" width="32" description="">
		<bitfield id="EVENT64DETEN" width="1" begin="31" end="31" resetval="0x0" description=" Event(64) Detection Enable" range="31" rwaccess="R/W"/> 
		<bitfield id="EVENT63DETEN" width="1" begin="30" end="30" resetval="0x0" description=" Event(63) Detection Enable" range="30" rwaccess="R/W"/> 
		<bitfield id="EVENT62DETEN" width="1" begin="29" end="29" resetval="0x0" description=" Event(62) Detection Enable" range="29" rwaccess="R/W"/> 
		<bitfield id="EVENT61DETEN" width="1" begin="28" end="28" resetval="0x0" description=" Event(61) Detection Enable" range="28" rwaccess="R/W"/> 
		<bitfield id="EVENT60DETEN" width="1" begin="27" end="27" resetval="0x0" description=" Event(60) Detection Enable" range="27" rwaccess="R/W"/> 
		<bitfield id="EVENT59DETEN" width="1" begin="26" end="26" resetval="0x0" description=" Event(59) Detection Enable" range="26" rwaccess="R/W"/> 
		<bitfield id="EVENT58DETEN" width="1" begin="25" end="25" resetval="0x0" description=" Event(58) Detection Enable" range="25" rwaccess="R/W"/> 
		<bitfield id="EVENT57DETEN" width="1" begin="24" end="24" resetval="0x0" description=" Event(57) Detection Enable" range="24" rwaccess="R/W"/> 
		<bitfield id="EVENT56DETEN" width="1" begin="23" end="23" resetval="0x0" description=" Event(56) Detection Enable" range="23" rwaccess="R/W"/> 
		<bitfield id="EVENT55DETEN" width="1" begin="22" end="22" resetval="0x0" description=" Event(55) Detection Enable" range="22" rwaccess="R/W"/> 
		<bitfield id="EVENT54DETEN" width="1" begin="21" end="21" resetval="0x0" description=" Event(54) Detection Enable" range="21" rwaccess="R/W"/> 
		<bitfield id="EVENT53DETEN" width="1" begin="20" end="20" resetval="0x0" description=" Event(53) Detection Enable" range="20" rwaccess="R/W"/> 
		<bitfield id="EVENT52DETEN" width="1" begin="19" end="19" resetval="0x0" description=" Event(52) Detection Enable" range="19" rwaccess="R/W"/> 
		<bitfield id="EVENT51DETEN" width="1" begin="18" end="18" resetval="0x0" description=" Event(51) Detection Enable" range="18" rwaccess="R/W"/> 
		<bitfield id="EVENT50DETEN" width="1" begin="17" end="17" resetval="0x0" description=" Event(50) Detection Enable" range="17" rwaccess="R/W"/> 
		<bitfield id="EVENT49DETEN" width="1" begin="16" end="16" resetval="0x0" description=" Event(49) Detection Enable" range="16" rwaccess="R/W"/> 
		<bitfield id="EVENT48DETEN" width="1" begin="15" end="15" resetval="0x0" description=" Event(48) Detection Enable" range="15" rwaccess="R/W"/> 
		<bitfield id="EVENT47DETEN" width="1" begin="14" end="14" resetval="0x0" description=" Event(47) Detection Enable" range="14" rwaccess="R/W"/> 
		<bitfield id="EVENT46DETEN" width="1" begin="13" end="13" resetval="0x0" description=" Event(46) Detection Enable" range="13" rwaccess="R/W"/> 
		<bitfield id="EVENT45DETEN" width="1" begin="12" end="12" resetval="0x0" description=" Event(45) Detection Enable" range="12" rwaccess="R/W"/> 
		<bitfield id="EVENT44DETEN" width="1" begin="11" end="11" resetval="0x0" description=" Event(44) Detection Enable" range="11" rwaccess="R/W"/> 
		<bitfield id="EVENT43DETEN" width="1" begin="10" end="10" resetval="0x0" description=" Event(43) Detection Enable" range="10" rwaccess="R/W"/> 
		<bitfield id="EVENT42DETEN" width="1" begin="9" end="9" resetval="0x0" description=" Event(42) Detection Enable" range="9" rwaccess="R/W"/> 
		<bitfield id="EVENT41DETEN" width="1" begin="8" end="8" resetval="0x0" description=" Event(41) Detection Enable" range="8" rwaccess="R/W"/> 
		<bitfield id="EVENT40DETEN" width="1" begin="7" end="7" resetval="0x0" description=" Event(40) Detection Enable" range="7" rwaccess="R/W"/> 
		<bitfield id="EVENT39DETEN" width="1" begin="6" end="6" resetval="0x0" description=" Event(39) Detection Enable" range="6" rwaccess="R/W"/> 
		<bitfield id="EVENT38DETEN" width="1" begin="5" end="5" resetval="0x0" description=" Event(38) Detection Enable" range="5" rwaccess="R/W"/> 
		<bitfield id="EVENT37DETEN" width="1" begin="4" end="4" resetval="0x0" description=" Event(37) Detection Enable" range="4" rwaccess="R/W"/> 
		<bitfield id="EVENT36DETEN" width="1" begin="3" end="3" resetval="0x0" description=" Event(36) Detection Enable" range="3" rwaccess="R/W"/> 
		<bitfield id="EVENT35DETEN" width="1" begin="2" end="2" resetval="0x0" description=" Event(35) Detection Enable" range="2" rwaccess="R/W"/> 
		<bitfield id="EVENT34DETEN" width="1" begin="1" end="1" resetval="0x0" description=" Event(34) Detection Enable" range="1" rwaccess="R/W"/> 
		<bitfield id="EVENT33DETEN" width="1" begin="0" end="0" resetval="0x0" description=" Event(33) Detection Enable" range="0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_SETEVTENBL3" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_SETEVTENBL3" offset="0x38" width="32" description="">
		<bitfield id="EVENT96DETEN" width="1" begin="31" end="31" resetval="0x0" description=" Event(96) Detection Enable" range="31" rwaccess="R/W"/> 
		<bitfield id="EVENT95DETEN" width="1" begin="30" end="30" resetval="0x0" description=" Event(95) Detection Enable" range="30" rwaccess="R/W"/> 
		<bitfield id="EVENT94DETEN" width="1" begin="29" end="29" resetval="0x0" description=" Event(94) Detection Enable" range="29" rwaccess="R/W"/> 
		<bitfield id="EVENT93DETEN" width="1" begin="28" end="28" resetval="0x0" description=" Event(93) Detection Enable" range="28" rwaccess="R/W"/> 
		<bitfield id="EVENT92DETEN" width="1" begin="27" end="27" resetval="0x0" description=" Event(92) Detection Enable" range="27" rwaccess="R/W"/> 
		<bitfield id="EVENT91DETEN" width="1" begin="26" end="26" resetval="0x0" description=" Event(91) Detection Enable" range="26" rwaccess="R/W"/> 
		<bitfield id="EVENT90DETEN" width="1" begin="25" end="25" resetval="0x0" description=" Event(90) Detection Enable" range="25" rwaccess="R/W"/> 
		<bitfield id="EVENT89DETEN" width="1" begin="24" end="24" resetval="0x0" description=" Event(89) Detection Enable" range="24" rwaccess="R/W"/> 
		<bitfield id="EVENT88DETEN" width="1" begin="23" end="23" resetval="0x0" description=" Event(88) Detection Enable" range="23" rwaccess="R/W"/> 
		<bitfield id="EVENT87DETEN" width="1" begin="22" end="22" resetval="0x0" description=" Event(87) Detection Enable" range="22" rwaccess="R/W"/> 
		<bitfield id="EVENT86DETEN" width="1" begin="21" end="21" resetval="0x0" description=" Event(86) Detection Enable" range="21" rwaccess="R/W"/> 
		<bitfield id="EVENT85DETEN" width="1" begin="20" end="20" resetval="0x0" description=" Event(85) Detection Enable" range="20" rwaccess="R/W"/> 
		<bitfield id="EVENT84DETEN" width="1" begin="19" end="19" resetval="0x0" description=" Event(84) Detection Enable" range="19" rwaccess="R/W"/> 
		<bitfield id="EVENT83DETEN" width="1" begin="18" end="18" resetval="0x0" description=" Event(83) Detection Enable" range="18" rwaccess="R/W"/> 
		<bitfield id="EVENT82DETEN" width="1" begin="17" end="17" resetval="0x0" description=" Event(82) Detection Enable" range="17" rwaccess="R/W"/> 
		<bitfield id="EVENT81DETEN" width="1" begin="16" end="16" resetval="0x0" description=" Event(81) Detection Enable" range="16" rwaccess="R/W"/> 
		<bitfield id="EVENT80DETEN" width="1" begin="15" end="15" resetval="0x0" description=" Event(80) Detection Enable" range="15" rwaccess="R/W"/> 
		<bitfield id="EVENT79DETEN" width="1" begin="14" end="14" resetval="0x0" description=" Event(79) Detection Enable" range="14" rwaccess="R/W"/> 
		<bitfield id="EVENT78DETEN" width="1" begin="13" end="13" resetval="0x0" description=" Event(78) Detection Enable" range="13" rwaccess="R/W"/> 
		<bitfield id="EVENT77DETEN" width="1" begin="12" end="12" resetval="0x0" description=" Event(77) Detection Enable" range="12" rwaccess="R/W"/> 
		<bitfield id="EVENT76DETEN" width="1" begin="11" end="11" resetval="0x0" description=" Event(76) Detection Enable" range="11" rwaccess="R/W"/> 
		<bitfield id="EVENT75DETEN" width="1" begin="10" end="10" resetval="0x0" description=" Event(75) Detection Enable" range="10" rwaccess="R/W"/> 
		<bitfield id="EVENT74DETEN" width="1" begin="9" end="9" resetval="0x0" description=" Event(74) Detection Enable" range="9" rwaccess="R/W"/> 
		<bitfield id="EVENT73DETEN" width="1" begin="8" end="8" resetval="0x0" description=" Event(73) Detection Enable" range="8" rwaccess="R/W"/> 
		<bitfield id="EVENT72DETEN" width="1" begin="7" end="7" resetval="0x0" description=" Event(72) Detection Enable" range="7" rwaccess="R/W"/> 
		<bitfield id="EVENT71DETEN" width="1" begin="6" end="6" resetval="0x0" description=" Event(71) Detection Enable" range="6" rwaccess="R/W"/> 
		<bitfield id="EVENT70DETEN" width="1" begin="5" end="5" resetval="0x0" description=" Event(70) Detection Enable" range="5" rwaccess="R/W"/> 
		<bitfield id="EVENT69DETEN" width="1" begin="4" end="4" resetval="0x0" description=" Event(69) Detection Enable" range="4" rwaccess="R/W"/> 
		<bitfield id="EVENT68DETEN" width="1" begin="3" end="3" resetval="0x0" description=" Event(68) Detection Enable" range="3" rwaccess="R/W"/> 
		<bitfield id="EVENT67DETEN" width="1" begin="2" end="2" resetval="0x0" description=" Event(67) Detection Enable" range="2" rwaccess="R/W"/> 
		<bitfield id="EVENT66DETEN" width="1" begin="1" end="1" resetval="0x0" description=" Event(66) Detection Enable" range="1" rwaccess="R/W"/> 
		<bitfield id="EVENT65DETEN" width="1" begin="0" end="0" resetval="0x0" description=" Event(65) Detection Enable" range="0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_SETEVTENBL4" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_SETEVTENBL4" offset="0x3C" width="32" description="">
		<bitfield id="EVENT128DETEN" width="1" begin="31" end="31" resetval="0x0" description=" Event(128) Detection Enable" range="31" rwaccess="R/W"/> 
		<bitfield id="EVENT127DETEN" width="1" begin="30" end="30" resetval="0x0" description=" Event(127) Detection Enable" range="30" rwaccess="R/W"/> 
		<bitfield id="EVENT126DETEN" width="1" begin="29" end="29" resetval="0x0" description=" Event(126) Detection Enable" range="29" rwaccess="R/W"/> 
		<bitfield id="EVENT125DETEN" width="1" begin="28" end="28" resetval="0x0" description=" Event(125) Detection Enable" range="28" rwaccess="R/W"/> 
		<bitfield id="EVENT124DETEN" width="1" begin="27" end="27" resetval="0x0" description=" Event(124) Detection Enable" range="27" rwaccess="R/W"/> 
		<bitfield id="EVENT123DETEN" width="1" begin="26" end="26" resetval="0x0" description=" Event(123) Detection Enable" range="26" rwaccess="R/W"/> 
		<bitfield id="EVENT122DETEN" width="1" begin="25" end="25" resetval="0x0" description=" Event(122) Detection Enable" range="25" rwaccess="R/W"/> 
		<bitfield id="EVENT121DETEN" width="1" begin="24" end="24" resetval="0x0" description=" Event(121) Detection Enable" range="24" rwaccess="R/W"/> 
		<bitfield id="EVENT120DETEN" width="1" begin="23" end="23" resetval="0x0" description=" Event(120) Detection Enable" range="23" rwaccess="R/W"/> 
		<bitfield id="EVENT119DETEN" width="1" begin="22" end="22" resetval="0x0" description=" Event(119) Detection Enable" range="22" rwaccess="R/W"/> 
		<bitfield id="EVENT118DETEN" width="1" begin="21" end="21" resetval="0x0" description=" Event(118) Detection Enable" range="21" rwaccess="R/W"/> 
		<bitfield id="EVENT117DETEN" width="1" begin="20" end="20" resetval="0x0" description=" Event(117) Detection Enable" range="20" rwaccess="R/W"/> 
		<bitfield id="EVENT116DETEN" width="1" begin="19" end="19" resetval="0x0" description=" Event(116) Detection Enable" range="19" rwaccess="R/W"/> 
		<bitfield id="EVENT115DETEN" width="1" begin="18" end="18" resetval="0x0" description=" Event(115) Detection Enable" range="18" rwaccess="R/W"/> 
		<bitfield id="EVENT114DETEN" width="1" begin="17" end="17" resetval="0x0" description=" Event(114) Detection Enable" range="17" rwaccess="R/W"/> 
		<bitfield id="EVENT113DETEN" width="1" begin="16" end="16" resetval="0x0" description=" Event(113) Detection Enable" range="16" rwaccess="R/W"/> 
		<bitfield id="EVENT112DETEN" width="1" begin="15" end="15" resetval="0x0" description=" Event(112) Detection Enable" range="15" rwaccess="R/W"/> 
		<bitfield id="EVENT111DETEN" width="1" begin="14" end="14" resetval="0x0" description=" Event(111) Detection Enable" range="14" rwaccess="R/W"/> 
		<bitfield id="EVENT110DETEN" width="1" begin="13" end="13" resetval="0x0" description=" Event(110) Detection Enable" range="13" rwaccess="R/W"/> 
		<bitfield id="EVENT109DETEN" width="1" begin="12" end="12" resetval="0x0" description=" Event(109) Detection Enable" range="12" rwaccess="R/W"/> 
		<bitfield id="EVENT108DETEN" width="1" begin="11" end="11" resetval="0x0" description=" Event(108) Detection Enable" range="11" rwaccess="R/W"/> 
		<bitfield id="EVENT107DETEN" width="1" begin="10" end="10" resetval="0x0" description=" Event(107) Detection Enable" range="10" rwaccess="R/W"/> 
		<bitfield id="EVENT106DETEN" width="1" begin="9" end="9" resetval="0x0" description=" Event(106) Detection Enable" range="9" rwaccess="R/W"/> 
		<bitfield id="EVENT105DETEN" width="1" begin="8" end="8" resetval="0x0" description=" Event(105) Detection Enable" range="8" rwaccess="R/W"/> 
		<bitfield id="EVENT104DETEN" width="1" begin="7" end="7" resetval="0x0" description=" Event(104) Detection Enable" range="7" rwaccess="R/W"/> 
		<bitfield id="EVENT103DETEN" width="1" begin="6" end="6" resetval="0x0" description=" Event(103) Detection Enable" range="6" rwaccess="R/W"/> 
		<bitfield id="EVENT102DETEN" width="1" begin="5" end="5" resetval="0x0" description=" Event(102) Detection Enable" range="5" rwaccess="R/W"/> 
		<bitfield id="EVENT101DETEN" width="1" begin="4" end="4" resetval="0x0" description=" Event(101) Detection Enable" range="4" rwaccess="R/W"/> 
		<bitfield id="EVENT100DETEN" width="1" begin="3" end="3" resetval="0x0" description=" Event(100) Detection Enable" range="3" rwaccess="R/W"/> 
		<bitfield id="EVENT99DETEN" width="1" begin="2" end="2" resetval="0x0" description=" Event(99) Detection Enable" range="2" rwaccess="R/W"/> 
		<bitfield id="EVENT98DETEN" width="1" begin="1" end="1" resetval="0x0" description=" Event(98) Detection Enable" range="1" rwaccess="R/W"/> 
		<bitfield id="EVENT97DETEN" width="1" begin="0" end="0" resetval="0x0" description=" Event(97) Detection Enable" range="0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_SETEVTENBL5" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_SETEVTENBL5" offset="0x40" width="32" description="">
		<bitfield id="EVENT160DETEN" width="1" begin="31" end="31" resetval="0x0" description=" Event(160) Detection Enable" range="31" rwaccess="R/W"/> 
		<bitfield id="EVENT159DETEN" width="1" begin="30" end="30" resetval="0x0" description=" Event(159) Detection Enable" range="30" rwaccess="R/W"/> 
		<bitfield id="EVENT158DETEN" width="1" begin="29" end="29" resetval="0x0" description=" Event(158) Detection Enable" range="29" rwaccess="R/W"/> 
		<bitfield id="EVENT157DETEN" width="1" begin="28" end="28" resetval="0x0" description=" Event(157) Detection Enable" range="28" rwaccess="R/W"/> 
		<bitfield id="EVENT156DETEN" width="1" begin="27" end="27" resetval="0x0" description=" Event(156) Detection Enable" range="27" rwaccess="R/W"/> 
		<bitfield id="EVENT155DETEN" width="1" begin="26" end="26" resetval="0x0" description=" Event(155) Detection Enable" range="26" rwaccess="R/W"/> 
		<bitfield id="EVENT154DETEN" width="1" begin="25" end="25" resetval="0x0" description=" Event(154) Detection Enable" range="25" rwaccess="R/W"/> 
		<bitfield id="EVENT153DETEN" width="1" begin="24" end="24" resetval="0x0" description=" Event(153) Detection Enable" range="24" rwaccess="R/W"/> 
		<bitfield id="EVENT152DETEN" width="1" begin="23" end="23" resetval="0x0" description=" Event(152) Detection Enable" range="23" rwaccess="R/W"/> 
		<bitfield id="EVENT151DETEN" width="1" begin="22" end="22" resetval="0x0" description=" Event(151) Detection Enable" range="22" rwaccess="R/W"/> 
		<bitfield id="EVENT150DETEN" width="1" begin="21" end="21" resetval="0x0" description=" Event(150) Detection Enable" range="21" rwaccess="R/W"/> 
		<bitfield id="EVENT149DETEN" width="1" begin="20" end="20" resetval="0x0" description=" Event(149) Detection Enable" range="20" rwaccess="R/W"/> 
		<bitfield id="EVENT148DETEN" width="1" begin="19" end="19" resetval="0x0" description=" Event(148) Detection Enable" range="19" rwaccess="R/W"/> 
		<bitfield id="EVENT147DETEN" width="1" begin="18" end="18" resetval="0x0" description=" Event(147) Detection Enable" range="18" rwaccess="R/W"/> 
		<bitfield id="EVENT1468DETEN" width="1" begin="17" end="17" resetval="0x0" description=" Event(146) Detection Enable" range="17" rwaccess="R/W"/> 
		<bitfield id="EVENT145DETEN" width="1" begin="16" end="16" resetval="0x0" description=" Event(145) Detection Enable" range="16" rwaccess="R/W"/> 
		<bitfield id="EVENT144DETEN" width="1" begin="15" end="15" resetval="0x0" description=" Event(144) Detection Enable" range="15" rwaccess="R/W"/> 
		<bitfield id="EVENT143DETEN" width="1" begin="14" end="14" resetval="0x0" description=" Event(143) Detection Enable" range="14" rwaccess="R/W"/> 
		<bitfield id="EVENT142DETEN" width="1" begin="13" end="13" resetval="0x0" description=" Event(142) Detection Enable" range="13" rwaccess="R/W"/> 
		<bitfield id="EVENT141DETEN" width="1" begin="12" end="12" resetval="0x0" description=" Event(141) Detection Enable" range="12" rwaccess="R/W"/> 
		<bitfield id="EVENT140DETEN" width="1" begin="11" end="11" resetval="0x0" description=" Event(140) Detection Enable" range="11" rwaccess="R/W"/> 
		<bitfield id="EVENT139DETEN" width="1" begin="10" end="10" resetval="0x0" description=" Event(139) Detection Enable" range="10" rwaccess="R/W"/> 
		<bitfield id="EVENT138DETEN" width="1" begin="9" end="9" resetval="0x0" description=" Event(138) Detection Enable" range="9" rwaccess="R/W"/> 
		<bitfield id="EVENT137DETEN" width="1" begin="8" end="8" resetval="0x0" description=" Event(137) Detection Enable" range="8" rwaccess="R/W"/> 
		<bitfield id="EVENT136DETEN" width="1" begin="7" end="7" resetval="0x0" description=" Event(136) Detection Enable" range="7" rwaccess="R/W"/> 
		<bitfield id="EVENT135DETEN" width="1" begin="6" end="6" resetval="0x0" description=" Event(135) Detection Enable" range="6" rwaccess="R/W"/> 
		<bitfield id="EVENT134DETEN" width="1" begin="5" end="5" resetval="0x0" description=" Event(134) Detection Enable" range="5" rwaccess="R/W"/> 
		<bitfield id="EVENT133DETEN" width="1" begin="4" end="4" resetval="0x0" description=" Event(133) Detection Enable" range="4" rwaccess="R/W"/> 
		<bitfield id="EVENT132DETEN" width="1" begin="3" end="3" resetval="0x0" description=" Event(132) Detection Enable" range="3" rwaccess="R/W"/> 
		<bitfield id="EVENT131DETEN" width="1" begin="2" end="2" resetval="0x0" description=" Event(131) Detection Enable" range="2" rwaccess="R/W"/> 
		<bitfield id="EVENT130DETEN" width="1" begin="1" end="1" resetval="0x0" description=" Event(130) Detection Enable" range="1" rwaccess="R/W"/> 
		<bitfield id="EVENT129DETEN" width="1" begin="0" end="0" resetval="0x0" description=" Event(129) Detection Enable" range="0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_SETEVTENBL6" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_SETEVTENBL6" offset="0x44" width="32" description="">
		<bitfield id="EVENT192DETEN" width="1" begin="31" end="31" resetval="0x0" description=" Event(192) Detection Enable" range="31" rwaccess="R/W"/> 
		<bitfield id="EVENT191DETEN" width="1" begin="30" end="30" resetval="0x0" description=" Event(191) Detection Enable" range="30" rwaccess="R/W"/> 
		<bitfield id="EVENT190DETEN" width="1" begin="29" end="29" resetval="0x0" description=" Event(190) Detection Enable" range="29" rwaccess="R/W"/> 
		<bitfield id="EVENT189DETEN" width="1" begin="28" end="28" resetval="0x0" description=" Event(189) Detection Enable" range="28" rwaccess="R/W"/> 
		<bitfield id="EVENT188DETEN" width="1" begin="27" end="27" resetval="0x0" description=" Event(188) Detection Enable" range="27" rwaccess="R/W"/> 
		<bitfield id="EVENT187DETEN" width="1" begin="26" end="26" resetval="0x0" description=" Event(187) Detection Enable" range="26" rwaccess="R/W"/> 
		<bitfield id="EVENT186DETEN" width="1" begin="25" end="25" resetval="0x0" description=" Event(186) Detection Enable" range="25" rwaccess="R/W"/> 
		<bitfield id="EVENT185DETEN" width="1" begin="24" end="24" resetval="0x0" description=" Event(185) Detection Enable" range="24" rwaccess="R/W"/> 
		<bitfield id="EVENT184DETEN" width="1" begin="23" end="23" resetval="0x0" description=" Event(184) Detection Enable" range="23" rwaccess="R/W"/> 
		<bitfield id="EVENT183DETEN" width="1" begin="22" end="22" resetval="0x0" description=" Event(183) Detection Enable" range="22" rwaccess="R/W"/> 
		<bitfield id="EVENT182DETEN" width="1" begin="21" end="21" resetval="0x0" description=" Event(182) Detection Enable" range="21" rwaccess="R/W"/> 
		<bitfield id="EVENT181DETEN" width="1" begin="20" end="20" resetval="0x0" description=" Event(181) Detection Enable" range="20" rwaccess="R/W"/> 
		<bitfield id="EVENT180DETEN" width="1" begin="19" end="19" resetval="0x0" description=" Event(180) Detection Enable" range="19" rwaccess="R/W"/> 
		<bitfield id="EVENT179DETEN" width="1" begin="18" end="18" resetval="0x0" description=" Event(179) Detection Enable" range="18" rwaccess="R/W"/> 
		<bitfield id="EVENT178DETEN" width="1" begin="17" end="17" resetval="0x0" description=" Event(178) Detection Enable" range="17" rwaccess="R/W"/> 
		<bitfield id="EVENT177DETEN" width="1" begin="16" end="16" resetval="0x0" description=" Event(177) Detection Enable" range="16" rwaccess="R/W"/> 
		<bitfield id="EVENT176DETEN" width="1" begin="15" end="15" resetval="0x0" description=" Event(176) Detection Enable" range="15" rwaccess="R/W"/> 
		<bitfield id="EVENT175DETEN" width="1" begin="14" end="14" resetval="0x0" description=" Event(175) Detection Enable" range="14" rwaccess="R/W"/> 
		<bitfield id="EVENT174DETEN" width="1" begin="13" end="13" resetval="0x0" description=" Event(174) Detection Enable" range="13" rwaccess="R/W"/> 
		<bitfield id="EVENT173DETEN" width="1" begin="12" end="12" resetval="0x0" description=" Event(173) Detection Enable" range="12" rwaccess="R/W"/> 
		<bitfield id="EVENT172DETEN" width="1" begin="11" end="11" resetval="0x0" description=" Event(172) Detection Enable" range="11" rwaccess="R/W"/> 
		<bitfield id="EVENT171DETEN" width="1" begin="10" end="10" resetval="0x0" description=" Event(171) Detection Enable" range="10" rwaccess="R/W"/> 
		<bitfield id="EVENT170DETEN" width="1" begin="9" end="9" resetval="0x0" description=" Event(170) Detection Enable" range="9" rwaccess="R/W"/> 
		<bitfield id="EVENT169DETEN" width="1" begin="8" end="8" resetval="0x0" description=" Event(169) Detection Enable" range="8" rwaccess="R/W"/> 
		<bitfield id="EVENT168DETEN" width="1" begin="7" end="7" resetval="0x0" description=" Event(168) Detection Enable" range="7" rwaccess="R/W"/> 
		<bitfield id="EVENT167DETEN" width="1" begin="6" end="6" resetval="0x0" description=" Event(167) Detection Enable" range="6" rwaccess="R/W"/> 
		<bitfield id="EVENT166DETEN" width="1" begin="5" end="5" resetval="0x0" description=" Event(166) Detection Enable" range="5" rwaccess="R/W"/> 
		<bitfield id="EVENT165DETEN" width="1" begin="4" end="4" resetval="0x0" description=" Event(165) Detection Enable" range="4" rwaccess="R/W"/> 
		<bitfield id="EVENT164DETEN" width="1" begin="3" end="3" resetval="0x0" description=" Event(164) Detection Enable" range="3" rwaccess="R/W"/> 
		<bitfield id="EVENT163DETEN" width="1" begin="2" end="2" resetval="0x0" description=" Event(163) Detection Enable" range="2" rwaccess="R/W"/> 
		<bitfield id="EVENT162DETEN" width="1" begin="1" end="1" resetval="0x0" description=" Event(162) Detection Enable" range="1" rwaccess="R/W"/> 
		<bitfield id="EVENT161DETEN" width="1" begin="0" end="0" resetval="0x0" description=" Event(161) Detection Enable" range="0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_SETEVTENBL7" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_SETEVTENBL7" offset="0x48" width="32" description="">
		<bitfield id="EVENT224DETEN" width="1" begin="31" end="31" resetval="0x0" description=" Event(224) Detection Enable" range="31" rwaccess="R/W"/> 
		<bitfield id="EVENT223DETEN" width="1" begin="30" end="30" resetval="0x0" description=" Event(223) Detection Enable" range="30" rwaccess="R/W"/> 
		<bitfield id="EVENT222DETEN" width="1" begin="29" end="29" resetval="0x0" description=" Event(222) Detection Enable" range="29" rwaccess="R/W"/> 
		<bitfield id="EVENT221DETEN" width="1" begin="28" end="28" resetval="0x0" description=" Event(221) Detection Enable" range="28" rwaccess="R/W"/> 
		<bitfield id="EVENT220DETEN" width="1" begin="27" end="27" resetval="0x0" description=" Event(220) Detection Enable" range="27" rwaccess="R/W"/> 
		<bitfield id="EVENT219DETEN" width="1" begin="26" end="26" resetval="0x0" description=" Event(219) Detection Enable" range="26" rwaccess="R/W"/> 
		<bitfield id="EVENT218DETEN" width="1" begin="25" end="25" resetval="0x0" description=" Event(218) Detection Enable" range="25" rwaccess="R/W"/> 
		<bitfield id="EVENT217DETEN" width="1" begin="24" end="24" resetval="0x0" description=" Event(217) Detection Enable" range="24" rwaccess="R/W"/> 
		<bitfield id="EVENT216DETEN" width="1" begin="23" end="23" resetval="0x0" description=" Event(216) Detection Enable" range="23" rwaccess="R/W"/> 
		<bitfield id="EVENT215DETEN" width="1" begin="22" end="22" resetval="0x0" description=" Event(215) Detection Enable" range="22" rwaccess="R/W"/> 
		<bitfield id="EVENT214DETEN" width="1" begin="21" end="21" resetval="0x0" description=" Event(214) Detection Enable" range="21" rwaccess="R/W"/> 
		<bitfield id="EVENT213DETEN" width="1" begin="20" end="20" resetval="0x0" description=" Event(213) Detection Enable" range="20" rwaccess="R/W"/> 
		<bitfield id="EVENT212DETEN" width="1" begin="19" end="19" resetval="0x0" description=" Event(212) Detection Enable" range="19" rwaccess="R/W"/> 
		<bitfield id="EVENT211DETEN" width="1" begin="18" end="18" resetval="0x0" description=" Event(211) Detection Enable" range="18" rwaccess="R/W"/> 
		<bitfield id="EVENT210DETEN" width="1" begin="17" end="17" resetval="0x0" description=" Event(210) Detection Enable" range="17" rwaccess="R/W"/> 
		<bitfield id="EVENT209DETEN" width="1" begin="16" end="16" resetval="0x0" description=" Event(209) Detection Enable" range="16" rwaccess="R/W"/> 
		<bitfield id="EVENT208DETEN" width="1" begin="15" end="15" resetval="0x0" description=" Event(208) Detection Enable" range="15" rwaccess="R/W"/> 
		<bitfield id="EVENT207DETEN" width="1" begin="14" end="14" resetval="0x0" description=" Event(207) Detection Enable" range="14" rwaccess="R/W"/> 
		<bitfield id="EVENT206DETEN" width="1" begin="13" end="13" resetval="0x0" description=" Event(206) Detection Enable" range="13" rwaccess="R/W"/> 
		<bitfield id="EVENT205DETEN" width="1" begin="12" end="12" resetval="0x0" description=" Event(205) Detection Enable" range="12" rwaccess="R/W"/> 
		<bitfield id="EVENT204DETEN" width="1" begin="11" end="11" resetval="0x0" description=" Event(204) Detection Enable" range="11" rwaccess="R/W"/> 
		<bitfield id="EVENT203DETEN" width="1" begin="10" end="10" resetval="0x0" description=" Event(203) Detection Enable" range="10" rwaccess="R/W"/> 
		<bitfield id="EVENT202DETEN" width="1" begin="9" end="9" resetval="0x0" description=" Event(202) Detection Enable" range="9" rwaccess="R/W"/> 
		<bitfield id="EVENT201DETEN" width="1" begin="8" end="8" resetval="0x0" description=" Event(201) Detection Enable" range="8" rwaccess="R/W"/> 
		<bitfield id="EVENT200DETEN" width="1" begin="7" end="7" resetval="0x0" description=" Event(200) Detection Enable" range="7" rwaccess="R/W"/> 
		<bitfield id="EVENT199DETEN" width="1" begin="6" end="6" resetval="0x0" description=" Event(199) Detection Enable" range="6" rwaccess="R/W"/> 
		<bitfield id="EVENT198DETEN" width="1" begin="5" end="5" resetval="0x0" description=" Event(198) Detection Enable" range="5" rwaccess="R/W"/> 
		<bitfield id="EVENT197DETEN" width="1" begin="4" end="4" resetval="0x0" description=" Event(197) Detection Enable" range="4" rwaccess="R/W"/> 
		<bitfield id="EVENT196DETEN" width="1" begin="3" end="3" resetval="0x0" description=" Event(196) Detection Enable" range="3" rwaccess="R/W"/> 
		<bitfield id="EVENT195DETEN" width="1" begin="2" end="2" resetval="0x0" description=" Event(195) Detection Enable" range="2" rwaccess="R/W"/> 
		<bitfield id="EVENT194DETEN" width="1" begin="1" end="1" resetval="0x0" description=" Event(194) Detection Enable" range="1" rwaccess="R/W"/> 
		<bitfield id="EVENT193DETEN" width="1" begin="0" end="0" resetval="0x0" description=" Event(193) Detection Enable" range="0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_SETEVTENBL8" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_SETEVTENBL8" offset="0x4C" width="32" description="">
		<bitfield id="EVENT256DETEN" width="1" begin="31" end="31" resetval="0x0" description=" Event(256) Detection Enable" range="31" rwaccess="R/W"/> 
		<bitfield id="EVENT255DETEN" width="1" begin="30" end="30" resetval="0x0" description=" Event(255) Detection Enable" range="30" rwaccess="R/W"/> 
		<bitfield id="EVENT254DETEN" width="1" begin="29" end="29" resetval="0x0" description=" Event(254) Detection Enable" range="29" rwaccess="R/W"/> 
		<bitfield id="EVENT253DETEN" width="1" begin="28" end="28" resetval="0x0" description=" Event(253) Detection Enable" range="28" rwaccess="R/W"/> 
		<bitfield id="EVENT252DETEN" width="1" begin="27" end="27" resetval="0x0" description=" Event(252) Detection Enable" range="27" rwaccess="R/W"/> 
		<bitfield id="EVENT251DETEN" width="1" begin="26" end="26" resetval="0x0" description=" Event(251) Detection Enable" range="26" rwaccess="R/W"/> 
		<bitfield id="EVENT250DETEN" width="1" begin="25" end="25" resetval="0x0" description=" Event(250) Detection Enable" range="25" rwaccess="R/W"/> 
		<bitfield id="EVENT249DETEN" width="1" begin="24" end="24" resetval="0x0" description=" Event(249) Detection Enable" range="24" rwaccess="R/W"/> 
		<bitfield id="EVENT248DETEN" width="1" begin="23" end="23" resetval="0x0" description=" Event(248) Detection Enable" range="23" rwaccess="R/W"/> 
		<bitfield id="EVENT247DETEN" width="1" begin="22" end="22" resetval="0x0" description=" Event(247) Detection Enable" range="22" rwaccess="R/W"/> 
		<bitfield id="EVENT246DETEN" width="1" begin="21" end="21" resetval="0x0" description=" Event(246) Detection Enable" range="21" rwaccess="R/W"/> 
		<bitfield id="EVENT245DETEN" width="1" begin="20" end="20" resetval="0x0" description=" Event(245) Detection Enable" range="20" rwaccess="R/W"/> 
		<bitfield id="EVENT244DETEN" width="1" begin="19" end="19" resetval="0x0" description=" Event(244) Detection Enable" range="19" rwaccess="R/W"/> 
		<bitfield id="EVENT243DETEN" width="1" begin="18" end="18" resetval="0x0" description=" Event(243) Detection Enable" range="18" rwaccess="R/W"/> 
		<bitfield id="EVENT242DETEN" width="1" begin="17" end="17" resetval="0x0" description=" Event(242) Detection Enable" range="17" rwaccess="R/W"/> 
		<bitfield id="EVENT241DETEN" width="1" begin="16" end="16" resetval="0x0" description=" Event(241) Detection Enable" range="16" rwaccess="R/W"/> 
		<bitfield id="EVENT240DETEN" width="1" begin="15" end="15" resetval="0x0" description=" Event(240) Detection Enable" range="15" rwaccess="R/W"/> 
		<bitfield id="EVENT239DETEN" width="1" begin="14" end="14" resetval="0x0" description=" Event(239) Detection Enable" range="14" rwaccess="R/W"/> 
		<bitfield id="EVENT238DETEN" width="1" begin="13" end="13" resetval="0x0" description=" Event(238) Detection Enable" range="13" rwaccess="R/W"/> 
		<bitfield id="EVENT237DETEN" width="1" begin="12" end="12" resetval="0x0" description=" Event(237) Detection Enable" range="12" rwaccess="R/W"/> 
		<bitfield id="EVENT236DETEN" width="1" begin="11" end="11" resetval="0x0" description=" Event(236) Detection Enable" range="11" rwaccess="R/W"/> 
		<bitfield id="EVENT235DETEN" width="1" begin="10" end="10" resetval="0x0" description=" Event(235) Detection Enable" range="10" rwaccess="R/W"/> 
		<bitfield id="EVENT234DETEN" width="1" begin="9" end="9" resetval="0x0" description=" Event(234) Detection Enable" range="9" rwaccess="R/W"/> 
		<bitfield id="EVENT233DETEN" width="1" begin="8" end="8" resetval="0x0" description=" Event(233) Detection Enable" range="8" rwaccess="R/W"/> 
		<bitfield id="EVENT232DETEN" width="1" begin="7" end="7" resetval="0x0" description=" Event(232) Detection Enable" range="7" rwaccess="R/W"/> 
		<bitfield id="EVENT231DETEN" width="1" begin="6" end="6" resetval="0x0" description=" Event(231) Detection Enable" range="6" rwaccess="R/W"/> 
		<bitfield id="EVENT230DETEN" width="1" begin="5" end="5" resetval="0x0" description=" Event(230) Detection Enable" range="5" rwaccess="R/W"/> 
		<bitfield id="EVENT229DETEN" width="1" begin="4" end="4" resetval="0x0" description=" Event(229) Detection Enable" range="4" rwaccess="R/W"/> 
		<bitfield id="EVENT228DETEN" width="1" begin="3" end="3" resetval="0x0" description=" Event(228) Detection Enable" range="3" rwaccess="R/W"/> 
		<bitfield id="EVENT227DETEN" width="1" begin="2" end="2" resetval="0x0" description=" Event(227) Detection Enable" range="2" rwaccess="R/W"/> 
		<bitfield id="EVENT226DETEN" width="1" begin="1" end="1" resetval="0x0" description=" Event(226) Detection Enable" range="1" rwaccess="R/W"/> 
		<bitfield id="EVENT225DETEN" width="1" begin="0" end="0" resetval="0x0" description=" Event(225) Detection Enable" range="0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_SETMSTID" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_SETMSTID" offset="0x50" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description=" Reserved, returns 0" range="31 - 8" rwaccess="R"/> 
		<bitfield id="MASTID" width="8" begin="7" end="0" resetval="0x0" description=" HW Master ID for System Event module. Software may overwrite the value at any time, but this is only recommended for scenarios where top-level configuration errors result in a collision between HW master IDs" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTCNTL" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTCNTL" offset="0x800" width="32" description="">
		<bitfield id="NUMSTM" width="6" begin="31" end="26" resetval="0x0" description=" Number of counters that can export via STM" range="31 - 26" rwaccess="R"/> 
		<bitfield id="NUMINPT" width="8" begin="25" end="18" resetval="0x0" description=" Number of event input signals" range="25 - 18" rwaccess="R"/> 
		<bitfield id="NUMTIMR" width="5" begin="17" end="13" resetval="0x0" description=" Number of timers in the module" range="17 - 13" rwaccess="R"/> 
		<bitfield id="NUMCNTR" width="6" begin="12" end="7" resetval="0x0" description=" Number of counters in the module" range="12 - 7" rwaccess="R"/> 
		<bitfield id="REVID" width="4" begin="6" end="3" resetval="0x0" description=" Revision ID of CTSET" range="6 - 3" rwaccess="R"/> 
		<bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0x0" description=" Reserved, returns 0" range="1" rwaccess="R"/> 
		<bitfield id="NUMCOREMD" width="1" begin="0" end="0" resetval="0x0" description=" Indicated the number of mode bus interfaces, 0 is 2 CPU buses, 1 is 4 buses" range="0" rwaccess="R"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTNUMDBG" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTNUMDBG" offset="0x804" width="32" description="">
		<bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description=" Reserved, returns 0" range="31 - 4" rwaccess="R"/> 
		<bitfield id="NUMEVT" width="3" begin="2" end="0" resetval="0x0" description=" Number of input selectors for debug events" range="2 - 0" rwaccess="R"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTUSERACCCTL" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTUSERACCCTL" offset="0x808" width="32" description="">
		<bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description=" Reserved, returns 0" range="31 - 3" rwaccess="R"/> 
		<bitfield id="SECUSER" width="1" begin="2" end="2" resetval="0x0" description=" Counter functions while system is in Secure-User mode" range="2" rwaccess="R/W"/> 
		<bitfield id="RUSER" width="1" begin="1" end="1" resetval="0x0" description=" Counter functions while system is in Root-User mode" range="1" rwaccess="R/W"/> 
		<bitfield id="NRUSER" width="1" begin="0" end="0" resetval="0x0" description=" Counter functions while system is in in Non-Root-User mode" range="0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTSTMCNTL" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTSTMCNTL" offset="0x820" width="32" description="">
		<bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x0" description=" Reserved, returns 0" range="31 - 12" rwaccess="R"/> 
		<bitfield id="NUMXPORT" width="6" begin="11" end="6" resetval="0x0" description=" The total number of counters designated for export" range="11 - 6" rwaccess="R"/> 
		<bitfield id="XPORTACT" width="1" begin="5" end="5" resetval="0x0" description=" Indicates if a frame is currently being written to the STM." range="5" rwaccess="R"/> 
		<bitfield id="CCMPORT" width="1" begin="4" end="4" resetval="0x0" description=" SW control of CCM message export" range="4" rwaccess="R/W"/> 
		<bitfield id="CCMAVAIL" width="1" begin="3" end="3" resetval="0x0" description=" CTSET supports CCM export" range="3" rwaccess="R/W"/> 
		<bitfield id="CSMXPORT" width="1" begin="2" end="2" resetval="0x0" description=" SW control of CSM message export" range="2" rwaccess="R/W"/> 
		<bitfield id="SENDOVR" width="1" begin="1" end="1" resetval="0x0" description=" Send overflow data in CSM frame" range="1" rwaccess="R/W"/> 
		<bitfield id="ENBL" width="1" begin="0" end="0" resetval="0x0" description=" CTSET STM global enable for counter/timer messages" range="0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTSTMMSTID" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTSTMMSTID" offset="0x824" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description=" Reserved, returns 0" range="31 - 8" rwaccess="R"/> 
		<bitfield id="MASTID" width="8" begin="7" end="0" resetval="0x0" description=" HW Master ID for System Event module" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTSTMINTVL" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTSTMINTVL" offset="0x828" width="32" description="">
		<bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description=" Reserved, returns 0" range="31 - 16" rwaccess="R"/> 
		<bitfield id="INTERVAL" width="15" begin="14" end="0" resetval="0x0" description=" Counter Timer Periodic export interval" range="14 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTSTMSEL0" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTSTMSEL0" offset="0x82C" width="32" description="">
		<bitfield id="COUNTSEL" width="32" begin="31" end="0" resetval="0x0" description=" The individual bit is this field indicate whether the corresponding counter value is included in the CSM message generated via the STM interface" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTSTMSEL1" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTSTMSEL1" offset="0x830" width="32" description="">
		<bitfield id="COUNTSEL" width="32" begin="31" end="0" resetval="0x0" description=" The individual bit is this field indicate whether the corresponding counter value is included in the CSM message generated via the STM interface" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTINTVLR0" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTINTVLR0" offset="0x840" width="32" description="">
		<bitfield id="INTERVAL" width="32" begin="31" end="0" resetval="0x0" description="Interval match value for the timers in the CTSET" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTINTVLR1" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTINTVLR1" offset="0x844" width="32" description="">
		<bitfield id="INTERVAL" width="32" begin="31" end="0" resetval="0x0" description="Interval match value for the timers in the CTSET" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTINTVLR2" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTINTVLR2" offset="0x848" width="32" description="">
		<bitfield id="INTERVAL" width="32" begin="31" end="0" resetval="0x0" description="Interval match value for the timers in the CTSET" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTINTVLR3" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTINTVLR3" offset="0x84C" width="32" description="">
		<bitfield id="INTERVAL" width="32" begin="31" end="0" resetval="0x0" description="Interval match value for the timers in the CTSET" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTINTVLR4" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTINTVLR4" offset="0x850" width="32" description="">
		<bitfield id="INTERVAL" width="32" begin="31" end="0" resetval="0x0" description="Interval match value for the timers in the CTSET" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTINTVLR5" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTINTVLR5" offset="0x854" width="32" description="">
		<bitfield id="INTERVAL" width="32" begin="31" end="0" resetval="0x0" description="Interval match value for the timers in the CTSET" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTINTVLR6" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTINTVLR6" offset="0x858" width="32" description="">
		<bitfield id="INTERVAL" width="32" begin="31" end="0" resetval="0x0" description="Interval match value for the timers in the CTSET" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTINTVLR7" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTINTVLR7" offset="0x85C" width="32" description="">
		<bitfield id="INTERVAL" width="32" begin="31" end="0" resetval="0x0" description="Interval match value for the timers in the CTSET" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTINTVLR8" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTINTVLR8" offset="0x860" width="32" description="">
		<bitfield id="INTERVAL" width="32" begin="31" end="0" resetval="0x0" description="Interval match value for the timers in the CTSET" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTINTVLR9" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTINTVLR9" offset="0x864" width="32" description="">
		<bitfield id="INTERVAL" width="32" begin="31" end="0" resetval="0x0" description="Interval match value for the timers in the CTSET" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTINTVLR10" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTINTVLR10" offset="0x868" width="32" description="">
		<bitfield id="INTERVAL" width="32" begin="31" end="0" resetval="0x0" description="Interval match value for the timers in the CTSET" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTINTVLR11" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTINTVLR11" offset="0x86C" width="32" description="">
		<bitfield id="INTERVAL" width="32" begin="31" end="0" resetval="0x0" description="Interval match value for the timers in the CTSET" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTINTVLR12" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTINTVLR12" offset="0x870" width="32" description="">
		<bitfield id="INTERVAL" width="32" begin="31" end="0" resetval="0x0" description="Interval match value for the timers in the CTSET" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTINTVLR13" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTINTVLR13" offset="0x874" width="32" description="">
		<bitfield id="INTERVAL" width="32" begin="31" end="0" resetval="0x0" description="Interval match value for the timers in the CTSET" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTINTVLR14" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTINTVLR14" offset="0x878" width="32" description="">
		<bitfield id="INTERVAL" width="32" begin="31" end="0" resetval="0x0" description="Interval match value for the timers in the CTSET" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTINTVLR15" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTINTVLR15" offset="0x87C" width="32" description="">
		<bitfield id="INTERVAL" width="32" begin="31" end="0" resetval="0x0" description="Interval match value for the timers in the CTSET" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTDBGSGL0" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTDBGSGL0" offset="0x8A0" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description=" Reserved, returns 0" range="31 - 8" rwaccess="R"/> 
		<bitfield id="INPSEL" width="8" begin="7" end="0" resetval="0x0" description=" Counter Timer input selection" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTDBGSGL1" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTDBGSGL1" offset="0x8A4" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description=" Reserved, returns 0" range="31 - 8" rwaccess="R"/> 
		<bitfield id="INPSEL" width="8" begin="7" end="0" resetval="0x0" description=" Counter Timer input selection" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTDBGSGL2" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTDBGSGL2" offset="0x8A8" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description=" Reserved, returns 0" range="31 - 8" rwaccess="R"/> 
		<bitfield id="INPSEL" width="8" begin="7" end="0" resetval="0x0" description=" Counter Timer input selection" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTDBGSGL3" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTDBGSGL3" offset="0x8AC" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description=" Reserved, returns 0" range="31 - 8" rwaccess="R"/> 
		<bitfield id="INPSEL" width="8" begin="7" end="0" resetval="0x0" description=" Counter Timer input selection" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTDBGSGL4" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTDBGSGL4" offset="0x8B0" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description=" Reserved, returns 0" range="31 - 8" rwaccess="R"/> 
		<bitfield id="INPSEL" width="8" begin="7" end="0" resetval="0x0" description=" Counter Timer input selection" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTDBGSGL5" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTDBGSGL5" offset="0x8B4" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description=" Reserved, returns 0" range="31 - 8" rwaccess="R"/> 
		<bitfield id="INPSEL" width="8" begin="7" end="0" resetval="0x0" description=" Counter Timer input selection" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTDBGSGL6" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTDBGSGL6" offset="0x8B8" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description=" Reserved, returns 0" range="31 - 8" rwaccess="R"/> 
		<bitfield id="INPSEL" width="8" begin="7" end="0" resetval="0x0" description=" Counter Timer input selection" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTDBGSGL7" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTDBGSGL7" offset="0x8BC" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description=" Reserved, returns 0" range="31 - 8" rwaccess="R"/> 
		<bitfield id="INPSEL" width="8" begin="7" end="0" resetval="0x0" description=" Counter Timer input selection" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTGNBL0" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTGNBL0" offset="0x9F0" width="32" description="">
		<bitfield id="ENABLE" width="8" begin="7" end="0" resetval="0x0" description=" The individual bit is this field enables the corresponding counter. Bits 30 and 31 will be high if global time stamp output interface is enabled" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTGNBL1" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTGNBL1" offset="0x9F4" width="32" description="">
		<bitfield id="ENABLE" width="8" begin="7" end="0" resetval="0x0" description=" The individual bit is this field enables the corresponding counter" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTGRST0" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTGRST0" offset="0x9F8" width="32" description="">
		<bitfield id="RESET" width="8" begin="7" end="0" resetval="0x0" description=" The individual bit is this field resets the corresponding counter. These bits are self-clearing, once a '1' is written, after the counters are reset these bits are cleared. When Global Time Stamp output interface is enabled, counter 31 and counter 30 should not be written to any value" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTGRST1" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTGRST1" offset="0x9FC" width="32" description="">
		<bitfield id="RESET" width="8" begin="7" end="0" resetval="0x0" description=" The individual bit is this field resets the corresponding counter. These bits are self-clearing, once a '1' is written, after the counters are reset these bits are cleared." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTCR0" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTCR0" offset="0xA00" width="32" description="">
		<bitfield id="WDRESET" width="8" begin="31" end="24" resetval="0x0" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="INPSEL" width="8" begin="23" end="16" resetval="0x0" description=" Counter Timer input selection. For WD mode it is the start event selector" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="MODESEL" width="2" begin="15" end="14" resetval="0x0" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" range="15 - 14" rwaccess="R/W"/> 
		<bitfield id="FILTER" width="1" begin="13" end="13" resetval="0x0" description=" Use associated operating mode filter in CTMODEFILTERn" range="13" rwaccess="R/W"/> 
		<bitfield id="DBG_TRIG_STAT" width="1" begin="12" end="12" resetval="0x0" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="12" rwaccess="R/W"/> 
		<bitfield id="WDMODE" width="1" begin="11" end="11" resetval="0x0" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="11" rwaccess="R/W"/> 
		<bitfield id="RESTART" width="1" begin="10" end="10" resetval="0x0" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="10" rwaccess="R/W"/> 
		<bitfield id="DBG" width="1" begin="9" end="9" resetval="0x0" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="9" rwaccess="R/W"/> 
		<bitfield id="INT" width="1" begin="8" end="8" resetval="0x0" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="8" rwaccess="R/W"/> 
		<bitfield id="CHNSDW" width="1" begin="7" end="7" resetval="0x0" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" range="7" rwaccess="R/W"/> 
		<bitfield id="OVRFLW" width="1" begin="6" end="6" resetval="0x0" description=" Counter is in duration or occurrence mode" range="6" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="2" begin="5" end="4" resetval="0x0" description=" Reserved, returns 0" range="5 - 4" rwaccess="R"/> 
		<bitfield id="DURMODE" width="1" begin="3" end="3" resetval="0x0" description=" Counter is in duration or occurrence mode" range="3" rwaccess="R/W"/> 
		<bitfield id="CHAIN" width="1" begin="2" end="2" resetval="0x0" description=" Counter is chained to an adjacent counter" range="2" rwaccess="R/W"/> 
		<bitfield id="RESET" width="1" begin="1" end="1" resetval="0x0" description=" Counter reset control" range="1" rwaccess="R/W"/> 
		<bitfield id="ENBL" width="1" begin="0" end="0" resetval="0x0" description=" Counter enable control" range="0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTCR1" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTCR1" offset="0xA04" width="32" description="">
		<bitfield id="WDRESET" width="8" begin="31" end="24" resetval="0x0" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="INPSEL" width="8" begin="23" end="16" resetval="0x0" description=" Counter Timer input selection. For WD mode it is the start event selector" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="MODESEL" width="2" begin="15" end="14" resetval="0x0" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" range="15 - 14" rwaccess="R/W"/> 
		<bitfield id="FILTER" width="1" begin="13" end="13" resetval="0x0" description=" Use associated operating mode filter in CTMODEFILTERn" range="13" rwaccess="R/W"/> 
		<bitfield id="DBG_TRIG_STAT" width="1" begin="12" end="12" resetval="0x0" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="12" rwaccess="R/W"/> 
		<bitfield id="WDMODE" width="1" begin="11" end="11" resetval="0x0" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="11" rwaccess="R/W"/> 
		<bitfield id="RESTART" width="1" begin="10" end="10" resetval="0x0" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="10" rwaccess="R/W"/> 
		<bitfield id="DBG" width="1" begin="9" end="9" resetval="0x0" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="9" rwaccess="R/W"/> 
		<bitfield id="INT" width="1" begin="8" end="8" resetval="0x0" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="8" rwaccess="R/W"/> 
		<bitfield id="CHNSDW" width="1" begin="7" end="7" resetval="0x0" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" range="7" rwaccess="R/W"/> 
		<bitfield id="OVRFLW" width="1" begin="6" end="6" resetval="0x0" description=" Counter is in duration or occurrence mode" range="6" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="2" begin="5" end="4" resetval="0x0" description=" Reserved, returns 0" range="5 - 4" rwaccess="R"/> 
		<bitfield id="DURMODE" width="1" begin="3" end="3" resetval="0x0" description=" Counter is in duration or occurrence mode" range="3" rwaccess="R/W"/> 
		<bitfield id="CHAIN" width="1" begin="2" end="2" resetval="0x0" description=" Counter is chained to an adjacent counter" range="2" rwaccess="R/W"/> 
		<bitfield id="RESET" width="1" begin="1" end="1" resetval="0x0" description=" Counter reset control" range="1" rwaccess="R/W"/> 
		<bitfield id="ENBL" width="1" begin="0" end="0" resetval="0x0" description=" Counter enable control" range="0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTCR2" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTCR2" offset="0xA08" width="32" description="">
		<bitfield id="WDRESET" width="8" begin="31" end="24" resetval="0x0" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="INPSEL" width="8" begin="23" end="16" resetval="0x0" description=" Counter Timer input selection. For WD mode it is the start event selector" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="MODESEL" width="2" begin="15" end="14" resetval="0x0" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" range="15 - 14" rwaccess="R/W"/> 
		<bitfield id="FILTER" width="1" begin="13" end="13" resetval="0x0" description=" Use associated operating mode filter in CTMODEFILTERn" range="13" rwaccess="R/W"/> 
		<bitfield id="DBG_TRIG_STAT" width="1" begin="12" end="12" resetval="0x0" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="12" rwaccess="R/W"/> 
		<bitfield id="WDMODE" width="1" begin="11" end="11" resetval="0x0" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="11" rwaccess="R/W"/> 
		<bitfield id="RESTART" width="1" begin="10" end="10" resetval="0x0" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="10" rwaccess="R/W"/> 
		<bitfield id="DBG" width="1" begin="9" end="9" resetval="0x0" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="9" rwaccess="R/W"/> 
		<bitfield id="INT" width="1" begin="8" end="8" resetval="0x0" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="8" rwaccess="R/W"/> 
		<bitfield id="CHNSDW" width="1" begin="7" end="7" resetval="0x0" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" range="7" rwaccess="R/W"/> 
		<bitfield id="OVRFLW" width="1" begin="6" end="6" resetval="0x0" description=" Counter is in duration or occurrence mode" range="6" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="2" begin="5" end="4" resetval="0x0" description=" Reserved, returns 0" range="5 - 4" rwaccess="R"/> 
		<bitfield id="DURMODE" width="1" begin="3" end="3" resetval="0x0" description=" Counter is in duration or occurrence mode" range="3" rwaccess="R/W"/> 
		<bitfield id="CHAIN" width="1" begin="2" end="2" resetval="0x0" description=" Counter is chained to an adjacent counter" range="2" rwaccess="R/W"/> 
		<bitfield id="RESET" width="1" begin="1" end="1" resetval="0x0" description=" Counter reset control" range="1" rwaccess="R/W"/> 
		<bitfield id="ENBL" width="1" begin="0" end="0" resetval="0x0" description=" Counter enable control" range="0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTCR3" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTCR3" offset="0xA0C" width="32" description="">
		<bitfield id="WDRESET" width="8" begin="31" end="24" resetval="0x0" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="INPSEL" width="8" begin="23" end="16" resetval="0x0" description=" Counter Timer input selection. For WD mode it is the start event selector" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="MODESEL" width="2" begin="15" end="14" resetval="0x0" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" range="15 - 14" rwaccess="R/W"/> 
		<bitfield id="FILTER" width="1" begin="13" end="13" resetval="0x0" description=" Use associated operating mode filter in CTMODEFILTERn" range="13" rwaccess="R/W"/> 
		<bitfield id="DBG_TRIG_STAT" width="1" begin="12" end="12" resetval="0x0" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="12" rwaccess="R/W"/> 
		<bitfield id="WDMODE" width="1" begin="11" end="11" resetval="0x0" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="11" rwaccess="R/W"/> 
		<bitfield id="RESTART" width="1" begin="10" end="10" resetval="0x0" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="10" rwaccess="R/W"/> 
		<bitfield id="DBG" width="1" begin="9" end="9" resetval="0x0" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="9" rwaccess="R/W"/> 
		<bitfield id="INT" width="1" begin="8" end="8" resetval="0x0" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="8" rwaccess="R/W"/> 
		<bitfield id="CHNSDW" width="1" begin="7" end="7" resetval="0x0" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" range="7" rwaccess="R/W"/> 
		<bitfield id="OVRFLW" width="1" begin="6" end="6" resetval="0x0" description=" Counter is in duration or occurrence mode" range="6" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="2" begin="5" end="4" resetval="0x0" description=" Reserved, returns 0" range="5 - 4" rwaccess="R"/> 
		<bitfield id="DURMODE" width="1" begin="3" end="3" resetval="0x0" description=" Counter is in duration or occurrence mode" range="3" rwaccess="R/W"/> 
		<bitfield id="CHAIN" width="1" begin="2" end="2" resetval="0x0" description=" Counter is chained to an adjacent counter" range="2" rwaccess="R/W"/> 
		<bitfield id="RESET" width="1" begin="1" end="1" resetval="0x0" description=" Counter reset control" range="1" rwaccess="R/W"/> 
		<bitfield id="ENBL" width="1" begin="0" end="0" resetval="0x0" description=" Counter enable control" range="0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTCR4" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTCR4" offset="0xA10" width="32" description="">
		<bitfield id="WDRESET" width="8" begin="31" end="24" resetval="0x0" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="INPSEL" width="8" begin="23" end="16" resetval="0x0" description=" Counter Timer input selection. For WD mode it is the start event selector" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="MODESEL" width="2" begin="15" end="14" resetval="0x0" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" range="15 - 14" rwaccess="R/W"/> 
		<bitfield id="FILTER" width="1" begin="13" end="13" resetval="0x0" description=" Use associated operating mode filter in CTMODEFILTERn" range="13" rwaccess="R/W"/> 
		<bitfield id="DBG_TRIG_STAT" width="1" begin="12" end="12" resetval="0x0" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="12" rwaccess="R/W"/> 
		<bitfield id="WDMODE" width="1" begin="11" end="11" resetval="0x0" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="11" rwaccess="R/W"/> 
		<bitfield id="RESTART" width="1" begin="10" end="10" resetval="0x0" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="10" rwaccess="R/W"/> 
		<bitfield id="DBG" width="1" begin="9" end="9" resetval="0x0" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="9" rwaccess="R/W"/> 
		<bitfield id="INT" width="1" begin="8" end="8" resetval="0x0" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="8" rwaccess="R/W"/> 
		<bitfield id="CHNSDW" width="1" begin="7" end="7" resetval="0x0" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" range="7" rwaccess="R/W"/> 
		<bitfield id="OVRFLW" width="1" begin="6" end="6" resetval="0x0" description=" Counter is in duration or occurrence mode" range="6" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="2" begin="5" end="4" resetval="0x0" description=" Reserved, returns 0" range="5 - 4" rwaccess="R"/> 
		<bitfield id="DURMODE" width="1" begin="3" end="3" resetval="0x0" description=" Counter is in duration or occurrence mode" range="3" rwaccess="R/W"/> 
		<bitfield id="CHAIN" width="1" begin="2" end="2" resetval="0x0" description=" Counter is chained to an adjacent counter" range="2" rwaccess="R/W"/> 
		<bitfield id="RESET" width="1" begin="1" end="1" resetval="0x0" description=" Counter reset control" range="1" rwaccess="R/W"/> 
		<bitfield id="ENBL" width="1" begin="0" end="0" resetval="0x0" description=" Counter enable control" range="0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTCR5" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTCR5" offset="0xA14" width="32" description="">
		<bitfield id="WDRESET" width="8" begin="31" end="24" resetval="0x0" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="INPSEL" width="8" begin="23" end="16" resetval="0x0" description=" Counter Timer input selection. For WD mode it is the start event selector" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="MODESEL" width="2" begin="15" end="14" resetval="0x0" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" range="15 - 14" rwaccess="R/W"/> 
		<bitfield id="FILTER" width="1" begin="13" end="13" resetval="0x0" description=" Use associated operating mode filter in CTMODEFILTERn" range="13" rwaccess="R/W"/> 
		<bitfield id="DBG_TRIG_STAT" width="1" begin="12" end="12" resetval="0x0" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="12" rwaccess="R/W"/> 
		<bitfield id="WDMODE" width="1" begin="11" end="11" resetval="0x0" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="11" rwaccess="R/W"/> 
		<bitfield id="RESTART" width="1" begin="10" end="10" resetval="0x0" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="10" rwaccess="R/W"/> 
		<bitfield id="DBG" width="1" begin="9" end="9" resetval="0x0" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="9" rwaccess="R/W"/> 
		<bitfield id="INT" width="1" begin="8" end="8" resetval="0x0" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="8" rwaccess="R/W"/> 
		<bitfield id="CHNSDW" width="1" begin="7" end="7" resetval="0x0" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" range="7" rwaccess="R/W"/> 
		<bitfield id="OVRFLW" width="1" begin="6" end="6" resetval="0x0" description=" Counter is in duration or occurrence mode" range="6" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="2" begin="5" end="4" resetval="0x0" description=" Reserved, returns 0" range="5 - 4" rwaccess="R"/> 
		<bitfield id="DURMODE" width="1" begin="3" end="3" resetval="0x0" description=" Counter is in duration or occurrence mode" range="3" rwaccess="R/W"/> 
		<bitfield id="CHAIN" width="1" begin="2" end="2" resetval="0x0" description=" Counter is chained to an adjacent counter" range="2" rwaccess="R/W"/> 
		<bitfield id="RESET" width="1" begin="1" end="1" resetval="0x0" description=" Counter reset control" range="1" rwaccess="R/W"/> 
		<bitfield id="ENBL" width="1" begin="0" end="0" resetval="0x0" description=" Counter enable control" range="0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTCR6" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTCR6" offset="0xA18" width="32" description="">
		<bitfield id="WDRESET" width="8" begin="31" end="24" resetval="0x0" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="INPSEL" width="8" begin="23" end="16" resetval="0x0" description=" Counter Timer input selection. For WD mode it is the start event selector" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="MODESEL" width="2" begin="15" end="14" resetval="0x0" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" range="15 - 14" rwaccess="R/W"/> 
		<bitfield id="FILTER" width="1" begin="13" end="13" resetval="0x0" description=" Use associated operating mode filter in CTMODEFILTERn" range="13" rwaccess="R/W"/> 
		<bitfield id="DBG_TRIG_STAT" width="1" begin="12" end="12" resetval="0x0" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="12" rwaccess="R/W"/> 
		<bitfield id="WDMODE" width="1" begin="11" end="11" resetval="0x0" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="11" rwaccess="R/W"/> 
		<bitfield id="RESTART" width="1" begin="10" end="10" resetval="0x0" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="10" rwaccess="R/W"/> 
		<bitfield id="DBG" width="1" begin="9" end="9" resetval="0x0" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="9" rwaccess="R/W"/> 
		<bitfield id="INT" width="1" begin="8" end="8" resetval="0x0" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="8" rwaccess="R/W"/> 
		<bitfield id="CHNSDW" width="1" begin="7" end="7" resetval="0x0" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" range="7" rwaccess="R/W"/> 
		<bitfield id="OVRFLW" width="1" begin="6" end="6" resetval="0x0" description=" Counter is in duration or occurrence mode" range="6" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="2" begin="5" end="4" resetval="0x0" description=" Reserved, returns 0" range="5 - 4" rwaccess="R"/> 
		<bitfield id="DURMODE" width="1" begin="3" end="3" resetval="0x0" description=" Counter is in duration or occurrence mode" range="3" rwaccess="R/W"/> 
		<bitfield id="CHAIN" width="1" begin="2" end="2" resetval="0x0" description=" Counter is chained to an adjacent counter" range="2" rwaccess="R/W"/> 
		<bitfield id="RESET" width="1" begin="1" end="1" resetval="0x0" description=" Counter reset control" range="1" rwaccess="R/W"/> 
		<bitfield id="ENBL" width="1" begin="0" end="0" resetval="0x0" description=" Counter enable control" range="0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTCR7" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTCR7" offset="0xA1C" width="32" description="">
		<bitfield id="WDRESET" width="8" begin="31" end="24" resetval="0x0" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="INPSEL" width="8" begin="23" end="16" resetval="0x0" description=" Counter Timer input selection. For WD mode it is the start event selector" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="MODESEL" width="2" begin="15" end="14" resetval="0x0" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" range="15 - 14" rwaccess="R/W"/> 
		<bitfield id="FILTER" width="1" begin="13" end="13" resetval="0x0" description=" Use associated operating mode filter in CTMODEFILTERn" range="13" rwaccess="R/W"/> 
		<bitfield id="DBG_TRIG_STAT" width="1" begin="12" end="12" resetval="0x0" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="12" rwaccess="R/W"/> 
		<bitfield id="WDMODE" width="1" begin="11" end="11" resetval="0x0" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="11" rwaccess="R/W"/> 
		<bitfield id="RESTART" width="1" begin="10" end="10" resetval="0x0" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="10" rwaccess="R/W"/> 
		<bitfield id="DBG" width="1" begin="9" end="9" resetval="0x0" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="9" rwaccess="R/W"/> 
		<bitfield id="INT" width="1" begin="8" end="8" resetval="0x0" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="8" rwaccess="R/W"/> 
		<bitfield id="CHNSDW" width="1" begin="7" end="7" resetval="0x0" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" range="7" rwaccess="R/W"/> 
		<bitfield id="OVRFLW" width="1" begin="6" end="6" resetval="0x0" description=" Counter is in duration or occurrence mode" range="6" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="2" begin="5" end="4" resetval="0x0" description=" Reserved, returns 0" range="5 - 4" rwaccess="R"/> 
		<bitfield id="DURMODE" width="1" begin="3" end="3" resetval="0x0" description=" Counter is in duration or occurrence mode" range="3" rwaccess="R/W"/> 
		<bitfield id="CHAIN" width="1" begin="2" end="2" resetval="0x0" description=" Counter is chained to an adjacent counter" range="2" rwaccess="R/W"/> 
		<bitfield id="RESET" width="1" begin="1" end="1" resetval="0x0" description=" Counter reset control" range="1" rwaccess="R/W"/> 
		<bitfield id="ENBL" width="1" begin="0" end="0" resetval="0x0" description=" Counter enable control" range="0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTCR8" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTCR8" offset="0xA20" width="32" description="">
		<bitfield id="WDRESET" width="8" begin="31" end="24" resetval="0x0" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="INPSEL" width="8" begin="23" end="16" resetval="0x0" description=" Counter Timer input selection. For WD mode it is the start event selector" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="MODESEL" width="2" begin="15" end="14" resetval="0x0" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" range="15 - 14" rwaccess="R/W"/> 
		<bitfield id="FILTER" width="1" begin="13" end="13" resetval="0x0" description=" Use associated operating mode filter in CTMODEFILTERn" range="13" rwaccess="R/W"/> 
		<bitfield id="DBG_TRIG_STAT" width="1" begin="12" end="12" resetval="0x0" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="12" rwaccess="R/W"/> 
		<bitfield id="WDMODE" width="1" begin="11" end="11" resetval="0x0" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="11" rwaccess="R/W"/> 
		<bitfield id="RESTART" width="1" begin="10" end="10" resetval="0x0" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="10" rwaccess="R/W"/> 
		<bitfield id="DBG" width="1" begin="9" end="9" resetval="0x0" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="9" rwaccess="R/W"/> 
		<bitfield id="INT" width="1" begin="8" end="8" resetval="0x0" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="8" rwaccess="R/W"/> 
		<bitfield id="CHNSDW" width="1" begin="7" end="7" resetval="0x0" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" range="7" rwaccess="R/W"/> 
		<bitfield id="OVRFLW" width="1" begin="6" end="6" resetval="0x0" description=" Counter is in duration or occurrence mode" range="6" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="2" begin="5" end="4" resetval="0x0" description=" Reserved, returns 0" range="5 - 4" rwaccess="R"/> 
		<bitfield id="DURMODE" width="1" begin="3" end="3" resetval="0x0" description=" Counter is in duration or occurrence mode" range="3" rwaccess="R/W"/> 
		<bitfield id="CHAIN" width="1" begin="2" end="2" resetval="0x0" description=" Counter is chained to an adjacent counter" range="2" rwaccess="R/W"/> 
		<bitfield id="RESET" width="1" begin="1" end="1" resetval="0x0" description=" Counter reset control" range="1" rwaccess="R/W"/> 
		<bitfield id="ENBL" width="1" begin="0" end="0" resetval="0x0" description=" Counter enable control" range="0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTCR9" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTCR9" offset="0xA24" width="32" description="">
		<bitfield id="WDRESET" width="8" begin="31" end="24" resetval="0x0" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="INPSEL" width="8" begin="23" end="16" resetval="0x0" description=" Counter Timer input selection. For WD mode it is the start event selector" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="MODESEL" width="2" begin="15" end="14" resetval="0x0" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" range="15 - 14" rwaccess="R/W"/> 
		<bitfield id="FILTER" width="1" begin="13" end="13" resetval="0x0" description=" Use associated operating mode filter in CTMODEFILTERn" range="13" rwaccess="R/W"/> 
		<bitfield id="DBG_TRIG_STAT" width="1" begin="12" end="12" resetval="0x0" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="12" rwaccess="R/W"/> 
		<bitfield id="WDMODE" width="1" begin="11" end="11" resetval="0x0" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="11" rwaccess="R/W"/> 
		<bitfield id="RESTART" width="1" begin="10" end="10" resetval="0x0" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="10" rwaccess="R/W"/> 
		<bitfield id="DBG" width="1" begin="9" end="9" resetval="0x0" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="9" rwaccess="R/W"/> 
		<bitfield id="INT" width="1" begin="8" end="8" resetval="0x0" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="8" rwaccess="R/W"/> 
		<bitfield id="CHNSDW" width="1" begin="7" end="7" resetval="0x0" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" range="7" rwaccess="R/W"/> 
		<bitfield id="OVRFLW" width="1" begin="6" end="6" resetval="0x0" description=" Counter is in duration or occurrence mode" range="6" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="2" begin="5" end="4" resetval="0x0" description=" Reserved, returns 0" range="5 - 4" rwaccess="R"/> 
		<bitfield id="DURMODE" width="1" begin="3" end="3" resetval="0x0" description=" Counter is in duration or occurrence mode" range="3" rwaccess="R/W"/> 
		<bitfield id="CHAIN" width="1" begin="2" end="2" resetval="0x0" description=" Counter is chained to an adjacent counter" range="2" rwaccess="R/W"/> 
		<bitfield id="RESET" width="1" begin="1" end="1" resetval="0x0" description=" Counter reset control" range="1" rwaccess="R/W"/> 
		<bitfield id="ENBL" width="1" begin="0" end="0" resetval="0x0" description=" Counter enable control" range="0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTCR10" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTCR10" offset="0xA28" width="32" description="">
		<bitfield id="WDRESET" width="8" begin="31" end="24" resetval="0x0" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="INPSEL" width="8" begin="23" end="16" resetval="0x0" description=" Counter Timer input selection. For WD mode it is the start event selector" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="MODESEL" width="2" begin="15" end="14" resetval="0x0" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" range="15 - 14" rwaccess="R/W"/> 
		<bitfield id="FILTER" width="1" begin="13" end="13" resetval="0x0" description=" Use associated operating mode filter in CTMODEFILTERn" range="13" rwaccess="R/W"/> 
		<bitfield id="DBG_TRIG_STAT" width="1" begin="12" end="12" resetval="0x0" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="12" rwaccess="R/W"/> 
		<bitfield id="WDMODE" width="1" begin="11" end="11" resetval="0x0" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="11" rwaccess="R/W"/> 
		<bitfield id="RESTART" width="1" begin="10" end="10" resetval="0x0" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="10" rwaccess="R/W"/> 
		<bitfield id="DBG" width="1" begin="9" end="9" resetval="0x0" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="9" rwaccess="R/W"/> 
		<bitfield id="INT" width="1" begin="8" end="8" resetval="0x0" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="8" rwaccess="R/W"/> 
		<bitfield id="CHNSDW" width="1" begin="7" end="7" resetval="0x0" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" range="7" rwaccess="R/W"/> 
		<bitfield id="OVRFLW" width="1" begin="6" end="6" resetval="0x0" description=" Counter is in duration or occurrence mode" range="6" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="2" begin="5" end="4" resetval="0x0" description=" Reserved, returns 0" range="5 - 4" rwaccess="R"/> 
		<bitfield id="DURMODE" width="1" begin="3" end="3" resetval="0x0" description=" Counter is in duration or occurrence mode" range="3" rwaccess="R/W"/> 
		<bitfield id="CHAIN" width="1" begin="2" end="2" resetval="0x0" description=" Counter is chained to an adjacent counter" range="2" rwaccess="R/W"/> 
		<bitfield id="RESET" width="1" begin="1" end="1" resetval="0x0" description=" Counter reset control" range="1" rwaccess="R/W"/> 
		<bitfield id="ENBL" width="1" begin="0" end="0" resetval="0x0" description=" Counter enable control" range="0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTCR11" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTCR11" offset="0xA2C" width="32" description="">
		<bitfield id="WDRESET" width="8" begin="31" end="24" resetval="0x0" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="INPSEL" width="8" begin="23" end="16" resetval="0x0" description=" Counter Timer input selection. For WD mode it is the start event selector" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="MODESEL" width="2" begin="15" end="14" resetval="0x0" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" range="15 - 14" rwaccess="R/W"/> 
		<bitfield id="FILTER" width="1" begin="13" end="13" resetval="0x0" description=" Use associated operating mode filter in CTMODEFILTERn" range="13" rwaccess="R/W"/> 
		<bitfield id="DBG_TRIG_STAT" width="1" begin="12" end="12" resetval="0x0" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="12" rwaccess="R/W"/> 
		<bitfield id="WDMODE" width="1" begin="11" end="11" resetval="0x0" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="11" rwaccess="R/W"/> 
		<bitfield id="RESTART" width="1" begin="10" end="10" resetval="0x0" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="10" rwaccess="R/W"/> 
		<bitfield id="DBG" width="1" begin="9" end="9" resetval="0x0" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="9" rwaccess="R/W"/> 
		<bitfield id="INT" width="1" begin="8" end="8" resetval="0x0" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="8" rwaccess="R/W"/> 
		<bitfield id="CHNSDW" width="1" begin="7" end="7" resetval="0x0" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" range="7" rwaccess="R/W"/> 
		<bitfield id="OVRFLW" width="1" begin="6" end="6" resetval="0x0" description=" Counter is in duration or occurrence mode" range="6" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="2" begin="5" end="4" resetval="0x0" description=" Reserved, returns 0" range="5 - 4" rwaccess="R"/> 
		<bitfield id="DURMODE" width="1" begin="3" end="3" resetval="0x0" description=" Counter is in duration or occurrence mode" range="3" rwaccess="R/W"/> 
		<bitfield id="CHAIN" width="1" begin="2" end="2" resetval="0x0" description=" Counter is chained to an adjacent counter" range="2" rwaccess="R/W"/> 
		<bitfield id="RESET" width="1" begin="1" end="1" resetval="0x0" description=" Counter reset control" range="1" rwaccess="R/W"/> 
		<bitfield id="ENBL" width="1" begin="0" end="0" resetval="0x0" description=" Counter enable control" range="0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTCR12" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTCR12" offset="0xA30" width="32" description="">
		<bitfield id="WDRESET" width="8" begin="31" end="24" resetval="0x0" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="INPSEL" width="8" begin="23" end="16" resetval="0x0" description=" Counter Timer input selection. For WD mode it is the start event selector" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="MODESEL" width="2" begin="15" end="14" resetval="0x0" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" range="15 - 14" rwaccess="R/W"/> 
		<bitfield id="FILTER" width="1" begin="13" end="13" resetval="0x0" description=" Use associated operating mode filter in CTMODEFILTERn" range="13" rwaccess="R/W"/> 
		<bitfield id="DBG_TRIG_STAT" width="1" begin="12" end="12" resetval="0x0" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="12" rwaccess="R/W"/> 
		<bitfield id="WDMODE" width="1" begin="11" end="11" resetval="0x0" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="11" rwaccess="R/W"/> 
		<bitfield id="RESTART" width="1" begin="10" end="10" resetval="0x0" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="10" rwaccess="R/W"/> 
		<bitfield id="DBG" width="1" begin="9" end="9" resetval="0x0" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="9" rwaccess="R/W"/> 
		<bitfield id="INT" width="1" begin="8" end="8" resetval="0x0" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="8" rwaccess="R/W"/> 
		<bitfield id="CHNSDW" width="1" begin="7" end="7" resetval="0x0" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" range="7" rwaccess="R/W"/> 
		<bitfield id="OVRFLW" width="1" begin="6" end="6" resetval="0x0" description=" Counter is in duration or occurrence mode" range="6" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="2" begin="5" end="4" resetval="0x0" description=" Reserved, returns 0" range="5 - 4" rwaccess="R"/> 
		<bitfield id="DURMODE" width="1" begin="3" end="3" resetval="0x0" description=" Counter is in duration or occurrence mode" range="3" rwaccess="R/W"/> 
		<bitfield id="CHAIN" width="1" begin="2" end="2" resetval="0x0" description=" Counter is chained to an adjacent counter" range="2" rwaccess="R/W"/> 
		<bitfield id="RESET" width="1" begin="1" end="1" resetval="0x0" description=" Counter reset control" range="1" rwaccess="R/W"/> 
		<bitfield id="ENBL" width="1" begin="0" end="0" resetval="0x0" description=" Counter enable control" range="0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTCR13" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTCR13" offset="0xA34" width="32" description="">
		<bitfield id="WDRESET" width="8" begin="31" end="24" resetval="0x0" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="INPSEL" width="8" begin="23" end="16" resetval="0x0" description=" Counter Timer input selection. For WD mode it is the start event selector" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="MODESEL" width="2" begin="15" end="14" resetval="0x0" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" range="15 - 14" rwaccess="R/W"/> 
		<bitfield id="FILTER" width="1" begin="13" end="13" resetval="0x0" description=" Use associated operating mode filter in CTMODEFILTERn" range="13" rwaccess="R/W"/> 
		<bitfield id="DBG_TRIG_STAT" width="1" begin="12" end="12" resetval="0x0" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="12" rwaccess="R/W"/> 
		<bitfield id="WDMODE" width="1" begin="11" end="11" resetval="0x0" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="11" rwaccess="R/W"/> 
		<bitfield id="RESTART" width="1" begin="10" end="10" resetval="0x0" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="10" rwaccess="R/W"/> 
		<bitfield id="DBG" width="1" begin="9" end="9" resetval="0x0" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="9" rwaccess="R/W"/> 
		<bitfield id="INT" width="1" begin="8" end="8" resetval="0x0" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="8" rwaccess="R/W"/> 
		<bitfield id="CHNSDW" width="1" begin="7" end="7" resetval="0x0" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" range="7" rwaccess="R/W"/> 
		<bitfield id="OVRFLW" width="1" begin="6" end="6" resetval="0x0" description=" Counter is in duration or occurrence mode" range="6" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="2" begin="5" end="4" resetval="0x0" description=" Reserved, returns 0" range="5 - 4" rwaccess="R"/> 
		<bitfield id="DURMODE" width="1" begin="3" end="3" resetval="0x0" description=" Counter is in duration or occurrence mode" range="3" rwaccess="R/W"/> 
		<bitfield id="CHAIN" width="1" begin="2" end="2" resetval="0x0" description=" Counter is chained to an adjacent counter" range="2" rwaccess="R/W"/> 
		<bitfield id="RESET" width="1" begin="1" end="1" resetval="0x0" description=" Counter reset control" range="1" rwaccess="R/W"/> 
		<bitfield id="ENBL" width="1" begin="0" end="0" resetval="0x0" description=" Counter enable control" range="0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTCR14" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTCR14" offset="0xA38" width="32" description="">
		<bitfield id="WDRESET" width="8" begin="31" end="24" resetval="0x0" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="INPSEL" width="8" begin="23" end="16" resetval="0x0" description=" Counter Timer input selection. For WD mode it is the start event selector" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="MODESEL" width="2" begin="15" end="14" resetval="0x0" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" range="15 - 14" rwaccess="R/W"/> 
		<bitfield id="FILTER" width="1" begin="13" end="13" resetval="0x0" description=" Use associated operating mode filter in CTMODEFILTERn" range="13" rwaccess="R/W"/> 
		<bitfield id="DBG_TRIG_STAT" width="1" begin="12" end="12" resetval="0x0" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="12" rwaccess="R/W"/> 
		<bitfield id="WDMODE" width="1" begin="11" end="11" resetval="0x0" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="11" rwaccess="R/W"/> 
		<bitfield id="RESTART" width="1" begin="10" end="10" resetval="0x0" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="10" rwaccess="R/W"/> 
		<bitfield id="DBG" width="1" begin="9" end="9" resetval="0x0" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="9" rwaccess="R/W"/> 
		<bitfield id="INT" width="1" begin="8" end="8" resetval="0x0" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="8" rwaccess="R/W"/> 
		<bitfield id="CHNSDW" width="1" begin="7" end="7" resetval="0x0" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" range="7" rwaccess="R/W"/> 
		<bitfield id="OVRFLW" width="1" begin="6" end="6" resetval="0x0" description=" Counter is in duration or occurrence mode" range="6" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="2" begin="5" end="4" resetval="0x0" description=" Reserved, returns 0" range="5 - 4" rwaccess="R"/> 
		<bitfield id="DURMODE" width="1" begin="3" end="3" resetval="0x0" description=" Counter is in duration or occurrence mode" range="3" rwaccess="R/W"/> 
		<bitfield id="CHAIN" width="1" begin="2" end="2" resetval="0x0" description=" Counter is chained to an adjacent counter" range="2" rwaccess="R/W"/> 
		<bitfield id="RESET" width="1" begin="1" end="1" resetval="0x0" description=" Counter reset control" range="1" rwaccess="R/W"/> 
		<bitfield id="ENBL" width="1" begin="0" end="0" resetval="0x0" description=" Counter enable control" range="0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTCR15" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTCR15" offset="0xA3C" width="32" description="">
		<bitfield id="WDRESET" width="8" begin="31" end="24" resetval="0x0" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="INPSEL" width="8" begin="23" end="16" resetval="0x0" description=" Counter Timer input selection. For WD mode it is the start event selector" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="MODESEL" width="2" begin="15" end="14" resetval="0x0" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" range="15 - 14" rwaccess="R/W"/> 
		<bitfield id="FILTER" width="1" begin="13" end="13" resetval="0x0" description=" Use associated operating mode filter in CTMODEFILTERn" range="13" rwaccess="R/W"/> 
		<bitfield id="DBG_TRIG_STAT" width="1" begin="12" end="12" resetval="0x0" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="12" rwaccess="R/W"/> 
		<bitfield id="WDMODE" width="1" begin="11" end="11" resetval="0x0" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="11" rwaccess="R/W"/> 
		<bitfield id="RESTART" width="1" begin="10" end="10" resetval="0x0" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="10" rwaccess="R/W"/> 
		<bitfield id="DBG" width="1" begin="9" end="9" resetval="0x0" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="9" rwaccess="R/W"/> 
		<bitfield id="INT" width="1" begin="8" end="8" resetval="0x0" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="8" rwaccess="R/W"/> 
		<bitfield id="CHNSDW" width="1" begin="7" end="7" resetval="0x0" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" range="7" rwaccess="R/W"/> 
		<bitfield id="OVRFLW" width="1" begin="6" end="6" resetval="0x0" description=" Counter is in duration or occurrence mode" range="6" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="2" begin="5" end="4" resetval="0x0" description=" Reserved, returns 0" range="5 - 4" rwaccess="R"/> 
		<bitfield id="DURMODE" width="1" begin="3" end="3" resetval="0x0" description=" Counter is in duration or occurrence mode" range="3" rwaccess="R/W"/> 
		<bitfield id="CHAIN" width="1" begin="2" end="2" resetval="0x0" description=" Counter is chained to an adjacent counter" range="2" rwaccess="R/W"/> 
		<bitfield id="RESET" width="1" begin="1" end="1" resetval="0x0" description=" Counter reset control" range="1" rwaccess="R/W"/> 
		<bitfield id="ENBL" width="1" begin="0" end="0" resetval="0x0" description=" Counter enable control" range="0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTCR16" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTCR16" offset="0xA40" width="32" description="">
		<bitfield id="WDRESET" width="8" begin="31" end="24" resetval="0x0" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="INPSEL" width="8" begin="23" end="16" resetval="0x0" description=" Counter Timer input selection. For WD mode it is the start event selector" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="MODESEL" width="2" begin="15" end="14" resetval="0x0" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" range="15 - 14" rwaccess="R/W"/> 
		<bitfield id="FILTER" width="1" begin="13" end="13" resetval="0x0" description=" Use associated operating mode filter in CTMODEFILTERn" range="13" rwaccess="R/W"/> 
		<bitfield id="DBG_TRIG_STAT" width="1" begin="12" end="12" resetval="0x0" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="12" rwaccess="R/W"/> 
		<bitfield id="WDMODE" width="1" begin="11" end="11" resetval="0x0" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="11" rwaccess="R/W"/> 
		<bitfield id="RESTART" width="1" begin="10" end="10" resetval="0x0" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="10" rwaccess="R/W"/> 
		<bitfield id="DBG" width="1" begin="9" end="9" resetval="0x0" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="9" rwaccess="R/W"/> 
		<bitfield id="INT" width="1" begin="8" end="8" resetval="0x0" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="8" rwaccess="R/W"/> 
		<bitfield id="CHNSDW" width="1" begin="7" end="7" resetval="0x0" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" range="7" rwaccess="R/W"/> 
		<bitfield id="OVRFLW" width="1" begin="6" end="6" resetval="0x0" description=" Counter is in duration or occurrence mode" range="6" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="2" begin="5" end="4" resetval="0x0" description=" Reserved, returns 0" range="5 - 4" rwaccess="R"/> 
		<bitfield id="DURMODE" width="1" begin="3" end="3" resetval="0x0" description=" Counter is in duration or occurrence mode" range="3" rwaccess="R/W"/> 
		<bitfield id="CHAIN" width="1" begin="2" end="2" resetval="0x0" description=" Counter is chained to an adjacent counter" range="2" rwaccess="R/W"/> 
		<bitfield id="RESET" width="1" begin="1" end="1" resetval="0x0" description=" Counter reset control" range="1" rwaccess="R/W"/> 
		<bitfield id="ENBL" width="1" begin="0" end="0" resetval="0x0" description=" Counter enable control" range="0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTCR17" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTCR17" offset="0xA44" width="32" description="">
		<bitfield id="WDRESET" width="8" begin="31" end="24" resetval="0x0" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="INPSEL" width="8" begin="23" end="16" resetval="0x0" description=" Counter Timer input selection. For WD mode it is the start event selector" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="MODESEL" width="2" begin="15" end="14" resetval="0x0" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" range="15 - 14" rwaccess="R/W"/> 
		<bitfield id="FILTER" width="1" begin="13" end="13" resetval="0x0" description=" Use associated operating mode filter in CTMODEFILTERn" range="13" rwaccess="R/W"/> 
		<bitfield id="DBG_TRIG_STAT" width="1" begin="12" end="12" resetval="0x0" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="12" rwaccess="R/W"/> 
		<bitfield id="WDMODE" width="1" begin="11" end="11" resetval="0x0" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="11" rwaccess="R/W"/> 
		<bitfield id="RESTART" width="1" begin="10" end="10" resetval="0x0" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="10" rwaccess="R/W"/> 
		<bitfield id="DBG" width="1" begin="9" end="9" resetval="0x0" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="9" rwaccess="R/W"/> 
		<bitfield id="INT" width="1" begin="8" end="8" resetval="0x0" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="8" rwaccess="R/W"/> 
		<bitfield id="CHNSDW" width="1" begin="7" end="7" resetval="0x0" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" range="7" rwaccess="R/W"/> 
		<bitfield id="OVRFLW" width="1" begin="6" end="6" resetval="0x0" description=" Counter is in duration or occurrence mode" range="6" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="2" begin="5" end="4" resetval="0x0" description=" Reserved, returns 0" range="5 - 4" rwaccess="R"/> 
		<bitfield id="DURMODE" width="1" begin="3" end="3" resetval="0x0" description=" Counter is in duration or occurrence mode" range="3" rwaccess="R/W"/> 
		<bitfield id="CHAIN" width="1" begin="2" end="2" resetval="0x0" description=" Counter is chained to an adjacent counter" range="2" rwaccess="R/W"/> 
		<bitfield id="RESET" width="1" begin="1" end="1" resetval="0x0" description=" Counter reset control" range="1" rwaccess="R/W"/> 
		<bitfield id="ENBL" width="1" begin="0" end="0" resetval="0x0" description=" Counter enable control" range="0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTCR18" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTCR18" offset="0xA48" width="32" description="">
		<bitfield id="WDRESET" width="8" begin="31" end="24" resetval="0x0" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="INPSEL" width="8" begin="23" end="16" resetval="0x0" description=" Counter Timer input selection. For WD mode it is the start event selector" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="MODESEL" width="2" begin="15" end="14" resetval="0x0" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" range="15 - 14" rwaccess="R/W"/> 
		<bitfield id="FILTER" width="1" begin="13" end="13" resetval="0x0" description=" Use associated operating mode filter in CTMODEFILTERn" range="13" rwaccess="R/W"/> 
		<bitfield id="DBG_TRIG_STAT" width="1" begin="12" end="12" resetval="0x0" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="12" rwaccess="R/W"/> 
		<bitfield id="WDMODE" width="1" begin="11" end="11" resetval="0x0" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="11" rwaccess="R/W"/> 
		<bitfield id="RESTART" width="1" begin="10" end="10" resetval="0x0" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="10" rwaccess="R/W"/> 
		<bitfield id="DBG" width="1" begin="9" end="9" resetval="0x0" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="9" rwaccess="R/W"/> 
		<bitfield id="INT" width="1" begin="8" end="8" resetval="0x0" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="8" rwaccess="R/W"/> 
		<bitfield id="CHNSDW" width="1" begin="7" end="7" resetval="0x0" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" range="7" rwaccess="R/W"/> 
		<bitfield id="OVRFLW" width="1" begin="6" end="6" resetval="0x0" description=" Counter is in duration or occurrence mode" range="6" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="2" begin="5" end="4" resetval="0x0" description=" Reserved, returns 0" range="5 - 4" rwaccess="R"/> 
		<bitfield id="DURMODE" width="1" begin="3" end="3" resetval="0x0" description=" Counter is in duration or occurrence mode" range="3" rwaccess="R/W"/> 
		<bitfield id="CHAIN" width="1" begin="2" end="2" resetval="0x0" description=" Counter is chained to an adjacent counter" range="2" rwaccess="R/W"/> 
		<bitfield id="RESET" width="1" begin="1" end="1" resetval="0x0" description=" Counter reset control" range="1" rwaccess="R/W"/> 
		<bitfield id="ENBL" width="1" begin="0" end="0" resetval="0x0" description=" Counter enable control" range="0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTCR19" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTCR19" offset="0xA4C" width="32" description="">
		<bitfield id="WDRESET" width="8" begin="31" end="24" resetval="0x0" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="INPSEL" width="8" begin="23" end="16" resetval="0x0" description=" Counter Timer input selection. For WD mode it is the start event selector" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="MODESEL" width="2" begin="15" end="14" resetval="0x0" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" range="15 - 14" rwaccess="R/W"/> 
		<bitfield id="FILTER" width="1" begin="13" end="13" resetval="0x0" description=" Use associated operating mode filter in CTMODEFILTERn" range="13" rwaccess="R/W"/> 
		<bitfield id="DBG_TRIG_STAT" width="1" begin="12" end="12" resetval="0x0" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="12" rwaccess="R/W"/> 
		<bitfield id="WDMODE" width="1" begin="11" end="11" resetval="0x0" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="11" rwaccess="R/W"/> 
		<bitfield id="RESTART" width="1" begin="10" end="10" resetval="0x0" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="10" rwaccess="R/W"/> 
		<bitfield id="DBG" width="1" begin="9" end="9" resetval="0x0" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="9" rwaccess="R/W"/> 
		<bitfield id="INT" width="1" begin="8" end="8" resetval="0x0" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="8" rwaccess="R/W"/> 
		<bitfield id="CHNSDW" width="1" begin="7" end="7" resetval="0x0" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" range="7" rwaccess="R/W"/> 
		<bitfield id="OVRFLW" width="1" begin="6" end="6" resetval="0x0" description=" Counter is in duration or occurrence mode" range="6" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="2" begin="5" end="4" resetval="0x0" description=" Reserved, returns 0" range="5 - 4" rwaccess="R"/> 
		<bitfield id="DURMODE" width="1" begin="3" end="3" resetval="0x0" description=" Counter is in duration or occurrence mode" range="3" rwaccess="R/W"/> 
		<bitfield id="CHAIN" width="1" begin="2" end="2" resetval="0x0" description=" Counter is chained to an adjacent counter" range="2" rwaccess="R/W"/> 
		<bitfield id="RESET" width="1" begin="1" end="1" resetval="0x0" description=" Counter reset control" range="1" rwaccess="R/W"/> 
		<bitfield id="ENBL" width="1" begin="0" end="0" resetval="0x0" description=" Counter enable control" range="0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTCR20" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTCR20" offset="0xA50" width="32" description="">
		<bitfield id="WDRESET" width="8" begin="31" end="24" resetval="0x0" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="INPSEL" width="8" begin="23" end="16" resetval="0x0" description=" Counter Timer input selection. For WD mode it is the start event selector" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="MODESEL" width="2" begin="15" end="14" resetval="0x0" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" range="15 - 14" rwaccess="R/W"/> 
		<bitfield id="FILTER" width="1" begin="13" end="13" resetval="0x0" description=" Use associated operating mode filter in CTMODEFILTERn" range="13" rwaccess="R/W"/> 
		<bitfield id="DBG_TRIG_STAT" width="1" begin="12" end="12" resetval="0x0" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="12" rwaccess="R/W"/> 
		<bitfield id="WDMODE" width="1" begin="11" end="11" resetval="0x0" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="11" rwaccess="R/W"/> 
		<bitfield id="RESTART" width="1" begin="10" end="10" resetval="0x0" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="10" rwaccess="R/W"/> 
		<bitfield id="DBG" width="1" begin="9" end="9" resetval="0x0" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="9" rwaccess="R/W"/> 
		<bitfield id="INT" width="1" begin="8" end="8" resetval="0x0" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="8" rwaccess="R/W"/> 
		<bitfield id="CHNSDW" width="1" begin="7" end="7" resetval="0x0" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" range="7" rwaccess="R/W"/> 
		<bitfield id="OVRFLW" width="1" begin="6" end="6" resetval="0x0" description=" Counter is in duration or occurrence mode" range="6" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="2" begin="5" end="4" resetval="0x0" description=" Reserved, returns 0" range="5 - 4" rwaccess="R"/> 
		<bitfield id="DURMODE" width="1" begin="3" end="3" resetval="0x0" description=" Counter is in duration or occurrence mode" range="3" rwaccess="R/W"/> 
		<bitfield id="CHAIN" width="1" begin="2" end="2" resetval="0x0" description=" Counter is chained to an adjacent counter" range="2" rwaccess="R/W"/> 
		<bitfield id="RESET" width="1" begin="1" end="1" resetval="0x0" description=" Counter reset control" range="1" rwaccess="R/W"/> 
		<bitfield id="ENBL" width="1" begin="0" end="0" resetval="0x0" description=" Counter enable control" range="0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTCR21" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTCR21" offset="0xA54" width="32" description="">
		<bitfield id="WDRESET" width="8" begin="31" end="24" resetval="0x0" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="INPSEL" width="8" begin="23" end="16" resetval="0x0" description=" Counter Timer input selection. For WD mode it is the start event selector" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="MODESEL" width="2" begin="15" end="14" resetval="0x0" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" range="15 - 14" rwaccess="R/W"/> 
		<bitfield id="FILTER" width="1" begin="13" end="13" resetval="0x0" description=" Use associated operating mode filter in CTMODEFILTERn" range="13" rwaccess="R/W"/> 
		<bitfield id="DBG_TRIG_STAT" width="1" begin="12" end="12" resetval="0x0" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="12" rwaccess="R/W"/> 
		<bitfield id="WDMODE" width="1" begin="11" end="11" resetval="0x0" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="11" rwaccess="R/W"/> 
		<bitfield id="RESTART" width="1" begin="10" end="10" resetval="0x0" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="10" rwaccess="R/W"/> 
		<bitfield id="DBG" width="1" begin="9" end="9" resetval="0x0" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="9" rwaccess="R/W"/> 
		<bitfield id="INT" width="1" begin="8" end="8" resetval="0x0" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="8" rwaccess="R/W"/> 
		<bitfield id="CHNSDW" width="1" begin="7" end="7" resetval="0x0" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" range="7" rwaccess="R/W"/> 
		<bitfield id="OVRFLW" width="1" begin="6" end="6" resetval="0x0" description=" Counter is in duration or occurrence mode" range="6" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="2" begin="5" end="4" resetval="0x0" description=" Reserved, returns 0" range="5 - 4" rwaccess="R"/> 
		<bitfield id="DURMODE" width="1" begin="3" end="3" resetval="0x0" description=" Counter is in duration or occurrence mode" range="3" rwaccess="R/W"/> 
		<bitfield id="CHAIN" width="1" begin="2" end="2" resetval="0x0" description=" Counter is chained to an adjacent counter" range="2" rwaccess="R/W"/> 
		<bitfield id="RESET" width="1" begin="1" end="1" resetval="0x0" description=" Counter reset control" range="1" rwaccess="R/W"/> 
		<bitfield id="ENBL" width="1" begin="0" end="0" resetval="0x0" description=" Counter enable control" range="0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTCR22" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTCR22" offset="0xA58" width="32" description="">
		<bitfield id="WDRESET" width="8" begin="31" end="24" resetval="0x0" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="INPSEL" width="8" begin="23" end="16" resetval="0x0" description=" Counter Timer input selection. For WD mode it is the start event selector" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="MODESEL" width="2" begin="15" end="14" resetval="0x0" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" range="15 - 14" rwaccess="R/W"/> 
		<bitfield id="FILTER" width="1" begin="13" end="13" resetval="0x0" description=" Use associated operating mode filter in CTMODEFILTERn" range="13" rwaccess="R/W"/> 
		<bitfield id="DBG_TRIG_STAT" width="1" begin="12" end="12" resetval="0x0" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="12" rwaccess="R/W"/> 
		<bitfield id="WDMODE" width="1" begin="11" end="11" resetval="0x0" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="11" rwaccess="R/W"/> 
		<bitfield id="RESTART" width="1" begin="10" end="10" resetval="0x0" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="10" rwaccess="R/W"/> 
		<bitfield id="DBG" width="1" begin="9" end="9" resetval="0x0" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="9" rwaccess="R/W"/> 
		<bitfield id="INT" width="1" begin="8" end="8" resetval="0x0" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="8" rwaccess="R/W"/> 
		<bitfield id="CHNSDW" width="1" begin="7" end="7" resetval="0x0" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" range="7" rwaccess="R/W"/> 
		<bitfield id="OVRFLW" width="1" begin="6" end="6" resetval="0x0" description=" Counter is in duration or occurrence mode" range="6" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="2" begin="5" end="4" resetval="0x0" description=" Reserved, returns 0" range="5 - 4" rwaccess="R"/> 
		<bitfield id="DURMODE" width="1" begin="3" end="3" resetval="0x0" description=" Counter is in duration or occurrence mode" range="3" rwaccess="R/W"/> 
		<bitfield id="CHAIN" width="1" begin="2" end="2" resetval="0x0" description=" Counter is chained to an adjacent counter" range="2" rwaccess="R/W"/> 
		<bitfield id="RESET" width="1" begin="1" end="1" resetval="0x0" description=" Counter reset control" range="1" rwaccess="R/W"/> 
		<bitfield id="ENBL" width="1" begin="0" end="0" resetval="0x0" description=" Counter enable control" range="0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTCR23" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTCR23" offset="0xA5C" width="32" description="">
		<bitfield id="WDRESET" width="8" begin="31" end="24" resetval="0x0" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="INPSEL" width="8" begin="23" end="16" resetval="0x0" description=" Counter Timer input selection. For WD mode it is the start event selector" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="MODESEL" width="2" begin="15" end="14" resetval="0x0" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" range="15 - 14" rwaccess="R/W"/> 
		<bitfield id="FILTER" width="1" begin="13" end="13" resetval="0x0" description=" Use associated operating mode filter in CTMODEFILTERn" range="13" rwaccess="R/W"/> 
		<bitfield id="DBG_TRIG_STAT" width="1" begin="12" end="12" resetval="0x0" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="12" rwaccess="R/W"/> 
		<bitfield id="WDMODE" width="1" begin="11" end="11" resetval="0x0" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="11" rwaccess="R/W"/> 
		<bitfield id="RESTART" width="1" begin="10" end="10" resetval="0x0" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="10" rwaccess="R/W"/> 
		<bitfield id="DBG" width="1" begin="9" end="9" resetval="0x0" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="9" rwaccess="R/W"/> 
		<bitfield id="INT" width="1" begin="8" end="8" resetval="0x0" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="8" rwaccess="R/W"/> 
		<bitfield id="CHNSDW" width="1" begin="7" end="7" resetval="0x0" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" range="7" rwaccess="R/W"/> 
		<bitfield id="OVRFLW" width="1" begin="6" end="6" resetval="0x0" description=" Counter is in duration or occurrence mode" range="6" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="2" begin="5" end="4" resetval="0x0" description=" Reserved, returns 0" range="5 - 4" rwaccess="R"/> 
		<bitfield id="DURMODE" width="1" begin="3" end="3" resetval="0x0" description=" Counter is in duration or occurrence mode" range="3" rwaccess="R/W"/> 
		<bitfield id="CHAIN" width="1" begin="2" end="2" resetval="0x0" description=" Counter is chained to an adjacent counter" range="2" rwaccess="R/W"/> 
		<bitfield id="RESET" width="1" begin="1" end="1" resetval="0x0" description=" Counter reset control" range="1" rwaccess="R/W"/> 
		<bitfield id="ENBL" width="1" begin="0" end="0" resetval="0x0" description=" Counter enable control" range="0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTCR24" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTCR24" offset="0xA60" width="32" description="">
		<bitfield id="WDRESET" width="8" begin="31" end="24" resetval="0x0" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="INPSEL" width="8" begin="23" end="16" resetval="0x0" description=" Counter Timer input selection. For WD mode it is the start event selector" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="MODESEL" width="2" begin="15" end="14" resetval="0x0" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" range="15 - 14" rwaccess="R/W"/> 
		<bitfield id="FILTER" width="1" begin="13" end="13" resetval="0x0" description=" Use associated operating mode filter in CTMODEFILTERn" range="13" rwaccess="R/W"/> 
		<bitfield id="DBG_TRIG_STAT" width="1" begin="12" end="12" resetval="0x0" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="12" rwaccess="R/W"/> 
		<bitfield id="WDMODE" width="1" begin="11" end="11" resetval="0x0" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="11" rwaccess="R/W"/> 
		<bitfield id="RESTART" width="1" begin="10" end="10" resetval="0x0" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="10" rwaccess="R/W"/> 
		<bitfield id="DBG" width="1" begin="9" end="9" resetval="0x0" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="9" rwaccess="R/W"/> 
		<bitfield id="INT" width="1" begin="8" end="8" resetval="0x0" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="8" rwaccess="R/W"/> 
		<bitfield id="CHNSDW" width="1" begin="7" end="7" resetval="0x0" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" range="7" rwaccess="R/W"/> 
		<bitfield id="OVRFLW" width="1" begin="6" end="6" resetval="0x0" description=" Counter is in duration or occurrence mode" range="6" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="2" begin="5" end="4" resetval="0x0" description=" Reserved, returns 0" range="5 - 4" rwaccess="R"/> 
		<bitfield id="DURMODE" width="1" begin="3" end="3" resetval="0x0" description=" Counter is in duration or occurrence mode" range="3" rwaccess="R/W"/> 
		<bitfield id="CHAIN" width="1" begin="2" end="2" resetval="0x0" description=" Counter is chained to an adjacent counter" range="2" rwaccess="R/W"/> 
		<bitfield id="RESET" width="1" begin="1" end="1" resetval="0x0" description=" Counter reset control" range="1" rwaccess="R/W"/> 
		<bitfield id="ENBL" width="1" begin="0" end="0" resetval="0x0" description=" Counter enable control" range="0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTCR25" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTCR25" offset="0xA64" width="32" description="">
		<bitfield id="WDRESET" width="8" begin="31" end="24" resetval="0x0" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="INPSEL" width="8" begin="23" end="16" resetval="0x0" description=" Counter Timer input selection. For WD mode it is the start event selector" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="MODESEL" width="2" begin="15" end="14" resetval="0x0" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" range="15 - 14" rwaccess="R/W"/> 
		<bitfield id="FILTER" width="1" begin="13" end="13" resetval="0x0" description=" Use associated operating mode filter in CTMODEFILTERn" range="13" rwaccess="R/W"/> 
		<bitfield id="DBG_TRIG_STAT" width="1" begin="12" end="12" resetval="0x0" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="12" rwaccess="R/W"/> 
		<bitfield id="WDMODE" width="1" begin="11" end="11" resetval="0x0" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="11" rwaccess="R/W"/> 
		<bitfield id="RESTART" width="1" begin="10" end="10" resetval="0x0" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="10" rwaccess="R/W"/> 
		<bitfield id="DBG" width="1" begin="9" end="9" resetval="0x0" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="9" rwaccess="R/W"/> 
		<bitfield id="INT" width="1" begin="8" end="8" resetval="0x0" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="8" rwaccess="R/W"/> 
		<bitfield id="CHNSDW" width="1" begin="7" end="7" resetval="0x0" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" range="7" rwaccess="R/W"/> 
		<bitfield id="OVRFLW" width="1" begin="6" end="6" resetval="0x0" description=" Counter is in duration or occurrence mode" range="6" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="2" begin="5" end="4" resetval="0x0" description=" Reserved, returns 0" range="5 - 4" rwaccess="R"/> 
		<bitfield id="DURMODE" width="1" begin="3" end="3" resetval="0x0" description=" Counter is in duration or occurrence mode" range="3" rwaccess="R/W"/> 
		<bitfield id="CHAIN" width="1" begin="2" end="2" resetval="0x0" description=" Counter is chained to an adjacent counter" range="2" rwaccess="R/W"/> 
		<bitfield id="RESET" width="1" begin="1" end="1" resetval="0x0" description=" Counter reset control" range="1" rwaccess="R/W"/> 
		<bitfield id="ENBL" width="1" begin="0" end="0" resetval="0x0" description=" Counter enable control" range="0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTCR26" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTCR26" offset="0xA68" width="32" description="">
		<bitfield id="WDRESET" width="8" begin="31" end="24" resetval="0x0" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="INPSEL" width="8" begin="23" end="16" resetval="0x0" description=" Counter Timer input selection. For WD mode it is the start event selector" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="MODESEL" width="2" begin="15" end="14" resetval="0x0" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" range="15 - 14" rwaccess="R/W"/> 
		<bitfield id="FILTER" width="1" begin="13" end="13" resetval="0x0" description=" Use associated operating mode filter in CTMODEFILTERn" range="13" rwaccess="R/W"/> 
		<bitfield id="DBG_TRIG_STAT" width="1" begin="12" end="12" resetval="0x0" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="12" rwaccess="R/W"/> 
		<bitfield id="WDMODE" width="1" begin="11" end="11" resetval="0x0" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="11" rwaccess="R/W"/> 
		<bitfield id="RESTART" width="1" begin="10" end="10" resetval="0x0" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="10" rwaccess="R/W"/> 
		<bitfield id="DBG" width="1" begin="9" end="9" resetval="0x0" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="9" rwaccess="R/W"/> 
		<bitfield id="INT" width="1" begin="8" end="8" resetval="0x0" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="8" rwaccess="R/W"/> 
		<bitfield id="CHNSDW" width="1" begin="7" end="7" resetval="0x0" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" range="7" rwaccess="R/W"/> 
		<bitfield id="OVRFLW" width="1" begin="6" end="6" resetval="0x0" description=" Counter is in duration or occurrence mode" range="6" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="2" begin="5" end="4" resetval="0x0" description=" Reserved, returns 0" range="5 - 4" rwaccess="R"/> 
		<bitfield id="DURMODE" width="1" begin="3" end="3" resetval="0x0" description=" Counter is in duration or occurrence mode" range="3" rwaccess="R/W"/> 
		<bitfield id="CHAIN" width="1" begin="2" end="2" resetval="0x0" description=" Counter is chained to an adjacent counter" range="2" rwaccess="R/W"/> 
		<bitfield id="RESET" width="1" begin="1" end="1" resetval="0x0" description=" Counter reset control" range="1" rwaccess="R/W"/> 
		<bitfield id="ENBL" width="1" begin="0" end="0" resetval="0x0" description=" Counter enable control" range="0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTCR27" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTCR27" offset="0xA6C" width="32" description="">
		<bitfield id="WDRESET" width="8" begin="31" end="24" resetval="0x0" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="INPSEL" width="8" begin="23" end="16" resetval="0x0" description=" Counter Timer input selection. For WD mode it is the start event selector" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="MODESEL" width="2" begin="15" end="14" resetval="0x0" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" range="15 - 14" rwaccess="R/W"/> 
		<bitfield id="FILTER" width="1" begin="13" end="13" resetval="0x0" description=" Use associated operating mode filter in CTMODEFILTERn" range="13" rwaccess="R/W"/> 
		<bitfield id="DBG_TRIG_STAT" width="1" begin="12" end="12" resetval="0x0" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="12" rwaccess="R/W"/> 
		<bitfield id="WDMODE" width="1" begin="11" end="11" resetval="0x0" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="11" rwaccess="R/W"/> 
		<bitfield id="RESTART" width="1" begin="10" end="10" resetval="0x0" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="10" rwaccess="R/W"/> 
		<bitfield id="DBG" width="1" begin="9" end="9" resetval="0x0" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="9" rwaccess="R/W"/> 
		<bitfield id="INT" width="1" begin="8" end="8" resetval="0x0" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="8" rwaccess="R/W"/> 
		<bitfield id="CHNSDW" width="1" begin="7" end="7" resetval="0x0" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" range="7" rwaccess="R/W"/> 
		<bitfield id="OVRFLW" width="1" begin="6" end="6" resetval="0x0" description=" Counter is in duration or occurrence mode" range="6" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="2" begin="5" end="4" resetval="0x0" description=" Reserved, returns 0" range="5 - 4" rwaccess="R"/> 
		<bitfield id="DURMODE" width="1" begin="3" end="3" resetval="0x0" description=" Counter is in duration or occurrence mode" range="3" rwaccess="R/W"/> 
		<bitfield id="CHAIN" width="1" begin="2" end="2" resetval="0x0" description=" Counter is chained to an adjacent counter" range="2" rwaccess="R/W"/> 
		<bitfield id="RESET" width="1" begin="1" end="1" resetval="0x0" description=" Counter reset control" range="1" rwaccess="R/W"/> 
		<bitfield id="ENBL" width="1" begin="0" end="0" resetval="0x0" description=" Counter enable control" range="0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTCR28" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTCR28" offset="0xA70" width="32" description="">
		<bitfield id="WDRESET" width="8" begin="31" end="24" resetval="0x0" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="INPSEL" width="8" begin="23" end="16" resetval="0x0" description=" Counter Timer input selection. For WD mode it is the start event selector" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="MODESEL" width="2" begin="15" end="14" resetval="0x0" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" range="15 - 14" rwaccess="R/W"/> 
		<bitfield id="FILTER" width="1" begin="13" end="13" resetval="0x0" description=" Use associated operating mode filter in CTMODEFILTERn" range="13" rwaccess="R/W"/> 
		<bitfield id="DBG_TRIG_STAT" width="1" begin="12" end="12" resetval="0x0" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="12" rwaccess="R/W"/> 
		<bitfield id="WDMODE" width="1" begin="11" end="11" resetval="0x0" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="11" rwaccess="R/W"/> 
		<bitfield id="RESTART" width="1" begin="10" end="10" resetval="0x0" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="10" rwaccess="R/W"/> 
		<bitfield id="DBG" width="1" begin="9" end="9" resetval="0x0" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="9" rwaccess="R/W"/> 
		<bitfield id="INT" width="1" begin="8" end="8" resetval="0x0" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="8" rwaccess="R/W"/> 
		<bitfield id="CHNSDW" width="1" begin="7" end="7" resetval="0x0" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" range="7" rwaccess="R/W"/> 
		<bitfield id="OVRFLW" width="1" begin="6" end="6" resetval="0x0" description=" Counter is in duration or occurrence mode" range="6" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="2" begin="5" end="4" resetval="0x0" description=" Reserved, returns 0" range="5 - 4" rwaccess="R"/> 
		<bitfield id="DURMODE" width="1" begin="3" end="3" resetval="0x0" description=" Counter is in duration or occurrence mode" range="3" rwaccess="R/W"/> 
		<bitfield id="CHAIN" width="1" begin="2" end="2" resetval="0x0" description=" Counter is chained to an adjacent counter" range="2" rwaccess="R/W"/> 
		<bitfield id="RESET" width="1" begin="1" end="1" resetval="0x0" description=" Counter reset control" range="1" rwaccess="R/W"/> 
		<bitfield id="ENBL" width="1" begin="0" end="0" resetval="0x0" description=" Counter enable control" range="0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTCR29" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTCR29" offset="0xA74" width="32" description="">
		<bitfield id="WDRESET" width="8" begin="31" end="24" resetval="0x0" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="INPSEL" width="8" begin="23" end="16" resetval="0x0" description=" Counter Timer input selection. For WD mode it is the start event selector" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="MODESEL" width="2" begin="15" end="14" resetval="0x0" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" range="15 - 14" rwaccess="R/W"/> 
		<bitfield id="FILTER" width="1" begin="13" end="13" resetval="0x0" description=" Use associated operating mode filter in CTMODEFILTERn" range="13" rwaccess="R/W"/> 
		<bitfield id="DBG_TRIG_STAT" width="1" begin="12" end="12" resetval="0x0" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="12" rwaccess="R/W"/> 
		<bitfield id="WDMODE" width="1" begin="11" end="11" resetval="0x0" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="11" rwaccess="R/W"/> 
		<bitfield id="RESTART" width="1" begin="10" end="10" resetval="0x0" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="10" rwaccess="R/W"/> 
		<bitfield id="DBG" width="1" begin="9" end="9" resetval="0x0" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="9" rwaccess="R/W"/> 
		<bitfield id="INT" width="1" begin="8" end="8" resetval="0x0" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="8" rwaccess="R/W"/> 
		<bitfield id="CHNSDW" width="1" begin="7" end="7" resetval="0x0" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" range="7" rwaccess="R/W"/> 
		<bitfield id="OVRFLW" width="1" begin="6" end="6" resetval="0x0" description=" Counter is in duration or occurrence mode" range="6" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="2" begin="5" end="4" resetval="0x0" description=" Reserved, returns 0" range="5 - 4" rwaccess="R"/> 
		<bitfield id="DURMODE" width="1" begin="3" end="3" resetval="0x0" description=" Counter is in duration or occurrence mode" range="3" rwaccess="R/W"/> 
		<bitfield id="CHAIN" width="1" begin="2" end="2" resetval="0x0" description=" Counter is chained to an adjacent counter" range="2" rwaccess="R/W"/> 
		<bitfield id="RESET" width="1" begin="1" end="1" resetval="0x0" description=" Counter reset control" range="1" rwaccess="R/W"/> 
		<bitfield id="ENBL" width="1" begin="0" end="0" resetval="0x0" description=" Counter enable control" range="0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTCR30" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTCR30" offset="0xA78" width="32" description="">
		<bitfield id="WDRESET" width="8" begin="31" end="24" resetval="0x0" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="INPSEL" width="8" begin="23" end="16" resetval="0x0" description=" Counter Timer input selection. For WD mode it is the start event selector" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="MODESEL" width="2" begin="15" end="14" resetval="0x0" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" range="15 - 14" rwaccess="R/W"/> 
		<bitfield id="FILTER" width="1" begin="13" end="13" resetval="0x0" description=" Use associated operating mode filter in CTMODEFILTERn" range="13" rwaccess="R/W"/> 
		<bitfield id="DBG_TRIG_STAT" width="1" begin="12" end="12" resetval="0x0" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="12" rwaccess="R/W"/> 
		<bitfield id="WDMODE" width="1" begin="11" end="11" resetval="0x0" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="11" rwaccess="R/W"/> 
		<bitfield id="RESTART" width="1" begin="10" end="10" resetval="0x0" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="10" rwaccess="R/W"/> 
		<bitfield id="DBG" width="1" begin="9" end="9" resetval="0x0" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="9" rwaccess="R/W"/> 
		<bitfield id="INT" width="1" begin="8" end="8" resetval="0x0" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="8" rwaccess="R/W"/> 
		<bitfield id="CHNSDW" width="1" begin="7" end="7" resetval="0x0" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" range="7" rwaccess="R/W"/> 
		<bitfield id="OVRFLW" width="1" begin="6" end="6" resetval="0x0" description=" Counter is in duration or occurrence mode" range="6" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="2" begin="5" end="4" resetval="0x0" description=" Reserved, returns 0" range="5 - 4" rwaccess="R"/> 
		<bitfield id="DURMODE" width="1" begin="3" end="3" resetval="0x0" description=" Counter is in duration or occurrence mode" range="3" rwaccess="R/W"/> 
		<bitfield id="CHAIN" width="1" begin="2" end="2" resetval="0x0" description=" Counter is chained to an adjacent counter" range="2" rwaccess="R/W"/> 
		<bitfield id="RESET" width="1" begin="1" end="1" resetval="0x0" description=" Counter reset control" range="1" rwaccess="R/W"/> 
		<bitfield id="ENBL" width="1" begin="0" end="0" resetval="0x0" description=" Counter enable control" range="0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTCR31" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTCR31" offset="0xA7C" width="32" description="">
		<bitfield id="WDRESET" width="8" begin="31" end="24" resetval="0x0" description=" WD reset event input selector. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="INPSEL" width="8" begin="23" end="16" resetval="0x0" description=" Counter Timer input selection. For WD mode it is the start event selector" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="MODESEL" width="2" begin="15" end="14" resetval="0x0" description=" Counter is in duration or occurrence mode. Only writable by debug accesses" range="15 - 14" rwaccess="R/W"/> 
		<bitfield id="FILTER" width="1" begin="13" end="13" resetval="0x0" description=" Use associated operating mode filter in CTMODEFILTERn" range="13" rwaccess="R/W"/> 
		<bitfield id="DBG_TRIG_STAT" width="1" begin="12" end="12" resetval="0x0" description=" Debug event triggered. Write 1 will clear this bit. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="12" rwaccess="R/W"/> 
		<bitfield id="WDMODE" width="1" begin="11" end="11" resetval="0x0" description=" WD Timer mode selection. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="11" rwaccess="R/W"/> 
		<bitfield id="RESTART" width="1" begin="10" end="10" resetval="0x0" description=" Restart the timer after an interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="10" rwaccess="R/W"/> 
		<bitfield id="DBG" width="1" begin="9" end="9" resetval="0x0" description=" Signal debug logic on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="9" rwaccess="R/W"/> 
		<bitfield id="INT" width="1" begin="8" end="8" resetval="0x0" description=" Generate interrupt on interval match. Only available for modules capable of timer and counter functions. This bit is reserved (read only) for counter registers which are only counter function" range="8" rwaccess="R/W"/> 
		<bitfield id="CHNSDW" width="1" begin="7" end="7" resetval="0x0" description=" Counter has a shadow register for chain reads. Only valid on counters with an even number index" range="7" rwaccess="R/W"/> 
		<bitfield id="OVRFLW" width="1" begin="6" end="6" resetval="0x0" description=" Counter is in duration or occurrence mode" range="6" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="2" begin="5" end="4" resetval="0x0" description=" Reserved, returns 0" range="5 - 4" rwaccess="R"/> 
		<bitfield id="DURMODE" width="1" begin="3" end="3" resetval="0x0" description=" Counter is in duration or occurrence mode" range="3" rwaccess="R/W"/> 
		<bitfield id="CHAIN" width="1" begin="2" end="2" resetval="0x0" description=" Counter is chained to an adjacent counter" range="2" rwaccess="R/W"/> 
		<bitfield id="RESET" width="1" begin="1" end="1" resetval="0x0" description=" Counter reset control" range="1" rwaccess="R/W"/> 
		<bitfield id="ENBL" width="1" begin="0" end="0" resetval="0x0" description=" Counter enable control" range="0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTOWN0" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTOWN0" offset="0xA80" width="32" description="">
		<bitfield id="OWNERSHIP" width="2" begin="31" end="30" resetval="0x0" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" range="31 - 30" rwaccess="R/W"/> 
		<bitfield id="DBG_OVERIDE" width="1" begin="29" end="29" resetval="0x1" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" range="29" rwaccess="R/W"/> 
		<bitfield id="CURRENT_OWNER" width="1" begin="28" end="28" resetval="0x0" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" range="28" rwaccess="R"/> 
		<bitfield id="RESERVED" width="28" begin="27" end="0" resetval="0x0" description=" Reserved, returns 0" range="27 - 0" rwaccess="R"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTOWN1" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTOWN1" offset="0xA84" width="32" description="">
		<bitfield id="OWNERSHIP" width="2" begin="31" end="30" resetval="0x0" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" range="31 - 30" rwaccess="R/W"/> 
		<bitfield id="DBG_OVERIDE" width="1" begin="29" end="29" resetval="0x1" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" range="29" rwaccess="R/W"/> 
		<bitfield id="CURRENT_OWNER" width="1" begin="28" end="28" resetval="0x0" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" range="28" rwaccess="R"/> 
		<bitfield id="RESERVED" width="28" begin="27" end="0" resetval="0x0" description=" Reserved, returns 0" range="27 - 0" rwaccess="R"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTOWN2" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTOWN2" offset="0xA88" width="32" description="">
		<bitfield id="OWNERSHIP" width="2" begin="31" end="30" resetval="0x0" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" range="31 - 30" rwaccess="R/W"/> 
		<bitfield id="DBG_OVERIDE" width="1" begin="29" end="29" resetval="0x1" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" range="29" rwaccess="R/W"/> 
		<bitfield id="CURRENT_OWNER" width="1" begin="28" end="28" resetval="0x0" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" range="28" rwaccess="R"/> 
		<bitfield id="RESERVED" width="28" begin="27" end="0" resetval="0x0" description=" Reserved, returns 0" range="27 - 0" rwaccess="R"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTOWN3" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTOWN3" offset="0xA8C" width="32" description="">
		<bitfield id="OWNERSHIP" width="2" begin="31" end="30" resetval="0x0" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" range="31 - 30" rwaccess="R/W"/> 
		<bitfield id="DBG_OVERIDE" width="1" begin="29" end="29" resetval="0x1" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" range="29" rwaccess="R/W"/> 
		<bitfield id="CURRENT_OWNER" width="1" begin="28" end="28" resetval="0x0" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" range="28" rwaccess="R"/> 
		<bitfield id="RESERVED" width="28" begin="27" end="0" resetval="0x0" description=" Reserved, returns 0" range="27 - 0" rwaccess="R"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTOWN4" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTOWN4" offset="0xA90" width="32" description="">
		<bitfield id="OWNERSHIP" width="2" begin="31" end="30" resetval="0x0" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" range="31 - 30" rwaccess="R/W"/> 
		<bitfield id="DBG_OVERIDE" width="1" begin="29" end="29" resetval="0x1" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" range="29" rwaccess="R/W"/> 
		<bitfield id="CURRENT_OWNER" width="1" begin="28" end="28" resetval="0x0" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" range="28" rwaccess="R"/> 
		<bitfield id="RESERVED" width="28" begin="27" end="0" resetval="0x0" description=" Reserved, returns 0" range="27 - 0" rwaccess="R"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTOWN5" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTOWN5" offset="0xA94" width="32" description="">
		<bitfield id="OWNERSHIP" width="2" begin="31" end="30" resetval="0x0" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" range="31 - 30" rwaccess="R/W"/> 
		<bitfield id="DBG_OVERIDE" width="1" begin="29" end="29" resetval="0x1" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" range="29" rwaccess="R/W"/> 
		<bitfield id="CURRENT_OWNER" width="1" begin="28" end="28" resetval="0x0" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" range="28" rwaccess="R"/> 
		<bitfield id="RESERVED" width="28" begin="27" end="0" resetval="0x0" description=" Reserved, returns 0" range="27 - 0" rwaccess="R"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTOWN6" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTOWN6" offset="0xA98" width="32" description="">
		<bitfield id="OWNERSHIP" width="2" begin="31" end="30" resetval="0x0" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" range="31 - 30" rwaccess="R/W"/> 
		<bitfield id="DBG_OVERIDE" width="1" begin="29" end="29" resetval="0x1" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" range="29" rwaccess="R/W"/> 
		<bitfield id="CURRENT_OWNER" width="1" begin="28" end="28" resetval="0x0" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" range="28" rwaccess="R"/> 
		<bitfield id="RESERVED" width="28" begin="27" end="0" resetval="0x0" description=" Reserved, returns 0" range="27 - 0" rwaccess="R"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTOWN7" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTOWN7" offset="0xA9C" width="32" description="">
		<bitfield id="OWNERSHIP" width="2" begin="31" end="30" resetval="0x0" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" range="31 - 30" rwaccess="R/W"/> 
		<bitfield id="DBG_OVERIDE" width="1" begin="29" end="29" resetval="0x1" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" range="29" rwaccess="R/W"/> 
		<bitfield id="CURRENT_OWNER" width="1" begin="28" end="28" resetval="0x0" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" range="28" rwaccess="R"/> 
		<bitfield id="RESERVED" width="28" begin="27" end="0" resetval="0x0" description=" Reserved, returns 0" range="27 - 0" rwaccess="R"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTOWN8" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTOWN8" offset="0xAA0" width="32" description="">
		<bitfield id="OWNERSHIP" width="2" begin="31" end="30" resetval="0x0" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" range="31 - 30" rwaccess="R/W"/> 
		<bitfield id="DBG_OVERIDE" width="1" begin="29" end="29" resetval="0x1" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" range="29" rwaccess="R/W"/> 
		<bitfield id="CURRENT_OWNER" width="1" begin="28" end="28" resetval="0x0" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" range="28" rwaccess="R"/> 
		<bitfield id="RESERVED" width="28" begin="27" end="0" resetval="0x0" description=" Reserved, returns 0" range="27 - 0" rwaccess="R"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTOWN9" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTOWN9" offset="0xAA4" width="32" description="">
		<bitfield id="OWNERSHIP" width="2" begin="31" end="30" resetval="0x0" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" range="31 - 30" rwaccess="R/W"/> 
		<bitfield id="DBG_OVERIDE" width="1" begin="29" end="29" resetval="0x1" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" range="29" rwaccess="R/W"/> 
		<bitfield id="CURRENT_OWNER" width="1" begin="28" end="28" resetval="0x0" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" range="28" rwaccess="R"/> 
		<bitfield id="RESERVED" width="28" begin="27" end="0" resetval="0x0" description=" Reserved, returns 0" range="27 - 0" rwaccess="R"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTOWN10" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTOWN10" offset="0xAA8" width="32" description="">
		<bitfield id="OWNERSHIP" width="2" begin="31" end="30" resetval="0x0" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" range="31 - 30" rwaccess="R/W"/> 
		<bitfield id="DBG_OVERIDE" width="1" begin="29" end="29" resetval="0x1" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" range="29" rwaccess="R/W"/> 
		<bitfield id="CURRENT_OWNER" width="1" begin="28" end="28" resetval="0x0" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" range="28" rwaccess="R"/> 
		<bitfield id="RESERVED" width="28" begin="27" end="0" resetval="0x0" description=" Reserved, returns 0" range="27 - 0" rwaccess="R"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTOWN11" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTOWN11" offset="0xAAC" width="32" description="">
		<bitfield id="OWNERSHIP" width="2" begin="31" end="30" resetval="0x0" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" range="31 - 30" rwaccess="R/W"/> 
		<bitfield id="DBG_OVERIDE" width="1" begin="29" end="29" resetval="0x1" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" range="29" rwaccess="R/W"/> 
		<bitfield id="CURRENT_OWNER" width="1" begin="28" end="28" resetval="0x0" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" range="28" rwaccess="R"/> 
		<bitfield id="RESERVED" width="28" begin="27" end="0" resetval="0x0" description=" Reserved, returns 0" range="27 - 0" rwaccess="R"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTOWN12" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTOWN12" offset="0xAB0" width="32" description="">
		<bitfield id="OWNERSHIP" width="2" begin="31" end="30" resetval="0x0" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" range="31 - 30" rwaccess="R/W"/> 
		<bitfield id="DBG_OVERIDE" width="1" begin="29" end="29" resetval="0x1" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" range="29" rwaccess="R/W"/> 
		<bitfield id="CURRENT_OWNER" width="1" begin="28" end="28" resetval="0x0" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" range="28" rwaccess="R"/> 
		<bitfield id="RESERVED" width="28" begin="27" end="0" resetval="0x0" description=" Reserved, returns 0" range="27 - 0" rwaccess="R"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTOWN13" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTOWN13" offset="0xAB4" width="32" description="">
		<bitfield id="OWNERSHIP" width="2" begin="31" end="30" resetval="0x0" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" range="31 - 30" rwaccess="R/W"/> 
		<bitfield id="DBG_OVERIDE" width="1" begin="29" end="29" resetval="0x1" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" range="29" rwaccess="R/W"/> 
		<bitfield id="CURRENT_OWNER" width="1" begin="28" end="28" resetval="0x0" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" range="28" rwaccess="R"/> 
		<bitfield id="RESERVED" width="28" begin="27" end="0" resetval="0x0" description=" Reserved, returns 0" range="27 - 0" rwaccess="R"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTOWN14" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTOWN14" offset="0xAB8" width="32" description="">
		<bitfield id="OWNERSHIP" width="2" begin="31" end="30" resetval="0x0" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" range="31 - 30" rwaccess="R/W"/> 
		<bitfield id="DBG_OVERIDE" width="1" begin="29" end="29" resetval="0x1" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" range="29" rwaccess="R/W"/> 
		<bitfield id="CURRENT_OWNER" width="1" begin="28" end="28" resetval="0x0" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" range="28" rwaccess="R"/> 
		<bitfield id="RESERVED" width="28" begin="27" end="0" resetval="0x0" description=" Reserved, returns 0" range="27 - 0" rwaccess="R"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTOWN15" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTOWN15" offset="0xABC" width="32" description="">
		<bitfield id="OWNERSHIP" width="2" begin="31" end="30" resetval="0x0" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" range="31 - 30" rwaccess="R/W"/> 
		<bitfield id="DBG_OVERIDE" width="1" begin="29" end="29" resetval="0x1" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" range="29" rwaccess="R/W"/> 
		<bitfield id="CURRENT_OWNER" width="1" begin="28" end="28" resetval="0x0" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" range="28" rwaccess="R"/> 
		<bitfield id="RESERVED" width="28" begin="27" end="0" resetval="0x0" description=" Reserved, returns 0" range="27 - 0" rwaccess="R"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTOWN16" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTOWN16" offset="0xAC0" width="32" description="">
		<bitfield id="OWNERSHIP" width="2" begin="31" end="30" resetval="0x0" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" range="31 - 30" rwaccess="R/W"/> 
		<bitfield id="DBG_OVERIDE" width="1" begin="29" end="29" resetval="0x1" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" range="29" rwaccess="R/W"/> 
		<bitfield id="CURRENT_OWNER" width="1" begin="28" end="28" resetval="0x0" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" range="28" rwaccess="R"/> 
		<bitfield id="RESERVED" width="28" begin="27" end="0" resetval="0x0" description=" Reserved, returns 0" range="27 - 0" rwaccess="R"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTOWN17" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTOWN17" offset="0xAC4" width="32" description="">
		<bitfield id="OWNERSHIP" width="2" begin="31" end="30" resetval="0x0" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" range="31 - 30" rwaccess="R/W"/> 
		<bitfield id="DBG_OVERIDE" width="1" begin="29" end="29" resetval="0x1" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" range="29" rwaccess="R/W"/> 
		<bitfield id="CURRENT_OWNER" width="1" begin="28" end="28" resetval="0x0" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" range="28" rwaccess="R"/> 
		<bitfield id="RESERVED" width="28" begin="27" end="0" resetval="0x0" description=" Reserved, returns 0" range="27 - 0" rwaccess="R"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTOWN18" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTOWN18" offset="0xAC8" width="32" description="">
		<bitfield id="OWNERSHIP" width="2" begin="31" end="30" resetval="0x0" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" range="31 - 30" rwaccess="R/W"/> 
		<bitfield id="DBG_OVERIDE" width="1" begin="29" end="29" resetval="0x1" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" range="29" rwaccess="R/W"/> 
		<bitfield id="CURRENT_OWNER" width="1" begin="28" end="28" resetval="0x0" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" range="28" rwaccess="R"/> 
		<bitfield id="RESERVED" width="28" begin="27" end="0" resetval="0x0" description=" Reserved, returns 0" range="27 - 0" rwaccess="R"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTOWN19" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTOWN19" offset="0xACC" width="32" description="">
		<bitfield id="OWNERSHIP" width="2" begin="31" end="30" resetval="0x0" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" range="31 - 30" rwaccess="R/W"/> 
		<bitfield id="DBG_OVERIDE" width="1" begin="29" end="29" resetval="0x1" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" range="29" rwaccess="R/W"/> 
		<bitfield id="CURRENT_OWNER" width="1" begin="28" end="28" resetval="0x0" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" range="28" rwaccess="R"/> 
		<bitfield id="RESERVED" width="28" begin="27" end="0" resetval="0x0" description=" Reserved, returns 0" range="27 - 0" rwaccess="R"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTOWN20" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTOWN20" offset="0xAD0" width="32" description="">
		<bitfield id="OWNERSHIP" width="2" begin="31" end="30" resetval="0x0" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" range="31 - 30" rwaccess="R/W"/> 
		<bitfield id="DBG_OVERIDE" width="1" begin="29" end="29" resetval="0x1" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" range="29" rwaccess="R/W"/> 
		<bitfield id="CURRENT_OWNER" width="1" begin="28" end="28" resetval="0x0" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" range="28" rwaccess="R"/> 
		<bitfield id="RESERVED" width="28" begin="27" end="0" resetval="0x0" description=" Reserved, returns 0" range="27 - 0" rwaccess="R"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTOWN21" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTOWN21" offset="0xAD4" width="32" description="">
		<bitfield id="OWNERSHIP" width="2" begin="31" end="30" resetval="0x0" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" range="31 - 30" rwaccess="R/W"/> 
		<bitfield id="DBG_OVERIDE" width="1" begin="29" end="29" resetval="0x1" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" range="29" rwaccess="R/W"/> 
		<bitfield id="CURRENT_OWNER" width="1" begin="28" end="28" resetval="0x0" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" range="28" rwaccess="R"/> 
		<bitfield id="RESERVED" width="28" begin="27" end="0" resetval="0x0" description=" Reserved, returns 0" range="27 - 0" rwaccess="R"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTOWN22" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTOWN22" offset="0xAD8" width="32" description="">
		<bitfield id="OWNERSHIP" width="2" begin="31" end="30" resetval="0x0" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" range="31 - 30" rwaccess="R/W"/> 
		<bitfield id="DBG_OVERIDE" width="1" begin="29" end="29" resetval="0x1" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" range="29" rwaccess="R/W"/> 
		<bitfield id="CURRENT_OWNER" width="1" begin="28" end="28" resetval="0x0" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" range="28" rwaccess="R"/> 
		<bitfield id="RESERVED" width="28" begin="27" end="0" resetval="0x0" description=" Reserved, returns 0" range="27 - 0" rwaccess="R"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTOWN23" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTOWN23" offset="0xADC" width="32" description="">
		<bitfield id="OWNERSHIP" width="2" begin="31" end="30" resetval="0x0" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" range="31 - 30" rwaccess="R/W"/> 
		<bitfield id="DBG_OVERIDE" width="1" begin="29" end="29" resetval="0x1" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" range="29" rwaccess="R/W"/> 
		<bitfield id="CURRENT_OWNER" width="1" begin="28" end="28" resetval="0x0" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" range="28" rwaccess="R"/> 
		<bitfield id="RESERVED" width="28" begin="27" end="0" resetval="0x0" description=" Reserved, returns 0" range="27 - 0" rwaccess="R"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTOWN24" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTOWN24" offset="0xAE0" width="32" description="">
		<bitfield id="OWNERSHIP" width="2" begin="31" end="30" resetval="0x0" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" range="31 - 30" rwaccess="R/W"/> 
		<bitfield id="DBG_OVERIDE" width="1" begin="29" end="29" resetval="0x1" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" range="29" rwaccess="R/W"/> 
		<bitfield id="CURRENT_OWNER" width="1" begin="28" end="28" resetval="0x0" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" range="28" rwaccess="R"/> 
		<bitfield id="RESERVED" width="28" begin="27" end="0" resetval="0x0" description=" Reserved, returns 0" range="27 - 0" rwaccess="R"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTOWN25" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTOWN25" offset="0xAE4" width="32" description="">
		<bitfield id="OWNERSHIP" width="2" begin="31" end="30" resetval="0x0" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" range="31 - 30" rwaccess="R/W"/> 
		<bitfield id="DBG_OVERIDE" width="1" begin="29" end="29" resetval="0x1" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" range="29" rwaccess="R/W"/> 
		<bitfield id="CURRENT_OWNER" width="1" begin="28" end="28" resetval="0x0" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" range="28" rwaccess="R"/> 
		<bitfield id="RESERVED" width="28" begin="27" end="0" resetval="0x0" description=" Reserved, returns 0" range="27 - 0" rwaccess="R"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTOWN26" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTOWN26" offset="0xAE8" width="32" description="">
		<bitfield id="OWNERSHIP" width="2" begin="31" end="30" resetval="0x0" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" range="31 - 30" rwaccess="R/W"/> 
		<bitfield id="DBG_OVERIDE" width="1" begin="29" end="29" resetval="0x1" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" range="29" rwaccess="R/W"/> 
		<bitfield id="CURRENT_OWNER" width="1" begin="28" end="28" resetval="0x0" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" range="28" rwaccess="R"/> 
		<bitfield id="RESERVED" width="28" begin="27" end="0" resetval="0x0" description=" Reserved, returns 0" range="27 - 0" rwaccess="R"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTOWN27" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTOWN27" offset="0xAEC" width="32" description="">
		<bitfield id="OWNERSHIP" width="2" begin="31" end="30" resetval="0x0" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" range="31 - 30" rwaccess="R/W"/> 
		<bitfield id="DBG_OVERIDE" width="1" begin="29" end="29" resetval="0x1" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" range="29" rwaccess="R/W"/> 
		<bitfield id="CURRENT_OWNER" width="1" begin="28" end="28" resetval="0x0" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" range="28" rwaccess="R"/> 
		<bitfield id="RESERVED" width="28" begin="27" end="0" resetval="0x0" description=" Reserved, returns 0" range="27 - 0" rwaccess="R"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTOWN28" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTOWN28" offset="0xAF0" width="32" description="">
		<bitfield id="OWNERSHIP" width="2" begin="31" end="30" resetval="0x0" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" range="31 - 30" rwaccess="R/W"/> 
		<bitfield id="DBG_OVERIDE" width="1" begin="29" end="29" resetval="0x1" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" range="29" rwaccess="R/W"/> 
		<bitfield id="CURRENT_OWNER" width="1" begin="28" end="28" resetval="0x0" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" range="28" rwaccess="R"/> 
		<bitfield id="RESERVED" width="28" begin="27" end="0" resetval="0x0" description=" Reserved, returns 0" range="27 - 0" rwaccess="R"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTOWN29" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTOWN29" offset="0xAF4" width="32" description="">
		<bitfield id="OWNERSHIP" width="2" begin="31" end="30" resetval="0x0" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" range="31 - 30" rwaccess="R/W"/> 
		<bitfield id="DBG_OVERIDE" width="1" begin="29" end="29" resetval="0x1" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" range="29" rwaccess="R/W"/> 
		<bitfield id="CURRENT_OWNER" width="1" begin="28" end="28" resetval="0x0" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" range="28" rwaccess="R"/> 
		<bitfield id="RESERVED" width="28" begin="27" end="0" resetval="0x0" description=" Reserved, returns 0" range="27 - 0" rwaccess="R"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTOWN30" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTOWN30" offset="0xAF8" width="32" description="">
		<bitfield id="OWNERSHIP" width="2" begin="31" end="30" resetval="0x0" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" range="31 - 30" rwaccess="R/W"/> 
		<bitfield id="DBG_OVERIDE" width="1" begin="29" end="29" resetval="0x1" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" range="29" rwaccess="R/W"/> 
		<bitfield id="CURRENT_OWNER" width="1" begin="28" end="28" resetval="0x0" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" range="28" rwaccess="R"/> 
		<bitfield id="RESERVED" width="28" begin="27" end="0" resetval="0x0" description=" Reserved, returns 0" range="27 - 0" rwaccess="R"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTOWN31" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTOWN31" offset="0xAFC" width="32" description="">
		<bitfield id="OWNERSHIP" width="2" begin="31" end="30" resetval="0x0" description=" Counter/Timer Ownership Status. The Read encoding is (0=Available, 1=Claimed, 2=Enabled, 3=Reserved). The write commands are (0=release, 1=claim, 2=enable, 3=nop)" range="31 - 30" rwaccess="R/W"/> 
		<bitfield id="DBG_OVERIDE" width="1" begin="29" end="29" resetval="0x1" description=" This bit indicates the debugger is Claiming the resource, always reads back as 1" range="29" rwaccess="R/W"/> 
		<bitfield id="CURRENT_OWNER" width="1" begin="28" end="28" resetval="0x0" description=" This value reflects the Counter/Timer ownership when the register is in a non-Available state, 1=Ap owned, 0=Dbg owned" range="28" rwaccess="R"/> 
		<bitfield id="RESERVED" width="28" begin="27" end="0" resetval="0x0" description=" Reserved, returns 0" range="27 - 0" rwaccess="R"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTFILT0" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTFILT0" offset="0xB00" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description=" Reserved, returns 0" range="31 - 8" rwaccess="R"/> 
		<bitfield id="SECSUPER" width="1" begin="7" end="7" resetval="0x0" description=" Counter functions while system is in Secure-Supervisor mode" range="7" rwaccess="R/W"/> 
		<bitfield id="SECUSER" width="1" begin="6" end="6" resetval="0x0" description=" Counter functions while system is in Secure-User mode" range="6" rwaccess="R/W"/> 
		<bitfield id="RSUPER" width="1" begin="5" end="5" resetval="0x0" description=" Counter functions while system is in Root-Supervisor node" range="5" rwaccess="R/W"/> 
		<bitfield id="RUSER" width="1" begin="4" end="4" resetval="0x0" description=" Counter functions while system is in Root-User mode" range="4" rwaccess="R/W"/> 
		<bitfield id="NRSUPER" width="1" begin="3" end="3" resetval="0x0" description=" Counter functions while system is in Non-Root-Supervisor mode" range="3" rwaccess="R/W"/> 
		<bitfield id="NRUSER" width="1" begin="2" end="2" resetval="0x0" description=" Counter functions while system is in in Non-Root-User mode" range="2" rwaccess="R/W"/> 
		<bitfield id="IDLE" width="1" begin="1" end="1" resetval="0x0" description=" Counter functions while system/core is in idle" range="1" rwaccess="R/W"/> 
		<bitfield id="FREE" width="1" begin="0" end="0" resetval="0x0" description=" Counter functions while system/core is halted" range="0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTFILT1" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTFILT1" offset="0xB04" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description=" Reserved, returns 0" range="31 - 8" rwaccess="R"/> 
		<bitfield id="SECSUPER" width="1" begin="7" end="7" resetval="0x0" description=" Counter functions while system is in Secure-Supervisor mode" range="7" rwaccess="R/W"/> 
		<bitfield id="SECUSER" width="1" begin="6" end="6" resetval="0x0" description=" Counter functions while system is in Secure-User mode" range="6" rwaccess="R/W"/> 
		<bitfield id="RSUPER" width="1" begin="5" end="5" resetval="0x0" description=" Counter functions while system is in Root-Supervisor node" range="5" rwaccess="R/W"/> 
		<bitfield id="RUSER" width="1" begin="4" end="4" resetval="0x0" description=" Counter functions while system is in Root-User mode" range="4" rwaccess="R/W"/> 
		<bitfield id="NRSUPER" width="1" begin="3" end="3" resetval="0x0" description=" Counter functions while system is in Non-Root-Supervisor mode" range="3" rwaccess="R/W"/> 
		<bitfield id="NRUSER" width="1" begin="2" end="2" resetval="0x0" description=" Counter functions while system is in in Non-Root-User mode" range="2" rwaccess="R/W"/> 
		<bitfield id="IDLE" width="1" begin="1" end="1" resetval="0x0" description=" Counter functions while system/core is in idle" range="1" rwaccess="R/W"/> 
		<bitfield id="FREE" width="1" begin="0" end="0" resetval="0x0" description=" Counter functions while system/core is halted" range="0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTFILT2" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTFILT2" offset="0xB08" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description=" Reserved, returns 0" range="31 - 8" rwaccess="R"/> 
		<bitfield id="SECSUPER" width="1" begin="7" end="7" resetval="0x0" description=" Counter functions while system is in Secure-Supervisor mode" range="7" rwaccess="R/W"/> 
		<bitfield id="SECUSER" width="1" begin="6" end="6" resetval="0x0" description=" Counter functions while system is in Secure-User mode" range="6" rwaccess="R/W"/> 
		<bitfield id="RSUPER" width="1" begin="5" end="5" resetval="0x0" description=" Counter functions while system is in Root-Supervisor node" range="5" rwaccess="R/W"/> 
		<bitfield id="RUSER" width="1" begin="4" end="4" resetval="0x0" description=" Counter functions while system is in Root-User mode" range="4" rwaccess="R/W"/> 
		<bitfield id="NRSUPER" width="1" begin="3" end="3" resetval="0x0" description=" Counter functions while system is in Non-Root-Supervisor mode" range="3" rwaccess="R/W"/> 
		<bitfield id="NRUSER" width="1" begin="2" end="2" resetval="0x0" description=" Counter functions while system is in in Non-Root-User mode" range="2" rwaccess="R/W"/> 
		<bitfield id="IDLE" width="1" begin="1" end="1" resetval="0x0" description=" Counter functions while system/core is in idle" range="1" rwaccess="R/W"/> 
		<bitfield id="FREE" width="1" begin="0" end="0" resetval="0x0" description=" Counter functions while system/core is halted" range="0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTFILT3" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTFILT3" offset="0xB0C" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description=" Reserved, returns 0" range="31 - 8" rwaccess="R"/> 
		<bitfield id="SECSUPER" width="1" begin="7" end="7" resetval="0x0" description=" Counter functions while system is in Secure-Supervisor mode" range="7" rwaccess="R/W"/> 
		<bitfield id="SECUSER" width="1" begin="6" end="6" resetval="0x0" description=" Counter functions while system is in Secure-User mode" range="6" rwaccess="R/W"/> 
		<bitfield id="RSUPER" width="1" begin="5" end="5" resetval="0x0" description=" Counter functions while system is in Root-Supervisor node" range="5" rwaccess="R/W"/> 
		<bitfield id="RUSER" width="1" begin="4" end="4" resetval="0x0" description=" Counter functions while system is in Root-User mode" range="4" rwaccess="R/W"/> 
		<bitfield id="NRSUPER" width="1" begin="3" end="3" resetval="0x0" description=" Counter functions while system is in Non-Root-Supervisor mode" range="3" rwaccess="R/W"/> 
		<bitfield id="NRUSER" width="1" begin="2" end="2" resetval="0x0" description=" Counter functions while system is in in Non-Root-User mode" range="2" rwaccess="R/W"/> 
		<bitfield id="IDLE" width="1" begin="1" end="1" resetval="0x0" description=" Counter functions while system/core is in idle" range="1" rwaccess="R/W"/> 
		<bitfield id="FREE" width="1" begin="0" end="0" resetval="0x0" description=" Counter functions while system/core is halted" range="0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTFILT4" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTFILT4" offset="0xB10" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description=" Reserved, returns 0" range="31 - 8" rwaccess="R"/> 
		<bitfield id="SECSUPER" width="1" begin="7" end="7" resetval="0x0" description=" Counter functions while system is in Secure-Supervisor mode" range="7" rwaccess="R/W"/> 
		<bitfield id="SECUSER" width="1" begin="6" end="6" resetval="0x0" description=" Counter functions while system is in Secure-User mode" range="6" rwaccess="R/W"/> 
		<bitfield id="RSUPER" width="1" begin="5" end="5" resetval="0x0" description=" Counter functions while system is in Root-Supervisor node" range="5" rwaccess="R/W"/> 
		<bitfield id="RUSER" width="1" begin="4" end="4" resetval="0x0" description=" Counter functions while system is in Root-User mode" range="4" rwaccess="R/W"/> 
		<bitfield id="NRSUPER" width="1" begin="3" end="3" resetval="0x0" description=" Counter functions while system is in Non-Root-Supervisor mode" range="3" rwaccess="R/W"/> 
		<bitfield id="NRUSER" width="1" begin="2" end="2" resetval="0x0" description=" Counter functions while system is in in Non-Root-User mode" range="2" rwaccess="R/W"/> 
		<bitfield id="IDLE" width="1" begin="1" end="1" resetval="0x0" description=" Counter functions while system/core is in idle" range="1" rwaccess="R/W"/> 
		<bitfield id="FREE" width="1" begin="0" end="0" resetval="0x0" description=" Counter functions while system/core is halted" range="0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTFILT5" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTFILT5" offset="0xB14" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description=" Reserved, returns 0" range="31 - 8" rwaccess="R"/> 
		<bitfield id="SECSUPER" width="1" begin="7" end="7" resetval="0x0" description=" Counter functions while system is in Secure-Supervisor mode" range="7" rwaccess="R/W"/> 
		<bitfield id="SECUSER" width="1" begin="6" end="6" resetval="0x0" description=" Counter functions while system is in Secure-User mode" range="6" rwaccess="R/W"/> 
		<bitfield id="RSUPER" width="1" begin="5" end="5" resetval="0x0" description=" Counter functions while system is in Root-Supervisor node" range="5" rwaccess="R/W"/> 
		<bitfield id="RUSER" width="1" begin="4" end="4" resetval="0x0" description=" Counter functions while system is in Root-User mode" range="4" rwaccess="R/W"/> 
		<bitfield id="NRSUPER" width="1" begin="3" end="3" resetval="0x0" description=" Counter functions while system is in Non-Root-Supervisor mode" range="3" rwaccess="R/W"/> 
		<bitfield id="NRUSER" width="1" begin="2" end="2" resetval="0x0" description=" Counter functions while system is in in Non-Root-User mode" range="2" rwaccess="R/W"/> 
		<bitfield id="IDLE" width="1" begin="1" end="1" resetval="0x0" description=" Counter functions while system/core is in idle" range="1" rwaccess="R/W"/> 
		<bitfield id="FREE" width="1" begin="0" end="0" resetval="0x0" description=" Counter functions while system/core is halted" range="0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTFILT6" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTFILT6" offset="0xB18" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description=" Reserved, returns 0" range="31 - 8" rwaccess="R"/> 
		<bitfield id="SECSUPER" width="1" begin="7" end="7" resetval="0x0" description=" Counter functions while system is in Secure-Supervisor mode" range="7" rwaccess="R/W"/> 
		<bitfield id="SECUSER" width="1" begin="6" end="6" resetval="0x0" description=" Counter functions while system is in Secure-User mode" range="6" rwaccess="R/W"/> 
		<bitfield id="RSUPER" width="1" begin="5" end="5" resetval="0x0" description=" Counter functions while system is in Root-Supervisor node" range="5" rwaccess="R/W"/> 
		<bitfield id="RUSER" width="1" begin="4" end="4" resetval="0x0" description=" Counter functions while system is in Root-User mode" range="4" rwaccess="R/W"/> 
		<bitfield id="NRSUPER" width="1" begin="3" end="3" resetval="0x0" description=" Counter functions while system is in Non-Root-Supervisor mode" range="3" rwaccess="R/W"/> 
		<bitfield id="NRUSER" width="1" begin="2" end="2" resetval="0x0" description=" Counter functions while system is in in Non-Root-User mode" range="2" rwaccess="R/W"/> 
		<bitfield id="IDLE" width="1" begin="1" end="1" resetval="0x0" description=" Counter functions while system/core is in idle" range="1" rwaccess="R/W"/> 
		<bitfield id="FREE" width="1" begin="0" end="0" resetval="0x0" description=" Counter functions while system/core is halted" range="0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTFILT7" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTFILT7" offset="0xB1C" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description=" Reserved, returns 0" range="31 - 8" rwaccess="R"/> 
		<bitfield id="SECSUPER" width="1" begin="7" end="7" resetval="0x0" description=" Counter functions while system is in Secure-Supervisor mode" range="7" rwaccess="R/W"/> 
		<bitfield id="SECUSER" width="1" begin="6" end="6" resetval="0x0" description=" Counter functions while system is in Secure-User mode" range="6" rwaccess="R/W"/> 
		<bitfield id="RSUPER" width="1" begin="5" end="5" resetval="0x0" description=" Counter functions while system is in Root-Supervisor node" range="5" rwaccess="R/W"/> 
		<bitfield id="RUSER" width="1" begin="4" end="4" resetval="0x0" description=" Counter functions while system is in Root-User mode" range="4" rwaccess="R/W"/> 
		<bitfield id="NRSUPER" width="1" begin="3" end="3" resetval="0x0" description=" Counter functions while system is in Non-Root-Supervisor mode" range="3" rwaccess="R/W"/> 
		<bitfield id="NRUSER" width="1" begin="2" end="2" resetval="0x0" description=" Counter functions while system is in in Non-Root-User mode" range="2" rwaccess="R/W"/> 
		<bitfield id="IDLE" width="1" begin="1" end="1" resetval="0x0" description=" Counter functions while system/core is in idle" range="1" rwaccess="R/W"/> 
		<bitfield id="FREE" width="1" begin="0" end="0" resetval="0x0" description=" Counter functions while system/core is halted" range="0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTFILT8" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTFILT8" offset="0xB20" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description=" Reserved, returns 0" range="31 - 8" rwaccess="R"/> 
		<bitfield id="SECSUPER" width="1" begin="7" end="7" resetval="0x0" description=" Counter functions while system is in Secure-Supervisor mode" range="7" rwaccess="R/W"/> 
		<bitfield id="SECUSER" width="1" begin="6" end="6" resetval="0x0" description=" Counter functions while system is in Secure-User mode" range="6" rwaccess="R/W"/> 
		<bitfield id="RSUPER" width="1" begin="5" end="5" resetval="0x0" description=" Counter functions while system is in Root-Supervisor node" range="5" rwaccess="R/W"/> 
		<bitfield id="RUSER" width="1" begin="4" end="4" resetval="0x0" description=" Counter functions while system is in Root-User mode" range="4" rwaccess="R/W"/> 
		<bitfield id="NRSUPER" width="1" begin="3" end="3" resetval="0x0" description=" Counter functions while system is in Non-Root-Supervisor mode" range="3" rwaccess="R/W"/> 
		<bitfield id="NRUSER" width="1" begin="2" end="2" resetval="0x0" description=" Counter functions while system is in in Non-Root-User mode" range="2" rwaccess="R/W"/> 
		<bitfield id="IDLE" width="1" begin="1" end="1" resetval="0x0" description=" Counter functions while system/core is in idle" range="1" rwaccess="R/W"/> 
		<bitfield id="FREE" width="1" begin="0" end="0" resetval="0x0" description=" Counter functions while system/core is halted" range="0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTFILT9" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTFILT9" offset="0xB24" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description=" Reserved, returns 0" range="31 - 8" rwaccess="R"/> 
		<bitfield id="SECSUPER" width="1" begin="7" end="7" resetval="0x0" description=" Counter functions while system is in Secure-Supervisor mode" range="7" rwaccess="R/W"/> 
		<bitfield id="SECUSER" width="1" begin="6" end="6" resetval="0x0" description=" Counter functions while system is in Secure-User mode" range="6" rwaccess="R/W"/> 
		<bitfield id="RSUPER" width="1" begin="5" end="5" resetval="0x0" description=" Counter functions while system is in Root-Supervisor node" range="5" rwaccess="R/W"/> 
		<bitfield id="RUSER" width="1" begin="4" end="4" resetval="0x0" description=" Counter functions while system is in Root-User mode" range="4" rwaccess="R/W"/> 
		<bitfield id="NRSUPER" width="1" begin="3" end="3" resetval="0x0" description=" Counter functions while system is in Non-Root-Supervisor mode" range="3" rwaccess="R/W"/> 
		<bitfield id="NRUSER" width="1" begin="2" end="2" resetval="0x0" description=" Counter functions while system is in in Non-Root-User mode" range="2" rwaccess="R/W"/> 
		<bitfield id="IDLE" width="1" begin="1" end="1" resetval="0x0" description=" Counter functions while system/core is in idle" range="1" rwaccess="R/W"/> 
		<bitfield id="FREE" width="1" begin="0" end="0" resetval="0x0" description=" Counter functions while system/core is halted" range="0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTFILT10" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTFILT10" offset="0xB28" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description=" Reserved, returns 0" range="31 - 8" rwaccess="R"/> 
		<bitfield id="SECSUPER" width="1" begin="7" end="7" resetval="0x0" description=" Counter functions while system is in Secure-Supervisor mode" range="7" rwaccess="R/W"/> 
		<bitfield id="SECUSER" width="1" begin="6" end="6" resetval="0x0" description=" Counter functions while system is in Secure-User mode" range="6" rwaccess="R/W"/> 
		<bitfield id="RSUPER" width="1" begin="5" end="5" resetval="0x0" description=" Counter functions while system is in Root-Supervisor node" range="5" rwaccess="R/W"/> 
		<bitfield id="RUSER" width="1" begin="4" end="4" resetval="0x0" description=" Counter functions while system is in Root-User mode" range="4" rwaccess="R/W"/> 
		<bitfield id="NRSUPER" width="1" begin="3" end="3" resetval="0x0" description=" Counter functions while system is in Non-Root-Supervisor mode" range="3" rwaccess="R/W"/> 
		<bitfield id="NRUSER" width="1" begin="2" end="2" resetval="0x0" description=" Counter functions while system is in in Non-Root-User mode" range="2" rwaccess="R/W"/> 
		<bitfield id="IDLE" width="1" begin="1" end="1" resetval="0x0" description=" Counter functions while system/core is in idle" range="1" rwaccess="R/W"/> 
		<bitfield id="FREE" width="1" begin="0" end="0" resetval="0x0" description=" Counter functions while system/core is halted" range="0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTFILT11" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTFILT11" offset="0xB2C" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description=" Reserved, returns 0" range="31 - 8" rwaccess="R"/> 
		<bitfield id="SECSUPER" width="1" begin="7" end="7" resetval="0x0" description=" Counter functions while system is in Secure-Supervisor mode" range="7" rwaccess="R/W"/> 
		<bitfield id="SECUSER" width="1" begin="6" end="6" resetval="0x0" description=" Counter functions while system is in Secure-User mode" range="6" rwaccess="R/W"/> 
		<bitfield id="RSUPER" width="1" begin="5" end="5" resetval="0x0" description=" Counter functions while system is in Root-Supervisor node" range="5" rwaccess="R/W"/> 
		<bitfield id="RUSER" width="1" begin="4" end="4" resetval="0x0" description=" Counter functions while system is in Root-User mode" range="4" rwaccess="R/W"/> 
		<bitfield id="NRSUPER" width="1" begin="3" end="3" resetval="0x0" description=" Counter functions while system is in Non-Root-Supervisor mode" range="3" rwaccess="R/W"/> 
		<bitfield id="NRUSER" width="1" begin="2" end="2" resetval="0x0" description=" Counter functions while system is in in Non-Root-User mode" range="2" rwaccess="R/W"/> 
		<bitfield id="IDLE" width="1" begin="1" end="1" resetval="0x0" description=" Counter functions while system/core is in idle" range="1" rwaccess="R/W"/> 
		<bitfield id="FREE" width="1" begin="0" end="0" resetval="0x0" description=" Counter functions while system/core is halted" range="0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTFILT12" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTFILT12" offset="0xB30" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description=" Reserved, returns 0" range="31 - 8" rwaccess="R"/> 
		<bitfield id="SECSUPER" width="1" begin="7" end="7" resetval="0x0" description=" Counter functions while system is in Secure-Supervisor mode" range="7" rwaccess="R/W"/> 
		<bitfield id="SECUSER" width="1" begin="6" end="6" resetval="0x0" description=" Counter functions while system is in Secure-User mode" range="6" rwaccess="R/W"/> 
		<bitfield id="RSUPER" width="1" begin="5" end="5" resetval="0x0" description=" Counter functions while system is in Root-Supervisor node" range="5" rwaccess="R/W"/> 
		<bitfield id="RUSER" width="1" begin="4" end="4" resetval="0x0" description=" Counter functions while system is in Root-User mode" range="4" rwaccess="R/W"/> 
		<bitfield id="NRSUPER" width="1" begin="3" end="3" resetval="0x0" description=" Counter functions while system is in Non-Root-Supervisor mode" range="3" rwaccess="R/W"/> 
		<bitfield id="NRUSER" width="1" begin="2" end="2" resetval="0x0" description=" Counter functions while system is in in Non-Root-User mode" range="2" rwaccess="R/W"/> 
		<bitfield id="IDLE" width="1" begin="1" end="1" resetval="0x0" description=" Counter functions while system/core is in idle" range="1" rwaccess="R/W"/> 
		<bitfield id="FREE" width="1" begin="0" end="0" resetval="0x0" description=" Counter functions while system/core is halted" range="0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTFILT13" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTFILT13" offset="0xB34" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description=" Reserved, returns 0" range="31 - 8" rwaccess="R"/> 
		<bitfield id="SECSUPER" width="1" begin="7" end="7" resetval="0x0" description=" Counter functions while system is in Secure-Supervisor mode" range="7" rwaccess="R/W"/> 
		<bitfield id="SECUSER" width="1" begin="6" end="6" resetval="0x0" description=" Counter functions while system is in Secure-User mode" range="6" rwaccess="R/W"/> 
		<bitfield id="RSUPER" width="1" begin="5" end="5" resetval="0x0" description=" Counter functions while system is in Root-Supervisor node" range="5" rwaccess="R/W"/> 
		<bitfield id="RUSER" width="1" begin="4" end="4" resetval="0x0" description=" Counter functions while system is in Root-User mode" range="4" rwaccess="R/W"/> 
		<bitfield id="NRSUPER" width="1" begin="3" end="3" resetval="0x0" description=" Counter functions while system is in Non-Root-Supervisor mode" range="3" rwaccess="R/W"/> 
		<bitfield id="NRUSER" width="1" begin="2" end="2" resetval="0x0" description=" Counter functions while system is in in Non-Root-User mode" range="2" rwaccess="R/W"/> 
		<bitfield id="IDLE" width="1" begin="1" end="1" resetval="0x0" description=" Counter functions while system/core is in idle" range="1" rwaccess="R/W"/> 
		<bitfield id="FREE" width="1" begin="0" end="0" resetval="0x0" description=" Counter functions while system/core is halted" range="0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTFILT14" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTFILT14" offset="0xB38" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description=" Reserved, returns 0" range="31 - 8" rwaccess="R"/> 
		<bitfield id="SECSUPER" width="1" begin="7" end="7" resetval="0x0" description=" Counter functions while system is in Secure-Supervisor mode" range="7" rwaccess="R/W"/> 
		<bitfield id="SECUSER" width="1" begin="6" end="6" resetval="0x0" description=" Counter functions while system is in Secure-User mode" range="6" rwaccess="R/W"/> 
		<bitfield id="RSUPER" width="1" begin="5" end="5" resetval="0x0" description=" Counter functions while system is in Root-Supervisor node" range="5" rwaccess="R/W"/> 
		<bitfield id="RUSER" width="1" begin="4" end="4" resetval="0x0" description=" Counter functions while system is in Root-User mode" range="4" rwaccess="R/W"/> 
		<bitfield id="NRSUPER" width="1" begin="3" end="3" resetval="0x0" description=" Counter functions while system is in Non-Root-Supervisor mode" range="3" rwaccess="R/W"/> 
		<bitfield id="NRUSER" width="1" begin="2" end="2" resetval="0x0" description=" Counter functions while system is in in Non-Root-User mode" range="2" rwaccess="R/W"/> 
		<bitfield id="IDLE" width="1" begin="1" end="1" resetval="0x0" description=" Counter functions while system/core is in idle" range="1" rwaccess="R/W"/> 
		<bitfield id="FREE" width="1" begin="0" end="0" resetval="0x0" description=" Counter functions while system/core is halted" range="0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTFILT15" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTFILT15" offset="0xB3C" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description=" Reserved, returns 0" range="31 - 8" rwaccess="R"/> 
		<bitfield id="SECSUPER" width="1" begin="7" end="7" resetval="0x0" description=" Counter functions while system is in Secure-Supervisor mode" range="7" rwaccess="R/W"/> 
		<bitfield id="SECUSER" width="1" begin="6" end="6" resetval="0x0" description=" Counter functions while system is in Secure-User mode" range="6" rwaccess="R/W"/> 
		<bitfield id="RSUPER" width="1" begin="5" end="5" resetval="0x0" description=" Counter functions while system is in Root-Supervisor node" range="5" rwaccess="R/W"/> 
		<bitfield id="RUSER" width="1" begin="4" end="4" resetval="0x0" description=" Counter functions while system is in Root-User mode" range="4" rwaccess="R/W"/> 
		<bitfield id="NRSUPER" width="1" begin="3" end="3" resetval="0x0" description=" Counter functions while system is in Non-Root-Supervisor mode" range="3" rwaccess="R/W"/> 
		<bitfield id="NRUSER" width="1" begin="2" end="2" resetval="0x0" description=" Counter functions while system is in in Non-Root-User mode" range="2" rwaccess="R/W"/> 
		<bitfield id="IDLE" width="1" begin="1" end="1" resetval="0x0" description=" Counter functions while system/core is in idle" range="1" rwaccess="R/W"/> 
		<bitfield id="FREE" width="1" begin="0" end="0" resetval="0x0" description=" Counter functions while system/core is halted" range="0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTFILT16" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTFILT16" offset="0xB40" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description=" Reserved, returns 0" range="31 - 8" rwaccess="R"/> 
		<bitfield id="SECSUPER" width="1" begin="7" end="7" resetval="0x0" description=" Counter functions while system is in Secure-Supervisor mode" range="7" rwaccess="R/W"/> 
		<bitfield id="SECUSER" width="1" begin="6" end="6" resetval="0x0" description=" Counter functions while system is in Secure-User mode" range="6" rwaccess="R/W"/> 
		<bitfield id="RSUPER" width="1" begin="5" end="5" resetval="0x0" description=" Counter functions while system is in Root-Supervisor node" range="5" rwaccess="R/W"/> 
		<bitfield id="RUSER" width="1" begin="4" end="4" resetval="0x0" description=" Counter functions while system is in Root-User mode" range="4" rwaccess="R/W"/> 
		<bitfield id="NRSUPER" width="1" begin="3" end="3" resetval="0x0" description=" Counter functions while system is in Non-Root-Supervisor mode" range="3" rwaccess="R/W"/> 
		<bitfield id="NRUSER" width="1" begin="2" end="2" resetval="0x0" description=" Counter functions while system is in in Non-Root-User mode" range="2" rwaccess="R/W"/> 
		<bitfield id="IDLE" width="1" begin="1" end="1" resetval="0x0" description=" Counter functions while system/core is in idle" range="1" rwaccess="R/W"/> 
		<bitfield id="FREE" width="1" begin="0" end="0" resetval="0x0" description=" Counter functions while system/core is halted" range="0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTFILT17" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTFILT17" offset="0xB44" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description=" Reserved, returns 0" range="31 - 8" rwaccess="R"/> 
		<bitfield id="SECSUPER" width="1" begin="7" end="7" resetval="0x0" description=" Counter functions while system is in Secure-Supervisor mode" range="7" rwaccess="R/W"/> 
		<bitfield id="SECUSER" width="1" begin="6" end="6" resetval="0x0" description=" Counter functions while system is in Secure-User mode" range="6" rwaccess="R/W"/> 
		<bitfield id="RSUPER" width="1" begin="5" end="5" resetval="0x0" description=" Counter functions while system is in Root-Supervisor node" range="5" rwaccess="R/W"/> 
		<bitfield id="RUSER" width="1" begin="4" end="4" resetval="0x0" description=" Counter functions while system is in Root-User mode" range="4" rwaccess="R/W"/> 
		<bitfield id="NRSUPER" width="1" begin="3" end="3" resetval="0x0" description=" Counter functions while system is in Non-Root-Supervisor mode" range="3" rwaccess="R/W"/> 
		<bitfield id="NRUSER" width="1" begin="2" end="2" resetval="0x0" description=" Counter functions while system is in in Non-Root-User mode" range="2" rwaccess="R/W"/> 
		<bitfield id="IDLE" width="1" begin="1" end="1" resetval="0x0" description=" Counter functions while system/core is in idle" range="1" rwaccess="R/W"/> 
		<bitfield id="FREE" width="1" begin="0" end="0" resetval="0x0" description=" Counter functions while system/core is halted" range="0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTFILT18" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTFILT18" offset="0xB48" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description=" Reserved, returns 0" range="31 - 8" rwaccess="R"/> 
		<bitfield id="SECSUPER" width="1" begin="7" end="7" resetval="0x0" description=" Counter functions while system is in Secure-Supervisor mode" range="7" rwaccess="R/W"/> 
		<bitfield id="SECUSER" width="1" begin="6" end="6" resetval="0x0" description=" Counter functions while system is in Secure-User mode" range="6" rwaccess="R/W"/> 
		<bitfield id="RSUPER" width="1" begin="5" end="5" resetval="0x0" description=" Counter functions while system is in Root-Supervisor node" range="5" rwaccess="R/W"/> 
		<bitfield id="RUSER" width="1" begin="4" end="4" resetval="0x0" description=" Counter functions while system is in Root-User mode" range="4" rwaccess="R/W"/> 
		<bitfield id="NRSUPER" width="1" begin="3" end="3" resetval="0x0" description=" Counter functions while system is in Non-Root-Supervisor mode" range="3" rwaccess="R/W"/> 
		<bitfield id="NRUSER" width="1" begin="2" end="2" resetval="0x0" description=" Counter functions while system is in in Non-Root-User mode" range="2" rwaccess="R/W"/> 
		<bitfield id="IDLE" width="1" begin="1" end="1" resetval="0x0" description=" Counter functions while system/core is in idle" range="1" rwaccess="R/W"/> 
		<bitfield id="FREE" width="1" begin="0" end="0" resetval="0x0" description=" Counter functions while system/core is halted" range="0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTFILT19" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTFILT19" offset="0xB4C" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description=" Reserved, returns 0" range="31 - 8" rwaccess="R"/> 
		<bitfield id="SECSUPER" width="1" begin="7" end="7" resetval="0x0" description=" Counter functions while system is in Secure-Supervisor mode" range="7" rwaccess="R/W"/> 
		<bitfield id="SECUSER" width="1" begin="6" end="6" resetval="0x0" description=" Counter functions while system is in Secure-User mode" range="6" rwaccess="R/W"/> 
		<bitfield id="RSUPER" width="1" begin="5" end="5" resetval="0x0" description=" Counter functions while system is in Root-Supervisor node" range="5" rwaccess="R/W"/> 
		<bitfield id="RUSER" width="1" begin="4" end="4" resetval="0x0" description=" Counter functions while system is in Root-User mode" range="4" rwaccess="R/W"/> 
		<bitfield id="NRSUPER" width="1" begin="3" end="3" resetval="0x0" description=" Counter functions while system is in Non-Root-Supervisor mode" range="3" rwaccess="R/W"/> 
		<bitfield id="NRUSER" width="1" begin="2" end="2" resetval="0x0" description=" Counter functions while system is in in Non-Root-User mode" range="2" rwaccess="R/W"/> 
		<bitfield id="IDLE" width="1" begin="1" end="1" resetval="0x0" description=" Counter functions while system/core is in idle" range="1" rwaccess="R/W"/> 
		<bitfield id="FREE" width="1" begin="0" end="0" resetval="0x0" description=" Counter functions while system/core is halted" range="0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTFILT20" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTFILT20" offset="0xB50" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description=" Reserved, returns 0" range="31 - 8" rwaccess="R"/> 
		<bitfield id="SECSUPER" width="1" begin="7" end="7" resetval="0x0" description=" Counter functions while system is in Secure-Supervisor mode" range="7" rwaccess="R/W"/> 
		<bitfield id="SECUSER" width="1" begin="6" end="6" resetval="0x0" description=" Counter functions while system is in Secure-User mode" range="6" rwaccess="R/W"/> 
		<bitfield id="RSUPER" width="1" begin="5" end="5" resetval="0x0" description=" Counter functions while system is in Root-Supervisor node" range="5" rwaccess="R/W"/> 
		<bitfield id="RUSER" width="1" begin="4" end="4" resetval="0x0" description=" Counter functions while system is in Root-User mode" range="4" rwaccess="R/W"/> 
		<bitfield id="NRSUPER" width="1" begin="3" end="3" resetval="0x0" description=" Counter functions while system is in Non-Root-Supervisor mode" range="3" rwaccess="R/W"/> 
		<bitfield id="NRUSER" width="1" begin="2" end="2" resetval="0x0" description=" Counter functions while system is in in Non-Root-User mode" range="2" rwaccess="R/W"/> 
		<bitfield id="IDLE" width="1" begin="1" end="1" resetval="0x0" description=" Counter functions while system/core is in idle" range="1" rwaccess="R/W"/> 
		<bitfield id="FREE" width="1" begin="0" end="0" resetval="0x0" description=" Counter functions while system/core is halted" range="0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTFILT21" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTFILT21" offset="0xB54" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description=" Reserved, returns 0" range="31 - 8" rwaccess="R"/> 
		<bitfield id="SECSUPER" width="1" begin="7" end="7" resetval="0x0" description=" Counter functions while system is in Secure-Supervisor mode" range="7" rwaccess="R/W"/> 
		<bitfield id="SECUSER" width="1" begin="6" end="6" resetval="0x0" description=" Counter functions while system is in Secure-User mode" range="6" rwaccess="R/W"/> 
		<bitfield id="RSUPER" width="1" begin="5" end="5" resetval="0x0" description=" Counter functions while system is in Root-Supervisor node" range="5" rwaccess="R/W"/> 
		<bitfield id="RUSER" width="1" begin="4" end="4" resetval="0x0" description=" Counter functions while system is in Root-User mode" range="4" rwaccess="R/W"/> 
		<bitfield id="NRSUPER" width="1" begin="3" end="3" resetval="0x0" description=" Counter functions while system is in Non-Root-Supervisor mode" range="3" rwaccess="R/W"/> 
		<bitfield id="NRUSER" width="1" begin="2" end="2" resetval="0x0" description=" Counter functions while system is in in Non-Root-User mode" range="2" rwaccess="R/W"/> 
		<bitfield id="IDLE" width="1" begin="1" end="1" resetval="0x0" description=" Counter functions while system/core is in idle" range="1" rwaccess="R/W"/> 
		<bitfield id="FREE" width="1" begin="0" end="0" resetval="0x0" description=" Counter functions while system/core is halted" range="0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTFILT22" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTFILT22" offset="0xB58" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description=" Reserved, returns 0" range="31 - 8" rwaccess="R"/> 
		<bitfield id="SECSUPER" width="1" begin="7" end="7" resetval="0x0" description=" Counter functions while system is in Secure-Supervisor mode" range="7" rwaccess="R/W"/> 
		<bitfield id="SECUSER" width="1" begin="6" end="6" resetval="0x0" description=" Counter functions while system is in Secure-User mode" range="6" rwaccess="R/W"/> 
		<bitfield id="RSUPER" width="1" begin="5" end="5" resetval="0x0" description=" Counter functions while system is in Root-Supervisor node" range="5" rwaccess="R/W"/> 
		<bitfield id="RUSER" width="1" begin="4" end="4" resetval="0x0" description=" Counter functions while system is in Root-User mode" range="4" rwaccess="R/W"/> 
		<bitfield id="NRSUPER" width="1" begin="3" end="3" resetval="0x0" description=" Counter functions while system is in Non-Root-Supervisor mode" range="3" rwaccess="R/W"/> 
		<bitfield id="NRUSER" width="1" begin="2" end="2" resetval="0x0" description=" Counter functions while system is in in Non-Root-User mode" range="2" rwaccess="R/W"/> 
		<bitfield id="IDLE" width="1" begin="1" end="1" resetval="0x0" description=" Counter functions while system/core is in idle" range="1" rwaccess="R/W"/> 
		<bitfield id="FREE" width="1" begin="0" end="0" resetval="0x0" description=" Counter functions while system/core is halted" range="0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTFILT23" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTFILT23" offset="0xB5C" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description=" Reserved, returns 0" range="31 - 8" rwaccess="R"/> 
		<bitfield id="SECSUPER" width="1" begin="7" end="7" resetval="0x0" description=" Counter functions while system is in Secure-Supervisor mode" range="7" rwaccess="R/W"/> 
		<bitfield id="SECUSER" width="1" begin="6" end="6" resetval="0x0" description=" Counter functions while system is in Secure-User mode" range="6" rwaccess="R/W"/> 
		<bitfield id="RSUPER" width="1" begin="5" end="5" resetval="0x0" description=" Counter functions while system is in Root-Supervisor node" range="5" rwaccess="R/W"/> 
		<bitfield id="RUSER" width="1" begin="4" end="4" resetval="0x0" description=" Counter functions while system is in Root-User mode" range="4" rwaccess="R/W"/> 
		<bitfield id="NRSUPER" width="1" begin="3" end="3" resetval="0x0" description=" Counter functions while system is in Non-Root-Supervisor mode" range="3" rwaccess="R/W"/> 
		<bitfield id="NRUSER" width="1" begin="2" end="2" resetval="0x0" description=" Counter functions while system is in in Non-Root-User mode" range="2" rwaccess="R/W"/> 
		<bitfield id="IDLE" width="1" begin="1" end="1" resetval="0x0" description=" Counter functions while system/core is in idle" range="1" rwaccess="R/W"/> 
		<bitfield id="FREE" width="1" begin="0" end="0" resetval="0x0" description=" Counter functions while system/core is halted" range="0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTFILT24" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTFILT24" offset="0xB60" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description=" Reserved, returns 0" range="31 - 8" rwaccess="R"/> 
		<bitfield id="SECSUPER" width="1" begin="7" end="7" resetval="0x0" description=" Counter functions while system is in Secure-Supervisor mode" range="7" rwaccess="R/W"/> 
		<bitfield id="SECUSER" width="1" begin="6" end="6" resetval="0x0" description=" Counter functions while system is in Secure-User mode" range="6" rwaccess="R/W"/> 
		<bitfield id="RSUPER" width="1" begin="5" end="5" resetval="0x0" description=" Counter functions while system is in Root-Supervisor node" range="5" rwaccess="R/W"/> 
		<bitfield id="RUSER" width="1" begin="4" end="4" resetval="0x0" description=" Counter functions while system is in Root-User mode" range="4" rwaccess="R/W"/> 
		<bitfield id="NRSUPER" width="1" begin="3" end="3" resetval="0x0" description=" Counter functions while system is in Non-Root-Supervisor mode" range="3" rwaccess="R/W"/> 
		<bitfield id="NRUSER" width="1" begin="2" end="2" resetval="0x0" description=" Counter functions while system is in in Non-Root-User mode" range="2" rwaccess="R/W"/> 
		<bitfield id="IDLE" width="1" begin="1" end="1" resetval="0x0" description=" Counter functions while system/core is in idle" range="1" rwaccess="R/W"/> 
		<bitfield id="FREE" width="1" begin="0" end="0" resetval="0x0" description=" Counter functions while system/core is halted" range="0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTFILT25" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTFILT25" offset="0xB64" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description=" Reserved, returns 0" range="31 - 8" rwaccess="R"/> 
		<bitfield id="SECSUPER" width="1" begin="7" end="7" resetval="0x0" description=" Counter functions while system is in Secure-Supervisor mode" range="7" rwaccess="R/W"/> 
		<bitfield id="SECUSER" width="1" begin="6" end="6" resetval="0x0" description=" Counter functions while system is in Secure-User mode" range="6" rwaccess="R/W"/> 
		<bitfield id="RSUPER" width="1" begin="5" end="5" resetval="0x0" description=" Counter functions while system is in Root-Supervisor node" range="5" rwaccess="R/W"/> 
		<bitfield id="RUSER" width="1" begin="4" end="4" resetval="0x0" description=" Counter functions while system is in Root-User mode" range="4" rwaccess="R/W"/> 
		<bitfield id="NRSUPER" width="1" begin="3" end="3" resetval="0x0" description=" Counter functions while system is in Non-Root-Supervisor mode" range="3" rwaccess="R/W"/> 
		<bitfield id="NRUSER" width="1" begin="2" end="2" resetval="0x0" description=" Counter functions while system is in in Non-Root-User mode" range="2" rwaccess="R/W"/> 
		<bitfield id="IDLE" width="1" begin="1" end="1" resetval="0x0" description=" Counter functions while system/core is in idle" range="1" rwaccess="R/W"/> 
		<bitfield id="FREE" width="1" begin="0" end="0" resetval="0x0" description=" Counter functions while system/core is halted" range="0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTFILT26" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTFILT26" offset="0xB68" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description=" Reserved, returns 0" range="31 - 8" rwaccess="R"/> 
		<bitfield id="SECSUPER" width="1" begin="7" end="7" resetval="0x0" description=" Counter functions while system is in Secure-Supervisor mode" range="7" rwaccess="R/W"/> 
		<bitfield id="SECUSER" width="1" begin="6" end="6" resetval="0x0" description=" Counter functions while system is in Secure-User mode" range="6" rwaccess="R/W"/> 
		<bitfield id="RSUPER" width="1" begin="5" end="5" resetval="0x0" description=" Counter functions while system is in Root-Supervisor node" range="5" rwaccess="R/W"/> 
		<bitfield id="RUSER" width="1" begin="4" end="4" resetval="0x0" description=" Counter functions while system is in Root-User mode" range="4" rwaccess="R/W"/> 
		<bitfield id="NRSUPER" width="1" begin="3" end="3" resetval="0x0" description=" Counter functions while system is in Non-Root-Supervisor mode" range="3" rwaccess="R/W"/> 
		<bitfield id="NRUSER" width="1" begin="2" end="2" resetval="0x0" description=" Counter functions while system is in in Non-Root-User mode" range="2" rwaccess="R/W"/> 
		<bitfield id="IDLE" width="1" begin="1" end="1" resetval="0x0" description=" Counter functions while system/core is in idle" range="1" rwaccess="R/W"/> 
		<bitfield id="FREE" width="1" begin="0" end="0" resetval="0x0" description=" Counter functions while system/core is halted" range="0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTFILT27" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTFILT27" offset="0xB6C" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description=" Reserved, returns 0" range="31 - 8" rwaccess="R"/> 
		<bitfield id="SECSUPER" width="1" begin="7" end="7" resetval="0x0" description=" Counter functions while system is in Secure-Supervisor mode" range="7" rwaccess="R/W"/> 
		<bitfield id="SECUSER" width="1" begin="6" end="6" resetval="0x0" description=" Counter functions while system is in Secure-User mode" range="6" rwaccess="R/W"/> 
		<bitfield id="RSUPER" width="1" begin="5" end="5" resetval="0x0" description=" Counter functions while system is in Root-Supervisor node" range="5" rwaccess="R/W"/> 
		<bitfield id="RUSER" width="1" begin="4" end="4" resetval="0x0" description=" Counter functions while system is in Root-User mode" range="4" rwaccess="R/W"/> 
		<bitfield id="NRSUPER" width="1" begin="3" end="3" resetval="0x0" description=" Counter functions while system is in Non-Root-Supervisor mode" range="3" rwaccess="R/W"/> 
		<bitfield id="NRUSER" width="1" begin="2" end="2" resetval="0x0" description=" Counter functions while system is in in Non-Root-User mode" range="2" rwaccess="R/W"/> 
		<bitfield id="IDLE" width="1" begin="1" end="1" resetval="0x0" description=" Counter functions while system/core is in idle" range="1" rwaccess="R/W"/> 
		<bitfield id="FREE" width="1" begin="0" end="0" resetval="0x0" description=" Counter functions while system/core is halted" range="0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTFILT28" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTFILT28" offset="0xB70" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description=" Reserved, returns 0" range="31 - 8" rwaccess="R"/> 
		<bitfield id="SECSUPER" width="1" begin="7" end="7" resetval="0x0" description=" Counter functions while system is in Secure-Supervisor mode" range="7" rwaccess="R/W"/> 
		<bitfield id="SECUSER" width="1" begin="6" end="6" resetval="0x0" description=" Counter functions while system is in Secure-User mode" range="6" rwaccess="R/W"/> 
		<bitfield id="RSUPER" width="1" begin="5" end="5" resetval="0x0" description=" Counter functions while system is in Root-Supervisor node" range="5" rwaccess="R/W"/> 
		<bitfield id="RUSER" width="1" begin="4" end="4" resetval="0x0" description=" Counter functions while system is in Root-User mode" range="4" rwaccess="R/W"/> 
		<bitfield id="NRSUPER" width="1" begin="3" end="3" resetval="0x0" description=" Counter functions while system is in Non-Root-Supervisor mode" range="3" rwaccess="R/W"/> 
		<bitfield id="NRUSER" width="1" begin="2" end="2" resetval="0x0" description=" Counter functions while system is in in Non-Root-User mode" range="2" rwaccess="R/W"/> 
		<bitfield id="IDLE" width="1" begin="1" end="1" resetval="0x0" description=" Counter functions while system/core is in idle" range="1" rwaccess="R/W"/> 
		<bitfield id="FREE" width="1" begin="0" end="0" resetval="0x0" description=" Counter functions while system/core is halted" range="0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTFILT29" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTFILT29" offset="0xB74" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description=" Reserved, returns 0" range="31 - 8" rwaccess="R"/> 
		<bitfield id="SECSUPER" width="1" begin="7" end="7" resetval="0x0" description=" Counter functions while system is in Secure-Supervisor mode" range="7" rwaccess="R/W"/> 
		<bitfield id="SECUSER" width="1" begin="6" end="6" resetval="0x0" description=" Counter functions while system is in Secure-User mode" range="6" rwaccess="R/W"/> 
		<bitfield id="RSUPER" width="1" begin="5" end="5" resetval="0x0" description=" Counter functions while system is in Root-Supervisor node" range="5" rwaccess="R/W"/> 
		<bitfield id="RUSER" width="1" begin="4" end="4" resetval="0x0" description=" Counter functions while system is in Root-User mode" range="4" rwaccess="R/W"/> 
		<bitfield id="NRSUPER" width="1" begin="3" end="3" resetval="0x0" description=" Counter functions while system is in Non-Root-Supervisor mode" range="3" rwaccess="R/W"/> 
		<bitfield id="NRUSER" width="1" begin="2" end="2" resetval="0x0" description=" Counter functions while system is in in Non-Root-User mode" range="2" rwaccess="R/W"/> 
		<bitfield id="IDLE" width="1" begin="1" end="1" resetval="0x0" description=" Counter functions while system/core is in idle" range="1" rwaccess="R/W"/> 
		<bitfield id="FREE" width="1" begin="0" end="0" resetval="0x0" description=" Counter functions while system/core is halted" range="0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTFILT30" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTFILT30" offset="0xB78" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description=" Reserved, returns 0" range="31 - 8" rwaccess="R"/> 
		<bitfield id="SECSUPER" width="1" begin="7" end="7" resetval="0x0" description=" Counter functions while system is in Secure-Supervisor mode" range="7" rwaccess="R/W"/> 
		<bitfield id="SECUSER" width="1" begin="6" end="6" resetval="0x0" description=" Counter functions while system is in Secure-User mode" range="6" rwaccess="R/W"/> 
		<bitfield id="RSUPER" width="1" begin="5" end="5" resetval="0x0" description=" Counter functions while system is in Root-Supervisor node" range="5" rwaccess="R/W"/> 
		<bitfield id="RUSER" width="1" begin="4" end="4" resetval="0x0" description=" Counter functions while system is in Root-User mode" range="4" rwaccess="R/W"/> 
		<bitfield id="NRSUPER" width="1" begin="3" end="3" resetval="0x0" description=" Counter functions while system is in Non-Root-Supervisor mode" range="3" rwaccess="R/W"/> 
		<bitfield id="NRUSER" width="1" begin="2" end="2" resetval="0x0" description=" Counter functions while system is in in Non-Root-User mode" range="2" rwaccess="R/W"/> 
		<bitfield id="IDLE" width="1" begin="1" end="1" resetval="0x0" description=" Counter functions while system/core is in idle" range="1" rwaccess="R/W"/> 
		<bitfield id="FREE" width="1" begin="0" end="0" resetval="0x0" description=" Counter functions while system/core is halted" range="0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTFILT31" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTFILT31" offset="0xB7C" width="32" description="">
		<bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description=" Reserved, returns 0" range="31 - 8" rwaccess="R"/> 
		<bitfield id="SECSUPER" width="1" begin="7" end="7" resetval="0x0" description=" Counter functions while system is in Secure-Supervisor mode" range="7" rwaccess="R/W"/> 
		<bitfield id="SECUSER" width="1" begin="6" end="6" resetval="0x0" description=" Counter functions while system is in Secure-User mode" range="6" rwaccess="R/W"/> 
		<bitfield id="RSUPER" width="1" begin="5" end="5" resetval="0x0" description=" Counter functions while system is in Root-Supervisor node" range="5" rwaccess="R/W"/> 
		<bitfield id="RUSER" width="1" begin="4" end="4" resetval="0x0" description=" Counter functions while system is in Root-User mode" range="4" rwaccess="R/W"/> 
		<bitfield id="NRSUPER" width="1" begin="3" end="3" resetval="0x0" description=" Counter functions while system is in Non-Root-Supervisor mode" range="3" rwaccess="R/W"/> 
		<bitfield id="NRUSER" width="1" begin="2" end="2" resetval="0x0" description=" Counter functions while system is in in Non-Root-User mode" range="2" rwaccess="R/W"/> 
		<bitfield id="IDLE" width="1" begin="1" end="1" resetval="0x0" description=" Counter functions while system/core is in idle" range="1" rwaccess="R/W"/> 
		<bitfield id="FREE" width="1" begin="0" end="0" resetval="0x0" description=" Counter functions while system/core is halted" range="0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTCNTR0" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTCNTR0" offset="0xB80" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTCNTR1" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTCNTR1" offset="0xB84" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTCNTR2" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTCNTR2" offset="0xB88" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTCNTR3" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTCNTR3" offset="0xB8C" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTCNTR4" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTCNTR4" offset="0xB90" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTCNTR5" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTCNTR5" offset="0xB94" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTCNTR6" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTCNTR6" offset="0xB98" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTCNTR7" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTCNTR7" offset="0xB9C" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTCNTR8" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTCNTR8" offset="0xBA0" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTCNTR9" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTCNTR9" offset="0xBA4" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTCNTR10" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTCNTR10" offset="0xBA8" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTCNTR11" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTCNTR11" offset="0xBAC" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTCNTR12" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTCNTR12" offset="0xBB0" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTCNTR13" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTCNTR13" offset="0xBB4" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTCNTR14" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTCNTR14" offset="0xBB8" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTCNTR15" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTCNTR15" offset="0xBBC" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTCNTR16" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTCNTR16" offset="0xBC0" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTCNTR17" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTCNTR17" offset="0xBC4" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTCNTR18" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTCNTR18" offset="0xBC8" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTCNTR19" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTCNTR19" offset="0xBCC" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTCNTR20" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTCNTR20" offset="0xBD0" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTCNTR21" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTCNTR21" offset="0xBD4" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTCNTR22" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTCNTR22" offset="0xBD8" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTCNTR23" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTCNTR23" offset="0xBDC" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTCNTR24" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTCNTR24" offset="0xBE0" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTCNTR25" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTCNTR25" offset="0xBE4" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTCNTR26" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTCNTR26" offset="0xBE8" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTCNTR27" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTCNTR27" offset="0xBEC" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTCNTR28" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTCNTR28" offset="0xBF0" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTCNTR29" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTCNTR29" offset="0xBF4" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTCNTR30" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTCNTR30" offset="0xBF8" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTCNTR31" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTCNTR31" offset="0xBFC" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description=" This field reflects the current value of the counter. It is incremented when the system events configured in the corresponding Counter Control Register is asserted. If CTCRn.CHNSHD is set, the Counter will increment when the low order counter rolls over." range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CT_EOI" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CT_EOI" offset="0xC00" width="32" description="">
		<bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description=" Reserved, returns 0" range="31 - 1" rwaccess="R"/> 
		<bitfield id="EOI" width="1" begin="0" end="0" resetval="0x0" description=" EOI value" range="0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTIRQSTAT_RAW" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTIRQSTAT_RAW" offset="0xC04" width="32" description="">
		<bitfield id="TIM_INTN_IRQ" width="32" begin="31" end="0" resetval="0x0" description=" IRQSTATUS_RAW value. The individual bits is this field correspond to individual interrupts generated for each timer associated with Counter Timer Control Register (CTCRn : INT)." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTIRQSTAT" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTIRQSTAT" offset="0xC08" width="32" description="">
		<bitfield id="TIM_INTN_IE" width="32" begin="31" end="0" resetval="0x0" description=" IRQSTATUS value. The individual bits is this field correspond to individual interrupts generated for each timer associated with Counter Timer Control Register (CTCRn : INT)." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTIRQENABLE_SET" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTIRQENABLE_SET" offset="0xC0C" width="32" description="">
		<bitfield id="TIM_INTN_IES" width="32" begin="31" end="0" resetval="0x0" description=" IRQSET value. This bit sets the enable of the interrupt event. SW can also read this bit to determine if the interrupt is enabled. The individual bits is this field correspond to individual interrupts generated for each timer associated with Counter Timer Control Register (CTCRn : INT)." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_CTIRQENABLE_CLR" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_CTIRQENABLE_CLR" offset="0xC10" width="32" description="">
		<bitfield id="TIM_INTN_IEC" width="32" begin="31" end="0" resetval="0x0" description=" IRQCLR value. This bit clears the enable of the interrupt event. SW can also read this bit to determine if the interrupt is enabled. The individual bits is this field correspond to individual interrupts generated for each timer associated with Counter Timer Control Register (CTCRn : INT)." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_STPTCR" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_STPTCR" offset="0x1800" width="32" description="">
		<bitfield id="RESERVED3" width="7" begin="31" end="25" resetval="0x0" description=" Reserved, returns 0" range="31 - 25" rwaccess="R"/> 
		<bitfield id="MOD_FIFOFULL" width="1" begin="24" end="24" resetval="0x0" description=" STPMI2ATB internal MID packet fifo is full" range="24" rwaccess="R"/> 
		<bitfield id="DATA_FIFOFULL" width="1" begin="23" end="23" resetval="0x0" description=" STPMI2ATB internal Data packet fifo is full" range="23" rwaccess="R"/> 
		<bitfield id="RESERVED2" width="17" begin="22" end="6" resetval="0x0" description=" Reserved, returns 0" range="22 - 6" rwaccess="R"/> 
		<bitfield id="COMPEN" width="1" begin="5" end="5" resetval="0x0" description=" Compression of Data enable" range="5" rwaccess="R/W"/> 
		<bitfield id="RESERVED1" width="2" begin="4" end="3" resetval="0x0" description=" Reserved, returns 0" range="4 - 3" rwaccess="R"/> 
		<bitfield id="SYNCEN" width="1" begin="2" end="2" resetval="0x1" description=" The value 1 indicates STPASYNC is supported" range="2" rwaccess="R"/> 
		<bitfield id="TSEN" width="1" begin="1" end="1" resetval="0x0" description=" Timestamp Enable. This bit is static and should not be changed dynamically. This should be changed before client is enabled." range="1" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description=" Reserved, returns 0" range="0" rwaccess="R"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_STPTID" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_STPTID" offset="0x1804" width="32" description="">
		<bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0" description=" Reserved, returns 0" range="31 - 7" rwaccess="R"/> 
		<bitfield id="TRACEID" width="7" begin="6" end="0" resetval="0x0" description=" Trace ID value. Software may overwrite the value at any time, but this is only recommended for scenarios where top-level configuration errors result in a collision between HW master IDs" range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_STPASYNC" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_STPASYNC" offset="0x1810" width="32" description="">
		<bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description=" Reserved, returns 0" range="31 - 13" rwaccess="R"/> 
		<bitfield id="EXPMODE" width="1" begin="12" end="12" resetval="0x1" description=" Exponent mode, A value of 1 sets count to 2 to the Nth, where Nth is ((bits 11 : 8)+12). A value of 0 sets Count to N (bits 11 : 0)" range="12" rwaccess="R/W"/> 
		<bitfield id="COUNT" width="12" begin="11" end="0" resetval="0x780" description=" The number of bytes between Synchronization packets" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_STPFFCR" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_STPFFCR" offset="0x1814" width="32" description="">
		<bitfield id="RESERVED1" width="26" begin="31" end="6" resetval="0x0" description=" Reserved, returns 0" range="31 - 6" rwaccess="R"/> 
		<bitfield id="FORCEFLUSH" width="1" begin="5" end="5" resetval="0x0" description=" Write a 1 to force a flush, automatically clears after the operation is complete" range="5" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="3" begin="4" end="2" resetval="0x0" description=" Reserved, returns 0" range="4 - 2" rwaccess="R"/> 
		<bitfield id="ASYNCPE" width="1" begin="1" end="1" resetval="0x0" description=" Async Priority Enable. 0 indicates ASYNC packet priority is lower than trace. 1 indicates priority escalates on second synchronization request" range="1" rwaccess="R/W"/> 
		<bitfield id="AUTOFLUSH" width="1" begin="0" end="0" resetval="0x0" description=" Auto flush enable. When set, on every complete data (ATDATA : WIDTH) in the fifo written, data is exported out when ATREADY is asserted. This should be written before client IP enabled" range="0" rwaccess="R/W"/>
	</register>
	<register id="CTSET2_WRAP__CFG__CTSET2_CFG_STPFEAT1" acronym="CTSET2_WRAP__CFG__CTSET2_CFG_STPFEAT1" offset="0x1818" width="32" description="">
		<bitfield id="STP_RTLVER" width="5" begin="31" end="27" resetval="0x0" description=" RTL Version. Reset each time major or minor version is updated" range="31 - 27" rwaccess="R"/> 
		<bitfield id="STP_MAJVER" width="3" begin="26" end="24" resetval="0x0" description=" Functional Major Version. This is the first version of STPMI2ATB" range="26 - 24" rwaccess="R"/> 
		<bitfield id="STP_CUSTVER" width="2" begin="23" end="22" resetval="0x0" description=" Custom Version (not used)" range="23 - 22" rwaccess="R"/> 
		<bitfield id="STP_MINVER" width="5" begin="21" end="17" resetval="0x0" description=" Functional Minor Version" range="21 - 17" rwaccess="R"/> 
		<bitfield id="RESERVED" width="9" begin="16" end="8" resetval="0x0" description=" Reserved, returns 0" range="16 - 8" rwaccess="R"/> 
		<bitfield id="VERSION" width="3" begin="6" end="4" resetval="0x2" description=" STP2.0 Time Stamp, Value of 011 indicates Natural binary timestamp, a value of 100 indicates gray binary timestamps" range="6 - 4" rwaccess="R"/> 
		<bitfield id="PROT" width="4" begin="3" end="0" resetval="0x1" description=" Protocol Revision. Value of 0001 indicates STP 2.0" range="3 - 0" rwaccess="R"/>
	</register>
</module>