$comment
	File created using the following command:
		vcd file CombDigitalDevices.msim.vcd -direction
$end
$date
	Tue Apr 09 17:50:51 2019
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module Main_vlg_vec_tst $end
$var reg 3 ! addr [2:0] $end
$var reg 8 " inData [7:0] $end
$var wire 1 # outData $end

$scope module i1 $end
$var wire 1 $ gnd $end
$var wire 1 % vcc $end
$var wire 1 & unknown $end
$var tri1 1 ' devclrn $end
$var tri1 1 ( devpor $end
$var tri1 1 ) devoe $end
$var wire 1 * ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 + ~QUARTUS_CREATED_UNVM~~busy $end
$var wire 1 , ~QUARTUS_CREATED_ADC1~~eoc $end
$var wire 1 - ~QUARTUS_CREATED_ADC2~~eoc $end
$var wire 1 . outData~output_o $end
$var wire 1 / inData[0]~input_o $end
$var wire 1 0 addr[0]~input_o $end
$var wire 1 1 inData[1]~input_o $end
$var wire 1 2 addr[1]~input_o $end
$var wire 1 3 mux|Mux0~2_combout $end
$var wire 1 4 inData[3]~input_o $end
$var wire 1 5 inData[2]~input_o $end
$var wire 1 6 mux|Mux0~3_combout $end
$var wire 1 7 inData[5]~input_o $end
$var wire 1 8 inData[7]~input_o $end
$var wire 1 9 inData[4]~input_o $end
$var wire 1 : inData[6]~input_o $end
$var wire 1 ; mux|Mux0~0_combout $end
$var wire 1 < mux|Mux0~1_combout $end
$var wire 1 = addr[2]~input_o $end
$var wire 1 > mux|Mux0~4_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 !
b11 "
1#
0$
1%
x&
1'
1(
1)
0*
z+
z,
z-
1.
1/
10
11
02
13
04
05
16
07
08
09
0:
0;
0<
0=
1>
$end
#30000
b101 !
1=
0>
0.
0#
#60000
b111 !
b110 !
12
00
06
03
#90000
b100 !
b101 !
02
10
13
16
#100000
b1000011 "
b1010011 "
b1010111 "
b1010101 "
b1010100 "
1:
19
15
01
0/
03
06
#120000
b1 !
b11 !
0=
12
1;
16
13
06
1>
1.
1#
0>
0.
0#
#150000
b10 !
b110 !
1=
00
1<
03
16
1>
1.
1#
#180000
b10 !
0=
#200000
b11010100 "
b11011100 "
b11011000 "
18
14
05
06
0>
0.
0#
#210000
b11 !
b111 !
1=
10
13
1>
1.
16
1#
#240000
b101 !
b100 !
b0 !
0=
02
00
03
06
0>
0.
0#
#270000
b10 !
b110 !
1=
12
1>
1.
1#
#300000
b11111000 "
b10111000 "
b111 !
b101 !
0:
17
02
10
0;
#330000
b100 !
00
0<
1;
1<
0>
0.
0#
1>
1.
1#
#390000
b110 !
12
0;
0<
0>
0.
0#
#400000
b10101000 "
b10101010 "
b101010 "
b100010 "
b10 "
b1000010 "
08
1:
07
09
04
11
1;
1<
1>
1.
1#
#420000
b10 !
0=
0>
0.
0#
#450000
b11 !
10
0<
13
#480000
b111 !
1=
#500000
b1000000 "
b11000000 "
18
01
1<
1>
1.
1#
#510000
b101 !
b100 !
b0 !
0=
02
00
0;
16
03
0>
0.
0<
06
0#
1>
1.
1#
0>
0.
0#
#540000
b1 !
10
#570000
b101 !
1=
#600000
b11000001 "
b11010001 "
b11011001 "
b11111001 "
b11111011 "
b111 !
b110 !
17
19
14
11
1/
12
00
1;
1<
1>
1.
1#
#660000
b100 !
b101 !
02
10
0;
13
16
#690000
b1 !
b0 !
0=
00
0<
1;
1<
#700000
b11111111 "
b10111111 "
b10011111 "
0:
07
15
#720000
b1 !
10
0;
0<
#750000
b11 !
b111 !
b110 !
1=
12
00
03
0>
0.
0#
#780000
b111 !
10
1;
13
1<
1>
1.
1#
#800000
b11111 "
b10111 "
b10011 "
08
04
05
0<
06
0>
0.
0#
#810000
b101 !
02
0;
16
#840000
b1 !
b0 !
0=
00
1;
1>
1.
1<
1#
#870000
b1 !
10
0<
0;
#900000
b110011 "
b110111 "
b0 !
17
15
00
1;
1<
#930000
b10 !
b11 !
12
10
06
0<
0>
0.
0#
#960000
b1 !
b0 !
02
00
16
1<
1>
1.
1#
#990000
b100 !
1=
#1000000
