<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\Emerson\Documents\Verilog_Sha256_test\impl\gwsynthesis\Verilog_Sha256.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\Emerson\Documents\Verilog_Sha256_test\src\main.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-4 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Apr 18 14:10:21 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>6922</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>6906</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>227</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>CLK</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>CLK_ibuf/I </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>CLK</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">61.933(MHz)</td>
<td>19</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>CLK</td>
<td>Setup</td>
<td>-383.532</td>
<td>227</td>
</tr>
<tr>
<td>CLK</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-6.147</td>
<td>sha/m1/iter_1_s0/Q</td>
<td>sha/m1/a_26_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>16.112</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-6.128</td>
<td>sha/m1/iter_1_s0/Q</td>
<td>sha/m1/a_31_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>16.093</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-6.114</td>
<td>sha/m1/iter_1_s0/Q</td>
<td>sha/m1/a_28_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>16.079</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-6.092</td>
<td>sha/m1/iter_1_s0/Q</td>
<td>sha/m1/a_29_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>16.057</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-6.051</td>
<td>sha/m1/iter_1_s0/Q</td>
<td>sha/m1/a_30_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>16.016</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-5.995</td>
<td>sha/m1/iter_1_s0/Q</td>
<td>sha/m1/a_22_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.960</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-5.921</td>
<td>sha/m1/iter_1_s0/Q</td>
<td>sha/m1/a_18_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.886</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-5.920</td>
<td>sha/m1/iter_1_s0/Q</td>
<td>sha/m1/a_24_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.885</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-5.916</td>
<td>sha/m1/iter_1_s0/Q</td>
<td>sha/m1/a_27_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.881</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-5.828</td>
<td>sha/m1/iter_1_s0/Q</td>
<td>sha/m1/a_19_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.793</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-5.771</td>
<td>sha/m1/iter_1_s0/Q</td>
<td>sha/m1/a_25_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.736</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-5.770</td>
<td>sha/m1/iter_1_s0/Q</td>
<td>sha/m1/a_17_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.735</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-5.740</td>
<td>sha/m1/iter_1_s0/Q</td>
<td>sha/m1/a_20_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.705</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-5.587</td>
<td>sha/m1/iter_1_s0/Q</td>
<td>sha/m1/a_23_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.552</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-5.555</td>
<td>sha/m1/iter_1_s0/Q</td>
<td>sha/m1/a_21_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.520</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-5.548</td>
<td>sha/m1/iter_1_s0/Q</td>
<td>sha/m1/a_14_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.513</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-5.547</td>
<td>sha/m1/iter_1_s0/Q</td>
<td>sha/m1/a_13_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.512</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-5.545</td>
<td>sha/m1/iter_1_s0/Q</td>
<td>sha/m1/a_16_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.510</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-5.391</td>
<td>sha/m1/iter_1_s0/Q</td>
<td>sha/m1/a_15_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.356</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-5.269</td>
<td>sha/m1/iter_1_s0/Q</td>
<td>sha/m1/a_9_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.234</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-5.179</td>
<td>sha/m1/iter_1_s0/Q</td>
<td>sha/m1/e_31_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.144</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-5.170</td>
<td>sha/m1/iter_1_s0/Q</td>
<td>sha/m1/e_29_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.135</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-5.063</td>
<td>sha/m1/iter_1_s0/Q</td>
<td>sha/m1/a_10_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.028</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-5.044</td>
<td>sha/m1/iter_1_s0/Q</td>
<td>sha/m1/a_12_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.009</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-5.040</td>
<td>sha/m1/iter_1_s0/Q</td>
<td>sha/m1/a_11_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.005</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.208</td>
<td>scr/pixelCounter_7_s0/Q</td>
<td>te/fontBuffer_fontBuffer_0_0_s/AD[3]</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.326</td>
</tr>
<tr>
<td>2</td>
<td>0.334</td>
<td>scr/pixelCounter_1_s0/Q</td>
<td>te/fontBuffer_fontBuffer_0_0_s/AD[5]</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.452</td>
</tr>
<tr>
<td>3</td>
<td>0.346</td>
<td>scr/pixelCounter_2_s0/Q</td>
<td>te/fontBuffer_fontBuffer_0_0_s/AD[6]</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.464</td>
</tr>
<tr>
<td>4</td>
<td>0.425</td>
<td>row/state_1_s4/Q</td>
<td>row/state_1_s4/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>5</td>
<td>0.425</td>
<td>scr/bitNumber_3_s1/Q</td>
<td>scr/bitNumber_3_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>6</td>
<td>0.425</td>
<td>scr/counter_17_s0/Q</td>
<td>scr/counter_17_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>7</td>
<td>0.425</td>
<td>scr/pixelCounter_2_s0/Q</td>
<td>scr/pixelCounter_2_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>8</td>
<td>0.425</td>
<td>tx/clk_count_10_s0/Q</td>
<td>tx/clk_count_10_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>9</td>
<td>0.425</td>
<td>rx/rxBitNumber_0_s1/Q</td>
<td>rx/rxBitNumber_0_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>10</td>
<td>0.425</td>
<td>rx/rxCounter_10_s1/Q</td>
<td>rx/rxCounter_10_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>11</td>
<td>0.425</td>
<td>sha/index_20_s0/Q</td>
<td>sha/index_20_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>12</td>
<td>0.427</td>
<td>row/inputCharIndex_0_s1/Q</td>
<td>row/inputCharIndex_0_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>13</td>
<td>0.427</td>
<td>scr/pixelCounter_0_s1/Q</td>
<td>scr/pixelCounter_0_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>14</td>
<td>0.427</td>
<td>scr/counter_0_s0/Q</td>
<td>scr/counter_0_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>15</td>
<td>0.427</td>
<td>tx/len_0_s0/Q</td>
<td>tx/len_0_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>16</td>
<td>0.427</td>
<td>tx/clk_count_0_s0/Q</td>
<td>tx/clk_count_0_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>17</td>
<td>0.427</td>
<td>tx/clk_count_6_s0/Q</td>
<td>tx/clk_count_6_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>18</td>
<td>0.427</td>
<td>tx/clk_count_16_s0/Q</td>
<td>tx/clk_count_16_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>19</td>
<td>0.427</td>
<td>tx/clk_count_19_s0/Q</td>
<td>tx/clk_count_19_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>20</td>
<td>0.427</td>
<td>rx/rxBitNumber_1_s1/Q</td>
<td>rx/rxBitNumber_1_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>21</td>
<td>0.427</td>
<td>rx/rxCounter_6_s1/Q</td>
<td>rx/rxCounter_6_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>22</td>
<td>0.427</td>
<td>sha/length_32_s0/Q</td>
<td>sha/length_32_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>23</td>
<td>0.427</td>
<td>sha/length_49_s0/Q</td>
<td>sha/length_49_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>24</td>
<td>0.427</td>
<td>cont_4_s0/Q</td>
<td>cont_4_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>25</td>
<td>0.427</td>
<td>cont_5_s0/Q</td>
<td>cont_5_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.397</td>
<td>4.397</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>cont_6_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.397</td>
<td>4.397</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>cont_4_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.397</td>
<td>4.397</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>cont_0_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.397</td>
<td>4.397</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>tx_char_7_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.397</td>
<td>4.397</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>tx_char_23_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.397</td>
<td>4.397</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>sha/hash_out_250_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.397</td>
<td>4.397</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>sha/hash_out_186_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.397</td>
<td>4.397</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>sha/hash_out_58_s0</td>
</tr>
<tr>
<td>9</td>
<td>3.397</td>
<td>4.397</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>sha/block_512_315_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.397</td>
<td>4.397</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>sha/h3_21_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.147</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.007</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>sha/m1/iter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sha/m1/a_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C25[0][A]</td>
<td>sha/m1/iter_1_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>129</td>
<td>R42C25[0][A]</td>
<td style=" font-weight:bold;">sha/m1/iter_1_s0/Q</td>
</tr>
<tr>
<td>3.302</td>
<td>1.174</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C38[3][A]</td>
<td>sha/m1/c1/n2313_s188/I1</td>
</tr>
<tr>
<td>3.857</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R39C38[3][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2313_s188/F</td>
</tr>
<tr>
<td>4.566</td>
<td>0.709</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C41[3][B]</td>
<td>sha/m1/c1/n2335_s185/I1</td>
</tr>
<tr>
<td>5.083</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C41[3][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2335_s185/F</td>
</tr>
<tr>
<td>5.739</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C38[3][A]</td>
<td>sha/m1/c1/n2335_s182/I2</td>
</tr>
<tr>
<td>6.201</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C38[3][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2335_s182/F</td>
</tr>
<tr>
<td>6.373</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C38[3][B]</td>
<td>sha/m1/c1/n2335_s179/I2</td>
</tr>
<tr>
<td>6.928</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C38[3][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2335_s179/F</td>
</tr>
<tr>
<td>7.175</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C40[3][A]</td>
<td>sha/m1/c1/n2335_s177/I2</td>
</tr>
<tr>
<td>7.724</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C40[3][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2335_s177/F</td>
</tr>
<tr>
<td>7.869</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R39C40[0][B]</td>
<td>sha/m1/c1/temp1_7_s0/I1</td>
</tr>
<tr>
<td>8.240</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C40[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_7_s0/COUT</td>
</tr>
<tr>
<td>8.240</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C40[1][A]</td>
<td>sha/m1/c1/temp1_8_s0/CIN</td>
</tr>
<tr>
<td>8.275</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C40[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_8_s0/COUT</td>
</tr>
<tr>
<td>8.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C40[1][B]</td>
<td>sha/m1/c1/temp1_9_s0/CIN</td>
</tr>
<tr>
<td>8.310</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C40[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_9_s0/COUT</td>
</tr>
<tr>
<td>8.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C40[2][A]</td>
<td>sha/m1/c1/temp1_10_s0/CIN</td>
</tr>
<tr>
<td>8.345</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C40[2][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_10_s0/COUT</td>
</tr>
<tr>
<td>8.345</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C40[2][B]</td>
<td>sha/m1/c1/temp1_11_s0/CIN</td>
</tr>
<tr>
<td>8.380</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C40[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_11_s0/COUT</td>
</tr>
<tr>
<td>8.380</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C41[0][A]</td>
<td>sha/m1/c1/temp1_12_s0/CIN</td>
</tr>
<tr>
<td>8.416</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C41[0][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_12_s0/COUT</td>
</tr>
<tr>
<td>8.416</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C41[0][B]</td>
<td>sha/m1/c1/temp1_13_s0/CIN</td>
</tr>
<tr>
<td>8.451</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C41[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_13_s0/COUT</td>
</tr>
<tr>
<td>8.451</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C41[1][A]</td>
<td>sha/m1/c1/temp1_14_s0/CIN</td>
</tr>
<tr>
<td>8.486</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C41[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_14_s0/COUT</td>
</tr>
<tr>
<td>8.486</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C41[1][B]</td>
<td>sha/m1/c1/temp1_15_s0/CIN</td>
</tr>
<tr>
<td>8.521</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C41[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_15_s0/COUT</td>
</tr>
<tr>
<td>8.521</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C41[2][A]</td>
<td>sha/m1/c1/temp1_16_s0/CIN</td>
</tr>
<tr>
<td>8.556</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C41[2][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_16_s0/COUT</td>
</tr>
<tr>
<td>8.556</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C41[2][B]</td>
<td>sha/m1/c1/temp1_17_s0/CIN</td>
</tr>
<tr>
<td>8.592</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C41[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_17_s0/COUT</td>
</tr>
<tr>
<td>8.592</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C42[0][A]</td>
<td>sha/m1/c1/temp1_18_s0/CIN</td>
</tr>
<tr>
<td>8.627</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C42[0][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_18_s0/COUT</td>
</tr>
<tr>
<td>8.627</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C42[0][B]</td>
<td>sha/m1/c1/temp1_19_s0/CIN</td>
</tr>
<tr>
<td>8.662</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C42[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_19_s0/COUT</td>
</tr>
<tr>
<td>8.662</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C42[1][A]</td>
<td>sha/m1/c1/temp1_20_s0/CIN</td>
</tr>
<tr>
<td>9.132</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C42[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_20_s0/SUM</td>
</tr>
<tr>
<td>10.031</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C39[1][A]</td>
<td>sha/m1/c1/temp1_20_s1/I1</td>
</tr>
<tr>
<td>10.402</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C39[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_20_s1/COUT</td>
</tr>
<tr>
<td>10.402</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C39[1][B]</td>
<td>sha/m1/c1/temp1_21_s1/CIN</td>
</tr>
<tr>
<td>10.437</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C39[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_21_s1/COUT</td>
</tr>
<tr>
<td>10.437</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C39[2][A]</td>
<td>sha/m1/c1/temp1_22_s1/CIN</td>
</tr>
<tr>
<td>10.907</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C39[2][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_22_s1/SUM</td>
</tr>
<tr>
<td>11.591</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C36[2][A]</td>
<td>sha/m1/c1/temp1_22_s2/I0</td>
</tr>
<tr>
<td>12.161</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C36[2][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_22_s2/COUT</td>
</tr>
<tr>
<td>12.161</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R39C36[2][B]</td>
<td>sha/m1/c1/temp1_23_s2/CIN</td>
</tr>
<tr>
<td>12.196</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C36[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_23_s2/COUT</td>
</tr>
<tr>
<td>12.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C37[0][A]</td>
<td>sha/m1/c1/temp1_24_s2/CIN</td>
</tr>
<tr>
<td>12.666</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C37[0][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_24_s2/SUM</td>
</tr>
<tr>
<td>13.310</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R41C35[0][A]</td>
<td>sha/m1/c1/a_new_24_s/I0</td>
</tr>
<tr>
<td>13.880</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C35[0][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_24_s/COUT</td>
</tr>
<tr>
<td>13.880</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C35[0][B]</td>
<td>sha/m1/c1/a_new_25_s/CIN</td>
</tr>
<tr>
<td>14.350</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C35[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_25_s/SUM</td>
</tr>
<tr>
<td>15.139</td>
<td>0.789</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C31[0][B]</td>
<td>sha/m1/c1/a_new_25_s0/I0</td>
</tr>
<tr>
<td>15.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C31[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_25_s0/COUT</td>
</tr>
<tr>
<td>15.709</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R38C31[1][A]</td>
<td>sha/m1/c1/a_new_26_s0/CIN</td>
</tr>
<tr>
<td>16.179</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C31[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_26_s0/SUM</td>
</tr>
<tr>
<td>16.592</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C28[3][B]</td>
<td>sha/m1/n3854_s3/I0</td>
</tr>
<tr>
<td>17.045</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C28[3][B]</td>
<td style=" background: #97FFFF;">sha/m1/n3854_s3/F</td>
</tr>
<tr>
<td>17.458</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C27[0][B]</td>
<td>sha/m1/n3854_s4/I1</td>
</tr>
<tr>
<td>18.007</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C27[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/n3854_s4/F</td>
</tr>
<tr>
<td>18.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C27[0][B]</td>
<td style=" font-weight:bold;">sha/m1/a_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C27[0][B]</td>
<td>sha/m1/a_26_s0/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C27[0][B]</td>
<td>sha/m1/a_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.935, 55.456%; route: 6.945, 43.104%; tC2Q: 0.232, 1.440%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.128</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.989</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>sha/m1/iter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sha/m1/a_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C25[0][A]</td>
<td>sha/m1/iter_1_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>129</td>
<td>R42C25[0][A]</td>
<td style=" font-weight:bold;">sha/m1/iter_1_s0/Q</td>
</tr>
<tr>
<td>3.302</td>
<td>1.174</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C38[3][A]</td>
<td>sha/m1/c1/n2313_s188/I1</td>
</tr>
<tr>
<td>3.857</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R39C38[3][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2313_s188/F</td>
</tr>
<tr>
<td>4.566</td>
<td>0.709</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C41[3][B]</td>
<td>sha/m1/c1/n2335_s185/I1</td>
</tr>
<tr>
<td>5.083</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C41[3][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2335_s185/F</td>
</tr>
<tr>
<td>5.739</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C38[3][A]</td>
<td>sha/m1/c1/n2335_s182/I2</td>
</tr>
<tr>
<td>6.201</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C38[3][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2335_s182/F</td>
</tr>
<tr>
<td>6.373</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C38[3][B]</td>
<td>sha/m1/c1/n2335_s179/I2</td>
</tr>
<tr>
<td>6.928</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C38[3][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2335_s179/F</td>
</tr>
<tr>
<td>7.175</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C40[3][A]</td>
<td>sha/m1/c1/n2335_s177/I2</td>
</tr>
<tr>
<td>7.724</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C40[3][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2335_s177/F</td>
</tr>
<tr>
<td>7.869</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R39C40[0][B]</td>
<td>sha/m1/c1/temp1_7_s0/I1</td>
</tr>
<tr>
<td>8.240</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C40[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_7_s0/COUT</td>
</tr>
<tr>
<td>8.240</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C40[1][A]</td>
<td>sha/m1/c1/temp1_8_s0/CIN</td>
</tr>
<tr>
<td>8.275</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C40[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_8_s0/COUT</td>
</tr>
<tr>
<td>8.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C40[1][B]</td>
<td>sha/m1/c1/temp1_9_s0/CIN</td>
</tr>
<tr>
<td>8.310</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C40[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_9_s0/COUT</td>
</tr>
<tr>
<td>8.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C40[2][A]</td>
<td>sha/m1/c1/temp1_10_s0/CIN</td>
</tr>
<tr>
<td>8.345</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C40[2][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_10_s0/COUT</td>
</tr>
<tr>
<td>8.345</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C40[2][B]</td>
<td>sha/m1/c1/temp1_11_s0/CIN</td>
</tr>
<tr>
<td>8.380</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C40[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_11_s0/COUT</td>
</tr>
<tr>
<td>8.380</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C41[0][A]</td>
<td>sha/m1/c1/temp1_12_s0/CIN</td>
</tr>
<tr>
<td>8.416</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C41[0][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_12_s0/COUT</td>
</tr>
<tr>
<td>8.416</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C41[0][B]</td>
<td>sha/m1/c1/temp1_13_s0/CIN</td>
</tr>
<tr>
<td>8.451</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C41[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_13_s0/COUT</td>
</tr>
<tr>
<td>8.451</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C41[1][A]</td>
<td>sha/m1/c1/temp1_14_s0/CIN</td>
</tr>
<tr>
<td>8.486</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C41[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_14_s0/COUT</td>
</tr>
<tr>
<td>8.486</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C41[1][B]</td>
<td>sha/m1/c1/temp1_15_s0/CIN</td>
</tr>
<tr>
<td>8.521</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C41[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_15_s0/COUT</td>
</tr>
<tr>
<td>8.521</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C41[2][A]</td>
<td>sha/m1/c1/temp1_16_s0/CIN</td>
</tr>
<tr>
<td>8.556</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C41[2][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_16_s0/COUT</td>
</tr>
<tr>
<td>8.556</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C41[2][B]</td>
<td>sha/m1/c1/temp1_17_s0/CIN</td>
</tr>
<tr>
<td>8.592</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C41[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_17_s0/COUT</td>
</tr>
<tr>
<td>8.592</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C42[0][A]</td>
<td>sha/m1/c1/temp1_18_s0/CIN</td>
</tr>
<tr>
<td>8.627</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C42[0][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_18_s0/COUT</td>
</tr>
<tr>
<td>8.627</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C42[0][B]</td>
<td>sha/m1/c1/temp1_19_s0/CIN</td>
</tr>
<tr>
<td>8.662</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C42[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_19_s0/COUT</td>
</tr>
<tr>
<td>8.662</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C42[1][A]</td>
<td>sha/m1/c1/temp1_20_s0/CIN</td>
</tr>
<tr>
<td>8.697</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C42[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_20_s0/COUT</td>
</tr>
<tr>
<td>8.697</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C42[1][B]</td>
<td>sha/m1/c1/temp1_21_s0/CIN</td>
</tr>
<tr>
<td>8.732</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C42[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_21_s0/COUT</td>
</tr>
<tr>
<td>8.732</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C42[2][A]</td>
<td>sha/m1/c1/temp1_22_s0/CIN</td>
</tr>
<tr>
<td>8.768</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C42[2][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_22_s0/COUT</td>
</tr>
<tr>
<td>8.768</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C42[2][B]</td>
<td>sha/m1/c1/temp1_23_s0/CIN</td>
</tr>
<tr>
<td>9.238</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C42[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_23_s0/SUM</td>
</tr>
<tr>
<td>10.241</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C39[2][B]</td>
<td>sha/m1/c1/temp1_23_s1/I1</td>
</tr>
<tr>
<td>10.612</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C39[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_23_s1/COUT</td>
</tr>
<tr>
<td>10.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C40[0][A]</td>
<td>sha/m1/c1/temp1_24_s1/CIN</td>
</tr>
<tr>
<td>10.647</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C40[0][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_24_s1/COUT</td>
</tr>
<tr>
<td>10.647</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C40[0][B]</td>
<td>sha/m1/c1/temp1_25_s1/CIN</td>
</tr>
<tr>
<td>10.682</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C40[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_25_s1/COUT</td>
</tr>
<tr>
<td>10.682</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C40[1][A]</td>
<td>sha/m1/c1/temp1_26_s1/CIN</td>
</tr>
<tr>
<td>11.152</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C40[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_26_s1/SUM</td>
</tr>
<tr>
<td>12.079</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C37[1][A]</td>
<td>sha/m1/c1/temp1_26_s2/I0</td>
</tr>
<tr>
<td>12.649</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C37[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_26_s2/COUT</td>
</tr>
<tr>
<td>12.649</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R39C37[1][B]</td>
<td>sha/m1/c1/temp1_27_s2/CIN</td>
</tr>
<tr>
<td>12.684</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C37[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_27_s2/COUT</td>
</tr>
<tr>
<td>12.684</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C37[2][A]</td>
<td>sha/m1/c1/temp1_28_s2/CIN</td>
</tr>
<tr>
<td>13.154</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C37[2][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_28_s2/SUM</td>
</tr>
<tr>
<td>13.815</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R41C35[2][A]</td>
<td>sha/m1/c1/a_new_28_s/I0</td>
</tr>
<tr>
<td>14.385</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C35[2][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_28_s/COUT</td>
</tr>
<tr>
<td>14.385</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C35[2][B]</td>
<td>sha/m1/c1/a_new_29_s/CIN</td>
</tr>
<tr>
<td>14.420</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C35[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_29_s/COUT</td>
</tr>
<tr>
<td>14.420</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R41C36[0][A]</td>
<td>sha/m1/c1/a_new_30_s/CIN</td>
</tr>
<tr>
<td>14.890</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C36[0][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_30_s/SUM</td>
</tr>
<tr>
<td>15.574</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C32[0][A]</td>
<td>sha/m1/c1/a_new_30_s0/I0</td>
</tr>
<tr>
<td>16.144</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C32[0][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_30_s0/COUT</td>
</tr>
<tr>
<td>16.144</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C32[0][B]</td>
<td>sha/m1/c1/a_new_31_s0/CIN</td>
</tr>
<tr>
<td>16.614</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C32[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_31_s0/SUM</td>
</tr>
<tr>
<td>16.784</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C31[3][B]</td>
<td>sha/m1/n3849_s3/I0</td>
</tr>
<tr>
<td>17.354</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C31[3][B]</td>
<td style=" background: #97FFFF;">sha/m1/n3849_s3/F</td>
</tr>
<tr>
<td>17.527</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C31[2][B]</td>
<td>sha/m1/n3849_s4/I1</td>
</tr>
<tr>
<td>17.989</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C31[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/n3849_s4/F</td>
</tr>
<tr>
<td>17.989</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C31[2][B]</td>
<td style=" font-weight:bold;">sha/m1/a_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C31[2][B]</td>
<td>sha/m1/a_31_s0/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C31[2][B]</td>
<td>sha/m1/a_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.141, 56.800%; route: 6.720, 41.759%; tC2Q: 0.232, 1.442%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.114</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.975</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>sha/m1/iter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sha/m1/a_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C25[0][A]</td>
<td>sha/m1/iter_1_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>129</td>
<td>R42C25[0][A]</td>
<td style=" font-weight:bold;">sha/m1/iter_1_s0/Q</td>
</tr>
<tr>
<td>3.302</td>
<td>1.174</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C38[3][A]</td>
<td>sha/m1/c1/n2313_s188/I1</td>
</tr>
<tr>
<td>3.857</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R39C38[3][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2313_s188/F</td>
</tr>
<tr>
<td>4.566</td>
<td>0.709</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C41[3][B]</td>
<td>sha/m1/c1/n2335_s185/I1</td>
</tr>
<tr>
<td>5.083</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C41[3][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2335_s185/F</td>
</tr>
<tr>
<td>5.739</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C38[3][A]</td>
<td>sha/m1/c1/n2335_s182/I2</td>
</tr>
<tr>
<td>6.201</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C38[3][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2335_s182/F</td>
</tr>
<tr>
<td>6.373</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C38[3][B]</td>
<td>sha/m1/c1/n2335_s179/I2</td>
</tr>
<tr>
<td>6.928</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C38[3][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2335_s179/F</td>
</tr>
<tr>
<td>7.175</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C40[3][A]</td>
<td>sha/m1/c1/n2335_s177/I2</td>
</tr>
<tr>
<td>7.724</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C40[3][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2335_s177/F</td>
</tr>
<tr>
<td>7.869</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R39C40[0][B]</td>
<td>sha/m1/c1/temp1_7_s0/I1</td>
</tr>
<tr>
<td>8.240</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C40[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_7_s0/COUT</td>
</tr>
<tr>
<td>8.240</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C40[1][A]</td>
<td>sha/m1/c1/temp1_8_s0/CIN</td>
</tr>
<tr>
<td>8.275</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C40[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_8_s0/COUT</td>
</tr>
<tr>
<td>8.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C40[1][B]</td>
<td>sha/m1/c1/temp1_9_s0/CIN</td>
</tr>
<tr>
<td>8.310</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C40[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_9_s0/COUT</td>
</tr>
<tr>
<td>8.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C40[2][A]</td>
<td>sha/m1/c1/temp1_10_s0/CIN</td>
</tr>
<tr>
<td>8.345</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C40[2][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_10_s0/COUT</td>
</tr>
<tr>
<td>8.345</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C40[2][B]</td>
<td>sha/m1/c1/temp1_11_s0/CIN</td>
</tr>
<tr>
<td>8.380</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C40[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_11_s0/COUT</td>
</tr>
<tr>
<td>8.380</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C41[0][A]</td>
<td>sha/m1/c1/temp1_12_s0/CIN</td>
</tr>
<tr>
<td>8.416</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C41[0][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_12_s0/COUT</td>
</tr>
<tr>
<td>8.416</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C41[0][B]</td>
<td>sha/m1/c1/temp1_13_s0/CIN</td>
</tr>
<tr>
<td>8.451</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C41[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_13_s0/COUT</td>
</tr>
<tr>
<td>8.451</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C41[1][A]</td>
<td>sha/m1/c1/temp1_14_s0/CIN</td>
</tr>
<tr>
<td>8.486</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C41[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_14_s0/COUT</td>
</tr>
<tr>
<td>8.486</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C41[1][B]</td>
<td>sha/m1/c1/temp1_15_s0/CIN</td>
</tr>
<tr>
<td>8.521</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C41[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_15_s0/COUT</td>
</tr>
<tr>
<td>8.521</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C41[2][A]</td>
<td>sha/m1/c1/temp1_16_s0/CIN</td>
</tr>
<tr>
<td>8.556</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C41[2][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_16_s0/COUT</td>
</tr>
<tr>
<td>8.556</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C41[2][B]</td>
<td>sha/m1/c1/temp1_17_s0/CIN</td>
</tr>
<tr>
<td>8.592</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C41[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_17_s0/COUT</td>
</tr>
<tr>
<td>8.592</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C42[0][A]</td>
<td>sha/m1/c1/temp1_18_s0/CIN</td>
</tr>
<tr>
<td>8.627</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C42[0][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_18_s0/COUT</td>
</tr>
<tr>
<td>8.627</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C42[0][B]</td>
<td>sha/m1/c1/temp1_19_s0/CIN</td>
</tr>
<tr>
<td>8.662</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C42[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_19_s0/COUT</td>
</tr>
<tr>
<td>8.662</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C42[1][A]</td>
<td>sha/m1/c1/temp1_20_s0/CIN</td>
</tr>
<tr>
<td>8.697</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C42[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_20_s0/COUT</td>
</tr>
<tr>
<td>8.697</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C42[1][B]</td>
<td>sha/m1/c1/temp1_21_s0/CIN</td>
</tr>
<tr>
<td>8.732</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C42[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_21_s0/COUT</td>
</tr>
<tr>
<td>8.732</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C42[2][A]</td>
<td>sha/m1/c1/temp1_22_s0/CIN</td>
</tr>
<tr>
<td>8.768</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C42[2][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_22_s0/COUT</td>
</tr>
<tr>
<td>8.768</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C42[2][B]</td>
<td>sha/m1/c1/temp1_23_s0/CIN</td>
</tr>
<tr>
<td>9.238</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C42[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_23_s0/SUM</td>
</tr>
<tr>
<td>10.241</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C39[2][B]</td>
<td>sha/m1/c1/temp1_23_s1/I1</td>
</tr>
<tr>
<td>10.612</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C39[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_23_s1/COUT</td>
</tr>
<tr>
<td>10.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C40[0][A]</td>
<td>sha/m1/c1/temp1_24_s1/CIN</td>
</tr>
<tr>
<td>11.082</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C40[0][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_24_s1/SUM</td>
</tr>
<tr>
<td>11.766</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C37[0][A]</td>
<td>sha/m1/c1/temp1_24_s2/I0</td>
</tr>
<tr>
<td>12.336</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C37[0][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_24_s2/COUT</td>
</tr>
<tr>
<td>12.336</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R39C37[0][B]</td>
<td>sha/m1/c1/temp1_25_s2/CIN</td>
</tr>
<tr>
<td>12.371</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C37[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_25_s2/COUT</td>
</tr>
<tr>
<td>12.371</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C37[1][A]</td>
<td>sha/m1/c1/temp1_26_s2/CIN</td>
</tr>
<tr>
<td>12.841</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C37[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_26_s2/SUM</td>
</tr>
<tr>
<td>13.485</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R41C35[1][A]</td>
<td>sha/m1/c1/a_new_26_s/I0</td>
</tr>
<tr>
<td>14.055</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C35[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_26_s/COUT</td>
</tr>
<tr>
<td>14.055</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C35[1][B]</td>
<td>sha/m1/c1/a_new_27_s/CIN</td>
</tr>
<tr>
<td>14.525</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C35[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_27_s/SUM</td>
</tr>
<tr>
<td>15.209</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C31[1][B]</td>
<td>sha/m1/c1/a_new_27_s0/I0</td>
</tr>
<tr>
<td>15.779</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C31[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_27_s0/COUT</td>
</tr>
<tr>
<td>15.779</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R38C31[2][A]</td>
<td>sha/m1/c1/a_new_28_s0/CIN</td>
</tr>
<tr>
<td>16.249</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C31[2][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_28_s0/SUM</td>
</tr>
<tr>
<td>16.420</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C30[3][B]</td>
<td>sha/m1/n3852_s3/I0</td>
</tr>
<tr>
<td>16.873</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C30[3][B]</td>
<td style=" background: #97FFFF;">sha/m1/n3852_s3/F</td>
</tr>
<tr>
<td>17.513</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C30[0][B]</td>
<td>sha/m1/n3852_s4/I1</td>
</tr>
<tr>
<td>17.975</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C30[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/n3852_s4/F</td>
</tr>
<tr>
<td>17.975</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C30[0][B]</td>
<td style=" font-weight:bold;">sha/m1/a_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C30[0][B]</td>
<td>sha/m1/a_28_s0/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C30[0][B]</td>
<td>sha/m1/a_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.918, 55.466%; route: 6.929, 43.091%; tC2Q: 0.232, 1.443%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.092</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.953</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>sha/m1/iter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sha/m1/a_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C25[0][A]</td>
<td>sha/m1/iter_1_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>129</td>
<td>R42C25[0][A]</td>
<td style=" font-weight:bold;">sha/m1/iter_1_s0/Q</td>
</tr>
<tr>
<td>3.302</td>
<td>1.174</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C38[3][A]</td>
<td>sha/m1/c1/n2313_s188/I1</td>
</tr>
<tr>
<td>3.857</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R39C38[3][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2313_s188/F</td>
</tr>
<tr>
<td>4.566</td>
<td>0.709</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C41[3][B]</td>
<td>sha/m1/c1/n2335_s185/I1</td>
</tr>
<tr>
<td>5.083</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C41[3][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2335_s185/F</td>
</tr>
<tr>
<td>5.739</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C38[3][A]</td>
<td>sha/m1/c1/n2335_s182/I2</td>
</tr>
<tr>
<td>6.201</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C38[3][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2335_s182/F</td>
</tr>
<tr>
<td>6.373</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C38[3][B]</td>
<td>sha/m1/c1/n2335_s179/I2</td>
</tr>
<tr>
<td>6.928</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C38[3][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2335_s179/F</td>
</tr>
<tr>
<td>7.175</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C40[3][A]</td>
<td>sha/m1/c1/n2335_s177/I2</td>
</tr>
<tr>
<td>7.724</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C40[3][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2335_s177/F</td>
</tr>
<tr>
<td>7.869</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R39C40[0][B]</td>
<td>sha/m1/c1/temp1_7_s0/I1</td>
</tr>
<tr>
<td>8.240</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C40[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_7_s0/COUT</td>
</tr>
<tr>
<td>8.240</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C40[1][A]</td>
<td>sha/m1/c1/temp1_8_s0/CIN</td>
</tr>
<tr>
<td>8.275</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C40[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_8_s0/COUT</td>
</tr>
<tr>
<td>8.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C40[1][B]</td>
<td>sha/m1/c1/temp1_9_s0/CIN</td>
</tr>
<tr>
<td>8.310</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C40[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_9_s0/COUT</td>
</tr>
<tr>
<td>8.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C40[2][A]</td>
<td>sha/m1/c1/temp1_10_s0/CIN</td>
</tr>
<tr>
<td>8.345</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C40[2][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_10_s0/COUT</td>
</tr>
<tr>
<td>8.345</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C40[2][B]</td>
<td>sha/m1/c1/temp1_11_s0/CIN</td>
</tr>
<tr>
<td>8.380</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C40[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_11_s0/COUT</td>
</tr>
<tr>
<td>8.380</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C41[0][A]</td>
<td>sha/m1/c1/temp1_12_s0/CIN</td>
</tr>
<tr>
<td>8.416</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C41[0][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_12_s0/COUT</td>
</tr>
<tr>
<td>8.416</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C41[0][B]</td>
<td>sha/m1/c1/temp1_13_s0/CIN</td>
</tr>
<tr>
<td>8.451</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C41[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_13_s0/COUT</td>
</tr>
<tr>
<td>8.451</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C41[1][A]</td>
<td>sha/m1/c1/temp1_14_s0/CIN</td>
</tr>
<tr>
<td>8.486</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C41[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_14_s0/COUT</td>
</tr>
<tr>
<td>8.486</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C41[1][B]</td>
<td>sha/m1/c1/temp1_15_s0/CIN</td>
</tr>
<tr>
<td>8.521</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C41[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_15_s0/COUT</td>
</tr>
<tr>
<td>8.521</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C41[2][A]</td>
<td>sha/m1/c1/temp1_16_s0/CIN</td>
</tr>
<tr>
<td>8.556</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C41[2][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_16_s0/COUT</td>
</tr>
<tr>
<td>8.556</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C41[2][B]</td>
<td>sha/m1/c1/temp1_17_s0/CIN</td>
</tr>
<tr>
<td>8.592</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C41[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_17_s0/COUT</td>
</tr>
<tr>
<td>8.592</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C42[0][A]</td>
<td>sha/m1/c1/temp1_18_s0/CIN</td>
</tr>
<tr>
<td>8.627</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C42[0][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_18_s0/COUT</td>
</tr>
<tr>
<td>8.627</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C42[0][B]</td>
<td>sha/m1/c1/temp1_19_s0/CIN</td>
</tr>
<tr>
<td>8.662</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C42[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_19_s0/COUT</td>
</tr>
<tr>
<td>8.662</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C42[1][A]</td>
<td>sha/m1/c1/temp1_20_s0/CIN</td>
</tr>
<tr>
<td>8.697</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C42[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_20_s0/COUT</td>
</tr>
<tr>
<td>8.697</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C42[1][B]</td>
<td>sha/m1/c1/temp1_21_s0/CIN</td>
</tr>
<tr>
<td>8.732</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C42[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_21_s0/COUT</td>
</tr>
<tr>
<td>8.732</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C42[2][A]</td>
<td>sha/m1/c1/temp1_22_s0/CIN</td>
</tr>
<tr>
<td>8.768</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C42[2][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_22_s0/COUT</td>
</tr>
<tr>
<td>8.768</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C42[2][B]</td>
<td>sha/m1/c1/temp1_23_s0/CIN</td>
</tr>
<tr>
<td>9.238</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C42[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_23_s0/SUM</td>
</tr>
<tr>
<td>10.241</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C39[2][B]</td>
<td>sha/m1/c1/temp1_23_s1/I1</td>
</tr>
<tr>
<td>10.612</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C39[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_23_s1/COUT</td>
</tr>
<tr>
<td>10.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C40[0][A]</td>
<td>sha/m1/c1/temp1_24_s1/CIN</td>
</tr>
<tr>
<td>10.647</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C40[0][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_24_s1/COUT</td>
</tr>
<tr>
<td>10.647</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C40[0][B]</td>
<td>sha/m1/c1/temp1_25_s1/CIN</td>
</tr>
<tr>
<td>10.682</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C40[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_25_s1/COUT</td>
</tr>
<tr>
<td>10.682</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C40[1][A]</td>
<td>sha/m1/c1/temp1_26_s1/CIN</td>
</tr>
<tr>
<td>11.152</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C40[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_26_s1/SUM</td>
</tr>
<tr>
<td>12.079</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C37[1][A]</td>
<td>sha/m1/c1/temp1_26_s2/I0</td>
</tr>
<tr>
<td>12.649</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C37[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_26_s2/COUT</td>
</tr>
<tr>
<td>12.649</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R39C37[1][B]</td>
<td>sha/m1/c1/temp1_27_s2/CIN</td>
</tr>
<tr>
<td>13.119</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R39C37[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_27_s2/SUM</td>
</tr>
<tr>
<td>13.613</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R41C35[1][B]</td>
<td>sha/m1/c1/a_new_27_s/I0</td>
</tr>
<tr>
<td>14.183</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C35[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_27_s/COUT</td>
</tr>
<tr>
<td>14.183</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C35[2][A]</td>
<td>sha/m1/c1/a_new_28_s/CIN</td>
</tr>
<tr>
<td>14.653</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C35[2][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_28_s/SUM</td>
</tr>
<tr>
<td>15.338</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C31[2][A]</td>
<td>sha/m1/c1/a_new_28_s0/I0</td>
</tr>
<tr>
<td>15.908</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C31[2][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_28_s0/COUT</td>
</tr>
<tr>
<td>15.908</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R38C31[2][B]</td>
<td>sha/m1/c1/a_new_29_s0/CIN</td>
</tr>
<tr>
<td>16.378</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C31[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_29_s0/SUM</td>
</tr>
<tr>
<td>16.791</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C30[3][A]</td>
<td>sha/m1/n3851_s3/I0</td>
</tr>
<tr>
<td>17.244</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C30[3][A]</td>
<td style=" background: #97FFFF;">sha/m1/n3851_s3/F</td>
</tr>
<tr>
<td>17.491</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C30[1][A]</td>
<td>sha/m1/n3851_s4/I1</td>
</tr>
<tr>
<td>17.953</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C30[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/n3851_s4/F</td>
</tr>
<tr>
<td>17.953</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C30[1][A]</td>
<td style=" font-weight:bold;">sha/m1/a_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C30[1][A]</td>
<td>sha/m1/a_29_s0/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C30[1][A]</td>
<td>sha/m1/a_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.953, 55.760%; route: 6.872, 42.795%; tC2Q: 0.232, 1.445%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.051</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.911</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>sha/m1/iter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sha/m1/a_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C25[0][A]</td>
<td>sha/m1/iter_1_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>129</td>
<td>R42C25[0][A]</td>
<td style=" font-weight:bold;">sha/m1/iter_1_s0/Q</td>
</tr>
<tr>
<td>3.302</td>
<td>1.174</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C38[3][A]</td>
<td>sha/m1/c1/n2313_s188/I1</td>
</tr>
<tr>
<td>3.857</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R39C38[3][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2313_s188/F</td>
</tr>
<tr>
<td>4.566</td>
<td>0.709</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C41[3][B]</td>
<td>sha/m1/c1/n2335_s185/I1</td>
</tr>
<tr>
<td>5.083</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C41[3][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2335_s185/F</td>
</tr>
<tr>
<td>5.739</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C38[3][A]</td>
<td>sha/m1/c1/n2335_s182/I2</td>
</tr>
<tr>
<td>6.201</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C38[3][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2335_s182/F</td>
</tr>
<tr>
<td>6.373</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C38[3][B]</td>
<td>sha/m1/c1/n2335_s179/I2</td>
</tr>
<tr>
<td>6.928</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C38[3][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2335_s179/F</td>
</tr>
<tr>
<td>7.175</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C40[3][A]</td>
<td>sha/m1/c1/n2335_s177/I2</td>
</tr>
<tr>
<td>7.724</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C40[3][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2335_s177/F</td>
</tr>
<tr>
<td>7.869</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R39C40[0][B]</td>
<td>sha/m1/c1/temp1_7_s0/I1</td>
</tr>
<tr>
<td>8.240</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C40[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_7_s0/COUT</td>
</tr>
<tr>
<td>8.240</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C40[1][A]</td>
<td>sha/m1/c1/temp1_8_s0/CIN</td>
</tr>
<tr>
<td>8.275</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C40[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_8_s0/COUT</td>
</tr>
<tr>
<td>8.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C40[1][B]</td>
<td>sha/m1/c1/temp1_9_s0/CIN</td>
</tr>
<tr>
<td>8.310</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C40[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_9_s0/COUT</td>
</tr>
<tr>
<td>8.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C40[2][A]</td>
<td>sha/m1/c1/temp1_10_s0/CIN</td>
</tr>
<tr>
<td>8.345</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C40[2][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_10_s0/COUT</td>
</tr>
<tr>
<td>8.345</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C40[2][B]</td>
<td>sha/m1/c1/temp1_11_s0/CIN</td>
</tr>
<tr>
<td>8.380</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C40[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_11_s0/COUT</td>
</tr>
<tr>
<td>8.380</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C41[0][A]</td>
<td>sha/m1/c1/temp1_12_s0/CIN</td>
</tr>
<tr>
<td>8.416</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C41[0][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_12_s0/COUT</td>
</tr>
<tr>
<td>8.416</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C41[0][B]</td>
<td>sha/m1/c1/temp1_13_s0/CIN</td>
</tr>
<tr>
<td>8.451</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C41[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_13_s0/COUT</td>
</tr>
<tr>
<td>8.451</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C41[1][A]</td>
<td>sha/m1/c1/temp1_14_s0/CIN</td>
</tr>
<tr>
<td>8.486</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C41[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_14_s0/COUT</td>
</tr>
<tr>
<td>8.486</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C41[1][B]</td>
<td>sha/m1/c1/temp1_15_s0/CIN</td>
</tr>
<tr>
<td>8.521</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C41[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_15_s0/COUT</td>
</tr>
<tr>
<td>8.521</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C41[2][A]</td>
<td>sha/m1/c1/temp1_16_s0/CIN</td>
</tr>
<tr>
<td>8.556</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C41[2][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_16_s0/COUT</td>
</tr>
<tr>
<td>8.556</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C41[2][B]</td>
<td>sha/m1/c1/temp1_17_s0/CIN</td>
</tr>
<tr>
<td>8.592</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C41[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_17_s0/COUT</td>
</tr>
<tr>
<td>8.592</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C42[0][A]</td>
<td>sha/m1/c1/temp1_18_s0/CIN</td>
</tr>
<tr>
<td>8.627</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C42[0][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_18_s0/COUT</td>
</tr>
<tr>
<td>8.627</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C42[0][B]</td>
<td>sha/m1/c1/temp1_19_s0/CIN</td>
</tr>
<tr>
<td>8.662</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C42[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_19_s0/COUT</td>
</tr>
<tr>
<td>8.662</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C42[1][A]</td>
<td>sha/m1/c1/temp1_20_s0/CIN</td>
</tr>
<tr>
<td>8.697</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C42[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_20_s0/COUT</td>
</tr>
<tr>
<td>8.697</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C42[1][B]</td>
<td>sha/m1/c1/temp1_21_s0/CIN</td>
</tr>
<tr>
<td>8.732</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C42[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_21_s0/COUT</td>
</tr>
<tr>
<td>8.732</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C42[2][A]</td>
<td>sha/m1/c1/temp1_22_s0/CIN</td>
</tr>
<tr>
<td>8.768</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C42[2][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_22_s0/COUT</td>
</tr>
<tr>
<td>8.768</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C42[2][B]</td>
<td>sha/m1/c1/temp1_23_s0/CIN</td>
</tr>
<tr>
<td>9.238</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C42[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_23_s0/SUM</td>
</tr>
<tr>
<td>10.241</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C39[2][B]</td>
<td>sha/m1/c1/temp1_23_s1/I1</td>
</tr>
<tr>
<td>10.612</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C39[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_23_s1/COUT</td>
</tr>
<tr>
<td>10.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C40[0][A]</td>
<td>sha/m1/c1/temp1_24_s1/CIN</td>
</tr>
<tr>
<td>10.647</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C40[0][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_24_s1/COUT</td>
</tr>
<tr>
<td>10.647</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C40[0][B]</td>
<td>sha/m1/c1/temp1_25_s1/CIN</td>
</tr>
<tr>
<td>10.682</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C40[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_25_s1/COUT</td>
</tr>
<tr>
<td>10.682</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C40[1][A]</td>
<td>sha/m1/c1/temp1_26_s1/CIN</td>
</tr>
<tr>
<td>11.152</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C40[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_26_s1/SUM</td>
</tr>
<tr>
<td>12.079</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C37[1][A]</td>
<td>sha/m1/c1/temp1_26_s2/I0</td>
</tr>
<tr>
<td>12.649</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C37[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_26_s2/COUT</td>
</tr>
<tr>
<td>12.649</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R39C37[1][B]</td>
<td>sha/m1/c1/temp1_27_s2/CIN</td>
</tr>
<tr>
<td>12.684</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C37[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_27_s2/COUT</td>
</tr>
<tr>
<td>12.684</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C37[2][A]</td>
<td>sha/m1/c1/temp1_28_s2/CIN</td>
</tr>
<tr>
<td>13.154</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C37[2][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_28_s2/SUM</td>
</tr>
<tr>
<td>13.815</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R41C35[2][A]</td>
<td>sha/m1/c1/a_new_28_s/I0</td>
</tr>
<tr>
<td>14.385</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C35[2][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_28_s/COUT</td>
</tr>
<tr>
<td>14.385</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C35[2][B]</td>
<td>sha/m1/c1/a_new_29_s/CIN</td>
</tr>
<tr>
<td>14.855</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C35[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_29_s/SUM</td>
</tr>
<tr>
<td>15.539</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C31[2][B]</td>
<td>sha/m1/c1/a_new_29_s0/I0</td>
</tr>
<tr>
<td>16.109</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C31[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_29_s0/COUT</td>
</tr>
<tr>
<td>16.109</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R38C32[0][A]</td>
<td>sha/m1/c1/a_new_30_s0/CIN</td>
</tr>
<tr>
<td>16.579</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C32[0][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_30_s0/SUM</td>
</tr>
<tr>
<td>16.749</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C31[3][A]</td>
<td>sha/m1/n3850_s3/I0</td>
</tr>
<tr>
<td>17.202</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C31[3][A]</td>
<td style=" background: #97FFFF;">sha/m1/n3850_s3/F</td>
</tr>
<tr>
<td>17.449</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C31[1][A]</td>
<td>sha/m1/n3850_s4/I1</td>
</tr>
<tr>
<td>17.911</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C31[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/n3850_s4/F</td>
</tr>
<tr>
<td>17.911</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C31[1][A]</td>
<td style=" font-weight:bold;">sha/m1/a_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C31[1][A]</td>
<td>sha/m1/a_30_s0/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C31[1][A]</td>
<td>sha/m1/a_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.989, 56.124%; route: 6.795, 42.427%; tC2Q: 0.232, 1.449%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.995</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>sha/m1/iter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sha/m1/a_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C25[0][A]</td>
<td>sha/m1/iter_1_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>129</td>
<td>R42C25[0][A]</td>
<td style=" font-weight:bold;">sha/m1/iter_1_s0/Q</td>
</tr>
<tr>
<td>3.302</td>
<td>1.174</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C38[3][A]</td>
<td>sha/m1/c1/n2313_s188/I1</td>
</tr>
<tr>
<td>3.857</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R39C38[3][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2313_s188/F</td>
</tr>
<tr>
<td>4.548</td>
<td>0.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C41[1][A]</td>
<td>sha/m1/c1/n2340_s180/I0</td>
</tr>
<tr>
<td>4.919</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C41[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2340_s180/F</td>
</tr>
<tr>
<td>4.923</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C41[0][B]</td>
<td>sha/m1/c1/n2340_s179/I0</td>
</tr>
<tr>
<td>5.294</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C41[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2340_s179/F</td>
</tr>
<tr>
<td>5.707</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C41[3][B]</td>
<td>sha/m1/c1/n2340_s176/I2</td>
</tr>
<tr>
<td>6.078</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C41[3][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2340_s176/F</td>
</tr>
<tr>
<td>6.977</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C39[1][A]</td>
<td>sha/m1/c1/temp1_2_s0/I1</td>
</tr>
<tr>
<td>7.348</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C39[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_2_s0/COUT</td>
</tr>
<tr>
<td>7.348</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C39[1][B]</td>
<td>sha/m1/c1/temp1_3_s0/CIN</td>
</tr>
<tr>
<td>7.818</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C39[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_3_s0/SUM</td>
</tr>
<tr>
<td>8.717</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[1][B]</td>
<td>sha/m1/c1/temp1_3_s1/I1</td>
</tr>
<tr>
<td>9.088</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_3_s1/COUT</td>
</tr>
<tr>
<td>9.088</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[2][A]</td>
<td>sha/m1/c1/temp1_4_s1/CIN</td>
</tr>
<tr>
<td>9.123</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[2][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_4_s1/COUT</td>
</tr>
<tr>
<td>9.123</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[2][B]</td>
<td>sha/m1/c1/temp1_5_s1/CIN</td>
</tr>
<tr>
<td>9.593</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_5_s1/SUM</td>
</tr>
<tr>
<td>10.568</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[2][B]</td>
<td>sha/m1/c1/temp1_5_s2/I0</td>
</tr>
<tr>
<td>11.138</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C33[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_5_s2/COUT</td>
</tr>
<tr>
<td>11.138</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R39C34[0][A]</td>
<td>sha/m1/c1/temp1_6_s2/CIN</td>
</tr>
<tr>
<td>11.173</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C34[0][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_6_s2/COUT</td>
</tr>
<tr>
<td>11.173</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[0][B]</td>
<td>sha/m1/c1/temp1_7_s2/CIN</td>
</tr>
<tr>
<td>11.643</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C34[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_7_s2/SUM</td>
</tr>
<tr>
<td>12.453</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R41C32[0][B]</td>
<td>sha/m1/c1/a_new_7_s/I0</td>
</tr>
<tr>
<td>13.023</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C32[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_7_s/COUT</td>
</tr>
<tr>
<td>13.023</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C32[1][A]</td>
<td>sha/m1/c1/a_new_8_s/CIN</td>
</tr>
<tr>
<td>13.493</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C32[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_8_s/SUM</td>
</tr>
<tr>
<td>14.432</td>
<td>0.939</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C28[1][A]</td>
<td>sha/m1/c1/a_new_8_s0/I0</td>
</tr>
<tr>
<td>15.002</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C28[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_8_s0/COUT</td>
</tr>
<tr>
<td>15.002</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R38C28[1][B]</td>
<td>sha/m1/c1/a_new_9_s0/CIN</td>
</tr>
<tr>
<td>15.037</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C28[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_9_s0/COUT</td>
</tr>
<tr>
<td>15.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C28[2][A]</td>
<td>sha/m1/c1/a_new_10_s0/CIN</td>
</tr>
<tr>
<td>15.073</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C28[2][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_10_s0/COUT</td>
</tr>
<tr>
<td>15.073</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C28[2][B]</td>
<td>sha/m1/c1/a_new_11_s0/CIN</td>
</tr>
<tr>
<td>15.108</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C28[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_11_s0/COUT</td>
</tr>
<tr>
<td>15.108</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C29[0][A]</td>
<td>sha/m1/c1/a_new_12_s0/CIN</td>
</tr>
<tr>
<td>15.143</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C29[0][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_12_s0/COUT</td>
</tr>
<tr>
<td>15.143</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C29[0][B]</td>
<td>sha/m1/c1/a_new_13_s0/CIN</td>
</tr>
<tr>
<td>15.178</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C29[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_13_s0/COUT</td>
</tr>
<tr>
<td>15.178</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C29[1][A]</td>
<td>sha/m1/c1/a_new_14_s0/CIN</td>
</tr>
<tr>
<td>15.213</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C29[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_14_s0/COUT</td>
</tr>
<tr>
<td>15.213</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C29[1][B]</td>
<td>sha/m1/c1/a_new_15_s0/CIN</td>
</tr>
<tr>
<td>15.249</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C29[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_15_s0/COUT</td>
</tr>
<tr>
<td>15.249</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C29[2][A]</td>
<td>sha/m1/c1/a_new_16_s0/CIN</td>
</tr>
<tr>
<td>15.284</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C29[2][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_16_s0/COUT</td>
</tr>
<tr>
<td>15.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C29[2][B]</td>
<td>sha/m1/c1/a_new_17_s0/CIN</td>
</tr>
<tr>
<td>15.319</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C29[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_17_s0/COUT</td>
</tr>
<tr>
<td>15.319</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C30[0][A]</td>
<td>sha/m1/c1/a_new_18_s0/CIN</td>
</tr>
<tr>
<td>15.354</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C30[0][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_18_s0/COUT</td>
</tr>
<tr>
<td>15.354</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C30[0][B]</td>
<td>sha/m1/c1/a_new_19_s0/CIN</td>
</tr>
<tr>
<td>15.389</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C30[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_19_s0/COUT</td>
</tr>
<tr>
<td>15.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C30[1][A]</td>
<td>sha/m1/c1/a_new_20_s0/CIN</td>
</tr>
<tr>
<td>15.425</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C30[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_20_s0/COUT</td>
</tr>
<tr>
<td>15.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C30[1][B]</td>
<td>sha/m1/c1/a_new_21_s0/CIN</td>
</tr>
<tr>
<td>15.460</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C30[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_21_s0/COUT</td>
</tr>
<tr>
<td>15.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C30[2][A]</td>
<td>sha/m1/c1/a_new_22_s0/CIN</td>
</tr>
<tr>
<td>15.930</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C30[2][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_22_s0/SUM</td>
</tr>
<tr>
<td>16.586</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C27[3][B]</td>
<td>sha/m1/n3858_s3/I0</td>
</tr>
<tr>
<td>17.135</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C27[3][B]</td>
<td style=" background: #97FFFF;">sha/m1/n3858_s3/F</td>
</tr>
<tr>
<td>17.307</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C27[1][A]</td>
<td>sha/m1/n3858_s4/I1</td>
</tr>
<tr>
<td>17.856</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C27[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/n3858_s4/F</td>
</tr>
<tr>
<td>17.856</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C27[1][A]</td>
<td style=" font-weight:bold;">sha/m1/a_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C27[1][A]</td>
<td>sha/m1/a_22_s0/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C27[1][A]</td>
<td>sha/m1/a_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.096, 50.726%; route: 7.632, 47.821%; tC2Q: 0.232, 1.454%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.921</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.782</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>sha/m1/iter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sha/m1/a_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C25[0][A]</td>
<td>sha/m1/iter_1_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>129</td>
<td>R42C25[0][A]</td>
<td style=" font-weight:bold;">sha/m1/iter_1_s0/Q</td>
</tr>
<tr>
<td>3.302</td>
<td>1.174</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C38[3][A]</td>
<td>sha/m1/c1/n2313_s188/I1</td>
</tr>
<tr>
<td>3.857</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R39C38[3][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2313_s188/F</td>
</tr>
<tr>
<td>4.548</td>
<td>0.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C41[1][A]</td>
<td>sha/m1/c1/n2340_s180/I0</td>
</tr>
<tr>
<td>4.919</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C41[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2340_s180/F</td>
</tr>
<tr>
<td>4.923</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C41[0][B]</td>
<td>sha/m1/c1/n2340_s179/I0</td>
</tr>
<tr>
<td>5.294</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C41[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2340_s179/F</td>
</tr>
<tr>
<td>5.707</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C41[3][B]</td>
<td>sha/m1/c1/n2340_s176/I2</td>
</tr>
<tr>
<td>6.078</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C41[3][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2340_s176/F</td>
</tr>
<tr>
<td>6.977</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C39[1][A]</td>
<td>sha/m1/c1/temp1_2_s0/I1</td>
</tr>
<tr>
<td>7.348</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C39[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_2_s0/COUT</td>
</tr>
<tr>
<td>7.348</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C39[1][B]</td>
<td>sha/m1/c1/temp1_3_s0/CIN</td>
</tr>
<tr>
<td>7.818</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C39[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_3_s0/SUM</td>
</tr>
<tr>
<td>8.717</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[1][B]</td>
<td>sha/m1/c1/temp1_3_s1/I1</td>
</tr>
<tr>
<td>9.088</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_3_s1/COUT</td>
</tr>
<tr>
<td>9.088</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[2][A]</td>
<td>sha/m1/c1/temp1_4_s1/CIN</td>
</tr>
<tr>
<td>9.123</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[2][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_4_s1/COUT</td>
</tr>
<tr>
<td>9.123</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[2][B]</td>
<td>sha/m1/c1/temp1_5_s1/CIN</td>
</tr>
<tr>
<td>9.593</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_5_s1/SUM</td>
</tr>
<tr>
<td>10.568</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[2][B]</td>
<td>sha/m1/c1/temp1_5_s2/I0</td>
</tr>
<tr>
<td>11.138</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C33[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_5_s2/COUT</td>
</tr>
<tr>
<td>11.138</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R39C34[0][A]</td>
<td>sha/m1/c1/temp1_6_s2/CIN</td>
</tr>
<tr>
<td>11.173</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C34[0][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_6_s2/COUT</td>
</tr>
<tr>
<td>11.173</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[0][B]</td>
<td>sha/m1/c1/temp1_7_s2/CIN</td>
</tr>
<tr>
<td>11.643</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C34[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_7_s2/SUM</td>
</tr>
<tr>
<td>12.453</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R41C32[0][B]</td>
<td>sha/m1/c1/a_new_7_s/I0</td>
</tr>
<tr>
<td>13.023</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C32[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_7_s/COUT</td>
</tr>
<tr>
<td>13.023</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C32[1][A]</td>
<td>sha/m1/c1/a_new_8_s/CIN</td>
</tr>
<tr>
<td>13.493</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C32[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_8_s/SUM</td>
</tr>
<tr>
<td>14.432</td>
<td>0.939</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C28[1][A]</td>
<td>sha/m1/c1/a_new_8_s0/I0</td>
</tr>
<tr>
<td>15.002</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C28[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_8_s0/COUT</td>
</tr>
<tr>
<td>15.002</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R38C28[1][B]</td>
<td>sha/m1/c1/a_new_9_s0/CIN</td>
</tr>
<tr>
<td>15.037</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C28[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_9_s0/COUT</td>
</tr>
<tr>
<td>15.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C28[2][A]</td>
<td>sha/m1/c1/a_new_10_s0/CIN</td>
</tr>
<tr>
<td>15.073</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C28[2][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_10_s0/COUT</td>
</tr>
<tr>
<td>15.073</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C28[2][B]</td>
<td>sha/m1/c1/a_new_11_s0/CIN</td>
</tr>
<tr>
<td>15.108</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C28[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_11_s0/COUT</td>
</tr>
<tr>
<td>15.108</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C29[0][A]</td>
<td>sha/m1/c1/a_new_12_s0/CIN</td>
</tr>
<tr>
<td>15.143</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C29[0][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_12_s0/COUT</td>
</tr>
<tr>
<td>15.143</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C29[0][B]</td>
<td>sha/m1/c1/a_new_13_s0/CIN</td>
</tr>
<tr>
<td>15.178</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C29[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_13_s0/COUT</td>
</tr>
<tr>
<td>15.178</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C29[1][A]</td>
<td>sha/m1/c1/a_new_14_s0/CIN</td>
</tr>
<tr>
<td>15.213</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C29[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_14_s0/COUT</td>
</tr>
<tr>
<td>15.213</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C29[1][B]</td>
<td>sha/m1/c1/a_new_15_s0/CIN</td>
</tr>
<tr>
<td>15.249</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C29[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_15_s0/COUT</td>
</tr>
<tr>
<td>15.249</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C29[2][A]</td>
<td>sha/m1/c1/a_new_16_s0/CIN</td>
</tr>
<tr>
<td>15.284</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C29[2][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_16_s0/COUT</td>
</tr>
<tr>
<td>15.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C29[2][B]</td>
<td>sha/m1/c1/a_new_17_s0/CIN</td>
</tr>
<tr>
<td>15.319</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C29[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_17_s0/COUT</td>
</tr>
<tr>
<td>15.319</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C30[0][A]</td>
<td>sha/m1/c1/a_new_18_s0/CIN</td>
</tr>
<tr>
<td>15.789</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C30[0][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_18_s0/SUM</td>
</tr>
<tr>
<td>16.202</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C28[3][B]</td>
<td>sha/m1/n3862_s3/I0</td>
</tr>
<tr>
<td>16.757</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C28[3][B]</td>
<td style=" background: #97FFFF;">sha/m1/n3862_s3/F</td>
</tr>
<tr>
<td>17.320</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C25[1][A]</td>
<td>sha/m1/n3862_s4/I1</td>
</tr>
<tr>
<td>17.782</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C25[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/n3862_s4/F</td>
</tr>
<tr>
<td>17.782</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C25[1][A]</td>
<td style=" font-weight:bold;">sha/m1/a_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C25[1][A]</td>
<td>sha/m1/a_18_s0/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C25[1][A]</td>
<td>sha/m1/a_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.874, 49.566%; route: 7.780, 48.974%; tC2Q: 0.232, 1.460%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.920</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.781</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>sha/m1/iter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sha/m1/a_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C25[0][A]</td>
<td>sha/m1/iter_1_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>129</td>
<td>R42C25[0][A]</td>
<td style=" font-weight:bold;">sha/m1/iter_1_s0/Q</td>
</tr>
<tr>
<td>3.302</td>
<td>1.174</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C38[3][A]</td>
<td>sha/m1/c1/n2313_s188/I1</td>
</tr>
<tr>
<td>3.857</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R39C38[3][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2313_s188/F</td>
</tr>
<tr>
<td>4.548</td>
<td>0.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C41[1][A]</td>
<td>sha/m1/c1/n2340_s180/I0</td>
</tr>
<tr>
<td>4.919</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C41[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2340_s180/F</td>
</tr>
<tr>
<td>4.923</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C41[0][B]</td>
<td>sha/m1/c1/n2340_s179/I0</td>
</tr>
<tr>
<td>5.294</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C41[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2340_s179/F</td>
</tr>
<tr>
<td>5.707</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C41[3][B]</td>
<td>sha/m1/c1/n2340_s176/I2</td>
</tr>
<tr>
<td>6.078</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C41[3][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2340_s176/F</td>
</tr>
<tr>
<td>6.977</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C39[1][A]</td>
<td>sha/m1/c1/temp1_2_s0/I1</td>
</tr>
<tr>
<td>7.348</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C39[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_2_s0/COUT</td>
</tr>
<tr>
<td>7.348</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C39[1][B]</td>
<td>sha/m1/c1/temp1_3_s0/CIN</td>
</tr>
<tr>
<td>7.818</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C39[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_3_s0/SUM</td>
</tr>
<tr>
<td>8.717</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[1][B]</td>
<td>sha/m1/c1/temp1_3_s1/I1</td>
</tr>
<tr>
<td>9.088</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_3_s1/COUT</td>
</tr>
<tr>
<td>9.088</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[2][A]</td>
<td>sha/m1/c1/temp1_4_s1/CIN</td>
</tr>
<tr>
<td>9.123</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[2][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_4_s1/COUT</td>
</tr>
<tr>
<td>9.123</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[2][B]</td>
<td>sha/m1/c1/temp1_5_s1/CIN</td>
</tr>
<tr>
<td>9.593</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_5_s1/SUM</td>
</tr>
<tr>
<td>10.568</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[2][B]</td>
<td>sha/m1/c1/temp1_5_s2/I0</td>
</tr>
<tr>
<td>11.138</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C33[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_5_s2/COUT</td>
</tr>
<tr>
<td>11.138</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R39C34[0][A]</td>
<td>sha/m1/c1/temp1_6_s2/CIN</td>
</tr>
<tr>
<td>11.173</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C34[0][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_6_s2/COUT</td>
</tr>
<tr>
<td>11.173</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[0][B]</td>
<td>sha/m1/c1/temp1_7_s2/CIN</td>
</tr>
<tr>
<td>11.643</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C34[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_7_s2/SUM</td>
</tr>
<tr>
<td>12.453</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R41C32[0][B]</td>
<td>sha/m1/c1/a_new_7_s/I0</td>
</tr>
<tr>
<td>13.023</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C32[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_7_s/COUT</td>
</tr>
<tr>
<td>13.023</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C32[1][A]</td>
<td>sha/m1/c1/a_new_8_s/CIN</td>
</tr>
<tr>
<td>13.493</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C32[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_8_s/SUM</td>
</tr>
<tr>
<td>14.432</td>
<td>0.939</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C28[1][A]</td>
<td>sha/m1/c1/a_new_8_s0/I0</td>
</tr>
<tr>
<td>15.002</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C28[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_8_s0/COUT</td>
</tr>
<tr>
<td>15.002</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R38C28[1][B]</td>
<td>sha/m1/c1/a_new_9_s0/CIN</td>
</tr>
<tr>
<td>15.037</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C28[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_9_s0/COUT</td>
</tr>
<tr>
<td>15.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C28[2][A]</td>
<td>sha/m1/c1/a_new_10_s0/CIN</td>
</tr>
<tr>
<td>15.073</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C28[2][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_10_s0/COUT</td>
</tr>
<tr>
<td>15.073</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C28[2][B]</td>
<td>sha/m1/c1/a_new_11_s0/CIN</td>
</tr>
<tr>
<td>15.108</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C28[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_11_s0/COUT</td>
</tr>
<tr>
<td>15.108</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C29[0][A]</td>
<td>sha/m1/c1/a_new_12_s0/CIN</td>
</tr>
<tr>
<td>15.143</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C29[0][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_12_s0/COUT</td>
</tr>
<tr>
<td>15.143</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C29[0][B]</td>
<td>sha/m1/c1/a_new_13_s0/CIN</td>
</tr>
<tr>
<td>15.178</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C29[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_13_s0/COUT</td>
</tr>
<tr>
<td>15.178</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C29[1][A]</td>
<td>sha/m1/c1/a_new_14_s0/CIN</td>
</tr>
<tr>
<td>15.213</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C29[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_14_s0/COUT</td>
</tr>
<tr>
<td>15.213</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C29[1][B]</td>
<td>sha/m1/c1/a_new_15_s0/CIN</td>
</tr>
<tr>
<td>15.249</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C29[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_15_s0/COUT</td>
</tr>
<tr>
<td>15.249</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C29[2][A]</td>
<td>sha/m1/c1/a_new_16_s0/CIN</td>
</tr>
<tr>
<td>15.284</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C29[2][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_16_s0/COUT</td>
</tr>
<tr>
<td>15.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C29[2][B]</td>
<td>sha/m1/c1/a_new_17_s0/CIN</td>
</tr>
<tr>
<td>15.319</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C29[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_17_s0/COUT</td>
</tr>
<tr>
<td>15.319</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C30[0][A]</td>
<td>sha/m1/c1/a_new_18_s0/CIN</td>
</tr>
<tr>
<td>15.354</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C30[0][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_18_s0/COUT</td>
</tr>
<tr>
<td>15.354</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C30[0][B]</td>
<td>sha/m1/c1/a_new_19_s0/CIN</td>
</tr>
<tr>
<td>15.389</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C30[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_19_s0/COUT</td>
</tr>
<tr>
<td>15.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C30[1][A]</td>
<td>sha/m1/c1/a_new_20_s0/CIN</td>
</tr>
<tr>
<td>15.425</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C30[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_20_s0/COUT</td>
</tr>
<tr>
<td>15.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C30[1][B]</td>
<td>sha/m1/c1/a_new_21_s0/CIN</td>
</tr>
<tr>
<td>15.460</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C30[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_21_s0/COUT</td>
</tr>
<tr>
<td>15.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C30[2][A]</td>
<td>sha/m1/c1/a_new_22_s0/CIN</td>
</tr>
<tr>
<td>15.495</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C30[2][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_22_s0/COUT</td>
</tr>
<tr>
<td>15.495</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C30[2][B]</td>
<td>sha/m1/c1/a_new_23_s0/CIN</td>
</tr>
<tr>
<td>15.530</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C30[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_23_s0/COUT</td>
</tr>
<tr>
<td>15.530</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C31[0][A]</td>
<td>sha/m1/c1/a_new_24_s0/CIN</td>
</tr>
<tr>
<td>16.000</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C31[0][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_24_s0/SUM</td>
</tr>
<tr>
<td>16.684</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C24[3][A]</td>
<td>sha/m1/n3856_s3/I0</td>
</tr>
<tr>
<td>17.146</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C24[3][A]</td>
<td style=" background: #97FFFF;">sha/m1/n3856_s3/F</td>
</tr>
<tr>
<td>17.319</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C24[2][A]</td>
<td>sha/m1/n3856_s4/I1</td>
</tr>
<tr>
<td>17.781</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C24[2][A]</td>
<td style=" background: #97FFFF;">sha/m1/n3856_s4/F</td>
</tr>
<tr>
<td>17.781</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C24[2][A]</td>
<td style=" font-weight:bold;">sha/m1/a_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C24[2][A]</td>
<td>sha/m1/a_24_s0/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C24[2][A]</td>
<td>sha/m1/a_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.992, 50.314%; route: 7.660, 48.225%; tC2Q: 0.232, 1.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.916</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.777</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>sha/m1/iter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sha/m1/a_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C25[0][A]</td>
<td>sha/m1/iter_1_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>129</td>
<td>R42C25[0][A]</td>
<td style=" font-weight:bold;">sha/m1/iter_1_s0/Q</td>
</tr>
<tr>
<td>3.302</td>
<td>1.174</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C38[3][A]</td>
<td>sha/m1/c1/n2313_s188/I1</td>
</tr>
<tr>
<td>3.857</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R39C38[3][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2313_s188/F</td>
</tr>
<tr>
<td>4.566</td>
<td>0.709</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C41[3][B]</td>
<td>sha/m1/c1/n2335_s185/I1</td>
</tr>
<tr>
<td>5.083</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C41[3][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2335_s185/F</td>
</tr>
<tr>
<td>5.739</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C38[3][A]</td>
<td>sha/m1/c1/n2335_s182/I2</td>
</tr>
<tr>
<td>6.201</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C38[3][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2335_s182/F</td>
</tr>
<tr>
<td>6.373</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C38[3][B]</td>
<td>sha/m1/c1/n2335_s179/I2</td>
</tr>
<tr>
<td>6.928</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C38[3][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2335_s179/F</td>
</tr>
<tr>
<td>7.175</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C40[3][A]</td>
<td>sha/m1/c1/n2335_s177/I2</td>
</tr>
<tr>
<td>7.724</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C40[3][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2335_s177/F</td>
</tr>
<tr>
<td>7.869</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R39C40[0][B]</td>
<td>sha/m1/c1/temp1_7_s0/I1</td>
</tr>
<tr>
<td>8.240</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C40[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_7_s0/COUT</td>
</tr>
<tr>
<td>8.240</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C40[1][A]</td>
<td>sha/m1/c1/temp1_8_s0/CIN</td>
</tr>
<tr>
<td>8.275</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C40[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_8_s0/COUT</td>
</tr>
<tr>
<td>8.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C40[1][B]</td>
<td>sha/m1/c1/temp1_9_s0/CIN</td>
</tr>
<tr>
<td>8.310</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C40[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_9_s0/COUT</td>
</tr>
<tr>
<td>8.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C40[2][A]</td>
<td>sha/m1/c1/temp1_10_s0/CIN</td>
</tr>
<tr>
<td>8.345</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C40[2][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_10_s0/COUT</td>
</tr>
<tr>
<td>8.345</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C40[2][B]</td>
<td>sha/m1/c1/temp1_11_s0/CIN</td>
</tr>
<tr>
<td>8.380</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C40[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_11_s0/COUT</td>
</tr>
<tr>
<td>8.380</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C41[0][A]</td>
<td>sha/m1/c1/temp1_12_s0/CIN</td>
</tr>
<tr>
<td>8.416</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C41[0][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_12_s0/COUT</td>
</tr>
<tr>
<td>8.416</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C41[0][B]</td>
<td>sha/m1/c1/temp1_13_s0/CIN</td>
</tr>
<tr>
<td>8.451</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C41[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_13_s0/COUT</td>
</tr>
<tr>
<td>8.451</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C41[1][A]</td>
<td>sha/m1/c1/temp1_14_s0/CIN</td>
</tr>
<tr>
<td>8.486</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C41[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_14_s0/COUT</td>
</tr>
<tr>
<td>8.486</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C41[1][B]</td>
<td>sha/m1/c1/temp1_15_s0/CIN</td>
</tr>
<tr>
<td>8.521</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C41[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_15_s0/COUT</td>
</tr>
<tr>
<td>8.521</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C41[2][A]</td>
<td>sha/m1/c1/temp1_16_s0/CIN</td>
</tr>
<tr>
<td>8.556</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C41[2][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_16_s0/COUT</td>
</tr>
<tr>
<td>8.556</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C41[2][B]</td>
<td>sha/m1/c1/temp1_17_s0/CIN</td>
</tr>
<tr>
<td>8.592</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C41[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_17_s0/COUT</td>
</tr>
<tr>
<td>8.592</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C42[0][A]</td>
<td>sha/m1/c1/temp1_18_s0/CIN</td>
</tr>
<tr>
<td>8.627</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C42[0][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_18_s0/COUT</td>
</tr>
<tr>
<td>8.627</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C42[0][B]</td>
<td>sha/m1/c1/temp1_19_s0/CIN</td>
</tr>
<tr>
<td>8.662</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C42[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_19_s0/COUT</td>
</tr>
<tr>
<td>8.662</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C42[1][A]</td>
<td>sha/m1/c1/temp1_20_s0/CIN</td>
</tr>
<tr>
<td>9.132</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C42[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_20_s0/SUM</td>
</tr>
<tr>
<td>10.031</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C39[1][A]</td>
<td>sha/m1/c1/temp1_20_s1/I1</td>
</tr>
<tr>
<td>10.402</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C39[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_20_s1/COUT</td>
</tr>
<tr>
<td>10.402</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C39[1][B]</td>
<td>sha/m1/c1/temp1_21_s1/CIN</td>
</tr>
<tr>
<td>10.437</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C39[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_21_s1/COUT</td>
</tr>
<tr>
<td>10.437</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C39[2][A]</td>
<td>sha/m1/c1/temp1_22_s1/CIN</td>
</tr>
<tr>
<td>10.907</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C39[2][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_22_s1/SUM</td>
</tr>
<tr>
<td>11.591</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C36[2][A]</td>
<td>sha/m1/c1/temp1_22_s2/I0</td>
</tr>
<tr>
<td>12.161</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C36[2][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_22_s2/COUT</td>
</tr>
<tr>
<td>12.161</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R39C36[2][B]</td>
<td>sha/m1/c1/temp1_23_s2/CIN</td>
</tr>
<tr>
<td>12.196</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C36[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_23_s2/COUT</td>
</tr>
<tr>
<td>12.196</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C37[0][A]</td>
<td>sha/m1/c1/temp1_24_s2/CIN</td>
</tr>
<tr>
<td>12.666</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C37[0][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_24_s2/SUM</td>
</tr>
<tr>
<td>13.310</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R41C35[0][A]</td>
<td>sha/m1/c1/a_new_24_s/I0</td>
</tr>
<tr>
<td>13.880</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C35[0][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_24_s/COUT</td>
</tr>
<tr>
<td>13.880</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C35[0][B]</td>
<td>sha/m1/c1/a_new_25_s/CIN</td>
</tr>
<tr>
<td>14.350</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C35[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_25_s/SUM</td>
</tr>
<tr>
<td>15.139</td>
<td>0.789</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C31[0][B]</td>
<td>sha/m1/c1/a_new_25_s0/I0</td>
</tr>
<tr>
<td>15.709</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C31[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_25_s0/COUT</td>
</tr>
<tr>
<td>15.709</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R38C31[1][A]</td>
<td>sha/m1/c1/a_new_26_s0/CIN</td>
</tr>
<tr>
<td>15.744</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C31[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_26_s0/COUT</td>
</tr>
<tr>
<td>15.744</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C31[1][B]</td>
<td>sha/m1/c1/a_new_27_s0/CIN</td>
</tr>
<tr>
<td>16.214</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C31[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_27_s0/SUM</td>
</tr>
<tr>
<td>16.385</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C30[3][A]</td>
<td>sha/m1/n3853_s3/I0</td>
</tr>
<tr>
<td>16.902</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C30[3][A]</td>
<td style=" background: #97FFFF;">sha/m1/n3853_s3/F</td>
</tr>
<tr>
<td>17.315</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C30[1][B]</td>
<td>sha/m1/n3853_s4/I1</td>
</tr>
<tr>
<td>17.777</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C30[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/n3853_s4/F</td>
</tr>
<tr>
<td>17.777</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C30[1][B]</td>
<td style=" font-weight:bold;">sha/m1/a_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C30[1][B]</td>
<td>sha/m1/a_27_s0/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C30[1][B]</td>
<td>sha/m1/a_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.947, 56.338%; route: 6.702, 42.201%; tC2Q: 0.232, 1.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.828</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.688</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>sha/m1/iter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sha/m1/a_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C25[0][A]</td>
<td>sha/m1/iter_1_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>129</td>
<td>R42C25[0][A]</td>
<td style=" font-weight:bold;">sha/m1/iter_1_s0/Q</td>
</tr>
<tr>
<td>3.302</td>
<td>1.174</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C38[3][A]</td>
<td>sha/m1/c1/n2313_s188/I1</td>
</tr>
<tr>
<td>3.857</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R39C38[3][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2313_s188/F</td>
</tr>
<tr>
<td>4.548</td>
<td>0.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C41[1][A]</td>
<td>sha/m1/c1/n2340_s180/I0</td>
</tr>
<tr>
<td>4.919</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C41[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2340_s180/F</td>
</tr>
<tr>
<td>4.923</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C41[0][B]</td>
<td>sha/m1/c1/n2340_s179/I0</td>
</tr>
<tr>
<td>5.294</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C41[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2340_s179/F</td>
</tr>
<tr>
<td>5.707</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C41[3][B]</td>
<td>sha/m1/c1/n2340_s176/I2</td>
</tr>
<tr>
<td>6.078</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C41[3][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2340_s176/F</td>
</tr>
<tr>
<td>6.977</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C39[1][A]</td>
<td>sha/m1/c1/temp1_2_s0/I1</td>
</tr>
<tr>
<td>7.348</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C39[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_2_s0/COUT</td>
</tr>
<tr>
<td>7.348</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C39[1][B]</td>
<td>sha/m1/c1/temp1_3_s0/CIN</td>
</tr>
<tr>
<td>7.818</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C39[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_3_s0/SUM</td>
</tr>
<tr>
<td>8.717</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[1][B]</td>
<td>sha/m1/c1/temp1_3_s1/I1</td>
</tr>
<tr>
<td>9.088</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_3_s1/COUT</td>
</tr>
<tr>
<td>9.088</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[2][A]</td>
<td>sha/m1/c1/temp1_4_s1/CIN</td>
</tr>
<tr>
<td>9.123</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[2][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_4_s1/COUT</td>
</tr>
<tr>
<td>9.123</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[2][B]</td>
<td>sha/m1/c1/temp1_5_s1/CIN</td>
</tr>
<tr>
<td>9.593</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_5_s1/SUM</td>
</tr>
<tr>
<td>10.568</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[2][B]</td>
<td>sha/m1/c1/temp1_5_s2/I0</td>
</tr>
<tr>
<td>11.138</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C33[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_5_s2/COUT</td>
</tr>
<tr>
<td>11.138</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R39C34[0][A]</td>
<td>sha/m1/c1/temp1_6_s2/CIN</td>
</tr>
<tr>
<td>11.173</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C34[0][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_6_s2/COUT</td>
</tr>
<tr>
<td>11.173</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[0][B]</td>
<td>sha/m1/c1/temp1_7_s2/CIN</td>
</tr>
<tr>
<td>11.643</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C34[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_7_s2/SUM</td>
</tr>
<tr>
<td>12.453</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R41C32[0][B]</td>
<td>sha/m1/c1/a_new_7_s/I0</td>
</tr>
<tr>
<td>13.023</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C32[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_7_s/COUT</td>
</tr>
<tr>
<td>13.023</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C32[1][A]</td>
<td>sha/m1/c1/a_new_8_s/CIN</td>
</tr>
<tr>
<td>13.493</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C32[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_8_s/SUM</td>
</tr>
<tr>
<td>14.432</td>
<td>0.939</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C28[1][A]</td>
<td>sha/m1/c1/a_new_8_s0/I0</td>
</tr>
<tr>
<td>15.002</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C28[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_8_s0/COUT</td>
</tr>
<tr>
<td>15.002</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R38C28[1][B]</td>
<td>sha/m1/c1/a_new_9_s0/CIN</td>
</tr>
<tr>
<td>15.037</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C28[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_9_s0/COUT</td>
</tr>
<tr>
<td>15.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C28[2][A]</td>
<td>sha/m1/c1/a_new_10_s0/CIN</td>
</tr>
<tr>
<td>15.073</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C28[2][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_10_s0/COUT</td>
</tr>
<tr>
<td>15.073</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C28[2][B]</td>
<td>sha/m1/c1/a_new_11_s0/CIN</td>
</tr>
<tr>
<td>15.108</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C28[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_11_s0/COUT</td>
</tr>
<tr>
<td>15.108</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C29[0][A]</td>
<td>sha/m1/c1/a_new_12_s0/CIN</td>
</tr>
<tr>
<td>15.143</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C29[0][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_12_s0/COUT</td>
</tr>
<tr>
<td>15.143</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C29[0][B]</td>
<td>sha/m1/c1/a_new_13_s0/CIN</td>
</tr>
<tr>
<td>15.178</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C29[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_13_s0/COUT</td>
</tr>
<tr>
<td>15.178</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C29[1][A]</td>
<td>sha/m1/c1/a_new_14_s0/CIN</td>
</tr>
<tr>
<td>15.213</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C29[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_14_s0/COUT</td>
</tr>
<tr>
<td>15.213</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C29[1][B]</td>
<td>sha/m1/c1/a_new_15_s0/CIN</td>
</tr>
<tr>
<td>15.249</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C29[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_15_s0/COUT</td>
</tr>
<tr>
<td>15.249</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C29[2][A]</td>
<td>sha/m1/c1/a_new_16_s0/CIN</td>
</tr>
<tr>
<td>15.284</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C29[2][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_16_s0/COUT</td>
</tr>
<tr>
<td>15.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C29[2][B]</td>
<td>sha/m1/c1/a_new_17_s0/CIN</td>
</tr>
<tr>
<td>15.319</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C29[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_17_s0/COUT</td>
</tr>
<tr>
<td>15.319</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C30[0][A]</td>
<td>sha/m1/c1/a_new_18_s0/CIN</td>
</tr>
<tr>
<td>15.354</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C30[0][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_18_s0/COUT</td>
</tr>
<tr>
<td>15.354</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C30[0][B]</td>
<td>sha/m1/c1/a_new_19_s0/CIN</td>
</tr>
<tr>
<td>15.824</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C30[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_19_s0/SUM</td>
</tr>
<tr>
<td>16.237</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C29[3][A]</td>
<td>sha/m1/n3861_s3/I0</td>
</tr>
<tr>
<td>16.754</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C29[3][A]</td>
<td style=" background: #97FFFF;">sha/m1/n3861_s3/F</td>
</tr>
<tr>
<td>17.317</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C29[0][B]</td>
<td>sha/m1/n3861_s4/I1</td>
</tr>
<tr>
<td>17.688</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C29[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/n3861_s4/F</td>
</tr>
<tr>
<td>17.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C29[0][B]</td>
<td style=" font-weight:bold;">sha/m1/a_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C29[0][B]</td>
<td>sha/m1/a_19_s0/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C29[0][B]</td>
<td>sha/m1/a_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.780, 49.266%; route: 7.780, 49.265%; tC2Q: 0.232, 1.469%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.771</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.632</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>sha/m1/iter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sha/m1/a_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C25[0][A]</td>
<td>sha/m1/iter_1_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>129</td>
<td>R42C25[0][A]</td>
<td style=" font-weight:bold;">sha/m1/iter_1_s0/Q</td>
</tr>
<tr>
<td>3.302</td>
<td>1.174</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C38[3][A]</td>
<td>sha/m1/c1/n2313_s188/I1</td>
</tr>
<tr>
<td>3.857</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R39C38[3][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2313_s188/F</td>
</tr>
<tr>
<td>4.548</td>
<td>0.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C41[1][A]</td>
<td>sha/m1/c1/n2340_s180/I0</td>
</tr>
<tr>
<td>4.919</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C41[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2340_s180/F</td>
</tr>
<tr>
<td>4.923</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C41[0][B]</td>
<td>sha/m1/c1/n2340_s179/I0</td>
</tr>
<tr>
<td>5.294</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C41[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2340_s179/F</td>
</tr>
<tr>
<td>5.707</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C41[3][B]</td>
<td>sha/m1/c1/n2340_s176/I2</td>
</tr>
<tr>
<td>6.078</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C41[3][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2340_s176/F</td>
</tr>
<tr>
<td>6.977</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C39[1][A]</td>
<td>sha/m1/c1/temp1_2_s0/I1</td>
</tr>
<tr>
<td>7.348</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C39[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_2_s0/COUT</td>
</tr>
<tr>
<td>7.348</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C39[1][B]</td>
<td>sha/m1/c1/temp1_3_s0/CIN</td>
</tr>
<tr>
<td>7.818</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C39[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_3_s0/SUM</td>
</tr>
<tr>
<td>8.717</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[1][B]</td>
<td>sha/m1/c1/temp1_3_s1/I1</td>
</tr>
<tr>
<td>9.088</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_3_s1/COUT</td>
</tr>
<tr>
<td>9.088</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[2][A]</td>
<td>sha/m1/c1/temp1_4_s1/CIN</td>
</tr>
<tr>
<td>9.123</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[2][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_4_s1/COUT</td>
</tr>
<tr>
<td>9.123</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[2][B]</td>
<td>sha/m1/c1/temp1_5_s1/CIN</td>
</tr>
<tr>
<td>9.593</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_5_s1/SUM</td>
</tr>
<tr>
<td>10.568</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[2][B]</td>
<td>sha/m1/c1/temp1_5_s2/I0</td>
</tr>
<tr>
<td>11.138</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C33[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_5_s2/COUT</td>
</tr>
<tr>
<td>11.138</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R39C34[0][A]</td>
<td>sha/m1/c1/temp1_6_s2/CIN</td>
</tr>
<tr>
<td>11.173</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C34[0][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_6_s2/COUT</td>
</tr>
<tr>
<td>11.173</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[0][B]</td>
<td>sha/m1/c1/temp1_7_s2/CIN</td>
</tr>
<tr>
<td>11.643</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C34[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_7_s2/SUM</td>
</tr>
<tr>
<td>12.453</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R41C32[0][B]</td>
<td>sha/m1/c1/a_new_7_s/I0</td>
</tr>
<tr>
<td>13.023</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C32[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_7_s/COUT</td>
</tr>
<tr>
<td>13.023</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C32[1][A]</td>
<td>sha/m1/c1/a_new_8_s/CIN</td>
</tr>
<tr>
<td>13.493</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C32[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_8_s/SUM</td>
</tr>
<tr>
<td>14.432</td>
<td>0.939</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C28[1][A]</td>
<td>sha/m1/c1/a_new_8_s0/I0</td>
</tr>
<tr>
<td>15.002</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C28[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_8_s0/COUT</td>
</tr>
<tr>
<td>15.002</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R38C28[1][B]</td>
<td>sha/m1/c1/a_new_9_s0/CIN</td>
</tr>
<tr>
<td>15.037</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C28[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_9_s0/COUT</td>
</tr>
<tr>
<td>15.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C28[2][A]</td>
<td>sha/m1/c1/a_new_10_s0/CIN</td>
</tr>
<tr>
<td>15.073</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C28[2][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_10_s0/COUT</td>
</tr>
<tr>
<td>15.073</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C28[2][B]</td>
<td>sha/m1/c1/a_new_11_s0/CIN</td>
</tr>
<tr>
<td>15.108</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C28[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_11_s0/COUT</td>
</tr>
<tr>
<td>15.108</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C29[0][A]</td>
<td>sha/m1/c1/a_new_12_s0/CIN</td>
</tr>
<tr>
<td>15.143</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C29[0][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_12_s0/COUT</td>
</tr>
<tr>
<td>15.143</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C29[0][B]</td>
<td>sha/m1/c1/a_new_13_s0/CIN</td>
</tr>
<tr>
<td>15.178</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C29[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_13_s0/COUT</td>
</tr>
<tr>
<td>15.178</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C29[1][A]</td>
<td>sha/m1/c1/a_new_14_s0/CIN</td>
</tr>
<tr>
<td>15.213</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C29[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_14_s0/COUT</td>
</tr>
<tr>
<td>15.213</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C29[1][B]</td>
<td>sha/m1/c1/a_new_15_s0/CIN</td>
</tr>
<tr>
<td>15.249</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C29[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_15_s0/COUT</td>
</tr>
<tr>
<td>15.249</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C29[2][A]</td>
<td>sha/m1/c1/a_new_16_s0/CIN</td>
</tr>
<tr>
<td>15.284</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C29[2][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_16_s0/COUT</td>
</tr>
<tr>
<td>15.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C29[2][B]</td>
<td>sha/m1/c1/a_new_17_s0/CIN</td>
</tr>
<tr>
<td>15.319</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C29[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_17_s0/COUT</td>
</tr>
<tr>
<td>15.319</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C30[0][A]</td>
<td>sha/m1/c1/a_new_18_s0/CIN</td>
</tr>
<tr>
<td>15.354</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C30[0][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_18_s0/COUT</td>
</tr>
<tr>
<td>15.354</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C30[0][B]</td>
<td>sha/m1/c1/a_new_19_s0/CIN</td>
</tr>
<tr>
<td>15.389</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C30[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_19_s0/COUT</td>
</tr>
<tr>
<td>15.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C30[1][A]</td>
<td>sha/m1/c1/a_new_20_s0/CIN</td>
</tr>
<tr>
<td>15.425</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C30[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_20_s0/COUT</td>
</tr>
<tr>
<td>15.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C30[1][B]</td>
<td>sha/m1/c1/a_new_21_s0/CIN</td>
</tr>
<tr>
<td>15.460</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C30[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_21_s0/COUT</td>
</tr>
<tr>
<td>15.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C30[2][A]</td>
<td>sha/m1/c1/a_new_22_s0/CIN</td>
</tr>
<tr>
<td>15.495</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C30[2][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_22_s0/COUT</td>
</tr>
<tr>
<td>15.495</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C30[2][B]</td>
<td>sha/m1/c1/a_new_23_s0/CIN</td>
</tr>
<tr>
<td>15.530</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C30[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_23_s0/COUT</td>
</tr>
<tr>
<td>15.530</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C31[0][A]</td>
<td>sha/m1/c1/a_new_24_s0/CIN</td>
</tr>
<tr>
<td>15.565</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C31[0][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_24_s0/COUT</td>
</tr>
<tr>
<td>15.565</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C31[0][B]</td>
<td>sha/m1/c1/a_new_25_s0/CIN</td>
</tr>
<tr>
<td>16.035</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C31[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_25_s0/SUM</td>
</tr>
<tr>
<td>16.719</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C25[3][B]</td>
<td>sha/m1/n3855_s3/I0</td>
</tr>
<tr>
<td>17.090</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C25[3][B]</td>
<td style=" background: #97FFFF;">sha/m1/n3855_s3/F</td>
</tr>
<tr>
<td>17.261</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C25[1][A]</td>
<td>sha/m1/n3855_s4/I1</td>
</tr>
<tr>
<td>17.632</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C25[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/n3855_s4/F</td>
</tr>
<tr>
<td>17.632</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C25[1][A]</td>
<td style=" font-weight:bold;">sha/m1/a_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C25[1][A]</td>
<td>sha/m1/a_25_s0/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C25[1][A]</td>
<td>sha/m1/a_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.846, 49.858%; route: 7.658, 48.668%; tC2Q: 0.232, 1.474%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.770</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.631</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>sha/m1/iter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sha/m1/a_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C25[0][A]</td>
<td>sha/m1/iter_1_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>129</td>
<td>R42C25[0][A]</td>
<td style=" font-weight:bold;">sha/m1/iter_1_s0/Q</td>
</tr>
<tr>
<td>3.302</td>
<td>1.174</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C38[3][A]</td>
<td>sha/m1/c1/n2313_s188/I1</td>
</tr>
<tr>
<td>3.857</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R39C38[3][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2313_s188/F</td>
</tr>
<tr>
<td>4.548</td>
<td>0.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C41[1][A]</td>
<td>sha/m1/c1/n2340_s180/I0</td>
</tr>
<tr>
<td>4.919</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C41[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2340_s180/F</td>
</tr>
<tr>
<td>4.923</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C41[0][B]</td>
<td>sha/m1/c1/n2340_s179/I0</td>
</tr>
<tr>
<td>5.294</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C41[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2340_s179/F</td>
</tr>
<tr>
<td>5.707</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C41[3][B]</td>
<td>sha/m1/c1/n2340_s176/I2</td>
</tr>
<tr>
<td>6.078</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C41[3][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2340_s176/F</td>
</tr>
<tr>
<td>6.977</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C39[1][A]</td>
<td>sha/m1/c1/temp1_2_s0/I1</td>
</tr>
<tr>
<td>7.348</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C39[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_2_s0/COUT</td>
</tr>
<tr>
<td>7.348</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C39[1][B]</td>
<td>sha/m1/c1/temp1_3_s0/CIN</td>
</tr>
<tr>
<td>7.818</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C39[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_3_s0/SUM</td>
</tr>
<tr>
<td>8.717</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[1][B]</td>
<td>sha/m1/c1/temp1_3_s1/I1</td>
</tr>
<tr>
<td>9.088</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_3_s1/COUT</td>
</tr>
<tr>
<td>9.088</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[2][A]</td>
<td>sha/m1/c1/temp1_4_s1/CIN</td>
</tr>
<tr>
<td>9.123</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[2][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_4_s1/COUT</td>
</tr>
<tr>
<td>9.123</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[2][B]</td>
<td>sha/m1/c1/temp1_5_s1/CIN</td>
</tr>
<tr>
<td>9.593</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_5_s1/SUM</td>
</tr>
<tr>
<td>10.568</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[2][B]</td>
<td>sha/m1/c1/temp1_5_s2/I0</td>
</tr>
<tr>
<td>11.138</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C33[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_5_s2/COUT</td>
</tr>
<tr>
<td>11.138</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R39C34[0][A]</td>
<td>sha/m1/c1/temp1_6_s2/CIN</td>
</tr>
<tr>
<td>11.173</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C34[0][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_6_s2/COUT</td>
</tr>
<tr>
<td>11.173</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[0][B]</td>
<td>sha/m1/c1/temp1_7_s2/CIN</td>
</tr>
<tr>
<td>11.643</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C34[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_7_s2/SUM</td>
</tr>
<tr>
<td>12.453</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R41C32[0][B]</td>
<td>sha/m1/c1/a_new_7_s/I0</td>
</tr>
<tr>
<td>13.023</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C32[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_7_s/COUT</td>
</tr>
<tr>
<td>13.023</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C32[1][A]</td>
<td>sha/m1/c1/a_new_8_s/CIN</td>
</tr>
<tr>
<td>13.493</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C32[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_8_s/SUM</td>
</tr>
<tr>
<td>14.432</td>
<td>0.939</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C28[1][A]</td>
<td>sha/m1/c1/a_new_8_s0/I0</td>
</tr>
<tr>
<td>15.002</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C28[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_8_s0/COUT</td>
</tr>
<tr>
<td>15.002</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R38C28[1][B]</td>
<td>sha/m1/c1/a_new_9_s0/CIN</td>
</tr>
<tr>
<td>15.037</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C28[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_9_s0/COUT</td>
</tr>
<tr>
<td>15.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C28[2][A]</td>
<td>sha/m1/c1/a_new_10_s0/CIN</td>
</tr>
<tr>
<td>15.073</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C28[2][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_10_s0/COUT</td>
</tr>
<tr>
<td>15.073</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C28[2][B]</td>
<td>sha/m1/c1/a_new_11_s0/CIN</td>
</tr>
<tr>
<td>15.108</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C28[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_11_s0/COUT</td>
</tr>
<tr>
<td>15.108</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C29[0][A]</td>
<td>sha/m1/c1/a_new_12_s0/CIN</td>
</tr>
<tr>
<td>15.143</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C29[0][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_12_s0/COUT</td>
</tr>
<tr>
<td>15.143</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C29[0][B]</td>
<td>sha/m1/c1/a_new_13_s0/CIN</td>
</tr>
<tr>
<td>15.178</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C29[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_13_s0/COUT</td>
</tr>
<tr>
<td>15.178</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C29[1][A]</td>
<td>sha/m1/c1/a_new_14_s0/CIN</td>
</tr>
<tr>
<td>15.213</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C29[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_14_s0/COUT</td>
</tr>
<tr>
<td>15.213</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C29[1][B]</td>
<td>sha/m1/c1/a_new_15_s0/CIN</td>
</tr>
<tr>
<td>15.249</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C29[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_15_s0/COUT</td>
</tr>
<tr>
<td>15.249</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C29[2][A]</td>
<td>sha/m1/c1/a_new_16_s0/CIN</td>
</tr>
<tr>
<td>15.284</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C29[2][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_16_s0/COUT</td>
</tr>
<tr>
<td>15.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C29[2][B]</td>
<td>sha/m1/c1/a_new_17_s0/CIN</td>
</tr>
<tr>
<td>15.754</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C29[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_17_s0/SUM</td>
</tr>
<tr>
<td>16.167</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C26[3][A]</td>
<td>sha/m1/n3863_s3/I0</td>
</tr>
<tr>
<td>16.620</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C26[3][A]</td>
<td style=" background: #97FFFF;">sha/m1/n3863_s3/F</td>
</tr>
<tr>
<td>17.260</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C25[1][B]</td>
<td>sha/m1/n3863_s4/I1</td>
</tr>
<tr>
<td>17.631</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C25[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/n3863_s4/F</td>
</tr>
<tr>
<td>17.631</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C25[1][B]</td>
<td style=" font-weight:bold;">sha/m1/a_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C25[1][B]</td>
<td>sha/m1/a_17_s0/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C25[1][B]</td>
<td>sha/m1/a_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.646, 48.593%; route: 7.857, 49.933%; tC2Q: 0.232, 1.474%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.740</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.601</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>sha/m1/iter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sha/m1/a_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C25[0][A]</td>
<td>sha/m1/iter_1_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>129</td>
<td>R42C25[0][A]</td>
<td style=" font-weight:bold;">sha/m1/iter_1_s0/Q</td>
</tr>
<tr>
<td>3.302</td>
<td>1.174</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C38[3][A]</td>
<td>sha/m1/c1/n2313_s188/I1</td>
</tr>
<tr>
<td>3.857</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R39C38[3][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2313_s188/F</td>
</tr>
<tr>
<td>4.548</td>
<td>0.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C41[1][A]</td>
<td>sha/m1/c1/n2340_s180/I0</td>
</tr>
<tr>
<td>4.919</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C41[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2340_s180/F</td>
</tr>
<tr>
<td>4.923</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C41[0][B]</td>
<td>sha/m1/c1/n2340_s179/I0</td>
</tr>
<tr>
<td>5.294</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C41[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2340_s179/F</td>
</tr>
<tr>
<td>5.707</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C41[3][B]</td>
<td>sha/m1/c1/n2340_s176/I2</td>
</tr>
<tr>
<td>6.078</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C41[3][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2340_s176/F</td>
</tr>
<tr>
<td>6.977</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C39[1][A]</td>
<td>sha/m1/c1/temp1_2_s0/I1</td>
</tr>
<tr>
<td>7.348</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C39[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_2_s0/COUT</td>
</tr>
<tr>
<td>7.348</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C39[1][B]</td>
<td>sha/m1/c1/temp1_3_s0/CIN</td>
</tr>
<tr>
<td>7.818</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C39[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_3_s0/SUM</td>
</tr>
<tr>
<td>8.717</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[1][B]</td>
<td>sha/m1/c1/temp1_3_s1/I1</td>
</tr>
<tr>
<td>9.088</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_3_s1/COUT</td>
</tr>
<tr>
<td>9.088</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[2][A]</td>
<td>sha/m1/c1/temp1_4_s1/CIN</td>
</tr>
<tr>
<td>9.123</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[2][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_4_s1/COUT</td>
</tr>
<tr>
<td>9.123</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[2][B]</td>
<td>sha/m1/c1/temp1_5_s1/CIN</td>
</tr>
<tr>
<td>9.593</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_5_s1/SUM</td>
</tr>
<tr>
<td>10.568</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[2][B]</td>
<td>sha/m1/c1/temp1_5_s2/I0</td>
</tr>
<tr>
<td>11.138</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C33[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_5_s2/COUT</td>
</tr>
<tr>
<td>11.138</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R39C34[0][A]</td>
<td>sha/m1/c1/temp1_6_s2/CIN</td>
</tr>
<tr>
<td>11.173</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C34[0][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_6_s2/COUT</td>
</tr>
<tr>
<td>11.173</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[0][B]</td>
<td>sha/m1/c1/temp1_7_s2/CIN</td>
</tr>
<tr>
<td>11.643</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C34[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_7_s2/SUM</td>
</tr>
<tr>
<td>12.453</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R41C32[0][B]</td>
<td>sha/m1/c1/a_new_7_s/I0</td>
</tr>
<tr>
<td>13.023</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C32[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_7_s/COUT</td>
</tr>
<tr>
<td>13.023</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C32[1][A]</td>
<td>sha/m1/c1/a_new_8_s/CIN</td>
</tr>
<tr>
<td>13.493</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C32[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_8_s/SUM</td>
</tr>
<tr>
<td>14.432</td>
<td>0.939</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C28[1][A]</td>
<td>sha/m1/c1/a_new_8_s0/I0</td>
</tr>
<tr>
<td>15.002</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C28[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_8_s0/COUT</td>
</tr>
<tr>
<td>15.002</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R38C28[1][B]</td>
<td>sha/m1/c1/a_new_9_s0/CIN</td>
</tr>
<tr>
<td>15.037</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C28[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_9_s0/COUT</td>
</tr>
<tr>
<td>15.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C28[2][A]</td>
<td>sha/m1/c1/a_new_10_s0/CIN</td>
</tr>
<tr>
<td>15.073</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C28[2][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_10_s0/COUT</td>
</tr>
<tr>
<td>15.073</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C28[2][B]</td>
<td>sha/m1/c1/a_new_11_s0/CIN</td>
</tr>
<tr>
<td>15.108</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C28[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_11_s0/COUT</td>
</tr>
<tr>
<td>15.108</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C29[0][A]</td>
<td>sha/m1/c1/a_new_12_s0/CIN</td>
</tr>
<tr>
<td>15.143</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C29[0][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_12_s0/COUT</td>
</tr>
<tr>
<td>15.143</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C29[0][B]</td>
<td>sha/m1/c1/a_new_13_s0/CIN</td>
</tr>
<tr>
<td>15.178</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C29[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_13_s0/COUT</td>
</tr>
<tr>
<td>15.178</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C29[1][A]</td>
<td>sha/m1/c1/a_new_14_s0/CIN</td>
</tr>
<tr>
<td>15.213</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C29[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_14_s0/COUT</td>
</tr>
<tr>
<td>15.213</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C29[1][B]</td>
<td>sha/m1/c1/a_new_15_s0/CIN</td>
</tr>
<tr>
<td>15.249</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C29[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_15_s0/COUT</td>
</tr>
<tr>
<td>15.249</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C29[2][A]</td>
<td>sha/m1/c1/a_new_16_s0/CIN</td>
</tr>
<tr>
<td>15.284</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C29[2][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_16_s0/COUT</td>
</tr>
<tr>
<td>15.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C29[2][B]</td>
<td>sha/m1/c1/a_new_17_s0/CIN</td>
</tr>
<tr>
<td>15.319</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C29[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_17_s0/COUT</td>
</tr>
<tr>
<td>15.319</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C30[0][A]</td>
<td>sha/m1/c1/a_new_18_s0/CIN</td>
</tr>
<tr>
<td>15.354</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C30[0][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_18_s0/COUT</td>
</tr>
<tr>
<td>15.354</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C30[0][B]</td>
<td>sha/m1/c1/a_new_19_s0/CIN</td>
</tr>
<tr>
<td>15.389</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C30[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_19_s0/COUT</td>
</tr>
<tr>
<td>15.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C30[1][A]</td>
<td>sha/m1/c1/a_new_20_s0/CIN</td>
</tr>
<tr>
<td>15.859</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C30[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_20_s0/SUM</td>
</tr>
<tr>
<td>16.272</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C29[3][B]</td>
<td>sha/m1/n3860_s3/I0</td>
</tr>
<tr>
<td>16.725</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C29[3][B]</td>
<td style=" background: #97FFFF;">sha/m1/n3860_s3/F</td>
</tr>
<tr>
<td>17.139</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C27[2][A]</td>
<td>sha/m1/n3860_s4/I1</td>
</tr>
<tr>
<td>17.601</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C27[2][A]</td>
<td style=" background: #97FFFF;">sha/m1/n3860_s4/F</td>
</tr>
<tr>
<td>17.601</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C27[2][A]</td>
<td style=" font-weight:bold;">sha/m1/a_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C27[2][A]</td>
<td>sha/m1/a_20_s0/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C27[2][A]</td>
<td>sha/m1/a_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.843, 49.937%; route: 7.630, 48.585%; tC2Q: 0.232, 1.477%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.587</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.447</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>sha/m1/iter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sha/m1/a_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C25[0][A]</td>
<td>sha/m1/iter_1_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>129</td>
<td>R42C25[0][A]</td>
<td style=" font-weight:bold;">sha/m1/iter_1_s0/Q</td>
</tr>
<tr>
<td>3.302</td>
<td>1.174</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C38[3][A]</td>
<td>sha/m1/c1/n2313_s188/I1</td>
</tr>
<tr>
<td>3.857</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R39C38[3][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2313_s188/F</td>
</tr>
<tr>
<td>4.548</td>
<td>0.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C41[1][A]</td>
<td>sha/m1/c1/n2340_s180/I0</td>
</tr>
<tr>
<td>4.919</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C41[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2340_s180/F</td>
</tr>
<tr>
<td>4.923</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C41[0][B]</td>
<td>sha/m1/c1/n2340_s179/I0</td>
</tr>
<tr>
<td>5.294</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C41[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2340_s179/F</td>
</tr>
<tr>
<td>5.707</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C41[3][B]</td>
<td>sha/m1/c1/n2340_s176/I2</td>
</tr>
<tr>
<td>6.078</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C41[3][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2340_s176/F</td>
</tr>
<tr>
<td>6.977</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C39[1][A]</td>
<td>sha/m1/c1/temp1_2_s0/I1</td>
</tr>
<tr>
<td>7.348</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C39[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_2_s0/COUT</td>
</tr>
<tr>
<td>7.348</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C39[1][B]</td>
<td>sha/m1/c1/temp1_3_s0/CIN</td>
</tr>
<tr>
<td>7.818</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C39[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_3_s0/SUM</td>
</tr>
<tr>
<td>8.717</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[1][B]</td>
<td>sha/m1/c1/temp1_3_s1/I1</td>
</tr>
<tr>
<td>9.088</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_3_s1/COUT</td>
</tr>
<tr>
<td>9.088</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[2][A]</td>
<td>sha/m1/c1/temp1_4_s1/CIN</td>
</tr>
<tr>
<td>9.123</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[2][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_4_s1/COUT</td>
</tr>
<tr>
<td>9.123</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[2][B]</td>
<td>sha/m1/c1/temp1_5_s1/CIN</td>
</tr>
<tr>
<td>9.593</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_5_s1/SUM</td>
</tr>
<tr>
<td>10.568</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[2][B]</td>
<td>sha/m1/c1/temp1_5_s2/I0</td>
</tr>
<tr>
<td>11.138</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C33[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_5_s2/COUT</td>
</tr>
<tr>
<td>11.138</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R39C34[0][A]</td>
<td>sha/m1/c1/temp1_6_s2/CIN</td>
</tr>
<tr>
<td>11.173</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C34[0][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_6_s2/COUT</td>
</tr>
<tr>
<td>11.173</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[0][B]</td>
<td>sha/m1/c1/temp1_7_s2/CIN</td>
</tr>
<tr>
<td>11.643</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C34[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_7_s2/SUM</td>
</tr>
<tr>
<td>12.453</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R41C32[0][B]</td>
<td>sha/m1/c1/a_new_7_s/I0</td>
</tr>
<tr>
<td>13.023</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C32[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_7_s/COUT</td>
</tr>
<tr>
<td>13.023</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C32[1][A]</td>
<td>sha/m1/c1/a_new_8_s/CIN</td>
</tr>
<tr>
<td>13.493</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C32[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_8_s/SUM</td>
</tr>
<tr>
<td>14.432</td>
<td>0.939</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C28[1][A]</td>
<td>sha/m1/c1/a_new_8_s0/I0</td>
</tr>
<tr>
<td>15.002</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C28[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_8_s0/COUT</td>
</tr>
<tr>
<td>15.002</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R38C28[1][B]</td>
<td>sha/m1/c1/a_new_9_s0/CIN</td>
</tr>
<tr>
<td>15.037</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C28[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_9_s0/COUT</td>
</tr>
<tr>
<td>15.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C28[2][A]</td>
<td>sha/m1/c1/a_new_10_s0/CIN</td>
</tr>
<tr>
<td>15.073</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C28[2][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_10_s0/COUT</td>
</tr>
<tr>
<td>15.073</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C28[2][B]</td>
<td>sha/m1/c1/a_new_11_s0/CIN</td>
</tr>
<tr>
<td>15.108</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C28[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_11_s0/COUT</td>
</tr>
<tr>
<td>15.108</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C29[0][A]</td>
<td>sha/m1/c1/a_new_12_s0/CIN</td>
</tr>
<tr>
<td>15.143</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C29[0][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_12_s0/COUT</td>
</tr>
<tr>
<td>15.143</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C29[0][B]</td>
<td>sha/m1/c1/a_new_13_s0/CIN</td>
</tr>
<tr>
<td>15.178</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C29[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_13_s0/COUT</td>
</tr>
<tr>
<td>15.178</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C29[1][A]</td>
<td>sha/m1/c1/a_new_14_s0/CIN</td>
</tr>
<tr>
<td>15.213</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C29[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_14_s0/COUT</td>
</tr>
<tr>
<td>15.213</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C29[1][B]</td>
<td>sha/m1/c1/a_new_15_s0/CIN</td>
</tr>
<tr>
<td>15.249</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C29[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_15_s0/COUT</td>
</tr>
<tr>
<td>15.249</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C29[2][A]</td>
<td>sha/m1/c1/a_new_16_s0/CIN</td>
</tr>
<tr>
<td>15.284</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C29[2][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_16_s0/COUT</td>
</tr>
<tr>
<td>15.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C29[2][B]</td>
<td>sha/m1/c1/a_new_17_s0/CIN</td>
</tr>
<tr>
<td>15.319</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C29[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_17_s0/COUT</td>
</tr>
<tr>
<td>15.319</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C30[0][A]</td>
<td>sha/m1/c1/a_new_18_s0/CIN</td>
</tr>
<tr>
<td>15.354</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C30[0][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_18_s0/COUT</td>
</tr>
<tr>
<td>15.354</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C30[0][B]</td>
<td>sha/m1/c1/a_new_19_s0/CIN</td>
</tr>
<tr>
<td>15.389</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C30[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_19_s0/COUT</td>
</tr>
<tr>
<td>15.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C30[1][A]</td>
<td>sha/m1/c1/a_new_20_s0/CIN</td>
</tr>
<tr>
<td>15.425</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C30[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_20_s0/COUT</td>
</tr>
<tr>
<td>15.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C30[1][B]</td>
<td>sha/m1/c1/a_new_21_s0/CIN</td>
</tr>
<tr>
<td>15.460</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C30[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_21_s0/COUT</td>
</tr>
<tr>
<td>15.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C30[2][A]</td>
<td>sha/m1/c1/a_new_22_s0/CIN</td>
</tr>
<tr>
<td>15.495</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C30[2][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_22_s0/COUT</td>
</tr>
<tr>
<td>15.495</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C30[2][B]</td>
<td>sha/m1/c1/a_new_23_s0/CIN</td>
</tr>
<tr>
<td>15.965</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C30[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_23_s0/SUM</td>
</tr>
<tr>
<td>16.135</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C29[3][B]</td>
<td>sha/m1/n3857_s3/I0</td>
</tr>
<tr>
<td>16.588</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C29[3][B]</td>
<td style=" background: #97FFFF;">sha/m1/n3857_s3/F</td>
</tr>
<tr>
<td>16.985</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C29[2][A]</td>
<td>sha/m1/n3857_s4/I1</td>
</tr>
<tr>
<td>17.447</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C29[2][A]</td>
<td style=" background: #97FFFF;">sha/m1/n3857_s4/F</td>
</tr>
<tr>
<td>17.447</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C29[2][A]</td>
<td style=" font-weight:bold;">sha/m1/a_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C29[2][A]</td>
<td>sha/m1/a_23_s0/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C29[2][A]</td>
<td>sha/m1/a_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.948, 51.109%; route: 7.371, 47.399%; tC2Q: 0.232, 1.492%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.416</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>sha/m1/iter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sha/m1/a_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C25[0][A]</td>
<td>sha/m1/iter_1_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>129</td>
<td>R42C25[0][A]</td>
<td style=" font-weight:bold;">sha/m1/iter_1_s0/Q</td>
</tr>
<tr>
<td>3.302</td>
<td>1.174</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C38[3][A]</td>
<td>sha/m1/c1/n2313_s188/I1</td>
</tr>
<tr>
<td>3.857</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R39C38[3][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2313_s188/F</td>
</tr>
<tr>
<td>4.548</td>
<td>0.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C41[1][A]</td>
<td>sha/m1/c1/n2340_s180/I0</td>
</tr>
<tr>
<td>4.919</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C41[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2340_s180/F</td>
</tr>
<tr>
<td>4.923</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C41[0][B]</td>
<td>sha/m1/c1/n2340_s179/I0</td>
</tr>
<tr>
<td>5.294</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C41[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2340_s179/F</td>
</tr>
<tr>
<td>5.707</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C41[3][B]</td>
<td>sha/m1/c1/n2340_s176/I2</td>
</tr>
<tr>
<td>6.078</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C41[3][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2340_s176/F</td>
</tr>
<tr>
<td>6.977</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C39[1][A]</td>
<td>sha/m1/c1/temp1_2_s0/I1</td>
</tr>
<tr>
<td>7.348</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C39[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_2_s0/COUT</td>
</tr>
<tr>
<td>7.348</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C39[1][B]</td>
<td>sha/m1/c1/temp1_3_s0/CIN</td>
</tr>
<tr>
<td>7.818</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C39[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_3_s0/SUM</td>
</tr>
<tr>
<td>8.717</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[1][B]</td>
<td>sha/m1/c1/temp1_3_s1/I1</td>
</tr>
<tr>
<td>9.088</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_3_s1/COUT</td>
</tr>
<tr>
<td>9.088</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[2][A]</td>
<td>sha/m1/c1/temp1_4_s1/CIN</td>
</tr>
<tr>
<td>9.123</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[2][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_4_s1/COUT</td>
</tr>
<tr>
<td>9.123</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[2][B]</td>
<td>sha/m1/c1/temp1_5_s1/CIN</td>
</tr>
<tr>
<td>9.593</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_5_s1/SUM</td>
</tr>
<tr>
<td>10.568</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[2][B]</td>
<td>sha/m1/c1/temp1_5_s2/I0</td>
</tr>
<tr>
<td>11.138</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C33[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_5_s2/COUT</td>
</tr>
<tr>
<td>11.138</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R39C34[0][A]</td>
<td>sha/m1/c1/temp1_6_s2/CIN</td>
</tr>
<tr>
<td>11.173</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C34[0][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_6_s2/COUT</td>
</tr>
<tr>
<td>11.173</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[0][B]</td>
<td>sha/m1/c1/temp1_7_s2/CIN</td>
</tr>
<tr>
<td>11.643</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C34[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_7_s2/SUM</td>
</tr>
<tr>
<td>12.453</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R41C32[0][B]</td>
<td>sha/m1/c1/a_new_7_s/I0</td>
</tr>
<tr>
<td>13.023</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C32[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_7_s/COUT</td>
</tr>
<tr>
<td>13.023</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C32[1][A]</td>
<td>sha/m1/c1/a_new_8_s/CIN</td>
</tr>
<tr>
<td>13.493</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C32[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_8_s/SUM</td>
</tr>
<tr>
<td>14.432</td>
<td>0.939</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C28[1][A]</td>
<td>sha/m1/c1/a_new_8_s0/I0</td>
</tr>
<tr>
<td>15.002</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C28[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_8_s0/COUT</td>
</tr>
<tr>
<td>15.002</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R38C28[1][B]</td>
<td>sha/m1/c1/a_new_9_s0/CIN</td>
</tr>
<tr>
<td>15.037</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C28[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_9_s0/COUT</td>
</tr>
<tr>
<td>15.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C28[2][A]</td>
<td>sha/m1/c1/a_new_10_s0/CIN</td>
</tr>
<tr>
<td>15.073</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C28[2][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_10_s0/COUT</td>
</tr>
<tr>
<td>15.073</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C28[2][B]</td>
<td>sha/m1/c1/a_new_11_s0/CIN</td>
</tr>
<tr>
<td>15.108</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C28[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_11_s0/COUT</td>
</tr>
<tr>
<td>15.108</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C29[0][A]</td>
<td>sha/m1/c1/a_new_12_s0/CIN</td>
</tr>
<tr>
<td>15.143</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C29[0][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_12_s0/COUT</td>
</tr>
<tr>
<td>15.143</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C29[0][B]</td>
<td>sha/m1/c1/a_new_13_s0/CIN</td>
</tr>
<tr>
<td>15.178</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C29[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_13_s0/COUT</td>
</tr>
<tr>
<td>15.178</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C29[1][A]</td>
<td>sha/m1/c1/a_new_14_s0/CIN</td>
</tr>
<tr>
<td>15.213</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C29[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_14_s0/COUT</td>
</tr>
<tr>
<td>15.213</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C29[1][B]</td>
<td>sha/m1/c1/a_new_15_s0/CIN</td>
</tr>
<tr>
<td>15.249</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C29[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_15_s0/COUT</td>
</tr>
<tr>
<td>15.249</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C29[2][A]</td>
<td>sha/m1/c1/a_new_16_s0/CIN</td>
</tr>
<tr>
<td>15.284</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C29[2][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_16_s0/COUT</td>
</tr>
<tr>
<td>15.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C29[2][B]</td>
<td>sha/m1/c1/a_new_17_s0/CIN</td>
</tr>
<tr>
<td>15.319</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C29[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_17_s0/COUT</td>
</tr>
<tr>
<td>15.319</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C30[0][A]</td>
<td>sha/m1/c1/a_new_18_s0/CIN</td>
</tr>
<tr>
<td>15.354</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C30[0][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_18_s0/COUT</td>
</tr>
<tr>
<td>15.354</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C30[0][B]</td>
<td>sha/m1/c1/a_new_19_s0/CIN</td>
</tr>
<tr>
<td>15.389</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C30[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_19_s0/COUT</td>
</tr>
<tr>
<td>15.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C30[1][A]</td>
<td>sha/m1/c1/a_new_20_s0/CIN</td>
</tr>
<tr>
<td>15.425</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C30[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_20_s0/COUT</td>
</tr>
<tr>
<td>15.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C30[1][B]</td>
<td>sha/m1/c1/a_new_21_s0/CIN</td>
</tr>
<tr>
<td>15.895</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C30[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_21_s0/SUM</td>
</tr>
<tr>
<td>16.413</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C24[2][B]</td>
<td>sha/m1/n3859_s3/I0</td>
</tr>
<tr>
<td>16.784</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C24[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/n3859_s3/F</td>
</tr>
<tr>
<td>16.954</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C24[1][A]</td>
<td>sha/m1/n3859_s4/I1</td>
</tr>
<tr>
<td>17.416</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C24[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/n3859_s4/F</td>
</tr>
<tr>
<td>17.416</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C24[1][A]</td>
<td style=" font-weight:bold;">sha/m1/a_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C24[1][A]</td>
<td>sha/m1/a_21_s0/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C24[1][A]</td>
<td>sha/m1/a_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.796, 50.230%; route: 7.492, 48.275%; tC2Q: 0.232, 1.495%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.548</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.408</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>sha/m1/iter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sha/m1/a_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C25[0][A]</td>
<td>sha/m1/iter_1_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>129</td>
<td>R42C25[0][A]</td>
<td style=" font-weight:bold;">sha/m1/iter_1_s0/Q</td>
</tr>
<tr>
<td>3.302</td>
<td>1.174</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C38[3][A]</td>
<td>sha/m1/c1/n2313_s188/I1</td>
</tr>
<tr>
<td>3.857</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R39C38[3][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2313_s188/F</td>
</tr>
<tr>
<td>4.548</td>
<td>0.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C41[1][A]</td>
<td>sha/m1/c1/n2340_s180/I0</td>
</tr>
<tr>
<td>4.919</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C41[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2340_s180/F</td>
</tr>
<tr>
<td>4.923</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C41[0][B]</td>
<td>sha/m1/c1/n2340_s179/I0</td>
</tr>
<tr>
<td>5.294</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C41[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2340_s179/F</td>
</tr>
<tr>
<td>5.707</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C41[3][B]</td>
<td>sha/m1/c1/n2340_s176/I2</td>
</tr>
<tr>
<td>6.078</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C41[3][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2340_s176/F</td>
</tr>
<tr>
<td>6.977</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C39[1][A]</td>
<td>sha/m1/c1/temp1_2_s0/I1</td>
</tr>
<tr>
<td>7.348</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C39[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_2_s0/COUT</td>
</tr>
<tr>
<td>7.348</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C39[1][B]</td>
<td>sha/m1/c1/temp1_3_s0/CIN</td>
</tr>
<tr>
<td>7.818</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C39[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_3_s0/SUM</td>
</tr>
<tr>
<td>8.717</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[1][B]</td>
<td>sha/m1/c1/temp1_3_s1/I1</td>
</tr>
<tr>
<td>9.088</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_3_s1/COUT</td>
</tr>
<tr>
<td>9.088</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[2][A]</td>
<td>sha/m1/c1/temp1_4_s1/CIN</td>
</tr>
<tr>
<td>9.123</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[2][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_4_s1/COUT</td>
</tr>
<tr>
<td>9.123</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[2][B]</td>
<td>sha/m1/c1/temp1_5_s1/CIN</td>
</tr>
<tr>
<td>9.593</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_5_s1/SUM</td>
</tr>
<tr>
<td>10.568</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[2][B]</td>
<td>sha/m1/c1/temp1_5_s2/I0</td>
</tr>
<tr>
<td>11.138</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C33[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_5_s2/COUT</td>
</tr>
<tr>
<td>11.138</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R39C34[0][A]</td>
<td>sha/m1/c1/temp1_6_s2/CIN</td>
</tr>
<tr>
<td>11.173</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C34[0][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_6_s2/COUT</td>
</tr>
<tr>
<td>11.173</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[0][B]</td>
<td>sha/m1/c1/temp1_7_s2/CIN</td>
</tr>
<tr>
<td>11.643</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C34[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_7_s2/SUM</td>
</tr>
<tr>
<td>12.453</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R41C32[0][B]</td>
<td>sha/m1/c1/a_new_7_s/I0</td>
</tr>
<tr>
<td>13.023</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C32[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_7_s/COUT</td>
</tr>
<tr>
<td>13.023</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C32[1][A]</td>
<td>sha/m1/c1/a_new_8_s/CIN</td>
</tr>
<tr>
<td>13.493</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C32[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_8_s/SUM</td>
</tr>
<tr>
<td>14.432</td>
<td>0.939</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C28[1][A]</td>
<td>sha/m1/c1/a_new_8_s0/I0</td>
</tr>
<tr>
<td>15.002</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C28[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_8_s0/COUT</td>
</tr>
<tr>
<td>15.002</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R38C28[1][B]</td>
<td>sha/m1/c1/a_new_9_s0/CIN</td>
</tr>
<tr>
<td>15.037</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C28[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_9_s0/COUT</td>
</tr>
<tr>
<td>15.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C28[2][A]</td>
<td>sha/m1/c1/a_new_10_s0/CIN</td>
</tr>
<tr>
<td>15.073</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C28[2][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_10_s0/COUT</td>
</tr>
<tr>
<td>15.073</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C28[2][B]</td>
<td>sha/m1/c1/a_new_11_s0/CIN</td>
</tr>
<tr>
<td>15.108</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C28[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_11_s0/COUT</td>
</tr>
<tr>
<td>15.108</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C29[0][A]</td>
<td>sha/m1/c1/a_new_12_s0/CIN</td>
</tr>
<tr>
<td>15.143</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C29[0][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_12_s0/COUT</td>
</tr>
<tr>
<td>15.143</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C29[0][B]</td>
<td>sha/m1/c1/a_new_13_s0/CIN</td>
</tr>
<tr>
<td>15.178</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C29[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_13_s0/COUT</td>
</tr>
<tr>
<td>15.178</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C29[1][A]</td>
<td>sha/m1/c1/a_new_14_s0/CIN</td>
</tr>
<tr>
<td>15.648</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C29[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_14_s0/SUM</td>
</tr>
<tr>
<td>16.316</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C23[0][A]</td>
<td>sha/m1/n3866_s3/I0</td>
</tr>
<tr>
<td>16.865</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C23[0][A]</td>
<td style=" background: #97FFFF;">sha/m1/n3866_s3/F</td>
</tr>
<tr>
<td>17.037</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C23[2][A]</td>
<td>sha/m1/n3866_s4/I1</td>
</tr>
<tr>
<td>17.408</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C23[2][A]</td>
<td style=" background: #97FFFF;">sha/m1/n3866_s4/F</td>
</tr>
<tr>
<td>17.408</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C23[2][A]</td>
<td style=" font-weight:bold;">sha/m1/a_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C23[2][A]</td>
<td>sha/m1/a_14_s0/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C23[2][A]</td>
<td>sha/m1/a_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.636, 49.227%; route: 7.644, 49.278%; tC2Q: 0.232, 1.496%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.547</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.408</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>sha/m1/iter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sha/m1/a_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C25[0][A]</td>
<td>sha/m1/iter_1_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>129</td>
<td>R42C25[0][A]</td>
<td style=" font-weight:bold;">sha/m1/iter_1_s0/Q</td>
</tr>
<tr>
<td>3.302</td>
<td>1.174</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C38[3][A]</td>
<td>sha/m1/c1/n2313_s188/I1</td>
</tr>
<tr>
<td>3.857</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R39C38[3][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2313_s188/F</td>
</tr>
<tr>
<td>4.548</td>
<td>0.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C41[1][A]</td>
<td>sha/m1/c1/n2340_s180/I0</td>
</tr>
<tr>
<td>4.919</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C41[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2340_s180/F</td>
</tr>
<tr>
<td>4.923</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C41[0][B]</td>
<td>sha/m1/c1/n2340_s179/I0</td>
</tr>
<tr>
<td>5.294</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C41[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2340_s179/F</td>
</tr>
<tr>
<td>5.707</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C41[3][B]</td>
<td>sha/m1/c1/n2340_s176/I2</td>
</tr>
<tr>
<td>6.078</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C41[3][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2340_s176/F</td>
</tr>
<tr>
<td>6.977</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C39[1][A]</td>
<td>sha/m1/c1/temp1_2_s0/I1</td>
</tr>
<tr>
<td>7.348</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C39[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_2_s0/COUT</td>
</tr>
<tr>
<td>7.348</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C39[1][B]</td>
<td>sha/m1/c1/temp1_3_s0/CIN</td>
</tr>
<tr>
<td>7.818</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C39[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_3_s0/SUM</td>
</tr>
<tr>
<td>8.717</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[1][B]</td>
<td>sha/m1/c1/temp1_3_s1/I1</td>
</tr>
<tr>
<td>9.088</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_3_s1/COUT</td>
</tr>
<tr>
<td>9.088</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[2][A]</td>
<td>sha/m1/c1/temp1_4_s1/CIN</td>
</tr>
<tr>
<td>9.123</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[2][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_4_s1/COUT</td>
</tr>
<tr>
<td>9.123</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[2][B]</td>
<td>sha/m1/c1/temp1_5_s1/CIN</td>
</tr>
<tr>
<td>9.593</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_5_s1/SUM</td>
</tr>
<tr>
<td>10.568</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[2][B]</td>
<td>sha/m1/c1/temp1_5_s2/I0</td>
</tr>
<tr>
<td>11.138</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C33[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_5_s2/COUT</td>
</tr>
<tr>
<td>11.138</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R39C34[0][A]</td>
<td>sha/m1/c1/temp1_6_s2/CIN</td>
</tr>
<tr>
<td>11.173</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C34[0][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_6_s2/COUT</td>
</tr>
<tr>
<td>11.173</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[0][B]</td>
<td>sha/m1/c1/temp1_7_s2/CIN</td>
</tr>
<tr>
<td>11.643</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C34[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_7_s2/SUM</td>
</tr>
<tr>
<td>12.453</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R41C32[0][B]</td>
<td>sha/m1/c1/a_new_7_s/I0</td>
</tr>
<tr>
<td>13.023</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C32[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_7_s/COUT</td>
</tr>
<tr>
<td>13.023</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C32[1][A]</td>
<td>sha/m1/c1/a_new_8_s/CIN</td>
</tr>
<tr>
<td>13.493</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C32[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_8_s/SUM</td>
</tr>
<tr>
<td>14.432</td>
<td>0.939</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C28[1][A]</td>
<td>sha/m1/c1/a_new_8_s0/I0</td>
</tr>
<tr>
<td>15.002</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C28[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_8_s0/COUT</td>
</tr>
<tr>
<td>15.002</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R38C28[1][B]</td>
<td>sha/m1/c1/a_new_9_s0/CIN</td>
</tr>
<tr>
<td>15.037</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C28[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_9_s0/COUT</td>
</tr>
<tr>
<td>15.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C28[2][A]</td>
<td>sha/m1/c1/a_new_10_s0/CIN</td>
</tr>
<tr>
<td>15.073</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C28[2][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_10_s0/COUT</td>
</tr>
<tr>
<td>15.073</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C28[2][B]</td>
<td>sha/m1/c1/a_new_11_s0/CIN</td>
</tr>
<tr>
<td>15.108</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C28[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_11_s0/COUT</td>
</tr>
<tr>
<td>15.108</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C29[0][A]</td>
<td>sha/m1/c1/a_new_12_s0/CIN</td>
</tr>
<tr>
<td>15.143</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C29[0][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_12_s0/COUT</td>
</tr>
<tr>
<td>15.143</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C29[0][B]</td>
<td>sha/m1/c1/a_new_13_s0/CIN</td>
</tr>
<tr>
<td>15.613</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C29[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_13_s0/SUM</td>
</tr>
<tr>
<td>16.269</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C26[3][B]</td>
<td>sha/m1/n3867_s3/I0</td>
</tr>
<tr>
<td>16.640</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C26[3][B]</td>
<td style=" background: #97FFFF;">sha/m1/n3867_s3/F</td>
</tr>
<tr>
<td>17.037</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C26[0][A]</td>
<td>sha/m1/n3867_s4/I1</td>
</tr>
<tr>
<td>17.408</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C26[0][A]</td>
<td style=" background: #97FFFF;">sha/m1/n3867_s4/F</td>
</tr>
<tr>
<td>17.408</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C26[0][A]</td>
<td style=" font-weight:bold;">sha/m1/a_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C26[0][A]</td>
<td>sha/m1/a_13_s0/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C26[0][A]</td>
<td>sha/m1/a_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.423, 47.855%; route: 7.857, 50.650%; tC2Q: 0.232, 1.496%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.545</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.406</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>sha/m1/iter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sha/m1/a_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C25[0][A]</td>
<td>sha/m1/iter_1_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>129</td>
<td>R42C25[0][A]</td>
<td style=" font-weight:bold;">sha/m1/iter_1_s0/Q</td>
</tr>
<tr>
<td>3.302</td>
<td>1.174</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C38[3][A]</td>
<td>sha/m1/c1/n2313_s188/I1</td>
</tr>
<tr>
<td>3.857</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R39C38[3][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2313_s188/F</td>
</tr>
<tr>
<td>4.548</td>
<td>0.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C41[1][A]</td>
<td>sha/m1/c1/n2340_s180/I0</td>
</tr>
<tr>
<td>4.919</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C41[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2340_s180/F</td>
</tr>
<tr>
<td>4.923</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C41[0][B]</td>
<td>sha/m1/c1/n2340_s179/I0</td>
</tr>
<tr>
<td>5.294</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C41[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2340_s179/F</td>
</tr>
<tr>
<td>5.707</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C41[3][B]</td>
<td>sha/m1/c1/n2340_s176/I2</td>
</tr>
<tr>
<td>6.078</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C41[3][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2340_s176/F</td>
</tr>
<tr>
<td>6.977</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C39[1][A]</td>
<td>sha/m1/c1/temp1_2_s0/I1</td>
</tr>
<tr>
<td>7.348</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C39[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_2_s0/COUT</td>
</tr>
<tr>
<td>7.348</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C39[1][B]</td>
<td>sha/m1/c1/temp1_3_s0/CIN</td>
</tr>
<tr>
<td>7.818</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C39[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_3_s0/SUM</td>
</tr>
<tr>
<td>8.717</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[1][B]</td>
<td>sha/m1/c1/temp1_3_s1/I1</td>
</tr>
<tr>
<td>9.088</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_3_s1/COUT</td>
</tr>
<tr>
<td>9.088</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[2][A]</td>
<td>sha/m1/c1/temp1_4_s1/CIN</td>
</tr>
<tr>
<td>9.123</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[2][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_4_s1/COUT</td>
</tr>
<tr>
<td>9.123</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[2][B]</td>
<td>sha/m1/c1/temp1_5_s1/CIN</td>
</tr>
<tr>
<td>9.593</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_5_s1/SUM</td>
</tr>
<tr>
<td>10.568</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[2][B]</td>
<td>sha/m1/c1/temp1_5_s2/I0</td>
</tr>
<tr>
<td>11.138</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C33[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_5_s2/COUT</td>
</tr>
<tr>
<td>11.138</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R39C34[0][A]</td>
<td>sha/m1/c1/temp1_6_s2/CIN</td>
</tr>
<tr>
<td>11.173</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C34[0][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_6_s2/COUT</td>
</tr>
<tr>
<td>11.173</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[0][B]</td>
<td>sha/m1/c1/temp1_7_s2/CIN</td>
</tr>
<tr>
<td>11.643</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C34[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_7_s2/SUM</td>
</tr>
<tr>
<td>12.453</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R41C32[0][B]</td>
<td>sha/m1/c1/a_new_7_s/I0</td>
</tr>
<tr>
<td>13.023</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C32[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_7_s/COUT</td>
</tr>
<tr>
<td>13.023</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C32[1][A]</td>
<td>sha/m1/c1/a_new_8_s/CIN</td>
</tr>
<tr>
<td>13.493</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C32[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_8_s/SUM</td>
</tr>
<tr>
<td>14.432</td>
<td>0.939</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C28[1][A]</td>
<td>sha/m1/c1/a_new_8_s0/I0</td>
</tr>
<tr>
<td>15.002</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C28[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_8_s0/COUT</td>
</tr>
<tr>
<td>15.002</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R38C28[1][B]</td>
<td>sha/m1/c1/a_new_9_s0/CIN</td>
</tr>
<tr>
<td>15.037</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C28[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_9_s0/COUT</td>
</tr>
<tr>
<td>15.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C28[2][A]</td>
<td>sha/m1/c1/a_new_10_s0/CIN</td>
</tr>
<tr>
<td>15.073</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C28[2][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_10_s0/COUT</td>
</tr>
<tr>
<td>15.073</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C28[2][B]</td>
<td>sha/m1/c1/a_new_11_s0/CIN</td>
</tr>
<tr>
<td>15.108</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C28[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_11_s0/COUT</td>
</tr>
<tr>
<td>15.108</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C29[0][A]</td>
<td>sha/m1/c1/a_new_12_s0/CIN</td>
</tr>
<tr>
<td>15.143</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C29[0][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_12_s0/COUT</td>
</tr>
<tr>
<td>15.143</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C29[0][B]</td>
<td>sha/m1/c1/a_new_13_s0/CIN</td>
</tr>
<tr>
<td>15.178</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C29[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_13_s0/COUT</td>
</tr>
<tr>
<td>15.178</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C29[1][A]</td>
<td>sha/m1/c1/a_new_14_s0/CIN</td>
</tr>
<tr>
<td>15.213</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C29[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_14_s0/COUT</td>
</tr>
<tr>
<td>15.213</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C29[1][B]</td>
<td>sha/m1/c1/a_new_15_s0/CIN</td>
</tr>
<tr>
<td>15.249</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C29[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_15_s0/COUT</td>
</tr>
<tr>
<td>15.249</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C29[2][A]</td>
<td>sha/m1/c1/a_new_16_s0/CIN</td>
</tr>
<tr>
<td>15.719</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C29[2][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_16_s0/SUM</td>
</tr>
<tr>
<td>15.889</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C28[3][A]</td>
<td>sha/m1/n3864_s3/I0</td>
</tr>
<tr>
<td>16.444</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C28[3][A]</td>
<td style=" background: #97FFFF;">sha/m1/n3864_s3/F</td>
</tr>
<tr>
<td>16.857</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C28[0][A]</td>
<td>sha/m1/n3864_s4/I1</td>
</tr>
<tr>
<td>17.406</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C28[0][A]</td>
<td style=" background: #97FFFF;">sha/m1/n3864_s4/F</td>
</tr>
<tr>
<td>17.406</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C28[0][A]</td>
<td style=" font-weight:bold;">sha/m1/a_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C28[0][A]</td>
<td>sha/m1/a_16_s0/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C28[0][A]</td>
<td>sha/m1/a_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.891, 50.874%; route: 7.388, 47.630%; tC2Q: 0.232, 1.496%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.252</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>sha/m1/iter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sha/m1/a_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C25[0][A]</td>
<td>sha/m1/iter_1_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>129</td>
<td>R42C25[0][A]</td>
<td style=" font-weight:bold;">sha/m1/iter_1_s0/Q</td>
</tr>
<tr>
<td>3.302</td>
<td>1.174</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C38[3][A]</td>
<td>sha/m1/c1/n2313_s188/I1</td>
</tr>
<tr>
<td>3.857</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R39C38[3][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2313_s188/F</td>
</tr>
<tr>
<td>4.548</td>
<td>0.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C41[1][A]</td>
<td>sha/m1/c1/n2340_s180/I0</td>
</tr>
<tr>
<td>4.919</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C41[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2340_s180/F</td>
</tr>
<tr>
<td>4.923</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C41[0][B]</td>
<td>sha/m1/c1/n2340_s179/I0</td>
</tr>
<tr>
<td>5.294</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C41[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2340_s179/F</td>
</tr>
<tr>
<td>5.707</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C41[3][B]</td>
<td>sha/m1/c1/n2340_s176/I2</td>
</tr>
<tr>
<td>6.078</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C41[3][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2340_s176/F</td>
</tr>
<tr>
<td>6.977</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C39[1][A]</td>
<td>sha/m1/c1/temp1_2_s0/I1</td>
</tr>
<tr>
<td>7.348</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C39[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_2_s0/COUT</td>
</tr>
<tr>
<td>7.348</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C39[1][B]</td>
<td>sha/m1/c1/temp1_3_s0/CIN</td>
</tr>
<tr>
<td>7.818</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C39[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_3_s0/SUM</td>
</tr>
<tr>
<td>8.717</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[1][B]</td>
<td>sha/m1/c1/temp1_3_s1/I1</td>
</tr>
<tr>
<td>9.088</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_3_s1/COUT</td>
</tr>
<tr>
<td>9.088</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[2][A]</td>
<td>sha/m1/c1/temp1_4_s1/CIN</td>
</tr>
<tr>
<td>9.123</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[2][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_4_s1/COUT</td>
</tr>
<tr>
<td>9.123</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[2][B]</td>
<td>sha/m1/c1/temp1_5_s1/CIN</td>
</tr>
<tr>
<td>9.593</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_5_s1/SUM</td>
</tr>
<tr>
<td>10.568</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[2][B]</td>
<td>sha/m1/c1/temp1_5_s2/I0</td>
</tr>
<tr>
<td>11.138</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C33[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_5_s2/COUT</td>
</tr>
<tr>
<td>11.138</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R39C34[0][A]</td>
<td>sha/m1/c1/temp1_6_s2/CIN</td>
</tr>
<tr>
<td>11.173</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C34[0][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_6_s2/COUT</td>
</tr>
<tr>
<td>11.173</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[0][B]</td>
<td>sha/m1/c1/temp1_7_s2/CIN</td>
</tr>
<tr>
<td>11.643</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C34[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_7_s2/SUM</td>
</tr>
<tr>
<td>12.453</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R41C32[0][B]</td>
<td>sha/m1/c1/a_new_7_s/I0</td>
</tr>
<tr>
<td>13.023</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C32[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_7_s/COUT</td>
</tr>
<tr>
<td>13.023</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C32[1][A]</td>
<td>sha/m1/c1/a_new_8_s/CIN</td>
</tr>
<tr>
<td>13.493</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C32[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_8_s/SUM</td>
</tr>
<tr>
<td>14.432</td>
<td>0.939</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C28[1][A]</td>
<td>sha/m1/c1/a_new_8_s0/I0</td>
</tr>
<tr>
<td>15.002</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C28[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_8_s0/COUT</td>
</tr>
<tr>
<td>15.002</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R38C28[1][B]</td>
<td>sha/m1/c1/a_new_9_s0/CIN</td>
</tr>
<tr>
<td>15.037</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C28[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_9_s0/COUT</td>
</tr>
<tr>
<td>15.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C28[2][A]</td>
<td>sha/m1/c1/a_new_10_s0/CIN</td>
</tr>
<tr>
<td>15.073</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C28[2][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_10_s0/COUT</td>
</tr>
<tr>
<td>15.073</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C28[2][B]</td>
<td>sha/m1/c1/a_new_11_s0/CIN</td>
</tr>
<tr>
<td>15.108</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C28[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_11_s0/COUT</td>
</tr>
<tr>
<td>15.108</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C29[0][A]</td>
<td>sha/m1/c1/a_new_12_s0/CIN</td>
</tr>
<tr>
<td>15.143</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C29[0][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_12_s0/COUT</td>
</tr>
<tr>
<td>15.143</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C29[0][B]</td>
<td>sha/m1/c1/a_new_13_s0/CIN</td>
</tr>
<tr>
<td>15.178</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C29[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_13_s0/COUT</td>
</tr>
<tr>
<td>15.178</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C29[1][A]</td>
<td>sha/m1/c1/a_new_14_s0/CIN</td>
</tr>
<tr>
<td>15.213</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C29[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_14_s0/COUT</td>
</tr>
<tr>
<td>15.213</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C29[1][B]</td>
<td>sha/m1/c1/a_new_15_s0/CIN</td>
</tr>
<tr>
<td>15.683</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C29[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_15_s0/SUM</td>
</tr>
<tr>
<td>16.096</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C28[3][A]</td>
<td>sha/m1/n3865_s3/I0</td>
</tr>
<tr>
<td>16.467</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C28[3][A]</td>
<td style=" background: #97FFFF;">sha/m1/n3865_s3/F</td>
</tr>
<tr>
<td>16.881</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C25[0][B]</td>
<td>sha/m1/n3865_s4/I1</td>
</tr>
<tr>
<td>17.252</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C25[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/n3865_s4/F</td>
</tr>
<tr>
<td>17.252</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C25[0][B]</td>
<td style=" font-weight:bold;">sha/m1/a_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C25[0][B]</td>
<td>sha/m1/a_15_s0/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C25[0][B]</td>
<td>sha/m1/a_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.494, 48.800%; route: 7.630, 49.690%; tC2Q: 0.232, 1.511%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.269</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.130</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>sha/m1/iter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sha/m1/a_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C25[0][A]</td>
<td>sha/m1/iter_1_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>129</td>
<td>R42C25[0][A]</td>
<td style=" font-weight:bold;">sha/m1/iter_1_s0/Q</td>
</tr>
<tr>
<td>3.302</td>
<td>1.174</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C38[3][A]</td>
<td>sha/m1/c1/n2313_s188/I1</td>
</tr>
<tr>
<td>3.857</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R39C38[3][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2313_s188/F</td>
</tr>
<tr>
<td>4.548</td>
<td>0.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C41[1][A]</td>
<td>sha/m1/c1/n2340_s180/I0</td>
</tr>
<tr>
<td>4.919</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C41[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2340_s180/F</td>
</tr>
<tr>
<td>4.923</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C41[0][B]</td>
<td>sha/m1/c1/n2340_s179/I0</td>
</tr>
<tr>
<td>5.294</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C41[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2340_s179/F</td>
</tr>
<tr>
<td>5.707</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C41[3][B]</td>
<td>sha/m1/c1/n2340_s176/I2</td>
</tr>
<tr>
<td>6.078</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C41[3][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2340_s176/F</td>
</tr>
<tr>
<td>6.977</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C39[1][A]</td>
<td>sha/m1/c1/temp1_2_s0/I1</td>
</tr>
<tr>
<td>7.348</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C39[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_2_s0/COUT</td>
</tr>
<tr>
<td>7.348</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C39[1][B]</td>
<td>sha/m1/c1/temp1_3_s0/CIN</td>
</tr>
<tr>
<td>7.818</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C39[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_3_s0/SUM</td>
</tr>
<tr>
<td>8.717</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[1][B]</td>
<td>sha/m1/c1/temp1_3_s1/I1</td>
</tr>
<tr>
<td>9.088</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_3_s1/COUT</td>
</tr>
<tr>
<td>9.088</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[2][A]</td>
<td>sha/m1/c1/temp1_4_s1/CIN</td>
</tr>
<tr>
<td>9.123</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[2][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_4_s1/COUT</td>
</tr>
<tr>
<td>9.123</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[2][B]</td>
<td>sha/m1/c1/temp1_5_s1/CIN</td>
</tr>
<tr>
<td>9.593</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_5_s1/SUM</td>
</tr>
<tr>
<td>10.568</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[2][B]</td>
<td>sha/m1/c1/temp1_5_s2/I0</td>
</tr>
<tr>
<td>11.138</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C33[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_5_s2/COUT</td>
</tr>
<tr>
<td>11.138</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R39C34[0][A]</td>
<td>sha/m1/c1/temp1_6_s2/CIN</td>
</tr>
<tr>
<td>11.173</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C34[0][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_6_s2/COUT</td>
</tr>
<tr>
<td>11.173</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[0][B]</td>
<td>sha/m1/c1/temp1_7_s2/CIN</td>
</tr>
<tr>
<td>11.643</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C34[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_7_s2/SUM</td>
</tr>
<tr>
<td>12.453</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R41C32[0][B]</td>
<td>sha/m1/c1/a_new_7_s/I0</td>
</tr>
<tr>
<td>13.023</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C32[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_7_s/COUT</td>
</tr>
<tr>
<td>13.023</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C32[1][A]</td>
<td>sha/m1/c1/a_new_8_s/CIN</td>
</tr>
<tr>
<td>13.493</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C32[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_8_s/SUM</td>
</tr>
<tr>
<td>14.432</td>
<td>0.939</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C28[1][A]</td>
<td>sha/m1/c1/a_new_8_s0/I0</td>
</tr>
<tr>
<td>15.002</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C28[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_8_s0/COUT</td>
</tr>
<tr>
<td>15.002</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R38C28[1][B]</td>
<td>sha/m1/c1/a_new_9_s0/CIN</td>
</tr>
<tr>
<td>15.472</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C28[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_9_s0/SUM</td>
</tr>
<tr>
<td>16.205</td>
<td>0.733</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C25[2][A]</td>
<td>sha/m1/n3871_s3/I0</td>
</tr>
<tr>
<td>16.667</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C25[2][A]</td>
<td style=" background: #97FFFF;">sha/m1/n3871_s3/F</td>
</tr>
<tr>
<td>16.668</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C25[1][B]</td>
<td>sha/m1/n3871_s4/I1</td>
</tr>
<tr>
<td>17.130</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C25[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/n3871_s4/F</td>
</tr>
<tr>
<td>17.130</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C25[1][B]</td>
<td style=" font-weight:bold;">sha/m1/a_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C25[1][B]</td>
<td>sha/m1/a_9_s0/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C25[1][B]</td>
<td>sha/m1/a_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.464, 48.998%; route: 7.538, 49.480%; tC2Q: 0.232, 1.523%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.179</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.040</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>sha/m1/iter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sha/m1/e_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C25[0][A]</td>
<td>sha/m1/iter_1_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>129</td>
<td>R42C25[0][A]</td>
<td style=" font-weight:bold;">sha/m1/iter_1_s0/Q</td>
</tr>
<tr>
<td>3.302</td>
<td>1.174</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C38[3][A]</td>
<td>sha/m1/c1/n2313_s188/I1</td>
</tr>
<tr>
<td>3.857</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R39C38[3][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2313_s188/F</td>
</tr>
<tr>
<td>4.566</td>
<td>0.709</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C41[3][B]</td>
<td>sha/m1/c1/n2335_s185/I1</td>
</tr>
<tr>
<td>5.083</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C41[3][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2335_s185/F</td>
</tr>
<tr>
<td>5.739</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C38[3][A]</td>
<td>sha/m1/c1/n2335_s182/I2</td>
</tr>
<tr>
<td>6.201</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C38[3][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2335_s182/F</td>
</tr>
<tr>
<td>6.373</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C38[3][B]</td>
<td>sha/m1/c1/n2335_s179/I2</td>
</tr>
<tr>
<td>6.928</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C38[3][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2335_s179/F</td>
</tr>
<tr>
<td>7.175</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C40[3][A]</td>
<td>sha/m1/c1/n2335_s177/I2</td>
</tr>
<tr>
<td>7.724</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C40[3][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2335_s177/F</td>
</tr>
<tr>
<td>7.869</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R39C40[0][B]</td>
<td>sha/m1/c1/temp1_7_s0/I1</td>
</tr>
<tr>
<td>8.240</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C40[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_7_s0/COUT</td>
</tr>
<tr>
<td>8.240</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C40[1][A]</td>
<td>sha/m1/c1/temp1_8_s0/CIN</td>
</tr>
<tr>
<td>8.275</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C40[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_8_s0/COUT</td>
</tr>
<tr>
<td>8.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C40[1][B]</td>
<td>sha/m1/c1/temp1_9_s0/CIN</td>
</tr>
<tr>
<td>8.310</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C40[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_9_s0/COUT</td>
</tr>
<tr>
<td>8.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C40[2][A]</td>
<td>sha/m1/c1/temp1_10_s0/CIN</td>
</tr>
<tr>
<td>8.345</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C40[2][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_10_s0/COUT</td>
</tr>
<tr>
<td>8.345</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C40[2][B]</td>
<td>sha/m1/c1/temp1_11_s0/CIN</td>
</tr>
<tr>
<td>8.380</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C40[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_11_s0/COUT</td>
</tr>
<tr>
<td>8.380</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C41[0][A]</td>
<td>sha/m1/c1/temp1_12_s0/CIN</td>
</tr>
<tr>
<td>8.416</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C41[0][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_12_s0/COUT</td>
</tr>
<tr>
<td>8.416</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C41[0][B]</td>
<td>sha/m1/c1/temp1_13_s0/CIN</td>
</tr>
<tr>
<td>8.451</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C41[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_13_s0/COUT</td>
</tr>
<tr>
<td>8.451</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C41[1][A]</td>
<td>sha/m1/c1/temp1_14_s0/CIN</td>
</tr>
<tr>
<td>8.486</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C41[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_14_s0/COUT</td>
</tr>
<tr>
<td>8.486</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C41[1][B]</td>
<td>sha/m1/c1/temp1_15_s0/CIN</td>
</tr>
<tr>
<td>8.521</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C41[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_15_s0/COUT</td>
</tr>
<tr>
<td>8.521</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C41[2][A]</td>
<td>sha/m1/c1/temp1_16_s0/CIN</td>
</tr>
<tr>
<td>8.556</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C41[2][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_16_s0/COUT</td>
</tr>
<tr>
<td>8.556</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C41[2][B]</td>
<td>sha/m1/c1/temp1_17_s0/CIN</td>
</tr>
<tr>
<td>8.592</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C41[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_17_s0/COUT</td>
</tr>
<tr>
<td>8.592</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C42[0][A]</td>
<td>sha/m1/c1/temp1_18_s0/CIN</td>
</tr>
<tr>
<td>8.627</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C42[0][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_18_s0/COUT</td>
</tr>
<tr>
<td>8.627</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C42[0][B]</td>
<td>sha/m1/c1/temp1_19_s0/CIN</td>
</tr>
<tr>
<td>8.662</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C42[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_19_s0/COUT</td>
</tr>
<tr>
<td>8.662</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C42[1][A]</td>
<td>sha/m1/c1/temp1_20_s0/CIN</td>
</tr>
<tr>
<td>8.697</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C42[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_20_s0/COUT</td>
</tr>
<tr>
<td>8.697</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C42[1][B]</td>
<td>sha/m1/c1/temp1_21_s0/CIN</td>
</tr>
<tr>
<td>8.732</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C42[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_21_s0/COUT</td>
</tr>
<tr>
<td>8.732</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C42[2][A]</td>
<td>sha/m1/c1/temp1_22_s0/CIN</td>
</tr>
<tr>
<td>8.768</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C42[2][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_22_s0/COUT</td>
</tr>
<tr>
<td>8.768</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C42[2][B]</td>
<td>sha/m1/c1/temp1_23_s0/CIN</td>
</tr>
<tr>
<td>9.238</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C42[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_23_s0/SUM</td>
</tr>
<tr>
<td>10.241</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C39[2][B]</td>
<td>sha/m1/c1/temp1_23_s1/I1</td>
</tr>
<tr>
<td>10.612</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C39[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_23_s1/COUT</td>
</tr>
<tr>
<td>10.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C40[0][A]</td>
<td>sha/m1/c1/temp1_24_s1/CIN</td>
</tr>
<tr>
<td>10.647</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C40[0][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_24_s1/COUT</td>
</tr>
<tr>
<td>10.647</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C40[0][B]</td>
<td>sha/m1/c1/temp1_25_s1/CIN</td>
</tr>
<tr>
<td>10.682</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C40[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_25_s1/COUT</td>
</tr>
<tr>
<td>10.682</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C40[1][A]</td>
<td>sha/m1/c1/temp1_26_s1/CIN</td>
</tr>
<tr>
<td>11.152</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C40[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_26_s1/SUM</td>
</tr>
<tr>
<td>12.079</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C37[1][A]</td>
<td>sha/m1/c1/temp1_26_s2/I0</td>
</tr>
<tr>
<td>12.649</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C37[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_26_s2/COUT</td>
</tr>
<tr>
<td>12.649</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R39C37[1][B]</td>
<td>sha/m1/c1/temp1_27_s2/CIN</td>
</tr>
<tr>
<td>12.684</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C37[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_27_s2/COUT</td>
</tr>
<tr>
<td>12.684</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C37[2][A]</td>
<td>sha/m1/c1/temp1_28_s2/CIN</td>
</tr>
<tr>
<td>12.720</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C37[2][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_28_s2/COUT</td>
</tr>
<tr>
<td>12.720</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C37[2][B]</td>
<td>sha/m1/c1/temp1_29_s2/CIN</td>
</tr>
<tr>
<td>12.755</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C37[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_29_s2/COUT</td>
</tr>
<tr>
<td>12.755</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C38[0][A]</td>
<td>sha/m1/c1/temp1_30_s2/CIN</td>
</tr>
<tr>
<td>13.225</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C38[0][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_30_s2/SUM</td>
</tr>
<tr>
<td>13.957</td>
<td>0.733</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C34[0][A]</td>
<td>sha/m1/c1/e_new_30_s/I1</td>
</tr>
<tr>
<td>14.328</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C34[0][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/e_new_30_s/COUT</td>
</tr>
<tr>
<td>14.328</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C34[0][B]</td>
<td>sha/m1/c1/e_new_31_s/CIN</td>
</tr>
<tr>
<td>14.798</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C34[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/e_new_31_s/SUM</td>
</tr>
<tr>
<td>15.919</td>
<td>1.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C19[3][B]</td>
<td>sha/m1/n3977_s3/I0</td>
</tr>
<tr>
<td>16.489</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C19[3][B]</td>
<td style=" background: #97FFFF;">sha/m1/n3977_s3/F</td>
</tr>
<tr>
<td>16.491</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C19[0][A]</td>
<td>sha/m1/n3977_s4/I1</td>
</tr>
<tr>
<td>17.040</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C19[0][A]</td>
<td style=" background: #97FFFF;">sha/m1/n3977_s4/F</td>
</tr>
<tr>
<td>17.040</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C19[0][A]</td>
<td style=" font-weight:bold;">sha/m1/e_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C19[0][A]</td>
<td>sha/m1/e_31_s0/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C19[0][A]</td>
<td>sha/m1/e_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.024, 52.985%; route: 6.888, 45.483%; tC2Q: 0.232, 1.532%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.170</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.031</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>sha/m1/iter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sha/m1/e_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C25[0][A]</td>
<td>sha/m1/iter_1_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>129</td>
<td>R42C25[0][A]</td>
<td style=" font-weight:bold;">sha/m1/iter_1_s0/Q</td>
</tr>
<tr>
<td>3.302</td>
<td>1.174</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C38[3][A]</td>
<td>sha/m1/c1/n2313_s188/I1</td>
</tr>
<tr>
<td>3.857</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R39C38[3][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2313_s188/F</td>
</tr>
<tr>
<td>4.566</td>
<td>0.709</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C41[3][B]</td>
<td>sha/m1/c1/n2335_s185/I1</td>
</tr>
<tr>
<td>5.083</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C41[3][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2335_s185/F</td>
</tr>
<tr>
<td>5.739</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C38[3][A]</td>
<td>sha/m1/c1/n2335_s182/I2</td>
</tr>
<tr>
<td>6.201</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C38[3][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2335_s182/F</td>
</tr>
<tr>
<td>6.373</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C38[3][B]</td>
<td>sha/m1/c1/n2335_s179/I2</td>
</tr>
<tr>
<td>6.928</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C38[3][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2335_s179/F</td>
</tr>
<tr>
<td>7.175</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C40[3][A]</td>
<td>sha/m1/c1/n2335_s177/I2</td>
</tr>
<tr>
<td>7.724</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C40[3][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2335_s177/F</td>
</tr>
<tr>
<td>7.869</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R39C40[0][B]</td>
<td>sha/m1/c1/temp1_7_s0/I1</td>
</tr>
<tr>
<td>8.240</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C40[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_7_s0/COUT</td>
</tr>
<tr>
<td>8.240</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C40[1][A]</td>
<td>sha/m1/c1/temp1_8_s0/CIN</td>
</tr>
<tr>
<td>8.275</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C40[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_8_s0/COUT</td>
</tr>
<tr>
<td>8.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C40[1][B]</td>
<td>sha/m1/c1/temp1_9_s0/CIN</td>
</tr>
<tr>
<td>8.310</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C40[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_9_s0/COUT</td>
</tr>
<tr>
<td>8.310</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C40[2][A]</td>
<td>sha/m1/c1/temp1_10_s0/CIN</td>
</tr>
<tr>
<td>8.345</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C40[2][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_10_s0/COUT</td>
</tr>
<tr>
<td>8.345</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C40[2][B]</td>
<td>sha/m1/c1/temp1_11_s0/CIN</td>
</tr>
<tr>
<td>8.380</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C40[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_11_s0/COUT</td>
</tr>
<tr>
<td>8.380</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C41[0][A]</td>
<td>sha/m1/c1/temp1_12_s0/CIN</td>
</tr>
<tr>
<td>8.416</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C41[0][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_12_s0/COUT</td>
</tr>
<tr>
<td>8.416</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C41[0][B]</td>
<td>sha/m1/c1/temp1_13_s0/CIN</td>
</tr>
<tr>
<td>8.451</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C41[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_13_s0/COUT</td>
</tr>
<tr>
<td>8.451</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C41[1][A]</td>
<td>sha/m1/c1/temp1_14_s0/CIN</td>
</tr>
<tr>
<td>8.486</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C41[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_14_s0/COUT</td>
</tr>
<tr>
<td>8.486</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C41[1][B]</td>
<td>sha/m1/c1/temp1_15_s0/CIN</td>
</tr>
<tr>
<td>8.521</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C41[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_15_s0/COUT</td>
</tr>
<tr>
<td>8.521</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C41[2][A]</td>
<td>sha/m1/c1/temp1_16_s0/CIN</td>
</tr>
<tr>
<td>8.556</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C41[2][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_16_s0/COUT</td>
</tr>
<tr>
<td>8.556</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C41[2][B]</td>
<td>sha/m1/c1/temp1_17_s0/CIN</td>
</tr>
<tr>
<td>8.592</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C41[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_17_s0/COUT</td>
</tr>
<tr>
<td>8.592</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C42[0][A]</td>
<td>sha/m1/c1/temp1_18_s0/CIN</td>
</tr>
<tr>
<td>8.627</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C42[0][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_18_s0/COUT</td>
</tr>
<tr>
<td>8.627</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C42[0][B]</td>
<td>sha/m1/c1/temp1_19_s0/CIN</td>
</tr>
<tr>
<td>8.662</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C42[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_19_s0/COUT</td>
</tr>
<tr>
<td>8.662</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C42[1][A]</td>
<td>sha/m1/c1/temp1_20_s0/CIN</td>
</tr>
<tr>
<td>8.697</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C42[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_20_s0/COUT</td>
</tr>
<tr>
<td>8.697</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C42[1][B]</td>
<td>sha/m1/c1/temp1_21_s0/CIN</td>
</tr>
<tr>
<td>8.732</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C42[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_21_s0/COUT</td>
</tr>
<tr>
<td>8.732</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C42[2][A]</td>
<td>sha/m1/c1/temp1_22_s0/CIN</td>
</tr>
<tr>
<td>8.768</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C42[2][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_22_s0/COUT</td>
</tr>
<tr>
<td>8.768</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C42[2][B]</td>
<td>sha/m1/c1/temp1_23_s0/CIN</td>
</tr>
<tr>
<td>9.238</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C42[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_23_s0/SUM</td>
</tr>
<tr>
<td>10.241</td>
<td>1.003</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C39[2][B]</td>
<td>sha/m1/c1/temp1_23_s1/I1</td>
</tr>
<tr>
<td>10.612</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C39[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_23_s1/COUT</td>
</tr>
<tr>
<td>10.612</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C40[0][A]</td>
<td>sha/m1/c1/temp1_24_s1/CIN</td>
</tr>
<tr>
<td>10.647</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C40[0][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_24_s1/COUT</td>
</tr>
<tr>
<td>10.647</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C40[0][B]</td>
<td>sha/m1/c1/temp1_25_s1/CIN</td>
</tr>
<tr>
<td>10.682</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C40[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_25_s1/COUT</td>
</tr>
<tr>
<td>10.682</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C40[1][A]</td>
<td>sha/m1/c1/temp1_26_s1/CIN</td>
</tr>
<tr>
<td>11.152</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C40[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_26_s1/SUM</td>
</tr>
<tr>
<td>12.079</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C37[1][A]</td>
<td>sha/m1/c1/temp1_26_s2/I0</td>
</tr>
<tr>
<td>12.649</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C37[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_26_s2/COUT</td>
</tr>
<tr>
<td>12.649</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R39C37[1][B]</td>
<td>sha/m1/c1/temp1_27_s2/CIN</td>
</tr>
<tr>
<td>13.119</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R39C37[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_27_s2/SUM</td>
</tr>
<tr>
<td>13.808</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C33[1][B]</td>
<td>sha/m1/c1/e_new_27_s/I1</td>
</tr>
<tr>
<td>14.179</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C33[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/e_new_27_s/COUT</td>
</tr>
<tr>
<td>14.179</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C33[2][A]</td>
<td>sha/m1/c1/e_new_28_s/CIN</td>
</tr>
<tr>
<td>14.214</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C33[2][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/e_new_28_s/COUT</td>
</tr>
<tr>
<td>14.214</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C33[2][B]</td>
<td>sha/m1/c1/e_new_29_s/CIN</td>
</tr>
<tr>
<td>14.684</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C33[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/e_new_29_s/SUM</td>
</tr>
<tr>
<td>15.534</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C24[3][B]</td>
<td>sha/m1/n3979_s3/I0</td>
</tr>
<tr>
<td>16.051</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C24[3][B]</td>
<td style=" background: #97FFFF;">sha/m1/n3979_s3/F</td>
</tr>
<tr>
<td>16.569</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C18[1][B]</td>
<td>sha/m1/n3979_s4/I1</td>
</tr>
<tr>
<td>17.031</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C18[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/n3979_s4/F</td>
</tr>
<tr>
<td>17.031</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C18[1][B]</td>
<td style=" font-weight:bold;">sha/m1/e_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C18[1][B]</td>
<td>sha/m1/e_29_s0/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C18[1][B]</td>
<td>sha/m1/e_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.814, 51.625%; route: 7.090, 46.842%; tC2Q: 0.232, 1.533%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.924</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>sha/m1/iter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sha/m1/a_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C25[0][A]</td>
<td>sha/m1/iter_1_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>129</td>
<td>R42C25[0][A]</td>
<td style=" font-weight:bold;">sha/m1/iter_1_s0/Q</td>
</tr>
<tr>
<td>3.302</td>
<td>1.174</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C38[3][A]</td>
<td>sha/m1/c1/n2313_s188/I1</td>
</tr>
<tr>
<td>3.857</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R39C38[3][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2313_s188/F</td>
</tr>
<tr>
<td>4.548</td>
<td>0.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C41[1][A]</td>
<td>sha/m1/c1/n2340_s180/I0</td>
</tr>
<tr>
<td>4.919</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C41[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2340_s180/F</td>
</tr>
<tr>
<td>4.923</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C41[0][B]</td>
<td>sha/m1/c1/n2340_s179/I0</td>
</tr>
<tr>
<td>5.294</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C41[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2340_s179/F</td>
</tr>
<tr>
<td>5.707</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C41[3][B]</td>
<td>sha/m1/c1/n2340_s176/I2</td>
</tr>
<tr>
<td>6.078</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C41[3][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2340_s176/F</td>
</tr>
<tr>
<td>6.977</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C39[1][A]</td>
<td>sha/m1/c1/temp1_2_s0/I1</td>
</tr>
<tr>
<td>7.348</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C39[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_2_s0/COUT</td>
</tr>
<tr>
<td>7.348</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C39[1][B]</td>
<td>sha/m1/c1/temp1_3_s0/CIN</td>
</tr>
<tr>
<td>7.818</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C39[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_3_s0/SUM</td>
</tr>
<tr>
<td>8.717</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[1][B]</td>
<td>sha/m1/c1/temp1_3_s1/I1</td>
</tr>
<tr>
<td>9.088</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_3_s1/COUT</td>
</tr>
<tr>
<td>9.088</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[2][A]</td>
<td>sha/m1/c1/temp1_4_s1/CIN</td>
</tr>
<tr>
<td>9.123</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[2][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_4_s1/COUT</td>
</tr>
<tr>
<td>9.123</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[2][B]</td>
<td>sha/m1/c1/temp1_5_s1/CIN</td>
</tr>
<tr>
<td>9.593</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_5_s1/SUM</td>
</tr>
<tr>
<td>10.568</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[2][B]</td>
<td>sha/m1/c1/temp1_5_s2/I0</td>
</tr>
<tr>
<td>11.138</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C33[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_5_s2/COUT</td>
</tr>
<tr>
<td>11.138</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R39C34[0][A]</td>
<td>sha/m1/c1/temp1_6_s2/CIN</td>
</tr>
<tr>
<td>11.173</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C34[0][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_6_s2/COUT</td>
</tr>
<tr>
<td>11.173</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[0][B]</td>
<td>sha/m1/c1/temp1_7_s2/CIN</td>
</tr>
<tr>
<td>11.643</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C34[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_7_s2/SUM</td>
</tr>
<tr>
<td>12.453</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R41C32[0][B]</td>
<td>sha/m1/c1/a_new_7_s/I0</td>
</tr>
<tr>
<td>13.023</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C32[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_7_s/COUT</td>
</tr>
<tr>
<td>13.023</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C32[1][A]</td>
<td>sha/m1/c1/a_new_8_s/CIN</td>
</tr>
<tr>
<td>13.493</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C32[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_8_s/SUM</td>
</tr>
<tr>
<td>14.432</td>
<td>0.939</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C28[1][A]</td>
<td>sha/m1/c1/a_new_8_s0/I0</td>
</tr>
<tr>
<td>15.002</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C28[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_8_s0/COUT</td>
</tr>
<tr>
<td>15.002</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R38C28[1][B]</td>
<td>sha/m1/c1/a_new_9_s0/CIN</td>
</tr>
<tr>
<td>15.037</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C28[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_9_s0/COUT</td>
</tr>
<tr>
<td>15.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C28[2][A]</td>
<td>sha/m1/c1/a_new_10_s0/CIN</td>
</tr>
<tr>
<td>15.507</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C28[2][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_10_s0/SUM</td>
</tr>
<tr>
<td>15.920</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C27[3][B]</td>
<td>sha/m1/n3870_s3/I0</td>
</tr>
<tr>
<td>16.291</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C27[3][B]</td>
<td style=" background: #97FFFF;">sha/m1/n3870_s3/F</td>
</tr>
<tr>
<td>16.462</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C26[2][B]</td>
<td>sha/m1/n3870_s4/I1</td>
</tr>
<tr>
<td>16.924</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C26[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/n3870_s4/F</td>
</tr>
<tr>
<td>16.924</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C26[2][B]</td>
<td style=" font-weight:bold;">sha/m1/a_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C26[2][B]</td>
<td>sha/m1/a_10_s0/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C26[2][B]</td>
<td>sha/m1/a_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.409, 49.298%; route: 7.388, 49.158%; tC2Q: 0.232, 1.544%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.044</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>sha/m1/iter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sha/m1/a_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C25[0][A]</td>
<td>sha/m1/iter_1_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>129</td>
<td>R42C25[0][A]</td>
<td style=" font-weight:bold;">sha/m1/iter_1_s0/Q</td>
</tr>
<tr>
<td>3.302</td>
<td>1.174</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C38[3][A]</td>
<td>sha/m1/c1/n2313_s188/I1</td>
</tr>
<tr>
<td>3.857</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R39C38[3][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2313_s188/F</td>
</tr>
<tr>
<td>4.548</td>
<td>0.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C41[1][A]</td>
<td>sha/m1/c1/n2340_s180/I0</td>
</tr>
<tr>
<td>4.919</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C41[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2340_s180/F</td>
</tr>
<tr>
<td>4.923</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C41[0][B]</td>
<td>sha/m1/c1/n2340_s179/I0</td>
</tr>
<tr>
<td>5.294</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C41[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2340_s179/F</td>
</tr>
<tr>
<td>5.707</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C41[3][B]</td>
<td>sha/m1/c1/n2340_s176/I2</td>
</tr>
<tr>
<td>6.078</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C41[3][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2340_s176/F</td>
</tr>
<tr>
<td>6.977</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C39[1][A]</td>
<td>sha/m1/c1/temp1_2_s0/I1</td>
</tr>
<tr>
<td>7.348</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C39[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_2_s0/COUT</td>
</tr>
<tr>
<td>7.348</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C39[1][B]</td>
<td>sha/m1/c1/temp1_3_s0/CIN</td>
</tr>
<tr>
<td>7.818</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C39[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_3_s0/SUM</td>
</tr>
<tr>
<td>8.717</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[1][B]</td>
<td>sha/m1/c1/temp1_3_s1/I1</td>
</tr>
<tr>
<td>9.088</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_3_s1/COUT</td>
</tr>
<tr>
<td>9.088</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[2][A]</td>
<td>sha/m1/c1/temp1_4_s1/CIN</td>
</tr>
<tr>
<td>9.123</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[2][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_4_s1/COUT</td>
</tr>
<tr>
<td>9.123</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[2][B]</td>
<td>sha/m1/c1/temp1_5_s1/CIN</td>
</tr>
<tr>
<td>9.593</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_5_s1/SUM</td>
</tr>
<tr>
<td>10.568</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[2][B]</td>
<td>sha/m1/c1/temp1_5_s2/I0</td>
</tr>
<tr>
<td>11.138</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C33[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_5_s2/COUT</td>
</tr>
<tr>
<td>11.138</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R39C34[0][A]</td>
<td>sha/m1/c1/temp1_6_s2/CIN</td>
</tr>
<tr>
<td>11.173</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C34[0][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_6_s2/COUT</td>
</tr>
<tr>
<td>11.173</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[0][B]</td>
<td>sha/m1/c1/temp1_7_s2/CIN</td>
</tr>
<tr>
<td>11.643</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C34[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_7_s2/SUM</td>
</tr>
<tr>
<td>12.453</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R41C32[0][B]</td>
<td>sha/m1/c1/a_new_7_s/I0</td>
</tr>
<tr>
<td>13.023</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C32[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_7_s/COUT</td>
</tr>
<tr>
<td>13.023</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C32[1][A]</td>
<td>sha/m1/c1/a_new_8_s/CIN</td>
</tr>
<tr>
<td>13.493</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C32[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_8_s/SUM</td>
</tr>
<tr>
<td>14.432</td>
<td>0.939</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C28[1][A]</td>
<td>sha/m1/c1/a_new_8_s0/I0</td>
</tr>
<tr>
<td>15.002</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C28[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_8_s0/COUT</td>
</tr>
<tr>
<td>15.002</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R38C28[1][B]</td>
<td>sha/m1/c1/a_new_9_s0/CIN</td>
</tr>
<tr>
<td>15.037</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C28[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_9_s0/COUT</td>
</tr>
<tr>
<td>15.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C28[2][A]</td>
<td>sha/m1/c1/a_new_10_s0/CIN</td>
</tr>
<tr>
<td>15.073</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C28[2][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_10_s0/COUT</td>
</tr>
<tr>
<td>15.073</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C28[2][B]</td>
<td>sha/m1/c1/a_new_11_s0/CIN</td>
</tr>
<tr>
<td>15.108</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C28[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_11_s0/COUT</td>
</tr>
<tr>
<td>15.108</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C29[0][A]</td>
<td>sha/m1/c1/a_new_12_s0/CIN</td>
</tr>
<tr>
<td>15.578</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C29[0][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_12_s0/SUM</td>
</tr>
<tr>
<td>15.582</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C29[3][A]</td>
<td>sha/m1/n3868_s3/I0</td>
</tr>
<tr>
<td>15.953</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C29[3][A]</td>
<td style=" background: #97FFFF;">sha/m1/n3868_s3/F</td>
</tr>
<tr>
<td>16.443</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C29[0][A]</td>
<td>sha/m1/n3868_s4/I1</td>
</tr>
<tr>
<td>16.905</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C29[0][A]</td>
<td style=" background: #97FFFF;">sha/m1/n3868_s4/F</td>
</tr>
<tr>
<td>16.905</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C29[0][A]</td>
<td style=" font-weight:bold;">sha/m1/a_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C29[0][A]</td>
<td>sha/m1/a_12_s0/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C29[0][A]</td>
<td>sha/m1/a_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.479, 49.830%; route: 7.298, 48.625%; tC2Q: 0.232, 1.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.040</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.901</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>sha/m1/iter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sha/m1/a_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C25[0][A]</td>
<td>sha/m1/iter_1_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>129</td>
<td>R42C25[0][A]</td>
<td style=" font-weight:bold;">sha/m1/iter_1_s0/Q</td>
</tr>
<tr>
<td>3.302</td>
<td>1.174</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C38[3][A]</td>
<td>sha/m1/c1/n2313_s188/I1</td>
</tr>
<tr>
<td>3.857</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R39C38[3][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2313_s188/F</td>
</tr>
<tr>
<td>4.548</td>
<td>0.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C41[1][A]</td>
<td>sha/m1/c1/n2340_s180/I0</td>
</tr>
<tr>
<td>4.919</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C41[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2340_s180/F</td>
</tr>
<tr>
<td>4.923</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C41[0][B]</td>
<td>sha/m1/c1/n2340_s179/I0</td>
</tr>
<tr>
<td>5.294</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C41[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2340_s179/F</td>
</tr>
<tr>
<td>5.707</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C41[3][B]</td>
<td>sha/m1/c1/n2340_s176/I2</td>
</tr>
<tr>
<td>6.078</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C41[3][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/n2340_s176/F</td>
</tr>
<tr>
<td>6.977</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C39[1][A]</td>
<td>sha/m1/c1/temp1_2_s0/I1</td>
</tr>
<tr>
<td>7.348</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C39[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_2_s0/COUT</td>
</tr>
<tr>
<td>7.348</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C39[1][B]</td>
<td>sha/m1/c1/temp1_3_s0/CIN</td>
</tr>
<tr>
<td>7.818</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C39[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_3_s0/SUM</td>
</tr>
<tr>
<td>8.717</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[1][B]</td>
<td>sha/m1/c1/temp1_3_s1/I1</td>
</tr>
<tr>
<td>9.088</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_3_s1/COUT</td>
</tr>
<tr>
<td>9.088</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[2][A]</td>
<td>sha/m1/c1/temp1_4_s1/CIN</td>
</tr>
<tr>
<td>9.123</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[2][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_4_s1/COUT</td>
</tr>
<tr>
<td>9.123</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[2][B]</td>
<td>sha/m1/c1/temp1_5_s1/CIN</td>
</tr>
<tr>
<td>9.593</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_5_s1/SUM</td>
</tr>
<tr>
<td>10.568</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C33[2][B]</td>
<td>sha/m1/c1/temp1_5_s2/I0</td>
</tr>
<tr>
<td>11.138</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C33[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_5_s2/COUT</td>
</tr>
<tr>
<td>11.138</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R39C34[0][A]</td>
<td>sha/m1/c1/temp1_6_s2/CIN</td>
</tr>
<tr>
<td>11.173</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C34[0][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_6_s2/COUT</td>
</tr>
<tr>
<td>11.173</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[0][B]</td>
<td>sha/m1/c1/temp1_7_s2/CIN</td>
</tr>
<tr>
<td>11.643</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C34[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/temp1_7_s2/SUM</td>
</tr>
<tr>
<td>12.453</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R41C32[0][B]</td>
<td>sha/m1/c1/a_new_7_s/I0</td>
</tr>
<tr>
<td>13.023</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C32[0][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_7_s/COUT</td>
</tr>
<tr>
<td>13.023</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R41C32[1][A]</td>
<td>sha/m1/c1/a_new_8_s/CIN</td>
</tr>
<tr>
<td>13.493</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C32[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_8_s/SUM</td>
</tr>
<tr>
<td>14.432</td>
<td>0.939</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C28[1][A]</td>
<td>sha/m1/c1/a_new_8_s0/I0</td>
</tr>
<tr>
<td>15.002</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C28[1][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_8_s0/COUT</td>
</tr>
<tr>
<td>15.002</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R38C28[1][B]</td>
<td>sha/m1/c1/a_new_9_s0/CIN</td>
</tr>
<tr>
<td>15.037</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C28[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_9_s0/COUT</td>
</tr>
<tr>
<td>15.037</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C28[2][A]</td>
<td>sha/m1/c1/a_new_10_s0/CIN</td>
</tr>
<tr>
<td>15.073</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C28[2][A]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_10_s0/COUT</td>
</tr>
<tr>
<td>15.073</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C28[2][B]</td>
<td>sha/m1/c1/a_new_11_s0/CIN</td>
</tr>
<tr>
<td>15.543</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C28[2][B]</td>
<td style=" background: #97FFFF;">sha/m1/c1/a_new_11_s0/SUM</td>
</tr>
<tr>
<td>15.956</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C27[1][B]</td>
<td>sha/m1/n3869_s3/I0</td>
</tr>
<tr>
<td>16.327</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C27[1][B]</td>
<td style=" background: #97FFFF;">sha/m1/n3869_s3/F</td>
</tr>
<tr>
<td>16.331</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C27[0][A]</td>
<td>sha/m1/n3869_s4/I1</td>
</tr>
<tr>
<td>16.901</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C27[0][A]</td>
<td style=" background: #97FFFF;">sha/m1/n3869_s4/F</td>
</tr>
<tr>
<td>16.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C27[0][A]</td>
<td style=" font-weight:bold;">sha/m1/a_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C27[0][A]</td>
<td>sha/m1/a_11_s0/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C27[0][A]</td>
<td>sha/m1/a_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.552, 50.328%; route: 7.221, 48.126%; tC2Q: 0.232, 1.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.208</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.866</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.657</td>
</tr>
<tr>
<td class="label">From</td>
<td>scr/pixelCounter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>te/fontBuffer_fontBuffer_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C40[0][B]</td>
<td>scr/pixelCounter_7_s0/CLK</td>
</tr>
<tr>
<td>1.740</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C40[0][B]</td>
<td style=" font-weight:bold;">scr/pixelCounter_7_s0/Q</td>
</tr>
<tr>
<td>1.866</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td style=" font-weight:bold;">te/fontBuffer_fontBuffer_0_0_s/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>te/fontBuffer_fontBuffer_0_0_s/CLK</td>
</tr>
<tr>
<td>1.657</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>te/fontBuffer_fontBuffer_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 38.377%; tC2Q: 0.201, 61.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.992</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.657</td>
</tr>
<tr>
<td class="label">From</td>
<td>scr/pixelCounter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>te/fontBuffer_fontBuffer_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[0][B]</td>
<td>scr/pixelCounter_1_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C39[0][B]</td>
<td style=" font-weight:bold;">scr/pixelCounter_1_s0/Q</td>
</tr>
<tr>
<td>1.992</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td style=" font-weight:bold;">te/fontBuffer_fontBuffer_0_0_s/AD[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>te/fontBuffer_fontBuffer_0_0_s/CLK</td>
</tr>
<tr>
<td>1.657</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>te/fontBuffer_fontBuffer_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.250, 55.351%; tC2Q: 0.202, 44.649%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.346</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.003</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.657</td>
</tr>
<tr>
<td class="label">From</td>
<td>scr/pixelCounter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>te/fontBuffer_fontBuffer_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[1][A]</td>
<td>scr/pixelCounter_2_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C39[1][A]</td>
<td style=" font-weight:bold;">scr/pixelCounter_2_s0/Q</td>
</tr>
<tr>
<td>2.003</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td style=" font-weight:bold;">te/fontBuffer_fontBuffer_0_0_s/AD[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>te/fontBuffer_fontBuffer_0_0_s/CLK</td>
</tr>
<tr>
<td>1.657</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>te/fontBuffer_fontBuffer_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 56.429%; tC2Q: 0.202, 43.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>row/state_1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>row/state_1_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[1][A]</td>
<td>row/state_1_s4/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C22[1][A]</td>
<td style=" font-weight:bold;">row/state_1_s4/Q</td>
</tr>
<tr>
<td>1.744</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[1][A]</td>
<td>row/n2137_s8/I1</td>
</tr>
<tr>
<td>1.976</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C22[1][A]</td>
<td style=" background: #97FFFF;">row/n2137_s8/F</td>
</tr>
<tr>
<td>1.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[1][A]</td>
<td style=" font-weight:bold;">row/state_1_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[1][A]</td>
<td>row/state_1_s4/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C22[1][A]</td>
<td>row/state_1_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>scr/bitNumber_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>scr/bitNumber_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[0][A]</td>
<td>scr/bitNumber_3_s1/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C41[0][A]</td>
<td style=" font-weight:bold;">scr/bitNumber_3_s1/Q</td>
</tr>
<tr>
<td>1.744</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[0][A]</td>
<td>scr/n742_s13/I2</td>
</tr>
<tr>
<td>1.976</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C41[0][A]</td>
<td style=" background: #97FFFF;">scr/n742_s13/F</td>
</tr>
<tr>
<td>1.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C41[0][A]</td>
<td style=" font-weight:bold;">scr/bitNumber_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[0][A]</td>
<td>scr/bitNumber_3_s1/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C41[0][A]</td>
<td>scr/bitNumber_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>scr/counter_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scr/counter_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[1][A]</td>
<td>scr/counter_17_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R15C43[1][A]</td>
<td style=" font-weight:bold;">scr/counter_17_s0/Q</td>
</tr>
<tr>
<td>1.744</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[1][A]</td>
<td>scr/n774_s9/I0</td>
</tr>
<tr>
<td>1.976</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C43[1][A]</td>
<td style=" background: #97FFFF;">scr/n774_s9/F</td>
</tr>
<tr>
<td>1.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C43[1][A]</td>
<td style=" font-weight:bold;">scr/counter_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[1][A]</td>
<td>scr/counter_17_s0/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C43[1][A]</td>
<td>scr/counter_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>scr/pixelCounter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scr/pixelCounter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[1][A]</td>
<td>scr/pixelCounter_2_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C39[1][A]</td>
<td style=" font-weight:bold;">scr/pixelCounter_2_s0/Q</td>
</tr>
<tr>
<td>1.744</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C39[1][A]</td>
<td>scr/n727_s/I1</td>
</tr>
<tr>
<td>1.976</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C39[1][A]</td>
<td style=" background: #97FFFF;">scr/n727_s/SUM</td>
</tr>
<tr>
<td>1.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C39[1][A]</td>
<td style=" font-weight:bold;">scr/pixelCounter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[1][A]</td>
<td>scr/pixelCounter_2_s0/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C39[1][A]</td>
<td>scr/pixelCounter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx/clk_count_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx/clk_count_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C10[1][A]</td>
<td>tx/clk_count_10_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R18C10[1][A]</td>
<td style=" font-weight:bold;">tx/clk_count_10_s0/Q</td>
</tr>
<tr>
<td>1.744</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C10[1][A]</td>
<td>tx/n20_s3/I3</td>
</tr>
<tr>
<td>1.976</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C10[1][A]</td>
<td style=" background: #97FFFF;">tx/n20_s3/F</td>
</tr>
<tr>
<td>1.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[1][A]</td>
<td style=" font-weight:bold;">tx/clk_count_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C10[1][A]</td>
<td>tx/clk_count_10_s0/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C10[1][A]</td>
<td>tx/clk_count_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx/rxBitNumber_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/rxBitNumber_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C40[0][A]</td>
<td>rx/rxBitNumber_0_s1/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R18C40[0][A]</td>
<td style=" font-weight:bold;">rx/rxBitNumber_0_s1/Q</td>
</tr>
<tr>
<td>1.744</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C40[0][A]</td>
<td>rx/n200_s8/I2</td>
</tr>
<tr>
<td>1.976</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C40[0][A]</td>
<td style=" background: #97FFFF;">rx/n200_s8/F</td>
</tr>
<tr>
<td>1.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[0][A]</td>
<td style=" font-weight:bold;">rx/rxBitNumber_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C40[0][A]</td>
<td>rx/rxBitNumber_0_s1/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C40[0][A]</td>
<td>rx/rxBitNumber_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx/rxCounter_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/rxCounter_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td>rx/rxCounter_10_s1/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R17C40[1][A]</td>
<td style=" font-weight:bold;">rx/rxCounter_10_s1/Q</td>
</tr>
<tr>
<td>1.744</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td>rx/n184_s12/I3</td>
</tr>
<tr>
<td>1.976</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td style=" background: #97FFFF;">rx/n184_s12/F</td>
</tr>
<tr>
<td>1.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td style=" font-weight:bold;">rx/rxCounter_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td>rx/rxCounter_10_s1/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C40[1][A]</td>
<td>rx/rxCounter_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>sha/index_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sha/index_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C27[1][A]</td>
<td>sha/index_20_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R22C27[1][A]</td>
<td style=" font-weight:bold;">sha/index_20_s0/Q</td>
</tr>
<tr>
<td>1.744</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C27[1][A]</td>
<td>sha/n39570_s2/I3</td>
</tr>
<tr>
<td>1.976</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C27[1][A]</td>
<td style=" background: #97FFFF;">sha/n39570_s2/F</td>
</tr>
<tr>
<td>1.976</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C27[1][A]</td>
<td style=" font-weight:bold;">sha/index_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C27[1][A]</td>
<td>sha/index_20_s0/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C27[1][A]</td>
<td>sha/index_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>row/inputCharIndex_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>row/inputCharIndex_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>row/inputCharIndex_0_s1/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R9C22[0][A]</td>
<td style=" font-weight:bold;">row/inputCharIndex_0_s1/Q</td>
</tr>
<tr>
<td>1.745</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>row/n17_s3/I0</td>
</tr>
<tr>
<td>1.977</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">row/n17_s3/F</td>
</tr>
<tr>
<td>1.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td style=" font-weight:bold;">row/inputCharIndex_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>row/inputCharIndex_0_s1/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>row/inputCharIndex_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>scr/pixelCounter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>scr/pixelCounter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C41[0][A]</td>
<td>scr/pixelCounter_0_s1/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C41[0][A]</td>
<td style=" font-weight:bold;">scr/pixelCounter_0_s1/Q</td>
</tr>
<tr>
<td>1.745</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C41[0][A]</td>
<td>scr/n729_s3/I0</td>
</tr>
<tr>
<td>1.977</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C41[0][A]</td>
<td style=" background: #97FFFF;">scr/n729_s3/F</td>
</tr>
<tr>
<td>1.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C41[0][A]</td>
<td style=" font-weight:bold;">scr/pixelCounter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C41[0][A]</td>
<td>scr/pixelCounter_0_s1/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C41[0][A]</td>
<td>scr/pixelCounter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>scr/counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>scr/counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C43[0][A]</td>
<td>scr/counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R13C43[0][A]</td>
<td style=" font-weight:bold;">scr/counter_0_s0/Q</td>
</tr>
<tr>
<td>1.745</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C43[0][A]</td>
<td>scr/n791_s7/I0</td>
</tr>
<tr>
<td>1.977</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C43[0][A]</td>
<td style=" background: #97FFFF;">scr/n791_s7/F</td>
</tr>
<tr>
<td>1.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C43[0][A]</td>
<td style=" font-weight:bold;">scr/counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C43[0][A]</td>
<td>scr/counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C43[0][A]</td>
<td>scr/counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx/len_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx/len_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>tx/len_0_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R17C11[0][A]</td>
<td style=" font-weight:bold;">tx/len_0_s0/Q</td>
</tr>
<tr>
<td>1.745</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>tx/n124_s2/I0</td>
</tr>
<tr>
<td>1.977</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td style=" background: #97FFFF;">tx/n124_s2/F</td>
</tr>
<tr>
<td>1.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td style=" font-weight:bold;">tx/len_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>tx/len_0_s0/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C11[0][A]</td>
<td>tx/len_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx/clk_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx/clk_count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C8[0][A]</td>
<td>tx/clk_count_0_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R16C8[0][A]</td>
<td style=" font-weight:bold;">tx/clk_count_0_s0/Q</td>
</tr>
<tr>
<td>1.745</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C8[0][A]</td>
<td>tx/n30_s5/I0</td>
</tr>
<tr>
<td>1.977</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C8[0][A]</td>
<td style=" background: #97FFFF;">tx/n30_s5/F</td>
</tr>
<tr>
<td>1.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C8[0][A]</td>
<td style=" font-weight:bold;">tx/clk_count_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C8[0][A]</td>
<td>tx/clk_count_0_s0/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C8[0][A]</td>
<td>tx/clk_count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx/clk_count_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx/clk_count_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[0][A]</td>
<td>tx/clk_count_6_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C10[0][A]</td>
<td style=" font-weight:bold;">tx/clk_count_6_s0/Q</td>
</tr>
<tr>
<td>1.745</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[0][A]</td>
<td>tx/n24_s3/I2</td>
</tr>
<tr>
<td>1.977</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C10[0][A]</td>
<td style=" background: #97FFFF;">tx/n24_s3/F</td>
</tr>
<tr>
<td>1.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[0][A]</td>
<td style=" font-weight:bold;">tx/clk_count_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[0][A]</td>
<td>tx/clk_count_6_s0/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C10[0][A]</td>
<td>tx/clk_count_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx/clk_count_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx/clk_count_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C10[0][A]</td>
<td>tx/clk_count_16_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R18C10[0][A]</td>
<td style=" font-weight:bold;">tx/clk_count_16_s0/Q</td>
</tr>
<tr>
<td>1.745</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C10[0][A]</td>
<td>tx/n14_s3/I3</td>
</tr>
<tr>
<td>1.977</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C10[0][A]</td>
<td style=" background: #97FFFF;">tx/n14_s3/F</td>
</tr>
<tr>
<td>1.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[0][A]</td>
<td style=" font-weight:bold;">tx/clk_count_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C10[0][A]</td>
<td>tx/clk_count_16_s0/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C10[0][A]</td>
<td>tx/clk_count_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>tx/clk_count_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tx/clk_count_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C9[1][A]</td>
<td>tx/clk_count_19_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R17C9[1][A]</td>
<td style=" font-weight:bold;">tx/clk_count_19_s0/Q</td>
</tr>
<tr>
<td>1.745</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C9[1][A]</td>
<td>tx/n11_s3/I3</td>
</tr>
<tr>
<td>1.977</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C9[1][A]</td>
<td style=" background: #97FFFF;">tx/n11_s3/F</td>
</tr>
<tr>
<td>1.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C9[1][A]</td>
<td style=" font-weight:bold;">tx/clk_count_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C9[1][A]</td>
<td>tx/clk_count_19_s0/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C9[1][A]</td>
<td>tx/clk_count_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx/rxBitNumber_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/rxBitNumber_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C39[0][A]</td>
<td>rx/rxBitNumber_1_s1/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R18C39[0][A]</td>
<td style=" font-weight:bold;">rx/rxBitNumber_1_s1/Q</td>
</tr>
<tr>
<td>1.745</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C39[0][A]</td>
<td>rx/n198_s12/I1</td>
</tr>
<tr>
<td>1.977</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C39[0][A]</td>
<td style=" background: #97FFFF;">rx/n198_s12/F</td>
</tr>
<tr>
<td>1.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[0][A]</td>
<td style=" font-weight:bold;">rx/rxBitNumber_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C39[0][A]</td>
<td>rx/rxBitNumber_1_s1/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C39[0][A]</td>
<td>rx/rxBitNumber_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx/rxCounter_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx/rxCounter_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[1][A]</td>
<td>rx/rxCounter_6_s1/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C39[1][A]</td>
<td style=" font-weight:bold;">rx/rxCounter_6_s1/Q</td>
</tr>
<tr>
<td>1.745</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[1][A]</td>
<td>rx/n188_s12/I3</td>
</tr>
<tr>
<td>1.977</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C39[1][A]</td>
<td style=" background: #97FFFF;">rx/n188_s12/F</td>
</tr>
<tr>
<td>1.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[1][A]</td>
<td style=" font-weight:bold;">rx/rxCounter_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[1][A]</td>
<td>rx/rxCounter_6_s1/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C39[1][A]</td>
<td>rx/rxCounter_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>sha/length_32_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sha/length_32_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C20[1][A]</td>
<td>sha/length_32_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R23C20[1][A]</td>
<td style=" font-weight:bold;">sha/length_32_s0/Q</td>
</tr>
<tr>
<td>1.745</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C20[1][A]</td>
<td>sha/n39624_s0/I2</td>
</tr>
<tr>
<td>1.977</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C20[1][A]</td>
<td style=" background: #97FFFF;">sha/n39624_s0/F</td>
</tr>
<tr>
<td>1.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C20[1][A]</td>
<td style=" font-weight:bold;">sha/length_32_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C20[1][A]</td>
<td>sha/length_32_s0/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C20[1][A]</td>
<td>sha/length_32_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>sha/length_49_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sha/length_49_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[0][A]</td>
<td>sha/length_49_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R22C14[0][A]</td>
<td style=" font-weight:bold;">sha/length_49_s0/Q</td>
</tr>
<tr>
<td>1.745</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[0][A]</td>
<td>sha/n39607_s0/I2</td>
</tr>
<tr>
<td>1.977</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C14[0][A]</td>
<td style=" background: #97FFFF;">sha/n39607_s0/F</td>
</tr>
<tr>
<td>1.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C14[0][A]</td>
<td style=" font-weight:bold;">sha/length_49_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[0][A]</td>
<td>sha/length_49_s0/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C14[0][A]</td>
<td>sha/length_49_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>cont_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cont_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C33[0][A]</td>
<td>cont_4_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R18C33[0][A]</td>
<td style=" font-weight:bold;">cont_4_s0/Q</td>
</tr>
<tr>
<td>1.745</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C33[0][A]</td>
<td>n546_s0/I3</td>
</tr>
<tr>
<td>1.977</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C33[0][A]</td>
<td style=" background: #97FFFF;">n546_s0/F</td>
</tr>
<tr>
<td>1.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C33[0][A]</td>
<td style=" font-weight:bold;">cont_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C33[0][A]</td>
<td>cont_4_s0/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C33[0][A]</td>
<td>cont_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>cont_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cont_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C33[1][A]</td>
<td>cont_5_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R18C33[1][A]</td>
<td style=" font-weight:bold;">cont_5_s0/Q</td>
</tr>
<tr>
<td>1.745</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C33[1][A]</td>
<td>n545_s0/I0</td>
</tr>
<tr>
<td>1.977</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C33[1][A]</td>
<td style=" background: #97FFFF;">n545_s0/F</td>
</tr>
<tr>
<td>1.977</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C33[1][A]</td>
<td style=" font-weight:bold;">cont_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2793</td>
<td>IOL7[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C33[1][A]</td>
<td>cont_5_s0/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C33[1][A]</td>
<td>cont_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.397</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.397</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cont_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>7.142</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>cont_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>cont_6_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.397</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.397</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cont_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>7.142</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>cont_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>cont_4_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.397</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.397</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cont_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>7.142</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>cont_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>cont_0_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.397</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.397</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>tx_char_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>7.142</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>tx_char_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>tx_char_7_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.397</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.397</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>tx_char_23_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>7.142</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>tx_char_23_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>tx_char_23_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.397</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.397</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sha/hash_out_250_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>7.142</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>sha/hash_out_250_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>sha/hash_out_250_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.397</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.397</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sha/hash_out_186_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>7.142</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>sha/hash_out_186_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>sha/hash_out_186_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.397</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.397</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sha/hash_out_58_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>7.142</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>sha/hash_out_58_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>sha/hash_out_58_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.397</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.397</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sha/block_512_315_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>7.142</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>sha/block_512_315_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>sha/block_512_315_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.397</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.397</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sha/h3_21_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>7.142</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>sha/h3_21_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>sha/h3_21_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>2793</td>
<td>CLK_d</td>
<td>-6.147</td>
<td>1.455</td>
</tr>
<tr>
<td>1120</td>
<td>reset</td>
<td>7.829</td>
<td>1.432</td>
</tr>
<tr>
<td>1036</td>
<td>rst</td>
<td>3.310</td>
<td>1.771</td>
</tr>
<tr>
<td>771</td>
<td>tmp_chk</td>
<td>3.840</td>
<td>1.894</td>
</tr>
<tr>
<td>513</td>
<td>m15_31_8</td>
<td>3.310</td>
<td>2.064</td>
</tr>
<tr>
<td>260</td>
<td>iter[6]</td>
<td>3.947</td>
<td>1.682</td>
</tr>
<tr>
<td>259</td>
<td>n49347_5</td>
<td>5.088</td>
<td>1.854</td>
</tr>
<tr>
<td>257</td>
<td>n49861_3</td>
<td>5.088</td>
<td>1.341</td>
</tr>
<tr>
<td>257</td>
<td>n8774_4</td>
<td>4.265</td>
<td>1.959</td>
</tr>
<tr>
<td>256</td>
<td>a_31_8</td>
<td>3.310</td>
<td>1.898</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R34C25</td>
<td>91.67%</td>
</tr>
<tr>
<td>R9C23</td>
<td>88.89%</td>
</tr>
<tr>
<td>R41C11</td>
<td>88.89%</td>
</tr>
<tr>
<td>R25C21</td>
<td>88.89%</td>
</tr>
<tr>
<td>R32C26</td>
<td>87.50%</td>
</tr>
<tr>
<td>R33C19</td>
<td>87.50%</td>
</tr>
<tr>
<td>R33C33</td>
<td>87.50%</td>
</tr>
<tr>
<td>R16C13</td>
<td>87.50%</td>
</tr>
<tr>
<td>R42C25</td>
<td>87.50%</td>
</tr>
<tr>
<td>R23C21</td>
<td>87.50%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
