From e7a5e6a406ee625093bf8cc0eb8aac3bc2a2474e Mon Sep 17 00:00:00 2001
From: "Teoh, Ji Sheng" <ji.sheng.teoh@intel.com>
Date: Mon, 1 Nov 2021 12:24:47 +0000
Subject: [PATCH] socfpga_stratix10_socdk: include combined golden hardware
 reference design dtsi

Signed-off-by: Teoh, Ji Sheng <ji.sheng.teoh@intel.com>
---
 arch/arm64/boot/dts/altera/Makefile           |   3 +
 .../boot/dts/altera/fpga_static_region.dts    |  44 +++++
 arch/arm64/boot/dts/altera/persona0.dts       |  34 ++++
 arch/arm64/boot/dts/altera/persona1.dts       |  34 ++++
 .../dts/altera/socfpga_stratix10_ghrd.dtsi    |  85 ++++++++
 .../dts/altera/socfpga_stratix10_pcie.dtsi    |  56 ++++++
 .../dts/altera/socfpga_stratix10_qse.dtsi     | 184 +++++++++---------
 .../dts/altera/socfpga_stratix10_sgmii.dtsi   |  68 +++++++
 .../dts/altera/socfpga_stratix10_socdk.dts    |   3 +
 9 files changed, 414 insertions(+), 97 deletions(-)
 create mode 100644 arch/arm64/boot/dts/altera/fpga_static_region.dts
 create mode 100644 arch/arm64/boot/dts/altera/persona0.dts
 create mode 100644 arch/arm64/boot/dts/altera/persona1.dts
 create mode 100644 arch/arm64/boot/dts/altera/socfpga_stratix10_ghrd.dtsi
 create mode 100644 arch/arm64/boot/dts/altera/socfpga_stratix10_pcie.dtsi
 create mode 100644 arch/arm64/boot/dts/altera/socfpga_stratix10_sgmii.dtsi

diff --git a/arch/arm64/boot/dts/altera/Makefile b/arch/arm64/boot/dts/altera/Makefile
index 08e5fc1b5199..1506cf97c942 100644
--- a/arch/arm64/boot/dts/altera/Makefile
+++ b/arch/arm64/boot/dts/altera/Makefile
@@ -1,4 +1,7 @@
 # SPDX-License-Identifier: GPL-2.0-only
 dtb-$(CONFIG_ARCH_STRATIX10) += socfpga_stratix10_socdk.dtb \
 				socfpga_stratix10_socdk_nand.dtb
+dtb-$(CONFIG_ARCH_STRATIX10) += fpga_static_region.dtb
+dtb-$(CONFIG_ARCH_STRATIX10) += persona0.dtb
+dtb-$(CONFIG_ARCH_STRATIX10) += persona1.dtb
 dtb-$(CONFIG_ARCH_STRATIX10SWVP) += stratix10_swvp.dtb
diff --git a/arch/arm64/boot/dts/altera/fpga_static_region.dts b/arch/arm64/boot/dts/altera/fpga_static_region.dts
new file mode 100644
index 000000000000..459134745d8b
--- /dev/null
+++ b/arch/arm64/boot/dts/altera/fpga_static_region.dts
@@ -0,0 +1,44 @@
+/dts-v1/;
+/plugin/;
+/ {
+	fragment@0 {
+		target-path = "/soc/base_fpga_region";
+		#address-cells = <1>;
+		#size-cells = <1>;
+		__overlay__ {
+			#address-cells = <1>;
+			#size-cells = <1>;
+
+			ranges = <0x00000000 0xF9000000 0x00200000>;
+
+			external-fpga-config;
+
+			clocks = <&clk_0>;
+			clock-names = "fpga_clock";
+
+			clk_0: clk_0 {
+				compatible = "fixed-clock";
+				#clock-cells = <0>;
+				clock-frequency = <100000000>;
+				clock-output-names = "clk_0-clk";
+			};
+
+			fpga_pr_region0 {
+				compatible = "fpga-region";
+				fpga-bridges = <&freeze_controller_0>;
+				ranges;
+				#address-cells = <1>;
+				#size-cells = <1>;
+			};
+
+			freeze_controller_0: freeze_controller@0x0450 {
+				compatible = "altr,freeze_controller-16.1", "altr,freeze-bridge-controller";
+				reg = <0x00000450 0x00000010>;
+				interrupt-parent = <&intc>;
+				/*interrupts = <0 21 4>;*/
+				clocks = <&clk_0>;
+			};
+
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/altera/persona0.dts b/arch/arm64/boot/dts/altera/persona0.dts
new file mode 100644
index 000000000000..0739815a4564
--- /dev/null
+++ b/arch/arm64/boot/dts/altera/persona0.dts
@@ -0,0 +1,34 @@
+/dts-v1/;
+/plugin/;
+/ {
+	fragment@1 {
+		target-path = "/soc/base_fpga_region/fpga_pr_region0";
+		#address-cells = <1>;
+		#size-cells = <1>;
+		__overlay__ {
+			partial-fpga-config;
+			firmware-name = "persona0.rbf";
+			#address-cells = <1>;
+			#size-cells = <1>;
+
+			region-unfreeze-timeout-us = <5000>;
+			region-freeze-timeout-us = <5000>;
+			config-complete-timeout-us = <2000000>;
+
+			pr_region_0_pr_clk_100: pr_region_0_pr_clk_100 {
+				compatible = "fixed-clock";
+				#clock-cells = <0>;
+				clock-frequency = <100000000>;	/* 100.00 MHz */
+				clock-output-names = "pr_region_0_pr_clk_100-clk";
+			};
+
+			pr_region_0_pr_sysid_qsys_0: sysid@0x0800 {
+				compatible = "altr,sysid-16.1", "altr,sysid-1.0";
+				reg = <0x00000800 0x00000008>;
+				clocks = <&pr_region_0_pr_clk_100>;
+				id = <3405707982>;	/* embeddedsw.dts.params.id type NUMBER */
+				timestamp = <0>;	/* embeddedsw.dts.params.timestamp type NUMBER */
+			};
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/altera/persona1.dts b/arch/arm64/boot/dts/altera/persona1.dts
new file mode 100644
index 000000000000..93ec87050cf8
--- /dev/null
+++ b/arch/arm64/boot/dts/altera/persona1.dts
@@ -0,0 +1,34 @@
+/dts-v1/;
+/plugin/;
+/ {
+	fragment@1 {
+		target-path = "/soc/base_fpga_region/fpga_pr_region0";
+		#address-cells = <1>;
+		#size-cells = <1>;
+		__overlay__ {
+			partial-fpga-config;
+			firmware-name = "persona1.rbf";
+			#address-cells = <1>;
+			#size-cells = <1>;
+
+			region-unfreeze-timeout-us = <5000>;
+			region-freeze-timeout-us = <5000>;
+			config-complete-timeout-us = <2000000>;
+
+			pr_region_0_pr_clk_100: pr_region_0_pr_clk_100 {
+				compatible = "fixed-clock";
+				#clock-cells = <0>;
+				clock-frequency = <100000000>;	/* 100.00 MHz */
+				clock-output-names = "pr_region_0_pr_clk_100-clk";
+			};
+
+			pr_region_0_pr_sysid_qsys_0: sysid@0x0900 {
+				compatible = "altr,sysid-16.1", "altr,sysid-1.0";
+				reg = <0x00000900 0x00000008>;
+				clocks = <&pr_region_0_pr_clk_100>;
+				id = <3405707982>;	/* embeddedsw.dts.params.id type NUMBER */
+				timestamp = <0>;	/* embeddedsw.dts.params.timestamp type NUMBER */
+			};
+		};
+	};
+};
diff --git a/arch/arm64/boot/dts/altera/socfpga_stratix10_ghrd.dtsi b/arch/arm64/boot/dts/altera/socfpga_stratix10_ghrd.dtsi
new file mode 100644
index 000000000000..d8f78c4597a8
--- /dev/null
+++ b/arch/arm64/boot/dts/altera/socfpga_stratix10_ghrd.dtsi
@@ -0,0 +1,85 @@
+/*
+* Add this piece of dtsi fragment as #include "socfpga_stratix10_qse.dtsi"
+* in the file socfpga_stratix10_socdk.dts. Compile it in the kernel along with
+* socfpga_stratix10.dtsi.
+*/
+
+/{
+	soc {
+		base_fpga_region {
+
+			fpga_gpio_region {
+				#address-cells = <0x1>;
+				#size-cells = <0x1>;
+				compatible = "fpga-region";
+				external-fpga-config;
+
+				led_pio: gpio@f9001080 {
+						compatible = "altr,pio-1.0";
+						reg = <0xf9001080 0x8>;
+						altr,gpio-bank-width = <4>;
+						#gpio-cells = <2>;
+						gpio-controller;
+						resetvalue = <0>;
+				};
+		
+				button_pio: gpio@f9001060 {
+						compatible = "altr,pio-1.0";
+						reg = <0xf9001060 0x10>;
+						interrupt-parent = <&intc>;
+						interrupts = <0 18 4>;
+						altr,gpio-bank-width = <4>;
+						altr,interrupt-type = <2>;
+										altr,interrupt_type = <2>;
+						#gpio-cells = <2>;
+						gpio-controller;
+				};
+		
+				dipsw_pio: gpio@f9001070 {
+						compatible = "altr,pio-1.0";
+						reg = <0xf9001070 0x10>;
+						interrupt-parent = <&intc>;
+						interrupts = <0 17 4>;
+						altr,gpio-bank-width = <4>;
+						altr,interrupt-type = <3>;
+										altr,interrupt_type = <3>;
+						#gpio-cells = <2>;
+						gpio-controller;
+				};
+		
+				trigger_pio: gpio@f9001040 {
+						compatible = "altr,pio-1.0";
+						reg = <0xf9001040 0x20>;
+						altr,gpio-bank-width = <4>;
+						#gpio-cells = <2>;
+						gpio-controller;
+						resetvalue = <0>;
+				};
+		
+				soc_leds: leds {
+					compatible = "gpio-leds";
+		
+					led_fpga0: fpga0 {
+							label = "fpga_led0";
+							gpios = <&led_pio 0 0>;
+					}; //end fpga0 (led_fpga0)
+		
+					led_fpga1: fpga1 {
+							label = "fpga_led1";
+							gpios = <&led_pio 1 0>;
+					}; //end fpga1 (led_fpga1)
+		
+					led_fpga2: fpga2 {
+							label = "fpga_led2";
+							gpios = <&led_pio 2 0>;
+					}; //end fpga2 (led_fpga2)
+		
+					led_fpga3: fpga3 {
+							label = "fpga_led3";
+							gpios = <&led_pio 3 0>;
+					}; //end fpga3 (led_fpga3)
+				};
+			};
+		};
+	};
+};
\ No newline at end of file
diff --git a/arch/arm64/boot/dts/altera/socfpga_stratix10_pcie.dtsi b/arch/arm64/boot/dts/altera/socfpga_stratix10_pcie.dtsi
new file mode 100644
index 000000000000..ed768fb785a5
--- /dev/null
+++ b/arch/arm64/boot/dts/altera/socfpga_stratix10_pcie.dtsi
@@ -0,0 +1,56 @@
+/*
+* Add this piece of dtsi fragment as #include "socfpga_stratix10_qse.dtsi"
+* in the file socfpga_stratix10_socdk.dts. Compile it in the kernel along with
+* socfpga_stratix10.dtsi.
+*/
+
+/{
+	soc {
+
+		base_fpga_region {
+
+			fpga_pcie_region {
+				#address-cells = <0x1>;
+				#size-cells = <0x1>;
+				compatible = "fpga-region";
+				external-fpga-config;
+	
+				pcie_0_pcie_s10: pcie@a0000000 {
+					compatible = "altr,pcie-root-port-2.0";
+					reg = <0xa0000000 0x200000>,
+						<0x90000000 0x10000000>,
+						<0xf9010000 0x8000>;
+					reg-names = "Hip", "Txs", "Cra";
+					interrupt-parent = <&intc>;
+					interrupts = <0x0 0x14 0x4>;
+					interrupt-controller;
+					#interrupt-cells = <0x1>;
+					device_type = "pci";
+					bus-range = <0x0 0xff>;
+					ranges = <0x82000000 0x0 0x0 0x0 0x10000000 0x0 0x8000000>;
+					msi-parent = <&pcie_0_msi_irq>;
+					#address-cells = <0x3>;
+					#size-cells = <0x2>;
+					dma-coherent;
+					interrupt-map-mask = <0x0 0x0 0x0 0x7>;
+					interrupt-map = <0x0 0x0 0x0 0x1 &pcie_0_pcie_s10 0x1 0x0 0x0 0x0 0x2 &pcie_0_pcie_s10 0x2 0x0 0x0 0x0 0x3 &pcie_0_pcie_s10 0x3 0x0 0x0 0x0 0x4 &pcie_0_pcie_s10 0x4>;
+					linux,phandle = <0x36>;
+					phandle = <0x36>;
+				};
+	
+				pcie_0_msi_irq: msi@f9018080 {
+					compatible = "altr,msi-1.0";
+					reg = <0xf9018080 0x10>,
+						<0xf9018000 0x80>;
+					reg-names = "csr", "vector_slave";
+					interrupt-parent = <&intc>;
+					interrupts = <0x0 0x13 0x4>;
+					msi-controller = <0x1>;
+					num-vectors = <0x20>;
+					linux,phandle = <0x35>;
+					phandle = <0x35>;
+				};
+			};
+		};
+	};
+};
\ No newline at end of file
diff --git a/arch/arm64/boot/dts/altera/socfpga_stratix10_qse.dtsi b/arch/arm64/boot/dts/altera/socfpga_stratix10_qse.dtsi
index ff4a9c194a82..b39f93999337 100644
--- a/arch/arm64/boot/dts/altera/socfpga_stratix10_qse.dtsi
+++ b/arch/arm64/boot/dts/altera/socfpga_stratix10_qse.dtsi
@@ -6,111 +6,101 @@
 
 /{
 	soc {
-		clocks {
-			ptp_ctrl_10G_clk: ptp_ctrl_10G_clk {
-				#clock-cells = <0>;
-				compatible = "fixed-clock";
-				clock-frequency = <312500000>;
-				clock-output-names = "ptp_ctrl_10G_clk-clk";
-			};
-		};
 
 		i2c0: i2c@ffc02800 {
 			status = "okay";
 		};
 
-		s10_hps_bridges: bridge@80000000 {
-			compatible = "simple-bus";
-			reg = <0x80000000 0x60000000>,
-				<0xf9000000 0x00100000>;
-			reg-names = "axi_h2f", "axi_h2f_lw";
-			#address-cells = <0x2>;
-			#size-cells = <0x1>;
-			ranges = <0x00000000 0x00000000 0x80000000 0x00040000>,
-				<0x00000001 0x00020000 0xf9020000 0x00001000>,
-				<0x00000001 0x00022000 0xf9022000 0x00002000>,
-				<0x00000001 0x00026000 0xf9026000 0x00000040>,
-				<0x00000001 0x00000420 0xf9000420 0x00000020>,
-				<0x00000001 0x00000400 0xf9000400 0x00000020>,
-				<0x00000001 0x00000520 0xf9000520 0x00000020>,
-				<0x00000001 0x00000500 0xf9000500 0x00000020>,
-				<0x00000001 0x00000540 0xf9000540 0x00000020>,
-				<0x00000001 0x00030100 0xf9030100 0x00000010>,
-				<0x00000001 0x00000300 0xf9000300 0x00000010>,
-				<0x00000001 0x00000310 0xf9000310 0x00000010>;
-
-			qse_0_qse: ethernet@0x100020000 {
-				compatible = "altr,qse-msgdma-2.0";
-				reg-names = "control_port", "xcvr_ctrl", "tod_ctrl",
-						"tx_csr", "tx_pref", "rx_csr", "rx_pref",
-						"rx_fifo", "phy_reconfig_csr";
-				reg = <0x00000001 0x00020000 0x00001000>,
-					<0x00000001 0x00022000 0x00002000>,
-					<0x00000001 0x00026000 0x00000040>,
-					<0x00000001 0x00000420 0x00000020>,
-					<0x00000001 0x00000400 0x00000020>,
-					<0x00000001 0x00000520 0x00000020>,
-					<0x00000001 0x00000500 0x00000020>,
-					<0x00000001 0x00000540 0x00000020>,
-					<0x00000001 0x00030100 0x00000010>;
-				dma-coherent;
-				phy-mode = "10gbase-kr";
-				sfp = <&sfp_eth0>;
-				clocks = <&ptp_ctrl_10G_clk>;
-				clock-names = "tod_clk";
-				interrupt-parent = <&intc>;
-				interrupt-names = "tx_irq", "rx_irq";
-				interrupts = <0 21 4>,
-						<0 22 4>;
-				rx-fifo-depth = <0x20000>;
-				tx-fifo-depth = <0x1000>;
-				rx-fifo-almost-full = <0x10000>;
-				rx-fifo-almost-empty = <0x8000>;
-				local-mac-address = [00 00 00 00 00 00];
-				altr,tx-pma-delay-ns = <0xD>;
-				altr,rx-pma-delay-ns = <0x8>;
-				altr,tx-pma-delay-fns = <0x24D>;
-				altr,rx-pma-delay-fns = <0x3E97>;
-				altr,has-ptp;
-				status = "okay";
-			};
+		base_fpga_region {
 
-			sfp_eth0: sfp-eth0 {
-				compatible = "sff,sfp";
-				i2c-bus = <&i2c0>;
-				los-gpio = <&mge_10g_status_pio 0 GPIO_ACTIVE_HIGH>;
-				mod-def0-gpio = <&mge_10g_status_pio 2 GPIO_ACTIVE_LOW>;
-				maximum-power-milliwatt = <1000>;
-				pinctrl-names = "default";
-				pinctrl-0 = <&sfp_ctrl_pio &mge_10g_status_pio>;
-				tx-disable-gpio = <&sfp_ctrl_pio 0 GPIO_ACTIVE_HIGH>;
-				tx-fault-gpio = <&mge_10g_status_pio 1 GPIO_ACTIVE_HIGH>;
-				rate-select0-gpio = <&sfp_ctrl_pio 2 GPIO_ACTIVE_HIGH>;
-			};
+			fpga_qse_region {
+				#address-cells = <0x1>;
+				#size-cells = <0x1>;
+				compatible = "fpga-region";
+				external-fpga-config;
 
-			sfp_ctrl_pio: gpio@300 {
-				compatible = "altr,pio-1.0";
-				reg = <0x00000001 0x00000300 0x10>;
-				interrupt-parent = <&intc>;
-				interrupts = <0 23 4>;
-				altr,gpio-bank-width = <4>;
-				altr,interrupt-type = <2>;
-				altr,interrupt_type = <2>;
-				#gpio-cells = <2>;
-				gpio-controller;
-			};
+				clocks {
+					ptp_ctrl_10G_clk: ptp_ctrl_10G_clk {
+						#clock-cells = <0>;
+						compatible = "fixed-clock";
+						clock-frequency = <312500000>;
+						clock-output-names = "ptp_ctrl_10G_clk-clk";
+					};
+				};
 
-			mge_10g_status_pio: gpio@310 {
-				compatible = "altr,pio-1.0";
-				reg = <0x00000001 0x00000310 0x10>;
-				interrupt-parent = <&intc>;
-				interrupts = <0 24 4>;
-				altr,gpio-bank-width = <4>;
-				altr,interrupt-type = <2>;
-				altr,interrupt_type = <2>;
-				#gpio-cells = <2>;
-				gpio-controller;
+				qse_0_qse: ethernet@0xf9020000 {
+					compatible = "altr,qse-msgdma-2.0";
+					reg-names = "control_port", "xcvr_ctrl", "tod_ctrl",
+							"tx_csr", "tx_pref", "rx_csr", "rx_pref",
+							"rx_fifo", "phy_reconfig_csr";
+					reg = <0xf9020000 0x00001000>,
+						<0xf9022000 0x00002000>,
+						<0xf9026000 0x00000040>,
+						<0xf9002020 0x00000020>,
+						<0xf9002000 0x00000020>,
+						<0xf9002120 0x00000020>,
+						<0xf9002100 0x00000020>,
+						<0xf9002140 0x00000020>,
+						<0xf9030100 0x00000010>;
+					dma-coherent;
+					phy-mode = "10gbase-kr";
+					sfp = <&sfp_eth0>;
+					clocks = <&ptp_ctrl_10G_clk>;
+					clock-names = "tod_clk";
+					interrupt-parent = <&intc>;
+					interrupt-names = "tx_irq", "rx_irq";
+					interrupts = <0 21 4>,
+							<0 22 4>;
+					rx-fifo-depth = <0x20000>;
+					tx-fifo-depth = <0x1000>;
+					rx-fifo-almost-full = <0x10000>;
+					rx-fifo-almost-empty = <0x8000>;
+					local-mac-address = [00 00 00 00 00 00];
+					altr,tx-pma-delay-ns = <0xD>;
+					altr,rx-pma-delay-ns = <0x8>;
+					altr,tx-pma-delay-fns = <0x24D>;
+					altr,rx-pma-delay-fns = <0x3E97>;
+					altr,has-ptp;
+					status = "okay";
+				};
+	
+				sfp_eth0: sfp-eth0 {
+					compatible = "sff,sfp";
+					i2c-bus = <&i2c0>;
+					los-gpio = <&mge_10g_status_pio 0 GPIO_ACTIVE_HIGH>;
+					mod-def0-gpio = <&mge_10g_status_pio 2 GPIO_ACTIVE_LOW>;
+					maximum-power-milliwatt = <1000>;
+					pinctrl-names = "default";
+					pinctrl-0 = <&sfp_ctrl_pio &mge_10g_status_pio>;
+					tx-disable-gpio = <&sfp_ctrl_pio 0 GPIO_ACTIVE_HIGH>;
+					tx-fault-gpio = <&mge_10g_status_pio 1 GPIO_ACTIVE_HIGH>;
+					rate-select0-gpio = <&sfp_ctrl_pio 2 GPIO_ACTIVE_HIGH>;
+				};
+	
+				sfp_ctrl_pio: gpio@f9000300 {
+					compatible = "altr,pio-1.0";
+					reg = <0xf9000300 0x10>;
+					interrupt-parent = <&intc>;
+					interrupts = <0 23 4>;
+					altr,gpio-bank-width = <4>;
+					altr,interrupt-type = <2>;
+					altr,interrupt_type = <2>;
+					#gpio-cells = <2>;
+					gpio-controller;
+				};
+	
+				mge_10g_status_pio: gpio@f9000310 {
+					compatible = "altr,pio-1.0";
+					reg = <0xf9000310 0x10>;
+					interrupt-parent = <&intc>;
+					interrupts = <0 24 4>;
+					altr,gpio-bank-width = <4>;
+					altr,interrupt-type = <2>;
+					altr,interrupt_type = <2>;
+					#gpio-cells = <2>;
+					gpio-controller;
+				};
 			};
 		};
 	};
-};
+};
\ No newline at end of file
diff --git a/arch/arm64/boot/dts/altera/socfpga_stratix10_sgmii.dtsi b/arch/arm64/boot/dts/altera/socfpga_stratix10_sgmii.dtsi
new file mode 100644
index 000000000000..eb196c712ef1
--- /dev/null
+++ b/arch/arm64/boot/dts/altera/socfpga_stratix10_sgmii.dtsi
@@ -0,0 +1,68 @@
+/*
+* Add this piece of dtsi fragment as #include "socfpga_stratix10_sgmii.dtsi"
+* in the file socfpga_stratix10_socdk.dts. Compile it in the kernel along with
+* socfpga_stratix10.dtsi.
+*/
+
+/{
+	soc {
+
+		base_fpga_region {
+		
+			fpga_sgmii_region {
+				#address-cells = <0x1>;
+				#size-cells = <0x1>;
+				compatible = "fpga-region";
+				external-fpga-config;
+
+				clocks {
+					sgmii_1_clk_0: sgmii_1_clk_0 {
+							compatible = "fixed-clock";
+							#clock-cells = <0>;
+							clock-frequency = <125000000>;  /* 125.00 MHz */
+							clock-output-names = "sgmii_1_clk_0-out_clk";
+					};
+	
+					sgmii_1_clk_125: sgmii_1_clk_125 {
+							compatible = "fixed-clock";
+							#clock-cells = <0>;
+							clock-frequency = <125000000>;  /* 125.00 MHz */
+							clock-output-names = "sgmii_1_clk_125-out_clk";
+					};
+	
+					sgmii_2_clk_0: sgmii_2_clk_0 {
+							compatible = "fixed-clock";
+							#clock-cells = <0>;
+							clock-frequency = <125000000>;  /* 125.00 MHz */
+							clock-output-names = "sgmii_2_clk_0-out_clk";
+					};
+	
+					sgmii_2_clk_125: sgmii_2_clk_125 {
+							compatible = "fixed-clock";
+							#clock-cells = <0>;
+							clock-frequency = <125000000>;  /* 125.00 MHz */
+							clock-output-names = "sgmii_2_clk_125-out_clk";
+					};
+				};
+
+				sgmii_1_gmii2sgmii: phy@f9003000 {
+						compatible = "altr,gmii-to-sgmii-2.0";
+						reg = <0xf9003000 0x00000040>,
+								<0xf9003040 0x00000008>;
+						reg-names = "eth_tse_control_port", "gmii_to_sgmii_adapter_avalon_slave";
+						clocks = <&sgmii_1_clk_0 &gmac1 1 &sgmii_1_clk_125 &sgmii_1_clk_125>;
+						clock-names = "clock_in", "emac_gtx_clk", "tse_pcs_ref_clk_clock_connection", "tse_rx_cdr_refclk";
+				}; //end phy@0x100000040 (sgmii_1_gmii2sgmii)
+	
+				sgmii_2_gmii2sgmii: phy@f9003080 {
+						compatible = "altr,gmii-to-sgmii-2.0";
+						reg = <0xf9003080 0x00000040>,
+								<0xf90030c0 0x00000008>;
+						reg-names = "eth_tse_control_port", "gmii_to_sgmii_adapter_avalon_slave";
+						clocks = <&sgmii_2_clk_0 &gmac2 1 &sgmii_2_clk_125 &sgmii_2_clk_125>;
+						clock-names = "clock_in", "emac_gtx_clk", "tse_pcs_ref_clk_clock_connection", "tse_rx_cdr_refclk";
+				};
+			};
+		};
+	};
+};
\ No newline at end of file
diff --git a/arch/arm64/boot/dts/altera/socfpga_stratix10_socdk.dts b/arch/arm64/boot/dts/altera/socfpga_stratix10_socdk.dts
index 4019f176a23f..e76bef7e9e76 100644
--- a/arch/arm64/boot/dts/altera/socfpga_stratix10_socdk.dts
+++ b/arch/arm64/boot/dts/altera/socfpga_stratix10_socdk.dts
@@ -5,6 +5,9 @@
 
 #include "socfpga_stratix10.dtsi"
 #include "socfpga_stratix10_qse.dtsi"
+#include "socfpga_stratix10_ghrd.dtsi"
+#include "socfpga_stratix10_pcie.dtsi"
+#include "socfpga_stratix10_sgmii.dtsi"
 
 / {
 	model = "SoCFPGA Stratix 10 SoCDK";
-- 
2.17.1

