

================================================================
== Vivado HLS Report for 'conv2d'
================================================================
* Date:           Thu Dec 19 02:29:48 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        cv2d
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  490|  490|  490|  490|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                        |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- conv2d_label0         |  489|  489|       163|          -|          -|     3|    no    |
        | + conv2d_label0.1      |   10|   10|         2|          -|          -|     5|    no    |
        | + conv2d_label0.2      |   10|   10|         2|          -|          -|     5|    no    |
        | + conv2d_label0.3      |   10|   10|         2|          -|          -|     5|    no    |
        | + conv2d_label0.4      |   10|   10|         2|          -|          -|     5|    no    |
        | + conv2d_label0.5      |   10|   10|         2|          -|          -|     5|    no    |
        | + conv2d_label0.6      |   10|   10|         2|          -|          -|     5|    no    |
        | + conv2d_label0.7      |   42|   42|        14|          -|          -|     3|    no    |
        |  ++ conv2d_label0.7.1  |   12|   12|         4|          -|          -|     3|    no    |
        | + conv2d_label0.8      |   42|   42|        14|          -|          -|     3|    no    |
        |  ++ conv2d_label0.8.1  |   12|   12|         4|          -|          -|     3|    no    |
        | + conv2d_label0.9      |   42|   42|        14|          -|          -|     3|    no    |
        |  ++ conv2d_label0.9.1  |   12|   12|         4|          -|          -|     3|    no    |
        +------------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond8 & !tmp)
	9  / (!exitcond8 & tmp)
3 --> 
	4  / (!exitcond4)
	5  / (exitcond4)
4 --> 
	3  / true
5 --> 
	6  / (!exitcond4_1)
	7  / (exitcond4_1)
6 --> 
	5  / true
7 --> 
	8  / (!tmp & !exitcond3)
	13  / (tmp & !exitcond6_2)
	14  / (tmp & exitcond6_2) | (!tmp & exitcond3)
8 --> 
	7  / true
9 --> 
	10  / (!exitcond6)
	11  / (exitcond6)
10 --> 
	9  / true
11 --> 
	12  / (!exitcond6_1)
	7  / (exitcond6_1)
12 --> 
	11  / true
13 --> 
	7  / true
14 --> 
	15  / (!exitcond1)
	19  / (exitcond1)
15 --> 
	16  / (!exitcond)
	14  / (exitcond)
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	15  / true
19 --> 
	20  / (!exitcond1_1)
	24  / (exitcond1_1)
20 --> 
	21  / (!exitcond_1)
	19  / (exitcond_1)
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	20  / true
24 --> 
	25  / (!exitcond1_2)
	2  / (exitcond1_2)
25 --> 
	26  / (!exitcond_2)
	24  / (exitcond_2)
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	25  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([25 x i32]* %input_r) nounwind, !map !7"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9 x i32]* %kernel) nounwind, !map !13"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9 x i32]* %output_r) nounwind, !map !19"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @conv2d_str) nounwind"   --->   Operation 32 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%line_buffer_0 = alloca [5 x i32], align 4" [conv2D.c:9]   --->   Operation 33 'alloca' 'line_buffer_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%line_buffer_1 = alloca [5 x i32], align 4" [conv2D.c:9]   --->   Operation 34 'alloca' 'line_buffer_1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%line_buffer_2 = alloca [5 x i32], align 4" [conv2D.c:9]   --->   Operation 35 'alloca' 'line_buffer_2' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([25 x i32]* %input_r, [1 x i8]* @p_str4, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4) nounwind" [conv2D.c:7]   --->   Operation 36 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([25 x i32]* %input_r, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [conv2D.c:7]   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecMemCore([9 x i32]* %kernel, [1 x i8]* @p_str8, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str8, i32 -1, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8) nounwind" [conv2D.c:7]   --->   Operation 38 'specmemcore' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([9 x i32]* %kernel, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [conv2D.c:7]   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecMemCore([9 x i32]* %output_r, [1 x i8]* @p_str9, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str9, i32 -1, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9) nounwind" [conv2D.c:7]   --->   Operation 40 'specmemcore' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([9 x i32]* %output_r, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [conv2D.c:7]   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [conv2D.c:7]   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.76ns)   --->   "br label %1" [conv2D.c:17]   --->   Operation 43 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%x = phi i2 [ 0, %0 ], [ %x_1, %18 ]"   --->   Operation 44 'phi' 'x' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%x_cast = zext i2 %x to i3" [conv2D.c:17]   --->   Operation 45 'zext' 'x_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.95ns)   --->   "%exitcond8 = icmp eq i2 %x, -1" [conv2D.c:17]   --->   Operation 46 'icmp' 'exitcond8' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 47 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.56ns)   --->   "%x_1 = add i2 %x, 1" [conv2D.c:17]   --->   Operation 48 'add' 'x_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %exitcond8, label %20, label %2" [conv2D.c:17]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str3) nounwind" [conv2D.c:17]   --->   Operation 50 'specloopname' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str3) nounwind" [conv2D.c:17]   --->   Operation 51 'specregionbegin' 'tmp_1' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.95ns)   --->   "%tmp = icmp eq i2 %x, 0" [conv2D.c:23]   --->   Operation 52 'icmp' 'tmp' <Predicate = (!exitcond8)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %tmp, label %.preheader11.0, label %.preheader10.0" [conv2D.c:23]   --->   Operation 53 'br' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str6) nounwind" [conv2D.c:33]   --->   Operation 54 'specregionbegin' 'tmp_5' <Predicate = (!exitcond8 & !tmp)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.76ns)   --->   "br label %3" [conv2D.c:35]   --->   Operation 55 'br' <Predicate = (!exitcond8 & !tmp)> <Delay = 1.76>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str5) nounwind" [conv2D.c:25]   --->   Operation 56 'specregionbegin' 'tmp_4' <Predicate = (!exitcond8 & tmp)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.76ns)   --->   "br label %8" [conv2D.c:27]   --->   Operation 57 'br' <Predicate = (!exitcond8 & tmp)> <Delay = 1.76>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "ret void" [conv2D.c:62]   --->   Operation 58 'ret' <Predicate = (exitcond8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%j2 = phi i3 [ 0, %.preheader10.0 ], [ %j_3, %4 ]" [conv2D.c:35]   --->   Operation 59 'phi' 'j2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.13ns)   --->   "%exitcond4 = icmp eq i3 %j2, -3" [conv2D.c:35]   --->   Operation 60 'icmp' 'exitcond4' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 61 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (1.65ns)   --->   "%j_3 = add i3 %j2, 1" [conv2D.c:35]   --->   Operation 62 'add' 'j_3' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.preheader10.1, label %4" [conv2D.c:35]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_3 = zext i3 %j2 to i64" [conv2D.c:36]   --->   Operation 64 'zext' 'tmp_3' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%line_buffer_1_addr = getelementptr [5 x i32]* %line_buffer_1, i64 0, i64 %tmp_3" [conv2D.c:36]   --->   Operation 65 'getelementptr' 'line_buffer_1_addr' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_3 : Operation 66 [2/2] (2.32ns)   --->   "%line_buffer_1_load = load i32* %line_buffer_1_addr, align 4" [conv2D.c:36]   --->   Operation 66 'load' 'line_buffer_1_load' <Predicate = (!exitcond4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str6, i32 %tmp_5) nounwind" [conv2D.c:38]   --->   Operation 67 'specregionend' 'empty_6' <Predicate = (exitcond4)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str6) nounwind" [conv2D.c:33]   --->   Operation 68 'specregionbegin' 'tmp_7' <Predicate = (exitcond4)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (1.76ns)   --->   "br label %5" [conv2D.c:35]   --->   Operation 69 'br' <Predicate = (exitcond4)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 4.64>
ST_4 : Operation 70 [1/2] (2.32ns)   --->   "%line_buffer_1_load = load i32* %line_buffer_1_addr, align 4" [conv2D.c:36]   --->   Operation 70 'load' 'line_buffer_1_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%line_buffer_0_addr_1 = getelementptr [5 x i32]* %line_buffer_0, i64 0, i64 %tmp_3" [conv2D.c:36]   --->   Operation 71 'getelementptr' 'line_buffer_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (2.32ns)   --->   "store i32 %line_buffer_1_load, i32* %line_buffer_0_addr_1, align 4" [conv2D.c:36]   --->   Operation 72 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "br label %3" [conv2D.c:35]   --->   Operation 73 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 3.43>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%j2_1 = phi i3 [ 0, %.preheader10.1 ], [ %j_3_1, %6 ]" [conv2D.c:35]   --->   Operation 74 'phi' 'j2_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (1.13ns)   --->   "%exitcond4_1 = icmp eq i3 %j2_1, -3" [conv2D.c:35]   --->   Operation 75 'icmp' 'exitcond4_1' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 76 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (1.65ns)   --->   "%j_3_1 = add i3 %j2_1, 1" [conv2D.c:35]   --->   Operation 77 'add' 'j_3_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "br i1 %exitcond4_1, label %.preheader10.2, label %6" [conv2D.c:35]   --->   Operation 78 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_7_1 = zext i3 %j2_1 to i64" [conv2D.c:36]   --->   Operation 79 'zext' 'tmp_7_1' <Predicate = (!exitcond4_1)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%line_buffer_2_addr = getelementptr [5 x i32]* %line_buffer_2, i64 0, i64 %tmp_7_1" [conv2D.c:36]   --->   Operation 80 'getelementptr' 'line_buffer_2_addr' <Predicate = (!exitcond4_1)> <Delay = 0.00>
ST_5 : Operation 81 [2/2] (2.32ns)   --->   "%line_buffer_2_load = load i32* %line_buffer_2_addr, align 4" [conv2D.c:36]   --->   Operation 81 'load' 'line_buffer_2_load' <Predicate = (!exitcond4_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str6, i32 %tmp_7) nounwind" [conv2D.c:38]   --->   Operation 82 'specregionend' 'empty_8' <Predicate = (exitcond4_1)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (1.65ns)   --->   "%tmp_2 = add i3 %x_cast, 2" [conv2D.c:41]   --->   Operation 83 'add' 'tmp_2' <Predicate = (exitcond4_1)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_3_cast = zext i3 %tmp_2 to i6" [conv2D.c:41]   --->   Operation 84 'zext' 'tmp_3_cast' <Predicate = (exitcond4_1)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_14 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %tmp_2, i2 0)" [conv2D.c:41]   --->   Operation 85 'bitconcatenate' 'tmp_14' <Predicate = (exitcond4_1)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i5 %tmp_14 to i6" [conv2D.c:41]   --->   Operation 86 'zext' 'p_shl_cast' <Predicate = (exitcond4_1)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (1.78ns)   --->   "%tmp_16 = add i6 %tmp_3_cast, %p_shl_cast" [conv2D.c:41]   --->   Operation 87 'add' 'tmp_16' <Predicate = (exitcond4_1)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (1.76ns)   --->   "br label %.preheader9" [conv2D.c:40]   --->   Operation 88 'br' <Predicate = (exitcond4_1)> <Delay = 1.76>

State 6 <SV = 4> <Delay = 4.64>
ST_6 : Operation 89 [1/2] (2.32ns)   --->   "%line_buffer_2_load = load i32* %line_buffer_2_addr, align 4" [conv2D.c:36]   --->   Operation 89 'load' 'line_buffer_2_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%line_buffer_1_addr_2 = getelementptr [5 x i32]* %line_buffer_1, i64 0, i64 %tmp_7_1" [conv2D.c:36]   --->   Operation 90 'getelementptr' 'line_buffer_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (2.32ns)   --->   "store i32 %line_buffer_2_load, i32* %line_buffer_1_addr_2, align 4" [conv2D.c:36]   --->   Operation 91 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "br label %5" [conv2D.c:35]   --->   Operation 92 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 4> <Delay = 4.14>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%j3 = phi i3 [ %j_2, %7 ], [ 0, %.preheader10.2 ]"   --->   Operation 93 'phi' 'j3' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (1.13ns)   --->   "%exitcond3 = icmp eq i3 %j3, -3" [conv2D.c:40]   --->   Operation 94 'icmp' 'exitcond3' <Predicate = (!tmp)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 95 'speclooptripcount' 'empty_10' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (1.65ns)   --->   "%j_2 = add i3 %j3, 1" [conv2D.c:40]   --->   Operation 96 'add' 'j_2' <Predicate = (!tmp)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.loopexit.loopexit, label %7" [conv2D.c:40]   --->   Operation 97 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_cast = zext i3 %j3 to i6" [conv2D.c:41]   --->   Operation 98 'zext' 'tmp_cast' <Predicate = (!tmp & !exitcond3)> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (1.82ns)   --->   "%tmp_22 = add i6 %tmp_16, %tmp_cast" [conv2D.c:41]   --->   Operation 99 'add' 'tmp_22' <Predicate = (!tmp & !exitcond3)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_25_cast = zext i6 %tmp_22 to i64" [conv2D.c:41]   --->   Operation 100 'zext' 'tmp_25_cast' <Predicate = (!tmp & !exitcond3)> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%input_addr_3 = getelementptr [25 x i32]* %input_r, i64 0, i64 %tmp_25_cast" [conv2D.c:41]   --->   Operation 101 'getelementptr' 'input_addr_3' <Predicate = (!tmp & !exitcond3)> <Delay = 0.00>
ST_7 : Operation 102 [2/2] (2.32ns)   --->   "%input_load_1 = load i32* %input_addr_3, align 4" [conv2D.c:41]   --->   Operation 102 'load' 'input_load_1' <Predicate = (!tmp & !exitcond3)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 103 'br' <Predicate = (!tmp & exitcond3)> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%j_4 = phi i3 [ 0, %.preheader11.2 ], [ %j_1_2, %13 ]" [conv2D.c:27]   --->   Operation 104 'phi' 'j_4' <Predicate = (tmp)> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (1.13ns)   --->   "%exitcond6_2 = icmp eq i3 %j_4, -3" [conv2D.c:27]   --->   Operation 105 'icmp' 'exitcond6_2' <Predicate = (tmp)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 106 'speclooptripcount' 'empty_16' <Predicate = (tmp)> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (1.65ns)   --->   "%j_1_2 = add i3 %j_4, 1" [conv2D.c:27]   --->   Operation 107 'add' 'j_1_2' <Predicate = (tmp)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "br i1 %exitcond6_2, label %.preheader11.3, label %13" [conv2D.c:27]   --->   Operation 108 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_8_2_cast = zext i3 %j_4 to i4" [conv2D.c:28]   --->   Operation 109 'zext' 'tmp_8_2_cast' <Predicate = (tmp & !exitcond6_2)> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (1.73ns)   --->   "%tmp_21 = add i4 %tmp_8_2_cast, -6" [conv2D.c:28]   --->   Operation 110 'add' 'tmp_21' <Predicate = (tmp & !exitcond6_2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_24_cast = zext i4 %tmp_21 to i64" [conv2D.c:28]   --->   Operation 111 'zext' 'tmp_24_cast' <Predicate = (tmp & !exitcond6_2)> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%input_addr_2 = getelementptr [25 x i32]* %input_r, i64 0, i64 %tmp_24_cast" [conv2D.c:28]   --->   Operation 112 'getelementptr' 'input_addr_2' <Predicate = (tmp & !exitcond6_2)> <Delay = 0.00>
ST_7 : Operation 113 [2/2] (2.32ns)   --->   "%input_load_2 = load i32* %input_addr_2, align 4" [conv2D.c:28]   --->   Operation 113 'load' 'input_load_2' <Predicate = (tmp & !exitcond6_2)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str5, i32 %tmp_9) nounwind" [conv2D.c:30]   --->   Operation 114 'specregionend' 'empty_15' <Predicate = (tmp & exitcond6_2)> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 115 'br' <Predicate = (tmp & exitcond6_2)> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_9_cast = zext i2 %x to i5" [conv2D.c:17]   --->   Operation 116 'zext' 'tmp_9_cast' <Predicate = (tmp & exitcond6_2) | (!tmp & exitcond3)> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_23 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %x, i2 0)" [conv2D.c:17]   --->   Operation 117 'bitconcatenate' 'tmp_23' <Predicate = (tmp & exitcond6_2) | (!tmp & exitcond3)> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i4 %tmp_23 to i5" [conv2D.c:59]   --->   Operation 118 'zext' 'p_shl1_cast' <Predicate = (tmp & exitcond6_2) | (!tmp & exitcond3)> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (1.73ns)   --->   "%tmp_24 = sub i5 %p_shl1_cast, %tmp_9_cast" [conv2D.c:59]   --->   Operation 119 'sub' 'tmp_24' <Predicate = (tmp & exitcond6_2) | (!tmp & exitcond3)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_27_cast = sext i5 %tmp_24 to i64" [conv2D.c:59]   --->   Operation 120 'sext' 'tmp_27_cast' <Predicate = (tmp & exitcond6_2) | (!tmp & exitcond3)> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [9 x i32]* %output_r, i64 0, i64 %tmp_27_cast" [conv2D.c:59]   --->   Operation 121 'getelementptr' 'output_addr' <Predicate = (tmp & exitcond6_2) | (!tmp & exitcond3)> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (1.78ns)   --->   "%tmp_25 = add i5 %tmp_24, 1" [conv2D.c:59]   --->   Operation 122 'add' 'tmp_25' <Predicate = (tmp & exitcond6_2) | (!tmp & exitcond3)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_28_cast = sext i5 %tmp_25 to i64" [conv2D.c:59]   --->   Operation 123 'sext' 'tmp_28_cast' <Predicate = (tmp & exitcond6_2) | (!tmp & exitcond3)> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%output_addr_1 = getelementptr [9 x i32]* %output_r, i64 0, i64 %tmp_28_cast" [conv2D.c:59]   --->   Operation 124 'getelementptr' 'output_addr_1' <Predicate = (tmp & exitcond6_2) | (!tmp & exitcond3)> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (1.78ns)   --->   "%tmp_26 = add i5 %tmp_24, 2" [conv2D.c:59]   --->   Operation 125 'add' 'tmp_26' <Predicate = (tmp & exitcond6_2) | (!tmp & exitcond3)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_29_cast = sext i5 %tmp_26 to i64" [conv2D.c:59]   --->   Operation 126 'sext' 'tmp_29_cast' <Predicate = (tmp & exitcond6_2) | (!tmp & exitcond3)> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%output_addr_2 = getelementptr [9 x i32]* %output_r, i64 0, i64 %tmp_29_cast" [conv2D.c:59]   --->   Operation 127 'getelementptr' 'output_addr_2' <Predicate = (tmp & exitcond6_2) | (!tmp & exitcond3)> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str7) nounwind" [conv2D.c:46]   --->   Operation 128 'specregionbegin' 'tmp_11' <Predicate = (tmp & exitcond6_2) | (!tmp & exitcond3)> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (1.76ns)   --->   "br label %.loopexit7" [conv2D.c:52]   --->   Operation 129 'br' <Predicate = (tmp & exitcond6_2) | (!tmp & exitcond3)> <Delay = 1.76>

State 8 <SV = 5> <Delay = 4.64>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_s = zext i3 %j3 to i64" [conv2D.c:41]   --->   Operation 130 'zext' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 131 [1/2] (2.32ns)   --->   "%input_load_1 = load i32* %input_addr_3, align 4" [conv2D.c:41]   --->   Operation 131 'load' 'input_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%line_buffer_2_addr_2 = getelementptr [5 x i32]* %line_buffer_2, i64 0, i64 %tmp_s" [conv2D.c:41]   --->   Operation 132 'getelementptr' 'line_buffer_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (2.32ns)   --->   "store i32 %input_load_1, i32* %line_buffer_2_addr_2, align 4" [conv2D.c:41]   --->   Operation 133 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "br label %.preheader9" [conv2D.c:40]   --->   Operation 134 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 2> <Delay = 2.32>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%j = phi i3 [ 0, %.preheader11.0 ], [ %j_1, %9 ]" [conv2D.c:27]   --->   Operation 135 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (1.13ns)   --->   "%exitcond6 = icmp eq i3 %j, -3" [conv2D.c:27]   --->   Operation 136 'icmp' 'exitcond6' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 137 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 138 [1/1] (1.65ns)   --->   "%j_1 = add i3 %j, 1" [conv2D.c:27]   --->   Operation 138 'add' 'j_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 139 [1/1] (0.00ns)   --->   "br i1 %exitcond6, label %.preheader11.1, label %9" [conv2D.c:27]   --->   Operation 139 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_8 = zext i3 %j to i64" [conv2D.c:28]   --->   Operation 140 'zext' 'tmp_8' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [25 x i32]* %input_r, i64 0, i64 %tmp_8" [conv2D.c:28]   --->   Operation 141 'getelementptr' 'input_addr' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_9 : Operation 142 [2/2] (2.32ns)   --->   "%input_load = load i32* %input_addr, align 4" [conv2D.c:28]   --->   Operation 142 'load' 'input_load' <Predicate = (!exitcond6)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_9 : Operation 143 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str5, i32 %tmp_4) nounwind" [conv2D.c:30]   --->   Operation 143 'specregionend' 'empty_11' <Predicate = (exitcond6)> <Delay = 0.00>
ST_9 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str5) nounwind" [conv2D.c:25]   --->   Operation 144 'specregionbegin' 'tmp_6' <Predicate = (exitcond6)> <Delay = 0.00>
ST_9 : Operation 145 [1/1] (1.76ns)   --->   "br label %10" [conv2D.c:27]   --->   Operation 145 'br' <Predicate = (exitcond6)> <Delay = 1.76>

State 10 <SV = 3> <Delay = 4.64>
ST_10 : Operation 146 [1/2] (2.32ns)   --->   "%input_load = load i32* %input_addr, align 4" [conv2D.c:28]   --->   Operation 146 'load' 'input_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_10 : Operation 147 [1/1] (0.00ns)   --->   "%line_buffer_0_addr = getelementptr [5 x i32]* %line_buffer_0, i64 0, i64 %tmp_8" [conv2D.c:28]   --->   Operation 147 'getelementptr' 'line_buffer_0_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 148 [1/1] (2.32ns)   --->   "store i32 %input_load, i32* %line_buffer_0_addr, align 4" [conv2D.c:28]   --->   Operation 148 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "br label %8" [conv2D.c:27]   --->   Operation 149 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 3> <Delay = 4.05>
ST_11 : Operation 150 [1/1] (0.00ns)   --->   "%j_s = phi i3 [ 0, %.preheader11.1 ], [ %j_1_1, %11 ]" [conv2D.c:27]   --->   Operation 150 'phi' 'j_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 151 [1/1] (1.13ns)   --->   "%exitcond6_1 = icmp eq i3 %j_s, -3" [conv2D.c:27]   --->   Operation 151 'icmp' 'exitcond6_1' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 152 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 152 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 153 [1/1] (1.65ns)   --->   "%j_1_1 = add i3 %j_s, 1" [conv2D.c:27]   --->   Operation 153 'add' 'j_1_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 154 [1/1] (0.00ns)   --->   "br i1 %exitcond6_1, label %.preheader11.2, label %11" [conv2D.c:27]   --->   Operation 154 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_8_1_cast = zext i3 %j_s to i4" [conv2D.c:28]   --->   Operation 155 'zext' 'tmp_8_1_cast' <Predicate = (!exitcond6_1)> <Delay = 0.00>
ST_11 : Operation 156 [1/1] (1.73ns)   --->   "%tmp_10 = add i4 %tmp_8_1_cast, 5" [conv2D.c:28]   --->   Operation 156 'add' 'tmp_10' <Predicate = (!exitcond6_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_21_cast = zext i4 %tmp_10 to i64" [conv2D.c:28]   --->   Operation 157 'zext' 'tmp_21_cast' <Predicate = (!exitcond6_1)> <Delay = 0.00>
ST_11 : Operation 158 [1/1] (0.00ns)   --->   "%input_addr_1 = getelementptr [25 x i32]* %input_r, i64 0, i64 %tmp_21_cast" [conv2D.c:28]   --->   Operation 158 'getelementptr' 'input_addr_1' <Predicate = (!exitcond6_1)> <Delay = 0.00>
ST_11 : Operation 159 [2/2] (2.32ns)   --->   "%input_load_3 = load i32* %input_addr_1, align 4" [conv2D.c:28]   --->   Operation 159 'load' 'input_load_3' <Predicate = (!exitcond6_1)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_11 : Operation 160 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str5, i32 %tmp_6) nounwind" [conv2D.c:30]   --->   Operation 160 'specregionend' 'empty_13' <Predicate = (exitcond6_1)> <Delay = 0.00>
ST_11 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str5) nounwind" [conv2D.c:25]   --->   Operation 161 'specregionbegin' 'tmp_9' <Predicate = (exitcond6_1)> <Delay = 0.00>
ST_11 : Operation 162 [1/1] (1.76ns)   --->   "br label %12" [conv2D.c:27]   --->   Operation 162 'br' <Predicate = (exitcond6_1)> <Delay = 1.76>

State 12 <SV = 4> <Delay = 4.64>
ST_12 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_8_1 = zext i3 %j_s to i64" [conv2D.c:28]   --->   Operation 163 'zext' 'tmp_8_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 164 [1/2] (2.32ns)   --->   "%input_load_3 = load i32* %input_addr_1, align 4" [conv2D.c:28]   --->   Operation 164 'load' 'input_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_12 : Operation 165 [1/1] (0.00ns)   --->   "%line_buffer_1_addr_1 = getelementptr [5 x i32]* %line_buffer_1, i64 0, i64 %tmp_8_1" [conv2D.c:28]   --->   Operation 165 'getelementptr' 'line_buffer_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 166 [1/1] (2.32ns)   --->   "store i32 %input_load_3, i32* %line_buffer_1_addr_1, align 4" [conv2D.c:28]   --->   Operation 166 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_12 : Operation 167 [1/1] (0.00ns)   --->   "br label %10" [conv2D.c:27]   --->   Operation 167 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 5> <Delay = 4.64>
ST_13 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_8_2 = zext i3 %j_4 to i64" [conv2D.c:28]   --->   Operation 168 'zext' 'tmp_8_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 169 [1/2] (2.32ns)   --->   "%input_load_2 = load i32* %input_addr_2, align 4" [conv2D.c:28]   --->   Operation 169 'load' 'input_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_13 : Operation 170 [1/1] (0.00ns)   --->   "%line_buffer_2_addr_1 = getelementptr [5 x i32]* %line_buffer_2, i64 0, i64 %tmp_8_2" [conv2D.c:28]   --->   Operation 170 'getelementptr' 'line_buffer_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 171 [1/1] (2.32ns)   --->   "store i32 %input_load_2, i32* %line_buffer_2_addr_1, align 4" [conv2D.c:28]   --->   Operation 171 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_13 : Operation 172 [1/1] (0.00ns)   --->   "br label %12" [conv2D.c:27]   --->   Operation 172 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 5> <Delay = 2.32>
ST_14 : Operation 173 [1/1] (0.00ns)   --->   "%sum = phi i32 [ 0, %.loopexit ], [ %sum_1, %.loopexit7.loopexit ]" [conv2D.c:54]   --->   Operation 173 'phi' 'sum' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 174 [1/1] (0.00ns)   --->   "%i4 = phi i2 [ 0, %.loopexit ], [ %i_3, %.loopexit7.loopexit ]" [conv2D.c:52]   --->   Operation 174 'phi' 'i4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 175 [1/1] (0.95ns)   --->   "%exitcond1 = icmp eq i2 %i4, -1" [conv2D.c:52]   --->   Operation 175 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 176 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 176 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 177 [1/1] (1.56ns)   --->   "%i_3 = add i2 %i4, 1" [conv2D.c:52]   --->   Operation 177 'add' 'i_3' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 178 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %14, label %.preheader.preheader.0" [conv2D.c:52]   --->   Operation 178 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_16_cast = zext i2 %i4 to i5" [conv2D.c:52]   --->   Operation 179 'zext' 'tmp_16_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_14 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_27 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i4, i2 0)" [conv2D.c:52]   --->   Operation 180 'bitconcatenate' 'tmp_27' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_14 : Operation 181 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i4 %tmp_27 to i5" [conv2D.c:54]   --->   Operation 181 'zext' 'p_shl2_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_14 : Operation 182 [1/1] (1.73ns)   --->   "%tmp_28 = sub i5 %p_shl2_cast, %tmp_16_cast" [conv2D.c:54]   --->   Operation 182 'sub' 'tmp_28' <Predicate = (!exitcond1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 183 [1/1] (1.76ns)   --->   "br label %.preheader.0" [conv2D.c:53]   --->   Operation 183 'br' <Predicate = (!exitcond1)> <Delay = 1.76>
ST_14 : Operation 184 [1/1] (2.32ns)   --->   "store i32 %sum, i32* %output_addr, align 4" [conv2D.c:59]   --->   Operation 184 'store' <Predicate = (exitcond1)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_14 : Operation 185 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str7, i32 %tmp_11) nounwind" [conv2D.c:60]   --->   Operation 185 'specregionend' 'empty_17' <Predicate = (exitcond1)> <Delay = 0.00>
ST_14 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str7) nounwind" [conv2D.c:46]   --->   Operation 186 'specregionbegin' 'tmp_12' <Predicate = (exitcond1)> <Delay = 0.00>
ST_14 : Operation 187 [1/1] (1.76ns)   --->   "br label %.loopexit6" [conv2D.c:52]   --->   Operation 187 'br' <Predicate = (exitcond1)> <Delay = 1.76>

State 15 <SV = 6> <Delay = 4.10>
ST_15 : Operation 188 [1/1] (0.00ns)   --->   "%sum_1 = phi i32 [ %sum_2, %15 ], [ %sum, %.preheader.preheader.0 ]" [conv2D.c:54]   --->   Operation 188 'phi' 'sum_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 189 [1/1] (0.00ns)   --->   "%j5 = phi i2 [ %j_5, %15 ], [ 0, %.preheader.preheader.0 ]" [conv2D.c:53]   --->   Operation 189 'phi' 'j5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 190 [1/1] (0.95ns)   --->   "%exitcond = icmp eq i2 %j5, -1" [conv2D.c:53]   --->   Operation 190 'icmp' 'exitcond' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 191 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 191 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 192 [1/1] (1.56ns)   --->   "%j_5 = add i2 %j5, 1" [conv2D.c:53]   --->   Operation 192 'add' 'j_5' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 193 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit7.loopexit, label %15" [conv2D.c:53]   --->   Operation 193 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_17 = zext i2 %j5 to i64" [conv2D.c:54]   --->   Operation 194 'zext' 'tmp_17' <Predicate = (!exitcond)> <Delay = 0.00>
ST_15 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_17_cast = zext i2 %j5 to i5" [conv2D.c:54]   --->   Operation 195 'zext' 'tmp_17_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_15 : Operation 196 [1/1] (1.78ns)   --->   "%tmp_31 = add i5 %tmp_28, %tmp_17_cast" [conv2D.c:54]   --->   Operation 196 'add' 'tmp_31' <Predicate = (!exitcond)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_34_cast = sext i5 %tmp_31 to i64" [conv2D.c:54]   --->   Operation 197 'sext' 'tmp_34_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_15 : Operation 198 [1/1] (0.00ns)   --->   "%kernel_addr = getelementptr [9 x i32]* %kernel, i64 0, i64 %tmp_34_cast" [conv2D.c:54]   --->   Operation 198 'getelementptr' 'kernel_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_15 : Operation 199 [1/1] (0.00ns)   --->   "%line_buffer_0_addr_2 = getelementptr [5 x i32]* %line_buffer_0, i64 0, i64 %tmp_17" [conv2D.c:54]   --->   Operation 199 'getelementptr' 'line_buffer_0_addr_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_15 : Operation 200 [2/2] (2.32ns)   --->   "%line_buffer_0_load = load i32* %line_buffer_0_addr_2, align 4" [conv2D.c:54]   --->   Operation 200 'load' 'line_buffer_0_load' <Predicate = (!exitcond)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_15 : Operation 201 [1/1] (0.00ns)   --->   "%line_buffer_1_addr_3 = getelementptr [5 x i32]* %line_buffer_1, i64 0, i64 %tmp_17" [conv2D.c:54]   --->   Operation 201 'getelementptr' 'line_buffer_1_addr_3' <Predicate = (!exitcond)> <Delay = 0.00>
ST_15 : Operation 202 [2/2] (2.32ns)   --->   "%line_buffer_1_load_1 = load i32* %line_buffer_1_addr_3, align 4" [conv2D.c:54]   --->   Operation 202 'load' 'line_buffer_1_load_1' <Predicate = (!exitcond)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_15 : Operation 203 [1/1] (0.00ns)   --->   "%line_buffer_2_addr_3 = getelementptr [5 x i32]* %line_buffer_2, i64 0, i64 %tmp_17" [conv2D.c:54]   --->   Operation 203 'getelementptr' 'line_buffer_2_addr_3' <Predicate = (!exitcond)> <Delay = 0.00>
ST_15 : Operation 204 [2/2] (2.32ns)   --->   "%line_buffer_2_load_1 = load i32* %line_buffer_2_addr_3, align 4" [conv2D.c:54]   --->   Operation 204 'load' 'line_buffer_2_load_1' <Predicate = (!exitcond)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_15 : Operation 205 [2/2] (2.32ns)   --->   "%kernel_load = load i32* %kernel_addr, align 4" [conv2D.c:54]   --->   Operation 205 'load' 'kernel_load' <Predicate = (!exitcond)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_15 : Operation 206 [1/1] (0.00ns)   --->   "br label %.loopexit7"   --->   Operation 206 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 16 <SV = 7> <Delay = 4.09>
ST_16 : Operation 207 [1/2] (2.32ns)   --->   "%line_buffer_0_load = load i32* %line_buffer_0_addr_2, align 4" [conv2D.c:54]   --->   Operation 207 'load' 'line_buffer_0_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_16 : Operation 208 [1/2] (2.32ns)   --->   "%line_buffer_1_load_1 = load i32* %line_buffer_1_addr_3, align 4" [conv2D.c:54]   --->   Operation 208 'load' 'line_buffer_1_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_16 : Operation 209 [1/2] (2.32ns)   --->   "%line_buffer_2_load_1 = load i32* %line_buffer_2_addr_3, align 4" [conv2D.c:54]   --->   Operation 209 'load' 'line_buffer_2_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_16 : Operation 210 [1/1] (1.77ns)   --->   "%tmp_18 = call i32 @_ssdm_op_Mux.ap_auto.3i32.i2(i32 %line_buffer_0_load, i32 %line_buffer_1_load_1, i32 %line_buffer_2_load_1, i2 %i4) nounwind" [conv2D.c:54]   --->   Operation 210 'mux' 'tmp_18' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 211 [1/2] (2.32ns)   --->   "%kernel_load = load i32* %kernel_addr, align 4" [conv2D.c:54]   --->   Operation 211 'load' 'kernel_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>

State 17 <SV = 8> <Delay = 8.51>
ST_17 : Operation 212 [1/1] (8.51ns)   --->   "%tmp_15 = mul nsw i32 %tmp_18, %kernel_load" [conv2D.c:54]   --->   Operation 212 'mul' 'tmp_15' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 9> <Delay = 2.55>
ST_18 : Operation 213 [1/1] (2.55ns)   --->   "%sum_2 = add nsw i32 %sum_1, %tmp_15" [conv2D.c:54]   --->   Operation 213 'add' 'sum_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 214 [1/1] (0.00ns)   --->   "br label %.preheader.0" [conv2D.c:53]   --->   Operation 214 'br' <Predicate = true> <Delay = 0.00>

State 19 <SV = 6> <Delay = 2.32>
ST_19 : Operation 215 [1/1] (0.00ns)   --->   "%sum_s = phi i32 [ 0, %14 ], [ %sum_1_1, %.loopexit6.loopexit ]" [conv2D.c:54]   --->   Operation 215 'phi' 'sum_s' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 216 [1/1] (0.00ns)   --->   "%i4_1 = phi i2 [ 0, %14 ], [ %i_3_1, %.loopexit6.loopexit ]" [conv2D.c:52]   --->   Operation 216 'phi' 'i4_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 217 [1/1] (0.95ns)   --->   "%exitcond1_1 = icmp eq i2 %i4_1, -1" [conv2D.c:52]   --->   Operation 217 'icmp' 'exitcond1_1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 218 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 218 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 219 [1/1] (1.56ns)   --->   "%i_3_1 = add i2 %i4_1, 1" [conv2D.c:52]   --->   Operation 219 'add' 'i_3_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 220 [1/1] (0.00ns)   --->   "br i1 %exitcond1_1, label %16, label %.preheader.preheader.1" [conv2D.c:52]   --->   Operation 220 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_11_1_cast = zext i2 %i4_1 to i5" [conv2D.c:52]   --->   Operation 221 'zext' 'tmp_11_1_cast' <Predicate = (!exitcond1_1)> <Delay = 0.00>
ST_19 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_29 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i4_1, i2 0)" [conv2D.c:52]   --->   Operation 222 'bitconcatenate' 'tmp_29' <Predicate = (!exitcond1_1)> <Delay = 0.00>
ST_19 : Operation 223 [1/1] (0.00ns)   --->   "%p_shl3_cast = zext i4 %tmp_29 to i5" [conv2D.c:54]   --->   Operation 223 'zext' 'p_shl3_cast' <Predicate = (!exitcond1_1)> <Delay = 0.00>
ST_19 : Operation 224 [1/1] (1.73ns)   --->   "%tmp_30 = sub i5 %p_shl3_cast, %tmp_11_1_cast" [conv2D.c:54]   --->   Operation 224 'sub' 'tmp_30' <Predicate = (!exitcond1_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 225 [1/1] (1.76ns)   --->   "br label %.preheader.1" [conv2D.c:53]   --->   Operation 225 'br' <Predicate = (!exitcond1_1)> <Delay = 1.76>
ST_19 : Operation 226 [1/1] (2.32ns)   --->   "store i32 %sum_s, i32* %output_addr_1, align 4" [conv2D.c:59]   --->   Operation 226 'store' <Predicate = (exitcond1_1)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_19 : Operation 227 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str7, i32 %tmp_12) nounwind" [conv2D.c:60]   --->   Operation 227 'specregionend' 'empty_20' <Predicate = (exitcond1_1)> <Delay = 0.00>
ST_19 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str7) nounwind" [conv2D.c:46]   --->   Operation 228 'specregionbegin' 'tmp_13' <Predicate = (exitcond1_1)> <Delay = 0.00>
ST_19 : Operation 229 [1/1] (1.76ns)   --->   "br label %.loopexit5" [conv2D.c:52]   --->   Operation 229 'br' <Predicate = (exitcond1_1)> <Delay = 1.76>

State 20 <SV = 7> <Delay = 4.10>
ST_20 : Operation 230 [1/1] (0.00ns)   --->   "%sum_1_1 = phi i32 [ %sum_2_1, %17 ], [ %sum_s, %.preheader.preheader.1 ]" [conv2D.c:54]   --->   Operation 230 'phi' 'sum_1_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 231 [1/1] (0.00ns)   --->   "%j5_1 = phi i2 [ %tmp_12_1, %17 ], [ 0, %.preheader.preheader.1 ]" [conv2D.c:54]   --->   Operation 231 'phi' 'j5_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 232 [1/1] (0.95ns)   --->   "%exitcond_1 = icmp eq i2 %j5_1, -1" [conv2D.c:53]   --->   Operation 232 'icmp' 'exitcond_1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 233 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 233 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 234 [1/1] (1.56ns)   --->   "%tmp_12_1 = add i2 %j5_1, 1" [conv2D.c:54]   --->   Operation 234 'add' 'tmp_12_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 235 [1/1] (0.00ns)   --->   "br i1 %exitcond_1, label %.loopexit6.loopexit, label %17" [conv2D.c:53]   --->   Operation 235 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_13_1 = zext i2 %tmp_12_1 to i64" [conv2D.c:54]   --->   Operation 236 'zext' 'tmp_13_1' <Predicate = (!exitcond_1)> <Delay = 0.00>
ST_20 : Operation 237 [1/1] (0.00ns)   --->   "%line_buffer_0_addr_3 = getelementptr [5 x i32]* %line_buffer_0, i64 0, i64 %tmp_13_1" [conv2D.c:54]   --->   Operation 237 'getelementptr' 'line_buffer_0_addr_3' <Predicate = (!exitcond_1)> <Delay = 0.00>
ST_20 : Operation 238 [2/2] (2.32ns)   --->   "%line_buffer_0_load_1 = load i32* %line_buffer_0_addr_3, align 4" [conv2D.c:54]   --->   Operation 238 'load' 'line_buffer_0_load_1' <Predicate = (!exitcond_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_20 : Operation 239 [1/1] (0.00ns)   --->   "%line_buffer_1_addr_4 = getelementptr [5 x i32]* %line_buffer_1, i64 0, i64 %tmp_13_1" [conv2D.c:54]   --->   Operation 239 'getelementptr' 'line_buffer_1_addr_4' <Predicate = (!exitcond_1)> <Delay = 0.00>
ST_20 : Operation 240 [2/2] (2.32ns)   --->   "%line_buffer_1_load_2 = load i32* %line_buffer_1_addr_4, align 4" [conv2D.c:54]   --->   Operation 240 'load' 'line_buffer_1_load_2' <Predicate = (!exitcond_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_20 : Operation 241 [1/1] (0.00ns)   --->   "%line_buffer_2_addr_4 = getelementptr [5 x i32]* %line_buffer_2, i64 0, i64 %tmp_13_1" [conv2D.c:54]   --->   Operation 241 'getelementptr' 'line_buffer_2_addr_4' <Predicate = (!exitcond_1)> <Delay = 0.00>
ST_20 : Operation 242 [2/2] (2.32ns)   --->   "%line_buffer_2_load_2 = load i32* %line_buffer_2_addr_4, align 4" [conv2D.c:54]   --->   Operation 242 'load' 'line_buffer_2_load_2' <Predicate = (!exitcond_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_20 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_14_1_cast = zext i2 %j5_1 to i5" [conv2D.c:54]   --->   Operation 243 'zext' 'tmp_14_1_cast' <Predicate = (!exitcond_1)> <Delay = 0.00>
ST_20 : Operation 244 [1/1] (1.78ns)   --->   "%tmp_34 = add i5 %tmp_30, %tmp_14_1_cast" [conv2D.c:54]   --->   Operation 244 'add' 'tmp_34' <Predicate = (!exitcond_1)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_37_cast = sext i5 %tmp_34 to i64" [conv2D.c:54]   --->   Operation 245 'sext' 'tmp_37_cast' <Predicate = (!exitcond_1)> <Delay = 0.00>
ST_20 : Operation 246 [1/1] (0.00ns)   --->   "%kernel_addr_1 = getelementptr [9 x i32]* %kernel, i64 0, i64 %tmp_37_cast" [conv2D.c:54]   --->   Operation 246 'getelementptr' 'kernel_addr_1' <Predicate = (!exitcond_1)> <Delay = 0.00>
ST_20 : Operation 247 [2/2] (2.32ns)   --->   "%kernel_load_1 = load i32* %kernel_addr_1, align 4" [conv2D.c:54]   --->   Operation 247 'load' 'kernel_load_1' <Predicate = (!exitcond_1)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_20 : Operation 248 [1/1] (0.00ns)   --->   "br label %.loopexit6"   --->   Operation 248 'br' <Predicate = (exitcond_1)> <Delay = 0.00>

State 21 <SV = 8> <Delay = 4.09>
ST_21 : Operation 249 [1/2] (2.32ns)   --->   "%line_buffer_0_load_1 = load i32* %line_buffer_0_addr_3, align 4" [conv2D.c:54]   --->   Operation 249 'load' 'line_buffer_0_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_21 : Operation 250 [1/2] (2.32ns)   --->   "%line_buffer_1_load_2 = load i32* %line_buffer_1_addr_4, align 4" [conv2D.c:54]   --->   Operation 250 'load' 'line_buffer_1_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_21 : Operation 251 [1/2] (2.32ns)   --->   "%line_buffer_2_load_2 = load i32* %line_buffer_2_addr_4, align 4" [conv2D.c:54]   --->   Operation 251 'load' 'line_buffer_2_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_21 : Operation 252 [1/1] (1.77ns)   --->   "%tmp_19 = call i32 @_ssdm_op_Mux.ap_auto.3i32.i2(i32 %line_buffer_0_load_1, i32 %line_buffer_1_load_2, i32 %line_buffer_2_load_2, i2 %i4_1) nounwind" [conv2D.c:54]   --->   Operation 252 'mux' 'tmp_19' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 253 [1/2] (2.32ns)   --->   "%kernel_load_1 = load i32* %kernel_addr_1, align 4" [conv2D.c:54]   --->   Operation 253 'load' 'kernel_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>

State 22 <SV = 9> <Delay = 8.51>
ST_22 : Operation 254 [1/1] (8.51ns)   --->   "%tmp_15_1 = mul nsw i32 %tmp_19, %kernel_load_1" [conv2D.c:54]   --->   Operation 254 'mul' 'tmp_15_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 10> <Delay = 2.55>
ST_23 : Operation 255 [1/1] (2.55ns)   --->   "%sum_2_1 = add nsw i32 %sum_1_1, %tmp_15_1" [conv2D.c:54]   --->   Operation 255 'add' 'sum_2_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 256 [1/1] (0.00ns)   --->   "br label %.preheader.1" [conv2D.c:53]   --->   Operation 256 'br' <Predicate = true> <Delay = 0.00>

State 24 <SV = 7> <Delay = 2.32>
ST_24 : Operation 257 [1/1] (0.00ns)   --->   "%sum_3 = phi i32 [ 0, %16 ], [ %sum_1_2, %.loopexit5.loopexit ]" [conv2D.c:54]   --->   Operation 257 'phi' 'sum_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 258 [1/1] (0.00ns)   --->   "%i4_2 = phi i2 [ 0, %16 ], [ %i_3_2, %.loopexit5.loopexit ]" [conv2D.c:52]   --->   Operation 258 'phi' 'i4_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 259 [1/1] (0.95ns)   --->   "%exitcond1_2 = icmp eq i2 %i4_2, -1" [conv2D.c:52]   --->   Operation 259 'icmp' 'exitcond1_2' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 260 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 260 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 261 [1/1] (1.56ns)   --->   "%i_3_2 = add i2 %i4_2, 1" [conv2D.c:52]   --->   Operation 261 'add' 'i_3_2' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 262 [1/1] (0.00ns)   --->   "br i1 %exitcond1_2, label %18, label %.preheader.preheader.2" [conv2D.c:52]   --->   Operation 262 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_11_2_cast = zext i2 %i4_2 to i5" [conv2D.c:52]   --->   Operation 263 'zext' 'tmp_11_2_cast' <Predicate = (!exitcond1_2)> <Delay = 0.00>
ST_24 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_32 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i4_2, i2 0)" [conv2D.c:52]   --->   Operation 264 'bitconcatenate' 'tmp_32' <Predicate = (!exitcond1_2)> <Delay = 0.00>
ST_24 : Operation 265 [1/1] (0.00ns)   --->   "%p_shl4_cast = zext i4 %tmp_32 to i5" [conv2D.c:54]   --->   Operation 265 'zext' 'p_shl4_cast' <Predicate = (!exitcond1_2)> <Delay = 0.00>
ST_24 : Operation 266 [1/1] (1.73ns)   --->   "%tmp_33 = sub i5 %p_shl4_cast, %tmp_11_2_cast" [conv2D.c:54]   --->   Operation 266 'sub' 'tmp_33' <Predicate = (!exitcond1_2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 267 [1/1] (1.76ns)   --->   "br label %.preheader.2" [conv2D.c:53]   --->   Operation 267 'br' <Predicate = (!exitcond1_2)> <Delay = 1.76>
ST_24 : Operation 268 [1/1] (2.32ns)   --->   "store i32 %sum_3, i32* %output_addr_2, align 4" [conv2D.c:59]   --->   Operation 268 'store' <Predicate = (exitcond1_2)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_24 : Operation 269 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str7, i32 %tmp_13) nounwind" [conv2D.c:60]   --->   Operation 269 'specregionend' 'empty_23' <Predicate = (exitcond1_2)> <Delay = 0.00>
ST_24 : Operation 270 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str3, i32 %tmp_1) nounwind" [conv2D.c:61]   --->   Operation 270 'specregionend' 'empty_24' <Predicate = (exitcond1_2)> <Delay = 0.00>
ST_24 : Operation 271 [1/1] (0.00ns)   --->   "br label %1" [conv2D.c:17]   --->   Operation 271 'br' <Predicate = (exitcond1_2)> <Delay = 0.00>

State 25 <SV = 8> <Delay = 4.10>
ST_25 : Operation 272 [1/1] (0.00ns)   --->   "%sum_1_2 = phi i32 [ %sum_2_2, %19 ], [ %sum_3, %.preheader.preheader.2 ]" [conv2D.c:54]   --->   Operation 272 'phi' 'sum_1_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 273 [1/1] (0.00ns)   --->   "%j5_2 = phi i2 [ %j_4_2, %19 ], [ 0, %.preheader.preheader.2 ]" [conv2D.c:53]   --->   Operation 273 'phi' 'j5_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 274 [1/1] (0.00ns)   --->   "%j5_2_cast = zext i2 %j5_2 to i3" [conv2D.c:53]   --->   Operation 274 'zext' 'j5_2_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 275 [1/1] (0.95ns)   --->   "%exitcond_2 = icmp eq i2 %j5_2, -1" [conv2D.c:53]   --->   Operation 275 'icmp' 'exitcond_2' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 276 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 276 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 277 [1/1] (1.56ns)   --->   "%j_4_2 = add i2 %j5_2, 1" [conv2D.c:53]   --->   Operation 277 'add' 'j_4_2' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 278 [1/1] (0.00ns)   --->   "br i1 %exitcond_2, label %.loopexit5.loopexit, label %19" [conv2D.c:53]   --->   Operation 278 'br' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 279 [1/1] (1.65ns)   --->   "%tmp_12_2 = add i3 %j5_2_cast, 2" [conv2D.c:54]   --->   Operation 279 'add' 'tmp_12_2' <Predicate = (!exitcond_2)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_13_2 = zext i3 %tmp_12_2 to i64" [conv2D.c:54]   --->   Operation 280 'zext' 'tmp_13_2' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_25 : Operation 281 [1/1] (0.00ns)   --->   "%line_buffer_0_addr_4 = getelementptr [5 x i32]* %line_buffer_0, i64 0, i64 %tmp_13_2" [conv2D.c:54]   --->   Operation 281 'getelementptr' 'line_buffer_0_addr_4' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_25 : Operation 282 [2/2] (2.32ns)   --->   "%line_buffer_0_load_2 = load i32* %line_buffer_0_addr_4, align 4" [conv2D.c:54]   --->   Operation 282 'load' 'line_buffer_0_load_2' <Predicate = (!exitcond_2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_25 : Operation 283 [1/1] (0.00ns)   --->   "%line_buffer_1_addr_5 = getelementptr [5 x i32]* %line_buffer_1, i64 0, i64 %tmp_13_2" [conv2D.c:54]   --->   Operation 283 'getelementptr' 'line_buffer_1_addr_5' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_25 : Operation 284 [2/2] (2.32ns)   --->   "%line_buffer_1_load_3 = load i32* %line_buffer_1_addr_5, align 4" [conv2D.c:54]   --->   Operation 284 'load' 'line_buffer_1_load_3' <Predicate = (!exitcond_2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_25 : Operation 285 [1/1] (0.00ns)   --->   "%line_buffer_2_addr_5 = getelementptr [5 x i32]* %line_buffer_2, i64 0, i64 %tmp_13_2" [conv2D.c:54]   --->   Operation 285 'getelementptr' 'line_buffer_2_addr_5' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_25 : Operation 286 [2/2] (2.32ns)   --->   "%line_buffer_2_load_3 = load i32* %line_buffer_2_addr_5, align 4" [conv2D.c:54]   --->   Operation 286 'load' 'line_buffer_2_load_3' <Predicate = (!exitcond_2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_25 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_14_2_cast = zext i2 %j5_2 to i5" [conv2D.c:54]   --->   Operation 287 'zext' 'tmp_14_2_cast' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_25 : Operation 288 [1/1] (1.78ns)   --->   "%tmp_35 = add i5 %tmp_33, %tmp_14_2_cast" [conv2D.c:54]   --->   Operation 288 'add' 'tmp_35' <Predicate = (!exitcond_2)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_38_cast = sext i5 %tmp_35 to i64" [conv2D.c:54]   --->   Operation 289 'sext' 'tmp_38_cast' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_25 : Operation 290 [1/1] (0.00ns)   --->   "%kernel_addr_2 = getelementptr [9 x i32]* %kernel, i64 0, i64 %tmp_38_cast" [conv2D.c:54]   --->   Operation 290 'getelementptr' 'kernel_addr_2' <Predicate = (!exitcond_2)> <Delay = 0.00>
ST_25 : Operation 291 [2/2] (2.32ns)   --->   "%kernel_load_2 = load i32* %kernel_addr_2, align 4" [conv2D.c:54]   --->   Operation 291 'load' 'kernel_load_2' <Predicate = (!exitcond_2)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_25 : Operation 292 [1/1] (0.00ns)   --->   "br label %.loopexit5"   --->   Operation 292 'br' <Predicate = (exitcond_2)> <Delay = 0.00>

State 26 <SV = 9> <Delay = 4.09>
ST_26 : Operation 293 [1/2] (2.32ns)   --->   "%line_buffer_0_load_2 = load i32* %line_buffer_0_addr_4, align 4" [conv2D.c:54]   --->   Operation 293 'load' 'line_buffer_0_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_26 : Operation 294 [1/2] (2.32ns)   --->   "%line_buffer_1_load_3 = load i32* %line_buffer_1_addr_5, align 4" [conv2D.c:54]   --->   Operation 294 'load' 'line_buffer_1_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_26 : Operation 295 [1/2] (2.32ns)   --->   "%line_buffer_2_load_3 = load i32* %line_buffer_2_addr_5, align 4" [conv2D.c:54]   --->   Operation 295 'load' 'line_buffer_2_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_26 : Operation 296 [1/1] (1.77ns)   --->   "%tmp_20 = call i32 @_ssdm_op_Mux.ap_auto.3i32.i2(i32 %line_buffer_0_load_2, i32 %line_buffer_1_load_3, i32 %line_buffer_2_load_3, i2 %i4_2) nounwind" [conv2D.c:54]   --->   Operation 296 'mux' 'tmp_20' <Predicate = true> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 297 [1/2] (2.32ns)   --->   "%kernel_load_2 = load i32* %kernel_addr_2, align 4" [conv2D.c:54]   --->   Operation 297 'load' 'kernel_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>

State 27 <SV = 10> <Delay = 8.51>
ST_27 : Operation 298 [1/1] (8.51ns)   --->   "%tmp_15_2 = mul nsw i32 %tmp_20, %kernel_load_2" [conv2D.c:54]   --->   Operation 298 'mul' 'tmp_15_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 11> <Delay = 2.55>
ST_28 : Operation 299 [1/1] (2.55ns)   --->   "%sum_2_2 = add nsw i32 %sum_1_2, %tmp_15_2" [conv2D.c:54]   --->   Operation 299 'add' 'sum_2_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 300 [1/1] (0.00ns)   --->   "br label %.preheader.2" [conv2D.c:53]   --->   Operation 300 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('x') with incoming values : ('x', conv2D.c:17) [20]  (1.77 ns)

 <State 2>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j2', conv2D.c:35) with incoming values : ('j_3', conv2D.c:35) [35]  (1.77 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'phi' operation ('j2', conv2D.c:35) with incoming values : ('j_3', conv2D.c:35) [35]  (0 ns)
	'getelementptr' operation ('line_buffer_1_addr', conv2D.c:36) [42]  (0 ns)
	'load' operation ('line_buffer_1_load', conv2D.c:36) on array 'line_buffer[1]', conv2D.c:9 [43]  (2.32 ns)

 <State 4>: 4.64ns
The critical path consists of the following:
	'load' operation ('line_buffer_1_load', conv2D.c:36) on array 'line_buffer[1]', conv2D.c:9 [43]  (2.32 ns)
	'store' operation (conv2D.c:36) of variable 'line_buffer_1_load', conv2D.c:36 on array 'line_buffer[0]', conv2D.c:9 [45]  (2.32 ns)

 <State 5>: 3.43ns
The critical path consists of the following:
	'add' operation ('tmp_2', conv2D.c:41) [66]  (1.65 ns)
	'add' operation ('tmp_16', conv2D.c:41) [70]  (1.78 ns)

 <State 6>: 4.64ns
The critical path consists of the following:
	'load' operation ('line_buffer_2_load', conv2D.c:36) on array 'line_buffer[2]', conv2D.c:9 [60]  (2.32 ns)
	'store' operation (conv2D.c:36) of variable 'line_buffer_2_load', conv2D.c:36 on array 'line_buffer[1]', conv2D.c:9 [62]  (2.32 ns)

 <State 7>: 4.15ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', conv2D.c:40) [73]  (0 ns)
	'add' operation ('tmp_22', conv2D.c:41) [81]  (1.83 ns)
	'getelementptr' operation ('input_addr_3', conv2D.c:41) [83]  (0 ns)
	'load' operation ('input_load_1', conv2D.c:41) on array 'input_r' [84]  (2.32 ns)

 <State 8>: 4.64ns
The critical path consists of the following:
	'load' operation ('input_load_1', conv2D.c:41) on array 'input_r' [84]  (2.32 ns)
	'store' operation (conv2D.c:41) of variable 'input_load_1', conv2D.c:41 on array 'line_buffer[2]', conv2D.c:9 [86]  (2.32 ns)

 <State 9>: 2.32ns
The critical path consists of the following:
	'phi' operation ('j', conv2D.c:27) with incoming values : ('j_1', conv2D.c:27) [94]  (0 ns)
	'getelementptr' operation ('input_addr', conv2D.c:28) [101]  (0 ns)
	'load' operation ('input_load', conv2D.c:28) on array 'input_r' [102]  (2.32 ns)

 <State 10>: 4.64ns
The critical path consists of the following:
	'load' operation ('input_load', conv2D.c:28) on array 'input_r' [102]  (2.32 ns)
	'store' operation (conv2D.c:28) of variable 'input_load', conv2D.c:28 on array 'line_buffer[0]', conv2D.c:9 [104]  (2.32 ns)

 <State 11>: 4.06ns
The critical path consists of the following:
	'phi' operation ('j_s', conv2D.c:27) with incoming values : ('j_1_1', conv2D.c:27) [111]  (0 ns)
	'add' operation ('tmp_10', conv2D.c:28) [119]  (1.74 ns)
	'getelementptr' operation ('input_addr_1', conv2D.c:28) [121]  (0 ns)
	'load' operation ('input_load_3', conv2D.c:28) on array 'input_r' [122]  (2.32 ns)

 <State 12>: 4.64ns
The critical path consists of the following:
	'load' operation ('input_load_3', conv2D.c:28) on array 'input_r' [122]  (2.32 ns)
	'store' operation (conv2D.c:28) of variable 'input_load_3', conv2D.c:28 on array 'line_buffer[1]', conv2D.c:9 [124]  (2.32 ns)

 <State 13>: 4.64ns
The critical path consists of the following:
	'load' operation ('input_load_2', conv2D.c:28) on array 'input_r' [142]  (2.32 ns)
	'store' operation (conv2D.c:28) of variable 'input_load_2', conv2D.c:28 on array 'line_buffer[2]', conv2D.c:9 [144]  (2.32 ns)

 <State 14>: 2.32ns
The critical path consists of the following:
	'phi' operation ('sum', conv2D.c:54) with incoming values : ('sum_2', conv2D.c:54) [165]  (0 ns)
	'store' operation (conv2D.c:59) of variable 'sum', conv2D.c:54 on array 'output_r' [204]  (2.32 ns)

 <State 15>: 4.1ns
The critical path consists of the following:
	'phi' operation ('j5', conv2D.c:53) with incoming values : ('j_5', conv2D.c:53) [179]  (0 ns)
	'add' operation ('tmp_31', conv2D.c:54) [187]  (1.78 ns)
	'getelementptr' operation ('kernel_addr', conv2D.c:54) [189]  (0 ns)
	'load' operation ('kernel_load', conv2D.c:54) on array 'kernel' [197]  (2.32 ns)

 <State 16>: 4.1ns
The critical path consists of the following:
	'load' operation ('line_buffer_0_load', conv2D.c:54) on array 'line_buffer[0]', conv2D.c:9 [191]  (2.32 ns)
	'mux' operation ('tmp_18', conv2D.c:54) [196]  (1.77 ns)

 <State 17>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_15', conv2D.c:54) [198]  (8.51 ns)

 <State 18>: 2.55ns
The critical path consists of the following:
	'add' operation ('sum_2', conv2D.c:54) [199]  (2.55 ns)

 <State 19>: 2.32ns
The critical path consists of the following:
	'phi' operation ('sum_s', conv2D.c:54) with incoming values : ('sum_2_1', conv2D.c:54) [209]  (0 ns)
	'store' operation (conv2D.c:59) of variable 'sum_s', conv2D.c:54 on array 'output_r' [248]  (2.32 ns)

 <State 20>: 4.1ns
The critical path consists of the following:
	'phi' operation ('j5_1', conv2D.c:54) with incoming values : ('tmp_12_1', conv2D.c:54) [223]  (0 ns)
	'add' operation ('tmp_34', conv2D.c:54) [238]  (1.78 ns)
	'getelementptr' operation ('kernel_addr_1', conv2D.c:54) [240]  (0 ns)
	'load' operation ('kernel_load_1', conv2D.c:54) on array 'kernel' [241]  (2.32 ns)

 <State 21>: 4.1ns
The critical path consists of the following:
	'load' operation ('line_buffer_0_load_1', conv2D.c:54) on array 'line_buffer[0]', conv2D.c:9 [231]  (2.32 ns)
	'mux' operation ('tmp_19', conv2D.c:54) [236]  (1.77 ns)

 <State 22>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_15_1', conv2D.c:54) [242]  (8.51 ns)

 <State 23>: 2.55ns
The critical path consists of the following:
	'add' operation ('sum_2_1', conv2D.c:54) [243]  (2.55 ns)

 <State 24>: 2.32ns
The critical path consists of the following:
	'phi' operation ('sum_3', conv2D.c:54) with incoming values : ('sum_2_2', conv2D.c:54) [253]  (0 ns)
	'store' operation (conv2D.c:59) of variable 'sum_3', conv2D.c:54 on array 'output_r' [294]  (2.32 ns)

 <State 25>: 4.1ns
The critical path consists of the following:
	'phi' operation ('j5_2', conv2D.c:53) with incoming values : ('j_4_2', conv2D.c:53) [267]  (0 ns)
	'add' operation ('tmp_35', conv2D.c:54) [284]  (1.78 ns)
	'getelementptr' operation ('kernel_addr_2', conv2D.c:54) [286]  (0 ns)
	'load' operation ('kernel_load_2', conv2D.c:54) on array 'kernel' [287]  (2.32 ns)

 <State 26>: 4.1ns
The critical path consists of the following:
	'load' operation ('line_buffer_0_load_2', conv2D.c:54) on array 'line_buffer[0]', conv2D.c:9 [277]  (2.32 ns)
	'mux' operation ('tmp_20', conv2D.c:54) [282]  (1.77 ns)

 <State 27>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_15_2', conv2D.c:54) [288]  (8.51 ns)

 <State 28>: 2.55ns
The critical path consists of the following:
	'add' operation ('sum_2_2', conv2D.c:54) [289]  (2.55 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
